
PASS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007d58  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000027c  08007f28  08007f28  00017f28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080081a4  080081a4  00020064  2**0
                  CONTENTS
  4 .ARM          00000008  080081a4  080081a4  000181a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080081ac  080081ac  00020064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080081ac  080081ac  000181ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080081b0  080081b0  000181b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000064  20000000  080081b4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000e34  20000064  08008218  00020064  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000e98  08008218  00020e98  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020064  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
 13 .debug_info   00015c59  00000000  00000000  000200d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002e37  00000000  00000000  00035d30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001188  00000000  00000000  00038b68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000da5  00000000  00000000  00039cf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002783f  00000000  00000000  0003aa95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001754f  00000000  00000000  000622d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f2dc5  00000000  00000000  00079823  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004fb0  00000000  00000000  0016c5e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  00171598  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000064 	.word	0x20000064
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007f10 	.word	0x08007f10

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000068 	.word	0x20000068
 800020c:	08007f10 	.word	0x08007f10

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b970 	b.w	80005b8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9e08      	ldr	r6, [sp, #32]
 80002f6:	460d      	mov	r5, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	460f      	mov	r7, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4694      	mov	ip, r2
 8000304:	d965      	bls.n	80003d2 <__udivmoddi4+0xe2>
 8000306:	fab2 f382 	clz	r3, r2
 800030a:	b143      	cbz	r3, 800031e <__udivmoddi4+0x2e>
 800030c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000310:	f1c3 0220 	rsb	r2, r3, #32
 8000314:	409f      	lsls	r7, r3
 8000316:	fa20 f202 	lsr.w	r2, r0, r2
 800031a:	4317      	orrs	r7, r2
 800031c:	409c      	lsls	r4, r3
 800031e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000322:	fa1f f58c 	uxth.w	r5, ip
 8000326:	fbb7 f1fe 	udiv	r1, r7, lr
 800032a:	0c22      	lsrs	r2, r4, #16
 800032c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000330:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000334:	fb01 f005 	mul.w	r0, r1, r5
 8000338:	4290      	cmp	r0, r2
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x62>
 800033c:	eb1c 0202 	adds.w	r2, ip, r2
 8000340:	f101 37ff 	add.w	r7, r1, #4294967295
 8000344:	f080 811c 	bcs.w	8000580 <__udivmoddi4+0x290>
 8000348:	4290      	cmp	r0, r2
 800034a:	f240 8119 	bls.w	8000580 <__udivmoddi4+0x290>
 800034e:	3902      	subs	r1, #2
 8000350:	4462      	add	r2, ip
 8000352:	1a12      	subs	r2, r2, r0
 8000354:	b2a4      	uxth	r4, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000362:	fb00 f505 	mul.w	r5, r0, r5
 8000366:	42a5      	cmp	r5, r4
 8000368:	d90a      	bls.n	8000380 <__udivmoddi4+0x90>
 800036a:	eb1c 0404 	adds.w	r4, ip, r4
 800036e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000372:	f080 8107 	bcs.w	8000584 <__udivmoddi4+0x294>
 8000376:	42a5      	cmp	r5, r4
 8000378:	f240 8104 	bls.w	8000584 <__udivmoddi4+0x294>
 800037c:	4464      	add	r4, ip
 800037e:	3802      	subs	r0, #2
 8000380:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000384:	1b64      	subs	r4, r4, r5
 8000386:	2100      	movs	r1, #0
 8000388:	b11e      	cbz	r6, 8000392 <__udivmoddi4+0xa2>
 800038a:	40dc      	lsrs	r4, r3
 800038c:	2300      	movs	r3, #0
 800038e:	e9c6 4300 	strd	r4, r3, [r6]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d908      	bls.n	80003ac <__udivmoddi4+0xbc>
 800039a:	2e00      	cmp	r6, #0
 800039c:	f000 80ed 	beq.w	800057a <__udivmoddi4+0x28a>
 80003a0:	2100      	movs	r1, #0
 80003a2:	e9c6 0500 	strd	r0, r5, [r6]
 80003a6:	4608      	mov	r0, r1
 80003a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ac:	fab3 f183 	clz	r1, r3
 80003b0:	2900      	cmp	r1, #0
 80003b2:	d149      	bne.n	8000448 <__udivmoddi4+0x158>
 80003b4:	42ab      	cmp	r3, r5
 80003b6:	d302      	bcc.n	80003be <__udivmoddi4+0xce>
 80003b8:	4282      	cmp	r2, r0
 80003ba:	f200 80f8 	bhi.w	80005ae <__udivmoddi4+0x2be>
 80003be:	1a84      	subs	r4, r0, r2
 80003c0:	eb65 0203 	sbc.w	r2, r5, r3
 80003c4:	2001      	movs	r0, #1
 80003c6:	4617      	mov	r7, r2
 80003c8:	2e00      	cmp	r6, #0
 80003ca:	d0e2      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	e9c6 4700 	strd	r4, r7, [r6]
 80003d0:	e7df      	b.n	8000392 <__udivmoddi4+0xa2>
 80003d2:	b902      	cbnz	r2, 80003d6 <__udivmoddi4+0xe6>
 80003d4:	deff      	udf	#255	; 0xff
 80003d6:	fab2 f382 	clz	r3, r2
 80003da:	2b00      	cmp	r3, #0
 80003dc:	f040 8090 	bne.w	8000500 <__udivmoddi4+0x210>
 80003e0:	1a8a      	subs	r2, r1, r2
 80003e2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003e6:	fa1f fe8c 	uxth.w	lr, ip
 80003ea:	2101      	movs	r1, #1
 80003ec:	fbb2 f5f7 	udiv	r5, r2, r7
 80003f0:	fb07 2015 	mls	r0, r7, r5, r2
 80003f4:	0c22      	lsrs	r2, r4, #16
 80003f6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003fa:	fb0e f005 	mul.w	r0, lr, r5
 80003fe:	4290      	cmp	r0, r2
 8000400:	d908      	bls.n	8000414 <__udivmoddi4+0x124>
 8000402:	eb1c 0202 	adds.w	r2, ip, r2
 8000406:	f105 38ff 	add.w	r8, r5, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x122>
 800040c:	4290      	cmp	r0, r2
 800040e:	f200 80cb 	bhi.w	80005a8 <__udivmoddi4+0x2b8>
 8000412:	4645      	mov	r5, r8
 8000414:	1a12      	subs	r2, r2, r0
 8000416:	b2a4      	uxth	r4, r4
 8000418:	fbb2 f0f7 	udiv	r0, r2, r7
 800041c:	fb07 2210 	mls	r2, r7, r0, r2
 8000420:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000424:	fb0e fe00 	mul.w	lr, lr, r0
 8000428:	45a6      	cmp	lr, r4
 800042a:	d908      	bls.n	800043e <__udivmoddi4+0x14e>
 800042c:	eb1c 0404 	adds.w	r4, ip, r4
 8000430:	f100 32ff 	add.w	r2, r0, #4294967295
 8000434:	d202      	bcs.n	800043c <__udivmoddi4+0x14c>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f200 80bb 	bhi.w	80005b2 <__udivmoddi4+0x2c2>
 800043c:	4610      	mov	r0, r2
 800043e:	eba4 040e 	sub.w	r4, r4, lr
 8000442:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000446:	e79f      	b.n	8000388 <__udivmoddi4+0x98>
 8000448:	f1c1 0720 	rsb	r7, r1, #32
 800044c:	408b      	lsls	r3, r1
 800044e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000452:	ea4c 0c03 	orr.w	ip, ip, r3
 8000456:	fa05 f401 	lsl.w	r4, r5, r1
 800045a:	fa20 f307 	lsr.w	r3, r0, r7
 800045e:	40fd      	lsrs	r5, r7
 8000460:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000464:	4323      	orrs	r3, r4
 8000466:	fbb5 f8f9 	udiv	r8, r5, r9
 800046a:	fa1f fe8c 	uxth.w	lr, ip
 800046e:	fb09 5518 	mls	r5, r9, r8, r5
 8000472:	0c1c      	lsrs	r4, r3, #16
 8000474:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000478:	fb08 f50e 	mul.w	r5, r8, lr
 800047c:	42a5      	cmp	r5, r4
 800047e:	fa02 f201 	lsl.w	r2, r2, r1
 8000482:	fa00 f001 	lsl.w	r0, r0, r1
 8000486:	d90b      	bls.n	80004a0 <__udivmoddi4+0x1b0>
 8000488:	eb1c 0404 	adds.w	r4, ip, r4
 800048c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000490:	f080 8088 	bcs.w	80005a4 <__udivmoddi4+0x2b4>
 8000494:	42a5      	cmp	r5, r4
 8000496:	f240 8085 	bls.w	80005a4 <__udivmoddi4+0x2b4>
 800049a:	f1a8 0802 	sub.w	r8, r8, #2
 800049e:	4464      	add	r4, ip
 80004a0:	1b64      	subs	r4, r4, r5
 80004a2:	b29d      	uxth	r5, r3
 80004a4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004a8:	fb09 4413 	mls	r4, r9, r3, r4
 80004ac:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004b0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004b4:	45a6      	cmp	lr, r4
 80004b6:	d908      	bls.n	80004ca <__udivmoddi4+0x1da>
 80004b8:	eb1c 0404 	adds.w	r4, ip, r4
 80004bc:	f103 35ff 	add.w	r5, r3, #4294967295
 80004c0:	d26c      	bcs.n	800059c <__udivmoddi4+0x2ac>
 80004c2:	45a6      	cmp	lr, r4
 80004c4:	d96a      	bls.n	800059c <__udivmoddi4+0x2ac>
 80004c6:	3b02      	subs	r3, #2
 80004c8:	4464      	add	r4, ip
 80004ca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004ce:	fba3 9502 	umull	r9, r5, r3, r2
 80004d2:	eba4 040e 	sub.w	r4, r4, lr
 80004d6:	42ac      	cmp	r4, r5
 80004d8:	46c8      	mov	r8, r9
 80004da:	46ae      	mov	lr, r5
 80004dc:	d356      	bcc.n	800058c <__udivmoddi4+0x29c>
 80004de:	d053      	beq.n	8000588 <__udivmoddi4+0x298>
 80004e0:	b156      	cbz	r6, 80004f8 <__udivmoddi4+0x208>
 80004e2:	ebb0 0208 	subs.w	r2, r0, r8
 80004e6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ea:	fa04 f707 	lsl.w	r7, r4, r7
 80004ee:	40ca      	lsrs	r2, r1
 80004f0:	40cc      	lsrs	r4, r1
 80004f2:	4317      	orrs	r7, r2
 80004f4:	e9c6 7400 	strd	r7, r4, [r6]
 80004f8:	4618      	mov	r0, r3
 80004fa:	2100      	movs	r1, #0
 80004fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000500:	f1c3 0120 	rsb	r1, r3, #32
 8000504:	fa02 fc03 	lsl.w	ip, r2, r3
 8000508:	fa20 f201 	lsr.w	r2, r0, r1
 800050c:	fa25 f101 	lsr.w	r1, r5, r1
 8000510:	409d      	lsls	r5, r3
 8000512:	432a      	orrs	r2, r5
 8000514:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000518:	fa1f fe8c 	uxth.w	lr, ip
 800051c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000520:	fb07 1510 	mls	r5, r7, r0, r1
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800052a:	fb00 f50e 	mul.w	r5, r0, lr
 800052e:	428d      	cmp	r5, r1
 8000530:	fa04 f403 	lsl.w	r4, r4, r3
 8000534:	d908      	bls.n	8000548 <__udivmoddi4+0x258>
 8000536:	eb1c 0101 	adds.w	r1, ip, r1
 800053a:	f100 38ff 	add.w	r8, r0, #4294967295
 800053e:	d22f      	bcs.n	80005a0 <__udivmoddi4+0x2b0>
 8000540:	428d      	cmp	r5, r1
 8000542:	d92d      	bls.n	80005a0 <__udivmoddi4+0x2b0>
 8000544:	3802      	subs	r0, #2
 8000546:	4461      	add	r1, ip
 8000548:	1b49      	subs	r1, r1, r5
 800054a:	b292      	uxth	r2, r2
 800054c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000550:	fb07 1115 	mls	r1, r7, r5, r1
 8000554:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000558:	fb05 f10e 	mul.w	r1, r5, lr
 800055c:	4291      	cmp	r1, r2
 800055e:	d908      	bls.n	8000572 <__udivmoddi4+0x282>
 8000560:	eb1c 0202 	adds.w	r2, ip, r2
 8000564:	f105 38ff 	add.w	r8, r5, #4294967295
 8000568:	d216      	bcs.n	8000598 <__udivmoddi4+0x2a8>
 800056a:	4291      	cmp	r1, r2
 800056c:	d914      	bls.n	8000598 <__udivmoddi4+0x2a8>
 800056e:	3d02      	subs	r5, #2
 8000570:	4462      	add	r2, ip
 8000572:	1a52      	subs	r2, r2, r1
 8000574:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000578:	e738      	b.n	80003ec <__udivmoddi4+0xfc>
 800057a:	4631      	mov	r1, r6
 800057c:	4630      	mov	r0, r6
 800057e:	e708      	b.n	8000392 <__udivmoddi4+0xa2>
 8000580:	4639      	mov	r1, r7
 8000582:	e6e6      	b.n	8000352 <__udivmoddi4+0x62>
 8000584:	4610      	mov	r0, r2
 8000586:	e6fb      	b.n	8000380 <__udivmoddi4+0x90>
 8000588:	4548      	cmp	r0, r9
 800058a:	d2a9      	bcs.n	80004e0 <__udivmoddi4+0x1f0>
 800058c:	ebb9 0802 	subs.w	r8, r9, r2
 8000590:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000594:	3b01      	subs	r3, #1
 8000596:	e7a3      	b.n	80004e0 <__udivmoddi4+0x1f0>
 8000598:	4645      	mov	r5, r8
 800059a:	e7ea      	b.n	8000572 <__udivmoddi4+0x282>
 800059c:	462b      	mov	r3, r5
 800059e:	e794      	b.n	80004ca <__udivmoddi4+0x1da>
 80005a0:	4640      	mov	r0, r8
 80005a2:	e7d1      	b.n	8000548 <__udivmoddi4+0x258>
 80005a4:	46d0      	mov	r8, sl
 80005a6:	e77b      	b.n	80004a0 <__udivmoddi4+0x1b0>
 80005a8:	3d02      	subs	r5, #2
 80005aa:	4462      	add	r2, ip
 80005ac:	e732      	b.n	8000414 <__udivmoddi4+0x124>
 80005ae:	4608      	mov	r0, r1
 80005b0:	e70a      	b.n	80003c8 <__udivmoddi4+0xd8>
 80005b2:	4464      	add	r4, ip
 80005b4:	3802      	subs	r0, #2
 80005b6:	e742      	b.n	800043e <__udivmoddi4+0x14e>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <interpolate>:
uint16_t audio_buf_low[AUDIO_LOW_BUF_SIZE];
uint16_t audio_buf_high[AUDIO_HIGH_BUF_SIZE];
uint8_t delay_denom = 8;


static inline int16_t interpolate(uint16_t x, uint8_t delay_n, uint16_t* array, int dir, uint16_t size) {
 80005bc:	b480      	push	{r7}
 80005be:	b085      	sub	sp, #20
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	60ba      	str	r2, [r7, #8]
 80005c4:	607b      	str	r3, [r7, #4]
 80005c6:	4603      	mov	r3, r0
 80005c8:	81fb      	strh	r3, [r7, #14]
 80005ca:	460b      	mov	r3, r1
 80005cc:	737b      	strb	r3, [r7, #13]
	return ((array[x % size] * (delay_denom - delay_n)+ array[(x + dir + size) % size] * delay_n) >> 3) - 32768;
 80005ce:	89fb      	ldrh	r3, [r7, #14]
 80005d0:	8b3a      	ldrh	r2, [r7, #24]
 80005d2:	fbb3 f1f2 	udiv	r1, r3, r2
 80005d6:	fb01 f202 	mul.w	r2, r1, r2
 80005da:	1a9b      	subs	r3, r3, r2
 80005dc:	b29b      	uxth	r3, r3
 80005de:	005b      	lsls	r3, r3, #1
 80005e0:	68ba      	ldr	r2, [r7, #8]
 80005e2:	4413      	add	r3, r2
 80005e4:	881b      	ldrh	r3, [r3, #0]
 80005e6:	461a      	mov	r2, r3
 80005e8:	4b13      	ldr	r3, [pc, #76]	; (8000638 <interpolate+0x7c>)
 80005ea:	781b      	ldrb	r3, [r3, #0]
 80005ec:	4619      	mov	r1, r3
 80005ee:	7b7b      	ldrb	r3, [r7, #13]
 80005f0:	1acb      	subs	r3, r1, r3
 80005f2:	fb03 f102 	mul.w	r1, r3, r2
 80005f6:	89fa      	ldrh	r2, [r7, #14]
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	441a      	add	r2, r3
 80005fc:	8b3b      	ldrh	r3, [r7, #24]
 80005fe:	4413      	add	r3, r2
 8000600:	8b3a      	ldrh	r2, [r7, #24]
 8000602:	fb93 f0f2 	sdiv	r0, r3, r2
 8000606:	fb00 f202 	mul.w	r2, r0, r2
 800060a:	1a9b      	subs	r3, r3, r2
 800060c:	005b      	lsls	r3, r3, #1
 800060e:	68ba      	ldr	r2, [r7, #8]
 8000610:	4413      	add	r3, r2
 8000612:	881b      	ldrh	r3, [r3, #0]
 8000614:	461a      	mov	r2, r3
 8000616:	7b7b      	ldrb	r3, [r7, #13]
 8000618:	fb02 f303 	mul.w	r3, r2, r3
 800061c:	440b      	add	r3, r1
 800061e:	10db      	asrs	r3, r3, #3
 8000620:	b29b      	uxth	r3, r3
 8000622:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 8000626:	b29b      	uxth	r3, r3
 8000628:	b21b      	sxth	r3, r3
}
 800062a:	4618      	mov	r0, r3
 800062c:	3714      	adds	r7, #20
 800062e:	46bd      	mov	sp, r7
 8000630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000634:	4770      	bx	lr
 8000636:	bf00      	nop
 8000638:	20000000 	.word	0x20000000

0800063c <read_ADC_Channel>:

uint16_t read_ADC_Channel(ADC_HandleTypeDef* hadc, int channel) {
 800063c:	b580      	push	{r7, lr}
 800063e:	b088      	sub	sp, #32
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
 8000644:	6039      	str	r1, [r7, #0]
	ADC_ChannelConfTypeDef chConfig = { 0 };
 8000646:	f107 0308 	add.w	r3, r7, #8
 800064a:	2200      	movs	r2, #0
 800064c:	601a      	str	r2, [r3, #0]
 800064e:	605a      	str	r2, [r3, #4]
 8000650:	609a      	str	r2, [r3, #8]
 8000652:	60da      	str	r2, [r3, #12]
	chConfig.Channel = channel;
 8000654:	683b      	ldr	r3, [r7, #0]
 8000656:	60bb      	str	r3, [r7, #8]
	chConfig.Rank = 1;
 8000658:	2301      	movs	r3, #1
 800065a:	60fb      	str	r3, [r7, #12]
	chConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800065c:	2300      	movs	r3, #0
 800065e:	613b      	str	r3, [r7, #16]
	HAL_ADC_ConfigChannel(hadc, &chConfig);
 8000660:	f107 0308 	add.w	r3, r7, #8
 8000664:	4619      	mov	r1, r3
 8000666:	6878      	ldr	r0, [r7, #4]
 8000668:	f001 fca0 	bl	8001fac <HAL_ADC_ConfigChannel>
	HAL_ADC_Start(hadc);
 800066c:	6878      	ldr	r0, [r7, #4]
 800066e:	f001 fb37 	bl	8001ce0 <HAL_ADC_Start>
	int status = HAL_ADC_PollForConversion(hadc, HAL_MAX_DELAY);
 8000672:	f04f 31ff 	mov.w	r1, #4294967295
 8000676:	6878      	ldr	r0, [r7, #4]
 8000678:	f001 fc00 	bl	8001e7c <HAL_ADC_PollForConversion>
 800067c:	4603      	mov	r3, r0
 800067e:	61fb      	str	r3, [r7, #28]
		  if (status != HAL_OK) {
 8000680:	69fb      	ldr	r3, [r7, #28]
 8000682:	2b00      	cmp	r3, #0
 8000684:	d001      	beq.n	800068a <read_ADC_Channel+0x4e>
			Error_Handler();
 8000686:	f000 fef5 	bl	8001474 <Error_Handler>
		  }
	uint16_t val = HAL_ADC_GetValue(hadc);
 800068a:	6878      	ldr	r0, [r7, #4]
 800068c:	f001 fc81 	bl	8001f92 <HAL_ADC_GetValue>
 8000690:	4603      	mov	r3, r0
 8000692:	837b      	strh	r3, [r7, #26]
//	HAL_ADC_Stop(hadc);

	return val;
 8000694:	8b7b      	ldrh	r3, [r7, #26]
}
 8000696:	4618      	mov	r0, r3
 8000698:	3720      	adds	r7, #32
 800069a:	46bd      	mov	sp, r7
 800069c:	bd80      	pop	{r7, pc}
	...

080006a0 <HAL_SAI_TxCpltCallback>:

void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai) {
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b088      	sub	sp, #32
 80006a4:	af02      	add	r7, sp, #8
 80006a6:	6078      	str	r0, [r7, #4]
//		audio_buf_high[i] = audio_buf_high_f[i];
//	}
//
//	counter ++;

	if(hsai == &hsai_BlockB1) return;
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	4aa0      	ldr	r2, [pc, #640]	; (800092c <HAL_SAI_TxCpltCallback+0x28c>)
 80006ac:	4293      	cmp	r3, r2
 80006ae:	f000 8138 	beq.w	8000922 <HAL_SAI_TxCpltCallback+0x282>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006b2:	b672      	cpsid	i
}
 80006b4:	bf00      	nop

	__disable_irq();
	adc_get[0] = read_ADC_Channel(&hadc1, 0);
 80006b6:	2100      	movs	r1, #0
 80006b8:	489d      	ldr	r0, [pc, #628]	; (8000930 <HAL_SAI_TxCpltCallback+0x290>)
 80006ba:	f7ff ffbf 	bl	800063c <read_ADC_Channel>
 80006be:	4603      	mov	r3, r0
 80006c0:	461a      	mov	r2, r3
 80006c2:	4b9c      	ldr	r3, [pc, #624]	; (8000934 <HAL_SAI_TxCpltCallback+0x294>)
 80006c4:	801a      	strh	r2, [r3, #0]
	adc_get[1] = read_ADC_Channel(&hadc1, 3);
 80006c6:	2103      	movs	r1, #3
 80006c8:	4899      	ldr	r0, [pc, #612]	; (8000930 <HAL_SAI_TxCpltCallback+0x290>)
 80006ca:	f7ff ffb7 	bl	800063c <read_ADC_Channel>
 80006ce:	4603      	mov	r3, r0
 80006d0:	461a      	mov	r2, r3
 80006d2:	4b98      	ldr	r3, [pc, #608]	; (8000934 <HAL_SAI_TxCpltCallback+0x294>)
 80006d4:	805a      	strh	r2, [r3, #2]
	delay_nom = (read_ADC_Channel(&hadc1, 4) - 2000) * 64 / 2048;
 80006d6:	2104      	movs	r1, #4
 80006d8:	4895      	ldr	r0, [pc, #596]	; (8000930 <HAL_SAI_TxCpltCallback+0x290>)
 80006da:	f7ff ffaf 	bl	800063c <read_ADC_Channel>
 80006de:	4603      	mov	r3, r0
 80006e0:	f5a3 63fa 	sub.w	r3, r3, #2000	; 0x7d0
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	da00      	bge.n	80006ea <HAL_SAI_TxCpltCallback+0x4a>
 80006e8:	331f      	adds	r3, #31
 80006ea:	115b      	asrs	r3, r3, #5
 80006ec:	461a      	mov	r2, r3
 80006ee:	4b92      	ldr	r3, [pc, #584]	; (8000938 <HAL_SAI_TxCpltCallback+0x298>)
 80006f0:	601a      	str	r2, [r3, #0]



	audio_buf_high[circ_offset_high] = (adc_get[0] << 4);// should be 0
 80006f2:	4b90      	ldr	r3, [pc, #576]	; (8000934 <HAL_SAI_TxCpltCallback+0x294>)
 80006f4:	881a      	ldrh	r2, [r3, #0]
 80006f6:	4b91      	ldr	r3, [pc, #580]	; (800093c <HAL_SAI_TxCpltCallback+0x29c>)
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	0112      	lsls	r2, r2, #4
 80006fc:	b291      	uxth	r1, r2
 80006fe:	4a90      	ldr	r2, [pc, #576]	; (8000940 <HAL_SAI_TxCpltCallback+0x2a0>)
 8000700:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	audio_buf_low[circ_offset_low] = (adc_get[1] << 4);// - (1 << 15);
 8000704:	4b8b      	ldr	r3, [pc, #556]	; (8000934 <HAL_SAI_TxCpltCallback+0x294>)
 8000706:	885a      	ldrh	r2, [r3, #2]
 8000708:	4b8e      	ldr	r3, [pc, #568]	; (8000944 <HAL_SAI_TxCpltCallback+0x2a4>)
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	0112      	lsls	r2, r2, #4
 800070e:	b291      	uxth	r1, r2
 8000710:	4a8d      	ldr	r2, [pc, #564]	; (8000948 <HAL_SAI_TxCpltCallback+0x2a8>)
 8000712:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

	circ_offset_high = (circ_offset_high + 1) % AUDIO_HIGH_BUF_SIZE;
 8000716:	4b89      	ldr	r3, [pc, #548]	; (800093c <HAL_SAI_TxCpltCallback+0x29c>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	1c5a      	adds	r2, r3, #1
 800071c:	4b8b      	ldr	r3, [pc, #556]	; (800094c <HAL_SAI_TxCpltCallback+0x2ac>)
 800071e:	fb83 1302 	smull	r1, r3, r3, r2
 8000722:	1159      	asrs	r1, r3, #5
 8000724:	17d3      	asrs	r3, r2, #31
 8000726:	1acb      	subs	r3, r1, r3
 8000728:	f44f 7196 	mov.w	r1, #300	; 0x12c
 800072c:	fb01 f303 	mul.w	r3, r1, r3
 8000730:	1ad3      	subs	r3, r2, r3
 8000732:	4a82      	ldr	r2, [pc, #520]	; (800093c <HAL_SAI_TxCpltCallback+0x29c>)
 8000734:	6013      	str	r3, [r2, #0]
	circ_offset_low = (circ_offset_low + 1) % AUDIO_LOW_BUF_SIZE;
 8000736:	4b83      	ldr	r3, [pc, #524]	; (8000944 <HAL_SAI_TxCpltCallback+0x2a4>)
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	3301      	adds	r3, #1
 800073c:	4a84      	ldr	r2, [pc, #528]	; (8000950 <HAL_SAI_TxCpltCallback+0x2b0>)
 800073e:	fb82 1203 	smull	r1, r2, r2, r3
 8000742:	441a      	add	r2, r3
 8000744:	11d1      	asrs	r1, r2, #7
 8000746:	17da      	asrs	r2, r3, #31
 8000748:	1a8a      	subs	r2, r1, r2
 800074a:	21b4      	movs	r1, #180	; 0xb4
 800074c:	fb01 f202 	mul.w	r2, r1, r2
 8000750:	1a9a      	subs	r2, r3, r2
 8000752:	4b7c      	ldr	r3, [pc, #496]	; (8000944 <HAL_SAI_TxCpltCallback+0x2a4>)
 8000754:	601a      	str	r2, [r3, #0]


	int dir = 1;
 8000756:	2301      	movs	r3, #1
 8000758:	617b      	str	r3, [r7, #20]
	if (delay_nom < 0) dir = -1;
 800075a:	4b77      	ldr	r3, [pc, #476]	; (8000938 <HAL_SAI_TxCpltCallback+0x298>)
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	2b00      	cmp	r3, #0
 8000760:	da02      	bge.n	8000768 <HAL_SAI_TxCpltCallback+0xc8>
 8000762:	f04f 33ff 	mov.w	r3, #4294967295
 8000766:	617b      	str	r3, [r7, #20]
	//Fill the 12 subwoofers
	uint16_t buff_offset = ((AUDIO_LOW_BUF_SIZE >> 1) + AUDIO_LOW_BUF_SIZE + circ_offset_low);
 8000768:	4b76      	ldr	r3, [pc, #472]	; (8000944 <HAL_SAI_TxCpltCallback+0x2a4>)
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	b29b      	uxth	r3, r3
 800076e:	f503 7387 	add.w	r3, r3, #270	; 0x10e
 8000772:	817b      	strh	r3, [r7, #10]
	uint16_t buff_index = buff_offset;
 8000774:	897b      	ldrh	r3, [r7, #10]
 8000776:	813b      	strh	r3, [r7, #8]
	uint8_t i = 0;
 8000778:	2300      	movs	r3, #0
 800077a:	74fb      	strb	r3, [r7, #19]
	int int_delay = 4 * delay_nom;
 800077c:	4b6e      	ldr	r3, [pc, #440]	; (8000938 <HAL_SAI_TxCpltCallback+0x298>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	009b      	lsls	r3, r3, #2
 8000782:	60fb      	str	r3, [r7, #12]
	while (i < 12) {
 8000784:	e043      	b.n	800080e <HAL_SAI_TxCpltCallback+0x16e>
		buff_index = (int_delay / delay_denom + buff_offset + AUDIO_LOW_BUF_SIZE) % AUDIO_LOW_BUF_SIZE;
 8000786:	4b73      	ldr	r3, [pc, #460]	; (8000954 <HAL_SAI_TxCpltCallback+0x2b4>)
 8000788:	781b      	ldrb	r3, [r3, #0]
 800078a:	461a      	mov	r2, r3
 800078c:	68fb      	ldr	r3, [r7, #12]
 800078e:	fb93 f2f2 	sdiv	r2, r3, r2
 8000792:	897b      	ldrh	r3, [r7, #10]
 8000794:	4413      	add	r3, r2
 8000796:	33b4      	adds	r3, #180	; 0xb4
 8000798:	4a6d      	ldr	r2, [pc, #436]	; (8000950 <HAL_SAI_TxCpltCallback+0x2b0>)
 800079a:	fb82 1203 	smull	r1, r2, r2, r3
 800079e:	441a      	add	r2, r3
 80007a0:	11d1      	asrs	r1, r2, #7
 80007a2:	17da      	asrs	r2, r3, #31
 80007a4:	1a8a      	subs	r2, r1, r2
 80007a6:	21b4      	movs	r1, #180	; 0xb4
 80007a8:	fb01 f202 	mul.w	r2, r1, r2
 80007ac:	1a9a      	subs	r2, r3, r2
 80007ae:	4613      	mov	r3, r2
 80007b0:	813b      	strh	r3, [r7, #8]
		sai_fifo_a[(6 + i) % 12] = interpolate(buff_index,
				(int_delay * dir) % delay_denom,
 80007b2:	68fb      	ldr	r3, [r7, #12]
 80007b4:	697a      	ldr	r2, [r7, #20]
 80007b6:	fb02 f303 	mul.w	r3, r2, r3
 80007ba:	4a66      	ldr	r2, [pc, #408]	; (8000954 <HAL_SAI_TxCpltCallback+0x2b4>)
 80007bc:	7812      	ldrb	r2, [r2, #0]
 80007be:	fb93 f1f2 	sdiv	r1, r3, r2
 80007c2:	fb01 f202 	mul.w	r2, r1, r2
 80007c6:	1a9b      	subs	r3, r3, r2
		sai_fifo_a[(6 + i) % 12] = interpolate(buff_index,
 80007c8:	b2d9      	uxtb	r1, r3
 80007ca:	8938      	ldrh	r0, [r7, #8]
 80007cc:	23b4      	movs	r3, #180	; 0xb4
 80007ce:	9300      	str	r3, [sp, #0]
 80007d0:	697b      	ldr	r3, [r7, #20]
 80007d2:	4a5d      	ldr	r2, [pc, #372]	; (8000948 <HAL_SAI_TxCpltCallback+0x2a8>)
 80007d4:	f7ff fef2 	bl	80005bc <interpolate>
 80007d8:	4603      	mov	r3, r0
 80007da:	4618      	mov	r0, r3
 80007dc:	7cfb      	ldrb	r3, [r7, #19]
 80007de:	1d99      	adds	r1, r3, #6
 80007e0:	4b5d      	ldr	r3, [pc, #372]	; (8000958 <HAL_SAI_TxCpltCallback+0x2b8>)
 80007e2:	fb83 2301 	smull	r2, r3, r3, r1
 80007e6:	105a      	asrs	r2, r3, #1
 80007e8:	17cb      	asrs	r3, r1, #31
 80007ea:	1ad2      	subs	r2, r2, r3
 80007ec:	4613      	mov	r3, r2
 80007ee:	005b      	lsls	r3, r3, #1
 80007f0:	4413      	add	r3, r2
 80007f2:	009b      	lsls	r3, r3, #2
 80007f4:	1aca      	subs	r2, r1, r3
 80007f6:	4601      	mov	r1, r0
 80007f8:	4b58      	ldr	r3, [pc, #352]	; (800095c <HAL_SAI_TxCpltCallback+0x2bc>)
 80007fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
				audio_buf_low, dir,
				AUDIO_LOW_BUF_SIZE);
		int_delay += delay_nom;
 80007fe:	4b4e      	ldr	r3, [pc, #312]	; (8000938 <HAL_SAI_TxCpltCallback+0x298>)
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	68fa      	ldr	r2, [r7, #12]
 8000804:	4413      	add	r3, r2
 8000806:	60fb      	str	r3, [r7, #12]
		i ++;
 8000808:	7cfb      	ldrb	r3, [r7, #19]
 800080a:	3301      	adds	r3, #1
 800080c:	74fb      	strb	r3, [r7, #19]
	while (i < 12) {
 800080e:	7cfb      	ldrb	r3, [r7, #19]
 8000810:	2b0b      	cmp	r3, #11
 8000812:	d9b8      	bls.n	8000786 <HAL_SAI_TxCpltCallback+0xe6>
	}
//	Fill the first 4 tweeters into the remaining space in DAC 1
	buff_offset = ((AUDIO_HIGH_BUF_SIZE >> 1) + AUDIO_HIGH_BUF_SIZE + circ_offset_high);
 8000814:	4b49      	ldr	r3, [pc, #292]	; (800093c <HAL_SAI_TxCpltCallback+0x29c>)
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	b29b      	uxth	r3, r3
 800081a:	f503 73e1 	add.w	r3, r3, #450	; 0x1c2
 800081e:	817b      	strh	r3, [r7, #10]
	int_delay = 0;
 8000820:	2300      	movs	r3, #0
 8000822:	60fb      	str	r3, [r7, #12]
	while (i < 16) {
 8000824:	e039      	b.n	800089a <HAL_SAI_TxCpltCallback+0x1fa>
		buff_index = (int_delay / delay_denom + buff_offset + AUDIO_HIGH_BUF_SIZE) % AUDIO_HIGH_BUF_SIZE;
 8000826:	4b4b      	ldr	r3, [pc, #300]	; (8000954 <HAL_SAI_TxCpltCallback+0x2b4>)
 8000828:	781b      	ldrb	r3, [r3, #0]
 800082a:	461a      	mov	r2, r3
 800082c:	68fb      	ldr	r3, [r7, #12]
 800082e:	fb93 f2f2 	sdiv	r2, r3, r2
 8000832:	897b      	ldrh	r3, [r7, #10]
 8000834:	4413      	add	r3, r2
 8000836:	f503 7396 	add.w	r3, r3, #300	; 0x12c
 800083a:	4a44      	ldr	r2, [pc, #272]	; (800094c <HAL_SAI_TxCpltCallback+0x2ac>)
 800083c:	fb82 1203 	smull	r1, r2, r2, r3
 8000840:	1151      	asrs	r1, r2, #5
 8000842:	17da      	asrs	r2, r3, #31
 8000844:	1a8a      	subs	r2, r1, r2
 8000846:	f44f 7196 	mov.w	r1, #300	; 0x12c
 800084a:	fb01 f202 	mul.w	r2, r1, r2
 800084e:	1a9a      	subs	r2, r3, r2
 8000850:	4613      	mov	r3, r2
 8000852:	813b      	strh	r3, [r7, #8]
		sai_fifo_a[i] = interpolate(buff_index,
				(int_delay * dir) % delay_denom,
 8000854:	68fb      	ldr	r3, [r7, #12]
 8000856:	697a      	ldr	r2, [r7, #20]
 8000858:	fb02 f303 	mul.w	r3, r2, r3
 800085c:	4a3d      	ldr	r2, [pc, #244]	; (8000954 <HAL_SAI_TxCpltCallback+0x2b4>)
 800085e:	7812      	ldrb	r2, [r2, #0]
 8000860:	fb93 f1f2 	sdiv	r1, r3, r2
 8000864:	fb01 f202 	mul.w	r2, r1, r2
 8000868:	1a9b      	subs	r3, r3, r2
		sai_fifo_a[i] = interpolate(buff_index,
 800086a:	b2d9      	uxtb	r1, r3
 800086c:	8938      	ldrh	r0, [r7, #8]
 800086e:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8000872:	9300      	str	r3, [sp, #0]
 8000874:	697b      	ldr	r3, [r7, #20]
 8000876:	4a32      	ldr	r2, [pc, #200]	; (8000940 <HAL_SAI_TxCpltCallback+0x2a0>)
 8000878:	f7ff fea0 	bl	80005bc <interpolate>
 800087c:	4603      	mov	r3, r0
 800087e:	461a      	mov	r2, r3
 8000880:	7cfb      	ldrb	r3, [r7, #19]
 8000882:	4611      	mov	r1, r2
 8000884:	4a35      	ldr	r2, [pc, #212]	; (800095c <HAL_SAI_TxCpltCallback+0x2bc>)
 8000886:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				audio_buf_high, dir,
				AUDIO_HIGH_BUF_SIZE);
		int_delay += delay_nom;
 800088a:	4b2b      	ldr	r3, [pc, #172]	; (8000938 <HAL_SAI_TxCpltCallback+0x298>)
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	68fa      	ldr	r2, [r7, #12]
 8000890:	4413      	add	r3, r2
 8000892:	60fb      	str	r3, [r7, #12]
		i++;
 8000894:	7cfb      	ldrb	r3, [r7, #19]
 8000896:	3301      	adds	r3, #1
 8000898:	74fb      	strb	r3, [r7, #19]
	while (i < 16) {
 800089a:	7cfb      	ldrb	r3, [r7, #19]
 800089c:	2b0f      	cmp	r3, #15
 800089e:	d9c2      	bls.n	8000826 <HAL_SAI_TxCpltCallback+0x186>
	}
////////	//Fill the remaining 16 tweeters into DAC 2
	while (i < 32) {
 80008a0:	e03a      	b.n	8000918 <HAL_SAI_TxCpltCallback+0x278>
		buff_index = (int_delay / delay_denom + buff_offset + AUDIO_HIGH_BUF_SIZE) % AUDIO_HIGH_BUF_SIZE;
 80008a2:	4b2c      	ldr	r3, [pc, #176]	; (8000954 <HAL_SAI_TxCpltCallback+0x2b4>)
 80008a4:	781b      	ldrb	r3, [r3, #0]
 80008a6:	461a      	mov	r2, r3
 80008a8:	68fb      	ldr	r3, [r7, #12]
 80008aa:	fb93 f2f2 	sdiv	r2, r3, r2
 80008ae:	897b      	ldrh	r3, [r7, #10]
 80008b0:	4413      	add	r3, r2
 80008b2:	f503 7396 	add.w	r3, r3, #300	; 0x12c
 80008b6:	4a25      	ldr	r2, [pc, #148]	; (800094c <HAL_SAI_TxCpltCallback+0x2ac>)
 80008b8:	fb82 1203 	smull	r1, r2, r2, r3
 80008bc:	1151      	asrs	r1, r2, #5
 80008be:	17da      	asrs	r2, r3, #31
 80008c0:	1a8a      	subs	r2, r1, r2
 80008c2:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80008c6:	fb01 f202 	mul.w	r2, r1, r2
 80008ca:	1a9a      	subs	r2, r3, r2
 80008cc:	4613      	mov	r3, r2
 80008ce:	813b      	strh	r3, [r7, #8]
		sai_fifo_b[i - 16] = interpolate(buff_index,
				(int_delay * dir) % delay_denom,
 80008d0:	68fb      	ldr	r3, [r7, #12]
 80008d2:	697a      	ldr	r2, [r7, #20]
 80008d4:	fb02 f303 	mul.w	r3, r2, r3
 80008d8:	4a1e      	ldr	r2, [pc, #120]	; (8000954 <HAL_SAI_TxCpltCallback+0x2b4>)
 80008da:	7812      	ldrb	r2, [r2, #0]
 80008dc:	fb93 f1f2 	sdiv	r1, r3, r2
 80008e0:	fb01 f202 	mul.w	r2, r1, r2
 80008e4:	1a9b      	subs	r3, r3, r2
		sai_fifo_b[i - 16] = interpolate(buff_index,
 80008e6:	b2d9      	uxtb	r1, r3
 80008e8:	8938      	ldrh	r0, [r7, #8]
 80008ea:	f44f 7396 	mov.w	r3, #300	; 0x12c
 80008ee:	9300      	str	r3, [sp, #0]
 80008f0:	697b      	ldr	r3, [r7, #20]
 80008f2:	4a13      	ldr	r2, [pc, #76]	; (8000940 <HAL_SAI_TxCpltCallback+0x2a0>)
 80008f4:	f7ff fe62 	bl	80005bc <interpolate>
 80008f8:	4603      	mov	r3, r0
 80008fa:	461a      	mov	r2, r3
 80008fc:	7cfb      	ldrb	r3, [r7, #19]
 80008fe:	3b10      	subs	r3, #16
 8000900:	4611      	mov	r1, r2
 8000902:	4a17      	ldr	r2, [pc, #92]	; (8000960 <HAL_SAI_TxCpltCallback+0x2c0>)
 8000904:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				audio_buf_high, dir,
				AUDIO_HIGH_BUF_SIZE);
		int_delay += delay_nom;
 8000908:	4b0b      	ldr	r3, [pc, #44]	; (8000938 <HAL_SAI_TxCpltCallback+0x298>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	68fa      	ldr	r2, [r7, #12]
 800090e:	4413      	add	r3, r2
 8000910:	60fb      	str	r3, [r7, #12]
		i++;
 8000912:	7cfb      	ldrb	r3, [r7, #19]
 8000914:	3301      	adds	r3, #1
 8000916:	74fb      	strb	r3, [r7, #19]
	while (i < 32) {
 8000918:	7cfb      	ldrb	r3, [r7, #19]
 800091a:	2b1f      	cmp	r3, #31
 800091c:	d9c1      	bls.n	80008a2 <HAL_SAI_TxCpltCallback+0x202>
  __ASM volatile ("cpsie i" : : : "memory");
 800091e:	b662      	cpsie	i
}
 8000920:	e000      	b.n	8000924 <HAL_SAI_TxCpltCallback+0x284>
	if(hsai == &hsai_BlockB1) return;
 8000922:	bf00      	nop
//	sprintf(msg1, "adc2 is %d\r\n", delay_nom);
//	HAL_UART_Transmit(&huart3, msg1, strlen((char*)msg1), HAL_MAX_DELAY);
////	HAL_UART_Transmit(&huart3, msg1, strlen((char*)msg1), HAL_MAX_DELAY);


}
 8000924:	3718      	adds	r7, #24
 8000926:	46bd      	mov	sp, r7
 8000928:	bd80      	pop	{r7, pc}
 800092a:	bf00      	nop
 800092c:	200001a0 	.word	0x200001a0
 8000930:	20000080 	.word	0x20000080
 8000934:	200008f0 	.word	0x200008f0
 8000938:	20000d38 	.word	0x20000d38
 800093c:	20000d3c 	.word	0x20000d3c
 8000940:	20000adc 	.word	0x20000adc
 8000944:	20000d40 	.word	0x20000d40
 8000948:	20000974 	.word	0x20000974
 800094c:	1b4e81b5 	.word	0x1b4e81b5
 8000950:	b60b60b7 	.word	0xb60b60b7
 8000954:	20000000 	.word	0x20000000
 8000958:	2aaaaaab 	.word	0x2aaaaaab
 800095c:	200008f4 	.word	0x200008f4
 8000960:	20000934 	.word	0x20000934

08000964 <write_DAC1>:
uint8_t dac_ctrl1 = 0b10000100;
uint8_t dac_ctrl2 = 0b10000;



void write_DAC1(uint8_t reg, uint8_t* data) {
 8000964:	b5b0      	push	{r4, r5, r7, lr}
 8000966:	b0ba      	sub	sp, #232	; 0xe8
 8000968:	af04      	add	r7, sp, #16
 800096a:	4603      	mov	r3, r0
 800096c:	6039      	str	r1, [r7, #0]
 800096e:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef ret = HAL_I2C_Mem_Write(&hi2c2, DAC1_ADDR << 1, reg,
 8000970:	79fb      	ldrb	r3, [r7, #7]
 8000972:	b29a      	uxth	r2, r3
 8000974:	f04f 33ff 	mov.w	r3, #4294967295
 8000978:	9302      	str	r3, [sp, #8]
 800097a:	2301      	movs	r3, #1
 800097c:	9301      	str	r3, [sp, #4]
 800097e:	683b      	ldr	r3, [r7, #0]
 8000980:	9300      	str	r3, [sp, #0]
 8000982:	2301      	movs	r3, #1
 8000984:	2108      	movs	r1, #8
 8000986:	4827      	ldr	r0, [pc, #156]	; (8000a24 <write_DAC1+0xc0>)
 8000988:	f002 fcec 	bl	8003364 <HAL_I2C_Mem_Write>
 800098c:	4603      	mov	r3, r0
 800098e:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
            1, data, 1, HAL_MAX_DELAY);
	char str_fail[100];
	char str_success[100] = "Success on DAC1!\r\n";
 8000992:	4b25      	ldr	r3, [pc, #148]	; (8000a28 <write_DAC1+0xc4>)
 8000994:	f107 040c 	add.w	r4, r7, #12
 8000998:	461d      	mov	r5, r3
 800099a:	6828      	ldr	r0, [r5, #0]
 800099c:	6869      	ldr	r1, [r5, #4]
 800099e:	68aa      	ldr	r2, [r5, #8]
 80009a0:	68eb      	ldr	r3, [r5, #12]
 80009a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80009a4:	8a2b      	ldrh	r3, [r5, #16]
 80009a6:	7caa      	ldrb	r2, [r5, #18]
 80009a8:	8023      	strh	r3, [r4, #0]
 80009aa:	4613      	mov	r3, r2
 80009ac:	70a3      	strb	r3, [r4, #2]
 80009ae:	f107 031f 	add.w	r3, r7, #31
 80009b2:	2251      	movs	r2, #81	; 0x51
 80009b4:	2100      	movs	r1, #0
 80009b6:	4618      	mov	r0, r3
 80009b8:	f006 fe14 	bl	80075e4 <memset>
	if (ret != HAL_OK) {
 80009bc:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d01d      	beq.n	8000a00 <write_DAC1+0x9c>
		sprintf(str_fail, "Error is %d on DAC1; Register=0x%02X, Data=0x%02x\r\n", HAL_I2C_GetError(&hi2c2), reg, *data);
 80009c4:	4817      	ldr	r0, [pc, #92]	; (8000a24 <write_DAC1+0xc0>)
 80009c6:	f002 fde1 	bl	800358c <HAL_I2C_GetError>
 80009ca:	4601      	mov	r1, r0
 80009cc:	79fa      	ldrb	r2, [r7, #7]
 80009ce:	683b      	ldr	r3, [r7, #0]
 80009d0:	781b      	ldrb	r3, [r3, #0]
 80009d2:	f107 0070 	add.w	r0, r7, #112	; 0x70
 80009d6:	9300      	str	r3, [sp, #0]
 80009d8:	4613      	mov	r3, r2
 80009da:	460a      	mov	r2, r1
 80009dc:	4913      	ldr	r1, [pc, #76]	; (8000a2c <write_DAC1+0xc8>)
 80009de:	f006 fde1 	bl	80075a4 <siprintf>
		HAL_UART_Transmit(&huart3, str_fail, strlen((char*)str_fail), HAL_MAX_DELAY);
 80009e2:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80009e6:	4618      	mov	r0, r3
 80009e8:	f7ff fc12 	bl	8000210 <strlen>
 80009ec:	4603      	mov	r3, r0
 80009ee:	b29a      	uxth	r2, r3
 80009f0:	f107 0170 	add.w	r1, r7, #112	; 0x70
 80009f4:	f04f 33ff 	mov.w	r3, #4294967295
 80009f8:	480d      	ldr	r0, [pc, #52]	; (8000a30 <write_DAC1+0xcc>)
 80009fa:	f004 ffc2 	bl	8005982 <HAL_UART_Transmit>
	} else {
		HAL_UART_Transmit(&huart3, str_success, strlen((char*)str_success), HAL_MAX_DELAY);
	}
}
 80009fe:	e00d      	b.n	8000a1c <write_DAC1+0xb8>
		HAL_UART_Transmit(&huart3, str_success, strlen((char*)str_success), HAL_MAX_DELAY);
 8000a00:	f107 030c 	add.w	r3, r7, #12
 8000a04:	4618      	mov	r0, r3
 8000a06:	f7ff fc03 	bl	8000210 <strlen>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	b29a      	uxth	r2, r3
 8000a0e:	f107 010c 	add.w	r1, r7, #12
 8000a12:	f04f 33ff 	mov.w	r3, #4294967295
 8000a16:	4806      	ldr	r0, [pc, #24]	; (8000a30 <write_DAC1+0xcc>)
 8000a18:	f004 ffb3 	bl	8005982 <HAL_UART_Transmit>
}
 8000a1c:	bf00      	nop
 8000a1e:	37d8      	adds	r7, #216	; 0xd8
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bdb0      	pop	{r4, r5, r7, pc}
 8000a24:	200000c8 	.word	0x200000c8
 8000a28:	08007f5c 	.word	0x08007f5c
 8000a2c:	08007f28 	.word	0x08007f28
 8000a30:	200002e4 	.word	0x200002e4

08000a34 <write_DAC2>:

void write_DAC2(uint8_t reg, uint8_t* data) {
 8000a34:	b5b0      	push	{r4, r5, r7, lr}
 8000a36:	b0ba      	sub	sp, #232	; 0xe8
 8000a38:	af04      	add	r7, sp, #16
 8000a3a:	4603      	mov	r3, r0
 8000a3c:	6039      	str	r1, [r7, #0]
 8000a3e:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef ret = HAL_I2C_Mem_Write(&hi2c2, DAC2_ADDR << 1, reg,
 8000a40:	79fb      	ldrb	r3, [r7, #7]
 8000a42:	b29a      	uxth	r2, r3
 8000a44:	f04f 33ff 	mov.w	r3, #4294967295
 8000a48:	9302      	str	r3, [sp, #8]
 8000a4a:	2301      	movs	r3, #1
 8000a4c:	9301      	str	r3, [sp, #4]
 8000a4e:	683b      	ldr	r3, [r7, #0]
 8000a50:	9300      	str	r3, [sp, #0]
 8000a52:	2301      	movs	r3, #1
 8000a54:	2148      	movs	r1, #72	; 0x48
 8000a56:	4827      	ldr	r0, [pc, #156]	; (8000af4 <write_DAC2+0xc0>)
 8000a58:	f002 fc84 	bl	8003364 <HAL_I2C_Mem_Write>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
            1, data, 1, HAL_MAX_DELAY);
	char str_fail[100];
	char str_success[100] = "Success occured!\r\n";
 8000a62:	4b25      	ldr	r3, [pc, #148]	; (8000af8 <write_DAC2+0xc4>)
 8000a64:	f107 040c 	add.w	r4, r7, #12
 8000a68:	461d      	mov	r5, r3
 8000a6a:	6828      	ldr	r0, [r5, #0]
 8000a6c:	6869      	ldr	r1, [r5, #4]
 8000a6e:	68aa      	ldr	r2, [r5, #8]
 8000a70:	68eb      	ldr	r3, [r5, #12]
 8000a72:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a74:	8a2b      	ldrh	r3, [r5, #16]
 8000a76:	7caa      	ldrb	r2, [r5, #18]
 8000a78:	8023      	strh	r3, [r4, #0]
 8000a7a:	4613      	mov	r3, r2
 8000a7c:	70a3      	strb	r3, [r4, #2]
 8000a7e:	f107 031f 	add.w	r3, r7, #31
 8000a82:	2251      	movs	r2, #81	; 0x51
 8000a84:	2100      	movs	r1, #0
 8000a86:	4618      	mov	r0, r3
 8000a88:	f006 fdac 	bl	80075e4 <memset>
	if (ret != HAL_OK) {
 8000a8c:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d01d      	beq.n	8000ad0 <write_DAC2+0x9c>
		sprintf(str_fail, "Error is %d on DAC2; Register=0x%02X, Data=0x%02x\r\n", HAL_I2C_GetError(&hi2c2), reg, *data);
 8000a94:	4817      	ldr	r0, [pc, #92]	; (8000af4 <write_DAC2+0xc0>)
 8000a96:	f002 fd79 	bl	800358c <HAL_I2C_GetError>
 8000a9a:	4601      	mov	r1, r0
 8000a9c:	79fa      	ldrb	r2, [r7, #7]
 8000a9e:	683b      	ldr	r3, [r7, #0]
 8000aa0:	781b      	ldrb	r3, [r3, #0]
 8000aa2:	f107 0070 	add.w	r0, r7, #112	; 0x70
 8000aa6:	9300      	str	r3, [sp, #0]
 8000aa8:	4613      	mov	r3, r2
 8000aaa:	460a      	mov	r2, r1
 8000aac:	4913      	ldr	r1, [pc, #76]	; (8000afc <write_DAC2+0xc8>)
 8000aae:	f006 fd79 	bl	80075a4 <siprintf>
		HAL_UART_Transmit(&huart3, str_fail, strlen((char*)str_fail), HAL_MAX_DELAY);
 8000ab2:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	f7ff fbaa 	bl	8000210 <strlen>
 8000abc:	4603      	mov	r3, r0
 8000abe:	b29a      	uxth	r2, r3
 8000ac0:	f107 0170 	add.w	r1, r7, #112	; 0x70
 8000ac4:	f04f 33ff 	mov.w	r3, #4294967295
 8000ac8:	480d      	ldr	r0, [pc, #52]	; (8000b00 <write_DAC2+0xcc>)
 8000aca:	f004 ff5a 	bl	8005982 <HAL_UART_Transmit>
	} else {
		HAL_UART_Transmit(&huart3, str_success, strlen((char*)str_success), HAL_MAX_DELAY);
	}
}
 8000ace:	e00d      	b.n	8000aec <write_DAC2+0xb8>
		HAL_UART_Transmit(&huart3, str_success, strlen((char*)str_success), HAL_MAX_DELAY);
 8000ad0:	f107 030c 	add.w	r3, r7, #12
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	f7ff fb9b 	bl	8000210 <strlen>
 8000ada:	4603      	mov	r3, r0
 8000adc:	b29a      	uxth	r2, r3
 8000ade:	f107 010c 	add.w	r1, r7, #12
 8000ae2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ae6:	4806      	ldr	r0, [pc, #24]	; (8000b00 <write_DAC2+0xcc>)
 8000ae8:	f004 ff4b 	bl	8005982 <HAL_UART_Transmit>
}
 8000aec:	bf00      	nop
 8000aee:	37d8      	adds	r7, #216	; 0xd8
 8000af0:	46bd      	mov	sp, r7
 8000af2:	bdb0      	pop	{r4, r5, r7, pc}
 8000af4:	200000c8 	.word	0x200000c8
 8000af8:	08007fa4 	.word	0x08007fa4
 8000afc:	08007f70 	.word	0x08007f70
 8000b00:	200002e4 	.word	0x200002e4

08000b04 <HAL_UART_RxCpltCallback>:


// UART INTERRUPT SERIAL COM
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b0a0      	sub	sp, #128	; 0x80
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]

	        // Re-enable the UART receive interrupt
	        //HAL_UART_Receive_IT(&huart3, (uint8_t *)&uart3_rx_byte, 1);
	    //}

    if (huart->Instance == USART3)  // Check which UART generated the interrupt (3)
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	4a45      	ldr	r2, [pc, #276]	; (8000c28 <HAL_UART_RxCpltCallback+0x124>)
 8000b12:	4293      	cmp	r3, r2
 8000b14:	f040 8083 	bne.w	8000c1e <HAL_UART_RxCpltCallback+0x11a>
    {
        // Append the received character to the buffer, if it's not the newline
        // Also check if we haven't exceeded our buffer size (100 for now)
        if (receivedData != '\n' && commandLength < MAX_COMMAND_LENGTH - 1)
 8000b18:	4b44      	ldr	r3, [pc, #272]	; (8000c2c <HAL_UART_RxCpltCallback+0x128>)
 8000b1a:	781b      	ldrb	r3, [r3, #0]
 8000b1c:	b2db      	uxtb	r3, r3
 8000b1e:	2b0a      	cmp	r3, #10
 8000b20:	d00e      	beq.n	8000b40 <HAL_UART_RxCpltCallback+0x3c>
 8000b22:	4b43      	ldr	r3, [pc, #268]	; (8000c30 <HAL_UART_RxCpltCallback+0x12c>)
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	2b62      	cmp	r3, #98	; 0x62
 8000b28:	dc0a      	bgt.n	8000b40 <HAL_UART_RxCpltCallback+0x3c>
        {
            commandBuffer[commandLength++] = receivedData;
 8000b2a:	4b41      	ldr	r3, [pc, #260]	; (8000c30 <HAL_UART_RxCpltCallback+0x12c>)
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	1c5a      	adds	r2, r3, #1
 8000b30:	493f      	ldr	r1, [pc, #252]	; (8000c30 <HAL_UART_RxCpltCallback+0x12c>)
 8000b32:	600a      	str	r2, [r1, #0]
 8000b34:	4a3d      	ldr	r2, [pc, #244]	; (8000c2c <HAL_UART_RxCpltCallback+0x128>)
 8000b36:	7812      	ldrb	r2, [r2, #0]
 8000b38:	b2d1      	uxtb	r1, r2
 8000b3a:	4a3e      	ldr	r2, [pc, #248]	; (8000c34 <HAL_UART_RxCpltCallback+0x130>)
 8000b3c:	54d1      	strb	r1, [r2, r3]
 8000b3e:	e069      	b.n	8000c14 <HAL_UART_RxCpltCallback+0x110>
        }
        else if (receivedData == '\n')  // Received a newline character
 8000b40:	4b3a      	ldr	r3, [pc, #232]	; (8000c2c <HAL_UART_RxCpltCallback+0x128>)
 8000b42:	781b      	ldrb	r3, [r3, #0]
 8000b44:	b2db      	uxtb	r3, r3
 8000b46:	2b0a      	cmp	r3, #10
 8000b48:	d164      	bne.n	8000c14 <HAL_UART_RxCpltCallback+0x110>
        {
            // Ensure the string is null-terminated
            commandBuffer[commandLength] = '\0';
 8000b4a:	4b39      	ldr	r3, [pc, #228]	; (8000c30 <HAL_UART_RxCpltCallback+0x12c>)
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	4a39      	ldr	r2, [pc, #228]	; (8000c34 <HAL_UART_RxCpltCallback+0x130>)
 8000b50:	2100      	movs	r1, #0
 8000b52:	54d1      	strb	r1, [r2, r3]

            if (commandLength > 0) {  // Check if there's something to process
 8000b54:	4b36      	ldr	r3, [pc, #216]	; (8000c30 <HAL_UART_RxCpltCallback+0x12c>)
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	dd53      	ble.n	8000c04 <HAL_UART_RxCpltCallback+0x100>

            	// Test print
                char response[MAX_COMMAND_LENGTH + 20];  // Allocate enough space for response message
                sprintf(response, "Received command: %s\n", commandBuffer);
 8000b5c:	f107 0308 	add.w	r3, r7, #8
 8000b60:	4a34      	ldr	r2, [pc, #208]	; (8000c34 <HAL_UART_RxCpltCallback+0x130>)
 8000b62:	4935      	ldr	r1, [pc, #212]	; (8000c38 <HAL_UART_RxCpltCallback+0x134>)
 8000b64:	4618      	mov	r0, r3
 8000b66:	f006 fd1d 	bl	80075a4 <siprintf>
                HAL_UART_Transmit(&huart3, (uint8_t*)response, strlen(response), HAL_MAX_DELAY);
 8000b6a:	f107 0308 	add.w	r3, r7, #8
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f7ff fb4e 	bl	8000210 <strlen>
 8000b74:	4603      	mov	r3, r0
 8000b76:	b29a      	uxth	r2, r3
 8000b78:	f107 0108 	add.w	r1, r7, #8
 8000b7c:	f04f 33ff 	mov.w	r3, #4294967295
 8000b80:	482e      	ldr	r0, [pc, #184]	; (8000c3c <HAL_UART_RxCpltCallback+0x138>)
 8000b82:	f004 fefe 	bl	8005982 <HAL_UART_Transmit>

                // // // PROCESS COMMAND HERE // // //

                if (commandBuffer[0] == 'T' && commandLength == 1){
 8000b86:	4b2b      	ldr	r3, [pc, #172]	; (8000c34 <HAL_UART_RxCpltCallback+0x130>)
 8000b88:	781b      	ldrb	r3, [r3, #0]
 8000b8a:	2b54      	cmp	r3, #84	; 0x54
 8000b8c:	d108      	bne.n	8000ba0 <HAL_UART_RxCpltCallback+0x9c>
 8000b8e:	4b28      	ldr	r3, [pc, #160]	; (8000c30 <HAL_UART_RxCpltCallback+0x12c>)
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	2b01      	cmp	r3, #1
 8000b94:	d104      	bne.n	8000ba0 <HAL_UART_RxCpltCallback+0x9c>
                    HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 8000b96:	2180      	movs	r1, #128	; 0x80
 8000b98:	4829      	ldr	r0, [pc, #164]	; (8000c40 <HAL_UART_RxCpltCallback+0x13c>)
 8000b9a:	f002 fb38 	bl	800320e <HAL_GPIO_TogglePin>
 8000b9e:	e031      	b.n	8000c04 <HAL_UART_RxCpltCallback+0x100>
                }

                else if (strncmp(commandBuffer, "setX ", 5) == 0) {
 8000ba0:	2205      	movs	r2, #5
 8000ba2:	4928      	ldr	r1, [pc, #160]	; (8000c44 <HAL_UART_RxCpltCallback+0x140>)
 8000ba4:	4823      	ldr	r0, [pc, #140]	; (8000c34 <HAL_UART_RxCpltCallback+0x130>)
 8000ba6:	f006 fd25 	bl	80075f4 <strncmp>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d106      	bne.n	8000bbe <HAL_UART_RxCpltCallback+0xba>
                    // USB_input_X
                    USB_input_X = atoi(&commandBuffer[5]);
 8000bb0:	4825      	ldr	r0, [pc, #148]	; (8000c48 <HAL_UART_RxCpltCallback+0x144>)
 8000bb2:	f006 fc67 	bl	8007484 <atoi>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	4a24      	ldr	r2, [pc, #144]	; (8000c4c <HAL_UART_RxCpltCallback+0x148>)
 8000bba:	6013      	str	r3, [r2, #0]
 8000bbc:	e022      	b.n	8000c04 <HAL_UART_RxCpltCallback+0x100>
                    // I tested this, and it seems to be working:
                    //char debugInput[20];
                    //sprintf(debugInput, "X set to: %d\n", USB_input_X);
                    //HAL_UART_Transmit(&huart3, (uint8_t*)debugInput, strlen(debugInput), HAL_MAX_DELAY);
                } else if (strncmp(commandBuffer, "setY ", 5) == 0) {
 8000bbe:	2205      	movs	r2, #5
 8000bc0:	4923      	ldr	r1, [pc, #140]	; (8000c50 <HAL_UART_RxCpltCallback+0x14c>)
 8000bc2:	481c      	ldr	r0, [pc, #112]	; (8000c34 <HAL_UART_RxCpltCallback+0x130>)
 8000bc4:	f006 fd16 	bl	80075f4 <strncmp>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d106      	bne.n	8000bdc <HAL_UART_RxCpltCallback+0xd8>
                    // USB_input_Y
                    USB_input_Y = atoi(&commandBuffer[5]);
 8000bce:	481e      	ldr	r0, [pc, #120]	; (8000c48 <HAL_UART_RxCpltCallback+0x144>)
 8000bd0:	f006 fc58 	bl	8007484 <atoi>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	4a1f      	ldr	r2, [pc, #124]	; (8000c54 <HAL_UART_RxCpltCallback+0x150>)
 8000bd8:	6013      	str	r3, [r2, #0]
 8000bda:	e013      	b.n	8000c04 <HAL_UART_RxCpltCallback+0x100>
                } else if (strncmp(commandBuffer, "setDistance ", 12) == 0) {
 8000bdc:	220c      	movs	r2, #12
 8000bde:	491e      	ldr	r1, [pc, #120]	; (8000c58 <HAL_UART_RxCpltCallback+0x154>)
 8000be0:	4814      	ldr	r0, [pc, #80]	; (8000c34 <HAL_UART_RxCpltCallback+0x130>)
 8000be2:	f006 fd07 	bl	80075f4 <strncmp>
 8000be6:	4603      	mov	r3, r0
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d106      	bne.n	8000bfa <HAL_UART_RxCpltCallback+0xf6>
                    // USB_input_Dist
                    USB_input_Dist = atoi(&commandBuffer[12]);
 8000bec:	481b      	ldr	r0, [pc, #108]	; (8000c5c <HAL_UART_RxCpltCallback+0x158>)
 8000bee:	f006 fc49 	bl	8007484 <atoi>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	4a1a      	ldr	r2, [pc, #104]	; (8000c60 <HAL_UART_RxCpltCallback+0x15c>)
 8000bf6:	6013      	str	r3, [r2, #0]
 8000bf8:	e004      	b.n	8000c04 <HAL_UART_RxCpltCallback+0x100>
                } else if (strncmp(commandBuffer, "setVolume ", 10) == 0) {
 8000bfa:	220a      	movs	r2, #10
 8000bfc:	4919      	ldr	r1, [pc, #100]	; (8000c64 <HAL_UART_RxCpltCallback+0x160>)
 8000bfe:	480d      	ldr	r0, [pc, #52]	; (8000c34 <HAL_UART_RxCpltCallback+0x130>)
 8000c00:	f006 fcf8 	bl	80075f4 <strncmp>
                }

            }

            // Reset the buffer and counter for the next command
            memset(commandBuffer, 0, MAX_COMMAND_LENGTH);
 8000c04:	2264      	movs	r2, #100	; 0x64
 8000c06:	2100      	movs	r1, #0
 8000c08:	480a      	ldr	r0, [pc, #40]	; (8000c34 <HAL_UART_RxCpltCallback+0x130>)
 8000c0a:	f006 fceb 	bl	80075e4 <memset>
            commandLength = 0;
 8000c0e:	4b08      	ldr	r3, [pc, #32]	; (8000c30 <HAL_UART_RxCpltCallback+0x12c>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	601a      	str	r2, [r3, #0]
        }

        // Prepare to receive the next character regardless
        HAL_UART_Receive_IT(&huart3, (uint8_t*)&receivedData, 1);
 8000c14:	2201      	movs	r2, #1
 8000c16:	4905      	ldr	r1, [pc, #20]	; (8000c2c <HAL_UART_RxCpltCallback+0x128>)
 8000c18:	4808      	ldr	r0, [pc, #32]	; (8000c3c <HAL_UART_RxCpltCallback+0x138>)
 8000c1a:	f004 ff35 	bl	8005a88 <HAL_UART_Receive_IT>
    }
}
 8000c1e:	bf00      	nop
 8000c20:	3780      	adds	r7, #128	; 0x80
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bd80      	pop	{r7, pc}
 8000c26:	bf00      	nop
 8000c28:	40004800 	.word	0x40004800
 8000c2c:	20000874 	.word	0x20000874
 8000c30:	200008dc 	.word	0x200008dc
 8000c34:	20000878 	.word	0x20000878
 8000c38:	08007fb8 	.word	0x08007fb8
 8000c3c:	200002e4 	.word	0x200002e4
 8000c40:	40020400 	.word	0x40020400
 8000c44:	08007fd0 	.word	0x08007fd0
 8000c48:	2000087d 	.word	0x2000087d
 8000c4c:	200008e0 	.word	0x200008e0
 8000c50:	08007fd8 	.word	0x08007fd8
 8000c54:	200008e4 	.word	0x200008e4
 8000c58:	08007fe0 	.word	0x08007fe0
 8000c5c:	20000884 	.word	0x20000884
 8000c60:	200008e8 	.word	0x200008e8
 8000c64:	08007ff0 	.word	0x08007ff0

08000c68 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b08e      	sub	sp, #56	; 0x38
 8000c6c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c6e:	f000 ff72 	bl	8001b56 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c72:	f000 f8bf 	bl	8000df4 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000c76:	f000 f92b 	bl	8000ed0 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c7a:	f000 fb33 	bl	80012e4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000c7e:	f000 fb0b 	bl	8001298 <MX_DMA_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000c82:	f000 fadb 	bl	800123c <MX_USB_OTG_FS_PCD_Init>
  MX_I2C2_Init();
 8000c86:	f000 f9b9 	bl	8000ffc <MX_I2C2_Init>
  MX_USART3_UART_Init();
 8000c8a:	f000 faa7 	bl	80011dc <MX_USART3_UART_Init>
  MX_SAI1_Init();
 8000c8e:	f000 f9f5 	bl	800107c <MX_SAI1_Init>
  MX_ADC1_Init();
 8000c92:	f000 f945 	bl	8000f20 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart3, (uint8_t *)&uart3_rx_byte, 1);
 8000c96:	2201      	movs	r2, #1
 8000c98:	4944      	ldr	r1, [pc, #272]	; (8000dac <main+0x144>)
 8000c9a:	4845      	ldr	r0, [pc, #276]	; (8000db0 <main+0x148>)
 8000c9c:	f004 fef4 	bl	8005a88 <HAL_UART_Receive_IT>
  __ASM volatile ("cpsid i" : : : "memory");
 8000ca0:	b672      	cpsid	i
}
 8000ca2:	bf00      	nop
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  __disable_irq();
//  HAL_ADC_Start_DMA(&hadc1, &adc_get, 2);
  sai_fifo_a[0] = 0x7000U;
 8000ca4:	4b43      	ldr	r3, [pc, #268]	; (8000db4 <main+0x14c>)
 8000ca6:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
 8000caa:	601a      	str	r2, [r3, #0]
  sai_fifo_b[0] = 0x7000U;
 8000cac:	4b42      	ldr	r3, [pc, #264]	; (8000db8 <main+0x150>)
 8000cae:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
 8000cb2:	601a      	str	r2, [r3, #0]
  int error;
  error = HAL_SAI_Transmit_DMA(&hsai_BlockA1, (uint32_t * )&sai_fifo_a, 16);
 8000cb4:	2210      	movs	r2, #16
 8000cb6:	493f      	ldr	r1, [pc, #252]	; (8000db4 <main+0x14c>)
 8000cb8:	4840      	ldr	r0, [pc, #256]	; (8000dbc <main+0x154>)
 8000cba:	f004 fc71 	bl	80055a0 <HAL_SAI_Transmit_DMA>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	637b      	str	r3, [r7, #52]	; 0x34
  char error_msg[50];
  sprintf(error_msg, "Error is %d on DMA1\r\n", error);
 8000cc2:	463b      	mov	r3, r7
 8000cc4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000cc6:	493e      	ldr	r1, [pc, #248]	; (8000dc0 <main+0x158>)
 8000cc8:	4618      	mov	r0, r3
 8000cca:	f006 fc6b 	bl	80075a4 <siprintf>
  HAL_UART_Transmit(&huart3, error_msg, strlen((char*)error_msg), HAL_MAX_DELAY);
 8000cce:	463b      	mov	r3, r7
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	f7ff fa9d 	bl	8000210 <strlen>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	b29a      	uxth	r2, r3
 8000cda:	4639      	mov	r1, r7
 8000cdc:	f04f 33ff 	mov.w	r3, #4294967295
 8000ce0:	4833      	ldr	r0, [pc, #204]	; (8000db0 <main+0x148>)
 8000ce2:	f004 fe4e 	bl	8005982 <HAL_UART_Transmit>

  error = HAL_SAI_Transmit_DMA(&hsai_BlockB1, (uint32_t * )&sai_fifo_b, 16);
 8000ce6:	2210      	movs	r2, #16
 8000ce8:	4933      	ldr	r1, [pc, #204]	; (8000db8 <main+0x150>)
 8000cea:	4836      	ldr	r0, [pc, #216]	; (8000dc4 <main+0x15c>)
 8000cec:	f004 fc58 	bl	80055a0 <HAL_SAI_Transmit_DMA>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	637b      	str	r3, [r7, #52]	; 0x34
  sprintf(error_msg, "Error is %d on DMA2\r\n", error);
 8000cf4:	463b      	mov	r3, r7
 8000cf6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000cf8:	4933      	ldr	r1, [pc, #204]	; (8000dc8 <main+0x160>)
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	f006 fc52 	bl	80075a4 <siprintf>
  HAL_UART_Transmit(&huart3, error_msg, strlen((char*)error_msg), HAL_MAX_DELAY);
 8000d00:	463b      	mov	r3, r7
 8000d02:	4618      	mov	r0, r3
 8000d04:	f7ff fa84 	bl	8000210 <strlen>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	b29a      	uxth	r2, r3
 8000d0c:	4639      	mov	r1, r7
 8000d0e:	f04f 33ff 	mov.w	r3, #4294967295
 8000d12:	4827      	ldr	r0, [pc, #156]	; (8000db0 <main+0x148>)
 8000d14:	f004 fe35 	bl	8005982 <HAL_UART_Transmit>

  //HAL_Delay(1000);

  sprintf(error_msg, "UART good!\r\n");
 8000d18:	463b      	mov	r3, r7
 8000d1a:	492c      	ldr	r1, [pc, #176]	; (8000dcc <main+0x164>)
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	f006 fc41 	bl	80075a4 <siprintf>

  HAL_UART_Transmit(&huart3, error_msg, strlen((char*)error_msg), HAL_MAX_DELAY);
 8000d22:	463b      	mov	r3, r7
 8000d24:	4618      	mov	r0, r3
 8000d26:	f7ff fa73 	bl	8000210 <strlen>
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	b29a      	uxth	r2, r3
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f04f 33ff 	mov.w	r3, #4294967295
 8000d34:	481e      	ldr	r0, [pc, #120]	; (8000db0 <main+0x148>)
 8000d36:	f004 fe24 	bl	8005982 <HAL_UART_Transmit>

  write_DAC1(PLL_CLK_CTRL0, &pll_clk_data);
 8000d3a:	4925      	ldr	r1, [pc, #148]	; (8000dd0 <main+0x168>)
 8000d3c:	2000      	movs	r0, #0
 8000d3e:	f7ff fe11 	bl	8000964 <write_DAC1>
  write_DAC1(DAC_MUTE1, &mute1_data_DAC1);
 8000d42:	4924      	ldr	r1, [pc, #144]	; (8000dd4 <main+0x16c>)
 8000d44:	2009      	movs	r0, #9
 8000d46:	f7ff fe0d 	bl	8000964 <write_DAC1>
  write_DAC1(DAC_MUTE2, &mute2_data_DAC1);
 8000d4a:	4923      	ldr	r1, [pc, #140]	; (8000dd8 <main+0x170>)
 8000d4c:	200a      	movs	r0, #10
 8000d4e:	f7ff fe09 	bl	8000964 <write_DAC1>
  write_DAC1(DAC_CTRL0, &dac_ctrl0);
 8000d52:	4922      	ldr	r1, [pc, #136]	; (8000ddc <main+0x174>)
 8000d54:	2006      	movs	r0, #6
 8000d56:	f7ff fe05 	bl	8000964 <write_DAC1>
  write_DAC1(DAC_CTRL1, &dac_ctrl1);
 8000d5a:	4921      	ldr	r1, [pc, #132]	; (8000de0 <main+0x178>)
 8000d5c:	2007      	movs	r0, #7
 8000d5e:	f7ff fe01 	bl	8000964 <write_DAC1>
  write_DAC1(DAC_CTRL2, &dac_ctrl2);
 8000d62:	4920      	ldr	r1, [pc, #128]	; (8000de4 <main+0x17c>)
 8000d64:	2008      	movs	r0, #8
 8000d66:	f7ff fdfd 	bl	8000964 <write_DAC1>

  write_DAC2(PLL_CLK_CTRL0, &pll_clk_data);
 8000d6a:	4919      	ldr	r1, [pc, #100]	; (8000dd0 <main+0x168>)
 8000d6c:	2000      	movs	r0, #0
 8000d6e:	f7ff fe61 	bl	8000a34 <write_DAC2>
  write_DAC2(DAC_MUTE1, &mute1_data_DAC2);
 8000d72:	491d      	ldr	r1, [pc, #116]	; (8000de8 <main+0x180>)
 8000d74:	2009      	movs	r0, #9
 8000d76:	f7ff fe5d 	bl	8000a34 <write_DAC2>
  write_DAC2(DAC_MUTE2, &mute2_data_DAC2);
 8000d7a:	491c      	ldr	r1, [pc, #112]	; (8000dec <main+0x184>)
 8000d7c:	200a      	movs	r0, #10
 8000d7e:	f7ff fe59 	bl	8000a34 <write_DAC2>
  write_DAC2(DAC_CTRL0, &dac_ctrl0);
 8000d82:	4916      	ldr	r1, [pc, #88]	; (8000ddc <main+0x174>)
 8000d84:	2006      	movs	r0, #6
 8000d86:	f7ff fe55 	bl	8000a34 <write_DAC2>
  write_DAC2(DAC_CTRL1, &dac_ctrl1);
 8000d8a:	4915      	ldr	r1, [pc, #84]	; (8000de0 <main+0x178>)
 8000d8c:	2007      	movs	r0, #7
 8000d8e:	f7ff fe51 	bl	8000a34 <write_DAC2>
  write_DAC2(DAC_CTRL2, &dac_ctrl2);
 8000d92:	4914      	ldr	r1, [pc, #80]	; (8000de4 <main+0x17c>)
 8000d94:	2008      	movs	r0, #8
 8000d96:	f7ff fe4d 	bl	8000a34 <write_DAC2>
  __ASM volatile ("cpsie i" : : : "memory");
 8000d9a:	b662      	cpsie	i
}
 8000d9c:	bf00      	nop

  __enable_irq();

  // Start reception with interrupt
  HAL_UART_Receive_IT(&huart3, &receivedData, 1);
 8000d9e:	2201      	movs	r2, #1
 8000da0:	4913      	ldr	r1, [pc, #76]	; (8000df0 <main+0x188>)
 8000da2:	4803      	ldr	r0, [pc, #12]	; (8000db0 <main+0x148>)
 8000da4:	f004 fe70 	bl	8005a88 <HAL_UART_Receive_IT>
  while (1)
 8000da8:	e7fe      	b.n	8000da8 <main+0x140>
 8000daa:	bf00      	nop
 8000dac:	200008ec 	.word	0x200008ec
 8000db0:	200002e4 	.word	0x200002e4
 8000db4:	200008f4 	.word	0x200008f4
 8000db8:	20000934 	.word	0x20000934
 8000dbc:	2000011c 	.word	0x2000011c
 8000dc0:	08007ffc 	.word	0x08007ffc
 8000dc4:	200001a0 	.word	0x200001a0
 8000dc8:	08008014 	.word	0x08008014
 8000dcc:	0800802c 	.word	0x0800802c
 8000dd0:	20000001 	.word	0x20000001
 8000dd4:	20000d34 	.word	0x20000d34
 8000dd8:	20000d35 	.word	0x20000d35
 8000ddc:	20000002 	.word	0x20000002
 8000de0:	20000003 	.word	0x20000003
 8000de4:	20000004 	.word	0x20000004
 8000de8:	20000d36 	.word	0x20000d36
 8000dec:	20000d37 	.word	0x20000d37
 8000df0:	20000874 	.word	0x20000874

08000df4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b094      	sub	sp, #80	; 0x50
 8000df8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dfa:	f107 0320 	add.w	r3, r7, #32
 8000dfe:	2230      	movs	r2, #48	; 0x30
 8000e00:	2100      	movs	r1, #0
 8000e02:	4618      	mov	r0, r3
 8000e04:	f006 fbee 	bl	80075e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e08:	f107 030c 	add.w	r3, r7, #12
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	601a      	str	r2, [r3, #0]
 8000e10:	605a      	str	r2, [r3, #4]
 8000e12:	609a      	str	r2, [r3, #8]
 8000e14:	60da      	str	r2, [r3, #12]
 8000e16:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000e18:	f002 ffea 	bl	8003df0 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e1c:	4b2a      	ldr	r3, [pc, #168]	; (8000ec8 <SystemClock_Config+0xd4>)
 8000e1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e20:	4a29      	ldr	r2, [pc, #164]	; (8000ec8 <SystemClock_Config+0xd4>)
 8000e22:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e26:	6413      	str	r3, [r2, #64]	; 0x40
 8000e28:	4b27      	ldr	r3, [pc, #156]	; (8000ec8 <SystemClock_Config+0xd4>)
 8000e2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e30:	60bb      	str	r3, [r7, #8]
 8000e32:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e34:	4b25      	ldr	r3, [pc, #148]	; (8000ecc <SystemClock_Config+0xd8>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	4a24      	ldr	r2, [pc, #144]	; (8000ecc <SystemClock_Config+0xd8>)
 8000e3a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000e3e:	6013      	str	r3, [r2, #0]
 8000e40:	4b22      	ldr	r3, [pc, #136]	; (8000ecc <SystemClock_Config+0xd8>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000e48:	607b      	str	r3, [r7, #4]
 8000e4a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e4c:	2301      	movs	r3, #1
 8000e4e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000e50:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000e54:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e56:	2302      	movs	r3, #2
 8000e58:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e5a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000e5e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000e60:	2304      	movs	r3, #4
 8000e62:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 8000e64:	23d8      	movs	r3, #216	; 0xd8
 8000e66:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000e68:	2302      	movs	r3, #2
 8000e6a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8000e6c:	2309      	movs	r3, #9
 8000e6e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e70:	f107 0320 	add.w	r3, r7, #32
 8000e74:	4618      	mov	r0, r3
 8000e76:	f003 f81b 	bl	8003eb0 <HAL_RCC_OscConfig>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d001      	beq.n	8000e84 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000e80:	f000 faf8 	bl	8001474 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000e84:	f002 ffc4 	bl	8003e10 <HAL_PWREx_EnableOverDrive>
 8000e88:	4603      	mov	r3, r0
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d001      	beq.n	8000e92 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000e8e:	f000 faf1 	bl	8001474 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e92:	230f      	movs	r3, #15
 8000e94:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e96:	2302      	movs	r3, #2
 8000e98:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000e9e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000ea2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000ea4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ea8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8000eaa:	f107 030c 	add.w	r3, r7, #12
 8000eae:	2107      	movs	r1, #7
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	f003 faa1 	bl	80043f8 <HAL_RCC_ClockConfig>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d001      	beq.n	8000ec0 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8000ebc:	f000 fada 	bl	8001474 <Error_Handler>
  }
}
 8000ec0:	bf00      	nop
 8000ec2:	3750      	adds	r7, #80	; 0x50
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	40023800 	.word	0x40023800
 8000ecc:	40007000 	.word	0x40007000

08000ed0 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b0a2      	sub	sp, #136	; 0x88
 8000ed4:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ed6:	1d3b      	adds	r3, r7, #4
 8000ed8:	2284      	movs	r2, #132	; 0x84
 8000eda:	2100      	movs	r1, #0
 8000edc:	4618      	mov	r0, r3
 8000ede:	f006 fb81 	bl	80075e4 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_CLK48;
 8000ee2:	f44f 1320 	mov.w	r3, #2621440	; 0x280000
 8000ee6:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 50;
 8000ee8:	2332      	movs	r3, #50	; 0x32
 8000eea:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 8000eec:	2302      	movs	r3, #2
 8000eee:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8000ef0:	2302      	movs	r3, #2
 8000ef2:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV2;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 8000ef8:	2301      	movs	r3, #1
 8000efa:	62fb      	str	r3, [r7, #44]	; 0x2c
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8000efc:	2300      	movs	r3, #0
 8000efe:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI;
 8000f00:	2300      	movs	r3, #0
 8000f02:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f04:	1d3b      	adds	r3, r7, #4
 8000f06:	4618      	mov	r0, r3
 8000f08:	f003 fc9c 	bl	8004844 <HAL_RCCEx_PeriphCLKConfig>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d001      	beq.n	8000f16 <PeriphCommonClock_Config+0x46>
  {
    Error_Handler();
 8000f12:	f000 faaf 	bl	8001474 <Error_Handler>
  }
}
 8000f16:	bf00      	nop
 8000f18:	3788      	adds	r7, #136	; 0x88
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}
	...

08000f20 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b084      	sub	sp, #16
 8000f24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000f26:	463b      	mov	r3, r7
 8000f28:	2200      	movs	r2, #0
 8000f2a:	601a      	str	r2, [r3, #0]
 8000f2c:	605a      	str	r2, [r3, #4]
 8000f2e:	609a      	str	r2, [r3, #8]
 8000f30:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000f32:	4b2f      	ldr	r3, [pc, #188]	; (8000ff0 <MX_ADC1_Init+0xd0>)
 8000f34:	4a2f      	ldr	r2, [pc, #188]	; (8000ff4 <MX_ADC1_Init+0xd4>)
 8000f36:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8000f38:	4b2d      	ldr	r3, [pc, #180]	; (8000ff0 <MX_ADC1_Init+0xd0>)
 8000f3a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000f3e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f40:	4b2b      	ldr	r3, [pc, #172]	; (8000ff0 <MX_ADC1_Init+0xd0>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000f46:	4b2a      	ldr	r3, [pc, #168]	; (8000ff0 <MX_ADC1_Init+0xd0>)
 8000f48:	2201      	movs	r2, #1
 8000f4a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000f4c:	4b28      	ldr	r3, [pc, #160]	; (8000ff0 <MX_ADC1_Init+0xd0>)
 8000f4e:	2201      	movs	r2, #1
 8000f50:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f52:	4b27      	ldr	r3, [pc, #156]	; (8000ff0 <MX_ADC1_Init+0xd0>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f5a:	4b25      	ldr	r3, [pc, #148]	; (8000ff0 <MX_ADC1_Init+0xd0>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f60:	4b23      	ldr	r3, [pc, #140]	; (8000ff0 <MX_ADC1_Init+0xd0>)
 8000f62:	4a25      	ldr	r2, [pc, #148]	; (8000ff8 <MX_ADC1_Init+0xd8>)
 8000f64:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f66:	4b22      	ldr	r3, [pc, #136]	; (8000ff0 <MX_ADC1_Init+0xd0>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 8000f6c:	4b20      	ldr	r3, [pc, #128]	; (8000ff0 <MX_ADC1_Init+0xd0>)
 8000f6e:	2203      	movs	r2, #3
 8000f70:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000f72:	4b1f      	ldr	r3, [pc, #124]	; (8000ff0 <MX_ADC1_Init+0xd0>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f7a:	4b1d      	ldr	r3, [pc, #116]	; (8000ff0 <MX_ADC1_Init+0xd0>)
 8000f7c:	2201      	movs	r2, #1
 8000f7e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f80:	481b      	ldr	r0, [pc, #108]	; (8000ff0 <MX_ADC1_Init+0xd0>)
 8000f82:	f000 fe69 	bl	8001c58 <HAL_ADC_Init>
 8000f86:	4603      	mov	r3, r0
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d001      	beq.n	8000f90 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000f8c:	f000 fa72 	bl	8001474 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000f90:	2300      	movs	r3, #0
 8000f92:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f94:	2301      	movs	r3, #1
 8000f96:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f9c:	463b      	mov	r3, r7
 8000f9e:	4619      	mov	r1, r3
 8000fa0:	4813      	ldr	r0, [pc, #76]	; (8000ff0 <MX_ADC1_Init+0xd0>)
 8000fa2:	f001 f803 	bl	8001fac <HAL_ADC_ConfigChannel>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d001      	beq.n	8000fb0 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000fac:	f000 fa62 	bl	8001474 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000fb0:	2303      	movs	r3, #3
 8000fb2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000fb4:	2302      	movs	r3, #2
 8000fb6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fb8:	463b      	mov	r3, r7
 8000fba:	4619      	mov	r1, r3
 8000fbc:	480c      	ldr	r0, [pc, #48]	; (8000ff0 <MX_ADC1_Init+0xd0>)
 8000fbe:	f000 fff5 	bl	8001fac <HAL_ADC_ConfigChannel>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d001      	beq.n	8000fcc <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000fc8:	f000 fa54 	bl	8001474 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000fcc:	2304      	movs	r3, #4
 8000fce:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000fd0:	2303      	movs	r3, #3
 8000fd2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fd4:	463b      	mov	r3, r7
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	4805      	ldr	r0, [pc, #20]	; (8000ff0 <MX_ADC1_Init+0xd0>)
 8000fda:	f000 ffe7 	bl	8001fac <HAL_ADC_ConfigChannel>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d001      	beq.n	8000fe8 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8000fe4:	f000 fa46 	bl	8001474 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000fe8:	bf00      	nop
 8000fea:	3710      	adds	r7, #16
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	20000080 	.word	0x20000080
 8000ff4:	40012000 	.word	0x40012000
 8000ff8:	0f000001 	.word	0x0f000001

08000ffc <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001000:	4b1b      	ldr	r3, [pc, #108]	; (8001070 <MX_I2C2_Init+0x74>)
 8001002:	4a1c      	ldr	r2, [pc, #112]	; (8001074 <MX_I2C2_Init+0x78>)
 8001004:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x80102AFF;
 8001006:	4b1a      	ldr	r3, [pc, #104]	; (8001070 <MX_I2C2_Init+0x74>)
 8001008:	4a1b      	ldr	r2, [pc, #108]	; (8001078 <MX_I2C2_Init+0x7c>)
 800100a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 800100c:	4b18      	ldr	r3, [pc, #96]	; (8001070 <MX_I2C2_Init+0x74>)
 800100e:	2200      	movs	r2, #0
 8001010:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001012:	4b17      	ldr	r3, [pc, #92]	; (8001070 <MX_I2C2_Init+0x74>)
 8001014:	2201      	movs	r2, #1
 8001016:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001018:	4b15      	ldr	r3, [pc, #84]	; (8001070 <MX_I2C2_Init+0x74>)
 800101a:	2200      	movs	r2, #0
 800101c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800101e:	4b14      	ldr	r3, [pc, #80]	; (8001070 <MX_I2C2_Init+0x74>)
 8001020:	2200      	movs	r2, #0
 8001022:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001024:	4b12      	ldr	r3, [pc, #72]	; (8001070 <MX_I2C2_Init+0x74>)
 8001026:	2200      	movs	r2, #0
 8001028:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800102a:	4b11      	ldr	r3, [pc, #68]	; (8001070 <MX_I2C2_Init+0x74>)
 800102c:	2200      	movs	r2, #0
 800102e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001030:	4b0f      	ldr	r3, [pc, #60]	; (8001070 <MX_I2C2_Init+0x74>)
 8001032:	2200      	movs	r2, #0
 8001034:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001036:	480e      	ldr	r0, [pc, #56]	; (8001070 <MX_I2C2_Init+0x74>)
 8001038:	f002 f904 	bl	8003244 <HAL_I2C_Init>
 800103c:	4603      	mov	r3, r0
 800103e:	2b00      	cmp	r3, #0
 8001040:	d001      	beq.n	8001046 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001042:	f000 fa17 	bl	8001474 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001046:	2100      	movs	r1, #0
 8001048:	4809      	ldr	r0, [pc, #36]	; (8001070 <MX_I2C2_Init+0x74>)
 800104a:	f002 fcf1 	bl	8003a30 <HAL_I2CEx_ConfigAnalogFilter>
 800104e:	4603      	mov	r3, r0
 8001050:	2b00      	cmp	r3, #0
 8001052:	d001      	beq.n	8001058 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001054:	f000 fa0e 	bl	8001474 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001058:	2100      	movs	r1, #0
 800105a:	4805      	ldr	r0, [pc, #20]	; (8001070 <MX_I2C2_Init+0x74>)
 800105c:	f002 fd33 	bl	8003ac6 <HAL_I2CEx_ConfigDigitalFilter>
 8001060:	4603      	mov	r3, r0
 8001062:	2b00      	cmp	r3, #0
 8001064:	d001      	beq.n	800106a <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8001066:	f000 fa05 	bl	8001474 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800106a:	bf00      	nop
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	200000c8 	.word	0x200000c8
 8001074:	40005800 	.word	0x40005800
 8001078:	80102aff 	.word	0x80102aff

0800107c <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockA1.Instance = SAI1_Block_A;
 8001080:	4b52      	ldr	r3, [pc, #328]	; (80011cc <MX_SAI1_Init+0x150>)
 8001082:	4a53      	ldr	r2, [pc, #332]	; (80011d0 <MX_SAI1_Init+0x154>)
 8001084:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 8001086:	4b51      	ldr	r3, [pc, #324]	; (80011cc <MX_SAI1_Init+0x150>)
 8001088:	2200      	movs	r2, #0
 800108a:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 800108c:	4b4f      	ldr	r3, [pc, #316]	; (80011cc <MX_SAI1_Init+0x150>)
 800108e:	2200      	movs	r2, #0
 8001090:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_16;
 8001092:	4b4e      	ldr	r3, [pc, #312]	; (80011cc <MX_SAI1_Init+0x150>)
 8001094:	2280      	movs	r2, #128	; 0x80
 8001096:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8001098:	4b4c      	ldr	r3, [pc, #304]	; (80011cc <MX_SAI1_Init+0x150>)
 800109a:	2200      	movs	r2, #0
 800109c:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_RISINGEDGE;
 800109e:	4b4b      	ldr	r3, [pc, #300]	; (80011cc <MX_SAI1_Init+0x150>)
 80010a0:	2201      	movs	r2, #1
 80010a2:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 80010a4:	4b49      	ldr	r3, [pc, #292]	; (80011cc <MX_SAI1_Init+0x150>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 80010aa:	4b48      	ldr	r3, [pc, #288]	; (80011cc <MX_SAI1_Init+0x150>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 80010b0:	4b46      	ldr	r3, [pc, #280]	; (80011cc <MX_SAI1_Init+0x150>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 80010b6:	4b45      	ldr	r3, [pc, #276]	; (80011cc <MX_SAI1_Init+0x150>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_MCKDIV;
 80010bc:	4b43      	ldr	r3, [pc, #268]	; (80011cc <MX_SAI1_Init+0x150>)
 80010be:	2200      	movs	r2, #0
 80010c0:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.Mckdiv = 2;
 80010c2:	4b42      	ldr	r3, [pc, #264]	; (80011cc <MX_SAI1_Init+0x150>)
 80010c4:	2202      	movs	r2, #2
 80010c6:	621a      	str	r2, [r3, #32]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 80010c8:	4b40      	ldr	r3, [pc, #256]	; (80011cc <MX_SAI1_Init+0x150>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 80010ce:	4b3f      	ldr	r3, [pc, #252]	; (80011cc <MX_SAI1_Init+0x150>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 80010d4:	4b3d      	ldr	r3, [pc, #244]	; (80011cc <MX_SAI1_Init+0x150>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 80010da:	4b3c      	ldr	r3, [pc, #240]	; (80011cc <MX_SAI1_Init+0x150>)
 80010dc:	2200      	movs	r2, #0
 80010de:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA1.FrameInit.FrameLength = 256;
 80010e0:	4b3a      	ldr	r3, [pc, #232]	; (80011cc <MX_SAI1_Init+0x150>)
 80010e2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80010e6:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 80010e8:	4b38      	ldr	r3, [pc, #224]	; (80011cc <MX_SAI1_Init+0x150>)
 80010ea:	2201      	movs	r2, #1
 80010ec:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 80010ee:	4b37      	ldr	r3, [pc, #220]	; (80011cc <MX_SAI1_Init+0x150>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 80010f4:	4b35      	ldr	r3, [pc, #212]	; (80011cc <MX_SAI1_Init+0x150>)
 80010f6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80010fa:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 80010fc:	4b33      	ldr	r3, [pc, #204]	; (80011cc <MX_SAI1_Init+0x150>)
 80010fe:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001102:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 8001104:	4b31      	ldr	r3, [pc, #196]	; (80011cc <MX_SAI1_Init+0x150>)
 8001106:	2200      	movs	r2, #0
 8001108:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 800110a:	4b30      	ldr	r3, [pc, #192]	; (80011cc <MX_SAI1_Init+0x150>)
 800110c:	2200      	movs	r2, #0
 800110e:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockA1.SlotInit.SlotNumber = 16;
 8001110:	4b2e      	ldr	r3, [pc, #184]	; (80011cc <MX_SAI1_Init+0x150>)
 8001112:	2210      	movs	r2, #16
 8001114:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockA1.SlotInit.SlotActive = 0x0000FFFF;
 8001116:	4b2d      	ldr	r3, [pc, #180]	; (80011cc <MX_SAI1_Init+0x150>)
 8001118:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800111c:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 800111e:	482b      	ldr	r0, [pc, #172]	; (80011cc <MX_SAI1_Init+0x150>)
 8001120:	f004 f8c0 	bl	80052a4 <HAL_SAI_Init>
 8001124:	4603      	mov	r3, r0
 8001126:	2b00      	cmp	r3, #0
 8001128:	d001      	beq.n	800112e <MX_SAI1_Init+0xb2>
  {
    Error_Handler();
 800112a:	f000 f9a3 	bl	8001474 <Error_Handler>
  }
  hsai_BlockB1.Instance = SAI1_Block_B;
 800112e:	4b29      	ldr	r3, [pc, #164]	; (80011d4 <MX_SAI1_Init+0x158>)
 8001130:	4a29      	ldr	r2, [pc, #164]	; (80011d8 <MX_SAI1_Init+0x15c>)
 8001132:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
 8001134:	4b27      	ldr	r3, [pc, #156]	; (80011d4 <MX_SAI1_Init+0x158>)
 8001136:	2200      	movs	r2, #0
 8001138:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_TX;
 800113a:	4b26      	ldr	r3, [pc, #152]	; (80011d4 <MX_SAI1_Init+0x158>)
 800113c:	2202      	movs	r2, #2
 800113e:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.DataSize = SAI_DATASIZE_16;
 8001140:	4b24      	ldr	r3, [pc, #144]	; (80011d4 <MX_SAI1_Init+0x158>)
 8001142:	2280      	movs	r2, #128	; 0x80
 8001144:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8001146:	4b23      	ldr	r3, [pc, #140]	; (80011d4 <MX_SAI1_Init+0x158>)
 8001148:	2200      	movs	r2, #0
 800114a:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_RISINGEDGE;
 800114c:	4b21      	ldr	r3, [pc, #132]	; (80011d4 <MX_SAI1_Init+0x158>)
 800114e:	2201      	movs	r2, #1
 8001150:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 8001152:	4b20      	ldr	r3, [pc, #128]	; (80011d4 <MX_SAI1_Init+0x158>)
 8001154:	2201      	movs	r2, #1
 8001156:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8001158:	4b1e      	ldr	r3, [pc, #120]	; (80011d4 <MX_SAI1_Init+0x158>)
 800115a:	2200      	movs	r2, #0
 800115c:	611a      	str	r2, [r3, #16]
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 800115e:	4b1d      	ldr	r3, [pc, #116]	; (80011d4 <MX_SAI1_Init+0x158>)
 8001160:	2200      	movs	r2, #0
 8001162:	619a      	str	r2, [r3, #24]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001164:	4b1b      	ldr	r3, [pc, #108]	; (80011d4 <MX_SAI1_Init+0x158>)
 8001166:	2200      	movs	r2, #0
 8001168:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 800116a:	4b1a      	ldr	r3, [pc, #104]	; (80011d4 <MX_SAI1_Init+0x158>)
 800116c:	2200      	movs	r2, #0
 800116e:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 8001170:	4b18      	ldr	r3, [pc, #96]	; (80011d4 <MX_SAI1_Init+0x158>)
 8001172:	2200      	movs	r2, #0
 8001174:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8001176:	4b17      	ldr	r3, [pc, #92]	; (80011d4 <MX_SAI1_Init+0x158>)
 8001178:	2200      	movs	r2, #0
 800117a:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockB1.FrameInit.FrameLength = 256;
 800117c:	4b15      	ldr	r3, [pc, #84]	; (80011d4 <MX_SAI1_Init+0x158>)
 800117e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001182:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 8001184:	4b13      	ldr	r3, [pc, #76]	; (80011d4 <MX_SAI1_Init+0x158>)
 8001186:	2201      	movs	r2, #1
 8001188:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 800118a:	4b12      	ldr	r3, [pc, #72]	; (80011d4 <MX_SAI1_Init+0x158>)
 800118c:	2200      	movs	r2, #0
 800118e:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8001190:	4b10      	ldr	r3, [pc, #64]	; (80011d4 <MX_SAI1_Init+0x158>)
 8001192:	2200      	movs	r2, #0
 8001194:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockB1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8001196:	4b0f      	ldr	r3, [pc, #60]	; (80011d4 <MX_SAI1_Init+0x158>)
 8001198:	2200      	movs	r2, #0
 800119a:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 800119c:	4b0d      	ldr	r3, [pc, #52]	; (80011d4 <MX_SAI1_Init+0x158>)
 800119e:	2200      	movs	r2, #0
 80011a0:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 80011a2:	4b0c      	ldr	r3, [pc, #48]	; (80011d4 <MX_SAI1_Init+0x158>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockB1.SlotInit.SlotNumber = 16;
 80011a8:	4b0a      	ldr	r3, [pc, #40]	; (80011d4 <MX_SAI1_Init+0x158>)
 80011aa:	2210      	movs	r2, #16
 80011ac:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockB1.SlotInit.SlotActive = 0x0000FFFF;
 80011ae:	4b09      	ldr	r3, [pc, #36]	; (80011d4 <MX_SAI1_Init+0x158>)
 80011b0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80011b4:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 80011b6:	4807      	ldr	r0, [pc, #28]	; (80011d4 <MX_SAI1_Init+0x158>)
 80011b8:	f004 f874 	bl	80052a4 <HAL_SAI_Init>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d001      	beq.n	80011c6 <MX_SAI1_Init+0x14a>
  {
    Error_Handler();
 80011c2:	f000 f957 	bl	8001474 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */
  /* USER CODE END SAI1_Init 2 */

}
 80011c6:	bf00      	nop
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	2000011c 	.word	0x2000011c
 80011d0:	40015804 	.word	0x40015804
 80011d4:	200001a0 	.word	0x200001a0
 80011d8:	40015824 	.word	0x40015824

080011dc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80011e0:	4b14      	ldr	r3, [pc, #80]	; (8001234 <MX_USART3_UART_Init+0x58>)
 80011e2:	4a15      	ldr	r2, [pc, #84]	; (8001238 <MX_USART3_UART_Init+0x5c>)
 80011e4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80011e6:	4b13      	ldr	r3, [pc, #76]	; (8001234 <MX_USART3_UART_Init+0x58>)
 80011e8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80011ec:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80011ee:	4b11      	ldr	r3, [pc, #68]	; (8001234 <MX_USART3_UART_Init+0x58>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80011f4:	4b0f      	ldr	r3, [pc, #60]	; (8001234 <MX_USART3_UART_Init+0x58>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80011fa:	4b0e      	ldr	r3, [pc, #56]	; (8001234 <MX_USART3_UART_Init+0x58>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001200:	4b0c      	ldr	r3, [pc, #48]	; (8001234 <MX_USART3_UART_Init+0x58>)
 8001202:	220c      	movs	r2, #12
 8001204:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001206:	4b0b      	ldr	r3, [pc, #44]	; (8001234 <MX_USART3_UART_Init+0x58>)
 8001208:	2200      	movs	r2, #0
 800120a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800120c:	4b09      	ldr	r3, [pc, #36]	; (8001234 <MX_USART3_UART_Init+0x58>)
 800120e:	2200      	movs	r2, #0
 8001210:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001212:	4b08      	ldr	r3, [pc, #32]	; (8001234 <MX_USART3_UART_Init+0x58>)
 8001214:	2200      	movs	r2, #0
 8001216:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001218:	4b06      	ldr	r3, [pc, #24]	; (8001234 <MX_USART3_UART_Init+0x58>)
 800121a:	2200      	movs	r2, #0
 800121c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800121e:	4805      	ldr	r0, [pc, #20]	; (8001234 <MX_USART3_UART_Init+0x58>)
 8001220:	f004 fb61 	bl	80058e6 <HAL_UART_Init>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d001      	beq.n	800122e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800122a:	f000 f923 	bl	8001474 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800122e:	bf00      	nop
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	200002e4 	.word	0x200002e4
 8001238:	40004800 	.word	0x40004800

0800123c <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001240:	4b14      	ldr	r3, [pc, #80]	; (8001294 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001242:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001246:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8001248:	4b12      	ldr	r3, [pc, #72]	; (8001294 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800124a:	2206      	movs	r2, #6
 800124c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800124e:	4b11      	ldr	r3, [pc, #68]	; (8001294 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001250:	2202      	movs	r2, #2
 8001252:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001254:	4b0f      	ldr	r3, [pc, #60]	; (8001294 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001256:	2200      	movs	r2, #0
 8001258:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800125a:	4b0e      	ldr	r3, [pc, #56]	; (8001294 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800125c:	2202      	movs	r2, #2
 800125e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001260:	4b0c      	ldr	r3, [pc, #48]	; (8001294 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001262:	2201      	movs	r2, #1
 8001264:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001266:	4b0b      	ldr	r3, [pc, #44]	; (8001294 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001268:	2200      	movs	r2, #0
 800126a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800126c:	4b09      	ldr	r3, [pc, #36]	; (8001294 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800126e:	2200      	movs	r2, #0
 8001270:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001272:	4b08      	ldr	r3, [pc, #32]	; (8001294 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001274:	2201      	movs	r2, #1
 8001276:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001278:	4b06      	ldr	r3, [pc, #24]	; (8001294 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800127a:	2200      	movs	r2, #0
 800127c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800127e:	4805      	ldr	r0, [pc, #20]	; (8001294 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001280:	f002 fc6d 	bl	8003b5e <HAL_PCD_Init>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d001      	beq.n	800128e <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800128a:	f000 f8f3 	bl	8001474 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800128e:	bf00      	nop
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	2000036c 	.word	0x2000036c

08001298 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800129e:	4b10      	ldr	r3, [pc, #64]	; (80012e0 <MX_DMA_Init+0x48>)
 80012a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012a2:	4a0f      	ldr	r2, [pc, #60]	; (80012e0 <MX_DMA_Init+0x48>)
 80012a4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80012a8:	6313      	str	r3, [r2, #48]	; 0x30
 80012aa:	4b0d      	ldr	r3, [pc, #52]	; (80012e0 <MX_DMA_Init+0x48>)
 80012ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012b2:	607b      	str	r3, [r7, #4]
 80012b4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 80012b6:	2200      	movs	r2, #0
 80012b8:	2100      	movs	r1, #0
 80012ba:	2039      	movs	r0, #57	; 0x39
 80012bc:	f001 f9a1 	bl	8002602 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80012c0:	2039      	movs	r0, #57	; 0x39
 80012c2:	f001 f9ba 	bl	800263a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 0, 0);
 80012c6:	2200      	movs	r2, #0
 80012c8:	2100      	movs	r1, #0
 80012ca:	203c      	movs	r0, #60	; 0x3c
 80012cc:	f001 f999 	bl	8002602 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 80012d0:	203c      	movs	r0, #60	; 0x3c
 80012d2:	f001 f9b2 	bl	800263a <HAL_NVIC_EnableIRQ>

}
 80012d6:	bf00      	nop
 80012d8:	3708      	adds	r7, #8
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	40023800 	.word	0x40023800

080012e4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b08e      	sub	sp, #56	; 0x38
 80012e8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012ee:	2200      	movs	r2, #0
 80012f0:	601a      	str	r2, [r3, #0]
 80012f2:	605a      	str	r2, [r3, #4]
 80012f4:	609a      	str	r2, [r3, #8]
 80012f6:	60da      	str	r2, [r3, #12]
 80012f8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80012fa:	4b5b      	ldr	r3, [pc, #364]	; (8001468 <MX_GPIO_Init+0x184>)
 80012fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012fe:	4a5a      	ldr	r2, [pc, #360]	; (8001468 <MX_GPIO_Init+0x184>)
 8001300:	f043 0310 	orr.w	r3, r3, #16
 8001304:	6313      	str	r3, [r2, #48]	; 0x30
 8001306:	4b58      	ldr	r3, [pc, #352]	; (8001468 <MX_GPIO_Init+0x184>)
 8001308:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800130a:	f003 0310 	and.w	r3, r3, #16
 800130e:	623b      	str	r3, [r7, #32]
 8001310:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001312:	4b55      	ldr	r3, [pc, #340]	; (8001468 <MX_GPIO_Init+0x184>)
 8001314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001316:	4a54      	ldr	r2, [pc, #336]	; (8001468 <MX_GPIO_Init+0x184>)
 8001318:	f043 0304 	orr.w	r3, r3, #4
 800131c:	6313      	str	r3, [r2, #48]	; 0x30
 800131e:	4b52      	ldr	r3, [pc, #328]	; (8001468 <MX_GPIO_Init+0x184>)
 8001320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001322:	f003 0304 	and.w	r3, r3, #4
 8001326:	61fb      	str	r3, [r7, #28]
 8001328:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800132a:	4b4f      	ldr	r3, [pc, #316]	; (8001468 <MX_GPIO_Init+0x184>)
 800132c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800132e:	4a4e      	ldr	r2, [pc, #312]	; (8001468 <MX_GPIO_Init+0x184>)
 8001330:	f043 0320 	orr.w	r3, r3, #32
 8001334:	6313      	str	r3, [r2, #48]	; 0x30
 8001336:	4b4c      	ldr	r3, [pc, #304]	; (8001468 <MX_GPIO_Init+0x184>)
 8001338:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800133a:	f003 0320 	and.w	r3, r3, #32
 800133e:	61bb      	str	r3, [r7, #24]
 8001340:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001342:	4b49      	ldr	r3, [pc, #292]	; (8001468 <MX_GPIO_Init+0x184>)
 8001344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001346:	4a48      	ldr	r2, [pc, #288]	; (8001468 <MX_GPIO_Init+0x184>)
 8001348:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800134c:	6313      	str	r3, [r2, #48]	; 0x30
 800134e:	4b46      	ldr	r3, [pc, #280]	; (8001468 <MX_GPIO_Init+0x184>)
 8001350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001352:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001356:	617b      	str	r3, [r7, #20]
 8001358:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800135a:	4b43      	ldr	r3, [pc, #268]	; (8001468 <MX_GPIO_Init+0x184>)
 800135c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800135e:	4a42      	ldr	r2, [pc, #264]	; (8001468 <MX_GPIO_Init+0x184>)
 8001360:	f043 0301 	orr.w	r3, r3, #1
 8001364:	6313      	str	r3, [r2, #48]	; 0x30
 8001366:	4b40      	ldr	r3, [pc, #256]	; (8001468 <MX_GPIO_Init+0x184>)
 8001368:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800136a:	f003 0301 	and.w	r3, r3, #1
 800136e:	613b      	str	r3, [r7, #16]
 8001370:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001372:	4b3d      	ldr	r3, [pc, #244]	; (8001468 <MX_GPIO_Init+0x184>)
 8001374:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001376:	4a3c      	ldr	r2, [pc, #240]	; (8001468 <MX_GPIO_Init+0x184>)
 8001378:	f043 0302 	orr.w	r3, r3, #2
 800137c:	6313      	str	r3, [r2, #48]	; 0x30
 800137e:	4b3a      	ldr	r3, [pc, #232]	; (8001468 <MX_GPIO_Init+0x184>)
 8001380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001382:	f003 0302 	and.w	r3, r3, #2
 8001386:	60fb      	str	r3, [r7, #12]
 8001388:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800138a:	4b37      	ldr	r3, [pc, #220]	; (8001468 <MX_GPIO_Init+0x184>)
 800138c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800138e:	4a36      	ldr	r2, [pc, #216]	; (8001468 <MX_GPIO_Init+0x184>)
 8001390:	f043 0308 	orr.w	r3, r3, #8
 8001394:	6313      	str	r3, [r2, #48]	; 0x30
 8001396:	4b34      	ldr	r3, [pc, #208]	; (8001468 <MX_GPIO_Init+0x184>)
 8001398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800139a:	f003 0308 	and.w	r3, r3, #8
 800139e:	60bb      	str	r3, [r7, #8]
 80013a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80013a2:	4b31      	ldr	r3, [pc, #196]	; (8001468 <MX_GPIO_Init+0x184>)
 80013a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013a6:	4a30      	ldr	r2, [pc, #192]	; (8001468 <MX_GPIO_Init+0x184>)
 80013a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80013ac:	6313      	str	r3, [r2, #48]	; 0x30
 80013ae:	4b2e      	ldr	r3, [pc, #184]	; (8001468 <MX_GPIO_Init+0x184>)
 80013b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80013b6:	607b      	str	r3, [r7, #4]
 80013b8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80013ba:	2200      	movs	r2, #0
 80013bc:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 80013c0:	482a      	ldr	r0, [pc, #168]	; (800146c <MX_GPIO_Init+0x188>)
 80013c2:	f001 ff0b 	bl	80031dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80013c6:	2200      	movs	r2, #0
 80013c8:	2140      	movs	r1, #64	; 0x40
 80013ca:	4829      	ldr	r0, [pc, #164]	; (8001470 <MX_GPIO_Init+0x18c>)
 80013cc:	f001 ff06 	bl	80031dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80013d0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80013d4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013d6:	2302      	movs	r3, #2
 80013d8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013da:	2300      	movs	r3, #0
 80013dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013de:	2303      	movs	r3, #3
 80013e0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80013e2:	230b      	movs	r3, #11
 80013e4:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80013e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013ea:	4619      	mov	r1, r3
 80013ec:	481f      	ldr	r0, [pc, #124]	; (800146c <MX_GPIO_Init+0x188>)
 80013ee:	f001 fd49 	bl	8002e84 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 80013f2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80013f6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80013f8:	2311      	movs	r3, #17
 80013fa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013fc:	2300      	movs	r3, #0
 80013fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001400:	2300      	movs	r3, #0
 8001402:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8001404:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001408:	4619      	mov	r1, r3
 800140a:	4818      	ldr	r0, [pc, #96]	; (800146c <MX_GPIO_Init+0x188>)
 800140c:	f001 fd3a 	bl	8002e84 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001410:	2340      	movs	r3, #64	; 0x40
 8001412:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001414:	2301      	movs	r3, #1
 8001416:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001418:	2300      	movs	r3, #0
 800141a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800141c:	2300      	movs	r3, #0
 800141e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001420:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001424:	4619      	mov	r1, r3
 8001426:	4812      	ldr	r0, [pc, #72]	; (8001470 <MX_GPIO_Init+0x18c>)
 8001428:	f001 fd2c 	bl	8002e84 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800142c:	2380      	movs	r3, #128	; 0x80
 800142e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001430:	2300      	movs	r3, #0
 8001432:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001434:	2300      	movs	r3, #0
 8001436:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001438:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800143c:	4619      	mov	r1, r3
 800143e:	480c      	ldr	r0, [pc, #48]	; (8001470 <MX_GPIO_Init+0x18c>)
 8001440:	f001 fd20 	bl	8002e84 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001444:	2380      	movs	r3, #128	; 0x80
 8001446:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001448:	2301      	movs	r3, #1
 800144a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144c:	2300      	movs	r3, #0
 800144e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001450:	2300      	movs	r3, #0
 8001452:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001454:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001458:	4619      	mov	r1, r3
 800145a:	4804      	ldr	r0, [pc, #16]	; (800146c <MX_GPIO_Init+0x188>)
 800145c:	f001 fd12 	bl	8002e84 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001460:	bf00      	nop
 8001462:	3738      	adds	r7, #56	; 0x38
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}
 8001468:	40023800 	.word	0x40023800
 800146c:	40020400 	.word	0x40020400
 8001470:	40021800 	.word	0x40021800

08001474 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001474:	b5b0      	push	{r4, r5, r7, lr}
 8001476:	b09a      	sub	sp, #104	; 0x68
 8001478:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800147a:	b672      	cpsid	i
}
 800147c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  char str[100] = "Error handler!\r\n";
 800147e:	4b0f      	ldr	r3, [pc, #60]	; (80014bc <Error_Handler+0x48>)
 8001480:	1d3c      	adds	r4, r7, #4
 8001482:	461d      	mov	r5, r3
 8001484:	6828      	ldr	r0, [r5, #0]
 8001486:	6869      	ldr	r1, [r5, #4]
 8001488:	68aa      	ldr	r2, [r5, #8]
 800148a:	68eb      	ldr	r3, [r5, #12]
 800148c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800148e:	7c2b      	ldrb	r3, [r5, #16]
 8001490:	7023      	strb	r3, [r4, #0]
 8001492:	f107 0315 	add.w	r3, r7, #21
 8001496:	2253      	movs	r2, #83	; 0x53
 8001498:	2100      	movs	r1, #0
 800149a:	4618      	mov	r0, r3
 800149c:	f006 f8a2 	bl	80075e4 <memset>
  HAL_UART_Transmit(&huart3, str, strlen((char*)str), HAL_MAX_DELAY);
 80014a0:	1d3b      	adds	r3, r7, #4
 80014a2:	4618      	mov	r0, r3
 80014a4:	f7fe feb4 	bl	8000210 <strlen>
 80014a8:	4603      	mov	r3, r0
 80014aa:	b29a      	uxth	r2, r3
 80014ac:	1d39      	adds	r1, r7, #4
 80014ae:	f04f 33ff 	mov.w	r3, #4294967295
 80014b2:	4803      	ldr	r0, [pc, #12]	; (80014c0 <Error_Handler+0x4c>)
 80014b4:	f004 fa65 	bl	8005982 <HAL_UART_Transmit>

  while (1)
 80014b8:	e7fe      	b.n	80014b8 <Error_Handler+0x44>
 80014ba:	bf00      	nop
 80014bc:	0800803c 	.word	0x0800803c
 80014c0:	200002e4 	.word	0x200002e4

080014c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014c4:	b480      	push	{r7}
 80014c6:	b083      	sub	sp, #12
 80014c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80014ca:	4b0f      	ldr	r3, [pc, #60]	; (8001508 <HAL_MspInit+0x44>)
 80014cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ce:	4a0e      	ldr	r2, [pc, #56]	; (8001508 <HAL_MspInit+0x44>)
 80014d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014d4:	6413      	str	r3, [r2, #64]	; 0x40
 80014d6:	4b0c      	ldr	r3, [pc, #48]	; (8001508 <HAL_MspInit+0x44>)
 80014d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014de:	607b      	str	r3, [r7, #4]
 80014e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014e2:	4b09      	ldr	r3, [pc, #36]	; (8001508 <HAL_MspInit+0x44>)
 80014e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014e6:	4a08      	ldr	r2, [pc, #32]	; (8001508 <HAL_MspInit+0x44>)
 80014e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80014ec:	6453      	str	r3, [r2, #68]	; 0x44
 80014ee:	4b06      	ldr	r3, [pc, #24]	; (8001508 <HAL_MspInit+0x44>)
 80014f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80014f6:	603b      	str	r3, [r7, #0]
 80014f8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014fa:	bf00      	nop
 80014fc:	370c      	adds	r7, #12
 80014fe:	46bd      	mov	sp, r7
 8001500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001504:	4770      	bx	lr
 8001506:	bf00      	nop
 8001508:	40023800 	.word	0x40023800

0800150c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b08a      	sub	sp, #40	; 0x28
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001514:	f107 0314 	add.w	r3, r7, #20
 8001518:	2200      	movs	r2, #0
 800151a:	601a      	str	r2, [r3, #0]
 800151c:	605a      	str	r2, [r3, #4]
 800151e:	609a      	str	r2, [r3, #8]
 8001520:	60da      	str	r2, [r3, #12]
 8001522:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	4a15      	ldr	r2, [pc, #84]	; (8001580 <HAL_ADC_MspInit+0x74>)
 800152a:	4293      	cmp	r3, r2
 800152c:	d123      	bne.n	8001576 <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800152e:	4b15      	ldr	r3, [pc, #84]	; (8001584 <HAL_ADC_MspInit+0x78>)
 8001530:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001532:	4a14      	ldr	r2, [pc, #80]	; (8001584 <HAL_ADC_MspInit+0x78>)
 8001534:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001538:	6453      	str	r3, [r2, #68]	; 0x44
 800153a:	4b12      	ldr	r3, [pc, #72]	; (8001584 <HAL_ADC_MspInit+0x78>)
 800153c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800153e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001542:	613b      	str	r3, [r7, #16]
 8001544:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001546:	4b0f      	ldr	r3, [pc, #60]	; (8001584 <HAL_ADC_MspInit+0x78>)
 8001548:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800154a:	4a0e      	ldr	r2, [pc, #56]	; (8001584 <HAL_ADC_MspInit+0x78>)
 800154c:	f043 0301 	orr.w	r3, r3, #1
 8001550:	6313      	str	r3, [r2, #48]	; 0x30
 8001552:	4b0c      	ldr	r3, [pc, #48]	; (8001584 <HAL_ADC_MspInit+0x78>)
 8001554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001556:	f003 0301 	and.w	r3, r3, #1
 800155a:	60fb      	str	r3, [r7, #12]
 800155c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0/WKUP     ------> ADC1_IN0
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_4;
 800155e:	2319      	movs	r3, #25
 8001560:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001562:	2303      	movs	r3, #3
 8001564:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001566:	2300      	movs	r3, #0
 8001568:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800156a:	f107 0314 	add.w	r3, r7, #20
 800156e:	4619      	mov	r1, r3
 8001570:	4805      	ldr	r0, [pc, #20]	; (8001588 <HAL_ADC_MspInit+0x7c>)
 8001572:	f001 fc87 	bl	8002e84 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001576:	bf00      	nop
 8001578:	3728      	adds	r7, #40	; 0x28
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	40012000 	.word	0x40012000
 8001584:	40023800 	.word	0x40023800
 8001588:	40020000 	.word	0x40020000

0800158c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b0aa      	sub	sp, #168	; 0xa8
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001594:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001598:	2200      	movs	r2, #0
 800159a:	601a      	str	r2, [r3, #0]
 800159c:	605a      	str	r2, [r3, #4]
 800159e:	609a      	str	r2, [r3, #8]
 80015a0:	60da      	str	r2, [r3, #12]
 80015a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80015a4:	f107 0310 	add.w	r3, r7, #16
 80015a8:	2284      	movs	r2, #132	; 0x84
 80015aa:	2100      	movs	r1, #0
 80015ac:	4618      	mov	r0, r3
 80015ae:	f006 f819 	bl	80075e4 <memset>
  if(hi2c->Instance==I2C2)
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	4a21      	ldr	r2, [pc, #132]	; (800163c <HAL_I2C_MspInit+0xb0>)
 80015b8:	4293      	cmp	r3, r2
 80015ba:	d13b      	bne.n	8001634 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80015bc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80015c0:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80015c2:	2300      	movs	r3, #0
 80015c4:	67bb      	str	r3, [r7, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80015c6:	f107 0310 	add.w	r3, r7, #16
 80015ca:	4618      	mov	r0, r3
 80015cc:	f003 f93a 	bl	8004844 <HAL_RCCEx_PeriphCLKConfig>
 80015d0:	4603      	mov	r3, r0
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d001      	beq.n	80015da <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80015d6:	f7ff ff4d 	bl	8001474 <Error_Handler>
    }

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80015da:	4b19      	ldr	r3, [pc, #100]	; (8001640 <HAL_I2C_MspInit+0xb4>)
 80015dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015de:	4a18      	ldr	r2, [pc, #96]	; (8001640 <HAL_I2C_MspInit+0xb4>)
 80015e0:	f043 0320 	orr.w	r3, r3, #32
 80015e4:	6313      	str	r3, [r2, #48]	; 0x30
 80015e6:	4b16      	ldr	r3, [pc, #88]	; (8001640 <HAL_I2C_MspInit+0xb4>)
 80015e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ea:	f003 0320 	and.w	r3, r3, #32
 80015ee:	60fb      	str	r3, [r7, #12]
 80015f0:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80015f2:	2303      	movs	r3, #3
 80015f4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015f8:	2312      	movs	r3, #18
 80015fa:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015fe:	2300      	movs	r3, #0
 8001600:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001604:	2303      	movs	r3, #3
 8001606:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800160a:	2304      	movs	r3, #4
 800160c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001610:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001614:	4619      	mov	r1, r3
 8001616:	480b      	ldr	r0, [pc, #44]	; (8001644 <HAL_I2C_MspInit+0xb8>)
 8001618:	f001 fc34 	bl	8002e84 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800161c:	4b08      	ldr	r3, [pc, #32]	; (8001640 <HAL_I2C_MspInit+0xb4>)
 800161e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001620:	4a07      	ldr	r2, [pc, #28]	; (8001640 <HAL_I2C_MspInit+0xb4>)
 8001622:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001626:	6413      	str	r3, [r2, #64]	; 0x40
 8001628:	4b05      	ldr	r3, [pc, #20]	; (8001640 <HAL_I2C_MspInit+0xb4>)
 800162a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800162c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001630:	60bb      	str	r3, [r7, #8]
 8001632:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001634:	bf00      	nop
 8001636:	37a8      	adds	r7, #168	; 0xa8
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}
 800163c:	40005800 	.word	0x40005800
 8001640:	40023800 	.word	0x40023800
 8001644:	40021400 	.word	0x40021400

08001648 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b0aa      	sub	sp, #168	; 0xa8
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001650:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001654:	2200      	movs	r2, #0
 8001656:	601a      	str	r2, [r3, #0]
 8001658:	605a      	str	r2, [r3, #4]
 800165a:	609a      	str	r2, [r3, #8]
 800165c:	60da      	str	r2, [r3, #12]
 800165e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001660:	f107 0310 	add.w	r3, r7, #16
 8001664:	2284      	movs	r2, #132	; 0x84
 8001666:	2100      	movs	r1, #0
 8001668:	4618      	mov	r0, r3
 800166a:	f005 ffbb 	bl	80075e4 <memset>
  if(huart->Instance==USART3)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	4a26      	ldr	r2, [pc, #152]	; (800170c <HAL_UART_MspInit+0xc4>)
 8001674:	4293      	cmp	r3, r2
 8001676:	d144      	bne.n	8001702 <HAL_UART_MspInit+0xba>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001678:	f44f 7380 	mov.w	r3, #256	; 0x100
 800167c:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800167e:	2300      	movs	r3, #0
 8001680:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001682:	f107 0310 	add.w	r3, r7, #16
 8001686:	4618      	mov	r0, r3
 8001688:	f003 f8dc 	bl	8004844 <HAL_RCCEx_PeriphCLKConfig>
 800168c:	4603      	mov	r3, r0
 800168e:	2b00      	cmp	r3, #0
 8001690:	d001      	beq.n	8001696 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001692:	f7ff feef 	bl	8001474 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001696:	4b1e      	ldr	r3, [pc, #120]	; (8001710 <HAL_UART_MspInit+0xc8>)
 8001698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800169a:	4a1d      	ldr	r2, [pc, #116]	; (8001710 <HAL_UART_MspInit+0xc8>)
 800169c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80016a0:	6413      	str	r3, [r2, #64]	; 0x40
 80016a2:	4b1b      	ldr	r3, [pc, #108]	; (8001710 <HAL_UART_MspInit+0xc8>)
 80016a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016a6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80016aa:	60fb      	str	r3, [r7, #12]
 80016ac:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80016ae:	4b18      	ldr	r3, [pc, #96]	; (8001710 <HAL_UART_MspInit+0xc8>)
 80016b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016b2:	4a17      	ldr	r2, [pc, #92]	; (8001710 <HAL_UART_MspInit+0xc8>)
 80016b4:	f043 0308 	orr.w	r3, r3, #8
 80016b8:	6313      	str	r3, [r2, #48]	; 0x30
 80016ba:	4b15      	ldr	r3, [pc, #84]	; (8001710 <HAL_UART_MspInit+0xc8>)
 80016bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016be:	f003 0308 	and.w	r3, r3, #8
 80016c2:	60bb      	str	r3, [r7, #8]
 80016c4:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80016c6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80016ca:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ce:	2302      	movs	r3, #2
 80016d0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016d4:	2301      	movs	r3, #1
 80016d6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016da:	2303      	movs	r3, #3
 80016dc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80016e0:	2307      	movs	r3, #7
 80016e2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016e6:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80016ea:	4619      	mov	r1, r3
 80016ec:	4809      	ldr	r0, [pc, #36]	; (8001714 <HAL_UART_MspInit+0xcc>)
 80016ee:	f001 fbc9 	bl	8002e84 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80016f2:	2200      	movs	r2, #0
 80016f4:	2100      	movs	r1, #0
 80016f6:	2027      	movs	r0, #39	; 0x27
 80016f8:	f000 ff83 	bl	8002602 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80016fc:	2027      	movs	r0, #39	; 0x27
 80016fe:	f000 ff9c 	bl	800263a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001702:	bf00      	nop
 8001704:	37a8      	adds	r7, #168	; 0xa8
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	40004800 	.word	0x40004800
 8001710:	40023800 	.word	0x40023800
 8001714:	40020c00 	.word	0x40020c00

08001718 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b0ac      	sub	sp, #176	; 0xb0
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001720:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001724:	2200      	movs	r2, #0
 8001726:	601a      	str	r2, [r3, #0]
 8001728:	605a      	str	r2, [r3, #4]
 800172a:	609a      	str	r2, [r3, #8]
 800172c:	60da      	str	r2, [r3, #12]
 800172e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001730:	f107 0318 	add.w	r3, r7, #24
 8001734:	2284      	movs	r2, #132	; 0x84
 8001736:	2100      	movs	r1, #0
 8001738:	4618      	mov	r0, r3
 800173a:	f005 ff53 	bl	80075e4 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001746:	d159      	bne.n	80017fc <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8001748:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800174c:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 800174e:	2300      	movs	r3, #0
 8001750:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001754:	f107 0318 	add.w	r3, r7, #24
 8001758:	4618      	mov	r0, r3
 800175a:	f003 f873 	bl	8004844 <HAL_RCCEx_PeriphCLKConfig>
 800175e:	4603      	mov	r3, r0
 8001760:	2b00      	cmp	r3, #0
 8001762:	d001      	beq.n	8001768 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8001764:	f7ff fe86 	bl	8001474 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001768:	4b26      	ldr	r3, [pc, #152]	; (8001804 <HAL_PCD_MspInit+0xec>)
 800176a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800176c:	4a25      	ldr	r2, [pc, #148]	; (8001804 <HAL_PCD_MspInit+0xec>)
 800176e:	f043 0301 	orr.w	r3, r3, #1
 8001772:	6313      	str	r3, [r2, #48]	; 0x30
 8001774:	4b23      	ldr	r3, [pc, #140]	; (8001804 <HAL_PCD_MspInit+0xec>)
 8001776:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001778:	f003 0301 	and.w	r3, r3, #1
 800177c:	617b      	str	r3, [r7, #20]
 800177e:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001780:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8001784:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001788:	2302      	movs	r3, #2
 800178a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800178e:	2300      	movs	r3, #0
 8001790:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001794:	2303      	movs	r3, #3
 8001796:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800179a:	230a      	movs	r3, #10
 800179c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017a0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80017a4:	4619      	mov	r1, r3
 80017a6:	4818      	ldr	r0, [pc, #96]	; (8001808 <HAL_PCD_MspInit+0xf0>)
 80017a8:	f001 fb6c 	bl	8002e84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80017ac:	f44f 7300 	mov.w	r3, #512	; 0x200
 80017b0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017b4:	2300      	movs	r3, #0
 80017b6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ba:	2300      	movs	r3, #0
 80017bc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80017c0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80017c4:	4619      	mov	r1, r3
 80017c6:	4810      	ldr	r0, [pc, #64]	; (8001808 <HAL_PCD_MspInit+0xf0>)
 80017c8:	f001 fb5c 	bl	8002e84 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80017cc:	4b0d      	ldr	r3, [pc, #52]	; (8001804 <HAL_PCD_MspInit+0xec>)
 80017ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017d0:	4a0c      	ldr	r2, [pc, #48]	; (8001804 <HAL_PCD_MspInit+0xec>)
 80017d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80017d6:	6353      	str	r3, [r2, #52]	; 0x34
 80017d8:	4b0a      	ldr	r3, [pc, #40]	; (8001804 <HAL_PCD_MspInit+0xec>)
 80017da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80017e0:	613b      	str	r3, [r7, #16]
 80017e2:	693b      	ldr	r3, [r7, #16]
 80017e4:	4b07      	ldr	r3, [pc, #28]	; (8001804 <HAL_PCD_MspInit+0xec>)
 80017e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017e8:	4a06      	ldr	r2, [pc, #24]	; (8001804 <HAL_PCD_MspInit+0xec>)
 80017ea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017ee:	6453      	str	r3, [r2, #68]	; 0x44
 80017f0:	4b04      	ldr	r3, [pc, #16]	; (8001804 <HAL_PCD_MspInit+0xec>)
 80017f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017f8:	60fb      	str	r3, [r7, #12]
 80017fa:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 80017fc:	bf00      	nop
 80017fe:	37b0      	adds	r7, #176	; 0xb0
 8001800:	46bd      	mov	sp, r7
 8001802:	bd80      	pop	{r7, pc}
 8001804:	40023800 	.word	0x40023800
 8001808:	40020000 	.word	0x40020000

0800180c <HAL_SAI_MspInit>:
extern DMA_HandleTypeDef hdma_sai1_b;

static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b08a      	sub	sp, #40	; 0x28
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4a69      	ldr	r2, [pc, #420]	; (80019c0 <HAL_SAI_MspInit+0x1b4>)
 800181a:	4293      	cmp	r3, r2
 800181c:	d16b      	bne.n	80018f6 <HAL_SAI_MspInit+0xea>
    {
    /* Peripheral clock enable */
    if (SAI1_client == 0)
 800181e:	4b69      	ldr	r3, [pc, #420]	; (80019c4 <HAL_SAI_MspInit+0x1b8>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	2b00      	cmp	r3, #0
 8001824:	d10b      	bne.n	800183e <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8001826:	4b68      	ldr	r3, [pc, #416]	; (80019c8 <HAL_SAI_MspInit+0x1bc>)
 8001828:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800182a:	4a67      	ldr	r2, [pc, #412]	; (80019c8 <HAL_SAI_MspInit+0x1bc>)
 800182c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001830:	6453      	str	r3, [r2, #68]	; 0x44
 8001832:	4b65      	ldr	r3, [pc, #404]	; (80019c8 <HAL_SAI_MspInit+0x1bc>)
 8001834:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001836:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800183a:	613b      	str	r3, [r7, #16]
 800183c:	693b      	ldr	r3, [r7, #16]
    }
    SAI1_client ++;
 800183e:	4b61      	ldr	r3, [pc, #388]	; (80019c4 <HAL_SAI_MspInit+0x1b8>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	3301      	adds	r3, #1
 8001844:	4a5f      	ldr	r2, [pc, #380]	; (80019c4 <HAL_SAI_MspInit+0x1b8>)
 8001846:	6013      	str	r3, [r2, #0]
    PE2     ------> SAI1_MCLK_A
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001848:	2304      	movs	r3, #4
 800184a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800184c:	2302      	movs	r3, #2
 800184e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001850:	2300      	movs	r3, #0
 8001852:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001854:	2300      	movs	r3, #0
 8001856:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8001858:	2306      	movs	r3, #6
 800185a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800185c:	f107 0314 	add.w	r3, r7, #20
 8001860:	4619      	mov	r1, r3
 8001862:	485a      	ldr	r0, [pc, #360]	; (80019cc <HAL_SAI_MspInit+0x1c0>)
 8001864:	f001 fb0e 	bl	8002e84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8001868:	2370      	movs	r3, #112	; 0x70
 800186a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800186c:	2302      	movs	r3, #2
 800186e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001870:	2300      	movs	r3, #0
 8001872:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001874:	2303      	movs	r3, #3
 8001876:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8001878:	2306      	movs	r3, #6
 800187a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800187c:	f107 0314 	add.w	r3, r7, #20
 8001880:	4619      	mov	r1, r3
 8001882:	4852      	ldr	r0, [pc, #328]	; (80019cc <HAL_SAI_MspInit+0x1c0>)
 8001884:	f001 fafe 	bl	8002e84 <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai1_a.Instance = DMA2_Stream1;
 8001888:	4b51      	ldr	r3, [pc, #324]	; (80019d0 <HAL_SAI_MspInit+0x1c4>)
 800188a:	4a52      	ldr	r2, [pc, #328]	; (80019d4 <HAL_SAI_MspInit+0x1c8>)
 800188c:	601a      	str	r2, [r3, #0]
    hdma_sai1_a.Init.Channel = DMA_CHANNEL_0;
 800188e:	4b50      	ldr	r3, [pc, #320]	; (80019d0 <HAL_SAI_MspInit+0x1c4>)
 8001890:	2200      	movs	r2, #0
 8001892:	605a      	str	r2, [r3, #4]
    hdma_sai1_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001894:	4b4e      	ldr	r3, [pc, #312]	; (80019d0 <HAL_SAI_MspInit+0x1c4>)
 8001896:	2240      	movs	r2, #64	; 0x40
 8001898:	609a      	str	r2, [r3, #8]
    hdma_sai1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 800189a:	4b4d      	ldr	r3, [pc, #308]	; (80019d0 <HAL_SAI_MspInit+0x1c4>)
 800189c:	2200      	movs	r2, #0
 800189e:	60da      	str	r2, [r3, #12]
    hdma_sai1_a.Init.MemInc = DMA_MINC_ENABLE;
 80018a0:	4b4b      	ldr	r3, [pc, #300]	; (80019d0 <HAL_SAI_MspInit+0x1c4>)
 80018a2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80018a6:	611a      	str	r2, [r3, #16]
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80018a8:	4b49      	ldr	r3, [pc, #292]	; (80019d0 <HAL_SAI_MspInit+0x1c4>)
 80018aa:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80018ae:	615a      	str	r2, [r3, #20]
    hdma_sai1_a.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80018b0:	4b47      	ldr	r3, [pc, #284]	; (80019d0 <HAL_SAI_MspInit+0x1c4>)
 80018b2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80018b6:	619a      	str	r2, [r3, #24]
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 80018b8:	4b45      	ldr	r3, [pc, #276]	; (80019d0 <HAL_SAI_MspInit+0x1c4>)
 80018ba:	f44f 7280 	mov.w	r2, #256	; 0x100
 80018be:	61da      	str	r2, [r3, #28]
    hdma_sai1_a.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80018c0:	4b43      	ldr	r3, [pc, #268]	; (80019d0 <HAL_SAI_MspInit+0x1c4>)
 80018c2:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80018c6:	621a      	str	r2, [r3, #32]
    hdma_sai1_a.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80018c8:	4b41      	ldr	r3, [pc, #260]	; (80019d0 <HAL_SAI_MspInit+0x1c4>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 80018ce:	4840      	ldr	r0, [pc, #256]	; (80019d0 <HAL_SAI_MspInit+0x1c4>)
 80018d0:	f000 fece 	bl	8002670 <HAL_DMA_Init>
 80018d4:	4603      	mov	r3, r0
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d001      	beq.n	80018de <HAL_SAI_MspInit+0xd2>
    {
      Error_Handler();
 80018da:	f7ff fdcb 	bl	8001474 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai1_a);
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	4a3b      	ldr	r2, [pc, #236]	; (80019d0 <HAL_SAI_MspInit+0x1c4>)
 80018e2:	671a      	str	r2, [r3, #112]	; 0x70
 80018e4:	4a3a      	ldr	r2, [pc, #232]	; (80019d0 <HAL_SAI_MspInit+0x1c4>)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	6393      	str	r3, [r2, #56]	; 0x38

    __HAL_LINKDMA(hsai,hdmatx,hdma_sai1_a);
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	4a38      	ldr	r2, [pc, #224]	; (80019d0 <HAL_SAI_MspInit+0x1c4>)
 80018ee:	66da      	str	r2, [r3, #108]	; 0x6c
 80018f0:	4a37      	ldr	r2, [pc, #220]	; (80019d0 <HAL_SAI_MspInit+0x1c4>)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	6393      	str	r3, [r2, #56]	; 0x38

    }
    if(hsai->Instance==SAI1_Block_B)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	4a37      	ldr	r2, [pc, #220]	; (80019d8 <HAL_SAI_MspInit+0x1cc>)
 80018fc:	4293      	cmp	r3, r2
 80018fe:	d15b      	bne.n	80019b8 <HAL_SAI_MspInit+0x1ac>
    {
      /* Peripheral clock enable */
      if (SAI1_client == 0)
 8001900:	4b30      	ldr	r3, [pc, #192]	; (80019c4 <HAL_SAI_MspInit+0x1b8>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d10b      	bne.n	8001920 <HAL_SAI_MspInit+0x114>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8001908:	4b2f      	ldr	r3, [pc, #188]	; (80019c8 <HAL_SAI_MspInit+0x1bc>)
 800190a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800190c:	4a2e      	ldr	r2, [pc, #184]	; (80019c8 <HAL_SAI_MspInit+0x1bc>)
 800190e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001912:	6453      	str	r3, [r2, #68]	; 0x44
 8001914:	4b2c      	ldr	r3, [pc, #176]	; (80019c8 <HAL_SAI_MspInit+0x1bc>)
 8001916:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001918:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800191c:	60fb      	str	r3, [r7, #12]
 800191e:	68fb      	ldr	r3, [r7, #12]
      }
    SAI1_client ++;
 8001920:	4b28      	ldr	r3, [pc, #160]	; (80019c4 <HAL_SAI_MspInit+0x1b8>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	3301      	adds	r3, #1
 8001926:	4a27      	ldr	r2, [pc, #156]	; (80019c4 <HAL_SAI_MspInit+0x1b8>)
 8001928:	6013      	str	r3, [r2, #0]

    /**SAI1_B_Block_B GPIO Configuration
    PE3     ------> SAI1_SD_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800192a:	2308      	movs	r3, #8
 800192c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800192e:	2302      	movs	r3, #2
 8001930:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001932:	2300      	movs	r3, #0
 8001934:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001936:	2300      	movs	r3, #0
 8001938:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 800193a:	2306      	movs	r3, #6
 800193c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800193e:	f107 0314 	add.w	r3, r7, #20
 8001942:	4619      	mov	r1, r3
 8001944:	4821      	ldr	r0, [pc, #132]	; (80019cc <HAL_SAI_MspInit+0x1c0>)
 8001946:	f001 fa9d 	bl	8002e84 <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai1_b.Instance = DMA2_Stream4;
 800194a:	4b24      	ldr	r3, [pc, #144]	; (80019dc <HAL_SAI_MspInit+0x1d0>)
 800194c:	4a24      	ldr	r2, [pc, #144]	; (80019e0 <HAL_SAI_MspInit+0x1d4>)
 800194e:	601a      	str	r2, [r3, #0]
    hdma_sai1_b.Init.Channel = DMA_CHANNEL_1;
 8001950:	4b22      	ldr	r3, [pc, #136]	; (80019dc <HAL_SAI_MspInit+0x1d0>)
 8001952:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001956:	605a      	str	r2, [r3, #4]
    hdma_sai1_b.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001958:	4b20      	ldr	r3, [pc, #128]	; (80019dc <HAL_SAI_MspInit+0x1d0>)
 800195a:	2240      	movs	r2, #64	; 0x40
 800195c:	609a      	str	r2, [r3, #8]
    hdma_sai1_b.Init.PeriphInc = DMA_PINC_DISABLE;
 800195e:	4b1f      	ldr	r3, [pc, #124]	; (80019dc <HAL_SAI_MspInit+0x1d0>)
 8001960:	2200      	movs	r2, #0
 8001962:	60da      	str	r2, [r3, #12]
    hdma_sai1_b.Init.MemInc = DMA_MINC_ENABLE;
 8001964:	4b1d      	ldr	r3, [pc, #116]	; (80019dc <HAL_SAI_MspInit+0x1d0>)
 8001966:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800196a:	611a      	str	r2, [r3, #16]
    hdma_sai1_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800196c:	4b1b      	ldr	r3, [pc, #108]	; (80019dc <HAL_SAI_MspInit+0x1d0>)
 800196e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001972:	615a      	str	r2, [r3, #20]
    hdma_sai1_b.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001974:	4b19      	ldr	r3, [pc, #100]	; (80019dc <HAL_SAI_MspInit+0x1d0>)
 8001976:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800197a:	619a      	str	r2, [r3, #24]
    hdma_sai1_b.Init.Mode = DMA_CIRCULAR;
 800197c:	4b17      	ldr	r3, [pc, #92]	; (80019dc <HAL_SAI_MspInit+0x1d0>)
 800197e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001982:	61da      	str	r2, [r3, #28]
    hdma_sai1_b.Init.Priority = DMA_PRIORITY_LOW;
 8001984:	4b15      	ldr	r3, [pc, #84]	; (80019dc <HAL_SAI_MspInit+0x1d0>)
 8001986:	2200      	movs	r2, #0
 8001988:	621a      	str	r2, [r3, #32]
    hdma_sai1_b.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800198a:	4b14      	ldr	r3, [pc, #80]	; (80019dc <HAL_SAI_MspInit+0x1d0>)
 800198c:	2200      	movs	r2, #0
 800198e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_sai1_b) != HAL_OK)
 8001990:	4812      	ldr	r0, [pc, #72]	; (80019dc <HAL_SAI_MspInit+0x1d0>)
 8001992:	f000 fe6d 	bl	8002670 <HAL_DMA_Init>
 8001996:	4603      	mov	r3, r0
 8001998:	2b00      	cmp	r3, #0
 800199a:	d001      	beq.n	80019a0 <HAL_SAI_MspInit+0x194>
    {
      Error_Handler();
 800199c:	f7ff fd6a 	bl	8001474 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai1_b);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	4a0e      	ldr	r2, [pc, #56]	; (80019dc <HAL_SAI_MspInit+0x1d0>)
 80019a4:	671a      	str	r2, [r3, #112]	; 0x70
 80019a6:	4a0d      	ldr	r2, [pc, #52]	; (80019dc <HAL_SAI_MspInit+0x1d0>)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai1_b);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	4a0b      	ldr	r2, [pc, #44]	; (80019dc <HAL_SAI_MspInit+0x1d0>)
 80019b0:	66da      	str	r2, [r3, #108]	; 0x6c
 80019b2:	4a0a      	ldr	r2, [pc, #40]	; (80019dc <HAL_SAI_MspInit+0x1d0>)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	6393      	str	r3, [r2, #56]	; 0x38
    }
}
 80019b8:	bf00      	nop
 80019ba:	3728      	adds	r7, #40	; 0x28
 80019bc:	46bd      	mov	sp, r7
 80019be:	bd80      	pop	{r7, pc}
 80019c0:	40015804 	.word	0x40015804
 80019c4:	20000d44 	.word	0x20000d44
 80019c8:	40023800 	.word	0x40023800
 80019cc:	40021000 	.word	0x40021000
 80019d0:	20000224 	.word	0x20000224
 80019d4:	40026428 	.word	0x40026428
 80019d8:	40015824 	.word	0x40015824
 80019dc:	20000284 	.word	0x20000284
 80019e0:	40026470 	.word	0x40026470

080019e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019e4:	b480      	push	{r7}
 80019e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019e8:	e7fe      	b.n	80019e8 <NMI_Handler+0x4>

080019ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019ea:	b480      	push	{r7}
 80019ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019ee:	e7fe      	b.n	80019ee <HardFault_Handler+0x4>

080019f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019f0:	b480      	push	{r7}
 80019f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019f4:	e7fe      	b.n	80019f4 <MemManage_Handler+0x4>

080019f6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019f6:	b480      	push	{r7}
 80019f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019fa:	e7fe      	b.n	80019fa <BusFault_Handler+0x4>

080019fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019fc:	b480      	push	{r7}
 80019fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a00:	e7fe      	b.n	8001a00 <UsageFault_Handler+0x4>

08001a02 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a02:	b480      	push	{r7}
 8001a04:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a06:	bf00      	nop
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0e:	4770      	bx	lr

08001a10 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a14:	bf00      	nop
 8001a16:	46bd      	mov	sp, r7
 8001a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1c:	4770      	bx	lr

08001a1e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a1e:	b480      	push	{r7}
 8001a20:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a22:	bf00      	nop
 8001a24:	46bd      	mov	sp, r7
 8001a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2a:	4770      	bx	lr

08001a2c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a30:	f000 f8ce 	bl	8001bd0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a34:	bf00      	nop
 8001a36:	bd80      	pop	{r7, pc}

08001a38 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001a3c:	4802      	ldr	r0, [pc, #8]	; (8001a48 <USART3_IRQHandler+0x10>)
 8001a3e:	f004 f867 	bl	8005b10 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001a42:	bf00      	nop
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	200002e4 	.word	0x200002e4

08001a4c <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_a);
 8001a50:	4802      	ldr	r0, [pc, #8]	; (8001a5c <DMA2_Stream1_IRQHandler+0x10>)
 8001a52:	f000 ffad 	bl	80029b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8001a56:	bf00      	nop
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	bf00      	nop
 8001a5c:	20000224 	.word	0x20000224

08001a60 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_b);
 8001a64:	4802      	ldr	r0, [pc, #8]	; (8001a70 <DMA2_Stream4_IRQHandler+0x10>)
 8001a66:	f000 ffa3 	bl	80029b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 8001a6a:	bf00      	nop
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	20000284 	.word	0x20000284

08001a74 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b086      	sub	sp, #24
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a7c:	4a14      	ldr	r2, [pc, #80]	; (8001ad0 <_sbrk+0x5c>)
 8001a7e:	4b15      	ldr	r3, [pc, #84]	; (8001ad4 <_sbrk+0x60>)
 8001a80:	1ad3      	subs	r3, r2, r3
 8001a82:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a84:	697b      	ldr	r3, [r7, #20]
 8001a86:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a88:	4b13      	ldr	r3, [pc, #76]	; (8001ad8 <_sbrk+0x64>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d102      	bne.n	8001a96 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a90:	4b11      	ldr	r3, [pc, #68]	; (8001ad8 <_sbrk+0x64>)
 8001a92:	4a12      	ldr	r2, [pc, #72]	; (8001adc <_sbrk+0x68>)
 8001a94:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a96:	4b10      	ldr	r3, [pc, #64]	; (8001ad8 <_sbrk+0x64>)
 8001a98:	681a      	ldr	r2, [r3, #0]
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	4413      	add	r3, r2
 8001a9e:	693a      	ldr	r2, [r7, #16]
 8001aa0:	429a      	cmp	r2, r3
 8001aa2:	d207      	bcs.n	8001ab4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001aa4:	f005 fdb8 	bl	8007618 <__errno>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	220c      	movs	r2, #12
 8001aac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001aae:	f04f 33ff 	mov.w	r3, #4294967295
 8001ab2:	e009      	b.n	8001ac8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ab4:	4b08      	ldr	r3, [pc, #32]	; (8001ad8 <_sbrk+0x64>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001aba:	4b07      	ldr	r3, [pc, #28]	; (8001ad8 <_sbrk+0x64>)
 8001abc:	681a      	ldr	r2, [r3, #0]
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	4413      	add	r3, r2
 8001ac2:	4a05      	ldr	r2, [pc, #20]	; (8001ad8 <_sbrk+0x64>)
 8001ac4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ac6:	68fb      	ldr	r3, [r7, #12]
}
 8001ac8:	4618      	mov	r0, r3
 8001aca:	3718      	adds	r7, #24
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bd80      	pop	{r7, pc}
 8001ad0:	20050000 	.word	0x20050000
 8001ad4:	00000400 	.word	0x00000400
 8001ad8:	20000d48 	.word	0x20000d48
 8001adc:	20000e98 	.word	0x20000e98

08001ae0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ae4:	4b06      	ldr	r3, [pc, #24]	; (8001b00 <SystemInit+0x20>)
 8001ae6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001aea:	4a05      	ldr	r2, [pc, #20]	; (8001b00 <SystemInit+0x20>)
 8001aec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001af0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001af4:	bf00      	nop
 8001af6:	46bd      	mov	sp, r7
 8001af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afc:	4770      	bx	lr
 8001afe:	bf00      	nop
 8001b00:	e000ed00 	.word	0xe000ed00

08001b04 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001b04:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b3c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001b08:	480d      	ldr	r0, [pc, #52]	; (8001b40 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001b0a:	490e      	ldr	r1, [pc, #56]	; (8001b44 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001b0c:	4a0e      	ldr	r2, [pc, #56]	; (8001b48 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001b0e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b10:	e002      	b.n	8001b18 <LoopCopyDataInit>

08001b12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b16:	3304      	adds	r3, #4

08001b18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b1c:	d3f9      	bcc.n	8001b12 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b1e:	4a0b      	ldr	r2, [pc, #44]	; (8001b4c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001b20:	4c0b      	ldr	r4, [pc, #44]	; (8001b50 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001b22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b24:	e001      	b.n	8001b2a <LoopFillZerobss>

08001b26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b28:	3204      	adds	r2, #4

08001b2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b2c:	d3fb      	bcc.n	8001b26 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001b2e:	f7ff ffd7 	bl	8001ae0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b32:	f005 fd77 	bl	8007624 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b36:	f7ff f897 	bl	8000c68 <main>
  bx  lr    
 8001b3a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001b3c:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001b40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b44:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8001b48:	080081b4 	.word	0x080081b4
  ldr r2, =_sbss
 8001b4c:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8001b50:	20000e98 	.word	0x20000e98

08001b54 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b54:	e7fe      	b.n	8001b54 <ADC_IRQHandler>

08001b56 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b56:	b580      	push	{r7, lr}
 8001b58:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b5a:	2003      	movs	r0, #3
 8001b5c:	f000 fd46 	bl	80025ec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b60:	2000      	movs	r0, #0
 8001b62:	f000 f805 	bl	8001b70 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b66:	f7ff fcad 	bl	80014c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b6a:	2300      	movs	r3, #0
}
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	bd80      	pop	{r7, pc}

08001b70 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b082      	sub	sp, #8
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b78:	4b12      	ldr	r3, [pc, #72]	; (8001bc4 <HAL_InitTick+0x54>)
 8001b7a:	681a      	ldr	r2, [r3, #0]
 8001b7c:	4b12      	ldr	r3, [pc, #72]	; (8001bc8 <HAL_InitTick+0x58>)
 8001b7e:	781b      	ldrb	r3, [r3, #0]
 8001b80:	4619      	mov	r1, r3
 8001b82:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b86:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b8e:	4618      	mov	r0, r3
 8001b90:	f000 fd61 	bl	8002656 <HAL_SYSTICK_Config>
 8001b94:	4603      	mov	r3, r0
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d001      	beq.n	8001b9e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	e00e      	b.n	8001bbc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	2b0f      	cmp	r3, #15
 8001ba2:	d80a      	bhi.n	8001bba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	6879      	ldr	r1, [r7, #4]
 8001ba8:	f04f 30ff 	mov.w	r0, #4294967295
 8001bac:	f000 fd29 	bl	8002602 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001bb0:	4a06      	ldr	r2, [pc, #24]	; (8001bcc <HAL_InitTick+0x5c>)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	e000      	b.n	8001bbc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001bba:	2301      	movs	r3, #1
}
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	3708      	adds	r7, #8
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	20000008 	.word	0x20000008
 8001bc8:	20000010 	.word	0x20000010
 8001bcc:	2000000c 	.word	0x2000000c

08001bd0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001bd4:	4b06      	ldr	r3, [pc, #24]	; (8001bf0 <HAL_IncTick+0x20>)
 8001bd6:	781b      	ldrb	r3, [r3, #0]
 8001bd8:	461a      	mov	r2, r3
 8001bda:	4b06      	ldr	r3, [pc, #24]	; (8001bf4 <HAL_IncTick+0x24>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	4413      	add	r3, r2
 8001be0:	4a04      	ldr	r2, [pc, #16]	; (8001bf4 <HAL_IncTick+0x24>)
 8001be2:	6013      	str	r3, [r2, #0]
}
 8001be4:	bf00      	nop
 8001be6:	46bd      	mov	sp, r7
 8001be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bec:	4770      	bx	lr
 8001bee:	bf00      	nop
 8001bf0:	20000010 	.word	0x20000010
 8001bf4:	20000d4c 	.word	0x20000d4c

08001bf8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	af00      	add	r7, sp, #0
  return uwTick;
 8001bfc:	4b03      	ldr	r3, [pc, #12]	; (8001c0c <HAL_GetTick+0x14>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
}
 8001c00:	4618      	mov	r0, r3
 8001c02:	46bd      	mov	sp, r7
 8001c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c08:	4770      	bx	lr
 8001c0a:	bf00      	nop
 8001c0c:	20000d4c 	.word	0x20000d4c

08001c10 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b084      	sub	sp, #16
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c18:	f7ff ffee 	bl	8001bf8 <HAL_GetTick>
 8001c1c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c28:	d005      	beq.n	8001c36 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c2a:	4b0a      	ldr	r3, [pc, #40]	; (8001c54 <HAL_Delay+0x44>)
 8001c2c:	781b      	ldrb	r3, [r3, #0]
 8001c2e:	461a      	mov	r2, r3
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	4413      	add	r3, r2
 8001c34:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c36:	bf00      	nop
 8001c38:	f7ff ffde 	bl	8001bf8 <HAL_GetTick>
 8001c3c:	4602      	mov	r2, r0
 8001c3e:	68bb      	ldr	r3, [r7, #8]
 8001c40:	1ad3      	subs	r3, r2, r3
 8001c42:	68fa      	ldr	r2, [r7, #12]
 8001c44:	429a      	cmp	r2, r3
 8001c46:	d8f7      	bhi.n	8001c38 <HAL_Delay+0x28>
  {
  }
}
 8001c48:	bf00      	nop
 8001c4a:	bf00      	nop
 8001c4c:	3710      	adds	r7, #16
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}
 8001c52:	bf00      	nop
 8001c54:	20000010 	.word	0x20000010

08001c58 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b084      	sub	sp, #16
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c60:	2300      	movs	r3, #0
 8001c62:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d101      	bne.n	8001c6e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	e031      	b.n	8001cd2 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d109      	bne.n	8001c8a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c76:	6878      	ldr	r0, [r7, #4]
 8001c78:	f7ff fc48 	bl	800150c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	2200      	movs	r2, #0
 8001c80:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	2200      	movs	r2, #0
 8001c86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c8e:	f003 0310 	and.w	r3, r3, #16
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d116      	bne.n	8001cc4 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c9a:	4b10      	ldr	r3, [pc, #64]	; (8001cdc <HAL_ADC_Init+0x84>)
 8001c9c:	4013      	ands	r3, r2
 8001c9e:	f043 0202 	orr.w	r2, r3, #2
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001ca6:	6878      	ldr	r0, [r7, #4]
 8001ca8:	f000 fad6 	bl	8002258 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	2200      	movs	r2, #0
 8001cb0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cb6:	f023 0303 	bic.w	r3, r3, #3
 8001cba:	f043 0201 	orr.w	r2, r3, #1
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	641a      	str	r2, [r3, #64]	; 0x40
 8001cc2:	e001      	b.n	8001cc8 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	2200      	movs	r2, #0
 8001ccc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001cd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	3710      	adds	r7, #16
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	ffffeefd 	.word	0xffffeefd

08001ce0 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	b085      	sub	sp, #20
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001cf2:	2b01      	cmp	r3, #1
 8001cf4:	d101      	bne.n	8001cfa <HAL_ADC_Start+0x1a>
 8001cf6:	2302      	movs	r3, #2
 8001cf8:	e0ad      	b.n	8001e56 <HAL_ADC_Start+0x176>
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	2201      	movs	r2, #1
 8001cfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	689b      	ldr	r3, [r3, #8]
 8001d08:	f003 0301 	and.w	r3, r3, #1
 8001d0c:	2b01      	cmp	r3, #1
 8001d0e:	d018      	beq.n	8001d42 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	689a      	ldr	r2, [r3, #8]
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f042 0201 	orr.w	r2, r2, #1
 8001d1e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8001d20:	4b50      	ldr	r3, [pc, #320]	; (8001e64 <HAL_ADC_Start+0x184>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a50      	ldr	r2, [pc, #320]	; (8001e68 <HAL_ADC_Start+0x188>)
 8001d26:	fba2 2303 	umull	r2, r3, r2, r3
 8001d2a:	0c9a      	lsrs	r2, r3, #18
 8001d2c:	4613      	mov	r3, r2
 8001d2e:	005b      	lsls	r3, r3, #1
 8001d30:	4413      	add	r3, r2
 8001d32:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8001d34:	e002      	b.n	8001d3c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	3b01      	subs	r3, #1
 8001d3a:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d1f9      	bne.n	8001d36 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	689b      	ldr	r3, [r3, #8]
 8001d48:	f003 0301 	and.w	r3, r3, #1
 8001d4c:	2b01      	cmp	r3, #1
 8001d4e:	d175      	bne.n	8001e3c <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001d54:	4b45      	ldr	r3, [pc, #276]	; (8001e6c <HAL_ADC_Start+0x18c>)
 8001d56:	4013      	ands	r3, r2
 8001d58:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	685b      	ldr	r3, [r3, #4]
 8001d66:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d007      	beq.n	8001d7e <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d72:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001d76:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d82:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001d86:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001d8a:	d106      	bne.n	8001d9a <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d90:	f023 0206 	bic.w	r2, r3, #6
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	645a      	str	r2, [r3, #68]	; 0x44
 8001d98:	e002      	b.n	8001da0 <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	2200      	movs	r2, #0
 8001da4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001db0:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8001db2:	4b2f      	ldr	r3, [pc, #188]	; (8001e70 <HAL_ADC_Start+0x190>)
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	f003 031f 	and.w	r3, r3, #31
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d10f      	bne.n	8001dde <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	689b      	ldr	r3, [r3, #8]
 8001dc4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d143      	bne.n	8001e54 <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	689a      	ldr	r2, [r3, #8]
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001dda:	609a      	str	r2, [r3, #8]
 8001ddc:	e03a      	b.n	8001e54 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4a24      	ldr	r2, [pc, #144]	; (8001e74 <HAL_ADC_Start+0x194>)
 8001de4:	4293      	cmp	r3, r2
 8001de6:	d10e      	bne.n	8001e06 <HAL_ADC_Start+0x126>
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	689b      	ldr	r3, [r3, #8]
 8001dee:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d107      	bne.n	8001e06 <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	689a      	ldr	r2, [r3, #8]
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001e04:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8001e06:	4b1a      	ldr	r3, [pc, #104]	; (8001e70 <HAL_ADC_Start+0x190>)
 8001e08:	685b      	ldr	r3, [r3, #4]
 8001e0a:	f003 0310 	and.w	r3, r3, #16
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d120      	bne.n	8001e54 <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	4a18      	ldr	r2, [pc, #96]	; (8001e78 <HAL_ADC_Start+0x198>)
 8001e18:	4293      	cmp	r3, r2
 8001e1a:	d11b      	bne.n	8001e54 <HAL_ADC_Start+0x174>
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	689b      	ldr	r3, [r3, #8]
 8001e22:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d114      	bne.n	8001e54 <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	689a      	ldr	r2, [r3, #8]
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001e38:	609a      	str	r2, [r3, #8]
 8001e3a:	e00b      	b.n	8001e54 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e40:	f043 0210 	orr.w	r2, r3, #16
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e4c:	f043 0201 	orr.w	r2, r3, #1
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001e54:	2300      	movs	r3, #0
}
 8001e56:	4618      	mov	r0, r3
 8001e58:	3714      	adds	r7, #20
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e60:	4770      	bx	lr
 8001e62:	bf00      	nop
 8001e64:	20000008 	.word	0x20000008
 8001e68:	431bde83 	.word	0x431bde83
 8001e6c:	fffff8fe 	.word	0xfffff8fe
 8001e70:	40012300 	.word	0x40012300
 8001e74:	40012000 	.word	0x40012000
 8001e78:	40012200 	.word	0x40012200

08001e7c <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b084      	sub	sp, #16
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
 8001e84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8001e86:	2300      	movs	r3, #0
 8001e88:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	689b      	ldr	r3, [r3, #8]
 8001e90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e94:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e98:	d113      	bne.n	8001ec2 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	689b      	ldr	r3, [r3, #8]
 8001ea0:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001ea4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001ea8:	d10b      	bne.n	8001ec2 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eae:	f043 0220 	orr.w	r2, r3, #32
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	2200      	movs	r2, #0
 8001eba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	e063      	b.n	8001f8a <HAL_ADC_PollForConversion+0x10e>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 8001ec2:	f7ff fe99 	bl	8001bf8 <HAL_GetTick>
 8001ec6:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001ec8:	e021      	b.n	8001f0e <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ed0:	d01d      	beq.n	8001f0e <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d007      	beq.n	8001ee8 <HAL_ADC_PollForConversion+0x6c>
 8001ed8:	f7ff fe8e 	bl	8001bf8 <HAL_GetTick>
 8001edc:	4602      	mov	r2, r0
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	1ad3      	subs	r3, r2, r3
 8001ee2:	683a      	ldr	r2, [r7, #0]
 8001ee4:	429a      	cmp	r2, r3
 8001ee6:	d212      	bcs.n	8001f0e <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f003 0302 	and.w	r3, r3, #2
 8001ef2:	2b02      	cmp	r3, #2
 8001ef4:	d00b      	beq.n	8001f0e <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001efa:	f043 0204 	orr.w	r2, r3, #4
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2200      	movs	r2, #0
 8001f06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8001f0a:	2303      	movs	r3, #3
 8001f0c:	e03d      	b.n	8001f8a <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f003 0302 	and.w	r3, r3, #2
 8001f18:	2b02      	cmp	r3, #2
 8001f1a:	d1d6      	bne.n	8001eca <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f06f 0212 	mvn.w	r2, #18
 8001f24:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f2a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	689b      	ldr	r3, [r3, #8]
 8001f38:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d123      	bne.n	8001f88 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d11f      	bne.n	8001f88 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f4e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d006      	beq.n	8001f64 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	689b      	ldr	r3, [r3, #8]
 8001f5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d111      	bne.n	8001f88 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f68:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f74:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d105      	bne.n	8001f88 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f80:	f043 0201 	orr.w	r2, r3, #1
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001f88:	2300      	movs	r3, #0
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	3710      	adds	r7, #16
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}

08001f92 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8001f92:	b480      	push	{r7}
 8001f94:	b083      	sub	sp, #12
 8001f96:	af00      	add	r7, sp, #0
 8001f98:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	370c      	adds	r7, #12
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001faa:	4770      	bx	lr

08001fac <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001fac:	b480      	push	{r7}
 8001fae:	b085      	sub	sp, #20
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
 8001fb4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001fc0:	2b01      	cmp	r3, #1
 8001fc2:	d101      	bne.n	8001fc8 <HAL_ADC_ConfigChannel+0x1c>
 8001fc4:	2302      	movs	r3, #2
 8001fc6:	e136      	b.n	8002236 <HAL_ADC_ConfigChannel+0x28a>
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	2201      	movs	r2, #1
 8001fcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	2b09      	cmp	r3, #9
 8001fd6:	d93a      	bls.n	800204e <HAL_ADC_ConfigChannel+0xa2>
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001fe0:	d035      	beq.n	800204e <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	68d9      	ldr	r1, [r3, #12]
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	b29b      	uxth	r3, r3
 8001fee:	461a      	mov	r2, r3
 8001ff0:	4613      	mov	r3, r2
 8001ff2:	005b      	lsls	r3, r3, #1
 8001ff4:	4413      	add	r3, r2
 8001ff6:	3b1e      	subs	r3, #30
 8001ff8:	2207      	movs	r2, #7
 8001ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8001ffe:	43da      	mvns	r2, r3
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	400a      	ands	r2, r1
 8002006:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a8d      	ldr	r2, [pc, #564]	; (8002244 <HAL_ADC_ConfigChannel+0x298>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d10a      	bne.n	8002028 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	68d9      	ldr	r1, [r3, #12]
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	689b      	ldr	r3, [r3, #8]
 800201c:	061a      	lsls	r2, r3, #24
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	430a      	orrs	r2, r1
 8002024:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002026:	e035      	b.n	8002094 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	68d9      	ldr	r1, [r3, #12]
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	689a      	ldr	r2, [r3, #8]
 8002032:	683b      	ldr	r3, [r7, #0]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	b29b      	uxth	r3, r3
 8002038:	4618      	mov	r0, r3
 800203a:	4603      	mov	r3, r0
 800203c:	005b      	lsls	r3, r3, #1
 800203e:	4403      	add	r3, r0
 8002040:	3b1e      	subs	r3, #30
 8002042:	409a      	lsls	r2, r3
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	430a      	orrs	r2, r1
 800204a:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800204c:	e022      	b.n	8002094 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	6919      	ldr	r1, [r3, #16]
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	b29b      	uxth	r3, r3
 800205a:	461a      	mov	r2, r3
 800205c:	4613      	mov	r3, r2
 800205e:	005b      	lsls	r3, r3, #1
 8002060:	4413      	add	r3, r2
 8002062:	2207      	movs	r2, #7
 8002064:	fa02 f303 	lsl.w	r3, r2, r3
 8002068:	43da      	mvns	r2, r3
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	400a      	ands	r2, r1
 8002070:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	6919      	ldr	r1, [r3, #16]
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	689a      	ldr	r2, [r3, #8]
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	b29b      	uxth	r3, r3
 8002082:	4618      	mov	r0, r3
 8002084:	4603      	mov	r3, r0
 8002086:	005b      	lsls	r3, r3, #1
 8002088:	4403      	add	r3, r0
 800208a:	409a      	lsls	r2, r3
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	430a      	orrs	r2, r1
 8002092:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	2b06      	cmp	r3, #6
 800209a:	d824      	bhi.n	80020e6 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	685a      	ldr	r2, [r3, #4]
 80020a6:	4613      	mov	r3, r2
 80020a8:	009b      	lsls	r3, r3, #2
 80020aa:	4413      	add	r3, r2
 80020ac:	3b05      	subs	r3, #5
 80020ae:	221f      	movs	r2, #31
 80020b0:	fa02 f303 	lsl.w	r3, r2, r3
 80020b4:	43da      	mvns	r2, r3
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	400a      	ands	r2, r1
 80020bc:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	b29b      	uxth	r3, r3
 80020ca:	4618      	mov	r0, r3
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	685a      	ldr	r2, [r3, #4]
 80020d0:	4613      	mov	r3, r2
 80020d2:	009b      	lsls	r3, r3, #2
 80020d4:	4413      	add	r3, r2
 80020d6:	3b05      	subs	r3, #5
 80020d8:	fa00 f203 	lsl.w	r2, r0, r3
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	430a      	orrs	r2, r1
 80020e2:	635a      	str	r2, [r3, #52]	; 0x34
 80020e4:	e04c      	b.n	8002180 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	2b0c      	cmp	r3, #12
 80020ec:	d824      	bhi.n	8002138 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	685a      	ldr	r2, [r3, #4]
 80020f8:	4613      	mov	r3, r2
 80020fa:	009b      	lsls	r3, r3, #2
 80020fc:	4413      	add	r3, r2
 80020fe:	3b23      	subs	r3, #35	; 0x23
 8002100:	221f      	movs	r2, #31
 8002102:	fa02 f303 	lsl.w	r3, r2, r3
 8002106:	43da      	mvns	r2, r3
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	400a      	ands	r2, r1
 800210e:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	b29b      	uxth	r3, r3
 800211c:	4618      	mov	r0, r3
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	685a      	ldr	r2, [r3, #4]
 8002122:	4613      	mov	r3, r2
 8002124:	009b      	lsls	r3, r3, #2
 8002126:	4413      	add	r3, r2
 8002128:	3b23      	subs	r3, #35	; 0x23
 800212a:	fa00 f203 	lsl.w	r2, r0, r3
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	430a      	orrs	r2, r1
 8002134:	631a      	str	r2, [r3, #48]	; 0x30
 8002136:	e023      	b.n	8002180 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	685a      	ldr	r2, [r3, #4]
 8002142:	4613      	mov	r3, r2
 8002144:	009b      	lsls	r3, r3, #2
 8002146:	4413      	add	r3, r2
 8002148:	3b41      	subs	r3, #65	; 0x41
 800214a:	221f      	movs	r2, #31
 800214c:	fa02 f303 	lsl.w	r3, r2, r3
 8002150:	43da      	mvns	r2, r3
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	400a      	ands	r2, r1
 8002158:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	b29b      	uxth	r3, r3
 8002166:	4618      	mov	r0, r3
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	685a      	ldr	r2, [r3, #4]
 800216c:	4613      	mov	r3, r2
 800216e:	009b      	lsls	r3, r3, #2
 8002170:	4413      	add	r3, r2
 8002172:	3b41      	subs	r3, #65	; 0x41
 8002174:	fa00 f203 	lsl.w	r2, r0, r3
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	430a      	orrs	r2, r1
 800217e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4a30      	ldr	r2, [pc, #192]	; (8002248 <HAL_ADC_ConfigChannel+0x29c>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d10a      	bne.n	80021a0 <HAL_ADC_ConfigChannel+0x1f4>
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002192:	d105      	bne.n	80021a0 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8002194:	4b2d      	ldr	r3, [pc, #180]	; (800224c <HAL_ADC_ConfigChannel+0x2a0>)
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	4a2c      	ldr	r2, [pc, #176]	; (800224c <HAL_ADC_ConfigChannel+0x2a0>)
 800219a:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800219e:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	4a28      	ldr	r2, [pc, #160]	; (8002248 <HAL_ADC_ConfigChannel+0x29c>)
 80021a6:	4293      	cmp	r3, r2
 80021a8:	d10f      	bne.n	80021ca <HAL_ADC_ConfigChannel+0x21e>
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	2b12      	cmp	r3, #18
 80021b0:	d10b      	bne.n	80021ca <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 80021b2:	4b26      	ldr	r3, [pc, #152]	; (800224c <HAL_ADC_ConfigChannel+0x2a0>)
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	4a25      	ldr	r2, [pc, #148]	; (800224c <HAL_ADC_ConfigChannel+0x2a0>)
 80021b8:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80021bc:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 80021be:	4b23      	ldr	r3, [pc, #140]	; (800224c <HAL_ADC_ConfigChannel+0x2a0>)
 80021c0:	685b      	ldr	r3, [r3, #4]
 80021c2:	4a22      	ldr	r2, [pc, #136]	; (800224c <HAL_ADC_ConfigChannel+0x2a0>)
 80021c4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80021c8:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4a1e      	ldr	r2, [pc, #120]	; (8002248 <HAL_ADC_ConfigChannel+0x29c>)
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d12b      	bne.n	800222c <HAL_ADC_ConfigChannel+0x280>
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	4a1a      	ldr	r2, [pc, #104]	; (8002244 <HAL_ADC_ConfigChannel+0x298>)
 80021da:	4293      	cmp	r3, r2
 80021dc:	d003      	beq.n	80021e6 <HAL_ADC_ConfigChannel+0x23a>
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	2b11      	cmp	r3, #17
 80021e4:	d122      	bne.n	800222c <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 80021e6:	4b19      	ldr	r3, [pc, #100]	; (800224c <HAL_ADC_ConfigChannel+0x2a0>)
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	4a18      	ldr	r2, [pc, #96]	; (800224c <HAL_ADC_ConfigChannel+0x2a0>)
 80021ec:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80021f0:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80021f2:	4b16      	ldr	r3, [pc, #88]	; (800224c <HAL_ADC_ConfigChannel+0x2a0>)
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	4a15      	ldr	r2, [pc, #84]	; (800224c <HAL_ADC_ConfigChannel+0x2a0>)
 80021f8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80021fc:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4a10      	ldr	r2, [pc, #64]	; (8002244 <HAL_ADC_ConfigChannel+0x298>)
 8002204:	4293      	cmp	r3, r2
 8002206:	d111      	bne.n	800222c <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8002208:	4b11      	ldr	r3, [pc, #68]	; (8002250 <HAL_ADC_ConfigChannel+0x2a4>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4a11      	ldr	r2, [pc, #68]	; (8002254 <HAL_ADC_ConfigChannel+0x2a8>)
 800220e:	fba2 2303 	umull	r2, r3, r2, r3
 8002212:	0c9a      	lsrs	r2, r3, #18
 8002214:	4613      	mov	r3, r2
 8002216:	009b      	lsls	r3, r3, #2
 8002218:	4413      	add	r3, r2
 800221a:	005b      	lsls	r3, r3, #1
 800221c:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800221e:	e002      	b.n	8002226 <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	3b01      	subs	r3, #1
 8002224:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	2b00      	cmp	r3, #0
 800222a:	d1f9      	bne.n	8002220 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	2200      	movs	r2, #0
 8002230:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002234:	2300      	movs	r3, #0
}
 8002236:	4618      	mov	r0, r3
 8002238:	3714      	adds	r7, #20
 800223a:	46bd      	mov	sp, r7
 800223c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002240:	4770      	bx	lr
 8002242:	bf00      	nop
 8002244:	10000012 	.word	0x10000012
 8002248:	40012000 	.word	0x40012000
 800224c:	40012300 	.word	0x40012300
 8002250:	20000008 	.word	0x20000008
 8002254:	431bde83 	.word	0x431bde83

08002258 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002258:	b480      	push	{r7}
 800225a:	b083      	sub	sp, #12
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8002260:	4b78      	ldr	r3, [pc, #480]	; (8002444 <ADC_Init+0x1ec>)
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	4a77      	ldr	r2, [pc, #476]	; (8002444 <ADC_Init+0x1ec>)
 8002266:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800226a:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 800226c:	4b75      	ldr	r3, [pc, #468]	; (8002444 <ADC_Init+0x1ec>)
 800226e:	685a      	ldr	r2, [r3, #4]
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	4973      	ldr	r1, [pc, #460]	; (8002444 <ADC_Init+0x1ec>)
 8002276:	4313      	orrs	r3, r2
 8002278:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	685a      	ldr	r2, [r3, #4]
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002288:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	6859      	ldr	r1, [r3, #4]
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	691b      	ldr	r3, [r3, #16]
 8002294:	021a      	lsls	r2, r3, #8
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	430a      	orrs	r2, r1
 800229c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	685a      	ldr	r2, [r3, #4]
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80022ac:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	6859      	ldr	r1, [r3, #4]
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	689a      	ldr	r2, [r3, #8]
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	430a      	orrs	r2, r1
 80022be:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	689a      	ldr	r2, [r3, #8]
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80022ce:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	6899      	ldr	r1, [r3, #8]
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	68da      	ldr	r2, [r3, #12]
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	430a      	orrs	r2, r1
 80022e0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022e6:	4a58      	ldr	r2, [pc, #352]	; (8002448 <ADC_Init+0x1f0>)
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d022      	beq.n	8002332 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	689a      	ldr	r2, [r3, #8]
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80022fa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	6899      	ldr	r1, [r3, #8]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	430a      	orrs	r2, r1
 800230c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	689a      	ldr	r2, [r3, #8]
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800231c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	6899      	ldr	r1, [r3, #8]
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	430a      	orrs	r2, r1
 800232e:	609a      	str	r2, [r3, #8]
 8002330:	e00f      	b.n	8002352 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	689a      	ldr	r2, [r3, #8]
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002340:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	689a      	ldr	r2, [r3, #8]
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002350:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	689a      	ldr	r2, [r3, #8]
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f022 0202 	bic.w	r2, r2, #2
 8002360:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	6899      	ldr	r1, [r3, #8]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	699b      	ldr	r3, [r3, #24]
 800236c:	005a      	lsls	r2, r3, #1
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	430a      	orrs	r2, r1
 8002374:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	f893 3020 	ldrb.w	r3, [r3, #32]
 800237c:	2b00      	cmp	r3, #0
 800237e:	d01b      	beq.n	80023b8 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	685a      	ldr	r2, [r3, #4]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800238e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	685a      	ldr	r2, [r3, #4]
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800239e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	6859      	ldr	r1, [r3, #4]
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023aa:	3b01      	subs	r3, #1
 80023ac:	035a      	lsls	r2, r3, #13
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	430a      	orrs	r2, r1
 80023b4:	605a      	str	r2, [r3, #4]
 80023b6:	e007      	b.n	80023c8 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	685a      	ldr	r2, [r3, #4]
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80023c6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80023d6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	69db      	ldr	r3, [r3, #28]
 80023e2:	3b01      	subs	r3, #1
 80023e4:	051a      	lsls	r2, r3, #20
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	430a      	orrs	r2, r1
 80023ec:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	689a      	ldr	r2, [r3, #8]
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80023fc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	6899      	ldr	r1, [r3, #8]
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800240a:	025a      	lsls	r2, r3, #9
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	430a      	orrs	r2, r1
 8002412:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	689a      	ldr	r2, [r3, #8]
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002422:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	6899      	ldr	r1, [r3, #8]
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	695b      	ldr	r3, [r3, #20]
 800242e:	029a      	lsls	r2, r3, #10
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	430a      	orrs	r2, r1
 8002436:	609a      	str	r2, [r3, #8]
}
 8002438:	bf00      	nop
 800243a:	370c      	adds	r7, #12
 800243c:	46bd      	mov	sp, r7
 800243e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002442:	4770      	bx	lr
 8002444:	40012300 	.word	0x40012300
 8002448:	0f000001 	.word	0x0f000001

0800244c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800244c:	b480      	push	{r7}
 800244e:	b085      	sub	sp, #20
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	f003 0307 	and.w	r3, r3, #7
 800245a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800245c:	4b0b      	ldr	r3, [pc, #44]	; (800248c <__NVIC_SetPriorityGrouping+0x40>)
 800245e:	68db      	ldr	r3, [r3, #12]
 8002460:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002462:	68ba      	ldr	r2, [r7, #8]
 8002464:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002468:	4013      	ands	r3, r2
 800246a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002470:	68bb      	ldr	r3, [r7, #8]
 8002472:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002474:	4b06      	ldr	r3, [pc, #24]	; (8002490 <__NVIC_SetPriorityGrouping+0x44>)
 8002476:	4313      	orrs	r3, r2
 8002478:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800247a:	4a04      	ldr	r2, [pc, #16]	; (800248c <__NVIC_SetPriorityGrouping+0x40>)
 800247c:	68bb      	ldr	r3, [r7, #8]
 800247e:	60d3      	str	r3, [r2, #12]
}
 8002480:	bf00      	nop
 8002482:	3714      	adds	r7, #20
 8002484:	46bd      	mov	sp, r7
 8002486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248a:	4770      	bx	lr
 800248c:	e000ed00 	.word	0xe000ed00
 8002490:	05fa0000 	.word	0x05fa0000

08002494 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002494:	b480      	push	{r7}
 8002496:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002498:	4b04      	ldr	r3, [pc, #16]	; (80024ac <__NVIC_GetPriorityGrouping+0x18>)
 800249a:	68db      	ldr	r3, [r3, #12]
 800249c:	0a1b      	lsrs	r3, r3, #8
 800249e:	f003 0307 	and.w	r3, r3, #7
}
 80024a2:	4618      	mov	r0, r3
 80024a4:	46bd      	mov	sp, r7
 80024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024aa:	4770      	bx	lr
 80024ac:	e000ed00 	.word	0xe000ed00

080024b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024b0:	b480      	push	{r7}
 80024b2:	b083      	sub	sp, #12
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	4603      	mov	r3, r0
 80024b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	db0b      	blt.n	80024da <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024c2:	79fb      	ldrb	r3, [r7, #7]
 80024c4:	f003 021f 	and.w	r2, r3, #31
 80024c8:	4907      	ldr	r1, [pc, #28]	; (80024e8 <__NVIC_EnableIRQ+0x38>)
 80024ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ce:	095b      	lsrs	r3, r3, #5
 80024d0:	2001      	movs	r0, #1
 80024d2:	fa00 f202 	lsl.w	r2, r0, r2
 80024d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80024da:	bf00      	nop
 80024dc:	370c      	adds	r7, #12
 80024de:	46bd      	mov	sp, r7
 80024e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e4:	4770      	bx	lr
 80024e6:	bf00      	nop
 80024e8:	e000e100 	.word	0xe000e100

080024ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024ec:	b480      	push	{r7}
 80024ee:	b083      	sub	sp, #12
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	4603      	mov	r3, r0
 80024f4:	6039      	str	r1, [r7, #0]
 80024f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	db0a      	blt.n	8002516 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	b2da      	uxtb	r2, r3
 8002504:	490c      	ldr	r1, [pc, #48]	; (8002538 <__NVIC_SetPriority+0x4c>)
 8002506:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800250a:	0112      	lsls	r2, r2, #4
 800250c:	b2d2      	uxtb	r2, r2
 800250e:	440b      	add	r3, r1
 8002510:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002514:	e00a      	b.n	800252c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	b2da      	uxtb	r2, r3
 800251a:	4908      	ldr	r1, [pc, #32]	; (800253c <__NVIC_SetPriority+0x50>)
 800251c:	79fb      	ldrb	r3, [r7, #7]
 800251e:	f003 030f 	and.w	r3, r3, #15
 8002522:	3b04      	subs	r3, #4
 8002524:	0112      	lsls	r2, r2, #4
 8002526:	b2d2      	uxtb	r2, r2
 8002528:	440b      	add	r3, r1
 800252a:	761a      	strb	r2, [r3, #24]
}
 800252c:	bf00      	nop
 800252e:	370c      	adds	r7, #12
 8002530:	46bd      	mov	sp, r7
 8002532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002536:	4770      	bx	lr
 8002538:	e000e100 	.word	0xe000e100
 800253c:	e000ed00 	.word	0xe000ed00

08002540 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002540:	b480      	push	{r7}
 8002542:	b089      	sub	sp, #36	; 0x24
 8002544:	af00      	add	r7, sp, #0
 8002546:	60f8      	str	r0, [r7, #12]
 8002548:	60b9      	str	r1, [r7, #8]
 800254a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	f003 0307 	and.w	r3, r3, #7
 8002552:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002554:	69fb      	ldr	r3, [r7, #28]
 8002556:	f1c3 0307 	rsb	r3, r3, #7
 800255a:	2b04      	cmp	r3, #4
 800255c:	bf28      	it	cs
 800255e:	2304      	movcs	r3, #4
 8002560:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002562:	69fb      	ldr	r3, [r7, #28]
 8002564:	3304      	adds	r3, #4
 8002566:	2b06      	cmp	r3, #6
 8002568:	d902      	bls.n	8002570 <NVIC_EncodePriority+0x30>
 800256a:	69fb      	ldr	r3, [r7, #28]
 800256c:	3b03      	subs	r3, #3
 800256e:	e000      	b.n	8002572 <NVIC_EncodePriority+0x32>
 8002570:	2300      	movs	r3, #0
 8002572:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002574:	f04f 32ff 	mov.w	r2, #4294967295
 8002578:	69bb      	ldr	r3, [r7, #24]
 800257a:	fa02 f303 	lsl.w	r3, r2, r3
 800257e:	43da      	mvns	r2, r3
 8002580:	68bb      	ldr	r3, [r7, #8]
 8002582:	401a      	ands	r2, r3
 8002584:	697b      	ldr	r3, [r7, #20]
 8002586:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002588:	f04f 31ff 	mov.w	r1, #4294967295
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	fa01 f303 	lsl.w	r3, r1, r3
 8002592:	43d9      	mvns	r1, r3
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002598:	4313      	orrs	r3, r2
         );
}
 800259a:	4618      	mov	r0, r3
 800259c:	3724      	adds	r7, #36	; 0x24
 800259e:	46bd      	mov	sp, r7
 80025a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a4:	4770      	bx	lr
	...

080025a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b082      	sub	sp, #8
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	3b01      	subs	r3, #1
 80025b4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80025b8:	d301      	bcc.n	80025be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025ba:	2301      	movs	r3, #1
 80025bc:	e00f      	b.n	80025de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025be:	4a0a      	ldr	r2, [pc, #40]	; (80025e8 <SysTick_Config+0x40>)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	3b01      	subs	r3, #1
 80025c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025c6:	210f      	movs	r1, #15
 80025c8:	f04f 30ff 	mov.w	r0, #4294967295
 80025cc:	f7ff ff8e 	bl	80024ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025d0:	4b05      	ldr	r3, [pc, #20]	; (80025e8 <SysTick_Config+0x40>)
 80025d2:	2200      	movs	r2, #0
 80025d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025d6:	4b04      	ldr	r3, [pc, #16]	; (80025e8 <SysTick_Config+0x40>)
 80025d8:	2207      	movs	r2, #7
 80025da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025dc:	2300      	movs	r3, #0
}
 80025de:	4618      	mov	r0, r3
 80025e0:	3708      	adds	r7, #8
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bd80      	pop	{r7, pc}
 80025e6:	bf00      	nop
 80025e8:	e000e010 	.word	0xe000e010

080025ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b082      	sub	sp, #8
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025f4:	6878      	ldr	r0, [r7, #4]
 80025f6:	f7ff ff29 	bl	800244c <__NVIC_SetPriorityGrouping>
}
 80025fa:	bf00      	nop
 80025fc:	3708      	adds	r7, #8
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}

08002602 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002602:	b580      	push	{r7, lr}
 8002604:	b086      	sub	sp, #24
 8002606:	af00      	add	r7, sp, #0
 8002608:	4603      	mov	r3, r0
 800260a:	60b9      	str	r1, [r7, #8]
 800260c:	607a      	str	r2, [r7, #4]
 800260e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002610:	2300      	movs	r3, #0
 8002612:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002614:	f7ff ff3e 	bl	8002494 <__NVIC_GetPriorityGrouping>
 8002618:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800261a:	687a      	ldr	r2, [r7, #4]
 800261c:	68b9      	ldr	r1, [r7, #8]
 800261e:	6978      	ldr	r0, [r7, #20]
 8002620:	f7ff ff8e 	bl	8002540 <NVIC_EncodePriority>
 8002624:	4602      	mov	r2, r0
 8002626:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800262a:	4611      	mov	r1, r2
 800262c:	4618      	mov	r0, r3
 800262e:	f7ff ff5d 	bl	80024ec <__NVIC_SetPriority>
}
 8002632:	bf00      	nop
 8002634:	3718      	adds	r7, #24
 8002636:	46bd      	mov	sp, r7
 8002638:	bd80      	pop	{r7, pc}

0800263a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800263a:	b580      	push	{r7, lr}
 800263c:	b082      	sub	sp, #8
 800263e:	af00      	add	r7, sp, #0
 8002640:	4603      	mov	r3, r0
 8002642:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002644:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002648:	4618      	mov	r0, r3
 800264a:	f7ff ff31 	bl	80024b0 <__NVIC_EnableIRQ>
}
 800264e:	bf00      	nop
 8002650:	3708      	adds	r7, #8
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}

08002656 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002656:	b580      	push	{r7, lr}
 8002658:	b082      	sub	sp, #8
 800265a:	af00      	add	r7, sp, #0
 800265c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800265e:	6878      	ldr	r0, [r7, #4]
 8002660:	f7ff ffa2 	bl	80025a8 <SysTick_Config>
 8002664:	4603      	mov	r3, r0
}
 8002666:	4618      	mov	r0, r3
 8002668:	3708      	adds	r7, #8
 800266a:	46bd      	mov	sp, r7
 800266c:	bd80      	pop	{r7, pc}
	...

08002670 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b086      	sub	sp, #24
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002678:	2300      	movs	r3, #0
 800267a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800267c:	f7ff fabc 	bl	8001bf8 <HAL_GetTick>
 8002680:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	2b00      	cmp	r3, #0
 8002686:	d101      	bne.n	800268c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002688:	2301      	movs	r3, #1
 800268a:	e099      	b.n	80027c0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2202      	movs	r2, #2
 8002690:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2200      	movs	r2, #0
 8002698:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	681a      	ldr	r2, [r3, #0]
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f022 0201 	bic.w	r2, r2, #1
 80026aa:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80026ac:	e00f      	b.n	80026ce <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80026ae:	f7ff faa3 	bl	8001bf8 <HAL_GetTick>
 80026b2:	4602      	mov	r2, r0
 80026b4:	693b      	ldr	r3, [r7, #16]
 80026b6:	1ad3      	subs	r3, r2, r3
 80026b8:	2b05      	cmp	r3, #5
 80026ba:	d908      	bls.n	80026ce <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2220      	movs	r2, #32
 80026c0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2203      	movs	r2, #3
 80026c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80026ca:	2303      	movs	r3, #3
 80026cc:	e078      	b.n	80027c0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f003 0301 	and.w	r3, r3, #1
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d1e8      	bne.n	80026ae <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80026e4:	697a      	ldr	r2, [r7, #20]
 80026e6:	4b38      	ldr	r3, [pc, #224]	; (80027c8 <HAL_DMA_Init+0x158>)
 80026e8:	4013      	ands	r3, r2
 80026ea:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	685a      	ldr	r2, [r3, #4]
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	689b      	ldr	r3, [r3, #8]
 80026f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80026fa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	691b      	ldr	r3, [r3, #16]
 8002700:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002706:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	699b      	ldr	r3, [r3, #24]
 800270c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002712:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6a1b      	ldr	r3, [r3, #32]
 8002718:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800271a:	697a      	ldr	r2, [r7, #20]
 800271c:	4313      	orrs	r3, r2
 800271e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002724:	2b04      	cmp	r3, #4
 8002726:	d107      	bne.n	8002738 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002730:	4313      	orrs	r3, r2
 8002732:	697a      	ldr	r2, [r7, #20]
 8002734:	4313      	orrs	r3, r2
 8002736:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	697a      	ldr	r2, [r7, #20]
 800273e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	695b      	ldr	r3, [r3, #20]
 8002746:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002748:	697b      	ldr	r3, [r7, #20]
 800274a:	f023 0307 	bic.w	r3, r3, #7
 800274e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002754:	697a      	ldr	r2, [r7, #20]
 8002756:	4313      	orrs	r3, r2
 8002758:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800275e:	2b04      	cmp	r3, #4
 8002760:	d117      	bne.n	8002792 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002766:	697a      	ldr	r2, [r7, #20]
 8002768:	4313      	orrs	r3, r2
 800276a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002770:	2b00      	cmp	r3, #0
 8002772:	d00e      	beq.n	8002792 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002774:	6878      	ldr	r0, [r7, #4]
 8002776:	f000 fb09 	bl	8002d8c <DMA_CheckFifoParam>
 800277a:	4603      	mov	r3, r0
 800277c:	2b00      	cmp	r3, #0
 800277e:	d008      	beq.n	8002792 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2240      	movs	r2, #64	; 0x40
 8002784:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2201      	movs	r2, #1
 800278a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800278e:	2301      	movs	r3, #1
 8002790:	e016      	b.n	80027c0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	697a      	ldr	r2, [r7, #20]
 8002798:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800279a:	6878      	ldr	r0, [r7, #4]
 800279c:	f000 fac0 	bl	8002d20 <DMA_CalcBaseAndBitshift>
 80027a0:	4603      	mov	r3, r0
 80027a2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027a8:	223f      	movs	r2, #63	; 0x3f
 80027aa:	409a      	lsls	r2, r3
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2200      	movs	r2, #0
 80027b4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2201      	movs	r2, #1
 80027ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80027be:	2300      	movs	r3, #0
}
 80027c0:	4618      	mov	r0, r3
 80027c2:	3718      	adds	r7, #24
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bd80      	pop	{r7, pc}
 80027c8:	f010803f 	.word	0xf010803f

080027cc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b086      	sub	sp, #24
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	60f8      	str	r0, [r7, #12]
 80027d4:	60b9      	str	r1, [r7, #8]
 80027d6:	607a      	str	r2, [r7, #4]
 80027d8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80027da:	2300      	movs	r3, #0
 80027dc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027e2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80027ea:	2b01      	cmp	r3, #1
 80027ec:	d101      	bne.n	80027f2 <HAL_DMA_Start_IT+0x26>
 80027ee:	2302      	movs	r3, #2
 80027f0:	e048      	b.n	8002884 <HAL_DMA_Start_IT+0xb8>
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	2201      	movs	r2, #1
 80027f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002800:	b2db      	uxtb	r3, r3
 8002802:	2b01      	cmp	r3, #1
 8002804:	d137      	bne.n	8002876 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	2202      	movs	r2, #2
 800280a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	2200      	movs	r2, #0
 8002812:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	687a      	ldr	r2, [r7, #4]
 8002818:	68b9      	ldr	r1, [r7, #8]
 800281a:	68f8      	ldr	r0, [r7, #12]
 800281c:	f000 fa52 	bl	8002cc4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002824:	223f      	movs	r2, #63	; 0x3f
 8002826:	409a      	lsls	r2, r3
 8002828:	693b      	ldr	r3, [r7, #16]
 800282a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	681a      	ldr	r2, [r3, #0]
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f042 0216 	orr.w	r2, r2, #22
 800283a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	695a      	ldr	r2, [r3, #20]
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800284a:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002850:	2b00      	cmp	r3, #0
 8002852:	d007      	beq.n	8002864 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	681a      	ldr	r2, [r3, #0]
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f042 0208 	orr.w	r2, r2, #8
 8002862:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	681a      	ldr	r2, [r3, #0]
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f042 0201 	orr.w	r2, r2, #1
 8002872:	601a      	str	r2, [r3, #0]
 8002874:	e005      	b.n	8002882 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	2200      	movs	r2, #0
 800287a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800287e:	2302      	movs	r3, #2
 8002880:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002882:	7dfb      	ldrb	r3, [r7, #23]
}
 8002884:	4618      	mov	r0, r3
 8002886:	3718      	adds	r7, #24
 8002888:	46bd      	mov	sp, r7
 800288a:	bd80      	pop	{r7, pc}

0800288c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b084      	sub	sp, #16
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002898:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800289a:	f7ff f9ad 	bl	8001bf8 <HAL_GetTick>
 800289e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80028a6:	b2db      	uxtb	r3, r3
 80028a8:	2b02      	cmp	r3, #2
 80028aa:	d008      	beq.n	80028be <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2280      	movs	r2, #128	; 0x80
 80028b0:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	2200      	movs	r2, #0
 80028b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80028ba:	2301      	movs	r3, #1
 80028bc:	e052      	b.n	8002964 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	681a      	ldr	r2, [r3, #0]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f022 0216 	bic.w	r2, r2, #22
 80028cc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	695a      	ldr	r2, [r3, #20]
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80028dc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d103      	bne.n	80028ee <HAL_DMA_Abort+0x62>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d007      	beq.n	80028fe <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	681a      	ldr	r2, [r3, #0]
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f022 0208 	bic.w	r2, r2, #8
 80028fc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	681a      	ldr	r2, [r3, #0]
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f022 0201 	bic.w	r2, r2, #1
 800290c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800290e:	e013      	b.n	8002938 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002910:	f7ff f972 	bl	8001bf8 <HAL_GetTick>
 8002914:	4602      	mov	r2, r0
 8002916:	68bb      	ldr	r3, [r7, #8]
 8002918:	1ad3      	subs	r3, r2, r3
 800291a:	2b05      	cmp	r3, #5
 800291c:	d90c      	bls.n	8002938 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2220      	movs	r2, #32
 8002922:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2203      	movs	r2, #3
 8002928:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2200      	movs	r2, #0
 8002930:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8002934:	2303      	movs	r3, #3
 8002936:	e015      	b.n	8002964 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f003 0301 	and.w	r3, r3, #1
 8002942:	2b00      	cmp	r3, #0
 8002944:	d1e4      	bne.n	8002910 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800294a:	223f      	movs	r2, #63	; 0x3f
 800294c:	409a      	lsls	r2, r3
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2201      	movs	r2, #1
 8002956:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2200      	movs	r2, #0
 800295e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8002962:	2300      	movs	r3, #0
}
 8002964:	4618      	mov	r0, r3
 8002966:	3710      	adds	r7, #16
 8002968:	46bd      	mov	sp, r7
 800296a:	bd80      	pop	{r7, pc}

0800296c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800296c:	b480      	push	{r7}
 800296e:	b083      	sub	sp, #12
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800297a:	b2db      	uxtb	r3, r3
 800297c:	2b02      	cmp	r3, #2
 800297e:	d004      	beq.n	800298a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2280      	movs	r2, #128	; 0x80
 8002984:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002986:	2301      	movs	r3, #1
 8002988:	e00c      	b.n	80029a4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2205      	movs	r2, #5
 800298e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	681a      	ldr	r2, [r3, #0]
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f022 0201 	bic.w	r2, r2, #1
 80029a0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80029a2:	2300      	movs	r3, #0
}
 80029a4:	4618      	mov	r0, r3
 80029a6:	370c      	adds	r7, #12
 80029a8:	46bd      	mov	sp, r7
 80029aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ae:	4770      	bx	lr

080029b0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b086      	sub	sp, #24
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 80029b8:	2300      	movs	r3, #0
 80029ba:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 80029bc:	4b8e      	ldr	r3, [pc, #568]	; (8002bf8 <HAL_DMA_IRQHandler+0x248>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4a8e      	ldr	r2, [pc, #568]	; (8002bfc <HAL_DMA_IRQHandler+0x24c>)
 80029c2:	fba2 2303 	umull	r2, r3, r2, r3
 80029c6:	0a9b      	lsrs	r3, r3, #10
 80029c8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029ce:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80029d0:	693b      	ldr	r3, [r7, #16]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029da:	2208      	movs	r2, #8
 80029dc:	409a      	lsls	r2, r3
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	4013      	ands	r3, r2
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d01a      	beq.n	8002a1c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f003 0304 	and.w	r3, r3, #4
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d013      	beq.n	8002a1c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	681a      	ldr	r2, [r3, #0]
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f022 0204 	bic.w	r2, r2, #4
 8002a02:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a08:	2208      	movs	r2, #8
 8002a0a:	409a      	lsls	r2, r3
 8002a0c:	693b      	ldr	r3, [r7, #16]
 8002a0e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a14:	f043 0201 	orr.w	r2, r3, #1
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a20:	2201      	movs	r2, #1
 8002a22:	409a      	lsls	r2, r3
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	4013      	ands	r3, r2
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d012      	beq.n	8002a52 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	695b      	ldr	r3, [r3, #20]
 8002a32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d00b      	beq.n	8002a52 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a3e:	2201      	movs	r2, #1
 8002a40:	409a      	lsls	r2, r3
 8002a42:	693b      	ldr	r3, [r7, #16]
 8002a44:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a4a:	f043 0202 	orr.w	r2, r3, #2
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a56:	2204      	movs	r2, #4
 8002a58:	409a      	lsls	r2, r3
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	4013      	ands	r3, r2
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d012      	beq.n	8002a88 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f003 0302 	and.w	r3, r3, #2
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d00b      	beq.n	8002a88 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a74:	2204      	movs	r2, #4
 8002a76:	409a      	lsls	r2, r3
 8002a78:	693b      	ldr	r3, [r7, #16]
 8002a7a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a80:	f043 0204 	orr.w	r2, r3, #4
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a8c:	2210      	movs	r2, #16
 8002a8e:	409a      	lsls	r2, r3
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	4013      	ands	r3, r2
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d043      	beq.n	8002b20 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f003 0308 	and.w	r3, r3, #8
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d03c      	beq.n	8002b20 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002aaa:	2210      	movs	r2, #16
 8002aac:	409a      	lsls	r2, r3
 8002aae:	693b      	ldr	r3, [r7, #16]
 8002ab0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d018      	beq.n	8002af2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d108      	bne.n	8002ae0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d024      	beq.n	8002b20 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ada:	6878      	ldr	r0, [r7, #4]
 8002adc:	4798      	blx	r3
 8002ade:	e01f      	b.n	8002b20 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d01b      	beq.n	8002b20 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002aec:	6878      	ldr	r0, [r7, #4]
 8002aee:	4798      	blx	r3
 8002af0:	e016      	b.n	8002b20 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d107      	bne.n	8002b10 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	681a      	ldr	r2, [r3, #0]
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f022 0208 	bic.w	r2, r2, #8
 8002b0e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d003      	beq.n	8002b20 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b1c:	6878      	ldr	r0, [r7, #4]
 8002b1e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b24:	2220      	movs	r2, #32
 8002b26:	409a      	lsls	r2, r3
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	4013      	ands	r3, r2
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	f000 808f 	beq.w	8002c50 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f003 0310 	and.w	r3, r3, #16
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	f000 8087 	beq.w	8002c50 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b46:	2220      	movs	r2, #32
 8002b48:	409a      	lsls	r2, r3
 8002b4a:	693b      	ldr	r3, [r7, #16]
 8002b4c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002b54:	b2db      	uxtb	r3, r3
 8002b56:	2b05      	cmp	r3, #5
 8002b58:	d136      	bne.n	8002bc8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	681a      	ldr	r2, [r3, #0]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f022 0216 	bic.w	r2, r2, #22
 8002b68:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	695a      	ldr	r2, [r3, #20]
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002b78:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d103      	bne.n	8002b8a <HAL_DMA_IRQHandler+0x1da>
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d007      	beq.n	8002b9a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	681a      	ldr	r2, [r3, #0]
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f022 0208 	bic.w	r2, r2, #8
 8002b98:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b9e:	223f      	movs	r2, #63	; 0x3f
 8002ba0:	409a      	lsls	r2, r3
 8002ba2:	693b      	ldr	r3, [r7, #16]
 8002ba4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2201      	movs	r2, #1
 8002baa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d07e      	beq.n	8002cbc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002bc2:	6878      	ldr	r0, [r7, #4]
 8002bc4:	4798      	blx	r3
        }
        return;
 8002bc6:	e079      	b.n	8002cbc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d01d      	beq.n	8002c12 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d10d      	bne.n	8002c00 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d031      	beq.n	8002c50 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bf0:	6878      	ldr	r0, [r7, #4]
 8002bf2:	4798      	blx	r3
 8002bf4:	e02c      	b.n	8002c50 <HAL_DMA_IRQHandler+0x2a0>
 8002bf6:	bf00      	nop
 8002bf8:	20000008 	.word	0x20000008
 8002bfc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d023      	beq.n	8002c50 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c0c:	6878      	ldr	r0, [r7, #4]
 8002c0e:	4798      	blx	r3
 8002c10:	e01e      	b.n	8002c50 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d10f      	bne.n	8002c40 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	681a      	ldr	r2, [r3, #0]
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f022 0210 	bic.w	r2, r2, #16
 8002c2e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2201      	movs	r2, #1
 8002c34:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d003      	beq.n	8002c50 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c4c:	6878      	ldr	r0, [r7, #4]
 8002c4e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d032      	beq.n	8002cbe <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c5c:	f003 0301 	and.w	r3, r3, #1
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d022      	beq.n	8002caa <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2205      	movs	r2, #5
 8002c68:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	681a      	ldr	r2, [r3, #0]
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f022 0201 	bic.w	r2, r2, #1
 8002c7a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002c7c:	68bb      	ldr	r3, [r7, #8]
 8002c7e:	3301      	adds	r3, #1
 8002c80:	60bb      	str	r3, [r7, #8]
 8002c82:	697a      	ldr	r2, [r7, #20]
 8002c84:	429a      	cmp	r2, r3
 8002c86:	d307      	bcc.n	8002c98 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f003 0301 	and.w	r3, r3, #1
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d1f2      	bne.n	8002c7c <HAL_DMA_IRQHandler+0x2cc>
 8002c96:	e000      	b.n	8002c9a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002c98:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	2201      	movs	r2, #1
 8002c9e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d005      	beq.n	8002cbe <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cb6:	6878      	ldr	r0, [r7, #4]
 8002cb8:	4798      	blx	r3
 8002cba:	e000      	b.n	8002cbe <HAL_DMA_IRQHandler+0x30e>
        return;
 8002cbc:	bf00      	nop
    }
  }
}
 8002cbe:	3718      	adds	r7, #24
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	bd80      	pop	{r7, pc}

08002cc4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	b085      	sub	sp, #20
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	60f8      	str	r0, [r7, #12]
 8002ccc:	60b9      	str	r1, [r7, #8]
 8002cce:	607a      	str	r2, [r7, #4]
 8002cd0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	681a      	ldr	r2, [r3, #0]
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002ce0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	683a      	ldr	r2, [r7, #0]
 8002ce8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	689b      	ldr	r3, [r3, #8]
 8002cee:	2b40      	cmp	r3, #64	; 0x40
 8002cf0:	d108      	bne.n	8002d04 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	687a      	ldr	r2, [r7, #4]
 8002cf8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	68ba      	ldr	r2, [r7, #8]
 8002d00:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002d02:	e007      	b.n	8002d14 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	68ba      	ldr	r2, [r7, #8]
 8002d0a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	687a      	ldr	r2, [r7, #4]
 8002d12:	60da      	str	r2, [r3, #12]
}
 8002d14:	bf00      	nop
 8002d16:	3714      	adds	r7, #20
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1e:	4770      	bx	lr

08002d20 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002d20:	b480      	push	{r7}
 8002d22:	b085      	sub	sp, #20
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	b2db      	uxtb	r3, r3
 8002d2e:	3b10      	subs	r3, #16
 8002d30:	4a13      	ldr	r2, [pc, #76]	; (8002d80 <DMA_CalcBaseAndBitshift+0x60>)
 8002d32:	fba2 2303 	umull	r2, r3, r2, r3
 8002d36:	091b      	lsrs	r3, r3, #4
 8002d38:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002d3a:	4a12      	ldr	r2, [pc, #72]	; (8002d84 <DMA_CalcBaseAndBitshift+0x64>)
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	4413      	add	r3, r2
 8002d40:	781b      	ldrb	r3, [r3, #0]
 8002d42:	461a      	mov	r2, r3
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	2b03      	cmp	r3, #3
 8002d4c:	d908      	bls.n	8002d60 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	461a      	mov	r2, r3
 8002d54:	4b0c      	ldr	r3, [pc, #48]	; (8002d88 <DMA_CalcBaseAndBitshift+0x68>)
 8002d56:	4013      	ands	r3, r2
 8002d58:	1d1a      	adds	r2, r3, #4
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	659a      	str	r2, [r3, #88]	; 0x58
 8002d5e:	e006      	b.n	8002d6e <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	461a      	mov	r2, r3
 8002d66:	4b08      	ldr	r3, [pc, #32]	; (8002d88 <DMA_CalcBaseAndBitshift+0x68>)
 8002d68:	4013      	ands	r3, r2
 8002d6a:	687a      	ldr	r2, [r7, #4]
 8002d6c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002d72:	4618      	mov	r0, r3
 8002d74:	3714      	adds	r7, #20
 8002d76:	46bd      	mov	sp, r7
 8002d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7c:	4770      	bx	lr
 8002d7e:	bf00      	nop
 8002d80:	aaaaaaab 	.word	0xaaaaaaab
 8002d84:	08008068 	.word	0x08008068
 8002d88:	fffffc00 	.word	0xfffffc00

08002d8c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	b085      	sub	sp, #20
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d94:	2300      	movs	r3, #0
 8002d96:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d9c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	699b      	ldr	r3, [r3, #24]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d11f      	bne.n	8002de6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002da6:	68bb      	ldr	r3, [r7, #8]
 8002da8:	2b03      	cmp	r3, #3
 8002daa:	d856      	bhi.n	8002e5a <DMA_CheckFifoParam+0xce>
 8002dac:	a201      	add	r2, pc, #4	; (adr r2, 8002db4 <DMA_CheckFifoParam+0x28>)
 8002dae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002db2:	bf00      	nop
 8002db4:	08002dc5 	.word	0x08002dc5
 8002db8:	08002dd7 	.word	0x08002dd7
 8002dbc:	08002dc5 	.word	0x08002dc5
 8002dc0:	08002e5b 	.word	0x08002e5b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dc8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d046      	beq.n	8002e5e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002dd4:	e043      	b.n	8002e5e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dda:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002dde:	d140      	bne.n	8002e62 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002de0:	2301      	movs	r3, #1
 8002de2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002de4:	e03d      	b.n	8002e62 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	699b      	ldr	r3, [r3, #24]
 8002dea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002dee:	d121      	bne.n	8002e34 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002df0:	68bb      	ldr	r3, [r7, #8]
 8002df2:	2b03      	cmp	r3, #3
 8002df4:	d837      	bhi.n	8002e66 <DMA_CheckFifoParam+0xda>
 8002df6:	a201      	add	r2, pc, #4	; (adr r2, 8002dfc <DMA_CheckFifoParam+0x70>)
 8002df8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dfc:	08002e0d 	.word	0x08002e0d
 8002e00:	08002e13 	.word	0x08002e13
 8002e04:	08002e0d 	.word	0x08002e0d
 8002e08:	08002e25 	.word	0x08002e25
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	73fb      	strb	r3, [r7, #15]
      break;
 8002e10:	e030      	b.n	8002e74 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e16:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d025      	beq.n	8002e6a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e22:	e022      	b.n	8002e6a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e28:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002e2c:	d11f      	bne.n	8002e6e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002e2e:	2301      	movs	r3, #1
 8002e30:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002e32:	e01c      	b.n	8002e6e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002e34:	68bb      	ldr	r3, [r7, #8]
 8002e36:	2b02      	cmp	r3, #2
 8002e38:	d903      	bls.n	8002e42 <DMA_CheckFifoParam+0xb6>
 8002e3a:	68bb      	ldr	r3, [r7, #8]
 8002e3c:	2b03      	cmp	r3, #3
 8002e3e:	d003      	beq.n	8002e48 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002e40:	e018      	b.n	8002e74 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002e42:	2301      	movs	r3, #1
 8002e44:	73fb      	strb	r3, [r7, #15]
      break;
 8002e46:	e015      	b.n	8002e74 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e4c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d00e      	beq.n	8002e72 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002e54:	2301      	movs	r3, #1
 8002e56:	73fb      	strb	r3, [r7, #15]
      break;
 8002e58:	e00b      	b.n	8002e72 <DMA_CheckFifoParam+0xe6>
      break;
 8002e5a:	bf00      	nop
 8002e5c:	e00a      	b.n	8002e74 <DMA_CheckFifoParam+0xe8>
      break;
 8002e5e:	bf00      	nop
 8002e60:	e008      	b.n	8002e74 <DMA_CheckFifoParam+0xe8>
      break;
 8002e62:	bf00      	nop
 8002e64:	e006      	b.n	8002e74 <DMA_CheckFifoParam+0xe8>
      break;
 8002e66:	bf00      	nop
 8002e68:	e004      	b.n	8002e74 <DMA_CheckFifoParam+0xe8>
      break;
 8002e6a:	bf00      	nop
 8002e6c:	e002      	b.n	8002e74 <DMA_CheckFifoParam+0xe8>
      break;   
 8002e6e:	bf00      	nop
 8002e70:	e000      	b.n	8002e74 <DMA_CheckFifoParam+0xe8>
      break;
 8002e72:	bf00      	nop
    }
  } 
  
  return status; 
 8002e74:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e76:	4618      	mov	r0, r3
 8002e78:	3714      	adds	r7, #20
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e80:	4770      	bx	lr
 8002e82:	bf00      	nop

08002e84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e84:	b480      	push	{r7}
 8002e86:	b089      	sub	sp, #36	; 0x24
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
 8002e8c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002e92:	2300      	movs	r3, #0
 8002e94:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002e96:	2300      	movs	r3, #0
 8002e98:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	61fb      	str	r3, [r7, #28]
 8002ea2:	e175      	b.n	8003190 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002ea4:	2201      	movs	r2, #1
 8002ea6:	69fb      	ldr	r3, [r7, #28]
 8002ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8002eac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	697a      	ldr	r2, [r7, #20]
 8002eb4:	4013      	ands	r3, r2
 8002eb6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002eb8:	693a      	ldr	r2, [r7, #16]
 8002eba:	697b      	ldr	r3, [r7, #20]
 8002ebc:	429a      	cmp	r2, r3
 8002ebe:	f040 8164 	bne.w	800318a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	685b      	ldr	r3, [r3, #4]
 8002ec6:	f003 0303 	and.w	r3, r3, #3
 8002eca:	2b01      	cmp	r3, #1
 8002ecc:	d005      	beq.n	8002eda <HAL_GPIO_Init+0x56>
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	685b      	ldr	r3, [r3, #4]
 8002ed2:	f003 0303 	and.w	r3, r3, #3
 8002ed6:	2b02      	cmp	r3, #2
 8002ed8:	d130      	bne.n	8002f3c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	689b      	ldr	r3, [r3, #8]
 8002ede:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002ee0:	69fb      	ldr	r3, [r7, #28]
 8002ee2:	005b      	lsls	r3, r3, #1
 8002ee4:	2203      	movs	r2, #3
 8002ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eea:	43db      	mvns	r3, r3
 8002eec:	69ba      	ldr	r2, [r7, #24]
 8002eee:	4013      	ands	r3, r2
 8002ef0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	68da      	ldr	r2, [r3, #12]
 8002ef6:	69fb      	ldr	r3, [r7, #28]
 8002ef8:	005b      	lsls	r3, r3, #1
 8002efa:	fa02 f303 	lsl.w	r3, r2, r3
 8002efe:	69ba      	ldr	r2, [r7, #24]
 8002f00:	4313      	orrs	r3, r2
 8002f02:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	69ba      	ldr	r2, [r7, #24]
 8002f08:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	685b      	ldr	r3, [r3, #4]
 8002f0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002f10:	2201      	movs	r2, #1
 8002f12:	69fb      	ldr	r3, [r7, #28]
 8002f14:	fa02 f303 	lsl.w	r3, r2, r3
 8002f18:	43db      	mvns	r3, r3
 8002f1a:	69ba      	ldr	r2, [r7, #24]
 8002f1c:	4013      	ands	r3, r2
 8002f1e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	091b      	lsrs	r3, r3, #4
 8002f26:	f003 0201 	and.w	r2, r3, #1
 8002f2a:	69fb      	ldr	r3, [r7, #28]
 8002f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f30:	69ba      	ldr	r2, [r7, #24]
 8002f32:	4313      	orrs	r3, r2
 8002f34:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	69ba      	ldr	r2, [r7, #24]
 8002f3a:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	685b      	ldr	r3, [r3, #4]
 8002f40:	f003 0303 	and.w	r3, r3, #3
 8002f44:	2b03      	cmp	r3, #3
 8002f46:	d017      	beq.n	8002f78 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	68db      	ldr	r3, [r3, #12]
 8002f4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002f4e:	69fb      	ldr	r3, [r7, #28]
 8002f50:	005b      	lsls	r3, r3, #1
 8002f52:	2203      	movs	r2, #3
 8002f54:	fa02 f303 	lsl.w	r3, r2, r3
 8002f58:	43db      	mvns	r3, r3
 8002f5a:	69ba      	ldr	r2, [r7, #24]
 8002f5c:	4013      	ands	r3, r2
 8002f5e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	689a      	ldr	r2, [r3, #8]
 8002f64:	69fb      	ldr	r3, [r7, #28]
 8002f66:	005b      	lsls	r3, r3, #1
 8002f68:	fa02 f303 	lsl.w	r3, r2, r3
 8002f6c:	69ba      	ldr	r2, [r7, #24]
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	69ba      	ldr	r2, [r7, #24]
 8002f76:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	f003 0303 	and.w	r3, r3, #3
 8002f80:	2b02      	cmp	r3, #2
 8002f82:	d123      	bne.n	8002fcc <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002f84:	69fb      	ldr	r3, [r7, #28]
 8002f86:	08da      	lsrs	r2, r3, #3
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	3208      	adds	r2, #8
 8002f8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002f92:	69fb      	ldr	r3, [r7, #28]
 8002f94:	f003 0307 	and.w	r3, r3, #7
 8002f98:	009b      	lsls	r3, r3, #2
 8002f9a:	220f      	movs	r2, #15
 8002f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa0:	43db      	mvns	r3, r3
 8002fa2:	69ba      	ldr	r2, [r7, #24]
 8002fa4:	4013      	ands	r3, r2
 8002fa6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	691a      	ldr	r2, [r3, #16]
 8002fac:	69fb      	ldr	r3, [r7, #28]
 8002fae:	f003 0307 	and.w	r3, r3, #7
 8002fb2:	009b      	lsls	r3, r3, #2
 8002fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb8:	69ba      	ldr	r2, [r7, #24]
 8002fba:	4313      	orrs	r3, r2
 8002fbc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002fbe:	69fb      	ldr	r3, [r7, #28]
 8002fc0:	08da      	lsrs	r2, r3, #3
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	3208      	adds	r2, #8
 8002fc6:	69b9      	ldr	r1, [r7, #24]
 8002fc8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002fd2:	69fb      	ldr	r3, [r7, #28]
 8002fd4:	005b      	lsls	r3, r3, #1
 8002fd6:	2203      	movs	r2, #3
 8002fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fdc:	43db      	mvns	r3, r3
 8002fde:	69ba      	ldr	r2, [r7, #24]
 8002fe0:	4013      	ands	r3, r2
 8002fe2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	f003 0203 	and.w	r2, r3, #3
 8002fec:	69fb      	ldr	r3, [r7, #28]
 8002fee:	005b      	lsls	r3, r3, #1
 8002ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff4:	69ba      	ldr	r2, [r7, #24]
 8002ff6:	4313      	orrs	r3, r2
 8002ff8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	69ba      	ldr	r2, [r7, #24]
 8002ffe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	685b      	ldr	r3, [r3, #4]
 8003004:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003008:	2b00      	cmp	r3, #0
 800300a:	f000 80be 	beq.w	800318a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800300e:	4b66      	ldr	r3, [pc, #408]	; (80031a8 <HAL_GPIO_Init+0x324>)
 8003010:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003012:	4a65      	ldr	r2, [pc, #404]	; (80031a8 <HAL_GPIO_Init+0x324>)
 8003014:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003018:	6453      	str	r3, [r2, #68]	; 0x44
 800301a:	4b63      	ldr	r3, [pc, #396]	; (80031a8 <HAL_GPIO_Init+0x324>)
 800301c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800301e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003022:	60fb      	str	r3, [r7, #12]
 8003024:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003026:	4a61      	ldr	r2, [pc, #388]	; (80031ac <HAL_GPIO_Init+0x328>)
 8003028:	69fb      	ldr	r3, [r7, #28]
 800302a:	089b      	lsrs	r3, r3, #2
 800302c:	3302      	adds	r3, #2
 800302e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003032:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003034:	69fb      	ldr	r3, [r7, #28]
 8003036:	f003 0303 	and.w	r3, r3, #3
 800303a:	009b      	lsls	r3, r3, #2
 800303c:	220f      	movs	r2, #15
 800303e:	fa02 f303 	lsl.w	r3, r2, r3
 8003042:	43db      	mvns	r3, r3
 8003044:	69ba      	ldr	r2, [r7, #24]
 8003046:	4013      	ands	r3, r2
 8003048:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	4a58      	ldr	r2, [pc, #352]	; (80031b0 <HAL_GPIO_Init+0x32c>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d037      	beq.n	80030c2 <HAL_GPIO_Init+0x23e>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	4a57      	ldr	r2, [pc, #348]	; (80031b4 <HAL_GPIO_Init+0x330>)
 8003056:	4293      	cmp	r3, r2
 8003058:	d031      	beq.n	80030be <HAL_GPIO_Init+0x23a>
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	4a56      	ldr	r2, [pc, #344]	; (80031b8 <HAL_GPIO_Init+0x334>)
 800305e:	4293      	cmp	r3, r2
 8003060:	d02b      	beq.n	80030ba <HAL_GPIO_Init+0x236>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	4a55      	ldr	r2, [pc, #340]	; (80031bc <HAL_GPIO_Init+0x338>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d025      	beq.n	80030b6 <HAL_GPIO_Init+0x232>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	4a54      	ldr	r2, [pc, #336]	; (80031c0 <HAL_GPIO_Init+0x33c>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d01f      	beq.n	80030b2 <HAL_GPIO_Init+0x22e>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	4a53      	ldr	r2, [pc, #332]	; (80031c4 <HAL_GPIO_Init+0x340>)
 8003076:	4293      	cmp	r3, r2
 8003078:	d019      	beq.n	80030ae <HAL_GPIO_Init+0x22a>
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	4a52      	ldr	r2, [pc, #328]	; (80031c8 <HAL_GPIO_Init+0x344>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d013      	beq.n	80030aa <HAL_GPIO_Init+0x226>
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	4a51      	ldr	r2, [pc, #324]	; (80031cc <HAL_GPIO_Init+0x348>)
 8003086:	4293      	cmp	r3, r2
 8003088:	d00d      	beq.n	80030a6 <HAL_GPIO_Init+0x222>
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	4a50      	ldr	r2, [pc, #320]	; (80031d0 <HAL_GPIO_Init+0x34c>)
 800308e:	4293      	cmp	r3, r2
 8003090:	d007      	beq.n	80030a2 <HAL_GPIO_Init+0x21e>
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	4a4f      	ldr	r2, [pc, #316]	; (80031d4 <HAL_GPIO_Init+0x350>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d101      	bne.n	800309e <HAL_GPIO_Init+0x21a>
 800309a:	2309      	movs	r3, #9
 800309c:	e012      	b.n	80030c4 <HAL_GPIO_Init+0x240>
 800309e:	230a      	movs	r3, #10
 80030a0:	e010      	b.n	80030c4 <HAL_GPIO_Init+0x240>
 80030a2:	2308      	movs	r3, #8
 80030a4:	e00e      	b.n	80030c4 <HAL_GPIO_Init+0x240>
 80030a6:	2307      	movs	r3, #7
 80030a8:	e00c      	b.n	80030c4 <HAL_GPIO_Init+0x240>
 80030aa:	2306      	movs	r3, #6
 80030ac:	e00a      	b.n	80030c4 <HAL_GPIO_Init+0x240>
 80030ae:	2305      	movs	r3, #5
 80030b0:	e008      	b.n	80030c4 <HAL_GPIO_Init+0x240>
 80030b2:	2304      	movs	r3, #4
 80030b4:	e006      	b.n	80030c4 <HAL_GPIO_Init+0x240>
 80030b6:	2303      	movs	r3, #3
 80030b8:	e004      	b.n	80030c4 <HAL_GPIO_Init+0x240>
 80030ba:	2302      	movs	r3, #2
 80030bc:	e002      	b.n	80030c4 <HAL_GPIO_Init+0x240>
 80030be:	2301      	movs	r3, #1
 80030c0:	e000      	b.n	80030c4 <HAL_GPIO_Init+0x240>
 80030c2:	2300      	movs	r3, #0
 80030c4:	69fa      	ldr	r2, [r7, #28]
 80030c6:	f002 0203 	and.w	r2, r2, #3
 80030ca:	0092      	lsls	r2, r2, #2
 80030cc:	4093      	lsls	r3, r2
 80030ce:	69ba      	ldr	r2, [r7, #24]
 80030d0:	4313      	orrs	r3, r2
 80030d2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80030d4:	4935      	ldr	r1, [pc, #212]	; (80031ac <HAL_GPIO_Init+0x328>)
 80030d6:	69fb      	ldr	r3, [r7, #28]
 80030d8:	089b      	lsrs	r3, r3, #2
 80030da:	3302      	adds	r3, #2
 80030dc:	69ba      	ldr	r2, [r7, #24]
 80030de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80030e2:	4b3d      	ldr	r3, [pc, #244]	; (80031d8 <HAL_GPIO_Init+0x354>)
 80030e4:	689b      	ldr	r3, [r3, #8]
 80030e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030e8:	693b      	ldr	r3, [r7, #16]
 80030ea:	43db      	mvns	r3, r3
 80030ec:	69ba      	ldr	r2, [r7, #24]
 80030ee:	4013      	ands	r3, r2
 80030f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	685b      	ldr	r3, [r3, #4]
 80030f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d003      	beq.n	8003106 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80030fe:	69ba      	ldr	r2, [r7, #24]
 8003100:	693b      	ldr	r3, [r7, #16]
 8003102:	4313      	orrs	r3, r2
 8003104:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003106:	4a34      	ldr	r2, [pc, #208]	; (80031d8 <HAL_GPIO_Init+0x354>)
 8003108:	69bb      	ldr	r3, [r7, #24]
 800310a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800310c:	4b32      	ldr	r3, [pc, #200]	; (80031d8 <HAL_GPIO_Init+0x354>)
 800310e:	68db      	ldr	r3, [r3, #12]
 8003110:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003112:	693b      	ldr	r3, [r7, #16]
 8003114:	43db      	mvns	r3, r3
 8003116:	69ba      	ldr	r2, [r7, #24]
 8003118:	4013      	ands	r3, r2
 800311a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003124:	2b00      	cmp	r3, #0
 8003126:	d003      	beq.n	8003130 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003128:	69ba      	ldr	r2, [r7, #24]
 800312a:	693b      	ldr	r3, [r7, #16]
 800312c:	4313      	orrs	r3, r2
 800312e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003130:	4a29      	ldr	r2, [pc, #164]	; (80031d8 <HAL_GPIO_Init+0x354>)
 8003132:	69bb      	ldr	r3, [r7, #24]
 8003134:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003136:	4b28      	ldr	r3, [pc, #160]	; (80031d8 <HAL_GPIO_Init+0x354>)
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800313c:	693b      	ldr	r3, [r7, #16]
 800313e:	43db      	mvns	r3, r3
 8003140:	69ba      	ldr	r2, [r7, #24]
 8003142:	4013      	ands	r3, r2
 8003144:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800314e:	2b00      	cmp	r3, #0
 8003150:	d003      	beq.n	800315a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003152:	69ba      	ldr	r2, [r7, #24]
 8003154:	693b      	ldr	r3, [r7, #16]
 8003156:	4313      	orrs	r3, r2
 8003158:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800315a:	4a1f      	ldr	r2, [pc, #124]	; (80031d8 <HAL_GPIO_Init+0x354>)
 800315c:	69bb      	ldr	r3, [r7, #24]
 800315e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003160:	4b1d      	ldr	r3, [pc, #116]	; (80031d8 <HAL_GPIO_Init+0x354>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003166:	693b      	ldr	r3, [r7, #16]
 8003168:	43db      	mvns	r3, r3
 800316a:	69ba      	ldr	r2, [r7, #24]
 800316c:	4013      	ands	r3, r2
 800316e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003178:	2b00      	cmp	r3, #0
 800317a:	d003      	beq.n	8003184 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800317c:	69ba      	ldr	r2, [r7, #24]
 800317e:	693b      	ldr	r3, [r7, #16]
 8003180:	4313      	orrs	r3, r2
 8003182:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003184:	4a14      	ldr	r2, [pc, #80]	; (80031d8 <HAL_GPIO_Init+0x354>)
 8003186:	69bb      	ldr	r3, [r7, #24]
 8003188:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 800318a:	69fb      	ldr	r3, [r7, #28]
 800318c:	3301      	adds	r3, #1
 800318e:	61fb      	str	r3, [r7, #28]
 8003190:	69fb      	ldr	r3, [r7, #28]
 8003192:	2b0f      	cmp	r3, #15
 8003194:	f67f ae86 	bls.w	8002ea4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003198:	bf00      	nop
 800319a:	bf00      	nop
 800319c:	3724      	adds	r7, #36	; 0x24
 800319e:	46bd      	mov	sp, r7
 80031a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a4:	4770      	bx	lr
 80031a6:	bf00      	nop
 80031a8:	40023800 	.word	0x40023800
 80031ac:	40013800 	.word	0x40013800
 80031b0:	40020000 	.word	0x40020000
 80031b4:	40020400 	.word	0x40020400
 80031b8:	40020800 	.word	0x40020800
 80031bc:	40020c00 	.word	0x40020c00
 80031c0:	40021000 	.word	0x40021000
 80031c4:	40021400 	.word	0x40021400
 80031c8:	40021800 	.word	0x40021800
 80031cc:	40021c00 	.word	0x40021c00
 80031d0:	40022000 	.word	0x40022000
 80031d4:	40022400 	.word	0x40022400
 80031d8:	40013c00 	.word	0x40013c00

080031dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80031dc:	b480      	push	{r7}
 80031de:	b083      	sub	sp, #12
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
 80031e4:	460b      	mov	r3, r1
 80031e6:	807b      	strh	r3, [r7, #2]
 80031e8:	4613      	mov	r3, r2
 80031ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80031ec:	787b      	ldrb	r3, [r7, #1]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d003      	beq.n	80031fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80031f2:	887a      	ldrh	r2, [r7, #2]
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80031f8:	e003      	b.n	8003202 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80031fa:	887b      	ldrh	r3, [r7, #2]
 80031fc:	041a      	lsls	r2, r3, #16
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	619a      	str	r2, [r3, #24]
}
 8003202:	bf00      	nop
 8003204:	370c      	adds	r7, #12
 8003206:	46bd      	mov	sp, r7
 8003208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320c:	4770      	bx	lr

0800320e <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800320e:	b480      	push	{r7}
 8003210:	b085      	sub	sp, #20
 8003212:	af00      	add	r7, sp, #0
 8003214:	6078      	str	r0, [r7, #4]
 8003216:	460b      	mov	r3, r1
 8003218:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	695b      	ldr	r3, [r3, #20]
 800321e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003220:	887a      	ldrh	r2, [r7, #2]
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	4013      	ands	r3, r2
 8003226:	041a      	lsls	r2, r3, #16
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	43d9      	mvns	r1, r3
 800322c:	887b      	ldrh	r3, [r7, #2]
 800322e:	400b      	ands	r3, r1
 8003230:	431a      	orrs	r2, r3
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	619a      	str	r2, [r3, #24]
}
 8003236:	bf00      	nop
 8003238:	3714      	adds	r7, #20
 800323a:	46bd      	mov	sp, r7
 800323c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003240:	4770      	bx	lr
	...

08003244 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b082      	sub	sp, #8
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2b00      	cmp	r3, #0
 8003250:	d101      	bne.n	8003256 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003252:	2301      	movs	r3, #1
 8003254:	e07f      	b.n	8003356 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800325c:	b2db      	uxtb	r3, r3
 800325e:	2b00      	cmp	r3, #0
 8003260:	d106      	bne.n	8003270 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2200      	movs	r2, #0
 8003266:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800326a:	6878      	ldr	r0, [r7, #4]
 800326c:	f7fe f98e 	bl	800158c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2224      	movs	r2, #36	; 0x24
 8003274:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	681a      	ldr	r2, [r3, #0]
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f022 0201 	bic.w	r2, r2, #1
 8003286:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	685a      	ldr	r2, [r3, #4]
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003294:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	689a      	ldr	r2, [r3, #8]
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80032a4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	68db      	ldr	r3, [r3, #12]
 80032aa:	2b01      	cmp	r3, #1
 80032ac:	d107      	bne.n	80032be <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	689a      	ldr	r2, [r3, #8]
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80032ba:	609a      	str	r2, [r3, #8]
 80032bc:	e006      	b.n	80032cc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	689a      	ldr	r2, [r3, #8]
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80032ca:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	68db      	ldr	r3, [r3, #12]
 80032d0:	2b02      	cmp	r3, #2
 80032d2:	d104      	bne.n	80032de <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80032dc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	6859      	ldr	r1, [r3, #4]
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681a      	ldr	r2, [r3, #0]
 80032e8:	4b1d      	ldr	r3, [pc, #116]	; (8003360 <HAL_I2C_Init+0x11c>)
 80032ea:	430b      	orrs	r3, r1
 80032ec:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	68da      	ldr	r2, [r3, #12]
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80032fc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	691a      	ldr	r2, [r3, #16]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	695b      	ldr	r3, [r3, #20]
 8003306:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	699b      	ldr	r3, [r3, #24]
 800330e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	430a      	orrs	r2, r1
 8003316:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	69d9      	ldr	r1, [r3, #28]
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6a1a      	ldr	r2, [r3, #32]
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	430a      	orrs	r2, r1
 8003326:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	681a      	ldr	r2, [r3, #0]
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f042 0201 	orr.w	r2, r2, #1
 8003336:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2200      	movs	r2, #0
 800333c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2220      	movs	r2, #32
 8003342:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	2200      	movs	r2, #0
 800334a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2200      	movs	r2, #0
 8003350:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003354:	2300      	movs	r3, #0
}
 8003356:	4618      	mov	r0, r3
 8003358:	3708      	adds	r7, #8
 800335a:	46bd      	mov	sp, r7
 800335c:	bd80      	pop	{r7, pc}
 800335e:	bf00      	nop
 8003360:	02008000 	.word	0x02008000

08003364 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	b088      	sub	sp, #32
 8003368:	af02      	add	r7, sp, #8
 800336a:	60f8      	str	r0, [r7, #12]
 800336c:	4608      	mov	r0, r1
 800336e:	4611      	mov	r1, r2
 8003370:	461a      	mov	r2, r3
 8003372:	4603      	mov	r3, r0
 8003374:	817b      	strh	r3, [r7, #10]
 8003376:	460b      	mov	r3, r1
 8003378:	813b      	strh	r3, [r7, #8]
 800337a:	4613      	mov	r3, r2
 800337c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003384:	b2db      	uxtb	r3, r3
 8003386:	2b20      	cmp	r3, #32
 8003388:	f040 80f9 	bne.w	800357e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800338c:	6a3b      	ldr	r3, [r7, #32]
 800338e:	2b00      	cmp	r3, #0
 8003390:	d002      	beq.n	8003398 <HAL_I2C_Mem_Write+0x34>
 8003392:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003394:	2b00      	cmp	r3, #0
 8003396:	d105      	bne.n	80033a4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800339e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80033a0:	2301      	movs	r3, #1
 80033a2:	e0ed      	b.n	8003580 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80033aa:	2b01      	cmp	r3, #1
 80033ac:	d101      	bne.n	80033b2 <HAL_I2C_Mem_Write+0x4e>
 80033ae:	2302      	movs	r3, #2
 80033b0:	e0e6      	b.n	8003580 <HAL_I2C_Mem_Write+0x21c>
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	2201      	movs	r2, #1
 80033b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80033ba:	f7fe fc1d 	bl	8001bf8 <HAL_GetTick>
 80033be:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80033c0:	697b      	ldr	r3, [r7, #20]
 80033c2:	9300      	str	r3, [sp, #0]
 80033c4:	2319      	movs	r3, #25
 80033c6:	2201      	movs	r2, #1
 80033c8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80033cc:	68f8      	ldr	r0, [r7, #12]
 80033ce:	f000 f961 	bl	8003694 <I2C_WaitOnFlagUntilTimeout>
 80033d2:	4603      	mov	r3, r0
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d001      	beq.n	80033dc <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80033d8:	2301      	movs	r3, #1
 80033da:	e0d1      	b.n	8003580 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	2221      	movs	r2, #33	; 0x21
 80033e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	2240      	movs	r2, #64	; 0x40
 80033e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	2200      	movs	r2, #0
 80033f0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	6a3a      	ldr	r2, [r7, #32]
 80033f6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80033fc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	2200      	movs	r2, #0
 8003402:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003404:	88f8      	ldrh	r0, [r7, #6]
 8003406:	893a      	ldrh	r2, [r7, #8]
 8003408:	8979      	ldrh	r1, [r7, #10]
 800340a:	697b      	ldr	r3, [r7, #20]
 800340c:	9301      	str	r3, [sp, #4]
 800340e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003410:	9300      	str	r3, [sp, #0]
 8003412:	4603      	mov	r3, r0
 8003414:	68f8      	ldr	r0, [r7, #12]
 8003416:	f000 f8c5 	bl	80035a4 <I2C_RequestMemoryWrite>
 800341a:	4603      	mov	r3, r0
 800341c:	2b00      	cmp	r3, #0
 800341e:	d005      	beq.n	800342c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	2200      	movs	r2, #0
 8003424:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003428:	2301      	movs	r3, #1
 800342a:	e0a9      	b.n	8003580 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003430:	b29b      	uxth	r3, r3
 8003432:	2bff      	cmp	r3, #255	; 0xff
 8003434:	d90e      	bls.n	8003454 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	22ff      	movs	r2, #255	; 0xff
 800343a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003440:	b2da      	uxtb	r2, r3
 8003442:	8979      	ldrh	r1, [r7, #10]
 8003444:	2300      	movs	r3, #0
 8003446:	9300      	str	r3, [sp, #0]
 8003448:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800344c:	68f8      	ldr	r0, [r7, #12]
 800344e:	f000 fabd 	bl	80039cc <I2C_TransferConfig>
 8003452:	e00f      	b.n	8003474 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003458:	b29a      	uxth	r2, r3
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003462:	b2da      	uxtb	r2, r3
 8003464:	8979      	ldrh	r1, [r7, #10]
 8003466:	2300      	movs	r3, #0
 8003468:	9300      	str	r3, [sp, #0]
 800346a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800346e:	68f8      	ldr	r0, [r7, #12]
 8003470:	f000 faac 	bl	80039cc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003474:	697a      	ldr	r2, [r7, #20]
 8003476:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003478:	68f8      	ldr	r0, [r7, #12]
 800347a:	f000 f94b 	bl	8003714 <I2C_WaitOnTXISFlagUntilTimeout>
 800347e:	4603      	mov	r3, r0
 8003480:	2b00      	cmp	r3, #0
 8003482:	d001      	beq.n	8003488 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003484:	2301      	movs	r3, #1
 8003486:	e07b      	b.n	8003580 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800348c:	781a      	ldrb	r2, [r3, #0]
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003498:	1c5a      	adds	r2, r3, #1
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034a2:	b29b      	uxth	r3, r3
 80034a4:	3b01      	subs	r3, #1
 80034a6:	b29a      	uxth	r2, r3
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034b0:	3b01      	subs	r3, #1
 80034b2:	b29a      	uxth	r2, r3
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034bc:	b29b      	uxth	r3, r3
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d034      	beq.n	800352c <HAL_I2C_Mem_Write+0x1c8>
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d130      	bne.n	800352c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80034ca:	697b      	ldr	r3, [r7, #20]
 80034cc:	9300      	str	r3, [sp, #0]
 80034ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034d0:	2200      	movs	r2, #0
 80034d2:	2180      	movs	r1, #128	; 0x80
 80034d4:	68f8      	ldr	r0, [r7, #12]
 80034d6:	f000 f8dd 	bl	8003694 <I2C_WaitOnFlagUntilTimeout>
 80034da:	4603      	mov	r3, r0
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d001      	beq.n	80034e4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80034e0:	2301      	movs	r3, #1
 80034e2:	e04d      	b.n	8003580 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034e8:	b29b      	uxth	r3, r3
 80034ea:	2bff      	cmp	r3, #255	; 0xff
 80034ec:	d90e      	bls.n	800350c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	22ff      	movs	r2, #255	; 0xff
 80034f2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034f8:	b2da      	uxtb	r2, r3
 80034fa:	8979      	ldrh	r1, [r7, #10]
 80034fc:	2300      	movs	r3, #0
 80034fe:	9300      	str	r3, [sp, #0]
 8003500:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003504:	68f8      	ldr	r0, [r7, #12]
 8003506:	f000 fa61 	bl	80039cc <I2C_TransferConfig>
 800350a:	e00f      	b.n	800352c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003510:	b29a      	uxth	r2, r3
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800351a:	b2da      	uxtb	r2, r3
 800351c:	8979      	ldrh	r1, [r7, #10]
 800351e:	2300      	movs	r3, #0
 8003520:	9300      	str	r3, [sp, #0]
 8003522:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003526:	68f8      	ldr	r0, [r7, #12]
 8003528:	f000 fa50 	bl	80039cc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003530:	b29b      	uxth	r3, r3
 8003532:	2b00      	cmp	r3, #0
 8003534:	d19e      	bne.n	8003474 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003536:	697a      	ldr	r2, [r7, #20]
 8003538:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800353a:	68f8      	ldr	r0, [r7, #12]
 800353c:	f000 f92a 	bl	8003794 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003540:	4603      	mov	r3, r0
 8003542:	2b00      	cmp	r3, #0
 8003544:	d001      	beq.n	800354a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003546:	2301      	movs	r3, #1
 8003548:	e01a      	b.n	8003580 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	2220      	movs	r2, #32
 8003550:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	6859      	ldr	r1, [r3, #4]
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	681a      	ldr	r2, [r3, #0]
 800355c:	4b0a      	ldr	r3, [pc, #40]	; (8003588 <HAL_I2C_Mem_Write+0x224>)
 800355e:	400b      	ands	r3, r1
 8003560:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	2220      	movs	r2, #32
 8003566:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	2200      	movs	r2, #0
 800356e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	2200      	movs	r2, #0
 8003576:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800357a:	2300      	movs	r3, #0
 800357c:	e000      	b.n	8003580 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800357e:	2302      	movs	r3, #2
  }
}
 8003580:	4618      	mov	r0, r3
 8003582:	3718      	adds	r7, #24
 8003584:	46bd      	mov	sp, r7
 8003586:	bd80      	pop	{r7, pc}
 8003588:	fe00e800 	.word	0xfe00e800

0800358c <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 800358c:	b480      	push	{r7}
 800358e:	b083      	sub	sp, #12
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 8003598:	4618      	mov	r0, r3
 800359a:	370c      	adds	r7, #12
 800359c:	46bd      	mov	sp, r7
 800359e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a2:	4770      	bx	lr

080035a4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b086      	sub	sp, #24
 80035a8:	af02      	add	r7, sp, #8
 80035aa:	60f8      	str	r0, [r7, #12]
 80035ac:	4608      	mov	r0, r1
 80035ae:	4611      	mov	r1, r2
 80035b0:	461a      	mov	r2, r3
 80035b2:	4603      	mov	r3, r0
 80035b4:	817b      	strh	r3, [r7, #10]
 80035b6:	460b      	mov	r3, r1
 80035b8:	813b      	strh	r3, [r7, #8]
 80035ba:	4613      	mov	r3, r2
 80035bc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80035be:	88fb      	ldrh	r3, [r7, #6]
 80035c0:	b2da      	uxtb	r2, r3
 80035c2:	8979      	ldrh	r1, [r7, #10]
 80035c4:	4b20      	ldr	r3, [pc, #128]	; (8003648 <I2C_RequestMemoryWrite+0xa4>)
 80035c6:	9300      	str	r3, [sp, #0]
 80035c8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80035cc:	68f8      	ldr	r0, [r7, #12]
 80035ce:	f000 f9fd 	bl	80039cc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80035d2:	69fa      	ldr	r2, [r7, #28]
 80035d4:	69b9      	ldr	r1, [r7, #24]
 80035d6:	68f8      	ldr	r0, [r7, #12]
 80035d8:	f000 f89c 	bl	8003714 <I2C_WaitOnTXISFlagUntilTimeout>
 80035dc:	4603      	mov	r3, r0
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d001      	beq.n	80035e6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80035e2:	2301      	movs	r3, #1
 80035e4:	e02c      	b.n	8003640 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80035e6:	88fb      	ldrh	r3, [r7, #6]
 80035e8:	2b01      	cmp	r3, #1
 80035ea:	d105      	bne.n	80035f8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80035ec:	893b      	ldrh	r3, [r7, #8]
 80035ee:	b2da      	uxtb	r2, r3
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	629a      	str	r2, [r3, #40]	; 0x28
 80035f6:	e015      	b.n	8003624 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80035f8:	893b      	ldrh	r3, [r7, #8]
 80035fa:	0a1b      	lsrs	r3, r3, #8
 80035fc:	b29b      	uxth	r3, r3
 80035fe:	b2da      	uxtb	r2, r3
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003606:	69fa      	ldr	r2, [r7, #28]
 8003608:	69b9      	ldr	r1, [r7, #24]
 800360a:	68f8      	ldr	r0, [r7, #12]
 800360c:	f000 f882 	bl	8003714 <I2C_WaitOnTXISFlagUntilTimeout>
 8003610:	4603      	mov	r3, r0
 8003612:	2b00      	cmp	r3, #0
 8003614:	d001      	beq.n	800361a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8003616:	2301      	movs	r3, #1
 8003618:	e012      	b.n	8003640 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800361a:	893b      	ldrh	r3, [r7, #8]
 800361c:	b2da      	uxtb	r2, r3
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003624:	69fb      	ldr	r3, [r7, #28]
 8003626:	9300      	str	r3, [sp, #0]
 8003628:	69bb      	ldr	r3, [r7, #24]
 800362a:	2200      	movs	r2, #0
 800362c:	2180      	movs	r1, #128	; 0x80
 800362e:	68f8      	ldr	r0, [r7, #12]
 8003630:	f000 f830 	bl	8003694 <I2C_WaitOnFlagUntilTimeout>
 8003634:	4603      	mov	r3, r0
 8003636:	2b00      	cmp	r3, #0
 8003638:	d001      	beq.n	800363e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800363a:	2301      	movs	r3, #1
 800363c:	e000      	b.n	8003640 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800363e:	2300      	movs	r3, #0
}
 8003640:	4618      	mov	r0, r3
 8003642:	3710      	adds	r7, #16
 8003644:	46bd      	mov	sp, r7
 8003646:	bd80      	pop	{r7, pc}
 8003648:	80002000 	.word	0x80002000

0800364c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800364c:	b480      	push	{r7}
 800364e:	b083      	sub	sp, #12
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	699b      	ldr	r3, [r3, #24]
 800365a:	f003 0302 	and.w	r3, r3, #2
 800365e:	2b02      	cmp	r3, #2
 8003660:	d103      	bne.n	800366a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	2200      	movs	r2, #0
 8003668:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	699b      	ldr	r3, [r3, #24]
 8003670:	f003 0301 	and.w	r3, r3, #1
 8003674:	2b01      	cmp	r3, #1
 8003676:	d007      	beq.n	8003688 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	699a      	ldr	r2, [r3, #24]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f042 0201 	orr.w	r2, r2, #1
 8003686:	619a      	str	r2, [r3, #24]
  }
}
 8003688:	bf00      	nop
 800368a:	370c      	adds	r7, #12
 800368c:	46bd      	mov	sp, r7
 800368e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003692:	4770      	bx	lr

08003694 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b084      	sub	sp, #16
 8003698:	af00      	add	r7, sp, #0
 800369a:	60f8      	str	r0, [r7, #12]
 800369c:	60b9      	str	r1, [r7, #8]
 800369e:	603b      	str	r3, [r7, #0]
 80036a0:	4613      	mov	r3, r2
 80036a2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80036a4:	e022      	b.n	80036ec <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036ac:	d01e      	beq.n	80036ec <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036ae:	f7fe faa3 	bl	8001bf8 <HAL_GetTick>
 80036b2:	4602      	mov	r2, r0
 80036b4:	69bb      	ldr	r3, [r7, #24]
 80036b6:	1ad3      	subs	r3, r2, r3
 80036b8:	683a      	ldr	r2, [r7, #0]
 80036ba:	429a      	cmp	r2, r3
 80036bc:	d302      	bcc.n	80036c4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d113      	bne.n	80036ec <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036c8:	f043 0220 	orr.w	r2, r3, #32
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	2220      	movs	r2, #32
 80036d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	2200      	movs	r2, #0
 80036dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	2200      	movs	r2, #0
 80036e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80036e8:	2301      	movs	r3, #1
 80036ea:	e00f      	b.n	800370c <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	699a      	ldr	r2, [r3, #24]
 80036f2:	68bb      	ldr	r3, [r7, #8]
 80036f4:	4013      	ands	r3, r2
 80036f6:	68ba      	ldr	r2, [r7, #8]
 80036f8:	429a      	cmp	r2, r3
 80036fa:	bf0c      	ite	eq
 80036fc:	2301      	moveq	r3, #1
 80036fe:	2300      	movne	r3, #0
 8003700:	b2db      	uxtb	r3, r3
 8003702:	461a      	mov	r2, r3
 8003704:	79fb      	ldrb	r3, [r7, #7]
 8003706:	429a      	cmp	r2, r3
 8003708:	d0cd      	beq.n	80036a6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800370a:	2300      	movs	r3, #0
}
 800370c:	4618      	mov	r0, r3
 800370e:	3710      	adds	r7, #16
 8003710:	46bd      	mov	sp, r7
 8003712:	bd80      	pop	{r7, pc}

08003714 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b084      	sub	sp, #16
 8003718:	af00      	add	r7, sp, #0
 800371a:	60f8      	str	r0, [r7, #12]
 800371c:	60b9      	str	r1, [r7, #8]
 800371e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003720:	e02c      	b.n	800377c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003722:	687a      	ldr	r2, [r7, #4]
 8003724:	68b9      	ldr	r1, [r7, #8]
 8003726:	68f8      	ldr	r0, [r7, #12]
 8003728:	f000 f870 	bl	800380c <I2C_IsErrorOccurred>
 800372c:	4603      	mov	r3, r0
 800372e:	2b00      	cmp	r3, #0
 8003730:	d001      	beq.n	8003736 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003732:	2301      	movs	r3, #1
 8003734:	e02a      	b.n	800378c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003736:	68bb      	ldr	r3, [r7, #8]
 8003738:	f1b3 3fff 	cmp.w	r3, #4294967295
 800373c:	d01e      	beq.n	800377c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800373e:	f7fe fa5b 	bl	8001bf8 <HAL_GetTick>
 8003742:	4602      	mov	r2, r0
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	1ad3      	subs	r3, r2, r3
 8003748:	68ba      	ldr	r2, [r7, #8]
 800374a:	429a      	cmp	r2, r3
 800374c:	d302      	bcc.n	8003754 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800374e:	68bb      	ldr	r3, [r7, #8]
 8003750:	2b00      	cmp	r3, #0
 8003752:	d113      	bne.n	800377c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003758:	f043 0220 	orr.w	r2, r3, #32
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	2220      	movs	r2, #32
 8003764:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	2200      	movs	r2, #0
 800376c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	2200      	movs	r2, #0
 8003774:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003778:	2301      	movs	r3, #1
 800377a:	e007      	b.n	800378c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	699b      	ldr	r3, [r3, #24]
 8003782:	f003 0302 	and.w	r3, r3, #2
 8003786:	2b02      	cmp	r3, #2
 8003788:	d1cb      	bne.n	8003722 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800378a:	2300      	movs	r3, #0
}
 800378c:	4618      	mov	r0, r3
 800378e:	3710      	adds	r7, #16
 8003790:	46bd      	mov	sp, r7
 8003792:	bd80      	pop	{r7, pc}

08003794 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b084      	sub	sp, #16
 8003798:	af00      	add	r7, sp, #0
 800379a:	60f8      	str	r0, [r7, #12]
 800379c:	60b9      	str	r1, [r7, #8]
 800379e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80037a0:	e028      	b.n	80037f4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80037a2:	687a      	ldr	r2, [r7, #4]
 80037a4:	68b9      	ldr	r1, [r7, #8]
 80037a6:	68f8      	ldr	r0, [r7, #12]
 80037a8:	f000 f830 	bl	800380c <I2C_IsErrorOccurred>
 80037ac:	4603      	mov	r3, r0
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d001      	beq.n	80037b6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80037b2:	2301      	movs	r3, #1
 80037b4:	e026      	b.n	8003804 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037b6:	f7fe fa1f 	bl	8001bf8 <HAL_GetTick>
 80037ba:	4602      	mov	r2, r0
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	1ad3      	subs	r3, r2, r3
 80037c0:	68ba      	ldr	r2, [r7, #8]
 80037c2:	429a      	cmp	r2, r3
 80037c4:	d302      	bcc.n	80037cc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80037c6:	68bb      	ldr	r3, [r7, #8]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d113      	bne.n	80037f4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037d0:	f043 0220 	orr.w	r2, r3, #32
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	2220      	movs	r2, #32
 80037dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	2200      	movs	r2, #0
 80037e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	2200      	movs	r2, #0
 80037ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80037f0:	2301      	movs	r3, #1
 80037f2:	e007      	b.n	8003804 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	699b      	ldr	r3, [r3, #24]
 80037fa:	f003 0320 	and.w	r3, r3, #32
 80037fe:	2b20      	cmp	r3, #32
 8003800:	d1cf      	bne.n	80037a2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003802:	2300      	movs	r3, #0
}
 8003804:	4618      	mov	r0, r3
 8003806:	3710      	adds	r7, #16
 8003808:	46bd      	mov	sp, r7
 800380a:	bd80      	pop	{r7, pc}

0800380c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	b08a      	sub	sp, #40	; 0x28
 8003810:	af00      	add	r7, sp, #0
 8003812:	60f8      	str	r0, [r7, #12]
 8003814:	60b9      	str	r1, [r7, #8]
 8003816:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003818:	2300      	movs	r3, #0
 800381a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	699b      	ldr	r3, [r3, #24]
 8003824:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003826:	2300      	movs	r3, #0
 8003828:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800382e:	69bb      	ldr	r3, [r7, #24]
 8003830:	f003 0310 	and.w	r3, r3, #16
 8003834:	2b00      	cmp	r3, #0
 8003836:	d068      	beq.n	800390a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	2210      	movs	r2, #16
 800383e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003840:	e049      	b.n	80038d6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003842:	68bb      	ldr	r3, [r7, #8]
 8003844:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003848:	d045      	beq.n	80038d6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800384a:	f7fe f9d5 	bl	8001bf8 <HAL_GetTick>
 800384e:	4602      	mov	r2, r0
 8003850:	69fb      	ldr	r3, [r7, #28]
 8003852:	1ad3      	subs	r3, r2, r3
 8003854:	68ba      	ldr	r2, [r7, #8]
 8003856:	429a      	cmp	r2, r3
 8003858:	d302      	bcc.n	8003860 <I2C_IsErrorOccurred+0x54>
 800385a:	68bb      	ldr	r3, [r7, #8]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d13a      	bne.n	80038d6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	685b      	ldr	r3, [r3, #4]
 8003866:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800386a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003872:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	699b      	ldr	r3, [r3, #24]
 800387a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800387e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003882:	d121      	bne.n	80038c8 <I2C_IsErrorOccurred+0xbc>
 8003884:	697b      	ldr	r3, [r7, #20]
 8003886:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800388a:	d01d      	beq.n	80038c8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800388c:	7cfb      	ldrb	r3, [r7, #19]
 800388e:	2b20      	cmp	r3, #32
 8003890:	d01a      	beq.n	80038c8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	685a      	ldr	r2, [r3, #4]
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80038a0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80038a2:	f7fe f9a9 	bl	8001bf8 <HAL_GetTick>
 80038a6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80038a8:	e00e      	b.n	80038c8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80038aa:	f7fe f9a5 	bl	8001bf8 <HAL_GetTick>
 80038ae:	4602      	mov	r2, r0
 80038b0:	69fb      	ldr	r3, [r7, #28]
 80038b2:	1ad3      	subs	r3, r2, r3
 80038b4:	2b19      	cmp	r3, #25
 80038b6:	d907      	bls.n	80038c8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 80038b8:	6a3b      	ldr	r3, [r7, #32]
 80038ba:	f043 0320 	orr.w	r3, r3, #32
 80038be:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80038c0:	2301      	movs	r3, #1
 80038c2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 80038c6:	e006      	b.n	80038d6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	699b      	ldr	r3, [r3, #24]
 80038ce:	f003 0320 	and.w	r3, r3, #32
 80038d2:	2b20      	cmp	r3, #32
 80038d4:	d1e9      	bne.n	80038aa <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	699b      	ldr	r3, [r3, #24]
 80038dc:	f003 0320 	and.w	r3, r3, #32
 80038e0:	2b20      	cmp	r3, #32
 80038e2:	d003      	beq.n	80038ec <I2C_IsErrorOccurred+0xe0>
 80038e4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d0aa      	beq.n	8003842 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80038ec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d103      	bne.n	80038fc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	2220      	movs	r2, #32
 80038fa:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80038fc:	6a3b      	ldr	r3, [r7, #32]
 80038fe:	f043 0304 	orr.w	r3, r3, #4
 8003902:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003904:	2301      	movs	r3, #1
 8003906:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	699b      	ldr	r3, [r3, #24]
 8003910:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003912:	69bb      	ldr	r3, [r7, #24]
 8003914:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003918:	2b00      	cmp	r3, #0
 800391a:	d00b      	beq.n	8003934 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800391c:	6a3b      	ldr	r3, [r7, #32]
 800391e:	f043 0301 	orr.w	r3, r3, #1
 8003922:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f44f 7280 	mov.w	r2, #256	; 0x100
 800392c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800392e:	2301      	movs	r3, #1
 8003930:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003934:	69bb      	ldr	r3, [r7, #24]
 8003936:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800393a:	2b00      	cmp	r3, #0
 800393c:	d00b      	beq.n	8003956 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800393e:	6a3b      	ldr	r3, [r7, #32]
 8003940:	f043 0308 	orr.w	r3, r3, #8
 8003944:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800394e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003950:	2301      	movs	r3, #1
 8003952:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003956:	69bb      	ldr	r3, [r7, #24]
 8003958:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800395c:	2b00      	cmp	r3, #0
 800395e:	d00b      	beq.n	8003978 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003960:	6a3b      	ldr	r3, [r7, #32]
 8003962:	f043 0302 	orr.w	r3, r3, #2
 8003966:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003970:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003972:	2301      	movs	r3, #1
 8003974:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8003978:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800397c:	2b00      	cmp	r3, #0
 800397e:	d01c      	beq.n	80039ba <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003980:	68f8      	ldr	r0, [r7, #12]
 8003982:	f7ff fe63 	bl	800364c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	6859      	ldr	r1, [r3, #4]
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681a      	ldr	r2, [r3, #0]
 8003990:	4b0d      	ldr	r3, [pc, #52]	; (80039c8 <I2C_IsErrorOccurred+0x1bc>)
 8003992:	400b      	ands	r3, r1
 8003994:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800399a:	6a3b      	ldr	r3, [r7, #32]
 800399c:	431a      	orrs	r2, r3
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	2220      	movs	r2, #32
 80039a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	2200      	movs	r2, #0
 80039ae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	2200      	movs	r2, #0
 80039b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80039ba:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80039be:	4618      	mov	r0, r3
 80039c0:	3728      	adds	r7, #40	; 0x28
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bd80      	pop	{r7, pc}
 80039c6:	bf00      	nop
 80039c8:	fe00e800 	.word	0xfe00e800

080039cc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80039cc:	b480      	push	{r7}
 80039ce:	b087      	sub	sp, #28
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	60f8      	str	r0, [r7, #12]
 80039d4:	607b      	str	r3, [r7, #4]
 80039d6:	460b      	mov	r3, r1
 80039d8:	817b      	strh	r3, [r7, #10]
 80039da:	4613      	mov	r3, r2
 80039dc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80039de:	897b      	ldrh	r3, [r7, #10]
 80039e0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80039e4:	7a7b      	ldrb	r3, [r7, #9]
 80039e6:	041b      	lsls	r3, r3, #16
 80039e8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80039ec:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80039f2:	6a3b      	ldr	r3, [r7, #32]
 80039f4:	4313      	orrs	r3, r2
 80039f6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80039fa:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	685a      	ldr	r2, [r3, #4]
 8003a02:	6a3b      	ldr	r3, [r7, #32]
 8003a04:	0d5b      	lsrs	r3, r3, #21
 8003a06:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8003a0a:	4b08      	ldr	r3, [pc, #32]	; (8003a2c <I2C_TransferConfig+0x60>)
 8003a0c:	430b      	orrs	r3, r1
 8003a0e:	43db      	mvns	r3, r3
 8003a10:	ea02 0103 	and.w	r1, r2, r3
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	697a      	ldr	r2, [r7, #20]
 8003a1a:	430a      	orrs	r2, r1
 8003a1c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003a1e:	bf00      	nop
 8003a20:	371c      	adds	r7, #28
 8003a22:	46bd      	mov	sp, r7
 8003a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a28:	4770      	bx	lr
 8003a2a:	bf00      	nop
 8003a2c:	03ff63ff 	.word	0x03ff63ff

08003a30 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003a30:	b480      	push	{r7}
 8003a32:	b083      	sub	sp, #12
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
 8003a38:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003a40:	b2db      	uxtb	r3, r3
 8003a42:	2b20      	cmp	r3, #32
 8003a44:	d138      	bne.n	8003ab8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003a4c:	2b01      	cmp	r3, #1
 8003a4e:	d101      	bne.n	8003a54 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003a50:	2302      	movs	r3, #2
 8003a52:	e032      	b.n	8003aba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2201      	movs	r2, #1
 8003a58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2224      	movs	r2, #36	; 0x24
 8003a60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	681a      	ldr	r2, [r3, #0]
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f022 0201 	bic.w	r2, r2, #1
 8003a72:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	681a      	ldr	r2, [r3, #0]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003a82:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	6819      	ldr	r1, [r3, #0]
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	683a      	ldr	r2, [r7, #0]
 8003a90:	430a      	orrs	r2, r1
 8003a92:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	681a      	ldr	r2, [r3, #0]
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f042 0201 	orr.w	r2, r2, #1
 8003aa2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2220      	movs	r2, #32
 8003aa8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2200      	movs	r2, #0
 8003ab0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	e000      	b.n	8003aba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003ab8:	2302      	movs	r3, #2
  }
}
 8003aba:	4618      	mov	r0, r3
 8003abc:	370c      	adds	r7, #12
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac4:	4770      	bx	lr

08003ac6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003ac6:	b480      	push	{r7}
 8003ac8:	b085      	sub	sp, #20
 8003aca:	af00      	add	r7, sp, #0
 8003acc:	6078      	str	r0, [r7, #4]
 8003ace:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003ad6:	b2db      	uxtb	r3, r3
 8003ad8:	2b20      	cmp	r3, #32
 8003ada:	d139      	bne.n	8003b50 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003ae2:	2b01      	cmp	r3, #1
 8003ae4:	d101      	bne.n	8003aea <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003ae6:	2302      	movs	r3, #2
 8003ae8:	e033      	b.n	8003b52 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	2201      	movs	r2, #1
 8003aee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	2224      	movs	r2, #36	; 0x24
 8003af6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	681a      	ldr	r2, [r3, #0]
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f022 0201 	bic.w	r2, r2, #1
 8003b08:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003b18:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	021b      	lsls	r3, r3, #8
 8003b1e:	68fa      	ldr	r2, [r7, #12]
 8003b20:	4313      	orrs	r3, r2
 8003b22:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	68fa      	ldr	r2, [r7, #12]
 8003b2a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	681a      	ldr	r2, [r3, #0]
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f042 0201 	orr.w	r2, r2, #1
 8003b3a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2220      	movs	r2, #32
 8003b40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2200      	movs	r2, #0
 8003b48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	e000      	b.n	8003b52 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003b50:	2302      	movs	r3, #2
  }
}
 8003b52:	4618      	mov	r0, r3
 8003b54:	3714      	adds	r7, #20
 8003b56:	46bd      	mov	sp, r7
 8003b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5c:	4770      	bx	lr

08003b5e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003b5e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b60:	b08f      	sub	sp, #60	; 0x3c
 8003b62:	af0a      	add	r7, sp, #40	; 0x28
 8003b64:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d101      	bne.n	8003b70 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003b6c:	2301      	movs	r3, #1
 8003b6e:	e116      	b.n	8003d9e <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8003b7c:	b2db      	uxtb	r3, r3
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d106      	bne.n	8003b90 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2200      	movs	r2, #0
 8003b86:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003b8a:	6878      	ldr	r0, [r7, #4]
 8003b8c:	f7fd fdc4 	bl	8001718 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2203      	movs	r2, #3
 8003b94:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003b98:	68bb      	ldr	r3, [r7, #8]
 8003b9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d102      	bne.n	8003baa <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	4618      	mov	r0, r3
 8003bb0:	f003 f9cc 	bl	8006f4c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	603b      	str	r3, [r7, #0]
 8003bba:	687e      	ldr	r6, [r7, #4]
 8003bbc:	466d      	mov	r5, sp
 8003bbe:	f106 0410 	add.w	r4, r6, #16
 8003bc2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003bc4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003bc6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003bc8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003bca:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003bce:	e885 0003 	stmia.w	r5, {r0, r1}
 8003bd2:	1d33      	adds	r3, r6, #4
 8003bd4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003bd6:	6838      	ldr	r0, [r7, #0]
 8003bd8:	f003 f960 	bl	8006e9c <USB_CoreInit>
 8003bdc:	4603      	mov	r3, r0
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d005      	beq.n	8003bee <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	2202      	movs	r2, #2
 8003be6:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003bea:	2301      	movs	r3, #1
 8003bec:	e0d7      	b.n	8003d9e <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	2100      	movs	r1, #0
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	f003 f9ba 	bl	8006f6e <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	73fb      	strb	r3, [r7, #15]
 8003bfe:	e04a      	b.n	8003c96 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003c00:	7bfa      	ldrb	r2, [r7, #15]
 8003c02:	6879      	ldr	r1, [r7, #4]
 8003c04:	4613      	mov	r3, r2
 8003c06:	00db      	lsls	r3, r3, #3
 8003c08:	4413      	add	r3, r2
 8003c0a:	009b      	lsls	r3, r3, #2
 8003c0c:	440b      	add	r3, r1
 8003c0e:	333d      	adds	r3, #61	; 0x3d
 8003c10:	2201      	movs	r2, #1
 8003c12:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003c14:	7bfa      	ldrb	r2, [r7, #15]
 8003c16:	6879      	ldr	r1, [r7, #4]
 8003c18:	4613      	mov	r3, r2
 8003c1a:	00db      	lsls	r3, r3, #3
 8003c1c:	4413      	add	r3, r2
 8003c1e:	009b      	lsls	r3, r3, #2
 8003c20:	440b      	add	r3, r1
 8003c22:	333c      	adds	r3, #60	; 0x3c
 8003c24:	7bfa      	ldrb	r2, [r7, #15]
 8003c26:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003c28:	7bfa      	ldrb	r2, [r7, #15]
 8003c2a:	7bfb      	ldrb	r3, [r7, #15]
 8003c2c:	b298      	uxth	r0, r3
 8003c2e:	6879      	ldr	r1, [r7, #4]
 8003c30:	4613      	mov	r3, r2
 8003c32:	00db      	lsls	r3, r3, #3
 8003c34:	4413      	add	r3, r2
 8003c36:	009b      	lsls	r3, r3, #2
 8003c38:	440b      	add	r3, r1
 8003c3a:	3344      	adds	r3, #68	; 0x44
 8003c3c:	4602      	mov	r2, r0
 8003c3e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003c40:	7bfa      	ldrb	r2, [r7, #15]
 8003c42:	6879      	ldr	r1, [r7, #4]
 8003c44:	4613      	mov	r3, r2
 8003c46:	00db      	lsls	r3, r3, #3
 8003c48:	4413      	add	r3, r2
 8003c4a:	009b      	lsls	r3, r3, #2
 8003c4c:	440b      	add	r3, r1
 8003c4e:	3340      	adds	r3, #64	; 0x40
 8003c50:	2200      	movs	r2, #0
 8003c52:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003c54:	7bfa      	ldrb	r2, [r7, #15]
 8003c56:	6879      	ldr	r1, [r7, #4]
 8003c58:	4613      	mov	r3, r2
 8003c5a:	00db      	lsls	r3, r3, #3
 8003c5c:	4413      	add	r3, r2
 8003c5e:	009b      	lsls	r3, r3, #2
 8003c60:	440b      	add	r3, r1
 8003c62:	3348      	adds	r3, #72	; 0x48
 8003c64:	2200      	movs	r2, #0
 8003c66:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003c68:	7bfa      	ldrb	r2, [r7, #15]
 8003c6a:	6879      	ldr	r1, [r7, #4]
 8003c6c:	4613      	mov	r3, r2
 8003c6e:	00db      	lsls	r3, r3, #3
 8003c70:	4413      	add	r3, r2
 8003c72:	009b      	lsls	r3, r3, #2
 8003c74:	440b      	add	r3, r1
 8003c76:	334c      	adds	r3, #76	; 0x4c
 8003c78:	2200      	movs	r2, #0
 8003c7a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003c7c:	7bfa      	ldrb	r2, [r7, #15]
 8003c7e:	6879      	ldr	r1, [r7, #4]
 8003c80:	4613      	mov	r3, r2
 8003c82:	00db      	lsls	r3, r3, #3
 8003c84:	4413      	add	r3, r2
 8003c86:	009b      	lsls	r3, r3, #2
 8003c88:	440b      	add	r3, r1
 8003c8a:	3354      	adds	r3, #84	; 0x54
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c90:	7bfb      	ldrb	r3, [r7, #15]
 8003c92:	3301      	adds	r3, #1
 8003c94:	73fb      	strb	r3, [r7, #15]
 8003c96:	7bfa      	ldrb	r2, [r7, #15]
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	685b      	ldr	r3, [r3, #4]
 8003c9c:	429a      	cmp	r2, r3
 8003c9e:	d3af      	bcc.n	8003c00 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	73fb      	strb	r3, [r7, #15]
 8003ca4:	e044      	b.n	8003d30 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003ca6:	7bfa      	ldrb	r2, [r7, #15]
 8003ca8:	6879      	ldr	r1, [r7, #4]
 8003caa:	4613      	mov	r3, r2
 8003cac:	00db      	lsls	r3, r3, #3
 8003cae:	4413      	add	r3, r2
 8003cb0:	009b      	lsls	r3, r3, #2
 8003cb2:	440b      	add	r3, r1
 8003cb4:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8003cb8:	2200      	movs	r2, #0
 8003cba:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003cbc:	7bfa      	ldrb	r2, [r7, #15]
 8003cbe:	6879      	ldr	r1, [r7, #4]
 8003cc0:	4613      	mov	r3, r2
 8003cc2:	00db      	lsls	r3, r3, #3
 8003cc4:	4413      	add	r3, r2
 8003cc6:	009b      	lsls	r3, r3, #2
 8003cc8:	440b      	add	r3, r1
 8003cca:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8003cce:	7bfa      	ldrb	r2, [r7, #15]
 8003cd0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003cd2:	7bfa      	ldrb	r2, [r7, #15]
 8003cd4:	6879      	ldr	r1, [r7, #4]
 8003cd6:	4613      	mov	r3, r2
 8003cd8:	00db      	lsls	r3, r3, #3
 8003cda:	4413      	add	r3, r2
 8003cdc:	009b      	lsls	r3, r3, #2
 8003cde:	440b      	add	r3, r1
 8003ce0:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003ce8:	7bfa      	ldrb	r2, [r7, #15]
 8003cea:	6879      	ldr	r1, [r7, #4]
 8003cec:	4613      	mov	r3, r2
 8003cee:	00db      	lsls	r3, r3, #3
 8003cf0:	4413      	add	r3, r2
 8003cf2:	009b      	lsls	r3, r3, #2
 8003cf4:	440b      	add	r3, r1
 8003cf6:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003cfe:	7bfa      	ldrb	r2, [r7, #15]
 8003d00:	6879      	ldr	r1, [r7, #4]
 8003d02:	4613      	mov	r3, r2
 8003d04:	00db      	lsls	r3, r3, #3
 8003d06:	4413      	add	r3, r2
 8003d08:	009b      	lsls	r3, r3, #2
 8003d0a:	440b      	add	r3, r1
 8003d0c:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8003d10:	2200      	movs	r2, #0
 8003d12:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003d14:	7bfa      	ldrb	r2, [r7, #15]
 8003d16:	6879      	ldr	r1, [r7, #4]
 8003d18:	4613      	mov	r3, r2
 8003d1a:	00db      	lsls	r3, r3, #3
 8003d1c:	4413      	add	r3, r2
 8003d1e:	009b      	lsls	r3, r3, #2
 8003d20:	440b      	add	r3, r1
 8003d22:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8003d26:	2200      	movs	r2, #0
 8003d28:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003d2a:	7bfb      	ldrb	r3, [r7, #15]
 8003d2c:	3301      	adds	r3, #1
 8003d2e:	73fb      	strb	r3, [r7, #15]
 8003d30:	7bfa      	ldrb	r2, [r7, #15]
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	685b      	ldr	r3, [r3, #4]
 8003d36:	429a      	cmp	r2, r3
 8003d38:	d3b5      	bcc.n	8003ca6 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	603b      	str	r3, [r7, #0]
 8003d40:	687e      	ldr	r6, [r7, #4]
 8003d42:	466d      	mov	r5, sp
 8003d44:	f106 0410 	add.w	r4, r6, #16
 8003d48:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003d4a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003d4c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003d4e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003d50:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003d54:	e885 0003 	stmia.w	r5, {r0, r1}
 8003d58:	1d33      	adds	r3, r6, #4
 8003d5a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003d5c:	6838      	ldr	r0, [r7, #0]
 8003d5e:	f003 f953 	bl	8007008 <USB_DevInit>
 8003d62:	4603      	mov	r3, r0
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d005      	beq.n	8003d74 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2202      	movs	r2, #2
 8003d6c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003d70:	2301      	movs	r3, #1
 8003d72:	e014      	b.n	8003d9e <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2200      	movs	r2, #0
 8003d78:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2201      	movs	r2, #1
 8003d80:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d88:	2b01      	cmp	r3, #1
 8003d8a:	d102      	bne.n	8003d92 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003d8c:	6878      	ldr	r0, [r7, #4]
 8003d8e:	f000 f80b 	bl	8003da8 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	4618      	mov	r0, r3
 8003d98:	f003 fb11 	bl	80073be <USB_DevDisconnect>

  return HAL_OK;
 8003d9c:	2300      	movs	r3, #0
}
 8003d9e:	4618      	mov	r0, r3
 8003da0:	3714      	adds	r7, #20
 8003da2:	46bd      	mov	sp, r7
 8003da4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08003da8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003da8:	b480      	push	{r7}
 8003daa:	b085      	sub	sp, #20
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2201      	movs	r2, #1
 8003dba:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	699b      	ldr	r3, [r3, #24]
 8003dca:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003dd6:	4b05      	ldr	r3, [pc, #20]	; (8003dec <HAL_PCDEx_ActivateLPM+0x44>)
 8003dd8:	4313      	orrs	r3, r2
 8003dda:	68fa      	ldr	r2, [r7, #12]
 8003ddc:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8003dde:	2300      	movs	r3, #0
}
 8003de0:	4618      	mov	r0, r3
 8003de2:	3714      	adds	r7, #20
 8003de4:	46bd      	mov	sp, r7
 8003de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dea:	4770      	bx	lr
 8003dec:	10000003 	.word	0x10000003

08003df0 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003df0:	b480      	push	{r7}
 8003df2:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003df4:	4b05      	ldr	r3, [pc, #20]	; (8003e0c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	4a04      	ldr	r2, [pc, #16]	; (8003e0c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003dfa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003dfe:	6013      	str	r3, [r2, #0]
}
 8003e00:	bf00      	nop
 8003e02:	46bd      	mov	sp, r7
 8003e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e08:	4770      	bx	lr
 8003e0a:	bf00      	nop
 8003e0c:	40007000 	.word	0x40007000

08003e10 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b082      	sub	sp, #8
 8003e14:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8003e16:	2300      	movs	r3, #0
 8003e18:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003e1a:	4b23      	ldr	r3, [pc, #140]	; (8003ea8 <HAL_PWREx_EnableOverDrive+0x98>)
 8003e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e1e:	4a22      	ldr	r2, [pc, #136]	; (8003ea8 <HAL_PWREx_EnableOverDrive+0x98>)
 8003e20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e24:	6413      	str	r3, [r2, #64]	; 0x40
 8003e26:	4b20      	ldr	r3, [pc, #128]	; (8003ea8 <HAL_PWREx_EnableOverDrive+0x98>)
 8003e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e2e:	603b      	str	r3, [r7, #0]
 8003e30:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003e32:	4b1e      	ldr	r3, [pc, #120]	; (8003eac <HAL_PWREx_EnableOverDrive+0x9c>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	4a1d      	ldr	r2, [pc, #116]	; (8003eac <HAL_PWREx_EnableOverDrive+0x9c>)
 8003e38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e3c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003e3e:	f7fd fedb 	bl	8001bf8 <HAL_GetTick>
 8003e42:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003e44:	e009      	b.n	8003e5a <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003e46:	f7fd fed7 	bl	8001bf8 <HAL_GetTick>
 8003e4a:	4602      	mov	r2, r0
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	1ad3      	subs	r3, r2, r3
 8003e50:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003e54:	d901      	bls.n	8003e5a <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8003e56:	2303      	movs	r3, #3
 8003e58:	e022      	b.n	8003ea0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003e5a:	4b14      	ldr	r3, [pc, #80]	; (8003eac <HAL_PWREx_EnableOverDrive+0x9c>)
 8003e5c:	685b      	ldr	r3, [r3, #4]
 8003e5e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e62:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e66:	d1ee      	bne.n	8003e46 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003e68:	4b10      	ldr	r3, [pc, #64]	; (8003eac <HAL_PWREx_EnableOverDrive+0x9c>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4a0f      	ldr	r2, [pc, #60]	; (8003eac <HAL_PWREx_EnableOverDrive+0x9c>)
 8003e6e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e72:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003e74:	f7fd fec0 	bl	8001bf8 <HAL_GetTick>
 8003e78:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003e7a:	e009      	b.n	8003e90 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003e7c:	f7fd febc 	bl	8001bf8 <HAL_GetTick>
 8003e80:	4602      	mov	r2, r0
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	1ad3      	subs	r3, r2, r3
 8003e86:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003e8a:	d901      	bls.n	8003e90 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8003e8c:	2303      	movs	r3, #3
 8003e8e:	e007      	b.n	8003ea0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003e90:	4b06      	ldr	r3, [pc, #24]	; (8003eac <HAL_PWREx_EnableOverDrive+0x9c>)
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e98:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003e9c:	d1ee      	bne.n	8003e7c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8003e9e:	2300      	movs	r3, #0
}
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	3708      	adds	r7, #8
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	bd80      	pop	{r7, pc}
 8003ea8:	40023800 	.word	0x40023800
 8003eac:	40007000 	.word	0x40007000

08003eb0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b086      	sub	sp, #24
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003eb8:	2300      	movs	r3, #0
 8003eba:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d101      	bne.n	8003ec6 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	e291      	b.n	80043ea <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f003 0301 	and.w	r3, r3, #1
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	f000 8087 	beq.w	8003fe2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003ed4:	4b96      	ldr	r3, [pc, #600]	; (8004130 <HAL_RCC_OscConfig+0x280>)
 8003ed6:	689b      	ldr	r3, [r3, #8]
 8003ed8:	f003 030c 	and.w	r3, r3, #12
 8003edc:	2b04      	cmp	r3, #4
 8003ede:	d00c      	beq.n	8003efa <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003ee0:	4b93      	ldr	r3, [pc, #588]	; (8004130 <HAL_RCC_OscConfig+0x280>)
 8003ee2:	689b      	ldr	r3, [r3, #8]
 8003ee4:	f003 030c 	and.w	r3, r3, #12
 8003ee8:	2b08      	cmp	r3, #8
 8003eea:	d112      	bne.n	8003f12 <HAL_RCC_OscConfig+0x62>
 8003eec:	4b90      	ldr	r3, [pc, #576]	; (8004130 <HAL_RCC_OscConfig+0x280>)
 8003eee:	685b      	ldr	r3, [r3, #4]
 8003ef0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ef4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003ef8:	d10b      	bne.n	8003f12 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003efa:	4b8d      	ldr	r3, [pc, #564]	; (8004130 <HAL_RCC_OscConfig+0x280>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d06c      	beq.n	8003fe0 <HAL_RCC_OscConfig+0x130>
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	685b      	ldr	r3, [r3, #4]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d168      	bne.n	8003fe0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003f0e:	2301      	movs	r3, #1
 8003f10:	e26b      	b.n	80043ea <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	685b      	ldr	r3, [r3, #4]
 8003f16:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f1a:	d106      	bne.n	8003f2a <HAL_RCC_OscConfig+0x7a>
 8003f1c:	4b84      	ldr	r3, [pc, #528]	; (8004130 <HAL_RCC_OscConfig+0x280>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	4a83      	ldr	r2, [pc, #524]	; (8004130 <HAL_RCC_OscConfig+0x280>)
 8003f22:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f26:	6013      	str	r3, [r2, #0]
 8003f28:	e02e      	b.n	8003f88 <HAL_RCC_OscConfig+0xd8>
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	685b      	ldr	r3, [r3, #4]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d10c      	bne.n	8003f4c <HAL_RCC_OscConfig+0x9c>
 8003f32:	4b7f      	ldr	r3, [pc, #508]	; (8004130 <HAL_RCC_OscConfig+0x280>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	4a7e      	ldr	r2, [pc, #504]	; (8004130 <HAL_RCC_OscConfig+0x280>)
 8003f38:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f3c:	6013      	str	r3, [r2, #0]
 8003f3e:	4b7c      	ldr	r3, [pc, #496]	; (8004130 <HAL_RCC_OscConfig+0x280>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	4a7b      	ldr	r2, [pc, #492]	; (8004130 <HAL_RCC_OscConfig+0x280>)
 8003f44:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f48:	6013      	str	r3, [r2, #0]
 8003f4a:	e01d      	b.n	8003f88 <HAL_RCC_OscConfig+0xd8>
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	685b      	ldr	r3, [r3, #4]
 8003f50:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003f54:	d10c      	bne.n	8003f70 <HAL_RCC_OscConfig+0xc0>
 8003f56:	4b76      	ldr	r3, [pc, #472]	; (8004130 <HAL_RCC_OscConfig+0x280>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	4a75      	ldr	r2, [pc, #468]	; (8004130 <HAL_RCC_OscConfig+0x280>)
 8003f5c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003f60:	6013      	str	r3, [r2, #0]
 8003f62:	4b73      	ldr	r3, [pc, #460]	; (8004130 <HAL_RCC_OscConfig+0x280>)
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	4a72      	ldr	r2, [pc, #456]	; (8004130 <HAL_RCC_OscConfig+0x280>)
 8003f68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f6c:	6013      	str	r3, [r2, #0]
 8003f6e:	e00b      	b.n	8003f88 <HAL_RCC_OscConfig+0xd8>
 8003f70:	4b6f      	ldr	r3, [pc, #444]	; (8004130 <HAL_RCC_OscConfig+0x280>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	4a6e      	ldr	r2, [pc, #440]	; (8004130 <HAL_RCC_OscConfig+0x280>)
 8003f76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f7a:	6013      	str	r3, [r2, #0]
 8003f7c:	4b6c      	ldr	r3, [pc, #432]	; (8004130 <HAL_RCC_OscConfig+0x280>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	4a6b      	ldr	r2, [pc, #428]	; (8004130 <HAL_RCC_OscConfig+0x280>)
 8003f82:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f86:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	685b      	ldr	r3, [r3, #4]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d013      	beq.n	8003fb8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f90:	f7fd fe32 	bl	8001bf8 <HAL_GetTick>
 8003f94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f96:	e008      	b.n	8003faa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f98:	f7fd fe2e 	bl	8001bf8 <HAL_GetTick>
 8003f9c:	4602      	mov	r2, r0
 8003f9e:	693b      	ldr	r3, [r7, #16]
 8003fa0:	1ad3      	subs	r3, r2, r3
 8003fa2:	2b64      	cmp	r3, #100	; 0x64
 8003fa4:	d901      	bls.n	8003faa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003fa6:	2303      	movs	r3, #3
 8003fa8:	e21f      	b.n	80043ea <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003faa:	4b61      	ldr	r3, [pc, #388]	; (8004130 <HAL_RCC_OscConfig+0x280>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d0f0      	beq.n	8003f98 <HAL_RCC_OscConfig+0xe8>
 8003fb6:	e014      	b.n	8003fe2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fb8:	f7fd fe1e 	bl	8001bf8 <HAL_GetTick>
 8003fbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003fbe:	e008      	b.n	8003fd2 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003fc0:	f7fd fe1a 	bl	8001bf8 <HAL_GetTick>
 8003fc4:	4602      	mov	r2, r0
 8003fc6:	693b      	ldr	r3, [r7, #16]
 8003fc8:	1ad3      	subs	r3, r2, r3
 8003fca:	2b64      	cmp	r3, #100	; 0x64
 8003fcc:	d901      	bls.n	8003fd2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003fce:	2303      	movs	r3, #3
 8003fd0:	e20b      	b.n	80043ea <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003fd2:	4b57      	ldr	r3, [pc, #348]	; (8004130 <HAL_RCC_OscConfig+0x280>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d1f0      	bne.n	8003fc0 <HAL_RCC_OscConfig+0x110>
 8003fde:	e000      	b.n	8003fe2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fe0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f003 0302 	and.w	r3, r3, #2
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d069      	beq.n	80040c2 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003fee:	4b50      	ldr	r3, [pc, #320]	; (8004130 <HAL_RCC_OscConfig+0x280>)
 8003ff0:	689b      	ldr	r3, [r3, #8]
 8003ff2:	f003 030c 	and.w	r3, r3, #12
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d00b      	beq.n	8004012 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003ffa:	4b4d      	ldr	r3, [pc, #308]	; (8004130 <HAL_RCC_OscConfig+0x280>)
 8003ffc:	689b      	ldr	r3, [r3, #8]
 8003ffe:	f003 030c 	and.w	r3, r3, #12
 8004002:	2b08      	cmp	r3, #8
 8004004:	d11c      	bne.n	8004040 <HAL_RCC_OscConfig+0x190>
 8004006:	4b4a      	ldr	r3, [pc, #296]	; (8004130 <HAL_RCC_OscConfig+0x280>)
 8004008:	685b      	ldr	r3, [r3, #4]
 800400a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800400e:	2b00      	cmp	r3, #0
 8004010:	d116      	bne.n	8004040 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004012:	4b47      	ldr	r3, [pc, #284]	; (8004130 <HAL_RCC_OscConfig+0x280>)
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f003 0302 	and.w	r3, r3, #2
 800401a:	2b00      	cmp	r3, #0
 800401c:	d005      	beq.n	800402a <HAL_RCC_OscConfig+0x17a>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	68db      	ldr	r3, [r3, #12]
 8004022:	2b01      	cmp	r3, #1
 8004024:	d001      	beq.n	800402a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004026:	2301      	movs	r3, #1
 8004028:	e1df      	b.n	80043ea <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800402a:	4b41      	ldr	r3, [pc, #260]	; (8004130 <HAL_RCC_OscConfig+0x280>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	691b      	ldr	r3, [r3, #16]
 8004036:	00db      	lsls	r3, r3, #3
 8004038:	493d      	ldr	r1, [pc, #244]	; (8004130 <HAL_RCC_OscConfig+0x280>)
 800403a:	4313      	orrs	r3, r2
 800403c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800403e:	e040      	b.n	80040c2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	68db      	ldr	r3, [r3, #12]
 8004044:	2b00      	cmp	r3, #0
 8004046:	d023      	beq.n	8004090 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004048:	4b39      	ldr	r3, [pc, #228]	; (8004130 <HAL_RCC_OscConfig+0x280>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	4a38      	ldr	r2, [pc, #224]	; (8004130 <HAL_RCC_OscConfig+0x280>)
 800404e:	f043 0301 	orr.w	r3, r3, #1
 8004052:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004054:	f7fd fdd0 	bl	8001bf8 <HAL_GetTick>
 8004058:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800405a:	e008      	b.n	800406e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800405c:	f7fd fdcc 	bl	8001bf8 <HAL_GetTick>
 8004060:	4602      	mov	r2, r0
 8004062:	693b      	ldr	r3, [r7, #16]
 8004064:	1ad3      	subs	r3, r2, r3
 8004066:	2b02      	cmp	r3, #2
 8004068:	d901      	bls.n	800406e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800406a:	2303      	movs	r3, #3
 800406c:	e1bd      	b.n	80043ea <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800406e:	4b30      	ldr	r3, [pc, #192]	; (8004130 <HAL_RCC_OscConfig+0x280>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f003 0302 	and.w	r3, r3, #2
 8004076:	2b00      	cmp	r3, #0
 8004078:	d0f0      	beq.n	800405c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800407a:	4b2d      	ldr	r3, [pc, #180]	; (8004130 <HAL_RCC_OscConfig+0x280>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	691b      	ldr	r3, [r3, #16]
 8004086:	00db      	lsls	r3, r3, #3
 8004088:	4929      	ldr	r1, [pc, #164]	; (8004130 <HAL_RCC_OscConfig+0x280>)
 800408a:	4313      	orrs	r3, r2
 800408c:	600b      	str	r3, [r1, #0]
 800408e:	e018      	b.n	80040c2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004090:	4b27      	ldr	r3, [pc, #156]	; (8004130 <HAL_RCC_OscConfig+0x280>)
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	4a26      	ldr	r2, [pc, #152]	; (8004130 <HAL_RCC_OscConfig+0x280>)
 8004096:	f023 0301 	bic.w	r3, r3, #1
 800409a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800409c:	f7fd fdac 	bl	8001bf8 <HAL_GetTick>
 80040a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040a2:	e008      	b.n	80040b6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040a4:	f7fd fda8 	bl	8001bf8 <HAL_GetTick>
 80040a8:	4602      	mov	r2, r0
 80040aa:	693b      	ldr	r3, [r7, #16]
 80040ac:	1ad3      	subs	r3, r2, r3
 80040ae:	2b02      	cmp	r3, #2
 80040b0:	d901      	bls.n	80040b6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80040b2:	2303      	movs	r3, #3
 80040b4:	e199      	b.n	80043ea <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040b6:	4b1e      	ldr	r3, [pc, #120]	; (8004130 <HAL_RCC_OscConfig+0x280>)
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f003 0302 	and.w	r3, r3, #2
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d1f0      	bne.n	80040a4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f003 0308 	and.w	r3, r3, #8
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d038      	beq.n	8004140 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	695b      	ldr	r3, [r3, #20]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d019      	beq.n	800410a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80040d6:	4b16      	ldr	r3, [pc, #88]	; (8004130 <HAL_RCC_OscConfig+0x280>)
 80040d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80040da:	4a15      	ldr	r2, [pc, #84]	; (8004130 <HAL_RCC_OscConfig+0x280>)
 80040dc:	f043 0301 	orr.w	r3, r3, #1
 80040e0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040e2:	f7fd fd89 	bl	8001bf8 <HAL_GetTick>
 80040e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040e8:	e008      	b.n	80040fc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80040ea:	f7fd fd85 	bl	8001bf8 <HAL_GetTick>
 80040ee:	4602      	mov	r2, r0
 80040f0:	693b      	ldr	r3, [r7, #16]
 80040f2:	1ad3      	subs	r3, r2, r3
 80040f4:	2b02      	cmp	r3, #2
 80040f6:	d901      	bls.n	80040fc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80040f8:	2303      	movs	r3, #3
 80040fa:	e176      	b.n	80043ea <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040fc:	4b0c      	ldr	r3, [pc, #48]	; (8004130 <HAL_RCC_OscConfig+0x280>)
 80040fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004100:	f003 0302 	and.w	r3, r3, #2
 8004104:	2b00      	cmp	r3, #0
 8004106:	d0f0      	beq.n	80040ea <HAL_RCC_OscConfig+0x23a>
 8004108:	e01a      	b.n	8004140 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800410a:	4b09      	ldr	r3, [pc, #36]	; (8004130 <HAL_RCC_OscConfig+0x280>)
 800410c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800410e:	4a08      	ldr	r2, [pc, #32]	; (8004130 <HAL_RCC_OscConfig+0x280>)
 8004110:	f023 0301 	bic.w	r3, r3, #1
 8004114:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004116:	f7fd fd6f 	bl	8001bf8 <HAL_GetTick>
 800411a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800411c:	e00a      	b.n	8004134 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800411e:	f7fd fd6b 	bl	8001bf8 <HAL_GetTick>
 8004122:	4602      	mov	r2, r0
 8004124:	693b      	ldr	r3, [r7, #16]
 8004126:	1ad3      	subs	r3, r2, r3
 8004128:	2b02      	cmp	r3, #2
 800412a:	d903      	bls.n	8004134 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800412c:	2303      	movs	r3, #3
 800412e:	e15c      	b.n	80043ea <HAL_RCC_OscConfig+0x53a>
 8004130:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004134:	4b91      	ldr	r3, [pc, #580]	; (800437c <HAL_RCC_OscConfig+0x4cc>)
 8004136:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004138:	f003 0302 	and.w	r3, r3, #2
 800413c:	2b00      	cmp	r3, #0
 800413e:	d1ee      	bne.n	800411e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f003 0304 	and.w	r3, r3, #4
 8004148:	2b00      	cmp	r3, #0
 800414a:	f000 80a4 	beq.w	8004296 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800414e:	4b8b      	ldr	r3, [pc, #556]	; (800437c <HAL_RCC_OscConfig+0x4cc>)
 8004150:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004152:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004156:	2b00      	cmp	r3, #0
 8004158:	d10d      	bne.n	8004176 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800415a:	4b88      	ldr	r3, [pc, #544]	; (800437c <HAL_RCC_OscConfig+0x4cc>)
 800415c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800415e:	4a87      	ldr	r2, [pc, #540]	; (800437c <HAL_RCC_OscConfig+0x4cc>)
 8004160:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004164:	6413      	str	r3, [r2, #64]	; 0x40
 8004166:	4b85      	ldr	r3, [pc, #532]	; (800437c <HAL_RCC_OscConfig+0x4cc>)
 8004168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800416a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800416e:	60bb      	str	r3, [r7, #8]
 8004170:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004172:	2301      	movs	r3, #1
 8004174:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004176:	4b82      	ldr	r3, [pc, #520]	; (8004380 <HAL_RCC_OscConfig+0x4d0>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800417e:	2b00      	cmp	r3, #0
 8004180:	d118      	bne.n	80041b4 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004182:	4b7f      	ldr	r3, [pc, #508]	; (8004380 <HAL_RCC_OscConfig+0x4d0>)
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	4a7e      	ldr	r2, [pc, #504]	; (8004380 <HAL_RCC_OscConfig+0x4d0>)
 8004188:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800418c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800418e:	f7fd fd33 	bl	8001bf8 <HAL_GetTick>
 8004192:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004194:	e008      	b.n	80041a8 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004196:	f7fd fd2f 	bl	8001bf8 <HAL_GetTick>
 800419a:	4602      	mov	r2, r0
 800419c:	693b      	ldr	r3, [r7, #16]
 800419e:	1ad3      	subs	r3, r2, r3
 80041a0:	2b64      	cmp	r3, #100	; 0x64
 80041a2:	d901      	bls.n	80041a8 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80041a4:	2303      	movs	r3, #3
 80041a6:	e120      	b.n	80043ea <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80041a8:	4b75      	ldr	r3, [pc, #468]	; (8004380 <HAL_RCC_OscConfig+0x4d0>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d0f0      	beq.n	8004196 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	689b      	ldr	r3, [r3, #8]
 80041b8:	2b01      	cmp	r3, #1
 80041ba:	d106      	bne.n	80041ca <HAL_RCC_OscConfig+0x31a>
 80041bc:	4b6f      	ldr	r3, [pc, #444]	; (800437c <HAL_RCC_OscConfig+0x4cc>)
 80041be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041c0:	4a6e      	ldr	r2, [pc, #440]	; (800437c <HAL_RCC_OscConfig+0x4cc>)
 80041c2:	f043 0301 	orr.w	r3, r3, #1
 80041c6:	6713      	str	r3, [r2, #112]	; 0x70
 80041c8:	e02d      	b.n	8004226 <HAL_RCC_OscConfig+0x376>
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	689b      	ldr	r3, [r3, #8]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d10c      	bne.n	80041ec <HAL_RCC_OscConfig+0x33c>
 80041d2:	4b6a      	ldr	r3, [pc, #424]	; (800437c <HAL_RCC_OscConfig+0x4cc>)
 80041d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041d6:	4a69      	ldr	r2, [pc, #420]	; (800437c <HAL_RCC_OscConfig+0x4cc>)
 80041d8:	f023 0301 	bic.w	r3, r3, #1
 80041dc:	6713      	str	r3, [r2, #112]	; 0x70
 80041de:	4b67      	ldr	r3, [pc, #412]	; (800437c <HAL_RCC_OscConfig+0x4cc>)
 80041e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041e2:	4a66      	ldr	r2, [pc, #408]	; (800437c <HAL_RCC_OscConfig+0x4cc>)
 80041e4:	f023 0304 	bic.w	r3, r3, #4
 80041e8:	6713      	str	r3, [r2, #112]	; 0x70
 80041ea:	e01c      	b.n	8004226 <HAL_RCC_OscConfig+0x376>
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	689b      	ldr	r3, [r3, #8]
 80041f0:	2b05      	cmp	r3, #5
 80041f2:	d10c      	bne.n	800420e <HAL_RCC_OscConfig+0x35e>
 80041f4:	4b61      	ldr	r3, [pc, #388]	; (800437c <HAL_RCC_OscConfig+0x4cc>)
 80041f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041f8:	4a60      	ldr	r2, [pc, #384]	; (800437c <HAL_RCC_OscConfig+0x4cc>)
 80041fa:	f043 0304 	orr.w	r3, r3, #4
 80041fe:	6713      	str	r3, [r2, #112]	; 0x70
 8004200:	4b5e      	ldr	r3, [pc, #376]	; (800437c <HAL_RCC_OscConfig+0x4cc>)
 8004202:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004204:	4a5d      	ldr	r2, [pc, #372]	; (800437c <HAL_RCC_OscConfig+0x4cc>)
 8004206:	f043 0301 	orr.w	r3, r3, #1
 800420a:	6713      	str	r3, [r2, #112]	; 0x70
 800420c:	e00b      	b.n	8004226 <HAL_RCC_OscConfig+0x376>
 800420e:	4b5b      	ldr	r3, [pc, #364]	; (800437c <HAL_RCC_OscConfig+0x4cc>)
 8004210:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004212:	4a5a      	ldr	r2, [pc, #360]	; (800437c <HAL_RCC_OscConfig+0x4cc>)
 8004214:	f023 0301 	bic.w	r3, r3, #1
 8004218:	6713      	str	r3, [r2, #112]	; 0x70
 800421a:	4b58      	ldr	r3, [pc, #352]	; (800437c <HAL_RCC_OscConfig+0x4cc>)
 800421c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800421e:	4a57      	ldr	r2, [pc, #348]	; (800437c <HAL_RCC_OscConfig+0x4cc>)
 8004220:	f023 0304 	bic.w	r3, r3, #4
 8004224:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	689b      	ldr	r3, [r3, #8]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d015      	beq.n	800425a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800422e:	f7fd fce3 	bl	8001bf8 <HAL_GetTick>
 8004232:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004234:	e00a      	b.n	800424c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004236:	f7fd fcdf 	bl	8001bf8 <HAL_GetTick>
 800423a:	4602      	mov	r2, r0
 800423c:	693b      	ldr	r3, [r7, #16]
 800423e:	1ad3      	subs	r3, r2, r3
 8004240:	f241 3288 	movw	r2, #5000	; 0x1388
 8004244:	4293      	cmp	r3, r2
 8004246:	d901      	bls.n	800424c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004248:	2303      	movs	r3, #3
 800424a:	e0ce      	b.n	80043ea <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800424c:	4b4b      	ldr	r3, [pc, #300]	; (800437c <HAL_RCC_OscConfig+0x4cc>)
 800424e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004250:	f003 0302 	and.w	r3, r3, #2
 8004254:	2b00      	cmp	r3, #0
 8004256:	d0ee      	beq.n	8004236 <HAL_RCC_OscConfig+0x386>
 8004258:	e014      	b.n	8004284 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800425a:	f7fd fccd 	bl	8001bf8 <HAL_GetTick>
 800425e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004260:	e00a      	b.n	8004278 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004262:	f7fd fcc9 	bl	8001bf8 <HAL_GetTick>
 8004266:	4602      	mov	r2, r0
 8004268:	693b      	ldr	r3, [r7, #16]
 800426a:	1ad3      	subs	r3, r2, r3
 800426c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004270:	4293      	cmp	r3, r2
 8004272:	d901      	bls.n	8004278 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004274:	2303      	movs	r3, #3
 8004276:	e0b8      	b.n	80043ea <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004278:	4b40      	ldr	r3, [pc, #256]	; (800437c <HAL_RCC_OscConfig+0x4cc>)
 800427a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800427c:	f003 0302 	and.w	r3, r3, #2
 8004280:	2b00      	cmp	r3, #0
 8004282:	d1ee      	bne.n	8004262 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004284:	7dfb      	ldrb	r3, [r7, #23]
 8004286:	2b01      	cmp	r3, #1
 8004288:	d105      	bne.n	8004296 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800428a:	4b3c      	ldr	r3, [pc, #240]	; (800437c <HAL_RCC_OscConfig+0x4cc>)
 800428c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800428e:	4a3b      	ldr	r2, [pc, #236]	; (800437c <HAL_RCC_OscConfig+0x4cc>)
 8004290:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004294:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	699b      	ldr	r3, [r3, #24]
 800429a:	2b00      	cmp	r3, #0
 800429c:	f000 80a4 	beq.w	80043e8 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80042a0:	4b36      	ldr	r3, [pc, #216]	; (800437c <HAL_RCC_OscConfig+0x4cc>)
 80042a2:	689b      	ldr	r3, [r3, #8]
 80042a4:	f003 030c 	and.w	r3, r3, #12
 80042a8:	2b08      	cmp	r3, #8
 80042aa:	d06b      	beq.n	8004384 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	699b      	ldr	r3, [r3, #24]
 80042b0:	2b02      	cmp	r3, #2
 80042b2:	d149      	bne.n	8004348 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042b4:	4b31      	ldr	r3, [pc, #196]	; (800437c <HAL_RCC_OscConfig+0x4cc>)
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4a30      	ldr	r2, [pc, #192]	; (800437c <HAL_RCC_OscConfig+0x4cc>)
 80042ba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80042be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042c0:	f7fd fc9a 	bl	8001bf8 <HAL_GetTick>
 80042c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042c6:	e008      	b.n	80042da <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042c8:	f7fd fc96 	bl	8001bf8 <HAL_GetTick>
 80042cc:	4602      	mov	r2, r0
 80042ce:	693b      	ldr	r3, [r7, #16]
 80042d0:	1ad3      	subs	r3, r2, r3
 80042d2:	2b02      	cmp	r3, #2
 80042d4:	d901      	bls.n	80042da <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80042d6:	2303      	movs	r3, #3
 80042d8:	e087      	b.n	80043ea <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042da:	4b28      	ldr	r3, [pc, #160]	; (800437c <HAL_RCC_OscConfig+0x4cc>)
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d1f0      	bne.n	80042c8 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	69da      	ldr	r2, [r3, #28]
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6a1b      	ldr	r3, [r3, #32]
 80042ee:	431a      	orrs	r2, r3
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042f4:	019b      	lsls	r3, r3, #6
 80042f6:	431a      	orrs	r2, r3
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042fc:	085b      	lsrs	r3, r3, #1
 80042fe:	3b01      	subs	r3, #1
 8004300:	041b      	lsls	r3, r3, #16
 8004302:	431a      	orrs	r2, r3
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004308:	061b      	lsls	r3, r3, #24
 800430a:	4313      	orrs	r3, r2
 800430c:	4a1b      	ldr	r2, [pc, #108]	; (800437c <HAL_RCC_OscConfig+0x4cc>)
 800430e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004312:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004314:	4b19      	ldr	r3, [pc, #100]	; (800437c <HAL_RCC_OscConfig+0x4cc>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	4a18      	ldr	r2, [pc, #96]	; (800437c <HAL_RCC_OscConfig+0x4cc>)
 800431a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800431e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004320:	f7fd fc6a 	bl	8001bf8 <HAL_GetTick>
 8004324:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004326:	e008      	b.n	800433a <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004328:	f7fd fc66 	bl	8001bf8 <HAL_GetTick>
 800432c:	4602      	mov	r2, r0
 800432e:	693b      	ldr	r3, [r7, #16]
 8004330:	1ad3      	subs	r3, r2, r3
 8004332:	2b02      	cmp	r3, #2
 8004334:	d901      	bls.n	800433a <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8004336:	2303      	movs	r3, #3
 8004338:	e057      	b.n	80043ea <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800433a:	4b10      	ldr	r3, [pc, #64]	; (800437c <HAL_RCC_OscConfig+0x4cc>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004342:	2b00      	cmp	r3, #0
 8004344:	d0f0      	beq.n	8004328 <HAL_RCC_OscConfig+0x478>
 8004346:	e04f      	b.n	80043e8 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004348:	4b0c      	ldr	r3, [pc, #48]	; (800437c <HAL_RCC_OscConfig+0x4cc>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a0b      	ldr	r2, [pc, #44]	; (800437c <HAL_RCC_OscConfig+0x4cc>)
 800434e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004352:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004354:	f7fd fc50 	bl	8001bf8 <HAL_GetTick>
 8004358:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800435a:	e008      	b.n	800436e <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800435c:	f7fd fc4c 	bl	8001bf8 <HAL_GetTick>
 8004360:	4602      	mov	r2, r0
 8004362:	693b      	ldr	r3, [r7, #16]
 8004364:	1ad3      	subs	r3, r2, r3
 8004366:	2b02      	cmp	r3, #2
 8004368:	d901      	bls.n	800436e <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800436a:	2303      	movs	r3, #3
 800436c:	e03d      	b.n	80043ea <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800436e:	4b03      	ldr	r3, [pc, #12]	; (800437c <HAL_RCC_OscConfig+0x4cc>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004376:	2b00      	cmp	r3, #0
 8004378:	d1f0      	bne.n	800435c <HAL_RCC_OscConfig+0x4ac>
 800437a:	e035      	b.n	80043e8 <HAL_RCC_OscConfig+0x538>
 800437c:	40023800 	.word	0x40023800
 8004380:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004384:	4b1b      	ldr	r3, [pc, #108]	; (80043f4 <HAL_RCC_OscConfig+0x544>)
 8004386:	685b      	ldr	r3, [r3, #4]
 8004388:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	699b      	ldr	r3, [r3, #24]
 800438e:	2b01      	cmp	r3, #1
 8004390:	d028      	beq.n	80043e4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800439c:	429a      	cmp	r2, r3
 800439e:	d121      	bne.n	80043e4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043aa:	429a      	cmp	r2, r3
 80043ac:	d11a      	bne.n	80043e4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80043ae:	68fa      	ldr	r2, [r7, #12]
 80043b0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80043b4:	4013      	ands	r3, r2
 80043b6:	687a      	ldr	r2, [r7, #4]
 80043b8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80043ba:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80043bc:	4293      	cmp	r3, r2
 80043be:	d111      	bne.n	80043e4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043ca:	085b      	lsrs	r3, r3, #1
 80043cc:	3b01      	subs	r3, #1
 80043ce:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80043d0:	429a      	cmp	r2, r3
 80043d2:	d107      	bne.n	80043e4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043de:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80043e0:	429a      	cmp	r2, r3
 80043e2:	d001      	beq.n	80043e8 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 80043e4:	2301      	movs	r3, #1
 80043e6:	e000      	b.n	80043ea <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 80043e8:	2300      	movs	r3, #0
}
 80043ea:	4618      	mov	r0, r3
 80043ec:	3718      	adds	r7, #24
 80043ee:	46bd      	mov	sp, r7
 80043f0:	bd80      	pop	{r7, pc}
 80043f2:	bf00      	nop
 80043f4:	40023800 	.word	0x40023800

080043f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b084      	sub	sp, #16
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
 8004400:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004402:	2300      	movs	r3, #0
 8004404:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2b00      	cmp	r3, #0
 800440a:	d101      	bne.n	8004410 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800440c:	2301      	movs	r3, #1
 800440e:	e0d0      	b.n	80045b2 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004410:	4b6a      	ldr	r3, [pc, #424]	; (80045bc <HAL_RCC_ClockConfig+0x1c4>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f003 030f 	and.w	r3, r3, #15
 8004418:	683a      	ldr	r2, [r7, #0]
 800441a:	429a      	cmp	r2, r3
 800441c:	d910      	bls.n	8004440 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800441e:	4b67      	ldr	r3, [pc, #412]	; (80045bc <HAL_RCC_ClockConfig+0x1c4>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f023 020f 	bic.w	r2, r3, #15
 8004426:	4965      	ldr	r1, [pc, #404]	; (80045bc <HAL_RCC_ClockConfig+0x1c4>)
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	4313      	orrs	r3, r2
 800442c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800442e:	4b63      	ldr	r3, [pc, #396]	; (80045bc <HAL_RCC_ClockConfig+0x1c4>)
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f003 030f 	and.w	r3, r3, #15
 8004436:	683a      	ldr	r2, [r7, #0]
 8004438:	429a      	cmp	r2, r3
 800443a:	d001      	beq.n	8004440 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800443c:	2301      	movs	r3, #1
 800443e:	e0b8      	b.n	80045b2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f003 0302 	and.w	r3, r3, #2
 8004448:	2b00      	cmp	r3, #0
 800444a:	d020      	beq.n	800448e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f003 0304 	and.w	r3, r3, #4
 8004454:	2b00      	cmp	r3, #0
 8004456:	d005      	beq.n	8004464 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004458:	4b59      	ldr	r3, [pc, #356]	; (80045c0 <HAL_RCC_ClockConfig+0x1c8>)
 800445a:	689b      	ldr	r3, [r3, #8]
 800445c:	4a58      	ldr	r2, [pc, #352]	; (80045c0 <HAL_RCC_ClockConfig+0x1c8>)
 800445e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004462:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f003 0308 	and.w	r3, r3, #8
 800446c:	2b00      	cmp	r3, #0
 800446e:	d005      	beq.n	800447c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004470:	4b53      	ldr	r3, [pc, #332]	; (80045c0 <HAL_RCC_ClockConfig+0x1c8>)
 8004472:	689b      	ldr	r3, [r3, #8]
 8004474:	4a52      	ldr	r2, [pc, #328]	; (80045c0 <HAL_RCC_ClockConfig+0x1c8>)
 8004476:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800447a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800447c:	4b50      	ldr	r3, [pc, #320]	; (80045c0 <HAL_RCC_ClockConfig+0x1c8>)
 800447e:	689b      	ldr	r3, [r3, #8]
 8004480:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	689b      	ldr	r3, [r3, #8]
 8004488:	494d      	ldr	r1, [pc, #308]	; (80045c0 <HAL_RCC_ClockConfig+0x1c8>)
 800448a:	4313      	orrs	r3, r2
 800448c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f003 0301 	and.w	r3, r3, #1
 8004496:	2b00      	cmp	r3, #0
 8004498:	d040      	beq.n	800451c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	685b      	ldr	r3, [r3, #4]
 800449e:	2b01      	cmp	r3, #1
 80044a0:	d107      	bne.n	80044b2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044a2:	4b47      	ldr	r3, [pc, #284]	; (80045c0 <HAL_RCC_ClockConfig+0x1c8>)
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d115      	bne.n	80044da <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80044ae:	2301      	movs	r3, #1
 80044b0:	e07f      	b.n	80045b2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	685b      	ldr	r3, [r3, #4]
 80044b6:	2b02      	cmp	r3, #2
 80044b8:	d107      	bne.n	80044ca <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044ba:	4b41      	ldr	r3, [pc, #260]	; (80045c0 <HAL_RCC_ClockConfig+0x1c8>)
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d109      	bne.n	80044da <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80044c6:	2301      	movs	r3, #1
 80044c8:	e073      	b.n	80045b2 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044ca:	4b3d      	ldr	r3, [pc, #244]	; (80045c0 <HAL_RCC_ClockConfig+0x1c8>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f003 0302 	and.w	r3, r3, #2
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d101      	bne.n	80044da <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80044d6:	2301      	movs	r3, #1
 80044d8:	e06b      	b.n	80045b2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80044da:	4b39      	ldr	r3, [pc, #228]	; (80045c0 <HAL_RCC_ClockConfig+0x1c8>)
 80044dc:	689b      	ldr	r3, [r3, #8]
 80044de:	f023 0203 	bic.w	r2, r3, #3
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	685b      	ldr	r3, [r3, #4]
 80044e6:	4936      	ldr	r1, [pc, #216]	; (80045c0 <HAL_RCC_ClockConfig+0x1c8>)
 80044e8:	4313      	orrs	r3, r2
 80044ea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80044ec:	f7fd fb84 	bl	8001bf8 <HAL_GetTick>
 80044f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044f2:	e00a      	b.n	800450a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044f4:	f7fd fb80 	bl	8001bf8 <HAL_GetTick>
 80044f8:	4602      	mov	r2, r0
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	1ad3      	subs	r3, r2, r3
 80044fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8004502:	4293      	cmp	r3, r2
 8004504:	d901      	bls.n	800450a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004506:	2303      	movs	r3, #3
 8004508:	e053      	b.n	80045b2 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800450a:	4b2d      	ldr	r3, [pc, #180]	; (80045c0 <HAL_RCC_ClockConfig+0x1c8>)
 800450c:	689b      	ldr	r3, [r3, #8]
 800450e:	f003 020c 	and.w	r2, r3, #12
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	685b      	ldr	r3, [r3, #4]
 8004516:	009b      	lsls	r3, r3, #2
 8004518:	429a      	cmp	r2, r3
 800451a:	d1eb      	bne.n	80044f4 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800451c:	4b27      	ldr	r3, [pc, #156]	; (80045bc <HAL_RCC_ClockConfig+0x1c4>)
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f003 030f 	and.w	r3, r3, #15
 8004524:	683a      	ldr	r2, [r7, #0]
 8004526:	429a      	cmp	r2, r3
 8004528:	d210      	bcs.n	800454c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800452a:	4b24      	ldr	r3, [pc, #144]	; (80045bc <HAL_RCC_ClockConfig+0x1c4>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f023 020f 	bic.w	r2, r3, #15
 8004532:	4922      	ldr	r1, [pc, #136]	; (80045bc <HAL_RCC_ClockConfig+0x1c4>)
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	4313      	orrs	r3, r2
 8004538:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800453a:	4b20      	ldr	r3, [pc, #128]	; (80045bc <HAL_RCC_ClockConfig+0x1c4>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f003 030f 	and.w	r3, r3, #15
 8004542:	683a      	ldr	r2, [r7, #0]
 8004544:	429a      	cmp	r2, r3
 8004546:	d001      	beq.n	800454c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004548:	2301      	movs	r3, #1
 800454a:	e032      	b.n	80045b2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f003 0304 	and.w	r3, r3, #4
 8004554:	2b00      	cmp	r3, #0
 8004556:	d008      	beq.n	800456a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004558:	4b19      	ldr	r3, [pc, #100]	; (80045c0 <HAL_RCC_ClockConfig+0x1c8>)
 800455a:	689b      	ldr	r3, [r3, #8]
 800455c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	68db      	ldr	r3, [r3, #12]
 8004564:	4916      	ldr	r1, [pc, #88]	; (80045c0 <HAL_RCC_ClockConfig+0x1c8>)
 8004566:	4313      	orrs	r3, r2
 8004568:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f003 0308 	and.w	r3, r3, #8
 8004572:	2b00      	cmp	r3, #0
 8004574:	d009      	beq.n	800458a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004576:	4b12      	ldr	r3, [pc, #72]	; (80045c0 <HAL_RCC_ClockConfig+0x1c8>)
 8004578:	689b      	ldr	r3, [r3, #8]
 800457a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	691b      	ldr	r3, [r3, #16]
 8004582:	00db      	lsls	r3, r3, #3
 8004584:	490e      	ldr	r1, [pc, #56]	; (80045c0 <HAL_RCC_ClockConfig+0x1c8>)
 8004586:	4313      	orrs	r3, r2
 8004588:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800458a:	f000 f821 	bl	80045d0 <HAL_RCC_GetSysClockFreq>
 800458e:	4602      	mov	r2, r0
 8004590:	4b0b      	ldr	r3, [pc, #44]	; (80045c0 <HAL_RCC_ClockConfig+0x1c8>)
 8004592:	689b      	ldr	r3, [r3, #8]
 8004594:	091b      	lsrs	r3, r3, #4
 8004596:	f003 030f 	and.w	r3, r3, #15
 800459a:	490a      	ldr	r1, [pc, #40]	; (80045c4 <HAL_RCC_ClockConfig+0x1cc>)
 800459c:	5ccb      	ldrb	r3, [r1, r3]
 800459e:	fa22 f303 	lsr.w	r3, r2, r3
 80045a2:	4a09      	ldr	r2, [pc, #36]	; (80045c8 <HAL_RCC_ClockConfig+0x1d0>)
 80045a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80045a6:	4b09      	ldr	r3, [pc, #36]	; (80045cc <HAL_RCC_ClockConfig+0x1d4>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	4618      	mov	r0, r3
 80045ac:	f7fd fae0 	bl	8001b70 <HAL_InitTick>

  return HAL_OK;
 80045b0:	2300      	movs	r3, #0
}
 80045b2:	4618      	mov	r0, r3
 80045b4:	3710      	adds	r7, #16
 80045b6:	46bd      	mov	sp, r7
 80045b8:	bd80      	pop	{r7, pc}
 80045ba:	bf00      	nop
 80045bc:	40023c00 	.word	0x40023c00
 80045c0:	40023800 	.word	0x40023800
 80045c4:	08008050 	.word	0x08008050
 80045c8:	20000008 	.word	0x20000008
 80045cc:	2000000c 	.word	0x2000000c

080045d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80045d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80045d4:	b094      	sub	sp, #80	; 0x50
 80045d6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80045d8:	2300      	movs	r3, #0
 80045da:	647b      	str	r3, [r7, #68]	; 0x44
 80045dc:	2300      	movs	r3, #0
 80045de:	64fb      	str	r3, [r7, #76]	; 0x4c
 80045e0:	2300      	movs	r3, #0
 80045e2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 80045e4:	2300      	movs	r3, #0
 80045e6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80045e8:	4b79      	ldr	r3, [pc, #484]	; (80047d0 <HAL_RCC_GetSysClockFreq+0x200>)
 80045ea:	689b      	ldr	r3, [r3, #8]
 80045ec:	f003 030c 	and.w	r3, r3, #12
 80045f0:	2b08      	cmp	r3, #8
 80045f2:	d00d      	beq.n	8004610 <HAL_RCC_GetSysClockFreq+0x40>
 80045f4:	2b08      	cmp	r3, #8
 80045f6:	f200 80e1 	bhi.w	80047bc <HAL_RCC_GetSysClockFreq+0x1ec>
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d002      	beq.n	8004604 <HAL_RCC_GetSysClockFreq+0x34>
 80045fe:	2b04      	cmp	r3, #4
 8004600:	d003      	beq.n	800460a <HAL_RCC_GetSysClockFreq+0x3a>
 8004602:	e0db      	b.n	80047bc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004604:	4b73      	ldr	r3, [pc, #460]	; (80047d4 <HAL_RCC_GetSysClockFreq+0x204>)
 8004606:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004608:	e0db      	b.n	80047c2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800460a:	4b73      	ldr	r3, [pc, #460]	; (80047d8 <HAL_RCC_GetSysClockFreq+0x208>)
 800460c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800460e:	e0d8      	b.n	80047c2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004610:	4b6f      	ldr	r3, [pc, #444]	; (80047d0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004618:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800461a:	4b6d      	ldr	r3, [pc, #436]	; (80047d0 <HAL_RCC_GetSysClockFreq+0x200>)
 800461c:	685b      	ldr	r3, [r3, #4]
 800461e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004622:	2b00      	cmp	r3, #0
 8004624:	d063      	beq.n	80046ee <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004626:	4b6a      	ldr	r3, [pc, #424]	; (80047d0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004628:	685b      	ldr	r3, [r3, #4]
 800462a:	099b      	lsrs	r3, r3, #6
 800462c:	2200      	movs	r2, #0
 800462e:	63bb      	str	r3, [r7, #56]	; 0x38
 8004630:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004632:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004634:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004638:	633b      	str	r3, [r7, #48]	; 0x30
 800463a:	2300      	movs	r3, #0
 800463c:	637b      	str	r3, [r7, #52]	; 0x34
 800463e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004642:	4622      	mov	r2, r4
 8004644:	462b      	mov	r3, r5
 8004646:	f04f 0000 	mov.w	r0, #0
 800464a:	f04f 0100 	mov.w	r1, #0
 800464e:	0159      	lsls	r1, r3, #5
 8004650:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004654:	0150      	lsls	r0, r2, #5
 8004656:	4602      	mov	r2, r0
 8004658:	460b      	mov	r3, r1
 800465a:	4621      	mov	r1, r4
 800465c:	1a51      	subs	r1, r2, r1
 800465e:	6139      	str	r1, [r7, #16]
 8004660:	4629      	mov	r1, r5
 8004662:	eb63 0301 	sbc.w	r3, r3, r1
 8004666:	617b      	str	r3, [r7, #20]
 8004668:	f04f 0200 	mov.w	r2, #0
 800466c:	f04f 0300 	mov.w	r3, #0
 8004670:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004674:	4659      	mov	r1, fp
 8004676:	018b      	lsls	r3, r1, #6
 8004678:	4651      	mov	r1, sl
 800467a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800467e:	4651      	mov	r1, sl
 8004680:	018a      	lsls	r2, r1, #6
 8004682:	4651      	mov	r1, sl
 8004684:	ebb2 0801 	subs.w	r8, r2, r1
 8004688:	4659      	mov	r1, fp
 800468a:	eb63 0901 	sbc.w	r9, r3, r1
 800468e:	f04f 0200 	mov.w	r2, #0
 8004692:	f04f 0300 	mov.w	r3, #0
 8004696:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800469a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800469e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80046a2:	4690      	mov	r8, r2
 80046a4:	4699      	mov	r9, r3
 80046a6:	4623      	mov	r3, r4
 80046a8:	eb18 0303 	adds.w	r3, r8, r3
 80046ac:	60bb      	str	r3, [r7, #8]
 80046ae:	462b      	mov	r3, r5
 80046b0:	eb49 0303 	adc.w	r3, r9, r3
 80046b4:	60fb      	str	r3, [r7, #12]
 80046b6:	f04f 0200 	mov.w	r2, #0
 80046ba:	f04f 0300 	mov.w	r3, #0
 80046be:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80046c2:	4629      	mov	r1, r5
 80046c4:	024b      	lsls	r3, r1, #9
 80046c6:	4621      	mov	r1, r4
 80046c8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80046cc:	4621      	mov	r1, r4
 80046ce:	024a      	lsls	r2, r1, #9
 80046d0:	4610      	mov	r0, r2
 80046d2:	4619      	mov	r1, r3
 80046d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80046d6:	2200      	movs	r2, #0
 80046d8:	62bb      	str	r3, [r7, #40]	; 0x28
 80046da:	62fa      	str	r2, [r7, #44]	; 0x2c
 80046dc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80046e0:	f7fb fdee 	bl	80002c0 <__aeabi_uldivmod>
 80046e4:	4602      	mov	r2, r0
 80046e6:	460b      	mov	r3, r1
 80046e8:	4613      	mov	r3, r2
 80046ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 80046ec:	e058      	b.n	80047a0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80046ee:	4b38      	ldr	r3, [pc, #224]	; (80047d0 <HAL_RCC_GetSysClockFreq+0x200>)
 80046f0:	685b      	ldr	r3, [r3, #4]
 80046f2:	099b      	lsrs	r3, r3, #6
 80046f4:	2200      	movs	r2, #0
 80046f6:	4618      	mov	r0, r3
 80046f8:	4611      	mov	r1, r2
 80046fa:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80046fe:	623b      	str	r3, [r7, #32]
 8004700:	2300      	movs	r3, #0
 8004702:	627b      	str	r3, [r7, #36]	; 0x24
 8004704:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004708:	4642      	mov	r2, r8
 800470a:	464b      	mov	r3, r9
 800470c:	f04f 0000 	mov.w	r0, #0
 8004710:	f04f 0100 	mov.w	r1, #0
 8004714:	0159      	lsls	r1, r3, #5
 8004716:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800471a:	0150      	lsls	r0, r2, #5
 800471c:	4602      	mov	r2, r0
 800471e:	460b      	mov	r3, r1
 8004720:	4641      	mov	r1, r8
 8004722:	ebb2 0a01 	subs.w	sl, r2, r1
 8004726:	4649      	mov	r1, r9
 8004728:	eb63 0b01 	sbc.w	fp, r3, r1
 800472c:	f04f 0200 	mov.w	r2, #0
 8004730:	f04f 0300 	mov.w	r3, #0
 8004734:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004738:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800473c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004740:	ebb2 040a 	subs.w	r4, r2, sl
 8004744:	eb63 050b 	sbc.w	r5, r3, fp
 8004748:	f04f 0200 	mov.w	r2, #0
 800474c:	f04f 0300 	mov.w	r3, #0
 8004750:	00eb      	lsls	r3, r5, #3
 8004752:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004756:	00e2      	lsls	r2, r4, #3
 8004758:	4614      	mov	r4, r2
 800475a:	461d      	mov	r5, r3
 800475c:	4643      	mov	r3, r8
 800475e:	18e3      	adds	r3, r4, r3
 8004760:	603b      	str	r3, [r7, #0]
 8004762:	464b      	mov	r3, r9
 8004764:	eb45 0303 	adc.w	r3, r5, r3
 8004768:	607b      	str	r3, [r7, #4]
 800476a:	f04f 0200 	mov.w	r2, #0
 800476e:	f04f 0300 	mov.w	r3, #0
 8004772:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004776:	4629      	mov	r1, r5
 8004778:	028b      	lsls	r3, r1, #10
 800477a:	4621      	mov	r1, r4
 800477c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004780:	4621      	mov	r1, r4
 8004782:	028a      	lsls	r2, r1, #10
 8004784:	4610      	mov	r0, r2
 8004786:	4619      	mov	r1, r3
 8004788:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800478a:	2200      	movs	r2, #0
 800478c:	61bb      	str	r3, [r7, #24]
 800478e:	61fa      	str	r2, [r7, #28]
 8004790:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004794:	f7fb fd94 	bl	80002c0 <__aeabi_uldivmod>
 8004798:	4602      	mov	r2, r0
 800479a:	460b      	mov	r3, r1
 800479c:	4613      	mov	r3, r2
 800479e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80047a0:	4b0b      	ldr	r3, [pc, #44]	; (80047d0 <HAL_RCC_GetSysClockFreq+0x200>)
 80047a2:	685b      	ldr	r3, [r3, #4]
 80047a4:	0c1b      	lsrs	r3, r3, #16
 80047a6:	f003 0303 	and.w	r3, r3, #3
 80047aa:	3301      	adds	r3, #1
 80047ac:	005b      	lsls	r3, r3, #1
 80047ae:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 80047b0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80047b2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80047b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80047b8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80047ba:	e002      	b.n	80047c2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80047bc:	4b05      	ldr	r3, [pc, #20]	; (80047d4 <HAL_RCC_GetSysClockFreq+0x204>)
 80047be:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80047c0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80047c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80047c4:	4618      	mov	r0, r3
 80047c6:	3750      	adds	r7, #80	; 0x50
 80047c8:	46bd      	mov	sp, r7
 80047ca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80047ce:	bf00      	nop
 80047d0:	40023800 	.word	0x40023800
 80047d4:	00f42400 	.word	0x00f42400
 80047d8:	007a1200 	.word	0x007a1200

080047dc <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80047dc:	b480      	push	{r7}
 80047de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80047e0:	4b03      	ldr	r3, [pc, #12]	; (80047f0 <HAL_RCC_GetHCLKFreq+0x14>)
 80047e2:	681b      	ldr	r3, [r3, #0]
}
 80047e4:	4618      	mov	r0, r3
 80047e6:	46bd      	mov	sp, r7
 80047e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ec:	4770      	bx	lr
 80047ee:	bf00      	nop
 80047f0:	20000008 	.word	0x20000008

080047f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80047f8:	f7ff fff0 	bl	80047dc <HAL_RCC_GetHCLKFreq>
 80047fc:	4602      	mov	r2, r0
 80047fe:	4b05      	ldr	r3, [pc, #20]	; (8004814 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004800:	689b      	ldr	r3, [r3, #8]
 8004802:	0a9b      	lsrs	r3, r3, #10
 8004804:	f003 0307 	and.w	r3, r3, #7
 8004808:	4903      	ldr	r1, [pc, #12]	; (8004818 <HAL_RCC_GetPCLK1Freq+0x24>)
 800480a:	5ccb      	ldrb	r3, [r1, r3]
 800480c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004810:	4618      	mov	r0, r3
 8004812:	bd80      	pop	{r7, pc}
 8004814:	40023800 	.word	0x40023800
 8004818:	08008060 	.word	0x08008060

0800481c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800481c:	b580      	push	{r7, lr}
 800481e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004820:	f7ff ffdc 	bl	80047dc <HAL_RCC_GetHCLKFreq>
 8004824:	4602      	mov	r2, r0
 8004826:	4b05      	ldr	r3, [pc, #20]	; (800483c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004828:	689b      	ldr	r3, [r3, #8]
 800482a:	0b5b      	lsrs	r3, r3, #13
 800482c:	f003 0307 	and.w	r3, r3, #7
 8004830:	4903      	ldr	r1, [pc, #12]	; (8004840 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004832:	5ccb      	ldrb	r3, [r1, r3]
 8004834:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004838:	4618      	mov	r0, r3
 800483a:	bd80      	pop	{r7, pc}
 800483c:	40023800 	.word	0x40023800
 8004840:	08008060 	.word	0x08008060

08004844 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	b088      	sub	sp, #32
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800484c:	2300      	movs	r3, #0
 800484e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004850:	2300      	movs	r3, #0
 8004852:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004854:	2300      	movs	r3, #0
 8004856:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004858:	2300      	movs	r3, #0
 800485a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800485c:	2300      	movs	r3, #0
 800485e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f003 0301 	and.w	r3, r3, #1
 8004868:	2b00      	cmp	r3, #0
 800486a:	d012      	beq.n	8004892 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800486c:	4b69      	ldr	r3, [pc, #420]	; (8004a14 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800486e:	689b      	ldr	r3, [r3, #8]
 8004870:	4a68      	ldr	r2, [pc, #416]	; (8004a14 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004872:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004876:	6093      	str	r3, [r2, #8]
 8004878:	4b66      	ldr	r3, [pc, #408]	; (8004a14 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800487a:	689a      	ldr	r2, [r3, #8]
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004880:	4964      	ldr	r1, [pc, #400]	; (8004a14 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004882:	4313      	orrs	r3, r2
 8004884:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800488a:	2b00      	cmp	r3, #0
 800488c:	d101      	bne.n	8004892 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800488e:	2301      	movs	r3, #1
 8004890:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800489a:	2b00      	cmp	r3, #0
 800489c:	d017      	beq.n	80048ce <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800489e:	4b5d      	ldr	r3, [pc, #372]	; (8004a14 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80048a4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048ac:	4959      	ldr	r1, [pc, #356]	; (8004a14 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048ae:	4313      	orrs	r3, r2
 80048b0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048b8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80048bc:	d101      	bne.n	80048c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80048be:	2301      	movs	r3, #1
 80048c0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d101      	bne.n	80048ce <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80048ca:	2301      	movs	r3, #1
 80048cc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d017      	beq.n	800490a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80048da:	4b4e      	ldr	r3, [pc, #312]	; (8004a14 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80048e0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048e8:	494a      	ldr	r1, [pc, #296]	; (8004a14 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048ea:	4313      	orrs	r3, r2
 80048ec:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048f4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80048f8:	d101      	bne.n	80048fe <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80048fa:	2301      	movs	r3, #1
 80048fc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004902:	2b00      	cmp	r3, #0
 8004904:	d101      	bne.n	800490a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004906:	2301      	movs	r3, #1
 8004908:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004912:	2b00      	cmp	r3, #0
 8004914:	d001      	beq.n	800491a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004916:	2301      	movs	r3, #1
 8004918:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f003 0320 	and.w	r3, r3, #32
 8004922:	2b00      	cmp	r3, #0
 8004924:	f000 808b 	beq.w	8004a3e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004928:	4b3a      	ldr	r3, [pc, #232]	; (8004a14 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800492a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800492c:	4a39      	ldr	r2, [pc, #228]	; (8004a14 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800492e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004932:	6413      	str	r3, [r2, #64]	; 0x40
 8004934:	4b37      	ldr	r3, [pc, #220]	; (8004a14 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004936:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004938:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800493c:	60bb      	str	r3, [r7, #8]
 800493e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004940:	4b35      	ldr	r3, [pc, #212]	; (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	4a34      	ldr	r2, [pc, #208]	; (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004946:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800494a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800494c:	f7fd f954 	bl	8001bf8 <HAL_GetTick>
 8004950:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004952:	e008      	b.n	8004966 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004954:	f7fd f950 	bl	8001bf8 <HAL_GetTick>
 8004958:	4602      	mov	r2, r0
 800495a:	697b      	ldr	r3, [r7, #20]
 800495c:	1ad3      	subs	r3, r2, r3
 800495e:	2b64      	cmp	r3, #100	; 0x64
 8004960:	d901      	bls.n	8004966 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004962:	2303      	movs	r3, #3
 8004964:	e357      	b.n	8005016 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004966:	4b2c      	ldr	r3, [pc, #176]	; (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800496e:	2b00      	cmp	r3, #0
 8004970:	d0f0      	beq.n	8004954 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004972:	4b28      	ldr	r3, [pc, #160]	; (8004a14 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004974:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004976:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800497a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800497c:	693b      	ldr	r3, [r7, #16]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d035      	beq.n	80049ee <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004986:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800498a:	693a      	ldr	r2, [r7, #16]
 800498c:	429a      	cmp	r2, r3
 800498e:	d02e      	beq.n	80049ee <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004990:	4b20      	ldr	r3, [pc, #128]	; (8004a14 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004992:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004994:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004998:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800499a:	4b1e      	ldr	r3, [pc, #120]	; (8004a14 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800499c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800499e:	4a1d      	ldr	r2, [pc, #116]	; (8004a14 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049a4:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80049a6:	4b1b      	ldr	r3, [pc, #108]	; (8004a14 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049aa:	4a1a      	ldr	r2, [pc, #104]	; (8004a14 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049ac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80049b0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80049b2:	4a18      	ldr	r2, [pc, #96]	; (8004a14 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049b4:	693b      	ldr	r3, [r7, #16]
 80049b6:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80049b8:	4b16      	ldr	r3, [pc, #88]	; (8004a14 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049bc:	f003 0301 	and.w	r3, r3, #1
 80049c0:	2b01      	cmp	r3, #1
 80049c2:	d114      	bne.n	80049ee <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049c4:	f7fd f918 	bl	8001bf8 <HAL_GetTick>
 80049c8:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049ca:	e00a      	b.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80049cc:	f7fd f914 	bl	8001bf8 <HAL_GetTick>
 80049d0:	4602      	mov	r2, r0
 80049d2:	697b      	ldr	r3, [r7, #20]
 80049d4:	1ad3      	subs	r3, r2, r3
 80049d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80049da:	4293      	cmp	r3, r2
 80049dc:	d901      	bls.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80049de:	2303      	movs	r3, #3
 80049e0:	e319      	b.n	8005016 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049e2:	4b0c      	ldr	r3, [pc, #48]	; (8004a14 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049e6:	f003 0302 	and.w	r3, r3, #2
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d0ee      	beq.n	80049cc <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80049f6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80049fa:	d111      	bne.n	8004a20 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80049fc:	4b05      	ldr	r3, [pc, #20]	; (8004a14 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049fe:	689b      	ldr	r3, [r3, #8]
 8004a00:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004a08:	4b04      	ldr	r3, [pc, #16]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004a0a:	400b      	ands	r3, r1
 8004a0c:	4901      	ldr	r1, [pc, #4]	; (8004a14 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a0e:	4313      	orrs	r3, r2
 8004a10:	608b      	str	r3, [r1, #8]
 8004a12:	e00b      	b.n	8004a2c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004a14:	40023800 	.word	0x40023800
 8004a18:	40007000 	.word	0x40007000
 8004a1c:	0ffffcff 	.word	0x0ffffcff
 8004a20:	4baa      	ldr	r3, [pc, #680]	; (8004ccc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a22:	689b      	ldr	r3, [r3, #8]
 8004a24:	4aa9      	ldr	r2, [pc, #676]	; (8004ccc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a26:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004a2a:	6093      	str	r3, [r2, #8]
 8004a2c:	4ba7      	ldr	r3, [pc, #668]	; (8004ccc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a2e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a34:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a38:	49a4      	ldr	r1, [pc, #656]	; (8004ccc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f003 0310 	and.w	r3, r3, #16
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d010      	beq.n	8004a6c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004a4a:	4ba0      	ldr	r3, [pc, #640]	; (8004ccc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a4c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004a50:	4a9e      	ldr	r2, [pc, #632]	; (8004ccc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a52:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004a56:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8004a5a:	4b9c      	ldr	r3, [pc, #624]	; (8004ccc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a5c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a64:	4999      	ldr	r1, [pc, #612]	; (8004ccc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a66:	4313      	orrs	r3, r2
 8004a68:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d00a      	beq.n	8004a8e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004a78:	4b94      	ldr	r3, [pc, #592]	; (8004ccc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a7e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004a86:	4991      	ldr	r1, [pc, #580]	; (8004ccc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d00a      	beq.n	8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004a9a:	4b8c      	ldr	r3, [pc, #560]	; (8004ccc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004aa0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004aa8:	4988      	ldr	r1, [pc, #544]	; (8004ccc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004aaa:	4313      	orrs	r3, r2
 8004aac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d00a      	beq.n	8004ad2 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004abc:	4b83      	ldr	r3, [pc, #524]	; (8004ccc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004abe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ac2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004aca:	4980      	ldr	r1, [pc, #512]	; (8004ccc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004acc:	4313      	orrs	r3, r2
 8004ace:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d00a      	beq.n	8004af4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004ade:	4b7b      	ldr	r3, [pc, #492]	; (8004ccc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004ae0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ae4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004aec:	4977      	ldr	r1, [pc, #476]	; (8004ccc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004aee:	4313      	orrs	r3, r2
 8004af0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d00a      	beq.n	8004b16 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004b00:	4b72      	ldr	r3, [pc, #456]	; (8004ccc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004b02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b06:	f023 0203 	bic.w	r2, r3, #3
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b0e:	496f      	ldr	r1, [pc, #444]	; (8004ccc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004b10:	4313      	orrs	r3, r2
 8004b12:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d00a      	beq.n	8004b38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004b22:	4b6a      	ldr	r3, [pc, #424]	; (8004ccc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004b24:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b28:	f023 020c 	bic.w	r2, r3, #12
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b30:	4966      	ldr	r1, [pc, #408]	; (8004ccc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004b32:	4313      	orrs	r3, r2
 8004b34:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d00a      	beq.n	8004b5a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004b44:	4b61      	ldr	r3, [pc, #388]	; (8004ccc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004b46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b4a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b52:	495e      	ldr	r1, [pc, #376]	; (8004ccc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004b54:	4313      	orrs	r3, r2
 8004b56:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d00a      	beq.n	8004b7c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004b66:	4b59      	ldr	r3, [pc, #356]	; (8004ccc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004b68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b6c:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b74:	4955      	ldr	r1, [pc, #340]	; (8004ccc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004b76:	4313      	orrs	r3, r2
 8004b78:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d00a      	beq.n	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004b88:	4b50      	ldr	r3, [pc, #320]	; (8004ccc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004b8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b8e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b96:	494d      	ldr	r1, [pc, #308]	; (8004ccc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004b98:	4313      	orrs	r3, r2
 8004b9a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d00a      	beq.n	8004bc0 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004baa:	4b48      	ldr	r3, [pc, #288]	; (8004ccc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004bac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bb0:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bb8:	4944      	ldr	r1, [pc, #272]	; (8004ccc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004bba:	4313      	orrs	r3, r2
 8004bbc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d00a      	beq.n	8004be2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004bcc:	4b3f      	ldr	r3, [pc, #252]	; (8004ccc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004bce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bd2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bda:	493c      	ldr	r1, [pc, #240]	; (8004ccc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d00a      	beq.n	8004c04 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004bee:	4b37      	ldr	r3, [pc, #220]	; (8004ccc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004bf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bf4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004bfc:	4933      	ldr	r1, [pc, #204]	; (8004ccc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004bfe:	4313      	orrs	r3, r2
 8004c00:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d00a      	beq.n	8004c26 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004c10:	4b2e      	ldr	r3, [pc, #184]	; (8004ccc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004c12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c16:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004c1e:	492b      	ldr	r1, [pc, #172]	; (8004ccc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004c20:	4313      	orrs	r3, r2
 8004c22:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d011      	beq.n	8004c56 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004c32:	4b26      	ldr	r3, [pc, #152]	; (8004ccc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004c34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c38:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004c40:	4922      	ldr	r1, [pc, #136]	; (8004ccc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004c42:	4313      	orrs	r3, r2
 8004c44:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004c4c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004c50:	d101      	bne.n	8004c56 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8004c52:	2301      	movs	r3, #1
 8004c54:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f003 0308 	and.w	r3, r3, #8
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d001      	beq.n	8004c66 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8004c62:	2301      	movs	r3, #1
 8004c64:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d00a      	beq.n	8004c88 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004c72:	4b16      	ldr	r3, [pc, #88]	; (8004ccc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004c74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c78:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c80:	4912      	ldr	r1, [pc, #72]	; (8004ccc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004c82:	4313      	orrs	r3, r2
 8004c84:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d00b      	beq.n	8004cac <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004c94:	4b0d      	ldr	r3, [pc, #52]	; (8004ccc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004c96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c9a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004ca4:	4909      	ldr	r1, [pc, #36]	; (8004ccc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004ca6:	4313      	orrs	r3, r2
 8004ca8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004cac:	69fb      	ldr	r3, [r7, #28]
 8004cae:	2b01      	cmp	r3, #1
 8004cb0:	d006      	beq.n	8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	f000 80d9 	beq.w	8004e72 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004cc0:	4b02      	ldr	r3, [pc, #8]	; (8004ccc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	4a01      	ldr	r2, [pc, #4]	; (8004ccc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004cc6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004cca:	e001      	b.n	8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8004ccc:	40023800 	.word	0x40023800
 8004cd0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004cd2:	f7fc ff91 	bl	8001bf8 <HAL_GetTick>
 8004cd6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004cd8:	e008      	b.n	8004cec <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004cda:	f7fc ff8d 	bl	8001bf8 <HAL_GetTick>
 8004cde:	4602      	mov	r2, r0
 8004ce0:	697b      	ldr	r3, [r7, #20]
 8004ce2:	1ad3      	subs	r3, r2, r3
 8004ce4:	2b64      	cmp	r3, #100	; 0x64
 8004ce6:	d901      	bls.n	8004cec <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004ce8:	2303      	movs	r3, #3
 8004cea:	e194      	b.n	8005016 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004cec:	4b6c      	ldr	r3, [pc, #432]	; (8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d1f0      	bne.n	8004cda <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f003 0301 	and.w	r3, r3, #1
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d021      	beq.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d11d      	bne.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004d0c:	4b64      	ldr	r3, [pc, #400]	; (8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004d0e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004d12:	0c1b      	lsrs	r3, r3, #16
 8004d14:	f003 0303 	and.w	r3, r3, #3
 8004d18:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004d1a:	4b61      	ldr	r3, [pc, #388]	; (8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004d1c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004d20:	0e1b      	lsrs	r3, r3, #24
 8004d22:	f003 030f 	and.w	r3, r3, #15
 8004d26:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	685b      	ldr	r3, [r3, #4]
 8004d2c:	019a      	lsls	r2, r3, #6
 8004d2e:	693b      	ldr	r3, [r7, #16]
 8004d30:	041b      	lsls	r3, r3, #16
 8004d32:	431a      	orrs	r2, r3
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	061b      	lsls	r3, r3, #24
 8004d38:	431a      	orrs	r2, r3
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	689b      	ldr	r3, [r3, #8]
 8004d3e:	071b      	lsls	r3, r3, #28
 8004d40:	4957      	ldr	r1, [pc, #348]	; (8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004d42:	4313      	orrs	r3, r2
 8004d44:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d004      	beq.n	8004d5e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d58:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004d5c:	d00a      	beq.n	8004d74 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d02e      	beq.n	8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d6e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004d72:	d129      	bne.n	8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004d74:	4b4a      	ldr	r3, [pc, #296]	; (8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004d76:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004d7a:	0c1b      	lsrs	r3, r3, #16
 8004d7c:	f003 0303 	and.w	r3, r3, #3
 8004d80:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004d82:	4b47      	ldr	r3, [pc, #284]	; (8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004d84:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004d88:	0f1b      	lsrs	r3, r3, #28
 8004d8a:	f003 0307 	and.w	r3, r3, #7
 8004d8e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	685b      	ldr	r3, [r3, #4]
 8004d94:	019a      	lsls	r2, r3, #6
 8004d96:	693b      	ldr	r3, [r7, #16]
 8004d98:	041b      	lsls	r3, r3, #16
 8004d9a:	431a      	orrs	r2, r3
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	68db      	ldr	r3, [r3, #12]
 8004da0:	061b      	lsls	r3, r3, #24
 8004da2:	431a      	orrs	r2, r3
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	071b      	lsls	r3, r3, #28
 8004da8:	493d      	ldr	r1, [pc, #244]	; (8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004daa:	4313      	orrs	r3, r2
 8004dac:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004db0:	4b3b      	ldr	r3, [pc, #236]	; (8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004db2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004db6:	f023 021f 	bic.w	r2, r3, #31
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dbe:	3b01      	subs	r3, #1
 8004dc0:	4937      	ldr	r1, [pc, #220]	; (8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004dc2:	4313      	orrs	r3, r2
 8004dc4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d01d      	beq.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004dd4:	4b32      	ldr	r3, [pc, #200]	; (8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004dd6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004dda:	0e1b      	lsrs	r3, r3, #24
 8004ddc:	f003 030f 	and.w	r3, r3, #15
 8004de0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004de2:	4b2f      	ldr	r3, [pc, #188]	; (8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004de4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004de8:	0f1b      	lsrs	r3, r3, #28
 8004dea:	f003 0307 	and.w	r3, r3, #7
 8004dee:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	685b      	ldr	r3, [r3, #4]
 8004df4:	019a      	lsls	r2, r3, #6
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	691b      	ldr	r3, [r3, #16]
 8004dfa:	041b      	lsls	r3, r3, #16
 8004dfc:	431a      	orrs	r2, r3
 8004dfe:	693b      	ldr	r3, [r7, #16]
 8004e00:	061b      	lsls	r3, r3, #24
 8004e02:	431a      	orrs	r2, r3
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	071b      	lsls	r3, r3, #28
 8004e08:	4925      	ldr	r1, [pc, #148]	; (8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004e0a:	4313      	orrs	r3, r2
 8004e0c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d011      	beq.n	8004e40 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	685b      	ldr	r3, [r3, #4]
 8004e20:	019a      	lsls	r2, r3, #6
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	691b      	ldr	r3, [r3, #16]
 8004e26:	041b      	lsls	r3, r3, #16
 8004e28:	431a      	orrs	r2, r3
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	68db      	ldr	r3, [r3, #12]
 8004e2e:	061b      	lsls	r3, r3, #24
 8004e30:	431a      	orrs	r2, r3
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	689b      	ldr	r3, [r3, #8]
 8004e36:	071b      	lsls	r3, r3, #28
 8004e38:	4919      	ldr	r1, [pc, #100]	; (8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004e3a:	4313      	orrs	r3, r2
 8004e3c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004e40:	4b17      	ldr	r3, [pc, #92]	; (8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	4a16      	ldr	r2, [pc, #88]	; (8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004e46:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004e4a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e4c:	f7fc fed4 	bl	8001bf8 <HAL_GetTick>
 8004e50:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004e52:	e008      	b.n	8004e66 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004e54:	f7fc fed0 	bl	8001bf8 <HAL_GetTick>
 8004e58:	4602      	mov	r2, r0
 8004e5a:	697b      	ldr	r3, [r7, #20]
 8004e5c:	1ad3      	subs	r3, r2, r3
 8004e5e:	2b64      	cmp	r3, #100	; 0x64
 8004e60:	d901      	bls.n	8004e66 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004e62:	2303      	movs	r3, #3
 8004e64:	e0d7      	b.n	8005016 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004e66:	4b0e      	ldr	r3, [pc, #56]	; (8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d0f0      	beq.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004e72:	69bb      	ldr	r3, [r7, #24]
 8004e74:	2b01      	cmp	r3, #1
 8004e76:	f040 80cd 	bne.w	8005014 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004e7a:	4b09      	ldr	r3, [pc, #36]	; (8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	4a08      	ldr	r2, [pc, #32]	; (8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004e80:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004e84:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e86:	f7fc feb7 	bl	8001bf8 <HAL_GetTick>
 8004e8a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004e8c:	e00a      	b.n	8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004e8e:	f7fc feb3 	bl	8001bf8 <HAL_GetTick>
 8004e92:	4602      	mov	r2, r0
 8004e94:	697b      	ldr	r3, [r7, #20]
 8004e96:	1ad3      	subs	r3, r2, r3
 8004e98:	2b64      	cmp	r3, #100	; 0x64
 8004e9a:	d903      	bls.n	8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004e9c:	2303      	movs	r3, #3
 8004e9e:	e0ba      	b.n	8005016 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8004ea0:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004ea4:	4b5e      	ldr	r3, [pc, #376]	; (8005020 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004eac:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004eb0:	d0ed      	beq.n	8004e8e <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d003      	beq.n	8004ec6 <HAL_RCCEx_PeriphCLKConfig+0x682>
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d009      	beq.n	8004eda <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d02e      	beq.n	8004f30 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d12a      	bne.n	8004f30 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004eda:	4b51      	ldr	r3, [pc, #324]	; (8005020 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004edc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ee0:	0c1b      	lsrs	r3, r3, #16
 8004ee2:	f003 0303 	and.w	r3, r3, #3
 8004ee6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004ee8:	4b4d      	ldr	r3, [pc, #308]	; (8005020 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004eea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004eee:	0f1b      	lsrs	r3, r3, #28
 8004ef0:	f003 0307 	and.w	r3, r3, #7
 8004ef4:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	695b      	ldr	r3, [r3, #20]
 8004efa:	019a      	lsls	r2, r3, #6
 8004efc:	693b      	ldr	r3, [r7, #16]
 8004efe:	041b      	lsls	r3, r3, #16
 8004f00:	431a      	orrs	r2, r3
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	699b      	ldr	r3, [r3, #24]
 8004f06:	061b      	lsls	r3, r3, #24
 8004f08:	431a      	orrs	r2, r3
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	071b      	lsls	r3, r3, #28
 8004f0e:	4944      	ldr	r1, [pc, #272]	; (8005020 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004f10:	4313      	orrs	r3, r2
 8004f12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004f16:	4b42      	ldr	r3, [pc, #264]	; (8005020 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004f18:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004f1c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f24:	3b01      	subs	r3, #1
 8004f26:	021b      	lsls	r3, r3, #8
 8004f28:	493d      	ldr	r1, [pc, #244]	; (8005020 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004f2a:	4313      	orrs	r3, r2
 8004f2c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d022      	beq.n	8004f82 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004f40:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004f44:	d11d      	bne.n	8004f82 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004f46:	4b36      	ldr	r3, [pc, #216]	; (8005020 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004f48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f4c:	0e1b      	lsrs	r3, r3, #24
 8004f4e:	f003 030f 	and.w	r3, r3, #15
 8004f52:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004f54:	4b32      	ldr	r3, [pc, #200]	; (8005020 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004f56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f5a:	0f1b      	lsrs	r3, r3, #28
 8004f5c:	f003 0307 	and.w	r3, r3, #7
 8004f60:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	695b      	ldr	r3, [r3, #20]
 8004f66:	019a      	lsls	r2, r3, #6
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	6a1b      	ldr	r3, [r3, #32]
 8004f6c:	041b      	lsls	r3, r3, #16
 8004f6e:	431a      	orrs	r2, r3
 8004f70:	693b      	ldr	r3, [r7, #16]
 8004f72:	061b      	lsls	r3, r3, #24
 8004f74:	431a      	orrs	r2, r3
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	071b      	lsls	r3, r3, #28
 8004f7a:	4929      	ldr	r1, [pc, #164]	; (8005020 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004f7c:	4313      	orrs	r3, r2
 8004f7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f003 0308 	and.w	r3, r3, #8
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d028      	beq.n	8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004f8e:	4b24      	ldr	r3, [pc, #144]	; (8005020 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004f90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f94:	0e1b      	lsrs	r3, r3, #24
 8004f96:	f003 030f 	and.w	r3, r3, #15
 8004f9a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004f9c:	4b20      	ldr	r3, [pc, #128]	; (8005020 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004f9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fa2:	0c1b      	lsrs	r3, r3, #16
 8004fa4:	f003 0303 	and.w	r3, r3, #3
 8004fa8:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	695b      	ldr	r3, [r3, #20]
 8004fae:	019a      	lsls	r2, r3, #6
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	041b      	lsls	r3, r3, #16
 8004fb4:	431a      	orrs	r2, r3
 8004fb6:	693b      	ldr	r3, [r7, #16]
 8004fb8:	061b      	lsls	r3, r3, #24
 8004fba:	431a      	orrs	r2, r3
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	69db      	ldr	r3, [r3, #28]
 8004fc0:	071b      	lsls	r3, r3, #28
 8004fc2:	4917      	ldr	r1, [pc, #92]	; (8005020 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004fc4:	4313      	orrs	r3, r2
 8004fc6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004fca:	4b15      	ldr	r3, [pc, #84]	; (8005020 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004fcc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004fd0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fd8:	4911      	ldr	r1, [pc, #68]	; (8005020 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004fda:	4313      	orrs	r3, r2
 8004fdc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004fe0:	4b0f      	ldr	r3, [pc, #60]	; (8005020 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	4a0e      	ldr	r2, [pc, #56]	; (8005020 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004fe6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004fea:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004fec:	f7fc fe04 	bl	8001bf8 <HAL_GetTick>
 8004ff0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004ff2:	e008      	b.n	8005006 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004ff4:	f7fc fe00 	bl	8001bf8 <HAL_GetTick>
 8004ff8:	4602      	mov	r2, r0
 8004ffa:	697b      	ldr	r3, [r7, #20]
 8004ffc:	1ad3      	subs	r3, r2, r3
 8004ffe:	2b64      	cmp	r3, #100	; 0x64
 8005000:	d901      	bls.n	8005006 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005002:	2303      	movs	r3, #3
 8005004:	e007      	b.n	8005016 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005006:	4b06      	ldr	r3, [pc, #24]	; (8005020 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800500e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005012:	d1ef      	bne.n	8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8005014:	2300      	movs	r3, #0
}
 8005016:	4618      	mov	r0, r3
 8005018:	3720      	adds	r7, #32
 800501a:	46bd      	mov	sp, r7
 800501c:	bd80      	pop	{r7, pc}
 800501e:	bf00      	nop
 8005020:	40023800 	.word	0x40023800

08005024 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_SAI1: SAI1 peripheral clock
  *            @arg RCC_PERIPHCLK_SAI2: SAI2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005024:	b480      	push	{r7}
 8005026:	b087      	sub	sp, #28
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 800502c:	2300      	movs	r3, #0
 800502e:	60fb      	str	r3, [r7, #12]
  /* This variable is used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0;
 8005030:	2300      	movs	r3, #0
 8005032:	617b      	str	r3, [r7, #20]
  /* This variable is used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0;
 8005034:	2300      	movs	r3, #0
 8005036:	613b      	str	r3, [r7, #16]
  /* This variable is used to store the SAI clock source */
  uint32_t saiclocksource = 0;
 8005038:	2300      	movs	r3, #0
 800503a:	60bb      	str	r3, [r7, #8]

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8005042:	f040 808d 	bne.w	8005160 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
  {
    saiclocksource = RCC->DCKCFGR1;
 8005046:	4b93      	ldr	r3, [pc, #588]	; (8005294 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8005048:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800504c:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI1SEL;
 800504e:	68bb      	ldr	r3, [r7, #8]
 8005050:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8005054:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 8005056:	68bb      	ldr	r3, [r7, #8]
 8005058:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800505c:	d07c      	beq.n	8005158 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 800505e:	68bb      	ldr	r3, [r7, #8]
 8005060:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005064:	d87b      	bhi.n	800515e <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
 8005066:	68bb      	ldr	r3, [r7, #8]
 8005068:	2b00      	cmp	r3, #0
 800506a:	d004      	beq.n	8005076 <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 800506c:	68bb      	ldr	r3, [r7, #8]
 800506e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005072:	d039      	beq.n	80050e8 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 8005074:	e073      	b.n	800515e <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8005076:	4b87      	ldr	r3, [pc, #540]	; (8005294 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8005078:	685b      	ldr	r3, [r3, #4]
 800507a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800507e:	2b00      	cmp	r3, #0
 8005080:	d108      	bne.n	8005094 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005082:	4b84      	ldr	r3, [pc, #528]	; (8005294 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8005084:	685b      	ldr	r3, [r3, #4]
 8005086:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800508a:	4a83      	ldr	r2, [pc, #524]	; (8005298 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800508c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005090:	613b      	str	r3, [r7, #16]
 8005092:	e007      	b.n	80050a4 <HAL_RCCEx_GetPeriphCLKFreq+0x80>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8005094:	4b7f      	ldr	r3, [pc, #508]	; (8005294 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8005096:	685b      	ldr	r3, [r3, #4]
 8005098:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800509c:	4a7f      	ldr	r2, [pc, #508]	; (800529c <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800509e:	fbb2 f3f3 	udiv	r3, r2, r3
 80050a2:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 80050a4:	4b7b      	ldr	r3, [pc, #492]	; (8005294 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80050a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050aa:	0e1b      	lsrs	r3, r3, #24
 80050ac:	f003 030f 	and.w	r3, r3, #15
 80050b0:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 80050b2:	4b78      	ldr	r3, [pc, #480]	; (8005294 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80050b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050b8:	099b      	lsrs	r3, r3, #6
 80050ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80050be:	693a      	ldr	r2, [r7, #16]
 80050c0:	fb03 f202 	mul.w	r2, r3, r2
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80050ca:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 80050cc:	4b71      	ldr	r3, [pc, #452]	; (8005294 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80050ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80050d2:	0a1b      	lsrs	r3, r3, #8
 80050d4:	f003 031f 	and.w	r3, r3, #31
 80050d8:	3301      	adds	r3, #1
 80050da:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 80050dc:	697a      	ldr	r2, [r7, #20]
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80050e4:	617b      	str	r3, [r7, #20]
        break;
 80050e6:	e03b      	b.n	8005160 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 80050e8:	4b6a      	ldr	r3, [pc, #424]	; (8005294 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80050ea:	685b      	ldr	r3, [r3, #4]
 80050ec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d108      	bne.n	8005106 <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80050f4:	4b67      	ldr	r3, [pc, #412]	; (8005294 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80050f6:	685b      	ldr	r3, [r3, #4]
 80050f8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80050fc:	4a66      	ldr	r2, [pc, #408]	; (8005298 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 80050fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8005102:	613b      	str	r3, [r7, #16]
 8005104:	e007      	b.n	8005116 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8005106:	4b63      	ldr	r3, [pc, #396]	; (8005294 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8005108:	685b      	ldr	r3, [r3, #4]
 800510a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800510e:	4a63      	ldr	r2, [pc, #396]	; (800529c <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8005110:	fbb2 f3f3 	udiv	r3, r2, r3
 8005114:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 8005116:	4b5f      	ldr	r3, [pc, #380]	; (8005294 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8005118:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800511c:	0e1b      	lsrs	r3, r3, #24
 800511e:	f003 030f 	and.w	r3, r3, #15
 8005122:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 8005124:	4b5b      	ldr	r3, [pc, #364]	; (8005294 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8005126:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800512a:	099b      	lsrs	r3, r3, #6
 800512c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005130:	693a      	ldr	r2, [r7, #16]
 8005132:	fb03 f202 	mul.w	r2, r3, r2
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	fbb2 f3f3 	udiv	r3, r2, r3
 800513c:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 800513e:	4b55      	ldr	r3, [pc, #340]	; (8005294 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8005140:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005144:	f003 031f 	and.w	r3, r3, #31
 8005148:	3301      	adds	r3, #1
 800514a:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800514c:	697a      	ldr	r2, [r7, #20]
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	fbb2 f3f3 	udiv	r3, r2, r3
 8005154:	617b      	str	r3, [r7, #20]
        break;
 8005156:	e003      	b.n	8005160 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        frequency = EXTERNAL_CLOCK_VALUE;
 8005158:	4b51      	ldr	r3, [pc, #324]	; (80052a0 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800515a:	617b      	str	r3, [r7, #20]
        break;
 800515c:	e000      	b.n	8005160 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        break;
 800515e:	bf00      	nop
      }
    }
  }

  if (PeriphClk == RCC_PERIPHCLK_SAI2)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005166:	f040 808d 	bne.w	8005284 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
  {
    saiclocksource = RCC->DCKCFGR1;
 800516a:	4b4a      	ldr	r3, [pc, #296]	; (8005294 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800516c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005170:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI2SEL;
 8005172:	68bb      	ldr	r3, [r7, #8]
 8005174:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8005178:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 800517a:	68bb      	ldr	r3, [r7, #8]
 800517c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005180:	d07c      	beq.n	800527c <HAL_RCCEx_GetPeriphCLKFreq+0x258>
 8005182:	68bb      	ldr	r3, [r7, #8]
 8005184:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005188:	d87b      	bhi.n	8005282 <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
 800518a:	68bb      	ldr	r3, [r7, #8]
 800518c:	2b00      	cmp	r3, #0
 800518e:	d004      	beq.n	800519a <HAL_RCCEx_GetPeriphCLKFreq+0x176>
 8005190:	68bb      	ldr	r3, [r7, #8]
 8005192:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005196:	d039      	beq.n	800520c <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 8005198:	e073      	b.n	8005282 <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800519a:	4b3e      	ldr	r3, [pc, #248]	; (8005294 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800519c:	685b      	ldr	r3, [r3, #4]
 800519e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d108      	bne.n	80051b8 <HAL_RCCEx_GetPeriphCLKFreq+0x194>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80051a6:	4b3b      	ldr	r3, [pc, #236]	; (8005294 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80051a8:	685b      	ldr	r3, [r3, #4]
 80051aa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80051ae:	4a3a      	ldr	r2, [pc, #232]	; (8005298 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 80051b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80051b4:	613b      	str	r3, [r7, #16]
 80051b6:	e007      	b.n	80051c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 80051b8:	4b36      	ldr	r3, [pc, #216]	; (8005294 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80051ba:	685b      	ldr	r3, [r3, #4]
 80051bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80051c0:	4a36      	ldr	r2, [pc, #216]	; (800529c <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 80051c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80051c6:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 80051c8:	4b32      	ldr	r3, [pc, #200]	; (8005294 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80051ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051ce:	0e1b      	lsrs	r3, r3, #24
 80051d0:	f003 030f 	and.w	r3, r3, #15
 80051d4:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 80051d6:	4b2f      	ldr	r3, [pc, #188]	; (8005294 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80051d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051dc:	099b      	lsrs	r3, r3, #6
 80051de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80051e2:	693a      	ldr	r2, [r7, #16]
 80051e4:	fb03 f202 	mul.w	r2, r3, r2
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80051ee:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 80051f0:	4b28      	ldr	r3, [pc, #160]	; (8005294 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80051f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80051f6:	0a1b      	lsrs	r3, r3, #8
 80051f8:	f003 031f 	and.w	r3, r3, #31
 80051fc:	3301      	adds	r3, #1
 80051fe:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 8005200:	697a      	ldr	r2, [r7, #20]
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	fbb2 f3f3 	udiv	r3, r2, r3
 8005208:	617b      	str	r3, [r7, #20]
        break;
 800520a:	e03b      	b.n	8005284 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800520c:	4b21      	ldr	r3, [pc, #132]	; (8005294 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800520e:	685b      	ldr	r3, [r3, #4]
 8005210:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005214:	2b00      	cmp	r3, #0
 8005216:	d108      	bne.n	800522a <HAL_RCCEx_GetPeriphCLKFreq+0x206>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005218:	4b1e      	ldr	r3, [pc, #120]	; (8005294 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800521a:	685b      	ldr	r3, [r3, #4]
 800521c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005220:	4a1d      	ldr	r2, [pc, #116]	; (8005298 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8005222:	fbb2 f3f3 	udiv	r3, r2, r3
 8005226:	613b      	str	r3, [r7, #16]
 8005228:	e007      	b.n	800523a <HAL_RCCEx_GetPeriphCLKFreq+0x216>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800522a:	4b1a      	ldr	r3, [pc, #104]	; (8005294 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800522c:	685b      	ldr	r3, [r3, #4]
 800522e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005232:	4a1a      	ldr	r2, [pc, #104]	; (800529c <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8005234:	fbb2 f3f3 	udiv	r3, r2, r3
 8005238:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 800523a:	4b16      	ldr	r3, [pc, #88]	; (8005294 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800523c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005240:	0e1b      	lsrs	r3, r3, #24
 8005242:	f003 030f 	and.w	r3, r3, #15
 8005246:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 8005248:	4b12      	ldr	r3, [pc, #72]	; (8005294 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800524a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800524e:	099b      	lsrs	r3, r3, #6
 8005250:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005254:	693a      	ldr	r2, [r7, #16]
 8005256:	fb03 f202 	mul.w	r2, r3, r2
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005260:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 8005262:	4b0c      	ldr	r3, [pc, #48]	; (8005294 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8005264:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005268:	f003 031f 	and.w	r3, r3, #31
 800526c:	3301      	adds	r3, #1
 800526e:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 8005270:	697a      	ldr	r2, [r7, #20]
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	fbb2 f3f3 	udiv	r3, r2, r3
 8005278:	617b      	str	r3, [r7, #20]
        break;
 800527a:	e003      	b.n	8005284 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        frequency = EXTERNAL_CLOCK_VALUE;
 800527c:	4b08      	ldr	r3, [pc, #32]	; (80052a0 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800527e:	617b      	str	r3, [r7, #20]
        break;
 8005280:	e000      	b.n	8005284 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        break;
 8005282:	bf00      	nop
      }
    }
  }

  return frequency;
 8005284:	697b      	ldr	r3, [r7, #20]
}
 8005286:	4618      	mov	r0, r3
 8005288:	371c      	adds	r7, #28
 800528a:	46bd      	mov	sp, r7
 800528c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005290:	4770      	bx	lr
 8005292:	bf00      	nop
 8005294:	40023800 	.word	0x40023800
 8005298:	00f42400 	.word	0x00f42400
 800529c:	007a1200 	.word	0x007a1200
 80052a0:	00bb8000 	.word	0x00bb8000

080052a4 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b088      	sub	sp, #32
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR = 0;
 80052ac:	2300      	movs	r3, #0
 80052ae:	61fb      	str	r3, [r7, #28]
  uint32_t ckstr_bits = 0;
 80052b0:	2300      	movs	r3, #0
 80052b2:	61bb      	str	r3, [r7, #24]
  uint32_t syncen_bits = 0;
 80052b4:	2300      	movs	r3, #0
 80052b6:	617b      	str	r3, [r7, #20]

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d101      	bne.n	80052c2 <HAL_SAI_Init+0x1e>
  {
    return HAL_ERROR;
 80052be:	2301      	movs	r3, #1
 80052c0:	e156      	b.n	8005570 <HAL_SAI_Init+0x2cc>
  assert_param(IS_SAI_BLOCK_FIRSTBIT_OFFSET(hsai->SlotInit.FirstBitOffset));
  assert_param(IS_SAI_BLOCK_SLOT_SIZE(hsai->SlotInit.SlotSize));
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  if (hsai->State == HAL_SAI_STATE_RESET)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 80052c8:	b2db      	uxtb	r3, r3
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d106      	bne.n	80052dc <HAL_SAI_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2200      	movs	r2, #0
 80052d2:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 80052d6:	6878      	ldr	r0, [r7, #4]
 80052d8:	f7fc fa98 	bl	800180c <HAL_SAI_MspInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2202      	movs	r2, #2
 80052e0:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* Disable the selected SAI peripheral */
  SAI_Disable(hsai);
 80052e4:	6878      	ldr	r0, [r7, #4]
 80052e6:	f000 fa55 	bl	8005794 <SAI_Disable>

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	68db      	ldr	r3, [r3, #12]
 80052ee:	2b02      	cmp	r3, #2
 80052f0:	d00c      	beq.n	800530c <HAL_SAI_Init+0x68>
 80052f2:	2b02      	cmp	r3, #2
 80052f4:	d80d      	bhi.n	8005312 <HAL_SAI_Init+0x6e>
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d002      	beq.n	8005300 <HAL_SAI_Init+0x5c>
 80052fa:	2b01      	cmp	r3, #1
 80052fc:	d003      	beq.n	8005306 <HAL_SAI_Init+0x62>
      break;
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
      break;
    default:
      break;
 80052fe:	e008      	b.n	8005312 <HAL_SAI_Init+0x6e>
      tmpregisterGCR = 0;
 8005300:	2300      	movs	r3, #0
 8005302:	61fb      	str	r3, [r7, #28]
      break;
 8005304:	e006      	b.n	8005314 <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8005306:	2310      	movs	r3, #16
 8005308:	61fb      	str	r3, [r7, #28]
      break;
 800530a:	e003      	b.n	8005314 <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800530c:	2320      	movs	r3, #32
 800530e:	61fb      	str	r3, [r7, #28]
      break;
 8005310:	e000      	b.n	8005314 <HAL_SAI_Init+0x70>
      break;
 8005312:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	689b      	ldr	r3, [r3, #8]
 8005318:	2b03      	cmp	r3, #3
 800531a:	d81e      	bhi.n	800535a <HAL_SAI_Init+0xb6>
 800531c:	a201      	add	r2, pc, #4	; (adr r2, 8005324 <HAL_SAI_Init+0x80>)
 800531e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005322:	bf00      	nop
 8005324:	08005335 	.word	0x08005335
 8005328:	0800533b 	.word	0x0800533b
 800532c:	08005343 	.word	0x08005343
 8005330:	0800534b 	.word	0x0800534b
  {
    case SAI_ASYNCHRONOUS :
    {
      syncen_bits = 0;
 8005334:	2300      	movs	r3, #0
 8005336:	617b      	str	r3, [r7, #20]
    }
    break;
 8005338:	e010      	b.n	800535c <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS :
    {
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800533a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800533e:	617b      	str	r3, [r7, #20]
    }
    break;
 8005340:	e00c      	b.n	800535c <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8005342:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005346:	617b      	str	r3, [r7, #20]
    }
    break;
 8005348:	e008      	b.n	800535c <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800534a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800534e:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8005350:	69fb      	ldr	r3, [r7, #28]
 8005352:	f043 0301 	orr.w	r3, r3, #1
 8005356:	61fb      	str	r3, [r7, #28]
    }
    break;
 8005358:	e000      	b.n	800535c <HAL_SAI_Init+0xb8>
    default:
      break;
 800535a:	bf00      	nop
  }

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	4a85      	ldr	r2, [pc, #532]	; (8005578 <HAL_SAI_Init+0x2d4>)
 8005362:	4293      	cmp	r3, r2
 8005364:	d004      	beq.n	8005370 <HAL_SAI_Init+0xcc>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	4a84      	ldr	r2, [pc, #528]	; (800557c <HAL_SAI_Init+0x2d8>)
 800536c:	4293      	cmp	r3, r2
 800536e:	d103      	bne.n	8005378 <HAL_SAI_Init+0xd4>
  {
    SAI1->GCR = tmpregisterGCR;
 8005370:	4a83      	ldr	r2, [pc, #524]	; (8005580 <HAL_SAI_Init+0x2dc>)
 8005372:	69fb      	ldr	r3, [r7, #28]
 8005374:	6013      	str	r3, [r2, #0]
 8005376:	e002      	b.n	800537e <HAL_SAI_Init+0xda>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8005378:	4a82      	ldr	r2, [pc, #520]	; (8005584 <HAL_SAI_Init+0x2e0>)
 800537a:	69fb      	ldr	r3, [r7, #28]
 800537c:	6013      	str	r3, [r2, #0]
  }

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	69db      	ldr	r3, [r3, #28]
 8005382:	2b00      	cmp	r3, #0
 8005384:	d04c      	beq.n	8005420 <HAL_SAI_Init+0x17c>
  {
    uint32_t freq = 0;
 8005386:	2300      	movs	r3, #0
 8005388:	613b      	str	r3, [r7, #16]
    uint32_t tmpval;

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	4a7a      	ldr	r2, [pc, #488]	; (8005578 <HAL_SAI_Init+0x2d4>)
 8005390:	4293      	cmp	r3, r2
 8005392:	d004      	beq.n	800539e <HAL_SAI_Init+0xfa>
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	4a78      	ldr	r2, [pc, #480]	; (800557c <HAL_SAI_Init+0x2d8>)
 800539a:	4293      	cmp	r3, r2
 800539c:	d104      	bne.n	80053a8 <HAL_SAI_Init+0x104>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800539e:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80053a2:	f7ff fe3f 	bl	8005024 <HAL_RCCEx_GetPeriphCLKFreq>
 80053a6:	6138      	str	r0, [r7, #16]
    }
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	4a76      	ldr	r2, [pc, #472]	; (8005588 <HAL_SAI_Init+0x2e4>)
 80053ae:	4293      	cmp	r3, r2
 80053b0:	d004      	beq.n	80053bc <HAL_SAI_Init+0x118>
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	4a75      	ldr	r2, [pc, #468]	; (800558c <HAL_SAI_Init+0x2e8>)
 80053b8:	4293      	cmp	r3, r2
 80053ba:	d104      	bne.n	80053c6 <HAL_SAI_Init+0x122>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 80053bc:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80053c0:	f7ff fe30 	bl	8005024 <HAL_RCCEx_GetPeriphCLKFreq>
 80053c4:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10) / (hsai->Init.AudioFrequency * 2 * 256);
 80053c6:	693a      	ldr	r2, [r7, #16]
 80053c8:	4613      	mov	r3, r2
 80053ca:	009b      	lsls	r3, r3, #2
 80053cc:	4413      	add	r3, r2
 80053ce:	005b      	lsls	r3, r3, #1
 80053d0:	461a      	mov	r2, r3
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	69db      	ldr	r3, [r3, #28]
 80053d6:	025b      	lsls	r3, r3, #9
 80053d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80053dc:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	4a6b      	ldr	r2, [pc, #428]	; (8005590 <HAL_SAI_Init+0x2ec>)
 80053e2:	fba2 2303 	umull	r2, r3, r2, r3
 80053e6:	08da      	lsrs	r2, r3, #3
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10) > 8)
 80053ec:	68f9      	ldr	r1, [r7, #12]
 80053ee:	4b68      	ldr	r3, [pc, #416]	; (8005590 <HAL_SAI_Init+0x2ec>)
 80053f0:	fba3 2301 	umull	r2, r3, r3, r1
 80053f4:	08da      	lsrs	r2, r3, #3
 80053f6:	4613      	mov	r3, r2
 80053f8:	009b      	lsls	r3, r3, #2
 80053fa:	4413      	add	r3, r2
 80053fc:	005b      	lsls	r3, r3, #1
 80053fe:	1aca      	subs	r2, r1, r3
 8005400:	2a08      	cmp	r2, #8
 8005402:	d904      	bls.n	800540e <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv += 1;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6a1b      	ldr	r3, [r3, #32]
 8005408:	1c5a      	adds	r2, r3, #1
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	621a      	str	r2, [r3, #32]
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005412:	2b04      	cmp	r3, #4
 8005414:	d104      	bne.n	8005420 <HAL_SAI_Init+0x17c>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6a1b      	ldr	r3, [r3, #32]
 800541a:	085a      	lsrs	r2, r3, #1
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	685b      	ldr	r3, [r3, #4]
 8005424:	2b00      	cmp	r3, #0
 8005426:	d003      	beq.n	8005430 <HAL_SAI_Init+0x18c>
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	685b      	ldr	r3, [r3, #4]
 800542c:	2b02      	cmp	r3, #2
 800542e:	d109      	bne.n	8005444 <HAL_SAI_Init+0x1a0>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0 : SAI_xCR1_CKSTR;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005434:	2b01      	cmp	r3, #1
 8005436:	d101      	bne.n	800543c <HAL_SAI_Init+0x198>
 8005438:	2300      	movs	r3, #0
 800543a:	e001      	b.n	8005440 <HAL_SAI_Init+0x19c>
 800543c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005440:	61bb      	str	r3, [r7, #24]
 8005442:	e008      	b.n	8005456 <HAL_SAI_Init+0x1b2>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005448:	2b01      	cmp	r3, #1
 800544a:	d102      	bne.n	8005452 <HAL_SAI_Init+0x1ae>
 800544c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005450:	e000      	b.n	8005454 <HAL_SAI_Init+0x1b0>
 8005452:	2300      	movs	r3, #0
 8005454:	61bb      	str	r3, [r7, #24]
  }

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	6819      	ldr	r1, [r3, #0]
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681a      	ldr	r2, [r3, #0]
 8005460:	4b4c      	ldr	r3, [pc, #304]	; (8005594 <HAL_SAI_Init+0x2f0>)
 8005462:	400b      	ands	r3, r1
 8005464:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	6819      	ldr	r1, [r3, #0]
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	685a      	ldr	r2, [r3, #4]
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005474:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800547a:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005480:	431a      	orrs	r2, r3
 8005482:	69bb      	ldr	r3, [r7, #24]
 8005484:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                               \
 8005486:	697b      	ldr	r3, [r7, #20]
 8005488:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                          ckstr_bits | syncen_bits |                               \
 800548e:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	691b      	ldr	r3, [r3, #16]
 8005494:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800549a:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	6a1b      	ldr	r3, [r3, #32]
 80054a0:	051b      	lsls	r3, r3, #20
 80054a2:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	430a      	orrs	r2, r1
 80054aa:	601a      	str	r2, [r3, #0]

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	6859      	ldr	r1, [r3, #4]
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681a      	ldr	r2, [r3, #0]
 80054b6:	4b38      	ldr	r3, [pc, #224]	; (8005598 <HAL_SAI_Init+0x2f4>)
 80054b8:	400b      	ands	r3, r1
 80054ba:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	6859      	ldr	r1, [r3, #4]
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	699a      	ldr	r2, [r3, #24]
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054ca:	431a      	orrs	r2, r3
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054d0:	431a      	orrs	r2, r3
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	430a      	orrs	r2, r1
 80054d8:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	6899      	ldr	r1, [r3, #8]
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681a      	ldr	r2, [r3, #0]
 80054e4:	4b2d      	ldr	r3, [pc, #180]	; (800559c <HAL_SAI_Init+0x2f8>)
 80054e6:	400b      	ands	r3, r1
 80054e8:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	6899      	ldr	r1, [r3, #8]
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054f4:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 80054fa:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                           hsai->FrameInit.FSOffset |
 8005500:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
                           hsai->FrameInit.FSDefinition |
 8005506:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1) << 8));
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800550c:	3b01      	subs	r3, #1
 800550e:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8005510:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	430a      	orrs	r2, r1
 8005518:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |            \
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	68d9      	ldr	r1, [r3, #12]
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681a      	ldr	r2, [r3, #0]
 8005524:	f24f 0320 	movw	r3, #61472	; 0xf020
 8005528:	400b      	ands	r3, r1
 800552a:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	68d9      	ldr	r1, [r3, #12]
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800553a:	431a      	orrs	r2, r3
                            | (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1) <<  8);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005540:	041b      	lsls	r3, r3, #16
 8005542:	431a      	orrs	r2, r3
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005548:	3b01      	subs	r3, #1
 800554a:	021b      	lsls	r3, r3, #8
 800554c:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	430a      	orrs	r2, r1
 8005554:	60da      	str	r2, [r3, #12]

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	2200      	movs	r2, #0
 800555a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2201      	movs	r2, #1
 8005562:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2200      	movs	r2, #0
 800556a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800556e:	2300      	movs	r3, #0
}
 8005570:	4618      	mov	r0, r3
 8005572:	3720      	adds	r7, #32
 8005574:	46bd      	mov	sp, r7
 8005576:	bd80      	pop	{r7, pc}
 8005578:	40015804 	.word	0x40015804
 800557c:	40015824 	.word	0x40015824
 8005580:	40015800 	.word	0x40015800
 8005584:	40015c00 	.word	0x40015c00
 8005588:	40015c04 	.word	0x40015c04
 800558c:	40015c24 	.word	0x40015c24
 8005590:	cccccccd 	.word	0xcccccccd
 8005594:	ff05c010 	.word	0xff05c010
 8005598:	ffff1ff0 	.word	0xffff1ff0
 800559c:	fff88000 	.word	0xfff88000

080055a0 <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 80055a0:	b580      	push	{r7, lr}
 80055a2:	b086      	sub	sp, #24
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	60f8      	str	r0, [r7, #12]
 80055a8:	60b9      	str	r1, [r7, #8]
 80055aa:	4613      	mov	r3, r2
 80055ac:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 80055ae:	f7fc fb23 	bl	8001bf8 <HAL_GetTick>
 80055b2:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0))
 80055b4:	68bb      	ldr	r3, [r7, #8]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d002      	beq.n	80055c0 <HAL_SAI_Transmit_DMA+0x20>
 80055ba:	88fb      	ldrh	r3, [r7, #6]
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d101      	bne.n	80055c4 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 80055c0:	2301      	movs	r3, #1
 80055c2:	e093      	b.n	80056ec <HAL_SAI_Transmit_DMA+0x14c>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 80055ca:	b2db      	uxtb	r3, r3
 80055cc:	2b01      	cmp	r3, #1
 80055ce:	f040 808c 	bne.w	80056ea <HAL_SAI_Transmit_DMA+0x14a>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80055d8:	2b01      	cmp	r3, #1
 80055da:	d101      	bne.n	80055e0 <HAL_SAI_Transmit_DMA+0x40>
 80055dc:	2302      	movs	r3, #2
 80055de:	e085      	b.n	80056ec <HAL_SAI_Transmit_DMA+0x14c>
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	2201      	movs	r2, #1
 80055e4:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    hsai->pBuffPtr = pData;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	68ba      	ldr	r2, [r7, #8]
 80055ec:	665a      	str	r2, [r3, #100]	; 0x64
    hsai->XferSize = Size;
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	88fa      	ldrh	r2, [r7, #6]
 80055f2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    hsai->XferCount = Size;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	88fa      	ldrh	r2, [r7, #6]
 80055fa:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	2200      	movs	r2, #0
 8005602:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	2212      	movs	r2, #18
 800560a:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005612:	4a38      	ldr	r2, [pc, #224]	; (80056f4 <HAL_SAI_Transmit_DMA+0x154>)
 8005614:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800561a:	4a37      	ldr	r2, [pc, #220]	; (80056f8 <HAL_SAI_Transmit_DMA+0x158>)
 800561c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005622:	4a36      	ldr	r2, [pc, #216]	; (80056fc <HAL_SAI_Transmit_DMA+0x15c>)
 8005624:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800562a:	2200      	movs	r2, #0
 800562c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005636:	4619      	mov	r1, r3
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	331c      	adds	r3, #28
 800563e:	461a      	mov	r2, r3
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8005646:	f7fd f8c1 	bl	80027cc <HAL_DMA_Start_IT>
 800564a:	4603      	mov	r3, r0
 800564c:	2b00      	cmp	r3, #0
 800564e:	d005      	beq.n	800565c <HAL_SAI_Transmit_DMA+0xbc>
    {
      __HAL_UNLOCK(hsai);
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	2200      	movs	r2, #0
 8005654:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
      return  HAL_ERROR;
 8005658:	2301      	movs	r3, #1
 800565a:	e047      	b.n	80056ec <HAL_SAI_Transmit_DMA+0x14c>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800565c:	2100      	movs	r1, #0
 800565e:	68f8      	ldr	r0, [r7, #12]
 8005660:	f000 f862 	bl	8005728 <SAI_InterruptFlag>
 8005664:	4601      	mov	r1, r0
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	691a      	ldr	r2, [r3, #16]
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	430a      	orrs	r2, r1
 8005672:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	681a      	ldr	r2, [r3, #0]
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005682:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8005684:	e015      	b.n	80056b2 <HAL_SAI_Transmit_DMA+0x112>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 8005686:	f7fc fab7 	bl	8001bf8 <HAL_GetTick>
 800568a:	4602      	mov	r2, r0
 800568c:	697b      	ldr	r3, [r7, #20]
 800568e:	1ad3      	subs	r3, r2, r3
 8005690:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005694:	d90d      	bls.n	80056b2 <HAL_SAI_Transmit_DMA+0x112>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800569c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	2200      	movs	r2, #0
 80056aa:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80056ae:	2303      	movs	r3, #3
 80056b0:	e01c      	b.n	80056ec <HAL_SAI_Transmit_DMA+0x14c>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	695b      	ldr	r3, [r3, #20]
 80056b8:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d0e2      	beq.n	8005686 <HAL_SAI_Transmit_DMA+0xe6>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d107      	bne.n	80056de <HAL_SAI_Transmit_DMA+0x13e>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	681a      	ldr	r2, [r3, #0]
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80056dc:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	2200      	movs	r2, #0
 80056e2:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80056e6:	2300      	movs	r3, #0
 80056e8:	e000      	b.n	80056ec <HAL_SAI_Transmit_DMA+0x14c>
  }
  else
  {
    return HAL_BUSY;
 80056ea:	2302      	movs	r3, #2
  }
}
 80056ec:	4618      	mov	r0, r3
 80056ee:	3718      	adds	r7, #24
 80056f0:	46bd      	mov	sp, r7
 80056f2:	bd80      	pop	{r7, pc}
 80056f4:	08005865 	.word	0x08005865
 80056f8:	08005805 	.word	0x08005805
 80056fc:	08005881 	.word	0x08005881

08005700 <HAL_SAI_TxHalfCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8005700:	b480      	push	{r7}
 8005702:	b083      	sub	sp, #12
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_TxHalfCpltCallback could be implemented in the user file
   */
}
 8005708:	bf00      	nop
 800570a:	370c      	adds	r7, #12
 800570c:	46bd      	mov	sp, r7
 800570e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005712:	4770      	bx	lr

08005714 <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8005714:	b480      	push	{r7}
 8005716:	b083      	sub	sp, #12
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 800571c:	bf00      	nop
 800571e:	370c      	adds	r7, #12
 8005720:	46bd      	mov	sp, r7
 8005722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005726:	4770      	bx	lr

08005728 <SAI_InterruptFlag>:
  *                the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
 */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, uint32_t mode)
{
 8005728:	b480      	push	{r7}
 800572a:	b085      	sub	sp, #20
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
 8005730:	6039      	str	r1, [r7, #0]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 8005732:	2301      	movs	r3, #1
 8005734:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 8005736:	683b      	ldr	r3, [r7, #0]
 8005738:	2b01      	cmp	r3, #1
 800573a:	d103      	bne.n	8005744 <SAI_InterruptFlag+0x1c>
  {
    tmpIT |= SAI_IT_FREQ;
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	f043 0308 	orr.w	r3, r3, #8
 8005742:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005748:	2b08      	cmp	r3, #8
 800574a:	d10b      	bne.n	8005764 <SAI_InterruptFlag+0x3c>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8005750:	2b03      	cmp	r3, #3
 8005752:	d003      	beq.n	800575c <SAI_InterruptFlag+0x34>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	685b      	ldr	r3, [r3, #4]
 8005758:	2b01      	cmp	r3, #1
 800575a:	d103      	bne.n	8005764 <SAI_InterruptFlag+0x3c>
  {
    tmpIT |= SAI_IT_CNRDY;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	f043 0310 	orr.w	r3, r3, #16
 8005762:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	685b      	ldr	r3, [r3, #4]
 8005768:	2b03      	cmp	r3, #3
 800576a:	d003      	beq.n	8005774 <SAI_InterruptFlag+0x4c>
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	685b      	ldr	r3, [r3, #4]
 8005770:	2b02      	cmp	r3, #2
 8005772:	d104      	bne.n	800577e <SAI_InterruptFlag+0x56>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800577a:	60fb      	str	r3, [r7, #12]
 800577c:	e003      	b.n	8005786 <SAI_InterruptFlag+0x5e>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	f043 0304 	orr.w	r3, r3, #4
 8005784:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 8005786:	68fb      	ldr	r3, [r7, #12]
}
 8005788:	4618      	mov	r0, r3
 800578a:	3714      	adds	r7, #20
 800578c:	46bd      	mov	sp, r7
 800578e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005792:	4770      	bx	lr

08005794 <SAI_Disable>:
  * @param  hsai  pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8005794:	b480      	push	{r7}
 8005796:	b085      	sub	sp, #20
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7 / 1000);
 800579c:	4b17      	ldr	r3, [pc, #92]	; (80057fc <SAI_Disable+0x68>)
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	4a17      	ldr	r2, [pc, #92]	; (8005800 <SAI_Disable+0x6c>)
 80057a2:	fba2 2303 	umull	r2, r3, r2, r3
 80057a6:	0b1b      	lsrs	r3, r3, #12
 80057a8:	009b      	lsls	r3, r3, #2
 80057aa:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 80057ac:	2300      	movs	r3, #0
 80057ae:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	681a      	ldr	r2, [r3, #0]
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80057be:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count-- == 0)
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	1e5a      	subs	r2, r3, #1
 80057c4:	60fa      	str	r2, [r7, #12]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d10a      	bne.n	80057e0 <SAI_Disable+0x4c>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80057d0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      status = HAL_TIMEOUT;
 80057da:	2303      	movs	r3, #3
 80057dc:	72fb      	strb	r3, [r7, #11]
      break;
 80057de:	e006      	b.n	80057ee <SAI_Disable+0x5a>
    }
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d1e8      	bne.n	80057c0 <SAI_Disable+0x2c>

  return status;
 80057ee:	7afb      	ldrb	r3, [r7, #11]
}
 80057f0:	4618      	mov	r0, r3
 80057f2:	3714      	adds	r7, #20
 80057f4:	46bd      	mov	sp, r7
 80057f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fa:	4770      	bx	lr
 80057fc:	20000008 	.word	0x20000008
 8005800:	95cbec1b 	.word	0x95cbec1b

08005804 <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8005804:	b580      	push	{r7, lr}
 8005806:	b084      	sub	sp, #16
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005810:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	69db      	ldr	r3, [r3, #28]
 8005816:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800581a:	d01c      	beq.n	8005856 <SAI_DMATxCplt+0x52>
  {
    hsai->XferCount = 0;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	2200      	movs	r2, #0
 8005820:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	681a      	ldr	r2, [r3, #0]
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8005832:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8005834:	2100      	movs	r1, #0
 8005836:	68f8      	ldr	r0, [r7, #12]
 8005838:	f7ff ff76 	bl	8005728 <SAI_InterruptFlag>
 800583c:	4603      	mov	r3, r0
 800583e:	43d9      	mvns	r1, r3
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	691a      	ldr	r2, [r3, #16]
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	400a      	ands	r2, r1
 800584c:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	2201      	movs	r2, #1
 8005852:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 8005856:	68f8      	ldr	r0, [r7, #12]
 8005858:	f7fa ff22 	bl	80006a0 <HAL_SAI_TxCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800585c:	bf00      	nop
 800585e:	3710      	adds	r7, #16
 8005860:	46bd      	mov	sp, r7
 8005862:	bd80      	pop	{r7, pc}

08005864 <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005864:	b580      	push	{r7, lr}
 8005866:	b084      	sub	sp, #16
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005870:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 8005872:	68f8      	ldr	r0, [r7, #12]
 8005874:	f7ff ff44 	bl	8005700 <HAL_SAI_TxHalfCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 8005878:	bf00      	nop
 800587a:	3710      	adds	r7, #16
 800587c:	46bd      	mov	sp, r7
 800587e:	bd80      	pop	{r7, pc}

08005880 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 8005880:	b580      	push	{r7, lr}
 8005882:	b084      	sub	sp, #16
 8005884:	af00      	add	r7, sp, #0
 8005886:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800588c:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005894:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  if ((hsai->hdmatx->ErrorCode == HAL_DMA_ERROR_TE) || (hsai->hdmarx->ErrorCode == HAL_DMA_ERROR_TE))
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80058a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058a4:	2b01      	cmp	r3, #1
 80058a6:	d004      	beq.n	80058b2 <SAI_DMAError+0x32>
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058ae:	2b01      	cmp	r3, #1
 80058b0:	d112      	bne.n	80058d8 <SAI_DMAError+0x58>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	681a      	ldr	r2, [r3, #0]
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80058c0:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    SAI_Disable(hsai);
 80058c2:	68f8      	ldr	r0, [r7, #12]
 80058c4:	f7ff ff66 	bl	8005794 <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	2201      	movs	r2, #1
 80058cc:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	2200      	movs	r2, #0
 80058d4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  }
  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 80058d8:	68f8      	ldr	r0, [r7, #12]
 80058da:	f7ff ff1b 	bl	8005714 <HAL_SAI_ErrorCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 80058de:	bf00      	nop
 80058e0:	3710      	adds	r7, #16
 80058e2:	46bd      	mov	sp, r7
 80058e4:	bd80      	pop	{r7, pc}

080058e6 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80058e6:	b580      	push	{r7, lr}
 80058e8:	b082      	sub	sp, #8
 80058ea:	af00      	add	r7, sp, #0
 80058ec:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d101      	bne.n	80058f8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80058f4:	2301      	movs	r3, #1
 80058f6:	e040      	b.n	800597a <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d106      	bne.n	800590e <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2200      	movs	r2, #0
 8005904:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005908:	6878      	ldr	r0, [r7, #4]
 800590a:	f7fb fe9d 	bl	8001648 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	2224      	movs	r2, #36	; 0x24
 8005912:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	681a      	ldr	r2, [r3, #0]
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f022 0201 	bic.w	r2, r2, #1
 8005922:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005924:	6878      	ldr	r0, [r7, #4]
 8005926:	f000 fbe5 	bl	80060f4 <UART_SetConfig>
 800592a:	4603      	mov	r3, r0
 800592c:	2b01      	cmp	r3, #1
 800592e:	d101      	bne.n	8005934 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005930:	2301      	movs	r3, #1
 8005932:	e022      	b.n	800597a <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005938:	2b00      	cmp	r3, #0
 800593a:	d002      	beq.n	8005942 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800593c:	6878      	ldr	r0, [r7, #4]
 800593e:	f000 fe3d 	bl	80065bc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	685a      	ldr	r2, [r3, #4]
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005950:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	689a      	ldr	r2, [r3, #8]
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005960:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	681a      	ldr	r2, [r3, #0]
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f042 0201 	orr.w	r2, r2, #1
 8005970:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005972:	6878      	ldr	r0, [r7, #4]
 8005974:	f000 fec4 	bl	8006700 <UART_CheckIdleState>
 8005978:	4603      	mov	r3, r0
}
 800597a:	4618      	mov	r0, r3
 800597c:	3708      	adds	r7, #8
 800597e:	46bd      	mov	sp, r7
 8005980:	bd80      	pop	{r7, pc}

08005982 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005982:	b580      	push	{r7, lr}
 8005984:	b08a      	sub	sp, #40	; 0x28
 8005986:	af02      	add	r7, sp, #8
 8005988:	60f8      	str	r0, [r7, #12]
 800598a:	60b9      	str	r1, [r7, #8]
 800598c:	603b      	str	r3, [r7, #0]
 800598e:	4613      	mov	r3, r2
 8005990:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005996:	2b20      	cmp	r3, #32
 8005998:	d171      	bne.n	8005a7e <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 800599a:	68bb      	ldr	r3, [r7, #8]
 800599c:	2b00      	cmp	r3, #0
 800599e:	d002      	beq.n	80059a6 <HAL_UART_Transmit+0x24>
 80059a0:	88fb      	ldrh	r3, [r7, #6]
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d101      	bne.n	80059aa <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80059a6:	2301      	movs	r3, #1
 80059a8:	e06a      	b.n	8005a80 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	2200      	movs	r2, #0
 80059ae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	2221      	movs	r2, #33	; 0x21
 80059b6:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80059b8:	f7fc f91e 	bl	8001bf8 <HAL_GetTick>
 80059bc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	88fa      	ldrh	r2, [r7, #6]
 80059c2:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	88fa      	ldrh	r2, [r7, #6]
 80059ca:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	689b      	ldr	r3, [r3, #8]
 80059d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059d6:	d108      	bne.n	80059ea <HAL_UART_Transmit+0x68>
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	691b      	ldr	r3, [r3, #16]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d104      	bne.n	80059ea <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80059e0:	2300      	movs	r3, #0
 80059e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80059e4:	68bb      	ldr	r3, [r7, #8]
 80059e6:	61bb      	str	r3, [r7, #24]
 80059e8:	e003      	b.n	80059f2 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80059ea:	68bb      	ldr	r3, [r7, #8]
 80059ec:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80059ee:	2300      	movs	r3, #0
 80059f0:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80059f2:	e02c      	b.n	8005a4e <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	9300      	str	r3, [sp, #0]
 80059f8:	697b      	ldr	r3, [r7, #20]
 80059fa:	2200      	movs	r2, #0
 80059fc:	2180      	movs	r1, #128	; 0x80
 80059fe:	68f8      	ldr	r0, [r7, #12]
 8005a00:	f000 feb5 	bl	800676e <UART_WaitOnFlagUntilTimeout>
 8005a04:	4603      	mov	r3, r0
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d001      	beq.n	8005a0e <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8005a0a:	2303      	movs	r3, #3
 8005a0c:	e038      	b.n	8005a80 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8005a0e:	69fb      	ldr	r3, [r7, #28]
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d10b      	bne.n	8005a2c <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005a14:	69bb      	ldr	r3, [r7, #24]
 8005a16:	881b      	ldrh	r3, [r3, #0]
 8005a18:	461a      	mov	r2, r3
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005a22:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005a24:	69bb      	ldr	r3, [r7, #24]
 8005a26:	3302      	adds	r3, #2
 8005a28:	61bb      	str	r3, [r7, #24]
 8005a2a:	e007      	b.n	8005a3c <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005a2c:	69fb      	ldr	r3, [r7, #28]
 8005a2e:	781a      	ldrb	r2, [r3, #0]
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005a36:	69fb      	ldr	r3, [r7, #28]
 8005a38:	3301      	adds	r3, #1
 8005a3a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005a42:	b29b      	uxth	r3, r3
 8005a44:	3b01      	subs	r3, #1
 8005a46:	b29a      	uxth	r2, r3
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005a54:	b29b      	uxth	r3, r3
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d1cc      	bne.n	80059f4 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	9300      	str	r3, [sp, #0]
 8005a5e:	697b      	ldr	r3, [r7, #20]
 8005a60:	2200      	movs	r2, #0
 8005a62:	2140      	movs	r1, #64	; 0x40
 8005a64:	68f8      	ldr	r0, [r7, #12]
 8005a66:	f000 fe82 	bl	800676e <UART_WaitOnFlagUntilTimeout>
 8005a6a:	4603      	mov	r3, r0
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d001      	beq.n	8005a74 <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 8005a70:	2303      	movs	r3, #3
 8005a72:	e005      	b.n	8005a80 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	2220      	movs	r2, #32
 8005a78:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8005a7a:	2300      	movs	r3, #0
 8005a7c:	e000      	b.n	8005a80 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8005a7e:	2302      	movs	r3, #2
  }
}
 8005a80:	4618      	mov	r0, r3
 8005a82:	3720      	adds	r7, #32
 8005a84:	46bd      	mov	sp, r7
 8005a86:	bd80      	pop	{r7, pc}

08005a88 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	b08a      	sub	sp, #40	; 0x28
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	60f8      	str	r0, [r7, #12]
 8005a90:	60b9      	str	r1, [r7, #8]
 8005a92:	4613      	mov	r3, r2
 8005a94:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005a9c:	2b20      	cmp	r3, #32
 8005a9e:	d132      	bne.n	8005b06 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005aa0:	68bb      	ldr	r3, [r7, #8]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d002      	beq.n	8005aac <HAL_UART_Receive_IT+0x24>
 8005aa6:	88fb      	ldrh	r3, [r7, #6]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d101      	bne.n	8005ab0 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8005aac:	2301      	movs	r3, #1
 8005aae:	e02b      	b.n	8005b08 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	685b      	ldr	r3, [r3, #4]
 8005abc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d018      	beq.n	8005af6 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aca:	697b      	ldr	r3, [r7, #20]
 8005acc:	e853 3f00 	ldrex	r3, [r3]
 8005ad0:	613b      	str	r3, [r7, #16]
   return(result);
 8005ad2:	693b      	ldr	r3, [r7, #16]
 8005ad4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005ad8:	627b      	str	r3, [r7, #36]	; 0x24
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	461a      	mov	r2, r3
 8005ae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ae2:	623b      	str	r3, [r7, #32]
 8005ae4:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ae6:	69f9      	ldr	r1, [r7, #28]
 8005ae8:	6a3a      	ldr	r2, [r7, #32]
 8005aea:	e841 2300 	strex	r3, r2, [r1]
 8005aee:	61bb      	str	r3, [r7, #24]
   return(result);
 8005af0:	69bb      	ldr	r3, [r7, #24]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d1e6      	bne.n	8005ac4 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005af6:	88fb      	ldrh	r3, [r7, #6]
 8005af8:	461a      	mov	r2, r3
 8005afa:	68b9      	ldr	r1, [r7, #8]
 8005afc:	68f8      	ldr	r0, [r7, #12]
 8005afe:	f000 fefd 	bl	80068fc <UART_Start_Receive_IT>
 8005b02:	4603      	mov	r3, r0
 8005b04:	e000      	b.n	8005b08 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 8005b06:	2302      	movs	r3, #2
  }
}
 8005b08:	4618      	mov	r0, r3
 8005b0a:	3728      	adds	r7, #40	; 0x28
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	bd80      	pop	{r7, pc}

08005b10 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005b10:	b580      	push	{r7, lr}
 8005b12:	b0ba      	sub	sp, #232	; 0xe8
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	69db      	ldr	r3, [r3, #28]
 8005b1e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	689b      	ldr	r3, [r3, #8]
 8005b32:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005b36:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8005b3a:	f640 030f 	movw	r3, #2063	; 0x80f
 8005b3e:	4013      	ands	r3, r2
 8005b40:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8005b44:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d115      	bne.n	8005b78 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005b4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b50:	f003 0320 	and.w	r3, r3, #32
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d00f      	beq.n	8005b78 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005b58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005b5c:	f003 0320 	and.w	r3, r3, #32
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d009      	beq.n	8005b78 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	f000 8297 	beq.w	800609c <HAL_UART_IRQHandler+0x58c>
      {
        huart->RxISR(huart);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005b72:	6878      	ldr	r0, [r7, #4]
 8005b74:	4798      	blx	r3
      }
      return;
 8005b76:	e291      	b.n	800609c <HAL_UART_IRQHandler+0x58c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005b78:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	f000 8117 	beq.w	8005db0 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005b82:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005b86:	f003 0301 	and.w	r3, r3, #1
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d106      	bne.n	8005b9c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005b8e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8005b92:	4b85      	ldr	r3, [pc, #532]	; (8005da8 <HAL_UART_IRQHandler+0x298>)
 8005b94:	4013      	ands	r3, r2
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	f000 810a 	beq.w	8005db0 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005b9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ba0:	f003 0301 	and.w	r3, r3, #1
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d011      	beq.n	8005bcc <HAL_UART_IRQHandler+0xbc>
 8005ba8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005bac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d00b      	beq.n	8005bcc <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	2201      	movs	r2, #1
 8005bba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005bc2:	f043 0201 	orr.w	r2, r3, #1
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005bcc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005bd0:	f003 0302 	and.w	r3, r3, #2
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d011      	beq.n	8005bfc <HAL_UART_IRQHandler+0xec>
 8005bd8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005bdc:	f003 0301 	and.w	r3, r3, #1
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d00b      	beq.n	8005bfc <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	2202      	movs	r2, #2
 8005bea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005bf2:	f043 0204 	orr.w	r2, r3, #4
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005bfc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c00:	f003 0304 	and.w	r3, r3, #4
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d011      	beq.n	8005c2c <HAL_UART_IRQHandler+0x11c>
 8005c08:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005c0c:	f003 0301 	and.w	r3, r3, #1
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d00b      	beq.n	8005c2c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	2204      	movs	r2, #4
 8005c1a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005c22:	f043 0202 	orr.w	r2, r3, #2
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005c2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c30:	f003 0308 	and.w	r3, r3, #8
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d017      	beq.n	8005c68 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005c38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005c3c:	f003 0320 	and.w	r3, r3, #32
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d105      	bne.n	8005c50 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005c44:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005c48:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d00b      	beq.n	8005c68 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	2208      	movs	r2, #8
 8005c56:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005c5e:	f043 0208 	orr.w	r2, r3, #8
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005c68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c6c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d012      	beq.n	8005c9a <HAL_UART_IRQHandler+0x18a>
 8005c74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005c78:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d00c      	beq.n	8005c9a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005c88:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005c90:	f043 0220 	orr.w	r2, r3, #32
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	f000 81fd 	beq.w	80060a0 <HAL_UART_IRQHandler+0x590>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005ca6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005caa:	f003 0320 	and.w	r3, r3, #32
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d00d      	beq.n	8005cce <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005cb2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005cb6:	f003 0320 	and.w	r3, r3, #32
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d007      	beq.n	8005cce <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d003      	beq.n	8005cce <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005cca:	6878      	ldr	r0, [r7, #4]
 8005ccc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005cd4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	689b      	ldr	r3, [r3, #8]
 8005cde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ce2:	2b40      	cmp	r3, #64	; 0x40
 8005ce4:	d005      	beq.n	8005cf2 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005ce6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005cea:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d04f      	beq.n	8005d92 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005cf2:	6878      	ldr	r0, [r7, #4]
 8005cf4:	f000 fec8 	bl	8006a88 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	689b      	ldr	r3, [r3, #8]
 8005cfe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d02:	2b40      	cmp	r3, #64	; 0x40
 8005d04:	d141      	bne.n	8005d8a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	3308      	adds	r3, #8
 8005d0c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d10:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005d14:	e853 3f00 	ldrex	r3, [r3]
 8005d18:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005d1c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005d20:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005d24:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	3308      	adds	r3, #8
 8005d2e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005d32:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005d36:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d3a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005d3e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005d42:	e841 2300 	strex	r3, r2, [r1]
 8005d46:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005d4a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d1d9      	bne.n	8005d06 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d013      	beq.n	8005d82 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005d5e:	4a13      	ldr	r2, [pc, #76]	; (8005dac <HAL_UART_IRQHandler+0x29c>)
 8005d60:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005d66:	4618      	mov	r0, r3
 8005d68:	f7fc fe00 	bl	800296c <HAL_DMA_Abort_IT>
 8005d6c:	4603      	mov	r3, r0
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d017      	beq.n	8005da2 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005d76:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d78:	687a      	ldr	r2, [r7, #4]
 8005d7a:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8005d7c:	4610      	mov	r0, r2
 8005d7e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d80:	e00f      	b.n	8005da2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005d82:	6878      	ldr	r0, [r7, #4]
 8005d84:	f000 f9a0 	bl	80060c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d88:	e00b      	b.n	8005da2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005d8a:	6878      	ldr	r0, [r7, #4]
 8005d8c:	f000 f99c 	bl	80060c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d90:	e007      	b.n	8005da2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005d92:	6878      	ldr	r0, [r7, #4]
 8005d94:	f000 f998 	bl	80060c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8005da0:	e17e      	b.n	80060a0 <HAL_UART_IRQHandler+0x590>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005da2:	bf00      	nop
    return;
 8005da4:	e17c      	b.n	80060a0 <HAL_UART_IRQHandler+0x590>
 8005da6:	bf00      	nop
 8005da8:	04000120 	.word	0x04000120
 8005dac:	08006b51 	.word	0x08006b51

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005db4:	2b01      	cmp	r3, #1
 8005db6:	f040 814c 	bne.w	8006052 <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005dba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005dbe:	f003 0310 	and.w	r3, r3, #16
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	f000 8145 	beq.w	8006052 <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005dc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005dcc:	f003 0310 	and.w	r3, r3, #16
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	f000 813e 	beq.w	8006052 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	2210      	movs	r2, #16
 8005ddc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	689b      	ldr	r3, [r3, #8]
 8005de4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005de8:	2b40      	cmp	r3, #64	; 0x40
 8005dea:	f040 80b6 	bne.w	8005f5a <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	685b      	ldr	r3, [r3, #4]
 8005df6:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005dfa:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	f000 8150 	beq.w	80060a4 <HAL_UART_IRQHandler+0x594>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005e0a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005e0e:	429a      	cmp	r2, r3
 8005e10:	f080 8148 	bcs.w	80060a4 <HAL_UART_IRQHandler+0x594>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005e1a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005e22:	69db      	ldr	r3, [r3, #28]
 8005e24:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005e28:	f000 8086 	beq.w	8005f38 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e34:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005e38:	e853 3f00 	ldrex	r3, [r3]
 8005e3c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005e40:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005e44:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005e48:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	461a      	mov	r2, r3
 8005e52:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005e56:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8005e5a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e5e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005e62:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005e66:	e841 2300 	strex	r3, r2, [r1]
 8005e6a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005e6e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d1da      	bne.n	8005e2c <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	3308      	adds	r3, #8
 8005e7c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e7e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005e80:	e853 3f00 	ldrex	r3, [r3]
 8005e84:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005e86:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005e88:	f023 0301 	bic.w	r3, r3, #1
 8005e8c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	3308      	adds	r3, #8
 8005e96:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005e9a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005e9e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ea0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005ea2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005ea6:	e841 2300 	strex	r3, r2, [r1]
 8005eaa:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005eac:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d1e1      	bne.n	8005e76 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	3308      	adds	r3, #8
 8005eb8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005ebc:	e853 3f00 	ldrex	r3, [r3]
 8005ec0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005ec2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005ec4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005ec8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	3308      	adds	r3, #8
 8005ed2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005ed6:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005ed8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eda:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005edc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005ede:	e841 2300 	strex	r3, r2, [r1]
 8005ee2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005ee4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d1e3      	bne.n	8005eb2 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	2220      	movs	r2, #32
 8005eee:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005efe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005f00:	e853 3f00 	ldrex	r3, [r3]
 8005f04:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005f06:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005f08:	f023 0310 	bic.w	r3, r3, #16
 8005f0c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	461a      	mov	r2, r3
 8005f16:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005f1a:	65bb      	str	r3, [r7, #88]	; 0x58
 8005f1c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f1e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005f20:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005f22:	e841 2300 	strex	r3, r2, [r1]
 8005f26:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005f28:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d1e4      	bne.n	8005ef8 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f32:	4618      	mov	r0, r3
 8005f34:	f7fc fcaa 	bl	800288c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2202      	movs	r2, #2
 8005f3c:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005f4a:	b29b      	uxth	r3, r3
 8005f4c:	1ad3      	subs	r3, r2, r3
 8005f4e:	b29b      	uxth	r3, r3
 8005f50:	4619      	mov	r1, r3
 8005f52:	6878      	ldr	r0, [r7, #4]
 8005f54:	f000 f8c2 	bl	80060dc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005f58:	e0a4      	b.n	80060a4 <HAL_UART_IRQHandler+0x594>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005f66:	b29b      	uxth	r3, r3
 8005f68:	1ad3      	subs	r3, r2, r3
 8005f6a:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005f74:	b29b      	uxth	r3, r3
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	f000 8096 	beq.w	80060a8 <HAL_UART_IRQHandler+0x598>
          && (nb_rx_data > 0U))
 8005f7c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	f000 8091 	beq.w	80060a8 <HAL_UART_IRQHandler+0x598>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f8e:	e853 3f00 	ldrex	r3, [r3]
 8005f92:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005f94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f96:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005f9a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	461a      	mov	r2, r3
 8005fa4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8005fa8:	647b      	str	r3, [r7, #68]	; 0x44
 8005faa:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fac:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005fae:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005fb0:	e841 2300 	strex	r3, r2, [r1]
 8005fb4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005fb6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d1e4      	bne.n	8005f86 <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	3308      	adds	r3, #8
 8005fc2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fc6:	e853 3f00 	ldrex	r3, [r3]
 8005fca:	623b      	str	r3, [r7, #32]
   return(result);
 8005fcc:	6a3b      	ldr	r3, [r7, #32]
 8005fce:	f023 0301 	bic.w	r3, r3, #1
 8005fd2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	3308      	adds	r3, #8
 8005fdc:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005fe0:	633a      	str	r2, [r7, #48]	; 0x30
 8005fe2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fe4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005fe6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005fe8:	e841 2300 	strex	r3, r2, [r1]
 8005fec:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005fee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d1e3      	bne.n	8005fbc <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2220      	movs	r2, #32
 8005ff8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2200      	movs	r2, #0
 8006000:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	2200      	movs	r2, #0
 8006006:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800600e:	693b      	ldr	r3, [r7, #16]
 8006010:	e853 3f00 	ldrex	r3, [r3]
 8006014:	60fb      	str	r3, [r7, #12]
   return(result);
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	f023 0310 	bic.w	r3, r3, #16
 800601c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	461a      	mov	r2, r3
 8006026:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800602a:	61fb      	str	r3, [r7, #28]
 800602c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800602e:	69b9      	ldr	r1, [r7, #24]
 8006030:	69fa      	ldr	r2, [r7, #28]
 8006032:	e841 2300 	strex	r3, r2, [r1]
 8006036:	617b      	str	r3, [r7, #20]
   return(result);
 8006038:	697b      	ldr	r3, [r7, #20]
 800603a:	2b00      	cmp	r3, #0
 800603c:	d1e4      	bne.n	8006008 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	2202      	movs	r2, #2
 8006042:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006044:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006048:	4619      	mov	r1, r3
 800604a:	6878      	ldr	r0, [r7, #4]
 800604c:	f000 f846 	bl	80060dc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006050:	e02a      	b.n	80060a8 <HAL_UART_IRQHandler+0x598>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006052:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006056:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800605a:	2b00      	cmp	r3, #0
 800605c:	d00e      	beq.n	800607c <HAL_UART_IRQHandler+0x56c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800605e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006062:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006066:	2b00      	cmp	r3, #0
 8006068:	d008      	beq.n	800607c <HAL_UART_IRQHandler+0x56c>
  {
    if (huart->TxISR != NULL)
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800606e:	2b00      	cmp	r3, #0
 8006070:	d01c      	beq.n	80060ac <HAL_UART_IRQHandler+0x59c>
    {
      huart->TxISR(huart);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006076:	6878      	ldr	r0, [r7, #4]
 8006078:	4798      	blx	r3
    }
    return;
 800607a:	e017      	b.n	80060ac <HAL_UART_IRQHandler+0x59c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800607c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006080:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006084:	2b00      	cmp	r3, #0
 8006086:	d012      	beq.n	80060ae <HAL_UART_IRQHandler+0x59e>
 8006088:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800608c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006090:	2b00      	cmp	r3, #0
 8006092:	d00c      	beq.n	80060ae <HAL_UART_IRQHandler+0x59e>
  {
    UART_EndTransmit_IT(huart);
 8006094:	6878      	ldr	r0, [r7, #4]
 8006096:	f000 fd71 	bl	8006b7c <UART_EndTransmit_IT>
    return;
 800609a:	e008      	b.n	80060ae <HAL_UART_IRQHandler+0x59e>
      return;
 800609c:	bf00      	nop
 800609e:	e006      	b.n	80060ae <HAL_UART_IRQHandler+0x59e>
    return;
 80060a0:	bf00      	nop
 80060a2:	e004      	b.n	80060ae <HAL_UART_IRQHandler+0x59e>
      return;
 80060a4:	bf00      	nop
 80060a6:	e002      	b.n	80060ae <HAL_UART_IRQHandler+0x59e>
      return;
 80060a8:	bf00      	nop
 80060aa:	e000      	b.n	80060ae <HAL_UART_IRQHandler+0x59e>
    return;
 80060ac:	bf00      	nop
  }

}
 80060ae:	37e8      	adds	r7, #232	; 0xe8
 80060b0:	46bd      	mov	sp, r7
 80060b2:	bd80      	pop	{r7, pc}

080060b4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80060b4:	b480      	push	{r7}
 80060b6:	b083      	sub	sp, #12
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80060bc:	bf00      	nop
 80060be:	370c      	adds	r7, #12
 80060c0:	46bd      	mov	sp, r7
 80060c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c6:	4770      	bx	lr

080060c8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80060c8:	b480      	push	{r7}
 80060ca:	b083      	sub	sp, #12
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80060d0:	bf00      	nop
 80060d2:	370c      	adds	r7, #12
 80060d4:	46bd      	mov	sp, r7
 80060d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060da:	4770      	bx	lr

080060dc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80060dc:	b480      	push	{r7}
 80060de:	b083      	sub	sp, #12
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	6078      	str	r0, [r7, #4]
 80060e4:	460b      	mov	r3, r1
 80060e6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80060e8:	bf00      	nop
 80060ea:	370c      	adds	r7, #12
 80060ec:	46bd      	mov	sp, r7
 80060ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f2:	4770      	bx	lr

080060f4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	b088      	sub	sp, #32
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80060fc:	2300      	movs	r3, #0
 80060fe:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	689a      	ldr	r2, [r3, #8]
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	691b      	ldr	r3, [r3, #16]
 8006108:	431a      	orrs	r2, r3
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	695b      	ldr	r3, [r3, #20]
 800610e:	431a      	orrs	r2, r3
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	69db      	ldr	r3, [r3, #28]
 8006114:	4313      	orrs	r3, r2
 8006116:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	681a      	ldr	r2, [r3, #0]
 800611e:	4ba6      	ldr	r3, [pc, #664]	; (80063b8 <UART_SetConfig+0x2c4>)
 8006120:	4013      	ands	r3, r2
 8006122:	687a      	ldr	r2, [r7, #4]
 8006124:	6812      	ldr	r2, [r2, #0]
 8006126:	6979      	ldr	r1, [r7, #20]
 8006128:	430b      	orrs	r3, r1
 800612a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	685b      	ldr	r3, [r3, #4]
 8006132:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	68da      	ldr	r2, [r3, #12]
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	430a      	orrs	r2, r1
 8006140:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	699b      	ldr	r3, [r3, #24]
 8006146:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	6a1b      	ldr	r3, [r3, #32]
 800614c:	697a      	ldr	r2, [r7, #20]
 800614e:	4313      	orrs	r3, r2
 8006150:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	689b      	ldr	r3, [r3, #8]
 8006158:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	697a      	ldr	r2, [r7, #20]
 8006162:	430a      	orrs	r2, r1
 8006164:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	4a94      	ldr	r2, [pc, #592]	; (80063bc <UART_SetConfig+0x2c8>)
 800616c:	4293      	cmp	r3, r2
 800616e:	d120      	bne.n	80061b2 <UART_SetConfig+0xbe>
 8006170:	4b93      	ldr	r3, [pc, #588]	; (80063c0 <UART_SetConfig+0x2cc>)
 8006172:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006176:	f003 0303 	and.w	r3, r3, #3
 800617a:	2b03      	cmp	r3, #3
 800617c:	d816      	bhi.n	80061ac <UART_SetConfig+0xb8>
 800617e:	a201      	add	r2, pc, #4	; (adr r2, 8006184 <UART_SetConfig+0x90>)
 8006180:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006184:	08006195 	.word	0x08006195
 8006188:	080061a1 	.word	0x080061a1
 800618c:	0800619b 	.word	0x0800619b
 8006190:	080061a7 	.word	0x080061a7
 8006194:	2301      	movs	r3, #1
 8006196:	77fb      	strb	r3, [r7, #31]
 8006198:	e150      	b.n	800643c <UART_SetConfig+0x348>
 800619a:	2302      	movs	r3, #2
 800619c:	77fb      	strb	r3, [r7, #31]
 800619e:	e14d      	b.n	800643c <UART_SetConfig+0x348>
 80061a0:	2304      	movs	r3, #4
 80061a2:	77fb      	strb	r3, [r7, #31]
 80061a4:	e14a      	b.n	800643c <UART_SetConfig+0x348>
 80061a6:	2308      	movs	r3, #8
 80061a8:	77fb      	strb	r3, [r7, #31]
 80061aa:	e147      	b.n	800643c <UART_SetConfig+0x348>
 80061ac:	2310      	movs	r3, #16
 80061ae:	77fb      	strb	r3, [r7, #31]
 80061b0:	e144      	b.n	800643c <UART_SetConfig+0x348>
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	4a83      	ldr	r2, [pc, #524]	; (80063c4 <UART_SetConfig+0x2d0>)
 80061b8:	4293      	cmp	r3, r2
 80061ba:	d132      	bne.n	8006222 <UART_SetConfig+0x12e>
 80061bc:	4b80      	ldr	r3, [pc, #512]	; (80063c0 <UART_SetConfig+0x2cc>)
 80061be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061c2:	f003 030c 	and.w	r3, r3, #12
 80061c6:	2b0c      	cmp	r3, #12
 80061c8:	d828      	bhi.n	800621c <UART_SetConfig+0x128>
 80061ca:	a201      	add	r2, pc, #4	; (adr r2, 80061d0 <UART_SetConfig+0xdc>)
 80061cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061d0:	08006205 	.word	0x08006205
 80061d4:	0800621d 	.word	0x0800621d
 80061d8:	0800621d 	.word	0x0800621d
 80061dc:	0800621d 	.word	0x0800621d
 80061e0:	08006211 	.word	0x08006211
 80061e4:	0800621d 	.word	0x0800621d
 80061e8:	0800621d 	.word	0x0800621d
 80061ec:	0800621d 	.word	0x0800621d
 80061f0:	0800620b 	.word	0x0800620b
 80061f4:	0800621d 	.word	0x0800621d
 80061f8:	0800621d 	.word	0x0800621d
 80061fc:	0800621d 	.word	0x0800621d
 8006200:	08006217 	.word	0x08006217
 8006204:	2300      	movs	r3, #0
 8006206:	77fb      	strb	r3, [r7, #31]
 8006208:	e118      	b.n	800643c <UART_SetConfig+0x348>
 800620a:	2302      	movs	r3, #2
 800620c:	77fb      	strb	r3, [r7, #31]
 800620e:	e115      	b.n	800643c <UART_SetConfig+0x348>
 8006210:	2304      	movs	r3, #4
 8006212:	77fb      	strb	r3, [r7, #31]
 8006214:	e112      	b.n	800643c <UART_SetConfig+0x348>
 8006216:	2308      	movs	r3, #8
 8006218:	77fb      	strb	r3, [r7, #31]
 800621a:	e10f      	b.n	800643c <UART_SetConfig+0x348>
 800621c:	2310      	movs	r3, #16
 800621e:	77fb      	strb	r3, [r7, #31]
 8006220:	e10c      	b.n	800643c <UART_SetConfig+0x348>
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	4a68      	ldr	r2, [pc, #416]	; (80063c8 <UART_SetConfig+0x2d4>)
 8006228:	4293      	cmp	r3, r2
 800622a:	d120      	bne.n	800626e <UART_SetConfig+0x17a>
 800622c:	4b64      	ldr	r3, [pc, #400]	; (80063c0 <UART_SetConfig+0x2cc>)
 800622e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006232:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006236:	2b30      	cmp	r3, #48	; 0x30
 8006238:	d013      	beq.n	8006262 <UART_SetConfig+0x16e>
 800623a:	2b30      	cmp	r3, #48	; 0x30
 800623c:	d814      	bhi.n	8006268 <UART_SetConfig+0x174>
 800623e:	2b20      	cmp	r3, #32
 8006240:	d009      	beq.n	8006256 <UART_SetConfig+0x162>
 8006242:	2b20      	cmp	r3, #32
 8006244:	d810      	bhi.n	8006268 <UART_SetConfig+0x174>
 8006246:	2b00      	cmp	r3, #0
 8006248:	d002      	beq.n	8006250 <UART_SetConfig+0x15c>
 800624a:	2b10      	cmp	r3, #16
 800624c:	d006      	beq.n	800625c <UART_SetConfig+0x168>
 800624e:	e00b      	b.n	8006268 <UART_SetConfig+0x174>
 8006250:	2300      	movs	r3, #0
 8006252:	77fb      	strb	r3, [r7, #31]
 8006254:	e0f2      	b.n	800643c <UART_SetConfig+0x348>
 8006256:	2302      	movs	r3, #2
 8006258:	77fb      	strb	r3, [r7, #31]
 800625a:	e0ef      	b.n	800643c <UART_SetConfig+0x348>
 800625c:	2304      	movs	r3, #4
 800625e:	77fb      	strb	r3, [r7, #31]
 8006260:	e0ec      	b.n	800643c <UART_SetConfig+0x348>
 8006262:	2308      	movs	r3, #8
 8006264:	77fb      	strb	r3, [r7, #31]
 8006266:	e0e9      	b.n	800643c <UART_SetConfig+0x348>
 8006268:	2310      	movs	r3, #16
 800626a:	77fb      	strb	r3, [r7, #31]
 800626c:	e0e6      	b.n	800643c <UART_SetConfig+0x348>
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	4a56      	ldr	r2, [pc, #344]	; (80063cc <UART_SetConfig+0x2d8>)
 8006274:	4293      	cmp	r3, r2
 8006276:	d120      	bne.n	80062ba <UART_SetConfig+0x1c6>
 8006278:	4b51      	ldr	r3, [pc, #324]	; (80063c0 <UART_SetConfig+0x2cc>)
 800627a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800627e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006282:	2bc0      	cmp	r3, #192	; 0xc0
 8006284:	d013      	beq.n	80062ae <UART_SetConfig+0x1ba>
 8006286:	2bc0      	cmp	r3, #192	; 0xc0
 8006288:	d814      	bhi.n	80062b4 <UART_SetConfig+0x1c0>
 800628a:	2b80      	cmp	r3, #128	; 0x80
 800628c:	d009      	beq.n	80062a2 <UART_SetConfig+0x1ae>
 800628e:	2b80      	cmp	r3, #128	; 0x80
 8006290:	d810      	bhi.n	80062b4 <UART_SetConfig+0x1c0>
 8006292:	2b00      	cmp	r3, #0
 8006294:	d002      	beq.n	800629c <UART_SetConfig+0x1a8>
 8006296:	2b40      	cmp	r3, #64	; 0x40
 8006298:	d006      	beq.n	80062a8 <UART_SetConfig+0x1b4>
 800629a:	e00b      	b.n	80062b4 <UART_SetConfig+0x1c0>
 800629c:	2300      	movs	r3, #0
 800629e:	77fb      	strb	r3, [r7, #31]
 80062a0:	e0cc      	b.n	800643c <UART_SetConfig+0x348>
 80062a2:	2302      	movs	r3, #2
 80062a4:	77fb      	strb	r3, [r7, #31]
 80062a6:	e0c9      	b.n	800643c <UART_SetConfig+0x348>
 80062a8:	2304      	movs	r3, #4
 80062aa:	77fb      	strb	r3, [r7, #31]
 80062ac:	e0c6      	b.n	800643c <UART_SetConfig+0x348>
 80062ae:	2308      	movs	r3, #8
 80062b0:	77fb      	strb	r3, [r7, #31]
 80062b2:	e0c3      	b.n	800643c <UART_SetConfig+0x348>
 80062b4:	2310      	movs	r3, #16
 80062b6:	77fb      	strb	r3, [r7, #31]
 80062b8:	e0c0      	b.n	800643c <UART_SetConfig+0x348>
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	4a44      	ldr	r2, [pc, #272]	; (80063d0 <UART_SetConfig+0x2dc>)
 80062c0:	4293      	cmp	r3, r2
 80062c2:	d125      	bne.n	8006310 <UART_SetConfig+0x21c>
 80062c4:	4b3e      	ldr	r3, [pc, #248]	; (80063c0 <UART_SetConfig+0x2cc>)
 80062c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80062ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80062ce:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80062d2:	d017      	beq.n	8006304 <UART_SetConfig+0x210>
 80062d4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80062d8:	d817      	bhi.n	800630a <UART_SetConfig+0x216>
 80062da:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80062de:	d00b      	beq.n	80062f8 <UART_SetConfig+0x204>
 80062e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80062e4:	d811      	bhi.n	800630a <UART_SetConfig+0x216>
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d003      	beq.n	80062f2 <UART_SetConfig+0x1fe>
 80062ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80062ee:	d006      	beq.n	80062fe <UART_SetConfig+0x20a>
 80062f0:	e00b      	b.n	800630a <UART_SetConfig+0x216>
 80062f2:	2300      	movs	r3, #0
 80062f4:	77fb      	strb	r3, [r7, #31]
 80062f6:	e0a1      	b.n	800643c <UART_SetConfig+0x348>
 80062f8:	2302      	movs	r3, #2
 80062fa:	77fb      	strb	r3, [r7, #31]
 80062fc:	e09e      	b.n	800643c <UART_SetConfig+0x348>
 80062fe:	2304      	movs	r3, #4
 8006300:	77fb      	strb	r3, [r7, #31]
 8006302:	e09b      	b.n	800643c <UART_SetConfig+0x348>
 8006304:	2308      	movs	r3, #8
 8006306:	77fb      	strb	r3, [r7, #31]
 8006308:	e098      	b.n	800643c <UART_SetConfig+0x348>
 800630a:	2310      	movs	r3, #16
 800630c:	77fb      	strb	r3, [r7, #31]
 800630e:	e095      	b.n	800643c <UART_SetConfig+0x348>
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	4a2f      	ldr	r2, [pc, #188]	; (80063d4 <UART_SetConfig+0x2e0>)
 8006316:	4293      	cmp	r3, r2
 8006318:	d125      	bne.n	8006366 <UART_SetConfig+0x272>
 800631a:	4b29      	ldr	r3, [pc, #164]	; (80063c0 <UART_SetConfig+0x2cc>)
 800631c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006320:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006324:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006328:	d017      	beq.n	800635a <UART_SetConfig+0x266>
 800632a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800632e:	d817      	bhi.n	8006360 <UART_SetConfig+0x26c>
 8006330:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006334:	d00b      	beq.n	800634e <UART_SetConfig+0x25a>
 8006336:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800633a:	d811      	bhi.n	8006360 <UART_SetConfig+0x26c>
 800633c:	2b00      	cmp	r3, #0
 800633e:	d003      	beq.n	8006348 <UART_SetConfig+0x254>
 8006340:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006344:	d006      	beq.n	8006354 <UART_SetConfig+0x260>
 8006346:	e00b      	b.n	8006360 <UART_SetConfig+0x26c>
 8006348:	2301      	movs	r3, #1
 800634a:	77fb      	strb	r3, [r7, #31]
 800634c:	e076      	b.n	800643c <UART_SetConfig+0x348>
 800634e:	2302      	movs	r3, #2
 8006350:	77fb      	strb	r3, [r7, #31]
 8006352:	e073      	b.n	800643c <UART_SetConfig+0x348>
 8006354:	2304      	movs	r3, #4
 8006356:	77fb      	strb	r3, [r7, #31]
 8006358:	e070      	b.n	800643c <UART_SetConfig+0x348>
 800635a:	2308      	movs	r3, #8
 800635c:	77fb      	strb	r3, [r7, #31]
 800635e:	e06d      	b.n	800643c <UART_SetConfig+0x348>
 8006360:	2310      	movs	r3, #16
 8006362:	77fb      	strb	r3, [r7, #31]
 8006364:	e06a      	b.n	800643c <UART_SetConfig+0x348>
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	4a1b      	ldr	r2, [pc, #108]	; (80063d8 <UART_SetConfig+0x2e4>)
 800636c:	4293      	cmp	r3, r2
 800636e:	d138      	bne.n	80063e2 <UART_SetConfig+0x2ee>
 8006370:	4b13      	ldr	r3, [pc, #76]	; (80063c0 <UART_SetConfig+0x2cc>)
 8006372:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006376:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800637a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800637e:	d017      	beq.n	80063b0 <UART_SetConfig+0x2bc>
 8006380:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006384:	d82a      	bhi.n	80063dc <UART_SetConfig+0x2e8>
 8006386:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800638a:	d00b      	beq.n	80063a4 <UART_SetConfig+0x2b0>
 800638c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006390:	d824      	bhi.n	80063dc <UART_SetConfig+0x2e8>
 8006392:	2b00      	cmp	r3, #0
 8006394:	d003      	beq.n	800639e <UART_SetConfig+0x2aa>
 8006396:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800639a:	d006      	beq.n	80063aa <UART_SetConfig+0x2b6>
 800639c:	e01e      	b.n	80063dc <UART_SetConfig+0x2e8>
 800639e:	2300      	movs	r3, #0
 80063a0:	77fb      	strb	r3, [r7, #31]
 80063a2:	e04b      	b.n	800643c <UART_SetConfig+0x348>
 80063a4:	2302      	movs	r3, #2
 80063a6:	77fb      	strb	r3, [r7, #31]
 80063a8:	e048      	b.n	800643c <UART_SetConfig+0x348>
 80063aa:	2304      	movs	r3, #4
 80063ac:	77fb      	strb	r3, [r7, #31]
 80063ae:	e045      	b.n	800643c <UART_SetConfig+0x348>
 80063b0:	2308      	movs	r3, #8
 80063b2:	77fb      	strb	r3, [r7, #31]
 80063b4:	e042      	b.n	800643c <UART_SetConfig+0x348>
 80063b6:	bf00      	nop
 80063b8:	efff69f3 	.word	0xefff69f3
 80063bc:	40011000 	.word	0x40011000
 80063c0:	40023800 	.word	0x40023800
 80063c4:	40004400 	.word	0x40004400
 80063c8:	40004800 	.word	0x40004800
 80063cc:	40004c00 	.word	0x40004c00
 80063d0:	40005000 	.word	0x40005000
 80063d4:	40011400 	.word	0x40011400
 80063d8:	40007800 	.word	0x40007800
 80063dc:	2310      	movs	r3, #16
 80063de:	77fb      	strb	r3, [r7, #31]
 80063e0:	e02c      	b.n	800643c <UART_SetConfig+0x348>
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	4a72      	ldr	r2, [pc, #456]	; (80065b0 <UART_SetConfig+0x4bc>)
 80063e8:	4293      	cmp	r3, r2
 80063ea:	d125      	bne.n	8006438 <UART_SetConfig+0x344>
 80063ec:	4b71      	ldr	r3, [pc, #452]	; (80065b4 <UART_SetConfig+0x4c0>)
 80063ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063f2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80063f6:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80063fa:	d017      	beq.n	800642c <UART_SetConfig+0x338>
 80063fc:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006400:	d817      	bhi.n	8006432 <UART_SetConfig+0x33e>
 8006402:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006406:	d00b      	beq.n	8006420 <UART_SetConfig+0x32c>
 8006408:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800640c:	d811      	bhi.n	8006432 <UART_SetConfig+0x33e>
 800640e:	2b00      	cmp	r3, #0
 8006410:	d003      	beq.n	800641a <UART_SetConfig+0x326>
 8006412:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006416:	d006      	beq.n	8006426 <UART_SetConfig+0x332>
 8006418:	e00b      	b.n	8006432 <UART_SetConfig+0x33e>
 800641a:	2300      	movs	r3, #0
 800641c:	77fb      	strb	r3, [r7, #31]
 800641e:	e00d      	b.n	800643c <UART_SetConfig+0x348>
 8006420:	2302      	movs	r3, #2
 8006422:	77fb      	strb	r3, [r7, #31]
 8006424:	e00a      	b.n	800643c <UART_SetConfig+0x348>
 8006426:	2304      	movs	r3, #4
 8006428:	77fb      	strb	r3, [r7, #31]
 800642a:	e007      	b.n	800643c <UART_SetConfig+0x348>
 800642c:	2308      	movs	r3, #8
 800642e:	77fb      	strb	r3, [r7, #31]
 8006430:	e004      	b.n	800643c <UART_SetConfig+0x348>
 8006432:	2310      	movs	r3, #16
 8006434:	77fb      	strb	r3, [r7, #31]
 8006436:	e001      	b.n	800643c <UART_SetConfig+0x348>
 8006438:	2310      	movs	r3, #16
 800643a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	69db      	ldr	r3, [r3, #28]
 8006440:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006444:	d15b      	bne.n	80064fe <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8006446:	7ffb      	ldrb	r3, [r7, #31]
 8006448:	2b08      	cmp	r3, #8
 800644a:	d828      	bhi.n	800649e <UART_SetConfig+0x3aa>
 800644c:	a201      	add	r2, pc, #4	; (adr r2, 8006454 <UART_SetConfig+0x360>)
 800644e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006452:	bf00      	nop
 8006454:	08006479 	.word	0x08006479
 8006458:	08006481 	.word	0x08006481
 800645c:	08006489 	.word	0x08006489
 8006460:	0800649f 	.word	0x0800649f
 8006464:	0800648f 	.word	0x0800648f
 8006468:	0800649f 	.word	0x0800649f
 800646c:	0800649f 	.word	0x0800649f
 8006470:	0800649f 	.word	0x0800649f
 8006474:	08006497 	.word	0x08006497
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006478:	f7fe f9bc 	bl	80047f4 <HAL_RCC_GetPCLK1Freq>
 800647c:	61b8      	str	r0, [r7, #24]
        break;
 800647e:	e013      	b.n	80064a8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006480:	f7fe f9cc 	bl	800481c <HAL_RCC_GetPCLK2Freq>
 8006484:	61b8      	str	r0, [r7, #24]
        break;
 8006486:	e00f      	b.n	80064a8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006488:	4b4b      	ldr	r3, [pc, #300]	; (80065b8 <UART_SetConfig+0x4c4>)
 800648a:	61bb      	str	r3, [r7, #24]
        break;
 800648c:	e00c      	b.n	80064a8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800648e:	f7fe f89f 	bl	80045d0 <HAL_RCC_GetSysClockFreq>
 8006492:	61b8      	str	r0, [r7, #24]
        break;
 8006494:	e008      	b.n	80064a8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006496:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800649a:	61bb      	str	r3, [r7, #24]
        break;
 800649c:	e004      	b.n	80064a8 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800649e:	2300      	movs	r3, #0
 80064a0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80064a2:	2301      	movs	r3, #1
 80064a4:	77bb      	strb	r3, [r7, #30]
        break;
 80064a6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80064a8:	69bb      	ldr	r3, [r7, #24]
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d074      	beq.n	8006598 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80064ae:	69bb      	ldr	r3, [r7, #24]
 80064b0:	005a      	lsls	r2, r3, #1
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	685b      	ldr	r3, [r3, #4]
 80064b6:	085b      	lsrs	r3, r3, #1
 80064b8:	441a      	add	r2, r3
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	685b      	ldr	r3, [r3, #4]
 80064be:	fbb2 f3f3 	udiv	r3, r2, r3
 80064c2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80064c4:	693b      	ldr	r3, [r7, #16]
 80064c6:	2b0f      	cmp	r3, #15
 80064c8:	d916      	bls.n	80064f8 <UART_SetConfig+0x404>
 80064ca:	693b      	ldr	r3, [r7, #16]
 80064cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80064d0:	d212      	bcs.n	80064f8 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80064d2:	693b      	ldr	r3, [r7, #16]
 80064d4:	b29b      	uxth	r3, r3
 80064d6:	f023 030f 	bic.w	r3, r3, #15
 80064da:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80064dc:	693b      	ldr	r3, [r7, #16]
 80064de:	085b      	lsrs	r3, r3, #1
 80064e0:	b29b      	uxth	r3, r3
 80064e2:	f003 0307 	and.w	r3, r3, #7
 80064e6:	b29a      	uxth	r2, r3
 80064e8:	89fb      	ldrh	r3, [r7, #14]
 80064ea:	4313      	orrs	r3, r2
 80064ec:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	89fa      	ldrh	r2, [r7, #14]
 80064f4:	60da      	str	r2, [r3, #12]
 80064f6:	e04f      	b.n	8006598 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80064f8:	2301      	movs	r3, #1
 80064fa:	77bb      	strb	r3, [r7, #30]
 80064fc:	e04c      	b.n	8006598 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80064fe:	7ffb      	ldrb	r3, [r7, #31]
 8006500:	2b08      	cmp	r3, #8
 8006502:	d828      	bhi.n	8006556 <UART_SetConfig+0x462>
 8006504:	a201      	add	r2, pc, #4	; (adr r2, 800650c <UART_SetConfig+0x418>)
 8006506:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800650a:	bf00      	nop
 800650c:	08006531 	.word	0x08006531
 8006510:	08006539 	.word	0x08006539
 8006514:	08006541 	.word	0x08006541
 8006518:	08006557 	.word	0x08006557
 800651c:	08006547 	.word	0x08006547
 8006520:	08006557 	.word	0x08006557
 8006524:	08006557 	.word	0x08006557
 8006528:	08006557 	.word	0x08006557
 800652c:	0800654f 	.word	0x0800654f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006530:	f7fe f960 	bl	80047f4 <HAL_RCC_GetPCLK1Freq>
 8006534:	61b8      	str	r0, [r7, #24]
        break;
 8006536:	e013      	b.n	8006560 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006538:	f7fe f970 	bl	800481c <HAL_RCC_GetPCLK2Freq>
 800653c:	61b8      	str	r0, [r7, #24]
        break;
 800653e:	e00f      	b.n	8006560 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006540:	4b1d      	ldr	r3, [pc, #116]	; (80065b8 <UART_SetConfig+0x4c4>)
 8006542:	61bb      	str	r3, [r7, #24]
        break;
 8006544:	e00c      	b.n	8006560 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006546:	f7fe f843 	bl	80045d0 <HAL_RCC_GetSysClockFreq>
 800654a:	61b8      	str	r0, [r7, #24]
        break;
 800654c:	e008      	b.n	8006560 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800654e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006552:	61bb      	str	r3, [r7, #24]
        break;
 8006554:	e004      	b.n	8006560 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8006556:	2300      	movs	r3, #0
 8006558:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800655a:	2301      	movs	r3, #1
 800655c:	77bb      	strb	r3, [r7, #30]
        break;
 800655e:	bf00      	nop
    }

    if (pclk != 0U)
 8006560:	69bb      	ldr	r3, [r7, #24]
 8006562:	2b00      	cmp	r3, #0
 8006564:	d018      	beq.n	8006598 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	685b      	ldr	r3, [r3, #4]
 800656a:	085a      	lsrs	r2, r3, #1
 800656c:	69bb      	ldr	r3, [r7, #24]
 800656e:	441a      	add	r2, r3
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	685b      	ldr	r3, [r3, #4]
 8006574:	fbb2 f3f3 	udiv	r3, r2, r3
 8006578:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800657a:	693b      	ldr	r3, [r7, #16]
 800657c:	2b0f      	cmp	r3, #15
 800657e:	d909      	bls.n	8006594 <UART_SetConfig+0x4a0>
 8006580:	693b      	ldr	r3, [r7, #16]
 8006582:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006586:	d205      	bcs.n	8006594 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006588:	693b      	ldr	r3, [r7, #16]
 800658a:	b29a      	uxth	r2, r3
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	60da      	str	r2, [r3, #12]
 8006592:	e001      	b.n	8006598 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006594:	2301      	movs	r3, #1
 8006596:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2200      	movs	r2, #0
 800659c:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	2200      	movs	r2, #0
 80065a2:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80065a4:	7fbb      	ldrb	r3, [r7, #30]
}
 80065a6:	4618      	mov	r0, r3
 80065a8:	3720      	adds	r7, #32
 80065aa:	46bd      	mov	sp, r7
 80065ac:	bd80      	pop	{r7, pc}
 80065ae:	bf00      	nop
 80065b0:	40007c00 	.word	0x40007c00
 80065b4:	40023800 	.word	0x40023800
 80065b8:	00f42400 	.word	0x00f42400

080065bc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80065bc:	b480      	push	{r7}
 80065be:	b083      	sub	sp, #12
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065c8:	f003 0301 	and.w	r3, r3, #1
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d00a      	beq.n	80065e6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	685b      	ldr	r3, [r3, #4]
 80065d6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	430a      	orrs	r2, r1
 80065e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065ea:	f003 0302 	and.w	r3, r3, #2
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d00a      	beq.n	8006608 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	685b      	ldr	r3, [r3, #4]
 80065f8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	430a      	orrs	r2, r1
 8006606:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800660c:	f003 0304 	and.w	r3, r3, #4
 8006610:	2b00      	cmp	r3, #0
 8006612:	d00a      	beq.n	800662a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	685b      	ldr	r3, [r3, #4]
 800661a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	430a      	orrs	r2, r1
 8006628:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800662e:	f003 0308 	and.w	r3, r3, #8
 8006632:	2b00      	cmp	r3, #0
 8006634:	d00a      	beq.n	800664c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	685b      	ldr	r3, [r3, #4]
 800663c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	430a      	orrs	r2, r1
 800664a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006650:	f003 0310 	and.w	r3, r3, #16
 8006654:	2b00      	cmp	r3, #0
 8006656:	d00a      	beq.n	800666e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	689b      	ldr	r3, [r3, #8]
 800665e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	430a      	orrs	r2, r1
 800666c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006672:	f003 0320 	and.w	r3, r3, #32
 8006676:	2b00      	cmp	r3, #0
 8006678:	d00a      	beq.n	8006690 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	689b      	ldr	r3, [r3, #8]
 8006680:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	430a      	orrs	r2, r1
 800668e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006694:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006698:	2b00      	cmp	r3, #0
 800669a:	d01a      	beq.n	80066d2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	685b      	ldr	r3, [r3, #4]
 80066a2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	430a      	orrs	r2, r1
 80066b0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80066ba:	d10a      	bne.n	80066d2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	685b      	ldr	r3, [r3, #4]
 80066c2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	430a      	orrs	r2, r1
 80066d0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d00a      	beq.n	80066f4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	685b      	ldr	r3, [r3, #4]
 80066e4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	430a      	orrs	r2, r1
 80066f2:	605a      	str	r2, [r3, #4]
  }
}
 80066f4:	bf00      	nop
 80066f6:	370c      	adds	r7, #12
 80066f8:	46bd      	mov	sp, r7
 80066fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fe:	4770      	bx	lr

08006700 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006700:	b580      	push	{r7, lr}
 8006702:	b086      	sub	sp, #24
 8006704:	af02      	add	r7, sp, #8
 8006706:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	2200      	movs	r2, #0
 800670c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006710:	f7fb fa72 	bl	8001bf8 <HAL_GetTick>
 8006714:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f003 0308 	and.w	r3, r3, #8
 8006720:	2b08      	cmp	r3, #8
 8006722:	d10e      	bne.n	8006742 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006724:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006728:	9300      	str	r3, [sp, #0]
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	2200      	movs	r2, #0
 800672e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006732:	6878      	ldr	r0, [r7, #4]
 8006734:	f000 f81b 	bl	800676e <UART_WaitOnFlagUntilTimeout>
 8006738:	4603      	mov	r3, r0
 800673a:	2b00      	cmp	r3, #0
 800673c:	d001      	beq.n	8006742 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800673e:	2303      	movs	r3, #3
 8006740:	e011      	b.n	8006766 <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	2220      	movs	r2, #32
 8006746:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2220      	movs	r2, #32
 800674c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2200      	movs	r2, #0
 8006754:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	2200      	movs	r2, #0
 800675a:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	2200      	movs	r2, #0
 8006760:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8006764:	2300      	movs	r3, #0
}
 8006766:	4618      	mov	r0, r3
 8006768:	3710      	adds	r7, #16
 800676a:	46bd      	mov	sp, r7
 800676c:	bd80      	pop	{r7, pc}

0800676e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800676e:	b580      	push	{r7, lr}
 8006770:	b09c      	sub	sp, #112	; 0x70
 8006772:	af00      	add	r7, sp, #0
 8006774:	60f8      	str	r0, [r7, #12]
 8006776:	60b9      	str	r1, [r7, #8]
 8006778:	603b      	str	r3, [r7, #0]
 800677a:	4613      	mov	r3, r2
 800677c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800677e:	e0a7      	b.n	80068d0 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006780:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006782:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006786:	f000 80a3 	beq.w	80068d0 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800678a:	f7fb fa35 	bl	8001bf8 <HAL_GetTick>
 800678e:	4602      	mov	r2, r0
 8006790:	683b      	ldr	r3, [r7, #0]
 8006792:	1ad3      	subs	r3, r2, r3
 8006794:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8006796:	429a      	cmp	r2, r3
 8006798:	d302      	bcc.n	80067a0 <UART_WaitOnFlagUntilTimeout+0x32>
 800679a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800679c:	2b00      	cmp	r3, #0
 800679e:	d13f      	bne.n	8006820 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80067a8:	e853 3f00 	ldrex	r3, [r3]
 80067ac:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80067ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80067b0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80067b4:	667b      	str	r3, [r7, #100]	; 0x64
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	461a      	mov	r2, r3
 80067bc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80067be:	65fb      	str	r3, [r7, #92]	; 0x5c
 80067c0:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067c2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80067c4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80067c6:	e841 2300 	strex	r3, r2, [r1]
 80067ca:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80067cc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d1e6      	bne.n	80067a0 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	3308      	adds	r3, #8
 80067d8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80067dc:	e853 3f00 	ldrex	r3, [r3]
 80067e0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80067e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067e4:	f023 0301 	bic.w	r3, r3, #1
 80067e8:	663b      	str	r3, [r7, #96]	; 0x60
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	3308      	adds	r3, #8
 80067f0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80067f2:	64ba      	str	r2, [r7, #72]	; 0x48
 80067f4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067f6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80067f8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80067fa:	e841 2300 	strex	r3, r2, [r1]
 80067fe:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006800:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006802:	2b00      	cmp	r3, #0
 8006804:	d1e5      	bne.n	80067d2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	2220      	movs	r2, #32
 800680a:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	2220      	movs	r2, #32
 8006810:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	2200      	movs	r2, #0
 8006818:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 800681c:	2303      	movs	r3, #3
 800681e:	e068      	b.n	80068f2 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	f003 0304 	and.w	r3, r3, #4
 800682a:	2b00      	cmp	r3, #0
 800682c:	d050      	beq.n	80068d0 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	69db      	ldr	r3, [r3, #28]
 8006834:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006838:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800683c:	d148      	bne.n	80068d0 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006846:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800684e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006850:	e853 3f00 	ldrex	r3, [r3]
 8006854:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006856:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006858:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800685c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	461a      	mov	r2, r3
 8006864:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006866:	637b      	str	r3, [r7, #52]	; 0x34
 8006868:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800686a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800686c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800686e:	e841 2300 	strex	r3, r2, [r1]
 8006872:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006874:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006876:	2b00      	cmp	r3, #0
 8006878:	d1e6      	bne.n	8006848 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	3308      	adds	r3, #8
 8006880:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006882:	697b      	ldr	r3, [r7, #20]
 8006884:	e853 3f00 	ldrex	r3, [r3]
 8006888:	613b      	str	r3, [r7, #16]
   return(result);
 800688a:	693b      	ldr	r3, [r7, #16]
 800688c:	f023 0301 	bic.w	r3, r3, #1
 8006890:	66bb      	str	r3, [r7, #104]	; 0x68
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	3308      	adds	r3, #8
 8006898:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800689a:	623a      	str	r2, [r7, #32]
 800689c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800689e:	69f9      	ldr	r1, [r7, #28]
 80068a0:	6a3a      	ldr	r2, [r7, #32]
 80068a2:	e841 2300 	strex	r3, r2, [r1]
 80068a6:	61bb      	str	r3, [r7, #24]
   return(result);
 80068a8:	69bb      	ldr	r3, [r7, #24]
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d1e5      	bne.n	800687a <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	2220      	movs	r2, #32
 80068b2:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	2220      	movs	r2, #32
 80068b8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	2220      	movs	r2, #32
 80068c0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	2200      	movs	r2, #0
 80068c8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80068cc:	2303      	movs	r3, #3
 80068ce:	e010      	b.n	80068f2 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	69da      	ldr	r2, [r3, #28]
 80068d6:	68bb      	ldr	r3, [r7, #8]
 80068d8:	4013      	ands	r3, r2
 80068da:	68ba      	ldr	r2, [r7, #8]
 80068dc:	429a      	cmp	r2, r3
 80068de:	bf0c      	ite	eq
 80068e0:	2301      	moveq	r3, #1
 80068e2:	2300      	movne	r3, #0
 80068e4:	b2db      	uxtb	r3, r3
 80068e6:	461a      	mov	r2, r3
 80068e8:	79fb      	ldrb	r3, [r7, #7]
 80068ea:	429a      	cmp	r2, r3
 80068ec:	f43f af48 	beq.w	8006780 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80068f0:	2300      	movs	r3, #0
}
 80068f2:	4618      	mov	r0, r3
 80068f4:	3770      	adds	r7, #112	; 0x70
 80068f6:	46bd      	mov	sp, r7
 80068f8:	bd80      	pop	{r7, pc}
	...

080068fc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80068fc:	b480      	push	{r7}
 80068fe:	b097      	sub	sp, #92	; 0x5c
 8006900:	af00      	add	r7, sp, #0
 8006902:	60f8      	str	r0, [r7, #12]
 8006904:	60b9      	str	r1, [r7, #8]
 8006906:	4613      	mov	r3, r2
 8006908:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	68ba      	ldr	r2, [r7, #8]
 800690e:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	88fa      	ldrh	r2, [r7, #6]
 8006914:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	88fa      	ldrh	r2, [r7, #6]
 800691c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	2200      	movs	r2, #0
 8006924:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	689b      	ldr	r3, [r3, #8]
 800692a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800692e:	d10e      	bne.n	800694e <UART_Start_Receive_IT+0x52>
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	691b      	ldr	r3, [r3, #16]
 8006934:	2b00      	cmp	r3, #0
 8006936:	d105      	bne.n	8006944 <UART_Start_Receive_IT+0x48>
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800693e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006942:	e02d      	b.n	80069a0 <UART_Start_Receive_IT+0xa4>
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	22ff      	movs	r2, #255	; 0xff
 8006948:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800694c:	e028      	b.n	80069a0 <UART_Start_Receive_IT+0xa4>
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	689b      	ldr	r3, [r3, #8]
 8006952:	2b00      	cmp	r3, #0
 8006954:	d10d      	bne.n	8006972 <UART_Start_Receive_IT+0x76>
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	691b      	ldr	r3, [r3, #16]
 800695a:	2b00      	cmp	r3, #0
 800695c:	d104      	bne.n	8006968 <UART_Start_Receive_IT+0x6c>
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	22ff      	movs	r2, #255	; 0xff
 8006962:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006966:	e01b      	b.n	80069a0 <UART_Start_Receive_IT+0xa4>
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	227f      	movs	r2, #127	; 0x7f
 800696c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006970:	e016      	b.n	80069a0 <UART_Start_Receive_IT+0xa4>
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	689b      	ldr	r3, [r3, #8]
 8006976:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800697a:	d10d      	bne.n	8006998 <UART_Start_Receive_IT+0x9c>
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	691b      	ldr	r3, [r3, #16]
 8006980:	2b00      	cmp	r3, #0
 8006982:	d104      	bne.n	800698e <UART_Start_Receive_IT+0x92>
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	227f      	movs	r2, #127	; 0x7f
 8006988:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800698c:	e008      	b.n	80069a0 <UART_Start_Receive_IT+0xa4>
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	223f      	movs	r2, #63	; 0x3f
 8006992:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006996:	e003      	b.n	80069a0 <UART_Start_Receive_IT+0xa4>
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	2200      	movs	r2, #0
 800699c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	2200      	movs	r2, #0
 80069a4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	2222      	movs	r2, #34	; 0x22
 80069ac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	3308      	adds	r3, #8
 80069b6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80069ba:	e853 3f00 	ldrex	r3, [r3]
 80069be:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80069c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069c2:	f043 0301 	orr.w	r3, r3, #1
 80069c6:	657b      	str	r3, [r7, #84]	; 0x54
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	3308      	adds	r3, #8
 80069ce:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80069d0:	64ba      	str	r2, [r7, #72]	; 0x48
 80069d2:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069d4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80069d6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80069d8:	e841 2300 	strex	r3, r2, [r1]
 80069dc:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80069de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d1e5      	bne.n	80069b0 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	689b      	ldr	r3, [r3, #8]
 80069e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80069ec:	d107      	bne.n	80069fe <UART_Start_Receive_IT+0x102>
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	691b      	ldr	r3, [r3, #16]
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d103      	bne.n	80069fe <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	4a21      	ldr	r2, [pc, #132]	; (8006a80 <UART_Start_Receive_IT+0x184>)
 80069fa:	669a      	str	r2, [r3, #104]	; 0x68
 80069fc:	e002      	b.n	8006a04 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	4a20      	ldr	r2, [pc, #128]	; (8006a84 <UART_Start_Receive_IT+0x188>)
 8006a02:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	691b      	ldr	r3, [r3, #16]
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d019      	beq.n	8006a40 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a14:	e853 3f00 	ldrex	r3, [r3]
 8006a18:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a1c:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8006a20:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	461a      	mov	r2, r3
 8006a28:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006a2a:	637b      	str	r3, [r7, #52]	; 0x34
 8006a2c:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a2e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006a30:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006a32:	e841 2300 	strex	r3, r2, [r1]
 8006a36:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006a38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d1e6      	bne.n	8006a0c <UART_Start_Receive_IT+0x110>
 8006a3e:	e018      	b.n	8006a72 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a46:	697b      	ldr	r3, [r7, #20]
 8006a48:	e853 3f00 	ldrex	r3, [r3]
 8006a4c:	613b      	str	r3, [r7, #16]
   return(result);
 8006a4e:	693b      	ldr	r3, [r7, #16]
 8006a50:	f043 0320 	orr.w	r3, r3, #32
 8006a54:	653b      	str	r3, [r7, #80]	; 0x50
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	461a      	mov	r2, r3
 8006a5c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006a5e:	623b      	str	r3, [r7, #32]
 8006a60:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a62:	69f9      	ldr	r1, [r7, #28]
 8006a64:	6a3a      	ldr	r2, [r7, #32]
 8006a66:	e841 2300 	strex	r3, r2, [r1]
 8006a6a:	61bb      	str	r3, [r7, #24]
   return(result);
 8006a6c:	69bb      	ldr	r3, [r7, #24]
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d1e6      	bne.n	8006a40 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8006a72:	2300      	movs	r3, #0
}
 8006a74:	4618      	mov	r0, r3
 8006a76:	375c      	adds	r7, #92	; 0x5c
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7e:	4770      	bx	lr
 8006a80:	08006d37 	.word	0x08006d37
 8006a84:	08006bd1 	.word	0x08006bd1

08006a88 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006a88:	b480      	push	{r7}
 8006a8a:	b095      	sub	sp, #84	; 0x54
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a98:	e853 3f00 	ldrex	r3, [r3]
 8006a9c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006a9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aa0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006aa4:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	461a      	mov	r2, r3
 8006aac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006aae:	643b      	str	r3, [r7, #64]	; 0x40
 8006ab0:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ab2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006ab4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006ab6:	e841 2300 	strex	r3, r2, [r1]
 8006aba:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006abc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d1e6      	bne.n	8006a90 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	3308      	adds	r3, #8
 8006ac8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aca:	6a3b      	ldr	r3, [r7, #32]
 8006acc:	e853 3f00 	ldrex	r3, [r3]
 8006ad0:	61fb      	str	r3, [r7, #28]
   return(result);
 8006ad2:	69fb      	ldr	r3, [r7, #28]
 8006ad4:	f023 0301 	bic.w	r3, r3, #1
 8006ad8:	64bb      	str	r3, [r7, #72]	; 0x48
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	3308      	adds	r3, #8
 8006ae0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006ae2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006ae4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ae6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006ae8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006aea:	e841 2300 	strex	r3, r2, [r1]
 8006aee:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d1e5      	bne.n	8006ac2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006afa:	2b01      	cmp	r3, #1
 8006afc:	d118      	bne.n	8006b30 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	e853 3f00 	ldrex	r3, [r3]
 8006b0a:	60bb      	str	r3, [r7, #8]
   return(result);
 8006b0c:	68bb      	ldr	r3, [r7, #8]
 8006b0e:	f023 0310 	bic.w	r3, r3, #16
 8006b12:	647b      	str	r3, [r7, #68]	; 0x44
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	461a      	mov	r2, r3
 8006b1a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006b1c:	61bb      	str	r3, [r7, #24]
 8006b1e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b20:	6979      	ldr	r1, [r7, #20]
 8006b22:	69ba      	ldr	r2, [r7, #24]
 8006b24:	e841 2300 	strex	r3, r2, [r1]
 8006b28:	613b      	str	r3, [r7, #16]
   return(result);
 8006b2a:	693b      	ldr	r3, [r7, #16]
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d1e6      	bne.n	8006afe <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	2220      	movs	r2, #32
 8006b34:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	2200      	movs	r2, #0
 8006b3c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	2200      	movs	r2, #0
 8006b42:	669a      	str	r2, [r3, #104]	; 0x68
}
 8006b44:	bf00      	nop
 8006b46:	3754      	adds	r7, #84	; 0x54
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4e:	4770      	bx	lr

08006b50 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006b50:	b580      	push	{r7, lr}
 8006b52:	b084      	sub	sp, #16
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b5c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	2200      	movs	r2, #0
 8006b62:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	2200      	movs	r2, #0
 8006b6a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006b6e:	68f8      	ldr	r0, [r7, #12]
 8006b70:	f7ff faaa 	bl	80060c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006b74:	bf00      	nop
 8006b76:	3710      	adds	r7, #16
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	bd80      	pop	{r7, pc}

08006b7c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006b7c:	b580      	push	{r7, lr}
 8006b7e:	b088      	sub	sp, #32
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	e853 3f00 	ldrex	r3, [r3]
 8006b90:	60bb      	str	r3, [r7, #8]
   return(result);
 8006b92:	68bb      	ldr	r3, [r7, #8]
 8006b94:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006b98:	61fb      	str	r3, [r7, #28]
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	461a      	mov	r2, r3
 8006ba0:	69fb      	ldr	r3, [r7, #28]
 8006ba2:	61bb      	str	r3, [r7, #24]
 8006ba4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ba6:	6979      	ldr	r1, [r7, #20]
 8006ba8:	69ba      	ldr	r2, [r7, #24]
 8006baa:	e841 2300 	strex	r3, r2, [r1]
 8006bae:	613b      	str	r3, [r7, #16]
   return(result);
 8006bb0:	693b      	ldr	r3, [r7, #16]
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d1e6      	bne.n	8006b84 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	2220      	movs	r2, #32
 8006bba:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006bc2:	6878      	ldr	r0, [r7, #4]
 8006bc4:	f7ff fa76 	bl	80060b4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006bc8:	bf00      	nop
 8006bca:	3720      	adds	r7, #32
 8006bcc:	46bd      	mov	sp, r7
 8006bce:	bd80      	pop	{r7, pc}

08006bd0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006bd0:	b580      	push	{r7, lr}
 8006bd2:	b096      	sub	sp, #88	; 0x58
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006bde:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006be8:	2b22      	cmp	r3, #34	; 0x22
 8006bea:	f040 8098 	bne.w	8006d1e <UART_RxISR_8BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bf4:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006bf8:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8006bfc:	b2d9      	uxtb	r1, r3
 8006bfe:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8006c02:	b2da      	uxtb	r2, r3
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c08:	400a      	ands	r2, r1
 8006c0a:	b2d2      	uxtb	r2, r2
 8006c0c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c12:	1c5a      	adds	r2, r3, #1
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006c1e:	b29b      	uxth	r3, r3
 8006c20:	3b01      	subs	r3, #1
 8006c22:	b29a      	uxth	r2, r3
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006c30:	b29b      	uxth	r3, r3
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d17b      	bne.n	8006d2e <UART_RxISR_8BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c3e:	e853 3f00 	ldrex	r3, [r3]
 8006c42:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006c44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c46:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006c4a:	653b      	str	r3, [r7, #80]	; 0x50
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	461a      	mov	r2, r3
 8006c52:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006c54:	647b      	str	r3, [r7, #68]	; 0x44
 8006c56:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c58:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006c5a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006c5c:	e841 2300 	strex	r3, r2, [r1]
 8006c60:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006c62:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d1e6      	bne.n	8006c36 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	3308      	adds	r3, #8
 8006c6e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c72:	e853 3f00 	ldrex	r3, [r3]
 8006c76:	623b      	str	r3, [r7, #32]
   return(result);
 8006c78:	6a3b      	ldr	r3, [r7, #32]
 8006c7a:	f023 0301 	bic.w	r3, r3, #1
 8006c7e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	3308      	adds	r3, #8
 8006c86:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006c88:	633a      	str	r2, [r7, #48]	; 0x30
 8006c8a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c8c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006c8e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c90:	e841 2300 	strex	r3, r2, [r1]
 8006c94:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006c96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d1e5      	bne.n	8006c68 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2220      	movs	r2, #32
 8006ca0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	2200      	movs	r2, #0
 8006cae:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006cb4:	2b01      	cmp	r3, #1
 8006cb6:	d12e      	bne.n	8006d16 <UART_RxISR_8BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2200      	movs	r2, #0
 8006cbc:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cc4:	693b      	ldr	r3, [r7, #16]
 8006cc6:	e853 3f00 	ldrex	r3, [r3]
 8006cca:	60fb      	str	r3, [r7, #12]
   return(result);
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	f023 0310 	bic.w	r3, r3, #16
 8006cd2:	64bb      	str	r3, [r7, #72]	; 0x48
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	461a      	mov	r2, r3
 8006cda:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006cdc:	61fb      	str	r3, [r7, #28]
 8006cde:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ce0:	69b9      	ldr	r1, [r7, #24]
 8006ce2:	69fa      	ldr	r2, [r7, #28]
 8006ce4:	e841 2300 	strex	r3, r2, [r1]
 8006ce8:	617b      	str	r3, [r7, #20]
   return(result);
 8006cea:	697b      	ldr	r3, [r7, #20]
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d1e6      	bne.n	8006cbe <UART_RxISR_8BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	69db      	ldr	r3, [r3, #28]
 8006cf6:	f003 0310 	and.w	r3, r3, #16
 8006cfa:	2b10      	cmp	r3, #16
 8006cfc:	d103      	bne.n	8006d06 <UART_RxISR_8BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	2210      	movs	r2, #16
 8006d04:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006d0c:	4619      	mov	r1, r3
 8006d0e:	6878      	ldr	r0, [r7, #4]
 8006d10:	f7ff f9e4 	bl	80060dc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006d14:	e00b      	b.n	8006d2e <UART_RxISR_8BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 8006d16:	6878      	ldr	r0, [r7, #4]
 8006d18:	f7f9 fef4 	bl	8000b04 <HAL_UART_RxCpltCallback>
}
 8006d1c:	e007      	b.n	8006d2e <UART_RxISR_8BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	699a      	ldr	r2, [r3, #24]
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f042 0208 	orr.w	r2, r2, #8
 8006d2c:	619a      	str	r2, [r3, #24]
}
 8006d2e:	bf00      	nop
 8006d30:	3758      	adds	r7, #88	; 0x58
 8006d32:	46bd      	mov	sp, r7
 8006d34:	bd80      	pop	{r7, pc}

08006d36 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006d36:	b580      	push	{r7, lr}
 8006d38:	b096      	sub	sp, #88	; 0x58
 8006d3a:	af00      	add	r7, sp, #0
 8006d3c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006d44:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006d4e:	2b22      	cmp	r3, #34	; 0x22
 8006d50:	f040 8098 	bne.w	8006e84 <UART_RxISR_16BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d5a:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d62:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8006d64:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8006d68:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8006d6c:	4013      	ands	r3, r2
 8006d6e:	b29a      	uxth	r2, r3
 8006d70:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006d72:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d78:	1c9a      	adds	r2, r3, #2
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006d84:	b29b      	uxth	r3, r3
 8006d86:	3b01      	subs	r3, #1
 8006d88:	b29a      	uxth	r2, r3
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006d96:	b29b      	uxth	r3, r3
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d17b      	bne.n	8006e94 <UART_RxISR_16BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006da2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006da4:	e853 3f00 	ldrex	r3, [r3]
 8006da8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006daa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dac:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006db0:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	461a      	mov	r2, r3
 8006db8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006dba:	643b      	str	r3, [r7, #64]	; 0x40
 8006dbc:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dbe:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006dc0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006dc2:	e841 2300 	strex	r3, r2, [r1]
 8006dc6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006dc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d1e6      	bne.n	8006d9c <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	3308      	adds	r3, #8
 8006dd4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dd6:	6a3b      	ldr	r3, [r7, #32]
 8006dd8:	e853 3f00 	ldrex	r3, [r3]
 8006ddc:	61fb      	str	r3, [r7, #28]
   return(result);
 8006dde:	69fb      	ldr	r3, [r7, #28]
 8006de0:	f023 0301 	bic.w	r3, r3, #1
 8006de4:	64bb      	str	r3, [r7, #72]	; 0x48
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	3308      	adds	r3, #8
 8006dec:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006dee:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006df0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006df2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006df4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006df6:	e841 2300 	strex	r3, r2, [r1]
 8006dfa:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006dfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d1e5      	bne.n	8006dce <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	2220      	movs	r2, #32
 8006e06:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	2200      	movs	r2, #0
 8006e0e:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	2200      	movs	r2, #0
 8006e14:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006e1a:	2b01      	cmp	r3, #1
 8006e1c:	d12e      	bne.n	8006e7c <UART_RxISR_16BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	2200      	movs	r2, #0
 8006e22:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	e853 3f00 	ldrex	r3, [r3]
 8006e30:	60bb      	str	r3, [r7, #8]
   return(result);
 8006e32:	68bb      	ldr	r3, [r7, #8]
 8006e34:	f023 0310 	bic.w	r3, r3, #16
 8006e38:	647b      	str	r3, [r7, #68]	; 0x44
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	461a      	mov	r2, r3
 8006e40:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006e42:	61bb      	str	r3, [r7, #24]
 8006e44:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e46:	6979      	ldr	r1, [r7, #20]
 8006e48:	69ba      	ldr	r2, [r7, #24]
 8006e4a:	e841 2300 	strex	r3, r2, [r1]
 8006e4e:	613b      	str	r3, [r7, #16]
   return(result);
 8006e50:	693b      	ldr	r3, [r7, #16]
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d1e6      	bne.n	8006e24 <UART_RxISR_16BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	69db      	ldr	r3, [r3, #28]
 8006e5c:	f003 0310 	and.w	r3, r3, #16
 8006e60:	2b10      	cmp	r3, #16
 8006e62:	d103      	bne.n	8006e6c <UART_RxISR_16BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	2210      	movs	r2, #16
 8006e6a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006e72:	4619      	mov	r1, r3
 8006e74:	6878      	ldr	r0, [r7, #4]
 8006e76:	f7ff f931 	bl	80060dc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006e7a:	e00b      	b.n	8006e94 <UART_RxISR_16BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 8006e7c:	6878      	ldr	r0, [r7, #4]
 8006e7e:	f7f9 fe41 	bl	8000b04 <HAL_UART_RxCpltCallback>
}
 8006e82:	e007      	b.n	8006e94 <UART_RxISR_16BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	699a      	ldr	r2, [r3, #24]
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	f042 0208 	orr.w	r2, r2, #8
 8006e92:	619a      	str	r2, [r3, #24]
}
 8006e94:	bf00      	nop
 8006e96:	3758      	adds	r7, #88	; 0x58
 8006e98:	46bd      	mov	sp, r7
 8006e9a:	bd80      	pop	{r7, pc}

08006e9c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006e9c:	b084      	sub	sp, #16
 8006e9e:	b580      	push	{r7, lr}
 8006ea0:	b084      	sub	sp, #16
 8006ea2:	af00      	add	r7, sp, #0
 8006ea4:	6078      	str	r0, [r7, #4]
 8006ea6:	f107 001c 	add.w	r0, r7, #28
 8006eaa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006eae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006eb0:	2b01      	cmp	r3, #1
 8006eb2:	d120      	bne.n	8006ef6 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006eb8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	68da      	ldr	r2, [r3, #12]
 8006ec4:	4b20      	ldr	r3, [pc, #128]	; (8006f48 <USB_CoreInit+0xac>)
 8006ec6:	4013      	ands	r3, r2
 8006ec8:	687a      	ldr	r2, [r7, #4]
 8006eca:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	68db      	ldr	r3, [r3, #12]
 8006ed0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006ed8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006eda:	2b01      	cmp	r3, #1
 8006edc:	d105      	bne.n	8006eea <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	68db      	ldr	r3, [r3, #12]
 8006ee2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006eea:	6878      	ldr	r0, [r7, #4]
 8006eec:	f000 fa96 	bl	800741c <USB_CoreReset>
 8006ef0:	4603      	mov	r3, r0
 8006ef2:	73fb      	strb	r3, [r7, #15]
 8006ef4:	e010      	b.n	8006f18 <USB_CoreInit+0x7c>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	68db      	ldr	r3, [r3, #12]
 8006efa:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006f02:	6878      	ldr	r0, [r7, #4]
 8006f04:	f000 fa8a 	bl	800741c <USB_CoreReset>
 8006f08:	4603      	mov	r3, r0
 8006f0a:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f10:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8006f18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f1a:	2b01      	cmp	r3, #1
 8006f1c:	d10b      	bne.n	8006f36 <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	689b      	ldr	r3, [r3, #8]
 8006f22:	f043 0206 	orr.w	r2, r3, #6
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	689b      	ldr	r3, [r3, #8]
 8006f2e:	f043 0220 	orr.w	r2, r3, #32
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006f36:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f38:	4618      	mov	r0, r3
 8006f3a:	3710      	adds	r7, #16
 8006f3c:	46bd      	mov	sp, r7
 8006f3e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006f42:	b004      	add	sp, #16
 8006f44:	4770      	bx	lr
 8006f46:	bf00      	nop
 8006f48:	ffbdffbf 	.word	0xffbdffbf

08006f4c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006f4c:	b480      	push	{r7}
 8006f4e:	b083      	sub	sp, #12
 8006f50:	af00      	add	r7, sp, #0
 8006f52:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	689b      	ldr	r3, [r3, #8]
 8006f58:	f023 0201 	bic.w	r2, r3, #1
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006f60:	2300      	movs	r3, #0
}
 8006f62:	4618      	mov	r0, r3
 8006f64:	370c      	adds	r7, #12
 8006f66:	46bd      	mov	sp, r7
 8006f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f6c:	4770      	bx	lr

08006f6e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006f6e:	b580      	push	{r7, lr}
 8006f70:	b084      	sub	sp, #16
 8006f72:	af00      	add	r7, sp, #0
 8006f74:	6078      	str	r0, [r7, #4]
 8006f76:	460b      	mov	r3, r1
 8006f78:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	68db      	ldr	r3, [r3, #12]
 8006f82:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006f8a:	78fb      	ldrb	r3, [r7, #3]
 8006f8c:	2b01      	cmp	r3, #1
 8006f8e:	d115      	bne.n	8006fbc <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	68db      	ldr	r3, [r3, #12]
 8006f94:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8006f9c:	2001      	movs	r0, #1
 8006f9e:	f7fa fe37 	bl	8001c10 <HAL_Delay>
      ms++;
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	3301      	adds	r3, #1
 8006fa6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8006fa8:	6878      	ldr	r0, [r7, #4]
 8006faa:	f000 fa29 	bl	8007400 <USB_GetMode>
 8006fae:	4603      	mov	r3, r0
 8006fb0:	2b01      	cmp	r3, #1
 8006fb2:	d01e      	beq.n	8006ff2 <USB_SetCurrentMode+0x84>
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	2b31      	cmp	r3, #49	; 0x31
 8006fb8:	d9f0      	bls.n	8006f9c <USB_SetCurrentMode+0x2e>
 8006fba:	e01a      	b.n	8006ff2 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006fbc:	78fb      	ldrb	r3, [r7, #3]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d115      	bne.n	8006fee <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	68db      	ldr	r3, [r3, #12]
 8006fc6:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8006fce:	2001      	movs	r0, #1
 8006fd0:	f7fa fe1e 	bl	8001c10 <HAL_Delay>
      ms++;
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	3301      	adds	r3, #1
 8006fd8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8006fda:	6878      	ldr	r0, [r7, #4]
 8006fdc:	f000 fa10 	bl	8007400 <USB_GetMode>
 8006fe0:	4603      	mov	r3, r0
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d005      	beq.n	8006ff2 <USB_SetCurrentMode+0x84>
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	2b31      	cmp	r3, #49	; 0x31
 8006fea:	d9f0      	bls.n	8006fce <USB_SetCurrentMode+0x60>
 8006fec:	e001      	b.n	8006ff2 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006fee:	2301      	movs	r3, #1
 8006ff0:	e005      	b.n	8006ffe <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	2b32      	cmp	r3, #50	; 0x32
 8006ff6:	d101      	bne.n	8006ffc <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006ff8:	2301      	movs	r3, #1
 8006ffa:	e000      	b.n	8006ffe <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006ffc:	2300      	movs	r3, #0
}
 8006ffe:	4618      	mov	r0, r3
 8007000:	3710      	adds	r7, #16
 8007002:	46bd      	mov	sp, r7
 8007004:	bd80      	pop	{r7, pc}
	...

08007008 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007008:	b084      	sub	sp, #16
 800700a:	b580      	push	{r7, lr}
 800700c:	b086      	sub	sp, #24
 800700e:	af00      	add	r7, sp, #0
 8007010:	6078      	str	r0, [r7, #4]
 8007012:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8007016:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800701a:	2300      	movs	r3, #0
 800701c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007022:	2300      	movs	r3, #0
 8007024:	613b      	str	r3, [r7, #16]
 8007026:	e009      	b.n	800703c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007028:	687a      	ldr	r2, [r7, #4]
 800702a:	693b      	ldr	r3, [r7, #16]
 800702c:	3340      	adds	r3, #64	; 0x40
 800702e:	009b      	lsls	r3, r3, #2
 8007030:	4413      	add	r3, r2
 8007032:	2200      	movs	r2, #0
 8007034:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007036:	693b      	ldr	r3, [r7, #16]
 8007038:	3301      	adds	r3, #1
 800703a:	613b      	str	r3, [r7, #16]
 800703c:	693b      	ldr	r3, [r7, #16]
 800703e:	2b0e      	cmp	r3, #14
 8007040:	d9f2      	bls.n	8007028 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007042:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007044:	2b00      	cmp	r3, #0
 8007046:	d11c      	bne.n	8007082 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800704e:	685b      	ldr	r3, [r3, #4]
 8007050:	68fa      	ldr	r2, [r7, #12]
 8007052:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007056:	f043 0302 	orr.w	r3, r3, #2
 800705a:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007060:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	601a      	str	r2, [r3, #0]
 8007080:	e005      	b.n	800708e <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007086:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007094:	461a      	mov	r2, r3
 8007096:	2300      	movs	r3, #0
 8007098:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80070a0:	4619      	mov	r1, r3
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80070a8:	461a      	mov	r2, r3
 80070aa:	680b      	ldr	r3, [r1, #0]
 80070ac:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80070ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070b0:	2b01      	cmp	r3, #1
 80070b2:	d10c      	bne.n	80070ce <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80070b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d104      	bne.n	80070c4 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80070ba:	2100      	movs	r1, #0
 80070bc:	6878      	ldr	r0, [r7, #4]
 80070be:	f000 f965 	bl	800738c <USB_SetDevSpeed>
 80070c2:	e008      	b.n	80070d6 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80070c4:	2101      	movs	r1, #1
 80070c6:	6878      	ldr	r0, [r7, #4]
 80070c8:	f000 f960 	bl	800738c <USB_SetDevSpeed>
 80070cc:	e003      	b.n	80070d6 <USB_DevInit+0xce>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80070ce:	2103      	movs	r1, #3
 80070d0:	6878      	ldr	r0, [r7, #4]
 80070d2:	f000 f95b 	bl	800738c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80070d6:	2110      	movs	r1, #16
 80070d8:	6878      	ldr	r0, [r7, #4]
 80070da:	f000 f8f3 	bl	80072c4 <USB_FlushTxFifo>
 80070de:	4603      	mov	r3, r0
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d001      	beq.n	80070e8 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 80070e4:	2301      	movs	r3, #1
 80070e6:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80070e8:	6878      	ldr	r0, [r7, #4]
 80070ea:	f000 f91f 	bl	800732c <USB_FlushRxFifo>
 80070ee:	4603      	mov	r3, r0
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d001      	beq.n	80070f8 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 80070f4:	2301      	movs	r3, #1
 80070f6:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80070fe:	461a      	mov	r2, r3
 8007100:	2300      	movs	r3, #0
 8007102:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800710a:	461a      	mov	r2, r3
 800710c:	2300      	movs	r3, #0
 800710e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007116:	461a      	mov	r2, r3
 8007118:	2300      	movs	r3, #0
 800711a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800711c:	2300      	movs	r3, #0
 800711e:	613b      	str	r3, [r7, #16]
 8007120:	e043      	b.n	80071aa <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007122:	693b      	ldr	r3, [r7, #16]
 8007124:	015a      	lsls	r2, r3, #5
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	4413      	add	r3, r2
 800712a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007134:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007138:	d118      	bne.n	800716c <USB_DevInit+0x164>
    {
      if (i == 0U)
 800713a:	693b      	ldr	r3, [r7, #16]
 800713c:	2b00      	cmp	r3, #0
 800713e:	d10a      	bne.n	8007156 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007140:	693b      	ldr	r3, [r7, #16]
 8007142:	015a      	lsls	r2, r3, #5
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	4413      	add	r3, r2
 8007148:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800714c:	461a      	mov	r2, r3
 800714e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007152:	6013      	str	r3, [r2, #0]
 8007154:	e013      	b.n	800717e <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007156:	693b      	ldr	r3, [r7, #16]
 8007158:	015a      	lsls	r2, r3, #5
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	4413      	add	r3, r2
 800715e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007162:	461a      	mov	r2, r3
 8007164:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007168:	6013      	str	r3, [r2, #0]
 800716a:	e008      	b.n	800717e <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800716c:	693b      	ldr	r3, [r7, #16]
 800716e:	015a      	lsls	r2, r3, #5
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	4413      	add	r3, r2
 8007174:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007178:	461a      	mov	r2, r3
 800717a:	2300      	movs	r3, #0
 800717c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800717e:	693b      	ldr	r3, [r7, #16]
 8007180:	015a      	lsls	r2, r3, #5
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	4413      	add	r3, r2
 8007186:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800718a:	461a      	mov	r2, r3
 800718c:	2300      	movs	r3, #0
 800718e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007190:	693b      	ldr	r3, [r7, #16]
 8007192:	015a      	lsls	r2, r3, #5
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	4413      	add	r3, r2
 8007198:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800719c:	461a      	mov	r2, r3
 800719e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80071a2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80071a4:	693b      	ldr	r3, [r7, #16]
 80071a6:	3301      	adds	r3, #1
 80071a8:	613b      	str	r3, [r7, #16]
 80071aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071ac:	693a      	ldr	r2, [r7, #16]
 80071ae:	429a      	cmp	r2, r3
 80071b0:	d3b7      	bcc.n	8007122 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80071b2:	2300      	movs	r3, #0
 80071b4:	613b      	str	r3, [r7, #16]
 80071b6:	e043      	b.n	8007240 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80071b8:	693b      	ldr	r3, [r7, #16]
 80071ba:	015a      	lsls	r2, r3, #5
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	4413      	add	r3, r2
 80071c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80071ca:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80071ce:	d118      	bne.n	8007202 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 80071d0:	693b      	ldr	r3, [r7, #16]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d10a      	bne.n	80071ec <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80071d6:	693b      	ldr	r3, [r7, #16]
 80071d8:	015a      	lsls	r2, r3, #5
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	4413      	add	r3, r2
 80071de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80071e2:	461a      	mov	r2, r3
 80071e4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80071e8:	6013      	str	r3, [r2, #0]
 80071ea:	e013      	b.n	8007214 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80071ec:	693b      	ldr	r3, [r7, #16]
 80071ee:	015a      	lsls	r2, r3, #5
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	4413      	add	r3, r2
 80071f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80071f8:	461a      	mov	r2, r3
 80071fa:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80071fe:	6013      	str	r3, [r2, #0]
 8007200:	e008      	b.n	8007214 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007202:	693b      	ldr	r3, [r7, #16]
 8007204:	015a      	lsls	r2, r3, #5
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	4413      	add	r3, r2
 800720a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800720e:	461a      	mov	r2, r3
 8007210:	2300      	movs	r3, #0
 8007212:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007214:	693b      	ldr	r3, [r7, #16]
 8007216:	015a      	lsls	r2, r3, #5
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	4413      	add	r3, r2
 800721c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007220:	461a      	mov	r2, r3
 8007222:	2300      	movs	r3, #0
 8007224:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007226:	693b      	ldr	r3, [r7, #16]
 8007228:	015a      	lsls	r2, r3, #5
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	4413      	add	r3, r2
 800722e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007232:	461a      	mov	r2, r3
 8007234:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007238:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800723a:	693b      	ldr	r3, [r7, #16]
 800723c:	3301      	adds	r3, #1
 800723e:	613b      	str	r3, [r7, #16]
 8007240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007242:	693a      	ldr	r2, [r7, #16]
 8007244:	429a      	cmp	r2, r3
 8007246:	d3b7      	bcc.n	80071b8 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800724e:	691b      	ldr	r3, [r3, #16]
 8007250:	68fa      	ldr	r2, [r7, #12]
 8007252:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007256:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800725a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	2200      	movs	r2, #0
 8007260:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8007268:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800726a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800726c:	2b00      	cmp	r3, #0
 800726e:	d105      	bne.n	800727c <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	699b      	ldr	r3, [r3, #24]
 8007274:	f043 0210 	orr.w	r2, r3, #16
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	699a      	ldr	r2, [r3, #24]
 8007280:	4b0e      	ldr	r3, [pc, #56]	; (80072bc <USB_DevInit+0x2b4>)
 8007282:	4313      	orrs	r3, r2
 8007284:	687a      	ldr	r2, [r7, #4]
 8007286:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007288:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800728a:	2b00      	cmp	r3, #0
 800728c:	d005      	beq.n	800729a <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	699b      	ldr	r3, [r3, #24]
 8007292:	f043 0208 	orr.w	r2, r3, #8
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800729a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800729c:	2b01      	cmp	r3, #1
 800729e:	d105      	bne.n	80072ac <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	699a      	ldr	r2, [r3, #24]
 80072a4:	4b06      	ldr	r3, [pc, #24]	; (80072c0 <USB_DevInit+0x2b8>)
 80072a6:	4313      	orrs	r3, r2
 80072a8:	687a      	ldr	r2, [r7, #4]
 80072aa:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80072ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80072ae:	4618      	mov	r0, r3
 80072b0:	3718      	adds	r7, #24
 80072b2:	46bd      	mov	sp, r7
 80072b4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80072b8:	b004      	add	sp, #16
 80072ba:	4770      	bx	lr
 80072bc:	803c3800 	.word	0x803c3800
 80072c0:	40000004 	.word	0x40000004

080072c4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80072c4:	b480      	push	{r7}
 80072c6:	b085      	sub	sp, #20
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
 80072cc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80072ce:	2300      	movs	r3, #0
 80072d0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	3301      	adds	r3, #1
 80072d6:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	4a13      	ldr	r2, [pc, #76]	; (8007328 <USB_FlushTxFifo+0x64>)
 80072dc:	4293      	cmp	r3, r2
 80072de:	d901      	bls.n	80072e4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80072e0:	2303      	movs	r3, #3
 80072e2:	e01b      	b.n	800731c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	691b      	ldr	r3, [r3, #16]
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	daf2      	bge.n	80072d2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80072ec:	2300      	movs	r3, #0
 80072ee:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80072f0:	683b      	ldr	r3, [r7, #0]
 80072f2:	019b      	lsls	r3, r3, #6
 80072f4:	f043 0220 	orr.w	r2, r3, #32
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	3301      	adds	r3, #1
 8007300:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	4a08      	ldr	r2, [pc, #32]	; (8007328 <USB_FlushTxFifo+0x64>)
 8007306:	4293      	cmp	r3, r2
 8007308:	d901      	bls.n	800730e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800730a:	2303      	movs	r3, #3
 800730c:	e006      	b.n	800731c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	691b      	ldr	r3, [r3, #16]
 8007312:	f003 0320 	and.w	r3, r3, #32
 8007316:	2b20      	cmp	r3, #32
 8007318:	d0f0      	beq.n	80072fc <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800731a:	2300      	movs	r3, #0
}
 800731c:	4618      	mov	r0, r3
 800731e:	3714      	adds	r7, #20
 8007320:	46bd      	mov	sp, r7
 8007322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007326:	4770      	bx	lr
 8007328:	00030d40 	.word	0x00030d40

0800732c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800732c:	b480      	push	{r7}
 800732e:	b085      	sub	sp, #20
 8007330:	af00      	add	r7, sp, #0
 8007332:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007334:	2300      	movs	r3, #0
 8007336:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	3301      	adds	r3, #1
 800733c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	4a11      	ldr	r2, [pc, #68]	; (8007388 <USB_FlushRxFifo+0x5c>)
 8007342:	4293      	cmp	r3, r2
 8007344:	d901      	bls.n	800734a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007346:	2303      	movs	r3, #3
 8007348:	e018      	b.n	800737c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	691b      	ldr	r3, [r3, #16]
 800734e:	2b00      	cmp	r3, #0
 8007350:	daf2      	bge.n	8007338 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007352:	2300      	movs	r3, #0
 8007354:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	2210      	movs	r2, #16
 800735a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	3301      	adds	r3, #1
 8007360:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	4a08      	ldr	r2, [pc, #32]	; (8007388 <USB_FlushRxFifo+0x5c>)
 8007366:	4293      	cmp	r3, r2
 8007368:	d901      	bls.n	800736e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800736a:	2303      	movs	r3, #3
 800736c:	e006      	b.n	800737c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	691b      	ldr	r3, [r3, #16]
 8007372:	f003 0310 	and.w	r3, r3, #16
 8007376:	2b10      	cmp	r3, #16
 8007378:	d0f0      	beq.n	800735c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800737a:	2300      	movs	r3, #0
}
 800737c:	4618      	mov	r0, r3
 800737e:	3714      	adds	r7, #20
 8007380:	46bd      	mov	sp, r7
 8007382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007386:	4770      	bx	lr
 8007388:	00030d40 	.word	0x00030d40

0800738c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800738c:	b480      	push	{r7}
 800738e:	b085      	sub	sp, #20
 8007390:	af00      	add	r7, sp, #0
 8007392:	6078      	str	r0, [r7, #4]
 8007394:	460b      	mov	r3, r1
 8007396:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80073a2:	681a      	ldr	r2, [r3, #0]
 80073a4:	78fb      	ldrb	r3, [r7, #3]
 80073a6:	68f9      	ldr	r1, [r7, #12]
 80073a8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80073ac:	4313      	orrs	r3, r2
 80073ae:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80073b0:	2300      	movs	r3, #0
}
 80073b2:	4618      	mov	r0, r3
 80073b4:	3714      	adds	r7, #20
 80073b6:	46bd      	mov	sp, r7
 80073b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073bc:	4770      	bx	lr

080073be <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80073be:	b480      	push	{r7}
 80073c0:	b085      	sub	sp, #20
 80073c2:	af00      	add	r7, sp, #0
 80073c4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	68fa      	ldr	r2, [r7, #12]
 80073d4:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80073d8:	f023 0303 	bic.w	r3, r3, #3
 80073dc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80073e4:	685b      	ldr	r3, [r3, #4]
 80073e6:	68fa      	ldr	r2, [r7, #12]
 80073e8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80073ec:	f043 0302 	orr.w	r3, r3, #2
 80073f0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80073f2:	2300      	movs	r3, #0
}
 80073f4:	4618      	mov	r0, r3
 80073f6:	3714      	adds	r7, #20
 80073f8:	46bd      	mov	sp, r7
 80073fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fe:	4770      	bx	lr

08007400 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8007400:	b480      	push	{r7}
 8007402:	b083      	sub	sp, #12
 8007404:	af00      	add	r7, sp, #0
 8007406:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	695b      	ldr	r3, [r3, #20]
 800740c:	f003 0301 	and.w	r3, r3, #1
}
 8007410:	4618      	mov	r0, r3
 8007412:	370c      	adds	r7, #12
 8007414:	46bd      	mov	sp, r7
 8007416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741a:	4770      	bx	lr

0800741c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800741c:	b480      	push	{r7}
 800741e:	b085      	sub	sp, #20
 8007420:	af00      	add	r7, sp, #0
 8007422:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007424:	2300      	movs	r3, #0
 8007426:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	3301      	adds	r3, #1
 800742c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	4a13      	ldr	r2, [pc, #76]	; (8007480 <USB_CoreReset+0x64>)
 8007432:	4293      	cmp	r3, r2
 8007434:	d901      	bls.n	800743a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007436:	2303      	movs	r3, #3
 8007438:	e01b      	b.n	8007472 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	691b      	ldr	r3, [r3, #16]
 800743e:	2b00      	cmp	r3, #0
 8007440:	daf2      	bge.n	8007428 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007442:	2300      	movs	r3, #0
 8007444:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	691b      	ldr	r3, [r3, #16]
 800744a:	f043 0201 	orr.w	r2, r3, #1
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	3301      	adds	r3, #1
 8007456:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	4a09      	ldr	r2, [pc, #36]	; (8007480 <USB_CoreReset+0x64>)
 800745c:	4293      	cmp	r3, r2
 800745e:	d901      	bls.n	8007464 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007460:	2303      	movs	r3, #3
 8007462:	e006      	b.n	8007472 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	691b      	ldr	r3, [r3, #16]
 8007468:	f003 0301 	and.w	r3, r3, #1
 800746c:	2b01      	cmp	r3, #1
 800746e:	d0f0      	beq.n	8007452 <USB_CoreReset+0x36>

  return HAL_OK;
 8007470:	2300      	movs	r3, #0
}
 8007472:	4618      	mov	r0, r3
 8007474:	3714      	adds	r7, #20
 8007476:	46bd      	mov	sp, r7
 8007478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747c:	4770      	bx	lr
 800747e:	bf00      	nop
 8007480:	00030d40 	.word	0x00030d40

08007484 <atoi>:
 8007484:	220a      	movs	r2, #10
 8007486:	2100      	movs	r1, #0
 8007488:	f000 b882 	b.w	8007590 <strtol>

0800748c <_strtol_l.constprop.0>:
 800748c:	2b01      	cmp	r3, #1
 800748e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007492:	d001      	beq.n	8007498 <_strtol_l.constprop.0+0xc>
 8007494:	2b24      	cmp	r3, #36	; 0x24
 8007496:	d906      	bls.n	80074a6 <_strtol_l.constprop.0+0x1a>
 8007498:	f000 f8be 	bl	8007618 <__errno>
 800749c:	2316      	movs	r3, #22
 800749e:	6003      	str	r3, [r0, #0]
 80074a0:	2000      	movs	r0, #0
 80074a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074a6:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800758c <_strtol_l.constprop.0+0x100>
 80074aa:	460d      	mov	r5, r1
 80074ac:	462e      	mov	r6, r5
 80074ae:	f815 4b01 	ldrb.w	r4, [r5], #1
 80074b2:	f81c 7004 	ldrb.w	r7, [ip, r4]
 80074b6:	f017 0708 	ands.w	r7, r7, #8
 80074ba:	d1f7      	bne.n	80074ac <_strtol_l.constprop.0+0x20>
 80074bc:	2c2d      	cmp	r4, #45	; 0x2d
 80074be:	d132      	bne.n	8007526 <_strtol_l.constprop.0+0x9a>
 80074c0:	782c      	ldrb	r4, [r5, #0]
 80074c2:	2701      	movs	r7, #1
 80074c4:	1cb5      	adds	r5, r6, #2
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d05b      	beq.n	8007582 <_strtol_l.constprop.0+0xf6>
 80074ca:	2b10      	cmp	r3, #16
 80074cc:	d109      	bne.n	80074e2 <_strtol_l.constprop.0+0x56>
 80074ce:	2c30      	cmp	r4, #48	; 0x30
 80074d0:	d107      	bne.n	80074e2 <_strtol_l.constprop.0+0x56>
 80074d2:	782c      	ldrb	r4, [r5, #0]
 80074d4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80074d8:	2c58      	cmp	r4, #88	; 0x58
 80074da:	d14d      	bne.n	8007578 <_strtol_l.constprop.0+0xec>
 80074dc:	786c      	ldrb	r4, [r5, #1]
 80074de:	2310      	movs	r3, #16
 80074e0:	3502      	adds	r5, #2
 80074e2:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80074e6:	f108 38ff 	add.w	r8, r8, #4294967295
 80074ea:	f04f 0e00 	mov.w	lr, #0
 80074ee:	fbb8 f9f3 	udiv	r9, r8, r3
 80074f2:	4676      	mov	r6, lr
 80074f4:	fb03 8a19 	mls	sl, r3, r9, r8
 80074f8:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80074fc:	f1bc 0f09 	cmp.w	ip, #9
 8007500:	d816      	bhi.n	8007530 <_strtol_l.constprop.0+0xa4>
 8007502:	4664      	mov	r4, ip
 8007504:	42a3      	cmp	r3, r4
 8007506:	dd24      	ble.n	8007552 <_strtol_l.constprop.0+0xc6>
 8007508:	f1be 3fff 	cmp.w	lr, #4294967295
 800750c:	d008      	beq.n	8007520 <_strtol_l.constprop.0+0x94>
 800750e:	45b1      	cmp	r9, r6
 8007510:	d31c      	bcc.n	800754c <_strtol_l.constprop.0+0xc0>
 8007512:	d101      	bne.n	8007518 <_strtol_l.constprop.0+0x8c>
 8007514:	45a2      	cmp	sl, r4
 8007516:	db19      	blt.n	800754c <_strtol_l.constprop.0+0xc0>
 8007518:	fb06 4603 	mla	r6, r6, r3, r4
 800751c:	f04f 0e01 	mov.w	lr, #1
 8007520:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007524:	e7e8      	b.n	80074f8 <_strtol_l.constprop.0+0x6c>
 8007526:	2c2b      	cmp	r4, #43	; 0x2b
 8007528:	bf04      	itt	eq
 800752a:	782c      	ldrbeq	r4, [r5, #0]
 800752c:	1cb5      	addeq	r5, r6, #2
 800752e:	e7ca      	b.n	80074c6 <_strtol_l.constprop.0+0x3a>
 8007530:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8007534:	f1bc 0f19 	cmp.w	ip, #25
 8007538:	d801      	bhi.n	800753e <_strtol_l.constprop.0+0xb2>
 800753a:	3c37      	subs	r4, #55	; 0x37
 800753c:	e7e2      	b.n	8007504 <_strtol_l.constprop.0+0x78>
 800753e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8007542:	f1bc 0f19 	cmp.w	ip, #25
 8007546:	d804      	bhi.n	8007552 <_strtol_l.constprop.0+0xc6>
 8007548:	3c57      	subs	r4, #87	; 0x57
 800754a:	e7db      	b.n	8007504 <_strtol_l.constprop.0+0x78>
 800754c:	f04f 3eff 	mov.w	lr, #4294967295
 8007550:	e7e6      	b.n	8007520 <_strtol_l.constprop.0+0x94>
 8007552:	f1be 3fff 	cmp.w	lr, #4294967295
 8007556:	d105      	bne.n	8007564 <_strtol_l.constprop.0+0xd8>
 8007558:	2322      	movs	r3, #34	; 0x22
 800755a:	6003      	str	r3, [r0, #0]
 800755c:	4646      	mov	r6, r8
 800755e:	b942      	cbnz	r2, 8007572 <_strtol_l.constprop.0+0xe6>
 8007560:	4630      	mov	r0, r6
 8007562:	e79e      	b.n	80074a2 <_strtol_l.constprop.0+0x16>
 8007564:	b107      	cbz	r7, 8007568 <_strtol_l.constprop.0+0xdc>
 8007566:	4276      	negs	r6, r6
 8007568:	2a00      	cmp	r2, #0
 800756a:	d0f9      	beq.n	8007560 <_strtol_l.constprop.0+0xd4>
 800756c:	f1be 0f00 	cmp.w	lr, #0
 8007570:	d000      	beq.n	8007574 <_strtol_l.constprop.0+0xe8>
 8007572:	1e69      	subs	r1, r5, #1
 8007574:	6011      	str	r1, [r2, #0]
 8007576:	e7f3      	b.n	8007560 <_strtol_l.constprop.0+0xd4>
 8007578:	2430      	movs	r4, #48	; 0x30
 800757a:	2b00      	cmp	r3, #0
 800757c:	d1b1      	bne.n	80074e2 <_strtol_l.constprop.0+0x56>
 800757e:	2308      	movs	r3, #8
 8007580:	e7af      	b.n	80074e2 <_strtol_l.constprop.0+0x56>
 8007582:	2c30      	cmp	r4, #48	; 0x30
 8007584:	d0a5      	beq.n	80074d2 <_strtol_l.constprop.0+0x46>
 8007586:	230a      	movs	r3, #10
 8007588:	e7ab      	b.n	80074e2 <_strtol_l.constprop.0+0x56>
 800758a:	bf00      	nop
 800758c:	08008071 	.word	0x08008071

08007590 <strtol>:
 8007590:	4613      	mov	r3, r2
 8007592:	460a      	mov	r2, r1
 8007594:	4601      	mov	r1, r0
 8007596:	4802      	ldr	r0, [pc, #8]	; (80075a0 <strtol+0x10>)
 8007598:	6800      	ldr	r0, [r0, #0]
 800759a:	f7ff bf77 	b.w	800748c <_strtol_l.constprop.0>
 800759e:	bf00      	nop
 80075a0:	20000060 	.word	0x20000060

080075a4 <siprintf>:
 80075a4:	b40e      	push	{r1, r2, r3}
 80075a6:	b500      	push	{lr}
 80075a8:	b09c      	sub	sp, #112	; 0x70
 80075aa:	ab1d      	add	r3, sp, #116	; 0x74
 80075ac:	9002      	str	r0, [sp, #8]
 80075ae:	9006      	str	r0, [sp, #24]
 80075b0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80075b4:	4809      	ldr	r0, [pc, #36]	; (80075dc <siprintf+0x38>)
 80075b6:	9107      	str	r1, [sp, #28]
 80075b8:	9104      	str	r1, [sp, #16]
 80075ba:	4909      	ldr	r1, [pc, #36]	; (80075e0 <siprintf+0x3c>)
 80075bc:	f853 2b04 	ldr.w	r2, [r3], #4
 80075c0:	9105      	str	r1, [sp, #20]
 80075c2:	6800      	ldr	r0, [r0, #0]
 80075c4:	9301      	str	r3, [sp, #4]
 80075c6:	a902      	add	r1, sp, #8
 80075c8:	f000 f9a4 	bl	8007914 <_svfiprintf_r>
 80075cc:	9b02      	ldr	r3, [sp, #8]
 80075ce:	2200      	movs	r2, #0
 80075d0:	701a      	strb	r2, [r3, #0]
 80075d2:	b01c      	add	sp, #112	; 0x70
 80075d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80075d8:	b003      	add	sp, #12
 80075da:	4770      	bx	lr
 80075dc:	20000060 	.word	0x20000060
 80075e0:	ffff0208 	.word	0xffff0208

080075e4 <memset>:
 80075e4:	4402      	add	r2, r0
 80075e6:	4603      	mov	r3, r0
 80075e8:	4293      	cmp	r3, r2
 80075ea:	d100      	bne.n	80075ee <memset+0xa>
 80075ec:	4770      	bx	lr
 80075ee:	f803 1b01 	strb.w	r1, [r3], #1
 80075f2:	e7f9      	b.n	80075e8 <memset+0x4>

080075f4 <strncmp>:
 80075f4:	b510      	push	{r4, lr}
 80075f6:	b16a      	cbz	r2, 8007614 <strncmp+0x20>
 80075f8:	3901      	subs	r1, #1
 80075fa:	1884      	adds	r4, r0, r2
 80075fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007600:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007604:	429a      	cmp	r2, r3
 8007606:	d103      	bne.n	8007610 <strncmp+0x1c>
 8007608:	42a0      	cmp	r0, r4
 800760a:	d001      	beq.n	8007610 <strncmp+0x1c>
 800760c:	2a00      	cmp	r2, #0
 800760e:	d1f5      	bne.n	80075fc <strncmp+0x8>
 8007610:	1ad0      	subs	r0, r2, r3
 8007612:	bd10      	pop	{r4, pc}
 8007614:	4610      	mov	r0, r2
 8007616:	e7fc      	b.n	8007612 <strncmp+0x1e>

08007618 <__errno>:
 8007618:	4b01      	ldr	r3, [pc, #4]	; (8007620 <__errno+0x8>)
 800761a:	6818      	ldr	r0, [r3, #0]
 800761c:	4770      	bx	lr
 800761e:	bf00      	nop
 8007620:	20000060 	.word	0x20000060

08007624 <__libc_init_array>:
 8007624:	b570      	push	{r4, r5, r6, lr}
 8007626:	4d0d      	ldr	r5, [pc, #52]	; (800765c <__libc_init_array+0x38>)
 8007628:	4c0d      	ldr	r4, [pc, #52]	; (8007660 <__libc_init_array+0x3c>)
 800762a:	1b64      	subs	r4, r4, r5
 800762c:	10a4      	asrs	r4, r4, #2
 800762e:	2600      	movs	r6, #0
 8007630:	42a6      	cmp	r6, r4
 8007632:	d109      	bne.n	8007648 <__libc_init_array+0x24>
 8007634:	4d0b      	ldr	r5, [pc, #44]	; (8007664 <__libc_init_array+0x40>)
 8007636:	4c0c      	ldr	r4, [pc, #48]	; (8007668 <__libc_init_array+0x44>)
 8007638:	f000 fc6a 	bl	8007f10 <_init>
 800763c:	1b64      	subs	r4, r4, r5
 800763e:	10a4      	asrs	r4, r4, #2
 8007640:	2600      	movs	r6, #0
 8007642:	42a6      	cmp	r6, r4
 8007644:	d105      	bne.n	8007652 <__libc_init_array+0x2e>
 8007646:	bd70      	pop	{r4, r5, r6, pc}
 8007648:	f855 3b04 	ldr.w	r3, [r5], #4
 800764c:	4798      	blx	r3
 800764e:	3601      	adds	r6, #1
 8007650:	e7ee      	b.n	8007630 <__libc_init_array+0xc>
 8007652:	f855 3b04 	ldr.w	r3, [r5], #4
 8007656:	4798      	blx	r3
 8007658:	3601      	adds	r6, #1
 800765a:	e7f2      	b.n	8007642 <__libc_init_array+0x1e>
 800765c:	080081ac 	.word	0x080081ac
 8007660:	080081ac 	.word	0x080081ac
 8007664:	080081ac 	.word	0x080081ac
 8007668:	080081b0 	.word	0x080081b0

0800766c <__retarget_lock_acquire_recursive>:
 800766c:	4770      	bx	lr

0800766e <__retarget_lock_release_recursive>:
 800766e:	4770      	bx	lr

08007670 <_free_r>:
 8007670:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007672:	2900      	cmp	r1, #0
 8007674:	d044      	beq.n	8007700 <_free_r+0x90>
 8007676:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800767a:	9001      	str	r0, [sp, #4]
 800767c:	2b00      	cmp	r3, #0
 800767e:	f1a1 0404 	sub.w	r4, r1, #4
 8007682:	bfb8      	it	lt
 8007684:	18e4      	addlt	r4, r4, r3
 8007686:	f000 f8df 	bl	8007848 <__malloc_lock>
 800768a:	4a1e      	ldr	r2, [pc, #120]	; (8007704 <_free_r+0x94>)
 800768c:	9801      	ldr	r0, [sp, #4]
 800768e:	6813      	ldr	r3, [r2, #0]
 8007690:	b933      	cbnz	r3, 80076a0 <_free_r+0x30>
 8007692:	6063      	str	r3, [r4, #4]
 8007694:	6014      	str	r4, [r2, #0]
 8007696:	b003      	add	sp, #12
 8007698:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800769c:	f000 b8da 	b.w	8007854 <__malloc_unlock>
 80076a0:	42a3      	cmp	r3, r4
 80076a2:	d908      	bls.n	80076b6 <_free_r+0x46>
 80076a4:	6825      	ldr	r5, [r4, #0]
 80076a6:	1961      	adds	r1, r4, r5
 80076a8:	428b      	cmp	r3, r1
 80076aa:	bf01      	itttt	eq
 80076ac:	6819      	ldreq	r1, [r3, #0]
 80076ae:	685b      	ldreq	r3, [r3, #4]
 80076b0:	1949      	addeq	r1, r1, r5
 80076b2:	6021      	streq	r1, [r4, #0]
 80076b4:	e7ed      	b.n	8007692 <_free_r+0x22>
 80076b6:	461a      	mov	r2, r3
 80076b8:	685b      	ldr	r3, [r3, #4]
 80076ba:	b10b      	cbz	r3, 80076c0 <_free_r+0x50>
 80076bc:	42a3      	cmp	r3, r4
 80076be:	d9fa      	bls.n	80076b6 <_free_r+0x46>
 80076c0:	6811      	ldr	r1, [r2, #0]
 80076c2:	1855      	adds	r5, r2, r1
 80076c4:	42a5      	cmp	r5, r4
 80076c6:	d10b      	bne.n	80076e0 <_free_r+0x70>
 80076c8:	6824      	ldr	r4, [r4, #0]
 80076ca:	4421      	add	r1, r4
 80076cc:	1854      	adds	r4, r2, r1
 80076ce:	42a3      	cmp	r3, r4
 80076d0:	6011      	str	r1, [r2, #0]
 80076d2:	d1e0      	bne.n	8007696 <_free_r+0x26>
 80076d4:	681c      	ldr	r4, [r3, #0]
 80076d6:	685b      	ldr	r3, [r3, #4]
 80076d8:	6053      	str	r3, [r2, #4]
 80076da:	440c      	add	r4, r1
 80076dc:	6014      	str	r4, [r2, #0]
 80076de:	e7da      	b.n	8007696 <_free_r+0x26>
 80076e0:	d902      	bls.n	80076e8 <_free_r+0x78>
 80076e2:	230c      	movs	r3, #12
 80076e4:	6003      	str	r3, [r0, #0]
 80076e6:	e7d6      	b.n	8007696 <_free_r+0x26>
 80076e8:	6825      	ldr	r5, [r4, #0]
 80076ea:	1961      	adds	r1, r4, r5
 80076ec:	428b      	cmp	r3, r1
 80076ee:	bf04      	itt	eq
 80076f0:	6819      	ldreq	r1, [r3, #0]
 80076f2:	685b      	ldreq	r3, [r3, #4]
 80076f4:	6063      	str	r3, [r4, #4]
 80076f6:	bf04      	itt	eq
 80076f8:	1949      	addeq	r1, r1, r5
 80076fa:	6021      	streq	r1, [r4, #0]
 80076fc:	6054      	str	r4, [r2, #4]
 80076fe:	e7ca      	b.n	8007696 <_free_r+0x26>
 8007700:	b003      	add	sp, #12
 8007702:	bd30      	pop	{r4, r5, pc}
 8007704:	20000e90 	.word	0x20000e90

08007708 <sbrk_aligned>:
 8007708:	b570      	push	{r4, r5, r6, lr}
 800770a:	4e0e      	ldr	r6, [pc, #56]	; (8007744 <sbrk_aligned+0x3c>)
 800770c:	460c      	mov	r4, r1
 800770e:	6831      	ldr	r1, [r6, #0]
 8007710:	4605      	mov	r5, r0
 8007712:	b911      	cbnz	r1, 800771a <sbrk_aligned+0x12>
 8007714:	f000 fba6 	bl	8007e64 <_sbrk_r>
 8007718:	6030      	str	r0, [r6, #0]
 800771a:	4621      	mov	r1, r4
 800771c:	4628      	mov	r0, r5
 800771e:	f000 fba1 	bl	8007e64 <_sbrk_r>
 8007722:	1c43      	adds	r3, r0, #1
 8007724:	d00a      	beq.n	800773c <sbrk_aligned+0x34>
 8007726:	1cc4      	adds	r4, r0, #3
 8007728:	f024 0403 	bic.w	r4, r4, #3
 800772c:	42a0      	cmp	r0, r4
 800772e:	d007      	beq.n	8007740 <sbrk_aligned+0x38>
 8007730:	1a21      	subs	r1, r4, r0
 8007732:	4628      	mov	r0, r5
 8007734:	f000 fb96 	bl	8007e64 <_sbrk_r>
 8007738:	3001      	adds	r0, #1
 800773a:	d101      	bne.n	8007740 <sbrk_aligned+0x38>
 800773c:	f04f 34ff 	mov.w	r4, #4294967295
 8007740:	4620      	mov	r0, r4
 8007742:	bd70      	pop	{r4, r5, r6, pc}
 8007744:	20000e94 	.word	0x20000e94

08007748 <_malloc_r>:
 8007748:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800774c:	1ccd      	adds	r5, r1, #3
 800774e:	f025 0503 	bic.w	r5, r5, #3
 8007752:	3508      	adds	r5, #8
 8007754:	2d0c      	cmp	r5, #12
 8007756:	bf38      	it	cc
 8007758:	250c      	movcc	r5, #12
 800775a:	2d00      	cmp	r5, #0
 800775c:	4607      	mov	r7, r0
 800775e:	db01      	blt.n	8007764 <_malloc_r+0x1c>
 8007760:	42a9      	cmp	r1, r5
 8007762:	d905      	bls.n	8007770 <_malloc_r+0x28>
 8007764:	230c      	movs	r3, #12
 8007766:	603b      	str	r3, [r7, #0]
 8007768:	2600      	movs	r6, #0
 800776a:	4630      	mov	r0, r6
 800776c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007770:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007844 <_malloc_r+0xfc>
 8007774:	f000 f868 	bl	8007848 <__malloc_lock>
 8007778:	f8d8 3000 	ldr.w	r3, [r8]
 800777c:	461c      	mov	r4, r3
 800777e:	bb5c      	cbnz	r4, 80077d8 <_malloc_r+0x90>
 8007780:	4629      	mov	r1, r5
 8007782:	4638      	mov	r0, r7
 8007784:	f7ff ffc0 	bl	8007708 <sbrk_aligned>
 8007788:	1c43      	adds	r3, r0, #1
 800778a:	4604      	mov	r4, r0
 800778c:	d155      	bne.n	800783a <_malloc_r+0xf2>
 800778e:	f8d8 4000 	ldr.w	r4, [r8]
 8007792:	4626      	mov	r6, r4
 8007794:	2e00      	cmp	r6, #0
 8007796:	d145      	bne.n	8007824 <_malloc_r+0xdc>
 8007798:	2c00      	cmp	r4, #0
 800779a:	d048      	beq.n	800782e <_malloc_r+0xe6>
 800779c:	6823      	ldr	r3, [r4, #0]
 800779e:	4631      	mov	r1, r6
 80077a0:	4638      	mov	r0, r7
 80077a2:	eb04 0903 	add.w	r9, r4, r3
 80077a6:	f000 fb5d 	bl	8007e64 <_sbrk_r>
 80077aa:	4581      	cmp	r9, r0
 80077ac:	d13f      	bne.n	800782e <_malloc_r+0xe6>
 80077ae:	6821      	ldr	r1, [r4, #0]
 80077b0:	1a6d      	subs	r5, r5, r1
 80077b2:	4629      	mov	r1, r5
 80077b4:	4638      	mov	r0, r7
 80077b6:	f7ff ffa7 	bl	8007708 <sbrk_aligned>
 80077ba:	3001      	adds	r0, #1
 80077bc:	d037      	beq.n	800782e <_malloc_r+0xe6>
 80077be:	6823      	ldr	r3, [r4, #0]
 80077c0:	442b      	add	r3, r5
 80077c2:	6023      	str	r3, [r4, #0]
 80077c4:	f8d8 3000 	ldr.w	r3, [r8]
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d038      	beq.n	800783e <_malloc_r+0xf6>
 80077cc:	685a      	ldr	r2, [r3, #4]
 80077ce:	42a2      	cmp	r2, r4
 80077d0:	d12b      	bne.n	800782a <_malloc_r+0xe2>
 80077d2:	2200      	movs	r2, #0
 80077d4:	605a      	str	r2, [r3, #4]
 80077d6:	e00f      	b.n	80077f8 <_malloc_r+0xb0>
 80077d8:	6822      	ldr	r2, [r4, #0]
 80077da:	1b52      	subs	r2, r2, r5
 80077dc:	d41f      	bmi.n	800781e <_malloc_r+0xd6>
 80077de:	2a0b      	cmp	r2, #11
 80077e0:	d917      	bls.n	8007812 <_malloc_r+0xca>
 80077e2:	1961      	adds	r1, r4, r5
 80077e4:	42a3      	cmp	r3, r4
 80077e6:	6025      	str	r5, [r4, #0]
 80077e8:	bf18      	it	ne
 80077ea:	6059      	strne	r1, [r3, #4]
 80077ec:	6863      	ldr	r3, [r4, #4]
 80077ee:	bf08      	it	eq
 80077f0:	f8c8 1000 	streq.w	r1, [r8]
 80077f4:	5162      	str	r2, [r4, r5]
 80077f6:	604b      	str	r3, [r1, #4]
 80077f8:	4638      	mov	r0, r7
 80077fa:	f104 060b 	add.w	r6, r4, #11
 80077fe:	f000 f829 	bl	8007854 <__malloc_unlock>
 8007802:	f026 0607 	bic.w	r6, r6, #7
 8007806:	1d23      	adds	r3, r4, #4
 8007808:	1af2      	subs	r2, r6, r3
 800780a:	d0ae      	beq.n	800776a <_malloc_r+0x22>
 800780c:	1b9b      	subs	r3, r3, r6
 800780e:	50a3      	str	r3, [r4, r2]
 8007810:	e7ab      	b.n	800776a <_malloc_r+0x22>
 8007812:	42a3      	cmp	r3, r4
 8007814:	6862      	ldr	r2, [r4, #4]
 8007816:	d1dd      	bne.n	80077d4 <_malloc_r+0x8c>
 8007818:	f8c8 2000 	str.w	r2, [r8]
 800781c:	e7ec      	b.n	80077f8 <_malloc_r+0xb0>
 800781e:	4623      	mov	r3, r4
 8007820:	6864      	ldr	r4, [r4, #4]
 8007822:	e7ac      	b.n	800777e <_malloc_r+0x36>
 8007824:	4634      	mov	r4, r6
 8007826:	6876      	ldr	r6, [r6, #4]
 8007828:	e7b4      	b.n	8007794 <_malloc_r+0x4c>
 800782a:	4613      	mov	r3, r2
 800782c:	e7cc      	b.n	80077c8 <_malloc_r+0x80>
 800782e:	230c      	movs	r3, #12
 8007830:	603b      	str	r3, [r7, #0]
 8007832:	4638      	mov	r0, r7
 8007834:	f000 f80e 	bl	8007854 <__malloc_unlock>
 8007838:	e797      	b.n	800776a <_malloc_r+0x22>
 800783a:	6025      	str	r5, [r4, #0]
 800783c:	e7dc      	b.n	80077f8 <_malloc_r+0xb0>
 800783e:	605b      	str	r3, [r3, #4]
 8007840:	deff      	udf	#255	; 0xff
 8007842:	bf00      	nop
 8007844:	20000e90 	.word	0x20000e90

08007848 <__malloc_lock>:
 8007848:	4801      	ldr	r0, [pc, #4]	; (8007850 <__malloc_lock+0x8>)
 800784a:	f7ff bf0f 	b.w	800766c <__retarget_lock_acquire_recursive>
 800784e:	bf00      	nop
 8007850:	20000e8c 	.word	0x20000e8c

08007854 <__malloc_unlock>:
 8007854:	4801      	ldr	r0, [pc, #4]	; (800785c <__malloc_unlock+0x8>)
 8007856:	f7ff bf0a 	b.w	800766e <__retarget_lock_release_recursive>
 800785a:	bf00      	nop
 800785c:	20000e8c 	.word	0x20000e8c

08007860 <__ssputs_r>:
 8007860:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007864:	688e      	ldr	r6, [r1, #8]
 8007866:	461f      	mov	r7, r3
 8007868:	42be      	cmp	r6, r7
 800786a:	680b      	ldr	r3, [r1, #0]
 800786c:	4682      	mov	sl, r0
 800786e:	460c      	mov	r4, r1
 8007870:	4690      	mov	r8, r2
 8007872:	d82c      	bhi.n	80078ce <__ssputs_r+0x6e>
 8007874:	898a      	ldrh	r2, [r1, #12]
 8007876:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800787a:	d026      	beq.n	80078ca <__ssputs_r+0x6a>
 800787c:	6965      	ldr	r5, [r4, #20]
 800787e:	6909      	ldr	r1, [r1, #16]
 8007880:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007884:	eba3 0901 	sub.w	r9, r3, r1
 8007888:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800788c:	1c7b      	adds	r3, r7, #1
 800788e:	444b      	add	r3, r9
 8007890:	106d      	asrs	r5, r5, #1
 8007892:	429d      	cmp	r5, r3
 8007894:	bf38      	it	cc
 8007896:	461d      	movcc	r5, r3
 8007898:	0553      	lsls	r3, r2, #21
 800789a:	d527      	bpl.n	80078ec <__ssputs_r+0x8c>
 800789c:	4629      	mov	r1, r5
 800789e:	f7ff ff53 	bl	8007748 <_malloc_r>
 80078a2:	4606      	mov	r6, r0
 80078a4:	b360      	cbz	r0, 8007900 <__ssputs_r+0xa0>
 80078a6:	6921      	ldr	r1, [r4, #16]
 80078a8:	464a      	mov	r2, r9
 80078aa:	f000 faeb 	bl	8007e84 <memcpy>
 80078ae:	89a3      	ldrh	r3, [r4, #12]
 80078b0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80078b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80078b8:	81a3      	strh	r3, [r4, #12]
 80078ba:	6126      	str	r6, [r4, #16]
 80078bc:	6165      	str	r5, [r4, #20]
 80078be:	444e      	add	r6, r9
 80078c0:	eba5 0509 	sub.w	r5, r5, r9
 80078c4:	6026      	str	r6, [r4, #0]
 80078c6:	60a5      	str	r5, [r4, #8]
 80078c8:	463e      	mov	r6, r7
 80078ca:	42be      	cmp	r6, r7
 80078cc:	d900      	bls.n	80078d0 <__ssputs_r+0x70>
 80078ce:	463e      	mov	r6, r7
 80078d0:	6820      	ldr	r0, [r4, #0]
 80078d2:	4632      	mov	r2, r6
 80078d4:	4641      	mov	r1, r8
 80078d6:	f000 faab 	bl	8007e30 <memmove>
 80078da:	68a3      	ldr	r3, [r4, #8]
 80078dc:	1b9b      	subs	r3, r3, r6
 80078de:	60a3      	str	r3, [r4, #8]
 80078e0:	6823      	ldr	r3, [r4, #0]
 80078e2:	4433      	add	r3, r6
 80078e4:	6023      	str	r3, [r4, #0]
 80078e6:	2000      	movs	r0, #0
 80078e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078ec:	462a      	mov	r2, r5
 80078ee:	f000 fad7 	bl	8007ea0 <_realloc_r>
 80078f2:	4606      	mov	r6, r0
 80078f4:	2800      	cmp	r0, #0
 80078f6:	d1e0      	bne.n	80078ba <__ssputs_r+0x5a>
 80078f8:	6921      	ldr	r1, [r4, #16]
 80078fa:	4650      	mov	r0, sl
 80078fc:	f7ff feb8 	bl	8007670 <_free_r>
 8007900:	230c      	movs	r3, #12
 8007902:	f8ca 3000 	str.w	r3, [sl]
 8007906:	89a3      	ldrh	r3, [r4, #12]
 8007908:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800790c:	81a3      	strh	r3, [r4, #12]
 800790e:	f04f 30ff 	mov.w	r0, #4294967295
 8007912:	e7e9      	b.n	80078e8 <__ssputs_r+0x88>

08007914 <_svfiprintf_r>:
 8007914:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007918:	4698      	mov	r8, r3
 800791a:	898b      	ldrh	r3, [r1, #12]
 800791c:	061b      	lsls	r3, r3, #24
 800791e:	b09d      	sub	sp, #116	; 0x74
 8007920:	4607      	mov	r7, r0
 8007922:	460d      	mov	r5, r1
 8007924:	4614      	mov	r4, r2
 8007926:	d50e      	bpl.n	8007946 <_svfiprintf_r+0x32>
 8007928:	690b      	ldr	r3, [r1, #16]
 800792a:	b963      	cbnz	r3, 8007946 <_svfiprintf_r+0x32>
 800792c:	2140      	movs	r1, #64	; 0x40
 800792e:	f7ff ff0b 	bl	8007748 <_malloc_r>
 8007932:	6028      	str	r0, [r5, #0]
 8007934:	6128      	str	r0, [r5, #16]
 8007936:	b920      	cbnz	r0, 8007942 <_svfiprintf_r+0x2e>
 8007938:	230c      	movs	r3, #12
 800793a:	603b      	str	r3, [r7, #0]
 800793c:	f04f 30ff 	mov.w	r0, #4294967295
 8007940:	e0d0      	b.n	8007ae4 <_svfiprintf_r+0x1d0>
 8007942:	2340      	movs	r3, #64	; 0x40
 8007944:	616b      	str	r3, [r5, #20]
 8007946:	2300      	movs	r3, #0
 8007948:	9309      	str	r3, [sp, #36]	; 0x24
 800794a:	2320      	movs	r3, #32
 800794c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007950:	f8cd 800c 	str.w	r8, [sp, #12]
 8007954:	2330      	movs	r3, #48	; 0x30
 8007956:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007afc <_svfiprintf_r+0x1e8>
 800795a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800795e:	f04f 0901 	mov.w	r9, #1
 8007962:	4623      	mov	r3, r4
 8007964:	469a      	mov	sl, r3
 8007966:	f813 2b01 	ldrb.w	r2, [r3], #1
 800796a:	b10a      	cbz	r2, 8007970 <_svfiprintf_r+0x5c>
 800796c:	2a25      	cmp	r2, #37	; 0x25
 800796e:	d1f9      	bne.n	8007964 <_svfiprintf_r+0x50>
 8007970:	ebba 0b04 	subs.w	fp, sl, r4
 8007974:	d00b      	beq.n	800798e <_svfiprintf_r+0x7a>
 8007976:	465b      	mov	r3, fp
 8007978:	4622      	mov	r2, r4
 800797a:	4629      	mov	r1, r5
 800797c:	4638      	mov	r0, r7
 800797e:	f7ff ff6f 	bl	8007860 <__ssputs_r>
 8007982:	3001      	adds	r0, #1
 8007984:	f000 80a9 	beq.w	8007ada <_svfiprintf_r+0x1c6>
 8007988:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800798a:	445a      	add	r2, fp
 800798c:	9209      	str	r2, [sp, #36]	; 0x24
 800798e:	f89a 3000 	ldrb.w	r3, [sl]
 8007992:	2b00      	cmp	r3, #0
 8007994:	f000 80a1 	beq.w	8007ada <_svfiprintf_r+0x1c6>
 8007998:	2300      	movs	r3, #0
 800799a:	f04f 32ff 	mov.w	r2, #4294967295
 800799e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80079a2:	f10a 0a01 	add.w	sl, sl, #1
 80079a6:	9304      	str	r3, [sp, #16]
 80079a8:	9307      	str	r3, [sp, #28]
 80079aa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80079ae:	931a      	str	r3, [sp, #104]	; 0x68
 80079b0:	4654      	mov	r4, sl
 80079b2:	2205      	movs	r2, #5
 80079b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80079b8:	4850      	ldr	r0, [pc, #320]	; (8007afc <_svfiprintf_r+0x1e8>)
 80079ba:	f7f8 fc31 	bl	8000220 <memchr>
 80079be:	9a04      	ldr	r2, [sp, #16]
 80079c0:	b9d8      	cbnz	r0, 80079fa <_svfiprintf_r+0xe6>
 80079c2:	06d0      	lsls	r0, r2, #27
 80079c4:	bf44      	itt	mi
 80079c6:	2320      	movmi	r3, #32
 80079c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80079cc:	0711      	lsls	r1, r2, #28
 80079ce:	bf44      	itt	mi
 80079d0:	232b      	movmi	r3, #43	; 0x2b
 80079d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80079d6:	f89a 3000 	ldrb.w	r3, [sl]
 80079da:	2b2a      	cmp	r3, #42	; 0x2a
 80079dc:	d015      	beq.n	8007a0a <_svfiprintf_r+0xf6>
 80079de:	9a07      	ldr	r2, [sp, #28]
 80079e0:	4654      	mov	r4, sl
 80079e2:	2000      	movs	r0, #0
 80079e4:	f04f 0c0a 	mov.w	ip, #10
 80079e8:	4621      	mov	r1, r4
 80079ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 80079ee:	3b30      	subs	r3, #48	; 0x30
 80079f0:	2b09      	cmp	r3, #9
 80079f2:	d94d      	bls.n	8007a90 <_svfiprintf_r+0x17c>
 80079f4:	b1b0      	cbz	r0, 8007a24 <_svfiprintf_r+0x110>
 80079f6:	9207      	str	r2, [sp, #28]
 80079f8:	e014      	b.n	8007a24 <_svfiprintf_r+0x110>
 80079fa:	eba0 0308 	sub.w	r3, r0, r8
 80079fe:	fa09 f303 	lsl.w	r3, r9, r3
 8007a02:	4313      	orrs	r3, r2
 8007a04:	9304      	str	r3, [sp, #16]
 8007a06:	46a2      	mov	sl, r4
 8007a08:	e7d2      	b.n	80079b0 <_svfiprintf_r+0x9c>
 8007a0a:	9b03      	ldr	r3, [sp, #12]
 8007a0c:	1d19      	adds	r1, r3, #4
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	9103      	str	r1, [sp, #12]
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	bfbb      	ittet	lt
 8007a16:	425b      	neglt	r3, r3
 8007a18:	f042 0202 	orrlt.w	r2, r2, #2
 8007a1c:	9307      	strge	r3, [sp, #28]
 8007a1e:	9307      	strlt	r3, [sp, #28]
 8007a20:	bfb8      	it	lt
 8007a22:	9204      	strlt	r2, [sp, #16]
 8007a24:	7823      	ldrb	r3, [r4, #0]
 8007a26:	2b2e      	cmp	r3, #46	; 0x2e
 8007a28:	d10c      	bne.n	8007a44 <_svfiprintf_r+0x130>
 8007a2a:	7863      	ldrb	r3, [r4, #1]
 8007a2c:	2b2a      	cmp	r3, #42	; 0x2a
 8007a2e:	d134      	bne.n	8007a9a <_svfiprintf_r+0x186>
 8007a30:	9b03      	ldr	r3, [sp, #12]
 8007a32:	1d1a      	adds	r2, r3, #4
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	9203      	str	r2, [sp, #12]
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	bfb8      	it	lt
 8007a3c:	f04f 33ff 	movlt.w	r3, #4294967295
 8007a40:	3402      	adds	r4, #2
 8007a42:	9305      	str	r3, [sp, #20]
 8007a44:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8007b0c <_svfiprintf_r+0x1f8>
 8007a48:	7821      	ldrb	r1, [r4, #0]
 8007a4a:	2203      	movs	r2, #3
 8007a4c:	4650      	mov	r0, sl
 8007a4e:	f7f8 fbe7 	bl	8000220 <memchr>
 8007a52:	b138      	cbz	r0, 8007a64 <_svfiprintf_r+0x150>
 8007a54:	9b04      	ldr	r3, [sp, #16]
 8007a56:	eba0 000a 	sub.w	r0, r0, sl
 8007a5a:	2240      	movs	r2, #64	; 0x40
 8007a5c:	4082      	lsls	r2, r0
 8007a5e:	4313      	orrs	r3, r2
 8007a60:	3401      	adds	r4, #1
 8007a62:	9304      	str	r3, [sp, #16]
 8007a64:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a68:	4825      	ldr	r0, [pc, #148]	; (8007b00 <_svfiprintf_r+0x1ec>)
 8007a6a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007a6e:	2206      	movs	r2, #6
 8007a70:	f7f8 fbd6 	bl	8000220 <memchr>
 8007a74:	2800      	cmp	r0, #0
 8007a76:	d038      	beq.n	8007aea <_svfiprintf_r+0x1d6>
 8007a78:	4b22      	ldr	r3, [pc, #136]	; (8007b04 <_svfiprintf_r+0x1f0>)
 8007a7a:	bb1b      	cbnz	r3, 8007ac4 <_svfiprintf_r+0x1b0>
 8007a7c:	9b03      	ldr	r3, [sp, #12]
 8007a7e:	3307      	adds	r3, #7
 8007a80:	f023 0307 	bic.w	r3, r3, #7
 8007a84:	3308      	adds	r3, #8
 8007a86:	9303      	str	r3, [sp, #12]
 8007a88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a8a:	4433      	add	r3, r6
 8007a8c:	9309      	str	r3, [sp, #36]	; 0x24
 8007a8e:	e768      	b.n	8007962 <_svfiprintf_r+0x4e>
 8007a90:	fb0c 3202 	mla	r2, ip, r2, r3
 8007a94:	460c      	mov	r4, r1
 8007a96:	2001      	movs	r0, #1
 8007a98:	e7a6      	b.n	80079e8 <_svfiprintf_r+0xd4>
 8007a9a:	2300      	movs	r3, #0
 8007a9c:	3401      	adds	r4, #1
 8007a9e:	9305      	str	r3, [sp, #20]
 8007aa0:	4619      	mov	r1, r3
 8007aa2:	f04f 0c0a 	mov.w	ip, #10
 8007aa6:	4620      	mov	r0, r4
 8007aa8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007aac:	3a30      	subs	r2, #48	; 0x30
 8007aae:	2a09      	cmp	r2, #9
 8007ab0:	d903      	bls.n	8007aba <_svfiprintf_r+0x1a6>
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d0c6      	beq.n	8007a44 <_svfiprintf_r+0x130>
 8007ab6:	9105      	str	r1, [sp, #20]
 8007ab8:	e7c4      	b.n	8007a44 <_svfiprintf_r+0x130>
 8007aba:	fb0c 2101 	mla	r1, ip, r1, r2
 8007abe:	4604      	mov	r4, r0
 8007ac0:	2301      	movs	r3, #1
 8007ac2:	e7f0      	b.n	8007aa6 <_svfiprintf_r+0x192>
 8007ac4:	ab03      	add	r3, sp, #12
 8007ac6:	9300      	str	r3, [sp, #0]
 8007ac8:	462a      	mov	r2, r5
 8007aca:	4b0f      	ldr	r3, [pc, #60]	; (8007b08 <_svfiprintf_r+0x1f4>)
 8007acc:	a904      	add	r1, sp, #16
 8007ace:	4638      	mov	r0, r7
 8007ad0:	f3af 8000 	nop.w
 8007ad4:	1c42      	adds	r2, r0, #1
 8007ad6:	4606      	mov	r6, r0
 8007ad8:	d1d6      	bne.n	8007a88 <_svfiprintf_r+0x174>
 8007ada:	89ab      	ldrh	r3, [r5, #12]
 8007adc:	065b      	lsls	r3, r3, #25
 8007ade:	f53f af2d 	bmi.w	800793c <_svfiprintf_r+0x28>
 8007ae2:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007ae4:	b01d      	add	sp, #116	; 0x74
 8007ae6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007aea:	ab03      	add	r3, sp, #12
 8007aec:	9300      	str	r3, [sp, #0]
 8007aee:	462a      	mov	r2, r5
 8007af0:	4b05      	ldr	r3, [pc, #20]	; (8007b08 <_svfiprintf_r+0x1f4>)
 8007af2:	a904      	add	r1, sp, #16
 8007af4:	4638      	mov	r0, r7
 8007af6:	f000 f879 	bl	8007bec <_printf_i>
 8007afa:	e7eb      	b.n	8007ad4 <_svfiprintf_r+0x1c0>
 8007afc:	08008171 	.word	0x08008171
 8007b00:	0800817b 	.word	0x0800817b
 8007b04:	00000000 	.word	0x00000000
 8007b08:	08007861 	.word	0x08007861
 8007b0c:	08008177 	.word	0x08008177

08007b10 <_printf_common>:
 8007b10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b14:	4616      	mov	r6, r2
 8007b16:	4699      	mov	r9, r3
 8007b18:	688a      	ldr	r2, [r1, #8]
 8007b1a:	690b      	ldr	r3, [r1, #16]
 8007b1c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007b20:	4293      	cmp	r3, r2
 8007b22:	bfb8      	it	lt
 8007b24:	4613      	movlt	r3, r2
 8007b26:	6033      	str	r3, [r6, #0]
 8007b28:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007b2c:	4607      	mov	r7, r0
 8007b2e:	460c      	mov	r4, r1
 8007b30:	b10a      	cbz	r2, 8007b36 <_printf_common+0x26>
 8007b32:	3301      	adds	r3, #1
 8007b34:	6033      	str	r3, [r6, #0]
 8007b36:	6823      	ldr	r3, [r4, #0]
 8007b38:	0699      	lsls	r1, r3, #26
 8007b3a:	bf42      	ittt	mi
 8007b3c:	6833      	ldrmi	r3, [r6, #0]
 8007b3e:	3302      	addmi	r3, #2
 8007b40:	6033      	strmi	r3, [r6, #0]
 8007b42:	6825      	ldr	r5, [r4, #0]
 8007b44:	f015 0506 	ands.w	r5, r5, #6
 8007b48:	d106      	bne.n	8007b58 <_printf_common+0x48>
 8007b4a:	f104 0a19 	add.w	sl, r4, #25
 8007b4e:	68e3      	ldr	r3, [r4, #12]
 8007b50:	6832      	ldr	r2, [r6, #0]
 8007b52:	1a9b      	subs	r3, r3, r2
 8007b54:	42ab      	cmp	r3, r5
 8007b56:	dc26      	bgt.n	8007ba6 <_printf_common+0x96>
 8007b58:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007b5c:	1e13      	subs	r3, r2, #0
 8007b5e:	6822      	ldr	r2, [r4, #0]
 8007b60:	bf18      	it	ne
 8007b62:	2301      	movne	r3, #1
 8007b64:	0692      	lsls	r2, r2, #26
 8007b66:	d42b      	bmi.n	8007bc0 <_printf_common+0xb0>
 8007b68:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007b6c:	4649      	mov	r1, r9
 8007b6e:	4638      	mov	r0, r7
 8007b70:	47c0      	blx	r8
 8007b72:	3001      	adds	r0, #1
 8007b74:	d01e      	beq.n	8007bb4 <_printf_common+0xa4>
 8007b76:	6823      	ldr	r3, [r4, #0]
 8007b78:	6922      	ldr	r2, [r4, #16]
 8007b7a:	f003 0306 	and.w	r3, r3, #6
 8007b7e:	2b04      	cmp	r3, #4
 8007b80:	bf02      	ittt	eq
 8007b82:	68e5      	ldreq	r5, [r4, #12]
 8007b84:	6833      	ldreq	r3, [r6, #0]
 8007b86:	1aed      	subeq	r5, r5, r3
 8007b88:	68a3      	ldr	r3, [r4, #8]
 8007b8a:	bf0c      	ite	eq
 8007b8c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007b90:	2500      	movne	r5, #0
 8007b92:	4293      	cmp	r3, r2
 8007b94:	bfc4      	itt	gt
 8007b96:	1a9b      	subgt	r3, r3, r2
 8007b98:	18ed      	addgt	r5, r5, r3
 8007b9a:	2600      	movs	r6, #0
 8007b9c:	341a      	adds	r4, #26
 8007b9e:	42b5      	cmp	r5, r6
 8007ba0:	d11a      	bne.n	8007bd8 <_printf_common+0xc8>
 8007ba2:	2000      	movs	r0, #0
 8007ba4:	e008      	b.n	8007bb8 <_printf_common+0xa8>
 8007ba6:	2301      	movs	r3, #1
 8007ba8:	4652      	mov	r2, sl
 8007baa:	4649      	mov	r1, r9
 8007bac:	4638      	mov	r0, r7
 8007bae:	47c0      	blx	r8
 8007bb0:	3001      	adds	r0, #1
 8007bb2:	d103      	bne.n	8007bbc <_printf_common+0xac>
 8007bb4:	f04f 30ff 	mov.w	r0, #4294967295
 8007bb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007bbc:	3501      	adds	r5, #1
 8007bbe:	e7c6      	b.n	8007b4e <_printf_common+0x3e>
 8007bc0:	18e1      	adds	r1, r4, r3
 8007bc2:	1c5a      	adds	r2, r3, #1
 8007bc4:	2030      	movs	r0, #48	; 0x30
 8007bc6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007bca:	4422      	add	r2, r4
 8007bcc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007bd0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007bd4:	3302      	adds	r3, #2
 8007bd6:	e7c7      	b.n	8007b68 <_printf_common+0x58>
 8007bd8:	2301      	movs	r3, #1
 8007bda:	4622      	mov	r2, r4
 8007bdc:	4649      	mov	r1, r9
 8007bde:	4638      	mov	r0, r7
 8007be0:	47c0      	blx	r8
 8007be2:	3001      	adds	r0, #1
 8007be4:	d0e6      	beq.n	8007bb4 <_printf_common+0xa4>
 8007be6:	3601      	adds	r6, #1
 8007be8:	e7d9      	b.n	8007b9e <_printf_common+0x8e>
	...

08007bec <_printf_i>:
 8007bec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007bf0:	7e0f      	ldrb	r7, [r1, #24]
 8007bf2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007bf4:	2f78      	cmp	r7, #120	; 0x78
 8007bf6:	4691      	mov	r9, r2
 8007bf8:	4680      	mov	r8, r0
 8007bfa:	460c      	mov	r4, r1
 8007bfc:	469a      	mov	sl, r3
 8007bfe:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007c02:	d807      	bhi.n	8007c14 <_printf_i+0x28>
 8007c04:	2f62      	cmp	r7, #98	; 0x62
 8007c06:	d80a      	bhi.n	8007c1e <_printf_i+0x32>
 8007c08:	2f00      	cmp	r7, #0
 8007c0a:	f000 80d4 	beq.w	8007db6 <_printf_i+0x1ca>
 8007c0e:	2f58      	cmp	r7, #88	; 0x58
 8007c10:	f000 80c0 	beq.w	8007d94 <_printf_i+0x1a8>
 8007c14:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007c18:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007c1c:	e03a      	b.n	8007c94 <_printf_i+0xa8>
 8007c1e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007c22:	2b15      	cmp	r3, #21
 8007c24:	d8f6      	bhi.n	8007c14 <_printf_i+0x28>
 8007c26:	a101      	add	r1, pc, #4	; (adr r1, 8007c2c <_printf_i+0x40>)
 8007c28:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007c2c:	08007c85 	.word	0x08007c85
 8007c30:	08007c99 	.word	0x08007c99
 8007c34:	08007c15 	.word	0x08007c15
 8007c38:	08007c15 	.word	0x08007c15
 8007c3c:	08007c15 	.word	0x08007c15
 8007c40:	08007c15 	.word	0x08007c15
 8007c44:	08007c99 	.word	0x08007c99
 8007c48:	08007c15 	.word	0x08007c15
 8007c4c:	08007c15 	.word	0x08007c15
 8007c50:	08007c15 	.word	0x08007c15
 8007c54:	08007c15 	.word	0x08007c15
 8007c58:	08007d9d 	.word	0x08007d9d
 8007c5c:	08007cc5 	.word	0x08007cc5
 8007c60:	08007d57 	.word	0x08007d57
 8007c64:	08007c15 	.word	0x08007c15
 8007c68:	08007c15 	.word	0x08007c15
 8007c6c:	08007dbf 	.word	0x08007dbf
 8007c70:	08007c15 	.word	0x08007c15
 8007c74:	08007cc5 	.word	0x08007cc5
 8007c78:	08007c15 	.word	0x08007c15
 8007c7c:	08007c15 	.word	0x08007c15
 8007c80:	08007d5f 	.word	0x08007d5f
 8007c84:	682b      	ldr	r3, [r5, #0]
 8007c86:	1d1a      	adds	r2, r3, #4
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	602a      	str	r2, [r5, #0]
 8007c8c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007c90:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007c94:	2301      	movs	r3, #1
 8007c96:	e09f      	b.n	8007dd8 <_printf_i+0x1ec>
 8007c98:	6820      	ldr	r0, [r4, #0]
 8007c9a:	682b      	ldr	r3, [r5, #0]
 8007c9c:	0607      	lsls	r7, r0, #24
 8007c9e:	f103 0104 	add.w	r1, r3, #4
 8007ca2:	6029      	str	r1, [r5, #0]
 8007ca4:	d501      	bpl.n	8007caa <_printf_i+0xbe>
 8007ca6:	681e      	ldr	r6, [r3, #0]
 8007ca8:	e003      	b.n	8007cb2 <_printf_i+0xc6>
 8007caa:	0646      	lsls	r6, r0, #25
 8007cac:	d5fb      	bpl.n	8007ca6 <_printf_i+0xba>
 8007cae:	f9b3 6000 	ldrsh.w	r6, [r3]
 8007cb2:	2e00      	cmp	r6, #0
 8007cb4:	da03      	bge.n	8007cbe <_printf_i+0xd2>
 8007cb6:	232d      	movs	r3, #45	; 0x2d
 8007cb8:	4276      	negs	r6, r6
 8007cba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007cbe:	485a      	ldr	r0, [pc, #360]	; (8007e28 <_printf_i+0x23c>)
 8007cc0:	230a      	movs	r3, #10
 8007cc2:	e012      	b.n	8007cea <_printf_i+0xfe>
 8007cc4:	682b      	ldr	r3, [r5, #0]
 8007cc6:	6820      	ldr	r0, [r4, #0]
 8007cc8:	1d19      	adds	r1, r3, #4
 8007cca:	6029      	str	r1, [r5, #0]
 8007ccc:	0605      	lsls	r5, r0, #24
 8007cce:	d501      	bpl.n	8007cd4 <_printf_i+0xe8>
 8007cd0:	681e      	ldr	r6, [r3, #0]
 8007cd2:	e002      	b.n	8007cda <_printf_i+0xee>
 8007cd4:	0641      	lsls	r1, r0, #25
 8007cd6:	d5fb      	bpl.n	8007cd0 <_printf_i+0xe4>
 8007cd8:	881e      	ldrh	r6, [r3, #0]
 8007cda:	4853      	ldr	r0, [pc, #332]	; (8007e28 <_printf_i+0x23c>)
 8007cdc:	2f6f      	cmp	r7, #111	; 0x6f
 8007cde:	bf0c      	ite	eq
 8007ce0:	2308      	moveq	r3, #8
 8007ce2:	230a      	movne	r3, #10
 8007ce4:	2100      	movs	r1, #0
 8007ce6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007cea:	6865      	ldr	r5, [r4, #4]
 8007cec:	60a5      	str	r5, [r4, #8]
 8007cee:	2d00      	cmp	r5, #0
 8007cf0:	bfa2      	ittt	ge
 8007cf2:	6821      	ldrge	r1, [r4, #0]
 8007cf4:	f021 0104 	bicge.w	r1, r1, #4
 8007cf8:	6021      	strge	r1, [r4, #0]
 8007cfa:	b90e      	cbnz	r6, 8007d00 <_printf_i+0x114>
 8007cfc:	2d00      	cmp	r5, #0
 8007cfe:	d04b      	beq.n	8007d98 <_printf_i+0x1ac>
 8007d00:	4615      	mov	r5, r2
 8007d02:	fbb6 f1f3 	udiv	r1, r6, r3
 8007d06:	fb03 6711 	mls	r7, r3, r1, r6
 8007d0a:	5dc7      	ldrb	r7, [r0, r7]
 8007d0c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007d10:	4637      	mov	r7, r6
 8007d12:	42bb      	cmp	r3, r7
 8007d14:	460e      	mov	r6, r1
 8007d16:	d9f4      	bls.n	8007d02 <_printf_i+0x116>
 8007d18:	2b08      	cmp	r3, #8
 8007d1a:	d10b      	bne.n	8007d34 <_printf_i+0x148>
 8007d1c:	6823      	ldr	r3, [r4, #0]
 8007d1e:	07de      	lsls	r6, r3, #31
 8007d20:	d508      	bpl.n	8007d34 <_printf_i+0x148>
 8007d22:	6923      	ldr	r3, [r4, #16]
 8007d24:	6861      	ldr	r1, [r4, #4]
 8007d26:	4299      	cmp	r1, r3
 8007d28:	bfde      	ittt	le
 8007d2a:	2330      	movle	r3, #48	; 0x30
 8007d2c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007d30:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007d34:	1b52      	subs	r2, r2, r5
 8007d36:	6122      	str	r2, [r4, #16]
 8007d38:	f8cd a000 	str.w	sl, [sp]
 8007d3c:	464b      	mov	r3, r9
 8007d3e:	aa03      	add	r2, sp, #12
 8007d40:	4621      	mov	r1, r4
 8007d42:	4640      	mov	r0, r8
 8007d44:	f7ff fee4 	bl	8007b10 <_printf_common>
 8007d48:	3001      	adds	r0, #1
 8007d4a:	d14a      	bne.n	8007de2 <_printf_i+0x1f6>
 8007d4c:	f04f 30ff 	mov.w	r0, #4294967295
 8007d50:	b004      	add	sp, #16
 8007d52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d56:	6823      	ldr	r3, [r4, #0]
 8007d58:	f043 0320 	orr.w	r3, r3, #32
 8007d5c:	6023      	str	r3, [r4, #0]
 8007d5e:	4833      	ldr	r0, [pc, #204]	; (8007e2c <_printf_i+0x240>)
 8007d60:	2778      	movs	r7, #120	; 0x78
 8007d62:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007d66:	6823      	ldr	r3, [r4, #0]
 8007d68:	6829      	ldr	r1, [r5, #0]
 8007d6a:	061f      	lsls	r7, r3, #24
 8007d6c:	f851 6b04 	ldr.w	r6, [r1], #4
 8007d70:	d402      	bmi.n	8007d78 <_printf_i+0x18c>
 8007d72:	065f      	lsls	r7, r3, #25
 8007d74:	bf48      	it	mi
 8007d76:	b2b6      	uxthmi	r6, r6
 8007d78:	07df      	lsls	r7, r3, #31
 8007d7a:	bf48      	it	mi
 8007d7c:	f043 0320 	orrmi.w	r3, r3, #32
 8007d80:	6029      	str	r1, [r5, #0]
 8007d82:	bf48      	it	mi
 8007d84:	6023      	strmi	r3, [r4, #0]
 8007d86:	b91e      	cbnz	r6, 8007d90 <_printf_i+0x1a4>
 8007d88:	6823      	ldr	r3, [r4, #0]
 8007d8a:	f023 0320 	bic.w	r3, r3, #32
 8007d8e:	6023      	str	r3, [r4, #0]
 8007d90:	2310      	movs	r3, #16
 8007d92:	e7a7      	b.n	8007ce4 <_printf_i+0xf8>
 8007d94:	4824      	ldr	r0, [pc, #144]	; (8007e28 <_printf_i+0x23c>)
 8007d96:	e7e4      	b.n	8007d62 <_printf_i+0x176>
 8007d98:	4615      	mov	r5, r2
 8007d9a:	e7bd      	b.n	8007d18 <_printf_i+0x12c>
 8007d9c:	682b      	ldr	r3, [r5, #0]
 8007d9e:	6826      	ldr	r6, [r4, #0]
 8007da0:	6961      	ldr	r1, [r4, #20]
 8007da2:	1d18      	adds	r0, r3, #4
 8007da4:	6028      	str	r0, [r5, #0]
 8007da6:	0635      	lsls	r5, r6, #24
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	d501      	bpl.n	8007db0 <_printf_i+0x1c4>
 8007dac:	6019      	str	r1, [r3, #0]
 8007dae:	e002      	b.n	8007db6 <_printf_i+0x1ca>
 8007db0:	0670      	lsls	r0, r6, #25
 8007db2:	d5fb      	bpl.n	8007dac <_printf_i+0x1c0>
 8007db4:	8019      	strh	r1, [r3, #0]
 8007db6:	2300      	movs	r3, #0
 8007db8:	6123      	str	r3, [r4, #16]
 8007dba:	4615      	mov	r5, r2
 8007dbc:	e7bc      	b.n	8007d38 <_printf_i+0x14c>
 8007dbe:	682b      	ldr	r3, [r5, #0]
 8007dc0:	1d1a      	adds	r2, r3, #4
 8007dc2:	602a      	str	r2, [r5, #0]
 8007dc4:	681d      	ldr	r5, [r3, #0]
 8007dc6:	6862      	ldr	r2, [r4, #4]
 8007dc8:	2100      	movs	r1, #0
 8007dca:	4628      	mov	r0, r5
 8007dcc:	f7f8 fa28 	bl	8000220 <memchr>
 8007dd0:	b108      	cbz	r0, 8007dd6 <_printf_i+0x1ea>
 8007dd2:	1b40      	subs	r0, r0, r5
 8007dd4:	6060      	str	r0, [r4, #4]
 8007dd6:	6863      	ldr	r3, [r4, #4]
 8007dd8:	6123      	str	r3, [r4, #16]
 8007dda:	2300      	movs	r3, #0
 8007ddc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007de0:	e7aa      	b.n	8007d38 <_printf_i+0x14c>
 8007de2:	6923      	ldr	r3, [r4, #16]
 8007de4:	462a      	mov	r2, r5
 8007de6:	4649      	mov	r1, r9
 8007de8:	4640      	mov	r0, r8
 8007dea:	47d0      	blx	sl
 8007dec:	3001      	adds	r0, #1
 8007dee:	d0ad      	beq.n	8007d4c <_printf_i+0x160>
 8007df0:	6823      	ldr	r3, [r4, #0]
 8007df2:	079b      	lsls	r3, r3, #30
 8007df4:	d413      	bmi.n	8007e1e <_printf_i+0x232>
 8007df6:	68e0      	ldr	r0, [r4, #12]
 8007df8:	9b03      	ldr	r3, [sp, #12]
 8007dfa:	4298      	cmp	r0, r3
 8007dfc:	bfb8      	it	lt
 8007dfe:	4618      	movlt	r0, r3
 8007e00:	e7a6      	b.n	8007d50 <_printf_i+0x164>
 8007e02:	2301      	movs	r3, #1
 8007e04:	4632      	mov	r2, r6
 8007e06:	4649      	mov	r1, r9
 8007e08:	4640      	mov	r0, r8
 8007e0a:	47d0      	blx	sl
 8007e0c:	3001      	adds	r0, #1
 8007e0e:	d09d      	beq.n	8007d4c <_printf_i+0x160>
 8007e10:	3501      	adds	r5, #1
 8007e12:	68e3      	ldr	r3, [r4, #12]
 8007e14:	9903      	ldr	r1, [sp, #12]
 8007e16:	1a5b      	subs	r3, r3, r1
 8007e18:	42ab      	cmp	r3, r5
 8007e1a:	dcf2      	bgt.n	8007e02 <_printf_i+0x216>
 8007e1c:	e7eb      	b.n	8007df6 <_printf_i+0x20a>
 8007e1e:	2500      	movs	r5, #0
 8007e20:	f104 0619 	add.w	r6, r4, #25
 8007e24:	e7f5      	b.n	8007e12 <_printf_i+0x226>
 8007e26:	bf00      	nop
 8007e28:	08008182 	.word	0x08008182
 8007e2c:	08008193 	.word	0x08008193

08007e30 <memmove>:
 8007e30:	4288      	cmp	r0, r1
 8007e32:	b510      	push	{r4, lr}
 8007e34:	eb01 0402 	add.w	r4, r1, r2
 8007e38:	d902      	bls.n	8007e40 <memmove+0x10>
 8007e3a:	4284      	cmp	r4, r0
 8007e3c:	4623      	mov	r3, r4
 8007e3e:	d807      	bhi.n	8007e50 <memmove+0x20>
 8007e40:	1e43      	subs	r3, r0, #1
 8007e42:	42a1      	cmp	r1, r4
 8007e44:	d008      	beq.n	8007e58 <memmove+0x28>
 8007e46:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007e4a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007e4e:	e7f8      	b.n	8007e42 <memmove+0x12>
 8007e50:	4402      	add	r2, r0
 8007e52:	4601      	mov	r1, r0
 8007e54:	428a      	cmp	r2, r1
 8007e56:	d100      	bne.n	8007e5a <memmove+0x2a>
 8007e58:	bd10      	pop	{r4, pc}
 8007e5a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007e5e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007e62:	e7f7      	b.n	8007e54 <memmove+0x24>

08007e64 <_sbrk_r>:
 8007e64:	b538      	push	{r3, r4, r5, lr}
 8007e66:	4d06      	ldr	r5, [pc, #24]	; (8007e80 <_sbrk_r+0x1c>)
 8007e68:	2300      	movs	r3, #0
 8007e6a:	4604      	mov	r4, r0
 8007e6c:	4608      	mov	r0, r1
 8007e6e:	602b      	str	r3, [r5, #0]
 8007e70:	f7f9 fe00 	bl	8001a74 <_sbrk>
 8007e74:	1c43      	adds	r3, r0, #1
 8007e76:	d102      	bne.n	8007e7e <_sbrk_r+0x1a>
 8007e78:	682b      	ldr	r3, [r5, #0]
 8007e7a:	b103      	cbz	r3, 8007e7e <_sbrk_r+0x1a>
 8007e7c:	6023      	str	r3, [r4, #0]
 8007e7e:	bd38      	pop	{r3, r4, r5, pc}
 8007e80:	20000e88 	.word	0x20000e88

08007e84 <memcpy>:
 8007e84:	440a      	add	r2, r1
 8007e86:	4291      	cmp	r1, r2
 8007e88:	f100 33ff 	add.w	r3, r0, #4294967295
 8007e8c:	d100      	bne.n	8007e90 <memcpy+0xc>
 8007e8e:	4770      	bx	lr
 8007e90:	b510      	push	{r4, lr}
 8007e92:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007e96:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007e9a:	4291      	cmp	r1, r2
 8007e9c:	d1f9      	bne.n	8007e92 <memcpy+0xe>
 8007e9e:	bd10      	pop	{r4, pc}

08007ea0 <_realloc_r>:
 8007ea0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ea4:	4680      	mov	r8, r0
 8007ea6:	4614      	mov	r4, r2
 8007ea8:	460e      	mov	r6, r1
 8007eaa:	b921      	cbnz	r1, 8007eb6 <_realloc_r+0x16>
 8007eac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007eb0:	4611      	mov	r1, r2
 8007eb2:	f7ff bc49 	b.w	8007748 <_malloc_r>
 8007eb6:	b92a      	cbnz	r2, 8007ec4 <_realloc_r+0x24>
 8007eb8:	f7ff fbda 	bl	8007670 <_free_r>
 8007ebc:	4625      	mov	r5, r4
 8007ebe:	4628      	mov	r0, r5
 8007ec0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ec4:	f000 f81b 	bl	8007efe <_malloc_usable_size_r>
 8007ec8:	4284      	cmp	r4, r0
 8007eca:	4607      	mov	r7, r0
 8007ecc:	d802      	bhi.n	8007ed4 <_realloc_r+0x34>
 8007ece:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007ed2:	d812      	bhi.n	8007efa <_realloc_r+0x5a>
 8007ed4:	4621      	mov	r1, r4
 8007ed6:	4640      	mov	r0, r8
 8007ed8:	f7ff fc36 	bl	8007748 <_malloc_r>
 8007edc:	4605      	mov	r5, r0
 8007ede:	2800      	cmp	r0, #0
 8007ee0:	d0ed      	beq.n	8007ebe <_realloc_r+0x1e>
 8007ee2:	42bc      	cmp	r4, r7
 8007ee4:	4622      	mov	r2, r4
 8007ee6:	4631      	mov	r1, r6
 8007ee8:	bf28      	it	cs
 8007eea:	463a      	movcs	r2, r7
 8007eec:	f7ff ffca 	bl	8007e84 <memcpy>
 8007ef0:	4631      	mov	r1, r6
 8007ef2:	4640      	mov	r0, r8
 8007ef4:	f7ff fbbc 	bl	8007670 <_free_r>
 8007ef8:	e7e1      	b.n	8007ebe <_realloc_r+0x1e>
 8007efa:	4635      	mov	r5, r6
 8007efc:	e7df      	b.n	8007ebe <_realloc_r+0x1e>

08007efe <_malloc_usable_size_r>:
 8007efe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007f02:	1f18      	subs	r0, r3, #4
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	bfbc      	itt	lt
 8007f08:	580b      	ldrlt	r3, [r1, r0]
 8007f0a:	18c0      	addlt	r0, r0, r3
 8007f0c:	4770      	bx	lr
	...

08007f10 <_init>:
 8007f10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f12:	bf00      	nop
 8007f14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f16:	bc08      	pop	{r3}
 8007f18:	469e      	mov	lr, r3
 8007f1a:	4770      	bx	lr

08007f1c <_fini>:
 8007f1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f1e:	bf00      	nop
 8007f20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f22:	bc08      	pop	{r3}
 8007f24:	469e      	mov	lr, r3
 8007f26:	4770      	bx	lr
