bist.o: \
 /home/joao/AppsUser/Litex/components/litex/litex/soc/software/liblitedram/bist.c \
 /home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/software/include/generated/csr.h \
 /home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/software/include/generated/soc.h \
 /home/joao/AppsUser/Litex/components/pythondata-software-picolibc/pythondata_software_picolibc/data/newlib/libc/include/stdint.h \
 /home/joao/AppsUser/Litex/components/pythondata-software-picolibc/pythondata_software_picolibc/data/newlib/libc/include/machine/_default_types.h \
 /home/joao/AppsUser/Litex/components/pythondata-software-picolibc/pythondata_software_picolibc/data/newlib/libc/include/sys/features.h \
 /home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/software/include/../libc/picolibc.h \
 /home/joao/AppsUser/Litex/components/pythondata-software-picolibc/pythondata_software_picolibc/data/newlib/libc/include/sys/_intsup.h \
 /home/joao/AppsUser/Litex/components/pythondata-software-picolibc/pythondata_software_picolibc/data/newlib/libc/include/sys/_stdint.h \
 /home/joao/AppsUser/Litex/components/litex/litex/soc/software/include/system.h \
 /opt/riscv/xpack-riscv-none-elf-gcc-14.2.0-3/lib/gcc/riscv-none-elf/14.2.0/include/stddef.h \
 /home/joao/AppsUser/Litex/components/litex/litex/soc/cores/cpu/vexriscv/system.h \
 /home/joao/AppsUser/Litex/components/litex/litex/soc/cores/cpu/vexriscv/csr-defs.h \
 /home/joao/AppsUser/Litex/components/litex/litex/soc/software/include/hw/common.h
/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/software/include/generated/csr.h:
/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/software/include/generated/soc.h:
/home/joao/AppsUser/Litex/components/pythondata-software-picolibc/pythondata_software_picolibc/data/newlib/libc/include/stdint.h:
/home/joao/AppsUser/Litex/components/pythondata-software-picolibc/pythondata_software_picolibc/data/newlib/libc/include/machine/_default_types.h:
/home/joao/AppsUser/Litex/components/pythondata-software-picolibc/pythondata_software_picolibc/data/newlib/libc/include/sys/features.h:
/home/joao/Documentos/Embarcatech/FPGA/Embarcatech-Tarefa-7-FPGA/litex/build/colorlight_i5/software/include/../libc/picolibc.h:
/home/joao/AppsUser/Litex/components/pythondata-software-picolibc/pythondata_software_picolibc/data/newlib/libc/include/sys/_intsup.h:
/home/joao/AppsUser/Litex/components/pythondata-software-picolibc/pythondata_software_picolibc/data/newlib/libc/include/sys/_stdint.h:
/home/joao/AppsUser/Litex/components/litex/litex/soc/software/include/system.h:
/opt/riscv/xpack-riscv-none-elf-gcc-14.2.0-3/lib/gcc/riscv-none-elf/14.2.0/include/stddef.h:
/home/joao/AppsUser/Litex/components/litex/litex/soc/cores/cpu/vexriscv/system.h:
/home/joao/AppsUser/Litex/components/litex/litex/soc/cores/cpu/vexriscv/csr-defs.h:
/home/joao/AppsUser/Litex/components/litex/litex/soc/software/include/hw/common.h:
