library ieee;
use ieee.std_logic_1164.all;

entity counter is
port(
clk: in std_logic;
count: buffer std_logic);
end;

architecture one of counter is
begin

end;