

================================================================
== Vivado HLS Report for 'udp_eth_assemble'
================================================================
* Date:           Thu Jul 25 02:47:46 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        udp_eth_assemble
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.10|     1.518|        0.39|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.51>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i161 %action), !map !142"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i48 %myMac_V), !map !166"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %myIP_V), !map !170"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %action_valid_V), !map !174"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %action_empty_V), !map !178"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %action_re_V), !map !182"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512 %payload_in_data_V), !map !186"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %payload_in_keep_V), !map !190"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %payload_in_valid_V), !map !194"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %payload_in_last_V), !map !198"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %payload_ready_V), !map !202"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %packet_out_data_V), !map !206"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %packet_out_keep_V), !map !210"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %packet_out_valid_V), !map !214"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %packet_out_last_V), !map !218"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %packet_out_ready_V), !map !222"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @udp_eth_assemble_str) nounwind"   --->   Operation 18 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%packet_out_ready_V_r = call i1 @_ssdm_op_Read.ap_none.i1(i1 %packet_out_ready_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:9]   --->   Operation 19 'read' 'packet_out_ready_V_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%payload_in_last_V_re = call i1 @_ssdm_op_Read.ap_none.i1(i1 %payload_in_last_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:9]   --->   Operation 20 'read' 'payload_in_last_V_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%payload_in_valid_V_r = call i1 @_ssdm_op_Read.ap_none.i1(i1 %payload_in_valid_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:9]   --->   Operation 21 'read' 'payload_in_valid_V_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%payload_in_keep_V_re = call i64 @_ssdm_op_Read.ap_none.i64(i64 %payload_in_keep_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:9]   --->   Operation 22 'read' 'payload_in_keep_V_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%payload_in_data_V_re = call i512 @_ssdm_op_Read.ap_none.i512(i512 %payload_in_data_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:9]   --->   Operation 23 'read' 'payload_in_data_V_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%action_empty_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %action_empty_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:9]   --->   Operation 24 'read' 'action_empty_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%action_valid_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %action_valid_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:9]   --->   Operation 25 'read' 'action_valid_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%action_read = call i161 @_ssdm_op_Read.ap_none.i161(i161 %action)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:9]   --->   Operation 26 'read' 'action_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%myIP_V_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %myIP_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:9]   --->   Operation 27 'read' 'myIP_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%myMac_V_read = call i48 @_ssdm_op_Read.ap_none.i48(i48 %myMac_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:9]   --->   Operation 28 'read' 'myMac_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:15]   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i48 %myMac_V, [8 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:16]   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %myIP_V, [8 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:17]   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i161 %action, [8 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:18]   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %action_valid_V, [8 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:19]   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %action_empty_V, [8 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:20]   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %action_re_V, [8 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:21]   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512 %payload_in_data_V, i64 %payload_in_keep_V, i1 %payload_in_valid_V, i1 %payload_in_last_V, [8 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:22]   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %payload_ready_V, [8 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:23]   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %packet_out_data_V, i64* %packet_out_keep_V, i1* %packet_out_valid_V, i1* %packet_out_last_V, [8 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:24]   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %packet_out_ready_V, [8 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:25]   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_Val2_s = load i512* @packet_out_reg_data_s, align 64" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_ip_tx.h:35->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:34]   --->   Operation 40 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i512P(i512* %packet_out_data_V, i512 %p_Val2_s)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_ip_tx.h:35->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:34]   --->   Operation 41 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_Val2_1 = load i64* @packet_out_reg_keep_s, align 64" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_ip_tx.h:35->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:34]   --->   Operation 42 'load' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i64P(i64* %packet_out_keep_V, i64 %p_Val2_1)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_ip_tx.h:35->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:34]   --->   Operation 43 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%packet_out_reg_valid_1 = load i1* @packet_out_reg_valid, align 8" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_ip_tx.h:35->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:34]   --->   Operation 44 'load' 'packet_out_reg_valid_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %packet_out_valid_V, i1 %packet_out_reg_valid_1)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_ip_tx.h:35->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:34]   --->   Operation 45 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%packet_out_reg_last_1 = load i1* @packet_out_reg_last_s, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_ip_tx.h:35->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:34]   --->   Operation 46 'load' 'packet_out_reg_last_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %packet_out_last_V, i1 %packet_out_reg_last_1)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_ip_tx.h:35->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:34]   --->   Operation 47 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%rhs_V = xor i1 %action_empty_V_read, true" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:35]   --->   Operation 48 'xor' 'rhs_V' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %payload_in_keep_V_re, i32 41)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:35]   --->   Operation 49 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.12ns)   --->   "%xor_ln1355 = xor i1 %tmp, true" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:35]   --->   Operation 50 'xor' 'xor_ln1355' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.12ns)   --->   "%ret_V_15 = and i1 %payload_in_last_V_re, %xor_ln1355" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:35]   --->   Operation 51 'and' 'ret_V_15' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%ret_V_12 = and i1 %ret_V_15, %payload_in_valid_V_r" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:35]   --->   Operation 52 'and' 'ret_V_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%rhs_V_1 = load i1* @payloadin_pause_V, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:35]   --->   Operation 53 'load' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%ret_V_13 = or i1 %rhs_V_1, %ret_V_12" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:35]   --->   Operation 54 'or' 'ret_V_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%and_ln1355_2 = and i1 %ret_V_13, %rhs_V" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:35]   --->   Operation 55 'and' 'and_ln1355_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.12ns) (out node of the LUT)   --->   "%ret_V = and i1 %and_ln1355_2, %packet_out_ready_V_r" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:35]   --->   Operation 56 'and' 'ret_V' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %action_re_V, i1 %ret_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:35]   --->   Operation 57 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node ret_V_3)   --->   "%rhs_V_3 = xor i1 %rhs_V_1, true" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:36]   --->   Operation 58 'xor' 'rhs_V_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node ret_V_3)   --->   "%and_ln1355_4 = and i1 %action_valid_V_read, %rhs_V_3" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:36]   --->   Operation 59 'and' 'and_ln1355_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.12ns) (out node of the LUT)   --->   "%ret_V_3 = and i1 %and_ln1355_4, %packet_out_ready_V_r" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:36]   --->   Operation 60 'and' 'ret_V_3' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %payload_ready_V, i1 %ret_V_3)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:36]   --->   Operation 61 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %packet_out_ready_V_r, label %0, label %._crit_edge1306" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:38]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.12ns)   --->   "%ret_V_14 = and i1 %action_valid_V_read, %payload_in_valid_V_r" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:39]   --->   Operation 63 'and' 'ret_V_14' <Predicate = (packet_out_ready_V_r)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%IN_PACKET_V_load = load i1* @IN_PACKET_V, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:39]   --->   Operation 64 'load' 'IN_PACKET_V_load' <Predicate = (packet_out_ready_V_r)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node ret_V_5)   --->   "%rhs_V_4 = xor i1 %IN_PACKET_V_load, true" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:39]   --->   Operation 65 'xor' 'rhs_V_4' <Predicate = (packet_out_ready_V_r)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.12ns) (out node of the LUT)   --->   "%ret_V_5 = and i1 %ret_V_14, %rhs_V_4" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:39]   --->   Operation 66 'and' 'ret_V_5' <Predicate = (packet_out_ready_V_r)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %ret_V_5, label %1, label %2" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:39]   --->   Operation 67 'br' <Predicate = (packet_out_ready_V_r)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %IN_PACKET_V_load, label %_ifconv, label %4" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:65]   --->   Operation 68 'br' <Predicate = (packet_out_ready_V_r & !ret_V_5)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.61ns)   --->   "store i512 0, i512* @packet_out_reg_data_s, align 64" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_ip_tx.h:35->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:76]   --->   Operation 69 'store' <Predicate = (packet_out_ready_V_r & !ret_V_5 & !IN_PACKET_V_load)> <Delay = 0.61>
ST_1 : Operation 70 [1/1] (0.61ns)   --->   "store i64 0, i64* @packet_out_reg_keep_s, align 64" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_ip_tx.h:35->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:76]   --->   Operation 70 'store' <Predicate = (packet_out_ready_V_r & !ret_V_5 & !IN_PACKET_V_load)> <Delay = 0.61>
ST_1 : Operation 71 [1/1] (0.61ns)   --->   "store i1 false, i1* @packet_out_reg_valid, align 8" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_ip_tx.h:35->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:76]   --->   Operation 71 'store' <Predicate = (packet_out_ready_V_r & !ret_V_5 & !IN_PACKET_V_load)> <Delay = 0.61>
ST_1 : Operation 72 [1/1] (0.61ns)   --->   "store i1 false, i1* @packet_out_reg_last_s, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_ip_tx.h:35->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:76]   --->   Operation 72 'store' <Predicate = (packet_out_ready_V_r & !ret_V_5 & !IN_PACKET_V_load)> <Delay = 0.61>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 73 'br' <Predicate = (packet_out_ready_V_r & !ret_V_5 & !IN_PACKET_V_load)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_Val2_2 = load i512* @payload_in_reg_data_s, align 64" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:66]   --->   Operation 74 'load' 'p_Val2_2' <Predicate = (packet_out_ready_V_r & !ret_V_5 & IN_PACKET_V_load)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i512 %p_Val2_2 to i336" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:66]   --->   Operation 75 'trunc' 'trunc_ln647' <Predicate = (packet_out_ready_V_r & !ret_V_5 & IN_PACKET_V_load)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%lhs_V_5 = load i1* @payload_in_reg_last_s, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:67]   --->   Operation 76 'load' 'lhs_V_5' <Predicate = (packet_out_ready_V_r & !ret_V_5 & IN_PACKET_V_load)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node ret_V_7)   --->   "%lhs_V = xor i1 %lhs_V_5, true" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:67]   --->   Operation 77 'xor' 'lhs_V' <Predicate = (packet_out_ready_V_r & !ret_V_5 & IN_PACKET_V_load)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.12ns) (out node of the LUT)   --->   "%ret_V_7 = and i1 %payload_in_valid_V_r, %lhs_V" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:67]   --->   Operation 78 'and' 'ret_V_7' <Predicate = (packet_out_ready_V_r & !ret_V_5 & IN_PACKET_V_load)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_Result_6 = call i176 @_ssdm_op_PartSelect.i176.i512.i32.i32(i512 %payload_in_data_V_re, i32 336, i32 511)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:67]   --->   Operation 79 'partselect' 'p_Result_6' <Predicate = (packet_out_ready_V_r & !ret_V_5 & IN_PACKET_V_load & ret_V_7)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.37ns)   --->   "%select_ln1355 = select i1 %ret_V_7, i176 %p_Result_6, i176 0" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:67]   --->   Operation 80 'select' 'select_ln1355' <Predicate = (packet_out_ready_V_r & !ret_V_5 & IN_PACKET_V_load)> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%p_Result_4 = call i512 @_ssdm_op_BitConcatenate.i512.i336.i176(i336 %trunc_ln647, i176 %select_ln1355)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:67]   --->   Operation 81 'bitconcatenate' 'p_Result_4' <Predicate = (packet_out_ready_V_r & !ret_V_5 & IN_PACKET_V_load)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.61ns)   --->   "store i512 %p_Result_4, i512* @packet_out_reg_data_s, align 64" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:67]   --->   Operation 82 'store' <Predicate = (packet_out_ready_V_r & !ret_V_5 & IN_PACKET_V_load)> <Delay = 0.61>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%p_Val2_3 = load i64* @payload_in_reg_keep_s, align 64" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:68]   --->   Operation 83 'load' 'p_Val2_3' <Predicate = (packet_out_ready_V_r & !ret_V_5 & IN_PACKET_V_load)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln647_1 = trunc i64 %p_Val2_3 to i42" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:68]   --->   Operation 84 'trunc' 'trunc_ln647_1' <Predicate = (packet_out_ready_V_r & !ret_V_5 & IN_PACKET_V_load)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%p_Result_9 = call i22 @_ssdm_op_PartSelect.i22.i64.i32.i32(i64 %payload_in_keep_V_re, i32 42, i32 63)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:69]   --->   Operation 85 'partselect' 'p_Result_9' <Predicate = (packet_out_ready_V_r & !ret_V_5 & IN_PACKET_V_load & ret_V_7)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.35ns)   --->   "%select_ln1355_1 = select i1 %ret_V_7, i22 %p_Result_9, i22 0" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:67]   --->   Operation 86 'select' 'select_ln1355_1' <Predicate = (packet_out_ready_V_r & !ret_V_5 & IN_PACKET_V_load)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%p_Result_5 = call i64 @_ssdm_op_BitConcatenate.i64.i42.i22(i42 %trunc_ln647_1, i22 %select_ln1355_1)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:69]   --->   Operation 87 'bitconcatenate' 'p_Result_5' <Predicate = (packet_out_ready_V_r & !ret_V_5 & IN_PACKET_V_load)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.61ns)   --->   "store i64 %p_Result_5, i64* @packet_out_reg_keep_s, align 64" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:69]   --->   Operation 88 'store' <Predicate = (packet_out_ready_V_r & !ret_V_5 & IN_PACKET_V_load)> <Delay = 0.61>
ST_1 : Operation 89 [1/1] (0.12ns)   --->   "%ret_V_8 = or i1 %lhs_V_5, %ret_V_15" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:70]   --->   Operation 89 'or' 'ret_V_8' <Predicate = (packet_out_ready_V_r & !ret_V_5 & IN_PACKET_V_load)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.61ns)   --->   "store i1 %ret_V_8, i1* @packet_out_reg_last_s, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:70]   --->   Operation 90 'store' <Predicate = (packet_out_ready_V_r & !ret_V_5 & IN_PACKET_V_load)> <Delay = 0.61>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%payload_in_reg_valid_1 = load i1* @payload_in_reg_valid, align 8" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:71]   --->   Operation 91 'load' 'payload_in_reg_valid_1' <Predicate = (packet_out_ready_V_r & !ret_V_5 & IN_PACKET_V_load)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.61ns)   --->   "store i1 %payload_in_reg_valid_1, i1* @packet_out_reg_valid, align 8" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:71]   --->   Operation 92 'store' <Predicate = (packet_out_ready_V_r & !ret_V_5 & IN_PACKET_V_load)> <Delay = 0.61>
ST_1 : Operation 93 [1/1] (0.12ns)   --->   "%ret_V_9 = or i1 %lhs_V_5, %xor_ln1355" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:72]   --->   Operation 93 'or' 'ret_V_9' <Predicate = (packet_out_ready_V_r & !ret_V_5 & IN_PACKET_V_load)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "br i1 %ret_V_9, label %3, label %._crit_edge1309" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:72]   --->   Operation 94 'br' <Predicate = (packet_out_ready_V_r & !ret_V_5 & IN_PACKET_V_load)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.60ns)   --->   "store i1 false, i1* @IN_PACKET_V, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:73]   --->   Operation 95 'store' <Predicate = (packet_out_ready_V_r & !ret_V_5 & IN_PACKET_V_load & ret_V_9)> <Delay = 0.60>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "br label %._crit_edge1309" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:74]   --->   Operation 96 'br' <Predicate = (packet_out_ready_V_r & !ret_V_5 & IN_PACKET_V_load & ret_V_9)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "br label %5" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:75]   --->   Operation 97 'br' <Predicate = (packet_out_ready_V_r & !ret_V_5 & IN_PACKET_V_load)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 98 'br' <Predicate = (packet_out_ready_V_r & !ret_V_5)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%action_dst_mac_V_loa = call i48 @_ssdm_op_PartSelect.i48.i161.i32.i32(i161 %action_read, i32 32, i32 79)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:41]   --->   Operation 99 'partselect' 'action_dst_mac_V_loa' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%myMac_reg_V_load = load i48* @myMac_reg_V, align 8" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:42]   --->   Operation 100 'load' 'myMac_reg_V_load' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%action_payload_lengt = call i16 @_ssdm_op_PartSelect.i16.i161.i32.i32(i161 %action_read, i32 145, i32 160)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:45]   --->   Operation 101 'partselect' 'action_payload_lengt' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.60ns)   --->   "%add_ln215 = add i16 28, %action_payload_lengt" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:45]   --->   Operation 102 'add' 'add_ln215' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%action_ip_cksum_V_lo = call i16 @_ssdm_op_PartSelect.i16.i161.i32.i32(i161 %action_read, i32 129, i32 144)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:48]   --->   Operation 103 'partselect' 'action_ip_cksum_V_lo' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%myIP_reg_V_load = load i32* @myIP_reg_V, align 4" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:49]   --->   Operation 104 'load' 'myIP_reg_V_load' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln215 = trunc i161 %action_read to i32" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:50]   --->   Operation 105 'trunc' 'trunc_ln215' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%action_src_port_V_lo = call i16 @_ssdm_op_PartSelect.i16.i161.i32.i32(i161 %action_read, i32 80, i32 95)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:51]   --->   Operation 106 'partselect' 'action_src_port_V_lo' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%action_dst_port_V_lo = call i16 @_ssdm_op_PartSelect.i16.i161.i32.i32(i161 %action_read, i32 96, i32 111)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:52]   --->   Operation 107 'partselect' 'action_dst_port_V_lo' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.60ns)   --->   "%add_ln215_1 = add i16 8, %action_payload_lengt" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:53]   --->   Operation 108 'add' 'add_ln215_1' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%p_Result_s = call i16 @_ssdm_op_PartSelect.i16.i161.i32.i32(i161 %action_read, i32 112, i32 127)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:54]   --->   Operation 109 'partselect' 'p_Result_s' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i161.i32(i161 %action_read, i32 128)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:54]   --->   Operation 110 'bitselect' 'tmp_1' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i1 %tmp_1 to i16" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:54]   --->   Operation 111 'zext' 'zext_ln215' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.60ns)   --->   "%add_ln215_2 = add i16 %zext_ln215, %p_Result_s" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:54]   --->   Operation 112 'add' 'add_ln215_2' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.29ns)   --->   "%xor_ln215 = xor i16 %add_ln215_2, -1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:54]   --->   Operation 113 'xor' 'xor_ln215' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.29> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%p_Result_1 = call i176 @_ssdm_op_PartSelect.i176.i512.i32.i32(i512 %payload_in_data_V_re, i32 336, i32 511)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:55]   --->   Operation 114 'partselect' 'p_Result_1' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%p_Result_s_8 = call i512 @_ssdm_op_BitConcatenate.i512.i48.i48.i32.i16.i48.i16.i32.i32.i16.i16.i16.i16.i176(i48 %action_dst_mac_V_loa, i48 %myMac_reg_V_load, i32 134235392, i16 %add_ln215, i48 1073758225, i16 %action_ip_cksum_V_lo, i32 %myIP_reg_V_load, i32 %trunc_ln215, i16 %action_src_port_V_lo, i16 %action_dst_port_V_lo, i16 %add_ln215_1, i16 %xor_ln215, i176 %p_Result_1)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:55]   --->   Operation 115 'bitconcatenate' 'p_Result_s_8' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.61ns)   --->   "store i512 %p_Result_s_8, i512* @packet_out_reg_data_s, align 64" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:55]   --->   Operation 116 'store' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.61>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%p_Result_3 = call i22 @_ssdm_op_PartSelect.i22.i64.i32.i32(i64 %payload_in_keep_V_re, i32 42, i32 63)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:57]   --->   Operation 117 'partselect' 'p_Result_3' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%or_ln1356 = or i22 %p_Result_3, -16" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:57]   --->   Operation 118 'or' 'or_ln1356' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%p_Result_2 = call i64 @_ssdm_op_BitConcatenate.i64.i42.i22(i42 -1, i22 %or_ln1356)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:57]   --->   Operation 119 'bitconcatenate' 'p_Result_2' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.61ns)   --->   "store i64 %p_Result_2, i64* @packet_out_reg_keep_s, align 64" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:57]   --->   Operation 120 'store' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.61>
ST_1 : Operation 121 [1/1] (0.61ns)   --->   "store i1 %ret_V_15, i1* @packet_out_reg_last_s, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:58]   --->   Operation 121 'store' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.61>
ST_1 : Operation 122 [1/1] (0.61ns)   --->   "store i1 true, i1* @packet_out_reg_valid, align 8" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:59]   --->   Operation 122 'store' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.61>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %payload_in_keep_V_re, i32 41)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:60]   --->   Operation 123 'bitselect' 'tmp_2' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.60ns)   --->   "store i1 %tmp_2, i1* @IN_PACKET_V, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:61]   --->   Operation 124 'store' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.60>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "br label %6" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:65]   --->   Operation 125 'br' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "br i1 %action_valid_V_read, label %7, label %._crit_edge1310" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:78]   --->   Operation 126 'br' <Predicate = (packet_out_ready_V_r)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "store i512 %payload_in_data_V_re, i512* @payload_in_reg_data_s, align 64" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_ip_tx.h:42->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:79]   --->   Operation 127 'store' <Predicate = (packet_out_ready_V_r & action_valid_V_read)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "store i64 %payload_in_keep_V_re, i64* @payload_in_reg_keep_s, align 64" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_ip_tx.h:42->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:79]   --->   Operation 128 'store' <Predicate = (packet_out_ready_V_r & action_valid_V_read)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "store i1 %payload_in_valid_V_r, i1* @payload_in_reg_valid, align 8" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_ip_tx.h:42->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:79]   --->   Operation 129 'store' <Predicate = (packet_out_ready_V_r & action_valid_V_read)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "store i1 %payload_in_last_V_re, i1* @payload_in_reg_last_s, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_ip_tx.h:42->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:79]   --->   Operation 130 'store' <Predicate = (packet_out_ready_V_r & action_valid_V_read)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "br label %._crit_edge1310" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:80]   --->   Operation 131 'br' <Predicate = (packet_out_ready_V_r & action_valid_V_read)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "br i1 %rhs_V_1, label %8, label %9" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:81]   --->   Operation 132 'br' <Predicate = (packet_out_ready_V_r)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node ret_V_11)   --->   "%and_ln1355 = and i1 %tmp, %payload_in_last_V_re" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:83]   --->   Operation 133 'and' 'and_ln1355' <Predicate = (packet_out_ready_V_r & !rhs_V_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.12ns) (out node of the LUT)   --->   "%ret_V_11 = and i1 %and_ln1355, %ret_V_14" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:83]   --->   Operation 134 'and' 'ret_V_11' <Predicate = (packet_out_ready_V_r & !rhs_V_1)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %ret_V_11, label %10, label %._crit_edge1311" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:83]   --->   Operation 135 'br' <Predicate = (packet_out_ready_V_r & !rhs_V_1)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.60ns)   --->   "store i1 true, i1* @payloadin_pause_V, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:84]   --->   Operation 136 'store' <Predicate = (packet_out_ready_V_r & !rhs_V_1 & ret_V_11)> <Delay = 0.60>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "br label %._crit_edge1311" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:85]   --->   Operation 137 'br' <Predicate = (packet_out_ready_V_r & !rhs_V_1 & ret_V_11)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "br label %11"   --->   Operation 138 'br' <Predicate = (packet_out_ready_V_r & !rhs_V_1)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.60ns)   --->   "store i1 false, i1* @payloadin_pause_V, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:82]   --->   Operation 139 'store' <Predicate = (packet_out_ready_V_r & rhs_V_1)> <Delay = 0.60>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "br label %11" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:83]   --->   Operation 140 'br' <Predicate = (packet_out_ready_V_r & rhs_V_1)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "br label %._crit_edge1306" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:86]   --->   Operation 141 'br' <Predicate = (packet_out_ready_V_r)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "store i48 %myMac_V_read, i48* @myMac_reg_V, align 8" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:88]   --->   Operation 142 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "store i32 %myIP_V_read, i32* @myIP_reg_V, align 4" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:89]   --->   Operation 143 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "ret void" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:90]   --->   Operation 144 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.1ns, clock uncertainty: 0.388ns.

 <State 1>: 1.52ns
The critical path consists of the following:
	wire read on port 'action' (/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:9) [53]  (0 ns)
	'add' operation ('add_ln215_2', /home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:54) [147]  (0.608 ns)
	'xor' operation ('xor_ln215', /home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:54) [148]  (0.293 ns)
	'store' operation ('store_ln55', /home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:55) of variable '__Result__', /home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:55 on static variable 'packet_out_reg_data_s' [151]  (0.617 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
