
day11_assignment1_soln.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000106c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000064  080011fc  080011fc  000021fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001260  08001260  00003054  2**0
                  CONTENTS
  4 .ARM          00000008  08001260  08001260  00002260  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08001268  08001268  00003054  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001268  08001268  00002268  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800126c  0800126c  0000226c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000054  20000000  08001270  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00003054  2**0
                  CONTENTS
 10 .bss          00000168  20000054  20000054  00003054  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200001bc  200001bc  00003054  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00003054  2**0
                  CONTENTS, READONLY
 13 .debug_info   000015f1  00000000  00000000  0000307e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000661  00000000  00000000  0000466f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000138  00000000  00000000  00004cd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000000d1  00000000  00000000  00004e08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018420  00000000  00000000  00004ed9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00001aea  00000000  00000000  0001d2f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008be2c  00000000  00000000  0001ede3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000aac0f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000085c  00000000  00000000  000aac54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 0000001f  00000000  00000000  000ab4b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000006c  00000000  00000000  000ab4cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000054 	.word	0x20000054
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080011e4 	.word	0x080011e4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000058 	.word	0x20000058
 80001cc:	080011e4 	.word	0x080011e4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <DelayMs>:
uint32_t DWT_Init(void);

#ifndef DELAY_MS
#define DELAY_MS

static inline void DelayMs(volatile uint32_t ms) {
 8000270:	b480      	push	{r7}
 8000272:	b085      	sub	sp, #20
 8000274:	af00      	add	r7, sp, #0
 8000276:	6078      	str	r0, [r7, #4]
	uint32_t init_ticks = DWT->CYCCNT;
 8000278:	4b0e      	ldr	r3, [pc, #56]	@ (80002b4 <DelayMs+0x44>)
 800027a:	685b      	ldr	r3, [r3, #4]
 800027c:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = (SystemCoreClock / 1000);
 800027e:	4b0e      	ldr	r3, [pc, #56]	@ (80002b8 <DelayMs+0x48>)
 8000280:	681b      	ldr	r3, [r3, #0]
 8000282:	4a0e      	ldr	r2, [pc, #56]	@ (80002bc <DelayMs+0x4c>)
 8000284:	fba2 2303 	umull	r2, r3, r2, r3
 8000288:	099b      	lsrs	r3, r3, #6
 800028a:	60bb      	str	r3, [r7, #8]
	ms *= ticks;
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	68ba      	ldr	r2, [r7, #8]
 8000290:	fb02 f303 	mul.w	r3, r2, r3
 8000294:	607b      	str	r3, [r7, #4]
	while ((DWT->CYCCNT - init_ticks) < ms);
 8000296:	bf00      	nop
 8000298:	4b06      	ldr	r3, [pc, #24]	@ (80002b4 <DelayMs+0x44>)
 800029a:	685a      	ldr	r2, [r3, #4]
 800029c:	68fb      	ldr	r3, [r7, #12]
 800029e:	1ad2      	subs	r2, r2, r3
 80002a0:	687b      	ldr	r3, [r7, #4]
 80002a2:	429a      	cmp	r2, r3
 80002a4:	d3f8      	bcc.n	8000298 <DelayMs+0x28>
}
 80002a6:	bf00      	nop
 80002a8:	bf00      	nop
 80002aa:	3714      	adds	r7, #20
 80002ac:	46bd      	mov	sp, r7
 80002ae:	bc80      	pop	{r7}
 80002b0:	4770      	bx	lr
 80002b2:	bf00      	nop
 80002b4:	e0001000 	.word	0xe0001000
 80002b8:	20000000 	.word	0x20000000
 80002bc:	10624dd3 	.word	0x10624dd3

080002c0 <main>:
#include "uart.h"
#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif

int main(void) {
 80002c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002c2:	b099      	sub	sp, #100	@ 0x64
 80002c4:	af06      	add	r7, sp, #24
	char str[64];
	SystemInit();
 80002c6:	f000 f9ff 	bl	80006c8 <SystemInit>
	UartInit(9600);
 80002ca:	f44f 5016 	mov.w	r0, #9600	@ 0x2580
 80002ce:	f000 fa31 	bl	8000734 <UartInit>
	//UartPuts("STM32 RTC Demo!!\r\n");
	RTC_Date dt = { .Date = 28, .Month = 2, .Year = 24, .WeekDay = 4 };
 80002d2:	4b1d      	ldr	r3, [pc, #116]	@ (8000348 <main+0x88>)
 80002d4:	681b      	ldr	r3, [r3, #0]
 80002d6:	607b      	str	r3, [r7, #4]
	RTC_Time tm = { .Hour = 23, .Minute = 59, .Second = 50 };
 80002d8:	4a1c      	ldr	r2, [pc, #112]	@ (800034c <main+0x8c>)
 80002da:	463b      	mov	r3, r7
 80002dc:	6812      	ldr	r2, [r2, #0]
 80002de:	4611      	mov	r1, r2
 80002e0:	8019      	strh	r1, [r3, #0]
 80002e2:	3302      	adds	r3, #2
 80002e4:	0c12      	lsrs	r2, r2, #16
 80002e6:	701a      	strb	r2, [r3, #0]
	RTC_Init(&dt, &tm);
 80002e8:	463a      	mov	r2, r7
 80002ea:	1d3b      	adds	r3, r7, #4
 80002ec:	4611      	mov	r1, r2
 80002ee:	4618      	mov	r0, r3
 80002f0:	f000 f87e 	bl	80003f0 <RTC_Init>
	while(1) {
		RTC_GetDate(&dt);
 80002f4:	1d3b      	adds	r3, r7, #4
 80002f6:	4618      	mov	r0, r3
 80002f8:	f000 f936 	bl	8000568 <RTC_GetDate>
		RTC_GetTime(&tm);
 80002fc:	463b      	mov	r3, r7
 80002fe:	4618      	mov	r0, r3
 8000300:	f000 f976 	bl	80005f0 <RTC_GetTime>
		sprintf(str, "%02d-%02d-20%02d (%d) %02d:%02d:%02d\r\n",
				dt.Date, dt.Month, dt.Year, dt.WeekDay,
 8000304:	793b      	ldrb	r3, [r7, #4]
		sprintf(str, "%02d-%02d-20%02d (%d) %02d:%02d:%02d\r\n",
 8000306:	461e      	mov	r6, r3
				dt.Date, dt.Month, dt.Year, dt.WeekDay,
 8000308:	797b      	ldrb	r3, [r7, #5]
		sprintf(str, "%02d-%02d-20%02d (%d) %02d:%02d:%02d\r\n",
 800030a:	469c      	mov	ip, r3
				dt.Date, dt.Month, dt.Year, dt.WeekDay,
 800030c:	79bb      	ldrb	r3, [r7, #6]
 800030e:	79fa      	ldrb	r2, [r7, #7]
				tm.Hour, tm.Minute, tm.Second);
 8000310:	7839      	ldrb	r1, [r7, #0]
 8000312:	7878      	ldrb	r0, [r7, #1]
		sprintf(str, "%02d-%02d-20%02d (%d) %02d:%02d:%02d\r\n",
 8000314:	4604      	mov	r4, r0
				tm.Hour, tm.Minute, tm.Second);
 8000316:	78b8      	ldrb	r0, [r7, #2]
		sprintf(str, "%02d-%02d-20%02d (%d) %02d:%02d:%02d\r\n",
 8000318:	4605      	mov	r5, r0
 800031a:	f107 0008 	add.w	r0, r7, #8
 800031e:	9504      	str	r5, [sp, #16]
 8000320:	9403      	str	r4, [sp, #12]
 8000322:	9102      	str	r1, [sp, #8]
 8000324:	9201      	str	r2, [sp, #4]
 8000326:	9300      	str	r3, [sp, #0]
 8000328:	4663      	mov	r3, ip
 800032a:	4632      	mov	r2, r6
 800032c:	4908      	ldr	r1, [pc, #32]	@ (8000350 <main+0x90>)
 800032e:	f000 fac1 	bl	80008b4 <siprintf>
		UartPuts(str);
 8000332:	f107 0308 	add.w	r3, r7, #8
 8000336:	4618      	mov	r0, r3
 8000338:	f000 fa76 	bl	8000828 <UartPuts>
		DelayMs(1000); // repeat after 1 sec delay.
 800033c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000340:	f7ff ff96 	bl	8000270 <DelayMs>
		RTC_GetDate(&dt);
 8000344:	bf00      	nop
 8000346:	e7d5      	b.n	80002f4 <main+0x34>
 8000348:	08001224 	.word	0x08001224
 800034c:	08001228 	.word	0x08001228
 8000350:	080011fc 	.word	0x080011fc

08000354 <Bcd2Bin>:
*/

#include "rtc.h"

// input range = 0 to 99.
uint16_t Bcd2Bin(uint16_t bcd) {
 8000354:	b480      	push	{r7}
 8000356:	b085      	sub	sp, #20
 8000358:	af00      	add	r7, sp, #0
 800035a:	4603      	mov	r3, r0
 800035c:	80fb      	strh	r3, [r7, #6]
	uint16_t units = bcd & 0x000F;
 800035e:	88fb      	ldrh	r3, [r7, #6]
 8000360:	f003 030f 	and.w	r3, r3, #15
 8000364:	81fb      	strh	r3, [r7, #14]
	uint16_t tens = (bcd >> 4) & 0x000F;
 8000366:	88fb      	ldrh	r3, [r7, #6]
 8000368:	091b      	lsrs	r3, r3, #4
 800036a:	b29b      	uxth	r3, r3
 800036c:	f003 030f 	and.w	r3, r3, #15
 8000370:	81bb      	strh	r3, [r7, #12]
	uint16_t bin = tens * 10 + units;
 8000372:	89bb      	ldrh	r3, [r7, #12]
 8000374:	461a      	mov	r2, r3
 8000376:	0092      	lsls	r2, r2, #2
 8000378:	4413      	add	r3, r2
 800037a:	005b      	lsls	r3, r3, #1
 800037c:	b29a      	uxth	r2, r3
 800037e:	89fb      	ldrh	r3, [r7, #14]
 8000380:	4413      	add	r3, r2
 8000382:	817b      	strh	r3, [r7, #10]
	return bin;
 8000384:	897b      	ldrh	r3, [r7, #10]
}
 8000386:	4618      	mov	r0, r3
 8000388:	3714      	adds	r7, #20
 800038a:	46bd      	mov	sp, r7
 800038c:	bc80      	pop	{r7}
 800038e:	4770      	bx	lr

08000390 <Bin2Bcd>:

// input range = 0 to 99.
uint16_t Bin2Bcd(uint16_t bin) {
 8000390:	b480      	push	{r7}
 8000392:	b085      	sub	sp, #20
 8000394:	af00      	add	r7, sp, #0
 8000396:	4603      	mov	r3, r0
 8000398:	80fb      	strh	r3, [r7, #6]
	uint16_t units = bin % 10;
 800039a:	88fa      	ldrh	r2, [r7, #6]
 800039c:	4b13      	ldr	r3, [pc, #76]	@ (80003ec <Bin2Bcd+0x5c>)
 800039e:	fba3 1302 	umull	r1, r3, r3, r2
 80003a2:	08d9      	lsrs	r1, r3, #3
 80003a4:	460b      	mov	r3, r1
 80003a6:	009b      	lsls	r3, r3, #2
 80003a8:	440b      	add	r3, r1
 80003aa:	005b      	lsls	r3, r3, #1
 80003ac:	1ad3      	subs	r3, r2, r3
 80003ae:	81fb      	strh	r3, [r7, #14]
	uint16_t tens = (bin / 10) % 10;
 80003b0:	88fb      	ldrh	r3, [r7, #6]
 80003b2:	4a0e      	ldr	r2, [pc, #56]	@ (80003ec <Bin2Bcd+0x5c>)
 80003b4:	fba2 2303 	umull	r2, r3, r2, r3
 80003b8:	08db      	lsrs	r3, r3, #3
 80003ba:	b29a      	uxth	r2, r3
 80003bc:	4b0b      	ldr	r3, [pc, #44]	@ (80003ec <Bin2Bcd+0x5c>)
 80003be:	fba3 1302 	umull	r1, r3, r3, r2
 80003c2:	08d9      	lsrs	r1, r3, #3
 80003c4:	460b      	mov	r3, r1
 80003c6:	009b      	lsls	r3, r3, #2
 80003c8:	440b      	add	r3, r1
 80003ca:	005b      	lsls	r3, r3, #1
 80003cc:	1ad3      	subs	r3, r2, r3
 80003ce:	81bb      	strh	r3, [r7, #12]
	uint16_t bcd = (tens << 4) | units;
 80003d0:	89bb      	ldrh	r3, [r7, #12]
 80003d2:	011b      	lsls	r3, r3, #4
 80003d4:	b21a      	sxth	r2, r3
 80003d6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80003da:	4313      	orrs	r3, r2
 80003dc:	b21b      	sxth	r3, r3
 80003de:	817b      	strh	r3, [r7, #10]
	return bcd;
 80003e0:	897b      	ldrh	r3, [r7, #10]
}
 80003e2:	4618      	mov	r0, r3
 80003e4:	3714      	adds	r7, #20
 80003e6:	46bd      	mov	sp, r7
 80003e8:	bc80      	pop	{r7}
 80003ea:	4770      	bx	lr
 80003ec:	cccccccd 	.word	0xcccccccd

080003f0 <RTC_Init>:

void RTC_Init(RTC_Date *dt, RTC_Time *tm) {
 80003f0:	b580      	push	{r7, lr}
 80003f2:	b082      	sub	sp, #8
 80003f4:	af00      	add	r7, sp, #0
 80003f6:	6078      	str	r0, [r7, #4]
 80003f8:	6039      	str	r1, [r7, #0]
	//* enable peripheral clock power
	RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80003fa:	4b28      	ldr	r3, [pc, #160]	@ (800049c <RTC_Init+0xac>)
 80003fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80003fe:	4a27      	ldr	r2, [pc, #156]	@ (800049c <RTC_Init+0xac>)
 8000400:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000404:	6413      	str	r3, [r2, #64]	@ 0x40
	//* enable access to the RTC registers in PWR control (stm32 manual 5.4)
	PWR->CR |= PWR_CR_DBP;
 8000406:	4b26      	ldr	r3, [pc, #152]	@ (80004a0 <RTC_Init+0xb0>)
 8000408:	681b      	ldr	r3, [r3, #0]
 800040a:	4a25      	ldr	r2, [pc, #148]	@ (80004a0 <RTC_Init+0xb0>)
 800040c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000410:	6013      	str	r3, [r2, #0]
	//* enable LSI in RCC CSR (stm32 manual 7.3.21)
	RCC->CSR |= RCC_CSR_LSION;
 8000412:	4b22      	ldr	r3, [pc, #136]	@ (800049c <RTC_Init+0xac>)
 8000414:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000416:	4a21      	ldr	r2, [pc, #132]	@ (800049c <RTC_Init+0xac>)
 8000418:	f043 0301 	orr.w	r3, r3, #1
 800041c:	6753      	str	r3, [r2, #116]	@ 0x74
	//* wait for LSI ready flag
	while(!(RCC->CSR & RCC_CSR_LSIRDY));
 800041e:	bf00      	nop
 8000420:	4b1e      	ldr	r3, [pc, #120]	@ (800049c <RTC_Init+0xac>)
 8000422:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000424:	f003 0302 	and.w	r3, r3, #2
 8000428:	2b00      	cmp	r3, #0
 800042a:	d0f9      	beq.n	8000420 <RTC_Init+0x30>
	//* select LSI (32 KHz) and enable RTC in RCC (BDCR) (stm32 manual 7.3.21)
	RCC->BDCR |= RCC_BDCR_RTCSEL_1 | RCC_BDCR_RTCEN;
 800042c:	4b1b      	ldr	r3, [pc, #108]	@ (800049c <RTC_Init+0xac>)
 800042e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000430:	4a1a      	ldr	r2, [pc, #104]	@ (800049c <RTC_Init+0xac>)
 8000432:	f443 4302 	orr.w	r3, r3, #33280	@ 0x8200
 8000436:	6713      	str	r3, [r2, #112]	@ 0x70
	//* enter key to unlock write protection. key sequence must be 0xCA and then 0x53 (stm32 manual 26.3.5)
	RTC->WPR = 0xCA;
 8000438:	4b1a      	ldr	r3, [pc, #104]	@ (80004a4 <RTC_Init+0xb4>)
 800043a:	22ca      	movs	r2, #202	@ 0xca
 800043c:	625a      	str	r2, [r3, #36]	@ 0x24
	RTC->WPR = 0x53;
 800043e:	4b19      	ldr	r3, [pc, #100]	@ (80004a4 <RTC_Init+0xb4>)
 8000440:	2253      	movs	r2, #83	@ 0x53
 8000442:	625a      	str	r2, [r3, #36]	@ 0x24
	//* enable rtc setup in RTC ISR (i.e. register init)
	RTC->ISR |= RTC_ISR_INIT;
 8000444:	4b17      	ldr	r3, [pc, #92]	@ (80004a4 <RTC_Init+0xb4>)
 8000446:	68db      	ldr	r3, [r3, #12]
 8000448:	4a16      	ldr	r2, [pc, #88]	@ (80004a4 <RTC_Init+0xb4>)
 800044a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800044e:	60d3      	str	r3, [r2, #12]
	//* wait until register update is allowed
	while(!(RTC->ISR & RTC_ISR_INITF));
 8000450:	bf00      	nop
 8000452:	4b14      	ldr	r3, [pc, #80]	@ (80004a4 <RTC_Init+0xb4>)
 8000454:	68db      	ldr	r3, [r3, #12]
 8000456:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800045a:	2b00      	cmp	r3, #0
 800045c:	d0f9      	beq.n	8000452 <RTC_Init+0x62>
	//* set sync & async prescalar in RTC PRER
	// For 1 Hz internal clock and LSI = 32000 Hz,
	//	Async Prescalar = 128 (-1) and Sync Prescalar = 250 (-1)
	RTC->PRER = ((128-1) << RTC_PRER_PREDIV_A_Pos) | ((250-1) << RTC_PRER_PREDIV_S_Pos);
 800045e:	4b11      	ldr	r3, [pc, #68]	@ (80004a4 <RTC_Init+0xb4>)
 8000460:	4a11      	ldr	r2, [pc, #68]	@ (80004a8 <RTC_Init+0xb8>)
 8000462:	611a      	str	r2, [r3, #16]
	//* set initial date and time
	RTC_SetDate(dt);
 8000464:	6878      	ldr	r0, [r7, #4]
 8000466:	f000 f821 	bl	80004ac <RTC_SetDate>
	RTC_SetTime(tm);
 800046a:	6838      	ldr	r0, [r7, #0]
 800046c:	f000 f852 	bl	8000514 <RTC_SetTime>
	//* rtc date/time should be read from calendar registers (not shadow registers) (RTC CR)
	RTC->CR |= RTC_CR_BYPSHAD;
 8000470:	4b0c      	ldr	r3, [pc, #48]	@ (80004a4 <RTC_Init+0xb4>)
 8000472:	689b      	ldr	r3, [r3, #8]
 8000474:	4a0b      	ldr	r2, [pc, #44]	@ (80004a4 <RTC_Init+0xb4>)
 8000476:	f043 0320 	orr.w	r3, r3, #32
 800047a:	6093      	str	r3, [r2, #8]
	//* start rtc in free running mode (RTC ISR)
	RTC->ISR &= ~RTC_ISR_INIT;
 800047c:	4b09      	ldr	r3, [pc, #36]	@ (80004a4 <RTC_Init+0xb4>)
 800047e:	68db      	ldr	r3, [r3, #12]
 8000480:	4a08      	ldr	r2, [pc, #32]	@ (80004a4 <RTC_Init+0xb4>)
 8000482:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000486:	60d3      	str	r3, [r2, #12]
	//* disable access to RTC registers (write protection) in PWR control
	PWR->CR &= ~PWR_CR_DBP;
 8000488:	4b05      	ldr	r3, [pc, #20]	@ (80004a0 <RTC_Init+0xb0>)
 800048a:	681b      	ldr	r3, [r3, #0]
 800048c:	4a04      	ldr	r2, [pc, #16]	@ (80004a0 <RTC_Init+0xb0>)
 800048e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000492:	6013      	str	r3, [r2, #0]
}
 8000494:	bf00      	nop
 8000496:	3708      	adds	r7, #8
 8000498:	46bd      	mov	sp, r7
 800049a:	bd80      	pop	{r7, pc}
 800049c:	40023800 	.word	0x40023800
 80004a0:	40007000 	.word	0x40007000
 80004a4:	40002800 	.word	0x40002800
 80004a8:	007f00f9 	.word	0x007f00f9

080004ac <RTC_SetDate>:

void RTC_SetDate(RTC_Date *dt) {
 80004ac:	b580      	push	{r7, lr}
 80004ae:	b086      	sub	sp, #24
 80004b0:	af00      	add	r7, sp, #0
 80004b2:	6078      	str	r0, [r7, #4]
	uint16_t date = Bin2Bcd(dt->Date);
 80004b4:	687b      	ldr	r3, [r7, #4]
 80004b6:	781b      	ldrb	r3, [r3, #0]
 80004b8:	4618      	mov	r0, r3
 80004ba:	f7ff ff69 	bl	8000390 <Bin2Bcd>
 80004be:	4603      	mov	r3, r0
 80004c0:	82fb      	strh	r3, [r7, #22]
	uint16_t mon = Bin2Bcd(dt->Month);
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	785b      	ldrb	r3, [r3, #1]
 80004c6:	4618      	mov	r0, r3
 80004c8:	f7ff ff62 	bl	8000390 <Bin2Bcd>
 80004cc:	4603      	mov	r3, r0
 80004ce:	82bb      	strh	r3, [r7, #20]
	uint16_t yr = Bin2Bcd(dt->Year);
 80004d0:	687b      	ldr	r3, [r7, #4]
 80004d2:	789b      	ldrb	r3, [r3, #2]
 80004d4:	4618      	mov	r0, r3
 80004d6:	f7ff ff5b 	bl	8000390 <Bin2Bcd>
 80004da:	4603      	mov	r3, r0
 80004dc:	827b      	strh	r3, [r7, #18]
	uint16_t day = Bin2Bcd(dt->WeekDay);
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	78db      	ldrb	r3, [r3, #3]
 80004e2:	4618      	mov	r0, r3
 80004e4:	f7ff ff54 	bl	8000390 <Bin2Bcd>
 80004e8:	4603      	mov	r3, r0
 80004ea:	823b      	strh	r3, [r7, #16]
	uint32_t dr = ((uint32_t)date << RTC_DR_DU_Pos)
 80004ec:	8afa      	ldrh	r2, [r7, #22]
			| ((uint32_t)mon << RTC_DR_MU_Pos)
 80004ee:	8abb      	ldrh	r3, [r7, #20]
 80004f0:	021b      	lsls	r3, r3, #8
 80004f2:	431a      	orrs	r2, r3
			| ((uint32_t)yr << RTC_DR_YU_Pos)
 80004f4:	8a7b      	ldrh	r3, [r7, #18]
 80004f6:	041b      	lsls	r3, r3, #16
 80004f8:	431a      	orrs	r2, r3
			| ((uint32_t)day << RTC_DR_WDU_Pos);
 80004fa:	8a3b      	ldrh	r3, [r7, #16]
 80004fc:	035b      	lsls	r3, r3, #13
	uint32_t dr = ((uint32_t)date << RTC_DR_DU_Pos)
 80004fe:	4313      	orrs	r3, r2
 8000500:	60fb      	str	r3, [r7, #12]
	RTC->DR = dr;
 8000502:	4a03      	ldr	r2, [pc, #12]	@ (8000510 <RTC_SetDate+0x64>)
 8000504:	68fb      	ldr	r3, [r7, #12]
 8000506:	6053      	str	r3, [r2, #4]
}
 8000508:	bf00      	nop
 800050a:	3718      	adds	r7, #24
 800050c:	46bd      	mov	sp, r7
 800050e:	bd80      	pop	{r7, pc}
 8000510:	40002800 	.word	0x40002800

08000514 <RTC_SetTime>:

void RTC_SetTime(RTC_Time *tm) {
 8000514:	b580      	push	{r7, lr}
 8000516:	b086      	sub	sp, #24
 8000518:	af00      	add	r7, sp, #0
 800051a:	6078      	str	r0, [r7, #4]
	uint16_t hr = Bin2Bcd(tm->Hour);
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	781b      	ldrb	r3, [r3, #0]
 8000520:	4618      	mov	r0, r3
 8000522:	f7ff ff35 	bl	8000390 <Bin2Bcd>
 8000526:	4603      	mov	r3, r0
 8000528:	82fb      	strh	r3, [r7, #22]
	uint16_t min = Bin2Bcd(tm->Minute);
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	785b      	ldrb	r3, [r3, #1]
 800052e:	4618      	mov	r0, r3
 8000530:	f7ff ff2e 	bl	8000390 <Bin2Bcd>
 8000534:	4603      	mov	r3, r0
 8000536:	82bb      	strh	r3, [r7, #20]
	uint16_t sec = Bin2Bcd(tm->Second);
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	789b      	ldrb	r3, [r3, #2]
 800053c:	4618      	mov	r0, r3
 800053e:	f7ff ff27 	bl	8000390 <Bin2Bcd>
 8000542:	4603      	mov	r3, r0
 8000544:	827b      	strh	r3, [r7, #18]
	uint32_t tr = ((uint32_t)hr << RTC_TR_HU_Pos)
 8000546:	8afb      	ldrh	r3, [r7, #22]
 8000548:	041a      	lsls	r2, r3, #16
			| ((uint32_t)min << RTC_TR_MNU_Pos)
 800054a:	8abb      	ldrh	r3, [r7, #20]
 800054c:	021b      	lsls	r3, r3, #8
 800054e:	431a      	orrs	r2, r3
			| ((uint32_t)sec << RTC_TR_SU_Pos);
 8000550:	8a7b      	ldrh	r3, [r7, #18]
	uint32_t tr = ((uint32_t)hr << RTC_TR_HU_Pos)
 8000552:	4313      	orrs	r3, r2
 8000554:	60fb      	str	r3, [r7, #12]
	RTC->TR = tr;
 8000556:	4a03      	ldr	r2, [pc, #12]	@ (8000564 <RTC_SetTime+0x50>)
 8000558:	68fb      	ldr	r3, [r7, #12]
 800055a:	6013      	str	r3, [r2, #0]
}
 800055c:	bf00      	nop
 800055e:	3718      	adds	r7, #24
 8000560:	46bd      	mov	sp, r7
 8000562:	bd80      	pop	{r7, pc}
 8000564:	40002800 	.word	0x40002800

08000568 <RTC_GetDate>:

void RTC_GetDate(RTC_Date *dt) {
 8000568:	b580      	push	{r7, lr}
 800056a:	b086      	sub	sp, #24
 800056c:	af00      	add	r7, sp, #0
 800056e:	6078      	str	r0, [r7, #4]
	uint32_t dr = RTC->DR;
 8000570:	4b1e      	ldr	r3, [pc, #120]	@ (80005ec <RTC_GetDate+0x84>)
 8000572:	685b      	ldr	r3, [r3, #4]
 8000574:	617b      	str	r3, [r7, #20]
	uint16_t year = (dr & (RTC_DR_YT_Msk|RTC_DR_YU_Msk)) >> RTC_DR_YU_Pos;
 8000576:	697b      	ldr	r3, [r7, #20]
 8000578:	0c1b      	lsrs	r3, r3, #16
 800057a:	b29b      	uxth	r3, r3
 800057c:	b2db      	uxtb	r3, r3
 800057e:	827b      	strh	r3, [r7, #18]
	uint16_t mon = (dr & (RTC_DR_MT_Msk|RTC_DR_MU_Msk)) >> RTC_DR_MU_Pos;
 8000580:	697b      	ldr	r3, [r7, #20]
 8000582:	0a1b      	lsrs	r3, r3, #8
 8000584:	b29b      	uxth	r3, r3
 8000586:	f003 031f 	and.w	r3, r3, #31
 800058a:	823b      	strh	r3, [r7, #16]
	uint16_t date = (dr & (RTC_DR_DT_Msk|RTC_DR_DU_Msk)) >> RTC_DR_DU_Pos;
 800058c:	697b      	ldr	r3, [r7, #20]
 800058e:	b29b      	uxth	r3, r3
 8000590:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000594:	81fb      	strh	r3, [r7, #14]
	uint16_t day = (dr & RTC_DR_WDU_Msk) >> RTC_DR_WDU_Pos;
 8000596:	697b      	ldr	r3, [r7, #20]
 8000598:	0b5b      	lsrs	r3, r3, #13
 800059a:	b29b      	uxth	r3, r3
 800059c:	f003 0307 	and.w	r3, r3, #7
 80005a0:	81bb      	strh	r3, [r7, #12]
	dt->Year = Bcd2Bin(year);
 80005a2:	8a7b      	ldrh	r3, [r7, #18]
 80005a4:	4618      	mov	r0, r3
 80005a6:	f7ff fed5 	bl	8000354 <Bcd2Bin>
 80005aa:	4603      	mov	r3, r0
 80005ac:	b2da      	uxtb	r2, r3
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	709a      	strb	r2, [r3, #2]
	dt->Month = Bcd2Bin(mon);
 80005b2:	8a3b      	ldrh	r3, [r7, #16]
 80005b4:	4618      	mov	r0, r3
 80005b6:	f7ff fecd 	bl	8000354 <Bcd2Bin>
 80005ba:	4603      	mov	r3, r0
 80005bc:	b2da      	uxtb	r2, r3
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	705a      	strb	r2, [r3, #1]
	dt->Date = Bcd2Bin(date);
 80005c2:	89fb      	ldrh	r3, [r7, #14]
 80005c4:	4618      	mov	r0, r3
 80005c6:	f7ff fec5 	bl	8000354 <Bcd2Bin>
 80005ca:	4603      	mov	r3, r0
 80005cc:	b2da      	uxtb	r2, r3
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	701a      	strb	r2, [r3, #0]
	dt->WeekDay = Bcd2Bin(day);
 80005d2:	89bb      	ldrh	r3, [r7, #12]
 80005d4:	4618      	mov	r0, r3
 80005d6:	f7ff febd 	bl	8000354 <Bcd2Bin>
 80005da:	4603      	mov	r3, r0
 80005dc:	b2da      	uxtb	r2, r3
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	70da      	strb	r2, [r3, #3]
}
 80005e2:	bf00      	nop
 80005e4:	3718      	adds	r7, #24
 80005e6:	46bd      	mov	sp, r7
 80005e8:	bd80      	pop	{r7, pc}
 80005ea:	bf00      	nop
 80005ec:	40002800 	.word	0x40002800

080005f0 <RTC_GetTime>:

void RTC_GetTime(RTC_Time *tm) {
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b086      	sub	sp, #24
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	6078      	str	r0, [r7, #4]
	uint32_t tr = RTC->TR;
 80005f8:	4b17      	ldr	r3, [pc, #92]	@ (8000658 <RTC_GetTime+0x68>)
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	617b      	str	r3, [r7, #20]
	uint16_t hr = (tr & (RTC_TR_HT_Msk|RTC_TR_HU_Msk)) >> RTC_TR_HU_Pos;
 80005fe:	697b      	ldr	r3, [r7, #20]
 8000600:	0c1b      	lsrs	r3, r3, #16
 8000602:	b29b      	uxth	r3, r3
 8000604:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000608:	827b      	strh	r3, [r7, #18]
	uint16_t min = (tr & (RTC_TR_MNT_Msk|RTC_TR_MNU_Msk)) >> RTC_TR_MNU_Pos;
 800060a:	697b      	ldr	r3, [r7, #20]
 800060c:	0a1b      	lsrs	r3, r3, #8
 800060e:	b29b      	uxth	r3, r3
 8000610:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000614:	823b      	strh	r3, [r7, #16]
	uint16_t sec = (tr & (RTC_TR_ST_Msk|RTC_TR_SU_Msk)) >> RTC_TR_SU_Pos;
 8000616:	697b      	ldr	r3, [r7, #20]
 8000618:	b29b      	uxth	r3, r3
 800061a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800061e:	81fb      	strh	r3, [r7, #14]
	tm->Hour = Bcd2Bin(hr);
 8000620:	8a7b      	ldrh	r3, [r7, #18]
 8000622:	4618      	mov	r0, r3
 8000624:	f7ff fe96 	bl	8000354 <Bcd2Bin>
 8000628:	4603      	mov	r3, r0
 800062a:	b2da      	uxtb	r2, r3
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	701a      	strb	r2, [r3, #0]
	tm->Minute = Bcd2Bin(min);
 8000630:	8a3b      	ldrh	r3, [r7, #16]
 8000632:	4618      	mov	r0, r3
 8000634:	f7ff fe8e 	bl	8000354 <Bcd2Bin>
 8000638:	4603      	mov	r3, r0
 800063a:	b2da      	uxtb	r2, r3
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	705a      	strb	r2, [r3, #1]
	tm->Second = Bcd2Bin(sec);
 8000640:	89fb      	ldrh	r3, [r7, #14]
 8000642:	4618      	mov	r0, r3
 8000644:	f7ff fe86 	bl	8000354 <Bcd2Bin>
 8000648:	4603      	mov	r3, r0
 800064a:	b2da      	uxtb	r2, r3
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	709a      	strb	r2, [r3, #2]
}
 8000650:	bf00      	nop
 8000652:	3718      	adds	r7, #24
 8000654:	46bd      	mov	sp, r7
 8000656:	bd80      	pop	{r7, pc}
 8000658:	40002800 	.word	0x40002800

0800065c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b086      	sub	sp, #24
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000664:	4a14      	ldr	r2, [pc, #80]	@ (80006b8 <_sbrk+0x5c>)
 8000666:	4b15      	ldr	r3, [pc, #84]	@ (80006bc <_sbrk+0x60>)
 8000668:	1ad3      	subs	r3, r2, r3
 800066a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800066c:	697b      	ldr	r3, [r7, #20]
 800066e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000670:	4b13      	ldr	r3, [pc, #76]	@ (80006c0 <_sbrk+0x64>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	2b00      	cmp	r3, #0
 8000676:	d102      	bne.n	800067e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000678:	4b11      	ldr	r3, [pc, #68]	@ (80006c0 <_sbrk+0x64>)
 800067a:	4a12      	ldr	r2, [pc, #72]	@ (80006c4 <_sbrk+0x68>)
 800067c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800067e:	4b10      	ldr	r3, [pc, #64]	@ (80006c0 <_sbrk+0x64>)
 8000680:	681a      	ldr	r2, [r3, #0]
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	4413      	add	r3, r2
 8000686:	693a      	ldr	r2, [r7, #16]
 8000688:	429a      	cmp	r2, r3
 800068a:	d207      	bcs.n	800069c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800068c:	f000 f932 	bl	80008f4 <__errno>
 8000690:	4603      	mov	r3, r0
 8000692:	220c      	movs	r2, #12
 8000694:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000696:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800069a:	e009      	b.n	80006b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800069c:	4b08      	ldr	r3, [pc, #32]	@ (80006c0 <_sbrk+0x64>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80006a2:	4b07      	ldr	r3, [pc, #28]	@ (80006c0 <_sbrk+0x64>)
 80006a4:	681a      	ldr	r2, [r3, #0]
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	4413      	add	r3, r2
 80006aa:	4a05      	ldr	r2, [pc, #20]	@ (80006c0 <_sbrk+0x64>)
 80006ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80006ae:	68fb      	ldr	r3, [r7, #12]
}
 80006b0:	4618      	mov	r0, r3
 80006b2:	3718      	adds	r7, #24
 80006b4:	46bd      	mov	sp, r7
 80006b6:	bd80      	pop	{r7, pc}
 80006b8:	20020000 	.word	0x20020000
 80006bc:	00000400 	.word	0x00000400
 80006c0:	20000070 	.word	0x20000070
 80006c4:	200001c0 	.word	0x200001c0

080006c8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	af00      	add	r7, sp, #0
  DWT_Init();
 80006cc:	f000 f802 	bl	80006d4 <DWT_Init>
}
 80006d0:	bf00      	nop
 80006d2:	bd80      	pop	{r7, pc}

080006d4 <DWT_Init>:
}
#pragma GCC pop_options


uint32_t DWT_Init(void)
{
 80006d4:	b480      	push	{r7}
 80006d6:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 80006d8:	4b14      	ldr	r3, [pc, #80]	@ (800072c <DWT_Init+0x58>)
 80006da:	68db      	ldr	r3, [r3, #12]
 80006dc:	4a13      	ldr	r2, [pc, #76]	@ (800072c <DWT_Init+0x58>)
 80006de:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80006e2:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 80006e4:	4b11      	ldr	r3, [pc, #68]	@ (800072c <DWT_Init+0x58>)
 80006e6:	68db      	ldr	r3, [r3, #12]
 80006e8:	4a10      	ldr	r2, [pc, #64]	@ (800072c <DWT_Init+0x58>)
 80006ea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80006ee:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 80006f0:	4b0f      	ldr	r3, [pc, #60]	@ (8000730 <DWT_Init+0x5c>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	4a0e      	ldr	r2, [pc, #56]	@ (8000730 <DWT_Init+0x5c>)
 80006f6:	f023 0301 	bic.w	r3, r3, #1
 80006fa:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 80006fc:	4b0c      	ldr	r3, [pc, #48]	@ (8000730 <DWT_Init+0x5c>)
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	4a0b      	ldr	r2, [pc, #44]	@ (8000730 <DWT_Init+0x5c>)
 8000702:	f043 0301 	orr.w	r3, r3, #1
 8000706:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 8000708:	4b09      	ldr	r3, [pc, #36]	@ (8000730 <DWT_Init+0x5c>)
 800070a:	2200      	movs	r2, #0
 800070c:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 800070e:	bf00      	nop
    __ASM volatile ("NOP");
 8000710:	bf00      	nop
    __ASM volatile ("NOP");
 8000712:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 8000714:	4b06      	ldr	r3, [pc, #24]	@ (8000730 <DWT_Init+0x5c>)
 8000716:	685b      	ldr	r3, [r3, #4]
 8000718:	2b00      	cmp	r3, #0
 800071a:	bf0c      	ite	eq
 800071c:	2301      	moveq	r3, #1
 800071e:	2300      	movne	r3, #0
 8000720:	b2db      	uxtb	r3, r3
}
 8000722:	4618      	mov	r0, r3
 8000724:	46bd      	mov	sp, r7
 8000726:	bc80      	pop	{r7}
 8000728:	4770      	bx	lr
 800072a:	bf00      	nop
 800072c:	e000edf0 	.word	0xe000edf0
 8000730:	e0001000 	.word	0xe0001000

08000734 <UartInit>:
Date: Sep 23, 2024
*/

#include "uart.h"

void UartInit(uint32_t baud) {
 8000734:	b480      	push	{r7}
 8000736:	b083      	sub	sp, #12
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
	// enable gpio clock -- AHB1ENR.0
	RCC->AHB1ENR |= BV(GPIO_UART_CLKEN);
 800073c:	4b2b      	ldr	r3, [pc, #172]	@ (80007ec <UartInit+0xb8>)
 800073e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000740:	4a2a      	ldr	r2, [pc, #168]	@ (80007ec <UartInit+0xb8>)
 8000742:	f043 0301 	orr.w	r3, r3, #1
 8000746:	6313      	str	r3, [r2, #48]	@ 0x30
	// set gpio pins to alt fn 7 (AF7) -- AFRL = 0111
	GPIO_UART->AFR[0] |= BV(14) | BV(13) | BV(12) | BV(10) | BV(9) | BV(8);
 8000748:	4b29      	ldr	r3, [pc, #164]	@ (80007f0 <UartInit+0xbc>)
 800074a:	6a1b      	ldr	r3, [r3, #32]
 800074c:	4a28      	ldr	r2, [pc, #160]	@ (80007f0 <UartInit+0xbc>)
 800074e:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 8000752:	6213      	str	r3, [r2, #32]
	GPIO_UART->AFR[0] &= ~(BV(15) | BV(11));
 8000754:	4b26      	ldr	r3, [pc, #152]	@ (80007f0 <UartInit+0xbc>)
 8000756:	6a1b      	ldr	r3, [r3, #32]
 8000758:	4a25      	ldr	r2, [pc, #148]	@ (80007f0 <UartInit+0xbc>)
 800075a:	f423 4308 	bic.w	r3, r3, #34816	@ 0x8800
 800075e:	6213      	str	r3, [r2, #32]
	// set gpio pins mode to alt fn	-- MODER = 10
	GPIO_UART->MODER &= ~(BV(UART_TX_PIN*2) | BV(UART_RX_PIN*2));
 8000760:	4b23      	ldr	r3, [pc, #140]	@ (80007f0 <UartInit+0xbc>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	4a22      	ldr	r2, [pc, #136]	@ (80007f0 <UartInit+0xbc>)
 8000766:	f023 0350 	bic.w	r3, r3, #80	@ 0x50
 800076a:	6013      	str	r3, [r2, #0]
	GPIO_UART->MODER |= (BV(UART_TX_PIN*2+1) | BV(UART_RX_PIN*2+1));
 800076c:	4b20      	ldr	r3, [pc, #128]	@ (80007f0 <UartInit+0xbc>)
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	4a1f      	ldr	r2, [pc, #124]	@ (80007f0 <UartInit+0xbc>)
 8000772:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 8000776:	6013      	str	r3, [r2, #0]

	// enable uart clock -- APB1ENR.17
	RCC->APB1ENR |= BV(UART_CLKEN);
 8000778:	4b1c      	ldr	r3, [pc, #112]	@ (80007ec <UartInit+0xb8>)
 800077a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800077c:	4a1b      	ldr	r2, [pc, #108]	@ (80007ec <UartInit+0xb8>)
 800077e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000782:	6413      	str	r3, [r2, #64]	@ 0x40
	// enable transmission and reception on uart
	UART->CR1 = BV(USART_CR1_TE_Pos) | BV(USART_CR1_RE_Pos);
 8000784:	4b1b      	ldr	r3, [pc, #108]	@ (80007f4 <UartInit+0xc0>)
 8000786:	220c      	movs	r2, #12
 8000788:	60da      	str	r2, [r3, #12]
	// set word length in CR1 -- M bit = 8-bit data len, Over8 = 0
	UART->CR1 &= ~(BV(USART_CR1_M_Pos) | BV(USART_CR1_OVER8_Pos));
 800078a:	4b1a      	ldr	r3, [pc, #104]	@ (80007f4 <UartInit+0xc0>)
 800078c:	68db      	ldr	r3, [r3, #12]
 800078e:	4a19      	ldr	r2, [pc, #100]	@ (80007f4 <UartInit+0xc0>)
 8000790:	f423 4310 	bic.w	r3, r3, #36864	@ 0x9000
 8000794:	60d3      	str	r3, [r2, #12]
	// set stop bits in CR2 -- 1 stop bit
	UART->CR2 &= ~(USART_CR2_STOP_0 | USART_CR2_STOP_1);
 8000796:	4b17      	ldr	r3, [pc, #92]	@ (80007f4 <UartInit+0xc0>)
 8000798:	691b      	ldr	r3, [r3, #16]
 800079a:	4a16      	ldr	r2, [pc, #88]	@ (80007f4 <UartInit+0xc0>)
 800079c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80007a0:	6113      	str	r3, [r2, #16]
	// set baud rate -- UBRR
	if(baud == 9600)
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	f5b3 5f16 	cmp.w	r3, #9600	@ 0x2580
 80007a8:	d104      	bne.n	80007b4 <UartInit+0x80>
		UART->BRR = UBRR_9600;
 80007aa:	4b12      	ldr	r3, [pc, #72]	@ (80007f4 <UartInit+0xc0>)
 80007ac:	f240 6283 	movw	r2, #1667	@ 0x683
 80007b0:	609a      	str	r2, [r3, #8]
 80007b2:	e00f      	b.n	80007d4 <UartInit+0xa0>
	else if(baud == 38400)
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	f5b3 4f16 	cmp.w	r3, #38400	@ 0x9600
 80007ba:	d104      	bne.n	80007c6 <UartInit+0x92>
		UART->BRR = UBRR_38400;
 80007bc:	4b0d      	ldr	r3, [pc, #52]	@ (80007f4 <UartInit+0xc0>)
 80007be:	f240 12a1 	movw	r2, #417	@ 0x1a1
 80007c2:	609a      	str	r2, [r3, #8]
 80007c4:	e006      	b.n	80007d4 <UartInit+0xa0>
	else if(baud == 115200)
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	f5b3 3fe1 	cmp.w	r3, #115200	@ 0x1c200
 80007cc:	d102      	bne.n	80007d4 <UartInit+0xa0>
			UART->BRR = UBRR_115200;
 80007ce:	4b09      	ldr	r3, [pc, #36]	@ (80007f4 <UartInit+0xc0>)
 80007d0:	228b      	movs	r2, #139	@ 0x8b
 80007d2:	609a      	str	r2, [r3, #8]
	// enable uart in CR1 -- UE bit
	UART->CR1 |= BV(USART_CR1_UE_Pos);
 80007d4:	4b07      	ldr	r3, [pc, #28]	@ (80007f4 <UartInit+0xc0>)
 80007d6:	68db      	ldr	r3, [r3, #12]
 80007d8:	4a06      	ldr	r2, [pc, #24]	@ (80007f4 <UartInit+0xc0>)
 80007da:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80007de:	60d3      	str	r3, [r2, #12]
}
 80007e0:	bf00      	nop
 80007e2:	370c      	adds	r7, #12
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bc80      	pop	{r7}
 80007e8:	4770      	bx	lr
 80007ea:	bf00      	nop
 80007ec:	40023800 	.word	0x40023800
 80007f0:	40020000 	.word	0x40020000
 80007f4:	40004400 	.word	0x40004400

080007f8 <UartPutch>:

void UartPutch(uint8_t ch) {
 80007f8:	b480      	push	{r7}
 80007fa:	b083      	sub	sp, #12
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	4603      	mov	r3, r0
 8000800:	71fb      	strb	r3, [r7, #7]
	// write a byte in data register
	UART->DR = ch;
 8000802:	4a08      	ldr	r2, [pc, #32]	@ (8000824 <UartPutch+0x2c>)
 8000804:	79fb      	ldrb	r3, [r7, #7]
 8000806:	6053      	str	r3, [r2, #4]
	// wait until TXE bit is 1 i.e. while TXE = 0
	while( (UART->SR & BV(USART_SR_TXE_Pos)) == 0)
 8000808:	bf00      	nop
 800080a:	4b06      	ldr	r3, [pc, #24]	@ (8000824 <UartPutch+0x2c>)
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000812:	2b00      	cmp	r3, #0
 8000814:	d0f9      	beq.n	800080a <UartPutch+0x12>
		;
}
 8000816:	bf00      	nop
 8000818:	bf00      	nop
 800081a:	370c      	adds	r7, #12
 800081c:	46bd      	mov	sp, r7
 800081e:	bc80      	pop	{r7}
 8000820:	4770      	bx	lr
 8000822:	bf00      	nop
 8000824:	40004400 	.word	0x40004400

08000828 <UartPuts>:

void UartPuts(char str[]) {
 8000828:	b580      	push	{r7, lr}
 800082a:	b084      	sub	sp, #16
 800082c:	af00      	add	r7, sp, #0
 800082e:	6078      	str	r0, [r7, #4]
	for(int i=0; str[i]!='\0'; i++)
 8000830:	2300      	movs	r3, #0
 8000832:	60fb      	str	r3, [r7, #12]
 8000834:	e009      	b.n	800084a <UartPuts+0x22>
		UartPutch((uint8_t)str[i]);
 8000836:	68fb      	ldr	r3, [r7, #12]
 8000838:	687a      	ldr	r2, [r7, #4]
 800083a:	4413      	add	r3, r2
 800083c:	781b      	ldrb	r3, [r3, #0]
 800083e:	4618      	mov	r0, r3
 8000840:	f7ff ffda 	bl	80007f8 <UartPutch>
	for(int i=0; str[i]!='\0'; i++)
 8000844:	68fb      	ldr	r3, [r7, #12]
 8000846:	3301      	adds	r3, #1
 8000848:	60fb      	str	r3, [r7, #12]
 800084a:	68fb      	ldr	r3, [r7, #12]
 800084c:	687a      	ldr	r2, [r7, #4]
 800084e:	4413      	add	r3, r2
 8000850:	781b      	ldrb	r3, [r3, #0]
 8000852:	2b00      	cmp	r3, #0
 8000854:	d1ef      	bne.n	8000836 <UartPuts+0xe>
}
 8000856:	bf00      	nop
 8000858:	bf00      	nop
 800085a:	3710      	adds	r7, #16
 800085c:	46bd      	mov	sp, r7
 800085e:	bd80      	pop	{r7, pc}

08000860 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000860:	480d      	ldr	r0, [pc, #52]	@ (8000898 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000862:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000864:	f7ff ff30 	bl	80006c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000868:	480c      	ldr	r0, [pc, #48]	@ (800089c <LoopForever+0x6>)
  ldr r1, =_edata
 800086a:	490d      	ldr	r1, [pc, #52]	@ (80008a0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800086c:	4a0d      	ldr	r2, [pc, #52]	@ (80008a4 <LoopForever+0xe>)
  movs r3, #0
 800086e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000870:	e002      	b.n	8000878 <LoopCopyDataInit>

08000872 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000872:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000874:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000876:	3304      	adds	r3, #4

08000878 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000878:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800087a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800087c:	d3f9      	bcc.n	8000872 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800087e:	4a0a      	ldr	r2, [pc, #40]	@ (80008a8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000880:	4c0a      	ldr	r4, [pc, #40]	@ (80008ac <LoopForever+0x16>)
  movs r3, #0
 8000882:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000884:	e001      	b.n	800088a <LoopFillZerobss>

08000886 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000886:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000888:	3204      	adds	r2, #4

0800088a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800088a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800088c:	d3fb      	bcc.n	8000886 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800088e:	f000 f837 	bl	8000900 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000892:	f7ff fd15 	bl	80002c0 <main>

08000896 <LoopForever>:

LoopForever:
  b LoopForever
 8000896:	e7fe      	b.n	8000896 <LoopForever>
  ldr   r0, =_estack
 8000898:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800089c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008a0:	20000054 	.word	0x20000054
  ldr r2, =_sidata
 80008a4:	08001270 	.word	0x08001270
  ldr r2, =_sbss
 80008a8:	20000054 	.word	0x20000054
  ldr r4, =_ebss
 80008ac:	200001bc 	.word	0x200001bc

080008b0 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80008b0:	e7fe      	b.n	80008b0 <ADC_IRQHandler>
	...

080008b4 <siprintf>:
 80008b4:	b40e      	push	{r1, r2, r3}
 80008b6:	b500      	push	{lr}
 80008b8:	b09c      	sub	sp, #112	@ 0x70
 80008ba:	ab1d      	add	r3, sp, #116	@ 0x74
 80008bc:	9002      	str	r0, [sp, #8]
 80008be:	9006      	str	r0, [sp, #24]
 80008c0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80008c4:	4809      	ldr	r0, [pc, #36]	@ (80008ec <siprintf+0x38>)
 80008c6:	9107      	str	r1, [sp, #28]
 80008c8:	9104      	str	r1, [sp, #16]
 80008ca:	4909      	ldr	r1, [pc, #36]	@ (80008f0 <siprintf+0x3c>)
 80008cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80008d0:	9105      	str	r1, [sp, #20]
 80008d2:	6800      	ldr	r0, [r0, #0]
 80008d4:	9301      	str	r3, [sp, #4]
 80008d6:	a902      	add	r1, sp, #8
 80008d8:	f000 f98c 	bl	8000bf4 <_svfiprintf_r>
 80008dc:	9b02      	ldr	r3, [sp, #8]
 80008de:	2200      	movs	r2, #0
 80008e0:	701a      	strb	r2, [r3, #0]
 80008e2:	b01c      	add	sp, #112	@ 0x70
 80008e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80008e8:	b003      	add	sp, #12
 80008ea:	4770      	bx	lr
 80008ec:	20000004 	.word	0x20000004
 80008f0:	ffff0208 	.word	0xffff0208

080008f4 <__errno>:
 80008f4:	4b01      	ldr	r3, [pc, #4]	@ (80008fc <__errno+0x8>)
 80008f6:	6818      	ldr	r0, [r3, #0]
 80008f8:	4770      	bx	lr
 80008fa:	bf00      	nop
 80008fc:	20000004 	.word	0x20000004

08000900 <__libc_init_array>:
 8000900:	b570      	push	{r4, r5, r6, lr}
 8000902:	4d0d      	ldr	r5, [pc, #52]	@ (8000938 <__libc_init_array+0x38>)
 8000904:	4c0d      	ldr	r4, [pc, #52]	@ (800093c <__libc_init_array+0x3c>)
 8000906:	1b64      	subs	r4, r4, r5
 8000908:	10a4      	asrs	r4, r4, #2
 800090a:	2600      	movs	r6, #0
 800090c:	42a6      	cmp	r6, r4
 800090e:	d109      	bne.n	8000924 <__libc_init_array+0x24>
 8000910:	4d0b      	ldr	r5, [pc, #44]	@ (8000940 <__libc_init_array+0x40>)
 8000912:	4c0c      	ldr	r4, [pc, #48]	@ (8000944 <__libc_init_array+0x44>)
 8000914:	f000 fc66 	bl	80011e4 <_init>
 8000918:	1b64      	subs	r4, r4, r5
 800091a:	10a4      	asrs	r4, r4, #2
 800091c:	2600      	movs	r6, #0
 800091e:	42a6      	cmp	r6, r4
 8000920:	d105      	bne.n	800092e <__libc_init_array+0x2e>
 8000922:	bd70      	pop	{r4, r5, r6, pc}
 8000924:	f855 3b04 	ldr.w	r3, [r5], #4
 8000928:	4798      	blx	r3
 800092a:	3601      	adds	r6, #1
 800092c:	e7ee      	b.n	800090c <__libc_init_array+0xc>
 800092e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000932:	4798      	blx	r3
 8000934:	3601      	adds	r6, #1
 8000936:	e7f2      	b.n	800091e <__libc_init_array+0x1e>
 8000938:	08001268 	.word	0x08001268
 800093c:	08001268 	.word	0x08001268
 8000940:	08001268 	.word	0x08001268
 8000944:	0800126c 	.word	0x0800126c

08000948 <__retarget_lock_acquire_recursive>:
 8000948:	4770      	bx	lr

0800094a <__retarget_lock_release_recursive>:
 800094a:	4770      	bx	lr

0800094c <_free_r>:
 800094c:	b538      	push	{r3, r4, r5, lr}
 800094e:	4605      	mov	r5, r0
 8000950:	2900      	cmp	r1, #0
 8000952:	d041      	beq.n	80009d8 <_free_r+0x8c>
 8000954:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8000958:	1f0c      	subs	r4, r1, #4
 800095a:	2b00      	cmp	r3, #0
 800095c:	bfb8      	it	lt
 800095e:	18e4      	addlt	r4, r4, r3
 8000960:	f000 f8e0 	bl	8000b24 <__malloc_lock>
 8000964:	4a1d      	ldr	r2, [pc, #116]	@ (80009dc <_free_r+0x90>)
 8000966:	6813      	ldr	r3, [r2, #0]
 8000968:	b933      	cbnz	r3, 8000978 <_free_r+0x2c>
 800096a:	6063      	str	r3, [r4, #4]
 800096c:	6014      	str	r4, [r2, #0]
 800096e:	4628      	mov	r0, r5
 8000970:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000974:	f000 b8dc 	b.w	8000b30 <__malloc_unlock>
 8000978:	42a3      	cmp	r3, r4
 800097a:	d908      	bls.n	800098e <_free_r+0x42>
 800097c:	6820      	ldr	r0, [r4, #0]
 800097e:	1821      	adds	r1, r4, r0
 8000980:	428b      	cmp	r3, r1
 8000982:	bf01      	itttt	eq
 8000984:	6819      	ldreq	r1, [r3, #0]
 8000986:	685b      	ldreq	r3, [r3, #4]
 8000988:	1809      	addeq	r1, r1, r0
 800098a:	6021      	streq	r1, [r4, #0]
 800098c:	e7ed      	b.n	800096a <_free_r+0x1e>
 800098e:	461a      	mov	r2, r3
 8000990:	685b      	ldr	r3, [r3, #4]
 8000992:	b10b      	cbz	r3, 8000998 <_free_r+0x4c>
 8000994:	42a3      	cmp	r3, r4
 8000996:	d9fa      	bls.n	800098e <_free_r+0x42>
 8000998:	6811      	ldr	r1, [r2, #0]
 800099a:	1850      	adds	r0, r2, r1
 800099c:	42a0      	cmp	r0, r4
 800099e:	d10b      	bne.n	80009b8 <_free_r+0x6c>
 80009a0:	6820      	ldr	r0, [r4, #0]
 80009a2:	4401      	add	r1, r0
 80009a4:	1850      	adds	r0, r2, r1
 80009a6:	4283      	cmp	r3, r0
 80009a8:	6011      	str	r1, [r2, #0]
 80009aa:	d1e0      	bne.n	800096e <_free_r+0x22>
 80009ac:	6818      	ldr	r0, [r3, #0]
 80009ae:	685b      	ldr	r3, [r3, #4]
 80009b0:	6053      	str	r3, [r2, #4]
 80009b2:	4408      	add	r0, r1
 80009b4:	6010      	str	r0, [r2, #0]
 80009b6:	e7da      	b.n	800096e <_free_r+0x22>
 80009b8:	d902      	bls.n	80009c0 <_free_r+0x74>
 80009ba:	230c      	movs	r3, #12
 80009bc:	602b      	str	r3, [r5, #0]
 80009be:	e7d6      	b.n	800096e <_free_r+0x22>
 80009c0:	6820      	ldr	r0, [r4, #0]
 80009c2:	1821      	adds	r1, r4, r0
 80009c4:	428b      	cmp	r3, r1
 80009c6:	bf04      	itt	eq
 80009c8:	6819      	ldreq	r1, [r3, #0]
 80009ca:	685b      	ldreq	r3, [r3, #4]
 80009cc:	6063      	str	r3, [r4, #4]
 80009ce:	bf04      	itt	eq
 80009d0:	1809      	addeq	r1, r1, r0
 80009d2:	6021      	streq	r1, [r4, #0]
 80009d4:	6054      	str	r4, [r2, #4]
 80009d6:	e7ca      	b.n	800096e <_free_r+0x22>
 80009d8:	bd38      	pop	{r3, r4, r5, pc}
 80009da:	bf00      	nop
 80009dc:	200001b8 	.word	0x200001b8

080009e0 <sbrk_aligned>:
 80009e0:	b570      	push	{r4, r5, r6, lr}
 80009e2:	4e0f      	ldr	r6, [pc, #60]	@ (8000a20 <sbrk_aligned+0x40>)
 80009e4:	460c      	mov	r4, r1
 80009e6:	6831      	ldr	r1, [r6, #0]
 80009e8:	4605      	mov	r5, r0
 80009ea:	b911      	cbnz	r1, 80009f2 <sbrk_aligned+0x12>
 80009ec:	f000 fba6 	bl	800113c <_sbrk_r>
 80009f0:	6030      	str	r0, [r6, #0]
 80009f2:	4621      	mov	r1, r4
 80009f4:	4628      	mov	r0, r5
 80009f6:	f000 fba1 	bl	800113c <_sbrk_r>
 80009fa:	1c43      	adds	r3, r0, #1
 80009fc:	d103      	bne.n	8000a06 <sbrk_aligned+0x26>
 80009fe:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8000a02:	4620      	mov	r0, r4
 8000a04:	bd70      	pop	{r4, r5, r6, pc}
 8000a06:	1cc4      	adds	r4, r0, #3
 8000a08:	f024 0403 	bic.w	r4, r4, #3
 8000a0c:	42a0      	cmp	r0, r4
 8000a0e:	d0f8      	beq.n	8000a02 <sbrk_aligned+0x22>
 8000a10:	1a21      	subs	r1, r4, r0
 8000a12:	4628      	mov	r0, r5
 8000a14:	f000 fb92 	bl	800113c <_sbrk_r>
 8000a18:	3001      	adds	r0, #1
 8000a1a:	d1f2      	bne.n	8000a02 <sbrk_aligned+0x22>
 8000a1c:	e7ef      	b.n	80009fe <sbrk_aligned+0x1e>
 8000a1e:	bf00      	nop
 8000a20:	200001b4 	.word	0x200001b4

08000a24 <_malloc_r>:
 8000a24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000a28:	1ccd      	adds	r5, r1, #3
 8000a2a:	f025 0503 	bic.w	r5, r5, #3
 8000a2e:	3508      	adds	r5, #8
 8000a30:	2d0c      	cmp	r5, #12
 8000a32:	bf38      	it	cc
 8000a34:	250c      	movcc	r5, #12
 8000a36:	2d00      	cmp	r5, #0
 8000a38:	4606      	mov	r6, r0
 8000a3a:	db01      	blt.n	8000a40 <_malloc_r+0x1c>
 8000a3c:	42a9      	cmp	r1, r5
 8000a3e:	d904      	bls.n	8000a4a <_malloc_r+0x26>
 8000a40:	230c      	movs	r3, #12
 8000a42:	6033      	str	r3, [r6, #0]
 8000a44:	2000      	movs	r0, #0
 8000a46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000a4a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8000b20 <_malloc_r+0xfc>
 8000a4e:	f000 f869 	bl	8000b24 <__malloc_lock>
 8000a52:	f8d8 3000 	ldr.w	r3, [r8]
 8000a56:	461c      	mov	r4, r3
 8000a58:	bb44      	cbnz	r4, 8000aac <_malloc_r+0x88>
 8000a5a:	4629      	mov	r1, r5
 8000a5c:	4630      	mov	r0, r6
 8000a5e:	f7ff ffbf 	bl	80009e0 <sbrk_aligned>
 8000a62:	1c43      	adds	r3, r0, #1
 8000a64:	4604      	mov	r4, r0
 8000a66:	d158      	bne.n	8000b1a <_malloc_r+0xf6>
 8000a68:	f8d8 4000 	ldr.w	r4, [r8]
 8000a6c:	4627      	mov	r7, r4
 8000a6e:	2f00      	cmp	r7, #0
 8000a70:	d143      	bne.n	8000afa <_malloc_r+0xd6>
 8000a72:	2c00      	cmp	r4, #0
 8000a74:	d04b      	beq.n	8000b0e <_malloc_r+0xea>
 8000a76:	6823      	ldr	r3, [r4, #0]
 8000a78:	4639      	mov	r1, r7
 8000a7a:	4630      	mov	r0, r6
 8000a7c:	eb04 0903 	add.w	r9, r4, r3
 8000a80:	f000 fb5c 	bl	800113c <_sbrk_r>
 8000a84:	4581      	cmp	r9, r0
 8000a86:	d142      	bne.n	8000b0e <_malloc_r+0xea>
 8000a88:	6821      	ldr	r1, [r4, #0]
 8000a8a:	1a6d      	subs	r5, r5, r1
 8000a8c:	4629      	mov	r1, r5
 8000a8e:	4630      	mov	r0, r6
 8000a90:	f7ff ffa6 	bl	80009e0 <sbrk_aligned>
 8000a94:	3001      	adds	r0, #1
 8000a96:	d03a      	beq.n	8000b0e <_malloc_r+0xea>
 8000a98:	6823      	ldr	r3, [r4, #0]
 8000a9a:	442b      	add	r3, r5
 8000a9c:	6023      	str	r3, [r4, #0]
 8000a9e:	f8d8 3000 	ldr.w	r3, [r8]
 8000aa2:	685a      	ldr	r2, [r3, #4]
 8000aa4:	bb62      	cbnz	r2, 8000b00 <_malloc_r+0xdc>
 8000aa6:	f8c8 7000 	str.w	r7, [r8]
 8000aaa:	e00f      	b.n	8000acc <_malloc_r+0xa8>
 8000aac:	6822      	ldr	r2, [r4, #0]
 8000aae:	1b52      	subs	r2, r2, r5
 8000ab0:	d420      	bmi.n	8000af4 <_malloc_r+0xd0>
 8000ab2:	2a0b      	cmp	r2, #11
 8000ab4:	d917      	bls.n	8000ae6 <_malloc_r+0xc2>
 8000ab6:	1961      	adds	r1, r4, r5
 8000ab8:	42a3      	cmp	r3, r4
 8000aba:	6025      	str	r5, [r4, #0]
 8000abc:	bf18      	it	ne
 8000abe:	6059      	strne	r1, [r3, #4]
 8000ac0:	6863      	ldr	r3, [r4, #4]
 8000ac2:	bf08      	it	eq
 8000ac4:	f8c8 1000 	streq.w	r1, [r8]
 8000ac8:	5162      	str	r2, [r4, r5]
 8000aca:	604b      	str	r3, [r1, #4]
 8000acc:	4630      	mov	r0, r6
 8000ace:	f000 f82f 	bl	8000b30 <__malloc_unlock>
 8000ad2:	f104 000b 	add.w	r0, r4, #11
 8000ad6:	1d23      	adds	r3, r4, #4
 8000ad8:	f020 0007 	bic.w	r0, r0, #7
 8000adc:	1ac2      	subs	r2, r0, r3
 8000ade:	bf1c      	itt	ne
 8000ae0:	1a1b      	subne	r3, r3, r0
 8000ae2:	50a3      	strne	r3, [r4, r2]
 8000ae4:	e7af      	b.n	8000a46 <_malloc_r+0x22>
 8000ae6:	6862      	ldr	r2, [r4, #4]
 8000ae8:	42a3      	cmp	r3, r4
 8000aea:	bf0c      	ite	eq
 8000aec:	f8c8 2000 	streq.w	r2, [r8]
 8000af0:	605a      	strne	r2, [r3, #4]
 8000af2:	e7eb      	b.n	8000acc <_malloc_r+0xa8>
 8000af4:	4623      	mov	r3, r4
 8000af6:	6864      	ldr	r4, [r4, #4]
 8000af8:	e7ae      	b.n	8000a58 <_malloc_r+0x34>
 8000afa:	463c      	mov	r4, r7
 8000afc:	687f      	ldr	r7, [r7, #4]
 8000afe:	e7b6      	b.n	8000a6e <_malloc_r+0x4a>
 8000b00:	461a      	mov	r2, r3
 8000b02:	685b      	ldr	r3, [r3, #4]
 8000b04:	42a3      	cmp	r3, r4
 8000b06:	d1fb      	bne.n	8000b00 <_malloc_r+0xdc>
 8000b08:	2300      	movs	r3, #0
 8000b0a:	6053      	str	r3, [r2, #4]
 8000b0c:	e7de      	b.n	8000acc <_malloc_r+0xa8>
 8000b0e:	230c      	movs	r3, #12
 8000b10:	6033      	str	r3, [r6, #0]
 8000b12:	4630      	mov	r0, r6
 8000b14:	f000 f80c 	bl	8000b30 <__malloc_unlock>
 8000b18:	e794      	b.n	8000a44 <_malloc_r+0x20>
 8000b1a:	6005      	str	r5, [r0, #0]
 8000b1c:	e7d6      	b.n	8000acc <_malloc_r+0xa8>
 8000b1e:	bf00      	nop
 8000b20:	200001b8 	.word	0x200001b8

08000b24 <__malloc_lock>:
 8000b24:	4801      	ldr	r0, [pc, #4]	@ (8000b2c <__malloc_lock+0x8>)
 8000b26:	f7ff bf0f 	b.w	8000948 <__retarget_lock_acquire_recursive>
 8000b2a:	bf00      	nop
 8000b2c:	200001b0 	.word	0x200001b0

08000b30 <__malloc_unlock>:
 8000b30:	4801      	ldr	r0, [pc, #4]	@ (8000b38 <__malloc_unlock+0x8>)
 8000b32:	f7ff bf0a 	b.w	800094a <__retarget_lock_release_recursive>
 8000b36:	bf00      	nop
 8000b38:	200001b0 	.word	0x200001b0

08000b3c <__ssputs_r>:
 8000b3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b40:	688e      	ldr	r6, [r1, #8]
 8000b42:	461f      	mov	r7, r3
 8000b44:	42be      	cmp	r6, r7
 8000b46:	680b      	ldr	r3, [r1, #0]
 8000b48:	4682      	mov	sl, r0
 8000b4a:	460c      	mov	r4, r1
 8000b4c:	4690      	mov	r8, r2
 8000b4e:	d82d      	bhi.n	8000bac <__ssputs_r+0x70>
 8000b50:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8000b54:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8000b58:	d026      	beq.n	8000ba8 <__ssputs_r+0x6c>
 8000b5a:	6965      	ldr	r5, [r4, #20]
 8000b5c:	6909      	ldr	r1, [r1, #16]
 8000b5e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8000b62:	eba3 0901 	sub.w	r9, r3, r1
 8000b66:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8000b6a:	1c7b      	adds	r3, r7, #1
 8000b6c:	444b      	add	r3, r9
 8000b6e:	106d      	asrs	r5, r5, #1
 8000b70:	429d      	cmp	r5, r3
 8000b72:	bf38      	it	cc
 8000b74:	461d      	movcc	r5, r3
 8000b76:	0553      	lsls	r3, r2, #21
 8000b78:	d527      	bpl.n	8000bca <__ssputs_r+0x8e>
 8000b7a:	4629      	mov	r1, r5
 8000b7c:	f7ff ff52 	bl	8000a24 <_malloc_r>
 8000b80:	4606      	mov	r6, r0
 8000b82:	b360      	cbz	r0, 8000bde <__ssputs_r+0xa2>
 8000b84:	6921      	ldr	r1, [r4, #16]
 8000b86:	464a      	mov	r2, r9
 8000b88:	f000 fae8 	bl	800115c <memcpy>
 8000b8c:	89a3      	ldrh	r3, [r4, #12]
 8000b8e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8000b92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b96:	81a3      	strh	r3, [r4, #12]
 8000b98:	6126      	str	r6, [r4, #16]
 8000b9a:	6165      	str	r5, [r4, #20]
 8000b9c:	444e      	add	r6, r9
 8000b9e:	eba5 0509 	sub.w	r5, r5, r9
 8000ba2:	6026      	str	r6, [r4, #0]
 8000ba4:	60a5      	str	r5, [r4, #8]
 8000ba6:	463e      	mov	r6, r7
 8000ba8:	42be      	cmp	r6, r7
 8000baa:	d900      	bls.n	8000bae <__ssputs_r+0x72>
 8000bac:	463e      	mov	r6, r7
 8000bae:	6820      	ldr	r0, [r4, #0]
 8000bb0:	4632      	mov	r2, r6
 8000bb2:	4641      	mov	r1, r8
 8000bb4:	f000 faa8 	bl	8001108 <memmove>
 8000bb8:	68a3      	ldr	r3, [r4, #8]
 8000bba:	1b9b      	subs	r3, r3, r6
 8000bbc:	60a3      	str	r3, [r4, #8]
 8000bbe:	6823      	ldr	r3, [r4, #0]
 8000bc0:	4433      	add	r3, r6
 8000bc2:	6023      	str	r3, [r4, #0]
 8000bc4:	2000      	movs	r0, #0
 8000bc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bca:	462a      	mov	r2, r5
 8000bcc:	f000 fad4 	bl	8001178 <_realloc_r>
 8000bd0:	4606      	mov	r6, r0
 8000bd2:	2800      	cmp	r0, #0
 8000bd4:	d1e0      	bne.n	8000b98 <__ssputs_r+0x5c>
 8000bd6:	6921      	ldr	r1, [r4, #16]
 8000bd8:	4650      	mov	r0, sl
 8000bda:	f7ff feb7 	bl	800094c <_free_r>
 8000bde:	230c      	movs	r3, #12
 8000be0:	f8ca 3000 	str.w	r3, [sl]
 8000be4:	89a3      	ldrh	r3, [r4, #12]
 8000be6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000bea:	81a3      	strh	r3, [r4, #12]
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000bf0:	e7e9      	b.n	8000bc6 <__ssputs_r+0x8a>
	...

08000bf4 <_svfiprintf_r>:
 8000bf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000bf8:	4698      	mov	r8, r3
 8000bfa:	898b      	ldrh	r3, [r1, #12]
 8000bfc:	061b      	lsls	r3, r3, #24
 8000bfe:	b09d      	sub	sp, #116	@ 0x74
 8000c00:	4607      	mov	r7, r0
 8000c02:	460d      	mov	r5, r1
 8000c04:	4614      	mov	r4, r2
 8000c06:	d510      	bpl.n	8000c2a <_svfiprintf_r+0x36>
 8000c08:	690b      	ldr	r3, [r1, #16]
 8000c0a:	b973      	cbnz	r3, 8000c2a <_svfiprintf_r+0x36>
 8000c0c:	2140      	movs	r1, #64	@ 0x40
 8000c0e:	f7ff ff09 	bl	8000a24 <_malloc_r>
 8000c12:	6028      	str	r0, [r5, #0]
 8000c14:	6128      	str	r0, [r5, #16]
 8000c16:	b930      	cbnz	r0, 8000c26 <_svfiprintf_r+0x32>
 8000c18:	230c      	movs	r3, #12
 8000c1a:	603b      	str	r3, [r7, #0]
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c20:	b01d      	add	sp, #116	@ 0x74
 8000c22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000c26:	2340      	movs	r3, #64	@ 0x40
 8000c28:	616b      	str	r3, [r5, #20]
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8000c2e:	2320      	movs	r3, #32
 8000c30:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8000c34:	f8cd 800c 	str.w	r8, [sp, #12]
 8000c38:	2330      	movs	r3, #48	@ 0x30
 8000c3a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8000dd8 <_svfiprintf_r+0x1e4>
 8000c3e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8000c42:	f04f 0901 	mov.w	r9, #1
 8000c46:	4623      	mov	r3, r4
 8000c48:	469a      	mov	sl, r3
 8000c4a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000c4e:	b10a      	cbz	r2, 8000c54 <_svfiprintf_r+0x60>
 8000c50:	2a25      	cmp	r2, #37	@ 0x25
 8000c52:	d1f9      	bne.n	8000c48 <_svfiprintf_r+0x54>
 8000c54:	ebba 0b04 	subs.w	fp, sl, r4
 8000c58:	d00b      	beq.n	8000c72 <_svfiprintf_r+0x7e>
 8000c5a:	465b      	mov	r3, fp
 8000c5c:	4622      	mov	r2, r4
 8000c5e:	4629      	mov	r1, r5
 8000c60:	4638      	mov	r0, r7
 8000c62:	f7ff ff6b 	bl	8000b3c <__ssputs_r>
 8000c66:	3001      	adds	r0, #1
 8000c68:	f000 80a7 	beq.w	8000dba <_svfiprintf_r+0x1c6>
 8000c6c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8000c6e:	445a      	add	r2, fp
 8000c70:	9209      	str	r2, [sp, #36]	@ 0x24
 8000c72:	f89a 3000 	ldrb.w	r3, [sl]
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	f000 809f 	beq.w	8000dba <_svfiprintf_r+0x1c6>
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000c82:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8000c86:	f10a 0a01 	add.w	sl, sl, #1
 8000c8a:	9304      	str	r3, [sp, #16]
 8000c8c:	9307      	str	r3, [sp, #28]
 8000c8e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8000c92:	931a      	str	r3, [sp, #104]	@ 0x68
 8000c94:	4654      	mov	r4, sl
 8000c96:	2205      	movs	r2, #5
 8000c98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8000c9c:	484e      	ldr	r0, [pc, #312]	@ (8000dd8 <_svfiprintf_r+0x1e4>)
 8000c9e:	f7ff fa97 	bl	80001d0 <memchr>
 8000ca2:	9a04      	ldr	r2, [sp, #16]
 8000ca4:	b9d8      	cbnz	r0, 8000cde <_svfiprintf_r+0xea>
 8000ca6:	06d0      	lsls	r0, r2, #27
 8000ca8:	bf44      	itt	mi
 8000caa:	2320      	movmi	r3, #32
 8000cac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8000cb0:	0711      	lsls	r1, r2, #28
 8000cb2:	bf44      	itt	mi
 8000cb4:	232b      	movmi	r3, #43	@ 0x2b
 8000cb6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8000cba:	f89a 3000 	ldrb.w	r3, [sl]
 8000cbe:	2b2a      	cmp	r3, #42	@ 0x2a
 8000cc0:	d015      	beq.n	8000cee <_svfiprintf_r+0xfa>
 8000cc2:	9a07      	ldr	r2, [sp, #28]
 8000cc4:	4654      	mov	r4, sl
 8000cc6:	2000      	movs	r0, #0
 8000cc8:	f04f 0c0a 	mov.w	ip, #10
 8000ccc:	4621      	mov	r1, r4
 8000cce:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000cd2:	3b30      	subs	r3, #48	@ 0x30
 8000cd4:	2b09      	cmp	r3, #9
 8000cd6:	d94b      	bls.n	8000d70 <_svfiprintf_r+0x17c>
 8000cd8:	b1b0      	cbz	r0, 8000d08 <_svfiprintf_r+0x114>
 8000cda:	9207      	str	r2, [sp, #28]
 8000cdc:	e014      	b.n	8000d08 <_svfiprintf_r+0x114>
 8000cde:	eba0 0308 	sub.w	r3, r0, r8
 8000ce2:	fa09 f303 	lsl.w	r3, r9, r3
 8000ce6:	4313      	orrs	r3, r2
 8000ce8:	9304      	str	r3, [sp, #16]
 8000cea:	46a2      	mov	sl, r4
 8000cec:	e7d2      	b.n	8000c94 <_svfiprintf_r+0xa0>
 8000cee:	9b03      	ldr	r3, [sp, #12]
 8000cf0:	1d19      	adds	r1, r3, #4
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	9103      	str	r1, [sp, #12]
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	bfbb      	ittet	lt
 8000cfa:	425b      	neglt	r3, r3
 8000cfc:	f042 0202 	orrlt.w	r2, r2, #2
 8000d00:	9307      	strge	r3, [sp, #28]
 8000d02:	9307      	strlt	r3, [sp, #28]
 8000d04:	bfb8      	it	lt
 8000d06:	9204      	strlt	r2, [sp, #16]
 8000d08:	7823      	ldrb	r3, [r4, #0]
 8000d0a:	2b2e      	cmp	r3, #46	@ 0x2e
 8000d0c:	d10a      	bne.n	8000d24 <_svfiprintf_r+0x130>
 8000d0e:	7863      	ldrb	r3, [r4, #1]
 8000d10:	2b2a      	cmp	r3, #42	@ 0x2a
 8000d12:	d132      	bne.n	8000d7a <_svfiprintf_r+0x186>
 8000d14:	9b03      	ldr	r3, [sp, #12]
 8000d16:	1d1a      	adds	r2, r3, #4
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	9203      	str	r2, [sp, #12]
 8000d1c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8000d20:	3402      	adds	r4, #2
 8000d22:	9305      	str	r3, [sp, #20]
 8000d24:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8000ddc <_svfiprintf_r+0x1e8>
 8000d28:	7821      	ldrb	r1, [r4, #0]
 8000d2a:	2203      	movs	r2, #3
 8000d2c:	4650      	mov	r0, sl
 8000d2e:	f7ff fa4f 	bl	80001d0 <memchr>
 8000d32:	b138      	cbz	r0, 8000d44 <_svfiprintf_r+0x150>
 8000d34:	9b04      	ldr	r3, [sp, #16]
 8000d36:	eba0 000a 	sub.w	r0, r0, sl
 8000d3a:	2240      	movs	r2, #64	@ 0x40
 8000d3c:	4082      	lsls	r2, r0
 8000d3e:	4313      	orrs	r3, r2
 8000d40:	3401      	adds	r4, #1
 8000d42:	9304      	str	r3, [sp, #16]
 8000d44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8000d48:	4825      	ldr	r0, [pc, #148]	@ (8000de0 <_svfiprintf_r+0x1ec>)
 8000d4a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8000d4e:	2206      	movs	r2, #6
 8000d50:	f7ff fa3e 	bl	80001d0 <memchr>
 8000d54:	2800      	cmp	r0, #0
 8000d56:	d036      	beq.n	8000dc6 <_svfiprintf_r+0x1d2>
 8000d58:	4b22      	ldr	r3, [pc, #136]	@ (8000de4 <_svfiprintf_r+0x1f0>)
 8000d5a:	bb1b      	cbnz	r3, 8000da4 <_svfiprintf_r+0x1b0>
 8000d5c:	9b03      	ldr	r3, [sp, #12]
 8000d5e:	3307      	adds	r3, #7
 8000d60:	f023 0307 	bic.w	r3, r3, #7
 8000d64:	3308      	adds	r3, #8
 8000d66:	9303      	str	r3, [sp, #12]
 8000d68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8000d6a:	4433      	add	r3, r6
 8000d6c:	9309      	str	r3, [sp, #36]	@ 0x24
 8000d6e:	e76a      	b.n	8000c46 <_svfiprintf_r+0x52>
 8000d70:	fb0c 3202 	mla	r2, ip, r2, r3
 8000d74:	460c      	mov	r4, r1
 8000d76:	2001      	movs	r0, #1
 8000d78:	e7a8      	b.n	8000ccc <_svfiprintf_r+0xd8>
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	3401      	adds	r4, #1
 8000d7e:	9305      	str	r3, [sp, #20]
 8000d80:	4619      	mov	r1, r3
 8000d82:	f04f 0c0a 	mov.w	ip, #10
 8000d86:	4620      	mov	r0, r4
 8000d88:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000d8c:	3a30      	subs	r2, #48	@ 0x30
 8000d8e:	2a09      	cmp	r2, #9
 8000d90:	d903      	bls.n	8000d9a <_svfiprintf_r+0x1a6>
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d0c6      	beq.n	8000d24 <_svfiprintf_r+0x130>
 8000d96:	9105      	str	r1, [sp, #20]
 8000d98:	e7c4      	b.n	8000d24 <_svfiprintf_r+0x130>
 8000d9a:	fb0c 2101 	mla	r1, ip, r1, r2
 8000d9e:	4604      	mov	r4, r0
 8000da0:	2301      	movs	r3, #1
 8000da2:	e7f0      	b.n	8000d86 <_svfiprintf_r+0x192>
 8000da4:	ab03      	add	r3, sp, #12
 8000da6:	9300      	str	r3, [sp, #0]
 8000da8:	462a      	mov	r2, r5
 8000daa:	4b0f      	ldr	r3, [pc, #60]	@ (8000de8 <_svfiprintf_r+0x1f4>)
 8000dac:	a904      	add	r1, sp, #16
 8000dae:	4638      	mov	r0, r7
 8000db0:	f3af 8000 	nop.w
 8000db4:	1c42      	adds	r2, r0, #1
 8000db6:	4606      	mov	r6, r0
 8000db8:	d1d6      	bne.n	8000d68 <_svfiprintf_r+0x174>
 8000dba:	89ab      	ldrh	r3, [r5, #12]
 8000dbc:	065b      	lsls	r3, r3, #25
 8000dbe:	f53f af2d 	bmi.w	8000c1c <_svfiprintf_r+0x28>
 8000dc2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8000dc4:	e72c      	b.n	8000c20 <_svfiprintf_r+0x2c>
 8000dc6:	ab03      	add	r3, sp, #12
 8000dc8:	9300      	str	r3, [sp, #0]
 8000dca:	462a      	mov	r2, r5
 8000dcc:	4b06      	ldr	r3, [pc, #24]	@ (8000de8 <_svfiprintf_r+0x1f4>)
 8000dce:	a904      	add	r1, sp, #16
 8000dd0:	4638      	mov	r0, r7
 8000dd2:	f000 f879 	bl	8000ec8 <_printf_i>
 8000dd6:	e7ed      	b.n	8000db4 <_svfiprintf_r+0x1c0>
 8000dd8:	0800122b 	.word	0x0800122b
 8000ddc:	08001231 	.word	0x08001231
 8000de0:	08001235 	.word	0x08001235
 8000de4:	00000000 	.word	0x00000000
 8000de8:	08000b3d 	.word	0x08000b3d

08000dec <_printf_common>:
 8000dec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000df0:	4616      	mov	r6, r2
 8000df2:	4698      	mov	r8, r3
 8000df4:	688a      	ldr	r2, [r1, #8]
 8000df6:	690b      	ldr	r3, [r1, #16]
 8000df8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8000dfc:	4293      	cmp	r3, r2
 8000dfe:	bfb8      	it	lt
 8000e00:	4613      	movlt	r3, r2
 8000e02:	6033      	str	r3, [r6, #0]
 8000e04:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8000e08:	4607      	mov	r7, r0
 8000e0a:	460c      	mov	r4, r1
 8000e0c:	b10a      	cbz	r2, 8000e12 <_printf_common+0x26>
 8000e0e:	3301      	adds	r3, #1
 8000e10:	6033      	str	r3, [r6, #0]
 8000e12:	6823      	ldr	r3, [r4, #0]
 8000e14:	0699      	lsls	r1, r3, #26
 8000e16:	bf42      	ittt	mi
 8000e18:	6833      	ldrmi	r3, [r6, #0]
 8000e1a:	3302      	addmi	r3, #2
 8000e1c:	6033      	strmi	r3, [r6, #0]
 8000e1e:	6825      	ldr	r5, [r4, #0]
 8000e20:	f015 0506 	ands.w	r5, r5, #6
 8000e24:	d106      	bne.n	8000e34 <_printf_common+0x48>
 8000e26:	f104 0a19 	add.w	sl, r4, #25
 8000e2a:	68e3      	ldr	r3, [r4, #12]
 8000e2c:	6832      	ldr	r2, [r6, #0]
 8000e2e:	1a9b      	subs	r3, r3, r2
 8000e30:	42ab      	cmp	r3, r5
 8000e32:	dc26      	bgt.n	8000e82 <_printf_common+0x96>
 8000e34:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8000e38:	6822      	ldr	r2, [r4, #0]
 8000e3a:	3b00      	subs	r3, #0
 8000e3c:	bf18      	it	ne
 8000e3e:	2301      	movne	r3, #1
 8000e40:	0692      	lsls	r2, r2, #26
 8000e42:	d42b      	bmi.n	8000e9c <_printf_common+0xb0>
 8000e44:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8000e48:	4641      	mov	r1, r8
 8000e4a:	4638      	mov	r0, r7
 8000e4c:	47c8      	blx	r9
 8000e4e:	3001      	adds	r0, #1
 8000e50:	d01e      	beq.n	8000e90 <_printf_common+0xa4>
 8000e52:	6823      	ldr	r3, [r4, #0]
 8000e54:	6922      	ldr	r2, [r4, #16]
 8000e56:	f003 0306 	and.w	r3, r3, #6
 8000e5a:	2b04      	cmp	r3, #4
 8000e5c:	bf02      	ittt	eq
 8000e5e:	68e5      	ldreq	r5, [r4, #12]
 8000e60:	6833      	ldreq	r3, [r6, #0]
 8000e62:	1aed      	subeq	r5, r5, r3
 8000e64:	68a3      	ldr	r3, [r4, #8]
 8000e66:	bf0c      	ite	eq
 8000e68:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8000e6c:	2500      	movne	r5, #0
 8000e6e:	4293      	cmp	r3, r2
 8000e70:	bfc4      	itt	gt
 8000e72:	1a9b      	subgt	r3, r3, r2
 8000e74:	18ed      	addgt	r5, r5, r3
 8000e76:	2600      	movs	r6, #0
 8000e78:	341a      	adds	r4, #26
 8000e7a:	42b5      	cmp	r5, r6
 8000e7c:	d11a      	bne.n	8000eb4 <_printf_common+0xc8>
 8000e7e:	2000      	movs	r0, #0
 8000e80:	e008      	b.n	8000e94 <_printf_common+0xa8>
 8000e82:	2301      	movs	r3, #1
 8000e84:	4652      	mov	r2, sl
 8000e86:	4641      	mov	r1, r8
 8000e88:	4638      	mov	r0, r7
 8000e8a:	47c8      	blx	r9
 8000e8c:	3001      	adds	r0, #1
 8000e8e:	d103      	bne.n	8000e98 <_printf_common+0xac>
 8000e90:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000e94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e98:	3501      	adds	r5, #1
 8000e9a:	e7c6      	b.n	8000e2a <_printf_common+0x3e>
 8000e9c:	18e1      	adds	r1, r4, r3
 8000e9e:	1c5a      	adds	r2, r3, #1
 8000ea0:	2030      	movs	r0, #48	@ 0x30
 8000ea2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8000ea6:	4422      	add	r2, r4
 8000ea8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8000eac:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8000eb0:	3302      	adds	r3, #2
 8000eb2:	e7c7      	b.n	8000e44 <_printf_common+0x58>
 8000eb4:	2301      	movs	r3, #1
 8000eb6:	4622      	mov	r2, r4
 8000eb8:	4641      	mov	r1, r8
 8000eba:	4638      	mov	r0, r7
 8000ebc:	47c8      	blx	r9
 8000ebe:	3001      	adds	r0, #1
 8000ec0:	d0e6      	beq.n	8000e90 <_printf_common+0xa4>
 8000ec2:	3601      	adds	r6, #1
 8000ec4:	e7d9      	b.n	8000e7a <_printf_common+0x8e>
	...

08000ec8 <_printf_i>:
 8000ec8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8000ecc:	7e0f      	ldrb	r7, [r1, #24]
 8000ece:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8000ed0:	2f78      	cmp	r7, #120	@ 0x78
 8000ed2:	4691      	mov	r9, r2
 8000ed4:	4680      	mov	r8, r0
 8000ed6:	460c      	mov	r4, r1
 8000ed8:	469a      	mov	sl, r3
 8000eda:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8000ede:	d807      	bhi.n	8000ef0 <_printf_i+0x28>
 8000ee0:	2f62      	cmp	r7, #98	@ 0x62
 8000ee2:	d80a      	bhi.n	8000efa <_printf_i+0x32>
 8000ee4:	2f00      	cmp	r7, #0
 8000ee6:	f000 80d2 	beq.w	800108e <_printf_i+0x1c6>
 8000eea:	2f58      	cmp	r7, #88	@ 0x58
 8000eec:	f000 80b9 	beq.w	8001062 <_printf_i+0x19a>
 8000ef0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8000ef4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8000ef8:	e03a      	b.n	8000f70 <_printf_i+0xa8>
 8000efa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8000efe:	2b15      	cmp	r3, #21
 8000f00:	d8f6      	bhi.n	8000ef0 <_printf_i+0x28>
 8000f02:	a101      	add	r1, pc, #4	@ (adr r1, 8000f08 <_printf_i+0x40>)
 8000f04:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8000f08:	08000f61 	.word	0x08000f61
 8000f0c:	08000f75 	.word	0x08000f75
 8000f10:	08000ef1 	.word	0x08000ef1
 8000f14:	08000ef1 	.word	0x08000ef1
 8000f18:	08000ef1 	.word	0x08000ef1
 8000f1c:	08000ef1 	.word	0x08000ef1
 8000f20:	08000f75 	.word	0x08000f75
 8000f24:	08000ef1 	.word	0x08000ef1
 8000f28:	08000ef1 	.word	0x08000ef1
 8000f2c:	08000ef1 	.word	0x08000ef1
 8000f30:	08000ef1 	.word	0x08000ef1
 8000f34:	08001075 	.word	0x08001075
 8000f38:	08000f9f 	.word	0x08000f9f
 8000f3c:	0800102f 	.word	0x0800102f
 8000f40:	08000ef1 	.word	0x08000ef1
 8000f44:	08000ef1 	.word	0x08000ef1
 8000f48:	08001097 	.word	0x08001097
 8000f4c:	08000ef1 	.word	0x08000ef1
 8000f50:	08000f9f 	.word	0x08000f9f
 8000f54:	08000ef1 	.word	0x08000ef1
 8000f58:	08000ef1 	.word	0x08000ef1
 8000f5c:	08001037 	.word	0x08001037
 8000f60:	6833      	ldr	r3, [r6, #0]
 8000f62:	1d1a      	adds	r2, r3, #4
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	6032      	str	r2, [r6, #0]
 8000f68:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8000f6c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8000f70:	2301      	movs	r3, #1
 8000f72:	e09d      	b.n	80010b0 <_printf_i+0x1e8>
 8000f74:	6833      	ldr	r3, [r6, #0]
 8000f76:	6820      	ldr	r0, [r4, #0]
 8000f78:	1d19      	adds	r1, r3, #4
 8000f7a:	6031      	str	r1, [r6, #0]
 8000f7c:	0606      	lsls	r6, r0, #24
 8000f7e:	d501      	bpl.n	8000f84 <_printf_i+0xbc>
 8000f80:	681d      	ldr	r5, [r3, #0]
 8000f82:	e003      	b.n	8000f8c <_printf_i+0xc4>
 8000f84:	0645      	lsls	r5, r0, #25
 8000f86:	d5fb      	bpl.n	8000f80 <_printf_i+0xb8>
 8000f88:	f9b3 5000 	ldrsh.w	r5, [r3]
 8000f8c:	2d00      	cmp	r5, #0
 8000f8e:	da03      	bge.n	8000f98 <_printf_i+0xd0>
 8000f90:	232d      	movs	r3, #45	@ 0x2d
 8000f92:	426d      	negs	r5, r5
 8000f94:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8000f98:	4859      	ldr	r0, [pc, #356]	@ (8001100 <_printf_i+0x238>)
 8000f9a:	230a      	movs	r3, #10
 8000f9c:	e011      	b.n	8000fc2 <_printf_i+0xfa>
 8000f9e:	6821      	ldr	r1, [r4, #0]
 8000fa0:	6833      	ldr	r3, [r6, #0]
 8000fa2:	0608      	lsls	r0, r1, #24
 8000fa4:	f853 5b04 	ldr.w	r5, [r3], #4
 8000fa8:	d402      	bmi.n	8000fb0 <_printf_i+0xe8>
 8000faa:	0649      	lsls	r1, r1, #25
 8000fac:	bf48      	it	mi
 8000fae:	b2ad      	uxthmi	r5, r5
 8000fb0:	2f6f      	cmp	r7, #111	@ 0x6f
 8000fb2:	4853      	ldr	r0, [pc, #332]	@ (8001100 <_printf_i+0x238>)
 8000fb4:	6033      	str	r3, [r6, #0]
 8000fb6:	bf14      	ite	ne
 8000fb8:	230a      	movne	r3, #10
 8000fba:	2308      	moveq	r3, #8
 8000fbc:	2100      	movs	r1, #0
 8000fbe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8000fc2:	6866      	ldr	r6, [r4, #4]
 8000fc4:	60a6      	str	r6, [r4, #8]
 8000fc6:	2e00      	cmp	r6, #0
 8000fc8:	bfa2      	ittt	ge
 8000fca:	6821      	ldrge	r1, [r4, #0]
 8000fcc:	f021 0104 	bicge.w	r1, r1, #4
 8000fd0:	6021      	strge	r1, [r4, #0]
 8000fd2:	b90d      	cbnz	r5, 8000fd8 <_printf_i+0x110>
 8000fd4:	2e00      	cmp	r6, #0
 8000fd6:	d04b      	beq.n	8001070 <_printf_i+0x1a8>
 8000fd8:	4616      	mov	r6, r2
 8000fda:	fbb5 f1f3 	udiv	r1, r5, r3
 8000fde:	fb03 5711 	mls	r7, r3, r1, r5
 8000fe2:	5dc7      	ldrb	r7, [r0, r7]
 8000fe4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8000fe8:	462f      	mov	r7, r5
 8000fea:	42bb      	cmp	r3, r7
 8000fec:	460d      	mov	r5, r1
 8000fee:	d9f4      	bls.n	8000fda <_printf_i+0x112>
 8000ff0:	2b08      	cmp	r3, #8
 8000ff2:	d10b      	bne.n	800100c <_printf_i+0x144>
 8000ff4:	6823      	ldr	r3, [r4, #0]
 8000ff6:	07df      	lsls	r7, r3, #31
 8000ff8:	d508      	bpl.n	800100c <_printf_i+0x144>
 8000ffa:	6923      	ldr	r3, [r4, #16]
 8000ffc:	6861      	ldr	r1, [r4, #4]
 8000ffe:	4299      	cmp	r1, r3
 8001000:	bfde      	ittt	le
 8001002:	2330      	movle	r3, #48	@ 0x30
 8001004:	f806 3c01 	strble.w	r3, [r6, #-1]
 8001008:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800100c:	1b92      	subs	r2, r2, r6
 800100e:	6122      	str	r2, [r4, #16]
 8001010:	f8cd a000 	str.w	sl, [sp]
 8001014:	464b      	mov	r3, r9
 8001016:	aa03      	add	r2, sp, #12
 8001018:	4621      	mov	r1, r4
 800101a:	4640      	mov	r0, r8
 800101c:	f7ff fee6 	bl	8000dec <_printf_common>
 8001020:	3001      	adds	r0, #1
 8001022:	d14a      	bne.n	80010ba <_printf_i+0x1f2>
 8001024:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001028:	b004      	add	sp, #16
 800102a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800102e:	6823      	ldr	r3, [r4, #0]
 8001030:	f043 0320 	orr.w	r3, r3, #32
 8001034:	6023      	str	r3, [r4, #0]
 8001036:	4833      	ldr	r0, [pc, #204]	@ (8001104 <_printf_i+0x23c>)
 8001038:	2778      	movs	r7, #120	@ 0x78
 800103a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800103e:	6823      	ldr	r3, [r4, #0]
 8001040:	6831      	ldr	r1, [r6, #0]
 8001042:	061f      	lsls	r7, r3, #24
 8001044:	f851 5b04 	ldr.w	r5, [r1], #4
 8001048:	d402      	bmi.n	8001050 <_printf_i+0x188>
 800104a:	065f      	lsls	r7, r3, #25
 800104c:	bf48      	it	mi
 800104e:	b2ad      	uxthmi	r5, r5
 8001050:	6031      	str	r1, [r6, #0]
 8001052:	07d9      	lsls	r1, r3, #31
 8001054:	bf44      	itt	mi
 8001056:	f043 0320 	orrmi.w	r3, r3, #32
 800105a:	6023      	strmi	r3, [r4, #0]
 800105c:	b11d      	cbz	r5, 8001066 <_printf_i+0x19e>
 800105e:	2310      	movs	r3, #16
 8001060:	e7ac      	b.n	8000fbc <_printf_i+0xf4>
 8001062:	4827      	ldr	r0, [pc, #156]	@ (8001100 <_printf_i+0x238>)
 8001064:	e7e9      	b.n	800103a <_printf_i+0x172>
 8001066:	6823      	ldr	r3, [r4, #0]
 8001068:	f023 0320 	bic.w	r3, r3, #32
 800106c:	6023      	str	r3, [r4, #0]
 800106e:	e7f6      	b.n	800105e <_printf_i+0x196>
 8001070:	4616      	mov	r6, r2
 8001072:	e7bd      	b.n	8000ff0 <_printf_i+0x128>
 8001074:	6833      	ldr	r3, [r6, #0]
 8001076:	6825      	ldr	r5, [r4, #0]
 8001078:	6961      	ldr	r1, [r4, #20]
 800107a:	1d18      	adds	r0, r3, #4
 800107c:	6030      	str	r0, [r6, #0]
 800107e:	062e      	lsls	r6, r5, #24
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	d501      	bpl.n	8001088 <_printf_i+0x1c0>
 8001084:	6019      	str	r1, [r3, #0]
 8001086:	e002      	b.n	800108e <_printf_i+0x1c6>
 8001088:	0668      	lsls	r0, r5, #25
 800108a:	d5fb      	bpl.n	8001084 <_printf_i+0x1bc>
 800108c:	8019      	strh	r1, [r3, #0]
 800108e:	2300      	movs	r3, #0
 8001090:	6123      	str	r3, [r4, #16]
 8001092:	4616      	mov	r6, r2
 8001094:	e7bc      	b.n	8001010 <_printf_i+0x148>
 8001096:	6833      	ldr	r3, [r6, #0]
 8001098:	1d1a      	adds	r2, r3, #4
 800109a:	6032      	str	r2, [r6, #0]
 800109c:	681e      	ldr	r6, [r3, #0]
 800109e:	6862      	ldr	r2, [r4, #4]
 80010a0:	2100      	movs	r1, #0
 80010a2:	4630      	mov	r0, r6
 80010a4:	f7ff f894 	bl	80001d0 <memchr>
 80010a8:	b108      	cbz	r0, 80010ae <_printf_i+0x1e6>
 80010aa:	1b80      	subs	r0, r0, r6
 80010ac:	6060      	str	r0, [r4, #4]
 80010ae:	6863      	ldr	r3, [r4, #4]
 80010b0:	6123      	str	r3, [r4, #16]
 80010b2:	2300      	movs	r3, #0
 80010b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80010b8:	e7aa      	b.n	8001010 <_printf_i+0x148>
 80010ba:	6923      	ldr	r3, [r4, #16]
 80010bc:	4632      	mov	r2, r6
 80010be:	4649      	mov	r1, r9
 80010c0:	4640      	mov	r0, r8
 80010c2:	47d0      	blx	sl
 80010c4:	3001      	adds	r0, #1
 80010c6:	d0ad      	beq.n	8001024 <_printf_i+0x15c>
 80010c8:	6823      	ldr	r3, [r4, #0]
 80010ca:	079b      	lsls	r3, r3, #30
 80010cc:	d413      	bmi.n	80010f6 <_printf_i+0x22e>
 80010ce:	68e0      	ldr	r0, [r4, #12]
 80010d0:	9b03      	ldr	r3, [sp, #12]
 80010d2:	4298      	cmp	r0, r3
 80010d4:	bfb8      	it	lt
 80010d6:	4618      	movlt	r0, r3
 80010d8:	e7a6      	b.n	8001028 <_printf_i+0x160>
 80010da:	2301      	movs	r3, #1
 80010dc:	4632      	mov	r2, r6
 80010de:	4649      	mov	r1, r9
 80010e0:	4640      	mov	r0, r8
 80010e2:	47d0      	blx	sl
 80010e4:	3001      	adds	r0, #1
 80010e6:	d09d      	beq.n	8001024 <_printf_i+0x15c>
 80010e8:	3501      	adds	r5, #1
 80010ea:	68e3      	ldr	r3, [r4, #12]
 80010ec:	9903      	ldr	r1, [sp, #12]
 80010ee:	1a5b      	subs	r3, r3, r1
 80010f0:	42ab      	cmp	r3, r5
 80010f2:	dcf2      	bgt.n	80010da <_printf_i+0x212>
 80010f4:	e7eb      	b.n	80010ce <_printf_i+0x206>
 80010f6:	2500      	movs	r5, #0
 80010f8:	f104 0619 	add.w	r6, r4, #25
 80010fc:	e7f5      	b.n	80010ea <_printf_i+0x222>
 80010fe:	bf00      	nop
 8001100:	0800123c 	.word	0x0800123c
 8001104:	0800124d 	.word	0x0800124d

08001108 <memmove>:
 8001108:	4288      	cmp	r0, r1
 800110a:	b510      	push	{r4, lr}
 800110c:	eb01 0402 	add.w	r4, r1, r2
 8001110:	d902      	bls.n	8001118 <memmove+0x10>
 8001112:	4284      	cmp	r4, r0
 8001114:	4623      	mov	r3, r4
 8001116:	d807      	bhi.n	8001128 <memmove+0x20>
 8001118:	1e43      	subs	r3, r0, #1
 800111a:	42a1      	cmp	r1, r4
 800111c:	d008      	beq.n	8001130 <memmove+0x28>
 800111e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8001122:	f803 2f01 	strb.w	r2, [r3, #1]!
 8001126:	e7f8      	b.n	800111a <memmove+0x12>
 8001128:	4402      	add	r2, r0
 800112a:	4601      	mov	r1, r0
 800112c:	428a      	cmp	r2, r1
 800112e:	d100      	bne.n	8001132 <memmove+0x2a>
 8001130:	bd10      	pop	{r4, pc}
 8001132:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8001136:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800113a:	e7f7      	b.n	800112c <memmove+0x24>

0800113c <_sbrk_r>:
 800113c:	b538      	push	{r3, r4, r5, lr}
 800113e:	4d06      	ldr	r5, [pc, #24]	@ (8001158 <_sbrk_r+0x1c>)
 8001140:	2300      	movs	r3, #0
 8001142:	4604      	mov	r4, r0
 8001144:	4608      	mov	r0, r1
 8001146:	602b      	str	r3, [r5, #0]
 8001148:	f7ff fa88 	bl	800065c <_sbrk>
 800114c:	1c43      	adds	r3, r0, #1
 800114e:	d102      	bne.n	8001156 <_sbrk_r+0x1a>
 8001150:	682b      	ldr	r3, [r5, #0]
 8001152:	b103      	cbz	r3, 8001156 <_sbrk_r+0x1a>
 8001154:	6023      	str	r3, [r4, #0]
 8001156:	bd38      	pop	{r3, r4, r5, pc}
 8001158:	200001ac 	.word	0x200001ac

0800115c <memcpy>:
 800115c:	440a      	add	r2, r1
 800115e:	4291      	cmp	r1, r2
 8001160:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8001164:	d100      	bne.n	8001168 <memcpy+0xc>
 8001166:	4770      	bx	lr
 8001168:	b510      	push	{r4, lr}
 800116a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800116e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8001172:	4291      	cmp	r1, r2
 8001174:	d1f9      	bne.n	800116a <memcpy+0xe>
 8001176:	bd10      	pop	{r4, pc}

08001178 <_realloc_r>:
 8001178:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800117c:	4680      	mov	r8, r0
 800117e:	4615      	mov	r5, r2
 8001180:	460c      	mov	r4, r1
 8001182:	b921      	cbnz	r1, 800118e <_realloc_r+0x16>
 8001184:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001188:	4611      	mov	r1, r2
 800118a:	f7ff bc4b 	b.w	8000a24 <_malloc_r>
 800118e:	b92a      	cbnz	r2, 800119c <_realloc_r+0x24>
 8001190:	f7ff fbdc 	bl	800094c <_free_r>
 8001194:	2400      	movs	r4, #0
 8001196:	4620      	mov	r0, r4
 8001198:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800119c:	f000 f81a 	bl	80011d4 <_malloc_usable_size_r>
 80011a0:	4285      	cmp	r5, r0
 80011a2:	4606      	mov	r6, r0
 80011a4:	d802      	bhi.n	80011ac <_realloc_r+0x34>
 80011a6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80011aa:	d8f4      	bhi.n	8001196 <_realloc_r+0x1e>
 80011ac:	4629      	mov	r1, r5
 80011ae:	4640      	mov	r0, r8
 80011b0:	f7ff fc38 	bl	8000a24 <_malloc_r>
 80011b4:	4607      	mov	r7, r0
 80011b6:	2800      	cmp	r0, #0
 80011b8:	d0ec      	beq.n	8001194 <_realloc_r+0x1c>
 80011ba:	42b5      	cmp	r5, r6
 80011bc:	462a      	mov	r2, r5
 80011be:	4621      	mov	r1, r4
 80011c0:	bf28      	it	cs
 80011c2:	4632      	movcs	r2, r6
 80011c4:	f7ff ffca 	bl	800115c <memcpy>
 80011c8:	4621      	mov	r1, r4
 80011ca:	4640      	mov	r0, r8
 80011cc:	f7ff fbbe 	bl	800094c <_free_r>
 80011d0:	463c      	mov	r4, r7
 80011d2:	e7e0      	b.n	8001196 <_realloc_r+0x1e>

080011d4 <_malloc_usable_size_r>:
 80011d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80011d8:	1f18      	subs	r0, r3, #4
 80011da:	2b00      	cmp	r3, #0
 80011dc:	bfbc      	itt	lt
 80011de:	580b      	ldrlt	r3, [r1, r0]
 80011e0:	18c0      	addlt	r0, r0, r3
 80011e2:	4770      	bx	lr

080011e4 <_init>:
 80011e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80011e6:	bf00      	nop
 80011e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80011ea:	bc08      	pop	{r3}
 80011ec:	469e      	mov	lr, r3
 80011ee:	4770      	bx	lr

080011f0 <_fini>:
 80011f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80011f2:	bf00      	nop
 80011f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80011f6:	bc08      	pop	{r3}
 80011f8:	469e      	mov	lr, r3
 80011fa:	4770      	bx	lr
