#[doc = "prs_en register accessor: an alias for `Reg<PRS_EN_SPEC>`"]
pub type PRS_EN = crate::Reg<prs_en::PRS_EN_SPEC>;
#[doc = "Parser Enable Register"]
pub mod prs_en;
#[doc = "prs_ncsic_if_cfg register accessor: an alias for `Reg<PRS_NCSIC_IF_CFG_SPEC>`"]
pub type PRS_NCSIC_IF_CFG = crate::Reg<prs_ncsic_if_cfg::PRS_NCSIC_IF_CFG_SPEC>;
#[doc = "Parser NCSIC Interface Configuration Register"]
pub mod prs_ncsic_if_cfg;
#[doc = "prs_cap register accessor: an alias for `Reg<PRS_CAP_SPEC>`"]
pub type PRS_CAP = crate::Reg<prs_cap::PRS_CAP_SPEC>;
#[doc = "Parser Capture Register"]
pub mod prs_cap;
#[doc = "csic_prs_signal_sta register accessor: an alias for `Reg<CSIC_PRS_SIGNAL_STA_SPEC>`"]
pub type CSIC_PRS_SIGNAL_STA = crate::Reg<csic_prs_signal_sta::CSIC_PRS_SIGNAL_STA_SPEC>;
#[doc = "CSIC Parser Signal Status Register"]
pub mod csic_prs_signal_sta;
#[doc = "csic_prs_ncsic_bt656_head_cfg register accessor: an alias for `Reg<CSIC_PRS_NCSIC_BT656_HEAD_CFG_SPEC>`"]
pub type CSIC_PRS_NCSIC_BT656_HEAD_CFG =
    crate::Reg<csic_prs_ncsic_bt656_head_cfg::CSIC_PRS_NCSIC_BT656_HEAD_CFG_SPEC>;
#[doc = "CSIC Parser NCSIC BT656 Header Configuration Register"]
pub mod csic_prs_ncsic_bt656_head_cfg;
#[doc = "prs_c0_infmt register accessor: an alias for `Reg<PRS_C0_INFMT_SPEC>`"]
pub type PRS_C0_INFMT = crate::Reg<prs_c0_infmt::PRS_C0_INFMT_SPEC>;
#[doc = "Parser Channel_0 Input Format Register"]
pub mod prs_c0_infmt;
#[doc = "prs_c0_output_hsize register accessor: an alias for `Reg<PRS_C0_OUTPUT_HSIZE_SPEC>`"]
pub type PRS_C0_OUTPUT_HSIZE = crate::Reg<prs_c0_output_hsize::PRS_C0_OUTPUT_HSIZE_SPEC>;
#[doc = "Parser Channel_0 Output Horizontal Size Register"]
pub mod prs_c0_output_hsize;
#[doc = "prs_c0_output_vsize register accessor: an alias for `Reg<PRS_C0_OUTPUT_VSIZE_SPEC>`"]
pub type PRS_C0_OUTPUT_VSIZE = crate::Reg<prs_c0_output_vsize::PRS_C0_OUTPUT_VSIZE_SPEC>;
#[doc = "Parser Channel_0 Output Vertical Size Register"]
pub mod prs_c0_output_vsize;
#[doc = "prs_c0_input_para0 register accessor: an alias for `Reg<PRS_C0_INPUT_PARA0_SPEC>`"]
pub type PRS_C0_INPUT_PARA0 = crate::Reg<prs_c0_input_para0::PRS_C0_INPUT_PARA0_SPEC>;
#[doc = "Parser Channel_0 Input Parameter0 Register"]
pub mod prs_c0_input_para0;
#[doc = "prs_c0_input_para1 register accessor: an alias for `Reg<PRS_C0_INPUT_PARA1_SPEC>`"]
pub type PRS_C0_INPUT_PARA1 = crate::Reg<prs_c0_input_para1::PRS_C0_INPUT_PARA1_SPEC>;
#[doc = "Parser Channel_0 Input Parameter1 Register"]
pub mod prs_c0_input_para1;
#[doc = "prs_c0_input_para2 register accessor: an alias for `Reg<PRS_C0_INPUT_PARA2_SPEC>`"]
pub type PRS_C0_INPUT_PARA2 = crate::Reg<prs_c0_input_para2::PRS_C0_INPUT_PARA2_SPEC>;
#[doc = "Parser Channel_0 Input Parameter2 Register"]
pub mod prs_c0_input_para2;
#[doc = "prs_c0_input_para3 register accessor: an alias for `Reg<PRS_C0_INPUT_PARA3_SPEC>`"]
pub type PRS_C0_INPUT_PARA3 = crate::Reg<prs_c0_input_para3::PRS_C0_INPUT_PARA3_SPEC>;
#[doc = "Parser Channel_0 Input Parameter3 Register"]
pub mod prs_c0_input_para3;
#[doc = "prs_c0_int_en register accessor: an alias for `Reg<PRS_C0_INT_EN_SPEC>`"]
pub type PRS_C0_INT_EN = crate::Reg<prs_c0_int_en::PRS_C0_INT_EN_SPEC>;
#[doc = "Parser Channel_0 Interrupt Enable Register"]
pub mod prs_c0_int_en;
#[doc = "prs_c0_int_sta register accessor: an alias for `Reg<PRS_C0_INT_STA_SPEC>`"]
pub type PRS_C0_INT_STA = crate::Reg<prs_c0_int_sta::PRS_C0_INT_STA_SPEC>;
#[doc = "Parser Channel_0 Interrupt Status Register"]
pub mod prs_c0_int_sta;
#[doc = "prs_ch0_line_time register accessor: an alias for `Reg<PRS_CH0_LINE_TIME_SPEC>`"]
pub type PRS_CH0_LINE_TIME = crate::Reg<prs_ch0_line_time::PRS_CH0_LINE_TIME_SPEC>;
#[doc = "Parser Channel_0 Line Time Register"]
pub mod prs_ch0_line_time;
#[doc = "prs_c1_infmt register accessor: an alias for `Reg<PRS_C1_INFMT_SPEC>`"]
pub type PRS_C1_INFMT = crate::Reg<prs_c1_infmt::PRS_C1_INFMT_SPEC>;
#[doc = "Parser Channel_1 Input Format Register"]
pub mod prs_c1_infmt;
#[doc = "prs_c1_output_hsize register accessor: an alias for `Reg<PRS_C1_OUTPUT_HSIZE_SPEC>`"]
pub type PRS_C1_OUTPUT_HSIZE = crate::Reg<prs_c1_output_hsize::PRS_C1_OUTPUT_HSIZE_SPEC>;
#[doc = "Parser Channel_1 Output Horizontal Size"]
pub mod prs_c1_output_hsize;
#[doc = "prs_c1_output_vsize register accessor: an alias for `Reg<PRS_C1_OUTPUT_VSIZE_SPEC>`"]
pub type PRS_C1_OUTPUT_VSIZE = crate::Reg<prs_c1_output_vsize::PRS_C1_OUTPUT_VSIZE_SPEC>;
#[doc = "Parser Channel_1 Output Vertical Size Register"]
pub mod prs_c1_output_vsize;
#[doc = "prs_c1_input_para0 register accessor: an alias for `Reg<PRS_C1_INPUT_PARA0_SPEC>`"]
pub type PRS_C1_INPUT_PARA0 = crate::Reg<prs_c1_input_para0::PRS_C1_INPUT_PARA0_SPEC>;
#[doc = "Parser Channel_1 Input Parameter0 Register"]
pub mod prs_c1_input_para0;
#[doc = "prs_c1_input_para1 register accessor: an alias for `Reg<PRS_C1_INPUT_PARA1_SPEC>`"]
pub type PRS_C1_INPUT_PARA1 = crate::Reg<prs_c1_input_para1::PRS_C1_INPUT_PARA1_SPEC>;
#[doc = "Parser Channel_1 Input Parameter1 Register"]
pub mod prs_c1_input_para1;
#[doc = "prs_c1_input_para2 register accessor: an alias for `Reg<PRS_C1_INPUT_PARA2_SPEC>`"]
pub type PRS_C1_INPUT_PARA2 = crate::Reg<prs_c1_input_para2::PRS_C1_INPUT_PARA2_SPEC>;
#[doc = "Parser Channel_1 Input Parameter2 Register"]
pub mod prs_c1_input_para2;
#[doc = "prs_c1_input_para3 register accessor: an alias for `Reg<PRS_C1_INPUT_PARA3_SPEC>`"]
pub type PRS_C1_INPUT_PARA3 = crate::Reg<prs_c1_input_para3::PRS_C1_INPUT_PARA3_SPEC>;
#[doc = "Parser Channel_1 Input Parameter3 Register"]
pub mod prs_c1_input_para3;
#[doc = "prs_c1_int_en register accessor: an alias for `Reg<PRS_C1_INT_EN_SPEC>`"]
pub type PRS_C1_INT_EN = crate::Reg<prs_c1_int_en::PRS_C1_INT_EN_SPEC>;
#[doc = "Parser Channel_1 Interrupt Enable Register"]
pub mod prs_c1_int_en;
#[doc = "prs_c1_int_sta register accessor: an alias for `Reg<PRS_C1_INT_STA_SPEC>`"]
pub type PRS_C1_INT_STA = crate::Reg<prs_c1_int_sta::PRS_C1_INT_STA_SPEC>;
#[doc = "Parser Channel_1 Interrupt Status Register"]
pub mod prs_c1_int_sta;
#[doc = "prs_ch1_line_time register accessor: an alias for `Reg<PRS_CH1_LINE_TIME_SPEC>`"]
pub type PRS_CH1_LINE_TIME = crate::Reg<prs_ch1_line_time::PRS_CH1_LINE_TIME_SPEC>;
#[doc = "Parser Channel_1 Line Time Register"]
pub mod prs_ch1_line_time;
#[doc = "prs_c2_infmt register accessor: an alias for `Reg<PRS_C2_INFMT_SPEC>`"]
pub type PRS_C2_INFMT = crate::Reg<prs_c2_infmt::PRS_C2_INFMT_SPEC>;
#[doc = "Parser Channel_2 Input Format Register"]
pub mod prs_c2_infmt;
#[doc = "prs_c2_output_hsize register accessor: an alias for `Reg<PRS_C2_OUTPUT_HSIZE_SPEC>`"]
pub type PRS_C2_OUTPUT_HSIZE = crate::Reg<prs_c2_output_hsize::PRS_C2_OUTPUT_HSIZE_SPEC>;
#[doc = "Parser Channel_2 Output Horizontal Size Register"]
pub mod prs_c2_output_hsize;
#[doc = "prs_c2_output_vsize register accessor: an alias for `Reg<PRS_C2_OUTPUT_VSIZE_SPEC>`"]
pub type PRS_C2_OUTPUT_VSIZE = crate::Reg<prs_c2_output_vsize::PRS_C2_OUTPUT_VSIZE_SPEC>;
#[doc = "Parser Channel_2 Output Vertical Size Register"]
pub mod prs_c2_output_vsize;
#[doc = "prs_c2_input_para0 register accessor: an alias for `Reg<PRS_C2_INPUT_PARA0_SPEC>`"]
pub type PRS_C2_INPUT_PARA0 = crate::Reg<prs_c2_input_para0::PRS_C2_INPUT_PARA0_SPEC>;
#[doc = "Parser Channel_2 Input Parameter0 Register"]
pub mod prs_c2_input_para0;
#[doc = "prs_c2_input_para1 register accessor: an alias for `Reg<PRS_C2_INPUT_PARA1_SPEC>`"]
pub type PRS_C2_INPUT_PARA1 = crate::Reg<prs_c2_input_para1::PRS_C2_INPUT_PARA1_SPEC>;
#[doc = "Parser Channel_2 Input Parameter1 Register"]
pub mod prs_c2_input_para1;
#[doc = "prs_c2_input_para2 register accessor: an alias for `Reg<PRS_C2_INPUT_PARA2_SPEC>`"]
pub type PRS_C2_INPUT_PARA2 = crate::Reg<prs_c2_input_para2::PRS_C2_INPUT_PARA2_SPEC>;
#[doc = "Parser Channel_2 Input Parameter2 Register"]
pub mod prs_c2_input_para2;
#[doc = "prs_c2_input_para3 register accessor: an alias for `Reg<PRS_C2_INPUT_PARA3_SPEC>`"]
pub type PRS_C2_INPUT_PARA3 = crate::Reg<prs_c2_input_para3::PRS_C2_INPUT_PARA3_SPEC>;
#[doc = "Parser Channel_2 Input Parameter3 Register"]
pub mod prs_c2_input_para3;
#[doc = "prs_c2_int_en register accessor: an alias for `Reg<PRS_C2_INT_EN_SPEC>`"]
pub type PRS_C2_INT_EN = crate::Reg<prs_c2_int_en::PRS_C2_INT_EN_SPEC>;
#[doc = "Parser Channel_2 Interrupt Enable Register"]
pub mod prs_c2_int_en;
#[doc = "prs_c2_int_sta register accessor: an alias for `Reg<PRS_C2_INT_STA_SPEC>`"]
pub type PRS_C2_INT_STA = crate::Reg<prs_c2_int_sta::PRS_C2_INT_STA_SPEC>;
#[doc = "Parser Channel_2 Interrupt Status Register"]
pub mod prs_c2_int_sta;
#[doc = "prs_ch2_line_time register accessor: an alias for `Reg<PRS_CH2_LINE_TIME_SPEC>`"]
pub type PRS_CH2_LINE_TIME = crate::Reg<prs_ch2_line_time::PRS_CH2_LINE_TIME_SPEC>;
#[doc = "Parser Channel_2 Line Time Register"]
pub mod prs_ch2_line_time;
#[doc = "prs_c3_infmt register accessor: an alias for `Reg<PRS_C3_INFMT_SPEC>`"]
pub type PRS_C3_INFMT = crate::Reg<prs_c3_infmt::PRS_C3_INFMT_SPEC>;
#[doc = "Parser Channel_3 Input Format Register"]
pub mod prs_c3_infmt;
#[doc = "prs_c3_output_hsize register accessor: an alias for `Reg<PRS_C3_OUTPUT_HSIZE_SPEC>`"]
pub type PRS_C3_OUTPUT_HSIZE = crate::Reg<prs_c3_output_hsize::PRS_C3_OUTPUT_HSIZE_SPEC>;
#[doc = "Parser Channel_3 Output Horizontal Size Register"]
pub mod prs_c3_output_hsize;
#[doc = "prs_c3_output_vsize register accessor: an alias for `Reg<PRS_C3_OUTPUT_VSIZE_SPEC>`"]
pub type PRS_C3_OUTPUT_VSIZE = crate::Reg<prs_c3_output_vsize::PRS_C3_OUTPUT_VSIZE_SPEC>;
#[doc = "Parser Channel_3 Output Vertical Size Register"]
pub mod prs_c3_output_vsize;
#[doc = "prs_c3_input_para0 register accessor: an alias for `Reg<PRS_C3_INPUT_PARA0_SPEC>`"]
pub type PRS_C3_INPUT_PARA0 = crate::Reg<prs_c3_input_para0::PRS_C3_INPUT_PARA0_SPEC>;
#[doc = "Parser Channel_3 Input Parameter0 Register"]
pub mod prs_c3_input_para0;
#[doc = "prs_c3_input_para1 register accessor: an alias for `Reg<PRS_C3_INPUT_PARA1_SPEC>`"]
pub type PRS_C3_INPUT_PARA1 = crate::Reg<prs_c3_input_para1::PRS_C3_INPUT_PARA1_SPEC>;
#[doc = "Parser Channel_3 Input Parameter1 Register"]
pub mod prs_c3_input_para1;
#[doc = "prs_c3_input_para2 register accessor: an alias for `Reg<PRS_C3_INPUT_PARA2_SPEC>`"]
pub type PRS_C3_INPUT_PARA2 = crate::Reg<prs_c3_input_para2::PRS_C3_INPUT_PARA2_SPEC>;
#[doc = "Parser Channel_3 Input Parameter2 Register"]
pub mod prs_c3_input_para2;
#[doc = "prs_c3_input_para3 register accessor: an alias for `Reg<PRS_C3_INPUT_PARA3_SPEC>`"]
pub type PRS_C3_INPUT_PARA3 = crate::Reg<prs_c3_input_para3::PRS_C3_INPUT_PARA3_SPEC>;
#[doc = "Parser Channel_3 Input Parameter3 Register"]
pub mod prs_c3_input_para3;
#[doc = "prs_c3_int_en register accessor: an alias for `Reg<PRS_C3_INT_EN_SPEC>`"]
pub type PRS_C3_INT_EN = crate::Reg<prs_c3_int_en::PRS_C3_INT_EN_SPEC>;
#[doc = "Parser Channel_3 Interrupt Enable Register"]
pub mod prs_c3_int_en;
#[doc = "prs_c3_int_sta register accessor: an alias for `Reg<PRS_C3_INT_STA_SPEC>`"]
pub type PRS_C3_INT_STA = crate::Reg<prs_c3_int_sta::PRS_C3_INT_STA_SPEC>;
#[doc = "Parser Channel_3 Interrupt Status Register"]
pub mod prs_c3_int_sta;
#[doc = "prs_ch3_line_time register accessor: an alias for `Reg<PRS_CH3_LINE_TIME_SPEC>`"]
pub type PRS_CH3_LINE_TIME = crate::Reg<prs_ch3_line_time::PRS_CH3_LINE_TIME_SPEC>;
#[doc = "Parser Channel_3 Line Time Register"]
pub mod prs_ch3_line_time;
#[doc = "csic_prs_ncsic_rx_signal0_dly_adj register accessor: an alias for `Reg<CSIC_PRS_NCSIC_RX_SIGNAL0_DLY_ADJ_SPEC>`"]
pub type CSIC_PRS_NCSIC_RX_SIGNAL0_DLY_ADJ =
    crate::Reg<csic_prs_ncsic_rx_signal0_dly_adj::CSIC_PRS_NCSIC_RX_SIGNAL0_DLY_ADJ_SPEC>;
#[doc = "CSIC Parser NCSIC RX Signal0 Delay Adjust Register"]
pub mod csic_prs_ncsic_rx_signal0_dly_adj;
#[doc = "csic_prs_ncsic_rx_signal5_dly_adj register accessor: an alias for `Reg<CSIC_PRS_NCSIC_RX_SIGNAL5_DLY_ADJ_SPEC>`"]
pub type CSIC_PRS_NCSIC_RX_SIGNAL5_DLY_ADJ =
    crate::Reg<csic_prs_ncsic_rx_signal5_dly_adj::CSIC_PRS_NCSIC_RX_SIGNAL5_DLY_ADJ_SPEC>;
#[doc = "CSIC Parser NCSIC RX Signal5 Delay Adjust Register"]
pub mod csic_prs_ncsic_rx_signal5_dly_adj;
#[doc = "csic_prs_ncsic_rx_signal6_dly_adj register accessor: an alias for `Reg<CSIC_PRS_NCSIC_RX_SIGNAL6_DLY_ADJ_SPEC>`"]
pub type CSIC_PRS_NCSIC_RX_SIGNAL6_DLY_ADJ =
    crate::Reg<csic_prs_ncsic_rx_signal6_dly_adj::CSIC_PRS_NCSIC_RX_SIGNAL6_DLY_ADJ_SPEC>;
#[doc = "CSIC Parser NCSIC RX Signal6 Delay Adjust Register"]
pub mod csic_prs_ncsic_rx_signal6_dly_adj;
