Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/Saarthak/Desktop/Academia/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e37b5fd2c7504ae1a64812fbc672ae97 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_adderhardware_behav xil_defaultlib.top_adderhardware xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.vio_1
Compiling module xil_defaultlib.full_adder_1bit
Compiling module xil_defaultlib.top_adder
Compiling module xil_defaultlib.top_adderhardware
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_adderhardware_behav
