// Generated by stratus_hls 19.12-s100  (91710.131054)
// Wed May  5 01:47:16 2021
// from ../DC_Filter.cpp

`timescale 1ps / 1ps

      
module DC_Filter(i_clk, i_rst, i_rgb_busy, i_rgb_vld, i_rgb_data, o_result_busy, o_result_vld, o_result_data, i_rgb_inside_busy, i_rgb_inside_vld, i_rgb_inside_data, o_rgb_inside_busy, o_rgb_inside_vld, o_rgb_inside_data);

      input i_clk;
      input i_rst;
      input i_rgb_vld;
      input [23:0] i_rgb_data;
      input o_result_busy;
      input i_rgb_inside_vld;
      input [23:0] i_rgb_inside_data;
      input o_rgb_inside_busy;
      output i_rgb_busy;
      output o_result_vld;
      output [23:0] o_result_data;
      reg [23:0] o_result_data;
      output i_rgb_inside_busy;
      output o_rgb_inside_vld;
      output [23:0] o_rgb_inside_data;
      reg [23:0] o_rgb_inside_data;
      reg o_rgb_inside_m_req_m_prev_trig_req;
      reg o_rgb_inside_m_unacked_req;
      wire DC_Filter_Xor_1Ux1U_1U_1_4_out1;
      wire DC_Filter_Or_1Ux1U_1U_4_5_out1;
      reg DC_Filter_N_Muxb_1_2_4_4_2376_out1;
      reg i_rgb_inside_m_unvalidated_req;
      wire DC_Filter_gen_busy_r_4_4744_gnew_req_i0;
      wire DC_Filter_gen_busy_r_4_4744_gdiv_i1;
      wire DC_Filter_gen_busy_r_4_4744_gen_busy_0_i_rgb_m_data_is_invalid_next;
      reg o_result_m_req_m_prev_trig_req;
      reg o_result_m_unacked_req;
      wire DC_Filter_Xor_1Ux1U_1U_1_1_out1;
      wire DC_Filter_Or_1Ux1U_1U_4_2_out1;
      reg DC_Filter_N_Muxb_1_2_4_4_7_out1;
      reg i_rgb_m_unvalidated_req;
      wire DC_Filter_gen_busy_r_4_4743_gnew_req_i0;
      wire DC_Filter_gen_busy_r_4_4743_gdiv_i1;
      wire DC_Filter_gen_busy_r_4_4743_gen_busy_0_i_rgb_m_data_is_invalid_next;
      reg[10:0] global_state1_next;
      wire DC_Filter_Equal_2Ux1U_1U_4_2364_out1;
      wire DC_Filter_OrReduction_2U_1U_4_2361_out1;
      wire[3:0] DC_Filter_Mul_2Ux2U_4U_4_2356_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2354_out1;
      wire[3:0] DC_Filter_Mul_2Ux2U_4U_4_2353_out1;
      wire DC_Filter_OrReduction_2U_1U_4_2349_out1;
      wire DC_Filter_Equal_2Ux1U_1U_4_2348_out1;
      reg[1:0] DC_Filter_Equal_2Ux2U_1U_4_2347_in2;
      reg gs_ctrl23;
      reg[1:0] DC_Filter_Add_2Ux1U_2U_4_2346_in2;
      reg gs_ctrl22;
      wire[3:0] DC_Filter_Mul_2Ux2U_4U_4_2336_out1;
      wire[3:0] DC_Filter_Mul_2Ux2U_4U_4_2306_out1;
      reg gs_ctrl21;
      reg gs_ctrl20;
      reg[2:0] gs_ctrl19;
      reg gs_ctrl18;
      reg[11:0] DC_Filter_Add_12Ux1U_12U_4_13_in2;
      reg[1:0] gs_ctrl17;
      reg[11:0] DC_Filter_Add_12Ux12U_12U_4_12_in1;
      reg[8:0] gs_ctrl16;
      reg[11:0] DC_Filter_Add_12Ux12U_12U_4_12_in2;
      reg[11:0] DC_Filter_N_Mux_12_3_2_4_2362_out1;
      reg[2:0] gs_ctrl15;
      wire[11:0] DC_Filter_Mul_9Ux4U_12U_4_11_out1;
      reg[3:0] DC_Filter_Mul_9Ux4U_12U_4_11_in1;
      reg[1:0] gs_ctrl14;
      reg[8:0] DC_Filter_Mul_9Ux4U_12U_4_11_in2;
      reg gs_ctrl13;
      wire[3:0] DC_Filter_Mul_2Ux2U_4U_4_9_out1;
      wire[1:0] DC_Filter_Add_2Ux1U_2U_4_2346_out1;
      reg[1:0] s_reg_1599;
      wire[8:0] DC_Filter_Add_8Ux2U_9U_4_2355_out1;
      wire[11:0] DC_Filter_Add_12Ux12U_12U_4_12_out1;
      wire DC_Filter_Equal_2Ux2U_1U_4_2347_out1;
      reg s_reg_1597;
      wire[3:0] DC_Filter_Add_3Ux2U_4U_4_42_out1;
      wire[2:0] DC_Filter_Add_2Ux2U_3U_4_34_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2337_out1;
      wire[3:0] DC_Filter_Add_4Ux1U_4U_4_2307_out1;
      reg[3:0] s_reg_1596;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2357_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2260_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_10_out1;
      reg[3:0] s_reg_1595;
      reg[1:0] s_reg_1594;
      reg[8:0] s_reg_1592;
      reg[1:0] s_reg_1591;
      reg[11:0] DC_Filter_N_Mux_12_2_1_4_2352_out1;
      reg[11:0] s_reg_1590;
      reg[11:0] DC_Filter_N_Mux_12_2_0_4_2351_out1;
      reg[11:0] s_reg_1589;
      wire[1:0] DC_Filter_Add_2Ux1U_2U_4_2340_out1;
      reg[11:0] DC_Filter_N_Mux_12_2_0_4_2350_out1;
      wire DC_Filter_LessThan_12Ux9U_1U_4_2333_out1;
      reg[11:0] s_reg_1588;
      wire DC_Filter_And_1Ux1U_1U_4_2373_out1;
      wire[2:0] DC_Filter_gen_busy_r_4_4743_out1;
      wire DC_Filter_Not_1U_1U_1_6_out1;
      reg o_rgb_inside_m_req_m_trig_req;
      reg[11:0] s_reg_1593;
      wire[1:0] DC_Filter_Add_2Ux1U_2U_4_52_out1;
      reg[11:0] s_reg_1598;
      wire[1:0] DC_Filter_Add_1Ux1U_2U_4_2258_out1;
      wire[1:0] DC_Filter_Add_2Ux1U_2U_4_2332_out1;
      wire DC_Filter_LessThan_12Ux9U_1U_4_2331_out1;
      wire[11:0] DC_Filter_Add_12Ux1U_12U_4_13_out1;
      wire[1:0] DC_Filter_Add_2Ux1U_2U_4_15_out1;
      wire[1:0] DC_Filter_Add_2Ux1U_2U_4_14_out1;
      reg i_rgb_m_busy_req_0;
      reg[11:0] DC_Filter_N_Mux_12_2_3_4_2367_out1;
      reg[11:0] DC_Filter_N_Mux_12_2_3_4_2368_out1;
      reg[11:0] DC_Filter_N_Mux_12_2_3_4_2369_out1;
      wire[1:0] DC_Filter_Add_2Ux1U_2U_4_2363_out1;
      wire[1:0] DC_Filter_Add_2Ux1U_2U_4_2371_out1;
      wire[1:0] DC_Filter_Add_2Ux1U_2U_4_2370_out1;
      reg[10:0] global_state1;
      reg stall1;
      reg[10:0] global_state_next;
      wire DC_Filter_Equal_2Ux1U_1U_4_4733_out1;
      wire DC_Filter_OrReduction_2U_1U_4_4730_out1;
      wire[3:0] DC_Filter_Mul_2Ux2U_4U_4_4725_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4723_out1;
      wire[3:0] DC_Filter_Mul_2Ux2U_4U_4_4722_out1;
      wire DC_Filter_OrReduction_2U_1U_4_4718_out1;
      wire DC_Filter_Equal_2Ux1U_1U_4_4717_out1;
      reg[1:0] DC_Filter_Equal_2Ux2U_1U_4_4716_in2;
      reg gs_ctrl10;
      reg[1:0] DC_Filter_Add_2Ux1U_2U_4_4715_in2;
      reg gs_ctrl9;
      wire[3:0] DC_Filter_Mul_2Ux2U_4U_4_4705_out1;
      wire[3:0] DC_Filter_Mul_2Ux2U_4U_4_4556_out1;
      reg gs_ctrl8;
      reg gs_ctrl7;
      reg[2:0] gs_ctrl6;
      reg gs_ctrl5;
      reg[11:0] DC_Filter_Add_12Ux1U_12U_4_2382_in2;
      reg[1:0] gs_ctrl4;
      reg[11:0] DC_Filter_Add_12Ux12U_12U_4_2381_in1;
      reg[8:0] gs_ctrl3;
      reg[11:0] DC_Filter_Add_12Ux12U_12U_4_2381_in2;
      reg[11:0] DC_Filter_N_Mux_12_3_2_4_4731_out1;
      reg[2:0] gs_ctrl2;
      wire[11:0] DC_Filter_Mul_9Ux4U_12U_4_2380_out1;
      reg[3:0] DC_Filter_Mul_9Ux4U_12U_4_2380_in1;
      reg[1:0] gs_ctrl1;
      reg[8:0] DC_Filter_Mul_9Ux4U_12U_4_2380_in2;
      reg gs_ctrl0;
      wire[3:0] DC_Filter_Mul_2Ux2U_4U_4_2378_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4726_out1;
      reg[3:0] s_reg_3726;
      wire[8:0] DC_Filter_Add_8Ux2U_9U_4_4724_out1;
      wire[11:0] DC_Filter_Add_12Ux12U_12U_4_2381_out1;
      wire DC_Filter_Equal_2Ux2U_1U_4_4716_out1;
      reg s_reg_3724;
      wire[1:0] DC_Filter_Add_2Ux1U_2U_4_4715_out1;
      reg[1:0] s_reg_3723;
      reg[1:0] s_reg_3722;
      wire[3:0] DC_Filter_Add_3Ux2U_4U_4_2406_out1;
      wire[2:0] DC_Filter_Add_2Ux2U_3U_4_2399_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4706_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4692_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4683_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4674_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4665_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4656_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4647_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4638_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4629_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4620_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4611_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4602_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4593_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4584_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4575_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4566_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4557_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4548_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4539_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4530_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4521_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4512_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4503_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4494_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4485_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4476_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4467_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4458_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4449_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4440_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4431_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4422_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4413_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4404_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4395_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4386_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4377_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4368_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4359_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4350_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4341_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4332_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4323_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4314_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4305_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4296_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4287_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4278_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4269_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4260_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4251_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4242_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4233_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4224_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4215_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4206_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4197_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4188_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4179_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4170_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4161_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4152_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4143_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4134_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4125_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4116_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4107_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4098_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4089_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4080_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4071_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4062_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4053_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4044_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4035_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4026_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4017_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_4008_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3999_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3990_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3981_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3972_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3963_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3954_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3945_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3936_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3927_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3918_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3909_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3900_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3891_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3882_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3873_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3864_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3855_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3846_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3837_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3828_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3819_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3810_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3801_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3792_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3783_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3774_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3765_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3756_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3747_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3738_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3729_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3720_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3711_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3702_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3693_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3684_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3675_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3666_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3657_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3648_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3639_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3630_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3621_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3612_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3603_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3594_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3585_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3576_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3567_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3558_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3549_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3540_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3531_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3522_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3513_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3504_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3495_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3486_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3477_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3468_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3459_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3450_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3441_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3432_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3423_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3414_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3405_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3396_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3387_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3378_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3369_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3360_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3351_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3342_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3333_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3324_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3315_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3306_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3297_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3288_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3279_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3270_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3261_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3252_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3243_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3234_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3225_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3216_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3207_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3198_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3189_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3180_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3171_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3162_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3153_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3144_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3135_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3126_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3117_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3108_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3099_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3090_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3081_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3072_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3063_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3054_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3045_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3036_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3027_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3018_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3009_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_3000_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2991_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2982_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2973_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2964_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2955_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2946_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2937_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2928_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2919_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2910_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2901_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2892_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2883_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2874_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2865_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2856_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2847_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2838_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2829_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2820_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2811_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2802_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2793_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2784_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2775_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2766_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2757_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2748_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2739_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2730_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2721_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2712_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2703_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2694_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2685_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2676_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2667_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2658_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2649_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2640_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2631_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2622_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2613_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2604_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2595_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2586_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2577_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2568_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2559_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2550_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2541_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2532_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2523_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2514_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2505_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2496_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2487_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2478_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2469_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2460_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2451_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2442_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2433_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2424_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2414_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2398_out1;
      wire[3:0] DC_Filter_Add_4Ux1U_4U_4_2392_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2387_out1;
      wire[3:0] DC_Filter_Add_4Ux2U_4U_4_2379_out1;
      reg[3:0] s_reg_3720;
      reg[8:0] s_reg_3719;
      reg[1:0] s_reg_3718;
      reg[11:0] DC_Filter_N_Mux_12_2_1_4_4721_out1;
      reg[11:0] s_reg_3717;
      reg[11:0] DC_Filter_N_Mux_12_2_0_4_4720_out1;
      reg[11:0] s_reg_3716;
      wire[1:0] DC_Filter_Add_2Ux1U_2U_4_4709_out1;
      reg[11:0] DC_Filter_N_Mux_12_2_0_4_4719_out1;
      wire DC_Filter_LessThan_12Ux9U_1U_4_4702_out1;
      reg[11:0] s_reg_3715;
      wire DC_Filter_And_1Ux1U_1U_4_2375_out1;
      wire[2:0] DC_Filter_gen_busy_r_4_4744_out1;
      wire DC_Filter_Not_1U_1U_1_3_out1;
      reg o_result_m_req_m_trig_req;
      reg[11:0] s_reg_3721;
      wire[1:0] DC_Filter_Add_2Ux1U_2U_4_2415_out1;
      reg[11:0] s_reg_3725;
      wire[1:0] DC_Filter_Add_1Ux1U_2U_4_4481_out1;
      wire[1:0] DC_Filter_Add_2Ux1U_2U_4_4701_out1;
      wire DC_Filter_LessThan_12Ux9U_1U_4_4700_out1;
      wire[11:0] DC_Filter_Add_12Ux1U_12U_4_2382_out1;
      wire[1:0] DC_Filter_Add_2Ux1U_2U_4_2384_out1;
      wire[1:0] DC_Filter_Add_2Ux1U_2U_4_2383_out1;
      reg i_rgb_inside_m_busy_req_0;
      reg[11:0] DC_Filter_N_Mux_12_2_3_4_4736_out1;
      reg[11:0] DC_Filter_N_Mux_12_2_3_4_4737_out1;
      reg[11:0] DC_Filter_N_Mux_12_2_3_4_4738_out1;
      wire[1:0] DC_Filter_Add_2Ux1U_2U_4_4732_out1;
      wire[1:0] DC_Filter_Add_2Ux1U_2U_4_4740_out1;
      wire[1:0] DC_Filter_Add_2Ux1U_2U_4_4739_out1;
      reg[10:0] global_state;
      reg stall0;
      reg[7:0] f1_array_rgb_DIN;
      reg f1_array_rgb_CE;
      reg f1_array_rgb_RW;
      reg[11:0] f1_array_rgb_in1;
      wire[7:0] f1_array_rgb_out1;
      wire[3:0] mask1_in1;
      wire[3:0] mask1_out1;
      reg[7:0] f2_array_rgb_DIN;
      reg f2_array_rgb_CE;
      reg f2_array_rgb_RW;
      reg[11:0] f2_array_rgb_in1;
      wire[7:0] f2_array_rgb_out1;
      wire[3:0] mask2_in1;
      wire[3:0] mask2_out1;

         DC_Filter_ROM_9X4_mask2 mask2(
                                   .in1( mask2_in1 ),
                                   .out1( mask2_out1 ),
                                   .clk( i_clk )
                                 );

         DC_Filter_RAM_2322X8_1 f2_array_rgb(
                                  .DIN( f2_array_rgb_DIN ),
                                  .CE( f2_array_rgb_CE ),
                                  .RW( f2_array_rgb_RW ),
                                  .in1( f2_array_rgb_in1 ),
                                  .out1( f2_array_rgb_out1 ),
                                  .clk( i_clk )
                                );

         DC_Filter_ROM_9X4_mask1 mask1(
                                   .in1( mask1_in1 ),
                                   .out1( mask1_out1 ),
                                   .clk( i_clk )
                                 );

         DC_Filter_RAM_2322X8_1 f1_array_rgb(
                                  .DIN( f1_array_rgb_DIN ),
                                  .CE( f1_array_rgb_CE ),
                                  .RW( f1_array_rgb_RW ),
                                  .in1( f1_array_rgb_in1 ),
                                  .out1( f1_array_rgb_out1 ),
                                  .clk( i_clk )
                                );

         // resource: mux_24bx2i0c
         // resource: regr_en_24
         always @(posedge i_clk)
          begin :drive_o_result_data
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     11'd1288, 11'd1292:                      begin
                        o_result_data <= i_rgb_inside_data;
                     end
                     
                     11'd1303:                      begin
                        if (2'd3 == DC_Filter_Add_2Ux1U_2U_4_4732_out1 && (2'd3 == DC_Filter_Add_2Ux1U_2U_4_4740_out1 && 2'd3 == DC_Filter_Add_2Ux1U_2U_4_4739_out1)) begin
                           o_result_data <= {DC_Filter_N_Mux_12_2_3_4_4736_out1[11:4], {DC_Filter_N_Mux_12_2_3_4_4737_out1[11:4], DC_Filter_N_Mux_12_2_3_4_4738_out1[11:4]}};
                        end
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_1bx2i2c
         // resource: regr_en_ss_1
         always @(posedge i_clk)
          begin :drive_i_rgb_inside_m_busy_req_0
            if (i_rst == 1'b0) begin
               i_rgb_inside_m_busy_req_0 <= 1'd1;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state) 

                        11'd0003:                         begin
                           if (9'd258 == DC_Filter_Add_12Ux1U_12U_4_2382_out1[8:0] && (2'd3 == DC_Filter_Add_2Ux1U_2U_4_2384_out1 && 2'd3 == DC_Filter_Add_2Ux1U_2U_4_2383_out1)) begin
                              i_rgb_inside_m_busy_req_0 <= 1'd0;
                           end
                        end
                        
                        11'd1284:                         begin
                           if (2'd2 == DC_Filter_Add_1Ux1U_2U_4_4481_out1 && (2'd3 == DC_Filter_Add_2Ux1U_2U_4_4701_out1 && DC_Filter_LessThan_12Ux9U_1U_4_4700_out1)) begin
                              i_rgb_inside_m_busy_req_0 <= 1'd0;
                           end
                        end
                        
                        11'd1288, 11'd1292:                         begin
                           i_rgb_inside_m_busy_req_0 <= 1'd1;
                        end
                        
                        11'd1291:                         begin
                           if (9'd257 != s_reg_3725[8:0]) begin
                              i_rgb_inside_m_busy_req_0 <= 1'd0;
                           end
                        end
                        
                        11'd1297:                         begin
                           case (DC_Filter_Add_12Ux1U_12U_4_2382_out1[8:0]) 

                              9'd257:                               begin
                                 if (2'd3 != DC_Filter_Add_2Ux1U_2U_4_2415_out1) begin
                                    i_rgb_inside_m_busy_req_0 <= 1'd0;
                                 end
                              end
                              
                              default:                               begin
                                 i_rgb_inside_m_busy_req_0 <= 1'd0;
                              end
                              
                           endcase

                        end
                        
                        11'd1305:                         begin
                           if (9'd256 == DC_Filter_Add_12Ux1U_12U_4_2382_out1[8:0] && 12'd0000 == s_reg_3721) begin
                              i_rgb_inside_m_busy_req_0 <= 1'd0;
                           end
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: regr_en_sc_1
         always @(posedge i_clk)
          begin :drive_o_result_m_req_m_trig_req
            if (i_rst == 1'b0) begin
               o_result_m_req_m_trig_req <= 1'd0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state) 

                        11'd1303:                         begin
                           if (2'd3 == DC_Filter_Add_2Ux1U_2U_4_4732_out1 && (2'd3 == DC_Filter_Add_2Ux1U_2U_4_4740_out1 && 2'd3 == DC_Filter_Add_2Ux1U_2U_4_4739_out1)) begin
                              o_result_m_req_m_trig_req <= DC_Filter_Not_1U_1U_1_3_out1;
                           end
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_1bx3i1c
         always @(DC_Filter_And_1Ux1U_1U_4_2375_out1 or DC_Filter_gen_busy_r_4_4744_out1[0] or global_state)
          begin :drive_stall0
            case (global_state) 

               11'd1288, 11'd1292:                begin
                  stall0 = DC_Filter_gen_busy_r_4_4744_out1[0];
               end
               
               11'd1305:                begin
                  stall0 = DC_Filter_And_1Ux1U_1U_4_2375_out1;
               end
               
               default:                begin
                  stall0 = 1'b0;
               end
               
            endcase

         end

         // resource: mux_12bx2i0c
         // resource: regr_en_sc_12
         always @(posedge i_clk)
          begin :drive_s_reg_3715
            if (i_rst == 1'b0) begin
               s_reg_3715 <= 12'd0000;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state) 

                        11'd1284:                         begin
                           if (2'd2 == DC_Filter_Add_1Ux1U_2U_4_4481_out1 && (2'd3 == DC_Filter_Add_2Ux1U_2U_4_4701_out1 && (!DC_Filter_LessThan_12Ux9U_1U_4_4700_out1 && !DC_Filter_LessThan_12Ux9U_1U_4_4702_out1))) begin
                              /* state1331 */
                              s_reg_3715 <= DC_Filter_N_Mux_12_2_0_4_4719_out1;
                           end
                        end
                        
                        11'd1287:                         begin
                           if (2'd3 == DC_Filter_Add_2Ux1U_2U_4_4709_out1 && 9'd257 == DC_Filter_Add_12Ux1U_12U_4_2382_out1[8:0]) begin
                              /* state1335 */
                              s_reg_3715 <= DC_Filter_N_Mux_12_2_0_4_4719_out1;
                           end
                        end
                        
                        11'd1291:                         begin
                           if (9'd257 == s_reg_3725[8:0]) begin
                              /* state1334 */
                              s_reg_3715 <= DC_Filter_N_Mux_12_2_0_4_4719_out1;
                           end
                        end
                        
                        11'd1297:                         begin
                           if (9'd257 == DC_Filter_Add_12Ux1U_12U_4_2382_out1[8:0] && 2'd3 == DC_Filter_Add_2Ux1U_2U_4_2415_out1) begin
                              /* state1332 */
                              s_reg_3715 <= DC_Filter_N_Mux_12_2_0_4_4719_out1;
                           end
                        end
                        
                        11'd1298:                         begin
                           /* state1336 */
                           s_reg_3715 <= DC_Filter_N_Mux_12_2_0_4_4719_out1;
                        end
                        
                        11'd1303:                         begin
                           /* state1349 */
                           s_reg_3715 <= DC_Filter_N_Mux_12_2_3_4_4736_out1;
                        end
                        
                        11'd1305:                         begin
                           if (9'd256 != DC_Filter_Add_12Ux1U_12U_4_2382_out1[8:0]) begin
                              /* state1333 */
                              s_reg_3715 <= DC_Filter_N_Mux_12_2_0_4_4719_out1;
                           end
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_12bx2i0c
         // resource: regr_en_sc_12
         always @(posedge i_clk)
          begin :drive_s_reg_3716
            if (i_rst == 1'b0) begin
               s_reg_3716 <= 12'd0000;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state) 

                        11'd1284:                         begin
                           if (2'd2 == DC_Filter_Add_1Ux1U_2U_4_4481_out1 && (2'd3 == DC_Filter_Add_2Ux1U_2U_4_4701_out1 && (!DC_Filter_LessThan_12Ux9U_1U_4_4700_out1 && !DC_Filter_LessThan_12Ux9U_1U_4_4702_out1))) begin
                              s_reg_3716 <= DC_Filter_N_Mux_12_2_0_4_4720_out1;
                           end
                        end
                        
                        11'd1287:                         begin
                           if (2'd3 == DC_Filter_Add_2Ux1U_2U_4_4709_out1 && 9'd257 == DC_Filter_Add_12Ux1U_12U_4_2382_out1[8:0]) begin
                              s_reg_3716 <= DC_Filter_N_Mux_12_2_0_4_4720_out1;
                           end
                        end
                        
                        11'd1291:                         begin
                           if (9'd257 == s_reg_3725[8:0]) begin
                              s_reg_3716 <= DC_Filter_N_Mux_12_2_0_4_4720_out1;
                           end
                        end
                        
                        11'd1297:                         begin
                           if (9'd257 == DC_Filter_Add_12Ux1U_12U_4_2382_out1[8:0] && 2'd3 == DC_Filter_Add_2Ux1U_2U_4_2415_out1) begin
                              s_reg_3716 <= DC_Filter_N_Mux_12_2_0_4_4720_out1;
                           end
                        end
                        
                        11'd1298:                         begin
                           s_reg_3716 <= DC_Filter_N_Mux_12_2_0_4_4720_out1;
                        end
                        
                        11'd1303:                         begin
                           s_reg_3716 <= DC_Filter_N_Mux_12_2_3_4_4737_out1;
                        end
                        
                        11'd1305:                         begin
                           if (9'd256 != DC_Filter_Add_12Ux1U_12U_4_2382_out1[8:0]) begin
                              s_reg_3716 <= DC_Filter_N_Mux_12_2_0_4_4720_out1;
                           end
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_12bx2i0c
         // resource: regr_en_sc_12
         always @(posedge i_clk)
          begin :drive_s_reg_3717
            if (i_rst == 1'b0) begin
               s_reg_3717 <= 12'd0000;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state) 

                        11'd1284:                         begin
                           if (2'd2 == DC_Filter_Add_1Ux1U_2U_4_4481_out1 && (2'd3 == DC_Filter_Add_2Ux1U_2U_4_4701_out1 && (!DC_Filter_LessThan_12Ux9U_1U_4_4700_out1 && !DC_Filter_LessThan_12Ux9U_1U_4_4702_out1))) begin
                              s_reg_3717 <= DC_Filter_N_Mux_12_2_1_4_4721_out1;
                           end
                        end
                        
                        11'd1287:                         begin
                           if (2'd3 == DC_Filter_Add_2Ux1U_2U_4_4709_out1 && 9'd257 == DC_Filter_Add_12Ux1U_12U_4_2382_out1[8:0]) begin
                              s_reg_3717 <= DC_Filter_N_Mux_12_2_1_4_4721_out1;
                           end
                        end
                        
                        11'd1291:                         begin
                           if (9'd257 == s_reg_3725[8:0]) begin
                              s_reg_3717 <= DC_Filter_N_Mux_12_2_1_4_4721_out1;
                           end
                        end
                        
                        11'd1297:                         begin
                           if (9'd257 == DC_Filter_Add_12Ux1U_12U_4_2382_out1[8:0] && 2'd3 == DC_Filter_Add_2Ux1U_2U_4_2415_out1) begin
                              s_reg_3717 <= DC_Filter_N_Mux_12_2_1_4_4721_out1;
                           end
                        end
                        
                        11'd1298:                         begin
                           s_reg_3717 <= DC_Filter_N_Mux_12_2_1_4_4721_out1;
                        end
                        
                        11'd1303:                         begin
                           s_reg_3717 <= DC_Filter_N_Mux_12_2_3_4_4738_out1;
                        end
                        
                        11'd1305:                         begin
                           if (9'd256 != DC_Filter_Add_12Ux1U_12U_4_2382_out1[8:0]) begin
                              s_reg_3717 <= DC_Filter_N_Mux_12_2_1_4_4721_out1;
                           end
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_2bx6i2c
         // resource: regr_en_sc_2
         always @(posedge i_clk)
          begin :drive_s_reg_3718
            if (i_rst == 1'b0) begin
               s_reg_3718 <= 2'd0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state) 

                        11'd0003:                         begin
                           if (9'd258 == DC_Filter_Add_12Ux1U_12U_4_2382_out1[8:0] && 2'd3 == DC_Filter_Add_2Ux1U_2U_4_2384_out1) begin
                              /* state8 */
                              case (DC_Filter_Add_2Ux1U_2U_4_2383_out1) 

                                 2'd3:                                  begin
                                    s_reg_3718 <= 2'd1;
                                 end
                                 
                                 default:                                  begin
                                    s_reg_3718 <= DC_Filter_Add_2Ux1U_2U_4_2383_out1;
                                 end
                                 
                              endcase

                           end
                        end
                        
                        11'd1284:                         begin
                           if (2'd2 == DC_Filter_Add_1Ux1U_2U_4_4481_out1) begin
                              case (DC_Filter_Add_2Ux1U_2U_4_4701_out1) 

                                 2'd3:                                  begin
                                    s_reg_3718 <= 2'd0;
                                 end
                                 
                                 default:                                  begin
                                    s_reg_3718 <= DC_Filter_Add_2Ux1U_2U_4_4701_out1;
                                 end
                                 
                              endcase

                           end
                        end
                        
                        11'd1287, 11'd1291, 11'd1298:                         begin
                           s_reg_3718 <= 2'd0;
                        end
                        
                        11'd1297:                         begin
                           if (9'd257 == DC_Filter_Add_12Ux1U_12U_4_2382_out1[8:0]) begin
                              case (DC_Filter_Add_2Ux1U_2U_4_2415_out1) 

                                 2'd3:                                  begin
                                    s_reg_3718 <= 2'd0;
                                 end
                                 
                                 default:                                  begin
                                    s_reg_3718 <= DC_Filter_Add_2Ux1U_2U_4_2415_out1;
                                 end
                                 
                              endcase

                           end
                        end
                        
                        11'd1303:                         begin
                           if (2'd3 == DC_Filter_Add_2Ux1U_2U_4_4732_out1) begin
                              case (DC_Filter_Add_2Ux1U_2U_4_4740_out1) 

                                 2'd3:                                  begin
                                    if (2'd3 != DC_Filter_Add_2Ux1U_2U_4_4739_out1) begin
                                       s_reg_3718 <= 2'd0;
                                    end
                                 end
                                 
                                 default:                                  begin
                                    s_reg_3718 <= DC_Filter_Add_2Ux1U_2U_4_4740_out1;
                                 end
                                 
                              endcase

                           end
                        end
                        
                        11'd1305:                         begin
                           /* state1357 */
                           case (DC_Filter_Add_12Ux1U_12U_4_2382_out1[8:0]) 

                              9'd256:                               begin
                                 case (s_reg_3721) 

                                    12'd0000:                                     begin
                                       s_reg_3718 <= 2'd1;
                                    end
                                    
                                    default:                                     begin
                                       s_reg_3718 <= 2'd0;
                                    end
                                    
                                 endcase

                              end
                              
                              default:                               begin
                                 s_reg_3718 <= 2'd0;
                              end
                              
                           endcase

                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_9bx6i2c
         // resource: regr_en_sc_9
         always @(posedge i_clk)
          begin :drive_s_reg_3719
            if (i_rst == 1'b0) begin
               s_reg_3719 <= 9'd000;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state) 

                        11'd0003:                         begin
                           case (DC_Filter_Add_12Ux1U_12U_4_2382_out1[8:0]) 

                              9'd258:                               begin
                                 case (DC_Filter_Add_2Ux1U_2U_4_2384_out1) 

                                    2'd3:                                     begin
                                       /* state8 */
                                       case (DC_Filter_Add_2Ux1U_2U_4_2383_out1) 

                                          2'd3:                                           begin
                                             s_reg_3719 <= 9'd001;
                                          end
                                          
                                          default:                                           begin
                                             s_reg_3719 <= 9'd000;
                                          end
                                          
                                       endcase

                                    end
                                    
                                    default:                                     begin
                                       s_reg_3719 <= 9'd000;
                                    end
                                    
                                 endcase

                              end
                              
                              default:                               begin
                                 s_reg_3719 <= DC_Filter_Add_12Ux1U_12U_4_2382_out1[8:0];
                              end
                              
                           endcase

                        end
                        
                        11'd0007, 11'd0012, 11'd0017, 11'd0022, 11'd0027, 11'd0032, 11'd0037, 11'd0042, 11'd0047, 11'd0052, 11'd0057, 11'd0062, 11'd0067, 11'd0072, 11'd0077, 11'd0082, 11'd0087, 11'd0092, 11'd0097, 11'd0102, 11'd0107, 11'd0112, 11'd0117, 11'd0122, 11'd0127, 11'd0132, 11'd0137, 11'd0142, 11'd0147, 11'd0152, 11'd0157, 11'd0162, 11'd0167, 11'd0172, 11'd0177, 11'd0182, 11'd0187, 11'd0192, 11'd0197, 11'd0202, 11'd0207, 11'd0212, 11'd0217, 11'd0222, 11'd0227, 11'd0232, 11'd0237, 
11'd0242
                        , 11'd0247, 11'd0252, 11'd0257, 11'd0262, 11'd0267, 11'd0272, 11'd0277, 11'd0282, 11'd0287, 11'd0292, 11'd0297, 11'd0302, 11'd0307, 11'd0312, 11'd0317, 11'd0322, 11'd0327, 11'd0332, 11'd0337, 11'd0342, 11'd0347, 11'd0352, 11'd0357, 11'd0362, 11'd0367, 11'd0372, 11'd0377, 11'd0382, 11'd0387, 11'd0392, 11'd0397, 11'd0402, 11'd0407, 11'd0412, 11'd0417, 11'd0422, 11'd0427, 11'd0432, 11'd0437, 11'd0442, 11'd0447, 11'd0452, 11'd0457, 11'd0462, 11'd0467, 11'd0472, 11'd0477, 
11'd0482
                        , 11'd0487, 11'd0492, 11'd0497, 11'd0502, 11'd0507, 11'd0512, 11'd0517, 11'd0522, 11'd0527, 11'd0532, 11'd0537, 11'd0542, 11'd0547, 11'd0552, 11'd0557, 11'd0562, 11'd0567, 11'd0572, 11'd0577, 11'd0582, 11'd0587, 11'd0592, 11'd0597, 11'd0602, 11'd0607, 11'd0612, 11'd0617, 11'd0622, 11'd0627, 11'd0632, 11'd0637, 11'd0642, 11'd0647, 11'd0652, 11'd0657, 11'd0662, 11'd0667, 11'd0672, 11'd0677, 11'd0682, 11'd0687, 11'd0692, 11'd0697, 11'd0702, 11'd0707, 11'd0712, 11'd0717, 
11'd0722
                        , 11'd0727, 11'd0732, 11'd0737, 11'd0742, 11'd0747, 11'd0752, 11'd0757, 11'd0762, 11'd0767, 11'd0772, 11'd0777, 11'd0782, 11'd0787, 11'd0792, 11'd0797, 11'd0802, 11'd0807, 11'd0812, 11'd0817, 11'd0822, 11'd0827, 11'd0832, 11'd0837, 11'd0842, 11'd0847, 11'd0852, 11'd0857, 11'd0862, 11'd0867, 11'd0872, 11'd0877, 11'd0882, 11'd0887, 11'd0892, 11'd0897, 11'd0902, 11'd0907, 11'd0912, 11'd0917, 11'd0922, 11'd0927, 11'd0932, 11'd0937, 11'd0942, 11'd0947, 11'd0952, 11'd0957, 
11'd0962
                        , 11'd0967, 11'd0972, 11'd0977, 11'd0982, 11'd0987, 11'd0992, 11'd0997, 11'd1002, 11'd1007, 11'd1012, 11'd1017, 11'd1022, 11'd1027, 11'd1032, 11'd1037, 11'd1042, 11'd1047, 11'd1052, 11'd1057, 11'd1062, 11'd1067, 11'd1072, 11'd1077, 11'd1082, 11'd1087, 11'd1092, 11'd1097, 11'd1102, 11'd1107, 11'd1112, 11'd1117, 11'd1122, 11'd1127, 11'd1132, 11'd1137, 11'd1142, 11'd1147, 11'd1152, 11'd1157, 11'd1162, 11'd1167, 11'd1172, 11'd1177, 11'd1182, 11'd1187, 11'd1192, 11'd1197, 
11'd1202
                        , 11'd1207, 11'd1212, 11'd1217, 11'd1222, 11'd1227, 11'd1232, 11'd1237, 11'd1242, 11'd1247, 11'd1252, 11'd1257, 11'd1262, 11'd1267, 11'd1272, 11'd1277, 11'd1282:                         begin
                           s_reg_3719 <= {1'b0, f2_array_rgb_out1};
                        end
                        
                        11'd1284:                         begin
                           if (DC_Filter_LessThan_12Ux9U_1U_4_4700_out1) begin
                              s_reg_3719 <= 9'd001;
                           end
                           else begin
                              s_reg_3719 <= {8'b00000000, DC_Filter_LessThan_12Ux9U_1U_4_4702_out1};
                           end
                        end
                        
                        11'd1287:                         begin
                           if (2'd3 == DC_Filter_Add_2Ux1U_2U_4_4709_out1) begin
                              case (DC_Filter_Add_12Ux1U_12U_4_2382_out1[8:0]) 

                                 9'd257:                                  begin
                                    s_reg_3719 <= 9'd000;
                                 end
                                 
                                 default:                                  begin
                                    s_reg_3719 <= DC_Filter_Add_12Ux1U_12U_4_2382_out1[8:0];
                                 end
                                 
                              endcase

                           end
                        end
                        
                        11'd1291:                         begin
                           case (s_reg_3725[8:0]) 

                              9'd257:                               begin
                                 s_reg_3719 <= 9'd000;
                              end
                              
                              default:                               begin
                                 s_reg_3719 <= s_reg_3725[8:0];
                              end
                              
                           endcase

                        end
                        
                        11'd1297:                         begin
                           case (DC_Filter_Add_12Ux1U_12U_4_2382_out1[8:0]) 

                              9'd257:                               begin
                                 case (DC_Filter_Add_2Ux1U_2U_4_2415_out1) 

                                    2'd3:                                     begin
                                       s_reg_3719 <= 9'd000;
                                    end
                                    
                                    default:                                     begin
                                       s_reg_3719 <= 9'd001;
                                    end
                                    
                                 endcase

                              end
                              
                              default:                               begin
                                 s_reg_3719 <= DC_Filter_Add_12Ux1U_12U_4_2382_out1[8:0];
                              end
                              
                           endcase

                        end
                        
                        11'd1305:                         begin
                           /* state1357 */
                           case (DC_Filter_Add_12Ux1U_12U_4_2382_out1[8:0]) 

                              9'd256:                               begin
                                 s_reg_3719 <= 9'd001;
                              end
                              
                              default:                               begin
                                 s_reg_3719 <= DC_Filter_Add_12Ux1U_12U_4_2382_out1[8:0];
                              end
                              
                           endcase

                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_4bx262i0c
         // resource: regr_en_4
         always @(posedge i_clk)
          begin :drive_s_reg_3720
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     11'd0001:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2379_out1;
                     end
                     
                     11'd0005:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2387_out1;
                     end
                     
                     11'd0007, 11'd0012, 11'd0017, 11'd0022, 11'd0027, 11'd0032, 11'd0037, 11'd0042, 11'd0047, 11'd0052, 11'd0057, 11'd0062, 11'd0067, 11'd0072, 11'd0077, 11'd0082, 11'd0087, 11'd0092, 11'd0097, 11'd0102, 11'd0107, 11'd0112, 11'd0117, 11'd0122, 11'd0127, 11'd0132, 11'd0137, 11'd0142, 11'd0147, 11'd0152, 11'd0157, 11'd0162, 11'd0167, 11'd0172, 11'd0177, 11'd0182, 11'd0187, 11'd0192, 11'd0197, 11'd0202, 11'd0207, 11'd0212, 11'd0217, 11'd0222, 11'd0227, 11'd0232, 11'd0237, 11'd0242
, 
                     11'd0247, 11'd0252, 11'd0257, 11'd0262, 11'd0267, 11'd0272, 11'd0277, 11'd0282, 11'd0287, 11'd0292, 11'd0297, 11'd0302, 11'd0307, 11'd0312, 11'd0317, 11'd0322, 11'd0327, 11'd0332, 11'd0337, 11'd0342, 11'd0347, 11'd0352, 11'd0357, 11'd0362, 11'd0367, 11'd0372, 11'd0377, 11'd0382, 11'd0387, 11'd0392, 11'd0397, 11'd0402, 11'd0407, 11'd0412, 11'd0417, 11'd0422, 11'd0427, 11'd0432, 11'd0437, 11'd0442, 11'd0447, 11'd0452, 11'd0457, 11'd0462, 11'd0467, 11'd0472, 11'd0477, 11'd0482
, 
                     11'd0487, 11'd0492, 11'd0497, 11'd0502, 11'd0507, 11'd0512, 11'd0517, 11'd0522, 11'd0527, 11'd0532, 11'd0537, 11'd0542, 11'd0547, 11'd0552, 11'd0557, 11'd0562, 11'd0567, 11'd0572, 11'd0577, 11'd0582, 11'd0587, 11'd0592, 11'd0597, 11'd0602, 11'd0607, 11'd0612, 11'd0617, 11'd0622, 11'd0627, 11'd0632, 11'd0637, 11'd0642, 11'd0647, 11'd0652, 11'd0657, 11'd0662, 11'd0667, 11'd0672, 11'd0677, 11'd0682, 11'd0687, 11'd0692, 11'd0697, 11'd0702, 11'd0707, 11'd0712, 11'd0717, 11'd0722
, 
                     11'd0727, 11'd0732, 11'd0737, 11'd0742, 11'd0747, 11'd0752, 11'd0757, 11'd0762, 11'd0767, 11'd0772, 11'd0777, 11'd0782, 11'd0787, 11'd0792, 11'd0797, 11'd0802, 11'd0807, 11'd0812, 11'd0817, 11'd0822, 11'd0827, 11'd0832, 11'd0837, 11'd0842, 11'd0847, 11'd0852, 11'd0857, 11'd0862, 11'd0867, 11'd0872, 11'd0877, 11'd0882, 11'd0887, 11'd0892, 11'd0897, 11'd0902, 11'd0907, 11'd0912, 11'd0917, 11'd0922, 11'd0927, 11'd0932, 11'd0937, 11'd0942, 11'd0947, 11'd0952, 11'd0957, 11'd0962
, 
                     11'd0967, 11'd0972, 11'd0977, 11'd0982, 11'd0987, 11'd0992, 11'd0997, 11'd1002, 11'd1007, 11'd1012, 11'd1017, 11'd1022, 11'd1027, 11'd1032, 11'd1037, 11'd1042, 11'd1047, 11'd1052, 11'd1057, 11'd1062, 11'd1067, 11'd1072, 11'd1077, 11'd1082, 11'd1087, 11'd1092, 11'd1097, 11'd1102, 11'd1107, 11'd1112, 11'd1117, 11'd1122, 11'd1127, 11'd1132, 11'd1137, 11'd1142, 11'd1147, 11'd1152, 11'd1157, 11'd1162, 11'd1167, 11'd1172, 11'd1177, 11'd1182, 11'd1187, 11'd1192, 11'd1197, 11'd1202
, 
                     11'd1207, 11'd1212, 11'd1217, 11'd1222, 11'd1227, 11'd1232, 11'd1237, 11'd1242, 11'd1247, 11'd1252, 11'd1257, 11'd1262, 11'd1267, 11'd1272, 11'd1277, 11'd1282:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux1U_4U_4_2392_out1;
                     end
                     
                     11'd0010:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2398_out1;
                     end
                     
                     11'd0015:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2414_out1;
                     end
                     
                     11'd0020:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2424_out1;
                     end
                     
                     11'd0025:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2433_out1;
                     end
                     
                     11'd0030:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2442_out1;
                     end
                     
                     11'd0035:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2451_out1;
                     end
                     
                     11'd0040:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2460_out1;
                     end
                     
                     11'd0045:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2469_out1;
                     end
                     
                     11'd0050:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2478_out1;
                     end
                     
                     11'd0055:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2487_out1;
                     end
                     
                     11'd0060:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2496_out1;
                     end
                     
                     11'd0065:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2505_out1;
                     end
                     
                     11'd0070:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2514_out1;
                     end
                     
                     11'd0075:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2523_out1;
                     end
                     
                     11'd0080:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2532_out1;
                     end
                     
                     11'd0085:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2541_out1;
                     end
                     
                     11'd0090:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2550_out1;
                     end
                     
                     11'd0095:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2559_out1;
                     end
                     
                     11'd0100:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2568_out1;
                     end
                     
                     11'd0105:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2577_out1;
                     end
                     
                     11'd0110:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2586_out1;
                     end
                     
                     11'd0115:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2595_out1;
                     end
                     
                     11'd0120:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2604_out1;
                     end
                     
                     11'd0125:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2613_out1;
                     end
                     
                     11'd0130:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2622_out1;
                     end
                     
                     11'd0135:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2631_out1;
                     end
                     
                     11'd0140:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2640_out1;
                     end
                     
                     11'd0145:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2649_out1;
                     end
                     
                     11'd0150:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2658_out1;
                     end
                     
                     11'd0155:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2667_out1;
                     end
                     
                     11'd0160:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2676_out1;
                     end
                     
                     11'd0165:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2685_out1;
                     end
                     
                     11'd0170:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2694_out1;
                     end
                     
                     11'd0175:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2703_out1;
                     end
                     
                     11'd0180:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2712_out1;
                     end
                     
                     11'd0185:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2721_out1;
                     end
                     
                     11'd0190:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2730_out1;
                     end
                     
                     11'd0195:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2739_out1;
                     end
                     
                     11'd0200:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2748_out1;
                     end
                     
                     11'd0205:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2757_out1;
                     end
                     
                     11'd0210:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2766_out1;
                     end
                     
                     11'd0215:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2775_out1;
                     end
                     
                     11'd0220:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2784_out1;
                     end
                     
                     11'd0225:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2793_out1;
                     end
                     
                     11'd0230:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2802_out1;
                     end
                     
                     11'd0235:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2811_out1;
                     end
                     
                     11'd0240:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2820_out1;
                     end
                     
                     11'd0245:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2829_out1;
                     end
                     
                     11'd0250:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2838_out1;
                     end
                     
                     11'd0255:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2847_out1;
                     end
                     
                     11'd0260:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2856_out1;
                     end
                     
                     11'd0265:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2865_out1;
                     end
                     
                     11'd0270:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2874_out1;
                     end
                     
                     11'd0275:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2883_out1;
                     end
                     
                     11'd0280:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2892_out1;
                     end
                     
                     11'd0285:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2901_out1;
                     end
                     
                     11'd0290:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2910_out1;
                     end
                     
                     11'd0295:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2919_out1;
                     end
                     
                     11'd0300:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2928_out1;
                     end
                     
                     11'd0305:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2937_out1;
                     end
                     
                     11'd0310:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2946_out1;
                     end
                     
                     11'd0315:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2955_out1;
                     end
                     
                     11'd0320:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2964_out1;
                     end
                     
                     11'd0325:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2973_out1;
                     end
                     
                     11'd0330:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2982_out1;
                     end
                     
                     11'd0335:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_2991_out1;
                     end
                     
                     11'd0340:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3000_out1;
                     end
                     
                     11'd0345:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3009_out1;
                     end
                     
                     11'd0350:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3018_out1;
                     end
                     
                     11'd0355:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3027_out1;
                     end
                     
                     11'd0360:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3036_out1;
                     end
                     
                     11'd0365:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3045_out1;
                     end
                     
                     11'd0370:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3054_out1;
                     end
                     
                     11'd0375:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3063_out1;
                     end
                     
                     11'd0380:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3072_out1;
                     end
                     
                     11'd0385:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3081_out1;
                     end
                     
                     11'd0390:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3090_out1;
                     end
                     
                     11'd0395:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3099_out1;
                     end
                     
                     11'd0400:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3108_out1;
                     end
                     
                     11'd0405:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3117_out1;
                     end
                     
                     11'd0410:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3126_out1;
                     end
                     
                     11'd0415:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3135_out1;
                     end
                     
                     11'd0420:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3144_out1;
                     end
                     
                     11'd0425:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3153_out1;
                     end
                     
                     11'd0430:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3162_out1;
                     end
                     
                     11'd0435:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3171_out1;
                     end
                     
                     11'd0440:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3180_out1;
                     end
                     
                     11'd0445:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3189_out1;
                     end
                     
                     11'd0450:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3198_out1;
                     end
                     
                     11'd0455:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3207_out1;
                     end
                     
                     11'd0460:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3216_out1;
                     end
                     
                     11'd0465:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3225_out1;
                     end
                     
                     11'd0470:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3234_out1;
                     end
                     
                     11'd0475:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3243_out1;
                     end
                     
                     11'd0480:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3252_out1;
                     end
                     
                     11'd0485:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3261_out1;
                     end
                     
                     11'd0490:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3270_out1;
                     end
                     
                     11'd0495:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3279_out1;
                     end
                     
                     11'd0500:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3288_out1;
                     end
                     
                     11'd0505:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3297_out1;
                     end
                     
                     11'd0510:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3306_out1;
                     end
                     
                     11'd0515:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3315_out1;
                     end
                     
                     11'd0520:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3324_out1;
                     end
                     
                     11'd0525:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3333_out1;
                     end
                     
                     11'd0530:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3342_out1;
                     end
                     
                     11'd0535:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3351_out1;
                     end
                     
                     11'd0540:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3360_out1;
                     end
                     
                     11'd0545:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3369_out1;
                     end
                     
                     11'd0550:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3378_out1;
                     end
                     
                     11'd0555:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3387_out1;
                     end
                     
                     11'd0560:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3396_out1;
                     end
                     
                     11'd0565:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3405_out1;
                     end
                     
                     11'd0570:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3414_out1;
                     end
                     
                     11'd0575:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3423_out1;
                     end
                     
                     11'd0580:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3432_out1;
                     end
                     
                     11'd0585:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3441_out1;
                     end
                     
                     11'd0590:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3450_out1;
                     end
                     
                     11'd0595:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3459_out1;
                     end
                     
                     11'd0600:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3468_out1;
                     end
                     
                     11'd0605:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3477_out1;
                     end
                     
                     11'd0610:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3486_out1;
                     end
                     
                     11'd0615:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3495_out1;
                     end
                     
                     11'd0620:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3504_out1;
                     end
                     
                     11'd0625:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3513_out1;
                     end
                     
                     11'd0630:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3522_out1;
                     end
                     
                     11'd0635:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3531_out1;
                     end
                     
                     11'd0640:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3540_out1;
                     end
                     
                     11'd0645:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3549_out1;
                     end
                     
                     11'd0650:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3558_out1;
                     end
                     
                     11'd0655:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3567_out1;
                     end
                     
                     11'd0660:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3576_out1;
                     end
                     
                     11'd0665:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3585_out1;
                     end
                     
                     11'd0670:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3594_out1;
                     end
                     
                     11'd0675:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3603_out1;
                     end
                     
                     11'd0680:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3612_out1;
                     end
                     
                     11'd0685:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3621_out1;
                     end
                     
                     11'd0690:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3630_out1;
                     end
                     
                     11'd0695:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3639_out1;
                     end
                     
                     11'd0700:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3648_out1;
                     end
                     
                     11'd0705:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3657_out1;
                     end
                     
                     11'd0710:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3666_out1;
                     end
                     
                     11'd0715:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3675_out1;
                     end
                     
                     11'd0720:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3684_out1;
                     end
                     
                     11'd0725:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3693_out1;
                     end
                     
                     11'd0730:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3702_out1;
                     end
                     
                     11'd0735:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3711_out1;
                     end
                     
                     11'd0740:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3720_out1;
                     end
                     
                     11'd0745:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3729_out1;
                     end
                     
                     11'd0750:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3738_out1;
                     end
                     
                     11'd0755:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3747_out1;
                     end
                     
                     11'd0760:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3756_out1;
                     end
                     
                     11'd0765:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3765_out1;
                     end
                     
                     11'd0770:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3774_out1;
                     end
                     
                     11'd0775:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3783_out1;
                     end
                     
                     11'd0780:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3792_out1;
                     end
                     
                     11'd0785:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3801_out1;
                     end
                     
                     11'd0790:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3810_out1;
                     end
                     
                     11'd0795:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3819_out1;
                     end
                     
                     11'd0800:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3828_out1;
                     end
                     
                     11'd0805:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3837_out1;
                     end
                     
                     11'd0810:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3846_out1;
                     end
                     
                     11'd0815:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3855_out1;
                     end
                     
                     11'd0820:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3864_out1;
                     end
                     
                     11'd0825:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3873_out1;
                     end
                     
                     11'd0830:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3882_out1;
                     end
                     
                     11'd0835:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3891_out1;
                     end
                     
                     11'd0840:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3900_out1;
                     end
                     
                     11'd0845:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3909_out1;
                     end
                     
                     11'd0850:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3918_out1;
                     end
                     
                     11'd0855:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3927_out1;
                     end
                     
                     11'd0860:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3936_out1;
                     end
                     
                     11'd0865:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3945_out1;
                     end
                     
                     11'd0870:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3954_out1;
                     end
                     
                     11'd0875:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3963_out1;
                     end
                     
                     11'd0880:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3972_out1;
                     end
                     
                     11'd0885:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3981_out1;
                     end
                     
                     11'd0890:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3990_out1;
                     end
                     
                     11'd0895:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_3999_out1;
                     end
                     
                     11'd0900:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4008_out1;
                     end
                     
                     11'd0905:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4017_out1;
                     end
                     
                     11'd0910:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4026_out1;
                     end
                     
                     11'd0915:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4035_out1;
                     end
                     
                     11'd0920:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4044_out1;
                     end
                     
                     11'd0925:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4053_out1;
                     end
                     
                     11'd0930:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4062_out1;
                     end
                     
                     11'd0935:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4071_out1;
                     end
                     
                     11'd0940:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4080_out1;
                     end
                     
                     11'd0945:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4089_out1;
                     end
                     
                     11'd0950:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4098_out1;
                     end
                     
                     11'd0955:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4107_out1;
                     end
                     
                     11'd0960:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4116_out1;
                     end
                     
                     11'd0965:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4125_out1;
                     end
                     
                     11'd0970:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4134_out1;
                     end
                     
                     11'd0975:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4143_out1;
                     end
                     
                     11'd0980:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4152_out1;
                     end
                     
                     11'd0985:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4161_out1;
                     end
                     
                     11'd0990:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4170_out1;
                     end
                     
                     11'd0995:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4179_out1;
                     end
                     
                     11'd1000:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4188_out1;
                     end
                     
                     11'd1005:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4197_out1;
                     end
                     
                     11'd1010:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4206_out1;
                     end
                     
                     11'd1015:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4215_out1;
                     end
                     
                     11'd1020:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4224_out1;
                     end
                     
                     11'd1025:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4233_out1;
                     end
                     
                     11'd1030:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4242_out1;
                     end
                     
                     11'd1035:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4251_out1;
                     end
                     
                     11'd1040:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4260_out1;
                     end
                     
                     11'd1045:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4269_out1;
                     end
                     
                     11'd1050:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4278_out1;
                     end
                     
                     11'd1055:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4287_out1;
                     end
                     
                     11'd1060:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4296_out1;
                     end
                     
                     11'd1065:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4305_out1;
                     end
                     
                     11'd1070:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4314_out1;
                     end
                     
                     11'd1075:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4323_out1;
                     end
                     
                     11'd1080:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4332_out1;
                     end
                     
                     11'd1085:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4341_out1;
                     end
                     
                     11'd1090:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4350_out1;
                     end
                     
                     11'd1095:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4359_out1;
                     end
                     
                     11'd1100:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4368_out1;
                     end
                     
                     11'd1105:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4377_out1;
                     end
                     
                     11'd1110:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4386_out1;
                     end
                     
                     11'd1115:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4395_out1;
                     end
                     
                     11'd1120:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4404_out1;
                     end
                     
                     11'd1125:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4413_out1;
                     end
                     
                     11'd1130:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4422_out1;
                     end
                     
                     11'd1135:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4431_out1;
                     end
                     
                     11'd1140:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4440_out1;
                     end
                     
                     11'd1145:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4449_out1;
                     end
                     
                     11'd1150:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4458_out1;
                     end
                     
                     11'd1155:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4467_out1;
                     end
                     
                     11'd1160:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4476_out1;
                     end
                     
                     11'd1165:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4485_out1;
                     end
                     
                     11'd1170:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4494_out1;
                     end
                     
                     11'd1175:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4503_out1;
                     end
                     
                     11'd1180:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4512_out1;
                     end
                     
                     11'd1185:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4521_out1;
                     end
                     
                     11'd1190:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4530_out1;
                     end
                     
                     11'd1195:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4539_out1;
                     end
                     
                     11'd1200:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4548_out1;
                     end
                     
                     11'd1205:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4557_out1;
                     end
                     
                     11'd1210:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4566_out1;
                     end
                     
                     11'd1215:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4575_out1;
                     end
                     
                     11'd1220:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4584_out1;
                     end
                     
                     11'd1225:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4593_out1;
                     end
                     
                     11'd1230:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4602_out1;
                     end
                     
                     11'd1235:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4611_out1;
                     end
                     
                     11'd1240:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4620_out1;
                     end
                     
                     11'd1245:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4629_out1;
                     end
                     
                     11'd1250:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4638_out1;
                     end
                     
                     11'd1255:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4647_out1;
                     end
                     
                     11'd1260:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4656_out1;
                     end
                     
                     11'd1265:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4665_out1;
                     end
                     
                     11'd1270:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4674_out1;
                     end
                     
                     11'd1275:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4683_out1;
                     end
                     
                     11'd1280:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4692_out1;
                     end
                     
                     11'd1285:                      begin
                        s_reg_3720 <= DC_Filter_Add_4Ux2U_4U_4_4706_out1;
                     end
                     
                     11'd1293:                      begin
                        s_reg_3720 <= {1'b0, DC_Filter_Add_2Ux2U_3U_4_2399_out1};
                     end
                     
                     11'd1295:                      begin
                        s_reg_3720 <= DC_Filter_Add_3Ux2U_4U_4_2406_out1;
                     end
                     
                     11'd1300:                      begin
                        s_reg_3720 <= mask2_out1;
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_12bx3i1c
         // resource: regr_en_12
         always @(posedge i_clk)
          begin :drive_s_reg_3721
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     11'd1287:                      begin
                        s_reg_3721 <= s_reg_3725;
                     end
                     
                     11'd1291:                      begin
                        if (9'd257 == s_reg_3725[8:0]) begin
                           s_reg_3721 <= DC_Filter_Add_12Ux1U_12U_4_2382_out1;
                        end
                     end
                     
                     11'd1297:                      begin
                        s_reg_3721 <= 12'd0003;
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_2bx4i1c
         // resource: regr_en_2
         always @(posedge i_clk)
          begin :drive_s_reg_3722
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     11'd1284:                      begin
                        case (DC_Filter_Add_1Ux1U_2U_4_4481_out1) 

                           2'd2:                            begin
                              s_reg_3722 <= 2'd0;
                           end
                           
                           default:                            begin
                              s_reg_3722 <= DC_Filter_Add_1Ux1U_2U_4_4481_out1;
                           end
                           
                        endcase

                     end
                     
                     11'd1287:                      begin
                        case (DC_Filter_Add_2Ux1U_2U_4_4709_out1) 

                           2'd3:                            begin
                              s_reg_3722 <= 2'd0;
                           end
                           
                           default:                            begin
                              s_reg_3722 <= DC_Filter_Add_2Ux1U_2U_4_4709_out1;
                           end
                           
                        endcase

                     end
                     
                     11'd1291, 11'd1297:                      begin
                        s_reg_3722 <= 2'd0;
                     end
                     
                     11'd1303:                      begin
                        if (2'd3 == DC_Filter_Add_2Ux1U_2U_4_4732_out1 && (2'd3 == DC_Filter_Add_2Ux1U_2U_4_4740_out1 && 2'd3 != DC_Filter_Add_2Ux1U_2U_4_4739_out1)) begin
                           s_reg_3722 <= DC_Filter_Add_2Ux1U_2U_4_4739_out1;
                        end
                     end
                     
                     11'd1305:                      begin
                        /* state1357 */
                        case (DC_Filter_Add_12Ux1U_12U_4_2382_out1[8:0]) 

                           9'd256:                            begin
                              if (12'd0000 != s_reg_3721) begin
                                 s_reg_3722 <= 2'd0;
                              end
                           end
                           
                           default:                            begin
                              s_reg_3722 <= 2'd0;
                           end
                           
                        endcase

                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_2bx5i1c
         // resource: regr_en_sc_2
         always @(posedge i_clk)
          begin :drive_s_reg_3723
            if (i_rst == 1'b0) begin
               s_reg_3723 <= 2'd0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state) 

                        11'd0003:                         begin
                           if (9'd258 == DC_Filter_Add_12Ux1U_12U_4_2382_out1[8:0]) begin
                              case (DC_Filter_Add_2Ux1U_2U_4_2384_out1) 

                                 2'd3:                                  begin
                                    if (2'd3 != DC_Filter_Add_2Ux1U_2U_4_2383_out1) begin
                                       s_reg_3723 <= 2'd0;
                                    end
                                 end
                                 
                                 default:                                  begin
                                    s_reg_3723 <= DC_Filter_Add_2Ux1U_2U_4_2384_out1;
                                 end
                                 
                              endcase

                           end
                        end
                        
                        11'd0004, 11'd0008, 11'd0013, 11'd0018, 11'd0023, 11'd0028, 11'd0033, 11'd0038, 11'd0043, 11'd0048, 11'd0053, 11'd0058, 11'd0063, 11'd0068, 11'd0073, 11'd0078, 11'd0083, 11'd0088, 11'd0093, 11'd0098, 11'd0103, 11'd0108, 11'd0113, 11'd0118, 11'd0123, 11'd0128, 11'd0133, 11'd0138, 11'd0143, 11'd0148, 11'd0153, 11'd0158, 11'd0163, 11'd0168, 11'd0173, 11'd0178, 11'd0183, 11'd0188, 11'd0193, 11'd0198, 11'd0203, 11'd0208, 11'd0213, 11'd0218, 11'd0223, 11'd0228, 11'd0233, 
11'd0238
                        , 11'd0243, 11'd0248, 11'd0253, 11'd0258, 11'd0263, 11'd0268, 11'd0273, 11'd0278, 11'd0283, 11'd0288, 11'd0293, 11'd0298, 11'd0303, 11'd0308, 11'd0313, 11'd0318, 11'd0323, 11'd0328, 11'd0333, 11'd0338, 11'd0343, 11'd0348, 11'd0353, 11'd0358, 11'd0363, 11'd0368, 11'd0373, 11'd0378, 11'd0383, 11'd0388, 11'd0393, 11'd0398, 11'd0403, 11'd0408, 11'd0413, 11'd0418, 11'd0423, 11'd0428, 11'd0433, 11'd0438, 11'd0443, 11'd0448, 11'd0453, 11'd0458, 11'd0463, 11'd0468, 11'd0473, 
11'd0478
                        , 11'd0483, 11'd0488, 11'd0493, 11'd0498, 11'd0503, 11'd0508, 11'd0513, 11'd0518, 11'd0523, 11'd0528, 11'd0533, 11'd0538, 11'd0543, 11'd0548, 11'd0553, 11'd0558, 11'd0563, 11'd0568, 11'd0573, 11'd0578, 11'd0583, 11'd0588, 11'd0593, 11'd0598, 11'd0603, 11'd0608, 11'd0613, 11'd0618, 11'd0623, 11'd0628, 11'd0633, 11'd0638, 11'd0643, 11'd0648, 11'd0653, 11'd0658, 11'd0663, 11'd0668, 11'd0673, 11'd0678, 11'd0683, 11'd0688, 11'd0693, 11'd0698, 11'd0703, 11'd0708, 11'd0713, 
11'd0718
                        , 11'd0723, 11'd0728, 11'd0733, 11'd0738, 11'd0743, 11'd0748, 11'd0753, 11'd0758, 11'd0763, 11'd0768, 11'd0773, 11'd0778, 11'd0783, 11'd0788, 11'd0793, 11'd0798, 11'd0803, 11'd0808, 11'd0813, 11'd0818, 11'd0823, 11'd0828, 11'd0833, 11'd0838, 11'd0843, 11'd0848, 11'd0853, 11'd0858, 11'd0863, 11'd0868, 11'd0873, 11'd0878, 11'd0883, 11'd0888, 11'd0893, 11'd0898, 11'd0903, 11'd0908, 11'd0913, 11'd0918, 11'd0923, 11'd0928, 11'd0933, 11'd0938, 11'd0943, 11'd0948, 11'd0953, 
11'd0958
                        , 11'd0963, 11'd0968, 11'd0973, 11'd0978, 11'd0983, 11'd0988, 11'd0993, 11'd0998, 11'd1003, 11'd1008, 11'd1013, 11'd1018, 11'd1023, 11'd1028, 11'd1033, 11'd1038, 11'd1043, 11'd1048, 11'd1053, 11'd1058, 11'd1063, 11'd1068, 11'd1073, 11'd1078, 11'd1083, 11'd1088, 11'd1093, 11'd1098, 11'd1103, 11'd1108, 11'd1113, 11'd1118, 11'd1123, 11'd1128, 11'd1133, 11'd1138, 11'd1143, 11'd1148, 11'd1153, 11'd1158, 11'd1163, 11'd1168, 11'd1173, 11'd1178, 11'd1183, 11'd1188, 11'd1193, 
11'd1198
                        , 11'd1203, 11'd1208, 11'd1213, 11'd1218, 11'd1223, 11'd1228, 11'd1233, 11'd1238, 11'd1243, 11'd1248, 11'd1253, 11'd1258, 11'd1263, 11'd1268, 11'd1273, 11'd1278:                         begin
                           s_reg_3723 <= DC_Filter_Add_1Ux1U_2U_4_4481_out1;
                        end
                        
                        11'd1284, 11'd1287, 11'd1291, 11'd1297, 11'd1298:                         begin
                           if (2'd3 != DC_Filter_Add_2Ux1U_2U_4_4715_out1) begin
                              s_reg_3723 <= DC_Filter_Add_2Ux1U_2U_4_4715_out1;
                           end
                        end
                        
                        11'd1300:                         begin
                           s_reg_3723 <= 2'd0;
                        end
                        
                        11'd1303:                         begin
                           if (2'd3 != DC_Filter_Add_2Ux1U_2U_4_4732_out1) begin
                              s_reg_3723 <= DC_Filter_Add_2Ux1U_2U_4_4732_out1;
                           end
                        end
                        
                        11'd1305:                         begin
                           if (9'd256 != DC_Filter_Add_12Ux1U_12U_4_2382_out1[8:0] && 2'd3 != DC_Filter_Add_2Ux1U_2U_4_4715_out1) begin
                              s_reg_3723 <= DC_Filter_Add_2Ux1U_2U_4_4715_out1;
                           end
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: regr_en_1
         always @(posedge i_clk)
          begin :drive_s_reg_3724
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  s_reg_3724 <= DC_Filter_Equal_2Ux2U_1U_4_4716_out1;
               end
               
            endcase

         end

         // resource: mux_12bx4i0c
         // resource: regr_en_12
         always @(posedge i_clk)
          begin :drive_s_reg_3725
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     11'd1284:                      begin
                        if (DC_Filter_LessThan_12Ux9U_1U_4_4700_out1) begin
                           s_reg_3725 <= {1'b0, DC_Filter_Add_12Ux12U_12U_4_2381_out1[10:0]};
                        end
                        else begin
                           s_reg_3725 <= DC_Filter_Add_12Ux1U_12U_4_2382_out1;
                        end
                     end
                     
                     11'd1288:                      begin
                        s_reg_3725 <= {3'b000, DC_Filter_Add_12Ux1U_12U_4_2382_out1[8:0]};
                     end
                     
                     11'd1291:                      begin
                        if (9'd257 != s_reg_3725[8:0]) begin
                           s_reg_3725 <= {1'b0, DC_Filter_Add_12Ux12U_12U_4_2381_out1[10:0]};
                        end
                     end
                     
                     11'd1300, 11'd1304:                      begin
                        s_reg_3725 <= {3'b000, DC_Filter_Add_8Ux2U_9U_4_4724_out1};
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: regr_en_4
         always @(posedge i_clk)
          begin :drive_s_reg_3726
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  s_reg_3726 <= DC_Filter_Add_4Ux2U_4U_4_4726_out1;
               end
               
            endcase

         end

         // resource: DC_Filter_Mul_2Ux2U_4U_4  instance: DC_Filter_Mul_2Ux2U_4U_4_2378
         assign DC_Filter_Mul_2Ux2U_4U_4_2378_out1 = {2'b00, s_reg_3718}*4'd03;

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2379
         assign DC_Filter_Add_4Ux2U_4U_4_2379_out1 = DC_Filter_Mul_2Ux2U_4U_4_2378_out1 + {2'b00, s_reg_3723};

         // resource: mux_9bx2i1c
         always @(f2_array_rgb_out1 or gs_ctrl0)
          begin :drive_DC_Filter_Mul_9Ux4U_12U_4_2380_in2
            if (gs_ctrl0) begin
               DC_Filter_Mul_9Ux4U_12U_4_2380_in2 = {1'b0, f2_array_rgb_out1};
            end
            else begin
               DC_Filter_Mul_9Ux4U_12U_4_2380_in2 = 9'd258;
            end
         end

         // resource: mux_4bx3i0c
         always @(s_reg_3718 or s_reg_3720 or s_reg_3726 or gs_ctrl1)
          begin :drive_DC_Filter_Mul_9Ux4U_12U_4_2380_in1
            case (gs_ctrl1) 

               2'd1:                begin
                  DC_Filter_Mul_9Ux4U_12U_4_2380_in1 = {2'b00, s_reg_3718};
               end
               
               2'd2:                begin
                  DC_Filter_Mul_9Ux4U_12U_4_2380_in1 = s_reg_3726;
               end
               
               default:                begin
                  DC_Filter_Mul_9Ux4U_12U_4_2380_in1 = s_reg_3720;
               end
               
            endcase

         end

         // resource: DC_Filter_Mul_9Ux4U_12U_4  instance: DC_Filter_Mul_9Ux4U_12U_4_2380
         assign DC_Filter_Mul_9Ux4U_12U_4_2380_out1 = {3'b000, DC_Filter_Mul_9Ux4U_12U_4_2380_in2}*{8'b00000000, DC_Filter_Mul_9Ux4U_12U_4_2380_in1};

         // resource: mux_12bx6i3c
         always @(DC_Filter_Mul_9Ux4U_12U_4_2380_out1 or DC_Filter_N_Mux_12_3_2_4_4731_out1 or gs_ctrl2)
          begin :drive_DC_Filter_Add_12Ux12U_12U_4_2381_in2
            case (gs_ctrl2) 

               3'd1:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in2 = 12'd0516;
               end
               
               3'd2:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in2 = 12'd1290;
               end
               
               3'd3:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in2 = 12'd2064;
               end
               
               3'd4:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in2 = {1'b0, DC_Filter_Mul_9Ux4U_12U_4_2380_out1[10:0]};
               end
               
               3'd5:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in2 = DC_Filter_N_Mux_12_3_2_4_4731_out1;
               end
               
               default:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in2 = DC_Filter_Mul_9Ux4U_12U_4_2380_out1;
               end
               
            endcase

         end

         // resource: mux_12bx260i256c
         always @(s_reg_3719 or s_reg_3725 or DC_Filter_Mul_9Ux4U_12U_4_2380_out1 or gs_ctrl3)
          begin :drive_DC_Filter_Add_12Ux12U_12U_4_2381_in1
            case (gs_ctrl3) 

               9'd001:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0001;
               end
               
               9'd002:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0002;
               end
               
               9'd003:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0003;
               end
               
               9'd004:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0004;
               end
               
               9'd005:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0005;
               end
               
               9'd006:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0006;
               end
               
               9'd007:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0007;
               end
               
               9'd008:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0008;
               end
               
               9'd009:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0009;
               end
               
               9'd010:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0010;
               end
               
               9'd011:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0011;
               end
               
               9'd012:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0012;
               end
               
               9'd013:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0013;
               end
               
               9'd014:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0014;
               end
               
               9'd015:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0015;
               end
               
               9'd016:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0016;
               end
               
               9'd017:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0017;
               end
               
               9'd018:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0018;
               end
               
               9'd019:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0019;
               end
               
               9'd020:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0020;
               end
               
               9'd021:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0021;
               end
               
               9'd022:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0022;
               end
               
               9'd023:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0023;
               end
               
               9'd024:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0024;
               end
               
               9'd025:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0025;
               end
               
               9'd026:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0026;
               end
               
               9'd027:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0027;
               end
               
               9'd028:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0028;
               end
               
               9'd029:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0029;
               end
               
               9'd030:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0030;
               end
               
               9'd031:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0031;
               end
               
               9'd032:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0032;
               end
               
               9'd033:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0033;
               end
               
               9'd034:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0034;
               end
               
               9'd035:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0035;
               end
               
               9'd036:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0036;
               end
               
               9'd037:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0037;
               end
               
               9'd038:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0038;
               end
               
               9'd039:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0039;
               end
               
               9'd040:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0040;
               end
               
               9'd041:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0041;
               end
               
               9'd042:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0042;
               end
               
               9'd043:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0043;
               end
               
               9'd044:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0044;
               end
               
               9'd045:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0045;
               end
               
               9'd046:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0046;
               end
               
               9'd047:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0047;
               end
               
               9'd048:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0048;
               end
               
               9'd049:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0049;
               end
               
               9'd050:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0050;
               end
               
               9'd051:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0051;
               end
               
               9'd052:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0052;
               end
               
               9'd053:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0053;
               end
               
               9'd054:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0054;
               end
               
               9'd055:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0055;
               end
               
               9'd056:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0056;
               end
               
               9'd057:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0057;
               end
               
               9'd058:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0058;
               end
               
               9'd059:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0059;
               end
               
               9'd060:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0060;
               end
               
               9'd061:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0061;
               end
               
               9'd062:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0062;
               end
               
               9'd063:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0063;
               end
               
               9'd064:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0064;
               end
               
               9'd065:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0065;
               end
               
               9'd066:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0066;
               end
               
               9'd067:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0067;
               end
               
               9'd068:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0068;
               end
               
               9'd069:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0069;
               end
               
               9'd070:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0070;
               end
               
               9'd071:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0071;
               end
               
               9'd072:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0072;
               end
               
               9'd073:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0073;
               end
               
               9'd074:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0074;
               end
               
               9'd075:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0075;
               end
               
               9'd076:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0076;
               end
               
               9'd077:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0077;
               end
               
               9'd078:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0078;
               end
               
               9'd079:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0079;
               end
               
               9'd080:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0080;
               end
               
               9'd081:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0081;
               end
               
               9'd082:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0082;
               end
               
               9'd083:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0083;
               end
               
               9'd084:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0084;
               end
               
               9'd085:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0085;
               end
               
               9'd086:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0086;
               end
               
               9'd087:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0087;
               end
               
               9'd088:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0088;
               end
               
               9'd089:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0089;
               end
               
               9'd090:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0090;
               end
               
               9'd091:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0091;
               end
               
               9'd092:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0092;
               end
               
               9'd093:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0093;
               end
               
               9'd094:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0094;
               end
               
               9'd095:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0095;
               end
               
               9'd096:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0096;
               end
               
               9'd097:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0097;
               end
               
               9'd098:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0098;
               end
               
               9'd099:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0099;
               end
               
               9'd100:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0100;
               end
               
               9'd101:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0101;
               end
               
               9'd102:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0102;
               end
               
               9'd103:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0103;
               end
               
               9'd104:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0104;
               end
               
               9'd105:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0105;
               end
               
               9'd106:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0106;
               end
               
               9'd107:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0107;
               end
               
               9'd108:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0108;
               end
               
               9'd109:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0109;
               end
               
               9'd110:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0110;
               end
               
               9'd111:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0111;
               end
               
               9'd112:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0112;
               end
               
               9'd113:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0113;
               end
               
               9'd114:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0114;
               end
               
               9'd115:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0115;
               end
               
               9'd116:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0116;
               end
               
               9'd117:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0117;
               end
               
               9'd118:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0118;
               end
               
               9'd119:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0119;
               end
               
               9'd120:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0120;
               end
               
               9'd121:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0121;
               end
               
               9'd122:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0122;
               end
               
               9'd123:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0123;
               end
               
               9'd124:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0124;
               end
               
               9'd125:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0125;
               end
               
               9'd126:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0126;
               end
               
               9'd127:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0127;
               end
               
               9'd128:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0128;
               end
               
               9'd129:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0129;
               end
               
               9'd130:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0130;
               end
               
               9'd131:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0131;
               end
               
               9'd132:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0132;
               end
               
               9'd133:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0133;
               end
               
               9'd134:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0134;
               end
               
               9'd135:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0135;
               end
               
               9'd136:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0136;
               end
               
               9'd137:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0137;
               end
               
               9'd138:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0138;
               end
               
               9'd139:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0139;
               end
               
               9'd140:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0140;
               end
               
               9'd141:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0141;
               end
               
               9'd142:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0142;
               end
               
               9'd143:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0143;
               end
               
               9'd144:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0144;
               end
               
               9'd145:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0145;
               end
               
               9'd146:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0146;
               end
               
               9'd147:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0147;
               end
               
               9'd148:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0148;
               end
               
               9'd149:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0149;
               end
               
               9'd150:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0150;
               end
               
               9'd151:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0151;
               end
               
               9'd152:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0152;
               end
               
               9'd153:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0153;
               end
               
               9'd154:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0154;
               end
               
               9'd155:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0155;
               end
               
               9'd156:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0156;
               end
               
               9'd157:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0157;
               end
               
               9'd158:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0158;
               end
               
               9'd159:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0159;
               end
               
               9'd160:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0160;
               end
               
               9'd161:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0161;
               end
               
               9'd162:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0162;
               end
               
               9'd163:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0163;
               end
               
               9'd164:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0164;
               end
               
               9'd165:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0165;
               end
               
               9'd166:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0166;
               end
               
               9'd167:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0167;
               end
               
               9'd168:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0168;
               end
               
               9'd169:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0169;
               end
               
               9'd170:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0170;
               end
               
               9'd171:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0171;
               end
               
               9'd172:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0172;
               end
               
               9'd173:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0173;
               end
               
               9'd174:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0174;
               end
               
               9'd175:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0175;
               end
               
               9'd176:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0176;
               end
               
               9'd177:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0177;
               end
               
               9'd178:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0178;
               end
               
               9'd179:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0179;
               end
               
               9'd180:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0180;
               end
               
               9'd181:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0181;
               end
               
               9'd182:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0182;
               end
               
               9'd183:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0183;
               end
               
               9'd184:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0184;
               end
               
               9'd185:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0185;
               end
               
               9'd186:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0186;
               end
               
               9'd187:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0187;
               end
               
               9'd188:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0188;
               end
               
               9'd189:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0189;
               end
               
               9'd190:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0190;
               end
               
               9'd191:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0191;
               end
               
               9'd192:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0192;
               end
               
               9'd193:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0193;
               end
               
               9'd194:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0194;
               end
               
               9'd195:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0195;
               end
               
               9'd196:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0196;
               end
               
               9'd197:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0197;
               end
               
               9'd198:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0198;
               end
               
               9'd199:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0199;
               end
               
               9'd200:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0200;
               end
               
               9'd201:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0201;
               end
               
               9'd202:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0202;
               end
               
               9'd203:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0203;
               end
               
               9'd204:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0204;
               end
               
               9'd205:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0205;
               end
               
               9'd206:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0206;
               end
               
               9'd207:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0207;
               end
               
               9'd208:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0208;
               end
               
               9'd209:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0209;
               end
               
               9'd210:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0210;
               end
               
               9'd211:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0211;
               end
               
               9'd212:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0212;
               end
               
               9'd213:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0213;
               end
               
               9'd214:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0214;
               end
               
               9'd215:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0215;
               end
               
               9'd216:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0216;
               end
               
               9'd217:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0217;
               end
               
               9'd218:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0218;
               end
               
               9'd219:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0219;
               end
               
               9'd220:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0220;
               end
               
               9'd221:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0221;
               end
               
               9'd222:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0222;
               end
               
               9'd223:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0223;
               end
               
               9'd224:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0224;
               end
               
               9'd225:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0225;
               end
               
               9'd226:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0226;
               end
               
               9'd227:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0227;
               end
               
               9'd228:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0228;
               end
               
               9'd229:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0229;
               end
               
               9'd230:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0230;
               end
               
               9'd231:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0231;
               end
               
               9'd232:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0232;
               end
               
               9'd233:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0233;
               end
               
               9'd234:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0234;
               end
               
               9'd235:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0235;
               end
               
               9'd236:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0236;
               end
               
               9'd237:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0237;
               end
               
               9'd238:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0238;
               end
               
               9'd239:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0239;
               end
               
               9'd240:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0240;
               end
               
               9'd241:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0241;
               end
               
               9'd242:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0242;
               end
               
               9'd243:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0243;
               end
               
               9'd244:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0244;
               end
               
               9'd245:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0245;
               end
               
               9'd246:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0246;
               end
               
               9'd247:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0247;
               end
               
               9'd248:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0248;
               end
               
               9'd249:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0249;
               end
               
               9'd250:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0250;
               end
               
               9'd251:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0251;
               end
               
               9'd252:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0252;
               end
               
               9'd253:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0253;
               end
               
               9'd254:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0254;
               end
               
               9'd255:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0255;
               end
               
               9'd256:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = 12'd0256;
               end
               
               9'd257:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = {3'b000, s_reg_3725[8:0]};
               end
               
               9'd258:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = s_reg_3725;
               end
               
               9'd259:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = DC_Filter_Mul_9Ux4U_12U_4_2380_out1;
               end
               
               default:                begin
                  DC_Filter_Add_12Ux12U_12U_4_2381_in1 = {3'b000, s_reg_3719};
               end
               
            endcase

         end

         // resource: DC_Filter_Add_12Ux12U_12U_4  instance: DC_Filter_Add_12Ux12U_12U_4_2381
         assign DC_Filter_Add_12Ux12U_12U_4_2381_out1 = DC_Filter_Add_12Ux12U_12U_4_2381_in2 + DC_Filter_Add_12Ux12U_12U_4_2381_in1;

         // resource: mux_12bx3i0c
         always @(s_reg_3719 or s_reg_3721 or gs_ctrl4)
          begin :drive_DC_Filter_Add_12Ux1U_12U_4_2382_in2
            case (gs_ctrl4) 

               2'd1:                begin
                  /* state1300 */
                  DC_Filter_Add_12Ux1U_12U_4_2382_in2 = s_reg_3721;
               end
               
               2'd2:                begin
                  DC_Filter_Add_12Ux1U_12U_4_2382_in2 = {4'b0000, s_reg_3719[7:0]};
               end
               
               default:                begin
                  DC_Filter_Add_12Ux1U_12U_4_2382_in2 = {3'b000, s_reg_3719};
               end
               
            endcase

         end

         // resource: DC_Filter_Add_12Ux1U_12U_4  instance: DC_Filter_Add_12Ux1U_12U_4_2382
         assign DC_Filter_Add_12Ux1U_12U_4_2382_out1 = DC_Filter_Add_12Ux1U_12U_4_2382_in2 + 12'd0001;

         // resource: mux_12bx2i0c
         always @(s_reg_3725 or DC_Filter_Add_12Ux12U_12U_4_2381_out1 or gs_ctrl5)
          begin :drive_f2_array_rgb_in1
            if (gs_ctrl5) begin
               f2_array_rgb_in1 = s_reg_3725;
            end
            else begin
               f2_array_rgb_in1 = DC_Filter_Add_12Ux12U_12U_4_2381_out1;
            end
         end

         // resource: mux_8bx5i1c
         always @(i_rgb_inside_data[7:0] or o_result_data[23:8] or s_reg_3719[7:0] or gs_ctrl6)
          begin :drive_f2_array_rgb_DIN
            case (gs_ctrl6) 

               3'd1:                begin
                  f2_array_rgb_DIN = s_reg_3719[7:0];
               end
               
               3'd2:                begin
                  f2_array_rgb_DIN = i_rgb_inside_data[7:0];
               end
               
               3'd3:                begin
                  f2_array_rgb_DIN = o_result_data[15:8];
               end
               
               3'd4:                begin
                  f2_array_rgb_DIN = o_result_data[23:16];
               end
               
               default:                begin
                  f2_array_rgb_DIN = 8'd000;
               end
               
            endcase

         end

         // resource: mux_1bx2i2c
         always @(stall0 or gs_ctrl7)
          begin :drive_f2_array_rgb_CE
            if (stall0) begin
               f2_array_rgb_CE = 1'b0;
            end
            else begin
               if (gs_ctrl7) begin
                  f2_array_rgb_CE = 1'b1;
               end
               else begin
                  f2_array_rgb_CE = 1'b0;
               end
            end
         end

         // resource: mux_1bx2i2c
         always @(stall0 or gs_ctrl8)
          begin :drive_f2_array_rgb_RW
            if (stall0) begin
               f2_array_rgb_RW = 1'b0;
            end
            else begin
               if (gs_ctrl8) begin
                  f2_array_rgb_RW = 1'b1;
               end
               else begin
                  f2_array_rgb_RW = 1'b0;
               end
            end
         end

         // resource: DC_Filter_Add_2Ux1U_2U_4  instance: DC_Filter_Add_2Ux1U_2U_4_2383
         assign DC_Filter_Add_2Ux1U_2U_4_2383_out1 = s_reg_3718 + 2'd1;

         // resource: DC_Filter_Add_2Ux1U_2U_4  instance: DC_Filter_Add_2Ux1U_2U_4_2384
         assign DC_Filter_Add_2Ux1U_2U_4_2384_out1 = s_reg_3723 + 2'd1;

         // resource: DC_Filter_Add_1Ux1U_2U_4  instance: DC_Filter_Add_1Ux1U_2U_4_4481
         assign DC_Filter_Add_1Ux1U_2U_4_4481_out1 = {1'b0, s_reg_3722[0]} + 2'd1;

         // resource: DC_Filter_Mul_2Ux2U_4U_4  instance: DC_Filter_Mul_2Ux2U_4U_4_4556
         assign DC_Filter_Mul_2Ux2U_4U_4_4556_out1 = {2'b00, s_reg_3718}*4'd03;

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2387
         assign DC_Filter_Add_4Ux2U_4U_4_2387_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux1U_4U_4  instance: DC_Filter_Add_4Ux1U_4U_4_2392
         assign DC_Filter_Add_4Ux1U_4U_4_2392_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {3'b000, s_reg_3722[0]};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2398
         assign DC_Filter_Add_4Ux2U_4U_4_2398_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_2Ux2U_3U_4  instance: DC_Filter_Add_2Ux2U_3U_4_2399
         assign DC_Filter_Add_2Ux2U_3U_4_2399_out1 = {1'b0, s_reg_3718} + 3'd3;

         // resource: DC_Filter_Add_3Ux2U_4U_4  instance: DC_Filter_Add_3Ux2U_4U_4_2406
         assign DC_Filter_Add_3Ux2U_4U_4_2406_out1 = {2'b00, s_reg_3718} + 4'd06;

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2414
         assign DC_Filter_Add_4Ux2U_4U_4_2414_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_2Ux1U_2U_4  instance: DC_Filter_Add_2Ux1U_2U_4_2415
         assign DC_Filter_Add_2Ux1U_2U_4_2415_out1 = s_reg_3718 + 2'd1;

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2424
         assign DC_Filter_Add_4Ux2U_4U_4_2424_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2433
         assign DC_Filter_Add_4Ux2U_4U_4_2433_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2442
         assign DC_Filter_Add_4Ux2U_4U_4_2442_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2451
         assign DC_Filter_Add_4Ux2U_4U_4_2451_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2460
         assign DC_Filter_Add_4Ux2U_4U_4_2460_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2469
         assign DC_Filter_Add_4Ux2U_4U_4_2469_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2478
         assign DC_Filter_Add_4Ux2U_4U_4_2478_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2487
         assign DC_Filter_Add_4Ux2U_4U_4_2487_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2496
         assign DC_Filter_Add_4Ux2U_4U_4_2496_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2505
         assign DC_Filter_Add_4Ux2U_4U_4_2505_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2514
         assign DC_Filter_Add_4Ux2U_4U_4_2514_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2523
         assign DC_Filter_Add_4Ux2U_4U_4_2523_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2532
         assign DC_Filter_Add_4Ux2U_4U_4_2532_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2541
         assign DC_Filter_Add_4Ux2U_4U_4_2541_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2550
         assign DC_Filter_Add_4Ux2U_4U_4_2550_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2559
         assign DC_Filter_Add_4Ux2U_4U_4_2559_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2568
         assign DC_Filter_Add_4Ux2U_4U_4_2568_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2577
         assign DC_Filter_Add_4Ux2U_4U_4_2577_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2586
         assign DC_Filter_Add_4Ux2U_4U_4_2586_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2595
         assign DC_Filter_Add_4Ux2U_4U_4_2595_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2604
         assign DC_Filter_Add_4Ux2U_4U_4_2604_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2613
         assign DC_Filter_Add_4Ux2U_4U_4_2613_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2622
         assign DC_Filter_Add_4Ux2U_4U_4_2622_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2631
         assign DC_Filter_Add_4Ux2U_4U_4_2631_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2640
         assign DC_Filter_Add_4Ux2U_4U_4_2640_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2649
         assign DC_Filter_Add_4Ux2U_4U_4_2649_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2658
         assign DC_Filter_Add_4Ux2U_4U_4_2658_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2667
         assign DC_Filter_Add_4Ux2U_4U_4_2667_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2676
         assign DC_Filter_Add_4Ux2U_4U_4_2676_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2685
         assign DC_Filter_Add_4Ux2U_4U_4_2685_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2694
         assign DC_Filter_Add_4Ux2U_4U_4_2694_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2703
         assign DC_Filter_Add_4Ux2U_4U_4_2703_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2712
         assign DC_Filter_Add_4Ux2U_4U_4_2712_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2721
         assign DC_Filter_Add_4Ux2U_4U_4_2721_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2730
         assign DC_Filter_Add_4Ux2U_4U_4_2730_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2739
         assign DC_Filter_Add_4Ux2U_4U_4_2739_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2748
         assign DC_Filter_Add_4Ux2U_4U_4_2748_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2757
         assign DC_Filter_Add_4Ux2U_4U_4_2757_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2766
         assign DC_Filter_Add_4Ux2U_4U_4_2766_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2775
         assign DC_Filter_Add_4Ux2U_4U_4_2775_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2784
         assign DC_Filter_Add_4Ux2U_4U_4_2784_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2793
         assign DC_Filter_Add_4Ux2U_4U_4_2793_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2802
         assign DC_Filter_Add_4Ux2U_4U_4_2802_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2811
         assign DC_Filter_Add_4Ux2U_4U_4_2811_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2820
         assign DC_Filter_Add_4Ux2U_4U_4_2820_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2829
         assign DC_Filter_Add_4Ux2U_4U_4_2829_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2838
         assign DC_Filter_Add_4Ux2U_4U_4_2838_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2847
         assign DC_Filter_Add_4Ux2U_4U_4_2847_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2856
         assign DC_Filter_Add_4Ux2U_4U_4_2856_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2865
         assign DC_Filter_Add_4Ux2U_4U_4_2865_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2874
         assign DC_Filter_Add_4Ux2U_4U_4_2874_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2883
         assign DC_Filter_Add_4Ux2U_4U_4_2883_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2892
         assign DC_Filter_Add_4Ux2U_4U_4_2892_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2901
         assign DC_Filter_Add_4Ux2U_4U_4_2901_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2910
         assign DC_Filter_Add_4Ux2U_4U_4_2910_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2919
         assign DC_Filter_Add_4Ux2U_4U_4_2919_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2928
         assign DC_Filter_Add_4Ux2U_4U_4_2928_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2937
         assign DC_Filter_Add_4Ux2U_4U_4_2937_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2946
         assign DC_Filter_Add_4Ux2U_4U_4_2946_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2955
         assign DC_Filter_Add_4Ux2U_4U_4_2955_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2964
         assign DC_Filter_Add_4Ux2U_4U_4_2964_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2973
         assign DC_Filter_Add_4Ux2U_4U_4_2973_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2982
         assign DC_Filter_Add_4Ux2U_4U_4_2982_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2991
         assign DC_Filter_Add_4Ux2U_4U_4_2991_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3000
         assign DC_Filter_Add_4Ux2U_4U_4_3000_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3009
         assign DC_Filter_Add_4Ux2U_4U_4_3009_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3018
         assign DC_Filter_Add_4Ux2U_4U_4_3018_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3027
         assign DC_Filter_Add_4Ux2U_4U_4_3027_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3036
         assign DC_Filter_Add_4Ux2U_4U_4_3036_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3045
         assign DC_Filter_Add_4Ux2U_4U_4_3045_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3054
         assign DC_Filter_Add_4Ux2U_4U_4_3054_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3063
         assign DC_Filter_Add_4Ux2U_4U_4_3063_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3072
         assign DC_Filter_Add_4Ux2U_4U_4_3072_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3081
         assign DC_Filter_Add_4Ux2U_4U_4_3081_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3090
         assign DC_Filter_Add_4Ux2U_4U_4_3090_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3099
         assign DC_Filter_Add_4Ux2U_4U_4_3099_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3108
         assign DC_Filter_Add_4Ux2U_4U_4_3108_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3117
         assign DC_Filter_Add_4Ux2U_4U_4_3117_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3126
         assign DC_Filter_Add_4Ux2U_4U_4_3126_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3135
         assign DC_Filter_Add_4Ux2U_4U_4_3135_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3144
         assign DC_Filter_Add_4Ux2U_4U_4_3144_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3153
         assign DC_Filter_Add_4Ux2U_4U_4_3153_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3162
         assign DC_Filter_Add_4Ux2U_4U_4_3162_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3171
         assign DC_Filter_Add_4Ux2U_4U_4_3171_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3180
         assign DC_Filter_Add_4Ux2U_4U_4_3180_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3189
         assign DC_Filter_Add_4Ux2U_4U_4_3189_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3198
         assign DC_Filter_Add_4Ux2U_4U_4_3198_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3207
         assign DC_Filter_Add_4Ux2U_4U_4_3207_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3216
         assign DC_Filter_Add_4Ux2U_4U_4_3216_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3225
         assign DC_Filter_Add_4Ux2U_4U_4_3225_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3234
         assign DC_Filter_Add_4Ux2U_4U_4_3234_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3243
         assign DC_Filter_Add_4Ux2U_4U_4_3243_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3252
         assign DC_Filter_Add_4Ux2U_4U_4_3252_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3261
         assign DC_Filter_Add_4Ux2U_4U_4_3261_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3270
         assign DC_Filter_Add_4Ux2U_4U_4_3270_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3279
         assign DC_Filter_Add_4Ux2U_4U_4_3279_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3288
         assign DC_Filter_Add_4Ux2U_4U_4_3288_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3297
         assign DC_Filter_Add_4Ux2U_4U_4_3297_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3306
         assign DC_Filter_Add_4Ux2U_4U_4_3306_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3315
         assign DC_Filter_Add_4Ux2U_4U_4_3315_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3324
         assign DC_Filter_Add_4Ux2U_4U_4_3324_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3333
         assign DC_Filter_Add_4Ux2U_4U_4_3333_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3342
         assign DC_Filter_Add_4Ux2U_4U_4_3342_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3351
         assign DC_Filter_Add_4Ux2U_4U_4_3351_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3360
         assign DC_Filter_Add_4Ux2U_4U_4_3360_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3369
         assign DC_Filter_Add_4Ux2U_4U_4_3369_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3378
         assign DC_Filter_Add_4Ux2U_4U_4_3378_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3387
         assign DC_Filter_Add_4Ux2U_4U_4_3387_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3396
         assign DC_Filter_Add_4Ux2U_4U_4_3396_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3405
         assign DC_Filter_Add_4Ux2U_4U_4_3405_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3414
         assign DC_Filter_Add_4Ux2U_4U_4_3414_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3423
         assign DC_Filter_Add_4Ux2U_4U_4_3423_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3432
         assign DC_Filter_Add_4Ux2U_4U_4_3432_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3441
         assign DC_Filter_Add_4Ux2U_4U_4_3441_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3450
         assign DC_Filter_Add_4Ux2U_4U_4_3450_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3459
         assign DC_Filter_Add_4Ux2U_4U_4_3459_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3468
         assign DC_Filter_Add_4Ux2U_4U_4_3468_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3477
         assign DC_Filter_Add_4Ux2U_4U_4_3477_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3486
         assign DC_Filter_Add_4Ux2U_4U_4_3486_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3495
         assign DC_Filter_Add_4Ux2U_4U_4_3495_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3504
         assign DC_Filter_Add_4Ux2U_4U_4_3504_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3513
         assign DC_Filter_Add_4Ux2U_4U_4_3513_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3522
         assign DC_Filter_Add_4Ux2U_4U_4_3522_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3531
         assign DC_Filter_Add_4Ux2U_4U_4_3531_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3540
         assign DC_Filter_Add_4Ux2U_4U_4_3540_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3549
         assign DC_Filter_Add_4Ux2U_4U_4_3549_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3558
         assign DC_Filter_Add_4Ux2U_4U_4_3558_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3567
         assign DC_Filter_Add_4Ux2U_4U_4_3567_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3576
         assign DC_Filter_Add_4Ux2U_4U_4_3576_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3585
         assign DC_Filter_Add_4Ux2U_4U_4_3585_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3594
         assign DC_Filter_Add_4Ux2U_4U_4_3594_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3603
         assign DC_Filter_Add_4Ux2U_4U_4_3603_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3612
         assign DC_Filter_Add_4Ux2U_4U_4_3612_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3621
         assign DC_Filter_Add_4Ux2U_4U_4_3621_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3630
         assign DC_Filter_Add_4Ux2U_4U_4_3630_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3639
         assign DC_Filter_Add_4Ux2U_4U_4_3639_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3648
         assign DC_Filter_Add_4Ux2U_4U_4_3648_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3657
         assign DC_Filter_Add_4Ux2U_4U_4_3657_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3666
         assign DC_Filter_Add_4Ux2U_4U_4_3666_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3675
         assign DC_Filter_Add_4Ux2U_4U_4_3675_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3684
         assign DC_Filter_Add_4Ux2U_4U_4_3684_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3693
         assign DC_Filter_Add_4Ux2U_4U_4_3693_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3702
         assign DC_Filter_Add_4Ux2U_4U_4_3702_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3711
         assign DC_Filter_Add_4Ux2U_4U_4_3711_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3720
         assign DC_Filter_Add_4Ux2U_4U_4_3720_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3729
         assign DC_Filter_Add_4Ux2U_4U_4_3729_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3738
         assign DC_Filter_Add_4Ux2U_4U_4_3738_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3747
         assign DC_Filter_Add_4Ux2U_4U_4_3747_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3756
         assign DC_Filter_Add_4Ux2U_4U_4_3756_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3765
         assign DC_Filter_Add_4Ux2U_4U_4_3765_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3774
         assign DC_Filter_Add_4Ux2U_4U_4_3774_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3783
         assign DC_Filter_Add_4Ux2U_4U_4_3783_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3792
         assign DC_Filter_Add_4Ux2U_4U_4_3792_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3801
         assign DC_Filter_Add_4Ux2U_4U_4_3801_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3810
         assign DC_Filter_Add_4Ux2U_4U_4_3810_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3819
         assign DC_Filter_Add_4Ux2U_4U_4_3819_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3828
         assign DC_Filter_Add_4Ux2U_4U_4_3828_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3837
         assign DC_Filter_Add_4Ux2U_4U_4_3837_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3846
         assign DC_Filter_Add_4Ux2U_4U_4_3846_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3855
         assign DC_Filter_Add_4Ux2U_4U_4_3855_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3864
         assign DC_Filter_Add_4Ux2U_4U_4_3864_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3873
         assign DC_Filter_Add_4Ux2U_4U_4_3873_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3882
         assign DC_Filter_Add_4Ux2U_4U_4_3882_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3891
         assign DC_Filter_Add_4Ux2U_4U_4_3891_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3900
         assign DC_Filter_Add_4Ux2U_4U_4_3900_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3909
         assign DC_Filter_Add_4Ux2U_4U_4_3909_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3918
         assign DC_Filter_Add_4Ux2U_4U_4_3918_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3927
         assign DC_Filter_Add_4Ux2U_4U_4_3927_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3936
         assign DC_Filter_Add_4Ux2U_4U_4_3936_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3945
         assign DC_Filter_Add_4Ux2U_4U_4_3945_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3954
         assign DC_Filter_Add_4Ux2U_4U_4_3954_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3963
         assign DC_Filter_Add_4Ux2U_4U_4_3963_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3972
         assign DC_Filter_Add_4Ux2U_4U_4_3972_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3981
         assign DC_Filter_Add_4Ux2U_4U_4_3981_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3990
         assign DC_Filter_Add_4Ux2U_4U_4_3990_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_3999
         assign DC_Filter_Add_4Ux2U_4U_4_3999_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4008
         assign DC_Filter_Add_4Ux2U_4U_4_4008_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4017
         assign DC_Filter_Add_4Ux2U_4U_4_4017_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4026
         assign DC_Filter_Add_4Ux2U_4U_4_4026_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4035
         assign DC_Filter_Add_4Ux2U_4U_4_4035_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4044
         assign DC_Filter_Add_4Ux2U_4U_4_4044_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4053
         assign DC_Filter_Add_4Ux2U_4U_4_4053_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4062
         assign DC_Filter_Add_4Ux2U_4U_4_4062_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4071
         assign DC_Filter_Add_4Ux2U_4U_4_4071_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4080
         assign DC_Filter_Add_4Ux2U_4U_4_4080_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4089
         assign DC_Filter_Add_4Ux2U_4U_4_4089_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4098
         assign DC_Filter_Add_4Ux2U_4U_4_4098_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4107
         assign DC_Filter_Add_4Ux2U_4U_4_4107_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4116
         assign DC_Filter_Add_4Ux2U_4U_4_4116_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4125
         assign DC_Filter_Add_4Ux2U_4U_4_4125_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4134
         assign DC_Filter_Add_4Ux2U_4U_4_4134_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4143
         assign DC_Filter_Add_4Ux2U_4U_4_4143_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4152
         assign DC_Filter_Add_4Ux2U_4U_4_4152_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4161
         assign DC_Filter_Add_4Ux2U_4U_4_4161_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4170
         assign DC_Filter_Add_4Ux2U_4U_4_4170_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4179
         assign DC_Filter_Add_4Ux2U_4U_4_4179_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4188
         assign DC_Filter_Add_4Ux2U_4U_4_4188_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4197
         assign DC_Filter_Add_4Ux2U_4U_4_4197_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4206
         assign DC_Filter_Add_4Ux2U_4U_4_4206_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4215
         assign DC_Filter_Add_4Ux2U_4U_4_4215_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4224
         assign DC_Filter_Add_4Ux2U_4U_4_4224_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4233
         assign DC_Filter_Add_4Ux2U_4U_4_4233_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4242
         assign DC_Filter_Add_4Ux2U_4U_4_4242_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4251
         assign DC_Filter_Add_4Ux2U_4U_4_4251_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4260
         assign DC_Filter_Add_4Ux2U_4U_4_4260_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4269
         assign DC_Filter_Add_4Ux2U_4U_4_4269_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4278
         assign DC_Filter_Add_4Ux2U_4U_4_4278_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4287
         assign DC_Filter_Add_4Ux2U_4U_4_4287_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4296
         assign DC_Filter_Add_4Ux2U_4U_4_4296_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4305
         assign DC_Filter_Add_4Ux2U_4U_4_4305_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4314
         assign DC_Filter_Add_4Ux2U_4U_4_4314_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4323
         assign DC_Filter_Add_4Ux2U_4U_4_4323_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4332
         assign DC_Filter_Add_4Ux2U_4U_4_4332_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4341
         assign DC_Filter_Add_4Ux2U_4U_4_4341_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4350
         assign DC_Filter_Add_4Ux2U_4U_4_4350_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4359
         assign DC_Filter_Add_4Ux2U_4U_4_4359_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4368
         assign DC_Filter_Add_4Ux2U_4U_4_4368_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4377
         assign DC_Filter_Add_4Ux2U_4U_4_4377_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4386
         assign DC_Filter_Add_4Ux2U_4U_4_4386_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4395
         assign DC_Filter_Add_4Ux2U_4U_4_4395_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4404
         assign DC_Filter_Add_4Ux2U_4U_4_4404_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4413
         assign DC_Filter_Add_4Ux2U_4U_4_4413_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4422
         assign DC_Filter_Add_4Ux2U_4U_4_4422_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4431
         assign DC_Filter_Add_4Ux2U_4U_4_4431_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4440
         assign DC_Filter_Add_4Ux2U_4U_4_4440_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4449
         assign DC_Filter_Add_4Ux2U_4U_4_4449_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4458
         assign DC_Filter_Add_4Ux2U_4U_4_4458_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4467
         assign DC_Filter_Add_4Ux2U_4U_4_4467_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4476
         assign DC_Filter_Add_4Ux2U_4U_4_4476_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4485
         assign DC_Filter_Add_4Ux2U_4U_4_4485_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4494
         assign DC_Filter_Add_4Ux2U_4U_4_4494_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4503
         assign DC_Filter_Add_4Ux2U_4U_4_4503_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4512
         assign DC_Filter_Add_4Ux2U_4U_4_4512_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4521
         assign DC_Filter_Add_4Ux2U_4U_4_4521_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4530
         assign DC_Filter_Add_4Ux2U_4U_4_4530_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4539
         assign DC_Filter_Add_4Ux2U_4U_4_4539_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4548
         assign DC_Filter_Add_4Ux2U_4U_4_4548_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4557
         assign DC_Filter_Add_4Ux2U_4U_4_4557_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4566
         assign DC_Filter_Add_4Ux2U_4U_4_4566_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4575
         assign DC_Filter_Add_4Ux2U_4U_4_4575_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4584
         assign DC_Filter_Add_4Ux2U_4U_4_4584_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4593
         assign DC_Filter_Add_4Ux2U_4U_4_4593_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4602
         assign DC_Filter_Add_4Ux2U_4U_4_4602_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4611
         assign DC_Filter_Add_4Ux2U_4U_4_4611_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4620
         assign DC_Filter_Add_4Ux2U_4U_4_4620_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4629
         assign DC_Filter_Add_4Ux2U_4U_4_4629_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4638
         assign DC_Filter_Add_4Ux2U_4U_4_4638_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4647
         assign DC_Filter_Add_4Ux2U_4U_4_4647_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4656
         assign DC_Filter_Add_4Ux2U_4U_4_4656_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4665
         assign DC_Filter_Add_4Ux2U_4U_4_4665_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4674
         assign DC_Filter_Add_4Ux2U_4U_4_4674_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4683
         assign DC_Filter_Add_4Ux2U_4U_4_4683_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4692
         assign DC_Filter_Add_4Ux2U_4U_4_4692_out1 = DC_Filter_Mul_2Ux2U_4U_4_4556_out1 + {2'b00, s_reg_3723};

         // resource: DC_Filter_LessThan_12Ux9U_1U_4  instance: DC_Filter_LessThan_12Ux9U_1U_4_4700
         assign DC_Filter_LessThan_12Ux9U_1U_4_4700_out1 = s_reg_3721 < 12'd0257;

         // resource: DC_Filter_Add_2Ux1U_2U_4  instance: DC_Filter_Add_2Ux1U_2U_4_4701
         assign DC_Filter_Add_2Ux1U_2U_4_4701_out1 = s_reg_3718 + 2'd1;

         // resource: DC_Filter_LessThan_12Ux9U_1U_4  instance: DC_Filter_LessThan_12Ux9U_1U_4_4702
         assign DC_Filter_LessThan_12Ux9U_1U_4_4702_out1 = s_reg_3721 < 12'd0258;

         // resource: DC_Filter_Mul_2Ux2U_4U_4  instance: DC_Filter_Mul_2Ux2U_4U_4_4705
         assign DC_Filter_Mul_2Ux2U_4U_4_4705_out1 = {2'b00, s_reg_3722}*4'd03;

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4706
         assign DC_Filter_Add_4Ux2U_4U_4_4706_out1 = DC_Filter_Mul_2Ux2U_4U_4_4705_out1 + 4'd02;

         // resource: DC_Filter_Add_2Ux1U_2U_4  instance: DC_Filter_Add_2Ux1U_2U_4_4709
         assign DC_Filter_Add_2Ux1U_2U_4_4709_out1 = s_reg_3722 + 2'd1;

         // resource: mux_2bx2i1c
         always @(s_reg_3723 or gs_ctrl9)
          begin :drive_DC_Filter_Add_2Ux1U_2U_4_4715_in2
            if (gs_ctrl9) begin
               DC_Filter_Add_2Ux1U_2U_4_4715_in2 = s_reg_3723;
            end
            else begin
               DC_Filter_Add_2Ux1U_2U_4_4715_in2 = 2'd0;
            end
         end

         // resource: DC_Filter_Add_2Ux1U_2U_4  instance: DC_Filter_Add_2Ux1U_2U_4_4715
         assign DC_Filter_Add_2Ux1U_2U_4_4715_out1 = DC_Filter_Add_2Ux1U_2U_4_4715_in2 + 2'd1;

         // resource: mux_2bx2i1c
         always @(s_reg_3723 or gs_ctrl10)
          begin :drive_DC_Filter_Equal_2Ux2U_1U_4_4716_in2
            if (gs_ctrl10) begin
               DC_Filter_Equal_2Ux2U_1U_4_4716_in2 = s_reg_3723;
            end
            else begin
               DC_Filter_Equal_2Ux2U_1U_4_4716_in2 = 2'd0;
            end
         end

         // resource: DC_Filter_Equal_2Ux2U_1U_4  instance: DC_Filter_Equal_2Ux2U_1U_4_4716
         assign DC_Filter_Equal_2Ux2U_1U_4_4716_out1 = DC_Filter_Equal_2Ux2U_1U_4_4716_in2 == 2'd2;

         // resource: DC_Filter_Equal_2Ux1U_1U_4  instance: DC_Filter_Equal_2Ux1U_1U_4_4717
         assign DC_Filter_Equal_2Ux1U_1U_4_4717_out1 = DC_Filter_Add_2Ux1U_2U_4_4715_in2 == 2'd1;

         // resource: DC_Filter_OrReduction_2U_1U_4  instance: DC_Filter_OrReduction_2U_1U_4_4718
         assign DC_Filter_OrReduction_2U_1U_4_4718_out1 = (|DC_Filter_Add_2Ux1U_2U_4_4715_in2);

         // resource: DC_Filter_N_Mux_12_2_0_4
         always @(s_reg_3715 or DC_Filter_Equal_2Ux2U_1U_4_4716_out1)
          begin :DC_Filter_N_Mux_12_2_0_4_4719
            if (DC_Filter_Equal_2Ux2U_1U_4_4716_out1) begin
               DC_Filter_N_Mux_12_2_0_4_4719_out1 = 12'd0000;
            end
            else begin
               DC_Filter_N_Mux_12_2_0_4_4719_out1 = s_reg_3715;
            end
         end

         // resource: DC_Filter_N_Mux_12_2_0_4
         always @(s_reg_3716 or DC_Filter_Equal_2Ux1U_1U_4_4717_out1)
          begin :DC_Filter_N_Mux_12_2_0_4_4720
            if (DC_Filter_Equal_2Ux1U_1U_4_4717_out1) begin
               DC_Filter_N_Mux_12_2_0_4_4720_out1 = 12'd0000;
            end
            else begin
               DC_Filter_N_Mux_12_2_0_4_4720_out1 = s_reg_3716;
            end
         end

         // resource: DC_Filter_N_Mux_12_2_1_4
         always @(s_reg_3717 or DC_Filter_OrReduction_2U_1U_4_4718_out1)
          begin :DC_Filter_N_Mux_12_2_1_4_4721
            if (DC_Filter_OrReduction_2U_1U_4_4718_out1) begin
               DC_Filter_N_Mux_12_2_1_4_4721_out1 = s_reg_3717;
            end
            else begin
               DC_Filter_N_Mux_12_2_1_4_4721_out1 = 12'd0000;
            end
         end

         // resource: DC_Filter_Mul_2Ux2U_4U_4  instance: DC_Filter_Mul_2Ux2U_4U_4_4722
         assign DC_Filter_Mul_2Ux2U_4U_4_4722_out1 = {2'b00, s_reg_3718}*4'd03;

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4723
         assign DC_Filter_Add_4Ux2U_4U_4_4723_out1 = DC_Filter_Mul_2Ux2U_4U_4_4722_out1 + {2'b00, s_reg_3722};

         // instance: drive_mask2_in1
         assign mask2_in1 = DC_Filter_Add_4Ux2U_4U_4_4723_out1;

         // resource: DC_Filter_Add_8Ux2U_9U_4  instance: DC_Filter_Add_8Ux2U_9U_4_4724
         assign DC_Filter_Add_8Ux2U_9U_4_4724_out1 = {1'b0, s_reg_3719[7:0]} + {7'b0000000, s_reg_3722};

         // resource: DC_Filter_Mul_2Ux2U_4U_4  instance: DC_Filter_Mul_2Ux2U_4U_4_4725
         assign DC_Filter_Mul_2Ux2U_4U_4_4725_out1 = {2'b00, s_reg_3723}*4'd03;

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_4726
         assign DC_Filter_Add_4Ux2U_4U_4_4726_out1 = DC_Filter_Mul_2Ux2U_4U_4_4725_out1 + {2'b00, s_reg_3718};

         // resource: DC_Filter_OrReduction_2U_1U_4  instance: DC_Filter_OrReduction_2U_1U_4_4730
         assign DC_Filter_OrReduction_2U_1U_4_4730_out1 = (|s_reg_3723);

         // resource: DC_Filter_N_Mux_12_3_2_4
         always @(s_reg_3715 or s_reg_3716 or s_reg_3717 or s_reg_3723)
          begin :DC_Filter_N_Mux_12_3_2_4_4731
            case (s_reg_3723) 

               2'd0:                begin
                  DC_Filter_N_Mux_12_3_2_4_4731_out1 = s_reg_3717;
               end
               
               2'd1:                begin
                  DC_Filter_N_Mux_12_3_2_4_4731_out1 = s_reg_3716;
               end
               
               default:                begin
                  DC_Filter_N_Mux_12_3_2_4_4731_out1 = s_reg_3715;
               end
               
            endcase

         end

         // resource: DC_Filter_Add_2Ux1U_2U_4  instance: DC_Filter_Add_2Ux1U_2U_4_4732
         assign DC_Filter_Add_2Ux1U_2U_4_4732_out1 = s_reg_3723 + 2'd1;

         // resource: DC_Filter_Equal_2Ux1U_1U_4  instance: DC_Filter_Equal_2Ux1U_1U_4_4733
         assign DC_Filter_Equal_2Ux1U_1U_4_4733_out1 = s_reg_3723 == 2'd1;

         // resource: DC_Filter_N_Mux_12_2_3_4
         always @(s_reg_3715 or s_reg_3724 or DC_Filter_Add_12Ux12U_12U_4_2381_out1)
          begin :DC_Filter_N_Mux_12_2_3_4_4736
            if (s_reg_3724) begin
               DC_Filter_N_Mux_12_2_3_4_4736_out1 = DC_Filter_Add_12Ux12U_12U_4_2381_out1;
            end
            else begin
               DC_Filter_N_Mux_12_2_3_4_4736_out1 = s_reg_3715;
            end
         end

         // resource: DC_Filter_N_Mux_12_2_3_4
         always @(s_reg_3716 or DC_Filter_Add_12Ux12U_12U_4_2381_out1 or DC_Filter_Equal_2Ux1U_1U_4_4733_out1)
          begin :DC_Filter_N_Mux_12_2_3_4_4737
            if (DC_Filter_Equal_2Ux1U_1U_4_4733_out1) begin
               DC_Filter_N_Mux_12_2_3_4_4737_out1 = DC_Filter_Add_12Ux12U_12U_4_2381_out1;
            end
            else begin
               DC_Filter_N_Mux_12_2_3_4_4737_out1 = s_reg_3716;
            end
         end

         // resource: DC_Filter_N_Mux_12_2_3_4
         always @(s_reg_3717 or DC_Filter_Add_12Ux12U_12U_4_2381_out1 or DC_Filter_OrReduction_2U_1U_4_4730_out1)
          begin :DC_Filter_N_Mux_12_2_3_4_4738
            if (DC_Filter_OrReduction_2U_1U_4_4730_out1) begin
               DC_Filter_N_Mux_12_2_3_4_4738_out1 = s_reg_3717;
            end
            else begin
               DC_Filter_N_Mux_12_2_3_4_4738_out1 = DC_Filter_Add_12Ux12U_12U_4_2381_out1;
            end
         end

         // resource: DC_Filter_Add_2Ux1U_2U_4  instance: DC_Filter_Add_2Ux1U_2U_4_4739
         assign DC_Filter_Add_2Ux1U_2U_4_4739_out1 = s_reg_3722 + 2'd1;

         // resource: DC_Filter_Add_2Ux1U_2U_4  instance: DC_Filter_Add_2Ux1U_2U_4_4740
         assign DC_Filter_Add_2Ux1U_2U_4_4740_out1 = s_reg_3718 + 2'd1;

         // resource: regr_en_sc_11
         always @(posedge i_clk)
          begin :drive_global_state
            if (i_rst == 1'b0) begin
               global_state <= 11'd0000;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     global_state <= global_state_next;
                  end
                  
               endcase

            end
         end

         // resource: mux_11bx10i9c
         always @(s_reg_3721 or s_reg_3725[8:0] or DC_Filter_Add_12Ux1U_12U_4_2382_out1[8:0] or DC_Filter_Add_2Ux1U_2U_4_2383_out1 or DC_Filter_Add_2Ux1U_2U_4_2384_out1 or DC_Filter_Add_1Ux1U_2U_4_4481_out1 or DC_Filter_Add_2Ux1U_2U_4_2415_out1 or DC_Filter_LessThan_12Ux9U_1U_4_4700_out1 or DC_Filter_Add_2Ux1U_2U_4_4701_out1 or DC_Filter_LessThan_12Ux9U_1U_4_4702_out1 or DC_Filter_Add_2Ux1U_2U_4_4709_out1 or DC_Filter_Add_2Ux1U_2U_4_4715_out1 or DC_Filter_Add_2Ux1U_2U_4_4732_out1 or 
DC_Filter_Add_2Ux1U_2U_4_4739_out1
          or DC_Filter_Add_2Ux1U_2U_4_4740_out1 or global_state)
          begin :drive_global_state_next
            case (global_state) 

               11'd0003:                begin
                  case (DC_Filter_Add_12Ux1U_12U_4_2382_out1[8:0]) 

                     9'd258:                      begin
                        case (DC_Filter_Add_2Ux1U_2U_4_2384_out1) 

                           2'd3:                            begin
                              /* state8 */
                              case (DC_Filter_Add_2Ux1U_2U_4_2383_out1) 

                                 2'd3:                                  begin
                                    global_state_next = 11'd1292;
                                 end
                                 
                                 default:                                  begin
                                    global_state_next = 11'd0000;
                                 end
                                 
                              endcase

                           end
                           
                           default:                            begin
                              global_state_next = 11'd0000;
                           end
                           
                        endcase

                     end
                     
                     default:                      begin
                        global_state_next = 11'd0000;
                     end
                     
                  endcase

               end
               
               11'd1284:                begin
                  case (DC_Filter_Add_1Ux1U_2U_4_4481_out1) 

                     2'd2:                      begin
                        case (DC_Filter_Add_2Ux1U_2U_4_4701_out1) 

                           2'd3:                            begin
                              if (DC_Filter_LessThan_12Ux9U_1U_4_4700_out1) begin
                                 global_state_next = 11'd1288;
                              end
                              else begin
                                 if (DC_Filter_LessThan_12Ux9U_1U_4_4702_out1) begin
                                    global_state_next = global_state + 11'd0001;
                                 end
                                 else begin
                                    case (DC_Filter_Add_2Ux1U_2U_4_4715_out1) 

                                       2'd3:                                        begin
                                          global_state_next = 11'd1299;
                                       end
                                       
                                       default:                                        begin
                                          global_state_next = 11'd1298;
                                       end
                                       
                                    endcase

                                 end
                              end
                           end
                           
                           default:                            begin
                              global_state_next = 11'd0004;
                           end
                           
                        endcase

                     end
                     
                     default:                      begin
                        global_state_next = 11'd0004;
                     end
                     
                  endcase

               end
               
               11'd1287:                begin
                  case (DC_Filter_Add_2Ux1U_2U_4_4709_out1) 

                     2'd3:                      begin
                        case (DC_Filter_Add_12Ux1U_12U_4_2382_out1[8:0]) 

                           9'd257:                            begin
                              case (DC_Filter_Add_2Ux1U_2U_4_4715_out1) 

                                 2'd3:                                  begin
                                    global_state_next = 11'd1299;
                                 end
                                 
                                 default:                                  begin
                                    global_state_next = 11'd1298;
                                 end
                                 
                              endcase

                           end
                           
                           default:                            begin
                              global_state_next = 11'd1285;
                           end
                           
                        endcase

                     end
                     
                     default:                      begin
                        global_state_next = 11'd1285;
                     end
                     
                  endcase

               end
               
               11'd1291:                begin
                  case (s_reg_3725[8:0]) 

                     9'd257:                      begin
                        case (DC_Filter_Add_2Ux1U_2U_4_4715_out1) 

                           2'd3:                            begin
                              global_state_next = 11'd1299;
                           end
                           
                           default:                            begin
                              global_state_next = 11'd1298;
                           end
                           
                        endcase

                     end
                     
                     default:                      begin
                        global_state_next = 11'd1288;
                     end
                     
                  endcase

               end
               
               11'd1297:                begin
                  case (DC_Filter_Add_12Ux1U_12U_4_2382_out1[8:0]) 

                     9'd257:                      begin
                        case (DC_Filter_Add_2Ux1U_2U_4_2415_out1) 

                           2'd3:                            begin
                              case (DC_Filter_Add_2Ux1U_2U_4_4715_out1) 

                                 2'd3:                                  begin
                                    global_state_next = 11'd1299;
                                 end
                                 
                                 default:                                  begin
                                    global_state_next = global_state + 11'd0001;
                                 end
                                 
                              endcase

                           end
                           
                           default:                            begin
                              global_state_next = 11'd1292;
                           end
                           
                        endcase

                     end
                     
                     default:                      begin
                        global_state_next = 11'd1292;
                     end
                     
                  endcase

               end
               
               11'd1298:                begin
                  case (DC_Filter_Add_2Ux1U_2U_4_4715_out1) 

                     2'd3:                      begin
                        global_state_next = global_state + 11'd0001;
                     end
                     
                     default:                      begin
                        global_state_next = 11'd1298;
                     end
                     
                  endcase

               end
               
               11'd1300, 11'd1304:                begin
                  global_state_next = 11'd1301;
               end
               
               11'd1303:                begin
                  case (DC_Filter_Add_2Ux1U_2U_4_4732_out1) 

                     2'd3:                      begin
                        case (DC_Filter_Add_2Ux1U_2U_4_4740_out1) 

                           2'd3:                            begin
                              /* state1353 */
                              case (DC_Filter_Add_2Ux1U_2U_4_4739_out1) 

                                 2'd3:                                  begin
                                    global_state_next = 11'd1305;
                                 end
                                 
                                 default:                                  begin
                                    global_state_next = 11'd1299;
                                 end
                                 
                              endcase

                           end
                           
                           default:                            begin
                              global_state_next = 11'd1299;
                           end
                           
                        endcase

                     end
                     
                     default:                      begin
                        global_state_next = global_state + 11'd0001;
                     end
                     
                  endcase

               end
               
               11'd1305:                begin
                  /* state1357 */
                  case (DC_Filter_Add_12Ux1U_12U_4_2382_out1[8:0]) 

                     9'd256:                      begin
                        case (s_reg_3721) 

                           12'd0000:                            begin
                              global_state_next = 11'd1292;
                           end
                           
                           default:                            begin
                              global_state_next = 11'd0004;
                           end
                           
                        endcase

                     end
                     
                     default:                      begin
                        case (DC_Filter_Add_2Ux1U_2U_4_4715_out1) 

                           2'd3:                            begin
                              global_state_next = 11'd1299;
                           end
                           
                           default:                            begin
                              global_state_next = 11'd1298;
                           end
                           
                        endcase

                     end
                     
                  endcase

               end
               
               default:                begin
                  global_state_next = global_state + 11'd0001;
               end
               
            endcase

         end

         // resource: mux_1bx2i2c
         // resource: regr_en_sc_1
         always @(posedge i_clk)
          begin :drive_gs_ctrl0
            if (i_rst == 1'b0) begin
               gs_ctrl0 <= 1'b0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        11'd1303:                         begin
                           gs_ctrl0 <= 1'b1;
                        end
                        
                        default:                         begin
                           gs_ctrl0 <= 1'b0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_2bx3i3c
         // resource: regr_en_sc_2
         always @(posedge i_clk)
          begin :drive_gs_ctrl1
            if (i_rst == 1'b0) begin
               gs_ctrl1 <= 2'd0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        11'd1292:                         begin
                           gs_ctrl1 <= 2'd1;
                        end
                        
                        11'd1302:                         begin
                           gs_ctrl1 <= 2'd2;
                        end
                        
                        default:                         begin
                           gs_ctrl1 <= 2'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_3bx6i6c
         // resource: regr_en_sc_3
         always @(posedge i_clk)
          begin :drive_gs_ctrl2
            if (i_rst == 1'b0) begin
               gs_ctrl2 <= 3'd0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        11'd1284, 11'd1291:                         begin
                           gs_ctrl2 <= 3'd1;
                        end
                        
                        11'd1289:                         begin
                           gs_ctrl2 <= 3'd2;
                        end
                        
                        11'd1290:                         begin
                           gs_ctrl2 <= 3'd3;
                        end
                        
                        11'd1292:                         begin
                           gs_ctrl2 <= 3'd4;
                        end
                        
                        11'd1303:                         begin
                           gs_ctrl2 <= 3'd5;
                        end
                        
                        default:                         begin
                           gs_ctrl2 <= 3'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_9bx260i260c
         // resource: regr_en_sc_9
         always @(posedge i_clk)
          begin :drive_gs_ctrl3
            if (i_rst == 1'b0) begin
               gs_ctrl3 <= 9'd000;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        11'd0006, 11'd0009, 11'd1284:                         begin
                           gs_ctrl3 <= 9'd001;
                        end
                        
                        11'd0011, 11'd0014:                         begin
                           gs_ctrl3 <= 9'd002;
                        end
                        
                        11'd0016, 11'd0019:                         begin
                           gs_ctrl3 <= 9'd003;
                        end
                        
                        11'd0021, 11'd0024:                         begin
                           gs_ctrl3 <= 9'd004;
                        end
                        
                        11'd0026, 11'd0029:                         begin
                           gs_ctrl3 <= 9'd005;
                        end
                        
                        11'd0031, 11'd0034:                         begin
                           gs_ctrl3 <= 9'd006;
                        end
                        
                        11'd0036, 11'd0039:                         begin
                           gs_ctrl3 <= 9'd007;
                        end
                        
                        11'd0041, 11'd0044:                         begin
                           gs_ctrl3 <= 9'd008;
                        end
                        
                        11'd0046, 11'd0049:                         begin
                           gs_ctrl3 <= 9'd009;
                        end
                        
                        11'd0051, 11'd0054:                         begin
                           gs_ctrl3 <= 9'd010;
                        end
                        
                        11'd0056, 11'd0059:                         begin
                           gs_ctrl3 <= 9'd011;
                        end
                        
                        11'd0061, 11'd0064:                         begin
                           gs_ctrl3 <= 9'd012;
                        end
                        
                        11'd0066, 11'd0069:                         begin
                           gs_ctrl3 <= 9'd013;
                        end
                        
                        11'd0071, 11'd0074:                         begin
                           gs_ctrl3 <= 9'd014;
                        end
                        
                        11'd0076, 11'd0079:                         begin
                           gs_ctrl3 <= 9'd015;
                        end
                        
                        11'd0081, 11'd0084:                         begin
                           gs_ctrl3 <= 9'd016;
                        end
                        
                        11'd0086, 11'd0089:                         begin
                           gs_ctrl3 <= 9'd017;
                        end
                        
                        11'd0091, 11'd0094:                         begin
                           gs_ctrl3 <= 9'd018;
                        end
                        
                        11'd0096, 11'd0099:                         begin
                           gs_ctrl3 <= 9'd019;
                        end
                        
                        11'd0101, 11'd0104:                         begin
                           gs_ctrl3 <= 9'd020;
                        end
                        
                        11'd0106, 11'd0109:                         begin
                           gs_ctrl3 <= 9'd021;
                        end
                        
                        11'd0111, 11'd0114:                         begin
                           gs_ctrl3 <= 9'd022;
                        end
                        
                        11'd0116, 11'd0119:                         begin
                           gs_ctrl3 <= 9'd023;
                        end
                        
                        11'd0121, 11'd0124:                         begin
                           gs_ctrl3 <= 9'd024;
                        end
                        
                        11'd0126, 11'd0129:                         begin
                           gs_ctrl3 <= 9'd025;
                        end
                        
                        11'd0131, 11'd0134:                         begin
                           gs_ctrl3 <= 9'd026;
                        end
                        
                        11'd0136, 11'd0139:                         begin
                           gs_ctrl3 <= 9'd027;
                        end
                        
                        11'd0141, 11'd0144:                         begin
                           gs_ctrl3 <= 9'd028;
                        end
                        
                        11'd0146, 11'd0149:                         begin
                           gs_ctrl3 <= 9'd029;
                        end
                        
                        11'd0151, 11'd0154:                         begin
                           gs_ctrl3 <= 9'd030;
                        end
                        
                        11'd0156, 11'd0159:                         begin
                           gs_ctrl3 <= 9'd031;
                        end
                        
                        11'd0161, 11'd0164:                         begin
                           gs_ctrl3 <= 9'd032;
                        end
                        
                        11'd0166, 11'd0169:                         begin
                           gs_ctrl3 <= 9'd033;
                        end
                        
                        11'd0171, 11'd0174:                         begin
                           gs_ctrl3 <= 9'd034;
                        end
                        
                        11'd0176, 11'd0179:                         begin
                           gs_ctrl3 <= 9'd035;
                        end
                        
                        11'd0181, 11'd0184:                         begin
                           gs_ctrl3 <= 9'd036;
                        end
                        
                        11'd0186, 11'd0189:                         begin
                           gs_ctrl3 <= 9'd037;
                        end
                        
                        11'd0191, 11'd0194:                         begin
                           gs_ctrl3 <= 9'd038;
                        end
                        
                        11'd0196, 11'd0199:                         begin
                           gs_ctrl3 <= 9'd039;
                        end
                        
                        11'd0201, 11'd0204:                         begin
                           gs_ctrl3 <= 9'd040;
                        end
                        
                        11'd0206, 11'd0209:                         begin
                           gs_ctrl3 <= 9'd041;
                        end
                        
                        11'd0211, 11'd0214:                         begin
                           gs_ctrl3 <= 9'd042;
                        end
                        
                        11'd0216, 11'd0219:                         begin
                           gs_ctrl3 <= 9'd043;
                        end
                        
                        11'd0221, 11'd0224:                         begin
                           gs_ctrl3 <= 9'd044;
                        end
                        
                        11'd0226, 11'd0229:                         begin
                           gs_ctrl3 <= 9'd045;
                        end
                        
                        11'd0231, 11'd0234:                         begin
                           gs_ctrl3 <= 9'd046;
                        end
                        
                        11'd0236, 11'd0239:                         begin
                           gs_ctrl3 <= 9'd047;
                        end
                        
                        11'd0241, 11'd0244:                         begin
                           gs_ctrl3 <= 9'd048;
                        end
                        
                        11'd0246, 11'd0249:                         begin
                           gs_ctrl3 <= 9'd049;
                        end
                        
                        11'd0251, 11'd0254:                         begin
                           gs_ctrl3 <= 9'd050;
                        end
                        
                        11'd0256, 11'd0259:                         begin
                           gs_ctrl3 <= 9'd051;
                        end
                        
                        11'd0261, 11'd0264:                         begin
                           gs_ctrl3 <= 9'd052;
                        end
                        
                        11'd0266, 11'd0269:                         begin
                           gs_ctrl3 <= 9'd053;
                        end
                        
                        11'd0271, 11'd0274:                         begin
                           gs_ctrl3 <= 9'd054;
                        end
                        
                        11'd0276, 11'd0279:                         begin
                           gs_ctrl3 <= 9'd055;
                        end
                        
                        11'd0281, 11'd0284:                         begin
                           gs_ctrl3 <= 9'd056;
                        end
                        
                        11'd0286, 11'd0289:                         begin
                           gs_ctrl3 <= 9'd057;
                        end
                        
                        11'd0291, 11'd0294:                         begin
                           gs_ctrl3 <= 9'd058;
                        end
                        
                        11'd0296, 11'd0299:                         begin
                           gs_ctrl3 <= 9'd059;
                        end
                        
                        11'd0301, 11'd0304:                         begin
                           gs_ctrl3 <= 9'd060;
                        end
                        
                        11'd0306, 11'd0309:                         begin
                           gs_ctrl3 <= 9'd061;
                        end
                        
                        11'd0311, 11'd0314:                         begin
                           gs_ctrl3 <= 9'd062;
                        end
                        
                        11'd0316, 11'd0319:                         begin
                           gs_ctrl3 <= 9'd063;
                        end
                        
                        11'd0321, 11'd0324:                         begin
                           gs_ctrl3 <= 9'd064;
                        end
                        
                        11'd0326, 11'd0329:                         begin
                           gs_ctrl3 <= 9'd065;
                        end
                        
                        11'd0331, 11'd0334:                         begin
                           gs_ctrl3 <= 9'd066;
                        end
                        
                        11'd0336, 11'd0339:                         begin
                           gs_ctrl3 <= 9'd067;
                        end
                        
                        11'd0341, 11'd0344:                         begin
                           gs_ctrl3 <= 9'd068;
                        end
                        
                        11'd0346, 11'd0349:                         begin
                           gs_ctrl3 <= 9'd069;
                        end
                        
                        11'd0351, 11'd0354:                         begin
                           gs_ctrl3 <= 9'd070;
                        end
                        
                        11'd0356, 11'd0359:                         begin
                           gs_ctrl3 <= 9'd071;
                        end
                        
                        11'd0361, 11'd0364:                         begin
                           gs_ctrl3 <= 9'd072;
                        end
                        
                        11'd0366, 11'd0369:                         begin
                           gs_ctrl3 <= 9'd073;
                        end
                        
                        11'd0371, 11'd0374:                         begin
                           gs_ctrl3 <= 9'd074;
                        end
                        
                        11'd0376, 11'd0379:                         begin
                           gs_ctrl3 <= 9'd075;
                        end
                        
                        11'd0381, 11'd0384:                         begin
                           gs_ctrl3 <= 9'd076;
                        end
                        
                        11'd0386, 11'd0389:                         begin
                           gs_ctrl3 <= 9'd077;
                        end
                        
                        11'd0391, 11'd0394:                         begin
                           gs_ctrl3 <= 9'd078;
                        end
                        
                        11'd0396, 11'd0399:                         begin
                           gs_ctrl3 <= 9'd079;
                        end
                        
                        11'd0401, 11'd0404:                         begin
                           gs_ctrl3 <= 9'd080;
                        end
                        
                        11'd0406, 11'd0409:                         begin
                           gs_ctrl3 <= 9'd081;
                        end
                        
                        11'd0411, 11'd0414:                         begin
                           gs_ctrl3 <= 9'd082;
                        end
                        
                        11'd0416, 11'd0419:                         begin
                           gs_ctrl3 <= 9'd083;
                        end
                        
                        11'd0421, 11'd0424:                         begin
                           gs_ctrl3 <= 9'd084;
                        end
                        
                        11'd0426, 11'd0429:                         begin
                           gs_ctrl3 <= 9'd085;
                        end
                        
                        11'd0431, 11'd0434:                         begin
                           gs_ctrl3 <= 9'd086;
                        end
                        
                        11'd0436, 11'd0439:                         begin
                           gs_ctrl3 <= 9'd087;
                        end
                        
                        11'd0441, 11'd0444:                         begin
                           gs_ctrl3 <= 9'd088;
                        end
                        
                        11'd0446, 11'd0449:                         begin
                           gs_ctrl3 <= 9'd089;
                        end
                        
                        11'd0451, 11'd0454:                         begin
                           gs_ctrl3 <= 9'd090;
                        end
                        
                        11'd0456, 11'd0459:                         begin
                           gs_ctrl3 <= 9'd091;
                        end
                        
                        11'd0461, 11'd0464:                         begin
                           gs_ctrl3 <= 9'd092;
                        end
                        
                        11'd0466, 11'd0469:                         begin
                           gs_ctrl3 <= 9'd093;
                        end
                        
                        11'd0471, 11'd0474:                         begin
                           gs_ctrl3 <= 9'd094;
                        end
                        
                        11'd0476, 11'd0479:                         begin
                           gs_ctrl3 <= 9'd095;
                        end
                        
                        11'd0481, 11'd0484:                         begin
                           gs_ctrl3 <= 9'd096;
                        end
                        
                        11'd0486, 11'd0489:                         begin
                           gs_ctrl3 <= 9'd097;
                        end
                        
                        11'd0491, 11'd0494:                         begin
                           gs_ctrl3 <= 9'd098;
                        end
                        
                        11'd0496, 11'd0499:                         begin
                           gs_ctrl3 <= 9'd099;
                        end
                        
                        11'd0501, 11'd0504:                         begin
                           gs_ctrl3 <= 9'd100;
                        end
                        
                        11'd0506, 11'd0509:                         begin
                           gs_ctrl3 <= 9'd101;
                        end
                        
                        11'd0511, 11'd0514:                         begin
                           gs_ctrl3 <= 9'd102;
                        end
                        
                        11'd0516, 11'd0519:                         begin
                           gs_ctrl3 <= 9'd103;
                        end
                        
                        11'd0521, 11'd0524:                         begin
                           gs_ctrl3 <= 9'd104;
                        end
                        
                        11'd0526, 11'd0529:                         begin
                           gs_ctrl3 <= 9'd105;
                        end
                        
                        11'd0531, 11'd0534:                         begin
                           gs_ctrl3 <= 9'd106;
                        end
                        
                        11'd0536, 11'd0539:                         begin
                           gs_ctrl3 <= 9'd107;
                        end
                        
                        11'd0541, 11'd0544:                         begin
                           gs_ctrl3 <= 9'd108;
                        end
                        
                        11'd0546, 11'd0549:                         begin
                           gs_ctrl3 <= 9'd109;
                        end
                        
                        11'd0551, 11'd0554:                         begin
                           gs_ctrl3 <= 9'd110;
                        end
                        
                        11'd0556, 11'd0559:                         begin
                           gs_ctrl3 <= 9'd111;
                        end
                        
                        11'd0561, 11'd0564:                         begin
                           gs_ctrl3 <= 9'd112;
                        end
                        
                        11'd0566, 11'd0569:                         begin
                           gs_ctrl3 <= 9'd113;
                        end
                        
                        11'd0571, 11'd0574:                         begin
                           gs_ctrl3 <= 9'd114;
                        end
                        
                        11'd0576, 11'd0579:                         begin
                           gs_ctrl3 <= 9'd115;
                        end
                        
                        11'd0581, 11'd0584:                         begin
                           gs_ctrl3 <= 9'd116;
                        end
                        
                        11'd0586, 11'd0589:                         begin
                           gs_ctrl3 <= 9'd117;
                        end
                        
                        11'd0591, 11'd0594:                         begin
                           gs_ctrl3 <= 9'd118;
                        end
                        
                        11'd0596, 11'd0599:                         begin
                           gs_ctrl3 <= 9'd119;
                        end
                        
                        11'd0601, 11'd0604:                         begin
                           gs_ctrl3 <= 9'd120;
                        end
                        
                        11'd0606, 11'd0609:                         begin
                           gs_ctrl3 <= 9'd121;
                        end
                        
                        11'd0611, 11'd0614:                         begin
                           gs_ctrl3 <= 9'd122;
                        end
                        
                        11'd0616, 11'd0619:                         begin
                           gs_ctrl3 <= 9'd123;
                        end
                        
                        11'd0621, 11'd0624:                         begin
                           gs_ctrl3 <= 9'd124;
                        end
                        
                        11'd0626, 11'd0629:                         begin
                           gs_ctrl3 <= 9'd125;
                        end
                        
                        11'd0631, 11'd0634:                         begin
                           gs_ctrl3 <= 9'd126;
                        end
                        
                        11'd0636, 11'd0639:                         begin
                           gs_ctrl3 <= 9'd127;
                        end
                        
                        11'd0641, 11'd0644:                         begin
                           gs_ctrl3 <= 9'd128;
                        end
                        
                        11'd0646, 11'd0649:                         begin
                           gs_ctrl3 <= 9'd129;
                        end
                        
                        11'd0651, 11'd0654:                         begin
                           gs_ctrl3 <= 9'd130;
                        end
                        
                        11'd0656, 11'd0659:                         begin
                           gs_ctrl3 <= 9'd131;
                        end
                        
                        11'd0661, 11'd0664:                         begin
                           gs_ctrl3 <= 9'd132;
                        end
                        
                        11'd0666, 11'd0669:                         begin
                           gs_ctrl3 <= 9'd133;
                        end
                        
                        11'd0671, 11'd0674:                         begin
                           gs_ctrl3 <= 9'd134;
                        end
                        
                        11'd0676, 11'd0679:                         begin
                           gs_ctrl3 <= 9'd135;
                        end
                        
                        11'd0681, 11'd0684:                         begin
                           gs_ctrl3 <= 9'd136;
                        end
                        
                        11'd0686, 11'd0689:                         begin
                           gs_ctrl3 <= 9'd137;
                        end
                        
                        11'd0691, 11'd0694:                         begin
                           gs_ctrl3 <= 9'd138;
                        end
                        
                        11'd0696, 11'd0699:                         begin
                           gs_ctrl3 <= 9'd139;
                        end
                        
                        11'd0701, 11'd0704:                         begin
                           gs_ctrl3 <= 9'd140;
                        end
                        
                        11'd0706, 11'd0709:                         begin
                           gs_ctrl3 <= 9'd141;
                        end
                        
                        11'd0711, 11'd0714:                         begin
                           gs_ctrl3 <= 9'd142;
                        end
                        
                        11'd0716, 11'd0719:                         begin
                           gs_ctrl3 <= 9'd143;
                        end
                        
                        11'd0721, 11'd0724:                         begin
                           gs_ctrl3 <= 9'd144;
                        end
                        
                        11'd0726, 11'd0729:                         begin
                           gs_ctrl3 <= 9'd145;
                        end
                        
                        11'd0731, 11'd0734:                         begin
                           gs_ctrl3 <= 9'd146;
                        end
                        
                        11'd0736, 11'd0739:                         begin
                           gs_ctrl3 <= 9'd147;
                        end
                        
                        11'd0741, 11'd0744:                         begin
                           gs_ctrl3 <= 9'd148;
                        end
                        
                        11'd0746, 11'd0749:                         begin
                           gs_ctrl3 <= 9'd149;
                        end
                        
                        11'd0751, 11'd0754:                         begin
                           gs_ctrl3 <= 9'd150;
                        end
                        
                        11'd0756, 11'd0759:                         begin
                           gs_ctrl3 <= 9'd151;
                        end
                        
                        11'd0761, 11'd0764:                         begin
                           gs_ctrl3 <= 9'd152;
                        end
                        
                        11'd0766, 11'd0769:                         begin
                           gs_ctrl3 <= 9'd153;
                        end
                        
                        11'd0771, 11'd0774:                         begin
                           gs_ctrl3 <= 9'd154;
                        end
                        
                        11'd0776, 11'd0779:                         begin
                           gs_ctrl3 <= 9'd155;
                        end
                        
                        11'd0781, 11'd0784:                         begin
                           gs_ctrl3 <= 9'd156;
                        end
                        
                        11'd0786, 11'd0789:                         begin
                           gs_ctrl3 <= 9'd157;
                        end
                        
                        11'd0791, 11'd0794:                         begin
                           gs_ctrl3 <= 9'd158;
                        end
                        
                        11'd0796, 11'd0799:                         begin
                           gs_ctrl3 <= 9'd159;
                        end
                        
                        11'd0801, 11'd0804:                         begin
                           gs_ctrl3 <= 9'd160;
                        end
                        
                        11'd0806, 11'd0809:                         begin
                           gs_ctrl3 <= 9'd161;
                        end
                        
                        11'd0811, 11'd0814:                         begin
                           gs_ctrl3 <= 9'd162;
                        end
                        
                        11'd0816, 11'd0819:                         begin
                           gs_ctrl3 <= 9'd163;
                        end
                        
                        11'd0821, 11'd0824:                         begin
                           gs_ctrl3 <= 9'd164;
                        end
                        
                        11'd0826, 11'd0829:                         begin
                           gs_ctrl3 <= 9'd165;
                        end
                        
                        11'd0831, 11'd0834:                         begin
                           gs_ctrl3 <= 9'd166;
                        end
                        
                        11'd0836, 11'd0839:                         begin
                           gs_ctrl3 <= 9'd167;
                        end
                        
                        11'd0841, 11'd0844:                         begin
                           gs_ctrl3 <= 9'd168;
                        end
                        
                        11'd0846, 11'd0849:                         begin
                           gs_ctrl3 <= 9'd169;
                        end
                        
                        11'd0851, 11'd0854:                         begin
                           gs_ctrl3 <= 9'd170;
                        end
                        
                        11'd0856, 11'd0859:                         begin
                           gs_ctrl3 <= 9'd171;
                        end
                        
                        11'd0861, 11'd0864:                         begin
                           gs_ctrl3 <= 9'd172;
                        end
                        
                        11'd0866, 11'd0869:                         begin
                           gs_ctrl3 <= 9'd173;
                        end
                        
                        11'd0871, 11'd0874:                         begin
                           gs_ctrl3 <= 9'd174;
                        end
                        
                        11'd0876, 11'd0879:                         begin
                           gs_ctrl3 <= 9'd175;
                        end
                        
                        11'd0881, 11'd0884:                         begin
                           gs_ctrl3 <= 9'd176;
                        end
                        
                        11'd0886, 11'd0889:                         begin
                           gs_ctrl3 <= 9'd177;
                        end
                        
                        11'd0891, 11'd0894:                         begin
                           gs_ctrl3 <= 9'd178;
                        end
                        
                        11'd0896, 11'd0899:                         begin
                           gs_ctrl3 <= 9'd179;
                        end
                        
                        11'd0901, 11'd0904:                         begin
                           gs_ctrl3 <= 9'd180;
                        end
                        
                        11'd0906, 11'd0909:                         begin
                           gs_ctrl3 <= 9'd181;
                        end
                        
                        11'd0911, 11'd0914:                         begin
                           gs_ctrl3 <= 9'd182;
                        end
                        
                        11'd0916, 11'd0919:                         begin
                           gs_ctrl3 <= 9'd183;
                        end
                        
                        11'd0921, 11'd0924:                         begin
                           gs_ctrl3 <= 9'd184;
                        end
                        
                        11'd0926, 11'd0929:                         begin
                           gs_ctrl3 <= 9'd185;
                        end
                        
                        11'd0931, 11'd0934:                         begin
                           gs_ctrl3 <= 9'd186;
                        end
                        
                        11'd0936, 11'd0939:                         begin
                           gs_ctrl3 <= 9'd187;
                        end
                        
                        11'd0941, 11'd0944:                         begin
                           gs_ctrl3 <= 9'd188;
                        end
                        
                        11'd0946, 11'd0949:                         begin
                           gs_ctrl3 <= 9'd189;
                        end
                        
                        11'd0951, 11'd0954:                         begin
                           gs_ctrl3 <= 9'd190;
                        end
                        
                        11'd0956, 11'd0959:                         begin
                           gs_ctrl3 <= 9'd191;
                        end
                        
                        11'd0961, 11'd0964:                         begin
                           gs_ctrl3 <= 9'd192;
                        end
                        
                        11'd0966, 11'd0969:                         begin
                           gs_ctrl3 <= 9'd193;
                        end
                        
                        11'd0971, 11'd0974:                         begin
                           gs_ctrl3 <= 9'd194;
                        end
                        
                        11'd0976, 11'd0979:                         begin
                           gs_ctrl3 <= 9'd195;
                        end
                        
                        11'd0981, 11'd0984:                         begin
                           gs_ctrl3 <= 9'd196;
                        end
                        
                        11'd0986, 11'd0989:                         begin
                           gs_ctrl3 <= 9'd197;
                        end
                        
                        11'd0991, 11'd0994:                         begin
                           gs_ctrl3 <= 9'd198;
                        end
                        
                        11'd0996, 11'd0999:                         begin
                           gs_ctrl3 <= 9'd199;
                        end
                        
                        11'd1001, 11'd1004:                         begin
                           gs_ctrl3 <= 9'd200;
                        end
                        
                        11'd1006, 11'd1009:                         begin
                           gs_ctrl3 <= 9'd201;
                        end
                        
                        11'd1011, 11'd1014:                         begin
                           gs_ctrl3 <= 9'd202;
                        end
                        
                        11'd1016, 11'd1019:                         begin
                           gs_ctrl3 <= 9'd203;
                        end
                        
                        11'd1021, 11'd1024:                         begin
                           gs_ctrl3 <= 9'd204;
                        end
                        
                        11'd1026, 11'd1029:                         begin
                           gs_ctrl3 <= 9'd205;
                        end
                        
                        11'd1031, 11'd1034:                         begin
                           gs_ctrl3 <= 9'd206;
                        end
                        
                        11'd1036, 11'd1039:                         begin
                           gs_ctrl3 <= 9'd207;
                        end
                        
                        11'd1041, 11'd1044:                         begin
                           gs_ctrl3 <= 9'd208;
                        end
                        
                        11'd1046, 11'd1049:                         begin
                           gs_ctrl3 <= 9'd209;
                        end
                        
                        11'd1051, 11'd1054:                         begin
                           gs_ctrl3 <= 9'd210;
                        end
                        
                        11'd1056, 11'd1059:                         begin
                           gs_ctrl3 <= 9'd211;
                        end
                        
                        11'd1061, 11'd1064:                         begin
                           gs_ctrl3 <= 9'd212;
                        end
                        
                        11'd1066, 11'd1069:                         begin
                           gs_ctrl3 <= 9'd213;
                        end
                        
                        11'd1071, 11'd1074:                         begin
                           gs_ctrl3 <= 9'd214;
                        end
                        
                        11'd1076, 11'd1079:                         begin
                           gs_ctrl3 <= 9'd215;
                        end
                        
                        11'd1081, 11'd1084:                         begin
                           gs_ctrl3 <= 9'd216;
                        end
                        
                        11'd1086, 11'd1089:                         begin
                           gs_ctrl3 <= 9'd217;
                        end
                        
                        11'd1091, 11'd1094:                         begin
                           gs_ctrl3 <= 9'd218;
                        end
                        
                        11'd1096, 11'd1099:                         begin
                           gs_ctrl3 <= 9'd219;
                        end
                        
                        11'd1101, 11'd1104:                         begin
                           gs_ctrl3 <= 9'd220;
                        end
                        
                        11'd1106, 11'd1109:                         begin
                           gs_ctrl3 <= 9'd221;
                        end
                        
                        11'd1111, 11'd1114:                         begin
                           gs_ctrl3 <= 9'd222;
                        end
                        
                        11'd1116, 11'd1119:                         begin
                           gs_ctrl3 <= 9'd223;
                        end
                        
                        11'd1121, 11'd1124:                         begin
                           gs_ctrl3 <= 9'd224;
                        end
                        
                        11'd1126, 11'd1129:                         begin
                           gs_ctrl3 <= 9'd225;
                        end
                        
                        11'd1131, 11'd1134:                         begin
                           gs_ctrl3 <= 9'd226;
                        end
                        
                        11'd1136, 11'd1139:                         begin
                           gs_ctrl3 <= 9'd227;
                        end
                        
                        11'd1141, 11'd1144:                         begin
                           gs_ctrl3 <= 9'd228;
                        end
                        
                        11'd1146, 11'd1149:                         begin
                           gs_ctrl3 <= 9'd229;
                        end
                        
                        11'd1151, 11'd1154:                         begin
                           gs_ctrl3 <= 9'd230;
                        end
                        
                        11'd1156, 11'd1159:                         begin
                           gs_ctrl3 <= 9'd231;
                        end
                        
                        11'd1161, 11'd1164:                         begin
                           gs_ctrl3 <= 9'd232;
                        end
                        
                        11'd1166, 11'd1169:                         begin
                           gs_ctrl3 <= 9'd233;
                        end
                        
                        11'd1171, 11'd1174:                         begin
                           gs_ctrl3 <= 9'd234;
                        end
                        
                        11'd1176, 11'd1179:                         begin
                           gs_ctrl3 <= 9'd235;
                        end
                        
                        11'd1181, 11'd1184:                         begin
                           gs_ctrl3 <= 9'd236;
                        end
                        
                        11'd1186, 11'd1189:                         begin
                           gs_ctrl3 <= 9'd237;
                        end
                        
                        11'd1191, 11'd1194:                         begin
                           gs_ctrl3 <= 9'd238;
                        end
                        
                        11'd1196, 11'd1199:                         begin
                           gs_ctrl3 <= 9'd239;
                        end
                        
                        11'd1201, 11'd1204:                         begin
                           gs_ctrl3 <= 9'd240;
                        end
                        
                        11'd1206, 11'd1209:                         begin
                           gs_ctrl3 <= 9'd241;
                        end
                        
                        11'd1211, 11'd1214:                         begin
                           gs_ctrl3 <= 9'd242;
                        end
                        
                        11'd1216, 11'd1219:                         begin
                           gs_ctrl3 <= 9'd243;
                        end
                        
                        11'd1221, 11'd1224:                         begin
                           gs_ctrl3 <= 9'd244;
                        end
                        
                        11'd1226, 11'd1229:                         begin
                           gs_ctrl3 <= 9'd245;
                        end
                        
                        11'd1231, 11'd1234:                         begin
                           gs_ctrl3 <= 9'd246;
                        end
                        
                        11'd1236, 11'd1239:                         begin
                           gs_ctrl3 <= 9'd247;
                        end
                        
                        11'd1241, 11'd1244:                         begin
                           gs_ctrl3 <= 9'd248;
                        end
                        
                        11'd1246, 11'd1249:                         begin
                           gs_ctrl3 <= 9'd249;
                        end
                        
                        11'd1251, 11'd1254:                         begin
                           gs_ctrl3 <= 9'd250;
                        end
                        
                        11'd1256, 11'd1259:                         begin
                           gs_ctrl3 <= 9'd251;
                        end
                        
                        11'd1261, 11'd1264:                         begin
                           gs_ctrl3 <= 9'd252;
                        end
                        
                        11'd1266, 11'd1269:                         begin
                           gs_ctrl3 <= 9'd253;
                        end
                        
                        11'd1271, 11'd1274:                         begin
                           gs_ctrl3 <= 9'd254;
                        end
                        
                        11'd1276, 11'd1279:                         begin
                           gs_ctrl3 <= 9'd255;
                        end
                        
                        11'd1281, 11'd1283:                         begin
                           gs_ctrl3 <= 9'd256;
                        end
                        
                        11'd1291:                         begin
                           gs_ctrl3 <= 9'd257;
                        end
                        
                        11'd1302:                         begin
                           gs_ctrl3 <= 9'd258;
                        end
                        
                        11'd1303:                         begin
                           gs_ctrl3 <= 9'd259;
                        end
                        
                        default:                         begin
                           gs_ctrl3 <= 9'd000;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_2bx3i3c
         // resource: regr_en_sc_2
         always @(posedge i_clk)
          begin :drive_gs_ctrl4
            if (i_rst == 1'b0) begin
               gs_ctrl4 <= 2'd0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        11'd1284, 11'd1291:                         begin
                           gs_ctrl4 <= 2'd1;
                        end
                        
                        11'd1305:                         begin
                           gs_ctrl4 <= 2'd2;
                        end
                        
                        default:                         begin
                           gs_ctrl4 <= 2'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         // resource: regr_en_sc_1
         always @(posedge i_clk)
          begin :drive_gs_ctrl5
            if (i_rst == 1'b0) begin
               gs_ctrl5 <= 1'b0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        11'd1288:                         begin
                           gs_ctrl5 <= 1'b1;
                        end
                        
                        default:                         begin
                           gs_ctrl5 <= 1'b0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_3bx5i5c
         // resource: regr_en_sc_3
         always @(posedge i_clk)
          begin :drive_gs_ctrl6
            if (i_rst == 1'b0) begin
               gs_ctrl6 <= 3'd0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        11'd0009, 11'd0014, 11'd0019, 11'd0024, 11'd0029, 11'd0034, 11'd0039, 11'd0044, 11'd0049, 11'd0054, 11'd0059, 11'd0064, 11'd0069, 11'd0074, 11'd0079, 11'd0084, 11'd0089, 11'd0094, 11'd0099, 11'd0104, 11'd0109, 11'd0114, 11'd0119, 11'd0124, 11'd0129, 11'd0134, 11'd0139, 11'd0144, 11'd0149, 11'd0154, 11'd0159, 11'd0164, 11'd0169, 11'd0174, 11'd0179, 11'd0184, 11'd0189, 11'd0194, 11'd0199, 11'd0204, 11'd0209, 11'd0214, 11'd0219, 11'd0224, 11'd0229, 11'd0234, 11'd0239, 
11'd0244
                        , 11'd0249, 11'd0254, 11'd0259, 11'd0264, 11'd0269, 11'd0274, 11'd0279, 11'd0284, 11'd0289, 11'd0294, 11'd0299, 11'd0304, 11'd0309, 11'd0314, 11'd0319, 11'd0324, 11'd0329, 11'd0334, 11'd0339, 11'd0344, 11'd0349, 11'd0354, 11'd0359, 11'd0364, 11'd0369, 11'd0374, 11'd0379, 11'd0384, 11'd0389, 11'd0394, 11'd0399, 11'd0404, 11'd0409, 11'd0414, 11'd0419, 11'd0424, 11'd0429, 11'd0434, 11'd0439, 11'd0444, 11'd0449, 11'd0454, 11'd0459, 11'd0464, 11'd0469, 11'd0474, 11'd0479, 
11'd0484
                        , 11'd0489, 11'd0494, 11'd0499, 11'd0504, 11'd0509, 11'd0514, 11'd0519, 11'd0524, 11'd0529, 11'd0534, 11'd0539, 11'd0544, 11'd0549, 11'd0554, 11'd0559, 11'd0564, 11'd0569, 11'd0574, 11'd0579, 11'd0584, 11'd0589, 11'd0594, 11'd0599, 11'd0604, 11'd0609, 11'd0614, 11'd0619, 11'd0624, 11'd0629, 11'd0634, 11'd0639, 11'd0644, 11'd0649, 11'd0654, 11'd0659, 11'd0664, 11'd0669, 11'd0674, 11'd0679, 11'd0684, 11'd0689, 11'd0694, 11'd0699, 11'd0704, 11'd0709, 11'd0714, 11'd0719, 
11'd0724
                        , 11'd0729, 11'd0734, 11'd0739, 11'd0744, 11'd0749, 11'd0754, 11'd0759, 11'd0764, 11'd0769, 11'd0774, 11'd0779, 11'd0784, 11'd0789, 11'd0794, 11'd0799, 11'd0804, 11'd0809, 11'd0814, 11'd0819, 11'd0824, 11'd0829, 11'd0834, 11'd0839, 11'd0844, 11'd0849, 11'd0854, 11'd0859, 11'd0864, 11'd0869, 11'd0874, 11'd0879, 11'd0884, 11'd0889, 11'd0894, 11'd0899, 11'd0904, 11'd0909, 11'd0914, 11'd0919, 11'd0924, 11'd0929, 11'd0934, 11'd0939, 11'd0944, 11'd0949, 11'd0954, 11'd0959, 
11'd0964
                        , 11'd0969, 11'd0974, 11'd0979, 11'd0984, 11'd0989, 11'd0994, 11'd0999, 11'd1004, 11'd1009, 11'd1014, 11'd1019, 11'd1024, 11'd1029, 11'd1034, 11'd1039, 11'd1044, 11'd1049, 11'd1054, 11'd1059, 11'd1064, 11'd1069, 11'd1074, 11'd1079, 11'd1084, 11'd1089, 11'd1094, 11'd1099, 11'd1104, 11'd1109, 11'd1114, 11'd1119, 11'd1124, 11'd1129, 11'd1134, 11'd1139, 11'd1144, 11'd1149, 11'd1154, 11'd1159, 11'd1164, 11'd1169, 11'd1174, 11'd1179, 11'd1184, 11'd1189, 11'd1194, 11'd1199, 
11'd1204
                        , 11'd1209, 11'd1214, 11'd1219, 11'd1224, 11'd1229, 11'd1234, 11'd1239, 11'd1244, 11'd1249, 11'd1254, 11'd1259, 11'd1264, 11'd1269, 11'd1274, 11'd1279, 11'd1283:                         begin
                           gs_ctrl6 <= 3'd1;
                        end
                        
                        11'd1288, 11'd1292:                         begin
                           gs_ctrl6 <= 3'd2;
                        end
                        
                        11'd1289, 11'd1294:                         begin
                           gs_ctrl6 <= 3'd3;
                        end
                        
                        11'd1290, 11'd1296:                         begin
                           gs_ctrl6 <= 3'd4;
                        end
                        
                        default:                         begin
                           gs_ctrl6 <= 3'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         // resource: regr_en_sc_1
         always @(posedge i_clk)
          begin :drive_gs_ctrl7
            if (i_rst == 1'b0) begin
               gs_ctrl7 <= 1'b0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        11'd0002, 11'd0006, 11'd0009, 11'd0011, 11'd0014, 11'd0016, 11'd0019, 11'd0021, 11'd0024, 11'd0026, 11'd0029, 11'd0031, 11'd0034, 11'd0036, 11'd0039, 11'd0041, 11'd0044, 11'd0046, 11'd0049, 11'd0051, 11'd0054, 11'd0056, 11'd0059, 11'd0061, 11'd0064, 11'd0066, 11'd0069, 11'd0071, 11'd0074, 11'd0076, 11'd0079, 11'd0081, 11'd0084, 11'd0086, 11'd0089, 11'd0091, 11'd0094, 11'd0096, 11'd0099, 11'd0101, 11'd0104, 11'd0106, 11'd0109, 11'd0111, 11'd0114, 11'd0116, 11'd0119, 
11'd0121
                        , 11'd0124, 11'd0126, 11'd0129, 11'd0131, 11'd0134, 11'd0136, 11'd0139, 11'd0141, 11'd0144, 11'd0146, 11'd0149, 11'd0151, 11'd0154, 11'd0156, 11'd0159, 11'd0161, 11'd0164, 11'd0166, 11'd0169, 11'd0171, 11'd0174, 11'd0176, 11'd0179, 11'd0181, 11'd0184, 11'd0186, 11'd0189, 11'd0191, 11'd0194, 11'd0196, 11'd0199, 11'd0201, 11'd0204, 11'd0206, 11'd0209, 11'd0211, 11'd0214, 11'd0216, 11'd0219, 11'd0221, 11'd0224, 11'd0226, 11'd0229, 11'd0231, 11'd0234, 11'd0236, 11'd0239, 
11'd0241
                        , 11'd0244, 11'd0246, 11'd0249, 11'd0251, 11'd0254, 11'd0256, 11'd0259, 11'd0261, 11'd0264, 11'd0266, 11'd0269, 11'd0271, 11'd0274, 11'd0276, 11'd0279, 11'd0281, 11'd0284, 11'd0286, 11'd0289, 11'd0291, 11'd0294, 11'd0296, 11'd0299, 11'd0301, 11'd0304, 11'd0306, 11'd0309, 11'd0311, 11'd0314, 11'd0316, 11'd0319, 11'd0321, 11'd0324, 11'd0326, 11'd0329, 11'd0331, 11'd0334, 11'd0336, 11'd0339, 11'd0341, 11'd0344, 11'd0346, 11'd0349, 11'd0351, 11'd0354, 11'd0356, 11'd0359, 
11'd0361
                        , 11'd0364, 11'd0366, 11'd0369, 11'd0371, 11'd0374, 11'd0376, 11'd0379, 11'd0381, 11'd0384, 11'd0386, 11'd0389, 11'd0391, 11'd0394, 11'd0396, 11'd0399, 11'd0401, 11'd0404, 11'd0406, 11'd0409, 11'd0411, 11'd0414, 11'd0416, 11'd0419, 11'd0421, 11'd0424, 11'd0426, 11'd0429, 11'd0431, 11'd0434, 11'd0436, 11'd0439, 11'd0441, 11'd0444, 11'd0446, 11'd0449, 11'd0451, 11'd0454, 11'd0456, 11'd0459, 11'd0461, 11'd0464, 11'd0466, 11'd0469, 11'd0471, 11'd0474, 11'd0476, 11'd0479, 
11'd0481
                        , 11'd0484, 11'd0486, 11'd0489, 11'd0491, 11'd0494, 11'd0496, 11'd0499, 11'd0501, 11'd0504, 11'd0506, 11'd0509, 11'd0511, 11'd0514, 11'd0516, 11'd0519, 11'd0521, 11'd0524, 11'd0526, 11'd0529, 11'd0531, 11'd0534, 11'd0536, 11'd0539, 11'd0541, 11'd0544, 11'd0546, 11'd0549, 11'd0551, 11'd0554, 11'd0556, 11'd0559, 11'd0561, 11'd0564, 11'd0566, 11'd0569, 11'd0571, 11'd0574, 11'd0576, 11'd0579, 11'd0581, 11'd0584, 11'd0586, 11'd0589, 11'd0591, 11'd0594, 11'd0596, 11'd0599, 
11'd0601
                        , 11'd0604, 11'd0606, 11'd0609, 11'd0611, 11'd0614, 11'd0616, 11'd0619, 11'd0621, 11'd0624, 11'd0626, 11'd0629, 11'd0631, 11'd0634, 11'd0636, 11'd0639, 11'd0641, 11'd0644, 11'd0646, 11'd0649, 11'd0651, 11'd0654, 11'd0656, 11'd0659, 11'd0661, 11'd0664, 11'd0666, 11'd0669, 11'd0671, 11'd0674, 11'd0676, 11'd0679, 11'd0681, 11'd0684, 11'd0686, 11'd0689, 11'd0691, 11'd0694, 11'd0696, 11'd0699, 11'd0701, 11'd0704, 11'd0706, 11'd0709, 11'd0711, 11'd0714, 11'd0716, 11'd0719, 
11'd0721
                        , 11'd0724, 11'd0726, 11'd0729, 11'd0731, 11'd0734, 11'd0736, 11'd0739, 11'd0741, 11'd0744, 11'd0746, 11'd0749, 11'd0751, 11'd0754, 11'd0756, 11'd0759, 11'd0761, 11'd0764, 11'd0766, 11'd0769, 11'd0771, 11'd0774, 11'd0776, 11'd0779, 11'd0781, 11'd0784, 11'd0786, 11'd0789, 11'd0791, 11'd0794, 11'd0796, 11'd0799, 11'd0801, 11'd0804, 11'd0806, 11'd0809, 11'd0811, 11'd0814, 11'd0816, 11'd0819, 11'd0821, 11'd0824, 11'd0826, 11'd0829, 11'd0831, 11'd0834, 11'd0836, 11'd0839, 
11'd0841
                        , 11'd0844, 11'd0846, 11'd0849, 11'd0851, 11'd0854, 11'd0856, 11'd0859, 11'd0861, 11'd0864, 11'd0866, 11'd0869, 11'd0871, 11'd0874, 11'd0876, 11'd0879, 11'd0881, 11'd0884, 11'd0886, 11'd0889, 11'd0891, 11'd0894, 11'd0896, 11'd0899, 11'd0901, 11'd0904, 11'd0906, 11'd0909, 11'd0911, 11'd0914, 11'd0916, 11'd0919, 11'd0921, 11'd0924, 11'd0926, 11'd0929, 11'd0931, 11'd0934, 11'd0936, 11'd0939, 11'd0941, 11'd0944, 11'd0946, 11'd0949, 11'd0951, 11'd0954, 11'd0956, 11'd0959, 
11'd0961
                        , 11'd0964, 11'd0966, 11'd0969, 11'd0971, 11'd0974, 11'd0976, 11'd0979, 11'd0981, 11'd0984, 11'd0986, 11'd0989, 11'd0991, 11'd0994, 11'd0996, 11'd0999, 11'd1001, 11'd1004, 11'd1006, 11'd1009, 11'd1011, 11'd1014, 11'd1016, 11'd1019, 11'd1021, 11'd1024, 11'd1026, 11'd1029, 11'd1031, 11'd1034, 11'd1036, 11'd1039, 11'd1041, 11'd1044, 11'd1046, 11'd1049, 11'd1051, 11'd1054, 11'd1056, 11'd1059, 11'd1061, 11'd1064, 11'd1066, 11'd1069, 11'd1071, 11'd1074, 11'd1076, 11'd1079, 
11'd1081
                        , 11'd1084, 11'd1086, 11'd1089, 11'd1091, 11'd1094, 11'd1096, 11'd1099, 11'd1101, 11'd1104, 11'd1106, 11'd1109, 11'd1111, 11'd1114, 11'd1116, 11'd1119, 11'd1121, 11'd1124, 11'd1126, 11'd1129, 11'd1131, 11'd1134, 11'd1136, 11'd1139, 11'd1141, 11'd1144, 11'd1146, 11'd1149, 11'd1151, 11'd1154, 11'd1156, 11'd1159, 11'd1161, 11'd1164, 11'd1166, 11'd1169, 11'd1171, 11'd1174, 11'd1176, 11'd1179, 11'd1181, 11'd1184, 11'd1186, 11'd1189, 11'd1191, 11'd1194, 11'd1196, 11'd1199, 
11'd1201
                        , 11'd1204, 11'd1206, 11'd1209, 11'd1211, 11'd1214, 11'd1216, 11'd1219, 11'd1221, 11'd1224, 11'd1226, 11'd1229, 11'd1231, 11'd1234, 11'd1236, 11'd1239, 11'd1241, 11'd1244, 11'd1246, 11'd1249, 11'd1251, 11'd1254, 11'd1256, 11'd1259, 11'd1261, 11'd1264, 11'd1266, 11'd1269, 11'd1271, 11'd1274, 11'd1276, 11'd1279, 11'd1281, 11'd1283, 11'd1286, 11'd1288, 11'd1289, 11'd1290, 11'd1292, 11'd1294, 11'd1296, 11'd1302:                         begin
                           gs_ctrl7 <= 1'b1;
                        end
                        
                        default:                         begin
                           gs_ctrl7 <= 1'b0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         // resource: regr_en_sc_1
         always @(posedge i_clk)
          begin :drive_gs_ctrl8
            if (i_rst == 1'b0) begin
               gs_ctrl8 <= 1'b0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        11'd0002, 11'd0009, 11'd0014, 11'd0019, 11'd0024, 11'd0029, 11'd0034, 11'd0039, 11'd0044, 11'd0049, 11'd0054, 11'd0059, 11'd0064, 11'd0069, 11'd0074, 11'd0079, 11'd0084, 11'd0089, 11'd0094, 11'd0099, 11'd0104, 11'd0109, 11'd0114, 11'd0119, 11'd0124, 11'd0129, 11'd0134, 11'd0139, 11'd0144, 11'd0149, 11'd0154, 11'd0159, 11'd0164, 11'd0169, 11'd0174, 11'd0179, 11'd0184, 11'd0189, 11'd0194, 11'd0199, 11'd0204, 11'd0209, 11'd0214, 11'd0219, 11'd0224, 11'd0229, 11'd0234, 
11'd0239
                        , 11'd0244, 11'd0249, 11'd0254, 11'd0259, 11'd0264, 11'd0269, 11'd0274, 11'd0279, 11'd0284, 11'd0289, 11'd0294, 11'd0299, 11'd0304, 11'd0309, 11'd0314, 11'd0319, 11'd0324, 11'd0329, 11'd0334, 11'd0339, 11'd0344, 11'd0349, 11'd0354, 11'd0359, 11'd0364, 11'd0369, 11'd0374, 11'd0379, 11'd0384, 11'd0389, 11'd0394, 11'd0399, 11'd0404, 11'd0409, 11'd0414, 11'd0419, 11'd0424, 11'd0429, 11'd0434, 11'd0439, 11'd0444, 11'd0449, 11'd0454, 11'd0459, 11'd0464, 11'd0469, 11'd0474, 
11'd0479
                        , 11'd0484, 11'd0489, 11'd0494, 11'd0499, 11'd0504, 11'd0509, 11'd0514, 11'd0519, 11'd0524, 11'd0529, 11'd0534, 11'd0539, 11'd0544, 11'd0549, 11'd0554, 11'd0559, 11'd0564, 11'd0569, 11'd0574, 11'd0579, 11'd0584, 11'd0589, 11'd0594, 11'd0599, 11'd0604, 11'd0609, 11'd0614, 11'd0619, 11'd0624, 11'd0629, 11'd0634, 11'd0639, 11'd0644, 11'd0649, 11'd0654, 11'd0659, 11'd0664, 11'd0669, 11'd0674, 11'd0679, 11'd0684, 11'd0689, 11'd0694, 11'd0699, 11'd0704, 11'd0709, 11'd0714, 
11'd0719
                        , 11'd0724, 11'd0729, 11'd0734, 11'd0739, 11'd0744, 11'd0749, 11'd0754, 11'd0759, 11'd0764, 11'd0769, 11'd0774, 11'd0779, 11'd0784, 11'd0789, 11'd0794, 11'd0799, 11'd0804, 11'd0809, 11'd0814, 11'd0819, 11'd0824, 11'd0829, 11'd0834, 11'd0839, 11'd0844, 11'd0849, 11'd0854, 11'd0859, 11'd0864, 11'd0869, 11'd0874, 11'd0879, 11'd0884, 11'd0889, 11'd0894, 11'd0899, 11'd0904, 11'd0909, 11'd0914, 11'd0919, 11'd0924, 11'd0929, 11'd0934, 11'd0939, 11'd0944, 11'd0949, 11'd0954, 
11'd0959
                        , 11'd0964, 11'd0969, 11'd0974, 11'd0979, 11'd0984, 11'd0989, 11'd0994, 11'd0999, 11'd1004, 11'd1009, 11'd1014, 11'd1019, 11'd1024, 11'd1029, 11'd1034, 11'd1039, 11'd1044, 11'd1049, 11'd1054, 11'd1059, 11'd1064, 11'd1069, 11'd1074, 11'd1079, 11'd1084, 11'd1089, 11'd1094, 11'd1099, 11'd1104, 11'd1109, 11'd1114, 11'd1119, 11'd1124, 11'd1129, 11'd1134, 11'd1139, 11'd1144, 11'd1149, 11'd1154, 11'd1159, 11'd1164, 11'd1169, 11'd1174, 11'd1179, 11'd1184, 11'd1189, 11'd1194, 
11'd1199
                        , 11'd1204, 11'd1209, 11'd1214, 11'd1219, 11'd1224, 11'd1229, 11'd1234, 11'd1239, 11'd1244, 11'd1249, 11'd1254, 11'd1259, 11'd1264, 11'd1269, 11'd1274, 11'd1279, 11'd1283, 11'd1286, 11'd1288, 11'd1289, 11'd1290, 11'd1292, 11'd1294, 11'd1296:                         begin
                           gs_ctrl8 <= 1'b1;
                        end
                        
                        default:                         begin
                           gs_ctrl8 <= 1'b0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         // resource: regr_en_sc_1
         always @(posedge i_clk)
          begin :drive_gs_ctrl9
            if (i_rst == 1'b0) begin
               gs_ctrl9 <= 1'b0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        11'd1298:                         begin
                           gs_ctrl9 <= 1'b1;
                        end
                        
                        default:                         begin
                           gs_ctrl9 <= 1'b0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         // resource: regr_en_sc_1
         always @(posedge i_clk)
          begin :drive_gs_ctrl10
            if (i_rst == 1'b0) begin
               gs_ctrl10 <= 1'b0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        11'd1298, 11'd1302:                         begin
                           gs_ctrl10 <= 1'b1;
                        end
                        
                        default:                         begin
                           gs_ctrl10 <= 1'b0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_24bx2i0c
         // resource: regr_en_24
         always @(posedge i_clk)
          begin :drive_o_rgb_inside_data
            case (stall1) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state1) 

                     11'd1032, 11'd1036:                      begin
                        o_rgb_inside_data <= i_rgb_data;
                     end
                     
                     11'd1047:                      begin
                        if (2'd3 == DC_Filter_Add_2Ux1U_2U_4_2363_out1 && (2'd3 == DC_Filter_Add_2Ux1U_2U_4_2371_out1 && 2'd3 == DC_Filter_Add_2Ux1U_2U_4_2370_out1)) begin
                           o_rgb_inside_data <= {DC_Filter_N_Mux_12_2_3_4_2367_out1[11:4], {DC_Filter_N_Mux_12_2_3_4_2368_out1[11:4], DC_Filter_N_Mux_12_2_3_4_2369_out1[11:4]}};
                        end
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_1bx2i2c
         // resource: regr_en_ss_1
         always @(posedge i_clk)
          begin :drive_i_rgb_m_busy_req_0
            if (i_rst == 1'b0) begin
               i_rgb_m_busy_req_0 <= 1'd1;
            end
            else begin
               case (stall1) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state1) 

                        11'd0003:                         begin
                           if (9'd258 == DC_Filter_Add_12Ux1U_12U_4_13_out1[8:0] && (2'd3 == DC_Filter_Add_2Ux1U_2U_4_15_out1 && 2'd3 == DC_Filter_Add_2Ux1U_2U_4_14_out1)) begin
                              i_rgb_m_busy_req_0 <= 1'd0;
                           end
                        end
                        
                        11'd1028:                         begin
                           if (2'd2 == DC_Filter_Add_1Ux1U_2U_4_2258_out1 && (2'd3 == DC_Filter_Add_2Ux1U_2U_4_2332_out1 && DC_Filter_LessThan_12Ux9U_1U_4_2331_out1)) begin
                              i_rgb_m_busy_req_0 <= 1'd0;
                           end
                        end
                        
                        11'd1032, 11'd1036:                         begin
                           i_rgb_m_busy_req_0 <= 1'd1;
                        end
                        
                        11'd1035:                         begin
                           if (9'd257 != s_reg_1598[8:0]) begin
                              i_rgb_m_busy_req_0 <= 1'd0;
                           end
                        end
                        
                        11'd1041:                         begin
                           case (DC_Filter_Add_12Ux1U_12U_4_13_out1[8:0]) 

                              9'd257:                               begin
                                 if (2'd3 != DC_Filter_Add_2Ux1U_2U_4_52_out1) begin
                                    i_rgb_m_busy_req_0 <= 1'd0;
                                 end
                              end
                              
                              default:                               begin
                                 i_rgb_m_busy_req_0 <= 1'd0;
                              end
                              
                           endcase

                        end
                        
                        11'd1049:                         begin
                           if (9'd256 == DC_Filter_Add_12Ux1U_12U_4_13_out1[8:0] && 12'd0000 == s_reg_1593) begin
                              i_rgb_m_busy_req_0 <= 1'd0;
                           end
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: regr_en_sc_1
         always @(posedge i_clk)
          begin :drive_o_rgb_inside_m_req_m_trig_req
            if (i_rst == 1'b0) begin
               o_rgb_inside_m_req_m_trig_req <= 1'd0;
            end
            else begin
               case (stall1) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state1) 

                        11'd1047:                         begin
                           if (2'd3 == DC_Filter_Add_2Ux1U_2U_4_2363_out1 && (2'd3 == DC_Filter_Add_2Ux1U_2U_4_2371_out1 && 2'd3 == DC_Filter_Add_2Ux1U_2U_4_2370_out1)) begin
                              o_rgb_inside_m_req_m_trig_req <= DC_Filter_Not_1U_1U_1_6_out1;
                           end
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_1bx3i1c
         always @(DC_Filter_And_1Ux1U_1U_4_2373_out1 or DC_Filter_gen_busy_r_4_4743_out1[0] or global_state1)
          begin :drive_stall1
            case (global_state1) 

               11'd1032, 11'd1036:                begin
                  stall1 = DC_Filter_gen_busy_r_4_4743_out1[0];
               end
               
               11'd1049:                begin
                  stall1 = DC_Filter_And_1Ux1U_1U_4_2373_out1;
               end
               
               default:                begin
                  stall1 = 1'b0;
               end
               
            endcase

         end

         // resource: mux_12bx2i0c
         // resource: regr_en_sc_12
         always @(posedge i_clk)
          begin :drive_s_reg_1588
            if (i_rst == 1'b0) begin
               s_reg_1588 <= 12'd0000;
            end
            else begin
               case (stall1) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state1) 

                        11'd1028:                         begin
                           if (2'd2 == DC_Filter_Add_1Ux1U_2U_4_2258_out1 && (2'd3 == DC_Filter_Add_2Ux1U_2U_4_2332_out1 && (!DC_Filter_LessThan_12Ux9U_1U_4_2331_out1 && !DC_Filter_LessThan_12Ux9U_1U_4_2333_out1))) begin
                              /* state1075 */
                              s_reg_1588 <= DC_Filter_N_Mux_12_2_0_4_2350_out1;
                           end
                        end
                        
                        11'd1031:                         begin
                           if (2'd3 == DC_Filter_Add_2Ux1U_2U_4_2340_out1 && 9'd257 == DC_Filter_Add_12Ux1U_12U_4_13_out1[8:0]) begin
                              /* state1079 */
                              s_reg_1588 <= DC_Filter_N_Mux_12_2_0_4_2350_out1;
                           end
                        end
                        
                        11'd1035:                         begin
                           if (9'd257 == s_reg_1598[8:0]) begin
                              /* state1078 */
                              s_reg_1588 <= DC_Filter_N_Mux_12_2_0_4_2350_out1;
                           end
                        end
                        
                        11'd1041:                         begin
                           if (9'd257 == DC_Filter_Add_12Ux1U_12U_4_13_out1[8:0] && 2'd3 == DC_Filter_Add_2Ux1U_2U_4_52_out1) begin
                              /* state1076 */
                              s_reg_1588 <= DC_Filter_N_Mux_12_2_0_4_2350_out1;
                           end
                        end
                        
                        11'd1042:                         begin
                           /* state1080 */
                           s_reg_1588 <= DC_Filter_N_Mux_12_2_0_4_2350_out1;
                        end
                        
                        11'd1047:                         begin
                           /* state1093 */
                           s_reg_1588 <= DC_Filter_N_Mux_12_2_3_4_2367_out1;
                        end
                        
                        11'd1049:                         begin
                           if (9'd256 != DC_Filter_Add_12Ux1U_12U_4_13_out1[8:0]) begin
                              /* state1077 */
                              s_reg_1588 <= DC_Filter_N_Mux_12_2_0_4_2350_out1;
                           end
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_12bx2i0c
         // resource: regr_en_sc_12
         always @(posedge i_clk)
          begin :drive_s_reg_1589
            if (i_rst == 1'b0) begin
               s_reg_1589 <= 12'd0000;
            end
            else begin
               case (stall1) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state1) 

                        11'd1028:                         begin
                           if (2'd2 == DC_Filter_Add_1Ux1U_2U_4_2258_out1 && (2'd3 == DC_Filter_Add_2Ux1U_2U_4_2332_out1 && (!DC_Filter_LessThan_12Ux9U_1U_4_2331_out1 && !DC_Filter_LessThan_12Ux9U_1U_4_2333_out1))) begin
                              s_reg_1589 <= DC_Filter_N_Mux_12_2_0_4_2351_out1;
                           end
                        end
                        
                        11'd1031:                         begin
                           if (2'd3 == DC_Filter_Add_2Ux1U_2U_4_2340_out1 && 9'd257 == DC_Filter_Add_12Ux1U_12U_4_13_out1[8:0]) begin
                              s_reg_1589 <= DC_Filter_N_Mux_12_2_0_4_2351_out1;
                           end
                        end
                        
                        11'd1035:                         begin
                           if (9'd257 == s_reg_1598[8:0]) begin
                              s_reg_1589 <= DC_Filter_N_Mux_12_2_0_4_2351_out1;
                           end
                        end
                        
                        11'd1041:                         begin
                           if (9'd257 == DC_Filter_Add_12Ux1U_12U_4_13_out1[8:0] && 2'd3 == DC_Filter_Add_2Ux1U_2U_4_52_out1) begin
                              s_reg_1589 <= DC_Filter_N_Mux_12_2_0_4_2351_out1;
                           end
                        end
                        
                        11'd1042:                         begin
                           s_reg_1589 <= DC_Filter_N_Mux_12_2_0_4_2351_out1;
                        end
                        
                        11'd1047:                         begin
                           s_reg_1589 <= DC_Filter_N_Mux_12_2_3_4_2368_out1;
                        end
                        
                        11'd1049:                         begin
                           if (9'd256 != DC_Filter_Add_12Ux1U_12U_4_13_out1[8:0]) begin
                              s_reg_1589 <= DC_Filter_N_Mux_12_2_0_4_2351_out1;
                           end
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_12bx2i0c
         // resource: regr_en_sc_12
         always @(posedge i_clk)
          begin :drive_s_reg_1590
            if (i_rst == 1'b0) begin
               s_reg_1590 <= 12'd0000;
            end
            else begin
               case (stall1) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state1) 

                        11'd1028:                         begin
                           if (2'd2 == DC_Filter_Add_1Ux1U_2U_4_2258_out1 && (2'd3 == DC_Filter_Add_2Ux1U_2U_4_2332_out1 && (!DC_Filter_LessThan_12Ux9U_1U_4_2331_out1 && !DC_Filter_LessThan_12Ux9U_1U_4_2333_out1))) begin
                              s_reg_1590 <= DC_Filter_N_Mux_12_2_1_4_2352_out1;
                           end
                        end
                        
                        11'd1031:                         begin
                           if (2'd3 == DC_Filter_Add_2Ux1U_2U_4_2340_out1 && 9'd257 == DC_Filter_Add_12Ux1U_12U_4_13_out1[8:0]) begin
                              s_reg_1590 <= DC_Filter_N_Mux_12_2_1_4_2352_out1;
                           end
                        end
                        
                        11'd1035:                         begin
                           if (9'd257 == s_reg_1598[8:0]) begin
                              s_reg_1590 <= DC_Filter_N_Mux_12_2_1_4_2352_out1;
                           end
                        end
                        
                        11'd1041:                         begin
                           if (9'd257 == DC_Filter_Add_12Ux1U_12U_4_13_out1[8:0] && 2'd3 == DC_Filter_Add_2Ux1U_2U_4_52_out1) begin
                              s_reg_1590 <= DC_Filter_N_Mux_12_2_1_4_2352_out1;
                           end
                        end
                        
                        11'd1042:                         begin
                           s_reg_1590 <= DC_Filter_N_Mux_12_2_1_4_2352_out1;
                        end
                        
                        11'd1047:                         begin
                           s_reg_1590 <= DC_Filter_N_Mux_12_2_3_4_2369_out1;
                        end
                        
                        11'd1049:                         begin
                           if (9'd256 != DC_Filter_Add_12Ux1U_12U_4_13_out1[8:0]) begin
                              s_reg_1590 <= DC_Filter_N_Mux_12_2_1_4_2352_out1;
                           end
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_2bx6i2c
         // resource: regr_en_sc_2
         always @(posedge i_clk)
          begin :drive_s_reg_1591
            if (i_rst == 1'b0) begin
               s_reg_1591 <= 2'd0;
            end
            else begin
               case (stall1) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state1) 

                        11'd0003:                         begin
                           if (9'd258 == DC_Filter_Add_12Ux1U_12U_4_13_out1[8:0] && 2'd3 == DC_Filter_Add_2Ux1U_2U_4_15_out1) begin
                              /* state8 */
                              case (DC_Filter_Add_2Ux1U_2U_4_14_out1) 

                                 2'd3:                                  begin
                                    s_reg_1591 <= 2'd1;
                                 end
                                 
                                 default:                                  begin
                                    s_reg_1591 <= DC_Filter_Add_2Ux1U_2U_4_14_out1;
                                 end
                                 
                              endcase

                           end
                        end
                        
                        11'd1028:                         begin
                           if (2'd2 == DC_Filter_Add_1Ux1U_2U_4_2258_out1) begin
                              case (DC_Filter_Add_2Ux1U_2U_4_2332_out1) 

                                 2'd3:                                  begin
                                    s_reg_1591 <= 2'd0;
                                 end
                                 
                                 default:                                  begin
                                    s_reg_1591 <= DC_Filter_Add_2Ux1U_2U_4_2332_out1;
                                 end
                                 
                              endcase

                           end
                        end
                        
                        11'd1031, 11'd1035, 11'd1042:                         begin
                           s_reg_1591 <= 2'd0;
                        end
                        
                        11'd1041:                         begin
                           if (9'd257 == DC_Filter_Add_12Ux1U_12U_4_13_out1[8:0]) begin
                              case (DC_Filter_Add_2Ux1U_2U_4_52_out1) 

                                 2'd3:                                  begin
                                    s_reg_1591 <= 2'd0;
                                 end
                                 
                                 default:                                  begin
                                    s_reg_1591 <= DC_Filter_Add_2Ux1U_2U_4_52_out1;
                                 end
                                 
                              endcase

                           end
                        end
                        
                        11'd1047:                         begin
                           if (2'd3 == DC_Filter_Add_2Ux1U_2U_4_2363_out1) begin
                              case (DC_Filter_Add_2Ux1U_2U_4_2371_out1) 

                                 2'd3:                                  begin
                                    if (2'd3 != DC_Filter_Add_2Ux1U_2U_4_2370_out1) begin
                                       s_reg_1591 <= 2'd0;
                                    end
                                 end
                                 
                                 default:                                  begin
                                    s_reg_1591 <= DC_Filter_Add_2Ux1U_2U_4_2371_out1;
                                 end
                                 
                              endcase

                           end
                        end
                        
                        11'd1049:                         begin
                           /* state1101 */
                           case (DC_Filter_Add_12Ux1U_12U_4_13_out1[8:0]) 

                              9'd256:                               begin
                                 case (s_reg_1593) 

                                    12'd0000:                                     begin
                                       s_reg_1591 <= 2'd1;
                                    end
                                    
                                    default:                                     begin
                                       s_reg_1591 <= 2'd0;
                                    end
                                    
                                 endcase

                              end
                              
                              default:                               begin
                                 s_reg_1591 <= 2'd0;
                              end
                              
                           endcase

                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_9bx6i2c
         // resource: regr_en_sc_9
         always @(posedge i_clk)
          begin :drive_s_reg_1592
            if (i_rst == 1'b0) begin
               s_reg_1592 <= 9'd000;
            end
            else begin
               case (stall1) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state1) 

                        11'd0003:                         begin
                           case (DC_Filter_Add_12Ux1U_12U_4_13_out1[8:0]) 

                              9'd258:                               begin
                                 case (DC_Filter_Add_2Ux1U_2U_4_15_out1) 

                                    2'd3:                                     begin
                                       /* state8 */
                                       case (DC_Filter_Add_2Ux1U_2U_4_14_out1) 

                                          2'd3:                                           begin
                                             s_reg_1592 <= 9'd001;
                                          end
                                          
                                          default:                                           begin
                                             s_reg_1592 <= 9'd000;
                                          end
                                          
                                       endcase

                                    end
                                    
                                    default:                                     begin
                                       s_reg_1592 <= 9'd000;
                                    end
                                    
                                 endcase

                              end
                              
                              default:                               begin
                                 s_reg_1592 <= DC_Filter_Add_12Ux1U_12U_4_13_out1[8:0];
                              end
                              
                           endcase

                        end
                        
                        11'd0006, 11'd0010, 11'd0014, 11'd0018, 11'd0022, 11'd0026, 11'd0030, 11'd0034, 11'd0038, 11'd0042, 11'd0046, 11'd0050, 11'd0054, 11'd0058, 11'd0062, 11'd0066, 11'd0070, 11'd0074, 11'd0078, 11'd0082, 11'd0086, 11'd0090, 11'd0094, 11'd0098, 11'd0102, 11'd0106, 11'd0110, 11'd0114, 11'd0118, 11'd0122, 11'd0126, 11'd0130, 11'd0134, 11'd0138, 11'd0142, 11'd0146, 11'd0150, 11'd0154, 11'd0158, 11'd0162, 11'd0166, 11'd0170, 11'd0174, 11'd0178, 11'd0182, 11'd0186, 11'd0190, 
11'd0194
                        , 11'd0198, 11'd0202, 11'd0206, 11'd0210, 11'd0214, 11'd0218, 11'd0222, 11'd0226, 11'd0230, 11'd0234, 11'd0238, 11'd0242, 11'd0246, 11'd0250, 11'd0254, 11'd0258, 11'd0262, 11'd0266, 11'd0270, 11'd0274, 11'd0278, 11'd0282, 11'd0286, 11'd0290, 11'd0294, 11'd0298, 11'd0302, 11'd0306, 11'd0310, 11'd0314, 11'd0318, 11'd0322, 11'd0326, 11'd0330, 11'd0334, 11'd0338, 11'd0342, 11'd0346, 11'd0350, 11'd0354, 11'd0358, 11'd0362, 11'd0366, 11'd0370, 11'd0374, 11'd0378, 11'd0382, 
11'd0386
                        , 11'd0390, 11'd0394, 11'd0398, 11'd0402, 11'd0406, 11'd0410, 11'd0414, 11'd0418, 11'd0422, 11'd0426, 11'd0430, 11'd0434, 11'd0438, 11'd0442, 11'd0446, 11'd0450, 11'd0454, 11'd0458, 11'd0462, 11'd0466, 11'd0470, 11'd0474, 11'd0478, 11'd0482, 11'd0486, 11'd0490, 11'd0494, 11'd0498, 11'd0502, 11'd0506, 11'd0510, 11'd0514, 11'd0518, 11'd0522, 11'd0526, 11'd0530, 11'd0534, 11'd0538, 11'd0542, 11'd0546, 11'd0550, 11'd0554, 11'd0558, 11'd0562, 11'd0566, 11'd0570, 11'd0574, 
11'd0578
                        , 11'd0582, 11'd0586, 11'd0590, 11'd0594, 11'd0598, 11'd0602, 11'd0606, 11'd0610, 11'd0614, 11'd0618, 11'd0622, 11'd0626, 11'd0630, 11'd0634, 11'd0638, 11'd0642, 11'd0646, 11'd0650, 11'd0654, 11'd0658, 11'd0662, 11'd0666, 11'd0670, 11'd0674, 11'd0678, 11'd0682, 11'd0686, 11'd0690, 11'd0694, 11'd0698, 11'd0702, 11'd0706, 11'd0710, 11'd0714, 11'd0718, 11'd0722, 11'd0726, 11'd0730, 11'd0734, 11'd0738, 11'd0742, 11'd0746, 11'd0750, 11'd0754, 11'd0758, 11'd0762, 11'd0766, 
11'd0770
                        , 11'd0774, 11'd0778, 11'd0782, 11'd0786, 11'd0790, 11'd0794, 11'd0798, 11'd0802, 11'd0806, 11'd0810, 11'd0814, 11'd0818, 11'd0822, 11'd0826, 11'd0830, 11'd0834, 11'd0838, 11'd0842, 11'd0846, 11'd0850, 11'd0854, 11'd0858, 11'd0862, 11'd0866, 11'd0870, 11'd0874, 11'd0878, 11'd0882, 11'd0886, 11'd0890, 11'd0894, 11'd0898, 11'd0902, 11'd0906, 11'd0910, 11'd0914, 11'd0918, 11'd0922, 11'd0926, 11'd0930, 11'd0934, 11'd0938, 11'd0942, 11'd0946, 11'd0950, 11'd0954, 11'd0958, 
11'd0962
                        , 11'd0966, 11'd0970, 11'd0974, 11'd0978, 11'd0982, 11'd0986, 11'd0990, 11'd0994:                         begin
                           s_reg_1592 <= {1'b0, f1_array_rgb_out1};
                        end
                        
                        11'd1028:                         begin
                           if (DC_Filter_LessThan_12Ux9U_1U_4_2331_out1) begin
                              s_reg_1592 <= 9'd001;
                           end
                           else begin
                              s_reg_1592 <= {8'b00000000, DC_Filter_LessThan_12Ux9U_1U_4_2333_out1};
                           end
                        end
                        
                        11'd1031:                         begin
                           if (2'd3 == DC_Filter_Add_2Ux1U_2U_4_2340_out1) begin
                              case (DC_Filter_Add_12Ux1U_12U_4_13_out1[8:0]) 

                                 9'd257:                                  begin
                                    s_reg_1592 <= 9'd000;
                                 end
                                 
                                 default:                                  begin
                                    s_reg_1592 <= DC_Filter_Add_12Ux1U_12U_4_13_out1[8:0];
                                 end
                                 
                              endcase

                           end
                        end
                        
                        11'd1035:                         begin
                           case (s_reg_1598[8:0]) 

                              9'd257:                               begin
                                 s_reg_1592 <= 9'd000;
                              end
                              
                              default:                               begin
                                 s_reg_1592 <= s_reg_1598[8:0];
                              end
                              
                           endcase

                        end
                        
                        11'd1041:                         begin
                           case (DC_Filter_Add_12Ux1U_12U_4_13_out1[8:0]) 

                              9'd257:                               begin
                                 case (DC_Filter_Add_2Ux1U_2U_4_52_out1) 

                                    2'd3:                                     begin
                                       s_reg_1592 <= 9'd000;
                                    end
                                    
                                    default:                                     begin
                                       s_reg_1592 <= 9'd001;
                                    end
                                    
                                 endcase

                              end
                              
                              default:                               begin
                                 s_reg_1592 <= DC_Filter_Add_12Ux1U_12U_4_13_out1[8:0];
                              end
                              
                           endcase

                        end
                        
                        11'd1049:                         begin
                           /* state1101 */
                           case (DC_Filter_Add_12Ux1U_12U_4_13_out1[8:0]) 

                              9'd256:                               begin
                                 s_reg_1592 <= 9'd001;
                              end
                              
                              default:                               begin
                                 s_reg_1592 <= DC_Filter_Add_12Ux1U_12U_4_13_out1[8:0];
                              end
                              
                           endcase

                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_12bx3i1c
         // resource: regr_en_12
         always @(posedge i_clk)
          begin :drive_s_reg_1593
            case (stall1) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state1) 

                     11'd1031:                      begin
                        s_reg_1593 <= s_reg_1598;
                     end
                     
                     11'd1035:                      begin
                        if (9'd257 == s_reg_1598[8:0]) begin
                           s_reg_1593 <= DC_Filter_Add_12Ux1U_12U_4_13_out1;
                        end
                     end
                     
                     11'd1041:                      begin
                        s_reg_1593 <= 12'd0003;
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_2bx4i1c
         // resource: regr_en_2
         always @(posedge i_clk)
          begin :drive_s_reg_1594
            case (stall1) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state1) 

                     11'd1028:                      begin
                        case (DC_Filter_Add_1Ux1U_2U_4_2258_out1) 

                           2'd2:                            begin
                              s_reg_1594 <= 2'd0;
                           end
                           
                           default:                            begin
                              s_reg_1594 <= DC_Filter_Add_1Ux1U_2U_4_2258_out1;
                           end
                           
                        endcase

                     end
                     
                     11'd1031:                      begin
                        case (DC_Filter_Add_2Ux1U_2U_4_2340_out1) 

                           2'd3:                            begin
                              s_reg_1594 <= 2'd0;
                           end
                           
                           default:                            begin
                              s_reg_1594 <= DC_Filter_Add_2Ux1U_2U_4_2340_out1;
                           end
                           
                        endcase

                     end
                     
                     11'd1035, 11'd1041:                      begin
                        s_reg_1594 <= 2'd0;
                     end
                     
                     11'd1047:                      begin
                        if (2'd3 == DC_Filter_Add_2Ux1U_2U_4_2363_out1 && (2'd3 == DC_Filter_Add_2Ux1U_2U_4_2371_out1 && 2'd3 != DC_Filter_Add_2Ux1U_2U_4_2370_out1)) begin
                           s_reg_1594 <= DC_Filter_Add_2Ux1U_2U_4_2370_out1;
                        end
                     end
                     
                     11'd1049:                      begin
                        /* state1101 */
                        case (DC_Filter_Add_12Ux1U_12U_4_13_out1[8:0]) 

                           9'd256:                            begin
                              if (12'd0000 != s_reg_1593) begin
                                 s_reg_1594 <= 2'd0;
                              end
                           end
                           
                           default:                            begin
                              s_reg_1594 <= 2'd0;
                           end
                           
                        endcase

                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_4bx3i0c
         // resource: regr_en_4
         always @(posedge i_clk)
          begin :drive_s_reg_1595
            case (stall1) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state1) 

                     11'd0001:                      begin
                        s_reg_1595 <= DC_Filter_Add_4Ux2U_4U_4_10_out1;
                     end
                     
                     11'd0004, 11'd0008, 11'd0012, 11'd0016, 11'd0020, 11'd0024, 11'd0028, 11'd0032, 11'd0036, 11'd0040, 11'd0044, 11'd0048, 11'd0052, 11'd0056, 11'd0060, 11'd0064, 11'd0068, 11'd0072, 11'd0076, 11'd0080, 11'd0084, 11'd0088, 11'd0092, 11'd0096, 11'd0100, 11'd0104, 11'd0108, 11'd0112, 11'd0116, 11'd0120, 11'd0124, 11'd0128, 11'd0132, 11'd0136, 11'd0140, 11'd0144, 11'd0148, 11'd0152, 11'd0156, 11'd0160, 11'd0164, 11'd0168, 11'd0172, 11'd0176, 11'd0180, 11'd0184, 11'd0188, 11'd0192
, 
                     11'd0196, 11'd0200, 11'd0204, 11'd0208, 11'd0212, 11'd0216, 11'd0220, 11'd0224, 11'd0228, 11'd0232, 11'd0236, 11'd0240, 11'd0244, 11'd0248, 11'd0252, 11'd0256, 11'd0260, 11'd0264, 11'd0268, 11'd0272, 11'd0276, 11'd0280, 11'd0284, 11'd0288, 11'd0292, 11'd0296, 11'd0300, 11'd0304, 11'd0308, 11'd0312, 11'd0316, 11'd0320, 11'd0324, 11'd0328, 11'd0332, 11'd0336, 11'd0340, 11'd0344, 11'd0348, 11'd0352, 11'd0356, 11'd0360, 11'd0364, 11'd0368, 11'd0372, 11'd0376, 11'd0380, 11'd0384
, 
                     11'd0388, 11'd0392, 11'd0396, 11'd0400, 11'd0404, 11'd0408, 11'd0412, 11'd0416, 11'd0420, 11'd0424, 11'd0428, 11'd0432, 11'd0436, 11'd0440, 11'd0444, 11'd0448, 11'd0452, 11'd0456, 11'd0460, 11'd0464, 11'd0468, 11'd0472, 11'd0476, 11'd0480, 11'd0484, 11'd0488, 11'd0492, 11'd0496, 11'd0500, 11'd0504, 11'd0508, 11'd0512, 11'd0516, 11'd0520, 11'd0524, 11'd0528, 11'd0532, 11'd0536, 11'd0540, 11'd0544, 11'd0548, 11'd0552, 11'd0556, 11'd0560, 11'd0564, 11'd0568, 11'd0572, 11'd0576
, 
                     11'd0580, 11'd0584, 11'd0588, 11'd0592, 11'd0596, 11'd0600, 11'd0604, 11'd0608, 11'd0612, 11'd0616, 11'd0620, 11'd0624, 11'd0628, 11'd0632, 11'd0636, 11'd0640, 11'd0644, 11'd0648, 11'd0652, 11'd0656, 11'd0660, 11'd0664, 11'd0668, 11'd0672, 11'd0676, 11'd0680, 11'd0684, 11'd0688, 11'd0692, 11'd0696, 11'd0700, 11'd0704, 11'd0708, 11'd0712, 11'd0716, 11'd0720, 11'd0724, 11'd0728, 11'd0732, 11'd0736, 11'd0740, 11'd0744, 11'd0748, 11'd0752, 11'd0756, 11'd0760, 11'd0764, 11'd0768
, 
                     11'd0772, 11'd0776, 11'd0780, 11'd0784, 11'd0788, 11'd0792, 11'd0796, 11'd0800, 11'd0804, 11'd0808, 11'd0812, 11'd0816, 11'd0820, 11'd0824, 11'd0828, 11'd0832, 11'd0836, 11'd0840, 11'd0844, 11'd0848, 11'd0852, 11'd0856, 11'd0860, 11'd0864, 11'd0868, 11'd0872, 11'd0876, 11'd0880, 11'd0884, 11'd0888, 11'd0892, 11'd0896, 11'd0900, 11'd0904, 11'd0908, 11'd0912, 11'd0916, 11'd0920, 11'd0924, 11'd0928, 11'd0932, 11'd0936, 11'd0940, 11'd0944, 11'd0948, 11'd0952, 11'd0956, 11'd0960
, 
                     11'd0964, 11'd0968, 11'd0972, 11'd0976, 11'd0980, 11'd0984, 11'd0988, 11'd0992, 11'd0996, 11'd1000, 11'd1004, 11'd1008, 11'd1012, 11'd1016, 11'd1020, 11'd1024:                      begin
                        s_reg_1595 <= DC_Filter_Add_4Ux2U_4U_4_2260_out1;
                     end
                     
                     11'd1045:                      begin
                        s_reg_1595 <= DC_Filter_Add_4Ux2U_4U_4_2357_out1;
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_4bx5i0c
         // resource: regr_en_4
         always @(posedge i_clk)
          begin :drive_s_reg_1596
            case (stall1) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state1) 

                     11'd0006, 11'd0010, 11'd0014, 11'd0018, 11'd0022, 11'd0026, 11'd0030, 11'd0034, 11'd0038, 11'd0042, 11'd0046, 11'd0050, 11'd0054, 11'd0058, 11'd0062, 11'd0066, 11'd0070, 11'd0074, 11'd0078, 11'd0082, 11'd0086, 11'd0090, 11'd0094, 11'd0098, 11'd0102, 11'd0106, 11'd0110, 11'd0114, 11'd0118, 11'd0122, 11'd0126, 11'd0130, 11'd0134, 11'd0138, 11'd0142, 11'd0146, 11'd0150, 11'd0154, 11'd0158, 11'd0162, 11'd0166, 11'd0170, 11'd0174, 11'd0178, 11'd0182, 11'd0186, 11'd0190, 11'd0194
, 
                     11'd0198, 11'd0202, 11'd0206, 11'd0210, 11'd0214, 11'd0218, 11'd0222, 11'd0226, 11'd0230, 11'd0234, 11'd0238, 11'd0242, 11'd0246, 11'd0250, 11'd0254, 11'd0258, 11'd0262, 11'd0266, 11'd0270, 11'd0274, 11'd0278, 11'd0282, 11'd0286, 11'd0290, 11'd0294, 11'd0298, 11'd0302, 11'd0306, 11'd0310, 11'd0314, 11'd0318, 11'd0322, 11'd0326, 11'd0330, 11'd0334, 11'd0338, 11'd0342, 11'd0346, 11'd0350, 11'd0354, 11'd0358, 11'd0362, 11'd0366, 11'd0370, 11'd0374, 11'd0378, 11'd0382, 11'd0386
, 
                     11'd0390, 11'd0394, 11'd0398, 11'd0402, 11'd0406, 11'd0410, 11'd0414, 11'd0418, 11'd0422, 11'd0426, 11'd0430, 11'd0434, 11'd0438, 11'd0442, 11'd0446, 11'd0450, 11'd0454, 11'd0458, 11'd0462, 11'd0466, 11'd0470, 11'd0474, 11'd0478, 11'd0482, 11'd0486, 11'd0490, 11'd0494, 11'd0498, 11'd0502, 11'd0506, 11'd0510, 11'd0514, 11'd0518, 11'd0522, 11'd0526, 11'd0530, 11'd0534, 11'd0538, 11'd0542, 11'd0546, 11'd0550, 11'd0554, 11'd0558, 11'd0562, 11'd0566, 11'd0570, 11'd0574, 11'd0578
, 
                     11'd0582, 11'd0586, 11'd0590, 11'd0594, 11'd0598, 11'd0602, 11'd0606, 11'd0610, 11'd0614, 11'd0618, 11'd0622, 11'd0626, 11'd0630, 11'd0634, 11'd0638, 11'd0642, 11'd0646, 11'd0650, 11'd0654, 11'd0658, 11'd0662, 11'd0666, 11'd0670, 11'd0674, 11'd0678, 11'd0682, 11'd0686, 11'd0690, 11'd0694, 11'd0698, 11'd0702, 11'd0706, 11'd0710, 11'd0714, 11'd0718, 11'd0722, 11'd0726, 11'd0730, 11'd0734, 11'd0738, 11'd0742, 11'd0746, 11'd0750, 11'd0754, 11'd0758, 11'd0762, 11'd0766, 11'd0770
, 
                     11'd0774, 11'd0778, 11'd0782, 11'd0786, 11'd0790, 11'd0794, 11'd0798, 11'd0802, 11'd0806, 11'd0810, 11'd0814, 11'd0818, 11'd0822, 11'd0826, 11'd0830, 11'd0834, 11'd0838, 11'd0842, 11'd0846, 11'd0850, 11'd0854, 11'd0858, 11'd0862, 11'd0866, 11'd0870, 11'd0874, 11'd0878, 11'd0882, 11'd0886, 11'd0890, 11'd0894, 11'd0898, 11'd0902, 11'd0906, 11'd0910, 11'd0914, 11'd0918, 11'd0922, 11'd0926, 11'd0930, 11'd0934, 11'd0938, 11'd0942, 11'd0946, 11'd0950, 11'd0954, 11'd0958, 11'd0962
, 
                     11'd0966, 11'd0970, 11'd0974, 11'd0978, 11'd0982, 11'd0986, 11'd0990, 11'd0994, 11'd0997, 11'd1001, 11'd1005, 11'd1009, 11'd1013, 11'd1017, 11'd1021, 11'd1025:                      begin
                        s_reg_1596 <= DC_Filter_Add_4Ux1U_4U_4_2307_out1;
                     end
                     
                     11'd1029:                      begin
                        s_reg_1596 <= DC_Filter_Add_4Ux2U_4U_4_2337_out1;
                     end
                     
                     11'd1037:                      begin
                        s_reg_1596 <= {1'b0, DC_Filter_Add_2Ux2U_3U_4_34_out1};
                     end
                     
                     11'd1039:                      begin
                        s_reg_1596 <= DC_Filter_Add_3Ux2U_4U_4_42_out1;
                     end
                     
                     11'd1044:                      begin
                        s_reg_1596 <= mask1_out1;
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: regr_en_1
         always @(posedge i_clk)
          begin :drive_s_reg_1597
            case (stall1) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  s_reg_1597 <= DC_Filter_Equal_2Ux2U_1U_4_2347_out1;
               end
               
            endcase

         end

         // resource: mux_12bx4i0c
         // resource: regr_en_12
         always @(posedge i_clk)
          begin :drive_s_reg_1598
            case (stall1) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state1) 

                     11'd1028:                      begin
                        if (DC_Filter_LessThan_12Ux9U_1U_4_2331_out1) begin
                           s_reg_1598 <= {1'b0, DC_Filter_Add_12Ux12U_12U_4_12_out1[10:0]};
                        end
                        else begin
                           s_reg_1598 <= DC_Filter_Add_12Ux1U_12U_4_13_out1;
                        end
                     end
                     
                     11'd1032:                      begin
                        s_reg_1598 <= {3'b000, DC_Filter_Add_12Ux1U_12U_4_13_out1[8:0]};
                     end
                     
                     11'd1035:                      begin
                        if (9'd257 != s_reg_1598[8:0]) begin
                           s_reg_1598 <= {1'b0, DC_Filter_Add_12Ux12U_12U_4_12_out1[10:0]};
                        end
                     end
                     
                     11'd1044, 11'd1048:                      begin
                        s_reg_1598 <= {3'b000, DC_Filter_Add_8Ux2U_9U_4_2355_out1};
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_2bx4i1c
         // resource: regr_en_sc_2
         always @(posedge i_clk)
          begin :drive_s_reg_1599
            if (i_rst == 1'b0) begin
               s_reg_1599 <= 2'd0;
            end
            else begin
               case (stall1) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state1) 

                        11'd0003:                         begin
                           if (9'd258 == DC_Filter_Add_12Ux1U_12U_4_13_out1[8:0]) begin
                              case (DC_Filter_Add_2Ux1U_2U_4_15_out1) 

                                 2'd3:                                  begin
                                    if (2'd3 != DC_Filter_Add_2Ux1U_2U_4_14_out1) begin
                                       s_reg_1599 <= 2'd0;
                                    end
                                 end
                                 
                                 default:                                  begin
                                    s_reg_1599 <= DC_Filter_Add_2Ux1U_2U_4_15_out1;
                                 end
                                 
                              endcase

                           end
                        end
                        
                        11'd1028, 11'd1031, 11'd1035, 11'd1041, 11'd1042:                         begin
                           if (2'd3 != DC_Filter_Add_2Ux1U_2U_4_2346_out1) begin
                              s_reg_1599 <= DC_Filter_Add_2Ux1U_2U_4_2346_out1;
                           end
                        end
                        
                        11'd1044:                         begin
                           s_reg_1599 <= 2'd0;
                        end
                        
                        11'd1047:                         begin
                           if (2'd3 != DC_Filter_Add_2Ux1U_2U_4_2363_out1) begin
                              s_reg_1599 <= DC_Filter_Add_2Ux1U_2U_4_2363_out1;
                           end
                        end
                        
                        11'd1049:                         begin
                           if (9'd256 != DC_Filter_Add_12Ux1U_12U_4_13_out1[8:0] && 2'd3 != DC_Filter_Add_2Ux1U_2U_4_2346_out1) begin
                              s_reg_1599 <= DC_Filter_Add_2Ux1U_2U_4_2346_out1;
                           end
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: DC_Filter_Mul_2Ux2U_4U_4  instance: DC_Filter_Mul_2Ux2U_4U_4_9
         assign DC_Filter_Mul_2Ux2U_4U_4_9_out1 = {2'b00, s_reg_1591}*4'd03;

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_10
         assign DC_Filter_Add_4Ux2U_4U_4_10_out1 = DC_Filter_Mul_2Ux2U_4U_4_9_out1 + {2'b00, s_reg_1599};

         // resource: mux_9bx2i1c
         always @(f1_array_rgb_out1 or gs_ctrl13)
          begin :drive_DC_Filter_Mul_9Ux4U_12U_4_11_in2
            if (gs_ctrl13) begin
               DC_Filter_Mul_9Ux4U_12U_4_11_in2 = {1'b0, f1_array_rgb_out1};
            end
            else begin
               DC_Filter_Mul_9Ux4U_12U_4_11_in2 = 9'd258;
            end
         end

         // resource: mux_4bx3i0c
         always @(s_reg_1591 or s_reg_1595 or s_reg_1596 or gs_ctrl14)
          begin :drive_DC_Filter_Mul_9Ux4U_12U_4_11_in1
            case (gs_ctrl14) 

               2'd1:                begin
                  DC_Filter_Mul_9Ux4U_12U_4_11_in1 = s_reg_1596;
               end
               
               2'd2:                begin
                  DC_Filter_Mul_9Ux4U_12U_4_11_in1 = {2'b00, s_reg_1591};
               end
               
               default:                begin
                  DC_Filter_Mul_9Ux4U_12U_4_11_in1 = s_reg_1595;
               end
               
            endcase

         end

         // resource: DC_Filter_Mul_9Ux4U_12U_4  instance: DC_Filter_Mul_9Ux4U_12U_4_11
         assign DC_Filter_Mul_9Ux4U_12U_4_11_out1 = {3'b000, DC_Filter_Mul_9Ux4U_12U_4_11_in2}*{8'b00000000, DC_Filter_Mul_9Ux4U_12U_4_11_in1};

         // resource: mux_12bx6i3c
         always @(DC_Filter_Mul_9Ux4U_12U_4_11_out1 or DC_Filter_N_Mux_12_3_2_4_2362_out1 or gs_ctrl15)
          begin :drive_DC_Filter_Add_12Ux12U_12U_4_12_in2
            case (gs_ctrl15) 

               3'd1:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in2 = 12'd0516;
               end
               
               3'd2:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in2 = 12'd1290;
               end
               
               3'd3:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in2 = 12'd2064;
               end
               
               3'd4:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in2 = {1'b0, DC_Filter_Mul_9Ux4U_12U_4_11_out1[10:0]};
               end
               
               3'd5:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in2 = DC_Filter_N_Mux_12_3_2_4_2362_out1;
               end
               
               default:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in2 = DC_Filter_Mul_9Ux4U_12U_4_11_out1;
               end
               
            endcase

         end

         // resource: mux_12bx260i256c
         always @(s_reg_1592 or s_reg_1598 or DC_Filter_Mul_9Ux4U_12U_4_11_out1 or gs_ctrl16)
          begin :drive_DC_Filter_Add_12Ux12U_12U_4_12_in1
            case (gs_ctrl16) 

               9'd001:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0001;
               end
               
               9'd002:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0002;
               end
               
               9'd003:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0003;
               end
               
               9'd004:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0004;
               end
               
               9'd005:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0005;
               end
               
               9'd006:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0006;
               end
               
               9'd007:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0007;
               end
               
               9'd008:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0008;
               end
               
               9'd009:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0009;
               end
               
               9'd010:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0010;
               end
               
               9'd011:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0011;
               end
               
               9'd012:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0012;
               end
               
               9'd013:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0013;
               end
               
               9'd014:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0014;
               end
               
               9'd015:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0015;
               end
               
               9'd016:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0016;
               end
               
               9'd017:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0017;
               end
               
               9'd018:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0018;
               end
               
               9'd019:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0019;
               end
               
               9'd020:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0020;
               end
               
               9'd021:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0021;
               end
               
               9'd022:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0022;
               end
               
               9'd023:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0023;
               end
               
               9'd024:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0024;
               end
               
               9'd025:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0025;
               end
               
               9'd026:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0026;
               end
               
               9'd027:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0027;
               end
               
               9'd028:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0028;
               end
               
               9'd029:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0029;
               end
               
               9'd030:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0030;
               end
               
               9'd031:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0031;
               end
               
               9'd032:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0032;
               end
               
               9'd033:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0033;
               end
               
               9'd034:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0034;
               end
               
               9'd035:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0035;
               end
               
               9'd036:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0036;
               end
               
               9'd037:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0037;
               end
               
               9'd038:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0038;
               end
               
               9'd039:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0039;
               end
               
               9'd040:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0040;
               end
               
               9'd041:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0041;
               end
               
               9'd042:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0042;
               end
               
               9'd043:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0043;
               end
               
               9'd044:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0044;
               end
               
               9'd045:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0045;
               end
               
               9'd046:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0046;
               end
               
               9'd047:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0047;
               end
               
               9'd048:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0048;
               end
               
               9'd049:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0049;
               end
               
               9'd050:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0050;
               end
               
               9'd051:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0051;
               end
               
               9'd052:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0052;
               end
               
               9'd053:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0053;
               end
               
               9'd054:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0054;
               end
               
               9'd055:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0055;
               end
               
               9'd056:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0056;
               end
               
               9'd057:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0057;
               end
               
               9'd058:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0058;
               end
               
               9'd059:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0059;
               end
               
               9'd060:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0060;
               end
               
               9'd061:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0061;
               end
               
               9'd062:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0062;
               end
               
               9'd063:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0063;
               end
               
               9'd064:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0064;
               end
               
               9'd065:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0065;
               end
               
               9'd066:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0066;
               end
               
               9'd067:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0067;
               end
               
               9'd068:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0068;
               end
               
               9'd069:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0069;
               end
               
               9'd070:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0070;
               end
               
               9'd071:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0071;
               end
               
               9'd072:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0072;
               end
               
               9'd073:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0073;
               end
               
               9'd074:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0074;
               end
               
               9'd075:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0075;
               end
               
               9'd076:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0076;
               end
               
               9'd077:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0077;
               end
               
               9'd078:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0078;
               end
               
               9'd079:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0079;
               end
               
               9'd080:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0080;
               end
               
               9'd081:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0081;
               end
               
               9'd082:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0082;
               end
               
               9'd083:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0083;
               end
               
               9'd084:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0084;
               end
               
               9'd085:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0085;
               end
               
               9'd086:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0086;
               end
               
               9'd087:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0087;
               end
               
               9'd088:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0088;
               end
               
               9'd089:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0089;
               end
               
               9'd090:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0090;
               end
               
               9'd091:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0091;
               end
               
               9'd092:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0092;
               end
               
               9'd093:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0093;
               end
               
               9'd094:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0094;
               end
               
               9'd095:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0095;
               end
               
               9'd096:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0096;
               end
               
               9'd097:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0097;
               end
               
               9'd098:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0098;
               end
               
               9'd099:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0099;
               end
               
               9'd100:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0100;
               end
               
               9'd101:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0101;
               end
               
               9'd102:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0102;
               end
               
               9'd103:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0103;
               end
               
               9'd104:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0104;
               end
               
               9'd105:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0105;
               end
               
               9'd106:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0106;
               end
               
               9'd107:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0107;
               end
               
               9'd108:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0108;
               end
               
               9'd109:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0109;
               end
               
               9'd110:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0110;
               end
               
               9'd111:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0111;
               end
               
               9'd112:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0112;
               end
               
               9'd113:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0113;
               end
               
               9'd114:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0114;
               end
               
               9'd115:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0115;
               end
               
               9'd116:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0116;
               end
               
               9'd117:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0117;
               end
               
               9'd118:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0118;
               end
               
               9'd119:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0119;
               end
               
               9'd120:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0120;
               end
               
               9'd121:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0121;
               end
               
               9'd122:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0122;
               end
               
               9'd123:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0123;
               end
               
               9'd124:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0124;
               end
               
               9'd125:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0125;
               end
               
               9'd126:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0126;
               end
               
               9'd127:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0127;
               end
               
               9'd128:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0128;
               end
               
               9'd129:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0129;
               end
               
               9'd130:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0130;
               end
               
               9'd131:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0131;
               end
               
               9'd132:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0132;
               end
               
               9'd133:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0133;
               end
               
               9'd134:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0134;
               end
               
               9'd135:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0135;
               end
               
               9'd136:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0136;
               end
               
               9'd137:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0137;
               end
               
               9'd138:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0138;
               end
               
               9'd139:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0139;
               end
               
               9'd140:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0140;
               end
               
               9'd141:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0141;
               end
               
               9'd142:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0142;
               end
               
               9'd143:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0143;
               end
               
               9'd144:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0144;
               end
               
               9'd145:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0145;
               end
               
               9'd146:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0146;
               end
               
               9'd147:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0147;
               end
               
               9'd148:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0148;
               end
               
               9'd149:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0149;
               end
               
               9'd150:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0150;
               end
               
               9'd151:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0151;
               end
               
               9'd152:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0152;
               end
               
               9'd153:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0153;
               end
               
               9'd154:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0154;
               end
               
               9'd155:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0155;
               end
               
               9'd156:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0156;
               end
               
               9'd157:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0157;
               end
               
               9'd158:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0158;
               end
               
               9'd159:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0159;
               end
               
               9'd160:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0160;
               end
               
               9'd161:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0161;
               end
               
               9'd162:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0162;
               end
               
               9'd163:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0163;
               end
               
               9'd164:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0164;
               end
               
               9'd165:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0165;
               end
               
               9'd166:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0166;
               end
               
               9'd167:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0167;
               end
               
               9'd168:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0168;
               end
               
               9'd169:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0169;
               end
               
               9'd170:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0170;
               end
               
               9'd171:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0171;
               end
               
               9'd172:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0172;
               end
               
               9'd173:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0173;
               end
               
               9'd174:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0174;
               end
               
               9'd175:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0175;
               end
               
               9'd176:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0176;
               end
               
               9'd177:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0177;
               end
               
               9'd178:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0178;
               end
               
               9'd179:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0179;
               end
               
               9'd180:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0180;
               end
               
               9'd181:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0181;
               end
               
               9'd182:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0182;
               end
               
               9'd183:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0183;
               end
               
               9'd184:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0184;
               end
               
               9'd185:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0185;
               end
               
               9'd186:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0186;
               end
               
               9'd187:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0187;
               end
               
               9'd188:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0188;
               end
               
               9'd189:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0189;
               end
               
               9'd190:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0190;
               end
               
               9'd191:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0191;
               end
               
               9'd192:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0192;
               end
               
               9'd193:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0193;
               end
               
               9'd194:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0194;
               end
               
               9'd195:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0195;
               end
               
               9'd196:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0196;
               end
               
               9'd197:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0197;
               end
               
               9'd198:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0198;
               end
               
               9'd199:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0199;
               end
               
               9'd200:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0200;
               end
               
               9'd201:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0201;
               end
               
               9'd202:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0202;
               end
               
               9'd203:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0203;
               end
               
               9'd204:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0204;
               end
               
               9'd205:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0205;
               end
               
               9'd206:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0206;
               end
               
               9'd207:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0207;
               end
               
               9'd208:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0208;
               end
               
               9'd209:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0209;
               end
               
               9'd210:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0210;
               end
               
               9'd211:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0211;
               end
               
               9'd212:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0212;
               end
               
               9'd213:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0213;
               end
               
               9'd214:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0214;
               end
               
               9'd215:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0215;
               end
               
               9'd216:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0216;
               end
               
               9'd217:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0217;
               end
               
               9'd218:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0218;
               end
               
               9'd219:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0219;
               end
               
               9'd220:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0220;
               end
               
               9'd221:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0221;
               end
               
               9'd222:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0222;
               end
               
               9'd223:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0223;
               end
               
               9'd224:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0224;
               end
               
               9'd225:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0225;
               end
               
               9'd226:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0226;
               end
               
               9'd227:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0227;
               end
               
               9'd228:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0228;
               end
               
               9'd229:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0229;
               end
               
               9'd230:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0230;
               end
               
               9'd231:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0231;
               end
               
               9'd232:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0232;
               end
               
               9'd233:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0233;
               end
               
               9'd234:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0234;
               end
               
               9'd235:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0235;
               end
               
               9'd236:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0236;
               end
               
               9'd237:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0237;
               end
               
               9'd238:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0238;
               end
               
               9'd239:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0239;
               end
               
               9'd240:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0240;
               end
               
               9'd241:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0241;
               end
               
               9'd242:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0242;
               end
               
               9'd243:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0243;
               end
               
               9'd244:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0244;
               end
               
               9'd245:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0245;
               end
               
               9'd246:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0246;
               end
               
               9'd247:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0247;
               end
               
               9'd248:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0248;
               end
               
               9'd249:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0249;
               end
               
               9'd250:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0250;
               end
               
               9'd251:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0251;
               end
               
               9'd252:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0252;
               end
               
               9'd253:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0253;
               end
               
               9'd254:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0254;
               end
               
               9'd255:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0255;
               end
               
               9'd256:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = 12'd0256;
               end
               
               9'd257:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = {3'b000, s_reg_1598[8:0]};
               end
               
               9'd258:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = s_reg_1598;
               end
               
               9'd259:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = DC_Filter_Mul_9Ux4U_12U_4_11_out1;
               end
               
               default:                begin
                  DC_Filter_Add_12Ux12U_12U_4_12_in1 = {3'b000, s_reg_1592};
               end
               
            endcase

         end

         // resource: DC_Filter_Add_12Ux12U_12U_4  instance: DC_Filter_Add_12Ux12U_12U_4_12
         assign DC_Filter_Add_12Ux12U_12U_4_12_out1 = DC_Filter_Add_12Ux12U_12U_4_12_in2 + DC_Filter_Add_12Ux12U_12U_4_12_in1;

         // resource: mux_12bx3i0c
         always @(s_reg_1592 or s_reg_1593 or gs_ctrl17)
          begin :drive_DC_Filter_Add_12Ux1U_12U_4_13_in2
            case (gs_ctrl17) 

               2'd1:                begin
                  /* state1044 */
                  DC_Filter_Add_12Ux1U_12U_4_13_in2 = s_reg_1593;
               end
               
               2'd2:                begin
                  DC_Filter_Add_12Ux1U_12U_4_13_in2 = {4'b0000, s_reg_1592[7:0]};
               end
               
               default:                begin
                  DC_Filter_Add_12Ux1U_12U_4_13_in2 = {3'b000, s_reg_1592};
               end
               
            endcase

         end

         // resource: DC_Filter_Add_12Ux1U_12U_4  instance: DC_Filter_Add_12Ux1U_12U_4_13
         assign DC_Filter_Add_12Ux1U_12U_4_13_out1 = DC_Filter_Add_12Ux1U_12U_4_13_in2 + 12'd0001;

         // resource: mux_12bx2i0c
         always @(s_reg_1598 or DC_Filter_Add_12Ux12U_12U_4_12_out1 or gs_ctrl18)
          begin :drive_f1_array_rgb_in1
            if (gs_ctrl18) begin
               f1_array_rgb_in1 = s_reg_1598;
            end
            else begin
               f1_array_rgb_in1 = DC_Filter_Add_12Ux12U_12U_4_12_out1;
            end
         end

         // resource: mux_8bx6i1c
         always @(o_rgb_inside_data[23:8] or i_rgb_data[7:0] or s_reg_1592[7:0] or f1_array_rgb_out1 or gs_ctrl19)
          begin :drive_f1_array_rgb_DIN
            case (gs_ctrl19) 

               3'd1:                begin
                  f1_array_rgb_DIN = s_reg_1592[7:0];
               end
               
               3'd2:                begin
                  f1_array_rgb_DIN = f1_array_rgb_out1;
               end
               
               3'd3:                begin
                  f1_array_rgb_DIN = i_rgb_data[7:0];
               end
               
               3'd4:                begin
                  f1_array_rgb_DIN = o_rgb_inside_data[15:8];
               end
               
               3'd5:                begin
                  f1_array_rgb_DIN = o_rgb_inside_data[23:16];
               end
               
               default:                begin
                  f1_array_rgb_DIN = 8'd000;
               end
               
            endcase

         end

         // resource: mux_1bx2i2c
         always @(stall1 or gs_ctrl20)
          begin :drive_f1_array_rgb_CE
            if (stall1) begin
               f1_array_rgb_CE = 1'b0;
            end
            else begin
               if (gs_ctrl20) begin
                  f1_array_rgb_CE = 1'b1;
               end
               else begin
                  f1_array_rgb_CE = 1'b0;
               end
            end
         end

         // resource: mux_1bx2i2c
         always @(stall1 or gs_ctrl21)
          begin :drive_f1_array_rgb_RW
            if (stall1) begin
               f1_array_rgb_RW = 1'b0;
            end
            else begin
               if (gs_ctrl21) begin
                  f1_array_rgb_RW = 1'b1;
               end
               else begin
                  f1_array_rgb_RW = 1'b0;
               end
            end
         end

         // resource: DC_Filter_Add_2Ux1U_2U_4  instance: DC_Filter_Add_2Ux1U_2U_4_14
         assign DC_Filter_Add_2Ux1U_2U_4_14_out1 = s_reg_1591 + 2'd1;

         // resource: DC_Filter_Add_2Ux1U_2U_4  instance: DC_Filter_Add_2Ux1U_2U_4_15
         assign DC_Filter_Add_2Ux1U_2U_4_15_out1 = s_reg_1599 + 2'd1;

         // resource: DC_Filter_Mul_2Ux2U_4U_4  instance: DC_Filter_Mul_2Ux2U_4U_4_2306
         assign DC_Filter_Mul_2Ux2U_4U_4_2306_out1 = {2'b00, s_reg_1591}*4'd03;

         // resource: DC_Filter_Add_1Ux1U_2U_4  instance: DC_Filter_Add_1Ux1U_2U_4_2258
         assign DC_Filter_Add_1Ux1U_2U_4_2258_out1 = {1'b0, s_reg_1594[0]} + 2'd1;

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2260
         assign DC_Filter_Add_4Ux2U_4U_4_2260_out1 = DC_Filter_Mul_2Ux2U_4U_4_2306_out1 + {2'b00, DC_Filter_Add_1Ux1U_2U_4_2258_out1};

         // resource: DC_Filter_Add_4Ux1U_4U_4  instance: DC_Filter_Add_4Ux1U_4U_4_2307
         assign DC_Filter_Add_4Ux1U_4U_4_2307_out1 = DC_Filter_Mul_2Ux2U_4U_4_2306_out1 + {3'b000, s_reg_1594[0]};

         // resource: DC_Filter_Add_2Ux2U_3U_4  instance: DC_Filter_Add_2Ux2U_3U_4_34
         assign DC_Filter_Add_2Ux2U_3U_4_34_out1 = {1'b0, s_reg_1591} + 3'd3;

         // resource: DC_Filter_Add_3Ux2U_4U_4  instance: DC_Filter_Add_3Ux2U_4U_4_42
         assign DC_Filter_Add_3Ux2U_4U_4_42_out1 = {2'b00, s_reg_1591} + 4'd06;

         // resource: DC_Filter_Add_2Ux1U_2U_4  instance: DC_Filter_Add_2Ux1U_2U_4_52
         assign DC_Filter_Add_2Ux1U_2U_4_52_out1 = s_reg_1591 + 2'd1;

         // resource: DC_Filter_LessThan_12Ux9U_1U_4  instance: DC_Filter_LessThan_12Ux9U_1U_4_2331
         assign DC_Filter_LessThan_12Ux9U_1U_4_2331_out1 = s_reg_1593 < 12'd0257;

         // resource: DC_Filter_Add_2Ux1U_2U_4  instance: DC_Filter_Add_2Ux1U_2U_4_2332
         assign DC_Filter_Add_2Ux1U_2U_4_2332_out1 = s_reg_1591 + 2'd1;

         // resource: DC_Filter_LessThan_12Ux9U_1U_4  instance: DC_Filter_LessThan_12Ux9U_1U_4_2333
         assign DC_Filter_LessThan_12Ux9U_1U_4_2333_out1 = s_reg_1593 < 12'd0258;

         // resource: DC_Filter_Mul_2Ux2U_4U_4  instance: DC_Filter_Mul_2Ux2U_4U_4_2336
         assign DC_Filter_Mul_2Ux2U_4U_4_2336_out1 = {2'b00, s_reg_1594}*4'd03;

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2337
         assign DC_Filter_Add_4Ux2U_4U_4_2337_out1 = DC_Filter_Mul_2Ux2U_4U_4_2336_out1 + 4'd02;

         // resource: DC_Filter_Add_2Ux1U_2U_4  instance: DC_Filter_Add_2Ux1U_2U_4_2340
         assign DC_Filter_Add_2Ux1U_2U_4_2340_out1 = s_reg_1594 + 2'd1;

         // resource: mux_2bx2i1c
         always @(s_reg_1599 or gs_ctrl22)
          begin :drive_DC_Filter_Add_2Ux1U_2U_4_2346_in2
            if (gs_ctrl22) begin
               DC_Filter_Add_2Ux1U_2U_4_2346_in2 = s_reg_1599;
            end
            else begin
               DC_Filter_Add_2Ux1U_2U_4_2346_in2 = 2'd0;
            end
         end

         // resource: DC_Filter_Add_2Ux1U_2U_4  instance: DC_Filter_Add_2Ux1U_2U_4_2346
         assign DC_Filter_Add_2Ux1U_2U_4_2346_out1 = DC_Filter_Add_2Ux1U_2U_4_2346_in2 + 2'd1;

         // resource: mux_2bx2i1c
         always @(s_reg_1599 or gs_ctrl23)
          begin :drive_DC_Filter_Equal_2Ux2U_1U_4_2347_in2
            if (gs_ctrl23) begin
               DC_Filter_Equal_2Ux2U_1U_4_2347_in2 = s_reg_1599;
            end
            else begin
               DC_Filter_Equal_2Ux2U_1U_4_2347_in2 = 2'd0;
            end
         end

         // resource: DC_Filter_Equal_2Ux2U_1U_4  instance: DC_Filter_Equal_2Ux2U_1U_4_2347
         assign DC_Filter_Equal_2Ux2U_1U_4_2347_out1 = DC_Filter_Equal_2Ux2U_1U_4_2347_in2 == 2'd2;

         // resource: DC_Filter_Equal_2Ux1U_1U_4  instance: DC_Filter_Equal_2Ux1U_1U_4_2348
         assign DC_Filter_Equal_2Ux1U_1U_4_2348_out1 = DC_Filter_Add_2Ux1U_2U_4_2346_in2 == 2'd1;

         // resource: DC_Filter_OrReduction_2U_1U_4  instance: DC_Filter_OrReduction_2U_1U_4_2349
         assign DC_Filter_OrReduction_2U_1U_4_2349_out1 = (|DC_Filter_Add_2Ux1U_2U_4_2346_in2);

         // resource: DC_Filter_N_Mux_12_2_0_4
         always @(s_reg_1588 or DC_Filter_Equal_2Ux2U_1U_4_2347_out1)
          begin :DC_Filter_N_Mux_12_2_0_4_2350
            if (DC_Filter_Equal_2Ux2U_1U_4_2347_out1) begin
               DC_Filter_N_Mux_12_2_0_4_2350_out1 = 12'd0000;
            end
            else begin
               DC_Filter_N_Mux_12_2_0_4_2350_out1 = s_reg_1588;
            end
         end

         // resource: DC_Filter_N_Mux_12_2_0_4
         always @(s_reg_1589 or DC_Filter_Equal_2Ux1U_1U_4_2348_out1)
          begin :DC_Filter_N_Mux_12_2_0_4_2351
            if (DC_Filter_Equal_2Ux1U_1U_4_2348_out1) begin
               DC_Filter_N_Mux_12_2_0_4_2351_out1 = 12'd0000;
            end
            else begin
               DC_Filter_N_Mux_12_2_0_4_2351_out1 = s_reg_1589;
            end
         end

         // resource: DC_Filter_N_Mux_12_2_1_4
         always @(s_reg_1590 or DC_Filter_OrReduction_2U_1U_4_2349_out1)
          begin :DC_Filter_N_Mux_12_2_1_4_2352
            if (DC_Filter_OrReduction_2U_1U_4_2349_out1) begin
               DC_Filter_N_Mux_12_2_1_4_2352_out1 = s_reg_1590;
            end
            else begin
               DC_Filter_N_Mux_12_2_1_4_2352_out1 = 12'd0000;
            end
         end

         // resource: DC_Filter_Mul_2Ux2U_4U_4  instance: DC_Filter_Mul_2Ux2U_4U_4_2353
         assign DC_Filter_Mul_2Ux2U_4U_4_2353_out1 = {2'b00, s_reg_1591}*4'd03;

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2354
         assign DC_Filter_Add_4Ux2U_4U_4_2354_out1 = DC_Filter_Mul_2Ux2U_4U_4_2353_out1 + {2'b00, s_reg_1594};

         // instance: drive_mask1_in1
         assign mask1_in1 = DC_Filter_Add_4Ux2U_4U_4_2354_out1;

         // resource: DC_Filter_Add_8Ux2U_9U_4  instance: DC_Filter_Add_8Ux2U_9U_4_2355
         assign DC_Filter_Add_8Ux2U_9U_4_2355_out1 = {1'b0, s_reg_1592[7:0]} + {7'b0000000, s_reg_1594};

         // resource: DC_Filter_Mul_2Ux2U_4U_4  instance: DC_Filter_Mul_2Ux2U_4U_4_2356
         assign DC_Filter_Mul_2Ux2U_4U_4_2356_out1 = {2'b00, s_reg_1599}*4'd03;

         // resource: DC_Filter_Add_4Ux2U_4U_4  instance: DC_Filter_Add_4Ux2U_4U_4_2357
         assign DC_Filter_Add_4Ux2U_4U_4_2357_out1 = DC_Filter_Mul_2Ux2U_4U_4_2356_out1 + {2'b00, s_reg_1591};

         // resource: DC_Filter_OrReduction_2U_1U_4  instance: DC_Filter_OrReduction_2U_1U_4_2361
         assign DC_Filter_OrReduction_2U_1U_4_2361_out1 = (|s_reg_1599);

         // resource: DC_Filter_N_Mux_12_3_2_4
         always @(s_reg_1588 or s_reg_1589 or s_reg_1590 or s_reg_1599)
          begin :DC_Filter_N_Mux_12_3_2_4_2362
            case (s_reg_1599) 

               2'd0:                begin
                  DC_Filter_N_Mux_12_3_2_4_2362_out1 = s_reg_1590;
               end
               
               2'd1:                begin
                  DC_Filter_N_Mux_12_3_2_4_2362_out1 = s_reg_1589;
               end
               
               default:                begin
                  DC_Filter_N_Mux_12_3_2_4_2362_out1 = s_reg_1588;
               end
               
            endcase

         end

         // resource: DC_Filter_Add_2Ux1U_2U_4  instance: DC_Filter_Add_2Ux1U_2U_4_2363
         assign DC_Filter_Add_2Ux1U_2U_4_2363_out1 = s_reg_1599 + 2'd1;

         // resource: DC_Filter_Equal_2Ux1U_1U_4  instance: DC_Filter_Equal_2Ux1U_1U_4_2364
         assign DC_Filter_Equal_2Ux1U_1U_4_2364_out1 = s_reg_1599 == 2'd1;

         // resource: DC_Filter_N_Mux_12_2_3_4
         always @(s_reg_1588 or s_reg_1597 or DC_Filter_Add_12Ux12U_12U_4_12_out1)
          begin :DC_Filter_N_Mux_12_2_3_4_2367
            if (s_reg_1597) begin
               DC_Filter_N_Mux_12_2_3_4_2367_out1 = DC_Filter_Add_12Ux12U_12U_4_12_out1;
            end
            else begin
               DC_Filter_N_Mux_12_2_3_4_2367_out1 = s_reg_1588;
            end
         end

         // resource: DC_Filter_N_Mux_12_2_3_4
         always @(s_reg_1589 or DC_Filter_Add_12Ux12U_12U_4_12_out1 or DC_Filter_Equal_2Ux1U_1U_4_2364_out1)
          begin :DC_Filter_N_Mux_12_2_3_4_2368
            if (DC_Filter_Equal_2Ux1U_1U_4_2364_out1) begin
               DC_Filter_N_Mux_12_2_3_4_2368_out1 = DC_Filter_Add_12Ux12U_12U_4_12_out1;
            end
            else begin
               DC_Filter_N_Mux_12_2_3_4_2368_out1 = s_reg_1589;
            end
         end

         // resource: DC_Filter_N_Mux_12_2_3_4
         always @(s_reg_1590 or DC_Filter_Add_12Ux12U_12U_4_12_out1 or DC_Filter_OrReduction_2U_1U_4_2361_out1)
          begin :DC_Filter_N_Mux_12_2_3_4_2369
            if (DC_Filter_OrReduction_2U_1U_4_2361_out1) begin
               DC_Filter_N_Mux_12_2_3_4_2369_out1 = s_reg_1590;
            end
            else begin
               DC_Filter_N_Mux_12_2_3_4_2369_out1 = DC_Filter_Add_12Ux12U_12U_4_12_out1;
            end
         end

         // resource: DC_Filter_Add_2Ux1U_2U_4  instance: DC_Filter_Add_2Ux1U_2U_4_2370
         assign DC_Filter_Add_2Ux1U_2U_4_2370_out1 = s_reg_1594 + 2'd1;

         // resource: DC_Filter_Add_2Ux1U_2U_4  instance: DC_Filter_Add_2Ux1U_2U_4_2371
         assign DC_Filter_Add_2Ux1U_2U_4_2371_out1 = s_reg_1591 + 2'd1;

         // resource: regr_en_sc_11
         always @(posedge i_clk)
          begin :drive_global_state1
            if (i_rst == 1'b0) begin
               global_state1 <= 11'd0000;
            end
            else begin
               case (stall1) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     global_state1 <= global_state1_next;
                  end
                  
               endcase

            end
         end

         // resource: mux_11bx10i9c
         always @(s_reg_1593 or s_reg_1598[8:0] or DC_Filter_Add_12Ux1U_12U_4_13_out1[8:0] or DC_Filter_Add_2Ux1U_2U_4_14_out1 or DC_Filter_Add_2Ux1U_2U_4_15_out1 or DC_Filter_Add_1Ux1U_2U_4_2258_out1 or DC_Filter_Add_2Ux1U_2U_4_52_out1 or DC_Filter_LessThan_12Ux9U_1U_4_2331_out1 or DC_Filter_Add_2Ux1U_2U_4_2332_out1 or DC_Filter_LessThan_12Ux9U_1U_4_2333_out1 or DC_Filter_Add_2Ux1U_2U_4_2340_out1 or DC_Filter_Add_2Ux1U_2U_4_2346_out1 or DC_Filter_Add_2Ux1U_2U_4_2363_out1 or 
DC_Filter_Add_2Ux1U_2U_4_2370_out1
          or DC_Filter_Add_2Ux1U_2U_4_2371_out1 or global_state1)
          begin :drive_global_state1_next
            case (global_state1) 

               11'd0003:                begin
                  case (DC_Filter_Add_12Ux1U_12U_4_13_out1[8:0]) 

                     9'd258:                      begin
                        case (DC_Filter_Add_2Ux1U_2U_4_15_out1) 

                           2'd3:                            begin
                              /* state8 */
                              case (DC_Filter_Add_2Ux1U_2U_4_14_out1) 

                                 2'd3:                                  begin
                                    global_state1_next = 11'd1036;
                                 end
                                 
                                 default:                                  begin
                                    global_state1_next = 11'd0000;
                                 end
                                 
                              endcase

                           end
                           
                           default:                            begin
                              global_state1_next = 11'd0000;
                           end
                           
                        endcase

                     end
                     
                     default:                      begin
                        global_state1_next = 11'd0000;
                     end
                     
                  endcase

               end
               
               11'd1028:                begin
                  case (DC_Filter_Add_1Ux1U_2U_4_2258_out1) 

                     2'd2:                      begin
                        case (DC_Filter_Add_2Ux1U_2U_4_2332_out1) 

                           2'd3:                            begin
                              if (DC_Filter_LessThan_12Ux9U_1U_4_2331_out1) begin
                                 global_state1_next = 11'd1032;
                              end
                              else begin
                                 if (DC_Filter_LessThan_12Ux9U_1U_4_2333_out1) begin
                                    global_state1_next = global_state1 + 11'd0001;
                                 end
                                 else begin
                                    case (DC_Filter_Add_2Ux1U_2U_4_2346_out1) 

                                       2'd3:                                        begin
                                          global_state1_next = 11'd1043;
                                       end
                                       
                                       default:                                        begin
                                          global_state1_next = 11'd1042;
                                       end
                                       
                                    endcase

                                 end
                              end
                           end
                           
                           default:                            begin
                              global_state1_next = 11'd0004;
                           end
                           
                        endcase

                     end
                     
                     default:                      begin
                        global_state1_next = 11'd0004;
                     end
                     
                  endcase

               end
               
               11'd1031:                begin
                  case (DC_Filter_Add_2Ux1U_2U_4_2340_out1) 

                     2'd3:                      begin
                        case (DC_Filter_Add_12Ux1U_12U_4_13_out1[8:0]) 

                           9'd257:                            begin
                              case (DC_Filter_Add_2Ux1U_2U_4_2346_out1) 

                                 2'd3:                                  begin
                                    global_state1_next = 11'd1043;
                                 end
                                 
                                 default:                                  begin
                                    global_state1_next = 11'd1042;
                                 end
                                 
                              endcase

                           end
                           
                           default:                            begin
                              global_state1_next = 11'd1029;
                           end
                           
                        endcase

                     end
                     
                     default:                      begin
                        global_state1_next = 11'd1029;
                     end
                     
                  endcase

               end
               
               11'd1035:                begin
                  case (s_reg_1598[8:0]) 

                     9'd257:                      begin
                        case (DC_Filter_Add_2Ux1U_2U_4_2346_out1) 

                           2'd3:                            begin
                              global_state1_next = 11'd1043;
                           end
                           
                           default:                            begin
                              global_state1_next = 11'd1042;
                           end
                           
                        endcase

                     end
                     
                     default:                      begin
                        global_state1_next = 11'd1032;
                     end
                     
                  endcase

               end
               
               11'd1041:                begin
                  case (DC_Filter_Add_12Ux1U_12U_4_13_out1[8:0]) 

                     9'd257:                      begin
                        case (DC_Filter_Add_2Ux1U_2U_4_52_out1) 

                           2'd3:                            begin
                              case (DC_Filter_Add_2Ux1U_2U_4_2346_out1) 

                                 2'd3:                                  begin
                                    global_state1_next = 11'd1043;
                                 end
                                 
                                 default:                                  begin
                                    global_state1_next = global_state1 + 11'd0001;
                                 end
                                 
                              endcase

                           end
                           
                           default:                            begin
                              global_state1_next = 11'd1036;
                           end
                           
                        endcase

                     end
                     
                     default:                      begin
                        global_state1_next = 11'd1036;
                     end
                     
                  endcase

               end
               
               11'd1042:                begin
                  case (DC_Filter_Add_2Ux1U_2U_4_2346_out1) 

                     2'd3:                      begin
                        global_state1_next = global_state1 + 11'd0001;
                     end
                     
                     default:                      begin
                        global_state1_next = 11'd1042;
                     end
                     
                  endcase

               end
               
               11'd1044, 11'd1048:                begin
                  global_state1_next = 11'd1045;
               end
               
               11'd1047:                begin
                  case (DC_Filter_Add_2Ux1U_2U_4_2363_out1) 

                     2'd3:                      begin
                        case (DC_Filter_Add_2Ux1U_2U_4_2371_out1) 

                           2'd3:                            begin
                              /* state1097 */
                              case (DC_Filter_Add_2Ux1U_2U_4_2370_out1) 

                                 2'd3:                                  begin
                                    global_state1_next = 11'd1049;
                                 end
                                 
                                 default:                                  begin
                                    global_state1_next = 11'd1043;
                                 end
                                 
                              endcase

                           end
                           
                           default:                            begin
                              global_state1_next = 11'd1043;
                           end
                           
                        endcase

                     end
                     
                     default:                      begin
                        global_state1_next = global_state1 + 11'd0001;
                     end
                     
                  endcase

               end
               
               11'd1049:                begin
                  /* state1101 */
                  case (DC_Filter_Add_12Ux1U_12U_4_13_out1[8:0]) 

                     9'd256:                      begin
                        case (s_reg_1593) 

                           12'd0000:                            begin
                              global_state1_next = 11'd1036;
                           end
                           
                           default:                            begin
                              global_state1_next = 11'd0004;
                           end
                           
                        endcase

                     end
                     
                     default:                      begin
                        case (DC_Filter_Add_2Ux1U_2U_4_2346_out1) 

                           2'd3:                            begin
                              global_state1_next = 11'd1043;
                           end
                           
                           default:                            begin
                              global_state1_next = 11'd1042;
                           end
                           
                        endcase

                     end
                     
                  endcase

               end
               
               default:                begin
                  global_state1_next = global_state1 + 11'd0001;
               end
               
            endcase

         end

         // resource: mux_1bx2i2c
         // resource: regr_en_sc_1
         always @(posedge i_clk)
          begin :drive_gs_ctrl13
            if (i_rst == 1'b0) begin
               gs_ctrl13 <= 1'b0;
            end
            else begin
               case (stall1) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state1_next) 

                        11'd1047:                         begin
                           gs_ctrl13 <= 1'b1;
                        end
                        
                        default:                         begin
                           gs_ctrl13 <= 1'b0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_2bx3i3c
         // resource: regr_en_sc_2
         always @(posedge i_clk)
          begin :drive_gs_ctrl14
            if (i_rst == 1'b0) begin
               gs_ctrl14 <= 2'd0;
            end
            else begin
               case (stall1) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state1_next) 

                        11'd0007, 11'd0011, 11'd0015, 11'd0019, 11'd0023, 11'd0027, 11'd0031, 11'd0035, 11'd0039, 11'd0043, 11'd0047, 11'd0051, 11'd0055, 11'd0059, 11'd0063, 11'd0067, 11'd0071, 11'd0075, 11'd0079, 11'd0083, 11'd0087, 11'd0091, 11'd0095, 11'd0099, 11'd0103, 11'd0107, 11'd0111, 11'd0115, 11'd0119, 11'd0123, 11'd0127, 11'd0131, 11'd0135, 11'd0139, 11'd0143, 11'd0147, 11'd0151, 11'd0155, 11'd0159, 11'd0163, 11'd0167, 11'd0171, 11'd0175, 11'd0179, 11'd0183, 11'd0187, 11'd0191, 
11'd0195
                        , 11'd0199, 11'd0203, 11'd0207, 11'd0211, 11'd0215, 11'd0219, 11'd0223, 11'd0227, 11'd0231, 11'd0235, 11'd0239, 11'd0243, 11'd0247, 11'd0251, 11'd0255, 11'd0259, 11'd0263, 11'd0267, 11'd0271, 11'd0275, 11'd0279, 11'd0283, 11'd0287, 11'd0291, 11'd0295, 11'd0299, 11'd0303, 11'd0307, 11'd0311, 11'd0315, 11'd0319, 11'd0323, 11'd0327, 11'd0331, 11'd0335, 11'd0339, 11'd0343, 11'd0347, 11'd0351, 11'd0355, 11'd0359, 11'd0363, 11'd0367, 11'd0371, 11'd0375, 11'd0379, 11'd0383, 
11'd0387
                        , 11'd0391, 11'd0395, 11'd0399, 11'd0403, 11'd0407, 11'd0411, 11'd0415, 11'd0419, 11'd0423, 11'd0427, 11'd0431, 11'd0435, 11'd0439, 11'd0443, 11'd0447, 11'd0451, 11'd0455, 11'd0459, 11'd0463, 11'd0467, 11'd0471, 11'd0475, 11'd0479, 11'd0483, 11'd0487, 11'd0491, 11'd0495, 11'd0499, 11'd0503, 11'd0507, 11'd0511, 11'd0515, 11'd0519, 11'd0523, 11'd0527, 11'd0531, 11'd0535, 11'd0539, 11'd0543, 11'd0547, 11'd0551, 11'd0555, 11'd0559, 11'd0563, 11'd0567, 11'd0571, 11'd0575, 
11'd0579
                        , 11'd0583, 11'd0587, 11'd0591, 11'd0595, 11'd0599, 11'd0603, 11'd0607, 11'd0611, 11'd0615, 11'd0619, 11'd0623, 11'd0627, 11'd0631, 11'd0635, 11'd0639, 11'd0643, 11'd0647, 11'd0651, 11'd0655, 11'd0659, 11'd0663, 11'd0667, 11'd0671, 11'd0675, 11'd0679, 11'd0683, 11'd0687, 11'd0691, 11'd0695, 11'd0699, 11'd0703, 11'd0707, 11'd0711, 11'd0715, 11'd0719, 11'd0723, 11'd0727, 11'd0731, 11'd0735, 11'd0739, 11'd0743, 11'd0747, 11'd0751, 11'd0755, 11'd0759, 11'd0763, 11'd0767, 
11'd0771
                        , 11'd0775, 11'd0779, 11'd0783, 11'd0787, 11'd0791, 11'd0795, 11'd0799, 11'd0803, 11'd0807, 11'd0811, 11'd0815, 11'd0819, 11'd0823, 11'd0827, 11'd0831, 11'd0835, 11'd0839, 11'd0843, 11'd0847, 11'd0851, 11'd0855, 11'd0859, 11'd0863, 11'd0867, 11'd0871, 11'd0875, 11'd0879, 11'd0883, 11'd0887, 11'd0891, 11'd0895, 11'd0899, 11'd0903, 11'd0907, 11'd0911, 11'd0915, 11'd0919, 11'd0923, 11'd0927, 11'd0931, 11'd0935, 11'd0939, 11'd0943, 11'd0947, 11'd0951, 11'd0955, 11'd0959, 
11'd0963
                        , 11'd0967, 11'd0971, 11'd0975, 11'd0979, 11'd0983, 11'd0987, 11'd0991, 11'd0995, 11'd0999, 11'd1003, 11'd1007, 11'd1011, 11'd1015, 11'd1019, 11'd1023, 11'd1027, 11'd1030, 11'd1038, 11'd1040, 11'd1047:                         begin
                           gs_ctrl14 <= 2'd1;
                        end
                        
                        11'd1036:                         begin
                           gs_ctrl14 <= 2'd2;
                        end
                        
                        default:                         begin
                           gs_ctrl14 <= 2'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_3bx6i6c
         // resource: regr_en_sc_3
         always @(posedge i_clk)
          begin :drive_gs_ctrl15
            if (i_rst == 1'b0) begin
               gs_ctrl15 <= 3'd0;
            end
            else begin
               case (stall1) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state1_next) 

                        11'd1028, 11'd1035:                         begin
                           gs_ctrl15 <= 3'd1;
                        end
                        
                        11'd1033:                         begin
                           gs_ctrl15 <= 3'd2;
                        end
                        
                        11'd1034:                         begin
                           gs_ctrl15 <= 3'd3;
                        end
                        
                        11'd1036:                         begin
                           gs_ctrl15 <= 3'd4;
                        end
                        
                        11'd1047:                         begin
                           gs_ctrl15 <= 3'd5;
                        end
                        
                        default:                         begin
                           gs_ctrl15 <= 3'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_9bx260i260c
         // resource: regr_en_sc_9
         always @(posedge i_clk)
          begin :drive_gs_ctrl16
            if (i_rst == 1'b0) begin
               gs_ctrl16 <= 9'd000;
            end
            else begin
               case (stall1) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state1_next) 

                        11'd0005, 11'd0007, 11'd1028:                         begin
                           gs_ctrl16 <= 9'd001;
                        end
                        
                        11'd0009, 11'd0011:                         begin
                           gs_ctrl16 <= 9'd002;
                        end
                        
                        11'd0013, 11'd0015:                         begin
                           gs_ctrl16 <= 9'd003;
                        end
                        
                        11'd0017, 11'd0019:                         begin
                           gs_ctrl16 <= 9'd004;
                        end
                        
                        11'd0021, 11'd0023:                         begin
                           gs_ctrl16 <= 9'd005;
                        end
                        
                        11'd0025, 11'd0027:                         begin
                           gs_ctrl16 <= 9'd006;
                        end
                        
                        11'd0029, 11'd0031:                         begin
                           gs_ctrl16 <= 9'd007;
                        end
                        
                        11'd0033, 11'd0035:                         begin
                           gs_ctrl16 <= 9'd008;
                        end
                        
                        11'd0037, 11'd0039:                         begin
                           gs_ctrl16 <= 9'd009;
                        end
                        
                        11'd0041, 11'd0043:                         begin
                           gs_ctrl16 <= 9'd010;
                        end
                        
                        11'd0045, 11'd0047:                         begin
                           gs_ctrl16 <= 9'd011;
                        end
                        
                        11'd0049, 11'd0051:                         begin
                           gs_ctrl16 <= 9'd012;
                        end
                        
                        11'd0053, 11'd0055:                         begin
                           gs_ctrl16 <= 9'd013;
                        end
                        
                        11'd0057, 11'd0059:                         begin
                           gs_ctrl16 <= 9'd014;
                        end
                        
                        11'd0061, 11'd0063:                         begin
                           gs_ctrl16 <= 9'd015;
                        end
                        
                        11'd0065, 11'd0067:                         begin
                           gs_ctrl16 <= 9'd016;
                        end
                        
                        11'd0069, 11'd0071:                         begin
                           gs_ctrl16 <= 9'd017;
                        end
                        
                        11'd0073, 11'd0075:                         begin
                           gs_ctrl16 <= 9'd018;
                        end
                        
                        11'd0077, 11'd0079:                         begin
                           gs_ctrl16 <= 9'd019;
                        end
                        
                        11'd0081, 11'd0083:                         begin
                           gs_ctrl16 <= 9'd020;
                        end
                        
                        11'd0085, 11'd0087:                         begin
                           gs_ctrl16 <= 9'd021;
                        end
                        
                        11'd0089, 11'd0091:                         begin
                           gs_ctrl16 <= 9'd022;
                        end
                        
                        11'd0093, 11'd0095:                         begin
                           gs_ctrl16 <= 9'd023;
                        end
                        
                        11'd0097, 11'd0099:                         begin
                           gs_ctrl16 <= 9'd024;
                        end
                        
                        11'd0101, 11'd0103:                         begin
                           gs_ctrl16 <= 9'd025;
                        end
                        
                        11'd0105, 11'd0107:                         begin
                           gs_ctrl16 <= 9'd026;
                        end
                        
                        11'd0109, 11'd0111:                         begin
                           gs_ctrl16 <= 9'd027;
                        end
                        
                        11'd0113, 11'd0115:                         begin
                           gs_ctrl16 <= 9'd028;
                        end
                        
                        11'd0117, 11'd0119:                         begin
                           gs_ctrl16 <= 9'd029;
                        end
                        
                        11'd0121, 11'd0123:                         begin
                           gs_ctrl16 <= 9'd030;
                        end
                        
                        11'd0125, 11'd0127:                         begin
                           gs_ctrl16 <= 9'd031;
                        end
                        
                        11'd0129, 11'd0131:                         begin
                           gs_ctrl16 <= 9'd032;
                        end
                        
                        11'd0133, 11'd0135:                         begin
                           gs_ctrl16 <= 9'd033;
                        end
                        
                        11'd0137, 11'd0139:                         begin
                           gs_ctrl16 <= 9'd034;
                        end
                        
                        11'd0141, 11'd0143:                         begin
                           gs_ctrl16 <= 9'd035;
                        end
                        
                        11'd0145, 11'd0147:                         begin
                           gs_ctrl16 <= 9'd036;
                        end
                        
                        11'd0149, 11'd0151:                         begin
                           gs_ctrl16 <= 9'd037;
                        end
                        
                        11'd0153, 11'd0155:                         begin
                           gs_ctrl16 <= 9'd038;
                        end
                        
                        11'd0157, 11'd0159:                         begin
                           gs_ctrl16 <= 9'd039;
                        end
                        
                        11'd0161, 11'd0163:                         begin
                           gs_ctrl16 <= 9'd040;
                        end
                        
                        11'd0165, 11'd0167:                         begin
                           gs_ctrl16 <= 9'd041;
                        end
                        
                        11'd0169, 11'd0171:                         begin
                           gs_ctrl16 <= 9'd042;
                        end
                        
                        11'd0173, 11'd0175:                         begin
                           gs_ctrl16 <= 9'd043;
                        end
                        
                        11'd0177, 11'd0179:                         begin
                           gs_ctrl16 <= 9'd044;
                        end
                        
                        11'd0181, 11'd0183:                         begin
                           gs_ctrl16 <= 9'd045;
                        end
                        
                        11'd0185, 11'd0187:                         begin
                           gs_ctrl16 <= 9'd046;
                        end
                        
                        11'd0189, 11'd0191:                         begin
                           gs_ctrl16 <= 9'd047;
                        end
                        
                        11'd0193, 11'd0195:                         begin
                           gs_ctrl16 <= 9'd048;
                        end
                        
                        11'd0197, 11'd0199:                         begin
                           gs_ctrl16 <= 9'd049;
                        end
                        
                        11'd0201, 11'd0203:                         begin
                           gs_ctrl16 <= 9'd050;
                        end
                        
                        11'd0205, 11'd0207:                         begin
                           gs_ctrl16 <= 9'd051;
                        end
                        
                        11'd0209, 11'd0211:                         begin
                           gs_ctrl16 <= 9'd052;
                        end
                        
                        11'd0213, 11'd0215:                         begin
                           gs_ctrl16 <= 9'd053;
                        end
                        
                        11'd0217, 11'd0219:                         begin
                           gs_ctrl16 <= 9'd054;
                        end
                        
                        11'd0221, 11'd0223:                         begin
                           gs_ctrl16 <= 9'd055;
                        end
                        
                        11'd0225, 11'd0227:                         begin
                           gs_ctrl16 <= 9'd056;
                        end
                        
                        11'd0229, 11'd0231:                         begin
                           gs_ctrl16 <= 9'd057;
                        end
                        
                        11'd0233, 11'd0235:                         begin
                           gs_ctrl16 <= 9'd058;
                        end
                        
                        11'd0237, 11'd0239:                         begin
                           gs_ctrl16 <= 9'd059;
                        end
                        
                        11'd0241, 11'd0243:                         begin
                           gs_ctrl16 <= 9'd060;
                        end
                        
                        11'd0245, 11'd0247:                         begin
                           gs_ctrl16 <= 9'd061;
                        end
                        
                        11'd0249, 11'd0251:                         begin
                           gs_ctrl16 <= 9'd062;
                        end
                        
                        11'd0253, 11'd0255:                         begin
                           gs_ctrl16 <= 9'd063;
                        end
                        
                        11'd0257, 11'd0259:                         begin
                           gs_ctrl16 <= 9'd064;
                        end
                        
                        11'd0261, 11'd0263:                         begin
                           gs_ctrl16 <= 9'd065;
                        end
                        
                        11'd0265, 11'd0267:                         begin
                           gs_ctrl16 <= 9'd066;
                        end
                        
                        11'd0269, 11'd0271:                         begin
                           gs_ctrl16 <= 9'd067;
                        end
                        
                        11'd0273, 11'd0275:                         begin
                           gs_ctrl16 <= 9'd068;
                        end
                        
                        11'd0277, 11'd0279:                         begin
                           gs_ctrl16 <= 9'd069;
                        end
                        
                        11'd0281, 11'd0283:                         begin
                           gs_ctrl16 <= 9'd070;
                        end
                        
                        11'd0285, 11'd0287:                         begin
                           gs_ctrl16 <= 9'd071;
                        end
                        
                        11'd0289, 11'd0291:                         begin
                           gs_ctrl16 <= 9'd072;
                        end
                        
                        11'd0293, 11'd0295:                         begin
                           gs_ctrl16 <= 9'd073;
                        end
                        
                        11'd0297, 11'd0299:                         begin
                           gs_ctrl16 <= 9'd074;
                        end
                        
                        11'd0301, 11'd0303:                         begin
                           gs_ctrl16 <= 9'd075;
                        end
                        
                        11'd0305, 11'd0307:                         begin
                           gs_ctrl16 <= 9'd076;
                        end
                        
                        11'd0309, 11'd0311:                         begin
                           gs_ctrl16 <= 9'd077;
                        end
                        
                        11'd0313, 11'd0315:                         begin
                           gs_ctrl16 <= 9'd078;
                        end
                        
                        11'd0317, 11'd0319:                         begin
                           gs_ctrl16 <= 9'd079;
                        end
                        
                        11'd0321, 11'd0323:                         begin
                           gs_ctrl16 <= 9'd080;
                        end
                        
                        11'd0325, 11'd0327:                         begin
                           gs_ctrl16 <= 9'd081;
                        end
                        
                        11'd0329, 11'd0331:                         begin
                           gs_ctrl16 <= 9'd082;
                        end
                        
                        11'd0333, 11'd0335:                         begin
                           gs_ctrl16 <= 9'd083;
                        end
                        
                        11'd0337, 11'd0339:                         begin
                           gs_ctrl16 <= 9'd084;
                        end
                        
                        11'd0341, 11'd0343:                         begin
                           gs_ctrl16 <= 9'd085;
                        end
                        
                        11'd0345, 11'd0347:                         begin
                           gs_ctrl16 <= 9'd086;
                        end
                        
                        11'd0349, 11'd0351:                         begin
                           gs_ctrl16 <= 9'd087;
                        end
                        
                        11'd0353, 11'd0355:                         begin
                           gs_ctrl16 <= 9'd088;
                        end
                        
                        11'd0357, 11'd0359:                         begin
                           gs_ctrl16 <= 9'd089;
                        end
                        
                        11'd0361, 11'd0363:                         begin
                           gs_ctrl16 <= 9'd090;
                        end
                        
                        11'd0365, 11'd0367:                         begin
                           gs_ctrl16 <= 9'd091;
                        end
                        
                        11'd0369, 11'd0371:                         begin
                           gs_ctrl16 <= 9'd092;
                        end
                        
                        11'd0373, 11'd0375:                         begin
                           gs_ctrl16 <= 9'd093;
                        end
                        
                        11'd0377, 11'd0379:                         begin
                           gs_ctrl16 <= 9'd094;
                        end
                        
                        11'd0381, 11'd0383:                         begin
                           gs_ctrl16 <= 9'd095;
                        end
                        
                        11'd0385, 11'd0387:                         begin
                           gs_ctrl16 <= 9'd096;
                        end
                        
                        11'd0389, 11'd0391:                         begin
                           gs_ctrl16 <= 9'd097;
                        end
                        
                        11'd0393, 11'd0395:                         begin
                           gs_ctrl16 <= 9'd098;
                        end
                        
                        11'd0397, 11'd0399:                         begin
                           gs_ctrl16 <= 9'd099;
                        end
                        
                        11'd0401, 11'd0403:                         begin
                           gs_ctrl16 <= 9'd100;
                        end
                        
                        11'd0405, 11'd0407:                         begin
                           gs_ctrl16 <= 9'd101;
                        end
                        
                        11'd0409, 11'd0411:                         begin
                           gs_ctrl16 <= 9'd102;
                        end
                        
                        11'd0413, 11'd0415:                         begin
                           gs_ctrl16 <= 9'd103;
                        end
                        
                        11'd0417, 11'd0419:                         begin
                           gs_ctrl16 <= 9'd104;
                        end
                        
                        11'd0421, 11'd0423:                         begin
                           gs_ctrl16 <= 9'd105;
                        end
                        
                        11'd0425, 11'd0427:                         begin
                           gs_ctrl16 <= 9'd106;
                        end
                        
                        11'd0429, 11'd0431:                         begin
                           gs_ctrl16 <= 9'd107;
                        end
                        
                        11'd0433, 11'd0435:                         begin
                           gs_ctrl16 <= 9'd108;
                        end
                        
                        11'd0437, 11'd0439:                         begin
                           gs_ctrl16 <= 9'd109;
                        end
                        
                        11'd0441, 11'd0443:                         begin
                           gs_ctrl16 <= 9'd110;
                        end
                        
                        11'd0445, 11'd0447:                         begin
                           gs_ctrl16 <= 9'd111;
                        end
                        
                        11'd0449, 11'd0451:                         begin
                           gs_ctrl16 <= 9'd112;
                        end
                        
                        11'd0453, 11'd0455:                         begin
                           gs_ctrl16 <= 9'd113;
                        end
                        
                        11'd0457, 11'd0459:                         begin
                           gs_ctrl16 <= 9'd114;
                        end
                        
                        11'd0461, 11'd0463:                         begin
                           gs_ctrl16 <= 9'd115;
                        end
                        
                        11'd0465, 11'd0467:                         begin
                           gs_ctrl16 <= 9'd116;
                        end
                        
                        11'd0469, 11'd0471:                         begin
                           gs_ctrl16 <= 9'd117;
                        end
                        
                        11'd0473, 11'd0475:                         begin
                           gs_ctrl16 <= 9'd118;
                        end
                        
                        11'd0477, 11'd0479:                         begin
                           gs_ctrl16 <= 9'd119;
                        end
                        
                        11'd0481, 11'd0483:                         begin
                           gs_ctrl16 <= 9'd120;
                        end
                        
                        11'd0485, 11'd0487:                         begin
                           gs_ctrl16 <= 9'd121;
                        end
                        
                        11'd0489, 11'd0491:                         begin
                           gs_ctrl16 <= 9'd122;
                        end
                        
                        11'd0493, 11'd0495:                         begin
                           gs_ctrl16 <= 9'd123;
                        end
                        
                        11'd0497, 11'd0499:                         begin
                           gs_ctrl16 <= 9'd124;
                        end
                        
                        11'd0501, 11'd0503:                         begin
                           gs_ctrl16 <= 9'd125;
                        end
                        
                        11'd0505, 11'd0507:                         begin
                           gs_ctrl16 <= 9'd126;
                        end
                        
                        11'd0509, 11'd0511:                         begin
                           gs_ctrl16 <= 9'd127;
                        end
                        
                        11'd0513, 11'd0515:                         begin
                           gs_ctrl16 <= 9'd128;
                        end
                        
                        11'd0517, 11'd0519:                         begin
                           gs_ctrl16 <= 9'd129;
                        end
                        
                        11'd0521, 11'd0523:                         begin
                           gs_ctrl16 <= 9'd130;
                        end
                        
                        11'd0525, 11'd0527:                         begin
                           gs_ctrl16 <= 9'd131;
                        end
                        
                        11'd0529, 11'd0531:                         begin
                           gs_ctrl16 <= 9'd132;
                        end
                        
                        11'd0533, 11'd0535:                         begin
                           gs_ctrl16 <= 9'd133;
                        end
                        
                        11'd0537, 11'd0539:                         begin
                           gs_ctrl16 <= 9'd134;
                        end
                        
                        11'd0541, 11'd0543:                         begin
                           gs_ctrl16 <= 9'd135;
                        end
                        
                        11'd0545, 11'd0547:                         begin
                           gs_ctrl16 <= 9'd136;
                        end
                        
                        11'd0549, 11'd0551:                         begin
                           gs_ctrl16 <= 9'd137;
                        end
                        
                        11'd0553, 11'd0555:                         begin
                           gs_ctrl16 <= 9'd138;
                        end
                        
                        11'd0557, 11'd0559:                         begin
                           gs_ctrl16 <= 9'd139;
                        end
                        
                        11'd0561, 11'd0563:                         begin
                           gs_ctrl16 <= 9'd140;
                        end
                        
                        11'd0565, 11'd0567:                         begin
                           gs_ctrl16 <= 9'd141;
                        end
                        
                        11'd0569, 11'd0571:                         begin
                           gs_ctrl16 <= 9'd142;
                        end
                        
                        11'd0573, 11'd0575:                         begin
                           gs_ctrl16 <= 9'd143;
                        end
                        
                        11'd0577, 11'd0579:                         begin
                           gs_ctrl16 <= 9'd144;
                        end
                        
                        11'd0581, 11'd0583:                         begin
                           gs_ctrl16 <= 9'd145;
                        end
                        
                        11'd0585, 11'd0587:                         begin
                           gs_ctrl16 <= 9'd146;
                        end
                        
                        11'd0589, 11'd0591:                         begin
                           gs_ctrl16 <= 9'd147;
                        end
                        
                        11'd0593, 11'd0595:                         begin
                           gs_ctrl16 <= 9'd148;
                        end
                        
                        11'd0597, 11'd0599:                         begin
                           gs_ctrl16 <= 9'd149;
                        end
                        
                        11'd0601, 11'd0603:                         begin
                           gs_ctrl16 <= 9'd150;
                        end
                        
                        11'd0605, 11'd0607:                         begin
                           gs_ctrl16 <= 9'd151;
                        end
                        
                        11'd0609, 11'd0611:                         begin
                           gs_ctrl16 <= 9'd152;
                        end
                        
                        11'd0613, 11'd0615:                         begin
                           gs_ctrl16 <= 9'd153;
                        end
                        
                        11'd0617, 11'd0619:                         begin
                           gs_ctrl16 <= 9'd154;
                        end
                        
                        11'd0621, 11'd0623:                         begin
                           gs_ctrl16 <= 9'd155;
                        end
                        
                        11'd0625, 11'd0627:                         begin
                           gs_ctrl16 <= 9'd156;
                        end
                        
                        11'd0629, 11'd0631:                         begin
                           gs_ctrl16 <= 9'd157;
                        end
                        
                        11'd0633, 11'd0635:                         begin
                           gs_ctrl16 <= 9'd158;
                        end
                        
                        11'd0637, 11'd0639:                         begin
                           gs_ctrl16 <= 9'd159;
                        end
                        
                        11'd0641, 11'd0643:                         begin
                           gs_ctrl16 <= 9'd160;
                        end
                        
                        11'd0645, 11'd0647:                         begin
                           gs_ctrl16 <= 9'd161;
                        end
                        
                        11'd0649, 11'd0651:                         begin
                           gs_ctrl16 <= 9'd162;
                        end
                        
                        11'd0653, 11'd0655:                         begin
                           gs_ctrl16 <= 9'd163;
                        end
                        
                        11'd0657, 11'd0659:                         begin
                           gs_ctrl16 <= 9'd164;
                        end
                        
                        11'd0661, 11'd0663:                         begin
                           gs_ctrl16 <= 9'd165;
                        end
                        
                        11'd0665, 11'd0667:                         begin
                           gs_ctrl16 <= 9'd166;
                        end
                        
                        11'd0669, 11'd0671:                         begin
                           gs_ctrl16 <= 9'd167;
                        end
                        
                        11'd0673, 11'd0675:                         begin
                           gs_ctrl16 <= 9'd168;
                        end
                        
                        11'd0677, 11'd0679:                         begin
                           gs_ctrl16 <= 9'd169;
                        end
                        
                        11'd0681, 11'd0683:                         begin
                           gs_ctrl16 <= 9'd170;
                        end
                        
                        11'd0685, 11'd0687:                         begin
                           gs_ctrl16 <= 9'd171;
                        end
                        
                        11'd0689, 11'd0691:                         begin
                           gs_ctrl16 <= 9'd172;
                        end
                        
                        11'd0693, 11'd0695:                         begin
                           gs_ctrl16 <= 9'd173;
                        end
                        
                        11'd0697, 11'd0699:                         begin
                           gs_ctrl16 <= 9'd174;
                        end
                        
                        11'd0701, 11'd0703:                         begin
                           gs_ctrl16 <= 9'd175;
                        end
                        
                        11'd0705, 11'd0707:                         begin
                           gs_ctrl16 <= 9'd176;
                        end
                        
                        11'd0709, 11'd0711:                         begin
                           gs_ctrl16 <= 9'd177;
                        end
                        
                        11'd0713, 11'd0715:                         begin
                           gs_ctrl16 <= 9'd178;
                        end
                        
                        11'd0717, 11'd0719:                         begin
                           gs_ctrl16 <= 9'd179;
                        end
                        
                        11'd0721, 11'd0723:                         begin
                           gs_ctrl16 <= 9'd180;
                        end
                        
                        11'd0725, 11'd0727:                         begin
                           gs_ctrl16 <= 9'd181;
                        end
                        
                        11'd0729, 11'd0731:                         begin
                           gs_ctrl16 <= 9'd182;
                        end
                        
                        11'd0733, 11'd0735:                         begin
                           gs_ctrl16 <= 9'd183;
                        end
                        
                        11'd0737, 11'd0739:                         begin
                           gs_ctrl16 <= 9'd184;
                        end
                        
                        11'd0741, 11'd0743:                         begin
                           gs_ctrl16 <= 9'd185;
                        end
                        
                        11'd0745, 11'd0747:                         begin
                           gs_ctrl16 <= 9'd186;
                        end
                        
                        11'd0749, 11'd0751:                         begin
                           gs_ctrl16 <= 9'd187;
                        end
                        
                        11'd0753, 11'd0755:                         begin
                           gs_ctrl16 <= 9'd188;
                        end
                        
                        11'd0757, 11'd0759:                         begin
                           gs_ctrl16 <= 9'd189;
                        end
                        
                        11'd0761, 11'd0763:                         begin
                           gs_ctrl16 <= 9'd190;
                        end
                        
                        11'd0765, 11'd0767:                         begin
                           gs_ctrl16 <= 9'd191;
                        end
                        
                        11'd0769, 11'd0771:                         begin
                           gs_ctrl16 <= 9'd192;
                        end
                        
                        11'd0773, 11'd0775:                         begin
                           gs_ctrl16 <= 9'd193;
                        end
                        
                        11'd0777, 11'd0779:                         begin
                           gs_ctrl16 <= 9'd194;
                        end
                        
                        11'd0781, 11'd0783:                         begin
                           gs_ctrl16 <= 9'd195;
                        end
                        
                        11'd0785, 11'd0787:                         begin
                           gs_ctrl16 <= 9'd196;
                        end
                        
                        11'd0789, 11'd0791:                         begin
                           gs_ctrl16 <= 9'd197;
                        end
                        
                        11'd0793, 11'd0795:                         begin
                           gs_ctrl16 <= 9'd198;
                        end
                        
                        11'd0797, 11'd0799:                         begin
                           gs_ctrl16 <= 9'd199;
                        end
                        
                        11'd0801, 11'd0803:                         begin
                           gs_ctrl16 <= 9'd200;
                        end
                        
                        11'd0805, 11'd0807:                         begin
                           gs_ctrl16 <= 9'd201;
                        end
                        
                        11'd0809, 11'd0811:                         begin
                           gs_ctrl16 <= 9'd202;
                        end
                        
                        11'd0813, 11'd0815:                         begin
                           gs_ctrl16 <= 9'd203;
                        end
                        
                        11'd0817, 11'd0819:                         begin
                           gs_ctrl16 <= 9'd204;
                        end
                        
                        11'd0821, 11'd0823:                         begin
                           gs_ctrl16 <= 9'd205;
                        end
                        
                        11'd0825, 11'd0827:                         begin
                           gs_ctrl16 <= 9'd206;
                        end
                        
                        11'd0829, 11'd0831:                         begin
                           gs_ctrl16 <= 9'd207;
                        end
                        
                        11'd0833, 11'd0835:                         begin
                           gs_ctrl16 <= 9'd208;
                        end
                        
                        11'd0837, 11'd0839:                         begin
                           gs_ctrl16 <= 9'd209;
                        end
                        
                        11'd0841, 11'd0843:                         begin
                           gs_ctrl16 <= 9'd210;
                        end
                        
                        11'd0845, 11'd0847:                         begin
                           gs_ctrl16 <= 9'd211;
                        end
                        
                        11'd0849, 11'd0851:                         begin
                           gs_ctrl16 <= 9'd212;
                        end
                        
                        11'd0853, 11'd0855:                         begin
                           gs_ctrl16 <= 9'd213;
                        end
                        
                        11'd0857, 11'd0859:                         begin
                           gs_ctrl16 <= 9'd214;
                        end
                        
                        11'd0861, 11'd0863:                         begin
                           gs_ctrl16 <= 9'd215;
                        end
                        
                        11'd0865, 11'd0867:                         begin
                           gs_ctrl16 <= 9'd216;
                        end
                        
                        11'd0869, 11'd0871:                         begin
                           gs_ctrl16 <= 9'd217;
                        end
                        
                        11'd0873, 11'd0875:                         begin
                           gs_ctrl16 <= 9'd218;
                        end
                        
                        11'd0877, 11'd0879:                         begin
                           gs_ctrl16 <= 9'd219;
                        end
                        
                        11'd0881, 11'd0883:                         begin
                           gs_ctrl16 <= 9'd220;
                        end
                        
                        11'd0885, 11'd0887:                         begin
                           gs_ctrl16 <= 9'd221;
                        end
                        
                        11'd0889, 11'd0891:                         begin
                           gs_ctrl16 <= 9'd222;
                        end
                        
                        11'd0893, 11'd0895:                         begin
                           gs_ctrl16 <= 9'd223;
                        end
                        
                        11'd0897, 11'd0899:                         begin
                           gs_ctrl16 <= 9'd224;
                        end
                        
                        11'd0901, 11'd0903:                         begin
                           gs_ctrl16 <= 9'd225;
                        end
                        
                        11'd0905, 11'd0907:                         begin
                           gs_ctrl16 <= 9'd226;
                        end
                        
                        11'd0909, 11'd0911:                         begin
                           gs_ctrl16 <= 9'd227;
                        end
                        
                        11'd0913, 11'd0915:                         begin
                           gs_ctrl16 <= 9'd228;
                        end
                        
                        11'd0917, 11'd0919:                         begin
                           gs_ctrl16 <= 9'd229;
                        end
                        
                        11'd0921, 11'd0923:                         begin
                           gs_ctrl16 <= 9'd230;
                        end
                        
                        11'd0925, 11'd0927:                         begin
                           gs_ctrl16 <= 9'd231;
                        end
                        
                        11'd0929, 11'd0931:                         begin
                           gs_ctrl16 <= 9'd232;
                        end
                        
                        11'd0933, 11'd0935:                         begin
                           gs_ctrl16 <= 9'd233;
                        end
                        
                        11'd0937, 11'd0939:                         begin
                           gs_ctrl16 <= 9'd234;
                        end
                        
                        11'd0941, 11'd0943:                         begin
                           gs_ctrl16 <= 9'd235;
                        end
                        
                        11'd0945, 11'd0947:                         begin
                           gs_ctrl16 <= 9'd236;
                        end
                        
                        11'd0949, 11'd0951:                         begin
                           gs_ctrl16 <= 9'd237;
                        end
                        
                        11'd0953, 11'd0955:                         begin
                           gs_ctrl16 <= 9'd238;
                        end
                        
                        11'd0957, 11'd0959:                         begin
                           gs_ctrl16 <= 9'd239;
                        end
                        
                        11'd0961, 11'd0963:                         begin
                           gs_ctrl16 <= 9'd240;
                        end
                        
                        11'd0965, 11'd0967:                         begin
                           gs_ctrl16 <= 9'd241;
                        end
                        
                        11'd0969, 11'd0971:                         begin
                           gs_ctrl16 <= 9'd242;
                        end
                        
                        11'd0973, 11'd0975:                         begin
                           gs_ctrl16 <= 9'd243;
                        end
                        
                        11'd0977, 11'd0979:                         begin
                           gs_ctrl16 <= 9'd244;
                        end
                        
                        11'd0981, 11'd0983:                         begin
                           gs_ctrl16 <= 9'd245;
                        end
                        
                        11'd0985, 11'd0987:                         begin
                           gs_ctrl16 <= 9'd246;
                        end
                        
                        11'd0989, 11'd0991:                         begin
                           gs_ctrl16 <= 9'd247;
                        end
                        
                        11'd0993, 11'd0995:                         begin
                           gs_ctrl16 <= 9'd248;
                        end
                        
                        11'd0998, 11'd0999:                         begin
                           gs_ctrl16 <= 9'd249;
                        end
                        
                        11'd1002, 11'd1003:                         begin
                           gs_ctrl16 <= 9'd250;
                        end
                        
                        11'd1006, 11'd1007:                         begin
                           gs_ctrl16 <= 9'd251;
                        end
                        
                        11'd1010, 11'd1011:                         begin
                           gs_ctrl16 <= 9'd252;
                        end
                        
                        11'd1014, 11'd1015:                         begin
                           gs_ctrl16 <= 9'd253;
                        end
                        
                        11'd1018, 11'd1019:                         begin
                           gs_ctrl16 <= 9'd254;
                        end
                        
                        11'd1022, 11'd1023:                         begin
                           gs_ctrl16 <= 9'd255;
                        end
                        
                        11'd1026, 11'd1027:                         begin
                           gs_ctrl16 <= 9'd256;
                        end
                        
                        11'd1035:                         begin
                           gs_ctrl16 <= 9'd257;
                        end
                        
                        11'd1046:                         begin
                           gs_ctrl16 <= 9'd258;
                        end
                        
                        11'd1047:                         begin
                           gs_ctrl16 <= 9'd259;
                        end
                        
                        default:                         begin
                           gs_ctrl16 <= 9'd000;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_2bx3i3c
         // resource: regr_en_sc_2
         always @(posedge i_clk)
          begin :drive_gs_ctrl17
            if (i_rst == 1'b0) begin
               gs_ctrl17 <= 2'd0;
            end
            else begin
               case (stall1) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state1_next) 

                        11'd1028, 11'd1035:                         begin
                           gs_ctrl17 <= 2'd1;
                        end
                        
                        11'd1049:                         begin
                           gs_ctrl17 <= 2'd2;
                        end
                        
                        default:                         begin
                           gs_ctrl17 <= 2'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         // resource: regr_en_sc_1
         always @(posedge i_clk)
          begin :drive_gs_ctrl18
            if (i_rst == 1'b0) begin
               gs_ctrl18 <= 1'b0;
            end
            else begin
               case (stall1) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state1_next) 

                        11'd1032:                         begin
                           gs_ctrl18 <= 1'b1;
                        end
                        
                        default:                         begin
                           gs_ctrl18 <= 1'b0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_3bx6i6c
         // resource: regr_en_sc_3
         always @(posedge i_clk)
          begin :drive_gs_ctrl19
            if (i_rst == 1'b0) begin
               gs_ctrl19 <= 3'd0;
            end
            else begin
               case (stall1) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state1_next) 

                        11'd0007, 11'd0011, 11'd0015, 11'd0019, 11'd0023, 11'd0027, 11'd0031, 11'd0035, 11'd0039, 11'd0043, 11'd0047, 11'd0051, 11'd0055, 11'd0059, 11'd0063, 11'd0067, 11'd0071, 11'd0075, 11'd0079, 11'd0083, 11'd0087, 11'd0091, 11'd0095, 11'd0099, 11'd0103, 11'd0107, 11'd0111, 11'd0115, 11'd0119, 11'd0123, 11'd0127, 11'd0131, 11'd0135, 11'd0139, 11'd0143, 11'd0147, 11'd0151, 11'd0155, 11'd0159, 11'd0163, 11'd0167, 11'd0171, 11'd0175, 11'd0179, 11'd0183, 11'd0187, 11'd0191, 
11'd0195
                        , 11'd0199, 11'd0203, 11'd0207, 11'd0211, 11'd0215, 11'd0219, 11'd0223, 11'd0227, 11'd0231, 11'd0235, 11'd0239, 11'd0243, 11'd0247, 11'd0251, 11'd0255, 11'd0259, 11'd0263, 11'd0267, 11'd0271, 11'd0275, 11'd0279, 11'd0283, 11'd0287, 11'd0291, 11'd0295, 11'd0299, 11'd0303, 11'd0307, 11'd0311, 11'd0315, 11'd0319, 11'd0323, 11'd0327, 11'd0331, 11'd0335, 11'd0339, 11'd0343, 11'd0347, 11'd0351, 11'd0355, 11'd0359, 11'd0363, 11'd0367, 11'd0371, 11'd0375, 11'd0379, 11'd0383, 
11'd0387
                        , 11'd0391, 11'd0395, 11'd0399, 11'd0403, 11'd0407, 11'd0411, 11'd0415, 11'd0419, 11'd0423, 11'd0427, 11'd0431, 11'd0435, 11'd0439, 11'd0443, 11'd0447, 11'd0451, 11'd0455, 11'd0459, 11'd0463, 11'd0467, 11'd0471, 11'd0475, 11'd0479, 11'd0483, 11'd0487, 11'd0491, 11'd0495, 11'd0499, 11'd0503, 11'd0507, 11'd0511, 11'd0515, 11'd0519, 11'd0523, 11'd0527, 11'd0531, 11'd0535, 11'd0539, 11'd0543, 11'd0547, 11'd0551, 11'd0555, 11'd0559, 11'd0563, 11'd0567, 11'd0571, 11'd0575, 
11'd0579
                        , 11'd0583, 11'd0587, 11'd0591, 11'd0595, 11'd0599, 11'd0603, 11'd0607, 11'd0611, 11'd0615, 11'd0619, 11'd0623, 11'd0627, 11'd0631, 11'd0635, 11'd0639, 11'd0643, 11'd0647, 11'd0651, 11'd0655, 11'd0659, 11'd0663, 11'd0667, 11'd0671, 11'd0675, 11'd0679, 11'd0683, 11'd0687, 11'd0691, 11'd0695, 11'd0699, 11'd0703, 11'd0707, 11'd0711, 11'd0715, 11'd0719, 11'd0723, 11'd0727, 11'd0731, 11'd0735, 11'd0739, 11'd0743, 11'd0747, 11'd0751, 11'd0755, 11'd0759, 11'd0763, 11'd0767, 
11'd0771
                        , 11'd0775, 11'd0779, 11'd0783, 11'd0787, 11'd0791, 11'd0795, 11'd0799, 11'd0803, 11'd0807, 11'd0811, 11'd0815, 11'd0819, 11'd0823, 11'd0827, 11'd0831, 11'd0835, 11'd0839, 11'd0843, 11'd0847, 11'd0851, 11'd0855, 11'd0859, 11'd0863, 11'd0867, 11'd0871, 11'd0875, 11'd0879, 11'd0883, 11'd0887, 11'd0891, 11'd0895, 11'd0899, 11'd0903, 11'd0907, 11'd0911, 11'd0915, 11'd0919, 11'd0923, 11'd0927, 11'd0931, 11'd0935, 11'd0939, 11'd0943, 11'd0947, 11'd0951, 11'd0955, 11'd0959, 
11'd0963
                        , 11'd0967, 11'd0971, 11'd0975, 11'd0979, 11'd0983, 11'd0987, 11'd0991, 11'd0995:                         begin
                           gs_ctrl19 <= 3'd1;
                        end
                        
                        11'd0999, 11'd1003, 11'd1007, 11'd1011, 11'd1015, 11'd1019, 11'd1023, 11'd1027:                         begin
                           gs_ctrl19 <= 3'd2;
                        end
                        
                        11'd1032, 11'd1036:                         begin
                           gs_ctrl19 <= 3'd3;
                        end
                        
                        11'd1033, 11'd1038:                         begin
                           gs_ctrl19 <= 3'd4;
                        end
                        
                        11'd1034, 11'd1040:                         begin
                           gs_ctrl19 <= 3'd5;
                        end
                        
                        default:                         begin
                           gs_ctrl19 <= 3'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         // resource: regr_en_sc_1
         always @(posedge i_clk)
          begin :drive_gs_ctrl20
            if (i_rst == 1'b0) begin
               gs_ctrl20 <= 1'b0;
            end
            else begin
               case (stall1) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state1_next) 

                        11'd0002, 11'd0005, 11'd0007, 11'd0009, 11'd0011, 11'd0013, 11'd0015, 11'd0017, 11'd0019, 11'd0021, 11'd0023, 11'd0025, 11'd0027, 11'd0029, 11'd0031, 11'd0033, 11'd0035, 11'd0037, 11'd0039, 11'd0041, 11'd0043, 11'd0045, 11'd0047, 11'd0049, 11'd0051, 11'd0053, 11'd0055, 11'd0057, 11'd0059, 11'd0061, 11'd0063, 11'd0065, 11'd0067, 11'd0069, 11'd0071, 11'd0073, 11'd0075, 11'd0077, 11'd0079, 11'd0081, 11'd0083, 11'd0085, 11'd0087, 11'd0089, 11'd0091, 11'd0093, 11'd0095, 
11'd0097
                        , 11'd0099, 11'd0101, 11'd0103, 11'd0105, 11'd0107, 11'd0109, 11'd0111, 11'd0113, 11'd0115, 11'd0117, 11'd0119, 11'd0121, 11'd0123, 11'd0125, 11'd0127, 11'd0129, 11'd0131, 11'd0133, 11'd0135, 11'd0137, 11'd0139, 11'd0141, 11'd0143, 11'd0145, 11'd0147, 11'd0149, 11'd0151, 11'd0153, 11'd0155, 11'd0157, 11'd0159, 11'd0161, 11'd0163, 11'd0165, 11'd0167, 11'd0169, 11'd0171, 11'd0173, 11'd0175, 11'd0177, 11'd0179, 11'd0181, 11'd0183, 11'd0185, 11'd0187, 11'd0189, 11'd0191, 
11'd0193
                        , 11'd0195, 11'd0197, 11'd0199, 11'd0201, 11'd0203, 11'd0205, 11'd0207, 11'd0209, 11'd0211, 11'd0213, 11'd0215, 11'd0217, 11'd0219, 11'd0221, 11'd0223, 11'd0225, 11'd0227, 11'd0229, 11'd0231, 11'd0233, 11'd0235, 11'd0237, 11'd0239, 11'd0241, 11'd0243, 11'd0245, 11'd0247, 11'd0249, 11'd0251, 11'd0253, 11'd0255, 11'd0257, 11'd0259, 11'd0261, 11'd0263, 11'd0265, 11'd0267, 11'd0269, 11'd0271, 11'd0273, 11'd0275, 11'd0277, 11'd0279, 11'd0281, 11'd0283, 11'd0285, 11'd0287, 
11'd0289
                        , 11'd0291, 11'd0293, 11'd0295, 11'd0297, 11'd0299, 11'd0301, 11'd0303, 11'd0305, 11'd0307, 11'd0309, 11'd0311, 11'd0313, 11'd0315, 11'd0317, 11'd0319, 11'd0321, 11'd0323, 11'd0325, 11'd0327, 11'd0329, 11'd0331, 11'd0333, 11'd0335, 11'd0337, 11'd0339, 11'd0341, 11'd0343, 11'd0345, 11'd0347, 11'd0349, 11'd0351, 11'd0353, 11'd0355, 11'd0357, 11'd0359, 11'd0361, 11'd0363, 11'd0365, 11'd0367, 11'd0369, 11'd0371, 11'd0373, 11'd0375, 11'd0377, 11'd0379, 11'd0381, 11'd0383, 
11'd0385
                        , 11'd0387, 11'd0389, 11'd0391, 11'd0393, 11'd0395, 11'd0397, 11'd0399, 11'd0401, 11'd0403, 11'd0405, 11'd0407, 11'd0409, 11'd0411, 11'd0413, 11'd0415, 11'd0417, 11'd0419, 11'd0421, 11'd0423, 11'd0425, 11'd0427, 11'd0429, 11'd0431, 11'd0433, 11'd0435, 11'd0437, 11'd0439, 11'd0441, 11'd0443, 11'd0445, 11'd0447, 11'd0449, 11'd0451, 11'd0453, 11'd0455, 11'd0457, 11'd0459, 11'd0461, 11'd0463, 11'd0465, 11'd0467, 11'd0469, 11'd0471, 11'd0473, 11'd0475, 11'd0477, 11'd0479, 
11'd0481
                        , 11'd0483, 11'd0485, 11'd0487, 11'd0489, 11'd0491, 11'd0493, 11'd0495, 11'd0497, 11'd0499, 11'd0501, 11'd0503, 11'd0505, 11'd0507, 11'd0509, 11'd0511, 11'd0513, 11'd0515, 11'd0517, 11'd0519, 11'd0521, 11'd0523, 11'd0525, 11'd0527, 11'd0529, 11'd0531, 11'd0533, 11'd0535, 11'd0537, 11'd0539, 11'd0541, 11'd0543, 11'd0545, 11'd0547, 11'd0549, 11'd0551, 11'd0553, 11'd0555, 11'd0557, 11'd0559, 11'd0561, 11'd0563, 11'd0565, 11'd0567, 11'd0569, 11'd0571, 11'd0573, 11'd0575, 
11'd0577
                        , 11'd0579, 11'd0581, 11'd0583, 11'd0585, 11'd0587, 11'd0589, 11'd0591, 11'd0593, 11'd0595, 11'd0597, 11'd0599, 11'd0601, 11'd0603, 11'd0605, 11'd0607, 11'd0609, 11'd0611, 11'd0613, 11'd0615, 11'd0617, 11'd0619, 11'd0621, 11'd0623, 11'd0625, 11'd0627, 11'd0629, 11'd0631, 11'd0633, 11'd0635, 11'd0637, 11'd0639, 11'd0641, 11'd0643, 11'd0645, 11'd0647, 11'd0649, 11'd0651, 11'd0653, 11'd0655, 11'd0657, 11'd0659, 11'd0661, 11'd0663, 11'd0665, 11'd0667, 11'd0669, 11'd0671, 
11'd0673
                        , 11'd0675, 11'd0677, 11'd0679, 11'd0681, 11'd0683, 11'd0685, 11'd0687, 11'd0689, 11'd0691, 11'd0693, 11'd0695, 11'd0697, 11'd0699, 11'd0701, 11'd0703, 11'd0705, 11'd0707, 11'd0709, 11'd0711, 11'd0713, 11'd0715, 11'd0717, 11'd0719, 11'd0721, 11'd0723, 11'd0725, 11'd0727, 11'd0729, 11'd0731, 11'd0733, 11'd0735, 11'd0737, 11'd0739, 11'd0741, 11'd0743, 11'd0745, 11'd0747, 11'd0749, 11'd0751, 11'd0753, 11'd0755, 11'd0757, 11'd0759, 11'd0761, 11'd0763, 11'd0765, 11'd0767, 
11'd0769
                        , 11'd0771, 11'd0773, 11'd0775, 11'd0777, 11'd0779, 11'd0781, 11'd0783, 11'd0785, 11'd0787, 11'd0789, 11'd0791, 11'd0793, 11'd0795, 11'd0797, 11'd0799, 11'd0801, 11'd0803, 11'd0805, 11'd0807, 11'd0809, 11'd0811, 11'd0813, 11'd0815, 11'd0817, 11'd0819, 11'd0821, 11'd0823, 11'd0825, 11'd0827, 11'd0829, 11'd0831, 11'd0833, 11'd0835, 11'd0837, 11'd0839, 11'd0841, 11'd0843, 11'd0845, 11'd0847, 11'd0849, 11'd0851, 11'd0853, 11'd0855, 11'd0857, 11'd0859, 11'd0861, 11'd0863, 
11'd0865
                        , 11'd0867, 11'd0869, 11'd0871, 11'd0873, 11'd0875, 11'd0877, 11'd0879, 11'd0881, 11'd0883, 11'd0885, 11'd0887, 11'd0889, 11'd0891, 11'd0893, 11'd0895, 11'd0897, 11'd0899, 11'd0901, 11'd0903, 11'd0905, 11'd0907, 11'd0909, 11'd0911, 11'd0913, 11'd0915, 11'd0917, 11'd0919, 11'd0921, 11'd0923, 11'd0925, 11'd0927, 11'd0929, 11'd0931, 11'd0933, 11'd0935, 11'd0937, 11'd0939, 11'd0941, 11'd0943, 11'd0945, 11'd0947, 11'd0949, 11'd0951, 11'd0953, 11'd0955, 11'd0957, 11'd0959, 
11'd0961
                        , 11'd0963, 11'd0965, 11'd0967, 11'd0969, 11'd0971, 11'd0973, 11'd0975, 11'd0977, 11'd0979, 11'd0981, 11'd0983, 11'd0985, 11'd0987, 11'd0989, 11'd0991, 11'd0993, 11'd0995, 11'd0998, 11'd0999, 11'd1002, 11'd1003, 11'd1006, 11'd1007, 11'd1010, 11'd1011, 11'd1014, 11'd1015, 11'd1018, 11'd1019, 11'd1022, 11'd1023, 11'd1026, 11'd1027, 11'd1030, 11'd1032, 11'd1033, 11'd1034, 11'd1036, 11'd1038, 11'd1040, 11'd1046:                         begin
                           gs_ctrl20 <= 1'b1;
                        end
                        
                        default:                         begin
                           gs_ctrl20 <= 1'b0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         // resource: regr_en_sc_1
         always @(posedge i_clk)
          begin :drive_gs_ctrl21
            if (i_rst == 1'b0) begin
               gs_ctrl21 <= 1'b0;
            end
            else begin
               case (stall1) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state1_next) 

                        11'd0002, 11'd0007, 11'd0011, 11'd0015, 11'd0019, 11'd0023, 11'd0027, 11'd0031, 11'd0035, 11'd0039, 11'd0043, 11'd0047, 11'd0051, 11'd0055, 11'd0059, 11'd0063, 11'd0067, 11'd0071, 11'd0075, 11'd0079, 11'd0083, 11'd0087, 11'd0091, 11'd0095, 11'd0099, 11'd0103, 11'd0107, 11'd0111, 11'd0115, 11'd0119, 11'd0123, 11'd0127, 11'd0131, 11'd0135, 11'd0139, 11'd0143, 11'd0147, 11'd0151, 11'd0155, 11'd0159, 11'd0163, 11'd0167, 11'd0171, 11'd0175, 11'd0179, 11'd0183, 11'd0187, 
11'd0191
                        , 11'd0195, 11'd0199, 11'd0203, 11'd0207, 11'd0211, 11'd0215, 11'd0219, 11'd0223, 11'd0227, 11'd0231, 11'd0235, 11'd0239, 11'd0243, 11'd0247, 11'd0251, 11'd0255, 11'd0259, 11'd0263, 11'd0267, 11'd0271, 11'd0275, 11'd0279, 11'd0283, 11'd0287, 11'd0291, 11'd0295, 11'd0299, 11'd0303, 11'd0307, 11'd0311, 11'd0315, 11'd0319, 11'd0323, 11'd0327, 11'd0331, 11'd0335, 11'd0339, 11'd0343, 11'd0347, 11'd0351, 11'd0355, 11'd0359, 11'd0363, 11'd0367, 11'd0371, 11'd0375, 11'd0379, 
11'd0383
                        , 11'd0387, 11'd0391, 11'd0395, 11'd0399, 11'd0403, 11'd0407, 11'd0411, 11'd0415, 11'd0419, 11'd0423, 11'd0427, 11'd0431, 11'd0435, 11'd0439, 11'd0443, 11'd0447, 11'd0451, 11'd0455, 11'd0459, 11'd0463, 11'd0467, 11'd0471, 11'd0475, 11'd0479, 11'd0483, 11'd0487, 11'd0491, 11'd0495, 11'd0499, 11'd0503, 11'd0507, 11'd0511, 11'd0515, 11'd0519, 11'd0523, 11'd0527, 11'd0531, 11'd0535, 11'd0539, 11'd0543, 11'd0547, 11'd0551, 11'd0555, 11'd0559, 11'd0563, 11'd0567, 11'd0571, 
11'd0575
                        , 11'd0579, 11'd0583, 11'd0587, 11'd0591, 11'd0595, 11'd0599, 11'd0603, 11'd0607, 11'd0611, 11'd0615, 11'd0619, 11'd0623, 11'd0627, 11'd0631, 11'd0635, 11'd0639, 11'd0643, 11'd0647, 11'd0651, 11'd0655, 11'd0659, 11'd0663, 11'd0667, 11'd0671, 11'd0675, 11'd0679, 11'd0683, 11'd0687, 11'd0691, 11'd0695, 11'd0699, 11'd0703, 11'd0707, 11'd0711, 11'd0715, 11'd0719, 11'd0723, 11'd0727, 11'd0731, 11'd0735, 11'd0739, 11'd0743, 11'd0747, 11'd0751, 11'd0755, 11'd0759, 11'd0763, 
11'd0767
                        , 11'd0771, 11'd0775, 11'd0779, 11'd0783, 11'd0787, 11'd0791, 11'd0795, 11'd0799, 11'd0803, 11'd0807, 11'd0811, 11'd0815, 11'd0819, 11'd0823, 11'd0827, 11'd0831, 11'd0835, 11'd0839, 11'd0843, 11'd0847, 11'd0851, 11'd0855, 11'd0859, 11'd0863, 11'd0867, 11'd0871, 11'd0875, 11'd0879, 11'd0883, 11'd0887, 11'd0891, 11'd0895, 11'd0899, 11'd0903, 11'd0907, 11'd0911, 11'd0915, 11'd0919, 11'd0923, 11'd0927, 11'd0931, 11'd0935, 11'd0939, 11'd0943, 11'd0947, 11'd0951, 11'd0955, 
11'd0959
                        , 11'd0963, 11'd0967, 11'd0971, 11'd0975, 11'd0979, 11'd0983, 11'd0987, 11'd0991, 11'd0995, 11'd0999, 11'd1003, 11'd1007, 11'd1011, 11'd1015, 11'd1019, 11'd1023, 11'd1027, 11'd1030, 11'd1032, 11'd1033, 11'd1034, 11'd1036, 11'd1038, 11'd1040:                         begin
                           gs_ctrl21 <= 1'b1;
                        end
                        
                        default:                         begin
                           gs_ctrl21 <= 1'b0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         // resource: regr_en_sc_1
         always @(posedge i_clk)
          begin :drive_gs_ctrl22
            if (i_rst == 1'b0) begin
               gs_ctrl22 <= 1'b0;
            end
            else begin
               case (stall1) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state1_next) 

                        11'd1042:                         begin
                           gs_ctrl22 <= 1'b1;
                        end
                        
                        default:                         begin
                           gs_ctrl22 <= 1'b0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         // resource: regr_en_sc_1
         always @(posedge i_clk)
          begin :drive_gs_ctrl23
            if (i_rst == 1'b0) begin
               gs_ctrl23 <= 1'b0;
            end
            else begin
               case (stall1) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state1_next) 

                        11'd1042, 11'd1046:                         begin
                           gs_ctrl23 <= 1'b1;
                        end
                        
                        default:                         begin
                           gs_ctrl23 <= 1'b0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // instance: drive_i_rgb_busy
         assign i_rgb_busy = DC_Filter_gen_busy_r_4_4743_out1[2];

         // resource: DC_Filter_gen_busy_r_4  instance: DC_Filter_gen_busy_r_4_4743
         assign DC_Filter_gen_busy_r_4_4743_out1 = {DC_Filter_gen_busy_r_4_4743_gnew_req_i0, {DC_Filter_gen_busy_r_4_4743_gdiv_i1, DC_Filter_gen_busy_r_4_4743_gen_busy_0_i_rgb_m_data_is_invalid_next}};

         // resource: DC_Filter_gen_busy_r_4  instance: DC_Filter_gen_busy_r_4_4743
         assign DC_Filter_gen_busy_r_4_4743_gen_busy_0_i_rgb_m_data_is_invalid_next = ~DC_Filter_gen_busy_r_4_4743_gdiv_i1;

         // resource: DC_Filter_gen_busy_r_4  instance: DC_Filter_gen_busy_r_4_4743
         assign DC_Filter_gen_busy_r_4_4743_gdiv_i1 = i_rgb_vld & !DC_Filter_gen_busy_r_4_4743_gnew_req_i0;

         // resource: DC_Filter_gen_busy_r_4  instance: DC_Filter_gen_busy_r_4_4743
         assign DC_Filter_gen_busy_r_4_4743_gnew_req_i0 = i_rgb_m_busy_req_0 & (i_rgb_m_unvalidated_req | i_rgb_vld);

         // resource: regr_ss_1
         always @(posedge i_clk)
          begin :drive_i_rgb_m_unvalidated_req
            if (i_rst == 1'b0) begin
               i_rgb_m_unvalidated_req <= 1'd1;
            end
            else begin
               i_rgb_m_unvalidated_req <= DC_Filter_N_Muxb_1_2_4_4_7_out1;
            end
         end

         // resource: DC_Filter_N_Muxb_1_2_4_4
         always @(i_rgb_vld or i_rgb_m_busy_req_0 or i_rgb_m_unvalidated_req)
          begin :DC_Filter_N_Muxb_1_2_4_4_7
            if (i_rgb_m_busy_req_0) begin
               DC_Filter_N_Muxb_1_2_4_4_7_out1 = i_rgb_m_unvalidated_req;
            end
            else begin
               DC_Filter_N_Muxb_1_2_4_4_7_out1 = i_rgb_vld;
            end
         end

         // instance: drive_o_result_vld
         assign o_result_vld = DC_Filter_Or_1Ux1U_1U_4_2_out1;

         // resource: DC_Filter_Or_1Ux1U_1U_4  instance: DC_Filter_Or_1Ux1U_1U_4_2
         assign DC_Filter_Or_1Ux1U_1U_4_2_out1 = o_result_m_unacked_req | DC_Filter_Xor_1Ux1U_1U_1_1_out1;

         // resource: regr_sc_1
         always @(posedge i_clk)
          begin :drive_o_result_m_unacked_req
            if (i_rst == 1'b0) begin
               o_result_m_unacked_req <= 1'd0;
            end
            else begin
               o_result_m_unacked_req <= DC_Filter_And_1Ux1U_1U_4_2375_out1;
            end
         end

         // resource: DC_Filter_And_1Ux1U_1U_4  instance: DC_Filter_And_1Ux1U_1U_4_2375
         assign DC_Filter_And_1Ux1U_1U_4_2375_out1 = o_result_busy & o_result_vld;

         // resource: DC_Filter_Xor_1Ux1U_1U_1  instance: DC_Filter_Xor_1Ux1U_1U_1_1
         assign DC_Filter_Xor_1Ux1U_1U_1_1_out1 = o_result_m_req_m_trig_req ^ o_result_m_req_m_prev_trig_req;

         // resource: regr_sc_1
         always @(posedge i_clk)
          begin :drive_o_result_m_req_m_prev_trig_req
            if (i_rst == 1'b0) begin
               o_result_m_req_m_prev_trig_req <= 1'd0;
            end
            else begin
               o_result_m_req_m_prev_trig_req <= o_result_m_req_m_trig_req;
            end
         end

         // resource: DC_Filter_Not_1U_1U_1  instance: DC_Filter_Not_1U_1U_1_3
         assign DC_Filter_Not_1U_1U_1_3_out1 = !o_result_m_req_m_trig_req;

         // instance: drive_i_rgb_inside_busy
         assign i_rgb_inside_busy = DC_Filter_gen_busy_r_4_4744_out1[2];

         // resource: DC_Filter_gen_busy_r_4  instance: DC_Filter_gen_busy_r_4_4744
         assign DC_Filter_gen_busy_r_4_4744_out1 = {DC_Filter_gen_busy_r_4_4744_gnew_req_i0, {DC_Filter_gen_busy_r_4_4744_gdiv_i1, DC_Filter_gen_busy_r_4_4744_gen_busy_0_i_rgb_m_data_is_invalid_next}};

         // resource: DC_Filter_gen_busy_r_4  instance: DC_Filter_gen_busy_r_4_4744
         assign DC_Filter_gen_busy_r_4_4744_gen_busy_0_i_rgb_m_data_is_invalid_next = ~DC_Filter_gen_busy_r_4_4744_gdiv_i1;

         // resource: DC_Filter_gen_busy_r_4  instance: DC_Filter_gen_busy_r_4_4744
         assign DC_Filter_gen_busy_r_4_4744_gdiv_i1 = i_rgb_inside_vld & !DC_Filter_gen_busy_r_4_4744_gnew_req_i0;

         // resource: DC_Filter_gen_busy_r_4  instance: DC_Filter_gen_busy_r_4_4744
         assign DC_Filter_gen_busy_r_4_4744_gnew_req_i0 = i_rgb_inside_m_busy_req_0 & (i_rgb_inside_m_unvalidated_req | i_rgb_inside_vld);

         // resource: regr_ss_1
         always @(posedge i_clk)
          begin :drive_i_rgb_inside_m_unvalidated_req
            if (i_rst == 1'b0) begin
               i_rgb_inside_m_unvalidated_req <= 1'd1;
            end
            else begin
               i_rgb_inside_m_unvalidated_req <= DC_Filter_N_Muxb_1_2_4_4_2376_out1;
            end
         end

         // resource: DC_Filter_N_Muxb_1_2_4_4
         always @(i_rgb_inside_vld or i_rgb_inside_m_busy_req_0 or i_rgb_inside_m_unvalidated_req)
          begin :DC_Filter_N_Muxb_1_2_4_4_2376
            if (i_rgb_inside_m_busy_req_0) begin
               DC_Filter_N_Muxb_1_2_4_4_2376_out1 = i_rgb_inside_m_unvalidated_req;
            end
            else begin
               DC_Filter_N_Muxb_1_2_4_4_2376_out1 = i_rgb_inside_vld;
            end
         end

         // instance: drive_o_rgb_inside_vld
         assign o_rgb_inside_vld = DC_Filter_Or_1Ux1U_1U_4_5_out1;

         // resource: DC_Filter_Or_1Ux1U_1U_4  instance: DC_Filter_Or_1Ux1U_1U_4_5
         assign DC_Filter_Or_1Ux1U_1U_4_5_out1 = o_rgb_inside_m_unacked_req | DC_Filter_Xor_1Ux1U_1U_1_4_out1;

         // resource: regr_sc_1
         always @(posedge i_clk)
          begin :drive_o_rgb_inside_m_unacked_req
            if (i_rst == 1'b0) begin
               o_rgb_inside_m_unacked_req <= 1'd0;
            end
            else begin
               o_rgb_inside_m_unacked_req <= DC_Filter_And_1Ux1U_1U_4_2373_out1;
            end
         end

         // resource: DC_Filter_And_1Ux1U_1U_4  instance: DC_Filter_And_1Ux1U_1U_4_2373
         assign DC_Filter_And_1Ux1U_1U_4_2373_out1 = o_rgb_inside_busy & o_rgb_inside_vld;

         // resource: DC_Filter_Xor_1Ux1U_1U_1  instance: DC_Filter_Xor_1Ux1U_1U_1_4
         assign DC_Filter_Xor_1Ux1U_1U_1_4_out1 = o_rgb_inside_m_req_m_trig_req ^ o_rgb_inside_m_req_m_prev_trig_req;

         // resource: regr_sc_1
         always @(posedge i_clk)
          begin :drive_o_rgb_inside_m_req_m_prev_trig_req
            if (i_rst == 1'b0) begin
               o_rgb_inside_m_req_m_prev_trig_req <= 1'd0;
            end
            else begin
               o_rgb_inside_m_req_m_prev_trig_req <= o_rgb_inside_m_req_m_trig_req;
            end
         end

         // resource: DC_Filter_Not_1U_1U_1  instance: DC_Filter_Not_1U_1U_1_6
         assign DC_Filter_Not_1U_1U_1_6_out1 = !o_rgb_inside_m_req_m_trig_req;


endmodule

