INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:16:12 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 buffer23/dataReg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            buffer13/control/fullReg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.700ns  (clk rise@5.700ns - clk rise@0.000ns)
  Data Path Delay:        5.369ns  (logic 0.902ns (16.799%)  route 4.467ns (83.201%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.183 - 5.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1073, unset)         0.508     0.508    buffer23/clk
    SLICE_X0Y130         FDRE                                         r  buffer23/dataReg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.198     0.706 r  buffer23/dataReg_reg[20]/Q
                         net (fo=3, routed)           0.404     1.110    buffer24/fifo/x_loadEn_INST_0_i_5_0[20]
    SLICE_X2Y127         LUT5 (Prop_lut5_I2_O)        0.120     1.230 r  buffer24/fifo/x_loadEn_INST_0_i_50/O
                         net (fo=2, routed)           0.434     1.664    cmpi1/buffer24_outs[20]
    SLICE_X2Y126         LUT6 (Prop_lut6_I0_O)        0.043     1.707 r  cmpi1/x_loadEn_INST_0_i_15/O
                         net (fo=1, routed)           0.569     2.275    cmpi1/x_loadEn_INST_0_i_15_n_0
    SLICE_X7Y131         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191     2.466 r  cmpi1/x_loadEn_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.466    cmpi1/x_loadEn_INST_0_i_4_n_0
    SLICE_X7Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.515 f  cmpi1/x_loadEn_INST_0_i_3/CO[3]
                         net (fo=38, routed)          0.453     2.969    buffer12/control/result[0]
    SLICE_X1Y132         LUT6 (Prop_lut6_I2_O)        0.043     3.012 r  buffer12/control/i___4_i_1/O
                         net (fo=20, routed)          0.493     3.505    fork14/control/generateBlocks[1].regblock/transmitValue_reg_3
    SLICE_X5Y124         LUT5 (Prop_lut5_I4_O)        0.043     3.548 r  fork14/control/generateBlocks[1].regblock/transmitValue_i_2__12/O
                         net (fo=3, routed)           0.412     3.960    fork14/control/generateBlocks[1].regblock/transmitValue_reg_1
    SLICE_X4Y128         LUT6 (Prop_lut6_I0_O)        0.043     4.003 f  fork14/control/generateBlocks[1].regblock/transmitValue_i_5__1/O
                         net (fo=1, routed)           0.396     4.399    buffer15/control/fullReg_reg
    SLICE_X4Y134         LUT6 (Prop_lut6_I4_O)        0.043     4.442 f  buffer15/control/transmitValue_i_2__11/O
                         net (fo=4, routed)           0.098     4.540    buffer15/control/transmitValue_reg
    SLICE_X4Y134         LUT4 (Prop_lut4_I3_O)        0.043     4.583 r  buffer15/control/fullReg_i_6/O
                         net (fo=2, routed)           0.521     5.104    fork12/control/generateBlocks[4].regblock/transmitValue_reg_6[0]
    SLICE_X2Y132         LUT6 (Prop_lut6_I0_O)        0.043     5.147 r  fork12/control/generateBlocks[4].regblock/fullReg_i_3__0/O
                         net (fo=12, routed)          0.247     5.395    buffer13/control/anyBlockStop
    SLICE_X1Y131         LUT6 (Prop_lut6_I3_O)        0.043     5.438 r  buffer13/control/fullReg_i_1__1/O
                         net (fo=1, routed)           0.440     5.877    buffer13/control/fullReg_i_1__1_n_0
    SLICE_X6Y129         FDRE                                         r  buffer13/control/fullReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.700     5.700 r  
                                                      0.000     5.700 r  clk (IN)
                         net (fo=1073, unset)         0.483     6.183    buffer13/control/clk
    SLICE_X6Y129         FDRE                                         r  buffer13/control/fullReg_reg/C
                         clock pessimism              0.000     6.183    
                         clock uncertainty           -0.035     6.147    
    SLICE_X6Y129         FDRE (Setup_fdre_C_D)       -0.009     6.138    buffer13/control/fullReg_reg
  -------------------------------------------------------------------
                         required time                          6.138    
                         arrival time                          -5.877    
  -------------------------------------------------------------------
                         slack                                  0.261    




