#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Jan 14 10:23:52 2020
# Process ID: 15160
# Current directory: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12028 C:\Users\adam\Documents\Quantaser_RP_FPGA\FOG_kalmman2\project_tt.xpr
# Log file: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/vivado.log
# Journal file: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_bd_design {C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.srcs/sources_1/bd/system/system.bd}
open_bd_design {C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.srcs/sources_1/bd/system/system.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property -dict [list CONFIG.dividend_and_quotient_width {64} CONFIG.divisor_width {32} CONFIG.fractional_width {32} CONFIG.latency {10}] [get_ips divider3]
generate_target all [get_files  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.srcs/sources_1/ip/divider3/divider3.xci]
export_ip_user_files -of_objects [get_files C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.srcs/sources_1/ip/divider3/divider3.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.srcs/sources_1/ip/divider3/divider3.xci] -directory C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.ip_user_files -ipstatic_source_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.cache/compile_simlib/questa} {riviera=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.B_Width {64} CONFIG.Out_Width {64} CONFIG.Latency {1} CONFIG.B_Value {0000000000000000000000000000000000000000000000000000000000000000}] [get_ips adder3]
generate_target all [get_files  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.srcs/sources_1/ip/adder3/adder3.xci]
export_ip_user_files -of_objects [get_files C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.srcs/sources_1/ip/adder3/adder3.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.srcs/sources_1/ip/adder3/adder3.xci] -directory C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.ip_user_files -ipstatic_source_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.cache/compile_simlib/questa} {riviera=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
