`timescale 1fs/1fs

module tb_AES_plus();
  wire [7:0] out;
  reg [7:0] a,b;
  
  initial
  begin
    
      a<={$random}%256;
      b<={$random}%256;
      
  
  end
  assign out=a^b;
  
  
  initial
  $monitor("At time %t,a=%8b,b=%8b,out=%8b",$time,a,b,out);
  
endmodule
    




