library ieee;
use ieee.std_logic_1164.all;

-- EXTEND SIGNAL
entity CONTADOR is
    generic
    (
        larguraDadoEntrada : natural  :=    8;
        larguraDadoSaida   : natural  :=    8
    );
    port
    (
        -- Input ports
        ENTRADA : in  std_logic_vector(larguraDadoEntrada-1 downto 0);
        -- Output ports
        SAIDA: out std_logic_vector(larguraDadoSaida-1 downto 0)
    );
end entity;

architecture NOTSIQUEIRA of CONTADOR is
begin
    SAIDA <= ENTRADA+4;
end architecture;