INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Estudio/Lenguajes-descriptivos-de-hardware/repo/verilog/TP2-Asignaciones-Booleanas/TP2-Asignaciones-Booleanas.srcs/sources_1/new/FullAdder2Bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder2Bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Estudio/Lenguajes-descriptivos-de-hardware/repo/verilog/TP2-Asignaciones-Booleanas/TP2-Asignaciones-Booleanas.srcs/sources_1/new/FullAdderComp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdderComp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Estudio/Lenguajes-descriptivos-de-hardware/repo/verilog/TP2-Asignaciones-Booleanas/TP2-Asignaciones-Booleanas.srcs/sources_1/new/ModuloAND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ModuloAND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Estudio/Lenguajes-descriptivos-de-hardware/repo/verilog/TP2-Asignaciones-Booleanas/TP2-Asignaciones-Booleanas.srcs/sources_1/new/ModuloOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ModuloOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Estudio/Lenguajes-descriptivos-de-hardware/repo/verilog/TP2-Asignaciones-Booleanas/TP2-Asignaciones-Booleanas.srcs/sources_1/new/ModuloXOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ModuloXOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Estudio/Lenguajes-descriptivos-de-hardware/repo/verilog/TP2-Asignaciones-Booleanas/TP2-Asignaciones-Booleanas.srcs/sim_1/new/FullAdder2BitsTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder2BitsTB
