<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Sankalpa Hota</title>
  <meta name="description" content="Sankalpa Hota. VLSI, RTL, ML accelerators. UCSD. Micron alum. One-page portfolio." />
  <link rel="preconnect" href="https://fonts.googleapis.com" />
  <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin />
  <link href="https://fonts.googleapis.com/css2?family=Cormorant+Garamond:ital,wght@0,400;0,600;1,400&family=DM+Sans:wght@400;500&display=swap" rel="stylesheet" />
  <link rel="stylesheet" href="css/main.css" />
</head>
<body>
  <div class="page">
    <div id="site-header-placeholder"></div>
    <main id="main">
      <!-- Hero -->
      <section class="hero" id="home">
        <div class="hero-inner">
          <div class="hero-copy">
            <p class="hero-greeting">Hi there!</p>
            <h1>I'm Sankalpa Hota</h1>
            <span class="hero-underline" aria-hidden="true"></span>
            <p class="tagline intro-paragraph">I'm an MS in Electrical and Computer Engineering student at UC San Diego with a passion for VLSI, RTL design, and ML accelerators. I'm fueled by the challenge of turning ideas into silicon—from RTL to tape-out. For the past three years, I worked as a Semiconductor Engineer at Micron, where I focused on RTL, PCIe Gen5, NVMe 2.0, and FPGA bring-up, and co-authored three US patents. My skillset spans the full IC flow: RTL design and verification, physical design and timing, and algorithm–hardware co-design for ML workloads. I'm also comfortable with Python, C++, and scripting, and I'm intrigued by the potential of near-memory compute and smarter silicon. Welcome to my portfolio, where you'll find a glimpse into my work and what I'm capable of!</p>
            <div class="hero-links">
              <a href="#connect" class="btn btn-primary">Say hello</a>
            </div>
          </div>
          <div class="hero-photo-wrap">
            <img src="Image/Me.jpeg" alt="Photo of Sankalpa Hota" class="hero-photo" />
          </div>
        </div>
      </section>

      <section class="section proficiency-section scroll-reveal" id="skills">
        <h2>My proficiency</h2>
        <div class="proficiency proficiency-bars scroll-reveal-stagger">
          <div class="proficiency-item">
            <div class="proficiency-label"><span>Verilog</span><span class="proficiency-pct">95%</span></div>
            <div class="proficiency-bar"><div class="proficiency-fill" style="width: 95%"></div></div>
          </div>
          <div class="proficiency-item">
            <div class="proficiency-label"><span>RTL Synthesis</span><span class="proficiency-pct">92%</span></div>
            <div class="proficiency-bar"><div class="proficiency-fill" style="width: 92%"></div></div>
          </div>
          <div class="proficiency-item">
            <div class="proficiency-label"><span>System Verilog</span><span class="proficiency-pct">93%</span></div>
            <div class="proficiency-bar"><div class="proficiency-fill" style="width: 93%"></div></div>
          </div>
          <div class="proficiency-item">
            <div class="proficiency-label"><span>Physical Design</span><span class="proficiency-pct">88%</span></div>
            <div class="proficiency-bar"><div class="proficiency-fill" style="width: 88%"></div></div>
          </div>
          <div class="proficiency-item">
            <div class="proficiency-label"><span>Python</span><span class="proficiency-pct">90%</span></div>
            <div class="proficiency-bar"><div class="proficiency-fill" style="width: 90%"></div></div>
          </div>
          <div class="proficiency-item">
            <div class="proficiency-label"><span>FPGA Prototyping</span><span class="proficiency-pct">87%</span></div>
            <div class="proficiency-bar"><div class="proficiency-fill" style="width: 87%"></div></div>
          </div>
          <div class="proficiency-item">
            <div class="proficiency-label"><span>Firmware</span><span class="proficiency-pct">89%</span></div>
            <div class="proficiency-bar"><div class="proficiency-fill" style="width: 89%"></div></div>
          </div>
          <div class="proficiency-item">
            <div class="proficiency-label"><span>PCIe</span><span class="proficiency-pct">91%</span></div>
            <div class="proficiency-bar"><div class="proficiency-fill" style="width: 91%"></div></div>
          </div>
          <div class="proficiency-item">
            <div class="proficiency-label"><span>NVMe</span><span class="proficiency-pct">88%</span></div>
            <div class="proficiency-bar"><div class="proficiency-fill" style="width: 88%"></div></div>
          </div>
        </div>
        <div class="skills-home-block proficiency-tech">
          <h3 class="skills-subhead">My skills</h3>
          <p class="skills-home-row"><strong>Languages:</strong> SystemVerilog, Verilog, C++, UVM, C, Tcl/Tk, Perl, Shell, MATLAB</p>
          <p class="skills-home-row"><strong>Software:</strong> Vivado, Cadence Virtuoso, Innovus, Genus, Design Compiler, Quartus Prime, Iverilog</p>
        </div>
      </section>

      <section class="section scroll-reveal" id="about">
        <h2>About</h2>
        <p class="pullquote">I'm wired for the gap between silicon and systems. That's where RTL meets reality.</p>
        <div class="narrative">
          <p>MS ECE from UC San Diego, B.Tech from NIT Rourkela. My stack spans C++, CUDA, Python, PyTorch, and the full IC flow: RTL (Verilog/SystemVerilog), UVM verification, STA, physical design, layout. I've taped out low-power CNN ASICs, data encryption cores for Flash, and MIPS-based designs. At Micron I lived in the firmware-hardware boundary: IP design, reliability, validation for next-gen SSDs and microSD. PCIe Gen5, NVMe 2.0, 3D NAND, DDR4, LPDDR5, FTL. Three US patents in the pipeline on high-performance memory architecture.</p>
          <p>What keeps me going is <strong>smarter silicon</strong>. IC design that scales. AI infrastructure that fits in memory and at the edge. I'm drawn to startups for the same reason: first principles, fast iteration, building what doesn't exist yet. I care about clear interfaces between blocks, readable RTL, and verification that actually catches bugs.</p>
        </div>
        <h3 class="section-subhead">Ideas I care about</h3>
        <ul class="skills-pills scroll-reveal-stagger">
          <li>Hardware that scales</li>
          <li>AI silicon &amp; memory</li>
          <li>RTL → GDS that actually closes</li>
          <li>Protocols done right (PCIe, NVMe)</li>
          <li>Startups and first principles</li>
          <li>Verification that ships</li>
          <li>Open tools and reproducible flows</li>
        </ul>
      </section>

      <section class="section scroll-reveal" id="learn">
        <h2>My Education</h2>
        <p class="page-lead">Schools, labs, and beyond the classroom.</p>
        <div class="edu-list scroll-reveal-stagger">
          <article class="edu-card">
            <div class="edu-meta">Sep 2025 – Present</div>
            <h3>UC San Diego</h3>
            <p class="degree">MS, Electrical and Computer Engineering</p>
            <p class="gpa">3.77/4.00</p>
            <p class="coursework">Lab: <a href="https://seelab.ucsd.edu/" target="_blank" rel="noopener">System Energy Efficiency Lab (SEELAB)</a>. Courses: Computer Architecture, VLSI Digital System Arch. and Algorithms, Low-Power VLSI for ML, VLSI Integrated Computing Circuitry, Solid State Electronics I, Wireless Networks.</p>
          </article>
          <article class="edu-card">
            <div class="edu-meta">Jan 2018 – Jul 2022</div>
            <h3>NIT Rourkela</h3>
            <p class="degree">B.Tech, Electrical Engineering · Minor in Computer Science</p>
            <p class="gpa">3.93/4.00 (WES) · 8.98/10 (EE) · 9.0/10 (CSE minor)</p>
            <p class="coursework">Founder and President, The Short Circuit Club (E&amp;E club, 2021–22). Placement Coordinator, EE Dept., Career Development Center (2021–22). Courses: Embedded Systems, Computer Architecture, Analog and Digital Electronics, DSP, DSA, Machine Learning.</p>
          </article>
        </div>
        <p class="narrative" style="margin-top: 1.5rem;">At NIT Rourkela I co-founded and led The Short Circuit Club (E&amp;E), and was Placement Coordinator for the EE department. At UCSD I'm in SEELAB focusing on energy-efficient systems and ML accelerators.</p>
      </section>

      <section class="section scroll-reveal" id="chapters">
        <h2>Experience</h2>
        <p class="page-lead">Where I've been. Story, not bullets.</p>
        <div class="scroll-reveal-stagger">
          <article class="chapter">
            <p class="chapter-meta">Apr 2024 – Aug 2025</p>
            <h3>Semiconductor Engineer II · Micron</h3>
            <p class="chapter-story">I led RTL and integration for Flash/Cache retention and PCIe Gen5 TLP/DLLP datapaths, and designed and validated control logic for NAND, DDR, NVMe, and PCIe on FPGA. A lot of my time went into debug: waveforms, protocol traces, JTAG, UART. I worked closely with firmware, NAND, and physical design to close issues. I co-authored three US patents on firmware-hardware co-design for memory and physical link layers. Highlights: Bringing up PCIe Gen5 on FPGA, closing timing and power for datapath blocks, and driving root-cause analysis across RTL, firmware, and protocol stacks.</p>
          </article>
          <article class="chapter">
            <p class="chapter-meta">Aug 2022 – Apr 2024</p>
            <h3>Semiconductor Engineer I · Micron</h3>
            <p class="chapter-story">I built RTL validation for microSD controllers on AMD Zynq 7000 and ran stress-driven verification for ARM controllers (NVMe 2.0) across workloads and environments. I focused on data retention, recovery, and integrity. I also contributed to test plans, automation, and documentation so that validation could scale across multiple controller families and firmware releases.</p>
          </article>
        </div>
      </section>

      <section class="section building-section scroll-reveal" id="building">
        <h2>Building</h2>
        <p class="section-lead">Research and projects. Things that ship.</p>
        <div class="research-list scroll-reveal-stagger">
          <div class="story-card story-card--1">
            <h3>Performance-enhanced reconfigurable 2D systolic array</h3>
            <p class="story-meta">Sept 2025 – Dec 2025</p>
            <p class="story-one">A reconfigurable 2D systolic array for low-power CNN inference on FPGA. The design uses input sieving, parallel accumulation, and pipelining to achieve 69% lower convolution latency and 82% memory savings, with 55% fewer MACs. Input channel LUT filtering and MAC accumulation cut clock cycles significantly. The design was synthesized on Cyclone V (Quartus) and verified with UVM.</p>
          </div>
          <div class="story-card story-card--2">
            <h3>Dual-core ML accelerator for transformer attention</h3>
            <p class="story-meta">Sept 2025 – Ongoing</p>
            <p class="story-one">A 1-D vector processor with pipelined execution for parallel attention weights. The design includes a custom controller with clock gating, a custom pipelined divider, and accumulator-shifter normalization. Full RTL to GDSII flow, with async FIFOs between cores and block-wise and columnar clock gating for power efficiency.</p>
          </div>
          <div class="story-card story-card--3">
            <h3>Near-memory crypto engine</h3>
            <p class="story-meta">Sept 2025 – Ongoing</p>
            <p class="story-one">Near-memory crypto with AES RTL in Verilog, fully pipelined at PCIe Gen5 throughput. The design handles nonce generation and replay protection, with a clean ready/valid flow and arbitration. DRAM and SRAM interfaces and near-memory ECC are in progress.</p>
          </div>
          <div class="story-card story-card--4">
            <h3>Biosensors in the sub-nanometer regime</h3>
            <p class="story-meta">Jul 2021 – May 2022 · NIT Rourkela</p>
            <p class="story-one">Negative-capacitance FINFET for biosensing beyond conventional MOSFET limits. Using Synopsys TCAD we characterized Ids-Vgs, threshold voltage, and subthreshold slope, with dielectric modulation from bio-enzymes. The structure showed faster switching, lower leakage, and better power behaviour. Grade A final-year project.</p>
          </div>
          <a href="https://github.com/Sankalpa-Hota/semiconductor-physics-tool" target="_blank" rel="noopener" class="story-card story-card--5">
            <h3>Semiconductor Physics Tool</h3>
            <p class="story-meta">Flask, Plotly, Python · UCSD</p>
            <p class="story-one">An interactive web app to simulate and visualize semiconductor fundamentals: Fermi-Dirac and Boltzmann statistics, Drude conductivity and mobility, phonon scattering and mean free path, Kronig-Penney band structure, and reciprocal lattice. Built for students and researchers in EE, materials, and semiconductor physics. Open source on GitHub.</p>
            <span class="story-link">GitHub →</span>
          </a>
          <a href="https://github.com/Sankalpa-Hota/VLSI_PCIe" target="_blank" rel="noopener" class="story-card story-card--6">
            <h3>VLSI PCIe</h3>
            <p class="story-meta">Verilog</p>
            <p class="story-one">A Verilog PCIe endpoint implementing Physical, Data Link, and Transaction layers. The project covers link training, DLLP and TLP handling, BAR configuration, and AXI interfacing. Includes FPGA synthesis and testbenches for validation.</p>
            <span class="story-link">GitHub →</span>
          </a>
          <a href="https://github.com/Sankalpa-Hota/RTL_IN_VERILOG" target="_blank" rel="noopener" class="story-card story-card--7">
            <h3>RTL in Verilog</h3>
            <p class="story-meta">Verilog</p>
            <p class="story-one">A collection of RTL blocks in Verilog, from basic building blocks to more advanced designs. Useful as reference and as components for larger systems and coursework.</p>
            <span class="story-link">GitHub →</span>
          </a>
          <a href="https://github.com/Sankalpa-Hota/Chacha20-Poly1305-Memory-Processing" target="_blank" rel="noopener" class="story-card story-card--8">
            <h3>Chacha20–Poly1305 in-memory</h3>
            <p class="story-meta">Verilog</p>
            <p class="story-one">In-memory processing and encryption for memory architectures. Verilog implementation of Chacha20–Poly1305 suited to near-memory and in-memory compute flows.</p>
            <span class="story-link">GitHub →</span>
          </a>
        </div>
      </section>

      <section class="section scroll-reveal" id="reports">
        <h2>Reports</h2>
        <p class="narrative">Technical reports and write-ups. I'll add links as I finalize course reports and project write-ups. <a href="mailto:sankalpahota503@gmail.com">Email me</a> for a copy or discussion.</p>
        <div class="reports-list" style="margin-top: 1rem;">
          <p class="placeholder">Add PDF or document links here when ready.</p>
        </div>
      </section>

      <section class="section reach-out scroll-reveal" id="connect">
        <h2>Connect</h2>
        <p class="section-lead">Collaborations, research, or startup ideas. I'm in.</p>
        <div class="connect-icons scroll-reveal-stagger">
          <a href="mailto:sankalpahota503@gmail.com" class="connect-icon">Email</a>
          <a href="https://linkedin.com/in/sankalpa-hota-86937517a/" target="_blank" rel="noopener" class="connect-icon">LinkedIn</a>
          <a href="https://github.com/Sankalpa-Hota" target="_blank" rel="noopener" class="connect-icon">GitHub</a>
          <a href="https://instagram.com/sankalpa_hota_" target="_blank" rel="noopener" class="connect-icon">Instagram</a>
        </div>
      </section>
    </main>
    <div id="site-footer-placeholder"></div>
  </div>
  <script src="js/layout.js"></script>
  <script src="js/scroll-header.js"></script>
  <script src="js/scroll-reveal.js"></script>
  <script src="js/data/profile.js"></script>
  <script src="js/data/knowledge.js"></script>
  <script src="js/chatbot.js"></script>
</body>
</html>
