#-----------------------------------------------------------
# Vivado v2023.1.1 (64-bit)
# SW Build 3900603 on Fri Jun 16 19:31:24 MDT 2023
# IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
# SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
# Start of session at: Fri Jul 28 16:27:57 2023
# Process ID: 8152
# Current directory: C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.runs/synth_1
# Command line: vivado.exe -log riscv_soc_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source riscv_soc_top.tcl
# Log file: C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.runs/synth_1/riscv_soc_top.vds
# Journal file: C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.runs/synth_1\vivado.jou
# Running On: LAPTOP-RLSJ6GTT, OS: Windows, CPU Frequency: 2371 MHz, CPU Physical cores: 6, Host memory: 7907 MB
#-----------------------------------------------------------
source riscv_soc_top.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 424.836 ; gain = 164.617
Command: read_checkpoint -auto_incremental -incremental C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/utils_1/imports/synth_1/mem_test.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/utils_1/imports/synth_1/mem_test.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top riscv_soc_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11552
INFO: [Synth 8-11241] undeclared symbol 'branck_taken', assumed default net type 'wire' [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/riscv_top.sv:115]
INFO: [Synth 8-11241] undeclared symbol 'reset', assumed default net type 'wire' [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_soc_top.sv:41]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1251.633 ; gain = 412.188
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'riscv_soc_top' [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_soc_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.runs/synth_1/.Xil/Vivado-8152-LAPTOP-RLSJ6GTT/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.runs/synth_1/.Xil/Vivado-8152-LAPTOP-RLSJ6GTT/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'riscv_top' [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/riscv_top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/regfile.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/regfile.sv:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/alu.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/alu.sv:1]
INFO: [Synth 8-6157] synthesizing module 'control' [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/control.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'control' (0#1) [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/control.sv:1]
INFO: [Synth 8-6157] synthesizing module 'datamem' [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'datamem' (0#1) [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mmio_control' [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/mmio_control.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'mmio_control' (0#1) [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/mmio_control.sv:23]
INFO: [Synth 8-6157] synthesizing module 'imm_gen' [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/imm_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'imm_gen' (0#1) [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/imm_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'branch' [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/branch.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'branch' (0#1) [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/branch.sv:1]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/instruction_memory.sv:23]
INFO: [Synth 8-3876] $readmem data file 'soc_led_test.mem' is read successfully [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/instruction_memory.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (0#1) [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/instruction_memory.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'riscv_top' (0#1) [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/riscv_top.sv:1]
WARNING: [Synth 8-7071] port 'x1' of module 'riscv_top' is unconnected for instance 'impl_riscv_top' [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_soc_top.sv:45]
WARNING: [Synth 8-7071] port 'x2' of module 'riscv_top' is unconnected for instance 'impl_riscv_top' [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_soc_top.sv:45]
WARNING: [Synth 8-7071] port 'x3' of module 'riscv_top' is unconnected for instance 'impl_riscv_top' [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_soc_top.sv:45]
WARNING: [Synth 8-7071] port 'x4' of module 'riscv_top' is unconnected for instance 'impl_riscv_top' [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_soc_top.sv:45]
WARNING: [Synth 8-7071] port 'x5' of module 'riscv_top' is unconnected for instance 'impl_riscv_top' [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_soc_top.sv:45]
WARNING: [Synth 8-7071] port 'x6' of module 'riscv_top' is unconnected for instance 'impl_riscv_top' [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_soc_top.sv:45]
WARNING: [Synth 8-7023] instance 'impl_riscv_top' of module 'riscv_top' has 13 connections declared, but only 7 given [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_soc_top.sv:45]
INFO: [Synth 8-6157] synthesizing module 'mmio' [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/mmio.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'mmio' (0#1) [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/mmio.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'riscv_soc_top' (0#1) [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_soc_top.sv:23]
WARNING: [Synth 8-87] always_comb on 'branch_op_reg' did not result in combinational logic [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/control.sv:73]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[63] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[62] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[61] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[60] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[59] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[58] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[57] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[56] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[55] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[54] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[53] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[52] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[51] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[50] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[49] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[48] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[47] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[46] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[45] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[44] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[43] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[42] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[41] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[40] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[39] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[38] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[37] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[36] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[35] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[34] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[33] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[32] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[31] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[30] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[29] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[28] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[27] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[26] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[25] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[24] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[23] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[22] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[21] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[20] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[19] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[18] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[17] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[16] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[15] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[14] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[13] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[12] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[11] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[10] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[9] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[8] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[7] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[6] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[5] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-6014] Unused sequential element dmem_reg[4] was removed.  [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/datamem.sv:30]
WARNING: [Synth 8-3848] Net branck_taken in module/entity riscv_top does not have driver. [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/riscv_top.sv:115]
WARNING: [Synth 8-87] always_comb on 'led_reg' did not result in combinational logic [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/mmio.sv:38]
WARNING: [Synth 8-87] always_comb on 'rd_data_reg' did not result in combinational logic [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/mmio.sv:40]
WARNING: [Synth 8-3848] Net reset in module/entity riscv_soc_top does not have driver. [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_soc_top.sv:41]
WARNING: [Synth 8-7129] Port clk in module mmio is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[6] in module imm_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[5] in module imm_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[4] in module imm_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[3] in module imm_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[2] in module imm_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[1] in module imm_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[0] in module imm_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port w_addr[31] in module datamem is either unconnected or has no load
WARNING: [Synth 8-7129] Port w_addr[30] in module datamem is either unconnected or has no load
WARNING: [Synth 8-7129] Port w_addr[29] in module datamem is either unconnected or has no load
WARNING: [Synth 8-7129] Port w_addr[28] in module datamem is either unconnected or has no load
WARNING: [Synth 8-7129] Port w_addr[27] in module datamem is either unconnected or has no load
WARNING: [Synth 8-7129] Port w_addr[26] in module datamem is either unconnected or has no load
WARNING: [Synth 8-7129] Port w_addr[25] in module datamem is either unconnected or has no load
WARNING: [Synth 8-7129] Port w_addr[24] in module datamem is either unconnected or has no load
WARNING: [Synth 8-7129] Port w_addr[23] in module datamem is either unconnected or has no load
WARNING: [Synth 8-7129] Port w_addr[22] in module datamem is either unconnected or has no load
WARNING: [Synth 8-7129] Port w_addr[21] in module datamem is either unconnected or has no load
WARNING: [Synth 8-7129] Port w_addr[20] in module datamem is either unconnected or has no load
WARNING: [Synth 8-7129] Port w_addr[19] in module datamem is either unconnected or has no load
WARNING: [Synth 8-7129] Port w_addr[18] in module datamem is either unconnected or has no load
WARNING: [Synth 8-7129] Port w_addr[17] in module datamem is either unconnected or has no load
WARNING: [Synth 8-7129] Port w_addr[16] in module datamem is either unconnected or has no load
WARNING: [Synth 8-7129] Port w_addr[15] in module datamem is either unconnected or has no load
WARNING: [Synth 8-7129] Port w_addr[14] in module datamem is either unconnected or has no load
WARNING: [Synth 8-7129] Port w_addr[13] in module datamem is either unconnected or has no load
WARNING: [Synth 8-7129] Port w_addr[12] in module datamem is either unconnected or has no load
WARNING: [Synth 8-7129] Port w_addr[11] in module datamem is either unconnected or has no load
WARNING: [Synth 8-7129] Port w_addr[10] in module datamem is either unconnected or has no load
WARNING: [Synth 8-7129] Port w_addr[9] in module datamem is either unconnected or has no load
WARNING: [Synth 8-7129] Port w_addr[8] in module datamem is either unconnected or has no load
WARNING: [Synth 8-7129] Port w_addr[1] in module datamem is either unconnected or has no load
WARNING: [Synth 8-7129] Port w_addr[0] in module datamem is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[31] in module control is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[29] in module control is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[28] in module control is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[27] in module control is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[26] in module control is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[25] in module control is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1348.145 ; gain = 508.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1348.145 ; gain = 508.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1348.145 ; gain = 508.699
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1348.145 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'impl_clk_wiz_80mhz'
Finished Parsing XDC File [c:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'impl_clk_wiz_80mhz'
Parsing XDC File [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/constrs_1/new/Basys3.xdc]
Finished Parsing XDC File [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/constrs_1/new/Basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/constrs_1/new/Basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_soc_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_soc_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1446.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1446.547 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1446.547 ; gain = 607.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1446.547 ; gain = 607.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for impl_clk_wiz_80mhz. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1446.547 ; gain = 607.102
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'branch_op_reg' [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/riscv_cpu_1/control.sv:73]
WARNING: [Synth 8-327] inferring latch for variable 'rd_data_reg' [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/mmio.sv:40]
WARNING: [Synth 8-327] inferring latch for variable 'led_reg' [C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.srcs/sources_1/new/mmio.sv:38]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1446.547 ; gain = 607.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 38    
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 5     
	   7 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 2     
	  10 Input   32 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	  10 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 41    
	  10 Input    1 Bit        Muxes := 8     
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (impl_riscv_top/Control/branch_op_reg[2]) is unused and will be removed from module riscv_soc_top.
WARNING: [Synth 8-3332] Sequential element (impl_riscv_top/Control/branch_op_reg[1]) is unused and will be removed from module riscv_soc_top.
WARNING: [Synth 8-3332] Sequential element (impl_riscv_top/Control/branch_op_reg[0]) is unused and will be removed from module riscv_soc_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1446.547 ; gain = 607.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1446.547 ; gain = 607.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 1529.652 ; gain = 690.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:02 ; elapsed = 00:01:06 . Memory (MB): peak = 1539.742 ; gain = 700.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module impl_clk_wiz_80mhz has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:09 ; elapsed = 00:01:14 . Memory (MB): peak = 1539.742 ; gain = 700.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:09 ; elapsed = 00:01:14 . Memory (MB): peak = 1539.742 ; gain = 700.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:09 ; elapsed = 00:01:14 . Memory (MB): peak = 1539.742 ; gain = 700.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:09 ; elapsed = 00:01:14 . Memory (MB): peak = 1539.742 ; gain = 700.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:09 ; elapsed = 00:01:14 . Memory (MB): peak = 1539.742 ; gain = 700.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:09 ; elapsed = 00:01:14 . Memory (MB): peak = 1539.742 ; gain = 700.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
|2     |CARRY4  |    16|
|3     |LUT1    |    13|
|4     |LUT2    |    36|
|5     |LUT3    |    20|
|6     |LUT4    |    64|
|7     |LUT5    |   180|
|8     |LUT6    |   384|
|9     |MUXF7   |     3|
|10    |FDRE    |   271|
|11    |FDSE    |     5|
|12    |LD      |    24|
|13    |IBUF    |    17|
|14    |OBUF    |    16|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:09 ; elapsed = 00:01:14 . Memory (MB): peak = 1539.742 ; gain = 700.297
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:57 ; elapsed = 00:01:11 . Memory (MB): peak = 1539.742 ; gain = 601.895
Synthesis Optimization Complete : Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 1539.742 ; gain = 700.297
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1542.578 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1546.266 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  LD => LDCE: 24 instances

Synth Design complete | Checksum: dd7263ed
INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 119 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:22 . Memory (MB): peak = 1546.266 ; gain = 1086.363
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/artyo/Desktop/Vivado/riscv_soc/riscv_soc.runs/synth_1/riscv_soc_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file riscv_soc_top_utilization_synth.rpt -pb riscv_soc_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul 28 16:29:31 2023...
