Release 14.3 - xst P.40xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: ns3mousetest.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ns3mousetest.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ns3mousetest"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : ns3mousetest
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 3\peripherals\clplcd.v" into library work
Parsing module <clplcd>.
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 3\mousetest\ns3mousetest\remote_sources\_\_\peripherals\mouse.v" into library work
Parsing module <mouse>.
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 3\mousetest\ns3mousetest\checkmouse.v" into library work
Parsing module <checkmouse>.
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 3\mousetest\ns3mousetest\ns3mousetest.v" into library work
Parsing module <ns3mousetest>.
Parsing module <genlcd>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ns3mousetest>.

Elaborating module <mouse>.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\mousetest\ns3mousetest\remote_sources\_\_\peripherals\mouse.v" Line 23: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\mousetest\ns3mousetest\remote_sources\_\_\peripherals\mouse.v" Line 50: Result of 15-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:91 - "C:\s6EDPGA-v14\Chapter 3\mousetest\ns3mousetest\remote_sources\_\_\peripherals\mouse.v" Line 57: Signal <sstate> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\s6EDPGA-v14\Chapter 3\mousetest\ns3mousetest\remote_sources\_\_\peripherals\mouse.v" Line 59: Signal <sstate> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\s6EDPGA-v14\Chapter 3\mousetest\ns3mousetest\remote_sources\_\_\peripherals\mouse.v" Line 61: Signal <sstate> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\s6EDPGA-v14\Chapter 3\mousetest\ns3mousetest\remote_sources\_\_\peripherals\mouse.v" Line 63: Signal <sstate> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\s6EDPGA-v14\Chapter 3\mousetest\ns3mousetest\remote_sources\_\_\peripherals\mouse.v" Line 65: Signal <sstate> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\s6EDPGA-v14\Chapter 3\mousetest\ns3mousetest\remote_sources\_\_\peripherals\mouse.v" Line 67: Signal <sstate> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\s6EDPGA-v14\Chapter 3\mousetest\ns3mousetest\remote_sources\_\_\peripherals\mouse.v" Line 69: Signal <sstate> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\s6EDPGA-v14\Chapter 3\mousetest\ns3mousetest\remote_sources\_\_\peripherals\mouse.v" Line 71: Signal <sstate> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\s6EDPGA-v14\Chapter 3\mousetest\ns3mousetest\remote_sources\_\_\peripherals\mouse.v" Line 73: Signal <sstate> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\s6EDPGA-v14\Chapter 3\mousetest\ns3mousetest\remote_sources\_\_\peripherals\mouse.v" Line 75: Signal <sstate> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\s6EDPGA-v14\Chapter 3\mousetest\ns3mousetest\remote_sources\_\_\peripherals\mouse.v" Line 77: Signal <sstate> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\mousetest\ns3mousetest\remote_sources\_\_\peripherals\mouse.v" Line 88: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\mousetest\ns3mousetest\remote_sources\_\_\peripherals\mouse.v" Line 101: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:1127 - "C:\s6EDPGA-v14\Chapter 3\mousetest\ns3mousetest\ns3mousetest.v" Line 45: Assignment to parity ignored, since the identifier is never used

Elaborating module <clplcd>.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\peripherals\clplcd.v" Line 34: Result of 25-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "C:\s6EDPGA-v14\Chapter 3\mousetest\ns3mousetest\ns3mousetest.v" Line 48: Assignment to lcdhome ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\s6EDPGA-v14\Chapter 3\mousetest\ns3mousetest\ns3mousetest.v" Line 49: Assignment to lcdcmd ignored, since the identifier is never used

Elaborating module <checkmouse>.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\mousetest\ns3mousetest\checkmouse.v" Line 35: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\mousetest\ns3mousetest\checkmouse.v" Line 40: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\mousetest\ns3mousetest\checkmouse.v" Line 72: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\mousetest\ns3mousetest\checkmouse.v" Line 71: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\mousetest\ns3mousetest\checkmouse.v" Line 82: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\mousetest\ns3mousetest\checkmouse.v" Line 81: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\mousetest\ns3mousetest\checkmouse.v" Line 86: Result of 11-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\mousetest\ns3mousetest\checkmouse.v" Line 95: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\mousetest\ns3mousetest\checkmouse.v" Line 94: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\mousetest\ns3mousetest\checkmouse.v" Line 105: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\mousetest\ns3mousetest\checkmouse.v" Line 104: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\mousetest\ns3mousetest\checkmouse.v" Line 109: Result of 11-bit expression is truncated to fit in 4-bit target.

Elaborating module <genlcd>.
WARNING:HDLCompiler:634 - "C:\s6EDPGA-v14\Chapter 3\mousetest\ns3mousetest\ns3mousetest.v" Line 47: Net <homelcd> does not have a driver.
WARNING:HDLCompiler:634 - "C:\s6EDPGA-v14\Chapter 3\mousetest\ns3mousetest\ns3mousetest.v" Line 48: Net <cmdlcd> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ns3mousetest>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\mousetest\ns3mousetest\ns3mousetest.v".
INFO:Xst:3210 - "C:\s6EDPGA-v14\Chapter 3\mousetest\ns3mousetest\ns3mousetest.v" line 45: Output port <parity> of the instance <M0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\s6EDPGA-v14\Chapter 3\mousetest\ns3mousetest\ns3mousetest.v" line 47: Output port <lcdhome> of the instance <M1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\s6EDPGA-v14\Chapter 3\mousetest\ns3mousetest\ns3mousetest.v" line 47: Output port <lcdcmd> of the instance <M1> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <homelcd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cmdlcd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <ns3mousetest> synthesized.

Synthesizing Unit <mouse>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\mousetest\ns3mousetest\remote_sources\_\_\peripherals\mouse.v".
    Found 14-bit register for signal <count>.
    Found 5-bit register for signal <sstate>.
    Found 1-bit register for signal <reset>.
    Found 6-bit register for signal <rstate>.
    Found 1-bit register for signal <dav>.
    Found 3-bit register for signal <parity>.
    Found 8-bit register for signal <mouseydata>.
    Found 8-bit register for signal <mousexdata>.
    Found 2-bit register for signal <ovf>.
    Found 2-bit register for signal <sign>.
    Found 2-bit register for signal <button>.
    Found 2-bit register for signal <resstate>.
    Found 2-bit adder for signal <resstate[1]_GND_2_o_add_1_OUT> created at line 23.
    Found 14-bit adder for signal <count[13]_GND_2_o_add_11_OUT> created at line 50.
    Found 5-bit adder for signal <sstate[4]_GND_2_o_add_29_OUT> created at line 88.
    Found 6-bit adder for signal <rstate[5]_GND_2_o_add_37_OUT> created at line 101.
    Found 1-bit tristate buffer for signal <clkps2> created at line 33
    Found 1-bit tristate buffer for signal <datps2> created at line 53
    Found 14-bit comparator lessequal for signal <n0010> created at line 37
    Found 14-bit comparator greater for signal <PWR_2_o_count[13]_LessThan_16_o> created at line 57
    Found 5-bit comparator lessequal for signal <n0056> created at line 87
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  54 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  26 Multiplexer(s).
	inferred   2 Tristate(s).
Unit <mouse> synthesized.

Synthesizing Unit <clplcd>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\peripherals\clplcd.v".
    Found 24-bit register for signal <lcdcount>.
    Found 1-bit register for signal <lcdreset>.
    Found 1-bit register for signal <lcdclear>.
    Found 1-bit register for signal <lcdhome>.
    Found 1-bit register for signal <lcdaddr>.
    Found 1-bit register for signal <lcddata>.
    Found 1-bit register for signal <lcdcmd>.
    Found 1-bit register for signal <rslcd>.
    Found 1-bit register for signal <rwlcd>.
    Found 1-bit register for signal <elcd>.
    Found 8-bit register for signal <lcdd>.
    Found 4-bit register for signal <lcdstate>.
    Found 24-bit adder for signal <lcdcount[23]_GND_5_o_add_2_OUT> created at line 34.
    Found 24-bit 4-to-1 multiplexer for signal <_n0416> created at line 125.
    Found 4-bit 4-to-1 multiplexer for signal <_n0426> created at line 125.
    Found 24-bit 4-to-1 multiplexer for signal <_n0436> created at line 203.
    Found 4-bit 4-to-1 multiplexer for signal <_n0446> created at line 203.
    Found 24-bit 4-to-1 multiplexer for signal <_n0459> created at line 242.
    Found 4-bit 4-to-1 multiplexer for signal <_n0469> created at line 242.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred  94 Multiplexer(s).
Unit <clplcd> synthesized.

Synthesizing Unit <checkmouse>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\mousetest\ns3mousetest\checkmouse.v".
    Found 11-bit register for signal <xpos>.
    Found 11-bit register for signal <ypos>.
    Found 4-bit register for signal <xmsdigit>.
    Found 4-bit register for signal <xmiddigit>.
    Found 4-bit register for signal <xlsdigit>.
    Found 4-bit register for signal <ymsdigit>.
    Found 4-bit register for signal <ymiddigit>.
    Found 4-bit register for signal <ylsdigit>.
    Found 11-bit subtractor for signal <ypos[10]_GND_6_o_sub_13_OUT> created at line 44.
    Found 11-bit subtractor for signal <xpos[10]_GND_6_o_sub_21_OUT> created at line 54.
    Found 32-bit adder for signal <n0261> created at line 35.
    Found 32-bit adder for signal <n0264> created at line 40.
    Found 11-bit adder for signal <ypos[10]_GND_6_o_add_13_OUT> created at line 46.
    Found 11-bit adder for signal <xpos[10]_GND_6_o_add_21_OUT> created at line 56.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_32_OUT> created at line 71.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_37_OUT> created at line 71.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_42_OUT> created at line 71.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_47_OUT> created at line 71.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_52_OUT> created at line 71.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_57_OUT> created at line 71.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_62_OUT> created at line 71.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_67_OUT> created at line 71.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_76_OUT> created at line 81.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_81_OUT> created at line 81.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_86_OUT> created at line 81.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_91_OUT> created at line 81.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_96_OUT> created at line 81.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_101_OUT> created at line 81.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_106_OUT> created at line 81.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_111_OUT> created at line 81.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_120_OUT> created at line 94.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_125_OUT> created at line 94.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_130_OUT> created at line 94.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_135_OUT> created at line 94.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_140_OUT> created at line 94.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_145_OUT> created at line 94.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_150_OUT> created at line 94.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_155_OUT> created at line 94.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_164_OUT> created at line 104.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_169_OUT> created at line 104.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_174_OUT> created at line 104.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_179_OUT> created at line 104.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_184_OUT> created at line 104.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_189_OUT> created at line 104.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_194_OUT> created at line 104.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_199_OUT> created at line 104.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_29_OUT<10:0>> created at line 72.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_34_OUT<10:0>> created at line 72.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_39_OUT<10:0>> created at line 72.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_44_OUT<10:0>> created at line 72.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_49_OUT<10:0>> created at line 72.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_54_OUT<10:0>> created at line 72.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_59_OUT<10:0>> created at line 72.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_64_OUT<10:0>> created at line 72.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_69_OUT<10:0>> created at line 72.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_73_OUT<10:0>> created at line 82.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_78_OUT<10:0>> created at line 82.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_83_OUT<10:0>> created at line 82.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_88_OUT<10:0>> created at line 82.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_93_OUT<10:0>> created at line 82.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_98_OUT<10:0>> created at line 82.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_103_OUT<10:0>> created at line 82.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_108_OUT<10:0>> created at line 82.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_113_OUT<10:0>> created at line 82.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_117_OUT<10:0>> created at line 95.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_122_OUT<10:0>> created at line 95.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_127_OUT<10:0>> created at line 95.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_132_OUT<10:0>> created at line 95.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_137_OUT<10:0>> created at line 95.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_142_OUT<10:0>> created at line 95.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_147_OUT<10:0>> created at line 95.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_152_OUT<10:0>> created at line 95.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_157_OUT<10:0>> created at line 95.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_161_OUT<10:0>> created at line 105.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_166_OUT<10:0>> created at line 105.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_171_OUT<10:0>> created at line 105.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_176_OUT<10:0>> created at line 105.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_181_OUT<10:0>> created at line 105.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_186_OUT<10:0>> created at line 105.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_191_OUT<10:0>> created at line 105.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_196_OUT<10:0>> created at line 105.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_201_OUT<10:0>> created at line 105.
    Found 11-bit comparator greater for signal <GND_6_o_ypos[10]_LessThan_18_o> created at line 50
    Found 11-bit comparator greater for signal <GND_6_o_xpos[10]_LessThan_26_o> created at line 60
    Found 11-bit comparator lessequal for signal <n0025> created at line 69
    Found 11-bit comparator lessequal for signal <n0030> created at line 69
    Found 11-bit comparator lessequal for signal <n0036> created at line 69
    Found 11-bit comparator lessequal for signal <n0042> created at line 69
    Found 11-bit comparator lessequal for signal <n0048> created at line 69
    Found 11-bit comparator lessequal for signal <n0054> created at line 69
    Found 11-bit comparator lessequal for signal <n0060> created at line 69
    Found 11-bit comparator lessequal for signal <n0066> created at line 69
    Found 11-bit comparator lessequal for signal <n0072> created at line 69
    Found 11-bit comparator lessequal for signal <n0078> created at line 79
    Found 11-bit comparator lessequal for signal <n0083> created at line 79
    Found 11-bit comparator lessequal for signal <n0089> created at line 79
    Found 11-bit comparator lessequal for signal <n0095> created at line 79
    Found 11-bit comparator lessequal for signal <n0101> created at line 79
    Found 11-bit comparator lessequal for signal <n0107> created at line 79
    Found 11-bit comparator lessequal for signal <n0113> created at line 79
    Found 11-bit comparator lessequal for signal <n0119> created at line 79
    Found 11-bit comparator lessequal for signal <n0125> created at line 79
    Found 11-bit comparator lessequal for signal <n0131> created at line 92
    Found 11-bit comparator lessequal for signal <n0136> created at line 92
    Found 11-bit comparator lessequal for signal <n0142> created at line 92
    Found 11-bit comparator lessequal for signal <n0148> created at line 92
    Found 11-bit comparator lessequal for signal <n0154> created at line 92
    Found 11-bit comparator lessequal for signal <n0160> created at line 92
    Found 11-bit comparator lessequal for signal <n0166> created at line 92
    Found 11-bit comparator lessequal for signal <n0172> created at line 92
    Found 11-bit comparator lessequal for signal <n0178> created at line 92
    Found 11-bit comparator lessequal for signal <n0184> created at line 102
    Found 11-bit comparator lessequal for signal <n0189> created at line 102
    Found 11-bit comparator lessequal for signal <n0195> created at line 102
    Found 11-bit comparator lessequal for signal <n0201> created at line 102
    Found 11-bit comparator lessequal for signal <n0207> created at line 102
    Found 11-bit comparator lessequal for signal <n0213> created at line 102
    Found 11-bit comparator lessequal for signal <n0219> created at line 102
    Found 11-bit comparator lessequal for signal <n0225> created at line 102
    Found 11-bit comparator lessequal for signal <n0231> created at line 102
    WARNING:Xst:2404 -  FFs/Latches <dataav<0:0>> (without init value) have a constant value of 1 in block <checkmouse>.
    Summary:
	inferred  72 Adder/Subtractor(s).
	inferred  46 D-type flip-flop(s).
	inferred  38 Comparator(s).
	inferred  76 Multiplexer(s).
Unit <checkmouse> synthesized.

Synthesizing Unit <genlcd>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\mousetest\ns3mousetest\ns3mousetest.v".
    Found 1-bit register for signal <lcddatin<7>>.
    Found 1-bit register for signal <lcddatin<6>>.
    Found 1-bit register for signal <lcddatin<5>>.
    Found 1-bit register for signal <lcddatin<4>>.
    Found 1-bit register for signal <lcddatin<3>>.
    Found 1-bit register for signal <lcddatin<2>>.
    Found 1-bit register for signal <lcddatin<1>>.
    Found 1-bit register for signal <lcddatin<0>>.
    Found 1-bit register for signal <datalcd>.
    Found 1-bit register for signal <initlcd>.
    Found 1-bit register for signal <addrlcd>.
    Found 1-bit register for signal <clearlcd>.
    Found 1-bit register for signal <resetlcd>.
    Found 5-bit register for signal <gstate>.
    Found finite state machine <FSM_0> for signal <gstate>.
    -----------------------------------------------------------------------
    | States             | 30                                             |
    | Transitions        | 41                                             |
    | Inputs             | 5                                              |
    | Outputs            | 9                                              |
    | Clock              | CLK (rising_edge)                              |
    | Power Up State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  13 D-type flip-flop(s).
	inferred  28 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <genlcd> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 77
 11-bit addsub                                         : 2
 11-bit subtractor                                     : 36
 14-bit adder                                          : 1
 2-bit adder                                           : 1
 24-bit adder                                          : 1
 32-bit adder                                          : 2
 4-bit adder                                           : 32
 5-bit adder                                           : 1
 6-bit adder                                           : 1
# Registers                                            : 44
 1-bit register                                        : 23
 11-bit register                                       : 2
 14-bit register                                       : 1
 2-bit register                                        : 4
 24-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 7
 5-bit register                                        : 1
 6-bit register                                        : 1
 8-bit register                                        : 3
# Comparators                                          : 41
 11-bit comparator greater                             : 2
 11-bit comparator lessequal                           : 36
 14-bit comparator greater                             : 1
 14-bit comparator lessequal                           : 1
 5-bit comparator lessequal                            : 1
# Multiplexers                                         : 224
 1-bit 2-to-1 multiplexer                              : 42
 11-bit 2-to-1 multiplexer                             : 42
 2-bit 2-to-1 multiplexer                              : 4
 24-bit 2-to-1 multiplexer                             : 32
 24-bit 4-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 56
 4-bit 4-to-1 multiplexer                              : 3
 5-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 38
# Tristates                                            : 2
 1-bit tristate buffer                                 : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <lcddatin_7> (without init value) has a constant value of 0 in block <M3>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <mouse>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <resstate>: 1 register on signal <resstate>.
The following registers are absorbed into counter <sstate>: 1 register on signal <sstate>.
Unit <mouse> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 74
 11-bit addsub                                         : 2
 11-bit subtractor                                     : 36
 24-bit adder                                          : 1
 4-bit adder                                           : 32
 6-bit adder                                           : 1
 8-bit adder                                           : 2
# Counters                                             : 3
 14-bit up counter                                     : 1
 2-bit up counter                                      : 1
 5-bit up counter                                      : 1
# Registers                                            : 136
 Flip-Flops                                            : 136
# Comparators                                          : 41
 11-bit comparator greater                             : 2
 11-bit comparator lessequal                           : 36
 14-bit comparator greater                             : 1
 14-bit comparator lessequal                           : 1
 5-bit comparator lessequal                            : 1
# Multiplexers                                         : 222
 1-bit 2-to-1 multiplexer                              : 42
 11-bit 2-to-1 multiplexer                             : 42
 2-bit 2-to-1 multiplexer                              : 3
 24-bit 2-to-1 multiplexer                             : 32
 24-bit 4-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 56
 4-bit 4-to-1 multiplexer                              : 3
 6-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 38
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <lcdhome> (without init value) has a constant value of 0 in block <clplcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lcdcmd> (without init value) has a constant value of 0 in block <clplcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lcddatin_7> (without init value) has a constant value of 0 in block <genlcd>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <M3/FSM_0> on signal <gstate[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00001 | 00001
 00010 | 00010
 00011 | 00011
 00100 | 00100
 00101 | 00101
 00110 | 00110
 00111 | 00111
 01000 | 01000
 01001 | 01001
 01010 | 01010
 01011 | 01011
 01100 | 01100
 01101 | 01101
 01110 | 01110
 01111 | 01111
 10000 | 10000
 10001 | 10001
 10010 | 10010
 10011 | 10011
 10100 | 10100
 10101 | 10101
 10110 | 10110
 10111 | 10111
 11000 | 11000
 11001 | 11001
 11010 | 11010
 11011 | 11011
 11100 | 11100
 11101 | 11101
-------------------
WARNING:Xst:1710 - FF/Latch <xpos_10> (without init value) has a constant value of 0 in block <checkmouse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ypos_10> (without init value) has a constant value of 0 in block <checkmouse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <M0/parity_2> of sequential type is unconnected in block <ns3mousetest>.
WARNING:Xst:2677 - Node <M0/parity_1> of sequential type is unconnected in block <ns3mousetest>.
WARNING:Xst:2677 - Node <M0/parity_0> of sequential type is unconnected in block <ns3mousetest>.

Optimizing unit <ns3mousetest> ...

Optimizing unit <clplcd> ...

Optimizing unit <genlcd> ...

Optimizing unit <checkmouse> ...
INFO:Xst:2261 - The FF/Latch <ypos_0> in Unit <checkmouse> is equivalent to the following FF/Latch, which will be removed : <ylsdigit_0> 
INFO:Xst:2261 - The FF/Latch <xpos_0> in Unit <checkmouse> is equivalent to the following FF/Latch, which will be removed : <xlsdigit_0> 
WARNING:Xst:1710 - FF/Latch <ypos_9> (without init value) has a constant value of 0 in block <checkmouse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ypos_9> (without init value) has a constant value of 0 in block <checkmouse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xmsdigit_3> (without init value) has a constant value of 0 in block <checkmouse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ymsdigit_3> (without init value) has a constant value of 0 in block <checkmouse>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ns3mousetest, actual ratio is 6.
FlipFlop M1/lcdstate_1 has been replicated 1 time(s)
FlipFlop M1/lcdstate_3 has been replicated 1 time(s)
FlipFlop M3/initlcd has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 153
 Flip-Flops                                            : 153

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ns3mousetest.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 687
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 38
#      LUT2                        : 56
#      LUT3                        : 56
#      LUT4                        : 45
#      LUT5                        : 104
#      LUT6                        : 246
#      MUXCY                       : 56
#      MUXF7                       : 15
#      VCC                         : 1
#      XORCY                       : 60
# FlipFlops/Latches                : 153
#      FD                          : 79
#      FDC                         : 5
#      FDCE                        : 14
#      FDE                         : 22
#      FDE_1                       : 23
#      FDR                         : 1
#      FDRE_1                      : 6
#      FDS                         : 3
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IOBUF                       : 2
#      OBUF                        : 15

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             153  out of  18224     0%  
 Number of Slice LUTs:                  554  out of   9112     6%  
    Number used as Logic:               554  out of   9112     6%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    560
   Number with an unused Flip Flop:     407  out of    560    72%  
   Number with an unused LUT:             6  out of    560     1%  
   Number of fully used LUT-FF pairs:   147  out of    560    26%  
   Number of unique control sets:        24

IO Utilization: 
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of    232     7%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 80    |
JA3                                | IBUF+BUFG              | 34    |
M0/dav                             | BUFG                   | 39    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 11.454ns (Maximum Frequency: 87.304MHz)
   Minimum input arrival time before clock: 2.765ns
   Maximum output required time after clock: 7.923ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 11.454ns (frequency: 87.304MHz)
  Total number of paths / destination ports: 2205904 / 134
-------------------------------------------------------------------------
Delay:               11.454ns (Levels of Logic = 29)
  Source:            M1/lcdcount_0 (FF)
  Destination:       M1/lcdd_6 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: M1/lcdcount_0 to M1/lcdd_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  M1/lcdcount_0 (M1/lcdcount_0)
     INV:I->O              1   0.206   0.000  M1/Madd_lcdcount[23]_GND_5_o_add_2_OUT_lut<0>_INV_0 (M1/Madd_lcdcount[23]_GND_5_o_add_2_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  M1/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<0> (M1/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<1> (M1/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<2> (M1/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<3> (M1/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<4> (M1/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<5> (M1/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<6> (M1/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<7> (M1/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<8> (M1/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<9> (M1/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<10> (M1/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<11> (M1/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<12> (M1/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<13> (M1/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<14> (M1/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<15> (M1/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<16> (M1/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<17> (M1/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<18> (M1/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<18>)
     XORCY:CI->O           3   0.180   0.755  M1/Madd_lcdcount[23]_GND_5_o_add_2_OUT_xor<19> (M1/lcdcount[23]_GND_5_o_add_2_OUT<19>)
     LUT6:I4->O           12   0.203   1.137  M1/_n1021<0>115_SW1 (N131)
     LUT6:I3->O            3   0.205   0.651  M1/_n1021<0>115_1 (M1/_n1021<0>115)
     LUT6:I5->O            1   0.205   0.580  M1/Mmux__n03891105_SW0 (N67)
     LUT6:I5->O           15   0.205   0.982  M1/Mmux__n03891105 (M1/lcdstate[3]_lcdstate[3]_mux_33_OUT<0>)
     LUT6:I5->O           18   0.205   1.154  M1/Mmux__n03711111 (M1/lcdstate[3]_lcdstate[3]_mux_83_OUT<1>)
     LUT5:I3->O            1   0.203   0.684  M1/Mmux__n0365110_SW0 (N200)
     LUT6:I4->O           10   0.203   0.857  M1/Mmux__n0365110 (M1/lcdstate[3]_lcdstate[3]_mux_107_OUT<0>)
     LUT6:I5->O            7   0.205   0.773  M1/_n0777_inv (M1/_n0777_inv)
     FDE:CE                    0.322          M1/lcdd_0
    ----------------------------------------
    Total                     11.454ns (3.303ns logic, 8.151ns route)
                                       (28.8% logic, 71.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'JA3'
  Clock period: 4.351ns (frequency: 229.819MHz)
  Total number of paths / destination ports: 407 / 63
-------------------------------------------------------------------------
Delay:               4.351ns (Levels of Logic = 2)
  Source:            M0/sstate_0 (FF)
  Destination:       M0/mousexdata_7 (FF)
  Source Clock:      JA3 falling
  Destination Clock: JA3 falling

  Data Path: M0/sstate_0 to M0/mousexdata_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.174  M0/sstate_0 (M0/sstate_0)
     LUT5:I0->O           10   0.203   1.201  M0/_n0533_inv111 (M0/_n0533_inv11)
     LUT6:I1->O            8   0.203   0.802  M0/_n0481_inv1 (M0/_n0481_inv)
     FDE_1:CE                  0.322          M0/mousexdata_0
    ----------------------------------------
    Total                      4.351ns (1.175ns logic, 3.176ns route)
                                       (27.0% logic, 73.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M0/dav'
  Clock period: 7.491ns (frequency: 133.487MHz)
  Total number of paths / destination ports: 8257 / 39
-------------------------------------------------------------------------
Delay:               7.491ns (Levels of Logic = 7)
  Source:            M2/ypos_4 (FF)
  Destination:       M2/ymiddigit_0 (FF)
  Source Clock:      M0/dav rising
  Destination Clock: M0/dav rising

  Data Path: M2/ypos_4 to M2/ymiddigit_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.580  M2/ypos_4 (M2/ypos_4)
     LUT3:I2->O            1   0.205   0.944  M2/Mmux_n046661 (M2/n0466<4>)
     LUT6:I0->O            1   0.203   0.000  M2/Maddsub_ypos[10]_ypos[10]_mux_14_OUT_lut<4> (M2/Maddsub_ypos[10]_ypos[10]_mux_14_OUT_lut<4>)
     XORCY:LI->O          44   0.136   1.691  M2/Maddsub_ypos[10]_ypos[10]_mux_14_OUT_xor<4> (M2/ypos[10]_ypos[10]_mux_14_OUT<4>)
     LUT4:I1->O            2   0.205   0.864  M2/GND_6_o_GND_6_o_mux_201_OUT<0>21 (M2/GND_6_o_GND_6_o_mux_201_OUT<0>_bdd3)
     LUT6:I2->O            1   0.203   0.924  M2/GND_6_o_GND_6_o_mux_201_OUT<0>2 (M2/GND_6_o_GND_6_o_mux_201_OUT<0>2)
     LUT6:I1->O            1   0.203   0.580  M2/GND_6_o_GND_6_o_mux_201_OUT<0>9 (M2/GND_6_o_GND_6_o_mux_201_OUT<0>9)
     LUT2:I1->O            1   0.205   0.000  M2/GND_6_o_GND_6_o_mux_201_OUT<0>10 (M2/GND_6_o_GND_6_o_mux_201_OUT<0>)
     FD:D                      0.102          M2/ymiddigit_0
    ----------------------------------------
    Total                      7.491ns (1.909ns logic, 5.582ns route)
                                       (25.5% logic, 74.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'JA3'
  Total number of paths / destination ports: 22 / 22
-------------------------------------------------------------------------
Offset:              2.765ns (Levels of Logic = 2)
  Source:            JA1 (PAD)
  Destination:       M0/mousexdata_0 (FF)
  Destination Clock: JA3 falling

  Data Path: JA1 to M0/mousexdata_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          22   1.222   1.238  JA1_IOBUF (N63)
     LUT3:I1->O            1   0.203   0.000  M0/Mmux__n053411 (M0/_n0534<0>)
     FDE_1:D                   0.102          M0/button_1
    ----------------------------------------
    Total                      2.765ns (1.527ns logic, 1.238ns route)
                                       (55.2% logic, 44.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'JA3'
  Total number of paths / destination ports: 18 / 5
-------------------------------------------------------------------------
Offset:              6.071ns (Levels of Logic = 3)
  Source:            M0/sstate_1 (FF)
  Destination:       JA1 (PAD)
  Source Clock:      JA3 falling

  Data Path: M0/sstate_1 to JA1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.447   1.221  M0/sstate_1 (M0/sstate_1)
     LUT6:I0->O            2   0.203   0.845  M0/GND_2_o_PWR_2_o_AND_4_o_inv23 (M0/GND_2_o_PWR_2_o_AND_4_o_inv2)
     LUT6:I3->O            1   0.205   0.579  M0/Mmux_Z_2_o_GND_2_o_MUX_59_o11 (JA1_IOBUF)
     IOBUF:I->IO               2.571          JA1_IOBUF (JA1)
    ----------------------------------------
    Total                      6.071ns (3.426ns logic, 2.645ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 54 / 12
-------------------------------------------------------------------------
Offset:              7.923ns (Levels of Logic = 5)
  Source:            M0/count_7 (FF)
  Destination:       JA1 (PAD)
  Source Clock:      CLK rising

  Data Path: M0/count_7 to JA1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   1.048  M0/count_7 (M0/count_7)
     LUT6:I0->O            1   0.203   0.808  M0/GND_2_o_PWR_2_o_AND_4_o_inv21 (M0/GND_2_o_PWR_2_o_AND_4_o_inv21)
     LUT6:I3->O            1   0.205   0.808  M0/GND_2_o_PWR_2_o_AND_4_o_inv22 (M0/GND_2_o_PWR_2_o_AND_4_o_inv22)
     LUT6:I3->O            2   0.205   0.845  M0/GND_2_o_PWR_2_o_AND_4_o_inv23 (M0/GND_2_o_PWR_2_o_AND_4_o_inv2)
     LUT6:I3->O            1   0.205   0.579  M0/Mmux_Z_2_o_GND_2_o_MUX_59_o11 (JA1_IOBUF)
     IOBUF:I->IO               2.571          JA1_IOBUF (JA1)
    ----------------------------------------
    Total                      7.923ns (3.836ns logic, 4.087ns route)
                                       (48.4% logic, 51.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   11.454|         |         |         |
M0/dav         |    3.149|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock JA3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    4.237|         |
JA3            |         |         |    4.351|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M0/dav
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
JA3            |         |    8.567|         |         |
M0/dav         |    7.491|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 25.00 secs
Total CPU time to Xst completion: 25.46 secs
 
--> 

Total memory usage is 199872 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   49 (   0 filtered)
Number of infos    :    5 (   0 filtered)

