From b692d5e12def38a8bba8605a496ab99159b4bb87 Mon Sep 17 00:00:00 2001
From: Ian Dannapel <ian.dannapel@iris-sensing.com>
Date: Wed, 16 Oct 2024 15:42:26 +0000
Subject: [PATCH] imx8mp-irma6r2: Add dts overlay for board revision 3

Signed-off-by: Ian Dannapel <ian.dannapel@iris-sensing.com>
---
 arch/arm64/boot/dts/freescale/Makefile        |  4 +
 .../dts/freescale/imx8mp-irma6r2-rev3.dtso    | 97 +++++++++++++++++++
 2 files changed, 101 insertions(+)
 create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-irma6r2-rev3.dtso

diff --git a/arch/arm64/boot/dts/freescale/Makefile b/arch/arm64/boot/dts/freescale/Makefile
index d8975193d950..1b3c04d2f889 100644
--- a/arch/arm64/boot/dts/freescale/Makefile
+++ b/arch/arm64/boot/dts/freescale/Makefile
@@ -127,7 +127,11 @@ dtb-$(CONFIG_ARCH_MXC) += imx8mp-evk.dtb imx8mp-evk-rm67191.dtb imx8mp-evk-it626
 			  imx8mp-evk-hifiberry-dac2.dtb imx8mp-evk-hifiberry-dacplusadc.dtb \
 			  imx8mp-evk-usdhc1-m2.dtb imx8mp-evk-rm67199.dtb \
 			  imx8mp-evk-dpdk.dtb imx8mp-evk-8mic-swpdm.dtb imx8mp-evk-rpmsg-lpv.dtb imx8mp-evk-revA3-8mic-revE.dtb
+# irma6r2
 dtb-$(CONFIG_ARCH_MXC) += imx8mp-irma6r2.dtb
+imx8mp-irma6r2-rev3-dtbs := imx8mp-irma6r2.dtb imx8mp-irma6r2-rev3.dtbo
+dtb-$(CONFIG_ARCH_MXC) += imx8mp-irma6r2-rev3.dtb
+
 dtb-$(CONFIG_ARCH_MXC) += imx8mp-msc-sm2s-ep1.dtb
 dtb-$(CONFIG_ARCH_MXC) += imx8mp-phyboard-pollux-rdk.dtb
 dtb-$(CONFIG_ARCH_MXC) += imx8mp-ab2.dtb
diff --git a/arch/arm64/boot/dts/freescale/imx8mp-irma6r2-rev3.dtso b/arch/arm64/boot/dts/freescale/imx8mp-irma6r2-rev3.dtso
new file mode 100644
index 000000000000..594b2bed5c2f
--- /dev/null
+++ b/arch/arm64/boot/dts/freescale/imx8mp-irma6r2-rev3.dtso
@@ -0,0 +1,97 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+* Copyright 2024 iris-GmbH
+* 
+* Overlay for Irma6r2 Revision 3 (FPGA)
+*/
+
+/dts-v1/;
+/plugin/;
+
+#include <dt-bindings/gpio/gpio.h>
+
+&i2c2 {
+    #address-cells = <1>;
+    #size-cells = <0>;
+
+    epc660-camera@22 {
+        port@0 {
+            epc660_parallel_out: endpoint {
+                remote-endpoint = <&fpga_parallel_in>;
+            };
+        };
+    };
+
+    toshiba-bridge@e {
+        status = "disabled";
+    };
+
+    fpga-bridge@2a {
+        compatible = "efinix,trion-mipi";
+        reg = <0x2a>;
+        status = "okay";
+
+        clocks = <&clk_serializer>;
+        clock-names = "refclk";
+
+        default-input = <0>;
+
+        fpga-mgr = <&fpga_mgr_spi>;
+        fpga-bin = "irma6_ppi_mipi_fpga.bin";
+
+        ports {
+            #address-cells = <1>;
+            #size-cells = <0>;
+
+            port@0 {
+                reg = <0>;
+                fpga_parallel_in: endpoint {
+                    bus-type = <5>;
+                    bus-width = <12>;
+                    hsync-active = <0>;
+                    vsync-active = <0>;
+                    field-even-active = <0>;
+                    remote-endpoint = <&epc660_parallel_out>;
+                };
+            };
+            port@1 {
+                reg = <1>;
+                fpga_mipi_out: endpoint {
+                    data-lanes = <1 2>;
+                    clock-noncontinuous;
+                    link-frequencies = /bits/ 64 <450000000>;
+                    remote-endpoint = <&mipi0_csi_in>;
+                };
+            };
+        };
+    };
+};
+
+&mipi_csi_0 {
+    port@0 {
+        mipi0_csi_in: endpoint {
+            remote-endpoint = <&fpga_mipi_out>;
+        };
+    };
+};
+
+&ecspi2 {
+    #address-cells = <1>;
+    #size-cells = <0>;
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_ecspi2 &pinctrl_ecspi2_cs>;
+    status = "okay";
+
+    fpga_mgr_spi: fpga-mgr@0 {
+        compatible = "efinix,trion-spi-passive";
+        reg = <0>;
+        status = "okay";
+        spi-max-frequency = <25000000>;
+        // SPI Mode 3
+        spi-cpha;
+        spi-cpol;
+        pinctrl-0 = <&pinctrl_csi0_rst_bridge>;
+        creset-gpios = <&gpio4 17 GPIO_ACTIVE_LOW>;
+        cs-gpios = <&gpio5 13 GPIO_ACTIVE_LOW>;
+    };
+};
-- 
2.44.1

