Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: timer.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "timer.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "timer"
Output Format                      : NGC
Target Device                      : xc3s50a-4-tq144

---- Source Options
Top Module Name                    : timer
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "src/decoder_7_seg.v" in library work
Compiling verilog file "src/display_7_seg.v" in library work
Module <decoder_7_seg> compiled
Compiling verilog file "src/debouncer.v" in library work
Module <display_7_seg> compiled
Compiling verilog file "src/alarm.v" in library work
Module <debouncer> compiled
Compiling verilog file "src/timer.v" in library work
Module <alarm> compiled
Module <timer> compiled
No errors in compilation
Analysis of file <"timer.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <timer> in library <work> with parameters.
	BEEPING = "00000000000000000000000000000010"
	RUNNING = "00000000000000000000000000000001"
	SETTING = "00000000000000000000000000000000"

Analyzing hierarchy for module <debouncer> in library <work>.

Analyzing hierarchy for module <alarm> in library <work>.

Analyzing hierarchy for module <display_7_seg> in library <work>.

Analyzing hierarchy for module <decoder_7_seg> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <timer>.
	BEEPING = 32'sb00000000000000000000000000000010
	RUNNING = 32'sb00000000000000000000000000000001
	SETTING = 32'sb00000000000000000000000000000000
	Enabling task <handle_settings>.
	Enabling task <decrement_time>.
	Enabling task <reset_time>.
	Enabling task <reset_time>.
Module <timer> is correct for synthesis.
 
Analyzing module <debouncer> in library <work>.
Module <debouncer> is correct for synthesis.
 
Analyzing module <alarm> in library <work>.
Module <alarm> is correct for synthesis.
 
Analyzing module <display_7_seg> in library <work>.
Module <display_7_seg> is correct for synthesis.
 
Analyzing module <decoder_7_seg> in library <work>.
Module <decoder_7_seg> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <debouncer>.
    Related source file is "src/debouncer.v".
    Found 1-bit register for signal <state>.
    Found 17-bit up counter for signal <count>.
    Found 1-bit xor2 for signal <idle$xor0000> created at line 44.
    Found 1-bit register for signal <sync_0>.
    Found 1-bit register for signal <sync_1>.
    Summary:
	inferred   1 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <debouncer> synthesized.


Synthesizing Unit <alarm>.
    Related source file is "src/alarm.v".
    Found 1-bit register for signal <BUZZER>.
    Found 26-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <alarm> synthesized.


Synthesizing Unit <decoder_7_seg>.
    Related source file is "src/decoder_7_seg.v".
    Found 16x8-bit ROM for signal <SEG$mux0000> created at line 30.
    Found 8-bit register for signal <SEG>.
    Summary:
	inferred   1 ROM(s).
	inferred   8 D-type flip-flop(s).
Unit <decoder_7_seg> synthesized.


Synthesizing Unit <display_7_seg>.
    Related source file is "src/display_7_seg.v".
    Found 3-bit register for signal <DIGIT>.
    Found 3-bit 4-to-1 multiplexer for signal <DIGIT$mux0000>.
    Found 4-bit register for signal <digit_data>.
    Found 4-bit 4-to-1 multiplexer for signal <digit_data$mux0000>.
    Found 2-bit up counter for signal <digit_posn>.
    Found 24-bit up counter for signal <prescaler>.
    Summary:
	inferred   2 Counter(s).
	inferred   7 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <display_7_seg> synthesized.


Synthesizing Unit <timer>.
    Related source file is "src/timer.v".
    Found 1-bit register for signal <alarm_on>.
    Found 4-bit register for signal <mins>.
    Found 4-bit comparator less for signal <mins$cmp_lt0000> created at line 123.
    Found 4-bit comparator less for signal <mins$cmp_lt0001> created at line 127.
    Found 4-bit addsub for signal <mins$share0000> created at line 58.
    Found 4-bit register for signal <mins_stored>.
    Found 26-bit up counter for signal <prescaler>.
    Found 4-bit register for signal <secs>.
    Found 4-bit subtractor for signal <secs$addsub0000> created at line 122.
    Found 2-bit register for signal <state>.
    Found 4-bit register for signal <ten_secs>.
    Found 4-bit subtractor for signal <ten_secs$addsub0000> created at line 126.
    Summary:
	inferred   1 Counter(s).
	inferred  19 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <timer> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 3
 4-bit addsub                                          : 1
 4-bit subtractor                                      : 2
# Counters                                             : 8
 17-bit up counter                                     : 4
 2-bit up counter                                      : 1
 24-bit up counter                                     : 1
 26-bit up counter                                     : 2
# Registers                                            : 22
 1-bit register                                        : 14
 2-bit register                                        : 1
 3-bit register                                        : 1
 4-bit register                                        : 5
 8-bit register                                        : 1
# Comparators                                          : 2
 4-bit comparator less                                 : 2
# Multiplexers                                         : 2
 3-bit 4-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <decoder_7_seg>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_SEG_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <decoder_7_seg> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 3
 4-bit addsub                                          : 1
 4-bit subtractor                                      : 2
# Counters                                             : 8
 17-bit up counter                                     : 4
 2-bit up counter                                      : 1
 24-bit up counter                                     : 1
 26-bit up counter                                     : 2
# Registers                                            : 47
 Flip-Flops                                            : 47
# Comparators                                          : 2
 4-bit comparator less                                 : 2
# Multiplexers                                         : 5
 1-bit 4-to-1 multiplexer                              : 4
 3-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <SEG_0> (without init value) has a constant value of 1 in block <decoder_7_seg>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <timer> ...
WARNING:Xst:1293 - FF/Latch <ten_secs_3> has a constant value of 0 in block <timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ten_secs_3> has a constant value of 0 in block <timer>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <debouncer> ...

Optimizing unit <decoder_7_seg> ...

Optimizing unit <display_7_seg> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block timer, actual ratio is 28.
FlipFlop state_0 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <timer> :
	Found 2-bit shift register for signal <d4/sync_1>.
	Found 2-bit shift register for signal <d3/sync_1>.
	Found 2-bit shift register for signal <d2/sync_1>.
	Found 2-bit shift register for signal <d1/sync_1>.
Unit <timer> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 184
 Flip-Flops                                            : 184
# Shift Registers                                      : 4
 2-bit shift register                                  : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : timer.ngr
Top Level Output File Name         : timer
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 18

Cell Usage :
# BELS                             : 642
#      GND                         : 1
#      INV                         : 13
#      LUT1                        : 141
#      LUT2                        : 13
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 33
#      LUT3_D                      : 4
#      LUT3_L                      : 2
#      LUT4                        : 89
#      LUT4_D                      : 4
#      LUT4_L                      : 10
#      MUXCY                       : 177
#      MUXF5                       : 8
#      VCC                         : 1
#      XORCY                       : 144
# FlipFlops/Latches                : 188
#      FD                          : 13
#      FDE                         : 16
#      FDR                         : 118
#      FDRE                        : 28
#      FDS                         : 13
# Shift Registers                  : 4
#      SRL16                       : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 4
#      OBUF                        : 13
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-4 

 Number of Slices:                      181  out of    704    25%  
 Number of Slice Flip Flops:            188  out of   1408    13%  
 Number of 4 input LUTs:                315  out of   1408    22%  
    Number used as logic:               311
    Number used as Shift registers:       4
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of    108    16%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 192   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.617ns (Maximum Frequency: 116.050MHz)
   Minimum input arrival time before clock: 1.269ns
   Maximum output required time after clock: 5.558ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 8.617ns (frequency: 116.050MHz)
  Total number of paths / destination ports: 6391 / 391
-------------------------------------------------------------------------
Delay:               8.617ns (Levels of Logic = 10)
  Source:            d3/count_12 (FF)
  Destination:       mins_1 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: d3/count_12 to mins_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.590  d3/count_12 (d3/count_12)
     LUT1:I0->O            1   0.648   0.000  d3/finished_wg_cy<0>_rt (d3/finished_wg_cy<0>_rt)
     MUXCY:S->O            1   0.632   0.000  d3/finished_wg_cy<0> (d3/finished_wg_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  d3/finished_wg_cy<1> (d3/finished_wg_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  d3/finished_wg_cy<2> (d3/finished_wg_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  d3/finished_wg_cy<3> (d3/finished_wg_cy<3>)
     MUXCY:CI->O           7   0.269   0.740  d3/finished_wg_cy<4> (d3/finished)
     LUT3_D:I2->O         12   0.648   0.993  d3/trans_up1 (s_cancel)
     LUT3:I2->O            1   0.648   0.000  mins_mux0000<2>3_G (N571)
     MUXF5:I1->O           2   0.276   0.450  mins_mux0000<2>3 (N20)
     LUT4:I3->O            1   0.648   0.420  mins_mux0000<2>4 (mins_mux0000<2>4)
     FDS:S                     0.869          mins_1
    ----------------------------------------
    Total                      8.617ns (5.424ns logic, 3.193ns route)
                                       (62.9% logic, 37.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.269ns (Levels of Logic = 1)
  Source:            switch_start_stop (PAD)
  Destination:       d4/Mshreg_sync_1 (FF)
  Destination Clock: CLK rising

  Data Path: switch_start_stop to d4/Mshreg_sync_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.849   0.420  switch_start_stop_IBUF (switch_start_stop_IBUF)
     SRL16:D                  -0.064          d4/Mshreg_sync_1
    ----------------------------------------
    Total                      1.269ns (0.849ns logic, 0.420ns route)
                                       (66.9% logic, 33.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              5.558ns (Levels of Logic = 1)
  Source:            a/BUZZER (FF)
  Destination:       BUZZER (PAD)
  Source Clock:      CLK rising

  Data Path: a/BUZZER to BUZZER
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.447  a/BUZZER (a/BUZZER)
     OBUF:I->O                 4.520          BUZZER_OBUF (BUZZER)
    ----------------------------------------
    Total                      5.558ns (5.111ns logic, 0.447ns route)
                                       (92.0% logic, 8.0% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.35 secs
 
--> 


Total memory usage is 503484 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    2 (   0 filtered)

