
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>hw/ip/prim_xilinx/rtl/prim_xilinx_ram_2p.sv Cov: 100% </h3>
<pre style="margin:0; padding:0 ">   1: // Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">   2: // Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">   3: // SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">   4: //</pre>
<pre style="margin:0; padding:0 ">   5: // Synchronous dual-port SRAM register model</pre>
<pre style="margin:0; padding:0 ">   6: //   This module is for simulation and small size SRAM.</pre>
<pre style="margin:0; padding:0 ">   7: //   Implementing ECC should be done inside wrapper not this model.</pre>
<pre style="margin:0; padding:0 ">   8: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   9: module prim_xilinx_ram_2p #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  10:   parameter  int Width = 32, // bit</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  11:   parameter  int Depth = 128,</pre>
<pre style="margin:0; padding:0 ">  12: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  13:   localparam int Aw    = $clog2(Depth)  // derived parameter</pre>
<pre style="margin:0; padding:0 ">  14: ) (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  15:   input clk_a_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  16:   input clk_b_i,</pre>
<pre style="margin:0; padding:0 ">  17: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  18:   input                    a_req_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  19:   input                    a_write_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  20:   input        [Aw-1:0]    a_addr_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  21:   input        [Width-1:0] a_wdata_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  22:   output logic [Width-1:0] a_rdata_o,</pre>
<pre style="margin:0; padding:0 ">  23: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  24:   input                    b_req_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  25:   input                    b_write_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  26:   input        [Aw-1:0]    b_addr_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  27:   input        [Width-1:0] b_wdata_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  28:   output logic [Width-1:0] b_rdata_o</pre>
<pre style="margin:0; padding:0 ">  29: );</pre>
<pre style="margin:0; padding:0 ">  30: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  31:   logic [Width-1:0] storage [Depth];</pre>
<pre style="margin:0; padding:0 ">  32: </pre>
<pre style="margin:0; padding:0 ">  33:   // Xilinx FPGA specific Dual-port RAM coding style</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  34:   always_ff @(posedge clk_a_i) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  35:     if (a_req_i) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  36:       if (a_write_i) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  37:         storage[a_addr_i] <= a_wdata_i;</pre>
<pre style="margin:0; padding:0 ">  38:       end</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  39:       a_rdata_o <= storage[a_addr_i];</pre>
<pre style="margin:0; padding:0 ">  40:     end</pre>
<pre style="margin:0; padding:0 ">  41:   end</pre>
<pre style="margin:0; padding:0 ">  42: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  43:   always_ff @(posedge clk_b_i) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  44:     if (b_req_i) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  45:       if (b_write_i) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  46:         storage[b_addr_i] <= b_wdata_i;</pre>
<pre style="margin:0; padding:0 ">  47:       end</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  48:       b_rdata_o <= storage[b_addr_i];</pre>
<pre style="margin:0; padding:0 ">  49:     end</pre>
<pre style="margin:0; padding:0 ">  50:   end</pre>
<pre style="margin:0; padding:0 ">  51: </pre>
<pre style="margin:0; padding:0 ">  52: endmodule</pre>
<pre style="margin:0; padding:0 ">  53: </pre>
<pre style="margin:0; padding:0 ">  54: </pre>
</body>
</html>
