Timing Analyzer report for TestIOP16B
Sat Jul 03 19:11:52 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_clk'
 13. Slow 1200mV 85C Model Hold: 'i_clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'i_clk'
 22. Slow 1200mV 0C Model Hold: 'i_clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'i_clk'
 30. Fast 1200mV 0C Model Hold: 'i_clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; TestIOP16B                                          ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE15F23C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.0%      ;
;     Processors 3-4         ;   0.8%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; i_clk      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 97.98 MHz ; 97.98 MHz       ; i_clk      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; i_clk ; -9.206 ; -662.574           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; i_clk ; 0.433 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; i_clk ; -3.201 ; -159.362                         ;
+-------+--------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_clk'                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -9.206 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3] ; i_clk        ; i_clk       ; 1.000        ; -0.031     ; 10.176     ;
; -9.175 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3] ; i_clk        ; i_clk       ; 1.000        ; -0.023     ; 10.153     ;
; -9.163 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; i_clk        ; i_clk       ; 1.000        ; -0.004     ; 10.160     ;
; -9.130 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3] ; i_clk        ; i_clk       ; 1.000        ; 0.002      ; 10.133     ;
; -9.089 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; i_clk        ; i_clk       ; 1.000        ; 0.014      ; 10.104     ;
; -9.038 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3] ; i_clk        ; i_clk       ; 1.000        ; -0.014     ; 10.025     ;
; -9.015 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; i_clk        ; i_clk       ; 1.000        ; -0.004     ; 10.012     ;
; -9.008 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; i_clk        ; i_clk       ; 1.000        ; 0.014      ; 10.023     ;
; -8.993 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[4] ; i_clk        ; i_clk       ; 1.000        ; 0.002      ; 9.996      ;
; -8.992 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; i_clk        ; i_clk       ; 1.000        ; -0.004     ; 9.989      ;
; -8.989 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[4] ; i_clk        ; i_clk       ; 1.000        ; 0.014      ; 10.004     ;
; -8.967 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5] ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 9.939      ;
; -8.947 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6] ; i_clk        ; i_clk       ; 1.000        ; -0.023     ; 9.925      ;
; -8.946 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; i_clk        ; i_clk       ; 1.000        ; 0.014      ; 9.961      ;
; -8.935 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[4] ; i_clk        ; i_clk       ; 1.000        ; -0.002     ; 9.934      ;
; -8.924 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; i_clk        ; i_clk       ; 1.000        ; -0.002     ; 9.923      ;
; -8.861 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; i_clk        ; i_clk       ; 1.000        ; -0.023     ; 9.839      ;
; -8.839 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7] ; i_clk        ; i_clk       ; 1.000        ; 0.002      ; 9.842      ;
; -8.785 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0] ; i_clk        ; i_clk       ; 1.000        ; -0.004     ; 9.782      ;
; -8.781 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5] ; i_clk        ; i_clk       ; 1.000        ; 0.016      ; 9.798      ;
; -8.780 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3] ; i_clk        ; i_clk       ; 1.000        ; -0.004     ; 9.777      ;
; -8.777 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[3] ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 9.734      ;
; -8.770 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[0] ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 9.744      ;
; -8.769 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2] ; i_clk        ; i_clk       ; 1.000        ; -0.004     ; 9.766      ;
; -8.762 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1] ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 9.734      ;
; -8.757 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1] ; i_clk        ; i_clk       ; 1.000        ; -0.023     ; 9.735      ;
; -8.741 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4] ; i_clk        ; i_clk       ; 1.000        ; -0.023     ; 9.719      ;
; -8.740 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2] ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 9.712      ;
; -8.736 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2] ; i_clk        ; i_clk       ; 1.000        ; 0.014      ; 9.751      ;
; -8.736 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4] ; i_clk        ; i_clk       ; 1.000        ; -0.004     ; 9.733      ;
; -8.728 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0] ; i_clk        ; i_clk       ; 1.000        ; 0.012      ; 9.741      ;
; -8.709 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6] ; i_clk        ; i_clk       ; 1.000        ; -0.031     ; 9.679      ;
; -8.680 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1] ; i_clk        ; i_clk       ; 1.000        ; -0.031     ; 9.650      ;
; -8.661 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4] ; i_clk        ; i_clk       ; 1.000        ; 0.016      ; 9.678      ;
; -8.643 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6] ; i_clk        ; i_clk       ; 1.000        ; 0.005      ; 9.649      ;
; -8.636 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; i_clk        ; i_clk       ; 1.000        ; -0.004     ; 9.633      ;
; -8.607 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[2] ; i_clk        ; i_clk       ; 1.000        ; -0.023     ; 9.585      ;
; -8.596 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2] ; i_clk        ; i_clk       ; 1.000        ; -0.002     ; 9.595      ;
; -8.590 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7] ; i_clk        ; i_clk       ; 1.000        ; -0.023     ; 9.568      ;
; -8.571 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2] ; i_clk        ; i_clk       ; 1.000        ; 0.016      ; 9.588      ;
; -8.551 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0] ; i_clk        ; i_clk       ; 1.000        ; -0.002     ; 9.550      ;
; -8.549 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6] ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 9.521      ;
; -8.538 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1] ; i_clk        ; i_clk       ; 1.000        ; 0.005      ; 9.544      ;
; -8.517 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7] ; i_clk        ; i_clk       ; 1.000        ; -0.002     ; 9.516      ;
; -8.512 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3] ; i_clk        ; i_clk       ; 1.000        ; -0.002     ; 9.511      ;
; -8.482 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6] ; i_clk        ; i_clk       ; 1.000        ; -0.002     ; 9.481      ;
; -8.476 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; i_clk        ; i_clk       ; 1.000        ; 0.014      ; 9.491      ;
; -8.464 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0] ; i_clk        ; i_clk       ; 1.000        ; -0.031     ; 9.434      ;
; -8.462 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1] ; i_clk        ; i_clk       ; 1.000        ; -0.002     ; 9.461      ;
; -8.421 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[0] ; i_clk        ; i_clk       ; 1.000        ; 0.012      ; 9.434      ;
; -8.356 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7] ; i_clk        ; i_clk       ; 1.000        ; 0.016      ; 9.373      ;
; -8.270 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5] ; i_clk        ; i_clk       ; 1.000        ; -0.031     ; 9.240      ;
; -8.234 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[6]                    ; i_clk        ; i_clk       ; 1.000        ; -0.491     ; 8.744      ;
; -8.225 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2] ; i_clk        ; i_clk       ; 1.000        ; -0.024     ; 9.202      ;
; -8.193 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7] ; i_clk        ; i_clk       ; 1.000        ; -0.024     ; 9.170      ;
; -8.164 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0] ; i_clk        ; i_clk       ; 1.000        ; 0.002      ; 9.167      ;
; -8.081 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[4] ; i_clk        ; i_clk       ; 1.000        ; -0.024     ; 9.058      ;
; -8.041 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2] ; i_clk        ; i_clk       ; 1.000        ; -0.491     ; 8.551      ;
; -8.009 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0] ; i_clk        ; i_clk       ; 1.000        ; -0.473     ; 8.537      ;
; -7.965 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3] ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 8.921      ;
; -7.937 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6] ; i_clk        ; i_clk       ; 1.000        ; -0.473     ; 8.465      ;
; -7.935 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4] ; i_clk        ; i_clk       ; 1.000        ; -0.492     ; 8.444      ;
; -7.935 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; i_clk        ; i_clk       ; 1.000        ; -0.492     ; 8.444      ;
; -7.878 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1] ; i_clk        ; i_clk       ; 1.000        ; -0.473     ; 8.406      ;
; -7.866 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[8]                    ; i_clk        ; i_clk       ; 1.000        ; -0.024     ; 8.843      ;
; -7.655 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[1]                    ; i_clk        ; i_clk       ; 1.000        ; -0.491     ; 8.165      ;
; -7.618 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[7]                    ; i_clk        ; i_clk       ; 1.000        ; -0.024     ; 8.595      ;
; -7.597 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5] ; i_clk        ; i_clk       ; 1.000        ; 0.012      ; 8.610      ;
; -7.472 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[5]                    ; i_clk        ; i_clk       ; 1.000        ; -0.024     ; 8.449      ;
; -7.428 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[2]                    ; i_clk        ; i_clk       ; 1.000        ; -0.024     ; 8.405      ;
; -7.424 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[4]                    ; i_clk        ; i_clk       ; 1.000        ; -0.024     ; 8.401      ;
; -7.404 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[0]                    ; i_clk        ; i_clk       ; 1.000        ; -0.491     ; 7.914      ;
; -7.326 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[3]                    ; i_clk        ; i_clk       ; 1.000        ; -0.024     ; 8.303      ;
; -6.464 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; o_UsrLed~reg0                              ; i_clk        ; i_clk       ; 1.000        ; 0.000      ; 7.465      ;
; -6.299 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3] ; i_clk        ; i_clk       ; 1.000        ; -0.130     ; 7.170      ;
; -6.268 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3] ; i_clk        ; i_clk       ; 1.000        ; -0.122     ; 7.147      ;
; -6.223 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3] ; i_clk        ; i_clk       ; 1.000        ; -0.097     ; 7.127      ;
; -6.131 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3] ; i_clk        ; i_clk       ; 1.000        ; -0.113     ; 7.019      ;
; -6.043 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; i_clk        ; i_clk       ; 1.000        ; -0.103     ; 6.941      ;
; -6.036 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; i_clk        ; i_clk       ; 1.000        ; -0.085     ; 6.952      ;
; -5.975 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6] ; i_clk        ; i_clk       ; 1.000        ; -0.122     ; 6.854      ;
; -5.947 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; i_clk        ; i_clk       ; 1.000        ; -0.100     ; 6.848      ;
; -5.922 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; i_clk        ; i_clk       ; 1.000        ; -0.121     ; 6.802      ;
; -5.886 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3] ; i_clk        ; i_clk       ; 1.000        ; -0.134     ; 6.753      ;
; -5.873 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3] ; i_clk        ; i_clk       ; 1.000        ; -0.103     ; 6.771      ;
; -5.873 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 6.792      ;
; -5.870 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[3] ; i_clk        ; i_clk       ; 1.000        ; -0.143     ; 6.728      ;
; -5.855 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3] ; i_clk        ; i_clk       ; 1.000        ; -0.126     ; 6.730      ;
; -5.848 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; i_clk        ; i_clk       ; 1.000        ; -0.103     ; 6.746      ;
; -5.810 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3] ; i_clk        ; i_clk       ; 1.000        ; -0.101     ; 6.710      ;
; -5.751 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5] ; i_clk        ; i_clk       ; 1.000        ; -0.125     ; 6.627      ;
; -5.737 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6] ; i_clk        ; i_clk       ; 1.000        ; -0.130     ; 6.608      ;
; -5.726 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5] ; i_clk        ; i_clk       ; 1.000        ; -0.146     ; 6.581      ;
; -5.718 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3] ; i_clk        ; i_clk       ; 1.000        ; -0.117     ; 6.602      ;
; -5.708 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; i_clk        ; i_clk       ; 1.000        ; -0.098     ; 6.611      ;
; -5.683 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; i_clk        ; i_clk       ; 1.000        ; -0.119     ; 6.565      ;
; -5.671 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6] ; i_clk        ; i_clk       ; 1.000        ; -0.094     ; 6.578      ;
; -5.669 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[2]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2] ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 6.590      ;
; -5.656 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; i_clk        ; i_clk       ; 1.000        ; -0.103     ; 6.554      ;
; -5.645 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; i_clk        ; i_clk       ; 1.000        ; -0.119     ; 6.527      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_clk'                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.433 ; o_UsrLed~reg0                                ; o_UsrLed~reg0                                                                                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.101      ; 0.746      ;
; 0.466 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[0]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.758      ;
; 0.493 ; Debouncer:debounceReset|w_dig_counter[19]    ; Debouncer:debounceReset|w_dig_counter[19]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.785      ;
; 0.504 ; Debouncer:debounceReset|w_dly1               ; Debouncer:debounceReset|w_dly2                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.795      ;
; 0.505 ; Debouncer:debounceReset|w_dly4               ; Debouncer:debounceReset|o_PinOut                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.796      ;
; 0.505 ; Debouncer:debounceReset|w_dly2               ; Debouncer:debounceReset|w_dly3                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.796      ;
; 0.510 ; Debouncer:debounceReset|w_dly3               ; Debouncer:debounceReset|w_dly4                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.801      ;
; 0.736 ; IOP16:IOP16|w_PC_out[6]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.491      ; 1.481      ;
; 0.745 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.037      ;
; 0.746 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.038      ;
; 0.747 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; Debouncer:debounceReset|w_dig_counter[15]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.040      ;
; 0.749 ; Debouncer:debounceReset|w_dig_counter[18]    ; Debouncer:debounceReset|w_dig_counter[18]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.041      ;
; 0.750 ; Debouncer:debounceReset|w_dig_counter[17]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.042      ;
; 0.763 ; Debouncer:debounceReset|w_dig_counter[9]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; Debouncer:debounceReset|w_dig_counter[8]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.055      ;
; 0.766 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[1]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.058      ;
; 0.767 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[1]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.059      ;
; 0.780 ; Debouncer:debounceReset|w_dly3               ; Debouncer:debounceReset|o_PinOut                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.071      ;
; 0.791 ; IOP16:IOP16|w_PC_out[1]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.491      ; 1.536      ;
; 0.804 ; IOP16:IOP16|w_PC_out[0]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.491      ; 1.549      ;
; 0.873 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.165      ;
; 1.050 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.342      ;
; 1.099 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.391      ;
; 1.099 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.391      ;
; 1.100 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.392      ;
; 1.101 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.393      ;
; 1.103 ; Debouncer:debounceReset|w_dig_counter[18]    ; Debouncer:debounceReset|w_dig_counter[19]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.395      ;
; 1.107 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.399      ;
; 1.107 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.399      ;
; 1.108 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.400      ;
; 1.108 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.400      ;
; 1.108 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.400      ;
; 1.109 ; Debouncer:debounceReset|w_dig_counter[15]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.401      ;
; 1.109 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.401      ;
; 1.110 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.402      ;
; 1.111 ; Debouncer:debounceReset|w_dig_counter[17]    ; Debouncer:debounceReset|w_dig_counter[18]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.403      ;
; 1.116 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.408      ;
; 1.116 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.408      ;
; 1.117 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; Debouncer:debounceReset|w_dig_counter[8]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.409      ;
; 1.118 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; Debouncer:debounceReset|w_dig_counter[15]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.410      ;
; 1.119 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.411      ;
; 1.120 ; Debouncer:debounceReset|w_dig_counter[17]    ; Debouncer:debounceReset|w_dig_counter[19]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.412      ;
; 1.126 ; Debouncer:debounceReset|w_dig_counter[9]     ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 1.416      ;
; 1.135 ; Debouncer:debounceReset|w_dig_counter[9]     ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 1.425      ;
; 1.142 ; IOP16:IOP16|w_PC_out[5]                      ; IOP16:IOP16|w_PC_out[5]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.100      ; 1.454      ;
; 1.144 ; IOP16:IOP16|w_PC_out[4]                      ; IOP16:IOP16|w_PC_out[4]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.100      ; 1.456      ;
; 1.145 ; IOP16:IOP16|w_PC_out[3]                      ; IOP16:IOP16|w_PC_out[3]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.100      ; 1.457      ;
; 1.146 ; IOP16:IOP16|w_PC_out[7]                      ; IOP16:IOP16|w_PC_out[7]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.100      ; 1.458      ;
; 1.170 ; Debouncer:debounceReset|w_dig_counter[18]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.462      ;
; 1.191 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.483      ;
; 1.200 ; IOP16:IOP16|w_PC_out[6]                      ; IOP16:IOP16|w_PC_out[7]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.567      ; 1.979      ;
; 1.218 ; IOP16:IOP16|w_PC_out[8]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.024      ; 1.496      ;
; 1.219 ; IOP16:IOP16|w_PC_out[3]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.024      ; 1.497      ;
; 1.230 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.522      ;
; 1.230 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.522      ;
; 1.231 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.523      ;
; 1.231 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.523      ;
; 1.232 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.524      ;
; 1.232 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.524      ;
; 1.232 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.524      ;
; 1.232 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[18]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.524      ;
; 1.239 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.531      ;
; 1.239 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.531      ;
; 1.240 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.532      ;
; 1.241 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.533      ;
; 1.241 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.533      ;
; 1.241 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.533      ;
; 1.241 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[19]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.533      ;
; 1.247 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.539      ;
; 1.248 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.085      ; 1.545      ;
; 1.248 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.540      ;
; 1.248 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.540      ;
; 1.248 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.540      ;
; 1.249 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 1.539      ;
; 1.249 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.541      ;
; 1.249 ; Debouncer:debounceReset|w_dig_counter[15]    ; Debouncer:debounceReset|w_dig_counter[18]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.541      ;
; 1.250 ; Debouncer:debounceReset|o_PinOut             ; IOP16:IOP16|w_PC_out[8]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.569      ; 2.031      ;
; 1.250 ; Debouncer:debounceReset|o_PinOut             ; IOP16:IOP16|w_PC_out[7]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.569      ; 2.031      ;
; 1.250 ; Debouncer:debounceReset|o_PinOut             ; IOP16:IOP16|w_PC_out[5]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.569      ; 2.031      ;
; 1.250 ; Debouncer:debounceReset|o_PinOut             ; IOP16:IOP16|w_PC_out[4]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.569      ; 2.031      ;
; 1.250 ; Debouncer:debounceReset|o_PinOut             ; IOP16:IOP16|w_PC_out[3]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.569      ; 2.031      ;
; 1.250 ; Debouncer:debounceReset|o_PinOut             ; IOP16:IOP16|w_PC_out[2]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.569      ; 2.031      ;
; 1.250 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.542      ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 104.5 MHz ; 104.5 MHz       ; i_clk      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; i_clk ; -8.569 ; -610.259          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; i_clk ; 0.384 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; i_clk ; -3.201 ; -159.362                        ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_clk'                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.569 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3] ; i_clk        ; i_clk       ; 1.000        ; -0.009     ; 9.562      ;
; -8.535 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3] ; i_clk        ; i_clk       ; 1.000        ; 0.000      ; 9.537      ;
; -8.534 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; i_clk        ; i_clk       ; 1.000        ; 0.020      ; 9.556      ;
; -8.500 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3] ; i_clk        ; i_clk       ; 1.000        ; 0.029      ; 9.531      ;
; -8.450 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; i_clk        ; i_clk       ; 1.000        ; 0.039      ; 9.491      ;
; -8.416 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3] ; i_clk        ; i_clk       ; 1.000        ; 0.012      ; 9.430      ;
; -8.387 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; i_clk        ; i_clk       ; 1.000        ; 0.020      ; 9.409      ;
; -8.371 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; i_clk        ; i_clk       ; 1.000        ; 0.039      ; 9.412      ;
; -8.357 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5] ; i_clk        ; i_clk       ; 1.000        ; -0.007     ; 9.352      ;
; -8.350 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; i_clk        ; i_clk       ; 1.000        ; 0.020      ; 9.372      ;
; -8.350 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[4] ; i_clk        ; i_clk       ; 1.000        ; 0.029      ; 9.381      ;
; -8.347 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[4] ; i_clk        ; i_clk       ; 1.000        ; 0.039      ; 9.388      ;
; -8.337 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6] ; i_clk        ; i_clk       ; 1.000        ; 0.000      ; 9.339      ;
; -8.312 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; i_clk        ; i_clk       ; 1.000        ; 0.025      ; 9.339      ;
; -8.297 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; i_clk        ; i_clk       ; 1.000        ; 0.039      ; 9.338      ;
; -8.296 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[4] ; i_clk        ; i_clk       ; 1.000        ; 0.025      ; 9.323      ;
; -8.225 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; i_clk        ; i_clk       ; 1.000        ; 0.000      ; 9.227      ;
; -8.205 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7] ; i_clk        ; i_clk       ; 1.000        ; 0.029      ; 9.236      ;
; -8.204 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0] ; i_clk        ; i_clk       ; 1.000        ; 0.020      ; 9.226      ;
; -8.186 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[0] ; i_clk        ; i_clk       ; 1.000        ; -0.005     ; 9.183      ;
; -8.166 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[3] ; i_clk        ; i_clk       ; 1.000        ; -0.021     ; 9.147      ;
; -8.157 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3] ; i_clk        ; i_clk       ; 1.000        ; 0.020      ; 9.179      ;
; -8.153 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5] ; i_clk        ; i_clk       ; 1.000        ; 0.041      ; 9.196      ;
; -8.140 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0] ; i_clk        ; i_clk       ; 1.000        ; 0.037      ; 9.179      ;
; -8.136 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2] ; i_clk        ; i_clk       ; 1.000        ; 0.020      ; 9.158      ;
; -8.132 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1] ; i_clk        ; i_clk       ; 1.000        ; -0.007     ; 9.127      ;
; -8.130 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1] ; i_clk        ; i_clk       ; 1.000        ; 0.000      ; 9.132      ;
; -8.117 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2] ; i_clk        ; i_clk       ; 1.000        ; -0.007     ; 9.112      ;
; -8.100 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2] ; i_clk        ; i_clk       ; 1.000        ; 0.039      ; 9.141      ;
; -8.095 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4] ; i_clk        ; i_clk       ; 1.000        ; 0.000      ; 9.097      ;
; -8.095 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4] ; i_clk        ; i_clk       ; 1.000        ; 0.020      ; 9.117      ;
; -8.094 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6] ; i_clk        ; i_clk       ; 1.000        ; -0.009     ; 9.087      ;
; -8.049 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1] ; i_clk        ; i_clk       ; 1.000        ; -0.009     ; 9.042      ;
; -8.040 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6] ; i_clk        ; i_clk       ; 1.000        ; 0.032      ; 9.074      ;
; -8.022 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4] ; i_clk        ; i_clk       ; 1.000        ; 0.041      ; 9.065      ;
; -8.002 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; i_clk        ; i_clk       ; 1.000        ; 0.020      ; 9.024      ;
; -7.995 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[2] ; i_clk        ; i_clk       ; 1.000        ; 0.000      ; 8.997      ;
; -7.986 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0] ; i_clk        ; i_clk       ; 1.000        ; 0.025      ; 9.013      ;
; -7.980 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2] ; i_clk        ; i_clk       ; 1.000        ; 0.025      ; 9.007      ;
; -7.961 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6] ; i_clk        ; i_clk       ; 1.000        ; -0.007     ; 8.956      ;
; -7.957 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2] ; i_clk        ; i_clk       ; 1.000        ; 0.041      ; 9.000      ;
; -7.950 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7] ; i_clk        ; i_clk       ; 1.000        ; 0.000      ; 8.952      ;
; -7.913 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1] ; i_clk        ; i_clk       ; 1.000        ; 0.032      ; 8.947      ;
; -7.898 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7] ; i_clk        ; i_clk       ; 1.000        ; 0.025      ; 8.925      ;
; -7.897 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0] ; i_clk        ; i_clk       ; 1.000        ; -0.009     ; 8.890      ;
; -7.894 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3] ; i_clk        ; i_clk       ; 1.000        ; 0.025      ; 8.921      ;
; -7.892 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6] ; i_clk        ; i_clk       ; 1.000        ; 0.025      ; 8.919      ;
; -7.856 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; i_clk        ; i_clk       ; 1.000        ; 0.039      ; 8.897      ;
; -7.852 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[0] ; i_clk        ; i_clk       ; 1.000        ; 0.037      ; 8.891      ;
; -7.848 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1] ; i_clk        ; i_clk       ; 1.000        ; 0.025      ; 8.875      ;
; -7.747 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7] ; i_clk        ; i_clk       ; 1.000        ; 0.041      ; 8.790      ;
; -7.652 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5] ; i_clk        ; i_clk       ; 1.000        ; -0.009     ; 8.645      ;
; -7.618 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2] ; i_clk        ; i_clk       ; 1.000        ; 0.009      ; 8.629      ;
; -7.591 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0] ; i_clk        ; i_clk       ; 1.000        ; 0.029      ; 8.622      ;
; -7.563 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7] ; i_clk        ; i_clk       ; 1.000        ; 0.009      ; 8.574      ;
; -7.455 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0] ; i_clk        ; i_clk       ; 1.000        ; -0.418     ; 8.039      ;
; -7.444 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[4] ; i_clk        ; i_clk       ; 1.000        ; 0.009      ; 8.455      ;
; -7.424 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[6]                    ; i_clk        ; i_clk       ; 1.000        ; -0.433     ; 7.993      ;
; -7.401 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2] ; i_clk        ; i_clk       ; 1.000        ; -0.433     ; 7.970      ;
; -7.389 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3] ; i_clk        ; i_clk       ; 1.000        ; -0.022     ; 8.369      ;
; -7.351 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6] ; i_clk        ; i_clk       ; 1.000        ; -0.418     ; 7.935      ;
; -7.301 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4] ; i_clk        ; i_clk       ; 1.000        ; -0.433     ; 7.870      ;
; -7.286 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; i_clk        ; i_clk       ; 1.000        ; -0.433     ; 7.855      ;
; -7.272 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1] ; i_clk        ; i_clk       ; 1.000        ; -0.418     ; 7.856      ;
; -7.039 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[8]                    ; i_clk        ; i_clk       ; 1.000        ; 0.009      ; 8.050      ;
; -7.023 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5] ; i_clk        ; i_clk       ; 1.000        ; 0.037      ; 8.062      ;
; -7.005 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[1]                    ; i_clk        ; i_clk       ; 1.000        ; -0.433     ; 7.574      ;
; -6.918 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[7]                    ; i_clk        ; i_clk       ; 1.000        ; 0.009      ; 7.929      ;
; -6.792 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[5]                    ; i_clk        ; i_clk       ; 1.000        ; 0.009      ; 7.803      ;
; -6.769 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[0]                    ; i_clk        ; i_clk       ; 1.000        ; -0.433     ; 7.338      ;
; -6.666 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[3]                    ; i_clk        ; i_clk       ; 1.000        ; 0.009      ; 7.677      ;
; -6.660 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[2]                    ; i_clk        ; i_clk       ; 1.000        ; 0.009      ; 7.671      ;
; -6.654 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[4]                    ; i_clk        ; i_clk       ; 1.000        ; 0.009      ; 7.665      ;
; -5.975 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3] ; i_clk        ; i_clk       ; 1.000        ; -0.124     ; 6.853      ;
; -5.970 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; o_UsrLed~reg0                              ; i_clk        ; i_clk       ; 1.000        ; 0.024      ; 6.996      ;
; -5.941 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3] ; i_clk        ; i_clk       ; 1.000        ; -0.115     ; 6.828      ;
; -5.906 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3] ; i_clk        ; i_clk       ; 1.000        ; -0.086     ; 6.822      ;
; -5.822 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3] ; i_clk        ; i_clk       ; 1.000        ; -0.103     ; 6.721      ;
; -5.751 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; i_clk        ; i_clk       ; 1.000        ; -0.095     ; 6.658      ;
; -5.735 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; i_clk        ; i_clk       ; 1.000        ; -0.076     ; 6.661      ;
; -5.701 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6] ; i_clk        ; i_clk       ; 1.000        ; -0.115     ; 6.588      ;
; -5.652 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; i_clk        ; i_clk       ; 1.000        ; -0.090     ; 6.564      ;
; -5.638 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; i_clk        ; i_clk       ; 1.000        ; -0.112     ; 6.528      ;
; -5.573 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3] ; i_clk        ; i_clk       ; 1.000        ; -0.128     ; 6.447      ;
; -5.572 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[3] ; i_clk        ; i_clk       ; 1.000        ; -0.136     ; 6.438      ;
; -5.568 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 6.499      ;
; -5.563 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3] ; i_clk        ; i_clk       ; 1.000        ; -0.095     ; 6.470      ;
; -5.554 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; i_clk        ; i_clk       ; 1.000        ; -0.093     ; 6.463      ;
; -5.539 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3] ; i_clk        ; i_clk       ; 1.000        ; -0.119     ; 6.422      ;
; -5.504 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3] ; i_clk        ; i_clk       ; 1.000        ; -0.090     ; 6.416      ;
; -5.475 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5] ; i_clk        ; i_clk       ; 1.000        ; -0.117     ; 6.360      ;
; -5.461 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5] ; i_clk        ; i_clk       ; 1.000        ; -0.139     ; 6.324      ;
; -5.458 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6] ; i_clk        ; i_clk       ; 1.000        ; -0.124     ; 6.336      ;
; -5.430 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; i_clk        ; i_clk       ; 1.000        ; -0.085     ; 6.347      ;
; -5.420 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3] ; i_clk        ; i_clk       ; 1.000        ; -0.107     ; 6.315      ;
; -5.416 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; i_clk        ; i_clk       ; 1.000        ; -0.107     ; 6.311      ;
; -5.404 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6] ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 6.323      ;
; -5.368 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[2]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2] ; i_clk        ; i_clk       ; 1.000        ; -0.069     ; 6.301      ;
; -5.359 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; i_clk        ; i_clk       ; 1.000        ; -0.108     ; 6.253      ;
; -5.354 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; i_clk        ; i_clk       ; 1.000        ; -0.095     ; 6.261      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_clk'                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.384 ; o_UsrLed~reg0                                ; o_UsrLed~reg0                                                                                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.090      ; 0.669      ;
; 0.417 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[0]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.684      ;
; 0.458 ; Debouncer:debounceReset|w_dig_counter[19]    ; Debouncer:debounceReset|w_dig_counter[19]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.724      ;
; 0.472 ; Debouncer:debounceReset|w_dly1               ; Debouncer:debounceReset|w_dly2                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.738      ;
; 0.473 ; Debouncer:debounceReset|w_dly4               ; Debouncer:debounceReset|o_PinOut                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.739      ;
; 0.474 ; Debouncer:debounceReset|w_dly2               ; Debouncer:debounceReset|w_dly3                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.740      ;
; 0.479 ; Debouncer:debounceReset|w_dly3               ; Debouncer:debounceReset|w_dly4                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.745      ;
; 0.685 ; IOP16:IOP16|w_PC_out[6]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.433      ; 1.348      ;
; 0.694 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.960      ;
; 0.694 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.960      ;
; 0.694 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.962      ;
; 0.696 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.962      ;
; 0.697 ; Debouncer:debounceReset|w_dig_counter[18]    ; Debouncer:debounceReset|w_dig_counter[18]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.963      ;
; 0.697 ; Debouncer:debounceReset|w_dig_counter[15]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.963      ;
; 0.697 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.963      ;
; 0.698 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.964      ;
; 0.699 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.966      ;
; 0.701 ; Debouncer:debounceReset|w_dig_counter[17]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.967      ;
; 0.707 ; Debouncer:debounceReset|w_dig_counter[9]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; Debouncer:debounceReset|w_dig_counter[8]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.975      ;
; 0.717 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[1]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.984      ;
; 0.719 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[1]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.986      ;
; 0.729 ; Debouncer:debounceReset|w_dly3               ; Debouncer:debounceReset|o_PinOut                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.995      ;
; 0.731 ; IOP16:IOP16|w_PC_out[1]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.433      ; 1.394      ;
; 0.741 ; IOP16:IOP16|w_PC_out[0]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.433      ; 1.404      ;
; 0.801 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.067      ;
; 0.966 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.232      ;
; 1.013 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.280      ;
; 1.013 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.279      ;
; 1.013 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.280      ;
; 1.015 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.282      ;
; 1.016 ; Debouncer:debounceReset|w_dig_counter[15]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.282      ;
; 1.017 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.283      ;
; 1.017 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.284      ;
; 1.018 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.285      ;
; 1.018 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.285      ;
; 1.018 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.284      ;
; 1.018 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.284      ;
; 1.018 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.285      ;
; 1.019 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.285      ;
; 1.019 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.286      ;
; 1.020 ; Debouncer:debounceReset|w_dig_counter[17]    ; Debouncer:debounceReset|w_dig_counter[18]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.286      ;
; 1.021 ; Debouncer:debounceReset|w_dig_counter[18]    ; Debouncer:debounceReset|w_dig_counter[19]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.287      ;
; 1.021 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.287      ;
; 1.028 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.294      ;
; 1.030 ; Debouncer:debounceReset|w_dig_counter[9]     ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.068      ; 1.293      ;
; 1.030 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.297      ;
; 1.031 ; Debouncer:debounceReset|w_dig_counter[15]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.297      ;
; 1.032 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.298      ;
; 1.032 ; Debouncer:debounceReset|w_dig_counter[8]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.299      ;
; 1.032 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.299      ;
; 1.033 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.300      ;
; 1.035 ; Debouncer:debounceReset|w_dig_counter[17]    ; Debouncer:debounceReset|w_dig_counter[19]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.301      ;
; 1.045 ; Debouncer:debounceReset|w_dig_counter[9]     ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.068      ; 1.308      ;
; 1.053 ; IOP16:IOP16|w_PC_out[5]                      ; IOP16:IOP16|w_PC_out[5]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.090      ; 1.338      ;
; 1.058 ; IOP16:IOP16|w_PC_out[4]                      ; IOP16:IOP16|w_PC_out[4]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.090      ; 1.343      ;
; 1.059 ; IOP16:IOP16|w_PC_out[3]                      ; IOP16:IOP16|w_PC_out[3]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.090      ; 1.344      ;
; 1.061 ; IOP16:IOP16|w_PC_out[7]                      ; IOP16:IOP16|w_PC_out[7]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.090      ; 1.346      ;
; 1.065 ; Debouncer:debounceReset|w_dig_counter[18]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.331      ;
; 1.066 ; IOP16:IOP16|w_PC_out[6]                      ; IOP16:IOP16|w_PC_out[7]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.532      ; 1.793      ;
; 1.096 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.362      ;
; 1.114 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.380      ;
; 1.114 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[18]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.380      ;
; 1.114 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.381      ;
; 1.115 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.382      ;
; 1.115 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.382      ;
; 1.116 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.382      ;
; 1.117 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.383      ;
; 1.118 ; Debouncer:debounceReset|o_PinOut             ; IOP16:IOP16|w_PC_out[8]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.535      ; 1.848      ;
; 1.118 ; Debouncer:debounceReset|o_PinOut             ; IOP16:IOP16|w_PC_out[7]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.535      ; 1.848      ;
; 1.118 ; Debouncer:debounceReset|o_PinOut             ; IOP16:IOP16|w_PC_out[5]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.535      ; 1.848      ;
; 1.118 ; Debouncer:debounceReset|o_PinOut             ; IOP16:IOP16|w_PC_out[4]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.535      ; 1.848      ;
; 1.118 ; Debouncer:debounceReset|o_PinOut             ; IOP16:IOP16|w_PC_out[3]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.535      ; 1.848      ;
; 1.118 ; Debouncer:debounceReset|o_PinOut             ; IOP16:IOP16|w_PC_out[2]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.535      ; 1.848      ;
; 1.123 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 1.391      ;
; 1.131 ; Debouncer:debounceReset|w_dig_counter[8]     ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.068      ; 1.394      ;
; 1.135 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.402      ;
; 1.135 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.401      ;
; 1.137 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.404      ;
; 1.138 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.404      ;
; 1.138 ; Debouncer:debounceReset|w_dig_counter[15]    ; Debouncer:debounceReset|w_dig_counter[18]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.404      ;
; 1.139 ; IOP16:IOP16|w_PC_out[8]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; -0.009     ; 1.360      ;
; 1.139 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.068      ; 1.402      ;
; 1.139 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.405      ;
; 1.139 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.406      ;
; 1.140 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.407      ;
; 1.140 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.407      ;
; 1.140 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.406      ;
; 1.140 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[19]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.406      ;
; 1.140 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.407      ;
; 1.141 ; IOP16:IOP16|w_PC_out[3]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; -0.009     ; 1.362      ;
; 1.141 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.407      ;
; 1.141 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.408      ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; i_clk ; -3.223 ; -218.068          ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; i_clk ; 0.179 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; i_clk ; -3.000 ; -138.866                        ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_clk'                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.223 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3] ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 4.181      ;
; -3.218 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3] ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 4.165      ;
; -3.212 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3] ; i_clk        ; i_clk       ; 1.000        ; -0.035     ; 4.164      ;
; -3.169 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; i_clk        ; i_clk       ; 1.000        ; -0.033     ; 4.123      ;
; -3.162 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3] ; i_clk        ; i_clk       ; 1.000        ; -0.037     ; 4.112      ;
; -3.152 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[4] ; i_clk        ; i_clk       ; 1.000        ; -0.023     ; 4.116      ;
; -3.148 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[4] ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 4.106      ;
; -3.143 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; i_clk        ; i_clk       ; 1.000        ; -0.023     ; 4.107      ;
; -3.117 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[4] ; i_clk        ; i_clk       ; 1.000        ; -0.032     ; 4.072      ;
; -3.117 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; i_clk        ; i_clk       ; 1.000        ; -0.033     ; 4.071      ;
; -3.110 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5] ; i_clk        ; i_clk       ; 1.000        ; -0.039     ; 4.058      ;
; -3.107 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; i_clk        ; i_clk       ; 1.000        ; -0.033     ; 4.061      ;
; -3.098 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6] ; i_clk        ; i_clk       ; 1.000        ; -0.035     ; 4.050      ;
; -3.096 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; i_clk        ; i_clk       ; 1.000        ; -0.032     ; 4.051      ;
; -3.093 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; i_clk        ; i_clk       ; 1.000        ; -0.023     ; 4.057      ;
; -3.092 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2] ; i_clk        ; i_clk       ; 1.000        ; -0.039     ; 4.040      ;
; -3.078 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; i_clk        ; i_clk       ; 1.000        ; -0.023     ; 4.042      ;
; -3.071 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2] ; i_clk        ; i_clk       ; 1.000        ; -0.033     ; 4.025      ;
; -3.067 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2] ; i_clk        ; i_clk       ; 1.000        ; -0.023     ; 4.031      ;
; -3.066 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7] ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 4.024      ;
; -3.057 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[3] ; i_clk        ; i_clk       ; 1.000        ; -0.047     ; 3.997      ;
; -3.054 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; i_clk        ; i_clk       ; 1.000        ; -0.035     ; 4.006      ;
; -3.049 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4] ; i_clk        ; i_clk       ; 1.000        ; -0.035     ; 4.001      ;
; -3.047 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5] ; i_clk        ; i_clk       ; 1.000        ; -0.021     ; 4.013      ;
; -3.042 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4] ; i_clk        ; i_clk       ; 1.000        ; -0.021     ; 4.008      ;
; -3.039 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4] ; i_clk        ; i_clk       ; 1.000        ; -0.033     ; 3.993      ;
; -3.037 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3] ; i_clk        ; i_clk       ; 1.000        ; -0.033     ; 3.991      ;
; -3.029 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[2] ; i_clk        ; i_clk       ; 1.000        ; -0.035     ; 3.981      ;
; -3.024 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1] ; i_clk        ; i_clk       ; 1.000        ; -0.035     ; 3.976      ;
; -3.018 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2] ; i_clk        ; i_clk       ; 1.000        ; -0.021     ; 3.984      ;
; -3.015 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2] ; i_clk        ; i_clk       ; 1.000        ; -0.032     ; 3.970      ;
; -3.011 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1] ; i_clk        ; i_clk       ; 1.000        ; -0.039     ; 3.959      ;
; -2.991 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; i_clk        ; i_clk       ; 1.000        ; -0.033     ; 3.945      ;
; -2.981 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6] ; i_clk        ; i_clk       ; 1.000        ; -0.026     ; 3.942      ;
; -2.978 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7] ; i_clk        ; i_clk       ; 1.000        ; -0.035     ; 3.930      ;
; -2.977 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0] ; i_clk        ; i_clk       ; 1.000        ; -0.033     ; 3.931      ;
; -2.977 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[0] ; i_clk        ; i_clk       ; 1.000        ; -0.039     ; 3.925      ;
; -2.968 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6] ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 3.915      ;
; -2.960 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1] ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 3.907      ;
; -2.959 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0] ; i_clk        ; i_clk       ; 1.000        ; -0.025     ; 3.921      ;
; -2.959 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7] ; i_clk        ; i_clk       ; 1.000        ; -0.032     ; 3.914      ;
; -2.955 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; i_clk        ; i_clk       ; 1.000        ; -0.023     ; 3.919      ;
; -2.948 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3] ; i_clk        ; i_clk       ; 1.000        ; -0.032     ; 3.903      ;
; -2.946 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1] ; i_clk        ; i_clk       ; 1.000        ; -0.026     ; 3.907      ;
; -2.929 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6] ; i_clk        ; i_clk       ; 1.000        ; -0.039     ; 3.877      ;
; -2.906 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6] ; i_clk        ; i_clk       ; 1.000        ; -0.032     ; 3.861      ;
; -2.903 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1] ; i_clk        ; i_clk       ; 1.000        ; -0.032     ; 3.858      ;
; -2.902 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0] ; i_clk        ; i_clk       ; 1.000        ; -0.032     ; 3.857      ;
; -2.891 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7] ; i_clk        ; i_clk       ; 1.000        ; -0.021     ; 3.857      ;
; -2.841 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[6]                    ; i_clk        ; i_clk       ; 1.000        ; -0.229     ; 3.599      ;
; -2.841 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2] ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 3.788      ;
; -2.830 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0] ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 3.777      ;
; -2.814 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[0] ; i_clk        ; i_clk       ; 1.000        ; -0.024     ; 3.777      ;
; -2.786 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5] ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 3.733      ;
; -2.785 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7] ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 3.732      ;
; -2.753 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2] ; i_clk        ; i_clk       ; 1.000        ; -0.229     ; 3.511      ;
; -2.749 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[4] ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 3.696      ;
; -2.720 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[8]                    ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 3.667      ;
; -2.709 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0] ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 3.667      ;
; -2.707 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3] ; i_clk        ; i_clk       ; 1.000        ; -0.048     ; 3.646      ;
; -2.687 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4] ; i_clk        ; i_clk       ; 1.000        ; -0.229     ; 3.445      ;
; -2.652 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6] ; i_clk        ; i_clk       ; 1.000        ; -0.218     ; 3.421      ;
; -2.650 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0] ; i_clk        ; i_clk       ; 1.000        ; -0.218     ; 3.419      ;
; -2.634 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1] ; i_clk        ; i_clk       ; 1.000        ; -0.218     ; 3.403      ;
; -2.630 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; i_clk        ; i_clk       ; 1.000        ; -0.229     ; 3.388      ;
; -2.582 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[7]                    ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 3.529      ;
; -2.522 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5] ; i_clk        ; i_clk       ; 1.000        ; -0.024     ; 3.485      ;
; -2.515 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[2]                    ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 3.462      ;
; -2.514 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[5]                    ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 3.461      ;
; -2.510 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[4]                    ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 3.457      ;
; -2.502 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[0]                    ; i_clk        ; i_clk       ; 1.000        ; -0.229     ; 3.260      ;
; -2.502 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[1]                    ; i_clk        ; i_clk       ; 1.000        ; -0.229     ; 3.260      ;
; -2.446 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[3]                    ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 3.393      ;
; -2.153 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3] ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 3.100      ;
; -2.148 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3] ; i_clk        ; i_clk       ; 1.000        ; -0.051     ; 3.084      ;
; -2.142 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3] ; i_clk        ; i_clk       ; 1.000        ; -0.046     ; 3.083      ;
; -2.092 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3] ; i_clk        ; i_clk       ; 1.000        ; -0.048     ; 3.031      ;
; -2.031 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 2.974      ;
; -2.022 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; o_UsrLed~reg0                              ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 2.980      ;
; -2.012 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6] ; i_clk        ; i_clk       ; 1.000        ; -0.046     ; 2.953      ;
; -2.007 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; i_clk        ; i_clk       ; 1.000        ; -0.034     ; 2.960      ;
; -1.987 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[3] ; i_clk        ; i_clk       ; 1.000        ; -0.058     ; 2.916      ;
; -1.967 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3] ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 2.910      ;
; -1.960 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; i_clk        ; i_clk       ; 1.000        ; -0.056     ; 2.891      ;
; -1.942 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3] ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 2.885      ;
; -1.942 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 2.885      ;
; -1.937 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3] ; i_clk        ; i_clk       ; 1.000        ; -0.055     ; 2.869      ;
; -1.934 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; i_clk        ; i_clk       ; 1.000        ; -0.046     ; 2.875      ;
; -1.931 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3] ; i_clk        ; i_clk       ; 1.000        ; -0.050     ; 2.868      ;
; -1.927 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[2]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2] ; i_clk        ; i_clk       ; 1.000        ; -0.048     ; 2.866      ;
; -1.916 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; i_clk        ; i_clk       ; 1.000        ; -0.034     ; 2.869      ;
; -1.906 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[2]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2] ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 2.851      ;
; -1.902 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[2]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2] ; i_clk        ; i_clk       ; 1.000        ; -0.032     ; 2.857      ;
; -1.901 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5] ; i_clk        ; i_clk       ; 1.000        ; -0.062     ; 2.826      ;
; -1.895 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6] ; i_clk        ; i_clk       ; 1.000        ; -0.037     ; 2.845      ;
; -1.887 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; i_clk        ; i_clk       ; 1.000        ; -0.055     ; 2.819      ;
; -1.883 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5] ; i_clk        ; i_clk       ; 1.000        ; -0.050     ; 2.820      ;
; -1.882 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6] ; i_clk        ; i_clk       ; 1.000        ; -0.051     ; 2.818      ;
; -1.881 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3] ; i_clk        ; i_clk       ; 1.000        ; -0.052     ; 2.816      ;
; -1.878 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3] ; i_clk        ; i_clk       ; 1.000        ; -0.043     ; 2.822      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_clk'                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.179 ; o_UsrLed~reg0                                ; o_UsrLed~reg0                                                                                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.307      ;
; 0.194 ; Debouncer:debounceReset|w_dly1               ; Debouncer:debounceReset|w_dly2                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[0]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; Debouncer:debounceReset|w_dly4               ; Debouncer:debounceReset|o_PinOut                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; Debouncer:debounceReset|w_dly2               ; Debouncer:debounceReset|w_dly3                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.316      ;
; 0.198 ; Debouncer:debounceReset|w_dly3               ; Debouncer:debounceReset|w_dly4                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; Debouncer:debounceReset|w_dig_counter[19]    ; Debouncer:debounceReset|w_dig_counter[19]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.318      ;
; 0.291 ; IOP16:IOP16|w_PC_out[6]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.229      ; 0.624      ;
; 0.298 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.417      ;
; 0.298 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; Debouncer:debounceReset|w_dig_counter[18]    ; Debouncer:debounceReset|w_dig_counter[18]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; Debouncer:debounceReset|w_dig_counter[15]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.420      ;
; 0.302 ; Debouncer:debounceReset|w_dig_counter[17]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.421      ;
; 0.305 ; Debouncer:debounceReset|w_dig_counter[9]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Debouncer:debounceReset|w_dig_counter[8]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[1]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[1]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.425      ;
; 0.307 ; IOP16:IOP16|w_PC_out[0]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.229      ; 0.640      ;
; 0.312 ; IOP16:IOP16|w_PC_out[1]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.229      ; 0.645      ;
; 0.315 ; Debouncer:debounceReset|w_dly3               ; Debouncer:debounceReset|o_PinOut                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.435      ;
; 0.371 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.490      ;
; 0.442 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.561      ;
; 0.447 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.566      ;
; 0.447 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.567      ;
; 0.448 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.568      ;
; 0.449 ; Debouncer:debounceReset|w_dig_counter[18]    ; Debouncer:debounceReset|w_dig_counter[19]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.568      ;
; 0.449 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.568      ;
; 0.449 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.568      ;
; 0.450 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.569      ;
; 0.451 ; IOP16:IOP16|w_PC_out[5]                      ; IOP16:IOP16|w_PC_out[5]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.579      ;
; 0.453 ; IOP16:IOP16|w_PC_out[4]                      ; IOP16:IOP16|w_PC_out[4]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.581      ;
; 0.453 ; IOP16:IOP16|w_PC_out[3]                      ; IOP16:IOP16|w_PC_out[3]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.581      ;
; 0.454 ; IOP16:IOP16|w_PC_out[7]                      ; IOP16:IOP16|w_PC_out[7]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.582      ;
; 0.454 ; Debouncer:debounceReset|w_dig_counter[8]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.574      ;
; 0.456 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.576      ;
; 0.458 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.577      ;
; 0.458 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; Debouncer:debounceReset|w_dig_counter[15]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.578      ;
; 0.459 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; Debouncer:debounceReset|w_dig_counter[17]    ; Debouncer:debounceReset|w_dig_counter[18]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.579      ;
; 0.460 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.579      ;
; 0.461 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.580      ;
; 0.461 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.581      ;
; 0.462 ; Debouncer:debounceReset|w_dig_counter[15]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.581      ;
; 0.463 ; Debouncer:debounceReset|w_dig_counter[17]    ; Debouncer:debounceReset|w_dig_counter[19]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.582      ;
; 0.466 ; Debouncer:debounceReset|w_dig_counter[9]     ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.033      ; 0.583      ;
; 0.469 ; Debouncer:debounceReset|w_dig_counter[9]     ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.033      ; 0.586      ;
; 0.481 ; IOP16:IOP16|w_PC_out[6]                      ; IOP16:IOP16|w_PC_out[7]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.233      ; 0.798      ;
; 0.488 ; IOP16:IOP16|w_PC_out[8]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.632      ;
; 0.489 ; IOP16:IOP16|w_PC_out[3]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.633      ;
; 0.494 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.038      ; 0.616      ;
; 0.495 ; Debouncer:debounceReset|w_dig_counter[18]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.614      ;
; 0.496 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.615      ;
; 0.502 ; Debouncer:debounceReset|o_PinOut             ; IOP16:IOP16|w_PC_out[8]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.236      ; 0.822      ;
; 0.502 ; Debouncer:debounceReset|o_PinOut             ; IOP16:IOP16|w_PC_out[7]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.236      ; 0.822      ;
; 0.502 ; Debouncer:debounceReset|o_PinOut             ; IOP16:IOP16|w_PC_out[5]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.236      ; 0.822      ;
; 0.502 ; Debouncer:debounceReset|o_PinOut             ; IOP16:IOP16|w_PC_out[4]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.236      ; 0.822      ;
; 0.502 ; Debouncer:debounceReset|o_PinOut             ; IOP16:IOP16|w_PC_out[3]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.236      ; 0.822      ;
; 0.502 ; Debouncer:debounceReset|o_PinOut             ; IOP16:IOP16|w_PC_out[2]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.236      ; 0.822      ;
; 0.504 ; IOP16:IOP16|w_PC_out[4]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.648      ;
; 0.504 ; IOP16:IOP16|w_PC_out[5]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.648      ;
; 0.507 ; IOP16:IOP16|w_PC_out[7]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.651      ;
; 0.509 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.628      ;
; 0.510 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.630      ;
; 0.510 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.629      ;
; 0.511 ; IOP16:IOP16|w_PC_out[2]                      ; IOP16:IOP16|w_PC_out[2]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.639      ;
; 0.511 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.631      ;
; 0.512 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.631      ;
; 0.512 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[18]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.631      ;
; 0.513 ; IOP16:IOP16|w_PC_out[8]                      ; IOP16:IOP16|w_PC_out[8]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.641      ;
; 0.513 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.632      ;
; 0.513 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.633      ;
; 0.513 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.632      ;
; 0.514 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.634      ;
; 0.514 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.634      ;
; 0.515 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.634      ;
; 0.515 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[19]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.634      ;
; 0.516 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.635      ;
; 0.520 ; Debouncer:debounceReset|w_dig_counter[8]     ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.033      ; 0.637      ;
; 0.522 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.033      ; 0.639      ;
; 0.523 ; Debouncer:debounceReset|w_dig_counter[8]     ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.033      ; 0.640      ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 1.582 ns




+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -9.206   ; 0.179 ; N/A      ; N/A     ; -3.201              ;
;  i_clk           ; -9.206   ; 0.179 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS  ; -662.574 ; 0.0   ; 0.0      ; 0.0     ; -159.362            ;
;  i_clk           ; -662.574 ; 0.000 ; N/A      ; N/A     ; -159.362            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_UsrLed      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_clk                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_key1                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_n_reset               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_UsrLed      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.63e-09 V                   ; 3.17 V              ; -0.0323 V           ; 0.146 V                              ; 0.09 V                               ; 4.42e-10 s                  ; 4e-10 s                     ; No                         ; Yes                        ; 3.08 V                      ; 3.63e-09 V                  ; 3.17 V             ; -0.0323 V          ; 0.146 V                             ; 0.09 V                              ; 4.42e-10 s                 ; 4e-10 s                    ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_UsrLed      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-07 V                   ; 3.13 V              ; -0.0413 V           ; 0.178 V                              ; 0.078 V                              ; 4.81e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-07 V                  ; 3.13 V             ; -0.0413 V          ; 0.178 V                             ; 0.078 V                             ; 4.81e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_UsrLed      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.59e-08 V                   ; 3.58 V              ; -0.0705 V           ; 0.234 V                              ; 0.091 V                              ; 2.93e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.59e-08 V                  ; 3.58 V             ; -0.0705 V          ; 0.234 V                             ; 0.091 V                             ; 2.93e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_clk      ; i_clk    ; 5831     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_clk      ; i_clk    ; 5831     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 2     ; 2    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; i_clk  ; i_clk ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_key1     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_n_reset  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_UsrLed    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_key1     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_n_reset  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_UsrLed    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sat Jul 03 19:11:49 2021
Info: Command: quartus_sta TestIOP16B -c TestIOP16B
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'TestIOP16B.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_clk i_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -9.206
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.206            -662.574 i_clk 
Info (332146): Worst-case hold slack is 0.433
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.433               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -159.362 i_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -8.569
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.569            -610.259 i_clk 
Info (332146): Worst-case hold slack is 0.384
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.384               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -159.362 i_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.223
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.223            -218.068 i_clk 
Info (332146): Worst-case hold slack is 0.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.179               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -138.866 i_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 1.582 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4762 megabytes
    Info: Processing ended: Sat Jul 03 19:11:52 2021
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


