# vsim -pli "simfpga.vpi" -Lf 220model -Lf altera_mf_ver -Lf verilog -c -do "run -all" tb 
# Start time: 11:58:00 on Nov 12,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vsim-3865) Due to PLI being present, global +acc is being enabled automatically. This will cause your simulation to run very slowly. Please use vsim -no_autoacc to disable this feature. This feature is now deprecated and will be removed from future releases.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "PS2_Controller(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "MasterFSM(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "mainStateHandler(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "Altera_UP_PS2_Command_Out(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "Altera_UP_PS2_Data_In(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.PianissimoFinalProjectModelsim(fast)
# Loading work.PS2_Controller(fast)
# Loading work.Altera_UP_PS2_Data_In(fast)
# Loading work.Altera_UP_PS2_Command_Out(fast)
# Loading work.drawToScreen(fast)
# Loading work.resetScreen(fast)
# Loading work.PianoROM(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.MasterFSM(fast)
# Loading work.startScreenHandler(fast)
# Loading work.StartScreen(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.mainStateHandler(fast)
# Loading work.NoteStorage(fast)
# Loading altera_mf_ver.altsyncram(fast__2)
# Loading altera_mf_ver.altsyncram_body(fast__2)
# Loading work.timeCounter(fast)
# Loading work.upLoopCounter_29b(fast)
# Loading ./simfpga.vpi
# ** Error: (vsim-3193) Load of "./simfpga.vpi" failed: Bad DLL format.
# ** Error (suppressible): (vsim-PLI-3002) Failed to load PLI object file "./simfpga.vpi".
#    Time: 0 ps  Iteration: 0  Root: /
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$sim_fpga' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /tb File: ../tb/tb.v Line: 25
# Error loading design
# End time: 11:58:20 on Nov 12,2024, Elapsed time: 0:00:20
# Errors: 2, Warnings: 3
