Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat Apr 23 14:28:22 2022
| Host         : DESKTOP-QO1RQK3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       20          
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (36)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (40)
5. checking no_input_delay (5)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (36)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: sysclk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/debounce_1/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/debounce_1/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/debounce_1/FSM_sequential_current_state_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/debounce_2/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/debounce_2/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/debounce_2/FSM_sequential_current_state_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/debounce_3/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/debounce_3/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/debounce_3/FSM_sequential_current_state_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/debounce_4/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/debounce_4/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/debounce_4/FSM_sequential_current_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (40)
-------------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   51          inf        0.000                      0                   51           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/inst/sel_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ar[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.475ns  (logic 4.316ns (50.926%)  route 4.159ns (49.074%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y104       FDCE                         0.000     0.000 r  design_1_i/top_0/inst/sel_reg[3]/C
    SLICE_X113Y104       FDCE (Prop_fdce_C_Q)         0.658     0.658 r  design_1_i/top_0/inst/sel_reg[3]/Q
                         net (fo=8, routed)           1.201     1.859    design_1_i/top_0/inst/seg7_/sel0[3]
    SLICE_X113Y95        LUT4 (Prop_lut4_I0_O)        0.124     1.983 r  design_1_i/top_0/inst/seg7_/ar[6]_INST_0/O
                         net (fo=1, routed)           2.957     4.941    ar_OBUF[6]
    R16                  OBUF (Prop_obuf_I_O)         3.534     8.475 r  ar_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.475    ar[6]
    R16                                                               r  ar[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/sel_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ar[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.114ns  (logic 4.648ns (57.279%)  route 3.467ns (42.721%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y104       FDCE                         0.000     0.000 r  design_1_i/top_0/inst/sel_reg[3]/C
    SLICE_X113Y104       FDCE (Prop_fdce_C_Q)         0.658     0.658 f  design_1_i/top_0/inst/sel_reg[3]/Q
                         net (fo=8, routed)           1.196     1.854    design_1_i/top_0/inst/seg7_/sel0[3]
    SLICE_X113Y95        LUT4 (Prop_lut4_I0_O)        0.154     2.008 r  design_1_i/top_0/inst/seg7_/ar[4]_INST_0/O
                         net (fo=1, routed)           2.270     4.279    ar_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         3.836     8.114 r  ar_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.114    ar[4]
    V15                                                               r  ar[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/sel_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ar[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.517ns  (logic 4.598ns (61.170%)  route 2.919ns (38.830%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y104       FDCE                         0.000     0.000 r  design_1_i/top_0/inst/sel_reg[3]/C
    SLICE_X113Y104       FDCE (Prop_fdce_C_Q)         0.658     0.658 r  design_1_i/top_0/inst/sel_reg[3]/Q
                         net (fo=8, routed)           1.201     1.859    design_1_i/top_0/inst/seg7_/sel0[3]
    SLICE_X113Y95        LUT4 (Prop_lut4_I0_O)        0.149     2.008 r  design_1_i/top_0/inst/seg7_/ar[0]_INST_0/O
                         net (fo=1, routed)           1.718     3.726    ar_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         3.791     7.517 r  ar_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.517    ar[0]
    T14                                                               r  ar[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/sel_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ar[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.426ns  (logic 4.407ns (59.345%)  route 3.019ns (40.655%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y104       FDCE                         0.000     0.000 r  design_1_i/top_0/inst/sel_reg[3]/C
    SLICE_X113Y104       FDCE (Prop_fdce_C_Q)         0.658     0.658 r  design_1_i/top_0/inst/sel_reg[3]/Q
                         net (fo=8, routed)           1.196     1.854    design_1_i/top_0/inst/seg7_/sel0[3]
    SLICE_X113Y95        LUT4 (Prop_lut4_I0_O)        0.124     1.978 r  design_1_i/top_0/inst/seg7_/ar[3]_INST_0/O
                         net (fo=1, routed)           1.823     3.801    ar_OBUF[3]
    V13                  OBUF (Prop_obuf_I_O)         3.625     7.426 r  ar_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.426    ar[3]
    V13                                                               r  ar[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/sel_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ar[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.425ns  (logic 4.360ns (58.721%)  route 3.065ns (41.279%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y104       FDCE                         0.000     0.000 r  design_1_i/top_0/inst/sel_reg[3]/C
    SLICE_X113Y104       FDCE (Prop_fdce_C_Q)         0.658     0.658 r  design_1_i/top_0/inst/sel_reg[3]/Q
                         net (fo=8, routed)           1.200     1.858    design_1_i/top_0/inst/seg7_/sel0[3]
    SLICE_X112Y95        LUT4 (Prop_lut4_I0_O)        0.124     1.982 r  design_1_i/top_0/inst/seg7_/ar[5]_INST_0/O
                         net (fo=1, routed)           1.865     3.847    ar_OBUF[5]
    T15                  OBUF (Prop_obuf_I_O)         3.578     7.425 r  ar_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.425    ar[5]
    T15                                                               r  ar[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/sel_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ar[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.211ns  (logic 4.609ns (63.908%)  route 2.603ns (36.092%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y104       FDCE                         0.000     0.000 r  design_1_i/top_0/inst/sel_reg[3]/C
    SLICE_X113Y104       FDCE (Prop_fdce_C_Q)         0.658     0.658 r  design_1_i/top_0/inst/sel_reg[3]/Q
                         net (fo=8, routed)           0.795     1.453    design_1_i/top_0/inst/seg7_/sel0[3]
    SLICE_X113Y95        LUT4 (Prop_lut4_I0_O)        0.119     1.572 r  design_1_i/top_0/inst/seg7_/ar[2]_INST_0/O
                         net (fo=1, routed)           1.807     3.380    ar_OBUF[2]
    U13                  OBUF (Prop_obuf_I_O)         3.832     7.211 r  ar_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.211    ar[2]
    U13                                                               r  ar[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/sel_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ar[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.728ns  (logic 4.408ns (65.508%)  route 2.321ns (34.492%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y104       FDCE                         0.000     0.000 r  design_1_i/top_0/inst/sel_reg[3]/C
    SLICE_X113Y104       FDCE (Prop_fdce_C_Q)         0.658     0.658 r  design_1_i/top_0/inst/sel_reg[3]/Q
                         net (fo=8, routed)           0.795     1.453    design_1_i/top_0/inst/seg7_/sel0[3]
    SLICE_X113Y95        LUT4 (Prop_lut4_I0_O)        0.124     1.577 r  design_1_i/top_0/inst/seg7_/ar[1]_INST_0/O
                         net (fo=1, routed)           1.525     3.103    ar_OBUF[1]
    U12                  OBUF (Prop_obuf_I_O)         3.626     6.728 r  ar_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.728    ar[1]
    U12                                                               r  ar[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/led_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.073ns  (logic 4.048ns (66.649%)  route 2.026ns (33.351%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDCE                         0.000     0.000 r  design_1_i/top_0/inst/led_reg[0]/C
    SLICE_X112Y95        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/top_0/inst/led_reg[0]/Q
                         net (fo=2, routed)           2.026     2.544    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.530     6.073 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.073    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/led_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.923ns  (logic 4.239ns (71.567%)  route 1.684ns (28.433%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDCE                         0.000     0.000 r  design_1_i/top_0/inst/led_reg[3]/C
    SLICE_X113Y103       FDCE (Prop_fdce_C_Q)         0.658     0.658 r  design_1_i/top_0/inst/led_reg[3]/Q
                         net (fo=2, routed)           1.684     2.342    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         3.581     5.923 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.923    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/led_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.906ns  (logic 4.013ns (67.952%)  route 1.893ns (32.048%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y95        FDCE                         0.000     0.000 r  design_1_i/top_0/inst/led_reg[1]/C
    SLICE_X113Y95        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/top_0/inst/led_reg[1]/Q
                         net (fo=2, routed)           1.893     2.349    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.557     5.906 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.906    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/inst/debounce_1/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/top_0/inst/debounce_1/FSM_sequential_current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.209ns (68.930%)  route 0.094ns (31.070%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDCE                         0.000     0.000 r  design_1_i/top_0/inst/debounce_1/FSM_sequential_current_state_reg[0]/C
    SLICE_X112Y125       FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/top_0/inst/debounce_1/FSM_sequential_current_state_reg[0]/Q
                         net (fo=4, routed)           0.094     0.258    design_1_i/top_0/inst/debounce_1/current_state[0]
    SLICE_X113Y125       LUT4 (Prop_lut4_I1_O)        0.045     0.303 r  design_1_i/top_0/inst/debounce_1/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.303    design_1_i/top_0/inst/debounce_1/FSM_sequential_current_state[1]_i_1_n_0
    SLICE_X113Y125       FDCE                                         r  design_1_i/top_0/inst/debounce_1/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/debounce_1/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/top_0/inst/debounce_1/FSM_sequential_current_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.213ns (69.334%)  route 0.094ns (30.666%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDCE                         0.000     0.000 r  design_1_i/top_0/inst/debounce_1/FSM_sequential_current_state_reg[0]/C
    SLICE_X112Y125       FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/top_0/inst/debounce_1/FSM_sequential_current_state_reg[0]/Q
                         net (fo=4, routed)           0.094     0.258    design_1_i/top_0/inst/debounce_1/current_state[0]
    SLICE_X113Y125       LUT4 (Prop_lut4_I3_O)        0.049     0.307 r  design_1_i/top_0/inst/debounce_1/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.307    design_1_i/top_0/inst/debounce_1/next_state[2]
    SLICE_X113Y125       FDCE                                         r  design_1_i/top_0/inst/debounce_1/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/debounce_3/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/top_0/inst/debounce_3/FSM_sequential_current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDCE                         0.000     0.000 r  design_1_i/top_0/inst/debounce_3/FSM_sequential_current_state_reg[0]/C
    SLICE_X113Y126       FDCE (Prop_fdce_C_Q)         0.141     0.141 f  design_1_i/top_0/inst/debounce_3/FSM_sequential_current_state_reg[0]/Q
                         net (fo=4, routed)           0.167     0.308    design_1_i/top_0/inst/debounce_3/current_state[0]
    SLICE_X113Y126       LUT3 (Prop_lut3_I1_O)        0.042     0.350 r  design_1_i/top_0/inst/debounce_3/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.350    design_1_i/top_0/inst/debounce_3/next_state[0]
    SLICE_X113Y126       FDCE                                         r  design_1_i/top_0/inst/debounce_3/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/debounce_2/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/top_0/inst/debounce_2/FSM_sequential_current_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.183ns (51.958%)  route 0.169ns (48.042%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDCE                         0.000     0.000 r  design_1_i/top_0/inst/debounce_2/FSM_sequential_current_state_reg[1]/C
    SLICE_X113Y125       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/top_0/inst/debounce_2/FSM_sequential_current_state_reg[1]/Q
                         net (fo=3, routed)           0.169     0.310    design_1_i/top_0/inst/debounce_2/current_state[1]
    SLICE_X113Y125       LUT4 (Prop_lut4_I1_O)        0.042     0.352 r  design_1_i/top_0/inst/debounce_2/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.352    design_1_i/top_0/inst/debounce_2/next_state[2]
    SLICE_X113Y125       FDCE                                         r  design_1_i/top_0/inst/debounce_2/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/debounce_3/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/top_0/inst/debounce_3/FSM_sequential_current_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDCE                         0.000     0.000 r  design_1_i/top_0/inst/debounce_3/FSM_sequential_current_state_reg[0]/C
    SLICE_X113Y126       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/top_0/inst/debounce_3/FSM_sequential_current_state_reg[0]/Q
                         net (fo=4, routed)           0.169     0.310    design_1_i/top_0/inst/debounce_3/current_state[0]
    SLICE_X113Y126       LUT4 (Prop_lut4_I3_O)        0.043     0.353 r  design_1_i/top_0/inst/debounce_3/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.353    design_1_i/top_0/inst/debounce_3/next_state[2]
    SLICE_X113Y126       FDCE                                         r  design_1_i/top_0/inst/debounce_3/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/sel_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/top_0/inst/sel_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y95        FDCE                         0.000     0.000 r  design_1_i/top_0/inst/sel_reg[1]/C
    SLICE_X111Y95        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  design_1_i/top_0/inst/sel_reg[1]/Q
                         net (fo=8, routed)           0.168     0.309    design_1_i/top_0/inst/sel0[1]
    SLICE_X111Y95        LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  design_1_i/top_0/inst/sel[1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    design_1_i/top_0/inst/sel[1]_i_1_n_0
    SLICE_X111Y95        FDCE                                         r  design_1_i/top_0/inst/sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/sel_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/top_0/inst/sel_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y96        FDCE                         0.000     0.000 r  design_1_i/top_0/inst/sel_reg[2]/C
    SLICE_X113Y96        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  design_1_i/top_0/inst/sel_reg[2]/Q
                         net (fo=8, routed)           0.168     0.309    design_1_i/top_0/inst/sel0[2]
    SLICE_X113Y96        LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  design_1_i/top_0/inst/sel[2]_i_1/O
                         net (fo=1, routed)           0.000     0.354    design_1_i/top_0/inst/sel[2]_i_1_n_0
    SLICE_X113Y96        FDCE                                         r  design_1_i/top_0/inst/sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/led_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/top_0/inst/led_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDCE                         0.000     0.000 r  design_1_i/top_0/inst/led_reg[2]/C
    SLICE_X113Y107       FDCE (Prop_fdce_C_Q)         0.141     0.141 f  design_1_i/top_0/inst/led_reg[2]/Q
                         net (fo=2, routed)           0.168     0.309    design_1_i/top_0/inst/led[2]
    SLICE_X113Y107       LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  design_1_i/top_0/inst/led[2]_i_1/O
                         net (fo=1, routed)           0.000     0.354    design_1_i/top_0/inst/led[2]_i_1_n_0
    SLICE_X113Y107       FDCE                                         r  design_1_i/top_0/inst/led_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/debounce_2/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/top_0/inst/debounce_2/FSM_sequential_current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDCE                         0.000     0.000 r  design_1_i/top_0/inst/debounce_2/FSM_sequential_current_state_reg[1]/C
    SLICE_X113Y125       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/top_0/inst/debounce_2/FSM_sequential_current_state_reg[1]/Q
                         net (fo=3, routed)           0.169     0.310    design_1_i/top_0/inst/debounce_2/current_state[1]
    SLICE_X113Y125       LUT4 (Prop_lut4_I2_O)        0.045     0.355 r  design_1_i/top_0/inst/debounce_2/FSM_sequential_current_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.355    design_1_i/top_0/inst/debounce_2/FSM_sequential_current_state[1]_i_1__0_n_0
    SLICE_X113Y125       FDCE                                         r  design_1_i/top_0/inst/debounce_2/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/debounce_3/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/top_0/inst/debounce_3/FSM_sequential_current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDCE                         0.000     0.000 r  design_1_i/top_0/inst/debounce_3/FSM_sequential_current_state_reg[0]/C
    SLICE_X113Y126       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/top_0/inst/debounce_3/FSM_sequential_current_state_reg[0]/Q
                         net (fo=4, routed)           0.169     0.310    design_1_i/top_0/inst/debounce_3/current_state[0]
    SLICE_X113Y126       LUT4 (Prop_lut4_I1_O)        0.045     0.355 r  design_1_i/top_0/inst/debounce_3/FSM_sequential_current_state[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.355    design_1_i/top_0/inst/debounce_3/FSM_sequential_current_state[1]_i_1__1_n_0
    SLICE_X113Y126       FDCE                                         r  design_1_i/top_0/inst/debounce_3/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------





