
Magisterka.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016b84  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000830  08016d68  08016d68  00017d68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08017598  08017598  000193c8  2**0
                  CONTENTS
  4 .ARM          00000008  08017598  08017598  00018598  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080175a0  080175a0  000193c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080175a0  080175a0  000185a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080175a4  080175a4  000185a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000003c8  20000000  080175a8  00019000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002328  200003c8  08017970  000193c8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200026f0  08017970  000196f0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000193c8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00025a90  00000000  00000000  000193f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004ec8  00000000  00000000  0003ee88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001f40  00000000  00000000  00043d50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001816  00000000  00000000  00045c90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002d579  00000000  00000000  000474a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002680f  00000000  00000000  00074a1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011f299  00000000  00000000  0009b22e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001ba4c7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009fe0  00000000  00000000  001ba50c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  001c44ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200003c8 	.word	0x200003c8
 80001fc:	00000000 	.word	0x00000000
 8000200:	08016d4c 	.word	0x08016d4c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200003cc 	.word	0x200003cc
 800021c:	08016d4c 	.word	0x08016d4c

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9a0 	b.w	8001030 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	460c      	mov	r4, r1
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d14e      	bne.n	8000e1e <__udivmoddi4+0xaa>
 8000d80:	4694      	mov	ip, r2
 8000d82:	458c      	cmp	ip, r1
 8000d84:	4686      	mov	lr, r0
 8000d86:	fab2 f282 	clz	r2, r2
 8000d8a:	d962      	bls.n	8000e52 <__udivmoddi4+0xde>
 8000d8c:	b14a      	cbz	r2, 8000da2 <__udivmoddi4+0x2e>
 8000d8e:	f1c2 0320 	rsb	r3, r2, #32
 8000d92:	4091      	lsls	r1, r2
 8000d94:	fa20 f303 	lsr.w	r3, r0, r3
 8000d98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d9c:	4319      	orrs	r1, r3
 8000d9e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000da2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000da6:	fa1f f68c 	uxth.w	r6, ip
 8000daa:	fbb1 f4f7 	udiv	r4, r1, r7
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb07 1114 	mls	r1, r7, r4, r1
 8000db6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dba:	fb04 f106 	mul.w	r1, r4, r6
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	d90a      	bls.n	8000dd8 <__udivmoddi4+0x64>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dca:	f080 8112 	bcs.w	8000ff2 <__udivmoddi4+0x27e>
 8000dce:	4299      	cmp	r1, r3
 8000dd0:	f240 810f 	bls.w	8000ff2 <__udivmoddi4+0x27e>
 8000dd4:	3c02      	subs	r4, #2
 8000dd6:	4463      	add	r3, ip
 8000dd8:	1a59      	subs	r1, r3, r1
 8000dda:	fa1f f38e 	uxth.w	r3, lr
 8000dde:	fbb1 f0f7 	udiv	r0, r1, r7
 8000de2:	fb07 1110 	mls	r1, r7, r0, r1
 8000de6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dea:	fb00 f606 	mul.w	r6, r0, r6
 8000dee:	429e      	cmp	r6, r3
 8000df0:	d90a      	bls.n	8000e08 <__udivmoddi4+0x94>
 8000df2:	eb1c 0303 	adds.w	r3, ip, r3
 8000df6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dfa:	f080 80fc 	bcs.w	8000ff6 <__udivmoddi4+0x282>
 8000dfe:	429e      	cmp	r6, r3
 8000e00:	f240 80f9 	bls.w	8000ff6 <__udivmoddi4+0x282>
 8000e04:	4463      	add	r3, ip
 8000e06:	3802      	subs	r0, #2
 8000e08:	1b9b      	subs	r3, r3, r6
 8000e0a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000e0e:	2100      	movs	r1, #0
 8000e10:	b11d      	cbz	r5, 8000e1a <__udivmoddi4+0xa6>
 8000e12:	40d3      	lsrs	r3, r2
 8000e14:	2200      	movs	r2, #0
 8000e16:	e9c5 3200 	strd	r3, r2, [r5]
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d905      	bls.n	8000e2e <__udivmoddi4+0xba>
 8000e22:	b10d      	cbz	r5, 8000e28 <__udivmoddi4+0xb4>
 8000e24:	e9c5 0100 	strd	r0, r1, [r5]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	4608      	mov	r0, r1
 8000e2c:	e7f5      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e2e:	fab3 f183 	clz	r1, r3
 8000e32:	2900      	cmp	r1, #0
 8000e34:	d146      	bne.n	8000ec4 <__udivmoddi4+0x150>
 8000e36:	42a3      	cmp	r3, r4
 8000e38:	d302      	bcc.n	8000e40 <__udivmoddi4+0xcc>
 8000e3a:	4290      	cmp	r0, r2
 8000e3c:	f0c0 80f0 	bcc.w	8001020 <__udivmoddi4+0x2ac>
 8000e40:	1a86      	subs	r6, r0, r2
 8000e42:	eb64 0303 	sbc.w	r3, r4, r3
 8000e46:	2001      	movs	r0, #1
 8000e48:	2d00      	cmp	r5, #0
 8000e4a:	d0e6      	beq.n	8000e1a <__udivmoddi4+0xa6>
 8000e4c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e50:	e7e3      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e52:	2a00      	cmp	r2, #0
 8000e54:	f040 8090 	bne.w	8000f78 <__udivmoddi4+0x204>
 8000e58:	eba1 040c 	sub.w	r4, r1, ip
 8000e5c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e60:	fa1f f78c 	uxth.w	r7, ip
 8000e64:	2101      	movs	r1, #1
 8000e66:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e6a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e6e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e72:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e76:	fb07 f006 	mul.w	r0, r7, r6
 8000e7a:	4298      	cmp	r0, r3
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x11c>
 8000e7e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e82:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e86:	d202      	bcs.n	8000e8e <__udivmoddi4+0x11a>
 8000e88:	4298      	cmp	r0, r3
 8000e8a:	f200 80cd 	bhi.w	8001028 <__udivmoddi4+0x2b4>
 8000e8e:	4626      	mov	r6, r4
 8000e90:	1a1c      	subs	r4, r3, r0
 8000e92:	fa1f f38e 	uxth.w	r3, lr
 8000e96:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e9a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e9e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ea2:	fb00 f707 	mul.w	r7, r0, r7
 8000ea6:	429f      	cmp	r7, r3
 8000ea8:	d908      	bls.n	8000ebc <__udivmoddi4+0x148>
 8000eaa:	eb1c 0303 	adds.w	r3, ip, r3
 8000eae:	f100 34ff 	add.w	r4, r0, #4294967295
 8000eb2:	d202      	bcs.n	8000eba <__udivmoddi4+0x146>
 8000eb4:	429f      	cmp	r7, r3
 8000eb6:	f200 80b0 	bhi.w	800101a <__udivmoddi4+0x2a6>
 8000eba:	4620      	mov	r0, r4
 8000ebc:	1bdb      	subs	r3, r3, r7
 8000ebe:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ec2:	e7a5      	b.n	8000e10 <__udivmoddi4+0x9c>
 8000ec4:	f1c1 0620 	rsb	r6, r1, #32
 8000ec8:	408b      	lsls	r3, r1
 8000eca:	fa22 f706 	lsr.w	r7, r2, r6
 8000ece:	431f      	orrs	r7, r3
 8000ed0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ed4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ed8:	ea43 030c 	orr.w	r3, r3, ip
 8000edc:	40f4      	lsrs	r4, r6
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	0c38      	lsrs	r0, r7, #16
 8000ee4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ee8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eec:	fa1f fc87 	uxth.w	ip, r7
 8000ef0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ef4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ef8:	fb0e f90c 	mul.w	r9, lr, ip
 8000efc:	45a1      	cmp	r9, r4
 8000efe:	fa02 f201 	lsl.w	r2, r2, r1
 8000f02:	d90a      	bls.n	8000f1a <__udivmoddi4+0x1a6>
 8000f04:	193c      	adds	r4, r7, r4
 8000f06:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000f0a:	f080 8084 	bcs.w	8001016 <__udivmoddi4+0x2a2>
 8000f0e:	45a1      	cmp	r9, r4
 8000f10:	f240 8081 	bls.w	8001016 <__udivmoddi4+0x2a2>
 8000f14:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f18:	443c      	add	r4, r7
 8000f1a:	eba4 0409 	sub.w	r4, r4, r9
 8000f1e:	fa1f f983 	uxth.w	r9, r3
 8000f22:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f26:	fb00 4413 	mls	r4, r0, r3, r4
 8000f2a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f2e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f32:	45a4      	cmp	ip, r4
 8000f34:	d907      	bls.n	8000f46 <__udivmoddi4+0x1d2>
 8000f36:	193c      	adds	r4, r7, r4
 8000f38:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f3c:	d267      	bcs.n	800100e <__udivmoddi4+0x29a>
 8000f3e:	45a4      	cmp	ip, r4
 8000f40:	d965      	bls.n	800100e <__udivmoddi4+0x29a>
 8000f42:	3b02      	subs	r3, #2
 8000f44:	443c      	add	r4, r7
 8000f46:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f4a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f4e:	eba4 040c 	sub.w	r4, r4, ip
 8000f52:	429c      	cmp	r4, r3
 8000f54:	46ce      	mov	lr, r9
 8000f56:	469c      	mov	ip, r3
 8000f58:	d351      	bcc.n	8000ffe <__udivmoddi4+0x28a>
 8000f5a:	d04e      	beq.n	8000ffa <__udivmoddi4+0x286>
 8000f5c:	b155      	cbz	r5, 8000f74 <__udivmoddi4+0x200>
 8000f5e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f62:	eb64 040c 	sbc.w	r4, r4, ip
 8000f66:	fa04 f606 	lsl.w	r6, r4, r6
 8000f6a:	40cb      	lsrs	r3, r1
 8000f6c:	431e      	orrs	r6, r3
 8000f6e:	40cc      	lsrs	r4, r1
 8000f70:	e9c5 6400 	strd	r6, r4, [r5]
 8000f74:	2100      	movs	r1, #0
 8000f76:	e750      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000f78:	f1c2 0320 	rsb	r3, r2, #32
 8000f7c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f80:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f84:	fa24 f303 	lsr.w	r3, r4, r3
 8000f88:	4094      	lsls	r4, r2
 8000f8a:	430c      	orrs	r4, r1
 8000f8c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f90:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f94:	fa1f f78c 	uxth.w	r7, ip
 8000f98:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f9c:	fb08 3110 	mls	r1, r8, r0, r3
 8000fa0:	0c23      	lsrs	r3, r4, #16
 8000fa2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000fa6:	fb00 f107 	mul.w	r1, r0, r7
 8000faa:	4299      	cmp	r1, r3
 8000fac:	d908      	bls.n	8000fc0 <__udivmoddi4+0x24c>
 8000fae:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fb6:	d22c      	bcs.n	8001012 <__udivmoddi4+0x29e>
 8000fb8:	4299      	cmp	r1, r3
 8000fba:	d92a      	bls.n	8001012 <__udivmoddi4+0x29e>
 8000fbc:	3802      	subs	r0, #2
 8000fbe:	4463      	add	r3, ip
 8000fc0:	1a5b      	subs	r3, r3, r1
 8000fc2:	b2a4      	uxth	r4, r4
 8000fc4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fc8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fcc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fd0:	fb01 f307 	mul.w	r3, r1, r7
 8000fd4:	42a3      	cmp	r3, r4
 8000fd6:	d908      	bls.n	8000fea <__udivmoddi4+0x276>
 8000fd8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fdc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fe0:	d213      	bcs.n	800100a <__udivmoddi4+0x296>
 8000fe2:	42a3      	cmp	r3, r4
 8000fe4:	d911      	bls.n	800100a <__udivmoddi4+0x296>
 8000fe6:	3902      	subs	r1, #2
 8000fe8:	4464      	add	r4, ip
 8000fea:	1ae4      	subs	r4, r4, r3
 8000fec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ff0:	e739      	b.n	8000e66 <__udivmoddi4+0xf2>
 8000ff2:	4604      	mov	r4, r0
 8000ff4:	e6f0      	b.n	8000dd8 <__udivmoddi4+0x64>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e706      	b.n	8000e08 <__udivmoddi4+0x94>
 8000ffa:	45c8      	cmp	r8, r9
 8000ffc:	d2ae      	bcs.n	8000f5c <__udivmoddi4+0x1e8>
 8000ffe:	ebb9 0e02 	subs.w	lr, r9, r2
 8001002:	eb63 0c07 	sbc.w	ip, r3, r7
 8001006:	3801      	subs	r0, #1
 8001008:	e7a8      	b.n	8000f5c <__udivmoddi4+0x1e8>
 800100a:	4631      	mov	r1, r6
 800100c:	e7ed      	b.n	8000fea <__udivmoddi4+0x276>
 800100e:	4603      	mov	r3, r0
 8001010:	e799      	b.n	8000f46 <__udivmoddi4+0x1d2>
 8001012:	4630      	mov	r0, r6
 8001014:	e7d4      	b.n	8000fc0 <__udivmoddi4+0x24c>
 8001016:	46d6      	mov	lr, sl
 8001018:	e77f      	b.n	8000f1a <__udivmoddi4+0x1a6>
 800101a:	4463      	add	r3, ip
 800101c:	3802      	subs	r0, #2
 800101e:	e74d      	b.n	8000ebc <__udivmoddi4+0x148>
 8001020:	4606      	mov	r6, r0
 8001022:	4623      	mov	r3, r4
 8001024:	4608      	mov	r0, r1
 8001026:	e70f      	b.n	8000e48 <__udivmoddi4+0xd4>
 8001028:	3e02      	subs	r6, #2
 800102a:	4463      	add	r3, ip
 800102c:	e730      	b.n	8000e90 <__udivmoddi4+0x11c>
 800102e:	bf00      	nop

08001030 <__aeabi_idiv0>:
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop
 8001034:	0000      	movs	r0, r0
	...

08001038 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001038:	b590      	push	{r4, r7, lr}
 800103a:	b083      	sub	sp, #12
 800103c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800103e:	f003 fb32 	bl	80046a6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001042:	f000 fd03 	bl	8001a4c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001046:	f001 fb35 	bl	80026b4 <MX_GPIO_Init>
  MX_DMA_Init();
 800104a:	f001 fae9 	bl	8002620 <MX_DMA_Init>
  MX_ADC3_Init();
 800104e:	f000 fdc3 	bl	8001bd8 <MX_ADC3_Init>
  MX_ADC4_Init();
 8001052:	f000 fe8d 	bl	8001d70 <MX_ADC4_Init>
  MX_ADC5_Init();
 8001056:	f000 fef1 	bl	8001e3c <MX_ADC5_Init>
  MX_DAC1_Init();
 800105a:	f000 ff75 	bl	8001f48 <MX_DAC1_Init>
  MX_DAC2_Init();
 800105e:	f000 ffbf 	bl	8001fe0 <MX_DAC2_Init>
  MX_TIM1_Init();
 8001062:	f000 fff7 	bl	8002054 <MX_TIM1_Init>
  MX_TIM8_Init();
 8001066:	f001 f97d 	bl	8002364 <MX_TIM8_Init>
  MX_UART4_Init();
 800106a:	f001 fa8d 	bl	8002588 <MX_UART4_Init>
  MX_ADC1_Init();
 800106e:	f000 fd3b 	bl	8001ae8 <MX_ADC1_Init>
  MX_TIM4_Init();
 8001072:	f001 f889 	bl	8002188 <MX_TIM4_Init>
  MX_USB_Device_Init();
 8001076:	f00f fa35 	bl	80104e4 <MX_USB_Device_Init>
  MX_TIM15_Init();
 800107a:	f001 fa0d 	bl	8002498 <MX_TIM15_Init>
  MX_TIM16_Init();
 800107e:	f001 fa5d 	bl	800253c <MX_TIM16_Init>
  MX_TIM7_Init();
 8001082:	f001 f939 	bl	80022f8 <MX_TIM7_Init>
  MX_TIM6_Init();
 8001086:	f001 f8f7 	bl	8002278 <MX_TIM6_Init>
  MX_CORDIC_Init();
 800108a:	f000 ff49 	bl	8001f20 <MX_CORDIC_Init>
  /* USER CODE BEGIN 2 */

  sCordicConfig.Function   = CORDIC_FUNCTION_SQUAREROOT;       /* Compute sine (and cosine) */
 800108e:	4b85      	ldr	r3, [pc, #532]	@ (80012a4 <main+0x26c>)
 8001090:	2209      	movs	r2, #9
 8001092:	601a      	str	r2, [r3, #0]
  sCordicConfig.Precision  = CORDIC_PRECISION_6CYCLES;    /* Maximum precision (24 iterations) */
 8001094:	4b83      	ldr	r3, [pc, #524]	@ (80012a4 <main+0x26c>)
 8001096:	2260      	movs	r2, #96	@ 0x60
 8001098:	619a      	str	r2, [r3, #24]
  sCordicConfig.Scale      = CORDIC_SCALE_0;              /* No additional scaling */
 800109a:	4b82      	ldr	r3, [pc, #520]	@ (80012a4 <main+0x26c>)
 800109c:	2200      	movs	r2, #0
 800109e:	605a      	str	r2, [r3, #4]
  sCordicConfig.NbWrite    = CORDIC_NBWRITE_1;            /* One input (angle); implicit modulus = 1 */
 80010a0:	4b80      	ldr	r3, [pc, #512]	@ (80012a4 <main+0x26c>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	611a      	str	r2, [r3, #16]
  sCordicConfig.NbRead     = CORDIC_NBREAD_1;             /* Two outputs (sine and cosine) */
 80010a6:	4b7f      	ldr	r3, [pc, #508]	@ (80012a4 <main+0x26c>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	615a      	str	r2, [r3, #20]
  sCordicConfig.InSize     = CORDIC_INSIZE_32BITS;        /* 32-bit input (Q1.31 format) */
 80010ac:	4b7d      	ldr	r3, [pc, #500]	@ (80012a4 <main+0x26c>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	609a      	str	r2, [r3, #8]
  sCordicConfig.OutSize    = CORDIC_OUTSIZE_32BITS;       /* 32-bit output (Q1.31 format) */
 80010b2:	4b7c      	ldr	r3, [pc, #496]	@ (80012a4 <main+0x26c>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	60da      	str	r2, [r3, #12]


  if (HAL_CORDIC_Configure(&hcordic, &sCordicConfig) != HAL_OK)
 80010b8:	497a      	ldr	r1, [pc, #488]	@ (80012a4 <main+0x26c>)
 80010ba:	487b      	ldr	r0, [pc, #492]	@ (80012a8 <main+0x270>)
 80010bc:	f005 f826 	bl	800610c <HAL_CORDIC_Configure>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d001      	beq.n	80010ca <main+0x92>
    {
      /* Configuration Error */
      Error_Handler();
 80010c6:	f002 fcd7 	bl	8003a78 <Error_Handler>

  while (1)
  {


	  	  	  	  checkfaults = Check_Faults();
 80010ca:	f001 fd93 	bl	8002bf4 <Check_Faults>
 80010ce:	4603      	mov	r3, r0
 80010d0:	461a      	mov	r2, r3
 80010d2:	4b76      	ldr	r3, [pc, #472]	@ (80012ac <main+0x274>)
 80010d4:	701a      	strb	r2, [r3, #0]

	  	  	  	  if (dataReceivedFlag) {
 80010d6:	4b76      	ldr	r3, [pc, #472]	@ (80012b0 <main+0x278>)
 80010d8:	781b      	ldrb	r3, [r3, #0]
 80010da:	b2db      	uxtb	r3, r3
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d004      	beq.n	80010ea <main+0xb2>
	  	  	  	      // Process the data
	  	  	  	      ParseUSBCommand();  // Function to handle the received command
 80010e0:	f002 f8c8 	bl	8003274 <ParseUSBCommand>

	  	  	  	      // Clear the flag after processing
	  	  	  	      dataReceivedFlag = 0;
 80010e4:	4b72      	ldr	r3, [pc, #456]	@ (80012b0 <main+0x278>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	701a      	strb	r2, [r3, #0]
	  	  	  	  }

	  	  	  	  interlock = HAL_GPIO_ReadPin(INTERLOCK_GPIO_Port, INTERLOCK_Pin);
 80010ea:	2104      	movs	r1, #4
 80010ec:	4871      	ldr	r0, [pc, #452]	@ (80012b4 <main+0x27c>)
 80010ee:	f006 f8f7 	bl	80072e0 <HAL_GPIO_ReadPin>
 80010f2:	4603      	mov	r3, r0
 80010f4:	461a      	mov	r2, r3
 80010f6:	4b70      	ldr	r3, [pc, #448]	@ (80012b8 <main+0x280>)
 80010f8:	701a      	strb	r2, [r3, #0]

	  	          if (interlock &&  start_program && !(checkfaults)) {
 80010fa:	4b6f      	ldr	r3, [pc, #444]	@ (80012b8 <main+0x280>)
 80010fc:	781b      	ldrb	r3, [r3, #0]
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d00e      	beq.n	8001120 <main+0xe8>
 8001102:	4b6e      	ldr	r3, [pc, #440]	@ (80012bc <main+0x284>)
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d00a      	beq.n	8001120 <main+0xe8>
 800110a:	4b68      	ldr	r3, [pc, #416]	@ (80012ac <main+0x274>)
 800110c:	781b      	ldrb	r3, [r3, #0]
 800110e:	2b00      	cmp	r3, #0
 8001110:	d106      	bne.n	8001120 <main+0xe8>
	  	        	//USB_SendString("State: EVENT start_program \r\n");
	  	              event = EVENT_START;
 8001112:	4b6b      	ldr	r3, [pc, #428]	@ (80012c0 <main+0x288>)
 8001114:	2200      	movs	r2, #0
 8001116:	701a      	strb	r2, [r3, #0]
	  	              start_program = 0;
 8001118:	4b68      	ldr	r3, [pc, #416]	@ (80012bc <main+0x284>)
 800111a:	2200      	movs	r2, #0
 800111c:	701a      	strb	r2, [r3, #0]
 800111e:	e019      	b.n	8001154 <main+0x11c>
	  	          }else if (interlock &&  stop_program && !(checkfaults)) {
 8001120:	4b65      	ldr	r3, [pc, #404]	@ (80012b8 <main+0x280>)
 8001122:	781b      	ldrb	r3, [r3, #0]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d00e      	beq.n	8001146 <main+0x10e>
 8001128:	4b66      	ldr	r3, [pc, #408]	@ (80012c4 <main+0x28c>)
 800112a:	781b      	ldrb	r3, [r3, #0]
 800112c:	2b00      	cmp	r3, #0
 800112e:	d00a      	beq.n	8001146 <main+0x10e>
 8001130:	4b5e      	ldr	r3, [pc, #376]	@ (80012ac <main+0x274>)
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	2b00      	cmp	r3, #0
 8001136:	d106      	bne.n	8001146 <main+0x10e>
		  	        	//USB_SendString("State: EVENT start_program \r\n");
		  	              event = EVENT_SHUTDOWN;
 8001138:	4b61      	ldr	r3, [pc, #388]	@ (80012c0 <main+0x288>)
 800113a:	2203      	movs	r2, #3
 800113c:	701a      	strb	r2, [r3, #0]
		  	              stop_program = 0;
 800113e:	4b61      	ldr	r3, [pc, #388]	@ (80012c4 <main+0x28c>)
 8001140:	2200      	movs	r2, #0
 8001142:	701a      	strb	r2, [r3, #0]
 8001144:	e006      	b.n	8001154 <main+0x11c>
		  	          }
	  	          else if (clear_fault) {
 8001146:	4b60      	ldr	r3, [pc, #384]	@ (80012c8 <main+0x290>)
 8001148:	781b      	ldrb	r3, [r3, #0]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d002      	beq.n	8001154 <main+0x11c>
	  	        	  /* clear fault condition */
	  	              event = EVENT_CLEAR_FAULT;
 800114e:	4b5c      	ldr	r3, [pc, #368]	@ (80012c0 <main+0x288>)
 8001150:	2202      	movs	r2, #2
 8001152:	701a      	strb	r2, [r3, #0]
	  	          }

	  	         if (!interlock || checkfaults /* fault condition */)
 8001154:	4b58      	ldr	r3, [pc, #352]	@ (80012b8 <main+0x280>)
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	2b00      	cmp	r3, #0
 800115a:	d003      	beq.n	8001164 <main+0x12c>
 800115c:	4b53      	ldr	r3, [pc, #332]	@ (80012ac <main+0x274>)
 800115e:	781b      	ldrb	r3, [r3, #0]
 8001160:	2b00      	cmp	r3, #0
 8001162:	d002      	beq.n	800116a <main+0x132>
	  	       	 {
	  	       	  	event = EVENT_FAULT;
 8001164:	4b56      	ldr	r3, [pc, #344]	@ (80012c0 <main+0x288>)
 8001166:	2201      	movs	r2, #1
 8001168:	701a      	strb	r2, [r3, #0]
	  	       	 }

	  	          // Handle the event and update the state
	  	          currentState = handle_event(currentState, event);
 800116a:	4b58      	ldr	r3, [pc, #352]	@ (80012cc <main+0x294>)
 800116c:	781b      	ldrb	r3, [r3, #0]
 800116e:	4a54      	ldr	r2, [pc, #336]	@ (80012c0 <main+0x288>)
 8001170:	7812      	ldrb	r2, [r2, #0]
 8001172:	4611      	mov	r1, r2
 8001174:	4618      	mov	r0, r3
 8001176:	f001 fbe9 	bl	800294c <handle_event>
 800117a:	4603      	mov	r3, r0
 800117c:	461a      	mov	r2, r3
 800117e:	4b53      	ldr	r3, [pc, #332]	@ (80012cc <main+0x294>)
 8001180:	701a      	strb	r2, [r3, #0]

	  	          // Perform actions based on the current state
	  	          switch (currentState) {
 8001182:	4b52      	ldr	r3, [pc, #328]	@ (80012cc <main+0x294>)
 8001184:	781b      	ldrb	r3, [r3, #0]
 8001186:	2b04      	cmp	r3, #4
 8001188:	f200 8418 	bhi.w	80019bc <main+0x984>
 800118c:	a201      	add	r2, pc, #4	@ (adr r2, 8001194 <main+0x15c>)
 800118e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001192:	bf00      	nop
 8001194:	080011a9 	.word	0x080011a9
 8001198:	08001267 	.word	0x08001267
 800119c:	08001315 	.word	0x08001315
 80011a0:	08001899 	.word	0x08001899
 80011a4:	0800190d 	.word	0x0800190d
	  	              {
	  	            	//GPIOs
	  	            	//CUrrent Sensors OCD pin needed to go low in reset condition after fault event
	  	            	//HAL_GPIO_WritePin(CS_OCD_1_GPIO_Port, CS_OCD_1_Pin, GPIO_PIN_SET);
	  	            	//HAL_GPIO_WritePin(CS_OCD_2_GPIO_Port, CS_OCD_2_Pin, GPIO_PIN_SET);
	  	            	HAL_GPIO_WritePin(RESET_FPGA_GPIO_Port, RESET_FPGA_Pin, 1); // RESET =  1  = reset turn on IMPORTANT!! WAZNE!!!
 80011a8:	2201      	movs	r2, #1
 80011aa:	2104      	movs	r1, #4
 80011ac:	4848      	ldr	r0, [pc, #288]	@ (80012d0 <main+0x298>)
 80011ae:	f006 f8af 	bl	8007310 <HAL_GPIO_WritePin>

	  	            	HAL_GPIO_WritePin(START_STOP_FPGA_GPIO_Port, START_STOP_FPGA_Pin, GPIO_PIN_RESET); // STOP
 80011b2:	2200      	movs	r2, #0
 80011b4:	2120      	movs	r1, #32
 80011b6:	483f      	ldr	r0, [pc, #252]	@ (80012b4 <main+0x27c>)
 80011b8:	f006 f8aa 	bl	8007310 <HAL_GPIO_WritePin>

	  	            	HAL_GPIO_WritePin(RESET_INTERLOCK_GPIO_Port, RESET_INTERLOCK_Pin, GPIO_PIN_SET);
 80011bc:	2201      	movs	r2, #1
 80011be:	2120      	movs	r1, #32
 80011c0:	4844      	ldr	r0, [pc, #272]	@ (80012d4 <main+0x29c>)
 80011c2:	f006 f8a5 	bl	8007310 <HAL_GPIO_WritePin>
	  	            	HAL_Delay(1000);
 80011c6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80011ca:	f003 fadd 	bl	8004788 <HAL_Delay>
	  	            	HAL_GPIO_WritePin(RESET_INTERLOCK_GPIO_Port, RESET_INTERLOCK_Pin, GPIO_PIN_RESET);
 80011ce:	2200      	movs	r2, #0
 80011d0:	2120      	movs	r1, #32
 80011d2:	4840      	ldr	r0, [pc, #256]	@ (80012d4 <main+0x29c>)
 80011d4:	f006 f89c 	bl	8007310 <HAL_GPIO_WritePin>
	  	            	  // Start PWM for delay time transfer to FPGA
	  	            	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80011d8:	2100      	movs	r1, #0
 80011da:	483f      	ldr	r0, [pc, #252]	@ (80012d8 <main+0x2a0>)
 80011dc:	f008 fff6 	bl	800a1cc <HAL_TIM_PWM_Start>
	  	            	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 80011e0:	2104      	movs	r1, #4
 80011e2:	483e      	ldr	r0, [pc, #248]	@ (80012dc <main+0x2a4>)
 80011e4:	f008 fff2 	bl	800a1cc <HAL_TIM_PWM_Start>

	  	            	  //DAC for  current reference
	  	            	  ///DAC1_OUT1 	- MAX1
	  	            	  //DAC1_OUT2 	- MAX2
	  	            	  //DAC2_OUT1	- MIN
	  	            	HAL_DAC_Start(&hdac1,DAC1_CHANNEL_1);
 80011e8:	2100      	movs	r1, #0
 80011ea:	483d      	ldr	r0, [pc, #244]	@ (80012e0 <main+0x2a8>)
 80011ec:	f005 f9c8 	bl	8006580 <HAL_DAC_Start>
	  	            	HAL_DAC_Start(&hdac1,DAC1_CHANNEL_2);
 80011f0:	2110      	movs	r1, #16
 80011f2:	483b      	ldr	r0, [pc, #236]	@ (80012e0 <main+0x2a8>)
 80011f4:	f005 f9c4 	bl	8006580 <HAL_DAC_Start>
	  	            	HAL_DAC_Start(&hdac2,DAC2_CHANNEL_1);
 80011f8:	2100      	movs	r1, #0
 80011fa:	483a      	ldr	r0, [pc, #232]	@ (80012e4 <main+0x2ac>)
 80011fc:	f005 f9c0 	bl	8006580 <HAL_DAC_Start>

	  	            	//if( HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, dac_buffer, BUFFER_SIZE, DAC_ALIGN_12B_R)!= HAL_OK) printf("error");
	  	            	//HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 2048);

	  	            	  // FAN PWM and 5s timer6 for check temperature and change duty cycle
	  	            	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8001200:	2100      	movs	r1, #0
 8001202:	4839      	ldr	r0, [pc, #228]	@ (80012e8 <main+0x2b0>)
 8001204:	f008 ffe2 	bl	800a1cc <HAL_TIM_PWM_Start>
	  	            	HAL_TIM_Base_Start_IT(&htim6);
 8001208:	4838      	ldr	r0, [pc, #224]	@ (80012ec <main+0x2b4>)
 800120a:	f008 fee1 	bl	8009fd0 <HAL_TIM_Base_Start_IT>

	  	            	HAL_ADCEx_Calibration_Start(&hadc3, ADC_SINGLE_ENDED);
 800120e:	217f      	movs	r1, #127	@ 0x7f
 8001210:	4837      	ldr	r0, [pc, #220]	@ (80012f0 <main+0x2b8>)
 8001212:	f004 fddf 	bl	8005dd4 <HAL_ADCEx_Calibration_Start>
	  	            	HAL_ADCEx_Calibration_Start(&hadc4, ADC_SINGLE_ENDED);
 8001216:	217f      	movs	r1, #127	@ 0x7f
 8001218:	4836      	ldr	r0, [pc, #216]	@ (80012f4 <main+0x2bc>)
 800121a:	f004 fddb 	bl	8005dd4 <HAL_ADCEx_Calibration_Start>
	  	            	HAL_ADCEx_Calibration_Start(&hadc5, ADC_SINGLE_ENDED);
 800121e:	217f      	movs	r1, #127	@ 0x7f
 8001220:	4835      	ldr	r0, [pc, #212]	@ (80012f8 <main+0x2c0>)
 8001222:	f004 fdd7 	bl	8005dd4 <HAL_ADCEx_Calibration_Start>

	  	            	HAL_ADC_Start_DMA(&hadc3, (uint32_t*)adc3_dma_buffer, 5);
 8001226:	2205      	movs	r2, #5
 8001228:	4934      	ldr	r1, [pc, #208]	@ (80012fc <main+0x2c4>)
 800122a:	4831      	ldr	r0, [pc, #196]	@ (80012f0 <main+0x2b8>)
 800122c:	f003 fece 	bl	8004fcc <HAL_ADC_Start_DMA>
	  	            	HAL_ADC_Start_DMA(&hadc4, (uint32_t*)adc4_dma_buffer, 2);
 8001230:	2202      	movs	r2, #2
 8001232:	4933      	ldr	r1, [pc, #204]	@ (8001300 <main+0x2c8>)
 8001234:	482f      	ldr	r0, [pc, #188]	@ (80012f4 <main+0x2bc>)
 8001236:	f003 fec9 	bl	8004fcc <HAL_ADC_Start_DMA>
	  	            	HAL_ADC_Start_DMA(&hadc5, (uint32_t*)adc5_dma_buffer, 10);
 800123a:	220a      	movs	r2, #10
 800123c:	4931      	ldr	r1, [pc, #196]	@ (8001304 <main+0x2cc>)
 800123e:	482e      	ldr	r0, [pc, #184]	@ (80012f8 <main+0x2c0>)
 8001240:	f003 fec4 	bl	8004fcc <HAL_ADC_Start_DMA>

	  	            	Set_PWM_DutyCycle(20);
 8001244:	2014      	movs	r0, #20
 8001246:	f001 fbdb 	bl	8002a00 <Set_PWM_DutyCycle>

	  	            	current_sensor1_vref = adc3_dma_buffer[0];// reference for imax imin
 800124a:	4b2c      	ldr	r3, [pc, #176]	@ (80012fc <main+0x2c4>)
 800124c:	881b      	ldrh	r3, [r3, #0]
 800124e:	b29a      	uxth	r2, r3
 8001250:	4b2d      	ldr	r3, [pc, #180]	@ (8001308 <main+0x2d0>)
 8001252:	801a      	strh	r2, [r3, #0]
	  	            	current_sensor2_vref = adc3_dma_buffer[1];// reference for imax imin
 8001254:	4b29      	ldr	r3, [pc, #164]	@ (80012fc <main+0x2c4>)
 8001256:	885b      	ldrh	r3, [r3, #2]
 8001258:	b29a      	uxth	r2, r3
 800125a:	4b2c      	ldr	r3, [pc, #176]	@ (800130c <main+0x2d4>)
 800125c:	801a      	strh	r2, [r3, #0]

	  	            	currentState = STATE_STANDBY;
 800125e:	4b1b      	ldr	r3, [pc, #108]	@ (80012cc <main+0x294>)
 8001260:	2201      	movs	r2, #1
 8001262:	701a      	strb	r2, [r3, #0]
	  	              }
	  	                  break;
 8001264:	e3b1      	b.n	80019ca <main+0x992>
	  	              case STATE_STANDBY:
	  	                  // Wait for start_program signal
	  	              {
	  	            	//HAL_GPIO_WritePin(RESET_FPGA_GPIO_Port, RESET_FPGA_Pin, 0); // RESET =  0  = reset turn off
	  	            	//HAL_GPIO_WritePin(START_STOP_FPGA_GPIO_Port, START_STOP_FPGA_Pin, 1); // START FPGA DANCE
	  	            	checkreads = Check_Ready();
 8001266:	f001 fcff 	bl	8002c68 <Check_Ready>
 800126a:	4603      	mov	r3, r0
 800126c:	461a      	mov	r2, r3
 800126e:	4b28      	ldr	r3, [pc, #160]	@ (8001310 <main+0x2d8>)
 8001270:	701a      	strb	r2, [r3, #0]
	  	            	  if(start_program && interlock &&  !(checkfaults)   && checkreads){
 8001272:	4b12      	ldr	r3, [pc, #72]	@ (80012bc <main+0x284>)
 8001274:	781b      	ldrb	r3, [r3, #0]
 8001276:	2b00      	cmp	r3, #0
 8001278:	f000 83a3 	beq.w	80019c2 <main+0x98a>
 800127c:	4b0e      	ldr	r3, [pc, #56]	@ (80012b8 <main+0x280>)
 800127e:	781b      	ldrb	r3, [r3, #0]
 8001280:	2b00      	cmp	r3, #0
 8001282:	f000 839e 	beq.w	80019c2 <main+0x98a>
 8001286:	4b09      	ldr	r3, [pc, #36]	@ (80012ac <main+0x274>)
 8001288:	781b      	ldrb	r3, [r3, #0]
 800128a:	2b00      	cmp	r3, #0
 800128c:	f040 8399 	bne.w	80019c2 <main+0x98a>
 8001290:	4b1f      	ldr	r3, [pc, #124]	@ (8001310 <main+0x2d8>)
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	2b00      	cmp	r3, #0
 8001296:	f000 8394 	beq.w	80019c2 <main+0x98a>
	  	            		  currentState = STATE_REGULATION;//STATE_SOFT_START;
 800129a:	4b0c      	ldr	r3, [pc, #48]	@ (80012cc <main+0x294>)
 800129c:	2202      	movs	r2, #2
 800129e:	701a      	strb	r2, [r3, #0]
		  	            	//once = 1;
		  	            	  }*/
	  	            	  }

	  	              }
	  	                  break;
 80012a0:	e38f      	b.n	80019c2 <main+0x98a>
 80012a2:	bf00      	nop
 80012a4:	20000ba0 	.word	0x20000ba0
 80012a8:	200006b4 	.word	0x200006b4
 80012ac:	20000b94 	.word	0x20000b94
 80012b0:	20000b80 	.word	0x20000b80
 80012b4:	48000800 	.word	0x48000800
 80012b8:	20000b9c 	.word	0x20000b9c
 80012bc:	20000b90 	.word	0x20000b90
 80012c0:	20000038 	.word	0x20000038
 80012c4:	20000b91 	.word	0x20000b91
 80012c8:	20000b92 	.word	0x20000b92
 80012cc:	20000b93 	.word	0x20000b93
 80012d0:	48001400 	.word	0x48001400
 80012d4:	48001000 	.word	0x48001000
 80012d8:	200007c4 	.word	0x200007c4
 80012dc:	200008f4 	.word	0x200008f4
 80012e0:	200006dc 	.word	0x200006dc
 80012e4:	200006f0 	.word	0x200006f0
 80012e8:	20000810 	.word	0x20000810
 80012ec:	2000085c 	.word	0x2000085c
 80012f0:	20000450 	.word	0x20000450
 80012f4:	200004bc 	.word	0x200004bc
 80012f8:	20000528 	.word	0x20000528
 80012fc:	20000a88 	.word	0x20000a88
 8001300:	20000a94 	.word	0x20000a94
 8001304:	20000aa8 	.word	0x20000aa8
 8001308:	20000a6c 	.word	0x20000a6c
 800130c:	20000a6e 	.word	0x20000a6e
 8001310:	20000b95 	.word	0x20000b95

	  	              case STATE_REGULATION:
	  	                  // Maintain output voltage/current
	  	            	  // 20khz sample time of regulators Timer 15
	  	                  {
	  	                	if(once == 0){
 8001314:	4b82      	ldr	r3, [pc, #520]	@ (8001520 <main+0x4e8>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	2b00      	cmp	r3, #0
 800131a:	d10f      	bne.n	800133c <main+0x304>
	  	                		//Start timer that start_program ramp and pi regulation
	  	                		HAL_GPIO_WritePin(RESET_FPGA_GPIO_Port, RESET_FPGA_Pin, 0); // RESET =  0  = reset turn off
 800131c:	2200      	movs	r2, #0
 800131e:	2104      	movs	r1, #4
 8001320:	4880      	ldr	r0, [pc, #512]	@ (8001524 <main+0x4ec>)
 8001322:	f005 fff5 	bl	8007310 <HAL_GPIO_WritePin>
	  	                		HAL_TIM_Base_Start_IT(&htim15); // START TIM15 THATS IS MAIN CONTROL LOOP
 8001326:	4880      	ldr	r0, [pc, #512]	@ (8001528 <main+0x4f0>)
 8001328:	f008 fe52 	bl	8009fd0 <HAL_TIM_Base_Start_IT>
	  	                		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800132c:	2100      	movs	r1, #0
 800132e:	487f      	ldr	r0, [pc, #508]	@ (800152c <main+0x4f4>)
 8001330:	f008 ff4c 	bl	800a1cc <HAL_TIM_PWM_Start>
	  	                		HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8001334:	2104      	movs	r1, #4
 8001336:	487e      	ldr	r0, [pc, #504]	@ (8001530 <main+0x4f8>)
 8001338:	f008 ff48 	bl	800a1cc <HAL_TIM_PWM_Start>
	  	                		 }
	  	                	  if(flag_control)
 800133c:	4b7d      	ldr	r3, [pc, #500]	@ (8001534 <main+0x4fc>)
 800133e:	781b      	ldrb	r3, [r3, #0]
 8001340:	2b00      	cmp	r3, #0
 8001342:	f000 8341 	beq.w	80019c8 <main+0x990>
	  	                	  {
	  	                		// start_ticks = SysTick->VAL;

	  	                		  	  	input_vol = (int32_t)Low_pass_filter(input_voltage, input_vol, input_vol_x_n1, input_vol_y_n1); //input_voltage;
 8001346:	4b7c      	ldr	r3, [pc, #496]	@ (8001538 <main+0x500>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	ee07 3a90 	vmov	s15, r3
 800134e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001352:	4b7a      	ldr	r3, [pc, #488]	@ (800153c <main+0x504>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	ee07 3a10 	vmov	s14, r3
 800135a:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800135e:	4b78      	ldr	r3, [pc, #480]	@ (8001540 <main+0x508>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	ee06 3a90 	vmov	s13, r3
 8001366:	eef8 6a66 	vcvt.f32.u32	s13, s13
 800136a:	4b76      	ldr	r3, [pc, #472]	@ (8001544 <main+0x50c>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	ee06 3a10 	vmov	s12, r3
 8001372:	eeb8 6a46 	vcvt.f32.u32	s12, s12
 8001376:	eef0 1a46 	vmov.f32	s3, s12
 800137a:	eeb0 1a66 	vmov.f32	s2, s13
 800137e:	eef0 0a47 	vmov.f32	s1, s14
 8001382:	eeb0 0a67 	vmov.f32	s0, s15
 8001386:	f001 fe77 	bl	8003078 <Low_pass_filter>
 800138a:	eef0 7a40 	vmov.f32	s15, s0
 800138e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001392:	ee17 2a90 	vmov	r2, s15
 8001396:	4b69      	ldr	r3, [pc, #420]	@ (800153c <main+0x504>)
 8001398:	601a      	str	r2, [r3, #0]
	  	                		  	  	output_vol = (int32_t)Low_pass_filter(output_voltage, output_vol, output_vol_x_n1, output_vol_y_n1); //output_voltage;
 800139a:	4b6b      	ldr	r3, [pc, #428]	@ (8001548 <main+0x510>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	ee07 3a90 	vmov	s15, r3
 80013a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013a6:	4b69      	ldr	r3, [pc, #420]	@ (800154c <main+0x514>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	ee07 3a10 	vmov	s14, r3
 80013ae:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80013b2:	4b67      	ldr	r3, [pc, #412]	@ (8001550 <main+0x518>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	ee06 3a90 	vmov	s13, r3
 80013ba:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80013be:	4b65      	ldr	r3, [pc, #404]	@ (8001554 <main+0x51c>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	ee06 3a10 	vmov	s12, r3
 80013c6:	eeb8 6a46 	vcvt.f32.u32	s12, s12
 80013ca:	eef0 1a46 	vmov.f32	s3, s12
 80013ce:	eeb0 1a66 	vmov.f32	s2, s13
 80013d2:	eef0 0a47 	vmov.f32	s1, s14
 80013d6:	eeb0 0a67 	vmov.f32	s0, s15
 80013da:	f001 fe4d 	bl	8003078 <Low_pass_filter>
 80013de:	eef0 7a40 	vmov.f32	s15, s0
 80013e2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013e6:	ee17 2a90 	vmov	r2, s15
 80013ea:	4b58      	ldr	r3, [pc, #352]	@ (800154c <main+0x514>)
 80013ec:	601a      	str	r2, [r3, #0]


	  	                		  	  	Gv = (float)output_vol/(float)input_vol;//output_voltage/input_voltage;
 80013ee:	4b57      	ldr	r3, [pc, #348]	@ (800154c <main+0x514>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	ee07 3a90 	vmov	s15, r3
 80013f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80013fa:	4b50      	ldr	r3, [pc, #320]	@ (800153c <main+0x504>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	ee07 3a90 	vmov	s15, r3
 8001402:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001406:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800140a:	4b53      	ldr	r3, [pc, #332]	@ (8001558 <main+0x520>)
 800140c:	edc3 7a00 	vstr	s15, [r3]

	  	                				if(Gv<2) //CZARY
 8001410:	4b51      	ldr	r3, [pc, #324]	@ (8001558 <main+0x520>)
 8001412:	edd3 7a00 	vldr	s15, [r3]
 8001416:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800141a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800141e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001422:	f140 80a9 	bpl.w	8001578 <main+0x540>
	  	                				{

	  	                					delay_tr = approx_acos2((1-Gv))*INV_wr;
 8001426:	4b4c      	ldr	r3, [pc, #304]	@ (8001558 <main+0x520>)
 8001428:	edd3 7a00 	vldr	s15, [r3]
 800142c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001430:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001434:	eeb0 0a67 	vmov.f32	s0, s15
 8001438:	f002 f9d6 	bl	80037e8 <approx_acos2>
 800143c:	ee10 3a10 	vmov	r3, s0
 8001440:	4618      	mov	r0, r3
 8001442:	f7ff f8a9 	bl	8000598 <__aeabi_f2d>
 8001446:	a332      	add	r3, pc, #200	@ (adr r3, 8001510 <main+0x4d8>)
 8001448:	e9d3 2300 	ldrd	r2, r3, [r3]
 800144c:	f7ff f8fc 	bl	8000648 <__aeabi_dmul>
 8001450:	4602      	mov	r2, r0
 8001452:	460b      	mov	r3, r1
 8001454:	4610      	mov	r0, r2
 8001456:	4619      	mov	r1, r3
 8001458:	f7ff fbee 	bl	8000c38 <__aeabi_d2f>
 800145c:	4603      	mov	r3, r0
 800145e:	4a3f      	ldr	r2, [pc, #252]	@ (800155c <main+0x524>)
 8001460:	6013      	str	r3, [r2, #0]
	  	                					 // start_ticks = SysTick->VAL;

	  	                					cordic_input = float_to_integer(((2-Gv)/Gv), 100, 32);
 8001462:	4b3d      	ldr	r3, [pc, #244]	@ (8001558 <main+0x520>)
 8001464:	edd3 7a00 	vldr	s15, [r3]
 8001468:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800146c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001470:	4b39      	ldr	r3, [pc, #228]	@ (8001558 <main+0x520>)
 8001472:	edd3 7a00 	vldr	s15, [r3]
 8001476:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800147a:	2120      	movs	r1, #32
 800147c:	2064      	movs	r0, #100	@ 0x64
 800147e:	eeb0 0a66 	vmov.f32	s0, s13
 8001482:	f002 f8b3 	bl	80035ec <float_to_integer>
 8001486:	4603      	mov	r3, r0
 8001488:	4a35      	ldr	r2, [pc, #212]	@ (8001560 <main+0x528>)
 800148a:	6013      	str	r3, [r2, #0]
	  	                					HAL_CORDIC_Calculate(&hcordic, &cordic_input, &result_q31, 1, 100);//sqrt((2-Gv)/Gv))
 800148c:	2364      	movs	r3, #100	@ 0x64
 800148e:	9300      	str	r3, [sp, #0]
 8001490:	2301      	movs	r3, #1
 8001492:	4a34      	ldr	r2, [pc, #208]	@ (8001564 <main+0x52c>)
 8001494:	4932      	ldr	r1, [pc, #200]	@ (8001560 <main+0x528>)
 8001496:	4834      	ldr	r0, [pc, #208]	@ (8001568 <main+0x530>)
 8001498:	f004 fe74 	bl	8006184 <HAL_CORDIC_Calculate>
	  	                					resultcordic = integer_to_float(result_q31, 10, 1, 32); // result of sqrt((((2-Gv)/Gv)) ) in float
 800149c:	4b31      	ldr	r3, [pc, #196]	@ (8001564 <main+0x52c>)
 800149e:	6818      	ldr	r0, [r3, #0]
 80014a0:	2320      	movs	r3, #32
 80014a2:	2201      	movs	r2, #1
 80014a4:	210a      	movs	r1, #10
 80014a6:	f002 f927 	bl	80036f8 <integer_to_float>
 80014aa:	eef0 7a40 	vmov.f32	s15, s0
 80014ae:	4b2f      	ldr	r3, [pc, #188]	@ (800156c <main+0x534>)
 80014b0:	edc3 7a00 	vstr	s15, [r3]


	  	                					imin = (int)(Imin_Factor*output_vol*resultcordic*INV_Z); //[mA] Negative current needed to Zero voltage switching in resonance
 80014b4:	4b25      	ldr	r3, [pc, #148]	@ (800154c <main+0x514>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	ee07 3a90 	vmov	s15, r3
 80014bc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80014c0:	4b2b      	ldr	r3, [pc, #172]	@ (8001570 <main+0x538>)
 80014c2:	edd3 7a00 	vldr	s15, [r3]
 80014c6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80014ca:	4b28      	ldr	r3, [pc, #160]	@ (800156c <main+0x534>)
 80014cc:	edd3 7a00 	vldr	s15, [r3]
 80014d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014d4:	ee17 0a90 	vmov	r0, s15
 80014d8:	f7ff f85e 	bl	8000598 <__aeabi_f2d>
 80014dc:	a30e      	add	r3, pc, #56	@ (adr r3, 8001518 <main+0x4e0>)
 80014de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014e2:	f7ff f8b1 	bl	8000648 <__aeabi_dmul>
 80014e6:	4602      	mov	r2, r0
 80014e8:	460b      	mov	r3, r1
 80014ea:	4610      	mov	r0, r2
 80014ec:	4619      	mov	r1, r3
 80014ee:	f7ff fb5b 	bl	8000ba8 <__aeabi_d2iz>
 80014f2:	4603      	mov	r3, r0
 80014f4:	461a      	mov	r2, r3
 80014f6:	4b1f      	ldr	r3, [pc, #124]	@ (8001574 <main+0x53c>)
 80014f8:	601a      	str	r2, [r3, #0]

	  	                					if(imin>4000) imin = 4000;
 80014fa:	4b1e      	ldr	r3, [pc, #120]	@ (8001574 <main+0x53c>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8001502:	d973      	bls.n	80015ec <main+0x5b4>
 8001504:	4b1b      	ldr	r3, [pc, #108]	@ (8001574 <main+0x53c>)
 8001506:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 800150a:	601a      	str	r2, [r3, #0]
 800150c:	e06e      	b.n	80015ec <main+0x5b4>
 800150e:	bf00      	nop
 8001510:	db0b953a 	.word	0xdb0b953a
 8001514:	3ea5942f 	.word	0x3ea5942f
 8001518:	03a35639 	.word	0x03a35639
 800151c:	3f7c0604 	.word	0x3f7c0604
 8001520:	20000b98 	.word	0x20000b98
 8001524:	48001400 	.word	0x48001400
 8001528:	20000940 	.word	0x20000940
 800152c:	200007c4 	.word	0x200007c4
 8001530:	200008f4 	.word	0x200008f4
 8001534:	20000b9d 	.word	0x20000b9d
 8001538:	20000a7c 	.word	0x20000a7c
 800153c:	20000044 	.word	0x20000044
 8001540:	2000004c 	.word	0x2000004c
 8001544:	20000050 	.word	0x20000050
 8001548:	20000004 	.word	0x20000004
 800154c:	20000048 	.word	0x20000048
 8001550:	20000054 	.word	0x20000054
 8001554:	20000058 	.word	0x20000058
 8001558:	20000028 	.word	0x20000028
 800155c:	20000010 	.word	0x20000010
 8001560:	20000064 	.word	0x20000064
 8001564:	2000005c 	.word	0x2000005c
 8001568:	200006b4 	.word	0x200006b4
 800156c:	20000060 	.word	0x20000060
 8001570:	20000040 	.word	0x20000040
 8001574:	20000a78 	.word	0x20000a78
	  	                				} else if(Gv >= 2)
 8001578:	4ba5      	ldr	r3, [pc, #660]	@ (8001810 <main+0x7d8>)
 800157a:	edd3 7a00 	vldr	s15, [r3]
 800157e:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8001582:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001586:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800158a:	db2f      	blt.n	80015ec <main+0x5b4>
	  	                				{
	  	                					delay_tr = (M_PI-approx_acos2((1/(Gv-1)))) * INV_wr;
 800158c:	4ba0      	ldr	r3, [pc, #640]	@ (8001810 <main+0x7d8>)
 800158e:	edd3 7a00 	vldr	s15, [r3]
 8001592:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001596:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800159a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800159e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80015a2:	eeb0 0a47 	vmov.f32	s0, s14
 80015a6:	f002 f91f 	bl	80037e8 <approx_acos2>
 80015aa:	ee10 3a10 	vmov	r3, s0
 80015ae:	4618      	mov	r0, r3
 80015b0:	f7fe fff2 	bl	8000598 <__aeabi_f2d>
 80015b4:	4602      	mov	r2, r0
 80015b6:	460b      	mov	r3, r1
 80015b8:	a18f      	add	r1, pc, #572	@ (adr r1, 80017f8 <main+0x7c0>)
 80015ba:	e9d1 0100 	ldrd	r0, r1, [r1]
 80015be:	f7fe fe8b 	bl	80002d8 <__aeabi_dsub>
 80015c2:	4602      	mov	r2, r0
 80015c4:	460b      	mov	r3, r1
 80015c6:	4610      	mov	r0, r2
 80015c8:	4619      	mov	r1, r3
 80015ca:	a38d      	add	r3, pc, #564	@ (adr r3, 8001800 <main+0x7c8>)
 80015cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015d0:	f7ff f83a 	bl	8000648 <__aeabi_dmul>
 80015d4:	4602      	mov	r2, r0
 80015d6:	460b      	mov	r3, r1
 80015d8:	4610      	mov	r0, r2
 80015da:	4619      	mov	r1, r3
 80015dc:	f7ff fb2c 	bl	8000c38 <__aeabi_d2f>
 80015e0:	4603      	mov	r3, r0
 80015e2:	4a8c      	ldr	r2, [pc, #560]	@ (8001814 <main+0x7dc>)
 80015e4:	6013      	str	r3, [r2, #0]
	  	                					imin = 0;
 80015e6:	4b8c      	ldr	r3, [pc, #560]	@ (8001818 <main+0x7e0>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	601a      	str	r2, [r3, #0]
	  	                				}
	  	                				if(/*once == 0*/delay_tr < 0.001 /*&& RAMP_FINISHED == 1*/){
 80015ec:	4b89      	ldr	r3, [pc, #548]	@ (8001814 <main+0x7dc>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	4618      	mov	r0, r3
 80015f2:	f7fe ffd1 	bl	8000598 <__aeabi_f2d>
 80015f6:	a384      	add	r3, pc, #528	@ (adr r3, 8001808 <main+0x7d0>)
 80015f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015fc:	f7ff fa96 	bl	8000b2c <__aeabi_dcmplt>
 8001600:	4603      	mov	r3, r0
 8001602:	2b00      	cmp	r3, #0
 8001604:	d03e      	beq.n	8001684 <main+0x64c>

	  	                					delay_tr_freq = (int)(1/delay_tr);
 8001606:	4b83      	ldr	r3, [pc, #524]	@ (8001814 <main+0x7dc>)
 8001608:	ed93 7a00 	vldr	s14, [r3]
 800160c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001610:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001614:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001618:	ee17 2a90 	vmov	r2, s15
 800161c:	4b7f      	ldr	r3, [pc, #508]	@ (800181c <main+0x7e4>)
 800161e:	601a      	str	r2, [r3, #0]

	  	                					if(delay_tr_freq>20000000) delay_tr_freq = 20000000;//10Mhz
 8001620:	4b7e      	ldr	r3, [pc, #504]	@ (800181c <main+0x7e4>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	4a7e      	ldr	r2, [pc, #504]	@ (8001820 <main+0x7e8>)
 8001626:	4293      	cmp	r3, r2
 8001628:	dd02      	ble.n	8001630 <main+0x5f8>
 800162a:	4b7c      	ldr	r3, [pc, #496]	@ (800181c <main+0x7e4>)
 800162c:	4a7c      	ldr	r2, [pc, #496]	@ (8001820 <main+0x7e8>)
 800162e:	601a      	str	r2, [r3, #0]

	  	                					if(abs(delay_tr_freq_ACC-delay_tr_freq) >= 20000) {
 8001630:	4b7c      	ldr	r3, [pc, #496]	@ (8001824 <main+0x7ec>)
 8001632:	ed93 7a00 	vldr	s14, [r3]
 8001636:	4b79      	ldr	r3, [pc, #484]	@ (800181c <main+0x7e4>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	ee07 3a90 	vmov	s15, r3
 800163e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001642:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001646:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800164a:	ee17 3a90 	vmov	r3, s15
 800164e:	2b00      	cmp	r3, #0
 8001650:	bfb8      	it	lt
 8001652:	425b      	neglt	r3, r3
 8001654:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001658:	4293      	cmp	r3, r2
 800165a:	dd13      	ble.n	8001684 <main+0x64c>
	  	                						if(RAMP_FINISHED == 0) Update_PWM_Frequency(&htim1, TIM_CHANNEL_1, delay_tr_freq); // Set TIM1 CH1 to freq that is delay tr and send to fpga
 800165c:	4b72      	ldr	r3, [pc, #456]	@ (8001828 <main+0x7f0>)
 800165e:	781b      	ldrb	r3, [r3, #0]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d106      	bne.n	8001672 <main+0x63a>
 8001664:	4b6d      	ldr	r3, [pc, #436]	@ (800181c <main+0x7e4>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	461a      	mov	r2, r3
 800166a:	2100      	movs	r1, #0
 800166c:	486f      	ldr	r0, [pc, #444]	@ (800182c <main+0x7f4>)
 800166e:	f001 fa51 	bl	8002b14 <Update_PWM_Frequency>
	  	                						delay_tr_freq_ACC = delay_tr_freq;
 8001672:	4b6a      	ldr	r3, [pc, #424]	@ (800181c <main+0x7e4>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	ee07 3a90 	vmov	s15, r3
 800167a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800167e:	4b69      	ldr	r3, [pc, #420]	@ (8001824 <main+0x7ec>)
 8001680:	edc3 7a00 	vstr	s15, [r3]
	  	                					}
	  	                				}
	  	                				if(/*once == 0 output_vol> 47000 && RAMP_FINISHED == 1 */ imax1 > 0 /*&& output_vol> 47000 */ ){
 8001684:	4b6a      	ldr	r3, [pc, #424]	@ (8001830 <main+0x7f8>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	2b00      	cmp	r3, #0
 800168a:	dd63      	ble.n	8001754 <main+0x71c>

	  	            	  	                		delay_hc = (float)(((float)C_CAP*output_vol) * (float)(1/(float)imax1));
 800168c:	4b69      	ldr	r3, [pc, #420]	@ (8001834 <main+0x7fc>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	ee07 3a90 	vmov	s15, r3
 8001694:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001698:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 8001838 <main+0x800>
 800169c:	ee27 7a87 	vmul.f32	s14, s15, s14
 80016a0:	4b63      	ldr	r3, [pc, #396]	@ (8001830 <main+0x7f8>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	ee07 3a90 	vmov	s15, r3
 80016a8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80016ac:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 80016b0:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80016b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016b8:	4b60      	ldr	r3, [pc, #384]	@ (800183c <main+0x804>)
 80016ba:	edc3 7a00 	vstr	s15, [r3]
	  	                					  	    delay_hc_freq = (int)(1/delay_hc);
 80016be:	4b5f      	ldr	r3, [pc, #380]	@ (800183c <main+0x804>)
 80016c0:	ed93 7a00 	vldr	s14, [r3]
 80016c4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80016c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016cc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80016d0:	ee17 2a90 	vmov	r2, s15
 80016d4:	4b5a      	ldr	r3, [pc, #360]	@ (8001840 <main+0x808>)
 80016d6:	601a      	str	r2, [r3, #0]

	  	                					  	   if(delay_hc_freq>20000000) delay_hc_freq = 20000000;//10Mhz jakis problem
 80016d8:	4b59      	ldr	r3, [pc, #356]	@ (8001840 <main+0x808>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	4a50      	ldr	r2, [pc, #320]	@ (8001820 <main+0x7e8>)
 80016de:	4293      	cmp	r3, r2
 80016e0:	dd02      	ble.n	80016e8 <main+0x6b0>
 80016e2:	4b57      	ldr	r3, [pc, #348]	@ (8001840 <main+0x808>)
 80016e4:	4a4e      	ldr	r2, [pc, #312]	@ (8001820 <main+0x7e8>)
 80016e6:	601a      	str	r2, [r3, #0]

	  	                					  	   if(abs(delay_hc_freq_ACC-delay_hc_freq) >= 100000) {
 80016e8:	4b56      	ldr	r3, [pc, #344]	@ (8001844 <main+0x80c>)
 80016ea:	ed93 7a00 	vldr	s14, [r3]
 80016ee:	4b54      	ldr	r3, [pc, #336]	@ (8001840 <main+0x808>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	ee07 3a90 	vmov	s15, r3
 80016f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016fe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001702:	ee17 3a90 	vmov	r3, s15
 8001706:	2b00      	cmp	r3, #0
 8001708:	bfb8      	it	lt
 800170a:	425b      	neglt	r3, r3
 800170c:	4a4e      	ldr	r2, [pc, #312]	@ (8001848 <main+0x810>)
 800170e:	4293      	cmp	r3, r2
 8001710:	dd20      	ble.n	8001754 <main+0x71c>
	  	                					  		 start_ticks = SysTick->VAL;
 8001712:	4b4e      	ldr	r3, [pc, #312]	@ (800184c <main+0x814>)
 8001714:	689b      	ldr	r3, [r3, #8]
 8001716:	461a      	mov	r2, r3
 8001718:	4b4d      	ldr	r3, [pc, #308]	@ (8001850 <main+0x818>)
 800171a:	601a      	str	r2, [r3, #0]

	  	                					  	     Update_PWM_Frequency(&htim8, TIM_CHANNEL_2, delay_hc_freq); // Set TIM8 CH1 o freq that is delay hc and send to fpga
 800171c:	4b48      	ldr	r3, [pc, #288]	@ (8001840 <main+0x808>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	461a      	mov	r2, r3
 8001722:	2104      	movs	r1, #4
 8001724:	484b      	ldr	r0, [pc, #300]	@ (8001854 <main+0x81c>)
 8001726:	f001 f9f5 	bl	8002b14 <Update_PWM_Frequency>

	  	                					  	    stop_ticks = SysTick->VAL;
 800172a:	4b48      	ldr	r3, [pc, #288]	@ (800184c <main+0x814>)
 800172c:	689b      	ldr	r3, [r3, #8]
 800172e:	461a      	mov	r2, r3
 8001730:	4b49      	ldr	r3, [pc, #292]	@ (8001858 <main+0x820>)
 8001732:	601a      	str	r2, [r3, #0]
	  	                					  	    elapsed_ticks = start_ticks-stop_ticks;
 8001734:	4b46      	ldr	r3, [pc, #280]	@ (8001850 <main+0x818>)
 8001736:	681a      	ldr	r2, [r3, #0]
 8001738:	4b47      	ldr	r3, [pc, #284]	@ (8001858 <main+0x820>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	1ad3      	subs	r3, r2, r3
 800173e:	4a47      	ldr	r2, [pc, #284]	@ (800185c <main+0x824>)
 8001740:	6013      	str	r3, [r2, #0]

	  	                					  	    delay_hc_freq_ACC = delay_hc_freq;
 8001742:	4b3f      	ldr	r3, [pc, #252]	@ (8001840 <main+0x808>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	ee07 3a90 	vmov	s15, r3
 800174a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800174e:	4b3d      	ldr	r3, [pc, #244]	@ (8001844 <main+0x80c>)
 8001750:	edc3 7a00 	vstr	s15, [r3]
	  	                					  	   }
	  	                				}
	  	                				if(RAMP_FINISHED == 0) Vramp = RAMP(Vramp, vref, 160000, Ts); // Adding to Vramp stepping voltage to create starting ramp
 8001754:	4b34      	ldr	r3, [pc, #208]	@ (8001828 <main+0x7f0>)
 8001756:	781b      	ldrb	r3, [r3, #0]
 8001758:	2b00      	cmp	r3, #0
 800175a:	d10c      	bne.n	8001776 <main+0x73e>
 800175c:	4b40      	ldr	r3, [pc, #256]	@ (8001860 <main+0x828>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	4a40      	ldr	r2, [pc, #256]	@ (8001864 <main+0x82c>)
 8001762:	6811      	ldr	r1, [r2, #0]
 8001764:	ed9f 0a40 	vldr	s0, [pc, #256]	@ 8001868 <main+0x830>
 8001768:	4a40      	ldr	r2, [pc, #256]	@ (800186c <main+0x834>)
 800176a:	4618      	mov	r0, r3
 800176c:	f001 fbb4 	bl	8002ed8 <RAMP>
 8001770:	4603      	mov	r3, r0
 8001772:	4a3b      	ldr	r2, [pc, #236]	@ (8001860 <main+0x828>)
 8001774:	6013      	str	r3, [r2, #0]

	  	                				if (Vramp > 0 ) regulatorPI(&imax1, &Integral_I, output_vol, Vramp, LIM_PEAK_POS, LIM_PEAK_NEG, Kp, Ti, Ts);
 8001776:	4b3a      	ldr	r3, [pc, #232]	@ (8001860 <main+0x828>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	2b00      	cmp	r3, #0
 800177c:	dd1c      	ble.n	80017b8 <main+0x780>
 800177e:	4b2d      	ldr	r3, [pc, #180]	@ (8001834 <main+0x7fc>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	461c      	mov	r4, r3
 8001784:	4b36      	ldr	r3, [pc, #216]	@ (8001860 <main+0x828>)
 8001786:	6819      	ldr	r1, [r3, #0]
 8001788:	4b39      	ldr	r3, [pc, #228]	@ (8001870 <main+0x838>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	4a39      	ldr	r2, [pc, #228]	@ (8001874 <main+0x83c>)
 800178e:	6812      	ldr	r2, [r2, #0]
 8001790:	4839      	ldr	r0, [pc, #228]	@ (8001878 <main+0x840>)
 8001792:	edd0 7a00 	vldr	s15, [r0]
 8001796:	4839      	ldr	r0, [pc, #228]	@ (800187c <main+0x844>)
 8001798:	ed90 7a00 	vldr	s14, [r0]
 800179c:	9201      	str	r2, [sp, #4]
 800179e:	9300      	str	r3, [sp, #0]
 80017a0:	ed9f 1a31 	vldr	s2, [pc, #196]	@ 8001868 <main+0x830>
 80017a4:	eef0 0a47 	vmov.f32	s1, s14
 80017a8:	eeb0 0a67 	vmov.f32	s0, s15
 80017ac:	460b      	mov	r3, r1
 80017ae:	4622      	mov	r2, r4
 80017b0:	4933      	ldr	r1, [pc, #204]	@ (8001880 <main+0x848>)
 80017b2:	481f      	ldr	r0, [pc, #124]	@ (8001830 <main+0x7f8>)
 80017b4:	f001 fbe2 	bl	8002f7c <regulatorPI>



	  	                				imax2 =  imax1 + imax2_sum;//
 80017b8:	4b32      	ldr	r3, [pc, #200]	@ (8001884 <main+0x84c>)
 80017ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017be:	461a      	mov	r2, r3
 80017c0:	4b1b      	ldr	r3, [pc, #108]	@ (8001830 <main+0x7f8>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	4413      	add	r3, r2
 80017c6:	4a30      	ldr	r2, [pc, #192]	@ (8001888 <main+0x850>)
 80017c8:	6013      	str	r3, [r2, #0]

	  	                				if(once == 0){
 80017ca:	4b30      	ldr	r3, [pc, #192]	@ (800188c <main+0x854>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d10b      	bne.n	80017ea <main+0x7b2>
	  	                					HAL_Delay(500);
 80017d2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80017d6:	f002 ffd7 	bl	8004788 <HAL_Delay>
	  	                					HAL_GPIO_WritePin(START_STOP_FPGA_GPIO_Port, START_STOP_FPGA_Pin, 1); // START FPGA DANCE
 80017da:	2201      	movs	r2, #1
 80017dc:	2120      	movs	r1, #32
 80017de:	482c      	ldr	r0, [pc, #176]	@ (8001890 <main+0x858>)
 80017e0:	f005 fd96 	bl	8007310 <HAL_GPIO_WritePin>
	  	                					once = 1;
 80017e4:	4b29      	ldr	r3, [pc, #164]	@ (800188c <main+0x854>)
 80017e6:	2201      	movs	r2, #1
 80017e8:	601a      	str	r2, [r3, #0]
	  	                				}

	  	                				flag_control = 0;
 80017ea:	4b2a      	ldr	r3, [pc, #168]	@ (8001894 <main+0x85c>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	701a      	strb	r2, [r3, #0]

	  	                	  }

	  	                  }
	  	                  break;
 80017f0:	e0ea      	b.n	80019c8 <main+0x990>
 80017f2:	bf00      	nop
 80017f4:	f3af 8000 	nop.w
 80017f8:	54442d18 	.word	0x54442d18
 80017fc:	400921fb 	.word	0x400921fb
 8001800:	db0b953a 	.word	0xdb0b953a
 8001804:	3ea5942f 	.word	0x3ea5942f
 8001808:	d2f1a9fc 	.word	0xd2f1a9fc
 800180c:	3f50624d 	.word	0x3f50624d
 8001810:	20000028 	.word	0x20000028
 8001814:	20000010 	.word	0x20000010
 8001818:	20000a78 	.word	0x20000a78
 800181c:	20000018 	.word	0x20000018
 8001820:	01312d00 	.word	0x01312d00
 8001824:	20000020 	.word	0x20000020
 8001828:	20000a98 	.word	0x20000a98
 800182c:	200007c4 	.word	0x200007c4
 8001830:	20000a70 	.word	0x20000a70
 8001834:	20000048 	.word	0x20000048
 8001838:	31972ecf 	.word	0x31972ecf
 800183c:	20000014 	.word	0x20000014
 8001840:	2000001c 	.word	0x2000001c
 8001844:	20000024 	.word	0x20000024
 8001848:	0001869f 	.word	0x0001869f
 800184c:	e000e010 	.word	0xe000e010
 8001850:	20000bbc 	.word	0x20000bbc
 8001854:	200008f4 	.word	0x200008f4
 8001858:	20000bc0 	.word	0x20000bc0
 800185c:	20000bc4 	.word	0x20000bc4
 8001860:	2000000c 	.word	0x2000000c
 8001864:	20000000 	.word	0x20000000
 8001868:	3851b717 	.word	0x3851b717
 800186c:	00027100 	.word	0x00027100
 8001870:	20000034 	.word	0x20000034
 8001874:	20000b84 	.word	0x20000b84
 8001878:	2000002c 	.word	0x2000002c
 800187c:	20000030 	.word	0x20000030
 8001880:	20000b88 	.word	0x20000b88
 8001884:	20000aa4 	.word	0x20000aa4
 8001888:	20000a74 	.word	0x20000a74
 800188c:	20000b98 	.word	0x20000b98
 8001890:	48000800 	.word	0x48000800
 8001894:	20000b9d 	.word	0x20000b9d
	  	              case STATE_FAULT:
	  	                  // Handle fault condition
	  	            	  // Turn off all gate drivers and stop FPGA
	  	              {
	  	            	HAL_GPIO_WritePin(START_STOP_FPGA_GPIO_Port, START_STOP_FPGA_Pin, GPIO_PIN_RESET); // STOP drives mosfet etc
 8001898:	2200      	movs	r2, #0
 800189a:	2120      	movs	r1, #32
 800189c:	484c      	ldr	r0, [pc, #304]	@ (80019d0 <main+0x998>)
 800189e:	f005 fd37 	bl	8007310 <HAL_GPIO_WritePin>

	  	            	//HAL_GPIO_WritePin(RESET_FPGA_GPIO_Port, RESET_FPGA_Pin, 1); // RESET =  1  = reset turn on IMPORTANT!! WAZNE!!!


	  	            	HAL_TIM_Base_Stop_IT(&htim15);
 80018a2:	484c      	ldr	r0, [pc, #304]	@ (80019d4 <main+0x99c>)
 80018a4:	f008 fc0c 	bl	800a0c0 <HAL_TIM_Base_Stop_IT>

	  	            	HAL_GPIO_WritePin(NOT_RST_1_GPIO_Port,NOT_RST_1_Pin, GPIO_PIN_RESET);
 80018a8:	2200      	movs	r2, #0
 80018aa:	2180      	movs	r1, #128	@ 0x80
 80018ac:	484a      	ldr	r0, [pc, #296]	@ (80019d8 <main+0x9a0>)
 80018ae:	f005 fd2f 	bl	8007310 <HAL_GPIO_WritePin>
	  	            	HAL_GPIO_WritePin(NOT_RST_2_GPIO_Port,NOT_RST_2_Pin, GPIO_PIN_RESET);
 80018b2:	2200      	movs	r2, #0
 80018b4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80018b8:	4848      	ldr	r0, [pc, #288]	@ (80019dc <main+0x9a4>)
 80018ba:	f005 fd29 	bl	8007310 <HAL_GPIO_WritePin>
	  	            	HAL_GPIO_WritePin(NOT_RST_3_GPIO_Port,NOT_RST_3_Pin, GPIO_PIN_RESET);
 80018be:	2200      	movs	r2, #0
 80018c0:	2101      	movs	r1, #1
 80018c2:	4847      	ldr	r0, [pc, #284]	@ (80019e0 <main+0x9a8>)
 80018c4:	f005 fd24 	bl	8007310 <HAL_GPIO_WritePin>
	  	            	HAL_GPIO_WritePin(NOT_RST_4_GPIO_Port,NOT_RST_4_Pin, GPIO_PIN_RESET);
 80018c8:	2200      	movs	r2, #0
 80018ca:	2140      	movs	r1, #64	@ 0x40
 80018cc:	4840      	ldr	r0, [pc, #256]	@ (80019d0 <main+0x998>)
 80018ce:	f005 fd1f 	bl	8007310 <HAL_GPIO_WritePin>

	  	            	HAL_GPIO_WritePin(CS_OCD_1_GPIO_Port, CS_OCD_1_Pin, GPIO_PIN_RESET);
 80018d2:	2200      	movs	r2, #0
 80018d4:	2102      	movs	r1, #2
 80018d6:	4841      	ldr	r0, [pc, #260]	@ (80019dc <main+0x9a4>)
 80018d8:	f005 fd1a 	bl	8007310 <HAL_GPIO_WritePin>
	  	            	HAL_GPIO_WritePin(CS_OCD_2_GPIO_Port, CS_OCD_2_Pin, GPIO_PIN_RESET);
 80018dc:	2200      	movs	r2, #0
 80018de:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80018e2:	4840      	ldr	r0, [pc, #256]	@ (80019e4 <main+0x9ac>)
 80018e4:	f005 fd14 	bl	8007310 <HAL_GPIO_WritePin>

	  	            	HAL_GPIO_WritePin(RESET_INTERLOCK_GPIO_Port, RESET_INTERLOCK_Pin, GPIO_PIN_SET);
 80018e8:	2201      	movs	r2, #1
 80018ea:	2120      	movs	r1, #32
 80018ec:	483b      	ldr	r0, [pc, #236]	@ (80019dc <main+0x9a4>)
 80018ee:	f005 fd0f 	bl	8007310 <HAL_GPIO_WritePin>

	  	            	HAL_TIM_Base_Start(&htim7); // timer for reset OCD and INTERLOCK reset turn off
 80018f2:	483d      	ldr	r0, [pc, #244]	@ (80019e8 <main+0x9b0>)
 80018f4:	f008 fafc 	bl	8009ef0 <HAL_TIM_Base_Start>


	  	            	once = 0;
 80018f8:	4b3c      	ldr	r3, [pc, #240]	@ (80019ec <main+0x9b4>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	601a      	str	r2, [r3, #0]
	  	            	start_program = 0;
 80018fe:	4b3c      	ldr	r3, [pc, #240]	@ (80019f0 <main+0x9b8>)
 8001900:	2200      	movs	r2, #0
 8001902:	701a      	strb	r2, [r3, #0]
	  	            	currentState = STATE_SHUTDOWN;
 8001904:	4b3b      	ldr	r3, [pc, #236]	@ (80019f4 <main+0x9bc>)
 8001906:	2204      	movs	r2, #4
 8001908:	701a      	strb	r2, [r3, #0]
	  	              }
	  	                  break;
 800190a:	e05e      	b.n	80019ca <main+0x992>
	  	              case STATE_SHUTDOWN:
	  	                  // Safely shut down the converter
	  	              {
	  	            	HAL_GPIO_WritePin(START_STOP_FPGA_GPIO_Port, START_STOP_FPGA_Pin, GPIO_PIN_RESET);
 800190c:	2200      	movs	r2, #0
 800190e:	2120      	movs	r1, #32
 8001910:	482f      	ldr	r0, [pc, #188]	@ (80019d0 <main+0x998>)
 8001912:	f005 fcfd 	bl	8007310 <HAL_GPIO_WritePin>
	  	            	HAL_GPIO_WritePin(RESET_FPGA_GPIO_Port, RESET_FPGA_Pin, 1); // RESET =  1  = reset turn on IMPORTANT!! WAZNE!!!
 8001916:	2201      	movs	r2, #1
 8001918:	2104      	movs	r1, #4
 800191a:	4832      	ldr	r0, [pc, #200]	@ (80019e4 <main+0x9ac>)
 800191c:	f005 fcf8 	bl	8007310 <HAL_GPIO_WritePin>
	  	            	HAL_TIM_Base_Stop_IT(&htim15);
 8001920:	482c      	ldr	r0, [pc, #176]	@ (80019d4 <main+0x99c>)
 8001922:	f008 fbcd 	bl	800a0c0 <HAL_TIM_Base_Stop_IT>
	  	            	//HAL_GPIO_WritePin(RESET_FPGA_GPIO_Port, RESET_FPGA_Pin, 0); // RESET =  1  = reset turn on IMPORTANT!! WAZNE!!!
	  	            	RAMP_FINISHED = 0;
 8001926:	4b34      	ldr	r3, [pc, #208]	@ (80019f8 <main+0x9c0>)
 8001928:	2200      	movs	r2, #0
 800192a:	701a      	strb	r2, [r3, #0]
						once = 0;
 800192c:	4b2f      	ldr	r3, [pc, #188]	@ (80019ec <main+0x9b4>)
 800192e:	2200      	movs	r2, #0
 8001930:	601a      	str	r2, [r3, #0]
	  	            	imax1 = 1;
 8001932:	4b32      	ldr	r3, [pc, #200]	@ (80019fc <main+0x9c4>)
 8001934:	2201      	movs	r2, #1
 8001936:	601a      	str	r2, [r3, #0]
						imax2 = 1;
 8001938:	4b31      	ldr	r3, [pc, #196]	@ (8001a00 <main+0x9c8>)
 800193a:	2201      	movs	r2, #1
 800193c:	601a      	str	r2, [r3, #0]
						vout = 1;
 800193e:	4b31      	ldr	r3, [pc, #196]	@ (8001a04 <main+0x9cc>)
 8001940:	2201      	movs	r2, #1
 8001942:	601a      	str	r2, [r3, #0]
						Vramp = 1;
 8001944:	4b30      	ldr	r3, [pc, #192]	@ (8001a08 <main+0x9d0>)
 8001946:	2201      	movs	r2, #1
 8001948:	601a      	str	r2, [r3, #0]
						delay_tr = 1;
 800194a:	4b30      	ldr	r3, [pc, #192]	@ (8001a0c <main+0x9d4>)
 800194c:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001950:	601a      	str	r2, [r3, #0]
						delay_hc = 1;
 8001952:	4b2f      	ldr	r3, [pc, #188]	@ (8001a10 <main+0x9d8>)
 8001954:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001958:	601a      	str	r2, [r3, #0]
						Gv = 1;
 800195a:	4b2e      	ldr	r3, [pc, #184]	@ (8001a14 <main+0x9dc>)
 800195c:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001960:	601a      	str	r2, [r3, #0]
						Integral_I = 1;
 8001962:	4b2d      	ldr	r3, [pc, #180]	@ (8001a18 <main+0x9e0>)
 8001964:	2201      	movs	r2, #1
 8001966:	601a      	str	r2, [r3, #0]
						prev_delta = 1;
 8001968:	4b2c      	ldr	r3, [pc, #176]	@ (8001a1c <main+0x9e4>)
 800196a:	2201      	movs	r2, #1
 800196c:	601a      	str	r2, [r3, #0]
						input_vol = 1;
 800196e:	4b2c      	ldr	r3, [pc, #176]	@ (8001a20 <main+0x9e8>)
 8001970:	2201      	movs	r2, #1
 8001972:	601a      	str	r2, [r3, #0]
						input_voltage =1;
 8001974:	4b2b      	ldr	r3, [pc, #172]	@ (8001a24 <main+0x9ec>)
 8001976:	2201      	movs	r2, #1
 8001978:	601a      	str	r2, [r3, #0]
						output_vol = 1;
 800197a:	4b2b      	ldr	r3, [pc, #172]	@ (8001a28 <main+0x9f0>)
 800197c:	2201      	movs	r2, #1
 800197e:	601a      	str	r2, [r3, #0]
						output_voltage =1;
 8001980:	4b2a      	ldr	r3, [pc, #168]	@ (8001a2c <main+0x9f4>)
 8001982:	2201      	movs	r2, #1
 8001984:	601a      	str	r2, [r3, #0]
						input_vol_x_n1 = 1;
 8001986:	4b2a      	ldr	r3, [pc, #168]	@ (8001a30 <main+0x9f8>)
 8001988:	2201      	movs	r2, #1
 800198a:	601a      	str	r2, [r3, #0]
						input_vol_y_n1 = 1;
 800198c:	4b29      	ldr	r3, [pc, #164]	@ (8001a34 <main+0x9fc>)
 800198e:	2201      	movs	r2, #1
 8001990:	601a      	str	r2, [r3, #0]
						output_vol_x_n1 = 1;
 8001992:	4b29      	ldr	r3, [pc, #164]	@ (8001a38 <main+0xa00>)
 8001994:	2201      	movs	r2, #1
 8001996:	601a      	str	r2, [r3, #0]
						output_vol_y_n1 = 1;
 8001998:	4b28      	ldr	r3, [pc, #160]	@ (8001a3c <main+0xa04>)
 800199a:	2201      	movs	r2, #1
 800199c:	601a      	str	r2, [r3, #0]
						imin = 1;
 800199e:	4b28      	ldr	r3, [pc, #160]	@ (8001a40 <main+0xa08>)
 80019a0:	2201      	movs	r2, #1
 80019a2:	601a      	str	r2, [r3, #0]
						HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_2);
 80019a4:	2104      	movs	r1, #4
 80019a6:	4827      	ldr	r0, [pc, #156]	@ (8001a44 <main+0xa0c>)
 80019a8:	f008 fd22 	bl	800a3f0 <HAL_TIM_PWM_Stop>
						HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 80019ac:	2100      	movs	r1, #0
 80019ae:	4826      	ldr	r0, [pc, #152]	@ (8001a48 <main+0xa10>)
 80019b0:	f008 fd1e 	bl	800a3f0 <HAL_TIM_PWM_Stop>
	  	            	currentState = STATE_STANDBY;
 80019b4:	4b0f      	ldr	r3, [pc, #60]	@ (80019f4 <main+0x9bc>)
 80019b6:	2201      	movs	r2, #1
 80019b8:	701a      	strb	r2, [r3, #0]
	  	              }

	  	                  break;
 80019ba:	e006      	b.n	80019ca <main+0x992>
	  	              default:
	  	                  break;
 80019bc:	bf00      	nop
 80019be:	f7ff bb84 	b.w	80010ca <main+0x92>
	  	                  break;
 80019c2:	bf00      	nop
 80019c4:	f7ff bb81 	b.w	80010ca <main+0x92>
	  	                  break;
 80019c8:	bf00      	nop
	  	  	  	  checkfaults = Check_Faults();
 80019ca:	f7ff bb7e 	b.w	80010ca <main+0x92>
 80019ce:	bf00      	nop
 80019d0:	48000800 	.word	0x48000800
 80019d4:	20000940 	.word	0x20000940
 80019d8:	48000400 	.word	0x48000400
 80019dc:	48001000 	.word	0x48001000
 80019e0:	48000c00 	.word	0x48000c00
 80019e4:	48001400 	.word	0x48001400
 80019e8:	200008a8 	.word	0x200008a8
 80019ec:	20000b98 	.word	0x20000b98
 80019f0:	20000b90 	.word	0x20000b90
 80019f4:	20000b93 	.word	0x20000b93
 80019f8:	20000a98 	.word	0x20000a98
 80019fc:	20000a70 	.word	0x20000a70
 8001a00:	20000a74 	.word	0x20000a74
 8001a04:	20000008 	.word	0x20000008
 8001a08:	2000000c 	.word	0x2000000c
 8001a0c:	20000010 	.word	0x20000010
 8001a10:	20000014 	.word	0x20000014
 8001a14:	20000028 	.word	0x20000028
 8001a18:	20000b88 	.word	0x20000b88
 8001a1c:	20000b8c 	.word	0x20000b8c
 8001a20:	20000044 	.word	0x20000044
 8001a24:	20000a7c 	.word	0x20000a7c
 8001a28:	20000048 	.word	0x20000048
 8001a2c:	20000004 	.word	0x20000004
 8001a30:	2000004c 	.word	0x2000004c
 8001a34:	20000050 	.word	0x20000050
 8001a38:	20000054 	.word	0x20000054
 8001a3c:	20000058 	.word	0x20000058
 8001a40:	20000a78 	.word	0x20000a78
 8001a44:	200008f4 	.word	0x200008f4
 8001a48:	200007c4 	.word	0x200007c4

08001a4c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b094      	sub	sp, #80	@ 0x50
 8001a50:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a52:	f107 0318 	add.w	r3, r7, #24
 8001a56:	2238      	movs	r2, #56	@ 0x38
 8001a58:	2100      	movs	r1, #0
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f010 fa1f 	bl	8011e9e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a60:	1d3b      	adds	r3, r7, #4
 8001a62:	2200      	movs	r2, #0
 8001a64:	601a      	str	r2, [r3, #0]
 8001a66:	605a      	str	r2, [r3, #4]
 8001a68:	609a      	str	r2, [r3, #8]
 8001a6a:	60da      	str	r2, [r3, #12]
 8001a6c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a6e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001a72:	f007 f9b5 	bl	8008de0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 8001a76:	2322      	movs	r3, #34	@ 0x22
 8001a78:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a7a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a7e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a80:	2340      	movs	r3, #64	@ 0x40
 8001a82:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001a84:	2301      	movs	r3, #1
 8001a86:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a88:	2302      	movs	r3, #2
 8001a8a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001a8c:	2302      	movs	r3, #2
 8001a8e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8001a90:	2304      	movs	r3, #4
 8001a92:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 75;
 8001a94:	234b      	movs	r3, #75	@ 0x4b
 8001a96:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a98:	2302      	movs	r3, #2
 8001a9a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001a9c:	2302      	movs	r3, #2
 8001a9e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001aa0:	2302      	movs	r3, #2
 8001aa2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001aa4:	f107 0318 	add.w	r3, r7, #24
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f007 fa4d 	bl	8008f48 <HAL_RCC_OscConfig>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d001      	beq.n	8001ab8 <SystemClock_Config+0x6c>
  {
    Error_Handler();
 8001ab4:	f001 ffe0 	bl	8003a78 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ab8:	230f      	movs	r3, #15
 8001aba:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001abc:	2303      	movs	r3, #3
 8001abe:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001acc:	1d3b      	adds	r3, r7, #4
 8001ace:	2104      	movs	r1, #4
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f007 fd4b 	bl	800956c <HAL_RCC_ClockConfig>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d001      	beq.n	8001ae0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001adc:	f001 ffcc 	bl	8003a78 <Error_Handler>
  }
}
 8001ae0:	bf00      	nop
 8001ae2:	3750      	adds	r7, #80	@ 0x50
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}

08001ae8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b08c      	sub	sp, #48	@ 0x30
 8001aec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001aee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001af2:	2200      	movs	r2, #0
 8001af4:	601a      	str	r2, [r3, #0]
 8001af6:	605a      	str	r2, [r3, #4]
 8001af8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001afa:	1d3b      	adds	r3, r7, #4
 8001afc:	2220      	movs	r2, #32
 8001afe:	2100      	movs	r1, #0
 8001b00:	4618      	mov	r0, r3
 8001b02:	f010 f9cc 	bl	8011e9e <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001b06:	4b32      	ldr	r3, [pc, #200]	@ (8001bd0 <MX_ADC1_Init+0xe8>)
 8001b08:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001b0c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001b0e:	4b30      	ldr	r3, [pc, #192]	@ (8001bd0 <MX_ADC1_Init+0xe8>)
 8001b10:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001b14:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001b16:	4b2e      	ldr	r3, [pc, #184]	@ (8001bd0 <MX_ADC1_Init+0xe8>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001b1c:	4b2c      	ldr	r3, [pc, #176]	@ (8001bd0 <MX_ADC1_Init+0xe8>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8001b22:	4b2b      	ldr	r3, [pc, #172]	@ (8001bd0 <MX_ADC1_Init+0xe8>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001b28:	4b29      	ldr	r3, [pc, #164]	@ (8001bd0 <MX_ADC1_Init+0xe8>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001b2e:	4b28      	ldr	r3, [pc, #160]	@ (8001bd0 <MX_ADC1_Init+0xe8>)
 8001b30:	2204      	movs	r2, #4
 8001b32:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001b34:	4b26      	ldr	r3, [pc, #152]	@ (8001bd0 <MX_ADC1_Init+0xe8>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001b3a:	4b25      	ldr	r3, [pc, #148]	@ (8001bd0 <MX_ADC1_Init+0xe8>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8001b40:	4b23      	ldr	r3, [pc, #140]	@ (8001bd0 <MX_ADC1_Init+0xe8>)
 8001b42:	2201      	movs	r2, #1
 8001b44:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001b46:	4b22      	ldr	r3, [pc, #136]	@ (8001bd0 <MX_ADC1_Init+0xe8>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001b4e:	4b20      	ldr	r3, [pc, #128]	@ (8001bd0 <MX_ADC1_Init+0xe8>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001b54:	4b1e      	ldr	r3, [pc, #120]	@ (8001bd0 <MX_ADC1_Init+0xe8>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001b5a:	4b1d      	ldr	r3, [pc, #116]	@ (8001bd0 <MX_ADC1_Init+0xe8>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001b62:	4b1b      	ldr	r3, [pc, #108]	@ (8001bd0 <MX_ADC1_Init+0xe8>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001b68:	4b19      	ldr	r3, [pc, #100]	@ (8001bd0 <MX_ADC1_Init+0xe8>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001b70:	4817      	ldr	r0, [pc, #92]	@ (8001bd0 <MX_ADC1_Init+0xe8>)
 8001b72:	f003 f86f 	bl	8004c54 <HAL_ADC_Init>
 8001b76:	4603      	mov	r3, r0
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d001      	beq.n	8001b80 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8001b7c:	f001 ff7c 	bl	8003a78 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001b80:	2300      	movs	r3, #0
 8001b82:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001b84:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b88:	4619      	mov	r1, r3
 8001b8a:	4811      	ldr	r0, [pc, #68]	@ (8001bd0 <MX_ADC1_Init+0xe8>)
 8001b8c:	f004 f984 	bl	8005e98 <HAL_ADCEx_MultiModeConfigChannel>
 8001b90:	4603      	mov	r3, r0
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d001      	beq.n	8001b9a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8001b96:	f001 ff6f 	bl	8003a78 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8001b9a:	4b0e      	ldr	r3, [pc, #56]	@ (8001bd4 <MX_ADC1_Init+0xec>)
 8001b9c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001b9e:	2306      	movs	r3, #6
 8001ba0:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001ba2:	2307      	movs	r3, #7
 8001ba4:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001ba6:	237f      	movs	r3, #127	@ 0x7f
 8001ba8:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001baa:	2304      	movs	r3, #4
 8001bac:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001bb2:	1d3b      	adds	r3, r7, #4
 8001bb4:	4619      	mov	r1, r3
 8001bb6:	4806      	ldr	r0, [pc, #24]	@ (8001bd0 <MX_ADC1_Init+0xe8>)
 8001bb8:	f003 faf0 	bl	800519c <HAL_ADC_ConfigChannel>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d001      	beq.n	8001bc6 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8001bc2:	f001 ff59 	bl	8003a78 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001bc6:	bf00      	nop
 8001bc8:	3730      	adds	r7, #48	@ 0x30
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	200003e4 	.word	0x200003e4
 8001bd4:	cb840000 	.word	0xcb840000

08001bd8 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b08c      	sub	sp, #48	@ 0x30
 8001bdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001bde:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001be2:	2200      	movs	r2, #0
 8001be4:	601a      	str	r2, [r3, #0]
 8001be6:	605a      	str	r2, [r3, #4]
 8001be8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001bea:	1d3b      	adds	r3, r7, #4
 8001bec:	2220      	movs	r2, #32
 8001bee:	2100      	movs	r1, #0
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f010 f954 	bl	8011e9e <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8001bf6:	4b57      	ldr	r3, [pc, #348]	@ (8001d54 <MX_ADC3_Init+0x17c>)
 8001bf8:	4a57      	ldr	r2, [pc, #348]	@ (8001d58 <MX_ADC3_Init+0x180>)
 8001bfa:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV10;
 8001bfc:	4b55      	ldr	r3, [pc, #340]	@ (8001d54 <MX_ADC3_Init+0x17c>)
 8001bfe:	f44f 12a0 	mov.w	r2, #1310720	@ 0x140000
 8001c02:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8001c04:	4b53      	ldr	r3, [pc, #332]	@ (8001d54 <MX_ADC3_Init+0x17c>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001c0a:	4b52      	ldr	r3, [pc, #328]	@ (8001d54 <MX_ADC3_Init+0x17c>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	60da      	str	r2, [r3, #12]
  hadc3.Init.GainCompensation = 0;
 8001c10:	4b50      	ldr	r3, [pc, #320]	@ (8001d54 <MX_ADC3_Init+0x17c>)
 8001c12:	2200      	movs	r2, #0
 8001c14:	611a      	str	r2, [r3, #16]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001c16:	4b4f      	ldr	r3, [pc, #316]	@ (8001d54 <MX_ADC3_Init+0x17c>)
 8001c18:	2201      	movs	r2, #1
 8001c1a:	615a      	str	r2, [r3, #20]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001c1c:	4b4d      	ldr	r3, [pc, #308]	@ (8001d54 <MX_ADC3_Init+0x17c>)
 8001c1e:	2204      	movs	r2, #4
 8001c20:	619a      	str	r2, [r3, #24]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8001c22:	4b4c      	ldr	r3, [pc, #304]	@ (8001d54 <MX_ADC3_Init+0x17c>)
 8001c24:	2200      	movs	r2, #0
 8001c26:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ContinuousConvMode = ENABLE;
 8001c28:	4b4a      	ldr	r3, [pc, #296]	@ (8001d54 <MX_ADC3_Init+0x17c>)
 8001c2a:	2201      	movs	r2, #1
 8001c2c:	775a      	strb	r2, [r3, #29]
  hadc3.Init.NbrOfConversion = 5;
 8001c2e:	4b49      	ldr	r3, [pc, #292]	@ (8001d54 <MX_ADC3_Init+0x17c>)
 8001c30:	2205      	movs	r2, #5
 8001c32:	621a      	str	r2, [r3, #32]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001c34:	4b47      	ldr	r3, [pc, #284]	@ (8001d54 <MX_ADC3_Init+0x17c>)
 8001c36:	2200      	movs	r2, #0
 8001c38:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001c3c:	4b45      	ldr	r3, [pc, #276]	@ (8001d54 <MX_ADC3_Init+0x17c>)
 8001c3e:	2200      	movs	r2, #0
 8001c40:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001c42:	4b44      	ldr	r3, [pc, #272]	@ (8001d54 <MX_ADC3_Init+0x17c>)
 8001c44:	2200      	movs	r2, #0
 8001c46:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc3.Init.DMAContinuousRequests = ENABLE;
 8001c48:	4b42      	ldr	r3, [pc, #264]	@ (8001d54 <MX_ADC3_Init+0x17c>)
 8001c4a:	2201      	movs	r2, #1
 8001c4c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001c50:	4b40      	ldr	r3, [pc, #256]	@ (8001d54 <MX_ADC3_Init+0x17c>)
 8001c52:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001c56:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc3.Init.OversamplingMode = DISABLE;
 8001c58:	4b3e      	ldr	r3, [pc, #248]	@ (8001d54 <MX_ADC3_Init+0x17c>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8001c60:	483c      	ldr	r0, [pc, #240]	@ (8001d54 <MX_ADC3_Init+0x17c>)
 8001c62:	f002 fff7 	bl	8004c54 <HAL_ADC_Init>
 8001c66:	4603      	mov	r3, r0
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d001      	beq.n	8001c70 <MX_ADC3_Init+0x98>
  {
    Error_Handler();
 8001c6c:	f001 ff04 	bl	8003a78 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001c70:	2300      	movs	r3, #0
 8001c72:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 8001c74:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c78:	4619      	mov	r1, r3
 8001c7a:	4836      	ldr	r0, [pc, #216]	@ (8001d54 <MX_ADC3_Init+0x17c>)
 8001c7c:	f004 f90c 	bl	8005e98 <HAL_ADCEx_MultiModeConfigChannel>
 8001c80:	4603      	mov	r3, r0
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d001      	beq.n	8001c8a <MX_ADC3_Init+0xb2>
  {
    Error_Handler();
 8001c86:	f001 fef7 	bl	8003a78 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001c8a:	4b34      	ldr	r3, [pc, #208]	@ (8001d5c <MX_ADC3_Init+0x184>)
 8001c8c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001c8e:	2306      	movs	r3, #6
 8001c90:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001c92:	2300      	movs	r3, #0
 8001c94:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001c96:	237f      	movs	r3, #127	@ 0x7f
 8001c98:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_1;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 38;
 8001c9e:	2326      	movs	r3, #38	@ 0x26
 8001ca0:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSign = ADC_OFFSET_SIGN_POSITIVE;
 8001ca2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001ca6:	61fb      	str	r3, [r7, #28]
  sConfig.OffsetSaturation = DISABLE;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	f887 3020 	strb.w	r3, [r7, #32]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001cae:	1d3b      	adds	r3, r7, #4
 8001cb0:	4619      	mov	r1, r3
 8001cb2:	4828      	ldr	r0, [pc, #160]	@ (8001d54 <MX_ADC3_Init+0x17c>)
 8001cb4:	f003 fa72 	bl	800519c <HAL_ADC_ConfigChannel>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d001      	beq.n	8001cc2 <MX_ADC3_Init+0xea>
  {
    Error_Handler();
 8001cbe:	f001 fedb 	bl	8003a78 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001cc2:	4b27      	ldr	r3, [pc, #156]	@ (8001d60 <MX_ADC3_Init+0x188>)
 8001cc4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001cc6:	230c      	movs	r3, #12
 8001cc8:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_2;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 37;
 8001cce:	2325      	movs	r3, #37	@ 0x25
 8001cd0:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001cd2:	1d3b      	adds	r3, r7, #4
 8001cd4:	4619      	mov	r1, r3
 8001cd6:	481f      	ldr	r0, [pc, #124]	@ (8001d54 <MX_ADC3_Init+0x17c>)
 8001cd8:	f003 fa60 	bl	800519c <HAL_ADC_ConfigChannel>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d001      	beq.n	8001ce6 <MX_ADC3_Init+0x10e>
  {
    Error_Handler();
 8001ce2:	f001 fec9 	bl	8003a78 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001ce6:	4b1f      	ldr	r3, [pc, #124]	@ (8001d64 <MX_ADC3_Init+0x18c>)
 8001ce8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001cea:	2312      	movs	r3, #18
 8001cec:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_3;
 8001cee:	2302      	movs	r3, #2
 8001cf0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 8;
 8001cf2:	2308      	movs	r3, #8
 8001cf4:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001cf6:	1d3b      	adds	r3, r7, #4
 8001cf8:	4619      	mov	r1, r3
 8001cfa:	4816      	ldr	r0, [pc, #88]	@ (8001d54 <MX_ADC3_Init+0x17c>)
 8001cfc:	f003 fa4e 	bl	800519c <HAL_ADC_ConfigChannel>
 8001d00:	4603      	mov	r3, r0
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d001      	beq.n	8001d0a <MX_ADC3_Init+0x132>
  {
    Error_Handler();
 8001d06:	f001 feb7 	bl	8003a78 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001d0a:	4b17      	ldr	r3, [pc, #92]	@ (8001d68 <MX_ADC3_Init+0x190>)
 8001d0c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001d0e:	2318      	movs	r3, #24
 8001d10:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001d12:	2304      	movs	r3, #4
 8001d14:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001d16:	2300      	movs	r3, #0
 8001d18:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001d1a:	1d3b      	adds	r3, r7, #4
 8001d1c:	4619      	mov	r1, r3
 8001d1e:	480d      	ldr	r0, [pc, #52]	@ (8001d54 <MX_ADC3_Init+0x17c>)
 8001d20:	f003 fa3c 	bl	800519c <HAL_ADC_ConfigChannel>
 8001d24:	4603      	mov	r3, r0
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d001      	beq.n	8001d2e <MX_ADC3_Init+0x156>
  {
    Error_Handler();
 8001d2a:	f001 fea5 	bl	8003a78 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001d2e:	4b0f      	ldr	r3, [pc, #60]	@ (8001d6c <MX_ADC3_Init+0x194>)
 8001d30:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8001d32:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d36:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001d38:	1d3b      	adds	r3, r7, #4
 8001d3a:	4619      	mov	r1, r3
 8001d3c:	4805      	ldr	r0, [pc, #20]	@ (8001d54 <MX_ADC3_Init+0x17c>)
 8001d3e:	f003 fa2d 	bl	800519c <HAL_ADC_ConfigChannel>
 8001d42:	4603      	mov	r3, r0
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d001      	beq.n	8001d4c <MX_ADC3_Init+0x174>
  {
    Error_Handler();
 8001d48:	f001 fe96 	bl	8003a78 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8001d4c:	bf00      	nop
 8001d4e:	3730      	adds	r7, #48	@ 0x30
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}
 8001d54:	20000450 	.word	0x20000450
 8001d58:	50000400 	.word	0x50000400
 8001d5c:	04300002 	.word	0x04300002
 8001d60:	08600004 	.word	0x08600004
 8001d64:	0c900008 	.word	0x0c900008
 8001d68:	10c00010 	.word	0x10c00010
 8001d6c:	14f00020 	.word	0x14f00020

08001d70 <MX_ADC4_Init>:
  * @brief ADC4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC4_Init(void)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b088      	sub	sp, #32
 8001d74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC4_Init 0 */

  /* USER CODE END ADC4_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001d76:	463b      	mov	r3, r7
 8001d78:	2220      	movs	r2, #32
 8001d7a:	2100      	movs	r1, #0
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f010 f88e 	bl	8011e9e <memset>

  /* USER CODE END ADC4_Init 1 */

  /** Common config
  */
  hadc4.Instance = ADC4;
 8001d82:	4b2b      	ldr	r3, [pc, #172]	@ (8001e30 <MX_ADC4_Init+0xc0>)
 8001d84:	4a2b      	ldr	r2, [pc, #172]	@ (8001e34 <MX_ADC4_Init+0xc4>)
 8001d86:	601a      	str	r2, [r3, #0]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV10;
 8001d88:	4b29      	ldr	r3, [pc, #164]	@ (8001e30 <MX_ADC4_Init+0xc0>)
 8001d8a:	f44f 12a0 	mov.w	r2, #1310720	@ 0x140000
 8001d8e:	605a      	str	r2, [r3, #4]
  hadc4.Init.Resolution = ADC_RESOLUTION_12B;
 8001d90:	4b27      	ldr	r3, [pc, #156]	@ (8001e30 <MX_ADC4_Init+0xc0>)
 8001d92:	2200      	movs	r2, #0
 8001d94:	609a      	str	r2, [r3, #8]
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001d96:	4b26      	ldr	r3, [pc, #152]	@ (8001e30 <MX_ADC4_Init+0xc0>)
 8001d98:	2200      	movs	r2, #0
 8001d9a:	60da      	str	r2, [r3, #12]
  hadc4.Init.GainCompensation = 0;
 8001d9c:	4b24      	ldr	r3, [pc, #144]	@ (8001e30 <MX_ADC4_Init+0xc0>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	611a      	str	r2, [r3, #16]
  hadc4.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001da2:	4b23      	ldr	r3, [pc, #140]	@ (8001e30 <MX_ADC4_Init+0xc0>)
 8001da4:	2200      	movs	r2, #0
 8001da6:	615a      	str	r2, [r3, #20]
  hadc4.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001da8:	4b21      	ldr	r3, [pc, #132]	@ (8001e30 <MX_ADC4_Init+0xc0>)
 8001daa:	2204      	movs	r2, #4
 8001dac:	619a      	str	r2, [r3, #24]
  hadc4.Init.LowPowerAutoWait = DISABLE;
 8001dae:	4b20      	ldr	r3, [pc, #128]	@ (8001e30 <MX_ADC4_Init+0xc0>)
 8001db0:	2200      	movs	r2, #0
 8001db2:	771a      	strb	r2, [r3, #28]
  hadc4.Init.ContinuousConvMode = ENABLE;
 8001db4:	4b1e      	ldr	r3, [pc, #120]	@ (8001e30 <MX_ADC4_Init+0xc0>)
 8001db6:	2201      	movs	r2, #1
 8001db8:	775a      	strb	r2, [r3, #29]
  hadc4.Init.NbrOfConversion = 1;
 8001dba:	4b1d      	ldr	r3, [pc, #116]	@ (8001e30 <MX_ADC4_Init+0xc0>)
 8001dbc:	2201      	movs	r2, #1
 8001dbe:	621a      	str	r2, [r3, #32]
  hadc4.Init.DiscontinuousConvMode = DISABLE;
 8001dc0:	4b1b      	ldr	r3, [pc, #108]	@ (8001e30 <MX_ADC4_Init+0xc0>)
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc4.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001dc8:	4b19      	ldr	r3, [pc, #100]	@ (8001e30 <MX_ADC4_Init+0xc0>)
 8001dca:	2200      	movs	r2, #0
 8001dcc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001dce:	4b18      	ldr	r3, [pc, #96]	@ (8001e30 <MX_ADC4_Init+0xc0>)
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc4.Init.DMAContinuousRequests = ENABLE;
 8001dd4:	4b16      	ldr	r3, [pc, #88]	@ (8001e30 <MX_ADC4_Init+0xc0>)
 8001dd6:	2201      	movs	r2, #1
 8001dd8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc4.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001ddc:	4b14      	ldr	r3, [pc, #80]	@ (8001e30 <MX_ADC4_Init+0xc0>)
 8001dde:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001de2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc4.Init.OversamplingMode = DISABLE;
 8001de4:	4b12      	ldr	r3, [pc, #72]	@ (8001e30 <MX_ADC4_Init+0xc0>)
 8001de6:	2200      	movs	r2, #0
 8001de8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc4) != HAL_OK)
 8001dec:	4810      	ldr	r0, [pc, #64]	@ (8001e30 <MX_ADC4_Init+0xc0>)
 8001dee:	f002 ff31 	bl	8004c54 <HAL_ADC_Init>
 8001df2:	4603      	mov	r3, r0
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d001      	beq.n	8001dfc <MX_ADC4_Init+0x8c>
  {
    Error_Handler();
 8001df8:	f001 fe3e 	bl	8003a78 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001dfc:	4b0e      	ldr	r3, [pc, #56]	@ (8001e38 <MX_ADC4_Init+0xc8>)
 8001dfe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001e00:	2306      	movs	r3, #6
 8001e02:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001e04:	2307      	movs	r3, #7
 8001e06:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001e08:	237f      	movs	r3, #127	@ 0x7f
 8001e0a:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001e0c:	2304      	movs	r3, #4
 8001e0e:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001e10:	2300      	movs	r3, #0
 8001e12:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8001e14:	463b      	mov	r3, r7
 8001e16:	4619      	mov	r1, r3
 8001e18:	4805      	ldr	r0, [pc, #20]	@ (8001e30 <MX_ADC4_Init+0xc0>)
 8001e1a:	f003 f9bf 	bl	800519c <HAL_ADC_ConfigChannel>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d001      	beq.n	8001e28 <MX_ADC4_Init+0xb8>
  {
    Error_Handler();
 8001e24:	f001 fe28 	bl	8003a78 <Error_Handler>
  }
  /* USER CODE BEGIN ADC4_Init 2 */

  /* USER CODE END ADC4_Init 2 */

}
 8001e28:	bf00      	nop
 8001e2a:	3720      	adds	r7, #32
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}
 8001e30:	200004bc 	.word	0x200004bc
 8001e34:	50000500 	.word	0x50000500
 8001e38:	04300002 	.word	0x04300002

08001e3c <MX_ADC5_Init>:
  * @brief ADC5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC5_Init(void)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b088      	sub	sp, #32
 8001e40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC5_Init 0 */

  /* USER CODE END ADC5_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001e42:	463b      	mov	r3, r7
 8001e44:	2220      	movs	r2, #32
 8001e46:	2100      	movs	r1, #0
 8001e48:	4618      	mov	r0, r3
 8001e4a:	f010 f828 	bl	8011e9e <memset>

  /* USER CODE END ADC5_Init 1 */

  /** Common config
  */
  hadc5.Instance = ADC5;
 8001e4e:	4b31      	ldr	r3, [pc, #196]	@ (8001f14 <MX_ADC5_Init+0xd8>)
 8001e50:	4a31      	ldr	r2, [pc, #196]	@ (8001f18 <MX_ADC5_Init+0xdc>)
 8001e52:	601a      	str	r2, [r3, #0]
  hadc5.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV10;
 8001e54:	4b2f      	ldr	r3, [pc, #188]	@ (8001f14 <MX_ADC5_Init+0xd8>)
 8001e56:	f44f 12a0 	mov.w	r2, #1310720	@ 0x140000
 8001e5a:	605a      	str	r2, [r3, #4]
  hadc5.Init.Resolution = ADC_RESOLUTION_12B;
 8001e5c:	4b2d      	ldr	r3, [pc, #180]	@ (8001f14 <MX_ADC5_Init+0xd8>)
 8001e5e:	2200      	movs	r2, #0
 8001e60:	609a      	str	r2, [r3, #8]
  hadc5.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001e62:	4b2c      	ldr	r3, [pc, #176]	@ (8001f14 <MX_ADC5_Init+0xd8>)
 8001e64:	2200      	movs	r2, #0
 8001e66:	60da      	str	r2, [r3, #12]
  hadc5.Init.GainCompensation = 0;
 8001e68:	4b2a      	ldr	r3, [pc, #168]	@ (8001f14 <MX_ADC5_Init+0xd8>)
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	611a      	str	r2, [r3, #16]
  hadc5.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001e6e:	4b29      	ldr	r3, [pc, #164]	@ (8001f14 <MX_ADC5_Init+0xd8>)
 8001e70:	2200      	movs	r2, #0
 8001e72:	615a      	str	r2, [r3, #20]
  hadc5.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001e74:	4b27      	ldr	r3, [pc, #156]	@ (8001f14 <MX_ADC5_Init+0xd8>)
 8001e76:	2204      	movs	r2, #4
 8001e78:	619a      	str	r2, [r3, #24]
  hadc5.Init.LowPowerAutoWait = DISABLE;
 8001e7a:	4b26      	ldr	r3, [pc, #152]	@ (8001f14 <MX_ADC5_Init+0xd8>)
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	771a      	strb	r2, [r3, #28]
  hadc5.Init.ContinuousConvMode = ENABLE;
 8001e80:	4b24      	ldr	r3, [pc, #144]	@ (8001f14 <MX_ADC5_Init+0xd8>)
 8001e82:	2201      	movs	r2, #1
 8001e84:	775a      	strb	r2, [r3, #29]
  hadc5.Init.NbrOfConversion = 1;
 8001e86:	4b23      	ldr	r3, [pc, #140]	@ (8001f14 <MX_ADC5_Init+0xd8>)
 8001e88:	2201      	movs	r2, #1
 8001e8a:	621a      	str	r2, [r3, #32]
  hadc5.Init.DiscontinuousConvMode = DISABLE;
 8001e8c:	4b21      	ldr	r3, [pc, #132]	@ (8001f14 <MX_ADC5_Init+0xd8>)
 8001e8e:	2200      	movs	r2, #0
 8001e90:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc5.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001e94:	4b1f      	ldr	r3, [pc, #124]	@ (8001f14 <MX_ADC5_Init+0xd8>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc5.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001e9a:	4b1e      	ldr	r3, [pc, #120]	@ (8001f14 <MX_ADC5_Init+0xd8>)
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc5.Init.DMAContinuousRequests = ENABLE;
 8001ea0:	4b1c      	ldr	r3, [pc, #112]	@ (8001f14 <MX_ADC5_Init+0xd8>)
 8001ea2:	2201      	movs	r2, #1
 8001ea4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc5.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001ea8:	4b1a      	ldr	r3, [pc, #104]	@ (8001f14 <MX_ADC5_Init+0xd8>)
 8001eaa:	2200      	movs	r2, #0
 8001eac:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc5.Init.OversamplingMode = ENABLE;
 8001eae:	4b19      	ldr	r3, [pc, #100]	@ (8001f14 <MX_ADC5_Init+0xd8>)
 8001eb0:	2201      	movs	r2, #1
 8001eb2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  hadc5.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_256;
 8001eb6:	4b17      	ldr	r3, [pc, #92]	@ (8001f14 <MX_ADC5_Init+0xd8>)
 8001eb8:	221c      	movs	r2, #28
 8001eba:	645a      	str	r2, [r3, #68]	@ 0x44
  hadc5.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_8;
 8001ebc:	4b15      	ldr	r3, [pc, #84]	@ (8001f14 <MX_ADC5_Init+0xd8>)
 8001ebe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001ec2:	649a      	str	r2, [r3, #72]	@ 0x48
  hadc5.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8001ec4:	4b13      	ldr	r3, [pc, #76]	@ (8001f14 <MX_ADC5_Init+0xd8>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hadc5.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 8001eca:	4b12      	ldr	r3, [pc, #72]	@ (8001f14 <MX_ADC5_Init+0xd8>)
 8001ecc:	2201      	movs	r2, #1
 8001ece:	651a      	str	r2, [r3, #80]	@ 0x50
  if (HAL_ADC_Init(&hadc5) != HAL_OK)
 8001ed0:	4810      	ldr	r0, [pc, #64]	@ (8001f14 <MX_ADC5_Init+0xd8>)
 8001ed2:	f002 febf 	bl	8004c54 <HAL_ADC_Init>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d001      	beq.n	8001ee0 <MX_ADC5_Init+0xa4>
  {
    Error_Handler();
 8001edc:	f001 fdcc 	bl	8003a78 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001ee0:	4b0e      	ldr	r3, [pc, #56]	@ (8001f1c <MX_ADC5_Init+0xe0>)
 8001ee2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001ee4:	2306      	movs	r3, #6
 8001ee6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001eec:	237f      	movs	r3, #127	@ 0x7f
 8001eee:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001ef0:	2304      	movs	r3, #4
 8001ef2:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc5, &sConfig) != HAL_OK)
 8001ef8:	463b      	mov	r3, r7
 8001efa:	4619      	mov	r1, r3
 8001efc:	4805      	ldr	r0, [pc, #20]	@ (8001f14 <MX_ADC5_Init+0xd8>)
 8001efe:	f003 f94d 	bl	800519c <HAL_ADC_ConfigChannel>
 8001f02:	4603      	mov	r3, r0
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d001      	beq.n	8001f0c <MX_ADC5_Init+0xd0>
  {
    Error_Handler();
 8001f08:	f001 fdb6 	bl	8003a78 <Error_Handler>
  }
  /* USER CODE BEGIN ADC5_Init 2 */

  /* USER CODE END ADC5_Init 2 */

}
 8001f0c:	bf00      	nop
 8001f0e:	3720      	adds	r7, #32
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bd80      	pop	{r7, pc}
 8001f14:	20000528 	.word	0x20000528
 8001f18:	50000600 	.word	0x50000600
 8001f1c:	04300002 	.word	0x04300002

08001f20 <MX_CORDIC_Init>:
  * @brief CORDIC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CORDIC_Init(void)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	af00      	add	r7, sp, #0
  /* USER CODE END CORDIC_Init 0 */

  /* USER CODE BEGIN CORDIC_Init 1 */

  /* USER CODE END CORDIC_Init 1 */
  hcordic.Instance = CORDIC;
 8001f24:	4b06      	ldr	r3, [pc, #24]	@ (8001f40 <MX_CORDIC_Init+0x20>)
 8001f26:	4a07      	ldr	r2, [pc, #28]	@ (8001f44 <MX_CORDIC_Init+0x24>)
 8001f28:	601a      	str	r2, [r3, #0]
  if (HAL_CORDIC_Init(&hcordic) != HAL_OK)
 8001f2a:	4805      	ldr	r0, [pc, #20]	@ (8001f40 <MX_CORDIC_Init+0x20>)
 8001f2c:	f004 f8bc 	bl	80060a8 <HAL_CORDIC_Init>
 8001f30:	4603      	mov	r3, r0
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d001      	beq.n	8001f3a <MX_CORDIC_Init+0x1a>
  {
    Error_Handler();
 8001f36:	f001 fd9f 	bl	8003a78 <Error_Handler>
  }
  /* USER CODE BEGIN CORDIC_Init 2 */

  /* USER CODE END CORDIC_Init 2 */

}
 8001f3a:	bf00      	nop
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	200006b4 	.word	0x200006b4
 8001f44:	40020c00 	.word	0x40020c00

08001f48 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b08c      	sub	sp, #48	@ 0x30
 8001f4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001f4e:	463b      	mov	r3, r7
 8001f50:	2230      	movs	r2, #48	@ 0x30
 8001f52:	2100      	movs	r1, #0
 8001f54:	4618      	mov	r0, r3
 8001f56:	f00f ffa2 	bl	8011e9e <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8001f5a:	4b1e      	ldr	r3, [pc, #120]	@ (8001fd4 <MX_DAC1_Init+0x8c>)
 8001f5c:	4a1e      	ldr	r2, [pc, #120]	@ (8001fd8 <MX_DAC1_Init+0x90>)
 8001f5e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001f60:	481c      	ldr	r0, [pc, #112]	@ (8001fd4 <MX_DAC1_Init+0x8c>)
 8001f62:	f004 faea 	bl	800653a <HAL_DAC_Init>
 8001f66:	4603      	mov	r3, r0
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d001      	beq.n	8001f70 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8001f6c:	f001 fd84 	bl	8003a78 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8001f70:	2302      	movs	r3, #2
 8001f72:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001f74:	2300      	movs	r3, #0
 8001f76:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8001f78:	2300      	movs	r3, #0
 8001f7a:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001f80:	2300      	movs	r3, #0
 8001f82:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8001f84:	2300      	movs	r3, #0
 8001f86:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8001f8c:	2301      	movs	r3, #1
 8001f8e:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001f90:	2300      	movs	r3, #0
 8001f92:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001f94:	463b      	mov	r3, r7
 8001f96:	2200      	movs	r2, #0
 8001f98:	4619      	mov	r1, r3
 8001f9a:	480e      	ldr	r0, [pc, #56]	@ (8001fd4 <MX_DAC1_Init+0x8c>)
 8001f9c:	f004 fbea 	bl	8006774 <HAL_DAC_ConfigChannel>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d001      	beq.n	8001faa <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 8001fa6:	f001 fd67 	bl	8003a78 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8001faa:	463b      	mov	r3, r7
 8001fac:	2210      	movs	r2, #16
 8001fae:	4619      	mov	r1, r3
 8001fb0:	4808      	ldr	r0, [pc, #32]	@ (8001fd4 <MX_DAC1_Init+0x8c>)
 8001fb2:	f004 fbdf 	bl	8006774 <HAL_DAC_ConfigChannel>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d001      	beq.n	8001fc0 <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 8001fbc:	f001 fd5c 	bl	8003a78 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */
  __HAL_LINKDMA(&hdac1, DMA_Handle1, hdma_dac1_ch1);
 8001fc0:	4b04      	ldr	r3, [pc, #16]	@ (8001fd4 <MX_DAC1_Init+0x8c>)
 8001fc2:	4a06      	ldr	r2, [pc, #24]	@ (8001fdc <MX_DAC1_Init+0x94>)
 8001fc4:	609a      	str	r2, [r3, #8]
 8001fc6:	4b05      	ldr	r3, [pc, #20]	@ (8001fdc <MX_DAC1_Init+0x94>)
 8001fc8:	4a02      	ldr	r2, [pc, #8]	@ (8001fd4 <MX_DAC1_Init+0x8c>)
 8001fca:	629a      	str	r2, [r3, #40]	@ 0x28

  /* USER CODE END DAC1_Init 2 */

}
 8001fcc:	bf00      	nop
 8001fce:	3730      	adds	r7, #48	@ 0x30
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bd80      	pop	{r7, pc}
 8001fd4:	200006dc 	.word	0x200006dc
 8001fd8:	50000800 	.word	0x50000800
 8001fdc:	20000704 	.word	0x20000704

08001fe0 <MX_DAC2_Init>:
  * @brief DAC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC2_Init(void)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b08c      	sub	sp, #48	@ 0x30
 8001fe4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC2_Init 0 */

  /* USER CODE END DAC2_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001fe6:	463b      	mov	r3, r7
 8001fe8:	2230      	movs	r2, #48	@ 0x30
 8001fea:	2100      	movs	r1, #0
 8001fec:	4618      	mov	r0, r3
 8001fee:	f00f ff56 	bl	8011e9e <memset>

  /* USER CODE END DAC2_Init 1 */

  /** DAC Initialization
  */
  hdac2.Instance = DAC2;
 8001ff2:	4b16      	ldr	r3, [pc, #88]	@ (800204c <MX_DAC2_Init+0x6c>)
 8001ff4:	4a16      	ldr	r2, [pc, #88]	@ (8002050 <MX_DAC2_Init+0x70>)
 8001ff6:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac2) != HAL_OK)
 8001ff8:	4814      	ldr	r0, [pc, #80]	@ (800204c <MX_DAC2_Init+0x6c>)
 8001ffa:	f004 fa9e 	bl	800653a <HAL_DAC_Init>
 8001ffe:	4603      	mov	r3, r0
 8002000:	2b00      	cmp	r3, #0
 8002002:	d001      	beq.n	8002008 <MX_DAC2_Init+0x28>
  {
    Error_Handler();
 8002004:	f001 fd38 	bl	8003a78 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8002008:	2302      	movs	r3, #2
 800200a:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 800200c:	2300      	movs	r3, #0
 800200e:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8002010:	2300      	movs	r3, #0
 8002012:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8002014:	2300      	movs	r3, #0
 8002016:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8002018:	2300      	movs	r3, #0
 800201a:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 800201c:	2300      	movs	r3, #0
 800201e:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8002020:	2300      	movs	r3, #0
 8002022:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8002024:	2301      	movs	r3, #1
 8002026:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8002028:	2300      	movs	r3, #0
 800202a:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800202c:	463b      	mov	r3, r7
 800202e:	2200      	movs	r2, #0
 8002030:	4619      	mov	r1, r3
 8002032:	4806      	ldr	r0, [pc, #24]	@ (800204c <MX_DAC2_Init+0x6c>)
 8002034:	f004 fb9e 	bl	8006774 <HAL_DAC_ConfigChannel>
 8002038:	4603      	mov	r3, r0
 800203a:	2b00      	cmp	r3, #0
 800203c:	d001      	beq.n	8002042 <MX_DAC2_Init+0x62>
  {
    Error_Handler();
 800203e:	f001 fd1b 	bl	8003a78 <Error_Handler>
  }
  /* USER CODE BEGIN DAC2_Init 2 */

  /* USER CODE END DAC2_Init 2 */

}
 8002042:	bf00      	nop
 8002044:	3730      	adds	r7, #48	@ 0x30
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	200006f0 	.word	0x200006f0
 8002050:	50000c00 	.word	0x50000c00

08002054 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b098      	sub	sp, #96	@ 0x60
 8002058:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800205a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800205e:	2200      	movs	r2, #0
 8002060:	601a      	str	r2, [r3, #0]
 8002062:	605a      	str	r2, [r3, #4]
 8002064:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002066:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800206a:	2200      	movs	r2, #0
 800206c:	601a      	str	r2, [r3, #0]
 800206e:	605a      	str	r2, [r3, #4]
 8002070:	609a      	str	r2, [r3, #8]
 8002072:	60da      	str	r2, [r3, #12]
 8002074:	611a      	str	r2, [r3, #16]
 8002076:	615a      	str	r2, [r3, #20]
 8002078:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800207a:	1d3b      	adds	r3, r7, #4
 800207c:	2234      	movs	r2, #52	@ 0x34
 800207e:	2100      	movs	r1, #0
 8002080:	4618      	mov	r0, r3
 8002082:	f00f ff0c 	bl	8011e9e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002086:	4b3e      	ldr	r3, [pc, #248]	@ (8002180 <MX_TIM1_Init+0x12c>)
 8002088:	4a3e      	ldr	r2, [pc, #248]	@ (8002184 <MX_TIM1_Init+0x130>)
 800208a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800208c:	4b3c      	ldr	r3, [pc, #240]	@ (8002180 <MX_TIM1_Init+0x12c>)
 800208e:	2200      	movs	r2, #0
 8002090:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002092:	4b3b      	ldr	r3, [pc, #236]	@ (8002180 <MX_TIM1_Init+0x12c>)
 8002094:	2200      	movs	r2, #0
 8002096:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 210;
 8002098:	4b39      	ldr	r3, [pc, #228]	@ (8002180 <MX_TIM1_Init+0x12c>)
 800209a:	22d2      	movs	r2, #210	@ 0xd2
 800209c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800209e:	4b38      	ldr	r3, [pc, #224]	@ (8002180 <MX_TIM1_Init+0x12c>)
 80020a0:	2200      	movs	r2, #0
 80020a2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80020a4:	4b36      	ldr	r3, [pc, #216]	@ (8002180 <MX_TIM1_Init+0x12c>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020aa:	4b35      	ldr	r3, [pc, #212]	@ (8002180 <MX_TIM1_Init+0x12c>)
 80020ac:	2200      	movs	r2, #0
 80020ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80020b0:	4833      	ldr	r0, [pc, #204]	@ (8002180 <MX_TIM1_Init+0x12c>)
 80020b2:	f008 f834 	bl	800a11e <HAL_TIM_PWM_Init>
 80020b6:	4603      	mov	r3, r0
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d001      	beq.n	80020c0 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 80020bc:	f001 fcdc 	bl	8003a78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020c0:	2300      	movs	r3, #0
 80020c2:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80020c4:	2300      	movs	r3, #0
 80020c6:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020c8:	2300      	movs	r3, #0
 80020ca:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80020cc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80020d0:	4619      	mov	r1, r3
 80020d2:	482b      	ldr	r0, [pc, #172]	@ (8002180 <MX_TIM1_Init+0x12c>)
 80020d4:	f009 fa6a 	bl	800b5ac <HAL_TIMEx_MasterConfigSynchronization>
 80020d8:	4603      	mov	r3, r0
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d001      	beq.n	80020e2 <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 80020de:	f001 fccb 	bl	8003a78 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80020e2:	2360      	movs	r3, #96	@ 0x60
 80020e4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 80020e6:	2300      	movs	r3, #0
 80020e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80020ea:	2300      	movs	r3, #0
 80020ec:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80020ee:	2300      	movs	r3, #0
 80020f0:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80020f2:	2300      	movs	r3, #0
 80020f4:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80020f6:	2300      	movs	r3, #0
 80020f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80020fa:	2300      	movs	r3, #0
 80020fc:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80020fe:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002102:	2200      	movs	r2, #0
 8002104:	4619      	mov	r1, r3
 8002106:	481e      	ldr	r0, [pc, #120]	@ (8002180 <MX_TIM1_Init+0x12c>)
 8002108:	f008 fb5e 	bl	800a7c8 <HAL_TIM_PWM_ConfigChannel>
 800210c:	4603      	mov	r3, r0
 800210e:	2b00      	cmp	r3, #0
 8002110:	d001      	beq.n	8002116 <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8002112:	f001 fcb1 	bl	8003a78 <Error_Handler>
  }
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim1, TIM_CHANNEL_1);
 8002116:	4b1a      	ldr	r3, [pc, #104]	@ (8002180 <MX_TIM1_Init+0x12c>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	699a      	ldr	r2, [r3, #24]
 800211c:	4b18      	ldr	r3, [pc, #96]	@ (8002180 <MX_TIM1_Init+0x12c>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f022 0208 	bic.w	r2, r2, #8
 8002124:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002126:	2300      	movs	r3, #0
 8002128:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800212a:	2300      	movs	r3, #0
 800212c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800212e:	2300      	movs	r3, #0
 8002130:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002132:	2300      	movs	r3, #0
 8002134:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002136:	2300      	movs	r3, #0
 8002138:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800213a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800213e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002140:	2300      	movs	r3, #0
 8002142:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8002144:	2300      	movs	r3, #0
 8002146:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002148:	2300      	movs	r3, #0
 800214a:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800214c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002150:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002152:	2300      	movs	r3, #0
 8002154:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8002156:	2300      	movs	r3, #0
 8002158:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800215a:	2300      	movs	r3, #0
 800215c:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800215e:	1d3b      	adds	r3, r7, #4
 8002160:	4619      	mov	r1, r3
 8002162:	4807      	ldr	r0, [pc, #28]	@ (8002180 <MX_TIM1_Init+0x12c>)
 8002164:	f009 fab8 	bl	800b6d8 <HAL_TIMEx_ConfigBreakDeadTime>
 8002168:	4603      	mov	r3, r0
 800216a:	2b00      	cmp	r3, #0
 800216c:	d001      	beq.n	8002172 <MX_TIM1_Init+0x11e>
  {
    Error_Handler();
 800216e:	f001 fc83 	bl	8003a78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002172:	4803      	ldr	r0, [pc, #12]	@ (8002180 <MX_TIM1_Init+0x12c>)
 8002174:	f002 f828 	bl	80041c8 <HAL_TIM_MspPostInit>

}
 8002178:	bf00      	nop
 800217a:	3760      	adds	r7, #96	@ 0x60
 800217c:	46bd      	mov	sp, r7
 800217e:	bd80      	pop	{r7, pc}
 8002180:	200007c4 	.word	0x200007c4
 8002184:	40012c00 	.word	0x40012c00

08002188 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b08e      	sub	sp, #56	@ 0x38
 800218c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */
  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800218e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002192:	2200      	movs	r2, #0
 8002194:	601a      	str	r2, [r3, #0]
 8002196:	605a      	str	r2, [r3, #4]
 8002198:	609a      	str	r2, [r3, #8]
 800219a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800219c:	f107 031c 	add.w	r3, r7, #28
 80021a0:	2200      	movs	r2, #0
 80021a2:	601a      	str	r2, [r3, #0]
 80021a4:	605a      	str	r2, [r3, #4]
 80021a6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80021a8:	463b      	mov	r3, r7
 80021aa:	2200      	movs	r2, #0
 80021ac:	601a      	str	r2, [r3, #0]
 80021ae:	605a      	str	r2, [r3, #4]
 80021b0:	609a      	str	r2, [r3, #8]
 80021b2:	60da      	str	r2, [r3, #12]
 80021b4:	611a      	str	r2, [r3, #16]
 80021b6:	615a      	str	r2, [r3, #20]
 80021b8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80021ba:	4b2d      	ldr	r3, [pc, #180]	@ (8002270 <MX_TIM4_Init+0xe8>)
 80021bc:	4a2d      	ldr	r2, [pc, #180]	@ (8002274 <MX_TIM4_Init+0xec>)
 80021be:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80021c0:	4b2b      	ldr	r3, [pc, #172]	@ (8002270 <MX_TIM4_Init+0xe8>)
 80021c2:	2200      	movs	r2, #0
 80021c4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021c6:	4b2a      	ldr	r3, [pc, #168]	@ (8002270 <MX_TIM4_Init+0xe8>)
 80021c8:	2200      	movs	r2, #0
 80021ca:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 679;
 80021cc:	4b28      	ldr	r3, [pc, #160]	@ (8002270 <MX_TIM4_Init+0xe8>)
 80021ce:	f240 22a7 	movw	r2, #679	@ 0x2a7
 80021d2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021d4:	4b26      	ldr	r3, [pc, #152]	@ (8002270 <MX_TIM4_Init+0xe8>)
 80021d6:	2200      	movs	r2, #0
 80021d8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021da:	4b25      	ldr	r3, [pc, #148]	@ (8002270 <MX_TIM4_Init+0xe8>)
 80021dc:	2200      	movs	r2, #0
 80021de:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80021e0:	4823      	ldr	r0, [pc, #140]	@ (8002270 <MX_TIM4_Init+0xe8>)
 80021e2:	f007 fe2d 	bl	8009e40 <HAL_TIM_Base_Init>
 80021e6:	4603      	mov	r3, r0
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d001      	beq.n	80021f0 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 80021ec:	f001 fc44 	bl	8003a78 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80021f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80021f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80021f6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80021fa:	4619      	mov	r1, r3
 80021fc:	481c      	ldr	r0, [pc, #112]	@ (8002270 <MX_TIM4_Init+0xe8>)
 80021fe:	f008 fbf7 	bl	800a9f0 <HAL_TIM_ConfigClockSource>
 8002202:	4603      	mov	r3, r0
 8002204:	2b00      	cmp	r3, #0
 8002206:	d001      	beq.n	800220c <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8002208:	f001 fc36 	bl	8003a78 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800220c:	4818      	ldr	r0, [pc, #96]	@ (8002270 <MX_TIM4_Init+0xe8>)
 800220e:	f007 ff86 	bl	800a11e <HAL_TIM_PWM_Init>
 8002212:	4603      	mov	r3, r0
 8002214:	2b00      	cmp	r3, #0
 8002216:	d001      	beq.n	800221c <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8002218:	f001 fc2e 	bl	8003a78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800221c:	2300      	movs	r3, #0
 800221e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002220:	2300      	movs	r3, #0
 8002222:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002224:	f107 031c 	add.w	r3, r7, #28
 8002228:	4619      	mov	r1, r3
 800222a:	4811      	ldr	r0, [pc, #68]	@ (8002270 <MX_TIM4_Init+0xe8>)
 800222c:	f009 f9be 	bl	800b5ac <HAL_TIMEx_MasterConfigSynchronization>
 8002230:	4603      	mov	r3, r0
 8002232:	2b00      	cmp	r3, #0
 8002234:	d001      	beq.n	800223a <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8002236:	f001 fc1f 	bl	8003a78 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800223a:	2360      	movs	r3, #96	@ 0x60
 800223c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800223e:	2300      	movs	r3, #0
 8002240:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002242:	2300      	movs	r3, #0
 8002244:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002246:	2300      	movs	r3, #0
 8002248:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800224a:	463b      	mov	r3, r7
 800224c:	2200      	movs	r2, #0
 800224e:	4619      	mov	r1, r3
 8002250:	4807      	ldr	r0, [pc, #28]	@ (8002270 <MX_TIM4_Init+0xe8>)
 8002252:	f008 fab9 	bl	800a7c8 <HAL_TIM_PWM_ConfigChannel>
 8002256:	4603      	mov	r3, r0
 8002258:	2b00      	cmp	r3, #0
 800225a:	d001      	beq.n	8002260 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 800225c:	f001 fc0c 	bl	8003a78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002260:	4803      	ldr	r0, [pc, #12]	@ (8002270 <MX_TIM4_Init+0xe8>)
 8002262:	f001 ffb1 	bl	80041c8 <HAL_TIM_MspPostInit>

}
 8002266:	bf00      	nop
 8002268:	3738      	adds	r7, #56	@ 0x38
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop
 8002270:	20000810 	.word	0x20000810
 8002274:	40000800 	.word	0x40000800

08002278 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b084      	sub	sp, #16
 800227c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800227e:	1d3b      	adds	r3, r7, #4
 8002280:	2200      	movs	r2, #0
 8002282:	601a      	str	r2, [r3, #0]
 8002284:	605a      	str	r2, [r3, #4]
 8002286:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002288:	4b19      	ldr	r3, [pc, #100]	@ (80022f0 <MX_TIM6_Init+0x78>)
 800228a:	4a1a      	ldr	r2, [pc, #104]	@ (80022f4 <MX_TIM6_Init+0x7c>)
 800228c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 11549;
 800228e:	4b18      	ldr	r3, [pc, #96]	@ (80022f0 <MX_TIM6_Init+0x78>)
 8002290:	f642 521d 	movw	r2, #11549	@ 0x2d1d
 8002294:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002296:	4b16      	ldr	r3, [pc, #88]	@ (80022f0 <MX_TIM6_Init+0x78>)
 8002298:	2200      	movs	r2, #0
 800229a:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 64934;
 800229c:	4b14      	ldr	r3, [pc, #80]	@ (80022f0 <MX_TIM6_Init+0x78>)
 800229e:	f64f 52a6 	movw	r2, #64934	@ 0xfda6
 80022a2:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022a4:	4b12      	ldr	r3, [pc, #72]	@ (80022f0 <MX_TIM6_Init+0x78>)
 80022a6:	2200      	movs	r2, #0
 80022a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80022aa:	4811      	ldr	r0, [pc, #68]	@ (80022f0 <MX_TIM6_Init+0x78>)
 80022ac:	f007 fdc8 	bl	8009e40 <HAL_TIM_Base_Init>
 80022b0:	4603      	mov	r3, r0
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d001      	beq.n	80022ba <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 80022b6:	f001 fbdf 	bl	8003a78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022ba:	2300      	movs	r3, #0
 80022bc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022be:	2300      	movs	r3, #0
 80022c0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80022c2:	1d3b      	adds	r3, r7, #4
 80022c4:	4619      	mov	r1, r3
 80022c6:	480a      	ldr	r0, [pc, #40]	@ (80022f0 <MX_TIM6_Init+0x78>)
 80022c8:	f009 f970 	bl	800b5ac <HAL_TIMEx_MasterConfigSynchronization>
 80022cc:	4603      	mov	r3, r0
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d001      	beq.n	80022d6 <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 80022d2:	f001 fbd1 	bl	8003a78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80022d6:	2200      	movs	r2, #0
 80022d8:	2100      	movs	r1, #0
 80022da:	2036      	movs	r0, #54	@ 0x36
 80022dc:	f004 f8f9 	bl	80064d2 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80022e0:	2036      	movs	r0, #54	@ 0x36
 80022e2:	f004 f910 	bl	8006506 <HAL_NVIC_EnableIRQ>
  /* USER CODE END TIM6_Init 2 */

}
 80022e6:	bf00      	nop
 80022e8:	3710      	adds	r7, #16
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}
 80022ee:	bf00      	nop
 80022f0:	2000085c 	.word	0x2000085c
 80022f4:	40001000 	.word	0x40001000

080022f8 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b084      	sub	sp, #16
 80022fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022fe:	1d3b      	adds	r3, r7, #4
 8002300:	2200      	movs	r2, #0
 8002302:	601a      	str	r2, [r3, #0]
 8002304:	605a      	str	r2, [r3, #4]
 8002306:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002308:	4b14      	ldr	r3, [pc, #80]	@ (800235c <MX_TIM7_Init+0x64>)
 800230a:	4a15      	ldr	r2, [pc, #84]	@ (8002360 <MX_TIM7_Init+0x68>)
 800230c:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 14999;
 800230e:	4b13      	ldr	r3, [pc, #76]	@ (800235c <MX_TIM7_Init+0x64>)
 8002310:	f643 2297 	movw	r2, #14999	@ 0x3a97
 8002314:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002316:	4b11      	ldr	r3, [pc, #68]	@ (800235c <MX_TIM7_Init+0x64>)
 8002318:	2200      	movs	r2, #0
 800231a:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9;
 800231c:	4b0f      	ldr	r3, [pc, #60]	@ (800235c <MX_TIM7_Init+0x64>)
 800231e:	2209      	movs	r2, #9
 8002320:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002322:	4b0e      	ldr	r3, [pc, #56]	@ (800235c <MX_TIM7_Init+0x64>)
 8002324:	2200      	movs	r2, #0
 8002326:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002328:	480c      	ldr	r0, [pc, #48]	@ (800235c <MX_TIM7_Init+0x64>)
 800232a:	f007 fd89 	bl	8009e40 <HAL_TIM_Base_Init>
 800232e:	4603      	mov	r3, r0
 8002330:	2b00      	cmp	r3, #0
 8002332:	d001      	beq.n	8002338 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8002334:	f001 fba0 	bl	8003a78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002338:	2300      	movs	r3, #0
 800233a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800233c:	2300      	movs	r3, #0
 800233e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002340:	1d3b      	adds	r3, r7, #4
 8002342:	4619      	mov	r1, r3
 8002344:	4805      	ldr	r0, [pc, #20]	@ (800235c <MX_TIM7_Init+0x64>)
 8002346:	f009 f931 	bl	800b5ac <HAL_TIMEx_MasterConfigSynchronization>
 800234a:	4603      	mov	r3, r0
 800234c:	2b00      	cmp	r3, #0
 800234e:	d001      	beq.n	8002354 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8002350:	f001 fb92 	bl	8003a78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002354:	bf00      	nop
 8002356:	3710      	adds	r7, #16
 8002358:	46bd      	mov	sp, r7
 800235a:	bd80      	pop	{r7, pc}
 800235c:	200008a8 	.word	0x200008a8
 8002360:	40001400 	.word	0x40001400

08002364 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b098      	sub	sp, #96	@ 0x60
 8002368:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800236a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800236e:	2200      	movs	r2, #0
 8002370:	601a      	str	r2, [r3, #0]
 8002372:	605a      	str	r2, [r3, #4]
 8002374:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002376:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800237a:	2200      	movs	r2, #0
 800237c:	601a      	str	r2, [r3, #0]
 800237e:	605a      	str	r2, [r3, #4]
 8002380:	609a      	str	r2, [r3, #8]
 8002382:	60da      	str	r2, [r3, #12]
 8002384:	611a      	str	r2, [r3, #16]
 8002386:	615a      	str	r2, [r3, #20]
 8002388:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800238a:	1d3b      	adds	r3, r7, #4
 800238c:	2234      	movs	r2, #52	@ 0x34
 800238e:	2100      	movs	r1, #0
 8002390:	4618      	mov	r0, r3
 8002392:	f00f fd84 	bl	8011e9e <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8002396:	4b3e      	ldr	r3, [pc, #248]	@ (8002490 <MX_TIM8_Init+0x12c>)
 8002398:	4a3e      	ldr	r2, [pc, #248]	@ (8002494 <MX_TIM8_Init+0x130>)
 800239a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 800239c:	4b3c      	ldr	r3, [pc, #240]	@ (8002490 <MX_TIM8_Init+0x12c>)
 800239e:	2200      	movs	r2, #0
 80023a0:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023a2:	4b3b      	ldr	r3, [pc, #236]	@ (8002490 <MX_TIM8_Init+0x12c>)
 80023a4:	2200      	movs	r2, #0
 80023a6:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 210;
 80023a8:	4b39      	ldr	r3, [pc, #228]	@ (8002490 <MX_TIM8_Init+0x12c>)
 80023aa:	22d2      	movs	r2, #210	@ 0xd2
 80023ac:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023ae:	4b38      	ldr	r3, [pc, #224]	@ (8002490 <MX_TIM8_Init+0x12c>)
 80023b0:	2200      	movs	r2, #0
 80023b2:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80023b4:	4b36      	ldr	r3, [pc, #216]	@ (8002490 <MX_TIM8_Init+0x12c>)
 80023b6:	2200      	movs	r2, #0
 80023b8:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023ba:	4b35      	ldr	r3, [pc, #212]	@ (8002490 <MX_TIM8_Init+0x12c>)
 80023bc:	2200      	movs	r2, #0
 80023be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80023c0:	4833      	ldr	r0, [pc, #204]	@ (8002490 <MX_TIM8_Init+0x12c>)
 80023c2:	f007 feac 	bl	800a11e <HAL_TIM_PWM_Init>
 80023c6:	4603      	mov	r3, r0
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d001      	beq.n	80023d0 <MX_TIM8_Init+0x6c>
  {
    Error_Handler();
 80023cc:	f001 fb54 	bl	8003a78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023d0:	2300      	movs	r3, #0
 80023d2:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80023d4:	2300      	movs	r3, #0
 80023d6:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023d8:	2300      	movs	r3, #0
 80023da:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80023dc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80023e0:	4619      	mov	r1, r3
 80023e2:	482b      	ldr	r0, [pc, #172]	@ (8002490 <MX_TIM8_Init+0x12c>)
 80023e4:	f009 f8e2 	bl	800b5ac <HAL_TIMEx_MasterConfigSynchronization>
 80023e8:	4603      	mov	r3, r0
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d001      	beq.n	80023f2 <MX_TIM8_Init+0x8e>
  {
    Error_Handler();
 80023ee:	f001 fb43 	bl	8003a78 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80023f2:	2360      	movs	r3, #96	@ 0x60
 80023f4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 80023f6:	2300      	movs	r3, #0
 80023f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80023fa:	2300      	movs	r3, #0
 80023fc:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80023fe:	2300      	movs	r3, #0
 8002400:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002402:	2300      	movs	r3, #0
 8002404:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002406:	2300      	movs	r3, #0
 8002408:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800240a:	2300      	movs	r3, #0
 800240c:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800240e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002412:	2204      	movs	r2, #4
 8002414:	4619      	mov	r1, r3
 8002416:	481e      	ldr	r0, [pc, #120]	@ (8002490 <MX_TIM8_Init+0x12c>)
 8002418:	f008 f9d6 	bl	800a7c8 <HAL_TIM_PWM_ConfigChannel>
 800241c:	4603      	mov	r3, r0
 800241e:	2b00      	cmp	r3, #0
 8002420:	d001      	beq.n	8002426 <MX_TIM8_Init+0xc2>
  {
    Error_Handler();
 8002422:	f001 fb29 	bl	8003a78 <Error_Handler>
  }
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim8, TIM_CHANNEL_2);
 8002426:	4b1a      	ldr	r3, [pc, #104]	@ (8002490 <MX_TIM8_Init+0x12c>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	699a      	ldr	r2, [r3, #24]
 800242c:	4b18      	ldr	r3, [pc, #96]	@ (8002490 <MX_TIM8_Init+0x12c>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002434:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002436:	2300      	movs	r3, #0
 8002438:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800243a:	2300      	movs	r3, #0
 800243c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800243e:	2300      	movs	r3, #0
 8002440:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002442:	2300      	movs	r3, #0
 8002444:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002446:	2300      	movs	r3, #0
 8002448:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800244a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800244e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002450:	2300      	movs	r3, #0
 8002452:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8002454:	2300      	movs	r3, #0
 8002456:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002458:	2300      	movs	r3, #0
 800245a:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800245c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002460:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002462:	2300      	movs	r3, #0
 8002464:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8002466:	2300      	movs	r3, #0
 8002468:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800246a:	2300      	movs	r3, #0
 800246c:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800246e:	1d3b      	adds	r3, r7, #4
 8002470:	4619      	mov	r1, r3
 8002472:	4807      	ldr	r0, [pc, #28]	@ (8002490 <MX_TIM8_Init+0x12c>)
 8002474:	f009 f930 	bl	800b6d8 <HAL_TIMEx_ConfigBreakDeadTime>
 8002478:	4603      	mov	r3, r0
 800247a:	2b00      	cmp	r3, #0
 800247c:	d001      	beq.n	8002482 <MX_TIM8_Init+0x11e>
  {
    Error_Handler();
 800247e:	f001 fafb 	bl	8003a78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8002482:	4803      	ldr	r0, [pc, #12]	@ (8002490 <MX_TIM8_Init+0x12c>)
 8002484:	f001 fea0 	bl	80041c8 <HAL_TIM_MspPostInit>

}
 8002488:	bf00      	nop
 800248a:	3760      	adds	r7, #96	@ 0x60
 800248c:	46bd      	mov	sp, r7
 800248e:	bd80      	pop	{r7, pc}
 8002490:	200008f4 	.word	0x200008f4
 8002494:	40013400 	.word	0x40013400

08002498 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b088      	sub	sp, #32
 800249c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800249e:	f107 0310 	add.w	r3, r7, #16
 80024a2:	2200      	movs	r2, #0
 80024a4:	601a      	str	r2, [r3, #0]
 80024a6:	605a      	str	r2, [r3, #4]
 80024a8:	609a      	str	r2, [r3, #8]
 80024aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024ac:	1d3b      	adds	r3, r7, #4
 80024ae:	2200      	movs	r2, #0
 80024b0:	601a      	str	r2, [r3, #0]
 80024b2:	605a      	str	r2, [r3, #4]
 80024b4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 80024b6:	4b1f      	ldr	r3, [pc, #124]	@ (8002534 <MX_TIM15_Init+0x9c>)
 80024b8:	4a1f      	ldr	r2, [pc, #124]	@ (8002538 <MX_TIM15_Init+0xa0>)
 80024ba:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 1499;
 80024bc:	4b1d      	ldr	r3, [pc, #116]	@ (8002534 <MX_TIM15_Init+0x9c>)
 80024be:	f240 52db 	movw	r2, #1499	@ 0x5db
 80024c2:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024c4:	4b1b      	ldr	r3, [pc, #108]	@ (8002534 <MX_TIM15_Init+0x9c>)
 80024c6:	2200      	movs	r2, #0
 80024c8:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 4;
 80024ca:	4b1a      	ldr	r3, [pc, #104]	@ (8002534 <MX_TIM15_Init+0x9c>)
 80024cc:	2204      	movs	r2, #4
 80024ce:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024d0:	4b18      	ldr	r3, [pc, #96]	@ (8002534 <MX_TIM15_Init+0x9c>)
 80024d2:	2200      	movs	r2, #0
 80024d4:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 80024d6:	4b17      	ldr	r3, [pc, #92]	@ (8002534 <MX_TIM15_Init+0x9c>)
 80024d8:	2200      	movs	r2, #0
 80024da:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024dc:	4b15      	ldr	r3, [pc, #84]	@ (8002534 <MX_TIM15_Init+0x9c>)
 80024de:	2200      	movs	r2, #0
 80024e0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 80024e2:	4814      	ldr	r0, [pc, #80]	@ (8002534 <MX_TIM15_Init+0x9c>)
 80024e4:	f007 fcac 	bl	8009e40 <HAL_TIM_Base_Init>
 80024e8:	4603      	mov	r3, r0
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d001      	beq.n	80024f2 <MX_TIM15_Init+0x5a>
  {
    Error_Handler();
 80024ee:	f001 fac3 	bl	8003a78 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80024f2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80024f6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 80024f8:	f107 0310 	add.w	r3, r7, #16
 80024fc:	4619      	mov	r1, r3
 80024fe:	480d      	ldr	r0, [pc, #52]	@ (8002534 <MX_TIM15_Init+0x9c>)
 8002500:	f008 fa76 	bl	800a9f0 <HAL_TIM_ConfigClockSource>
 8002504:	4603      	mov	r3, r0
 8002506:	2b00      	cmp	r3, #0
 8002508:	d001      	beq.n	800250e <MX_TIM15_Init+0x76>
  {
    Error_Handler();
 800250a:	f001 fab5 	bl	8003a78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800250e:	2300      	movs	r3, #0
 8002510:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002512:	2300      	movs	r3, #0
 8002514:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8002516:	1d3b      	adds	r3, r7, #4
 8002518:	4619      	mov	r1, r3
 800251a:	4806      	ldr	r0, [pc, #24]	@ (8002534 <MX_TIM15_Init+0x9c>)
 800251c:	f009 f846 	bl	800b5ac <HAL_TIMEx_MasterConfigSynchronization>
 8002520:	4603      	mov	r3, r0
 8002522:	2b00      	cmp	r3, #0
 8002524:	d001      	beq.n	800252a <MX_TIM15_Init+0x92>
  {
    Error_Handler();
 8002526:	f001 faa7 	bl	8003a78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 800252a:	bf00      	nop
 800252c:	3720      	adds	r7, #32
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}
 8002532:	bf00      	nop
 8002534:	20000940 	.word	0x20000940
 8002538:	40014000 	.word	0x40014000

0800253c <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8002540:	4b0f      	ldr	r3, [pc, #60]	@ (8002580 <MX_TIM16_Init+0x44>)
 8002542:	4a10      	ldr	r2, [pc, #64]	@ (8002584 <MX_TIM16_Init+0x48>)
 8002544:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 14999;
 8002546:	4b0e      	ldr	r3, [pc, #56]	@ (8002580 <MX_TIM16_Init+0x44>)
 8002548:	f643 2297 	movw	r2, #14999	@ 0x3a97
 800254c:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800254e:	4b0c      	ldr	r3, [pc, #48]	@ (8002580 <MX_TIM16_Init+0x44>)
 8002550:	2200      	movs	r2, #0
 8002552:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 9;
 8002554:	4b0a      	ldr	r3, [pc, #40]	@ (8002580 <MX_TIM16_Init+0x44>)
 8002556:	2209      	movs	r2, #9
 8002558:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800255a:	4b09      	ldr	r3, [pc, #36]	@ (8002580 <MX_TIM16_Init+0x44>)
 800255c:	2200      	movs	r2, #0
 800255e:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8002560:	4b07      	ldr	r3, [pc, #28]	@ (8002580 <MX_TIM16_Init+0x44>)
 8002562:	2200      	movs	r2, #0
 8002564:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002566:	4b06      	ldr	r3, [pc, #24]	@ (8002580 <MX_TIM16_Init+0x44>)
 8002568:	2200      	movs	r2, #0
 800256a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800256c:	4804      	ldr	r0, [pc, #16]	@ (8002580 <MX_TIM16_Init+0x44>)
 800256e:	f007 fc67 	bl	8009e40 <HAL_TIM_Base_Init>
 8002572:	4603      	mov	r3, r0
 8002574:	2b00      	cmp	r3, #0
 8002576:	d001      	beq.n	800257c <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8002578:	f001 fa7e 	bl	8003a78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 800257c:	bf00      	nop
 800257e:	bd80      	pop	{r7, pc}
 8002580:	2000098c 	.word	0x2000098c
 8002584:	40014400 	.word	0x40014400

08002588 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 800258c:	4b22      	ldr	r3, [pc, #136]	@ (8002618 <MX_UART4_Init+0x90>)
 800258e:	4a23      	ldr	r2, [pc, #140]	@ (800261c <MX_UART4_Init+0x94>)
 8002590:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8002592:	4b21      	ldr	r3, [pc, #132]	@ (8002618 <MX_UART4_Init+0x90>)
 8002594:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002598:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800259a:	4b1f      	ldr	r3, [pc, #124]	@ (8002618 <MX_UART4_Init+0x90>)
 800259c:	2200      	movs	r2, #0
 800259e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80025a0:	4b1d      	ldr	r3, [pc, #116]	@ (8002618 <MX_UART4_Init+0x90>)
 80025a2:	2200      	movs	r2, #0
 80025a4:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80025a6:	4b1c      	ldr	r3, [pc, #112]	@ (8002618 <MX_UART4_Init+0x90>)
 80025a8:	2200      	movs	r2, #0
 80025aa:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80025ac:	4b1a      	ldr	r3, [pc, #104]	@ (8002618 <MX_UART4_Init+0x90>)
 80025ae:	220c      	movs	r2, #12
 80025b0:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025b2:	4b19      	ldr	r3, [pc, #100]	@ (8002618 <MX_UART4_Init+0x90>)
 80025b4:	2200      	movs	r2, #0
 80025b6:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80025b8:	4b17      	ldr	r3, [pc, #92]	@ (8002618 <MX_UART4_Init+0x90>)
 80025ba:	2200      	movs	r2, #0
 80025bc:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80025be:	4b16      	ldr	r3, [pc, #88]	@ (8002618 <MX_UART4_Init+0x90>)
 80025c0:	2200      	movs	r2, #0
 80025c2:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80025c4:	4b14      	ldr	r3, [pc, #80]	@ (8002618 <MX_UART4_Init+0x90>)
 80025c6:	2200      	movs	r2, #0
 80025c8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80025ca:	4b13      	ldr	r3, [pc, #76]	@ (8002618 <MX_UART4_Init+0x90>)
 80025cc:	2200      	movs	r2, #0
 80025ce:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80025d0:	4811      	ldr	r0, [pc, #68]	@ (8002618 <MX_UART4_Init+0x90>)
 80025d2:	f009 f95b 	bl	800b88c <HAL_UART_Init>
 80025d6:	4603      	mov	r3, r0
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d001      	beq.n	80025e0 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 80025dc:	f001 fa4c 	bl	8003a78 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80025e0:	2100      	movs	r1, #0
 80025e2:	480d      	ldr	r0, [pc, #52]	@ (8002618 <MX_UART4_Init+0x90>)
 80025e4:	f009 fef6 	bl	800c3d4 <HAL_UARTEx_SetTxFifoThreshold>
 80025e8:	4603      	mov	r3, r0
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d001      	beq.n	80025f2 <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 80025ee:	f001 fa43 	bl	8003a78 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80025f2:	2100      	movs	r1, #0
 80025f4:	4808      	ldr	r0, [pc, #32]	@ (8002618 <MX_UART4_Init+0x90>)
 80025f6:	f009 ff2b 	bl	800c450 <HAL_UARTEx_SetRxFifoThreshold>
 80025fa:	4603      	mov	r3, r0
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d001      	beq.n	8002604 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8002600:	f001 fa3a 	bl	8003a78 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8002604:	4804      	ldr	r0, [pc, #16]	@ (8002618 <MX_UART4_Init+0x90>)
 8002606:	f009 feac 	bl	800c362 <HAL_UARTEx_DisableFifoMode>
 800260a:	4603      	mov	r3, r0
 800260c:	2b00      	cmp	r3, #0
 800260e:	d001      	beq.n	8002614 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8002610:	f001 fa32 	bl	8003a78 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8002614:	bf00      	nop
 8002616:	bd80      	pop	{r7, pc}
 8002618:	200009d8 	.word	0x200009d8
 800261c:	40004c00 	.word	0x40004c00

08002620 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b082      	sub	sp, #8
 8002624:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8002626:	4b22      	ldr	r3, [pc, #136]	@ (80026b0 <MX_DMA_Init+0x90>)
 8002628:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800262a:	4a21      	ldr	r2, [pc, #132]	@ (80026b0 <MX_DMA_Init+0x90>)
 800262c:	f043 0304 	orr.w	r3, r3, #4
 8002630:	6493      	str	r3, [r2, #72]	@ 0x48
 8002632:	4b1f      	ldr	r3, [pc, #124]	@ (80026b0 <MX_DMA_Init+0x90>)
 8002634:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002636:	f003 0304 	and.w	r3, r3, #4
 800263a:	607b      	str	r3, [r7, #4]
 800263c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800263e:	4b1c      	ldr	r3, [pc, #112]	@ (80026b0 <MX_DMA_Init+0x90>)
 8002640:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002642:	4a1b      	ldr	r2, [pc, #108]	@ (80026b0 <MX_DMA_Init+0x90>)
 8002644:	f043 0301 	orr.w	r3, r3, #1
 8002648:	6493      	str	r3, [r2, #72]	@ 0x48
 800264a:	4b19      	ldr	r3, [pc, #100]	@ (80026b0 <MX_DMA_Init+0x90>)
 800264c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800264e:	f003 0301 	and.w	r3, r3, #1
 8002652:	603b      	str	r3, [r7, #0]
 8002654:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002656:	2200      	movs	r2, #0
 8002658:	2100      	movs	r1, #0
 800265a:	200b      	movs	r0, #11
 800265c:	f003 ff39 	bl	80064d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002660:	200b      	movs	r0, #11
 8002662:	f003 ff50 	bl	8006506 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8002666:	2200      	movs	r2, #0
 8002668:	2100      	movs	r1, #0
 800266a:	200c      	movs	r0, #12
 800266c:	f003 ff31 	bl	80064d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8002670:	200c      	movs	r0, #12
 8002672:	f003 ff48 	bl	8006506 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8002676:	2200      	movs	r2, #0
 8002678:	2100      	movs	r1, #0
 800267a:	200d      	movs	r0, #13
 800267c:	f003 ff29 	bl	80064d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8002680:	200d      	movs	r0, #13
 8002682:	f003 ff40 	bl	8006506 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8002686:	2200      	movs	r2, #0
 8002688:	2100      	movs	r1, #0
 800268a:	200e      	movs	r0, #14
 800268c:	f003 ff21 	bl	80064d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8002690:	200e      	movs	r0, #14
 8002692:	f003 ff38 	bl	8006506 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8002696:	2200      	movs	r2, #0
 8002698:	2100      	movs	r1, #0
 800269a:	200f      	movs	r0, #15
 800269c:	f003 ff19 	bl	80064d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80026a0:	200f      	movs	r0, #15
 80026a2:	f003 ff30 	bl	8006506 <HAL_NVIC_EnableIRQ>

}
 80026a6:	bf00      	nop
 80026a8:	3708      	adds	r7, #8
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bd80      	pop	{r7, pc}
 80026ae:	bf00      	nop
 80026b0:	40021000 	.word	0x40021000

080026b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b08c      	sub	sp, #48	@ 0x30
 80026b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026ba:	f107 031c 	add.w	r3, r7, #28
 80026be:	2200      	movs	r2, #0
 80026c0:	601a      	str	r2, [r3, #0]
 80026c2:	605a      	str	r2, [r3, #4]
 80026c4:	609a      	str	r2, [r3, #8]
 80026c6:	60da      	str	r2, [r3, #12]
 80026c8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80026ca:	4b9a      	ldr	r3, [pc, #616]	@ (8002934 <MX_GPIO_Init+0x280>)
 80026cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026ce:	4a99      	ldr	r2, [pc, #612]	@ (8002934 <MX_GPIO_Init+0x280>)
 80026d0:	f043 0310 	orr.w	r3, r3, #16
 80026d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80026d6:	4b97      	ldr	r3, [pc, #604]	@ (8002934 <MX_GPIO_Init+0x280>)
 80026d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026da:	f003 0310 	and.w	r3, r3, #16
 80026de:	61bb      	str	r3, [r7, #24]
 80026e0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80026e2:	4b94      	ldr	r3, [pc, #592]	@ (8002934 <MX_GPIO_Init+0x280>)
 80026e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026e6:	4a93      	ldr	r2, [pc, #588]	@ (8002934 <MX_GPIO_Init+0x280>)
 80026e8:	f043 0304 	orr.w	r3, r3, #4
 80026ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80026ee:	4b91      	ldr	r3, [pc, #580]	@ (8002934 <MX_GPIO_Init+0x280>)
 80026f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026f2:	f003 0304 	and.w	r3, r3, #4
 80026f6:	617b      	str	r3, [r7, #20]
 80026f8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80026fa:	4b8e      	ldr	r3, [pc, #568]	@ (8002934 <MX_GPIO_Init+0x280>)
 80026fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026fe:	4a8d      	ldr	r2, [pc, #564]	@ (8002934 <MX_GPIO_Init+0x280>)
 8002700:	f043 0320 	orr.w	r3, r3, #32
 8002704:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002706:	4b8b      	ldr	r3, [pc, #556]	@ (8002934 <MX_GPIO_Init+0x280>)
 8002708:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800270a:	f003 0320 	and.w	r3, r3, #32
 800270e:	613b      	str	r3, [r7, #16]
 8002710:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002712:	4b88      	ldr	r3, [pc, #544]	@ (8002934 <MX_GPIO_Init+0x280>)
 8002714:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002716:	4a87      	ldr	r2, [pc, #540]	@ (8002934 <MX_GPIO_Init+0x280>)
 8002718:	f043 0301 	orr.w	r3, r3, #1
 800271c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800271e:	4b85      	ldr	r3, [pc, #532]	@ (8002934 <MX_GPIO_Init+0x280>)
 8002720:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002722:	f003 0301 	and.w	r3, r3, #1
 8002726:	60fb      	str	r3, [r7, #12]
 8002728:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800272a:	4b82      	ldr	r3, [pc, #520]	@ (8002934 <MX_GPIO_Init+0x280>)
 800272c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800272e:	4a81      	ldr	r2, [pc, #516]	@ (8002934 <MX_GPIO_Init+0x280>)
 8002730:	f043 0302 	orr.w	r3, r3, #2
 8002734:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002736:	4b7f      	ldr	r3, [pc, #508]	@ (8002934 <MX_GPIO_Init+0x280>)
 8002738:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800273a:	f003 0302 	and.w	r3, r3, #2
 800273e:	60bb      	str	r3, [r7, #8]
 8002740:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002742:	4b7c      	ldr	r3, [pc, #496]	@ (8002934 <MX_GPIO_Init+0x280>)
 8002744:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002746:	4a7b      	ldr	r2, [pc, #492]	@ (8002934 <MX_GPIO_Init+0x280>)
 8002748:	f043 0308 	orr.w	r3, r3, #8
 800274c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800274e:	4b79      	ldr	r3, [pc, #484]	@ (8002934 <MX_GPIO_Init+0x280>)
 8002750:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002752:	f003 0308 	and.w	r3, r3, #8
 8002756:	607b      	str	r3, [r7, #4]
 8002758:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RESET_INTERLOCK_GPIO_Port, RESET_INTERLOCK_Pin, GPIO_PIN_RESET);
 800275a:	2200      	movs	r2, #0
 800275c:	2120      	movs	r1, #32
 800275e:	4876      	ldr	r0, [pc, #472]	@ (8002938 <MX_GPIO_Init+0x284>)
 8002760:	f004 fdd6 	bl	8007310 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_OCD_2_GPIO_Port, CS_OCD_2_Pin, GPIO_PIN_SET);
 8002764:	2201      	movs	r2, #1
 8002766:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800276a:	4874      	ldr	r0, [pc, #464]	@ (800293c <MX_GPIO_Init+0x288>)
 800276c:	f004 fdd0 	bl	8007310 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RESET_FPGA_GPIO_Port, RESET_FPGA_Pin, GPIO_PIN_RESET);
 8002770:	2200      	movs	r2, #0
 8002772:	2104      	movs	r1, #4
 8002774:	4871      	ldr	r0, [pc, #452]	@ (800293c <MX_GPIO_Init+0x288>)
 8002776:	f004 fdcb 	bl	8007310 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(START_STOP_FPGA_GPIO_Port, START_STOP_FPGA_Pin, GPIO_PIN_RESET);
 800277a:	2200      	movs	r2, #0
 800277c:	2120      	movs	r1, #32
 800277e:	4870      	ldr	r0, [pc, #448]	@ (8002940 <MX_GPIO_Init+0x28c>)
 8002780:	f004 fdc6 	bl	8007310 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, NOT_RST_2_Pin|CS_OCD_1_Pin, GPIO_PIN_SET);
 8002784:	2201      	movs	r2, #1
 8002786:	f44f 7181 	mov.w	r1, #258	@ 0x102
 800278a:	486b      	ldr	r0, [pc, #428]	@ (8002938 <MX_GPIO_Init+0x284>)
 800278c:	f004 fdc0 	bl	8007310 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NOT_RST_4_GPIO_Port, NOT_RST_4_Pin, GPIO_PIN_SET);
 8002790:	2201      	movs	r2, #1
 8002792:	2140      	movs	r1, #64	@ 0x40
 8002794:	486a      	ldr	r0, [pc, #424]	@ (8002940 <MX_GPIO_Init+0x28c>)
 8002796:	f004 fdbb 	bl	8007310 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NOT_RST_3_GPIO_Port, NOT_RST_3_Pin, GPIO_PIN_SET);
 800279a:	2201      	movs	r2, #1
 800279c:	2101      	movs	r1, #1
 800279e:	4869      	ldr	r0, [pc, #420]	@ (8002944 <MX_GPIO_Init+0x290>)
 80027a0:	f004 fdb6 	bl	8007310 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NOT_RST_1_GPIO_Port, NOT_RST_1_Pin, GPIO_PIN_SET);
 80027a4:	2201      	movs	r2, #1
 80027a6:	2180      	movs	r1, #128	@ 0x80
 80027a8:	4867      	ldr	r0, [pc, #412]	@ (8002948 <MX_GPIO_Init+0x294>)
 80027aa:	f004 fdb1 	bl	8007310 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NOT_FAULT_1_Pin CS_FAULT_2_Pin NOT_FAULT_2_Pin CS_FAULT_1_Pin */
  GPIO_InitStruct.Pin = NOT_FAULT_1_Pin|CS_FAULT_2_Pin|NOT_FAULT_2_Pin|CS_FAULT_1_Pin;
 80027ae:	f640 0315 	movw	r3, #2069	@ 0x815
 80027b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80027b4:	2300      	movs	r3, #0
 80027b6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027b8:	2300      	movs	r3, #0
 80027ba:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80027bc:	f107 031c 	add.w	r3, r7, #28
 80027c0:	4619      	mov	r1, r3
 80027c2:	485d      	ldr	r0, [pc, #372]	@ (8002938 <MX_GPIO_Init+0x284>)
 80027c4:	f004 fc0a 	bl	8006fdc <HAL_GPIO_Init>

  /*Configure GPIO pin : RESET_INTERLOCK_Pin */
  GPIO_InitStruct.Pin = RESET_INTERLOCK_Pin;
 80027c8:	2320      	movs	r3, #32
 80027ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027cc:	2301      	movs	r3, #1
 80027ce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027d0:	2300      	movs	r3, #0
 80027d2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027d4:	2300      	movs	r3, #0
 80027d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(RESET_INTERLOCK_GPIO_Port, &GPIO_InitStruct);
 80027d8:	f107 031c 	add.w	r3, r7, #28
 80027dc:	4619      	mov	r1, r3
 80027de:	4856      	ldr	r0, [pc, #344]	@ (8002938 <MX_GPIO_Init+0x284>)
 80027e0:	f004 fbfc 	bl	8006fdc <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_OCD_2_Pin */
  GPIO_InitStruct.Pin = CS_OCD_2_Pin;
 80027e4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80027e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80027ea:	2311      	movs	r3, #17
 80027ec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ee:	2300      	movs	r3, #0
 80027f0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027f2:	2300      	movs	r3, #0
 80027f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_OCD_2_GPIO_Port, &GPIO_InitStruct);
 80027f6:	f107 031c 	add.w	r3, r7, #28
 80027fa:	4619      	mov	r1, r3
 80027fc:	484f      	ldr	r0, [pc, #316]	@ (800293c <MX_GPIO_Init+0x288>)
 80027fe:	f004 fbed 	bl	8006fdc <HAL_GPIO_Init>

  /*Configure GPIO pin : READY_3_Pin */
  GPIO_InitStruct.Pin = READY_3_Pin;
 8002802:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002806:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002808:	2300      	movs	r3, #0
 800280a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800280c:	2300      	movs	r3, #0
 800280e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(READY_3_GPIO_Port, &GPIO_InitStruct);
 8002810:	f107 031c 	add.w	r3, r7, #28
 8002814:	4619      	mov	r1, r3
 8002816:	4849      	ldr	r0, [pc, #292]	@ (800293c <MX_GPIO_Init+0x288>)
 8002818:	f004 fbe0 	bl	8006fdc <HAL_GPIO_Init>

  /*Configure GPIO pins : INTERLOCK_Pin NOT_FAULT_4_Pin */
  GPIO_InitStruct.Pin = INTERLOCK_Pin|NOT_FAULT_4_Pin;
 800281c:	f44f 7301 	mov.w	r3, #516	@ 0x204
 8002820:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002822:	2300      	movs	r3, #0
 8002824:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002826:	2300      	movs	r3, #0
 8002828:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800282a:	f107 031c 	add.w	r3, r7, #28
 800282e:	4619      	mov	r1, r3
 8002830:	4843      	ldr	r0, [pc, #268]	@ (8002940 <MX_GPIO_Init+0x28c>)
 8002832:	f004 fbd3 	bl	8006fdc <HAL_GPIO_Init>

  /*Configure GPIO pin : RESET_FPGA_Pin */
  GPIO_InitStruct.Pin = RESET_FPGA_Pin;
 8002836:	2304      	movs	r3, #4
 8002838:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800283a:	2301      	movs	r3, #1
 800283c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800283e:	2300      	movs	r3, #0
 8002840:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002842:	2300      	movs	r3, #0
 8002844:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(RESET_FPGA_GPIO_Port, &GPIO_InitStruct);
 8002846:	f107 031c 	add.w	r3, r7, #28
 800284a:	4619      	mov	r1, r3
 800284c:	483b      	ldr	r0, [pc, #236]	@ (800293c <MX_GPIO_Init+0x288>)
 800284e:	f004 fbc5 	bl	8006fdc <HAL_GPIO_Init>

  /*Configure GPIO pin : START_STOP_FPGA_Pin */
  GPIO_InitStruct.Pin = START_STOP_FPGA_Pin;
 8002852:	2320      	movs	r3, #32
 8002854:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002856:	2301      	movs	r3, #1
 8002858:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800285a:	2300      	movs	r3, #0
 800285c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800285e:	2300      	movs	r3, #0
 8002860:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(START_STOP_FPGA_GPIO_Port, &GPIO_InitStruct);
 8002862:	f107 031c 	add.w	r3, r7, #28
 8002866:	4619      	mov	r1, r3
 8002868:	4835      	ldr	r0, [pc, #212]	@ (8002940 <MX_GPIO_Init+0x28c>)
 800286a:	f004 fbb7 	bl	8006fdc <HAL_GPIO_Init>

  /*Configure GPIO pin : READY_2_Pin */
  GPIO_InitStruct.Pin = READY_2_Pin;
 800286e:	2301      	movs	r3, #1
 8002870:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002872:	2300      	movs	r3, #0
 8002874:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002876:	2300      	movs	r3, #0
 8002878:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(READY_2_GPIO_Port, &GPIO_InitStruct);
 800287a:	f107 031c 	add.w	r3, r7, #28
 800287e:	4619      	mov	r1, r3
 8002880:	4831      	ldr	r0, [pc, #196]	@ (8002948 <MX_GPIO_Init+0x294>)
 8002882:	f004 fbab 	bl	8006fdc <HAL_GPIO_Init>

  /*Configure GPIO pins : NOT_RST_2_Pin CS_OCD_1_Pin */
  GPIO_InitStruct.Pin = NOT_RST_2_Pin|CS_OCD_1_Pin;
 8002886:	f44f 7381 	mov.w	r3, #258	@ 0x102
 800288a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800288c:	2311      	movs	r3, #17
 800288e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002890:	2300      	movs	r3, #0
 8002892:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002894:	2300      	movs	r3, #0
 8002896:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002898:	f107 031c 	add.w	r3, r7, #28
 800289c:	4619      	mov	r1, r3
 800289e:	4826      	ldr	r0, [pc, #152]	@ (8002938 <MX_GPIO_Init+0x284>)
 80028a0:	f004 fb9c 	bl	8006fdc <HAL_GPIO_Init>

  /*Configure GPIO pin : NOT_RST_4_Pin */
  GPIO_InitStruct.Pin = NOT_RST_4_Pin;
 80028a4:	2340      	movs	r3, #64	@ 0x40
 80028a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80028a8:	2311      	movs	r3, #17
 80028aa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ac:	2300      	movs	r3, #0
 80028ae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028b0:	2300      	movs	r3, #0
 80028b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(NOT_RST_4_GPIO_Port, &GPIO_InitStruct);
 80028b4:	f107 031c 	add.w	r3, r7, #28
 80028b8:	4619      	mov	r1, r3
 80028ba:	4821      	ldr	r0, [pc, #132]	@ (8002940 <MX_GPIO_Init+0x28c>)
 80028bc:	f004 fb8e 	bl	8006fdc <HAL_GPIO_Init>

  /*Configure GPIO pin : READY_4_Pin */
  GPIO_InitStruct.Pin = READY_4_Pin;
 80028c0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80028c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80028c6:	2300      	movs	r3, #0
 80028c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ca:	2300      	movs	r3, #0
 80028cc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(READY_4_GPIO_Port, &GPIO_InitStruct);
 80028ce:	f107 031c 	add.w	r3, r7, #28
 80028d2:	4619      	mov	r1, r3
 80028d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80028d8:	f004 fb80 	bl	8006fdc <HAL_GPIO_Init>

  /*Configure GPIO pin : NOT_RST_3_Pin */
  GPIO_InitStruct.Pin = NOT_RST_3_Pin;
 80028dc:	2301      	movs	r3, #1
 80028de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80028e0:	2311      	movs	r3, #17
 80028e2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028e4:	2300      	movs	r3, #0
 80028e6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028e8:	2300      	movs	r3, #0
 80028ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(NOT_RST_3_GPIO_Port, &GPIO_InitStruct);
 80028ec:	f107 031c 	add.w	r3, r7, #28
 80028f0:	4619      	mov	r1, r3
 80028f2:	4814      	ldr	r0, [pc, #80]	@ (8002944 <MX_GPIO_Init+0x290>)
 80028f4:	f004 fb72 	bl	8006fdc <HAL_GPIO_Init>

  /*Configure GPIO pins : READY_1_Pin PD5 NOT_FAULT_3_Pin */
  GPIO_InitStruct.Pin = READY_1_Pin|GPIO_PIN_5|NOT_FAULT_3_Pin;
 80028f8:	2370      	movs	r3, #112	@ 0x70
 80028fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80028fc:	2300      	movs	r3, #0
 80028fe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002900:	2300      	movs	r3, #0
 8002902:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002904:	f107 031c 	add.w	r3, r7, #28
 8002908:	4619      	mov	r1, r3
 800290a:	480e      	ldr	r0, [pc, #56]	@ (8002944 <MX_GPIO_Init+0x290>)
 800290c:	f004 fb66 	bl	8006fdc <HAL_GPIO_Init>

  /*Configure GPIO pin : NOT_RST_1_Pin */
  GPIO_InitStruct.Pin = NOT_RST_1_Pin;
 8002910:	2380      	movs	r3, #128	@ 0x80
 8002912:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002914:	2311      	movs	r3, #17
 8002916:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002918:	2300      	movs	r3, #0
 800291a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800291c:	2300      	movs	r3, #0
 800291e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(NOT_RST_1_GPIO_Port, &GPIO_InitStruct);
 8002920:	f107 031c 	add.w	r3, r7, #28
 8002924:	4619      	mov	r1, r3
 8002926:	4808      	ldr	r0, [pc, #32]	@ (8002948 <MX_GPIO_Init+0x294>)
 8002928:	f004 fb58 	bl	8006fdc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800292c:	bf00      	nop
 800292e:	3730      	adds	r7, #48	@ 0x30
 8002930:	46bd      	mov	sp, r7
 8002932:	bd80      	pop	{r7, pc}
 8002934:	40021000 	.word	0x40021000
 8002938:	48001000 	.word	0x48001000
 800293c:	48001400 	.word	0x48001400
 8002940:	48000800 	.word	0x48000800
 8002944:	48000c00 	.word	0x48000c00
 8002948:	48000400 	.word	0x48000400

0800294c <handle_event>:

/* USER CODE BEGIN 4 */

ConverterState handle_event(ConverterState currentState, ConverterEvent event) {
 800294c:	b480      	push	{r7}
 800294e:	b083      	sub	sp, #12
 8002950:	af00      	add	r7, sp, #0
 8002952:	4603      	mov	r3, r0
 8002954:	460a      	mov	r2, r1
 8002956:	71fb      	strb	r3, [r7, #7]
 8002958:	4613      	mov	r3, r2
 800295a:	71bb      	strb	r3, [r7, #6]
    switch (currentState) {
 800295c:	79fb      	ldrb	r3, [r7, #7]
 800295e:	2b04      	cmp	r3, #4
 8002960:	d839      	bhi.n	80029d6 <handle_event+0x8a>
 8002962:	a201      	add	r2, pc, #4	@ (adr r2, 8002968 <handle_event+0x1c>)
 8002964:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002968:	0800297d 	.word	0x0800297d
 800296c:	0800298b 	.word	0x0800298b
 8002970:	08002999 	.word	0x08002999
 8002974:	080029b5 	.word	0x080029b5
 8002978:	080029c3 	.word	0x080029c3
        case STATE_INIT:
            if (event == EVENT_START)
 800297c:	79bb      	ldrb	r3, [r7, #6]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d12b      	bne.n	80029da <handle_event+0x8e>
            {

            	currentState = STATE_STANDBY;
 8002982:	2301      	movs	r3, #1
 8002984:	71fb      	strb	r3, [r7, #7]
                return STATE_STANDBY;
 8002986:	2301      	movs	r3, #1
 8002988:	e031      	b.n	80029ee <handle_event+0xa2>
            }
            break;

        case STATE_STANDBY:
            if (event == EVENT_START)
 800298a:	79bb      	ldrb	r3, [r7, #6]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d126      	bne.n	80029de <handle_event+0x92>
            {
            	currentState = STATE_REGULATION;
 8002990:	2302      	movs	r3, #2
 8002992:	71fb      	strb	r3, [r7, #7]
                return STATE_REGULATION;
 8002994:	2302      	movs	r3, #2
 8002996:	e02a      	b.n	80029ee <handle_event+0xa2>
            }
            break;

        case STATE_REGULATION:
        	//USB_SendString("State: INIT -> RUNNING\r\n");
            if (event == EVENT_FAULT)
 8002998:	79bb      	ldrb	r3, [r7, #6]
 800299a:	2b01      	cmp	r3, #1
 800299c:	d103      	bne.n	80029a6 <handle_event+0x5a>
            {
            	currentState = STATE_FAULT;
 800299e:	2303      	movs	r3, #3
 80029a0:	71fb      	strb	r3, [r7, #7]
                return STATE_FAULT;
 80029a2:	2303      	movs	r3, #3
 80029a4:	e023      	b.n	80029ee <handle_event+0xa2>

            } else if (event == EVENT_SHUTDOWN)
 80029a6:	79bb      	ldrb	r3, [r7, #6]
 80029a8:	2b03      	cmp	r3, #3
 80029aa:	d11a      	bne.n	80029e2 <handle_event+0x96>
            {
            	currentState = STATE_SHUTDOWN;
 80029ac:	2304      	movs	r3, #4
 80029ae:	71fb      	strb	r3, [r7, #7]
                return STATE_SHUTDOWN;
 80029b0:	2304      	movs	r3, #4
 80029b2:	e01c      	b.n	80029ee <handle_event+0xa2>
            }

            break;

        case STATE_FAULT:
            if (event == EVENT_CLEAR_FAULT)
 80029b4:	79bb      	ldrb	r3, [r7, #6]
 80029b6:	2b02      	cmp	r3, #2
 80029b8:	d115      	bne.n	80029e6 <handle_event+0x9a>
            {
            	currentState = STATE_STANDBY;
 80029ba:	2301      	movs	r3, #1
 80029bc:	71fb      	strb	r3, [r7, #7]
                return STATE_STANDBY;
 80029be:	2301      	movs	r3, #1
 80029c0:	e015      	b.n	80029ee <handle_event+0xa2>
            }
            break;

        case STATE_SHUTDOWN:
            if (event == EVENT_START)
 80029c2:	79bb      	ldrb	r3, [r7, #6]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d110      	bne.n	80029ea <handle_event+0x9e>
            {
            	once = 0;
 80029c8:	4b0c      	ldr	r3, [pc, #48]	@ (80029fc <handle_event+0xb0>)
 80029ca:	2200      	movs	r2, #0
 80029cc:	601a      	str	r2, [r3, #0]
            	currentState = STATE_REGULATION;
 80029ce:	2302      	movs	r3, #2
 80029d0:	71fb      	strb	r3, [r7, #7]
                return STATE_REGULATION;
 80029d2:	2302      	movs	r3, #2
 80029d4:	e00b      	b.n	80029ee <handle_event+0xa2>
            }
            break;
        default:
            break;
 80029d6:	bf00      	nop
 80029d8:	e008      	b.n	80029ec <handle_event+0xa0>
            break;
 80029da:	bf00      	nop
 80029dc:	e006      	b.n	80029ec <handle_event+0xa0>
            break;
 80029de:	bf00      	nop
 80029e0:	e004      	b.n	80029ec <handle_event+0xa0>
            break;
 80029e2:	bf00      	nop
 80029e4:	e002      	b.n	80029ec <handle_event+0xa0>
            break;
 80029e6:	bf00      	nop
 80029e8:	e000      	b.n	80029ec <handle_event+0xa0>
            break;
 80029ea:	bf00      	nop
    }
    return currentState; // No state change
 80029ec:	79fb      	ldrb	r3, [r7, #7]
}
 80029ee:	4618      	mov	r0, r3
 80029f0:	370c      	adds	r7, #12
 80029f2:	46bd      	mov	sp, r7
 80029f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f8:	4770      	bx	lr
 80029fa:	bf00      	nop
 80029fc:	20000b98 	.word	0x20000b98

08002a00 <Set_PWM_DutyCycle>:
       // float TEMPERATURE_AFTER_CONVERSION_FROM_ADC = (((adc_value/4096.0f)*3.3f) - 0.4f)/0.0195f;
       // return TEMPERATURE_AFTER_CONVERSION_FROM_ADC;

}

void Set_PWM_DutyCycle(uint32_t dutyCycle) { // dutycyle for FAN SPEED CONTROl
 8002a00:	b480      	push	{r7}
 8002a02:	b085      	sub	sp, #20
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
    if (dutyCycle > 100) dutyCycle = 100;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2b64      	cmp	r3, #100	@ 0x64
 8002a0c:	d901      	bls.n	8002a12 <Set_PWM_DutyCycle+0x12>
 8002a0e:	2364      	movs	r3, #100	@ 0x64
 8002a10:	607b      	str	r3, [r7, #4]
    uint32_t pulse = (htim4.Init.Period + 1) * dutyCycle / 100 - 1;
 8002a12:	4b0b      	ldr	r3, [pc, #44]	@ (8002a40 <Set_PWM_DutyCycle+0x40>)
 8002a14:	68db      	ldr	r3, [r3, #12]
 8002a16:	3301      	adds	r3, #1
 8002a18:	687a      	ldr	r2, [r7, #4]
 8002a1a:	fb02 f303 	mul.w	r3, r2, r3
 8002a1e:	4a09      	ldr	r2, [pc, #36]	@ (8002a44 <Set_PWM_DutyCycle+0x44>)
 8002a20:	fba2 2303 	umull	r2, r3, r2, r3
 8002a24:	095b      	lsrs	r3, r3, #5
 8002a26:	3b01      	subs	r3, #1
 8002a28:	60fb      	str	r3, [r7, #12]
        __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, pulse);
 8002a2a:	4b05      	ldr	r3, [pc, #20]	@ (8002a40 <Set_PWM_DutyCycle+0x40>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	68fa      	ldr	r2, [r7, #12]
 8002a30:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8002a32:	bf00      	nop
 8002a34:	3714      	adds	r7, #20
 8002a36:	46bd      	mov	sp, r7
 8002a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3c:	4770      	bx	lr
 8002a3e:	bf00      	nop
 8002a40:	20000810 	.word	0x20000810
 8002a44:	51eb851f 	.word	0x51eb851f

08002a48 <HAL_ADC_ConvCpltCallback>:
//ADC save to array and moving average
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b084      	sub	sp, #16
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
	if (hadc->Instance == ADC5)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a2a      	ldr	r2, [pc, #168]	@ (8002b00 <HAL_ADC_ConvCpltCallback+0xb8>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d14a      	bne.n	8002af0 <HAL_ADC_ConvCpltCallback+0xa8>
		    {
		        uint32_t sum = 0;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	60fb      	str	r3, [r7, #12]
		        for (int i = 0; i < MA_WINDOW_SIZE; i++)
 8002a5e:	2300      	movs	r3, #0
 8002a60:	60bb      	str	r3, [r7, #8]
 8002a62:	e00b      	b.n	8002a7c <HAL_ADC_ConvCpltCallback+0x34>
		        {
		            sum += adc5_dma_buffer[i];
 8002a64:	4a27      	ldr	r2, [pc, #156]	@ (8002b04 <HAL_ADC_ConvCpltCallback+0xbc>)
 8002a66:	68bb      	ldr	r3, [r7, #8]
 8002a68:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002a6c:	b29b      	uxth	r3, r3
 8002a6e:	461a      	mov	r2, r3
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	4413      	add	r3, r2
 8002a74:	60fb      	str	r3, [r7, #12]
		        for (int i = 0; i < MA_WINDOW_SIZE; i++)
 8002a76:	68bb      	ldr	r3, [r7, #8]
 8002a78:	3301      	adds	r3, #1
 8002a7a:	60bb      	str	r3, [r7, #8]
 8002a7c:	68bb      	ldr	r3, [r7, #8]
 8002a7e:	2b09      	cmp	r3, #9
 8002a80:	ddf0      	ble.n	8002a64 <HAL_ADC_ConvCpltCallback+0x1c>
		        }
		        adc_moving_average = ((sum / MA_WINDOW_SIZE)*3300)/4096;
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	4a20      	ldr	r2, [pc, #128]	@ (8002b08 <HAL_ADC_ConvCpltCallback+0xc0>)
 8002a86:	fba2 2303 	umull	r2, r3, r2, r3
 8002a8a:	08db      	lsrs	r3, r3, #3
 8002a8c:	f640 42e4 	movw	r2, #3300	@ 0xce4
 8002a90:	fb02 f303 	mul.w	r3, r2, r3
 8002a94:	0b1b      	lsrs	r3, r3, #12
 8002a96:	b29a      	uxth	r2, r3
 8002a98:	4b1c      	ldr	r3, [pc, #112]	@ (8002b0c <HAL_ADC_ConvCpltCallback+0xc4>)
 8002a9a:	801a      	strh	r2, [r3, #0]
		        imax2_sum=(adc_moving_average-1450)*0.384;
 8002a9c:	4b1b      	ldr	r3, [pc, #108]	@ (8002b0c <HAL_ADC_ConvCpltCallback+0xc4>)
 8002a9e:	881b      	ldrh	r3, [r3, #0]
 8002aa0:	f2a3 53aa 	subw	r3, r3, #1450	@ 0x5aa
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	f7fd fd65 	bl	8000574 <__aeabi_i2d>
 8002aaa:	a313      	add	r3, pc, #76	@ (adr r3, 8002af8 <HAL_ADC_ConvCpltCallback+0xb0>)
 8002aac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ab0:	f7fd fdca 	bl	8000648 <__aeabi_dmul>
 8002ab4:	4602      	mov	r2, r0
 8002ab6:	460b      	mov	r3, r1
 8002ab8:	4610      	mov	r0, r2
 8002aba:	4619      	mov	r1, r3
 8002abc:	f7fe f874 	bl	8000ba8 <__aeabi_d2iz>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	b21a      	sxth	r2, r3
 8002ac4:	4b12      	ldr	r3, [pc, #72]	@ (8002b10 <HAL_ADC_ConvCpltCallback+0xc8>)
 8002ac6:	801a      	strh	r2, [r3, #0]
		        if(imax2_sum<-1000) imax2_sum = -1000;
 8002ac8:	4b11      	ldr	r3, [pc, #68]	@ (8002b10 <HAL_ADC_ConvCpltCallback+0xc8>)
 8002aca:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002ace:	f513 7f7a 	cmn.w	r3, #1000	@ 0x3e8
 8002ad2:	da03      	bge.n	8002adc <HAL_ADC_ConvCpltCallback+0x94>
 8002ad4:	4b0e      	ldr	r3, [pc, #56]	@ (8002b10 <HAL_ADC_ConvCpltCallback+0xc8>)
 8002ad6:	f64f 4218 	movw	r2, #64536	@ 0xfc18
 8002ada:	801a      	strh	r2, [r3, #0]
		        if(imax2_sum>1000) imax2_sum = 1000;
 8002adc:	4b0c      	ldr	r3, [pc, #48]	@ (8002b10 <HAL_ADC_ConvCpltCallback+0xc8>)
 8002ade:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002ae2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002ae6:	dd03      	ble.n	8002af0 <HAL_ADC_ConvCpltCallback+0xa8>
 8002ae8:	4b09      	ldr	r3, [pc, #36]	@ (8002b10 <HAL_ADC_ConvCpltCallback+0xc8>)
 8002aea:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002aee:	801a      	strh	r2, [r3, #0]
		        // Restart the DMA transfer
		       // HAL_ADC_Start_DMA(hadc, (uint32_t*)adc5_dma_buffer, MA_WINDOW_SIZE);
		    }


}
 8002af0:	bf00      	nop
 8002af2:	3710      	adds	r7, #16
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bd80      	pop	{r7, pc}
 8002af8:	bc6a7efa 	.word	0xbc6a7efa
 8002afc:	3fd89374 	.word	0x3fd89374
 8002b00:	50000600 	.word	0x50000600
 8002b04:	20000aa8 	.word	0x20000aa8
 8002b08:	cccccccd 	.word	0xcccccccd
 8002b0c:	20000abc 	.word	0x20000abc
 8002b10:	20000aa4 	.word	0x20000aa4

08002b14 <Update_PWM_Frequency>:
        }
    }
}

void Update_PWM_Frequency(TIM_HandleTypeDef *htim, uint32_t channel, uint32_t frequency)
{
 8002b14:	b480      	push	{r7}
 8002b16:	b089      	sub	sp, #36	@ 0x24
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	60f8      	str	r0, [r7, #12]
 8002b1c:	60b9      	str	r1, [r7, #8]
 8002b1e:	607a      	str	r2, [r7, #4]
	 uint32_t timer_clock = 150000000;  // Assuming a 150 MHz timer clock
 8002b20:	4b33      	ldr	r3, [pc, #204]	@ (8002bf0 <Update_PWM_Frequency+0xdc>)
 8002b22:	61bb      	str	r3, [r7, #24]
	    uint32_t prescaler = htim->Init.Prescaler + 1;
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	3301      	adds	r3, #1
 8002b2a:	617b      	str	r3, [r7, #20]
	    uint32_t period = (timer_clock / (prescaler * frequency)) - 1;
 8002b2c:	697b      	ldr	r3, [r7, #20]
 8002b2e:	687a      	ldr	r2, [r7, #4]
 8002b30:	fb02 f303 	mul.w	r3, r2, r3
 8002b34:	69ba      	ldr	r2, [r7, #24]
 8002b36:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b3a:	3b01      	subs	r3, #1
 8002b3c:	61fb      	str	r3, [r7, #28]

	    // Ensure period is within valid range
	    if (period > 65535) {
 8002b3e:	69fb      	ldr	r3, [r7, #28]
 8002b40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b44:	d314      	bcc.n	8002b70 <Update_PWM_Frequency+0x5c>
	        // Adjust prescaler to bring period within range
	        prescaler = (prescaler * (period / 65536)) + 1;
 8002b46:	69fb      	ldr	r3, [r7, #28]
 8002b48:	0c1b      	lsrs	r3, r3, #16
 8002b4a:	697a      	ldr	r2, [r7, #20]
 8002b4c:	fb02 f303 	mul.w	r3, r2, r3
 8002b50:	3301      	adds	r3, #1
 8002b52:	617b      	str	r3, [r7, #20]
	        period = (timer_clock / (prescaler * frequency)) - 1;
 8002b54:	697b      	ldr	r3, [r7, #20]
 8002b56:	687a      	ldr	r2, [r7, #4]
 8002b58:	fb02 f303 	mul.w	r3, r2, r3
 8002b5c:	69ba      	ldr	r2, [r7, #24]
 8002b5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b62:	3b01      	subs	r3, #1
 8002b64:	61fb      	str	r3, [r7, #28]
	        __HAL_TIM_SET_PRESCALER(htim, prescaler - 1);
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	697a      	ldr	r2, [r7, #20]
 8002b6c:	3a01      	subs	r2, #1
 8002b6e:	629a      	str	r2, [r3, #40]	@ 0x28
	    }

	    // Update the period register (ARR) with double buffering
	    __HAL_TIM_SET_AUTORELOAD(htim, period);
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	69fa      	ldr	r2, [r7, #28]
 8002b76:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	69fa      	ldr	r2, [r7, #28]
 8002b7c:	60da      	str	r2, [r3, #12]

	    // Set the duty cycle to approximately 50%
	    uint32_t pulse = period / 2;
 8002b7e:	69fb      	ldr	r3, [r7, #28]
 8002b80:	085b      	lsrs	r3, r3, #1
 8002b82:	613b      	str	r3, [r7, #16]
	    __HAL_TIM_SET_COMPARE(htim, channel, pulse);
 8002b84:	68bb      	ldr	r3, [r7, #8]
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d104      	bne.n	8002b94 <Update_PWM_Frequency+0x80>
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	693a      	ldr	r2, [r7, #16]
 8002b90:	635a      	str	r2, [r3, #52]	@ 0x34
 8002b92:	e023      	b.n	8002bdc <Update_PWM_Frequency+0xc8>
 8002b94:	68bb      	ldr	r3, [r7, #8]
 8002b96:	2b04      	cmp	r3, #4
 8002b98:	d104      	bne.n	8002ba4 <Update_PWM_Frequency+0x90>
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	681a      	ldr	r2, [r3, #0]
 8002b9e:	693b      	ldr	r3, [r7, #16]
 8002ba0:	6393      	str	r3, [r2, #56]	@ 0x38
 8002ba2:	e01b      	b.n	8002bdc <Update_PWM_Frequency+0xc8>
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	2b08      	cmp	r3, #8
 8002ba8:	d104      	bne.n	8002bb4 <Update_PWM_Frequency+0xa0>
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	681a      	ldr	r2, [r3, #0]
 8002bae:	693b      	ldr	r3, [r7, #16]
 8002bb0:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002bb2:	e013      	b.n	8002bdc <Update_PWM_Frequency+0xc8>
 8002bb4:	68bb      	ldr	r3, [r7, #8]
 8002bb6:	2b0c      	cmp	r3, #12
 8002bb8:	d104      	bne.n	8002bc4 <Update_PWM_Frequency+0xb0>
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	681a      	ldr	r2, [r3, #0]
 8002bbe:	693b      	ldr	r3, [r7, #16]
 8002bc0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002bc2:	e00b      	b.n	8002bdc <Update_PWM_Frequency+0xc8>
 8002bc4:	68bb      	ldr	r3, [r7, #8]
 8002bc6:	2b10      	cmp	r3, #16
 8002bc8:	d104      	bne.n	8002bd4 <Update_PWM_Frequency+0xc0>
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	681a      	ldr	r2, [r3, #0]
 8002bce:	693b      	ldr	r3, [r7, #16]
 8002bd0:	6493      	str	r3, [r2, #72]	@ 0x48
 8002bd2:	e003      	b.n	8002bdc <Update_PWM_Frequency+0xc8>
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681a      	ldr	r2, [r3, #0]
 8002bd8:	693b      	ldr	r3, [r7, #16]
 8002bda:	64d3      	str	r3, [r2, #76]	@ 0x4c

	    // Manually generate an update event by setting the UG bit in the EGR register
	    htim->Instance->EGR = TIM_EGR_UG;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	2201      	movs	r2, #1
 8002be2:	615a      	str	r2, [r3, #20]
    __HAL_TIM_SET_AUTORELOAD(htim, period);

    // Restart the timer PWM generation
    HAL_TIM_PWM_Stop(htim, channel);
    HAL_TIM_PWM_Start(htim, channel);*/
}
 8002be4:	bf00      	nop
 8002be6:	3724      	adds	r7, #36	@ 0x24
 8002be8:	46bd      	mov	sp, r7
 8002bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bee:	4770      	bx	lr
 8002bf0:	08f0d180 	.word	0x08f0d180

08002bf4 <Check_Faults>:
	        dac_buffer[i] = (((1/3.3)*res12_b) + ((0.5/3.3)*res12_b) * sin(2 * M_PI * i/BUFFER_SIZE));
	    }
}

uint8_t Check_Faults()
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	af00      	add	r7, sp, #0
	// Faults pins are from gate driver and they are active pull down
	// 4 fault pins from 4 gate driver + 2 fault pins from  2 currents sensors  = 6 pins
	if(HAL_GPIO_ReadPin(CS_FAULT_1_GPIO_Port, CS_FAULT_1_Pin) && HAL_GPIO_ReadPin(CS_FAULT_2_GPIO_Port, CS_FAULT_2_Pin)
 8002bf8:	2101      	movs	r1, #1
 8002bfa:	4818      	ldr	r0, [pc, #96]	@ (8002c5c <Check_Faults+0x68>)
 8002bfc:	f004 fb70 	bl	80072e0 <HAL_GPIO_ReadPin>
 8002c00:	4603      	mov	r3, r0
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d026      	beq.n	8002c54 <Check_Faults+0x60>
 8002c06:	2110      	movs	r1, #16
 8002c08:	4814      	ldr	r0, [pc, #80]	@ (8002c5c <Check_Faults+0x68>)
 8002c0a:	f004 fb69 	bl	80072e0 <HAL_GPIO_ReadPin>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d01f      	beq.n	8002c54 <Check_Faults+0x60>
			&& HAL_GPIO_ReadPin(NOT_FAULT_1_GPIO_Port, NOT_FAULT_1_Pin) && HAL_GPIO_ReadPin(NOT_FAULT_2_GPIO_Port, NOT_FAULT_2_Pin)
 8002c14:	2104      	movs	r1, #4
 8002c16:	4811      	ldr	r0, [pc, #68]	@ (8002c5c <Check_Faults+0x68>)
 8002c18:	f004 fb62 	bl	80072e0 <HAL_GPIO_ReadPin>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d018      	beq.n	8002c54 <Check_Faults+0x60>
 8002c22:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002c26:	480d      	ldr	r0, [pc, #52]	@ (8002c5c <Check_Faults+0x68>)
 8002c28:	f004 fb5a 	bl	80072e0 <HAL_GPIO_ReadPin>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d010      	beq.n	8002c54 <Check_Faults+0x60>
			&& HAL_GPIO_ReadPin(NOT_FAULT_3_GPIO_Port, NOT_FAULT_3_Pin) && HAL_GPIO_ReadPin(NOT_FAULT_4_GPIO_Port, NOT_FAULT_4_Pin) )
 8002c32:	2140      	movs	r1, #64	@ 0x40
 8002c34:	480a      	ldr	r0, [pc, #40]	@ (8002c60 <Check_Faults+0x6c>)
 8002c36:	f004 fb53 	bl	80072e0 <HAL_GPIO_ReadPin>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d009      	beq.n	8002c54 <Check_Faults+0x60>
 8002c40:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002c44:	4807      	ldr	r0, [pc, #28]	@ (8002c64 <Check_Faults+0x70>)
 8002c46:	f004 fb4b 	bl	80072e0 <HAL_GPIO_ReadPin>
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d001      	beq.n	8002c54 <Check_Faults+0x60>
		return 0; // if all pins is 1 then all is ready, there is not faults then return 0
 8002c50:	2300      	movs	r3, #0
 8002c52:	e000      	b.n	8002c56 <Check_Faults+0x62>

	return 1;
 8002c54:	2301      	movs	r3, #1
}
 8002c56:	4618      	mov	r0, r3
 8002c58:	bd80      	pop	{r7, pc}
 8002c5a:	bf00      	nop
 8002c5c:	48001000 	.word	0x48001000
 8002c60:	48000c00 	.word	0x48000c00
 8002c64:	48000800 	.word	0x48000800

08002c68 <Check_Ready>:

uint8_t Check_Ready()
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	af00      	add	r7, sp, #0
	// Ready pins are from gate driver and they are active pull up
	// 4 ready pins from 4 gate drivers
	if(HAL_GPIO_ReadPin(READY_1_GPIO_Port, READY_1_Pin) && HAL_GPIO_ReadPin(READY_2_GPIO_Port, READY_2_Pin)
 8002c6c:	2110      	movs	r1, #16
 8002c6e:	4811      	ldr	r0, [pc, #68]	@ (8002cb4 <Check_Ready+0x4c>)
 8002c70:	f004 fb36 	bl	80072e0 <HAL_GPIO_ReadPin>
 8002c74:	4603      	mov	r3, r0
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d019      	beq.n	8002cae <Check_Ready+0x46>
 8002c7a:	2101      	movs	r1, #1
 8002c7c:	480e      	ldr	r0, [pc, #56]	@ (8002cb8 <Check_Ready+0x50>)
 8002c7e:	f004 fb2f 	bl	80072e0 <HAL_GPIO_ReadPin>
 8002c82:	4603      	mov	r3, r0
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d012      	beq.n	8002cae <Check_Ready+0x46>
			&& HAL_GPIO_ReadPin(READY_3_GPIO_Port, READY_3_Pin) && HAL_GPIO_ReadPin(READY_4_GPIO_Port, READY_4_Pin) )
 8002c88:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002c8c:	480b      	ldr	r0, [pc, #44]	@ (8002cbc <Check_Ready+0x54>)
 8002c8e:	f004 fb27 	bl	80072e0 <HAL_GPIO_ReadPin>
 8002c92:	4603      	mov	r3, r0
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d00a      	beq.n	8002cae <Check_Ready+0x46>
 8002c98:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002c9c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002ca0:	f004 fb1e 	bl	80072e0 <HAL_GPIO_ReadPin>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d001      	beq.n	8002cae <Check_Ready+0x46>
			return 1; // return 1 when is gate drivers ready
 8002caa:	2301      	movs	r3, #1
 8002cac:	e000      	b.n	8002cb0 <Check_Ready+0x48>

		return 0;
 8002cae:	2300      	movs	r3, #0
}
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	bd80      	pop	{r7, pc}
 8002cb4:	48000c00 	.word	0x48000c00
 8002cb8:	48000400 	.word	0x48000400
 8002cbc:	48001400 	.word	0x48001400

08002cc0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8002cc0:	b5b0      	push	{r4, r5, r7, lr}
 8002cc2:	b082      	sub	sp, #8
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
	// SOFT start_program RAMP REALISATION
	//  Ts 20khz
	if(htim->Instance == TIM15)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	4a6e      	ldr	r2, [pc, #440]	@ (8002e88 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	f040 80b0 	bne.w	8002e34 <HAL_TIM_PeriodElapsedCallback+0x174>
	{
		//sythick1 =  HAL_GetTick();
		if(currentState == STATE_REGULATION )
 8002cd4:	4b6d      	ldr	r3, [pc, #436]	@ (8002e8c <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 8002cd6:	781b      	ldrb	r3, [r3, #0]
 8002cd8:	2b02      	cmp	r3, #2
 8002cda:	f040 80a8 	bne.w	8002e2e <HAL_TIM_PeriodElapsedCallback+0x16e>
		{
		//current_sensor1_vref = adc3_dma_buffer[0]*3300/4096;//(Low_pass_filter(adc3_dma_buffer[0], pcb_temp)/4096)*3.3;
		//current_sensor2_vref = adc3_dma_buffer[1]*3300/4096;//(Low_pass_filter(adc3_dma_buffer[1], pcb_temp)/4096)*3.3;

		input_voltage = (int)((((adc3_dma_buffer[2])*3300)/4096-200)*18.81);//[mV]		((Low_pass_filter(adc3_dma_buffer[2], input_voltage)/4096)*3.3-0.2)*27.1;
 8002cde:	4b6c      	ldr	r3, [pc, #432]	@ (8002e90 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8002ce0:	889b      	ldrh	r3, [r3, #4]
 8002ce2:	b29b      	uxth	r3, r3
 8002ce4:	461a      	mov	r2, r3
 8002ce6:	f640 43e4 	movw	r3, #3300	@ 0xce4
 8002cea:	fb02 f303 	mul.w	r3, r2, r3
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	da01      	bge.n	8002cf6 <HAL_TIM_PeriodElapsedCallback+0x36>
 8002cf2:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8002cf6:	131b      	asrs	r3, r3, #12
 8002cf8:	3bc8      	subs	r3, #200	@ 0xc8
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	f7fd fc3a 	bl	8000574 <__aeabi_i2d>
 8002d00:	a35d      	add	r3, pc, #372	@ (adr r3, 8002e78 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8002d02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d06:	f7fd fc9f 	bl	8000648 <__aeabi_dmul>
 8002d0a:	4602      	mov	r2, r0
 8002d0c:	460b      	mov	r3, r1
 8002d0e:	4610      	mov	r0, r2
 8002d10:	4619      	mov	r1, r3
 8002d12:	f7fd ff49 	bl	8000ba8 <__aeabi_d2iz>
 8002d16:	4603      	mov	r3, r0
 8002d18:	461a      	mov	r2, r3
 8002d1a:	4b5e      	ldr	r3, [pc, #376]	@ (8002e94 <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 8002d1c:	601a      	str	r2, [r3, #0]
		output_voltage = (int)((((adc4_dma_buffer[1])*3300)/4096-200)*18.81);//[mV] 		((Low_pass_filter(adc4_dma_buffer, output_voltage)/4096)*3.3-0.2)*27.1;
 8002d1e:	4b5e      	ldr	r3, [pc, #376]	@ (8002e98 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8002d20:	885b      	ldrh	r3, [r3, #2]
 8002d22:	b29b      	uxth	r3, r3
 8002d24:	461a      	mov	r2, r3
 8002d26:	f640 43e4 	movw	r3, #3300	@ 0xce4
 8002d2a:	fb02 f303 	mul.w	r3, r2, r3
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	da01      	bge.n	8002d36 <HAL_TIM_PeriodElapsedCallback+0x76>
 8002d32:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8002d36:	131b      	asrs	r3, r3, #12
 8002d38:	3bc8      	subs	r3, #200	@ 0xc8
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	f7fd fc1a 	bl	8000574 <__aeabi_i2d>
 8002d40:	a34d      	add	r3, pc, #308	@ (adr r3, 8002e78 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8002d42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d46:	f7fd fc7f 	bl	8000648 <__aeabi_dmul>
 8002d4a:	4602      	mov	r2, r0
 8002d4c:	460b      	mov	r3, r1
 8002d4e:	4610      	mov	r0, r2
 8002d50:	4619      	mov	r1, r3
 8002d52:	f7fd ff29 	bl	8000ba8 <__aeabi_d2iz>
 8002d56:	4603      	mov	r3, r0
 8002d58:	4a50      	ldr	r2, [pc, #320]	@ (8002e9c <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8002d5a:	6013      	str	r3, [r2, #0]
		if(once == 0) Update_PWM_Frequency(&htim8, TIM_CHANNEL_2, 7100000); // Set TIM8 CH1 o freq that is delay hc and send to fpga
		}

		imax2 = imax1 + imax2_sum; // imax2_sum signal from FPGA
		// imax1,2 each for branches to make 180 degree shift*/
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, current_sensor1_vref+((int32_t)imax1*0.025)); // imax1  1.5V is 0A;  1A is 20mV; 1 bit is 0.8mV; imax[mA]*0.02 [V/A]/0.8[mV] = Value for DAC
 8002d5c:	4b50      	ldr	r3, [pc, #320]	@ (8002ea0 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8002d5e:	881b      	ldrh	r3, [r3, #0]
 8002d60:	4618      	mov	r0, r3
 8002d62:	f7fd fc07 	bl	8000574 <__aeabi_i2d>
 8002d66:	4604      	mov	r4, r0
 8002d68:	460d      	mov	r5, r1
 8002d6a:	4b4e      	ldr	r3, [pc, #312]	@ (8002ea4 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	4618      	mov	r0, r3
 8002d70:	f7fd fc00 	bl	8000574 <__aeabi_i2d>
 8002d74:	a342      	add	r3, pc, #264	@ (adr r3, 8002e80 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8002d76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d7a:	f7fd fc65 	bl	8000648 <__aeabi_dmul>
 8002d7e:	4602      	mov	r2, r0
 8002d80:	460b      	mov	r3, r1
 8002d82:	4620      	mov	r0, r4
 8002d84:	4629      	mov	r1, r5
 8002d86:	f7fd faa9 	bl	80002dc <__adddf3>
 8002d8a:	4602      	mov	r2, r0
 8002d8c:	460b      	mov	r3, r1
 8002d8e:	4610      	mov	r0, r2
 8002d90:	4619      	mov	r1, r3
 8002d92:	f7fd ff31 	bl	8000bf8 <__aeabi_d2uiz>
 8002d96:	4603      	mov	r3, r0
 8002d98:	2200      	movs	r2, #0
 8002d9a:	2100      	movs	r1, #0
 8002d9c:	4842      	ldr	r0, [pc, #264]	@ (8002ea8 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8002d9e:	f003 fcb1 	bl	8006704 <HAL_DAC_SetValue>
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, current_sensor2_vref+((int32_t)imax2*0.025)); // imax2
 8002da2:	4b42      	ldr	r3, [pc, #264]	@ (8002eac <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8002da4:	881b      	ldrh	r3, [r3, #0]
 8002da6:	4618      	mov	r0, r3
 8002da8:	f7fd fbe4 	bl	8000574 <__aeabi_i2d>
 8002dac:	4604      	mov	r4, r0
 8002dae:	460d      	mov	r5, r1
 8002db0:	4b3f      	ldr	r3, [pc, #252]	@ (8002eb0 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4618      	mov	r0, r3
 8002db6:	f7fd fbdd 	bl	8000574 <__aeabi_i2d>
 8002dba:	a331      	add	r3, pc, #196	@ (adr r3, 8002e80 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8002dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dc0:	f7fd fc42 	bl	8000648 <__aeabi_dmul>
 8002dc4:	4602      	mov	r2, r0
 8002dc6:	460b      	mov	r3, r1
 8002dc8:	4620      	mov	r0, r4
 8002dca:	4629      	mov	r1, r5
 8002dcc:	f7fd fa86 	bl	80002dc <__adddf3>
 8002dd0:	4602      	mov	r2, r0
 8002dd2:	460b      	mov	r3, r1
 8002dd4:	4610      	mov	r0, r2
 8002dd6:	4619      	mov	r1, r3
 8002dd8:	f7fd ff0e 	bl	8000bf8 <__aeabi_d2uiz>
 8002ddc:	4603      	mov	r3, r0
 8002dde:	2200      	movs	r2, #0
 8002de0:	2110      	movs	r1, #16
 8002de2:	4831      	ldr	r0, [pc, #196]	@ (8002ea8 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8002de4:	f003 fc8e 	bl	8006704 <HAL_DAC_SetValue>
		HAL_DAC_SetValue(&hdac2, DAC_CHANNEL_1, DAC_ALIGN_12B_R, current_sensor1_vref-((int32_t)imin*0.25)); // imin uzyto tutaj wzmacniacza 10x dla sygnalu z sensora pradu wiec ma wzmocnienie 200mv/A a nie 20mv/a
 8002de8:	4b2d      	ldr	r3, [pc, #180]	@ (8002ea0 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8002dea:	881b      	ldrh	r3, [r3, #0]
 8002dec:	4618      	mov	r0, r3
 8002dee:	f7fd fbc1 	bl	8000574 <__aeabi_i2d>
 8002df2:	4604      	mov	r4, r0
 8002df4:	460d      	mov	r5, r1
 8002df6:	4b2f      	ldr	r3, [pc, #188]	@ (8002eb4 <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	f7fd fbba 	bl	8000574 <__aeabi_i2d>
 8002e00:	f04f 0200 	mov.w	r2, #0
 8002e04:	4b2c      	ldr	r3, [pc, #176]	@ (8002eb8 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8002e06:	f7fd fc1f 	bl	8000648 <__aeabi_dmul>
 8002e0a:	4602      	mov	r2, r0
 8002e0c:	460b      	mov	r3, r1
 8002e0e:	4620      	mov	r0, r4
 8002e10:	4629      	mov	r1, r5
 8002e12:	f7fd fa61 	bl	80002d8 <__aeabi_dsub>
 8002e16:	4602      	mov	r2, r0
 8002e18:	460b      	mov	r3, r1
 8002e1a:	4610      	mov	r0, r2
 8002e1c:	4619      	mov	r1, r3
 8002e1e:	f7fd feeb 	bl	8000bf8 <__aeabi_d2uiz>
 8002e22:	4603      	mov	r3, r0
 8002e24:	2200      	movs	r2, #0
 8002e26:	2100      	movs	r1, #0
 8002e28:	4824      	ldr	r0, [pc, #144]	@ (8002ebc <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8002e2a:	f003 fc6b 	bl	8006704 <HAL_DAC_SetValue>
		//HAL_GPIO_WritePin(START_STOP_FPGA_GPIO_Port, START_STOP_FPGA_Pin, 1); // START FPGA DANCE
		//once = 1;
		//}

		//sythick2 =  HAL_GetTick() - sythick1;
		flag_control = 1;
 8002e2e:	4b24      	ldr	r3, [pc, #144]	@ (8002ec0 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8002e30:	2201      	movs	r2, #1
 8002e32:	701a      	strb	r2, [r3, #0]
	}

	if (htim->Instance == TIM6) // 5 sec period
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4a22      	ldr	r2, [pc, #136]	@ (8002ec4 <HAL_TIM_PeriodElapsedCallback+0x204>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d101      	bne.n	8002e42 <HAL_TIM_PeriodElapsedCallback+0x182>
		    {
		//if(currentState == STATE_SOFT_START || currentState == STATE_REGULATION )
				//{
				FAN_Drive(); // Control Fan speed dpend on two temperatures pcb and radiator
 8002e3e:	f000 f957 	bl	80030f0 <FAN_Drive>
				//}
		    }


	if (htim->Instance == TIM7)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	4a20      	ldr	r2, [pc, #128]	@ (8002ec8 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	d110      	bne.n	8002e6e <HAL_TIM_PeriodElapsedCallback+0x1ae>
	    {
	        // Turn off OCD pins of currents sensors to reset current sensor 1us

	        HAL_GPIO_TogglePin(CS_OCD_1_GPIO_Port, CS_OCD_1_Pin);
 8002e4c:	2102      	movs	r1, #2
 8002e4e:	481f      	ldr	r0, [pc, #124]	@ (8002ecc <HAL_TIM_PeriodElapsedCallback+0x20c>)
 8002e50:	f004 fa76 	bl	8007340 <HAL_GPIO_TogglePin>
	        HAL_GPIO_TogglePin(CS_OCD_2_GPIO_Port, CS_OCD_2_Pin);
 8002e54:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002e58:	481d      	ldr	r0, [pc, #116]	@ (8002ed0 <HAL_TIM_PeriodElapsedCallback+0x210>)
 8002e5a:	f004 fa71 	bl	8007340 <HAL_GPIO_TogglePin>
	        HAL_GPIO_WritePin(RESET_INTERLOCK_GPIO_Port, RESET_INTERLOCK_Pin, GPIO_PIN_RESET);
 8002e5e:	2200      	movs	r2, #0
 8002e60:	2120      	movs	r1, #32
 8002e62:	481a      	ldr	r0, [pc, #104]	@ (8002ecc <HAL_TIM_PeriodElapsedCallback+0x20c>)
 8002e64:	f004 fa54 	bl	8007310 <HAL_GPIO_WritePin>
	        // Stop the timer
	        HAL_TIM_Base_Stop_IT(&htim7);
 8002e68:	481a      	ldr	r0, [pc, #104]	@ (8002ed4 <HAL_TIM_PeriodElapsedCallback+0x214>)
 8002e6a:	f007 f929 	bl	800a0c0 <HAL_TIM_Base_Stop_IT>
	    }


}
 8002e6e:	bf00      	nop
 8002e70:	3708      	adds	r7, #8
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bdb0      	pop	{r4, r5, r7, pc}
 8002e76:	bf00      	nop
 8002e78:	28f5c28f 	.word	0x28f5c28f
 8002e7c:	4032cf5c 	.word	0x4032cf5c
 8002e80:	9999999a 	.word	0x9999999a
 8002e84:	3f999999 	.word	0x3f999999
 8002e88:	40014000 	.word	0x40014000
 8002e8c:	20000b93 	.word	0x20000b93
 8002e90:	20000a88 	.word	0x20000a88
 8002e94:	20000a7c 	.word	0x20000a7c
 8002e98:	20000a94 	.word	0x20000a94
 8002e9c:	20000004 	.word	0x20000004
 8002ea0:	20000a6c 	.word	0x20000a6c
 8002ea4:	20000a70 	.word	0x20000a70
 8002ea8:	200006dc 	.word	0x200006dc
 8002eac:	20000a6e 	.word	0x20000a6e
 8002eb0:	20000a74 	.word	0x20000a74
 8002eb4:	20000a78 	.word	0x20000a78
 8002eb8:	3fd00000 	.word	0x3fd00000
 8002ebc:	200006f0 	.word	0x200006f0
 8002ec0:	20000b9d 	.word	0x20000b9d
 8002ec4:	40001000 	.word	0x40001000
 8002ec8:	40001400 	.word	0x40001400
 8002ecc:	48001000 	.word	0x48001000
 8002ed0:	48001400 	.word	0x48001400
 8002ed4:	200008a8 	.word	0x200008a8

08002ed8 <RAMP>:

int32_t RAMP(int32_t Vout, int32_t Vref, int32_t Ramp_ratio, float period_loop)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	b085      	sub	sp, #20
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	60f8      	str	r0, [r7, #12]
 8002ee0:	60b9      	str	r1, [r7, #8]
 8002ee2:	607a      	str	r2, [r7, #4]
 8002ee4:	ed87 0a00 	vstr	s0, [r7]
	// RAMP Voltage to soft-start
				if(((int32_t)Vref - (int32_t)Vout) > 10)
 8002ee8:	68ba      	ldr	r2, [r7, #8]
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	1ad3      	subs	r3, r2, r3
 8002eee:	2b0a      	cmp	r3, #10
 8002ef0:	dd15      	ble.n	8002f1e <RAMP+0x46>
				{

					Vout = (int32_t)(Vout + Ramp_ratio * period_loop); // 20khz loop - preferred 0.1V/Ts voltage ramp   that mean ramp ratio = 2000
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	ee07 3a90 	vmov	s15, r3
 8002ef8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	ee07 3a90 	vmov	s15, r3
 8002f02:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002f06:	edd7 7a00 	vldr	s15, [r7]
 8002f0a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f0e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f12:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002f16:	ee17 3a90 	vmov	r3, s15
 8002f1a:	60fb      	str	r3, [r7, #12]
 8002f1c:	e01a      	b.n	8002f54 <RAMP+0x7c>
					//RAMP_FINISHED = 0;
				}
				else if(((int32_t)Vref - (int32_t)Vout) < -10) // 100 = 100mV
 8002f1e:	68ba      	ldr	r2, [r7, #8]
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	1ad3      	subs	r3, r2, r3
 8002f24:	f113 0f0a 	cmn.w	r3, #10
 8002f28:	da14      	bge.n	8002f54 <RAMP+0x7c>
				{
					Vout = (int32_t)(Vout - Ramp_ratio * period_loop);
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	ee07 3a90 	vmov	s15, r3
 8002f30:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	ee07 3a90 	vmov	s15, r3
 8002f3a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002f3e:	edd7 7a00 	vldr	s15, [r7]
 8002f42:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f46:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f4a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002f4e:	ee17 3a90 	vmov	r3, s15
 8002f52:	60fb      	str	r3, [r7, #12]
				}
				if(Vout >= Vref-50)
 8002f54:	68bb      	ldr	r3, [r7, #8]
 8002f56:	3b32      	subs	r3, #50	@ 0x32
 8002f58:	68fa      	ldr	r2, [r7, #12]
 8002f5a:	429a      	cmp	r2, r3
 8002f5c:	db04      	blt.n	8002f68 <RAMP+0x90>
				{
					Vout = Vref; // 48V
 8002f5e:	68bb      	ldr	r3, [r7, #8]
 8002f60:	60fb      	str	r3, [r7, #12]
					RAMP_FINISHED = 1;
 8002f62:	4b05      	ldr	r3, [pc, #20]	@ (8002f78 <RAMP+0xa0>)
 8002f64:	2201      	movs	r2, #1
 8002f66:	701a      	strb	r2, [r3, #0]
					//currentState = STATE_REGULATION;
				}

				return Vout;
 8002f68:	68fb      	ldr	r3, [r7, #12]
}
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	3714      	adds	r7, #20
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f74:	4770      	bx	lr
 8002f76:	bf00      	nop
 8002f78:	20000a98 	.word	0x20000a98

08002f7c <regulatorPI>:

void regulatorPI(int32_t *out, int32_t *integral, int32_t in, int32_t in_zad, int32_t limp, int32_t limn, float kp, float ti, float Ts1)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	b089      	sub	sp, #36	@ 0x24
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	61f8      	str	r0, [r7, #28]
 8002f84:	61b9      	str	r1, [r7, #24]
 8002f86:	617a      	str	r2, [r7, #20]
 8002f88:	613b      	str	r3, [r7, #16]
 8002f8a:	ed87 0a03 	vstr	s0, [r7, #12]
 8002f8e:	edc7 0a02 	vstr	s1, [r7, #8]
 8002f92:	ed87 1a01 	vstr	s2, [r7, #4]
	// Tustin transfrom of PI regulator s -> 2/T * (Z-1)/(Z+1)


    delta = in_zad - in; // error
 8002f96:	693a      	ldr	r2, [r7, #16]
 8002f98:	697b      	ldr	r3, [r7, #20]
 8002f9a:	1ad3      	subs	r3, r2, r3
 8002f9c:	4a32      	ldr	r2, [pc, #200]	@ (8003068 <regulatorPI+0xec>)
 8002f9e:	6013      	str	r3, [r2, #0]
    *integral = (*integral + (int32_t)((delta + prev_delta) * ((kp / ti) * Ts1 * 0.5f))) ; // I part
 8002fa0:	69bb      	ldr	r3, [r7, #24]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	4a30      	ldr	r2, [pc, #192]	@ (8003068 <regulatorPI+0xec>)
 8002fa6:	6811      	ldr	r1, [r2, #0]
 8002fa8:	4a30      	ldr	r2, [pc, #192]	@ (800306c <regulatorPI+0xf0>)
 8002faa:	6812      	ldr	r2, [r2, #0]
 8002fac:	440a      	add	r2, r1
 8002fae:	ee07 2a90 	vmov	s15, r2
 8002fb2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002fb6:	ed97 6a03 	vldr	s12, [r7, #12]
 8002fba:	edd7 7a02 	vldr	s15, [r7, #8]
 8002fbe:	eec6 6a27 	vdiv.f32	s13, s12, s15
 8002fc2:	edd7 7a01 	vldr	s15, [r7, #4]
 8002fc6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002fca:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8002fce:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002fd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fd6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002fda:	ee17 2a90 	vmov	r2, s15
 8002fde:	441a      	add	r2, r3
 8002fe0:	69bb      	ldr	r3, [r7, #24]
 8002fe2:	601a      	str	r2, [r3, #0]
    prev_delta = delta;
 8002fe4:	4b20      	ldr	r3, [pc, #128]	@ (8003068 <regulatorPI+0xec>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4a20      	ldr	r2, [pc, #128]	@ (800306c <regulatorPI+0xf0>)
 8002fea:	6013      	str	r3, [r2, #0]
    prev_out = *out;
 8002fec:	69fb      	ldr	r3, [r7, #28]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a1f      	ldr	r2, [pc, #124]	@ (8003070 <regulatorPI+0xf4>)
 8002ff2:	6013      	str	r3, [r2, #0]
    if (*integral >= limp) // limit peak positive
 8002ff4:	69bb      	ldr	r3, [r7, #24]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002ffa:	429a      	cmp	r2, r3
 8002ffc:	dc02      	bgt.n	8003004 <regulatorPI+0x88>
    {
        *integral = limp;
 8002ffe:	69bb      	ldr	r3, [r7, #24]
 8003000:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003002:	601a      	str	r2, [r3, #0]
    }
    if (*integral <= limn)// limit peak negative
 8003004:	69bb      	ldr	r3, [r7, #24]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800300a:	429a      	cmp	r2, r3
 800300c:	db02      	blt.n	8003014 <regulatorPI+0x98>
    {
        *integral = limn;
 800300e:	69bb      	ldr	r3, [r7, #24]
 8003010:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003012:	601a      	str	r2, [r3, #0]
    }
    *out = ((int32_t)((float)delta*kp) + *integral); // Sum of P and I
 8003014:	4b14      	ldr	r3, [pc, #80]	@ (8003068 <regulatorPI+0xec>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	ee07 3a90 	vmov	s15, r3
 800301c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003020:	edd7 7a03 	vldr	s15, [r7, #12]
 8003024:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003028:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800302c:	ee17 2a90 	vmov	r2, s15
 8003030:	69bb      	ldr	r3, [r7, #24]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	441a      	add	r2, r3
 8003036:	69fb      	ldr	r3, [r7, #28]
 8003038:	601a      	str	r2, [r3, #0]
    if (*out >= limp) // limit peak positive
 800303a:	69fb      	ldr	r3, [r7, #28]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003040:	429a      	cmp	r2, r3
 8003042:	dc02      	bgt.n	800304a <regulatorPI+0xce>
    {
        *out = limp;
 8003044:	69fb      	ldr	r3, [r7, #28]
 8003046:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003048:	601a      	str	r2, [r3, #0]
    }
    if (*out <= limn)// limit peak negative
 800304a:	69fb      	ldr	r3, [r7, #28]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003050:	429a      	cmp	r2, r3
 8003052:	db02      	blt.n	800305a <regulatorPI+0xde>
    {
        *out = limn;
 8003054:	69fb      	ldr	r3, [r7, #28]
 8003056:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003058:	601a      	str	r2, [r3, #0]
    }
   // if((*out - prev_out) < 50 || (*out - prev_out) < -50) // histeresis to probably prevent jitter must be checked
   // {
    //	*out = prev_out;
   // }
}
 800305a:	bf00      	nop
 800305c:	3724      	adds	r7, #36	@ 0x24
 800305e:	46bd      	mov	sp, r7
 8003060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003064:	4770      	bx	lr
 8003066:	bf00      	nop
 8003068:	20000aa0 	.word	0x20000aa0
 800306c:	20000b8c 	.word	0x20000b8c
 8003070:	20000a9c 	.word	0x20000a9c
 8003074:	00000000 	.word	0x00000000

08003078 <Low_pass_filter>:

	    return y[0];
}*/

float Low_pass_filter(float new_sample, float old_sample, float old_sample_n1, float old_passed)
{
 8003078:	b5b0      	push	{r4, r5, r7, lr}
 800307a:	b084      	sub	sp, #16
 800307c:	af00      	add	r7, sp, #0
 800307e:	ed87 0a03 	vstr	s0, [r7, #12]
 8003082:	edc7 0a02 	vstr	s1, [r7, #8]
 8003086:	ed87 1a01 	vstr	s2, [r7, #4]
 800308a:	edc7 1a00 	vstr	s3, [r7]

	//Low_passed_sample = (float)ALPHA * new_sample + (1.0 - ALPHA) * old_sample;
	//(1-ALPHA)*0.5*(new_sample+old_sample_n1+ALPHA*old_passed);//(float)ALPHA * new_sample + (1.0 - ALPHA) * old_sample;
	return ((1-ALPHA) * old_sample + ALPHA * new_sample) ;//(float)ALPHA * new_sample + (1.0 - ALPHA) * old_sample;
 800308e:	68b8      	ldr	r0, [r7, #8]
 8003090:	f7fd fa82 	bl	8000598 <__aeabi_f2d>
 8003094:	a312      	add	r3, pc, #72	@ (adr r3, 80030e0 <Low_pass_filter+0x68>)
 8003096:	e9d3 2300 	ldrd	r2, r3, [r3]
 800309a:	f7fd fad5 	bl	8000648 <__aeabi_dmul>
 800309e:	4602      	mov	r2, r0
 80030a0:	460b      	mov	r3, r1
 80030a2:	4614      	mov	r4, r2
 80030a4:	461d      	mov	r5, r3
 80030a6:	68f8      	ldr	r0, [r7, #12]
 80030a8:	f7fd fa76 	bl	8000598 <__aeabi_f2d>
 80030ac:	a30e      	add	r3, pc, #56	@ (adr r3, 80030e8 <Low_pass_filter+0x70>)
 80030ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030b2:	f7fd fac9 	bl	8000648 <__aeabi_dmul>
 80030b6:	4602      	mov	r2, r0
 80030b8:	460b      	mov	r3, r1
 80030ba:	4620      	mov	r0, r4
 80030bc:	4629      	mov	r1, r5
 80030be:	f7fd f90d 	bl	80002dc <__adddf3>
 80030c2:	4602      	mov	r2, r0
 80030c4:	460b      	mov	r3, r1
 80030c6:	4610      	mov	r0, r2
 80030c8:	4619      	mov	r1, r3
 80030ca:	f7fd fdb5 	bl	8000c38 <__aeabi_d2f>
 80030ce:	4603      	mov	r3, r0
 80030d0:	ee07 3a90 	vmov	s15, r3

}
 80030d4:	eeb0 0a67 	vmov.f32	s0, s15
 80030d8:	3710      	adds	r7, #16
 80030da:	46bd      	mov	sp, r7
 80030dc:	bdb0      	pop	{r4, r5, r7, pc}
 80030de:	bf00      	nop
 80030e0:	cccccccd 	.word	0xcccccccd
 80030e4:	3feccccc 	.word	0x3feccccc
 80030e8:	9999999a 	.word	0x9999999a
 80030ec:	3fb99999 	.word	0x3fb99999

080030f0 <FAN_Drive>:
void FAN_Drive()
{ //@ToDo poprawic ogarnac zeby a intach bylo
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b082      	sub	sp, #8
 80030f4:	af00      	add	r7, sp, #0
		pcb_temp = (adc3_dma_buffer[3]*3300)/4096;//(Low_pass_filter(adc3_dma_buffer[3], pcb_temp)/4096)*3.3;
 80030f6:	4b44      	ldr	r3, [pc, #272]	@ (8003208 <FAN_Drive+0x118>)
 80030f8:	88db      	ldrh	r3, [r3, #6]
 80030fa:	b29b      	uxth	r3, r3
 80030fc:	461a      	mov	r2, r3
 80030fe:	f640 43e4 	movw	r3, #3300	@ 0xce4
 8003102:	fb02 f303 	mul.w	r3, r2, r3
 8003106:	2b00      	cmp	r3, #0
 8003108:	da01      	bge.n	800310e <FAN_Drive+0x1e>
 800310a:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 800310e:	131b      	asrs	r3, r3, #12
 8003110:	461a      	mov	r2, r3
 8003112:	4b3e      	ldr	r3, [pc, #248]	@ (800320c <FAN_Drive+0x11c>)
 8003114:	601a      	str	r2, [r3, #0]
		heat_sink_temp = (adc3_dma_buffer[4]*3300)/4096;//(Low_pass_filter(adc3_dma_buffer[4], heat_sink_temp)/4096)*3.3;
 8003116:	4b3c      	ldr	r3, [pc, #240]	@ (8003208 <FAN_Drive+0x118>)
 8003118:	891b      	ldrh	r3, [r3, #8]
 800311a:	b29b      	uxth	r3, r3
 800311c:	461a      	mov	r2, r3
 800311e:	f640 43e4 	movw	r3, #3300	@ 0xce4
 8003122:	fb02 f303 	mul.w	r3, r2, r3
 8003126:	2b00      	cmp	r3, #0
 8003128:	da01      	bge.n	800312e <FAN_Drive+0x3e>
 800312a:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 800312e:	131b      	asrs	r3, r3, #12
 8003130:	461a      	mov	r2, r3
 8003132:	4b37      	ldr	r3, [pc, #220]	@ (8003210 <FAN_Drive+0x120>)
 8003134:	601a      	str	r2, [r3, #0]

		uint32_t temperature = 20;
 8003136:	2314      	movs	r3, #20
 8003138:	603b      	str	r3, [r7, #0]

		pcb_temp = (pcb_temp-400)/20;
 800313a:	4b34      	ldr	r3, [pc, #208]	@ (800320c <FAN_Drive+0x11c>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003142:	4a34      	ldr	r2, [pc, #208]	@ (8003214 <FAN_Drive+0x124>)
 8003144:	fba2 2303 	umull	r2, r3, r2, r3
 8003148:	091b      	lsrs	r3, r3, #4
 800314a:	4a30      	ldr	r2, [pc, #192]	@ (800320c <FAN_Drive+0x11c>)
 800314c:	6013      	str	r3, [r2, #0]
		heat_sink_temp = (heat_sink_temp-500)/10;
 800314e:	4b30      	ldr	r3, [pc, #192]	@ (8003210 <FAN_Drive+0x120>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8003156:	4a2f      	ldr	r2, [pc, #188]	@ (8003214 <FAN_Drive+0x124>)
 8003158:	fba2 2303 	umull	r2, r3, r2, r3
 800315c:	08db      	lsrs	r3, r3, #3
 800315e:	4a2c      	ldr	r2, [pc, #176]	@ (8003210 <FAN_Drive+0x120>)
 8003160:	6013      	str	r3, [r2, #0]
		// Choose the higher of the two temperatures
		temperature = (pcb_temp > heat_sink_temp) ? pcb_temp : heat_sink_temp;
 8003162:	4b2b      	ldr	r3, [pc, #172]	@ (8003210 <FAN_Drive+0x120>)
 8003164:	681a      	ldr	r2, [r3, #0]
 8003166:	4b29      	ldr	r3, [pc, #164]	@ (800320c <FAN_Drive+0x11c>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	4293      	cmp	r3, r2
 800316c:	bf38      	it	cc
 800316e:	4613      	movcc	r3, r2
 8003170:	603b      	str	r3, [r7, #0]
		// Apply a non-linear (exponential) scaling for the fan speed
		// This scales the temperature to a value between 0 and 1, then applies an exponential curve
		uint32_t normalized_temp = ((temperature - 20) *100)/ 80;  // Normalizing between 0 (20°C) and 1000 (100°C)
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	2264      	movs	r2, #100	@ 0x64
 8003176:	fb02 f303 	mul.w	r3, r2, r3
 800317a:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 800317e:	4a25      	ldr	r2, [pc, #148]	@ (8003214 <FAN_Drive+0x124>)
 8003180:	fba2 2303 	umull	r2, r3, r2, r3
 8003184:	099b      	lsrs	r3, r3, #6
 8003186:	607b      	str	r3, [r7, #4]
		if (normalized_temp > 100) normalized_temp = 100;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2b64      	cmp	r3, #100	@ 0x64
 800318c:	d901      	bls.n	8003192 <FAN_Drive+0xa2>
 800318e:	2364      	movs	r3, #100	@ 0x64
 8003190:	607b      	str	r3, [r7, #4]
		if (normalized_temp < 0) normalized_temp = 0;

		duty_cycle = 20 + ((int)(pow(normalized_temp, 3) * 79))/1000000;  // Cubic curve for fan speed control
 8003192:	6878      	ldr	r0, [r7, #4]
 8003194:	f7fd f9de 	bl	8000554 <__aeabi_ui2d>
 8003198:	4602      	mov	r2, r0
 800319a:	460b      	mov	r3, r1
 800319c:	ed9f 1b16 	vldr	d1, [pc, #88]	@ 80031f8 <FAN_Drive+0x108>
 80031a0:	ec43 2b10 	vmov	d0, r2, r3
 80031a4:	f012 fe54 	bl	8015e50 <pow>
 80031a8:	ec51 0b10 	vmov	r0, r1, d0
 80031ac:	a314      	add	r3, pc, #80	@ (adr r3, 8003200 <FAN_Drive+0x110>)
 80031ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031b2:	f7fd fa49 	bl	8000648 <__aeabi_dmul>
 80031b6:	4602      	mov	r2, r0
 80031b8:	460b      	mov	r3, r1
 80031ba:	4610      	mov	r0, r2
 80031bc:	4619      	mov	r1, r3
 80031be:	f7fd fcf3 	bl	8000ba8 <__aeabi_d2iz>
 80031c2:	4603      	mov	r3, r0
 80031c4:	4a14      	ldr	r2, [pc, #80]	@ (8003218 <FAN_Drive+0x128>)
 80031c6:	fb82 1203 	smull	r1, r2, r2, r3
 80031ca:	1492      	asrs	r2, r2, #18
 80031cc:	17db      	asrs	r3, r3, #31
 80031ce:	1ad3      	subs	r3, r2, r3
 80031d0:	3314      	adds	r3, #20
 80031d2:	4a12      	ldr	r2, [pc, #72]	@ (800321c <FAN_Drive+0x12c>)
 80031d4:	6013      	str	r3, [r2, #0]

		// Enforce minimum and maximum duty cycles
		if (temperature < 20) {
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	2b13      	cmp	r3, #19
 80031da:	d803      	bhi.n	80031e4 <FAN_Drive+0xf4>
		        duty_cycle = 20;
 80031dc:	4b0f      	ldr	r3, [pc, #60]	@ (800321c <FAN_Drive+0x12c>)
 80031de:	2214      	movs	r2, #20
 80031e0:	601a      	str	r2, [r3, #0]
		    	duty_cycle = 99;
		}

		//Set_PWM_DutyCycle(duty_cycle);

}
 80031e2:	e005      	b.n	80031f0 <FAN_Drive+0x100>
		} else if (temperature > 100) {
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	2b64      	cmp	r3, #100	@ 0x64
 80031e8:	d902      	bls.n	80031f0 <FAN_Drive+0x100>
		    	duty_cycle = 99;
 80031ea:	4b0c      	ldr	r3, [pc, #48]	@ (800321c <FAN_Drive+0x12c>)
 80031ec:	2263      	movs	r2, #99	@ 0x63
 80031ee:	601a      	str	r2, [r3, #0]
}
 80031f0:	bf00      	nop
 80031f2:	3708      	adds	r7, #8
 80031f4:	46bd      	mov	sp, r7
 80031f6:	bd80      	pop	{r7, pc}
 80031f8:	00000000 	.word	0x00000000
 80031fc:	40080000 	.word	0x40080000
 8003200:	00000000 	.word	0x00000000
 8003204:	4053c000 	.word	0x4053c000
 8003208:	20000a88 	.word	0x20000a88
 800320c:	20000a80 	.word	0x20000a80
 8003210:	20000a84 	.word	0x20000a84
 8003214:	cccccccd 	.word	0xcccccccd
 8003218:	431bde83 	.word	0x431bde83
 800321c:	2000003c 	.word	0x2000003c

08003220 <SendUSBMessage>:



void SendUSBMessage(const char* message) {
 8003220:	b580      	push	{r7, lr}
 8003222:	b084      	sub	sp, #16
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
    uint16_t len = strlen(message);
 8003228:	6878      	ldr	r0, [r7, #4]
 800322a:	f7fd f849 	bl	80002c0 <strlen>
 800322e:	4603      	mov	r3, r0
 8003230:	81fb      	strh	r3, [r7, #14]
    if (len > 127) len = 127;  // Limit to buffer size
 8003232:	89fb      	ldrh	r3, [r7, #14]
 8003234:	2b7f      	cmp	r3, #127	@ 0x7f
 8003236:	d901      	bls.n	800323c <SendUSBMessage+0x1c>
 8003238:	237f      	movs	r3, #127	@ 0x7f
 800323a:	81fb      	strh	r3, [r7, #14]
    memcpy(USB_TX_Buffer, message, len);
 800323c:	89fb      	ldrh	r3, [r7, #14]
 800323e:	461a      	mov	r2, r3
 8003240:	6879      	ldr	r1, [r7, #4]
 8003242:	480b      	ldr	r0, [pc, #44]	@ (8003270 <SendUSBMessage+0x50>)
 8003244:	f00e febd 	bl	8011fc2 <memcpy>
    USB_TX_Buffer[len] = '\0';  // Ensure null-terminated string
 8003248:	89fb      	ldrh	r3, [r7, #14]
 800324a:	4a09      	ldr	r2, [pc, #36]	@ (8003270 <SendUSBMessage+0x50>)
 800324c:	2100      	movs	r1, #0
 800324e:	54d1      	strb	r1, [r2, r3]
            break;
        }
      // HAL_Delay(10);  // Small delay before retrying
    } while (retry_count-- > 0);*/
    do {
            result = CDC_Transmit_FS((uint8_t*)message, len);
 8003250:	89fb      	ldrh	r3, [r7, #14]
 8003252:	4619      	mov	r1, r3
 8003254:	6878      	ldr	r0, [r7, #4]
 8003256:	f00d fa19 	bl	801068c <CDC_Transmit_FS>
 800325a:	4603      	mov	r3, r0
 800325c:	737b      	strb	r3, [r7, #13]
        } while (result == USBD_BUSY); // Retry while USB is busy
 800325e:	7b7b      	ldrb	r3, [r7, #13]
 8003260:	2b01      	cmp	r3, #1
 8003262:	d0f5      	beq.n	8003250 <SendUSBMessage+0x30>


}
 8003264:	bf00      	nop
 8003266:	bf00      	nop
 8003268:	3710      	adds	r7, #16
 800326a:	46bd      	mov	sp, r7
 800326c:	bd80      	pop	{r7, pc}
 800326e:	bf00      	nop
 8003270:	20000b00 	.word	0x20000b00

08003274 <ParseUSBCommand>:

void ParseUSBCommand(void) {
 8003274:	b580      	push	{r7, lr}
 8003276:	af00      	add	r7, sp, #0
	 if (dataReceivedFlag) {
 8003278:	4ba7      	ldr	r3, [pc, #668]	@ (8003518 <ParseUSBCommand+0x2a4>)
 800327a:	781b      	ldrb	r3, [r3, #0]
 800327c:	b2db      	uxtb	r3, r3
 800327e:	2b00      	cmp	r3, #0
 8003280:	f000 8147 	beq.w	8003512 <ParseUSBCommand+0x29e>
	        if (strncmp((char*)USB_RX_Buffer, "SET_KP", 6) == 0) {
 8003284:	2206      	movs	r2, #6
 8003286:	49a5      	ldr	r1, [pc, #660]	@ (800351c <ParseUSBCommand+0x2a8>)
 8003288:	48a5      	ldr	r0, [pc, #660]	@ (8003520 <ParseUSBCommand+0x2ac>)
 800328a:	f00e fe10 	bl	8011eae <strncmp>
 800328e:	4603      	mov	r3, r0
 8003290:	2b00      	cmp	r3, #0
 8003292:	d108      	bne.n	80032a6 <ParseUSBCommand+0x32>
	            sscanf((char*)USB_RX_Buffer, "SET_KP %f", &Kp);
 8003294:	4aa3      	ldr	r2, [pc, #652]	@ (8003524 <ParseUSBCommand+0x2b0>)
 8003296:	49a4      	ldr	r1, [pc, #656]	@ (8003528 <ParseUSBCommand+0x2b4>)
 8003298:	48a1      	ldr	r0, [pc, #644]	@ (8003520 <ParseUSBCommand+0x2ac>)
 800329a:	f00e fd91 	bl	8011dc0 <siscanf>
	            SendUSBMessage("KP Updated\n");
 800329e:	48a3      	ldr	r0, [pc, #652]	@ (800352c <ParseUSBCommand+0x2b8>)
 80032a0:	f7ff ffbe 	bl	8003220 <SendUSBMessage>
 80032a4:	e12d      	b.n	8003502 <ParseUSBCommand+0x28e>

	        } else if (strncmp((char*)USB_RX_Buffer, "SET_Ti", 6) == 0) {
 80032a6:	2206      	movs	r2, #6
 80032a8:	49a1      	ldr	r1, [pc, #644]	@ (8003530 <ParseUSBCommand+0x2bc>)
 80032aa:	489d      	ldr	r0, [pc, #628]	@ (8003520 <ParseUSBCommand+0x2ac>)
 80032ac:	f00e fdff 	bl	8011eae <strncmp>
 80032b0:	4603      	mov	r3, r0
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d108      	bne.n	80032c8 <ParseUSBCommand+0x54>
	            sscanf((char*)USB_RX_Buffer, "SET_Ti %f", &Ti);
 80032b6:	4a9f      	ldr	r2, [pc, #636]	@ (8003534 <ParseUSBCommand+0x2c0>)
 80032b8:	499f      	ldr	r1, [pc, #636]	@ (8003538 <ParseUSBCommand+0x2c4>)
 80032ba:	4899      	ldr	r0, [pc, #612]	@ (8003520 <ParseUSBCommand+0x2ac>)
 80032bc:	f00e fd80 	bl	8011dc0 <siscanf>
	            SendUSBMessage("Ti Updated\n");
 80032c0:	489e      	ldr	r0, [pc, #632]	@ (800353c <ParseUSBCommand+0x2c8>)
 80032c2:	f7ff ffad 	bl	8003220 <SendUSBMessage>
 80032c6:	e11c      	b.n	8003502 <ParseUSBCommand+0x28e>

	        } else if (strncmp((char*)USB_RX_Buffer, "SET_VREF", 8) == 0) {
 80032c8:	2208      	movs	r2, #8
 80032ca:	499d      	ldr	r1, [pc, #628]	@ (8003540 <ParseUSBCommand+0x2cc>)
 80032cc:	4894      	ldr	r0, [pc, #592]	@ (8003520 <ParseUSBCommand+0x2ac>)
 80032ce:	f00e fdee 	bl	8011eae <strncmp>
 80032d2:	4603      	mov	r3, r0
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d108      	bne.n	80032ea <ParseUSBCommand+0x76>
	            sscanf((char*)USB_RX_Buffer, "SET_VREF %hu", &vref);
 80032d8:	4a9a      	ldr	r2, [pc, #616]	@ (8003544 <ParseUSBCommand+0x2d0>)
 80032da:	499b      	ldr	r1, [pc, #620]	@ (8003548 <ParseUSBCommand+0x2d4>)
 80032dc:	4890      	ldr	r0, [pc, #576]	@ (8003520 <ParseUSBCommand+0x2ac>)
 80032de:	f00e fd6f 	bl	8011dc0 <siscanf>
	            SendUSBMessage("vref Updated\n");
 80032e2:	489a      	ldr	r0, [pc, #616]	@ (800354c <ParseUSBCommand+0x2d8>)
 80032e4:	f7ff ff9c 	bl	8003220 <SendUSBMessage>
 80032e8:	e10b      	b.n	8003502 <ParseUSBCommand+0x28e>

	        } else if (strncmp((char*)USB_RX_Buffer, "SET_CS1_VREF", 12) == 0) {
 80032ea:	220c      	movs	r2, #12
 80032ec:	4998      	ldr	r1, [pc, #608]	@ (8003550 <ParseUSBCommand+0x2dc>)
 80032ee:	488c      	ldr	r0, [pc, #560]	@ (8003520 <ParseUSBCommand+0x2ac>)
 80032f0:	f00e fddd 	bl	8011eae <strncmp>
 80032f4:	4603      	mov	r3, r0
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d108      	bne.n	800330c <ParseUSBCommand+0x98>
	            sscanf((char*)USB_RX_Buffer, "SET_CS1_VREF %d", &current_sensor1_vref);
 80032fa:	4a96      	ldr	r2, [pc, #600]	@ (8003554 <ParseUSBCommand+0x2e0>)
 80032fc:	4996      	ldr	r1, [pc, #600]	@ (8003558 <ParseUSBCommand+0x2e4>)
 80032fe:	4888      	ldr	r0, [pc, #544]	@ (8003520 <ParseUSBCommand+0x2ac>)
 8003300:	f00e fd5e 	bl	8011dc0 <siscanf>
	            SendUSBMessage("current_sensor1_vref Updated\n");
 8003304:	4895      	ldr	r0, [pc, #596]	@ (800355c <ParseUSBCommand+0x2e8>)
 8003306:	f7ff ff8b 	bl	8003220 <SendUSBMessage>
 800330a:	e0fa      	b.n	8003502 <ParseUSBCommand+0x28e>

	        } else if (strncmp((char*)USB_RX_Buffer, "SET_CS2_VREF", 12) == 0) {
 800330c:	220c      	movs	r2, #12
 800330e:	4994      	ldr	r1, [pc, #592]	@ (8003560 <ParseUSBCommand+0x2ec>)
 8003310:	4883      	ldr	r0, [pc, #524]	@ (8003520 <ParseUSBCommand+0x2ac>)
 8003312:	f00e fdcc 	bl	8011eae <strncmp>
 8003316:	4603      	mov	r3, r0
 8003318:	2b00      	cmp	r3, #0
 800331a:	d108      	bne.n	800332e <ParseUSBCommand+0xba>
	            sscanf((char*)USB_RX_Buffer, "SET_CS2_VREF %d", &current_sensor2_vref);
 800331c:	4a91      	ldr	r2, [pc, #580]	@ (8003564 <ParseUSBCommand+0x2f0>)
 800331e:	4992      	ldr	r1, [pc, #584]	@ (8003568 <ParseUSBCommand+0x2f4>)
 8003320:	487f      	ldr	r0, [pc, #508]	@ (8003520 <ParseUSBCommand+0x2ac>)
 8003322:	f00e fd4d 	bl	8011dc0 <siscanf>
	            SendUSBMessage("current_sensor2_vref Updated\n");
 8003326:	4891      	ldr	r0, [pc, #580]	@ (800356c <ParseUSBCommand+0x2f8>)
 8003328:	f7ff ff7a 	bl	8003220 <SendUSBMessage>
 800332c:	e0e9      	b.n	8003502 <ParseUSBCommand+0x28e>

	        } else if (strncmp((char*)USB_RX_Buffer, "SET_IMAX2_SUM", 13) == 0) {
 800332e:	220d      	movs	r2, #13
 8003330:	498f      	ldr	r1, [pc, #572]	@ (8003570 <ParseUSBCommand+0x2fc>)
 8003332:	487b      	ldr	r0, [pc, #492]	@ (8003520 <ParseUSBCommand+0x2ac>)
 8003334:	f00e fdbb 	bl	8011eae <strncmp>
 8003338:	4603      	mov	r3, r0
 800333a:	2b00      	cmp	r3, #0
 800333c:	d108      	bne.n	8003350 <ParseUSBCommand+0xdc>
	            sscanf((char*)USB_RX_Buffer, "SET_IMAX2_SUM %d", &imax2_sum);
 800333e:	4a8d      	ldr	r2, [pc, #564]	@ (8003574 <ParseUSBCommand+0x300>)
 8003340:	498d      	ldr	r1, [pc, #564]	@ (8003578 <ParseUSBCommand+0x304>)
 8003342:	4877      	ldr	r0, [pc, #476]	@ (8003520 <ParseUSBCommand+0x2ac>)
 8003344:	f00e fd3c 	bl	8011dc0 <siscanf>
	            SendUSBMessage("imax2_sum Updated\n");
 8003348:	488c      	ldr	r0, [pc, #560]	@ (800357c <ParseUSBCommand+0x308>)
 800334a:	f7ff ff69 	bl	8003220 <SendUSBMessage>
 800334e:	e0d8      	b.n	8003502 <ParseUSBCommand+0x28e>

	        } else if (strncmp((char*)USB_RX_Buffer, "SET_DELAY_TR", 12) == 0) {
 8003350:	220c      	movs	r2, #12
 8003352:	498b      	ldr	r1, [pc, #556]	@ (8003580 <ParseUSBCommand+0x30c>)
 8003354:	4872      	ldr	r0, [pc, #456]	@ (8003520 <ParseUSBCommand+0x2ac>)
 8003356:	f00e fdaa 	bl	8011eae <strncmp>
 800335a:	4603      	mov	r3, r0
 800335c:	2b00      	cmp	r3, #0
 800335e:	d108      	bne.n	8003372 <ParseUSBCommand+0xfe>
	            sscanf((char*)USB_RX_Buffer, "SET_DELAY_TR %f", &delay_tr);
 8003360:	4a88      	ldr	r2, [pc, #544]	@ (8003584 <ParseUSBCommand+0x310>)
 8003362:	4989      	ldr	r1, [pc, #548]	@ (8003588 <ParseUSBCommand+0x314>)
 8003364:	486e      	ldr	r0, [pc, #440]	@ (8003520 <ParseUSBCommand+0x2ac>)
 8003366:	f00e fd2b 	bl	8011dc0 <siscanf>
	            SendUSBMessage("delay_tr Updated\n");
 800336a:	4888      	ldr	r0, [pc, #544]	@ (800358c <ParseUSBCommand+0x318>)
 800336c:	f7ff ff58 	bl	8003220 <SendUSBMessage>
 8003370:	e0c7      	b.n	8003502 <ParseUSBCommand+0x28e>

	        } else if (strncmp((char*)USB_RX_Buffer, "SET_DELAY_HC", 12) == 0) {
 8003372:	220c      	movs	r2, #12
 8003374:	4986      	ldr	r1, [pc, #536]	@ (8003590 <ParseUSBCommand+0x31c>)
 8003376:	486a      	ldr	r0, [pc, #424]	@ (8003520 <ParseUSBCommand+0x2ac>)
 8003378:	f00e fd99 	bl	8011eae <strncmp>
 800337c:	4603      	mov	r3, r0
 800337e:	2b00      	cmp	r3, #0
 8003380:	d108      	bne.n	8003394 <ParseUSBCommand+0x120>
	            sscanf((char*)USB_RX_Buffer, "SET_DELAY_HC %f", &delay_hc);
 8003382:	4a84      	ldr	r2, [pc, #528]	@ (8003594 <ParseUSBCommand+0x320>)
 8003384:	4984      	ldr	r1, [pc, #528]	@ (8003598 <ParseUSBCommand+0x324>)
 8003386:	4866      	ldr	r0, [pc, #408]	@ (8003520 <ParseUSBCommand+0x2ac>)
 8003388:	f00e fd1a 	bl	8011dc0 <siscanf>
	            SendUSBMessage("delay_hc Updated\n");
 800338c:	4883      	ldr	r0, [pc, #524]	@ (800359c <ParseUSBCommand+0x328>)
 800338e:	f7ff ff47 	bl	8003220 <SendUSBMessage>
 8003392:	e0b6      	b.n	8003502 <ParseUSBCommand+0x28e>

	        } else if (strncmp((char*)USB_RX_Buffer, "GET_KP", 6) == 0) {
 8003394:	2206      	movs	r2, #6
 8003396:	4982      	ldr	r1, [pc, #520]	@ (80035a0 <ParseUSBCommand+0x32c>)
 8003398:	4861      	ldr	r0, [pc, #388]	@ (8003520 <ParseUSBCommand+0x2ac>)
 800339a:	f00e fd88 	bl	8011eae <strncmp>
 800339e:	4603      	mov	r3, r0
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d10e      	bne.n	80033c2 <ParseUSBCommand+0x14e>
	            sprintf((char*)USB_TX_Buffer, "KP = %f\n", Kp);
 80033a4:	4b5f      	ldr	r3, [pc, #380]	@ (8003524 <ParseUSBCommand+0x2b0>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4618      	mov	r0, r3
 80033aa:	f7fd f8f5 	bl	8000598 <__aeabi_f2d>
 80033ae:	4602      	mov	r2, r0
 80033b0:	460b      	mov	r3, r1
 80033b2:	497c      	ldr	r1, [pc, #496]	@ (80035a4 <ParseUSBCommand+0x330>)
 80033b4:	487c      	ldr	r0, [pc, #496]	@ (80035a8 <ParseUSBCommand+0x334>)
 80033b6:	f00e fce3 	bl	8011d80 <siprintf>
	            SendUSBMessage((char*)USB_TX_Buffer);
 80033ba:	487b      	ldr	r0, [pc, #492]	@ (80035a8 <ParseUSBCommand+0x334>)
 80033bc:	f7ff ff30 	bl	8003220 <SendUSBMessage>
 80033c0:	e09f      	b.n	8003502 <ParseUSBCommand+0x28e>

	        } else if (strncmp((char*)USB_RX_Buffer, "GET_Ti", 6) == 0) {
 80033c2:	2206      	movs	r2, #6
 80033c4:	4979      	ldr	r1, [pc, #484]	@ (80035ac <ParseUSBCommand+0x338>)
 80033c6:	4856      	ldr	r0, [pc, #344]	@ (8003520 <ParseUSBCommand+0x2ac>)
 80033c8:	f00e fd71 	bl	8011eae <strncmp>
 80033cc:	4603      	mov	r3, r0
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d10e      	bne.n	80033f0 <ParseUSBCommand+0x17c>
	            sprintf((char*)USB_TX_Buffer, "Ti = %f\n", Ti);
 80033d2:	4b58      	ldr	r3, [pc, #352]	@ (8003534 <ParseUSBCommand+0x2c0>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	4618      	mov	r0, r3
 80033d8:	f7fd f8de 	bl	8000598 <__aeabi_f2d>
 80033dc:	4602      	mov	r2, r0
 80033de:	460b      	mov	r3, r1
 80033e0:	4973      	ldr	r1, [pc, #460]	@ (80035b0 <ParseUSBCommand+0x33c>)
 80033e2:	4871      	ldr	r0, [pc, #452]	@ (80035a8 <ParseUSBCommand+0x334>)
 80033e4:	f00e fccc 	bl	8011d80 <siprintf>
	            SendUSBMessage((char*)USB_TX_Buffer);
 80033e8:	486f      	ldr	r0, [pc, #444]	@ (80035a8 <ParseUSBCommand+0x334>)
 80033ea:	f7ff ff19 	bl	8003220 <SendUSBMessage>
 80033ee:	e088      	b.n	8003502 <ParseUSBCommand+0x28e>

	        } else if (strncmp((char*)USB_RX_Buffer, "GET_VREF", 8) == 0) {
 80033f0:	2208      	movs	r2, #8
 80033f2:	4970      	ldr	r1, [pc, #448]	@ (80035b4 <ParseUSBCommand+0x340>)
 80033f4:	484a      	ldr	r0, [pc, #296]	@ (8003520 <ParseUSBCommand+0x2ac>)
 80033f6:	f00e fd5a 	bl	8011eae <strncmp>
 80033fa:	4603      	mov	r3, r0
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d10a      	bne.n	8003416 <ParseUSBCommand+0x1a2>
	            sprintf((char*)USB_TX_Buffer, "vref = %hu\n", vref);
 8003400:	4b50      	ldr	r3, [pc, #320]	@ (8003544 <ParseUSBCommand+0x2d0>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	461a      	mov	r2, r3
 8003406:	496c      	ldr	r1, [pc, #432]	@ (80035b8 <ParseUSBCommand+0x344>)
 8003408:	4867      	ldr	r0, [pc, #412]	@ (80035a8 <ParseUSBCommand+0x334>)
 800340a:	f00e fcb9 	bl	8011d80 <siprintf>
	            SendUSBMessage((char*)USB_TX_Buffer);
 800340e:	4866      	ldr	r0, [pc, #408]	@ (80035a8 <ParseUSBCommand+0x334>)
 8003410:	f7ff ff06 	bl	8003220 <SendUSBMessage>
 8003414:	e075      	b.n	8003502 <ParseUSBCommand+0x28e>

	        } else if (strncmp((char*)USB_RX_Buffer, "GET_CS1_VREF", 12) == 0) {
 8003416:	220c      	movs	r2, #12
 8003418:	4968      	ldr	r1, [pc, #416]	@ (80035bc <ParseUSBCommand+0x348>)
 800341a:	4841      	ldr	r0, [pc, #260]	@ (8003520 <ParseUSBCommand+0x2ac>)
 800341c:	f00e fd47 	bl	8011eae <strncmp>
 8003420:	4603      	mov	r3, r0
 8003422:	2b00      	cmp	r3, #0
 8003424:	d10a      	bne.n	800343c <ParseUSBCommand+0x1c8>
	            sprintf((char*)USB_TX_Buffer, "current_sensor1_vref = %f\n", current_sensor1_vref);
 8003426:	4b4b      	ldr	r3, [pc, #300]	@ (8003554 <ParseUSBCommand+0x2e0>)
 8003428:	881b      	ldrh	r3, [r3, #0]
 800342a:	461a      	mov	r2, r3
 800342c:	4964      	ldr	r1, [pc, #400]	@ (80035c0 <ParseUSBCommand+0x34c>)
 800342e:	485e      	ldr	r0, [pc, #376]	@ (80035a8 <ParseUSBCommand+0x334>)
 8003430:	f00e fca6 	bl	8011d80 <siprintf>
	            SendUSBMessage((char*)USB_TX_Buffer);
 8003434:	485c      	ldr	r0, [pc, #368]	@ (80035a8 <ParseUSBCommand+0x334>)
 8003436:	f7ff fef3 	bl	8003220 <SendUSBMessage>
 800343a:	e062      	b.n	8003502 <ParseUSBCommand+0x28e>

	        } else if (strncmp((char*)USB_RX_Buffer, "GET_CS2_VREF", 12) == 0) {
 800343c:	220c      	movs	r2, #12
 800343e:	4961      	ldr	r1, [pc, #388]	@ (80035c4 <ParseUSBCommand+0x350>)
 8003440:	4837      	ldr	r0, [pc, #220]	@ (8003520 <ParseUSBCommand+0x2ac>)
 8003442:	f00e fd34 	bl	8011eae <strncmp>
 8003446:	4603      	mov	r3, r0
 8003448:	2b00      	cmp	r3, #0
 800344a:	d10a      	bne.n	8003462 <ParseUSBCommand+0x1ee>
	            sprintf((char*)USB_TX_Buffer, "current_sensor2_vref = %f\n", current_sensor2_vref);
 800344c:	4b45      	ldr	r3, [pc, #276]	@ (8003564 <ParseUSBCommand+0x2f0>)
 800344e:	881b      	ldrh	r3, [r3, #0]
 8003450:	461a      	mov	r2, r3
 8003452:	495d      	ldr	r1, [pc, #372]	@ (80035c8 <ParseUSBCommand+0x354>)
 8003454:	4854      	ldr	r0, [pc, #336]	@ (80035a8 <ParseUSBCommand+0x334>)
 8003456:	f00e fc93 	bl	8011d80 <siprintf>
	            SendUSBMessage((char*)USB_TX_Buffer);
 800345a:	4853      	ldr	r0, [pc, #332]	@ (80035a8 <ParseUSBCommand+0x334>)
 800345c:	f7ff fee0 	bl	8003220 <SendUSBMessage>
 8003460:	e04f      	b.n	8003502 <ParseUSBCommand+0x28e>

	        } else if (strncmp((char*)USB_RX_Buffer, "GET_IMAX2_SUM", 13) == 0) {
 8003462:	220d      	movs	r2, #13
 8003464:	4959      	ldr	r1, [pc, #356]	@ (80035cc <ParseUSBCommand+0x358>)
 8003466:	482e      	ldr	r0, [pc, #184]	@ (8003520 <ParseUSBCommand+0x2ac>)
 8003468:	f00e fd21 	bl	8011eae <strncmp>
 800346c:	4603      	mov	r3, r0
 800346e:	2b00      	cmp	r3, #0
 8003470:	d10b      	bne.n	800348a <ParseUSBCommand+0x216>
	            sprintf((char*)USB_TX_Buffer, "imax2_sum = %f\n", imax2_sum);
 8003472:	4b40      	ldr	r3, [pc, #256]	@ (8003574 <ParseUSBCommand+0x300>)
 8003474:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003478:	461a      	mov	r2, r3
 800347a:	4955      	ldr	r1, [pc, #340]	@ (80035d0 <ParseUSBCommand+0x35c>)
 800347c:	484a      	ldr	r0, [pc, #296]	@ (80035a8 <ParseUSBCommand+0x334>)
 800347e:	f00e fc7f 	bl	8011d80 <siprintf>
	            SendUSBMessage((char*)USB_TX_Buffer);
 8003482:	4849      	ldr	r0, [pc, #292]	@ (80035a8 <ParseUSBCommand+0x334>)
 8003484:	f7ff fecc 	bl	8003220 <SendUSBMessage>
 8003488:	e03b      	b.n	8003502 <ParseUSBCommand+0x28e>

	        } else if (strncmp((char*)USB_RX_Buffer, "GET_DELAY_TR", 12) == 0) {
 800348a:	220c      	movs	r2, #12
 800348c:	4951      	ldr	r1, [pc, #324]	@ (80035d4 <ParseUSBCommand+0x360>)
 800348e:	4824      	ldr	r0, [pc, #144]	@ (8003520 <ParseUSBCommand+0x2ac>)
 8003490:	f00e fd0d 	bl	8011eae <strncmp>
 8003494:	4603      	mov	r3, r0
 8003496:	2b00      	cmp	r3, #0
 8003498:	d10e      	bne.n	80034b8 <ParseUSBCommand+0x244>
	            sprintf((char*)USB_TX_Buffer, "delay_tr = %f\n", delay_tr);
 800349a:	4b3a      	ldr	r3, [pc, #232]	@ (8003584 <ParseUSBCommand+0x310>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4618      	mov	r0, r3
 80034a0:	f7fd f87a 	bl	8000598 <__aeabi_f2d>
 80034a4:	4602      	mov	r2, r0
 80034a6:	460b      	mov	r3, r1
 80034a8:	494b      	ldr	r1, [pc, #300]	@ (80035d8 <ParseUSBCommand+0x364>)
 80034aa:	483f      	ldr	r0, [pc, #252]	@ (80035a8 <ParseUSBCommand+0x334>)
 80034ac:	f00e fc68 	bl	8011d80 <siprintf>
	            SendUSBMessage((char*)USB_TX_Buffer);
 80034b0:	483d      	ldr	r0, [pc, #244]	@ (80035a8 <ParseUSBCommand+0x334>)
 80034b2:	f7ff feb5 	bl	8003220 <SendUSBMessage>
 80034b6:	e024      	b.n	8003502 <ParseUSBCommand+0x28e>

	        } else if (strncmp((char*)USB_RX_Buffer, "GET_DELAY_HC", 12) == 0) {
 80034b8:	220c      	movs	r2, #12
 80034ba:	4948      	ldr	r1, [pc, #288]	@ (80035dc <ParseUSBCommand+0x368>)
 80034bc:	4818      	ldr	r0, [pc, #96]	@ (8003520 <ParseUSBCommand+0x2ac>)
 80034be:	f00e fcf6 	bl	8011eae <strncmp>
 80034c2:	4603      	mov	r3, r0
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d10e      	bne.n	80034e6 <ParseUSBCommand+0x272>
	            sprintf((char*)USB_TX_Buffer, "delay_hc = %f\n", delay_hc);
 80034c8:	4b32      	ldr	r3, [pc, #200]	@ (8003594 <ParseUSBCommand+0x320>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	4618      	mov	r0, r3
 80034ce:	f7fd f863 	bl	8000598 <__aeabi_f2d>
 80034d2:	4602      	mov	r2, r0
 80034d4:	460b      	mov	r3, r1
 80034d6:	4942      	ldr	r1, [pc, #264]	@ (80035e0 <ParseUSBCommand+0x36c>)
 80034d8:	4833      	ldr	r0, [pc, #204]	@ (80035a8 <ParseUSBCommand+0x334>)
 80034da:	f00e fc51 	bl	8011d80 <siprintf>
	            SendUSBMessage((char*)USB_TX_Buffer);
 80034de:	4832      	ldr	r0, [pc, #200]	@ (80035a8 <ParseUSBCommand+0x334>)
 80034e0:	f7ff fe9e 	bl	8003220 <SendUSBMessage>
 80034e4:	e00d      	b.n	8003502 <ParseUSBCommand+0x28e>

	        } else if (strncmp((char*)USB_RX_Buffer, "DISPLAY_ALL", 11) == 0) {
 80034e6:	220b      	movs	r2, #11
 80034e8:	493e      	ldr	r1, [pc, #248]	@ (80035e4 <ParseUSBCommand+0x370>)
 80034ea:	480d      	ldr	r0, [pc, #52]	@ (8003520 <ParseUSBCommand+0x2ac>)
 80034ec:	f00e fcdf 	bl	8011eae <strncmp>
 80034f0:	4603      	mov	r3, r0
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d102      	bne.n	80034fc <ParseUSBCommand+0x288>
	            DisplayAllVariables();
 80034f6:	f000 f9c3 	bl	8003880 <DisplayAllVariables>
 80034fa:	e002      	b.n	8003502 <ParseUSBCommand+0x28e>

	        } else {
	            SendUSBMessage("Unknown Command\n");
 80034fc:	483a      	ldr	r0, [pc, #232]	@ (80035e8 <ParseUSBCommand+0x374>)
 80034fe:	f7ff fe8f 	bl	8003220 <SendUSBMessage>
	        }
	        memset(USB_RX_Buffer, 0, sizeof(USB_RX_Buffer));  // Clear buffer
 8003502:	2240      	movs	r2, #64	@ 0x40
 8003504:	2100      	movs	r1, #0
 8003506:	4806      	ldr	r0, [pc, #24]	@ (8003520 <ParseUSBCommand+0x2ac>)
 8003508:	f00e fcc9 	bl	8011e9e <memset>
	        dataReceivedFlag = 0;
 800350c:	4b02      	ldr	r3, [pc, #8]	@ (8003518 <ParseUSBCommand+0x2a4>)
 800350e:	2200      	movs	r2, #0
 8003510:	701a      	strb	r2, [r3, #0]
	    }
}
 8003512:	bf00      	nop
 8003514:	bd80      	pop	{r7, pc}
 8003516:	bf00      	nop
 8003518:	20000b80 	.word	0x20000b80
 800351c:	08016d68 	.word	0x08016d68
 8003520:	20000ac0 	.word	0x20000ac0
 8003524:	2000002c 	.word	0x2000002c
 8003528:	08016d70 	.word	0x08016d70
 800352c:	08016d7c 	.word	0x08016d7c
 8003530:	08016d88 	.word	0x08016d88
 8003534:	20000030 	.word	0x20000030
 8003538:	08016d90 	.word	0x08016d90
 800353c:	08016d9c 	.word	0x08016d9c
 8003540:	08016da8 	.word	0x08016da8
 8003544:	20000000 	.word	0x20000000
 8003548:	08016db4 	.word	0x08016db4
 800354c:	08016dc4 	.word	0x08016dc4
 8003550:	08016dd4 	.word	0x08016dd4
 8003554:	20000a6c 	.word	0x20000a6c
 8003558:	08016de4 	.word	0x08016de4
 800355c:	08016df4 	.word	0x08016df4
 8003560:	08016e14 	.word	0x08016e14
 8003564:	20000a6e 	.word	0x20000a6e
 8003568:	08016e24 	.word	0x08016e24
 800356c:	08016e34 	.word	0x08016e34
 8003570:	08016e54 	.word	0x08016e54
 8003574:	20000aa4 	.word	0x20000aa4
 8003578:	08016e64 	.word	0x08016e64
 800357c:	08016e78 	.word	0x08016e78
 8003580:	08016e8c 	.word	0x08016e8c
 8003584:	20000010 	.word	0x20000010
 8003588:	08016e9c 	.word	0x08016e9c
 800358c:	08016eac 	.word	0x08016eac
 8003590:	08016ec0 	.word	0x08016ec0
 8003594:	20000014 	.word	0x20000014
 8003598:	08016ed0 	.word	0x08016ed0
 800359c:	08016ee0 	.word	0x08016ee0
 80035a0:	08016ef4 	.word	0x08016ef4
 80035a4:	08016efc 	.word	0x08016efc
 80035a8:	20000b00 	.word	0x20000b00
 80035ac:	08016f08 	.word	0x08016f08
 80035b0:	08016f10 	.word	0x08016f10
 80035b4:	08016f1c 	.word	0x08016f1c
 80035b8:	08016f28 	.word	0x08016f28
 80035bc:	08016f34 	.word	0x08016f34
 80035c0:	08016f44 	.word	0x08016f44
 80035c4:	08016f60 	.word	0x08016f60
 80035c8:	08016f70 	.word	0x08016f70
 80035cc:	08016f8c 	.word	0x08016f8c
 80035d0:	08016f9c 	.word	0x08016f9c
 80035d4:	08016fac 	.word	0x08016fac
 80035d8:	08016fbc 	.word	0x08016fbc
 80035dc:	08016fcc 	.word	0x08016fcc
 80035e0:	08016fdc 	.word	0x08016fdc
 80035e4:	08016fec 	.word	0x08016fec
 80035e8:	08016ff8 	.word	0x08016ff8

080035ec <float_to_integer>:

// CORDIC
int32_t float_to_integer(float in, int scaling_factor, uint8_t bits){
 80035ec:	b480      	push	{r7}
 80035ee:	b087      	sub	sp, #28
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	ed87 0a03 	vstr	s0, [r7, #12]
 80035f6:	60b8      	str	r0, [r7, #8]
 80035f8:	460b      	mov	r3, r1
 80035fa:	71fb      	strb	r3, [r7, #7]

	int32_t acc;
	if(bits == 32){
 80035fc:	79fb      	ldrb	r3, [r7, #7]
 80035fe:	2b20      	cmp	r3, #32
 8003600:	d135      	bne.n	800366e <float_to_integer+0x82>
	if(in <= 1){
 8003602:	edd7 7a03 	vldr	s15, [r7, #12]
 8003606:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800360a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800360e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003612:	d811      	bhi.n	8003638 <float_to_integer+0x4c>
		 acc = (uint32_t)(in*scaling_factor*2147483648);
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	ee07 3a90 	vmov	s15, r3
 800361a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800361e:	edd7 7a03 	vldr	s15, [r7, #12]
 8003622:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003626:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 80036f0 <float_to_integer+0x104>
 800362a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800362e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003632:	ee17 3a90 	vmov	r3, s15
 8003636:	617b      	str	r3, [r7, #20]
	}

	if(in > 1){
 8003638:	edd7 7a03 	vldr	s15, [r7, #12]
 800363c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003640:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003644:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003648:	dd11      	ble.n	800366e <float_to_integer+0x82>
		 acc = (uint32_t)((in/scaling_factor)*2147483648);
 800364a:	68bb      	ldr	r3, [r7, #8]
 800364c:	ee07 3a90 	vmov	s15, r3
 8003650:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003654:	edd7 6a03 	vldr	s13, [r7, #12]
 8003658:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800365c:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 80036f0 <float_to_integer+0x104>
 8003660:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003664:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003668:	ee17 3a90 	vmov	r3, s15
 800366c:	617b      	str	r3, [r7, #20]
		}
}
	if(bits == 16){
 800366e:	79fb      	ldrb	r3, [r7, #7]
 8003670:	2b10      	cmp	r3, #16
 8003672:	d135      	bne.n	80036e0 <float_to_integer+0xf4>
		if(in <= 1){
 8003674:	edd7 7a03 	vldr	s15, [r7, #12]
 8003678:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800367c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003680:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003684:	d811      	bhi.n	80036aa <float_to_integer+0xbe>
			 acc = (uint32_t)(in*scaling_factor*32767);
 8003686:	68bb      	ldr	r3, [r7, #8]
 8003688:	ee07 3a90 	vmov	s15, r3
 800368c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003690:	edd7 7a03 	vldr	s15, [r7, #12]
 8003694:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003698:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 80036f4 <float_to_integer+0x108>
 800369c:	ee67 7a87 	vmul.f32	s15, s15, s14
 80036a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80036a4:	ee17 3a90 	vmov	r3, s15
 80036a8:	617b      	str	r3, [r7, #20]
		}

		if(in > 1){
 80036aa:	edd7 7a03 	vldr	s15, [r7, #12]
 80036ae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80036b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80036b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036ba:	dd11      	ble.n	80036e0 <float_to_integer+0xf4>
			 acc = (uint32_t)((in/scaling_factor)*32767);
 80036bc:	68bb      	ldr	r3, [r7, #8]
 80036be:	ee07 3a90 	vmov	s15, r3
 80036c2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80036c6:	edd7 6a03 	vldr	s13, [r7, #12]
 80036ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80036ce:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 80036f4 <float_to_integer+0x108>
 80036d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80036d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80036da:	ee17 3a90 	vmov	r3, s15
 80036de:	617b      	str	r3, [r7, #20]
			}
	}


	return acc;
 80036e0:	697b      	ldr	r3, [r7, #20]
}
 80036e2:	4618      	mov	r0, r3
 80036e4:	371c      	adds	r7, #28
 80036e6:	46bd      	mov	sp, r7
 80036e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ec:	4770      	bx	lr
 80036ee:	bf00      	nop
 80036f0:	4f000000 	.word	0x4f000000
 80036f4:	46fffe00 	.word	0x46fffe00

080036f8 <integer_to_float>:

float integer_to_float(int32_t result_cordic_integer, int squarted_scaling_factor, int8_t mode, uint8_t bits){
 80036f8:	b480      	push	{r7}
 80036fa:	b087      	sub	sp, #28
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	60f8      	str	r0, [r7, #12]
 8003700:	60b9      	str	r1, [r7, #8]
 8003702:	4611      	mov	r1, r2
 8003704:	461a      	mov	r2, r3
 8003706:	460b      	mov	r3, r1
 8003708:	71fb      	strb	r3, [r7, #7]
 800370a:	4613      	mov	r3, r2
 800370c:	71bb      	strb	r3, [r7, #6]
	float acc;

	if(bits == 32){
 800370e:	79bb      	ldrb	r3, [r7, #6]
 8003710:	2b20      	cmp	r3, #32
 8003712:	d12b      	bne.n	800376c <integer_to_float+0x74>
		// mode = 1 when float_to_integer() in is  <= 1
		if(mode){
 8003714:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d011      	beq.n	8003740 <integer_to_float+0x48>
			acc = (float)((result_cordic_integer/2147483648.0f)/squarted_scaling_factor);
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	ee07 3a90 	vmov	s15, r3
 8003722:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003726:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 80037e0 <integer_to_float+0xe8>
 800372a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800372e:	68bb      	ldr	r3, [r7, #8]
 8003730:	ee07 3a90 	vmov	s15, r3
 8003734:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003738:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800373c:	edc7 7a05 	vstr	s15, [r7, #20]
		}
		// mode = 0 when float_to_integer() in is > 1
		if(!mode){
 8003740:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003744:	2b00      	cmp	r3, #0
 8003746:	d111      	bne.n	800376c <integer_to_float+0x74>
			acc = (float)((result_cordic_integer/2147483648.0f)*squarted_scaling_factor);
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	ee07 3a90 	vmov	s15, r3
 800374e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003752:	eddf 6a23 	vldr	s13, [pc, #140]	@ 80037e0 <integer_to_float+0xe8>
 8003756:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800375a:	68bb      	ldr	r3, [r7, #8]
 800375c:	ee07 3a90 	vmov	s15, r3
 8003760:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003764:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003768:	edc7 7a05 	vstr	s15, [r7, #20]
		}
	}

	if(bits == 16){
 800376c:	79bb      	ldrb	r3, [r7, #6]
 800376e:	2b10      	cmp	r3, #16
 8003770:	d12b      	bne.n	80037ca <integer_to_float+0xd2>
		// mode = 1 when float_to_integer() in is  <= 1
		if(mode){
 8003772:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d011      	beq.n	800379e <integer_to_float+0xa6>
			acc = (float)((result_cordic_integer/32767.0f)/squarted_scaling_factor);
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	ee07 3a90 	vmov	s15, r3
 8003780:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003784:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 80037e4 <integer_to_float+0xec>
 8003788:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800378c:	68bb      	ldr	r3, [r7, #8]
 800378e:	ee07 3a90 	vmov	s15, r3
 8003792:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003796:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800379a:	edc7 7a05 	vstr	s15, [r7, #20]
		}
		// mode = 0 when float_to_integer() in is > 1
		if(!mode){
 800379e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d111      	bne.n	80037ca <integer_to_float+0xd2>
			acc = (float)((result_cordic_integer/32767.0f)*squarted_scaling_factor);
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	ee07 3a90 	vmov	s15, r3
 80037ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80037b0:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 80037e4 <integer_to_float+0xec>
 80037b4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80037b8:	68bb      	ldr	r3, [r7, #8]
 80037ba:	ee07 3a90 	vmov	s15, r3
 80037be:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80037c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037c6:	edc7 7a05 	vstr	s15, [r7, #20]
		}
	}

	return acc;
 80037ca:	697b      	ldr	r3, [r7, #20]
 80037cc:	ee07 3a90 	vmov	s15, r3

}
 80037d0:	eeb0 0a67 	vmov.f32	s0, s15
 80037d4:	371c      	adds	r7, #28
 80037d6:	46bd      	mov	sp, r7
 80037d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037dc:	4770      	bx	lr
 80037de:	bf00      	nop
 80037e0:	4f000000 	.word	0x4f000000
 80037e4:	46fffe00 	.word	0x46fffe00

080037e8 <approx_acos2>:
    // Example coefficients – you would need to adjust these for your range and precision.
    float a0 = 1.5708f;  // ~pi/2
    float a1 = -1.5700f;
    return a0 + a1 * x;
}
static inline float approx_acos2(float x) {
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b084      	sub	sp, #16
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	ed87 0a01 	vstr	s0, [r7, #4]
    // Example coefficients – you would need to adjust these for your range and precision.
	if (x < -1.0f) x = -1.0f;
 80037f2:	edd7 7a01 	vldr	s15, [r7, #4]
 80037f6:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80037fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80037fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003802:	d502      	bpl.n	800380a <approx_acos2+0x22>
 8003804:	4b1a      	ldr	r3, [pc, #104]	@ (8003870 <approx_acos2+0x88>)
 8003806:	607b      	str	r3, [r7, #4]
 8003808:	e00b      	b.n	8003822 <approx_acos2+0x3a>
	    else if (x > 1.0f) x = 1.0f;
 800380a:	edd7 7a01 	vldr	s15, [r7, #4]
 800380e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003812:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003816:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800381a:	dd02      	ble.n	8003822 <approx_acos2+0x3a>
 800381c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8003820:	607b      	str	r3, [r7, #4]
	    float sqrt_val = sqrtf(1.0f - x);
 8003822:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003826:	edd7 7a01 	vldr	s15, [r7, #4]
 800382a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800382e:	eeb0 0a67 	vmov.f32	s0, s15
 8003832:	f012 fb7d 	bl	8015f30 <sqrtf>
 8003836:	ed87 0a03 	vstr	s0, [r7, #12]
	    return sqrt_val * (1.5707963050f + x * (-0.2145988016f + 0.0889789874f * x));
 800383a:	edd7 7a01 	vldr	s15, [r7, #4]
 800383e:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8003874 <approx_acos2+0x8c>
 8003842:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003846:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8003878 <approx_acos2+0x90>
 800384a:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800384e:	edd7 7a01 	vldr	s15, [r7, #4]
 8003852:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003856:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 800387c <approx_acos2+0x94>
 800385a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800385e:	edd7 7a03 	vldr	s15, [r7, #12]
 8003862:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8003866:	eeb0 0a67 	vmov.f32	s0, s15
 800386a:	3710      	adds	r7, #16
 800386c:	46bd      	mov	sp, r7
 800386e:	bd80      	pop	{r7, pc}
 8003870:	bf800000 	.word	0xbf800000
 8003874:	3db63a9e 	.word	0x3db63a9e
 8003878:	3e5bbfca 	.word	0x3e5bbfca
 800387c:	3fc90fda 	.word	0x3fc90fda

08003880 <DisplayAllVariables>:

	    // Return the corresponding LUT entry.
	    return acos_lut[index - 1];
}

void DisplayAllVariables(void) {
 8003880:	b580      	push	{r7, lr}
 8003882:	b0a0      	sub	sp, #128	@ 0x80
 8003884:	af00      	add	r7, sp, #0
    char buffer[128];

    sprintf(buffer, "KP = %f\n", Kp);
 8003886:	4b5e      	ldr	r3, [pc, #376]	@ (8003a00 <DisplayAllVariables+0x180>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	4618      	mov	r0, r3
 800388c:	f7fc fe84 	bl	8000598 <__aeabi_f2d>
 8003890:	4602      	mov	r2, r0
 8003892:	460b      	mov	r3, r1
 8003894:	4638      	mov	r0, r7
 8003896:	495b      	ldr	r1, [pc, #364]	@ (8003a04 <DisplayAllVariables+0x184>)
 8003898:	f00e fa72 	bl	8011d80 <siprintf>
        SendUSBMessage(buffer);
 800389c:	463b      	mov	r3, r7
 800389e:	4618      	mov	r0, r3
 80038a0:	f7ff fcbe 	bl	8003220 <SendUSBMessage>

        sprintf(buffer, "Ti = %f\n", Ti);
 80038a4:	4b58      	ldr	r3, [pc, #352]	@ (8003a08 <DisplayAllVariables+0x188>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4618      	mov	r0, r3
 80038aa:	f7fc fe75 	bl	8000598 <__aeabi_f2d>
 80038ae:	4602      	mov	r2, r0
 80038b0:	460b      	mov	r3, r1
 80038b2:	4638      	mov	r0, r7
 80038b4:	4955      	ldr	r1, [pc, #340]	@ (8003a0c <DisplayAllVariables+0x18c>)
 80038b6:	f00e fa63 	bl	8011d80 <siprintf>
        SendUSBMessage(buffer);
 80038ba:	463b      	mov	r3, r7
 80038bc:	4618      	mov	r0, r3
 80038be:	f7ff fcaf 	bl	8003220 <SendUSBMessage>

        sprintf(buffer, "vref = %hu\n", vref);
 80038c2:	4b53      	ldr	r3, [pc, #332]	@ (8003a10 <DisplayAllVariables+0x190>)
 80038c4:	681a      	ldr	r2, [r3, #0]
 80038c6:	463b      	mov	r3, r7
 80038c8:	4952      	ldr	r1, [pc, #328]	@ (8003a14 <DisplayAllVariables+0x194>)
 80038ca:	4618      	mov	r0, r3
 80038cc:	f00e fa58 	bl	8011d80 <siprintf>
        SendUSBMessage(buffer);
 80038d0:	463b      	mov	r3, r7
 80038d2:	4618      	mov	r0, r3
 80038d4:	f7ff fca4 	bl	8003220 <SendUSBMessage>

        sprintf(buffer, "imax1 = %f\n", imax1);
 80038d8:	4b4f      	ldr	r3, [pc, #316]	@ (8003a18 <DisplayAllVariables+0x198>)
 80038da:	681a      	ldr	r2, [r3, #0]
 80038dc:	463b      	mov	r3, r7
 80038de:	494f      	ldr	r1, [pc, #316]	@ (8003a1c <DisplayAllVariables+0x19c>)
 80038e0:	4618      	mov	r0, r3
 80038e2:	f00e fa4d 	bl	8011d80 <siprintf>
        SendUSBMessage(buffer);
 80038e6:	463b      	mov	r3, r7
 80038e8:	4618      	mov	r0, r3
 80038ea:	f7ff fc99 	bl	8003220 <SendUSBMessage>

        sprintf(buffer, "imax2 = %f\n", imax2);
 80038ee:	4b4c      	ldr	r3, [pc, #304]	@ (8003a20 <DisplayAllVariables+0x1a0>)
 80038f0:	681a      	ldr	r2, [r3, #0]
 80038f2:	463b      	mov	r3, r7
 80038f4:	494b      	ldr	r1, [pc, #300]	@ (8003a24 <DisplayAllVariables+0x1a4>)
 80038f6:	4618      	mov	r0, r3
 80038f8:	f00e fa42 	bl	8011d80 <siprintf>
        SendUSBMessage(buffer);
 80038fc:	463b      	mov	r3, r7
 80038fe:	4618      	mov	r0, r3
 8003900:	f7ff fc8e 	bl	8003220 <SendUSBMessage>

        sprintf(buffer, "imin = %f\n", imin);
 8003904:	4b48      	ldr	r3, [pc, #288]	@ (8003a28 <DisplayAllVariables+0x1a8>)
 8003906:	681a      	ldr	r2, [r3, #0]
 8003908:	463b      	mov	r3, r7
 800390a:	4948      	ldr	r1, [pc, #288]	@ (8003a2c <DisplayAllVariables+0x1ac>)
 800390c:	4618      	mov	r0, r3
 800390e:	f00e fa37 	bl	8011d80 <siprintf>
        SendUSBMessage(buffer);
 8003912:	463b      	mov	r3, r7
 8003914:	4618      	mov	r0, r3
 8003916:	f7ff fc83 	bl	8003220 <SendUSBMessage>

        sprintf(buffer, "input_voltage = %f\n", input_voltage);
 800391a:	4b45      	ldr	r3, [pc, #276]	@ (8003a30 <DisplayAllVariables+0x1b0>)
 800391c:	681a      	ldr	r2, [r3, #0]
 800391e:	463b      	mov	r3, r7
 8003920:	4944      	ldr	r1, [pc, #272]	@ (8003a34 <DisplayAllVariables+0x1b4>)
 8003922:	4618      	mov	r0, r3
 8003924:	f00e fa2c 	bl	8011d80 <siprintf>
        SendUSBMessage(buffer);
 8003928:	463b      	mov	r3, r7
 800392a:	4618      	mov	r0, r3
 800392c:	f7ff fc78 	bl	8003220 <SendUSBMessage>

        sprintf(buffer, "output_voltage = %f\n", output_voltage);
 8003930:	4b41      	ldr	r3, [pc, #260]	@ (8003a38 <DisplayAllVariables+0x1b8>)
 8003932:	681a      	ldr	r2, [r3, #0]
 8003934:	463b      	mov	r3, r7
 8003936:	4941      	ldr	r1, [pc, #260]	@ (8003a3c <DisplayAllVariables+0x1bc>)
 8003938:	4618      	mov	r0, r3
 800393a:	f00e fa21 	bl	8011d80 <siprintf>
        SendUSBMessage(buffer);
 800393e:	463b      	mov	r3, r7
 8003940:	4618      	mov	r0, r3
 8003942:	f7ff fc6d 	bl	8003220 <SendUSBMessage>

        sprintf(buffer, "pcb_temp = %f\n", pcb_temp);
 8003946:	4b3e      	ldr	r3, [pc, #248]	@ (8003a40 <DisplayAllVariables+0x1c0>)
 8003948:	681a      	ldr	r2, [r3, #0]
 800394a:	463b      	mov	r3, r7
 800394c:	493d      	ldr	r1, [pc, #244]	@ (8003a44 <DisplayAllVariables+0x1c4>)
 800394e:	4618      	mov	r0, r3
 8003950:	f00e fa16 	bl	8011d80 <siprintf>
        SendUSBMessage(buffer);
 8003954:	463b      	mov	r3, r7
 8003956:	4618      	mov	r0, r3
 8003958:	f7ff fc62 	bl	8003220 <SendUSBMessage>

        sprintf(buffer, "heat_sink_temp = %f\n", heat_sink_temp);
 800395c:	4b3a      	ldr	r3, [pc, #232]	@ (8003a48 <DisplayAllVariables+0x1c8>)
 800395e:	681a      	ldr	r2, [r3, #0]
 8003960:	463b      	mov	r3, r7
 8003962:	493a      	ldr	r1, [pc, #232]	@ (8003a4c <DisplayAllVariables+0x1cc>)
 8003964:	4618      	mov	r0, r3
 8003966:	f00e fa0b 	bl	8011d80 <siprintf>
        SendUSBMessage(buffer);
 800396a:	463b      	mov	r3, r7
 800396c:	4618      	mov	r0, r3
 800396e:	f7ff fc57 	bl	8003220 <SendUSBMessage>

        sprintf(buffer, "current_sensor1_vref = %f\n", current_sensor1_vref);
 8003972:	4b37      	ldr	r3, [pc, #220]	@ (8003a50 <DisplayAllVariables+0x1d0>)
 8003974:	881b      	ldrh	r3, [r3, #0]
 8003976:	461a      	mov	r2, r3
 8003978:	463b      	mov	r3, r7
 800397a:	4936      	ldr	r1, [pc, #216]	@ (8003a54 <DisplayAllVariables+0x1d4>)
 800397c:	4618      	mov	r0, r3
 800397e:	f00e f9ff 	bl	8011d80 <siprintf>
        SendUSBMessage(buffer);
 8003982:	463b      	mov	r3, r7
 8003984:	4618      	mov	r0, r3
 8003986:	f7ff fc4b 	bl	8003220 <SendUSBMessage>

        sprintf(buffer, "current_sensor2_vref = %f\n", current_sensor2_vref);
 800398a:	4b33      	ldr	r3, [pc, #204]	@ (8003a58 <DisplayAllVariables+0x1d8>)
 800398c:	881b      	ldrh	r3, [r3, #0]
 800398e:	461a      	mov	r2, r3
 8003990:	463b      	mov	r3, r7
 8003992:	4932      	ldr	r1, [pc, #200]	@ (8003a5c <DisplayAllVariables+0x1dc>)
 8003994:	4618      	mov	r0, r3
 8003996:	f00e f9f3 	bl	8011d80 <siprintf>
        SendUSBMessage(buffer);
 800399a:	463b      	mov	r3, r7
 800399c:	4618      	mov	r0, r3
 800399e:	f7ff fc3f 	bl	8003220 <SendUSBMessage>

        sprintf(buffer, "imax2_sum = %f\n", imax2_sum);
 80039a2:	4b2f      	ldr	r3, [pc, #188]	@ (8003a60 <DisplayAllVariables+0x1e0>)
 80039a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80039a8:	461a      	mov	r2, r3
 80039aa:	463b      	mov	r3, r7
 80039ac:	492d      	ldr	r1, [pc, #180]	@ (8003a64 <DisplayAllVariables+0x1e4>)
 80039ae:	4618      	mov	r0, r3
 80039b0:	f00e f9e6 	bl	8011d80 <siprintf>
        SendUSBMessage(buffer);
 80039b4:	463b      	mov	r3, r7
 80039b6:	4618      	mov	r0, r3
 80039b8:	f7ff fc32 	bl	8003220 <SendUSBMessage>

        sprintf(buffer, "delay_tr = %f\n", delay_tr);
 80039bc:	4b2a      	ldr	r3, [pc, #168]	@ (8003a68 <DisplayAllVariables+0x1e8>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	4618      	mov	r0, r3
 80039c2:	f7fc fde9 	bl	8000598 <__aeabi_f2d>
 80039c6:	4602      	mov	r2, r0
 80039c8:	460b      	mov	r3, r1
 80039ca:	4638      	mov	r0, r7
 80039cc:	4927      	ldr	r1, [pc, #156]	@ (8003a6c <DisplayAllVariables+0x1ec>)
 80039ce:	f00e f9d7 	bl	8011d80 <siprintf>
        SendUSBMessage(buffer);
 80039d2:	463b      	mov	r3, r7
 80039d4:	4618      	mov	r0, r3
 80039d6:	f7ff fc23 	bl	8003220 <SendUSBMessage>

        sprintf(buffer, "delay_hc = %f\n", delay_hc);
 80039da:	4b25      	ldr	r3, [pc, #148]	@ (8003a70 <DisplayAllVariables+0x1f0>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4618      	mov	r0, r3
 80039e0:	f7fc fdda 	bl	8000598 <__aeabi_f2d>
 80039e4:	4602      	mov	r2, r0
 80039e6:	460b      	mov	r3, r1
 80039e8:	4638      	mov	r0, r7
 80039ea:	4922      	ldr	r1, [pc, #136]	@ (8003a74 <DisplayAllVariables+0x1f4>)
 80039ec:	f00e f9c8 	bl	8011d80 <siprintf>
        SendUSBMessage(buffer);
 80039f0:	463b      	mov	r3, r7
 80039f2:	4618      	mov	r0, r3
 80039f4:	f7ff fc14 	bl	8003220 <SendUSBMessage>
}
 80039f8:	bf00      	nop
 80039fa:	3780      	adds	r7, #128	@ 0x80
 80039fc:	46bd      	mov	sp, r7
 80039fe:	bd80      	pop	{r7, pc}
 8003a00:	2000002c 	.word	0x2000002c
 8003a04:	08016efc 	.word	0x08016efc
 8003a08:	20000030 	.word	0x20000030
 8003a0c:	08016f10 	.word	0x08016f10
 8003a10:	20000000 	.word	0x20000000
 8003a14:	08016f28 	.word	0x08016f28
 8003a18:	20000a70 	.word	0x20000a70
 8003a1c:	0801700c 	.word	0x0801700c
 8003a20:	20000a74 	.word	0x20000a74
 8003a24:	08017018 	.word	0x08017018
 8003a28:	20000a78 	.word	0x20000a78
 8003a2c:	08017024 	.word	0x08017024
 8003a30:	20000a7c 	.word	0x20000a7c
 8003a34:	08017030 	.word	0x08017030
 8003a38:	20000004 	.word	0x20000004
 8003a3c:	08017044 	.word	0x08017044
 8003a40:	20000a80 	.word	0x20000a80
 8003a44:	0801705c 	.word	0x0801705c
 8003a48:	20000a84 	.word	0x20000a84
 8003a4c:	0801706c 	.word	0x0801706c
 8003a50:	20000a6c 	.word	0x20000a6c
 8003a54:	08016f44 	.word	0x08016f44
 8003a58:	20000a6e 	.word	0x20000a6e
 8003a5c:	08016f70 	.word	0x08016f70
 8003a60:	20000aa4 	.word	0x20000aa4
 8003a64:	08016f9c 	.word	0x08016f9c
 8003a68:	20000010 	.word	0x20000010
 8003a6c:	08016fbc 	.word	0x08016fbc
 8003a70:	20000014 	.word	0x20000014
 8003a74:	08016fdc 	.word	0x08016fdc

08003a78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003a78:	b480      	push	{r7}
 8003a7a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003a7c:	b672      	cpsid	i
}
 8003a7e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003a80:	bf00      	nop
 8003a82:	e7fd      	b.n	8003a80 <Error_Handler+0x8>

08003a84 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b082      	sub	sp, #8
 8003a88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a8a:	4b0f      	ldr	r3, [pc, #60]	@ (8003ac8 <HAL_MspInit+0x44>)
 8003a8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a8e:	4a0e      	ldr	r2, [pc, #56]	@ (8003ac8 <HAL_MspInit+0x44>)
 8003a90:	f043 0301 	orr.w	r3, r3, #1
 8003a94:	6613      	str	r3, [r2, #96]	@ 0x60
 8003a96:	4b0c      	ldr	r3, [pc, #48]	@ (8003ac8 <HAL_MspInit+0x44>)
 8003a98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a9a:	f003 0301 	and.w	r3, r3, #1
 8003a9e:	607b      	str	r3, [r7, #4]
 8003aa0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003aa2:	4b09      	ldr	r3, [pc, #36]	@ (8003ac8 <HAL_MspInit+0x44>)
 8003aa4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003aa6:	4a08      	ldr	r2, [pc, #32]	@ (8003ac8 <HAL_MspInit+0x44>)
 8003aa8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003aac:	6593      	str	r3, [r2, #88]	@ 0x58
 8003aae:	4b06      	ldr	r3, [pc, #24]	@ (8003ac8 <HAL_MspInit+0x44>)
 8003ab0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ab2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ab6:	603b      	str	r3, [r7, #0]
 8003ab8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8003aba:	f005 fa35 	bl	8008f28 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003abe:	bf00      	nop
 8003ac0:	3708      	adds	r7, #8
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	bd80      	pop	{r7, pc}
 8003ac6:	bf00      	nop
 8003ac8:	40021000 	.word	0x40021000

08003acc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b0a4      	sub	sp, #144	@ 0x90
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ad4:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8003ad8:	2200      	movs	r2, #0
 8003ada:	601a      	str	r2, [r3, #0]
 8003adc:	605a      	str	r2, [r3, #4]
 8003ade:	609a      	str	r2, [r3, #8]
 8003ae0:	60da      	str	r2, [r3, #12]
 8003ae2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003ae4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003ae8:	2254      	movs	r2, #84	@ 0x54
 8003aea:	2100      	movs	r1, #0
 8003aec:	4618      	mov	r0, r3
 8003aee:	f00e f9d6 	bl	8011e9e <memset>
  if(hadc->Instance==ADC1)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003afa:	d11c      	bne.n	8003b36 <HAL_ADC_MspInit+0x6a>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8003afc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003b00:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8003b02:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8003b06:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003b08:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	f005 ff49 	bl	80099a4 <HAL_RCCEx_PeriphCLKConfig>
 8003b12:	4603      	mov	r3, r0
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d001      	beq.n	8003b1c <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8003b18:	f7ff ffae 	bl	8003a78 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8003b1c:	4b86      	ldr	r3, [pc, #536]	@ (8003d38 <HAL_ADC_MspInit+0x26c>)
 8003b1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b20:	4a85      	ldr	r2, [pc, #532]	@ (8003d38 <HAL_ADC_MspInit+0x26c>)
 8003b22:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003b26:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003b28:	4b83      	ldr	r3, [pc, #524]	@ (8003d38 <HAL_ADC_MspInit+0x26c>)
 8003b2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b2c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003b30:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  /* USER CODE BEGIN ADC5_MspInit 1 */

  /* USER CODE END ADC5_MspInit 1 */
  }

}
 8003b34:	e185      	b.n	8003e42 <HAL_ADC_MspInit+0x376>
  else if(hadc->Instance==ADC3)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4a80      	ldr	r2, [pc, #512]	@ (8003d3c <HAL_ADC_MspInit+0x270>)
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	f040 8087 	bne.w	8003c50 <HAL_ADC_MspInit+0x184>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 8003b42:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003b46:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_PLL;
 8003b48:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003b4c:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003b4e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003b52:	4618      	mov	r0, r3
 8003b54:	f005 ff26 	bl	80099a4 <HAL_RCCEx_PeriphCLKConfig>
 8003b58:	4603      	mov	r3, r0
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d001      	beq.n	8003b62 <HAL_ADC_MspInit+0x96>
      Error_Handler();
 8003b5e:	f7ff ff8b 	bl	8003a78 <Error_Handler>
    HAL_RCC_ADC345_CLK_ENABLED++;
 8003b62:	4b77      	ldr	r3, [pc, #476]	@ (8003d40 <HAL_ADC_MspInit+0x274>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	3301      	adds	r3, #1
 8003b68:	4a75      	ldr	r2, [pc, #468]	@ (8003d40 <HAL_ADC_MspInit+0x274>)
 8003b6a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 8003b6c:	4b74      	ldr	r3, [pc, #464]	@ (8003d40 <HAL_ADC_MspInit+0x274>)
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	2b01      	cmp	r3, #1
 8003b72:	d10b      	bne.n	8003b8c <HAL_ADC_MspInit+0xc0>
      __HAL_RCC_ADC345_CLK_ENABLE();
 8003b74:	4b70      	ldr	r3, [pc, #448]	@ (8003d38 <HAL_ADC_MspInit+0x26c>)
 8003b76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b78:	4a6f      	ldr	r2, [pc, #444]	@ (8003d38 <HAL_ADC_MspInit+0x26c>)
 8003b7a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003b7e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003b80:	4b6d      	ldr	r3, [pc, #436]	@ (8003d38 <HAL_ADC_MspInit+0x26c>)
 8003b82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b84:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003b88:	623b      	str	r3, [r7, #32]
 8003b8a:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b8c:	4b6a      	ldr	r3, [pc, #424]	@ (8003d38 <HAL_ADC_MspInit+0x26c>)
 8003b8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b90:	4a69      	ldr	r2, [pc, #420]	@ (8003d38 <HAL_ADC_MspInit+0x26c>)
 8003b92:	f043 0302 	orr.w	r3, r3, #2
 8003b96:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003b98:	4b67      	ldr	r3, [pc, #412]	@ (8003d38 <HAL_ADC_MspInit+0x26c>)
 8003b9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b9c:	f003 0302 	and.w	r3, r3, #2
 8003ba0:	61fb      	str	r3, [r7, #28]
 8003ba2:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003ba4:	4b64      	ldr	r3, [pc, #400]	@ (8003d38 <HAL_ADC_MspInit+0x26c>)
 8003ba6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ba8:	4a63      	ldr	r2, [pc, #396]	@ (8003d38 <HAL_ADC_MspInit+0x26c>)
 8003baa:	f043 0310 	orr.w	r3, r3, #16
 8003bae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003bb0:	4b61      	ldr	r3, [pc, #388]	@ (8003d38 <HAL_ADC_MspInit+0x26c>)
 8003bb2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bb4:	f003 0310 	and.w	r3, r3, #16
 8003bb8:	61bb      	str	r3, [r7, #24]
 8003bba:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = CS_VREF_1_Pin|HEATSINK_TEMP_Pin;
 8003bbc:	f242 0302 	movw	r3, #8194	@ 0x2002
 8003bc0:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003bc2:	2303      	movs	r3, #3
 8003bc4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bc8:	2300      	movs	r3, #0
 8003bca:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003bce:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8003bd2:	4619      	mov	r1, r3
 8003bd4:	485b      	ldr	r0, [pc, #364]	@ (8003d44 <HAL_ADC_MspInit+0x278>)
 8003bd6:	f003 fa01 	bl	8006fdc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = PCB_TEMP_Pin|CS_VREF_2_Pin|INPUT_V_ADC_Pin;
 8003bda:	f44f 530a 	mov.w	r3, #8832	@ 0x2280
 8003bde:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003be0:	2303      	movs	r3, #3
 8003be2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003be6:	2300      	movs	r3, #0
 8003be8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003bec:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8003bf0:	4619      	mov	r1, r3
 8003bf2:	4855      	ldr	r0, [pc, #340]	@ (8003d48 <HAL_ADC_MspInit+0x27c>)
 8003bf4:	f003 f9f2 	bl	8006fdc <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA1_Channel1;
 8003bf8:	4b54      	ldr	r3, [pc, #336]	@ (8003d4c <HAL_ADC_MspInit+0x280>)
 8003bfa:	4a55      	ldr	r2, [pc, #340]	@ (8003d50 <HAL_ADC_MspInit+0x284>)
 8003bfc:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 8003bfe:	4b53      	ldr	r3, [pc, #332]	@ (8003d4c <HAL_ADC_MspInit+0x280>)
 8003c00:	2225      	movs	r2, #37	@ 0x25
 8003c02:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003c04:	4b51      	ldr	r3, [pc, #324]	@ (8003d4c <HAL_ADC_MspInit+0x280>)
 8003c06:	2200      	movs	r2, #0
 8003c08:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8003c0a:	4b50      	ldr	r3, [pc, #320]	@ (8003d4c <HAL_ADC_MspInit+0x280>)
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8003c10:	4b4e      	ldr	r3, [pc, #312]	@ (8003d4c <HAL_ADC_MspInit+0x280>)
 8003c12:	2280      	movs	r2, #128	@ 0x80
 8003c14:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003c16:	4b4d      	ldr	r3, [pc, #308]	@ (8003d4c <HAL_ADC_MspInit+0x280>)
 8003c18:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003c1c:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003c1e:	4b4b      	ldr	r3, [pc, #300]	@ (8003d4c <HAL_ADC_MspInit+0x280>)
 8003c20:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003c24:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8003c26:	4b49      	ldr	r3, [pc, #292]	@ (8003d4c <HAL_ADC_MspInit+0x280>)
 8003c28:	2220      	movs	r2, #32
 8003c2a:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8003c2c:	4b47      	ldr	r3, [pc, #284]	@ (8003d4c <HAL_ADC_MspInit+0x280>)
 8003c2e:	2200      	movs	r2, #0
 8003c30:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8003c32:	4846      	ldr	r0, [pc, #280]	@ (8003d4c <HAL_ADC_MspInit+0x280>)
 8003c34:	f002 ff60 	bl	8006af8 <HAL_DMA_Init>
 8003c38:	4603      	mov	r3, r0
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d001      	beq.n	8003c42 <HAL_ADC_MspInit+0x176>
      Error_Handler();
 8003c3e:	f7ff ff1b 	bl	8003a78 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	4a41      	ldr	r2, [pc, #260]	@ (8003d4c <HAL_ADC_MspInit+0x280>)
 8003c46:	655a      	str	r2, [r3, #84]	@ 0x54
 8003c48:	4a40      	ldr	r2, [pc, #256]	@ (8003d4c <HAL_ADC_MspInit+0x280>)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8003c4e:	e0f8      	b.n	8003e42 <HAL_ADC_MspInit+0x376>
  else if(hadc->Instance==ADC4)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	4a3f      	ldr	r2, [pc, #252]	@ (8003d54 <HAL_ADC_MspInit+0x288>)
 8003c56:	4293      	cmp	r3, r2
 8003c58:	f040 8082 	bne.w	8003d60 <HAL_ADC_MspInit+0x294>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 8003c5c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003c60:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_PLL;
 8003c62:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003c66:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003c68:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	f005 fe99 	bl	80099a4 <HAL_RCCEx_PeriphCLKConfig>
 8003c72:	4603      	mov	r3, r0
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d001      	beq.n	8003c7c <HAL_ADC_MspInit+0x1b0>
      Error_Handler();
 8003c78:	f7ff fefe 	bl	8003a78 <Error_Handler>
    HAL_RCC_ADC345_CLK_ENABLED++;
 8003c7c:	4b30      	ldr	r3, [pc, #192]	@ (8003d40 <HAL_ADC_MspInit+0x274>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	3301      	adds	r3, #1
 8003c82:	4a2f      	ldr	r2, [pc, #188]	@ (8003d40 <HAL_ADC_MspInit+0x274>)
 8003c84:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 8003c86:	4b2e      	ldr	r3, [pc, #184]	@ (8003d40 <HAL_ADC_MspInit+0x274>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	2b01      	cmp	r3, #1
 8003c8c:	d10b      	bne.n	8003ca6 <HAL_ADC_MspInit+0x1da>
      __HAL_RCC_ADC345_CLK_ENABLE();
 8003c8e:	4b2a      	ldr	r3, [pc, #168]	@ (8003d38 <HAL_ADC_MspInit+0x26c>)
 8003c90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c92:	4a29      	ldr	r2, [pc, #164]	@ (8003d38 <HAL_ADC_MspInit+0x26c>)
 8003c94:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003c98:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003c9a:	4b27      	ldr	r3, [pc, #156]	@ (8003d38 <HAL_ADC_MspInit+0x26c>)
 8003c9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c9e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003ca2:	617b      	str	r3, [r7, #20]
 8003ca4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003ca6:	4b24      	ldr	r3, [pc, #144]	@ (8003d38 <HAL_ADC_MspInit+0x26c>)
 8003ca8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003caa:	4a23      	ldr	r2, [pc, #140]	@ (8003d38 <HAL_ADC_MspInit+0x26c>)
 8003cac:	f043 0310 	orr.w	r3, r3, #16
 8003cb0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003cb2:	4b21      	ldr	r3, [pc, #132]	@ (8003d38 <HAL_ADC_MspInit+0x26c>)
 8003cb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cb6:	f003 0310 	and.w	r3, r3, #16
 8003cba:	613b      	str	r3, [r7, #16]
 8003cbc:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = OUTPUT_V_ADC_Pin;
 8003cbe:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003cc2:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003cc4:	2303      	movs	r3, #3
 8003cc6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cca:	2300      	movs	r3, #0
 8003ccc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(OUTPUT_V_ADC_GPIO_Port, &GPIO_InitStruct);
 8003cd0:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8003cd4:	4619      	mov	r1, r3
 8003cd6:	481c      	ldr	r0, [pc, #112]	@ (8003d48 <HAL_ADC_MspInit+0x27c>)
 8003cd8:	f003 f980 	bl	8006fdc <HAL_GPIO_Init>
    hdma_adc4.Instance = DMA1_Channel2;
 8003cdc:	4b1e      	ldr	r3, [pc, #120]	@ (8003d58 <HAL_ADC_MspInit+0x28c>)
 8003cde:	4a1f      	ldr	r2, [pc, #124]	@ (8003d5c <HAL_ADC_MspInit+0x290>)
 8003ce0:	601a      	str	r2, [r3, #0]
    hdma_adc4.Init.Request = DMA_REQUEST_ADC4;
 8003ce2:	4b1d      	ldr	r3, [pc, #116]	@ (8003d58 <HAL_ADC_MspInit+0x28c>)
 8003ce4:	2226      	movs	r2, #38	@ 0x26
 8003ce6:	605a      	str	r2, [r3, #4]
    hdma_adc4.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003ce8:	4b1b      	ldr	r3, [pc, #108]	@ (8003d58 <HAL_ADC_MspInit+0x28c>)
 8003cea:	2200      	movs	r2, #0
 8003cec:	609a      	str	r2, [r3, #8]
    hdma_adc4.Init.PeriphInc = DMA_PINC_DISABLE;
 8003cee:	4b1a      	ldr	r3, [pc, #104]	@ (8003d58 <HAL_ADC_MspInit+0x28c>)
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	60da      	str	r2, [r3, #12]
    hdma_adc4.Init.MemInc = DMA_MINC_ENABLE;
 8003cf4:	4b18      	ldr	r3, [pc, #96]	@ (8003d58 <HAL_ADC_MspInit+0x28c>)
 8003cf6:	2280      	movs	r2, #128	@ 0x80
 8003cf8:	611a      	str	r2, [r3, #16]
    hdma_adc4.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003cfa:	4b17      	ldr	r3, [pc, #92]	@ (8003d58 <HAL_ADC_MspInit+0x28c>)
 8003cfc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003d00:	615a      	str	r2, [r3, #20]
    hdma_adc4.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003d02:	4b15      	ldr	r3, [pc, #84]	@ (8003d58 <HAL_ADC_MspInit+0x28c>)
 8003d04:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003d08:	619a      	str	r2, [r3, #24]
    hdma_adc4.Init.Mode = DMA_CIRCULAR;
 8003d0a:	4b13      	ldr	r3, [pc, #76]	@ (8003d58 <HAL_ADC_MspInit+0x28c>)
 8003d0c:	2220      	movs	r2, #32
 8003d0e:	61da      	str	r2, [r3, #28]
    hdma_adc4.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003d10:	4b11      	ldr	r3, [pc, #68]	@ (8003d58 <HAL_ADC_MspInit+0x28c>)
 8003d12:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 8003d16:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc4) != HAL_OK)
 8003d18:	480f      	ldr	r0, [pc, #60]	@ (8003d58 <HAL_ADC_MspInit+0x28c>)
 8003d1a:	f002 feed 	bl	8006af8 <HAL_DMA_Init>
 8003d1e:	4603      	mov	r3, r0
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d001      	beq.n	8003d28 <HAL_ADC_MspInit+0x25c>
      Error_Handler();
 8003d24:	f7ff fea8 	bl	8003a78 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc4);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	4a0b      	ldr	r2, [pc, #44]	@ (8003d58 <HAL_ADC_MspInit+0x28c>)
 8003d2c:	655a      	str	r2, [r3, #84]	@ 0x54
 8003d2e:	4a0a      	ldr	r2, [pc, #40]	@ (8003d58 <HAL_ADC_MspInit+0x28c>)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8003d34:	e085      	b.n	8003e42 <HAL_ADC_MspInit+0x376>
 8003d36:	bf00      	nop
 8003d38:	40021000 	.word	0x40021000
 8003d3c:	50000400 	.word	0x50000400
 8003d40:	20000bc8 	.word	0x20000bc8
 8003d44:	48000400 	.word	0x48000400
 8003d48:	48001000 	.word	0x48001000
 8003d4c:	20000594 	.word	0x20000594
 8003d50:	40020008 	.word	0x40020008
 8003d54:	50000500 	.word	0x50000500
 8003d58:	200005f4 	.word	0x200005f4
 8003d5c:	4002001c 	.word	0x4002001c
  else if(hadc->Instance==ADC5)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4a39      	ldr	r2, [pc, #228]	@ (8003e4c <HAL_ADC_MspInit+0x380>)
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d16b      	bne.n	8003e42 <HAL_ADC_MspInit+0x376>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 8003d6a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003d6e:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_PLL;
 8003d70:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003d74:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003d76:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	f005 fe12 	bl	80099a4 <HAL_RCCEx_PeriphCLKConfig>
 8003d80:	4603      	mov	r3, r0
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d001      	beq.n	8003d8a <HAL_ADC_MspInit+0x2be>
      Error_Handler();
 8003d86:	f7ff fe77 	bl	8003a78 <Error_Handler>
    HAL_RCC_ADC345_CLK_ENABLED++;
 8003d8a:	4b31      	ldr	r3, [pc, #196]	@ (8003e50 <HAL_ADC_MspInit+0x384>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	3301      	adds	r3, #1
 8003d90:	4a2f      	ldr	r2, [pc, #188]	@ (8003e50 <HAL_ADC_MspInit+0x384>)
 8003d92:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 8003d94:	4b2e      	ldr	r3, [pc, #184]	@ (8003e50 <HAL_ADC_MspInit+0x384>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	2b01      	cmp	r3, #1
 8003d9a:	d10b      	bne.n	8003db4 <HAL_ADC_MspInit+0x2e8>
      __HAL_RCC_ADC345_CLK_ENABLE();
 8003d9c:	4b2d      	ldr	r3, [pc, #180]	@ (8003e54 <HAL_ADC_MspInit+0x388>)
 8003d9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003da0:	4a2c      	ldr	r2, [pc, #176]	@ (8003e54 <HAL_ADC_MspInit+0x388>)
 8003da2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003da6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003da8:	4b2a      	ldr	r3, [pc, #168]	@ (8003e54 <HAL_ADC_MspInit+0x388>)
 8003daa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003db0:	60fb      	str	r3, [r7, #12]
 8003db2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003db4:	4b27      	ldr	r3, [pc, #156]	@ (8003e54 <HAL_ADC_MspInit+0x388>)
 8003db6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003db8:	4a26      	ldr	r2, [pc, #152]	@ (8003e54 <HAL_ADC_MspInit+0x388>)
 8003dba:	f043 0301 	orr.w	r3, r3, #1
 8003dbe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003dc0:	4b24      	ldr	r3, [pc, #144]	@ (8003e54 <HAL_ADC_MspInit+0x388>)
 8003dc2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dc4:	f003 0301 	and.w	r3, r3, #1
 8003dc8:	60bb      	str	r3, [r7, #8]
 8003dca:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = IMAX2_SUM_Pin;
 8003dcc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003dd0:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003dd2:	2303      	movs	r3, #3
 8003dd4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dd8:	2300      	movs	r3, #0
 8003dda:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(IMAX2_SUM_GPIO_Port, &GPIO_InitStruct);
 8003dde:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8003de2:	4619      	mov	r1, r3
 8003de4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003de8:	f003 f8f8 	bl	8006fdc <HAL_GPIO_Init>
    hdma_adc5.Instance = DMA1_Channel3;
 8003dec:	4b1a      	ldr	r3, [pc, #104]	@ (8003e58 <HAL_ADC_MspInit+0x38c>)
 8003dee:	4a1b      	ldr	r2, [pc, #108]	@ (8003e5c <HAL_ADC_MspInit+0x390>)
 8003df0:	601a      	str	r2, [r3, #0]
    hdma_adc5.Init.Request = DMA_REQUEST_ADC5;
 8003df2:	4b19      	ldr	r3, [pc, #100]	@ (8003e58 <HAL_ADC_MspInit+0x38c>)
 8003df4:	2227      	movs	r2, #39	@ 0x27
 8003df6:	605a      	str	r2, [r3, #4]
    hdma_adc5.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003df8:	4b17      	ldr	r3, [pc, #92]	@ (8003e58 <HAL_ADC_MspInit+0x38c>)
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	609a      	str	r2, [r3, #8]
    hdma_adc5.Init.PeriphInc = DMA_PINC_DISABLE;
 8003dfe:	4b16      	ldr	r3, [pc, #88]	@ (8003e58 <HAL_ADC_MspInit+0x38c>)
 8003e00:	2200      	movs	r2, #0
 8003e02:	60da      	str	r2, [r3, #12]
    hdma_adc5.Init.MemInc = DMA_MINC_ENABLE;
 8003e04:	4b14      	ldr	r3, [pc, #80]	@ (8003e58 <HAL_ADC_MspInit+0x38c>)
 8003e06:	2280      	movs	r2, #128	@ 0x80
 8003e08:	611a      	str	r2, [r3, #16]
    hdma_adc5.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003e0a:	4b13      	ldr	r3, [pc, #76]	@ (8003e58 <HAL_ADC_MspInit+0x38c>)
 8003e0c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003e10:	615a      	str	r2, [r3, #20]
    hdma_adc5.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003e12:	4b11      	ldr	r3, [pc, #68]	@ (8003e58 <HAL_ADC_MspInit+0x38c>)
 8003e14:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003e18:	619a      	str	r2, [r3, #24]
    hdma_adc5.Init.Mode = DMA_CIRCULAR;
 8003e1a:	4b0f      	ldr	r3, [pc, #60]	@ (8003e58 <HAL_ADC_MspInit+0x38c>)
 8003e1c:	2220      	movs	r2, #32
 8003e1e:	61da      	str	r2, [r3, #28]
    hdma_adc5.Init.Priority = DMA_PRIORITY_LOW;
 8003e20:	4b0d      	ldr	r3, [pc, #52]	@ (8003e58 <HAL_ADC_MspInit+0x38c>)
 8003e22:	2200      	movs	r2, #0
 8003e24:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc5) != HAL_OK)
 8003e26:	480c      	ldr	r0, [pc, #48]	@ (8003e58 <HAL_ADC_MspInit+0x38c>)
 8003e28:	f002 fe66 	bl	8006af8 <HAL_DMA_Init>
 8003e2c:	4603      	mov	r3, r0
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d001      	beq.n	8003e36 <HAL_ADC_MspInit+0x36a>
      Error_Handler();
 8003e32:	f7ff fe21 	bl	8003a78 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc5);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	4a07      	ldr	r2, [pc, #28]	@ (8003e58 <HAL_ADC_MspInit+0x38c>)
 8003e3a:	655a      	str	r2, [r3, #84]	@ 0x54
 8003e3c:	4a06      	ldr	r2, [pc, #24]	@ (8003e58 <HAL_ADC_MspInit+0x38c>)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8003e42:	bf00      	nop
 8003e44:	3790      	adds	r7, #144	@ 0x90
 8003e46:	46bd      	mov	sp, r7
 8003e48:	bd80      	pop	{r7, pc}
 8003e4a:	bf00      	nop
 8003e4c:	50000600 	.word	0x50000600
 8003e50:	20000bc8 	.word	0x20000bc8
 8003e54:	40021000 	.word	0x40021000
 8003e58:	20000654 	.word	0x20000654
 8003e5c:	40020030 	.word	0x40020030

08003e60 <HAL_CORDIC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcordic: CORDIC handle pointer
* @retval None
*/
void HAL_CORDIC_MspInit(CORDIC_HandleTypeDef* hcordic)
{
 8003e60:	b480      	push	{r7}
 8003e62:	b085      	sub	sp, #20
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
  if(hcordic->Instance==CORDIC)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4a0a      	ldr	r2, [pc, #40]	@ (8003e98 <HAL_CORDIC_MspInit+0x38>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d10b      	bne.n	8003e8a <HAL_CORDIC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CORDIC_MspInit 0 */

  /* USER CODE END CORDIC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CORDIC_CLK_ENABLE();
 8003e72:	4b0a      	ldr	r3, [pc, #40]	@ (8003e9c <HAL_CORDIC_MspInit+0x3c>)
 8003e74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e76:	4a09      	ldr	r2, [pc, #36]	@ (8003e9c <HAL_CORDIC_MspInit+0x3c>)
 8003e78:	f043 0308 	orr.w	r3, r3, #8
 8003e7c:	6493      	str	r3, [r2, #72]	@ 0x48
 8003e7e:	4b07      	ldr	r3, [pc, #28]	@ (8003e9c <HAL_CORDIC_MspInit+0x3c>)
 8003e80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e82:	f003 0308 	and.w	r3, r3, #8
 8003e86:	60fb      	str	r3, [r7, #12]
 8003e88:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END CORDIC_MspInit 1 */

  }

}
 8003e8a:	bf00      	nop
 8003e8c:	3714      	adds	r7, #20
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e94:	4770      	bx	lr
 8003e96:	bf00      	nop
 8003e98:	40020c00 	.word	0x40020c00
 8003e9c:	40021000 	.word	0x40021000

08003ea0 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b08c      	sub	sp, #48	@ 0x30
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ea8:	f107 031c 	add.w	r3, r7, #28
 8003eac:	2200      	movs	r2, #0
 8003eae:	601a      	str	r2, [r3, #0]
 8003eb0:	605a      	str	r2, [r3, #4]
 8003eb2:	609a      	str	r2, [r3, #8]
 8003eb4:	60da      	str	r2, [r3, #12]
 8003eb6:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4a5b      	ldr	r2, [pc, #364]	@ (800402c <HAL_DAC_MspInit+0x18c>)
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d159      	bne.n	8003f76 <HAL_DAC_MspInit+0xd6>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8003ec2:	4b5b      	ldr	r3, [pc, #364]	@ (8004030 <HAL_DAC_MspInit+0x190>)
 8003ec4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ec6:	4a5a      	ldr	r2, [pc, #360]	@ (8004030 <HAL_DAC_MspInit+0x190>)
 8003ec8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ecc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003ece:	4b58      	ldr	r3, [pc, #352]	@ (8004030 <HAL_DAC_MspInit+0x190>)
 8003ed0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ed2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ed6:	61bb      	str	r3, [r7, #24]
 8003ed8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003eda:	4b55      	ldr	r3, [pc, #340]	@ (8004030 <HAL_DAC_MspInit+0x190>)
 8003edc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ede:	4a54      	ldr	r2, [pc, #336]	@ (8004030 <HAL_DAC_MspInit+0x190>)
 8003ee0:	f043 0301 	orr.w	r3, r3, #1
 8003ee4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003ee6:	4b52      	ldr	r3, [pc, #328]	@ (8004030 <HAL_DAC_MspInit+0x190>)
 8003ee8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003eea:	f003 0301 	and.w	r3, r3, #1
 8003eee:	617b      	str	r3, [r7, #20]
 8003ef0:	697b      	ldr	r3, [r7, #20]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = IMAX_Pin|IMAX2_Pin;
 8003ef2:	2330      	movs	r3, #48	@ 0x30
 8003ef4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003ef6:	2303      	movs	r3, #3
 8003ef8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003efa:	2300      	movs	r3, #0
 8003efc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003efe:	f107 031c 	add.w	r3, r7, #28
 8003f02:	4619      	mov	r1, r3
 8003f04:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003f08:	f003 f868 	bl	8006fdc <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel4;
 8003f0c:	4b49      	ldr	r3, [pc, #292]	@ (8004034 <HAL_DAC_MspInit+0x194>)
 8003f0e:	4a4a      	ldr	r2, [pc, #296]	@ (8004038 <HAL_DAC_MspInit+0x198>)
 8003f10:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CHANNEL1;
 8003f12:	4b48      	ldr	r3, [pc, #288]	@ (8004034 <HAL_DAC_MspInit+0x194>)
 8003f14:	2206      	movs	r2, #6
 8003f16:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003f18:	4b46      	ldr	r3, [pc, #280]	@ (8004034 <HAL_DAC_MspInit+0x194>)
 8003f1a:	2210      	movs	r2, #16
 8003f1c:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003f1e:	4b45      	ldr	r3, [pc, #276]	@ (8004034 <HAL_DAC_MspInit+0x194>)
 8003f20:	2200      	movs	r2, #0
 8003f22:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8003f24:	4b43      	ldr	r3, [pc, #268]	@ (8004034 <HAL_DAC_MspInit+0x194>)
 8003f26:	2280      	movs	r2, #128	@ 0x80
 8003f28:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003f2a:	4b42      	ldr	r3, [pc, #264]	@ (8004034 <HAL_DAC_MspInit+0x194>)
 8003f2c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f30:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003f32:	4b40      	ldr	r3, [pc, #256]	@ (8004034 <HAL_DAC_MspInit+0x194>)
 8003f34:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003f38:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8003f3a:	4b3e      	ldr	r3, [pc, #248]	@ (8004034 <HAL_DAC_MspInit+0x194>)
 8003f3c:	2220      	movs	r2, #32
 8003f3e:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 8003f40:	4b3c      	ldr	r3, [pc, #240]	@ (8004034 <HAL_DAC_MspInit+0x194>)
 8003f42:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003f46:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8003f48:	483a      	ldr	r0, [pc, #232]	@ (8004034 <HAL_DAC_MspInit+0x194>)
 8003f4a:	f002 fdd5 	bl	8006af8 <HAL_DMA_Init>
 8003f4e:	4603      	mov	r3, r0
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d001      	beq.n	8003f58 <HAL_DAC_MspInit+0xb8>
    {
      Error_Handler();
 8003f54:	f7ff fd90 	bl	8003a78 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	4a36      	ldr	r2, [pc, #216]	@ (8004034 <HAL_DAC_MspInit+0x194>)
 8003f5c:	609a      	str	r2, [r3, #8]
 8003f5e:	4a35      	ldr	r2, [pc, #212]	@ (8004034 <HAL_DAC_MspInit+0x194>)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6293      	str	r3, [r2, #40]	@ 0x28

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8003f64:	2200      	movs	r2, #0
 8003f66:	2100      	movs	r1, #0
 8003f68:	2036      	movs	r0, #54	@ 0x36
 8003f6a:	f002 fab2 	bl	80064d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003f6e:	2036      	movs	r0, #54	@ 0x36
 8003f70:	f002 fac9 	bl	8006506 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC2_MspInit 1 */

  /* USER CODE END DAC2_MspInit 1 */
  }

}
 8003f74:	e055      	b.n	8004022 <HAL_DAC_MspInit+0x182>
  else if(hdac->Instance==DAC2)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	4a30      	ldr	r2, [pc, #192]	@ (800403c <HAL_DAC_MspInit+0x19c>)
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	d150      	bne.n	8004022 <HAL_DAC_MspInit+0x182>
    __HAL_RCC_DAC2_CLK_ENABLE();
 8003f80:	4b2b      	ldr	r3, [pc, #172]	@ (8004030 <HAL_DAC_MspInit+0x190>)
 8003f82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f84:	4a2a      	ldr	r2, [pc, #168]	@ (8004030 <HAL_DAC_MspInit+0x190>)
 8003f86:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f8a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003f8c:	4b28      	ldr	r3, [pc, #160]	@ (8004030 <HAL_DAC_MspInit+0x190>)
 8003f8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f94:	613b      	str	r3, [r7, #16]
 8003f96:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f98:	4b25      	ldr	r3, [pc, #148]	@ (8004030 <HAL_DAC_MspInit+0x190>)
 8003f9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f9c:	4a24      	ldr	r2, [pc, #144]	@ (8004030 <HAL_DAC_MspInit+0x190>)
 8003f9e:	f043 0301 	orr.w	r3, r3, #1
 8003fa2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003fa4:	4b22      	ldr	r3, [pc, #136]	@ (8004030 <HAL_DAC_MspInit+0x190>)
 8003fa6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003fa8:	f003 0301 	and.w	r3, r3, #1
 8003fac:	60fb      	str	r3, [r7, #12]
 8003fae:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = IMIN_Pin;
 8003fb0:	2340      	movs	r3, #64	@ 0x40
 8003fb2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003fb4:	2303      	movs	r3, #3
 8003fb6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fb8:	2300      	movs	r3, #0
 8003fba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(IMIN_GPIO_Port, &GPIO_InitStruct);
 8003fbc:	f107 031c 	add.w	r3, r7, #28
 8003fc0:	4619      	mov	r1, r3
 8003fc2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003fc6:	f003 f809 	bl	8006fdc <HAL_GPIO_Init>
    hdma_dac2_ch1.Instance = DMA1_Channel5;
 8003fca:	4b1d      	ldr	r3, [pc, #116]	@ (8004040 <HAL_DAC_MspInit+0x1a0>)
 8003fcc:	4a1d      	ldr	r2, [pc, #116]	@ (8004044 <HAL_DAC_MspInit+0x1a4>)
 8003fce:	601a      	str	r2, [r3, #0]
    hdma_dac2_ch1.Init.Request = DMA_REQUEST_DAC2_CHANNEL1;
 8003fd0:	4b1b      	ldr	r3, [pc, #108]	@ (8004040 <HAL_DAC_MspInit+0x1a0>)
 8003fd2:	2229      	movs	r2, #41	@ 0x29
 8003fd4:	605a      	str	r2, [r3, #4]
    hdma_dac2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003fd6:	4b1a      	ldr	r3, [pc, #104]	@ (8004040 <HAL_DAC_MspInit+0x1a0>)
 8003fd8:	2210      	movs	r2, #16
 8003fda:	609a      	str	r2, [r3, #8]
    hdma_dac2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003fdc:	4b18      	ldr	r3, [pc, #96]	@ (8004040 <HAL_DAC_MspInit+0x1a0>)
 8003fde:	2200      	movs	r2, #0
 8003fe0:	60da      	str	r2, [r3, #12]
    hdma_dac2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8003fe2:	4b17      	ldr	r3, [pc, #92]	@ (8004040 <HAL_DAC_MspInit+0x1a0>)
 8003fe4:	2280      	movs	r2, #128	@ 0x80
 8003fe6:	611a      	str	r2, [r3, #16]
    hdma_dac2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003fe8:	4b15      	ldr	r3, [pc, #84]	@ (8004040 <HAL_DAC_MspInit+0x1a0>)
 8003fea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003fee:	615a      	str	r2, [r3, #20]
    hdma_dac2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003ff0:	4b13      	ldr	r3, [pc, #76]	@ (8004040 <HAL_DAC_MspInit+0x1a0>)
 8003ff2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003ff6:	619a      	str	r2, [r3, #24]
    hdma_dac2_ch1.Init.Mode = DMA_CIRCULAR;
 8003ff8:	4b11      	ldr	r3, [pc, #68]	@ (8004040 <HAL_DAC_MspInit+0x1a0>)
 8003ffa:	2220      	movs	r2, #32
 8003ffc:	61da      	str	r2, [r3, #28]
    hdma_dac2_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 8003ffe:	4b10      	ldr	r3, [pc, #64]	@ (8004040 <HAL_DAC_MspInit+0x1a0>)
 8004000:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004004:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac2_ch1) != HAL_OK)
 8004006:	480e      	ldr	r0, [pc, #56]	@ (8004040 <HAL_DAC_MspInit+0x1a0>)
 8004008:	f002 fd76 	bl	8006af8 <HAL_DMA_Init>
 800400c:	4603      	mov	r3, r0
 800400e:	2b00      	cmp	r3, #0
 8004010:	d001      	beq.n	8004016 <HAL_DAC_MspInit+0x176>
      Error_Handler();
 8004012:	f7ff fd31 	bl	8003a78 <Error_Handler>
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac2_ch1);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	4a09      	ldr	r2, [pc, #36]	@ (8004040 <HAL_DAC_MspInit+0x1a0>)
 800401a:	609a      	str	r2, [r3, #8]
 800401c:	4a08      	ldr	r2, [pc, #32]	@ (8004040 <HAL_DAC_MspInit+0x1a0>)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8004022:	bf00      	nop
 8004024:	3730      	adds	r7, #48	@ 0x30
 8004026:	46bd      	mov	sp, r7
 8004028:	bd80      	pop	{r7, pc}
 800402a:	bf00      	nop
 800402c:	50000800 	.word	0x50000800
 8004030:	40021000 	.word	0x40021000
 8004034:	20000704 	.word	0x20000704
 8004038:	40020044 	.word	0x40020044
 800403c:	50000c00 	.word	0x50000c00
 8004040:	20000764 	.word	0x20000764
 8004044:	40020058 	.word	0x40020058

08004048 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b084      	sub	sp, #16
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	4a1a      	ldr	r2, [pc, #104]	@ (80040c0 <HAL_TIM_PWM_MspInit+0x78>)
 8004056:	4293      	cmp	r3, r2
 8004058:	d114      	bne.n	8004084 <HAL_TIM_PWM_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800405a:	4b1a      	ldr	r3, [pc, #104]	@ (80040c4 <HAL_TIM_PWM_MspInit+0x7c>)
 800405c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800405e:	4a19      	ldr	r2, [pc, #100]	@ (80040c4 <HAL_TIM_PWM_MspInit+0x7c>)
 8004060:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004064:	6613      	str	r3, [r2, #96]	@ 0x60
 8004066:	4b17      	ldr	r3, [pc, #92]	@ (80040c4 <HAL_TIM_PWM_MspInit+0x7c>)
 8004068:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800406a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800406e:	60fb      	str	r3, [r7, #12]
 8004070:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8004072:	2200      	movs	r2, #0
 8004074:	2100      	movs	r1, #0
 8004076:	2018      	movs	r0, #24
 8004078:	f002 fa2b 	bl	80064d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 800407c:	2018      	movs	r0, #24
 800407e:	f002 fa42 	bl	8006506 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8004082:	e018      	b.n	80040b6 <HAL_TIM_PWM_MspInit+0x6e>
  else if(htim_pwm->Instance==TIM8)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	4a0f      	ldr	r2, [pc, #60]	@ (80040c8 <HAL_TIM_PWM_MspInit+0x80>)
 800408a:	4293      	cmp	r3, r2
 800408c:	d113      	bne.n	80040b6 <HAL_TIM_PWM_MspInit+0x6e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800408e:	4b0d      	ldr	r3, [pc, #52]	@ (80040c4 <HAL_TIM_PWM_MspInit+0x7c>)
 8004090:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004092:	4a0c      	ldr	r2, [pc, #48]	@ (80040c4 <HAL_TIM_PWM_MspInit+0x7c>)
 8004094:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004098:	6613      	str	r3, [r2, #96]	@ 0x60
 800409a:	4b0a      	ldr	r3, [pc, #40]	@ (80040c4 <HAL_TIM_PWM_MspInit+0x7c>)
 800409c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800409e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80040a2:	60bb      	str	r3, [r7, #8]
 80040a4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_BRK_IRQn, 0, 0);
 80040a6:	2200      	movs	r2, #0
 80040a8:	2100      	movs	r1, #0
 80040aa:	202b      	movs	r0, #43	@ 0x2b
 80040ac:	f002 fa11 	bl	80064d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_IRQn);
 80040b0:	202b      	movs	r0, #43	@ 0x2b
 80040b2:	f002 fa28 	bl	8006506 <HAL_NVIC_EnableIRQ>
}
 80040b6:	bf00      	nop
 80040b8:	3710      	adds	r7, #16
 80040ba:	46bd      	mov	sp, r7
 80040bc:	bd80      	pop	{r7, pc}
 80040be:	bf00      	nop
 80040c0:	40012c00 	.word	0x40012c00
 80040c4:	40021000 	.word	0x40021000
 80040c8:	40013400 	.word	0x40013400

080040cc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b088      	sub	sp, #32
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	4a35      	ldr	r2, [pc, #212]	@ (80041b0 <HAL_TIM_Base_MspInit+0xe4>)
 80040da:	4293      	cmp	r3, r2
 80040dc:	d10c      	bne.n	80040f8 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80040de:	4b35      	ldr	r3, [pc, #212]	@ (80041b4 <HAL_TIM_Base_MspInit+0xe8>)
 80040e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040e2:	4a34      	ldr	r2, [pc, #208]	@ (80041b4 <HAL_TIM_Base_MspInit+0xe8>)
 80040e4:	f043 0304 	orr.w	r3, r3, #4
 80040e8:	6593      	str	r3, [r2, #88]	@ 0x58
 80040ea:	4b32      	ldr	r3, [pc, #200]	@ (80041b4 <HAL_TIM_Base_MspInit+0xe8>)
 80040ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040ee:	f003 0304 	and.w	r3, r3, #4
 80040f2:	61fb      	str	r3, [r7, #28]
 80040f4:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 80040f6:	e056      	b.n	80041a6 <HAL_TIM_Base_MspInit+0xda>
  else if(htim_base->Instance==TIM6)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	4a2e      	ldr	r2, [pc, #184]	@ (80041b8 <HAL_TIM_Base_MspInit+0xec>)
 80040fe:	4293      	cmp	r3, r2
 8004100:	d114      	bne.n	800412c <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004102:	4b2c      	ldr	r3, [pc, #176]	@ (80041b4 <HAL_TIM_Base_MspInit+0xe8>)
 8004104:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004106:	4a2b      	ldr	r2, [pc, #172]	@ (80041b4 <HAL_TIM_Base_MspInit+0xe8>)
 8004108:	f043 0310 	orr.w	r3, r3, #16
 800410c:	6593      	str	r3, [r2, #88]	@ 0x58
 800410e:	4b29      	ldr	r3, [pc, #164]	@ (80041b4 <HAL_TIM_Base_MspInit+0xe8>)
 8004110:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004112:	f003 0310 	and.w	r3, r3, #16
 8004116:	61bb      	str	r3, [r7, #24]
 8004118:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800411a:	2200      	movs	r2, #0
 800411c:	2100      	movs	r1, #0
 800411e:	2036      	movs	r0, #54	@ 0x36
 8004120:	f002 f9d7 	bl	80064d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004124:	2036      	movs	r0, #54	@ 0x36
 8004126:	f002 f9ee 	bl	8006506 <HAL_NVIC_EnableIRQ>
}
 800412a:	e03c      	b.n	80041a6 <HAL_TIM_Base_MspInit+0xda>
  else if(htim_base->Instance==TIM7)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	4a22      	ldr	r2, [pc, #136]	@ (80041bc <HAL_TIM_Base_MspInit+0xf0>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d10c      	bne.n	8004150 <HAL_TIM_Base_MspInit+0x84>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8004136:	4b1f      	ldr	r3, [pc, #124]	@ (80041b4 <HAL_TIM_Base_MspInit+0xe8>)
 8004138:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800413a:	4a1e      	ldr	r2, [pc, #120]	@ (80041b4 <HAL_TIM_Base_MspInit+0xe8>)
 800413c:	f043 0320 	orr.w	r3, r3, #32
 8004140:	6593      	str	r3, [r2, #88]	@ 0x58
 8004142:	4b1c      	ldr	r3, [pc, #112]	@ (80041b4 <HAL_TIM_Base_MspInit+0xe8>)
 8004144:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004146:	f003 0320 	and.w	r3, r3, #32
 800414a:	617b      	str	r3, [r7, #20]
 800414c:	697b      	ldr	r3, [r7, #20]
}
 800414e:	e02a      	b.n	80041a6 <HAL_TIM_Base_MspInit+0xda>
  else if(htim_base->Instance==TIM15)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	4a1a      	ldr	r2, [pc, #104]	@ (80041c0 <HAL_TIM_Base_MspInit+0xf4>)
 8004156:	4293      	cmp	r3, r2
 8004158:	d114      	bne.n	8004184 <HAL_TIM_Base_MspInit+0xb8>
    __HAL_RCC_TIM15_CLK_ENABLE();
 800415a:	4b16      	ldr	r3, [pc, #88]	@ (80041b4 <HAL_TIM_Base_MspInit+0xe8>)
 800415c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800415e:	4a15      	ldr	r2, [pc, #84]	@ (80041b4 <HAL_TIM_Base_MspInit+0xe8>)
 8004160:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004164:	6613      	str	r3, [r2, #96]	@ 0x60
 8004166:	4b13      	ldr	r3, [pc, #76]	@ (80041b4 <HAL_TIM_Base_MspInit+0xe8>)
 8004168:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800416a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800416e:	613b      	str	r3, [r7, #16]
 8004170:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8004172:	2200      	movs	r2, #0
 8004174:	2100      	movs	r1, #0
 8004176:	2018      	movs	r0, #24
 8004178:	f002 f9ab 	bl	80064d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 800417c:	2018      	movs	r0, #24
 800417e:	f002 f9c2 	bl	8006506 <HAL_NVIC_EnableIRQ>
}
 8004182:	e010      	b.n	80041a6 <HAL_TIM_Base_MspInit+0xda>
  else if(htim_base->Instance==TIM16)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4a0e      	ldr	r2, [pc, #56]	@ (80041c4 <HAL_TIM_Base_MspInit+0xf8>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d10b      	bne.n	80041a6 <HAL_TIM_Base_MspInit+0xda>
    __HAL_RCC_TIM16_CLK_ENABLE();
 800418e:	4b09      	ldr	r3, [pc, #36]	@ (80041b4 <HAL_TIM_Base_MspInit+0xe8>)
 8004190:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004192:	4a08      	ldr	r2, [pc, #32]	@ (80041b4 <HAL_TIM_Base_MspInit+0xe8>)
 8004194:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004198:	6613      	str	r3, [r2, #96]	@ 0x60
 800419a:	4b06      	ldr	r3, [pc, #24]	@ (80041b4 <HAL_TIM_Base_MspInit+0xe8>)
 800419c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800419e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041a2:	60fb      	str	r3, [r7, #12]
 80041a4:	68fb      	ldr	r3, [r7, #12]
}
 80041a6:	bf00      	nop
 80041a8:	3720      	adds	r7, #32
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd80      	pop	{r7, pc}
 80041ae:	bf00      	nop
 80041b0:	40000800 	.word	0x40000800
 80041b4:	40021000 	.word	0x40021000
 80041b8:	40001000 	.word	0x40001000
 80041bc:	40001400 	.word	0x40001400
 80041c0:	40014000 	.word	0x40014000
 80041c4:	40014400 	.word	0x40014400

080041c8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b08a      	sub	sp, #40	@ 0x28
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80041d0:	f107 0314 	add.w	r3, r7, #20
 80041d4:	2200      	movs	r2, #0
 80041d6:	601a      	str	r2, [r3, #0]
 80041d8:	605a      	str	r2, [r3, #4]
 80041da:	609a      	str	r2, [r3, #8]
 80041dc:	60da      	str	r2, [r3, #12]
 80041de:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4a33      	ldr	r2, [pc, #204]	@ (80042b4 <HAL_TIM_MspPostInit+0xec>)
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d11c      	bne.n	8004224 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80041ea:	4b33      	ldr	r3, [pc, #204]	@ (80042b8 <HAL_TIM_MspPostInit+0xf0>)
 80041ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80041ee:	4a32      	ldr	r2, [pc, #200]	@ (80042b8 <HAL_TIM_MspPostInit+0xf0>)
 80041f0:	f043 0304 	orr.w	r3, r3, #4
 80041f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80041f6:	4b30      	ldr	r3, [pc, #192]	@ (80042b8 <HAL_TIM_MspPostInit+0xf0>)
 80041f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80041fa:	f003 0304 	and.w	r3, r3, #4
 80041fe:	613b      	str	r3, [r7, #16]
 8004200:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PC0     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = DEADTIME_TR_Pin;
 8004202:	2301      	movs	r3, #1
 8004204:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004206:	2302      	movs	r3, #2
 8004208:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800420a:	2300      	movs	r3, #0
 800420c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800420e:	2302      	movs	r3, #2
 8004210:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8004212:	2302      	movs	r3, #2
 8004214:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(DEADTIME_TR_GPIO_Port, &GPIO_InitStruct);
 8004216:	f107 0314 	add.w	r3, r7, #20
 800421a:	4619      	mov	r1, r3
 800421c:	4827      	ldr	r0, [pc, #156]	@ (80042bc <HAL_TIM_MspPostInit+0xf4>)
 800421e:	f002 fedd 	bl	8006fdc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8004222:	e043      	b.n	80042ac <HAL_TIM_MspPostInit+0xe4>
  else if(htim->Instance==TIM4)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	4a25      	ldr	r2, [pc, #148]	@ (80042c0 <HAL_TIM_MspPostInit+0xf8>)
 800422a:	4293      	cmp	r3, r2
 800422c:	d11d      	bne.n	800426a <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800422e:	4b22      	ldr	r3, [pc, #136]	@ (80042b8 <HAL_TIM_MspPostInit+0xf0>)
 8004230:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004232:	4a21      	ldr	r2, [pc, #132]	@ (80042b8 <HAL_TIM_MspPostInit+0xf0>)
 8004234:	f043 0308 	orr.w	r3, r3, #8
 8004238:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800423a:	4b1f      	ldr	r3, [pc, #124]	@ (80042b8 <HAL_TIM_MspPostInit+0xf0>)
 800423c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800423e:	f003 0308 	and.w	r3, r3, #8
 8004242:	60fb      	str	r3, [r7, #12]
 8004244:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = FAN_PWM_Pin;
 8004246:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800424a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800424c:	2302      	movs	r3, #2
 800424e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004250:	2300      	movs	r3, #0
 8004252:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004254:	2300      	movs	r3, #0
 8004256:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8004258:	2302      	movs	r3, #2
 800425a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(FAN_PWM_GPIO_Port, &GPIO_InitStruct);
 800425c:	f107 0314 	add.w	r3, r7, #20
 8004260:	4619      	mov	r1, r3
 8004262:	4818      	ldr	r0, [pc, #96]	@ (80042c4 <HAL_TIM_MspPostInit+0xfc>)
 8004264:	f002 feba 	bl	8006fdc <HAL_GPIO_Init>
}
 8004268:	e020      	b.n	80042ac <HAL_TIM_MspPostInit+0xe4>
  else if(htim->Instance==TIM8)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	4a16      	ldr	r2, [pc, #88]	@ (80042c8 <HAL_TIM_MspPostInit+0x100>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d11b      	bne.n	80042ac <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004274:	4b10      	ldr	r3, [pc, #64]	@ (80042b8 <HAL_TIM_MspPostInit+0xf0>)
 8004276:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004278:	4a0f      	ldr	r2, [pc, #60]	@ (80042b8 <HAL_TIM_MspPostInit+0xf0>)
 800427a:	f043 0304 	orr.w	r3, r3, #4
 800427e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004280:	4b0d      	ldr	r3, [pc, #52]	@ (80042b8 <HAL_TIM_MspPostInit+0xf0>)
 8004282:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004284:	f003 0304 	and.w	r3, r3, #4
 8004288:	60bb      	str	r3, [r7, #8]
 800428a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = DEADTIME_HC_Pin;
 800428c:	2380      	movs	r3, #128	@ 0x80
 800428e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004290:	2302      	movs	r3, #2
 8004292:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004294:	2300      	movs	r3, #0
 8004296:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004298:	2302      	movs	r3, #2
 800429a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 800429c:	2304      	movs	r3, #4
 800429e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(DEADTIME_HC_GPIO_Port, &GPIO_InitStruct);
 80042a0:	f107 0314 	add.w	r3, r7, #20
 80042a4:	4619      	mov	r1, r3
 80042a6:	4805      	ldr	r0, [pc, #20]	@ (80042bc <HAL_TIM_MspPostInit+0xf4>)
 80042a8:	f002 fe98 	bl	8006fdc <HAL_GPIO_Init>
}
 80042ac:	bf00      	nop
 80042ae:	3728      	adds	r7, #40	@ 0x28
 80042b0:	46bd      	mov	sp, r7
 80042b2:	bd80      	pop	{r7, pc}
 80042b4:	40012c00 	.word	0x40012c00
 80042b8:	40021000 	.word	0x40021000
 80042bc:	48000800 	.word	0x48000800
 80042c0:	40000800 	.word	0x40000800
 80042c4:	48000c00 	.word	0x48000c00
 80042c8:	40013400 	.word	0x40013400

080042cc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b09e      	sub	sp, #120	@ 0x78
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042d4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80042d8:	2200      	movs	r2, #0
 80042da:	601a      	str	r2, [r3, #0]
 80042dc:	605a      	str	r2, [r3, #4]
 80042de:	609a      	str	r2, [r3, #8]
 80042e0:	60da      	str	r2, [r3, #12]
 80042e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80042e4:	f107 0310 	add.w	r3, r7, #16
 80042e8:	2254      	movs	r2, #84	@ 0x54
 80042ea:	2100      	movs	r1, #0
 80042ec:	4618      	mov	r0, r3
 80042ee:	f00d fdd6 	bl	8011e9e <memset>
  if(huart->Instance==UART4)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	4a1f      	ldr	r2, [pc, #124]	@ (8004374 <HAL_UART_MspInit+0xa8>)
 80042f8:	4293      	cmp	r3, r2
 80042fa:	d136      	bne.n	800436a <HAL_UART_MspInit+0x9e>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 80042fc:	2308      	movs	r3, #8
 80042fe:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_HSI;
 8004300:	2380      	movs	r3, #128	@ 0x80
 8004302:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004304:	f107 0310 	add.w	r3, r7, #16
 8004308:	4618      	mov	r0, r3
 800430a:	f005 fb4b 	bl	80099a4 <HAL_RCCEx_PeriphCLKConfig>
 800430e:	4603      	mov	r3, r0
 8004310:	2b00      	cmp	r3, #0
 8004312:	d001      	beq.n	8004318 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8004314:	f7ff fbb0 	bl	8003a78 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8004318:	4b17      	ldr	r3, [pc, #92]	@ (8004378 <HAL_UART_MspInit+0xac>)
 800431a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800431c:	4a16      	ldr	r2, [pc, #88]	@ (8004378 <HAL_UART_MspInit+0xac>)
 800431e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004322:	6593      	str	r3, [r2, #88]	@ 0x58
 8004324:	4b14      	ldr	r3, [pc, #80]	@ (8004378 <HAL_UART_MspInit+0xac>)
 8004326:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004328:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800432c:	60fb      	str	r3, [r7, #12]
 800432e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004330:	4b11      	ldr	r3, [pc, #68]	@ (8004378 <HAL_UART_MspInit+0xac>)
 8004332:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004334:	4a10      	ldr	r2, [pc, #64]	@ (8004378 <HAL_UART_MspInit+0xac>)
 8004336:	f043 0304 	orr.w	r3, r3, #4
 800433a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800433c:	4b0e      	ldr	r3, [pc, #56]	@ (8004378 <HAL_UART_MspInit+0xac>)
 800433e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004340:	f003 0304 	and.w	r3, r3, #4
 8004344:	60bb      	str	r3, [r7, #8]
 8004346:	68bb      	ldr	r3, [r7, #8]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8004348:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800434c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800434e:	2302      	movs	r3, #2
 8004350:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004352:	2300      	movs	r3, #0
 8004354:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004356:	2300      	movs	r3, #0
 8004358:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 800435a:	2305      	movs	r3, #5
 800435c:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800435e:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004362:	4619      	mov	r1, r3
 8004364:	4805      	ldr	r0, [pc, #20]	@ (800437c <HAL_UART_MspInit+0xb0>)
 8004366:	f002 fe39 	bl	8006fdc <HAL_GPIO_Init>

  /* USER CODE END UART4_MspInit 1 */

  }

}
 800436a:	bf00      	nop
 800436c:	3778      	adds	r7, #120	@ 0x78
 800436e:	46bd      	mov	sp, r7
 8004370:	bd80      	pop	{r7, pc}
 8004372:	bf00      	nop
 8004374:	40004c00 	.word	0x40004c00
 8004378:	40021000 	.word	0x40021000
 800437c:	48000800 	.word	0x48000800

08004380 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004380:	b480      	push	{r7}
 8004382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004384:	bf00      	nop
 8004386:	e7fd      	b.n	8004384 <NMI_Handler+0x4>

08004388 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004388:	b480      	push	{r7}
 800438a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800438c:	bf00      	nop
 800438e:	e7fd      	b.n	800438c <HardFault_Handler+0x4>

08004390 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004390:	b480      	push	{r7}
 8004392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004394:	bf00      	nop
 8004396:	e7fd      	b.n	8004394 <MemManage_Handler+0x4>

08004398 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004398:	b480      	push	{r7}
 800439a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800439c:	bf00      	nop
 800439e:	e7fd      	b.n	800439c <BusFault_Handler+0x4>

080043a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80043a0:	b480      	push	{r7}
 80043a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80043a4:	bf00      	nop
 80043a6:	e7fd      	b.n	80043a4 <UsageFault_Handler+0x4>

080043a8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80043a8:	b480      	push	{r7}
 80043aa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80043ac:	bf00      	nop
 80043ae:	46bd      	mov	sp, r7
 80043b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b4:	4770      	bx	lr

080043b6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80043b6:	b480      	push	{r7}
 80043b8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80043ba:	bf00      	nop
 80043bc:	46bd      	mov	sp, r7
 80043be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c2:	4770      	bx	lr

080043c4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80043c4:	b480      	push	{r7}
 80043c6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80043c8:	bf00      	nop
 80043ca:	46bd      	mov	sp, r7
 80043cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d0:	4770      	bx	lr

080043d2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80043d2:	b580      	push	{r7, lr}
 80043d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80043d6:	f000 f9b9 	bl	800474c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80043da:	bf00      	nop
 80043dc:	bd80      	pop	{r7, pc}
	...

080043e0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 80043e4:	4802      	ldr	r0, [pc, #8]	@ (80043f0 <DMA1_Channel1_IRQHandler+0x10>)
 80043e6:	f002 fcaa 	bl	8006d3e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80043ea:	bf00      	nop
 80043ec:	bd80      	pop	{r7, pc}
 80043ee:	bf00      	nop
 80043f0:	20000594 	.word	0x20000594

080043f4 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80043f4:	b580      	push	{r7, lr}
 80043f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc4);
 80043f8:	4802      	ldr	r0, [pc, #8]	@ (8004404 <DMA1_Channel2_IRQHandler+0x10>)
 80043fa:	f002 fca0 	bl	8006d3e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80043fe:	bf00      	nop
 8004400:	bd80      	pop	{r7, pc}
 8004402:	bf00      	nop
 8004404:	200005f4 	.word	0x200005f4

08004408 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc5);
 800440c:	4802      	ldr	r0, [pc, #8]	@ (8004418 <DMA1_Channel3_IRQHandler+0x10>)
 800440e:	f002 fc96 	bl	8006d3e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8004412:	bf00      	nop
 8004414:	bd80      	pop	{r7, pc}
 8004416:	bf00      	nop
 8004418:	20000654 	.word	0x20000654

0800441c <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8004420:	4802      	ldr	r0, [pc, #8]	@ (800442c <DMA1_Channel4_IRQHandler+0x10>)
 8004422:	f002 fc8c 	bl	8006d3e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8004426:	bf00      	nop
 8004428:	bd80      	pop	{r7, pc}
 800442a:	bf00      	nop
 800442c:	20000704 	.word	0x20000704

08004430 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac2_ch1);
 8004434:	4802      	ldr	r0, [pc, #8]	@ (8004440 <DMA1_Channel5_IRQHandler+0x10>)
 8004436:	f002 fc82 	bl	8006d3e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800443a:	bf00      	nop
 800443c:	bd80      	pop	{r7, pc}
 800443e:	bf00      	nop
 8004440:	20000764 	.word	0x20000764

08004444 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8004448:	4802      	ldr	r0, [pc, #8]	@ (8004454 <USB_LP_IRQHandler+0x10>)
 800444a:	f003 f883 	bl	8007554 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 800444e:	bf00      	nop
 8004450:	bd80      	pop	{r7, pc}
 8004452:	bf00      	nop
 8004454:	200020a8 	.word	0x200020a8

08004458 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800445c:	4803      	ldr	r0, [pc, #12]	@ (800446c <TIM1_BRK_TIM15_IRQHandler+0x14>)
 800445e:	f006 f863 	bl	800a528 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim15);
 8004462:	4803      	ldr	r0, [pc, #12]	@ (8004470 <TIM1_BRK_TIM15_IRQHandler+0x18>)
 8004464:	f006 f860 	bl	800a528 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8004468:	bf00      	nop
 800446a:	bd80      	pop	{r7, pc}
 800446c:	200007c4 	.word	0x200007c4
 8004470:	20000940 	.word	0x20000940

08004474 <TIM8_BRK_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt.
  */
void TIM8_BRK_IRQHandler(void)
{
 8004474:	b580      	push	{r7, lr}
 8004476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_IRQn 0 */

  /* USER CODE END TIM8_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8004478:	4802      	ldr	r0, [pc, #8]	@ (8004484 <TIM8_BRK_IRQHandler+0x10>)
 800447a:	f006 f855 	bl	800a528 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_IRQn 1 */

  /* USER CODE END TIM8_BRK_IRQn 1 */
}
 800447e:	bf00      	nop
 8004480:	bd80      	pop	{r7, pc}
 8004482:	bf00      	nop
 8004484:	200008f4 	.word	0x200008f4

08004488 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	af00      	add	r7, sp, #0
					HEAT_SINK_TEMP = (ADC3_DMA_BUFFER[4]/4096)*3.3;//(Low_pass_filter(ADC3_DMA_BUFFER[4], HEAT_SINK_TEMP)/4096)*3.3;
					FAN_Drive(); // Control Fan speed dpend on two temperatures pcb and radiator
					}*/

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800448c:	4803      	ldr	r0, [pc, #12]	@ (800449c <TIM6_DAC_IRQHandler+0x14>)
 800448e:	f006 f84b 	bl	800a528 <HAL_TIM_IRQHandler>
  HAL_DAC_IRQHandler(&hdac1);
 8004492:	4803      	ldr	r0, [pc, #12]	@ (80044a0 <TIM6_DAC_IRQHandler+0x18>)
 8004494:	f002 f8e0 	bl	8006658 <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004498:	bf00      	nop
 800449a:	bd80      	pop	{r7, pc}
 800449c:	2000085c 	.word	0x2000085c
 80044a0:	200006dc 	.word	0x200006dc

080044a4 <_getpid>:
 80044a4:	b480      	push	{r7}
 80044a6:	af00      	add	r7, sp, #0
 80044a8:	2301      	movs	r3, #1
 80044aa:	4618      	mov	r0, r3
 80044ac:	46bd      	mov	sp, r7
 80044ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b2:	4770      	bx	lr

080044b4 <_kill>:
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b082      	sub	sp, #8
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
 80044bc:	6039      	str	r1, [r7, #0]
 80044be:	f00d fd53 	bl	8011f68 <__errno>
 80044c2:	4603      	mov	r3, r0
 80044c4:	2216      	movs	r2, #22
 80044c6:	601a      	str	r2, [r3, #0]
 80044c8:	f04f 33ff 	mov.w	r3, #4294967295
 80044cc:	4618      	mov	r0, r3
 80044ce:	3708      	adds	r7, #8
 80044d0:	46bd      	mov	sp, r7
 80044d2:	bd80      	pop	{r7, pc}

080044d4 <_exit>:
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b082      	sub	sp, #8
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
 80044dc:	f04f 31ff 	mov.w	r1, #4294967295
 80044e0:	6878      	ldr	r0, [r7, #4]
 80044e2:	f7ff ffe7 	bl	80044b4 <_kill>
 80044e6:	bf00      	nop
 80044e8:	e7fd      	b.n	80044e6 <_exit+0x12>

080044ea <_read>:
 80044ea:	b580      	push	{r7, lr}
 80044ec:	b086      	sub	sp, #24
 80044ee:	af00      	add	r7, sp, #0
 80044f0:	60f8      	str	r0, [r7, #12]
 80044f2:	60b9      	str	r1, [r7, #8]
 80044f4:	607a      	str	r2, [r7, #4]
 80044f6:	2300      	movs	r3, #0
 80044f8:	617b      	str	r3, [r7, #20]
 80044fa:	e00a      	b.n	8004512 <_read+0x28>
 80044fc:	f3af 8000 	nop.w
 8004500:	4601      	mov	r1, r0
 8004502:	68bb      	ldr	r3, [r7, #8]
 8004504:	1c5a      	adds	r2, r3, #1
 8004506:	60ba      	str	r2, [r7, #8]
 8004508:	b2ca      	uxtb	r2, r1
 800450a:	701a      	strb	r2, [r3, #0]
 800450c:	697b      	ldr	r3, [r7, #20]
 800450e:	3301      	adds	r3, #1
 8004510:	617b      	str	r3, [r7, #20]
 8004512:	697a      	ldr	r2, [r7, #20]
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	429a      	cmp	r2, r3
 8004518:	dbf0      	blt.n	80044fc <_read+0x12>
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	4618      	mov	r0, r3
 800451e:	3718      	adds	r7, #24
 8004520:	46bd      	mov	sp, r7
 8004522:	bd80      	pop	{r7, pc}

08004524 <_write>:
 8004524:	b580      	push	{r7, lr}
 8004526:	b086      	sub	sp, #24
 8004528:	af00      	add	r7, sp, #0
 800452a:	60f8      	str	r0, [r7, #12]
 800452c:	60b9      	str	r1, [r7, #8]
 800452e:	607a      	str	r2, [r7, #4]
 8004530:	2300      	movs	r3, #0
 8004532:	617b      	str	r3, [r7, #20]
 8004534:	e009      	b.n	800454a <_write+0x26>
 8004536:	68bb      	ldr	r3, [r7, #8]
 8004538:	1c5a      	adds	r2, r3, #1
 800453a:	60ba      	str	r2, [r7, #8]
 800453c:	781b      	ldrb	r3, [r3, #0]
 800453e:	4618      	mov	r0, r3
 8004540:	f3af 8000 	nop.w
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	3301      	adds	r3, #1
 8004548:	617b      	str	r3, [r7, #20]
 800454a:	697a      	ldr	r2, [r7, #20]
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	429a      	cmp	r2, r3
 8004550:	dbf1      	blt.n	8004536 <_write+0x12>
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	4618      	mov	r0, r3
 8004556:	3718      	adds	r7, #24
 8004558:	46bd      	mov	sp, r7
 800455a:	bd80      	pop	{r7, pc}

0800455c <_close>:
 800455c:	b480      	push	{r7}
 800455e:	b083      	sub	sp, #12
 8004560:	af00      	add	r7, sp, #0
 8004562:	6078      	str	r0, [r7, #4]
 8004564:	f04f 33ff 	mov.w	r3, #4294967295
 8004568:	4618      	mov	r0, r3
 800456a:	370c      	adds	r7, #12
 800456c:	46bd      	mov	sp, r7
 800456e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004572:	4770      	bx	lr

08004574 <_fstat>:
 8004574:	b480      	push	{r7}
 8004576:	b083      	sub	sp, #12
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
 800457c:	6039      	str	r1, [r7, #0]
 800457e:	683b      	ldr	r3, [r7, #0]
 8004580:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004584:	605a      	str	r2, [r3, #4]
 8004586:	2300      	movs	r3, #0
 8004588:	4618      	mov	r0, r3
 800458a:	370c      	adds	r7, #12
 800458c:	46bd      	mov	sp, r7
 800458e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004592:	4770      	bx	lr

08004594 <_isatty>:
 8004594:	b480      	push	{r7}
 8004596:	b083      	sub	sp, #12
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
 800459c:	2301      	movs	r3, #1
 800459e:	4618      	mov	r0, r3
 80045a0:	370c      	adds	r7, #12
 80045a2:	46bd      	mov	sp, r7
 80045a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a8:	4770      	bx	lr

080045aa <_lseek>:
 80045aa:	b480      	push	{r7}
 80045ac:	b085      	sub	sp, #20
 80045ae:	af00      	add	r7, sp, #0
 80045b0:	60f8      	str	r0, [r7, #12]
 80045b2:	60b9      	str	r1, [r7, #8]
 80045b4:	607a      	str	r2, [r7, #4]
 80045b6:	2300      	movs	r3, #0
 80045b8:	4618      	mov	r0, r3
 80045ba:	3714      	adds	r7, #20
 80045bc:	46bd      	mov	sp, r7
 80045be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c2:	4770      	bx	lr

080045c4 <_sbrk>:
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b086      	sub	sp, #24
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
 80045cc:	4a14      	ldr	r2, [pc, #80]	@ (8004620 <_sbrk+0x5c>)
 80045ce:	4b15      	ldr	r3, [pc, #84]	@ (8004624 <_sbrk+0x60>)
 80045d0:	1ad3      	subs	r3, r2, r3
 80045d2:	617b      	str	r3, [r7, #20]
 80045d4:	697b      	ldr	r3, [r7, #20]
 80045d6:	613b      	str	r3, [r7, #16]
 80045d8:	4b13      	ldr	r3, [pc, #76]	@ (8004628 <_sbrk+0x64>)
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d102      	bne.n	80045e6 <_sbrk+0x22>
 80045e0:	4b11      	ldr	r3, [pc, #68]	@ (8004628 <_sbrk+0x64>)
 80045e2:	4a12      	ldr	r2, [pc, #72]	@ (800462c <_sbrk+0x68>)
 80045e4:	601a      	str	r2, [r3, #0]
 80045e6:	4b10      	ldr	r3, [pc, #64]	@ (8004628 <_sbrk+0x64>)
 80045e8:	681a      	ldr	r2, [r3, #0]
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	4413      	add	r3, r2
 80045ee:	693a      	ldr	r2, [r7, #16]
 80045f0:	429a      	cmp	r2, r3
 80045f2:	d207      	bcs.n	8004604 <_sbrk+0x40>
 80045f4:	f00d fcb8 	bl	8011f68 <__errno>
 80045f8:	4603      	mov	r3, r0
 80045fa:	220c      	movs	r2, #12
 80045fc:	601a      	str	r2, [r3, #0]
 80045fe:	f04f 33ff 	mov.w	r3, #4294967295
 8004602:	e009      	b.n	8004618 <_sbrk+0x54>
 8004604:	4b08      	ldr	r3, [pc, #32]	@ (8004628 <_sbrk+0x64>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	60fb      	str	r3, [r7, #12]
 800460a:	4b07      	ldr	r3, [pc, #28]	@ (8004628 <_sbrk+0x64>)
 800460c:	681a      	ldr	r2, [r3, #0]
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	4413      	add	r3, r2
 8004612:	4a05      	ldr	r2, [pc, #20]	@ (8004628 <_sbrk+0x64>)
 8004614:	6013      	str	r3, [r2, #0]
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	4618      	mov	r0, r3
 800461a:	3718      	adds	r7, #24
 800461c:	46bd      	mov	sp, r7
 800461e:	bd80      	pop	{r7, pc}
 8004620:	20020000 	.word	0x20020000
 8004624:	00000400 	.word	0x00000400
 8004628:	20000bcc 	.word	0x20000bcc
 800462c:	200026f0 	.word	0x200026f0

08004630 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8004630:	b480      	push	{r7}
 8004632:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004634:	4b06      	ldr	r3, [pc, #24]	@ (8004650 <SystemInit+0x20>)
 8004636:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800463a:	4a05      	ldr	r2, [pc, #20]	@ (8004650 <SystemInit+0x20>)
 800463c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004640:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004644:	bf00      	nop
 8004646:	46bd      	mov	sp, r7
 8004648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464c:	4770      	bx	lr
 800464e:	bf00      	nop
 8004650:	e000ed00 	.word	0xe000ed00

08004654 <Reset_Handler>:
 8004654:	480d      	ldr	r0, [pc, #52]	@ (800468c <LoopForever+0x2>)
 8004656:	4685      	mov	sp, r0
 8004658:	f7ff ffea 	bl	8004630 <SystemInit>
 800465c:	480c      	ldr	r0, [pc, #48]	@ (8004690 <LoopForever+0x6>)
 800465e:	490d      	ldr	r1, [pc, #52]	@ (8004694 <LoopForever+0xa>)
 8004660:	4a0d      	ldr	r2, [pc, #52]	@ (8004698 <LoopForever+0xe>)
 8004662:	2300      	movs	r3, #0
 8004664:	e002      	b.n	800466c <LoopCopyDataInit>

08004666 <CopyDataInit>:
 8004666:	58d4      	ldr	r4, [r2, r3]
 8004668:	50c4      	str	r4, [r0, r3]
 800466a:	3304      	adds	r3, #4

0800466c <LoopCopyDataInit>:
 800466c:	18c4      	adds	r4, r0, r3
 800466e:	428c      	cmp	r4, r1
 8004670:	d3f9      	bcc.n	8004666 <CopyDataInit>
 8004672:	4a0a      	ldr	r2, [pc, #40]	@ (800469c <LoopForever+0x12>)
 8004674:	4c0a      	ldr	r4, [pc, #40]	@ (80046a0 <LoopForever+0x16>)
 8004676:	2300      	movs	r3, #0
 8004678:	e001      	b.n	800467e <LoopFillZerobss>

0800467a <FillZerobss>:
 800467a:	6013      	str	r3, [r2, #0]
 800467c:	3204      	adds	r2, #4

0800467e <LoopFillZerobss>:
 800467e:	42a2      	cmp	r2, r4
 8004680:	d3fb      	bcc.n	800467a <FillZerobss>
 8004682:	f00d fc77 	bl	8011f74 <__libc_init_array>
 8004686:	f7fc fcd7 	bl	8001038 <main>

0800468a <LoopForever>:
 800468a:	e7fe      	b.n	800468a <LoopForever>
 800468c:	20020000 	.word	0x20020000
 8004690:	20000000 	.word	0x20000000
 8004694:	200003c8 	.word	0x200003c8
 8004698:	080175a8 	.word	0x080175a8
 800469c:	200003c8 	.word	0x200003c8
 80046a0:	200026f0 	.word	0x200026f0

080046a4 <ADC1_2_IRQHandler>:
 80046a4:	e7fe      	b.n	80046a4 <ADC1_2_IRQHandler>

080046a6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80046a6:	b580      	push	{r7, lr}
 80046a8:	b082      	sub	sp, #8
 80046aa:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80046ac:	2300      	movs	r3, #0
 80046ae:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80046b0:	2003      	movs	r0, #3
 80046b2:	f001 ff03 	bl	80064bc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80046b6:	2000      	movs	r0, #0
 80046b8:	f000 f80e 	bl	80046d8 <HAL_InitTick>
 80046bc:	4603      	mov	r3, r0
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d002      	beq.n	80046c8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80046c2:	2301      	movs	r3, #1
 80046c4:	71fb      	strb	r3, [r7, #7]
 80046c6:	e001      	b.n	80046cc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80046c8:	f7ff f9dc 	bl	8003a84 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80046cc:	79fb      	ldrb	r3, [r7, #7]

}
 80046ce:	4618      	mov	r0, r3
 80046d0:	3708      	adds	r7, #8
 80046d2:	46bd      	mov	sp, r7
 80046d4:	bd80      	pop	{r7, pc}
	...

080046d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	b084      	sub	sp, #16
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80046e0:	2300      	movs	r3, #0
 80046e2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80046e4:	4b16      	ldr	r3, [pc, #88]	@ (8004740 <HAL_InitTick+0x68>)
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d022      	beq.n	8004732 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80046ec:	4b15      	ldr	r3, [pc, #84]	@ (8004744 <HAL_InitTick+0x6c>)
 80046ee:	681a      	ldr	r2, [r3, #0]
 80046f0:	4b13      	ldr	r3, [pc, #76]	@ (8004740 <HAL_InitTick+0x68>)
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80046f8:	fbb1 f3f3 	udiv	r3, r1, r3
 80046fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004700:	4618      	mov	r0, r3
 8004702:	f001 ff0e 	bl	8006522 <HAL_SYSTICK_Config>
 8004706:	4603      	mov	r3, r0
 8004708:	2b00      	cmp	r3, #0
 800470a:	d10f      	bne.n	800472c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2b0f      	cmp	r3, #15
 8004710:	d809      	bhi.n	8004726 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004712:	2200      	movs	r2, #0
 8004714:	6879      	ldr	r1, [r7, #4]
 8004716:	f04f 30ff 	mov.w	r0, #4294967295
 800471a:	f001 feda 	bl	80064d2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800471e:	4a0a      	ldr	r2, [pc, #40]	@ (8004748 <HAL_InitTick+0x70>)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6013      	str	r3, [r2, #0]
 8004724:	e007      	b.n	8004736 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8004726:	2301      	movs	r3, #1
 8004728:	73fb      	strb	r3, [r7, #15]
 800472a:	e004      	b.n	8004736 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800472c:	2301      	movs	r3, #1
 800472e:	73fb      	strb	r3, [r7, #15]
 8004730:	e001      	b.n	8004736 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004732:	2301      	movs	r3, #1
 8004734:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8004736:	7bfb      	ldrb	r3, [r7, #15]
}
 8004738:	4618      	mov	r0, r3
 800473a:	3710      	adds	r7, #16
 800473c:	46bd      	mov	sp, r7
 800473e:	bd80      	pop	{r7, pc}
 8004740:	20000070 	.word	0x20000070
 8004744:	20000068 	.word	0x20000068
 8004748:	2000006c 	.word	0x2000006c

0800474c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800474c:	b480      	push	{r7}
 800474e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004750:	4b05      	ldr	r3, [pc, #20]	@ (8004768 <HAL_IncTick+0x1c>)
 8004752:	681a      	ldr	r2, [r3, #0]
 8004754:	4b05      	ldr	r3, [pc, #20]	@ (800476c <HAL_IncTick+0x20>)
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4413      	add	r3, r2
 800475a:	4a03      	ldr	r2, [pc, #12]	@ (8004768 <HAL_IncTick+0x1c>)
 800475c:	6013      	str	r3, [r2, #0]
}
 800475e:	bf00      	nop
 8004760:	46bd      	mov	sp, r7
 8004762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004766:	4770      	bx	lr
 8004768:	20000bd0 	.word	0x20000bd0
 800476c:	20000070 	.word	0x20000070

08004770 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004770:	b480      	push	{r7}
 8004772:	af00      	add	r7, sp, #0
  return uwTick;
 8004774:	4b03      	ldr	r3, [pc, #12]	@ (8004784 <HAL_GetTick+0x14>)
 8004776:	681b      	ldr	r3, [r3, #0]
}
 8004778:	4618      	mov	r0, r3
 800477a:	46bd      	mov	sp, r7
 800477c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004780:	4770      	bx	lr
 8004782:	bf00      	nop
 8004784:	20000bd0 	.word	0x20000bd0

08004788 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b084      	sub	sp, #16
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004790:	f7ff ffee 	bl	8004770 <HAL_GetTick>
 8004794:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047a0:	d004      	beq.n	80047ac <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80047a2:	4b09      	ldr	r3, [pc, #36]	@ (80047c8 <HAL_Delay+0x40>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	68fa      	ldr	r2, [r7, #12]
 80047a8:	4413      	add	r3, r2
 80047aa:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80047ac:	bf00      	nop
 80047ae:	f7ff ffdf 	bl	8004770 <HAL_GetTick>
 80047b2:	4602      	mov	r2, r0
 80047b4:	68bb      	ldr	r3, [r7, #8]
 80047b6:	1ad3      	subs	r3, r2, r3
 80047b8:	68fa      	ldr	r2, [r7, #12]
 80047ba:	429a      	cmp	r2, r3
 80047bc:	d8f7      	bhi.n	80047ae <HAL_Delay+0x26>
  {
  }
}
 80047be:	bf00      	nop
 80047c0:	bf00      	nop
 80047c2:	3710      	adds	r7, #16
 80047c4:	46bd      	mov	sp, r7
 80047c6:	bd80      	pop	{r7, pc}
 80047c8:	20000070 	.word	0x20000070

080047cc <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80047cc:	b480      	push	{r7}
 80047ce:	b083      	sub	sp, #12
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
 80047d4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	689b      	ldr	r3, [r3, #8]
 80047da:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	431a      	orrs	r2, r3
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	609a      	str	r2, [r3, #8]
}
 80047e6:	bf00      	nop
 80047e8:	370c      	adds	r7, #12
 80047ea:	46bd      	mov	sp, r7
 80047ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f0:	4770      	bx	lr

080047f2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80047f2:	b480      	push	{r7}
 80047f4:	b083      	sub	sp, #12
 80047f6:	af00      	add	r7, sp, #0
 80047f8:	6078      	str	r0, [r7, #4]
 80047fa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	689b      	ldr	r3, [r3, #8]
 8004800:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8004804:	683b      	ldr	r3, [r7, #0]
 8004806:	431a      	orrs	r2, r3
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	609a      	str	r2, [r3, #8]
}
 800480c:	bf00      	nop
 800480e:	370c      	adds	r7, #12
 8004810:	46bd      	mov	sp, r7
 8004812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004816:	4770      	bx	lr

08004818 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004818:	b480      	push	{r7}
 800481a:	b083      	sub	sp, #12
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	689b      	ldr	r3, [r3, #8]
 8004824:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8004828:	4618      	mov	r0, r3
 800482a:	370c      	adds	r7, #12
 800482c:	46bd      	mov	sp, r7
 800482e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004832:	4770      	bx	lr

08004834 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8004834:	b480      	push	{r7}
 8004836:	b087      	sub	sp, #28
 8004838:	af00      	add	r7, sp, #0
 800483a:	60f8      	str	r0, [r7, #12]
 800483c:	60b9      	str	r1, [r7, #8]
 800483e:	607a      	str	r2, [r7, #4]
 8004840:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	3360      	adds	r3, #96	@ 0x60
 8004846:	461a      	mov	r2, r3
 8004848:	68bb      	ldr	r3, [r7, #8]
 800484a:	009b      	lsls	r3, r3, #2
 800484c:	4413      	add	r3, r2
 800484e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004850:	697b      	ldr	r3, [r7, #20]
 8004852:	681a      	ldr	r2, [r3, #0]
 8004854:	4b08      	ldr	r3, [pc, #32]	@ (8004878 <LL_ADC_SetOffset+0x44>)
 8004856:	4013      	ands	r3, r2
 8004858:	687a      	ldr	r2, [r7, #4]
 800485a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800485e:	683a      	ldr	r2, [r7, #0]
 8004860:	430a      	orrs	r2, r1
 8004862:	4313      	orrs	r3, r2
 8004864:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004868:	697b      	ldr	r3, [r7, #20]
 800486a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800486c:	bf00      	nop
 800486e:	371c      	adds	r7, #28
 8004870:	46bd      	mov	sp, r7
 8004872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004876:	4770      	bx	lr
 8004878:	03fff000 	.word	0x03fff000

0800487c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800487c:	b480      	push	{r7}
 800487e:	b085      	sub	sp, #20
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
 8004884:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	3360      	adds	r3, #96	@ 0x60
 800488a:	461a      	mov	r2, r3
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	009b      	lsls	r3, r3, #2
 8004890:	4413      	add	r3, r2
 8004892:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800489c:	4618      	mov	r0, r3
 800489e:	3714      	adds	r7, #20
 80048a0:	46bd      	mov	sp, r7
 80048a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a6:	4770      	bx	lr

080048a8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80048a8:	b480      	push	{r7}
 80048aa:	b087      	sub	sp, #28
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	60f8      	str	r0, [r7, #12]
 80048b0:	60b9      	str	r1, [r7, #8]
 80048b2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	3360      	adds	r3, #96	@ 0x60
 80048b8:	461a      	mov	r2, r3
 80048ba:	68bb      	ldr	r3, [r7, #8]
 80048bc:	009b      	lsls	r3, r3, #2
 80048be:	4413      	add	r3, r2
 80048c0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80048c2:	697b      	ldr	r3, [r7, #20]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	431a      	orrs	r2, r3
 80048ce:	697b      	ldr	r3, [r7, #20]
 80048d0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80048d2:	bf00      	nop
 80048d4:	371c      	adds	r7, #28
 80048d6:	46bd      	mov	sp, r7
 80048d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048dc:	4770      	bx	lr

080048de <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80048de:	b480      	push	{r7}
 80048e0:	b087      	sub	sp, #28
 80048e2:	af00      	add	r7, sp, #0
 80048e4:	60f8      	str	r0, [r7, #12]
 80048e6:	60b9      	str	r1, [r7, #8]
 80048e8:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	3360      	adds	r3, #96	@ 0x60
 80048ee:	461a      	mov	r2, r3
 80048f0:	68bb      	ldr	r3, [r7, #8]
 80048f2:	009b      	lsls	r3, r3, #2
 80048f4:	4413      	add	r3, r2
 80048f6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80048f8:	697b      	ldr	r3, [r7, #20]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	431a      	orrs	r2, r3
 8004904:	697b      	ldr	r3, [r7, #20]
 8004906:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8004908:	bf00      	nop
 800490a:	371c      	adds	r7, #28
 800490c:	46bd      	mov	sp, r7
 800490e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004912:	4770      	bx	lr

08004914 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8004914:	b480      	push	{r7}
 8004916:	b087      	sub	sp, #28
 8004918:	af00      	add	r7, sp, #0
 800491a:	60f8      	str	r0, [r7, #12]
 800491c:	60b9      	str	r1, [r7, #8]
 800491e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	3360      	adds	r3, #96	@ 0x60
 8004924:	461a      	mov	r2, r3
 8004926:	68bb      	ldr	r3, [r7, #8]
 8004928:	009b      	lsls	r3, r3, #2
 800492a:	4413      	add	r3, r2
 800492c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800492e:	697b      	ldr	r3, [r7, #20]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	431a      	orrs	r2, r3
 800493a:	697b      	ldr	r3, [r7, #20]
 800493c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800493e:	bf00      	nop
 8004940:	371c      	adds	r7, #28
 8004942:	46bd      	mov	sp, r7
 8004944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004948:	4770      	bx	lr

0800494a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800494a:	b480      	push	{r7}
 800494c:	b083      	sub	sp, #12
 800494e:	af00      	add	r7, sp, #0
 8004950:	6078      	str	r0, [r7, #4]
 8004952:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	695b      	ldr	r3, [r3, #20]
 8004958:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	431a      	orrs	r2, r3
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	615a      	str	r2, [r3, #20]
}
 8004964:	bf00      	nop
 8004966:	370c      	adds	r7, #12
 8004968:	46bd      	mov	sp, r7
 800496a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496e:	4770      	bx	lr

08004970 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8004970:	b480      	push	{r7}
 8004972:	b083      	sub	sp, #12
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	68db      	ldr	r3, [r3, #12]
 800497c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004980:	2b00      	cmp	r3, #0
 8004982:	d101      	bne.n	8004988 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8004984:	2301      	movs	r3, #1
 8004986:	e000      	b.n	800498a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8004988:	2300      	movs	r3, #0
}
 800498a:	4618      	mov	r0, r3
 800498c:	370c      	adds	r7, #12
 800498e:	46bd      	mov	sp, r7
 8004990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004994:	4770      	bx	lr

08004996 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8004996:	b480      	push	{r7}
 8004998:	b087      	sub	sp, #28
 800499a:	af00      	add	r7, sp, #0
 800499c:	60f8      	str	r0, [r7, #12]
 800499e:	60b9      	str	r1, [r7, #8]
 80049a0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	3330      	adds	r3, #48	@ 0x30
 80049a6:	461a      	mov	r2, r3
 80049a8:	68bb      	ldr	r3, [r7, #8]
 80049aa:	0a1b      	lsrs	r3, r3, #8
 80049ac:	009b      	lsls	r3, r3, #2
 80049ae:	f003 030c 	and.w	r3, r3, #12
 80049b2:	4413      	add	r3, r2
 80049b4:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80049b6:	697b      	ldr	r3, [r7, #20]
 80049b8:	681a      	ldr	r2, [r3, #0]
 80049ba:	68bb      	ldr	r3, [r7, #8]
 80049bc:	f003 031f 	and.w	r3, r3, #31
 80049c0:	211f      	movs	r1, #31
 80049c2:	fa01 f303 	lsl.w	r3, r1, r3
 80049c6:	43db      	mvns	r3, r3
 80049c8:	401a      	ands	r2, r3
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	0e9b      	lsrs	r3, r3, #26
 80049ce:	f003 011f 	and.w	r1, r3, #31
 80049d2:	68bb      	ldr	r3, [r7, #8]
 80049d4:	f003 031f 	and.w	r3, r3, #31
 80049d8:	fa01 f303 	lsl.w	r3, r1, r3
 80049dc:	431a      	orrs	r2, r3
 80049de:	697b      	ldr	r3, [r7, #20]
 80049e0:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80049e2:	bf00      	nop
 80049e4:	371c      	adds	r7, #28
 80049e6:	46bd      	mov	sp, r7
 80049e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ec:	4770      	bx	lr

080049ee <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80049ee:	b480      	push	{r7}
 80049f0:	b087      	sub	sp, #28
 80049f2:	af00      	add	r7, sp, #0
 80049f4:	60f8      	str	r0, [r7, #12]
 80049f6:	60b9      	str	r1, [r7, #8]
 80049f8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	3314      	adds	r3, #20
 80049fe:	461a      	mov	r2, r3
 8004a00:	68bb      	ldr	r3, [r7, #8]
 8004a02:	0e5b      	lsrs	r3, r3, #25
 8004a04:	009b      	lsls	r3, r3, #2
 8004a06:	f003 0304 	and.w	r3, r3, #4
 8004a0a:	4413      	add	r3, r2
 8004a0c:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8004a0e:	697b      	ldr	r3, [r7, #20]
 8004a10:	681a      	ldr	r2, [r3, #0]
 8004a12:	68bb      	ldr	r3, [r7, #8]
 8004a14:	0d1b      	lsrs	r3, r3, #20
 8004a16:	f003 031f 	and.w	r3, r3, #31
 8004a1a:	2107      	movs	r1, #7
 8004a1c:	fa01 f303 	lsl.w	r3, r1, r3
 8004a20:	43db      	mvns	r3, r3
 8004a22:	401a      	ands	r2, r3
 8004a24:	68bb      	ldr	r3, [r7, #8]
 8004a26:	0d1b      	lsrs	r3, r3, #20
 8004a28:	f003 031f 	and.w	r3, r3, #31
 8004a2c:	6879      	ldr	r1, [r7, #4]
 8004a2e:	fa01 f303 	lsl.w	r3, r1, r3
 8004a32:	431a      	orrs	r2, r3
 8004a34:	697b      	ldr	r3, [r7, #20]
 8004a36:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8004a38:	bf00      	nop
 8004a3a:	371c      	adds	r7, #28
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a42:	4770      	bx	lr

08004a44 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8004a44:	b480      	push	{r7}
 8004a46:	b085      	sub	sp, #20
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	60f8      	str	r0, [r7, #12]
 8004a4c:	60b9      	str	r1, [r7, #8]
 8004a4e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8004a56:	68bb      	ldr	r3, [r7, #8]
 8004a58:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a5c:	43db      	mvns	r3, r3
 8004a5e:	401a      	ands	r2, r3
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	f003 0318 	and.w	r3, r3, #24
 8004a66:	4908      	ldr	r1, [pc, #32]	@ (8004a88 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004a68:	40d9      	lsrs	r1, r3
 8004a6a:	68bb      	ldr	r3, [r7, #8]
 8004a6c:	400b      	ands	r3, r1
 8004a6e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a72:	431a      	orrs	r2, r3
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8004a7a:	bf00      	nop
 8004a7c:	3714      	adds	r7, #20
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a84:	4770      	bx	lr
 8004a86:	bf00      	nop
 8004a88:	0007ffff 	.word	0x0007ffff

08004a8c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004a8c:	b480      	push	{r7}
 8004a8e:	b083      	sub	sp, #12
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	689b      	ldr	r3, [r3, #8]
 8004a98:	f003 031f 	and.w	r3, r3, #31
}
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	370c      	adds	r7, #12
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa6:	4770      	bx	lr

08004aa8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004aa8:	b480      	push	{r7}
 8004aaa:	b083      	sub	sp, #12
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	689b      	ldr	r3, [r3, #8]
 8004ab4:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8004ab8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004abc:	687a      	ldr	r2, [r7, #4]
 8004abe:	6093      	str	r3, [r2, #8]
}
 8004ac0:	bf00      	nop
 8004ac2:	370c      	adds	r7, #12
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aca:	4770      	bx	lr

08004acc <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8004acc:	b480      	push	{r7}
 8004ace:	b083      	sub	sp, #12
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	689b      	ldr	r3, [r3, #8]
 8004ad8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004adc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004ae0:	d101      	bne.n	8004ae6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	e000      	b.n	8004ae8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8004ae6:	2300      	movs	r3, #0
}
 8004ae8:	4618      	mov	r0, r3
 8004aea:	370c      	adds	r7, #12
 8004aec:	46bd      	mov	sp, r7
 8004aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af2:	4770      	bx	lr

08004af4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004af4:	b480      	push	{r7}
 8004af6:	b083      	sub	sp, #12
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	689b      	ldr	r3, [r3, #8]
 8004b00:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8004b04:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004b08:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004b10:	bf00      	nop
 8004b12:	370c      	adds	r7, #12
 8004b14:	46bd      	mov	sp, r7
 8004b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1a:	4770      	bx	lr

08004b1c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8004b1c:	b480      	push	{r7}
 8004b1e:	b083      	sub	sp, #12
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	689b      	ldr	r3, [r3, #8]
 8004b28:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b2c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004b30:	d101      	bne.n	8004b36 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8004b32:	2301      	movs	r3, #1
 8004b34:	e000      	b.n	8004b38 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8004b36:	2300      	movs	r3, #0
}
 8004b38:	4618      	mov	r0, r3
 8004b3a:	370c      	adds	r7, #12
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b42:	4770      	bx	lr

08004b44 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8004b44:	b480      	push	{r7}
 8004b46:	b083      	sub	sp, #12
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	689b      	ldr	r3, [r3, #8]
 8004b50:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004b54:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004b58:	f043 0201 	orr.w	r2, r3, #1
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8004b60:	bf00      	nop
 8004b62:	370c      	adds	r7, #12
 8004b64:	46bd      	mov	sp, r7
 8004b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6a:	4770      	bx	lr

08004b6c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8004b6c:	b480      	push	{r7}
 8004b6e:	b083      	sub	sp, #12
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	689b      	ldr	r3, [r3, #8]
 8004b78:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004b7c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004b80:	f043 0202 	orr.w	r2, r3, #2
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8004b88:	bf00      	nop
 8004b8a:	370c      	adds	r7, #12
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b92:	4770      	bx	lr

08004b94 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8004b94:	b480      	push	{r7}
 8004b96:	b083      	sub	sp, #12
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	689b      	ldr	r3, [r3, #8]
 8004ba0:	f003 0301 	and.w	r3, r3, #1
 8004ba4:	2b01      	cmp	r3, #1
 8004ba6:	d101      	bne.n	8004bac <LL_ADC_IsEnabled+0x18>
 8004ba8:	2301      	movs	r3, #1
 8004baa:	e000      	b.n	8004bae <LL_ADC_IsEnabled+0x1a>
 8004bac:	2300      	movs	r3, #0
}
 8004bae:	4618      	mov	r0, r3
 8004bb0:	370c      	adds	r7, #12
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb8:	4770      	bx	lr

08004bba <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8004bba:	b480      	push	{r7}
 8004bbc:	b083      	sub	sp, #12
 8004bbe:	af00      	add	r7, sp, #0
 8004bc0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	689b      	ldr	r3, [r3, #8]
 8004bc6:	f003 0302 	and.w	r3, r3, #2
 8004bca:	2b02      	cmp	r3, #2
 8004bcc:	d101      	bne.n	8004bd2 <LL_ADC_IsDisableOngoing+0x18>
 8004bce:	2301      	movs	r3, #1
 8004bd0:	e000      	b.n	8004bd4 <LL_ADC_IsDisableOngoing+0x1a>
 8004bd2:	2300      	movs	r3, #0
}
 8004bd4:	4618      	mov	r0, r3
 8004bd6:	370c      	adds	r7, #12
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bde:	4770      	bx	lr

08004be0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8004be0:	b480      	push	{r7}
 8004be2:	b083      	sub	sp, #12
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	689b      	ldr	r3, [r3, #8]
 8004bec:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004bf0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004bf4:	f043 0204 	orr.w	r2, r3, #4
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8004bfc:	bf00      	nop
 8004bfe:	370c      	adds	r7, #12
 8004c00:	46bd      	mov	sp, r7
 8004c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c06:	4770      	bx	lr

08004c08 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004c08:	b480      	push	{r7}
 8004c0a:	b083      	sub	sp, #12
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	689b      	ldr	r3, [r3, #8]
 8004c14:	f003 0304 	and.w	r3, r3, #4
 8004c18:	2b04      	cmp	r3, #4
 8004c1a:	d101      	bne.n	8004c20 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004c1c:	2301      	movs	r3, #1
 8004c1e:	e000      	b.n	8004c22 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004c20:	2300      	movs	r3, #0
}
 8004c22:	4618      	mov	r0, r3
 8004c24:	370c      	adds	r7, #12
 8004c26:	46bd      	mov	sp, r7
 8004c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2c:	4770      	bx	lr

08004c2e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004c2e:	b480      	push	{r7}
 8004c30:	b083      	sub	sp, #12
 8004c32:	af00      	add	r7, sp, #0
 8004c34:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	689b      	ldr	r3, [r3, #8]
 8004c3a:	f003 0308 	and.w	r3, r3, #8
 8004c3e:	2b08      	cmp	r3, #8
 8004c40:	d101      	bne.n	8004c46 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004c42:	2301      	movs	r3, #1
 8004c44:	e000      	b.n	8004c48 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004c46:	2300      	movs	r3, #0
}
 8004c48:	4618      	mov	r0, r3
 8004c4a:	370c      	adds	r7, #12
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c52:	4770      	bx	lr

08004c54 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004c54:	b590      	push	{r4, r7, lr}
 8004c56:	b089      	sub	sp, #36	@ 0x24
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004c5c:	2300      	movs	r3, #0
 8004c5e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8004c60:	2300      	movs	r3, #0
 8004c62:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d101      	bne.n	8004c6e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8004c6a:	2301      	movs	r3, #1
 8004c6c:	e1a9      	b.n	8004fc2 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	695b      	ldr	r3, [r3, #20]
 8004c72:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d109      	bne.n	8004c90 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004c7c:	6878      	ldr	r0, [r7, #4]
 8004c7e:	f7fe ff25 	bl	8003acc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	2200      	movs	r2, #0
 8004c86:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	4618      	mov	r0, r3
 8004c96:	f7ff ff19 	bl	8004acc <LL_ADC_IsDeepPowerDownEnabled>
 8004c9a:	4603      	mov	r3, r0
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d004      	beq.n	8004caa <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	f7ff feff 	bl	8004aa8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	4618      	mov	r0, r3
 8004cb0:	f7ff ff34 	bl	8004b1c <LL_ADC_IsInternalRegulatorEnabled>
 8004cb4:	4603      	mov	r3, r0
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d115      	bne.n	8004ce6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	f7ff ff18 	bl	8004af4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004cc4:	4b9c      	ldr	r3, [pc, #624]	@ (8004f38 <HAL_ADC_Init+0x2e4>)
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	099b      	lsrs	r3, r3, #6
 8004cca:	4a9c      	ldr	r2, [pc, #624]	@ (8004f3c <HAL_ADC_Init+0x2e8>)
 8004ccc:	fba2 2303 	umull	r2, r3, r2, r3
 8004cd0:	099b      	lsrs	r3, r3, #6
 8004cd2:	3301      	adds	r3, #1
 8004cd4:	005b      	lsls	r3, r3, #1
 8004cd6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004cd8:	e002      	b.n	8004ce0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	3b01      	subs	r3, #1
 8004cde:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d1f9      	bne.n	8004cda <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	4618      	mov	r0, r3
 8004cec:	f7ff ff16 	bl	8004b1c <LL_ADC_IsInternalRegulatorEnabled>
 8004cf0:	4603      	mov	r3, r0
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d10d      	bne.n	8004d12 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004cfa:	f043 0210 	orr.w	r2, r3, #16
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d06:	f043 0201 	orr.w	r2, r3, #1
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8004d0e:	2301      	movs	r3, #1
 8004d10:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	4618      	mov	r0, r3
 8004d18:	f7ff ff76 	bl	8004c08 <LL_ADC_REG_IsConversionOngoing>
 8004d1c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d22:	f003 0310 	and.w	r3, r3, #16
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	f040 8142 	bne.w	8004fb0 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8004d2c:	697b      	ldr	r3, [r7, #20]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	f040 813e 	bne.w	8004fb0 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d38:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8004d3c:	f043 0202 	orr.w	r2, r3, #2
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	4618      	mov	r0, r3
 8004d4a:	f7ff ff23 	bl	8004b94 <LL_ADC_IsEnabled>
 8004d4e:	4603      	mov	r3, r0
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d141      	bne.n	8004dd8 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004d5c:	d004      	beq.n	8004d68 <HAL_ADC_Init+0x114>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	4a77      	ldr	r2, [pc, #476]	@ (8004f40 <HAL_ADC_Init+0x2ec>)
 8004d64:	4293      	cmp	r3, r2
 8004d66:	d10f      	bne.n	8004d88 <HAL_ADC_Init+0x134>
 8004d68:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004d6c:	f7ff ff12 	bl	8004b94 <LL_ADC_IsEnabled>
 8004d70:	4604      	mov	r4, r0
 8004d72:	4873      	ldr	r0, [pc, #460]	@ (8004f40 <HAL_ADC_Init+0x2ec>)
 8004d74:	f7ff ff0e 	bl	8004b94 <LL_ADC_IsEnabled>
 8004d78:	4603      	mov	r3, r0
 8004d7a:	4323      	orrs	r3, r4
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	bf0c      	ite	eq
 8004d80:	2301      	moveq	r3, #1
 8004d82:	2300      	movne	r3, #0
 8004d84:	b2db      	uxtb	r3, r3
 8004d86:	e012      	b.n	8004dae <HAL_ADC_Init+0x15a>
 8004d88:	486e      	ldr	r0, [pc, #440]	@ (8004f44 <HAL_ADC_Init+0x2f0>)
 8004d8a:	f7ff ff03 	bl	8004b94 <LL_ADC_IsEnabled>
 8004d8e:	4604      	mov	r4, r0
 8004d90:	486d      	ldr	r0, [pc, #436]	@ (8004f48 <HAL_ADC_Init+0x2f4>)
 8004d92:	f7ff feff 	bl	8004b94 <LL_ADC_IsEnabled>
 8004d96:	4603      	mov	r3, r0
 8004d98:	431c      	orrs	r4, r3
 8004d9a:	486c      	ldr	r0, [pc, #432]	@ (8004f4c <HAL_ADC_Init+0x2f8>)
 8004d9c:	f7ff fefa 	bl	8004b94 <LL_ADC_IsEnabled>
 8004da0:	4603      	mov	r3, r0
 8004da2:	4323      	orrs	r3, r4
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	bf0c      	ite	eq
 8004da8:	2301      	moveq	r3, #1
 8004daa:	2300      	movne	r3, #0
 8004dac:	b2db      	uxtb	r3, r3
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d012      	beq.n	8004dd8 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004dba:	d004      	beq.n	8004dc6 <HAL_ADC_Init+0x172>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4a5f      	ldr	r2, [pc, #380]	@ (8004f40 <HAL_ADC_Init+0x2ec>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d101      	bne.n	8004dca <HAL_ADC_Init+0x176>
 8004dc6:	4a62      	ldr	r2, [pc, #392]	@ (8004f50 <HAL_ADC_Init+0x2fc>)
 8004dc8:	e000      	b.n	8004dcc <HAL_ADC_Init+0x178>
 8004dca:	4a62      	ldr	r2, [pc, #392]	@ (8004f54 <HAL_ADC_Init+0x300>)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	685b      	ldr	r3, [r3, #4]
 8004dd0:	4619      	mov	r1, r3
 8004dd2:	4610      	mov	r0, r2
 8004dd4:	f7ff fcfa 	bl	80047cc <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	7f5b      	ldrb	r3, [r3, #29]
 8004ddc:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004de2:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8004de8:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8004dee:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004df6:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004df8:	4313      	orrs	r3, r2
 8004dfa:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004e02:	2b01      	cmp	r3, #1
 8004e04:	d106      	bne.n	8004e14 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e0a:	3b01      	subs	r3, #1
 8004e0c:	045b      	lsls	r3, r3, #17
 8004e0e:	69ba      	ldr	r2, [r7, #24]
 8004e10:	4313      	orrs	r3, r2
 8004e12:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d009      	beq.n	8004e30 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e20:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e28:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004e2a:	69ba      	ldr	r2, [r7, #24]
 8004e2c:	4313      	orrs	r3, r2
 8004e2e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	68da      	ldr	r2, [r3, #12]
 8004e36:	4b48      	ldr	r3, [pc, #288]	@ (8004f58 <HAL_ADC_Init+0x304>)
 8004e38:	4013      	ands	r3, r2
 8004e3a:	687a      	ldr	r2, [r7, #4]
 8004e3c:	6812      	ldr	r2, [r2, #0]
 8004e3e:	69b9      	ldr	r1, [r7, #24]
 8004e40:	430b      	orrs	r3, r1
 8004e42:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	691b      	ldr	r3, [r3, #16]
 8004e4a:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	430a      	orrs	r2, r1
 8004e58:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	4618      	mov	r0, r3
 8004e60:	f7ff fee5 	bl	8004c2e <LL_ADC_INJ_IsConversionOngoing>
 8004e64:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004e66:	697b      	ldr	r3, [r7, #20]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d17f      	bne.n	8004f6c <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004e6c:	693b      	ldr	r3, [r7, #16]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d17c      	bne.n	8004f6c <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004e76:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004e7e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004e80:	4313      	orrs	r3, r2
 8004e82:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	68db      	ldr	r3, [r3, #12]
 8004e8a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004e8e:	f023 0302 	bic.w	r3, r3, #2
 8004e92:	687a      	ldr	r2, [r7, #4]
 8004e94:	6812      	ldr	r2, [r2, #0]
 8004e96:	69b9      	ldr	r1, [r7, #24]
 8004e98:	430b      	orrs	r3, r1
 8004e9a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	691b      	ldr	r3, [r3, #16]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d017      	beq.n	8004ed4 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	691a      	ldr	r2, [r3, #16]
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8004eb2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004ebc:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8004ec0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004ec4:	687a      	ldr	r2, [r7, #4]
 8004ec6:	6911      	ldr	r1, [r2, #16]
 8004ec8:	687a      	ldr	r2, [r7, #4]
 8004eca:	6812      	ldr	r2, [r2, #0]
 8004ecc:	430b      	orrs	r3, r1
 8004ece:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8004ed2:	e013      	b.n	8004efc <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	691a      	ldr	r2, [r3, #16]
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004ee2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004eec:	687a      	ldr	r2, [r7, #4]
 8004eee:	6812      	ldr	r2, [r2, #0]
 8004ef0:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8004ef4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004ef8:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004f02:	2b01      	cmp	r3, #1
 8004f04:	d12a      	bne.n	8004f5c <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	691b      	ldr	r3, [r3, #16]
 8004f0c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8004f10:	f023 0304 	bic.w	r3, r3, #4
 8004f14:	687a      	ldr	r2, [r7, #4]
 8004f16:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8004f18:	687a      	ldr	r2, [r7, #4]
 8004f1a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004f1c:	4311      	orrs	r1, r2
 8004f1e:	687a      	ldr	r2, [r7, #4]
 8004f20:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8004f22:	4311      	orrs	r1, r2
 8004f24:	687a      	ldr	r2, [r7, #4]
 8004f26:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004f28:	430a      	orrs	r2, r1
 8004f2a:	431a      	orrs	r2, r3
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f042 0201 	orr.w	r2, r2, #1
 8004f34:	611a      	str	r2, [r3, #16]
 8004f36:	e019      	b.n	8004f6c <HAL_ADC_Init+0x318>
 8004f38:	20000068 	.word	0x20000068
 8004f3c:	053e2d63 	.word	0x053e2d63
 8004f40:	50000100 	.word	0x50000100
 8004f44:	50000400 	.word	0x50000400
 8004f48:	50000500 	.word	0x50000500
 8004f4c:	50000600 	.word	0x50000600
 8004f50:	50000300 	.word	0x50000300
 8004f54:	50000700 	.word	0x50000700
 8004f58:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	691a      	ldr	r2, [r3, #16]
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f022 0201 	bic.w	r2, r2, #1
 8004f6a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	695b      	ldr	r3, [r3, #20]
 8004f70:	2b01      	cmp	r3, #1
 8004f72:	d10c      	bne.n	8004f8e <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f7a:	f023 010f 	bic.w	r1, r3, #15
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6a1b      	ldr	r3, [r3, #32]
 8004f82:	1e5a      	subs	r2, r3, #1
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	430a      	orrs	r2, r1
 8004f8a:	631a      	str	r2, [r3, #48]	@ 0x30
 8004f8c:	e007      	b.n	8004f9e <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f022 020f 	bic.w	r2, r2, #15
 8004f9c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004fa2:	f023 0303 	bic.w	r3, r3, #3
 8004fa6:	f043 0201 	orr.w	r2, r3, #1
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004fae:	e007      	b.n	8004fc0 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004fb4:	f043 0210 	orr.w	r2, r3, #16
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004fbc:	2301      	movs	r3, #1
 8004fbe:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004fc0:	7ffb      	ldrb	r3, [r7, #31]
}
 8004fc2:	4618      	mov	r0, r3
 8004fc4:	3724      	adds	r7, #36	@ 0x24
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	bd90      	pop	{r4, r7, pc}
 8004fca:	bf00      	nop

08004fcc <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b086      	sub	sp, #24
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	60f8      	str	r0, [r7, #12]
 8004fd4:	60b9      	str	r1, [r7, #8]
 8004fd6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004fe0:	d004      	beq.n	8004fec <HAL_ADC_Start_DMA+0x20>
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	4a5a      	ldr	r2, [pc, #360]	@ (8005150 <HAL_ADC_Start_DMA+0x184>)
 8004fe8:	4293      	cmp	r3, r2
 8004fea:	d101      	bne.n	8004ff0 <HAL_ADC_Start_DMA+0x24>
 8004fec:	4b59      	ldr	r3, [pc, #356]	@ (8005154 <HAL_ADC_Start_DMA+0x188>)
 8004fee:	e000      	b.n	8004ff2 <HAL_ADC_Start_DMA+0x26>
 8004ff0:	4b59      	ldr	r3, [pc, #356]	@ (8005158 <HAL_ADC_Start_DMA+0x18c>)
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	f7ff fd4a 	bl	8004a8c <LL_ADC_GetMultimode>
 8004ff8:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4618      	mov	r0, r3
 8005000:	f7ff fe02 	bl	8004c08 <LL_ADC_REG_IsConversionOngoing>
 8005004:	4603      	mov	r3, r0
 8005006:	2b00      	cmp	r3, #0
 8005008:	f040 809b 	bne.w	8005142 <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8005012:	2b01      	cmp	r3, #1
 8005014:	d101      	bne.n	800501a <HAL_ADC_Start_DMA+0x4e>
 8005016:	2302      	movs	r3, #2
 8005018:	e096      	b.n	8005148 <HAL_ADC_Start_DMA+0x17c>
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	2201      	movs	r2, #1
 800501e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	4a4d      	ldr	r2, [pc, #308]	@ (800515c <HAL_ADC_Start_DMA+0x190>)
 8005028:	4293      	cmp	r3, r2
 800502a:	d008      	beq.n	800503e <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800502c:	693b      	ldr	r3, [r7, #16]
 800502e:	2b00      	cmp	r3, #0
 8005030:	d005      	beq.n	800503e <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005032:	693b      	ldr	r3, [r7, #16]
 8005034:	2b05      	cmp	r3, #5
 8005036:	d002      	beq.n	800503e <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005038:	693b      	ldr	r3, [r7, #16]
 800503a:	2b09      	cmp	r3, #9
 800503c:	d17a      	bne.n	8005134 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800503e:	68f8      	ldr	r0, [r7, #12]
 8005040:	f000 fcec 	bl	8005a1c <ADC_Enable>
 8005044:	4603      	mov	r3, r0
 8005046:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8005048:	7dfb      	ldrb	r3, [r7, #23]
 800504a:	2b00      	cmp	r3, #0
 800504c:	d16d      	bne.n	800512a <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005052:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005056:	f023 0301 	bic.w	r3, r3, #1
 800505a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	4a3a      	ldr	r2, [pc, #232]	@ (8005150 <HAL_ADC_Start_DMA+0x184>)
 8005068:	4293      	cmp	r3, r2
 800506a:	d009      	beq.n	8005080 <HAL_ADC_Start_DMA+0xb4>
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	4a3b      	ldr	r2, [pc, #236]	@ (8005160 <HAL_ADC_Start_DMA+0x194>)
 8005072:	4293      	cmp	r3, r2
 8005074:	d002      	beq.n	800507c <HAL_ADC_Start_DMA+0xb0>
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	e003      	b.n	8005084 <HAL_ADC_Start_DMA+0xb8>
 800507c:	4b39      	ldr	r3, [pc, #228]	@ (8005164 <HAL_ADC_Start_DMA+0x198>)
 800507e:	e001      	b.n	8005084 <HAL_ADC_Start_DMA+0xb8>
 8005080:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8005084:	68fa      	ldr	r2, [r7, #12]
 8005086:	6812      	ldr	r2, [r2, #0]
 8005088:	4293      	cmp	r3, r2
 800508a:	d002      	beq.n	8005092 <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800508c:	693b      	ldr	r3, [r7, #16]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d105      	bne.n	800509e <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005096:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050a2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d006      	beq.n	80050b8 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050ae:	f023 0206 	bic.w	r2, r3, #6
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	661a      	str	r2, [r3, #96]	@ 0x60
 80050b6:	e002      	b.n	80050be <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	2200      	movs	r2, #0
 80050bc:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050c2:	4a29      	ldr	r2, [pc, #164]	@ (8005168 <HAL_ADC_Start_DMA+0x19c>)
 80050c4:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050ca:	4a28      	ldr	r2, [pc, #160]	@ (800516c <HAL_ADC_Start_DMA+0x1a0>)
 80050cc:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050d2:	4a27      	ldr	r2, [pc, #156]	@ (8005170 <HAL_ADC_Start_DMA+0x1a4>)
 80050d4:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	221c      	movs	r2, #28
 80050dc:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	2200      	movs	r2, #0
 80050e2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	685a      	ldr	r2, [r3, #4]
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f042 0210 	orr.w	r2, r2, #16
 80050f4:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	68da      	ldr	r2, [r3, #12]
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f042 0201 	orr.w	r2, r2, #1
 8005104:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	3340      	adds	r3, #64	@ 0x40
 8005110:	4619      	mov	r1, r3
 8005112:	68ba      	ldr	r2, [r7, #8]
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	f001 fd97 	bl	8006c48 <HAL_DMA_Start_IT>
 800511a:	4603      	mov	r3, r0
 800511c:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	4618      	mov	r0, r3
 8005124:	f7ff fd5c 	bl	8004be0 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8005128:	e00d      	b.n	8005146 <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	2200      	movs	r2, #0
 800512e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8005132:	e008      	b.n	8005146 <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8005134:	2301      	movs	r3, #1
 8005136:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	2200      	movs	r2, #0
 800513c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8005140:	e001      	b.n	8005146 <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8005142:	2302      	movs	r3, #2
 8005144:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8005146:	7dfb      	ldrb	r3, [r7, #23]
}
 8005148:	4618      	mov	r0, r3
 800514a:	3718      	adds	r7, #24
 800514c:	46bd      	mov	sp, r7
 800514e:	bd80      	pop	{r7, pc}
 8005150:	50000100 	.word	0x50000100
 8005154:	50000300 	.word	0x50000300
 8005158:	50000700 	.word	0x50000700
 800515c:	50000600 	.word	0x50000600
 8005160:	50000500 	.word	0x50000500
 8005164:	50000400 	.word	0x50000400
 8005168:	08005c07 	.word	0x08005c07
 800516c:	08005cdf 	.word	0x08005cdf
 8005170:	08005cfb 	.word	0x08005cfb

08005174 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005174:	b480      	push	{r7}
 8005176:	b083      	sub	sp, #12
 8005178:	af00      	add	r7, sp, #0
 800517a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800517c:	bf00      	nop
 800517e:	370c      	adds	r7, #12
 8005180:	46bd      	mov	sp, r7
 8005182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005186:	4770      	bx	lr

08005188 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005188:	b480      	push	{r7}
 800518a:	b083      	sub	sp, #12
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8005190:	bf00      	nop
 8005192:	370c      	adds	r7, #12
 8005194:	46bd      	mov	sp, r7
 8005196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519a:	4770      	bx	lr

0800519c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b0b6      	sub	sp, #216	@ 0xd8
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
 80051a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80051a6:	2300      	movs	r3, #0
 80051a8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80051ac:	2300      	movs	r3, #0
 80051ae:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80051b6:	2b01      	cmp	r3, #1
 80051b8:	d102      	bne.n	80051c0 <HAL_ADC_ConfigChannel+0x24>
 80051ba:	2302      	movs	r3, #2
 80051bc:	f000 bc13 	b.w	80059e6 <HAL_ADC_ConfigChannel+0x84a>
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2201      	movs	r2, #1
 80051c4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	4618      	mov	r0, r3
 80051ce:	f7ff fd1b 	bl	8004c08 <LL_ADC_REG_IsConversionOngoing>
 80051d2:	4603      	mov	r3, r0
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	f040 83f3 	bne.w	80059c0 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6818      	ldr	r0, [r3, #0]
 80051de:	683b      	ldr	r3, [r7, #0]
 80051e0:	6859      	ldr	r1, [r3, #4]
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	461a      	mov	r2, r3
 80051e8:	f7ff fbd5 	bl	8004996 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	4618      	mov	r0, r3
 80051f2:	f7ff fd09 	bl	8004c08 <LL_ADC_REG_IsConversionOngoing>
 80051f6:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	4618      	mov	r0, r3
 8005200:	f7ff fd15 	bl	8004c2e <LL_ADC_INJ_IsConversionOngoing>
 8005204:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005208:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800520c:	2b00      	cmp	r3, #0
 800520e:	f040 81d9 	bne.w	80055c4 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005212:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005216:	2b00      	cmp	r3, #0
 8005218:	f040 81d4 	bne.w	80055c4 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	689b      	ldr	r3, [r3, #8]
 8005220:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005224:	d10f      	bne.n	8005246 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6818      	ldr	r0, [r3, #0]
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	2200      	movs	r2, #0
 8005230:	4619      	mov	r1, r3
 8005232:	f7ff fbdc 	bl	80049ee <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800523e:	4618      	mov	r0, r3
 8005240:	f7ff fb83 	bl	800494a <LL_ADC_SetSamplingTimeCommonConfig>
 8005244:	e00e      	b.n	8005264 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6818      	ldr	r0, [r3, #0]
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	6819      	ldr	r1, [r3, #0]
 800524e:	683b      	ldr	r3, [r7, #0]
 8005250:	689b      	ldr	r3, [r3, #8]
 8005252:	461a      	mov	r2, r3
 8005254:	f7ff fbcb 	bl	80049ee <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	2100      	movs	r1, #0
 800525e:	4618      	mov	r0, r3
 8005260:	f7ff fb73 	bl	800494a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	695a      	ldr	r2, [r3, #20]
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	68db      	ldr	r3, [r3, #12]
 800526e:	08db      	lsrs	r3, r3, #3
 8005270:	f003 0303 	and.w	r3, r3, #3
 8005274:	005b      	lsls	r3, r3, #1
 8005276:	fa02 f303 	lsl.w	r3, r2, r3
 800527a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800527e:	683b      	ldr	r3, [r7, #0]
 8005280:	691b      	ldr	r3, [r3, #16]
 8005282:	2b04      	cmp	r3, #4
 8005284:	d022      	beq.n	80052cc <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6818      	ldr	r0, [r3, #0]
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	6919      	ldr	r1, [r3, #16]
 800528e:	683b      	ldr	r3, [r7, #0]
 8005290:	681a      	ldr	r2, [r3, #0]
 8005292:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005296:	f7ff facd 	bl	8004834 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	6818      	ldr	r0, [r3, #0]
 800529e:	683b      	ldr	r3, [r7, #0]
 80052a0:	6919      	ldr	r1, [r3, #16]
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	699b      	ldr	r3, [r3, #24]
 80052a6:	461a      	mov	r2, r3
 80052a8:	f7ff fb19 	bl	80048de <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	6818      	ldr	r0, [r3, #0]
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80052b8:	2b01      	cmp	r3, #1
 80052ba:	d102      	bne.n	80052c2 <HAL_ADC_ConfigChannel+0x126>
 80052bc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80052c0:	e000      	b.n	80052c4 <HAL_ADC_ConfigChannel+0x128>
 80052c2:	2300      	movs	r3, #0
 80052c4:	461a      	mov	r2, r3
 80052c6:	f7ff fb25 	bl	8004914 <LL_ADC_SetOffsetSaturation>
 80052ca:	e17b      	b.n	80055c4 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	2100      	movs	r1, #0
 80052d2:	4618      	mov	r0, r3
 80052d4:	f7ff fad2 	bl	800487c <LL_ADC_GetOffsetChannel>
 80052d8:	4603      	mov	r3, r0
 80052da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d10a      	bne.n	80052f8 <HAL_ADC_ConfigChannel+0x15c>
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	2100      	movs	r1, #0
 80052e8:	4618      	mov	r0, r3
 80052ea:	f7ff fac7 	bl	800487c <LL_ADC_GetOffsetChannel>
 80052ee:	4603      	mov	r3, r0
 80052f0:	0e9b      	lsrs	r3, r3, #26
 80052f2:	f003 021f 	and.w	r2, r3, #31
 80052f6:	e01e      	b.n	8005336 <HAL_ADC_ConfigChannel+0x19a>
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	2100      	movs	r1, #0
 80052fe:	4618      	mov	r0, r3
 8005300:	f7ff fabc 	bl	800487c <LL_ADC_GetOffsetChannel>
 8005304:	4603      	mov	r3, r0
 8005306:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800530a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800530e:	fa93 f3a3 	rbit	r3, r3
 8005312:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005316:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800531a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800531e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005322:	2b00      	cmp	r3, #0
 8005324:	d101      	bne.n	800532a <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8005326:	2320      	movs	r3, #32
 8005328:	e004      	b.n	8005334 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 800532a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800532e:	fab3 f383 	clz	r3, r3
 8005332:	b2db      	uxtb	r3, r3
 8005334:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005336:	683b      	ldr	r3, [r7, #0]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800533e:	2b00      	cmp	r3, #0
 8005340:	d105      	bne.n	800534e <HAL_ADC_ConfigChannel+0x1b2>
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	0e9b      	lsrs	r3, r3, #26
 8005348:	f003 031f 	and.w	r3, r3, #31
 800534c:	e018      	b.n	8005380 <HAL_ADC_ConfigChannel+0x1e4>
 800534e:	683b      	ldr	r3, [r7, #0]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005356:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800535a:	fa93 f3a3 	rbit	r3, r3
 800535e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8005362:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005366:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 800536a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800536e:	2b00      	cmp	r3, #0
 8005370:	d101      	bne.n	8005376 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8005372:	2320      	movs	r3, #32
 8005374:	e004      	b.n	8005380 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8005376:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800537a:	fab3 f383 	clz	r3, r3
 800537e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005380:	429a      	cmp	r2, r3
 8005382:	d106      	bne.n	8005392 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	2200      	movs	r2, #0
 800538a:	2100      	movs	r1, #0
 800538c:	4618      	mov	r0, r3
 800538e:	f7ff fa8b 	bl	80048a8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	2101      	movs	r1, #1
 8005398:	4618      	mov	r0, r3
 800539a:	f7ff fa6f 	bl	800487c <LL_ADC_GetOffsetChannel>
 800539e:	4603      	mov	r3, r0
 80053a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d10a      	bne.n	80053be <HAL_ADC_ConfigChannel+0x222>
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	2101      	movs	r1, #1
 80053ae:	4618      	mov	r0, r3
 80053b0:	f7ff fa64 	bl	800487c <LL_ADC_GetOffsetChannel>
 80053b4:	4603      	mov	r3, r0
 80053b6:	0e9b      	lsrs	r3, r3, #26
 80053b8:	f003 021f 	and.w	r2, r3, #31
 80053bc:	e01e      	b.n	80053fc <HAL_ADC_ConfigChannel+0x260>
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	2101      	movs	r1, #1
 80053c4:	4618      	mov	r0, r3
 80053c6:	f7ff fa59 	bl	800487c <LL_ADC_GetOffsetChannel>
 80053ca:	4603      	mov	r3, r0
 80053cc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053d0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80053d4:	fa93 f3a3 	rbit	r3, r3
 80053d8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80053dc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80053e0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80053e4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d101      	bne.n	80053f0 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 80053ec:	2320      	movs	r3, #32
 80053ee:	e004      	b.n	80053fa <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 80053f0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80053f4:	fab3 f383 	clz	r3, r3
 80053f8:	b2db      	uxtb	r3, r3
 80053fa:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005404:	2b00      	cmp	r3, #0
 8005406:	d105      	bne.n	8005414 <HAL_ADC_ConfigChannel+0x278>
 8005408:	683b      	ldr	r3, [r7, #0]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	0e9b      	lsrs	r3, r3, #26
 800540e:	f003 031f 	and.w	r3, r3, #31
 8005412:	e018      	b.n	8005446 <HAL_ADC_ConfigChannel+0x2aa>
 8005414:	683b      	ldr	r3, [r7, #0]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800541c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005420:	fa93 f3a3 	rbit	r3, r3
 8005424:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8005428:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800542c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8005430:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005434:	2b00      	cmp	r3, #0
 8005436:	d101      	bne.n	800543c <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8005438:	2320      	movs	r3, #32
 800543a:	e004      	b.n	8005446 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 800543c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005440:	fab3 f383 	clz	r3, r3
 8005444:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005446:	429a      	cmp	r2, r3
 8005448:	d106      	bne.n	8005458 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	2200      	movs	r2, #0
 8005450:	2101      	movs	r1, #1
 8005452:	4618      	mov	r0, r3
 8005454:	f7ff fa28 	bl	80048a8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	2102      	movs	r1, #2
 800545e:	4618      	mov	r0, r3
 8005460:	f7ff fa0c 	bl	800487c <LL_ADC_GetOffsetChannel>
 8005464:	4603      	mov	r3, r0
 8005466:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800546a:	2b00      	cmp	r3, #0
 800546c:	d10a      	bne.n	8005484 <HAL_ADC_ConfigChannel+0x2e8>
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	2102      	movs	r1, #2
 8005474:	4618      	mov	r0, r3
 8005476:	f7ff fa01 	bl	800487c <LL_ADC_GetOffsetChannel>
 800547a:	4603      	mov	r3, r0
 800547c:	0e9b      	lsrs	r3, r3, #26
 800547e:	f003 021f 	and.w	r2, r3, #31
 8005482:	e01e      	b.n	80054c2 <HAL_ADC_ConfigChannel+0x326>
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	2102      	movs	r1, #2
 800548a:	4618      	mov	r0, r3
 800548c:	f7ff f9f6 	bl	800487c <LL_ADC_GetOffsetChannel>
 8005490:	4603      	mov	r3, r0
 8005492:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005496:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800549a:	fa93 f3a3 	rbit	r3, r3
 800549e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 80054a2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80054a6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 80054aa:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d101      	bne.n	80054b6 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 80054b2:	2320      	movs	r3, #32
 80054b4:	e004      	b.n	80054c0 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 80054b6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80054ba:	fab3 f383 	clz	r3, r3
 80054be:	b2db      	uxtb	r3, r3
 80054c0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d105      	bne.n	80054da <HAL_ADC_ConfigChannel+0x33e>
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	0e9b      	lsrs	r3, r3, #26
 80054d4:	f003 031f 	and.w	r3, r3, #31
 80054d8:	e016      	b.n	8005508 <HAL_ADC_ConfigChannel+0x36c>
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054e2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80054e6:	fa93 f3a3 	rbit	r3, r3
 80054ea:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80054ec:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80054ee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80054f2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d101      	bne.n	80054fe <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 80054fa:	2320      	movs	r3, #32
 80054fc:	e004      	b.n	8005508 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 80054fe:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005502:	fab3 f383 	clz	r3, r3
 8005506:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005508:	429a      	cmp	r2, r3
 800550a:	d106      	bne.n	800551a <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	2200      	movs	r2, #0
 8005512:	2102      	movs	r1, #2
 8005514:	4618      	mov	r0, r3
 8005516:	f7ff f9c7 	bl	80048a8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	2103      	movs	r1, #3
 8005520:	4618      	mov	r0, r3
 8005522:	f7ff f9ab 	bl	800487c <LL_ADC_GetOffsetChannel>
 8005526:	4603      	mov	r3, r0
 8005528:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800552c:	2b00      	cmp	r3, #0
 800552e:	d10a      	bne.n	8005546 <HAL_ADC_ConfigChannel+0x3aa>
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	2103      	movs	r1, #3
 8005536:	4618      	mov	r0, r3
 8005538:	f7ff f9a0 	bl	800487c <LL_ADC_GetOffsetChannel>
 800553c:	4603      	mov	r3, r0
 800553e:	0e9b      	lsrs	r3, r3, #26
 8005540:	f003 021f 	and.w	r2, r3, #31
 8005544:	e017      	b.n	8005576 <HAL_ADC_ConfigChannel+0x3da>
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	2103      	movs	r1, #3
 800554c:	4618      	mov	r0, r3
 800554e:	f7ff f995 	bl	800487c <LL_ADC_GetOffsetChannel>
 8005552:	4603      	mov	r3, r0
 8005554:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005556:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005558:	fa93 f3a3 	rbit	r3, r3
 800555c:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800555e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005560:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8005562:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005564:	2b00      	cmp	r3, #0
 8005566:	d101      	bne.n	800556c <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8005568:	2320      	movs	r3, #32
 800556a:	e003      	b.n	8005574 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 800556c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800556e:	fab3 f383 	clz	r3, r3
 8005572:	b2db      	uxtb	r3, r3
 8005574:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800557e:	2b00      	cmp	r3, #0
 8005580:	d105      	bne.n	800558e <HAL_ADC_ConfigChannel+0x3f2>
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	0e9b      	lsrs	r3, r3, #26
 8005588:	f003 031f 	and.w	r3, r3, #31
 800558c:	e011      	b.n	80055b2 <HAL_ADC_ConfigChannel+0x416>
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005594:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005596:	fa93 f3a3 	rbit	r3, r3
 800559a:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800559c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800559e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80055a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d101      	bne.n	80055aa <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 80055a6:	2320      	movs	r3, #32
 80055a8:	e003      	b.n	80055b2 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 80055aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80055ac:	fab3 f383 	clz	r3, r3
 80055b0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80055b2:	429a      	cmp	r2, r3
 80055b4:	d106      	bne.n	80055c4 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	2200      	movs	r2, #0
 80055bc:	2103      	movs	r1, #3
 80055be:	4618      	mov	r0, r3
 80055c0:	f7ff f972 	bl	80048a8 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	4618      	mov	r0, r3
 80055ca:	f7ff fae3 	bl	8004b94 <LL_ADC_IsEnabled>
 80055ce:	4603      	mov	r3, r0
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	f040 813d 	bne.w	8005850 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6818      	ldr	r0, [r3, #0]
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	6819      	ldr	r1, [r3, #0]
 80055de:	683b      	ldr	r3, [r7, #0]
 80055e0:	68db      	ldr	r3, [r3, #12]
 80055e2:	461a      	mov	r2, r3
 80055e4:	f7ff fa2e 	bl	8004a44 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80055e8:	683b      	ldr	r3, [r7, #0]
 80055ea:	68db      	ldr	r3, [r3, #12]
 80055ec:	4aa2      	ldr	r2, [pc, #648]	@ (8005878 <HAL_ADC_ConfigChannel+0x6dc>)
 80055ee:	4293      	cmp	r3, r2
 80055f0:	f040 812e 	bne.w	8005850 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80055f8:	683b      	ldr	r3, [r7, #0]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005600:	2b00      	cmp	r3, #0
 8005602:	d10b      	bne.n	800561c <HAL_ADC_ConfigChannel+0x480>
 8005604:	683b      	ldr	r3, [r7, #0]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	0e9b      	lsrs	r3, r3, #26
 800560a:	3301      	adds	r3, #1
 800560c:	f003 031f 	and.w	r3, r3, #31
 8005610:	2b09      	cmp	r3, #9
 8005612:	bf94      	ite	ls
 8005614:	2301      	movls	r3, #1
 8005616:	2300      	movhi	r3, #0
 8005618:	b2db      	uxtb	r3, r3
 800561a:	e019      	b.n	8005650 <HAL_ADC_ConfigChannel+0x4b4>
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005622:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005624:	fa93 f3a3 	rbit	r3, r3
 8005628:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800562a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800562c:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800562e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005630:	2b00      	cmp	r3, #0
 8005632:	d101      	bne.n	8005638 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8005634:	2320      	movs	r3, #32
 8005636:	e003      	b.n	8005640 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8005638:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800563a:	fab3 f383 	clz	r3, r3
 800563e:	b2db      	uxtb	r3, r3
 8005640:	3301      	adds	r3, #1
 8005642:	f003 031f 	and.w	r3, r3, #31
 8005646:	2b09      	cmp	r3, #9
 8005648:	bf94      	ite	ls
 800564a:	2301      	movls	r3, #1
 800564c:	2300      	movhi	r3, #0
 800564e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005650:	2b00      	cmp	r3, #0
 8005652:	d079      	beq.n	8005748 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800565c:	2b00      	cmp	r3, #0
 800565e:	d107      	bne.n	8005670 <HAL_ADC_ConfigChannel+0x4d4>
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	0e9b      	lsrs	r3, r3, #26
 8005666:	3301      	adds	r3, #1
 8005668:	069b      	lsls	r3, r3, #26
 800566a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800566e:	e015      	b.n	800569c <HAL_ADC_ConfigChannel+0x500>
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005676:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005678:	fa93 f3a3 	rbit	r3, r3
 800567c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800567e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005680:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8005682:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005684:	2b00      	cmp	r3, #0
 8005686:	d101      	bne.n	800568c <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8005688:	2320      	movs	r3, #32
 800568a:	e003      	b.n	8005694 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 800568c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800568e:	fab3 f383 	clz	r3, r3
 8005692:	b2db      	uxtb	r3, r3
 8005694:	3301      	adds	r3, #1
 8005696:	069b      	lsls	r3, r3, #26
 8005698:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d109      	bne.n	80056bc <HAL_ADC_ConfigChannel+0x520>
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	0e9b      	lsrs	r3, r3, #26
 80056ae:	3301      	adds	r3, #1
 80056b0:	f003 031f 	and.w	r3, r3, #31
 80056b4:	2101      	movs	r1, #1
 80056b6:	fa01 f303 	lsl.w	r3, r1, r3
 80056ba:	e017      	b.n	80056ec <HAL_ADC_ConfigChannel+0x550>
 80056bc:	683b      	ldr	r3, [r7, #0]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80056c4:	fa93 f3a3 	rbit	r3, r3
 80056c8:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80056ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80056cc:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80056ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d101      	bne.n	80056d8 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 80056d4:	2320      	movs	r3, #32
 80056d6:	e003      	b.n	80056e0 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 80056d8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80056da:	fab3 f383 	clz	r3, r3
 80056de:	b2db      	uxtb	r3, r3
 80056e0:	3301      	adds	r3, #1
 80056e2:	f003 031f 	and.w	r3, r3, #31
 80056e6:	2101      	movs	r1, #1
 80056e8:	fa01 f303 	lsl.w	r3, r1, r3
 80056ec:	ea42 0103 	orr.w	r1, r2, r3
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d10a      	bne.n	8005712 <HAL_ADC_ConfigChannel+0x576>
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	0e9b      	lsrs	r3, r3, #26
 8005702:	3301      	adds	r3, #1
 8005704:	f003 021f 	and.w	r2, r3, #31
 8005708:	4613      	mov	r3, r2
 800570a:	005b      	lsls	r3, r3, #1
 800570c:	4413      	add	r3, r2
 800570e:	051b      	lsls	r3, r3, #20
 8005710:	e018      	b.n	8005744 <HAL_ADC_ConfigChannel+0x5a8>
 8005712:	683b      	ldr	r3, [r7, #0]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005718:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800571a:	fa93 f3a3 	rbit	r3, r3
 800571e:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8005720:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005722:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8005724:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005726:	2b00      	cmp	r3, #0
 8005728:	d101      	bne.n	800572e <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 800572a:	2320      	movs	r3, #32
 800572c:	e003      	b.n	8005736 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800572e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005730:	fab3 f383 	clz	r3, r3
 8005734:	b2db      	uxtb	r3, r3
 8005736:	3301      	adds	r3, #1
 8005738:	f003 021f 	and.w	r2, r3, #31
 800573c:	4613      	mov	r3, r2
 800573e:	005b      	lsls	r3, r3, #1
 8005740:	4413      	add	r3, r2
 8005742:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005744:	430b      	orrs	r3, r1
 8005746:	e07e      	b.n	8005846 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005750:	2b00      	cmp	r3, #0
 8005752:	d107      	bne.n	8005764 <HAL_ADC_ConfigChannel+0x5c8>
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	0e9b      	lsrs	r3, r3, #26
 800575a:	3301      	adds	r3, #1
 800575c:	069b      	lsls	r3, r3, #26
 800575e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005762:	e015      	b.n	8005790 <HAL_ADC_ConfigChannel+0x5f4>
 8005764:	683b      	ldr	r3, [r7, #0]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800576a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800576c:	fa93 f3a3 	rbit	r3, r3
 8005770:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8005772:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005774:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8005776:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005778:	2b00      	cmp	r3, #0
 800577a:	d101      	bne.n	8005780 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 800577c:	2320      	movs	r3, #32
 800577e:	e003      	b.n	8005788 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8005780:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005782:	fab3 f383 	clz	r3, r3
 8005786:	b2db      	uxtb	r3, r3
 8005788:	3301      	adds	r3, #1
 800578a:	069b      	lsls	r3, r3, #26
 800578c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005798:	2b00      	cmp	r3, #0
 800579a:	d109      	bne.n	80057b0 <HAL_ADC_ConfigChannel+0x614>
 800579c:	683b      	ldr	r3, [r7, #0]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	0e9b      	lsrs	r3, r3, #26
 80057a2:	3301      	adds	r3, #1
 80057a4:	f003 031f 	and.w	r3, r3, #31
 80057a8:	2101      	movs	r1, #1
 80057aa:	fa01 f303 	lsl.w	r3, r1, r3
 80057ae:	e017      	b.n	80057e0 <HAL_ADC_ConfigChannel+0x644>
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057b6:	6a3b      	ldr	r3, [r7, #32]
 80057b8:	fa93 f3a3 	rbit	r3, r3
 80057bc:	61fb      	str	r3, [r7, #28]
  return result;
 80057be:	69fb      	ldr	r3, [r7, #28]
 80057c0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80057c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d101      	bne.n	80057cc <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 80057c8:	2320      	movs	r3, #32
 80057ca:	e003      	b.n	80057d4 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 80057cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057ce:	fab3 f383 	clz	r3, r3
 80057d2:	b2db      	uxtb	r3, r3
 80057d4:	3301      	adds	r3, #1
 80057d6:	f003 031f 	and.w	r3, r3, #31
 80057da:	2101      	movs	r1, #1
 80057dc:	fa01 f303 	lsl.w	r3, r1, r3
 80057e0:	ea42 0103 	orr.w	r1, r2, r3
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d10d      	bne.n	800580c <HAL_ADC_ConfigChannel+0x670>
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	0e9b      	lsrs	r3, r3, #26
 80057f6:	3301      	adds	r3, #1
 80057f8:	f003 021f 	and.w	r2, r3, #31
 80057fc:	4613      	mov	r3, r2
 80057fe:	005b      	lsls	r3, r3, #1
 8005800:	4413      	add	r3, r2
 8005802:	3b1e      	subs	r3, #30
 8005804:	051b      	lsls	r3, r3, #20
 8005806:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800580a:	e01b      	b.n	8005844 <HAL_ADC_ConfigChannel+0x6a8>
 800580c:	683b      	ldr	r3, [r7, #0]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005812:	697b      	ldr	r3, [r7, #20]
 8005814:	fa93 f3a3 	rbit	r3, r3
 8005818:	613b      	str	r3, [r7, #16]
  return result;
 800581a:	693b      	ldr	r3, [r7, #16]
 800581c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800581e:	69bb      	ldr	r3, [r7, #24]
 8005820:	2b00      	cmp	r3, #0
 8005822:	d101      	bne.n	8005828 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8005824:	2320      	movs	r3, #32
 8005826:	e003      	b.n	8005830 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8005828:	69bb      	ldr	r3, [r7, #24]
 800582a:	fab3 f383 	clz	r3, r3
 800582e:	b2db      	uxtb	r3, r3
 8005830:	3301      	adds	r3, #1
 8005832:	f003 021f 	and.w	r2, r3, #31
 8005836:	4613      	mov	r3, r2
 8005838:	005b      	lsls	r3, r3, #1
 800583a:	4413      	add	r3, r2
 800583c:	3b1e      	subs	r3, #30
 800583e:	051b      	lsls	r3, r3, #20
 8005840:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005844:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8005846:	683a      	ldr	r2, [r7, #0]
 8005848:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800584a:	4619      	mov	r1, r3
 800584c:	f7ff f8cf 	bl	80049ee <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8005850:	683b      	ldr	r3, [r7, #0]
 8005852:	681a      	ldr	r2, [r3, #0]
 8005854:	4b09      	ldr	r3, [pc, #36]	@ (800587c <HAL_ADC_ConfigChannel+0x6e0>)
 8005856:	4013      	ands	r3, r2
 8005858:	2b00      	cmp	r3, #0
 800585a:	f000 80be 	beq.w	80059da <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005866:	d004      	beq.n	8005872 <HAL_ADC_ConfigChannel+0x6d6>
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	4a04      	ldr	r2, [pc, #16]	@ (8005880 <HAL_ADC_ConfigChannel+0x6e4>)
 800586e:	4293      	cmp	r3, r2
 8005870:	d10a      	bne.n	8005888 <HAL_ADC_ConfigChannel+0x6ec>
 8005872:	4b04      	ldr	r3, [pc, #16]	@ (8005884 <HAL_ADC_ConfigChannel+0x6e8>)
 8005874:	e009      	b.n	800588a <HAL_ADC_ConfigChannel+0x6ee>
 8005876:	bf00      	nop
 8005878:	407f0000 	.word	0x407f0000
 800587c:	80080000 	.word	0x80080000
 8005880:	50000100 	.word	0x50000100
 8005884:	50000300 	.word	0x50000300
 8005888:	4b59      	ldr	r3, [pc, #356]	@ (80059f0 <HAL_ADC_ConfigChannel+0x854>)
 800588a:	4618      	mov	r0, r3
 800588c:	f7fe ffc4 	bl	8004818 <LL_ADC_GetCommonPathInternalCh>
 8005890:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8005894:	683b      	ldr	r3, [r7, #0]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	4a56      	ldr	r2, [pc, #344]	@ (80059f4 <HAL_ADC_ConfigChannel+0x858>)
 800589a:	4293      	cmp	r3, r2
 800589c:	d004      	beq.n	80058a8 <HAL_ADC_ConfigChannel+0x70c>
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	4a55      	ldr	r2, [pc, #340]	@ (80059f8 <HAL_ADC_ConfigChannel+0x85c>)
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d13a      	bne.n	800591e <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80058a8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80058ac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d134      	bne.n	800591e <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80058bc:	d005      	beq.n	80058ca <HAL_ADC_ConfigChannel+0x72e>
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	4a4e      	ldr	r2, [pc, #312]	@ (80059fc <HAL_ADC_ConfigChannel+0x860>)
 80058c4:	4293      	cmp	r3, r2
 80058c6:	f040 8085 	bne.w	80059d4 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80058d2:	d004      	beq.n	80058de <HAL_ADC_ConfigChannel+0x742>
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	4a49      	ldr	r2, [pc, #292]	@ (8005a00 <HAL_ADC_ConfigChannel+0x864>)
 80058da:	4293      	cmp	r3, r2
 80058dc:	d101      	bne.n	80058e2 <HAL_ADC_ConfigChannel+0x746>
 80058de:	4a49      	ldr	r2, [pc, #292]	@ (8005a04 <HAL_ADC_ConfigChannel+0x868>)
 80058e0:	e000      	b.n	80058e4 <HAL_ADC_ConfigChannel+0x748>
 80058e2:	4a43      	ldr	r2, [pc, #268]	@ (80059f0 <HAL_ADC_ConfigChannel+0x854>)
 80058e4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80058e8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80058ec:	4619      	mov	r1, r3
 80058ee:	4610      	mov	r0, r2
 80058f0:	f7fe ff7f 	bl	80047f2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80058f4:	4b44      	ldr	r3, [pc, #272]	@ (8005a08 <HAL_ADC_ConfigChannel+0x86c>)
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	099b      	lsrs	r3, r3, #6
 80058fa:	4a44      	ldr	r2, [pc, #272]	@ (8005a0c <HAL_ADC_ConfigChannel+0x870>)
 80058fc:	fba2 2303 	umull	r2, r3, r2, r3
 8005900:	099b      	lsrs	r3, r3, #6
 8005902:	1c5a      	adds	r2, r3, #1
 8005904:	4613      	mov	r3, r2
 8005906:	005b      	lsls	r3, r3, #1
 8005908:	4413      	add	r3, r2
 800590a:	009b      	lsls	r3, r3, #2
 800590c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800590e:	e002      	b.n	8005916 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	3b01      	subs	r3, #1
 8005914:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d1f9      	bne.n	8005910 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800591c:	e05a      	b.n	80059d4 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	4a3b      	ldr	r2, [pc, #236]	@ (8005a10 <HAL_ADC_ConfigChannel+0x874>)
 8005924:	4293      	cmp	r3, r2
 8005926:	d125      	bne.n	8005974 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005928:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800592c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005930:	2b00      	cmp	r3, #0
 8005932:	d11f      	bne.n	8005974 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	4a31      	ldr	r2, [pc, #196]	@ (8005a00 <HAL_ADC_ConfigChannel+0x864>)
 800593a:	4293      	cmp	r3, r2
 800593c:	d104      	bne.n	8005948 <HAL_ADC_ConfigChannel+0x7ac>
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	4a34      	ldr	r2, [pc, #208]	@ (8005a14 <HAL_ADC_ConfigChannel+0x878>)
 8005944:	4293      	cmp	r3, r2
 8005946:	d047      	beq.n	80059d8 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005950:	d004      	beq.n	800595c <HAL_ADC_ConfigChannel+0x7c0>
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	4a2a      	ldr	r2, [pc, #168]	@ (8005a00 <HAL_ADC_ConfigChannel+0x864>)
 8005958:	4293      	cmp	r3, r2
 800595a:	d101      	bne.n	8005960 <HAL_ADC_ConfigChannel+0x7c4>
 800595c:	4a29      	ldr	r2, [pc, #164]	@ (8005a04 <HAL_ADC_ConfigChannel+0x868>)
 800595e:	e000      	b.n	8005962 <HAL_ADC_ConfigChannel+0x7c6>
 8005960:	4a23      	ldr	r2, [pc, #140]	@ (80059f0 <HAL_ADC_ConfigChannel+0x854>)
 8005962:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005966:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800596a:	4619      	mov	r1, r3
 800596c:	4610      	mov	r0, r2
 800596e:	f7fe ff40 	bl	80047f2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005972:	e031      	b.n	80059d8 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8005974:	683b      	ldr	r3, [r7, #0]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	4a27      	ldr	r2, [pc, #156]	@ (8005a18 <HAL_ADC_ConfigChannel+0x87c>)
 800597a:	4293      	cmp	r3, r2
 800597c:	d12d      	bne.n	80059da <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800597e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005982:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005986:	2b00      	cmp	r3, #0
 8005988:	d127      	bne.n	80059da <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	4a1c      	ldr	r2, [pc, #112]	@ (8005a00 <HAL_ADC_ConfigChannel+0x864>)
 8005990:	4293      	cmp	r3, r2
 8005992:	d022      	beq.n	80059da <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800599c:	d004      	beq.n	80059a8 <HAL_ADC_ConfigChannel+0x80c>
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	4a17      	ldr	r2, [pc, #92]	@ (8005a00 <HAL_ADC_ConfigChannel+0x864>)
 80059a4:	4293      	cmp	r3, r2
 80059a6:	d101      	bne.n	80059ac <HAL_ADC_ConfigChannel+0x810>
 80059a8:	4a16      	ldr	r2, [pc, #88]	@ (8005a04 <HAL_ADC_ConfigChannel+0x868>)
 80059aa:	e000      	b.n	80059ae <HAL_ADC_ConfigChannel+0x812>
 80059ac:	4a10      	ldr	r2, [pc, #64]	@ (80059f0 <HAL_ADC_ConfigChannel+0x854>)
 80059ae:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80059b2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80059b6:	4619      	mov	r1, r3
 80059b8:	4610      	mov	r0, r2
 80059ba:	f7fe ff1a 	bl	80047f2 <LL_ADC_SetCommonPathInternalCh>
 80059be:	e00c      	b.n	80059da <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059c4:	f043 0220 	orr.w	r2, r3, #32
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80059cc:	2301      	movs	r3, #1
 80059ce:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80059d2:	e002      	b.n	80059da <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80059d4:	bf00      	nop
 80059d6:	e000      	b.n	80059da <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80059d8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2200      	movs	r2, #0
 80059de:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80059e2:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80059e6:	4618      	mov	r0, r3
 80059e8:	37d8      	adds	r7, #216	@ 0xd8
 80059ea:	46bd      	mov	sp, r7
 80059ec:	bd80      	pop	{r7, pc}
 80059ee:	bf00      	nop
 80059f0:	50000700 	.word	0x50000700
 80059f4:	c3210000 	.word	0xc3210000
 80059f8:	90c00010 	.word	0x90c00010
 80059fc:	50000600 	.word	0x50000600
 8005a00:	50000100 	.word	0x50000100
 8005a04:	50000300 	.word	0x50000300
 8005a08:	20000068 	.word	0x20000068
 8005a0c:	053e2d63 	.word	0x053e2d63
 8005a10:	c7520000 	.word	0xc7520000
 8005a14:	50000500 	.word	0x50000500
 8005a18:	cb840000 	.word	0xcb840000

08005a1c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005a1c:	b580      	push	{r7, lr}
 8005a1e:	b084      	sub	sp, #16
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8005a24:	2300      	movs	r3, #0
 8005a26:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	f7ff f8b1 	bl	8004b94 <LL_ADC_IsEnabled>
 8005a32:	4603      	mov	r3, r0
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d176      	bne.n	8005b26 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	689a      	ldr	r2, [r3, #8]
 8005a3e:	4b3c      	ldr	r3, [pc, #240]	@ (8005b30 <ADC_Enable+0x114>)
 8005a40:	4013      	ands	r3, r2
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d00d      	beq.n	8005a62 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a4a:	f043 0210 	orr.w	r2, r3, #16
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a56:	f043 0201 	orr.w	r2, r3, #1
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8005a5e:	2301      	movs	r3, #1
 8005a60:	e062      	b.n	8005b28 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	4618      	mov	r0, r3
 8005a68:	f7ff f86c 	bl	8004b44 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005a74:	d004      	beq.n	8005a80 <ADC_Enable+0x64>
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	4a2e      	ldr	r2, [pc, #184]	@ (8005b34 <ADC_Enable+0x118>)
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	d101      	bne.n	8005a84 <ADC_Enable+0x68>
 8005a80:	4b2d      	ldr	r3, [pc, #180]	@ (8005b38 <ADC_Enable+0x11c>)
 8005a82:	e000      	b.n	8005a86 <ADC_Enable+0x6a>
 8005a84:	4b2d      	ldr	r3, [pc, #180]	@ (8005b3c <ADC_Enable+0x120>)
 8005a86:	4618      	mov	r0, r3
 8005a88:	f7fe fec6 	bl	8004818 <LL_ADC_GetCommonPathInternalCh>
 8005a8c:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8005a8e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d013      	beq.n	8005abe <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005a96:	4b2a      	ldr	r3, [pc, #168]	@ (8005b40 <ADC_Enable+0x124>)
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	099b      	lsrs	r3, r3, #6
 8005a9c:	4a29      	ldr	r2, [pc, #164]	@ (8005b44 <ADC_Enable+0x128>)
 8005a9e:	fba2 2303 	umull	r2, r3, r2, r3
 8005aa2:	099b      	lsrs	r3, r3, #6
 8005aa4:	1c5a      	adds	r2, r3, #1
 8005aa6:	4613      	mov	r3, r2
 8005aa8:	005b      	lsls	r3, r3, #1
 8005aaa:	4413      	add	r3, r2
 8005aac:	009b      	lsls	r3, r3, #2
 8005aae:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005ab0:	e002      	b.n	8005ab8 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 8005ab2:	68bb      	ldr	r3, [r7, #8]
 8005ab4:	3b01      	subs	r3, #1
 8005ab6:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005ab8:	68bb      	ldr	r3, [r7, #8]
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d1f9      	bne.n	8005ab2 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8005abe:	f7fe fe57 	bl	8004770 <HAL_GetTick>
 8005ac2:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005ac4:	e028      	b.n	8005b18 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	4618      	mov	r0, r3
 8005acc:	f7ff f862 	bl	8004b94 <LL_ADC_IsEnabled>
 8005ad0:	4603      	mov	r3, r0
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d104      	bne.n	8005ae0 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	4618      	mov	r0, r3
 8005adc:	f7ff f832 	bl	8004b44 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005ae0:	f7fe fe46 	bl	8004770 <HAL_GetTick>
 8005ae4:	4602      	mov	r2, r0
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	1ad3      	subs	r3, r2, r3
 8005aea:	2b02      	cmp	r3, #2
 8005aec:	d914      	bls.n	8005b18 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	f003 0301 	and.w	r3, r3, #1
 8005af8:	2b01      	cmp	r3, #1
 8005afa:	d00d      	beq.n	8005b18 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b00:	f043 0210 	orr.w	r2, r3, #16
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b0c:	f043 0201 	orr.w	r2, r3, #1
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8005b14:	2301      	movs	r3, #1
 8005b16:	e007      	b.n	8005b28 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f003 0301 	and.w	r3, r3, #1
 8005b22:	2b01      	cmp	r3, #1
 8005b24:	d1cf      	bne.n	8005ac6 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005b26:	2300      	movs	r3, #0
}
 8005b28:	4618      	mov	r0, r3
 8005b2a:	3710      	adds	r7, #16
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	bd80      	pop	{r7, pc}
 8005b30:	8000003f 	.word	0x8000003f
 8005b34:	50000100 	.word	0x50000100
 8005b38:	50000300 	.word	0x50000300
 8005b3c:	50000700 	.word	0x50000700
 8005b40:	20000068 	.word	0x20000068
 8005b44:	053e2d63 	.word	0x053e2d63

08005b48 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	b084      	sub	sp, #16
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	4618      	mov	r0, r3
 8005b56:	f7ff f830 	bl	8004bba <LL_ADC_IsDisableOngoing>
 8005b5a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	4618      	mov	r0, r3
 8005b62:	f7ff f817 	bl	8004b94 <LL_ADC_IsEnabled>
 8005b66:	4603      	mov	r3, r0
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d047      	beq.n	8005bfc <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d144      	bne.n	8005bfc <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	689b      	ldr	r3, [r3, #8]
 8005b78:	f003 030d 	and.w	r3, r3, #13
 8005b7c:	2b01      	cmp	r3, #1
 8005b7e:	d10c      	bne.n	8005b9a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	4618      	mov	r0, r3
 8005b86:	f7fe fff1 	bl	8004b6c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	2203      	movs	r2, #3
 8005b90:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005b92:	f7fe fded 	bl	8004770 <HAL_GetTick>
 8005b96:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005b98:	e029      	b.n	8005bee <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b9e:	f043 0210 	orr.w	r2, r3, #16
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005baa:	f043 0201 	orr.w	r2, r3, #1
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8005bb2:	2301      	movs	r3, #1
 8005bb4:	e023      	b.n	8005bfe <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005bb6:	f7fe fddb 	bl	8004770 <HAL_GetTick>
 8005bba:	4602      	mov	r2, r0
 8005bbc:	68bb      	ldr	r3, [r7, #8]
 8005bbe:	1ad3      	subs	r3, r2, r3
 8005bc0:	2b02      	cmp	r3, #2
 8005bc2:	d914      	bls.n	8005bee <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	689b      	ldr	r3, [r3, #8]
 8005bca:	f003 0301 	and.w	r3, r3, #1
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d00d      	beq.n	8005bee <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005bd6:	f043 0210 	orr.w	r2, r3, #16
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005be2:	f043 0201 	orr.w	r2, r3, #1
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8005bea:	2301      	movs	r3, #1
 8005bec:	e007      	b.n	8005bfe <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	689b      	ldr	r3, [r3, #8]
 8005bf4:	f003 0301 	and.w	r3, r3, #1
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d1dc      	bne.n	8005bb6 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005bfc:	2300      	movs	r3, #0
}
 8005bfe:	4618      	mov	r0, r3
 8005c00:	3710      	adds	r7, #16
 8005c02:	46bd      	mov	sp, r7
 8005c04:	bd80      	pop	{r7, pc}

08005c06 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8005c06:	b580      	push	{r7, lr}
 8005c08:	b084      	sub	sp, #16
 8005c0a:	af00      	add	r7, sp, #0
 8005c0c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c12:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c18:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d14b      	bne.n	8005cb8 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c24:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f003 0308 	and.w	r3, r3, #8
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d021      	beq.n	8005c7e <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	4618      	mov	r0, r3
 8005c40:	f7fe fe96 	bl	8004970 <LL_ADC_REG_IsTriggerSourceSWStart>
 8005c44:	4603      	mov	r3, r0
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d032      	beq.n	8005cb0 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	68db      	ldr	r3, [r3, #12]
 8005c50:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d12b      	bne.n	8005cb0 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c5c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c68:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d11f      	bne.n	8005cb0 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c74:	f043 0201 	orr.w	r2, r3, #1
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005c7c:	e018      	b.n	8005cb0 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	68db      	ldr	r3, [r3, #12]
 8005c84:	f003 0302 	and.w	r3, r3, #2
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d111      	bne.n	8005cb0 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c90:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c9c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d105      	bne.n	8005cb0 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ca8:	f043 0201 	orr.w	r2, r3, #1
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005cb0:	68f8      	ldr	r0, [r7, #12]
 8005cb2:	f7fc fec9 	bl	8002a48 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8005cb6:	e00e      	b.n	8005cd6 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005cbc:	f003 0310 	and.w	r3, r3, #16
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d003      	beq.n	8005ccc <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8005cc4:	68f8      	ldr	r0, [r7, #12]
 8005cc6:	f7ff fa5f 	bl	8005188 <HAL_ADC_ErrorCallback>
}
 8005cca:	e004      	b.n	8005cd6 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cd0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005cd2:	6878      	ldr	r0, [r7, #4]
 8005cd4:	4798      	blx	r3
}
 8005cd6:	bf00      	nop
 8005cd8:	3710      	adds	r7, #16
 8005cda:	46bd      	mov	sp, r7
 8005cdc:	bd80      	pop	{r7, pc}

08005cde <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8005cde:	b580      	push	{r7, lr}
 8005ce0:	b084      	sub	sp, #16
 8005ce2:	af00      	add	r7, sp, #0
 8005ce4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cea:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005cec:	68f8      	ldr	r0, [r7, #12]
 8005cee:	f7ff fa41 	bl	8005174 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005cf2:	bf00      	nop
 8005cf4:	3710      	adds	r7, #16
 8005cf6:	46bd      	mov	sp, r7
 8005cf8:	bd80      	pop	{r7, pc}

08005cfa <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8005cfa:	b580      	push	{r7, lr}
 8005cfc:	b084      	sub	sp, #16
 8005cfe:	af00      	add	r7, sp, #0
 8005d00:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d06:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d0c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d18:	f043 0204 	orr.w	r2, r3, #4
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8005d20:	68f8      	ldr	r0, [r7, #12]
 8005d22:	f7ff fa31 	bl	8005188 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005d26:	bf00      	nop
 8005d28:	3710      	adds	r7, #16
 8005d2a:	46bd      	mov	sp, r7
 8005d2c:	bd80      	pop	{r7, pc}

08005d2e <LL_ADC_IsEnabled>:
{
 8005d2e:	b480      	push	{r7}
 8005d30:	b083      	sub	sp, #12
 8005d32:	af00      	add	r7, sp, #0
 8005d34:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	689b      	ldr	r3, [r3, #8]
 8005d3a:	f003 0301 	and.w	r3, r3, #1
 8005d3e:	2b01      	cmp	r3, #1
 8005d40:	d101      	bne.n	8005d46 <LL_ADC_IsEnabled+0x18>
 8005d42:	2301      	movs	r3, #1
 8005d44:	e000      	b.n	8005d48 <LL_ADC_IsEnabled+0x1a>
 8005d46:	2300      	movs	r3, #0
}
 8005d48:	4618      	mov	r0, r3
 8005d4a:	370c      	adds	r7, #12
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d52:	4770      	bx	lr

08005d54 <LL_ADC_StartCalibration>:
{
 8005d54:	b480      	push	{r7}
 8005d56:	b083      	sub	sp, #12
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
 8005d5c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	689b      	ldr	r3, [r3, #8]
 8005d62:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8005d66:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005d6a:	683a      	ldr	r2, [r7, #0]
 8005d6c:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8005d70:	4313      	orrs	r3, r2
 8005d72:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	609a      	str	r2, [r3, #8]
}
 8005d7a:	bf00      	nop
 8005d7c:	370c      	adds	r7, #12
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d84:	4770      	bx	lr

08005d86 <LL_ADC_IsCalibrationOnGoing>:
{
 8005d86:	b480      	push	{r7}
 8005d88:	b083      	sub	sp, #12
 8005d8a:	af00      	add	r7, sp, #0
 8005d8c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	689b      	ldr	r3, [r3, #8]
 8005d92:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005d96:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005d9a:	d101      	bne.n	8005da0 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8005d9c:	2301      	movs	r3, #1
 8005d9e:	e000      	b.n	8005da2 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8005da0:	2300      	movs	r3, #0
}
 8005da2:	4618      	mov	r0, r3
 8005da4:	370c      	adds	r7, #12
 8005da6:	46bd      	mov	sp, r7
 8005da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dac:	4770      	bx	lr

08005dae <LL_ADC_REG_IsConversionOngoing>:
{
 8005dae:	b480      	push	{r7}
 8005db0:	b083      	sub	sp, #12
 8005db2:	af00      	add	r7, sp, #0
 8005db4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	689b      	ldr	r3, [r3, #8]
 8005dba:	f003 0304 	and.w	r3, r3, #4
 8005dbe:	2b04      	cmp	r3, #4
 8005dc0:	d101      	bne.n	8005dc6 <LL_ADC_REG_IsConversionOngoing+0x18>
 8005dc2:	2301      	movs	r3, #1
 8005dc4:	e000      	b.n	8005dc8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005dc6:	2300      	movs	r3, #0
}
 8005dc8:	4618      	mov	r0, r3
 8005dca:	370c      	adds	r7, #12
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd2:	4770      	bx	lr

08005dd4 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b084      	sub	sp, #16
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
 8005ddc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8005dde:	2300      	movs	r3, #0
 8005de0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8005de8:	2b01      	cmp	r3, #1
 8005dea:	d101      	bne.n	8005df0 <HAL_ADCEx_Calibration_Start+0x1c>
 8005dec:	2302      	movs	r3, #2
 8005dee:	e04d      	b.n	8005e8c <HAL_ADCEx_Calibration_Start+0xb8>
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2201      	movs	r2, #1
 8005df4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8005df8:	6878      	ldr	r0, [r7, #4]
 8005dfa:	f7ff fea5 	bl	8005b48 <ADC_Disable>
 8005dfe:	4603      	mov	r3, r0
 8005e00:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8005e02:	7bfb      	ldrb	r3, [r7, #15]
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d136      	bne.n	8005e76 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e0c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8005e10:	f023 0302 	bic.w	r3, r3, #2
 8005e14:	f043 0202 	orr.w	r2, r3, #2
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	6839      	ldr	r1, [r7, #0]
 8005e22:	4618      	mov	r0, r3
 8005e24:	f7ff ff96 	bl	8005d54 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005e28:	e014      	b.n	8005e54 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8005e2a:	68bb      	ldr	r3, [r7, #8]
 8005e2c:	3301      	adds	r3, #1
 8005e2e:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8005e30:	68bb      	ldr	r3, [r7, #8]
 8005e32:	4a18      	ldr	r2, [pc, #96]	@ (8005e94 <HAL_ADCEx_Calibration_Start+0xc0>)
 8005e34:	4293      	cmp	r3, r2
 8005e36:	d90d      	bls.n	8005e54 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e3c:	f023 0312 	bic.w	r3, r3, #18
 8005e40:	f043 0210 	orr.w	r2, r3, #16
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 8005e50:	2301      	movs	r3, #1
 8005e52:	e01b      	b.n	8005e8c <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	4618      	mov	r0, r3
 8005e5a:	f7ff ff94 	bl	8005d86 <LL_ADC_IsCalibrationOnGoing>
 8005e5e:	4603      	mov	r3, r0
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d1e2      	bne.n	8005e2a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e68:	f023 0303 	bic.w	r3, r3, #3
 8005e6c:	f043 0201 	orr.w	r2, r3, #1
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005e74:	e005      	b.n	8005e82 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e7a:	f043 0210 	orr.w	r2, r3, #16
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	2200      	movs	r2, #0
 8005e86:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8005e8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	3710      	adds	r7, #16
 8005e90:	46bd      	mov	sp, r7
 8005e92:	bd80      	pop	{r7, pc}
 8005e94:	0004de01 	.word	0x0004de01

08005e98 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8005e98:	b590      	push	{r4, r7, lr}
 8005e9a:	b0a1      	sub	sp, #132	@ 0x84
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
 8005ea0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005ea2:	2300      	movs	r3, #0
 8005ea4:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8005eae:	2b01      	cmp	r3, #1
 8005eb0:	d101      	bne.n	8005eb6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8005eb2:	2302      	movs	r3, #2
 8005eb4:	e0e7      	b.n	8006086 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	2201      	movs	r2, #1
 8005eba:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8005ebe:	2300      	movs	r3, #0
 8005ec0:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8005ec2:	2300      	movs	r3, #0
 8005ec4:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005ece:	d102      	bne.n	8005ed6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8005ed0:	4b6f      	ldr	r3, [pc, #444]	@ (8006090 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005ed2:	60bb      	str	r3, [r7, #8]
 8005ed4:	e009      	b.n	8005eea <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	4a6e      	ldr	r2, [pc, #440]	@ (8006094 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8005edc:	4293      	cmp	r3, r2
 8005ede:	d102      	bne.n	8005ee6 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8005ee0:	4b6d      	ldr	r3, [pc, #436]	@ (8006098 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8005ee2:	60bb      	str	r3, [r7, #8]
 8005ee4:	e001      	b.n	8005eea <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8005ee6:	2300      	movs	r3, #0
 8005ee8:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8005eea:	68bb      	ldr	r3, [r7, #8]
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d10b      	bne.n	8005f08 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ef4:	f043 0220 	orr.w	r2, r3, #32
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2200      	movs	r2, #0
 8005f00:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8005f04:	2301      	movs	r3, #1
 8005f06:	e0be      	b.n	8006086 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8005f08:	68bb      	ldr	r3, [r7, #8]
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	f7ff ff4f 	bl	8005dae <LL_ADC_REG_IsConversionOngoing>
 8005f10:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	4618      	mov	r0, r3
 8005f18:	f7ff ff49 	bl	8005dae <LL_ADC_REG_IsConversionOngoing>
 8005f1c:	4603      	mov	r3, r0
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	f040 80a0 	bne.w	8006064 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8005f24:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	f040 809c 	bne.w	8006064 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005f34:	d004      	beq.n	8005f40 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	4a55      	ldr	r2, [pc, #340]	@ (8006090 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005f3c:	4293      	cmp	r3, r2
 8005f3e:	d101      	bne.n	8005f44 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8005f40:	4b56      	ldr	r3, [pc, #344]	@ (800609c <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8005f42:	e000      	b.n	8005f46 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8005f44:	4b56      	ldr	r3, [pc, #344]	@ (80060a0 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8005f46:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d04b      	beq.n	8005fe8 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005f50:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005f52:	689b      	ldr	r3, [r3, #8]
 8005f54:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005f58:	683b      	ldr	r3, [r7, #0]
 8005f5a:	6859      	ldr	r1, [r3, #4]
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005f62:	035b      	lsls	r3, r3, #13
 8005f64:	430b      	orrs	r3, r1
 8005f66:	431a      	orrs	r2, r3
 8005f68:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005f6a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005f74:	d004      	beq.n	8005f80 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	4a45      	ldr	r2, [pc, #276]	@ (8006090 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005f7c:	4293      	cmp	r3, r2
 8005f7e:	d10f      	bne.n	8005fa0 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8005f80:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8005f84:	f7ff fed3 	bl	8005d2e <LL_ADC_IsEnabled>
 8005f88:	4604      	mov	r4, r0
 8005f8a:	4841      	ldr	r0, [pc, #260]	@ (8006090 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005f8c:	f7ff fecf 	bl	8005d2e <LL_ADC_IsEnabled>
 8005f90:	4603      	mov	r3, r0
 8005f92:	4323      	orrs	r3, r4
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	bf0c      	ite	eq
 8005f98:	2301      	moveq	r3, #1
 8005f9a:	2300      	movne	r3, #0
 8005f9c:	b2db      	uxtb	r3, r3
 8005f9e:	e012      	b.n	8005fc6 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8005fa0:	483c      	ldr	r0, [pc, #240]	@ (8006094 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8005fa2:	f7ff fec4 	bl	8005d2e <LL_ADC_IsEnabled>
 8005fa6:	4604      	mov	r4, r0
 8005fa8:	483b      	ldr	r0, [pc, #236]	@ (8006098 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8005faa:	f7ff fec0 	bl	8005d2e <LL_ADC_IsEnabled>
 8005fae:	4603      	mov	r3, r0
 8005fb0:	431c      	orrs	r4, r3
 8005fb2:	483c      	ldr	r0, [pc, #240]	@ (80060a4 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8005fb4:	f7ff febb 	bl	8005d2e <LL_ADC_IsEnabled>
 8005fb8:	4603      	mov	r3, r0
 8005fba:	4323      	orrs	r3, r4
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	bf0c      	ite	eq
 8005fc0:	2301      	moveq	r3, #1
 8005fc2:	2300      	movne	r3, #0
 8005fc4:	b2db      	uxtb	r3, r3
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d056      	beq.n	8006078 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8005fca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005fcc:	689b      	ldr	r3, [r3, #8]
 8005fce:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8005fd2:	f023 030f 	bic.w	r3, r3, #15
 8005fd6:	683a      	ldr	r2, [r7, #0]
 8005fd8:	6811      	ldr	r1, [r2, #0]
 8005fda:	683a      	ldr	r2, [r7, #0]
 8005fdc:	6892      	ldr	r2, [r2, #8]
 8005fde:	430a      	orrs	r2, r1
 8005fe0:	431a      	orrs	r2, r3
 8005fe2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005fe4:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005fe6:	e047      	b.n	8006078 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8005fe8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005fea:	689b      	ldr	r3, [r3, #8]
 8005fec:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005ff0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005ff2:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005ffc:	d004      	beq.n	8006008 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	4a23      	ldr	r2, [pc, #140]	@ (8006090 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8006004:	4293      	cmp	r3, r2
 8006006:	d10f      	bne.n	8006028 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8006008:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800600c:	f7ff fe8f 	bl	8005d2e <LL_ADC_IsEnabled>
 8006010:	4604      	mov	r4, r0
 8006012:	481f      	ldr	r0, [pc, #124]	@ (8006090 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8006014:	f7ff fe8b 	bl	8005d2e <LL_ADC_IsEnabled>
 8006018:	4603      	mov	r3, r0
 800601a:	4323      	orrs	r3, r4
 800601c:	2b00      	cmp	r3, #0
 800601e:	bf0c      	ite	eq
 8006020:	2301      	moveq	r3, #1
 8006022:	2300      	movne	r3, #0
 8006024:	b2db      	uxtb	r3, r3
 8006026:	e012      	b.n	800604e <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8006028:	481a      	ldr	r0, [pc, #104]	@ (8006094 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800602a:	f7ff fe80 	bl	8005d2e <LL_ADC_IsEnabled>
 800602e:	4604      	mov	r4, r0
 8006030:	4819      	ldr	r0, [pc, #100]	@ (8006098 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8006032:	f7ff fe7c 	bl	8005d2e <LL_ADC_IsEnabled>
 8006036:	4603      	mov	r3, r0
 8006038:	431c      	orrs	r4, r3
 800603a:	481a      	ldr	r0, [pc, #104]	@ (80060a4 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800603c:	f7ff fe77 	bl	8005d2e <LL_ADC_IsEnabled>
 8006040:	4603      	mov	r3, r0
 8006042:	4323      	orrs	r3, r4
 8006044:	2b00      	cmp	r3, #0
 8006046:	bf0c      	ite	eq
 8006048:	2301      	moveq	r3, #1
 800604a:	2300      	movne	r3, #0
 800604c:	b2db      	uxtb	r3, r3
 800604e:	2b00      	cmp	r3, #0
 8006050:	d012      	beq.n	8006078 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8006052:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006054:	689b      	ldr	r3, [r3, #8]
 8006056:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800605a:	f023 030f 	bic.w	r3, r3, #15
 800605e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8006060:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8006062:	e009      	b.n	8006078 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006068:	f043 0220 	orr.w	r2, r3, #32
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8006070:	2301      	movs	r3, #1
 8006072:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8006076:	e000      	b.n	800607a <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8006078:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	2200      	movs	r2, #0
 800607e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8006082:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8006086:	4618      	mov	r0, r3
 8006088:	3784      	adds	r7, #132	@ 0x84
 800608a:	46bd      	mov	sp, r7
 800608c:	bd90      	pop	{r4, r7, pc}
 800608e:	bf00      	nop
 8006090:	50000100 	.word	0x50000100
 8006094:	50000400 	.word	0x50000400
 8006098:	50000500 	.word	0x50000500
 800609c:	50000300 	.word	0x50000300
 80060a0:	50000700 	.word	0x50000700
 80060a4:	50000600 	.word	0x50000600

080060a8 <HAL_CORDIC_Init>:
  * @brief  Initialize the CORDIC peripheral and the associated handle.
  * @param  hcordic pointer to a CORDIC_HandleTypeDef structure.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Init(CORDIC_HandleTypeDef *hcordic)
{
 80060a8:	b580      	push	{r7, lr}
 80060aa:	b082      	sub	sp, #8
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
  /* Check the CORDIC handle allocation */
  if (hcordic == NULL)
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d101      	bne.n	80060ba <HAL_CORDIC_Init+0x12>
  {
    /* Return error status */
    return HAL_ERROR;
 80060b6:	2301      	movs	r3, #1
 80060b8:	e023      	b.n	8006102 <HAL_CORDIC_Init+0x5a>

    /* Initialize the low level hardware */
    hcordic->MspInitCallback(hcordic);
  }
#else
  if (hcordic->State == HAL_CORDIC_STATE_RESET)
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80060c0:	b2db      	uxtb	r3, r3
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d106      	bne.n	80060d4 <HAL_CORDIC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hcordic->Lock = HAL_UNLOCKED;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	2200      	movs	r2, #0
 80060ca:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize the low level hardware */
    HAL_CORDIC_MspInit(hcordic);
 80060ce:	6878      	ldr	r0, [r7, #4]
 80060d0:	f7fd fec6 	bl	8003e60 <HAL_CORDIC_MspInit>
  }
#endif /* (USE_HAL_CORDIC_REGISTER_CALLBACKS) */

  /* Set CORDIC error code to none */
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	2200      	movs	r2, #0
 80060d8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset pInBuff and pOutBuff */
  hcordic->pInBuff = NULL;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	2200      	movs	r2, #0
 80060de:	605a      	str	r2, [r3, #4]
  hcordic->pOutBuff = NULL;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2200      	movs	r2, #0
 80060e4:	609a      	str	r2, [r3, #8]

  /* Reset NbCalcToOrder and NbCalcToGet */
  hcordic->NbCalcToOrder = 0U;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	2200      	movs	r2, #0
 80060ea:	60da      	str	r2, [r3, #12]
  hcordic->NbCalcToGet = 0U;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2200      	movs	r2, #0
 80060f0:	611a      	str	r2, [r3, #16]

  /* Reset DMADirection */
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	2200      	movs	r2, #0
 80060f6:	615a      	str	r2, [r3, #20]

  /* Change CORDIC peripheral state */
  hcordic->State = HAL_CORDIC_STATE_READY;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2201      	movs	r2, #1
 80060fc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Return function status */
  return HAL_OK;
 8006100:	2300      	movs	r3, #0
}
 8006102:	4618      	mov	r0, r3
 8006104:	3708      	adds	r7, #8
 8006106:	46bd      	mov	sp, r7
 8006108:	bd80      	pop	{r7, pc}
	...

0800610c <HAL_CORDIC_Configure>:
  * @param  sConfig pointer to a CORDIC_ConfigTypeDef structure that
  *         contains the CORDIC configuration information.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Configure(CORDIC_HandleTypeDef *hcordic, const CORDIC_ConfigTypeDef *sConfig)
{
 800610c:	b480      	push	{r7}
 800610e:	b085      	sub	sp, #20
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
 8006114:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006116:	2300      	movs	r3, #0
 8006118:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_CORDIC_NBREAD(sConfig->NbRead));
  assert_param(IS_CORDIC_INSIZE(sConfig->InSize));
  assert_param(IS_CORDIC_OUTSIZE(sConfig->OutSize));

  /* Check handle state is ready */
  if (hcordic->State == HAL_CORDIC_STATE_READY)
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8006120:	b2db      	uxtb	r3, r3
 8006122:	2b01      	cmp	r3, #1
 8006124:	d11d      	bne.n	8006162 <HAL_CORDIC_Configure+0x56>
  {
    /* Apply all configuration parameters in CORDIC control register */
    MODIFY_REG(hcordic->Instance->CSR,                                                         \
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	681a      	ldr	r2, [r3, #0]
 800612c:	4b14      	ldr	r3, [pc, #80]	@ (8006180 <HAL_CORDIC_Configure+0x74>)
 800612e:	4013      	ands	r3, r2
 8006130:	683a      	ldr	r2, [r7, #0]
 8006132:	6811      	ldr	r1, [r2, #0]
 8006134:	683a      	ldr	r2, [r7, #0]
 8006136:	6992      	ldr	r2, [r2, #24]
 8006138:	4311      	orrs	r1, r2
 800613a:	683a      	ldr	r2, [r7, #0]
 800613c:	6852      	ldr	r2, [r2, #4]
 800613e:	4311      	orrs	r1, r2
 8006140:	683a      	ldr	r2, [r7, #0]
 8006142:	6912      	ldr	r2, [r2, #16]
 8006144:	4311      	orrs	r1, r2
 8006146:	683a      	ldr	r2, [r7, #0]
 8006148:	6952      	ldr	r2, [r2, #20]
 800614a:	4311      	orrs	r1, r2
 800614c:	683a      	ldr	r2, [r7, #0]
 800614e:	6892      	ldr	r2, [r2, #8]
 8006150:	4311      	orrs	r1, r2
 8006152:	683a      	ldr	r2, [r7, #0]
 8006154:	68d2      	ldr	r2, [r2, #12]
 8006156:	4311      	orrs	r1, r2
 8006158:	687a      	ldr	r2, [r7, #4]
 800615a:	6812      	ldr	r2, [r2, #0]
 800615c:	430b      	orrs	r3, r1
 800615e:	6013      	str	r3, [r2, #0]
 8006160:	e007      	b.n	8006172 <HAL_CORDIC_Configure+0x66>
                sConfig->NbWrite | sConfig->NbRead | sConfig->InSize | sConfig->OutSize));
  }
  else
  {
    /* Set CORDIC error code */
    hcordic->ErrorCode |= HAL_CORDIC_ERROR_NOT_READY;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006166:	f043 0202 	orr.w	r2, r3, #2
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return error status */
    status = HAL_ERROR;
 800616e:	2301      	movs	r3, #1
 8006170:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8006172:	7bfb      	ldrb	r3, [r7, #15]
}
 8006174:	4618      	mov	r0, r3
 8006176:	3714      	adds	r7, #20
 8006178:	46bd      	mov	sp, r7
 800617a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617e:	4770      	bx	lr
 8006180:	ff87f800 	.word	0xff87f800

08006184 <HAL_CORDIC_Calculate>:
  * @param  Timeout Specify Timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Calculate(CORDIC_HandleTypeDef *hcordic, const int32_t *pInBuff, int32_t *pOutBuff,
                                       uint32_t NbCalc, uint32_t Timeout)
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b088      	sub	sp, #32
 8006188:	af00      	add	r7, sp, #0
 800618a:	60f8      	str	r0, [r7, #12]
 800618c:	60b9      	str	r1, [r7, #8]
 800618e:	607a      	str	r2, [r7, #4]
 8006190:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  uint32_t index;
  const int32_t *p_tmp_in_buff = pInBuff;
 8006192:	68bb      	ldr	r3, [r7, #8]
 8006194:	617b      	str	r3, [r7, #20]
  int32_t *p_tmp_out_buff = pOutBuff;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	613b      	str	r3, [r7, #16]

  /* Check parameters setting */
  if ((pInBuff == NULL) || (pOutBuff == NULL) || (NbCalc == 0U))
 800619a:	68bb      	ldr	r3, [r7, #8]
 800619c:	2b00      	cmp	r3, #0
 800619e:	d005      	beq.n	80061ac <HAL_CORDIC_Calculate+0x28>
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d002      	beq.n	80061ac <HAL_CORDIC_Calculate+0x28>
 80061a6:	683b      	ldr	r3, [r7, #0]
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d107      	bne.n	80061bc <HAL_CORDIC_Calculate+0x38>
  {
    /* Update the error code */
    hcordic->ErrorCode |= HAL_CORDIC_ERROR_PARAM;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061b0:	f043 0201 	orr.w	r2, r3, #1
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return error status */
    return HAL_ERROR;
 80061b8:	2301      	movs	r3, #1
 80061ba:	e058      	b.n	800626e <HAL_CORDIC_Calculate+0xea>
  }

  /* Check handle state is ready */
  if (hcordic->State == HAL_CORDIC_STATE_READY)
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80061c2:	b2db      	uxtb	r3, r3
 80061c4:	2b01      	cmp	r3, #1
 80061c6:	d14b      	bne.n	8006260 <HAL_CORDIC_Calculate+0xdc>
  {
    /* Reset CORDIC error code */
    hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	2200      	movs	r2, #0
 80061cc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Change the CORDIC state */
    hcordic->State = HAL_CORDIC_STATE_BUSY;
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	2202      	movs	r2, #2
 80061d2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Get tick */
    tickstart = HAL_GetTick();
 80061d6:	f7fe facb 	bl	8004770 <HAL_GetTick>
 80061da:	61b8      	str	r0, [r7, #24]

    /* Write of input data in Write Data register, and increment input buffer pointer */
    CORDIC_WriteInDataIncrementPtr(hcordic, &p_tmp_in_buff);
 80061dc:	f107 0314 	add.w	r3, r7, #20
 80061e0:	4619      	mov	r1, r3
 80061e2:	68f8      	ldr	r0, [r7, #12]
 80061e4:	f000 f847 	bl	8006276 <CORDIC_WriteInDataIncrementPtr>

    /* Calculation is started.
       Provide next set of input data, until number of calculation is achieved */
    for (index = (NbCalc - 1U); index > 0U; index--)
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	3b01      	subs	r3, #1
 80061ec:	61fb      	str	r3, [r7, #28]
 80061ee:	e028      	b.n	8006242 <HAL_CORDIC_Calculate+0xbe>
    {
      /* Write of input data in Write Data register, and increment input buffer pointer */
      CORDIC_WriteInDataIncrementPtr(hcordic, &p_tmp_in_buff);
 80061f0:	f107 0314 	add.w	r3, r7, #20
 80061f4:	4619      	mov	r1, r3
 80061f6:	68f8      	ldr	r0, [r7, #12]
 80061f8:	f000 f83d 	bl	8006276 <CORDIC_WriteInDataIncrementPtr>

      /* Wait for RRDY flag to be raised */
      do
      {
        /* Check for the Timeout */
        if (Timeout != HAL_MAX_DELAY)
 80061fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006202:	d010      	beq.n	8006226 <HAL_CORDIC_Calculate+0xa2>
        {
          if ((HAL_GetTick() - tickstart) > Timeout)
 8006204:	f7fe fab4 	bl	8004770 <HAL_GetTick>
 8006208:	4602      	mov	r2, r0
 800620a:	69bb      	ldr	r3, [r7, #24]
 800620c:	1ad3      	subs	r3, r2, r3
 800620e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006210:	429a      	cmp	r2, r3
 8006212:	d208      	bcs.n	8006226 <HAL_CORDIC_Calculate+0xa2>
          {
            /* Set CORDIC error code */
            hcordic->ErrorCode = HAL_CORDIC_ERROR_TIMEOUT;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	2204      	movs	r2, #4
 8006218:	625a      	str	r2, [r3, #36]	@ 0x24

            /* Change the CORDIC state */
            hcordic->State = HAL_CORDIC_STATE_READY;
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	2201      	movs	r2, #1
 800621e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

            /* Return function status */
            return HAL_ERROR;
 8006222:	2301      	movs	r3, #1
 8006224:	e023      	b.n	800626e <HAL_CORDIC_Calculate+0xea>
          }
        }
      } while (HAL_IS_BIT_CLR(hcordic->Instance->CSR, CORDIC_CSR_RRDY));
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	2b00      	cmp	r3, #0
 800622e:	dae5      	bge.n	80061fc <HAL_CORDIC_Calculate+0x78>

      /* Read output data from Read Data register, and increment output buffer pointer */
      CORDIC_ReadOutDataIncrementPtr(hcordic, &p_tmp_out_buff);
 8006230:	f107 0310 	add.w	r3, r7, #16
 8006234:	4619      	mov	r1, r3
 8006236:	68f8      	ldr	r0, [r7, #12]
 8006238:	f000 f846 	bl	80062c8 <CORDIC_ReadOutDataIncrementPtr>
    for (index = (NbCalc - 1U); index > 0U; index--)
 800623c:	69fb      	ldr	r3, [r7, #28]
 800623e:	3b01      	subs	r3, #1
 8006240:	61fb      	str	r3, [r7, #28]
 8006242:	69fb      	ldr	r3, [r7, #28]
 8006244:	2b00      	cmp	r3, #0
 8006246:	d1d3      	bne.n	80061f0 <HAL_CORDIC_Calculate+0x6c>
    }

    /* Read output data from Read Data register, and increment output buffer pointer */
    CORDIC_ReadOutDataIncrementPtr(hcordic, &p_tmp_out_buff);
 8006248:	f107 0310 	add.w	r3, r7, #16
 800624c:	4619      	mov	r1, r3
 800624e:	68f8      	ldr	r0, [r7, #12]
 8006250:	f000 f83a 	bl	80062c8 <CORDIC_ReadOutDataIncrementPtr>

    /* Change the CORDIC state */
    hcordic->State = HAL_CORDIC_STATE_READY;
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	2201      	movs	r2, #1
 8006258:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Return function status */
    return HAL_OK;
 800625c:	2300      	movs	r3, #0
 800625e:	e006      	b.n	800626e <HAL_CORDIC_Calculate+0xea>
  }
  else
  {
    /* Set CORDIC error code */
    hcordic->ErrorCode |= HAL_CORDIC_ERROR_NOT_READY;
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006264:	f043 0202 	orr.w	r2, r3, #2
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_ERROR;
 800626c:	2301      	movs	r3, #1
  }
}
 800626e:	4618      	mov	r0, r3
 8006270:	3720      	adds	r7, #32
 8006272:	46bd      	mov	sp, r7
 8006274:	bd80      	pop	{r7, pc}

08006276 <CORDIC_WriteInDataIncrementPtr>:
  *         the configuration information for CORDIC module.
  * @param  ppInBuff Pointer to pointer to input buffer.
  * @retval none
  */
static void CORDIC_WriteInDataIncrementPtr(const CORDIC_HandleTypeDef *hcordic, const int32_t **ppInBuff)
{
 8006276:	b480      	push	{r7}
 8006278:	b083      	sub	sp, #12
 800627a:	af00      	add	r7, sp, #0
 800627c:	6078      	str	r0, [r7, #4]
 800627e:	6039      	str	r1, [r7, #0]
  /* First write of input data in the Write Data register */
  WRITE_REG(hcordic->Instance->WDATA, (uint32_t) **ppInBuff);
 8006280:	683b      	ldr	r3, [r7, #0]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	681a      	ldr	r2, [r3, #0]
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	605a      	str	r2, [r3, #4]

  /* Increment input data pointer */
  (*ppInBuff)++;
 800628c:	683b      	ldr	r3, [r7, #0]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	1d1a      	adds	r2, r3, #4
 8006292:	683b      	ldr	r3, [r7, #0]
 8006294:	601a      	str	r2, [r3, #0]

  /* Check if second write of input data is expected */
  if (HAL_IS_BIT_SET(hcordic->Instance->CSR, CORDIC_CSR_NARGS))
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80062a0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80062a4:	d10a      	bne.n	80062bc <CORDIC_WriteInDataIncrementPtr+0x46>
  {
    /* Second write of input data in the Write Data register */
    WRITE_REG(hcordic->Instance->WDATA, (uint32_t) **ppInBuff);
 80062a6:	683b      	ldr	r3, [r7, #0]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	681a      	ldr	r2, [r3, #0]
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	605a      	str	r2, [r3, #4]

    /* Increment input data pointer */
    (*ppInBuff)++;
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	1d1a      	adds	r2, r3, #4
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	601a      	str	r2, [r3, #0]
  }
}
 80062bc:	bf00      	nop
 80062be:	370c      	adds	r7, #12
 80062c0:	46bd      	mov	sp, r7
 80062c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c6:	4770      	bx	lr

080062c8 <CORDIC_ReadOutDataIncrementPtr>:
  *         the configuration information for CORDIC module.
  * @param  ppOutBuff Pointer to pointer to output buffer.
  * @retval none
  */
static void CORDIC_ReadOutDataIncrementPtr(const CORDIC_HandleTypeDef *hcordic, int32_t **ppOutBuff)
{
 80062c8:	b480      	push	{r7}
 80062ca:	b083      	sub	sp, #12
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]
 80062d0:	6039      	str	r1, [r7, #0]
  /* First read of output data from the Read Data register */
  **ppOutBuff = (int32_t)READ_REG(hcordic->Instance->RDATA);
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	689a      	ldr	r2, [r3, #8]
 80062d8:	683b      	ldr	r3, [r7, #0]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	601a      	str	r2, [r3, #0]

  /* Increment output data pointer */
  (*ppOutBuff)++;
 80062de:	683b      	ldr	r3, [r7, #0]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	1d1a      	adds	r2, r3, #4
 80062e4:	683b      	ldr	r3, [r7, #0]
 80062e6:	601a      	str	r2, [r3, #0]

  /* Check if second read of output data is expected */
  if (HAL_IS_BIT_SET(hcordic->Instance->CSR, CORDIC_CSR_NRES))
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80062f2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80062f6:	d10a      	bne.n	800630e <CORDIC_ReadOutDataIncrementPtr+0x46>
  {
    /* Second read of output data from the Read Data register */
    **ppOutBuff = (int32_t)READ_REG(hcordic->Instance->RDATA);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	689a      	ldr	r2, [r3, #8]
 80062fe:	683b      	ldr	r3, [r7, #0]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	601a      	str	r2, [r3, #0]

    /* Increment output data pointer */
    (*ppOutBuff)++;
 8006304:	683b      	ldr	r3, [r7, #0]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	1d1a      	adds	r2, r3, #4
 800630a:	683b      	ldr	r3, [r7, #0]
 800630c:	601a      	str	r2, [r3, #0]
  }
}
 800630e:	bf00      	nop
 8006310:	370c      	adds	r7, #12
 8006312:	46bd      	mov	sp, r7
 8006314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006318:	4770      	bx	lr
	...

0800631c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800631c:	b480      	push	{r7}
 800631e:	b085      	sub	sp, #20
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	f003 0307 	and.w	r3, r3, #7
 800632a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800632c:	4b0c      	ldr	r3, [pc, #48]	@ (8006360 <__NVIC_SetPriorityGrouping+0x44>)
 800632e:	68db      	ldr	r3, [r3, #12]
 8006330:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006332:	68ba      	ldr	r2, [r7, #8]
 8006334:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006338:	4013      	ands	r3, r2
 800633a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006340:	68bb      	ldr	r3, [r7, #8]
 8006342:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006344:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006348:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800634c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800634e:	4a04      	ldr	r2, [pc, #16]	@ (8006360 <__NVIC_SetPriorityGrouping+0x44>)
 8006350:	68bb      	ldr	r3, [r7, #8]
 8006352:	60d3      	str	r3, [r2, #12]
}
 8006354:	bf00      	nop
 8006356:	3714      	adds	r7, #20
 8006358:	46bd      	mov	sp, r7
 800635a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635e:	4770      	bx	lr
 8006360:	e000ed00 	.word	0xe000ed00

08006364 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006364:	b480      	push	{r7}
 8006366:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006368:	4b04      	ldr	r3, [pc, #16]	@ (800637c <__NVIC_GetPriorityGrouping+0x18>)
 800636a:	68db      	ldr	r3, [r3, #12]
 800636c:	0a1b      	lsrs	r3, r3, #8
 800636e:	f003 0307 	and.w	r3, r3, #7
}
 8006372:	4618      	mov	r0, r3
 8006374:	46bd      	mov	sp, r7
 8006376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637a:	4770      	bx	lr
 800637c:	e000ed00 	.word	0xe000ed00

08006380 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006380:	b480      	push	{r7}
 8006382:	b083      	sub	sp, #12
 8006384:	af00      	add	r7, sp, #0
 8006386:	4603      	mov	r3, r0
 8006388:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800638a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800638e:	2b00      	cmp	r3, #0
 8006390:	db0b      	blt.n	80063aa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006392:	79fb      	ldrb	r3, [r7, #7]
 8006394:	f003 021f 	and.w	r2, r3, #31
 8006398:	4907      	ldr	r1, [pc, #28]	@ (80063b8 <__NVIC_EnableIRQ+0x38>)
 800639a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800639e:	095b      	lsrs	r3, r3, #5
 80063a0:	2001      	movs	r0, #1
 80063a2:	fa00 f202 	lsl.w	r2, r0, r2
 80063a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80063aa:	bf00      	nop
 80063ac:	370c      	adds	r7, #12
 80063ae:	46bd      	mov	sp, r7
 80063b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b4:	4770      	bx	lr
 80063b6:	bf00      	nop
 80063b8:	e000e100 	.word	0xe000e100

080063bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80063bc:	b480      	push	{r7}
 80063be:	b083      	sub	sp, #12
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	4603      	mov	r3, r0
 80063c4:	6039      	str	r1, [r7, #0]
 80063c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80063c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	db0a      	blt.n	80063e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80063d0:	683b      	ldr	r3, [r7, #0]
 80063d2:	b2da      	uxtb	r2, r3
 80063d4:	490c      	ldr	r1, [pc, #48]	@ (8006408 <__NVIC_SetPriority+0x4c>)
 80063d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063da:	0112      	lsls	r2, r2, #4
 80063dc:	b2d2      	uxtb	r2, r2
 80063de:	440b      	add	r3, r1
 80063e0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80063e4:	e00a      	b.n	80063fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80063e6:	683b      	ldr	r3, [r7, #0]
 80063e8:	b2da      	uxtb	r2, r3
 80063ea:	4908      	ldr	r1, [pc, #32]	@ (800640c <__NVIC_SetPriority+0x50>)
 80063ec:	79fb      	ldrb	r3, [r7, #7]
 80063ee:	f003 030f 	and.w	r3, r3, #15
 80063f2:	3b04      	subs	r3, #4
 80063f4:	0112      	lsls	r2, r2, #4
 80063f6:	b2d2      	uxtb	r2, r2
 80063f8:	440b      	add	r3, r1
 80063fa:	761a      	strb	r2, [r3, #24]
}
 80063fc:	bf00      	nop
 80063fe:	370c      	adds	r7, #12
 8006400:	46bd      	mov	sp, r7
 8006402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006406:	4770      	bx	lr
 8006408:	e000e100 	.word	0xe000e100
 800640c:	e000ed00 	.word	0xe000ed00

08006410 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006410:	b480      	push	{r7}
 8006412:	b089      	sub	sp, #36	@ 0x24
 8006414:	af00      	add	r7, sp, #0
 8006416:	60f8      	str	r0, [r7, #12]
 8006418:	60b9      	str	r1, [r7, #8]
 800641a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	f003 0307 	and.w	r3, r3, #7
 8006422:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006424:	69fb      	ldr	r3, [r7, #28]
 8006426:	f1c3 0307 	rsb	r3, r3, #7
 800642a:	2b04      	cmp	r3, #4
 800642c:	bf28      	it	cs
 800642e:	2304      	movcs	r3, #4
 8006430:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006432:	69fb      	ldr	r3, [r7, #28]
 8006434:	3304      	adds	r3, #4
 8006436:	2b06      	cmp	r3, #6
 8006438:	d902      	bls.n	8006440 <NVIC_EncodePriority+0x30>
 800643a:	69fb      	ldr	r3, [r7, #28]
 800643c:	3b03      	subs	r3, #3
 800643e:	e000      	b.n	8006442 <NVIC_EncodePriority+0x32>
 8006440:	2300      	movs	r3, #0
 8006442:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006444:	f04f 32ff 	mov.w	r2, #4294967295
 8006448:	69bb      	ldr	r3, [r7, #24]
 800644a:	fa02 f303 	lsl.w	r3, r2, r3
 800644e:	43da      	mvns	r2, r3
 8006450:	68bb      	ldr	r3, [r7, #8]
 8006452:	401a      	ands	r2, r3
 8006454:	697b      	ldr	r3, [r7, #20]
 8006456:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006458:	f04f 31ff 	mov.w	r1, #4294967295
 800645c:	697b      	ldr	r3, [r7, #20]
 800645e:	fa01 f303 	lsl.w	r3, r1, r3
 8006462:	43d9      	mvns	r1, r3
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006468:	4313      	orrs	r3, r2
         );
}
 800646a:	4618      	mov	r0, r3
 800646c:	3724      	adds	r7, #36	@ 0x24
 800646e:	46bd      	mov	sp, r7
 8006470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006474:	4770      	bx	lr
	...

08006478 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006478:	b580      	push	{r7, lr}
 800647a:	b082      	sub	sp, #8
 800647c:	af00      	add	r7, sp, #0
 800647e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	3b01      	subs	r3, #1
 8006484:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006488:	d301      	bcc.n	800648e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800648a:	2301      	movs	r3, #1
 800648c:	e00f      	b.n	80064ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800648e:	4a0a      	ldr	r2, [pc, #40]	@ (80064b8 <SysTick_Config+0x40>)
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	3b01      	subs	r3, #1
 8006494:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006496:	210f      	movs	r1, #15
 8006498:	f04f 30ff 	mov.w	r0, #4294967295
 800649c:	f7ff ff8e 	bl	80063bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80064a0:	4b05      	ldr	r3, [pc, #20]	@ (80064b8 <SysTick_Config+0x40>)
 80064a2:	2200      	movs	r2, #0
 80064a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80064a6:	4b04      	ldr	r3, [pc, #16]	@ (80064b8 <SysTick_Config+0x40>)
 80064a8:	2207      	movs	r2, #7
 80064aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80064ac:	2300      	movs	r3, #0
}
 80064ae:	4618      	mov	r0, r3
 80064b0:	3708      	adds	r7, #8
 80064b2:	46bd      	mov	sp, r7
 80064b4:	bd80      	pop	{r7, pc}
 80064b6:	bf00      	nop
 80064b8:	e000e010 	.word	0xe000e010

080064bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80064bc:	b580      	push	{r7, lr}
 80064be:	b082      	sub	sp, #8
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80064c4:	6878      	ldr	r0, [r7, #4]
 80064c6:	f7ff ff29 	bl	800631c <__NVIC_SetPriorityGrouping>
}
 80064ca:	bf00      	nop
 80064cc:	3708      	adds	r7, #8
 80064ce:	46bd      	mov	sp, r7
 80064d0:	bd80      	pop	{r7, pc}

080064d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80064d2:	b580      	push	{r7, lr}
 80064d4:	b086      	sub	sp, #24
 80064d6:	af00      	add	r7, sp, #0
 80064d8:	4603      	mov	r3, r0
 80064da:	60b9      	str	r1, [r7, #8]
 80064dc:	607a      	str	r2, [r7, #4]
 80064de:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80064e0:	f7ff ff40 	bl	8006364 <__NVIC_GetPriorityGrouping>
 80064e4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80064e6:	687a      	ldr	r2, [r7, #4]
 80064e8:	68b9      	ldr	r1, [r7, #8]
 80064ea:	6978      	ldr	r0, [r7, #20]
 80064ec:	f7ff ff90 	bl	8006410 <NVIC_EncodePriority>
 80064f0:	4602      	mov	r2, r0
 80064f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80064f6:	4611      	mov	r1, r2
 80064f8:	4618      	mov	r0, r3
 80064fa:	f7ff ff5f 	bl	80063bc <__NVIC_SetPriority>
}
 80064fe:	bf00      	nop
 8006500:	3718      	adds	r7, #24
 8006502:	46bd      	mov	sp, r7
 8006504:	bd80      	pop	{r7, pc}

08006506 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006506:	b580      	push	{r7, lr}
 8006508:	b082      	sub	sp, #8
 800650a:	af00      	add	r7, sp, #0
 800650c:	4603      	mov	r3, r0
 800650e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006510:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006514:	4618      	mov	r0, r3
 8006516:	f7ff ff33 	bl	8006380 <__NVIC_EnableIRQ>
}
 800651a:	bf00      	nop
 800651c:	3708      	adds	r7, #8
 800651e:	46bd      	mov	sp, r7
 8006520:	bd80      	pop	{r7, pc}

08006522 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006522:	b580      	push	{r7, lr}
 8006524:	b082      	sub	sp, #8
 8006526:	af00      	add	r7, sp, #0
 8006528:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800652a:	6878      	ldr	r0, [r7, #4]
 800652c:	f7ff ffa4 	bl	8006478 <SysTick_Config>
 8006530:	4603      	mov	r3, r0
}
 8006532:	4618      	mov	r0, r3
 8006534:	3708      	adds	r7, #8
 8006536:	46bd      	mov	sp, r7
 8006538:	bd80      	pop	{r7, pc}

0800653a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800653a:	b580      	push	{r7, lr}
 800653c:	b082      	sub	sp, #8
 800653e:	af00      	add	r7, sp, #0
 8006540:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	2b00      	cmp	r3, #0
 8006546:	d101      	bne.n	800654c <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8006548:	2301      	movs	r3, #1
 800654a:	e014      	b.n	8006576 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	791b      	ldrb	r3, [r3, #4]
 8006550:	b2db      	uxtb	r3, r3
 8006552:	2b00      	cmp	r3, #0
 8006554:	d105      	bne.n	8006562 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	2200      	movs	r2, #0
 800655a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800655c:	6878      	ldr	r0, [r7, #4]
 800655e:	f7fd fc9f 	bl	8003ea0 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	2202      	movs	r2, #2
 8006566:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	2200      	movs	r2, #0
 800656c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	2201      	movs	r2, #1
 8006572:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8006574:	2300      	movs	r3, #0
}
 8006576:	4618      	mov	r0, r3
 8006578:	3708      	adds	r7, #8
 800657a:	46bd      	mov	sp, r7
 800657c:	bd80      	pop	{r7, pc}
	...

08006580 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8006580:	b480      	push	{r7}
 8006582:	b085      	sub	sp, #20
 8006584:	af00      	add	r7, sp, #0
 8006586:	6078      	str	r0, [r7, #4]
 8006588:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	2b00      	cmp	r3, #0
 800658e:	d101      	bne.n	8006594 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8006590:	2301      	movs	r3, #1
 8006592:	e056      	b.n	8006642 <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	795b      	ldrb	r3, [r3, #5]
 8006598:	2b01      	cmp	r3, #1
 800659a:	d101      	bne.n	80065a0 <HAL_DAC_Start+0x20>
 800659c:	2302      	movs	r3, #2
 800659e:	e050      	b.n	8006642 <HAL_DAC_Start+0xc2>
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2201      	movs	r2, #1
 80065a4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	2202      	movs	r2, #2
 80065aa:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	6819      	ldr	r1, [r3, #0]
 80065b2:	683b      	ldr	r3, [r7, #0]
 80065b4:	f003 0310 	and.w	r3, r3, #16
 80065b8:	2201      	movs	r2, #1
 80065ba:	409a      	lsls	r2, r3
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	430a      	orrs	r2, r1
 80065c2:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80065c4:	4b22      	ldr	r3, [pc, #136]	@ (8006650 <HAL_DAC_Start+0xd0>)
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	099b      	lsrs	r3, r3, #6
 80065ca:	4a22      	ldr	r2, [pc, #136]	@ (8006654 <HAL_DAC_Start+0xd4>)
 80065cc:	fba2 2303 	umull	r2, r3, r2, r3
 80065d0:	099b      	lsrs	r3, r3, #6
 80065d2:	3301      	adds	r3, #1
 80065d4:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 80065d6:	e002      	b.n	80065de <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	3b01      	subs	r3, #1
 80065dc:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d1f9      	bne.n	80065d8 <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 80065e4:	683b      	ldr	r3, [r7, #0]
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d10f      	bne.n	800660a <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 80065f4:	2b02      	cmp	r3, #2
 80065f6:	d11d      	bne.n	8006634 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	685a      	ldr	r2, [r3, #4]
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f042 0201 	orr.w	r2, r2, #1
 8006606:	605a      	str	r2, [r3, #4]
 8006608:	e014      	b.n	8006634 <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8006614:	683b      	ldr	r3, [r7, #0]
 8006616:	f003 0310 	and.w	r3, r3, #16
 800661a:	2102      	movs	r1, #2
 800661c:	fa01 f303 	lsl.w	r3, r1, r3
 8006620:	429a      	cmp	r2, r3
 8006622:	d107      	bne.n	8006634 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	685a      	ldr	r2, [r3, #4]
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f042 0202 	orr.w	r2, r2, #2
 8006632:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2201      	movs	r2, #1
 8006638:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2200      	movs	r2, #0
 800663e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8006640:	2300      	movs	r3, #0
}
 8006642:	4618      	mov	r0, r3
 8006644:	3714      	adds	r7, #20
 8006646:	46bd      	mov	sp, r7
 8006648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664c:	4770      	bx	lr
 800664e:	bf00      	nop
 8006650:	20000068 	.word	0x20000068
 8006654:	053e2d63 	.word	0x053e2d63

08006658 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8006658:	b580      	push	{r7, lr}
 800665a:	b084      	sub	sp, #16
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hdac->Instance->CR;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hdac->Instance->SR;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800666e:	60bb      	str	r3, [r7, #8]

  if ((itsource & DAC_IT_DMAUDR1) == DAC_IT_DMAUDR1)
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006676:	2b00      	cmp	r3, #0
 8006678:	d01d      	beq.n	80066b6 <HAL_DAC_IRQHandler+0x5e>
  {
    /* Check underrun flag of DAC channel 1 */
    if ((itflag & DAC_FLAG_DMAUDR1) == DAC_FLAG_DMAUDR1)
 800667a:	68bb      	ldr	r3, [r7, #8]
 800667c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006680:	2b00      	cmp	r3, #0
 8006682:	d018      	beq.n	80066b6 <HAL_DAC_IRQHandler+0x5e>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2204      	movs	r2, #4
 8006688:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	691b      	ldr	r3, [r3, #16]
 800668e:	f043 0201 	orr.w	r2, r3, #1
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800669e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel1 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN1);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	681a      	ldr	r2, [r3, #0]
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80066ae:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80066b0:	6878      	ldr	r0, [r7, #4]
 80066b2:	f000 f854 	bl	800675e <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }


  if ((itsource & DAC_IT_DMAUDR2) == DAC_IT_DMAUDR2)
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d01d      	beq.n	80066fc <HAL_DAC_IRQHandler+0xa4>
  {
    /* Check underrun flag of DAC channel 2 */
    if ((itflag & DAC_FLAG_DMAUDR2) == DAC_FLAG_DMAUDR2)
 80066c0:	68bb      	ldr	r3, [r7, #8]
 80066c2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d018      	beq.n	80066fc <HAL_DAC_IRQHandler+0xa4>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	2204      	movs	r2, #4
 80066ce:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	691b      	ldr	r3, [r3, #16]
 80066d4:	f043 0202 	orr.w	r2, r3, #2
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80066e4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel2 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN2);
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	681a      	ldr	r2, [r3, #0]
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 80066f4:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 80066f6:	6878      	ldr	r0, [r7, #4]
 80066f8:	f000 f9f4 	bl	8006ae4 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

}
 80066fc:	bf00      	nop
 80066fe:	3710      	adds	r7, #16
 8006700:	46bd      	mov	sp, r7
 8006702:	bd80      	pop	{r7, pc}

08006704 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8006704:	b480      	push	{r7}
 8006706:	b087      	sub	sp, #28
 8006708:	af00      	add	r7, sp, #0
 800670a:	60f8      	str	r0, [r7, #12]
 800670c:	60b9      	str	r1, [r7, #8]
 800670e:	607a      	str	r2, [r7, #4]
 8006710:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8006712:	2300      	movs	r3, #0
 8006714:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	2b00      	cmp	r3, #0
 800671a:	d101      	bne.n	8006720 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 800671c:	2301      	movs	r3, #1
 800671e:	e018      	b.n	8006752 <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 800672c:	68bb      	ldr	r3, [r7, #8]
 800672e:	2b00      	cmp	r3, #0
 8006730:	d105      	bne.n	800673e <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8006732:	697a      	ldr	r2, [r7, #20]
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	4413      	add	r3, r2
 8006738:	3308      	adds	r3, #8
 800673a:	617b      	str	r3, [r7, #20]
 800673c:	e004      	b.n	8006748 <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800673e:	697a      	ldr	r2, [r7, #20]
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	4413      	add	r3, r2
 8006744:	3314      	adds	r3, #20
 8006746:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8006748:	697b      	ldr	r3, [r7, #20]
 800674a:	461a      	mov	r2, r3
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8006750:	2300      	movs	r3, #0
}
 8006752:	4618      	mov	r0, r3
 8006754:	371c      	adds	r7, #28
 8006756:	46bd      	mov	sp, r7
 8006758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675c:	4770      	bx	lr

0800675e <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800675e:	b480      	push	{r7}
 8006760:	b083      	sub	sp, #12
 8006762:	af00      	add	r7, sp, #0
 8006764:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8006766:	bf00      	nop
 8006768:	370c      	adds	r7, #12
 800676a:	46bd      	mov	sp, r7
 800676c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006770:	4770      	bx	lr
	...

08006774 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8006774:	b580      	push	{r7, lr}
 8006776:	b08a      	sub	sp, #40	@ 0x28
 8006778:	af00      	add	r7, sp, #0
 800677a:	60f8      	str	r0, [r7, #12]
 800677c:	60b9      	str	r1, [r7, #8]
 800677e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006780:	2300      	movs	r3, #0
 8006782:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	2b00      	cmp	r3, #0
 8006788:	d002      	beq.n	8006790 <HAL_DAC_ConfigChannel+0x1c>
 800678a:	68bb      	ldr	r3, [r7, #8]
 800678c:	2b00      	cmp	r3, #0
 800678e:	d101      	bne.n	8006794 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8006790:	2301      	movs	r3, #1
 8006792:	e19e      	b.n	8006ad2 <HAL_DAC_ConfigChannel+0x35e>
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	795b      	ldrb	r3, [r3, #5]
 8006798:	2b01      	cmp	r3, #1
 800679a:	d101      	bne.n	80067a0 <HAL_DAC_ConfigChannel+0x2c>
 800679c:	2302      	movs	r3, #2
 800679e:	e198      	b.n	8006ad2 <HAL_DAC_ConfigChannel+0x35e>
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	2201      	movs	r2, #1
 80067a4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	2202      	movs	r2, #2
 80067aa:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80067ac:	68bb      	ldr	r3, [r7, #8]
 80067ae:	689b      	ldr	r3, [r3, #8]
 80067b0:	2b04      	cmp	r3, #4
 80067b2:	d17a      	bne.n	80068aa <HAL_DAC_ConfigChannel+0x136>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80067b4:	f7fd ffdc 	bl	8004770 <HAL_GetTick>
 80067b8:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d13d      	bne.n	800683c <HAL_DAC_ConfigChannel+0xc8>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80067c0:	e018      	b.n	80067f4 <HAL_DAC_ConfigChannel+0x80>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80067c2:	f7fd ffd5 	bl	8004770 <HAL_GetTick>
 80067c6:	4602      	mov	r2, r0
 80067c8:	69bb      	ldr	r3, [r7, #24]
 80067ca:	1ad3      	subs	r3, r2, r3
 80067cc:	2b01      	cmp	r3, #1
 80067ce:	d911      	bls.n	80067f4 <HAL_DAC_ConfigChannel+0x80>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80067d6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d00a      	beq.n	80067f4 <HAL_DAC_ConfigChannel+0x80>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	691b      	ldr	r3, [r3, #16]
 80067e2:	f043 0208 	orr.w	r2, r3, #8
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	2203      	movs	r2, #3
 80067ee:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80067f0:	2303      	movs	r3, #3
 80067f2:	e16e      	b.n	8006ad2 <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80067fa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d1df      	bne.n	80067c2 <HAL_DAC_ConfigChannel+0x4e>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	68ba      	ldr	r2, [r7, #8]
 8006808:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800680a:	641a      	str	r2, [r3, #64]	@ 0x40
 800680c:	e020      	b.n	8006850 <HAL_DAC_ConfigChannel+0xdc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800680e:	f7fd ffaf 	bl	8004770 <HAL_GetTick>
 8006812:	4602      	mov	r2, r0
 8006814:	69bb      	ldr	r3, [r7, #24]
 8006816:	1ad3      	subs	r3, r2, r3
 8006818:	2b01      	cmp	r3, #1
 800681a:	d90f      	bls.n	800683c <HAL_DAC_ConfigChannel+0xc8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006822:	2b00      	cmp	r3, #0
 8006824:	da0a      	bge.n	800683c <HAL_DAC_ConfigChannel+0xc8>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	691b      	ldr	r3, [r3, #16]
 800682a:	f043 0208 	orr.w	r2, r3, #8
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	2203      	movs	r2, #3
 8006836:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8006838:	2303      	movs	r3, #3
 800683a:	e14a      	b.n	8006ad2 <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006842:	2b00      	cmp	r3, #0
 8006844:	dbe3      	blt.n	800680e <HAL_DAC_ConfigChannel+0x9a>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	68ba      	ldr	r2, [r7, #8]
 800684c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800684e:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	f003 0310 	and.w	r3, r3, #16
 800685c:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8006860:	fa01 f303 	lsl.w	r3, r1, r3
 8006864:	43db      	mvns	r3, r3
 8006866:	ea02 0103 	and.w	r1, r2, r3
 800686a:	68bb      	ldr	r3, [r7, #8]
 800686c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	f003 0310 	and.w	r3, r3, #16
 8006874:	409a      	lsls	r2, r3
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	430a      	orrs	r2, r1
 800687c:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	f003 0310 	and.w	r3, r3, #16
 800688a:	21ff      	movs	r1, #255	@ 0xff
 800688c:	fa01 f303 	lsl.w	r3, r1, r3
 8006890:	43db      	mvns	r3, r3
 8006892:	ea02 0103 	and.w	r1, r2, r3
 8006896:	68bb      	ldr	r3, [r7, #8]
 8006898:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	f003 0310 	and.w	r3, r3, #16
 80068a0:	409a      	lsls	r2, r3
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	430a      	orrs	r2, r1
 80068a8:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80068aa:	68bb      	ldr	r3, [r7, #8]
 80068ac:	69db      	ldr	r3, [r3, #28]
 80068ae:	2b01      	cmp	r3, #1
 80068b0:	d11d      	bne.n	80068ee <HAL_DAC_ConfigChannel+0x17a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068b8:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	f003 0310 	and.w	r3, r3, #16
 80068c0:	221f      	movs	r2, #31
 80068c2:	fa02 f303 	lsl.w	r3, r2, r3
 80068c6:	43db      	mvns	r3, r3
 80068c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068ca:	4013      	ands	r3, r2
 80068cc:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80068ce:	68bb      	ldr	r3, [r7, #8]
 80068d0:	6a1b      	ldr	r3, [r3, #32]
 80068d2:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	f003 0310 	and.w	r3, r3, #16
 80068da:	697a      	ldr	r2, [r7, #20]
 80068dc:	fa02 f303 	lsl.w	r3, r2, r3
 80068e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068e2:	4313      	orrs	r3, r2
 80068e4:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068ec:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80068f4:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	f003 0310 	and.w	r3, r3, #16
 80068fc:	2207      	movs	r2, #7
 80068fe:	fa02 f303 	lsl.w	r3, r2, r3
 8006902:	43db      	mvns	r3, r3
 8006904:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006906:	4013      	ands	r3, r2
 8006908:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 800690a:	68bb      	ldr	r3, [r7, #8]
 800690c:	699b      	ldr	r3, [r3, #24]
 800690e:	2b01      	cmp	r3, #1
 8006910:	d102      	bne.n	8006918 <HAL_DAC_ConfigChannel+0x1a4>
  {
    connectOnChip = 0x00000000UL;
 8006912:	2300      	movs	r3, #0
 8006914:	623b      	str	r3, [r7, #32]
 8006916:	e00f      	b.n	8006938 <HAL_DAC_ConfigChannel+0x1c4>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8006918:	68bb      	ldr	r3, [r7, #8]
 800691a:	699b      	ldr	r3, [r3, #24]
 800691c:	2b02      	cmp	r3, #2
 800691e:	d102      	bne.n	8006926 <HAL_DAC_ConfigChannel+0x1b2>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8006920:	2301      	movs	r3, #1
 8006922:	623b      	str	r3, [r7, #32]
 8006924:	e008      	b.n	8006938 <HAL_DAC_ConfigChannel+0x1c4>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8006926:	68bb      	ldr	r3, [r7, #8]
 8006928:	695b      	ldr	r3, [r3, #20]
 800692a:	2b00      	cmp	r3, #0
 800692c:	d102      	bne.n	8006934 <HAL_DAC_ConfigChannel+0x1c0>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 800692e:	2301      	movs	r3, #1
 8006930:	623b      	str	r3, [r7, #32]
 8006932:	e001      	b.n	8006938 <HAL_DAC_ConfigChannel+0x1c4>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8006934:	2300      	movs	r3, #0
 8006936:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8006938:	68bb      	ldr	r3, [r7, #8]
 800693a:	689a      	ldr	r2, [r3, #8]
 800693c:	68bb      	ldr	r3, [r7, #8]
 800693e:	695b      	ldr	r3, [r3, #20]
 8006940:	4313      	orrs	r3, r2
 8006942:	6a3a      	ldr	r2, [r7, #32]
 8006944:	4313      	orrs	r3, r2
 8006946:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	f003 0310 	and.w	r3, r3, #16
 800694e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006952:	fa02 f303 	lsl.w	r3, r2, r3
 8006956:	43db      	mvns	r3, r3
 8006958:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800695a:	4013      	ands	r3, r2
 800695c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 800695e:	68bb      	ldr	r3, [r7, #8]
 8006960:	791b      	ldrb	r3, [r3, #4]
 8006962:	2b01      	cmp	r3, #1
 8006964:	d102      	bne.n	800696c <HAL_DAC_ConfigChannel+0x1f8>
 8006966:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800696a:	e000      	b.n	800696e <HAL_DAC_ConfigChannel+0x1fa>
 800696c:	2300      	movs	r3, #0
 800696e:	697a      	ldr	r2, [r7, #20]
 8006970:	4313      	orrs	r3, r2
 8006972:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	f003 0310 	and.w	r3, r3, #16
 800697a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800697e:	fa02 f303 	lsl.w	r3, r2, r3
 8006982:	43db      	mvns	r3, r3
 8006984:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006986:	4013      	ands	r3, r2
 8006988:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 800698a:	68bb      	ldr	r3, [r7, #8]
 800698c:	795b      	ldrb	r3, [r3, #5]
 800698e:	2b01      	cmp	r3, #1
 8006990:	d102      	bne.n	8006998 <HAL_DAC_ConfigChannel+0x224>
 8006992:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006996:	e000      	b.n	800699a <HAL_DAC_ConfigChannel+0x226>
 8006998:	2300      	movs	r3, #0
 800699a:	697a      	ldr	r2, [r7, #20]
 800699c:	4313      	orrs	r3, r2
 800699e:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 80069a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069a2:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80069a6:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 80069a8:	68bb      	ldr	r3, [r7, #8]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	2b02      	cmp	r3, #2
 80069ae:	d114      	bne.n	80069da <HAL_DAC_ConfigChannel+0x266>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 80069b0:	f002 ff7a 	bl	80098a8 <HAL_RCC_GetHCLKFreq>
 80069b4:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 80069b6:	693b      	ldr	r3, [r7, #16]
 80069b8:	4a48      	ldr	r2, [pc, #288]	@ (8006adc <HAL_DAC_ConfigChannel+0x368>)
 80069ba:	4293      	cmp	r3, r2
 80069bc:	d904      	bls.n	80069c8 <HAL_DAC_ConfigChannel+0x254>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 80069be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069c0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80069c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80069c6:	e00f      	b.n	80069e8 <HAL_DAC_ConfigChannel+0x274>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80069c8:	693b      	ldr	r3, [r7, #16]
 80069ca:	4a45      	ldr	r2, [pc, #276]	@ (8006ae0 <HAL_DAC_ConfigChannel+0x36c>)
 80069cc:	4293      	cmp	r3, r2
 80069ce:	d90a      	bls.n	80069e6 <HAL_DAC_ConfigChannel+0x272>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80069d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069d2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80069d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80069d8:	e006      	b.n	80069e8 <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 80069da:	68bb      	ldr	r3, [r7, #8]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80069e0:	4313      	orrs	r3, r2
 80069e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80069e4:	e000      	b.n	80069e8 <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 80069e6:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	f003 0310 	and.w	r3, r3, #16
 80069ee:	697a      	ldr	r2, [r7, #20]
 80069f0:	fa02 f303 	lsl.w	r3, r2, r3
 80069f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80069f6:	4313      	orrs	r3, r2
 80069f8:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a00:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	6819      	ldr	r1, [r3, #0]
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	f003 0310 	and.w	r3, r3, #16
 8006a0e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8006a12:	fa02 f303 	lsl.w	r3, r2, r3
 8006a16:	43da      	mvns	r2, r3
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	400a      	ands	r2, r1
 8006a1e:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	f003 0310 	and.w	r3, r3, #16
 8006a2e:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8006a32:	fa02 f303 	lsl.w	r3, r2, r3
 8006a36:	43db      	mvns	r3, r3
 8006a38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a3a:	4013      	ands	r3, r2
 8006a3c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8006a3e:	68bb      	ldr	r3, [r7, #8]
 8006a40:	68db      	ldr	r3, [r3, #12]
 8006a42:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	f003 0310 	and.w	r3, r3, #16
 8006a4a:	697a      	ldr	r2, [r7, #20]
 8006a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8006a50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a52:	4313      	orrs	r3, r2
 8006a54:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a5c:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	6819      	ldr	r1, [r3, #0]
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	f003 0310 	and.w	r3, r3, #16
 8006a6a:	22c0      	movs	r2, #192	@ 0xc0
 8006a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8006a70:	43da      	mvns	r2, r3
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	400a      	ands	r2, r1
 8006a78:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8006a7a:	68bb      	ldr	r3, [r7, #8]
 8006a7c:	68db      	ldr	r3, [r3, #12]
 8006a7e:	089b      	lsrs	r3, r3, #2
 8006a80:	f003 030f 	and.w	r3, r3, #15
 8006a84:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8006a86:	68bb      	ldr	r3, [r7, #8]
 8006a88:	691b      	ldr	r3, [r3, #16]
 8006a8a:	089b      	lsrs	r3, r3, #2
 8006a8c:	021b      	lsls	r3, r3, #8
 8006a8e:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006a92:	697a      	ldr	r2, [r7, #20]
 8006a94:	4313      	orrs	r3, r2
 8006a96:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	f003 0310 	and.w	r3, r3, #16
 8006aa4:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8006aa8:	fa01 f303 	lsl.w	r3, r1, r3
 8006aac:	43db      	mvns	r3, r3
 8006aae:	ea02 0103 	and.w	r1, r2, r3
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	f003 0310 	and.w	r3, r3, #16
 8006ab8:	697a      	ldr	r2, [r7, #20]
 8006aba:	409a      	lsls	r2, r3
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	430a      	orrs	r2, r1
 8006ac2:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	2201      	movs	r2, #1
 8006ac8:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	2200      	movs	r2, #0
 8006ace:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8006ad0:	7ffb      	ldrb	r3, [r7, #31]
}
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	3728      	adds	r7, #40	@ 0x28
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	bd80      	pop	{r7, pc}
 8006ada:	bf00      	nop
 8006adc:	09896800 	.word	0x09896800
 8006ae0:	04c4b400 	.word	0x04c4b400

08006ae4 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8006ae4:	b480      	push	{r7}
 8006ae6:	b083      	sub	sp, #12
 8006ae8:	af00      	add	r7, sp, #0
 8006aea:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8006aec:	bf00      	nop
 8006aee:	370c      	adds	r7, #12
 8006af0:	46bd      	mov	sp, r7
 8006af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af6:	4770      	bx	lr

08006af8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006af8:	b580      	push	{r7, lr}
 8006afa:	b084      	sub	sp, #16
 8006afc:	af00      	add	r7, sp, #0
 8006afe:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d101      	bne.n	8006b0a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8006b06:	2301      	movs	r3, #1
 8006b08:	e08d      	b.n	8006c26 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	461a      	mov	r2, r3
 8006b10:	4b47      	ldr	r3, [pc, #284]	@ (8006c30 <HAL_DMA_Init+0x138>)
 8006b12:	429a      	cmp	r2, r3
 8006b14:	d80f      	bhi.n	8006b36 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	461a      	mov	r2, r3
 8006b1c:	4b45      	ldr	r3, [pc, #276]	@ (8006c34 <HAL_DMA_Init+0x13c>)
 8006b1e:	4413      	add	r3, r2
 8006b20:	4a45      	ldr	r2, [pc, #276]	@ (8006c38 <HAL_DMA_Init+0x140>)
 8006b22:	fba2 2303 	umull	r2, r3, r2, r3
 8006b26:	091b      	lsrs	r3, r3, #4
 8006b28:	009a      	lsls	r2, r3, #2
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	4a42      	ldr	r2, [pc, #264]	@ (8006c3c <HAL_DMA_Init+0x144>)
 8006b32:	641a      	str	r2, [r3, #64]	@ 0x40
 8006b34:	e00e      	b.n	8006b54 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	461a      	mov	r2, r3
 8006b3c:	4b40      	ldr	r3, [pc, #256]	@ (8006c40 <HAL_DMA_Init+0x148>)
 8006b3e:	4413      	add	r3, r2
 8006b40:	4a3d      	ldr	r2, [pc, #244]	@ (8006c38 <HAL_DMA_Init+0x140>)
 8006b42:	fba2 2303 	umull	r2, r3, r2, r3
 8006b46:	091b      	lsrs	r3, r3, #4
 8006b48:	009a      	lsls	r2, r3, #2
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	4a3c      	ldr	r2, [pc, #240]	@ (8006c44 <HAL_DMA_Init+0x14c>)
 8006b52:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	2202      	movs	r2, #2
 8006b58:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8006b6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b6e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8006b78:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	691b      	ldr	r3, [r3, #16]
 8006b7e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006b84:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	699b      	ldr	r3, [r3, #24]
 8006b8a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006b90:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	6a1b      	ldr	r3, [r3, #32]
 8006b96:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8006b98:	68fa      	ldr	r2, [r7, #12]
 8006b9a:	4313      	orrs	r3, r2
 8006b9c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	68fa      	ldr	r2, [r7, #12]
 8006ba4:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8006ba6:	6878      	ldr	r0, [r7, #4]
 8006ba8:	f000 f9b6 	bl	8006f18 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	689b      	ldr	r3, [r3, #8]
 8006bb0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006bb4:	d102      	bne.n	8006bbc <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	2200      	movs	r2, #0
 8006bba:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	685a      	ldr	r2, [r3, #4]
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006bc4:	b2d2      	uxtb	r2, r2
 8006bc6:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006bcc:	687a      	ldr	r2, [r7, #4]
 8006bce:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006bd0:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	685b      	ldr	r3, [r3, #4]
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d010      	beq.n	8006bfc <HAL_DMA_Init+0x104>
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	685b      	ldr	r3, [r3, #4]
 8006bde:	2b04      	cmp	r3, #4
 8006be0:	d80c      	bhi.n	8006bfc <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8006be2:	6878      	ldr	r0, [r7, #4]
 8006be4:	f000 f9d6 	bl	8006f94 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bec:	2200      	movs	r2, #0
 8006bee:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006bf4:	687a      	ldr	r2, [r7, #4]
 8006bf6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006bf8:	605a      	str	r2, [r3, #4]
 8006bfa:	e008      	b.n	8006c0e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	2200      	movs	r2, #0
 8006c00:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	2200      	movs	r2, #0
 8006c06:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	2200      	movs	r2, #0
 8006c0c:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	2200      	movs	r2, #0
 8006c12:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	2201      	movs	r2, #1
 8006c18:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2200      	movs	r2, #0
 8006c20:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8006c24:	2300      	movs	r3, #0
}
 8006c26:	4618      	mov	r0, r3
 8006c28:	3710      	adds	r7, #16
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	bd80      	pop	{r7, pc}
 8006c2e:	bf00      	nop
 8006c30:	40020407 	.word	0x40020407
 8006c34:	bffdfff8 	.word	0xbffdfff8
 8006c38:	cccccccd 	.word	0xcccccccd
 8006c3c:	40020000 	.word	0x40020000
 8006c40:	bffdfbf8 	.word	0xbffdfbf8
 8006c44:	40020400 	.word	0x40020400

08006c48 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8006c48:	b580      	push	{r7, lr}
 8006c4a:	b086      	sub	sp, #24
 8006c4c:	af00      	add	r7, sp, #0
 8006c4e:	60f8      	str	r0, [r7, #12]
 8006c50:	60b9      	str	r1, [r7, #8]
 8006c52:	607a      	str	r2, [r7, #4]
 8006c54:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006c56:	2300      	movs	r3, #0
 8006c58:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006c60:	2b01      	cmp	r3, #1
 8006c62:	d101      	bne.n	8006c68 <HAL_DMA_Start_IT+0x20>
 8006c64:	2302      	movs	r3, #2
 8006c66:	e066      	b.n	8006d36 <HAL_DMA_Start_IT+0xee>
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	2201      	movs	r2, #1
 8006c6c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006c76:	b2db      	uxtb	r3, r3
 8006c78:	2b01      	cmp	r3, #1
 8006c7a:	d155      	bne.n	8006d28 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	2202      	movs	r2, #2
 8006c80:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	2200      	movs	r2, #0
 8006c88:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	681a      	ldr	r2, [r3, #0]
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	f022 0201 	bic.w	r2, r2, #1
 8006c98:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006c9a:	683b      	ldr	r3, [r7, #0]
 8006c9c:	687a      	ldr	r2, [r7, #4]
 8006c9e:	68b9      	ldr	r1, [r7, #8]
 8006ca0:	68f8      	ldr	r0, [r7, #12]
 8006ca2:	f000 f8fb 	bl	8006e9c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d008      	beq.n	8006cc0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	681a      	ldr	r2, [r3, #0]
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	f042 020e 	orr.w	r2, r2, #14
 8006cbc:	601a      	str	r2, [r3, #0]
 8006cbe:	e00f      	b.n	8006ce0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	681a      	ldr	r2, [r3, #0]
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	f022 0204 	bic.w	r2, r2, #4
 8006cce:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	681a      	ldr	r2, [r3, #0]
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	f042 020a 	orr.w	r2, r2, #10
 8006cde:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d007      	beq.n	8006cfe <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006cf2:	681a      	ldr	r2, [r3, #0]
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006cf8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006cfc:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d007      	beq.n	8006d16 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d0a:	681a      	ldr	r2, [r3, #0]
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d10:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006d14:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	681a      	ldr	r2, [r3, #0]
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	f042 0201 	orr.w	r2, r2, #1
 8006d24:	601a      	str	r2, [r3, #0]
 8006d26:	e005      	b.n	8006d34 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	2200      	movs	r2, #0
 8006d2c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8006d30:	2302      	movs	r3, #2
 8006d32:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8006d34:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d36:	4618      	mov	r0, r3
 8006d38:	3718      	adds	r7, #24
 8006d3a:	46bd      	mov	sp, r7
 8006d3c:	bd80      	pop	{r7, pc}

08006d3e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006d3e:	b580      	push	{r7, lr}
 8006d40:	b084      	sub	sp, #16
 8006d42:	af00      	add	r7, sp, #0
 8006d44:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d5a:	f003 031f 	and.w	r3, r3, #31
 8006d5e:	2204      	movs	r2, #4
 8006d60:	409a      	lsls	r2, r3
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	4013      	ands	r3, r2
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d026      	beq.n	8006db8 <HAL_DMA_IRQHandler+0x7a>
 8006d6a:	68bb      	ldr	r3, [r7, #8]
 8006d6c:	f003 0304 	and.w	r3, r3, #4
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d021      	beq.n	8006db8 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	f003 0320 	and.w	r3, r3, #32
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d107      	bne.n	8006d92 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	681a      	ldr	r2, [r3, #0]
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f022 0204 	bic.w	r2, r2, #4
 8006d90:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d96:	f003 021f 	and.w	r2, r3, #31
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d9e:	2104      	movs	r1, #4
 8006da0:	fa01 f202 	lsl.w	r2, r1, r2
 8006da4:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d071      	beq.n	8006e92 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006db2:	6878      	ldr	r0, [r7, #4]
 8006db4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8006db6:	e06c      	b.n	8006e92 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006dbc:	f003 031f 	and.w	r3, r3, #31
 8006dc0:	2202      	movs	r2, #2
 8006dc2:	409a      	lsls	r2, r3
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	4013      	ands	r3, r2
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d02e      	beq.n	8006e2a <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8006dcc:	68bb      	ldr	r3, [r7, #8]
 8006dce:	f003 0302 	and.w	r3, r3, #2
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d029      	beq.n	8006e2a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	f003 0320 	and.w	r3, r3, #32
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d10b      	bne.n	8006dfc <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	681a      	ldr	r2, [r3, #0]
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	f022 020a 	bic.w	r2, r2, #10
 8006df2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2201      	movs	r2, #1
 8006df8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e00:	f003 021f 	and.w	r2, r3, #31
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e08:	2102      	movs	r1, #2
 8006e0a:	fa01 f202 	lsl.w	r2, r1, r2
 8006e0e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	2200      	movs	r2, #0
 8006e14:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d038      	beq.n	8006e92 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e24:	6878      	ldr	r0, [r7, #4]
 8006e26:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8006e28:	e033      	b.n	8006e92 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e2e:	f003 031f 	and.w	r3, r3, #31
 8006e32:	2208      	movs	r2, #8
 8006e34:	409a      	lsls	r2, r3
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	4013      	ands	r3, r2
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d02a      	beq.n	8006e94 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8006e3e:	68bb      	ldr	r3, [r7, #8]
 8006e40:	f003 0308 	and.w	r3, r3, #8
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d025      	beq.n	8006e94 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	681a      	ldr	r2, [r3, #0]
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	f022 020e 	bic.w	r2, r2, #14
 8006e56:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e5c:	f003 021f 	and.w	r2, r3, #31
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e64:	2101      	movs	r1, #1
 8006e66:	fa01 f202 	lsl.w	r2, r1, r2
 8006e6a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	2201      	movs	r2, #1
 8006e70:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	2201      	movs	r2, #1
 8006e76:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	2200      	movs	r2, #0
 8006e7e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d004      	beq.n	8006e94 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e8e:	6878      	ldr	r0, [r7, #4]
 8006e90:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8006e92:	bf00      	nop
 8006e94:	bf00      	nop
}
 8006e96:	3710      	adds	r7, #16
 8006e98:	46bd      	mov	sp, r7
 8006e9a:	bd80      	pop	{r7, pc}

08006e9c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006e9c:	b480      	push	{r7}
 8006e9e:	b085      	sub	sp, #20
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	60f8      	str	r0, [r7, #12]
 8006ea4:	60b9      	str	r1, [r7, #8]
 8006ea6:	607a      	str	r2, [r7, #4]
 8006ea8:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006eae:	68fa      	ldr	r2, [r7, #12]
 8006eb0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006eb2:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d004      	beq.n	8006ec6 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ec0:	68fa      	ldr	r2, [r7, #12]
 8006ec2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006ec4:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006eca:	f003 021f 	and.w	r2, r3, #31
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ed2:	2101      	movs	r1, #1
 8006ed4:	fa01 f202 	lsl.w	r2, r1, r2
 8006ed8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	683a      	ldr	r2, [r7, #0]
 8006ee0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	689b      	ldr	r3, [r3, #8]
 8006ee6:	2b10      	cmp	r3, #16
 8006ee8:	d108      	bne.n	8006efc <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	687a      	ldr	r2, [r7, #4]
 8006ef0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	68ba      	ldr	r2, [r7, #8]
 8006ef8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8006efa:	e007      	b.n	8006f0c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	68ba      	ldr	r2, [r7, #8]
 8006f02:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	687a      	ldr	r2, [r7, #4]
 8006f0a:	60da      	str	r2, [r3, #12]
}
 8006f0c:	bf00      	nop
 8006f0e:	3714      	adds	r7, #20
 8006f10:	46bd      	mov	sp, r7
 8006f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f16:	4770      	bx	lr

08006f18 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006f18:	b480      	push	{r7}
 8006f1a:	b087      	sub	sp, #28
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	461a      	mov	r2, r3
 8006f26:	4b16      	ldr	r3, [pc, #88]	@ (8006f80 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8006f28:	429a      	cmp	r2, r3
 8006f2a:	d802      	bhi.n	8006f32 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8006f2c:	4b15      	ldr	r3, [pc, #84]	@ (8006f84 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8006f2e:	617b      	str	r3, [r7, #20]
 8006f30:	e001      	b.n	8006f36 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8006f32:	4b15      	ldr	r3, [pc, #84]	@ (8006f88 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8006f34:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8006f36:	697b      	ldr	r3, [r7, #20]
 8006f38:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	b2db      	uxtb	r3, r3
 8006f40:	3b08      	subs	r3, #8
 8006f42:	4a12      	ldr	r2, [pc, #72]	@ (8006f8c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8006f44:	fba2 2303 	umull	r2, r3, r2, r3
 8006f48:	091b      	lsrs	r3, r3, #4
 8006f4a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f50:	089b      	lsrs	r3, r3, #2
 8006f52:	009a      	lsls	r2, r3, #2
 8006f54:	693b      	ldr	r3, [r7, #16]
 8006f56:	4413      	add	r3, r2
 8006f58:	461a      	mov	r2, r3
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	4a0b      	ldr	r2, [pc, #44]	@ (8006f90 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8006f62:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	f003 031f 	and.w	r3, r3, #31
 8006f6a:	2201      	movs	r2, #1
 8006f6c:	409a      	lsls	r2, r3
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8006f72:	bf00      	nop
 8006f74:	371c      	adds	r7, #28
 8006f76:	46bd      	mov	sp, r7
 8006f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7c:	4770      	bx	lr
 8006f7e:	bf00      	nop
 8006f80:	40020407 	.word	0x40020407
 8006f84:	40020800 	.word	0x40020800
 8006f88:	40020820 	.word	0x40020820
 8006f8c:	cccccccd 	.word	0xcccccccd
 8006f90:	40020880 	.word	0x40020880

08006f94 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006f94:	b480      	push	{r7}
 8006f96:	b085      	sub	sp, #20
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	685b      	ldr	r3, [r3, #4]
 8006fa0:	b2db      	uxtb	r3, r3
 8006fa2:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006fa4:	68fa      	ldr	r2, [r7, #12]
 8006fa6:	4b0b      	ldr	r3, [pc, #44]	@ (8006fd4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8006fa8:	4413      	add	r3, r2
 8006faa:	009b      	lsls	r3, r3, #2
 8006fac:	461a      	mov	r2, r3
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	4a08      	ldr	r2, [pc, #32]	@ (8006fd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8006fb6:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	3b01      	subs	r3, #1
 8006fbc:	f003 031f 	and.w	r3, r3, #31
 8006fc0:	2201      	movs	r2, #1
 8006fc2:	409a      	lsls	r2, r3
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8006fc8:	bf00      	nop
 8006fca:	3714      	adds	r7, #20
 8006fcc:	46bd      	mov	sp, r7
 8006fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd2:	4770      	bx	lr
 8006fd4:	1000823f 	.word	0x1000823f
 8006fd8:	40020940 	.word	0x40020940

08006fdc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006fdc:	b480      	push	{r7}
 8006fde:	b087      	sub	sp, #28
 8006fe0:	af00      	add	r7, sp, #0
 8006fe2:	6078      	str	r0, [r7, #4]
 8006fe4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006fe6:	2300      	movs	r3, #0
 8006fe8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006fea:	e15a      	b.n	80072a2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006fec:	683b      	ldr	r3, [r7, #0]
 8006fee:	681a      	ldr	r2, [r3, #0]
 8006ff0:	2101      	movs	r1, #1
 8006ff2:	697b      	ldr	r3, [r7, #20]
 8006ff4:	fa01 f303 	lsl.w	r3, r1, r3
 8006ff8:	4013      	ands	r3, r2
 8006ffa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	f000 814c 	beq.w	800729c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8007004:	683b      	ldr	r3, [r7, #0]
 8007006:	685b      	ldr	r3, [r3, #4]
 8007008:	f003 0303 	and.w	r3, r3, #3
 800700c:	2b01      	cmp	r3, #1
 800700e:	d005      	beq.n	800701c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007010:	683b      	ldr	r3, [r7, #0]
 8007012:	685b      	ldr	r3, [r3, #4]
 8007014:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8007018:	2b02      	cmp	r3, #2
 800701a:	d130      	bne.n	800707e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	689b      	ldr	r3, [r3, #8]
 8007020:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007022:	697b      	ldr	r3, [r7, #20]
 8007024:	005b      	lsls	r3, r3, #1
 8007026:	2203      	movs	r2, #3
 8007028:	fa02 f303 	lsl.w	r3, r2, r3
 800702c:	43db      	mvns	r3, r3
 800702e:	693a      	ldr	r2, [r7, #16]
 8007030:	4013      	ands	r3, r2
 8007032:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007034:	683b      	ldr	r3, [r7, #0]
 8007036:	68da      	ldr	r2, [r3, #12]
 8007038:	697b      	ldr	r3, [r7, #20]
 800703a:	005b      	lsls	r3, r3, #1
 800703c:	fa02 f303 	lsl.w	r3, r2, r3
 8007040:	693a      	ldr	r2, [r7, #16]
 8007042:	4313      	orrs	r3, r2
 8007044:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	693a      	ldr	r2, [r7, #16]
 800704a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	685b      	ldr	r3, [r3, #4]
 8007050:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007052:	2201      	movs	r2, #1
 8007054:	697b      	ldr	r3, [r7, #20]
 8007056:	fa02 f303 	lsl.w	r3, r2, r3
 800705a:	43db      	mvns	r3, r3
 800705c:	693a      	ldr	r2, [r7, #16]
 800705e:	4013      	ands	r3, r2
 8007060:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	685b      	ldr	r3, [r3, #4]
 8007066:	091b      	lsrs	r3, r3, #4
 8007068:	f003 0201 	and.w	r2, r3, #1
 800706c:	697b      	ldr	r3, [r7, #20]
 800706e:	fa02 f303 	lsl.w	r3, r2, r3
 8007072:	693a      	ldr	r2, [r7, #16]
 8007074:	4313      	orrs	r3, r2
 8007076:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	693a      	ldr	r2, [r7, #16]
 800707c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800707e:	683b      	ldr	r3, [r7, #0]
 8007080:	685b      	ldr	r3, [r3, #4]
 8007082:	f003 0303 	and.w	r3, r3, #3
 8007086:	2b03      	cmp	r3, #3
 8007088:	d017      	beq.n	80070ba <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	68db      	ldr	r3, [r3, #12]
 800708e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007090:	697b      	ldr	r3, [r7, #20]
 8007092:	005b      	lsls	r3, r3, #1
 8007094:	2203      	movs	r2, #3
 8007096:	fa02 f303 	lsl.w	r3, r2, r3
 800709a:	43db      	mvns	r3, r3
 800709c:	693a      	ldr	r2, [r7, #16]
 800709e:	4013      	ands	r3, r2
 80070a0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80070a2:	683b      	ldr	r3, [r7, #0]
 80070a4:	689a      	ldr	r2, [r3, #8]
 80070a6:	697b      	ldr	r3, [r7, #20]
 80070a8:	005b      	lsls	r3, r3, #1
 80070aa:	fa02 f303 	lsl.w	r3, r2, r3
 80070ae:	693a      	ldr	r2, [r7, #16]
 80070b0:	4313      	orrs	r3, r2
 80070b2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	693a      	ldr	r2, [r7, #16]
 80070b8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80070ba:	683b      	ldr	r3, [r7, #0]
 80070bc:	685b      	ldr	r3, [r3, #4]
 80070be:	f003 0303 	and.w	r3, r3, #3
 80070c2:	2b02      	cmp	r3, #2
 80070c4:	d123      	bne.n	800710e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80070c6:	697b      	ldr	r3, [r7, #20]
 80070c8:	08da      	lsrs	r2, r3, #3
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	3208      	adds	r2, #8
 80070ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80070d2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80070d4:	697b      	ldr	r3, [r7, #20]
 80070d6:	f003 0307 	and.w	r3, r3, #7
 80070da:	009b      	lsls	r3, r3, #2
 80070dc:	220f      	movs	r2, #15
 80070de:	fa02 f303 	lsl.w	r3, r2, r3
 80070e2:	43db      	mvns	r3, r3
 80070e4:	693a      	ldr	r2, [r7, #16]
 80070e6:	4013      	ands	r3, r2
 80070e8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80070ea:	683b      	ldr	r3, [r7, #0]
 80070ec:	691a      	ldr	r2, [r3, #16]
 80070ee:	697b      	ldr	r3, [r7, #20]
 80070f0:	f003 0307 	and.w	r3, r3, #7
 80070f4:	009b      	lsls	r3, r3, #2
 80070f6:	fa02 f303 	lsl.w	r3, r2, r3
 80070fa:	693a      	ldr	r2, [r7, #16]
 80070fc:	4313      	orrs	r3, r2
 80070fe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8007100:	697b      	ldr	r3, [r7, #20]
 8007102:	08da      	lsrs	r2, r3, #3
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	3208      	adds	r2, #8
 8007108:	6939      	ldr	r1, [r7, #16]
 800710a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8007114:	697b      	ldr	r3, [r7, #20]
 8007116:	005b      	lsls	r3, r3, #1
 8007118:	2203      	movs	r2, #3
 800711a:	fa02 f303 	lsl.w	r3, r2, r3
 800711e:	43db      	mvns	r3, r3
 8007120:	693a      	ldr	r2, [r7, #16]
 8007122:	4013      	ands	r3, r2
 8007124:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007126:	683b      	ldr	r3, [r7, #0]
 8007128:	685b      	ldr	r3, [r3, #4]
 800712a:	f003 0203 	and.w	r2, r3, #3
 800712e:	697b      	ldr	r3, [r7, #20]
 8007130:	005b      	lsls	r3, r3, #1
 8007132:	fa02 f303 	lsl.w	r3, r2, r3
 8007136:	693a      	ldr	r2, [r7, #16]
 8007138:	4313      	orrs	r3, r2
 800713a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	693a      	ldr	r2, [r7, #16]
 8007140:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007142:	683b      	ldr	r3, [r7, #0]
 8007144:	685b      	ldr	r3, [r3, #4]
 8007146:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800714a:	2b00      	cmp	r3, #0
 800714c:	f000 80a6 	beq.w	800729c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007150:	4b5b      	ldr	r3, [pc, #364]	@ (80072c0 <HAL_GPIO_Init+0x2e4>)
 8007152:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007154:	4a5a      	ldr	r2, [pc, #360]	@ (80072c0 <HAL_GPIO_Init+0x2e4>)
 8007156:	f043 0301 	orr.w	r3, r3, #1
 800715a:	6613      	str	r3, [r2, #96]	@ 0x60
 800715c:	4b58      	ldr	r3, [pc, #352]	@ (80072c0 <HAL_GPIO_Init+0x2e4>)
 800715e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007160:	f003 0301 	and.w	r3, r3, #1
 8007164:	60bb      	str	r3, [r7, #8]
 8007166:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007168:	4a56      	ldr	r2, [pc, #344]	@ (80072c4 <HAL_GPIO_Init+0x2e8>)
 800716a:	697b      	ldr	r3, [r7, #20]
 800716c:	089b      	lsrs	r3, r3, #2
 800716e:	3302      	adds	r3, #2
 8007170:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007174:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007176:	697b      	ldr	r3, [r7, #20]
 8007178:	f003 0303 	and.w	r3, r3, #3
 800717c:	009b      	lsls	r3, r3, #2
 800717e:	220f      	movs	r2, #15
 8007180:	fa02 f303 	lsl.w	r3, r2, r3
 8007184:	43db      	mvns	r3, r3
 8007186:	693a      	ldr	r2, [r7, #16]
 8007188:	4013      	ands	r3, r2
 800718a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8007192:	d01f      	beq.n	80071d4 <HAL_GPIO_Init+0x1f8>
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	4a4c      	ldr	r2, [pc, #304]	@ (80072c8 <HAL_GPIO_Init+0x2ec>)
 8007198:	4293      	cmp	r3, r2
 800719a:	d019      	beq.n	80071d0 <HAL_GPIO_Init+0x1f4>
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	4a4b      	ldr	r2, [pc, #300]	@ (80072cc <HAL_GPIO_Init+0x2f0>)
 80071a0:	4293      	cmp	r3, r2
 80071a2:	d013      	beq.n	80071cc <HAL_GPIO_Init+0x1f0>
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	4a4a      	ldr	r2, [pc, #296]	@ (80072d0 <HAL_GPIO_Init+0x2f4>)
 80071a8:	4293      	cmp	r3, r2
 80071aa:	d00d      	beq.n	80071c8 <HAL_GPIO_Init+0x1ec>
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	4a49      	ldr	r2, [pc, #292]	@ (80072d4 <HAL_GPIO_Init+0x2f8>)
 80071b0:	4293      	cmp	r3, r2
 80071b2:	d007      	beq.n	80071c4 <HAL_GPIO_Init+0x1e8>
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	4a48      	ldr	r2, [pc, #288]	@ (80072d8 <HAL_GPIO_Init+0x2fc>)
 80071b8:	4293      	cmp	r3, r2
 80071ba:	d101      	bne.n	80071c0 <HAL_GPIO_Init+0x1e4>
 80071bc:	2305      	movs	r3, #5
 80071be:	e00a      	b.n	80071d6 <HAL_GPIO_Init+0x1fa>
 80071c0:	2306      	movs	r3, #6
 80071c2:	e008      	b.n	80071d6 <HAL_GPIO_Init+0x1fa>
 80071c4:	2304      	movs	r3, #4
 80071c6:	e006      	b.n	80071d6 <HAL_GPIO_Init+0x1fa>
 80071c8:	2303      	movs	r3, #3
 80071ca:	e004      	b.n	80071d6 <HAL_GPIO_Init+0x1fa>
 80071cc:	2302      	movs	r3, #2
 80071ce:	e002      	b.n	80071d6 <HAL_GPIO_Init+0x1fa>
 80071d0:	2301      	movs	r3, #1
 80071d2:	e000      	b.n	80071d6 <HAL_GPIO_Init+0x1fa>
 80071d4:	2300      	movs	r3, #0
 80071d6:	697a      	ldr	r2, [r7, #20]
 80071d8:	f002 0203 	and.w	r2, r2, #3
 80071dc:	0092      	lsls	r2, r2, #2
 80071de:	4093      	lsls	r3, r2
 80071e0:	693a      	ldr	r2, [r7, #16]
 80071e2:	4313      	orrs	r3, r2
 80071e4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80071e6:	4937      	ldr	r1, [pc, #220]	@ (80072c4 <HAL_GPIO_Init+0x2e8>)
 80071e8:	697b      	ldr	r3, [r7, #20]
 80071ea:	089b      	lsrs	r3, r3, #2
 80071ec:	3302      	adds	r3, #2
 80071ee:	693a      	ldr	r2, [r7, #16]
 80071f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80071f4:	4b39      	ldr	r3, [pc, #228]	@ (80072dc <HAL_GPIO_Init+0x300>)
 80071f6:	689b      	ldr	r3, [r3, #8]
 80071f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	43db      	mvns	r3, r3
 80071fe:	693a      	ldr	r2, [r7, #16]
 8007200:	4013      	ands	r3, r2
 8007202:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007204:	683b      	ldr	r3, [r7, #0]
 8007206:	685b      	ldr	r3, [r3, #4]
 8007208:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800720c:	2b00      	cmp	r3, #0
 800720e:	d003      	beq.n	8007218 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8007210:	693a      	ldr	r2, [r7, #16]
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	4313      	orrs	r3, r2
 8007216:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8007218:	4a30      	ldr	r2, [pc, #192]	@ (80072dc <HAL_GPIO_Init+0x300>)
 800721a:	693b      	ldr	r3, [r7, #16]
 800721c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800721e:	4b2f      	ldr	r3, [pc, #188]	@ (80072dc <HAL_GPIO_Init+0x300>)
 8007220:	68db      	ldr	r3, [r3, #12]
 8007222:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	43db      	mvns	r3, r3
 8007228:	693a      	ldr	r2, [r7, #16]
 800722a:	4013      	ands	r3, r2
 800722c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800722e:	683b      	ldr	r3, [r7, #0]
 8007230:	685b      	ldr	r3, [r3, #4]
 8007232:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007236:	2b00      	cmp	r3, #0
 8007238:	d003      	beq.n	8007242 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800723a:	693a      	ldr	r2, [r7, #16]
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	4313      	orrs	r3, r2
 8007240:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8007242:	4a26      	ldr	r2, [pc, #152]	@ (80072dc <HAL_GPIO_Init+0x300>)
 8007244:	693b      	ldr	r3, [r7, #16]
 8007246:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8007248:	4b24      	ldr	r3, [pc, #144]	@ (80072dc <HAL_GPIO_Init+0x300>)
 800724a:	685b      	ldr	r3, [r3, #4]
 800724c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	43db      	mvns	r3, r3
 8007252:	693a      	ldr	r2, [r7, #16]
 8007254:	4013      	ands	r3, r2
 8007256:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007258:	683b      	ldr	r3, [r7, #0]
 800725a:	685b      	ldr	r3, [r3, #4]
 800725c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007260:	2b00      	cmp	r3, #0
 8007262:	d003      	beq.n	800726c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8007264:	693a      	ldr	r2, [r7, #16]
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	4313      	orrs	r3, r2
 800726a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800726c:	4a1b      	ldr	r2, [pc, #108]	@ (80072dc <HAL_GPIO_Init+0x300>)
 800726e:	693b      	ldr	r3, [r7, #16]
 8007270:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8007272:	4b1a      	ldr	r3, [pc, #104]	@ (80072dc <HAL_GPIO_Init+0x300>)
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	43db      	mvns	r3, r3
 800727c:	693a      	ldr	r2, [r7, #16]
 800727e:	4013      	ands	r3, r2
 8007280:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007282:	683b      	ldr	r3, [r7, #0]
 8007284:	685b      	ldr	r3, [r3, #4]
 8007286:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800728a:	2b00      	cmp	r3, #0
 800728c:	d003      	beq.n	8007296 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800728e:	693a      	ldr	r2, [r7, #16]
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	4313      	orrs	r3, r2
 8007294:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8007296:	4a11      	ldr	r2, [pc, #68]	@ (80072dc <HAL_GPIO_Init+0x300>)
 8007298:	693b      	ldr	r3, [r7, #16]
 800729a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800729c:	697b      	ldr	r3, [r7, #20]
 800729e:	3301      	adds	r3, #1
 80072a0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80072a2:	683b      	ldr	r3, [r7, #0]
 80072a4:	681a      	ldr	r2, [r3, #0]
 80072a6:	697b      	ldr	r3, [r7, #20]
 80072a8:	fa22 f303 	lsr.w	r3, r2, r3
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	f47f ae9d 	bne.w	8006fec <HAL_GPIO_Init+0x10>
  }
}
 80072b2:	bf00      	nop
 80072b4:	bf00      	nop
 80072b6:	371c      	adds	r7, #28
 80072b8:	46bd      	mov	sp, r7
 80072ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072be:	4770      	bx	lr
 80072c0:	40021000 	.word	0x40021000
 80072c4:	40010000 	.word	0x40010000
 80072c8:	48000400 	.word	0x48000400
 80072cc:	48000800 	.word	0x48000800
 80072d0:	48000c00 	.word	0x48000c00
 80072d4:	48001000 	.word	0x48001000
 80072d8:	48001400 	.word	0x48001400
 80072dc:	40010400 	.word	0x40010400

080072e0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80072e0:	b480      	push	{r7}
 80072e2:	b085      	sub	sp, #20
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	6078      	str	r0, [r7, #4]
 80072e8:	460b      	mov	r3, r1
 80072ea:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	691a      	ldr	r2, [r3, #16]
 80072f0:	887b      	ldrh	r3, [r7, #2]
 80072f2:	4013      	ands	r3, r2
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d002      	beq.n	80072fe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80072f8:	2301      	movs	r3, #1
 80072fa:	73fb      	strb	r3, [r7, #15]
 80072fc:	e001      	b.n	8007302 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80072fe:	2300      	movs	r3, #0
 8007300:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007302:	7bfb      	ldrb	r3, [r7, #15]
}
 8007304:	4618      	mov	r0, r3
 8007306:	3714      	adds	r7, #20
 8007308:	46bd      	mov	sp, r7
 800730a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730e:	4770      	bx	lr

08007310 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007310:	b480      	push	{r7}
 8007312:	b083      	sub	sp, #12
 8007314:	af00      	add	r7, sp, #0
 8007316:	6078      	str	r0, [r7, #4]
 8007318:	460b      	mov	r3, r1
 800731a:	807b      	strh	r3, [r7, #2]
 800731c:	4613      	mov	r3, r2
 800731e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007320:	787b      	ldrb	r3, [r7, #1]
 8007322:	2b00      	cmp	r3, #0
 8007324:	d003      	beq.n	800732e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8007326:	887a      	ldrh	r2, [r7, #2]
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800732c:	e002      	b.n	8007334 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800732e:	887a      	ldrh	r2, [r7, #2]
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8007334:	bf00      	nop
 8007336:	370c      	adds	r7, #12
 8007338:	46bd      	mov	sp, r7
 800733a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733e:	4770      	bx	lr

08007340 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007340:	b480      	push	{r7}
 8007342:	b085      	sub	sp, #20
 8007344:	af00      	add	r7, sp, #0
 8007346:	6078      	str	r0, [r7, #4]
 8007348:	460b      	mov	r3, r1
 800734a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	695b      	ldr	r3, [r3, #20]
 8007350:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8007352:	887a      	ldrh	r2, [r7, #2]
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	4013      	ands	r3, r2
 8007358:	041a      	lsls	r2, r3, #16
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	43d9      	mvns	r1, r3
 800735e:	887b      	ldrh	r3, [r7, #2]
 8007360:	400b      	ands	r3, r1
 8007362:	431a      	orrs	r2, r3
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	619a      	str	r2, [r3, #24]
}
 8007368:	bf00      	nop
 800736a:	3714      	adds	r7, #20
 800736c:	46bd      	mov	sp, r7
 800736e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007372:	4770      	bx	lr

08007374 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8007374:	b580      	push	{r7, lr}
 8007376:	b084      	sub	sp, #16
 8007378:	af00      	add	r7, sp, #0
 800737a:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	2b00      	cmp	r3, #0
 8007380:	d101      	bne.n	8007386 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8007382:	2301      	movs	r3, #1
 8007384:	e0c0      	b.n	8007508 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 800738c:	b2db      	uxtb	r3, r3
 800738e:	2b00      	cmp	r3, #0
 8007390:	d106      	bne.n	80073a0 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	2200      	movs	r2, #0
 8007396:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800739a:	6878      	ldr	r0, [r7, #4]
 800739c:	f009 fabe 	bl	801091c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	2203      	movs	r2, #3
 80073a4:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	4618      	mov	r0, r3
 80073ae:	f005 f8f2 	bl	800c596 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80073b2:	2300      	movs	r3, #0
 80073b4:	73fb      	strb	r3, [r7, #15]
 80073b6:	e03e      	b.n	8007436 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80073b8:	7bfa      	ldrb	r2, [r7, #15]
 80073ba:	6879      	ldr	r1, [r7, #4]
 80073bc:	4613      	mov	r3, r2
 80073be:	009b      	lsls	r3, r3, #2
 80073c0:	4413      	add	r3, r2
 80073c2:	00db      	lsls	r3, r3, #3
 80073c4:	440b      	add	r3, r1
 80073c6:	3311      	adds	r3, #17
 80073c8:	2201      	movs	r2, #1
 80073ca:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80073cc:	7bfa      	ldrb	r2, [r7, #15]
 80073ce:	6879      	ldr	r1, [r7, #4]
 80073d0:	4613      	mov	r3, r2
 80073d2:	009b      	lsls	r3, r3, #2
 80073d4:	4413      	add	r3, r2
 80073d6:	00db      	lsls	r3, r3, #3
 80073d8:	440b      	add	r3, r1
 80073da:	3310      	adds	r3, #16
 80073dc:	7bfa      	ldrb	r2, [r7, #15]
 80073de:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80073e0:	7bfa      	ldrb	r2, [r7, #15]
 80073e2:	6879      	ldr	r1, [r7, #4]
 80073e4:	4613      	mov	r3, r2
 80073e6:	009b      	lsls	r3, r3, #2
 80073e8:	4413      	add	r3, r2
 80073ea:	00db      	lsls	r3, r3, #3
 80073ec:	440b      	add	r3, r1
 80073ee:	3313      	adds	r3, #19
 80073f0:	2200      	movs	r2, #0
 80073f2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80073f4:	7bfa      	ldrb	r2, [r7, #15]
 80073f6:	6879      	ldr	r1, [r7, #4]
 80073f8:	4613      	mov	r3, r2
 80073fa:	009b      	lsls	r3, r3, #2
 80073fc:	4413      	add	r3, r2
 80073fe:	00db      	lsls	r3, r3, #3
 8007400:	440b      	add	r3, r1
 8007402:	3320      	adds	r3, #32
 8007404:	2200      	movs	r2, #0
 8007406:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8007408:	7bfa      	ldrb	r2, [r7, #15]
 800740a:	6879      	ldr	r1, [r7, #4]
 800740c:	4613      	mov	r3, r2
 800740e:	009b      	lsls	r3, r3, #2
 8007410:	4413      	add	r3, r2
 8007412:	00db      	lsls	r3, r3, #3
 8007414:	440b      	add	r3, r1
 8007416:	3324      	adds	r3, #36	@ 0x24
 8007418:	2200      	movs	r2, #0
 800741a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800741c:	7bfb      	ldrb	r3, [r7, #15]
 800741e:	6879      	ldr	r1, [r7, #4]
 8007420:	1c5a      	adds	r2, r3, #1
 8007422:	4613      	mov	r3, r2
 8007424:	009b      	lsls	r3, r3, #2
 8007426:	4413      	add	r3, r2
 8007428:	00db      	lsls	r3, r3, #3
 800742a:	440b      	add	r3, r1
 800742c:	2200      	movs	r2, #0
 800742e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007430:	7bfb      	ldrb	r3, [r7, #15]
 8007432:	3301      	adds	r3, #1
 8007434:	73fb      	strb	r3, [r7, #15]
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	791b      	ldrb	r3, [r3, #4]
 800743a:	7bfa      	ldrb	r2, [r7, #15]
 800743c:	429a      	cmp	r2, r3
 800743e:	d3bb      	bcc.n	80073b8 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007440:	2300      	movs	r3, #0
 8007442:	73fb      	strb	r3, [r7, #15]
 8007444:	e044      	b.n	80074d0 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8007446:	7bfa      	ldrb	r2, [r7, #15]
 8007448:	6879      	ldr	r1, [r7, #4]
 800744a:	4613      	mov	r3, r2
 800744c:	009b      	lsls	r3, r3, #2
 800744e:	4413      	add	r3, r2
 8007450:	00db      	lsls	r3, r3, #3
 8007452:	440b      	add	r3, r1
 8007454:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8007458:	2200      	movs	r2, #0
 800745a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800745c:	7bfa      	ldrb	r2, [r7, #15]
 800745e:	6879      	ldr	r1, [r7, #4]
 8007460:	4613      	mov	r3, r2
 8007462:	009b      	lsls	r3, r3, #2
 8007464:	4413      	add	r3, r2
 8007466:	00db      	lsls	r3, r3, #3
 8007468:	440b      	add	r3, r1
 800746a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800746e:	7bfa      	ldrb	r2, [r7, #15]
 8007470:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8007472:	7bfa      	ldrb	r2, [r7, #15]
 8007474:	6879      	ldr	r1, [r7, #4]
 8007476:	4613      	mov	r3, r2
 8007478:	009b      	lsls	r3, r3, #2
 800747a:	4413      	add	r3, r2
 800747c:	00db      	lsls	r3, r3, #3
 800747e:	440b      	add	r3, r1
 8007480:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8007484:	2200      	movs	r2, #0
 8007486:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8007488:	7bfa      	ldrb	r2, [r7, #15]
 800748a:	6879      	ldr	r1, [r7, #4]
 800748c:	4613      	mov	r3, r2
 800748e:	009b      	lsls	r3, r3, #2
 8007490:	4413      	add	r3, r2
 8007492:	00db      	lsls	r3, r3, #3
 8007494:	440b      	add	r3, r1
 8007496:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 800749a:	2200      	movs	r2, #0
 800749c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800749e:	7bfa      	ldrb	r2, [r7, #15]
 80074a0:	6879      	ldr	r1, [r7, #4]
 80074a2:	4613      	mov	r3, r2
 80074a4:	009b      	lsls	r3, r3, #2
 80074a6:	4413      	add	r3, r2
 80074a8:	00db      	lsls	r3, r3, #3
 80074aa:	440b      	add	r3, r1
 80074ac:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80074b0:	2200      	movs	r2, #0
 80074b2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80074b4:	7bfa      	ldrb	r2, [r7, #15]
 80074b6:	6879      	ldr	r1, [r7, #4]
 80074b8:	4613      	mov	r3, r2
 80074ba:	009b      	lsls	r3, r3, #2
 80074bc:	4413      	add	r3, r2
 80074be:	00db      	lsls	r3, r3, #3
 80074c0:	440b      	add	r3, r1
 80074c2:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 80074c6:	2200      	movs	r2, #0
 80074c8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80074ca:	7bfb      	ldrb	r3, [r7, #15]
 80074cc:	3301      	adds	r3, #1
 80074ce:	73fb      	strb	r3, [r7, #15]
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	791b      	ldrb	r3, [r3, #4]
 80074d4:	7bfa      	ldrb	r2, [r7, #15]
 80074d6:	429a      	cmp	r2, r3
 80074d8:	d3b5      	bcc.n	8007446 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	6818      	ldr	r0, [r3, #0]
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	3304      	adds	r3, #4
 80074e2:	e893 0006 	ldmia.w	r3, {r1, r2}
 80074e6:	f005 f871 	bl	800c5cc <USB_DevInit>

  hpcd->USB_Address = 0U;
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	2200      	movs	r2, #0
 80074ee:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	2201      	movs	r2, #1
 80074f4:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	7a9b      	ldrb	r3, [r3, #10]
 80074fc:	2b01      	cmp	r3, #1
 80074fe:	d102      	bne.n	8007506 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8007500:	6878      	ldr	r0, [r7, #4]
 8007502:	f001 fc42 	bl	8008d8a <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8007506:	2300      	movs	r3, #0
}
 8007508:	4618      	mov	r0, r3
 800750a:	3710      	adds	r7, #16
 800750c:	46bd      	mov	sp, r7
 800750e:	bd80      	pop	{r7, pc}

08007510 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8007510:	b580      	push	{r7, lr}
 8007512:	b082      	sub	sp, #8
 8007514:	af00      	add	r7, sp, #0
 8007516:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800751e:	2b01      	cmp	r3, #1
 8007520:	d101      	bne.n	8007526 <HAL_PCD_Start+0x16>
 8007522:	2302      	movs	r3, #2
 8007524:	e012      	b.n	800754c <HAL_PCD_Start+0x3c>
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2201      	movs	r2, #1
 800752a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	4618      	mov	r0, r3
 8007534:	f005 f818 	bl	800c568 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	4618      	mov	r0, r3
 800753e:	f007 fad9 	bl	800eaf4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	2200      	movs	r2, #0
 8007546:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800754a:	2300      	movs	r3, #0
}
 800754c:	4618      	mov	r0, r3
 800754e:	3708      	adds	r7, #8
 8007550:	46bd      	mov	sp, r7
 8007552:	bd80      	pop	{r7, pc}

08007554 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8007554:	b580      	push	{r7, lr}
 8007556:	b084      	sub	sp, #16
 8007558:	af00      	add	r7, sp, #0
 800755a:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	4618      	mov	r0, r3
 8007562:	f007 fade 	bl	800eb22 <USB_ReadInterrupts>
 8007566:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800756e:	2b00      	cmp	r3, #0
 8007570:	d003      	beq.n	800757a <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8007572:	6878      	ldr	r0, [r7, #4]
 8007574:	f000 fb06 	bl	8007b84 <PCD_EP_ISR_Handler>

    return;
 8007578:	e110      	b.n	800779c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007580:	2b00      	cmp	r3, #0
 8007582:	d013      	beq.n	80075ac <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800758c:	b29a      	uxth	r2, r3
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007596:	b292      	uxth	r2, r2
 8007598:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800759c:	6878      	ldr	r0, [r7, #4]
 800759e:	f009 fa4e 	bl	8010a3e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80075a2:	2100      	movs	r1, #0
 80075a4:	6878      	ldr	r0, [r7, #4]
 80075a6:	f000 f8fc 	bl	80077a2 <HAL_PCD_SetAddress>

    return;
 80075aa:	e0f7      	b.n	800779c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d00c      	beq.n	80075d0 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80075be:	b29a      	uxth	r2, r3
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80075c8:	b292      	uxth	r2, r2
 80075ca:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80075ce:	e0e5      	b.n	800779c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d00c      	beq.n	80075f4 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80075e2:	b29a      	uxth	r2, r3
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80075ec:	b292      	uxth	r2, r2
 80075ee:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80075f2:	e0d3      	b.n	800779c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d034      	beq.n	8007668 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007606:	b29a      	uxth	r2, r3
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	f022 0204 	bic.w	r2, r2, #4
 8007610:	b292      	uxth	r2, r2
 8007612:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800761e:	b29a      	uxth	r2, r3
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	f022 0208 	bic.w	r2, r2, #8
 8007628:	b292      	uxth	r2, r2
 800762a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8007634:	2b01      	cmp	r3, #1
 8007636:	d107      	bne.n	8007648 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	2200      	movs	r2, #0
 800763c:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8007640:	2100      	movs	r1, #0
 8007642:	6878      	ldr	r0, [r7, #4]
 8007644:	f009 fbee 	bl	8010e24 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8007648:	6878      	ldr	r0, [r7, #4]
 800764a:	f009 fa31 	bl	8010ab0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007656:	b29a      	uxth	r2, r3
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007660:	b292      	uxth	r2, r2
 8007662:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8007666:	e099      	b.n	800779c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800766e:	2b00      	cmp	r3, #0
 8007670:	d027      	beq.n	80076c2 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800767a:	b29a      	uxth	r2, r3
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	f042 0208 	orr.w	r2, r2, #8
 8007684:	b292      	uxth	r2, r2
 8007686:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007692:	b29a      	uxth	r2, r3
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800769c:	b292      	uxth	r2, r2
 800769e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80076aa:	b29a      	uxth	r2, r3
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	f042 0204 	orr.w	r2, r2, #4
 80076b4:	b292      	uxth	r2, r2
 80076b6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 80076ba:	6878      	ldr	r0, [r7, #4]
 80076bc:	f009 f9de 	bl	8010a7c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80076c0:	e06c      	b.n	800779c <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d040      	beq.n	800774e <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80076d4:	b29a      	uxth	r2, r3
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80076de:	b292      	uxth	r2, r2
 80076e0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d12b      	bne.n	8007746 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80076f6:	b29a      	uxth	r2, r3
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	f042 0204 	orr.w	r2, r2, #4
 8007700:	b292      	uxth	r2, r2
 8007702:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800770e:	b29a      	uxth	r2, r3
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	f042 0208 	orr.w	r2, r2, #8
 8007718:	b292      	uxth	r2, r2
 800771a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	2201      	movs	r2, #1
 8007722:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800772e:	b29b      	uxth	r3, r3
 8007730:	089b      	lsrs	r3, r3, #2
 8007732:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800773c:	2101      	movs	r1, #1
 800773e:	6878      	ldr	r0, [r7, #4]
 8007740:	f009 fb70 	bl	8010e24 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8007744:	e02a      	b.n	800779c <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8007746:	6878      	ldr	r0, [r7, #4]
 8007748:	f009 f998 	bl	8010a7c <HAL_PCD_SuspendCallback>
    return;
 800774c:	e026      	b.n	800779c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007754:	2b00      	cmp	r3, #0
 8007756:	d00f      	beq.n	8007778 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007760:	b29a      	uxth	r2, r3
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800776a:	b292      	uxth	r2, r2
 800776c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8007770:	6878      	ldr	r0, [r7, #4]
 8007772:	f009 f956 	bl	8010a22 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8007776:	e011      	b.n	800779c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800777e:	2b00      	cmp	r3, #0
 8007780:	d00c      	beq.n	800779c <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800778a:	b29a      	uxth	r2, r3
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007794:	b292      	uxth	r2, r2
 8007796:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800779a:	bf00      	nop
  }
}
 800779c:	3710      	adds	r7, #16
 800779e:	46bd      	mov	sp, r7
 80077a0:	bd80      	pop	{r7, pc}

080077a2 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80077a2:	b580      	push	{r7, lr}
 80077a4:	b082      	sub	sp, #8
 80077a6:	af00      	add	r7, sp, #0
 80077a8:	6078      	str	r0, [r7, #4]
 80077aa:	460b      	mov	r3, r1
 80077ac:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80077b4:	2b01      	cmp	r3, #1
 80077b6:	d101      	bne.n	80077bc <HAL_PCD_SetAddress+0x1a>
 80077b8:	2302      	movs	r3, #2
 80077ba:	e012      	b.n	80077e2 <HAL_PCD_SetAddress+0x40>
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	2201      	movs	r2, #1
 80077c0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	78fa      	ldrb	r2, [r7, #3]
 80077c8:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	78fa      	ldrb	r2, [r7, #3]
 80077d0:	4611      	mov	r1, r2
 80077d2:	4618      	mov	r0, r3
 80077d4:	f007 f97a 	bl	800eacc <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	2200      	movs	r2, #0
 80077dc:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80077e0:	2300      	movs	r3, #0
}
 80077e2:	4618      	mov	r0, r3
 80077e4:	3708      	adds	r7, #8
 80077e6:	46bd      	mov	sp, r7
 80077e8:	bd80      	pop	{r7, pc}

080077ea <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80077ea:	b580      	push	{r7, lr}
 80077ec:	b084      	sub	sp, #16
 80077ee:	af00      	add	r7, sp, #0
 80077f0:	6078      	str	r0, [r7, #4]
 80077f2:	4608      	mov	r0, r1
 80077f4:	4611      	mov	r1, r2
 80077f6:	461a      	mov	r2, r3
 80077f8:	4603      	mov	r3, r0
 80077fa:	70fb      	strb	r3, [r7, #3]
 80077fc:	460b      	mov	r3, r1
 80077fe:	803b      	strh	r3, [r7, #0]
 8007800:	4613      	mov	r3, r2
 8007802:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8007804:	2300      	movs	r3, #0
 8007806:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007808:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800780c:	2b00      	cmp	r3, #0
 800780e:	da0e      	bge.n	800782e <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007810:	78fb      	ldrb	r3, [r7, #3]
 8007812:	f003 0207 	and.w	r2, r3, #7
 8007816:	4613      	mov	r3, r2
 8007818:	009b      	lsls	r3, r3, #2
 800781a:	4413      	add	r3, r2
 800781c:	00db      	lsls	r3, r3, #3
 800781e:	3310      	adds	r3, #16
 8007820:	687a      	ldr	r2, [r7, #4]
 8007822:	4413      	add	r3, r2
 8007824:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	2201      	movs	r2, #1
 800782a:	705a      	strb	r2, [r3, #1]
 800782c:	e00e      	b.n	800784c <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800782e:	78fb      	ldrb	r3, [r7, #3]
 8007830:	f003 0207 	and.w	r2, r3, #7
 8007834:	4613      	mov	r3, r2
 8007836:	009b      	lsls	r3, r3, #2
 8007838:	4413      	add	r3, r2
 800783a:	00db      	lsls	r3, r3, #3
 800783c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007840:	687a      	ldr	r2, [r7, #4]
 8007842:	4413      	add	r3, r2
 8007844:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	2200      	movs	r2, #0
 800784a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800784c:	78fb      	ldrb	r3, [r7, #3]
 800784e:	f003 0307 	and.w	r3, r3, #7
 8007852:	b2da      	uxtb	r2, r3
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8007858:	883b      	ldrh	r3, [r7, #0]
 800785a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	78ba      	ldrb	r2, [r7, #2]
 8007866:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8007868:	78bb      	ldrb	r3, [r7, #2]
 800786a:	2b02      	cmp	r3, #2
 800786c:	d102      	bne.n	8007874 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	2200      	movs	r2, #0
 8007872:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800787a:	2b01      	cmp	r3, #1
 800787c:	d101      	bne.n	8007882 <HAL_PCD_EP_Open+0x98>
 800787e:	2302      	movs	r3, #2
 8007880:	e00e      	b.n	80078a0 <HAL_PCD_EP_Open+0xb6>
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	2201      	movs	r2, #1
 8007886:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	68f9      	ldr	r1, [r7, #12]
 8007890:	4618      	mov	r0, r3
 8007892:	f004 feb9 	bl	800c608 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	2200      	movs	r2, #0
 800789a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 800789e:	7afb      	ldrb	r3, [r7, #11]
}
 80078a0:	4618      	mov	r0, r3
 80078a2:	3710      	adds	r7, #16
 80078a4:	46bd      	mov	sp, r7
 80078a6:	bd80      	pop	{r7, pc}

080078a8 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80078a8:	b580      	push	{r7, lr}
 80078aa:	b084      	sub	sp, #16
 80078ac:	af00      	add	r7, sp, #0
 80078ae:	6078      	str	r0, [r7, #4]
 80078b0:	460b      	mov	r3, r1
 80078b2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80078b4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	da0e      	bge.n	80078da <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80078bc:	78fb      	ldrb	r3, [r7, #3]
 80078be:	f003 0207 	and.w	r2, r3, #7
 80078c2:	4613      	mov	r3, r2
 80078c4:	009b      	lsls	r3, r3, #2
 80078c6:	4413      	add	r3, r2
 80078c8:	00db      	lsls	r3, r3, #3
 80078ca:	3310      	adds	r3, #16
 80078cc:	687a      	ldr	r2, [r7, #4]
 80078ce:	4413      	add	r3, r2
 80078d0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	2201      	movs	r2, #1
 80078d6:	705a      	strb	r2, [r3, #1]
 80078d8:	e00e      	b.n	80078f8 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80078da:	78fb      	ldrb	r3, [r7, #3]
 80078dc:	f003 0207 	and.w	r2, r3, #7
 80078e0:	4613      	mov	r3, r2
 80078e2:	009b      	lsls	r3, r3, #2
 80078e4:	4413      	add	r3, r2
 80078e6:	00db      	lsls	r3, r3, #3
 80078e8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80078ec:	687a      	ldr	r2, [r7, #4]
 80078ee:	4413      	add	r3, r2
 80078f0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	2200      	movs	r2, #0
 80078f6:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80078f8:	78fb      	ldrb	r3, [r7, #3]
 80078fa:	f003 0307 	and.w	r3, r3, #7
 80078fe:	b2da      	uxtb	r2, r3
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800790a:	2b01      	cmp	r3, #1
 800790c:	d101      	bne.n	8007912 <HAL_PCD_EP_Close+0x6a>
 800790e:	2302      	movs	r3, #2
 8007910:	e00e      	b.n	8007930 <HAL_PCD_EP_Close+0x88>
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	2201      	movs	r2, #1
 8007916:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	68f9      	ldr	r1, [r7, #12]
 8007920:	4618      	mov	r0, r3
 8007922:	f005 fa35 	bl	800cd90 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	2200      	movs	r2, #0
 800792a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 800792e:	2300      	movs	r3, #0
}
 8007930:	4618      	mov	r0, r3
 8007932:	3710      	adds	r7, #16
 8007934:	46bd      	mov	sp, r7
 8007936:	bd80      	pop	{r7, pc}

08007938 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007938:	b580      	push	{r7, lr}
 800793a:	b086      	sub	sp, #24
 800793c:	af00      	add	r7, sp, #0
 800793e:	60f8      	str	r0, [r7, #12]
 8007940:	607a      	str	r2, [r7, #4]
 8007942:	603b      	str	r3, [r7, #0]
 8007944:	460b      	mov	r3, r1
 8007946:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007948:	7afb      	ldrb	r3, [r7, #11]
 800794a:	f003 0207 	and.w	r2, r3, #7
 800794e:	4613      	mov	r3, r2
 8007950:	009b      	lsls	r3, r3, #2
 8007952:	4413      	add	r3, r2
 8007954:	00db      	lsls	r3, r3, #3
 8007956:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800795a:	68fa      	ldr	r2, [r7, #12]
 800795c:	4413      	add	r3, r2
 800795e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007960:	697b      	ldr	r3, [r7, #20]
 8007962:	687a      	ldr	r2, [r7, #4]
 8007964:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8007966:	697b      	ldr	r3, [r7, #20]
 8007968:	683a      	ldr	r2, [r7, #0]
 800796a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800796c:	697b      	ldr	r3, [r7, #20]
 800796e:	2200      	movs	r2, #0
 8007970:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8007972:	697b      	ldr	r3, [r7, #20]
 8007974:	2200      	movs	r2, #0
 8007976:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007978:	7afb      	ldrb	r3, [r7, #11]
 800797a:	f003 0307 	and.w	r3, r3, #7
 800797e:	b2da      	uxtb	r2, r3
 8007980:	697b      	ldr	r3, [r7, #20]
 8007982:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	6979      	ldr	r1, [r7, #20]
 800798a:	4618      	mov	r0, r3
 800798c:	f005 fbed 	bl	800d16a <USB_EPStartXfer>

  return HAL_OK;
 8007990:	2300      	movs	r3, #0
}
 8007992:	4618      	mov	r0, r3
 8007994:	3718      	adds	r7, #24
 8007996:	46bd      	mov	sp, r7
 8007998:	bd80      	pop	{r7, pc}

0800799a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800799a:	b480      	push	{r7}
 800799c:	b083      	sub	sp, #12
 800799e:	af00      	add	r7, sp, #0
 80079a0:	6078      	str	r0, [r7, #4]
 80079a2:	460b      	mov	r3, r1
 80079a4:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80079a6:	78fb      	ldrb	r3, [r7, #3]
 80079a8:	f003 0207 	and.w	r2, r3, #7
 80079ac:	6879      	ldr	r1, [r7, #4]
 80079ae:	4613      	mov	r3, r2
 80079b0:	009b      	lsls	r3, r3, #2
 80079b2:	4413      	add	r3, r2
 80079b4:	00db      	lsls	r3, r3, #3
 80079b6:	440b      	add	r3, r1
 80079b8:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 80079bc:	681b      	ldr	r3, [r3, #0]
}
 80079be:	4618      	mov	r0, r3
 80079c0:	370c      	adds	r7, #12
 80079c2:	46bd      	mov	sp, r7
 80079c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c8:	4770      	bx	lr

080079ca <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80079ca:	b580      	push	{r7, lr}
 80079cc:	b086      	sub	sp, #24
 80079ce:	af00      	add	r7, sp, #0
 80079d0:	60f8      	str	r0, [r7, #12]
 80079d2:	607a      	str	r2, [r7, #4]
 80079d4:	603b      	str	r3, [r7, #0]
 80079d6:	460b      	mov	r3, r1
 80079d8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80079da:	7afb      	ldrb	r3, [r7, #11]
 80079dc:	f003 0207 	and.w	r2, r3, #7
 80079e0:	4613      	mov	r3, r2
 80079e2:	009b      	lsls	r3, r3, #2
 80079e4:	4413      	add	r3, r2
 80079e6:	00db      	lsls	r3, r3, #3
 80079e8:	3310      	adds	r3, #16
 80079ea:	68fa      	ldr	r2, [r7, #12]
 80079ec:	4413      	add	r3, r2
 80079ee:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80079f0:	697b      	ldr	r3, [r7, #20]
 80079f2:	687a      	ldr	r2, [r7, #4]
 80079f4:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80079f6:	697b      	ldr	r3, [r7, #20]
 80079f8:	683a      	ldr	r2, [r7, #0]
 80079fa:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 80079fc:	697b      	ldr	r3, [r7, #20]
 80079fe:	2201      	movs	r2, #1
 8007a00:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8007a04:	697b      	ldr	r3, [r7, #20]
 8007a06:	683a      	ldr	r2, [r7, #0]
 8007a08:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8007a0a:	697b      	ldr	r3, [r7, #20]
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8007a10:	697b      	ldr	r3, [r7, #20]
 8007a12:	2201      	movs	r2, #1
 8007a14:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007a16:	7afb      	ldrb	r3, [r7, #11]
 8007a18:	f003 0307 	and.w	r3, r3, #7
 8007a1c:	b2da      	uxtb	r2, r3
 8007a1e:	697b      	ldr	r3, [r7, #20]
 8007a20:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	6979      	ldr	r1, [r7, #20]
 8007a28:	4618      	mov	r0, r3
 8007a2a:	f005 fb9e 	bl	800d16a <USB_EPStartXfer>

  return HAL_OK;
 8007a2e:	2300      	movs	r3, #0
}
 8007a30:	4618      	mov	r0, r3
 8007a32:	3718      	adds	r7, #24
 8007a34:	46bd      	mov	sp, r7
 8007a36:	bd80      	pop	{r7, pc}

08007a38 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007a38:	b580      	push	{r7, lr}
 8007a3a:	b084      	sub	sp, #16
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	6078      	str	r0, [r7, #4]
 8007a40:	460b      	mov	r3, r1
 8007a42:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8007a44:	78fb      	ldrb	r3, [r7, #3]
 8007a46:	f003 0307 	and.w	r3, r3, #7
 8007a4a:	687a      	ldr	r2, [r7, #4]
 8007a4c:	7912      	ldrb	r2, [r2, #4]
 8007a4e:	4293      	cmp	r3, r2
 8007a50:	d901      	bls.n	8007a56 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8007a52:	2301      	movs	r3, #1
 8007a54:	e03e      	b.n	8007ad4 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007a56:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	da0e      	bge.n	8007a7c <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007a5e:	78fb      	ldrb	r3, [r7, #3]
 8007a60:	f003 0207 	and.w	r2, r3, #7
 8007a64:	4613      	mov	r3, r2
 8007a66:	009b      	lsls	r3, r3, #2
 8007a68:	4413      	add	r3, r2
 8007a6a:	00db      	lsls	r3, r3, #3
 8007a6c:	3310      	adds	r3, #16
 8007a6e:	687a      	ldr	r2, [r7, #4]
 8007a70:	4413      	add	r3, r2
 8007a72:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	2201      	movs	r2, #1
 8007a78:	705a      	strb	r2, [r3, #1]
 8007a7a:	e00c      	b.n	8007a96 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8007a7c:	78fa      	ldrb	r2, [r7, #3]
 8007a7e:	4613      	mov	r3, r2
 8007a80:	009b      	lsls	r3, r3, #2
 8007a82:	4413      	add	r3, r2
 8007a84:	00db      	lsls	r3, r3, #3
 8007a86:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007a8a:	687a      	ldr	r2, [r7, #4]
 8007a8c:	4413      	add	r3, r2
 8007a8e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	2200      	movs	r2, #0
 8007a94:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	2201      	movs	r2, #1
 8007a9a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007a9c:	78fb      	ldrb	r3, [r7, #3]
 8007a9e:	f003 0307 	and.w	r3, r3, #7
 8007aa2:	b2da      	uxtb	r2, r3
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007aae:	2b01      	cmp	r3, #1
 8007ab0:	d101      	bne.n	8007ab6 <HAL_PCD_EP_SetStall+0x7e>
 8007ab2:	2302      	movs	r3, #2
 8007ab4:	e00e      	b.n	8007ad4 <HAL_PCD_EP_SetStall+0x9c>
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	2201      	movs	r2, #1
 8007aba:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	68f9      	ldr	r1, [r7, #12]
 8007ac4:	4618      	mov	r0, r3
 8007ac6:	f006 ff02 	bl	800e8ce <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	2200      	movs	r2, #0
 8007ace:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8007ad2:	2300      	movs	r3, #0
}
 8007ad4:	4618      	mov	r0, r3
 8007ad6:	3710      	adds	r7, #16
 8007ad8:	46bd      	mov	sp, r7
 8007ada:	bd80      	pop	{r7, pc}

08007adc <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007adc:	b580      	push	{r7, lr}
 8007ade:	b084      	sub	sp, #16
 8007ae0:	af00      	add	r7, sp, #0
 8007ae2:	6078      	str	r0, [r7, #4]
 8007ae4:	460b      	mov	r3, r1
 8007ae6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8007ae8:	78fb      	ldrb	r3, [r7, #3]
 8007aea:	f003 030f 	and.w	r3, r3, #15
 8007aee:	687a      	ldr	r2, [r7, #4]
 8007af0:	7912      	ldrb	r2, [r2, #4]
 8007af2:	4293      	cmp	r3, r2
 8007af4:	d901      	bls.n	8007afa <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8007af6:	2301      	movs	r3, #1
 8007af8:	e040      	b.n	8007b7c <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007afa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	da0e      	bge.n	8007b20 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007b02:	78fb      	ldrb	r3, [r7, #3]
 8007b04:	f003 0207 	and.w	r2, r3, #7
 8007b08:	4613      	mov	r3, r2
 8007b0a:	009b      	lsls	r3, r3, #2
 8007b0c:	4413      	add	r3, r2
 8007b0e:	00db      	lsls	r3, r3, #3
 8007b10:	3310      	adds	r3, #16
 8007b12:	687a      	ldr	r2, [r7, #4]
 8007b14:	4413      	add	r3, r2
 8007b16:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	2201      	movs	r2, #1
 8007b1c:	705a      	strb	r2, [r3, #1]
 8007b1e:	e00e      	b.n	8007b3e <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007b20:	78fb      	ldrb	r3, [r7, #3]
 8007b22:	f003 0207 	and.w	r2, r3, #7
 8007b26:	4613      	mov	r3, r2
 8007b28:	009b      	lsls	r3, r3, #2
 8007b2a:	4413      	add	r3, r2
 8007b2c:	00db      	lsls	r3, r3, #3
 8007b2e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007b32:	687a      	ldr	r2, [r7, #4]
 8007b34:	4413      	add	r3, r2
 8007b36:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	2200      	movs	r2, #0
 8007b3c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	2200      	movs	r2, #0
 8007b42:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007b44:	78fb      	ldrb	r3, [r7, #3]
 8007b46:	f003 0307 	and.w	r3, r3, #7
 8007b4a:	b2da      	uxtb	r2, r3
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007b56:	2b01      	cmp	r3, #1
 8007b58:	d101      	bne.n	8007b5e <HAL_PCD_EP_ClrStall+0x82>
 8007b5a:	2302      	movs	r3, #2
 8007b5c:	e00e      	b.n	8007b7c <HAL_PCD_EP_ClrStall+0xa0>
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	2201      	movs	r2, #1
 8007b62:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	68f9      	ldr	r1, [r7, #12]
 8007b6c:	4618      	mov	r0, r3
 8007b6e:	f006 feff 	bl	800e970 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	2200      	movs	r2, #0
 8007b76:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8007b7a:	2300      	movs	r3, #0
}
 8007b7c:	4618      	mov	r0, r3
 8007b7e:	3710      	adds	r7, #16
 8007b80:	46bd      	mov	sp, r7
 8007b82:	bd80      	pop	{r7, pc}

08007b84 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8007b84:	b580      	push	{r7, lr}
 8007b86:	b096      	sub	sp, #88	@ 0x58
 8007b88:	af00      	add	r7, sp, #0
 8007b8a:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8007b8c:	e3ad      	b.n	80082ea <PCD_EP_ISR_Handler+0x766>
  {
    wIstr = hpcd->Instance->ISTR;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007b96:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8007b9a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8007b9e:	b2db      	uxtb	r3, r3
 8007ba0:	f003 030f 	and.w	r3, r3, #15
 8007ba4:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

    if (epindex == 0U)
 8007ba8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	f040 816f 	bne.w	8007e90 <PCD_EP_ISR_Handler+0x30c>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8007bb2:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8007bb6:	f003 0310 	and.w	r3, r3, #16
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d14c      	bne.n	8007c58 <PCD_EP_ISR_Handler+0xd4>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	881b      	ldrh	r3, [r3, #0]
 8007bc4:	b29b      	uxth	r3, r3
 8007bc6:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8007bca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007bce:	81fb      	strh	r3, [r7, #14]
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681a      	ldr	r2, [r3, #0]
 8007bd4:	89fb      	ldrh	r3, [r7, #14]
 8007bd6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007bda:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007bde:	b29b      	uxth	r3, r3
 8007be0:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	3310      	adds	r3, #16
 8007be6:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007bf0:	b29b      	uxth	r3, r3
 8007bf2:	461a      	mov	r2, r3
 8007bf4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007bf6:	781b      	ldrb	r3, [r3, #0]
 8007bf8:	00db      	lsls	r3, r3, #3
 8007bfa:	4413      	add	r3, r2
 8007bfc:	687a      	ldr	r2, [r7, #4]
 8007bfe:	6812      	ldr	r2, [r2, #0]
 8007c00:	4413      	add	r3, r2
 8007c02:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007c06:	881b      	ldrh	r3, [r3, #0]
 8007c08:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8007c0c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007c0e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8007c10:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007c12:	695a      	ldr	r2, [r3, #20]
 8007c14:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007c16:	69db      	ldr	r3, [r3, #28]
 8007c18:	441a      	add	r2, r3
 8007c1a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007c1c:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8007c1e:	2100      	movs	r1, #0
 8007c20:	6878      	ldr	r0, [r7, #4]
 8007c22:	f008 fee4 	bl	80109ee <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	7b1b      	ldrb	r3, [r3, #12]
 8007c2a:	b2db      	uxtb	r3, r3
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	f000 835c 	beq.w	80082ea <PCD_EP_ISR_Handler+0x766>
 8007c32:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007c34:	699b      	ldr	r3, [r3, #24]
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	f040 8357 	bne.w	80082ea <PCD_EP_ISR_Handler+0x766>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	7b1b      	ldrb	r3, [r3, #12]
 8007c40:	b2db      	uxtb	r3, r3
 8007c42:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007c46:	b2da      	uxtb	r2, r3
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	2200      	movs	r2, #0
 8007c54:	731a      	strb	r2, [r3, #12]
 8007c56:	e348      	b.n	80082ea <PCD_EP_ISR_Handler+0x766>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007c5e:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	881b      	ldrh	r3, [r3, #0]
 8007c66:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8007c6a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8007c6e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d032      	beq.n	8007cdc <PCD_EP_ISR_Handler+0x158>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007c7e:	b29b      	uxth	r3, r3
 8007c80:	461a      	mov	r2, r3
 8007c82:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007c84:	781b      	ldrb	r3, [r3, #0]
 8007c86:	00db      	lsls	r3, r3, #3
 8007c88:	4413      	add	r3, r2
 8007c8a:	687a      	ldr	r2, [r7, #4]
 8007c8c:	6812      	ldr	r2, [r2, #0]
 8007c8e:	4413      	add	r3, r2
 8007c90:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007c94:	881b      	ldrh	r3, [r3, #0]
 8007c96:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8007c9a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007c9c:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	6818      	ldr	r0, [r3, #0]
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8007ca8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007caa:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8007cac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007cae:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8007cb0:	b29b      	uxth	r3, r3
 8007cb2:	f006 ff88 	bl	800ebc6 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	881b      	ldrh	r3, [r3, #0]
 8007cbc:	b29a      	uxth	r2, r3
 8007cbe:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8007cc2:	4013      	ands	r3, r2
 8007cc4:	823b      	strh	r3, [r7, #16]
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	8a3a      	ldrh	r2, [r7, #16]
 8007ccc:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007cd0:	b292      	uxth	r2, r2
 8007cd2:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8007cd4:	6878      	ldr	r0, [r7, #4]
 8007cd6:	f008 fe5d 	bl	8010994 <HAL_PCD_SetupStageCallback>
 8007cda:	e306      	b.n	80082ea <PCD_EP_ISR_Handler+0x766>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8007cdc:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	@ 0x4c
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	f280 8302 	bge.w	80082ea <PCD_EP_ISR_Handler+0x766>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	881b      	ldrh	r3, [r3, #0]
 8007cec:	b29a      	uxth	r2, r3
 8007cee:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8007cf2:	4013      	ands	r3, r2
 8007cf4:	83fb      	strh	r3, [r7, #30]
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	8bfa      	ldrh	r2, [r7, #30]
 8007cfc:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007d00:	b292      	uxth	r2, r2
 8007d02:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007d0c:	b29b      	uxth	r3, r3
 8007d0e:	461a      	mov	r2, r3
 8007d10:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007d12:	781b      	ldrb	r3, [r3, #0]
 8007d14:	00db      	lsls	r3, r3, #3
 8007d16:	4413      	add	r3, r2
 8007d18:	687a      	ldr	r2, [r7, #4]
 8007d1a:	6812      	ldr	r2, [r2, #0]
 8007d1c:	4413      	add	r3, r2
 8007d1e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007d22:	881b      	ldrh	r3, [r3, #0]
 8007d24:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8007d28:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007d2a:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8007d2c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007d2e:	69db      	ldr	r3, [r3, #28]
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d019      	beq.n	8007d68 <PCD_EP_ISR_Handler+0x1e4>
 8007d34:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007d36:	695b      	ldr	r3, [r3, #20]
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d015      	beq.n	8007d68 <PCD_EP_ISR_Handler+0x1e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	6818      	ldr	r0, [r3, #0]
 8007d40:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007d42:	6959      	ldr	r1, [r3, #20]
 8007d44:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007d46:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8007d48:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007d4a:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8007d4c:	b29b      	uxth	r3, r3
 8007d4e:	f006 ff3a 	bl	800ebc6 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8007d52:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007d54:	695a      	ldr	r2, [r3, #20]
 8007d56:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007d58:	69db      	ldr	r3, [r3, #28]
 8007d5a:	441a      	add	r2, r3
 8007d5c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007d5e:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8007d60:	2100      	movs	r1, #0
 8007d62:	6878      	ldr	r0, [r7, #4]
 8007d64:	f008 fe28 	bl	80109b8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	881b      	ldrh	r3, [r3, #0]
 8007d6e:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8007d72:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8007d76:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	f040 82b5 	bne.w	80082ea <PCD_EP_ISR_Handler+0x766>
 8007d80:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8007d84:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8007d88:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007d8c:	f000 82ad 	beq.w	80082ea <PCD_EP_ISR_Handler+0x766>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	61bb      	str	r3, [r7, #24]
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007d9e:	b29b      	uxth	r3, r3
 8007da0:	461a      	mov	r2, r3
 8007da2:	69bb      	ldr	r3, [r7, #24]
 8007da4:	4413      	add	r3, r2
 8007da6:	61bb      	str	r3, [r7, #24]
 8007da8:	69bb      	ldr	r3, [r7, #24]
 8007daa:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007dae:	617b      	str	r3, [r7, #20]
 8007db0:	697b      	ldr	r3, [r7, #20]
 8007db2:	881b      	ldrh	r3, [r3, #0]
 8007db4:	b29b      	uxth	r3, r3
 8007db6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007dba:	b29a      	uxth	r2, r3
 8007dbc:	697b      	ldr	r3, [r7, #20]
 8007dbe:	801a      	strh	r2, [r3, #0]
 8007dc0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007dc2:	691b      	ldr	r3, [r3, #16]
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d10a      	bne.n	8007dde <PCD_EP_ISR_Handler+0x25a>
 8007dc8:	697b      	ldr	r3, [r7, #20]
 8007dca:	881b      	ldrh	r3, [r3, #0]
 8007dcc:	b29b      	uxth	r3, r3
 8007dce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007dd2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007dd6:	b29a      	uxth	r2, r3
 8007dd8:	697b      	ldr	r3, [r7, #20]
 8007dda:	801a      	strh	r2, [r3, #0]
 8007ddc:	e039      	b.n	8007e52 <PCD_EP_ISR_Handler+0x2ce>
 8007dde:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007de0:	691b      	ldr	r3, [r3, #16]
 8007de2:	2b3e      	cmp	r3, #62	@ 0x3e
 8007de4:	d818      	bhi.n	8007e18 <PCD_EP_ISR_Handler+0x294>
 8007de6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007de8:	691b      	ldr	r3, [r3, #16]
 8007dea:	085b      	lsrs	r3, r3, #1
 8007dec:	647b      	str	r3, [r7, #68]	@ 0x44
 8007dee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007df0:	691b      	ldr	r3, [r3, #16]
 8007df2:	f003 0301 	and.w	r3, r3, #1
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d002      	beq.n	8007e00 <PCD_EP_ISR_Handler+0x27c>
 8007dfa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007dfc:	3301      	adds	r3, #1
 8007dfe:	647b      	str	r3, [r7, #68]	@ 0x44
 8007e00:	697b      	ldr	r3, [r7, #20]
 8007e02:	881b      	ldrh	r3, [r3, #0]
 8007e04:	b29a      	uxth	r2, r3
 8007e06:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007e08:	b29b      	uxth	r3, r3
 8007e0a:	029b      	lsls	r3, r3, #10
 8007e0c:	b29b      	uxth	r3, r3
 8007e0e:	4313      	orrs	r3, r2
 8007e10:	b29a      	uxth	r2, r3
 8007e12:	697b      	ldr	r3, [r7, #20]
 8007e14:	801a      	strh	r2, [r3, #0]
 8007e16:	e01c      	b.n	8007e52 <PCD_EP_ISR_Handler+0x2ce>
 8007e18:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007e1a:	691b      	ldr	r3, [r3, #16]
 8007e1c:	095b      	lsrs	r3, r3, #5
 8007e1e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007e20:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007e22:	691b      	ldr	r3, [r3, #16]
 8007e24:	f003 031f 	and.w	r3, r3, #31
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d102      	bne.n	8007e32 <PCD_EP_ISR_Handler+0x2ae>
 8007e2c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007e2e:	3b01      	subs	r3, #1
 8007e30:	647b      	str	r3, [r7, #68]	@ 0x44
 8007e32:	697b      	ldr	r3, [r7, #20]
 8007e34:	881b      	ldrh	r3, [r3, #0]
 8007e36:	b29a      	uxth	r2, r3
 8007e38:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007e3a:	b29b      	uxth	r3, r3
 8007e3c:	029b      	lsls	r3, r3, #10
 8007e3e:	b29b      	uxth	r3, r3
 8007e40:	4313      	orrs	r3, r2
 8007e42:	b29b      	uxth	r3, r3
 8007e44:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007e48:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007e4c:	b29a      	uxth	r2, r3
 8007e4e:	697b      	ldr	r3, [r7, #20]
 8007e50:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	881b      	ldrh	r3, [r3, #0]
 8007e58:	b29b      	uxth	r3, r3
 8007e5a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007e5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e62:	827b      	strh	r3, [r7, #18]
 8007e64:	8a7b      	ldrh	r3, [r7, #18]
 8007e66:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007e6a:	827b      	strh	r3, [r7, #18]
 8007e6c:	8a7b      	ldrh	r3, [r7, #18]
 8007e6e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007e72:	827b      	strh	r3, [r7, #18]
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681a      	ldr	r2, [r3, #0]
 8007e78:	8a7b      	ldrh	r3, [r7, #18]
 8007e7a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007e7e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007e82:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007e86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e8a:	b29b      	uxth	r3, r3
 8007e8c:	8013      	strh	r3, [r2, #0]
 8007e8e:	e22c      	b.n	80082ea <PCD_EP_ISR_Handler+0x766>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	461a      	mov	r2, r3
 8007e96:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8007e9a:	009b      	lsls	r3, r3, #2
 8007e9c:	4413      	add	r3, r2
 8007e9e:	881b      	ldrh	r3, [r3, #0]
 8007ea0:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8007ea4:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	@ 0x4c
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	f280 80f6 	bge.w	800809a <PCD_EP_ISR_Handler+0x516>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	461a      	mov	r2, r3
 8007eb4:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8007eb8:	009b      	lsls	r3, r3, #2
 8007eba:	4413      	add	r3, r2
 8007ebc:	881b      	ldrh	r3, [r3, #0]
 8007ebe:	b29a      	uxth	r2, r3
 8007ec0:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8007ec4:	4013      	ands	r3, r2
 8007ec6:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	461a      	mov	r2, r3
 8007ed0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8007ed4:	009b      	lsls	r3, r3, #2
 8007ed6:	4413      	add	r3, r2
 8007ed8:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 8007edc:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007ee0:	b292      	uxth	r2, r2
 8007ee2:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8007ee4:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8007ee8:	4613      	mov	r3, r2
 8007eea:	009b      	lsls	r3, r3, #2
 8007eec:	4413      	add	r3, r2
 8007eee:	00db      	lsls	r3, r3, #3
 8007ef0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007ef4:	687a      	ldr	r2, [r7, #4]
 8007ef6:	4413      	add	r3, r2
 8007ef8:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8007efa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007efc:	7b1b      	ldrb	r3, [r3, #12]
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d123      	bne.n	8007f4a <PCD_EP_ISR_Handler+0x3c6>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007f0a:	b29b      	uxth	r3, r3
 8007f0c:	461a      	mov	r2, r3
 8007f0e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007f10:	781b      	ldrb	r3, [r3, #0]
 8007f12:	00db      	lsls	r3, r3, #3
 8007f14:	4413      	add	r3, r2
 8007f16:	687a      	ldr	r2, [r7, #4]
 8007f18:	6812      	ldr	r2, [r2, #0]
 8007f1a:	4413      	add	r3, r2
 8007f1c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007f20:	881b      	ldrh	r3, [r3, #0]
 8007f22:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007f26:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

          if (count != 0U)
 8007f2a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	f000 808e 	beq.w	8008050 <PCD_EP_ISR_Handler+0x4cc>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	6818      	ldr	r0, [r3, #0]
 8007f38:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007f3a:	6959      	ldr	r1, [r3, #20]
 8007f3c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007f3e:	88da      	ldrh	r2, [r3, #6]
 8007f40:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8007f44:	f006 fe3f 	bl	800ebc6 <USB_ReadPMA>
 8007f48:	e082      	b.n	8008050 <PCD_EP_ISR_Handler+0x4cc>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8007f4a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007f4c:	78db      	ldrb	r3, [r3, #3]
 8007f4e:	2b02      	cmp	r3, #2
 8007f50:	d10a      	bne.n	8007f68 <PCD_EP_ISR_Handler+0x3e4>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8007f52:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8007f56:	461a      	mov	r2, r3
 8007f58:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007f5a:	6878      	ldr	r0, [r7, #4]
 8007f5c:	f000 f9d3 	bl	8008306 <HAL_PCD_EP_DB_Receive>
 8007f60:	4603      	mov	r3, r0
 8007f62:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
 8007f66:	e073      	b.n	8008050 <PCD_EP_ISR_Handler+0x4cc>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	461a      	mov	r2, r3
 8007f6e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007f70:	781b      	ldrb	r3, [r3, #0]
 8007f72:	009b      	lsls	r3, r3, #2
 8007f74:	4413      	add	r3, r2
 8007f76:	881b      	ldrh	r3, [r3, #0]
 8007f78:	b29b      	uxth	r3, r3
 8007f7a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007f7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007f82:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	461a      	mov	r2, r3
 8007f8c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007f8e:	781b      	ldrb	r3, [r3, #0]
 8007f90:	009b      	lsls	r3, r3, #2
 8007f92:	441a      	add	r2, r3
 8007f94:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8007f98:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007f9c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007fa0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007fa4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007fa8:	b29b      	uxth	r3, r3
 8007faa:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	461a      	mov	r2, r3
 8007fb2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007fb4:	781b      	ldrb	r3, [r3, #0]
 8007fb6:	009b      	lsls	r3, r3, #2
 8007fb8:	4413      	add	r3, r2
 8007fba:	881b      	ldrh	r3, [r3, #0]
 8007fbc:	b29b      	uxth	r3, r3
 8007fbe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d022      	beq.n	800800c <PCD_EP_ISR_Handler+0x488>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007fce:	b29b      	uxth	r3, r3
 8007fd0:	461a      	mov	r2, r3
 8007fd2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007fd4:	781b      	ldrb	r3, [r3, #0]
 8007fd6:	00db      	lsls	r3, r3, #3
 8007fd8:	4413      	add	r3, r2
 8007fda:	687a      	ldr	r2, [r7, #4]
 8007fdc:	6812      	ldr	r2, [r2, #0]
 8007fde:	4413      	add	r3, r2
 8007fe0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007fe4:	881b      	ldrh	r3, [r3, #0]
 8007fe6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007fea:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8007fee:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d02c      	beq.n	8008050 <PCD_EP_ISR_Handler+0x4cc>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	6818      	ldr	r0, [r3, #0]
 8007ffa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007ffc:	6959      	ldr	r1, [r3, #20]
 8007ffe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008000:	891a      	ldrh	r2, [r3, #8]
 8008002:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8008006:	f006 fdde 	bl	800ebc6 <USB_ReadPMA>
 800800a:	e021      	b.n	8008050 <PCD_EP_ISR_Handler+0x4cc>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008014:	b29b      	uxth	r3, r3
 8008016:	461a      	mov	r2, r3
 8008018:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800801a:	781b      	ldrb	r3, [r3, #0]
 800801c:	00db      	lsls	r3, r3, #3
 800801e:	4413      	add	r3, r2
 8008020:	687a      	ldr	r2, [r7, #4]
 8008022:	6812      	ldr	r2, [r2, #0]
 8008024:	4413      	add	r3, r2
 8008026:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800802a:	881b      	ldrh	r3, [r3, #0]
 800802c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008030:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8008034:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8008038:	2b00      	cmp	r3, #0
 800803a:	d009      	beq.n	8008050 <PCD_EP_ISR_Handler+0x4cc>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	6818      	ldr	r0, [r3, #0]
 8008040:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008042:	6959      	ldr	r1, [r3, #20]
 8008044:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008046:	895a      	ldrh	r2, [r3, #10]
 8008048:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800804c:	f006 fdbb 	bl	800ebc6 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8008050:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008052:	69da      	ldr	r2, [r3, #28]
 8008054:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8008058:	441a      	add	r2, r3
 800805a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800805c:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800805e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008060:	695a      	ldr	r2, [r3, #20]
 8008062:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8008066:	441a      	add	r2, r3
 8008068:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800806a:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800806c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800806e:	699b      	ldr	r3, [r3, #24]
 8008070:	2b00      	cmp	r3, #0
 8008072:	d005      	beq.n	8008080 <PCD_EP_ISR_Handler+0x4fc>
 8008074:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 8008078:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800807a:	691b      	ldr	r3, [r3, #16]
 800807c:	429a      	cmp	r2, r3
 800807e:	d206      	bcs.n	800808e <PCD_EP_ISR_Handler+0x50a>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8008080:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008082:	781b      	ldrb	r3, [r3, #0]
 8008084:	4619      	mov	r1, r3
 8008086:	6878      	ldr	r0, [r7, #4]
 8008088:	f008 fc96 	bl	80109b8 <HAL_PCD_DataOutStageCallback>
 800808c:	e005      	b.n	800809a <PCD_EP_ISR_Handler+0x516>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008094:	4618      	mov	r0, r3
 8008096:	f005 f868 	bl	800d16a <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800809a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800809e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	f000 8121 	beq.w	80082ea <PCD_EP_ISR_Handler+0x766>
      {
        ep = &hpcd->IN_ep[epindex];
 80080a8:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 80080ac:	4613      	mov	r3, r2
 80080ae:	009b      	lsls	r3, r3, #2
 80080b0:	4413      	add	r3, r2
 80080b2:	00db      	lsls	r3, r3, #3
 80080b4:	3310      	adds	r3, #16
 80080b6:	687a      	ldr	r2, [r7, #4]
 80080b8:	4413      	add	r3, r2
 80080ba:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	461a      	mov	r2, r3
 80080c2:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80080c6:	009b      	lsls	r3, r3, #2
 80080c8:	4413      	add	r3, r2
 80080ca:	881b      	ldrh	r3, [r3, #0]
 80080cc:	b29b      	uxth	r3, r3
 80080ce:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 80080d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80080d6:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	461a      	mov	r2, r3
 80080e0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80080e4:	009b      	lsls	r3, r3, #2
 80080e6:	441a      	add	r2, r3
 80080e8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80080ec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80080f0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80080f4:	b29b      	uxth	r3, r3
 80080f6:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 80080f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80080fa:	78db      	ldrb	r3, [r3, #3]
 80080fc:	2b01      	cmp	r3, #1
 80080fe:	f040 80a2 	bne.w	8008246 <PCD_EP_ISR_Handler+0x6c2>
        {
          ep->xfer_len = 0U;
 8008102:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008104:	2200      	movs	r2, #0
 8008106:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8008108:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800810a:	7b1b      	ldrb	r3, [r3, #12]
 800810c:	2b00      	cmp	r3, #0
 800810e:	f000 8093 	beq.w	8008238 <PCD_EP_ISR_Handler+0x6b4>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8008112:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8008116:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800811a:	2b00      	cmp	r3, #0
 800811c:	d046      	beq.n	80081ac <PCD_EP_ISR_Handler+0x628>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800811e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008120:	785b      	ldrb	r3, [r3, #1]
 8008122:	2b00      	cmp	r3, #0
 8008124:	d126      	bne.n	8008174 <PCD_EP_ISR_Handler+0x5f0>
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	627b      	str	r3, [r7, #36]	@ 0x24
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008134:	b29b      	uxth	r3, r3
 8008136:	461a      	mov	r2, r3
 8008138:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800813a:	4413      	add	r3, r2
 800813c:	627b      	str	r3, [r7, #36]	@ 0x24
 800813e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008140:	781b      	ldrb	r3, [r3, #0]
 8008142:	00da      	lsls	r2, r3, #3
 8008144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008146:	4413      	add	r3, r2
 8008148:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800814c:	623b      	str	r3, [r7, #32]
 800814e:	6a3b      	ldr	r3, [r7, #32]
 8008150:	881b      	ldrh	r3, [r3, #0]
 8008152:	b29b      	uxth	r3, r3
 8008154:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008158:	b29a      	uxth	r2, r3
 800815a:	6a3b      	ldr	r3, [r7, #32]
 800815c:	801a      	strh	r2, [r3, #0]
 800815e:	6a3b      	ldr	r3, [r7, #32]
 8008160:	881b      	ldrh	r3, [r3, #0]
 8008162:	b29b      	uxth	r3, r3
 8008164:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008168:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800816c:	b29a      	uxth	r2, r3
 800816e:	6a3b      	ldr	r3, [r7, #32]
 8008170:	801a      	strh	r2, [r3, #0]
 8008172:	e061      	b.n	8008238 <PCD_EP_ISR_Handler+0x6b4>
 8008174:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008176:	785b      	ldrb	r3, [r3, #1]
 8008178:	2b01      	cmp	r3, #1
 800817a:	d15d      	bne.n	8008238 <PCD_EP_ISR_Handler+0x6b4>
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800818a:	b29b      	uxth	r3, r3
 800818c:	461a      	mov	r2, r3
 800818e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008190:	4413      	add	r3, r2
 8008192:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008194:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008196:	781b      	ldrb	r3, [r3, #0]
 8008198:	00da      	lsls	r2, r3, #3
 800819a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800819c:	4413      	add	r3, r2
 800819e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80081a2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80081a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081a6:	2200      	movs	r2, #0
 80081a8:	801a      	strh	r2, [r3, #0]
 80081aa:	e045      	b.n	8008238 <PCD_EP_ISR_Handler+0x6b4>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80081b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80081b4:	785b      	ldrb	r3, [r3, #1]
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d126      	bne.n	8008208 <PCD_EP_ISR_Handler+0x684>
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	637b      	str	r3, [r7, #52]	@ 0x34
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80081c8:	b29b      	uxth	r3, r3
 80081ca:	461a      	mov	r2, r3
 80081cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081ce:	4413      	add	r3, r2
 80081d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80081d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80081d4:	781b      	ldrb	r3, [r3, #0]
 80081d6:	00da      	lsls	r2, r3, #3
 80081d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081da:	4413      	add	r3, r2
 80081dc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80081e0:	633b      	str	r3, [r7, #48]	@ 0x30
 80081e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081e4:	881b      	ldrh	r3, [r3, #0]
 80081e6:	b29b      	uxth	r3, r3
 80081e8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80081ec:	b29a      	uxth	r2, r3
 80081ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081f0:	801a      	strh	r2, [r3, #0]
 80081f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081f4:	881b      	ldrh	r3, [r3, #0]
 80081f6:	b29b      	uxth	r3, r3
 80081f8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80081fc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008200:	b29a      	uxth	r2, r3
 8008202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008204:	801a      	strh	r2, [r3, #0]
 8008206:	e017      	b.n	8008238 <PCD_EP_ISR_Handler+0x6b4>
 8008208:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800820a:	785b      	ldrb	r3, [r3, #1]
 800820c:	2b01      	cmp	r3, #1
 800820e:	d113      	bne.n	8008238 <PCD_EP_ISR_Handler+0x6b4>
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008218:	b29b      	uxth	r3, r3
 800821a:	461a      	mov	r2, r3
 800821c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800821e:	4413      	add	r3, r2
 8008220:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008222:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008224:	781b      	ldrb	r3, [r3, #0]
 8008226:	00da      	lsls	r2, r3, #3
 8008228:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800822a:	4413      	add	r3, r2
 800822c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008230:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008232:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008234:	2200      	movs	r2, #0
 8008236:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8008238:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800823a:	781b      	ldrb	r3, [r3, #0]
 800823c:	4619      	mov	r1, r3
 800823e:	6878      	ldr	r0, [r7, #4]
 8008240:	f008 fbd5 	bl	80109ee <HAL_PCD_DataInStageCallback>
 8008244:	e051      	b.n	80082ea <PCD_EP_ISR_Handler+0x766>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8008246:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800824a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800824e:	2b00      	cmp	r3, #0
 8008250:	d144      	bne.n	80082dc <PCD_EP_ISR_Handler+0x758>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800825a:	b29b      	uxth	r3, r3
 800825c:	461a      	mov	r2, r3
 800825e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008260:	781b      	ldrb	r3, [r3, #0]
 8008262:	00db      	lsls	r3, r3, #3
 8008264:	4413      	add	r3, r2
 8008266:	687a      	ldr	r2, [r7, #4]
 8008268:	6812      	ldr	r2, [r2, #0]
 800826a:	4413      	add	r3, r2
 800826c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008270:	881b      	ldrh	r3, [r3, #0]
 8008272:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008276:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

            if (ep->xfer_len > TxPctSize)
 800827a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800827c:	699a      	ldr	r2, [r3, #24]
 800827e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8008282:	429a      	cmp	r2, r3
 8008284:	d907      	bls.n	8008296 <PCD_EP_ISR_Handler+0x712>
            {
              ep->xfer_len -= TxPctSize;
 8008286:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008288:	699a      	ldr	r2, [r3, #24]
 800828a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800828e:	1ad2      	subs	r2, r2, r3
 8008290:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008292:	619a      	str	r2, [r3, #24]
 8008294:	e002      	b.n	800829c <PCD_EP_ISR_Handler+0x718>
            }
            else
            {
              ep->xfer_len = 0U;
 8008296:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008298:	2200      	movs	r2, #0
 800829a:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800829c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800829e:	699b      	ldr	r3, [r3, #24]
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d106      	bne.n	80082b2 <PCD_EP_ISR_Handler+0x72e>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80082a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80082a6:	781b      	ldrb	r3, [r3, #0]
 80082a8:	4619      	mov	r1, r3
 80082aa:	6878      	ldr	r0, [r7, #4]
 80082ac:	f008 fb9f 	bl	80109ee <HAL_PCD_DataInStageCallback>
 80082b0:	e01b      	b.n	80082ea <PCD_EP_ISR_Handler+0x766>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 80082b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80082b4:	695a      	ldr	r2, [r3, #20]
 80082b6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80082ba:	441a      	add	r2, r3
 80082bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80082be:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 80082c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80082c2:	69da      	ldr	r2, [r3, #28]
 80082c4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80082c8:	441a      	add	r2, r3
 80082ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80082cc:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80082d4:	4618      	mov	r0, r3
 80082d6:	f004 ff48 	bl	800d16a <USB_EPStartXfer>
 80082da:	e006      	b.n	80082ea <PCD_EP_ISR_Handler+0x766>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 80082dc:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80082e0:	461a      	mov	r2, r3
 80082e2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80082e4:	6878      	ldr	r0, [r7, #4]
 80082e6:	f000 f917 	bl	8008518 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80082f2:	b29b      	uxth	r3, r3
 80082f4:	b21b      	sxth	r3, r3
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	f6ff ac49 	blt.w	8007b8e <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 80082fc:	2300      	movs	r3, #0
}
 80082fe:	4618      	mov	r0, r3
 8008300:	3758      	adds	r7, #88	@ 0x58
 8008302:	46bd      	mov	sp, r7
 8008304:	bd80      	pop	{r7, pc}

08008306 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8008306:	b580      	push	{r7, lr}
 8008308:	b088      	sub	sp, #32
 800830a:	af00      	add	r7, sp, #0
 800830c:	60f8      	str	r0, [r7, #12]
 800830e:	60b9      	str	r1, [r7, #8]
 8008310:	4613      	mov	r3, r2
 8008312:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8008314:	88fb      	ldrh	r3, [r7, #6]
 8008316:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800831a:	2b00      	cmp	r3, #0
 800831c:	d07c      	beq.n	8008418 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008326:	b29b      	uxth	r3, r3
 8008328:	461a      	mov	r2, r3
 800832a:	68bb      	ldr	r3, [r7, #8]
 800832c:	781b      	ldrb	r3, [r3, #0]
 800832e:	00db      	lsls	r3, r3, #3
 8008330:	4413      	add	r3, r2
 8008332:	68fa      	ldr	r2, [r7, #12]
 8008334:	6812      	ldr	r2, [r2, #0]
 8008336:	4413      	add	r3, r2
 8008338:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800833c:	881b      	ldrh	r3, [r3, #0]
 800833e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008342:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8008344:	68bb      	ldr	r3, [r7, #8]
 8008346:	699a      	ldr	r2, [r3, #24]
 8008348:	8b7b      	ldrh	r3, [r7, #26]
 800834a:	429a      	cmp	r2, r3
 800834c:	d306      	bcc.n	800835c <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 800834e:	68bb      	ldr	r3, [r7, #8]
 8008350:	699a      	ldr	r2, [r3, #24]
 8008352:	8b7b      	ldrh	r3, [r7, #26]
 8008354:	1ad2      	subs	r2, r2, r3
 8008356:	68bb      	ldr	r3, [r7, #8]
 8008358:	619a      	str	r2, [r3, #24]
 800835a:	e002      	b.n	8008362 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 800835c:	68bb      	ldr	r3, [r7, #8]
 800835e:	2200      	movs	r2, #0
 8008360:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8008362:	68bb      	ldr	r3, [r7, #8]
 8008364:	699b      	ldr	r3, [r3, #24]
 8008366:	2b00      	cmp	r3, #0
 8008368:	d123      	bne.n	80083b2 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	461a      	mov	r2, r3
 8008370:	68bb      	ldr	r3, [r7, #8]
 8008372:	781b      	ldrb	r3, [r3, #0]
 8008374:	009b      	lsls	r3, r3, #2
 8008376:	4413      	add	r3, r2
 8008378:	881b      	ldrh	r3, [r3, #0]
 800837a:	b29b      	uxth	r3, r3
 800837c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008380:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008384:	833b      	strh	r3, [r7, #24]
 8008386:	8b3b      	ldrh	r3, [r7, #24]
 8008388:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800838c:	833b      	strh	r3, [r7, #24]
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	461a      	mov	r2, r3
 8008394:	68bb      	ldr	r3, [r7, #8]
 8008396:	781b      	ldrb	r3, [r3, #0]
 8008398:	009b      	lsls	r3, r3, #2
 800839a:	441a      	add	r2, r3
 800839c:	8b3b      	ldrh	r3, [r7, #24]
 800839e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80083a2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80083a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80083aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80083ae:	b29b      	uxth	r3, r3
 80083b0:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80083b2:	88fb      	ldrh	r3, [r7, #6]
 80083b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d01f      	beq.n	80083fc <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	461a      	mov	r2, r3
 80083c2:	68bb      	ldr	r3, [r7, #8]
 80083c4:	781b      	ldrb	r3, [r3, #0]
 80083c6:	009b      	lsls	r3, r3, #2
 80083c8:	4413      	add	r3, r2
 80083ca:	881b      	ldrh	r3, [r3, #0]
 80083cc:	b29b      	uxth	r3, r3
 80083ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80083d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80083d6:	82fb      	strh	r3, [r7, #22]
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	461a      	mov	r2, r3
 80083de:	68bb      	ldr	r3, [r7, #8]
 80083e0:	781b      	ldrb	r3, [r3, #0]
 80083e2:	009b      	lsls	r3, r3, #2
 80083e4:	441a      	add	r2, r3
 80083e6:	8afb      	ldrh	r3, [r7, #22]
 80083e8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80083ec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80083f0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80083f4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80083f8:	b29b      	uxth	r3, r3
 80083fa:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80083fc:	8b7b      	ldrh	r3, [r7, #26]
 80083fe:	2b00      	cmp	r3, #0
 8008400:	f000 8085 	beq.w	800850e <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	6818      	ldr	r0, [r3, #0]
 8008408:	68bb      	ldr	r3, [r7, #8]
 800840a:	6959      	ldr	r1, [r3, #20]
 800840c:	68bb      	ldr	r3, [r7, #8]
 800840e:	891a      	ldrh	r2, [r3, #8]
 8008410:	8b7b      	ldrh	r3, [r7, #26]
 8008412:	f006 fbd8 	bl	800ebc6 <USB_ReadPMA>
 8008416:	e07a      	b.n	800850e <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008420:	b29b      	uxth	r3, r3
 8008422:	461a      	mov	r2, r3
 8008424:	68bb      	ldr	r3, [r7, #8]
 8008426:	781b      	ldrb	r3, [r3, #0]
 8008428:	00db      	lsls	r3, r3, #3
 800842a:	4413      	add	r3, r2
 800842c:	68fa      	ldr	r2, [r7, #12]
 800842e:	6812      	ldr	r2, [r2, #0]
 8008430:	4413      	add	r3, r2
 8008432:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008436:	881b      	ldrh	r3, [r3, #0]
 8008438:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800843c:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800843e:	68bb      	ldr	r3, [r7, #8]
 8008440:	699a      	ldr	r2, [r3, #24]
 8008442:	8b7b      	ldrh	r3, [r7, #26]
 8008444:	429a      	cmp	r2, r3
 8008446:	d306      	bcc.n	8008456 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8008448:	68bb      	ldr	r3, [r7, #8]
 800844a:	699a      	ldr	r2, [r3, #24]
 800844c:	8b7b      	ldrh	r3, [r7, #26]
 800844e:	1ad2      	subs	r2, r2, r3
 8008450:	68bb      	ldr	r3, [r7, #8]
 8008452:	619a      	str	r2, [r3, #24]
 8008454:	e002      	b.n	800845c <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8008456:	68bb      	ldr	r3, [r7, #8]
 8008458:	2200      	movs	r2, #0
 800845a:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800845c:	68bb      	ldr	r3, [r7, #8]
 800845e:	699b      	ldr	r3, [r3, #24]
 8008460:	2b00      	cmp	r3, #0
 8008462:	d123      	bne.n	80084ac <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	461a      	mov	r2, r3
 800846a:	68bb      	ldr	r3, [r7, #8]
 800846c:	781b      	ldrb	r3, [r3, #0]
 800846e:	009b      	lsls	r3, r3, #2
 8008470:	4413      	add	r3, r2
 8008472:	881b      	ldrh	r3, [r3, #0]
 8008474:	b29b      	uxth	r3, r3
 8008476:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800847a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800847e:	83fb      	strh	r3, [r7, #30]
 8008480:	8bfb      	ldrh	r3, [r7, #30]
 8008482:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008486:	83fb      	strh	r3, [r7, #30]
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	461a      	mov	r2, r3
 800848e:	68bb      	ldr	r3, [r7, #8]
 8008490:	781b      	ldrb	r3, [r3, #0]
 8008492:	009b      	lsls	r3, r3, #2
 8008494:	441a      	add	r2, r3
 8008496:	8bfb      	ldrh	r3, [r7, #30]
 8008498:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800849c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80084a0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80084a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80084a8:	b29b      	uxth	r3, r3
 80084aa:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80084ac:	88fb      	ldrh	r3, [r7, #6]
 80084ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d11f      	bne.n	80084f6 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	461a      	mov	r2, r3
 80084bc:	68bb      	ldr	r3, [r7, #8]
 80084be:	781b      	ldrb	r3, [r3, #0]
 80084c0:	009b      	lsls	r3, r3, #2
 80084c2:	4413      	add	r3, r2
 80084c4:	881b      	ldrh	r3, [r3, #0]
 80084c6:	b29b      	uxth	r3, r3
 80084c8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80084cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80084d0:	83bb      	strh	r3, [r7, #28]
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	461a      	mov	r2, r3
 80084d8:	68bb      	ldr	r3, [r7, #8]
 80084da:	781b      	ldrb	r3, [r3, #0]
 80084dc:	009b      	lsls	r3, r3, #2
 80084de:	441a      	add	r2, r3
 80084e0:	8bbb      	ldrh	r3, [r7, #28]
 80084e2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80084e6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80084ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80084ee:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80084f2:	b29b      	uxth	r3, r3
 80084f4:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80084f6:	8b7b      	ldrh	r3, [r7, #26]
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d008      	beq.n	800850e <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	6818      	ldr	r0, [r3, #0]
 8008500:	68bb      	ldr	r3, [r7, #8]
 8008502:	6959      	ldr	r1, [r3, #20]
 8008504:	68bb      	ldr	r3, [r7, #8]
 8008506:	895a      	ldrh	r2, [r3, #10]
 8008508:	8b7b      	ldrh	r3, [r7, #26]
 800850a:	f006 fb5c 	bl	800ebc6 <USB_ReadPMA>
    }
  }

  return count;
 800850e:	8b7b      	ldrh	r3, [r7, #26]
}
 8008510:	4618      	mov	r0, r3
 8008512:	3720      	adds	r7, #32
 8008514:	46bd      	mov	sp, r7
 8008516:	bd80      	pop	{r7, pc}

08008518 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8008518:	b580      	push	{r7, lr}
 800851a:	b0a4      	sub	sp, #144	@ 0x90
 800851c:	af00      	add	r7, sp, #0
 800851e:	60f8      	str	r0, [r7, #12]
 8008520:	60b9      	str	r1, [r7, #8]
 8008522:	4613      	mov	r3, r2
 8008524:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8008526:	88fb      	ldrh	r3, [r7, #6]
 8008528:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800852c:	2b00      	cmp	r3, #0
 800852e:	f000 81db 	beq.w	80088e8 <HAL_PCD_EP_DB_Transmit+0x3d0>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800853a:	b29b      	uxth	r3, r3
 800853c:	461a      	mov	r2, r3
 800853e:	68bb      	ldr	r3, [r7, #8]
 8008540:	781b      	ldrb	r3, [r3, #0]
 8008542:	00db      	lsls	r3, r3, #3
 8008544:	4413      	add	r3, r2
 8008546:	68fa      	ldr	r2, [r7, #12]
 8008548:	6812      	ldr	r2, [r2, #0]
 800854a:	4413      	add	r3, r2
 800854c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008550:	881b      	ldrh	r3, [r3, #0]
 8008552:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008556:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88

    if (ep->xfer_len > TxPctSize)
 800855a:	68bb      	ldr	r3, [r7, #8]
 800855c:	699a      	ldr	r2, [r3, #24]
 800855e:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8008562:	429a      	cmp	r2, r3
 8008564:	d907      	bls.n	8008576 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8008566:	68bb      	ldr	r3, [r7, #8]
 8008568:	699a      	ldr	r2, [r3, #24]
 800856a:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 800856e:	1ad2      	subs	r2, r2, r3
 8008570:	68bb      	ldr	r3, [r7, #8]
 8008572:	619a      	str	r2, [r3, #24]
 8008574:	e002      	b.n	800857c <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8008576:	68bb      	ldr	r3, [r7, #8]
 8008578:	2200      	movs	r2, #0
 800857a:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800857c:	68bb      	ldr	r3, [r7, #8]
 800857e:	699b      	ldr	r3, [r3, #24]
 8008580:	2b00      	cmp	r3, #0
 8008582:	f040 80b9 	bne.w	80086f8 <HAL_PCD_EP_DB_Transmit+0x1e0>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008586:	68bb      	ldr	r3, [r7, #8]
 8008588:	785b      	ldrb	r3, [r3, #1]
 800858a:	2b00      	cmp	r3, #0
 800858c:	d126      	bne.n	80085dc <HAL_PCD_EP_DB_Transmit+0xc4>
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800859c:	b29b      	uxth	r3, r3
 800859e:	461a      	mov	r2, r3
 80085a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085a2:	4413      	add	r3, r2
 80085a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80085a6:	68bb      	ldr	r3, [r7, #8]
 80085a8:	781b      	ldrb	r3, [r3, #0]
 80085aa:	00da      	lsls	r2, r3, #3
 80085ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085ae:	4413      	add	r3, r2
 80085b0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80085b4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80085b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085b8:	881b      	ldrh	r3, [r3, #0]
 80085ba:	b29b      	uxth	r3, r3
 80085bc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80085c0:	b29a      	uxth	r2, r3
 80085c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085c4:	801a      	strh	r2, [r3, #0]
 80085c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085c8:	881b      	ldrh	r3, [r3, #0]
 80085ca:	b29b      	uxth	r3, r3
 80085cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80085d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80085d4:	b29a      	uxth	r2, r3
 80085d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085d8:	801a      	strh	r2, [r3, #0]
 80085da:	e01a      	b.n	8008612 <HAL_PCD_EP_DB_Transmit+0xfa>
 80085dc:	68bb      	ldr	r3, [r7, #8]
 80085de:	785b      	ldrb	r3, [r3, #1]
 80085e0:	2b01      	cmp	r3, #1
 80085e2:	d116      	bne.n	8008612 <HAL_PCD_EP_DB_Transmit+0xfa>
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80085f2:	b29b      	uxth	r3, r3
 80085f4:	461a      	mov	r2, r3
 80085f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085f8:	4413      	add	r3, r2
 80085fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80085fc:	68bb      	ldr	r3, [r7, #8]
 80085fe:	781b      	ldrb	r3, [r3, #0]
 8008600:	00da      	lsls	r2, r3, #3
 8008602:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008604:	4413      	add	r3, r2
 8008606:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800860a:	633b      	str	r3, [r7, #48]	@ 0x30
 800860c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800860e:	2200      	movs	r2, #0
 8008610:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	627b      	str	r3, [r7, #36]	@ 0x24
 8008618:	68bb      	ldr	r3, [r7, #8]
 800861a:	785b      	ldrb	r3, [r3, #1]
 800861c:	2b00      	cmp	r3, #0
 800861e:	d126      	bne.n	800866e <HAL_PCD_EP_DB_Transmit+0x156>
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	61fb      	str	r3, [r7, #28]
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800862e:	b29b      	uxth	r3, r3
 8008630:	461a      	mov	r2, r3
 8008632:	69fb      	ldr	r3, [r7, #28]
 8008634:	4413      	add	r3, r2
 8008636:	61fb      	str	r3, [r7, #28]
 8008638:	68bb      	ldr	r3, [r7, #8]
 800863a:	781b      	ldrb	r3, [r3, #0]
 800863c:	00da      	lsls	r2, r3, #3
 800863e:	69fb      	ldr	r3, [r7, #28]
 8008640:	4413      	add	r3, r2
 8008642:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008646:	61bb      	str	r3, [r7, #24]
 8008648:	69bb      	ldr	r3, [r7, #24]
 800864a:	881b      	ldrh	r3, [r3, #0]
 800864c:	b29b      	uxth	r3, r3
 800864e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008652:	b29a      	uxth	r2, r3
 8008654:	69bb      	ldr	r3, [r7, #24]
 8008656:	801a      	strh	r2, [r3, #0]
 8008658:	69bb      	ldr	r3, [r7, #24]
 800865a:	881b      	ldrh	r3, [r3, #0]
 800865c:	b29b      	uxth	r3, r3
 800865e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008662:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008666:	b29a      	uxth	r2, r3
 8008668:	69bb      	ldr	r3, [r7, #24]
 800866a:	801a      	strh	r2, [r3, #0]
 800866c:	e017      	b.n	800869e <HAL_PCD_EP_DB_Transmit+0x186>
 800866e:	68bb      	ldr	r3, [r7, #8]
 8008670:	785b      	ldrb	r3, [r3, #1]
 8008672:	2b01      	cmp	r3, #1
 8008674:	d113      	bne.n	800869e <HAL_PCD_EP_DB_Transmit+0x186>
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800867e:	b29b      	uxth	r3, r3
 8008680:	461a      	mov	r2, r3
 8008682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008684:	4413      	add	r3, r2
 8008686:	627b      	str	r3, [r7, #36]	@ 0x24
 8008688:	68bb      	ldr	r3, [r7, #8]
 800868a:	781b      	ldrb	r3, [r3, #0]
 800868c:	00da      	lsls	r2, r3, #3
 800868e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008690:	4413      	add	r3, r2
 8008692:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008696:	623b      	str	r3, [r7, #32]
 8008698:	6a3b      	ldr	r3, [r7, #32]
 800869a:	2200      	movs	r2, #0
 800869c:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800869e:	68bb      	ldr	r3, [r7, #8]
 80086a0:	781b      	ldrb	r3, [r3, #0]
 80086a2:	4619      	mov	r1, r3
 80086a4:	68f8      	ldr	r0, [r7, #12]
 80086a6:	f008 f9a2 	bl	80109ee <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80086aa:	88fb      	ldrh	r3, [r7, #6]
 80086ac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	f000 82fa 	beq.w	8008caa <HAL_PCD_EP_DB_Transmit+0x792>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	461a      	mov	r2, r3
 80086bc:	68bb      	ldr	r3, [r7, #8]
 80086be:	781b      	ldrb	r3, [r3, #0]
 80086c0:	009b      	lsls	r3, r3, #2
 80086c2:	4413      	add	r3, r2
 80086c4:	881b      	ldrh	r3, [r3, #0]
 80086c6:	b29b      	uxth	r3, r3
 80086c8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80086cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80086d0:	82fb      	strh	r3, [r7, #22]
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	461a      	mov	r2, r3
 80086d8:	68bb      	ldr	r3, [r7, #8]
 80086da:	781b      	ldrb	r3, [r3, #0]
 80086dc:	009b      	lsls	r3, r3, #2
 80086de:	441a      	add	r2, r3
 80086e0:	8afb      	ldrh	r3, [r7, #22]
 80086e2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80086e6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80086ea:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80086ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80086f2:	b29b      	uxth	r3, r3
 80086f4:	8013      	strh	r3, [r2, #0]
 80086f6:	e2d8      	b.n	8008caa <HAL_PCD_EP_DB_Transmit+0x792>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80086f8:	88fb      	ldrh	r3, [r7, #6]
 80086fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d021      	beq.n	8008746 <HAL_PCD_EP_DB_Transmit+0x22e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	461a      	mov	r2, r3
 8008708:	68bb      	ldr	r3, [r7, #8]
 800870a:	781b      	ldrb	r3, [r3, #0]
 800870c:	009b      	lsls	r3, r3, #2
 800870e:	4413      	add	r3, r2
 8008710:	881b      	ldrh	r3, [r3, #0]
 8008712:	b29b      	uxth	r3, r3
 8008714:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008718:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800871c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	461a      	mov	r2, r3
 8008726:	68bb      	ldr	r3, [r7, #8]
 8008728:	781b      	ldrb	r3, [r3, #0]
 800872a:	009b      	lsls	r3, r3, #2
 800872c:	441a      	add	r2, r3
 800872e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8008732:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008736:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800873a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800873e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008742:	b29b      	uxth	r3, r3
 8008744:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8008746:	68bb      	ldr	r3, [r7, #8]
 8008748:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800874c:	2b01      	cmp	r3, #1
 800874e:	f040 82ac 	bne.w	8008caa <HAL_PCD_EP_DB_Transmit+0x792>
      {
        ep->xfer_buff += TxPctSize;
 8008752:	68bb      	ldr	r3, [r7, #8]
 8008754:	695a      	ldr	r2, [r3, #20]
 8008756:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 800875a:	441a      	add	r2, r3
 800875c:	68bb      	ldr	r3, [r7, #8]
 800875e:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8008760:	68bb      	ldr	r3, [r7, #8]
 8008762:	69da      	ldr	r2, [r3, #28]
 8008764:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8008768:	441a      	add	r2, r3
 800876a:	68bb      	ldr	r3, [r7, #8]
 800876c:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800876e:	68bb      	ldr	r3, [r7, #8]
 8008770:	6a1a      	ldr	r2, [r3, #32]
 8008772:	68bb      	ldr	r3, [r7, #8]
 8008774:	691b      	ldr	r3, [r3, #16]
 8008776:	429a      	cmp	r2, r3
 8008778:	d30b      	bcc.n	8008792 <HAL_PCD_EP_DB_Transmit+0x27a>
        {
          len = ep->maxpacket;
 800877a:	68bb      	ldr	r3, [r7, #8]
 800877c:	691b      	ldr	r3, [r3, #16]
 800877e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8008782:	68bb      	ldr	r3, [r7, #8]
 8008784:	6a1a      	ldr	r2, [r3, #32]
 8008786:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800878a:	1ad2      	subs	r2, r2, r3
 800878c:	68bb      	ldr	r3, [r7, #8]
 800878e:	621a      	str	r2, [r3, #32]
 8008790:	e017      	b.n	80087c2 <HAL_PCD_EP_DB_Transmit+0x2aa>
        }
        else if (ep->xfer_len_db == 0U)
 8008792:	68bb      	ldr	r3, [r7, #8]
 8008794:	6a1b      	ldr	r3, [r3, #32]
 8008796:	2b00      	cmp	r3, #0
 8008798:	d108      	bne.n	80087ac <HAL_PCD_EP_DB_Transmit+0x294>
        {
          len = TxPctSize;
 800879a:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 800879e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 80087a2:	68bb      	ldr	r3, [r7, #8]
 80087a4:	2200      	movs	r2, #0
 80087a6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80087aa:	e00a      	b.n	80087c2 <HAL_PCD_EP_DB_Transmit+0x2aa>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 80087ac:	68bb      	ldr	r3, [r7, #8]
 80087ae:	2200      	movs	r2, #0
 80087b0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 80087b4:	68bb      	ldr	r3, [r7, #8]
 80087b6:	6a1b      	ldr	r3, [r3, #32]
 80087b8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 80087bc:	68bb      	ldr	r3, [r7, #8]
 80087be:	2200      	movs	r2, #0
 80087c0:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80087c2:	68bb      	ldr	r3, [r7, #8]
 80087c4:	785b      	ldrb	r3, [r3, #1]
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d165      	bne.n	8008896 <HAL_PCD_EP_DB_Transmit+0x37e>
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80087d8:	b29b      	uxth	r3, r3
 80087da:	461a      	mov	r2, r3
 80087dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087de:	4413      	add	r3, r2
 80087e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80087e2:	68bb      	ldr	r3, [r7, #8]
 80087e4:	781b      	ldrb	r3, [r3, #0]
 80087e6:	00da      	lsls	r2, r3, #3
 80087e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087ea:	4413      	add	r3, r2
 80087ec:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80087f0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80087f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087f4:	881b      	ldrh	r3, [r3, #0]
 80087f6:	b29b      	uxth	r3, r3
 80087f8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80087fc:	b29a      	uxth	r2, r3
 80087fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008800:	801a      	strh	r2, [r3, #0]
 8008802:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008806:	2b00      	cmp	r3, #0
 8008808:	d10a      	bne.n	8008820 <HAL_PCD_EP_DB_Transmit+0x308>
 800880a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800880c:	881b      	ldrh	r3, [r3, #0]
 800880e:	b29b      	uxth	r3, r3
 8008810:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008814:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008818:	b29a      	uxth	r2, r3
 800881a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800881c:	801a      	strh	r2, [r3, #0]
 800881e:	e057      	b.n	80088d0 <HAL_PCD_EP_DB_Transmit+0x3b8>
 8008820:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008824:	2b3e      	cmp	r3, #62	@ 0x3e
 8008826:	d818      	bhi.n	800885a <HAL_PCD_EP_DB_Transmit+0x342>
 8008828:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800882c:	085b      	lsrs	r3, r3, #1
 800882e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008830:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008834:	f003 0301 	and.w	r3, r3, #1
 8008838:	2b00      	cmp	r3, #0
 800883a:	d002      	beq.n	8008842 <HAL_PCD_EP_DB_Transmit+0x32a>
 800883c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800883e:	3301      	adds	r3, #1
 8008840:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008842:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008844:	881b      	ldrh	r3, [r3, #0]
 8008846:	b29a      	uxth	r2, r3
 8008848:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800884a:	b29b      	uxth	r3, r3
 800884c:	029b      	lsls	r3, r3, #10
 800884e:	b29b      	uxth	r3, r3
 8008850:	4313      	orrs	r3, r2
 8008852:	b29a      	uxth	r2, r3
 8008854:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008856:	801a      	strh	r2, [r3, #0]
 8008858:	e03a      	b.n	80088d0 <HAL_PCD_EP_DB_Transmit+0x3b8>
 800885a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800885e:	095b      	lsrs	r3, r3, #5
 8008860:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008862:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008866:	f003 031f 	and.w	r3, r3, #31
 800886a:	2b00      	cmp	r3, #0
 800886c:	d102      	bne.n	8008874 <HAL_PCD_EP_DB_Transmit+0x35c>
 800886e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008870:	3b01      	subs	r3, #1
 8008872:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008874:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008876:	881b      	ldrh	r3, [r3, #0]
 8008878:	b29a      	uxth	r2, r3
 800887a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800887c:	b29b      	uxth	r3, r3
 800887e:	029b      	lsls	r3, r3, #10
 8008880:	b29b      	uxth	r3, r3
 8008882:	4313      	orrs	r3, r2
 8008884:	b29b      	uxth	r3, r3
 8008886:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800888a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800888e:	b29a      	uxth	r2, r3
 8008890:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008892:	801a      	strh	r2, [r3, #0]
 8008894:	e01c      	b.n	80088d0 <HAL_PCD_EP_DB_Transmit+0x3b8>
 8008896:	68bb      	ldr	r3, [r7, #8]
 8008898:	785b      	ldrb	r3, [r3, #1]
 800889a:	2b01      	cmp	r3, #1
 800889c:	d118      	bne.n	80088d0 <HAL_PCD_EP_DB_Transmit+0x3b8>
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	647b      	str	r3, [r7, #68]	@ 0x44
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80088ac:	b29b      	uxth	r3, r3
 80088ae:	461a      	mov	r2, r3
 80088b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80088b2:	4413      	add	r3, r2
 80088b4:	647b      	str	r3, [r7, #68]	@ 0x44
 80088b6:	68bb      	ldr	r3, [r7, #8]
 80088b8:	781b      	ldrb	r3, [r3, #0]
 80088ba:	00da      	lsls	r2, r3, #3
 80088bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80088be:	4413      	add	r3, r2
 80088c0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80088c4:	643b      	str	r3, [r7, #64]	@ 0x40
 80088c6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80088ca:	b29a      	uxth	r2, r3
 80088cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80088ce:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	6818      	ldr	r0, [r3, #0]
 80088d4:	68bb      	ldr	r3, [r7, #8]
 80088d6:	6959      	ldr	r1, [r3, #20]
 80088d8:	68bb      	ldr	r3, [r7, #8]
 80088da:	891a      	ldrh	r2, [r3, #8]
 80088dc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80088e0:	b29b      	uxth	r3, r3
 80088e2:	f006 f92e 	bl	800eb42 <USB_WritePMA>
 80088e6:	e1e0      	b.n	8008caa <HAL_PCD_EP_DB_Transmit+0x792>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80088f0:	b29b      	uxth	r3, r3
 80088f2:	461a      	mov	r2, r3
 80088f4:	68bb      	ldr	r3, [r7, #8]
 80088f6:	781b      	ldrb	r3, [r3, #0]
 80088f8:	00db      	lsls	r3, r3, #3
 80088fa:	4413      	add	r3, r2
 80088fc:	68fa      	ldr	r2, [r7, #12]
 80088fe:	6812      	ldr	r2, [r2, #0]
 8008900:	4413      	add	r3, r2
 8008902:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008906:	881b      	ldrh	r3, [r3, #0]
 8008908:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800890c:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88

    if (ep->xfer_len >= TxPctSize)
 8008910:	68bb      	ldr	r3, [r7, #8]
 8008912:	699a      	ldr	r2, [r3, #24]
 8008914:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8008918:	429a      	cmp	r2, r3
 800891a:	d307      	bcc.n	800892c <HAL_PCD_EP_DB_Transmit+0x414>
    {
      ep->xfer_len -= TxPctSize;
 800891c:	68bb      	ldr	r3, [r7, #8]
 800891e:	699a      	ldr	r2, [r3, #24]
 8008920:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8008924:	1ad2      	subs	r2, r2, r3
 8008926:	68bb      	ldr	r3, [r7, #8]
 8008928:	619a      	str	r2, [r3, #24]
 800892a:	e002      	b.n	8008932 <HAL_PCD_EP_DB_Transmit+0x41a>
    }
    else
    {
      ep->xfer_len = 0U;
 800892c:	68bb      	ldr	r3, [r7, #8]
 800892e:	2200      	movs	r2, #0
 8008930:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8008932:	68bb      	ldr	r3, [r7, #8]
 8008934:	699b      	ldr	r3, [r3, #24]
 8008936:	2b00      	cmp	r3, #0
 8008938:	f040 80c0 	bne.w	8008abc <HAL_PCD_EP_DB_Transmit+0x5a4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800893c:	68bb      	ldr	r3, [r7, #8]
 800893e:	785b      	ldrb	r3, [r3, #1]
 8008940:	2b00      	cmp	r3, #0
 8008942:	d126      	bne.n	8008992 <HAL_PCD_EP_DB_Transmit+0x47a>
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008952:	b29b      	uxth	r3, r3
 8008954:	461a      	mov	r2, r3
 8008956:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008958:	4413      	add	r3, r2
 800895a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800895c:	68bb      	ldr	r3, [r7, #8]
 800895e:	781b      	ldrb	r3, [r3, #0]
 8008960:	00da      	lsls	r2, r3, #3
 8008962:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008964:	4413      	add	r3, r2
 8008966:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800896a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800896c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800896e:	881b      	ldrh	r3, [r3, #0]
 8008970:	b29b      	uxth	r3, r3
 8008972:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008976:	b29a      	uxth	r2, r3
 8008978:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800897a:	801a      	strh	r2, [r3, #0]
 800897c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800897e:	881b      	ldrh	r3, [r3, #0]
 8008980:	b29b      	uxth	r3, r3
 8008982:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008986:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800898a:	b29a      	uxth	r2, r3
 800898c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800898e:	801a      	strh	r2, [r3, #0]
 8008990:	e01a      	b.n	80089c8 <HAL_PCD_EP_DB_Transmit+0x4b0>
 8008992:	68bb      	ldr	r3, [r7, #8]
 8008994:	785b      	ldrb	r3, [r3, #1]
 8008996:	2b01      	cmp	r3, #1
 8008998:	d116      	bne.n	80089c8 <HAL_PCD_EP_DB_Transmit+0x4b0>
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	667b      	str	r3, [r7, #100]	@ 0x64
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80089a8:	b29b      	uxth	r3, r3
 80089aa:	461a      	mov	r2, r3
 80089ac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80089ae:	4413      	add	r3, r2
 80089b0:	667b      	str	r3, [r7, #100]	@ 0x64
 80089b2:	68bb      	ldr	r3, [r7, #8]
 80089b4:	781b      	ldrb	r3, [r3, #0]
 80089b6:	00da      	lsls	r2, r3, #3
 80089b8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80089ba:	4413      	add	r3, r2
 80089bc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80089c0:	663b      	str	r3, [r7, #96]	@ 0x60
 80089c2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80089c4:	2200      	movs	r2, #0
 80089c6:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	677b      	str	r3, [r7, #116]	@ 0x74
 80089ce:	68bb      	ldr	r3, [r7, #8]
 80089d0:	785b      	ldrb	r3, [r3, #1]
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d12b      	bne.n	8008a2e <HAL_PCD_EP_DB_Transmit+0x516>
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80089e4:	b29b      	uxth	r3, r3
 80089e6:	461a      	mov	r2, r3
 80089e8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80089ea:	4413      	add	r3, r2
 80089ec:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80089ee:	68bb      	ldr	r3, [r7, #8]
 80089f0:	781b      	ldrb	r3, [r3, #0]
 80089f2:	00da      	lsls	r2, r3, #3
 80089f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80089f6:	4413      	add	r3, r2
 80089f8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80089fc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008a00:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008a04:	881b      	ldrh	r3, [r3, #0]
 8008a06:	b29b      	uxth	r3, r3
 8008a08:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008a0c:	b29a      	uxth	r2, r3
 8008a0e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008a12:	801a      	strh	r2, [r3, #0]
 8008a14:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008a18:	881b      	ldrh	r3, [r3, #0]
 8008a1a:	b29b      	uxth	r3, r3
 8008a1c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008a20:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008a24:	b29a      	uxth	r2, r3
 8008a26:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008a2a:	801a      	strh	r2, [r3, #0]
 8008a2c:	e017      	b.n	8008a5e <HAL_PCD_EP_DB_Transmit+0x546>
 8008a2e:	68bb      	ldr	r3, [r7, #8]
 8008a30:	785b      	ldrb	r3, [r3, #1]
 8008a32:	2b01      	cmp	r3, #1
 8008a34:	d113      	bne.n	8008a5e <HAL_PCD_EP_DB_Transmit+0x546>
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008a3e:	b29b      	uxth	r3, r3
 8008a40:	461a      	mov	r2, r3
 8008a42:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008a44:	4413      	add	r3, r2
 8008a46:	677b      	str	r3, [r7, #116]	@ 0x74
 8008a48:	68bb      	ldr	r3, [r7, #8]
 8008a4a:	781b      	ldrb	r3, [r3, #0]
 8008a4c:	00da      	lsls	r2, r3, #3
 8008a4e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008a50:	4413      	add	r3, r2
 8008a52:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008a56:	673b      	str	r3, [r7, #112]	@ 0x70
 8008a58:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008a5a:	2200      	movs	r2, #0
 8008a5c:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8008a5e:	68bb      	ldr	r3, [r7, #8]
 8008a60:	781b      	ldrb	r3, [r3, #0]
 8008a62:	4619      	mov	r1, r3
 8008a64:	68f8      	ldr	r0, [r7, #12]
 8008a66:	f007 ffc2 	bl	80109ee <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8008a6a:	88fb      	ldrh	r3, [r7, #6]
 8008a6c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	f040 811a 	bne.w	8008caa <HAL_PCD_EP_DB_Transmit+0x792>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	461a      	mov	r2, r3
 8008a7c:	68bb      	ldr	r3, [r7, #8]
 8008a7e:	781b      	ldrb	r3, [r3, #0]
 8008a80:	009b      	lsls	r3, r3, #2
 8008a82:	4413      	add	r3, r2
 8008a84:	881b      	ldrh	r3, [r3, #0]
 8008a86:	b29b      	uxth	r3, r3
 8008a88:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008a8c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a90:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	461a      	mov	r2, r3
 8008a9a:	68bb      	ldr	r3, [r7, #8]
 8008a9c:	781b      	ldrb	r3, [r3, #0]
 8008a9e:	009b      	lsls	r3, r3, #2
 8008aa0:	441a      	add	r2, r3
 8008aa2:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8008aa6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008aaa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008aae:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008ab2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008ab6:	b29b      	uxth	r3, r3
 8008ab8:	8013      	strh	r3, [r2, #0]
 8008aba:	e0f6      	b.n	8008caa <HAL_PCD_EP_DB_Transmit+0x792>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8008abc:	88fb      	ldrh	r3, [r7, #6]
 8008abe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d121      	bne.n	8008b0a <HAL_PCD_EP_DB_Transmit+0x5f2>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	461a      	mov	r2, r3
 8008acc:	68bb      	ldr	r3, [r7, #8]
 8008ace:	781b      	ldrb	r3, [r3, #0]
 8008ad0:	009b      	lsls	r3, r3, #2
 8008ad2:	4413      	add	r3, r2
 8008ad4:	881b      	ldrh	r3, [r3, #0]
 8008ad6:	b29b      	uxth	r3, r3
 8008ad8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008adc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008ae0:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	461a      	mov	r2, r3
 8008aea:	68bb      	ldr	r3, [r7, #8]
 8008aec:	781b      	ldrb	r3, [r3, #0]
 8008aee:	009b      	lsls	r3, r3, #2
 8008af0:	441a      	add	r2, r3
 8008af2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8008af6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008afa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008afe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008b02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008b06:	b29b      	uxth	r3, r3
 8008b08:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8008b0a:	68bb      	ldr	r3, [r7, #8]
 8008b0c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008b10:	2b01      	cmp	r3, #1
 8008b12:	f040 80ca 	bne.w	8008caa <HAL_PCD_EP_DB_Transmit+0x792>
      {
        ep->xfer_buff += TxPctSize;
 8008b16:	68bb      	ldr	r3, [r7, #8]
 8008b18:	695a      	ldr	r2, [r3, #20]
 8008b1a:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8008b1e:	441a      	add	r2, r3
 8008b20:	68bb      	ldr	r3, [r7, #8]
 8008b22:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8008b24:	68bb      	ldr	r3, [r7, #8]
 8008b26:	69da      	ldr	r2, [r3, #28]
 8008b28:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8008b2c:	441a      	add	r2, r3
 8008b2e:	68bb      	ldr	r3, [r7, #8]
 8008b30:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8008b32:	68bb      	ldr	r3, [r7, #8]
 8008b34:	6a1a      	ldr	r2, [r3, #32]
 8008b36:	68bb      	ldr	r3, [r7, #8]
 8008b38:	691b      	ldr	r3, [r3, #16]
 8008b3a:	429a      	cmp	r2, r3
 8008b3c:	d30b      	bcc.n	8008b56 <HAL_PCD_EP_DB_Transmit+0x63e>
        {
          len = ep->maxpacket;
 8008b3e:	68bb      	ldr	r3, [r7, #8]
 8008b40:	691b      	ldr	r3, [r3, #16]
 8008b42:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8008b46:	68bb      	ldr	r3, [r7, #8]
 8008b48:	6a1a      	ldr	r2, [r3, #32]
 8008b4a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008b4e:	1ad2      	subs	r2, r2, r3
 8008b50:	68bb      	ldr	r3, [r7, #8]
 8008b52:	621a      	str	r2, [r3, #32]
 8008b54:	e017      	b.n	8008b86 <HAL_PCD_EP_DB_Transmit+0x66e>
        }
        else if (ep->xfer_len_db == 0U)
 8008b56:	68bb      	ldr	r3, [r7, #8]
 8008b58:	6a1b      	ldr	r3, [r3, #32]
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d108      	bne.n	8008b70 <HAL_PCD_EP_DB_Transmit+0x658>
        {
          len = TxPctSize;
 8008b5e:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8008b62:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 8008b66:	68bb      	ldr	r3, [r7, #8]
 8008b68:	2200      	movs	r2, #0
 8008b6a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8008b6e:	e00a      	b.n	8008b86 <HAL_PCD_EP_DB_Transmit+0x66e>
        }
        else
        {
          len = ep->xfer_len_db;
 8008b70:	68bb      	ldr	r3, [r7, #8]
 8008b72:	6a1b      	ldr	r3, [r3, #32]
 8008b74:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8008b78:	68bb      	ldr	r3, [r7, #8]
 8008b7a:	2200      	movs	r2, #0
 8008b7c:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8008b7e:	68bb      	ldr	r3, [r7, #8]
 8008b80:	2200      	movs	r2, #0
 8008b82:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	657b      	str	r3, [r7, #84]	@ 0x54
 8008b8c:	68bb      	ldr	r3, [r7, #8]
 8008b8e:	785b      	ldrb	r3, [r3, #1]
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d165      	bne.n	8008c60 <HAL_PCD_EP_DB_Transmit+0x748>
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008ba2:	b29b      	uxth	r3, r3
 8008ba4:	461a      	mov	r2, r3
 8008ba6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008ba8:	4413      	add	r3, r2
 8008baa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008bac:	68bb      	ldr	r3, [r7, #8]
 8008bae:	781b      	ldrb	r3, [r3, #0]
 8008bb0:	00da      	lsls	r2, r3, #3
 8008bb2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008bb4:	4413      	add	r3, r2
 8008bb6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008bba:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008bbc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008bbe:	881b      	ldrh	r3, [r3, #0]
 8008bc0:	b29b      	uxth	r3, r3
 8008bc2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008bc6:	b29a      	uxth	r2, r3
 8008bc8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008bca:	801a      	strh	r2, [r3, #0]
 8008bcc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d10a      	bne.n	8008bea <HAL_PCD_EP_DB_Transmit+0x6d2>
 8008bd4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008bd6:	881b      	ldrh	r3, [r3, #0]
 8008bd8:	b29b      	uxth	r3, r3
 8008bda:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008bde:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008be2:	b29a      	uxth	r2, r3
 8008be4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008be6:	801a      	strh	r2, [r3, #0]
 8008be8:	e054      	b.n	8008c94 <HAL_PCD_EP_DB_Transmit+0x77c>
 8008bea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008bee:	2b3e      	cmp	r3, #62	@ 0x3e
 8008bf0:	d818      	bhi.n	8008c24 <HAL_PCD_EP_DB_Transmit+0x70c>
 8008bf2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008bf6:	085b      	lsrs	r3, r3, #1
 8008bf8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008bfa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008bfe:	f003 0301 	and.w	r3, r3, #1
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d002      	beq.n	8008c0c <HAL_PCD_EP_DB_Transmit+0x6f4>
 8008c06:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008c08:	3301      	adds	r3, #1
 8008c0a:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008c0c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008c0e:	881b      	ldrh	r3, [r3, #0]
 8008c10:	b29a      	uxth	r2, r3
 8008c12:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008c14:	b29b      	uxth	r3, r3
 8008c16:	029b      	lsls	r3, r3, #10
 8008c18:	b29b      	uxth	r3, r3
 8008c1a:	4313      	orrs	r3, r2
 8008c1c:	b29a      	uxth	r2, r3
 8008c1e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008c20:	801a      	strh	r2, [r3, #0]
 8008c22:	e037      	b.n	8008c94 <HAL_PCD_EP_DB_Transmit+0x77c>
 8008c24:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008c28:	095b      	lsrs	r3, r3, #5
 8008c2a:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008c2c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008c30:	f003 031f 	and.w	r3, r3, #31
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d102      	bne.n	8008c3e <HAL_PCD_EP_DB_Transmit+0x726>
 8008c38:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008c3a:	3b01      	subs	r3, #1
 8008c3c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008c3e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008c40:	881b      	ldrh	r3, [r3, #0]
 8008c42:	b29a      	uxth	r2, r3
 8008c44:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008c46:	b29b      	uxth	r3, r3
 8008c48:	029b      	lsls	r3, r3, #10
 8008c4a:	b29b      	uxth	r3, r3
 8008c4c:	4313      	orrs	r3, r2
 8008c4e:	b29b      	uxth	r3, r3
 8008c50:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008c54:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008c58:	b29a      	uxth	r2, r3
 8008c5a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008c5c:	801a      	strh	r2, [r3, #0]
 8008c5e:	e019      	b.n	8008c94 <HAL_PCD_EP_DB_Transmit+0x77c>
 8008c60:	68bb      	ldr	r3, [r7, #8]
 8008c62:	785b      	ldrb	r3, [r3, #1]
 8008c64:	2b01      	cmp	r3, #1
 8008c66:	d115      	bne.n	8008c94 <HAL_PCD_EP_DB_Transmit+0x77c>
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008c70:	b29b      	uxth	r3, r3
 8008c72:	461a      	mov	r2, r3
 8008c74:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008c76:	4413      	add	r3, r2
 8008c78:	657b      	str	r3, [r7, #84]	@ 0x54
 8008c7a:	68bb      	ldr	r3, [r7, #8]
 8008c7c:	781b      	ldrb	r3, [r3, #0]
 8008c7e:	00da      	lsls	r2, r3, #3
 8008c80:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008c82:	4413      	add	r3, r2
 8008c84:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008c88:	653b      	str	r3, [r7, #80]	@ 0x50
 8008c8a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008c8e:	b29a      	uxth	r2, r3
 8008c90:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008c92:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	6818      	ldr	r0, [r3, #0]
 8008c98:	68bb      	ldr	r3, [r7, #8]
 8008c9a:	6959      	ldr	r1, [r3, #20]
 8008c9c:	68bb      	ldr	r3, [r7, #8]
 8008c9e:	895a      	ldrh	r2, [r3, #10]
 8008ca0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008ca4:	b29b      	uxth	r3, r3
 8008ca6:	f005 ff4c 	bl	800eb42 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	461a      	mov	r2, r3
 8008cb0:	68bb      	ldr	r3, [r7, #8]
 8008cb2:	781b      	ldrb	r3, [r3, #0]
 8008cb4:	009b      	lsls	r3, r3, #2
 8008cb6:	4413      	add	r3, r2
 8008cb8:	881b      	ldrh	r3, [r3, #0]
 8008cba:	b29b      	uxth	r3, r3
 8008cbc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008cc0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008cc4:	82bb      	strh	r3, [r7, #20]
 8008cc6:	8abb      	ldrh	r3, [r7, #20]
 8008cc8:	f083 0310 	eor.w	r3, r3, #16
 8008ccc:	82bb      	strh	r3, [r7, #20]
 8008cce:	8abb      	ldrh	r3, [r7, #20]
 8008cd0:	f083 0320 	eor.w	r3, r3, #32
 8008cd4:	82bb      	strh	r3, [r7, #20]
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	461a      	mov	r2, r3
 8008cdc:	68bb      	ldr	r3, [r7, #8]
 8008cde:	781b      	ldrb	r3, [r3, #0]
 8008ce0:	009b      	lsls	r3, r3, #2
 8008ce2:	441a      	add	r2, r3
 8008ce4:	8abb      	ldrh	r3, [r7, #20]
 8008ce6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008cea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008cee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008cf2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008cf6:	b29b      	uxth	r3, r3
 8008cf8:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8008cfa:	2300      	movs	r3, #0
}
 8008cfc:	4618      	mov	r0, r3
 8008cfe:	3790      	adds	r7, #144	@ 0x90
 8008d00:	46bd      	mov	sp, r7
 8008d02:	bd80      	pop	{r7, pc}

08008d04 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8008d04:	b480      	push	{r7}
 8008d06:	b087      	sub	sp, #28
 8008d08:	af00      	add	r7, sp, #0
 8008d0a:	60f8      	str	r0, [r7, #12]
 8008d0c:	607b      	str	r3, [r7, #4]
 8008d0e:	460b      	mov	r3, r1
 8008d10:	817b      	strh	r3, [r7, #10]
 8008d12:	4613      	mov	r3, r2
 8008d14:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8008d16:	897b      	ldrh	r3, [r7, #10]
 8008d18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008d1c:	b29b      	uxth	r3, r3
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d00b      	beq.n	8008d3a <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008d22:	897b      	ldrh	r3, [r7, #10]
 8008d24:	f003 0207 	and.w	r2, r3, #7
 8008d28:	4613      	mov	r3, r2
 8008d2a:	009b      	lsls	r3, r3, #2
 8008d2c:	4413      	add	r3, r2
 8008d2e:	00db      	lsls	r3, r3, #3
 8008d30:	3310      	adds	r3, #16
 8008d32:	68fa      	ldr	r2, [r7, #12]
 8008d34:	4413      	add	r3, r2
 8008d36:	617b      	str	r3, [r7, #20]
 8008d38:	e009      	b.n	8008d4e <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8008d3a:	897a      	ldrh	r2, [r7, #10]
 8008d3c:	4613      	mov	r3, r2
 8008d3e:	009b      	lsls	r3, r3, #2
 8008d40:	4413      	add	r3, r2
 8008d42:	00db      	lsls	r3, r3, #3
 8008d44:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008d48:	68fa      	ldr	r2, [r7, #12]
 8008d4a:	4413      	add	r3, r2
 8008d4c:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8008d4e:	893b      	ldrh	r3, [r7, #8]
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d107      	bne.n	8008d64 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8008d54:	697b      	ldr	r3, [r7, #20]
 8008d56:	2200      	movs	r2, #0
 8008d58:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	b29a      	uxth	r2, r3
 8008d5e:	697b      	ldr	r3, [r7, #20]
 8008d60:	80da      	strh	r2, [r3, #6]
 8008d62:	e00b      	b.n	8008d7c <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8008d64:	697b      	ldr	r3, [r7, #20]
 8008d66:	2201      	movs	r2, #1
 8008d68:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	b29a      	uxth	r2, r3
 8008d6e:	697b      	ldr	r3, [r7, #20]
 8008d70:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	0c1b      	lsrs	r3, r3, #16
 8008d76:	b29a      	uxth	r2, r3
 8008d78:	697b      	ldr	r3, [r7, #20]
 8008d7a:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8008d7c:	2300      	movs	r3, #0
}
 8008d7e:	4618      	mov	r0, r3
 8008d80:	371c      	adds	r7, #28
 8008d82:	46bd      	mov	sp, r7
 8008d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d88:	4770      	bx	lr

08008d8a <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8008d8a:	b480      	push	{r7}
 8008d8c:	b085      	sub	sp, #20
 8008d8e:	af00      	add	r7, sp, #0
 8008d90:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	2201      	movs	r2, #1
 8008d9c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	2200      	movs	r2, #0
 8008da4:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8008dae:	b29b      	uxth	r3, r3
 8008db0:	f043 0301 	orr.w	r3, r3, #1
 8008db4:	b29a      	uxth	r2, r3
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8008dc2:	b29b      	uxth	r3, r3
 8008dc4:	f043 0302 	orr.w	r3, r3, #2
 8008dc8:	b29a      	uxth	r2, r3
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8008dd0:	2300      	movs	r3, #0
}
 8008dd2:	4618      	mov	r0, r3
 8008dd4:	3714      	adds	r7, #20
 8008dd6:	46bd      	mov	sp, r7
 8008dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ddc:	4770      	bx	lr
	...

08008de0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8008de0:	b480      	push	{r7}
 8008de2:	b085      	sub	sp, #20
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d141      	bne.n	8008e72 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8008dee:	4b4b      	ldr	r3, [pc, #300]	@ (8008f1c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008df6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008dfa:	d131      	bne.n	8008e60 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008dfc:	4b47      	ldr	r3, [pc, #284]	@ (8008f1c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008dfe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e02:	4a46      	ldr	r2, [pc, #280]	@ (8008f1c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008e04:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008e08:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008e0c:	4b43      	ldr	r3, [pc, #268]	@ (8008f1c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008e14:	4a41      	ldr	r2, [pc, #260]	@ (8008f1c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008e16:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008e1a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008e1c:	4b40      	ldr	r3, [pc, #256]	@ (8008f20 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	2232      	movs	r2, #50	@ 0x32
 8008e22:	fb02 f303 	mul.w	r3, r2, r3
 8008e26:	4a3f      	ldr	r2, [pc, #252]	@ (8008f24 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008e28:	fba2 2303 	umull	r2, r3, r2, r3
 8008e2c:	0c9b      	lsrs	r3, r3, #18
 8008e2e:	3301      	adds	r3, #1
 8008e30:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008e32:	e002      	b.n	8008e3a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	3b01      	subs	r3, #1
 8008e38:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008e3a:	4b38      	ldr	r3, [pc, #224]	@ (8008f1c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008e3c:	695b      	ldr	r3, [r3, #20]
 8008e3e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008e42:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008e46:	d102      	bne.n	8008e4e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d1f2      	bne.n	8008e34 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008e4e:	4b33      	ldr	r3, [pc, #204]	@ (8008f1c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008e50:	695b      	ldr	r3, [r3, #20]
 8008e52:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008e56:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008e5a:	d158      	bne.n	8008f0e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008e5c:	2303      	movs	r3, #3
 8008e5e:	e057      	b.n	8008f10 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008e60:	4b2e      	ldr	r3, [pc, #184]	@ (8008f1c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008e62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e66:	4a2d      	ldr	r2, [pc, #180]	@ (8008f1c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008e68:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008e6c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8008e70:	e04d      	b.n	8008f0e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008e78:	d141      	bne.n	8008efe <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8008e7a:	4b28      	ldr	r3, [pc, #160]	@ (8008f1c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008e82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008e86:	d131      	bne.n	8008eec <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008e88:	4b24      	ldr	r3, [pc, #144]	@ (8008f1c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008e8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e8e:	4a23      	ldr	r2, [pc, #140]	@ (8008f1c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008e90:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008e94:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008e98:	4b20      	ldr	r3, [pc, #128]	@ (8008f1c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008ea0:	4a1e      	ldr	r2, [pc, #120]	@ (8008f1c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008ea2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008ea6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008ea8:	4b1d      	ldr	r3, [pc, #116]	@ (8008f20 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	2232      	movs	r2, #50	@ 0x32
 8008eae:	fb02 f303 	mul.w	r3, r2, r3
 8008eb2:	4a1c      	ldr	r2, [pc, #112]	@ (8008f24 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008eb4:	fba2 2303 	umull	r2, r3, r2, r3
 8008eb8:	0c9b      	lsrs	r3, r3, #18
 8008eba:	3301      	adds	r3, #1
 8008ebc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008ebe:	e002      	b.n	8008ec6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	3b01      	subs	r3, #1
 8008ec4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008ec6:	4b15      	ldr	r3, [pc, #84]	@ (8008f1c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008ec8:	695b      	ldr	r3, [r3, #20]
 8008eca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008ece:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008ed2:	d102      	bne.n	8008eda <HAL_PWREx_ControlVoltageScaling+0xfa>
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d1f2      	bne.n	8008ec0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008eda:	4b10      	ldr	r3, [pc, #64]	@ (8008f1c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008edc:	695b      	ldr	r3, [r3, #20]
 8008ede:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008ee2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008ee6:	d112      	bne.n	8008f0e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008ee8:	2303      	movs	r3, #3
 8008eea:	e011      	b.n	8008f10 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008eec:	4b0b      	ldr	r3, [pc, #44]	@ (8008f1c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008eee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008ef2:	4a0a      	ldr	r2, [pc, #40]	@ (8008f1c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008ef4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008ef8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8008efc:	e007      	b.n	8008f0e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8008efe:	4b07      	ldr	r3, [pc, #28]	@ (8008f1c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008f06:	4a05      	ldr	r2, [pc, #20]	@ (8008f1c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008f08:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8008f0c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8008f0e:	2300      	movs	r3, #0
}
 8008f10:	4618      	mov	r0, r3
 8008f12:	3714      	adds	r7, #20
 8008f14:	46bd      	mov	sp, r7
 8008f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f1a:	4770      	bx	lr
 8008f1c:	40007000 	.word	0x40007000
 8008f20:	20000068 	.word	0x20000068
 8008f24:	431bde83 	.word	0x431bde83

08008f28 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8008f28:	b480      	push	{r7}
 8008f2a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8008f2c:	4b05      	ldr	r3, [pc, #20]	@ (8008f44 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8008f2e:	689b      	ldr	r3, [r3, #8]
 8008f30:	4a04      	ldr	r2, [pc, #16]	@ (8008f44 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8008f32:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008f36:	6093      	str	r3, [r2, #8]
}
 8008f38:	bf00      	nop
 8008f3a:	46bd      	mov	sp, r7
 8008f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f40:	4770      	bx	lr
 8008f42:	bf00      	nop
 8008f44:	40007000 	.word	0x40007000

08008f48 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008f48:	b580      	push	{r7, lr}
 8008f4a:	b088      	sub	sp, #32
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d101      	bne.n	8008f5a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008f56:	2301      	movs	r3, #1
 8008f58:	e2fe      	b.n	8009558 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	f003 0301 	and.w	r3, r3, #1
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d075      	beq.n	8009052 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008f66:	4b97      	ldr	r3, [pc, #604]	@ (80091c4 <HAL_RCC_OscConfig+0x27c>)
 8008f68:	689b      	ldr	r3, [r3, #8]
 8008f6a:	f003 030c 	and.w	r3, r3, #12
 8008f6e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008f70:	4b94      	ldr	r3, [pc, #592]	@ (80091c4 <HAL_RCC_OscConfig+0x27c>)
 8008f72:	68db      	ldr	r3, [r3, #12]
 8008f74:	f003 0303 	and.w	r3, r3, #3
 8008f78:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8008f7a:	69bb      	ldr	r3, [r7, #24]
 8008f7c:	2b0c      	cmp	r3, #12
 8008f7e:	d102      	bne.n	8008f86 <HAL_RCC_OscConfig+0x3e>
 8008f80:	697b      	ldr	r3, [r7, #20]
 8008f82:	2b03      	cmp	r3, #3
 8008f84:	d002      	beq.n	8008f8c <HAL_RCC_OscConfig+0x44>
 8008f86:	69bb      	ldr	r3, [r7, #24]
 8008f88:	2b08      	cmp	r3, #8
 8008f8a:	d10b      	bne.n	8008fa4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008f8c:	4b8d      	ldr	r3, [pc, #564]	@ (80091c4 <HAL_RCC_OscConfig+0x27c>)
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d05b      	beq.n	8009050 <HAL_RCC_OscConfig+0x108>
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	685b      	ldr	r3, [r3, #4]
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d157      	bne.n	8009050 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008fa0:	2301      	movs	r3, #1
 8008fa2:	e2d9      	b.n	8009558 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	685b      	ldr	r3, [r3, #4]
 8008fa8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008fac:	d106      	bne.n	8008fbc <HAL_RCC_OscConfig+0x74>
 8008fae:	4b85      	ldr	r3, [pc, #532]	@ (80091c4 <HAL_RCC_OscConfig+0x27c>)
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	4a84      	ldr	r2, [pc, #528]	@ (80091c4 <HAL_RCC_OscConfig+0x27c>)
 8008fb4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008fb8:	6013      	str	r3, [r2, #0]
 8008fba:	e01d      	b.n	8008ff8 <HAL_RCC_OscConfig+0xb0>
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	685b      	ldr	r3, [r3, #4]
 8008fc0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008fc4:	d10c      	bne.n	8008fe0 <HAL_RCC_OscConfig+0x98>
 8008fc6:	4b7f      	ldr	r3, [pc, #508]	@ (80091c4 <HAL_RCC_OscConfig+0x27c>)
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	4a7e      	ldr	r2, [pc, #504]	@ (80091c4 <HAL_RCC_OscConfig+0x27c>)
 8008fcc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008fd0:	6013      	str	r3, [r2, #0]
 8008fd2:	4b7c      	ldr	r3, [pc, #496]	@ (80091c4 <HAL_RCC_OscConfig+0x27c>)
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	4a7b      	ldr	r2, [pc, #492]	@ (80091c4 <HAL_RCC_OscConfig+0x27c>)
 8008fd8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008fdc:	6013      	str	r3, [r2, #0]
 8008fde:	e00b      	b.n	8008ff8 <HAL_RCC_OscConfig+0xb0>
 8008fe0:	4b78      	ldr	r3, [pc, #480]	@ (80091c4 <HAL_RCC_OscConfig+0x27c>)
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	4a77      	ldr	r2, [pc, #476]	@ (80091c4 <HAL_RCC_OscConfig+0x27c>)
 8008fe6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008fea:	6013      	str	r3, [r2, #0]
 8008fec:	4b75      	ldr	r3, [pc, #468]	@ (80091c4 <HAL_RCC_OscConfig+0x27c>)
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	4a74      	ldr	r2, [pc, #464]	@ (80091c4 <HAL_RCC_OscConfig+0x27c>)
 8008ff2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008ff6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	685b      	ldr	r3, [r3, #4]
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d013      	beq.n	8009028 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009000:	f7fb fbb6 	bl	8004770 <HAL_GetTick>
 8009004:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009006:	e008      	b.n	800901a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009008:	f7fb fbb2 	bl	8004770 <HAL_GetTick>
 800900c:	4602      	mov	r2, r0
 800900e:	693b      	ldr	r3, [r7, #16]
 8009010:	1ad3      	subs	r3, r2, r3
 8009012:	2b64      	cmp	r3, #100	@ 0x64
 8009014:	d901      	bls.n	800901a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8009016:	2303      	movs	r3, #3
 8009018:	e29e      	b.n	8009558 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800901a:	4b6a      	ldr	r3, [pc, #424]	@ (80091c4 <HAL_RCC_OscConfig+0x27c>)
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009022:	2b00      	cmp	r3, #0
 8009024:	d0f0      	beq.n	8009008 <HAL_RCC_OscConfig+0xc0>
 8009026:	e014      	b.n	8009052 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009028:	f7fb fba2 	bl	8004770 <HAL_GetTick>
 800902c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800902e:	e008      	b.n	8009042 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009030:	f7fb fb9e 	bl	8004770 <HAL_GetTick>
 8009034:	4602      	mov	r2, r0
 8009036:	693b      	ldr	r3, [r7, #16]
 8009038:	1ad3      	subs	r3, r2, r3
 800903a:	2b64      	cmp	r3, #100	@ 0x64
 800903c:	d901      	bls.n	8009042 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800903e:	2303      	movs	r3, #3
 8009040:	e28a      	b.n	8009558 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009042:	4b60      	ldr	r3, [pc, #384]	@ (80091c4 <HAL_RCC_OscConfig+0x27c>)
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800904a:	2b00      	cmp	r3, #0
 800904c:	d1f0      	bne.n	8009030 <HAL_RCC_OscConfig+0xe8>
 800904e:	e000      	b.n	8009052 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009050:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	f003 0302 	and.w	r3, r3, #2
 800905a:	2b00      	cmp	r3, #0
 800905c:	d075      	beq.n	800914a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800905e:	4b59      	ldr	r3, [pc, #356]	@ (80091c4 <HAL_RCC_OscConfig+0x27c>)
 8009060:	689b      	ldr	r3, [r3, #8]
 8009062:	f003 030c 	and.w	r3, r3, #12
 8009066:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009068:	4b56      	ldr	r3, [pc, #344]	@ (80091c4 <HAL_RCC_OscConfig+0x27c>)
 800906a:	68db      	ldr	r3, [r3, #12]
 800906c:	f003 0303 	and.w	r3, r3, #3
 8009070:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8009072:	69bb      	ldr	r3, [r7, #24]
 8009074:	2b0c      	cmp	r3, #12
 8009076:	d102      	bne.n	800907e <HAL_RCC_OscConfig+0x136>
 8009078:	697b      	ldr	r3, [r7, #20]
 800907a:	2b02      	cmp	r3, #2
 800907c:	d002      	beq.n	8009084 <HAL_RCC_OscConfig+0x13c>
 800907e:	69bb      	ldr	r3, [r7, #24]
 8009080:	2b04      	cmp	r3, #4
 8009082:	d11f      	bne.n	80090c4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009084:	4b4f      	ldr	r3, [pc, #316]	@ (80091c4 <HAL_RCC_OscConfig+0x27c>)
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800908c:	2b00      	cmp	r3, #0
 800908e:	d005      	beq.n	800909c <HAL_RCC_OscConfig+0x154>
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	68db      	ldr	r3, [r3, #12]
 8009094:	2b00      	cmp	r3, #0
 8009096:	d101      	bne.n	800909c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8009098:	2301      	movs	r3, #1
 800909a:	e25d      	b.n	8009558 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800909c:	4b49      	ldr	r3, [pc, #292]	@ (80091c4 <HAL_RCC_OscConfig+0x27c>)
 800909e:	685b      	ldr	r3, [r3, #4]
 80090a0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	691b      	ldr	r3, [r3, #16]
 80090a8:	061b      	lsls	r3, r3, #24
 80090aa:	4946      	ldr	r1, [pc, #280]	@ (80091c4 <HAL_RCC_OscConfig+0x27c>)
 80090ac:	4313      	orrs	r3, r2
 80090ae:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80090b0:	4b45      	ldr	r3, [pc, #276]	@ (80091c8 <HAL_RCC_OscConfig+0x280>)
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	4618      	mov	r0, r3
 80090b6:	f7fb fb0f 	bl	80046d8 <HAL_InitTick>
 80090ba:	4603      	mov	r3, r0
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d043      	beq.n	8009148 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80090c0:	2301      	movs	r3, #1
 80090c2:	e249      	b.n	8009558 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	68db      	ldr	r3, [r3, #12]
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d023      	beq.n	8009114 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80090cc:	4b3d      	ldr	r3, [pc, #244]	@ (80091c4 <HAL_RCC_OscConfig+0x27c>)
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	4a3c      	ldr	r2, [pc, #240]	@ (80091c4 <HAL_RCC_OscConfig+0x27c>)
 80090d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80090d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80090d8:	f7fb fb4a 	bl	8004770 <HAL_GetTick>
 80090dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80090de:	e008      	b.n	80090f2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80090e0:	f7fb fb46 	bl	8004770 <HAL_GetTick>
 80090e4:	4602      	mov	r2, r0
 80090e6:	693b      	ldr	r3, [r7, #16]
 80090e8:	1ad3      	subs	r3, r2, r3
 80090ea:	2b02      	cmp	r3, #2
 80090ec:	d901      	bls.n	80090f2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80090ee:	2303      	movs	r3, #3
 80090f0:	e232      	b.n	8009558 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80090f2:	4b34      	ldr	r3, [pc, #208]	@ (80091c4 <HAL_RCC_OscConfig+0x27c>)
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d0f0      	beq.n	80090e0 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80090fe:	4b31      	ldr	r3, [pc, #196]	@ (80091c4 <HAL_RCC_OscConfig+0x27c>)
 8009100:	685b      	ldr	r3, [r3, #4]
 8009102:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	691b      	ldr	r3, [r3, #16]
 800910a:	061b      	lsls	r3, r3, #24
 800910c:	492d      	ldr	r1, [pc, #180]	@ (80091c4 <HAL_RCC_OscConfig+0x27c>)
 800910e:	4313      	orrs	r3, r2
 8009110:	604b      	str	r3, [r1, #4]
 8009112:	e01a      	b.n	800914a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009114:	4b2b      	ldr	r3, [pc, #172]	@ (80091c4 <HAL_RCC_OscConfig+0x27c>)
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	4a2a      	ldr	r2, [pc, #168]	@ (80091c4 <HAL_RCC_OscConfig+0x27c>)
 800911a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800911e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009120:	f7fb fb26 	bl	8004770 <HAL_GetTick>
 8009124:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009126:	e008      	b.n	800913a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009128:	f7fb fb22 	bl	8004770 <HAL_GetTick>
 800912c:	4602      	mov	r2, r0
 800912e:	693b      	ldr	r3, [r7, #16]
 8009130:	1ad3      	subs	r3, r2, r3
 8009132:	2b02      	cmp	r3, #2
 8009134:	d901      	bls.n	800913a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8009136:	2303      	movs	r3, #3
 8009138:	e20e      	b.n	8009558 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800913a:	4b22      	ldr	r3, [pc, #136]	@ (80091c4 <HAL_RCC_OscConfig+0x27c>)
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009142:	2b00      	cmp	r3, #0
 8009144:	d1f0      	bne.n	8009128 <HAL_RCC_OscConfig+0x1e0>
 8009146:	e000      	b.n	800914a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009148:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	f003 0308 	and.w	r3, r3, #8
 8009152:	2b00      	cmp	r3, #0
 8009154:	d041      	beq.n	80091da <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	695b      	ldr	r3, [r3, #20]
 800915a:	2b00      	cmp	r3, #0
 800915c:	d01c      	beq.n	8009198 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800915e:	4b19      	ldr	r3, [pc, #100]	@ (80091c4 <HAL_RCC_OscConfig+0x27c>)
 8009160:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009164:	4a17      	ldr	r2, [pc, #92]	@ (80091c4 <HAL_RCC_OscConfig+0x27c>)
 8009166:	f043 0301 	orr.w	r3, r3, #1
 800916a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800916e:	f7fb faff 	bl	8004770 <HAL_GetTick>
 8009172:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009174:	e008      	b.n	8009188 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009176:	f7fb fafb 	bl	8004770 <HAL_GetTick>
 800917a:	4602      	mov	r2, r0
 800917c:	693b      	ldr	r3, [r7, #16]
 800917e:	1ad3      	subs	r3, r2, r3
 8009180:	2b02      	cmp	r3, #2
 8009182:	d901      	bls.n	8009188 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8009184:	2303      	movs	r3, #3
 8009186:	e1e7      	b.n	8009558 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009188:	4b0e      	ldr	r3, [pc, #56]	@ (80091c4 <HAL_RCC_OscConfig+0x27c>)
 800918a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800918e:	f003 0302 	and.w	r3, r3, #2
 8009192:	2b00      	cmp	r3, #0
 8009194:	d0ef      	beq.n	8009176 <HAL_RCC_OscConfig+0x22e>
 8009196:	e020      	b.n	80091da <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009198:	4b0a      	ldr	r3, [pc, #40]	@ (80091c4 <HAL_RCC_OscConfig+0x27c>)
 800919a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800919e:	4a09      	ldr	r2, [pc, #36]	@ (80091c4 <HAL_RCC_OscConfig+0x27c>)
 80091a0:	f023 0301 	bic.w	r3, r3, #1
 80091a4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80091a8:	f7fb fae2 	bl	8004770 <HAL_GetTick>
 80091ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80091ae:	e00d      	b.n	80091cc <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80091b0:	f7fb fade 	bl	8004770 <HAL_GetTick>
 80091b4:	4602      	mov	r2, r0
 80091b6:	693b      	ldr	r3, [r7, #16]
 80091b8:	1ad3      	subs	r3, r2, r3
 80091ba:	2b02      	cmp	r3, #2
 80091bc:	d906      	bls.n	80091cc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80091be:	2303      	movs	r3, #3
 80091c0:	e1ca      	b.n	8009558 <HAL_RCC_OscConfig+0x610>
 80091c2:	bf00      	nop
 80091c4:	40021000 	.word	0x40021000
 80091c8:	2000006c 	.word	0x2000006c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80091cc:	4b8c      	ldr	r3, [pc, #560]	@ (8009400 <HAL_RCC_OscConfig+0x4b8>)
 80091ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80091d2:	f003 0302 	and.w	r3, r3, #2
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d1ea      	bne.n	80091b0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	f003 0304 	and.w	r3, r3, #4
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	f000 80a6 	beq.w	8009334 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80091e8:	2300      	movs	r3, #0
 80091ea:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80091ec:	4b84      	ldr	r3, [pc, #528]	@ (8009400 <HAL_RCC_OscConfig+0x4b8>)
 80091ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80091f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d101      	bne.n	80091fc <HAL_RCC_OscConfig+0x2b4>
 80091f8:	2301      	movs	r3, #1
 80091fa:	e000      	b.n	80091fe <HAL_RCC_OscConfig+0x2b6>
 80091fc:	2300      	movs	r3, #0
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d00d      	beq.n	800921e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009202:	4b7f      	ldr	r3, [pc, #508]	@ (8009400 <HAL_RCC_OscConfig+0x4b8>)
 8009204:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009206:	4a7e      	ldr	r2, [pc, #504]	@ (8009400 <HAL_RCC_OscConfig+0x4b8>)
 8009208:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800920c:	6593      	str	r3, [r2, #88]	@ 0x58
 800920e:	4b7c      	ldr	r3, [pc, #496]	@ (8009400 <HAL_RCC_OscConfig+0x4b8>)
 8009210:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009212:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009216:	60fb      	str	r3, [r7, #12]
 8009218:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800921a:	2301      	movs	r3, #1
 800921c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800921e:	4b79      	ldr	r3, [pc, #484]	@ (8009404 <HAL_RCC_OscConfig+0x4bc>)
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009226:	2b00      	cmp	r3, #0
 8009228:	d118      	bne.n	800925c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800922a:	4b76      	ldr	r3, [pc, #472]	@ (8009404 <HAL_RCC_OscConfig+0x4bc>)
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	4a75      	ldr	r2, [pc, #468]	@ (8009404 <HAL_RCC_OscConfig+0x4bc>)
 8009230:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009234:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009236:	f7fb fa9b 	bl	8004770 <HAL_GetTick>
 800923a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800923c:	e008      	b.n	8009250 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800923e:	f7fb fa97 	bl	8004770 <HAL_GetTick>
 8009242:	4602      	mov	r2, r0
 8009244:	693b      	ldr	r3, [r7, #16]
 8009246:	1ad3      	subs	r3, r2, r3
 8009248:	2b02      	cmp	r3, #2
 800924a:	d901      	bls.n	8009250 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800924c:	2303      	movs	r3, #3
 800924e:	e183      	b.n	8009558 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009250:	4b6c      	ldr	r3, [pc, #432]	@ (8009404 <HAL_RCC_OscConfig+0x4bc>)
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009258:	2b00      	cmp	r3, #0
 800925a:	d0f0      	beq.n	800923e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	689b      	ldr	r3, [r3, #8]
 8009260:	2b01      	cmp	r3, #1
 8009262:	d108      	bne.n	8009276 <HAL_RCC_OscConfig+0x32e>
 8009264:	4b66      	ldr	r3, [pc, #408]	@ (8009400 <HAL_RCC_OscConfig+0x4b8>)
 8009266:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800926a:	4a65      	ldr	r2, [pc, #404]	@ (8009400 <HAL_RCC_OscConfig+0x4b8>)
 800926c:	f043 0301 	orr.w	r3, r3, #1
 8009270:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009274:	e024      	b.n	80092c0 <HAL_RCC_OscConfig+0x378>
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	689b      	ldr	r3, [r3, #8]
 800927a:	2b05      	cmp	r3, #5
 800927c:	d110      	bne.n	80092a0 <HAL_RCC_OscConfig+0x358>
 800927e:	4b60      	ldr	r3, [pc, #384]	@ (8009400 <HAL_RCC_OscConfig+0x4b8>)
 8009280:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009284:	4a5e      	ldr	r2, [pc, #376]	@ (8009400 <HAL_RCC_OscConfig+0x4b8>)
 8009286:	f043 0304 	orr.w	r3, r3, #4
 800928a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800928e:	4b5c      	ldr	r3, [pc, #368]	@ (8009400 <HAL_RCC_OscConfig+0x4b8>)
 8009290:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009294:	4a5a      	ldr	r2, [pc, #360]	@ (8009400 <HAL_RCC_OscConfig+0x4b8>)
 8009296:	f043 0301 	orr.w	r3, r3, #1
 800929a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800929e:	e00f      	b.n	80092c0 <HAL_RCC_OscConfig+0x378>
 80092a0:	4b57      	ldr	r3, [pc, #348]	@ (8009400 <HAL_RCC_OscConfig+0x4b8>)
 80092a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80092a6:	4a56      	ldr	r2, [pc, #344]	@ (8009400 <HAL_RCC_OscConfig+0x4b8>)
 80092a8:	f023 0301 	bic.w	r3, r3, #1
 80092ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80092b0:	4b53      	ldr	r3, [pc, #332]	@ (8009400 <HAL_RCC_OscConfig+0x4b8>)
 80092b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80092b6:	4a52      	ldr	r2, [pc, #328]	@ (8009400 <HAL_RCC_OscConfig+0x4b8>)
 80092b8:	f023 0304 	bic.w	r3, r3, #4
 80092bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	689b      	ldr	r3, [r3, #8]
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d016      	beq.n	80092f6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80092c8:	f7fb fa52 	bl	8004770 <HAL_GetTick>
 80092cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80092ce:	e00a      	b.n	80092e6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80092d0:	f7fb fa4e 	bl	8004770 <HAL_GetTick>
 80092d4:	4602      	mov	r2, r0
 80092d6:	693b      	ldr	r3, [r7, #16]
 80092d8:	1ad3      	subs	r3, r2, r3
 80092da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80092de:	4293      	cmp	r3, r2
 80092e0:	d901      	bls.n	80092e6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80092e2:	2303      	movs	r3, #3
 80092e4:	e138      	b.n	8009558 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80092e6:	4b46      	ldr	r3, [pc, #280]	@ (8009400 <HAL_RCC_OscConfig+0x4b8>)
 80092e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80092ec:	f003 0302 	and.w	r3, r3, #2
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d0ed      	beq.n	80092d0 <HAL_RCC_OscConfig+0x388>
 80092f4:	e015      	b.n	8009322 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80092f6:	f7fb fa3b 	bl	8004770 <HAL_GetTick>
 80092fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80092fc:	e00a      	b.n	8009314 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80092fe:	f7fb fa37 	bl	8004770 <HAL_GetTick>
 8009302:	4602      	mov	r2, r0
 8009304:	693b      	ldr	r3, [r7, #16]
 8009306:	1ad3      	subs	r3, r2, r3
 8009308:	f241 3288 	movw	r2, #5000	@ 0x1388
 800930c:	4293      	cmp	r3, r2
 800930e:	d901      	bls.n	8009314 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8009310:	2303      	movs	r3, #3
 8009312:	e121      	b.n	8009558 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009314:	4b3a      	ldr	r3, [pc, #232]	@ (8009400 <HAL_RCC_OscConfig+0x4b8>)
 8009316:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800931a:	f003 0302 	and.w	r3, r3, #2
 800931e:	2b00      	cmp	r3, #0
 8009320:	d1ed      	bne.n	80092fe <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8009322:	7ffb      	ldrb	r3, [r7, #31]
 8009324:	2b01      	cmp	r3, #1
 8009326:	d105      	bne.n	8009334 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009328:	4b35      	ldr	r3, [pc, #212]	@ (8009400 <HAL_RCC_OscConfig+0x4b8>)
 800932a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800932c:	4a34      	ldr	r2, [pc, #208]	@ (8009400 <HAL_RCC_OscConfig+0x4b8>)
 800932e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009332:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	f003 0320 	and.w	r3, r3, #32
 800933c:	2b00      	cmp	r3, #0
 800933e:	d03c      	beq.n	80093ba <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	699b      	ldr	r3, [r3, #24]
 8009344:	2b00      	cmp	r3, #0
 8009346:	d01c      	beq.n	8009382 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009348:	4b2d      	ldr	r3, [pc, #180]	@ (8009400 <HAL_RCC_OscConfig+0x4b8>)
 800934a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800934e:	4a2c      	ldr	r2, [pc, #176]	@ (8009400 <HAL_RCC_OscConfig+0x4b8>)
 8009350:	f043 0301 	orr.w	r3, r3, #1
 8009354:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009358:	f7fb fa0a 	bl	8004770 <HAL_GetTick>
 800935c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800935e:	e008      	b.n	8009372 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009360:	f7fb fa06 	bl	8004770 <HAL_GetTick>
 8009364:	4602      	mov	r2, r0
 8009366:	693b      	ldr	r3, [r7, #16]
 8009368:	1ad3      	subs	r3, r2, r3
 800936a:	2b02      	cmp	r3, #2
 800936c:	d901      	bls.n	8009372 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800936e:	2303      	movs	r3, #3
 8009370:	e0f2      	b.n	8009558 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8009372:	4b23      	ldr	r3, [pc, #140]	@ (8009400 <HAL_RCC_OscConfig+0x4b8>)
 8009374:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009378:	f003 0302 	and.w	r3, r3, #2
 800937c:	2b00      	cmp	r3, #0
 800937e:	d0ef      	beq.n	8009360 <HAL_RCC_OscConfig+0x418>
 8009380:	e01b      	b.n	80093ba <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8009382:	4b1f      	ldr	r3, [pc, #124]	@ (8009400 <HAL_RCC_OscConfig+0x4b8>)
 8009384:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009388:	4a1d      	ldr	r2, [pc, #116]	@ (8009400 <HAL_RCC_OscConfig+0x4b8>)
 800938a:	f023 0301 	bic.w	r3, r3, #1
 800938e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009392:	f7fb f9ed 	bl	8004770 <HAL_GetTick>
 8009396:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009398:	e008      	b.n	80093ac <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800939a:	f7fb f9e9 	bl	8004770 <HAL_GetTick>
 800939e:	4602      	mov	r2, r0
 80093a0:	693b      	ldr	r3, [r7, #16]
 80093a2:	1ad3      	subs	r3, r2, r3
 80093a4:	2b02      	cmp	r3, #2
 80093a6:	d901      	bls.n	80093ac <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80093a8:	2303      	movs	r3, #3
 80093aa:	e0d5      	b.n	8009558 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80093ac:	4b14      	ldr	r3, [pc, #80]	@ (8009400 <HAL_RCC_OscConfig+0x4b8>)
 80093ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80093b2:	f003 0302 	and.w	r3, r3, #2
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d1ef      	bne.n	800939a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	69db      	ldr	r3, [r3, #28]
 80093be:	2b00      	cmp	r3, #0
 80093c0:	f000 80c9 	beq.w	8009556 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80093c4:	4b0e      	ldr	r3, [pc, #56]	@ (8009400 <HAL_RCC_OscConfig+0x4b8>)
 80093c6:	689b      	ldr	r3, [r3, #8]
 80093c8:	f003 030c 	and.w	r3, r3, #12
 80093cc:	2b0c      	cmp	r3, #12
 80093ce:	f000 8083 	beq.w	80094d8 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	69db      	ldr	r3, [r3, #28]
 80093d6:	2b02      	cmp	r3, #2
 80093d8:	d15e      	bne.n	8009498 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80093da:	4b09      	ldr	r3, [pc, #36]	@ (8009400 <HAL_RCC_OscConfig+0x4b8>)
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	4a08      	ldr	r2, [pc, #32]	@ (8009400 <HAL_RCC_OscConfig+0x4b8>)
 80093e0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80093e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80093e6:	f7fb f9c3 	bl	8004770 <HAL_GetTick>
 80093ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80093ec:	e00c      	b.n	8009408 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80093ee:	f7fb f9bf 	bl	8004770 <HAL_GetTick>
 80093f2:	4602      	mov	r2, r0
 80093f4:	693b      	ldr	r3, [r7, #16]
 80093f6:	1ad3      	subs	r3, r2, r3
 80093f8:	2b02      	cmp	r3, #2
 80093fa:	d905      	bls.n	8009408 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80093fc:	2303      	movs	r3, #3
 80093fe:	e0ab      	b.n	8009558 <HAL_RCC_OscConfig+0x610>
 8009400:	40021000 	.word	0x40021000
 8009404:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009408:	4b55      	ldr	r3, [pc, #340]	@ (8009560 <HAL_RCC_OscConfig+0x618>)
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009410:	2b00      	cmp	r3, #0
 8009412:	d1ec      	bne.n	80093ee <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009414:	4b52      	ldr	r3, [pc, #328]	@ (8009560 <HAL_RCC_OscConfig+0x618>)
 8009416:	68da      	ldr	r2, [r3, #12]
 8009418:	4b52      	ldr	r3, [pc, #328]	@ (8009564 <HAL_RCC_OscConfig+0x61c>)
 800941a:	4013      	ands	r3, r2
 800941c:	687a      	ldr	r2, [r7, #4]
 800941e:	6a11      	ldr	r1, [r2, #32]
 8009420:	687a      	ldr	r2, [r7, #4]
 8009422:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8009424:	3a01      	subs	r2, #1
 8009426:	0112      	lsls	r2, r2, #4
 8009428:	4311      	orrs	r1, r2
 800942a:	687a      	ldr	r2, [r7, #4]
 800942c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800942e:	0212      	lsls	r2, r2, #8
 8009430:	4311      	orrs	r1, r2
 8009432:	687a      	ldr	r2, [r7, #4]
 8009434:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8009436:	0852      	lsrs	r2, r2, #1
 8009438:	3a01      	subs	r2, #1
 800943a:	0552      	lsls	r2, r2, #21
 800943c:	4311      	orrs	r1, r2
 800943e:	687a      	ldr	r2, [r7, #4]
 8009440:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8009442:	0852      	lsrs	r2, r2, #1
 8009444:	3a01      	subs	r2, #1
 8009446:	0652      	lsls	r2, r2, #25
 8009448:	4311      	orrs	r1, r2
 800944a:	687a      	ldr	r2, [r7, #4]
 800944c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800944e:	06d2      	lsls	r2, r2, #27
 8009450:	430a      	orrs	r2, r1
 8009452:	4943      	ldr	r1, [pc, #268]	@ (8009560 <HAL_RCC_OscConfig+0x618>)
 8009454:	4313      	orrs	r3, r2
 8009456:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009458:	4b41      	ldr	r3, [pc, #260]	@ (8009560 <HAL_RCC_OscConfig+0x618>)
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	4a40      	ldr	r2, [pc, #256]	@ (8009560 <HAL_RCC_OscConfig+0x618>)
 800945e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009462:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8009464:	4b3e      	ldr	r3, [pc, #248]	@ (8009560 <HAL_RCC_OscConfig+0x618>)
 8009466:	68db      	ldr	r3, [r3, #12]
 8009468:	4a3d      	ldr	r2, [pc, #244]	@ (8009560 <HAL_RCC_OscConfig+0x618>)
 800946a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800946e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009470:	f7fb f97e 	bl	8004770 <HAL_GetTick>
 8009474:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009476:	e008      	b.n	800948a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009478:	f7fb f97a 	bl	8004770 <HAL_GetTick>
 800947c:	4602      	mov	r2, r0
 800947e:	693b      	ldr	r3, [r7, #16]
 8009480:	1ad3      	subs	r3, r2, r3
 8009482:	2b02      	cmp	r3, #2
 8009484:	d901      	bls.n	800948a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8009486:	2303      	movs	r3, #3
 8009488:	e066      	b.n	8009558 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800948a:	4b35      	ldr	r3, [pc, #212]	@ (8009560 <HAL_RCC_OscConfig+0x618>)
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009492:	2b00      	cmp	r3, #0
 8009494:	d0f0      	beq.n	8009478 <HAL_RCC_OscConfig+0x530>
 8009496:	e05e      	b.n	8009556 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009498:	4b31      	ldr	r3, [pc, #196]	@ (8009560 <HAL_RCC_OscConfig+0x618>)
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	4a30      	ldr	r2, [pc, #192]	@ (8009560 <HAL_RCC_OscConfig+0x618>)
 800949e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80094a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80094a4:	f7fb f964 	bl	8004770 <HAL_GetTick>
 80094a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80094aa:	e008      	b.n	80094be <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80094ac:	f7fb f960 	bl	8004770 <HAL_GetTick>
 80094b0:	4602      	mov	r2, r0
 80094b2:	693b      	ldr	r3, [r7, #16]
 80094b4:	1ad3      	subs	r3, r2, r3
 80094b6:	2b02      	cmp	r3, #2
 80094b8:	d901      	bls.n	80094be <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80094ba:	2303      	movs	r3, #3
 80094bc:	e04c      	b.n	8009558 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80094be:	4b28      	ldr	r3, [pc, #160]	@ (8009560 <HAL_RCC_OscConfig+0x618>)
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d1f0      	bne.n	80094ac <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80094ca:	4b25      	ldr	r3, [pc, #148]	@ (8009560 <HAL_RCC_OscConfig+0x618>)
 80094cc:	68da      	ldr	r2, [r3, #12]
 80094ce:	4924      	ldr	r1, [pc, #144]	@ (8009560 <HAL_RCC_OscConfig+0x618>)
 80094d0:	4b25      	ldr	r3, [pc, #148]	@ (8009568 <HAL_RCC_OscConfig+0x620>)
 80094d2:	4013      	ands	r3, r2
 80094d4:	60cb      	str	r3, [r1, #12]
 80094d6:	e03e      	b.n	8009556 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	69db      	ldr	r3, [r3, #28]
 80094dc:	2b01      	cmp	r3, #1
 80094de:	d101      	bne.n	80094e4 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80094e0:	2301      	movs	r3, #1
 80094e2:	e039      	b.n	8009558 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80094e4:	4b1e      	ldr	r3, [pc, #120]	@ (8009560 <HAL_RCC_OscConfig+0x618>)
 80094e6:	68db      	ldr	r3, [r3, #12]
 80094e8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80094ea:	697b      	ldr	r3, [r7, #20]
 80094ec:	f003 0203 	and.w	r2, r3, #3
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	6a1b      	ldr	r3, [r3, #32]
 80094f4:	429a      	cmp	r2, r3
 80094f6:	d12c      	bne.n	8009552 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80094f8:	697b      	ldr	r3, [r7, #20]
 80094fa:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009502:	3b01      	subs	r3, #1
 8009504:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009506:	429a      	cmp	r2, r3
 8009508:	d123      	bne.n	8009552 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800950a:	697b      	ldr	r3, [r7, #20]
 800950c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009514:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009516:	429a      	cmp	r2, r3
 8009518:	d11b      	bne.n	8009552 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800951a:	697b      	ldr	r3, [r7, #20]
 800951c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009524:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8009526:	429a      	cmp	r2, r3
 8009528:	d113      	bne.n	8009552 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800952a:	697b      	ldr	r3, [r7, #20]
 800952c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009534:	085b      	lsrs	r3, r3, #1
 8009536:	3b01      	subs	r3, #1
 8009538:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800953a:	429a      	cmp	r2, r3
 800953c:	d109      	bne.n	8009552 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800953e:	697b      	ldr	r3, [r7, #20]
 8009540:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009548:	085b      	lsrs	r3, r3, #1
 800954a:	3b01      	subs	r3, #1
 800954c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800954e:	429a      	cmp	r2, r3
 8009550:	d001      	beq.n	8009556 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8009552:	2301      	movs	r3, #1
 8009554:	e000      	b.n	8009558 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8009556:	2300      	movs	r3, #0
}
 8009558:	4618      	mov	r0, r3
 800955a:	3720      	adds	r7, #32
 800955c:	46bd      	mov	sp, r7
 800955e:	bd80      	pop	{r7, pc}
 8009560:	40021000 	.word	0x40021000
 8009564:	019f800c 	.word	0x019f800c
 8009568:	feeefffc 	.word	0xfeeefffc

0800956c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800956c:	b580      	push	{r7, lr}
 800956e:	b086      	sub	sp, #24
 8009570:	af00      	add	r7, sp, #0
 8009572:	6078      	str	r0, [r7, #4]
 8009574:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8009576:	2300      	movs	r3, #0
 8009578:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	2b00      	cmp	r3, #0
 800957e:	d101      	bne.n	8009584 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8009580:	2301      	movs	r3, #1
 8009582:	e11e      	b.n	80097c2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009584:	4b91      	ldr	r3, [pc, #580]	@ (80097cc <HAL_RCC_ClockConfig+0x260>)
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	f003 030f 	and.w	r3, r3, #15
 800958c:	683a      	ldr	r2, [r7, #0]
 800958e:	429a      	cmp	r2, r3
 8009590:	d910      	bls.n	80095b4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009592:	4b8e      	ldr	r3, [pc, #568]	@ (80097cc <HAL_RCC_ClockConfig+0x260>)
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	f023 020f 	bic.w	r2, r3, #15
 800959a:	498c      	ldr	r1, [pc, #560]	@ (80097cc <HAL_RCC_ClockConfig+0x260>)
 800959c:	683b      	ldr	r3, [r7, #0]
 800959e:	4313      	orrs	r3, r2
 80095a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80095a2:	4b8a      	ldr	r3, [pc, #552]	@ (80097cc <HAL_RCC_ClockConfig+0x260>)
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	f003 030f 	and.w	r3, r3, #15
 80095aa:	683a      	ldr	r2, [r7, #0]
 80095ac:	429a      	cmp	r2, r3
 80095ae:	d001      	beq.n	80095b4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80095b0:	2301      	movs	r3, #1
 80095b2:	e106      	b.n	80097c2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	f003 0301 	and.w	r3, r3, #1
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d073      	beq.n	80096a8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	685b      	ldr	r3, [r3, #4]
 80095c4:	2b03      	cmp	r3, #3
 80095c6:	d129      	bne.n	800961c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80095c8:	4b81      	ldr	r3, [pc, #516]	@ (80097d0 <HAL_RCC_ClockConfig+0x264>)
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d101      	bne.n	80095d8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80095d4:	2301      	movs	r3, #1
 80095d6:	e0f4      	b.n	80097c2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80095d8:	f000 f99e 	bl	8009918 <RCC_GetSysClockFreqFromPLLSource>
 80095dc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80095de:	693b      	ldr	r3, [r7, #16]
 80095e0:	4a7c      	ldr	r2, [pc, #496]	@ (80097d4 <HAL_RCC_ClockConfig+0x268>)
 80095e2:	4293      	cmp	r3, r2
 80095e4:	d93f      	bls.n	8009666 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80095e6:	4b7a      	ldr	r3, [pc, #488]	@ (80097d0 <HAL_RCC_ClockConfig+0x264>)
 80095e8:	689b      	ldr	r3, [r3, #8]
 80095ea:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d009      	beq.n	8009606 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d033      	beq.n	8009666 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8009602:	2b00      	cmp	r3, #0
 8009604:	d12f      	bne.n	8009666 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8009606:	4b72      	ldr	r3, [pc, #456]	@ (80097d0 <HAL_RCC_ClockConfig+0x264>)
 8009608:	689b      	ldr	r3, [r3, #8]
 800960a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800960e:	4a70      	ldr	r2, [pc, #448]	@ (80097d0 <HAL_RCC_ClockConfig+0x264>)
 8009610:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009614:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8009616:	2380      	movs	r3, #128	@ 0x80
 8009618:	617b      	str	r3, [r7, #20]
 800961a:	e024      	b.n	8009666 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	685b      	ldr	r3, [r3, #4]
 8009620:	2b02      	cmp	r3, #2
 8009622:	d107      	bne.n	8009634 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009624:	4b6a      	ldr	r3, [pc, #424]	@ (80097d0 <HAL_RCC_ClockConfig+0x264>)
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800962c:	2b00      	cmp	r3, #0
 800962e:	d109      	bne.n	8009644 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8009630:	2301      	movs	r3, #1
 8009632:	e0c6      	b.n	80097c2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009634:	4b66      	ldr	r3, [pc, #408]	@ (80097d0 <HAL_RCC_ClockConfig+0x264>)
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800963c:	2b00      	cmp	r3, #0
 800963e:	d101      	bne.n	8009644 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8009640:	2301      	movs	r3, #1
 8009642:	e0be      	b.n	80097c2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8009644:	f000 f8ce 	bl	80097e4 <HAL_RCC_GetSysClockFreq>
 8009648:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800964a:	693b      	ldr	r3, [r7, #16]
 800964c:	4a61      	ldr	r2, [pc, #388]	@ (80097d4 <HAL_RCC_ClockConfig+0x268>)
 800964e:	4293      	cmp	r3, r2
 8009650:	d909      	bls.n	8009666 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8009652:	4b5f      	ldr	r3, [pc, #380]	@ (80097d0 <HAL_RCC_ClockConfig+0x264>)
 8009654:	689b      	ldr	r3, [r3, #8]
 8009656:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800965a:	4a5d      	ldr	r2, [pc, #372]	@ (80097d0 <HAL_RCC_ClockConfig+0x264>)
 800965c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009660:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8009662:	2380      	movs	r3, #128	@ 0x80
 8009664:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8009666:	4b5a      	ldr	r3, [pc, #360]	@ (80097d0 <HAL_RCC_ClockConfig+0x264>)
 8009668:	689b      	ldr	r3, [r3, #8]
 800966a:	f023 0203 	bic.w	r2, r3, #3
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	685b      	ldr	r3, [r3, #4]
 8009672:	4957      	ldr	r1, [pc, #348]	@ (80097d0 <HAL_RCC_ClockConfig+0x264>)
 8009674:	4313      	orrs	r3, r2
 8009676:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009678:	f7fb f87a 	bl	8004770 <HAL_GetTick>
 800967c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800967e:	e00a      	b.n	8009696 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009680:	f7fb f876 	bl	8004770 <HAL_GetTick>
 8009684:	4602      	mov	r2, r0
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	1ad3      	subs	r3, r2, r3
 800968a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800968e:	4293      	cmp	r3, r2
 8009690:	d901      	bls.n	8009696 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8009692:	2303      	movs	r3, #3
 8009694:	e095      	b.n	80097c2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009696:	4b4e      	ldr	r3, [pc, #312]	@ (80097d0 <HAL_RCC_ClockConfig+0x264>)
 8009698:	689b      	ldr	r3, [r3, #8]
 800969a:	f003 020c 	and.w	r2, r3, #12
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	685b      	ldr	r3, [r3, #4]
 80096a2:	009b      	lsls	r3, r3, #2
 80096a4:	429a      	cmp	r2, r3
 80096a6:	d1eb      	bne.n	8009680 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	f003 0302 	and.w	r3, r3, #2
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d023      	beq.n	80096fc <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	f003 0304 	and.w	r3, r3, #4
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d005      	beq.n	80096cc <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80096c0:	4b43      	ldr	r3, [pc, #268]	@ (80097d0 <HAL_RCC_ClockConfig+0x264>)
 80096c2:	689b      	ldr	r3, [r3, #8]
 80096c4:	4a42      	ldr	r2, [pc, #264]	@ (80097d0 <HAL_RCC_ClockConfig+0x264>)
 80096c6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80096ca:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	f003 0308 	and.w	r3, r3, #8
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d007      	beq.n	80096e8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80096d8:	4b3d      	ldr	r3, [pc, #244]	@ (80097d0 <HAL_RCC_ClockConfig+0x264>)
 80096da:	689b      	ldr	r3, [r3, #8]
 80096dc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80096e0:	4a3b      	ldr	r2, [pc, #236]	@ (80097d0 <HAL_RCC_ClockConfig+0x264>)
 80096e2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80096e6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80096e8:	4b39      	ldr	r3, [pc, #228]	@ (80097d0 <HAL_RCC_ClockConfig+0x264>)
 80096ea:	689b      	ldr	r3, [r3, #8]
 80096ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	689b      	ldr	r3, [r3, #8]
 80096f4:	4936      	ldr	r1, [pc, #216]	@ (80097d0 <HAL_RCC_ClockConfig+0x264>)
 80096f6:	4313      	orrs	r3, r2
 80096f8:	608b      	str	r3, [r1, #8]
 80096fa:	e008      	b.n	800970e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80096fc:	697b      	ldr	r3, [r7, #20]
 80096fe:	2b80      	cmp	r3, #128	@ 0x80
 8009700:	d105      	bne.n	800970e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8009702:	4b33      	ldr	r3, [pc, #204]	@ (80097d0 <HAL_RCC_ClockConfig+0x264>)
 8009704:	689b      	ldr	r3, [r3, #8]
 8009706:	4a32      	ldr	r2, [pc, #200]	@ (80097d0 <HAL_RCC_ClockConfig+0x264>)
 8009708:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800970c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800970e:	4b2f      	ldr	r3, [pc, #188]	@ (80097cc <HAL_RCC_ClockConfig+0x260>)
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	f003 030f 	and.w	r3, r3, #15
 8009716:	683a      	ldr	r2, [r7, #0]
 8009718:	429a      	cmp	r2, r3
 800971a:	d21d      	bcs.n	8009758 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800971c:	4b2b      	ldr	r3, [pc, #172]	@ (80097cc <HAL_RCC_ClockConfig+0x260>)
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	f023 020f 	bic.w	r2, r3, #15
 8009724:	4929      	ldr	r1, [pc, #164]	@ (80097cc <HAL_RCC_ClockConfig+0x260>)
 8009726:	683b      	ldr	r3, [r7, #0]
 8009728:	4313      	orrs	r3, r2
 800972a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800972c:	f7fb f820 	bl	8004770 <HAL_GetTick>
 8009730:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009732:	e00a      	b.n	800974a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009734:	f7fb f81c 	bl	8004770 <HAL_GetTick>
 8009738:	4602      	mov	r2, r0
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	1ad3      	subs	r3, r2, r3
 800973e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009742:	4293      	cmp	r3, r2
 8009744:	d901      	bls.n	800974a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8009746:	2303      	movs	r3, #3
 8009748:	e03b      	b.n	80097c2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800974a:	4b20      	ldr	r3, [pc, #128]	@ (80097cc <HAL_RCC_ClockConfig+0x260>)
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	f003 030f 	and.w	r3, r3, #15
 8009752:	683a      	ldr	r2, [r7, #0]
 8009754:	429a      	cmp	r2, r3
 8009756:	d1ed      	bne.n	8009734 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	f003 0304 	and.w	r3, r3, #4
 8009760:	2b00      	cmp	r3, #0
 8009762:	d008      	beq.n	8009776 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009764:	4b1a      	ldr	r3, [pc, #104]	@ (80097d0 <HAL_RCC_ClockConfig+0x264>)
 8009766:	689b      	ldr	r3, [r3, #8]
 8009768:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	68db      	ldr	r3, [r3, #12]
 8009770:	4917      	ldr	r1, [pc, #92]	@ (80097d0 <HAL_RCC_ClockConfig+0x264>)
 8009772:	4313      	orrs	r3, r2
 8009774:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	f003 0308 	and.w	r3, r3, #8
 800977e:	2b00      	cmp	r3, #0
 8009780:	d009      	beq.n	8009796 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009782:	4b13      	ldr	r3, [pc, #76]	@ (80097d0 <HAL_RCC_ClockConfig+0x264>)
 8009784:	689b      	ldr	r3, [r3, #8]
 8009786:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	691b      	ldr	r3, [r3, #16]
 800978e:	00db      	lsls	r3, r3, #3
 8009790:	490f      	ldr	r1, [pc, #60]	@ (80097d0 <HAL_RCC_ClockConfig+0x264>)
 8009792:	4313      	orrs	r3, r2
 8009794:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8009796:	f000 f825 	bl	80097e4 <HAL_RCC_GetSysClockFreq>
 800979a:	4602      	mov	r2, r0
 800979c:	4b0c      	ldr	r3, [pc, #48]	@ (80097d0 <HAL_RCC_ClockConfig+0x264>)
 800979e:	689b      	ldr	r3, [r3, #8]
 80097a0:	091b      	lsrs	r3, r3, #4
 80097a2:	f003 030f 	and.w	r3, r3, #15
 80097a6:	490c      	ldr	r1, [pc, #48]	@ (80097d8 <HAL_RCC_ClockConfig+0x26c>)
 80097a8:	5ccb      	ldrb	r3, [r1, r3]
 80097aa:	f003 031f 	and.w	r3, r3, #31
 80097ae:	fa22 f303 	lsr.w	r3, r2, r3
 80097b2:	4a0a      	ldr	r2, [pc, #40]	@ (80097dc <HAL_RCC_ClockConfig+0x270>)
 80097b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80097b6:	4b0a      	ldr	r3, [pc, #40]	@ (80097e0 <HAL_RCC_ClockConfig+0x274>)
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	4618      	mov	r0, r3
 80097bc:	f7fa ff8c 	bl	80046d8 <HAL_InitTick>
 80097c0:	4603      	mov	r3, r0
}
 80097c2:	4618      	mov	r0, r3
 80097c4:	3718      	adds	r7, #24
 80097c6:	46bd      	mov	sp, r7
 80097c8:	bd80      	pop	{r7, pc}
 80097ca:	bf00      	nop
 80097cc:	40022000 	.word	0x40022000
 80097d0:	40021000 	.word	0x40021000
 80097d4:	04c4b400 	.word	0x04c4b400
 80097d8:	080170d8 	.word	0x080170d8
 80097dc:	20000068 	.word	0x20000068
 80097e0:	2000006c 	.word	0x2000006c

080097e4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80097e4:	b480      	push	{r7}
 80097e6:	b087      	sub	sp, #28
 80097e8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80097ea:	4b2c      	ldr	r3, [pc, #176]	@ (800989c <HAL_RCC_GetSysClockFreq+0xb8>)
 80097ec:	689b      	ldr	r3, [r3, #8]
 80097ee:	f003 030c 	and.w	r3, r3, #12
 80097f2:	2b04      	cmp	r3, #4
 80097f4:	d102      	bne.n	80097fc <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80097f6:	4b2a      	ldr	r3, [pc, #168]	@ (80098a0 <HAL_RCC_GetSysClockFreq+0xbc>)
 80097f8:	613b      	str	r3, [r7, #16]
 80097fa:	e047      	b.n	800988c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80097fc:	4b27      	ldr	r3, [pc, #156]	@ (800989c <HAL_RCC_GetSysClockFreq+0xb8>)
 80097fe:	689b      	ldr	r3, [r3, #8]
 8009800:	f003 030c 	and.w	r3, r3, #12
 8009804:	2b08      	cmp	r3, #8
 8009806:	d102      	bne.n	800980e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8009808:	4b26      	ldr	r3, [pc, #152]	@ (80098a4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800980a:	613b      	str	r3, [r7, #16]
 800980c:	e03e      	b.n	800988c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800980e:	4b23      	ldr	r3, [pc, #140]	@ (800989c <HAL_RCC_GetSysClockFreq+0xb8>)
 8009810:	689b      	ldr	r3, [r3, #8]
 8009812:	f003 030c 	and.w	r3, r3, #12
 8009816:	2b0c      	cmp	r3, #12
 8009818:	d136      	bne.n	8009888 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800981a:	4b20      	ldr	r3, [pc, #128]	@ (800989c <HAL_RCC_GetSysClockFreq+0xb8>)
 800981c:	68db      	ldr	r3, [r3, #12]
 800981e:	f003 0303 	and.w	r3, r3, #3
 8009822:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009824:	4b1d      	ldr	r3, [pc, #116]	@ (800989c <HAL_RCC_GetSysClockFreq+0xb8>)
 8009826:	68db      	ldr	r3, [r3, #12]
 8009828:	091b      	lsrs	r3, r3, #4
 800982a:	f003 030f 	and.w	r3, r3, #15
 800982e:	3301      	adds	r3, #1
 8009830:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	2b03      	cmp	r3, #3
 8009836:	d10c      	bne.n	8009852 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009838:	4a1a      	ldr	r2, [pc, #104]	@ (80098a4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800983a:	68bb      	ldr	r3, [r7, #8]
 800983c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009840:	4a16      	ldr	r2, [pc, #88]	@ (800989c <HAL_RCC_GetSysClockFreq+0xb8>)
 8009842:	68d2      	ldr	r2, [r2, #12]
 8009844:	0a12      	lsrs	r2, r2, #8
 8009846:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800984a:	fb02 f303 	mul.w	r3, r2, r3
 800984e:	617b      	str	r3, [r7, #20]
      break;
 8009850:	e00c      	b.n	800986c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009852:	4a13      	ldr	r2, [pc, #76]	@ (80098a0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8009854:	68bb      	ldr	r3, [r7, #8]
 8009856:	fbb2 f3f3 	udiv	r3, r2, r3
 800985a:	4a10      	ldr	r2, [pc, #64]	@ (800989c <HAL_RCC_GetSysClockFreq+0xb8>)
 800985c:	68d2      	ldr	r2, [r2, #12]
 800985e:	0a12      	lsrs	r2, r2, #8
 8009860:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009864:	fb02 f303 	mul.w	r3, r2, r3
 8009868:	617b      	str	r3, [r7, #20]
      break;
 800986a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800986c:	4b0b      	ldr	r3, [pc, #44]	@ (800989c <HAL_RCC_GetSysClockFreq+0xb8>)
 800986e:	68db      	ldr	r3, [r3, #12]
 8009870:	0e5b      	lsrs	r3, r3, #25
 8009872:	f003 0303 	and.w	r3, r3, #3
 8009876:	3301      	adds	r3, #1
 8009878:	005b      	lsls	r3, r3, #1
 800987a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800987c:	697a      	ldr	r2, [r7, #20]
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	fbb2 f3f3 	udiv	r3, r2, r3
 8009884:	613b      	str	r3, [r7, #16]
 8009886:	e001      	b.n	800988c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8009888:	2300      	movs	r3, #0
 800988a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800988c:	693b      	ldr	r3, [r7, #16]
}
 800988e:	4618      	mov	r0, r3
 8009890:	371c      	adds	r7, #28
 8009892:	46bd      	mov	sp, r7
 8009894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009898:	4770      	bx	lr
 800989a:	bf00      	nop
 800989c:	40021000 	.word	0x40021000
 80098a0:	00f42400 	.word	0x00f42400
 80098a4:	016e3600 	.word	0x016e3600

080098a8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80098a8:	b480      	push	{r7}
 80098aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80098ac:	4b03      	ldr	r3, [pc, #12]	@ (80098bc <HAL_RCC_GetHCLKFreq+0x14>)
 80098ae:	681b      	ldr	r3, [r3, #0]
}
 80098b0:	4618      	mov	r0, r3
 80098b2:	46bd      	mov	sp, r7
 80098b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b8:	4770      	bx	lr
 80098ba:	bf00      	nop
 80098bc:	20000068 	.word	0x20000068

080098c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80098c0:	b580      	push	{r7, lr}
 80098c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80098c4:	f7ff fff0 	bl	80098a8 <HAL_RCC_GetHCLKFreq>
 80098c8:	4602      	mov	r2, r0
 80098ca:	4b06      	ldr	r3, [pc, #24]	@ (80098e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80098cc:	689b      	ldr	r3, [r3, #8]
 80098ce:	0a1b      	lsrs	r3, r3, #8
 80098d0:	f003 0307 	and.w	r3, r3, #7
 80098d4:	4904      	ldr	r1, [pc, #16]	@ (80098e8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80098d6:	5ccb      	ldrb	r3, [r1, r3]
 80098d8:	f003 031f 	and.w	r3, r3, #31
 80098dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80098e0:	4618      	mov	r0, r3
 80098e2:	bd80      	pop	{r7, pc}
 80098e4:	40021000 	.word	0x40021000
 80098e8:	080170e8 	.word	0x080170e8

080098ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80098ec:	b580      	push	{r7, lr}
 80098ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80098f0:	f7ff ffda 	bl	80098a8 <HAL_RCC_GetHCLKFreq>
 80098f4:	4602      	mov	r2, r0
 80098f6:	4b06      	ldr	r3, [pc, #24]	@ (8009910 <HAL_RCC_GetPCLK2Freq+0x24>)
 80098f8:	689b      	ldr	r3, [r3, #8]
 80098fa:	0adb      	lsrs	r3, r3, #11
 80098fc:	f003 0307 	and.w	r3, r3, #7
 8009900:	4904      	ldr	r1, [pc, #16]	@ (8009914 <HAL_RCC_GetPCLK2Freq+0x28>)
 8009902:	5ccb      	ldrb	r3, [r1, r3]
 8009904:	f003 031f 	and.w	r3, r3, #31
 8009908:	fa22 f303 	lsr.w	r3, r2, r3
}
 800990c:	4618      	mov	r0, r3
 800990e:	bd80      	pop	{r7, pc}
 8009910:	40021000 	.word	0x40021000
 8009914:	080170e8 	.word	0x080170e8

08009918 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8009918:	b480      	push	{r7}
 800991a:	b087      	sub	sp, #28
 800991c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800991e:	4b1e      	ldr	r3, [pc, #120]	@ (8009998 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009920:	68db      	ldr	r3, [r3, #12]
 8009922:	f003 0303 	and.w	r3, r3, #3
 8009926:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009928:	4b1b      	ldr	r3, [pc, #108]	@ (8009998 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800992a:	68db      	ldr	r3, [r3, #12]
 800992c:	091b      	lsrs	r3, r3, #4
 800992e:	f003 030f 	and.w	r3, r3, #15
 8009932:	3301      	adds	r3, #1
 8009934:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8009936:	693b      	ldr	r3, [r7, #16]
 8009938:	2b03      	cmp	r3, #3
 800993a:	d10c      	bne.n	8009956 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800993c:	4a17      	ldr	r2, [pc, #92]	@ (800999c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	fbb2 f3f3 	udiv	r3, r2, r3
 8009944:	4a14      	ldr	r2, [pc, #80]	@ (8009998 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009946:	68d2      	ldr	r2, [r2, #12]
 8009948:	0a12      	lsrs	r2, r2, #8
 800994a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800994e:	fb02 f303 	mul.w	r3, r2, r3
 8009952:	617b      	str	r3, [r7, #20]
    break;
 8009954:	e00c      	b.n	8009970 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009956:	4a12      	ldr	r2, [pc, #72]	@ (80099a0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	fbb2 f3f3 	udiv	r3, r2, r3
 800995e:	4a0e      	ldr	r2, [pc, #56]	@ (8009998 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009960:	68d2      	ldr	r2, [r2, #12]
 8009962:	0a12      	lsrs	r2, r2, #8
 8009964:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009968:	fb02 f303 	mul.w	r3, r2, r3
 800996c:	617b      	str	r3, [r7, #20]
    break;
 800996e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009970:	4b09      	ldr	r3, [pc, #36]	@ (8009998 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009972:	68db      	ldr	r3, [r3, #12]
 8009974:	0e5b      	lsrs	r3, r3, #25
 8009976:	f003 0303 	and.w	r3, r3, #3
 800997a:	3301      	adds	r3, #1
 800997c:	005b      	lsls	r3, r3, #1
 800997e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8009980:	697a      	ldr	r2, [r7, #20]
 8009982:	68bb      	ldr	r3, [r7, #8]
 8009984:	fbb2 f3f3 	udiv	r3, r2, r3
 8009988:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800998a:	687b      	ldr	r3, [r7, #4]
}
 800998c:	4618      	mov	r0, r3
 800998e:	371c      	adds	r7, #28
 8009990:	46bd      	mov	sp, r7
 8009992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009996:	4770      	bx	lr
 8009998:	40021000 	.word	0x40021000
 800999c:	016e3600 	.word	0x016e3600
 80099a0:	00f42400 	.word	0x00f42400

080099a4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80099a4:	b580      	push	{r7, lr}
 80099a6:	b086      	sub	sp, #24
 80099a8:	af00      	add	r7, sp, #0
 80099aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80099ac:	2300      	movs	r3, #0
 80099ae:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80099b0:	2300      	movs	r3, #0
 80099b2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80099bc:	2b00      	cmp	r3, #0
 80099be:	f000 8098 	beq.w	8009af2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80099c2:	2300      	movs	r3, #0
 80099c4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80099c6:	4b43      	ldr	r3, [pc, #268]	@ (8009ad4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80099c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80099ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d10d      	bne.n	80099ee <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80099d2:	4b40      	ldr	r3, [pc, #256]	@ (8009ad4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80099d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80099d6:	4a3f      	ldr	r2, [pc, #252]	@ (8009ad4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80099d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80099dc:	6593      	str	r3, [r2, #88]	@ 0x58
 80099de:	4b3d      	ldr	r3, [pc, #244]	@ (8009ad4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80099e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80099e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80099e6:	60bb      	str	r3, [r7, #8]
 80099e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80099ea:	2301      	movs	r3, #1
 80099ec:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80099ee:	4b3a      	ldr	r3, [pc, #232]	@ (8009ad8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	4a39      	ldr	r2, [pc, #228]	@ (8009ad8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80099f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80099f8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80099fa:	f7fa feb9 	bl	8004770 <HAL_GetTick>
 80099fe:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009a00:	e009      	b.n	8009a16 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009a02:	f7fa feb5 	bl	8004770 <HAL_GetTick>
 8009a06:	4602      	mov	r2, r0
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	1ad3      	subs	r3, r2, r3
 8009a0c:	2b02      	cmp	r3, #2
 8009a0e:	d902      	bls.n	8009a16 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8009a10:	2303      	movs	r3, #3
 8009a12:	74fb      	strb	r3, [r7, #19]
        break;
 8009a14:	e005      	b.n	8009a22 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009a16:	4b30      	ldr	r3, [pc, #192]	@ (8009ad8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d0ef      	beq.n	8009a02 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8009a22:	7cfb      	ldrb	r3, [r7, #19]
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d159      	bne.n	8009adc <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8009a28:	4b2a      	ldr	r3, [pc, #168]	@ (8009ad4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009a2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a2e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009a32:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8009a34:	697b      	ldr	r3, [r7, #20]
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d01e      	beq.n	8009a78 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009a3e:	697a      	ldr	r2, [r7, #20]
 8009a40:	429a      	cmp	r2, r3
 8009a42:	d019      	beq.n	8009a78 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8009a44:	4b23      	ldr	r3, [pc, #140]	@ (8009ad4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009a46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a4a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009a4e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009a50:	4b20      	ldr	r3, [pc, #128]	@ (8009ad4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009a52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a56:	4a1f      	ldr	r2, [pc, #124]	@ (8009ad4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009a58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009a5c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009a60:	4b1c      	ldr	r3, [pc, #112]	@ (8009ad4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009a62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a66:	4a1b      	ldr	r2, [pc, #108]	@ (8009ad4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009a68:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009a6c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8009a70:	4a18      	ldr	r2, [pc, #96]	@ (8009ad4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009a72:	697b      	ldr	r3, [r7, #20]
 8009a74:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8009a78:	697b      	ldr	r3, [r7, #20]
 8009a7a:	f003 0301 	and.w	r3, r3, #1
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d016      	beq.n	8009ab0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a82:	f7fa fe75 	bl	8004770 <HAL_GetTick>
 8009a86:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009a88:	e00b      	b.n	8009aa2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009a8a:	f7fa fe71 	bl	8004770 <HAL_GetTick>
 8009a8e:	4602      	mov	r2, r0
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	1ad3      	subs	r3, r2, r3
 8009a94:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009a98:	4293      	cmp	r3, r2
 8009a9a:	d902      	bls.n	8009aa2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8009a9c:	2303      	movs	r3, #3
 8009a9e:	74fb      	strb	r3, [r7, #19]
            break;
 8009aa0:	e006      	b.n	8009ab0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009aa2:	4b0c      	ldr	r3, [pc, #48]	@ (8009ad4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009aa4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009aa8:	f003 0302 	and.w	r3, r3, #2
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d0ec      	beq.n	8009a8a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8009ab0:	7cfb      	ldrb	r3, [r7, #19]
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d10b      	bne.n	8009ace <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009ab6:	4b07      	ldr	r3, [pc, #28]	@ (8009ad4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009ab8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009abc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009ac4:	4903      	ldr	r1, [pc, #12]	@ (8009ad4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009ac6:	4313      	orrs	r3, r2
 8009ac8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8009acc:	e008      	b.n	8009ae0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009ace:	7cfb      	ldrb	r3, [r7, #19]
 8009ad0:	74bb      	strb	r3, [r7, #18]
 8009ad2:	e005      	b.n	8009ae0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8009ad4:	40021000 	.word	0x40021000
 8009ad8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009adc:	7cfb      	ldrb	r3, [r7, #19]
 8009ade:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009ae0:	7c7b      	ldrb	r3, [r7, #17]
 8009ae2:	2b01      	cmp	r3, #1
 8009ae4:	d105      	bne.n	8009af2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009ae6:	4ba7      	ldr	r3, [pc, #668]	@ (8009d84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009ae8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009aea:	4aa6      	ldr	r2, [pc, #664]	@ (8009d84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009aec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009af0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	f003 0301 	and.w	r3, r3, #1
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	d00a      	beq.n	8009b14 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8009afe:	4ba1      	ldr	r3, [pc, #644]	@ (8009d84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009b00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b04:	f023 0203 	bic.w	r2, r3, #3
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	685b      	ldr	r3, [r3, #4]
 8009b0c:	499d      	ldr	r1, [pc, #628]	@ (8009d84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009b0e:	4313      	orrs	r3, r2
 8009b10:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	f003 0302 	and.w	r3, r3, #2
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d00a      	beq.n	8009b36 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009b20:	4b98      	ldr	r3, [pc, #608]	@ (8009d84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009b22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b26:	f023 020c 	bic.w	r2, r3, #12
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	689b      	ldr	r3, [r3, #8]
 8009b2e:	4995      	ldr	r1, [pc, #596]	@ (8009d84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009b30:	4313      	orrs	r3, r2
 8009b32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	f003 0304 	and.w	r3, r3, #4
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d00a      	beq.n	8009b58 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8009b42:	4b90      	ldr	r3, [pc, #576]	@ (8009d84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009b44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b48:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	68db      	ldr	r3, [r3, #12]
 8009b50:	498c      	ldr	r1, [pc, #560]	@ (8009d84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009b52:	4313      	orrs	r3, r2
 8009b54:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	f003 0308 	and.w	r3, r3, #8
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d00a      	beq.n	8009b7a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8009b64:	4b87      	ldr	r3, [pc, #540]	@ (8009d84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009b66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b6a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	691b      	ldr	r3, [r3, #16]
 8009b72:	4984      	ldr	r1, [pc, #528]	@ (8009d84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009b74:	4313      	orrs	r3, r2
 8009b76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	f003 0310 	and.w	r3, r3, #16
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d00a      	beq.n	8009b9c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8009b86:	4b7f      	ldr	r3, [pc, #508]	@ (8009d84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009b88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b8c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	695b      	ldr	r3, [r3, #20]
 8009b94:	497b      	ldr	r1, [pc, #492]	@ (8009d84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009b96:	4313      	orrs	r3, r2
 8009b98:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	f003 0320 	and.w	r3, r3, #32
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d00a      	beq.n	8009bbe <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009ba8:	4b76      	ldr	r3, [pc, #472]	@ (8009d84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009baa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009bae:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	699b      	ldr	r3, [r3, #24]
 8009bb6:	4973      	ldr	r1, [pc, #460]	@ (8009d84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009bb8:	4313      	orrs	r3, r2
 8009bba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d00a      	beq.n	8009be0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8009bca:	4b6e      	ldr	r3, [pc, #440]	@ (8009d84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009bcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009bd0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	69db      	ldr	r3, [r3, #28]
 8009bd8:	496a      	ldr	r1, [pc, #424]	@ (8009d84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009bda:	4313      	orrs	r3, r2
 8009bdc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d00a      	beq.n	8009c02 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8009bec:	4b65      	ldr	r3, [pc, #404]	@ (8009d84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009bee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009bf2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	6a1b      	ldr	r3, [r3, #32]
 8009bfa:	4962      	ldr	r1, [pc, #392]	@ (8009d84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009bfc:	4313      	orrs	r3, r2
 8009bfe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d00a      	beq.n	8009c24 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8009c0e:	4b5d      	ldr	r3, [pc, #372]	@ (8009d84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009c10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009c14:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c1c:	4959      	ldr	r1, [pc, #356]	@ (8009d84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009c1e:	4313      	orrs	r3, r2
 8009c20:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d00a      	beq.n	8009c46 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009c30:	4b54      	ldr	r3, [pc, #336]	@ (8009d84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009c32:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009c36:	f023 0203 	bic.w	r2, r3, #3
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c3e:	4951      	ldr	r1, [pc, #324]	@ (8009d84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009c40:	4313      	orrs	r3, r2
 8009c42:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d00a      	beq.n	8009c68 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009c52:	4b4c      	ldr	r3, [pc, #304]	@ (8009d84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009c54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009c58:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c60:	4948      	ldr	r1, [pc, #288]	@ (8009d84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009c62:	4313      	orrs	r3, r2
 8009c64:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d015      	beq.n	8009ca0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009c74:	4b43      	ldr	r3, [pc, #268]	@ (8009d84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009c76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009c7a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c82:	4940      	ldr	r1, [pc, #256]	@ (8009d84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009c84:	4313      	orrs	r3, r2
 8009c86:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c8e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009c92:	d105      	bne.n	8009ca0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009c94:	4b3b      	ldr	r3, [pc, #236]	@ (8009d84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009c96:	68db      	ldr	r3, [r3, #12]
 8009c98:	4a3a      	ldr	r2, [pc, #232]	@ (8009d84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009c9a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009c9e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d015      	beq.n	8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8009cac:	4b35      	ldr	r3, [pc, #212]	@ (8009d84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009cae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009cb2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009cba:	4932      	ldr	r1, [pc, #200]	@ (8009d84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009cbc:	4313      	orrs	r3, r2
 8009cbe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009cc6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009cca:	d105      	bne.n	8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009ccc:	4b2d      	ldr	r3, [pc, #180]	@ (8009d84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009cce:	68db      	ldr	r3, [r3, #12]
 8009cd0:	4a2c      	ldr	r2, [pc, #176]	@ (8009d84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009cd2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009cd6:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d015      	beq.n	8009d10 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8009ce4:	4b27      	ldr	r3, [pc, #156]	@ (8009d84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009ce6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009cea:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009cf2:	4924      	ldr	r1, [pc, #144]	@ (8009d84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009cf4:	4313      	orrs	r3, r2
 8009cf6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009cfe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009d02:	d105      	bne.n	8009d10 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009d04:	4b1f      	ldr	r3, [pc, #124]	@ (8009d84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009d06:	68db      	ldr	r3, [r3, #12]
 8009d08:	4a1e      	ldr	r2, [pc, #120]	@ (8009d84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009d0a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009d0e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d015      	beq.n	8009d48 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009d1c:	4b19      	ldr	r3, [pc, #100]	@ (8009d84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009d1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009d22:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d2a:	4916      	ldr	r1, [pc, #88]	@ (8009d84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009d2c:	4313      	orrs	r3, r2
 8009d2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d36:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009d3a:	d105      	bne.n	8009d48 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009d3c:	4b11      	ldr	r3, [pc, #68]	@ (8009d84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009d3e:	68db      	ldr	r3, [r3, #12]
 8009d40:	4a10      	ldr	r2, [pc, #64]	@ (8009d84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009d42:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009d46:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d019      	beq.n	8009d88 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009d54:	4b0b      	ldr	r3, [pc, #44]	@ (8009d84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009d56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009d5a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d62:	4908      	ldr	r1, [pc, #32]	@ (8009d84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009d64:	4313      	orrs	r3, r2
 8009d66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d6e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009d72:	d109      	bne.n	8009d88 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009d74:	4b03      	ldr	r3, [pc, #12]	@ (8009d84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009d76:	68db      	ldr	r3, [r3, #12]
 8009d78:	4a02      	ldr	r2, [pc, #8]	@ (8009d84 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009d7a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009d7e:	60d3      	str	r3, [r2, #12]
 8009d80:	e002      	b.n	8009d88 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8009d82:	bf00      	nop
 8009d84:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d015      	beq.n	8009dc0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8009d94:	4b29      	ldr	r3, [pc, #164]	@ (8009e3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009d96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009d9a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009da2:	4926      	ldr	r1, [pc, #152]	@ (8009e3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009da4:	4313      	orrs	r3, r2
 8009da6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009dae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009db2:	d105      	bne.n	8009dc0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8009db4:	4b21      	ldr	r3, [pc, #132]	@ (8009e3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009db6:	68db      	ldr	r3, [r3, #12]
 8009db8:	4a20      	ldr	r2, [pc, #128]	@ (8009e3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009dba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009dbe:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d015      	beq.n	8009df8 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8009dcc:	4b1b      	ldr	r3, [pc, #108]	@ (8009e3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009dce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009dd2:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009dda:	4918      	ldr	r1, [pc, #96]	@ (8009e3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009ddc:	4313      	orrs	r3, r2
 8009dde:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009de6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009dea:	d105      	bne.n	8009df8 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8009dec:	4b13      	ldr	r3, [pc, #76]	@ (8009e3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009dee:	68db      	ldr	r3, [r3, #12]
 8009df0:	4a12      	ldr	r2, [pc, #72]	@ (8009e3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009df2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009df6:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d015      	beq.n	8009e30 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8009e04:	4b0d      	ldr	r3, [pc, #52]	@ (8009e3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009e06:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009e0a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009e12:	490a      	ldr	r1, [pc, #40]	@ (8009e3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009e14:	4313      	orrs	r3, r2
 8009e16:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009e1e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009e22:	d105      	bne.n	8009e30 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009e24:	4b05      	ldr	r3, [pc, #20]	@ (8009e3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009e26:	68db      	ldr	r3, [r3, #12]
 8009e28:	4a04      	ldr	r2, [pc, #16]	@ (8009e3c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009e2a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009e2e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8009e30:	7cbb      	ldrb	r3, [r7, #18]
}
 8009e32:	4618      	mov	r0, r3
 8009e34:	3718      	adds	r7, #24
 8009e36:	46bd      	mov	sp, r7
 8009e38:	bd80      	pop	{r7, pc}
 8009e3a:	bf00      	nop
 8009e3c:	40021000 	.word	0x40021000

08009e40 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009e40:	b580      	push	{r7, lr}
 8009e42:	b082      	sub	sp, #8
 8009e44:	af00      	add	r7, sp, #0
 8009e46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d101      	bne.n	8009e52 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009e4e:	2301      	movs	r3, #1
 8009e50:	e049      	b.n	8009ee6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009e58:	b2db      	uxtb	r3, r3
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d106      	bne.n	8009e6c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	2200      	movs	r2, #0
 8009e62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009e66:	6878      	ldr	r0, [r7, #4]
 8009e68:	f7fa f930 	bl	80040cc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	2202      	movs	r2, #2
 8009e70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	681a      	ldr	r2, [r3, #0]
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	3304      	adds	r3, #4
 8009e7c:	4619      	mov	r1, r3
 8009e7e:	4610      	mov	r0, r2
 8009e80:	f000 fef4 	bl	800ac6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	2201      	movs	r2, #1
 8009e88:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	2201      	movs	r2, #1
 8009e90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	2201      	movs	r2, #1
 8009e98:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	2201      	movs	r2, #1
 8009ea0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	2201      	movs	r2, #1
 8009ea8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	2201      	movs	r2, #1
 8009eb0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	2201      	movs	r2, #1
 8009eb8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	2201      	movs	r2, #1
 8009ec0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	2201      	movs	r2, #1
 8009ec8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	2201      	movs	r2, #1
 8009ed0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	2201      	movs	r2, #1
 8009ed8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	2201      	movs	r2, #1
 8009ee0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009ee4:	2300      	movs	r3, #0
}
 8009ee6:	4618      	mov	r0, r3
 8009ee8:	3708      	adds	r7, #8
 8009eea:	46bd      	mov	sp, r7
 8009eec:	bd80      	pop	{r7, pc}
	...

08009ef0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8009ef0:	b480      	push	{r7}
 8009ef2:	b085      	sub	sp, #20
 8009ef4:	af00      	add	r7, sp, #0
 8009ef6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009efe:	b2db      	uxtb	r3, r3
 8009f00:	2b01      	cmp	r3, #1
 8009f02:	d001      	beq.n	8009f08 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8009f04:	2301      	movs	r3, #1
 8009f06:	e04c      	b.n	8009fa2 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	2202      	movs	r2, #2
 8009f0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	4a26      	ldr	r2, [pc, #152]	@ (8009fb0 <HAL_TIM_Base_Start+0xc0>)
 8009f16:	4293      	cmp	r3, r2
 8009f18:	d022      	beq.n	8009f60 <HAL_TIM_Base_Start+0x70>
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009f22:	d01d      	beq.n	8009f60 <HAL_TIM_Base_Start+0x70>
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	4a22      	ldr	r2, [pc, #136]	@ (8009fb4 <HAL_TIM_Base_Start+0xc4>)
 8009f2a:	4293      	cmp	r3, r2
 8009f2c:	d018      	beq.n	8009f60 <HAL_TIM_Base_Start+0x70>
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	4a21      	ldr	r2, [pc, #132]	@ (8009fb8 <HAL_TIM_Base_Start+0xc8>)
 8009f34:	4293      	cmp	r3, r2
 8009f36:	d013      	beq.n	8009f60 <HAL_TIM_Base_Start+0x70>
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	4a1f      	ldr	r2, [pc, #124]	@ (8009fbc <HAL_TIM_Base_Start+0xcc>)
 8009f3e:	4293      	cmp	r3, r2
 8009f40:	d00e      	beq.n	8009f60 <HAL_TIM_Base_Start+0x70>
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	4a1e      	ldr	r2, [pc, #120]	@ (8009fc0 <HAL_TIM_Base_Start+0xd0>)
 8009f48:	4293      	cmp	r3, r2
 8009f4a:	d009      	beq.n	8009f60 <HAL_TIM_Base_Start+0x70>
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	4a1c      	ldr	r2, [pc, #112]	@ (8009fc4 <HAL_TIM_Base_Start+0xd4>)
 8009f52:	4293      	cmp	r3, r2
 8009f54:	d004      	beq.n	8009f60 <HAL_TIM_Base_Start+0x70>
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	4a1b      	ldr	r2, [pc, #108]	@ (8009fc8 <HAL_TIM_Base_Start+0xd8>)
 8009f5c:	4293      	cmp	r3, r2
 8009f5e:	d115      	bne.n	8009f8c <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	689a      	ldr	r2, [r3, #8]
 8009f66:	4b19      	ldr	r3, [pc, #100]	@ (8009fcc <HAL_TIM_Base_Start+0xdc>)
 8009f68:	4013      	ands	r3, r2
 8009f6a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	2b06      	cmp	r3, #6
 8009f70:	d015      	beq.n	8009f9e <HAL_TIM_Base_Start+0xae>
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009f78:	d011      	beq.n	8009f9e <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	681a      	ldr	r2, [r3, #0]
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	f042 0201 	orr.w	r2, r2, #1
 8009f88:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009f8a:	e008      	b.n	8009f9e <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	681a      	ldr	r2, [r3, #0]
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	f042 0201 	orr.w	r2, r2, #1
 8009f9a:	601a      	str	r2, [r3, #0]
 8009f9c:	e000      	b.n	8009fa0 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009f9e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009fa0:	2300      	movs	r3, #0
}
 8009fa2:	4618      	mov	r0, r3
 8009fa4:	3714      	adds	r7, #20
 8009fa6:	46bd      	mov	sp, r7
 8009fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fac:	4770      	bx	lr
 8009fae:	bf00      	nop
 8009fb0:	40012c00 	.word	0x40012c00
 8009fb4:	40000400 	.word	0x40000400
 8009fb8:	40000800 	.word	0x40000800
 8009fbc:	40000c00 	.word	0x40000c00
 8009fc0:	40013400 	.word	0x40013400
 8009fc4:	40014000 	.word	0x40014000
 8009fc8:	40015000 	.word	0x40015000
 8009fcc:	00010007 	.word	0x00010007

08009fd0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009fd0:	b480      	push	{r7}
 8009fd2:	b085      	sub	sp, #20
 8009fd4:	af00      	add	r7, sp, #0
 8009fd6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009fde:	b2db      	uxtb	r3, r3
 8009fe0:	2b01      	cmp	r3, #1
 8009fe2:	d001      	beq.n	8009fe8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009fe4:	2301      	movs	r3, #1
 8009fe6:	e054      	b.n	800a092 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	2202      	movs	r2, #2
 8009fec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	68da      	ldr	r2, [r3, #12]
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	f042 0201 	orr.w	r2, r2, #1
 8009ffe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	4a26      	ldr	r2, [pc, #152]	@ (800a0a0 <HAL_TIM_Base_Start_IT+0xd0>)
 800a006:	4293      	cmp	r3, r2
 800a008:	d022      	beq.n	800a050 <HAL_TIM_Base_Start_IT+0x80>
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a012:	d01d      	beq.n	800a050 <HAL_TIM_Base_Start_IT+0x80>
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	681b      	ldr	r3, [r3, #0]
 800a018:	4a22      	ldr	r2, [pc, #136]	@ (800a0a4 <HAL_TIM_Base_Start_IT+0xd4>)
 800a01a:	4293      	cmp	r3, r2
 800a01c:	d018      	beq.n	800a050 <HAL_TIM_Base_Start_IT+0x80>
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	4a21      	ldr	r2, [pc, #132]	@ (800a0a8 <HAL_TIM_Base_Start_IT+0xd8>)
 800a024:	4293      	cmp	r3, r2
 800a026:	d013      	beq.n	800a050 <HAL_TIM_Base_Start_IT+0x80>
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	4a1f      	ldr	r2, [pc, #124]	@ (800a0ac <HAL_TIM_Base_Start_IT+0xdc>)
 800a02e:	4293      	cmp	r3, r2
 800a030:	d00e      	beq.n	800a050 <HAL_TIM_Base_Start_IT+0x80>
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	4a1e      	ldr	r2, [pc, #120]	@ (800a0b0 <HAL_TIM_Base_Start_IT+0xe0>)
 800a038:	4293      	cmp	r3, r2
 800a03a:	d009      	beq.n	800a050 <HAL_TIM_Base_Start_IT+0x80>
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	4a1c      	ldr	r2, [pc, #112]	@ (800a0b4 <HAL_TIM_Base_Start_IT+0xe4>)
 800a042:	4293      	cmp	r3, r2
 800a044:	d004      	beq.n	800a050 <HAL_TIM_Base_Start_IT+0x80>
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	4a1b      	ldr	r2, [pc, #108]	@ (800a0b8 <HAL_TIM_Base_Start_IT+0xe8>)
 800a04c:	4293      	cmp	r3, r2
 800a04e:	d115      	bne.n	800a07c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	689a      	ldr	r2, [r3, #8]
 800a056:	4b19      	ldr	r3, [pc, #100]	@ (800a0bc <HAL_TIM_Base_Start_IT+0xec>)
 800a058:	4013      	ands	r3, r2
 800a05a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	2b06      	cmp	r3, #6
 800a060:	d015      	beq.n	800a08e <HAL_TIM_Base_Start_IT+0xbe>
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a068:	d011      	beq.n	800a08e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	681a      	ldr	r2, [r3, #0]
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	f042 0201 	orr.w	r2, r2, #1
 800a078:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a07a:	e008      	b.n	800a08e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	681a      	ldr	r2, [r3, #0]
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	f042 0201 	orr.w	r2, r2, #1
 800a08a:	601a      	str	r2, [r3, #0]
 800a08c:	e000      	b.n	800a090 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a08e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a090:	2300      	movs	r3, #0
}
 800a092:	4618      	mov	r0, r3
 800a094:	3714      	adds	r7, #20
 800a096:	46bd      	mov	sp, r7
 800a098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a09c:	4770      	bx	lr
 800a09e:	bf00      	nop
 800a0a0:	40012c00 	.word	0x40012c00
 800a0a4:	40000400 	.word	0x40000400
 800a0a8:	40000800 	.word	0x40000800
 800a0ac:	40000c00 	.word	0x40000c00
 800a0b0:	40013400 	.word	0x40013400
 800a0b4:	40014000 	.word	0x40014000
 800a0b8:	40015000 	.word	0x40015000
 800a0bc:	00010007 	.word	0x00010007

0800a0c0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800a0c0:	b480      	push	{r7}
 800a0c2:	b083      	sub	sp, #12
 800a0c4:	af00      	add	r7, sp, #0
 800a0c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	68da      	ldr	r2, [r3, #12]
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	f022 0201 	bic.w	r2, r2, #1
 800a0d6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	6a1a      	ldr	r2, [r3, #32]
 800a0de:	f241 1311 	movw	r3, #4369	@ 0x1111
 800a0e2:	4013      	ands	r3, r2
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d10f      	bne.n	800a108 <HAL_TIM_Base_Stop_IT+0x48>
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	6a1a      	ldr	r2, [r3, #32]
 800a0ee:	f244 4344 	movw	r3, #17476	@ 0x4444
 800a0f2:	4013      	ands	r3, r2
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d107      	bne.n	800a108 <HAL_TIM_Base_Stop_IT+0x48>
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	681a      	ldr	r2, [r3, #0]
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	f022 0201 	bic.w	r2, r2, #1
 800a106:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	2201      	movs	r2, #1
 800a10c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800a110:	2300      	movs	r3, #0
}
 800a112:	4618      	mov	r0, r3
 800a114:	370c      	adds	r7, #12
 800a116:	46bd      	mov	sp, r7
 800a118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a11c:	4770      	bx	lr

0800a11e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a11e:	b580      	push	{r7, lr}
 800a120:	b082      	sub	sp, #8
 800a122:	af00      	add	r7, sp, #0
 800a124:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d101      	bne.n	800a130 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a12c:	2301      	movs	r3, #1
 800a12e:	e049      	b.n	800a1c4 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a136:	b2db      	uxtb	r3, r3
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d106      	bne.n	800a14a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	2200      	movs	r2, #0
 800a140:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a144:	6878      	ldr	r0, [r7, #4]
 800a146:	f7f9 ff7f 	bl	8004048 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	2202      	movs	r2, #2
 800a14e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	681a      	ldr	r2, [r3, #0]
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	3304      	adds	r3, #4
 800a15a:	4619      	mov	r1, r3
 800a15c:	4610      	mov	r0, r2
 800a15e:	f000 fd85 	bl	800ac6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	2201      	movs	r2, #1
 800a166:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	2201      	movs	r2, #1
 800a16e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	2201      	movs	r2, #1
 800a176:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	2201      	movs	r2, #1
 800a17e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	2201      	movs	r2, #1
 800a186:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	2201      	movs	r2, #1
 800a18e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	2201      	movs	r2, #1
 800a196:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	2201      	movs	r2, #1
 800a19e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	2201      	movs	r2, #1
 800a1a6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	2201      	movs	r2, #1
 800a1ae:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	2201      	movs	r2, #1
 800a1b6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	2201      	movs	r2, #1
 800a1be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a1c2:	2300      	movs	r3, #0
}
 800a1c4:	4618      	mov	r0, r3
 800a1c6:	3708      	adds	r7, #8
 800a1c8:	46bd      	mov	sp, r7
 800a1ca:	bd80      	pop	{r7, pc}

0800a1cc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a1cc:	b580      	push	{r7, lr}
 800a1ce:	b084      	sub	sp, #16
 800a1d0:	af00      	add	r7, sp, #0
 800a1d2:	6078      	str	r0, [r7, #4]
 800a1d4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a1d6:	683b      	ldr	r3, [r7, #0]
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d109      	bne.n	800a1f0 <HAL_TIM_PWM_Start+0x24>
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a1e2:	b2db      	uxtb	r3, r3
 800a1e4:	2b01      	cmp	r3, #1
 800a1e6:	bf14      	ite	ne
 800a1e8:	2301      	movne	r3, #1
 800a1ea:	2300      	moveq	r3, #0
 800a1ec:	b2db      	uxtb	r3, r3
 800a1ee:	e03c      	b.n	800a26a <HAL_TIM_PWM_Start+0x9e>
 800a1f0:	683b      	ldr	r3, [r7, #0]
 800a1f2:	2b04      	cmp	r3, #4
 800a1f4:	d109      	bne.n	800a20a <HAL_TIM_PWM_Start+0x3e>
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a1fc:	b2db      	uxtb	r3, r3
 800a1fe:	2b01      	cmp	r3, #1
 800a200:	bf14      	ite	ne
 800a202:	2301      	movne	r3, #1
 800a204:	2300      	moveq	r3, #0
 800a206:	b2db      	uxtb	r3, r3
 800a208:	e02f      	b.n	800a26a <HAL_TIM_PWM_Start+0x9e>
 800a20a:	683b      	ldr	r3, [r7, #0]
 800a20c:	2b08      	cmp	r3, #8
 800a20e:	d109      	bne.n	800a224 <HAL_TIM_PWM_Start+0x58>
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a216:	b2db      	uxtb	r3, r3
 800a218:	2b01      	cmp	r3, #1
 800a21a:	bf14      	ite	ne
 800a21c:	2301      	movne	r3, #1
 800a21e:	2300      	moveq	r3, #0
 800a220:	b2db      	uxtb	r3, r3
 800a222:	e022      	b.n	800a26a <HAL_TIM_PWM_Start+0x9e>
 800a224:	683b      	ldr	r3, [r7, #0]
 800a226:	2b0c      	cmp	r3, #12
 800a228:	d109      	bne.n	800a23e <HAL_TIM_PWM_Start+0x72>
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a230:	b2db      	uxtb	r3, r3
 800a232:	2b01      	cmp	r3, #1
 800a234:	bf14      	ite	ne
 800a236:	2301      	movne	r3, #1
 800a238:	2300      	moveq	r3, #0
 800a23a:	b2db      	uxtb	r3, r3
 800a23c:	e015      	b.n	800a26a <HAL_TIM_PWM_Start+0x9e>
 800a23e:	683b      	ldr	r3, [r7, #0]
 800a240:	2b10      	cmp	r3, #16
 800a242:	d109      	bne.n	800a258 <HAL_TIM_PWM_Start+0x8c>
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a24a:	b2db      	uxtb	r3, r3
 800a24c:	2b01      	cmp	r3, #1
 800a24e:	bf14      	ite	ne
 800a250:	2301      	movne	r3, #1
 800a252:	2300      	moveq	r3, #0
 800a254:	b2db      	uxtb	r3, r3
 800a256:	e008      	b.n	800a26a <HAL_TIM_PWM_Start+0x9e>
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800a25e:	b2db      	uxtb	r3, r3
 800a260:	2b01      	cmp	r3, #1
 800a262:	bf14      	ite	ne
 800a264:	2301      	movne	r3, #1
 800a266:	2300      	moveq	r3, #0
 800a268:	b2db      	uxtb	r3, r3
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d001      	beq.n	800a272 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800a26e:	2301      	movs	r3, #1
 800a270:	e0a6      	b.n	800a3c0 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a272:	683b      	ldr	r3, [r7, #0]
 800a274:	2b00      	cmp	r3, #0
 800a276:	d104      	bne.n	800a282 <HAL_TIM_PWM_Start+0xb6>
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	2202      	movs	r2, #2
 800a27c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a280:	e023      	b.n	800a2ca <HAL_TIM_PWM_Start+0xfe>
 800a282:	683b      	ldr	r3, [r7, #0]
 800a284:	2b04      	cmp	r3, #4
 800a286:	d104      	bne.n	800a292 <HAL_TIM_PWM_Start+0xc6>
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	2202      	movs	r2, #2
 800a28c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a290:	e01b      	b.n	800a2ca <HAL_TIM_PWM_Start+0xfe>
 800a292:	683b      	ldr	r3, [r7, #0]
 800a294:	2b08      	cmp	r3, #8
 800a296:	d104      	bne.n	800a2a2 <HAL_TIM_PWM_Start+0xd6>
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	2202      	movs	r2, #2
 800a29c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a2a0:	e013      	b.n	800a2ca <HAL_TIM_PWM_Start+0xfe>
 800a2a2:	683b      	ldr	r3, [r7, #0]
 800a2a4:	2b0c      	cmp	r3, #12
 800a2a6:	d104      	bne.n	800a2b2 <HAL_TIM_PWM_Start+0xe6>
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	2202      	movs	r2, #2
 800a2ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a2b0:	e00b      	b.n	800a2ca <HAL_TIM_PWM_Start+0xfe>
 800a2b2:	683b      	ldr	r3, [r7, #0]
 800a2b4:	2b10      	cmp	r3, #16
 800a2b6:	d104      	bne.n	800a2c2 <HAL_TIM_PWM_Start+0xf6>
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	2202      	movs	r2, #2
 800a2bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a2c0:	e003      	b.n	800a2ca <HAL_TIM_PWM_Start+0xfe>
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	2202      	movs	r2, #2
 800a2c6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	2201      	movs	r2, #1
 800a2d0:	6839      	ldr	r1, [r7, #0]
 800a2d2:	4618      	mov	r0, r3
 800a2d4:	f001 f944 	bl	800b560 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	4a3a      	ldr	r2, [pc, #232]	@ (800a3c8 <HAL_TIM_PWM_Start+0x1fc>)
 800a2de:	4293      	cmp	r3, r2
 800a2e0:	d018      	beq.n	800a314 <HAL_TIM_PWM_Start+0x148>
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	4a39      	ldr	r2, [pc, #228]	@ (800a3cc <HAL_TIM_PWM_Start+0x200>)
 800a2e8:	4293      	cmp	r3, r2
 800a2ea:	d013      	beq.n	800a314 <HAL_TIM_PWM_Start+0x148>
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	4a37      	ldr	r2, [pc, #220]	@ (800a3d0 <HAL_TIM_PWM_Start+0x204>)
 800a2f2:	4293      	cmp	r3, r2
 800a2f4:	d00e      	beq.n	800a314 <HAL_TIM_PWM_Start+0x148>
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	4a36      	ldr	r2, [pc, #216]	@ (800a3d4 <HAL_TIM_PWM_Start+0x208>)
 800a2fc:	4293      	cmp	r3, r2
 800a2fe:	d009      	beq.n	800a314 <HAL_TIM_PWM_Start+0x148>
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	4a34      	ldr	r2, [pc, #208]	@ (800a3d8 <HAL_TIM_PWM_Start+0x20c>)
 800a306:	4293      	cmp	r3, r2
 800a308:	d004      	beq.n	800a314 <HAL_TIM_PWM_Start+0x148>
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	4a33      	ldr	r2, [pc, #204]	@ (800a3dc <HAL_TIM_PWM_Start+0x210>)
 800a310:	4293      	cmp	r3, r2
 800a312:	d101      	bne.n	800a318 <HAL_TIM_PWM_Start+0x14c>
 800a314:	2301      	movs	r3, #1
 800a316:	e000      	b.n	800a31a <HAL_TIM_PWM_Start+0x14e>
 800a318:	2300      	movs	r3, #0
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d007      	beq.n	800a32e <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a32c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	4a25      	ldr	r2, [pc, #148]	@ (800a3c8 <HAL_TIM_PWM_Start+0x1fc>)
 800a334:	4293      	cmp	r3, r2
 800a336:	d022      	beq.n	800a37e <HAL_TIM_PWM_Start+0x1b2>
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a340:	d01d      	beq.n	800a37e <HAL_TIM_PWM_Start+0x1b2>
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	4a26      	ldr	r2, [pc, #152]	@ (800a3e0 <HAL_TIM_PWM_Start+0x214>)
 800a348:	4293      	cmp	r3, r2
 800a34a:	d018      	beq.n	800a37e <HAL_TIM_PWM_Start+0x1b2>
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	4a24      	ldr	r2, [pc, #144]	@ (800a3e4 <HAL_TIM_PWM_Start+0x218>)
 800a352:	4293      	cmp	r3, r2
 800a354:	d013      	beq.n	800a37e <HAL_TIM_PWM_Start+0x1b2>
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	4a23      	ldr	r2, [pc, #140]	@ (800a3e8 <HAL_TIM_PWM_Start+0x21c>)
 800a35c:	4293      	cmp	r3, r2
 800a35e:	d00e      	beq.n	800a37e <HAL_TIM_PWM_Start+0x1b2>
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	4a19      	ldr	r2, [pc, #100]	@ (800a3cc <HAL_TIM_PWM_Start+0x200>)
 800a366:	4293      	cmp	r3, r2
 800a368:	d009      	beq.n	800a37e <HAL_TIM_PWM_Start+0x1b2>
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	4a18      	ldr	r2, [pc, #96]	@ (800a3d0 <HAL_TIM_PWM_Start+0x204>)
 800a370:	4293      	cmp	r3, r2
 800a372:	d004      	beq.n	800a37e <HAL_TIM_PWM_Start+0x1b2>
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	4a18      	ldr	r2, [pc, #96]	@ (800a3dc <HAL_TIM_PWM_Start+0x210>)
 800a37a:	4293      	cmp	r3, r2
 800a37c:	d115      	bne.n	800a3aa <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	689a      	ldr	r2, [r3, #8]
 800a384:	4b19      	ldr	r3, [pc, #100]	@ (800a3ec <HAL_TIM_PWM_Start+0x220>)
 800a386:	4013      	ands	r3, r2
 800a388:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a38a:	68fb      	ldr	r3, [r7, #12]
 800a38c:	2b06      	cmp	r3, #6
 800a38e:	d015      	beq.n	800a3bc <HAL_TIM_PWM_Start+0x1f0>
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a396:	d011      	beq.n	800a3bc <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	681a      	ldr	r2, [r3, #0]
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	f042 0201 	orr.w	r2, r2, #1
 800a3a6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a3a8:	e008      	b.n	800a3bc <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	681a      	ldr	r2, [r3, #0]
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	f042 0201 	orr.w	r2, r2, #1
 800a3b8:	601a      	str	r2, [r3, #0]
 800a3ba:	e000      	b.n	800a3be <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a3bc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a3be:	2300      	movs	r3, #0
}
 800a3c0:	4618      	mov	r0, r3
 800a3c2:	3710      	adds	r7, #16
 800a3c4:	46bd      	mov	sp, r7
 800a3c6:	bd80      	pop	{r7, pc}
 800a3c8:	40012c00 	.word	0x40012c00
 800a3cc:	40013400 	.word	0x40013400
 800a3d0:	40014000 	.word	0x40014000
 800a3d4:	40014400 	.word	0x40014400
 800a3d8:	40014800 	.word	0x40014800
 800a3dc:	40015000 	.word	0x40015000
 800a3e0:	40000400 	.word	0x40000400
 800a3e4:	40000800 	.word	0x40000800
 800a3e8:	40000c00 	.word	0x40000c00
 800a3ec:	00010007 	.word	0x00010007

0800a3f0 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a3f0:	b580      	push	{r7, lr}
 800a3f2:	b082      	sub	sp, #8
 800a3f4:	af00      	add	r7, sp, #0
 800a3f6:	6078      	str	r0, [r7, #4]
 800a3f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	2200      	movs	r2, #0
 800a400:	6839      	ldr	r1, [r7, #0]
 800a402:	4618      	mov	r0, r3
 800a404:	f001 f8ac 	bl	800b560 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	4a40      	ldr	r2, [pc, #256]	@ (800a510 <HAL_TIM_PWM_Stop+0x120>)
 800a40e:	4293      	cmp	r3, r2
 800a410:	d018      	beq.n	800a444 <HAL_TIM_PWM_Stop+0x54>
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	4a3f      	ldr	r2, [pc, #252]	@ (800a514 <HAL_TIM_PWM_Stop+0x124>)
 800a418:	4293      	cmp	r3, r2
 800a41a:	d013      	beq.n	800a444 <HAL_TIM_PWM_Stop+0x54>
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	4a3d      	ldr	r2, [pc, #244]	@ (800a518 <HAL_TIM_PWM_Stop+0x128>)
 800a422:	4293      	cmp	r3, r2
 800a424:	d00e      	beq.n	800a444 <HAL_TIM_PWM_Stop+0x54>
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	4a3c      	ldr	r2, [pc, #240]	@ (800a51c <HAL_TIM_PWM_Stop+0x12c>)
 800a42c:	4293      	cmp	r3, r2
 800a42e:	d009      	beq.n	800a444 <HAL_TIM_PWM_Stop+0x54>
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	4a3a      	ldr	r2, [pc, #232]	@ (800a520 <HAL_TIM_PWM_Stop+0x130>)
 800a436:	4293      	cmp	r3, r2
 800a438:	d004      	beq.n	800a444 <HAL_TIM_PWM_Stop+0x54>
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	4a39      	ldr	r2, [pc, #228]	@ (800a524 <HAL_TIM_PWM_Stop+0x134>)
 800a440:	4293      	cmp	r3, r2
 800a442:	d101      	bne.n	800a448 <HAL_TIM_PWM_Stop+0x58>
 800a444:	2301      	movs	r3, #1
 800a446:	e000      	b.n	800a44a <HAL_TIM_PWM_Stop+0x5a>
 800a448:	2300      	movs	r3, #0
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d017      	beq.n	800a47e <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	6a1a      	ldr	r2, [r3, #32]
 800a454:	f241 1311 	movw	r3, #4369	@ 0x1111
 800a458:	4013      	ands	r3, r2
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d10f      	bne.n	800a47e <HAL_TIM_PWM_Stop+0x8e>
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	6a1a      	ldr	r2, [r3, #32]
 800a464:	f244 4344 	movw	r3, #17476	@ 0x4444
 800a468:	4013      	ands	r3, r2
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d107      	bne.n	800a47e <HAL_TIM_PWM_Stop+0x8e>
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	681b      	ldr	r3, [r3, #0]
 800a478:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a47c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	6a1a      	ldr	r2, [r3, #32]
 800a484:	f241 1311 	movw	r3, #4369	@ 0x1111
 800a488:	4013      	ands	r3, r2
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d10f      	bne.n	800a4ae <HAL_TIM_PWM_Stop+0xbe>
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	6a1a      	ldr	r2, [r3, #32]
 800a494:	f244 4344 	movw	r3, #17476	@ 0x4444
 800a498:	4013      	ands	r3, r2
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d107      	bne.n	800a4ae <HAL_TIM_PWM_Stop+0xbe>
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	681a      	ldr	r2, [r3, #0]
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	f022 0201 	bic.w	r2, r2, #1
 800a4ac:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a4ae:	683b      	ldr	r3, [r7, #0]
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d104      	bne.n	800a4be <HAL_TIM_PWM_Stop+0xce>
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	2201      	movs	r2, #1
 800a4b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a4bc:	e023      	b.n	800a506 <HAL_TIM_PWM_Stop+0x116>
 800a4be:	683b      	ldr	r3, [r7, #0]
 800a4c0:	2b04      	cmp	r3, #4
 800a4c2:	d104      	bne.n	800a4ce <HAL_TIM_PWM_Stop+0xde>
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	2201      	movs	r2, #1
 800a4c8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a4cc:	e01b      	b.n	800a506 <HAL_TIM_PWM_Stop+0x116>
 800a4ce:	683b      	ldr	r3, [r7, #0]
 800a4d0:	2b08      	cmp	r3, #8
 800a4d2:	d104      	bne.n	800a4de <HAL_TIM_PWM_Stop+0xee>
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	2201      	movs	r2, #1
 800a4d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a4dc:	e013      	b.n	800a506 <HAL_TIM_PWM_Stop+0x116>
 800a4de:	683b      	ldr	r3, [r7, #0]
 800a4e0:	2b0c      	cmp	r3, #12
 800a4e2:	d104      	bne.n	800a4ee <HAL_TIM_PWM_Stop+0xfe>
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	2201      	movs	r2, #1
 800a4e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a4ec:	e00b      	b.n	800a506 <HAL_TIM_PWM_Stop+0x116>
 800a4ee:	683b      	ldr	r3, [r7, #0]
 800a4f0:	2b10      	cmp	r3, #16
 800a4f2:	d104      	bne.n	800a4fe <HAL_TIM_PWM_Stop+0x10e>
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	2201      	movs	r2, #1
 800a4f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a4fc:	e003      	b.n	800a506 <HAL_TIM_PWM_Stop+0x116>
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	2201      	movs	r2, #1
 800a502:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800a506:	2300      	movs	r3, #0
}
 800a508:	4618      	mov	r0, r3
 800a50a:	3708      	adds	r7, #8
 800a50c:	46bd      	mov	sp, r7
 800a50e:	bd80      	pop	{r7, pc}
 800a510:	40012c00 	.word	0x40012c00
 800a514:	40013400 	.word	0x40013400
 800a518:	40014000 	.word	0x40014000
 800a51c:	40014400 	.word	0x40014400
 800a520:	40014800 	.word	0x40014800
 800a524:	40015000 	.word	0x40015000

0800a528 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a528:	b580      	push	{r7, lr}
 800a52a:	b084      	sub	sp, #16
 800a52c:	af00      	add	r7, sp, #0
 800a52e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	68db      	ldr	r3, [r3, #12]
 800a536:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	691b      	ldr	r3, [r3, #16]
 800a53e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800a540:	68bb      	ldr	r3, [r7, #8]
 800a542:	f003 0302 	and.w	r3, r3, #2
 800a546:	2b00      	cmp	r3, #0
 800a548:	d020      	beq.n	800a58c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	f003 0302 	and.w	r3, r3, #2
 800a550:	2b00      	cmp	r3, #0
 800a552:	d01b      	beq.n	800a58c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	f06f 0202 	mvn.w	r2, #2
 800a55c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	2201      	movs	r2, #1
 800a562:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	699b      	ldr	r3, [r3, #24]
 800a56a:	f003 0303 	and.w	r3, r3, #3
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d003      	beq.n	800a57a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a572:	6878      	ldr	r0, [r7, #4]
 800a574:	f000 fb5c 	bl	800ac30 <HAL_TIM_IC_CaptureCallback>
 800a578:	e005      	b.n	800a586 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a57a:	6878      	ldr	r0, [r7, #4]
 800a57c:	f000 fb4e 	bl	800ac1c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a580:	6878      	ldr	r0, [r7, #4]
 800a582:	f000 fb5f 	bl	800ac44 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	2200      	movs	r2, #0
 800a58a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800a58c:	68bb      	ldr	r3, [r7, #8]
 800a58e:	f003 0304 	and.w	r3, r3, #4
 800a592:	2b00      	cmp	r3, #0
 800a594:	d020      	beq.n	800a5d8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800a596:	68fb      	ldr	r3, [r7, #12]
 800a598:	f003 0304 	and.w	r3, r3, #4
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d01b      	beq.n	800a5d8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	f06f 0204 	mvn.w	r2, #4
 800a5a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	2202      	movs	r2, #2
 800a5ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	699b      	ldr	r3, [r3, #24]
 800a5b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d003      	beq.n	800a5c6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a5be:	6878      	ldr	r0, [r7, #4]
 800a5c0:	f000 fb36 	bl	800ac30 <HAL_TIM_IC_CaptureCallback>
 800a5c4:	e005      	b.n	800a5d2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a5c6:	6878      	ldr	r0, [r7, #4]
 800a5c8:	f000 fb28 	bl	800ac1c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a5cc:	6878      	ldr	r0, [r7, #4]
 800a5ce:	f000 fb39 	bl	800ac44 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	2200      	movs	r2, #0
 800a5d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800a5d8:	68bb      	ldr	r3, [r7, #8]
 800a5da:	f003 0308 	and.w	r3, r3, #8
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	d020      	beq.n	800a624 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	f003 0308 	and.w	r3, r3, #8
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d01b      	beq.n	800a624 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	f06f 0208 	mvn.w	r2, #8
 800a5f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	2204      	movs	r2, #4
 800a5fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	69db      	ldr	r3, [r3, #28]
 800a602:	f003 0303 	and.w	r3, r3, #3
 800a606:	2b00      	cmp	r3, #0
 800a608:	d003      	beq.n	800a612 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a60a:	6878      	ldr	r0, [r7, #4]
 800a60c:	f000 fb10 	bl	800ac30 <HAL_TIM_IC_CaptureCallback>
 800a610:	e005      	b.n	800a61e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a612:	6878      	ldr	r0, [r7, #4]
 800a614:	f000 fb02 	bl	800ac1c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a618:	6878      	ldr	r0, [r7, #4]
 800a61a:	f000 fb13 	bl	800ac44 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	2200      	movs	r2, #0
 800a622:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800a624:	68bb      	ldr	r3, [r7, #8]
 800a626:	f003 0310 	and.w	r3, r3, #16
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d020      	beq.n	800a670 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800a62e:	68fb      	ldr	r3, [r7, #12]
 800a630:	f003 0310 	and.w	r3, r3, #16
 800a634:	2b00      	cmp	r3, #0
 800a636:	d01b      	beq.n	800a670 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	f06f 0210 	mvn.w	r2, #16
 800a640:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	2208      	movs	r2, #8
 800a646:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	69db      	ldr	r3, [r3, #28]
 800a64e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a652:	2b00      	cmp	r3, #0
 800a654:	d003      	beq.n	800a65e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a656:	6878      	ldr	r0, [r7, #4]
 800a658:	f000 faea 	bl	800ac30 <HAL_TIM_IC_CaptureCallback>
 800a65c:	e005      	b.n	800a66a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a65e:	6878      	ldr	r0, [r7, #4]
 800a660:	f000 fadc 	bl	800ac1c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a664:	6878      	ldr	r0, [r7, #4]
 800a666:	f000 faed 	bl	800ac44 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	2200      	movs	r2, #0
 800a66e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800a670:	68bb      	ldr	r3, [r7, #8]
 800a672:	f003 0301 	and.w	r3, r3, #1
 800a676:	2b00      	cmp	r3, #0
 800a678:	d00c      	beq.n	800a694 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	f003 0301 	and.w	r3, r3, #1
 800a680:	2b00      	cmp	r3, #0
 800a682:	d007      	beq.n	800a694 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	f06f 0201 	mvn.w	r2, #1
 800a68c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a68e:	6878      	ldr	r0, [r7, #4]
 800a690:	f7f8 fb16 	bl	8002cc0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a694:	68bb      	ldr	r3, [r7, #8]
 800a696:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a69a:	2b00      	cmp	r3, #0
 800a69c:	d104      	bne.n	800a6a8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800a69e:	68bb      	ldr	r3, [r7, #8]
 800a6a0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d00c      	beq.n	800a6c2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d007      	beq.n	800a6c2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800a6ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a6bc:	6878      	ldr	r0, [r7, #4]
 800a6be:	f001 f8a9 	bl	800b814 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800a6c2:	68bb      	ldr	r3, [r7, #8]
 800a6c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	d00c      	beq.n	800a6e6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	d007      	beq.n	800a6e6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800a6de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800a6e0:	6878      	ldr	r0, [r7, #4]
 800a6e2:	f001 f8a1 	bl	800b828 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800a6e6:	68bb      	ldr	r3, [r7, #8]
 800a6e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d00c      	beq.n	800a70a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	d007      	beq.n	800a70a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800a702:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a704:	6878      	ldr	r0, [r7, #4]
 800a706:	f000 faa7 	bl	800ac58 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800a70a:	68bb      	ldr	r3, [r7, #8]
 800a70c:	f003 0320 	and.w	r3, r3, #32
 800a710:	2b00      	cmp	r3, #0
 800a712:	d00c      	beq.n	800a72e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	f003 0320 	and.w	r3, r3, #32
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	d007      	beq.n	800a72e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	f06f 0220 	mvn.w	r2, #32
 800a726:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a728:	6878      	ldr	r0, [r7, #4]
 800a72a:	f001 f869 	bl	800b800 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800a72e:	68bb      	ldr	r3, [r7, #8]
 800a730:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a734:	2b00      	cmp	r3, #0
 800a736:	d00c      	beq.n	800a752 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d007      	beq.n	800a752 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800a74a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800a74c:	6878      	ldr	r0, [r7, #4]
 800a74e:	f001 f875 	bl	800b83c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800a752:	68bb      	ldr	r3, [r7, #8]
 800a754:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a758:	2b00      	cmp	r3, #0
 800a75a:	d00c      	beq.n	800a776 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a762:	2b00      	cmp	r3, #0
 800a764:	d007      	beq.n	800a776 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800a76e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800a770:	6878      	ldr	r0, [r7, #4]
 800a772:	f001 f86d 	bl	800b850 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800a776:	68bb      	ldr	r3, [r7, #8]
 800a778:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d00c      	beq.n	800a79a <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800a780:	68fb      	ldr	r3, [r7, #12]
 800a782:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a786:	2b00      	cmp	r3, #0
 800a788:	d007      	beq.n	800a79a <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800a792:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800a794:	6878      	ldr	r0, [r7, #4]
 800a796:	f001 f865 	bl	800b864 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800a79a:	68bb      	ldr	r3, [r7, #8]
 800a79c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a7a0:	2b00      	cmp	r3, #0
 800a7a2:	d00c      	beq.n	800a7be <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d007      	beq.n	800a7be <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800a7b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800a7b8:	6878      	ldr	r0, [r7, #4]
 800a7ba:	f001 f85d 	bl	800b878 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a7be:	bf00      	nop
 800a7c0:	3710      	adds	r7, #16
 800a7c2:	46bd      	mov	sp, r7
 800a7c4:	bd80      	pop	{r7, pc}
	...

0800a7c8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a7c8:	b580      	push	{r7, lr}
 800a7ca:	b086      	sub	sp, #24
 800a7cc:	af00      	add	r7, sp, #0
 800a7ce:	60f8      	str	r0, [r7, #12]
 800a7d0:	60b9      	str	r1, [r7, #8]
 800a7d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a7d4:	2300      	movs	r3, #0
 800a7d6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a7d8:	68fb      	ldr	r3, [r7, #12]
 800a7da:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a7de:	2b01      	cmp	r3, #1
 800a7e0:	d101      	bne.n	800a7e6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800a7e2:	2302      	movs	r3, #2
 800a7e4:	e0ff      	b.n	800a9e6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	2201      	movs	r2, #1
 800a7ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	2b14      	cmp	r3, #20
 800a7f2:	f200 80f0 	bhi.w	800a9d6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800a7f6:	a201      	add	r2, pc, #4	@ (adr r2, 800a7fc <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a7f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a7fc:	0800a851 	.word	0x0800a851
 800a800:	0800a9d7 	.word	0x0800a9d7
 800a804:	0800a9d7 	.word	0x0800a9d7
 800a808:	0800a9d7 	.word	0x0800a9d7
 800a80c:	0800a891 	.word	0x0800a891
 800a810:	0800a9d7 	.word	0x0800a9d7
 800a814:	0800a9d7 	.word	0x0800a9d7
 800a818:	0800a9d7 	.word	0x0800a9d7
 800a81c:	0800a8d3 	.word	0x0800a8d3
 800a820:	0800a9d7 	.word	0x0800a9d7
 800a824:	0800a9d7 	.word	0x0800a9d7
 800a828:	0800a9d7 	.word	0x0800a9d7
 800a82c:	0800a913 	.word	0x0800a913
 800a830:	0800a9d7 	.word	0x0800a9d7
 800a834:	0800a9d7 	.word	0x0800a9d7
 800a838:	0800a9d7 	.word	0x0800a9d7
 800a83c:	0800a955 	.word	0x0800a955
 800a840:	0800a9d7 	.word	0x0800a9d7
 800a844:	0800a9d7 	.word	0x0800a9d7
 800a848:	0800a9d7 	.word	0x0800a9d7
 800a84c:	0800a995 	.word	0x0800a995
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	681b      	ldr	r3, [r3, #0]
 800a854:	68b9      	ldr	r1, [r7, #8]
 800a856:	4618      	mov	r0, r3
 800a858:	f000 fabc 	bl	800add4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	699a      	ldr	r2, [r3, #24]
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	f042 0208 	orr.w	r2, r2, #8
 800a86a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	699a      	ldr	r2, [r3, #24]
 800a872:	68fb      	ldr	r3, [r7, #12]
 800a874:	681b      	ldr	r3, [r3, #0]
 800a876:	f022 0204 	bic.w	r2, r2, #4
 800a87a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	6999      	ldr	r1, [r3, #24]
 800a882:	68bb      	ldr	r3, [r7, #8]
 800a884:	691a      	ldr	r2, [r3, #16]
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	430a      	orrs	r2, r1
 800a88c:	619a      	str	r2, [r3, #24]
      break;
 800a88e:	e0a5      	b.n	800a9dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	68b9      	ldr	r1, [r7, #8]
 800a896:	4618      	mov	r0, r3
 800a898:	f000 fb36 	bl	800af08 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	699a      	ldr	r2, [r3, #24]
 800a8a2:	68fb      	ldr	r3, [r7, #12]
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a8aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a8ac:	68fb      	ldr	r3, [r7, #12]
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	699a      	ldr	r2, [r3, #24]
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a8ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	6999      	ldr	r1, [r3, #24]
 800a8c2:	68bb      	ldr	r3, [r7, #8]
 800a8c4:	691b      	ldr	r3, [r3, #16]
 800a8c6:	021a      	lsls	r2, r3, #8
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	430a      	orrs	r2, r1
 800a8ce:	619a      	str	r2, [r3, #24]
      break;
 800a8d0:	e084      	b.n	800a9dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	68b9      	ldr	r1, [r7, #8]
 800a8d8:	4618      	mov	r0, r3
 800a8da:	f000 fba9 	bl	800b030 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	69da      	ldr	r2, [r3, #28]
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	f042 0208 	orr.w	r2, r2, #8
 800a8ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	69da      	ldr	r2, [r3, #28]
 800a8f4:	68fb      	ldr	r3, [r7, #12]
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	f022 0204 	bic.w	r2, r2, #4
 800a8fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a8fe:	68fb      	ldr	r3, [r7, #12]
 800a900:	681b      	ldr	r3, [r3, #0]
 800a902:	69d9      	ldr	r1, [r3, #28]
 800a904:	68bb      	ldr	r3, [r7, #8]
 800a906:	691a      	ldr	r2, [r3, #16]
 800a908:	68fb      	ldr	r3, [r7, #12]
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	430a      	orrs	r2, r1
 800a90e:	61da      	str	r2, [r3, #28]
      break;
 800a910:	e064      	b.n	800a9dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a912:	68fb      	ldr	r3, [r7, #12]
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	68b9      	ldr	r1, [r7, #8]
 800a918:	4618      	mov	r0, r3
 800a91a:	f000 fc1b 	bl	800b154 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	69da      	ldr	r2, [r3, #28]
 800a924:	68fb      	ldr	r3, [r7, #12]
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a92c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a92e:	68fb      	ldr	r3, [r7, #12]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	69da      	ldr	r2, [r3, #28]
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a93c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	69d9      	ldr	r1, [r3, #28]
 800a944:	68bb      	ldr	r3, [r7, #8]
 800a946:	691b      	ldr	r3, [r3, #16]
 800a948:	021a      	lsls	r2, r3, #8
 800a94a:	68fb      	ldr	r3, [r7, #12]
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	430a      	orrs	r2, r1
 800a950:	61da      	str	r2, [r3, #28]
      break;
 800a952:	e043      	b.n	800a9dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	68b9      	ldr	r1, [r7, #8]
 800a95a:	4618      	mov	r0, r3
 800a95c:	f000 fc8e 	bl	800b27c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	f042 0208 	orr.w	r2, r2, #8
 800a96e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800a970:	68fb      	ldr	r3, [r7, #12]
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	f022 0204 	bic.w	r2, r2, #4
 800a97e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800a980:	68fb      	ldr	r3, [r7, #12]
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800a986:	68bb      	ldr	r3, [r7, #8]
 800a988:	691a      	ldr	r2, [r3, #16]
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	430a      	orrs	r2, r1
 800a990:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800a992:	e023      	b.n	800a9dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	681b      	ldr	r3, [r3, #0]
 800a998:	68b9      	ldr	r1, [r7, #8]
 800a99a:	4618      	mov	r0, r3
 800a99c:	f000 fcd8 	bl	800b350 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800a9a0:	68fb      	ldr	r3, [r7, #12]
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a9a6:	68fb      	ldr	r3, [r7, #12]
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a9ae:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800a9b0:	68fb      	ldr	r3, [r7, #12]
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a9be:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800a9c0:	68fb      	ldr	r3, [r7, #12]
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800a9c6:	68bb      	ldr	r3, [r7, #8]
 800a9c8:	691b      	ldr	r3, [r3, #16]
 800a9ca:	021a      	lsls	r2, r3, #8
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	430a      	orrs	r2, r1
 800a9d2:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800a9d4:	e002      	b.n	800a9dc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800a9d6:	2301      	movs	r3, #1
 800a9d8:	75fb      	strb	r3, [r7, #23]
      break;
 800a9da:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	2200      	movs	r2, #0
 800a9e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a9e4:	7dfb      	ldrb	r3, [r7, #23]
}
 800a9e6:	4618      	mov	r0, r3
 800a9e8:	3718      	adds	r7, #24
 800a9ea:	46bd      	mov	sp, r7
 800a9ec:	bd80      	pop	{r7, pc}
 800a9ee:	bf00      	nop

0800a9f0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a9f0:	b580      	push	{r7, lr}
 800a9f2:	b084      	sub	sp, #16
 800a9f4:	af00      	add	r7, sp, #0
 800a9f6:	6078      	str	r0, [r7, #4]
 800a9f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a9fa:	2300      	movs	r3, #0
 800a9fc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800aa04:	2b01      	cmp	r3, #1
 800aa06:	d101      	bne.n	800aa0c <HAL_TIM_ConfigClockSource+0x1c>
 800aa08:	2302      	movs	r3, #2
 800aa0a:	e0f6      	b.n	800abfa <HAL_TIM_ConfigClockSource+0x20a>
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	2201      	movs	r2, #1
 800aa10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	2202      	movs	r2, #2
 800aa18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	689b      	ldr	r3, [r3, #8]
 800aa22:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800aa24:	68bb      	ldr	r3, [r7, #8]
 800aa26:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800aa2a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800aa2e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800aa30:	68bb      	ldr	r3, [r7, #8]
 800aa32:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800aa36:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	68ba      	ldr	r2, [r7, #8]
 800aa3e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800aa40:	683b      	ldr	r3, [r7, #0]
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	4a6f      	ldr	r2, [pc, #444]	@ (800ac04 <HAL_TIM_ConfigClockSource+0x214>)
 800aa46:	4293      	cmp	r3, r2
 800aa48:	f000 80c1 	beq.w	800abce <HAL_TIM_ConfigClockSource+0x1de>
 800aa4c:	4a6d      	ldr	r2, [pc, #436]	@ (800ac04 <HAL_TIM_ConfigClockSource+0x214>)
 800aa4e:	4293      	cmp	r3, r2
 800aa50:	f200 80c6 	bhi.w	800abe0 <HAL_TIM_ConfigClockSource+0x1f0>
 800aa54:	4a6c      	ldr	r2, [pc, #432]	@ (800ac08 <HAL_TIM_ConfigClockSource+0x218>)
 800aa56:	4293      	cmp	r3, r2
 800aa58:	f000 80b9 	beq.w	800abce <HAL_TIM_ConfigClockSource+0x1de>
 800aa5c:	4a6a      	ldr	r2, [pc, #424]	@ (800ac08 <HAL_TIM_ConfigClockSource+0x218>)
 800aa5e:	4293      	cmp	r3, r2
 800aa60:	f200 80be 	bhi.w	800abe0 <HAL_TIM_ConfigClockSource+0x1f0>
 800aa64:	4a69      	ldr	r2, [pc, #420]	@ (800ac0c <HAL_TIM_ConfigClockSource+0x21c>)
 800aa66:	4293      	cmp	r3, r2
 800aa68:	f000 80b1 	beq.w	800abce <HAL_TIM_ConfigClockSource+0x1de>
 800aa6c:	4a67      	ldr	r2, [pc, #412]	@ (800ac0c <HAL_TIM_ConfigClockSource+0x21c>)
 800aa6e:	4293      	cmp	r3, r2
 800aa70:	f200 80b6 	bhi.w	800abe0 <HAL_TIM_ConfigClockSource+0x1f0>
 800aa74:	4a66      	ldr	r2, [pc, #408]	@ (800ac10 <HAL_TIM_ConfigClockSource+0x220>)
 800aa76:	4293      	cmp	r3, r2
 800aa78:	f000 80a9 	beq.w	800abce <HAL_TIM_ConfigClockSource+0x1de>
 800aa7c:	4a64      	ldr	r2, [pc, #400]	@ (800ac10 <HAL_TIM_ConfigClockSource+0x220>)
 800aa7e:	4293      	cmp	r3, r2
 800aa80:	f200 80ae 	bhi.w	800abe0 <HAL_TIM_ConfigClockSource+0x1f0>
 800aa84:	4a63      	ldr	r2, [pc, #396]	@ (800ac14 <HAL_TIM_ConfigClockSource+0x224>)
 800aa86:	4293      	cmp	r3, r2
 800aa88:	f000 80a1 	beq.w	800abce <HAL_TIM_ConfigClockSource+0x1de>
 800aa8c:	4a61      	ldr	r2, [pc, #388]	@ (800ac14 <HAL_TIM_ConfigClockSource+0x224>)
 800aa8e:	4293      	cmp	r3, r2
 800aa90:	f200 80a6 	bhi.w	800abe0 <HAL_TIM_ConfigClockSource+0x1f0>
 800aa94:	4a60      	ldr	r2, [pc, #384]	@ (800ac18 <HAL_TIM_ConfigClockSource+0x228>)
 800aa96:	4293      	cmp	r3, r2
 800aa98:	f000 8099 	beq.w	800abce <HAL_TIM_ConfigClockSource+0x1de>
 800aa9c:	4a5e      	ldr	r2, [pc, #376]	@ (800ac18 <HAL_TIM_ConfigClockSource+0x228>)
 800aa9e:	4293      	cmp	r3, r2
 800aaa0:	f200 809e 	bhi.w	800abe0 <HAL_TIM_ConfigClockSource+0x1f0>
 800aaa4:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800aaa8:	f000 8091 	beq.w	800abce <HAL_TIM_ConfigClockSource+0x1de>
 800aaac:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800aab0:	f200 8096 	bhi.w	800abe0 <HAL_TIM_ConfigClockSource+0x1f0>
 800aab4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800aab8:	f000 8089 	beq.w	800abce <HAL_TIM_ConfigClockSource+0x1de>
 800aabc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800aac0:	f200 808e 	bhi.w	800abe0 <HAL_TIM_ConfigClockSource+0x1f0>
 800aac4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800aac8:	d03e      	beq.n	800ab48 <HAL_TIM_ConfigClockSource+0x158>
 800aaca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800aace:	f200 8087 	bhi.w	800abe0 <HAL_TIM_ConfigClockSource+0x1f0>
 800aad2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800aad6:	f000 8086 	beq.w	800abe6 <HAL_TIM_ConfigClockSource+0x1f6>
 800aada:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800aade:	d87f      	bhi.n	800abe0 <HAL_TIM_ConfigClockSource+0x1f0>
 800aae0:	2b70      	cmp	r3, #112	@ 0x70
 800aae2:	d01a      	beq.n	800ab1a <HAL_TIM_ConfigClockSource+0x12a>
 800aae4:	2b70      	cmp	r3, #112	@ 0x70
 800aae6:	d87b      	bhi.n	800abe0 <HAL_TIM_ConfigClockSource+0x1f0>
 800aae8:	2b60      	cmp	r3, #96	@ 0x60
 800aaea:	d050      	beq.n	800ab8e <HAL_TIM_ConfigClockSource+0x19e>
 800aaec:	2b60      	cmp	r3, #96	@ 0x60
 800aaee:	d877      	bhi.n	800abe0 <HAL_TIM_ConfigClockSource+0x1f0>
 800aaf0:	2b50      	cmp	r3, #80	@ 0x50
 800aaf2:	d03c      	beq.n	800ab6e <HAL_TIM_ConfigClockSource+0x17e>
 800aaf4:	2b50      	cmp	r3, #80	@ 0x50
 800aaf6:	d873      	bhi.n	800abe0 <HAL_TIM_ConfigClockSource+0x1f0>
 800aaf8:	2b40      	cmp	r3, #64	@ 0x40
 800aafa:	d058      	beq.n	800abae <HAL_TIM_ConfigClockSource+0x1be>
 800aafc:	2b40      	cmp	r3, #64	@ 0x40
 800aafe:	d86f      	bhi.n	800abe0 <HAL_TIM_ConfigClockSource+0x1f0>
 800ab00:	2b30      	cmp	r3, #48	@ 0x30
 800ab02:	d064      	beq.n	800abce <HAL_TIM_ConfigClockSource+0x1de>
 800ab04:	2b30      	cmp	r3, #48	@ 0x30
 800ab06:	d86b      	bhi.n	800abe0 <HAL_TIM_ConfigClockSource+0x1f0>
 800ab08:	2b20      	cmp	r3, #32
 800ab0a:	d060      	beq.n	800abce <HAL_TIM_ConfigClockSource+0x1de>
 800ab0c:	2b20      	cmp	r3, #32
 800ab0e:	d867      	bhi.n	800abe0 <HAL_TIM_ConfigClockSource+0x1f0>
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d05c      	beq.n	800abce <HAL_TIM_ConfigClockSource+0x1de>
 800ab14:	2b10      	cmp	r3, #16
 800ab16:	d05a      	beq.n	800abce <HAL_TIM_ConfigClockSource+0x1de>
 800ab18:	e062      	b.n	800abe0 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ab1e:	683b      	ldr	r3, [r7, #0]
 800ab20:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ab22:	683b      	ldr	r3, [r7, #0]
 800ab24:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ab26:	683b      	ldr	r3, [r7, #0]
 800ab28:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ab2a:	f000 fcf9 	bl	800b520 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	689b      	ldr	r3, [r3, #8]
 800ab34:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800ab36:	68bb      	ldr	r3, [r7, #8]
 800ab38:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800ab3c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	68ba      	ldr	r2, [r7, #8]
 800ab44:	609a      	str	r2, [r3, #8]
      break;
 800ab46:	e04f      	b.n	800abe8 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ab4c:	683b      	ldr	r3, [r7, #0]
 800ab4e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ab50:	683b      	ldr	r3, [r7, #0]
 800ab52:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ab54:	683b      	ldr	r3, [r7, #0]
 800ab56:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ab58:	f000 fce2 	bl	800b520 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	689a      	ldr	r2, [r3, #8]
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	681b      	ldr	r3, [r3, #0]
 800ab66:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ab6a:	609a      	str	r2, [r3, #8]
      break;
 800ab6c:	e03c      	b.n	800abe8 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ab72:	683b      	ldr	r3, [r7, #0]
 800ab74:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ab76:	683b      	ldr	r3, [r7, #0]
 800ab78:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ab7a:	461a      	mov	r2, r3
 800ab7c:	f000 fc54 	bl	800b428 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	2150      	movs	r1, #80	@ 0x50
 800ab86:	4618      	mov	r0, r3
 800ab88:	f000 fcad 	bl	800b4e6 <TIM_ITRx_SetConfig>
      break;
 800ab8c:	e02c      	b.n	800abe8 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ab92:	683b      	ldr	r3, [r7, #0]
 800ab94:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ab96:	683b      	ldr	r3, [r7, #0]
 800ab98:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800ab9a:	461a      	mov	r2, r3
 800ab9c:	f000 fc73 	bl	800b486 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	681b      	ldr	r3, [r3, #0]
 800aba4:	2160      	movs	r1, #96	@ 0x60
 800aba6:	4618      	mov	r0, r3
 800aba8:	f000 fc9d 	bl	800b4e6 <TIM_ITRx_SetConfig>
      break;
 800abac:	e01c      	b.n	800abe8 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800abb2:	683b      	ldr	r3, [r7, #0]
 800abb4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800abb6:	683b      	ldr	r3, [r7, #0]
 800abb8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800abba:	461a      	mov	r2, r3
 800abbc:	f000 fc34 	bl	800b428 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	2140      	movs	r1, #64	@ 0x40
 800abc6:	4618      	mov	r0, r3
 800abc8:	f000 fc8d 	bl	800b4e6 <TIM_ITRx_SetConfig>
      break;
 800abcc:	e00c      	b.n	800abe8 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	681a      	ldr	r2, [r3, #0]
 800abd2:	683b      	ldr	r3, [r7, #0]
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	4619      	mov	r1, r3
 800abd8:	4610      	mov	r0, r2
 800abda:	f000 fc84 	bl	800b4e6 <TIM_ITRx_SetConfig>
      break;
 800abde:	e003      	b.n	800abe8 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800abe0:	2301      	movs	r3, #1
 800abe2:	73fb      	strb	r3, [r7, #15]
      break;
 800abe4:	e000      	b.n	800abe8 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800abe6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	2201      	movs	r2, #1
 800abec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	2200      	movs	r2, #0
 800abf4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800abf8:	7bfb      	ldrb	r3, [r7, #15]
}
 800abfa:	4618      	mov	r0, r3
 800abfc:	3710      	adds	r7, #16
 800abfe:	46bd      	mov	sp, r7
 800ac00:	bd80      	pop	{r7, pc}
 800ac02:	bf00      	nop
 800ac04:	00100070 	.word	0x00100070
 800ac08:	00100060 	.word	0x00100060
 800ac0c:	00100050 	.word	0x00100050
 800ac10:	00100040 	.word	0x00100040
 800ac14:	00100030 	.word	0x00100030
 800ac18:	00100020 	.word	0x00100020

0800ac1c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ac1c:	b480      	push	{r7}
 800ac1e:	b083      	sub	sp, #12
 800ac20:	af00      	add	r7, sp, #0
 800ac22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ac24:	bf00      	nop
 800ac26:	370c      	adds	r7, #12
 800ac28:	46bd      	mov	sp, r7
 800ac2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac2e:	4770      	bx	lr

0800ac30 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ac30:	b480      	push	{r7}
 800ac32:	b083      	sub	sp, #12
 800ac34:	af00      	add	r7, sp, #0
 800ac36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ac38:	bf00      	nop
 800ac3a:	370c      	adds	r7, #12
 800ac3c:	46bd      	mov	sp, r7
 800ac3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac42:	4770      	bx	lr

0800ac44 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ac44:	b480      	push	{r7}
 800ac46:	b083      	sub	sp, #12
 800ac48:	af00      	add	r7, sp, #0
 800ac4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ac4c:	bf00      	nop
 800ac4e:	370c      	adds	r7, #12
 800ac50:	46bd      	mov	sp, r7
 800ac52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac56:	4770      	bx	lr

0800ac58 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ac58:	b480      	push	{r7}
 800ac5a:	b083      	sub	sp, #12
 800ac5c:	af00      	add	r7, sp, #0
 800ac5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ac60:	bf00      	nop
 800ac62:	370c      	adds	r7, #12
 800ac64:	46bd      	mov	sp, r7
 800ac66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac6a:	4770      	bx	lr

0800ac6c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800ac6c:	b480      	push	{r7}
 800ac6e:	b085      	sub	sp, #20
 800ac70:	af00      	add	r7, sp, #0
 800ac72:	6078      	str	r0, [r7, #4]
 800ac74:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	681b      	ldr	r3, [r3, #0]
 800ac7a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	4a4c      	ldr	r2, [pc, #304]	@ (800adb0 <TIM_Base_SetConfig+0x144>)
 800ac80:	4293      	cmp	r3, r2
 800ac82:	d017      	beq.n	800acb4 <TIM_Base_SetConfig+0x48>
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ac8a:	d013      	beq.n	800acb4 <TIM_Base_SetConfig+0x48>
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	4a49      	ldr	r2, [pc, #292]	@ (800adb4 <TIM_Base_SetConfig+0x148>)
 800ac90:	4293      	cmp	r3, r2
 800ac92:	d00f      	beq.n	800acb4 <TIM_Base_SetConfig+0x48>
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	4a48      	ldr	r2, [pc, #288]	@ (800adb8 <TIM_Base_SetConfig+0x14c>)
 800ac98:	4293      	cmp	r3, r2
 800ac9a:	d00b      	beq.n	800acb4 <TIM_Base_SetConfig+0x48>
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	4a47      	ldr	r2, [pc, #284]	@ (800adbc <TIM_Base_SetConfig+0x150>)
 800aca0:	4293      	cmp	r3, r2
 800aca2:	d007      	beq.n	800acb4 <TIM_Base_SetConfig+0x48>
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	4a46      	ldr	r2, [pc, #280]	@ (800adc0 <TIM_Base_SetConfig+0x154>)
 800aca8:	4293      	cmp	r3, r2
 800acaa:	d003      	beq.n	800acb4 <TIM_Base_SetConfig+0x48>
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	4a45      	ldr	r2, [pc, #276]	@ (800adc4 <TIM_Base_SetConfig+0x158>)
 800acb0:	4293      	cmp	r3, r2
 800acb2:	d108      	bne.n	800acc6 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800acba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800acbc:	683b      	ldr	r3, [r7, #0]
 800acbe:	685b      	ldr	r3, [r3, #4]
 800acc0:	68fa      	ldr	r2, [r7, #12]
 800acc2:	4313      	orrs	r3, r2
 800acc4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	4a39      	ldr	r2, [pc, #228]	@ (800adb0 <TIM_Base_SetConfig+0x144>)
 800acca:	4293      	cmp	r3, r2
 800accc:	d023      	beq.n	800ad16 <TIM_Base_SetConfig+0xaa>
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800acd4:	d01f      	beq.n	800ad16 <TIM_Base_SetConfig+0xaa>
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	4a36      	ldr	r2, [pc, #216]	@ (800adb4 <TIM_Base_SetConfig+0x148>)
 800acda:	4293      	cmp	r3, r2
 800acdc:	d01b      	beq.n	800ad16 <TIM_Base_SetConfig+0xaa>
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	4a35      	ldr	r2, [pc, #212]	@ (800adb8 <TIM_Base_SetConfig+0x14c>)
 800ace2:	4293      	cmp	r3, r2
 800ace4:	d017      	beq.n	800ad16 <TIM_Base_SetConfig+0xaa>
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	4a34      	ldr	r2, [pc, #208]	@ (800adbc <TIM_Base_SetConfig+0x150>)
 800acea:	4293      	cmp	r3, r2
 800acec:	d013      	beq.n	800ad16 <TIM_Base_SetConfig+0xaa>
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	4a33      	ldr	r2, [pc, #204]	@ (800adc0 <TIM_Base_SetConfig+0x154>)
 800acf2:	4293      	cmp	r3, r2
 800acf4:	d00f      	beq.n	800ad16 <TIM_Base_SetConfig+0xaa>
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	4a33      	ldr	r2, [pc, #204]	@ (800adc8 <TIM_Base_SetConfig+0x15c>)
 800acfa:	4293      	cmp	r3, r2
 800acfc:	d00b      	beq.n	800ad16 <TIM_Base_SetConfig+0xaa>
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	4a32      	ldr	r2, [pc, #200]	@ (800adcc <TIM_Base_SetConfig+0x160>)
 800ad02:	4293      	cmp	r3, r2
 800ad04:	d007      	beq.n	800ad16 <TIM_Base_SetConfig+0xaa>
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	4a31      	ldr	r2, [pc, #196]	@ (800add0 <TIM_Base_SetConfig+0x164>)
 800ad0a:	4293      	cmp	r3, r2
 800ad0c:	d003      	beq.n	800ad16 <TIM_Base_SetConfig+0xaa>
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	4a2c      	ldr	r2, [pc, #176]	@ (800adc4 <TIM_Base_SetConfig+0x158>)
 800ad12:	4293      	cmp	r3, r2
 800ad14:	d108      	bne.n	800ad28 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ad1c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ad1e:	683b      	ldr	r3, [r7, #0]
 800ad20:	68db      	ldr	r3, [r3, #12]
 800ad22:	68fa      	ldr	r2, [r7, #12]
 800ad24:	4313      	orrs	r3, r2
 800ad26:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ad28:	68fb      	ldr	r3, [r7, #12]
 800ad2a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800ad2e:	683b      	ldr	r3, [r7, #0]
 800ad30:	695b      	ldr	r3, [r3, #20]
 800ad32:	4313      	orrs	r3, r2
 800ad34:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	68fa      	ldr	r2, [r7, #12]
 800ad3a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ad3c:	683b      	ldr	r3, [r7, #0]
 800ad3e:	689a      	ldr	r2, [r3, #8]
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ad44:	683b      	ldr	r3, [r7, #0]
 800ad46:	681a      	ldr	r2, [r3, #0]
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	4a18      	ldr	r2, [pc, #96]	@ (800adb0 <TIM_Base_SetConfig+0x144>)
 800ad50:	4293      	cmp	r3, r2
 800ad52:	d013      	beq.n	800ad7c <TIM_Base_SetConfig+0x110>
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	4a1a      	ldr	r2, [pc, #104]	@ (800adc0 <TIM_Base_SetConfig+0x154>)
 800ad58:	4293      	cmp	r3, r2
 800ad5a:	d00f      	beq.n	800ad7c <TIM_Base_SetConfig+0x110>
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	4a1a      	ldr	r2, [pc, #104]	@ (800adc8 <TIM_Base_SetConfig+0x15c>)
 800ad60:	4293      	cmp	r3, r2
 800ad62:	d00b      	beq.n	800ad7c <TIM_Base_SetConfig+0x110>
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	4a19      	ldr	r2, [pc, #100]	@ (800adcc <TIM_Base_SetConfig+0x160>)
 800ad68:	4293      	cmp	r3, r2
 800ad6a:	d007      	beq.n	800ad7c <TIM_Base_SetConfig+0x110>
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	4a18      	ldr	r2, [pc, #96]	@ (800add0 <TIM_Base_SetConfig+0x164>)
 800ad70:	4293      	cmp	r3, r2
 800ad72:	d003      	beq.n	800ad7c <TIM_Base_SetConfig+0x110>
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	4a13      	ldr	r2, [pc, #76]	@ (800adc4 <TIM_Base_SetConfig+0x158>)
 800ad78:	4293      	cmp	r3, r2
 800ad7a:	d103      	bne.n	800ad84 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ad7c:	683b      	ldr	r3, [r7, #0]
 800ad7e:	691a      	ldr	r2, [r3, #16]
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	2201      	movs	r2, #1
 800ad88:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	691b      	ldr	r3, [r3, #16]
 800ad8e:	f003 0301 	and.w	r3, r3, #1
 800ad92:	2b01      	cmp	r3, #1
 800ad94:	d105      	bne.n	800ada2 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	691b      	ldr	r3, [r3, #16]
 800ad9a:	f023 0201 	bic.w	r2, r3, #1
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	611a      	str	r2, [r3, #16]
  }
}
 800ada2:	bf00      	nop
 800ada4:	3714      	adds	r7, #20
 800ada6:	46bd      	mov	sp, r7
 800ada8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adac:	4770      	bx	lr
 800adae:	bf00      	nop
 800adb0:	40012c00 	.word	0x40012c00
 800adb4:	40000400 	.word	0x40000400
 800adb8:	40000800 	.word	0x40000800
 800adbc:	40000c00 	.word	0x40000c00
 800adc0:	40013400 	.word	0x40013400
 800adc4:	40015000 	.word	0x40015000
 800adc8:	40014000 	.word	0x40014000
 800adcc:	40014400 	.word	0x40014400
 800add0:	40014800 	.word	0x40014800

0800add4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800add4:	b480      	push	{r7}
 800add6:	b087      	sub	sp, #28
 800add8:	af00      	add	r7, sp, #0
 800adda:	6078      	str	r0, [r7, #4]
 800addc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	6a1b      	ldr	r3, [r3, #32]
 800ade2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	6a1b      	ldr	r3, [r3, #32]
 800ade8:	f023 0201 	bic.w	r2, r3, #1
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	685b      	ldr	r3, [r3, #4]
 800adf4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	699b      	ldr	r3, [r3, #24]
 800adfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800adfc:	68fb      	ldr	r3, [r7, #12]
 800adfe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ae02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ae06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800ae08:	68fb      	ldr	r3, [r7, #12]
 800ae0a:	f023 0303 	bic.w	r3, r3, #3
 800ae0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ae10:	683b      	ldr	r3, [r7, #0]
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	68fa      	ldr	r2, [r7, #12]
 800ae16:	4313      	orrs	r3, r2
 800ae18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800ae1a:	697b      	ldr	r3, [r7, #20]
 800ae1c:	f023 0302 	bic.w	r3, r3, #2
 800ae20:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800ae22:	683b      	ldr	r3, [r7, #0]
 800ae24:	689b      	ldr	r3, [r3, #8]
 800ae26:	697a      	ldr	r2, [r7, #20]
 800ae28:	4313      	orrs	r3, r2
 800ae2a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	4a30      	ldr	r2, [pc, #192]	@ (800aef0 <TIM_OC1_SetConfig+0x11c>)
 800ae30:	4293      	cmp	r3, r2
 800ae32:	d013      	beq.n	800ae5c <TIM_OC1_SetConfig+0x88>
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	4a2f      	ldr	r2, [pc, #188]	@ (800aef4 <TIM_OC1_SetConfig+0x120>)
 800ae38:	4293      	cmp	r3, r2
 800ae3a:	d00f      	beq.n	800ae5c <TIM_OC1_SetConfig+0x88>
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	4a2e      	ldr	r2, [pc, #184]	@ (800aef8 <TIM_OC1_SetConfig+0x124>)
 800ae40:	4293      	cmp	r3, r2
 800ae42:	d00b      	beq.n	800ae5c <TIM_OC1_SetConfig+0x88>
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	4a2d      	ldr	r2, [pc, #180]	@ (800aefc <TIM_OC1_SetConfig+0x128>)
 800ae48:	4293      	cmp	r3, r2
 800ae4a:	d007      	beq.n	800ae5c <TIM_OC1_SetConfig+0x88>
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	4a2c      	ldr	r2, [pc, #176]	@ (800af00 <TIM_OC1_SetConfig+0x12c>)
 800ae50:	4293      	cmp	r3, r2
 800ae52:	d003      	beq.n	800ae5c <TIM_OC1_SetConfig+0x88>
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	4a2b      	ldr	r2, [pc, #172]	@ (800af04 <TIM_OC1_SetConfig+0x130>)
 800ae58:	4293      	cmp	r3, r2
 800ae5a:	d10c      	bne.n	800ae76 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800ae5c:	697b      	ldr	r3, [r7, #20]
 800ae5e:	f023 0308 	bic.w	r3, r3, #8
 800ae62:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800ae64:	683b      	ldr	r3, [r7, #0]
 800ae66:	68db      	ldr	r3, [r3, #12]
 800ae68:	697a      	ldr	r2, [r7, #20]
 800ae6a:	4313      	orrs	r3, r2
 800ae6c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800ae6e:	697b      	ldr	r3, [r7, #20]
 800ae70:	f023 0304 	bic.w	r3, r3, #4
 800ae74:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	4a1d      	ldr	r2, [pc, #116]	@ (800aef0 <TIM_OC1_SetConfig+0x11c>)
 800ae7a:	4293      	cmp	r3, r2
 800ae7c:	d013      	beq.n	800aea6 <TIM_OC1_SetConfig+0xd2>
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	4a1c      	ldr	r2, [pc, #112]	@ (800aef4 <TIM_OC1_SetConfig+0x120>)
 800ae82:	4293      	cmp	r3, r2
 800ae84:	d00f      	beq.n	800aea6 <TIM_OC1_SetConfig+0xd2>
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	4a1b      	ldr	r2, [pc, #108]	@ (800aef8 <TIM_OC1_SetConfig+0x124>)
 800ae8a:	4293      	cmp	r3, r2
 800ae8c:	d00b      	beq.n	800aea6 <TIM_OC1_SetConfig+0xd2>
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	4a1a      	ldr	r2, [pc, #104]	@ (800aefc <TIM_OC1_SetConfig+0x128>)
 800ae92:	4293      	cmp	r3, r2
 800ae94:	d007      	beq.n	800aea6 <TIM_OC1_SetConfig+0xd2>
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	4a19      	ldr	r2, [pc, #100]	@ (800af00 <TIM_OC1_SetConfig+0x12c>)
 800ae9a:	4293      	cmp	r3, r2
 800ae9c:	d003      	beq.n	800aea6 <TIM_OC1_SetConfig+0xd2>
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	4a18      	ldr	r2, [pc, #96]	@ (800af04 <TIM_OC1_SetConfig+0x130>)
 800aea2:	4293      	cmp	r3, r2
 800aea4:	d111      	bne.n	800aeca <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800aea6:	693b      	ldr	r3, [r7, #16]
 800aea8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800aeac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800aeae:	693b      	ldr	r3, [r7, #16]
 800aeb0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800aeb4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800aeb6:	683b      	ldr	r3, [r7, #0]
 800aeb8:	695b      	ldr	r3, [r3, #20]
 800aeba:	693a      	ldr	r2, [r7, #16]
 800aebc:	4313      	orrs	r3, r2
 800aebe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800aec0:	683b      	ldr	r3, [r7, #0]
 800aec2:	699b      	ldr	r3, [r3, #24]
 800aec4:	693a      	ldr	r2, [r7, #16]
 800aec6:	4313      	orrs	r3, r2
 800aec8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	693a      	ldr	r2, [r7, #16]
 800aece:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	68fa      	ldr	r2, [r7, #12]
 800aed4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800aed6:	683b      	ldr	r3, [r7, #0]
 800aed8:	685a      	ldr	r2, [r3, #4]
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	697a      	ldr	r2, [r7, #20]
 800aee2:	621a      	str	r2, [r3, #32]
}
 800aee4:	bf00      	nop
 800aee6:	371c      	adds	r7, #28
 800aee8:	46bd      	mov	sp, r7
 800aeea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeee:	4770      	bx	lr
 800aef0:	40012c00 	.word	0x40012c00
 800aef4:	40013400 	.word	0x40013400
 800aef8:	40014000 	.word	0x40014000
 800aefc:	40014400 	.word	0x40014400
 800af00:	40014800 	.word	0x40014800
 800af04:	40015000 	.word	0x40015000

0800af08 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800af08:	b480      	push	{r7}
 800af0a:	b087      	sub	sp, #28
 800af0c:	af00      	add	r7, sp, #0
 800af0e:	6078      	str	r0, [r7, #4]
 800af10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	6a1b      	ldr	r3, [r3, #32]
 800af16:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	6a1b      	ldr	r3, [r3, #32]
 800af1c:	f023 0210 	bic.w	r2, r3, #16
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	685b      	ldr	r3, [r3, #4]
 800af28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	699b      	ldr	r3, [r3, #24]
 800af2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800af30:	68fb      	ldr	r3, [r7, #12]
 800af32:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800af36:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800af3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800af3c:	68fb      	ldr	r3, [r7, #12]
 800af3e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800af42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800af44:	683b      	ldr	r3, [r7, #0]
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	021b      	lsls	r3, r3, #8
 800af4a:	68fa      	ldr	r2, [r7, #12]
 800af4c:	4313      	orrs	r3, r2
 800af4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800af50:	697b      	ldr	r3, [r7, #20]
 800af52:	f023 0320 	bic.w	r3, r3, #32
 800af56:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800af58:	683b      	ldr	r3, [r7, #0]
 800af5a:	689b      	ldr	r3, [r3, #8]
 800af5c:	011b      	lsls	r3, r3, #4
 800af5e:	697a      	ldr	r2, [r7, #20]
 800af60:	4313      	orrs	r3, r2
 800af62:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	4a2c      	ldr	r2, [pc, #176]	@ (800b018 <TIM_OC2_SetConfig+0x110>)
 800af68:	4293      	cmp	r3, r2
 800af6a:	d007      	beq.n	800af7c <TIM_OC2_SetConfig+0x74>
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	4a2b      	ldr	r2, [pc, #172]	@ (800b01c <TIM_OC2_SetConfig+0x114>)
 800af70:	4293      	cmp	r3, r2
 800af72:	d003      	beq.n	800af7c <TIM_OC2_SetConfig+0x74>
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	4a2a      	ldr	r2, [pc, #168]	@ (800b020 <TIM_OC2_SetConfig+0x118>)
 800af78:	4293      	cmp	r3, r2
 800af7a:	d10d      	bne.n	800af98 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800af7c:	697b      	ldr	r3, [r7, #20]
 800af7e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800af82:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800af84:	683b      	ldr	r3, [r7, #0]
 800af86:	68db      	ldr	r3, [r3, #12]
 800af88:	011b      	lsls	r3, r3, #4
 800af8a:	697a      	ldr	r2, [r7, #20]
 800af8c:	4313      	orrs	r3, r2
 800af8e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800af90:	697b      	ldr	r3, [r7, #20]
 800af92:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800af96:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	4a1f      	ldr	r2, [pc, #124]	@ (800b018 <TIM_OC2_SetConfig+0x110>)
 800af9c:	4293      	cmp	r3, r2
 800af9e:	d013      	beq.n	800afc8 <TIM_OC2_SetConfig+0xc0>
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	4a1e      	ldr	r2, [pc, #120]	@ (800b01c <TIM_OC2_SetConfig+0x114>)
 800afa4:	4293      	cmp	r3, r2
 800afa6:	d00f      	beq.n	800afc8 <TIM_OC2_SetConfig+0xc0>
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	4a1e      	ldr	r2, [pc, #120]	@ (800b024 <TIM_OC2_SetConfig+0x11c>)
 800afac:	4293      	cmp	r3, r2
 800afae:	d00b      	beq.n	800afc8 <TIM_OC2_SetConfig+0xc0>
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	4a1d      	ldr	r2, [pc, #116]	@ (800b028 <TIM_OC2_SetConfig+0x120>)
 800afb4:	4293      	cmp	r3, r2
 800afb6:	d007      	beq.n	800afc8 <TIM_OC2_SetConfig+0xc0>
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	4a1c      	ldr	r2, [pc, #112]	@ (800b02c <TIM_OC2_SetConfig+0x124>)
 800afbc:	4293      	cmp	r3, r2
 800afbe:	d003      	beq.n	800afc8 <TIM_OC2_SetConfig+0xc0>
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	4a17      	ldr	r2, [pc, #92]	@ (800b020 <TIM_OC2_SetConfig+0x118>)
 800afc4:	4293      	cmp	r3, r2
 800afc6:	d113      	bne.n	800aff0 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800afc8:	693b      	ldr	r3, [r7, #16]
 800afca:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800afce:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800afd0:	693b      	ldr	r3, [r7, #16]
 800afd2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800afd6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800afd8:	683b      	ldr	r3, [r7, #0]
 800afda:	695b      	ldr	r3, [r3, #20]
 800afdc:	009b      	lsls	r3, r3, #2
 800afde:	693a      	ldr	r2, [r7, #16]
 800afe0:	4313      	orrs	r3, r2
 800afe2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800afe4:	683b      	ldr	r3, [r7, #0]
 800afe6:	699b      	ldr	r3, [r3, #24]
 800afe8:	009b      	lsls	r3, r3, #2
 800afea:	693a      	ldr	r2, [r7, #16]
 800afec:	4313      	orrs	r3, r2
 800afee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	693a      	ldr	r2, [r7, #16]
 800aff4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	68fa      	ldr	r2, [r7, #12]
 800affa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800affc:	683b      	ldr	r3, [r7, #0]
 800affe:	685a      	ldr	r2, [r3, #4]
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	697a      	ldr	r2, [r7, #20]
 800b008:	621a      	str	r2, [r3, #32]
}
 800b00a:	bf00      	nop
 800b00c:	371c      	adds	r7, #28
 800b00e:	46bd      	mov	sp, r7
 800b010:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b014:	4770      	bx	lr
 800b016:	bf00      	nop
 800b018:	40012c00 	.word	0x40012c00
 800b01c:	40013400 	.word	0x40013400
 800b020:	40015000 	.word	0x40015000
 800b024:	40014000 	.word	0x40014000
 800b028:	40014400 	.word	0x40014400
 800b02c:	40014800 	.word	0x40014800

0800b030 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b030:	b480      	push	{r7}
 800b032:	b087      	sub	sp, #28
 800b034:	af00      	add	r7, sp, #0
 800b036:	6078      	str	r0, [r7, #4]
 800b038:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	6a1b      	ldr	r3, [r3, #32]
 800b03e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	6a1b      	ldr	r3, [r3, #32]
 800b044:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	685b      	ldr	r3, [r3, #4]
 800b050:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	69db      	ldr	r3, [r3, #28]
 800b056:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b058:	68fb      	ldr	r3, [r7, #12]
 800b05a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b05e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b062:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b064:	68fb      	ldr	r3, [r7, #12]
 800b066:	f023 0303 	bic.w	r3, r3, #3
 800b06a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b06c:	683b      	ldr	r3, [r7, #0]
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	68fa      	ldr	r2, [r7, #12]
 800b072:	4313      	orrs	r3, r2
 800b074:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b076:	697b      	ldr	r3, [r7, #20]
 800b078:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b07c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b07e:	683b      	ldr	r3, [r7, #0]
 800b080:	689b      	ldr	r3, [r3, #8]
 800b082:	021b      	lsls	r3, r3, #8
 800b084:	697a      	ldr	r2, [r7, #20]
 800b086:	4313      	orrs	r3, r2
 800b088:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	4a2b      	ldr	r2, [pc, #172]	@ (800b13c <TIM_OC3_SetConfig+0x10c>)
 800b08e:	4293      	cmp	r3, r2
 800b090:	d007      	beq.n	800b0a2 <TIM_OC3_SetConfig+0x72>
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	4a2a      	ldr	r2, [pc, #168]	@ (800b140 <TIM_OC3_SetConfig+0x110>)
 800b096:	4293      	cmp	r3, r2
 800b098:	d003      	beq.n	800b0a2 <TIM_OC3_SetConfig+0x72>
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	4a29      	ldr	r2, [pc, #164]	@ (800b144 <TIM_OC3_SetConfig+0x114>)
 800b09e:	4293      	cmp	r3, r2
 800b0a0:	d10d      	bne.n	800b0be <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b0a2:	697b      	ldr	r3, [r7, #20]
 800b0a4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b0a8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b0aa:	683b      	ldr	r3, [r7, #0]
 800b0ac:	68db      	ldr	r3, [r3, #12]
 800b0ae:	021b      	lsls	r3, r3, #8
 800b0b0:	697a      	ldr	r2, [r7, #20]
 800b0b2:	4313      	orrs	r3, r2
 800b0b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b0b6:	697b      	ldr	r3, [r7, #20]
 800b0b8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b0bc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	4a1e      	ldr	r2, [pc, #120]	@ (800b13c <TIM_OC3_SetConfig+0x10c>)
 800b0c2:	4293      	cmp	r3, r2
 800b0c4:	d013      	beq.n	800b0ee <TIM_OC3_SetConfig+0xbe>
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	4a1d      	ldr	r2, [pc, #116]	@ (800b140 <TIM_OC3_SetConfig+0x110>)
 800b0ca:	4293      	cmp	r3, r2
 800b0cc:	d00f      	beq.n	800b0ee <TIM_OC3_SetConfig+0xbe>
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	4a1d      	ldr	r2, [pc, #116]	@ (800b148 <TIM_OC3_SetConfig+0x118>)
 800b0d2:	4293      	cmp	r3, r2
 800b0d4:	d00b      	beq.n	800b0ee <TIM_OC3_SetConfig+0xbe>
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	4a1c      	ldr	r2, [pc, #112]	@ (800b14c <TIM_OC3_SetConfig+0x11c>)
 800b0da:	4293      	cmp	r3, r2
 800b0dc:	d007      	beq.n	800b0ee <TIM_OC3_SetConfig+0xbe>
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	4a1b      	ldr	r2, [pc, #108]	@ (800b150 <TIM_OC3_SetConfig+0x120>)
 800b0e2:	4293      	cmp	r3, r2
 800b0e4:	d003      	beq.n	800b0ee <TIM_OC3_SetConfig+0xbe>
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	4a16      	ldr	r2, [pc, #88]	@ (800b144 <TIM_OC3_SetConfig+0x114>)
 800b0ea:	4293      	cmp	r3, r2
 800b0ec:	d113      	bne.n	800b116 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b0ee:	693b      	ldr	r3, [r7, #16]
 800b0f0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b0f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b0f6:	693b      	ldr	r3, [r7, #16]
 800b0f8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b0fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b0fe:	683b      	ldr	r3, [r7, #0]
 800b100:	695b      	ldr	r3, [r3, #20]
 800b102:	011b      	lsls	r3, r3, #4
 800b104:	693a      	ldr	r2, [r7, #16]
 800b106:	4313      	orrs	r3, r2
 800b108:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b10a:	683b      	ldr	r3, [r7, #0]
 800b10c:	699b      	ldr	r3, [r3, #24]
 800b10e:	011b      	lsls	r3, r3, #4
 800b110:	693a      	ldr	r2, [r7, #16]
 800b112:	4313      	orrs	r3, r2
 800b114:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	693a      	ldr	r2, [r7, #16]
 800b11a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	68fa      	ldr	r2, [r7, #12]
 800b120:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b122:	683b      	ldr	r3, [r7, #0]
 800b124:	685a      	ldr	r2, [r3, #4]
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	697a      	ldr	r2, [r7, #20]
 800b12e:	621a      	str	r2, [r3, #32]
}
 800b130:	bf00      	nop
 800b132:	371c      	adds	r7, #28
 800b134:	46bd      	mov	sp, r7
 800b136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b13a:	4770      	bx	lr
 800b13c:	40012c00 	.word	0x40012c00
 800b140:	40013400 	.word	0x40013400
 800b144:	40015000 	.word	0x40015000
 800b148:	40014000 	.word	0x40014000
 800b14c:	40014400 	.word	0x40014400
 800b150:	40014800 	.word	0x40014800

0800b154 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b154:	b480      	push	{r7}
 800b156:	b087      	sub	sp, #28
 800b158:	af00      	add	r7, sp, #0
 800b15a:	6078      	str	r0, [r7, #4]
 800b15c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	6a1b      	ldr	r3, [r3, #32]
 800b162:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	6a1b      	ldr	r3, [r3, #32]
 800b168:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	685b      	ldr	r3, [r3, #4]
 800b174:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	69db      	ldr	r3, [r3, #28]
 800b17a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b17c:	68fb      	ldr	r3, [r7, #12]
 800b17e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b182:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b186:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b18e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b190:	683b      	ldr	r3, [r7, #0]
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	021b      	lsls	r3, r3, #8
 800b196:	68fa      	ldr	r2, [r7, #12]
 800b198:	4313      	orrs	r3, r2
 800b19a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b19c:	697b      	ldr	r3, [r7, #20]
 800b19e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b1a2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b1a4:	683b      	ldr	r3, [r7, #0]
 800b1a6:	689b      	ldr	r3, [r3, #8]
 800b1a8:	031b      	lsls	r3, r3, #12
 800b1aa:	697a      	ldr	r2, [r7, #20]
 800b1ac:	4313      	orrs	r3, r2
 800b1ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	4a2c      	ldr	r2, [pc, #176]	@ (800b264 <TIM_OC4_SetConfig+0x110>)
 800b1b4:	4293      	cmp	r3, r2
 800b1b6:	d007      	beq.n	800b1c8 <TIM_OC4_SetConfig+0x74>
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	4a2b      	ldr	r2, [pc, #172]	@ (800b268 <TIM_OC4_SetConfig+0x114>)
 800b1bc:	4293      	cmp	r3, r2
 800b1be:	d003      	beq.n	800b1c8 <TIM_OC4_SetConfig+0x74>
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	4a2a      	ldr	r2, [pc, #168]	@ (800b26c <TIM_OC4_SetConfig+0x118>)
 800b1c4:	4293      	cmp	r3, r2
 800b1c6:	d10d      	bne.n	800b1e4 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800b1c8:	697b      	ldr	r3, [r7, #20]
 800b1ca:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b1ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800b1d0:	683b      	ldr	r3, [r7, #0]
 800b1d2:	68db      	ldr	r3, [r3, #12]
 800b1d4:	031b      	lsls	r3, r3, #12
 800b1d6:	697a      	ldr	r2, [r7, #20]
 800b1d8:	4313      	orrs	r3, r2
 800b1da:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800b1dc:	697b      	ldr	r3, [r7, #20]
 800b1de:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b1e2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	4a1f      	ldr	r2, [pc, #124]	@ (800b264 <TIM_OC4_SetConfig+0x110>)
 800b1e8:	4293      	cmp	r3, r2
 800b1ea:	d013      	beq.n	800b214 <TIM_OC4_SetConfig+0xc0>
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	4a1e      	ldr	r2, [pc, #120]	@ (800b268 <TIM_OC4_SetConfig+0x114>)
 800b1f0:	4293      	cmp	r3, r2
 800b1f2:	d00f      	beq.n	800b214 <TIM_OC4_SetConfig+0xc0>
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	4a1e      	ldr	r2, [pc, #120]	@ (800b270 <TIM_OC4_SetConfig+0x11c>)
 800b1f8:	4293      	cmp	r3, r2
 800b1fa:	d00b      	beq.n	800b214 <TIM_OC4_SetConfig+0xc0>
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	4a1d      	ldr	r2, [pc, #116]	@ (800b274 <TIM_OC4_SetConfig+0x120>)
 800b200:	4293      	cmp	r3, r2
 800b202:	d007      	beq.n	800b214 <TIM_OC4_SetConfig+0xc0>
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	4a1c      	ldr	r2, [pc, #112]	@ (800b278 <TIM_OC4_SetConfig+0x124>)
 800b208:	4293      	cmp	r3, r2
 800b20a:	d003      	beq.n	800b214 <TIM_OC4_SetConfig+0xc0>
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	4a17      	ldr	r2, [pc, #92]	@ (800b26c <TIM_OC4_SetConfig+0x118>)
 800b210:	4293      	cmp	r3, r2
 800b212:	d113      	bne.n	800b23c <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b214:	693b      	ldr	r3, [r7, #16]
 800b216:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b21a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800b21c:	693b      	ldr	r3, [r7, #16]
 800b21e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b222:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b224:	683b      	ldr	r3, [r7, #0]
 800b226:	695b      	ldr	r3, [r3, #20]
 800b228:	019b      	lsls	r3, r3, #6
 800b22a:	693a      	ldr	r2, [r7, #16]
 800b22c:	4313      	orrs	r3, r2
 800b22e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800b230:	683b      	ldr	r3, [r7, #0]
 800b232:	699b      	ldr	r3, [r3, #24]
 800b234:	019b      	lsls	r3, r3, #6
 800b236:	693a      	ldr	r2, [r7, #16]
 800b238:	4313      	orrs	r3, r2
 800b23a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	693a      	ldr	r2, [r7, #16]
 800b240:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	68fa      	ldr	r2, [r7, #12]
 800b246:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b248:	683b      	ldr	r3, [r7, #0]
 800b24a:	685a      	ldr	r2, [r3, #4]
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	697a      	ldr	r2, [r7, #20]
 800b254:	621a      	str	r2, [r3, #32]
}
 800b256:	bf00      	nop
 800b258:	371c      	adds	r7, #28
 800b25a:	46bd      	mov	sp, r7
 800b25c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b260:	4770      	bx	lr
 800b262:	bf00      	nop
 800b264:	40012c00 	.word	0x40012c00
 800b268:	40013400 	.word	0x40013400
 800b26c:	40015000 	.word	0x40015000
 800b270:	40014000 	.word	0x40014000
 800b274:	40014400 	.word	0x40014400
 800b278:	40014800 	.word	0x40014800

0800b27c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b27c:	b480      	push	{r7}
 800b27e:	b087      	sub	sp, #28
 800b280:	af00      	add	r7, sp, #0
 800b282:	6078      	str	r0, [r7, #4]
 800b284:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	6a1b      	ldr	r3, [r3, #32]
 800b28a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	6a1b      	ldr	r3, [r3, #32]
 800b290:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	685b      	ldr	r3, [r3, #4]
 800b29c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b2a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b2aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b2ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b2b0:	683b      	ldr	r3, [r7, #0]
 800b2b2:	681b      	ldr	r3, [r3, #0]
 800b2b4:	68fa      	ldr	r2, [r7, #12]
 800b2b6:	4313      	orrs	r3, r2
 800b2b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800b2ba:	693b      	ldr	r3, [r7, #16]
 800b2bc:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800b2c0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b2c2:	683b      	ldr	r3, [r7, #0]
 800b2c4:	689b      	ldr	r3, [r3, #8]
 800b2c6:	041b      	lsls	r3, r3, #16
 800b2c8:	693a      	ldr	r2, [r7, #16]
 800b2ca:	4313      	orrs	r3, r2
 800b2cc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	4a19      	ldr	r2, [pc, #100]	@ (800b338 <TIM_OC5_SetConfig+0xbc>)
 800b2d2:	4293      	cmp	r3, r2
 800b2d4:	d013      	beq.n	800b2fe <TIM_OC5_SetConfig+0x82>
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	4a18      	ldr	r2, [pc, #96]	@ (800b33c <TIM_OC5_SetConfig+0xc0>)
 800b2da:	4293      	cmp	r3, r2
 800b2dc:	d00f      	beq.n	800b2fe <TIM_OC5_SetConfig+0x82>
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	4a17      	ldr	r2, [pc, #92]	@ (800b340 <TIM_OC5_SetConfig+0xc4>)
 800b2e2:	4293      	cmp	r3, r2
 800b2e4:	d00b      	beq.n	800b2fe <TIM_OC5_SetConfig+0x82>
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	4a16      	ldr	r2, [pc, #88]	@ (800b344 <TIM_OC5_SetConfig+0xc8>)
 800b2ea:	4293      	cmp	r3, r2
 800b2ec:	d007      	beq.n	800b2fe <TIM_OC5_SetConfig+0x82>
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	4a15      	ldr	r2, [pc, #84]	@ (800b348 <TIM_OC5_SetConfig+0xcc>)
 800b2f2:	4293      	cmp	r3, r2
 800b2f4:	d003      	beq.n	800b2fe <TIM_OC5_SetConfig+0x82>
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	4a14      	ldr	r2, [pc, #80]	@ (800b34c <TIM_OC5_SetConfig+0xd0>)
 800b2fa:	4293      	cmp	r3, r2
 800b2fc:	d109      	bne.n	800b312 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800b2fe:	697b      	ldr	r3, [r7, #20]
 800b300:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b304:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800b306:	683b      	ldr	r3, [r7, #0]
 800b308:	695b      	ldr	r3, [r3, #20]
 800b30a:	021b      	lsls	r3, r3, #8
 800b30c:	697a      	ldr	r2, [r7, #20]
 800b30e:	4313      	orrs	r3, r2
 800b310:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	697a      	ldr	r2, [r7, #20]
 800b316:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	68fa      	ldr	r2, [r7, #12]
 800b31c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800b31e:	683b      	ldr	r3, [r7, #0]
 800b320:	685a      	ldr	r2, [r3, #4]
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	693a      	ldr	r2, [r7, #16]
 800b32a:	621a      	str	r2, [r3, #32]
}
 800b32c:	bf00      	nop
 800b32e:	371c      	adds	r7, #28
 800b330:	46bd      	mov	sp, r7
 800b332:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b336:	4770      	bx	lr
 800b338:	40012c00 	.word	0x40012c00
 800b33c:	40013400 	.word	0x40013400
 800b340:	40014000 	.word	0x40014000
 800b344:	40014400 	.word	0x40014400
 800b348:	40014800 	.word	0x40014800
 800b34c:	40015000 	.word	0x40015000

0800b350 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b350:	b480      	push	{r7}
 800b352:	b087      	sub	sp, #28
 800b354:	af00      	add	r7, sp, #0
 800b356:	6078      	str	r0, [r7, #4]
 800b358:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	6a1b      	ldr	r3, [r3, #32]
 800b35e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	6a1b      	ldr	r3, [r3, #32]
 800b364:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	685b      	ldr	r3, [r3, #4]
 800b370:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b376:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b378:	68fb      	ldr	r3, [r7, #12]
 800b37a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b37e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b382:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b384:	683b      	ldr	r3, [r7, #0]
 800b386:	681b      	ldr	r3, [r3, #0]
 800b388:	021b      	lsls	r3, r3, #8
 800b38a:	68fa      	ldr	r2, [r7, #12]
 800b38c:	4313      	orrs	r3, r2
 800b38e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800b390:	693b      	ldr	r3, [r7, #16]
 800b392:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b396:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b398:	683b      	ldr	r3, [r7, #0]
 800b39a:	689b      	ldr	r3, [r3, #8]
 800b39c:	051b      	lsls	r3, r3, #20
 800b39e:	693a      	ldr	r2, [r7, #16]
 800b3a0:	4313      	orrs	r3, r2
 800b3a2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	4a1a      	ldr	r2, [pc, #104]	@ (800b410 <TIM_OC6_SetConfig+0xc0>)
 800b3a8:	4293      	cmp	r3, r2
 800b3aa:	d013      	beq.n	800b3d4 <TIM_OC6_SetConfig+0x84>
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	4a19      	ldr	r2, [pc, #100]	@ (800b414 <TIM_OC6_SetConfig+0xc4>)
 800b3b0:	4293      	cmp	r3, r2
 800b3b2:	d00f      	beq.n	800b3d4 <TIM_OC6_SetConfig+0x84>
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	4a18      	ldr	r2, [pc, #96]	@ (800b418 <TIM_OC6_SetConfig+0xc8>)
 800b3b8:	4293      	cmp	r3, r2
 800b3ba:	d00b      	beq.n	800b3d4 <TIM_OC6_SetConfig+0x84>
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	4a17      	ldr	r2, [pc, #92]	@ (800b41c <TIM_OC6_SetConfig+0xcc>)
 800b3c0:	4293      	cmp	r3, r2
 800b3c2:	d007      	beq.n	800b3d4 <TIM_OC6_SetConfig+0x84>
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	4a16      	ldr	r2, [pc, #88]	@ (800b420 <TIM_OC6_SetConfig+0xd0>)
 800b3c8:	4293      	cmp	r3, r2
 800b3ca:	d003      	beq.n	800b3d4 <TIM_OC6_SetConfig+0x84>
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	4a15      	ldr	r2, [pc, #84]	@ (800b424 <TIM_OC6_SetConfig+0xd4>)
 800b3d0:	4293      	cmp	r3, r2
 800b3d2:	d109      	bne.n	800b3e8 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800b3d4:	697b      	ldr	r3, [r7, #20]
 800b3d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b3da:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b3dc:	683b      	ldr	r3, [r7, #0]
 800b3de:	695b      	ldr	r3, [r3, #20]
 800b3e0:	029b      	lsls	r3, r3, #10
 800b3e2:	697a      	ldr	r2, [r7, #20]
 800b3e4:	4313      	orrs	r3, r2
 800b3e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	697a      	ldr	r2, [r7, #20]
 800b3ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	68fa      	ldr	r2, [r7, #12]
 800b3f2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800b3f4:	683b      	ldr	r3, [r7, #0]
 800b3f6:	685a      	ldr	r2, [r3, #4]
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	693a      	ldr	r2, [r7, #16]
 800b400:	621a      	str	r2, [r3, #32]
}
 800b402:	bf00      	nop
 800b404:	371c      	adds	r7, #28
 800b406:	46bd      	mov	sp, r7
 800b408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b40c:	4770      	bx	lr
 800b40e:	bf00      	nop
 800b410:	40012c00 	.word	0x40012c00
 800b414:	40013400 	.word	0x40013400
 800b418:	40014000 	.word	0x40014000
 800b41c:	40014400 	.word	0x40014400
 800b420:	40014800 	.word	0x40014800
 800b424:	40015000 	.word	0x40015000

0800b428 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b428:	b480      	push	{r7}
 800b42a:	b087      	sub	sp, #28
 800b42c:	af00      	add	r7, sp, #0
 800b42e:	60f8      	str	r0, [r7, #12]
 800b430:	60b9      	str	r1, [r7, #8]
 800b432:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b434:	68fb      	ldr	r3, [r7, #12]
 800b436:	6a1b      	ldr	r3, [r3, #32]
 800b438:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b43a:	68fb      	ldr	r3, [r7, #12]
 800b43c:	6a1b      	ldr	r3, [r3, #32]
 800b43e:	f023 0201 	bic.w	r2, r3, #1
 800b442:	68fb      	ldr	r3, [r7, #12]
 800b444:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b446:	68fb      	ldr	r3, [r7, #12]
 800b448:	699b      	ldr	r3, [r3, #24]
 800b44a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b44c:	693b      	ldr	r3, [r7, #16]
 800b44e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b452:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	011b      	lsls	r3, r3, #4
 800b458:	693a      	ldr	r2, [r7, #16]
 800b45a:	4313      	orrs	r3, r2
 800b45c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b45e:	697b      	ldr	r3, [r7, #20]
 800b460:	f023 030a 	bic.w	r3, r3, #10
 800b464:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b466:	697a      	ldr	r2, [r7, #20]
 800b468:	68bb      	ldr	r3, [r7, #8]
 800b46a:	4313      	orrs	r3, r2
 800b46c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b46e:	68fb      	ldr	r3, [r7, #12]
 800b470:	693a      	ldr	r2, [r7, #16]
 800b472:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b474:	68fb      	ldr	r3, [r7, #12]
 800b476:	697a      	ldr	r2, [r7, #20]
 800b478:	621a      	str	r2, [r3, #32]
}
 800b47a:	bf00      	nop
 800b47c:	371c      	adds	r7, #28
 800b47e:	46bd      	mov	sp, r7
 800b480:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b484:	4770      	bx	lr

0800b486 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b486:	b480      	push	{r7}
 800b488:	b087      	sub	sp, #28
 800b48a:	af00      	add	r7, sp, #0
 800b48c:	60f8      	str	r0, [r7, #12]
 800b48e:	60b9      	str	r1, [r7, #8]
 800b490:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800b492:	68fb      	ldr	r3, [r7, #12]
 800b494:	6a1b      	ldr	r3, [r3, #32]
 800b496:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	6a1b      	ldr	r3, [r3, #32]
 800b49c:	f023 0210 	bic.w	r2, r3, #16
 800b4a0:	68fb      	ldr	r3, [r7, #12]
 800b4a2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b4a4:	68fb      	ldr	r3, [r7, #12]
 800b4a6:	699b      	ldr	r3, [r3, #24]
 800b4a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b4aa:	693b      	ldr	r3, [r7, #16]
 800b4ac:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b4b0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	031b      	lsls	r3, r3, #12
 800b4b6:	693a      	ldr	r2, [r7, #16]
 800b4b8:	4313      	orrs	r3, r2
 800b4ba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b4bc:	697b      	ldr	r3, [r7, #20]
 800b4be:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800b4c2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b4c4:	68bb      	ldr	r3, [r7, #8]
 800b4c6:	011b      	lsls	r3, r3, #4
 800b4c8:	697a      	ldr	r2, [r7, #20]
 800b4ca:	4313      	orrs	r3, r2
 800b4cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b4ce:	68fb      	ldr	r3, [r7, #12]
 800b4d0:	693a      	ldr	r2, [r7, #16]
 800b4d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b4d4:	68fb      	ldr	r3, [r7, #12]
 800b4d6:	697a      	ldr	r2, [r7, #20]
 800b4d8:	621a      	str	r2, [r3, #32]
}
 800b4da:	bf00      	nop
 800b4dc:	371c      	adds	r7, #28
 800b4de:	46bd      	mov	sp, r7
 800b4e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4e4:	4770      	bx	lr

0800b4e6 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b4e6:	b480      	push	{r7}
 800b4e8:	b085      	sub	sp, #20
 800b4ea:	af00      	add	r7, sp, #0
 800b4ec:	6078      	str	r0, [r7, #4]
 800b4ee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	689b      	ldr	r3, [r3, #8]
 800b4f4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b4f6:	68fb      	ldr	r3, [r7, #12]
 800b4f8:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800b4fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b500:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b502:	683a      	ldr	r2, [r7, #0]
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	4313      	orrs	r3, r2
 800b508:	f043 0307 	orr.w	r3, r3, #7
 800b50c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	68fa      	ldr	r2, [r7, #12]
 800b512:	609a      	str	r2, [r3, #8]
}
 800b514:	bf00      	nop
 800b516:	3714      	adds	r7, #20
 800b518:	46bd      	mov	sp, r7
 800b51a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b51e:	4770      	bx	lr

0800b520 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b520:	b480      	push	{r7}
 800b522:	b087      	sub	sp, #28
 800b524:	af00      	add	r7, sp, #0
 800b526:	60f8      	str	r0, [r7, #12]
 800b528:	60b9      	str	r1, [r7, #8]
 800b52a:	607a      	str	r2, [r7, #4]
 800b52c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b52e:	68fb      	ldr	r3, [r7, #12]
 800b530:	689b      	ldr	r3, [r3, #8]
 800b532:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b534:	697b      	ldr	r3, [r7, #20]
 800b536:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b53a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b53c:	683b      	ldr	r3, [r7, #0]
 800b53e:	021a      	lsls	r2, r3, #8
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	431a      	orrs	r2, r3
 800b544:	68bb      	ldr	r3, [r7, #8]
 800b546:	4313      	orrs	r3, r2
 800b548:	697a      	ldr	r2, [r7, #20]
 800b54a:	4313      	orrs	r3, r2
 800b54c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b54e:	68fb      	ldr	r3, [r7, #12]
 800b550:	697a      	ldr	r2, [r7, #20]
 800b552:	609a      	str	r2, [r3, #8]
}
 800b554:	bf00      	nop
 800b556:	371c      	adds	r7, #28
 800b558:	46bd      	mov	sp, r7
 800b55a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b55e:	4770      	bx	lr

0800b560 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b560:	b480      	push	{r7}
 800b562:	b087      	sub	sp, #28
 800b564:	af00      	add	r7, sp, #0
 800b566:	60f8      	str	r0, [r7, #12]
 800b568:	60b9      	str	r1, [r7, #8]
 800b56a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b56c:	68bb      	ldr	r3, [r7, #8]
 800b56e:	f003 031f 	and.w	r3, r3, #31
 800b572:	2201      	movs	r2, #1
 800b574:	fa02 f303 	lsl.w	r3, r2, r3
 800b578:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b57a:	68fb      	ldr	r3, [r7, #12]
 800b57c:	6a1a      	ldr	r2, [r3, #32]
 800b57e:	697b      	ldr	r3, [r7, #20]
 800b580:	43db      	mvns	r3, r3
 800b582:	401a      	ands	r2, r3
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b588:	68fb      	ldr	r3, [r7, #12]
 800b58a:	6a1a      	ldr	r2, [r3, #32]
 800b58c:	68bb      	ldr	r3, [r7, #8]
 800b58e:	f003 031f 	and.w	r3, r3, #31
 800b592:	6879      	ldr	r1, [r7, #4]
 800b594:	fa01 f303 	lsl.w	r3, r1, r3
 800b598:	431a      	orrs	r2, r3
 800b59a:	68fb      	ldr	r3, [r7, #12]
 800b59c:	621a      	str	r2, [r3, #32]
}
 800b59e:	bf00      	nop
 800b5a0:	371c      	adds	r7, #28
 800b5a2:	46bd      	mov	sp, r7
 800b5a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5a8:	4770      	bx	lr
	...

0800b5ac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b5ac:	b480      	push	{r7}
 800b5ae:	b085      	sub	sp, #20
 800b5b0:	af00      	add	r7, sp, #0
 800b5b2:	6078      	str	r0, [r7, #4]
 800b5b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b5bc:	2b01      	cmp	r3, #1
 800b5be:	d101      	bne.n	800b5c4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b5c0:	2302      	movs	r3, #2
 800b5c2:	e074      	b.n	800b6ae <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	2201      	movs	r2, #1
 800b5c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	2202      	movs	r2, #2
 800b5d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	681b      	ldr	r3, [r3, #0]
 800b5d8:	685b      	ldr	r3, [r3, #4]
 800b5da:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	689b      	ldr	r3, [r3, #8]
 800b5e2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	681b      	ldr	r3, [r3, #0]
 800b5e8:	4a34      	ldr	r2, [pc, #208]	@ (800b6bc <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800b5ea:	4293      	cmp	r3, r2
 800b5ec:	d009      	beq.n	800b602 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	681b      	ldr	r3, [r3, #0]
 800b5f2:	4a33      	ldr	r2, [pc, #204]	@ (800b6c0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b5f4:	4293      	cmp	r3, r2
 800b5f6:	d004      	beq.n	800b602 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	4a31      	ldr	r2, [pc, #196]	@ (800b6c4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b5fe:	4293      	cmp	r3, r2
 800b600:	d108      	bne.n	800b614 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b602:	68fb      	ldr	r3, [r7, #12]
 800b604:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800b608:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b60a:	683b      	ldr	r3, [r7, #0]
 800b60c:	685b      	ldr	r3, [r3, #4]
 800b60e:	68fa      	ldr	r2, [r7, #12]
 800b610:	4313      	orrs	r3, r2
 800b612:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b614:	68fb      	ldr	r3, [r7, #12]
 800b616:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800b61a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b61e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b620:	683b      	ldr	r3, [r7, #0]
 800b622:	681b      	ldr	r3, [r3, #0]
 800b624:	68fa      	ldr	r2, [r7, #12]
 800b626:	4313      	orrs	r3, r2
 800b628:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	681b      	ldr	r3, [r3, #0]
 800b62e:	68fa      	ldr	r2, [r7, #12]
 800b630:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	4a21      	ldr	r2, [pc, #132]	@ (800b6bc <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800b638:	4293      	cmp	r3, r2
 800b63a:	d022      	beq.n	800b682 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	681b      	ldr	r3, [r3, #0]
 800b640:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b644:	d01d      	beq.n	800b682 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	4a1f      	ldr	r2, [pc, #124]	@ (800b6c8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800b64c:	4293      	cmp	r3, r2
 800b64e:	d018      	beq.n	800b682 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	4a1d      	ldr	r2, [pc, #116]	@ (800b6cc <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800b656:	4293      	cmp	r3, r2
 800b658:	d013      	beq.n	800b682 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	681b      	ldr	r3, [r3, #0]
 800b65e:	4a1c      	ldr	r2, [pc, #112]	@ (800b6d0 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800b660:	4293      	cmp	r3, r2
 800b662:	d00e      	beq.n	800b682 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	681b      	ldr	r3, [r3, #0]
 800b668:	4a15      	ldr	r2, [pc, #84]	@ (800b6c0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b66a:	4293      	cmp	r3, r2
 800b66c:	d009      	beq.n	800b682 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	681b      	ldr	r3, [r3, #0]
 800b672:	4a18      	ldr	r2, [pc, #96]	@ (800b6d4 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800b674:	4293      	cmp	r3, r2
 800b676:	d004      	beq.n	800b682 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	681b      	ldr	r3, [r3, #0]
 800b67c:	4a11      	ldr	r2, [pc, #68]	@ (800b6c4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b67e:	4293      	cmp	r3, r2
 800b680:	d10c      	bne.n	800b69c <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b682:	68bb      	ldr	r3, [r7, #8]
 800b684:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b688:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b68a:	683b      	ldr	r3, [r7, #0]
 800b68c:	689b      	ldr	r3, [r3, #8]
 800b68e:	68ba      	ldr	r2, [r7, #8]
 800b690:	4313      	orrs	r3, r2
 800b692:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	68ba      	ldr	r2, [r7, #8]
 800b69a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	2201      	movs	r2, #1
 800b6a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	2200      	movs	r2, #0
 800b6a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b6ac:	2300      	movs	r3, #0
}
 800b6ae:	4618      	mov	r0, r3
 800b6b0:	3714      	adds	r7, #20
 800b6b2:	46bd      	mov	sp, r7
 800b6b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6b8:	4770      	bx	lr
 800b6ba:	bf00      	nop
 800b6bc:	40012c00 	.word	0x40012c00
 800b6c0:	40013400 	.word	0x40013400
 800b6c4:	40015000 	.word	0x40015000
 800b6c8:	40000400 	.word	0x40000400
 800b6cc:	40000800 	.word	0x40000800
 800b6d0:	40000c00 	.word	0x40000c00
 800b6d4:	40014000 	.word	0x40014000

0800b6d8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800b6d8:	b480      	push	{r7}
 800b6da:	b085      	sub	sp, #20
 800b6dc:	af00      	add	r7, sp, #0
 800b6de:	6078      	str	r0, [r7, #4]
 800b6e0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800b6e2:	2300      	movs	r3, #0
 800b6e4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b6ec:	2b01      	cmp	r3, #1
 800b6ee:	d101      	bne.n	800b6f4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800b6f0:	2302      	movs	r3, #2
 800b6f2:	e078      	b.n	800b7e6 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	2201      	movs	r2, #1
 800b6f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800b6fc:	68fb      	ldr	r3, [r7, #12]
 800b6fe:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800b702:	683b      	ldr	r3, [r7, #0]
 800b704:	68db      	ldr	r3, [r3, #12]
 800b706:	4313      	orrs	r3, r2
 800b708:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800b70a:	68fb      	ldr	r3, [r7, #12]
 800b70c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b710:	683b      	ldr	r3, [r7, #0]
 800b712:	689b      	ldr	r3, [r3, #8]
 800b714:	4313      	orrs	r3, r2
 800b716:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800b718:	68fb      	ldr	r3, [r7, #12]
 800b71a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800b71e:	683b      	ldr	r3, [r7, #0]
 800b720:	685b      	ldr	r3, [r3, #4]
 800b722:	4313      	orrs	r3, r2
 800b724:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800b726:	68fb      	ldr	r3, [r7, #12]
 800b728:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800b72c:	683b      	ldr	r3, [r7, #0]
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	4313      	orrs	r3, r2
 800b732:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800b734:	68fb      	ldr	r3, [r7, #12]
 800b736:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b73a:	683b      	ldr	r3, [r7, #0]
 800b73c:	691b      	ldr	r3, [r3, #16]
 800b73e:	4313      	orrs	r3, r2
 800b740:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800b742:	68fb      	ldr	r3, [r7, #12]
 800b744:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800b748:	683b      	ldr	r3, [r7, #0]
 800b74a:	695b      	ldr	r3, [r3, #20]
 800b74c:	4313      	orrs	r3, r2
 800b74e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800b750:	68fb      	ldr	r3, [r7, #12]
 800b752:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800b756:	683b      	ldr	r3, [r7, #0]
 800b758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b75a:	4313      	orrs	r3, r2
 800b75c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800b75e:	68fb      	ldr	r3, [r7, #12]
 800b760:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800b764:	683b      	ldr	r3, [r7, #0]
 800b766:	699b      	ldr	r3, [r3, #24]
 800b768:	041b      	lsls	r3, r3, #16
 800b76a:	4313      	orrs	r3, r2
 800b76c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800b774:	683b      	ldr	r3, [r7, #0]
 800b776:	69db      	ldr	r3, [r3, #28]
 800b778:	4313      	orrs	r3, r2
 800b77a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	681b      	ldr	r3, [r3, #0]
 800b780:	4a1c      	ldr	r2, [pc, #112]	@ (800b7f4 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800b782:	4293      	cmp	r3, r2
 800b784:	d009      	beq.n	800b79a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	681b      	ldr	r3, [r3, #0]
 800b78a:	4a1b      	ldr	r2, [pc, #108]	@ (800b7f8 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800b78c:	4293      	cmp	r3, r2
 800b78e:	d004      	beq.n	800b79a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	4a19      	ldr	r2, [pc, #100]	@ (800b7fc <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800b796:	4293      	cmp	r3, r2
 800b798:	d11c      	bne.n	800b7d4 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800b79a:	68fb      	ldr	r3, [r7, #12]
 800b79c:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800b7a0:	683b      	ldr	r3, [r7, #0]
 800b7a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b7a4:	051b      	lsls	r3, r3, #20
 800b7a6:	4313      	orrs	r3, r2
 800b7a8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800b7aa:	68fb      	ldr	r3, [r7, #12]
 800b7ac:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800b7b0:	683b      	ldr	r3, [r7, #0]
 800b7b2:	6a1b      	ldr	r3, [r3, #32]
 800b7b4:	4313      	orrs	r3, r2
 800b7b6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800b7b8:	68fb      	ldr	r3, [r7, #12]
 800b7ba:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800b7be:	683b      	ldr	r3, [r7, #0]
 800b7c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b7c2:	4313      	orrs	r3, r2
 800b7c4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800b7c6:	68fb      	ldr	r3, [r7, #12]
 800b7c8:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800b7cc:	683b      	ldr	r3, [r7, #0]
 800b7ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7d0:	4313      	orrs	r3, r2
 800b7d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	681b      	ldr	r3, [r3, #0]
 800b7d8:	68fa      	ldr	r2, [r7, #12]
 800b7da:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	2200      	movs	r2, #0
 800b7e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b7e4:	2300      	movs	r3, #0
}
 800b7e6:	4618      	mov	r0, r3
 800b7e8:	3714      	adds	r7, #20
 800b7ea:	46bd      	mov	sp, r7
 800b7ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7f0:	4770      	bx	lr
 800b7f2:	bf00      	nop
 800b7f4:	40012c00 	.word	0x40012c00
 800b7f8:	40013400 	.word	0x40013400
 800b7fc:	40015000 	.word	0x40015000

0800b800 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b800:	b480      	push	{r7}
 800b802:	b083      	sub	sp, #12
 800b804:	af00      	add	r7, sp, #0
 800b806:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b808:	bf00      	nop
 800b80a:	370c      	adds	r7, #12
 800b80c:	46bd      	mov	sp, r7
 800b80e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b812:	4770      	bx	lr

0800b814 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b814:	b480      	push	{r7}
 800b816:	b083      	sub	sp, #12
 800b818:	af00      	add	r7, sp, #0
 800b81a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b81c:	bf00      	nop
 800b81e:	370c      	adds	r7, #12
 800b820:	46bd      	mov	sp, r7
 800b822:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b826:	4770      	bx	lr

0800b828 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800b828:	b480      	push	{r7}
 800b82a:	b083      	sub	sp, #12
 800b82c:	af00      	add	r7, sp, #0
 800b82e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800b830:	bf00      	nop
 800b832:	370c      	adds	r7, #12
 800b834:	46bd      	mov	sp, r7
 800b836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b83a:	4770      	bx	lr

0800b83c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800b83c:	b480      	push	{r7}
 800b83e:	b083      	sub	sp, #12
 800b840:	af00      	add	r7, sp, #0
 800b842:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800b844:	bf00      	nop
 800b846:	370c      	adds	r7, #12
 800b848:	46bd      	mov	sp, r7
 800b84a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b84e:	4770      	bx	lr

0800b850 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800b850:	b480      	push	{r7}
 800b852:	b083      	sub	sp, #12
 800b854:	af00      	add	r7, sp, #0
 800b856:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800b858:	bf00      	nop
 800b85a:	370c      	adds	r7, #12
 800b85c:	46bd      	mov	sp, r7
 800b85e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b862:	4770      	bx	lr

0800b864 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800b864:	b480      	push	{r7}
 800b866:	b083      	sub	sp, #12
 800b868:	af00      	add	r7, sp, #0
 800b86a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800b86c:	bf00      	nop
 800b86e:	370c      	adds	r7, #12
 800b870:	46bd      	mov	sp, r7
 800b872:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b876:	4770      	bx	lr

0800b878 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800b878:	b480      	push	{r7}
 800b87a:	b083      	sub	sp, #12
 800b87c:	af00      	add	r7, sp, #0
 800b87e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800b880:	bf00      	nop
 800b882:	370c      	adds	r7, #12
 800b884:	46bd      	mov	sp, r7
 800b886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b88a:	4770      	bx	lr

0800b88c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b88c:	b580      	push	{r7, lr}
 800b88e:	b082      	sub	sp, #8
 800b890:	af00      	add	r7, sp, #0
 800b892:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	2b00      	cmp	r3, #0
 800b898:	d101      	bne.n	800b89e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b89a:	2301      	movs	r3, #1
 800b89c:	e042      	b.n	800b924 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	d106      	bne.n	800b8b6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	2200      	movs	r2, #0
 800b8ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b8b0:	6878      	ldr	r0, [r7, #4]
 800b8b2:	f7f8 fd0b 	bl	80042cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	2224      	movs	r2, #36	@ 0x24
 800b8ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	681b      	ldr	r3, [r3, #0]
 800b8c2:	681a      	ldr	r2, [r3, #0]
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	681b      	ldr	r3, [r3, #0]
 800b8c8:	f022 0201 	bic.w	r2, r2, #1
 800b8cc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	d002      	beq.n	800b8dc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800b8d6:	6878      	ldr	r0, [r7, #4]
 800b8d8:	f000 fb24 	bl	800bf24 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b8dc:	6878      	ldr	r0, [r7, #4]
 800b8de:	f000 f825 	bl	800b92c <UART_SetConfig>
 800b8e2:	4603      	mov	r3, r0
 800b8e4:	2b01      	cmp	r3, #1
 800b8e6:	d101      	bne.n	800b8ec <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800b8e8:	2301      	movs	r3, #1
 800b8ea:	e01b      	b.n	800b924 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	685a      	ldr	r2, [r3, #4]
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	681b      	ldr	r3, [r3, #0]
 800b8f6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800b8fa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	681b      	ldr	r3, [r3, #0]
 800b900:	689a      	ldr	r2, [r3, #8]
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	681b      	ldr	r3, [r3, #0]
 800b906:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800b90a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	681a      	ldr	r2, [r3, #0]
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	681b      	ldr	r3, [r3, #0]
 800b916:	f042 0201 	orr.w	r2, r2, #1
 800b91a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b91c:	6878      	ldr	r0, [r7, #4]
 800b91e:	f000 fba3 	bl	800c068 <UART_CheckIdleState>
 800b922:	4603      	mov	r3, r0
}
 800b924:	4618      	mov	r0, r3
 800b926:	3708      	adds	r7, #8
 800b928:	46bd      	mov	sp, r7
 800b92a:	bd80      	pop	{r7, pc}

0800b92c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b92c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b930:	b08c      	sub	sp, #48	@ 0x30
 800b932:	af00      	add	r7, sp, #0
 800b934:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b936:	2300      	movs	r3, #0
 800b938:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b93c:	697b      	ldr	r3, [r7, #20]
 800b93e:	689a      	ldr	r2, [r3, #8]
 800b940:	697b      	ldr	r3, [r7, #20]
 800b942:	691b      	ldr	r3, [r3, #16]
 800b944:	431a      	orrs	r2, r3
 800b946:	697b      	ldr	r3, [r7, #20]
 800b948:	695b      	ldr	r3, [r3, #20]
 800b94a:	431a      	orrs	r2, r3
 800b94c:	697b      	ldr	r3, [r7, #20]
 800b94e:	69db      	ldr	r3, [r3, #28]
 800b950:	4313      	orrs	r3, r2
 800b952:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b954:	697b      	ldr	r3, [r7, #20]
 800b956:	681b      	ldr	r3, [r3, #0]
 800b958:	681a      	ldr	r2, [r3, #0]
 800b95a:	4baa      	ldr	r3, [pc, #680]	@ (800bc04 <UART_SetConfig+0x2d8>)
 800b95c:	4013      	ands	r3, r2
 800b95e:	697a      	ldr	r2, [r7, #20]
 800b960:	6812      	ldr	r2, [r2, #0]
 800b962:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b964:	430b      	orrs	r3, r1
 800b966:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b968:	697b      	ldr	r3, [r7, #20]
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	685b      	ldr	r3, [r3, #4]
 800b96e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800b972:	697b      	ldr	r3, [r7, #20]
 800b974:	68da      	ldr	r2, [r3, #12]
 800b976:	697b      	ldr	r3, [r7, #20]
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	430a      	orrs	r2, r1
 800b97c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b97e:	697b      	ldr	r3, [r7, #20]
 800b980:	699b      	ldr	r3, [r3, #24]
 800b982:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b984:	697b      	ldr	r3, [r7, #20]
 800b986:	681b      	ldr	r3, [r3, #0]
 800b988:	4a9f      	ldr	r2, [pc, #636]	@ (800bc08 <UART_SetConfig+0x2dc>)
 800b98a:	4293      	cmp	r3, r2
 800b98c:	d004      	beq.n	800b998 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800b98e:	697b      	ldr	r3, [r7, #20]
 800b990:	6a1b      	ldr	r3, [r3, #32]
 800b992:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b994:	4313      	orrs	r3, r2
 800b996:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b998:	697b      	ldr	r3, [r7, #20]
 800b99a:	681b      	ldr	r3, [r3, #0]
 800b99c:	689b      	ldr	r3, [r3, #8]
 800b99e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800b9a2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800b9a6:	697a      	ldr	r2, [r7, #20]
 800b9a8:	6812      	ldr	r2, [r2, #0]
 800b9aa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b9ac:	430b      	orrs	r3, r1
 800b9ae:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b9b0:	697b      	ldr	r3, [r7, #20]
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b9b6:	f023 010f 	bic.w	r1, r3, #15
 800b9ba:	697b      	ldr	r3, [r7, #20]
 800b9bc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b9be:	697b      	ldr	r3, [r7, #20]
 800b9c0:	681b      	ldr	r3, [r3, #0]
 800b9c2:	430a      	orrs	r2, r1
 800b9c4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b9c6:	697b      	ldr	r3, [r7, #20]
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	4a90      	ldr	r2, [pc, #576]	@ (800bc0c <UART_SetConfig+0x2e0>)
 800b9cc:	4293      	cmp	r3, r2
 800b9ce:	d125      	bne.n	800ba1c <UART_SetConfig+0xf0>
 800b9d0:	4b8f      	ldr	r3, [pc, #572]	@ (800bc10 <UART_SetConfig+0x2e4>)
 800b9d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b9d6:	f003 0303 	and.w	r3, r3, #3
 800b9da:	2b03      	cmp	r3, #3
 800b9dc:	d81a      	bhi.n	800ba14 <UART_SetConfig+0xe8>
 800b9de:	a201      	add	r2, pc, #4	@ (adr r2, 800b9e4 <UART_SetConfig+0xb8>)
 800b9e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b9e4:	0800b9f5 	.word	0x0800b9f5
 800b9e8:	0800ba05 	.word	0x0800ba05
 800b9ec:	0800b9fd 	.word	0x0800b9fd
 800b9f0:	0800ba0d 	.word	0x0800ba0d
 800b9f4:	2301      	movs	r3, #1
 800b9f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b9fa:	e116      	b.n	800bc2a <UART_SetConfig+0x2fe>
 800b9fc:	2302      	movs	r3, #2
 800b9fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ba02:	e112      	b.n	800bc2a <UART_SetConfig+0x2fe>
 800ba04:	2304      	movs	r3, #4
 800ba06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ba0a:	e10e      	b.n	800bc2a <UART_SetConfig+0x2fe>
 800ba0c:	2308      	movs	r3, #8
 800ba0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ba12:	e10a      	b.n	800bc2a <UART_SetConfig+0x2fe>
 800ba14:	2310      	movs	r3, #16
 800ba16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ba1a:	e106      	b.n	800bc2a <UART_SetConfig+0x2fe>
 800ba1c:	697b      	ldr	r3, [r7, #20]
 800ba1e:	681b      	ldr	r3, [r3, #0]
 800ba20:	4a7c      	ldr	r2, [pc, #496]	@ (800bc14 <UART_SetConfig+0x2e8>)
 800ba22:	4293      	cmp	r3, r2
 800ba24:	d138      	bne.n	800ba98 <UART_SetConfig+0x16c>
 800ba26:	4b7a      	ldr	r3, [pc, #488]	@ (800bc10 <UART_SetConfig+0x2e4>)
 800ba28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ba2c:	f003 030c 	and.w	r3, r3, #12
 800ba30:	2b0c      	cmp	r3, #12
 800ba32:	d82d      	bhi.n	800ba90 <UART_SetConfig+0x164>
 800ba34:	a201      	add	r2, pc, #4	@ (adr r2, 800ba3c <UART_SetConfig+0x110>)
 800ba36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba3a:	bf00      	nop
 800ba3c:	0800ba71 	.word	0x0800ba71
 800ba40:	0800ba91 	.word	0x0800ba91
 800ba44:	0800ba91 	.word	0x0800ba91
 800ba48:	0800ba91 	.word	0x0800ba91
 800ba4c:	0800ba81 	.word	0x0800ba81
 800ba50:	0800ba91 	.word	0x0800ba91
 800ba54:	0800ba91 	.word	0x0800ba91
 800ba58:	0800ba91 	.word	0x0800ba91
 800ba5c:	0800ba79 	.word	0x0800ba79
 800ba60:	0800ba91 	.word	0x0800ba91
 800ba64:	0800ba91 	.word	0x0800ba91
 800ba68:	0800ba91 	.word	0x0800ba91
 800ba6c:	0800ba89 	.word	0x0800ba89
 800ba70:	2300      	movs	r3, #0
 800ba72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ba76:	e0d8      	b.n	800bc2a <UART_SetConfig+0x2fe>
 800ba78:	2302      	movs	r3, #2
 800ba7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ba7e:	e0d4      	b.n	800bc2a <UART_SetConfig+0x2fe>
 800ba80:	2304      	movs	r3, #4
 800ba82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ba86:	e0d0      	b.n	800bc2a <UART_SetConfig+0x2fe>
 800ba88:	2308      	movs	r3, #8
 800ba8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ba8e:	e0cc      	b.n	800bc2a <UART_SetConfig+0x2fe>
 800ba90:	2310      	movs	r3, #16
 800ba92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ba96:	e0c8      	b.n	800bc2a <UART_SetConfig+0x2fe>
 800ba98:	697b      	ldr	r3, [r7, #20]
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	4a5e      	ldr	r2, [pc, #376]	@ (800bc18 <UART_SetConfig+0x2ec>)
 800ba9e:	4293      	cmp	r3, r2
 800baa0:	d125      	bne.n	800baee <UART_SetConfig+0x1c2>
 800baa2:	4b5b      	ldr	r3, [pc, #364]	@ (800bc10 <UART_SetConfig+0x2e4>)
 800baa4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800baa8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800baac:	2b30      	cmp	r3, #48	@ 0x30
 800baae:	d016      	beq.n	800bade <UART_SetConfig+0x1b2>
 800bab0:	2b30      	cmp	r3, #48	@ 0x30
 800bab2:	d818      	bhi.n	800bae6 <UART_SetConfig+0x1ba>
 800bab4:	2b20      	cmp	r3, #32
 800bab6:	d00a      	beq.n	800bace <UART_SetConfig+0x1a2>
 800bab8:	2b20      	cmp	r3, #32
 800baba:	d814      	bhi.n	800bae6 <UART_SetConfig+0x1ba>
 800babc:	2b00      	cmp	r3, #0
 800babe:	d002      	beq.n	800bac6 <UART_SetConfig+0x19a>
 800bac0:	2b10      	cmp	r3, #16
 800bac2:	d008      	beq.n	800bad6 <UART_SetConfig+0x1aa>
 800bac4:	e00f      	b.n	800bae6 <UART_SetConfig+0x1ba>
 800bac6:	2300      	movs	r3, #0
 800bac8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bacc:	e0ad      	b.n	800bc2a <UART_SetConfig+0x2fe>
 800bace:	2302      	movs	r3, #2
 800bad0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bad4:	e0a9      	b.n	800bc2a <UART_SetConfig+0x2fe>
 800bad6:	2304      	movs	r3, #4
 800bad8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800badc:	e0a5      	b.n	800bc2a <UART_SetConfig+0x2fe>
 800bade:	2308      	movs	r3, #8
 800bae0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bae4:	e0a1      	b.n	800bc2a <UART_SetConfig+0x2fe>
 800bae6:	2310      	movs	r3, #16
 800bae8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800baec:	e09d      	b.n	800bc2a <UART_SetConfig+0x2fe>
 800baee:	697b      	ldr	r3, [r7, #20]
 800baf0:	681b      	ldr	r3, [r3, #0]
 800baf2:	4a4a      	ldr	r2, [pc, #296]	@ (800bc1c <UART_SetConfig+0x2f0>)
 800baf4:	4293      	cmp	r3, r2
 800baf6:	d125      	bne.n	800bb44 <UART_SetConfig+0x218>
 800baf8:	4b45      	ldr	r3, [pc, #276]	@ (800bc10 <UART_SetConfig+0x2e4>)
 800bafa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bafe:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800bb02:	2bc0      	cmp	r3, #192	@ 0xc0
 800bb04:	d016      	beq.n	800bb34 <UART_SetConfig+0x208>
 800bb06:	2bc0      	cmp	r3, #192	@ 0xc0
 800bb08:	d818      	bhi.n	800bb3c <UART_SetConfig+0x210>
 800bb0a:	2b80      	cmp	r3, #128	@ 0x80
 800bb0c:	d00a      	beq.n	800bb24 <UART_SetConfig+0x1f8>
 800bb0e:	2b80      	cmp	r3, #128	@ 0x80
 800bb10:	d814      	bhi.n	800bb3c <UART_SetConfig+0x210>
 800bb12:	2b00      	cmp	r3, #0
 800bb14:	d002      	beq.n	800bb1c <UART_SetConfig+0x1f0>
 800bb16:	2b40      	cmp	r3, #64	@ 0x40
 800bb18:	d008      	beq.n	800bb2c <UART_SetConfig+0x200>
 800bb1a:	e00f      	b.n	800bb3c <UART_SetConfig+0x210>
 800bb1c:	2300      	movs	r3, #0
 800bb1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bb22:	e082      	b.n	800bc2a <UART_SetConfig+0x2fe>
 800bb24:	2302      	movs	r3, #2
 800bb26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bb2a:	e07e      	b.n	800bc2a <UART_SetConfig+0x2fe>
 800bb2c:	2304      	movs	r3, #4
 800bb2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bb32:	e07a      	b.n	800bc2a <UART_SetConfig+0x2fe>
 800bb34:	2308      	movs	r3, #8
 800bb36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bb3a:	e076      	b.n	800bc2a <UART_SetConfig+0x2fe>
 800bb3c:	2310      	movs	r3, #16
 800bb3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bb42:	e072      	b.n	800bc2a <UART_SetConfig+0x2fe>
 800bb44:	697b      	ldr	r3, [r7, #20]
 800bb46:	681b      	ldr	r3, [r3, #0]
 800bb48:	4a35      	ldr	r2, [pc, #212]	@ (800bc20 <UART_SetConfig+0x2f4>)
 800bb4a:	4293      	cmp	r3, r2
 800bb4c:	d12a      	bne.n	800bba4 <UART_SetConfig+0x278>
 800bb4e:	4b30      	ldr	r3, [pc, #192]	@ (800bc10 <UART_SetConfig+0x2e4>)
 800bb50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bb54:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bb58:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bb5c:	d01a      	beq.n	800bb94 <UART_SetConfig+0x268>
 800bb5e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bb62:	d81b      	bhi.n	800bb9c <UART_SetConfig+0x270>
 800bb64:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bb68:	d00c      	beq.n	800bb84 <UART_SetConfig+0x258>
 800bb6a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bb6e:	d815      	bhi.n	800bb9c <UART_SetConfig+0x270>
 800bb70:	2b00      	cmp	r3, #0
 800bb72:	d003      	beq.n	800bb7c <UART_SetConfig+0x250>
 800bb74:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bb78:	d008      	beq.n	800bb8c <UART_SetConfig+0x260>
 800bb7a:	e00f      	b.n	800bb9c <UART_SetConfig+0x270>
 800bb7c:	2300      	movs	r3, #0
 800bb7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bb82:	e052      	b.n	800bc2a <UART_SetConfig+0x2fe>
 800bb84:	2302      	movs	r3, #2
 800bb86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bb8a:	e04e      	b.n	800bc2a <UART_SetConfig+0x2fe>
 800bb8c:	2304      	movs	r3, #4
 800bb8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bb92:	e04a      	b.n	800bc2a <UART_SetConfig+0x2fe>
 800bb94:	2308      	movs	r3, #8
 800bb96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bb9a:	e046      	b.n	800bc2a <UART_SetConfig+0x2fe>
 800bb9c:	2310      	movs	r3, #16
 800bb9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bba2:	e042      	b.n	800bc2a <UART_SetConfig+0x2fe>
 800bba4:	697b      	ldr	r3, [r7, #20]
 800bba6:	681b      	ldr	r3, [r3, #0]
 800bba8:	4a17      	ldr	r2, [pc, #92]	@ (800bc08 <UART_SetConfig+0x2dc>)
 800bbaa:	4293      	cmp	r3, r2
 800bbac:	d13a      	bne.n	800bc24 <UART_SetConfig+0x2f8>
 800bbae:	4b18      	ldr	r3, [pc, #96]	@ (800bc10 <UART_SetConfig+0x2e4>)
 800bbb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bbb4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800bbb8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800bbbc:	d01a      	beq.n	800bbf4 <UART_SetConfig+0x2c8>
 800bbbe:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800bbc2:	d81b      	bhi.n	800bbfc <UART_SetConfig+0x2d0>
 800bbc4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bbc8:	d00c      	beq.n	800bbe4 <UART_SetConfig+0x2b8>
 800bbca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bbce:	d815      	bhi.n	800bbfc <UART_SetConfig+0x2d0>
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	d003      	beq.n	800bbdc <UART_SetConfig+0x2b0>
 800bbd4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bbd8:	d008      	beq.n	800bbec <UART_SetConfig+0x2c0>
 800bbda:	e00f      	b.n	800bbfc <UART_SetConfig+0x2d0>
 800bbdc:	2300      	movs	r3, #0
 800bbde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bbe2:	e022      	b.n	800bc2a <UART_SetConfig+0x2fe>
 800bbe4:	2302      	movs	r3, #2
 800bbe6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bbea:	e01e      	b.n	800bc2a <UART_SetConfig+0x2fe>
 800bbec:	2304      	movs	r3, #4
 800bbee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bbf2:	e01a      	b.n	800bc2a <UART_SetConfig+0x2fe>
 800bbf4:	2308      	movs	r3, #8
 800bbf6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bbfa:	e016      	b.n	800bc2a <UART_SetConfig+0x2fe>
 800bbfc:	2310      	movs	r3, #16
 800bbfe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bc02:	e012      	b.n	800bc2a <UART_SetConfig+0x2fe>
 800bc04:	cfff69f3 	.word	0xcfff69f3
 800bc08:	40008000 	.word	0x40008000
 800bc0c:	40013800 	.word	0x40013800
 800bc10:	40021000 	.word	0x40021000
 800bc14:	40004400 	.word	0x40004400
 800bc18:	40004800 	.word	0x40004800
 800bc1c:	40004c00 	.word	0x40004c00
 800bc20:	40005000 	.word	0x40005000
 800bc24:	2310      	movs	r3, #16
 800bc26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800bc2a:	697b      	ldr	r3, [r7, #20]
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	4aae      	ldr	r2, [pc, #696]	@ (800bee8 <UART_SetConfig+0x5bc>)
 800bc30:	4293      	cmp	r3, r2
 800bc32:	f040 8097 	bne.w	800bd64 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800bc36:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800bc3a:	2b08      	cmp	r3, #8
 800bc3c:	d823      	bhi.n	800bc86 <UART_SetConfig+0x35a>
 800bc3e:	a201      	add	r2, pc, #4	@ (adr r2, 800bc44 <UART_SetConfig+0x318>)
 800bc40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc44:	0800bc69 	.word	0x0800bc69
 800bc48:	0800bc87 	.word	0x0800bc87
 800bc4c:	0800bc71 	.word	0x0800bc71
 800bc50:	0800bc87 	.word	0x0800bc87
 800bc54:	0800bc77 	.word	0x0800bc77
 800bc58:	0800bc87 	.word	0x0800bc87
 800bc5c:	0800bc87 	.word	0x0800bc87
 800bc60:	0800bc87 	.word	0x0800bc87
 800bc64:	0800bc7f 	.word	0x0800bc7f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bc68:	f7fd fe2a 	bl	80098c0 <HAL_RCC_GetPCLK1Freq>
 800bc6c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800bc6e:	e010      	b.n	800bc92 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800bc70:	4b9e      	ldr	r3, [pc, #632]	@ (800beec <UART_SetConfig+0x5c0>)
 800bc72:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800bc74:	e00d      	b.n	800bc92 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800bc76:	f7fd fdb5 	bl	80097e4 <HAL_RCC_GetSysClockFreq>
 800bc7a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800bc7c:	e009      	b.n	800bc92 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bc7e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bc82:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800bc84:	e005      	b.n	800bc92 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800bc86:	2300      	movs	r3, #0
 800bc88:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800bc8a:	2301      	movs	r3, #1
 800bc8c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800bc90:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800bc92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc94:	2b00      	cmp	r3, #0
 800bc96:	f000 8130 	beq.w	800befa <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800bc9a:	697b      	ldr	r3, [r7, #20]
 800bc9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bc9e:	4a94      	ldr	r2, [pc, #592]	@ (800bef0 <UART_SetConfig+0x5c4>)
 800bca0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bca4:	461a      	mov	r2, r3
 800bca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bca8:	fbb3 f3f2 	udiv	r3, r3, r2
 800bcac:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800bcae:	697b      	ldr	r3, [r7, #20]
 800bcb0:	685a      	ldr	r2, [r3, #4]
 800bcb2:	4613      	mov	r3, r2
 800bcb4:	005b      	lsls	r3, r3, #1
 800bcb6:	4413      	add	r3, r2
 800bcb8:	69ba      	ldr	r2, [r7, #24]
 800bcba:	429a      	cmp	r2, r3
 800bcbc:	d305      	bcc.n	800bcca <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800bcbe:	697b      	ldr	r3, [r7, #20]
 800bcc0:	685b      	ldr	r3, [r3, #4]
 800bcc2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800bcc4:	69ba      	ldr	r2, [r7, #24]
 800bcc6:	429a      	cmp	r2, r3
 800bcc8:	d903      	bls.n	800bcd2 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800bcca:	2301      	movs	r3, #1
 800bccc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800bcd0:	e113      	b.n	800befa <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bcd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bcd4:	2200      	movs	r2, #0
 800bcd6:	60bb      	str	r3, [r7, #8]
 800bcd8:	60fa      	str	r2, [r7, #12]
 800bcda:	697b      	ldr	r3, [r7, #20]
 800bcdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bcde:	4a84      	ldr	r2, [pc, #528]	@ (800bef0 <UART_SetConfig+0x5c4>)
 800bce0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bce4:	b29b      	uxth	r3, r3
 800bce6:	2200      	movs	r2, #0
 800bce8:	603b      	str	r3, [r7, #0]
 800bcea:	607a      	str	r2, [r7, #4]
 800bcec:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bcf0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800bcf4:	f7f4 fff0 	bl	8000cd8 <__aeabi_uldivmod>
 800bcf8:	4602      	mov	r2, r0
 800bcfa:	460b      	mov	r3, r1
 800bcfc:	4610      	mov	r0, r2
 800bcfe:	4619      	mov	r1, r3
 800bd00:	f04f 0200 	mov.w	r2, #0
 800bd04:	f04f 0300 	mov.w	r3, #0
 800bd08:	020b      	lsls	r3, r1, #8
 800bd0a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800bd0e:	0202      	lsls	r2, r0, #8
 800bd10:	6979      	ldr	r1, [r7, #20]
 800bd12:	6849      	ldr	r1, [r1, #4]
 800bd14:	0849      	lsrs	r1, r1, #1
 800bd16:	2000      	movs	r0, #0
 800bd18:	460c      	mov	r4, r1
 800bd1a:	4605      	mov	r5, r0
 800bd1c:	eb12 0804 	adds.w	r8, r2, r4
 800bd20:	eb43 0905 	adc.w	r9, r3, r5
 800bd24:	697b      	ldr	r3, [r7, #20]
 800bd26:	685b      	ldr	r3, [r3, #4]
 800bd28:	2200      	movs	r2, #0
 800bd2a:	469a      	mov	sl, r3
 800bd2c:	4693      	mov	fp, r2
 800bd2e:	4652      	mov	r2, sl
 800bd30:	465b      	mov	r3, fp
 800bd32:	4640      	mov	r0, r8
 800bd34:	4649      	mov	r1, r9
 800bd36:	f7f4 ffcf 	bl	8000cd8 <__aeabi_uldivmod>
 800bd3a:	4602      	mov	r2, r0
 800bd3c:	460b      	mov	r3, r1
 800bd3e:	4613      	mov	r3, r2
 800bd40:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800bd42:	6a3b      	ldr	r3, [r7, #32]
 800bd44:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bd48:	d308      	bcc.n	800bd5c <UART_SetConfig+0x430>
 800bd4a:	6a3b      	ldr	r3, [r7, #32]
 800bd4c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bd50:	d204      	bcs.n	800bd5c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800bd52:	697b      	ldr	r3, [r7, #20]
 800bd54:	681b      	ldr	r3, [r3, #0]
 800bd56:	6a3a      	ldr	r2, [r7, #32]
 800bd58:	60da      	str	r2, [r3, #12]
 800bd5a:	e0ce      	b.n	800befa <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800bd5c:	2301      	movs	r3, #1
 800bd5e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800bd62:	e0ca      	b.n	800befa <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800bd64:	697b      	ldr	r3, [r7, #20]
 800bd66:	69db      	ldr	r3, [r3, #28]
 800bd68:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bd6c:	d166      	bne.n	800be3c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800bd6e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800bd72:	2b08      	cmp	r3, #8
 800bd74:	d827      	bhi.n	800bdc6 <UART_SetConfig+0x49a>
 800bd76:	a201      	add	r2, pc, #4	@ (adr r2, 800bd7c <UART_SetConfig+0x450>)
 800bd78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd7c:	0800bda1 	.word	0x0800bda1
 800bd80:	0800bda9 	.word	0x0800bda9
 800bd84:	0800bdb1 	.word	0x0800bdb1
 800bd88:	0800bdc7 	.word	0x0800bdc7
 800bd8c:	0800bdb7 	.word	0x0800bdb7
 800bd90:	0800bdc7 	.word	0x0800bdc7
 800bd94:	0800bdc7 	.word	0x0800bdc7
 800bd98:	0800bdc7 	.word	0x0800bdc7
 800bd9c:	0800bdbf 	.word	0x0800bdbf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bda0:	f7fd fd8e 	bl	80098c0 <HAL_RCC_GetPCLK1Freq>
 800bda4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800bda6:	e014      	b.n	800bdd2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800bda8:	f7fd fda0 	bl	80098ec <HAL_RCC_GetPCLK2Freq>
 800bdac:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800bdae:	e010      	b.n	800bdd2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800bdb0:	4b4e      	ldr	r3, [pc, #312]	@ (800beec <UART_SetConfig+0x5c0>)
 800bdb2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800bdb4:	e00d      	b.n	800bdd2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800bdb6:	f7fd fd15 	bl	80097e4 <HAL_RCC_GetSysClockFreq>
 800bdba:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800bdbc:	e009      	b.n	800bdd2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bdbe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bdc2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800bdc4:	e005      	b.n	800bdd2 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800bdc6:	2300      	movs	r3, #0
 800bdc8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800bdca:	2301      	movs	r3, #1
 800bdcc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800bdd0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800bdd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	f000 8090 	beq.w	800befa <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bdda:	697b      	ldr	r3, [r7, #20]
 800bddc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bdde:	4a44      	ldr	r2, [pc, #272]	@ (800bef0 <UART_SetConfig+0x5c4>)
 800bde0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bde4:	461a      	mov	r2, r3
 800bde6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bde8:	fbb3 f3f2 	udiv	r3, r3, r2
 800bdec:	005a      	lsls	r2, r3, #1
 800bdee:	697b      	ldr	r3, [r7, #20]
 800bdf0:	685b      	ldr	r3, [r3, #4]
 800bdf2:	085b      	lsrs	r3, r3, #1
 800bdf4:	441a      	add	r2, r3
 800bdf6:	697b      	ldr	r3, [r7, #20]
 800bdf8:	685b      	ldr	r3, [r3, #4]
 800bdfa:	fbb2 f3f3 	udiv	r3, r2, r3
 800bdfe:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800be00:	6a3b      	ldr	r3, [r7, #32]
 800be02:	2b0f      	cmp	r3, #15
 800be04:	d916      	bls.n	800be34 <UART_SetConfig+0x508>
 800be06:	6a3b      	ldr	r3, [r7, #32]
 800be08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800be0c:	d212      	bcs.n	800be34 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800be0e:	6a3b      	ldr	r3, [r7, #32]
 800be10:	b29b      	uxth	r3, r3
 800be12:	f023 030f 	bic.w	r3, r3, #15
 800be16:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800be18:	6a3b      	ldr	r3, [r7, #32]
 800be1a:	085b      	lsrs	r3, r3, #1
 800be1c:	b29b      	uxth	r3, r3
 800be1e:	f003 0307 	and.w	r3, r3, #7
 800be22:	b29a      	uxth	r2, r3
 800be24:	8bfb      	ldrh	r3, [r7, #30]
 800be26:	4313      	orrs	r3, r2
 800be28:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800be2a:	697b      	ldr	r3, [r7, #20]
 800be2c:	681b      	ldr	r3, [r3, #0]
 800be2e:	8bfa      	ldrh	r2, [r7, #30]
 800be30:	60da      	str	r2, [r3, #12]
 800be32:	e062      	b.n	800befa <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800be34:	2301      	movs	r3, #1
 800be36:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800be3a:	e05e      	b.n	800befa <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800be3c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800be40:	2b08      	cmp	r3, #8
 800be42:	d828      	bhi.n	800be96 <UART_SetConfig+0x56a>
 800be44:	a201      	add	r2, pc, #4	@ (adr r2, 800be4c <UART_SetConfig+0x520>)
 800be46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be4a:	bf00      	nop
 800be4c:	0800be71 	.word	0x0800be71
 800be50:	0800be79 	.word	0x0800be79
 800be54:	0800be81 	.word	0x0800be81
 800be58:	0800be97 	.word	0x0800be97
 800be5c:	0800be87 	.word	0x0800be87
 800be60:	0800be97 	.word	0x0800be97
 800be64:	0800be97 	.word	0x0800be97
 800be68:	0800be97 	.word	0x0800be97
 800be6c:	0800be8f 	.word	0x0800be8f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800be70:	f7fd fd26 	bl	80098c0 <HAL_RCC_GetPCLK1Freq>
 800be74:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800be76:	e014      	b.n	800bea2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800be78:	f7fd fd38 	bl	80098ec <HAL_RCC_GetPCLK2Freq>
 800be7c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800be7e:	e010      	b.n	800bea2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800be80:	4b1a      	ldr	r3, [pc, #104]	@ (800beec <UART_SetConfig+0x5c0>)
 800be82:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800be84:	e00d      	b.n	800bea2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800be86:	f7fd fcad 	bl	80097e4 <HAL_RCC_GetSysClockFreq>
 800be8a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800be8c:	e009      	b.n	800bea2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800be8e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800be92:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800be94:	e005      	b.n	800bea2 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800be96:	2300      	movs	r3, #0
 800be98:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800be9a:	2301      	movs	r3, #1
 800be9c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800bea0:	bf00      	nop
    }

    if (pclk != 0U)
 800bea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bea4:	2b00      	cmp	r3, #0
 800bea6:	d028      	beq.n	800befa <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bea8:	697b      	ldr	r3, [r7, #20]
 800beaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800beac:	4a10      	ldr	r2, [pc, #64]	@ (800bef0 <UART_SetConfig+0x5c4>)
 800beae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800beb2:	461a      	mov	r2, r3
 800beb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800beb6:	fbb3 f2f2 	udiv	r2, r3, r2
 800beba:	697b      	ldr	r3, [r7, #20]
 800bebc:	685b      	ldr	r3, [r3, #4]
 800bebe:	085b      	lsrs	r3, r3, #1
 800bec0:	441a      	add	r2, r3
 800bec2:	697b      	ldr	r3, [r7, #20]
 800bec4:	685b      	ldr	r3, [r3, #4]
 800bec6:	fbb2 f3f3 	udiv	r3, r2, r3
 800beca:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800becc:	6a3b      	ldr	r3, [r7, #32]
 800bece:	2b0f      	cmp	r3, #15
 800bed0:	d910      	bls.n	800bef4 <UART_SetConfig+0x5c8>
 800bed2:	6a3b      	ldr	r3, [r7, #32]
 800bed4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bed8:	d20c      	bcs.n	800bef4 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800beda:	6a3b      	ldr	r3, [r7, #32]
 800bedc:	b29a      	uxth	r2, r3
 800bede:	697b      	ldr	r3, [r7, #20]
 800bee0:	681b      	ldr	r3, [r3, #0]
 800bee2:	60da      	str	r2, [r3, #12]
 800bee4:	e009      	b.n	800befa <UART_SetConfig+0x5ce>
 800bee6:	bf00      	nop
 800bee8:	40008000 	.word	0x40008000
 800beec:	00f42400 	.word	0x00f42400
 800bef0:	080170f0 	.word	0x080170f0
      }
      else
      {
        ret = HAL_ERROR;
 800bef4:	2301      	movs	r3, #1
 800bef6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800befa:	697b      	ldr	r3, [r7, #20]
 800befc:	2201      	movs	r2, #1
 800befe:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800bf02:	697b      	ldr	r3, [r7, #20]
 800bf04:	2201      	movs	r2, #1
 800bf06:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800bf0a:	697b      	ldr	r3, [r7, #20]
 800bf0c:	2200      	movs	r2, #0
 800bf0e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800bf10:	697b      	ldr	r3, [r7, #20]
 800bf12:	2200      	movs	r2, #0
 800bf14:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800bf16:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800bf1a:	4618      	mov	r0, r3
 800bf1c:	3730      	adds	r7, #48	@ 0x30
 800bf1e:	46bd      	mov	sp, r7
 800bf20:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800bf24 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800bf24:	b480      	push	{r7}
 800bf26:	b083      	sub	sp, #12
 800bf28:	af00      	add	r7, sp, #0
 800bf2a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf30:	f003 0308 	and.w	r3, r3, #8
 800bf34:	2b00      	cmp	r3, #0
 800bf36:	d00a      	beq.n	800bf4e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	681b      	ldr	r3, [r3, #0]
 800bf3c:	685b      	ldr	r3, [r3, #4]
 800bf3e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	681b      	ldr	r3, [r3, #0]
 800bf4a:	430a      	orrs	r2, r1
 800bf4c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf52:	f003 0301 	and.w	r3, r3, #1
 800bf56:	2b00      	cmp	r3, #0
 800bf58:	d00a      	beq.n	800bf70 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	681b      	ldr	r3, [r3, #0]
 800bf5e:	685b      	ldr	r3, [r3, #4]
 800bf60:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	681b      	ldr	r3, [r3, #0]
 800bf6c:	430a      	orrs	r2, r1
 800bf6e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf74:	f003 0302 	and.w	r3, r3, #2
 800bf78:	2b00      	cmp	r3, #0
 800bf7a:	d00a      	beq.n	800bf92 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	681b      	ldr	r3, [r3, #0]
 800bf80:	685b      	ldr	r3, [r3, #4]
 800bf82:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	681b      	ldr	r3, [r3, #0]
 800bf8e:	430a      	orrs	r2, r1
 800bf90:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf96:	f003 0304 	and.w	r3, r3, #4
 800bf9a:	2b00      	cmp	r3, #0
 800bf9c:	d00a      	beq.n	800bfb4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	681b      	ldr	r3, [r3, #0]
 800bfa2:	685b      	ldr	r3, [r3, #4]
 800bfa4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	681b      	ldr	r3, [r3, #0]
 800bfb0:	430a      	orrs	r2, r1
 800bfb2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bfb8:	f003 0310 	and.w	r3, r3, #16
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	d00a      	beq.n	800bfd6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	681b      	ldr	r3, [r3, #0]
 800bfc4:	689b      	ldr	r3, [r3, #8]
 800bfc6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	681b      	ldr	r3, [r3, #0]
 800bfd2:	430a      	orrs	r2, r1
 800bfd4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bfda:	f003 0320 	and.w	r3, r3, #32
 800bfde:	2b00      	cmp	r3, #0
 800bfe0:	d00a      	beq.n	800bff8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	681b      	ldr	r3, [r3, #0]
 800bfe6:	689b      	ldr	r3, [r3, #8]
 800bfe8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	681b      	ldr	r3, [r3, #0]
 800bff4:	430a      	orrs	r2, r1
 800bff6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bffc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c000:	2b00      	cmp	r3, #0
 800c002:	d01a      	beq.n	800c03a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	681b      	ldr	r3, [r3, #0]
 800c008:	685b      	ldr	r3, [r3, #4]
 800c00a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	681b      	ldr	r3, [r3, #0]
 800c016:	430a      	orrs	r2, r1
 800c018:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c01e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c022:	d10a      	bne.n	800c03a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	681b      	ldr	r3, [r3, #0]
 800c028:	685b      	ldr	r3, [r3, #4]
 800c02a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	681b      	ldr	r3, [r3, #0]
 800c036:	430a      	orrs	r2, r1
 800c038:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c03e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c042:	2b00      	cmp	r3, #0
 800c044:	d00a      	beq.n	800c05c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	681b      	ldr	r3, [r3, #0]
 800c04a:	685b      	ldr	r3, [r3, #4]
 800c04c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	681b      	ldr	r3, [r3, #0]
 800c058:	430a      	orrs	r2, r1
 800c05a:	605a      	str	r2, [r3, #4]
  }
}
 800c05c:	bf00      	nop
 800c05e:	370c      	adds	r7, #12
 800c060:	46bd      	mov	sp, r7
 800c062:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c066:	4770      	bx	lr

0800c068 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c068:	b580      	push	{r7, lr}
 800c06a:	b098      	sub	sp, #96	@ 0x60
 800c06c:	af02      	add	r7, sp, #8
 800c06e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	2200      	movs	r2, #0
 800c074:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c078:	f7f8 fb7a 	bl	8004770 <HAL_GetTick>
 800c07c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	681b      	ldr	r3, [r3, #0]
 800c082:	681b      	ldr	r3, [r3, #0]
 800c084:	f003 0308 	and.w	r3, r3, #8
 800c088:	2b08      	cmp	r3, #8
 800c08a:	d12f      	bne.n	800c0ec <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c08c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c090:	9300      	str	r3, [sp, #0]
 800c092:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c094:	2200      	movs	r2, #0
 800c096:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800c09a:	6878      	ldr	r0, [r7, #4]
 800c09c:	f000 f88e 	bl	800c1bc <UART_WaitOnFlagUntilTimeout>
 800c0a0:	4603      	mov	r3, r0
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	d022      	beq.n	800c0ec <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	681b      	ldr	r3, [r3, #0]
 800c0aa:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c0ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0ae:	e853 3f00 	ldrex	r3, [r3]
 800c0b2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c0b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c0b6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c0ba:	653b      	str	r3, [r7, #80]	@ 0x50
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	681b      	ldr	r3, [r3, #0]
 800c0c0:	461a      	mov	r2, r3
 800c0c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c0c4:	647b      	str	r3, [r7, #68]	@ 0x44
 800c0c6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c0c8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c0ca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c0cc:	e841 2300 	strex	r3, r2, [r1]
 800c0d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c0d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c0d4:	2b00      	cmp	r3, #0
 800c0d6:	d1e6      	bne.n	800c0a6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	2220      	movs	r2, #32
 800c0dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	2200      	movs	r2, #0
 800c0e4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c0e8:	2303      	movs	r3, #3
 800c0ea:	e063      	b.n	800c1b4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	681b      	ldr	r3, [r3, #0]
 800c0f2:	f003 0304 	and.w	r3, r3, #4
 800c0f6:	2b04      	cmp	r3, #4
 800c0f8:	d149      	bne.n	800c18e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c0fa:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c0fe:	9300      	str	r3, [sp, #0]
 800c100:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c102:	2200      	movs	r2, #0
 800c104:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800c108:	6878      	ldr	r0, [r7, #4]
 800c10a:	f000 f857 	bl	800c1bc <UART_WaitOnFlagUntilTimeout>
 800c10e:	4603      	mov	r3, r0
 800c110:	2b00      	cmp	r3, #0
 800c112:	d03c      	beq.n	800c18e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	681b      	ldr	r3, [r3, #0]
 800c118:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c11a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c11c:	e853 3f00 	ldrex	r3, [r3]
 800c120:	623b      	str	r3, [r7, #32]
   return(result);
 800c122:	6a3b      	ldr	r3, [r7, #32]
 800c124:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c128:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	681b      	ldr	r3, [r3, #0]
 800c12e:	461a      	mov	r2, r3
 800c130:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c132:	633b      	str	r3, [r7, #48]	@ 0x30
 800c134:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c136:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c138:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c13a:	e841 2300 	strex	r3, r2, [r1]
 800c13e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c140:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c142:	2b00      	cmp	r3, #0
 800c144:	d1e6      	bne.n	800c114 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	681b      	ldr	r3, [r3, #0]
 800c14a:	3308      	adds	r3, #8
 800c14c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c14e:	693b      	ldr	r3, [r7, #16]
 800c150:	e853 3f00 	ldrex	r3, [r3]
 800c154:	60fb      	str	r3, [r7, #12]
   return(result);
 800c156:	68fb      	ldr	r3, [r7, #12]
 800c158:	f023 0301 	bic.w	r3, r3, #1
 800c15c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	681b      	ldr	r3, [r3, #0]
 800c162:	3308      	adds	r3, #8
 800c164:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c166:	61fa      	str	r2, [r7, #28]
 800c168:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c16a:	69b9      	ldr	r1, [r7, #24]
 800c16c:	69fa      	ldr	r2, [r7, #28]
 800c16e:	e841 2300 	strex	r3, r2, [r1]
 800c172:	617b      	str	r3, [r7, #20]
   return(result);
 800c174:	697b      	ldr	r3, [r7, #20]
 800c176:	2b00      	cmp	r3, #0
 800c178:	d1e5      	bne.n	800c146 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	2220      	movs	r2, #32
 800c17e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	2200      	movs	r2, #0
 800c186:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c18a:	2303      	movs	r3, #3
 800c18c:	e012      	b.n	800c1b4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	2220      	movs	r2, #32
 800c192:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	2220      	movs	r2, #32
 800c19a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	2200      	movs	r2, #0
 800c1a2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	2200      	movs	r2, #0
 800c1a8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	2200      	movs	r2, #0
 800c1ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c1b2:	2300      	movs	r3, #0
}
 800c1b4:	4618      	mov	r0, r3
 800c1b6:	3758      	adds	r7, #88	@ 0x58
 800c1b8:	46bd      	mov	sp, r7
 800c1ba:	bd80      	pop	{r7, pc}

0800c1bc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c1bc:	b580      	push	{r7, lr}
 800c1be:	b084      	sub	sp, #16
 800c1c0:	af00      	add	r7, sp, #0
 800c1c2:	60f8      	str	r0, [r7, #12]
 800c1c4:	60b9      	str	r1, [r7, #8]
 800c1c6:	603b      	str	r3, [r7, #0]
 800c1c8:	4613      	mov	r3, r2
 800c1ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c1cc:	e04f      	b.n	800c26e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c1ce:	69bb      	ldr	r3, [r7, #24]
 800c1d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c1d4:	d04b      	beq.n	800c26e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c1d6:	f7f8 facb 	bl	8004770 <HAL_GetTick>
 800c1da:	4602      	mov	r2, r0
 800c1dc:	683b      	ldr	r3, [r7, #0]
 800c1de:	1ad3      	subs	r3, r2, r3
 800c1e0:	69ba      	ldr	r2, [r7, #24]
 800c1e2:	429a      	cmp	r2, r3
 800c1e4:	d302      	bcc.n	800c1ec <UART_WaitOnFlagUntilTimeout+0x30>
 800c1e6:	69bb      	ldr	r3, [r7, #24]
 800c1e8:	2b00      	cmp	r3, #0
 800c1ea:	d101      	bne.n	800c1f0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800c1ec:	2303      	movs	r3, #3
 800c1ee:	e04e      	b.n	800c28e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800c1f0:	68fb      	ldr	r3, [r7, #12]
 800c1f2:	681b      	ldr	r3, [r3, #0]
 800c1f4:	681b      	ldr	r3, [r3, #0]
 800c1f6:	f003 0304 	and.w	r3, r3, #4
 800c1fa:	2b00      	cmp	r3, #0
 800c1fc:	d037      	beq.n	800c26e <UART_WaitOnFlagUntilTimeout+0xb2>
 800c1fe:	68bb      	ldr	r3, [r7, #8]
 800c200:	2b80      	cmp	r3, #128	@ 0x80
 800c202:	d034      	beq.n	800c26e <UART_WaitOnFlagUntilTimeout+0xb2>
 800c204:	68bb      	ldr	r3, [r7, #8]
 800c206:	2b40      	cmp	r3, #64	@ 0x40
 800c208:	d031      	beq.n	800c26e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800c20a:	68fb      	ldr	r3, [r7, #12]
 800c20c:	681b      	ldr	r3, [r3, #0]
 800c20e:	69db      	ldr	r3, [r3, #28]
 800c210:	f003 0308 	and.w	r3, r3, #8
 800c214:	2b08      	cmp	r3, #8
 800c216:	d110      	bne.n	800c23a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c218:	68fb      	ldr	r3, [r7, #12]
 800c21a:	681b      	ldr	r3, [r3, #0]
 800c21c:	2208      	movs	r2, #8
 800c21e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c220:	68f8      	ldr	r0, [r7, #12]
 800c222:	f000 f838 	bl	800c296 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800c226:	68fb      	ldr	r3, [r7, #12]
 800c228:	2208      	movs	r2, #8
 800c22a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c22e:	68fb      	ldr	r3, [r7, #12]
 800c230:	2200      	movs	r2, #0
 800c232:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800c236:	2301      	movs	r3, #1
 800c238:	e029      	b.n	800c28e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c23a:	68fb      	ldr	r3, [r7, #12]
 800c23c:	681b      	ldr	r3, [r3, #0]
 800c23e:	69db      	ldr	r3, [r3, #28]
 800c240:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c244:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c248:	d111      	bne.n	800c26e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c24a:	68fb      	ldr	r3, [r7, #12]
 800c24c:	681b      	ldr	r3, [r3, #0]
 800c24e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c252:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c254:	68f8      	ldr	r0, [r7, #12]
 800c256:	f000 f81e 	bl	800c296 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c25a:	68fb      	ldr	r3, [r7, #12]
 800c25c:	2220      	movs	r2, #32
 800c25e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c262:	68fb      	ldr	r3, [r7, #12]
 800c264:	2200      	movs	r2, #0
 800c266:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800c26a:	2303      	movs	r3, #3
 800c26c:	e00f      	b.n	800c28e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c26e:	68fb      	ldr	r3, [r7, #12]
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	69da      	ldr	r2, [r3, #28]
 800c274:	68bb      	ldr	r3, [r7, #8]
 800c276:	4013      	ands	r3, r2
 800c278:	68ba      	ldr	r2, [r7, #8]
 800c27a:	429a      	cmp	r2, r3
 800c27c:	bf0c      	ite	eq
 800c27e:	2301      	moveq	r3, #1
 800c280:	2300      	movne	r3, #0
 800c282:	b2db      	uxtb	r3, r3
 800c284:	461a      	mov	r2, r3
 800c286:	79fb      	ldrb	r3, [r7, #7]
 800c288:	429a      	cmp	r2, r3
 800c28a:	d0a0      	beq.n	800c1ce <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c28c:	2300      	movs	r3, #0
}
 800c28e:	4618      	mov	r0, r3
 800c290:	3710      	adds	r7, #16
 800c292:	46bd      	mov	sp, r7
 800c294:	bd80      	pop	{r7, pc}

0800c296 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c296:	b480      	push	{r7}
 800c298:	b095      	sub	sp, #84	@ 0x54
 800c29a:	af00      	add	r7, sp, #0
 800c29c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	681b      	ldr	r3, [r3, #0]
 800c2a2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c2a6:	e853 3f00 	ldrex	r3, [r3]
 800c2aa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c2ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c2ae:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c2b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	681b      	ldr	r3, [r3, #0]
 800c2b8:	461a      	mov	r2, r3
 800c2ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c2bc:	643b      	str	r3, [r7, #64]	@ 0x40
 800c2be:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2c0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c2c2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c2c4:	e841 2300 	strex	r3, r2, [r1]
 800c2c8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c2ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	d1e6      	bne.n	800c29e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	681b      	ldr	r3, [r3, #0]
 800c2d4:	3308      	adds	r3, #8
 800c2d6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2d8:	6a3b      	ldr	r3, [r7, #32]
 800c2da:	e853 3f00 	ldrex	r3, [r3]
 800c2de:	61fb      	str	r3, [r7, #28]
   return(result);
 800c2e0:	69fb      	ldr	r3, [r7, #28]
 800c2e2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c2e6:	f023 0301 	bic.w	r3, r3, #1
 800c2ea:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	3308      	adds	r3, #8
 800c2f2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c2f4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c2f6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2f8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c2fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c2fc:	e841 2300 	strex	r3, r2, [r1]
 800c300:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c304:	2b00      	cmp	r3, #0
 800c306:	d1e3      	bne.n	800c2d0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c30c:	2b01      	cmp	r3, #1
 800c30e:	d118      	bne.n	800c342 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	681b      	ldr	r3, [r3, #0]
 800c314:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c316:	68fb      	ldr	r3, [r7, #12]
 800c318:	e853 3f00 	ldrex	r3, [r3]
 800c31c:	60bb      	str	r3, [r7, #8]
   return(result);
 800c31e:	68bb      	ldr	r3, [r7, #8]
 800c320:	f023 0310 	bic.w	r3, r3, #16
 800c324:	647b      	str	r3, [r7, #68]	@ 0x44
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	681b      	ldr	r3, [r3, #0]
 800c32a:	461a      	mov	r2, r3
 800c32c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c32e:	61bb      	str	r3, [r7, #24]
 800c330:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c332:	6979      	ldr	r1, [r7, #20]
 800c334:	69ba      	ldr	r2, [r7, #24]
 800c336:	e841 2300 	strex	r3, r2, [r1]
 800c33a:	613b      	str	r3, [r7, #16]
   return(result);
 800c33c:	693b      	ldr	r3, [r7, #16]
 800c33e:	2b00      	cmp	r3, #0
 800c340:	d1e6      	bne.n	800c310 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	2220      	movs	r2, #32
 800c346:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	2200      	movs	r2, #0
 800c34e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	2200      	movs	r2, #0
 800c354:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800c356:	bf00      	nop
 800c358:	3754      	adds	r7, #84	@ 0x54
 800c35a:	46bd      	mov	sp, r7
 800c35c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c360:	4770      	bx	lr

0800c362 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800c362:	b480      	push	{r7}
 800c364:	b085      	sub	sp, #20
 800c366:	af00      	add	r7, sp, #0
 800c368:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c370:	2b01      	cmp	r3, #1
 800c372:	d101      	bne.n	800c378 <HAL_UARTEx_DisableFifoMode+0x16>
 800c374:	2302      	movs	r3, #2
 800c376:	e027      	b.n	800c3c8 <HAL_UARTEx_DisableFifoMode+0x66>
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	2201      	movs	r2, #1
 800c37c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	2224      	movs	r2, #36	@ 0x24
 800c384:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	681b      	ldr	r3, [r3, #0]
 800c38c:	681b      	ldr	r3, [r3, #0]
 800c38e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	681b      	ldr	r3, [r3, #0]
 800c394:	681a      	ldr	r2, [r3, #0]
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	681b      	ldr	r3, [r3, #0]
 800c39a:	f022 0201 	bic.w	r2, r2, #1
 800c39e:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800c3a0:	68fb      	ldr	r3, [r7, #12]
 800c3a2:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800c3a6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	2200      	movs	r2, #0
 800c3ac:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	681b      	ldr	r3, [r3, #0]
 800c3b2:	68fa      	ldr	r2, [r7, #12]
 800c3b4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	2220      	movs	r2, #32
 800c3ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	2200      	movs	r2, #0
 800c3c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c3c6:	2300      	movs	r3, #0
}
 800c3c8:	4618      	mov	r0, r3
 800c3ca:	3714      	adds	r7, #20
 800c3cc:	46bd      	mov	sp, r7
 800c3ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3d2:	4770      	bx	lr

0800c3d4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c3d4:	b580      	push	{r7, lr}
 800c3d6:	b084      	sub	sp, #16
 800c3d8:	af00      	add	r7, sp, #0
 800c3da:	6078      	str	r0, [r7, #4]
 800c3dc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c3e4:	2b01      	cmp	r3, #1
 800c3e6:	d101      	bne.n	800c3ec <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800c3e8:	2302      	movs	r3, #2
 800c3ea:	e02d      	b.n	800c448 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	2201      	movs	r2, #1
 800c3f0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	2224      	movs	r2, #36	@ 0x24
 800c3f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	681b      	ldr	r3, [r3, #0]
 800c400:	681b      	ldr	r3, [r3, #0]
 800c402:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	681b      	ldr	r3, [r3, #0]
 800c408:	681a      	ldr	r2, [r3, #0]
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	681b      	ldr	r3, [r3, #0]
 800c40e:	f022 0201 	bic.w	r2, r2, #1
 800c412:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	681b      	ldr	r3, [r3, #0]
 800c418:	689b      	ldr	r3, [r3, #8]
 800c41a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	681b      	ldr	r3, [r3, #0]
 800c422:	683a      	ldr	r2, [r7, #0]
 800c424:	430a      	orrs	r2, r1
 800c426:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c428:	6878      	ldr	r0, [r7, #4]
 800c42a:	f000 f84f 	bl	800c4cc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	681b      	ldr	r3, [r3, #0]
 800c432:	68fa      	ldr	r2, [r7, #12]
 800c434:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	2220      	movs	r2, #32
 800c43a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	2200      	movs	r2, #0
 800c442:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c446:	2300      	movs	r3, #0
}
 800c448:	4618      	mov	r0, r3
 800c44a:	3710      	adds	r7, #16
 800c44c:	46bd      	mov	sp, r7
 800c44e:	bd80      	pop	{r7, pc}

0800c450 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c450:	b580      	push	{r7, lr}
 800c452:	b084      	sub	sp, #16
 800c454:	af00      	add	r7, sp, #0
 800c456:	6078      	str	r0, [r7, #4]
 800c458:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c460:	2b01      	cmp	r3, #1
 800c462:	d101      	bne.n	800c468 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800c464:	2302      	movs	r3, #2
 800c466:	e02d      	b.n	800c4c4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	2201      	movs	r2, #1
 800c46c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	2224      	movs	r2, #36	@ 0x24
 800c474:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	681b      	ldr	r3, [r3, #0]
 800c47c:	681b      	ldr	r3, [r3, #0]
 800c47e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	681b      	ldr	r3, [r3, #0]
 800c484:	681a      	ldr	r2, [r3, #0]
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	681b      	ldr	r3, [r3, #0]
 800c48a:	f022 0201 	bic.w	r2, r2, #1
 800c48e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	681b      	ldr	r3, [r3, #0]
 800c494:	689b      	ldr	r3, [r3, #8]
 800c496:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	681b      	ldr	r3, [r3, #0]
 800c49e:	683a      	ldr	r2, [r7, #0]
 800c4a0:	430a      	orrs	r2, r1
 800c4a2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c4a4:	6878      	ldr	r0, [r7, #4]
 800c4a6:	f000 f811 	bl	800c4cc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	681b      	ldr	r3, [r3, #0]
 800c4ae:	68fa      	ldr	r2, [r7, #12]
 800c4b0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	2220      	movs	r2, #32
 800c4b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	2200      	movs	r2, #0
 800c4be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c4c2:	2300      	movs	r3, #0
}
 800c4c4:	4618      	mov	r0, r3
 800c4c6:	3710      	adds	r7, #16
 800c4c8:	46bd      	mov	sp, r7
 800c4ca:	bd80      	pop	{r7, pc}

0800c4cc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800c4cc:	b480      	push	{r7}
 800c4ce:	b085      	sub	sp, #20
 800c4d0:	af00      	add	r7, sp, #0
 800c4d2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c4d8:	2b00      	cmp	r3, #0
 800c4da:	d108      	bne.n	800c4ee <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	2201      	movs	r2, #1
 800c4e0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	2201      	movs	r2, #1
 800c4e8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800c4ec:	e031      	b.n	800c552 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800c4ee:	2308      	movs	r3, #8
 800c4f0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800c4f2:	2308      	movs	r3, #8
 800c4f4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	681b      	ldr	r3, [r3, #0]
 800c4fa:	689b      	ldr	r3, [r3, #8]
 800c4fc:	0e5b      	lsrs	r3, r3, #25
 800c4fe:	b2db      	uxtb	r3, r3
 800c500:	f003 0307 	and.w	r3, r3, #7
 800c504:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	681b      	ldr	r3, [r3, #0]
 800c50a:	689b      	ldr	r3, [r3, #8]
 800c50c:	0f5b      	lsrs	r3, r3, #29
 800c50e:	b2db      	uxtb	r3, r3
 800c510:	f003 0307 	and.w	r3, r3, #7
 800c514:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c516:	7bbb      	ldrb	r3, [r7, #14]
 800c518:	7b3a      	ldrb	r2, [r7, #12]
 800c51a:	4911      	ldr	r1, [pc, #68]	@ (800c560 <UARTEx_SetNbDataToProcess+0x94>)
 800c51c:	5c8a      	ldrb	r2, [r1, r2]
 800c51e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800c522:	7b3a      	ldrb	r2, [r7, #12]
 800c524:	490f      	ldr	r1, [pc, #60]	@ (800c564 <UARTEx_SetNbDataToProcess+0x98>)
 800c526:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c528:	fb93 f3f2 	sdiv	r3, r3, r2
 800c52c:	b29a      	uxth	r2, r3
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c534:	7bfb      	ldrb	r3, [r7, #15]
 800c536:	7b7a      	ldrb	r2, [r7, #13]
 800c538:	4909      	ldr	r1, [pc, #36]	@ (800c560 <UARTEx_SetNbDataToProcess+0x94>)
 800c53a:	5c8a      	ldrb	r2, [r1, r2]
 800c53c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800c540:	7b7a      	ldrb	r2, [r7, #13]
 800c542:	4908      	ldr	r1, [pc, #32]	@ (800c564 <UARTEx_SetNbDataToProcess+0x98>)
 800c544:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c546:	fb93 f3f2 	sdiv	r3, r3, r2
 800c54a:	b29a      	uxth	r2, r3
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800c552:	bf00      	nop
 800c554:	3714      	adds	r7, #20
 800c556:	46bd      	mov	sp, r7
 800c558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c55c:	4770      	bx	lr
 800c55e:	bf00      	nop
 800c560:	08017108 	.word	0x08017108
 800c564:	08017110 	.word	0x08017110

0800c568 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800c568:	b480      	push	{r7}
 800c56a:	b085      	sub	sp, #20
 800c56c:	af00      	add	r7, sp, #0
 800c56e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	2200      	movs	r2, #0
 800c574:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800c578:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800c57c:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800c57e:	68fb      	ldr	r3, [r7, #12]
 800c580:	b29a      	uxth	r2, r3
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800c588:	2300      	movs	r3, #0
}
 800c58a:	4618      	mov	r0, r3
 800c58c:	3714      	adds	r7, #20
 800c58e:	46bd      	mov	sp, r7
 800c590:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c594:	4770      	bx	lr

0800c596 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800c596:	b480      	push	{r7}
 800c598:	b085      	sub	sp, #20
 800c59a:	af00      	add	r7, sp, #0
 800c59c:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800c59e:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800c5a2:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800c5aa:	b29a      	uxth	r2, r3
 800c5ac:	68fb      	ldr	r3, [r7, #12]
 800c5ae:	b29b      	uxth	r3, r3
 800c5b0:	43db      	mvns	r3, r3
 800c5b2:	b29b      	uxth	r3, r3
 800c5b4:	4013      	ands	r3, r2
 800c5b6:	b29a      	uxth	r2, r3
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800c5be:	2300      	movs	r3, #0
}
 800c5c0:	4618      	mov	r0, r3
 800c5c2:	3714      	adds	r7, #20
 800c5c4:	46bd      	mov	sp, r7
 800c5c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5ca:	4770      	bx	lr

0800c5cc <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800c5cc:	b480      	push	{r7}
 800c5ce:	b085      	sub	sp, #20
 800c5d0:	af00      	add	r7, sp, #0
 800c5d2:	60f8      	str	r0, [r7, #12]
 800c5d4:	1d3b      	adds	r3, r7, #4
 800c5d6:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800c5da:	68fb      	ldr	r3, [r7, #12]
 800c5dc:	2201      	movs	r2, #1
 800c5de:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800c5e2:	68fb      	ldr	r3, [r7, #12]
 800c5e4:	2200      	movs	r2, #0
 800c5e6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800c5ea:	68fb      	ldr	r3, [r7, #12]
 800c5ec:	2200      	movs	r2, #0
 800c5ee:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800c5f2:	68fb      	ldr	r3, [r7, #12]
 800c5f4:	2200      	movs	r2, #0
 800c5f6:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800c5fa:	2300      	movs	r3, #0
}
 800c5fc:	4618      	mov	r0, r3
 800c5fe:	3714      	adds	r7, #20
 800c600:	46bd      	mov	sp, r7
 800c602:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c606:	4770      	bx	lr

0800c608 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800c608:	b480      	push	{r7}
 800c60a:	b09d      	sub	sp, #116	@ 0x74
 800c60c:	af00      	add	r7, sp, #0
 800c60e:	6078      	str	r0, [r7, #4]
 800c610:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800c612:	2300      	movs	r3, #0
 800c614:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800c618:	687a      	ldr	r2, [r7, #4]
 800c61a:	683b      	ldr	r3, [r7, #0]
 800c61c:	781b      	ldrb	r3, [r3, #0]
 800c61e:	009b      	lsls	r3, r3, #2
 800c620:	4413      	add	r3, r2
 800c622:	881b      	ldrh	r3, [r3, #0]
 800c624:	b29b      	uxth	r3, r3
 800c626:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800c62a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c62e:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 800c632:	683b      	ldr	r3, [r7, #0]
 800c634:	78db      	ldrb	r3, [r3, #3]
 800c636:	2b03      	cmp	r3, #3
 800c638:	d81f      	bhi.n	800c67a <USB_ActivateEndpoint+0x72>
 800c63a:	a201      	add	r2, pc, #4	@ (adr r2, 800c640 <USB_ActivateEndpoint+0x38>)
 800c63c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c640:	0800c651 	.word	0x0800c651
 800c644:	0800c66d 	.word	0x0800c66d
 800c648:	0800c683 	.word	0x0800c683
 800c64c:	0800c65f 	.word	0x0800c65f
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800c650:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800c654:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800c658:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 800c65c:	e012      	b.n	800c684 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800c65e:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800c662:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800c666:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 800c66a:	e00b      	b.n	800c684 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800c66c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800c670:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800c674:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 800c678:	e004      	b.n	800c684 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800c67a:	2301      	movs	r3, #1
 800c67c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      break;
 800c680:	e000      	b.n	800c684 <USB_ActivateEndpoint+0x7c>
      break;
 800c682:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800c684:	687a      	ldr	r2, [r7, #4]
 800c686:	683b      	ldr	r3, [r7, #0]
 800c688:	781b      	ldrb	r3, [r3, #0]
 800c68a:	009b      	lsls	r3, r3, #2
 800c68c:	441a      	add	r2, r3
 800c68e:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800c692:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c696:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c69a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c69e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c6a2:	b29b      	uxth	r3, r3
 800c6a4:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800c6a6:	687a      	ldr	r2, [r7, #4]
 800c6a8:	683b      	ldr	r3, [r7, #0]
 800c6aa:	781b      	ldrb	r3, [r3, #0]
 800c6ac:	009b      	lsls	r3, r3, #2
 800c6ae:	4413      	add	r3, r2
 800c6b0:	881b      	ldrh	r3, [r3, #0]
 800c6b2:	b29b      	uxth	r3, r3
 800c6b4:	b21b      	sxth	r3, r3
 800c6b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c6ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c6be:	b21a      	sxth	r2, r3
 800c6c0:	683b      	ldr	r3, [r7, #0]
 800c6c2:	781b      	ldrb	r3, [r3, #0]
 800c6c4:	b21b      	sxth	r3, r3
 800c6c6:	4313      	orrs	r3, r2
 800c6c8:	b21b      	sxth	r3, r3
 800c6ca:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800c6ce:	687a      	ldr	r2, [r7, #4]
 800c6d0:	683b      	ldr	r3, [r7, #0]
 800c6d2:	781b      	ldrb	r3, [r3, #0]
 800c6d4:	009b      	lsls	r3, r3, #2
 800c6d6:	441a      	add	r2, r3
 800c6d8:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800c6dc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c6e0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c6e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c6e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c6ec:	b29b      	uxth	r3, r3
 800c6ee:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800c6f0:	683b      	ldr	r3, [r7, #0]
 800c6f2:	7b1b      	ldrb	r3, [r3, #12]
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	f040 8178 	bne.w	800c9ea <USB_ActivateEndpoint+0x3e2>
  {
    if (ep->is_in != 0U)
 800c6fa:	683b      	ldr	r3, [r7, #0]
 800c6fc:	785b      	ldrb	r3, [r3, #1]
 800c6fe:	2b00      	cmp	r3, #0
 800c700:	f000 8084 	beq.w	800c80c <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	61bb      	str	r3, [r7, #24]
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c70e:	b29b      	uxth	r3, r3
 800c710:	461a      	mov	r2, r3
 800c712:	69bb      	ldr	r3, [r7, #24]
 800c714:	4413      	add	r3, r2
 800c716:	61bb      	str	r3, [r7, #24]
 800c718:	683b      	ldr	r3, [r7, #0]
 800c71a:	781b      	ldrb	r3, [r3, #0]
 800c71c:	00da      	lsls	r2, r3, #3
 800c71e:	69bb      	ldr	r3, [r7, #24]
 800c720:	4413      	add	r3, r2
 800c722:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800c726:	617b      	str	r3, [r7, #20]
 800c728:	683b      	ldr	r3, [r7, #0]
 800c72a:	88db      	ldrh	r3, [r3, #6]
 800c72c:	085b      	lsrs	r3, r3, #1
 800c72e:	b29b      	uxth	r3, r3
 800c730:	005b      	lsls	r3, r3, #1
 800c732:	b29a      	uxth	r2, r3
 800c734:	697b      	ldr	r3, [r7, #20]
 800c736:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c738:	687a      	ldr	r2, [r7, #4]
 800c73a:	683b      	ldr	r3, [r7, #0]
 800c73c:	781b      	ldrb	r3, [r3, #0]
 800c73e:	009b      	lsls	r3, r3, #2
 800c740:	4413      	add	r3, r2
 800c742:	881b      	ldrh	r3, [r3, #0]
 800c744:	827b      	strh	r3, [r7, #18]
 800c746:	8a7b      	ldrh	r3, [r7, #18]
 800c748:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c74c:	2b00      	cmp	r3, #0
 800c74e:	d01b      	beq.n	800c788 <USB_ActivateEndpoint+0x180>
 800c750:	687a      	ldr	r2, [r7, #4]
 800c752:	683b      	ldr	r3, [r7, #0]
 800c754:	781b      	ldrb	r3, [r3, #0]
 800c756:	009b      	lsls	r3, r3, #2
 800c758:	4413      	add	r3, r2
 800c75a:	881b      	ldrh	r3, [r3, #0]
 800c75c:	b29b      	uxth	r3, r3
 800c75e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c762:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c766:	823b      	strh	r3, [r7, #16]
 800c768:	687a      	ldr	r2, [r7, #4]
 800c76a:	683b      	ldr	r3, [r7, #0]
 800c76c:	781b      	ldrb	r3, [r3, #0]
 800c76e:	009b      	lsls	r3, r3, #2
 800c770:	441a      	add	r2, r3
 800c772:	8a3b      	ldrh	r3, [r7, #16]
 800c774:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c778:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c77c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c780:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c784:	b29b      	uxth	r3, r3
 800c786:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800c788:	683b      	ldr	r3, [r7, #0]
 800c78a:	78db      	ldrb	r3, [r3, #3]
 800c78c:	2b01      	cmp	r3, #1
 800c78e:	d020      	beq.n	800c7d2 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800c790:	687a      	ldr	r2, [r7, #4]
 800c792:	683b      	ldr	r3, [r7, #0]
 800c794:	781b      	ldrb	r3, [r3, #0]
 800c796:	009b      	lsls	r3, r3, #2
 800c798:	4413      	add	r3, r2
 800c79a:	881b      	ldrh	r3, [r3, #0]
 800c79c:	b29b      	uxth	r3, r3
 800c79e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c7a2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c7a6:	81bb      	strh	r3, [r7, #12]
 800c7a8:	89bb      	ldrh	r3, [r7, #12]
 800c7aa:	f083 0320 	eor.w	r3, r3, #32
 800c7ae:	81bb      	strh	r3, [r7, #12]
 800c7b0:	687a      	ldr	r2, [r7, #4]
 800c7b2:	683b      	ldr	r3, [r7, #0]
 800c7b4:	781b      	ldrb	r3, [r3, #0]
 800c7b6:	009b      	lsls	r3, r3, #2
 800c7b8:	441a      	add	r2, r3
 800c7ba:	89bb      	ldrh	r3, [r7, #12]
 800c7bc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c7c0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c7c4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c7c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c7cc:	b29b      	uxth	r3, r3
 800c7ce:	8013      	strh	r3, [r2, #0]
 800c7d0:	e2d5      	b.n	800cd7e <USB_ActivateEndpoint+0x776>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800c7d2:	687a      	ldr	r2, [r7, #4]
 800c7d4:	683b      	ldr	r3, [r7, #0]
 800c7d6:	781b      	ldrb	r3, [r3, #0]
 800c7d8:	009b      	lsls	r3, r3, #2
 800c7da:	4413      	add	r3, r2
 800c7dc:	881b      	ldrh	r3, [r3, #0]
 800c7de:	b29b      	uxth	r3, r3
 800c7e0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c7e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c7e8:	81fb      	strh	r3, [r7, #14]
 800c7ea:	687a      	ldr	r2, [r7, #4]
 800c7ec:	683b      	ldr	r3, [r7, #0]
 800c7ee:	781b      	ldrb	r3, [r3, #0]
 800c7f0:	009b      	lsls	r3, r3, #2
 800c7f2:	441a      	add	r2, r3
 800c7f4:	89fb      	ldrh	r3, [r7, #14]
 800c7f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c7fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c7fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c802:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c806:	b29b      	uxth	r3, r3
 800c808:	8013      	strh	r3, [r2, #0]
 800c80a:	e2b8      	b.n	800cd7e <USB_ActivateEndpoint+0x776>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	633b      	str	r3, [r7, #48]	@ 0x30
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c816:	b29b      	uxth	r3, r3
 800c818:	461a      	mov	r2, r3
 800c81a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c81c:	4413      	add	r3, r2
 800c81e:	633b      	str	r3, [r7, #48]	@ 0x30
 800c820:	683b      	ldr	r3, [r7, #0]
 800c822:	781b      	ldrb	r3, [r3, #0]
 800c824:	00da      	lsls	r2, r3, #3
 800c826:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c828:	4413      	add	r3, r2
 800c82a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800c82e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c830:	683b      	ldr	r3, [r7, #0]
 800c832:	88db      	ldrh	r3, [r3, #6]
 800c834:	085b      	lsrs	r3, r3, #1
 800c836:	b29b      	uxth	r3, r3
 800c838:	005b      	lsls	r3, r3, #1
 800c83a:	b29a      	uxth	r2, r3
 800c83c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c83e:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c84a:	b29b      	uxth	r3, r3
 800c84c:	461a      	mov	r2, r3
 800c84e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c850:	4413      	add	r3, r2
 800c852:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c854:	683b      	ldr	r3, [r7, #0]
 800c856:	781b      	ldrb	r3, [r3, #0]
 800c858:	00da      	lsls	r2, r3, #3
 800c85a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c85c:	4413      	add	r3, r2
 800c85e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c862:	627b      	str	r3, [r7, #36]	@ 0x24
 800c864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c866:	881b      	ldrh	r3, [r3, #0]
 800c868:	b29b      	uxth	r3, r3
 800c86a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c86e:	b29a      	uxth	r2, r3
 800c870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c872:	801a      	strh	r2, [r3, #0]
 800c874:	683b      	ldr	r3, [r7, #0]
 800c876:	691b      	ldr	r3, [r3, #16]
 800c878:	2b00      	cmp	r3, #0
 800c87a:	d10a      	bne.n	800c892 <USB_ActivateEndpoint+0x28a>
 800c87c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c87e:	881b      	ldrh	r3, [r3, #0]
 800c880:	b29b      	uxth	r3, r3
 800c882:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c886:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c88a:	b29a      	uxth	r2, r3
 800c88c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c88e:	801a      	strh	r2, [r3, #0]
 800c890:	e039      	b.n	800c906 <USB_ActivateEndpoint+0x2fe>
 800c892:	683b      	ldr	r3, [r7, #0]
 800c894:	691b      	ldr	r3, [r3, #16]
 800c896:	2b3e      	cmp	r3, #62	@ 0x3e
 800c898:	d818      	bhi.n	800c8cc <USB_ActivateEndpoint+0x2c4>
 800c89a:	683b      	ldr	r3, [r7, #0]
 800c89c:	691b      	ldr	r3, [r3, #16]
 800c89e:	085b      	lsrs	r3, r3, #1
 800c8a0:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c8a2:	683b      	ldr	r3, [r7, #0]
 800c8a4:	691b      	ldr	r3, [r3, #16]
 800c8a6:	f003 0301 	and.w	r3, r3, #1
 800c8aa:	2b00      	cmp	r3, #0
 800c8ac:	d002      	beq.n	800c8b4 <USB_ActivateEndpoint+0x2ac>
 800c8ae:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c8b0:	3301      	adds	r3, #1
 800c8b2:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c8b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8b6:	881b      	ldrh	r3, [r3, #0]
 800c8b8:	b29a      	uxth	r2, r3
 800c8ba:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c8bc:	b29b      	uxth	r3, r3
 800c8be:	029b      	lsls	r3, r3, #10
 800c8c0:	b29b      	uxth	r3, r3
 800c8c2:	4313      	orrs	r3, r2
 800c8c4:	b29a      	uxth	r2, r3
 800c8c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8c8:	801a      	strh	r2, [r3, #0]
 800c8ca:	e01c      	b.n	800c906 <USB_ActivateEndpoint+0x2fe>
 800c8cc:	683b      	ldr	r3, [r7, #0]
 800c8ce:	691b      	ldr	r3, [r3, #16]
 800c8d0:	095b      	lsrs	r3, r3, #5
 800c8d2:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c8d4:	683b      	ldr	r3, [r7, #0]
 800c8d6:	691b      	ldr	r3, [r3, #16]
 800c8d8:	f003 031f 	and.w	r3, r3, #31
 800c8dc:	2b00      	cmp	r3, #0
 800c8de:	d102      	bne.n	800c8e6 <USB_ActivateEndpoint+0x2de>
 800c8e0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c8e2:	3b01      	subs	r3, #1
 800c8e4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c8e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8e8:	881b      	ldrh	r3, [r3, #0]
 800c8ea:	b29a      	uxth	r2, r3
 800c8ec:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c8ee:	b29b      	uxth	r3, r3
 800c8f0:	029b      	lsls	r3, r3, #10
 800c8f2:	b29b      	uxth	r3, r3
 800c8f4:	4313      	orrs	r3, r2
 800c8f6:	b29b      	uxth	r3, r3
 800c8f8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c8fc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c900:	b29a      	uxth	r2, r3
 800c902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c904:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c906:	687a      	ldr	r2, [r7, #4]
 800c908:	683b      	ldr	r3, [r7, #0]
 800c90a:	781b      	ldrb	r3, [r3, #0]
 800c90c:	009b      	lsls	r3, r3, #2
 800c90e:	4413      	add	r3, r2
 800c910:	881b      	ldrh	r3, [r3, #0]
 800c912:	847b      	strh	r3, [r7, #34]	@ 0x22
 800c914:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c916:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c91a:	2b00      	cmp	r3, #0
 800c91c:	d01b      	beq.n	800c956 <USB_ActivateEndpoint+0x34e>
 800c91e:	687a      	ldr	r2, [r7, #4]
 800c920:	683b      	ldr	r3, [r7, #0]
 800c922:	781b      	ldrb	r3, [r3, #0]
 800c924:	009b      	lsls	r3, r3, #2
 800c926:	4413      	add	r3, r2
 800c928:	881b      	ldrh	r3, [r3, #0]
 800c92a:	b29b      	uxth	r3, r3
 800c92c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c930:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c934:	843b      	strh	r3, [r7, #32]
 800c936:	687a      	ldr	r2, [r7, #4]
 800c938:	683b      	ldr	r3, [r7, #0]
 800c93a:	781b      	ldrb	r3, [r3, #0]
 800c93c:	009b      	lsls	r3, r3, #2
 800c93e:	441a      	add	r2, r3
 800c940:	8c3b      	ldrh	r3, [r7, #32]
 800c942:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c946:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c94a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c94e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c952:	b29b      	uxth	r3, r3
 800c954:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800c956:	683b      	ldr	r3, [r7, #0]
 800c958:	781b      	ldrb	r3, [r3, #0]
 800c95a:	2b00      	cmp	r3, #0
 800c95c:	d124      	bne.n	800c9a8 <USB_ActivateEndpoint+0x3a0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800c95e:	687a      	ldr	r2, [r7, #4]
 800c960:	683b      	ldr	r3, [r7, #0]
 800c962:	781b      	ldrb	r3, [r3, #0]
 800c964:	009b      	lsls	r3, r3, #2
 800c966:	4413      	add	r3, r2
 800c968:	881b      	ldrh	r3, [r3, #0]
 800c96a:	b29b      	uxth	r3, r3
 800c96c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c970:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c974:	83bb      	strh	r3, [r7, #28]
 800c976:	8bbb      	ldrh	r3, [r7, #28]
 800c978:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800c97c:	83bb      	strh	r3, [r7, #28]
 800c97e:	8bbb      	ldrh	r3, [r7, #28]
 800c980:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800c984:	83bb      	strh	r3, [r7, #28]
 800c986:	687a      	ldr	r2, [r7, #4]
 800c988:	683b      	ldr	r3, [r7, #0]
 800c98a:	781b      	ldrb	r3, [r3, #0]
 800c98c:	009b      	lsls	r3, r3, #2
 800c98e:	441a      	add	r2, r3
 800c990:	8bbb      	ldrh	r3, [r7, #28]
 800c992:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c996:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c99a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c99e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c9a2:	b29b      	uxth	r3, r3
 800c9a4:	8013      	strh	r3, [r2, #0]
 800c9a6:	e1ea      	b.n	800cd7e <USB_ActivateEndpoint+0x776>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800c9a8:	687a      	ldr	r2, [r7, #4]
 800c9aa:	683b      	ldr	r3, [r7, #0]
 800c9ac:	781b      	ldrb	r3, [r3, #0]
 800c9ae:	009b      	lsls	r3, r3, #2
 800c9b0:	4413      	add	r3, r2
 800c9b2:	881b      	ldrh	r3, [r3, #0]
 800c9b4:	b29b      	uxth	r3, r3
 800c9b6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c9ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c9be:	83fb      	strh	r3, [r7, #30]
 800c9c0:	8bfb      	ldrh	r3, [r7, #30]
 800c9c2:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800c9c6:	83fb      	strh	r3, [r7, #30]
 800c9c8:	687a      	ldr	r2, [r7, #4]
 800c9ca:	683b      	ldr	r3, [r7, #0]
 800c9cc:	781b      	ldrb	r3, [r3, #0]
 800c9ce:	009b      	lsls	r3, r3, #2
 800c9d0:	441a      	add	r2, r3
 800c9d2:	8bfb      	ldrh	r3, [r7, #30]
 800c9d4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c9d8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c9dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c9e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c9e4:	b29b      	uxth	r3, r3
 800c9e6:	8013      	strh	r3, [r2, #0]
 800c9e8:	e1c9      	b.n	800cd7e <USB_ActivateEndpoint+0x776>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800c9ea:	683b      	ldr	r3, [r7, #0]
 800c9ec:	78db      	ldrb	r3, [r3, #3]
 800c9ee:	2b02      	cmp	r3, #2
 800c9f0:	d11e      	bne.n	800ca30 <USB_ActivateEndpoint+0x428>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800c9f2:	687a      	ldr	r2, [r7, #4]
 800c9f4:	683b      	ldr	r3, [r7, #0]
 800c9f6:	781b      	ldrb	r3, [r3, #0]
 800c9f8:	009b      	lsls	r3, r3, #2
 800c9fa:	4413      	add	r3, r2
 800c9fc:	881b      	ldrh	r3, [r3, #0]
 800c9fe:	b29b      	uxth	r3, r3
 800ca00:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ca04:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ca08:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800ca0c:	687a      	ldr	r2, [r7, #4]
 800ca0e:	683b      	ldr	r3, [r7, #0]
 800ca10:	781b      	ldrb	r3, [r3, #0]
 800ca12:	009b      	lsls	r3, r3, #2
 800ca14:	441a      	add	r2, r3
 800ca16:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800ca1a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ca1e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ca22:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800ca26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ca2a:	b29b      	uxth	r3, r3
 800ca2c:	8013      	strh	r3, [r2, #0]
 800ca2e:	e01d      	b.n	800ca6c <USB_ActivateEndpoint+0x464>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800ca30:	687a      	ldr	r2, [r7, #4]
 800ca32:	683b      	ldr	r3, [r7, #0]
 800ca34:	781b      	ldrb	r3, [r3, #0]
 800ca36:	009b      	lsls	r3, r3, #2
 800ca38:	4413      	add	r3, r2
 800ca3a:	881b      	ldrh	r3, [r3, #0]
 800ca3c:	b29b      	uxth	r3, r3
 800ca3e:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800ca42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ca46:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800ca4a:	687a      	ldr	r2, [r7, #4]
 800ca4c:	683b      	ldr	r3, [r7, #0]
 800ca4e:	781b      	ldrb	r3, [r3, #0]
 800ca50:	009b      	lsls	r3, r3, #2
 800ca52:	441a      	add	r2, r3
 800ca54:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800ca58:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ca5c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ca60:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ca64:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ca68:	b29b      	uxth	r3, r3
 800ca6a:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ca76:	b29b      	uxth	r3, r3
 800ca78:	461a      	mov	r2, r3
 800ca7a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ca7c:	4413      	add	r3, r2
 800ca7e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ca80:	683b      	ldr	r3, [r7, #0]
 800ca82:	781b      	ldrb	r3, [r3, #0]
 800ca84:	00da      	lsls	r2, r3, #3
 800ca86:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ca88:	4413      	add	r3, r2
 800ca8a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ca8e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ca90:	683b      	ldr	r3, [r7, #0]
 800ca92:	891b      	ldrh	r3, [r3, #8]
 800ca94:	085b      	lsrs	r3, r3, #1
 800ca96:	b29b      	uxth	r3, r3
 800ca98:	005b      	lsls	r3, r3, #1
 800ca9a:	b29a      	uxth	r2, r3
 800ca9c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ca9e:	801a      	strh	r2, [r3, #0]
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	657b      	str	r3, [r7, #84]	@ 0x54
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800caaa:	b29b      	uxth	r3, r3
 800caac:	461a      	mov	r2, r3
 800caae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cab0:	4413      	add	r3, r2
 800cab2:	657b      	str	r3, [r7, #84]	@ 0x54
 800cab4:	683b      	ldr	r3, [r7, #0]
 800cab6:	781b      	ldrb	r3, [r3, #0]
 800cab8:	00da      	lsls	r2, r3, #3
 800caba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cabc:	4413      	add	r3, r2
 800cabe:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800cac2:	653b      	str	r3, [r7, #80]	@ 0x50
 800cac4:	683b      	ldr	r3, [r7, #0]
 800cac6:	895b      	ldrh	r3, [r3, #10]
 800cac8:	085b      	lsrs	r3, r3, #1
 800caca:	b29b      	uxth	r3, r3
 800cacc:	005b      	lsls	r3, r3, #1
 800cace:	b29a      	uxth	r2, r3
 800cad0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cad2:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800cad4:	683b      	ldr	r3, [r7, #0]
 800cad6:	785b      	ldrb	r3, [r3, #1]
 800cad8:	2b00      	cmp	r3, #0
 800cada:	f040 8093 	bne.w	800cc04 <USB_ActivateEndpoint+0x5fc>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800cade:	687a      	ldr	r2, [r7, #4]
 800cae0:	683b      	ldr	r3, [r7, #0]
 800cae2:	781b      	ldrb	r3, [r3, #0]
 800cae4:	009b      	lsls	r3, r3, #2
 800cae6:	4413      	add	r3, r2
 800cae8:	881b      	ldrh	r3, [r3, #0]
 800caea:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 800caee:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800caf2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800caf6:	2b00      	cmp	r3, #0
 800caf8:	d01b      	beq.n	800cb32 <USB_ActivateEndpoint+0x52a>
 800cafa:	687a      	ldr	r2, [r7, #4]
 800cafc:	683b      	ldr	r3, [r7, #0]
 800cafe:	781b      	ldrb	r3, [r3, #0]
 800cb00:	009b      	lsls	r3, r3, #2
 800cb02:	4413      	add	r3, r2
 800cb04:	881b      	ldrh	r3, [r3, #0]
 800cb06:	b29b      	uxth	r3, r3
 800cb08:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cb0c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cb10:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800cb12:	687a      	ldr	r2, [r7, #4]
 800cb14:	683b      	ldr	r3, [r7, #0]
 800cb16:	781b      	ldrb	r3, [r3, #0]
 800cb18:	009b      	lsls	r3, r3, #2
 800cb1a:	441a      	add	r2, r3
 800cb1c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800cb1e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cb22:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cb26:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800cb2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cb2e:	b29b      	uxth	r3, r3
 800cb30:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800cb32:	687a      	ldr	r2, [r7, #4]
 800cb34:	683b      	ldr	r3, [r7, #0]
 800cb36:	781b      	ldrb	r3, [r3, #0]
 800cb38:	009b      	lsls	r3, r3, #2
 800cb3a:	4413      	add	r3, r2
 800cb3c:	881b      	ldrh	r3, [r3, #0]
 800cb3e:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800cb40:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800cb42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cb46:	2b00      	cmp	r3, #0
 800cb48:	d01b      	beq.n	800cb82 <USB_ActivateEndpoint+0x57a>
 800cb4a:	687a      	ldr	r2, [r7, #4]
 800cb4c:	683b      	ldr	r3, [r7, #0]
 800cb4e:	781b      	ldrb	r3, [r3, #0]
 800cb50:	009b      	lsls	r3, r3, #2
 800cb52:	4413      	add	r3, r2
 800cb54:	881b      	ldrh	r3, [r3, #0]
 800cb56:	b29b      	uxth	r3, r3
 800cb58:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cb5c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cb60:	877b      	strh	r3, [r7, #58]	@ 0x3a
 800cb62:	687a      	ldr	r2, [r7, #4]
 800cb64:	683b      	ldr	r3, [r7, #0]
 800cb66:	781b      	ldrb	r3, [r3, #0]
 800cb68:	009b      	lsls	r3, r3, #2
 800cb6a:	441a      	add	r2, r3
 800cb6c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800cb6e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cb72:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cb76:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cb7a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800cb7e:	b29b      	uxth	r3, r3
 800cb80:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800cb82:	687a      	ldr	r2, [r7, #4]
 800cb84:	683b      	ldr	r3, [r7, #0]
 800cb86:	781b      	ldrb	r3, [r3, #0]
 800cb88:	009b      	lsls	r3, r3, #2
 800cb8a:	4413      	add	r3, r2
 800cb8c:	881b      	ldrh	r3, [r3, #0]
 800cb8e:	b29b      	uxth	r3, r3
 800cb90:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800cb94:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cb98:	873b      	strh	r3, [r7, #56]	@ 0x38
 800cb9a:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800cb9c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800cba0:	873b      	strh	r3, [r7, #56]	@ 0x38
 800cba2:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800cba4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800cba8:	873b      	strh	r3, [r7, #56]	@ 0x38
 800cbaa:	687a      	ldr	r2, [r7, #4]
 800cbac:	683b      	ldr	r3, [r7, #0]
 800cbae:	781b      	ldrb	r3, [r3, #0]
 800cbb0:	009b      	lsls	r3, r3, #2
 800cbb2:	441a      	add	r2, r3
 800cbb4:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800cbb6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cbba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cbbe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cbc2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cbc6:	b29b      	uxth	r3, r3
 800cbc8:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800cbca:	687a      	ldr	r2, [r7, #4]
 800cbcc:	683b      	ldr	r3, [r7, #0]
 800cbce:	781b      	ldrb	r3, [r3, #0]
 800cbd0:	009b      	lsls	r3, r3, #2
 800cbd2:	4413      	add	r3, r2
 800cbd4:	881b      	ldrh	r3, [r3, #0]
 800cbd6:	b29b      	uxth	r3, r3
 800cbd8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cbdc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cbe0:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800cbe2:	687a      	ldr	r2, [r7, #4]
 800cbe4:	683b      	ldr	r3, [r7, #0]
 800cbe6:	781b      	ldrb	r3, [r3, #0]
 800cbe8:	009b      	lsls	r3, r3, #2
 800cbea:	441a      	add	r2, r3
 800cbec:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800cbee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cbf2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cbf6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cbfa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cbfe:	b29b      	uxth	r3, r3
 800cc00:	8013      	strh	r3, [r2, #0]
 800cc02:	e0bc      	b.n	800cd7e <USB_ActivateEndpoint+0x776>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800cc04:	687a      	ldr	r2, [r7, #4]
 800cc06:	683b      	ldr	r3, [r7, #0]
 800cc08:	781b      	ldrb	r3, [r3, #0]
 800cc0a:	009b      	lsls	r3, r3, #2
 800cc0c:	4413      	add	r3, r2
 800cc0e:	881b      	ldrh	r3, [r3, #0]
 800cc10:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800cc14:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800cc18:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cc1c:	2b00      	cmp	r3, #0
 800cc1e:	d01d      	beq.n	800cc5c <USB_ActivateEndpoint+0x654>
 800cc20:	687a      	ldr	r2, [r7, #4]
 800cc22:	683b      	ldr	r3, [r7, #0]
 800cc24:	781b      	ldrb	r3, [r3, #0]
 800cc26:	009b      	lsls	r3, r3, #2
 800cc28:	4413      	add	r3, r2
 800cc2a:	881b      	ldrh	r3, [r3, #0]
 800cc2c:	b29b      	uxth	r3, r3
 800cc2e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cc32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cc36:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 800cc3a:	687a      	ldr	r2, [r7, #4]
 800cc3c:	683b      	ldr	r3, [r7, #0]
 800cc3e:	781b      	ldrb	r3, [r3, #0]
 800cc40:	009b      	lsls	r3, r3, #2
 800cc42:	441a      	add	r2, r3
 800cc44:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800cc48:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cc4c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cc50:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800cc54:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cc58:	b29b      	uxth	r3, r3
 800cc5a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800cc5c:	687a      	ldr	r2, [r7, #4]
 800cc5e:	683b      	ldr	r3, [r7, #0]
 800cc60:	781b      	ldrb	r3, [r3, #0]
 800cc62:	009b      	lsls	r3, r3, #2
 800cc64:	4413      	add	r3, r2
 800cc66:	881b      	ldrh	r3, [r3, #0]
 800cc68:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 800cc6c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800cc70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cc74:	2b00      	cmp	r3, #0
 800cc76:	d01d      	beq.n	800ccb4 <USB_ActivateEndpoint+0x6ac>
 800cc78:	687a      	ldr	r2, [r7, #4]
 800cc7a:	683b      	ldr	r3, [r7, #0]
 800cc7c:	781b      	ldrb	r3, [r3, #0]
 800cc7e:	009b      	lsls	r3, r3, #2
 800cc80:	4413      	add	r3, r2
 800cc82:	881b      	ldrh	r3, [r3, #0]
 800cc84:	b29b      	uxth	r3, r3
 800cc86:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cc8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cc8e:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 800cc92:	687a      	ldr	r2, [r7, #4]
 800cc94:	683b      	ldr	r3, [r7, #0]
 800cc96:	781b      	ldrb	r3, [r3, #0]
 800cc98:	009b      	lsls	r3, r3, #2
 800cc9a:	441a      	add	r2, r3
 800cc9c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 800cca0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cca4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cca8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ccac:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ccb0:	b29b      	uxth	r3, r3
 800ccb2:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800ccb4:	683b      	ldr	r3, [r7, #0]
 800ccb6:	78db      	ldrb	r3, [r3, #3]
 800ccb8:	2b01      	cmp	r3, #1
 800ccba:	d024      	beq.n	800cd06 <USB_ActivateEndpoint+0x6fe>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800ccbc:	687a      	ldr	r2, [r7, #4]
 800ccbe:	683b      	ldr	r3, [r7, #0]
 800ccc0:	781b      	ldrb	r3, [r3, #0]
 800ccc2:	009b      	lsls	r3, r3, #2
 800ccc4:	4413      	add	r3, r2
 800ccc6:	881b      	ldrh	r3, [r3, #0]
 800ccc8:	b29b      	uxth	r3, r3
 800ccca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ccce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ccd2:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 800ccd6:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800ccda:	f083 0320 	eor.w	r3, r3, #32
 800ccde:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 800cce2:	687a      	ldr	r2, [r7, #4]
 800cce4:	683b      	ldr	r3, [r7, #0]
 800cce6:	781b      	ldrb	r3, [r3, #0]
 800cce8:	009b      	lsls	r3, r3, #2
 800ccea:	441a      	add	r2, r3
 800ccec:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800ccf0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ccf4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ccf8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ccfc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cd00:	b29b      	uxth	r3, r3
 800cd02:	8013      	strh	r3, [r2, #0]
 800cd04:	e01d      	b.n	800cd42 <USB_ActivateEndpoint+0x73a>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800cd06:	687a      	ldr	r2, [r7, #4]
 800cd08:	683b      	ldr	r3, [r7, #0]
 800cd0a:	781b      	ldrb	r3, [r3, #0]
 800cd0c:	009b      	lsls	r3, r3, #2
 800cd0e:	4413      	add	r3, r2
 800cd10:	881b      	ldrh	r3, [r3, #0]
 800cd12:	b29b      	uxth	r3, r3
 800cd14:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cd18:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cd1c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800cd20:	687a      	ldr	r2, [r7, #4]
 800cd22:	683b      	ldr	r3, [r7, #0]
 800cd24:	781b      	ldrb	r3, [r3, #0]
 800cd26:	009b      	lsls	r3, r3, #2
 800cd28:	441a      	add	r2, r3
 800cd2a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800cd2e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cd32:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cd36:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cd3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cd3e:	b29b      	uxth	r3, r3
 800cd40:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800cd42:	687a      	ldr	r2, [r7, #4]
 800cd44:	683b      	ldr	r3, [r7, #0]
 800cd46:	781b      	ldrb	r3, [r3, #0]
 800cd48:	009b      	lsls	r3, r3, #2
 800cd4a:	4413      	add	r3, r2
 800cd4c:	881b      	ldrh	r3, [r3, #0]
 800cd4e:	b29b      	uxth	r3, r3
 800cd50:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800cd54:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cd58:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 800cd5c:	687a      	ldr	r2, [r7, #4]
 800cd5e:	683b      	ldr	r3, [r7, #0]
 800cd60:	781b      	ldrb	r3, [r3, #0]
 800cd62:	009b      	lsls	r3, r3, #2
 800cd64:	441a      	add	r2, r3
 800cd66:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800cd6a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cd6e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cd72:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cd76:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cd7a:	b29b      	uxth	r3, r3
 800cd7c:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800cd7e:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 800cd82:	4618      	mov	r0, r3
 800cd84:	3774      	adds	r7, #116	@ 0x74
 800cd86:	46bd      	mov	sp, r7
 800cd88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd8c:	4770      	bx	lr
 800cd8e:	bf00      	nop

0800cd90 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800cd90:	b480      	push	{r7}
 800cd92:	b08d      	sub	sp, #52	@ 0x34
 800cd94:	af00      	add	r7, sp, #0
 800cd96:	6078      	str	r0, [r7, #4]
 800cd98:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800cd9a:	683b      	ldr	r3, [r7, #0]
 800cd9c:	7b1b      	ldrb	r3, [r3, #12]
 800cd9e:	2b00      	cmp	r3, #0
 800cda0:	f040 808e 	bne.w	800cec0 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800cda4:	683b      	ldr	r3, [r7, #0]
 800cda6:	785b      	ldrb	r3, [r3, #1]
 800cda8:	2b00      	cmp	r3, #0
 800cdaa:	d044      	beq.n	800ce36 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800cdac:	687a      	ldr	r2, [r7, #4]
 800cdae:	683b      	ldr	r3, [r7, #0]
 800cdb0:	781b      	ldrb	r3, [r3, #0]
 800cdb2:	009b      	lsls	r3, r3, #2
 800cdb4:	4413      	add	r3, r2
 800cdb6:	881b      	ldrh	r3, [r3, #0]
 800cdb8:	81bb      	strh	r3, [r7, #12]
 800cdba:	89bb      	ldrh	r3, [r7, #12]
 800cdbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cdc0:	2b00      	cmp	r3, #0
 800cdc2:	d01b      	beq.n	800cdfc <USB_DeactivateEndpoint+0x6c>
 800cdc4:	687a      	ldr	r2, [r7, #4]
 800cdc6:	683b      	ldr	r3, [r7, #0]
 800cdc8:	781b      	ldrb	r3, [r3, #0]
 800cdca:	009b      	lsls	r3, r3, #2
 800cdcc:	4413      	add	r3, r2
 800cdce:	881b      	ldrh	r3, [r3, #0]
 800cdd0:	b29b      	uxth	r3, r3
 800cdd2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cdd6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cdda:	817b      	strh	r3, [r7, #10]
 800cddc:	687a      	ldr	r2, [r7, #4]
 800cdde:	683b      	ldr	r3, [r7, #0]
 800cde0:	781b      	ldrb	r3, [r3, #0]
 800cde2:	009b      	lsls	r3, r3, #2
 800cde4:	441a      	add	r2, r3
 800cde6:	897b      	ldrh	r3, [r7, #10]
 800cde8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cdec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cdf0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cdf4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800cdf8:	b29b      	uxth	r3, r3
 800cdfa:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800cdfc:	687a      	ldr	r2, [r7, #4]
 800cdfe:	683b      	ldr	r3, [r7, #0]
 800ce00:	781b      	ldrb	r3, [r3, #0]
 800ce02:	009b      	lsls	r3, r3, #2
 800ce04:	4413      	add	r3, r2
 800ce06:	881b      	ldrh	r3, [r3, #0]
 800ce08:	b29b      	uxth	r3, r3
 800ce0a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ce0e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ce12:	813b      	strh	r3, [r7, #8]
 800ce14:	687a      	ldr	r2, [r7, #4]
 800ce16:	683b      	ldr	r3, [r7, #0]
 800ce18:	781b      	ldrb	r3, [r3, #0]
 800ce1a:	009b      	lsls	r3, r3, #2
 800ce1c:	441a      	add	r2, r3
 800ce1e:	893b      	ldrh	r3, [r7, #8]
 800ce20:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ce24:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ce28:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ce2c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ce30:	b29b      	uxth	r3, r3
 800ce32:	8013      	strh	r3, [r2, #0]
 800ce34:	e192      	b.n	800d15c <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ce36:	687a      	ldr	r2, [r7, #4]
 800ce38:	683b      	ldr	r3, [r7, #0]
 800ce3a:	781b      	ldrb	r3, [r3, #0]
 800ce3c:	009b      	lsls	r3, r3, #2
 800ce3e:	4413      	add	r3, r2
 800ce40:	881b      	ldrh	r3, [r3, #0]
 800ce42:	827b      	strh	r3, [r7, #18]
 800ce44:	8a7b      	ldrh	r3, [r7, #18]
 800ce46:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ce4a:	2b00      	cmp	r3, #0
 800ce4c:	d01b      	beq.n	800ce86 <USB_DeactivateEndpoint+0xf6>
 800ce4e:	687a      	ldr	r2, [r7, #4]
 800ce50:	683b      	ldr	r3, [r7, #0]
 800ce52:	781b      	ldrb	r3, [r3, #0]
 800ce54:	009b      	lsls	r3, r3, #2
 800ce56:	4413      	add	r3, r2
 800ce58:	881b      	ldrh	r3, [r3, #0]
 800ce5a:	b29b      	uxth	r3, r3
 800ce5c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ce60:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ce64:	823b      	strh	r3, [r7, #16]
 800ce66:	687a      	ldr	r2, [r7, #4]
 800ce68:	683b      	ldr	r3, [r7, #0]
 800ce6a:	781b      	ldrb	r3, [r3, #0]
 800ce6c:	009b      	lsls	r3, r3, #2
 800ce6e:	441a      	add	r2, r3
 800ce70:	8a3b      	ldrh	r3, [r7, #16]
 800ce72:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ce76:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ce7a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ce7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ce82:	b29b      	uxth	r3, r3
 800ce84:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800ce86:	687a      	ldr	r2, [r7, #4]
 800ce88:	683b      	ldr	r3, [r7, #0]
 800ce8a:	781b      	ldrb	r3, [r3, #0]
 800ce8c:	009b      	lsls	r3, r3, #2
 800ce8e:	4413      	add	r3, r2
 800ce90:	881b      	ldrh	r3, [r3, #0]
 800ce92:	b29b      	uxth	r3, r3
 800ce94:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ce98:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ce9c:	81fb      	strh	r3, [r7, #14]
 800ce9e:	687a      	ldr	r2, [r7, #4]
 800cea0:	683b      	ldr	r3, [r7, #0]
 800cea2:	781b      	ldrb	r3, [r3, #0]
 800cea4:	009b      	lsls	r3, r3, #2
 800cea6:	441a      	add	r2, r3
 800cea8:	89fb      	ldrh	r3, [r7, #14]
 800ceaa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ceae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ceb2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ceb6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ceba:	b29b      	uxth	r3, r3
 800cebc:	8013      	strh	r3, [r2, #0]
 800cebe:	e14d      	b.n	800d15c <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800cec0:	683b      	ldr	r3, [r7, #0]
 800cec2:	785b      	ldrb	r3, [r3, #1]
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	f040 80a5 	bne.w	800d014 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ceca:	687a      	ldr	r2, [r7, #4]
 800cecc:	683b      	ldr	r3, [r7, #0]
 800cece:	781b      	ldrb	r3, [r3, #0]
 800ced0:	009b      	lsls	r3, r3, #2
 800ced2:	4413      	add	r3, r2
 800ced4:	881b      	ldrh	r3, [r3, #0]
 800ced6:	843b      	strh	r3, [r7, #32]
 800ced8:	8c3b      	ldrh	r3, [r7, #32]
 800ceda:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cede:	2b00      	cmp	r3, #0
 800cee0:	d01b      	beq.n	800cf1a <USB_DeactivateEndpoint+0x18a>
 800cee2:	687a      	ldr	r2, [r7, #4]
 800cee4:	683b      	ldr	r3, [r7, #0]
 800cee6:	781b      	ldrb	r3, [r3, #0]
 800cee8:	009b      	lsls	r3, r3, #2
 800ceea:	4413      	add	r3, r2
 800ceec:	881b      	ldrh	r3, [r3, #0]
 800ceee:	b29b      	uxth	r3, r3
 800cef0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cef4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cef8:	83fb      	strh	r3, [r7, #30]
 800cefa:	687a      	ldr	r2, [r7, #4]
 800cefc:	683b      	ldr	r3, [r7, #0]
 800cefe:	781b      	ldrb	r3, [r3, #0]
 800cf00:	009b      	lsls	r3, r3, #2
 800cf02:	441a      	add	r2, r3
 800cf04:	8bfb      	ldrh	r3, [r7, #30]
 800cf06:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cf0a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cf0e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800cf12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cf16:	b29b      	uxth	r3, r3
 800cf18:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800cf1a:	687a      	ldr	r2, [r7, #4]
 800cf1c:	683b      	ldr	r3, [r7, #0]
 800cf1e:	781b      	ldrb	r3, [r3, #0]
 800cf20:	009b      	lsls	r3, r3, #2
 800cf22:	4413      	add	r3, r2
 800cf24:	881b      	ldrh	r3, [r3, #0]
 800cf26:	83bb      	strh	r3, [r7, #28]
 800cf28:	8bbb      	ldrh	r3, [r7, #28]
 800cf2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cf2e:	2b00      	cmp	r3, #0
 800cf30:	d01b      	beq.n	800cf6a <USB_DeactivateEndpoint+0x1da>
 800cf32:	687a      	ldr	r2, [r7, #4]
 800cf34:	683b      	ldr	r3, [r7, #0]
 800cf36:	781b      	ldrb	r3, [r3, #0]
 800cf38:	009b      	lsls	r3, r3, #2
 800cf3a:	4413      	add	r3, r2
 800cf3c:	881b      	ldrh	r3, [r3, #0]
 800cf3e:	b29b      	uxth	r3, r3
 800cf40:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cf44:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cf48:	837b      	strh	r3, [r7, #26]
 800cf4a:	687a      	ldr	r2, [r7, #4]
 800cf4c:	683b      	ldr	r3, [r7, #0]
 800cf4e:	781b      	ldrb	r3, [r3, #0]
 800cf50:	009b      	lsls	r3, r3, #2
 800cf52:	441a      	add	r2, r3
 800cf54:	8b7b      	ldrh	r3, [r7, #26]
 800cf56:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cf5a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cf5e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cf62:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800cf66:	b29b      	uxth	r3, r3
 800cf68:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800cf6a:	687a      	ldr	r2, [r7, #4]
 800cf6c:	683b      	ldr	r3, [r7, #0]
 800cf6e:	781b      	ldrb	r3, [r3, #0]
 800cf70:	009b      	lsls	r3, r3, #2
 800cf72:	4413      	add	r3, r2
 800cf74:	881b      	ldrh	r3, [r3, #0]
 800cf76:	b29b      	uxth	r3, r3
 800cf78:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cf7c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cf80:	833b      	strh	r3, [r7, #24]
 800cf82:	687a      	ldr	r2, [r7, #4]
 800cf84:	683b      	ldr	r3, [r7, #0]
 800cf86:	781b      	ldrb	r3, [r3, #0]
 800cf88:	009b      	lsls	r3, r3, #2
 800cf8a:	441a      	add	r2, r3
 800cf8c:	8b3b      	ldrh	r3, [r7, #24]
 800cf8e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cf92:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cf96:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cf9a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800cf9e:	b29b      	uxth	r3, r3
 800cfa0:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800cfa2:	687a      	ldr	r2, [r7, #4]
 800cfa4:	683b      	ldr	r3, [r7, #0]
 800cfa6:	781b      	ldrb	r3, [r3, #0]
 800cfa8:	009b      	lsls	r3, r3, #2
 800cfaa:	4413      	add	r3, r2
 800cfac:	881b      	ldrh	r3, [r3, #0]
 800cfae:	b29b      	uxth	r3, r3
 800cfb0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800cfb4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cfb8:	82fb      	strh	r3, [r7, #22]
 800cfba:	687a      	ldr	r2, [r7, #4]
 800cfbc:	683b      	ldr	r3, [r7, #0]
 800cfbe:	781b      	ldrb	r3, [r3, #0]
 800cfc0:	009b      	lsls	r3, r3, #2
 800cfc2:	441a      	add	r2, r3
 800cfc4:	8afb      	ldrh	r3, [r7, #22]
 800cfc6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cfca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cfce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cfd2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cfd6:	b29b      	uxth	r3, r3
 800cfd8:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800cfda:	687a      	ldr	r2, [r7, #4]
 800cfdc:	683b      	ldr	r3, [r7, #0]
 800cfde:	781b      	ldrb	r3, [r3, #0]
 800cfe0:	009b      	lsls	r3, r3, #2
 800cfe2:	4413      	add	r3, r2
 800cfe4:	881b      	ldrh	r3, [r3, #0]
 800cfe6:	b29b      	uxth	r3, r3
 800cfe8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cfec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cff0:	82bb      	strh	r3, [r7, #20]
 800cff2:	687a      	ldr	r2, [r7, #4]
 800cff4:	683b      	ldr	r3, [r7, #0]
 800cff6:	781b      	ldrb	r3, [r3, #0]
 800cff8:	009b      	lsls	r3, r3, #2
 800cffa:	441a      	add	r2, r3
 800cffc:	8abb      	ldrh	r3, [r7, #20]
 800cffe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d002:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d006:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d00a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d00e:	b29b      	uxth	r3, r3
 800d010:	8013      	strh	r3, [r2, #0]
 800d012:	e0a3      	b.n	800d15c <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d014:	687a      	ldr	r2, [r7, #4]
 800d016:	683b      	ldr	r3, [r7, #0]
 800d018:	781b      	ldrb	r3, [r3, #0]
 800d01a:	009b      	lsls	r3, r3, #2
 800d01c:	4413      	add	r3, r2
 800d01e:	881b      	ldrh	r3, [r3, #0]
 800d020:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800d022:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d024:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d028:	2b00      	cmp	r3, #0
 800d02a:	d01b      	beq.n	800d064 <USB_DeactivateEndpoint+0x2d4>
 800d02c:	687a      	ldr	r2, [r7, #4]
 800d02e:	683b      	ldr	r3, [r7, #0]
 800d030:	781b      	ldrb	r3, [r3, #0]
 800d032:	009b      	lsls	r3, r3, #2
 800d034:	4413      	add	r3, r2
 800d036:	881b      	ldrh	r3, [r3, #0]
 800d038:	b29b      	uxth	r3, r3
 800d03a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d03e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d042:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800d044:	687a      	ldr	r2, [r7, #4]
 800d046:	683b      	ldr	r3, [r7, #0]
 800d048:	781b      	ldrb	r3, [r3, #0]
 800d04a:	009b      	lsls	r3, r3, #2
 800d04c:	441a      	add	r2, r3
 800d04e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800d050:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d054:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d058:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d05c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d060:	b29b      	uxth	r3, r3
 800d062:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d064:	687a      	ldr	r2, [r7, #4]
 800d066:	683b      	ldr	r3, [r7, #0]
 800d068:	781b      	ldrb	r3, [r3, #0]
 800d06a:	009b      	lsls	r3, r3, #2
 800d06c:	4413      	add	r3, r2
 800d06e:	881b      	ldrh	r3, [r3, #0]
 800d070:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800d072:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800d074:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d078:	2b00      	cmp	r3, #0
 800d07a:	d01b      	beq.n	800d0b4 <USB_DeactivateEndpoint+0x324>
 800d07c:	687a      	ldr	r2, [r7, #4]
 800d07e:	683b      	ldr	r3, [r7, #0]
 800d080:	781b      	ldrb	r3, [r3, #0]
 800d082:	009b      	lsls	r3, r3, #2
 800d084:	4413      	add	r3, r2
 800d086:	881b      	ldrh	r3, [r3, #0]
 800d088:	b29b      	uxth	r3, r3
 800d08a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d08e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d092:	853b      	strh	r3, [r7, #40]	@ 0x28
 800d094:	687a      	ldr	r2, [r7, #4]
 800d096:	683b      	ldr	r3, [r7, #0]
 800d098:	781b      	ldrb	r3, [r3, #0]
 800d09a:	009b      	lsls	r3, r3, #2
 800d09c:	441a      	add	r2, r3
 800d09e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d0a0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d0a4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d0a8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d0ac:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d0b0:	b29b      	uxth	r3, r3
 800d0b2:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800d0b4:	687a      	ldr	r2, [r7, #4]
 800d0b6:	683b      	ldr	r3, [r7, #0]
 800d0b8:	781b      	ldrb	r3, [r3, #0]
 800d0ba:	009b      	lsls	r3, r3, #2
 800d0bc:	4413      	add	r3, r2
 800d0be:	881b      	ldrh	r3, [r3, #0]
 800d0c0:	b29b      	uxth	r3, r3
 800d0c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d0c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d0ca:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800d0cc:	687a      	ldr	r2, [r7, #4]
 800d0ce:	683b      	ldr	r3, [r7, #0]
 800d0d0:	781b      	ldrb	r3, [r3, #0]
 800d0d2:	009b      	lsls	r3, r3, #2
 800d0d4:	441a      	add	r2, r3
 800d0d6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800d0d8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d0dc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d0e0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d0e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d0e8:	b29b      	uxth	r3, r3
 800d0ea:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800d0ec:	687a      	ldr	r2, [r7, #4]
 800d0ee:	683b      	ldr	r3, [r7, #0]
 800d0f0:	781b      	ldrb	r3, [r3, #0]
 800d0f2:	009b      	lsls	r3, r3, #2
 800d0f4:	4413      	add	r3, r2
 800d0f6:	881b      	ldrh	r3, [r3, #0]
 800d0f8:	b29b      	uxth	r3, r3
 800d0fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d0fe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d102:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800d104:	687a      	ldr	r2, [r7, #4]
 800d106:	683b      	ldr	r3, [r7, #0]
 800d108:	781b      	ldrb	r3, [r3, #0]
 800d10a:	009b      	lsls	r3, r3, #2
 800d10c:	441a      	add	r2, r3
 800d10e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d110:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d114:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d118:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d11c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d120:	b29b      	uxth	r3, r3
 800d122:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800d124:	687a      	ldr	r2, [r7, #4]
 800d126:	683b      	ldr	r3, [r7, #0]
 800d128:	781b      	ldrb	r3, [r3, #0]
 800d12a:	009b      	lsls	r3, r3, #2
 800d12c:	4413      	add	r3, r2
 800d12e:	881b      	ldrh	r3, [r3, #0]
 800d130:	b29b      	uxth	r3, r3
 800d132:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d136:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d13a:	847b      	strh	r3, [r7, #34]	@ 0x22
 800d13c:	687a      	ldr	r2, [r7, #4]
 800d13e:	683b      	ldr	r3, [r7, #0]
 800d140:	781b      	ldrb	r3, [r3, #0]
 800d142:	009b      	lsls	r3, r3, #2
 800d144:	441a      	add	r2, r3
 800d146:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d148:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d14c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d150:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d154:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d158:	b29b      	uxth	r3, r3
 800d15a:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800d15c:	2300      	movs	r3, #0
}
 800d15e:	4618      	mov	r0, r3
 800d160:	3734      	adds	r7, #52	@ 0x34
 800d162:	46bd      	mov	sp, r7
 800d164:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d168:	4770      	bx	lr

0800d16a <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800d16a:	b580      	push	{r7, lr}
 800d16c:	b0c2      	sub	sp, #264	@ 0x108
 800d16e:	af00      	add	r7, sp, #0
 800d170:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d174:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d178:	6018      	str	r0, [r3, #0]
 800d17a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d17e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d182:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800d184:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d188:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d18c:	681b      	ldr	r3, [r3, #0]
 800d18e:	785b      	ldrb	r3, [r3, #1]
 800d190:	2b01      	cmp	r3, #1
 800d192:	f040 86b7 	bne.w	800df04 <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800d196:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d19a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d19e:	681b      	ldr	r3, [r3, #0]
 800d1a0:	699a      	ldr	r2, [r3, #24]
 800d1a2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d1a6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d1aa:	681b      	ldr	r3, [r3, #0]
 800d1ac:	691b      	ldr	r3, [r3, #16]
 800d1ae:	429a      	cmp	r2, r3
 800d1b0:	d908      	bls.n	800d1c4 <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 800d1b2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d1b6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d1ba:	681b      	ldr	r3, [r3, #0]
 800d1bc:	691b      	ldr	r3, [r3, #16]
 800d1be:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800d1c2:	e007      	b.n	800d1d4 <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 800d1c4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d1c8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d1cc:	681b      	ldr	r3, [r3, #0]
 800d1ce:	699b      	ldr	r3, [r3, #24]
 800d1d0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800d1d4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d1d8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d1dc:	681b      	ldr	r3, [r3, #0]
 800d1de:	7b1b      	ldrb	r3, [r3, #12]
 800d1e0:	2b00      	cmp	r3, #0
 800d1e2:	d13a      	bne.n	800d25a <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800d1e4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d1e8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d1ec:	681b      	ldr	r3, [r3, #0]
 800d1ee:	6959      	ldr	r1, [r3, #20]
 800d1f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d1f4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d1f8:	681b      	ldr	r3, [r3, #0]
 800d1fa:	88da      	ldrh	r2, [r3, #6]
 800d1fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d200:	b29b      	uxth	r3, r3
 800d202:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800d206:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800d20a:	6800      	ldr	r0, [r0, #0]
 800d20c:	f001 fc99 	bl	800eb42 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800d210:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d214:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d218:	681b      	ldr	r3, [r3, #0]
 800d21a:	613b      	str	r3, [r7, #16]
 800d21c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d220:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d224:	681b      	ldr	r3, [r3, #0]
 800d226:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d22a:	b29b      	uxth	r3, r3
 800d22c:	461a      	mov	r2, r3
 800d22e:	693b      	ldr	r3, [r7, #16]
 800d230:	4413      	add	r3, r2
 800d232:	613b      	str	r3, [r7, #16]
 800d234:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d238:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d23c:	681b      	ldr	r3, [r3, #0]
 800d23e:	781b      	ldrb	r3, [r3, #0]
 800d240:	00da      	lsls	r2, r3, #3
 800d242:	693b      	ldr	r3, [r7, #16]
 800d244:	4413      	add	r3, r2
 800d246:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d24a:	60fb      	str	r3, [r7, #12]
 800d24c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d250:	b29a      	uxth	r2, r3
 800d252:	68fb      	ldr	r3, [r7, #12]
 800d254:	801a      	strh	r2, [r3, #0]
 800d256:	f000 be1f 	b.w	800de98 <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800d25a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d25e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d262:	681b      	ldr	r3, [r3, #0]
 800d264:	78db      	ldrb	r3, [r3, #3]
 800d266:	2b02      	cmp	r3, #2
 800d268:	f040 8462 	bne.w	800db30 <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800d26c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d270:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d274:	681b      	ldr	r3, [r3, #0]
 800d276:	6a1a      	ldr	r2, [r3, #32]
 800d278:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d27c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d280:	681b      	ldr	r3, [r3, #0]
 800d282:	691b      	ldr	r3, [r3, #16]
 800d284:	429a      	cmp	r2, r3
 800d286:	f240 83df 	bls.w	800da48 <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800d28a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d28e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d292:	681a      	ldr	r2, [r3, #0]
 800d294:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d298:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d29c:	681b      	ldr	r3, [r3, #0]
 800d29e:	781b      	ldrb	r3, [r3, #0]
 800d2a0:	009b      	lsls	r3, r3, #2
 800d2a2:	4413      	add	r3, r2
 800d2a4:	881b      	ldrh	r3, [r3, #0]
 800d2a6:	b29b      	uxth	r3, r3
 800d2a8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d2ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d2b0:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800d2b4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d2b8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d2bc:	681a      	ldr	r2, [r3, #0]
 800d2be:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d2c2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d2c6:	681b      	ldr	r3, [r3, #0]
 800d2c8:	781b      	ldrb	r3, [r3, #0]
 800d2ca:	009b      	lsls	r3, r3, #2
 800d2cc:	441a      	add	r2, r3
 800d2ce:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800d2d2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d2d6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d2da:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800d2de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d2e2:	b29b      	uxth	r3, r3
 800d2e4:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800d2e6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d2ea:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d2ee:	681b      	ldr	r3, [r3, #0]
 800d2f0:	6a1a      	ldr	r2, [r3, #32]
 800d2f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d2f6:	1ad2      	subs	r2, r2, r3
 800d2f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d2fc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d300:	681b      	ldr	r3, [r3, #0]
 800d302:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800d304:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d308:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d30c:	681a      	ldr	r2, [r3, #0]
 800d30e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d312:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d316:	681b      	ldr	r3, [r3, #0]
 800d318:	781b      	ldrb	r3, [r3, #0]
 800d31a:	009b      	lsls	r3, r3, #2
 800d31c:	4413      	add	r3, r2
 800d31e:	881b      	ldrh	r3, [r3, #0]
 800d320:	b29b      	uxth	r3, r3
 800d322:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d326:	2b00      	cmp	r3, #0
 800d328:	f000 81c7 	beq.w	800d6ba <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800d32c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d330:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d334:	681b      	ldr	r3, [r3, #0]
 800d336:	633b      	str	r3, [r7, #48]	@ 0x30
 800d338:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d33c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d340:	681b      	ldr	r3, [r3, #0]
 800d342:	785b      	ldrb	r3, [r3, #1]
 800d344:	2b00      	cmp	r3, #0
 800d346:	d177      	bne.n	800d438 <USB_EPStartXfer+0x2ce>
 800d348:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d34c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d350:	681b      	ldr	r3, [r3, #0]
 800d352:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d354:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d358:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d35c:	681b      	ldr	r3, [r3, #0]
 800d35e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d362:	b29b      	uxth	r3, r3
 800d364:	461a      	mov	r2, r3
 800d366:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d368:	4413      	add	r3, r2
 800d36a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d36c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d370:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d374:	681b      	ldr	r3, [r3, #0]
 800d376:	781b      	ldrb	r3, [r3, #0]
 800d378:	00da      	lsls	r2, r3, #3
 800d37a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d37c:	4413      	add	r3, r2
 800d37e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d382:	627b      	str	r3, [r7, #36]	@ 0x24
 800d384:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d386:	881b      	ldrh	r3, [r3, #0]
 800d388:	b29b      	uxth	r3, r3
 800d38a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d38e:	b29a      	uxth	r2, r3
 800d390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d392:	801a      	strh	r2, [r3, #0]
 800d394:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d398:	2b00      	cmp	r3, #0
 800d39a:	d10a      	bne.n	800d3b2 <USB_EPStartXfer+0x248>
 800d39c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d39e:	881b      	ldrh	r3, [r3, #0]
 800d3a0:	b29b      	uxth	r3, r3
 800d3a2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d3a6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d3aa:	b29a      	uxth	r2, r3
 800d3ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3ae:	801a      	strh	r2, [r3, #0]
 800d3b0:	e067      	b.n	800d482 <USB_EPStartXfer+0x318>
 800d3b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d3b6:	2b3e      	cmp	r3, #62	@ 0x3e
 800d3b8:	d81c      	bhi.n	800d3f4 <USB_EPStartXfer+0x28a>
 800d3ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d3be:	085b      	lsrs	r3, r3, #1
 800d3c0:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800d3c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d3c8:	f003 0301 	and.w	r3, r3, #1
 800d3cc:	2b00      	cmp	r3, #0
 800d3ce:	d004      	beq.n	800d3da <USB_EPStartXfer+0x270>
 800d3d0:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800d3d4:	3301      	adds	r3, #1
 800d3d6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800d3da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3dc:	881b      	ldrh	r3, [r3, #0]
 800d3de:	b29a      	uxth	r2, r3
 800d3e0:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800d3e4:	b29b      	uxth	r3, r3
 800d3e6:	029b      	lsls	r3, r3, #10
 800d3e8:	b29b      	uxth	r3, r3
 800d3ea:	4313      	orrs	r3, r2
 800d3ec:	b29a      	uxth	r2, r3
 800d3ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3f0:	801a      	strh	r2, [r3, #0]
 800d3f2:	e046      	b.n	800d482 <USB_EPStartXfer+0x318>
 800d3f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d3f8:	095b      	lsrs	r3, r3, #5
 800d3fa:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800d3fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d402:	f003 031f 	and.w	r3, r3, #31
 800d406:	2b00      	cmp	r3, #0
 800d408:	d104      	bne.n	800d414 <USB_EPStartXfer+0x2aa>
 800d40a:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800d40e:	3b01      	subs	r3, #1
 800d410:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800d414:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d416:	881b      	ldrh	r3, [r3, #0]
 800d418:	b29a      	uxth	r2, r3
 800d41a:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800d41e:	b29b      	uxth	r3, r3
 800d420:	029b      	lsls	r3, r3, #10
 800d422:	b29b      	uxth	r3, r3
 800d424:	4313      	orrs	r3, r2
 800d426:	b29b      	uxth	r3, r3
 800d428:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d42c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d430:	b29a      	uxth	r2, r3
 800d432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d434:	801a      	strh	r2, [r3, #0]
 800d436:	e024      	b.n	800d482 <USB_EPStartXfer+0x318>
 800d438:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d43c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d440:	681b      	ldr	r3, [r3, #0]
 800d442:	785b      	ldrb	r3, [r3, #1]
 800d444:	2b01      	cmp	r3, #1
 800d446:	d11c      	bne.n	800d482 <USB_EPStartXfer+0x318>
 800d448:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d44c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d450:	681b      	ldr	r3, [r3, #0]
 800d452:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d456:	b29b      	uxth	r3, r3
 800d458:	461a      	mov	r2, r3
 800d45a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d45c:	4413      	add	r3, r2
 800d45e:	633b      	str	r3, [r7, #48]	@ 0x30
 800d460:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d464:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d468:	681b      	ldr	r3, [r3, #0]
 800d46a:	781b      	ldrb	r3, [r3, #0]
 800d46c:	00da      	lsls	r2, r3, #3
 800d46e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d470:	4413      	add	r3, r2
 800d472:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d476:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d478:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d47c:	b29a      	uxth	r2, r3
 800d47e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d480:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800d482:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d486:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d48a:	681b      	ldr	r3, [r3, #0]
 800d48c:	895b      	ldrh	r3, [r3, #10]
 800d48e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d492:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d496:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d49a:	681b      	ldr	r3, [r3, #0]
 800d49c:	6959      	ldr	r1, [r3, #20]
 800d49e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d4a2:	b29b      	uxth	r3, r3
 800d4a4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d4a8:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800d4ac:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800d4b0:	6800      	ldr	r0, [r0, #0]
 800d4b2:	f001 fb46 	bl	800eb42 <USB_WritePMA>
            ep->xfer_buff += len;
 800d4b6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d4ba:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d4be:	681b      	ldr	r3, [r3, #0]
 800d4c0:	695a      	ldr	r2, [r3, #20]
 800d4c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d4c6:	441a      	add	r2, r3
 800d4c8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d4cc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d4d0:	681b      	ldr	r3, [r3, #0]
 800d4d2:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800d4d4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d4d8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d4dc:	681b      	ldr	r3, [r3, #0]
 800d4de:	6a1a      	ldr	r2, [r3, #32]
 800d4e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d4e4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d4e8:	681b      	ldr	r3, [r3, #0]
 800d4ea:	691b      	ldr	r3, [r3, #16]
 800d4ec:	429a      	cmp	r2, r3
 800d4ee:	d90f      	bls.n	800d510 <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 800d4f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d4f4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d4f8:	681b      	ldr	r3, [r3, #0]
 800d4fa:	6a1a      	ldr	r2, [r3, #32]
 800d4fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d500:	1ad2      	subs	r2, r2, r3
 800d502:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d506:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d50a:	681b      	ldr	r3, [r3, #0]
 800d50c:	621a      	str	r2, [r3, #32]
 800d50e:	e00e      	b.n	800d52e <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 800d510:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d514:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d518:	681b      	ldr	r3, [r3, #0]
 800d51a:	6a1b      	ldr	r3, [r3, #32]
 800d51c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 800d520:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d524:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d528:	681b      	ldr	r3, [r3, #0]
 800d52a:	2200      	movs	r2, #0
 800d52c:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800d52e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d532:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d536:	681b      	ldr	r3, [r3, #0]
 800d538:	785b      	ldrb	r3, [r3, #1]
 800d53a:	2b00      	cmp	r3, #0
 800d53c:	d177      	bne.n	800d62e <USB_EPStartXfer+0x4c4>
 800d53e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d542:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d546:	681b      	ldr	r3, [r3, #0]
 800d548:	61bb      	str	r3, [r7, #24]
 800d54a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d54e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d552:	681b      	ldr	r3, [r3, #0]
 800d554:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d558:	b29b      	uxth	r3, r3
 800d55a:	461a      	mov	r2, r3
 800d55c:	69bb      	ldr	r3, [r7, #24]
 800d55e:	4413      	add	r3, r2
 800d560:	61bb      	str	r3, [r7, #24]
 800d562:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d566:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d56a:	681b      	ldr	r3, [r3, #0]
 800d56c:	781b      	ldrb	r3, [r3, #0]
 800d56e:	00da      	lsls	r2, r3, #3
 800d570:	69bb      	ldr	r3, [r7, #24]
 800d572:	4413      	add	r3, r2
 800d574:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d578:	617b      	str	r3, [r7, #20]
 800d57a:	697b      	ldr	r3, [r7, #20]
 800d57c:	881b      	ldrh	r3, [r3, #0]
 800d57e:	b29b      	uxth	r3, r3
 800d580:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d584:	b29a      	uxth	r2, r3
 800d586:	697b      	ldr	r3, [r7, #20]
 800d588:	801a      	strh	r2, [r3, #0]
 800d58a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d58e:	2b00      	cmp	r3, #0
 800d590:	d10a      	bne.n	800d5a8 <USB_EPStartXfer+0x43e>
 800d592:	697b      	ldr	r3, [r7, #20]
 800d594:	881b      	ldrh	r3, [r3, #0]
 800d596:	b29b      	uxth	r3, r3
 800d598:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d59c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d5a0:	b29a      	uxth	r2, r3
 800d5a2:	697b      	ldr	r3, [r7, #20]
 800d5a4:	801a      	strh	r2, [r3, #0]
 800d5a6:	e06d      	b.n	800d684 <USB_EPStartXfer+0x51a>
 800d5a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d5ac:	2b3e      	cmp	r3, #62	@ 0x3e
 800d5ae:	d81c      	bhi.n	800d5ea <USB_EPStartXfer+0x480>
 800d5b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d5b4:	085b      	lsrs	r3, r3, #1
 800d5b6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800d5ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d5be:	f003 0301 	and.w	r3, r3, #1
 800d5c2:	2b00      	cmp	r3, #0
 800d5c4:	d004      	beq.n	800d5d0 <USB_EPStartXfer+0x466>
 800d5c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d5ca:	3301      	adds	r3, #1
 800d5cc:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800d5d0:	697b      	ldr	r3, [r7, #20]
 800d5d2:	881b      	ldrh	r3, [r3, #0]
 800d5d4:	b29a      	uxth	r2, r3
 800d5d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d5da:	b29b      	uxth	r3, r3
 800d5dc:	029b      	lsls	r3, r3, #10
 800d5de:	b29b      	uxth	r3, r3
 800d5e0:	4313      	orrs	r3, r2
 800d5e2:	b29a      	uxth	r2, r3
 800d5e4:	697b      	ldr	r3, [r7, #20]
 800d5e6:	801a      	strh	r2, [r3, #0]
 800d5e8:	e04c      	b.n	800d684 <USB_EPStartXfer+0x51a>
 800d5ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d5ee:	095b      	lsrs	r3, r3, #5
 800d5f0:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800d5f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d5f8:	f003 031f 	and.w	r3, r3, #31
 800d5fc:	2b00      	cmp	r3, #0
 800d5fe:	d104      	bne.n	800d60a <USB_EPStartXfer+0x4a0>
 800d600:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d604:	3b01      	subs	r3, #1
 800d606:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800d60a:	697b      	ldr	r3, [r7, #20]
 800d60c:	881b      	ldrh	r3, [r3, #0]
 800d60e:	b29a      	uxth	r2, r3
 800d610:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d614:	b29b      	uxth	r3, r3
 800d616:	029b      	lsls	r3, r3, #10
 800d618:	b29b      	uxth	r3, r3
 800d61a:	4313      	orrs	r3, r2
 800d61c:	b29b      	uxth	r3, r3
 800d61e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d622:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d626:	b29a      	uxth	r2, r3
 800d628:	697b      	ldr	r3, [r7, #20]
 800d62a:	801a      	strh	r2, [r3, #0]
 800d62c:	e02a      	b.n	800d684 <USB_EPStartXfer+0x51a>
 800d62e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d632:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d636:	681b      	ldr	r3, [r3, #0]
 800d638:	785b      	ldrb	r3, [r3, #1]
 800d63a:	2b01      	cmp	r3, #1
 800d63c:	d122      	bne.n	800d684 <USB_EPStartXfer+0x51a>
 800d63e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d642:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d646:	681b      	ldr	r3, [r3, #0]
 800d648:	623b      	str	r3, [r7, #32]
 800d64a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d64e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d652:	681b      	ldr	r3, [r3, #0]
 800d654:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d658:	b29b      	uxth	r3, r3
 800d65a:	461a      	mov	r2, r3
 800d65c:	6a3b      	ldr	r3, [r7, #32]
 800d65e:	4413      	add	r3, r2
 800d660:	623b      	str	r3, [r7, #32]
 800d662:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d666:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d66a:	681b      	ldr	r3, [r3, #0]
 800d66c:	781b      	ldrb	r3, [r3, #0]
 800d66e:	00da      	lsls	r2, r3, #3
 800d670:	6a3b      	ldr	r3, [r7, #32]
 800d672:	4413      	add	r3, r2
 800d674:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d678:	61fb      	str	r3, [r7, #28]
 800d67a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d67e:	b29a      	uxth	r2, r3
 800d680:	69fb      	ldr	r3, [r7, #28]
 800d682:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800d684:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d688:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d68c:	681b      	ldr	r3, [r3, #0]
 800d68e:	891b      	ldrh	r3, [r3, #8]
 800d690:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d694:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d698:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d69c:	681b      	ldr	r3, [r3, #0]
 800d69e:	6959      	ldr	r1, [r3, #20]
 800d6a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d6a4:	b29b      	uxth	r3, r3
 800d6a6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d6aa:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800d6ae:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800d6b2:	6800      	ldr	r0, [r0, #0]
 800d6b4:	f001 fa45 	bl	800eb42 <USB_WritePMA>
 800d6b8:	e3ee      	b.n	800de98 <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800d6ba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d6be:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d6c2:	681b      	ldr	r3, [r3, #0]
 800d6c4:	785b      	ldrb	r3, [r3, #1]
 800d6c6:	2b00      	cmp	r3, #0
 800d6c8:	d177      	bne.n	800d7ba <USB_EPStartXfer+0x650>
 800d6ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d6ce:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d6d2:	681b      	ldr	r3, [r3, #0]
 800d6d4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d6d6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d6da:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d6de:	681b      	ldr	r3, [r3, #0]
 800d6e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d6e4:	b29b      	uxth	r3, r3
 800d6e6:	461a      	mov	r2, r3
 800d6e8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d6ea:	4413      	add	r3, r2
 800d6ec:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d6ee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d6f2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d6f6:	681b      	ldr	r3, [r3, #0]
 800d6f8:	781b      	ldrb	r3, [r3, #0]
 800d6fa:	00da      	lsls	r2, r3, #3
 800d6fc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d6fe:	4413      	add	r3, r2
 800d700:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d704:	647b      	str	r3, [r7, #68]	@ 0x44
 800d706:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d708:	881b      	ldrh	r3, [r3, #0]
 800d70a:	b29b      	uxth	r3, r3
 800d70c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d710:	b29a      	uxth	r2, r3
 800d712:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d714:	801a      	strh	r2, [r3, #0]
 800d716:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d71a:	2b00      	cmp	r3, #0
 800d71c:	d10a      	bne.n	800d734 <USB_EPStartXfer+0x5ca>
 800d71e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d720:	881b      	ldrh	r3, [r3, #0]
 800d722:	b29b      	uxth	r3, r3
 800d724:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d728:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d72c:	b29a      	uxth	r2, r3
 800d72e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d730:	801a      	strh	r2, [r3, #0]
 800d732:	e06d      	b.n	800d810 <USB_EPStartXfer+0x6a6>
 800d734:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d738:	2b3e      	cmp	r3, #62	@ 0x3e
 800d73a:	d81c      	bhi.n	800d776 <USB_EPStartXfer+0x60c>
 800d73c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d740:	085b      	lsrs	r3, r3, #1
 800d742:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800d746:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d74a:	f003 0301 	and.w	r3, r3, #1
 800d74e:	2b00      	cmp	r3, #0
 800d750:	d004      	beq.n	800d75c <USB_EPStartXfer+0x5f2>
 800d752:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800d756:	3301      	adds	r3, #1
 800d758:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800d75c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d75e:	881b      	ldrh	r3, [r3, #0]
 800d760:	b29a      	uxth	r2, r3
 800d762:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800d766:	b29b      	uxth	r3, r3
 800d768:	029b      	lsls	r3, r3, #10
 800d76a:	b29b      	uxth	r3, r3
 800d76c:	4313      	orrs	r3, r2
 800d76e:	b29a      	uxth	r2, r3
 800d770:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d772:	801a      	strh	r2, [r3, #0]
 800d774:	e04c      	b.n	800d810 <USB_EPStartXfer+0x6a6>
 800d776:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d77a:	095b      	lsrs	r3, r3, #5
 800d77c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800d780:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d784:	f003 031f 	and.w	r3, r3, #31
 800d788:	2b00      	cmp	r3, #0
 800d78a:	d104      	bne.n	800d796 <USB_EPStartXfer+0x62c>
 800d78c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800d790:	3b01      	subs	r3, #1
 800d792:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800d796:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d798:	881b      	ldrh	r3, [r3, #0]
 800d79a:	b29a      	uxth	r2, r3
 800d79c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800d7a0:	b29b      	uxth	r3, r3
 800d7a2:	029b      	lsls	r3, r3, #10
 800d7a4:	b29b      	uxth	r3, r3
 800d7a6:	4313      	orrs	r3, r2
 800d7a8:	b29b      	uxth	r3, r3
 800d7aa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d7ae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d7b2:	b29a      	uxth	r2, r3
 800d7b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d7b6:	801a      	strh	r2, [r3, #0]
 800d7b8:	e02a      	b.n	800d810 <USB_EPStartXfer+0x6a6>
 800d7ba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d7be:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d7c2:	681b      	ldr	r3, [r3, #0]
 800d7c4:	785b      	ldrb	r3, [r3, #1]
 800d7c6:	2b01      	cmp	r3, #1
 800d7c8:	d122      	bne.n	800d810 <USB_EPStartXfer+0x6a6>
 800d7ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d7ce:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d7d2:	681b      	ldr	r3, [r3, #0]
 800d7d4:	653b      	str	r3, [r7, #80]	@ 0x50
 800d7d6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d7da:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d7de:	681b      	ldr	r3, [r3, #0]
 800d7e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d7e4:	b29b      	uxth	r3, r3
 800d7e6:	461a      	mov	r2, r3
 800d7e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d7ea:	4413      	add	r3, r2
 800d7ec:	653b      	str	r3, [r7, #80]	@ 0x50
 800d7ee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d7f2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d7f6:	681b      	ldr	r3, [r3, #0]
 800d7f8:	781b      	ldrb	r3, [r3, #0]
 800d7fa:	00da      	lsls	r2, r3, #3
 800d7fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d7fe:	4413      	add	r3, r2
 800d800:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d804:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d806:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d80a:	b29a      	uxth	r2, r3
 800d80c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d80e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800d810:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d814:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d818:	681b      	ldr	r3, [r3, #0]
 800d81a:	891b      	ldrh	r3, [r3, #8]
 800d81c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d820:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d824:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d828:	681b      	ldr	r3, [r3, #0]
 800d82a:	6959      	ldr	r1, [r3, #20]
 800d82c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d830:	b29b      	uxth	r3, r3
 800d832:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d836:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800d83a:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800d83e:	6800      	ldr	r0, [r0, #0]
 800d840:	f001 f97f 	bl	800eb42 <USB_WritePMA>
            ep->xfer_buff += len;
 800d844:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d848:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d84c:	681b      	ldr	r3, [r3, #0]
 800d84e:	695a      	ldr	r2, [r3, #20]
 800d850:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d854:	441a      	add	r2, r3
 800d856:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d85a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d85e:	681b      	ldr	r3, [r3, #0]
 800d860:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800d862:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d866:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d86a:	681b      	ldr	r3, [r3, #0]
 800d86c:	6a1a      	ldr	r2, [r3, #32]
 800d86e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d872:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d876:	681b      	ldr	r3, [r3, #0]
 800d878:	691b      	ldr	r3, [r3, #16]
 800d87a:	429a      	cmp	r2, r3
 800d87c:	d90f      	bls.n	800d89e <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 800d87e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d882:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d886:	681b      	ldr	r3, [r3, #0]
 800d888:	6a1a      	ldr	r2, [r3, #32]
 800d88a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d88e:	1ad2      	subs	r2, r2, r3
 800d890:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d894:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d898:	681b      	ldr	r3, [r3, #0]
 800d89a:	621a      	str	r2, [r3, #32]
 800d89c:	e00e      	b.n	800d8bc <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 800d89e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d8a2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d8a6:	681b      	ldr	r3, [r3, #0]
 800d8a8:	6a1b      	ldr	r3, [r3, #32]
 800d8aa:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 800d8ae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d8b2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d8b6:	681b      	ldr	r3, [r3, #0]
 800d8b8:	2200      	movs	r2, #0
 800d8ba:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800d8bc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d8c0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d8c4:	681b      	ldr	r3, [r3, #0]
 800d8c6:	643b      	str	r3, [r7, #64]	@ 0x40
 800d8c8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d8cc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d8d0:	681b      	ldr	r3, [r3, #0]
 800d8d2:	785b      	ldrb	r3, [r3, #1]
 800d8d4:	2b00      	cmp	r3, #0
 800d8d6:	d177      	bne.n	800d9c8 <USB_EPStartXfer+0x85e>
 800d8d8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d8dc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d8e0:	681b      	ldr	r3, [r3, #0]
 800d8e2:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d8e4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d8e8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d8ec:	681b      	ldr	r3, [r3, #0]
 800d8ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d8f2:	b29b      	uxth	r3, r3
 800d8f4:	461a      	mov	r2, r3
 800d8f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8f8:	4413      	add	r3, r2
 800d8fa:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d8fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d900:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d904:	681b      	ldr	r3, [r3, #0]
 800d906:	781b      	ldrb	r3, [r3, #0]
 800d908:	00da      	lsls	r2, r3, #3
 800d90a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d90c:	4413      	add	r3, r2
 800d90e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d912:	637b      	str	r3, [r7, #52]	@ 0x34
 800d914:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d916:	881b      	ldrh	r3, [r3, #0]
 800d918:	b29b      	uxth	r3, r3
 800d91a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d91e:	b29a      	uxth	r2, r3
 800d920:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d922:	801a      	strh	r2, [r3, #0]
 800d924:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d928:	2b00      	cmp	r3, #0
 800d92a:	d10a      	bne.n	800d942 <USB_EPStartXfer+0x7d8>
 800d92c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d92e:	881b      	ldrh	r3, [r3, #0]
 800d930:	b29b      	uxth	r3, r3
 800d932:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d936:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d93a:	b29a      	uxth	r2, r3
 800d93c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d93e:	801a      	strh	r2, [r3, #0]
 800d940:	e067      	b.n	800da12 <USB_EPStartXfer+0x8a8>
 800d942:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d946:	2b3e      	cmp	r3, #62	@ 0x3e
 800d948:	d81c      	bhi.n	800d984 <USB_EPStartXfer+0x81a>
 800d94a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d94e:	085b      	lsrs	r3, r3, #1
 800d950:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800d954:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d958:	f003 0301 	and.w	r3, r3, #1
 800d95c:	2b00      	cmp	r3, #0
 800d95e:	d004      	beq.n	800d96a <USB_EPStartXfer+0x800>
 800d960:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d964:	3301      	adds	r3, #1
 800d966:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800d96a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d96c:	881b      	ldrh	r3, [r3, #0]
 800d96e:	b29a      	uxth	r2, r3
 800d970:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d974:	b29b      	uxth	r3, r3
 800d976:	029b      	lsls	r3, r3, #10
 800d978:	b29b      	uxth	r3, r3
 800d97a:	4313      	orrs	r3, r2
 800d97c:	b29a      	uxth	r2, r3
 800d97e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d980:	801a      	strh	r2, [r3, #0]
 800d982:	e046      	b.n	800da12 <USB_EPStartXfer+0x8a8>
 800d984:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d988:	095b      	lsrs	r3, r3, #5
 800d98a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800d98e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d992:	f003 031f 	and.w	r3, r3, #31
 800d996:	2b00      	cmp	r3, #0
 800d998:	d104      	bne.n	800d9a4 <USB_EPStartXfer+0x83a>
 800d99a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d99e:	3b01      	subs	r3, #1
 800d9a0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800d9a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d9a6:	881b      	ldrh	r3, [r3, #0]
 800d9a8:	b29a      	uxth	r2, r3
 800d9aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800d9ae:	b29b      	uxth	r3, r3
 800d9b0:	029b      	lsls	r3, r3, #10
 800d9b2:	b29b      	uxth	r3, r3
 800d9b4:	4313      	orrs	r3, r2
 800d9b6:	b29b      	uxth	r3, r3
 800d9b8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d9bc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d9c0:	b29a      	uxth	r2, r3
 800d9c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d9c4:	801a      	strh	r2, [r3, #0]
 800d9c6:	e024      	b.n	800da12 <USB_EPStartXfer+0x8a8>
 800d9c8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d9cc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d9d0:	681b      	ldr	r3, [r3, #0]
 800d9d2:	785b      	ldrb	r3, [r3, #1]
 800d9d4:	2b01      	cmp	r3, #1
 800d9d6:	d11c      	bne.n	800da12 <USB_EPStartXfer+0x8a8>
 800d9d8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d9dc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d9e0:	681b      	ldr	r3, [r3, #0]
 800d9e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d9e6:	b29b      	uxth	r3, r3
 800d9e8:	461a      	mov	r2, r3
 800d9ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d9ec:	4413      	add	r3, r2
 800d9ee:	643b      	str	r3, [r7, #64]	@ 0x40
 800d9f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d9f4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d9f8:	681b      	ldr	r3, [r3, #0]
 800d9fa:	781b      	ldrb	r3, [r3, #0]
 800d9fc:	00da      	lsls	r2, r3, #3
 800d9fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800da00:	4413      	add	r3, r2
 800da02:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800da06:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800da08:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800da0c:	b29a      	uxth	r2, r3
 800da0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800da10:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800da12:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800da16:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800da1a:	681b      	ldr	r3, [r3, #0]
 800da1c:	895b      	ldrh	r3, [r3, #10]
 800da1e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800da22:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800da26:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800da2a:	681b      	ldr	r3, [r3, #0]
 800da2c:	6959      	ldr	r1, [r3, #20]
 800da2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800da32:	b29b      	uxth	r3, r3
 800da34:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800da38:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800da3c:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800da40:	6800      	ldr	r0, [r0, #0]
 800da42:	f001 f87e 	bl	800eb42 <USB_WritePMA>
 800da46:	e227      	b.n	800de98 <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800da48:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800da4c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800da50:	681b      	ldr	r3, [r3, #0]
 800da52:	6a1b      	ldr	r3, [r3, #32]
 800da54:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800da58:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800da5c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800da60:	681a      	ldr	r2, [r3, #0]
 800da62:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800da66:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800da6a:	681b      	ldr	r3, [r3, #0]
 800da6c:	781b      	ldrb	r3, [r3, #0]
 800da6e:	009b      	lsls	r3, r3, #2
 800da70:	4413      	add	r3, r2
 800da72:	881b      	ldrh	r3, [r3, #0]
 800da74:	b29b      	uxth	r3, r3
 800da76:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800da7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800da7e:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800da82:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800da86:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800da8a:	681a      	ldr	r2, [r3, #0]
 800da8c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800da90:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800da94:	681b      	ldr	r3, [r3, #0]
 800da96:	781b      	ldrb	r3, [r3, #0]
 800da98:	009b      	lsls	r3, r3, #2
 800da9a:	441a      	add	r2, r3
 800da9c:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800daa0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800daa4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800daa8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800daac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dab0:	b29b      	uxth	r3, r3
 800dab2:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800dab4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dab8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800dabc:	681b      	ldr	r3, [r3, #0]
 800dabe:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800dac0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dac4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800dac8:	681b      	ldr	r3, [r3, #0]
 800daca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dace:	b29b      	uxth	r3, r3
 800dad0:	461a      	mov	r2, r3
 800dad2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dad4:	4413      	add	r3, r2
 800dad6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800dad8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dadc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dae0:	681b      	ldr	r3, [r3, #0]
 800dae2:	781b      	ldrb	r3, [r3, #0]
 800dae4:	00da      	lsls	r2, r3, #3
 800dae6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dae8:	4413      	add	r3, r2
 800daea:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800daee:	65bb      	str	r3, [r7, #88]	@ 0x58
 800daf0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800daf4:	b29a      	uxth	r2, r3
 800daf6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800daf8:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800dafa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dafe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800db02:	681b      	ldr	r3, [r3, #0]
 800db04:	891b      	ldrh	r3, [r3, #8]
 800db06:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800db0a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800db0e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800db12:	681b      	ldr	r3, [r3, #0]
 800db14:	6959      	ldr	r1, [r3, #20]
 800db16:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800db1a:	b29b      	uxth	r3, r3
 800db1c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800db20:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800db24:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800db28:	6800      	ldr	r0, [r0, #0]
 800db2a:	f001 f80a 	bl	800eb42 <USB_WritePMA>
 800db2e:	e1b3      	b.n	800de98 <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800db30:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800db34:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800db38:	681b      	ldr	r3, [r3, #0]
 800db3a:	6a1a      	ldr	r2, [r3, #32]
 800db3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800db40:	1ad2      	subs	r2, r2, r3
 800db42:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800db46:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800db4a:	681b      	ldr	r3, [r3, #0]
 800db4c:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800db4e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800db52:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800db56:	681a      	ldr	r2, [r3, #0]
 800db58:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800db5c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800db60:	681b      	ldr	r3, [r3, #0]
 800db62:	781b      	ldrb	r3, [r3, #0]
 800db64:	009b      	lsls	r3, r3, #2
 800db66:	4413      	add	r3, r2
 800db68:	881b      	ldrh	r3, [r3, #0]
 800db6a:	b29b      	uxth	r3, r3
 800db6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800db70:	2b00      	cmp	r3, #0
 800db72:	f000 80c6 	beq.w	800dd02 <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800db76:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800db7a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800db7e:	681b      	ldr	r3, [r3, #0]
 800db80:	673b      	str	r3, [r7, #112]	@ 0x70
 800db82:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800db86:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800db8a:	681b      	ldr	r3, [r3, #0]
 800db8c:	785b      	ldrb	r3, [r3, #1]
 800db8e:	2b00      	cmp	r3, #0
 800db90:	d177      	bne.n	800dc82 <USB_EPStartXfer+0xb18>
 800db92:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800db96:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800db9a:	681b      	ldr	r3, [r3, #0]
 800db9c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800db9e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dba2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800dba6:	681b      	ldr	r3, [r3, #0]
 800dba8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dbac:	b29b      	uxth	r3, r3
 800dbae:	461a      	mov	r2, r3
 800dbb0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800dbb2:	4413      	add	r3, r2
 800dbb4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800dbb6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dbba:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dbbe:	681b      	ldr	r3, [r3, #0]
 800dbc0:	781b      	ldrb	r3, [r3, #0]
 800dbc2:	00da      	lsls	r2, r3, #3
 800dbc4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800dbc6:	4413      	add	r3, r2
 800dbc8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800dbcc:	667b      	str	r3, [r7, #100]	@ 0x64
 800dbce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dbd0:	881b      	ldrh	r3, [r3, #0]
 800dbd2:	b29b      	uxth	r3, r3
 800dbd4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800dbd8:	b29a      	uxth	r2, r3
 800dbda:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dbdc:	801a      	strh	r2, [r3, #0]
 800dbde:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dbe2:	2b00      	cmp	r3, #0
 800dbe4:	d10a      	bne.n	800dbfc <USB_EPStartXfer+0xa92>
 800dbe6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dbe8:	881b      	ldrh	r3, [r3, #0]
 800dbea:	b29b      	uxth	r3, r3
 800dbec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800dbf0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800dbf4:	b29a      	uxth	r2, r3
 800dbf6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dbf8:	801a      	strh	r2, [r3, #0]
 800dbfa:	e067      	b.n	800dccc <USB_EPStartXfer+0xb62>
 800dbfc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dc00:	2b3e      	cmp	r3, #62	@ 0x3e
 800dc02:	d81c      	bhi.n	800dc3e <USB_EPStartXfer+0xad4>
 800dc04:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dc08:	085b      	lsrs	r3, r3, #1
 800dc0a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800dc0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dc12:	f003 0301 	and.w	r3, r3, #1
 800dc16:	2b00      	cmp	r3, #0
 800dc18:	d004      	beq.n	800dc24 <USB_EPStartXfer+0xaba>
 800dc1a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800dc1e:	3301      	adds	r3, #1
 800dc20:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800dc24:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dc26:	881b      	ldrh	r3, [r3, #0]
 800dc28:	b29a      	uxth	r2, r3
 800dc2a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800dc2e:	b29b      	uxth	r3, r3
 800dc30:	029b      	lsls	r3, r3, #10
 800dc32:	b29b      	uxth	r3, r3
 800dc34:	4313      	orrs	r3, r2
 800dc36:	b29a      	uxth	r2, r3
 800dc38:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dc3a:	801a      	strh	r2, [r3, #0]
 800dc3c:	e046      	b.n	800dccc <USB_EPStartXfer+0xb62>
 800dc3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dc42:	095b      	lsrs	r3, r3, #5
 800dc44:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800dc48:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dc4c:	f003 031f 	and.w	r3, r3, #31
 800dc50:	2b00      	cmp	r3, #0
 800dc52:	d104      	bne.n	800dc5e <USB_EPStartXfer+0xaf4>
 800dc54:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800dc58:	3b01      	subs	r3, #1
 800dc5a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800dc5e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dc60:	881b      	ldrh	r3, [r3, #0]
 800dc62:	b29a      	uxth	r2, r3
 800dc64:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800dc68:	b29b      	uxth	r3, r3
 800dc6a:	029b      	lsls	r3, r3, #10
 800dc6c:	b29b      	uxth	r3, r3
 800dc6e:	4313      	orrs	r3, r2
 800dc70:	b29b      	uxth	r3, r3
 800dc72:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800dc76:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800dc7a:	b29a      	uxth	r2, r3
 800dc7c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dc7e:	801a      	strh	r2, [r3, #0]
 800dc80:	e024      	b.n	800dccc <USB_EPStartXfer+0xb62>
 800dc82:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dc86:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dc8a:	681b      	ldr	r3, [r3, #0]
 800dc8c:	785b      	ldrb	r3, [r3, #1]
 800dc8e:	2b01      	cmp	r3, #1
 800dc90:	d11c      	bne.n	800dccc <USB_EPStartXfer+0xb62>
 800dc92:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dc96:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800dc9a:	681b      	ldr	r3, [r3, #0]
 800dc9c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dca0:	b29b      	uxth	r3, r3
 800dca2:	461a      	mov	r2, r3
 800dca4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800dca6:	4413      	add	r3, r2
 800dca8:	673b      	str	r3, [r7, #112]	@ 0x70
 800dcaa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dcae:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dcb2:	681b      	ldr	r3, [r3, #0]
 800dcb4:	781b      	ldrb	r3, [r3, #0]
 800dcb6:	00da      	lsls	r2, r3, #3
 800dcb8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800dcba:	4413      	add	r3, r2
 800dcbc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800dcc0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800dcc2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dcc6:	b29a      	uxth	r2, r3
 800dcc8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dcca:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800dccc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dcd0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dcd4:	681b      	ldr	r3, [r3, #0]
 800dcd6:	895b      	ldrh	r3, [r3, #10]
 800dcd8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800dcdc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dce0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dce4:	681b      	ldr	r3, [r3, #0]
 800dce6:	6959      	ldr	r1, [r3, #20]
 800dce8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dcec:	b29b      	uxth	r3, r3
 800dcee:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800dcf2:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800dcf6:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800dcfa:	6800      	ldr	r0, [r0, #0]
 800dcfc:	f000 ff21 	bl	800eb42 <USB_WritePMA>
 800dd00:	e0ca      	b.n	800de98 <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800dd02:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dd06:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dd0a:	681b      	ldr	r3, [r3, #0]
 800dd0c:	785b      	ldrb	r3, [r3, #1]
 800dd0e:	2b00      	cmp	r3, #0
 800dd10:	d177      	bne.n	800de02 <USB_EPStartXfer+0xc98>
 800dd12:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dd16:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800dd1a:	681b      	ldr	r3, [r3, #0]
 800dd1c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800dd1e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dd22:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800dd26:	681b      	ldr	r3, [r3, #0]
 800dd28:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dd2c:	b29b      	uxth	r3, r3
 800dd2e:	461a      	mov	r2, r3
 800dd30:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800dd32:	4413      	add	r3, r2
 800dd34:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800dd36:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dd3a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dd3e:	681b      	ldr	r3, [r3, #0]
 800dd40:	781b      	ldrb	r3, [r3, #0]
 800dd42:	00da      	lsls	r2, r3, #3
 800dd44:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800dd46:	4413      	add	r3, r2
 800dd48:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800dd4c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800dd4e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800dd50:	881b      	ldrh	r3, [r3, #0]
 800dd52:	b29b      	uxth	r3, r3
 800dd54:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800dd58:	b29a      	uxth	r2, r3
 800dd5a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800dd5c:	801a      	strh	r2, [r3, #0]
 800dd5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dd62:	2b00      	cmp	r3, #0
 800dd64:	d10a      	bne.n	800dd7c <USB_EPStartXfer+0xc12>
 800dd66:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800dd68:	881b      	ldrh	r3, [r3, #0]
 800dd6a:	b29b      	uxth	r3, r3
 800dd6c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800dd70:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800dd74:	b29a      	uxth	r2, r3
 800dd76:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800dd78:	801a      	strh	r2, [r3, #0]
 800dd7a:	e073      	b.n	800de64 <USB_EPStartXfer+0xcfa>
 800dd7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dd80:	2b3e      	cmp	r3, #62	@ 0x3e
 800dd82:	d81c      	bhi.n	800ddbe <USB_EPStartXfer+0xc54>
 800dd84:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dd88:	085b      	lsrs	r3, r3, #1
 800dd8a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800dd8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dd92:	f003 0301 	and.w	r3, r3, #1
 800dd96:	2b00      	cmp	r3, #0
 800dd98:	d004      	beq.n	800dda4 <USB_EPStartXfer+0xc3a>
 800dd9a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800dd9e:	3301      	adds	r3, #1
 800dda0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800dda4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800dda6:	881b      	ldrh	r3, [r3, #0]
 800dda8:	b29a      	uxth	r2, r3
 800ddaa:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800ddae:	b29b      	uxth	r3, r3
 800ddb0:	029b      	lsls	r3, r3, #10
 800ddb2:	b29b      	uxth	r3, r3
 800ddb4:	4313      	orrs	r3, r2
 800ddb6:	b29a      	uxth	r2, r3
 800ddb8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ddba:	801a      	strh	r2, [r3, #0]
 800ddbc:	e052      	b.n	800de64 <USB_EPStartXfer+0xcfa>
 800ddbe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ddc2:	095b      	lsrs	r3, r3, #5
 800ddc4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800ddc8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ddcc:	f003 031f 	and.w	r3, r3, #31
 800ddd0:	2b00      	cmp	r3, #0
 800ddd2:	d104      	bne.n	800ddde <USB_EPStartXfer+0xc74>
 800ddd4:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800ddd8:	3b01      	subs	r3, #1
 800ddda:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800ddde:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800dde0:	881b      	ldrh	r3, [r3, #0]
 800dde2:	b29a      	uxth	r2, r3
 800dde4:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800dde8:	b29b      	uxth	r3, r3
 800ddea:	029b      	lsls	r3, r3, #10
 800ddec:	b29b      	uxth	r3, r3
 800ddee:	4313      	orrs	r3, r2
 800ddf0:	b29b      	uxth	r3, r3
 800ddf2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ddf6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ddfa:	b29a      	uxth	r2, r3
 800ddfc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ddfe:	801a      	strh	r2, [r3, #0]
 800de00:	e030      	b.n	800de64 <USB_EPStartXfer+0xcfa>
 800de02:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800de06:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800de0a:	681b      	ldr	r3, [r3, #0]
 800de0c:	785b      	ldrb	r3, [r3, #1]
 800de0e:	2b01      	cmp	r3, #1
 800de10:	d128      	bne.n	800de64 <USB_EPStartXfer+0xcfa>
 800de12:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800de16:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800de1a:	681b      	ldr	r3, [r3, #0]
 800de1c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800de20:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800de24:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800de28:	681b      	ldr	r3, [r3, #0]
 800de2a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800de2e:	b29b      	uxth	r3, r3
 800de30:	461a      	mov	r2, r3
 800de32:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800de36:	4413      	add	r3, r2
 800de38:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800de3c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800de40:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800de44:	681b      	ldr	r3, [r3, #0]
 800de46:	781b      	ldrb	r3, [r3, #0]
 800de48:	00da      	lsls	r2, r3, #3
 800de4a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800de4e:	4413      	add	r3, r2
 800de50:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800de54:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800de58:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800de5c:	b29a      	uxth	r2, r3
 800de5e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800de62:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800de64:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800de68:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800de6c:	681b      	ldr	r3, [r3, #0]
 800de6e:	891b      	ldrh	r3, [r3, #8]
 800de70:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800de74:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800de78:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800de7c:	681b      	ldr	r3, [r3, #0]
 800de7e:	6959      	ldr	r1, [r3, #20]
 800de80:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800de84:	b29b      	uxth	r3, r3
 800de86:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800de8a:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800de8e:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800de92:	6800      	ldr	r0, [r0, #0]
 800de94:	f000 fe55 	bl	800eb42 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800de98:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800de9c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800dea0:	681a      	ldr	r2, [r3, #0]
 800dea2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dea6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800deaa:	681b      	ldr	r3, [r3, #0]
 800deac:	781b      	ldrb	r3, [r3, #0]
 800deae:	009b      	lsls	r3, r3, #2
 800deb0:	4413      	add	r3, r2
 800deb2:	881b      	ldrh	r3, [r3, #0]
 800deb4:	b29b      	uxth	r3, r3
 800deb6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800deba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800debe:	817b      	strh	r3, [r7, #10]
 800dec0:	897b      	ldrh	r3, [r7, #10]
 800dec2:	f083 0310 	eor.w	r3, r3, #16
 800dec6:	817b      	strh	r3, [r7, #10]
 800dec8:	897b      	ldrh	r3, [r7, #10]
 800deca:	f083 0320 	eor.w	r3, r3, #32
 800dece:	817b      	strh	r3, [r7, #10]
 800ded0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800ded4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800ded8:	681a      	ldr	r2, [r3, #0]
 800deda:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dede:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dee2:	681b      	ldr	r3, [r3, #0]
 800dee4:	781b      	ldrb	r3, [r3, #0]
 800dee6:	009b      	lsls	r3, r3, #2
 800dee8:	441a      	add	r2, r3
 800deea:	897b      	ldrh	r3, [r7, #10]
 800deec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800def0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800def4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800def8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800defc:	b29b      	uxth	r3, r3
 800defe:	8013      	strh	r3, [r2, #0]
 800df00:	f000 bcdf 	b.w	800e8c2 <USB_EPStartXfer+0x1758>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800df04:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800df08:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800df0c:	681b      	ldr	r3, [r3, #0]
 800df0e:	7b1b      	ldrb	r3, [r3, #12]
 800df10:	2b00      	cmp	r3, #0
 800df12:	f040 80bc 	bne.w	800e08e <USB_EPStartXfer+0xf24>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800df16:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800df1a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800df1e:	681b      	ldr	r3, [r3, #0]
 800df20:	699a      	ldr	r2, [r3, #24]
 800df22:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800df26:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800df2a:	681b      	ldr	r3, [r3, #0]
 800df2c:	691b      	ldr	r3, [r3, #16]
 800df2e:	429a      	cmp	r2, r3
 800df30:	d917      	bls.n	800df62 <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 800df32:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800df36:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800df3a:	681b      	ldr	r3, [r3, #0]
 800df3c:	691b      	ldr	r3, [r3, #16]
 800df3e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len -= len;
 800df42:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800df46:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800df4a:	681b      	ldr	r3, [r3, #0]
 800df4c:	699a      	ldr	r2, [r3, #24]
 800df4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800df52:	1ad2      	subs	r2, r2, r3
 800df54:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800df58:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800df5c:	681b      	ldr	r3, [r3, #0]
 800df5e:	619a      	str	r2, [r3, #24]
 800df60:	e00e      	b.n	800df80 <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 800df62:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800df66:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800df6a:	681b      	ldr	r3, [r3, #0]
 800df6c:	699b      	ldr	r3, [r3, #24]
 800df6e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len = 0U;
 800df72:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800df76:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800df7a:	681b      	ldr	r3, [r3, #0]
 800df7c:	2200      	movs	r2, #0
 800df7e:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800df80:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800df84:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800df88:	681b      	ldr	r3, [r3, #0]
 800df8a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800df8e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800df92:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800df96:	681b      	ldr	r3, [r3, #0]
 800df98:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800df9c:	b29b      	uxth	r3, r3
 800df9e:	461a      	mov	r2, r3
 800dfa0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800dfa4:	4413      	add	r3, r2
 800dfa6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800dfaa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dfae:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dfb2:	681b      	ldr	r3, [r3, #0]
 800dfb4:	781b      	ldrb	r3, [r3, #0]
 800dfb6:	00da      	lsls	r2, r3, #3
 800dfb8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800dfbc:	4413      	add	r3, r2
 800dfbe:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800dfc2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800dfc6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800dfca:	881b      	ldrh	r3, [r3, #0]
 800dfcc:	b29b      	uxth	r3, r3
 800dfce:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800dfd2:	b29a      	uxth	r2, r3
 800dfd4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800dfd8:	801a      	strh	r2, [r3, #0]
 800dfda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dfde:	2b00      	cmp	r3, #0
 800dfe0:	d10d      	bne.n	800dffe <USB_EPStartXfer+0xe94>
 800dfe2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800dfe6:	881b      	ldrh	r3, [r3, #0]
 800dfe8:	b29b      	uxth	r3, r3
 800dfea:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800dfee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800dff2:	b29a      	uxth	r2, r3
 800dff4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800dff8:	801a      	strh	r2, [r3, #0]
 800dffa:	f000 bc28 	b.w	800e84e <USB_EPStartXfer+0x16e4>
 800dffe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e002:	2b3e      	cmp	r3, #62	@ 0x3e
 800e004:	d81f      	bhi.n	800e046 <USB_EPStartXfer+0xedc>
 800e006:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e00a:	085b      	lsrs	r3, r3, #1
 800e00c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800e010:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e014:	f003 0301 	and.w	r3, r3, #1
 800e018:	2b00      	cmp	r3, #0
 800e01a:	d004      	beq.n	800e026 <USB_EPStartXfer+0xebc>
 800e01c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800e020:	3301      	adds	r3, #1
 800e022:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800e026:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e02a:	881b      	ldrh	r3, [r3, #0]
 800e02c:	b29a      	uxth	r2, r3
 800e02e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800e032:	b29b      	uxth	r3, r3
 800e034:	029b      	lsls	r3, r3, #10
 800e036:	b29b      	uxth	r3, r3
 800e038:	4313      	orrs	r3, r2
 800e03a:	b29a      	uxth	r2, r3
 800e03c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e040:	801a      	strh	r2, [r3, #0]
 800e042:	f000 bc04 	b.w	800e84e <USB_EPStartXfer+0x16e4>
 800e046:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e04a:	095b      	lsrs	r3, r3, #5
 800e04c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800e050:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e054:	f003 031f 	and.w	r3, r3, #31
 800e058:	2b00      	cmp	r3, #0
 800e05a:	d104      	bne.n	800e066 <USB_EPStartXfer+0xefc>
 800e05c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800e060:	3b01      	subs	r3, #1
 800e062:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800e066:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e06a:	881b      	ldrh	r3, [r3, #0]
 800e06c:	b29a      	uxth	r2, r3
 800e06e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800e072:	b29b      	uxth	r3, r3
 800e074:	029b      	lsls	r3, r3, #10
 800e076:	b29b      	uxth	r3, r3
 800e078:	4313      	orrs	r3, r2
 800e07a:	b29b      	uxth	r3, r3
 800e07c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e080:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e084:	b29a      	uxth	r2, r3
 800e086:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e08a:	801a      	strh	r2, [r3, #0]
 800e08c:	e3df      	b.n	800e84e <USB_EPStartXfer+0x16e4>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800e08e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e092:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e096:	681b      	ldr	r3, [r3, #0]
 800e098:	78db      	ldrb	r3, [r3, #3]
 800e09a:	2b02      	cmp	r3, #2
 800e09c:	f040 8218 	bne.w	800e4d0 <USB_EPStartXfer+0x1366>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800e0a0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e0a4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e0a8:	681b      	ldr	r3, [r3, #0]
 800e0aa:	785b      	ldrb	r3, [r3, #1]
 800e0ac:	2b00      	cmp	r3, #0
 800e0ae:	f040 809d 	bne.w	800e1ec <USB_EPStartXfer+0x1082>
 800e0b2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e0b6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e0ba:	681b      	ldr	r3, [r3, #0]
 800e0bc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800e0c0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e0c4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e0c8:	681b      	ldr	r3, [r3, #0]
 800e0ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e0ce:	b29b      	uxth	r3, r3
 800e0d0:	461a      	mov	r2, r3
 800e0d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e0d6:	4413      	add	r3, r2
 800e0d8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800e0dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e0e0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e0e4:	681b      	ldr	r3, [r3, #0]
 800e0e6:	781b      	ldrb	r3, [r3, #0]
 800e0e8:	00da      	lsls	r2, r3, #3
 800e0ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e0ee:	4413      	add	r3, r2
 800e0f0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e0f4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800e0f8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e0fc:	881b      	ldrh	r3, [r3, #0]
 800e0fe:	b29b      	uxth	r3, r3
 800e100:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e104:	b29a      	uxth	r2, r3
 800e106:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e10a:	801a      	strh	r2, [r3, #0]
 800e10c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e110:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e114:	681b      	ldr	r3, [r3, #0]
 800e116:	691b      	ldr	r3, [r3, #16]
 800e118:	2b00      	cmp	r3, #0
 800e11a:	d10c      	bne.n	800e136 <USB_EPStartXfer+0xfcc>
 800e11c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e120:	881b      	ldrh	r3, [r3, #0]
 800e122:	b29b      	uxth	r3, r3
 800e124:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e128:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e12c:	b29a      	uxth	r2, r3
 800e12e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e132:	801a      	strh	r2, [r3, #0]
 800e134:	e08f      	b.n	800e256 <USB_EPStartXfer+0x10ec>
 800e136:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e13a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e13e:	681b      	ldr	r3, [r3, #0]
 800e140:	691b      	ldr	r3, [r3, #16]
 800e142:	2b3e      	cmp	r3, #62	@ 0x3e
 800e144:	d826      	bhi.n	800e194 <USB_EPStartXfer+0x102a>
 800e146:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e14a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e14e:	681b      	ldr	r3, [r3, #0]
 800e150:	691b      	ldr	r3, [r3, #16]
 800e152:	085b      	lsrs	r3, r3, #1
 800e154:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800e158:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e15c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e160:	681b      	ldr	r3, [r3, #0]
 800e162:	691b      	ldr	r3, [r3, #16]
 800e164:	f003 0301 	and.w	r3, r3, #1
 800e168:	2b00      	cmp	r3, #0
 800e16a:	d004      	beq.n	800e176 <USB_EPStartXfer+0x100c>
 800e16c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e170:	3301      	adds	r3, #1
 800e172:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800e176:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e17a:	881b      	ldrh	r3, [r3, #0]
 800e17c:	b29a      	uxth	r2, r3
 800e17e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e182:	b29b      	uxth	r3, r3
 800e184:	029b      	lsls	r3, r3, #10
 800e186:	b29b      	uxth	r3, r3
 800e188:	4313      	orrs	r3, r2
 800e18a:	b29a      	uxth	r2, r3
 800e18c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e190:	801a      	strh	r2, [r3, #0]
 800e192:	e060      	b.n	800e256 <USB_EPStartXfer+0x10ec>
 800e194:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e198:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e19c:	681b      	ldr	r3, [r3, #0]
 800e19e:	691b      	ldr	r3, [r3, #16]
 800e1a0:	095b      	lsrs	r3, r3, #5
 800e1a2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800e1a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e1aa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e1ae:	681b      	ldr	r3, [r3, #0]
 800e1b0:	691b      	ldr	r3, [r3, #16]
 800e1b2:	f003 031f 	and.w	r3, r3, #31
 800e1b6:	2b00      	cmp	r3, #0
 800e1b8:	d104      	bne.n	800e1c4 <USB_EPStartXfer+0x105a>
 800e1ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e1be:	3b01      	subs	r3, #1
 800e1c0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800e1c4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e1c8:	881b      	ldrh	r3, [r3, #0]
 800e1ca:	b29a      	uxth	r2, r3
 800e1cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e1d0:	b29b      	uxth	r3, r3
 800e1d2:	029b      	lsls	r3, r3, #10
 800e1d4:	b29b      	uxth	r3, r3
 800e1d6:	4313      	orrs	r3, r2
 800e1d8:	b29b      	uxth	r3, r3
 800e1da:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e1de:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e1e2:	b29a      	uxth	r2, r3
 800e1e4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e1e8:	801a      	strh	r2, [r3, #0]
 800e1ea:	e034      	b.n	800e256 <USB_EPStartXfer+0x10ec>
 800e1ec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e1f0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e1f4:	681b      	ldr	r3, [r3, #0]
 800e1f6:	785b      	ldrb	r3, [r3, #1]
 800e1f8:	2b01      	cmp	r3, #1
 800e1fa:	d12c      	bne.n	800e256 <USB_EPStartXfer+0x10ec>
 800e1fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e200:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e204:	681b      	ldr	r3, [r3, #0]
 800e206:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800e20a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e20e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e212:	681b      	ldr	r3, [r3, #0]
 800e214:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e218:	b29b      	uxth	r3, r3
 800e21a:	461a      	mov	r2, r3
 800e21c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800e220:	4413      	add	r3, r2
 800e222:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800e226:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e22a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e22e:	681b      	ldr	r3, [r3, #0]
 800e230:	781b      	ldrb	r3, [r3, #0]
 800e232:	00da      	lsls	r2, r3, #3
 800e234:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800e238:	4413      	add	r3, r2
 800e23a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e23e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800e242:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e246:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e24a:	681b      	ldr	r3, [r3, #0]
 800e24c:	691b      	ldr	r3, [r3, #16]
 800e24e:	b29a      	uxth	r2, r3
 800e250:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800e254:	801a      	strh	r2, [r3, #0]
 800e256:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e25a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e25e:	681b      	ldr	r3, [r3, #0]
 800e260:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800e264:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e268:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e26c:	681b      	ldr	r3, [r3, #0]
 800e26e:	785b      	ldrb	r3, [r3, #1]
 800e270:	2b00      	cmp	r3, #0
 800e272:	f040 809d 	bne.w	800e3b0 <USB_EPStartXfer+0x1246>
 800e276:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e27a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e27e:	681b      	ldr	r3, [r3, #0]
 800e280:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800e284:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e288:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e28c:	681b      	ldr	r3, [r3, #0]
 800e28e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e292:	b29b      	uxth	r3, r3
 800e294:	461a      	mov	r2, r3
 800e296:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800e29a:	4413      	add	r3, r2
 800e29c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800e2a0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e2a4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e2a8:	681b      	ldr	r3, [r3, #0]
 800e2aa:	781b      	ldrb	r3, [r3, #0]
 800e2ac:	00da      	lsls	r2, r3, #3
 800e2ae:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800e2b2:	4413      	add	r3, r2
 800e2b4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e2b8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800e2bc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e2c0:	881b      	ldrh	r3, [r3, #0]
 800e2c2:	b29b      	uxth	r3, r3
 800e2c4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e2c8:	b29a      	uxth	r2, r3
 800e2ca:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e2ce:	801a      	strh	r2, [r3, #0]
 800e2d0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e2d4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e2d8:	681b      	ldr	r3, [r3, #0]
 800e2da:	691b      	ldr	r3, [r3, #16]
 800e2dc:	2b00      	cmp	r3, #0
 800e2de:	d10c      	bne.n	800e2fa <USB_EPStartXfer+0x1190>
 800e2e0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e2e4:	881b      	ldrh	r3, [r3, #0]
 800e2e6:	b29b      	uxth	r3, r3
 800e2e8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e2ec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e2f0:	b29a      	uxth	r2, r3
 800e2f2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e2f6:	801a      	strh	r2, [r3, #0]
 800e2f8:	e088      	b.n	800e40c <USB_EPStartXfer+0x12a2>
 800e2fa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e2fe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e302:	681b      	ldr	r3, [r3, #0]
 800e304:	691b      	ldr	r3, [r3, #16]
 800e306:	2b3e      	cmp	r3, #62	@ 0x3e
 800e308:	d826      	bhi.n	800e358 <USB_EPStartXfer+0x11ee>
 800e30a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e30e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e312:	681b      	ldr	r3, [r3, #0]
 800e314:	691b      	ldr	r3, [r3, #16]
 800e316:	085b      	lsrs	r3, r3, #1
 800e318:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800e31c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e320:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e324:	681b      	ldr	r3, [r3, #0]
 800e326:	691b      	ldr	r3, [r3, #16]
 800e328:	f003 0301 	and.w	r3, r3, #1
 800e32c:	2b00      	cmp	r3, #0
 800e32e:	d004      	beq.n	800e33a <USB_EPStartXfer+0x11d0>
 800e330:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e334:	3301      	adds	r3, #1
 800e336:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800e33a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e33e:	881b      	ldrh	r3, [r3, #0]
 800e340:	b29a      	uxth	r2, r3
 800e342:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e346:	b29b      	uxth	r3, r3
 800e348:	029b      	lsls	r3, r3, #10
 800e34a:	b29b      	uxth	r3, r3
 800e34c:	4313      	orrs	r3, r2
 800e34e:	b29a      	uxth	r2, r3
 800e350:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e354:	801a      	strh	r2, [r3, #0]
 800e356:	e059      	b.n	800e40c <USB_EPStartXfer+0x12a2>
 800e358:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e35c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e360:	681b      	ldr	r3, [r3, #0]
 800e362:	691b      	ldr	r3, [r3, #16]
 800e364:	095b      	lsrs	r3, r3, #5
 800e366:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800e36a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e36e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e372:	681b      	ldr	r3, [r3, #0]
 800e374:	691b      	ldr	r3, [r3, #16]
 800e376:	f003 031f 	and.w	r3, r3, #31
 800e37a:	2b00      	cmp	r3, #0
 800e37c:	d104      	bne.n	800e388 <USB_EPStartXfer+0x121e>
 800e37e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e382:	3b01      	subs	r3, #1
 800e384:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800e388:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e38c:	881b      	ldrh	r3, [r3, #0]
 800e38e:	b29a      	uxth	r2, r3
 800e390:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e394:	b29b      	uxth	r3, r3
 800e396:	029b      	lsls	r3, r3, #10
 800e398:	b29b      	uxth	r3, r3
 800e39a:	4313      	orrs	r3, r2
 800e39c:	b29b      	uxth	r3, r3
 800e39e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e3a2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e3a6:	b29a      	uxth	r2, r3
 800e3a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e3ac:	801a      	strh	r2, [r3, #0]
 800e3ae:	e02d      	b.n	800e40c <USB_EPStartXfer+0x12a2>
 800e3b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e3b4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e3b8:	681b      	ldr	r3, [r3, #0]
 800e3ba:	785b      	ldrb	r3, [r3, #1]
 800e3bc:	2b01      	cmp	r3, #1
 800e3be:	d125      	bne.n	800e40c <USB_EPStartXfer+0x12a2>
 800e3c0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e3c4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e3c8:	681b      	ldr	r3, [r3, #0]
 800e3ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e3ce:	b29b      	uxth	r3, r3
 800e3d0:	461a      	mov	r2, r3
 800e3d2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e3d6:	4413      	add	r3, r2
 800e3d8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800e3dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e3e0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e3e4:	681b      	ldr	r3, [r3, #0]
 800e3e6:	781b      	ldrb	r3, [r3, #0]
 800e3e8:	00da      	lsls	r2, r3, #3
 800e3ea:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e3ee:	4413      	add	r3, r2
 800e3f0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e3f4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800e3f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e3fc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e400:	681b      	ldr	r3, [r3, #0]
 800e402:	691b      	ldr	r3, [r3, #16]
 800e404:	b29a      	uxth	r2, r3
 800e406:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e40a:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800e40c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e410:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e414:	681b      	ldr	r3, [r3, #0]
 800e416:	69db      	ldr	r3, [r3, #28]
 800e418:	2b00      	cmp	r3, #0
 800e41a:	f000 8218 	beq.w	800e84e <USB_EPStartXfer+0x16e4>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800e41e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e422:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e426:	681a      	ldr	r2, [r3, #0]
 800e428:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e42c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e430:	681b      	ldr	r3, [r3, #0]
 800e432:	781b      	ldrb	r3, [r3, #0]
 800e434:	009b      	lsls	r3, r3, #2
 800e436:	4413      	add	r3, r2
 800e438:	881b      	ldrh	r3, [r3, #0]
 800e43a:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800e43e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800e442:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e446:	2b00      	cmp	r3, #0
 800e448:	d005      	beq.n	800e456 <USB_EPStartXfer+0x12ec>
 800e44a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800e44e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e452:	2b00      	cmp	r3, #0
 800e454:	d10d      	bne.n	800e472 <USB_EPStartXfer+0x1308>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800e456:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800e45a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800e45e:	2b00      	cmp	r3, #0
 800e460:	f040 81f5 	bne.w	800e84e <USB_EPStartXfer+0x16e4>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800e464:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800e468:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e46c:	2b00      	cmp	r3, #0
 800e46e:	f040 81ee 	bne.w	800e84e <USB_EPStartXfer+0x16e4>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800e472:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e476:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e47a:	681a      	ldr	r2, [r3, #0]
 800e47c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e480:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e484:	681b      	ldr	r3, [r3, #0]
 800e486:	781b      	ldrb	r3, [r3, #0]
 800e488:	009b      	lsls	r3, r3, #2
 800e48a:	4413      	add	r3, r2
 800e48c:	881b      	ldrh	r3, [r3, #0]
 800e48e:	b29b      	uxth	r3, r3
 800e490:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e494:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e498:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800e49c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e4a0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e4a4:	681a      	ldr	r2, [r3, #0]
 800e4a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e4aa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e4ae:	681b      	ldr	r3, [r3, #0]
 800e4b0:	781b      	ldrb	r3, [r3, #0]
 800e4b2:	009b      	lsls	r3, r3, #2
 800e4b4:	441a      	add	r2, r3
 800e4b6:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800e4ba:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e4be:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e4c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e4c6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800e4ca:	b29b      	uxth	r3, r3
 800e4cc:	8013      	strh	r3, [r2, #0]
 800e4ce:	e1be      	b.n	800e84e <USB_EPStartXfer+0x16e4>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800e4d0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e4d4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e4d8:	681b      	ldr	r3, [r3, #0]
 800e4da:	78db      	ldrb	r3, [r3, #3]
 800e4dc:	2b01      	cmp	r3, #1
 800e4de:	f040 81b4 	bne.w	800e84a <USB_EPStartXfer+0x16e0>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800e4e2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e4e6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e4ea:	681b      	ldr	r3, [r3, #0]
 800e4ec:	699a      	ldr	r2, [r3, #24]
 800e4ee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e4f2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e4f6:	681b      	ldr	r3, [r3, #0]
 800e4f8:	691b      	ldr	r3, [r3, #16]
 800e4fa:	429a      	cmp	r2, r3
 800e4fc:	d917      	bls.n	800e52e <USB_EPStartXfer+0x13c4>
        {
          len = ep->maxpacket;
 800e4fe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e502:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e506:	681b      	ldr	r3, [r3, #0]
 800e508:	691b      	ldr	r3, [r3, #16]
 800e50a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len -= len;
 800e50e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e512:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e516:	681b      	ldr	r3, [r3, #0]
 800e518:	699a      	ldr	r2, [r3, #24]
 800e51a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e51e:	1ad2      	subs	r2, r2, r3
 800e520:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e524:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e528:	681b      	ldr	r3, [r3, #0]
 800e52a:	619a      	str	r2, [r3, #24]
 800e52c:	e00e      	b.n	800e54c <USB_EPStartXfer+0x13e2>
        }
        else
        {
          len = ep->xfer_len;
 800e52e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e532:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e536:	681b      	ldr	r3, [r3, #0]
 800e538:	699b      	ldr	r3, [r3, #24]
 800e53a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len = 0U;
 800e53e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e542:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e546:	681b      	ldr	r3, [r3, #0]
 800e548:	2200      	movs	r2, #0
 800e54a:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800e54c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e550:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e554:	681b      	ldr	r3, [r3, #0]
 800e556:	785b      	ldrb	r3, [r3, #1]
 800e558:	2b00      	cmp	r3, #0
 800e55a:	f040 8085 	bne.w	800e668 <USB_EPStartXfer+0x14fe>
 800e55e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e562:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e566:	681b      	ldr	r3, [r3, #0]
 800e568:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800e56c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e570:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e574:	681b      	ldr	r3, [r3, #0]
 800e576:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e57a:	b29b      	uxth	r3, r3
 800e57c:	461a      	mov	r2, r3
 800e57e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800e582:	4413      	add	r3, r2
 800e584:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800e588:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e58c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e590:	681b      	ldr	r3, [r3, #0]
 800e592:	781b      	ldrb	r3, [r3, #0]
 800e594:	00da      	lsls	r2, r3, #3
 800e596:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800e59a:	4413      	add	r3, r2
 800e59c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e5a0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800e5a4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800e5a8:	881b      	ldrh	r3, [r3, #0]
 800e5aa:	b29b      	uxth	r3, r3
 800e5ac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e5b0:	b29a      	uxth	r2, r3
 800e5b2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800e5b6:	801a      	strh	r2, [r3, #0]
 800e5b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e5bc:	2b00      	cmp	r3, #0
 800e5be:	d10c      	bne.n	800e5da <USB_EPStartXfer+0x1470>
 800e5c0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800e5c4:	881b      	ldrh	r3, [r3, #0]
 800e5c6:	b29b      	uxth	r3, r3
 800e5c8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e5cc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e5d0:	b29a      	uxth	r2, r3
 800e5d2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800e5d6:	801a      	strh	r2, [r3, #0]
 800e5d8:	e077      	b.n	800e6ca <USB_EPStartXfer+0x1560>
 800e5da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e5de:	2b3e      	cmp	r3, #62	@ 0x3e
 800e5e0:	d81e      	bhi.n	800e620 <USB_EPStartXfer+0x14b6>
 800e5e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e5e6:	085b      	lsrs	r3, r3, #1
 800e5e8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800e5ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e5f0:	f003 0301 	and.w	r3, r3, #1
 800e5f4:	2b00      	cmp	r3, #0
 800e5f6:	d004      	beq.n	800e602 <USB_EPStartXfer+0x1498>
 800e5f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e5fc:	3301      	adds	r3, #1
 800e5fe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800e602:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800e606:	881b      	ldrh	r3, [r3, #0]
 800e608:	b29a      	uxth	r2, r3
 800e60a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e60e:	b29b      	uxth	r3, r3
 800e610:	029b      	lsls	r3, r3, #10
 800e612:	b29b      	uxth	r3, r3
 800e614:	4313      	orrs	r3, r2
 800e616:	b29a      	uxth	r2, r3
 800e618:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800e61c:	801a      	strh	r2, [r3, #0]
 800e61e:	e054      	b.n	800e6ca <USB_EPStartXfer+0x1560>
 800e620:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e624:	095b      	lsrs	r3, r3, #5
 800e626:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800e62a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e62e:	f003 031f 	and.w	r3, r3, #31
 800e632:	2b00      	cmp	r3, #0
 800e634:	d104      	bne.n	800e640 <USB_EPStartXfer+0x14d6>
 800e636:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e63a:	3b01      	subs	r3, #1
 800e63c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800e640:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800e644:	881b      	ldrh	r3, [r3, #0]
 800e646:	b29a      	uxth	r2, r3
 800e648:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e64c:	b29b      	uxth	r3, r3
 800e64e:	029b      	lsls	r3, r3, #10
 800e650:	b29b      	uxth	r3, r3
 800e652:	4313      	orrs	r3, r2
 800e654:	b29b      	uxth	r3, r3
 800e656:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e65a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e65e:	b29a      	uxth	r2, r3
 800e660:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800e664:	801a      	strh	r2, [r3, #0]
 800e666:	e030      	b.n	800e6ca <USB_EPStartXfer+0x1560>
 800e668:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e66c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e670:	681b      	ldr	r3, [r3, #0]
 800e672:	785b      	ldrb	r3, [r3, #1]
 800e674:	2b01      	cmp	r3, #1
 800e676:	d128      	bne.n	800e6ca <USB_EPStartXfer+0x1560>
 800e678:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e67c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e680:	681b      	ldr	r3, [r3, #0]
 800e682:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800e686:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e68a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e68e:	681b      	ldr	r3, [r3, #0]
 800e690:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e694:	b29b      	uxth	r3, r3
 800e696:	461a      	mov	r2, r3
 800e698:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800e69c:	4413      	add	r3, r2
 800e69e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800e6a2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e6a6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e6aa:	681b      	ldr	r3, [r3, #0]
 800e6ac:	781b      	ldrb	r3, [r3, #0]
 800e6ae:	00da      	lsls	r2, r3, #3
 800e6b0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800e6b4:	4413      	add	r3, r2
 800e6b6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e6ba:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800e6be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e6c2:	b29a      	uxth	r2, r3
 800e6c4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800e6c8:	801a      	strh	r2, [r3, #0]
 800e6ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e6ce:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e6d2:	681b      	ldr	r3, [r3, #0]
 800e6d4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800e6d8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e6dc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e6e0:	681b      	ldr	r3, [r3, #0]
 800e6e2:	785b      	ldrb	r3, [r3, #1]
 800e6e4:	2b00      	cmp	r3, #0
 800e6e6:	f040 8085 	bne.w	800e7f4 <USB_EPStartXfer+0x168a>
 800e6ea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e6ee:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e6f2:	681b      	ldr	r3, [r3, #0]
 800e6f4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800e6f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e6fc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e700:	681b      	ldr	r3, [r3, #0]
 800e702:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e706:	b29b      	uxth	r3, r3
 800e708:	461a      	mov	r2, r3
 800e70a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800e70e:	4413      	add	r3, r2
 800e710:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800e714:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e718:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e71c:	681b      	ldr	r3, [r3, #0]
 800e71e:	781b      	ldrb	r3, [r3, #0]
 800e720:	00da      	lsls	r2, r3, #3
 800e722:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800e726:	4413      	add	r3, r2
 800e728:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e72c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800e730:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800e734:	881b      	ldrh	r3, [r3, #0]
 800e736:	b29b      	uxth	r3, r3
 800e738:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e73c:	b29a      	uxth	r2, r3
 800e73e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800e742:	801a      	strh	r2, [r3, #0]
 800e744:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e748:	2b00      	cmp	r3, #0
 800e74a:	d10c      	bne.n	800e766 <USB_EPStartXfer+0x15fc>
 800e74c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800e750:	881b      	ldrh	r3, [r3, #0]
 800e752:	b29b      	uxth	r3, r3
 800e754:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e758:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e75c:	b29a      	uxth	r2, r3
 800e75e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800e762:	801a      	strh	r2, [r3, #0]
 800e764:	e073      	b.n	800e84e <USB_EPStartXfer+0x16e4>
 800e766:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e76a:	2b3e      	cmp	r3, #62	@ 0x3e
 800e76c:	d81e      	bhi.n	800e7ac <USB_EPStartXfer+0x1642>
 800e76e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e772:	085b      	lsrs	r3, r3, #1
 800e774:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800e778:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e77c:	f003 0301 	and.w	r3, r3, #1
 800e780:	2b00      	cmp	r3, #0
 800e782:	d004      	beq.n	800e78e <USB_EPStartXfer+0x1624>
 800e784:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800e788:	3301      	adds	r3, #1
 800e78a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800e78e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800e792:	881b      	ldrh	r3, [r3, #0]
 800e794:	b29a      	uxth	r2, r3
 800e796:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800e79a:	b29b      	uxth	r3, r3
 800e79c:	029b      	lsls	r3, r3, #10
 800e79e:	b29b      	uxth	r3, r3
 800e7a0:	4313      	orrs	r3, r2
 800e7a2:	b29a      	uxth	r2, r3
 800e7a4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800e7a8:	801a      	strh	r2, [r3, #0]
 800e7aa:	e050      	b.n	800e84e <USB_EPStartXfer+0x16e4>
 800e7ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e7b0:	095b      	lsrs	r3, r3, #5
 800e7b2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800e7b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e7ba:	f003 031f 	and.w	r3, r3, #31
 800e7be:	2b00      	cmp	r3, #0
 800e7c0:	d104      	bne.n	800e7cc <USB_EPStartXfer+0x1662>
 800e7c2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800e7c6:	3b01      	subs	r3, #1
 800e7c8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800e7cc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800e7d0:	881b      	ldrh	r3, [r3, #0]
 800e7d2:	b29a      	uxth	r2, r3
 800e7d4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800e7d8:	b29b      	uxth	r3, r3
 800e7da:	029b      	lsls	r3, r3, #10
 800e7dc:	b29b      	uxth	r3, r3
 800e7de:	4313      	orrs	r3, r2
 800e7e0:	b29b      	uxth	r3, r3
 800e7e2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e7e6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e7ea:	b29a      	uxth	r2, r3
 800e7ec:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800e7f0:	801a      	strh	r2, [r3, #0]
 800e7f2:	e02c      	b.n	800e84e <USB_EPStartXfer+0x16e4>
 800e7f4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e7f8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e7fc:	681b      	ldr	r3, [r3, #0]
 800e7fe:	785b      	ldrb	r3, [r3, #1]
 800e800:	2b01      	cmp	r3, #1
 800e802:	d124      	bne.n	800e84e <USB_EPStartXfer+0x16e4>
 800e804:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e808:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e80c:	681b      	ldr	r3, [r3, #0]
 800e80e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e812:	b29b      	uxth	r3, r3
 800e814:	461a      	mov	r2, r3
 800e816:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800e81a:	4413      	add	r3, r2
 800e81c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800e820:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e824:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e828:	681b      	ldr	r3, [r3, #0]
 800e82a:	781b      	ldrb	r3, [r3, #0]
 800e82c:	00da      	lsls	r2, r3, #3
 800e82e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800e832:	4413      	add	r3, r2
 800e834:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e838:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800e83c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e840:	b29a      	uxth	r2, r3
 800e842:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800e846:	801a      	strh	r2, [r3, #0]
 800e848:	e001      	b.n	800e84e <USB_EPStartXfer+0x16e4>
      }
      else
      {
        return HAL_ERROR;
 800e84a:	2301      	movs	r3, #1
 800e84c:	e03a      	b.n	800e8c4 <USB_EPStartXfer+0x175a>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800e84e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e852:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e856:	681a      	ldr	r2, [r3, #0]
 800e858:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e85c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e860:	681b      	ldr	r3, [r3, #0]
 800e862:	781b      	ldrb	r3, [r3, #0]
 800e864:	009b      	lsls	r3, r3, #2
 800e866:	4413      	add	r3, r2
 800e868:	881b      	ldrh	r3, [r3, #0]
 800e86a:	b29b      	uxth	r3, r3
 800e86c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e870:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e874:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800e878:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800e87c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800e880:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800e884:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800e888:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800e88c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800e890:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e894:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e898:	681a      	ldr	r2, [r3, #0]
 800e89a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e89e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e8a2:	681b      	ldr	r3, [r3, #0]
 800e8a4:	781b      	ldrb	r3, [r3, #0]
 800e8a6:	009b      	lsls	r3, r3, #2
 800e8a8:	441a      	add	r2, r3
 800e8aa:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800e8ae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e8b2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e8b6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e8ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e8be:	b29b      	uxth	r3, r3
 800e8c0:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800e8c2:	2300      	movs	r3, #0
}
 800e8c4:	4618      	mov	r0, r3
 800e8c6:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800e8ca:	46bd      	mov	sp, r7
 800e8cc:	bd80      	pop	{r7, pc}

0800e8ce <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800e8ce:	b480      	push	{r7}
 800e8d0:	b085      	sub	sp, #20
 800e8d2:	af00      	add	r7, sp, #0
 800e8d4:	6078      	str	r0, [r7, #4]
 800e8d6:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800e8d8:	683b      	ldr	r3, [r7, #0]
 800e8da:	785b      	ldrb	r3, [r3, #1]
 800e8dc:	2b00      	cmp	r3, #0
 800e8de:	d020      	beq.n	800e922 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800e8e0:	687a      	ldr	r2, [r7, #4]
 800e8e2:	683b      	ldr	r3, [r7, #0]
 800e8e4:	781b      	ldrb	r3, [r3, #0]
 800e8e6:	009b      	lsls	r3, r3, #2
 800e8e8:	4413      	add	r3, r2
 800e8ea:	881b      	ldrh	r3, [r3, #0]
 800e8ec:	b29b      	uxth	r3, r3
 800e8ee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e8f2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e8f6:	81bb      	strh	r3, [r7, #12]
 800e8f8:	89bb      	ldrh	r3, [r7, #12]
 800e8fa:	f083 0310 	eor.w	r3, r3, #16
 800e8fe:	81bb      	strh	r3, [r7, #12]
 800e900:	687a      	ldr	r2, [r7, #4]
 800e902:	683b      	ldr	r3, [r7, #0]
 800e904:	781b      	ldrb	r3, [r3, #0]
 800e906:	009b      	lsls	r3, r3, #2
 800e908:	441a      	add	r2, r3
 800e90a:	89bb      	ldrh	r3, [r7, #12]
 800e90c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e910:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e914:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e918:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e91c:	b29b      	uxth	r3, r3
 800e91e:	8013      	strh	r3, [r2, #0]
 800e920:	e01f      	b.n	800e962 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800e922:	687a      	ldr	r2, [r7, #4]
 800e924:	683b      	ldr	r3, [r7, #0]
 800e926:	781b      	ldrb	r3, [r3, #0]
 800e928:	009b      	lsls	r3, r3, #2
 800e92a:	4413      	add	r3, r2
 800e92c:	881b      	ldrh	r3, [r3, #0]
 800e92e:	b29b      	uxth	r3, r3
 800e930:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e934:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e938:	81fb      	strh	r3, [r7, #14]
 800e93a:	89fb      	ldrh	r3, [r7, #14]
 800e93c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800e940:	81fb      	strh	r3, [r7, #14]
 800e942:	687a      	ldr	r2, [r7, #4]
 800e944:	683b      	ldr	r3, [r7, #0]
 800e946:	781b      	ldrb	r3, [r3, #0]
 800e948:	009b      	lsls	r3, r3, #2
 800e94a:	441a      	add	r2, r3
 800e94c:	89fb      	ldrh	r3, [r7, #14]
 800e94e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e952:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e956:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e95a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e95e:	b29b      	uxth	r3, r3
 800e960:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800e962:	2300      	movs	r3, #0
}
 800e964:	4618      	mov	r0, r3
 800e966:	3714      	adds	r7, #20
 800e968:	46bd      	mov	sp, r7
 800e96a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e96e:	4770      	bx	lr

0800e970 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800e970:	b480      	push	{r7}
 800e972:	b087      	sub	sp, #28
 800e974:	af00      	add	r7, sp, #0
 800e976:	6078      	str	r0, [r7, #4]
 800e978:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800e97a:	683b      	ldr	r3, [r7, #0]
 800e97c:	7b1b      	ldrb	r3, [r3, #12]
 800e97e:	2b00      	cmp	r3, #0
 800e980:	f040 809d 	bne.w	800eabe <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 800e984:	683b      	ldr	r3, [r7, #0]
 800e986:	785b      	ldrb	r3, [r3, #1]
 800e988:	2b00      	cmp	r3, #0
 800e98a:	d04c      	beq.n	800ea26 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e98c:	687a      	ldr	r2, [r7, #4]
 800e98e:	683b      	ldr	r3, [r7, #0]
 800e990:	781b      	ldrb	r3, [r3, #0]
 800e992:	009b      	lsls	r3, r3, #2
 800e994:	4413      	add	r3, r2
 800e996:	881b      	ldrh	r3, [r3, #0]
 800e998:	823b      	strh	r3, [r7, #16]
 800e99a:	8a3b      	ldrh	r3, [r7, #16]
 800e99c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e9a0:	2b00      	cmp	r3, #0
 800e9a2:	d01b      	beq.n	800e9dc <USB_EPClearStall+0x6c>
 800e9a4:	687a      	ldr	r2, [r7, #4]
 800e9a6:	683b      	ldr	r3, [r7, #0]
 800e9a8:	781b      	ldrb	r3, [r3, #0]
 800e9aa:	009b      	lsls	r3, r3, #2
 800e9ac:	4413      	add	r3, r2
 800e9ae:	881b      	ldrh	r3, [r3, #0]
 800e9b0:	b29b      	uxth	r3, r3
 800e9b2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e9b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e9ba:	81fb      	strh	r3, [r7, #14]
 800e9bc:	687a      	ldr	r2, [r7, #4]
 800e9be:	683b      	ldr	r3, [r7, #0]
 800e9c0:	781b      	ldrb	r3, [r3, #0]
 800e9c2:	009b      	lsls	r3, r3, #2
 800e9c4:	441a      	add	r2, r3
 800e9c6:	89fb      	ldrh	r3, [r7, #14]
 800e9c8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e9cc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e9d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e9d4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800e9d8:	b29b      	uxth	r3, r3
 800e9da:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800e9dc:	683b      	ldr	r3, [r7, #0]
 800e9de:	78db      	ldrb	r3, [r3, #3]
 800e9e0:	2b01      	cmp	r3, #1
 800e9e2:	d06c      	beq.n	800eabe <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800e9e4:	687a      	ldr	r2, [r7, #4]
 800e9e6:	683b      	ldr	r3, [r7, #0]
 800e9e8:	781b      	ldrb	r3, [r3, #0]
 800e9ea:	009b      	lsls	r3, r3, #2
 800e9ec:	4413      	add	r3, r2
 800e9ee:	881b      	ldrh	r3, [r3, #0]
 800e9f0:	b29b      	uxth	r3, r3
 800e9f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e9f6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e9fa:	81bb      	strh	r3, [r7, #12]
 800e9fc:	89bb      	ldrh	r3, [r7, #12]
 800e9fe:	f083 0320 	eor.w	r3, r3, #32
 800ea02:	81bb      	strh	r3, [r7, #12]
 800ea04:	687a      	ldr	r2, [r7, #4]
 800ea06:	683b      	ldr	r3, [r7, #0]
 800ea08:	781b      	ldrb	r3, [r3, #0]
 800ea0a:	009b      	lsls	r3, r3, #2
 800ea0c:	441a      	add	r2, r3
 800ea0e:	89bb      	ldrh	r3, [r7, #12]
 800ea10:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ea14:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ea18:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ea1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ea20:	b29b      	uxth	r3, r3
 800ea22:	8013      	strh	r3, [r2, #0]
 800ea24:	e04b      	b.n	800eabe <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ea26:	687a      	ldr	r2, [r7, #4]
 800ea28:	683b      	ldr	r3, [r7, #0]
 800ea2a:	781b      	ldrb	r3, [r3, #0]
 800ea2c:	009b      	lsls	r3, r3, #2
 800ea2e:	4413      	add	r3, r2
 800ea30:	881b      	ldrh	r3, [r3, #0]
 800ea32:	82fb      	strh	r3, [r7, #22]
 800ea34:	8afb      	ldrh	r3, [r7, #22]
 800ea36:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ea3a:	2b00      	cmp	r3, #0
 800ea3c:	d01b      	beq.n	800ea76 <USB_EPClearStall+0x106>
 800ea3e:	687a      	ldr	r2, [r7, #4]
 800ea40:	683b      	ldr	r3, [r7, #0]
 800ea42:	781b      	ldrb	r3, [r3, #0]
 800ea44:	009b      	lsls	r3, r3, #2
 800ea46:	4413      	add	r3, r2
 800ea48:	881b      	ldrh	r3, [r3, #0]
 800ea4a:	b29b      	uxth	r3, r3
 800ea4c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ea50:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ea54:	82bb      	strh	r3, [r7, #20]
 800ea56:	687a      	ldr	r2, [r7, #4]
 800ea58:	683b      	ldr	r3, [r7, #0]
 800ea5a:	781b      	ldrb	r3, [r3, #0]
 800ea5c:	009b      	lsls	r3, r3, #2
 800ea5e:	441a      	add	r2, r3
 800ea60:	8abb      	ldrh	r3, [r7, #20]
 800ea62:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ea66:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ea6a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ea6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ea72:	b29b      	uxth	r3, r3
 800ea74:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800ea76:	687a      	ldr	r2, [r7, #4]
 800ea78:	683b      	ldr	r3, [r7, #0]
 800ea7a:	781b      	ldrb	r3, [r3, #0]
 800ea7c:	009b      	lsls	r3, r3, #2
 800ea7e:	4413      	add	r3, r2
 800ea80:	881b      	ldrh	r3, [r3, #0]
 800ea82:	b29b      	uxth	r3, r3
 800ea84:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ea88:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ea8c:	827b      	strh	r3, [r7, #18]
 800ea8e:	8a7b      	ldrh	r3, [r7, #18]
 800ea90:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800ea94:	827b      	strh	r3, [r7, #18]
 800ea96:	8a7b      	ldrh	r3, [r7, #18]
 800ea98:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800ea9c:	827b      	strh	r3, [r7, #18]
 800ea9e:	687a      	ldr	r2, [r7, #4]
 800eaa0:	683b      	ldr	r3, [r7, #0]
 800eaa2:	781b      	ldrb	r3, [r3, #0]
 800eaa4:	009b      	lsls	r3, r3, #2
 800eaa6:	441a      	add	r2, r3
 800eaa8:	8a7b      	ldrh	r3, [r7, #18]
 800eaaa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800eaae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800eab2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800eab6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eaba:	b29b      	uxth	r3, r3
 800eabc:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800eabe:	2300      	movs	r3, #0
}
 800eac0:	4618      	mov	r0, r3
 800eac2:	371c      	adds	r7, #28
 800eac4:	46bd      	mov	sp, r7
 800eac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaca:	4770      	bx	lr

0800eacc <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800eacc:	b480      	push	{r7}
 800eace:	b083      	sub	sp, #12
 800ead0:	af00      	add	r7, sp, #0
 800ead2:	6078      	str	r0, [r7, #4]
 800ead4:	460b      	mov	r3, r1
 800ead6:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800ead8:	78fb      	ldrb	r3, [r7, #3]
 800eada:	2b00      	cmp	r3, #0
 800eadc:	d103      	bne.n	800eae6 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800eade:	687b      	ldr	r3, [r7, #4]
 800eae0:	2280      	movs	r2, #128	@ 0x80
 800eae2:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800eae6:	2300      	movs	r3, #0
}
 800eae8:	4618      	mov	r0, r3
 800eaea:	370c      	adds	r7, #12
 800eaec:	46bd      	mov	sp, r7
 800eaee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaf2:	4770      	bx	lr

0800eaf4 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800eaf4:	b480      	push	{r7}
 800eaf6:	b083      	sub	sp, #12
 800eaf8:	af00      	add	r7, sp, #0
 800eafa:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800eafc:	687b      	ldr	r3, [r7, #4]
 800eafe:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800eb02:	b29b      	uxth	r3, r3
 800eb04:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800eb08:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800eb0c:	b29a      	uxth	r2, r3
 800eb0e:	687b      	ldr	r3, [r7, #4]
 800eb10:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800eb14:	2300      	movs	r3, #0
}
 800eb16:	4618      	mov	r0, r3
 800eb18:	370c      	adds	r7, #12
 800eb1a:	46bd      	mov	sp, r7
 800eb1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb20:	4770      	bx	lr

0800eb22 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800eb22:	b480      	push	{r7}
 800eb24:	b085      	sub	sp, #20
 800eb26:	af00      	add	r7, sp, #0
 800eb28:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800eb2a:	687b      	ldr	r3, [r7, #4]
 800eb2c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800eb30:	b29b      	uxth	r3, r3
 800eb32:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800eb34:	68fb      	ldr	r3, [r7, #12]
}
 800eb36:	4618      	mov	r0, r3
 800eb38:	3714      	adds	r7, #20
 800eb3a:	46bd      	mov	sp, r7
 800eb3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb40:	4770      	bx	lr

0800eb42 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800eb42:	b480      	push	{r7}
 800eb44:	b08b      	sub	sp, #44	@ 0x2c
 800eb46:	af00      	add	r7, sp, #0
 800eb48:	60f8      	str	r0, [r7, #12]
 800eb4a:	60b9      	str	r1, [r7, #8]
 800eb4c:	4611      	mov	r1, r2
 800eb4e:	461a      	mov	r2, r3
 800eb50:	460b      	mov	r3, r1
 800eb52:	80fb      	strh	r3, [r7, #6]
 800eb54:	4613      	mov	r3, r2
 800eb56:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800eb58:	88bb      	ldrh	r3, [r7, #4]
 800eb5a:	3301      	adds	r3, #1
 800eb5c:	085b      	lsrs	r3, r3, #1
 800eb5e:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800eb60:	68fb      	ldr	r3, [r7, #12]
 800eb62:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800eb64:	68bb      	ldr	r3, [r7, #8]
 800eb66:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800eb68:	88fa      	ldrh	r2, [r7, #6]
 800eb6a:	697b      	ldr	r3, [r7, #20]
 800eb6c:	4413      	add	r3, r2
 800eb6e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800eb72:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800eb74:	69bb      	ldr	r3, [r7, #24]
 800eb76:	627b      	str	r3, [r7, #36]	@ 0x24
 800eb78:	e01b      	b.n	800ebb2 <USB_WritePMA+0x70>
  {
    WrVal = pBuf[0];
 800eb7a:	69fb      	ldr	r3, [r7, #28]
 800eb7c:	781b      	ldrb	r3, [r3, #0]
 800eb7e:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800eb80:	69fb      	ldr	r3, [r7, #28]
 800eb82:	3301      	adds	r3, #1
 800eb84:	781b      	ldrb	r3, [r3, #0]
 800eb86:	021b      	lsls	r3, r3, #8
 800eb88:	b21a      	sxth	r2, r3
 800eb8a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800eb8e:	4313      	orrs	r3, r2
 800eb90:	b21b      	sxth	r3, r3
 800eb92:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800eb94:	6a3b      	ldr	r3, [r7, #32]
 800eb96:	8a7a      	ldrh	r2, [r7, #18]
 800eb98:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800eb9a:	6a3b      	ldr	r3, [r7, #32]
 800eb9c:	3302      	adds	r3, #2
 800eb9e:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800eba0:	69fb      	ldr	r3, [r7, #28]
 800eba2:	3301      	adds	r3, #1
 800eba4:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800eba6:	69fb      	ldr	r3, [r7, #28]
 800eba8:	3301      	adds	r3, #1
 800ebaa:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800ebac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ebae:	3b01      	subs	r3, #1
 800ebb0:	627b      	str	r3, [r7, #36]	@ 0x24
 800ebb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ebb4:	2b00      	cmp	r3, #0
 800ebb6:	d1e0      	bne.n	800eb7a <USB_WritePMA+0x38>
  }
}
 800ebb8:	bf00      	nop
 800ebba:	bf00      	nop
 800ebbc:	372c      	adds	r7, #44	@ 0x2c
 800ebbe:	46bd      	mov	sp, r7
 800ebc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebc4:	4770      	bx	lr

0800ebc6 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800ebc6:	b480      	push	{r7}
 800ebc8:	b08b      	sub	sp, #44	@ 0x2c
 800ebca:	af00      	add	r7, sp, #0
 800ebcc:	60f8      	str	r0, [r7, #12]
 800ebce:	60b9      	str	r1, [r7, #8]
 800ebd0:	4611      	mov	r1, r2
 800ebd2:	461a      	mov	r2, r3
 800ebd4:	460b      	mov	r3, r1
 800ebd6:	80fb      	strh	r3, [r7, #6]
 800ebd8:	4613      	mov	r3, r2
 800ebda:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800ebdc:	88bb      	ldrh	r3, [r7, #4]
 800ebde:	085b      	lsrs	r3, r3, #1
 800ebe0:	b29b      	uxth	r3, r3
 800ebe2:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800ebe4:	68fb      	ldr	r3, [r7, #12]
 800ebe6:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800ebe8:	68bb      	ldr	r3, [r7, #8]
 800ebea:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800ebec:	88fa      	ldrh	r2, [r7, #6]
 800ebee:	697b      	ldr	r3, [r7, #20]
 800ebf0:	4413      	add	r3, r2
 800ebf2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ebf6:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800ebf8:	69bb      	ldr	r3, [r7, #24]
 800ebfa:	627b      	str	r3, [r7, #36]	@ 0x24
 800ebfc:	e018      	b.n	800ec30 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800ebfe:	6a3b      	ldr	r3, [r7, #32]
 800ec00:	881b      	ldrh	r3, [r3, #0]
 800ec02:	b29b      	uxth	r3, r3
 800ec04:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800ec06:	6a3b      	ldr	r3, [r7, #32]
 800ec08:	3302      	adds	r3, #2
 800ec0a:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800ec0c:	693b      	ldr	r3, [r7, #16]
 800ec0e:	b2da      	uxtb	r2, r3
 800ec10:	69fb      	ldr	r3, [r7, #28]
 800ec12:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800ec14:	69fb      	ldr	r3, [r7, #28]
 800ec16:	3301      	adds	r3, #1
 800ec18:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800ec1a:	693b      	ldr	r3, [r7, #16]
 800ec1c:	0a1b      	lsrs	r3, r3, #8
 800ec1e:	b2da      	uxtb	r2, r3
 800ec20:	69fb      	ldr	r3, [r7, #28]
 800ec22:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800ec24:	69fb      	ldr	r3, [r7, #28]
 800ec26:	3301      	adds	r3, #1
 800ec28:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800ec2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec2c:	3b01      	subs	r3, #1
 800ec2e:	627b      	str	r3, [r7, #36]	@ 0x24
 800ec30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec32:	2b00      	cmp	r3, #0
 800ec34:	d1e3      	bne.n	800ebfe <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800ec36:	88bb      	ldrh	r3, [r7, #4]
 800ec38:	f003 0301 	and.w	r3, r3, #1
 800ec3c:	b29b      	uxth	r3, r3
 800ec3e:	2b00      	cmp	r3, #0
 800ec40:	d007      	beq.n	800ec52 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800ec42:	6a3b      	ldr	r3, [r7, #32]
 800ec44:	881b      	ldrh	r3, [r3, #0]
 800ec46:	b29b      	uxth	r3, r3
 800ec48:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800ec4a:	693b      	ldr	r3, [r7, #16]
 800ec4c:	b2da      	uxtb	r2, r3
 800ec4e:	69fb      	ldr	r3, [r7, #28]
 800ec50:	701a      	strb	r2, [r3, #0]
  }
}
 800ec52:	bf00      	nop
 800ec54:	372c      	adds	r7, #44	@ 0x2c
 800ec56:	46bd      	mov	sp, r7
 800ec58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec5c:	4770      	bx	lr

0800ec5e <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ec5e:	b580      	push	{r7, lr}
 800ec60:	b084      	sub	sp, #16
 800ec62:	af00      	add	r7, sp, #0
 800ec64:	6078      	str	r0, [r7, #4]
 800ec66:	460b      	mov	r3, r1
 800ec68:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800ec6a:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800ec6e:	f002 f90f 	bl	8010e90 <USBD_static_malloc>
 800ec72:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800ec74:	68fb      	ldr	r3, [r7, #12]
 800ec76:	2b00      	cmp	r3, #0
 800ec78:	d105      	bne.n	800ec86 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800ec7a:	687b      	ldr	r3, [r7, #4]
 800ec7c:	2200      	movs	r2, #0
 800ec7e:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 800ec82:	2302      	movs	r3, #2
 800ec84:	e066      	b.n	800ed54 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800ec86:	687b      	ldr	r3, [r7, #4]
 800ec88:	68fa      	ldr	r2, [r7, #12]
 800ec8a:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ec8e:	687b      	ldr	r3, [r7, #4]
 800ec90:	7c1b      	ldrb	r3, [r3, #16]
 800ec92:	2b00      	cmp	r3, #0
 800ec94:	d119      	bne.n	800ecca <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800ec96:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ec9a:	2202      	movs	r2, #2
 800ec9c:	2181      	movs	r1, #129	@ 0x81
 800ec9e:	6878      	ldr	r0, [r7, #4]
 800eca0:	f001 ff9d 	bl	8010bde <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800eca4:	687b      	ldr	r3, [r7, #4]
 800eca6:	2201      	movs	r2, #1
 800eca8:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800ecaa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ecae:	2202      	movs	r2, #2
 800ecb0:	2101      	movs	r1, #1
 800ecb2:	6878      	ldr	r0, [r7, #4]
 800ecb4:	f001 ff93 	bl	8010bde <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800ecb8:	687b      	ldr	r3, [r7, #4]
 800ecba:	2201      	movs	r2, #1
 800ecbc:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800ecc0:	687b      	ldr	r3, [r7, #4]
 800ecc2:	2210      	movs	r2, #16
 800ecc4:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 800ecc8:	e016      	b.n	800ecf8 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800ecca:	2340      	movs	r3, #64	@ 0x40
 800eccc:	2202      	movs	r2, #2
 800ecce:	2181      	movs	r1, #129	@ 0x81
 800ecd0:	6878      	ldr	r0, [r7, #4]
 800ecd2:	f001 ff84 	bl	8010bde <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800ecd6:	687b      	ldr	r3, [r7, #4]
 800ecd8:	2201      	movs	r2, #1
 800ecda:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800ecdc:	2340      	movs	r3, #64	@ 0x40
 800ecde:	2202      	movs	r2, #2
 800ece0:	2101      	movs	r1, #1
 800ece2:	6878      	ldr	r0, [r7, #4]
 800ece4:	f001 ff7b 	bl	8010bde <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800ece8:	687b      	ldr	r3, [r7, #4]
 800ecea:	2201      	movs	r2, #1
 800ecec:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800ecf0:	687b      	ldr	r3, [r7, #4]
 800ecf2:	2210      	movs	r2, #16
 800ecf4:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800ecf8:	2308      	movs	r3, #8
 800ecfa:	2203      	movs	r2, #3
 800ecfc:	2182      	movs	r1, #130	@ 0x82
 800ecfe:	6878      	ldr	r0, [r7, #4]
 800ed00:	f001 ff6d 	bl	8010bde <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800ed04:	687b      	ldr	r3, [r7, #4]
 800ed06:	2201      	movs	r2, #1
 800ed08:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800ed0c:	687b      	ldr	r3, [r7, #4]
 800ed0e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ed12:	681b      	ldr	r3, [r3, #0]
 800ed14:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800ed16:	68fb      	ldr	r3, [r7, #12]
 800ed18:	2200      	movs	r2, #0
 800ed1a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800ed1e:	68fb      	ldr	r3, [r7, #12]
 800ed20:	2200      	movs	r2, #0
 800ed22:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ed26:	687b      	ldr	r3, [r7, #4]
 800ed28:	7c1b      	ldrb	r3, [r3, #16]
 800ed2a:	2b00      	cmp	r3, #0
 800ed2c:	d109      	bne.n	800ed42 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800ed2e:	68fb      	ldr	r3, [r7, #12]
 800ed30:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800ed34:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ed38:	2101      	movs	r1, #1
 800ed3a:	6878      	ldr	r0, [r7, #4]
 800ed3c:	f002 f83e 	bl	8010dbc <USBD_LL_PrepareReceive>
 800ed40:	e007      	b.n	800ed52 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800ed42:	68fb      	ldr	r3, [r7, #12]
 800ed44:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800ed48:	2340      	movs	r3, #64	@ 0x40
 800ed4a:	2101      	movs	r1, #1
 800ed4c:	6878      	ldr	r0, [r7, #4]
 800ed4e:	f002 f835 	bl	8010dbc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800ed52:	2300      	movs	r3, #0
}
 800ed54:	4618      	mov	r0, r3
 800ed56:	3710      	adds	r7, #16
 800ed58:	46bd      	mov	sp, r7
 800ed5a:	bd80      	pop	{r7, pc}

0800ed5c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ed5c:	b580      	push	{r7, lr}
 800ed5e:	b082      	sub	sp, #8
 800ed60:	af00      	add	r7, sp, #0
 800ed62:	6078      	str	r0, [r7, #4]
 800ed64:	460b      	mov	r3, r1
 800ed66:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800ed68:	2181      	movs	r1, #129	@ 0x81
 800ed6a:	6878      	ldr	r0, [r7, #4]
 800ed6c:	f001 ff5d 	bl	8010c2a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800ed70:	687b      	ldr	r3, [r7, #4]
 800ed72:	2200      	movs	r2, #0
 800ed74:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800ed76:	2101      	movs	r1, #1
 800ed78:	6878      	ldr	r0, [r7, #4]
 800ed7a:	f001 ff56 	bl	8010c2a <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800ed7e:	687b      	ldr	r3, [r7, #4]
 800ed80:	2200      	movs	r2, #0
 800ed82:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800ed86:	2182      	movs	r1, #130	@ 0x82
 800ed88:	6878      	ldr	r0, [r7, #4]
 800ed8a:	f001 ff4e 	bl	8010c2a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800ed8e:	687b      	ldr	r3, [r7, #4]
 800ed90:	2200      	movs	r2, #0
 800ed92:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800ed96:	687b      	ldr	r3, [r7, #4]
 800ed98:	2200      	movs	r2, #0
 800ed9a:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800ed9e:	687b      	ldr	r3, [r7, #4]
 800eda0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800eda4:	2b00      	cmp	r3, #0
 800eda6:	d00e      	beq.n	800edc6 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800eda8:	687b      	ldr	r3, [r7, #4]
 800edaa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800edae:	685b      	ldr	r3, [r3, #4]
 800edb0:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800edb2:	687b      	ldr	r3, [r7, #4]
 800edb4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800edb8:	4618      	mov	r0, r3
 800edba:	f002 f877 	bl	8010eac <USBD_static_free>
    pdev->pClassData = NULL;
 800edbe:	687b      	ldr	r3, [r7, #4]
 800edc0:	2200      	movs	r2, #0
 800edc2:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800edc6:	2300      	movs	r3, #0
}
 800edc8:	4618      	mov	r0, r3
 800edca:	3708      	adds	r7, #8
 800edcc:	46bd      	mov	sp, r7
 800edce:	bd80      	pop	{r7, pc}

0800edd0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800edd0:	b580      	push	{r7, lr}
 800edd2:	b086      	sub	sp, #24
 800edd4:	af00      	add	r7, sp, #0
 800edd6:	6078      	str	r0, [r7, #4]
 800edd8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800edda:	687b      	ldr	r3, [r7, #4]
 800eddc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ede0:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800ede2:	2300      	movs	r3, #0
 800ede4:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800ede6:	2300      	movs	r3, #0
 800ede8:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800edea:	2300      	movs	r3, #0
 800edec:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800edee:	693b      	ldr	r3, [r7, #16]
 800edf0:	2b00      	cmp	r3, #0
 800edf2:	d101      	bne.n	800edf8 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800edf4:	2303      	movs	r3, #3
 800edf6:	e0af      	b.n	800ef58 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800edf8:	683b      	ldr	r3, [r7, #0]
 800edfa:	781b      	ldrb	r3, [r3, #0]
 800edfc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ee00:	2b00      	cmp	r3, #0
 800ee02:	d03f      	beq.n	800ee84 <USBD_CDC_Setup+0xb4>
 800ee04:	2b20      	cmp	r3, #32
 800ee06:	f040 809f 	bne.w	800ef48 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800ee0a:	683b      	ldr	r3, [r7, #0]
 800ee0c:	88db      	ldrh	r3, [r3, #6]
 800ee0e:	2b00      	cmp	r3, #0
 800ee10:	d02e      	beq.n	800ee70 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800ee12:	683b      	ldr	r3, [r7, #0]
 800ee14:	781b      	ldrb	r3, [r3, #0]
 800ee16:	b25b      	sxtb	r3, r3
 800ee18:	2b00      	cmp	r3, #0
 800ee1a:	da16      	bge.n	800ee4a <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800ee1c:	687b      	ldr	r3, [r7, #4]
 800ee1e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ee22:	689b      	ldr	r3, [r3, #8]
 800ee24:	683a      	ldr	r2, [r7, #0]
 800ee26:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800ee28:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800ee2a:	683a      	ldr	r2, [r7, #0]
 800ee2c:	88d2      	ldrh	r2, [r2, #6]
 800ee2e:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800ee30:	683b      	ldr	r3, [r7, #0]
 800ee32:	88db      	ldrh	r3, [r3, #6]
 800ee34:	2b07      	cmp	r3, #7
 800ee36:	bf28      	it	cs
 800ee38:	2307      	movcs	r3, #7
 800ee3a:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800ee3c:	693b      	ldr	r3, [r7, #16]
 800ee3e:	89fa      	ldrh	r2, [r7, #14]
 800ee40:	4619      	mov	r1, r3
 800ee42:	6878      	ldr	r0, [r7, #4]
 800ee44:	f001 facd 	bl	80103e2 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800ee48:	e085      	b.n	800ef56 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800ee4a:	683b      	ldr	r3, [r7, #0]
 800ee4c:	785a      	ldrb	r2, [r3, #1]
 800ee4e:	693b      	ldr	r3, [r7, #16]
 800ee50:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800ee54:	683b      	ldr	r3, [r7, #0]
 800ee56:	88db      	ldrh	r3, [r3, #6]
 800ee58:	b2da      	uxtb	r2, r3
 800ee5a:	693b      	ldr	r3, [r7, #16]
 800ee5c:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800ee60:	6939      	ldr	r1, [r7, #16]
 800ee62:	683b      	ldr	r3, [r7, #0]
 800ee64:	88db      	ldrh	r3, [r3, #6]
 800ee66:	461a      	mov	r2, r3
 800ee68:	6878      	ldr	r0, [r7, #4]
 800ee6a:	f001 fae6 	bl	801043a <USBD_CtlPrepareRx>
      break;
 800ee6e:	e072      	b.n	800ef56 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800ee70:	687b      	ldr	r3, [r7, #4]
 800ee72:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ee76:	689b      	ldr	r3, [r3, #8]
 800ee78:	683a      	ldr	r2, [r7, #0]
 800ee7a:	7850      	ldrb	r0, [r2, #1]
 800ee7c:	2200      	movs	r2, #0
 800ee7e:	6839      	ldr	r1, [r7, #0]
 800ee80:	4798      	blx	r3
      break;
 800ee82:	e068      	b.n	800ef56 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ee84:	683b      	ldr	r3, [r7, #0]
 800ee86:	785b      	ldrb	r3, [r3, #1]
 800ee88:	2b0b      	cmp	r3, #11
 800ee8a:	d852      	bhi.n	800ef32 <USBD_CDC_Setup+0x162>
 800ee8c:	a201      	add	r2, pc, #4	@ (adr r2, 800ee94 <USBD_CDC_Setup+0xc4>)
 800ee8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ee92:	bf00      	nop
 800ee94:	0800eec5 	.word	0x0800eec5
 800ee98:	0800ef41 	.word	0x0800ef41
 800ee9c:	0800ef33 	.word	0x0800ef33
 800eea0:	0800ef33 	.word	0x0800ef33
 800eea4:	0800ef33 	.word	0x0800ef33
 800eea8:	0800ef33 	.word	0x0800ef33
 800eeac:	0800ef33 	.word	0x0800ef33
 800eeb0:	0800ef33 	.word	0x0800ef33
 800eeb4:	0800ef33 	.word	0x0800ef33
 800eeb8:	0800ef33 	.word	0x0800ef33
 800eebc:	0800eeef 	.word	0x0800eeef
 800eec0:	0800ef19 	.word	0x0800ef19
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800eec4:	687b      	ldr	r3, [r7, #4]
 800eec6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800eeca:	b2db      	uxtb	r3, r3
 800eecc:	2b03      	cmp	r3, #3
 800eece:	d107      	bne.n	800eee0 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800eed0:	f107 030a 	add.w	r3, r7, #10
 800eed4:	2202      	movs	r2, #2
 800eed6:	4619      	mov	r1, r3
 800eed8:	6878      	ldr	r0, [r7, #4]
 800eeda:	f001 fa82 	bl	80103e2 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800eede:	e032      	b.n	800ef46 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800eee0:	6839      	ldr	r1, [r7, #0]
 800eee2:	6878      	ldr	r0, [r7, #4]
 800eee4:	f001 fa0c 	bl	8010300 <USBD_CtlError>
            ret = USBD_FAIL;
 800eee8:	2303      	movs	r3, #3
 800eeea:	75fb      	strb	r3, [r7, #23]
          break;
 800eeec:	e02b      	b.n	800ef46 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800eeee:	687b      	ldr	r3, [r7, #4]
 800eef0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800eef4:	b2db      	uxtb	r3, r3
 800eef6:	2b03      	cmp	r3, #3
 800eef8:	d107      	bne.n	800ef0a <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800eefa:	f107 030d 	add.w	r3, r7, #13
 800eefe:	2201      	movs	r2, #1
 800ef00:	4619      	mov	r1, r3
 800ef02:	6878      	ldr	r0, [r7, #4]
 800ef04:	f001 fa6d 	bl	80103e2 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800ef08:	e01d      	b.n	800ef46 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800ef0a:	6839      	ldr	r1, [r7, #0]
 800ef0c:	6878      	ldr	r0, [r7, #4]
 800ef0e:	f001 f9f7 	bl	8010300 <USBD_CtlError>
            ret = USBD_FAIL;
 800ef12:	2303      	movs	r3, #3
 800ef14:	75fb      	strb	r3, [r7, #23]
          break;
 800ef16:	e016      	b.n	800ef46 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800ef18:	687b      	ldr	r3, [r7, #4]
 800ef1a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ef1e:	b2db      	uxtb	r3, r3
 800ef20:	2b03      	cmp	r3, #3
 800ef22:	d00f      	beq.n	800ef44 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800ef24:	6839      	ldr	r1, [r7, #0]
 800ef26:	6878      	ldr	r0, [r7, #4]
 800ef28:	f001 f9ea 	bl	8010300 <USBD_CtlError>
            ret = USBD_FAIL;
 800ef2c:	2303      	movs	r3, #3
 800ef2e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800ef30:	e008      	b.n	800ef44 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800ef32:	6839      	ldr	r1, [r7, #0]
 800ef34:	6878      	ldr	r0, [r7, #4]
 800ef36:	f001 f9e3 	bl	8010300 <USBD_CtlError>
          ret = USBD_FAIL;
 800ef3a:	2303      	movs	r3, #3
 800ef3c:	75fb      	strb	r3, [r7, #23]
          break;
 800ef3e:	e002      	b.n	800ef46 <USBD_CDC_Setup+0x176>
          break;
 800ef40:	bf00      	nop
 800ef42:	e008      	b.n	800ef56 <USBD_CDC_Setup+0x186>
          break;
 800ef44:	bf00      	nop
      }
      break;
 800ef46:	e006      	b.n	800ef56 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800ef48:	6839      	ldr	r1, [r7, #0]
 800ef4a:	6878      	ldr	r0, [r7, #4]
 800ef4c:	f001 f9d8 	bl	8010300 <USBD_CtlError>
      ret = USBD_FAIL;
 800ef50:	2303      	movs	r3, #3
 800ef52:	75fb      	strb	r3, [r7, #23]
      break;
 800ef54:	bf00      	nop
  }

  return (uint8_t)ret;
 800ef56:	7dfb      	ldrb	r3, [r7, #23]
}
 800ef58:	4618      	mov	r0, r3
 800ef5a:	3718      	adds	r7, #24
 800ef5c:	46bd      	mov	sp, r7
 800ef5e:	bd80      	pop	{r7, pc}

0800ef60 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800ef60:	b580      	push	{r7, lr}
 800ef62:	b084      	sub	sp, #16
 800ef64:	af00      	add	r7, sp, #0
 800ef66:	6078      	str	r0, [r7, #4]
 800ef68:	460b      	mov	r3, r1
 800ef6a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800ef6c:	687b      	ldr	r3, [r7, #4]
 800ef6e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800ef72:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800ef74:	687b      	ldr	r3, [r7, #4]
 800ef76:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ef7a:	2b00      	cmp	r3, #0
 800ef7c:	d101      	bne.n	800ef82 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800ef7e:	2303      	movs	r3, #3
 800ef80:	e04f      	b.n	800f022 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800ef82:	687b      	ldr	r3, [r7, #4]
 800ef84:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ef88:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800ef8a:	78fa      	ldrb	r2, [r7, #3]
 800ef8c:	6879      	ldr	r1, [r7, #4]
 800ef8e:	4613      	mov	r3, r2
 800ef90:	009b      	lsls	r3, r3, #2
 800ef92:	4413      	add	r3, r2
 800ef94:	009b      	lsls	r3, r3, #2
 800ef96:	440b      	add	r3, r1
 800ef98:	3318      	adds	r3, #24
 800ef9a:	681b      	ldr	r3, [r3, #0]
 800ef9c:	2b00      	cmp	r3, #0
 800ef9e:	d029      	beq.n	800eff4 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800efa0:	78fa      	ldrb	r2, [r7, #3]
 800efa2:	6879      	ldr	r1, [r7, #4]
 800efa4:	4613      	mov	r3, r2
 800efa6:	009b      	lsls	r3, r3, #2
 800efa8:	4413      	add	r3, r2
 800efaa:	009b      	lsls	r3, r3, #2
 800efac:	440b      	add	r3, r1
 800efae:	3318      	adds	r3, #24
 800efb0:	681a      	ldr	r2, [r3, #0]
 800efb2:	78f9      	ldrb	r1, [r7, #3]
 800efb4:	68f8      	ldr	r0, [r7, #12]
 800efb6:	460b      	mov	r3, r1
 800efb8:	009b      	lsls	r3, r3, #2
 800efba:	440b      	add	r3, r1
 800efbc:	00db      	lsls	r3, r3, #3
 800efbe:	4403      	add	r3, r0
 800efc0:	3320      	adds	r3, #32
 800efc2:	681b      	ldr	r3, [r3, #0]
 800efc4:	fbb2 f1f3 	udiv	r1, r2, r3
 800efc8:	fb01 f303 	mul.w	r3, r1, r3
 800efcc:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800efce:	2b00      	cmp	r3, #0
 800efd0:	d110      	bne.n	800eff4 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800efd2:	78fa      	ldrb	r2, [r7, #3]
 800efd4:	6879      	ldr	r1, [r7, #4]
 800efd6:	4613      	mov	r3, r2
 800efd8:	009b      	lsls	r3, r3, #2
 800efda:	4413      	add	r3, r2
 800efdc:	009b      	lsls	r3, r3, #2
 800efde:	440b      	add	r3, r1
 800efe0:	3318      	adds	r3, #24
 800efe2:	2200      	movs	r2, #0
 800efe4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800efe6:	78f9      	ldrb	r1, [r7, #3]
 800efe8:	2300      	movs	r3, #0
 800efea:	2200      	movs	r2, #0
 800efec:	6878      	ldr	r0, [r7, #4]
 800efee:	f001 fec4 	bl	8010d7a <USBD_LL_Transmit>
 800eff2:	e015      	b.n	800f020 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800eff4:	68bb      	ldr	r3, [r7, #8]
 800eff6:	2200      	movs	r2, #0
 800eff8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800effc:	687b      	ldr	r3, [r7, #4]
 800effe:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800f002:	691b      	ldr	r3, [r3, #16]
 800f004:	2b00      	cmp	r3, #0
 800f006:	d00b      	beq.n	800f020 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800f008:	687b      	ldr	r3, [r7, #4]
 800f00a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800f00e:	691b      	ldr	r3, [r3, #16]
 800f010:	68ba      	ldr	r2, [r7, #8]
 800f012:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800f016:	68ba      	ldr	r2, [r7, #8]
 800f018:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800f01c:	78fa      	ldrb	r2, [r7, #3]
 800f01e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800f020:	2300      	movs	r3, #0
}
 800f022:	4618      	mov	r0, r3
 800f024:	3710      	adds	r7, #16
 800f026:	46bd      	mov	sp, r7
 800f028:	bd80      	pop	{r7, pc}

0800f02a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800f02a:	b580      	push	{r7, lr}
 800f02c:	b084      	sub	sp, #16
 800f02e:	af00      	add	r7, sp, #0
 800f030:	6078      	str	r0, [r7, #4]
 800f032:	460b      	mov	r3, r1
 800f034:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f036:	687b      	ldr	r3, [r7, #4]
 800f038:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f03c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800f03e:	687b      	ldr	r3, [r7, #4]
 800f040:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f044:	2b00      	cmp	r3, #0
 800f046:	d101      	bne.n	800f04c <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800f048:	2303      	movs	r3, #3
 800f04a:	e015      	b.n	800f078 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800f04c:	78fb      	ldrb	r3, [r7, #3]
 800f04e:	4619      	mov	r1, r3
 800f050:	6878      	ldr	r0, [r7, #4]
 800f052:	f001 fed4 	bl	8010dfe <USBD_LL_GetRxDataSize>
 800f056:	4602      	mov	r2, r0
 800f058:	68fb      	ldr	r3, [r7, #12]
 800f05a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800f05e:	687b      	ldr	r3, [r7, #4]
 800f060:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800f064:	68db      	ldr	r3, [r3, #12]
 800f066:	68fa      	ldr	r2, [r7, #12]
 800f068:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800f06c:	68fa      	ldr	r2, [r7, #12]
 800f06e:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800f072:	4611      	mov	r1, r2
 800f074:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800f076:	2300      	movs	r3, #0
}
 800f078:	4618      	mov	r0, r3
 800f07a:	3710      	adds	r7, #16
 800f07c:	46bd      	mov	sp, r7
 800f07e:	bd80      	pop	{r7, pc}

0800f080 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800f080:	b580      	push	{r7, lr}
 800f082:	b084      	sub	sp, #16
 800f084:	af00      	add	r7, sp, #0
 800f086:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f088:	687b      	ldr	r3, [r7, #4]
 800f08a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f08e:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800f090:	68fb      	ldr	r3, [r7, #12]
 800f092:	2b00      	cmp	r3, #0
 800f094:	d101      	bne.n	800f09a <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800f096:	2303      	movs	r3, #3
 800f098:	e01a      	b.n	800f0d0 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800f09a:	687b      	ldr	r3, [r7, #4]
 800f09c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800f0a0:	2b00      	cmp	r3, #0
 800f0a2:	d014      	beq.n	800f0ce <USBD_CDC_EP0_RxReady+0x4e>
 800f0a4:	68fb      	ldr	r3, [r7, #12]
 800f0a6:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800f0aa:	2bff      	cmp	r3, #255	@ 0xff
 800f0ac:	d00f      	beq.n	800f0ce <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800f0ae:	687b      	ldr	r3, [r7, #4]
 800f0b0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800f0b4:	689b      	ldr	r3, [r3, #8]
 800f0b6:	68fa      	ldr	r2, [r7, #12]
 800f0b8:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 800f0bc:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800f0be:	68fa      	ldr	r2, [r7, #12]
 800f0c0:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800f0c4:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800f0c6:	68fb      	ldr	r3, [r7, #12]
 800f0c8:	22ff      	movs	r2, #255	@ 0xff
 800f0ca:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800f0ce:	2300      	movs	r3, #0
}
 800f0d0:	4618      	mov	r0, r3
 800f0d2:	3710      	adds	r7, #16
 800f0d4:	46bd      	mov	sp, r7
 800f0d6:	bd80      	pop	{r7, pc}

0800f0d8 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800f0d8:	b480      	push	{r7}
 800f0da:	b083      	sub	sp, #12
 800f0dc:	af00      	add	r7, sp, #0
 800f0de:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800f0e0:	687b      	ldr	r3, [r7, #4]
 800f0e2:	2243      	movs	r2, #67	@ 0x43
 800f0e4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800f0e6:	4b03      	ldr	r3, [pc, #12]	@ (800f0f4 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800f0e8:	4618      	mov	r0, r3
 800f0ea:	370c      	adds	r7, #12
 800f0ec:	46bd      	mov	sp, r7
 800f0ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0f2:	4770      	bx	lr
 800f0f4:	200000fc 	.word	0x200000fc

0800f0f8 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800f0f8:	b480      	push	{r7}
 800f0fa:	b083      	sub	sp, #12
 800f0fc:	af00      	add	r7, sp, #0
 800f0fe:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800f100:	687b      	ldr	r3, [r7, #4]
 800f102:	2243      	movs	r2, #67	@ 0x43
 800f104:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800f106:	4b03      	ldr	r3, [pc, #12]	@ (800f114 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800f108:	4618      	mov	r0, r3
 800f10a:	370c      	adds	r7, #12
 800f10c:	46bd      	mov	sp, r7
 800f10e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f112:	4770      	bx	lr
 800f114:	200000b8 	.word	0x200000b8

0800f118 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800f118:	b480      	push	{r7}
 800f11a:	b083      	sub	sp, #12
 800f11c:	af00      	add	r7, sp, #0
 800f11e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800f120:	687b      	ldr	r3, [r7, #4]
 800f122:	2243      	movs	r2, #67	@ 0x43
 800f124:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800f126:	4b03      	ldr	r3, [pc, #12]	@ (800f134 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800f128:	4618      	mov	r0, r3
 800f12a:	370c      	adds	r7, #12
 800f12c:	46bd      	mov	sp, r7
 800f12e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f132:	4770      	bx	lr
 800f134:	20000140 	.word	0x20000140

0800f138 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800f138:	b480      	push	{r7}
 800f13a:	b083      	sub	sp, #12
 800f13c:	af00      	add	r7, sp, #0
 800f13e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800f140:	687b      	ldr	r3, [r7, #4]
 800f142:	220a      	movs	r2, #10
 800f144:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800f146:	4b03      	ldr	r3, [pc, #12]	@ (800f154 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800f148:	4618      	mov	r0, r3
 800f14a:	370c      	adds	r7, #12
 800f14c:	46bd      	mov	sp, r7
 800f14e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f152:	4770      	bx	lr
 800f154:	20000074 	.word	0x20000074

0800f158 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800f158:	b480      	push	{r7}
 800f15a:	b083      	sub	sp, #12
 800f15c:	af00      	add	r7, sp, #0
 800f15e:	6078      	str	r0, [r7, #4]
 800f160:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800f162:	683b      	ldr	r3, [r7, #0]
 800f164:	2b00      	cmp	r3, #0
 800f166:	d101      	bne.n	800f16c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800f168:	2303      	movs	r3, #3
 800f16a:	e004      	b.n	800f176 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800f16c:	687b      	ldr	r3, [r7, #4]
 800f16e:	683a      	ldr	r2, [r7, #0]
 800f170:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 800f174:	2300      	movs	r3, #0
}
 800f176:	4618      	mov	r0, r3
 800f178:	370c      	adds	r7, #12
 800f17a:	46bd      	mov	sp, r7
 800f17c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f180:	4770      	bx	lr

0800f182 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800f182:	b480      	push	{r7}
 800f184:	b087      	sub	sp, #28
 800f186:	af00      	add	r7, sp, #0
 800f188:	60f8      	str	r0, [r7, #12]
 800f18a:	60b9      	str	r1, [r7, #8]
 800f18c:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f18e:	68fb      	ldr	r3, [r7, #12]
 800f190:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f194:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800f196:	697b      	ldr	r3, [r7, #20]
 800f198:	2b00      	cmp	r3, #0
 800f19a:	d101      	bne.n	800f1a0 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800f19c:	2303      	movs	r3, #3
 800f19e:	e008      	b.n	800f1b2 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800f1a0:	697b      	ldr	r3, [r7, #20]
 800f1a2:	68ba      	ldr	r2, [r7, #8]
 800f1a4:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800f1a8:	697b      	ldr	r3, [r7, #20]
 800f1aa:	687a      	ldr	r2, [r7, #4]
 800f1ac:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800f1b0:	2300      	movs	r3, #0
}
 800f1b2:	4618      	mov	r0, r3
 800f1b4:	371c      	adds	r7, #28
 800f1b6:	46bd      	mov	sp, r7
 800f1b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1bc:	4770      	bx	lr

0800f1be <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800f1be:	b480      	push	{r7}
 800f1c0:	b085      	sub	sp, #20
 800f1c2:	af00      	add	r7, sp, #0
 800f1c4:	6078      	str	r0, [r7, #4]
 800f1c6:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f1c8:	687b      	ldr	r3, [r7, #4]
 800f1ca:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f1ce:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800f1d0:	68fb      	ldr	r3, [r7, #12]
 800f1d2:	2b00      	cmp	r3, #0
 800f1d4:	d101      	bne.n	800f1da <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800f1d6:	2303      	movs	r3, #3
 800f1d8:	e004      	b.n	800f1e4 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800f1da:	68fb      	ldr	r3, [r7, #12]
 800f1dc:	683a      	ldr	r2, [r7, #0]
 800f1de:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800f1e2:	2300      	movs	r3, #0
}
 800f1e4:	4618      	mov	r0, r3
 800f1e6:	3714      	adds	r7, #20
 800f1e8:	46bd      	mov	sp, r7
 800f1ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1ee:	4770      	bx	lr

0800f1f0 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800f1f0:	b580      	push	{r7, lr}
 800f1f2:	b084      	sub	sp, #16
 800f1f4:	af00      	add	r7, sp, #0
 800f1f6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f1f8:	687b      	ldr	r3, [r7, #4]
 800f1fa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f1fe:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800f200:	2301      	movs	r3, #1
 800f202:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800f204:	687b      	ldr	r3, [r7, #4]
 800f206:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f20a:	2b00      	cmp	r3, #0
 800f20c:	d101      	bne.n	800f212 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800f20e:	2303      	movs	r3, #3
 800f210:	e01a      	b.n	800f248 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800f212:	68bb      	ldr	r3, [r7, #8]
 800f214:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800f218:	2b00      	cmp	r3, #0
 800f21a:	d114      	bne.n	800f246 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800f21c:	68bb      	ldr	r3, [r7, #8]
 800f21e:	2201      	movs	r2, #1
 800f220:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800f224:	68bb      	ldr	r3, [r7, #8]
 800f226:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 800f22a:	687b      	ldr	r3, [r7, #4]
 800f22c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800f22e:	68bb      	ldr	r3, [r7, #8]
 800f230:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800f234:	68bb      	ldr	r3, [r7, #8]
 800f236:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800f23a:	2181      	movs	r1, #129	@ 0x81
 800f23c:	6878      	ldr	r0, [r7, #4]
 800f23e:	f001 fd9c 	bl	8010d7a <USBD_LL_Transmit>

    ret = USBD_OK;
 800f242:	2300      	movs	r3, #0
 800f244:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800f246:	7bfb      	ldrb	r3, [r7, #15]
}
 800f248:	4618      	mov	r0, r3
 800f24a:	3710      	adds	r7, #16
 800f24c:	46bd      	mov	sp, r7
 800f24e:	bd80      	pop	{r7, pc}

0800f250 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800f250:	b580      	push	{r7, lr}
 800f252:	b084      	sub	sp, #16
 800f254:	af00      	add	r7, sp, #0
 800f256:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f258:	687b      	ldr	r3, [r7, #4]
 800f25a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f25e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800f260:	687b      	ldr	r3, [r7, #4]
 800f262:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f266:	2b00      	cmp	r3, #0
 800f268:	d101      	bne.n	800f26e <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800f26a:	2303      	movs	r3, #3
 800f26c:	e016      	b.n	800f29c <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f26e:	687b      	ldr	r3, [r7, #4]
 800f270:	7c1b      	ldrb	r3, [r3, #16]
 800f272:	2b00      	cmp	r3, #0
 800f274:	d109      	bne.n	800f28a <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800f276:	68fb      	ldr	r3, [r7, #12]
 800f278:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800f27c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800f280:	2101      	movs	r1, #1
 800f282:	6878      	ldr	r0, [r7, #4]
 800f284:	f001 fd9a 	bl	8010dbc <USBD_LL_PrepareReceive>
 800f288:	e007      	b.n	800f29a <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800f28a:	68fb      	ldr	r3, [r7, #12]
 800f28c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800f290:	2340      	movs	r3, #64	@ 0x40
 800f292:	2101      	movs	r1, #1
 800f294:	6878      	ldr	r0, [r7, #4]
 800f296:	f001 fd91 	bl	8010dbc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800f29a:	2300      	movs	r3, #0
}
 800f29c:	4618      	mov	r0, r3
 800f29e:	3710      	adds	r7, #16
 800f2a0:	46bd      	mov	sp, r7
 800f2a2:	bd80      	pop	{r7, pc}

0800f2a4 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800f2a4:	b580      	push	{r7, lr}
 800f2a6:	b086      	sub	sp, #24
 800f2a8:	af00      	add	r7, sp, #0
 800f2aa:	60f8      	str	r0, [r7, #12]
 800f2ac:	60b9      	str	r1, [r7, #8]
 800f2ae:	4613      	mov	r3, r2
 800f2b0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800f2b2:	68fb      	ldr	r3, [r7, #12]
 800f2b4:	2b00      	cmp	r3, #0
 800f2b6:	d101      	bne.n	800f2bc <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800f2b8:	2303      	movs	r3, #3
 800f2ba:	e01f      	b.n	800f2fc <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800f2bc:	68fb      	ldr	r3, [r7, #12]
 800f2be:	2200      	movs	r2, #0
 800f2c0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 800f2c4:	68fb      	ldr	r3, [r7, #12]
 800f2c6:	2200      	movs	r2, #0
 800f2c8:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 800f2cc:	68fb      	ldr	r3, [r7, #12]
 800f2ce:	2200      	movs	r2, #0
 800f2d0:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800f2d4:	68bb      	ldr	r3, [r7, #8]
 800f2d6:	2b00      	cmp	r3, #0
 800f2d8:	d003      	beq.n	800f2e2 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800f2da:	68fb      	ldr	r3, [r7, #12]
 800f2dc:	68ba      	ldr	r2, [r7, #8]
 800f2de:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800f2e2:	68fb      	ldr	r3, [r7, #12]
 800f2e4:	2201      	movs	r2, #1
 800f2e6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800f2ea:	68fb      	ldr	r3, [r7, #12]
 800f2ec:	79fa      	ldrb	r2, [r7, #7]
 800f2ee:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800f2f0:	68f8      	ldr	r0, [r7, #12]
 800f2f2:	f001 fbf9 	bl	8010ae8 <USBD_LL_Init>
 800f2f6:	4603      	mov	r3, r0
 800f2f8:	75fb      	strb	r3, [r7, #23]

  return ret;
 800f2fa:	7dfb      	ldrb	r3, [r7, #23]
}
 800f2fc:	4618      	mov	r0, r3
 800f2fe:	3718      	adds	r7, #24
 800f300:	46bd      	mov	sp, r7
 800f302:	bd80      	pop	{r7, pc}

0800f304 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800f304:	b580      	push	{r7, lr}
 800f306:	b084      	sub	sp, #16
 800f308:	af00      	add	r7, sp, #0
 800f30a:	6078      	str	r0, [r7, #4]
 800f30c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800f30e:	2300      	movs	r3, #0
 800f310:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800f312:	683b      	ldr	r3, [r7, #0]
 800f314:	2b00      	cmp	r3, #0
 800f316:	d101      	bne.n	800f31c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800f318:	2303      	movs	r3, #3
 800f31a:	e016      	b.n	800f34a <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800f31c:	687b      	ldr	r3, [r7, #4]
 800f31e:	683a      	ldr	r2, [r7, #0]
 800f320:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800f324:	687b      	ldr	r3, [r7, #4]
 800f326:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f32a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f32c:	2b00      	cmp	r3, #0
 800f32e:	d00b      	beq.n	800f348 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800f330:	687b      	ldr	r3, [r7, #4]
 800f332:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f336:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f338:	f107 020e 	add.w	r2, r7, #14
 800f33c:	4610      	mov	r0, r2
 800f33e:	4798      	blx	r3
 800f340:	4602      	mov	r2, r0
 800f342:	687b      	ldr	r3, [r7, #4]
 800f344:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800f348:	2300      	movs	r3, #0
}
 800f34a:	4618      	mov	r0, r3
 800f34c:	3710      	adds	r7, #16
 800f34e:	46bd      	mov	sp, r7
 800f350:	bd80      	pop	{r7, pc}

0800f352 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800f352:	b580      	push	{r7, lr}
 800f354:	b082      	sub	sp, #8
 800f356:	af00      	add	r7, sp, #0
 800f358:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800f35a:	6878      	ldr	r0, [r7, #4]
 800f35c:	f001 fc24 	bl	8010ba8 <USBD_LL_Start>
 800f360:	4603      	mov	r3, r0
}
 800f362:	4618      	mov	r0, r3
 800f364:	3708      	adds	r7, #8
 800f366:	46bd      	mov	sp, r7
 800f368:	bd80      	pop	{r7, pc}

0800f36a <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800f36a:	b480      	push	{r7}
 800f36c:	b083      	sub	sp, #12
 800f36e:	af00      	add	r7, sp, #0
 800f370:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800f372:	2300      	movs	r3, #0
}
 800f374:	4618      	mov	r0, r3
 800f376:	370c      	adds	r7, #12
 800f378:	46bd      	mov	sp, r7
 800f37a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f37e:	4770      	bx	lr

0800f380 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f380:	b580      	push	{r7, lr}
 800f382:	b084      	sub	sp, #16
 800f384:	af00      	add	r7, sp, #0
 800f386:	6078      	str	r0, [r7, #4]
 800f388:	460b      	mov	r3, r1
 800f38a:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800f38c:	2303      	movs	r3, #3
 800f38e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800f390:	687b      	ldr	r3, [r7, #4]
 800f392:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f396:	2b00      	cmp	r3, #0
 800f398:	d009      	beq.n	800f3ae <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800f39a:	687b      	ldr	r3, [r7, #4]
 800f39c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f3a0:	681b      	ldr	r3, [r3, #0]
 800f3a2:	78fa      	ldrb	r2, [r7, #3]
 800f3a4:	4611      	mov	r1, r2
 800f3a6:	6878      	ldr	r0, [r7, #4]
 800f3a8:	4798      	blx	r3
 800f3aa:	4603      	mov	r3, r0
 800f3ac:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800f3ae:	7bfb      	ldrb	r3, [r7, #15]
}
 800f3b0:	4618      	mov	r0, r3
 800f3b2:	3710      	adds	r7, #16
 800f3b4:	46bd      	mov	sp, r7
 800f3b6:	bd80      	pop	{r7, pc}

0800f3b8 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f3b8:	b580      	push	{r7, lr}
 800f3ba:	b082      	sub	sp, #8
 800f3bc:	af00      	add	r7, sp, #0
 800f3be:	6078      	str	r0, [r7, #4]
 800f3c0:	460b      	mov	r3, r1
 800f3c2:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800f3c4:	687b      	ldr	r3, [r7, #4]
 800f3c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f3ca:	2b00      	cmp	r3, #0
 800f3cc:	d007      	beq.n	800f3de <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800f3ce:	687b      	ldr	r3, [r7, #4]
 800f3d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f3d4:	685b      	ldr	r3, [r3, #4]
 800f3d6:	78fa      	ldrb	r2, [r7, #3]
 800f3d8:	4611      	mov	r1, r2
 800f3da:	6878      	ldr	r0, [r7, #4]
 800f3dc:	4798      	blx	r3
  }

  return USBD_OK;
 800f3de:	2300      	movs	r3, #0
}
 800f3e0:	4618      	mov	r0, r3
 800f3e2:	3708      	adds	r7, #8
 800f3e4:	46bd      	mov	sp, r7
 800f3e6:	bd80      	pop	{r7, pc}

0800f3e8 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800f3e8:	b580      	push	{r7, lr}
 800f3ea:	b084      	sub	sp, #16
 800f3ec:	af00      	add	r7, sp, #0
 800f3ee:	6078      	str	r0, [r7, #4]
 800f3f0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800f3f2:	687b      	ldr	r3, [r7, #4]
 800f3f4:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800f3f8:	6839      	ldr	r1, [r7, #0]
 800f3fa:	4618      	mov	r0, r3
 800f3fc:	f000 ff46 	bl	801028c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800f400:	687b      	ldr	r3, [r7, #4]
 800f402:	2201      	movs	r2, #1
 800f404:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800f408:	687b      	ldr	r3, [r7, #4]
 800f40a:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800f40e:	461a      	mov	r2, r3
 800f410:	687b      	ldr	r3, [r7, #4]
 800f412:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800f416:	687b      	ldr	r3, [r7, #4]
 800f418:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800f41c:	f003 031f 	and.w	r3, r3, #31
 800f420:	2b02      	cmp	r3, #2
 800f422:	d01a      	beq.n	800f45a <USBD_LL_SetupStage+0x72>
 800f424:	2b02      	cmp	r3, #2
 800f426:	d822      	bhi.n	800f46e <USBD_LL_SetupStage+0x86>
 800f428:	2b00      	cmp	r3, #0
 800f42a:	d002      	beq.n	800f432 <USBD_LL_SetupStage+0x4a>
 800f42c:	2b01      	cmp	r3, #1
 800f42e:	d00a      	beq.n	800f446 <USBD_LL_SetupStage+0x5e>
 800f430:	e01d      	b.n	800f46e <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800f432:	687b      	ldr	r3, [r7, #4]
 800f434:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800f438:	4619      	mov	r1, r3
 800f43a:	6878      	ldr	r0, [r7, #4]
 800f43c:	f000 f9ee 	bl	800f81c <USBD_StdDevReq>
 800f440:	4603      	mov	r3, r0
 800f442:	73fb      	strb	r3, [r7, #15]
      break;
 800f444:	e020      	b.n	800f488 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800f446:	687b      	ldr	r3, [r7, #4]
 800f448:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800f44c:	4619      	mov	r1, r3
 800f44e:	6878      	ldr	r0, [r7, #4]
 800f450:	f000 fa52 	bl	800f8f8 <USBD_StdItfReq>
 800f454:	4603      	mov	r3, r0
 800f456:	73fb      	strb	r3, [r7, #15]
      break;
 800f458:	e016      	b.n	800f488 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800f45a:	687b      	ldr	r3, [r7, #4]
 800f45c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800f460:	4619      	mov	r1, r3
 800f462:	6878      	ldr	r0, [r7, #4]
 800f464:	f000 fa91 	bl	800f98a <USBD_StdEPReq>
 800f468:	4603      	mov	r3, r0
 800f46a:	73fb      	strb	r3, [r7, #15]
      break;
 800f46c:	e00c      	b.n	800f488 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800f46e:	687b      	ldr	r3, [r7, #4]
 800f470:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800f474:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800f478:	b2db      	uxtb	r3, r3
 800f47a:	4619      	mov	r1, r3
 800f47c:	6878      	ldr	r0, [r7, #4]
 800f47e:	f001 fbf3 	bl	8010c68 <USBD_LL_StallEP>
 800f482:	4603      	mov	r3, r0
 800f484:	73fb      	strb	r3, [r7, #15]
      break;
 800f486:	bf00      	nop
  }

  return ret;
 800f488:	7bfb      	ldrb	r3, [r7, #15]
}
 800f48a:	4618      	mov	r0, r3
 800f48c:	3710      	adds	r7, #16
 800f48e:	46bd      	mov	sp, r7
 800f490:	bd80      	pop	{r7, pc}

0800f492 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800f492:	b580      	push	{r7, lr}
 800f494:	b086      	sub	sp, #24
 800f496:	af00      	add	r7, sp, #0
 800f498:	60f8      	str	r0, [r7, #12]
 800f49a:	460b      	mov	r3, r1
 800f49c:	607a      	str	r2, [r7, #4]
 800f49e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800f4a0:	7afb      	ldrb	r3, [r7, #11]
 800f4a2:	2b00      	cmp	r3, #0
 800f4a4:	d138      	bne.n	800f518 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800f4a6:	68fb      	ldr	r3, [r7, #12]
 800f4a8:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800f4ac:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800f4ae:	68fb      	ldr	r3, [r7, #12]
 800f4b0:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800f4b4:	2b03      	cmp	r3, #3
 800f4b6:	d14a      	bne.n	800f54e <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800f4b8:	693b      	ldr	r3, [r7, #16]
 800f4ba:	689a      	ldr	r2, [r3, #8]
 800f4bc:	693b      	ldr	r3, [r7, #16]
 800f4be:	68db      	ldr	r3, [r3, #12]
 800f4c0:	429a      	cmp	r2, r3
 800f4c2:	d913      	bls.n	800f4ec <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800f4c4:	693b      	ldr	r3, [r7, #16]
 800f4c6:	689a      	ldr	r2, [r3, #8]
 800f4c8:	693b      	ldr	r3, [r7, #16]
 800f4ca:	68db      	ldr	r3, [r3, #12]
 800f4cc:	1ad2      	subs	r2, r2, r3
 800f4ce:	693b      	ldr	r3, [r7, #16]
 800f4d0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800f4d2:	693b      	ldr	r3, [r7, #16]
 800f4d4:	68da      	ldr	r2, [r3, #12]
 800f4d6:	693b      	ldr	r3, [r7, #16]
 800f4d8:	689b      	ldr	r3, [r3, #8]
 800f4da:	4293      	cmp	r3, r2
 800f4dc:	bf28      	it	cs
 800f4de:	4613      	movcs	r3, r2
 800f4e0:	461a      	mov	r2, r3
 800f4e2:	6879      	ldr	r1, [r7, #4]
 800f4e4:	68f8      	ldr	r0, [r7, #12]
 800f4e6:	f000 ffc5 	bl	8010474 <USBD_CtlContinueRx>
 800f4ea:	e030      	b.n	800f54e <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f4ec:	68fb      	ldr	r3, [r7, #12]
 800f4ee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f4f2:	b2db      	uxtb	r3, r3
 800f4f4:	2b03      	cmp	r3, #3
 800f4f6:	d10b      	bne.n	800f510 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800f4f8:	68fb      	ldr	r3, [r7, #12]
 800f4fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f4fe:	691b      	ldr	r3, [r3, #16]
 800f500:	2b00      	cmp	r3, #0
 800f502:	d005      	beq.n	800f510 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800f504:	68fb      	ldr	r3, [r7, #12]
 800f506:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f50a:	691b      	ldr	r3, [r3, #16]
 800f50c:	68f8      	ldr	r0, [r7, #12]
 800f50e:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800f510:	68f8      	ldr	r0, [r7, #12]
 800f512:	f000 ffc0 	bl	8010496 <USBD_CtlSendStatus>
 800f516:	e01a      	b.n	800f54e <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f518:	68fb      	ldr	r3, [r7, #12]
 800f51a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f51e:	b2db      	uxtb	r3, r3
 800f520:	2b03      	cmp	r3, #3
 800f522:	d114      	bne.n	800f54e <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800f524:	68fb      	ldr	r3, [r7, #12]
 800f526:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f52a:	699b      	ldr	r3, [r3, #24]
 800f52c:	2b00      	cmp	r3, #0
 800f52e:	d00e      	beq.n	800f54e <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800f530:	68fb      	ldr	r3, [r7, #12]
 800f532:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f536:	699b      	ldr	r3, [r3, #24]
 800f538:	7afa      	ldrb	r2, [r7, #11]
 800f53a:	4611      	mov	r1, r2
 800f53c:	68f8      	ldr	r0, [r7, #12]
 800f53e:	4798      	blx	r3
 800f540:	4603      	mov	r3, r0
 800f542:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800f544:	7dfb      	ldrb	r3, [r7, #23]
 800f546:	2b00      	cmp	r3, #0
 800f548:	d001      	beq.n	800f54e <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800f54a:	7dfb      	ldrb	r3, [r7, #23]
 800f54c:	e000      	b.n	800f550 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800f54e:	2300      	movs	r3, #0
}
 800f550:	4618      	mov	r0, r3
 800f552:	3718      	adds	r7, #24
 800f554:	46bd      	mov	sp, r7
 800f556:	bd80      	pop	{r7, pc}

0800f558 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800f558:	b580      	push	{r7, lr}
 800f55a:	b086      	sub	sp, #24
 800f55c:	af00      	add	r7, sp, #0
 800f55e:	60f8      	str	r0, [r7, #12]
 800f560:	460b      	mov	r3, r1
 800f562:	607a      	str	r2, [r7, #4]
 800f564:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800f566:	7afb      	ldrb	r3, [r7, #11]
 800f568:	2b00      	cmp	r3, #0
 800f56a:	d16b      	bne.n	800f644 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800f56c:	68fb      	ldr	r3, [r7, #12]
 800f56e:	3314      	adds	r3, #20
 800f570:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800f572:	68fb      	ldr	r3, [r7, #12]
 800f574:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800f578:	2b02      	cmp	r3, #2
 800f57a:	d156      	bne.n	800f62a <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800f57c:	693b      	ldr	r3, [r7, #16]
 800f57e:	689a      	ldr	r2, [r3, #8]
 800f580:	693b      	ldr	r3, [r7, #16]
 800f582:	68db      	ldr	r3, [r3, #12]
 800f584:	429a      	cmp	r2, r3
 800f586:	d914      	bls.n	800f5b2 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800f588:	693b      	ldr	r3, [r7, #16]
 800f58a:	689a      	ldr	r2, [r3, #8]
 800f58c:	693b      	ldr	r3, [r7, #16]
 800f58e:	68db      	ldr	r3, [r3, #12]
 800f590:	1ad2      	subs	r2, r2, r3
 800f592:	693b      	ldr	r3, [r7, #16]
 800f594:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800f596:	693b      	ldr	r3, [r7, #16]
 800f598:	689b      	ldr	r3, [r3, #8]
 800f59a:	461a      	mov	r2, r3
 800f59c:	6879      	ldr	r1, [r7, #4]
 800f59e:	68f8      	ldr	r0, [r7, #12]
 800f5a0:	f000 ff3a 	bl	8010418 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800f5a4:	2300      	movs	r3, #0
 800f5a6:	2200      	movs	r2, #0
 800f5a8:	2100      	movs	r1, #0
 800f5aa:	68f8      	ldr	r0, [r7, #12]
 800f5ac:	f001 fc06 	bl	8010dbc <USBD_LL_PrepareReceive>
 800f5b0:	e03b      	b.n	800f62a <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800f5b2:	693b      	ldr	r3, [r7, #16]
 800f5b4:	68da      	ldr	r2, [r3, #12]
 800f5b6:	693b      	ldr	r3, [r7, #16]
 800f5b8:	689b      	ldr	r3, [r3, #8]
 800f5ba:	429a      	cmp	r2, r3
 800f5bc:	d11c      	bne.n	800f5f8 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800f5be:	693b      	ldr	r3, [r7, #16]
 800f5c0:	685a      	ldr	r2, [r3, #4]
 800f5c2:	693b      	ldr	r3, [r7, #16]
 800f5c4:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800f5c6:	429a      	cmp	r2, r3
 800f5c8:	d316      	bcc.n	800f5f8 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800f5ca:	693b      	ldr	r3, [r7, #16]
 800f5cc:	685a      	ldr	r2, [r3, #4]
 800f5ce:	68fb      	ldr	r3, [r7, #12]
 800f5d0:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800f5d4:	429a      	cmp	r2, r3
 800f5d6:	d20f      	bcs.n	800f5f8 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800f5d8:	2200      	movs	r2, #0
 800f5da:	2100      	movs	r1, #0
 800f5dc:	68f8      	ldr	r0, [r7, #12]
 800f5de:	f000 ff1b 	bl	8010418 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800f5e2:	68fb      	ldr	r3, [r7, #12]
 800f5e4:	2200      	movs	r2, #0
 800f5e6:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800f5ea:	2300      	movs	r3, #0
 800f5ec:	2200      	movs	r2, #0
 800f5ee:	2100      	movs	r1, #0
 800f5f0:	68f8      	ldr	r0, [r7, #12]
 800f5f2:	f001 fbe3 	bl	8010dbc <USBD_LL_PrepareReceive>
 800f5f6:	e018      	b.n	800f62a <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f5f8:	68fb      	ldr	r3, [r7, #12]
 800f5fa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f5fe:	b2db      	uxtb	r3, r3
 800f600:	2b03      	cmp	r3, #3
 800f602:	d10b      	bne.n	800f61c <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800f604:	68fb      	ldr	r3, [r7, #12]
 800f606:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f60a:	68db      	ldr	r3, [r3, #12]
 800f60c:	2b00      	cmp	r3, #0
 800f60e:	d005      	beq.n	800f61c <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800f610:	68fb      	ldr	r3, [r7, #12]
 800f612:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f616:	68db      	ldr	r3, [r3, #12]
 800f618:	68f8      	ldr	r0, [r7, #12]
 800f61a:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800f61c:	2180      	movs	r1, #128	@ 0x80
 800f61e:	68f8      	ldr	r0, [r7, #12]
 800f620:	f001 fb22 	bl	8010c68 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800f624:	68f8      	ldr	r0, [r7, #12]
 800f626:	f000 ff49 	bl	80104bc <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800f62a:	68fb      	ldr	r3, [r7, #12]
 800f62c:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800f630:	2b01      	cmp	r3, #1
 800f632:	d122      	bne.n	800f67a <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800f634:	68f8      	ldr	r0, [r7, #12]
 800f636:	f7ff fe98 	bl	800f36a <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800f63a:	68fb      	ldr	r3, [r7, #12]
 800f63c:	2200      	movs	r2, #0
 800f63e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800f642:	e01a      	b.n	800f67a <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f644:	68fb      	ldr	r3, [r7, #12]
 800f646:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f64a:	b2db      	uxtb	r3, r3
 800f64c:	2b03      	cmp	r3, #3
 800f64e:	d114      	bne.n	800f67a <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800f650:	68fb      	ldr	r3, [r7, #12]
 800f652:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f656:	695b      	ldr	r3, [r3, #20]
 800f658:	2b00      	cmp	r3, #0
 800f65a:	d00e      	beq.n	800f67a <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800f65c:	68fb      	ldr	r3, [r7, #12]
 800f65e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f662:	695b      	ldr	r3, [r3, #20]
 800f664:	7afa      	ldrb	r2, [r7, #11]
 800f666:	4611      	mov	r1, r2
 800f668:	68f8      	ldr	r0, [r7, #12]
 800f66a:	4798      	blx	r3
 800f66c:	4603      	mov	r3, r0
 800f66e:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800f670:	7dfb      	ldrb	r3, [r7, #23]
 800f672:	2b00      	cmp	r3, #0
 800f674:	d001      	beq.n	800f67a <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800f676:	7dfb      	ldrb	r3, [r7, #23]
 800f678:	e000      	b.n	800f67c <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800f67a:	2300      	movs	r3, #0
}
 800f67c:	4618      	mov	r0, r3
 800f67e:	3718      	adds	r7, #24
 800f680:	46bd      	mov	sp, r7
 800f682:	bd80      	pop	{r7, pc}

0800f684 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800f684:	b580      	push	{r7, lr}
 800f686:	b082      	sub	sp, #8
 800f688:	af00      	add	r7, sp, #0
 800f68a:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800f68c:	687b      	ldr	r3, [r7, #4]
 800f68e:	2201      	movs	r2, #1
 800f690:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800f694:	687b      	ldr	r3, [r7, #4]
 800f696:	2200      	movs	r2, #0
 800f698:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800f69c:	687b      	ldr	r3, [r7, #4]
 800f69e:	2200      	movs	r2, #0
 800f6a0:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800f6a2:	687b      	ldr	r3, [r7, #4]
 800f6a4:	2200      	movs	r2, #0
 800f6a6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 800f6aa:	687b      	ldr	r3, [r7, #4]
 800f6ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f6b0:	2b00      	cmp	r3, #0
 800f6b2:	d101      	bne.n	800f6b8 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800f6b4:	2303      	movs	r3, #3
 800f6b6:	e02f      	b.n	800f718 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800f6b8:	687b      	ldr	r3, [r7, #4]
 800f6ba:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f6be:	2b00      	cmp	r3, #0
 800f6c0:	d00f      	beq.n	800f6e2 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800f6c2:	687b      	ldr	r3, [r7, #4]
 800f6c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f6c8:	685b      	ldr	r3, [r3, #4]
 800f6ca:	2b00      	cmp	r3, #0
 800f6cc:	d009      	beq.n	800f6e2 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800f6ce:	687b      	ldr	r3, [r7, #4]
 800f6d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f6d4:	685b      	ldr	r3, [r3, #4]
 800f6d6:	687a      	ldr	r2, [r7, #4]
 800f6d8:	6852      	ldr	r2, [r2, #4]
 800f6da:	b2d2      	uxtb	r2, r2
 800f6dc:	4611      	mov	r1, r2
 800f6de:	6878      	ldr	r0, [r7, #4]
 800f6e0:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800f6e2:	2340      	movs	r3, #64	@ 0x40
 800f6e4:	2200      	movs	r2, #0
 800f6e6:	2100      	movs	r1, #0
 800f6e8:	6878      	ldr	r0, [r7, #4]
 800f6ea:	f001 fa78 	bl	8010bde <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800f6ee:	687b      	ldr	r3, [r7, #4]
 800f6f0:	2201      	movs	r2, #1
 800f6f2:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800f6f6:	687b      	ldr	r3, [r7, #4]
 800f6f8:	2240      	movs	r2, #64	@ 0x40
 800f6fa:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800f6fe:	2340      	movs	r3, #64	@ 0x40
 800f700:	2200      	movs	r2, #0
 800f702:	2180      	movs	r1, #128	@ 0x80
 800f704:	6878      	ldr	r0, [r7, #4]
 800f706:	f001 fa6a 	bl	8010bde <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800f70a:	687b      	ldr	r3, [r7, #4]
 800f70c:	2201      	movs	r2, #1
 800f70e:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800f710:	687b      	ldr	r3, [r7, #4]
 800f712:	2240      	movs	r2, #64	@ 0x40
 800f714:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800f716:	2300      	movs	r3, #0
}
 800f718:	4618      	mov	r0, r3
 800f71a:	3708      	adds	r7, #8
 800f71c:	46bd      	mov	sp, r7
 800f71e:	bd80      	pop	{r7, pc}

0800f720 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800f720:	b480      	push	{r7}
 800f722:	b083      	sub	sp, #12
 800f724:	af00      	add	r7, sp, #0
 800f726:	6078      	str	r0, [r7, #4]
 800f728:	460b      	mov	r3, r1
 800f72a:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800f72c:	687b      	ldr	r3, [r7, #4]
 800f72e:	78fa      	ldrb	r2, [r7, #3]
 800f730:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800f732:	2300      	movs	r3, #0
}
 800f734:	4618      	mov	r0, r3
 800f736:	370c      	adds	r7, #12
 800f738:	46bd      	mov	sp, r7
 800f73a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f73e:	4770      	bx	lr

0800f740 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800f740:	b480      	push	{r7}
 800f742:	b083      	sub	sp, #12
 800f744:	af00      	add	r7, sp, #0
 800f746:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800f748:	687b      	ldr	r3, [r7, #4]
 800f74a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f74e:	b2da      	uxtb	r2, r3
 800f750:	687b      	ldr	r3, [r7, #4]
 800f752:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800f756:	687b      	ldr	r3, [r7, #4]
 800f758:	2204      	movs	r2, #4
 800f75a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800f75e:	2300      	movs	r3, #0
}
 800f760:	4618      	mov	r0, r3
 800f762:	370c      	adds	r7, #12
 800f764:	46bd      	mov	sp, r7
 800f766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f76a:	4770      	bx	lr

0800f76c <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800f76c:	b480      	push	{r7}
 800f76e:	b083      	sub	sp, #12
 800f770:	af00      	add	r7, sp, #0
 800f772:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800f774:	687b      	ldr	r3, [r7, #4]
 800f776:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f77a:	b2db      	uxtb	r3, r3
 800f77c:	2b04      	cmp	r3, #4
 800f77e:	d106      	bne.n	800f78e <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800f780:	687b      	ldr	r3, [r7, #4]
 800f782:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800f786:	b2da      	uxtb	r2, r3
 800f788:	687b      	ldr	r3, [r7, #4]
 800f78a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800f78e:	2300      	movs	r3, #0
}
 800f790:	4618      	mov	r0, r3
 800f792:	370c      	adds	r7, #12
 800f794:	46bd      	mov	sp, r7
 800f796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f79a:	4770      	bx	lr

0800f79c <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800f79c:	b580      	push	{r7, lr}
 800f79e:	b082      	sub	sp, #8
 800f7a0:	af00      	add	r7, sp, #0
 800f7a2:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800f7a4:	687b      	ldr	r3, [r7, #4]
 800f7a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f7aa:	2b00      	cmp	r3, #0
 800f7ac:	d101      	bne.n	800f7b2 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800f7ae:	2303      	movs	r3, #3
 800f7b0:	e012      	b.n	800f7d8 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f7b2:	687b      	ldr	r3, [r7, #4]
 800f7b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f7b8:	b2db      	uxtb	r3, r3
 800f7ba:	2b03      	cmp	r3, #3
 800f7bc:	d10b      	bne.n	800f7d6 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800f7be:	687b      	ldr	r3, [r7, #4]
 800f7c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f7c4:	69db      	ldr	r3, [r3, #28]
 800f7c6:	2b00      	cmp	r3, #0
 800f7c8:	d005      	beq.n	800f7d6 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800f7ca:	687b      	ldr	r3, [r7, #4]
 800f7cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f7d0:	69db      	ldr	r3, [r3, #28]
 800f7d2:	6878      	ldr	r0, [r7, #4]
 800f7d4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800f7d6:	2300      	movs	r3, #0
}
 800f7d8:	4618      	mov	r0, r3
 800f7da:	3708      	adds	r7, #8
 800f7dc:	46bd      	mov	sp, r7
 800f7de:	bd80      	pop	{r7, pc}

0800f7e0 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800f7e0:	b480      	push	{r7}
 800f7e2:	b087      	sub	sp, #28
 800f7e4:	af00      	add	r7, sp, #0
 800f7e6:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800f7e8:	687b      	ldr	r3, [r7, #4]
 800f7ea:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800f7ec:	697b      	ldr	r3, [r7, #20]
 800f7ee:	781b      	ldrb	r3, [r3, #0]
 800f7f0:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800f7f2:	697b      	ldr	r3, [r7, #20]
 800f7f4:	3301      	adds	r3, #1
 800f7f6:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800f7f8:	697b      	ldr	r3, [r7, #20]
 800f7fa:	781b      	ldrb	r3, [r3, #0]
 800f7fc:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800f7fe:	8a3b      	ldrh	r3, [r7, #16]
 800f800:	021b      	lsls	r3, r3, #8
 800f802:	b21a      	sxth	r2, r3
 800f804:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800f808:	4313      	orrs	r3, r2
 800f80a:	b21b      	sxth	r3, r3
 800f80c:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800f80e:	89fb      	ldrh	r3, [r7, #14]
}
 800f810:	4618      	mov	r0, r3
 800f812:	371c      	adds	r7, #28
 800f814:	46bd      	mov	sp, r7
 800f816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f81a:	4770      	bx	lr

0800f81c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f81c:	b580      	push	{r7, lr}
 800f81e:	b084      	sub	sp, #16
 800f820:	af00      	add	r7, sp, #0
 800f822:	6078      	str	r0, [r7, #4]
 800f824:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f826:	2300      	movs	r3, #0
 800f828:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f82a:	683b      	ldr	r3, [r7, #0]
 800f82c:	781b      	ldrb	r3, [r3, #0]
 800f82e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f832:	2b40      	cmp	r3, #64	@ 0x40
 800f834:	d005      	beq.n	800f842 <USBD_StdDevReq+0x26>
 800f836:	2b40      	cmp	r3, #64	@ 0x40
 800f838:	d853      	bhi.n	800f8e2 <USBD_StdDevReq+0xc6>
 800f83a:	2b00      	cmp	r3, #0
 800f83c:	d00b      	beq.n	800f856 <USBD_StdDevReq+0x3a>
 800f83e:	2b20      	cmp	r3, #32
 800f840:	d14f      	bne.n	800f8e2 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f842:	687b      	ldr	r3, [r7, #4]
 800f844:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f848:	689b      	ldr	r3, [r3, #8]
 800f84a:	6839      	ldr	r1, [r7, #0]
 800f84c:	6878      	ldr	r0, [r7, #4]
 800f84e:	4798      	blx	r3
 800f850:	4603      	mov	r3, r0
 800f852:	73fb      	strb	r3, [r7, #15]
      break;
 800f854:	e04a      	b.n	800f8ec <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800f856:	683b      	ldr	r3, [r7, #0]
 800f858:	785b      	ldrb	r3, [r3, #1]
 800f85a:	2b09      	cmp	r3, #9
 800f85c:	d83b      	bhi.n	800f8d6 <USBD_StdDevReq+0xba>
 800f85e:	a201      	add	r2, pc, #4	@ (adr r2, 800f864 <USBD_StdDevReq+0x48>)
 800f860:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f864:	0800f8b9 	.word	0x0800f8b9
 800f868:	0800f8cd 	.word	0x0800f8cd
 800f86c:	0800f8d7 	.word	0x0800f8d7
 800f870:	0800f8c3 	.word	0x0800f8c3
 800f874:	0800f8d7 	.word	0x0800f8d7
 800f878:	0800f897 	.word	0x0800f897
 800f87c:	0800f88d 	.word	0x0800f88d
 800f880:	0800f8d7 	.word	0x0800f8d7
 800f884:	0800f8af 	.word	0x0800f8af
 800f888:	0800f8a1 	.word	0x0800f8a1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800f88c:	6839      	ldr	r1, [r7, #0]
 800f88e:	6878      	ldr	r0, [r7, #4]
 800f890:	f000 f9de 	bl	800fc50 <USBD_GetDescriptor>
          break;
 800f894:	e024      	b.n	800f8e0 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800f896:	6839      	ldr	r1, [r7, #0]
 800f898:	6878      	ldr	r0, [r7, #4]
 800f89a:	f000 fb6d 	bl	800ff78 <USBD_SetAddress>
          break;
 800f89e:	e01f      	b.n	800f8e0 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800f8a0:	6839      	ldr	r1, [r7, #0]
 800f8a2:	6878      	ldr	r0, [r7, #4]
 800f8a4:	f000 fbac 	bl	8010000 <USBD_SetConfig>
 800f8a8:	4603      	mov	r3, r0
 800f8aa:	73fb      	strb	r3, [r7, #15]
          break;
 800f8ac:	e018      	b.n	800f8e0 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800f8ae:	6839      	ldr	r1, [r7, #0]
 800f8b0:	6878      	ldr	r0, [r7, #4]
 800f8b2:	f000 fc4b 	bl	801014c <USBD_GetConfig>
          break;
 800f8b6:	e013      	b.n	800f8e0 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800f8b8:	6839      	ldr	r1, [r7, #0]
 800f8ba:	6878      	ldr	r0, [r7, #4]
 800f8bc:	f000 fc7c 	bl	80101b8 <USBD_GetStatus>
          break;
 800f8c0:	e00e      	b.n	800f8e0 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800f8c2:	6839      	ldr	r1, [r7, #0]
 800f8c4:	6878      	ldr	r0, [r7, #4]
 800f8c6:	f000 fcab 	bl	8010220 <USBD_SetFeature>
          break;
 800f8ca:	e009      	b.n	800f8e0 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800f8cc:	6839      	ldr	r1, [r7, #0]
 800f8ce:	6878      	ldr	r0, [r7, #4]
 800f8d0:	f000 fcba 	bl	8010248 <USBD_ClrFeature>
          break;
 800f8d4:	e004      	b.n	800f8e0 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800f8d6:	6839      	ldr	r1, [r7, #0]
 800f8d8:	6878      	ldr	r0, [r7, #4]
 800f8da:	f000 fd11 	bl	8010300 <USBD_CtlError>
          break;
 800f8de:	bf00      	nop
      }
      break;
 800f8e0:	e004      	b.n	800f8ec <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800f8e2:	6839      	ldr	r1, [r7, #0]
 800f8e4:	6878      	ldr	r0, [r7, #4]
 800f8e6:	f000 fd0b 	bl	8010300 <USBD_CtlError>
      break;
 800f8ea:	bf00      	nop
  }

  return ret;
 800f8ec:	7bfb      	ldrb	r3, [r7, #15]
}
 800f8ee:	4618      	mov	r0, r3
 800f8f0:	3710      	adds	r7, #16
 800f8f2:	46bd      	mov	sp, r7
 800f8f4:	bd80      	pop	{r7, pc}
 800f8f6:	bf00      	nop

0800f8f8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f8f8:	b580      	push	{r7, lr}
 800f8fa:	b084      	sub	sp, #16
 800f8fc:	af00      	add	r7, sp, #0
 800f8fe:	6078      	str	r0, [r7, #4]
 800f900:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f902:	2300      	movs	r3, #0
 800f904:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f906:	683b      	ldr	r3, [r7, #0]
 800f908:	781b      	ldrb	r3, [r3, #0]
 800f90a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f90e:	2b40      	cmp	r3, #64	@ 0x40
 800f910:	d005      	beq.n	800f91e <USBD_StdItfReq+0x26>
 800f912:	2b40      	cmp	r3, #64	@ 0x40
 800f914:	d82f      	bhi.n	800f976 <USBD_StdItfReq+0x7e>
 800f916:	2b00      	cmp	r3, #0
 800f918:	d001      	beq.n	800f91e <USBD_StdItfReq+0x26>
 800f91a:	2b20      	cmp	r3, #32
 800f91c:	d12b      	bne.n	800f976 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800f91e:	687b      	ldr	r3, [r7, #4]
 800f920:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f924:	b2db      	uxtb	r3, r3
 800f926:	3b01      	subs	r3, #1
 800f928:	2b02      	cmp	r3, #2
 800f92a:	d81d      	bhi.n	800f968 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800f92c:	683b      	ldr	r3, [r7, #0]
 800f92e:	889b      	ldrh	r3, [r3, #4]
 800f930:	b2db      	uxtb	r3, r3
 800f932:	2b01      	cmp	r3, #1
 800f934:	d813      	bhi.n	800f95e <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f936:	687b      	ldr	r3, [r7, #4]
 800f938:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f93c:	689b      	ldr	r3, [r3, #8]
 800f93e:	6839      	ldr	r1, [r7, #0]
 800f940:	6878      	ldr	r0, [r7, #4]
 800f942:	4798      	blx	r3
 800f944:	4603      	mov	r3, r0
 800f946:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800f948:	683b      	ldr	r3, [r7, #0]
 800f94a:	88db      	ldrh	r3, [r3, #6]
 800f94c:	2b00      	cmp	r3, #0
 800f94e:	d110      	bne.n	800f972 <USBD_StdItfReq+0x7a>
 800f950:	7bfb      	ldrb	r3, [r7, #15]
 800f952:	2b00      	cmp	r3, #0
 800f954:	d10d      	bne.n	800f972 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800f956:	6878      	ldr	r0, [r7, #4]
 800f958:	f000 fd9d 	bl	8010496 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800f95c:	e009      	b.n	800f972 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800f95e:	6839      	ldr	r1, [r7, #0]
 800f960:	6878      	ldr	r0, [r7, #4]
 800f962:	f000 fccd 	bl	8010300 <USBD_CtlError>
          break;
 800f966:	e004      	b.n	800f972 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800f968:	6839      	ldr	r1, [r7, #0]
 800f96a:	6878      	ldr	r0, [r7, #4]
 800f96c:	f000 fcc8 	bl	8010300 <USBD_CtlError>
          break;
 800f970:	e000      	b.n	800f974 <USBD_StdItfReq+0x7c>
          break;
 800f972:	bf00      	nop
      }
      break;
 800f974:	e004      	b.n	800f980 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800f976:	6839      	ldr	r1, [r7, #0]
 800f978:	6878      	ldr	r0, [r7, #4]
 800f97a:	f000 fcc1 	bl	8010300 <USBD_CtlError>
      break;
 800f97e:	bf00      	nop
  }

  return ret;
 800f980:	7bfb      	ldrb	r3, [r7, #15]
}
 800f982:	4618      	mov	r0, r3
 800f984:	3710      	adds	r7, #16
 800f986:	46bd      	mov	sp, r7
 800f988:	bd80      	pop	{r7, pc}

0800f98a <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f98a:	b580      	push	{r7, lr}
 800f98c:	b084      	sub	sp, #16
 800f98e:	af00      	add	r7, sp, #0
 800f990:	6078      	str	r0, [r7, #4]
 800f992:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800f994:	2300      	movs	r3, #0
 800f996:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800f998:	683b      	ldr	r3, [r7, #0]
 800f99a:	889b      	ldrh	r3, [r3, #4]
 800f99c:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f99e:	683b      	ldr	r3, [r7, #0]
 800f9a0:	781b      	ldrb	r3, [r3, #0]
 800f9a2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f9a6:	2b40      	cmp	r3, #64	@ 0x40
 800f9a8:	d007      	beq.n	800f9ba <USBD_StdEPReq+0x30>
 800f9aa:	2b40      	cmp	r3, #64	@ 0x40
 800f9ac:	f200 8145 	bhi.w	800fc3a <USBD_StdEPReq+0x2b0>
 800f9b0:	2b00      	cmp	r3, #0
 800f9b2:	d00c      	beq.n	800f9ce <USBD_StdEPReq+0x44>
 800f9b4:	2b20      	cmp	r3, #32
 800f9b6:	f040 8140 	bne.w	800fc3a <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f9ba:	687b      	ldr	r3, [r7, #4]
 800f9bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f9c0:	689b      	ldr	r3, [r3, #8]
 800f9c2:	6839      	ldr	r1, [r7, #0]
 800f9c4:	6878      	ldr	r0, [r7, #4]
 800f9c6:	4798      	blx	r3
 800f9c8:	4603      	mov	r3, r0
 800f9ca:	73fb      	strb	r3, [r7, #15]
      break;
 800f9cc:	e13a      	b.n	800fc44 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800f9ce:	683b      	ldr	r3, [r7, #0]
 800f9d0:	785b      	ldrb	r3, [r3, #1]
 800f9d2:	2b03      	cmp	r3, #3
 800f9d4:	d007      	beq.n	800f9e6 <USBD_StdEPReq+0x5c>
 800f9d6:	2b03      	cmp	r3, #3
 800f9d8:	f300 8129 	bgt.w	800fc2e <USBD_StdEPReq+0x2a4>
 800f9dc:	2b00      	cmp	r3, #0
 800f9de:	d07f      	beq.n	800fae0 <USBD_StdEPReq+0x156>
 800f9e0:	2b01      	cmp	r3, #1
 800f9e2:	d03c      	beq.n	800fa5e <USBD_StdEPReq+0xd4>
 800f9e4:	e123      	b.n	800fc2e <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800f9e6:	687b      	ldr	r3, [r7, #4]
 800f9e8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f9ec:	b2db      	uxtb	r3, r3
 800f9ee:	2b02      	cmp	r3, #2
 800f9f0:	d002      	beq.n	800f9f8 <USBD_StdEPReq+0x6e>
 800f9f2:	2b03      	cmp	r3, #3
 800f9f4:	d016      	beq.n	800fa24 <USBD_StdEPReq+0x9a>
 800f9f6:	e02c      	b.n	800fa52 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f9f8:	7bbb      	ldrb	r3, [r7, #14]
 800f9fa:	2b00      	cmp	r3, #0
 800f9fc:	d00d      	beq.n	800fa1a <USBD_StdEPReq+0x90>
 800f9fe:	7bbb      	ldrb	r3, [r7, #14]
 800fa00:	2b80      	cmp	r3, #128	@ 0x80
 800fa02:	d00a      	beq.n	800fa1a <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800fa04:	7bbb      	ldrb	r3, [r7, #14]
 800fa06:	4619      	mov	r1, r3
 800fa08:	6878      	ldr	r0, [r7, #4]
 800fa0a:	f001 f92d 	bl	8010c68 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800fa0e:	2180      	movs	r1, #128	@ 0x80
 800fa10:	6878      	ldr	r0, [r7, #4]
 800fa12:	f001 f929 	bl	8010c68 <USBD_LL_StallEP>
 800fa16:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800fa18:	e020      	b.n	800fa5c <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800fa1a:	6839      	ldr	r1, [r7, #0]
 800fa1c:	6878      	ldr	r0, [r7, #4]
 800fa1e:	f000 fc6f 	bl	8010300 <USBD_CtlError>
              break;
 800fa22:	e01b      	b.n	800fa5c <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800fa24:	683b      	ldr	r3, [r7, #0]
 800fa26:	885b      	ldrh	r3, [r3, #2]
 800fa28:	2b00      	cmp	r3, #0
 800fa2a:	d10e      	bne.n	800fa4a <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800fa2c:	7bbb      	ldrb	r3, [r7, #14]
 800fa2e:	2b00      	cmp	r3, #0
 800fa30:	d00b      	beq.n	800fa4a <USBD_StdEPReq+0xc0>
 800fa32:	7bbb      	ldrb	r3, [r7, #14]
 800fa34:	2b80      	cmp	r3, #128	@ 0x80
 800fa36:	d008      	beq.n	800fa4a <USBD_StdEPReq+0xc0>
 800fa38:	683b      	ldr	r3, [r7, #0]
 800fa3a:	88db      	ldrh	r3, [r3, #6]
 800fa3c:	2b00      	cmp	r3, #0
 800fa3e:	d104      	bne.n	800fa4a <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800fa40:	7bbb      	ldrb	r3, [r7, #14]
 800fa42:	4619      	mov	r1, r3
 800fa44:	6878      	ldr	r0, [r7, #4]
 800fa46:	f001 f90f 	bl	8010c68 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800fa4a:	6878      	ldr	r0, [r7, #4]
 800fa4c:	f000 fd23 	bl	8010496 <USBD_CtlSendStatus>

              break;
 800fa50:	e004      	b.n	800fa5c <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800fa52:	6839      	ldr	r1, [r7, #0]
 800fa54:	6878      	ldr	r0, [r7, #4]
 800fa56:	f000 fc53 	bl	8010300 <USBD_CtlError>
              break;
 800fa5a:	bf00      	nop
          }
          break;
 800fa5c:	e0ec      	b.n	800fc38 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800fa5e:	687b      	ldr	r3, [r7, #4]
 800fa60:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fa64:	b2db      	uxtb	r3, r3
 800fa66:	2b02      	cmp	r3, #2
 800fa68:	d002      	beq.n	800fa70 <USBD_StdEPReq+0xe6>
 800fa6a:	2b03      	cmp	r3, #3
 800fa6c:	d016      	beq.n	800fa9c <USBD_StdEPReq+0x112>
 800fa6e:	e030      	b.n	800fad2 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800fa70:	7bbb      	ldrb	r3, [r7, #14]
 800fa72:	2b00      	cmp	r3, #0
 800fa74:	d00d      	beq.n	800fa92 <USBD_StdEPReq+0x108>
 800fa76:	7bbb      	ldrb	r3, [r7, #14]
 800fa78:	2b80      	cmp	r3, #128	@ 0x80
 800fa7a:	d00a      	beq.n	800fa92 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800fa7c:	7bbb      	ldrb	r3, [r7, #14]
 800fa7e:	4619      	mov	r1, r3
 800fa80:	6878      	ldr	r0, [r7, #4]
 800fa82:	f001 f8f1 	bl	8010c68 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800fa86:	2180      	movs	r1, #128	@ 0x80
 800fa88:	6878      	ldr	r0, [r7, #4]
 800fa8a:	f001 f8ed 	bl	8010c68 <USBD_LL_StallEP>
 800fa8e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800fa90:	e025      	b.n	800fade <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800fa92:	6839      	ldr	r1, [r7, #0]
 800fa94:	6878      	ldr	r0, [r7, #4]
 800fa96:	f000 fc33 	bl	8010300 <USBD_CtlError>
              break;
 800fa9a:	e020      	b.n	800fade <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800fa9c:	683b      	ldr	r3, [r7, #0]
 800fa9e:	885b      	ldrh	r3, [r3, #2]
 800faa0:	2b00      	cmp	r3, #0
 800faa2:	d11b      	bne.n	800fadc <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800faa4:	7bbb      	ldrb	r3, [r7, #14]
 800faa6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800faaa:	2b00      	cmp	r3, #0
 800faac:	d004      	beq.n	800fab8 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800faae:	7bbb      	ldrb	r3, [r7, #14]
 800fab0:	4619      	mov	r1, r3
 800fab2:	6878      	ldr	r0, [r7, #4]
 800fab4:	f001 f8f7 	bl	8010ca6 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800fab8:	6878      	ldr	r0, [r7, #4]
 800faba:	f000 fcec 	bl	8010496 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800fabe:	687b      	ldr	r3, [r7, #4]
 800fac0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800fac4:	689b      	ldr	r3, [r3, #8]
 800fac6:	6839      	ldr	r1, [r7, #0]
 800fac8:	6878      	ldr	r0, [r7, #4]
 800faca:	4798      	blx	r3
 800facc:	4603      	mov	r3, r0
 800face:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800fad0:	e004      	b.n	800fadc <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800fad2:	6839      	ldr	r1, [r7, #0]
 800fad4:	6878      	ldr	r0, [r7, #4]
 800fad6:	f000 fc13 	bl	8010300 <USBD_CtlError>
              break;
 800fada:	e000      	b.n	800fade <USBD_StdEPReq+0x154>
              break;
 800fadc:	bf00      	nop
          }
          break;
 800fade:	e0ab      	b.n	800fc38 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800fae0:	687b      	ldr	r3, [r7, #4]
 800fae2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fae6:	b2db      	uxtb	r3, r3
 800fae8:	2b02      	cmp	r3, #2
 800faea:	d002      	beq.n	800faf2 <USBD_StdEPReq+0x168>
 800faec:	2b03      	cmp	r3, #3
 800faee:	d032      	beq.n	800fb56 <USBD_StdEPReq+0x1cc>
 800faf0:	e097      	b.n	800fc22 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800faf2:	7bbb      	ldrb	r3, [r7, #14]
 800faf4:	2b00      	cmp	r3, #0
 800faf6:	d007      	beq.n	800fb08 <USBD_StdEPReq+0x17e>
 800faf8:	7bbb      	ldrb	r3, [r7, #14]
 800fafa:	2b80      	cmp	r3, #128	@ 0x80
 800fafc:	d004      	beq.n	800fb08 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800fafe:	6839      	ldr	r1, [r7, #0]
 800fb00:	6878      	ldr	r0, [r7, #4]
 800fb02:	f000 fbfd 	bl	8010300 <USBD_CtlError>
                break;
 800fb06:	e091      	b.n	800fc2c <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800fb08:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fb0c:	2b00      	cmp	r3, #0
 800fb0e:	da0b      	bge.n	800fb28 <USBD_StdEPReq+0x19e>
 800fb10:	7bbb      	ldrb	r3, [r7, #14]
 800fb12:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800fb16:	4613      	mov	r3, r2
 800fb18:	009b      	lsls	r3, r3, #2
 800fb1a:	4413      	add	r3, r2
 800fb1c:	009b      	lsls	r3, r3, #2
 800fb1e:	3310      	adds	r3, #16
 800fb20:	687a      	ldr	r2, [r7, #4]
 800fb22:	4413      	add	r3, r2
 800fb24:	3304      	adds	r3, #4
 800fb26:	e00b      	b.n	800fb40 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800fb28:	7bbb      	ldrb	r3, [r7, #14]
 800fb2a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800fb2e:	4613      	mov	r3, r2
 800fb30:	009b      	lsls	r3, r3, #2
 800fb32:	4413      	add	r3, r2
 800fb34:	009b      	lsls	r3, r3, #2
 800fb36:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800fb3a:	687a      	ldr	r2, [r7, #4]
 800fb3c:	4413      	add	r3, r2
 800fb3e:	3304      	adds	r3, #4
 800fb40:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800fb42:	68bb      	ldr	r3, [r7, #8]
 800fb44:	2200      	movs	r2, #0
 800fb46:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800fb48:	68bb      	ldr	r3, [r7, #8]
 800fb4a:	2202      	movs	r2, #2
 800fb4c:	4619      	mov	r1, r3
 800fb4e:	6878      	ldr	r0, [r7, #4]
 800fb50:	f000 fc47 	bl	80103e2 <USBD_CtlSendData>
              break;
 800fb54:	e06a      	b.n	800fc2c <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800fb56:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fb5a:	2b00      	cmp	r3, #0
 800fb5c:	da11      	bge.n	800fb82 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800fb5e:	7bbb      	ldrb	r3, [r7, #14]
 800fb60:	f003 020f 	and.w	r2, r3, #15
 800fb64:	6879      	ldr	r1, [r7, #4]
 800fb66:	4613      	mov	r3, r2
 800fb68:	009b      	lsls	r3, r3, #2
 800fb6a:	4413      	add	r3, r2
 800fb6c:	009b      	lsls	r3, r3, #2
 800fb6e:	440b      	add	r3, r1
 800fb70:	3324      	adds	r3, #36	@ 0x24
 800fb72:	881b      	ldrh	r3, [r3, #0]
 800fb74:	2b00      	cmp	r3, #0
 800fb76:	d117      	bne.n	800fba8 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800fb78:	6839      	ldr	r1, [r7, #0]
 800fb7a:	6878      	ldr	r0, [r7, #4]
 800fb7c:	f000 fbc0 	bl	8010300 <USBD_CtlError>
                  break;
 800fb80:	e054      	b.n	800fc2c <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800fb82:	7bbb      	ldrb	r3, [r7, #14]
 800fb84:	f003 020f 	and.w	r2, r3, #15
 800fb88:	6879      	ldr	r1, [r7, #4]
 800fb8a:	4613      	mov	r3, r2
 800fb8c:	009b      	lsls	r3, r3, #2
 800fb8e:	4413      	add	r3, r2
 800fb90:	009b      	lsls	r3, r3, #2
 800fb92:	440b      	add	r3, r1
 800fb94:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800fb98:	881b      	ldrh	r3, [r3, #0]
 800fb9a:	2b00      	cmp	r3, #0
 800fb9c:	d104      	bne.n	800fba8 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800fb9e:	6839      	ldr	r1, [r7, #0]
 800fba0:	6878      	ldr	r0, [r7, #4]
 800fba2:	f000 fbad 	bl	8010300 <USBD_CtlError>
                  break;
 800fba6:	e041      	b.n	800fc2c <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800fba8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fbac:	2b00      	cmp	r3, #0
 800fbae:	da0b      	bge.n	800fbc8 <USBD_StdEPReq+0x23e>
 800fbb0:	7bbb      	ldrb	r3, [r7, #14]
 800fbb2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800fbb6:	4613      	mov	r3, r2
 800fbb8:	009b      	lsls	r3, r3, #2
 800fbba:	4413      	add	r3, r2
 800fbbc:	009b      	lsls	r3, r3, #2
 800fbbe:	3310      	adds	r3, #16
 800fbc0:	687a      	ldr	r2, [r7, #4]
 800fbc2:	4413      	add	r3, r2
 800fbc4:	3304      	adds	r3, #4
 800fbc6:	e00b      	b.n	800fbe0 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800fbc8:	7bbb      	ldrb	r3, [r7, #14]
 800fbca:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800fbce:	4613      	mov	r3, r2
 800fbd0:	009b      	lsls	r3, r3, #2
 800fbd2:	4413      	add	r3, r2
 800fbd4:	009b      	lsls	r3, r3, #2
 800fbd6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800fbda:	687a      	ldr	r2, [r7, #4]
 800fbdc:	4413      	add	r3, r2
 800fbde:	3304      	adds	r3, #4
 800fbe0:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800fbe2:	7bbb      	ldrb	r3, [r7, #14]
 800fbe4:	2b00      	cmp	r3, #0
 800fbe6:	d002      	beq.n	800fbee <USBD_StdEPReq+0x264>
 800fbe8:	7bbb      	ldrb	r3, [r7, #14]
 800fbea:	2b80      	cmp	r3, #128	@ 0x80
 800fbec:	d103      	bne.n	800fbf6 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800fbee:	68bb      	ldr	r3, [r7, #8]
 800fbf0:	2200      	movs	r2, #0
 800fbf2:	601a      	str	r2, [r3, #0]
 800fbf4:	e00e      	b.n	800fc14 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800fbf6:	7bbb      	ldrb	r3, [r7, #14]
 800fbf8:	4619      	mov	r1, r3
 800fbfa:	6878      	ldr	r0, [r7, #4]
 800fbfc:	f001 f872 	bl	8010ce4 <USBD_LL_IsStallEP>
 800fc00:	4603      	mov	r3, r0
 800fc02:	2b00      	cmp	r3, #0
 800fc04:	d003      	beq.n	800fc0e <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800fc06:	68bb      	ldr	r3, [r7, #8]
 800fc08:	2201      	movs	r2, #1
 800fc0a:	601a      	str	r2, [r3, #0]
 800fc0c:	e002      	b.n	800fc14 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800fc0e:	68bb      	ldr	r3, [r7, #8]
 800fc10:	2200      	movs	r2, #0
 800fc12:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800fc14:	68bb      	ldr	r3, [r7, #8]
 800fc16:	2202      	movs	r2, #2
 800fc18:	4619      	mov	r1, r3
 800fc1a:	6878      	ldr	r0, [r7, #4]
 800fc1c:	f000 fbe1 	bl	80103e2 <USBD_CtlSendData>
              break;
 800fc20:	e004      	b.n	800fc2c <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800fc22:	6839      	ldr	r1, [r7, #0]
 800fc24:	6878      	ldr	r0, [r7, #4]
 800fc26:	f000 fb6b 	bl	8010300 <USBD_CtlError>
              break;
 800fc2a:	bf00      	nop
          }
          break;
 800fc2c:	e004      	b.n	800fc38 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800fc2e:	6839      	ldr	r1, [r7, #0]
 800fc30:	6878      	ldr	r0, [r7, #4]
 800fc32:	f000 fb65 	bl	8010300 <USBD_CtlError>
          break;
 800fc36:	bf00      	nop
      }
      break;
 800fc38:	e004      	b.n	800fc44 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800fc3a:	6839      	ldr	r1, [r7, #0]
 800fc3c:	6878      	ldr	r0, [r7, #4]
 800fc3e:	f000 fb5f 	bl	8010300 <USBD_CtlError>
      break;
 800fc42:	bf00      	nop
  }

  return ret;
 800fc44:	7bfb      	ldrb	r3, [r7, #15]
}
 800fc46:	4618      	mov	r0, r3
 800fc48:	3710      	adds	r7, #16
 800fc4a:	46bd      	mov	sp, r7
 800fc4c:	bd80      	pop	{r7, pc}
	...

0800fc50 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fc50:	b580      	push	{r7, lr}
 800fc52:	b084      	sub	sp, #16
 800fc54:	af00      	add	r7, sp, #0
 800fc56:	6078      	str	r0, [r7, #4]
 800fc58:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800fc5a:	2300      	movs	r3, #0
 800fc5c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800fc5e:	2300      	movs	r3, #0
 800fc60:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800fc62:	2300      	movs	r3, #0
 800fc64:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800fc66:	683b      	ldr	r3, [r7, #0]
 800fc68:	885b      	ldrh	r3, [r3, #2]
 800fc6a:	0a1b      	lsrs	r3, r3, #8
 800fc6c:	b29b      	uxth	r3, r3
 800fc6e:	3b01      	subs	r3, #1
 800fc70:	2b0e      	cmp	r3, #14
 800fc72:	f200 8152 	bhi.w	800ff1a <USBD_GetDescriptor+0x2ca>
 800fc76:	a201      	add	r2, pc, #4	@ (adr r2, 800fc7c <USBD_GetDescriptor+0x2c>)
 800fc78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fc7c:	0800fced 	.word	0x0800fced
 800fc80:	0800fd05 	.word	0x0800fd05
 800fc84:	0800fd45 	.word	0x0800fd45
 800fc88:	0800ff1b 	.word	0x0800ff1b
 800fc8c:	0800ff1b 	.word	0x0800ff1b
 800fc90:	0800febb 	.word	0x0800febb
 800fc94:	0800fee7 	.word	0x0800fee7
 800fc98:	0800ff1b 	.word	0x0800ff1b
 800fc9c:	0800ff1b 	.word	0x0800ff1b
 800fca0:	0800ff1b 	.word	0x0800ff1b
 800fca4:	0800ff1b 	.word	0x0800ff1b
 800fca8:	0800ff1b 	.word	0x0800ff1b
 800fcac:	0800ff1b 	.word	0x0800ff1b
 800fcb0:	0800ff1b 	.word	0x0800ff1b
 800fcb4:	0800fcb9 	.word	0x0800fcb9
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800fcb8:	687b      	ldr	r3, [r7, #4]
 800fcba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fcbe:	69db      	ldr	r3, [r3, #28]
 800fcc0:	2b00      	cmp	r3, #0
 800fcc2:	d00b      	beq.n	800fcdc <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800fcc4:	687b      	ldr	r3, [r7, #4]
 800fcc6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fcca:	69db      	ldr	r3, [r3, #28]
 800fccc:	687a      	ldr	r2, [r7, #4]
 800fcce:	7c12      	ldrb	r2, [r2, #16]
 800fcd0:	f107 0108 	add.w	r1, r7, #8
 800fcd4:	4610      	mov	r0, r2
 800fcd6:	4798      	blx	r3
 800fcd8:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800fcda:	e126      	b.n	800ff2a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800fcdc:	6839      	ldr	r1, [r7, #0]
 800fcde:	6878      	ldr	r0, [r7, #4]
 800fce0:	f000 fb0e 	bl	8010300 <USBD_CtlError>
        err++;
 800fce4:	7afb      	ldrb	r3, [r7, #11]
 800fce6:	3301      	adds	r3, #1
 800fce8:	72fb      	strb	r3, [r7, #11]
      break;
 800fcea:	e11e      	b.n	800ff2a <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800fcec:	687b      	ldr	r3, [r7, #4]
 800fcee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fcf2:	681b      	ldr	r3, [r3, #0]
 800fcf4:	687a      	ldr	r2, [r7, #4]
 800fcf6:	7c12      	ldrb	r2, [r2, #16]
 800fcf8:	f107 0108 	add.w	r1, r7, #8
 800fcfc:	4610      	mov	r0, r2
 800fcfe:	4798      	blx	r3
 800fd00:	60f8      	str	r0, [r7, #12]
      break;
 800fd02:	e112      	b.n	800ff2a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800fd04:	687b      	ldr	r3, [r7, #4]
 800fd06:	7c1b      	ldrb	r3, [r3, #16]
 800fd08:	2b00      	cmp	r3, #0
 800fd0a:	d10d      	bne.n	800fd28 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800fd0c:	687b      	ldr	r3, [r7, #4]
 800fd0e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800fd12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fd14:	f107 0208 	add.w	r2, r7, #8
 800fd18:	4610      	mov	r0, r2
 800fd1a:	4798      	blx	r3
 800fd1c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800fd1e:	68fb      	ldr	r3, [r7, #12]
 800fd20:	3301      	adds	r3, #1
 800fd22:	2202      	movs	r2, #2
 800fd24:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800fd26:	e100      	b.n	800ff2a <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800fd28:	687b      	ldr	r3, [r7, #4]
 800fd2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800fd2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fd30:	f107 0208 	add.w	r2, r7, #8
 800fd34:	4610      	mov	r0, r2
 800fd36:	4798      	blx	r3
 800fd38:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800fd3a:	68fb      	ldr	r3, [r7, #12]
 800fd3c:	3301      	adds	r3, #1
 800fd3e:	2202      	movs	r2, #2
 800fd40:	701a      	strb	r2, [r3, #0]
      break;
 800fd42:	e0f2      	b.n	800ff2a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800fd44:	683b      	ldr	r3, [r7, #0]
 800fd46:	885b      	ldrh	r3, [r3, #2]
 800fd48:	b2db      	uxtb	r3, r3
 800fd4a:	2b05      	cmp	r3, #5
 800fd4c:	f200 80ac 	bhi.w	800fea8 <USBD_GetDescriptor+0x258>
 800fd50:	a201      	add	r2, pc, #4	@ (adr r2, 800fd58 <USBD_GetDescriptor+0x108>)
 800fd52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fd56:	bf00      	nop
 800fd58:	0800fd71 	.word	0x0800fd71
 800fd5c:	0800fda5 	.word	0x0800fda5
 800fd60:	0800fdd9 	.word	0x0800fdd9
 800fd64:	0800fe0d 	.word	0x0800fe0d
 800fd68:	0800fe41 	.word	0x0800fe41
 800fd6c:	0800fe75 	.word	0x0800fe75
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800fd70:	687b      	ldr	r3, [r7, #4]
 800fd72:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fd76:	685b      	ldr	r3, [r3, #4]
 800fd78:	2b00      	cmp	r3, #0
 800fd7a:	d00b      	beq.n	800fd94 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800fd7c:	687b      	ldr	r3, [r7, #4]
 800fd7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fd82:	685b      	ldr	r3, [r3, #4]
 800fd84:	687a      	ldr	r2, [r7, #4]
 800fd86:	7c12      	ldrb	r2, [r2, #16]
 800fd88:	f107 0108 	add.w	r1, r7, #8
 800fd8c:	4610      	mov	r0, r2
 800fd8e:	4798      	blx	r3
 800fd90:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800fd92:	e091      	b.n	800feb8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800fd94:	6839      	ldr	r1, [r7, #0]
 800fd96:	6878      	ldr	r0, [r7, #4]
 800fd98:	f000 fab2 	bl	8010300 <USBD_CtlError>
            err++;
 800fd9c:	7afb      	ldrb	r3, [r7, #11]
 800fd9e:	3301      	adds	r3, #1
 800fda0:	72fb      	strb	r3, [r7, #11]
          break;
 800fda2:	e089      	b.n	800feb8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800fda4:	687b      	ldr	r3, [r7, #4]
 800fda6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fdaa:	689b      	ldr	r3, [r3, #8]
 800fdac:	2b00      	cmp	r3, #0
 800fdae:	d00b      	beq.n	800fdc8 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800fdb0:	687b      	ldr	r3, [r7, #4]
 800fdb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fdb6:	689b      	ldr	r3, [r3, #8]
 800fdb8:	687a      	ldr	r2, [r7, #4]
 800fdba:	7c12      	ldrb	r2, [r2, #16]
 800fdbc:	f107 0108 	add.w	r1, r7, #8
 800fdc0:	4610      	mov	r0, r2
 800fdc2:	4798      	blx	r3
 800fdc4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800fdc6:	e077      	b.n	800feb8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800fdc8:	6839      	ldr	r1, [r7, #0]
 800fdca:	6878      	ldr	r0, [r7, #4]
 800fdcc:	f000 fa98 	bl	8010300 <USBD_CtlError>
            err++;
 800fdd0:	7afb      	ldrb	r3, [r7, #11]
 800fdd2:	3301      	adds	r3, #1
 800fdd4:	72fb      	strb	r3, [r7, #11]
          break;
 800fdd6:	e06f      	b.n	800feb8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800fdd8:	687b      	ldr	r3, [r7, #4]
 800fdda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fdde:	68db      	ldr	r3, [r3, #12]
 800fde0:	2b00      	cmp	r3, #0
 800fde2:	d00b      	beq.n	800fdfc <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800fde4:	687b      	ldr	r3, [r7, #4]
 800fde6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fdea:	68db      	ldr	r3, [r3, #12]
 800fdec:	687a      	ldr	r2, [r7, #4]
 800fdee:	7c12      	ldrb	r2, [r2, #16]
 800fdf0:	f107 0108 	add.w	r1, r7, #8
 800fdf4:	4610      	mov	r0, r2
 800fdf6:	4798      	blx	r3
 800fdf8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800fdfa:	e05d      	b.n	800feb8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800fdfc:	6839      	ldr	r1, [r7, #0]
 800fdfe:	6878      	ldr	r0, [r7, #4]
 800fe00:	f000 fa7e 	bl	8010300 <USBD_CtlError>
            err++;
 800fe04:	7afb      	ldrb	r3, [r7, #11]
 800fe06:	3301      	adds	r3, #1
 800fe08:	72fb      	strb	r3, [r7, #11]
          break;
 800fe0a:	e055      	b.n	800feb8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800fe0c:	687b      	ldr	r3, [r7, #4]
 800fe0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fe12:	691b      	ldr	r3, [r3, #16]
 800fe14:	2b00      	cmp	r3, #0
 800fe16:	d00b      	beq.n	800fe30 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800fe18:	687b      	ldr	r3, [r7, #4]
 800fe1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fe1e:	691b      	ldr	r3, [r3, #16]
 800fe20:	687a      	ldr	r2, [r7, #4]
 800fe22:	7c12      	ldrb	r2, [r2, #16]
 800fe24:	f107 0108 	add.w	r1, r7, #8
 800fe28:	4610      	mov	r0, r2
 800fe2a:	4798      	blx	r3
 800fe2c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800fe2e:	e043      	b.n	800feb8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800fe30:	6839      	ldr	r1, [r7, #0]
 800fe32:	6878      	ldr	r0, [r7, #4]
 800fe34:	f000 fa64 	bl	8010300 <USBD_CtlError>
            err++;
 800fe38:	7afb      	ldrb	r3, [r7, #11]
 800fe3a:	3301      	adds	r3, #1
 800fe3c:	72fb      	strb	r3, [r7, #11]
          break;
 800fe3e:	e03b      	b.n	800feb8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800fe40:	687b      	ldr	r3, [r7, #4]
 800fe42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fe46:	695b      	ldr	r3, [r3, #20]
 800fe48:	2b00      	cmp	r3, #0
 800fe4a:	d00b      	beq.n	800fe64 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800fe4c:	687b      	ldr	r3, [r7, #4]
 800fe4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fe52:	695b      	ldr	r3, [r3, #20]
 800fe54:	687a      	ldr	r2, [r7, #4]
 800fe56:	7c12      	ldrb	r2, [r2, #16]
 800fe58:	f107 0108 	add.w	r1, r7, #8
 800fe5c:	4610      	mov	r0, r2
 800fe5e:	4798      	blx	r3
 800fe60:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800fe62:	e029      	b.n	800feb8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800fe64:	6839      	ldr	r1, [r7, #0]
 800fe66:	6878      	ldr	r0, [r7, #4]
 800fe68:	f000 fa4a 	bl	8010300 <USBD_CtlError>
            err++;
 800fe6c:	7afb      	ldrb	r3, [r7, #11]
 800fe6e:	3301      	adds	r3, #1
 800fe70:	72fb      	strb	r3, [r7, #11]
          break;
 800fe72:	e021      	b.n	800feb8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800fe74:	687b      	ldr	r3, [r7, #4]
 800fe76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fe7a:	699b      	ldr	r3, [r3, #24]
 800fe7c:	2b00      	cmp	r3, #0
 800fe7e:	d00b      	beq.n	800fe98 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800fe80:	687b      	ldr	r3, [r7, #4]
 800fe82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fe86:	699b      	ldr	r3, [r3, #24]
 800fe88:	687a      	ldr	r2, [r7, #4]
 800fe8a:	7c12      	ldrb	r2, [r2, #16]
 800fe8c:	f107 0108 	add.w	r1, r7, #8
 800fe90:	4610      	mov	r0, r2
 800fe92:	4798      	blx	r3
 800fe94:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800fe96:	e00f      	b.n	800feb8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800fe98:	6839      	ldr	r1, [r7, #0]
 800fe9a:	6878      	ldr	r0, [r7, #4]
 800fe9c:	f000 fa30 	bl	8010300 <USBD_CtlError>
            err++;
 800fea0:	7afb      	ldrb	r3, [r7, #11]
 800fea2:	3301      	adds	r3, #1
 800fea4:	72fb      	strb	r3, [r7, #11]
          break;
 800fea6:	e007      	b.n	800feb8 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800fea8:	6839      	ldr	r1, [r7, #0]
 800feaa:	6878      	ldr	r0, [r7, #4]
 800feac:	f000 fa28 	bl	8010300 <USBD_CtlError>
          err++;
 800feb0:	7afb      	ldrb	r3, [r7, #11]
 800feb2:	3301      	adds	r3, #1
 800feb4:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800feb6:	bf00      	nop
      }
      break;
 800feb8:	e037      	b.n	800ff2a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800feba:	687b      	ldr	r3, [r7, #4]
 800febc:	7c1b      	ldrb	r3, [r3, #16]
 800febe:	2b00      	cmp	r3, #0
 800fec0:	d109      	bne.n	800fed6 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800fec2:	687b      	ldr	r3, [r7, #4]
 800fec4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800fec8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800feca:	f107 0208 	add.w	r2, r7, #8
 800fece:	4610      	mov	r0, r2
 800fed0:	4798      	blx	r3
 800fed2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800fed4:	e029      	b.n	800ff2a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800fed6:	6839      	ldr	r1, [r7, #0]
 800fed8:	6878      	ldr	r0, [r7, #4]
 800feda:	f000 fa11 	bl	8010300 <USBD_CtlError>
        err++;
 800fede:	7afb      	ldrb	r3, [r7, #11]
 800fee0:	3301      	adds	r3, #1
 800fee2:	72fb      	strb	r3, [r7, #11]
      break;
 800fee4:	e021      	b.n	800ff2a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800fee6:	687b      	ldr	r3, [r7, #4]
 800fee8:	7c1b      	ldrb	r3, [r3, #16]
 800feea:	2b00      	cmp	r3, #0
 800feec:	d10d      	bne.n	800ff0a <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800feee:	687b      	ldr	r3, [r7, #4]
 800fef0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800fef4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fef6:	f107 0208 	add.w	r2, r7, #8
 800fefa:	4610      	mov	r0, r2
 800fefc:	4798      	blx	r3
 800fefe:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800ff00:	68fb      	ldr	r3, [r7, #12]
 800ff02:	3301      	adds	r3, #1
 800ff04:	2207      	movs	r2, #7
 800ff06:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ff08:	e00f      	b.n	800ff2a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800ff0a:	6839      	ldr	r1, [r7, #0]
 800ff0c:	6878      	ldr	r0, [r7, #4]
 800ff0e:	f000 f9f7 	bl	8010300 <USBD_CtlError>
        err++;
 800ff12:	7afb      	ldrb	r3, [r7, #11]
 800ff14:	3301      	adds	r3, #1
 800ff16:	72fb      	strb	r3, [r7, #11]
      break;
 800ff18:	e007      	b.n	800ff2a <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800ff1a:	6839      	ldr	r1, [r7, #0]
 800ff1c:	6878      	ldr	r0, [r7, #4]
 800ff1e:	f000 f9ef 	bl	8010300 <USBD_CtlError>
      err++;
 800ff22:	7afb      	ldrb	r3, [r7, #11]
 800ff24:	3301      	adds	r3, #1
 800ff26:	72fb      	strb	r3, [r7, #11]
      break;
 800ff28:	bf00      	nop
  }

  if (err != 0U)
 800ff2a:	7afb      	ldrb	r3, [r7, #11]
 800ff2c:	2b00      	cmp	r3, #0
 800ff2e:	d11e      	bne.n	800ff6e <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800ff30:	683b      	ldr	r3, [r7, #0]
 800ff32:	88db      	ldrh	r3, [r3, #6]
 800ff34:	2b00      	cmp	r3, #0
 800ff36:	d016      	beq.n	800ff66 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800ff38:	893b      	ldrh	r3, [r7, #8]
 800ff3a:	2b00      	cmp	r3, #0
 800ff3c:	d00e      	beq.n	800ff5c <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800ff3e:	683b      	ldr	r3, [r7, #0]
 800ff40:	88da      	ldrh	r2, [r3, #6]
 800ff42:	893b      	ldrh	r3, [r7, #8]
 800ff44:	4293      	cmp	r3, r2
 800ff46:	bf28      	it	cs
 800ff48:	4613      	movcs	r3, r2
 800ff4a:	b29b      	uxth	r3, r3
 800ff4c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800ff4e:	893b      	ldrh	r3, [r7, #8]
 800ff50:	461a      	mov	r2, r3
 800ff52:	68f9      	ldr	r1, [r7, #12]
 800ff54:	6878      	ldr	r0, [r7, #4]
 800ff56:	f000 fa44 	bl	80103e2 <USBD_CtlSendData>
 800ff5a:	e009      	b.n	800ff70 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800ff5c:	6839      	ldr	r1, [r7, #0]
 800ff5e:	6878      	ldr	r0, [r7, #4]
 800ff60:	f000 f9ce 	bl	8010300 <USBD_CtlError>
 800ff64:	e004      	b.n	800ff70 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800ff66:	6878      	ldr	r0, [r7, #4]
 800ff68:	f000 fa95 	bl	8010496 <USBD_CtlSendStatus>
 800ff6c:	e000      	b.n	800ff70 <USBD_GetDescriptor+0x320>
    return;
 800ff6e:	bf00      	nop
  }
}
 800ff70:	3710      	adds	r7, #16
 800ff72:	46bd      	mov	sp, r7
 800ff74:	bd80      	pop	{r7, pc}
 800ff76:	bf00      	nop

0800ff78 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ff78:	b580      	push	{r7, lr}
 800ff7a:	b084      	sub	sp, #16
 800ff7c:	af00      	add	r7, sp, #0
 800ff7e:	6078      	str	r0, [r7, #4]
 800ff80:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800ff82:	683b      	ldr	r3, [r7, #0]
 800ff84:	889b      	ldrh	r3, [r3, #4]
 800ff86:	2b00      	cmp	r3, #0
 800ff88:	d131      	bne.n	800ffee <USBD_SetAddress+0x76>
 800ff8a:	683b      	ldr	r3, [r7, #0]
 800ff8c:	88db      	ldrh	r3, [r3, #6]
 800ff8e:	2b00      	cmp	r3, #0
 800ff90:	d12d      	bne.n	800ffee <USBD_SetAddress+0x76>
 800ff92:	683b      	ldr	r3, [r7, #0]
 800ff94:	885b      	ldrh	r3, [r3, #2]
 800ff96:	2b7f      	cmp	r3, #127	@ 0x7f
 800ff98:	d829      	bhi.n	800ffee <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800ff9a:	683b      	ldr	r3, [r7, #0]
 800ff9c:	885b      	ldrh	r3, [r3, #2]
 800ff9e:	b2db      	uxtb	r3, r3
 800ffa0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ffa4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ffa6:	687b      	ldr	r3, [r7, #4]
 800ffa8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ffac:	b2db      	uxtb	r3, r3
 800ffae:	2b03      	cmp	r3, #3
 800ffb0:	d104      	bne.n	800ffbc <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800ffb2:	6839      	ldr	r1, [r7, #0]
 800ffb4:	6878      	ldr	r0, [r7, #4]
 800ffb6:	f000 f9a3 	bl	8010300 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ffba:	e01d      	b.n	800fff8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800ffbc:	687b      	ldr	r3, [r7, #4]
 800ffbe:	7bfa      	ldrb	r2, [r7, #15]
 800ffc0:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800ffc4:	7bfb      	ldrb	r3, [r7, #15]
 800ffc6:	4619      	mov	r1, r3
 800ffc8:	6878      	ldr	r0, [r7, #4]
 800ffca:	f000 feb7 	bl	8010d3c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800ffce:	6878      	ldr	r0, [r7, #4]
 800ffd0:	f000 fa61 	bl	8010496 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800ffd4:	7bfb      	ldrb	r3, [r7, #15]
 800ffd6:	2b00      	cmp	r3, #0
 800ffd8:	d004      	beq.n	800ffe4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ffda:	687b      	ldr	r3, [r7, #4]
 800ffdc:	2202      	movs	r2, #2
 800ffde:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ffe2:	e009      	b.n	800fff8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800ffe4:	687b      	ldr	r3, [r7, #4]
 800ffe6:	2201      	movs	r2, #1
 800ffe8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ffec:	e004      	b.n	800fff8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800ffee:	6839      	ldr	r1, [r7, #0]
 800fff0:	6878      	ldr	r0, [r7, #4]
 800fff2:	f000 f985 	bl	8010300 <USBD_CtlError>
  }
}
 800fff6:	bf00      	nop
 800fff8:	bf00      	nop
 800fffa:	3710      	adds	r7, #16
 800fffc:	46bd      	mov	sp, r7
 800fffe:	bd80      	pop	{r7, pc}

08010000 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010000:	b580      	push	{r7, lr}
 8010002:	b084      	sub	sp, #16
 8010004:	af00      	add	r7, sp, #0
 8010006:	6078      	str	r0, [r7, #4]
 8010008:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801000a:	2300      	movs	r3, #0
 801000c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 801000e:	683b      	ldr	r3, [r7, #0]
 8010010:	885b      	ldrh	r3, [r3, #2]
 8010012:	b2da      	uxtb	r2, r3
 8010014:	4b4c      	ldr	r3, [pc, #304]	@ (8010148 <USBD_SetConfig+0x148>)
 8010016:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8010018:	4b4b      	ldr	r3, [pc, #300]	@ (8010148 <USBD_SetConfig+0x148>)
 801001a:	781b      	ldrb	r3, [r3, #0]
 801001c:	2b01      	cmp	r3, #1
 801001e:	d905      	bls.n	801002c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8010020:	6839      	ldr	r1, [r7, #0]
 8010022:	6878      	ldr	r0, [r7, #4]
 8010024:	f000 f96c 	bl	8010300 <USBD_CtlError>
    return USBD_FAIL;
 8010028:	2303      	movs	r3, #3
 801002a:	e088      	b.n	801013e <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 801002c:	687b      	ldr	r3, [r7, #4]
 801002e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010032:	b2db      	uxtb	r3, r3
 8010034:	2b02      	cmp	r3, #2
 8010036:	d002      	beq.n	801003e <USBD_SetConfig+0x3e>
 8010038:	2b03      	cmp	r3, #3
 801003a:	d025      	beq.n	8010088 <USBD_SetConfig+0x88>
 801003c:	e071      	b.n	8010122 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 801003e:	4b42      	ldr	r3, [pc, #264]	@ (8010148 <USBD_SetConfig+0x148>)
 8010040:	781b      	ldrb	r3, [r3, #0]
 8010042:	2b00      	cmp	r3, #0
 8010044:	d01c      	beq.n	8010080 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 8010046:	4b40      	ldr	r3, [pc, #256]	@ (8010148 <USBD_SetConfig+0x148>)
 8010048:	781b      	ldrb	r3, [r3, #0]
 801004a:	461a      	mov	r2, r3
 801004c:	687b      	ldr	r3, [r7, #4]
 801004e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8010050:	4b3d      	ldr	r3, [pc, #244]	@ (8010148 <USBD_SetConfig+0x148>)
 8010052:	781b      	ldrb	r3, [r3, #0]
 8010054:	4619      	mov	r1, r3
 8010056:	6878      	ldr	r0, [r7, #4]
 8010058:	f7ff f992 	bl	800f380 <USBD_SetClassConfig>
 801005c:	4603      	mov	r3, r0
 801005e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8010060:	7bfb      	ldrb	r3, [r7, #15]
 8010062:	2b00      	cmp	r3, #0
 8010064:	d004      	beq.n	8010070 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 8010066:	6839      	ldr	r1, [r7, #0]
 8010068:	6878      	ldr	r0, [r7, #4]
 801006a:	f000 f949 	bl	8010300 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 801006e:	e065      	b.n	801013c <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8010070:	6878      	ldr	r0, [r7, #4]
 8010072:	f000 fa10 	bl	8010496 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8010076:	687b      	ldr	r3, [r7, #4]
 8010078:	2203      	movs	r2, #3
 801007a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 801007e:	e05d      	b.n	801013c <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8010080:	6878      	ldr	r0, [r7, #4]
 8010082:	f000 fa08 	bl	8010496 <USBD_CtlSendStatus>
      break;
 8010086:	e059      	b.n	801013c <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8010088:	4b2f      	ldr	r3, [pc, #188]	@ (8010148 <USBD_SetConfig+0x148>)
 801008a:	781b      	ldrb	r3, [r3, #0]
 801008c:	2b00      	cmp	r3, #0
 801008e:	d112      	bne.n	80100b6 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8010090:	687b      	ldr	r3, [r7, #4]
 8010092:	2202      	movs	r2, #2
 8010094:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8010098:	4b2b      	ldr	r3, [pc, #172]	@ (8010148 <USBD_SetConfig+0x148>)
 801009a:	781b      	ldrb	r3, [r3, #0]
 801009c:	461a      	mov	r2, r3
 801009e:	687b      	ldr	r3, [r7, #4]
 80100a0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80100a2:	4b29      	ldr	r3, [pc, #164]	@ (8010148 <USBD_SetConfig+0x148>)
 80100a4:	781b      	ldrb	r3, [r3, #0]
 80100a6:	4619      	mov	r1, r3
 80100a8:	6878      	ldr	r0, [r7, #4]
 80100aa:	f7ff f985 	bl	800f3b8 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80100ae:	6878      	ldr	r0, [r7, #4]
 80100b0:	f000 f9f1 	bl	8010496 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80100b4:	e042      	b.n	801013c <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 80100b6:	4b24      	ldr	r3, [pc, #144]	@ (8010148 <USBD_SetConfig+0x148>)
 80100b8:	781b      	ldrb	r3, [r3, #0]
 80100ba:	461a      	mov	r2, r3
 80100bc:	687b      	ldr	r3, [r7, #4]
 80100be:	685b      	ldr	r3, [r3, #4]
 80100c0:	429a      	cmp	r2, r3
 80100c2:	d02a      	beq.n	801011a <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80100c4:	687b      	ldr	r3, [r7, #4]
 80100c6:	685b      	ldr	r3, [r3, #4]
 80100c8:	b2db      	uxtb	r3, r3
 80100ca:	4619      	mov	r1, r3
 80100cc:	6878      	ldr	r0, [r7, #4]
 80100ce:	f7ff f973 	bl	800f3b8 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80100d2:	4b1d      	ldr	r3, [pc, #116]	@ (8010148 <USBD_SetConfig+0x148>)
 80100d4:	781b      	ldrb	r3, [r3, #0]
 80100d6:	461a      	mov	r2, r3
 80100d8:	687b      	ldr	r3, [r7, #4]
 80100da:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80100dc:	4b1a      	ldr	r3, [pc, #104]	@ (8010148 <USBD_SetConfig+0x148>)
 80100de:	781b      	ldrb	r3, [r3, #0]
 80100e0:	4619      	mov	r1, r3
 80100e2:	6878      	ldr	r0, [r7, #4]
 80100e4:	f7ff f94c 	bl	800f380 <USBD_SetClassConfig>
 80100e8:	4603      	mov	r3, r0
 80100ea:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80100ec:	7bfb      	ldrb	r3, [r7, #15]
 80100ee:	2b00      	cmp	r3, #0
 80100f0:	d00f      	beq.n	8010112 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 80100f2:	6839      	ldr	r1, [r7, #0]
 80100f4:	6878      	ldr	r0, [r7, #4]
 80100f6:	f000 f903 	bl	8010300 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80100fa:	687b      	ldr	r3, [r7, #4]
 80100fc:	685b      	ldr	r3, [r3, #4]
 80100fe:	b2db      	uxtb	r3, r3
 8010100:	4619      	mov	r1, r3
 8010102:	6878      	ldr	r0, [r7, #4]
 8010104:	f7ff f958 	bl	800f3b8 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8010108:	687b      	ldr	r3, [r7, #4]
 801010a:	2202      	movs	r2, #2
 801010c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8010110:	e014      	b.n	801013c <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8010112:	6878      	ldr	r0, [r7, #4]
 8010114:	f000 f9bf 	bl	8010496 <USBD_CtlSendStatus>
      break;
 8010118:	e010      	b.n	801013c <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 801011a:	6878      	ldr	r0, [r7, #4]
 801011c:	f000 f9bb 	bl	8010496 <USBD_CtlSendStatus>
      break;
 8010120:	e00c      	b.n	801013c <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8010122:	6839      	ldr	r1, [r7, #0]
 8010124:	6878      	ldr	r0, [r7, #4]
 8010126:	f000 f8eb 	bl	8010300 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 801012a:	4b07      	ldr	r3, [pc, #28]	@ (8010148 <USBD_SetConfig+0x148>)
 801012c:	781b      	ldrb	r3, [r3, #0]
 801012e:	4619      	mov	r1, r3
 8010130:	6878      	ldr	r0, [r7, #4]
 8010132:	f7ff f941 	bl	800f3b8 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8010136:	2303      	movs	r3, #3
 8010138:	73fb      	strb	r3, [r7, #15]
      break;
 801013a:	bf00      	nop
  }

  return ret;
 801013c:	7bfb      	ldrb	r3, [r7, #15]
}
 801013e:	4618      	mov	r0, r3
 8010140:	3710      	adds	r7, #16
 8010142:	46bd      	mov	sp, r7
 8010144:	bd80      	pop	{r7, pc}
 8010146:	bf00      	nop
 8010148:	20000bd4 	.word	0x20000bd4

0801014c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801014c:	b580      	push	{r7, lr}
 801014e:	b082      	sub	sp, #8
 8010150:	af00      	add	r7, sp, #0
 8010152:	6078      	str	r0, [r7, #4]
 8010154:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8010156:	683b      	ldr	r3, [r7, #0]
 8010158:	88db      	ldrh	r3, [r3, #6]
 801015a:	2b01      	cmp	r3, #1
 801015c:	d004      	beq.n	8010168 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 801015e:	6839      	ldr	r1, [r7, #0]
 8010160:	6878      	ldr	r0, [r7, #4]
 8010162:	f000 f8cd 	bl	8010300 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8010166:	e023      	b.n	80101b0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8010168:	687b      	ldr	r3, [r7, #4]
 801016a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801016e:	b2db      	uxtb	r3, r3
 8010170:	2b02      	cmp	r3, #2
 8010172:	dc02      	bgt.n	801017a <USBD_GetConfig+0x2e>
 8010174:	2b00      	cmp	r3, #0
 8010176:	dc03      	bgt.n	8010180 <USBD_GetConfig+0x34>
 8010178:	e015      	b.n	80101a6 <USBD_GetConfig+0x5a>
 801017a:	2b03      	cmp	r3, #3
 801017c:	d00b      	beq.n	8010196 <USBD_GetConfig+0x4a>
 801017e:	e012      	b.n	80101a6 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8010180:	687b      	ldr	r3, [r7, #4]
 8010182:	2200      	movs	r2, #0
 8010184:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8010186:	687b      	ldr	r3, [r7, #4]
 8010188:	3308      	adds	r3, #8
 801018a:	2201      	movs	r2, #1
 801018c:	4619      	mov	r1, r3
 801018e:	6878      	ldr	r0, [r7, #4]
 8010190:	f000 f927 	bl	80103e2 <USBD_CtlSendData>
        break;
 8010194:	e00c      	b.n	80101b0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8010196:	687b      	ldr	r3, [r7, #4]
 8010198:	3304      	adds	r3, #4
 801019a:	2201      	movs	r2, #1
 801019c:	4619      	mov	r1, r3
 801019e:	6878      	ldr	r0, [r7, #4]
 80101a0:	f000 f91f 	bl	80103e2 <USBD_CtlSendData>
        break;
 80101a4:	e004      	b.n	80101b0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80101a6:	6839      	ldr	r1, [r7, #0]
 80101a8:	6878      	ldr	r0, [r7, #4]
 80101aa:	f000 f8a9 	bl	8010300 <USBD_CtlError>
        break;
 80101ae:	bf00      	nop
}
 80101b0:	bf00      	nop
 80101b2:	3708      	adds	r7, #8
 80101b4:	46bd      	mov	sp, r7
 80101b6:	bd80      	pop	{r7, pc}

080101b8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80101b8:	b580      	push	{r7, lr}
 80101ba:	b082      	sub	sp, #8
 80101bc:	af00      	add	r7, sp, #0
 80101be:	6078      	str	r0, [r7, #4]
 80101c0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80101c2:	687b      	ldr	r3, [r7, #4]
 80101c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80101c8:	b2db      	uxtb	r3, r3
 80101ca:	3b01      	subs	r3, #1
 80101cc:	2b02      	cmp	r3, #2
 80101ce:	d81e      	bhi.n	801020e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80101d0:	683b      	ldr	r3, [r7, #0]
 80101d2:	88db      	ldrh	r3, [r3, #6]
 80101d4:	2b02      	cmp	r3, #2
 80101d6:	d004      	beq.n	80101e2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80101d8:	6839      	ldr	r1, [r7, #0]
 80101da:	6878      	ldr	r0, [r7, #4]
 80101dc:	f000 f890 	bl	8010300 <USBD_CtlError>
        break;
 80101e0:	e01a      	b.n	8010218 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80101e2:	687b      	ldr	r3, [r7, #4]
 80101e4:	2201      	movs	r2, #1
 80101e6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 80101e8:	687b      	ldr	r3, [r7, #4]
 80101ea:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80101ee:	2b00      	cmp	r3, #0
 80101f0:	d005      	beq.n	80101fe <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80101f2:	687b      	ldr	r3, [r7, #4]
 80101f4:	68db      	ldr	r3, [r3, #12]
 80101f6:	f043 0202 	orr.w	r2, r3, #2
 80101fa:	687b      	ldr	r3, [r7, #4]
 80101fc:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80101fe:	687b      	ldr	r3, [r7, #4]
 8010200:	330c      	adds	r3, #12
 8010202:	2202      	movs	r2, #2
 8010204:	4619      	mov	r1, r3
 8010206:	6878      	ldr	r0, [r7, #4]
 8010208:	f000 f8eb 	bl	80103e2 <USBD_CtlSendData>
      break;
 801020c:	e004      	b.n	8010218 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 801020e:	6839      	ldr	r1, [r7, #0]
 8010210:	6878      	ldr	r0, [r7, #4]
 8010212:	f000 f875 	bl	8010300 <USBD_CtlError>
      break;
 8010216:	bf00      	nop
  }
}
 8010218:	bf00      	nop
 801021a:	3708      	adds	r7, #8
 801021c:	46bd      	mov	sp, r7
 801021e:	bd80      	pop	{r7, pc}

08010220 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010220:	b580      	push	{r7, lr}
 8010222:	b082      	sub	sp, #8
 8010224:	af00      	add	r7, sp, #0
 8010226:	6078      	str	r0, [r7, #4]
 8010228:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801022a:	683b      	ldr	r3, [r7, #0]
 801022c:	885b      	ldrh	r3, [r3, #2]
 801022e:	2b01      	cmp	r3, #1
 8010230:	d106      	bne.n	8010240 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8010232:	687b      	ldr	r3, [r7, #4]
 8010234:	2201      	movs	r2, #1
 8010236:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 801023a:	6878      	ldr	r0, [r7, #4]
 801023c:	f000 f92b 	bl	8010496 <USBD_CtlSendStatus>
  }
}
 8010240:	bf00      	nop
 8010242:	3708      	adds	r7, #8
 8010244:	46bd      	mov	sp, r7
 8010246:	bd80      	pop	{r7, pc}

08010248 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010248:	b580      	push	{r7, lr}
 801024a:	b082      	sub	sp, #8
 801024c:	af00      	add	r7, sp, #0
 801024e:	6078      	str	r0, [r7, #4]
 8010250:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8010252:	687b      	ldr	r3, [r7, #4]
 8010254:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010258:	b2db      	uxtb	r3, r3
 801025a:	3b01      	subs	r3, #1
 801025c:	2b02      	cmp	r3, #2
 801025e:	d80b      	bhi.n	8010278 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8010260:	683b      	ldr	r3, [r7, #0]
 8010262:	885b      	ldrh	r3, [r3, #2]
 8010264:	2b01      	cmp	r3, #1
 8010266:	d10c      	bne.n	8010282 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8010268:	687b      	ldr	r3, [r7, #4]
 801026a:	2200      	movs	r2, #0
 801026c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8010270:	6878      	ldr	r0, [r7, #4]
 8010272:	f000 f910 	bl	8010496 <USBD_CtlSendStatus>
      }
      break;
 8010276:	e004      	b.n	8010282 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8010278:	6839      	ldr	r1, [r7, #0]
 801027a:	6878      	ldr	r0, [r7, #4]
 801027c:	f000 f840 	bl	8010300 <USBD_CtlError>
      break;
 8010280:	e000      	b.n	8010284 <USBD_ClrFeature+0x3c>
      break;
 8010282:	bf00      	nop
  }
}
 8010284:	bf00      	nop
 8010286:	3708      	adds	r7, #8
 8010288:	46bd      	mov	sp, r7
 801028a:	bd80      	pop	{r7, pc}

0801028c <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 801028c:	b580      	push	{r7, lr}
 801028e:	b084      	sub	sp, #16
 8010290:	af00      	add	r7, sp, #0
 8010292:	6078      	str	r0, [r7, #4]
 8010294:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8010296:	683b      	ldr	r3, [r7, #0]
 8010298:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 801029a:	68fb      	ldr	r3, [r7, #12]
 801029c:	781a      	ldrb	r2, [r3, #0]
 801029e:	687b      	ldr	r3, [r7, #4]
 80102a0:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80102a2:	68fb      	ldr	r3, [r7, #12]
 80102a4:	3301      	adds	r3, #1
 80102a6:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80102a8:	68fb      	ldr	r3, [r7, #12]
 80102aa:	781a      	ldrb	r2, [r3, #0]
 80102ac:	687b      	ldr	r3, [r7, #4]
 80102ae:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80102b0:	68fb      	ldr	r3, [r7, #12]
 80102b2:	3301      	adds	r3, #1
 80102b4:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80102b6:	68f8      	ldr	r0, [r7, #12]
 80102b8:	f7ff fa92 	bl	800f7e0 <SWAPBYTE>
 80102bc:	4603      	mov	r3, r0
 80102be:	461a      	mov	r2, r3
 80102c0:	687b      	ldr	r3, [r7, #4]
 80102c2:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80102c4:	68fb      	ldr	r3, [r7, #12]
 80102c6:	3301      	adds	r3, #1
 80102c8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80102ca:	68fb      	ldr	r3, [r7, #12]
 80102cc:	3301      	adds	r3, #1
 80102ce:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80102d0:	68f8      	ldr	r0, [r7, #12]
 80102d2:	f7ff fa85 	bl	800f7e0 <SWAPBYTE>
 80102d6:	4603      	mov	r3, r0
 80102d8:	461a      	mov	r2, r3
 80102da:	687b      	ldr	r3, [r7, #4]
 80102dc:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80102de:	68fb      	ldr	r3, [r7, #12]
 80102e0:	3301      	adds	r3, #1
 80102e2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80102e4:	68fb      	ldr	r3, [r7, #12]
 80102e6:	3301      	adds	r3, #1
 80102e8:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80102ea:	68f8      	ldr	r0, [r7, #12]
 80102ec:	f7ff fa78 	bl	800f7e0 <SWAPBYTE>
 80102f0:	4603      	mov	r3, r0
 80102f2:	461a      	mov	r2, r3
 80102f4:	687b      	ldr	r3, [r7, #4]
 80102f6:	80da      	strh	r2, [r3, #6]
}
 80102f8:	bf00      	nop
 80102fa:	3710      	adds	r7, #16
 80102fc:	46bd      	mov	sp, r7
 80102fe:	bd80      	pop	{r7, pc}

08010300 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010300:	b580      	push	{r7, lr}
 8010302:	b082      	sub	sp, #8
 8010304:	af00      	add	r7, sp, #0
 8010306:	6078      	str	r0, [r7, #4]
 8010308:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 801030a:	2180      	movs	r1, #128	@ 0x80
 801030c:	6878      	ldr	r0, [r7, #4]
 801030e:	f000 fcab 	bl	8010c68 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8010312:	2100      	movs	r1, #0
 8010314:	6878      	ldr	r0, [r7, #4]
 8010316:	f000 fca7 	bl	8010c68 <USBD_LL_StallEP>
}
 801031a:	bf00      	nop
 801031c:	3708      	adds	r7, #8
 801031e:	46bd      	mov	sp, r7
 8010320:	bd80      	pop	{r7, pc}

08010322 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8010322:	b580      	push	{r7, lr}
 8010324:	b086      	sub	sp, #24
 8010326:	af00      	add	r7, sp, #0
 8010328:	60f8      	str	r0, [r7, #12]
 801032a:	60b9      	str	r1, [r7, #8]
 801032c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 801032e:	2300      	movs	r3, #0
 8010330:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8010332:	68fb      	ldr	r3, [r7, #12]
 8010334:	2b00      	cmp	r3, #0
 8010336:	d036      	beq.n	80103a6 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8010338:	68fb      	ldr	r3, [r7, #12]
 801033a:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 801033c:	6938      	ldr	r0, [r7, #16]
 801033e:	f000 f836 	bl	80103ae <USBD_GetLen>
 8010342:	4603      	mov	r3, r0
 8010344:	3301      	adds	r3, #1
 8010346:	b29b      	uxth	r3, r3
 8010348:	005b      	lsls	r3, r3, #1
 801034a:	b29a      	uxth	r2, r3
 801034c:	687b      	ldr	r3, [r7, #4]
 801034e:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8010350:	7dfb      	ldrb	r3, [r7, #23]
 8010352:	68ba      	ldr	r2, [r7, #8]
 8010354:	4413      	add	r3, r2
 8010356:	687a      	ldr	r2, [r7, #4]
 8010358:	7812      	ldrb	r2, [r2, #0]
 801035a:	701a      	strb	r2, [r3, #0]
  idx++;
 801035c:	7dfb      	ldrb	r3, [r7, #23]
 801035e:	3301      	adds	r3, #1
 8010360:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8010362:	7dfb      	ldrb	r3, [r7, #23]
 8010364:	68ba      	ldr	r2, [r7, #8]
 8010366:	4413      	add	r3, r2
 8010368:	2203      	movs	r2, #3
 801036a:	701a      	strb	r2, [r3, #0]
  idx++;
 801036c:	7dfb      	ldrb	r3, [r7, #23]
 801036e:	3301      	adds	r3, #1
 8010370:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8010372:	e013      	b.n	801039c <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8010374:	7dfb      	ldrb	r3, [r7, #23]
 8010376:	68ba      	ldr	r2, [r7, #8]
 8010378:	4413      	add	r3, r2
 801037a:	693a      	ldr	r2, [r7, #16]
 801037c:	7812      	ldrb	r2, [r2, #0]
 801037e:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8010380:	693b      	ldr	r3, [r7, #16]
 8010382:	3301      	adds	r3, #1
 8010384:	613b      	str	r3, [r7, #16]
    idx++;
 8010386:	7dfb      	ldrb	r3, [r7, #23]
 8010388:	3301      	adds	r3, #1
 801038a:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 801038c:	7dfb      	ldrb	r3, [r7, #23]
 801038e:	68ba      	ldr	r2, [r7, #8]
 8010390:	4413      	add	r3, r2
 8010392:	2200      	movs	r2, #0
 8010394:	701a      	strb	r2, [r3, #0]
    idx++;
 8010396:	7dfb      	ldrb	r3, [r7, #23]
 8010398:	3301      	adds	r3, #1
 801039a:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 801039c:	693b      	ldr	r3, [r7, #16]
 801039e:	781b      	ldrb	r3, [r3, #0]
 80103a0:	2b00      	cmp	r3, #0
 80103a2:	d1e7      	bne.n	8010374 <USBD_GetString+0x52>
 80103a4:	e000      	b.n	80103a8 <USBD_GetString+0x86>
    return;
 80103a6:	bf00      	nop
  }
}
 80103a8:	3718      	adds	r7, #24
 80103aa:	46bd      	mov	sp, r7
 80103ac:	bd80      	pop	{r7, pc}

080103ae <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80103ae:	b480      	push	{r7}
 80103b0:	b085      	sub	sp, #20
 80103b2:	af00      	add	r7, sp, #0
 80103b4:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80103b6:	2300      	movs	r3, #0
 80103b8:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80103ba:	687b      	ldr	r3, [r7, #4]
 80103bc:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80103be:	e005      	b.n	80103cc <USBD_GetLen+0x1e>
  {
    len++;
 80103c0:	7bfb      	ldrb	r3, [r7, #15]
 80103c2:	3301      	adds	r3, #1
 80103c4:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80103c6:	68bb      	ldr	r3, [r7, #8]
 80103c8:	3301      	adds	r3, #1
 80103ca:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80103cc:	68bb      	ldr	r3, [r7, #8]
 80103ce:	781b      	ldrb	r3, [r3, #0]
 80103d0:	2b00      	cmp	r3, #0
 80103d2:	d1f5      	bne.n	80103c0 <USBD_GetLen+0x12>
  }

  return len;
 80103d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80103d6:	4618      	mov	r0, r3
 80103d8:	3714      	adds	r7, #20
 80103da:	46bd      	mov	sp, r7
 80103dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103e0:	4770      	bx	lr

080103e2 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80103e2:	b580      	push	{r7, lr}
 80103e4:	b084      	sub	sp, #16
 80103e6:	af00      	add	r7, sp, #0
 80103e8:	60f8      	str	r0, [r7, #12]
 80103ea:	60b9      	str	r1, [r7, #8]
 80103ec:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80103ee:	68fb      	ldr	r3, [r7, #12]
 80103f0:	2202      	movs	r2, #2
 80103f2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 80103f6:	68fb      	ldr	r3, [r7, #12]
 80103f8:	687a      	ldr	r2, [r7, #4]
 80103fa:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80103fc:	68fb      	ldr	r3, [r7, #12]
 80103fe:	687a      	ldr	r2, [r7, #4]
 8010400:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8010402:	687b      	ldr	r3, [r7, #4]
 8010404:	68ba      	ldr	r2, [r7, #8]
 8010406:	2100      	movs	r1, #0
 8010408:	68f8      	ldr	r0, [r7, #12]
 801040a:	f000 fcb6 	bl	8010d7a <USBD_LL_Transmit>

  return USBD_OK;
 801040e:	2300      	movs	r3, #0
}
 8010410:	4618      	mov	r0, r3
 8010412:	3710      	adds	r7, #16
 8010414:	46bd      	mov	sp, r7
 8010416:	bd80      	pop	{r7, pc}

08010418 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8010418:	b580      	push	{r7, lr}
 801041a:	b084      	sub	sp, #16
 801041c:	af00      	add	r7, sp, #0
 801041e:	60f8      	str	r0, [r7, #12]
 8010420:	60b9      	str	r1, [r7, #8]
 8010422:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8010424:	687b      	ldr	r3, [r7, #4]
 8010426:	68ba      	ldr	r2, [r7, #8]
 8010428:	2100      	movs	r1, #0
 801042a:	68f8      	ldr	r0, [r7, #12]
 801042c:	f000 fca5 	bl	8010d7a <USBD_LL_Transmit>

  return USBD_OK;
 8010430:	2300      	movs	r3, #0
}
 8010432:	4618      	mov	r0, r3
 8010434:	3710      	adds	r7, #16
 8010436:	46bd      	mov	sp, r7
 8010438:	bd80      	pop	{r7, pc}

0801043a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 801043a:	b580      	push	{r7, lr}
 801043c:	b084      	sub	sp, #16
 801043e:	af00      	add	r7, sp, #0
 8010440:	60f8      	str	r0, [r7, #12]
 8010442:	60b9      	str	r1, [r7, #8]
 8010444:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8010446:	68fb      	ldr	r3, [r7, #12]
 8010448:	2203      	movs	r2, #3
 801044a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 801044e:	68fb      	ldr	r3, [r7, #12]
 8010450:	687a      	ldr	r2, [r7, #4]
 8010452:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8010456:	68fb      	ldr	r3, [r7, #12]
 8010458:	687a      	ldr	r2, [r7, #4]
 801045a:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801045e:	687b      	ldr	r3, [r7, #4]
 8010460:	68ba      	ldr	r2, [r7, #8]
 8010462:	2100      	movs	r1, #0
 8010464:	68f8      	ldr	r0, [r7, #12]
 8010466:	f000 fca9 	bl	8010dbc <USBD_LL_PrepareReceive>

  return USBD_OK;
 801046a:	2300      	movs	r3, #0
}
 801046c:	4618      	mov	r0, r3
 801046e:	3710      	adds	r7, #16
 8010470:	46bd      	mov	sp, r7
 8010472:	bd80      	pop	{r7, pc}

08010474 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8010474:	b580      	push	{r7, lr}
 8010476:	b084      	sub	sp, #16
 8010478:	af00      	add	r7, sp, #0
 801047a:	60f8      	str	r0, [r7, #12]
 801047c:	60b9      	str	r1, [r7, #8]
 801047e:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8010480:	687b      	ldr	r3, [r7, #4]
 8010482:	68ba      	ldr	r2, [r7, #8]
 8010484:	2100      	movs	r1, #0
 8010486:	68f8      	ldr	r0, [r7, #12]
 8010488:	f000 fc98 	bl	8010dbc <USBD_LL_PrepareReceive>

  return USBD_OK;
 801048c:	2300      	movs	r3, #0
}
 801048e:	4618      	mov	r0, r3
 8010490:	3710      	adds	r7, #16
 8010492:	46bd      	mov	sp, r7
 8010494:	bd80      	pop	{r7, pc}

08010496 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8010496:	b580      	push	{r7, lr}
 8010498:	b082      	sub	sp, #8
 801049a:	af00      	add	r7, sp, #0
 801049c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 801049e:	687b      	ldr	r3, [r7, #4]
 80104a0:	2204      	movs	r2, #4
 80104a2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80104a6:	2300      	movs	r3, #0
 80104a8:	2200      	movs	r2, #0
 80104aa:	2100      	movs	r1, #0
 80104ac:	6878      	ldr	r0, [r7, #4]
 80104ae:	f000 fc64 	bl	8010d7a <USBD_LL_Transmit>

  return USBD_OK;
 80104b2:	2300      	movs	r3, #0
}
 80104b4:	4618      	mov	r0, r3
 80104b6:	3708      	adds	r7, #8
 80104b8:	46bd      	mov	sp, r7
 80104ba:	bd80      	pop	{r7, pc}

080104bc <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80104bc:	b580      	push	{r7, lr}
 80104be:	b082      	sub	sp, #8
 80104c0:	af00      	add	r7, sp, #0
 80104c2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80104c4:	687b      	ldr	r3, [r7, #4]
 80104c6:	2205      	movs	r2, #5
 80104c8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80104cc:	2300      	movs	r3, #0
 80104ce:	2200      	movs	r2, #0
 80104d0:	2100      	movs	r1, #0
 80104d2:	6878      	ldr	r0, [r7, #4]
 80104d4:	f000 fc72 	bl	8010dbc <USBD_LL_PrepareReceive>

  return USBD_OK;
 80104d8:	2300      	movs	r3, #0
}
 80104da:	4618      	mov	r0, r3
 80104dc:	3708      	adds	r7, #8
 80104de:	46bd      	mov	sp, r7
 80104e0:	bd80      	pop	{r7, pc}
	...

080104e4 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 80104e4:	b580      	push	{r7, lr}
 80104e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 80104e8:	2200      	movs	r2, #0
 80104ea:	4912      	ldr	r1, [pc, #72]	@ (8010534 <MX_USB_Device_Init+0x50>)
 80104ec:	4812      	ldr	r0, [pc, #72]	@ (8010538 <MX_USB_Device_Init+0x54>)
 80104ee:	f7fe fed9 	bl	800f2a4 <USBD_Init>
 80104f2:	4603      	mov	r3, r0
 80104f4:	2b00      	cmp	r3, #0
 80104f6:	d001      	beq.n	80104fc <MX_USB_Device_Init+0x18>
    Error_Handler();
 80104f8:	f7f3 fabe 	bl	8003a78 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 80104fc:	490f      	ldr	r1, [pc, #60]	@ (801053c <MX_USB_Device_Init+0x58>)
 80104fe:	480e      	ldr	r0, [pc, #56]	@ (8010538 <MX_USB_Device_Init+0x54>)
 8010500:	f7fe ff00 	bl	800f304 <USBD_RegisterClass>
 8010504:	4603      	mov	r3, r0
 8010506:	2b00      	cmp	r3, #0
 8010508:	d001      	beq.n	801050e <MX_USB_Device_Init+0x2a>
    Error_Handler();
 801050a:	f7f3 fab5 	bl	8003a78 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 801050e:	490c      	ldr	r1, [pc, #48]	@ (8010540 <MX_USB_Device_Init+0x5c>)
 8010510:	4809      	ldr	r0, [pc, #36]	@ (8010538 <MX_USB_Device_Init+0x54>)
 8010512:	f7fe fe21 	bl	800f158 <USBD_CDC_RegisterInterface>
 8010516:	4603      	mov	r3, r0
 8010518:	2b00      	cmp	r3, #0
 801051a:	d001      	beq.n	8010520 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 801051c:	f7f3 faac 	bl	8003a78 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 8010520:	4805      	ldr	r0, [pc, #20]	@ (8010538 <MX_USB_Device_Init+0x54>)
 8010522:	f7fe ff16 	bl	800f352 <USBD_Start>
 8010526:	4603      	mov	r3, r0
 8010528:	2b00      	cmp	r3, #0
 801052a:	d001      	beq.n	8010530 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 801052c:	f7f3 faa4 	bl	8003a78 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 8010530:	bf00      	nop
 8010532:	bd80      	pop	{r7, pc}
 8010534:	20000198 	.word	0x20000198
 8010538:	20000bd8 	.word	0x20000bd8
 801053c:	20000080 	.word	0x20000080
 8010540:	20000184 	.word	0x20000184

08010544 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8010544:	b580      	push	{r7, lr}
 8010546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8010548:	2200      	movs	r2, #0
 801054a:	4905      	ldr	r1, [pc, #20]	@ (8010560 <CDC_Init_FS+0x1c>)
 801054c:	4805      	ldr	r0, [pc, #20]	@ (8010564 <CDC_Init_FS+0x20>)
 801054e:	f7fe fe18 	bl	800f182 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8010552:	4905      	ldr	r1, [pc, #20]	@ (8010568 <CDC_Init_FS+0x24>)
 8010554:	4803      	ldr	r0, [pc, #12]	@ (8010564 <CDC_Init_FS+0x20>)
 8010556:	f7fe fe32 	bl	800f1be <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 801055a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 801055c:	4618      	mov	r0, r3
 801055e:	bd80      	pop	{r7, pc}
 8010560:	200016a8 	.word	0x200016a8
 8010564:	20000bd8 	.word	0x20000bd8
 8010568:	20000ea8 	.word	0x20000ea8

0801056c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 801056c:	b480      	push	{r7}
 801056e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8010570:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8010572:	4618      	mov	r0, r3
 8010574:	46bd      	mov	sp, r7
 8010576:	f85d 7b04 	ldr.w	r7, [sp], #4
 801057a:	4770      	bx	lr

0801057c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 801057c:	b480      	push	{r7}
 801057e:	b083      	sub	sp, #12
 8010580:	af00      	add	r7, sp, #0
 8010582:	4603      	mov	r3, r0
 8010584:	6039      	str	r1, [r7, #0]
 8010586:	71fb      	strb	r3, [r7, #7]
 8010588:	4613      	mov	r3, r2
 801058a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 801058c:	79fb      	ldrb	r3, [r7, #7]
 801058e:	2b23      	cmp	r3, #35	@ 0x23
 8010590:	d84a      	bhi.n	8010628 <CDC_Control_FS+0xac>
 8010592:	a201      	add	r2, pc, #4	@ (adr r2, 8010598 <CDC_Control_FS+0x1c>)
 8010594:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010598:	08010629 	.word	0x08010629
 801059c:	08010629 	.word	0x08010629
 80105a0:	08010629 	.word	0x08010629
 80105a4:	08010629 	.word	0x08010629
 80105a8:	08010629 	.word	0x08010629
 80105ac:	08010629 	.word	0x08010629
 80105b0:	08010629 	.word	0x08010629
 80105b4:	08010629 	.word	0x08010629
 80105b8:	08010629 	.word	0x08010629
 80105bc:	08010629 	.word	0x08010629
 80105c0:	08010629 	.word	0x08010629
 80105c4:	08010629 	.word	0x08010629
 80105c8:	08010629 	.word	0x08010629
 80105cc:	08010629 	.word	0x08010629
 80105d0:	08010629 	.word	0x08010629
 80105d4:	08010629 	.word	0x08010629
 80105d8:	08010629 	.word	0x08010629
 80105dc:	08010629 	.word	0x08010629
 80105e0:	08010629 	.word	0x08010629
 80105e4:	08010629 	.word	0x08010629
 80105e8:	08010629 	.word	0x08010629
 80105ec:	08010629 	.word	0x08010629
 80105f0:	08010629 	.word	0x08010629
 80105f4:	08010629 	.word	0x08010629
 80105f8:	08010629 	.word	0x08010629
 80105fc:	08010629 	.word	0x08010629
 8010600:	08010629 	.word	0x08010629
 8010604:	08010629 	.word	0x08010629
 8010608:	08010629 	.word	0x08010629
 801060c:	08010629 	.word	0x08010629
 8010610:	08010629 	.word	0x08010629
 8010614:	08010629 	.word	0x08010629
 8010618:	08010629 	.word	0x08010629
 801061c:	08010629 	.word	0x08010629
 8010620:	08010629 	.word	0x08010629
 8010624:	08010629 	.word	0x08010629
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8010628:	bf00      	nop
  }

  return (USBD_OK);
 801062a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 801062c:	4618      	mov	r0, r3
 801062e:	370c      	adds	r7, #12
 8010630:	46bd      	mov	sp, r7
 8010632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010636:	4770      	bx	lr

08010638 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8010638:	b580      	push	{r7, lr}
 801063a:	b082      	sub	sp, #8
 801063c:	af00      	add	r7, sp, #0
 801063e:	6078      	str	r0, [r7, #4]
 8010640:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	if (*Len > sizeof(USB_RX_Buffer)) {
 8010642:	683b      	ldr	r3, [r7, #0]
 8010644:	681b      	ldr	r3, [r3, #0]
 8010646:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801064a:	d903      	bls.n	8010654 <CDC_Receive_FS+0x1c>
	          *Len = sizeof(USB_RX_Buffer);  // Prevent buffer overflow
 801064c:	683b      	ldr	r3, [r7, #0]
 801064e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8010652:	601a      	str	r2, [r3, #0]
	      }
	      memcpy(USB_RX_Buffer, Buf, *Len);
 8010654:	683b      	ldr	r3, [r7, #0]
 8010656:	681b      	ldr	r3, [r3, #0]
 8010658:	461a      	mov	r2, r3
 801065a:	6879      	ldr	r1, [r7, #4]
 801065c:	4808      	ldr	r0, [pc, #32]	@ (8010680 <CDC_Receive_FS+0x48>)
 801065e:	f001 fcb0 	bl	8011fc2 <memcpy>

	      dataReceivedFlag = 1;
 8010662:	4b08      	ldr	r3, [pc, #32]	@ (8010684 <CDC_Receive_FS+0x4c>)
 8010664:	2201      	movs	r2, #1
 8010666:	601a      	str	r2, [r3, #0]

	      USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8010668:	6879      	ldr	r1, [r7, #4]
 801066a:	4807      	ldr	r0, [pc, #28]	@ (8010688 <CDC_Receive_FS+0x50>)
 801066c:	f7fe fda7 	bl	800f1be <USBD_CDC_SetRxBuffer>
	      USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8010670:	4805      	ldr	r0, [pc, #20]	@ (8010688 <CDC_Receive_FS+0x50>)
 8010672:	f7fe fded 	bl	800f250 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8010676:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8010678:	4618      	mov	r0, r3
 801067a:	3708      	adds	r7, #8
 801067c:	46bd      	mov	sp, r7
 801067e:	bd80      	pop	{r7, pc}
 8010680:	20000ac0 	.word	0x20000ac0
 8010684:	20000b80 	.word	0x20000b80
 8010688:	20000bd8 	.word	0x20000bd8

0801068c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 801068c:	b580      	push	{r7, lr}
 801068e:	b084      	sub	sp, #16
 8010690:	af00      	add	r7, sp, #0
 8010692:	6078      	str	r0, [r7, #4]
 8010694:	460b      	mov	r3, r1
 8010696:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8010698:	2300      	movs	r3, #0
 801069a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 801069c:	4b0d      	ldr	r3, [pc, #52]	@ (80106d4 <CDC_Transmit_FS+0x48>)
 801069e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80106a2:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80106a4:	68bb      	ldr	r3, [r7, #8]
 80106a6:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80106aa:	2b00      	cmp	r3, #0
 80106ac:	d001      	beq.n	80106b2 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 80106ae:	2301      	movs	r3, #1
 80106b0:	e00b      	b.n	80106ca <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80106b2:	887b      	ldrh	r3, [r7, #2]
 80106b4:	461a      	mov	r2, r3
 80106b6:	6879      	ldr	r1, [r7, #4]
 80106b8:	4806      	ldr	r0, [pc, #24]	@ (80106d4 <CDC_Transmit_FS+0x48>)
 80106ba:	f7fe fd62 	bl	800f182 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80106be:	4805      	ldr	r0, [pc, #20]	@ (80106d4 <CDC_Transmit_FS+0x48>)
 80106c0:	f7fe fd96 	bl	800f1f0 <USBD_CDC_TransmitPacket>
 80106c4:	4603      	mov	r3, r0
 80106c6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80106c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80106ca:	4618      	mov	r0, r3
 80106cc:	3710      	adds	r7, #16
 80106ce:	46bd      	mov	sp, r7
 80106d0:	bd80      	pop	{r7, pc}
 80106d2:	bf00      	nop
 80106d4:	20000bd8 	.word	0x20000bd8

080106d8 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80106d8:	b480      	push	{r7}
 80106da:	b087      	sub	sp, #28
 80106dc:	af00      	add	r7, sp, #0
 80106de:	60f8      	str	r0, [r7, #12]
 80106e0:	60b9      	str	r1, [r7, #8]
 80106e2:	4613      	mov	r3, r2
 80106e4:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80106e6:	2300      	movs	r3, #0
 80106e8:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 80106ea:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80106ee:	4618      	mov	r0, r3
 80106f0:	371c      	adds	r7, #28
 80106f2:	46bd      	mov	sp, r7
 80106f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106f8:	4770      	bx	lr
	...

080106fc <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80106fc:	b480      	push	{r7}
 80106fe:	b083      	sub	sp, #12
 8010700:	af00      	add	r7, sp, #0
 8010702:	4603      	mov	r3, r0
 8010704:	6039      	str	r1, [r7, #0]
 8010706:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 8010708:	683b      	ldr	r3, [r7, #0]
 801070a:	2212      	movs	r2, #18
 801070c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 801070e:	4b03      	ldr	r3, [pc, #12]	@ (801071c <USBD_CDC_DeviceDescriptor+0x20>)
}
 8010710:	4618      	mov	r0, r3
 8010712:	370c      	adds	r7, #12
 8010714:	46bd      	mov	sp, r7
 8010716:	f85d 7b04 	ldr.w	r7, [sp], #4
 801071a:	4770      	bx	lr
 801071c:	200001b8 	.word	0x200001b8

08010720 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010720:	b480      	push	{r7}
 8010722:	b083      	sub	sp, #12
 8010724:	af00      	add	r7, sp, #0
 8010726:	4603      	mov	r3, r0
 8010728:	6039      	str	r1, [r7, #0]
 801072a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 801072c:	683b      	ldr	r3, [r7, #0]
 801072e:	2204      	movs	r2, #4
 8010730:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8010732:	4b03      	ldr	r3, [pc, #12]	@ (8010740 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 8010734:	4618      	mov	r0, r3
 8010736:	370c      	adds	r7, #12
 8010738:	46bd      	mov	sp, r7
 801073a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801073e:	4770      	bx	lr
 8010740:	200001cc 	.word	0x200001cc

08010744 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010744:	b580      	push	{r7, lr}
 8010746:	b082      	sub	sp, #8
 8010748:	af00      	add	r7, sp, #0
 801074a:	4603      	mov	r3, r0
 801074c:	6039      	str	r1, [r7, #0]
 801074e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8010750:	79fb      	ldrb	r3, [r7, #7]
 8010752:	2b00      	cmp	r3, #0
 8010754:	d105      	bne.n	8010762 <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8010756:	683a      	ldr	r2, [r7, #0]
 8010758:	4907      	ldr	r1, [pc, #28]	@ (8010778 <USBD_CDC_ProductStrDescriptor+0x34>)
 801075a:	4808      	ldr	r0, [pc, #32]	@ (801077c <USBD_CDC_ProductStrDescriptor+0x38>)
 801075c:	f7ff fde1 	bl	8010322 <USBD_GetString>
 8010760:	e004      	b.n	801076c <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8010762:	683a      	ldr	r2, [r7, #0]
 8010764:	4904      	ldr	r1, [pc, #16]	@ (8010778 <USBD_CDC_ProductStrDescriptor+0x34>)
 8010766:	4805      	ldr	r0, [pc, #20]	@ (801077c <USBD_CDC_ProductStrDescriptor+0x38>)
 8010768:	f7ff fddb 	bl	8010322 <USBD_GetString>
  }
  return USBD_StrDesc;
 801076c:	4b02      	ldr	r3, [pc, #8]	@ (8010778 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 801076e:	4618      	mov	r0, r3
 8010770:	3708      	adds	r7, #8
 8010772:	46bd      	mov	sp, r7
 8010774:	bd80      	pop	{r7, pc}
 8010776:	bf00      	nop
 8010778:	20001ea8 	.word	0x20001ea8
 801077c:	08017084 	.word	0x08017084

08010780 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010780:	b580      	push	{r7, lr}
 8010782:	b082      	sub	sp, #8
 8010784:	af00      	add	r7, sp, #0
 8010786:	4603      	mov	r3, r0
 8010788:	6039      	str	r1, [r7, #0]
 801078a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 801078c:	683a      	ldr	r2, [r7, #0]
 801078e:	4904      	ldr	r1, [pc, #16]	@ (80107a0 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 8010790:	4804      	ldr	r0, [pc, #16]	@ (80107a4 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 8010792:	f7ff fdc6 	bl	8010322 <USBD_GetString>
  return USBD_StrDesc;
 8010796:	4b02      	ldr	r3, [pc, #8]	@ (80107a0 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 8010798:	4618      	mov	r0, r3
 801079a:	3708      	adds	r7, #8
 801079c:	46bd      	mov	sp, r7
 801079e:	bd80      	pop	{r7, pc}
 80107a0:	20001ea8 	.word	0x20001ea8
 80107a4:	0801709c 	.word	0x0801709c

080107a8 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80107a8:	b580      	push	{r7, lr}
 80107aa:	b082      	sub	sp, #8
 80107ac:	af00      	add	r7, sp, #0
 80107ae:	4603      	mov	r3, r0
 80107b0:	6039      	str	r1, [r7, #0]
 80107b2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80107b4:	683b      	ldr	r3, [r7, #0]
 80107b6:	221a      	movs	r2, #26
 80107b8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80107ba:	f000 f843 	bl	8010844 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 80107be:	4b02      	ldr	r3, [pc, #8]	@ (80107c8 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 80107c0:	4618      	mov	r0, r3
 80107c2:	3708      	adds	r7, #8
 80107c4:	46bd      	mov	sp, r7
 80107c6:	bd80      	pop	{r7, pc}
 80107c8:	200001d0 	.word	0x200001d0

080107cc <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80107cc:	b580      	push	{r7, lr}
 80107ce:	b082      	sub	sp, #8
 80107d0:	af00      	add	r7, sp, #0
 80107d2:	4603      	mov	r3, r0
 80107d4:	6039      	str	r1, [r7, #0]
 80107d6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80107d8:	79fb      	ldrb	r3, [r7, #7]
 80107da:	2b00      	cmp	r3, #0
 80107dc:	d105      	bne.n	80107ea <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 80107de:	683a      	ldr	r2, [r7, #0]
 80107e0:	4907      	ldr	r1, [pc, #28]	@ (8010800 <USBD_CDC_ConfigStrDescriptor+0x34>)
 80107e2:	4808      	ldr	r0, [pc, #32]	@ (8010804 <USBD_CDC_ConfigStrDescriptor+0x38>)
 80107e4:	f7ff fd9d 	bl	8010322 <USBD_GetString>
 80107e8:	e004      	b.n	80107f4 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 80107ea:	683a      	ldr	r2, [r7, #0]
 80107ec:	4904      	ldr	r1, [pc, #16]	@ (8010800 <USBD_CDC_ConfigStrDescriptor+0x34>)
 80107ee:	4805      	ldr	r0, [pc, #20]	@ (8010804 <USBD_CDC_ConfigStrDescriptor+0x38>)
 80107f0:	f7ff fd97 	bl	8010322 <USBD_GetString>
  }
  return USBD_StrDesc;
 80107f4:	4b02      	ldr	r3, [pc, #8]	@ (8010800 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 80107f6:	4618      	mov	r0, r3
 80107f8:	3708      	adds	r7, #8
 80107fa:	46bd      	mov	sp, r7
 80107fc:	bd80      	pop	{r7, pc}
 80107fe:	bf00      	nop
 8010800:	20001ea8 	.word	0x20001ea8
 8010804:	080170b0 	.word	0x080170b0

08010808 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010808:	b580      	push	{r7, lr}
 801080a:	b082      	sub	sp, #8
 801080c:	af00      	add	r7, sp, #0
 801080e:	4603      	mov	r3, r0
 8010810:	6039      	str	r1, [r7, #0]
 8010812:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8010814:	79fb      	ldrb	r3, [r7, #7]
 8010816:	2b00      	cmp	r3, #0
 8010818:	d105      	bne.n	8010826 <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 801081a:	683a      	ldr	r2, [r7, #0]
 801081c:	4907      	ldr	r1, [pc, #28]	@ (801083c <USBD_CDC_InterfaceStrDescriptor+0x34>)
 801081e:	4808      	ldr	r0, [pc, #32]	@ (8010840 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8010820:	f7ff fd7f 	bl	8010322 <USBD_GetString>
 8010824:	e004      	b.n	8010830 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8010826:	683a      	ldr	r2, [r7, #0]
 8010828:	4904      	ldr	r1, [pc, #16]	@ (801083c <USBD_CDC_InterfaceStrDescriptor+0x34>)
 801082a:	4805      	ldr	r0, [pc, #20]	@ (8010840 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 801082c:	f7ff fd79 	bl	8010322 <USBD_GetString>
  }
  return USBD_StrDesc;
 8010830:	4b02      	ldr	r3, [pc, #8]	@ (801083c <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 8010832:	4618      	mov	r0, r3
 8010834:	3708      	adds	r7, #8
 8010836:	46bd      	mov	sp, r7
 8010838:	bd80      	pop	{r7, pc}
 801083a:	bf00      	nop
 801083c:	20001ea8 	.word	0x20001ea8
 8010840:	080170bc 	.word	0x080170bc

08010844 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8010844:	b580      	push	{r7, lr}
 8010846:	b084      	sub	sp, #16
 8010848:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801084a:	4b0f      	ldr	r3, [pc, #60]	@ (8010888 <Get_SerialNum+0x44>)
 801084c:	681b      	ldr	r3, [r3, #0]
 801084e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8010850:	4b0e      	ldr	r3, [pc, #56]	@ (801088c <Get_SerialNum+0x48>)
 8010852:	681b      	ldr	r3, [r3, #0]
 8010854:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8010856:	4b0e      	ldr	r3, [pc, #56]	@ (8010890 <Get_SerialNum+0x4c>)
 8010858:	681b      	ldr	r3, [r3, #0]
 801085a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 801085c:	68fa      	ldr	r2, [r7, #12]
 801085e:	687b      	ldr	r3, [r7, #4]
 8010860:	4413      	add	r3, r2
 8010862:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8010864:	68fb      	ldr	r3, [r7, #12]
 8010866:	2b00      	cmp	r3, #0
 8010868:	d009      	beq.n	801087e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801086a:	2208      	movs	r2, #8
 801086c:	4909      	ldr	r1, [pc, #36]	@ (8010894 <Get_SerialNum+0x50>)
 801086e:	68f8      	ldr	r0, [r7, #12]
 8010870:	f000 f814 	bl	801089c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8010874:	2204      	movs	r2, #4
 8010876:	4908      	ldr	r1, [pc, #32]	@ (8010898 <Get_SerialNum+0x54>)
 8010878:	68b8      	ldr	r0, [r7, #8]
 801087a:	f000 f80f 	bl	801089c <IntToUnicode>
  }
}
 801087e:	bf00      	nop
 8010880:	3710      	adds	r7, #16
 8010882:	46bd      	mov	sp, r7
 8010884:	bd80      	pop	{r7, pc}
 8010886:	bf00      	nop
 8010888:	1fff7590 	.word	0x1fff7590
 801088c:	1fff7594 	.word	0x1fff7594
 8010890:	1fff7598 	.word	0x1fff7598
 8010894:	200001d2 	.word	0x200001d2
 8010898:	200001e2 	.word	0x200001e2

0801089c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 801089c:	b480      	push	{r7}
 801089e:	b087      	sub	sp, #28
 80108a0:	af00      	add	r7, sp, #0
 80108a2:	60f8      	str	r0, [r7, #12]
 80108a4:	60b9      	str	r1, [r7, #8]
 80108a6:	4613      	mov	r3, r2
 80108a8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80108aa:	2300      	movs	r3, #0
 80108ac:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80108ae:	2300      	movs	r3, #0
 80108b0:	75fb      	strb	r3, [r7, #23]
 80108b2:	e027      	b.n	8010904 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80108b4:	68fb      	ldr	r3, [r7, #12]
 80108b6:	0f1b      	lsrs	r3, r3, #28
 80108b8:	2b09      	cmp	r3, #9
 80108ba:	d80b      	bhi.n	80108d4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80108bc:	68fb      	ldr	r3, [r7, #12]
 80108be:	0f1b      	lsrs	r3, r3, #28
 80108c0:	b2da      	uxtb	r2, r3
 80108c2:	7dfb      	ldrb	r3, [r7, #23]
 80108c4:	005b      	lsls	r3, r3, #1
 80108c6:	4619      	mov	r1, r3
 80108c8:	68bb      	ldr	r3, [r7, #8]
 80108ca:	440b      	add	r3, r1
 80108cc:	3230      	adds	r2, #48	@ 0x30
 80108ce:	b2d2      	uxtb	r2, r2
 80108d0:	701a      	strb	r2, [r3, #0]
 80108d2:	e00a      	b.n	80108ea <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80108d4:	68fb      	ldr	r3, [r7, #12]
 80108d6:	0f1b      	lsrs	r3, r3, #28
 80108d8:	b2da      	uxtb	r2, r3
 80108da:	7dfb      	ldrb	r3, [r7, #23]
 80108dc:	005b      	lsls	r3, r3, #1
 80108de:	4619      	mov	r1, r3
 80108e0:	68bb      	ldr	r3, [r7, #8]
 80108e2:	440b      	add	r3, r1
 80108e4:	3237      	adds	r2, #55	@ 0x37
 80108e6:	b2d2      	uxtb	r2, r2
 80108e8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80108ea:	68fb      	ldr	r3, [r7, #12]
 80108ec:	011b      	lsls	r3, r3, #4
 80108ee:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80108f0:	7dfb      	ldrb	r3, [r7, #23]
 80108f2:	005b      	lsls	r3, r3, #1
 80108f4:	3301      	adds	r3, #1
 80108f6:	68ba      	ldr	r2, [r7, #8]
 80108f8:	4413      	add	r3, r2
 80108fa:	2200      	movs	r2, #0
 80108fc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80108fe:	7dfb      	ldrb	r3, [r7, #23]
 8010900:	3301      	adds	r3, #1
 8010902:	75fb      	strb	r3, [r7, #23]
 8010904:	7dfa      	ldrb	r2, [r7, #23]
 8010906:	79fb      	ldrb	r3, [r7, #7]
 8010908:	429a      	cmp	r2, r3
 801090a:	d3d3      	bcc.n	80108b4 <IntToUnicode+0x18>
  }
}
 801090c:	bf00      	nop
 801090e:	bf00      	nop
 8010910:	371c      	adds	r7, #28
 8010912:	46bd      	mov	sp, r7
 8010914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010918:	4770      	bx	lr
	...

0801091c <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801091c:	b580      	push	{r7, lr}
 801091e:	b098      	sub	sp, #96	@ 0x60
 8010920:	af00      	add	r7, sp, #0
 8010922:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8010924:	f107 030c 	add.w	r3, r7, #12
 8010928:	2254      	movs	r2, #84	@ 0x54
 801092a:	2100      	movs	r1, #0
 801092c:	4618      	mov	r0, r3
 801092e:	f001 fab6 	bl	8011e9e <memset>
  if(pcdHandle->Instance==USB)
 8010932:	687b      	ldr	r3, [r7, #4]
 8010934:	681b      	ldr	r3, [r3, #0]
 8010936:	4a15      	ldr	r2, [pc, #84]	@ (801098c <HAL_PCD_MspInit+0x70>)
 8010938:	4293      	cmp	r3, r2
 801093a:	d122      	bne.n	8010982 <HAL_PCD_MspInit+0x66>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 801093c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8010940:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8010942:	2300      	movs	r3, #0
 8010944:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8010946:	f107 030c 	add.w	r3, r7, #12
 801094a:	4618      	mov	r0, r3
 801094c:	f7f9 f82a 	bl	80099a4 <HAL_RCCEx_PeriphCLKConfig>
 8010950:	4603      	mov	r3, r0
 8010952:	2b00      	cmp	r3, #0
 8010954:	d001      	beq.n	801095a <HAL_PCD_MspInit+0x3e>
    {
      Error_Handler();
 8010956:	f7f3 f88f 	bl	8003a78 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 801095a:	4b0d      	ldr	r3, [pc, #52]	@ (8010990 <HAL_PCD_MspInit+0x74>)
 801095c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801095e:	4a0c      	ldr	r2, [pc, #48]	@ (8010990 <HAL_PCD_MspInit+0x74>)
 8010960:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8010964:	6593      	str	r3, [r2, #88]	@ 0x58
 8010966:	4b0a      	ldr	r3, [pc, #40]	@ (8010990 <HAL_PCD_MspInit+0x74>)
 8010968:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801096a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801096e:	60bb      	str	r3, [r7, #8]
 8010970:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 8010972:	2200      	movs	r2, #0
 8010974:	2100      	movs	r1, #0
 8010976:	2014      	movs	r0, #20
 8010978:	f7f5 fdab 	bl	80064d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 801097c:	2014      	movs	r0, #20
 801097e:	f7f5 fdc2 	bl	8006506 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8010982:	bf00      	nop
 8010984:	3760      	adds	r7, #96	@ 0x60
 8010986:	46bd      	mov	sp, r7
 8010988:	bd80      	pop	{r7, pc}
 801098a:	bf00      	nop
 801098c:	40005c00 	.word	0x40005c00
 8010990:	40021000 	.word	0x40021000

08010994 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010994:	b580      	push	{r7, lr}
 8010996:	b082      	sub	sp, #8
 8010998:	af00      	add	r7, sp, #0
 801099a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 801099c:	687b      	ldr	r3, [r7, #4]
 801099e:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 80109a2:	687b      	ldr	r3, [r7, #4]
 80109a4:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 80109a8:	4619      	mov	r1, r3
 80109aa:	4610      	mov	r0, r2
 80109ac:	f7fe fd1c 	bl	800f3e8 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 80109b0:	bf00      	nop
 80109b2:	3708      	adds	r7, #8
 80109b4:	46bd      	mov	sp, r7
 80109b6:	bd80      	pop	{r7, pc}

080109b8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80109b8:	b580      	push	{r7, lr}
 80109ba:	b082      	sub	sp, #8
 80109bc:	af00      	add	r7, sp, #0
 80109be:	6078      	str	r0, [r7, #4]
 80109c0:	460b      	mov	r3, r1
 80109c2:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80109c4:	687b      	ldr	r3, [r7, #4]
 80109c6:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 80109ca:	78fa      	ldrb	r2, [r7, #3]
 80109cc:	6879      	ldr	r1, [r7, #4]
 80109ce:	4613      	mov	r3, r2
 80109d0:	009b      	lsls	r3, r3, #2
 80109d2:	4413      	add	r3, r2
 80109d4:	00db      	lsls	r3, r3, #3
 80109d6:	440b      	add	r3, r1
 80109d8:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80109dc:	681a      	ldr	r2, [r3, #0]
 80109de:	78fb      	ldrb	r3, [r7, #3]
 80109e0:	4619      	mov	r1, r3
 80109e2:	f7fe fd56 	bl	800f492 <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 80109e6:	bf00      	nop
 80109e8:	3708      	adds	r7, #8
 80109ea:	46bd      	mov	sp, r7
 80109ec:	bd80      	pop	{r7, pc}

080109ee <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80109ee:	b580      	push	{r7, lr}
 80109f0:	b082      	sub	sp, #8
 80109f2:	af00      	add	r7, sp, #0
 80109f4:	6078      	str	r0, [r7, #4]
 80109f6:	460b      	mov	r3, r1
 80109f8:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80109fa:	687b      	ldr	r3, [r7, #4]
 80109fc:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8010a00:	78fa      	ldrb	r2, [r7, #3]
 8010a02:	6879      	ldr	r1, [r7, #4]
 8010a04:	4613      	mov	r3, r2
 8010a06:	009b      	lsls	r3, r3, #2
 8010a08:	4413      	add	r3, r2
 8010a0a:	00db      	lsls	r3, r3, #3
 8010a0c:	440b      	add	r3, r1
 8010a0e:	3324      	adds	r3, #36	@ 0x24
 8010a10:	681a      	ldr	r2, [r3, #0]
 8010a12:	78fb      	ldrb	r3, [r7, #3]
 8010a14:	4619      	mov	r1, r3
 8010a16:	f7fe fd9f 	bl	800f558 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 8010a1a:	bf00      	nop
 8010a1c:	3708      	adds	r7, #8
 8010a1e:	46bd      	mov	sp, r7
 8010a20:	bd80      	pop	{r7, pc}

08010a22 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010a22:	b580      	push	{r7, lr}
 8010a24:	b082      	sub	sp, #8
 8010a26:	af00      	add	r7, sp, #0
 8010a28:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8010a2a:	687b      	ldr	r3, [r7, #4]
 8010a2c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8010a30:	4618      	mov	r0, r3
 8010a32:	f7fe feb3 	bl	800f79c <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 8010a36:	bf00      	nop
 8010a38:	3708      	adds	r7, #8
 8010a3a:	46bd      	mov	sp, r7
 8010a3c:	bd80      	pop	{r7, pc}

08010a3e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010a3e:	b580      	push	{r7, lr}
 8010a40:	b084      	sub	sp, #16
 8010a42:	af00      	add	r7, sp, #0
 8010a44:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8010a46:	2301      	movs	r3, #1
 8010a48:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8010a4a:	687b      	ldr	r3, [r7, #4]
 8010a4c:	795b      	ldrb	r3, [r3, #5]
 8010a4e:	2b02      	cmp	r3, #2
 8010a50:	d001      	beq.n	8010a56 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8010a52:	f7f3 f811 	bl	8003a78 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8010a56:	687b      	ldr	r3, [r7, #4]
 8010a58:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8010a5c:	7bfa      	ldrb	r2, [r7, #15]
 8010a5e:	4611      	mov	r1, r2
 8010a60:	4618      	mov	r0, r3
 8010a62:	f7fe fe5d 	bl	800f720 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8010a66:	687b      	ldr	r3, [r7, #4]
 8010a68:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8010a6c:	4618      	mov	r0, r3
 8010a6e:	f7fe fe09 	bl	800f684 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 8010a72:	bf00      	nop
 8010a74:	3710      	adds	r7, #16
 8010a76:	46bd      	mov	sp, r7
 8010a78:	bd80      	pop	{r7, pc}
	...

08010a7c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010a7c:	b580      	push	{r7, lr}
 8010a7e:	b082      	sub	sp, #8
 8010a80:	af00      	add	r7, sp, #0
 8010a82:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8010a84:	687b      	ldr	r3, [r7, #4]
 8010a86:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8010a8a:	4618      	mov	r0, r3
 8010a8c:	f7fe fe58 	bl	800f740 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8010a90:	687b      	ldr	r3, [r7, #4]
 8010a92:	7a5b      	ldrb	r3, [r3, #9]
 8010a94:	2b00      	cmp	r3, #0
 8010a96:	d005      	beq.n	8010aa4 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8010a98:	4b04      	ldr	r3, [pc, #16]	@ (8010aac <HAL_PCD_SuspendCallback+0x30>)
 8010a9a:	691b      	ldr	r3, [r3, #16]
 8010a9c:	4a03      	ldr	r2, [pc, #12]	@ (8010aac <HAL_PCD_SuspendCallback+0x30>)
 8010a9e:	f043 0306 	orr.w	r3, r3, #6
 8010aa2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 8010aa4:	bf00      	nop
 8010aa6:	3708      	adds	r7, #8
 8010aa8:	46bd      	mov	sp, r7
 8010aaa:	bd80      	pop	{r7, pc}
 8010aac:	e000ed00 	.word	0xe000ed00

08010ab0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010ab0:	b580      	push	{r7, lr}
 8010ab2:	b082      	sub	sp, #8
 8010ab4:	af00      	add	r7, sp, #0
 8010ab6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8010ab8:	687b      	ldr	r3, [r7, #4]
 8010aba:	7a5b      	ldrb	r3, [r3, #9]
 8010abc:	2b00      	cmp	r3, #0
 8010abe:	d007      	beq.n	8010ad0 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8010ac0:	4b08      	ldr	r3, [pc, #32]	@ (8010ae4 <HAL_PCD_ResumeCallback+0x34>)
 8010ac2:	691b      	ldr	r3, [r3, #16]
 8010ac4:	4a07      	ldr	r2, [pc, #28]	@ (8010ae4 <HAL_PCD_ResumeCallback+0x34>)
 8010ac6:	f023 0306 	bic.w	r3, r3, #6
 8010aca:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8010acc:	f000 f9f8 	bl	8010ec0 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8010ad0:	687b      	ldr	r3, [r7, #4]
 8010ad2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8010ad6:	4618      	mov	r0, r3
 8010ad8:	f7fe fe48 	bl	800f76c <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 8010adc:	bf00      	nop
 8010ade:	3708      	adds	r7, #8
 8010ae0:	46bd      	mov	sp, r7
 8010ae2:	bd80      	pop	{r7, pc}
 8010ae4:	e000ed00 	.word	0xe000ed00

08010ae8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8010ae8:	b580      	push	{r7, lr}
 8010aea:	b082      	sub	sp, #8
 8010aec:	af00      	add	r7, sp, #0
 8010aee:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 8010af0:	4a2b      	ldr	r2, [pc, #172]	@ (8010ba0 <USBD_LL_Init+0xb8>)
 8010af2:	687b      	ldr	r3, [r7, #4]
 8010af4:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 8010af8:	687b      	ldr	r3, [r7, #4]
 8010afa:	4a29      	ldr	r2, [pc, #164]	@ (8010ba0 <USBD_LL_Init+0xb8>)
 8010afc:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 8010b00:	4b27      	ldr	r3, [pc, #156]	@ (8010ba0 <USBD_LL_Init+0xb8>)
 8010b02:	4a28      	ldr	r2, [pc, #160]	@ (8010ba4 <USBD_LL_Init+0xbc>)
 8010b04:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8010b06:	4b26      	ldr	r3, [pc, #152]	@ (8010ba0 <USBD_LL_Init+0xb8>)
 8010b08:	2208      	movs	r2, #8
 8010b0a:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8010b0c:	4b24      	ldr	r3, [pc, #144]	@ (8010ba0 <USBD_LL_Init+0xb8>)
 8010b0e:	2202      	movs	r2, #2
 8010b10:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8010b12:	4b23      	ldr	r3, [pc, #140]	@ (8010ba0 <USBD_LL_Init+0xb8>)
 8010b14:	2202      	movs	r2, #2
 8010b16:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8010b18:	4b21      	ldr	r3, [pc, #132]	@ (8010ba0 <USBD_LL_Init+0xb8>)
 8010b1a:	2200      	movs	r2, #0
 8010b1c:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8010b1e:	4b20      	ldr	r3, [pc, #128]	@ (8010ba0 <USBD_LL_Init+0xb8>)
 8010b20:	2200      	movs	r2, #0
 8010b22:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8010b24:	4b1e      	ldr	r3, [pc, #120]	@ (8010ba0 <USBD_LL_Init+0xb8>)
 8010b26:	2200      	movs	r2, #0
 8010b28:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8010b2a:	4b1d      	ldr	r3, [pc, #116]	@ (8010ba0 <USBD_LL_Init+0xb8>)
 8010b2c:	2200      	movs	r2, #0
 8010b2e:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8010b30:	481b      	ldr	r0, [pc, #108]	@ (8010ba0 <USBD_LL_Init+0xb8>)
 8010b32:	f7f6 fc1f 	bl	8007374 <HAL_PCD_Init>
 8010b36:	4603      	mov	r3, r0
 8010b38:	2b00      	cmp	r3, #0
 8010b3a:	d001      	beq.n	8010b40 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 8010b3c:	f7f2 ff9c 	bl	8003a78 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8010b40:	687b      	ldr	r3, [r7, #4]
 8010b42:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010b46:	2318      	movs	r3, #24
 8010b48:	2200      	movs	r2, #0
 8010b4a:	2100      	movs	r1, #0
 8010b4c:	f7f8 f8da 	bl	8008d04 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8010b50:	687b      	ldr	r3, [r7, #4]
 8010b52:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010b56:	2358      	movs	r3, #88	@ 0x58
 8010b58:	2200      	movs	r2, #0
 8010b5a:	2180      	movs	r1, #128	@ 0x80
 8010b5c:	f7f8 f8d2 	bl	8008d04 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8010b60:	687b      	ldr	r3, [r7, #4]
 8010b62:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010b66:	23c0      	movs	r3, #192	@ 0xc0
 8010b68:	2200      	movs	r2, #0
 8010b6a:	2181      	movs	r1, #129	@ 0x81
 8010b6c:	f7f8 f8ca 	bl	8008d04 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8010b70:	687b      	ldr	r3, [r7, #4]
 8010b72:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010b76:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8010b7a:	2200      	movs	r2, #0
 8010b7c:	2101      	movs	r1, #1
 8010b7e:	f7f8 f8c1 	bl	8008d04 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8010b82:	687b      	ldr	r3, [r7, #4]
 8010b84:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010b88:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010b8c:	2200      	movs	r2, #0
 8010b8e:	2182      	movs	r1, #130	@ 0x82
 8010b90:	f7f8 f8b8 	bl	8008d04 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8010b94:	2300      	movs	r3, #0
}
 8010b96:	4618      	mov	r0, r3
 8010b98:	3708      	adds	r7, #8
 8010b9a:	46bd      	mov	sp, r7
 8010b9c:	bd80      	pop	{r7, pc}
 8010b9e:	bf00      	nop
 8010ba0:	200020a8 	.word	0x200020a8
 8010ba4:	40005c00 	.word	0x40005c00

08010ba8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8010ba8:	b580      	push	{r7, lr}
 8010baa:	b084      	sub	sp, #16
 8010bac:	af00      	add	r7, sp, #0
 8010bae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010bb0:	2300      	movs	r3, #0
 8010bb2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010bb4:	2300      	movs	r3, #0
 8010bb6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8010bb8:	687b      	ldr	r3, [r7, #4]
 8010bba:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8010bbe:	4618      	mov	r0, r3
 8010bc0:	f7f6 fca6 	bl	8007510 <HAL_PCD_Start>
 8010bc4:	4603      	mov	r3, r0
 8010bc6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010bc8:	7bfb      	ldrb	r3, [r7, #15]
 8010bca:	4618      	mov	r0, r3
 8010bcc:	f000 f97e 	bl	8010ecc <USBD_Get_USB_Status>
 8010bd0:	4603      	mov	r3, r0
 8010bd2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010bd4:	7bbb      	ldrb	r3, [r7, #14]
}
 8010bd6:	4618      	mov	r0, r3
 8010bd8:	3710      	adds	r7, #16
 8010bda:	46bd      	mov	sp, r7
 8010bdc:	bd80      	pop	{r7, pc}

08010bde <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8010bde:	b580      	push	{r7, lr}
 8010be0:	b084      	sub	sp, #16
 8010be2:	af00      	add	r7, sp, #0
 8010be4:	6078      	str	r0, [r7, #4]
 8010be6:	4608      	mov	r0, r1
 8010be8:	4611      	mov	r1, r2
 8010bea:	461a      	mov	r2, r3
 8010bec:	4603      	mov	r3, r0
 8010bee:	70fb      	strb	r3, [r7, #3]
 8010bf0:	460b      	mov	r3, r1
 8010bf2:	70bb      	strb	r3, [r7, #2]
 8010bf4:	4613      	mov	r3, r2
 8010bf6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010bf8:	2300      	movs	r3, #0
 8010bfa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010bfc:	2300      	movs	r3, #0
 8010bfe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8010c00:	687b      	ldr	r3, [r7, #4]
 8010c02:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010c06:	78bb      	ldrb	r3, [r7, #2]
 8010c08:	883a      	ldrh	r2, [r7, #0]
 8010c0a:	78f9      	ldrb	r1, [r7, #3]
 8010c0c:	f7f6 fded 	bl	80077ea <HAL_PCD_EP_Open>
 8010c10:	4603      	mov	r3, r0
 8010c12:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010c14:	7bfb      	ldrb	r3, [r7, #15]
 8010c16:	4618      	mov	r0, r3
 8010c18:	f000 f958 	bl	8010ecc <USBD_Get_USB_Status>
 8010c1c:	4603      	mov	r3, r0
 8010c1e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010c20:	7bbb      	ldrb	r3, [r7, #14]
}
 8010c22:	4618      	mov	r0, r3
 8010c24:	3710      	adds	r7, #16
 8010c26:	46bd      	mov	sp, r7
 8010c28:	bd80      	pop	{r7, pc}

08010c2a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010c2a:	b580      	push	{r7, lr}
 8010c2c:	b084      	sub	sp, #16
 8010c2e:	af00      	add	r7, sp, #0
 8010c30:	6078      	str	r0, [r7, #4]
 8010c32:	460b      	mov	r3, r1
 8010c34:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010c36:	2300      	movs	r3, #0
 8010c38:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010c3a:	2300      	movs	r3, #0
 8010c3c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8010c3e:	687b      	ldr	r3, [r7, #4]
 8010c40:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8010c44:	78fa      	ldrb	r2, [r7, #3]
 8010c46:	4611      	mov	r1, r2
 8010c48:	4618      	mov	r0, r3
 8010c4a:	f7f6 fe2d 	bl	80078a8 <HAL_PCD_EP_Close>
 8010c4e:	4603      	mov	r3, r0
 8010c50:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010c52:	7bfb      	ldrb	r3, [r7, #15]
 8010c54:	4618      	mov	r0, r3
 8010c56:	f000 f939 	bl	8010ecc <USBD_Get_USB_Status>
 8010c5a:	4603      	mov	r3, r0
 8010c5c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010c5e:	7bbb      	ldrb	r3, [r7, #14]
}
 8010c60:	4618      	mov	r0, r3
 8010c62:	3710      	adds	r7, #16
 8010c64:	46bd      	mov	sp, r7
 8010c66:	bd80      	pop	{r7, pc}

08010c68 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010c68:	b580      	push	{r7, lr}
 8010c6a:	b084      	sub	sp, #16
 8010c6c:	af00      	add	r7, sp, #0
 8010c6e:	6078      	str	r0, [r7, #4]
 8010c70:	460b      	mov	r3, r1
 8010c72:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010c74:	2300      	movs	r3, #0
 8010c76:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010c78:	2300      	movs	r3, #0
 8010c7a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8010c7c:	687b      	ldr	r3, [r7, #4]
 8010c7e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8010c82:	78fa      	ldrb	r2, [r7, #3]
 8010c84:	4611      	mov	r1, r2
 8010c86:	4618      	mov	r0, r3
 8010c88:	f7f6 fed6 	bl	8007a38 <HAL_PCD_EP_SetStall>
 8010c8c:	4603      	mov	r3, r0
 8010c8e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010c90:	7bfb      	ldrb	r3, [r7, #15]
 8010c92:	4618      	mov	r0, r3
 8010c94:	f000 f91a 	bl	8010ecc <USBD_Get_USB_Status>
 8010c98:	4603      	mov	r3, r0
 8010c9a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010c9c:	7bbb      	ldrb	r3, [r7, #14]
}
 8010c9e:	4618      	mov	r0, r3
 8010ca0:	3710      	adds	r7, #16
 8010ca2:	46bd      	mov	sp, r7
 8010ca4:	bd80      	pop	{r7, pc}

08010ca6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010ca6:	b580      	push	{r7, lr}
 8010ca8:	b084      	sub	sp, #16
 8010caa:	af00      	add	r7, sp, #0
 8010cac:	6078      	str	r0, [r7, #4]
 8010cae:	460b      	mov	r3, r1
 8010cb0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010cb2:	2300      	movs	r3, #0
 8010cb4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010cb6:	2300      	movs	r3, #0
 8010cb8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8010cba:	687b      	ldr	r3, [r7, #4]
 8010cbc:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8010cc0:	78fa      	ldrb	r2, [r7, #3]
 8010cc2:	4611      	mov	r1, r2
 8010cc4:	4618      	mov	r0, r3
 8010cc6:	f7f6 ff09 	bl	8007adc <HAL_PCD_EP_ClrStall>
 8010cca:	4603      	mov	r3, r0
 8010ccc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010cce:	7bfb      	ldrb	r3, [r7, #15]
 8010cd0:	4618      	mov	r0, r3
 8010cd2:	f000 f8fb 	bl	8010ecc <USBD_Get_USB_Status>
 8010cd6:	4603      	mov	r3, r0
 8010cd8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010cda:	7bbb      	ldrb	r3, [r7, #14]
}
 8010cdc:	4618      	mov	r0, r3
 8010cde:	3710      	adds	r7, #16
 8010ce0:	46bd      	mov	sp, r7
 8010ce2:	bd80      	pop	{r7, pc}

08010ce4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010ce4:	b480      	push	{r7}
 8010ce6:	b085      	sub	sp, #20
 8010ce8:	af00      	add	r7, sp, #0
 8010cea:	6078      	str	r0, [r7, #4]
 8010cec:	460b      	mov	r3, r1
 8010cee:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8010cf0:	687b      	ldr	r3, [r7, #4]
 8010cf2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8010cf6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8010cf8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8010cfc:	2b00      	cmp	r3, #0
 8010cfe:	da0b      	bge.n	8010d18 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8010d00:	78fb      	ldrb	r3, [r7, #3]
 8010d02:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8010d06:	68f9      	ldr	r1, [r7, #12]
 8010d08:	4613      	mov	r3, r2
 8010d0a:	009b      	lsls	r3, r3, #2
 8010d0c:	4413      	add	r3, r2
 8010d0e:	00db      	lsls	r3, r3, #3
 8010d10:	440b      	add	r3, r1
 8010d12:	3312      	adds	r3, #18
 8010d14:	781b      	ldrb	r3, [r3, #0]
 8010d16:	e00b      	b.n	8010d30 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8010d18:	78fb      	ldrb	r3, [r7, #3]
 8010d1a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8010d1e:	68f9      	ldr	r1, [r7, #12]
 8010d20:	4613      	mov	r3, r2
 8010d22:	009b      	lsls	r3, r3, #2
 8010d24:	4413      	add	r3, r2
 8010d26:	00db      	lsls	r3, r3, #3
 8010d28:	440b      	add	r3, r1
 8010d2a:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 8010d2e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8010d30:	4618      	mov	r0, r3
 8010d32:	3714      	adds	r7, #20
 8010d34:	46bd      	mov	sp, r7
 8010d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d3a:	4770      	bx	lr

08010d3c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8010d3c:	b580      	push	{r7, lr}
 8010d3e:	b084      	sub	sp, #16
 8010d40:	af00      	add	r7, sp, #0
 8010d42:	6078      	str	r0, [r7, #4]
 8010d44:	460b      	mov	r3, r1
 8010d46:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010d48:	2300      	movs	r3, #0
 8010d4a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010d4c:	2300      	movs	r3, #0
 8010d4e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8010d50:	687b      	ldr	r3, [r7, #4]
 8010d52:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8010d56:	78fa      	ldrb	r2, [r7, #3]
 8010d58:	4611      	mov	r1, r2
 8010d5a:	4618      	mov	r0, r3
 8010d5c:	f7f6 fd21 	bl	80077a2 <HAL_PCD_SetAddress>
 8010d60:	4603      	mov	r3, r0
 8010d62:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010d64:	7bfb      	ldrb	r3, [r7, #15]
 8010d66:	4618      	mov	r0, r3
 8010d68:	f000 f8b0 	bl	8010ecc <USBD_Get_USB_Status>
 8010d6c:	4603      	mov	r3, r0
 8010d6e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010d70:	7bbb      	ldrb	r3, [r7, #14]
}
 8010d72:	4618      	mov	r0, r3
 8010d74:	3710      	adds	r7, #16
 8010d76:	46bd      	mov	sp, r7
 8010d78:	bd80      	pop	{r7, pc}

08010d7a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8010d7a:	b580      	push	{r7, lr}
 8010d7c:	b086      	sub	sp, #24
 8010d7e:	af00      	add	r7, sp, #0
 8010d80:	60f8      	str	r0, [r7, #12]
 8010d82:	607a      	str	r2, [r7, #4]
 8010d84:	603b      	str	r3, [r7, #0]
 8010d86:	460b      	mov	r3, r1
 8010d88:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010d8a:	2300      	movs	r3, #0
 8010d8c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010d8e:	2300      	movs	r3, #0
 8010d90:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8010d92:	68fb      	ldr	r3, [r7, #12]
 8010d94:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010d98:	7af9      	ldrb	r1, [r7, #11]
 8010d9a:	683b      	ldr	r3, [r7, #0]
 8010d9c:	687a      	ldr	r2, [r7, #4]
 8010d9e:	f7f6 fe14 	bl	80079ca <HAL_PCD_EP_Transmit>
 8010da2:	4603      	mov	r3, r0
 8010da4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010da6:	7dfb      	ldrb	r3, [r7, #23]
 8010da8:	4618      	mov	r0, r3
 8010daa:	f000 f88f 	bl	8010ecc <USBD_Get_USB_Status>
 8010dae:	4603      	mov	r3, r0
 8010db0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8010db2:	7dbb      	ldrb	r3, [r7, #22]
}
 8010db4:	4618      	mov	r0, r3
 8010db6:	3718      	adds	r7, #24
 8010db8:	46bd      	mov	sp, r7
 8010dba:	bd80      	pop	{r7, pc}

08010dbc <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8010dbc:	b580      	push	{r7, lr}
 8010dbe:	b086      	sub	sp, #24
 8010dc0:	af00      	add	r7, sp, #0
 8010dc2:	60f8      	str	r0, [r7, #12]
 8010dc4:	607a      	str	r2, [r7, #4]
 8010dc6:	603b      	str	r3, [r7, #0]
 8010dc8:	460b      	mov	r3, r1
 8010dca:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010dcc:	2300      	movs	r3, #0
 8010dce:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010dd0:	2300      	movs	r3, #0
 8010dd2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8010dd4:	68fb      	ldr	r3, [r7, #12]
 8010dd6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010dda:	7af9      	ldrb	r1, [r7, #11]
 8010ddc:	683b      	ldr	r3, [r7, #0]
 8010dde:	687a      	ldr	r2, [r7, #4]
 8010de0:	f7f6 fdaa 	bl	8007938 <HAL_PCD_EP_Receive>
 8010de4:	4603      	mov	r3, r0
 8010de6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010de8:	7dfb      	ldrb	r3, [r7, #23]
 8010dea:	4618      	mov	r0, r3
 8010dec:	f000 f86e 	bl	8010ecc <USBD_Get_USB_Status>
 8010df0:	4603      	mov	r3, r0
 8010df2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8010df4:	7dbb      	ldrb	r3, [r7, #22]
}
 8010df6:	4618      	mov	r0, r3
 8010df8:	3718      	adds	r7, #24
 8010dfa:	46bd      	mov	sp, r7
 8010dfc:	bd80      	pop	{r7, pc}

08010dfe <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010dfe:	b580      	push	{r7, lr}
 8010e00:	b082      	sub	sp, #8
 8010e02:	af00      	add	r7, sp, #0
 8010e04:	6078      	str	r0, [r7, #4]
 8010e06:	460b      	mov	r3, r1
 8010e08:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8010e0a:	687b      	ldr	r3, [r7, #4]
 8010e0c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8010e10:	78fa      	ldrb	r2, [r7, #3]
 8010e12:	4611      	mov	r1, r2
 8010e14:	4618      	mov	r0, r3
 8010e16:	f7f6 fdc0 	bl	800799a <HAL_PCD_EP_GetRxCount>
 8010e1a:	4603      	mov	r3, r0
}
 8010e1c:	4618      	mov	r0, r3
 8010e1e:	3708      	adds	r7, #8
 8010e20:	46bd      	mov	sp, r7
 8010e22:	bd80      	pop	{r7, pc}

08010e24 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010e24:	b580      	push	{r7, lr}
 8010e26:	b082      	sub	sp, #8
 8010e28:	af00      	add	r7, sp, #0
 8010e2a:	6078      	str	r0, [r7, #4]
 8010e2c:	460b      	mov	r3, r1
 8010e2e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 8010e30:	78fb      	ldrb	r3, [r7, #3]
 8010e32:	2b00      	cmp	r3, #0
 8010e34:	d002      	beq.n	8010e3c <HAL_PCDEx_LPM_Callback+0x18>
 8010e36:	2b01      	cmp	r3, #1
 8010e38:	d013      	beq.n	8010e62 <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 8010e3a:	e023      	b.n	8010e84 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 8010e3c:	687b      	ldr	r3, [r7, #4]
 8010e3e:	7a5b      	ldrb	r3, [r3, #9]
 8010e40:	2b00      	cmp	r3, #0
 8010e42:	d007      	beq.n	8010e54 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8010e44:	f000 f83c 	bl	8010ec0 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8010e48:	4b10      	ldr	r3, [pc, #64]	@ (8010e8c <HAL_PCDEx_LPM_Callback+0x68>)
 8010e4a:	691b      	ldr	r3, [r3, #16]
 8010e4c:	4a0f      	ldr	r2, [pc, #60]	@ (8010e8c <HAL_PCDEx_LPM_Callback+0x68>)
 8010e4e:	f023 0306 	bic.w	r3, r3, #6
 8010e52:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 8010e54:	687b      	ldr	r3, [r7, #4]
 8010e56:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8010e5a:	4618      	mov	r0, r3
 8010e5c:	f7fe fc86 	bl	800f76c <USBD_LL_Resume>
    break;
 8010e60:	e010      	b.n	8010e84 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 8010e62:	687b      	ldr	r3, [r7, #4]
 8010e64:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8010e68:	4618      	mov	r0, r3
 8010e6a:	f7fe fc69 	bl	800f740 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8010e6e:	687b      	ldr	r3, [r7, #4]
 8010e70:	7a5b      	ldrb	r3, [r3, #9]
 8010e72:	2b00      	cmp	r3, #0
 8010e74:	d005      	beq.n	8010e82 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8010e76:	4b05      	ldr	r3, [pc, #20]	@ (8010e8c <HAL_PCDEx_LPM_Callback+0x68>)
 8010e78:	691b      	ldr	r3, [r3, #16]
 8010e7a:	4a04      	ldr	r2, [pc, #16]	@ (8010e8c <HAL_PCDEx_LPM_Callback+0x68>)
 8010e7c:	f043 0306 	orr.w	r3, r3, #6
 8010e80:	6113      	str	r3, [r2, #16]
    break;
 8010e82:	bf00      	nop
}
 8010e84:	bf00      	nop
 8010e86:	3708      	adds	r7, #8
 8010e88:	46bd      	mov	sp, r7
 8010e8a:	bd80      	pop	{r7, pc}
 8010e8c:	e000ed00 	.word	0xe000ed00

08010e90 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8010e90:	b480      	push	{r7}
 8010e92:	b083      	sub	sp, #12
 8010e94:	af00      	add	r7, sp, #0
 8010e96:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8010e98:	4b03      	ldr	r3, [pc, #12]	@ (8010ea8 <USBD_static_malloc+0x18>)
}
 8010e9a:	4618      	mov	r0, r3
 8010e9c:	370c      	adds	r7, #12
 8010e9e:	46bd      	mov	sp, r7
 8010ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ea4:	4770      	bx	lr
 8010ea6:	bf00      	nop
 8010ea8:	20002384 	.word	0x20002384

08010eac <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8010eac:	b480      	push	{r7}
 8010eae:	b083      	sub	sp, #12
 8010eb0:	af00      	add	r7, sp, #0
 8010eb2:	6078      	str	r0, [r7, #4]

}
 8010eb4:	bf00      	nop
 8010eb6:	370c      	adds	r7, #12
 8010eb8:	46bd      	mov	sp, r7
 8010eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ebe:	4770      	bx	lr

08010ec0 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8010ec0:	b580      	push	{r7, lr}
 8010ec2:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8010ec4:	f7f0 fdc2 	bl	8001a4c <SystemClock_Config>
}
 8010ec8:	bf00      	nop
 8010eca:	bd80      	pop	{r7, pc}

08010ecc <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8010ecc:	b480      	push	{r7}
 8010ece:	b085      	sub	sp, #20
 8010ed0:	af00      	add	r7, sp, #0
 8010ed2:	4603      	mov	r3, r0
 8010ed4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010ed6:	2300      	movs	r3, #0
 8010ed8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8010eda:	79fb      	ldrb	r3, [r7, #7]
 8010edc:	2b03      	cmp	r3, #3
 8010ede:	d817      	bhi.n	8010f10 <USBD_Get_USB_Status+0x44>
 8010ee0:	a201      	add	r2, pc, #4	@ (adr r2, 8010ee8 <USBD_Get_USB_Status+0x1c>)
 8010ee2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010ee6:	bf00      	nop
 8010ee8:	08010ef9 	.word	0x08010ef9
 8010eec:	08010eff 	.word	0x08010eff
 8010ef0:	08010f05 	.word	0x08010f05
 8010ef4:	08010f0b 	.word	0x08010f0b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8010ef8:	2300      	movs	r3, #0
 8010efa:	73fb      	strb	r3, [r7, #15]
    break;
 8010efc:	e00b      	b.n	8010f16 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8010efe:	2303      	movs	r3, #3
 8010f00:	73fb      	strb	r3, [r7, #15]
    break;
 8010f02:	e008      	b.n	8010f16 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8010f04:	2301      	movs	r3, #1
 8010f06:	73fb      	strb	r3, [r7, #15]
    break;
 8010f08:	e005      	b.n	8010f16 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8010f0a:	2303      	movs	r3, #3
 8010f0c:	73fb      	strb	r3, [r7, #15]
    break;
 8010f0e:	e002      	b.n	8010f16 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8010f10:	2303      	movs	r3, #3
 8010f12:	73fb      	strb	r3, [r7, #15]
    break;
 8010f14:	bf00      	nop
  }
  return usb_status;
 8010f16:	7bfb      	ldrb	r3, [r7, #15]
}
 8010f18:	4618      	mov	r0, r3
 8010f1a:	3714      	adds	r7, #20
 8010f1c:	46bd      	mov	sp, r7
 8010f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f22:	4770      	bx	lr

08010f24 <__cvt>:
 8010f24:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010f28:	ec57 6b10 	vmov	r6, r7, d0
 8010f2c:	2f00      	cmp	r7, #0
 8010f2e:	460c      	mov	r4, r1
 8010f30:	4619      	mov	r1, r3
 8010f32:	463b      	mov	r3, r7
 8010f34:	bfbb      	ittet	lt
 8010f36:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8010f3a:	461f      	movlt	r7, r3
 8010f3c:	2300      	movge	r3, #0
 8010f3e:	232d      	movlt	r3, #45	@ 0x2d
 8010f40:	700b      	strb	r3, [r1, #0]
 8010f42:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010f44:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8010f48:	4691      	mov	r9, r2
 8010f4a:	f023 0820 	bic.w	r8, r3, #32
 8010f4e:	bfbc      	itt	lt
 8010f50:	4632      	movlt	r2, r6
 8010f52:	4616      	movlt	r6, r2
 8010f54:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8010f58:	d005      	beq.n	8010f66 <__cvt+0x42>
 8010f5a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8010f5e:	d100      	bne.n	8010f62 <__cvt+0x3e>
 8010f60:	3401      	adds	r4, #1
 8010f62:	2102      	movs	r1, #2
 8010f64:	e000      	b.n	8010f68 <__cvt+0x44>
 8010f66:	2103      	movs	r1, #3
 8010f68:	ab03      	add	r3, sp, #12
 8010f6a:	9301      	str	r3, [sp, #4]
 8010f6c:	ab02      	add	r3, sp, #8
 8010f6e:	9300      	str	r3, [sp, #0]
 8010f70:	ec47 6b10 	vmov	d0, r6, r7
 8010f74:	4653      	mov	r3, sl
 8010f76:	4622      	mov	r2, r4
 8010f78:	f001 f8c2 	bl	8012100 <_dtoa_r>
 8010f7c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8010f80:	4605      	mov	r5, r0
 8010f82:	d119      	bne.n	8010fb8 <__cvt+0x94>
 8010f84:	f019 0f01 	tst.w	r9, #1
 8010f88:	d00e      	beq.n	8010fa8 <__cvt+0x84>
 8010f8a:	eb00 0904 	add.w	r9, r0, r4
 8010f8e:	2200      	movs	r2, #0
 8010f90:	2300      	movs	r3, #0
 8010f92:	4630      	mov	r0, r6
 8010f94:	4639      	mov	r1, r7
 8010f96:	f7ef fdbf 	bl	8000b18 <__aeabi_dcmpeq>
 8010f9a:	b108      	cbz	r0, 8010fa0 <__cvt+0x7c>
 8010f9c:	f8cd 900c 	str.w	r9, [sp, #12]
 8010fa0:	2230      	movs	r2, #48	@ 0x30
 8010fa2:	9b03      	ldr	r3, [sp, #12]
 8010fa4:	454b      	cmp	r3, r9
 8010fa6:	d31e      	bcc.n	8010fe6 <__cvt+0xc2>
 8010fa8:	9b03      	ldr	r3, [sp, #12]
 8010faa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010fac:	1b5b      	subs	r3, r3, r5
 8010fae:	4628      	mov	r0, r5
 8010fb0:	6013      	str	r3, [r2, #0]
 8010fb2:	b004      	add	sp, #16
 8010fb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010fb8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8010fbc:	eb00 0904 	add.w	r9, r0, r4
 8010fc0:	d1e5      	bne.n	8010f8e <__cvt+0x6a>
 8010fc2:	7803      	ldrb	r3, [r0, #0]
 8010fc4:	2b30      	cmp	r3, #48	@ 0x30
 8010fc6:	d10a      	bne.n	8010fde <__cvt+0xba>
 8010fc8:	2200      	movs	r2, #0
 8010fca:	2300      	movs	r3, #0
 8010fcc:	4630      	mov	r0, r6
 8010fce:	4639      	mov	r1, r7
 8010fd0:	f7ef fda2 	bl	8000b18 <__aeabi_dcmpeq>
 8010fd4:	b918      	cbnz	r0, 8010fde <__cvt+0xba>
 8010fd6:	f1c4 0401 	rsb	r4, r4, #1
 8010fda:	f8ca 4000 	str.w	r4, [sl]
 8010fde:	f8da 3000 	ldr.w	r3, [sl]
 8010fe2:	4499      	add	r9, r3
 8010fe4:	e7d3      	b.n	8010f8e <__cvt+0x6a>
 8010fe6:	1c59      	adds	r1, r3, #1
 8010fe8:	9103      	str	r1, [sp, #12]
 8010fea:	701a      	strb	r2, [r3, #0]
 8010fec:	e7d9      	b.n	8010fa2 <__cvt+0x7e>

08010fee <__exponent>:
 8010fee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010ff0:	2900      	cmp	r1, #0
 8010ff2:	bfba      	itte	lt
 8010ff4:	4249      	neglt	r1, r1
 8010ff6:	232d      	movlt	r3, #45	@ 0x2d
 8010ff8:	232b      	movge	r3, #43	@ 0x2b
 8010ffa:	2909      	cmp	r1, #9
 8010ffc:	7002      	strb	r2, [r0, #0]
 8010ffe:	7043      	strb	r3, [r0, #1]
 8011000:	dd29      	ble.n	8011056 <__exponent+0x68>
 8011002:	f10d 0307 	add.w	r3, sp, #7
 8011006:	461d      	mov	r5, r3
 8011008:	270a      	movs	r7, #10
 801100a:	461a      	mov	r2, r3
 801100c:	fbb1 f6f7 	udiv	r6, r1, r7
 8011010:	fb07 1416 	mls	r4, r7, r6, r1
 8011014:	3430      	adds	r4, #48	@ 0x30
 8011016:	f802 4c01 	strb.w	r4, [r2, #-1]
 801101a:	460c      	mov	r4, r1
 801101c:	2c63      	cmp	r4, #99	@ 0x63
 801101e:	f103 33ff 	add.w	r3, r3, #4294967295
 8011022:	4631      	mov	r1, r6
 8011024:	dcf1      	bgt.n	801100a <__exponent+0x1c>
 8011026:	3130      	adds	r1, #48	@ 0x30
 8011028:	1e94      	subs	r4, r2, #2
 801102a:	f803 1c01 	strb.w	r1, [r3, #-1]
 801102e:	1c41      	adds	r1, r0, #1
 8011030:	4623      	mov	r3, r4
 8011032:	42ab      	cmp	r3, r5
 8011034:	d30a      	bcc.n	801104c <__exponent+0x5e>
 8011036:	f10d 0309 	add.w	r3, sp, #9
 801103a:	1a9b      	subs	r3, r3, r2
 801103c:	42ac      	cmp	r4, r5
 801103e:	bf88      	it	hi
 8011040:	2300      	movhi	r3, #0
 8011042:	3302      	adds	r3, #2
 8011044:	4403      	add	r3, r0
 8011046:	1a18      	subs	r0, r3, r0
 8011048:	b003      	add	sp, #12
 801104a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801104c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8011050:	f801 6f01 	strb.w	r6, [r1, #1]!
 8011054:	e7ed      	b.n	8011032 <__exponent+0x44>
 8011056:	2330      	movs	r3, #48	@ 0x30
 8011058:	3130      	adds	r1, #48	@ 0x30
 801105a:	7083      	strb	r3, [r0, #2]
 801105c:	70c1      	strb	r1, [r0, #3]
 801105e:	1d03      	adds	r3, r0, #4
 8011060:	e7f1      	b.n	8011046 <__exponent+0x58>
	...

08011064 <_printf_float>:
 8011064:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011068:	b08d      	sub	sp, #52	@ 0x34
 801106a:	460c      	mov	r4, r1
 801106c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8011070:	4616      	mov	r6, r2
 8011072:	461f      	mov	r7, r3
 8011074:	4605      	mov	r5, r0
 8011076:	f000 ff2d 	bl	8011ed4 <_localeconv_r>
 801107a:	6803      	ldr	r3, [r0, #0]
 801107c:	9304      	str	r3, [sp, #16]
 801107e:	4618      	mov	r0, r3
 8011080:	f7ef f91e 	bl	80002c0 <strlen>
 8011084:	2300      	movs	r3, #0
 8011086:	930a      	str	r3, [sp, #40]	@ 0x28
 8011088:	f8d8 3000 	ldr.w	r3, [r8]
 801108c:	9005      	str	r0, [sp, #20]
 801108e:	3307      	adds	r3, #7
 8011090:	f023 0307 	bic.w	r3, r3, #7
 8011094:	f103 0208 	add.w	r2, r3, #8
 8011098:	f894 a018 	ldrb.w	sl, [r4, #24]
 801109c:	f8d4 b000 	ldr.w	fp, [r4]
 80110a0:	f8c8 2000 	str.w	r2, [r8]
 80110a4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80110a8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80110ac:	9307      	str	r3, [sp, #28]
 80110ae:	f8cd 8018 	str.w	r8, [sp, #24]
 80110b2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80110b6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80110ba:	4b9c      	ldr	r3, [pc, #624]	@ (801132c <_printf_float+0x2c8>)
 80110bc:	f04f 32ff 	mov.w	r2, #4294967295
 80110c0:	f7ef fd5c 	bl	8000b7c <__aeabi_dcmpun>
 80110c4:	bb70      	cbnz	r0, 8011124 <_printf_float+0xc0>
 80110c6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80110ca:	4b98      	ldr	r3, [pc, #608]	@ (801132c <_printf_float+0x2c8>)
 80110cc:	f04f 32ff 	mov.w	r2, #4294967295
 80110d0:	f7ef fd36 	bl	8000b40 <__aeabi_dcmple>
 80110d4:	bb30      	cbnz	r0, 8011124 <_printf_float+0xc0>
 80110d6:	2200      	movs	r2, #0
 80110d8:	2300      	movs	r3, #0
 80110da:	4640      	mov	r0, r8
 80110dc:	4649      	mov	r1, r9
 80110de:	f7ef fd25 	bl	8000b2c <__aeabi_dcmplt>
 80110e2:	b110      	cbz	r0, 80110ea <_printf_float+0x86>
 80110e4:	232d      	movs	r3, #45	@ 0x2d
 80110e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80110ea:	4a91      	ldr	r2, [pc, #580]	@ (8011330 <_printf_float+0x2cc>)
 80110ec:	4b91      	ldr	r3, [pc, #580]	@ (8011334 <_printf_float+0x2d0>)
 80110ee:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80110f2:	bf94      	ite	ls
 80110f4:	4690      	movls	r8, r2
 80110f6:	4698      	movhi	r8, r3
 80110f8:	2303      	movs	r3, #3
 80110fa:	6123      	str	r3, [r4, #16]
 80110fc:	f02b 0304 	bic.w	r3, fp, #4
 8011100:	6023      	str	r3, [r4, #0]
 8011102:	f04f 0900 	mov.w	r9, #0
 8011106:	9700      	str	r7, [sp, #0]
 8011108:	4633      	mov	r3, r6
 801110a:	aa0b      	add	r2, sp, #44	@ 0x2c
 801110c:	4621      	mov	r1, r4
 801110e:	4628      	mov	r0, r5
 8011110:	f000 f9d2 	bl	80114b8 <_printf_common>
 8011114:	3001      	adds	r0, #1
 8011116:	f040 808d 	bne.w	8011234 <_printf_float+0x1d0>
 801111a:	f04f 30ff 	mov.w	r0, #4294967295
 801111e:	b00d      	add	sp, #52	@ 0x34
 8011120:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011124:	4642      	mov	r2, r8
 8011126:	464b      	mov	r3, r9
 8011128:	4640      	mov	r0, r8
 801112a:	4649      	mov	r1, r9
 801112c:	f7ef fd26 	bl	8000b7c <__aeabi_dcmpun>
 8011130:	b140      	cbz	r0, 8011144 <_printf_float+0xe0>
 8011132:	464b      	mov	r3, r9
 8011134:	2b00      	cmp	r3, #0
 8011136:	bfbc      	itt	lt
 8011138:	232d      	movlt	r3, #45	@ 0x2d
 801113a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 801113e:	4a7e      	ldr	r2, [pc, #504]	@ (8011338 <_printf_float+0x2d4>)
 8011140:	4b7e      	ldr	r3, [pc, #504]	@ (801133c <_printf_float+0x2d8>)
 8011142:	e7d4      	b.n	80110ee <_printf_float+0x8a>
 8011144:	6863      	ldr	r3, [r4, #4]
 8011146:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 801114a:	9206      	str	r2, [sp, #24]
 801114c:	1c5a      	adds	r2, r3, #1
 801114e:	d13b      	bne.n	80111c8 <_printf_float+0x164>
 8011150:	2306      	movs	r3, #6
 8011152:	6063      	str	r3, [r4, #4]
 8011154:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8011158:	2300      	movs	r3, #0
 801115a:	6022      	str	r2, [r4, #0]
 801115c:	9303      	str	r3, [sp, #12]
 801115e:	ab0a      	add	r3, sp, #40	@ 0x28
 8011160:	e9cd a301 	strd	sl, r3, [sp, #4]
 8011164:	ab09      	add	r3, sp, #36	@ 0x24
 8011166:	9300      	str	r3, [sp, #0]
 8011168:	6861      	ldr	r1, [r4, #4]
 801116a:	ec49 8b10 	vmov	d0, r8, r9
 801116e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8011172:	4628      	mov	r0, r5
 8011174:	f7ff fed6 	bl	8010f24 <__cvt>
 8011178:	9b06      	ldr	r3, [sp, #24]
 801117a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801117c:	2b47      	cmp	r3, #71	@ 0x47
 801117e:	4680      	mov	r8, r0
 8011180:	d129      	bne.n	80111d6 <_printf_float+0x172>
 8011182:	1cc8      	adds	r0, r1, #3
 8011184:	db02      	blt.n	801118c <_printf_float+0x128>
 8011186:	6863      	ldr	r3, [r4, #4]
 8011188:	4299      	cmp	r1, r3
 801118a:	dd41      	ble.n	8011210 <_printf_float+0x1ac>
 801118c:	f1aa 0a02 	sub.w	sl, sl, #2
 8011190:	fa5f fa8a 	uxtb.w	sl, sl
 8011194:	3901      	subs	r1, #1
 8011196:	4652      	mov	r2, sl
 8011198:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 801119c:	9109      	str	r1, [sp, #36]	@ 0x24
 801119e:	f7ff ff26 	bl	8010fee <__exponent>
 80111a2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80111a4:	1813      	adds	r3, r2, r0
 80111a6:	2a01      	cmp	r2, #1
 80111a8:	4681      	mov	r9, r0
 80111aa:	6123      	str	r3, [r4, #16]
 80111ac:	dc02      	bgt.n	80111b4 <_printf_float+0x150>
 80111ae:	6822      	ldr	r2, [r4, #0]
 80111b0:	07d2      	lsls	r2, r2, #31
 80111b2:	d501      	bpl.n	80111b8 <_printf_float+0x154>
 80111b4:	3301      	adds	r3, #1
 80111b6:	6123      	str	r3, [r4, #16]
 80111b8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80111bc:	2b00      	cmp	r3, #0
 80111be:	d0a2      	beq.n	8011106 <_printf_float+0xa2>
 80111c0:	232d      	movs	r3, #45	@ 0x2d
 80111c2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80111c6:	e79e      	b.n	8011106 <_printf_float+0xa2>
 80111c8:	9a06      	ldr	r2, [sp, #24]
 80111ca:	2a47      	cmp	r2, #71	@ 0x47
 80111cc:	d1c2      	bne.n	8011154 <_printf_float+0xf0>
 80111ce:	2b00      	cmp	r3, #0
 80111d0:	d1c0      	bne.n	8011154 <_printf_float+0xf0>
 80111d2:	2301      	movs	r3, #1
 80111d4:	e7bd      	b.n	8011152 <_printf_float+0xee>
 80111d6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80111da:	d9db      	bls.n	8011194 <_printf_float+0x130>
 80111dc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80111e0:	d118      	bne.n	8011214 <_printf_float+0x1b0>
 80111e2:	2900      	cmp	r1, #0
 80111e4:	6863      	ldr	r3, [r4, #4]
 80111e6:	dd0b      	ble.n	8011200 <_printf_float+0x19c>
 80111e8:	6121      	str	r1, [r4, #16]
 80111ea:	b913      	cbnz	r3, 80111f2 <_printf_float+0x18e>
 80111ec:	6822      	ldr	r2, [r4, #0]
 80111ee:	07d0      	lsls	r0, r2, #31
 80111f0:	d502      	bpl.n	80111f8 <_printf_float+0x194>
 80111f2:	3301      	adds	r3, #1
 80111f4:	440b      	add	r3, r1
 80111f6:	6123      	str	r3, [r4, #16]
 80111f8:	65a1      	str	r1, [r4, #88]	@ 0x58
 80111fa:	f04f 0900 	mov.w	r9, #0
 80111fe:	e7db      	b.n	80111b8 <_printf_float+0x154>
 8011200:	b913      	cbnz	r3, 8011208 <_printf_float+0x1a4>
 8011202:	6822      	ldr	r2, [r4, #0]
 8011204:	07d2      	lsls	r2, r2, #31
 8011206:	d501      	bpl.n	801120c <_printf_float+0x1a8>
 8011208:	3302      	adds	r3, #2
 801120a:	e7f4      	b.n	80111f6 <_printf_float+0x192>
 801120c:	2301      	movs	r3, #1
 801120e:	e7f2      	b.n	80111f6 <_printf_float+0x192>
 8011210:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8011214:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011216:	4299      	cmp	r1, r3
 8011218:	db05      	blt.n	8011226 <_printf_float+0x1c2>
 801121a:	6823      	ldr	r3, [r4, #0]
 801121c:	6121      	str	r1, [r4, #16]
 801121e:	07d8      	lsls	r0, r3, #31
 8011220:	d5ea      	bpl.n	80111f8 <_printf_float+0x194>
 8011222:	1c4b      	adds	r3, r1, #1
 8011224:	e7e7      	b.n	80111f6 <_printf_float+0x192>
 8011226:	2900      	cmp	r1, #0
 8011228:	bfd4      	ite	le
 801122a:	f1c1 0202 	rsble	r2, r1, #2
 801122e:	2201      	movgt	r2, #1
 8011230:	4413      	add	r3, r2
 8011232:	e7e0      	b.n	80111f6 <_printf_float+0x192>
 8011234:	6823      	ldr	r3, [r4, #0]
 8011236:	055a      	lsls	r2, r3, #21
 8011238:	d407      	bmi.n	801124a <_printf_float+0x1e6>
 801123a:	6923      	ldr	r3, [r4, #16]
 801123c:	4642      	mov	r2, r8
 801123e:	4631      	mov	r1, r6
 8011240:	4628      	mov	r0, r5
 8011242:	47b8      	blx	r7
 8011244:	3001      	adds	r0, #1
 8011246:	d12b      	bne.n	80112a0 <_printf_float+0x23c>
 8011248:	e767      	b.n	801111a <_printf_float+0xb6>
 801124a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801124e:	f240 80dd 	bls.w	801140c <_printf_float+0x3a8>
 8011252:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8011256:	2200      	movs	r2, #0
 8011258:	2300      	movs	r3, #0
 801125a:	f7ef fc5d 	bl	8000b18 <__aeabi_dcmpeq>
 801125e:	2800      	cmp	r0, #0
 8011260:	d033      	beq.n	80112ca <_printf_float+0x266>
 8011262:	4a37      	ldr	r2, [pc, #220]	@ (8011340 <_printf_float+0x2dc>)
 8011264:	2301      	movs	r3, #1
 8011266:	4631      	mov	r1, r6
 8011268:	4628      	mov	r0, r5
 801126a:	47b8      	blx	r7
 801126c:	3001      	adds	r0, #1
 801126e:	f43f af54 	beq.w	801111a <_printf_float+0xb6>
 8011272:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8011276:	4543      	cmp	r3, r8
 8011278:	db02      	blt.n	8011280 <_printf_float+0x21c>
 801127a:	6823      	ldr	r3, [r4, #0]
 801127c:	07d8      	lsls	r0, r3, #31
 801127e:	d50f      	bpl.n	80112a0 <_printf_float+0x23c>
 8011280:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011284:	4631      	mov	r1, r6
 8011286:	4628      	mov	r0, r5
 8011288:	47b8      	blx	r7
 801128a:	3001      	adds	r0, #1
 801128c:	f43f af45 	beq.w	801111a <_printf_float+0xb6>
 8011290:	f04f 0900 	mov.w	r9, #0
 8011294:	f108 38ff 	add.w	r8, r8, #4294967295
 8011298:	f104 0a1a 	add.w	sl, r4, #26
 801129c:	45c8      	cmp	r8, r9
 801129e:	dc09      	bgt.n	80112b4 <_printf_float+0x250>
 80112a0:	6823      	ldr	r3, [r4, #0]
 80112a2:	079b      	lsls	r3, r3, #30
 80112a4:	f100 8103 	bmi.w	80114ae <_printf_float+0x44a>
 80112a8:	68e0      	ldr	r0, [r4, #12]
 80112aa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80112ac:	4298      	cmp	r0, r3
 80112ae:	bfb8      	it	lt
 80112b0:	4618      	movlt	r0, r3
 80112b2:	e734      	b.n	801111e <_printf_float+0xba>
 80112b4:	2301      	movs	r3, #1
 80112b6:	4652      	mov	r2, sl
 80112b8:	4631      	mov	r1, r6
 80112ba:	4628      	mov	r0, r5
 80112bc:	47b8      	blx	r7
 80112be:	3001      	adds	r0, #1
 80112c0:	f43f af2b 	beq.w	801111a <_printf_float+0xb6>
 80112c4:	f109 0901 	add.w	r9, r9, #1
 80112c8:	e7e8      	b.n	801129c <_printf_float+0x238>
 80112ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80112cc:	2b00      	cmp	r3, #0
 80112ce:	dc39      	bgt.n	8011344 <_printf_float+0x2e0>
 80112d0:	4a1b      	ldr	r2, [pc, #108]	@ (8011340 <_printf_float+0x2dc>)
 80112d2:	2301      	movs	r3, #1
 80112d4:	4631      	mov	r1, r6
 80112d6:	4628      	mov	r0, r5
 80112d8:	47b8      	blx	r7
 80112da:	3001      	adds	r0, #1
 80112dc:	f43f af1d 	beq.w	801111a <_printf_float+0xb6>
 80112e0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80112e4:	ea59 0303 	orrs.w	r3, r9, r3
 80112e8:	d102      	bne.n	80112f0 <_printf_float+0x28c>
 80112ea:	6823      	ldr	r3, [r4, #0]
 80112ec:	07d9      	lsls	r1, r3, #31
 80112ee:	d5d7      	bpl.n	80112a0 <_printf_float+0x23c>
 80112f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80112f4:	4631      	mov	r1, r6
 80112f6:	4628      	mov	r0, r5
 80112f8:	47b8      	blx	r7
 80112fa:	3001      	adds	r0, #1
 80112fc:	f43f af0d 	beq.w	801111a <_printf_float+0xb6>
 8011300:	f04f 0a00 	mov.w	sl, #0
 8011304:	f104 0b1a 	add.w	fp, r4, #26
 8011308:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801130a:	425b      	negs	r3, r3
 801130c:	4553      	cmp	r3, sl
 801130e:	dc01      	bgt.n	8011314 <_printf_float+0x2b0>
 8011310:	464b      	mov	r3, r9
 8011312:	e793      	b.n	801123c <_printf_float+0x1d8>
 8011314:	2301      	movs	r3, #1
 8011316:	465a      	mov	r2, fp
 8011318:	4631      	mov	r1, r6
 801131a:	4628      	mov	r0, r5
 801131c:	47b8      	blx	r7
 801131e:	3001      	adds	r0, #1
 8011320:	f43f aefb 	beq.w	801111a <_printf_float+0xb6>
 8011324:	f10a 0a01 	add.w	sl, sl, #1
 8011328:	e7ee      	b.n	8011308 <_printf_float+0x2a4>
 801132a:	bf00      	nop
 801132c:	7fefffff 	.word	0x7fefffff
 8011330:	08017118 	.word	0x08017118
 8011334:	0801711c 	.word	0x0801711c
 8011338:	08017120 	.word	0x08017120
 801133c:	08017124 	.word	0x08017124
 8011340:	080174b8 	.word	0x080174b8
 8011344:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8011346:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801134a:	4553      	cmp	r3, sl
 801134c:	bfa8      	it	ge
 801134e:	4653      	movge	r3, sl
 8011350:	2b00      	cmp	r3, #0
 8011352:	4699      	mov	r9, r3
 8011354:	dc36      	bgt.n	80113c4 <_printf_float+0x360>
 8011356:	f04f 0b00 	mov.w	fp, #0
 801135a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801135e:	f104 021a 	add.w	r2, r4, #26
 8011362:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8011364:	9306      	str	r3, [sp, #24]
 8011366:	eba3 0309 	sub.w	r3, r3, r9
 801136a:	455b      	cmp	r3, fp
 801136c:	dc31      	bgt.n	80113d2 <_printf_float+0x36e>
 801136e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011370:	459a      	cmp	sl, r3
 8011372:	dc3a      	bgt.n	80113ea <_printf_float+0x386>
 8011374:	6823      	ldr	r3, [r4, #0]
 8011376:	07da      	lsls	r2, r3, #31
 8011378:	d437      	bmi.n	80113ea <_printf_float+0x386>
 801137a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801137c:	ebaa 0903 	sub.w	r9, sl, r3
 8011380:	9b06      	ldr	r3, [sp, #24]
 8011382:	ebaa 0303 	sub.w	r3, sl, r3
 8011386:	4599      	cmp	r9, r3
 8011388:	bfa8      	it	ge
 801138a:	4699      	movge	r9, r3
 801138c:	f1b9 0f00 	cmp.w	r9, #0
 8011390:	dc33      	bgt.n	80113fa <_printf_float+0x396>
 8011392:	f04f 0800 	mov.w	r8, #0
 8011396:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801139a:	f104 0b1a 	add.w	fp, r4, #26
 801139e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80113a0:	ebaa 0303 	sub.w	r3, sl, r3
 80113a4:	eba3 0309 	sub.w	r3, r3, r9
 80113a8:	4543      	cmp	r3, r8
 80113aa:	f77f af79 	ble.w	80112a0 <_printf_float+0x23c>
 80113ae:	2301      	movs	r3, #1
 80113b0:	465a      	mov	r2, fp
 80113b2:	4631      	mov	r1, r6
 80113b4:	4628      	mov	r0, r5
 80113b6:	47b8      	blx	r7
 80113b8:	3001      	adds	r0, #1
 80113ba:	f43f aeae 	beq.w	801111a <_printf_float+0xb6>
 80113be:	f108 0801 	add.w	r8, r8, #1
 80113c2:	e7ec      	b.n	801139e <_printf_float+0x33a>
 80113c4:	4642      	mov	r2, r8
 80113c6:	4631      	mov	r1, r6
 80113c8:	4628      	mov	r0, r5
 80113ca:	47b8      	blx	r7
 80113cc:	3001      	adds	r0, #1
 80113ce:	d1c2      	bne.n	8011356 <_printf_float+0x2f2>
 80113d0:	e6a3      	b.n	801111a <_printf_float+0xb6>
 80113d2:	2301      	movs	r3, #1
 80113d4:	4631      	mov	r1, r6
 80113d6:	4628      	mov	r0, r5
 80113d8:	9206      	str	r2, [sp, #24]
 80113da:	47b8      	blx	r7
 80113dc:	3001      	adds	r0, #1
 80113de:	f43f ae9c 	beq.w	801111a <_printf_float+0xb6>
 80113e2:	9a06      	ldr	r2, [sp, #24]
 80113e4:	f10b 0b01 	add.w	fp, fp, #1
 80113e8:	e7bb      	b.n	8011362 <_printf_float+0x2fe>
 80113ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80113ee:	4631      	mov	r1, r6
 80113f0:	4628      	mov	r0, r5
 80113f2:	47b8      	blx	r7
 80113f4:	3001      	adds	r0, #1
 80113f6:	d1c0      	bne.n	801137a <_printf_float+0x316>
 80113f8:	e68f      	b.n	801111a <_printf_float+0xb6>
 80113fa:	9a06      	ldr	r2, [sp, #24]
 80113fc:	464b      	mov	r3, r9
 80113fe:	4442      	add	r2, r8
 8011400:	4631      	mov	r1, r6
 8011402:	4628      	mov	r0, r5
 8011404:	47b8      	blx	r7
 8011406:	3001      	adds	r0, #1
 8011408:	d1c3      	bne.n	8011392 <_printf_float+0x32e>
 801140a:	e686      	b.n	801111a <_printf_float+0xb6>
 801140c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8011410:	f1ba 0f01 	cmp.w	sl, #1
 8011414:	dc01      	bgt.n	801141a <_printf_float+0x3b6>
 8011416:	07db      	lsls	r3, r3, #31
 8011418:	d536      	bpl.n	8011488 <_printf_float+0x424>
 801141a:	2301      	movs	r3, #1
 801141c:	4642      	mov	r2, r8
 801141e:	4631      	mov	r1, r6
 8011420:	4628      	mov	r0, r5
 8011422:	47b8      	blx	r7
 8011424:	3001      	adds	r0, #1
 8011426:	f43f ae78 	beq.w	801111a <_printf_float+0xb6>
 801142a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801142e:	4631      	mov	r1, r6
 8011430:	4628      	mov	r0, r5
 8011432:	47b8      	blx	r7
 8011434:	3001      	adds	r0, #1
 8011436:	f43f ae70 	beq.w	801111a <_printf_float+0xb6>
 801143a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801143e:	2200      	movs	r2, #0
 8011440:	2300      	movs	r3, #0
 8011442:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011446:	f7ef fb67 	bl	8000b18 <__aeabi_dcmpeq>
 801144a:	b9c0      	cbnz	r0, 801147e <_printf_float+0x41a>
 801144c:	4653      	mov	r3, sl
 801144e:	f108 0201 	add.w	r2, r8, #1
 8011452:	4631      	mov	r1, r6
 8011454:	4628      	mov	r0, r5
 8011456:	47b8      	blx	r7
 8011458:	3001      	adds	r0, #1
 801145a:	d10c      	bne.n	8011476 <_printf_float+0x412>
 801145c:	e65d      	b.n	801111a <_printf_float+0xb6>
 801145e:	2301      	movs	r3, #1
 8011460:	465a      	mov	r2, fp
 8011462:	4631      	mov	r1, r6
 8011464:	4628      	mov	r0, r5
 8011466:	47b8      	blx	r7
 8011468:	3001      	adds	r0, #1
 801146a:	f43f ae56 	beq.w	801111a <_printf_float+0xb6>
 801146e:	f108 0801 	add.w	r8, r8, #1
 8011472:	45d0      	cmp	r8, sl
 8011474:	dbf3      	blt.n	801145e <_printf_float+0x3fa>
 8011476:	464b      	mov	r3, r9
 8011478:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 801147c:	e6df      	b.n	801123e <_printf_float+0x1da>
 801147e:	f04f 0800 	mov.w	r8, #0
 8011482:	f104 0b1a 	add.w	fp, r4, #26
 8011486:	e7f4      	b.n	8011472 <_printf_float+0x40e>
 8011488:	2301      	movs	r3, #1
 801148a:	4642      	mov	r2, r8
 801148c:	e7e1      	b.n	8011452 <_printf_float+0x3ee>
 801148e:	2301      	movs	r3, #1
 8011490:	464a      	mov	r2, r9
 8011492:	4631      	mov	r1, r6
 8011494:	4628      	mov	r0, r5
 8011496:	47b8      	blx	r7
 8011498:	3001      	adds	r0, #1
 801149a:	f43f ae3e 	beq.w	801111a <_printf_float+0xb6>
 801149e:	f108 0801 	add.w	r8, r8, #1
 80114a2:	68e3      	ldr	r3, [r4, #12]
 80114a4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80114a6:	1a5b      	subs	r3, r3, r1
 80114a8:	4543      	cmp	r3, r8
 80114aa:	dcf0      	bgt.n	801148e <_printf_float+0x42a>
 80114ac:	e6fc      	b.n	80112a8 <_printf_float+0x244>
 80114ae:	f04f 0800 	mov.w	r8, #0
 80114b2:	f104 0919 	add.w	r9, r4, #25
 80114b6:	e7f4      	b.n	80114a2 <_printf_float+0x43e>

080114b8 <_printf_common>:
 80114b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80114bc:	4616      	mov	r6, r2
 80114be:	4698      	mov	r8, r3
 80114c0:	688a      	ldr	r2, [r1, #8]
 80114c2:	690b      	ldr	r3, [r1, #16]
 80114c4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80114c8:	4293      	cmp	r3, r2
 80114ca:	bfb8      	it	lt
 80114cc:	4613      	movlt	r3, r2
 80114ce:	6033      	str	r3, [r6, #0]
 80114d0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80114d4:	4607      	mov	r7, r0
 80114d6:	460c      	mov	r4, r1
 80114d8:	b10a      	cbz	r2, 80114de <_printf_common+0x26>
 80114da:	3301      	adds	r3, #1
 80114dc:	6033      	str	r3, [r6, #0]
 80114de:	6823      	ldr	r3, [r4, #0]
 80114e0:	0699      	lsls	r1, r3, #26
 80114e2:	bf42      	ittt	mi
 80114e4:	6833      	ldrmi	r3, [r6, #0]
 80114e6:	3302      	addmi	r3, #2
 80114e8:	6033      	strmi	r3, [r6, #0]
 80114ea:	6825      	ldr	r5, [r4, #0]
 80114ec:	f015 0506 	ands.w	r5, r5, #6
 80114f0:	d106      	bne.n	8011500 <_printf_common+0x48>
 80114f2:	f104 0a19 	add.w	sl, r4, #25
 80114f6:	68e3      	ldr	r3, [r4, #12]
 80114f8:	6832      	ldr	r2, [r6, #0]
 80114fa:	1a9b      	subs	r3, r3, r2
 80114fc:	42ab      	cmp	r3, r5
 80114fe:	dc26      	bgt.n	801154e <_printf_common+0x96>
 8011500:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8011504:	6822      	ldr	r2, [r4, #0]
 8011506:	3b00      	subs	r3, #0
 8011508:	bf18      	it	ne
 801150a:	2301      	movne	r3, #1
 801150c:	0692      	lsls	r2, r2, #26
 801150e:	d42b      	bmi.n	8011568 <_printf_common+0xb0>
 8011510:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8011514:	4641      	mov	r1, r8
 8011516:	4638      	mov	r0, r7
 8011518:	47c8      	blx	r9
 801151a:	3001      	adds	r0, #1
 801151c:	d01e      	beq.n	801155c <_printf_common+0xa4>
 801151e:	6823      	ldr	r3, [r4, #0]
 8011520:	6922      	ldr	r2, [r4, #16]
 8011522:	f003 0306 	and.w	r3, r3, #6
 8011526:	2b04      	cmp	r3, #4
 8011528:	bf02      	ittt	eq
 801152a:	68e5      	ldreq	r5, [r4, #12]
 801152c:	6833      	ldreq	r3, [r6, #0]
 801152e:	1aed      	subeq	r5, r5, r3
 8011530:	68a3      	ldr	r3, [r4, #8]
 8011532:	bf0c      	ite	eq
 8011534:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011538:	2500      	movne	r5, #0
 801153a:	4293      	cmp	r3, r2
 801153c:	bfc4      	itt	gt
 801153e:	1a9b      	subgt	r3, r3, r2
 8011540:	18ed      	addgt	r5, r5, r3
 8011542:	2600      	movs	r6, #0
 8011544:	341a      	adds	r4, #26
 8011546:	42b5      	cmp	r5, r6
 8011548:	d11a      	bne.n	8011580 <_printf_common+0xc8>
 801154a:	2000      	movs	r0, #0
 801154c:	e008      	b.n	8011560 <_printf_common+0xa8>
 801154e:	2301      	movs	r3, #1
 8011550:	4652      	mov	r2, sl
 8011552:	4641      	mov	r1, r8
 8011554:	4638      	mov	r0, r7
 8011556:	47c8      	blx	r9
 8011558:	3001      	adds	r0, #1
 801155a:	d103      	bne.n	8011564 <_printf_common+0xac>
 801155c:	f04f 30ff 	mov.w	r0, #4294967295
 8011560:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011564:	3501      	adds	r5, #1
 8011566:	e7c6      	b.n	80114f6 <_printf_common+0x3e>
 8011568:	18e1      	adds	r1, r4, r3
 801156a:	1c5a      	adds	r2, r3, #1
 801156c:	2030      	movs	r0, #48	@ 0x30
 801156e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8011572:	4422      	add	r2, r4
 8011574:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8011578:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801157c:	3302      	adds	r3, #2
 801157e:	e7c7      	b.n	8011510 <_printf_common+0x58>
 8011580:	2301      	movs	r3, #1
 8011582:	4622      	mov	r2, r4
 8011584:	4641      	mov	r1, r8
 8011586:	4638      	mov	r0, r7
 8011588:	47c8      	blx	r9
 801158a:	3001      	adds	r0, #1
 801158c:	d0e6      	beq.n	801155c <_printf_common+0xa4>
 801158e:	3601      	adds	r6, #1
 8011590:	e7d9      	b.n	8011546 <_printf_common+0x8e>
	...

08011594 <_printf_i>:
 8011594:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011598:	7e0f      	ldrb	r7, [r1, #24]
 801159a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801159c:	2f78      	cmp	r7, #120	@ 0x78
 801159e:	4691      	mov	r9, r2
 80115a0:	4680      	mov	r8, r0
 80115a2:	460c      	mov	r4, r1
 80115a4:	469a      	mov	sl, r3
 80115a6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80115aa:	d807      	bhi.n	80115bc <_printf_i+0x28>
 80115ac:	2f62      	cmp	r7, #98	@ 0x62
 80115ae:	d80a      	bhi.n	80115c6 <_printf_i+0x32>
 80115b0:	2f00      	cmp	r7, #0
 80115b2:	f000 80d2 	beq.w	801175a <_printf_i+0x1c6>
 80115b6:	2f58      	cmp	r7, #88	@ 0x58
 80115b8:	f000 80b9 	beq.w	801172e <_printf_i+0x19a>
 80115bc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80115c0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80115c4:	e03a      	b.n	801163c <_printf_i+0xa8>
 80115c6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80115ca:	2b15      	cmp	r3, #21
 80115cc:	d8f6      	bhi.n	80115bc <_printf_i+0x28>
 80115ce:	a101      	add	r1, pc, #4	@ (adr r1, 80115d4 <_printf_i+0x40>)
 80115d0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80115d4:	0801162d 	.word	0x0801162d
 80115d8:	08011641 	.word	0x08011641
 80115dc:	080115bd 	.word	0x080115bd
 80115e0:	080115bd 	.word	0x080115bd
 80115e4:	080115bd 	.word	0x080115bd
 80115e8:	080115bd 	.word	0x080115bd
 80115ec:	08011641 	.word	0x08011641
 80115f0:	080115bd 	.word	0x080115bd
 80115f4:	080115bd 	.word	0x080115bd
 80115f8:	080115bd 	.word	0x080115bd
 80115fc:	080115bd 	.word	0x080115bd
 8011600:	08011741 	.word	0x08011741
 8011604:	0801166b 	.word	0x0801166b
 8011608:	080116fb 	.word	0x080116fb
 801160c:	080115bd 	.word	0x080115bd
 8011610:	080115bd 	.word	0x080115bd
 8011614:	08011763 	.word	0x08011763
 8011618:	080115bd 	.word	0x080115bd
 801161c:	0801166b 	.word	0x0801166b
 8011620:	080115bd 	.word	0x080115bd
 8011624:	080115bd 	.word	0x080115bd
 8011628:	08011703 	.word	0x08011703
 801162c:	6833      	ldr	r3, [r6, #0]
 801162e:	1d1a      	adds	r2, r3, #4
 8011630:	681b      	ldr	r3, [r3, #0]
 8011632:	6032      	str	r2, [r6, #0]
 8011634:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011638:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801163c:	2301      	movs	r3, #1
 801163e:	e09d      	b.n	801177c <_printf_i+0x1e8>
 8011640:	6833      	ldr	r3, [r6, #0]
 8011642:	6820      	ldr	r0, [r4, #0]
 8011644:	1d19      	adds	r1, r3, #4
 8011646:	6031      	str	r1, [r6, #0]
 8011648:	0606      	lsls	r6, r0, #24
 801164a:	d501      	bpl.n	8011650 <_printf_i+0xbc>
 801164c:	681d      	ldr	r5, [r3, #0]
 801164e:	e003      	b.n	8011658 <_printf_i+0xc4>
 8011650:	0645      	lsls	r5, r0, #25
 8011652:	d5fb      	bpl.n	801164c <_printf_i+0xb8>
 8011654:	f9b3 5000 	ldrsh.w	r5, [r3]
 8011658:	2d00      	cmp	r5, #0
 801165a:	da03      	bge.n	8011664 <_printf_i+0xd0>
 801165c:	232d      	movs	r3, #45	@ 0x2d
 801165e:	426d      	negs	r5, r5
 8011660:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011664:	4859      	ldr	r0, [pc, #356]	@ (80117cc <_printf_i+0x238>)
 8011666:	230a      	movs	r3, #10
 8011668:	e011      	b.n	801168e <_printf_i+0xfa>
 801166a:	6821      	ldr	r1, [r4, #0]
 801166c:	6833      	ldr	r3, [r6, #0]
 801166e:	0608      	lsls	r0, r1, #24
 8011670:	f853 5b04 	ldr.w	r5, [r3], #4
 8011674:	d402      	bmi.n	801167c <_printf_i+0xe8>
 8011676:	0649      	lsls	r1, r1, #25
 8011678:	bf48      	it	mi
 801167a:	b2ad      	uxthmi	r5, r5
 801167c:	2f6f      	cmp	r7, #111	@ 0x6f
 801167e:	4853      	ldr	r0, [pc, #332]	@ (80117cc <_printf_i+0x238>)
 8011680:	6033      	str	r3, [r6, #0]
 8011682:	bf14      	ite	ne
 8011684:	230a      	movne	r3, #10
 8011686:	2308      	moveq	r3, #8
 8011688:	2100      	movs	r1, #0
 801168a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801168e:	6866      	ldr	r6, [r4, #4]
 8011690:	60a6      	str	r6, [r4, #8]
 8011692:	2e00      	cmp	r6, #0
 8011694:	bfa2      	ittt	ge
 8011696:	6821      	ldrge	r1, [r4, #0]
 8011698:	f021 0104 	bicge.w	r1, r1, #4
 801169c:	6021      	strge	r1, [r4, #0]
 801169e:	b90d      	cbnz	r5, 80116a4 <_printf_i+0x110>
 80116a0:	2e00      	cmp	r6, #0
 80116a2:	d04b      	beq.n	801173c <_printf_i+0x1a8>
 80116a4:	4616      	mov	r6, r2
 80116a6:	fbb5 f1f3 	udiv	r1, r5, r3
 80116aa:	fb03 5711 	mls	r7, r3, r1, r5
 80116ae:	5dc7      	ldrb	r7, [r0, r7]
 80116b0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80116b4:	462f      	mov	r7, r5
 80116b6:	42bb      	cmp	r3, r7
 80116b8:	460d      	mov	r5, r1
 80116ba:	d9f4      	bls.n	80116a6 <_printf_i+0x112>
 80116bc:	2b08      	cmp	r3, #8
 80116be:	d10b      	bne.n	80116d8 <_printf_i+0x144>
 80116c0:	6823      	ldr	r3, [r4, #0]
 80116c2:	07df      	lsls	r7, r3, #31
 80116c4:	d508      	bpl.n	80116d8 <_printf_i+0x144>
 80116c6:	6923      	ldr	r3, [r4, #16]
 80116c8:	6861      	ldr	r1, [r4, #4]
 80116ca:	4299      	cmp	r1, r3
 80116cc:	bfde      	ittt	le
 80116ce:	2330      	movle	r3, #48	@ 0x30
 80116d0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80116d4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80116d8:	1b92      	subs	r2, r2, r6
 80116da:	6122      	str	r2, [r4, #16]
 80116dc:	f8cd a000 	str.w	sl, [sp]
 80116e0:	464b      	mov	r3, r9
 80116e2:	aa03      	add	r2, sp, #12
 80116e4:	4621      	mov	r1, r4
 80116e6:	4640      	mov	r0, r8
 80116e8:	f7ff fee6 	bl	80114b8 <_printf_common>
 80116ec:	3001      	adds	r0, #1
 80116ee:	d14a      	bne.n	8011786 <_printf_i+0x1f2>
 80116f0:	f04f 30ff 	mov.w	r0, #4294967295
 80116f4:	b004      	add	sp, #16
 80116f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80116fa:	6823      	ldr	r3, [r4, #0]
 80116fc:	f043 0320 	orr.w	r3, r3, #32
 8011700:	6023      	str	r3, [r4, #0]
 8011702:	4833      	ldr	r0, [pc, #204]	@ (80117d0 <_printf_i+0x23c>)
 8011704:	2778      	movs	r7, #120	@ 0x78
 8011706:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801170a:	6823      	ldr	r3, [r4, #0]
 801170c:	6831      	ldr	r1, [r6, #0]
 801170e:	061f      	lsls	r7, r3, #24
 8011710:	f851 5b04 	ldr.w	r5, [r1], #4
 8011714:	d402      	bmi.n	801171c <_printf_i+0x188>
 8011716:	065f      	lsls	r7, r3, #25
 8011718:	bf48      	it	mi
 801171a:	b2ad      	uxthmi	r5, r5
 801171c:	6031      	str	r1, [r6, #0]
 801171e:	07d9      	lsls	r1, r3, #31
 8011720:	bf44      	itt	mi
 8011722:	f043 0320 	orrmi.w	r3, r3, #32
 8011726:	6023      	strmi	r3, [r4, #0]
 8011728:	b11d      	cbz	r5, 8011732 <_printf_i+0x19e>
 801172a:	2310      	movs	r3, #16
 801172c:	e7ac      	b.n	8011688 <_printf_i+0xf4>
 801172e:	4827      	ldr	r0, [pc, #156]	@ (80117cc <_printf_i+0x238>)
 8011730:	e7e9      	b.n	8011706 <_printf_i+0x172>
 8011732:	6823      	ldr	r3, [r4, #0]
 8011734:	f023 0320 	bic.w	r3, r3, #32
 8011738:	6023      	str	r3, [r4, #0]
 801173a:	e7f6      	b.n	801172a <_printf_i+0x196>
 801173c:	4616      	mov	r6, r2
 801173e:	e7bd      	b.n	80116bc <_printf_i+0x128>
 8011740:	6833      	ldr	r3, [r6, #0]
 8011742:	6825      	ldr	r5, [r4, #0]
 8011744:	6961      	ldr	r1, [r4, #20]
 8011746:	1d18      	adds	r0, r3, #4
 8011748:	6030      	str	r0, [r6, #0]
 801174a:	062e      	lsls	r6, r5, #24
 801174c:	681b      	ldr	r3, [r3, #0]
 801174e:	d501      	bpl.n	8011754 <_printf_i+0x1c0>
 8011750:	6019      	str	r1, [r3, #0]
 8011752:	e002      	b.n	801175a <_printf_i+0x1c6>
 8011754:	0668      	lsls	r0, r5, #25
 8011756:	d5fb      	bpl.n	8011750 <_printf_i+0x1bc>
 8011758:	8019      	strh	r1, [r3, #0]
 801175a:	2300      	movs	r3, #0
 801175c:	6123      	str	r3, [r4, #16]
 801175e:	4616      	mov	r6, r2
 8011760:	e7bc      	b.n	80116dc <_printf_i+0x148>
 8011762:	6833      	ldr	r3, [r6, #0]
 8011764:	1d1a      	adds	r2, r3, #4
 8011766:	6032      	str	r2, [r6, #0]
 8011768:	681e      	ldr	r6, [r3, #0]
 801176a:	6862      	ldr	r2, [r4, #4]
 801176c:	2100      	movs	r1, #0
 801176e:	4630      	mov	r0, r6
 8011770:	f7ee fd56 	bl	8000220 <memchr>
 8011774:	b108      	cbz	r0, 801177a <_printf_i+0x1e6>
 8011776:	1b80      	subs	r0, r0, r6
 8011778:	6060      	str	r0, [r4, #4]
 801177a:	6863      	ldr	r3, [r4, #4]
 801177c:	6123      	str	r3, [r4, #16]
 801177e:	2300      	movs	r3, #0
 8011780:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011784:	e7aa      	b.n	80116dc <_printf_i+0x148>
 8011786:	6923      	ldr	r3, [r4, #16]
 8011788:	4632      	mov	r2, r6
 801178a:	4649      	mov	r1, r9
 801178c:	4640      	mov	r0, r8
 801178e:	47d0      	blx	sl
 8011790:	3001      	adds	r0, #1
 8011792:	d0ad      	beq.n	80116f0 <_printf_i+0x15c>
 8011794:	6823      	ldr	r3, [r4, #0]
 8011796:	079b      	lsls	r3, r3, #30
 8011798:	d413      	bmi.n	80117c2 <_printf_i+0x22e>
 801179a:	68e0      	ldr	r0, [r4, #12]
 801179c:	9b03      	ldr	r3, [sp, #12]
 801179e:	4298      	cmp	r0, r3
 80117a0:	bfb8      	it	lt
 80117a2:	4618      	movlt	r0, r3
 80117a4:	e7a6      	b.n	80116f4 <_printf_i+0x160>
 80117a6:	2301      	movs	r3, #1
 80117a8:	4632      	mov	r2, r6
 80117aa:	4649      	mov	r1, r9
 80117ac:	4640      	mov	r0, r8
 80117ae:	47d0      	blx	sl
 80117b0:	3001      	adds	r0, #1
 80117b2:	d09d      	beq.n	80116f0 <_printf_i+0x15c>
 80117b4:	3501      	adds	r5, #1
 80117b6:	68e3      	ldr	r3, [r4, #12]
 80117b8:	9903      	ldr	r1, [sp, #12]
 80117ba:	1a5b      	subs	r3, r3, r1
 80117bc:	42ab      	cmp	r3, r5
 80117be:	dcf2      	bgt.n	80117a6 <_printf_i+0x212>
 80117c0:	e7eb      	b.n	801179a <_printf_i+0x206>
 80117c2:	2500      	movs	r5, #0
 80117c4:	f104 0619 	add.w	r6, r4, #25
 80117c8:	e7f5      	b.n	80117b6 <_printf_i+0x222>
 80117ca:	bf00      	nop
 80117cc:	08017128 	.word	0x08017128
 80117d0:	08017139 	.word	0x08017139

080117d4 <_scanf_float>:
 80117d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80117d8:	b087      	sub	sp, #28
 80117da:	4617      	mov	r7, r2
 80117dc:	9303      	str	r3, [sp, #12]
 80117de:	688b      	ldr	r3, [r1, #8]
 80117e0:	1e5a      	subs	r2, r3, #1
 80117e2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80117e6:	bf81      	itttt	hi
 80117e8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80117ec:	eb03 0b05 	addhi.w	fp, r3, r5
 80117f0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80117f4:	608b      	strhi	r3, [r1, #8]
 80117f6:	680b      	ldr	r3, [r1, #0]
 80117f8:	460a      	mov	r2, r1
 80117fa:	f04f 0500 	mov.w	r5, #0
 80117fe:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8011802:	f842 3b1c 	str.w	r3, [r2], #28
 8011806:	e9cd 5504 	strd	r5, r5, [sp, #16]
 801180a:	4680      	mov	r8, r0
 801180c:	460c      	mov	r4, r1
 801180e:	bf98      	it	ls
 8011810:	f04f 0b00 	movls.w	fp, #0
 8011814:	9201      	str	r2, [sp, #4]
 8011816:	4616      	mov	r6, r2
 8011818:	46aa      	mov	sl, r5
 801181a:	46a9      	mov	r9, r5
 801181c:	9502      	str	r5, [sp, #8]
 801181e:	68a2      	ldr	r2, [r4, #8]
 8011820:	b152      	cbz	r2, 8011838 <_scanf_float+0x64>
 8011822:	683b      	ldr	r3, [r7, #0]
 8011824:	781b      	ldrb	r3, [r3, #0]
 8011826:	2b4e      	cmp	r3, #78	@ 0x4e
 8011828:	d864      	bhi.n	80118f4 <_scanf_float+0x120>
 801182a:	2b40      	cmp	r3, #64	@ 0x40
 801182c:	d83c      	bhi.n	80118a8 <_scanf_float+0xd4>
 801182e:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8011832:	b2c8      	uxtb	r0, r1
 8011834:	280e      	cmp	r0, #14
 8011836:	d93a      	bls.n	80118ae <_scanf_float+0xda>
 8011838:	f1b9 0f00 	cmp.w	r9, #0
 801183c:	d003      	beq.n	8011846 <_scanf_float+0x72>
 801183e:	6823      	ldr	r3, [r4, #0]
 8011840:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8011844:	6023      	str	r3, [r4, #0]
 8011846:	f10a 3aff 	add.w	sl, sl, #4294967295
 801184a:	f1ba 0f01 	cmp.w	sl, #1
 801184e:	f200 8117 	bhi.w	8011a80 <_scanf_float+0x2ac>
 8011852:	9b01      	ldr	r3, [sp, #4]
 8011854:	429e      	cmp	r6, r3
 8011856:	f200 8108 	bhi.w	8011a6a <_scanf_float+0x296>
 801185a:	2001      	movs	r0, #1
 801185c:	b007      	add	sp, #28
 801185e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011862:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8011866:	2a0d      	cmp	r2, #13
 8011868:	d8e6      	bhi.n	8011838 <_scanf_float+0x64>
 801186a:	a101      	add	r1, pc, #4	@ (adr r1, 8011870 <_scanf_float+0x9c>)
 801186c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8011870:	080119b7 	.word	0x080119b7
 8011874:	08011839 	.word	0x08011839
 8011878:	08011839 	.word	0x08011839
 801187c:	08011839 	.word	0x08011839
 8011880:	08011a17 	.word	0x08011a17
 8011884:	080119ef 	.word	0x080119ef
 8011888:	08011839 	.word	0x08011839
 801188c:	08011839 	.word	0x08011839
 8011890:	080119c5 	.word	0x080119c5
 8011894:	08011839 	.word	0x08011839
 8011898:	08011839 	.word	0x08011839
 801189c:	08011839 	.word	0x08011839
 80118a0:	08011839 	.word	0x08011839
 80118a4:	0801197d 	.word	0x0801197d
 80118a8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80118ac:	e7db      	b.n	8011866 <_scanf_float+0x92>
 80118ae:	290e      	cmp	r1, #14
 80118b0:	d8c2      	bhi.n	8011838 <_scanf_float+0x64>
 80118b2:	a001      	add	r0, pc, #4	@ (adr r0, 80118b8 <_scanf_float+0xe4>)
 80118b4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80118b8:	0801196d 	.word	0x0801196d
 80118bc:	08011839 	.word	0x08011839
 80118c0:	0801196d 	.word	0x0801196d
 80118c4:	08011a03 	.word	0x08011a03
 80118c8:	08011839 	.word	0x08011839
 80118cc:	08011915 	.word	0x08011915
 80118d0:	08011953 	.word	0x08011953
 80118d4:	08011953 	.word	0x08011953
 80118d8:	08011953 	.word	0x08011953
 80118dc:	08011953 	.word	0x08011953
 80118e0:	08011953 	.word	0x08011953
 80118e4:	08011953 	.word	0x08011953
 80118e8:	08011953 	.word	0x08011953
 80118ec:	08011953 	.word	0x08011953
 80118f0:	08011953 	.word	0x08011953
 80118f4:	2b6e      	cmp	r3, #110	@ 0x6e
 80118f6:	d809      	bhi.n	801190c <_scanf_float+0x138>
 80118f8:	2b60      	cmp	r3, #96	@ 0x60
 80118fa:	d8b2      	bhi.n	8011862 <_scanf_float+0x8e>
 80118fc:	2b54      	cmp	r3, #84	@ 0x54
 80118fe:	d07b      	beq.n	80119f8 <_scanf_float+0x224>
 8011900:	2b59      	cmp	r3, #89	@ 0x59
 8011902:	d199      	bne.n	8011838 <_scanf_float+0x64>
 8011904:	2d07      	cmp	r5, #7
 8011906:	d197      	bne.n	8011838 <_scanf_float+0x64>
 8011908:	2508      	movs	r5, #8
 801190a:	e02c      	b.n	8011966 <_scanf_float+0x192>
 801190c:	2b74      	cmp	r3, #116	@ 0x74
 801190e:	d073      	beq.n	80119f8 <_scanf_float+0x224>
 8011910:	2b79      	cmp	r3, #121	@ 0x79
 8011912:	e7f6      	b.n	8011902 <_scanf_float+0x12e>
 8011914:	6821      	ldr	r1, [r4, #0]
 8011916:	05c8      	lsls	r0, r1, #23
 8011918:	d51b      	bpl.n	8011952 <_scanf_float+0x17e>
 801191a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 801191e:	6021      	str	r1, [r4, #0]
 8011920:	f109 0901 	add.w	r9, r9, #1
 8011924:	f1bb 0f00 	cmp.w	fp, #0
 8011928:	d003      	beq.n	8011932 <_scanf_float+0x15e>
 801192a:	3201      	adds	r2, #1
 801192c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8011930:	60a2      	str	r2, [r4, #8]
 8011932:	68a3      	ldr	r3, [r4, #8]
 8011934:	3b01      	subs	r3, #1
 8011936:	60a3      	str	r3, [r4, #8]
 8011938:	6923      	ldr	r3, [r4, #16]
 801193a:	3301      	adds	r3, #1
 801193c:	6123      	str	r3, [r4, #16]
 801193e:	687b      	ldr	r3, [r7, #4]
 8011940:	3b01      	subs	r3, #1
 8011942:	2b00      	cmp	r3, #0
 8011944:	607b      	str	r3, [r7, #4]
 8011946:	f340 8087 	ble.w	8011a58 <_scanf_float+0x284>
 801194a:	683b      	ldr	r3, [r7, #0]
 801194c:	3301      	adds	r3, #1
 801194e:	603b      	str	r3, [r7, #0]
 8011950:	e765      	b.n	801181e <_scanf_float+0x4a>
 8011952:	eb1a 0105 	adds.w	r1, sl, r5
 8011956:	f47f af6f 	bne.w	8011838 <_scanf_float+0x64>
 801195a:	6822      	ldr	r2, [r4, #0]
 801195c:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8011960:	6022      	str	r2, [r4, #0]
 8011962:	460d      	mov	r5, r1
 8011964:	468a      	mov	sl, r1
 8011966:	f806 3b01 	strb.w	r3, [r6], #1
 801196a:	e7e2      	b.n	8011932 <_scanf_float+0x15e>
 801196c:	6822      	ldr	r2, [r4, #0]
 801196e:	0610      	lsls	r0, r2, #24
 8011970:	f57f af62 	bpl.w	8011838 <_scanf_float+0x64>
 8011974:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8011978:	6022      	str	r2, [r4, #0]
 801197a:	e7f4      	b.n	8011966 <_scanf_float+0x192>
 801197c:	f1ba 0f00 	cmp.w	sl, #0
 8011980:	d10e      	bne.n	80119a0 <_scanf_float+0x1cc>
 8011982:	f1b9 0f00 	cmp.w	r9, #0
 8011986:	d10e      	bne.n	80119a6 <_scanf_float+0x1d2>
 8011988:	6822      	ldr	r2, [r4, #0]
 801198a:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 801198e:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8011992:	d108      	bne.n	80119a6 <_scanf_float+0x1d2>
 8011994:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8011998:	6022      	str	r2, [r4, #0]
 801199a:	f04f 0a01 	mov.w	sl, #1
 801199e:	e7e2      	b.n	8011966 <_scanf_float+0x192>
 80119a0:	f1ba 0f02 	cmp.w	sl, #2
 80119a4:	d055      	beq.n	8011a52 <_scanf_float+0x27e>
 80119a6:	2d01      	cmp	r5, #1
 80119a8:	d002      	beq.n	80119b0 <_scanf_float+0x1dc>
 80119aa:	2d04      	cmp	r5, #4
 80119ac:	f47f af44 	bne.w	8011838 <_scanf_float+0x64>
 80119b0:	3501      	adds	r5, #1
 80119b2:	b2ed      	uxtb	r5, r5
 80119b4:	e7d7      	b.n	8011966 <_scanf_float+0x192>
 80119b6:	f1ba 0f01 	cmp.w	sl, #1
 80119ba:	f47f af3d 	bne.w	8011838 <_scanf_float+0x64>
 80119be:	f04f 0a02 	mov.w	sl, #2
 80119c2:	e7d0      	b.n	8011966 <_scanf_float+0x192>
 80119c4:	b97d      	cbnz	r5, 80119e6 <_scanf_float+0x212>
 80119c6:	f1b9 0f00 	cmp.w	r9, #0
 80119ca:	f47f af38 	bne.w	801183e <_scanf_float+0x6a>
 80119ce:	6822      	ldr	r2, [r4, #0]
 80119d0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80119d4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80119d8:	f040 8108 	bne.w	8011bec <_scanf_float+0x418>
 80119dc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80119e0:	6022      	str	r2, [r4, #0]
 80119e2:	2501      	movs	r5, #1
 80119e4:	e7bf      	b.n	8011966 <_scanf_float+0x192>
 80119e6:	2d03      	cmp	r5, #3
 80119e8:	d0e2      	beq.n	80119b0 <_scanf_float+0x1dc>
 80119ea:	2d05      	cmp	r5, #5
 80119ec:	e7de      	b.n	80119ac <_scanf_float+0x1d8>
 80119ee:	2d02      	cmp	r5, #2
 80119f0:	f47f af22 	bne.w	8011838 <_scanf_float+0x64>
 80119f4:	2503      	movs	r5, #3
 80119f6:	e7b6      	b.n	8011966 <_scanf_float+0x192>
 80119f8:	2d06      	cmp	r5, #6
 80119fa:	f47f af1d 	bne.w	8011838 <_scanf_float+0x64>
 80119fe:	2507      	movs	r5, #7
 8011a00:	e7b1      	b.n	8011966 <_scanf_float+0x192>
 8011a02:	6822      	ldr	r2, [r4, #0]
 8011a04:	0591      	lsls	r1, r2, #22
 8011a06:	f57f af17 	bpl.w	8011838 <_scanf_float+0x64>
 8011a0a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8011a0e:	6022      	str	r2, [r4, #0]
 8011a10:	f8cd 9008 	str.w	r9, [sp, #8]
 8011a14:	e7a7      	b.n	8011966 <_scanf_float+0x192>
 8011a16:	6822      	ldr	r2, [r4, #0]
 8011a18:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8011a1c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8011a20:	d006      	beq.n	8011a30 <_scanf_float+0x25c>
 8011a22:	0550      	lsls	r0, r2, #21
 8011a24:	f57f af08 	bpl.w	8011838 <_scanf_float+0x64>
 8011a28:	f1b9 0f00 	cmp.w	r9, #0
 8011a2c:	f000 80de 	beq.w	8011bec <_scanf_float+0x418>
 8011a30:	0591      	lsls	r1, r2, #22
 8011a32:	bf58      	it	pl
 8011a34:	9902      	ldrpl	r1, [sp, #8]
 8011a36:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8011a3a:	bf58      	it	pl
 8011a3c:	eba9 0101 	subpl.w	r1, r9, r1
 8011a40:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8011a44:	bf58      	it	pl
 8011a46:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8011a4a:	6022      	str	r2, [r4, #0]
 8011a4c:	f04f 0900 	mov.w	r9, #0
 8011a50:	e789      	b.n	8011966 <_scanf_float+0x192>
 8011a52:	f04f 0a03 	mov.w	sl, #3
 8011a56:	e786      	b.n	8011966 <_scanf_float+0x192>
 8011a58:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8011a5c:	4639      	mov	r1, r7
 8011a5e:	4640      	mov	r0, r8
 8011a60:	4798      	blx	r3
 8011a62:	2800      	cmp	r0, #0
 8011a64:	f43f aedb 	beq.w	801181e <_scanf_float+0x4a>
 8011a68:	e6e6      	b.n	8011838 <_scanf_float+0x64>
 8011a6a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011a6e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8011a72:	463a      	mov	r2, r7
 8011a74:	4640      	mov	r0, r8
 8011a76:	4798      	blx	r3
 8011a78:	6923      	ldr	r3, [r4, #16]
 8011a7a:	3b01      	subs	r3, #1
 8011a7c:	6123      	str	r3, [r4, #16]
 8011a7e:	e6e8      	b.n	8011852 <_scanf_float+0x7e>
 8011a80:	1e6b      	subs	r3, r5, #1
 8011a82:	2b06      	cmp	r3, #6
 8011a84:	d824      	bhi.n	8011ad0 <_scanf_float+0x2fc>
 8011a86:	2d02      	cmp	r5, #2
 8011a88:	d836      	bhi.n	8011af8 <_scanf_float+0x324>
 8011a8a:	9b01      	ldr	r3, [sp, #4]
 8011a8c:	429e      	cmp	r6, r3
 8011a8e:	f67f aee4 	bls.w	801185a <_scanf_float+0x86>
 8011a92:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011a96:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8011a9a:	463a      	mov	r2, r7
 8011a9c:	4640      	mov	r0, r8
 8011a9e:	4798      	blx	r3
 8011aa0:	6923      	ldr	r3, [r4, #16]
 8011aa2:	3b01      	subs	r3, #1
 8011aa4:	6123      	str	r3, [r4, #16]
 8011aa6:	e7f0      	b.n	8011a8a <_scanf_float+0x2b6>
 8011aa8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011aac:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8011ab0:	463a      	mov	r2, r7
 8011ab2:	4640      	mov	r0, r8
 8011ab4:	4798      	blx	r3
 8011ab6:	6923      	ldr	r3, [r4, #16]
 8011ab8:	3b01      	subs	r3, #1
 8011aba:	6123      	str	r3, [r4, #16]
 8011abc:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011ac0:	fa5f fa8a 	uxtb.w	sl, sl
 8011ac4:	f1ba 0f02 	cmp.w	sl, #2
 8011ac8:	d1ee      	bne.n	8011aa8 <_scanf_float+0x2d4>
 8011aca:	3d03      	subs	r5, #3
 8011acc:	b2ed      	uxtb	r5, r5
 8011ace:	1b76      	subs	r6, r6, r5
 8011ad0:	6823      	ldr	r3, [r4, #0]
 8011ad2:	05da      	lsls	r2, r3, #23
 8011ad4:	d530      	bpl.n	8011b38 <_scanf_float+0x364>
 8011ad6:	055b      	lsls	r3, r3, #21
 8011ad8:	d511      	bpl.n	8011afe <_scanf_float+0x32a>
 8011ada:	9b01      	ldr	r3, [sp, #4]
 8011adc:	429e      	cmp	r6, r3
 8011ade:	f67f aebc 	bls.w	801185a <_scanf_float+0x86>
 8011ae2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011ae6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8011aea:	463a      	mov	r2, r7
 8011aec:	4640      	mov	r0, r8
 8011aee:	4798      	blx	r3
 8011af0:	6923      	ldr	r3, [r4, #16]
 8011af2:	3b01      	subs	r3, #1
 8011af4:	6123      	str	r3, [r4, #16]
 8011af6:	e7f0      	b.n	8011ada <_scanf_float+0x306>
 8011af8:	46aa      	mov	sl, r5
 8011afa:	46b3      	mov	fp, r6
 8011afc:	e7de      	b.n	8011abc <_scanf_float+0x2e8>
 8011afe:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8011b02:	6923      	ldr	r3, [r4, #16]
 8011b04:	2965      	cmp	r1, #101	@ 0x65
 8011b06:	f103 33ff 	add.w	r3, r3, #4294967295
 8011b0a:	f106 35ff 	add.w	r5, r6, #4294967295
 8011b0e:	6123      	str	r3, [r4, #16]
 8011b10:	d00c      	beq.n	8011b2c <_scanf_float+0x358>
 8011b12:	2945      	cmp	r1, #69	@ 0x45
 8011b14:	d00a      	beq.n	8011b2c <_scanf_float+0x358>
 8011b16:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011b1a:	463a      	mov	r2, r7
 8011b1c:	4640      	mov	r0, r8
 8011b1e:	4798      	blx	r3
 8011b20:	6923      	ldr	r3, [r4, #16]
 8011b22:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8011b26:	3b01      	subs	r3, #1
 8011b28:	1eb5      	subs	r5, r6, #2
 8011b2a:	6123      	str	r3, [r4, #16]
 8011b2c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011b30:	463a      	mov	r2, r7
 8011b32:	4640      	mov	r0, r8
 8011b34:	4798      	blx	r3
 8011b36:	462e      	mov	r6, r5
 8011b38:	6822      	ldr	r2, [r4, #0]
 8011b3a:	f012 0210 	ands.w	r2, r2, #16
 8011b3e:	d001      	beq.n	8011b44 <_scanf_float+0x370>
 8011b40:	2000      	movs	r0, #0
 8011b42:	e68b      	b.n	801185c <_scanf_float+0x88>
 8011b44:	7032      	strb	r2, [r6, #0]
 8011b46:	6823      	ldr	r3, [r4, #0]
 8011b48:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8011b4c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8011b50:	d11c      	bne.n	8011b8c <_scanf_float+0x3b8>
 8011b52:	9b02      	ldr	r3, [sp, #8]
 8011b54:	454b      	cmp	r3, r9
 8011b56:	eba3 0209 	sub.w	r2, r3, r9
 8011b5a:	d123      	bne.n	8011ba4 <_scanf_float+0x3d0>
 8011b5c:	9901      	ldr	r1, [sp, #4]
 8011b5e:	2200      	movs	r2, #0
 8011b60:	4640      	mov	r0, r8
 8011b62:	f002 fc45 	bl	80143f0 <_strtod_r>
 8011b66:	9b03      	ldr	r3, [sp, #12]
 8011b68:	6821      	ldr	r1, [r4, #0]
 8011b6a:	681b      	ldr	r3, [r3, #0]
 8011b6c:	f011 0f02 	tst.w	r1, #2
 8011b70:	ec57 6b10 	vmov	r6, r7, d0
 8011b74:	f103 0204 	add.w	r2, r3, #4
 8011b78:	d01f      	beq.n	8011bba <_scanf_float+0x3e6>
 8011b7a:	9903      	ldr	r1, [sp, #12]
 8011b7c:	600a      	str	r2, [r1, #0]
 8011b7e:	681b      	ldr	r3, [r3, #0]
 8011b80:	e9c3 6700 	strd	r6, r7, [r3]
 8011b84:	68e3      	ldr	r3, [r4, #12]
 8011b86:	3301      	adds	r3, #1
 8011b88:	60e3      	str	r3, [r4, #12]
 8011b8a:	e7d9      	b.n	8011b40 <_scanf_float+0x36c>
 8011b8c:	9b04      	ldr	r3, [sp, #16]
 8011b8e:	2b00      	cmp	r3, #0
 8011b90:	d0e4      	beq.n	8011b5c <_scanf_float+0x388>
 8011b92:	9905      	ldr	r1, [sp, #20]
 8011b94:	230a      	movs	r3, #10
 8011b96:	3101      	adds	r1, #1
 8011b98:	4640      	mov	r0, r8
 8011b9a:	f002 fca9 	bl	80144f0 <_strtol_r>
 8011b9e:	9b04      	ldr	r3, [sp, #16]
 8011ba0:	9e05      	ldr	r6, [sp, #20]
 8011ba2:	1ac2      	subs	r2, r0, r3
 8011ba4:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8011ba8:	429e      	cmp	r6, r3
 8011baa:	bf28      	it	cs
 8011bac:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8011bb0:	4910      	ldr	r1, [pc, #64]	@ (8011bf4 <_scanf_float+0x420>)
 8011bb2:	4630      	mov	r0, r6
 8011bb4:	f000 f8e4 	bl	8011d80 <siprintf>
 8011bb8:	e7d0      	b.n	8011b5c <_scanf_float+0x388>
 8011bba:	f011 0f04 	tst.w	r1, #4
 8011bbe:	9903      	ldr	r1, [sp, #12]
 8011bc0:	600a      	str	r2, [r1, #0]
 8011bc2:	d1dc      	bne.n	8011b7e <_scanf_float+0x3aa>
 8011bc4:	681d      	ldr	r5, [r3, #0]
 8011bc6:	4632      	mov	r2, r6
 8011bc8:	463b      	mov	r3, r7
 8011bca:	4630      	mov	r0, r6
 8011bcc:	4639      	mov	r1, r7
 8011bce:	f7ee ffd5 	bl	8000b7c <__aeabi_dcmpun>
 8011bd2:	b128      	cbz	r0, 8011be0 <_scanf_float+0x40c>
 8011bd4:	4808      	ldr	r0, [pc, #32]	@ (8011bf8 <_scanf_float+0x424>)
 8011bd6:	f000 fa03 	bl	8011fe0 <nanf>
 8011bda:	ed85 0a00 	vstr	s0, [r5]
 8011bde:	e7d1      	b.n	8011b84 <_scanf_float+0x3b0>
 8011be0:	4630      	mov	r0, r6
 8011be2:	4639      	mov	r1, r7
 8011be4:	f7ef f828 	bl	8000c38 <__aeabi_d2f>
 8011be8:	6028      	str	r0, [r5, #0]
 8011bea:	e7cb      	b.n	8011b84 <_scanf_float+0x3b0>
 8011bec:	f04f 0900 	mov.w	r9, #0
 8011bf0:	e629      	b.n	8011846 <_scanf_float+0x72>
 8011bf2:	bf00      	nop
 8011bf4:	0801714a 	.word	0x0801714a
 8011bf8:	08017500 	.word	0x08017500

08011bfc <std>:
 8011bfc:	2300      	movs	r3, #0
 8011bfe:	b510      	push	{r4, lr}
 8011c00:	4604      	mov	r4, r0
 8011c02:	e9c0 3300 	strd	r3, r3, [r0]
 8011c06:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011c0a:	6083      	str	r3, [r0, #8]
 8011c0c:	8181      	strh	r1, [r0, #12]
 8011c0e:	6643      	str	r3, [r0, #100]	@ 0x64
 8011c10:	81c2      	strh	r2, [r0, #14]
 8011c12:	6183      	str	r3, [r0, #24]
 8011c14:	4619      	mov	r1, r3
 8011c16:	2208      	movs	r2, #8
 8011c18:	305c      	adds	r0, #92	@ 0x5c
 8011c1a:	f000 f940 	bl	8011e9e <memset>
 8011c1e:	4b0d      	ldr	r3, [pc, #52]	@ (8011c54 <std+0x58>)
 8011c20:	6263      	str	r3, [r4, #36]	@ 0x24
 8011c22:	4b0d      	ldr	r3, [pc, #52]	@ (8011c58 <std+0x5c>)
 8011c24:	62a3      	str	r3, [r4, #40]	@ 0x28
 8011c26:	4b0d      	ldr	r3, [pc, #52]	@ (8011c5c <std+0x60>)
 8011c28:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8011c2a:	4b0d      	ldr	r3, [pc, #52]	@ (8011c60 <std+0x64>)
 8011c2c:	6323      	str	r3, [r4, #48]	@ 0x30
 8011c2e:	4b0d      	ldr	r3, [pc, #52]	@ (8011c64 <std+0x68>)
 8011c30:	6224      	str	r4, [r4, #32]
 8011c32:	429c      	cmp	r4, r3
 8011c34:	d006      	beq.n	8011c44 <std+0x48>
 8011c36:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8011c3a:	4294      	cmp	r4, r2
 8011c3c:	d002      	beq.n	8011c44 <std+0x48>
 8011c3e:	33d0      	adds	r3, #208	@ 0xd0
 8011c40:	429c      	cmp	r4, r3
 8011c42:	d105      	bne.n	8011c50 <std+0x54>
 8011c44:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8011c48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011c4c:	f000 b9b6 	b.w	8011fbc <__retarget_lock_init_recursive>
 8011c50:	bd10      	pop	{r4, pc}
 8011c52:	bf00      	nop
 8011c54:	08011e15 	.word	0x08011e15
 8011c58:	08011e3b 	.word	0x08011e3b
 8011c5c:	08011e73 	.word	0x08011e73
 8011c60:	08011e97 	.word	0x08011e97
 8011c64:	200025a4 	.word	0x200025a4

08011c68 <stdio_exit_handler>:
 8011c68:	4a02      	ldr	r2, [pc, #8]	@ (8011c74 <stdio_exit_handler+0xc>)
 8011c6a:	4903      	ldr	r1, [pc, #12]	@ (8011c78 <stdio_exit_handler+0x10>)
 8011c6c:	4803      	ldr	r0, [pc, #12]	@ (8011c7c <stdio_exit_handler+0x14>)
 8011c6e:	f000 b869 	b.w	8011d44 <_fwalk_sglue>
 8011c72:	bf00      	nop
 8011c74:	200001ec 	.word	0x200001ec
 8011c78:	08014ee1 	.word	0x08014ee1
 8011c7c:	200001fc 	.word	0x200001fc

08011c80 <cleanup_stdio>:
 8011c80:	6841      	ldr	r1, [r0, #4]
 8011c82:	4b0c      	ldr	r3, [pc, #48]	@ (8011cb4 <cleanup_stdio+0x34>)
 8011c84:	4299      	cmp	r1, r3
 8011c86:	b510      	push	{r4, lr}
 8011c88:	4604      	mov	r4, r0
 8011c8a:	d001      	beq.n	8011c90 <cleanup_stdio+0x10>
 8011c8c:	f003 f928 	bl	8014ee0 <_fflush_r>
 8011c90:	68a1      	ldr	r1, [r4, #8]
 8011c92:	4b09      	ldr	r3, [pc, #36]	@ (8011cb8 <cleanup_stdio+0x38>)
 8011c94:	4299      	cmp	r1, r3
 8011c96:	d002      	beq.n	8011c9e <cleanup_stdio+0x1e>
 8011c98:	4620      	mov	r0, r4
 8011c9a:	f003 f921 	bl	8014ee0 <_fflush_r>
 8011c9e:	68e1      	ldr	r1, [r4, #12]
 8011ca0:	4b06      	ldr	r3, [pc, #24]	@ (8011cbc <cleanup_stdio+0x3c>)
 8011ca2:	4299      	cmp	r1, r3
 8011ca4:	d004      	beq.n	8011cb0 <cleanup_stdio+0x30>
 8011ca6:	4620      	mov	r0, r4
 8011ca8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011cac:	f003 b918 	b.w	8014ee0 <_fflush_r>
 8011cb0:	bd10      	pop	{r4, pc}
 8011cb2:	bf00      	nop
 8011cb4:	200025a4 	.word	0x200025a4
 8011cb8:	2000260c 	.word	0x2000260c
 8011cbc:	20002674 	.word	0x20002674

08011cc0 <global_stdio_init.part.0>:
 8011cc0:	b510      	push	{r4, lr}
 8011cc2:	4b0b      	ldr	r3, [pc, #44]	@ (8011cf0 <global_stdio_init.part.0+0x30>)
 8011cc4:	4c0b      	ldr	r4, [pc, #44]	@ (8011cf4 <global_stdio_init.part.0+0x34>)
 8011cc6:	4a0c      	ldr	r2, [pc, #48]	@ (8011cf8 <global_stdio_init.part.0+0x38>)
 8011cc8:	601a      	str	r2, [r3, #0]
 8011cca:	4620      	mov	r0, r4
 8011ccc:	2200      	movs	r2, #0
 8011cce:	2104      	movs	r1, #4
 8011cd0:	f7ff ff94 	bl	8011bfc <std>
 8011cd4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8011cd8:	2201      	movs	r2, #1
 8011cda:	2109      	movs	r1, #9
 8011cdc:	f7ff ff8e 	bl	8011bfc <std>
 8011ce0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8011ce4:	2202      	movs	r2, #2
 8011ce6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011cea:	2112      	movs	r1, #18
 8011cec:	f7ff bf86 	b.w	8011bfc <std>
 8011cf0:	200026dc 	.word	0x200026dc
 8011cf4:	200025a4 	.word	0x200025a4
 8011cf8:	08011c69 	.word	0x08011c69

08011cfc <__sfp_lock_acquire>:
 8011cfc:	4801      	ldr	r0, [pc, #4]	@ (8011d04 <__sfp_lock_acquire+0x8>)
 8011cfe:	f000 b95e 	b.w	8011fbe <__retarget_lock_acquire_recursive>
 8011d02:	bf00      	nop
 8011d04:	200026e5 	.word	0x200026e5

08011d08 <__sfp_lock_release>:
 8011d08:	4801      	ldr	r0, [pc, #4]	@ (8011d10 <__sfp_lock_release+0x8>)
 8011d0a:	f000 b959 	b.w	8011fc0 <__retarget_lock_release_recursive>
 8011d0e:	bf00      	nop
 8011d10:	200026e5 	.word	0x200026e5

08011d14 <__sinit>:
 8011d14:	b510      	push	{r4, lr}
 8011d16:	4604      	mov	r4, r0
 8011d18:	f7ff fff0 	bl	8011cfc <__sfp_lock_acquire>
 8011d1c:	6a23      	ldr	r3, [r4, #32]
 8011d1e:	b11b      	cbz	r3, 8011d28 <__sinit+0x14>
 8011d20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011d24:	f7ff bff0 	b.w	8011d08 <__sfp_lock_release>
 8011d28:	4b04      	ldr	r3, [pc, #16]	@ (8011d3c <__sinit+0x28>)
 8011d2a:	6223      	str	r3, [r4, #32]
 8011d2c:	4b04      	ldr	r3, [pc, #16]	@ (8011d40 <__sinit+0x2c>)
 8011d2e:	681b      	ldr	r3, [r3, #0]
 8011d30:	2b00      	cmp	r3, #0
 8011d32:	d1f5      	bne.n	8011d20 <__sinit+0xc>
 8011d34:	f7ff ffc4 	bl	8011cc0 <global_stdio_init.part.0>
 8011d38:	e7f2      	b.n	8011d20 <__sinit+0xc>
 8011d3a:	bf00      	nop
 8011d3c:	08011c81 	.word	0x08011c81
 8011d40:	200026dc 	.word	0x200026dc

08011d44 <_fwalk_sglue>:
 8011d44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011d48:	4607      	mov	r7, r0
 8011d4a:	4688      	mov	r8, r1
 8011d4c:	4614      	mov	r4, r2
 8011d4e:	2600      	movs	r6, #0
 8011d50:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011d54:	f1b9 0901 	subs.w	r9, r9, #1
 8011d58:	d505      	bpl.n	8011d66 <_fwalk_sglue+0x22>
 8011d5a:	6824      	ldr	r4, [r4, #0]
 8011d5c:	2c00      	cmp	r4, #0
 8011d5e:	d1f7      	bne.n	8011d50 <_fwalk_sglue+0xc>
 8011d60:	4630      	mov	r0, r6
 8011d62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011d66:	89ab      	ldrh	r3, [r5, #12]
 8011d68:	2b01      	cmp	r3, #1
 8011d6a:	d907      	bls.n	8011d7c <_fwalk_sglue+0x38>
 8011d6c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011d70:	3301      	adds	r3, #1
 8011d72:	d003      	beq.n	8011d7c <_fwalk_sglue+0x38>
 8011d74:	4629      	mov	r1, r5
 8011d76:	4638      	mov	r0, r7
 8011d78:	47c0      	blx	r8
 8011d7a:	4306      	orrs	r6, r0
 8011d7c:	3568      	adds	r5, #104	@ 0x68
 8011d7e:	e7e9      	b.n	8011d54 <_fwalk_sglue+0x10>

08011d80 <siprintf>:
 8011d80:	b40e      	push	{r1, r2, r3}
 8011d82:	b500      	push	{lr}
 8011d84:	b09c      	sub	sp, #112	@ 0x70
 8011d86:	ab1d      	add	r3, sp, #116	@ 0x74
 8011d88:	9002      	str	r0, [sp, #8]
 8011d8a:	9006      	str	r0, [sp, #24]
 8011d8c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8011d90:	4809      	ldr	r0, [pc, #36]	@ (8011db8 <siprintf+0x38>)
 8011d92:	9107      	str	r1, [sp, #28]
 8011d94:	9104      	str	r1, [sp, #16]
 8011d96:	4909      	ldr	r1, [pc, #36]	@ (8011dbc <siprintf+0x3c>)
 8011d98:	f853 2b04 	ldr.w	r2, [r3], #4
 8011d9c:	9105      	str	r1, [sp, #20]
 8011d9e:	6800      	ldr	r0, [r0, #0]
 8011da0:	9301      	str	r3, [sp, #4]
 8011da2:	a902      	add	r1, sp, #8
 8011da4:	f002 fc02 	bl	80145ac <_svfiprintf_r>
 8011da8:	9b02      	ldr	r3, [sp, #8]
 8011daa:	2200      	movs	r2, #0
 8011dac:	701a      	strb	r2, [r3, #0]
 8011dae:	b01c      	add	sp, #112	@ 0x70
 8011db0:	f85d eb04 	ldr.w	lr, [sp], #4
 8011db4:	b003      	add	sp, #12
 8011db6:	4770      	bx	lr
 8011db8:	200001f8 	.word	0x200001f8
 8011dbc:	ffff0208 	.word	0xffff0208

08011dc0 <siscanf>:
 8011dc0:	b40e      	push	{r1, r2, r3}
 8011dc2:	b530      	push	{r4, r5, lr}
 8011dc4:	b09c      	sub	sp, #112	@ 0x70
 8011dc6:	ac1f      	add	r4, sp, #124	@ 0x7c
 8011dc8:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8011dcc:	f854 5b04 	ldr.w	r5, [r4], #4
 8011dd0:	f8ad 2014 	strh.w	r2, [sp, #20]
 8011dd4:	9002      	str	r0, [sp, #8]
 8011dd6:	9006      	str	r0, [sp, #24]
 8011dd8:	f7ee fa72 	bl	80002c0 <strlen>
 8011ddc:	4b0b      	ldr	r3, [pc, #44]	@ (8011e0c <siscanf+0x4c>)
 8011dde:	9003      	str	r0, [sp, #12]
 8011de0:	9007      	str	r0, [sp, #28]
 8011de2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011de4:	480a      	ldr	r0, [pc, #40]	@ (8011e10 <siscanf+0x50>)
 8011de6:	9401      	str	r4, [sp, #4]
 8011de8:	2300      	movs	r3, #0
 8011dea:	930f      	str	r3, [sp, #60]	@ 0x3c
 8011dec:	9314      	str	r3, [sp, #80]	@ 0x50
 8011dee:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8011df2:	f8ad 3016 	strh.w	r3, [sp, #22]
 8011df6:	462a      	mov	r2, r5
 8011df8:	4623      	mov	r3, r4
 8011dfa:	a902      	add	r1, sp, #8
 8011dfc:	6800      	ldr	r0, [r0, #0]
 8011dfe:	f002 fd29 	bl	8014854 <__ssvfiscanf_r>
 8011e02:	b01c      	add	sp, #112	@ 0x70
 8011e04:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011e08:	b003      	add	sp, #12
 8011e0a:	4770      	bx	lr
 8011e0c:	08011e37 	.word	0x08011e37
 8011e10:	200001f8 	.word	0x200001f8

08011e14 <__sread>:
 8011e14:	b510      	push	{r4, lr}
 8011e16:	460c      	mov	r4, r1
 8011e18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011e1c:	f000 f880 	bl	8011f20 <_read_r>
 8011e20:	2800      	cmp	r0, #0
 8011e22:	bfab      	itete	ge
 8011e24:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8011e26:	89a3      	ldrhlt	r3, [r4, #12]
 8011e28:	181b      	addge	r3, r3, r0
 8011e2a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8011e2e:	bfac      	ite	ge
 8011e30:	6563      	strge	r3, [r4, #84]	@ 0x54
 8011e32:	81a3      	strhlt	r3, [r4, #12]
 8011e34:	bd10      	pop	{r4, pc}

08011e36 <__seofread>:
 8011e36:	2000      	movs	r0, #0
 8011e38:	4770      	bx	lr

08011e3a <__swrite>:
 8011e3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011e3e:	461f      	mov	r7, r3
 8011e40:	898b      	ldrh	r3, [r1, #12]
 8011e42:	05db      	lsls	r3, r3, #23
 8011e44:	4605      	mov	r5, r0
 8011e46:	460c      	mov	r4, r1
 8011e48:	4616      	mov	r6, r2
 8011e4a:	d505      	bpl.n	8011e58 <__swrite+0x1e>
 8011e4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011e50:	2302      	movs	r3, #2
 8011e52:	2200      	movs	r2, #0
 8011e54:	f000 f852 	bl	8011efc <_lseek_r>
 8011e58:	89a3      	ldrh	r3, [r4, #12]
 8011e5a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011e5e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8011e62:	81a3      	strh	r3, [r4, #12]
 8011e64:	4632      	mov	r2, r6
 8011e66:	463b      	mov	r3, r7
 8011e68:	4628      	mov	r0, r5
 8011e6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011e6e:	f000 b869 	b.w	8011f44 <_write_r>

08011e72 <__sseek>:
 8011e72:	b510      	push	{r4, lr}
 8011e74:	460c      	mov	r4, r1
 8011e76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011e7a:	f000 f83f 	bl	8011efc <_lseek_r>
 8011e7e:	1c43      	adds	r3, r0, #1
 8011e80:	89a3      	ldrh	r3, [r4, #12]
 8011e82:	bf15      	itete	ne
 8011e84:	6560      	strne	r0, [r4, #84]	@ 0x54
 8011e86:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8011e8a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8011e8e:	81a3      	strheq	r3, [r4, #12]
 8011e90:	bf18      	it	ne
 8011e92:	81a3      	strhne	r3, [r4, #12]
 8011e94:	bd10      	pop	{r4, pc}

08011e96 <__sclose>:
 8011e96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011e9a:	f000 b81f 	b.w	8011edc <_close_r>

08011e9e <memset>:
 8011e9e:	4402      	add	r2, r0
 8011ea0:	4603      	mov	r3, r0
 8011ea2:	4293      	cmp	r3, r2
 8011ea4:	d100      	bne.n	8011ea8 <memset+0xa>
 8011ea6:	4770      	bx	lr
 8011ea8:	f803 1b01 	strb.w	r1, [r3], #1
 8011eac:	e7f9      	b.n	8011ea2 <memset+0x4>

08011eae <strncmp>:
 8011eae:	b510      	push	{r4, lr}
 8011eb0:	b16a      	cbz	r2, 8011ece <strncmp+0x20>
 8011eb2:	3901      	subs	r1, #1
 8011eb4:	1884      	adds	r4, r0, r2
 8011eb6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011eba:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8011ebe:	429a      	cmp	r2, r3
 8011ec0:	d103      	bne.n	8011eca <strncmp+0x1c>
 8011ec2:	42a0      	cmp	r0, r4
 8011ec4:	d001      	beq.n	8011eca <strncmp+0x1c>
 8011ec6:	2a00      	cmp	r2, #0
 8011ec8:	d1f5      	bne.n	8011eb6 <strncmp+0x8>
 8011eca:	1ad0      	subs	r0, r2, r3
 8011ecc:	bd10      	pop	{r4, pc}
 8011ece:	4610      	mov	r0, r2
 8011ed0:	e7fc      	b.n	8011ecc <strncmp+0x1e>
	...

08011ed4 <_localeconv_r>:
 8011ed4:	4800      	ldr	r0, [pc, #0]	@ (8011ed8 <_localeconv_r+0x4>)
 8011ed6:	4770      	bx	lr
 8011ed8:	20000338 	.word	0x20000338

08011edc <_close_r>:
 8011edc:	b538      	push	{r3, r4, r5, lr}
 8011ede:	4d06      	ldr	r5, [pc, #24]	@ (8011ef8 <_close_r+0x1c>)
 8011ee0:	2300      	movs	r3, #0
 8011ee2:	4604      	mov	r4, r0
 8011ee4:	4608      	mov	r0, r1
 8011ee6:	602b      	str	r3, [r5, #0]
 8011ee8:	f7f2 fb38 	bl	800455c <_close>
 8011eec:	1c43      	adds	r3, r0, #1
 8011eee:	d102      	bne.n	8011ef6 <_close_r+0x1a>
 8011ef0:	682b      	ldr	r3, [r5, #0]
 8011ef2:	b103      	cbz	r3, 8011ef6 <_close_r+0x1a>
 8011ef4:	6023      	str	r3, [r4, #0]
 8011ef6:	bd38      	pop	{r3, r4, r5, pc}
 8011ef8:	200026e0 	.word	0x200026e0

08011efc <_lseek_r>:
 8011efc:	b538      	push	{r3, r4, r5, lr}
 8011efe:	4d07      	ldr	r5, [pc, #28]	@ (8011f1c <_lseek_r+0x20>)
 8011f00:	4604      	mov	r4, r0
 8011f02:	4608      	mov	r0, r1
 8011f04:	4611      	mov	r1, r2
 8011f06:	2200      	movs	r2, #0
 8011f08:	602a      	str	r2, [r5, #0]
 8011f0a:	461a      	mov	r2, r3
 8011f0c:	f7f2 fb4d 	bl	80045aa <_lseek>
 8011f10:	1c43      	adds	r3, r0, #1
 8011f12:	d102      	bne.n	8011f1a <_lseek_r+0x1e>
 8011f14:	682b      	ldr	r3, [r5, #0]
 8011f16:	b103      	cbz	r3, 8011f1a <_lseek_r+0x1e>
 8011f18:	6023      	str	r3, [r4, #0]
 8011f1a:	bd38      	pop	{r3, r4, r5, pc}
 8011f1c:	200026e0 	.word	0x200026e0

08011f20 <_read_r>:
 8011f20:	b538      	push	{r3, r4, r5, lr}
 8011f22:	4d07      	ldr	r5, [pc, #28]	@ (8011f40 <_read_r+0x20>)
 8011f24:	4604      	mov	r4, r0
 8011f26:	4608      	mov	r0, r1
 8011f28:	4611      	mov	r1, r2
 8011f2a:	2200      	movs	r2, #0
 8011f2c:	602a      	str	r2, [r5, #0]
 8011f2e:	461a      	mov	r2, r3
 8011f30:	f7f2 fadb 	bl	80044ea <_read>
 8011f34:	1c43      	adds	r3, r0, #1
 8011f36:	d102      	bne.n	8011f3e <_read_r+0x1e>
 8011f38:	682b      	ldr	r3, [r5, #0]
 8011f3a:	b103      	cbz	r3, 8011f3e <_read_r+0x1e>
 8011f3c:	6023      	str	r3, [r4, #0]
 8011f3e:	bd38      	pop	{r3, r4, r5, pc}
 8011f40:	200026e0 	.word	0x200026e0

08011f44 <_write_r>:
 8011f44:	b538      	push	{r3, r4, r5, lr}
 8011f46:	4d07      	ldr	r5, [pc, #28]	@ (8011f64 <_write_r+0x20>)
 8011f48:	4604      	mov	r4, r0
 8011f4a:	4608      	mov	r0, r1
 8011f4c:	4611      	mov	r1, r2
 8011f4e:	2200      	movs	r2, #0
 8011f50:	602a      	str	r2, [r5, #0]
 8011f52:	461a      	mov	r2, r3
 8011f54:	f7f2 fae6 	bl	8004524 <_write>
 8011f58:	1c43      	adds	r3, r0, #1
 8011f5a:	d102      	bne.n	8011f62 <_write_r+0x1e>
 8011f5c:	682b      	ldr	r3, [r5, #0]
 8011f5e:	b103      	cbz	r3, 8011f62 <_write_r+0x1e>
 8011f60:	6023      	str	r3, [r4, #0]
 8011f62:	bd38      	pop	{r3, r4, r5, pc}
 8011f64:	200026e0 	.word	0x200026e0

08011f68 <__errno>:
 8011f68:	4b01      	ldr	r3, [pc, #4]	@ (8011f70 <__errno+0x8>)
 8011f6a:	6818      	ldr	r0, [r3, #0]
 8011f6c:	4770      	bx	lr
 8011f6e:	bf00      	nop
 8011f70:	200001f8 	.word	0x200001f8

08011f74 <__libc_init_array>:
 8011f74:	b570      	push	{r4, r5, r6, lr}
 8011f76:	4d0d      	ldr	r5, [pc, #52]	@ (8011fac <__libc_init_array+0x38>)
 8011f78:	4c0d      	ldr	r4, [pc, #52]	@ (8011fb0 <__libc_init_array+0x3c>)
 8011f7a:	1b64      	subs	r4, r4, r5
 8011f7c:	10a4      	asrs	r4, r4, #2
 8011f7e:	2600      	movs	r6, #0
 8011f80:	42a6      	cmp	r6, r4
 8011f82:	d109      	bne.n	8011f98 <__libc_init_array+0x24>
 8011f84:	4d0b      	ldr	r5, [pc, #44]	@ (8011fb4 <__libc_init_array+0x40>)
 8011f86:	4c0c      	ldr	r4, [pc, #48]	@ (8011fb8 <__libc_init_array+0x44>)
 8011f88:	f004 fee0 	bl	8016d4c <_init>
 8011f8c:	1b64      	subs	r4, r4, r5
 8011f8e:	10a4      	asrs	r4, r4, #2
 8011f90:	2600      	movs	r6, #0
 8011f92:	42a6      	cmp	r6, r4
 8011f94:	d105      	bne.n	8011fa2 <__libc_init_array+0x2e>
 8011f96:	bd70      	pop	{r4, r5, r6, pc}
 8011f98:	f855 3b04 	ldr.w	r3, [r5], #4
 8011f9c:	4798      	blx	r3
 8011f9e:	3601      	adds	r6, #1
 8011fa0:	e7ee      	b.n	8011f80 <__libc_init_array+0xc>
 8011fa2:	f855 3b04 	ldr.w	r3, [r5], #4
 8011fa6:	4798      	blx	r3
 8011fa8:	3601      	adds	r6, #1
 8011faa:	e7f2      	b.n	8011f92 <__libc_init_array+0x1e>
 8011fac:	080175a0 	.word	0x080175a0
 8011fb0:	080175a0 	.word	0x080175a0
 8011fb4:	080175a0 	.word	0x080175a0
 8011fb8:	080175a4 	.word	0x080175a4

08011fbc <__retarget_lock_init_recursive>:
 8011fbc:	4770      	bx	lr

08011fbe <__retarget_lock_acquire_recursive>:
 8011fbe:	4770      	bx	lr

08011fc0 <__retarget_lock_release_recursive>:
 8011fc0:	4770      	bx	lr

08011fc2 <memcpy>:
 8011fc2:	440a      	add	r2, r1
 8011fc4:	4291      	cmp	r1, r2
 8011fc6:	f100 33ff 	add.w	r3, r0, #4294967295
 8011fca:	d100      	bne.n	8011fce <memcpy+0xc>
 8011fcc:	4770      	bx	lr
 8011fce:	b510      	push	{r4, lr}
 8011fd0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011fd4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011fd8:	4291      	cmp	r1, r2
 8011fda:	d1f9      	bne.n	8011fd0 <memcpy+0xe>
 8011fdc:	bd10      	pop	{r4, pc}
	...

08011fe0 <nanf>:
 8011fe0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8011fe8 <nanf+0x8>
 8011fe4:	4770      	bx	lr
 8011fe6:	bf00      	nop
 8011fe8:	7fc00000 	.word	0x7fc00000

08011fec <quorem>:
 8011fec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011ff0:	6903      	ldr	r3, [r0, #16]
 8011ff2:	690c      	ldr	r4, [r1, #16]
 8011ff4:	42a3      	cmp	r3, r4
 8011ff6:	4607      	mov	r7, r0
 8011ff8:	db7e      	blt.n	80120f8 <quorem+0x10c>
 8011ffa:	3c01      	subs	r4, #1
 8011ffc:	f101 0814 	add.w	r8, r1, #20
 8012000:	00a3      	lsls	r3, r4, #2
 8012002:	f100 0514 	add.w	r5, r0, #20
 8012006:	9300      	str	r3, [sp, #0]
 8012008:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801200c:	9301      	str	r3, [sp, #4]
 801200e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8012012:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012016:	3301      	adds	r3, #1
 8012018:	429a      	cmp	r2, r3
 801201a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801201e:	fbb2 f6f3 	udiv	r6, r2, r3
 8012022:	d32e      	bcc.n	8012082 <quorem+0x96>
 8012024:	f04f 0a00 	mov.w	sl, #0
 8012028:	46c4      	mov	ip, r8
 801202a:	46ae      	mov	lr, r5
 801202c:	46d3      	mov	fp, sl
 801202e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8012032:	b298      	uxth	r0, r3
 8012034:	fb06 a000 	mla	r0, r6, r0, sl
 8012038:	0c02      	lsrs	r2, r0, #16
 801203a:	0c1b      	lsrs	r3, r3, #16
 801203c:	fb06 2303 	mla	r3, r6, r3, r2
 8012040:	f8de 2000 	ldr.w	r2, [lr]
 8012044:	b280      	uxth	r0, r0
 8012046:	b292      	uxth	r2, r2
 8012048:	1a12      	subs	r2, r2, r0
 801204a:	445a      	add	r2, fp
 801204c:	f8de 0000 	ldr.w	r0, [lr]
 8012050:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012054:	b29b      	uxth	r3, r3
 8012056:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801205a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801205e:	b292      	uxth	r2, r2
 8012060:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8012064:	45e1      	cmp	r9, ip
 8012066:	f84e 2b04 	str.w	r2, [lr], #4
 801206a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801206e:	d2de      	bcs.n	801202e <quorem+0x42>
 8012070:	9b00      	ldr	r3, [sp, #0]
 8012072:	58eb      	ldr	r3, [r5, r3]
 8012074:	b92b      	cbnz	r3, 8012082 <quorem+0x96>
 8012076:	9b01      	ldr	r3, [sp, #4]
 8012078:	3b04      	subs	r3, #4
 801207a:	429d      	cmp	r5, r3
 801207c:	461a      	mov	r2, r3
 801207e:	d32f      	bcc.n	80120e0 <quorem+0xf4>
 8012080:	613c      	str	r4, [r7, #16]
 8012082:	4638      	mov	r0, r7
 8012084:	f001 f9c4 	bl	8013410 <__mcmp>
 8012088:	2800      	cmp	r0, #0
 801208a:	db25      	blt.n	80120d8 <quorem+0xec>
 801208c:	4629      	mov	r1, r5
 801208e:	2000      	movs	r0, #0
 8012090:	f858 2b04 	ldr.w	r2, [r8], #4
 8012094:	f8d1 c000 	ldr.w	ip, [r1]
 8012098:	fa1f fe82 	uxth.w	lr, r2
 801209c:	fa1f f38c 	uxth.w	r3, ip
 80120a0:	eba3 030e 	sub.w	r3, r3, lr
 80120a4:	4403      	add	r3, r0
 80120a6:	0c12      	lsrs	r2, r2, #16
 80120a8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80120ac:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80120b0:	b29b      	uxth	r3, r3
 80120b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80120b6:	45c1      	cmp	r9, r8
 80120b8:	f841 3b04 	str.w	r3, [r1], #4
 80120bc:	ea4f 4022 	mov.w	r0, r2, asr #16
 80120c0:	d2e6      	bcs.n	8012090 <quorem+0xa4>
 80120c2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80120c6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80120ca:	b922      	cbnz	r2, 80120d6 <quorem+0xea>
 80120cc:	3b04      	subs	r3, #4
 80120ce:	429d      	cmp	r5, r3
 80120d0:	461a      	mov	r2, r3
 80120d2:	d30b      	bcc.n	80120ec <quorem+0x100>
 80120d4:	613c      	str	r4, [r7, #16]
 80120d6:	3601      	adds	r6, #1
 80120d8:	4630      	mov	r0, r6
 80120da:	b003      	add	sp, #12
 80120dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80120e0:	6812      	ldr	r2, [r2, #0]
 80120e2:	3b04      	subs	r3, #4
 80120e4:	2a00      	cmp	r2, #0
 80120e6:	d1cb      	bne.n	8012080 <quorem+0x94>
 80120e8:	3c01      	subs	r4, #1
 80120ea:	e7c6      	b.n	801207a <quorem+0x8e>
 80120ec:	6812      	ldr	r2, [r2, #0]
 80120ee:	3b04      	subs	r3, #4
 80120f0:	2a00      	cmp	r2, #0
 80120f2:	d1ef      	bne.n	80120d4 <quorem+0xe8>
 80120f4:	3c01      	subs	r4, #1
 80120f6:	e7ea      	b.n	80120ce <quorem+0xe2>
 80120f8:	2000      	movs	r0, #0
 80120fa:	e7ee      	b.n	80120da <quorem+0xee>
 80120fc:	0000      	movs	r0, r0
	...

08012100 <_dtoa_r>:
 8012100:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012104:	69c7      	ldr	r7, [r0, #28]
 8012106:	b099      	sub	sp, #100	@ 0x64
 8012108:	ed8d 0b02 	vstr	d0, [sp, #8]
 801210c:	ec55 4b10 	vmov	r4, r5, d0
 8012110:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8012112:	9109      	str	r1, [sp, #36]	@ 0x24
 8012114:	4683      	mov	fp, r0
 8012116:	920e      	str	r2, [sp, #56]	@ 0x38
 8012118:	9313      	str	r3, [sp, #76]	@ 0x4c
 801211a:	b97f      	cbnz	r7, 801213c <_dtoa_r+0x3c>
 801211c:	2010      	movs	r0, #16
 801211e:	f000 fdfd 	bl	8012d1c <malloc>
 8012122:	4602      	mov	r2, r0
 8012124:	f8cb 001c 	str.w	r0, [fp, #28]
 8012128:	b920      	cbnz	r0, 8012134 <_dtoa_r+0x34>
 801212a:	4ba7      	ldr	r3, [pc, #668]	@ (80123c8 <_dtoa_r+0x2c8>)
 801212c:	21ef      	movs	r1, #239	@ 0xef
 801212e:	48a7      	ldr	r0, [pc, #668]	@ (80123cc <_dtoa_r+0x2cc>)
 8012130:	f002 ffa6 	bl	8015080 <__assert_func>
 8012134:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8012138:	6007      	str	r7, [r0, #0]
 801213a:	60c7      	str	r7, [r0, #12]
 801213c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8012140:	6819      	ldr	r1, [r3, #0]
 8012142:	b159      	cbz	r1, 801215c <_dtoa_r+0x5c>
 8012144:	685a      	ldr	r2, [r3, #4]
 8012146:	604a      	str	r2, [r1, #4]
 8012148:	2301      	movs	r3, #1
 801214a:	4093      	lsls	r3, r2
 801214c:	608b      	str	r3, [r1, #8]
 801214e:	4658      	mov	r0, fp
 8012150:	f000 feda 	bl	8012f08 <_Bfree>
 8012154:	f8db 301c 	ldr.w	r3, [fp, #28]
 8012158:	2200      	movs	r2, #0
 801215a:	601a      	str	r2, [r3, #0]
 801215c:	1e2b      	subs	r3, r5, #0
 801215e:	bfb9      	ittee	lt
 8012160:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8012164:	9303      	strlt	r3, [sp, #12]
 8012166:	2300      	movge	r3, #0
 8012168:	6033      	strge	r3, [r6, #0]
 801216a:	9f03      	ldr	r7, [sp, #12]
 801216c:	4b98      	ldr	r3, [pc, #608]	@ (80123d0 <_dtoa_r+0x2d0>)
 801216e:	bfbc      	itt	lt
 8012170:	2201      	movlt	r2, #1
 8012172:	6032      	strlt	r2, [r6, #0]
 8012174:	43bb      	bics	r3, r7
 8012176:	d112      	bne.n	801219e <_dtoa_r+0x9e>
 8012178:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 801217a:	f242 730f 	movw	r3, #9999	@ 0x270f
 801217e:	6013      	str	r3, [r2, #0]
 8012180:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8012184:	4323      	orrs	r3, r4
 8012186:	f000 854d 	beq.w	8012c24 <_dtoa_r+0xb24>
 801218a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801218c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80123e4 <_dtoa_r+0x2e4>
 8012190:	2b00      	cmp	r3, #0
 8012192:	f000 854f 	beq.w	8012c34 <_dtoa_r+0xb34>
 8012196:	f10a 0303 	add.w	r3, sl, #3
 801219a:	f000 bd49 	b.w	8012c30 <_dtoa_r+0xb30>
 801219e:	ed9d 7b02 	vldr	d7, [sp, #8]
 80121a2:	2200      	movs	r2, #0
 80121a4:	ec51 0b17 	vmov	r0, r1, d7
 80121a8:	2300      	movs	r3, #0
 80121aa:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80121ae:	f7ee fcb3 	bl	8000b18 <__aeabi_dcmpeq>
 80121b2:	4680      	mov	r8, r0
 80121b4:	b158      	cbz	r0, 80121ce <_dtoa_r+0xce>
 80121b6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80121b8:	2301      	movs	r3, #1
 80121ba:	6013      	str	r3, [r2, #0]
 80121bc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80121be:	b113      	cbz	r3, 80121c6 <_dtoa_r+0xc6>
 80121c0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80121c2:	4b84      	ldr	r3, [pc, #528]	@ (80123d4 <_dtoa_r+0x2d4>)
 80121c4:	6013      	str	r3, [r2, #0]
 80121c6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80123e8 <_dtoa_r+0x2e8>
 80121ca:	f000 bd33 	b.w	8012c34 <_dtoa_r+0xb34>
 80121ce:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80121d2:	aa16      	add	r2, sp, #88	@ 0x58
 80121d4:	a917      	add	r1, sp, #92	@ 0x5c
 80121d6:	4658      	mov	r0, fp
 80121d8:	f001 fa3a 	bl	8013650 <__d2b>
 80121dc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80121e0:	4681      	mov	r9, r0
 80121e2:	2e00      	cmp	r6, #0
 80121e4:	d077      	beq.n	80122d6 <_dtoa_r+0x1d6>
 80121e6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80121e8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80121ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80121f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80121f4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80121f8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80121fc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8012200:	4619      	mov	r1, r3
 8012202:	2200      	movs	r2, #0
 8012204:	4b74      	ldr	r3, [pc, #464]	@ (80123d8 <_dtoa_r+0x2d8>)
 8012206:	f7ee f867 	bl	80002d8 <__aeabi_dsub>
 801220a:	a369      	add	r3, pc, #420	@ (adr r3, 80123b0 <_dtoa_r+0x2b0>)
 801220c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012210:	f7ee fa1a 	bl	8000648 <__aeabi_dmul>
 8012214:	a368      	add	r3, pc, #416	@ (adr r3, 80123b8 <_dtoa_r+0x2b8>)
 8012216:	e9d3 2300 	ldrd	r2, r3, [r3]
 801221a:	f7ee f85f 	bl	80002dc <__adddf3>
 801221e:	4604      	mov	r4, r0
 8012220:	4630      	mov	r0, r6
 8012222:	460d      	mov	r5, r1
 8012224:	f7ee f9a6 	bl	8000574 <__aeabi_i2d>
 8012228:	a365      	add	r3, pc, #404	@ (adr r3, 80123c0 <_dtoa_r+0x2c0>)
 801222a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801222e:	f7ee fa0b 	bl	8000648 <__aeabi_dmul>
 8012232:	4602      	mov	r2, r0
 8012234:	460b      	mov	r3, r1
 8012236:	4620      	mov	r0, r4
 8012238:	4629      	mov	r1, r5
 801223a:	f7ee f84f 	bl	80002dc <__adddf3>
 801223e:	4604      	mov	r4, r0
 8012240:	460d      	mov	r5, r1
 8012242:	f7ee fcb1 	bl	8000ba8 <__aeabi_d2iz>
 8012246:	2200      	movs	r2, #0
 8012248:	4607      	mov	r7, r0
 801224a:	2300      	movs	r3, #0
 801224c:	4620      	mov	r0, r4
 801224e:	4629      	mov	r1, r5
 8012250:	f7ee fc6c 	bl	8000b2c <__aeabi_dcmplt>
 8012254:	b140      	cbz	r0, 8012268 <_dtoa_r+0x168>
 8012256:	4638      	mov	r0, r7
 8012258:	f7ee f98c 	bl	8000574 <__aeabi_i2d>
 801225c:	4622      	mov	r2, r4
 801225e:	462b      	mov	r3, r5
 8012260:	f7ee fc5a 	bl	8000b18 <__aeabi_dcmpeq>
 8012264:	b900      	cbnz	r0, 8012268 <_dtoa_r+0x168>
 8012266:	3f01      	subs	r7, #1
 8012268:	2f16      	cmp	r7, #22
 801226a:	d851      	bhi.n	8012310 <_dtoa_r+0x210>
 801226c:	4b5b      	ldr	r3, [pc, #364]	@ (80123dc <_dtoa_r+0x2dc>)
 801226e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8012272:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012276:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801227a:	f7ee fc57 	bl	8000b2c <__aeabi_dcmplt>
 801227e:	2800      	cmp	r0, #0
 8012280:	d048      	beq.n	8012314 <_dtoa_r+0x214>
 8012282:	3f01      	subs	r7, #1
 8012284:	2300      	movs	r3, #0
 8012286:	9312      	str	r3, [sp, #72]	@ 0x48
 8012288:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801228a:	1b9b      	subs	r3, r3, r6
 801228c:	1e5a      	subs	r2, r3, #1
 801228e:	bf44      	itt	mi
 8012290:	f1c3 0801 	rsbmi	r8, r3, #1
 8012294:	2300      	movmi	r3, #0
 8012296:	9208      	str	r2, [sp, #32]
 8012298:	bf54      	ite	pl
 801229a:	f04f 0800 	movpl.w	r8, #0
 801229e:	9308      	strmi	r3, [sp, #32]
 80122a0:	2f00      	cmp	r7, #0
 80122a2:	db39      	blt.n	8012318 <_dtoa_r+0x218>
 80122a4:	9b08      	ldr	r3, [sp, #32]
 80122a6:	970f      	str	r7, [sp, #60]	@ 0x3c
 80122a8:	443b      	add	r3, r7
 80122aa:	9308      	str	r3, [sp, #32]
 80122ac:	2300      	movs	r3, #0
 80122ae:	930a      	str	r3, [sp, #40]	@ 0x28
 80122b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80122b2:	2b09      	cmp	r3, #9
 80122b4:	d864      	bhi.n	8012380 <_dtoa_r+0x280>
 80122b6:	2b05      	cmp	r3, #5
 80122b8:	bfc4      	itt	gt
 80122ba:	3b04      	subgt	r3, #4
 80122bc:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80122be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80122c0:	f1a3 0302 	sub.w	r3, r3, #2
 80122c4:	bfcc      	ite	gt
 80122c6:	2400      	movgt	r4, #0
 80122c8:	2401      	movle	r4, #1
 80122ca:	2b03      	cmp	r3, #3
 80122cc:	d863      	bhi.n	8012396 <_dtoa_r+0x296>
 80122ce:	e8df f003 	tbb	[pc, r3]
 80122d2:	372a      	.short	0x372a
 80122d4:	5535      	.short	0x5535
 80122d6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80122da:	441e      	add	r6, r3
 80122dc:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80122e0:	2b20      	cmp	r3, #32
 80122e2:	bfc1      	itttt	gt
 80122e4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80122e8:	409f      	lslgt	r7, r3
 80122ea:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80122ee:	fa24 f303 	lsrgt.w	r3, r4, r3
 80122f2:	bfd6      	itet	le
 80122f4:	f1c3 0320 	rsble	r3, r3, #32
 80122f8:	ea47 0003 	orrgt.w	r0, r7, r3
 80122fc:	fa04 f003 	lslle.w	r0, r4, r3
 8012300:	f7ee f928 	bl	8000554 <__aeabi_ui2d>
 8012304:	2201      	movs	r2, #1
 8012306:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 801230a:	3e01      	subs	r6, #1
 801230c:	9214      	str	r2, [sp, #80]	@ 0x50
 801230e:	e777      	b.n	8012200 <_dtoa_r+0x100>
 8012310:	2301      	movs	r3, #1
 8012312:	e7b8      	b.n	8012286 <_dtoa_r+0x186>
 8012314:	9012      	str	r0, [sp, #72]	@ 0x48
 8012316:	e7b7      	b.n	8012288 <_dtoa_r+0x188>
 8012318:	427b      	negs	r3, r7
 801231a:	930a      	str	r3, [sp, #40]	@ 0x28
 801231c:	2300      	movs	r3, #0
 801231e:	eba8 0807 	sub.w	r8, r8, r7
 8012322:	930f      	str	r3, [sp, #60]	@ 0x3c
 8012324:	e7c4      	b.n	80122b0 <_dtoa_r+0x1b0>
 8012326:	2300      	movs	r3, #0
 8012328:	930b      	str	r3, [sp, #44]	@ 0x2c
 801232a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801232c:	2b00      	cmp	r3, #0
 801232e:	dc35      	bgt.n	801239c <_dtoa_r+0x29c>
 8012330:	2301      	movs	r3, #1
 8012332:	9300      	str	r3, [sp, #0]
 8012334:	9307      	str	r3, [sp, #28]
 8012336:	461a      	mov	r2, r3
 8012338:	920e      	str	r2, [sp, #56]	@ 0x38
 801233a:	e00b      	b.n	8012354 <_dtoa_r+0x254>
 801233c:	2301      	movs	r3, #1
 801233e:	e7f3      	b.n	8012328 <_dtoa_r+0x228>
 8012340:	2300      	movs	r3, #0
 8012342:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012344:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012346:	18fb      	adds	r3, r7, r3
 8012348:	9300      	str	r3, [sp, #0]
 801234a:	3301      	adds	r3, #1
 801234c:	2b01      	cmp	r3, #1
 801234e:	9307      	str	r3, [sp, #28]
 8012350:	bfb8      	it	lt
 8012352:	2301      	movlt	r3, #1
 8012354:	f8db 001c 	ldr.w	r0, [fp, #28]
 8012358:	2100      	movs	r1, #0
 801235a:	2204      	movs	r2, #4
 801235c:	f102 0514 	add.w	r5, r2, #20
 8012360:	429d      	cmp	r5, r3
 8012362:	d91f      	bls.n	80123a4 <_dtoa_r+0x2a4>
 8012364:	6041      	str	r1, [r0, #4]
 8012366:	4658      	mov	r0, fp
 8012368:	f000 fd8e 	bl	8012e88 <_Balloc>
 801236c:	4682      	mov	sl, r0
 801236e:	2800      	cmp	r0, #0
 8012370:	d13c      	bne.n	80123ec <_dtoa_r+0x2ec>
 8012372:	4b1b      	ldr	r3, [pc, #108]	@ (80123e0 <_dtoa_r+0x2e0>)
 8012374:	4602      	mov	r2, r0
 8012376:	f240 11af 	movw	r1, #431	@ 0x1af
 801237a:	e6d8      	b.n	801212e <_dtoa_r+0x2e>
 801237c:	2301      	movs	r3, #1
 801237e:	e7e0      	b.n	8012342 <_dtoa_r+0x242>
 8012380:	2401      	movs	r4, #1
 8012382:	2300      	movs	r3, #0
 8012384:	9309      	str	r3, [sp, #36]	@ 0x24
 8012386:	940b      	str	r4, [sp, #44]	@ 0x2c
 8012388:	f04f 33ff 	mov.w	r3, #4294967295
 801238c:	9300      	str	r3, [sp, #0]
 801238e:	9307      	str	r3, [sp, #28]
 8012390:	2200      	movs	r2, #0
 8012392:	2312      	movs	r3, #18
 8012394:	e7d0      	b.n	8012338 <_dtoa_r+0x238>
 8012396:	2301      	movs	r3, #1
 8012398:	930b      	str	r3, [sp, #44]	@ 0x2c
 801239a:	e7f5      	b.n	8012388 <_dtoa_r+0x288>
 801239c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801239e:	9300      	str	r3, [sp, #0]
 80123a0:	9307      	str	r3, [sp, #28]
 80123a2:	e7d7      	b.n	8012354 <_dtoa_r+0x254>
 80123a4:	3101      	adds	r1, #1
 80123a6:	0052      	lsls	r2, r2, #1
 80123a8:	e7d8      	b.n	801235c <_dtoa_r+0x25c>
 80123aa:	bf00      	nop
 80123ac:	f3af 8000 	nop.w
 80123b0:	636f4361 	.word	0x636f4361
 80123b4:	3fd287a7 	.word	0x3fd287a7
 80123b8:	8b60c8b3 	.word	0x8b60c8b3
 80123bc:	3fc68a28 	.word	0x3fc68a28
 80123c0:	509f79fb 	.word	0x509f79fb
 80123c4:	3fd34413 	.word	0x3fd34413
 80123c8:	0801715c 	.word	0x0801715c
 80123cc:	08017173 	.word	0x08017173
 80123d0:	7ff00000 	.word	0x7ff00000
 80123d4:	080174b9 	.word	0x080174b9
 80123d8:	3ff80000 	.word	0x3ff80000
 80123dc:	08017270 	.word	0x08017270
 80123e0:	080171cb 	.word	0x080171cb
 80123e4:	08017158 	.word	0x08017158
 80123e8:	080174b8 	.word	0x080174b8
 80123ec:	f8db 301c 	ldr.w	r3, [fp, #28]
 80123f0:	6018      	str	r0, [r3, #0]
 80123f2:	9b07      	ldr	r3, [sp, #28]
 80123f4:	2b0e      	cmp	r3, #14
 80123f6:	f200 80a4 	bhi.w	8012542 <_dtoa_r+0x442>
 80123fa:	2c00      	cmp	r4, #0
 80123fc:	f000 80a1 	beq.w	8012542 <_dtoa_r+0x442>
 8012400:	2f00      	cmp	r7, #0
 8012402:	dd33      	ble.n	801246c <_dtoa_r+0x36c>
 8012404:	4bad      	ldr	r3, [pc, #692]	@ (80126bc <_dtoa_r+0x5bc>)
 8012406:	f007 020f 	and.w	r2, r7, #15
 801240a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801240e:	ed93 7b00 	vldr	d7, [r3]
 8012412:	05f8      	lsls	r0, r7, #23
 8012414:	ed8d 7b04 	vstr	d7, [sp, #16]
 8012418:	ea4f 1427 	mov.w	r4, r7, asr #4
 801241c:	d516      	bpl.n	801244c <_dtoa_r+0x34c>
 801241e:	4ba8      	ldr	r3, [pc, #672]	@ (80126c0 <_dtoa_r+0x5c0>)
 8012420:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8012424:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8012428:	f7ee fa38 	bl	800089c <__aeabi_ddiv>
 801242c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012430:	f004 040f 	and.w	r4, r4, #15
 8012434:	2603      	movs	r6, #3
 8012436:	4da2      	ldr	r5, [pc, #648]	@ (80126c0 <_dtoa_r+0x5c0>)
 8012438:	b954      	cbnz	r4, 8012450 <_dtoa_r+0x350>
 801243a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801243e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012442:	f7ee fa2b 	bl	800089c <__aeabi_ddiv>
 8012446:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801244a:	e028      	b.n	801249e <_dtoa_r+0x39e>
 801244c:	2602      	movs	r6, #2
 801244e:	e7f2      	b.n	8012436 <_dtoa_r+0x336>
 8012450:	07e1      	lsls	r1, r4, #31
 8012452:	d508      	bpl.n	8012466 <_dtoa_r+0x366>
 8012454:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012458:	e9d5 2300 	ldrd	r2, r3, [r5]
 801245c:	f7ee f8f4 	bl	8000648 <__aeabi_dmul>
 8012460:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012464:	3601      	adds	r6, #1
 8012466:	1064      	asrs	r4, r4, #1
 8012468:	3508      	adds	r5, #8
 801246a:	e7e5      	b.n	8012438 <_dtoa_r+0x338>
 801246c:	f000 80d2 	beq.w	8012614 <_dtoa_r+0x514>
 8012470:	427c      	negs	r4, r7
 8012472:	4b92      	ldr	r3, [pc, #584]	@ (80126bc <_dtoa_r+0x5bc>)
 8012474:	4d92      	ldr	r5, [pc, #584]	@ (80126c0 <_dtoa_r+0x5c0>)
 8012476:	f004 020f 	and.w	r2, r4, #15
 801247a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801247e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012482:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8012486:	f7ee f8df 	bl	8000648 <__aeabi_dmul>
 801248a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801248e:	1124      	asrs	r4, r4, #4
 8012490:	2300      	movs	r3, #0
 8012492:	2602      	movs	r6, #2
 8012494:	2c00      	cmp	r4, #0
 8012496:	f040 80b2 	bne.w	80125fe <_dtoa_r+0x4fe>
 801249a:	2b00      	cmp	r3, #0
 801249c:	d1d3      	bne.n	8012446 <_dtoa_r+0x346>
 801249e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80124a0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80124a4:	2b00      	cmp	r3, #0
 80124a6:	f000 80b7 	beq.w	8012618 <_dtoa_r+0x518>
 80124aa:	4b86      	ldr	r3, [pc, #536]	@ (80126c4 <_dtoa_r+0x5c4>)
 80124ac:	2200      	movs	r2, #0
 80124ae:	4620      	mov	r0, r4
 80124b0:	4629      	mov	r1, r5
 80124b2:	f7ee fb3b 	bl	8000b2c <__aeabi_dcmplt>
 80124b6:	2800      	cmp	r0, #0
 80124b8:	f000 80ae 	beq.w	8012618 <_dtoa_r+0x518>
 80124bc:	9b07      	ldr	r3, [sp, #28]
 80124be:	2b00      	cmp	r3, #0
 80124c0:	f000 80aa 	beq.w	8012618 <_dtoa_r+0x518>
 80124c4:	9b00      	ldr	r3, [sp, #0]
 80124c6:	2b00      	cmp	r3, #0
 80124c8:	dd37      	ble.n	801253a <_dtoa_r+0x43a>
 80124ca:	1e7b      	subs	r3, r7, #1
 80124cc:	9304      	str	r3, [sp, #16]
 80124ce:	4620      	mov	r0, r4
 80124d0:	4b7d      	ldr	r3, [pc, #500]	@ (80126c8 <_dtoa_r+0x5c8>)
 80124d2:	2200      	movs	r2, #0
 80124d4:	4629      	mov	r1, r5
 80124d6:	f7ee f8b7 	bl	8000648 <__aeabi_dmul>
 80124da:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80124de:	9c00      	ldr	r4, [sp, #0]
 80124e0:	3601      	adds	r6, #1
 80124e2:	4630      	mov	r0, r6
 80124e4:	f7ee f846 	bl	8000574 <__aeabi_i2d>
 80124e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80124ec:	f7ee f8ac 	bl	8000648 <__aeabi_dmul>
 80124f0:	4b76      	ldr	r3, [pc, #472]	@ (80126cc <_dtoa_r+0x5cc>)
 80124f2:	2200      	movs	r2, #0
 80124f4:	f7ed fef2 	bl	80002dc <__adddf3>
 80124f8:	4605      	mov	r5, r0
 80124fa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80124fe:	2c00      	cmp	r4, #0
 8012500:	f040 808d 	bne.w	801261e <_dtoa_r+0x51e>
 8012504:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012508:	4b71      	ldr	r3, [pc, #452]	@ (80126d0 <_dtoa_r+0x5d0>)
 801250a:	2200      	movs	r2, #0
 801250c:	f7ed fee4 	bl	80002d8 <__aeabi_dsub>
 8012510:	4602      	mov	r2, r0
 8012512:	460b      	mov	r3, r1
 8012514:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8012518:	462a      	mov	r2, r5
 801251a:	4633      	mov	r3, r6
 801251c:	f7ee fb24 	bl	8000b68 <__aeabi_dcmpgt>
 8012520:	2800      	cmp	r0, #0
 8012522:	f040 828b 	bne.w	8012a3c <_dtoa_r+0x93c>
 8012526:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801252a:	462a      	mov	r2, r5
 801252c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8012530:	f7ee fafc 	bl	8000b2c <__aeabi_dcmplt>
 8012534:	2800      	cmp	r0, #0
 8012536:	f040 8128 	bne.w	801278a <_dtoa_r+0x68a>
 801253a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 801253e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8012542:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8012544:	2b00      	cmp	r3, #0
 8012546:	f2c0 815a 	blt.w	80127fe <_dtoa_r+0x6fe>
 801254a:	2f0e      	cmp	r7, #14
 801254c:	f300 8157 	bgt.w	80127fe <_dtoa_r+0x6fe>
 8012550:	4b5a      	ldr	r3, [pc, #360]	@ (80126bc <_dtoa_r+0x5bc>)
 8012552:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8012556:	ed93 7b00 	vldr	d7, [r3]
 801255a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801255c:	2b00      	cmp	r3, #0
 801255e:	ed8d 7b00 	vstr	d7, [sp]
 8012562:	da03      	bge.n	801256c <_dtoa_r+0x46c>
 8012564:	9b07      	ldr	r3, [sp, #28]
 8012566:	2b00      	cmp	r3, #0
 8012568:	f340 8101 	ble.w	801276e <_dtoa_r+0x66e>
 801256c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8012570:	4656      	mov	r6, sl
 8012572:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012576:	4620      	mov	r0, r4
 8012578:	4629      	mov	r1, r5
 801257a:	f7ee f98f 	bl	800089c <__aeabi_ddiv>
 801257e:	f7ee fb13 	bl	8000ba8 <__aeabi_d2iz>
 8012582:	4680      	mov	r8, r0
 8012584:	f7ed fff6 	bl	8000574 <__aeabi_i2d>
 8012588:	e9dd 2300 	ldrd	r2, r3, [sp]
 801258c:	f7ee f85c 	bl	8000648 <__aeabi_dmul>
 8012590:	4602      	mov	r2, r0
 8012592:	460b      	mov	r3, r1
 8012594:	4620      	mov	r0, r4
 8012596:	4629      	mov	r1, r5
 8012598:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 801259c:	f7ed fe9c 	bl	80002d8 <__aeabi_dsub>
 80125a0:	f806 4b01 	strb.w	r4, [r6], #1
 80125a4:	9d07      	ldr	r5, [sp, #28]
 80125a6:	eba6 040a 	sub.w	r4, r6, sl
 80125aa:	42a5      	cmp	r5, r4
 80125ac:	4602      	mov	r2, r0
 80125ae:	460b      	mov	r3, r1
 80125b0:	f040 8117 	bne.w	80127e2 <_dtoa_r+0x6e2>
 80125b4:	f7ed fe92 	bl	80002dc <__adddf3>
 80125b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80125bc:	4604      	mov	r4, r0
 80125be:	460d      	mov	r5, r1
 80125c0:	f7ee fad2 	bl	8000b68 <__aeabi_dcmpgt>
 80125c4:	2800      	cmp	r0, #0
 80125c6:	f040 80f9 	bne.w	80127bc <_dtoa_r+0x6bc>
 80125ca:	e9dd 2300 	ldrd	r2, r3, [sp]
 80125ce:	4620      	mov	r0, r4
 80125d0:	4629      	mov	r1, r5
 80125d2:	f7ee faa1 	bl	8000b18 <__aeabi_dcmpeq>
 80125d6:	b118      	cbz	r0, 80125e0 <_dtoa_r+0x4e0>
 80125d8:	f018 0f01 	tst.w	r8, #1
 80125dc:	f040 80ee 	bne.w	80127bc <_dtoa_r+0x6bc>
 80125e0:	4649      	mov	r1, r9
 80125e2:	4658      	mov	r0, fp
 80125e4:	f000 fc90 	bl	8012f08 <_Bfree>
 80125e8:	2300      	movs	r3, #0
 80125ea:	7033      	strb	r3, [r6, #0]
 80125ec:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80125ee:	3701      	adds	r7, #1
 80125f0:	601f      	str	r7, [r3, #0]
 80125f2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80125f4:	2b00      	cmp	r3, #0
 80125f6:	f000 831d 	beq.w	8012c34 <_dtoa_r+0xb34>
 80125fa:	601e      	str	r6, [r3, #0]
 80125fc:	e31a      	b.n	8012c34 <_dtoa_r+0xb34>
 80125fe:	07e2      	lsls	r2, r4, #31
 8012600:	d505      	bpl.n	801260e <_dtoa_r+0x50e>
 8012602:	e9d5 2300 	ldrd	r2, r3, [r5]
 8012606:	f7ee f81f 	bl	8000648 <__aeabi_dmul>
 801260a:	3601      	adds	r6, #1
 801260c:	2301      	movs	r3, #1
 801260e:	1064      	asrs	r4, r4, #1
 8012610:	3508      	adds	r5, #8
 8012612:	e73f      	b.n	8012494 <_dtoa_r+0x394>
 8012614:	2602      	movs	r6, #2
 8012616:	e742      	b.n	801249e <_dtoa_r+0x39e>
 8012618:	9c07      	ldr	r4, [sp, #28]
 801261a:	9704      	str	r7, [sp, #16]
 801261c:	e761      	b.n	80124e2 <_dtoa_r+0x3e2>
 801261e:	4b27      	ldr	r3, [pc, #156]	@ (80126bc <_dtoa_r+0x5bc>)
 8012620:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8012622:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8012626:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801262a:	4454      	add	r4, sl
 801262c:	2900      	cmp	r1, #0
 801262e:	d053      	beq.n	80126d8 <_dtoa_r+0x5d8>
 8012630:	4928      	ldr	r1, [pc, #160]	@ (80126d4 <_dtoa_r+0x5d4>)
 8012632:	2000      	movs	r0, #0
 8012634:	f7ee f932 	bl	800089c <__aeabi_ddiv>
 8012638:	4633      	mov	r3, r6
 801263a:	462a      	mov	r2, r5
 801263c:	f7ed fe4c 	bl	80002d8 <__aeabi_dsub>
 8012640:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8012644:	4656      	mov	r6, sl
 8012646:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801264a:	f7ee faad 	bl	8000ba8 <__aeabi_d2iz>
 801264e:	4605      	mov	r5, r0
 8012650:	f7ed ff90 	bl	8000574 <__aeabi_i2d>
 8012654:	4602      	mov	r2, r0
 8012656:	460b      	mov	r3, r1
 8012658:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801265c:	f7ed fe3c 	bl	80002d8 <__aeabi_dsub>
 8012660:	3530      	adds	r5, #48	@ 0x30
 8012662:	4602      	mov	r2, r0
 8012664:	460b      	mov	r3, r1
 8012666:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801266a:	f806 5b01 	strb.w	r5, [r6], #1
 801266e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8012672:	f7ee fa5b 	bl	8000b2c <__aeabi_dcmplt>
 8012676:	2800      	cmp	r0, #0
 8012678:	d171      	bne.n	801275e <_dtoa_r+0x65e>
 801267a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801267e:	4911      	ldr	r1, [pc, #68]	@ (80126c4 <_dtoa_r+0x5c4>)
 8012680:	2000      	movs	r0, #0
 8012682:	f7ed fe29 	bl	80002d8 <__aeabi_dsub>
 8012686:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801268a:	f7ee fa4f 	bl	8000b2c <__aeabi_dcmplt>
 801268e:	2800      	cmp	r0, #0
 8012690:	f040 8095 	bne.w	80127be <_dtoa_r+0x6be>
 8012694:	42a6      	cmp	r6, r4
 8012696:	f43f af50 	beq.w	801253a <_dtoa_r+0x43a>
 801269a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 801269e:	4b0a      	ldr	r3, [pc, #40]	@ (80126c8 <_dtoa_r+0x5c8>)
 80126a0:	2200      	movs	r2, #0
 80126a2:	f7ed ffd1 	bl	8000648 <__aeabi_dmul>
 80126a6:	4b08      	ldr	r3, [pc, #32]	@ (80126c8 <_dtoa_r+0x5c8>)
 80126a8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80126ac:	2200      	movs	r2, #0
 80126ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80126b2:	f7ed ffc9 	bl	8000648 <__aeabi_dmul>
 80126b6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80126ba:	e7c4      	b.n	8012646 <_dtoa_r+0x546>
 80126bc:	08017270 	.word	0x08017270
 80126c0:	08017248 	.word	0x08017248
 80126c4:	3ff00000 	.word	0x3ff00000
 80126c8:	40240000 	.word	0x40240000
 80126cc:	401c0000 	.word	0x401c0000
 80126d0:	40140000 	.word	0x40140000
 80126d4:	3fe00000 	.word	0x3fe00000
 80126d8:	4631      	mov	r1, r6
 80126da:	4628      	mov	r0, r5
 80126dc:	f7ed ffb4 	bl	8000648 <__aeabi_dmul>
 80126e0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80126e4:	9415      	str	r4, [sp, #84]	@ 0x54
 80126e6:	4656      	mov	r6, sl
 80126e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80126ec:	f7ee fa5c 	bl	8000ba8 <__aeabi_d2iz>
 80126f0:	4605      	mov	r5, r0
 80126f2:	f7ed ff3f 	bl	8000574 <__aeabi_i2d>
 80126f6:	4602      	mov	r2, r0
 80126f8:	460b      	mov	r3, r1
 80126fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80126fe:	f7ed fdeb 	bl	80002d8 <__aeabi_dsub>
 8012702:	3530      	adds	r5, #48	@ 0x30
 8012704:	f806 5b01 	strb.w	r5, [r6], #1
 8012708:	4602      	mov	r2, r0
 801270a:	460b      	mov	r3, r1
 801270c:	42a6      	cmp	r6, r4
 801270e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8012712:	f04f 0200 	mov.w	r2, #0
 8012716:	d124      	bne.n	8012762 <_dtoa_r+0x662>
 8012718:	4bac      	ldr	r3, [pc, #688]	@ (80129cc <_dtoa_r+0x8cc>)
 801271a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 801271e:	f7ed fddd 	bl	80002dc <__adddf3>
 8012722:	4602      	mov	r2, r0
 8012724:	460b      	mov	r3, r1
 8012726:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801272a:	f7ee fa1d 	bl	8000b68 <__aeabi_dcmpgt>
 801272e:	2800      	cmp	r0, #0
 8012730:	d145      	bne.n	80127be <_dtoa_r+0x6be>
 8012732:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8012736:	49a5      	ldr	r1, [pc, #660]	@ (80129cc <_dtoa_r+0x8cc>)
 8012738:	2000      	movs	r0, #0
 801273a:	f7ed fdcd 	bl	80002d8 <__aeabi_dsub>
 801273e:	4602      	mov	r2, r0
 8012740:	460b      	mov	r3, r1
 8012742:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012746:	f7ee f9f1 	bl	8000b2c <__aeabi_dcmplt>
 801274a:	2800      	cmp	r0, #0
 801274c:	f43f aef5 	beq.w	801253a <_dtoa_r+0x43a>
 8012750:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8012752:	1e73      	subs	r3, r6, #1
 8012754:	9315      	str	r3, [sp, #84]	@ 0x54
 8012756:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801275a:	2b30      	cmp	r3, #48	@ 0x30
 801275c:	d0f8      	beq.n	8012750 <_dtoa_r+0x650>
 801275e:	9f04      	ldr	r7, [sp, #16]
 8012760:	e73e      	b.n	80125e0 <_dtoa_r+0x4e0>
 8012762:	4b9b      	ldr	r3, [pc, #620]	@ (80129d0 <_dtoa_r+0x8d0>)
 8012764:	f7ed ff70 	bl	8000648 <__aeabi_dmul>
 8012768:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801276c:	e7bc      	b.n	80126e8 <_dtoa_r+0x5e8>
 801276e:	d10c      	bne.n	801278a <_dtoa_r+0x68a>
 8012770:	4b98      	ldr	r3, [pc, #608]	@ (80129d4 <_dtoa_r+0x8d4>)
 8012772:	2200      	movs	r2, #0
 8012774:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012778:	f7ed ff66 	bl	8000648 <__aeabi_dmul>
 801277c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012780:	f7ee f9e8 	bl	8000b54 <__aeabi_dcmpge>
 8012784:	2800      	cmp	r0, #0
 8012786:	f000 8157 	beq.w	8012a38 <_dtoa_r+0x938>
 801278a:	2400      	movs	r4, #0
 801278c:	4625      	mov	r5, r4
 801278e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012790:	43db      	mvns	r3, r3
 8012792:	9304      	str	r3, [sp, #16]
 8012794:	4656      	mov	r6, sl
 8012796:	2700      	movs	r7, #0
 8012798:	4621      	mov	r1, r4
 801279a:	4658      	mov	r0, fp
 801279c:	f000 fbb4 	bl	8012f08 <_Bfree>
 80127a0:	2d00      	cmp	r5, #0
 80127a2:	d0dc      	beq.n	801275e <_dtoa_r+0x65e>
 80127a4:	b12f      	cbz	r7, 80127b2 <_dtoa_r+0x6b2>
 80127a6:	42af      	cmp	r7, r5
 80127a8:	d003      	beq.n	80127b2 <_dtoa_r+0x6b2>
 80127aa:	4639      	mov	r1, r7
 80127ac:	4658      	mov	r0, fp
 80127ae:	f000 fbab 	bl	8012f08 <_Bfree>
 80127b2:	4629      	mov	r1, r5
 80127b4:	4658      	mov	r0, fp
 80127b6:	f000 fba7 	bl	8012f08 <_Bfree>
 80127ba:	e7d0      	b.n	801275e <_dtoa_r+0x65e>
 80127bc:	9704      	str	r7, [sp, #16]
 80127be:	4633      	mov	r3, r6
 80127c0:	461e      	mov	r6, r3
 80127c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80127c6:	2a39      	cmp	r2, #57	@ 0x39
 80127c8:	d107      	bne.n	80127da <_dtoa_r+0x6da>
 80127ca:	459a      	cmp	sl, r3
 80127cc:	d1f8      	bne.n	80127c0 <_dtoa_r+0x6c0>
 80127ce:	9a04      	ldr	r2, [sp, #16]
 80127d0:	3201      	adds	r2, #1
 80127d2:	9204      	str	r2, [sp, #16]
 80127d4:	2230      	movs	r2, #48	@ 0x30
 80127d6:	f88a 2000 	strb.w	r2, [sl]
 80127da:	781a      	ldrb	r2, [r3, #0]
 80127dc:	3201      	adds	r2, #1
 80127de:	701a      	strb	r2, [r3, #0]
 80127e0:	e7bd      	b.n	801275e <_dtoa_r+0x65e>
 80127e2:	4b7b      	ldr	r3, [pc, #492]	@ (80129d0 <_dtoa_r+0x8d0>)
 80127e4:	2200      	movs	r2, #0
 80127e6:	f7ed ff2f 	bl	8000648 <__aeabi_dmul>
 80127ea:	2200      	movs	r2, #0
 80127ec:	2300      	movs	r3, #0
 80127ee:	4604      	mov	r4, r0
 80127f0:	460d      	mov	r5, r1
 80127f2:	f7ee f991 	bl	8000b18 <__aeabi_dcmpeq>
 80127f6:	2800      	cmp	r0, #0
 80127f8:	f43f aebb 	beq.w	8012572 <_dtoa_r+0x472>
 80127fc:	e6f0      	b.n	80125e0 <_dtoa_r+0x4e0>
 80127fe:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8012800:	2a00      	cmp	r2, #0
 8012802:	f000 80db 	beq.w	80129bc <_dtoa_r+0x8bc>
 8012806:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012808:	2a01      	cmp	r2, #1
 801280a:	f300 80bf 	bgt.w	801298c <_dtoa_r+0x88c>
 801280e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8012810:	2a00      	cmp	r2, #0
 8012812:	f000 80b7 	beq.w	8012984 <_dtoa_r+0x884>
 8012816:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801281a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 801281c:	4646      	mov	r6, r8
 801281e:	9a08      	ldr	r2, [sp, #32]
 8012820:	2101      	movs	r1, #1
 8012822:	441a      	add	r2, r3
 8012824:	4658      	mov	r0, fp
 8012826:	4498      	add	r8, r3
 8012828:	9208      	str	r2, [sp, #32]
 801282a:	f000 fc6b 	bl	8013104 <__i2b>
 801282e:	4605      	mov	r5, r0
 8012830:	b15e      	cbz	r6, 801284a <_dtoa_r+0x74a>
 8012832:	9b08      	ldr	r3, [sp, #32]
 8012834:	2b00      	cmp	r3, #0
 8012836:	dd08      	ble.n	801284a <_dtoa_r+0x74a>
 8012838:	42b3      	cmp	r3, r6
 801283a:	9a08      	ldr	r2, [sp, #32]
 801283c:	bfa8      	it	ge
 801283e:	4633      	movge	r3, r6
 8012840:	eba8 0803 	sub.w	r8, r8, r3
 8012844:	1af6      	subs	r6, r6, r3
 8012846:	1ad3      	subs	r3, r2, r3
 8012848:	9308      	str	r3, [sp, #32]
 801284a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801284c:	b1f3      	cbz	r3, 801288c <_dtoa_r+0x78c>
 801284e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012850:	2b00      	cmp	r3, #0
 8012852:	f000 80b7 	beq.w	80129c4 <_dtoa_r+0x8c4>
 8012856:	b18c      	cbz	r4, 801287c <_dtoa_r+0x77c>
 8012858:	4629      	mov	r1, r5
 801285a:	4622      	mov	r2, r4
 801285c:	4658      	mov	r0, fp
 801285e:	f000 fd11 	bl	8013284 <__pow5mult>
 8012862:	464a      	mov	r2, r9
 8012864:	4601      	mov	r1, r0
 8012866:	4605      	mov	r5, r0
 8012868:	4658      	mov	r0, fp
 801286a:	f000 fc61 	bl	8013130 <__multiply>
 801286e:	4649      	mov	r1, r9
 8012870:	9004      	str	r0, [sp, #16]
 8012872:	4658      	mov	r0, fp
 8012874:	f000 fb48 	bl	8012f08 <_Bfree>
 8012878:	9b04      	ldr	r3, [sp, #16]
 801287a:	4699      	mov	r9, r3
 801287c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801287e:	1b1a      	subs	r2, r3, r4
 8012880:	d004      	beq.n	801288c <_dtoa_r+0x78c>
 8012882:	4649      	mov	r1, r9
 8012884:	4658      	mov	r0, fp
 8012886:	f000 fcfd 	bl	8013284 <__pow5mult>
 801288a:	4681      	mov	r9, r0
 801288c:	2101      	movs	r1, #1
 801288e:	4658      	mov	r0, fp
 8012890:	f000 fc38 	bl	8013104 <__i2b>
 8012894:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012896:	4604      	mov	r4, r0
 8012898:	2b00      	cmp	r3, #0
 801289a:	f000 81cf 	beq.w	8012c3c <_dtoa_r+0xb3c>
 801289e:	461a      	mov	r2, r3
 80128a0:	4601      	mov	r1, r0
 80128a2:	4658      	mov	r0, fp
 80128a4:	f000 fcee 	bl	8013284 <__pow5mult>
 80128a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80128aa:	2b01      	cmp	r3, #1
 80128ac:	4604      	mov	r4, r0
 80128ae:	f300 8095 	bgt.w	80129dc <_dtoa_r+0x8dc>
 80128b2:	9b02      	ldr	r3, [sp, #8]
 80128b4:	2b00      	cmp	r3, #0
 80128b6:	f040 8087 	bne.w	80129c8 <_dtoa_r+0x8c8>
 80128ba:	9b03      	ldr	r3, [sp, #12]
 80128bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80128c0:	2b00      	cmp	r3, #0
 80128c2:	f040 8089 	bne.w	80129d8 <_dtoa_r+0x8d8>
 80128c6:	9b03      	ldr	r3, [sp, #12]
 80128c8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80128cc:	0d1b      	lsrs	r3, r3, #20
 80128ce:	051b      	lsls	r3, r3, #20
 80128d0:	b12b      	cbz	r3, 80128de <_dtoa_r+0x7de>
 80128d2:	9b08      	ldr	r3, [sp, #32]
 80128d4:	3301      	adds	r3, #1
 80128d6:	9308      	str	r3, [sp, #32]
 80128d8:	f108 0801 	add.w	r8, r8, #1
 80128dc:	2301      	movs	r3, #1
 80128de:	930a      	str	r3, [sp, #40]	@ 0x28
 80128e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80128e2:	2b00      	cmp	r3, #0
 80128e4:	f000 81b0 	beq.w	8012c48 <_dtoa_r+0xb48>
 80128e8:	6923      	ldr	r3, [r4, #16]
 80128ea:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80128ee:	6918      	ldr	r0, [r3, #16]
 80128f0:	f000 fbbc 	bl	801306c <__hi0bits>
 80128f4:	f1c0 0020 	rsb	r0, r0, #32
 80128f8:	9b08      	ldr	r3, [sp, #32]
 80128fa:	4418      	add	r0, r3
 80128fc:	f010 001f 	ands.w	r0, r0, #31
 8012900:	d077      	beq.n	80129f2 <_dtoa_r+0x8f2>
 8012902:	f1c0 0320 	rsb	r3, r0, #32
 8012906:	2b04      	cmp	r3, #4
 8012908:	dd6b      	ble.n	80129e2 <_dtoa_r+0x8e2>
 801290a:	9b08      	ldr	r3, [sp, #32]
 801290c:	f1c0 001c 	rsb	r0, r0, #28
 8012910:	4403      	add	r3, r0
 8012912:	4480      	add	r8, r0
 8012914:	4406      	add	r6, r0
 8012916:	9308      	str	r3, [sp, #32]
 8012918:	f1b8 0f00 	cmp.w	r8, #0
 801291c:	dd05      	ble.n	801292a <_dtoa_r+0x82a>
 801291e:	4649      	mov	r1, r9
 8012920:	4642      	mov	r2, r8
 8012922:	4658      	mov	r0, fp
 8012924:	f000 fd08 	bl	8013338 <__lshift>
 8012928:	4681      	mov	r9, r0
 801292a:	9b08      	ldr	r3, [sp, #32]
 801292c:	2b00      	cmp	r3, #0
 801292e:	dd05      	ble.n	801293c <_dtoa_r+0x83c>
 8012930:	4621      	mov	r1, r4
 8012932:	461a      	mov	r2, r3
 8012934:	4658      	mov	r0, fp
 8012936:	f000 fcff 	bl	8013338 <__lshift>
 801293a:	4604      	mov	r4, r0
 801293c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801293e:	2b00      	cmp	r3, #0
 8012940:	d059      	beq.n	80129f6 <_dtoa_r+0x8f6>
 8012942:	4621      	mov	r1, r4
 8012944:	4648      	mov	r0, r9
 8012946:	f000 fd63 	bl	8013410 <__mcmp>
 801294a:	2800      	cmp	r0, #0
 801294c:	da53      	bge.n	80129f6 <_dtoa_r+0x8f6>
 801294e:	1e7b      	subs	r3, r7, #1
 8012950:	9304      	str	r3, [sp, #16]
 8012952:	4649      	mov	r1, r9
 8012954:	2300      	movs	r3, #0
 8012956:	220a      	movs	r2, #10
 8012958:	4658      	mov	r0, fp
 801295a:	f000 faf7 	bl	8012f4c <__multadd>
 801295e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012960:	4681      	mov	r9, r0
 8012962:	2b00      	cmp	r3, #0
 8012964:	f000 8172 	beq.w	8012c4c <_dtoa_r+0xb4c>
 8012968:	2300      	movs	r3, #0
 801296a:	4629      	mov	r1, r5
 801296c:	220a      	movs	r2, #10
 801296e:	4658      	mov	r0, fp
 8012970:	f000 faec 	bl	8012f4c <__multadd>
 8012974:	9b00      	ldr	r3, [sp, #0]
 8012976:	2b00      	cmp	r3, #0
 8012978:	4605      	mov	r5, r0
 801297a:	dc67      	bgt.n	8012a4c <_dtoa_r+0x94c>
 801297c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801297e:	2b02      	cmp	r3, #2
 8012980:	dc41      	bgt.n	8012a06 <_dtoa_r+0x906>
 8012982:	e063      	b.n	8012a4c <_dtoa_r+0x94c>
 8012984:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8012986:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 801298a:	e746      	b.n	801281a <_dtoa_r+0x71a>
 801298c:	9b07      	ldr	r3, [sp, #28]
 801298e:	1e5c      	subs	r4, r3, #1
 8012990:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012992:	42a3      	cmp	r3, r4
 8012994:	bfbf      	itttt	lt
 8012996:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8012998:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 801299a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 801299c:	1ae3      	sublt	r3, r4, r3
 801299e:	bfb4      	ite	lt
 80129a0:	18d2      	addlt	r2, r2, r3
 80129a2:	1b1c      	subge	r4, r3, r4
 80129a4:	9b07      	ldr	r3, [sp, #28]
 80129a6:	bfbc      	itt	lt
 80129a8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80129aa:	2400      	movlt	r4, #0
 80129ac:	2b00      	cmp	r3, #0
 80129ae:	bfb5      	itete	lt
 80129b0:	eba8 0603 	sublt.w	r6, r8, r3
 80129b4:	9b07      	ldrge	r3, [sp, #28]
 80129b6:	2300      	movlt	r3, #0
 80129b8:	4646      	movge	r6, r8
 80129ba:	e730      	b.n	801281e <_dtoa_r+0x71e>
 80129bc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80129be:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80129c0:	4646      	mov	r6, r8
 80129c2:	e735      	b.n	8012830 <_dtoa_r+0x730>
 80129c4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80129c6:	e75c      	b.n	8012882 <_dtoa_r+0x782>
 80129c8:	2300      	movs	r3, #0
 80129ca:	e788      	b.n	80128de <_dtoa_r+0x7de>
 80129cc:	3fe00000 	.word	0x3fe00000
 80129d0:	40240000 	.word	0x40240000
 80129d4:	40140000 	.word	0x40140000
 80129d8:	9b02      	ldr	r3, [sp, #8]
 80129da:	e780      	b.n	80128de <_dtoa_r+0x7de>
 80129dc:	2300      	movs	r3, #0
 80129de:	930a      	str	r3, [sp, #40]	@ 0x28
 80129e0:	e782      	b.n	80128e8 <_dtoa_r+0x7e8>
 80129e2:	d099      	beq.n	8012918 <_dtoa_r+0x818>
 80129e4:	9a08      	ldr	r2, [sp, #32]
 80129e6:	331c      	adds	r3, #28
 80129e8:	441a      	add	r2, r3
 80129ea:	4498      	add	r8, r3
 80129ec:	441e      	add	r6, r3
 80129ee:	9208      	str	r2, [sp, #32]
 80129f0:	e792      	b.n	8012918 <_dtoa_r+0x818>
 80129f2:	4603      	mov	r3, r0
 80129f4:	e7f6      	b.n	80129e4 <_dtoa_r+0x8e4>
 80129f6:	9b07      	ldr	r3, [sp, #28]
 80129f8:	9704      	str	r7, [sp, #16]
 80129fa:	2b00      	cmp	r3, #0
 80129fc:	dc20      	bgt.n	8012a40 <_dtoa_r+0x940>
 80129fe:	9300      	str	r3, [sp, #0]
 8012a00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012a02:	2b02      	cmp	r3, #2
 8012a04:	dd1e      	ble.n	8012a44 <_dtoa_r+0x944>
 8012a06:	9b00      	ldr	r3, [sp, #0]
 8012a08:	2b00      	cmp	r3, #0
 8012a0a:	f47f aec0 	bne.w	801278e <_dtoa_r+0x68e>
 8012a0e:	4621      	mov	r1, r4
 8012a10:	2205      	movs	r2, #5
 8012a12:	4658      	mov	r0, fp
 8012a14:	f000 fa9a 	bl	8012f4c <__multadd>
 8012a18:	4601      	mov	r1, r0
 8012a1a:	4604      	mov	r4, r0
 8012a1c:	4648      	mov	r0, r9
 8012a1e:	f000 fcf7 	bl	8013410 <__mcmp>
 8012a22:	2800      	cmp	r0, #0
 8012a24:	f77f aeb3 	ble.w	801278e <_dtoa_r+0x68e>
 8012a28:	4656      	mov	r6, sl
 8012a2a:	2331      	movs	r3, #49	@ 0x31
 8012a2c:	f806 3b01 	strb.w	r3, [r6], #1
 8012a30:	9b04      	ldr	r3, [sp, #16]
 8012a32:	3301      	adds	r3, #1
 8012a34:	9304      	str	r3, [sp, #16]
 8012a36:	e6ae      	b.n	8012796 <_dtoa_r+0x696>
 8012a38:	9c07      	ldr	r4, [sp, #28]
 8012a3a:	9704      	str	r7, [sp, #16]
 8012a3c:	4625      	mov	r5, r4
 8012a3e:	e7f3      	b.n	8012a28 <_dtoa_r+0x928>
 8012a40:	9b07      	ldr	r3, [sp, #28]
 8012a42:	9300      	str	r3, [sp, #0]
 8012a44:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012a46:	2b00      	cmp	r3, #0
 8012a48:	f000 8104 	beq.w	8012c54 <_dtoa_r+0xb54>
 8012a4c:	2e00      	cmp	r6, #0
 8012a4e:	dd05      	ble.n	8012a5c <_dtoa_r+0x95c>
 8012a50:	4629      	mov	r1, r5
 8012a52:	4632      	mov	r2, r6
 8012a54:	4658      	mov	r0, fp
 8012a56:	f000 fc6f 	bl	8013338 <__lshift>
 8012a5a:	4605      	mov	r5, r0
 8012a5c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012a5e:	2b00      	cmp	r3, #0
 8012a60:	d05a      	beq.n	8012b18 <_dtoa_r+0xa18>
 8012a62:	6869      	ldr	r1, [r5, #4]
 8012a64:	4658      	mov	r0, fp
 8012a66:	f000 fa0f 	bl	8012e88 <_Balloc>
 8012a6a:	4606      	mov	r6, r0
 8012a6c:	b928      	cbnz	r0, 8012a7a <_dtoa_r+0x97a>
 8012a6e:	4b84      	ldr	r3, [pc, #528]	@ (8012c80 <_dtoa_r+0xb80>)
 8012a70:	4602      	mov	r2, r0
 8012a72:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8012a76:	f7ff bb5a 	b.w	801212e <_dtoa_r+0x2e>
 8012a7a:	692a      	ldr	r2, [r5, #16]
 8012a7c:	3202      	adds	r2, #2
 8012a7e:	0092      	lsls	r2, r2, #2
 8012a80:	f105 010c 	add.w	r1, r5, #12
 8012a84:	300c      	adds	r0, #12
 8012a86:	f7ff fa9c 	bl	8011fc2 <memcpy>
 8012a8a:	2201      	movs	r2, #1
 8012a8c:	4631      	mov	r1, r6
 8012a8e:	4658      	mov	r0, fp
 8012a90:	f000 fc52 	bl	8013338 <__lshift>
 8012a94:	f10a 0301 	add.w	r3, sl, #1
 8012a98:	9307      	str	r3, [sp, #28]
 8012a9a:	9b00      	ldr	r3, [sp, #0]
 8012a9c:	4453      	add	r3, sl
 8012a9e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012aa0:	9b02      	ldr	r3, [sp, #8]
 8012aa2:	f003 0301 	and.w	r3, r3, #1
 8012aa6:	462f      	mov	r7, r5
 8012aa8:	930a      	str	r3, [sp, #40]	@ 0x28
 8012aaa:	4605      	mov	r5, r0
 8012aac:	9b07      	ldr	r3, [sp, #28]
 8012aae:	4621      	mov	r1, r4
 8012ab0:	3b01      	subs	r3, #1
 8012ab2:	4648      	mov	r0, r9
 8012ab4:	9300      	str	r3, [sp, #0]
 8012ab6:	f7ff fa99 	bl	8011fec <quorem>
 8012aba:	4639      	mov	r1, r7
 8012abc:	9002      	str	r0, [sp, #8]
 8012abe:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8012ac2:	4648      	mov	r0, r9
 8012ac4:	f000 fca4 	bl	8013410 <__mcmp>
 8012ac8:	462a      	mov	r2, r5
 8012aca:	9008      	str	r0, [sp, #32]
 8012acc:	4621      	mov	r1, r4
 8012ace:	4658      	mov	r0, fp
 8012ad0:	f000 fcba 	bl	8013448 <__mdiff>
 8012ad4:	68c2      	ldr	r2, [r0, #12]
 8012ad6:	4606      	mov	r6, r0
 8012ad8:	bb02      	cbnz	r2, 8012b1c <_dtoa_r+0xa1c>
 8012ada:	4601      	mov	r1, r0
 8012adc:	4648      	mov	r0, r9
 8012ade:	f000 fc97 	bl	8013410 <__mcmp>
 8012ae2:	4602      	mov	r2, r0
 8012ae4:	4631      	mov	r1, r6
 8012ae6:	4658      	mov	r0, fp
 8012ae8:	920e      	str	r2, [sp, #56]	@ 0x38
 8012aea:	f000 fa0d 	bl	8012f08 <_Bfree>
 8012aee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012af0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012af2:	9e07      	ldr	r6, [sp, #28]
 8012af4:	ea43 0102 	orr.w	r1, r3, r2
 8012af8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012afa:	4319      	orrs	r1, r3
 8012afc:	d110      	bne.n	8012b20 <_dtoa_r+0xa20>
 8012afe:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8012b02:	d029      	beq.n	8012b58 <_dtoa_r+0xa58>
 8012b04:	9b08      	ldr	r3, [sp, #32]
 8012b06:	2b00      	cmp	r3, #0
 8012b08:	dd02      	ble.n	8012b10 <_dtoa_r+0xa10>
 8012b0a:	9b02      	ldr	r3, [sp, #8]
 8012b0c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8012b10:	9b00      	ldr	r3, [sp, #0]
 8012b12:	f883 8000 	strb.w	r8, [r3]
 8012b16:	e63f      	b.n	8012798 <_dtoa_r+0x698>
 8012b18:	4628      	mov	r0, r5
 8012b1a:	e7bb      	b.n	8012a94 <_dtoa_r+0x994>
 8012b1c:	2201      	movs	r2, #1
 8012b1e:	e7e1      	b.n	8012ae4 <_dtoa_r+0x9e4>
 8012b20:	9b08      	ldr	r3, [sp, #32]
 8012b22:	2b00      	cmp	r3, #0
 8012b24:	db04      	blt.n	8012b30 <_dtoa_r+0xa30>
 8012b26:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012b28:	430b      	orrs	r3, r1
 8012b2a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8012b2c:	430b      	orrs	r3, r1
 8012b2e:	d120      	bne.n	8012b72 <_dtoa_r+0xa72>
 8012b30:	2a00      	cmp	r2, #0
 8012b32:	dded      	ble.n	8012b10 <_dtoa_r+0xa10>
 8012b34:	4649      	mov	r1, r9
 8012b36:	2201      	movs	r2, #1
 8012b38:	4658      	mov	r0, fp
 8012b3a:	f000 fbfd 	bl	8013338 <__lshift>
 8012b3e:	4621      	mov	r1, r4
 8012b40:	4681      	mov	r9, r0
 8012b42:	f000 fc65 	bl	8013410 <__mcmp>
 8012b46:	2800      	cmp	r0, #0
 8012b48:	dc03      	bgt.n	8012b52 <_dtoa_r+0xa52>
 8012b4a:	d1e1      	bne.n	8012b10 <_dtoa_r+0xa10>
 8012b4c:	f018 0f01 	tst.w	r8, #1
 8012b50:	d0de      	beq.n	8012b10 <_dtoa_r+0xa10>
 8012b52:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8012b56:	d1d8      	bne.n	8012b0a <_dtoa_r+0xa0a>
 8012b58:	9a00      	ldr	r2, [sp, #0]
 8012b5a:	2339      	movs	r3, #57	@ 0x39
 8012b5c:	7013      	strb	r3, [r2, #0]
 8012b5e:	4633      	mov	r3, r6
 8012b60:	461e      	mov	r6, r3
 8012b62:	3b01      	subs	r3, #1
 8012b64:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8012b68:	2a39      	cmp	r2, #57	@ 0x39
 8012b6a:	d052      	beq.n	8012c12 <_dtoa_r+0xb12>
 8012b6c:	3201      	adds	r2, #1
 8012b6e:	701a      	strb	r2, [r3, #0]
 8012b70:	e612      	b.n	8012798 <_dtoa_r+0x698>
 8012b72:	2a00      	cmp	r2, #0
 8012b74:	dd07      	ble.n	8012b86 <_dtoa_r+0xa86>
 8012b76:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8012b7a:	d0ed      	beq.n	8012b58 <_dtoa_r+0xa58>
 8012b7c:	9a00      	ldr	r2, [sp, #0]
 8012b7e:	f108 0301 	add.w	r3, r8, #1
 8012b82:	7013      	strb	r3, [r2, #0]
 8012b84:	e608      	b.n	8012798 <_dtoa_r+0x698>
 8012b86:	9b07      	ldr	r3, [sp, #28]
 8012b88:	9a07      	ldr	r2, [sp, #28]
 8012b8a:	f803 8c01 	strb.w	r8, [r3, #-1]
 8012b8e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012b90:	4293      	cmp	r3, r2
 8012b92:	d028      	beq.n	8012be6 <_dtoa_r+0xae6>
 8012b94:	4649      	mov	r1, r9
 8012b96:	2300      	movs	r3, #0
 8012b98:	220a      	movs	r2, #10
 8012b9a:	4658      	mov	r0, fp
 8012b9c:	f000 f9d6 	bl	8012f4c <__multadd>
 8012ba0:	42af      	cmp	r7, r5
 8012ba2:	4681      	mov	r9, r0
 8012ba4:	f04f 0300 	mov.w	r3, #0
 8012ba8:	f04f 020a 	mov.w	r2, #10
 8012bac:	4639      	mov	r1, r7
 8012bae:	4658      	mov	r0, fp
 8012bb0:	d107      	bne.n	8012bc2 <_dtoa_r+0xac2>
 8012bb2:	f000 f9cb 	bl	8012f4c <__multadd>
 8012bb6:	4607      	mov	r7, r0
 8012bb8:	4605      	mov	r5, r0
 8012bba:	9b07      	ldr	r3, [sp, #28]
 8012bbc:	3301      	adds	r3, #1
 8012bbe:	9307      	str	r3, [sp, #28]
 8012bc0:	e774      	b.n	8012aac <_dtoa_r+0x9ac>
 8012bc2:	f000 f9c3 	bl	8012f4c <__multadd>
 8012bc6:	4629      	mov	r1, r5
 8012bc8:	4607      	mov	r7, r0
 8012bca:	2300      	movs	r3, #0
 8012bcc:	220a      	movs	r2, #10
 8012bce:	4658      	mov	r0, fp
 8012bd0:	f000 f9bc 	bl	8012f4c <__multadd>
 8012bd4:	4605      	mov	r5, r0
 8012bd6:	e7f0      	b.n	8012bba <_dtoa_r+0xaba>
 8012bd8:	9b00      	ldr	r3, [sp, #0]
 8012bda:	2b00      	cmp	r3, #0
 8012bdc:	bfcc      	ite	gt
 8012bde:	461e      	movgt	r6, r3
 8012be0:	2601      	movle	r6, #1
 8012be2:	4456      	add	r6, sl
 8012be4:	2700      	movs	r7, #0
 8012be6:	4649      	mov	r1, r9
 8012be8:	2201      	movs	r2, #1
 8012bea:	4658      	mov	r0, fp
 8012bec:	f000 fba4 	bl	8013338 <__lshift>
 8012bf0:	4621      	mov	r1, r4
 8012bf2:	4681      	mov	r9, r0
 8012bf4:	f000 fc0c 	bl	8013410 <__mcmp>
 8012bf8:	2800      	cmp	r0, #0
 8012bfa:	dcb0      	bgt.n	8012b5e <_dtoa_r+0xa5e>
 8012bfc:	d102      	bne.n	8012c04 <_dtoa_r+0xb04>
 8012bfe:	f018 0f01 	tst.w	r8, #1
 8012c02:	d1ac      	bne.n	8012b5e <_dtoa_r+0xa5e>
 8012c04:	4633      	mov	r3, r6
 8012c06:	461e      	mov	r6, r3
 8012c08:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012c0c:	2a30      	cmp	r2, #48	@ 0x30
 8012c0e:	d0fa      	beq.n	8012c06 <_dtoa_r+0xb06>
 8012c10:	e5c2      	b.n	8012798 <_dtoa_r+0x698>
 8012c12:	459a      	cmp	sl, r3
 8012c14:	d1a4      	bne.n	8012b60 <_dtoa_r+0xa60>
 8012c16:	9b04      	ldr	r3, [sp, #16]
 8012c18:	3301      	adds	r3, #1
 8012c1a:	9304      	str	r3, [sp, #16]
 8012c1c:	2331      	movs	r3, #49	@ 0x31
 8012c1e:	f88a 3000 	strb.w	r3, [sl]
 8012c22:	e5b9      	b.n	8012798 <_dtoa_r+0x698>
 8012c24:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8012c26:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8012c84 <_dtoa_r+0xb84>
 8012c2a:	b11b      	cbz	r3, 8012c34 <_dtoa_r+0xb34>
 8012c2c:	f10a 0308 	add.w	r3, sl, #8
 8012c30:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8012c32:	6013      	str	r3, [r2, #0]
 8012c34:	4650      	mov	r0, sl
 8012c36:	b019      	add	sp, #100	@ 0x64
 8012c38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012c3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012c3e:	2b01      	cmp	r3, #1
 8012c40:	f77f ae37 	ble.w	80128b2 <_dtoa_r+0x7b2>
 8012c44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012c46:	930a      	str	r3, [sp, #40]	@ 0x28
 8012c48:	2001      	movs	r0, #1
 8012c4a:	e655      	b.n	80128f8 <_dtoa_r+0x7f8>
 8012c4c:	9b00      	ldr	r3, [sp, #0]
 8012c4e:	2b00      	cmp	r3, #0
 8012c50:	f77f aed6 	ble.w	8012a00 <_dtoa_r+0x900>
 8012c54:	4656      	mov	r6, sl
 8012c56:	4621      	mov	r1, r4
 8012c58:	4648      	mov	r0, r9
 8012c5a:	f7ff f9c7 	bl	8011fec <quorem>
 8012c5e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8012c62:	f806 8b01 	strb.w	r8, [r6], #1
 8012c66:	9b00      	ldr	r3, [sp, #0]
 8012c68:	eba6 020a 	sub.w	r2, r6, sl
 8012c6c:	4293      	cmp	r3, r2
 8012c6e:	ddb3      	ble.n	8012bd8 <_dtoa_r+0xad8>
 8012c70:	4649      	mov	r1, r9
 8012c72:	2300      	movs	r3, #0
 8012c74:	220a      	movs	r2, #10
 8012c76:	4658      	mov	r0, fp
 8012c78:	f000 f968 	bl	8012f4c <__multadd>
 8012c7c:	4681      	mov	r9, r0
 8012c7e:	e7ea      	b.n	8012c56 <_dtoa_r+0xb56>
 8012c80:	080171cb 	.word	0x080171cb
 8012c84:	0801714f 	.word	0x0801714f

08012c88 <_free_r>:
 8012c88:	b538      	push	{r3, r4, r5, lr}
 8012c8a:	4605      	mov	r5, r0
 8012c8c:	2900      	cmp	r1, #0
 8012c8e:	d041      	beq.n	8012d14 <_free_r+0x8c>
 8012c90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012c94:	1f0c      	subs	r4, r1, #4
 8012c96:	2b00      	cmp	r3, #0
 8012c98:	bfb8      	it	lt
 8012c9a:	18e4      	addlt	r4, r4, r3
 8012c9c:	f000 f8e8 	bl	8012e70 <__malloc_lock>
 8012ca0:	4a1d      	ldr	r2, [pc, #116]	@ (8012d18 <_free_r+0x90>)
 8012ca2:	6813      	ldr	r3, [r2, #0]
 8012ca4:	b933      	cbnz	r3, 8012cb4 <_free_r+0x2c>
 8012ca6:	6063      	str	r3, [r4, #4]
 8012ca8:	6014      	str	r4, [r2, #0]
 8012caa:	4628      	mov	r0, r5
 8012cac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012cb0:	f000 b8e4 	b.w	8012e7c <__malloc_unlock>
 8012cb4:	42a3      	cmp	r3, r4
 8012cb6:	d908      	bls.n	8012cca <_free_r+0x42>
 8012cb8:	6820      	ldr	r0, [r4, #0]
 8012cba:	1821      	adds	r1, r4, r0
 8012cbc:	428b      	cmp	r3, r1
 8012cbe:	bf01      	itttt	eq
 8012cc0:	6819      	ldreq	r1, [r3, #0]
 8012cc2:	685b      	ldreq	r3, [r3, #4]
 8012cc4:	1809      	addeq	r1, r1, r0
 8012cc6:	6021      	streq	r1, [r4, #0]
 8012cc8:	e7ed      	b.n	8012ca6 <_free_r+0x1e>
 8012cca:	461a      	mov	r2, r3
 8012ccc:	685b      	ldr	r3, [r3, #4]
 8012cce:	b10b      	cbz	r3, 8012cd4 <_free_r+0x4c>
 8012cd0:	42a3      	cmp	r3, r4
 8012cd2:	d9fa      	bls.n	8012cca <_free_r+0x42>
 8012cd4:	6811      	ldr	r1, [r2, #0]
 8012cd6:	1850      	adds	r0, r2, r1
 8012cd8:	42a0      	cmp	r0, r4
 8012cda:	d10b      	bne.n	8012cf4 <_free_r+0x6c>
 8012cdc:	6820      	ldr	r0, [r4, #0]
 8012cde:	4401      	add	r1, r0
 8012ce0:	1850      	adds	r0, r2, r1
 8012ce2:	4283      	cmp	r3, r0
 8012ce4:	6011      	str	r1, [r2, #0]
 8012ce6:	d1e0      	bne.n	8012caa <_free_r+0x22>
 8012ce8:	6818      	ldr	r0, [r3, #0]
 8012cea:	685b      	ldr	r3, [r3, #4]
 8012cec:	6053      	str	r3, [r2, #4]
 8012cee:	4408      	add	r0, r1
 8012cf0:	6010      	str	r0, [r2, #0]
 8012cf2:	e7da      	b.n	8012caa <_free_r+0x22>
 8012cf4:	d902      	bls.n	8012cfc <_free_r+0x74>
 8012cf6:	230c      	movs	r3, #12
 8012cf8:	602b      	str	r3, [r5, #0]
 8012cfa:	e7d6      	b.n	8012caa <_free_r+0x22>
 8012cfc:	6820      	ldr	r0, [r4, #0]
 8012cfe:	1821      	adds	r1, r4, r0
 8012d00:	428b      	cmp	r3, r1
 8012d02:	bf04      	itt	eq
 8012d04:	6819      	ldreq	r1, [r3, #0]
 8012d06:	685b      	ldreq	r3, [r3, #4]
 8012d08:	6063      	str	r3, [r4, #4]
 8012d0a:	bf04      	itt	eq
 8012d0c:	1809      	addeq	r1, r1, r0
 8012d0e:	6021      	streq	r1, [r4, #0]
 8012d10:	6054      	str	r4, [r2, #4]
 8012d12:	e7ca      	b.n	8012caa <_free_r+0x22>
 8012d14:	bd38      	pop	{r3, r4, r5, pc}
 8012d16:	bf00      	nop
 8012d18:	200026ec 	.word	0x200026ec

08012d1c <malloc>:
 8012d1c:	4b02      	ldr	r3, [pc, #8]	@ (8012d28 <malloc+0xc>)
 8012d1e:	4601      	mov	r1, r0
 8012d20:	6818      	ldr	r0, [r3, #0]
 8012d22:	f000 b825 	b.w	8012d70 <_malloc_r>
 8012d26:	bf00      	nop
 8012d28:	200001f8 	.word	0x200001f8

08012d2c <sbrk_aligned>:
 8012d2c:	b570      	push	{r4, r5, r6, lr}
 8012d2e:	4e0f      	ldr	r6, [pc, #60]	@ (8012d6c <sbrk_aligned+0x40>)
 8012d30:	460c      	mov	r4, r1
 8012d32:	6831      	ldr	r1, [r6, #0]
 8012d34:	4605      	mov	r5, r0
 8012d36:	b911      	cbnz	r1, 8012d3e <sbrk_aligned+0x12>
 8012d38:	f002 f988 	bl	801504c <_sbrk_r>
 8012d3c:	6030      	str	r0, [r6, #0]
 8012d3e:	4621      	mov	r1, r4
 8012d40:	4628      	mov	r0, r5
 8012d42:	f002 f983 	bl	801504c <_sbrk_r>
 8012d46:	1c43      	adds	r3, r0, #1
 8012d48:	d103      	bne.n	8012d52 <sbrk_aligned+0x26>
 8012d4a:	f04f 34ff 	mov.w	r4, #4294967295
 8012d4e:	4620      	mov	r0, r4
 8012d50:	bd70      	pop	{r4, r5, r6, pc}
 8012d52:	1cc4      	adds	r4, r0, #3
 8012d54:	f024 0403 	bic.w	r4, r4, #3
 8012d58:	42a0      	cmp	r0, r4
 8012d5a:	d0f8      	beq.n	8012d4e <sbrk_aligned+0x22>
 8012d5c:	1a21      	subs	r1, r4, r0
 8012d5e:	4628      	mov	r0, r5
 8012d60:	f002 f974 	bl	801504c <_sbrk_r>
 8012d64:	3001      	adds	r0, #1
 8012d66:	d1f2      	bne.n	8012d4e <sbrk_aligned+0x22>
 8012d68:	e7ef      	b.n	8012d4a <sbrk_aligned+0x1e>
 8012d6a:	bf00      	nop
 8012d6c:	200026e8 	.word	0x200026e8

08012d70 <_malloc_r>:
 8012d70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012d74:	1ccd      	adds	r5, r1, #3
 8012d76:	f025 0503 	bic.w	r5, r5, #3
 8012d7a:	3508      	adds	r5, #8
 8012d7c:	2d0c      	cmp	r5, #12
 8012d7e:	bf38      	it	cc
 8012d80:	250c      	movcc	r5, #12
 8012d82:	2d00      	cmp	r5, #0
 8012d84:	4606      	mov	r6, r0
 8012d86:	db01      	blt.n	8012d8c <_malloc_r+0x1c>
 8012d88:	42a9      	cmp	r1, r5
 8012d8a:	d904      	bls.n	8012d96 <_malloc_r+0x26>
 8012d8c:	230c      	movs	r3, #12
 8012d8e:	6033      	str	r3, [r6, #0]
 8012d90:	2000      	movs	r0, #0
 8012d92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012d96:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8012e6c <_malloc_r+0xfc>
 8012d9a:	f000 f869 	bl	8012e70 <__malloc_lock>
 8012d9e:	f8d8 3000 	ldr.w	r3, [r8]
 8012da2:	461c      	mov	r4, r3
 8012da4:	bb44      	cbnz	r4, 8012df8 <_malloc_r+0x88>
 8012da6:	4629      	mov	r1, r5
 8012da8:	4630      	mov	r0, r6
 8012daa:	f7ff ffbf 	bl	8012d2c <sbrk_aligned>
 8012dae:	1c43      	adds	r3, r0, #1
 8012db0:	4604      	mov	r4, r0
 8012db2:	d158      	bne.n	8012e66 <_malloc_r+0xf6>
 8012db4:	f8d8 4000 	ldr.w	r4, [r8]
 8012db8:	4627      	mov	r7, r4
 8012dba:	2f00      	cmp	r7, #0
 8012dbc:	d143      	bne.n	8012e46 <_malloc_r+0xd6>
 8012dbe:	2c00      	cmp	r4, #0
 8012dc0:	d04b      	beq.n	8012e5a <_malloc_r+0xea>
 8012dc2:	6823      	ldr	r3, [r4, #0]
 8012dc4:	4639      	mov	r1, r7
 8012dc6:	4630      	mov	r0, r6
 8012dc8:	eb04 0903 	add.w	r9, r4, r3
 8012dcc:	f002 f93e 	bl	801504c <_sbrk_r>
 8012dd0:	4581      	cmp	r9, r0
 8012dd2:	d142      	bne.n	8012e5a <_malloc_r+0xea>
 8012dd4:	6821      	ldr	r1, [r4, #0]
 8012dd6:	1a6d      	subs	r5, r5, r1
 8012dd8:	4629      	mov	r1, r5
 8012dda:	4630      	mov	r0, r6
 8012ddc:	f7ff ffa6 	bl	8012d2c <sbrk_aligned>
 8012de0:	3001      	adds	r0, #1
 8012de2:	d03a      	beq.n	8012e5a <_malloc_r+0xea>
 8012de4:	6823      	ldr	r3, [r4, #0]
 8012de6:	442b      	add	r3, r5
 8012de8:	6023      	str	r3, [r4, #0]
 8012dea:	f8d8 3000 	ldr.w	r3, [r8]
 8012dee:	685a      	ldr	r2, [r3, #4]
 8012df0:	bb62      	cbnz	r2, 8012e4c <_malloc_r+0xdc>
 8012df2:	f8c8 7000 	str.w	r7, [r8]
 8012df6:	e00f      	b.n	8012e18 <_malloc_r+0xa8>
 8012df8:	6822      	ldr	r2, [r4, #0]
 8012dfa:	1b52      	subs	r2, r2, r5
 8012dfc:	d420      	bmi.n	8012e40 <_malloc_r+0xd0>
 8012dfe:	2a0b      	cmp	r2, #11
 8012e00:	d917      	bls.n	8012e32 <_malloc_r+0xc2>
 8012e02:	1961      	adds	r1, r4, r5
 8012e04:	42a3      	cmp	r3, r4
 8012e06:	6025      	str	r5, [r4, #0]
 8012e08:	bf18      	it	ne
 8012e0a:	6059      	strne	r1, [r3, #4]
 8012e0c:	6863      	ldr	r3, [r4, #4]
 8012e0e:	bf08      	it	eq
 8012e10:	f8c8 1000 	streq.w	r1, [r8]
 8012e14:	5162      	str	r2, [r4, r5]
 8012e16:	604b      	str	r3, [r1, #4]
 8012e18:	4630      	mov	r0, r6
 8012e1a:	f000 f82f 	bl	8012e7c <__malloc_unlock>
 8012e1e:	f104 000b 	add.w	r0, r4, #11
 8012e22:	1d23      	adds	r3, r4, #4
 8012e24:	f020 0007 	bic.w	r0, r0, #7
 8012e28:	1ac2      	subs	r2, r0, r3
 8012e2a:	bf1c      	itt	ne
 8012e2c:	1a1b      	subne	r3, r3, r0
 8012e2e:	50a3      	strne	r3, [r4, r2]
 8012e30:	e7af      	b.n	8012d92 <_malloc_r+0x22>
 8012e32:	6862      	ldr	r2, [r4, #4]
 8012e34:	42a3      	cmp	r3, r4
 8012e36:	bf0c      	ite	eq
 8012e38:	f8c8 2000 	streq.w	r2, [r8]
 8012e3c:	605a      	strne	r2, [r3, #4]
 8012e3e:	e7eb      	b.n	8012e18 <_malloc_r+0xa8>
 8012e40:	4623      	mov	r3, r4
 8012e42:	6864      	ldr	r4, [r4, #4]
 8012e44:	e7ae      	b.n	8012da4 <_malloc_r+0x34>
 8012e46:	463c      	mov	r4, r7
 8012e48:	687f      	ldr	r7, [r7, #4]
 8012e4a:	e7b6      	b.n	8012dba <_malloc_r+0x4a>
 8012e4c:	461a      	mov	r2, r3
 8012e4e:	685b      	ldr	r3, [r3, #4]
 8012e50:	42a3      	cmp	r3, r4
 8012e52:	d1fb      	bne.n	8012e4c <_malloc_r+0xdc>
 8012e54:	2300      	movs	r3, #0
 8012e56:	6053      	str	r3, [r2, #4]
 8012e58:	e7de      	b.n	8012e18 <_malloc_r+0xa8>
 8012e5a:	230c      	movs	r3, #12
 8012e5c:	6033      	str	r3, [r6, #0]
 8012e5e:	4630      	mov	r0, r6
 8012e60:	f000 f80c 	bl	8012e7c <__malloc_unlock>
 8012e64:	e794      	b.n	8012d90 <_malloc_r+0x20>
 8012e66:	6005      	str	r5, [r0, #0]
 8012e68:	e7d6      	b.n	8012e18 <_malloc_r+0xa8>
 8012e6a:	bf00      	nop
 8012e6c:	200026ec 	.word	0x200026ec

08012e70 <__malloc_lock>:
 8012e70:	4801      	ldr	r0, [pc, #4]	@ (8012e78 <__malloc_lock+0x8>)
 8012e72:	f7ff b8a4 	b.w	8011fbe <__retarget_lock_acquire_recursive>
 8012e76:	bf00      	nop
 8012e78:	200026e4 	.word	0x200026e4

08012e7c <__malloc_unlock>:
 8012e7c:	4801      	ldr	r0, [pc, #4]	@ (8012e84 <__malloc_unlock+0x8>)
 8012e7e:	f7ff b89f 	b.w	8011fc0 <__retarget_lock_release_recursive>
 8012e82:	bf00      	nop
 8012e84:	200026e4 	.word	0x200026e4

08012e88 <_Balloc>:
 8012e88:	b570      	push	{r4, r5, r6, lr}
 8012e8a:	69c6      	ldr	r6, [r0, #28]
 8012e8c:	4604      	mov	r4, r0
 8012e8e:	460d      	mov	r5, r1
 8012e90:	b976      	cbnz	r6, 8012eb0 <_Balloc+0x28>
 8012e92:	2010      	movs	r0, #16
 8012e94:	f7ff ff42 	bl	8012d1c <malloc>
 8012e98:	4602      	mov	r2, r0
 8012e9a:	61e0      	str	r0, [r4, #28]
 8012e9c:	b920      	cbnz	r0, 8012ea8 <_Balloc+0x20>
 8012e9e:	4b18      	ldr	r3, [pc, #96]	@ (8012f00 <_Balloc+0x78>)
 8012ea0:	4818      	ldr	r0, [pc, #96]	@ (8012f04 <_Balloc+0x7c>)
 8012ea2:	216b      	movs	r1, #107	@ 0x6b
 8012ea4:	f002 f8ec 	bl	8015080 <__assert_func>
 8012ea8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012eac:	6006      	str	r6, [r0, #0]
 8012eae:	60c6      	str	r6, [r0, #12]
 8012eb0:	69e6      	ldr	r6, [r4, #28]
 8012eb2:	68f3      	ldr	r3, [r6, #12]
 8012eb4:	b183      	cbz	r3, 8012ed8 <_Balloc+0x50>
 8012eb6:	69e3      	ldr	r3, [r4, #28]
 8012eb8:	68db      	ldr	r3, [r3, #12]
 8012eba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8012ebe:	b9b8      	cbnz	r0, 8012ef0 <_Balloc+0x68>
 8012ec0:	2101      	movs	r1, #1
 8012ec2:	fa01 f605 	lsl.w	r6, r1, r5
 8012ec6:	1d72      	adds	r2, r6, #5
 8012ec8:	0092      	lsls	r2, r2, #2
 8012eca:	4620      	mov	r0, r4
 8012ecc:	f002 f8f6 	bl	80150bc <_calloc_r>
 8012ed0:	b160      	cbz	r0, 8012eec <_Balloc+0x64>
 8012ed2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8012ed6:	e00e      	b.n	8012ef6 <_Balloc+0x6e>
 8012ed8:	2221      	movs	r2, #33	@ 0x21
 8012eda:	2104      	movs	r1, #4
 8012edc:	4620      	mov	r0, r4
 8012ede:	f002 f8ed 	bl	80150bc <_calloc_r>
 8012ee2:	69e3      	ldr	r3, [r4, #28]
 8012ee4:	60f0      	str	r0, [r6, #12]
 8012ee6:	68db      	ldr	r3, [r3, #12]
 8012ee8:	2b00      	cmp	r3, #0
 8012eea:	d1e4      	bne.n	8012eb6 <_Balloc+0x2e>
 8012eec:	2000      	movs	r0, #0
 8012eee:	bd70      	pop	{r4, r5, r6, pc}
 8012ef0:	6802      	ldr	r2, [r0, #0]
 8012ef2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8012ef6:	2300      	movs	r3, #0
 8012ef8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8012efc:	e7f7      	b.n	8012eee <_Balloc+0x66>
 8012efe:	bf00      	nop
 8012f00:	0801715c 	.word	0x0801715c
 8012f04:	080171dc 	.word	0x080171dc

08012f08 <_Bfree>:
 8012f08:	b570      	push	{r4, r5, r6, lr}
 8012f0a:	69c6      	ldr	r6, [r0, #28]
 8012f0c:	4605      	mov	r5, r0
 8012f0e:	460c      	mov	r4, r1
 8012f10:	b976      	cbnz	r6, 8012f30 <_Bfree+0x28>
 8012f12:	2010      	movs	r0, #16
 8012f14:	f7ff ff02 	bl	8012d1c <malloc>
 8012f18:	4602      	mov	r2, r0
 8012f1a:	61e8      	str	r0, [r5, #28]
 8012f1c:	b920      	cbnz	r0, 8012f28 <_Bfree+0x20>
 8012f1e:	4b09      	ldr	r3, [pc, #36]	@ (8012f44 <_Bfree+0x3c>)
 8012f20:	4809      	ldr	r0, [pc, #36]	@ (8012f48 <_Bfree+0x40>)
 8012f22:	218f      	movs	r1, #143	@ 0x8f
 8012f24:	f002 f8ac 	bl	8015080 <__assert_func>
 8012f28:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012f2c:	6006      	str	r6, [r0, #0]
 8012f2e:	60c6      	str	r6, [r0, #12]
 8012f30:	b13c      	cbz	r4, 8012f42 <_Bfree+0x3a>
 8012f32:	69eb      	ldr	r3, [r5, #28]
 8012f34:	6862      	ldr	r2, [r4, #4]
 8012f36:	68db      	ldr	r3, [r3, #12]
 8012f38:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8012f3c:	6021      	str	r1, [r4, #0]
 8012f3e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8012f42:	bd70      	pop	{r4, r5, r6, pc}
 8012f44:	0801715c 	.word	0x0801715c
 8012f48:	080171dc 	.word	0x080171dc

08012f4c <__multadd>:
 8012f4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012f50:	690d      	ldr	r5, [r1, #16]
 8012f52:	4607      	mov	r7, r0
 8012f54:	460c      	mov	r4, r1
 8012f56:	461e      	mov	r6, r3
 8012f58:	f101 0c14 	add.w	ip, r1, #20
 8012f5c:	2000      	movs	r0, #0
 8012f5e:	f8dc 3000 	ldr.w	r3, [ip]
 8012f62:	b299      	uxth	r1, r3
 8012f64:	fb02 6101 	mla	r1, r2, r1, r6
 8012f68:	0c1e      	lsrs	r6, r3, #16
 8012f6a:	0c0b      	lsrs	r3, r1, #16
 8012f6c:	fb02 3306 	mla	r3, r2, r6, r3
 8012f70:	b289      	uxth	r1, r1
 8012f72:	3001      	adds	r0, #1
 8012f74:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8012f78:	4285      	cmp	r5, r0
 8012f7a:	f84c 1b04 	str.w	r1, [ip], #4
 8012f7e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8012f82:	dcec      	bgt.n	8012f5e <__multadd+0x12>
 8012f84:	b30e      	cbz	r6, 8012fca <__multadd+0x7e>
 8012f86:	68a3      	ldr	r3, [r4, #8]
 8012f88:	42ab      	cmp	r3, r5
 8012f8a:	dc19      	bgt.n	8012fc0 <__multadd+0x74>
 8012f8c:	6861      	ldr	r1, [r4, #4]
 8012f8e:	4638      	mov	r0, r7
 8012f90:	3101      	adds	r1, #1
 8012f92:	f7ff ff79 	bl	8012e88 <_Balloc>
 8012f96:	4680      	mov	r8, r0
 8012f98:	b928      	cbnz	r0, 8012fa6 <__multadd+0x5a>
 8012f9a:	4602      	mov	r2, r0
 8012f9c:	4b0c      	ldr	r3, [pc, #48]	@ (8012fd0 <__multadd+0x84>)
 8012f9e:	480d      	ldr	r0, [pc, #52]	@ (8012fd4 <__multadd+0x88>)
 8012fa0:	21ba      	movs	r1, #186	@ 0xba
 8012fa2:	f002 f86d 	bl	8015080 <__assert_func>
 8012fa6:	6922      	ldr	r2, [r4, #16]
 8012fa8:	3202      	adds	r2, #2
 8012faa:	f104 010c 	add.w	r1, r4, #12
 8012fae:	0092      	lsls	r2, r2, #2
 8012fb0:	300c      	adds	r0, #12
 8012fb2:	f7ff f806 	bl	8011fc2 <memcpy>
 8012fb6:	4621      	mov	r1, r4
 8012fb8:	4638      	mov	r0, r7
 8012fba:	f7ff ffa5 	bl	8012f08 <_Bfree>
 8012fbe:	4644      	mov	r4, r8
 8012fc0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8012fc4:	3501      	adds	r5, #1
 8012fc6:	615e      	str	r6, [r3, #20]
 8012fc8:	6125      	str	r5, [r4, #16]
 8012fca:	4620      	mov	r0, r4
 8012fcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012fd0:	080171cb 	.word	0x080171cb
 8012fd4:	080171dc 	.word	0x080171dc

08012fd8 <__s2b>:
 8012fd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012fdc:	460c      	mov	r4, r1
 8012fde:	4615      	mov	r5, r2
 8012fe0:	461f      	mov	r7, r3
 8012fe2:	2209      	movs	r2, #9
 8012fe4:	3308      	adds	r3, #8
 8012fe6:	4606      	mov	r6, r0
 8012fe8:	fb93 f3f2 	sdiv	r3, r3, r2
 8012fec:	2100      	movs	r1, #0
 8012fee:	2201      	movs	r2, #1
 8012ff0:	429a      	cmp	r2, r3
 8012ff2:	db09      	blt.n	8013008 <__s2b+0x30>
 8012ff4:	4630      	mov	r0, r6
 8012ff6:	f7ff ff47 	bl	8012e88 <_Balloc>
 8012ffa:	b940      	cbnz	r0, 801300e <__s2b+0x36>
 8012ffc:	4602      	mov	r2, r0
 8012ffe:	4b19      	ldr	r3, [pc, #100]	@ (8013064 <__s2b+0x8c>)
 8013000:	4819      	ldr	r0, [pc, #100]	@ (8013068 <__s2b+0x90>)
 8013002:	21d3      	movs	r1, #211	@ 0xd3
 8013004:	f002 f83c 	bl	8015080 <__assert_func>
 8013008:	0052      	lsls	r2, r2, #1
 801300a:	3101      	adds	r1, #1
 801300c:	e7f0      	b.n	8012ff0 <__s2b+0x18>
 801300e:	9b08      	ldr	r3, [sp, #32]
 8013010:	6143      	str	r3, [r0, #20]
 8013012:	2d09      	cmp	r5, #9
 8013014:	f04f 0301 	mov.w	r3, #1
 8013018:	6103      	str	r3, [r0, #16]
 801301a:	dd16      	ble.n	801304a <__s2b+0x72>
 801301c:	f104 0909 	add.w	r9, r4, #9
 8013020:	46c8      	mov	r8, r9
 8013022:	442c      	add	r4, r5
 8013024:	f818 3b01 	ldrb.w	r3, [r8], #1
 8013028:	4601      	mov	r1, r0
 801302a:	3b30      	subs	r3, #48	@ 0x30
 801302c:	220a      	movs	r2, #10
 801302e:	4630      	mov	r0, r6
 8013030:	f7ff ff8c 	bl	8012f4c <__multadd>
 8013034:	45a0      	cmp	r8, r4
 8013036:	d1f5      	bne.n	8013024 <__s2b+0x4c>
 8013038:	f1a5 0408 	sub.w	r4, r5, #8
 801303c:	444c      	add	r4, r9
 801303e:	1b2d      	subs	r5, r5, r4
 8013040:	1963      	adds	r3, r4, r5
 8013042:	42bb      	cmp	r3, r7
 8013044:	db04      	blt.n	8013050 <__s2b+0x78>
 8013046:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801304a:	340a      	adds	r4, #10
 801304c:	2509      	movs	r5, #9
 801304e:	e7f6      	b.n	801303e <__s2b+0x66>
 8013050:	f814 3b01 	ldrb.w	r3, [r4], #1
 8013054:	4601      	mov	r1, r0
 8013056:	3b30      	subs	r3, #48	@ 0x30
 8013058:	220a      	movs	r2, #10
 801305a:	4630      	mov	r0, r6
 801305c:	f7ff ff76 	bl	8012f4c <__multadd>
 8013060:	e7ee      	b.n	8013040 <__s2b+0x68>
 8013062:	bf00      	nop
 8013064:	080171cb 	.word	0x080171cb
 8013068:	080171dc 	.word	0x080171dc

0801306c <__hi0bits>:
 801306c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8013070:	4603      	mov	r3, r0
 8013072:	bf36      	itet	cc
 8013074:	0403      	lslcc	r3, r0, #16
 8013076:	2000      	movcs	r0, #0
 8013078:	2010      	movcc	r0, #16
 801307a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801307e:	bf3c      	itt	cc
 8013080:	021b      	lslcc	r3, r3, #8
 8013082:	3008      	addcc	r0, #8
 8013084:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8013088:	bf3c      	itt	cc
 801308a:	011b      	lslcc	r3, r3, #4
 801308c:	3004      	addcc	r0, #4
 801308e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013092:	bf3c      	itt	cc
 8013094:	009b      	lslcc	r3, r3, #2
 8013096:	3002      	addcc	r0, #2
 8013098:	2b00      	cmp	r3, #0
 801309a:	db05      	blt.n	80130a8 <__hi0bits+0x3c>
 801309c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80130a0:	f100 0001 	add.w	r0, r0, #1
 80130a4:	bf08      	it	eq
 80130a6:	2020      	moveq	r0, #32
 80130a8:	4770      	bx	lr

080130aa <__lo0bits>:
 80130aa:	6803      	ldr	r3, [r0, #0]
 80130ac:	4602      	mov	r2, r0
 80130ae:	f013 0007 	ands.w	r0, r3, #7
 80130b2:	d00b      	beq.n	80130cc <__lo0bits+0x22>
 80130b4:	07d9      	lsls	r1, r3, #31
 80130b6:	d421      	bmi.n	80130fc <__lo0bits+0x52>
 80130b8:	0798      	lsls	r0, r3, #30
 80130ba:	bf49      	itett	mi
 80130bc:	085b      	lsrmi	r3, r3, #1
 80130be:	089b      	lsrpl	r3, r3, #2
 80130c0:	2001      	movmi	r0, #1
 80130c2:	6013      	strmi	r3, [r2, #0]
 80130c4:	bf5c      	itt	pl
 80130c6:	6013      	strpl	r3, [r2, #0]
 80130c8:	2002      	movpl	r0, #2
 80130ca:	4770      	bx	lr
 80130cc:	b299      	uxth	r1, r3
 80130ce:	b909      	cbnz	r1, 80130d4 <__lo0bits+0x2a>
 80130d0:	0c1b      	lsrs	r3, r3, #16
 80130d2:	2010      	movs	r0, #16
 80130d4:	b2d9      	uxtb	r1, r3
 80130d6:	b909      	cbnz	r1, 80130dc <__lo0bits+0x32>
 80130d8:	3008      	adds	r0, #8
 80130da:	0a1b      	lsrs	r3, r3, #8
 80130dc:	0719      	lsls	r1, r3, #28
 80130de:	bf04      	itt	eq
 80130e0:	091b      	lsreq	r3, r3, #4
 80130e2:	3004      	addeq	r0, #4
 80130e4:	0799      	lsls	r1, r3, #30
 80130e6:	bf04      	itt	eq
 80130e8:	089b      	lsreq	r3, r3, #2
 80130ea:	3002      	addeq	r0, #2
 80130ec:	07d9      	lsls	r1, r3, #31
 80130ee:	d403      	bmi.n	80130f8 <__lo0bits+0x4e>
 80130f0:	085b      	lsrs	r3, r3, #1
 80130f2:	f100 0001 	add.w	r0, r0, #1
 80130f6:	d003      	beq.n	8013100 <__lo0bits+0x56>
 80130f8:	6013      	str	r3, [r2, #0]
 80130fa:	4770      	bx	lr
 80130fc:	2000      	movs	r0, #0
 80130fe:	4770      	bx	lr
 8013100:	2020      	movs	r0, #32
 8013102:	4770      	bx	lr

08013104 <__i2b>:
 8013104:	b510      	push	{r4, lr}
 8013106:	460c      	mov	r4, r1
 8013108:	2101      	movs	r1, #1
 801310a:	f7ff febd 	bl	8012e88 <_Balloc>
 801310e:	4602      	mov	r2, r0
 8013110:	b928      	cbnz	r0, 801311e <__i2b+0x1a>
 8013112:	4b05      	ldr	r3, [pc, #20]	@ (8013128 <__i2b+0x24>)
 8013114:	4805      	ldr	r0, [pc, #20]	@ (801312c <__i2b+0x28>)
 8013116:	f240 1145 	movw	r1, #325	@ 0x145
 801311a:	f001 ffb1 	bl	8015080 <__assert_func>
 801311e:	2301      	movs	r3, #1
 8013120:	6144      	str	r4, [r0, #20]
 8013122:	6103      	str	r3, [r0, #16]
 8013124:	bd10      	pop	{r4, pc}
 8013126:	bf00      	nop
 8013128:	080171cb 	.word	0x080171cb
 801312c:	080171dc 	.word	0x080171dc

08013130 <__multiply>:
 8013130:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013134:	4614      	mov	r4, r2
 8013136:	690a      	ldr	r2, [r1, #16]
 8013138:	6923      	ldr	r3, [r4, #16]
 801313a:	429a      	cmp	r2, r3
 801313c:	bfa8      	it	ge
 801313e:	4623      	movge	r3, r4
 8013140:	460f      	mov	r7, r1
 8013142:	bfa4      	itt	ge
 8013144:	460c      	movge	r4, r1
 8013146:	461f      	movge	r7, r3
 8013148:	f8d4 a010 	ldr.w	sl, [r4, #16]
 801314c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8013150:	68a3      	ldr	r3, [r4, #8]
 8013152:	6861      	ldr	r1, [r4, #4]
 8013154:	eb0a 0609 	add.w	r6, sl, r9
 8013158:	42b3      	cmp	r3, r6
 801315a:	b085      	sub	sp, #20
 801315c:	bfb8      	it	lt
 801315e:	3101      	addlt	r1, #1
 8013160:	f7ff fe92 	bl	8012e88 <_Balloc>
 8013164:	b930      	cbnz	r0, 8013174 <__multiply+0x44>
 8013166:	4602      	mov	r2, r0
 8013168:	4b44      	ldr	r3, [pc, #272]	@ (801327c <__multiply+0x14c>)
 801316a:	4845      	ldr	r0, [pc, #276]	@ (8013280 <__multiply+0x150>)
 801316c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8013170:	f001 ff86 	bl	8015080 <__assert_func>
 8013174:	f100 0514 	add.w	r5, r0, #20
 8013178:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801317c:	462b      	mov	r3, r5
 801317e:	2200      	movs	r2, #0
 8013180:	4543      	cmp	r3, r8
 8013182:	d321      	bcc.n	80131c8 <__multiply+0x98>
 8013184:	f107 0114 	add.w	r1, r7, #20
 8013188:	f104 0214 	add.w	r2, r4, #20
 801318c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8013190:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8013194:	9302      	str	r3, [sp, #8]
 8013196:	1b13      	subs	r3, r2, r4
 8013198:	3b15      	subs	r3, #21
 801319a:	f023 0303 	bic.w	r3, r3, #3
 801319e:	3304      	adds	r3, #4
 80131a0:	f104 0715 	add.w	r7, r4, #21
 80131a4:	42ba      	cmp	r2, r7
 80131a6:	bf38      	it	cc
 80131a8:	2304      	movcc	r3, #4
 80131aa:	9301      	str	r3, [sp, #4]
 80131ac:	9b02      	ldr	r3, [sp, #8]
 80131ae:	9103      	str	r1, [sp, #12]
 80131b0:	428b      	cmp	r3, r1
 80131b2:	d80c      	bhi.n	80131ce <__multiply+0x9e>
 80131b4:	2e00      	cmp	r6, #0
 80131b6:	dd03      	ble.n	80131c0 <__multiply+0x90>
 80131b8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80131bc:	2b00      	cmp	r3, #0
 80131be:	d05b      	beq.n	8013278 <__multiply+0x148>
 80131c0:	6106      	str	r6, [r0, #16]
 80131c2:	b005      	add	sp, #20
 80131c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80131c8:	f843 2b04 	str.w	r2, [r3], #4
 80131cc:	e7d8      	b.n	8013180 <__multiply+0x50>
 80131ce:	f8b1 a000 	ldrh.w	sl, [r1]
 80131d2:	f1ba 0f00 	cmp.w	sl, #0
 80131d6:	d024      	beq.n	8013222 <__multiply+0xf2>
 80131d8:	f104 0e14 	add.w	lr, r4, #20
 80131dc:	46a9      	mov	r9, r5
 80131de:	f04f 0c00 	mov.w	ip, #0
 80131e2:	f85e 7b04 	ldr.w	r7, [lr], #4
 80131e6:	f8d9 3000 	ldr.w	r3, [r9]
 80131ea:	fa1f fb87 	uxth.w	fp, r7
 80131ee:	b29b      	uxth	r3, r3
 80131f0:	fb0a 330b 	mla	r3, sl, fp, r3
 80131f4:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80131f8:	f8d9 7000 	ldr.w	r7, [r9]
 80131fc:	4463      	add	r3, ip
 80131fe:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8013202:	fb0a c70b 	mla	r7, sl, fp, ip
 8013206:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 801320a:	b29b      	uxth	r3, r3
 801320c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8013210:	4572      	cmp	r2, lr
 8013212:	f849 3b04 	str.w	r3, [r9], #4
 8013216:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801321a:	d8e2      	bhi.n	80131e2 <__multiply+0xb2>
 801321c:	9b01      	ldr	r3, [sp, #4]
 801321e:	f845 c003 	str.w	ip, [r5, r3]
 8013222:	9b03      	ldr	r3, [sp, #12]
 8013224:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8013228:	3104      	adds	r1, #4
 801322a:	f1b9 0f00 	cmp.w	r9, #0
 801322e:	d021      	beq.n	8013274 <__multiply+0x144>
 8013230:	682b      	ldr	r3, [r5, #0]
 8013232:	f104 0c14 	add.w	ip, r4, #20
 8013236:	46ae      	mov	lr, r5
 8013238:	f04f 0a00 	mov.w	sl, #0
 801323c:	f8bc b000 	ldrh.w	fp, [ip]
 8013240:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8013244:	fb09 770b 	mla	r7, r9, fp, r7
 8013248:	4457      	add	r7, sl
 801324a:	b29b      	uxth	r3, r3
 801324c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8013250:	f84e 3b04 	str.w	r3, [lr], #4
 8013254:	f85c 3b04 	ldr.w	r3, [ip], #4
 8013258:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801325c:	f8be 3000 	ldrh.w	r3, [lr]
 8013260:	fb09 330a 	mla	r3, r9, sl, r3
 8013264:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8013268:	4562      	cmp	r2, ip
 801326a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801326e:	d8e5      	bhi.n	801323c <__multiply+0x10c>
 8013270:	9f01      	ldr	r7, [sp, #4]
 8013272:	51eb      	str	r3, [r5, r7]
 8013274:	3504      	adds	r5, #4
 8013276:	e799      	b.n	80131ac <__multiply+0x7c>
 8013278:	3e01      	subs	r6, #1
 801327a:	e79b      	b.n	80131b4 <__multiply+0x84>
 801327c:	080171cb 	.word	0x080171cb
 8013280:	080171dc 	.word	0x080171dc

08013284 <__pow5mult>:
 8013284:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013288:	4615      	mov	r5, r2
 801328a:	f012 0203 	ands.w	r2, r2, #3
 801328e:	4607      	mov	r7, r0
 8013290:	460e      	mov	r6, r1
 8013292:	d007      	beq.n	80132a4 <__pow5mult+0x20>
 8013294:	4c25      	ldr	r4, [pc, #148]	@ (801332c <__pow5mult+0xa8>)
 8013296:	3a01      	subs	r2, #1
 8013298:	2300      	movs	r3, #0
 801329a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801329e:	f7ff fe55 	bl	8012f4c <__multadd>
 80132a2:	4606      	mov	r6, r0
 80132a4:	10ad      	asrs	r5, r5, #2
 80132a6:	d03d      	beq.n	8013324 <__pow5mult+0xa0>
 80132a8:	69fc      	ldr	r4, [r7, #28]
 80132aa:	b97c      	cbnz	r4, 80132cc <__pow5mult+0x48>
 80132ac:	2010      	movs	r0, #16
 80132ae:	f7ff fd35 	bl	8012d1c <malloc>
 80132b2:	4602      	mov	r2, r0
 80132b4:	61f8      	str	r0, [r7, #28]
 80132b6:	b928      	cbnz	r0, 80132c4 <__pow5mult+0x40>
 80132b8:	4b1d      	ldr	r3, [pc, #116]	@ (8013330 <__pow5mult+0xac>)
 80132ba:	481e      	ldr	r0, [pc, #120]	@ (8013334 <__pow5mult+0xb0>)
 80132bc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80132c0:	f001 fede 	bl	8015080 <__assert_func>
 80132c4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80132c8:	6004      	str	r4, [r0, #0]
 80132ca:	60c4      	str	r4, [r0, #12]
 80132cc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80132d0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80132d4:	b94c      	cbnz	r4, 80132ea <__pow5mult+0x66>
 80132d6:	f240 2171 	movw	r1, #625	@ 0x271
 80132da:	4638      	mov	r0, r7
 80132dc:	f7ff ff12 	bl	8013104 <__i2b>
 80132e0:	2300      	movs	r3, #0
 80132e2:	f8c8 0008 	str.w	r0, [r8, #8]
 80132e6:	4604      	mov	r4, r0
 80132e8:	6003      	str	r3, [r0, #0]
 80132ea:	f04f 0900 	mov.w	r9, #0
 80132ee:	07eb      	lsls	r3, r5, #31
 80132f0:	d50a      	bpl.n	8013308 <__pow5mult+0x84>
 80132f2:	4631      	mov	r1, r6
 80132f4:	4622      	mov	r2, r4
 80132f6:	4638      	mov	r0, r7
 80132f8:	f7ff ff1a 	bl	8013130 <__multiply>
 80132fc:	4631      	mov	r1, r6
 80132fe:	4680      	mov	r8, r0
 8013300:	4638      	mov	r0, r7
 8013302:	f7ff fe01 	bl	8012f08 <_Bfree>
 8013306:	4646      	mov	r6, r8
 8013308:	106d      	asrs	r5, r5, #1
 801330a:	d00b      	beq.n	8013324 <__pow5mult+0xa0>
 801330c:	6820      	ldr	r0, [r4, #0]
 801330e:	b938      	cbnz	r0, 8013320 <__pow5mult+0x9c>
 8013310:	4622      	mov	r2, r4
 8013312:	4621      	mov	r1, r4
 8013314:	4638      	mov	r0, r7
 8013316:	f7ff ff0b 	bl	8013130 <__multiply>
 801331a:	6020      	str	r0, [r4, #0]
 801331c:	f8c0 9000 	str.w	r9, [r0]
 8013320:	4604      	mov	r4, r0
 8013322:	e7e4      	b.n	80132ee <__pow5mult+0x6a>
 8013324:	4630      	mov	r0, r6
 8013326:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801332a:	bf00      	nop
 801332c:	08017238 	.word	0x08017238
 8013330:	0801715c 	.word	0x0801715c
 8013334:	080171dc 	.word	0x080171dc

08013338 <__lshift>:
 8013338:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801333c:	460c      	mov	r4, r1
 801333e:	6849      	ldr	r1, [r1, #4]
 8013340:	6923      	ldr	r3, [r4, #16]
 8013342:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8013346:	68a3      	ldr	r3, [r4, #8]
 8013348:	4607      	mov	r7, r0
 801334a:	4691      	mov	r9, r2
 801334c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8013350:	f108 0601 	add.w	r6, r8, #1
 8013354:	42b3      	cmp	r3, r6
 8013356:	db0b      	blt.n	8013370 <__lshift+0x38>
 8013358:	4638      	mov	r0, r7
 801335a:	f7ff fd95 	bl	8012e88 <_Balloc>
 801335e:	4605      	mov	r5, r0
 8013360:	b948      	cbnz	r0, 8013376 <__lshift+0x3e>
 8013362:	4602      	mov	r2, r0
 8013364:	4b28      	ldr	r3, [pc, #160]	@ (8013408 <__lshift+0xd0>)
 8013366:	4829      	ldr	r0, [pc, #164]	@ (801340c <__lshift+0xd4>)
 8013368:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801336c:	f001 fe88 	bl	8015080 <__assert_func>
 8013370:	3101      	adds	r1, #1
 8013372:	005b      	lsls	r3, r3, #1
 8013374:	e7ee      	b.n	8013354 <__lshift+0x1c>
 8013376:	2300      	movs	r3, #0
 8013378:	f100 0114 	add.w	r1, r0, #20
 801337c:	f100 0210 	add.w	r2, r0, #16
 8013380:	4618      	mov	r0, r3
 8013382:	4553      	cmp	r3, sl
 8013384:	db33      	blt.n	80133ee <__lshift+0xb6>
 8013386:	6920      	ldr	r0, [r4, #16]
 8013388:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801338c:	f104 0314 	add.w	r3, r4, #20
 8013390:	f019 091f 	ands.w	r9, r9, #31
 8013394:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8013398:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801339c:	d02b      	beq.n	80133f6 <__lshift+0xbe>
 801339e:	f1c9 0e20 	rsb	lr, r9, #32
 80133a2:	468a      	mov	sl, r1
 80133a4:	2200      	movs	r2, #0
 80133a6:	6818      	ldr	r0, [r3, #0]
 80133a8:	fa00 f009 	lsl.w	r0, r0, r9
 80133ac:	4310      	orrs	r0, r2
 80133ae:	f84a 0b04 	str.w	r0, [sl], #4
 80133b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80133b6:	459c      	cmp	ip, r3
 80133b8:	fa22 f20e 	lsr.w	r2, r2, lr
 80133bc:	d8f3      	bhi.n	80133a6 <__lshift+0x6e>
 80133be:	ebac 0304 	sub.w	r3, ip, r4
 80133c2:	3b15      	subs	r3, #21
 80133c4:	f023 0303 	bic.w	r3, r3, #3
 80133c8:	3304      	adds	r3, #4
 80133ca:	f104 0015 	add.w	r0, r4, #21
 80133ce:	4584      	cmp	ip, r0
 80133d0:	bf38      	it	cc
 80133d2:	2304      	movcc	r3, #4
 80133d4:	50ca      	str	r2, [r1, r3]
 80133d6:	b10a      	cbz	r2, 80133dc <__lshift+0xa4>
 80133d8:	f108 0602 	add.w	r6, r8, #2
 80133dc:	3e01      	subs	r6, #1
 80133de:	4638      	mov	r0, r7
 80133e0:	612e      	str	r6, [r5, #16]
 80133e2:	4621      	mov	r1, r4
 80133e4:	f7ff fd90 	bl	8012f08 <_Bfree>
 80133e8:	4628      	mov	r0, r5
 80133ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80133ee:	f842 0f04 	str.w	r0, [r2, #4]!
 80133f2:	3301      	adds	r3, #1
 80133f4:	e7c5      	b.n	8013382 <__lshift+0x4a>
 80133f6:	3904      	subs	r1, #4
 80133f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80133fc:	f841 2f04 	str.w	r2, [r1, #4]!
 8013400:	459c      	cmp	ip, r3
 8013402:	d8f9      	bhi.n	80133f8 <__lshift+0xc0>
 8013404:	e7ea      	b.n	80133dc <__lshift+0xa4>
 8013406:	bf00      	nop
 8013408:	080171cb 	.word	0x080171cb
 801340c:	080171dc 	.word	0x080171dc

08013410 <__mcmp>:
 8013410:	690a      	ldr	r2, [r1, #16]
 8013412:	4603      	mov	r3, r0
 8013414:	6900      	ldr	r0, [r0, #16]
 8013416:	1a80      	subs	r0, r0, r2
 8013418:	b530      	push	{r4, r5, lr}
 801341a:	d10e      	bne.n	801343a <__mcmp+0x2a>
 801341c:	3314      	adds	r3, #20
 801341e:	3114      	adds	r1, #20
 8013420:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8013424:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8013428:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801342c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8013430:	4295      	cmp	r5, r2
 8013432:	d003      	beq.n	801343c <__mcmp+0x2c>
 8013434:	d205      	bcs.n	8013442 <__mcmp+0x32>
 8013436:	f04f 30ff 	mov.w	r0, #4294967295
 801343a:	bd30      	pop	{r4, r5, pc}
 801343c:	42a3      	cmp	r3, r4
 801343e:	d3f3      	bcc.n	8013428 <__mcmp+0x18>
 8013440:	e7fb      	b.n	801343a <__mcmp+0x2a>
 8013442:	2001      	movs	r0, #1
 8013444:	e7f9      	b.n	801343a <__mcmp+0x2a>
	...

08013448 <__mdiff>:
 8013448:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801344c:	4689      	mov	r9, r1
 801344e:	4606      	mov	r6, r0
 8013450:	4611      	mov	r1, r2
 8013452:	4648      	mov	r0, r9
 8013454:	4614      	mov	r4, r2
 8013456:	f7ff ffdb 	bl	8013410 <__mcmp>
 801345a:	1e05      	subs	r5, r0, #0
 801345c:	d112      	bne.n	8013484 <__mdiff+0x3c>
 801345e:	4629      	mov	r1, r5
 8013460:	4630      	mov	r0, r6
 8013462:	f7ff fd11 	bl	8012e88 <_Balloc>
 8013466:	4602      	mov	r2, r0
 8013468:	b928      	cbnz	r0, 8013476 <__mdiff+0x2e>
 801346a:	4b3f      	ldr	r3, [pc, #252]	@ (8013568 <__mdiff+0x120>)
 801346c:	f240 2137 	movw	r1, #567	@ 0x237
 8013470:	483e      	ldr	r0, [pc, #248]	@ (801356c <__mdiff+0x124>)
 8013472:	f001 fe05 	bl	8015080 <__assert_func>
 8013476:	2301      	movs	r3, #1
 8013478:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801347c:	4610      	mov	r0, r2
 801347e:	b003      	add	sp, #12
 8013480:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013484:	bfbc      	itt	lt
 8013486:	464b      	movlt	r3, r9
 8013488:	46a1      	movlt	r9, r4
 801348a:	4630      	mov	r0, r6
 801348c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8013490:	bfba      	itte	lt
 8013492:	461c      	movlt	r4, r3
 8013494:	2501      	movlt	r5, #1
 8013496:	2500      	movge	r5, #0
 8013498:	f7ff fcf6 	bl	8012e88 <_Balloc>
 801349c:	4602      	mov	r2, r0
 801349e:	b918      	cbnz	r0, 80134a8 <__mdiff+0x60>
 80134a0:	4b31      	ldr	r3, [pc, #196]	@ (8013568 <__mdiff+0x120>)
 80134a2:	f240 2145 	movw	r1, #581	@ 0x245
 80134a6:	e7e3      	b.n	8013470 <__mdiff+0x28>
 80134a8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80134ac:	6926      	ldr	r6, [r4, #16]
 80134ae:	60c5      	str	r5, [r0, #12]
 80134b0:	f109 0310 	add.w	r3, r9, #16
 80134b4:	f109 0514 	add.w	r5, r9, #20
 80134b8:	f104 0e14 	add.w	lr, r4, #20
 80134bc:	f100 0b14 	add.w	fp, r0, #20
 80134c0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80134c4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80134c8:	9301      	str	r3, [sp, #4]
 80134ca:	46d9      	mov	r9, fp
 80134cc:	f04f 0c00 	mov.w	ip, #0
 80134d0:	9b01      	ldr	r3, [sp, #4]
 80134d2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80134d6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80134da:	9301      	str	r3, [sp, #4]
 80134dc:	fa1f f38a 	uxth.w	r3, sl
 80134e0:	4619      	mov	r1, r3
 80134e2:	b283      	uxth	r3, r0
 80134e4:	1acb      	subs	r3, r1, r3
 80134e6:	0c00      	lsrs	r0, r0, #16
 80134e8:	4463      	add	r3, ip
 80134ea:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80134ee:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80134f2:	b29b      	uxth	r3, r3
 80134f4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80134f8:	4576      	cmp	r6, lr
 80134fa:	f849 3b04 	str.w	r3, [r9], #4
 80134fe:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8013502:	d8e5      	bhi.n	80134d0 <__mdiff+0x88>
 8013504:	1b33      	subs	r3, r6, r4
 8013506:	3b15      	subs	r3, #21
 8013508:	f023 0303 	bic.w	r3, r3, #3
 801350c:	3415      	adds	r4, #21
 801350e:	3304      	adds	r3, #4
 8013510:	42a6      	cmp	r6, r4
 8013512:	bf38      	it	cc
 8013514:	2304      	movcc	r3, #4
 8013516:	441d      	add	r5, r3
 8013518:	445b      	add	r3, fp
 801351a:	461e      	mov	r6, r3
 801351c:	462c      	mov	r4, r5
 801351e:	4544      	cmp	r4, r8
 8013520:	d30e      	bcc.n	8013540 <__mdiff+0xf8>
 8013522:	f108 0103 	add.w	r1, r8, #3
 8013526:	1b49      	subs	r1, r1, r5
 8013528:	f021 0103 	bic.w	r1, r1, #3
 801352c:	3d03      	subs	r5, #3
 801352e:	45a8      	cmp	r8, r5
 8013530:	bf38      	it	cc
 8013532:	2100      	movcc	r1, #0
 8013534:	440b      	add	r3, r1
 8013536:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801353a:	b191      	cbz	r1, 8013562 <__mdiff+0x11a>
 801353c:	6117      	str	r7, [r2, #16]
 801353e:	e79d      	b.n	801347c <__mdiff+0x34>
 8013540:	f854 1b04 	ldr.w	r1, [r4], #4
 8013544:	46e6      	mov	lr, ip
 8013546:	0c08      	lsrs	r0, r1, #16
 8013548:	fa1c fc81 	uxtah	ip, ip, r1
 801354c:	4471      	add	r1, lr
 801354e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8013552:	b289      	uxth	r1, r1
 8013554:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8013558:	f846 1b04 	str.w	r1, [r6], #4
 801355c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8013560:	e7dd      	b.n	801351e <__mdiff+0xd6>
 8013562:	3f01      	subs	r7, #1
 8013564:	e7e7      	b.n	8013536 <__mdiff+0xee>
 8013566:	bf00      	nop
 8013568:	080171cb 	.word	0x080171cb
 801356c:	080171dc 	.word	0x080171dc

08013570 <__ulp>:
 8013570:	b082      	sub	sp, #8
 8013572:	ed8d 0b00 	vstr	d0, [sp]
 8013576:	9a01      	ldr	r2, [sp, #4]
 8013578:	4b0f      	ldr	r3, [pc, #60]	@ (80135b8 <__ulp+0x48>)
 801357a:	4013      	ands	r3, r2
 801357c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8013580:	2b00      	cmp	r3, #0
 8013582:	dc08      	bgt.n	8013596 <__ulp+0x26>
 8013584:	425b      	negs	r3, r3
 8013586:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 801358a:	ea4f 5223 	mov.w	r2, r3, asr #20
 801358e:	da04      	bge.n	801359a <__ulp+0x2a>
 8013590:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8013594:	4113      	asrs	r3, r2
 8013596:	2200      	movs	r2, #0
 8013598:	e008      	b.n	80135ac <__ulp+0x3c>
 801359a:	f1a2 0314 	sub.w	r3, r2, #20
 801359e:	2b1e      	cmp	r3, #30
 80135a0:	bfda      	itte	le
 80135a2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80135a6:	40da      	lsrle	r2, r3
 80135a8:	2201      	movgt	r2, #1
 80135aa:	2300      	movs	r3, #0
 80135ac:	4619      	mov	r1, r3
 80135ae:	4610      	mov	r0, r2
 80135b0:	ec41 0b10 	vmov	d0, r0, r1
 80135b4:	b002      	add	sp, #8
 80135b6:	4770      	bx	lr
 80135b8:	7ff00000 	.word	0x7ff00000

080135bc <__b2d>:
 80135bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80135c0:	6906      	ldr	r6, [r0, #16]
 80135c2:	f100 0814 	add.w	r8, r0, #20
 80135c6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80135ca:	1f37      	subs	r7, r6, #4
 80135cc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80135d0:	4610      	mov	r0, r2
 80135d2:	f7ff fd4b 	bl	801306c <__hi0bits>
 80135d6:	f1c0 0320 	rsb	r3, r0, #32
 80135da:	280a      	cmp	r0, #10
 80135dc:	600b      	str	r3, [r1, #0]
 80135de:	491b      	ldr	r1, [pc, #108]	@ (801364c <__b2d+0x90>)
 80135e0:	dc15      	bgt.n	801360e <__b2d+0x52>
 80135e2:	f1c0 0c0b 	rsb	ip, r0, #11
 80135e6:	fa22 f30c 	lsr.w	r3, r2, ip
 80135ea:	45b8      	cmp	r8, r7
 80135ec:	ea43 0501 	orr.w	r5, r3, r1
 80135f0:	bf34      	ite	cc
 80135f2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80135f6:	2300      	movcs	r3, #0
 80135f8:	3015      	adds	r0, #21
 80135fa:	fa02 f000 	lsl.w	r0, r2, r0
 80135fe:	fa23 f30c 	lsr.w	r3, r3, ip
 8013602:	4303      	orrs	r3, r0
 8013604:	461c      	mov	r4, r3
 8013606:	ec45 4b10 	vmov	d0, r4, r5
 801360a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801360e:	45b8      	cmp	r8, r7
 8013610:	bf3a      	itte	cc
 8013612:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8013616:	f1a6 0708 	subcc.w	r7, r6, #8
 801361a:	2300      	movcs	r3, #0
 801361c:	380b      	subs	r0, #11
 801361e:	d012      	beq.n	8013646 <__b2d+0x8a>
 8013620:	f1c0 0120 	rsb	r1, r0, #32
 8013624:	fa23 f401 	lsr.w	r4, r3, r1
 8013628:	4082      	lsls	r2, r0
 801362a:	4322      	orrs	r2, r4
 801362c:	4547      	cmp	r7, r8
 801362e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8013632:	bf8c      	ite	hi
 8013634:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8013638:	2200      	movls	r2, #0
 801363a:	4083      	lsls	r3, r0
 801363c:	40ca      	lsrs	r2, r1
 801363e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8013642:	4313      	orrs	r3, r2
 8013644:	e7de      	b.n	8013604 <__b2d+0x48>
 8013646:	ea42 0501 	orr.w	r5, r2, r1
 801364a:	e7db      	b.n	8013604 <__b2d+0x48>
 801364c:	3ff00000 	.word	0x3ff00000

08013650 <__d2b>:
 8013650:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8013654:	460f      	mov	r7, r1
 8013656:	2101      	movs	r1, #1
 8013658:	ec59 8b10 	vmov	r8, r9, d0
 801365c:	4616      	mov	r6, r2
 801365e:	f7ff fc13 	bl	8012e88 <_Balloc>
 8013662:	4604      	mov	r4, r0
 8013664:	b930      	cbnz	r0, 8013674 <__d2b+0x24>
 8013666:	4602      	mov	r2, r0
 8013668:	4b23      	ldr	r3, [pc, #140]	@ (80136f8 <__d2b+0xa8>)
 801366a:	4824      	ldr	r0, [pc, #144]	@ (80136fc <__d2b+0xac>)
 801366c:	f240 310f 	movw	r1, #783	@ 0x30f
 8013670:	f001 fd06 	bl	8015080 <__assert_func>
 8013674:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8013678:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801367c:	b10d      	cbz	r5, 8013682 <__d2b+0x32>
 801367e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8013682:	9301      	str	r3, [sp, #4]
 8013684:	f1b8 0300 	subs.w	r3, r8, #0
 8013688:	d023      	beq.n	80136d2 <__d2b+0x82>
 801368a:	4668      	mov	r0, sp
 801368c:	9300      	str	r3, [sp, #0]
 801368e:	f7ff fd0c 	bl	80130aa <__lo0bits>
 8013692:	e9dd 1200 	ldrd	r1, r2, [sp]
 8013696:	b1d0      	cbz	r0, 80136ce <__d2b+0x7e>
 8013698:	f1c0 0320 	rsb	r3, r0, #32
 801369c:	fa02 f303 	lsl.w	r3, r2, r3
 80136a0:	430b      	orrs	r3, r1
 80136a2:	40c2      	lsrs	r2, r0
 80136a4:	6163      	str	r3, [r4, #20]
 80136a6:	9201      	str	r2, [sp, #4]
 80136a8:	9b01      	ldr	r3, [sp, #4]
 80136aa:	61a3      	str	r3, [r4, #24]
 80136ac:	2b00      	cmp	r3, #0
 80136ae:	bf0c      	ite	eq
 80136b0:	2201      	moveq	r2, #1
 80136b2:	2202      	movne	r2, #2
 80136b4:	6122      	str	r2, [r4, #16]
 80136b6:	b1a5      	cbz	r5, 80136e2 <__d2b+0x92>
 80136b8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80136bc:	4405      	add	r5, r0
 80136be:	603d      	str	r5, [r7, #0]
 80136c0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80136c4:	6030      	str	r0, [r6, #0]
 80136c6:	4620      	mov	r0, r4
 80136c8:	b003      	add	sp, #12
 80136ca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80136ce:	6161      	str	r1, [r4, #20]
 80136d0:	e7ea      	b.n	80136a8 <__d2b+0x58>
 80136d2:	a801      	add	r0, sp, #4
 80136d4:	f7ff fce9 	bl	80130aa <__lo0bits>
 80136d8:	9b01      	ldr	r3, [sp, #4]
 80136da:	6163      	str	r3, [r4, #20]
 80136dc:	3020      	adds	r0, #32
 80136de:	2201      	movs	r2, #1
 80136e0:	e7e8      	b.n	80136b4 <__d2b+0x64>
 80136e2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80136e6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80136ea:	6038      	str	r0, [r7, #0]
 80136ec:	6918      	ldr	r0, [r3, #16]
 80136ee:	f7ff fcbd 	bl	801306c <__hi0bits>
 80136f2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80136f6:	e7e5      	b.n	80136c4 <__d2b+0x74>
 80136f8:	080171cb 	.word	0x080171cb
 80136fc:	080171dc 	.word	0x080171dc

08013700 <__ratio>:
 8013700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013704:	b085      	sub	sp, #20
 8013706:	e9cd 1000 	strd	r1, r0, [sp]
 801370a:	a902      	add	r1, sp, #8
 801370c:	f7ff ff56 	bl	80135bc <__b2d>
 8013710:	9800      	ldr	r0, [sp, #0]
 8013712:	a903      	add	r1, sp, #12
 8013714:	ec55 4b10 	vmov	r4, r5, d0
 8013718:	f7ff ff50 	bl	80135bc <__b2d>
 801371c:	9b01      	ldr	r3, [sp, #4]
 801371e:	6919      	ldr	r1, [r3, #16]
 8013720:	9b00      	ldr	r3, [sp, #0]
 8013722:	691b      	ldr	r3, [r3, #16]
 8013724:	1ac9      	subs	r1, r1, r3
 8013726:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 801372a:	1a9b      	subs	r3, r3, r2
 801372c:	ec5b ab10 	vmov	sl, fp, d0
 8013730:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8013734:	2b00      	cmp	r3, #0
 8013736:	bfce      	itee	gt
 8013738:	462a      	movgt	r2, r5
 801373a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801373e:	465a      	movle	r2, fp
 8013740:	462f      	mov	r7, r5
 8013742:	46d9      	mov	r9, fp
 8013744:	bfcc      	ite	gt
 8013746:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801374a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 801374e:	464b      	mov	r3, r9
 8013750:	4652      	mov	r2, sl
 8013752:	4620      	mov	r0, r4
 8013754:	4639      	mov	r1, r7
 8013756:	f7ed f8a1 	bl	800089c <__aeabi_ddiv>
 801375a:	ec41 0b10 	vmov	d0, r0, r1
 801375e:	b005      	add	sp, #20
 8013760:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08013764 <__copybits>:
 8013764:	3901      	subs	r1, #1
 8013766:	b570      	push	{r4, r5, r6, lr}
 8013768:	1149      	asrs	r1, r1, #5
 801376a:	6914      	ldr	r4, [r2, #16]
 801376c:	3101      	adds	r1, #1
 801376e:	f102 0314 	add.w	r3, r2, #20
 8013772:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8013776:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801377a:	1f05      	subs	r5, r0, #4
 801377c:	42a3      	cmp	r3, r4
 801377e:	d30c      	bcc.n	801379a <__copybits+0x36>
 8013780:	1aa3      	subs	r3, r4, r2
 8013782:	3b11      	subs	r3, #17
 8013784:	f023 0303 	bic.w	r3, r3, #3
 8013788:	3211      	adds	r2, #17
 801378a:	42a2      	cmp	r2, r4
 801378c:	bf88      	it	hi
 801378e:	2300      	movhi	r3, #0
 8013790:	4418      	add	r0, r3
 8013792:	2300      	movs	r3, #0
 8013794:	4288      	cmp	r0, r1
 8013796:	d305      	bcc.n	80137a4 <__copybits+0x40>
 8013798:	bd70      	pop	{r4, r5, r6, pc}
 801379a:	f853 6b04 	ldr.w	r6, [r3], #4
 801379e:	f845 6f04 	str.w	r6, [r5, #4]!
 80137a2:	e7eb      	b.n	801377c <__copybits+0x18>
 80137a4:	f840 3b04 	str.w	r3, [r0], #4
 80137a8:	e7f4      	b.n	8013794 <__copybits+0x30>

080137aa <__any_on>:
 80137aa:	f100 0214 	add.w	r2, r0, #20
 80137ae:	6900      	ldr	r0, [r0, #16]
 80137b0:	114b      	asrs	r3, r1, #5
 80137b2:	4298      	cmp	r0, r3
 80137b4:	b510      	push	{r4, lr}
 80137b6:	db11      	blt.n	80137dc <__any_on+0x32>
 80137b8:	dd0a      	ble.n	80137d0 <__any_on+0x26>
 80137ba:	f011 011f 	ands.w	r1, r1, #31
 80137be:	d007      	beq.n	80137d0 <__any_on+0x26>
 80137c0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80137c4:	fa24 f001 	lsr.w	r0, r4, r1
 80137c8:	fa00 f101 	lsl.w	r1, r0, r1
 80137cc:	428c      	cmp	r4, r1
 80137ce:	d10b      	bne.n	80137e8 <__any_on+0x3e>
 80137d0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80137d4:	4293      	cmp	r3, r2
 80137d6:	d803      	bhi.n	80137e0 <__any_on+0x36>
 80137d8:	2000      	movs	r0, #0
 80137da:	bd10      	pop	{r4, pc}
 80137dc:	4603      	mov	r3, r0
 80137de:	e7f7      	b.n	80137d0 <__any_on+0x26>
 80137e0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80137e4:	2900      	cmp	r1, #0
 80137e6:	d0f5      	beq.n	80137d4 <__any_on+0x2a>
 80137e8:	2001      	movs	r0, #1
 80137ea:	e7f6      	b.n	80137da <__any_on+0x30>

080137ec <sulp>:
 80137ec:	b570      	push	{r4, r5, r6, lr}
 80137ee:	4604      	mov	r4, r0
 80137f0:	460d      	mov	r5, r1
 80137f2:	ec45 4b10 	vmov	d0, r4, r5
 80137f6:	4616      	mov	r6, r2
 80137f8:	f7ff feba 	bl	8013570 <__ulp>
 80137fc:	ec51 0b10 	vmov	r0, r1, d0
 8013800:	b17e      	cbz	r6, 8013822 <sulp+0x36>
 8013802:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8013806:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801380a:	2b00      	cmp	r3, #0
 801380c:	dd09      	ble.n	8013822 <sulp+0x36>
 801380e:	051b      	lsls	r3, r3, #20
 8013810:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8013814:	2400      	movs	r4, #0
 8013816:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 801381a:	4622      	mov	r2, r4
 801381c:	462b      	mov	r3, r5
 801381e:	f7ec ff13 	bl	8000648 <__aeabi_dmul>
 8013822:	ec41 0b10 	vmov	d0, r0, r1
 8013826:	bd70      	pop	{r4, r5, r6, pc}

08013828 <_strtod_l>:
 8013828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801382c:	b09f      	sub	sp, #124	@ 0x7c
 801382e:	460c      	mov	r4, r1
 8013830:	9217      	str	r2, [sp, #92]	@ 0x5c
 8013832:	2200      	movs	r2, #0
 8013834:	921a      	str	r2, [sp, #104]	@ 0x68
 8013836:	9005      	str	r0, [sp, #20]
 8013838:	f04f 0a00 	mov.w	sl, #0
 801383c:	f04f 0b00 	mov.w	fp, #0
 8013840:	460a      	mov	r2, r1
 8013842:	9219      	str	r2, [sp, #100]	@ 0x64
 8013844:	7811      	ldrb	r1, [r2, #0]
 8013846:	292b      	cmp	r1, #43	@ 0x2b
 8013848:	d04a      	beq.n	80138e0 <_strtod_l+0xb8>
 801384a:	d838      	bhi.n	80138be <_strtod_l+0x96>
 801384c:	290d      	cmp	r1, #13
 801384e:	d832      	bhi.n	80138b6 <_strtod_l+0x8e>
 8013850:	2908      	cmp	r1, #8
 8013852:	d832      	bhi.n	80138ba <_strtod_l+0x92>
 8013854:	2900      	cmp	r1, #0
 8013856:	d03b      	beq.n	80138d0 <_strtod_l+0xa8>
 8013858:	2200      	movs	r2, #0
 801385a:	920b      	str	r2, [sp, #44]	@ 0x2c
 801385c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 801385e:	782a      	ldrb	r2, [r5, #0]
 8013860:	2a30      	cmp	r2, #48	@ 0x30
 8013862:	f040 80b3 	bne.w	80139cc <_strtod_l+0x1a4>
 8013866:	786a      	ldrb	r2, [r5, #1]
 8013868:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801386c:	2a58      	cmp	r2, #88	@ 0x58
 801386e:	d16e      	bne.n	801394e <_strtod_l+0x126>
 8013870:	9302      	str	r3, [sp, #8]
 8013872:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013874:	9301      	str	r3, [sp, #4]
 8013876:	ab1a      	add	r3, sp, #104	@ 0x68
 8013878:	9300      	str	r3, [sp, #0]
 801387a:	4a8e      	ldr	r2, [pc, #568]	@ (8013ab4 <_strtod_l+0x28c>)
 801387c:	9805      	ldr	r0, [sp, #20]
 801387e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8013880:	a919      	add	r1, sp, #100	@ 0x64
 8013882:	f001 fc97 	bl	80151b4 <__gethex>
 8013886:	f010 060f 	ands.w	r6, r0, #15
 801388a:	4604      	mov	r4, r0
 801388c:	d005      	beq.n	801389a <_strtod_l+0x72>
 801388e:	2e06      	cmp	r6, #6
 8013890:	d128      	bne.n	80138e4 <_strtod_l+0xbc>
 8013892:	3501      	adds	r5, #1
 8013894:	2300      	movs	r3, #0
 8013896:	9519      	str	r5, [sp, #100]	@ 0x64
 8013898:	930b      	str	r3, [sp, #44]	@ 0x2c
 801389a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801389c:	2b00      	cmp	r3, #0
 801389e:	f040 858e 	bne.w	80143be <_strtod_l+0xb96>
 80138a2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80138a4:	b1cb      	cbz	r3, 80138da <_strtod_l+0xb2>
 80138a6:	4652      	mov	r2, sl
 80138a8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 80138ac:	ec43 2b10 	vmov	d0, r2, r3
 80138b0:	b01f      	add	sp, #124	@ 0x7c
 80138b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80138b6:	2920      	cmp	r1, #32
 80138b8:	d1ce      	bne.n	8013858 <_strtod_l+0x30>
 80138ba:	3201      	adds	r2, #1
 80138bc:	e7c1      	b.n	8013842 <_strtod_l+0x1a>
 80138be:	292d      	cmp	r1, #45	@ 0x2d
 80138c0:	d1ca      	bne.n	8013858 <_strtod_l+0x30>
 80138c2:	2101      	movs	r1, #1
 80138c4:	910b      	str	r1, [sp, #44]	@ 0x2c
 80138c6:	1c51      	adds	r1, r2, #1
 80138c8:	9119      	str	r1, [sp, #100]	@ 0x64
 80138ca:	7852      	ldrb	r2, [r2, #1]
 80138cc:	2a00      	cmp	r2, #0
 80138ce:	d1c5      	bne.n	801385c <_strtod_l+0x34>
 80138d0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80138d2:	9419      	str	r4, [sp, #100]	@ 0x64
 80138d4:	2b00      	cmp	r3, #0
 80138d6:	f040 8570 	bne.w	80143ba <_strtod_l+0xb92>
 80138da:	4652      	mov	r2, sl
 80138dc:	465b      	mov	r3, fp
 80138de:	e7e5      	b.n	80138ac <_strtod_l+0x84>
 80138e0:	2100      	movs	r1, #0
 80138e2:	e7ef      	b.n	80138c4 <_strtod_l+0x9c>
 80138e4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80138e6:	b13a      	cbz	r2, 80138f8 <_strtod_l+0xd0>
 80138e8:	2135      	movs	r1, #53	@ 0x35
 80138ea:	a81c      	add	r0, sp, #112	@ 0x70
 80138ec:	f7ff ff3a 	bl	8013764 <__copybits>
 80138f0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80138f2:	9805      	ldr	r0, [sp, #20]
 80138f4:	f7ff fb08 	bl	8012f08 <_Bfree>
 80138f8:	3e01      	subs	r6, #1
 80138fa:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80138fc:	2e04      	cmp	r6, #4
 80138fe:	d806      	bhi.n	801390e <_strtod_l+0xe6>
 8013900:	e8df f006 	tbb	[pc, r6]
 8013904:	201d0314 	.word	0x201d0314
 8013908:	14          	.byte	0x14
 8013909:	00          	.byte	0x00
 801390a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 801390e:	05e1      	lsls	r1, r4, #23
 8013910:	bf48      	it	mi
 8013912:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8013916:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801391a:	0d1b      	lsrs	r3, r3, #20
 801391c:	051b      	lsls	r3, r3, #20
 801391e:	2b00      	cmp	r3, #0
 8013920:	d1bb      	bne.n	801389a <_strtod_l+0x72>
 8013922:	f7fe fb21 	bl	8011f68 <__errno>
 8013926:	2322      	movs	r3, #34	@ 0x22
 8013928:	6003      	str	r3, [r0, #0]
 801392a:	e7b6      	b.n	801389a <_strtod_l+0x72>
 801392c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8013930:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8013934:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8013938:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801393c:	e7e7      	b.n	801390e <_strtod_l+0xe6>
 801393e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8013abc <_strtod_l+0x294>
 8013942:	e7e4      	b.n	801390e <_strtod_l+0xe6>
 8013944:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8013948:	f04f 3aff 	mov.w	sl, #4294967295
 801394c:	e7df      	b.n	801390e <_strtod_l+0xe6>
 801394e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013950:	1c5a      	adds	r2, r3, #1
 8013952:	9219      	str	r2, [sp, #100]	@ 0x64
 8013954:	785b      	ldrb	r3, [r3, #1]
 8013956:	2b30      	cmp	r3, #48	@ 0x30
 8013958:	d0f9      	beq.n	801394e <_strtod_l+0x126>
 801395a:	2b00      	cmp	r3, #0
 801395c:	d09d      	beq.n	801389a <_strtod_l+0x72>
 801395e:	2301      	movs	r3, #1
 8013960:	9309      	str	r3, [sp, #36]	@ 0x24
 8013962:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013964:	930c      	str	r3, [sp, #48]	@ 0x30
 8013966:	2300      	movs	r3, #0
 8013968:	9308      	str	r3, [sp, #32]
 801396a:	930a      	str	r3, [sp, #40]	@ 0x28
 801396c:	461f      	mov	r7, r3
 801396e:	220a      	movs	r2, #10
 8013970:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8013972:	7805      	ldrb	r5, [r0, #0]
 8013974:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8013978:	b2d9      	uxtb	r1, r3
 801397a:	2909      	cmp	r1, #9
 801397c:	d928      	bls.n	80139d0 <_strtod_l+0x1a8>
 801397e:	494e      	ldr	r1, [pc, #312]	@ (8013ab8 <_strtod_l+0x290>)
 8013980:	2201      	movs	r2, #1
 8013982:	f7fe fa94 	bl	8011eae <strncmp>
 8013986:	2800      	cmp	r0, #0
 8013988:	d032      	beq.n	80139f0 <_strtod_l+0x1c8>
 801398a:	2000      	movs	r0, #0
 801398c:	462a      	mov	r2, r5
 801398e:	4681      	mov	r9, r0
 8013990:	463d      	mov	r5, r7
 8013992:	4603      	mov	r3, r0
 8013994:	2a65      	cmp	r2, #101	@ 0x65
 8013996:	d001      	beq.n	801399c <_strtod_l+0x174>
 8013998:	2a45      	cmp	r2, #69	@ 0x45
 801399a:	d114      	bne.n	80139c6 <_strtod_l+0x19e>
 801399c:	b91d      	cbnz	r5, 80139a6 <_strtod_l+0x17e>
 801399e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80139a0:	4302      	orrs	r2, r0
 80139a2:	d095      	beq.n	80138d0 <_strtod_l+0xa8>
 80139a4:	2500      	movs	r5, #0
 80139a6:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80139a8:	1c62      	adds	r2, r4, #1
 80139aa:	9219      	str	r2, [sp, #100]	@ 0x64
 80139ac:	7862      	ldrb	r2, [r4, #1]
 80139ae:	2a2b      	cmp	r2, #43	@ 0x2b
 80139b0:	d077      	beq.n	8013aa2 <_strtod_l+0x27a>
 80139b2:	2a2d      	cmp	r2, #45	@ 0x2d
 80139b4:	d07b      	beq.n	8013aae <_strtod_l+0x286>
 80139b6:	f04f 0c00 	mov.w	ip, #0
 80139ba:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80139be:	2909      	cmp	r1, #9
 80139c0:	f240 8082 	bls.w	8013ac8 <_strtod_l+0x2a0>
 80139c4:	9419      	str	r4, [sp, #100]	@ 0x64
 80139c6:	f04f 0800 	mov.w	r8, #0
 80139ca:	e0a2      	b.n	8013b12 <_strtod_l+0x2ea>
 80139cc:	2300      	movs	r3, #0
 80139ce:	e7c7      	b.n	8013960 <_strtod_l+0x138>
 80139d0:	2f08      	cmp	r7, #8
 80139d2:	bfd5      	itete	le
 80139d4:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 80139d6:	9908      	ldrgt	r1, [sp, #32]
 80139d8:	fb02 3301 	mlale	r3, r2, r1, r3
 80139dc:	fb02 3301 	mlagt	r3, r2, r1, r3
 80139e0:	f100 0001 	add.w	r0, r0, #1
 80139e4:	bfd4      	ite	le
 80139e6:	930a      	strle	r3, [sp, #40]	@ 0x28
 80139e8:	9308      	strgt	r3, [sp, #32]
 80139ea:	3701      	adds	r7, #1
 80139ec:	9019      	str	r0, [sp, #100]	@ 0x64
 80139ee:	e7bf      	b.n	8013970 <_strtod_l+0x148>
 80139f0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80139f2:	1c5a      	adds	r2, r3, #1
 80139f4:	9219      	str	r2, [sp, #100]	@ 0x64
 80139f6:	785a      	ldrb	r2, [r3, #1]
 80139f8:	b37f      	cbz	r7, 8013a5a <_strtod_l+0x232>
 80139fa:	4681      	mov	r9, r0
 80139fc:	463d      	mov	r5, r7
 80139fe:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8013a02:	2b09      	cmp	r3, #9
 8013a04:	d912      	bls.n	8013a2c <_strtod_l+0x204>
 8013a06:	2301      	movs	r3, #1
 8013a08:	e7c4      	b.n	8013994 <_strtod_l+0x16c>
 8013a0a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013a0c:	1c5a      	adds	r2, r3, #1
 8013a0e:	9219      	str	r2, [sp, #100]	@ 0x64
 8013a10:	785a      	ldrb	r2, [r3, #1]
 8013a12:	3001      	adds	r0, #1
 8013a14:	2a30      	cmp	r2, #48	@ 0x30
 8013a16:	d0f8      	beq.n	8013a0a <_strtod_l+0x1e2>
 8013a18:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8013a1c:	2b08      	cmp	r3, #8
 8013a1e:	f200 84d3 	bhi.w	80143c8 <_strtod_l+0xba0>
 8013a22:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013a24:	930c      	str	r3, [sp, #48]	@ 0x30
 8013a26:	4681      	mov	r9, r0
 8013a28:	2000      	movs	r0, #0
 8013a2a:	4605      	mov	r5, r0
 8013a2c:	3a30      	subs	r2, #48	@ 0x30
 8013a2e:	f100 0301 	add.w	r3, r0, #1
 8013a32:	d02a      	beq.n	8013a8a <_strtod_l+0x262>
 8013a34:	4499      	add	r9, r3
 8013a36:	eb00 0c05 	add.w	ip, r0, r5
 8013a3a:	462b      	mov	r3, r5
 8013a3c:	210a      	movs	r1, #10
 8013a3e:	4563      	cmp	r3, ip
 8013a40:	d10d      	bne.n	8013a5e <_strtod_l+0x236>
 8013a42:	1c69      	adds	r1, r5, #1
 8013a44:	4401      	add	r1, r0
 8013a46:	4428      	add	r0, r5
 8013a48:	2808      	cmp	r0, #8
 8013a4a:	dc16      	bgt.n	8013a7a <_strtod_l+0x252>
 8013a4c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8013a4e:	230a      	movs	r3, #10
 8013a50:	fb03 2300 	mla	r3, r3, r0, r2
 8013a54:	930a      	str	r3, [sp, #40]	@ 0x28
 8013a56:	2300      	movs	r3, #0
 8013a58:	e018      	b.n	8013a8c <_strtod_l+0x264>
 8013a5a:	4638      	mov	r0, r7
 8013a5c:	e7da      	b.n	8013a14 <_strtod_l+0x1ec>
 8013a5e:	2b08      	cmp	r3, #8
 8013a60:	f103 0301 	add.w	r3, r3, #1
 8013a64:	dc03      	bgt.n	8013a6e <_strtod_l+0x246>
 8013a66:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8013a68:	434e      	muls	r6, r1
 8013a6a:	960a      	str	r6, [sp, #40]	@ 0x28
 8013a6c:	e7e7      	b.n	8013a3e <_strtod_l+0x216>
 8013a6e:	2b10      	cmp	r3, #16
 8013a70:	bfde      	ittt	le
 8013a72:	9e08      	ldrle	r6, [sp, #32]
 8013a74:	434e      	mulle	r6, r1
 8013a76:	9608      	strle	r6, [sp, #32]
 8013a78:	e7e1      	b.n	8013a3e <_strtod_l+0x216>
 8013a7a:	280f      	cmp	r0, #15
 8013a7c:	dceb      	bgt.n	8013a56 <_strtod_l+0x22e>
 8013a7e:	9808      	ldr	r0, [sp, #32]
 8013a80:	230a      	movs	r3, #10
 8013a82:	fb03 2300 	mla	r3, r3, r0, r2
 8013a86:	9308      	str	r3, [sp, #32]
 8013a88:	e7e5      	b.n	8013a56 <_strtod_l+0x22e>
 8013a8a:	4629      	mov	r1, r5
 8013a8c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8013a8e:	1c50      	adds	r0, r2, #1
 8013a90:	9019      	str	r0, [sp, #100]	@ 0x64
 8013a92:	7852      	ldrb	r2, [r2, #1]
 8013a94:	4618      	mov	r0, r3
 8013a96:	460d      	mov	r5, r1
 8013a98:	e7b1      	b.n	80139fe <_strtod_l+0x1d6>
 8013a9a:	f04f 0900 	mov.w	r9, #0
 8013a9e:	2301      	movs	r3, #1
 8013aa0:	e77d      	b.n	801399e <_strtod_l+0x176>
 8013aa2:	f04f 0c00 	mov.w	ip, #0
 8013aa6:	1ca2      	adds	r2, r4, #2
 8013aa8:	9219      	str	r2, [sp, #100]	@ 0x64
 8013aaa:	78a2      	ldrb	r2, [r4, #2]
 8013aac:	e785      	b.n	80139ba <_strtod_l+0x192>
 8013aae:	f04f 0c01 	mov.w	ip, #1
 8013ab2:	e7f8      	b.n	8013aa6 <_strtod_l+0x27e>
 8013ab4:	08017350 	.word	0x08017350
 8013ab8:	08017338 	.word	0x08017338
 8013abc:	7ff00000 	.word	0x7ff00000
 8013ac0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8013ac2:	1c51      	adds	r1, r2, #1
 8013ac4:	9119      	str	r1, [sp, #100]	@ 0x64
 8013ac6:	7852      	ldrb	r2, [r2, #1]
 8013ac8:	2a30      	cmp	r2, #48	@ 0x30
 8013aca:	d0f9      	beq.n	8013ac0 <_strtod_l+0x298>
 8013acc:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8013ad0:	2908      	cmp	r1, #8
 8013ad2:	f63f af78 	bhi.w	80139c6 <_strtod_l+0x19e>
 8013ad6:	3a30      	subs	r2, #48	@ 0x30
 8013ad8:	920e      	str	r2, [sp, #56]	@ 0x38
 8013ada:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8013adc:	920f      	str	r2, [sp, #60]	@ 0x3c
 8013ade:	f04f 080a 	mov.w	r8, #10
 8013ae2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8013ae4:	1c56      	adds	r6, r2, #1
 8013ae6:	9619      	str	r6, [sp, #100]	@ 0x64
 8013ae8:	7852      	ldrb	r2, [r2, #1]
 8013aea:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8013aee:	f1be 0f09 	cmp.w	lr, #9
 8013af2:	d939      	bls.n	8013b68 <_strtod_l+0x340>
 8013af4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8013af6:	1a76      	subs	r6, r6, r1
 8013af8:	2e08      	cmp	r6, #8
 8013afa:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8013afe:	dc03      	bgt.n	8013b08 <_strtod_l+0x2e0>
 8013b00:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8013b02:	4588      	cmp	r8, r1
 8013b04:	bfa8      	it	ge
 8013b06:	4688      	movge	r8, r1
 8013b08:	f1bc 0f00 	cmp.w	ip, #0
 8013b0c:	d001      	beq.n	8013b12 <_strtod_l+0x2ea>
 8013b0e:	f1c8 0800 	rsb	r8, r8, #0
 8013b12:	2d00      	cmp	r5, #0
 8013b14:	d14e      	bne.n	8013bb4 <_strtod_l+0x38c>
 8013b16:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8013b18:	4308      	orrs	r0, r1
 8013b1a:	f47f aebe 	bne.w	801389a <_strtod_l+0x72>
 8013b1e:	2b00      	cmp	r3, #0
 8013b20:	f47f aed6 	bne.w	80138d0 <_strtod_l+0xa8>
 8013b24:	2a69      	cmp	r2, #105	@ 0x69
 8013b26:	d028      	beq.n	8013b7a <_strtod_l+0x352>
 8013b28:	dc25      	bgt.n	8013b76 <_strtod_l+0x34e>
 8013b2a:	2a49      	cmp	r2, #73	@ 0x49
 8013b2c:	d025      	beq.n	8013b7a <_strtod_l+0x352>
 8013b2e:	2a4e      	cmp	r2, #78	@ 0x4e
 8013b30:	f47f aece 	bne.w	80138d0 <_strtod_l+0xa8>
 8013b34:	499b      	ldr	r1, [pc, #620]	@ (8013da4 <_strtod_l+0x57c>)
 8013b36:	a819      	add	r0, sp, #100	@ 0x64
 8013b38:	f001 fd5e 	bl	80155f8 <__match>
 8013b3c:	2800      	cmp	r0, #0
 8013b3e:	f43f aec7 	beq.w	80138d0 <_strtod_l+0xa8>
 8013b42:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013b44:	781b      	ldrb	r3, [r3, #0]
 8013b46:	2b28      	cmp	r3, #40	@ 0x28
 8013b48:	d12e      	bne.n	8013ba8 <_strtod_l+0x380>
 8013b4a:	4997      	ldr	r1, [pc, #604]	@ (8013da8 <_strtod_l+0x580>)
 8013b4c:	aa1c      	add	r2, sp, #112	@ 0x70
 8013b4e:	a819      	add	r0, sp, #100	@ 0x64
 8013b50:	f001 fd66 	bl	8015620 <__hexnan>
 8013b54:	2805      	cmp	r0, #5
 8013b56:	d127      	bne.n	8013ba8 <_strtod_l+0x380>
 8013b58:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8013b5a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8013b5e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8013b62:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8013b66:	e698      	b.n	801389a <_strtod_l+0x72>
 8013b68:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8013b6a:	fb08 2101 	mla	r1, r8, r1, r2
 8013b6e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8013b72:	920e      	str	r2, [sp, #56]	@ 0x38
 8013b74:	e7b5      	b.n	8013ae2 <_strtod_l+0x2ba>
 8013b76:	2a6e      	cmp	r2, #110	@ 0x6e
 8013b78:	e7da      	b.n	8013b30 <_strtod_l+0x308>
 8013b7a:	498c      	ldr	r1, [pc, #560]	@ (8013dac <_strtod_l+0x584>)
 8013b7c:	a819      	add	r0, sp, #100	@ 0x64
 8013b7e:	f001 fd3b 	bl	80155f8 <__match>
 8013b82:	2800      	cmp	r0, #0
 8013b84:	f43f aea4 	beq.w	80138d0 <_strtod_l+0xa8>
 8013b88:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013b8a:	4989      	ldr	r1, [pc, #548]	@ (8013db0 <_strtod_l+0x588>)
 8013b8c:	3b01      	subs	r3, #1
 8013b8e:	a819      	add	r0, sp, #100	@ 0x64
 8013b90:	9319      	str	r3, [sp, #100]	@ 0x64
 8013b92:	f001 fd31 	bl	80155f8 <__match>
 8013b96:	b910      	cbnz	r0, 8013b9e <_strtod_l+0x376>
 8013b98:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013b9a:	3301      	adds	r3, #1
 8013b9c:	9319      	str	r3, [sp, #100]	@ 0x64
 8013b9e:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8013dc0 <_strtod_l+0x598>
 8013ba2:	f04f 0a00 	mov.w	sl, #0
 8013ba6:	e678      	b.n	801389a <_strtod_l+0x72>
 8013ba8:	4882      	ldr	r0, [pc, #520]	@ (8013db4 <_strtod_l+0x58c>)
 8013baa:	f001 fa61 	bl	8015070 <nan>
 8013bae:	ec5b ab10 	vmov	sl, fp, d0
 8013bb2:	e672      	b.n	801389a <_strtod_l+0x72>
 8013bb4:	eba8 0309 	sub.w	r3, r8, r9
 8013bb8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8013bba:	9309      	str	r3, [sp, #36]	@ 0x24
 8013bbc:	2f00      	cmp	r7, #0
 8013bbe:	bf08      	it	eq
 8013bc0:	462f      	moveq	r7, r5
 8013bc2:	2d10      	cmp	r5, #16
 8013bc4:	462c      	mov	r4, r5
 8013bc6:	bfa8      	it	ge
 8013bc8:	2410      	movge	r4, #16
 8013bca:	f7ec fcc3 	bl	8000554 <__aeabi_ui2d>
 8013bce:	2d09      	cmp	r5, #9
 8013bd0:	4682      	mov	sl, r0
 8013bd2:	468b      	mov	fp, r1
 8013bd4:	dc13      	bgt.n	8013bfe <_strtod_l+0x3d6>
 8013bd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013bd8:	2b00      	cmp	r3, #0
 8013bda:	f43f ae5e 	beq.w	801389a <_strtod_l+0x72>
 8013bde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013be0:	dd78      	ble.n	8013cd4 <_strtod_l+0x4ac>
 8013be2:	2b16      	cmp	r3, #22
 8013be4:	dc5f      	bgt.n	8013ca6 <_strtod_l+0x47e>
 8013be6:	4974      	ldr	r1, [pc, #464]	@ (8013db8 <_strtod_l+0x590>)
 8013be8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8013bec:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013bf0:	4652      	mov	r2, sl
 8013bf2:	465b      	mov	r3, fp
 8013bf4:	f7ec fd28 	bl	8000648 <__aeabi_dmul>
 8013bf8:	4682      	mov	sl, r0
 8013bfa:	468b      	mov	fp, r1
 8013bfc:	e64d      	b.n	801389a <_strtod_l+0x72>
 8013bfe:	4b6e      	ldr	r3, [pc, #440]	@ (8013db8 <_strtod_l+0x590>)
 8013c00:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8013c04:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8013c08:	f7ec fd1e 	bl	8000648 <__aeabi_dmul>
 8013c0c:	4682      	mov	sl, r0
 8013c0e:	9808      	ldr	r0, [sp, #32]
 8013c10:	468b      	mov	fp, r1
 8013c12:	f7ec fc9f 	bl	8000554 <__aeabi_ui2d>
 8013c16:	4602      	mov	r2, r0
 8013c18:	460b      	mov	r3, r1
 8013c1a:	4650      	mov	r0, sl
 8013c1c:	4659      	mov	r1, fp
 8013c1e:	f7ec fb5d 	bl	80002dc <__adddf3>
 8013c22:	2d0f      	cmp	r5, #15
 8013c24:	4682      	mov	sl, r0
 8013c26:	468b      	mov	fp, r1
 8013c28:	ddd5      	ble.n	8013bd6 <_strtod_l+0x3ae>
 8013c2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013c2c:	1b2c      	subs	r4, r5, r4
 8013c2e:	441c      	add	r4, r3
 8013c30:	2c00      	cmp	r4, #0
 8013c32:	f340 8096 	ble.w	8013d62 <_strtod_l+0x53a>
 8013c36:	f014 030f 	ands.w	r3, r4, #15
 8013c3a:	d00a      	beq.n	8013c52 <_strtod_l+0x42a>
 8013c3c:	495e      	ldr	r1, [pc, #376]	@ (8013db8 <_strtod_l+0x590>)
 8013c3e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8013c42:	4652      	mov	r2, sl
 8013c44:	465b      	mov	r3, fp
 8013c46:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013c4a:	f7ec fcfd 	bl	8000648 <__aeabi_dmul>
 8013c4e:	4682      	mov	sl, r0
 8013c50:	468b      	mov	fp, r1
 8013c52:	f034 040f 	bics.w	r4, r4, #15
 8013c56:	d073      	beq.n	8013d40 <_strtod_l+0x518>
 8013c58:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8013c5c:	dd48      	ble.n	8013cf0 <_strtod_l+0x4c8>
 8013c5e:	2400      	movs	r4, #0
 8013c60:	46a0      	mov	r8, r4
 8013c62:	940a      	str	r4, [sp, #40]	@ 0x28
 8013c64:	46a1      	mov	r9, r4
 8013c66:	9a05      	ldr	r2, [sp, #20]
 8013c68:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8013dc0 <_strtod_l+0x598>
 8013c6c:	2322      	movs	r3, #34	@ 0x22
 8013c6e:	6013      	str	r3, [r2, #0]
 8013c70:	f04f 0a00 	mov.w	sl, #0
 8013c74:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013c76:	2b00      	cmp	r3, #0
 8013c78:	f43f ae0f 	beq.w	801389a <_strtod_l+0x72>
 8013c7c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8013c7e:	9805      	ldr	r0, [sp, #20]
 8013c80:	f7ff f942 	bl	8012f08 <_Bfree>
 8013c84:	9805      	ldr	r0, [sp, #20]
 8013c86:	4649      	mov	r1, r9
 8013c88:	f7ff f93e 	bl	8012f08 <_Bfree>
 8013c8c:	9805      	ldr	r0, [sp, #20]
 8013c8e:	4641      	mov	r1, r8
 8013c90:	f7ff f93a 	bl	8012f08 <_Bfree>
 8013c94:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8013c96:	9805      	ldr	r0, [sp, #20]
 8013c98:	f7ff f936 	bl	8012f08 <_Bfree>
 8013c9c:	9805      	ldr	r0, [sp, #20]
 8013c9e:	4621      	mov	r1, r4
 8013ca0:	f7ff f932 	bl	8012f08 <_Bfree>
 8013ca4:	e5f9      	b.n	801389a <_strtod_l+0x72>
 8013ca6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013ca8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8013cac:	4293      	cmp	r3, r2
 8013cae:	dbbc      	blt.n	8013c2a <_strtod_l+0x402>
 8013cb0:	4c41      	ldr	r4, [pc, #260]	@ (8013db8 <_strtod_l+0x590>)
 8013cb2:	f1c5 050f 	rsb	r5, r5, #15
 8013cb6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8013cba:	4652      	mov	r2, sl
 8013cbc:	465b      	mov	r3, fp
 8013cbe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013cc2:	f7ec fcc1 	bl	8000648 <__aeabi_dmul>
 8013cc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013cc8:	1b5d      	subs	r5, r3, r5
 8013cca:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8013cce:	e9d4 2300 	ldrd	r2, r3, [r4]
 8013cd2:	e78f      	b.n	8013bf4 <_strtod_l+0x3cc>
 8013cd4:	3316      	adds	r3, #22
 8013cd6:	dba8      	blt.n	8013c2a <_strtod_l+0x402>
 8013cd8:	4b37      	ldr	r3, [pc, #220]	@ (8013db8 <_strtod_l+0x590>)
 8013cda:	eba9 0808 	sub.w	r8, r9, r8
 8013cde:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8013ce2:	e9d8 2300 	ldrd	r2, r3, [r8]
 8013ce6:	4650      	mov	r0, sl
 8013ce8:	4659      	mov	r1, fp
 8013cea:	f7ec fdd7 	bl	800089c <__aeabi_ddiv>
 8013cee:	e783      	b.n	8013bf8 <_strtod_l+0x3d0>
 8013cf0:	4b32      	ldr	r3, [pc, #200]	@ (8013dbc <_strtod_l+0x594>)
 8013cf2:	9308      	str	r3, [sp, #32]
 8013cf4:	2300      	movs	r3, #0
 8013cf6:	1124      	asrs	r4, r4, #4
 8013cf8:	4650      	mov	r0, sl
 8013cfa:	4659      	mov	r1, fp
 8013cfc:	461e      	mov	r6, r3
 8013cfe:	2c01      	cmp	r4, #1
 8013d00:	dc21      	bgt.n	8013d46 <_strtod_l+0x51e>
 8013d02:	b10b      	cbz	r3, 8013d08 <_strtod_l+0x4e0>
 8013d04:	4682      	mov	sl, r0
 8013d06:	468b      	mov	fp, r1
 8013d08:	492c      	ldr	r1, [pc, #176]	@ (8013dbc <_strtod_l+0x594>)
 8013d0a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8013d0e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8013d12:	4652      	mov	r2, sl
 8013d14:	465b      	mov	r3, fp
 8013d16:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013d1a:	f7ec fc95 	bl	8000648 <__aeabi_dmul>
 8013d1e:	4b28      	ldr	r3, [pc, #160]	@ (8013dc0 <_strtod_l+0x598>)
 8013d20:	460a      	mov	r2, r1
 8013d22:	400b      	ands	r3, r1
 8013d24:	4927      	ldr	r1, [pc, #156]	@ (8013dc4 <_strtod_l+0x59c>)
 8013d26:	428b      	cmp	r3, r1
 8013d28:	4682      	mov	sl, r0
 8013d2a:	d898      	bhi.n	8013c5e <_strtod_l+0x436>
 8013d2c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8013d30:	428b      	cmp	r3, r1
 8013d32:	bf86      	itte	hi
 8013d34:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8013dc8 <_strtod_l+0x5a0>
 8013d38:	f04f 3aff 	movhi.w	sl, #4294967295
 8013d3c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8013d40:	2300      	movs	r3, #0
 8013d42:	9308      	str	r3, [sp, #32]
 8013d44:	e07a      	b.n	8013e3c <_strtod_l+0x614>
 8013d46:	07e2      	lsls	r2, r4, #31
 8013d48:	d505      	bpl.n	8013d56 <_strtod_l+0x52e>
 8013d4a:	9b08      	ldr	r3, [sp, #32]
 8013d4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013d50:	f7ec fc7a 	bl	8000648 <__aeabi_dmul>
 8013d54:	2301      	movs	r3, #1
 8013d56:	9a08      	ldr	r2, [sp, #32]
 8013d58:	3208      	adds	r2, #8
 8013d5a:	3601      	adds	r6, #1
 8013d5c:	1064      	asrs	r4, r4, #1
 8013d5e:	9208      	str	r2, [sp, #32]
 8013d60:	e7cd      	b.n	8013cfe <_strtod_l+0x4d6>
 8013d62:	d0ed      	beq.n	8013d40 <_strtod_l+0x518>
 8013d64:	4264      	negs	r4, r4
 8013d66:	f014 020f 	ands.w	r2, r4, #15
 8013d6a:	d00a      	beq.n	8013d82 <_strtod_l+0x55a>
 8013d6c:	4b12      	ldr	r3, [pc, #72]	@ (8013db8 <_strtod_l+0x590>)
 8013d6e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013d72:	4650      	mov	r0, sl
 8013d74:	4659      	mov	r1, fp
 8013d76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013d7a:	f7ec fd8f 	bl	800089c <__aeabi_ddiv>
 8013d7e:	4682      	mov	sl, r0
 8013d80:	468b      	mov	fp, r1
 8013d82:	1124      	asrs	r4, r4, #4
 8013d84:	d0dc      	beq.n	8013d40 <_strtod_l+0x518>
 8013d86:	2c1f      	cmp	r4, #31
 8013d88:	dd20      	ble.n	8013dcc <_strtod_l+0x5a4>
 8013d8a:	2400      	movs	r4, #0
 8013d8c:	46a0      	mov	r8, r4
 8013d8e:	940a      	str	r4, [sp, #40]	@ 0x28
 8013d90:	46a1      	mov	r9, r4
 8013d92:	9a05      	ldr	r2, [sp, #20]
 8013d94:	2322      	movs	r3, #34	@ 0x22
 8013d96:	f04f 0a00 	mov.w	sl, #0
 8013d9a:	f04f 0b00 	mov.w	fp, #0
 8013d9e:	6013      	str	r3, [r2, #0]
 8013da0:	e768      	b.n	8013c74 <_strtod_l+0x44c>
 8013da2:	bf00      	nop
 8013da4:	08017125 	.word	0x08017125
 8013da8:	0801733c 	.word	0x0801733c
 8013dac:	0801711d 	.word	0x0801711d
 8013db0:	08017152 	.word	0x08017152
 8013db4:	08017500 	.word	0x08017500
 8013db8:	08017270 	.word	0x08017270
 8013dbc:	08017248 	.word	0x08017248
 8013dc0:	7ff00000 	.word	0x7ff00000
 8013dc4:	7ca00000 	.word	0x7ca00000
 8013dc8:	7fefffff 	.word	0x7fefffff
 8013dcc:	f014 0310 	ands.w	r3, r4, #16
 8013dd0:	bf18      	it	ne
 8013dd2:	236a      	movne	r3, #106	@ 0x6a
 8013dd4:	4ea9      	ldr	r6, [pc, #676]	@ (801407c <_strtod_l+0x854>)
 8013dd6:	9308      	str	r3, [sp, #32]
 8013dd8:	4650      	mov	r0, sl
 8013dda:	4659      	mov	r1, fp
 8013ddc:	2300      	movs	r3, #0
 8013dde:	07e2      	lsls	r2, r4, #31
 8013de0:	d504      	bpl.n	8013dec <_strtod_l+0x5c4>
 8013de2:	e9d6 2300 	ldrd	r2, r3, [r6]
 8013de6:	f7ec fc2f 	bl	8000648 <__aeabi_dmul>
 8013dea:	2301      	movs	r3, #1
 8013dec:	1064      	asrs	r4, r4, #1
 8013dee:	f106 0608 	add.w	r6, r6, #8
 8013df2:	d1f4      	bne.n	8013dde <_strtod_l+0x5b6>
 8013df4:	b10b      	cbz	r3, 8013dfa <_strtod_l+0x5d2>
 8013df6:	4682      	mov	sl, r0
 8013df8:	468b      	mov	fp, r1
 8013dfa:	9b08      	ldr	r3, [sp, #32]
 8013dfc:	b1b3      	cbz	r3, 8013e2c <_strtod_l+0x604>
 8013dfe:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8013e02:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8013e06:	2b00      	cmp	r3, #0
 8013e08:	4659      	mov	r1, fp
 8013e0a:	dd0f      	ble.n	8013e2c <_strtod_l+0x604>
 8013e0c:	2b1f      	cmp	r3, #31
 8013e0e:	dd55      	ble.n	8013ebc <_strtod_l+0x694>
 8013e10:	2b34      	cmp	r3, #52	@ 0x34
 8013e12:	bfde      	ittt	le
 8013e14:	f04f 33ff 	movle.w	r3, #4294967295
 8013e18:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8013e1c:	4093      	lslle	r3, r2
 8013e1e:	f04f 0a00 	mov.w	sl, #0
 8013e22:	bfcc      	ite	gt
 8013e24:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8013e28:	ea03 0b01 	andle.w	fp, r3, r1
 8013e2c:	2200      	movs	r2, #0
 8013e2e:	2300      	movs	r3, #0
 8013e30:	4650      	mov	r0, sl
 8013e32:	4659      	mov	r1, fp
 8013e34:	f7ec fe70 	bl	8000b18 <__aeabi_dcmpeq>
 8013e38:	2800      	cmp	r0, #0
 8013e3a:	d1a6      	bne.n	8013d8a <_strtod_l+0x562>
 8013e3c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013e3e:	9300      	str	r3, [sp, #0]
 8013e40:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8013e42:	9805      	ldr	r0, [sp, #20]
 8013e44:	462b      	mov	r3, r5
 8013e46:	463a      	mov	r2, r7
 8013e48:	f7ff f8c6 	bl	8012fd8 <__s2b>
 8013e4c:	900a      	str	r0, [sp, #40]	@ 0x28
 8013e4e:	2800      	cmp	r0, #0
 8013e50:	f43f af05 	beq.w	8013c5e <_strtod_l+0x436>
 8013e54:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013e56:	2a00      	cmp	r2, #0
 8013e58:	eba9 0308 	sub.w	r3, r9, r8
 8013e5c:	bfa8      	it	ge
 8013e5e:	2300      	movge	r3, #0
 8013e60:	9312      	str	r3, [sp, #72]	@ 0x48
 8013e62:	2400      	movs	r4, #0
 8013e64:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8013e68:	9316      	str	r3, [sp, #88]	@ 0x58
 8013e6a:	46a0      	mov	r8, r4
 8013e6c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013e6e:	9805      	ldr	r0, [sp, #20]
 8013e70:	6859      	ldr	r1, [r3, #4]
 8013e72:	f7ff f809 	bl	8012e88 <_Balloc>
 8013e76:	4681      	mov	r9, r0
 8013e78:	2800      	cmp	r0, #0
 8013e7a:	f43f aef4 	beq.w	8013c66 <_strtod_l+0x43e>
 8013e7e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013e80:	691a      	ldr	r2, [r3, #16]
 8013e82:	3202      	adds	r2, #2
 8013e84:	f103 010c 	add.w	r1, r3, #12
 8013e88:	0092      	lsls	r2, r2, #2
 8013e8a:	300c      	adds	r0, #12
 8013e8c:	f7fe f899 	bl	8011fc2 <memcpy>
 8013e90:	ec4b ab10 	vmov	d0, sl, fp
 8013e94:	9805      	ldr	r0, [sp, #20]
 8013e96:	aa1c      	add	r2, sp, #112	@ 0x70
 8013e98:	a91b      	add	r1, sp, #108	@ 0x6c
 8013e9a:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8013e9e:	f7ff fbd7 	bl	8013650 <__d2b>
 8013ea2:	901a      	str	r0, [sp, #104]	@ 0x68
 8013ea4:	2800      	cmp	r0, #0
 8013ea6:	f43f aede 	beq.w	8013c66 <_strtod_l+0x43e>
 8013eaa:	9805      	ldr	r0, [sp, #20]
 8013eac:	2101      	movs	r1, #1
 8013eae:	f7ff f929 	bl	8013104 <__i2b>
 8013eb2:	4680      	mov	r8, r0
 8013eb4:	b948      	cbnz	r0, 8013eca <_strtod_l+0x6a2>
 8013eb6:	f04f 0800 	mov.w	r8, #0
 8013eba:	e6d4      	b.n	8013c66 <_strtod_l+0x43e>
 8013ebc:	f04f 32ff 	mov.w	r2, #4294967295
 8013ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8013ec4:	ea03 0a0a 	and.w	sl, r3, sl
 8013ec8:	e7b0      	b.n	8013e2c <_strtod_l+0x604>
 8013eca:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8013ecc:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8013ece:	2d00      	cmp	r5, #0
 8013ed0:	bfab      	itete	ge
 8013ed2:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8013ed4:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8013ed6:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8013ed8:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8013eda:	bfac      	ite	ge
 8013edc:	18ef      	addge	r7, r5, r3
 8013ede:	1b5e      	sublt	r6, r3, r5
 8013ee0:	9b08      	ldr	r3, [sp, #32]
 8013ee2:	1aed      	subs	r5, r5, r3
 8013ee4:	4415      	add	r5, r2
 8013ee6:	4b66      	ldr	r3, [pc, #408]	@ (8014080 <_strtod_l+0x858>)
 8013ee8:	3d01      	subs	r5, #1
 8013eea:	429d      	cmp	r5, r3
 8013eec:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8013ef0:	da50      	bge.n	8013f94 <_strtod_l+0x76c>
 8013ef2:	1b5b      	subs	r3, r3, r5
 8013ef4:	2b1f      	cmp	r3, #31
 8013ef6:	eba2 0203 	sub.w	r2, r2, r3
 8013efa:	f04f 0101 	mov.w	r1, #1
 8013efe:	dc3d      	bgt.n	8013f7c <_strtod_l+0x754>
 8013f00:	fa01 f303 	lsl.w	r3, r1, r3
 8013f04:	9313      	str	r3, [sp, #76]	@ 0x4c
 8013f06:	2300      	movs	r3, #0
 8013f08:	9310      	str	r3, [sp, #64]	@ 0x40
 8013f0a:	18bd      	adds	r5, r7, r2
 8013f0c:	9b08      	ldr	r3, [sp, #32]
 8013f0e:	42af      	cmp	r7, r5
 8013f10:	4416      	add	r6, r2
 8013f12:	441e      	add	r6, r3
 8013f14:	463b      	mov	r3, r7
 8013f16:	bfa8      	it	ge
 8013f18:	462b      	movge	r3, r5
 8013f1a:	42b3      	cmp	r3, r6
 8013f1c:	bfa8      	it	ge
 8013f1e:	4633      	movge	r3, r6
 8013f20:	2b00      	cmp	r3, #0
 8013f22:	bfc2      	ittt	gt
 8013f24:	1aed      	subgt	r5, r5, r3
 8013f26:	1af6      	subgt	r6, r6, r3
 8013f28:	1aff      	subgt	r7, r7, r3
 8013f2a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8013f2c:	2b00      	cmp	r3, #0
 8013f2e:	dd16      	ble.n	8013f5e <_strtod_l+0x736>
 8013f30:	4641      	mov	r1, r8
 8013f32:	9805      	ldr	r0, [sp, #20]
 8013f34:	461a      	mov	r2, r3
 8013f36:	f7ff f9a5 	bl	8013284 <__pow5mult>
 8013f3a:	4680      	mov	r8, r0
 8013f3c:	2800      	cmp	r0, #0
 8013f3e:	d0ba      	beq.n	8013eb6 <_strtod_l+0x68e>
 8013f40:	4601      	mov	r1, r0
 8013f42:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8013f44:	9805      	ldr	r0, [sp, #20]
 8013f46:	f7ff f8f3 	bl	8013130 <__multiply>
 8013f4a:	900e      	str	r0, [sp, #56]	@ 0x38
 8013f4c:	2800      	cmp	r0, #0
 8013f4e:	f43f ae8a 	beq.w	8013c66 <_strtod_l+0x43e>
 8013f52:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8013f54:	9805      	ldr	r0, [sp, #20]
 8013f56:	f7fe ffd7 	bl	8012f08 <_Bfree>
 8013f5a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013f5c:	931a      	str	r3, [sp, #104]	@ 0x68
 8013f5e:	2d00      	cmp	r5, #0
 8013f60:	dc1d      	bgt.n	8013f9e <_strtod_l+0x776>
 8013f62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013f64:	2b00      	cmp	r3, #0
 8013f66:	dd23      	ble.n	8013fb0 <_strtod_l+0x788>
 8013f68:	4649      	mov	r1, r9
 8013f6a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8013f6c:	9805      	ldr	r0, [sp, #20]
 8013f6e:	f7ff f989 	bl	8013284 <__pow5mult>
 8013f72:	4681      	mov	r9, r0
 8013f74:	b9e0      	cbnz	r0, 8013fb0 <_strtod_l+0x788>
 8013f76:	f04f 0900 	mov.w	r9, #0
 8013f7a:	e674      	b.n	8013c66 <_strtod_l+0x43e>
 8013f7c:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8013f80:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8013f84:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8013f88:	35e2      	adds	r5, #226	@ 0xe2
 8013f8a:	fa01 f305 	lsl.w	r3, r1, r5
 8013f8e:	9310      	str	r3, [sp, #64]	@ 0x40
 8013f90:	9113      	str	r1, [sp, #76]	@ 0x4c
 8013f92:	e7ba      	b.n	8013f0a <_strtod_l+0x6e2>
 8013f94:	2300      	movs	r3, #0
 8013f96:	9310      	str	r3, [sp, #64]	@ 0x40
 8013f98:	2301      	movs	r3, #1
 8013f9a:	9313      	str	r3, [sp, #76]	@ 0x4c
 8013f9c:	e7b5      	b.n	8013f0a <_strtod_l+0x6e2>
 8013f9e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8013fa0:	9805      	ldr	r0, [sp, #20]
 8013fa2:	462a      	mov	r2, r5
 8013fa4:	f7ff f9c8 	bl	8013338 <__lshift>
 8013fa8:	901a      	str	r0, [sp, #104]	@ 0x68
 8013faa:	2800      	cmp	r0, #0
 8013fac:	d1d9      	bne.n	8013f62 <_strtod_l+0x73a>
 8013fae:	e65a      	b.n	8013c66 <_strtod_l+0x43e>
 8013fb0:	2e00      	cmp	r6, #0
 8013fb2:	dd07      	ble.n	8013fc4 <_strtod_l+0x79c>
 8013fb4:	4649      	mov	r1, r9
 8013fb6:	9805      	ldr	r0, [sp, #20]
 8013fb8:	4632      	mov	r2, r6
 8013fba:	f7ff f9bd 	bl	8013338 <__lshift>
 8013fbe:	4681      	mov	r9, r0
 8013fc0:	2800      	cmp	r0, #0
 8013fc2:	d0d8      	beq.n	8013f76 <_strtod_l+0x74e>
 8013fc4:	2f00      	cmp	r7, #0
 8013fc6:	dd08      	ble.n	8013fda <_strtod_l+0x7b2>
 8013fc8:	4641      	mov	r1, r8
 8013fca:	9805      	ldr	r0, [sp, #20]
 8013fcc:	463a      	mov	r2, r7
 8013fce:	f7ff f9b3 	bl	8013338 <__lshift>
 8013fd2:	4680      	mov	r8, r0
 8013fd4:	2800      	cmp	r0, #0
 8013fd6:	f43f ae46 	beq.w	8013c66 <_strtod_l+0x43e>
 8013fda:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8013fdc:	9805      	ldr	r0, [sp, #20]
 8013fde:	464a      	mov	r2, r9
 8013fe0:	f7ff fa32 	bl	8013448 <__mdiff>
 8013fe4:	4604      	mov	r4, r0
 8013fe6:	2800      	cmp	r0, #0
 8013fe8:	f43f ae3d 	beq.w	8013c66 <_strtod_l+0x43e>
 8013fec:	68c3      	ldr	r3, [r0, #12]
 8013fee:	930f      	str	r3, [sp, #60]	@ 0x3c
 8013ff0:	2300      	movs	r3, #0
 8013ff2:	60c3      	str	r3, [r0, #12]
 8013ff4:	4641      	mov	r1, r8
 8013ff6:	f7ff fa0b 	bl	8013410 <__mcmp>
 8013ffa:	2800      	cmp	r0, #0
 8013ffc:	da46      	bge.n	801408c <_strtod_l+0x864>
 8013ffe:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014000:	ea53 030a 	orrs.w	r3, r3, sl
 8014004:	d16c      	bne.n	80140e0 <_strtod_l+0x8b8>
 8014006:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801400a:	2b00      	cmp	r3, #0
 801400c:	d168      	bne.n	80140e0 <_strtod_l+0x8b8>
 801400e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8014012:	0d1b      	lsrs	r3, r3, #20
 8014014:	051b      	lsls	r3, r3, #20
 8014016:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801401a:	d961      	bls.n	80140e0 <_strtod_l+0x8b8>
 801401c:	6963      	ldr	r3, [r4, #20]
 801401e:	b913      	cbnz	r3, 8014026 <_strtod_l+0x7fe>
 8014020:	6923      	ldr	r3, [r4, #16]
 8014022:	2b01      	cmp	r3, #1
 8014024:	dd5c      	ble.n	80140e0 <_strtod_l+0x8b8>
 8014026:	4621      	mov	r1, r4
 8014028:	2201      	movs	r2, #1
 801402a:	9805      	ldr	r0, [sp, #20]
 801402c:	f7ff f984 	bl	8013338 <__lshift>
 8014030:	4641      	mov	r1, r8
 8014032:	4604      	mov	r4, r0
 8014034:	f7ff f9ec 	bl	8013410 <__mcmp>
 8014038:	2800      	cmp	r0, #0
 801403a:	dd51      	ble.n	80140e0 <_strtod_l+0x8b8>
 801403c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8014040:	9a08      	ldr	r2, [sp, #32]
 8014042:	0d1b      	lsrs	r3, r3, #20
 8014044:	051b      	lsls	r3, r3, #20
 8014046:	2a00      	cmp	r2, #0
 8014048:	d06b      	beq.n	8014122 <_strtod_l+0x8fa>
 801404a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801404e:	d868      	bhi.n	8014122 <_strtod_l+0x8fa>
 8014050:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8014054:	f67f ae9d 	bls.w	8013d92 <_strtod_l+0x56a>
 8014058:	4b0a      	ldr	r3, [pc, #40]	@ (8014084 <_strtod_l+0x85c>)
 801405a:	4650      	mov	r0, sl
 801405c:	4659      	mov	r1, fp
 801405e:	2200      	movs	r2, #0
 8014060:	f7ec faf2 	bl	8000648 <__aeabi_dmul>
 8014064:	4b08      	ldr	r3, [pc, #32]	@ (8014088 <_strtod_l+0x860>)
 8014066:	400b      	ands	r3, r1
 8014068:	4682      	mov	sl, r0
 801406a:	468b      	mov	fp, r1
 801406c:	2b00      	cmp	r3, #0
 801406e:	f47f ae05 	bne.w	8013c7c <_strtod_l+0x454>
 8014072:	9a05      	ldr	r2, [sp, #20]
 8014074:	2322      	movs	r3, #34	@ 0x22
 8014076:	6013      	str	r3, [r2, #0]
 8014078:	e600      	b.n	8013c7c <_strtod_l+0x454>
 801407a:	bf00      	nop
 801407c:	08017368 	.word	0x08017368
 8014080:	fffffc02 	.word	0xfffffc02
 8014084:	39500000 	.word	0x39500000
 8014088:	7ff00000 	.word	0x7ff00000
 801408c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8014090:	d165      	bne.n	801415e <_strtod_l+0x936>
 8014092:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8014094:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8014098:	b35a      	cbz	r2, 80140f2 <_strtod_l+0x8ca>
 801409a:	4a9f      	ldr	r2, [pc, #636]	@ (8014318 <_strtod_l+0xaf0>)
 801409c:	4293      	cmp	r3, r2
 801409e:	d12b      	bne.n	80140f8 <_strtod_l+0x8d0>
 80140a0:	9b08      	ldr	r3, [sp, #32]
 80140a2:	4651      	mov	r1, sl
 80140a4:	b303      	cbz	r3, 80140e8 <_strtod_l+0x8c0>
 80140a6:	4b9d      	ldr	r3, [pc, #628]	@ (801431c <_strtod_l+0xaf4>)
 80140a8:	465a      	mov	r2, fp
 80140aa:	4013      	ands	r3, r2
 80140ac:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80140b0:	f04f 32ff 	mov.w	r2, #4294967295
 80140b4:	d81b      	bhi.n	80140ee <_strtod_l+0x8c6>
 80140b6:	0d1b      	lsrs	r3, r3, #20
 80140b8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80140bc:	fa02 f303 	lsl.w	r3, r2, r3
 80140c0:	4299      	cmp	r1, r3
 80140c2:	d119      	bne.n	80140f8 <_strtod_l+0x8d0>
 80140c4:	4b96      	ldr	r3, [pc, #600]	@ (8014320 <_strtod_l+0xaf8>)
 80140c6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80140c8:	429a      	cmp	r2, r3
 80140ca:	d102      	bne.n	80140d2 <_strtod_l+0x8aa>
 80140cc:	3101      	adds	r1, #1
 80140ce:	f43f adca 	beq.w	8013c66 <_strtod_l+0x43e>
 80140d2:	4b92      	ldr	r3, [pc, #584]	@ (801431c <_strtod_l+0xaf4>)
 80140d4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80140d6:	401a      	ands	r2, r3
 80140d8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80140dc:	f04f 0a00 	mov.w	sl, #0
 80140e0:	9b08      	ldr	r3, [sp, #32]
 80140e2:	2b00      	cmp	r3, #0
 80140e4:	d1b8      	bne.n	8014058 <_strtod_l+0x830>
 80140e6:	e5c9      	b.n	8013c7c <_strtod_l+0x454>
 80140e8:	f04f 33ff 	mov.w	r3, #4294967295
 80140ec:	e7e8      	b.n	80140c0 <_strtod_l+0x898>
 80140ee:	4613      	mov	r3, r2
 80140f0:	e7e6      	b.n	80140c0 <_strtod_l+0x898>
 80140f2:	ea53 030a 	orrs.w	r3, r3, sl
 80140f6:	d0a1      	beq.n	801403c <_strtod_l+0x814>
 80140f8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80140fa:	b1db      	cbz	r3, 8014134 <_strtod_l+0x90c>
 80140fc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80140fe:	4213      	tst	r3, r2
 8014100:	d0ee      	beq.n	80140e0 <_strtod_l+0x8b8>
 8014102:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014104:	9a08      	ldr	r2, [sp, #32]
 8014106:	4650      	mov	r0, sl
 8014108:	4659      	mov	r1, fp
 801410a:	b1bb      	cbz	r3, 801413c <_strtod_l+0x914>
 801410c:	f7ff fb6e 	bl	80137ec <sulp>
 8014110:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8014114:	ec53 2b10 	vmov	r2, r3, d0
 8014118:	f7ec f8e0 	bl	80002dc <__adddf3>
 801411c:	4682      	mov	sl, r0
 801411e:	468b      	mov	fp, r1
 8014120:	e7de      	b.n	80140e0 <_strtod_l+0x8b8>
 8014122:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8014126:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801412a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801412e:	f04f 3aff 	mov.w	sl, #4294967295
 8014132:	e7d5      	b.n	80140e0 <_strtod_l+0x8b8>
 8014134:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8014136:	ea13 0f0a 	tst.w	r3, sl
 801413a:	e7e1      	b.n	8014100 <_strtod_l+0x8d8>
 801413c:	f7ff fb56 	bl	80137ec <sulp>
 8014140:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8014144:	ec53 2b10 	vmov	r2, r3, d0
 8014148:	f7ec f8c6 	bl	80002d8 <__aeabi_dsub>
 801414c:	2200      	movs	r2, #0
 801414e:	2300      	movs	r3, #0
 8014150:	4682      	mov	sl, r0
 8014152:	468b      	mov	fp, r1
 8014154:	f7ec fce0 	bl	8000b18 <__aeabi_dcmpeq>
 8014158:	2800      	cmp	r0, #0
 801415a:	d0c1      	beq.n	80140e0 <_strtod_l+0x8b8>
 801415c:	e619      	b.n	8013d92 <_strtod_l+0x56a>
 801415e:	4641      	mov	r1, r8
 8014160:	4620      	mov	r0, r4
 8014162:	f7ff facd 	bl	8013700 <__ratio>
 8014166:	ec57 6b10 	vmov	r6, r7, d0
 801416a:	2200      	movs	r2, #0
 801416c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8014170:	4630      	mov	r0, r6
 8014172:	4639      	mov	r1, r7
 8014174:	f7ec fce4 	bl	8000b40 <__aeabi_dcmple>
 8014178:	2800      	cmp	r0, #0
 801417a:	d06f      	beq.n	801425c <_strtod_l+0xa34>
 801417c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801417e:	2b00      	cmp	r3, #0
 8014180:	d17a      	bne.n	8014278 <_strtod_l+0xa50>
 8014182:	f1ba 0f00 	cmp.w	sl, #0
 8014186:	d158      	bne.n	801423a <_strtod_l+0xa12>
 8014188:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801418a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801418e:	2b00      	cmp	r3, #0
 8014190:	d15a      	bne.n	8014248 <_strtod_l+0xa20>
 8014192:	4b64      	ldr	r3, [pc, #400]	@ (8014324 <_strtod_l+0xafc>)
 8014194:	2200      	movs	r2, #0
 8014196:	4630      	mov	r0, r6
 8014198:	4639      	mov	r1, r7
 801419a:	f7ec fcc7 	bl	8000b2c <__aeabi_dcmplt>
 801419e:	2800      	cmp	r0, #0
 80141a0:	d159      	bne.n	8014256 <_strtod_l+0xa2e>
 80141a2:	4630      	mov	r0, r6
 80141a4:	4639      	mov	r1, r7
 80141a6:	4b60      	ldr	r3, [pc, #384]	@ (8014328 <_strtod_l+0xb00>)
 80141a8:	2200      	movs	r2, #0
 80141aa:	f7ec fa4d 	bl	8000648 <__aeabi_dmul>
 80141ae:	4606      	mov	r6, r0
 80141b0:	460f      	mov	r7, r1
 80141b2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80141b6:	9606      	str	r6, [sp, #24]
 80141b8:	9307      	str	r3, [sp, #28]
 80141ba:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80141be:	4d57      	ldr	r5, [pc, #348]	@ (801431c <_strtod_l+0xaf4>)
 80141c0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80141c4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80141c6:	401d      	ands	r5, r3
 80141c8:	4b58      	ldr	r3, [pc, #352]	@ (801432c <_strtod_l+0xb04>)
 80141ca:	429d      	cmp	r5, r3
 80141cc:	f040 80b2 	bne.w	8014334 <_strtod_l+0xb0c>
 80141d0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80141d2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80141d6:	ec4b ab10 	vmov	d0, sl, fp
 80141da:	f7ff f9c9 	bl	8013570 <__ulp>
 80141de:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80141e2:	ec51 0b10 	vmov	r0, r1, d0
 80141e6:	f7ec fa2f 	bl	8000648 <__aeabi_dmul>
 80141ea:	4652      	mov	r2, sl
 80141ec:	465b      	mov	r3, fp
 80141ee:	f7ec f875 	bl	80002dc <__adddf3>
 80141f2:	460b      	mov	r3, r1
 80141f4:	4949      	ldr	r1, [pc, #292]	@ (801431c <_strtod_l+0xaf4>)
 80141f6:	4a4e      	ldr	r2, [pc, #312]	@ (8014330 <_strtod_l+0xb08>)
 80141f8:	4019      	ands	r1, r3
 80141fa:	4291      	cmp	r1, r2
 80141fc:	4682      	mov	sl, r0
 80141fe:	d942      	bls.n	8014286 <_strtod_l+0xa5e>
 8014200:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8014202:	4b47      	ldr	r3, [pc, #284]	@ (8014320 <_strtod_l+0xaf8>)
 8014204:	429a      	cmp	r2, r3
 8014206:	d103      	bne.n	8014210 <_strtod_l+0x9e8>
 8014208:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801420a:	3301      	adds	r3, #1
 801420c:	f43f ad2b 	beq.w	8013c66 <_strtod_l+0x43e>
 8014210:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8014320 <_strtod_l+0xaf8>
 8014214:	f04f 3aff 	mov.w	sl, #4294967295
 8014218:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801421a:	9805      	ldr	r0, [sp, #20]
 801421c:	f7fe fe74 	bl	8012f08 <_Bfree>
 8014220:	9805      	ldr	r0, [sp, #20]
 8014222:	4649      	mov	r1, r9
 8014224:	f7fe fe70 	bl	8012f08 <_Bfree>
 8014228:	9805      	ldr	r0, [sp, #20]
 801422a:	4641      	mov	r1, r8
 801422c:	f7fe fe6c 	bl	8012f08 <_Bfree>
 8014230:	9805      	ldr	r0, [sp, #20]
 8014232:	4621      	mov	r1, r4
 8014234:	f7fe fe68 	bl	8012f08 <_Bfree>
 8014238:	e618      	b.n	8013e6c <_strtod_l+0x644>
 801423a:	f1ba 0f01 	cmp.w	sl, #1
 801423e:	d103      	bne.n	8014248 <_strtod_l+0xa20>
 8014240:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014242:	2b00      	cmp	r3, #0
 8014244:	f43f ada5 	beq.w	8013d92 <_strtod_l+0x56a>
 8014248:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 80142f8 <_strtod_l+0xad0>
 801424c:	4f35      	ldr	r7, [pc, #212]	@ (8014324 <_strtod_l+0xafc>)
 801424e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8014252:	2600      	movs	r6, #0
 8014254:	e7b1      	b.n	80141ba <_strtod_l+0x992>
 8014256:	4f34      	ldr	r7, [pc, #208]	@ (8014328 <_strtod_l+0xb00>)
 8014258:	2600      	movs	r6, #0
 801425a:	e7aa      	b.n	80141b2 <_strtod_l+0x98a>
 801425c:	4b32      	ldr	r3, [pc, #200]	@ (8014328 <_strtod_l+0xb00>)
 801425e:	4630      	mov	r0, r6
 8014260:	4639      	mov	r1, r7
 8014262:	2200      	movs	r2, #0
 8014264:	f7ec f9f0 	bl	8000648 <__aeabi_dmul>
 8014268:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801426a:	4606      	mov	r6, r0
 801426c:	460f      	mov	r7, r1
 801426e:	2b00      	cmp	r3, #0
 8014270:	d09f      	beq.n	80141b2 <_strtod_l+0x98a>
 8014272:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8014276:	e7a0      	b.n	80141ba <_strtod_l+0x992>
 8014278:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8014300 <_strtod_l+0xad8>
 801427c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8014280:	ec57 6b17 	vmov	r6, r7, d7
 8014284:	e799      	b.n	80141ba <_strtod_l+0x992>
 8014286:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 801428a:	9b08      	ldr	r3, [sp, #32]
 801428c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8014290:	2b00      	cmp	r3, #0
 8014292:	d1c1      	bne.n	8014218 <_strtod_l+0x9f0>
 8014294:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8014298:	0d1b      	lsrs	r3, r3, #20
 801429a:	051b      	lsls	r3, r3, #20
 801429c:	429d      	cmp	r5, r3
 801429e:	d1bb      	bne.n	8014218 <_strtod_l+0x9f0>
 80142a0:	4630      	mov	r0, r6
 80142a2:	4639      	mov	r1, r7
 80142a4:	f7ec fd30 	bl	8000d08 <__aeabi_d2lz>
 80142a8:	f7ec f9a0 	bl	80005ec <__aeabi_l2d>
 80142ac:	4602      	mov	r2, r0
 80142ae:	460b      	mov	r3, r1
 80142b0:	4630      	mov	r0, r6
 80142b2:	4639      	mov	r1, r7
 80142b4:	f7ec f810 	bl	80002d8 <__aeabi_dsub>
 80142b8:	460b      	mov	r3, r1
 80142ba:	4602      	mov	r2, r0
 80142bc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80142c0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80142c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80142c6:	ea46 060a 	orr.w	r6, r6, sl
 80142ca:	431e      	orrs	r6, r3
 80142cc:	d06f      	beq.n	80143ae <_strtod_l+0xb86>
 80142ce:	a30e      	add	r3, pc, #56	@ (adr r3, 8014308 <_strtod_l+0xae0>)
 80142d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80142d4:	f7ec fc2a 	bl	8000b2c <__aeabi_dcmplt>
 80142d8:	2800      	cmp	r0, #0
 80142da:	f47f accf 	bne.w	8013c7c <_strtod_l+0x454>
 80142de:	a30c      	add	r3, pc, #48	@ (adr r3, 8014310 <_strtod_l+0xae8>)
 80142e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80142e4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80142e8:	f7ec fc3e 	bl	8000b68 <__aeabi_dcmpgt>
 80142ec:	2800      	cmp	r0, #0
 80142ee:	d093      	beq.n	8014218 <_strtod_l+0x9f0>
 80142f0:	e4c4      	b.n	8013c7c <_strtod_l+0x454>
 80142f2:	bf00      	nop
 80142f4:	f3af 8000 	nop.w
 80142f8:	00000000 	.word	0x00000000
 80142fc:	bff00000 	.word	0xbff00000
 8014300:	00000000 	.word	0x00000000
 8014304:	3ff00000 	.word	0x3ff00000
 8014308:	94a03595 	.word	0x94a03595
 801430c:	3fdfffff 	.word	0x3fdfffff
 8014310:	35afe535 	.word	0x35afe535
 8014314:	3fe00000 	.word	0x3fe00000
 8014318:	000fffff 	.word	0x000fffff
 801431c:	7ff00000 	.word	0x7ff00000
 8014320:	7fefffff 	.word	0x7fefffff
 8014324:	3ff00000 	.word	0x3ff00000
 8014328:	3fe00000 	.word	0x3fe00000
 801432c:	7fe00000 	.word	0x7fe00000
 8014330:	7c9fffff 	.word	0x7c9fffff
 8014334:	9b08      	ldr	r3, [sp, #32]
 8014336:	b323      	cbz	r3, 8014382 <_strtod_l+0xb5a>
 8014338:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 801433c:	d821      	bhi.n	8014382 <_strtod_l+0xb5a>
 801433e:	a328      	add	r3, pc, #160	@ (adr r3, 80143e0 <_strtod_l+0xbb8>)
 8014340:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014344:	4630      	mov	r0, r6
 8014346:	4639      	mov	r1, r7
 8014348:	f7ec fbfa 	bl	8000b40 <__aeabi_dcmple>
 801434c:	b1a0      	cbz	r0, 8014378 <_strtod_l+0xb50>
 801434e:	4639      	mov	r1, r7
 8014350:	4630      	mov	r0, r6
 8014352:	f7ec fc51 	bl	8000bf8 <__aeabi_d2uiz>
 8014356:	2801      	cmp	r0, #1
 8014358:	bf38      	it	cc
 801435a:	2001      	movcc	r0, #1
 801435c:	f7ec f8fa 	bl	8000554 <__aeabi_ui2d>
 8014360:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014362:	4606      	mov	r6, r0
 8014364:	460f      	mov	r7, r1
 8014366:	b9fb      	cbnz	r3, 80143a8 <_strtod_l+0xb80>
 8014368:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801436c:	9014      	str	r0, [sp, #80]	@ 0x50
 801436e:	9315      	str	r3, [sp, #84]	@ 0x54
 8014370:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8014374:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8014378:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801437a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 801437e:	1b5b      	subs	r3, r3, r5
 8014380:	9311      	str	r3, [sp, #68]	@ 0x44
 8014382:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8014386:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 801438a:	f7ff f8f1 	bl	8013570 <__ulp>
 801438e:	4650      	mov	r0, sl
 8014390:	ec53 2b10 	vmov	r2, r3, d0
 8014394:	4659      	mov	r1, fp
 8014396:	f7ec f957 	bl	8000648 <__aeabi_dmul>
 801439a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 801439e:	f7eb ff9d 	bl	80002dc <__adddf3>
 80143a2:	4682      	mov	sl, r0
 80143a4:	468b      	mov	fp, r1
 80143a6:	e770      	b.n	801428a <_strtod_l+0xa62>
 80143a8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80143ac:	e7e0      	b.n	8014370 <_strtod_l+0xb48>
 80143ae:	a30e      	add	r3, pc, #56	@ (adr r3, 80143e8 <_strtod_l+0xbc0>)
 80143b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80143b4:	f7ec fbba 	bl	8000b2c <__aeabi_dcmplt>
 80143b8:	e798      	b.n	80142ec <_strtod_l+0xac4>
 80143ba:	2300      	movs	r3, #0
 80143bc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80143be:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80143c0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80143c2:	6013      	str	r3, [r2, #0]
 80143c4:	f7ff ba6d 	b.w	80138a2 <_strtod_l+0x7a>
 80143c8:	2a65      	cmp	r2, #101	@ 0x65
 80143ca:	f43f ab66 	beq.w	8013a9a <_strtod_l+0x272>
 80143ce:	2a45      	cmp	r2, #69	@ 0x45
 80143d0:	f43f ab63 	beq.w	8013a9a <_strtod_l+0x272>
 80143d4:	2301      	movs	r3, #1
 80143d6:	f7ff bb9e 	b.w	8013b16 <_strtod_l+0x2ee>
 80143da:	bf00      	nop
 80143dc:	f3af 8000 	nop.w
 80143e0:	ffc00000 	.word	0xffc00000
 80143e4:	41dfffff 	.word	0x41dfffff
 80143e8:	94a03595 	.word	0x94a03595
 80143ec:	3fcfffff 	.word	0x3fcfffff

080143f0 <_strtod_r>:
 80143f0:	4b01      	ldr	r3, [pc, #4]	@ (80143f8 <_strtod_r+0x8>)
 80143f2:	f7ff ba19 	b.w	8013828 <_strtod_l>
 80143f6:	bf00      	nop
 80143f8:	20000248 	.word	0x20000248

080143fc <_strtol_l.constprop.0>:
 80143fc:	2b24      	cmp	r3, #36	@ 0x24
 80143fe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014402:	4686      	mov	lr, r0
 8014404:	4690      	mov	r8, r2
 8014406:	d801      	bhi.n	801440c <_strtol_l.constprop.0+0x10>
 8014408:	2b01      	cmp	r3, #1
 801440a:	d106      	bne.n	801441a <_strtol_l.constprop.0+0x1e>
 801440c:	f7fd fdac 	bl	8011f68 <__errno>
 8014410:	2316      	movs	r3, #22
 8014412:	6003      	str	r3, [r0, #0]
 8014414:	2000      	movs	r0, #0
 8014416:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801441a:	4834      	ldr	r0, [pc, #208]	@ (80144ec <_strtol_l.constprop.0+0xf0>)
 801441c:	460d      	mov	r5, r1
 801441e:	462a      	mov	r2, r5
 8014420:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014424:	5d06      	ldrb	r6, [r0, r4]
 8014426:	f016 0608 	ands.w	r6, r6, #8
 801442a:	d1f8      	bne.n	801441e <_strtol_l.constprop.0+0x22>
 801442c:	2c2d      	cmp	r4, #45	@ 0x2d
 801442e:	d12d      	bne.n	801448c <_strtol_l.constprop.0+0x90>
 8014430:	782c      	ldrb	r4, [r5, #0]
 8014432:	2601      	movs	r6, #1
 8014434:	1c95      	adds	r5, r2, #2
 8014436:	f033 0210 	bics.w	r2, r3, #16
 801443a:	d109      	bne.n	8014450 <_strtol_l.constprop.0+0x54>
 801443c:	2c30      	cmp	r4, #48	@ 0x30
 801443e:	d12a      	bne.n	8014496 <_strtol_l.constprop.0+0x9a>
 8014440:	782a      	ldrb	r2, [r5, #0]
 8014442:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8014446:	2a58      	cmp	r2, #88	@ 0x58
 8014448:	d125      	bne.n	8014496 <_strtol_l.constprop.0+0x9a>
 801444a:	786c      	ldrb	r4, [r5, #1]
 801444c:	2310      	movs	r3, #16
 801444e:	3502      	adds	r5, #2
 8014450:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8014454:	f10c 3cff 	add.w	ip, ip, #4294967295
 8014458:	2200      	movs	r2, #0
 801445a:	fbbc f9f3 	udiv	r9, ip, r3
 801445e:	4610      	mov	r0, r2
 8014460:	fb03 ca19 	mls	sl, r3, r9, ip
 8014464:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8014468:	2f09      	cmp	r7, #9
 801446a:	d81b      	bhi.n	80144a4 <_strtol_l.constprop.0+0xa8>
 801446c:	463c      	mov	r4, r7
 801446e:	42a3      	cmp	r3, r4
 8014470:	dd27      	ble.n	80144c2 <_strtol_l.constprop.0+0xc6>
 8014472:	1c57      	adds	r7, r2, #1
 8014474:	d007      	beq.n	8014486 <_strtol_l.constprop.0+0x8a>
 8014476:	4581      	cmp	r9, r0
 8014478:	d320      	bcc.n	80144bc <_strtol_l.constprop.0+0xc0>
 801447a:	d101      	bne.n	8014480 <_strtol_l.constprop.0+0x84>
 801447c:	45a2      	cmp	sl, r4
 801447e:	db1d      	blt.n	80144bc <_strtol_l.constprop.0+0xc0>
 8014480:	fb00 4003 	mla	r0, r0, r3, r4
 8014484:	2201      	movs	r2, #1
 8014486:	f815 4b01 	ldrb.w	r4, [r5], #1
 801448a:	e7eb      	b.n	8014464 <_strtol_l.constprop.0+0x68>
 801448c:	2c2b      	cmp	r4, #43	@ 0x2b
 801448e:	bf04      	itt	eq
 8014490:	782c      	ldrbeq	r4, [r5, #0]
 8014492:	1c95      	addeq	r5, r2, #2
 8014494:	e7cf      	b.n	8014436 <_strtol_l.constprop.0+0x3a>
 8014496:	2b00      	cmp	r3, #0
 8014498:	d1da      	bne.n	8014450 <_strtol_l.constprop.0+0x54>
 801449a:	2c30      	cmp	r4, #48	@ 0x30
 801449c:	bf0c      	ite	eq
 801449e:	2308      	moveq	r3, #8
 80144a0:	230a      	movne	r3, #10
 80144a2:	e7d5      	b.n	8014450 <_strtol_l.constprop.0+0x54>
 80144a4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80144a8:	2f19      	cmp	r7, #25
 80144aa:	d801      	bhi.n	80144b0 <_strtol_l.constprop.0+0xb4>
 80144ac:	3c37      	subs	r4, #55	@ 0x37
 80144ae:	e7de      	b.n	801446e <_strtol_l.constprop.0+0x72>
 80144b0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80144b4:	2f19      	cmp	r7, #25
 80144b6:	d804      	bhi.n	80144c2 <_strtol_l.constprop.0+0xc6>
 80144b8:	3c57      	subs	r4, #87	@ 0x57
 80144ba:	e7d8      	b.n	801446e <_strtol_l.constprop.0+0x72>
 80144bc:	f04f 32ff 	mov.w	r2, #4294967295
 80144c0:	e7e1      	b.n	8014486 <_strtol_l.constprop.0+0x8a>
 80144c2:	1c53      	adds	r3, r2, #1
 80144c4:	d108      	bne.n	80144d8 <_strtol_l.constprop.0+0xdc>
 80144c6:	2322      	movs	r3, #34	@ 0x22
 80144c8:	f8ce 3000 	str.w	r3, [lr]
 80144cc:	4660      	mov	r0, ip
 80144ce:	f1b8 0f00 	cmp.w	r8, #0
 80144d2:	d0a0      	beq.n	8014416 <_strtol_l.constprop.0+0x1a>
 80144d4:	1e69      	subs	r1, r5, #1
 80144d6:	e006      	b.n	80144e6 <_strtol_l.constprop.0+0xea>
 80144d8:	b106      	cbz	r6, 80144dc <_strtol_l.constprop.0+0xe0>
 80144da:	4240      	negs	r0, r0
 80144dc:	f1b8 0f00 	cmp.w	r8, #0
 80144e0:	d099      	beq.n	8014416 <_strtol_l.constprop.0+0x1a>
 80144e2:	2a00      	cmp	r2, #0
 80144e4:	d1f6      	bne.n	80144d4 <_strtol_l.constprop.0+0xd8>
 80144e6:	f8c8 1000 	str.w	r1, [r8]
 80144ea:	e794      	b.n	8014416 <_strtol_l.constprop.0+0x1a>
 80144ec:	08017391 	.word	0x08017391

080144f0 <_strtol_r>:
 80144f0:	f7ff bf84 	b.w	80143fc <_strtol_l.constprop.0>

080144f4 <__ssputs_r>:
 80144f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80144f8:	688e      	ldr	r6, [r1, #8]
 80144fa:	461f      	mov	r7, r3
 80144fc:	42be      	cmp	r6, r7
 80144fe:	680b      	ldr	r3, [r1, #0]
 8014500:	4682      	mov	sl, r0
 8014502:	460c      	mov	r4, r1
 8014504:	4690      	mov	r8, r2
 8014506:	d82d      	bhi.n	8014564 <__ssputs_r+0x70>
 8014508:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801450c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8014510:	d026      	beq.n	8014560 <__ssputs_r+0x6c>
 8014512:	6965      	ldr	r5, [r4, #20]
 8014514:	6909      	ldr	r1, [r1, #16]
 8014516:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801451a:	eba3 0901 	sub.w	r9, r3, r1
 801451e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8014522:	1c7b      	adds	r3, r7, #1
 8014524:	444b      	add	r3, r9
 8014526:	106d      	asrs	r5, r5, #1
 8014528:	429d      	cmp	r5, r3
 801452a:	bf38      	it	cc
 801452c:	461d      	movcc	r5, r3
 801452e:	0553      	lsls	r3, r2, #21
 8014530:	d527      	bpl.n	8014582 <__ssputs_r+0x8e>
 8014532:	4629      	mov	r1, r5
 8014534:	f7fe fc1c 	bl	8012d70 <_malloc_r>
 8014538:	4606      	mov	r6, r0
 801453a:	b360      	cbz	r0, 8014596 <__ssputs_r+0xa2>
 801453c:	6921      	ldr	r1, [r4, #16]
 801453e:	464a      	mov	r2, r9
 8014540:	f7fd fd3f 	bl	8011fc2 <memcpy>
 8014544:	89a3      	ldrh	r3, [r4, #12]
 8014546:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801454a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801454e:	81a3      	strh	r3, [r4, #12]
 8014550:	6126      	str	r6, [r4, #16]
 8014552:	6165      	str	r5, [r4, #20]
 8014554:	444e      	add	r6, r9
 8014556:	eba5 0509 	sub.w	r5, r5, r9
 801455a:	6026      	str	r6, [r4, #0]
 801455c:	60a5      	str	r5, [r4, #8]
 801455e:	463e      	mov	r6, r7
 8014560:	42be      	cmp	r6, r7
 8014562:	d900      	bls.n	8014566 <__ssputs_r+0x72>
 8014564:	463e      	mov	r6, r7
 8014566:	6820      	ldr	r0, [r4, #0]
 8014568:	4632      	mov	r2, r6
 801456a:	4641      	mov	r1, r8
 801456c:	f000 fd53 	bl	8015016 <memmove>
 8014570:	68a3      	ldr	r3, [r4, #8]
 8014572:	1b9b      	subs	r3, r3, r6
 8014574:	60a3      	str	r3, [r4, #8]
 8014576:	6823      	ldr	r3, [r4, #0]
 8014578:	4433      	add	r3, r6
 801457a:	6023      	str	r3, [r4, #0]
 801457c:	2000      	movs	r0, #0
 801457e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014582:	462a      	mov	r2, r5
 8014584:	f001 f8f9 	bl	801577a <_realloc_r>
 8014588:	4606      	mov	r6, r0
 801458a:	2800      	cmp	r0, #0
 801458c:	d1e0      	bne.n	8014550 <__ssputs_r+0x5c>
 801458e:	6921      	ldr	r1, [r4, #16]
 8014590:	4650      	mov	r0, sl
 8014592:	f7fe fb79 	bl	8012c88 <_free_r>
 8014596:	230c      	movs	r3, #12
 8014598:	f8ca 3000 	str.w	r3, [sl]
 801459c:	89a3      	ldrh	r3, [r4, #12]
 801459e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80145a2:	81a3      	strh	r3, [r4, #12]
 80145a4:	f04f 30ff 	mov.w	r0, #4294967295
 80145a8:	e7e9      	b.n	801457e <__ssputs_r+0x8a>
	...

080145ac <_svfiprintf_r>:
 80145ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80145b0:	4698      	mov	r8, r3
 80145b2:	898b      	ldrh	r3, [r1, #12]
 80145b4:	061b      	lsls	r3, r3, #24
 80145b6:	b09d      	sub	sp, #116	@ 0x74
 80145b8:	4607      	mov	r7, r0
 80145ba:	460d      	mov	r5, r1
 80145bc:	4614      	mov	r4, r2
 80145be:	d510      	bpl.n	80145e2 <_svfiprintf_r+0x36>
 80145c0:	690b      	ldr	r3, [r1, #16]
 80145c2:	b973      	cbnz	r3, 80145e2 <_svfiprintf_r+0x36>
 80145c4:	2140      	movs	r1, #64	@ 0x40
 80145c6:	f7fe fbd3 	bl	8012d70 <_malloc_r>
 80145ca:	6028      	str	r0, [r5, #0]
 80145cc:	6128      	str	r0, [r5, #16]
 80145ce:	b930      	cbnz	r0, 80145de <_svfiprintf_r+0x32>
 80145d0:	230c      	movs	r3, #12
 80145d2:	603b      	str	r3, [r7, #0]
 80145d4:	f04f 30ff 	mov.w	r0, #4294967295
 80145d8:	b01d      	add	sp, #116	@ 0x74
 80145da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80145de:	2340      	movs	r3, #64	@ 0x40
 80145e0:	616b      	str	r3, [r5, #20]
 80145e2:	2300      	movs	r3, #0
 80145e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80145e6:	2320      	movs	r3, #32
 80145e8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80145ec:	f8cd 800c 	str.w	r8, [sp, #12]
 80145f0:	2330      	movs	r3, #48	@ 0x30
 80145f2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8014790 <_svfiprintf_r+0x1e4>
 80145f6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80145fa:	f04f 0901 	mov.w	r9, #1
 80145fe:	4623      	mov	r3, r4
 8014600:	469a      	mov	sl, r3
 8014602:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014606:	b10a      	cbz	r2, 801460c <_svfiprintf_r+0x60>
 8014608:	2a25      	cmp	r2, #37	@ 0x25
 801460a:	d1f9      	bne.n	8014600 <_svfiprintf_r+0x54>
 801460c:	ebba 0b04 	subs.w	fp, sl, r4
 8014610:	d00b      	beq.n	801462a <_svfiprintf_r+0x7e>
 8014612:	465b      	mov	r3, fp
 8014614:	4622      	mov	r2, r4
 8014616:	4629      	mov	r1, r5
 8014618:	4638      	mov	r0, r7
 801461a:	f7ff ff6b 	bl	80144f4 <__ssputs_r>
 801461e:	3001      	adds	r0, #1
 8014620:	f000 80a7 	beq.w	8014772 <_svfiprintf_r+0x1c6>
 8014624:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014626:	445a      	add	r2, fp
 8014628:	9209      	str	r2, [sp, #36]	@ 0x24
 801462a:	f89a 3000 	ldrb.w	r3, [sl]
 801462e:	2b00      	cmp	r3, #0
 8014630:	f000 809f 	beq.w	8014772 <_svfiprintf_r+0x1c6>
 8014634:	2300      	movs	r3, #0
 8014636:	f04f 32ff 	mov.w	r2, #4294967295
 801463a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801463e:	f10a 0a01 	add.w	sl, sl, #1
 8014642:	9304      	str	r3, [sp, #16]
 8014644:	9307      	str	r3, [sp, #28]
 8014646:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801464a:	931a      	str	r3, [sp, #104]	@ 0x68
 801464c:	4654      	mov	r4, sl
 801464e:	2205      	movs	r2, #5
 8014650:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014654:	484e      	ldr	r0, [pc, #312]	@ (8014790 <_svfiprintf_r+0x1e4>)
 8014656:	f7eb fde3 	bl	8000220 <memchr>
 801465a:	9a04      	ldr	r2, [sp, #16]
 801465c:	b9d8      	cbnz	r0, 8014696 <_svfiprintf_r+0xea>
 801465e:	06d0      	lsls	r0, r2, #27
 8014660:	bf44      	itt	mi
 8014662:	2320      	movmi	r3, #32
 8014664:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014668:	0711      	lsls	r1, r2, #28
 801466a:	bf44      	itt	mi
 801466c:	232b      	movmi	r3, #43	@ 0x2b
 801466e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014672:	f89a 3000 	ldrb.w	r3, [sl]
 8014676:	2b2a      	cmp	r3, #42	@ 0x2a
 8014678:	d015      	beq.n	80146a6 <_svfiprintf_r+0xfa>
 801467a:	9a07      	ldr	r2, [sp, #28]
 801467c:	4654      	mov	r4, sl
 801467e:	2000      	movs	r0, #0
 8014680:	f04f 0c0a 	mov.w	ip, #10
 8014684:	4621      	mov	r1, r4
 8014686:	f811 3b01 	ldrb.w	r3, [r1], #1
 801468a:	3b30      	subs	r3, #48	@ 0x30
 801468c:	2b09      	cmp	r3, #9
 801468e:	d94b      	bls.n	8014728 <_svfiprintf_r+0x17c>
 8014690:	b1b0      	cbz	r0, 80146c0 <_svfiprintf_r+0x114>
 8014692:	9207      	str	r2, [sp, #28]
 8014694:	e014      	b.n	80146c0 <_svfiprintf_r+0x114>
 8014696:	eba0 0308 	sub.w	r3, r0, r8
 801469a:	fa09 f303 	lsl.w	r3, r9, r3
 801469e:	4313      	orrs	r3, r2
 80146a0:	9304      	str	r3, [sp, #16]
 80146a2:	46a2      	mov	sl, r4
 80146a4:	e7d2      	b.n	801464c <_svfiprintf_r+0xa0>
 80146a6:	9b03      	ldr	r3, [sp, #12]
 80146a8:	1d19      	adds	r1, r3, #4
 80146aa:	681b      	ldr	r3, [r3, #0]
 80146ac:	9103      	str	r1, [sp, #12]
 80146ae:	2b00      	cmp	r3, #0
 80146b0:	bfbb      	ittet	lt
 80146b2:	425b      	neglt	r3, r3
 80146b4:	f042 0202 	orrlt.w	r2, r2, #2
 80146b8:	9307      	strge	r3, [sp, #28]
 80146ba:	9307      	strlt	r3, [sp, #28]
 80146bc:	bfb8      	it	lt
 80146be:	9204      	strlt	r2, [sp, #16]
 80146c0:	7823      	ldrb	r3, [r4, #0]
 80146c2:	2b2e      	cmp	r3, #46	@ 0x2e
 80146c4:	d10a      	bne.n	80146dc <_svfiprintf_r+0x130>
 80146c6:	7863      	ldrb	r3, [r4, #1]
 80146c8:	2b2a      	cmp	r3, #42	@ 0x2a
 80146ca:	d132      	bne.n	8014732 <_svfiprintf_r+0x186>
 80146cc:	9b03      	ldr	r3, [sp, #12]
 80146ce:	1d1a      	adds	r2, r3, #4
 80146d0:	681b      	ldr	r3, [r3, #0]
 80146d2:	9203      	str	r2, [sp, #12]
 80146d4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80146d8:	3402      	adds	r4, #2
 80146da:	9305      	str	r3, [sp, #20]
 80146dc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80147a0 <_svfiprintf_r+0x1f4>
 80146e0:	7821      	ldrb	r1, [r4, #0]
 80146e2:	2203      	movs	r2, #3
 80146e4:	4650      	mov	r0, sl
 80146e6:	f7eb fd9b 	bl	8000220 <memchr>
 80146ea:	b138      	cbz	r0, 80146fc <_svfiprintf_r+0x150>
 80146ec:	9b04      	ldr	r3, [sp, #16]
 80146ee:	eba0 000a 	sub.w	r0, r0, sl
 80146f2:	2240      	movs	r2, #64	@ 0x40
 80146f4:	4082      	lsls	r2, r0
 80146f6:	4313      	orrs	r3, r2
 80146f8:	3401      	adds	r4, #1
 80146fa:	9304      	str	r3, [sp, #16]
 80146fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014700:	4824      	ldr	r0, [pc, #144]	@ (8014794 <_svfiprintf_r+0x1e8>)
 8014702:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8014706:	2206      	movs	r2, #6
 8014708:	f7eb fd8a 	bl	8000220 <memchr>
 801470c:	2800      	cmp	r0, #0
 801470e:	d036      	beq.n	801477e <_svfiprintf_r+0x1d2>
 8014710:	4b21      	ldr	r3, [pc, #132]	@ (8014798 <_svfiprintf_r+0x1ec>)
 8014712:	bb1b      	cbnz	r3, 801475c <_svfiprintf_r+0x1b0>
 8014714:	9b03      	ldr	r3, [sp, #12]
 8014716:	3307      	adds	r3, #7
 8014718:	f023 0307 	bic.w	r3, r3, #7
 801471c:	3308      	adds	r3, #8
 801471e:	9303      	str	r3, [sp, #12]
 8014720:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014722:	4433      	add	r3, r6
 8014724:	9309      	str	r3, [sp, #36]	@ 0x24
 8014726:	e76a      	b.n	80145fe <_svfiprintf_r+0x52>
 8014728:	fb0c 3202 	mla	r2, ip, r2, r3
 801472c:	460c      	mov	r4, r1
 801472e:	2001      	movs	r0, #1
 8014730:	e7a8      	b.n	8014684 <_svfiprintf_r+0xd8>
 8014732:	2300      	movs	r3, #0
 8014734:	3401      	adds	r4, #1
 8014736:	9305      	str	r3, [sp, #20]
 8014738:	4619      	mov	r1, r3
 801473a:	f04f 0c0a 	mov.w	ip, #10
 801473e:	4620      	mov	r0, r4
 8014740:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014744:	3a30      	subs	r2, #48	@ 0x30
 8014746:	2a09      	cmp	r2, #9
 8014748:	d903      	bls.n	8014752 <_svfiprintf_r+0x1a6>
 801474a:	2b00      	cmp	r3, #0
 801474c:	d0c6      	beq.n	80146dc <_svfiprintf_r+0x130>
 801474e:	9105      	str	r1, [sp, #20]
 8014750:	e7c4      	b.n	80146dc <_svfiprintf_r+0x130>
 8014752:	fb0c 2101 	mla	r1, ip, r1, r2
 8014756:	4604      	mov	r4, r0
 8014758:	2301      	movs	r3, #1
 801475a:	e7f0      	b.n	801473e <_svfiprintf_r+0x192>
 801475c:	ab03      	add	r3, sp, #12
 801475e:	9300      	str	r3, [sp, #0]
 8014760:	462a      	mov	r2, r5
 8014762:	4b0e      	ldr	r3, [pc, #56]	@ (801479c <_svfiprintf_r+0x1f0>)
 8014764:	a904      	add	r1, sp, #16
 8014766:	4638      	mov	r0, r7
 8014768:	f7fc fc7c 	bl	8011064 <_printf_float>
 801476c:	1c42      	adds	r2, r0, #1
 801476e:	4606      	mov	r6, r0
 8014770:	d1d6      	bne.n	8014720 <_svfiprintf_r+0x174>
 8014772:	89ab      	ldrh	r3, [r5, #12]
 8014774:	065b      	lsls	r3, r3, #25
 8014776:	f53f af2d 	bmi.w	80145d4 <_svfiprintf_r+0x28>
 801477a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801477c:	e72c      	b.n	80145d8 <_svfiprintf_r+0x2c>
 801477e:	ab03      	add	r3, sp, #12
 8014780:	9300      	str	r3, [sp, #0]
 8014782:	462a      	mov	r2, r5
 8014784:	4b05      	ldr	r3, [pc, #20]	@ (801479c <_svfiprintf_r+0x1f0>)
 8014786:	a904      	add	r1, sp, #16
 8014788:	4638      	mov	r0, r7
 801478a:	f7fc ff03 	bl	8011594 <_printf_i>
 801478e:	e7ed      	b.n	801476c <_svfiprintf_r+0x1c0>
 8014790:	08017491 	.word	0x08017491
 8014794:	0801749b 	.word	0x0801749b
 8014798:	08011065 	.word	0x08011065
 801479c:	080144f5 	.word	0x080144f5
 80147a0:	08017497 	.word	0x08017497

080147a4 <_sungetc_r>:
 80147a4:	b538      	push	{r3, r4, r5, lr}
 80147a6:	1c4b      	adds	r3, r1, #1
 80147a8:	4614      	mov	r4, r2
 80147aa:	d103      	bne.n	80147b4 <_sungetc_r+0x10>
 80147ac:	f04f 35ff 	mov.w	r5, #4294967295
 80147b0:	4628      	mov	r0, r5
 80147b2:	bd38      	pop	{r3, r4, r5, pc}
 80147b4:	8993      	ldrh	r3, [r2, #12]
 80147b6:	f023 0320 	bic.w	r3, r3, #32
 80147ba:	8193      	strh	r3, [r2, #12]
 80147bc:	6853      	ldr	r3, [r2, #4]
 80147be:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80147c0:	b2cd      	uxtb	r5, r1
 80147c2:	b18a      	cbz	r2, 80147e8 <_sungetc_r+0x44>
 80147c4:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80147c6:	429a      	cmp	r2, r3
 80147c8:	dd08      	ble.n	80147dc <_sungetc_r+0x38>
 80147ca:	6823      	ldr	r3, [r4, #0]
 80147cc:	1e5a      	subs	r2, r3, #1
 80147ce:	6022      	str	r2, [r4, #0]
 80147d0:	f803 5c01 	strb.w	r5, [r3, #-1]
 80147d4:	6863      	ldr	r3, [r4, #4]
 80147d6:	3301      	adds	r3, #1
 80147d8:	6063      	str	r3, [r4, #4]
 80147da:	e7e9      	b.n	80147b0 <_sungetc_r+0xc>
 80147dc:	4621      	mov	r1, r4
 80147de:	f000 fbe0 	bl	8014fa2 <__submore>
 80147e2:	2800      	cmp	r0, #0
 80147e4:	d0f1      	beq.n	80147ca <_sungetc_r+0x26>
 80147e6:	e7e1      	b.n	80147ac <_sungetc_r+0x8>
 80147e8:	6921      	ldr	r1, [r4, #16]
 80147ea:	6822      	ldr	r2, [r4, #0]
 80147ec:	b141      	cbz	r1, 8014800 <_sungetc_r+0x5c>
 80147ee:	4291      	cmp	r1, r2
 80147f0:	d206      	bcs.n	8014800 <_sungetc_r+0x5c>
 80147f2:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 80147f6:	42a9      	cmp	r1, r5
 80147f8:	d102      	bne.n	8014800 <_sungetc_r+0x5c>
 80147fa:	3a01      	subs	r2, #1
 80147fc:	6022      	str	r2, [r4, #0]
 80147fe:	e7ea      	b.n	80147d6 <_sungetc_r+0x32>
 8014800:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 8014804:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014808:	6363      	str	r3, [r4, #52]	@ 0x34
 801480a:	2303      	movs	r3, #3
 801480c:	63a3      	str	r3, [r4, #56]	@ 0x38
 801480e:	4623      	mov	r3, r4
 8014810:	f803 5f46 	strb.w	r5, [r3, #70]!
 8014814:	6023      	str	r3, [r4, #0]
 8014816:	2301      	movs	r3, #1
 8014818:	e7de      	b.n	80147d8 <_sungetc_r+0x34>

0801481a <__ssrefill_r>:
 801481a:	b510      	push	{r4, lr}
 801481c:	460c      	mov	r4, r1
 801481e:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8014820:	b169      	cbz	r1, 801483e <__ssrefill_r+0x24>
 8014822:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014826:	4299      	cmp	r1, r3
 8014828:	d001      	beq.n	801482e <__ssrefill_r+0x14>
 801482a:	f7fe fa2d 	bl	8012c88 <_free_r>
 801482e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8014830:	6063      	str	r3, [r4, #4]
 8014832:	2000      	movs	r0, #0
 8014834:	6360      	str	r0, [r4, #52]	@ 0x34
 8014836:	b113      	cbz	r3, 801483e <__ssrefill_r+0x24>
 8014838:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 801483a:	6023      	str	r3, [r4, #0]
 801483c:	bd10      	pop	{r4, pc}
 801483e:	6923      	ldr	r3, [r4, #16]
 8014840:	6023      	str	r3, [r4, #0]
 8014842:	2300      	movs	r3, #0
 8014844:	6063      	str	r3, [r4, #4]
 8014846:	89a3      	ldrh	r3, [r4, #12]
 8014848:	f043 0320 	orr.w	r3, r3, #32
 801484c:	81a3      	strh	r3, [r4, #12]
 801484e:	f04f 30ff 	mov.w	r0, #4294967295
 8014852:	e7f3      	b.n	801483c <__ssrefill_r+0x22>

08014854 <__ssvfiscanf_r>:
 8014854:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014858:	460c      	mov	r4, r1
 801485a:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 801485e:	2100      	movs	r1, #0
 8014860:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8014864:	49a5      	ldr	r1, [pc, #660]	@ (8014afc <__ssvfiscanf_r+0x2a8>)
 8014866:	91a0      	str	r1, [sp, #640]	@ 0x280
 8014868:	f10d 0804 	add.w	r8, sp, #4
 801486c:	49a4      	ldr	r1, [pc, #656]	@ (8014b00 <__ssvfiscanf_r+0x2ac>)
 801486e:	4fa5      	ldr	r7, [pc, #660]	@ (8014b04 <__ssvfiscanf_r+0x2b0>)
 8014870:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8014874:	4606      	mov	r6, r0
 8014876:	91a1      	str	r1, [sp, #644]	@ 0x284
 8014878:	9300      	str	r3, [sp, #0]
 801487a:	7813      	ldrb	r3, [r2, #0]
 801487c:	2b00      	cmp	r3, #0
 801487e:	f000 8158 	beq.w	8014b32 <__ssvfiscanf_r+0x2de>
 8014882:	5cf9      	ldrb	r1, [r7, r3]
 8014884:	f011 0108 	ands.w	r1, r1, #8
 8014888:	f102 0501 	add.w	r5, r2, #1
 801488c:	d019      	beq.n	80148c2 <__ssvfiscanf_r+0x6e>
 801488e:	6863      	ldr	r3, [r4, #4]
 8014890:	2b00      	cmp	r3, #0
 8014892:	dd0f      	ble.n	80148b4 <__ssvfiscanf_r+0x60>
 8014894:	6823      	ldr	r3, [r4, #0]
 8014896:	781a      	ldrb	r2, [r3, #0]
 8014898:	5cba      	ldrb	r2, [r7, r2]
 801489a:	0712      	lsls	r2, r2, #28
 801489c:	d401      	bmi.n	80148a2 <__ssvfiscanf_r+0x4e>
 801489e:	462a      	mov	r2, r5
 80148a0:	e7eb      	b.n	801487a <__ssvfiscanf_r+0x26>
 80148a2:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80148a4:	3201      	adds	r2, #1
 80148a6:	9245      	str	r2, [sp, #276]	@ 0x114
 80148a8:	6862      	ldr	r2, [r4, #4]
 80148aa:	3301      	adds	r3, #1
 80148ac:	3a01      	subs	r2, #1
 80148ae:	6062      	str	r2, [r4, #4]
 80148b0:	6023      	str	r3, [r4, #0]
 80148b2:	e7ec      	b.n	801488e <__ssvfiscanf_r+0x3a>
 80148b4:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80148b6:	4621      	mov	r1, r4
 80148b8:	4630      	mov	r0, r6
 80148ba:	4798      	blx	r3
 80148bc:	2800      	cmp	r0, #0
 80148be:	d0e9      	beq.n	8014894 <__ssvfiscanf_r+0x40>
 80148c0:	e7ed      	b.n	801489e <__ssvfiscanf_r+0x4a>
 80148c2:	2b25      	cmp	r3, #37	@ 0x25
 80148c4:	d012      	beq.n	80148ec <__ssvfiscanf_r+0x98>
 80148c6:	4699      	mov	r9, r3
 80148c8:	6863      	ldr	r3, [r4, #4]
 80148ca:	2b00      	cmp	r3, #0
 80148cc:	f340 8093 	ble.w	80149f6 <__ssvfiscanf_r+0x1a2>
 80148d0:	6822      	ldr	r2, [r4, #0]
 80148d2:	7813      	ldrb	r3, [r2, #0]
 80148d4:	454b      	cmp	r3, r9
 80148d6:	f040 812c 	bne.w	8014b32 <__ssvfiscanf_r+0x2de>
 80148da:	6863      	ldr	r3, [r4, #4]
 80148dc:	3b01      	subs	r3, #1
 80148de:	6063      	str	r3, [r4, #4]
 80148e0:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 80148e2:	3201      	adds	r2, #1
 80148e4:	3301      	adds	r3, #1
 80148e6:	6022      	str	r2, [r4, #0]
 80148e8:	9345      	str	r3, [sp, #276]	@ 0x114
 80148ea:	e7d8      	b.n	801489e <__ssvfiscanf_r+0x4a>
 80148ec:	9141      	str	r1, [sp, #260]	@ 0x104
 80148ee:	9143      	str	r1, [sp, #268]	@ 0x10c
 80148f0:	7853      	ldrb	r3, [r2, #1]
 80148f2:	2b2a      	cmp	r3, #42	@ 0x2a
 80148f4:	bf02      	ittt	eq
 80148f6:	2310      	moveq	r3, #16
 80148f8:	1c95      	addeq	r5, r2, #2
 80148fa:	9341      	streq	r3, [sp, #260]	@ 0x104
 80148fc:	220a      	movs	r2, #10
 80148fe:	46a9      	mov	r9, r5
 8014900:	f819 1b01 	ldrb.w	r1, [r9], #1
 8014904:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8014908:	2b09      	cmp	r3, #9
 801490a:	d91e      	bls.n	801494a <__ssvfiscanf_r+0xf6>
 801490c:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 8014b08 <__ssvfiscanf_r+0x2b4>
 8014910:	2203      	movs	r2, #3
 8014912:	4650      	mov	r0, sl
 8014914:	f7eb fc84 	bl	8000220 <memchr>
 8014918:	b138      	cbz	r0, 801492a <__ssvfiscanf_r+0xd6>
 801491a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 801491c:	eba0 000a 	sub.w	r0, r0, sl
 8014920:	2301      	movs	r3, #1
 8014922:	4083      	lsls	r3, r0
 8014924:	4313      	orrs	r3, r2
 8014926:	9341      	str	r3, [sp, #260]	@ 0x104
 8014928:	464d      	mov	r5, r9
 801492a:	f815 3b01 	ldrb.w	r3, [r5], #1
 801492e:	2b78      	cmp	r3, #120	@ 0x78
 8014930:	d806      	bhi.n	8014940 <__ssvfiscanf_r+0xec>
 8014932:	2b57      	cmp	r3, #87	@ 0x57
 8014934:	d810      	bhi.n	8014958 <__ssvfiscanf_r+0x104>
 8014936:	2b25      	cmp	r3, #37	@ 0x25
 8014938:	d0c5      	beq.n	80148c6 <__ssvfiscanf_r+0x72>
 801493a:	d857      	bhi.n	80149ec <__ssvfiscanf_r+0x198>
 801493c:	2b00      	cmp	r3, #0
 801493e:	d065      	beq.n	8014a0c <__ssvfiscanf_r+0x1b8>
 8014940:	2303      	movs	r3, #3
 8014942:	9347      	str	r3, [sp, #284]	@ 0x11c
 8014944:	230a      	movs	r3, #10
 8014946:	9342      	str	r3, [sp, #264]	@ 0x108
 8014948:	e078      	b.n	8014a3c <__ssvfiscanf_r+0x1e8>
 801494a:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 801494c:	fb02 1103 	mla	r1, r2, r3, r1
 8014950:	3930      	subs	r1, #48	@ 0x30
 8014952:	9143      	str	r1, [sp, #268]	@ 0x10c
 8014954:	464d      	mov	r5, r9
 8014956:	e7d2      	b.n	80148fe <__ssvfiscanf_r+0xaa>
 8014958:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 801495c:	2a20      	cmp	r2, #32
 801495e:	d8ef      	bhi.n	8014940 <__ssvfiscanf_r+0xec>
 8014960:	a101      	add	r1, pc, #4	@ (adr r1, 8014968 <__ssvfiscanf_r+0x114>)
 8014962:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8014966:	bf00      	nop
 8014968:	08014a1b 	.word	0x08014a1b
 801496c:	08014941 	.word	0x08014941
 8014970:	08014941 	.word	0x08014941
 8014974:	08014a75 	.word	0x08014a75
 8014978:	08014941 	.word	0x08014941
 801497c:	08014941 	.word	0x08014941
 8014980:	08014941 	.word	0x08014941
 8014984:	08014941 	.word	0x08014941
 8014988:	08014941 	.word	0x08014941
 801498c:	08014941 	.word	0x08014941
 8014990:	08014941 	.word	0x08014941
 8014994:	08014a8b 	.word	0x08014a8b
 8014998:	08014a71 	.word	0x08014a71
 801499c:	080149f3 	.word	0x080149f3
 80149a0:	080149f3 	.word	0x080149f3
 80149a4:	080149f3 	.word	0x080149f3
 80149a8:	08014941 	.word	0x08014941
 80149ac:	08014a2d 	.word	0x08014a2d
 80149b0:	08014941 	.word	0x08014941
 80149b4:	08014941 	.word	0x08014941
 80149b8:	08014941 	.word	0x08014941
 80149bc:	08014941 	.word	0x08014941
 80149c0:	08014a9b 	.word	0x08014a9b
 80149c4:	08014a35 	.word	0x08014a35
 80149c8:	08014a13 	.word	0x08014a13
 80149cc:	08014941 	.word	0x08014941
 80149d0:	08014941 	.word	0x08014941
 80149d4:	08014a97 	.word	0x08014a97
 80149d8:	08014941 	.word	0x08014941
 80149dc:	08014a71 	.word	0x08014a71
 80149e0:	08014941 	.word	0x08014941
 80149e4:	08014941 	.word	0x08014941
 80149e8:	08014a1b 	.word	0x08014a1b
 80149ec:	3b45      	subs	r3, #69	@ 0x45
 80149ee:	2b02      	cmp	r3, #2
 80149f0:	d8a6      	bhi.n	8014940 <__ssvfiscanf_r+0xec>
 80149f2:	2305      	movs	r3, #5
 80149f4:	e021      	b.n	8014a3a <__ssvfiscanf_r+0x1e6>
 80149f6:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80149f8:	4621      	mov	r1, r4
 80149fa:	4630      	mov	r0, r6
 80149fc:	4798      	blx	r3
 80149fe:	2800      	cmp	r0, #0
 8014a00:	f43f af66 	beq.w	80148d0 <__ssvfiscanf_r+0x7c>
 8014a04:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8014a06:	2800      	cmp	r0, #0
 8014a08:	f040 808b 	bne.w	8014b22 <__ssvfiscanf_r+0x2ce>
 8014a0c:	f04f 30ff 	mov.w	r0, #4294967295
 8014a10:	e08b      	b.n	8014b2a <__ssvfiscanf_r+0x2d6>
 8014a12:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8014a14:	f042 0220 	orr.w	r2, r2, #32
 8014a18:	9241      	str	r2, [sp, #260]	@ 0x104
 8014a1a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8014a1c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8014a20:	9241      	str	r2, [sp, #260]	@ 0x104
 8014a22:	2210      	movs	r2, #16
 8014a24:	2b6e      	cmp	r3, #110	@ 0x6e
 8014a26:	9242      	str	r2, [sp, #264]	@ 0x108
 8014a28:	d902      	bls.n	8014a30 <__ssvfiscanf_r+0x1dc>
 8014a2a:	e005      	b.n	8014a38 <__ssvfiscanf_r+0x1e4>
 8014a2c:	2300      	movs	r3, #0
 8014a2e:	9342      	str	r3, [sp, #264]	@ 0x108
 8014a30:	2303      	movs	r3, #3
 8014a32:	e002      	b.n	8014a3a <__ssvfiscanf_r+0x1e6>
 8014a34:	2308      	movs	r3, #8
 8014a36:	9342      	str	r3, [sp, #264]	@ 0x108
 8014a38:	2304      	movs	r3, #4
 8014a3a:	9347      	str	r3, [sp, #284]	@ 0x11c
 8014a3c:	6863      	ldr	r3, [r4, #4]
 8014a3e:	2b00      	cmp	r3, #0
 8014a40:	dd39      	ble.n	8014ab6 <__ssvfiscanf_r+0x262>
 8014a42:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8014a44:	0659      	lsls	r1, r3, #25
 8014a46:	d404      	bmi.n	8014a52 <__ssvfiscanf_r+0x1fe>
 8014a48:	6823      	ldr	r3, [r4, #0]
 8014a4a:	781a      	ldrb	r2, [r3, #0]
 8014a4c:	5cba      	ldrb	r2, [r7, r2]
 8014a4e:	0712      	lsls	r2, r2, #28
 8014a50:	d438      	bmi.n	8014ac4 <__ssvfiscanf_r+0x270>
 8014a52:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8014a54:	2b02      	cmp	r3, #2
 8014a56:	dc47      	bgt.n	8014ae8 <__ssvfiscanf_r+0x294>
 8014a58:	466b      	mov	r3, sp
 8014a5a:	4622      	mov	r2, r4
 8014a5c:	a941      	add	r1, sp, #260	@ 0x104
 8014a5e:	4630      	mov	r0, r6
 8014a60:	f000 f86c 	bl	8014b3c <_scanf_chars>
 8014a64:	2801      	cmp	r0, #1
 8014a66:	d064      	beq.n	8014b32 <__ssvfiscanf_r+0x2de>
 8014a68:	2802      	cmp	r0, #2
 8014a6a:	f47f af18 	bne.w	801489e <__ssvfiscanf_r+0x4a>
 8014a6e:	e7c9      	b.n	8014a04 <__ssvfiscanf_r+0x1b0>
 8014a70:	220a      	movs	r2, #10
 8014a72:	e7d7      	b.n	8014a24 <__ssvfiscanf_r+0x1d0>
 8014a74:	4629      	mov	r1, r5
 8014a76:	4640      	mov	r0, r8
 8014a78:	f000 fa5a 	bl	8014f30 <__sccl>
 8014a7c:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8014a7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014a82:	9341      	str	r3, [sp, #260]	@ 0x104
 8014a84:	4605      	mov	r5, r0
 8014a86:	2301      	movs	r3, #1
 8014a88:	e7d7      	b.n	8014a3a <__ssvfiscanf_r+0x1e6>
 8014a8a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8014a8c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014a90:	9341      	str	r3, [sp, #260]	@ 0x104
 8014a92:	2300      	movs	r3, #0
 8014a94:	e7d1      	b.n	8014a3a <__ssvfiscanf_r+0x1e6>
 8014a96:	2302      	movs	r3, #2
 8014a98:	e7cf      	b.n	8014a3a <__ssvfiscanf_r+0x1e6>
 8014a9a:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8014a9c:	06c3      	lsls	r3, r0, #27
 8014a9e:	f53f aefe 	bmi.w	801489e <__ssvfiscanf_r+0x4a>
 8014aa2:	9b00      	ldr	r3, [sp, #0]
 8014aa4:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8014aa6:	1d19      	adds	r1, r3, #4
 8014aa8:	9100      	str	r1, [sp, #0]
 8014aaa:	681b      	ldr	r3, [r3, #0]
 8014aac:	07c0      	lsls	r0, r0, #31
 8014aae:	bf4c      	ite	mi
 8014ab0:	801a      	strhmi	r2, [r3, #0]
 8014ab2:	601a      	strpl	r2, [r3, #0]
 8014ab4:	e6f3      	b.n	801489e <__ssvfiscanf_r+0x4a>
 8014ab6:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8014ab8:	4621      	mov	r1, r4
 8014aba:	4630      	mov	r0, r6
 8014abc:	4798      	blx	r3
 8014abe:	2800      	cmp	r0, #0
 8014ac0:	d0bf      	beq.n	8014a42 <__ssvfiscanf_r+0x1ee>
 8014ac2:	e79f      	b.n	8014a04 <__ssvfiscanf_r+0x1b0>
 8014ac4:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8014ac6:	3201      	adds	r2, #1
 8014ac8:	9245      	str	r2, [sp, #276]	@ 0x114
 8014aca:	6862      	ldr	r2, [r4, #4]
 8014acc:	3a01      	subs	r2, #1
 8014ace:	2a00      	cmp	r2, #0
 8014ad0:	6062      	str	r2, [r4, #4]
 8014ad2:	dd02      	ble.n	8014ada <__ssvfiscanf_r+0x286>
 8014ad4:	3301      	adds	r3, #1
 8014ad6:	6023      	str	r3, [r4, #0]
 8014ad8:	e7b6      	b.n	8014a48 <__ssvfiscanf_r+0x1f4>
 8014ada:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8014adc:	4621      	mov	r1, r4
 8014ade:	4630      	mov	r0, r6
 8014ae0:	4798      	blx	r3
 8014ae2:	2800      	cmp	r0, #0
 8014ae4:	d0b0      	beq.n	8014a48 <__ssvfiscanf_r+0x1f4>
 8014ae6:	e78d      	b.n	8014a04 <__ssvfiscanf_r+0x1b0>
 8014ae8:	2b04      	cmp	r3, #4
 8014aea:	dc0f      	bgt.n	8014b0c <__ssvfiscanf_r+0x2b8>
 8014aec:	466b      	mov	r3, sp
 8014aee:	4622      	mov	r2, r4
 8014af0:	a941      	add	r1, sp, #260	@ 0x104
 8014af2:	4630      	mov	r0, r6
 8014af4:	f000 f87c 	bl	8014bf0 <_scanf_i>
 8014af8:	e7b4      	b.n	8014a64 <__ssvfiscanf_r+0x210>
 8014afa:	bf00      	nop
 8014afc:	080147a5 	.word	0x080147a5
 8014b00:	0801481b 	.word	0x0801481b
 8014b04:	08017391 	.word	0x08017391
 8014b08:	08017497 	.word	0x08017497
 8014b0c:	4b0a      	ldr	r3, [pc, #40]	@ (8014b38 <__ssvfiscanf_r+0x2e4>)
 8014b0e:	2b00      	cmp	r3, #0
 8014b10:	f43f aec5 	beq.w	801489e <__ssvfiscanf_r+0x4a>
 8014b14:	466b      	mov	r3, sp
 8014b16:	4622      	mov	r2, r4
 8014b18:	a941      	add	r1, sp, #260	@ 0x104
 8014b1a:	4630      	mov	r0, r6
 8014b1c:	f7fc fe5a 	bl	80117d4 <_scanf_float>
 8014b20:	e7a0      	b.n	8014a64 <__ssvfiscanf_r+0x210>
 8014b22:	89a3      	ldrh	r3, [r4, #12]
 8014b24:	065b      	lsls	r3, r3, #25
 8014b26:	f53f af71 	bmi.w	8014a0c <__ssvfiscanf_r+0x1b8>
 8014b2a:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 8014b2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014b32:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8014b34:	e7f9      	b.n	8014b2a <__ssvfiscanf_r+0x2d6>
 8014b36:	bf00      	nop
 8014b38:	080117d5 	.word	0x080117d5

08014b3c <_scanf_chars>:
 8014b3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014b40:	4615      	mov	r5, r2
 8014b42:	688a      	ldr	r2, [r1, #8]
 8014b44:	4680      	mov	r8, r0
 8014b46:	460c      	mov	r4, r1
 8014b48:	b932      	cbnz	r2, 8014b58 <_scanf_chars+0x1c>
 8014b4a:	698a      	ldr	r2, [r1, #24]
 8014b4c:	2a00      	cmp	r2, #0
 8014b4e:	bf14      	ite	ne
 8014b50:	f04f 32ff 	movne.w	r2, #4294967295
 8014b54:	2201      	moveq	r2, #1
 8014b56:	608a      	str	r2, [r1, #8]
 8014b58:	6822      	ldr	r2, [r4, #0]
 8014b5a:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8014bec <_scanf_chars+0xb0>
 8014b5e:	06d1      	lsls	r1, r2, #27
 8014b60:	bf5f      	itttt	pl
 8014b62:	681a      	ldrpl	r2, [r3, #0]
 8014b64:	1d11      	addpl	r1, r2, #4
 8014b66:	6019      	strpl	r1, [r3, #0]
 8014b68:	6816      	ldrpl	r6, [r2, #0]
 8014b6a:	2700      	movs	r7, #0
 8014b6c:	69a0      	ldr	r0, [r4, #24]
 8014b6e:	b188      	cbz	r0, 8014b94 <_scanf_chars+0x58>
 8014b70:	2801      	cmp	r0, #1
 8014b72:	d107      	bne.n	8014b84 <_scanf_chars+0x48>
 8014b74:	682b      	ldr	r3, [r5, #0]
 8014b76:	781a      	ldrb	r2, [r3, #0]
 8014b78:	6963      	ldr	r3, [r4, #20]
 8014b7a:	5c9b      	ldrb	r3, [r3, r2]
 8014b7c:	b953      	cbnz	r3, 8014b94 <_scanf_chars+0x58>
 8014b7e:	2f00      	cmp	r7, #0
 8014b80:	d031      	beq.n	8014be6 <_scanf_chars+0xaa>
 8014b82:	e022      	b.n	8014bca <_scanf_chars+0x8e>
 8014b84:	2802      	cmp	r0, #2
 8014b86:	d120      	bne.n	8014bca <_scanf_chars+0x8e>
 8014b88:	682b      	ldr	r3, [r5, #0]
 8014b8a:	781b      	ldrb	r3, [r3, #0]
 8014b8c:	f819 3003 	ldrb.w	r3, [r9, r3]
 8014b90:	071b      	lsls	r3, r3, #28
 8014b92:	d41a      	bmi.n	8014bca <_scanf_chars+0x8e>
 8014b94:	6823      	ldr	r3, [r4, #0]
 8014b96:	06da      	lsls	r2, r3, #27
 8014b98:	bf5e      	ittt	pl
 8014b9a:	682b      	ldrpl	r3, [r5, #0]
 8014b9c:	781b      	ldrbpl	r3, [r3, #0]
 8014b9e:	f806 3b01 	strbpl.w	r3, [r6], #1
 8014ba2:	682a      	ldr	r2, [r5, #0]
 8014ba4:	686b      	ldr	r3, [r5, #4]
 8014ba6:	3201      	adds	r2, #1
 8014ba8:	602a      	str	r2, [r5, #0]
 8014baa:	68a2      	ldr	r2, [r4, #8]
 8014bac:	3b01      	subs	r3, #1
 8014bae:	3a01      	subs	r2, #1
 8014bb0:	606b      	str	r3, [r5, #4]
 8014bb2:	3701      	adds	r7, #1
 8014bb4:	60a2      	str	r2, [r4, #8]
 8014bb6:	b142      	cbz	r2, 8014bca <_scanf_chars+0x8e>
 8014bb8:	2b00      	cmp	r3, #0
 8014bba:	dcd7      	bgt.n	8014b6c <_scanf_chars+0x30>
 8014bbc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8014bc0:	4629      	mov	r1, r5
 8014bc2:	4640      	mov	r0, r8
 8014bc4:	4798      	blx	r3
 8014bc6:	2800      	cmp	r0, #0
 8014bc8:	d0d0      	beq.n	8014b6c <_scanf_chars+0x30>
 8014bca:	6823      	ldr	r3, [r4, #0]
 8014bcc:	f013 0310 	ands.w	r3, r3, #16
 8014bd0:	d105      	bne.n	8014bde <_scanf_chars+0xa2>
 8014bd2:	68e2      	ldr	r2, [r4, #12]
 8014bd4:	3201      	adds	r2, #1
 8014bd6:	60e2      	str	r2, [r4, #12]
 8014bd8:	69a2      	ldr	r2, [r4, #24]
 8014bda:	b102      	cbz	r2, 8014bde <_scanf_chars+0xa2>
 8014bdc:	7033      	strb	r3, [r6, #0]
 8014bde:	6923      	ldr	r3, [r4, #16]
 8014be0:	443b      	add	r3, r7
 8014be2:	6123      	str	r3, [r4, #16]
 8014be4:	2000      	movs	r0, #0
 8014be6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014bea:	bf00      	nop
 8014bec:	08017391 	.word	0x08017391

08014bf0 <_scanf_i>:
 8014bf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014bf4:	4698      	mov	r8, r3
 8014bf6:	4b74      	ldr	r3, [pc, #464]	@ (8014dc8 <_scanf_i+0x1d8>)
 8014bf8:	460c      	mov	r4, r1
 8014bfa:	4682      	mov	sl, r0
 8014bfc:	4616      	mov	r6, r2
 8014bfe:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8014c02:	b087      	sub	sp, #28
 8014c04:	ab03      	add	r3, sp, #12
 8014c06:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8014c0a:	4b70      	ldr	r3, [pc, #448]	@ (8014dcc <_scanf_i+0x1dc>)
 8014c0c:	69a1      	ldr	r1, [r4, #24]
 8014c0e:	4a70      	ldr	r2, [pc, #448]	@ (8014dd0 <_scanf_i+0x1e0>)
 8014c10:	2903      	cmp	r1, #3
 8014c12:	bf08      	it	eq
 8014c14:	461a      	moveq	r2, r3
 8014c16:	68a3      	ldr	r3, [r4, #8]
 8014c18:	9201      	str	r2, [sp, #4]
 8014c1a:	1e5a      	subs	r2, r3, #1
 8014c1c:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8014c20:	bf88      	it	hi
 8014c22:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8014c26:	4627      	mov	r7, r4
 8014c28:	bf82      	ittt	hi
 8014c2a:	eb03 0905 	addhi.w	r9, r3, r5
 8014c2e:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8014c32:	60a3      	strhi	r3, [r4, #8]
 8014c34:	f857 3b1c 	ldr.w	r3, [r7], #28
 8014c38:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8014c3c:	bf98      	it	ls
 8014c3e:	f04f 0900 	movls.w	r9, #0
 8014c42:	6023      	str	r3, [r4, #0]
 8014c44:	463d      	mov	r5, r7
 8014c46:	f04f 0b00 	mov.w	fp, #0
 8014c4a:	6831      	ldr	r1, [r6, #0]
 8014c4c:	ab03      	add	r3, sp, #12
 8014c4e:	7809      	ldrb	r1, [r1, #0]
 8014c50:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8014c54:	2202      	movs	r2, #2
 8014c56:	f7eb fae3 	bl	8000220 <memchr>
 8014c5a:	b328      	cbz	r0, 8014ca8 <_scanf_i+0xb8>
 8014c5c:	f1bb 0f01 	cmp.w	fp, #1
 8014c60:	d159      	bne.n	8014d16 <_scanf_i+0x126>
 8014c62:	6862      	ldr	r2, [r4, #4]
 8014c64:	b92a      	cbnz	r2, 8014c72 <_scanf_i+0x82>
 8014c66:	6822      	ldr	r2, [r4, #0]
 8014c68:	2108      	movs	r1, #8
 8014c6a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8014c6e:	6061      	str	r1, [r4, #4]
 8014c70:	6022      	str	r2, [r4, #0]
 8014c72:	6822      	ldr	r2, [r4, #0]
 8014c74:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8014c78:	6022      	str	r2, [r4, #0]
 8014c7a:	68a2      	ldr	r2, [r4, #8]
 8014c7c:	1e51      	subs	r1, r2, #1
 8014c7e:	60a1      	str	r1, [r4, #8]
 8014c80:	b192      	cbz	r2, 8014ca8 <_scanf_i+0xb8>
 8014c82:	6832      	ldr	r2, [r6, #0]
 8014c84:	1c51      	adds	r1, r2, #1
 8014c86:	6031      	str	r1, [r6, #0]
 8014c88:	7812      	ldrb	r2, [r2, #0]
 8014c8a:	f805 2b01 	strb.w	r2, [r5], #1
 8014c8e:	6872      	ldr	r2, [r6, #4]
 8014c90:	3a01      	subs	r2, #1
 8014c92:	2a00      	cmp	r2, #0
 8014c94:	6072      	str	r2, [r6, #4]
 8014c96:	dc07      	bgt.n	8014ca8 <_scanf_i+0xb8>
 8014c98:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8014c9c:	4631      	mov	r1, r6
 8014c9e:	4650      	mov	r0, sl
 8014ca0:	4790      	blx	r2
 8014ca2:	2800      	cmp	r0, #0
 8014ca4:	f040 8085 	bne.w	8014db2 <_scanf_i+0x1c2>
 8014ca8:	f10b 0b01 	add.w	fp, fp, #1
 8014cac:	f1bb 0f03 	cmp.w	fp, #3
 8014cb0:	d1cb      	bne.n	8014c4a <_scanf_i+0x5a>
 8014cb2:	6863      	ldr	r3, [r4, #4]
 8014cb4:	b90b      	cbnz	r3, 8014cba <_scanf_i+0xca>
 8014cb6:	230a      	movs	r3, #10
 8014cb8:	6063      	str	r3, [r4, #4]
 8014cba:	6863      	ldr	r3, [r4, #4]
 8014cbc:	4945      	ldr	r1, [pc, #276]	@ (8014dd4 <_scanf_i+0x1e4>)
 8014cbe:	6960      	ldr	r0, [r4, #20]
 8014cc0:	1ac9      	subs	r1, r1, r3
 8014cc2:	f000 f935 	bl	8014f30 <__sccl>
 8014cc6:	f04f 0b00 	mov.w	fp, #0
 8014cca:	68a3      	ldr	r3, [r4, #8]
 8014ccc:	6822      	ldr	r2, [r4, #0]
 8014cce:	2b00      	cmp	r3, #0
 8014cd0:	d03d      	beq.n	8014d4e <_scanf_i+0x15e>
 8014cd2:	6831      	ldr	r1, [r6, #0]
 8014cd4:	6960      	ldr	r0, [r4, #20]
 8014cd6:	f891 c000 	ldrb.w	ip, [r1]
 8014cda:	f810 000c 	ldrb.w	r0, [r0, ip]
 8014cde:	2800      	cmp	r0, #0
 8014ce0:	d035      	beq.n	8014d4e <_scanf_i+0x15e>
 8014ce2:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8014ce6:	d124      	bne.n	8014d32 <_scanf_i+0x142>
 8014ce8:	0510      	lsls	r0, r2, #20
 8014cea:	d522      	bpl.n	8014d32 <_scanf_i+0x142>
 8014cec:	f10b 0b01 	add.w	fp, fp, #1
 8014cf0:	f1b9 0f00 	cmp.w	r9, #0
 8014cf4:	d003      	beq.n	8014cfe <_scanf_i+0x10e>
 8014cf6:	3301      	adds	r3, #1
 8014cf8:	f109 39ff 	add.w	r9, r9, #4294967295
 8014cfc:	60a3      	str	r3, [r4, #8]
 8014cfe:	6873      	ldr	r3, [r6, #4]
 8014d00:	3b01      	subs	r3, #1
 8014d02:	2b00      	cmp	r3, #0
 8014d04:	6073      	str	r3, [r6, #4]
 8014d06:	dd1b      	ble.n	8014d40 <_scanf_i+0x150>
 8014d08:	6833      	ldr	r3, [r6, #0]
 8014d0a:	3301      	adds	r3, #1
 8014d0c:	6033      	str	r3, [r6, #0]
 8014d0e:	68a3      	ldr	r3, [r4, #8]
 8014d10:	3b01      	subs	r3, #1
 8014d12:	60a3      	str	r3, [r4, #8]
 8014d14:	e7d9      	b.n	8014cca <_scanf_i+0xda>
 8014d16:	f1bb 0f02 	cmp.w	fp, #2
 8014d1a:	d1ae      	bne.n	8014c7a <_scanf_i+0x8a>
 8014d1c:	6822      	ldr	r2, [r4, #0]
 8014d1e:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8014d22:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8014d26:	d1bf      	bne.n	8014ca8 <_scanf_i+0xb8>
 8014d28:	2110      	movs	r1, #16
 8014d2a:	6061      	str	r1, [r4, #4]
 8014d2c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8014d30:	e7a2      	b.n	8014c78 <_scanf_i+0x88>
 8014d32:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8014d36:	6022      	str	r2, [r4, #0]
 8014d38:	780b      	ldrb	r3, [r1, #0]
 8014d3a:	f805 3b01 	strb.w	r3, [r5], #1
 8014d3e:	e7de      	b.n	8014cfe <_scanf_i+0x10e>
 8014d40:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8014d44:	4631      	mov	r1, r6
 8014d46:	4650      	mov	r0, sl
 8014d48:	4798      	blx	r3
 8014d4a:	2800      	cmp	r0, #0
 8014d4c:	d0df      	beq.n	8014d0e <_scanf_i+0x11e>
 8014d4e:	6823      	ldr	r3, [r4, #0]
 8014d50:	05d9      	lsls	r1, r3, #23
 8014d52:	d50d      	bpl.n	8014d70 <_scanf_i+0x180>
 8014d54:	42bd      	cmp	r5, r7
 8014d56:	d909      	bls.n	8014d6c <_scanf_i+0x17c>
 8014d58:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8014d5c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8014d60:	4632      	mov	r2, r6
 8014d62:	4650      	mov	r0, sl
 8014d64:	4798      	blx	r3
 8014d66:	f105 39ff 	add.w	r9, r5, #4294967295
 8014d6a:	464d      	mov	r5, r9
 8014d6c:	42bd      	cmp	r5, r7
 8014d6e:	d028      	beq.n	8014dc2 <_scanf_i+0x1d2>
 8014d70:	6822      	ldr	r2, [r4, #0]
 8014d72:	f012 0210 	ands.w	r2, r2, #16
 8014d76:	d113      	bne.n	8014da0 <_scanf_i+0x1b0>
 8014d78:	702a      	strb	r2, [r5, #0]
 8014d7a:	6863      	ldr	r3, [r4, #4]
 8014d7c:	9e01      	ldr	r6, [sp, #4]
 8014d7e:	4639      	mov	r1, r7
 8014d80:	4650      	mov	r0, sl
 8014d82:	47b0      	blx	r6
 8014d84:	f8d8 3000 	ldr.w	r3, [r8]
 8014d88:	6821      	ldr	r1, [r4, #0]
 8014d8a:	1d1a      	adds	r2, r3, #4
 8014d8c:	f8c8 2000 	str.w	r2, [r8]
 8014d90:	f011 0f20 	tst.w	r1, #32
 8014d94:	681b      	ldr	r3, [r3, #0]
 8014d96:	d00f      	beq.n	8014db8 <_scanf_i+0x1c8>
 8014d98:	6018      	str	r0, [r3, #0]
 8014d9a:	68e3      	ldr	r3, [r4, #12]
 8014d9c:	3301      	adds	r3, #1
 8014d9e:	60e3      	str	r3, [r4, #12]
 8014da0:	6923      	ldr	r3, [r4, #16]
 8014da2:	1bed      	subs	r5, r5, r7
 8014da4:	445d      	add	r5, fp
 8014da6:	442b      	add	r3, r5
 8014da8:	6123      	str	r3, [r4, #16]
 8014daa:	2000      	movs	r0, #0
 8014dac:	b007      	add	sp, #28
 8014dae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014db2:	f04f 0b00 	mov.w	fp, #0
 8014db6:	e7ca      	b.n	8014d4e <_scanf_i+0x15e>
 8014db8:	07ca      	lsls	r2, r1, #31
 8014dba:	bf4c      	ite	mi
 8014dbc:	8018      	strhmi	r0, [r3, #0]
 8014dbe:	6018      	strpl	r0, [r3, #0]
 8014dc0:	e7eb      	b.n	8014d9a <_scanf_i+0x1aa>
 8014dc2:	2001      	movs	r0, #1
 8014dc4:	e7f2      	b.n	8014dac <_scanf_i+0x1bc>
 8014dc6:	bf00      	nop
 8014dc8:	080170cc 	.word	0x080170cc
 8014dcc:	080144f1 	.word	0x080144f1
 8014dd0:	080158b5 	.word	0x080158b5
 8014dd4:	080174b2 	.word	0x080174b2

08014dd8 <__sflush_r>:
 8014dd8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014ddc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014de0:	0716      	lsls	r6, r2, #28
 8014de2:	4605      	mov	r5, r0
 8014de4:	460c      	mov	r4, r1
 8014de6:	d454      	bmi.n	8014e92 <__sflush_r+0xba>
 8014de8:	684b      	ldr	r3, [r1, #4]
 8014dea:	2b00      	cmp	r3, #0
 8014dec:	dc02      	bgt.n	8014df4 <__sflush_r+0x1c>
 8014dee:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8014df0:	2b00      	cmp	r3, #0
 8014df2:	dd48      	ble.n	8014e86 <__sflush_r+0xae>
 8014df4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8014df6:	2e00      	cmp	r6, #0
 8014df8:	d045      	beq.n	8014e86 <__sflush_r+0xae>
 8014dfa:	2300      	movs	r3, #0
 8014dfc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8014e00:	682f      	ldr	r7, [r5, #0]
 8014e02:	6a21      	ldr	r1, [r4, #32]
 8014e04:	602b      	str	r3, [r5, #0]
 8014e06:	d030      	beq.n	8014e6a <__sflush_r+0x92>
 8014e08:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8014e0a:	89a3      	ldrh	r3, [r4, #12]
 8014e0c:	0759      	lsls	r1, r3, #29
 8014e0e:	d505      	bpl.n	8014e1c <__sflush_r+0x44>
 8014e10:	6863      	ldr	r3, [r4, #4]
 8014e12:	1ad2      	subs	r2, r2, r3
 8014e14:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8014e16:	b10b      	cbz	r3, 8014e1c <__sflush_r+0x44>
 8014e18:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8014e1a:	1ad2      	subs	r2, r2, r3
 8014e1c:	2300      	movs	r3, #0
 8014e1e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8014e20:	6a21      	ldr	r1, [r4, #32]
 8014e22:	4628      	mov	r0, r5
 8014e24:	47b0      	blx	r6
 8014e26:	1c43      	adds	r3, r0, #1
 8014e28:	89a3      	ldrh	r3, [r4, #12]
 8014e2a:	d106      	bne.n	8014e3a <__sflush_r+0x62>
 8014e2c:	6829      	ldr	r1, [r5, #0]
 8014e2e:	291d      	cmp	r1, #29
 8014e30:	d82b      	bhi.n	8014e8a <__sflush_r+0xb2>
 8014e32:	4a2a      	ldr	r2, [pc, #168]	@ (8014edc <__sflush_r+0x104>)
 8014e34:	410a      	asrs	r2, r1
 8014e36:	07d6      	lsls	r6, r2, #31
 8014e38:	d427      	bmi.n	8014e8a <__sflush_r+0xb2>
 8014e3a:	2200      	movs	r2, #0
 8014e3c:	6062      	str	r2, [r4, #4]
 8014e3e:	04d9      	lsls	r1, r3, #19
 8014e40:	6922      	ldr	r2, [r4, #16]
 8014e42:	6022      	str	r2, [r4, #0]
 8014e44:	d504      	bpl.n	8014e50 <__sflush_r+0x78>
 8014e46:	1c42      	adds	r2, r0, #1
 8014e48:	d101      	bne.n	8014e4e <__sflush_r+0x76>
 8014e4a:	682b      	ldr	r3, [r5, #0]
 8014e4c:	b903      	cbnz	r3, 8014e50 <__sflush_r+0x78>
 8014e4e:	6560      	str	r0, [r4, #84]	@ 0x54
 8014e50:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014e52:	602f      	str	r7, [r5, #0]
 8014e54:	b1b9      	cbz	r1, 8014e86 <__sflush_r+0xae>
 8014e56:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014e5a:	4299      	cmp	r1, r3
 8014e5c:	d002      	beq.n	8014e64 <__sflush_r+0x8c>
 8014e5e:	4628      	mov	r0, r5
 8014e60:	f7fd ff12 	bl	8012c88 <_free_r>
 8014e64:	2300      	movs	r3, #0
 8014e66:	6363      	str	r3, [r4, #52]	@ 0x34
 8014e68:	e00d      	b.n	8014e86 <__sflush_r+0xae>
 8014e6a:	2301      	movs	r3, #1
 8014e6c:	4628      	mov	r0, r5
 8014e6e:	47b0      	blx	r6
 8014e70:	4602      	mov	r2, r0
 8014e72:	1c50      	adds	r0, r2, #1
 8014e74:	d1c9      	bne.n	8014e0a <__sflush_r+0x32>
 8014e76:	682b      	ldr	r3, [r5, #0]
 8014e78:	2b00      	cmp	r3, #0
 8014e7a:	d0c6      	beq.n	8014e0a <__sflush_r+0x32>
 8014e7c:	2b1d      	cmp	r3, #29
 8014e7e:	d001      	beq.n	8014e84 <__sflush_r+0xac>
 8014e80:	2b16      	cmp	r3, #22
 8014e82:	d11e      	bne.n	8014ec2 <__sflush_r+0xea>
 8014e84:	602f      	str	r7, [r5, #0]
 8014e86:	2000      	movs	r0, #0
 8014e88:	e022      	b.n	8014ed0 <__sflush_r+0xf8>
 8014e8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014e8e:	b21b      	sxth	r3, r3
 8014e90:	e01b      	b.n	8014eca <__sflush_r+0xf2>
 8014e92:	690f      	ldr	r7, [r1, #16]
 8014e94:	2f00      	cmp	r7, #0
 8014e96:	d0f6      	beq.n	8014e86 <__sflush_r+0xae>
 8014e98:	0793      	lsls	r3, r2, #30
 8014e9a:	680e      	ldr	r6, [r1, #0]
 8014e9c:	bf08      	it	eq
 8014e9e:	694b      	ldreq	r3, [r1, #20]
 8014ea0:	600f      	str	r7, [r1, #0]
 8014ea2:	bf18      	it	ne
 8014ea4:	2300      	movne	r3, #0
 8014ea6:	eba6 0807 	sub.w	r8, r6, r7
 8014eaa:	608b      	str	r3, [r1, #8]
 8014eac:	f1b8 0f00 	cmp.w	r8, #0
 8014eb0:	dde9      	ble.n	8014e86 <__sflush_r+0xae>
 8014eb2:	6a21      	ldr	r1, [r4, #32]
 8014eb4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8014eb6:	4643      	mov	r3, r8
 8014eb8:	463a      	mov	r2, r7
 8014eba:	4628      	mov	r0, r5
 8014ebc:	47b0      	blx	r6
 8014ebe:	2800      	cmp	r0, #0
 8014ec0:	dc08      	bgt.n	8014ed4 <__sflush_r+0xfc>
 8014ec2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014ec6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014eca:	81a3      	strh	r3, [r4, #12]
 8014ecc:	f04f 30ff 	mov.w	r0, #4294967295
 8014ed0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014ed4:	4407      	add	r7, r0
 8014ed6:	eba8 0800 	sub.w	r8, r8, r0
 8014eda:	e7e7      	b.n	8014eac <__sflush_r+0xd4>
 8014edc:	dfbffffe 	.word	0xdfbffffe

08014ee0 <_fflush_r>:
 8014ee0:	b538      	push	{r3, r4, r5, lr}
 8014ee2:	690b      	ldr	r3, [r1, #16]
 8014ee4:	4605      	mov	r5, r0
 8014ee6:	460c      	mov	r4, r1
 8014ee8:	b913      	cbnz	r3, 8014ef0 <_fflush_r+0x10>
 8014eea:	2500      	movs	r5, #0
 8014eec:	4628      	mov	r0, r5
 8014eee:	bd38      	pop	{r3, r4, r5, pc}
 8014ef0:	b118      	cbz	r0, 8014efa <_fflush_r+0x1a>
 8014ef2:	6a03      	ldr	r3, [r0, #32]
 8014ef4:	b90b      	cbnz	r3, 8014efa <_fflush_r+0x1a>
 8014ef6:	f7fc ff0d 	bl	8011d14 <__sinit>
 8014efa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014efe:	2b00      	cmp	r3, #0
 8014f00:	d0f3      	beq.n	8014eea <_fflush_r+0xa>
 8014f02:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8014f04:	07d0      	lsls	r0, r2, #31
 8014f06:	d404      	bmi.n	8014f12 <_fflush_r+0x32>
 8014f08:	0599      	lsls	r1, r3, #22
 8014f0a:	d402      	bmi.n	8014f12 <_fflush_r+0x32>
 8014f0c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014f0e:	f7fd f856 	bl	8011fbe <__retarget_lock_acquire_recursive>
 8014f12:	4628      	mov	r0, r5
 8014f14:	4621      	mov	r1, r4
 8014f16:	f7ff ff5f 	bl	8014dd8 <__sflush_r>
 8014f1a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8014f1c:	07da      	lsls	r2, r3, #31
 8014f1e:	4605      	mov	r5, r0
 8014f20:	d4e4      	bmi.n	8014eec <_fflush_r+0xc>
 8014f22:	89a3      	ldrh	r3, [r4, #12]
 8014f24:	059b      	lsls	r3, r3, #22
 8014f26:	d4e1      	bmi.n	8014eec <_fflush_r+0xc>
 8014f28:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014f2a:	f7fd f849 	bl	8011fc0 <__retarget_lock_release_recursive>
 8014f2e:	e7dd      	b.n	8014eec <_fflush_r+0xc>

08014f30 <__sccl>:
 8014f30:	b570      	push	{r4, r5, r6, lr}
 8014f32:	780b      	ldrb	r3, [r1, #0]
 8014f34:	4604      	mov	r4, r0
 8014f36:	2b5e      	cmp	r3, #94	@ 0x5e
 8014f38:	bf0b      	itete	eq
 8014f3a:	784b      	ldrbeq	r3, [r1, #1]
 8014f3c:	1c4a      	addne	r2, r1, #1
 8014f3e:	1c8a      	addeq	r2, r1, #2
 8014f40:	2100      	movne	r1, #0
 8014f42:	bf08      	it	eq
 8014f44:	2101      	moveq	r1, #1
 8014f46:	3801      	subs	r0, #1
 8014f48:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8014f4c:	f800 1f01 	strb.w	r1, [r0, #1]!
 8014f50:	42a8      	cmp	r0, r5
 8014f52:	d1fb      	bne.n	8014f4c <__sccl+0x1c>
 8014f54:	b90b      	cbnz	r3, 8014f5a <__sccl+0x2a>
 8014f56:	1e50      	subs	r0, r2, #1
 8014f58:	bd70      	pop	{r4, r5, r6, pc}
 8014f5a:	f081 0101 	eor.w	r1, r1, #1
 8014f5e:	54e1      	strb	r1, [r4, r3]
 8014f60:	4610      	mov	r0, r2
 8014f62:	4602      	mov	r2, r0
 8014f64:	f812 5b01 	ldrb.w	r5, [r2], #1
 8014f68:	2d2d      	cmp	r5, #45	@ 0x2d
 8014f6a:	d005      	beq.n	8014f78 <__sccl+0x48>
 8014f6c:	2d5d      	cmp	r5, #93	@ 0x5d
 8014f6e:	d016      	beq.n	8014f9e <__sccl+0x6e>
 8014f70:	2d00      	cmp	r5, #0
 8014f72:	d0f1      	beq.n	8014f58 <__sccl+0x28>
 8014f74:	462b      	mov	r3, r5
 8014f76:	e7f2      	b.n	8014f5e <__sccl+0x2e>
 8014f78:	7846      	ldrb	r6, [r0, #1]
 8014f7a:	2e5d      	cmp	r6, #93	@ 0x5d
 8014f7c:	d0fa      	beq.n	8014f74 <__sccl+0x44>
 8014f7e:	42b3      	cmp	r3, r6
 8014f80:	dcf8      	bgt.n	8014f74 <__sccl+0x44>
 8014f82:	3002      	adds	r0, #2
 8014f84:	461a      	mov	r2, r3
 8014f86:	3201      	adds	r2, #1
 8014f88:	4296      	cmp	r6, r2
 8014f8a:	54a1      	strb	r1, [r4, r2]
 8014f8c:	dcfb      	bgt.n	8014f86 <__sccl+0x56>
 8014f8e:	1af2      	subs	r2, r6, r3
 8014f90:	3a01      	subs	r2, #1
 8014f92:	1c5d      	adds	r5, r3, #1
 8014f94:	42b3      	cmp	r3, r6
 8014f96:	bfa8      	it	ge
 8014f98:	2200      	movge	r2, #0
 8014f9a:	18ab      	adds	r3, r5, r2
 8014f9c:	e7e1      	b.n	8014f62 <__sccl+0x32>
 8014f9e:	4610      	mov	r0, r2
 8014fa0:	e7da      	b.n	8014f58 <__sccl+0x28>

08014fa2 <__submore>:
 8014fa2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014fa6:	460c      	mov	r4, r1
 8014fa8:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8014faa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014fae:	4299      	cmp	r1, r3
 8014fb0:	d11d      	bne.n	8014fee <__submore+0x4c>
 8014fb2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8014fb6:	f7fd fedb 	bl	8012d70 <_malloc_r>
 8014fba:	b918      	cbnz	r0, 8014fc4 <__submore+0x22>
 8014fbc:	f04f 30ff 	mov.w	r0, #4294967295
 8014fc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014fc4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8014fc8:	63a3      	str	r3, [r4, #56]	@ 0x38
 8014fca:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8014fce:	6360      	str	r0, [r4, #52]	@ 0x34
 8014fd0:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8014fd4:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8014fd8:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8014fdc:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8014fe0:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8014fe4:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8014fe8:	6020      	str	r0, [r4, #0]
 8014fea:	2000      	movs	r0, #0
 8014fec:	e7e8      	b.n	8014fc0 <__submore+0x1e>
 8014fee:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8014ff0:	0077      	lsls	r7, r6, #1
 8014ff2:	463a      	mov	r2, r7
 8014ff4:	f000 fbc1 	bl	801577a <_realloc_r>
 8014ff8:	4605      	mov	r5, r0
 8014ffa:	2800      	cmp	r0, #0
 8014ffc:	d0de      	beq.n	8014fbc <__submore+0x1a>
 8014ffe:	eb00 0806 	add.w	r8, r0, r6
 8015002:	4601      	mov	r1, r0
 8015004:	4632      	mov	r2, r6
 8015006:	4640      	mov	r0, r8
 8015008:	f7fc ffdb 	bl	8011fc2 <memcpy>
 801500c:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8015010:	f8c4 8000 	str.w	r8, [r4]
 8015014:	e7e9      	b.n	8014fea <__submore+0x48>

08015016 <memmove>:
 8015016:	4288      	cmp	r0, r1
 8015018:	b510      	push	{r4, lr}
 801501a:	eb01 0402 	add.w	r4, r1, r2
 801501e:	d902      	bls.n	8015026 <memmove+0x10>
 8015020:	4284      	cmp	r4, r0
 8015022:	4623      	mov	r3, r4
 8015024:	d807      	bhi.n	8015036 <memmove+0x20>
 8015026:	1e43      	subs	r3, r0, #1
 8015028:	42a1      	cmp	r1, r4
 801502a:	d008      	beq.n	801503e <memmove+0x28>
 801502c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8015030:	f803 2f01 	strb.w	r2, [r3, #1]!
 8015034:	e7f8      	b.n	8015028 <memmove+0x12>
 8015036:	4402      	add	r2, r0
 8015038:	4601      	mov	r1, r0
 801503a:	428a      	cmp	r2, r1
 801503c:	d100      	bne.n	8015040 <memmove+0x2a>
 801503e:	bd10      	pop	{r4, pc}
 8015040:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8015044:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8015048:	e7f7      	b.n	801503a <memmove+0x24>
	...

0801504c <_sbrk_r>:
 801504c:	b538      	push	{r3, r4, r5, lr}
 801504e:	4d06      	ldr	r5, [pc, #24]	@ (8015068 <_sbrk_r+0x1c>)
 8015050:	2300      	movs	r3, #0
 8015052:	4604      	mov	r4, r0
 8015054:	4608      	mov	r0, r1
 8015056:	602b      	str	r3, [r5, #0]
 8015058:	f7ef fab4 	bl	80045c4 <_sbrk>
 801505c:	1c43      	adds	r3, r0, #1
 801505e:	d102      	bne.n	8015066 <_sbrk_r+0x1a>
 8015060:	682b      	ldr	r3, [r5, #0]
 8015062:	b103      	cbz	r3, 8015066 <_sbrk_r+0x1a>
 8015064:	6023      	str	r3, [r4, #0]
 8015066:	bd38      	pop	{r3, r4, r5, pc}
 8015068:	200026e0 	.word	0x200026e0
 801506c:	00000000 	.word	0x00000000

08015070 <nan>:
 8015070:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8015078 <nan+0x8>
 8015074:	4770      	bx	lr
 8015076:	bf00      	nop
 8015078:	00000000 	.word	0x00000000
 801507c:	7ff80000 	.word	0x7ff80000

08015080 <__assert_func>:
 8015080:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8015082:	4614      	mov	r4, r2
 8015084:	461a      	mov	r2, r3
 8015086:	4b09      	ldr	r3, [pc, #36]	@ (80150ac <__assert_func+0x2c>)
 8015088:	681b      	ldr	r3, [r3, #0]
 801508a:	4605      	mov	r5, r0
 801508c:	68d8      	ldr	r0, [r3, #12]
 801508e:	b954      	cbnz	r4, 80150a6 <__assert_func+0x26>
 8015090:	4b07      	ldr	r3, [pc, #28]	@ (80150b0 <__assert_func+0x30>)
 8015092:	461c      	mov	r4, r3
 8015094:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8015098:	9100      	str	r1, [sp, #0]
 801509a:	462b      	mov	r3, r5
 801509c:	4905      	ldr	r1, [pc, #20]	@ (80150b4 <__assert_func+0x34>)
 801509e:	f000 fc19 	bl	80158d4 <fiprintf>
 80150a2:	f000 fc29 	bl	80158f8 <abort>
 80150a6:	4b04      	ldr	r3, [pc, #16]	@ (80150b8 <__assert_func+0x38>)
 80150a8:	e7f4      	b.n	8015094 <__assert_func+0x14>
 80150aa:	bf00      	nop
 80150ac:	200001f8 	.word	0x200001f8
 80150b0:	08017500 	.word	0x08017500
 80150b4:	080174d2 	.word	0x080174d2
 80150b8:	080174c5 	.word	0x080174c5

080150bc <_calloc_r>:
 80150bc:	b570      	push	{r4, r5, r6, lr}
 80150be:	fba1 5402 	umull	r5, r4, r1, r2
 80150c2:	b93c      	cbnz	r4, 80150d4 <_calloc_r+0x18>
 80150c4:	4629      	mov	r1, r5
 80150c6:	f7fd fe53 	bl	8012d70 <_malloc_r>
 80150ca:	4606      	mov	r6, r0
 80150cc:	b928      	cbnz	r0, 80150da <_calloc_r+0x1e>
 80150ce:	2600      	movs	r6, #0
 80150d0:	4630      	mov	r0, r6
 80150d2:	bd70      	pop	{r4, r5, r6, pc}
 80150d4:	220c      	movs	r2, #12
 80150d6:	6002      	str	r2, [r0, #0]
 80150d8:	e7f9      	b.n	80150ce <_calloc_r+0x12>
 80150da:	462a      	mov	r2, r5
 80150dc:	4621      	mov	r1, r4
 80150de:	f7fc fede 	bl	8011e9e <memset>
 80150e2:	e7f5      	b.n	80150d0 <_calloc_r+0x14>

080150e4 <rshift>:
 80150e4:	6903      	ldr	r3, [r0, #16]
 80150e6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80150ea:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80150ee:	ea4f 1261 	mov.w	r2, r1, asr #5
 80150f2:	f100 0414 	add.w	r4, r0, #20
 80150f6:	dd45      	ble.n	8015184 <rshift+0xa0>
 80150f8:	f011 011f 	ands.w	r1, r1, #31
 80150fc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8015100:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8015104:	d10c      	bne.n	8015120 <rshift+0x3c>
 8015106:	f100 0710 	add.w	r7, r0, #16
 801510a:	4629      	mov	r1, r5
 801510c:	42b1      	cmp	r1, r6
 801510e:	d334      	bcc.n	801517a <rshift+0x96>
 8015110:	1a9b      	subs	r3, r3, r2
 8015112:	009b      	lsls	r3, r3, #2
 8015114:	1eea      	subs	r2, r5, #3
 8015116:	4296      	cmp	r6, r2
 8015118:	bf38      	it	cc
 801511a:	2300      	movcc	r3, #0
 801511c:	4423      	add	r3, r4
 801511e:	e015      	b.n	801514c <rshift+0x68>
 8015120:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8015124:	f1c1 0820 	rsb	r8, r1, #32
 8015128:	40cf      	lsrs	r7, r1
 801512a:	f105 0e04 	add.w	lr, r5, #4
 801512e:	46a1      	mov	r9, r4
 8015130:	4576      	cmp	r6, lr
 8015132:	46f4      	mov	ip, lr
 8015134:	d815      	bhi.n	8015162 <rshift+0x7e>
 8015136:	1a9a      	subs	r2, r3, r2
 8015138:	0092      	lsls	r2, r2, #2
 801513a:	3a04      	subs	r2, #4
 801513c:	3501      	adds	r5, #1
 801513e:	42ae      	cmp	r6, r5
 8015140:	bf38      	it	cc
 8015142:	2200      	movcc	r2, #0
 8015144:	18a3      	adds	r3, r4, r2
 8015146:	50a7      	str	r7, [r4, r2]
 8015148:	b107      	cbz	r7, 801514c <rshift+0x68>
 801514a:	3304      	adds	r3, #4
 801514c:	1b1a      	subs	r2, r3, r4
 801514e:	42a3      	cmp	r3, r4
 8015150:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8015154:	bf08      	it	eq
 8015156:	2300      	moveq	r3, #0
 8015158:	6102      	str	r2, [r0, #16]
 801515a:	bf08      	it	eq
 801515c:	6143      	streq	r3, [r0, #20]
 801515e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015162:	f8dc c000 	ldr.w	ip, [ip]
 8015166:	fa0c fc08 	lsl.w	ip, ip, r8
 801516a:	ea4c 0707 	orr.w	r7, ip, r7
 801516e:	f849 7b04 	str.w	r7, [r9], #4
 8015172:	f85e 7b04 	ldr.w	r7, [lr], #4
 8015176:	40cf      	lsrs	r7, r1
 8015178:	e7da      	b.n	8015130 <rshift+0x4c>
 801517a:	f851 cb04 	ldr.w	ip, [r1], #4
 801517e:	f847 cf04 	str.w	ip, [r7, #4]!
 8015182:	e7c3      	b.n	801510c <rshift+0x28>
 8015184:	4623      	mov	r3, r4
 8015186:	e7e1      	b.n	801514c <rshift+0x68>

08015188 <__hexdig_fun>:
 8015188:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801518c:	2b09      	cmp	r3, #9
 801518e:	d802      	bhi.n	8015196 <__hexdig_fun+0xe>
 8015190:	3820      	subs	r0, #32
 8015192:	b2c0      	uxtb	r0, r0
 8015194:	4770      	bx	lr
 8015196:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801519a:	2b05      	cmp	r3, #5
 801519c:	d801      	bhi.n	80151a2 <__hexdig_fun+0x1a>
 801519e:	3847      	subs	r0, #71	@ 0x47
 80151a0:	e7f7      	b.n	8015192 <__hexdig_fun+0xa>
 80151a2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80151a6:	2b05      	cmp	r3, #5
 80151a8:	d801      	bhi.n	80151ae <__hexdig_fun+0x26>
 80151aa:	3827      	subs	r0, #39	@ 0x27
 80151ac:	e7f1      	b.n	8015192 <__hexdig_fun+0xa>
 80151ae:	2000      	movs	r0, #0
 80151b0:	4770      	bx	lr
	...

080151b4 <__gethex>:
 80151b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80151b8:	b085      	sub	sp, #20
 80151ba:	468a      	mov	sl, r1
 80151bc:	9302      	str	r3, [sp, #8]
 80151be:	680b      	ldr	r3, [r1, #0]
 80151c0:	9001      	str	r0, [sp, #4]
 80151c2:	4690      	mov	r8, r2
 80151c4:	1c9c      	adds	r4, r3, #2
 80151c6:	46a1      	mov	r9, r4
 80151c8:	f814 0b01 	ldrb.w	r0, [r4], #1
 80151cc:	2830      	cmp	r0, #48	@ 0x30
 80151ce:	d0fa      	beq.n	80151c6 <__gethex+0x12>
 80151d0:	eba9 0303 	sub.w	r3, r9, r3
 80151d4:	f1a3 0b02 	sub.w	fp, r3, #2
 80151d8:	f7ff ffd6 	bl	8015188 <__hexdig_fun>
 80151dc:	4605      	mov	r5, r0
 80151de:	2800      	cmp	r0, #0
 80151e0:	d168      	bne.n	80152b4 <__gethex+0x100>
 80151e2:	49a0      	ldr	r1, [pc, #640]	@ (8015464 <__gethex+0x2b0>)
 80151e4:	2201      	movs	r2, #1
 80151e6:	4648      	mov	r0, r9
 80151e8:	f7fc fe61 	bl	8011eae <strncmp>
 80151ec:	4607      	mov	r7, r0
 80151ee:	2800      	cmp	r0, #0
 80151f0:	d167      	bne.n	80152c2 <__gethex+0x10e>
 80151f2:	f899 0001 	ldrb.w	r0, [r9, #1]
 80151f6:	4626      	mov	r6, r4
 80151f8:	f7ff ffc6 	bl	8015188 <__hexdig_fun>
 80151fc:	2800      	cmp	r0, #0
 80151fe:	d062      	beq.n	80152c6 <__gethex+0x112>
 8015200:	4623      	mov	r3, r4
 8015202:	7818      	ldrb	r0, [r3, #0]
 8015204:	2830      	cmp	r0, #48	@ 0x30
 8015206:	4699      	mov	r9, r3
 8015208:	f103 0301 	add.w	r3, r3, #1
 801520c:	d0f9      	beq.n	8015202 <__gethex+0x4e>
 801520e:	f7ff ffbb 	bl	8015188 <__hexdig_fun>
 8015212:	fab0 f580 	clz	r5, r0
 8015216:	096d      	lsrs	r5, r5, #5
 8015218:	f04f 0b01 	mov.w	fp, #1
 801521c:	464a      	mov	r2, r9
 801521e:	4616      	mov	r6, r2
 8015220:	3201      	adds	r2, #1
 8015222:	7830      	ldrb	r0, [r6, #0]
 8015224:	f7ff ffb0 	bl	8015188 <__hexdig_fun>
 8015228:	2800      	cmp	r0, #0
 801522a:	d1f8      	bne.n	801521e <__gethex+0x6a>
 801522c:	498d      	ldr	r1, [pc, #564]	@ (8015464 <__gethex+0x2b0>)
 801522e:	2201      	movs	r2, #1
 8015230:	4630      	mov	r0, r6
 8015232:	f7fc fe3c 	bl	8011eae <strncmp>
 8015236:	2800      	cmp	r0, #0
 8015238:	d13f      	bne.n	80152ba <__gethex+0x106>
 801523a:	b944      	cbnz	r4, 801524e <__gethex+0x9a>
 801523c:	1c74      	adds	r4, r6, #1
 801523e:	4622      	mov	r2, r4
 8015240:	4616      	mov	r6, r2
 8015242:	3201      	adds	r2, #1
 8015244:	7830      	ldrb	r0, [r6, #0]
 8015246:	f7ff ff9f 	bl	8015188 <__hexdig_fun>
 801524a:	2800      	cmp	r0, #0
 801524c:	d1f8      	bne.n	8015240 <__gethex+0x8c>
 801524e:	1ba4      	subs	r4, r4, r6
 8015250:	00a7      	lsls	r7, r4, #2
 8015252:	7833      	ldrb	r3, [r6, #0]
 8015254:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8015258:	2b50      	cmp	r3, #80	@ 0x50
 801525a:	d13e      	bne.n	80152da <__gethex+0x126>
 801525c:	7873      	ldrb	r3, [r6, #1]
 801525e:	2b2b      	cmp	r3, #43	@ 0x2b
 8015260:	d033      	beq.n	80152ca <__gethex+0x116>
 8015262:	2b2d      	cmp	r3, #45	@ 0x2d
 8015264:	d034      	beq.n	80152d0 <__gethex+0x11c>
 8015266:	1c71      	adds	r1, r6, #1
 8015268:	2400      	movs	r4, #0
 801526a:	7808      	ldrb	r0, [r1, #0]
 801526c:	f7ff ff8c 	bl	8015188 <__hexdig_fun>
 8015270:	1e43      	subs	r3, r0, #1
 8015272:	b2db      	uxtb	r3, r3
 8015274:	2b18      	cmp	r3, #24
 8015276:	d830      	bhi.n	80152da <__gethex+0x126>
 8015278:	f1a0 0210 	sub.w	r2, r0, #16
 801527c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8015280:	f7ff ff82 	bl	8015188 <__hexdig_fun>
 8015284:	f100 3cff 	add.w	ip, r0, #4294967295
 8015288:	fa5f fc8c 	uxtb.w	ip, ip
 801528c:	f1bc 0f18 	cmp.w	ip, #24
 8015290:	f04f 030a 	mov.w	r3, #10
 8015294:	d91e      	bls.n	80152d4 <__gethex+0x120>
 8015296:	b104      	cbz	r4, 801529a <__gethex+0xe6>
 8015298:	4252      	negs	r2, r2
 801529a:	4417      	add	r7, r2
 801529c:	f8ca 1000 	str.w	r1, [sl]
 80152a0:	b1ed      	cbz	r5, 80152de <__gethex+0x12a>
 80152a2:	f1bb 0f00 	cmp.w	fp, #0
 80152a6:	bf0c      	ite	eq
 80152a8:	2506      	moveq	r5, #6
 80152aa:	2500      	movne	r5, #0
 80152ac:	4628      	mov	r0, r5
 80152ae:	b005      	add	sp, #20
 80152b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80152b4:	2500      	movs	r5, #0
 80152b6:	462c      	mov	r4, r5
 80152b8:	e7b0      	b.n	801521c <__gethex+0x68>
 80152ba:	2c00      	cmp	r4, #0
 80152bc:	d1c7      	bne.n	801524e <__gethex+0x9a>
 80152be:	4627      	mov	r7, r4
 80152c0:	e7c7      	b.n	8015252 <__gethex+0x9e>
 80152c2:	464e      	mov	r6, r9
 80152c4:	462f      	mov	r7, r5
 80152c6:	2501      	movs	r5, #1
 80152c8:	e7c3      	b.n	8015252 <__gethex+0x9e>
 80152ca:	2400      	movs	r4, #0
 80152cc:	1cb1      	adds	r1, r6, #2
 80152ce:	e7cc      	b.n	801526a <__gethex+0xb6>
 80152d0:	2401      	movs	r4, #1
 80152d2:	e7fb      	b.n	80152cc <__gethex+0x118>
 80152d4:	fb03 0002 	mla	r0, r3, r2, r0
 80152d8:	e7ce      	b.n	8015278 <__gethex+0xc4>
 80152da:	4631      	mov	r1, r6
 80152dc:	e7de      	b.n	801529c <__gethex+0xe8>
 80152de:	eba6 0309 	sub.w	r3, r6, r9
 80152e2:	3b01      	subs	r3, #1
 80152e4:	4629      	mov	r1, r5
 80152e6:	2b07      	cmp	r3, #7
 80152e8:	dc0a      	bgt.n	8015300 <__gethex+0x14c>
 80152ea:	9801      	ldr	r0, [sp, #4]
 80152ec:	f7fd fdcc 	bl	8012e88 <_Balloc>
 80152f0:	4604      	mov	r4, r0
 80152f2:	b940      	cbnz	r0, 8015306 <__gethex+0x152>
 80152f4:	4b5c      	ldr	r3, [pc, #368]	@ (8015468 <__gethex+0x2b4>)
 80152f6:	4602      	mov	r2, r0
 80152f8:	21e4      	movs	r1, #228	@ 0xe4
 80152fa:	485c      	ldr	r0, [pc, #368]	@ (801546c <__gethex+0x2b8>)
 80152fc:	f7ff fec0 	bl	8015080 <__assert_func>
 8015300:	3101      	adds	r1, #1
 8015302:	105b      	asrs	r3, r3, #1
 8015304:	e7ef      	b.n	80152e6 <__gethex+0x132>
 8015306:	f100 0a14 	add.w	sl, r0, #20
 801530a:	2300      	movs	r3, #0
 801530c:	4655      	mov	r5, sl
 801530e:	469b      	mov	fp, r3
 8015310:	45b1      	cmp	r9, r6
 8015312:	d337      	bcc.n	8015384 <__gethex+0x1d0>
 8015314:	f845 bb04 	str.w	fp, [r5], #4
 8015318:	eba5 050a 	sub.w	r5, r5, sl
 801531c:	10ad      	asrs	r5, r5, #2
 801531e:	6125      	str	r5, [r4, #16]
 8015320:	4658      	mov	r0, fp
 8015322:	f7fd fea3 	bl	801306c <__hi0bits>
 8015326:	016d      	lsls	r5, r5, #5
 8015328:	f8d8 6000 	ldr.w	r6, [r8]
 801532c:	1a2d      	subs	r5, r5, r0
 801532e:	42b5      	cmp	r5, r6
 8015330:	dd54      	ble.n	80153dc <__gethex+0x228>
 8015332:	1bad      	subs	r5, r5, r6
 8015334:	4629      	mov	r1, r5
 8015336:	4620      	mov	r0, r4
 8015338:	f7fe fa37 	bl	80137aa <__any_on>
 801533c:	4681      	mov	r9, r0
 801533e:	b178      	cbz	r0, 8015360 <__gethex+0x1ac>
 8015340:	1e6b      	subs	r3, r5, #1
 8015342:	1159      	asrs	r1, r3, #5
 8015344:	f003 021f 	and.w	r2, r3, #31
 8015348:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801534c:	f04f 0901 	mov.w	r9, #1
 8015350:	fa09 f202 	lsl.w	r2, r9, r2
 8015354:	420a      	tst	r2, r1
 8015356:	d003      	beq.n	8015360 <__gethex+0x1ac>
 8015358:	454b      	cmp	r3, r9
 801535a:	dc36      	bgt.n	80153ca <__gethex+0x216>
 801535c:	f04f 0902 	mov.w	r9, #2
 8015360:	4629      	mov	r1, r5
 8015362:	4620      	mov	r0, r4
 8015364:	f7ff febe 	bl	80150e4 <rshift>
 8015368:	442f      	add	r7, r5
 801536a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801536e:	42bb      	cmp	r3, r7
 8015370:	da42      	bge.n	80153f8 <__gethex+0x244>
 8015372:	9801      	ldr	r0, [sp, #4]
 8015374:	4621      	mov	r1, r4
 8015376:	f7fd fdc7 	bl	8012f08 <_Bfree>
 801537a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801537c:	2300      	movs	r3, #0
 801537e:	6013      	str	r3, [r2, #0]
 8015380:	25a3      	movs	r5, #163	@ 0xa3
 8015382:	e793      	b.n	80152ac <__gethex+0xf8>
 8015384:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8015388:	2a2e      	cmp	r2, #46	@ 0x2e
 801538a:	d012      	beq.n	80153b2 <__gethex+0x1fe>
 801538c:	2b20      	cmp	r3, #32
 801538e:	d104      	bne.n	801539a <__gethex+0x1e6>
 8015390:	f845 bb04 	str.w	fp, [r5], #4
 8015394:	f04f 0b00 	mov.w	fp, #0
 8015398:	465b      	mov	r3, fp
 801539a:	7830      	ldrb	r0, [r6, #0]
 801539c:	9303      	str	r3, [sp, #12]
 801539e:	f7ff fef3 	bl	8015188 <__hexdig_fun>
 80153a2:	9b03      	ldr	r3, [sp, #12]
 80153a4:	f000 000f 	and.w	r0, r0, #15
 80153a8:	4098      	lsls	r0, r3
 80153aa:	ea4b 0b00 	orr.w	fp, fp, r0
 80153ae:	3304      	adds	r3, #4
 80153b0:	e7ae      	b.n	8015310 <__gethex+0x15c>
 80153b2:	45b1      	cmp	r9, r6
 80153b4:	d8ea      	bhi.n	801538c <__gethex+0x1d8>
 80153b6:	492b      	ldr	r1, [pc, #172]	@ (8015464 <__gethex+0x2b0>)
 80153b8:	9303      	str	r3, [sp, #12]
 80153ba:	2201      	movs	r2, #1
 80153bc:	4630      	mov	r0, r6
 80153be:	f7fc fd76 	bl	8011eae <strncmp>
 80153c2:	9b03      	ldr	r3, [sp, #12]
 80153c4:	2800      	cmp	r0, #0
 80153c6:	d1e1      	bne.n	801538c <__gethex+0x1d8>
 80153c8:	e7a2      	b.n	8015310 <__gethex+0x15c>
 80153ca:	1ea9      	subs	r1, r5, #2
 80153cc:	4620      	mov	r0, r4
 80153ce:	f7fe f9ec 	bl	80137aa <__any_on>
 80153d2:	2800      	cmp	r0, #0
 80153d4:	d0c2      	beq.n	801535c <__gethex+0x1a8>
 80153d6:	f04f 0903 	mov.w	r9, #3
 80153da:	e7c1      	b.n	8015360 <__gethex+0x1ac>
 80153dc:	da09      	bge.n	80153f2 <__gethex+0x23e>
 80153de:	1b75      	subs	r5, r6, r5
 80153e0:	4621      	mov	r1, r4
 80153e2:	9801      	ldr	r0, [sp, #4]
 80153e4:	462a      	mov	r2, r5
 80153e6:	f7fd ffa7 	bl	8013338 <__lshift>
 80153ea:	1b7f      	subs	r7, r7, r5
 80153ec:	4604      	mov	r4, r0
 80153ee:	f100 0a14 	add.w	sl, r0, #20
 80153f2:	f04f 0900 	mov.w	r9, #0
 80153f6:	e7b8      	b.n	801536a <__gethex+0x1b6>
 80153f8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80153fc:	42bd      	cmp	r5, r7
 80153fe:	dd6f      	ble.n	80154e0 <__gethex+0x32c>
 8015400:	1bed      	subs	r5, r5, r7
 8015402:	42ae      	cmp	r6, r5
 8015404:	dc34      	bgt.n	8015470 <__gethex+0x2bc>
 8015406:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801540a:	2b02      	cmp	r3, #2
 801540c:	d022      	beq.n	8015454 <__gethex+0x2a0>
 801540e:	2b03      	cmp	r3, #3
 8015410:	d024      	beq.n	801545c <__gethex+0x2a8>
 8015412:	2b01      	cmp	r3, #1
 8015414:	d115      	bne.n	8015442 <__gethex+0x28e>
 8015416:	42ae      	cmp	r6, r5
 8015418:	d113      	bne.n	8015442 <__gethex+0x28e>
 801541a:	2e01      	cmp	r6, #1
 801541c:	d10b      	bne.n	8015436 <__gethex+0x282>
 801541e:	9a02      	ldr	r2, [sp, #8]
 8015420:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8015424:	6013      	str	r3, [r2, #0]
 8015426:	2301      	movs	r3, #1
 8015428:	6123      	str	r3, [r4, #16]
 801542a:	f8ca 3000 	str.w	r3, [sl]
 801542e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015430:	2562      	movs	r5, #98	@ 0x62
 8015432:	601c      	str	r4, [r3, #0]
 8015434:	e73a      	b.n	80152ac <__gethex+0xf8>
 8015436:	1e71      	subs	r1, r6, #1
 8015438:	4620      	mov	r0, r4
 801543a:	f7fe f9b6 	bl	80137aa <__any_on>
 801543e:	2800      	cmp	r0, #0
 8015440:	d1ed      	bne.n	801541e <__gethex+0x26a>
 8015442:	9801      	ldr	r0, [sp, #4]
 8015444:	4621      	mov	r1, r4
 8015446:	f7fd fd5f 	bl	8012f08 <_Bfree>
 801544a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801544c:	2300      	movs	r3, #0
 801544e:	6013      	str	r3, [r2, #0]
 8015450:	2550      	movs	r5, #80	@ 0x50
 8015452:	e72b      	b.n	80152ac <__gethex+0xf8>
 8015454:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015456:	2b00      	cmp	r3, #0
 8015458:	d1f3      	bne.n	8015442 <__gethex+0x28e>
 801545a:	e7e0      	b.n	801541e <__gethex+0x26a>
 801545c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801545e:	2b00      	cmp	r3, #0
 8015460:	d1dd      	bne.n	801541e <__gethex+0x26a>
 8015462:	e7ee      	b.n	8015442 <__gethex+0x28e>
 8015464:	08017338 	.word	0x08017338
 8015468:	080171cb 	.word	0x080171cb
 801546c:	08017501 	.word	0x08017501
 8015470:	1e6f      	subs	r7, r5, #1
 8015472:	f1b9 0f00 	cmp.w	r9, #0
 8015476:	d130      	bne.n	80154da <__gethex+0x326>
 8015478:	b127      	cbz	r7, 8015484 <__gethex+0x2d0>
 801547a:	4639      	mov	r1, r7
 801547c:	4620      	mov	r0, r4
 801547e:	f7fe f994 	bl	80137aa <__any_on>
 8015482:	4681      	mov	r9, r0
 8015484:	117a      	asrs	r2, r7, #5
 8015486:	2301      	movs	r3, #1
 8015488:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801548c:	f007 071f 	and.w	r7, r7, #31
 8015490:	40bb      	lsls	r3, r7
 8015492:	4213      	tst	r3, r2
 8015494:	4629      	mov	r1, r5
 8015496:	4620      	mov	r0, r4
 8015498:	bf18      	it	ne
 801549a:	f049 0902 	orrne.w	r9, r9, #2
 801549e:	f7ff fe21 	bl	80150e4 <rshift>
 80154a2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80154a6:	1b76      	subs	r6, r6, r5
 80154a8:	2502      	movs	r5, #2
 80154aa:	f1b9 0f00 	cmp.w	r9, #0
 80154ae:	d047      	beq.n	8015540 <__gethex+0x38c>
 80154b0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80154b4:	2b02      	cmp	r3, #2
 80154b6:	d015      	beq.n	80154e4 <__gethex+0x330>
 80154b8:	2b03      	cmp	r3, #3
 80154ba:	d017      	beq.n	80154ec <__gethex+0x338>
 80154bc:	2b01      	cmp	r3, #1
 80154be:	d109      	bne.n	80154d4 <__gethex+0x320>
 80154c0:	f019 0f02 	tst.w	r9, #2
 80154c4:	d006      	beq.n	80154d4 <__gethex+0x320>
 80154c6:	f8da 3000 	ldr.w	r3, [sl]
 80154ca:	ea49 0903 	orr.w	r9, r9, r3
 80154ce:	f019 0f01 	tst.w	r9, #1
 80154d2:	d10e      	bne.n	80154f2 <__gethex+0x33e>
 80154d4:	f045 0510 	orr.w	r5, r5, #16
 80154d8:	e032      	b.n	8015540 <__gethex+0x38c>
 80154da:	f04f 0901 	mov.w	r9, #1
 80154de:	e7d1      	b.n	8015484 <__gethex+0x2d0>
 80154e0:	2501      	movs	r5, #1
 80154e2:	e7e2      	b.n	80154aa <__gethex+0x2f6>
 80154e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80154e6:	f1c3 0301 	rsb	r3, r3, #1
 80154ea:	930f      	str	r3, [sp, #60]	@ 0x3c
 80154ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80154ee:	2b00      	cmp	r3, #0
 80154f0:	d0f0      	beq.n	80154d4 <__gethex+0x320>
 80154f2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80154f6:	f104 0314 	add.w	r3, r4, #20
 80154fa:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80154fe:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8015502:	f04f 0c00 	mov.w	ip, #0
 8015506:	4618      	mov	r0, r3
 8015508:	f853 2b04 	ldr.w	r2, [r3], #4
 801550c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8015510:	d01b      	beq.n	801554a <__gethex+0x396>
 8015512:	3201      	adds	r2, #1
 8015514:	6002      	str	r2, [r0, #0]
 8015516:	2d02      	cmp	r5, #2
 8015518:	f104 0314 	add.w	r3, r4, #20
 801551c:	d13c      	bne.n	8015598 <__gethex+0x3e4>
 801551e:	f8d8 2000 	ldr.w	r2, [r8]
 8015522:	3a01      	subs	r2, #1
 8015524:	42b2      	cmp	r2, r6
 8015526:	d109      	bne.n	801553c <__gethex+0x388>
 8015528:	1171      	asrs	r1, r6, #5
 801552a:	2201      	movs	r2, #1
 801552c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8015530:	f006 061f 	and.w	r6, r6, #31
 8015534:	fa02 f606 	lsl.w	r6, r2, r6
 8015538:	421e      	tst	r6, r3
 801553a:	d13a      	bne.n	80155b2 <__gethex+0x3fe>
 801553c:	f045 0520 	orr.w	r5, r5, #32
 8015540:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015542:	601c      	str	r4, [r3, #0]
 8015544:	9b02      	ldr	r3, [sp, #8]
 8015546:	601f      	str	r7, [r3, #0]
 8015548:	e6b0      	b.n	80152ac <__gethex+0xf8>
 801554a:	4299      	cmp	r1, r3
 801554c:	f843 cc04 	str.w	ip, [r3, #-4]
 8015550:	d8d9      	bhi.n	8015506 <__gethex+0x352>
 8015552:	68a3      	ldr	r3, [r4, #8]
 8015554:	459b      	cmp	fp, r3
 8015556:	db17      	blt.n	8015588 <__gethex+0x3d4>
 8015558:	6861      	ldr	r1, [r4, #4]
 801555a:	9801      	ldr	r0, [sp, #4]
 801555c:	3101      	adds	r1, #1
 801555e:	f7fd fc93 	bl	8012e88 <_Balloc>
 8015562:	4681      	mov	r9, r0
 8015564:	b918      	cbnz	r0, 801556e <__gethex+0x3ba>
 8015566:	4b1a      	ldr	r3, [pc, #104]	@ (80155d0 <__gethex+0x41c>)
 8015568:	4602      	mov	r2, r0
 801556a:	2184      	movs	r1, #132	@ 0x84
 801556c:	e6c5      	b.n	80152fa <__gethex+0x146>
 801556e:	6922      	ldr	r2, [r4, #16]
 8015570:	3202      	adds	r2, #2
 8015572:	f104 010c 	add.w	r1, r4, #12
 8015576:	0092      	lsls	r2, r2, #2
 8015578:	300c      	adds	r0, #12
 801557a:	f7fc fd22 	bl	8011fc2 <memcpy>
 801557e:	4621      	mov	r1, r4
 8015580:	9801      	ldr	r0, [sp, #4]
 8015582:	f7fd fcc1 	bl	8012f08 <_Bfree>
 8015586:	464c      	mov	r4, r9
 8015588:	6923      	ldr	r3, [r4, #16]
 801558a:	1c5a      	adds	r2, r3, #1
 801558c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8015590:	6122      	str	r2, [r4, #16]
 8015592:	2201      	movs	r2, #1
 8015594:	615a      	str	r2, [r3, #20]
 8015596:	e7be      	b.n	8015516 <__gethex+0x362>
 8015598:	6922      	ldr	r2, [r4, #16]
 801559a:	455a      	cmp	r2, fp
 801559c:	dd0b      	ble.n	80155b6 <__gethex+0x402>
 801559e:	2101      	movs	r1, #1
 80155a0:	4620      	mov	r0, r4
 80155a2:	f7ff fd9f 	bl	80150e4 <rshift>
 80155a6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80155aa:	3701      	adds	r7, #1
 80155ac:	42bb      	cmp	r3, r7
 80155ae:	f6ff aee0 	blt.w	8015372 <__gethex+0x1be>
 80155b2:	2501      	movs	r5, #1
 80155b4:	e7c2      	b.n	801553c <__gethex+0x388>
 80155b6:	f016 061f 	ands.w	r6, r6, #31
 80155ba:	d0fa      	beq.n	80155b2 <__gethex+0x3fe>
 80155bc:	4453      	add	r3, sl
 80155be:	f1c6 0620 	rsb	r6, r6, #32
 80155c2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80155c6:	f7fd fd51 	bl	801306c <__hi0bits>
 80155ca:	42b0      	cmp	r0, r6
 80155cc:	dbe7      	blt.n	801559e <__gethex+0x3ea>
 80155ce:	e7f0      	b.n	80155b2 <__gethex+0x3fe>
 80155d0:	080171cb 	.word	0x080171cb

080155d4 <L_shift>:
 80155d4:	f1c2 0208 	rsb	r2, r2, #8
 80155d8:	0092      	lsls	r2, r2, #2
 80155da:	b570      	push	{r4, r5, r6, lr}
 80155dc:	f1c2 0620 	rsb	r6, r2, #32
 80155e0:	6843      	ldr	r3, [r0, #4]
 80155e2:	6804      	ldr	r4, [r0, #0]
 80155e4:	fa03 f506 	lsl.w	r5, r3, r6
 80155e8:	432c      	orrs	r4, r5
 80155ea:	40d3      	lsrs	r3, r2
 80155ec:	6004      	str	r4, [r0, #0]
 80155ee:	f840 3f04 	str.w	r3, [r0, #4]!
 80155f2:	4288      	cmp	r0, r1
 80155f4:	d3f4      	bcc.n	80155e0 <L_shift+0xc>
 80155f6:	bd70      	pop	{r4, r5, r6, pc}

080155f8 <__match>:
 80155f8:	b530      	push	{r4, r5, lr}
 80155fa:	6803      	ldr	r3, [r0, #0]
 80155fc:	3301      	adds	r3, #1
 80155fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015602:	b914      	cbnz	r4, 801560a <__match+0x12>
 8015604:	6003      	str	r3, [r0, #0]
 8015606:	2001      	movs	r0, #1
 8015608:	bd30      	pop	{r4, r5, pc}
 801560a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801560e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8015612:	2d19      	cmp	r5, #25
 8015614:	bf98      	it	ls
 8015616:	3220      	addls	r2, #32
 8015618:	42a2      	cmp	r2, r4
 801561a:	d0f0      	beq.n	80155fe <__match+0x6>
 801561c:	2000      	movs	r0, #0
 801561e:	e7f3      	b.n	8015608 <__match+0x10>

08015620 <__hexnan>:
 8015620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015624:	680b      	ldr	r3, [r1, #0]
 8015626:	6801      	ldr	r1, [r0, #0]
 8015628:	115e      	asrs	r6, r3, #5
 801562a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801562e:	f013 031f 	ands.w	r3, r3, #31
 8015632:	b087      	sub	sp, #28
 8015634:	bf18      	it	ne
 8015636:	3604      	addne	r6, #4
 8015638:	2500      	movs	r5, #0
 801563a:	1f37      	subs	r7, r6, #4
 801563c:	4682      	mov	sl, r0
 801563e:	4690      	mov	r8, r2
 8015640:	9301      	str	r3, [sp, #4]
 8015642:	f846 5c04 	str.w	r5, [r6, #-4]
 8015646:	46b9      	mov	r9, r7
 8015648:	463c      	mov	r4, r7
 801564a:	9502      	str	r5, [sp, #8]
 801564c:	46ab      	mov	fp, r5
 801564e:	784a      	ldrb	r2, [r1, #1]
 8015650:	1c4b      	adds	r3, r1, #1
 8015652:	9303      	str	r3, [sp, #12]
 8015654:	b342      	cbz	r2, 80156a8 <__hexnan+0x88>
 8015656:	4610      	mov	r0, r2
 8015658:	9105      	str	r1, [sp, #20]
 801565a:	9204      	str	r2, [sp, #16]
 801565c:	f7ff fd94 	bl	8015188 <__hexdig_fun>
 8015660:	2800      	cmp	r0, #0
 8015662:	d151      	bne.n	8015708 <__hexnan+0xe8>
 8015664:	9a04      	ldr	r2, [sp, #16]
 8015666:	9905      	ldr	r1, [sp, #20]
 8015668:	2a20      	cmp	r2, #32
 801566a:	d818      	bhi.n	801569e <__hexnan+0x7e>
 801566c:	9b02      	ldr	r3, [sp, #8]
 801566e:	459b      	cmp	fp, r3
 8015670:	dd13      	ble.n	801569a <__hexnan+0x7a>
 8015672:	454c      	cmp	r4, r9
 8015674:	d206      	bcs.n	8015684 <__hexnan+0x64>
 8015676:	2d07      	cmp	r5, #7
 8015678:	dc04      	bgt.n	8015684 <__hexnan+0x64>
 801567a:	462a      	mov	r2, r5
 801567c:	4649      	mov	r1, r9
 801567e:	4620      	mov	r0, r4
 8015680:	f7ff ffa8 	bl	80155d4 <L_shift>
 8015684:	4544      	cmp	r4, r8
 8015686:	d952      	bls.n	801572e <__hexnan+0x10e>
 8015688:	2300      	movs	r3, #0
 801568a:	f1a4 0904 	sub.w	r9, r4, #4
 801568e:	f844 3c04 	str.w	r3, [r4, #-4]
 8015692:	f8cd b008 	str.w	fp, [sp, #8]
 8015696:	464c      	mov	r4, r9
 8015698:	461d      	mov	r5, r3
 801569a:	9903      	ldr	r1, [sp, #12]
 801569c:	e7d7      	b.n	801564e <__hexnan+0x2e>
 801569e:	2a29      	cmp	r2, #41	@ 0x29
 80156a0:	d157      	bne.n	8015752 <__hexnan+0x132>
 80156a2:	3102      	adds	r1, #2
 80156a4:	f8ca 1000 	str.w	r1, [sl]
 80156a8:	f1bb 0f00 	cmp.w	fp, #0
 80156ac:	d051      	beq.n	8015752 <__hexnan+0x132>
 80156ae:	454c      	cmp	r4, r9
 80156b0:	d206      	bcs.n	80156c0 <__hexnan+0xa0>
 80156b2:	2d07      	cmp	r5, #7
 80156b4:	dc04      	bgt.n	80156c0 <__hexnan+0xa0>
 80156b6:	462a      	mov	r2, r5
 80156b8:	4649      	mov	r1, r9
 80156ba:	4620      	mov	r0, r4
 80156bc:	f7ff ff8a 	bl	80155d4 <L_shift>
 80156c0:	4544      	cmp	r4, r8
 80156c2:	d936      	bls.n	8015732 <__hexnan+0x112>
 80156c4:	f1a8 0204 	sub.w	r2, r8, #4
 80156c8:	4623      	mov	r3, r4
 80156ca:	f853 1b04 	ldr.w	r1, [r3], #4
 80156ce:	f842 1f04 	str.w	r1, [r2, #4]!
 80156d2:	429f      	cmp	r7, r3
 80156d4:	d2f9      	bcs.n	80156ca <__hexnan+0xaa>
 80156d6:	1b3b      	subs	r3, r7, r4
 80156d8:	f023 0303 	bic.w	r3, r3, #3
 80156dc:	3304      	adds	r3, #4
 80156de:	3401      	adds	r4, #1
 80156e0:	3e03      	subs	r6, #3
 80156e2:	42b4      	cmp	r4, r6
 80156e4:	bf88      	it	hi
 80156e6:	2304      	movhi	r3, #4
 80156e8:	4443      	add	r3, r8
 80156ea:	2200      	movs	r2, #0
 80156ec:	f843 2b04 	str.w	r2, [r3], #4
 80156f0:	429f      	cmp	r7, r3
 80156f2:	d2fb      	bcs.n	80156ec <__hexnan+0xcc>
 80156f4:	683b      	ldr	r3, [r7, #0]
 80156f6:	b91b      	cbnz	r3, 8015700 <__hexnan+0xe0>
 80156f8:	4547      	cmp	r7, r8
 80156fa:	d128      	bne.n	801574e <__hexnan+0x12e>
 80156fc:	2301      	movs	r3, #1
 80156fe:	603b      	str	r3, [r7, #0]
 8015700:	2005      	movs	r0, #5
 8015702:	b007      	add	sp, #28
 8015704:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015708:	3501      	adds	r5, #1
 801570a:	2d08      	cmp	r5, #8
 801570c:	f10b 0b01 	add.w	fp, fp, #1
 8015710:	dd06      	ble.n	8015720 <__hexnan+0x100>
 8015712:	4544      	cmp	r4, r8
 8015714:	d9c1      	bls.n	801569a <__hexnan+0x7a>
 8015716:	2300      	movs	r3, #0
 8015718:	f844 3c04 	str.w	r3, [r4, #-4]
 801571c:	2501      	movs	r5, #1
 801571e:	3c04      	subs	r4, #4
 8015720:	6822      	ldr	r2, [r4, #0]
 8015722:	f000 000f 	and.w	r0, r0, #15
 8015726:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801572a:	6020      	str	r0, [r4, #0]
 801572c:	e7b5      	b.n	801569a <__hexnan+0x7a>
 801572e:	2508      	movs	r5, #8
 8015730:	e7b3      	b.n	801569a <__hexnan+0x7a>
 8015732:	9b01      	ldr	r3, [sp, #4]
 8015734:	2b00      	cmp	r3, #0
 8015736:	d0dd      	beq.n	80156f4 <__hexnan+0xd4>
 8015738:	f1c3 0320 	rsb	r3, r3, #32
 801573c:	f04f 32ff 	mov.w	r2, #4294967295
 8015740:	40da      	lsrs	r2, r3
 8015742:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8015746:	4013      	ands	r3, r2
 8015748:	f846 3c04 	str.w	r3, [r6, #-4]
 801574c:	e7d2      	b.n	80156f4 <__hexnan+0xd4>
 801574e:	3f04      	subs	r7, #4
 8015750:	e7d0      	b.n	80156f4 <__hexnan+0xd4>
 8015752:	2004      	movs	r0, #4
 8015754:	e7d5      	b.n	8015702 <__hexnan+0xe2>

08015756 <__ascii_mbtowc>:
 8015756:	b082      	sub	sp, #8
 8015758:	b901      	cbnz	r1, 801575c <__ascii_mbtowc+0x6>
 801575a:	a901      	add	r1, sp, #4
 801575c:	b142      	cbz	r2, 8015770 <__ascii_mbtowc+0x1a>
 801575e:	b14b      	cbz	r3, 8015774 <__ascii_mbtowc+0x1e>
 8015760:	7813      	ldrb	r3, [r2, #0]
 8015762:	600b      	str	r3, [r1, #0]
 8015764:	7812      	ldrb	r2, [r2, #0]
 8015766:	1e10      	subs	r0, r2, #0
 8015768:	bf18      	it	ne
 801576a:	2001      	movne	r0, #1
 801576c:	b002      	add	sp, #8
 801576e:	4770      	bx	lr
 8015770:	4610      	mov	r0, r2
 8015772:	e7fb      	b.n	801576c <__ascii_mbtowc+0x16>
 8015774:	f06f 0001 	mvn.w	r0, #1
 8015778:	e7f8      	b.n	801576c <__ascii_mbtowc+0x16>

0801577a <_realloc_r>:
 801577a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801577e:	4680      	mov	r8, r0
 8015780:	4615      	mov	r5, r2
 8015782:	460c      	mov	r4, r1
 8015784:	b921      	cbnz	r1, 8015790 <_realloc_r+0x16>
 8015786:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801578a:	4611      	mov	r1, r2
 801578c:	f7fd baf0 	b.w	8012d70 <_malloc_r>
 8015790:	b92a      	cbnz	r2, 801579e <_realloc_r+0x24>
 8015792:	f7fd fa79 	bl	8012c88 <_free_r>
 8015796:	2400      	movs	r4, #0
 8015798:	4620      	mov	r0, r4
 801579a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801579e:	f000 f8b2 	bl	8015906 <_malloc_usable_size_r>
 80157a2:	4285      	cmp	r5, r0
 80157a4:	4606      	mov	r6, r0
 80157a6:	d802      	bhi.n	80157ae <_realloc_r+0x34>
 80157a8:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80157ac:	d8f4      	bhi.n	8015798 <_realloc_r+0x1e>
 80157ae:	4629      	mov	r1, r5
 80157b0:	4640      	mov	r0, r8
 80157b2:	f7fd fadd 	bl	8012d70 <_malloc_r>
 80157b6:	4607      	mov	r7, r0
 80157b8:	2800      	cmp	r0, #0
 80157ba:	d0ec      	beq.n	8015796 <_realloc_r+0x1c>
 80157bc:	42b5      	cmp	r5, r6
 80157be:	462a      	mov	r2, r5
 80157c0:	4621      	mov	r1, r4
 80157c2:	bf28      	it	cs
 80157c4:	4632      	movcs	r2, r6
 80157c6:	f7fc fbfc 	bl	8011fc2 <memcpy>
 80157ca:	4621      	mov	r1, r4
 80157cc:	4640      	mov	r0, r8
 80157ce:	f7fd fa5b 	bl	8012c88 <_free_r>
 80157d2:	463c      	mov	r4, r7
 80157d4:	e7e0      	b.n	8015798 <_realloc_r+0x1e>
	...

080157d8 <_strtoul_l.constprop.0>:
 80157d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80157dc:	4e34      	ldr	r6, [pc, #208]	@ (80158b0 <_strtoul_l.constprop.0+0xd8>)
 80157de:	4686      	mov	lr, r0
 80157e0:	460d      	mov	r5, r1
 80157e2:	4628      	mov	r0, r5
 80157e4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80157e8:	5d37      	ldrb	r7, [r6, r4]
 80157ea:	f017 0708 	ands.w	r7, r7, #8
 80157ee:	d1f8      	bne.n	80157e2 <_strtoul_l.constprop.0+0xa>
 80157f0:	2c2d      	cmp	r4, #45	@ 0x2d
 80157f2:	d12f      	bne.n	8015854 <_strtoul_l.constprop.0+0x7c>
 80157f4:	782c      	ldrb	r4, [r5, #0]
 80157f6:	2701      	movs	r7, #1
 80157f8:	1c85      	adds	r5, r0, #2
 80157fa:	f033 0010 	bics.w	r0, r3, #16
 80157fe:	d109      	bne.n	8015814 <_strtoul_l.constprop.0+0x3c>
 8015800:	2c30      	cmp	r4, #48	@ 0x30
 8015802:	d12c      	bne.n	801585e <_strtoul_l.constprop.0+0x86>
 8015804:	7828      	ldrb	r0, [r5, #0]
 8015806:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 801580a:	2858      	cmp	r0, #88	@ 0x58
 801580c:	d127      	bne.n	801585e <_strtoul_l.constprop.0+0x86>
 801580e:	786c      	ldrb	r4, [r5, #1]
 8015810:	2310      	movs	r3, #16
 8015812:	3502      	adds	r5, #2
 8015814:	f04f 38ff 	mov.w	r8, #4294967295
 8015818:	2600      	movs	r6, #0
 801581a:	fbb8 f8f3 	udiv	r8, r8, r3
 801581e:	fb03 f908 	mul.w	r9, r3, r8
 8015822:	ea6f 0909 	mvn.w	r9, r9
 8015826:	4630      	mov	r0, r6
 8015828:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 801582c:	f1bc 0f09 	cmp.w	ip, #9
 8015830:	d81c      	bhi.n	801586c <_strtoul_l.constprop.0+0x94>
 8015832:	4664      	mov	r4, ip
 8015834:	42a3      	cmp	r3, r4
 8015836:	dd2a      	ble.n	801588e <_strtoul_l.constprop.0+0xb6>
 8015838:	f1b6 3fff 	cmp.w	r6, #4294967295
 801583c:	d007      	beq.n	801584e <_strtoul_l.constprop.0+0x76>
 801583e:	4580      	cmp	r8, r0
 8015840:	d322      	bcc.n	8015888 <_strtoul_l.constprop.0+0xb0>
 8015842:	d101      	bne.n	8015848 <_strtoul_l.constprop.0+0x70>
 8015844:	45a1      	cmp	r9, r4
 8015846:	db1f      	blt.n	8015888 <_strtoul_l.constprop.0+0xb0>
 8015848:	fb00 4003 	mla	r0, r0, r3, r4
 801584c:	2601      	movs	r6, #1
 801584e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8015852:	e7e9      	b.n	8015828 <_strtoul_l.constprop.0+0x50>
 8015854:	2c2b      	cmp	r4, #43	@ 0x2b
 8015856:	bf04      	itt	eq
 8015858:	782c      	ldrbeq	r4, [r5, #0]
 801585a:	1c85      	addeq	r5, r0, #2
 801585c:	e7cd      	b.n	80157fa <_strtoul_l.constprop.0+0x22>
 801585e:	2b00      	cmp	r3, #0
 8015860:	d1d8      	bne.n	8015814 <_strtoul_l.constprop.0+0x3c>
 8015862:	2c30      	cmp	r4, #48	@ 0x30
 8015864:	bf0c      	ite	eq
 8015866:	2308      	moveq	r3, #8
 8015868:	230a      	movne	r3, #10
 801586a:	e7d3      	b.n	8015814 <_strtoul_l.constprop.0+0x3c>
 801586c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8015870:	f1bc 0f19 	cmp.w	ip, #25
 8015874:	d801      	bhi.n	801587a <_strtoul_l.constprop.0+0xa2>
 8015876:	3c37      	subs	r4, #55	@ 0x37
 8015878:	e7dc      	b.n	8015834 <_strtoul_l.constprop.0+0x5c>
 801587a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 801587e:	f1bc 0f19 	cmp.w	ip, #25
 8015882:	d804      	bhi.n	801588e <_strtoul_l.constprop.0+0xb6>
 8015884:	3c57      	subs	r4, #87	@ 0x57
 8015886:	e7d5      	b.n	8015834 <_strtoul_l.constprop.0+0x5c>
 8015888:	f04f 36ff 	mov.w	r6, #4294967295
 801588c:	e7df      	b.n	801584e <_strtoul_l.constprop.0+0x76>
 801588e:	1c73      	adds	r3, r6, #1
 8015890:	d106      	bne.n	80158a0 <_strtoul_l.constprop.0+0xc8>
 8015892:	2322      	movs	r3, #34	@ 0x22
 8015894:	f8ce 3000 	str.w	r3, [lr]
 8015898:	4630      	mov	r0, r6
 801589a:	b932      	cbnz	r2, 80158aa <_strtoul_l.constprop.0+0xd2>
 801589c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80158a0:	b107      	cbz	r7, 80158a4 <_strtoul_l.constprop.0+0xcc>
 80158a2:	4240      	negs	r0, r0
 80158a4:	2a00      	cmp	r2, #0
 80158a6:	d0f9      	beq.n	801589c <_strtoul_l.constprop.0+0xc4>
 80158a8:	b106      	cbz	r6, 80158ac <_strtoul_l.constprop.0+0xd4>
 80158aa:	1e69      	subs	r1, r5, #1
 80158ac:	6011      	str	r1, [r2, #0]
 80158ae:	e7f5      	b.n	801589c <_strtoul_l.constprop.0+0xc4>
 80158b0:	08017391 	.word	0x08017391

080158b4 <_strtoul_r>:
 80158b4:	f7ff bf90 	b.w	80157d8 <_strtoul_l.constprop.0>

080158b8 <__ascii_wctomb>:
 80158b8:	4603      	mov	r3, r0
 80158ba:	4608      	mov	r0, r1
 80158bc:	b141      	cbz	r1, 80158d0 <__ascii_wctomb+0x18>
 80158be:	2aff      	cmp	r2, #255	@ 0xff
 80158c0:	d904      	bls.n	80158cc <__ascii_wctomb+0x14>
 80158c2:	228a      	movs	r2, #138	@ 0x8a
 80158c4:	601a      	str	r2, [r3, #0]
 80158c6:	f04f 30ff 	mov.w	r0, #4294967295
 80158ca:	4770      	bx	lr
 80158cc:	700a      	strb	r2, [r1, #0]
 80158ce:	2001      	movs	r0, #1
 80158d0:	4770      	bx	lr
	...

080158d4 <fiprintf>:
 80158d4:	b40e      	push	{r1, r2, r3}
 80158d6:	b503      	push	{r0, r1, lr}
 80158d8:	4601      	mov	r1, r0
 80158da:	ab03      	add	r3, sp, #12
 80158dc:	4805      	ldr	r0, [pc, #20]	@ (80158f4 <fiprintf+0x20>)
 80158de:	f853 2b04 	ldr.w	r2, [r3], #4
 80158e2:	6800      	ldr	r0, [r0, #0]
 80158e4:	9301      	str	r3, [sp, #4]
 80158e6:	f000 f83f 	bl	8015968 <_vfiprintf_r>
 80158ea:	b002      	add	sp, #8
 80158ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80158f0:	b003      	add	sp, #12
 80158f2:	4770      	bx	lr
 80158f4:	200001f8 	.word	0x200001f8

080158f8 <abort>:
 80158f8:	b508      	push	{r3, lr}
 80158fa:	2006      	movs	r0, #6
 80158fc:	f000 fa08 	bl	8015d10 <raise>
 8015900:	2001      	movs	r0, #1
 8015902:	f7ee fde7 	bl	80044d4 <_exit>

08015906 <_malloc_usable_size_r>:
 8015906:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801590a:	1f18      	subs	r0, r3, #4
 801590c:	2b00      	cmp	r3, #0
 801590e:	bfbc      	itt	lt
 8015910:	580b      	ldrlt	r3, [r1, r0]
 8015912:	18c0      	addlt	r0, r0, r3
 8015914:	4770      	bx	lr

08015916 <__sfputc_r>:
 8015916:	6893      	ldr	r3, [r2, #8]
 8015918:	3b01      	subs	r3, #1
 801591a:	2b00      	cmp	r3, #0
 801591c:	b410      	push	{r4}
 801591e:	6093      	str	r3, [r2, #8]
 8015920:	da08      	bge.n	8015934 <__sfputc_r+0x1e>
 8015922:	6994      	ldr	r4, [r2, #24]
 8015924:	42a3      	cmp	r3, r4
 8015926:	db01      	blt.n	801592c <__sfputc_r+0x16>
 8015928:	290a      	cmp	r1, #10
 801592a:	d103      	bne.n	8015934 <__sfputc_r+0x1e>
 801592c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015930:	f000 b932 	b.w	8015b98 <__swbuf_r>
 8015934:	6813      	ldr	r3, [r2, #0]
 8015936:	1c58      	adds	r0, r3, #1
 8015938:	6010      	str	r0, [r2, #0]
 801593a:	7019      	strb	r1, [r3, #0]
 801593c:	4608      	mov	r0, r1
 801593e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015942:	4770      	bx	lr

08015944 <__sfputs_r>:
 8015944:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015946:	4606      	mov	r6, r0
 8015948:	460f      	mov	r7, r1
 801594a:	4614      	mov	r4, r2
 801594c:	18d5      	adds	r5, r2, r3
 801594e:	42ac      	cmp	r4, r5
 8015950:	d101      	bne.n	8015956 <__sfputs_r+0x12>
 8015952:	2000      	movs	r0, #0
 8015954:	e007      	b.n	8015966 <__sfputs_r+0x22>
 8015956:	f814 1b01 	ldrb.w	r1, [r4], #1
 801595a:	463a      	mov	r2, r7
 801595c:	4630      	mov	r0, r6
 801595e:	f7ff ffda 	bl	8015916 <__sfputc_r>
 8015962:	1c43      	adds	r3, r0, #1
 8015964:	d1f3      	bne.n	801594e <__sfputs_r+0xa>
 8015966:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08015968 <_vfiprintf_r>:
 8015968:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801596c:	460d      	mov	r5, r1
 801596e:	b09d      	sub	sp, #116	@ 0x74
 8015970:	4614      	mov	r4, r2
 8015972:	4698      	mov	r8, r3
 8015974:	4606      	mov	r6, r0
 8015976:	b118      	cbz	r0, 8015980 <_vfiprintf_r+0x18>
 8015978:	6a03      	ldr	r3, [r0, #32]
 801597a:	b90b      	cbnz	r3, 8015980 <_vfiprintf_r+0x18>
 801597c:	f7fc f9ca 	bl	8011d14 <__sinit>
 8015980:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015982:	07d9      	lsls	r1, r3, #31
 8015984:	d405      	bmi.n	8015992 <_vfiprintf_r+0x2a>
 8015986:	89ab      	ldrh	r3, [r5, #12]
 8015988:	059a      	lsls	r2, r3, #22
 801598a:	d402      	bmi.n	8015992 <_vfiprintf_r+0x2a>
 801598c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801598e:	f7fc fb16 	bl	8011fbe <__retarget_lock_acquire_recursive>
 8015992:	89ab      	ldrh	r3, [r5, #12]
 8015994:	071b      	lsls	r3, r3, #28
 8015996:	d501      	bpl.n	801599c <_vfiprintf_r+0x34>
 8015998:	692b      	ldr	r3, [r5, #16]
 801599a:	b99b      	cbnz	r3, 80159c4 <_vfiprintf_r+0x5c>
 801599c:	4629      	mov	r1, r5
 801599e:	4630      	mov	r0, r6
 80159a0:	f000 f938 	bl	8015c14 <__swsetup_r>
 80159a4:	b170      	cbz	r0, 80159c4 <_vfiprintf_r+0x5c>
 80159a6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80159a8:	07dc      	lsls	r4, r3, #31
 80159aa:	d504      	bpl.n	80159b6 <_vfiprintf_r+0x4e>
 80159ac:	f04f 30ff 	mov.w	r0, #4294967295
 80159b0:	b01d      	add	sp, #116	@ 0x74
 80159b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80159b6:	89ab      	ldrh	r3, [r5, #12]
 80159b8:	0598      	lsls	r0, r3, #22
 80159ba:	d4f7      	bmi.n	80159ac <_vfiprintf_r+0x44>
 80159bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80159be:	f7fc faff 	bl	8011fc0 <__retarget_lock_release_recursive>
 80159c2:	e7f3      	b.n	80159ac <_vfiprintf_r+0x44>
 80159c4:	2300      	movs	r3, #0
 80159c6:	9309      	str	r3, [sp, #36]	@ 0x24
 80159c8:	2320      	movs	r3, #32
 80159ca:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80159ce:	f8cd 800c 	str.w	r8, [sp, #12]
 80159d2:	2330      	movs	r3, #48	@ 0x30
 80159d4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8015b84 <_vfiprintf_r+0x21c>
 80159d8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80159dc:	f04f 0901 	mov.w	r9, #1
 80159e0:	4623      	mov	r3, r4
 80159e2:	469a      	mov	sl, r3
 80159e4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80159e8:	b10a      	cbz	r2, 80159ee <_vfiprintf_r+0x86>
 80159ea:	2a25      	cmp	r2, #37	@ 0x25
 80159ec:	d1f9      	bne.n	80159e2 <_vfiprintf_r+0x7a>
 80159ee:	ebba 0b04 	subs.w	fp, sl, r4
 80159f2:	d00b      	beq.n	8015a0c <_vfiprintf_r+0xa4>
 80159f4:	465b      	mov	r3, fp
 80159f6:	4622      	mov	r2, r4
 80159f8:	4629      	mov	r1, r5
 80159fa:	4630      	mov	r0, r6
 80159fc:	f7ff ffa2 	bl	8015944 <__sfputs_r>
 8015a00:	3001      	adds	r0, #1
 8015a02:	f000 80a7 	beq.w	8015b54 <_vfiprintf_r+0x1ec>
 8015a06:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015a08:	445a      	add	r2, fp
 8015a0a:	9209      	str	r2, [sp, #36]	@ 0x24
 8015a0c:	f89a 3000 	ldrb.w	r3, [sl]
 8015a10:	2b00      	cmp	r3, #0
 8015a12:	f000 809f 	beq.w	8015b54 <_vfiprintf_r+0x1ec>
 8015a16:	2300      	movs	r3, #0
 8015a18:	f04f 32ff 	mov.w	r2, #4294967295
 8015a1c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015a20:	f10a 0a01 	add.w	sl, sl, #1
 8015a24:	9304      	str	r3, [sp, #16]
 8015a26:	9307      	str	r3, [sp, #28]
 8015a28:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8015a2c:	931a      	str	r3, [sp, #104]	@ 0x68
 8015a2e:	4654      	mov	r4, sl
 8015a30:	2205      	movs	r2, #5
 8015a32:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015a36:	4853      	ldr	r0, [pc, #332]	@ (8015b84 <_vfiprintf_r+0x21c>)
 8015a38:	f7ea fbf2 	bl	8000220 <memchr>
 8015a3c:	9a04      	ldr	r2, [sp, #16]
 8015a3e:	b9d8      	cbnz	r0, 8015a78 <_vfiprintf_r+0x110>
 8015a40:	06d1      	lsls	r1, r2, #27
 8015a42:	bf44      	itt	mi
 8015a44:	2320      	movmi	r3, #32
 8015a46:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015a4a:	0713      	lsls	r3, r2, #28
 8015a4c:	bf44      	itt	mi
 8015a4e:	232b      	movmi	r3, #43	@ 0x2b
 8015a50:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015a54:	f89a 3000 	ldrb.w	r3, [sl]
 8015a58:	2b2a      	cmp	r3, #42	@ 0x2a
 8015a5a:	d015      	beq.n	8015a88 <_vfiprintf_r+0x120>
 8015a5c:	9a07      	ldr	r2, [sp, #28]
 8015a5e:	4654      	mov	r4, sl
 8015a60:	2000      	movs	r0, #0
 8015a62:	f04f 0c0a 	mov.w	ip, #10
 8015a66:	4621      	mov	r1, r4
 8015a68:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015a6c:	3b30      	subs	r3, #48	@ 0x30
 8015a6e:	2b09      	cmp	r3, #9
 8015a70:	d94b      	bls.n	8015b0a <_vfiprintf_r+0x1a2>
 8015a72:	b1b0      	cbz	r0, 8015aa2 <_vfiprintf_r+0x13a>
 8015a74:	9207      	str	r2, [sp, #28]
 8015a76:	e014      	b.n	8015aa2 <_vfiprintf_r+0x13a>
 8015a78:	eba0 0308 	sub.w	r3, r0, r8
 8015a7c:	fa09 f303 	lsl.w	r3, r9, r3
 8015a80:	4313      	orrs	r3, r2
 8015a82:	9304      	str	r3, [sp, #16]
 8015a84:	46a2      	mov	sl, r4
 8015a86:	e7d2      	b.n	8015a2e <_vfiprintf_r+0xc6>
 8015a88:	9b03      	ldr	r3, [sp, #12]
 8015a8a:	1d19      	adds	r1, r3, #4
 8015a8c:	681b      	ldr	r3, [r3, #0]
 8015a8e:	9103      	str	r1, [sp, #12]
 8015a90:	2b00      	cmp	r3, #0
 8015a92:	bfbb      	ittet	lt
 8015a94:	425b      	neglt	r3, r3
 8015a96:	f042 0202 	orrlt.w	r2, r2, #2
 8015a9a:	9307      	strge	r3, [sp, #28]
 8015a9c:	9307      	strlt	r3, [sp, #28]
 8015a9e:	bfb8      	it	lt
 8015aa0:	9204      	strlt	r2, [sp, #16]
 8015aa2:	7823      	ldrb	r3, [r4, #0]
 8015aa4:	2b2e      	cmp	r3, #46	@ 0x2e
 8015aa6:	d10a      	bne.n	8015abe <_vfiprintf_r+0x156>
 8015aa8:	7863      	ldrb	r3, [r4, #1]
 8015aaa:	2b2a      	cmp	r3, #42	@ 0x2a
 8015aac:	d132      	bne.n	8015b14 <_vfiprintf_r+0x1ac>
 8015aae:	9b03      	ldr	r3, [sp, #12]
 8015ab0:	1d1a      	adds	r2, r3, #4
 8015ab2:	681b      	ldr	r3, [r3, #0]
 8015ab4:	9203      	str	r2, [sp, #12]
 8015ab6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8015aba:	3402      	adds	r4, #2
 8015abc:	9305      	str	r3, [sp, #20]
 8015abe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8015b94 <_vfiprintf_r+0x22c>
 8015ac2:	7821      	ldrb	r1, [r4, #0]
 8015ac4:	2203      	movs	r2, #3
 8015ac6:	4650      	mov	r0, sl
 8015ac8:	f7ea fbaa 	bl	8000220 <memchr>
 8015acc:	b138      	cbz	r0, 8015ade <_vfiprintf_r+0x176>
 8015ace:	9b04      	ldr	r3, [sp, #16]
 8015ad0:	eba0 000a 	sub.w	r0, r0, sl
 8015ad4:	2240      	movs	r2, #64	@ 0x40
 8015ad6:	4082      	lsls	r2, r0
 8015ad8:	4313      	orrs	r3, r2
 8015ada:	3401      	adds	r4, #1
 8015adc:	9304      	str	r3, [sp, #16]
 8015ade:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015ae2:	4829      	ldr	r0, [pc, #164]	@ (8015b88 <_vfiprintf_r+0x220>)
 8015ae4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8015ae8:	2206      	movs	r2, #6
 8015aea:	f7ea fb99 	bl	8000220 <memchr>
 8015aee:	2800      	cmp	r0, #0
 8015af0:	d03f      	beq.n	8015b72 <_vfiprintf_r+0x20a>
 8015af2:	4b26      	ldr	r3, [pc, #152]	@ (8015b8c <_vfiprintf_r+0x224>)
 8015af4:	bb1b      	cbnz	r3, 8015b3e <_vfiprintf_r+0x1d6>
 8015af6:	9b03      	ldr	r3, [sp, #12]
 8015af8:	3307      	adds	r3, #7
 8015afa:	f023 0307 	bic.w	r3, r3, #7
 8015afe:	3308      	adds	r3, #8
 8015b00:	9303      	str	r3, [sp, #12]
 8015b02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015b04:	443b      	add	r3, r7
 8015b06:	9309      	str	r3, [sp, #36]	@ 0x24
 8015b08:	e76a      	b.n	80159e0 <_vfiprintf_r+0x78>
 8015b0a:	fb0c 3202 	mla	r2, ip, r2, r3
 8015b0e:	460c      	mov	r4, r1
 8015b10:	2001      	movs	r0, #1
 8015b12:	e7a8      	b.n	8015a66 <_vfiprintf_r+0xfe>
 8015b14:	2300      	movs	r3, #0
 8015b16:	3401      	adds	r4, #1
 8015b18:	9305      	str	r3, [sp, #20]
 8015b1a:	4619      	mov	r1, r3
 8015b1c:	f04f 0c0a 	mov.w	ip, #10
 8015b20:	4620      	mov	r0, r4
 8015b22:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015b26:	3a30      	subs	r2, #48	@ 0x30
 8015b28:	2a09      	cmp	r2, #9
 8015b2a:	d903      	bls.n	8015b34 <_vfiprintf_r+0x1cc>
 8015b2c:	2b00      	cmp	r3, #0
 8015b2e:	d0c6      	beq.n	8015abe <_vfiprintf_r+0x156>
 8015b30:	9105      	str	r1, [sp, #20]
 8015b32:	e7c4      	b.n	8015abe <_vfiprintf_r+0x156>
 8015b34:	fb0c 2101 	mla	r1, ip, r1, r2
 8015b38:	4604      	mov	r4, r0
 8015b3a:	2301      	movs	r3, #1
 8015b3c:	e7f0      	b.n	8015b20 <_vfiprintf_r+0x1b8>
 8015b3e:	ab03      	add	r3, sp, #12
 8015b40:	9300      	str	r3, [sp, #0]
 8015b42:	462a      	mov	r2, r5
 8015b44:	4b12      	ldr	r3, [pc, #72]	@ (8015b90 <_vfiprintf_r+0x228>)
 8015b46:	a904      	add	r1, sp, #16
 8015b48:	4630      	mov	r0, r6
 8015b4a:	f7fb fa8b 	bl	8011064 <_printf_float>
 8015b4e:	4607      	mov	r7, r0
 8015b50:	1c78      	adds	r0, r7, #1
 8015b52:	d1d6      	bne.n	8015b02 <_vfiprintf_r+0x19a>
 8015b54:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015b56:	07d9      	lsls	r1, r3, #31
 8015b58:	d405      	bmi.n	8015b66 <_vfiprintf_r+0x1fe>
 8015b5a:	89ab      	ldrh	r3, [r5, #12]
 8015b5c:	059a      	lsls	r2, r3, #22
 8015b5e:	d402      	bmi.n	8015b66 <_vfiprintf_r+0x1fe>
 8015b60:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015b62:	f7fc fa2d 	bl	8011fc0 <__retarget_lock_release_recursive>
 8015b66:	89ab      	ldrh	r3, [r5, #12]
 8015b68:	065b      	lsls	r3, r3, #25
 8015b6a:	f53f af1f 	bmi.w	80159ac <_vfiprintf_r+0x44>
 8015b6e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8015b70:	e71e      	b.n	80159b0 <_vfiprintf_r+0x48>
 8015b72:	ab03      	add	r3, sp, #12
 8015b74:	9300      	str	r3, [sp, #0]
 8015b76:	462a      	mov	r2, r5
 8015b78:	4b05      	ldr	r3, [pc, #20]	@ (8015b90 <_vfiprintf_r+0x228>)
 8015b7a:	a904      	add	r1, sp, #16
 8015b7c:	4630      	mov	r0, r6
 8015b7e:	f7fb fd09 	bl	8011594 <_printf_i>
 8015b82:	e7e4      	b.n	8015b4e <_vfiprintf_r+0x1e6>
 8015b84:	08017491 	.word	0x08017491
 8015b88:	0801749b 	.word	0x0801749b
 8015b8c:	08011065 	.word	0x08011065
 8015b90:	08015945 	.word	0x08015945
 8015b94:	08017497 	.word	0x08017497

08015b98 <__swbuf_r>:
 8015b98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015b9a:	460e      	mov	r6, r1
 8015b9c:	4614      	mov	r4, r2
 8015b9e:	4605      	mov	r5, r0
 8015ba0:	b118      	cbz	r0, 8015baa <__swbuf_r+0x12>
 8015ba2:	6a03      	ldr	r3, [r0, #32]
 8015ba4:	b90b      	cbnz	r3, 8015baa <__swbuf_r+0x12>
 8015ba6:	f7fc f8b5 	bl	8011d14 <__sinit>
 8015baa:	69a3      	ldr	r3, [r4, #24]
 8015bac:	60a3      	str	r3, [r4, #8]
 8015bae:	89a3      	ldrh	r3, [r4, #12]
 8015bb0:	071a      	lsls	r2, r3, #28
 8015bb2:	d501      	bpl.n	8015bb8 <__swbuf_r+0x20>
 8015bb4:	6923      	ldr	r3, [r4, #16]
 8015bb6:	b943      	cbnz	r3, 8015bca <__swbuf_r+0x32>
 8015bb8:	4621      	mov	r1, r4
 8015bba:	4628      	mov	r0, r5
 8015bbc:	f000 f82a 	bl	8015c14 <__swsetup_r>
 8015bc0:	b118      	cbz	r0, 8015bca <__swbuf_r+0x32>
 8015bc2:	f04f 37ff 	mov.w	r7, #4294967295
 8015bc6:	4638      	mov	r0, r7
 8015bc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015bca:	6823      	ldr	r3, [r4, #0]
 8015bcc:	6922      	ldr	r2, [r4, #16]
 8015bce:	1a98      	subs	r0, r3, r2
 8015bd0:	6963      	ldr	r3, [r4, #20]
 8015bd2:	b2f6      	uxtb	r6, r6
 8015bd4:	4283      	cmp	r3, r0
 8015bd6:	4637      	mov	r7, r6
 8015bd8:	dc05      	bgt.n	8015be6 <__swbuf_r+0x4e>
 8015bda:	4621      	mov	r1, r4
 8015bdc:	4628      	mov	r0, r5
 8015bde:	f7ff f97f 	bl	8014ee0 <_fflush_r>
 8015be2:	2800      	cmp	r0, #0
 8015be4:	d1ed      	bne.n	8015bc2 <__swbuf_r+0x2a>
 8015be6:	68a3      	ldr	r3, [r4, #8]
 8015be8:	3b01      	subs	r3, #1
 8015bea:	60a3      	str	r3, [r4, #8]
 8015bec:	6823      	ldr	r3, [r4, #0]
 8015bee:	1c5a      	adds	r2, r3, #1
 8015bf0:	6022      	str	r2, [r4, #0]
 8015bf2:	701e      	strb	r6, [r3, #0]
 8015bf4:	6962      	ldr	r2, [r4, #20]
 8015bf6:	1c43      	adds	r3, r0, #1
 8015bf8:	429a      	cmp	r2, r3
 8015bfa:	d004      	beq.n	8015c06 <__swbuf_r+0x6e>
 8015bfc:	89a3      	ldrh	r3, [r4, #12]
 8015bfe:	07db      	lsls	r3, r3, #31
 8015c00:	d5e1      	bpl.n	8015bc6 <__swbuf_r+0x2e>
 8015c02:	2e0a      	cmp	r6, #10
 8015c04:	d1df      	bne.n	8015bc6 <__swbuf_r+0x2e>
 8015c06:	4621      	mov	r1, r4
 8015c08:	4628      	mov	r0, r5
 8015c0a:	f7ff f969 	bl	8014ee0 <_fflush_r>
 8015c0e:	2800      	cmp	r0, #0
 8015c10:	d0d9      	beq.n	8015bc6 <__swbuf_r+0x2e>
 8015c12:	e7d6      	b.n	8015bc2 <__swbuf_r+0x2a>

08015c14 <__swsetup_r>:
 8015c14:	b538      	push	{r3, r4, r5, lr}
 8015c16:	4b29      	ldr	r3, [pc, #164]	@ (8015cbc <__swsetup_r+0xa8>)
 8015c18:	4605      	mov	r5, r0
 8015c1a:	6818      	ldr	r0, [r3, #0]
 8015c1c:	460c      	mov	r4, r1
 8015c1e:	b118      	cbz	r0, 8015c28 <__swsetup_r+0x14>
 8015c20:	6a03      	ldr	r3, [r0, #32]
 8015c22:	b90b      	cbnz	r3, 8015c28 <__swsetup_r+0x14>
 8015c24:	f7fc f876 	bl	8011d14 <__sinit>
 8015c28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015c2c:	0719      	lsls	r1, r3, #28
 8015c2e:	d422      	bmi.n	8015c76 <__swsetup_r+0x62>
 8015c30:	06da      	lsls	r2, r3, #27
 8015c32:	d407      	bmi.n	8015c44 <__swsetup_r+0x30>
 8015c34:	2209      	movs	r2, #9
 8015c36:	602a      	str	r2, [r5, #0]
 8015c38:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015c3c:	81a3      	strh	r3, [r4, #12]
 8015c3e:	f04f 30ff 	mov.w	r0, #4294967295
 8015c42:	e033      	b.n	8015cac <__swsetup_r+0x98>
 8015c44:	0758      	lsls	r0, r3, #29
 8015c46:	d512      	bpl.n	8015c6e <__swsetup_r+0x5a>
 8015c48:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8015c4a:	b141      	cbz	r1, 8015c5e <__swsetup_r+0x4a>
 8015c4c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8015c50:	4299      	cmp	r1, r3
 8015c52:	d002      	beq.n	8015c5a <__swsetup_r+0x46>
 8015c54:	4628      	mov	r0, r5
 8015c56:	f7fd f817 	bl	8012c88 <_free_r>
 8015c5a:	2300      	movs	r3, #0
 8015c5c:	6363      	str	r3, [r4, #52]	@ 0x34
 8015c5e:	89a3      	ldrh	r3, [r4, #12]
 8015c60:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8015c64:	81a3      	strh	r3, [r4, #12]
 8015c66:	2300      	movs	r3, #0
 8015c68:	6063      	str	r3, [r4, #4]
 8015c6a:	6923      	ldr	r3, [r4, #16]
 8015c6c:	6023      	str	r3, [r4, #0]
 8015c6e:	89a3      	ldrh	r3, [r4, #12]
 8015c70:	f043 0308 	orr.w	r3, r3, #8
 8015c74:	81a3      	strh	r3, [r4, #12]
 8015c76:	6923      	ldr	r3, [r4, #16]
 8015c78:	b94b      	cbnz	r3, 8015c8e <__swsetup_r+0x7a>
 8015c7a:	89a3      	ldrh	r3, [r4, #12]
 8015c7c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8015c80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8015c84:	d003      	beq.n	8015c8e <__swsetup_r+0x7a>
 8015c86:	4621      	mov	r1, r4
 8015c88:	4628      	mov	r0, r5
 8015c8a:	f000 f883 	bl	8015d94 <__smakebuf_r>
 8015c8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015c92:	f013 0201 	ands.w	r2, r3, #1
 8015c96:	d00a      	beq.n	8015cae <__swsetup_r+0x9a>
 8015c98:	2200      	movs	r2, #0
 8015c9a:	60a2      	str	r2, [r4, #8]
 8015c9c:	6962      	ldr	r2, [r4, #20]
 8015c9e:	4252      	negs	r2, r2
 8015ca0:	61a2      	str	r2, [r4, #24]
 8015ca2:	6922      	ldr	r2, [r4, #16]
 8015ca4:	b942      	cbnz	r2, 8015cb8 <__swsetup_r+0xa4>
 8015ca6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8015caa:	d1c5      	bne.n	8015c38 <__swsetup_r+0x24>
 8015cac:	bd38      	pop	{r3, r4, r5, pc}
 8015cae:	0799      	lsls	r1, r3, #30
 8015cb0:	bf58      	it	pl
 8015cb2:	6962      	ldrpl	r2, [r4, #20]
 8015cb4:	60a2      	str	r2, [r4, #8]
 8015cb6:	e7f4      	b.n	8015ca2 <__swsetup_r+0x8e>
 8015cb8:	2000      	movs	r0, #0
 8015cba:	e7f7      	b.n	8015cac <__swsetup_r+0x98>
 8015cbc:	200001f8 	.word	0x200001f8

08015cc0 <_raise_r>:
 8015cc0:	291f      	cmp	r1, #31
 8015cc2:	b538      	push	{r3, r4, r5, lr}
 8015cc4:	4605      	mov	r5, r0
 8015cc6:	460c      	mov	r4, r1
 8015cc8:	d904      	bls.n	8015cd4 <_raise_r+0x14>
 8015cca:	2316      	movs	r3, #22
 8015ccc:	6003      	str	r3, [r0, #0]
 8015cce:	f04f 30ff 	mov.w	r0, #4294967295
 8015cd2:	bd38      	pop	{r3, r4, r5, pc}
 8015cd4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8015cd6:	b112      	cbz	r2, 8015cde <_raise_r+0x1e>
 8015cd8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8015cdc:	b94b      	cbnz	r3, 8015cf2 <_raise_r+0x32>
 8015cde:	4628      	mov	r0, r5
 8015ce0:	f000 f830 	bl	8015d44 <_getpid_r>
 8015ce4:	4622      	mov	r2, r4
 8015ce6:	4601      	mov	r1, r0
 8015ce8:	4628      	mov	r0, r5
 8015cea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015cee:	f000 b817 	b.w	8015d20 <_kill_r>
 8015cf2:	2b01      	cmp	r3, #1
 8015cf4:	d00a      	beq.n	8015d0c <_raise_r+0x4c>
 8015cf6:	1c59      	adds	r1, r3, #1
 8015cf8:	d103      	bne.n	8015d02 <_raise_r+0x42>
 8015cfa:	2316      	movs	r3, #22
 8015cfc:	6003      	str	r3, [r0, #0]
 8015cfe:	2001      	movs	r0, #1
 8015d00:	e7e7      	b.n	8015cd2 <_raise_r+0x12>
 8015d02:	2100      	movs	r1, #0
 8015d04:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8015d08:	4620      	mov	r0, r4
 8015d0a:	4798      	blx	r3
 8015d0c:	2000      	movs	r0, #0
 8015d0e:	e7e0      	b.n	8015cd2 <_raise_r+0x12>

08015d10 <raise>:
 8015d10:	4b02      	ldr	r3, [pc, #8]	@ (8015d1c <raise+0xc>)
 8015d12:	4601      	mov	r1, r0
 8015d14:	6818      	ldr	r0, [r3, #0]
 8015d16:	f7ff bfd3 	b.w	8015cc0 <_raise_r>
 8015d1a:	bf00      	nop
 8015d1c:	200001f8 	.word	0x200001f8

08015d20 <_kill_r>:
 8015d20:	b538      	push	{r3, r4, r5, lr}
 8015d22:	4d07      	ldr	r5, [pc, #28]	@ (8015d40 <_kill_r+0x20>)
 8015d24:	2300      	movs	r3, #0
 8015d26:	4604      	mov	r4, r0
 8015d28:	4608      	mov	r0, r1
 8015d2a:	4611      	mov	r1, r2
 8015d2c:	602b      	str	r3, [r5, #0]
 8015d2e:	f7ee fbc1 	bl	80044b4 <_kill>
 8015d32:	1c43      	adds	r3, r0, #1
 8015d34:	d102      	bne.n	8015d3c <_kill_r+0x1c>
 8015d36:	682b      	ldr	r3, [r5, #0]
 8015d38:	b103      	cbz	r3, 8015d3c <_kill_r+0x1c>
 8015d3a:	6023      	str	r3, [r4, #0]
 8015d3c:	bd38      	pop	{r3, r4, r5, pc}
 8015d3e:	bf00      	nop
 8015d40:	200026e0 	.word	0x200026e0

08015d44 <_getpid_r>:
 8015d44:	f7ee bbae 	b.w	80044a4 <_getpid>

08015d48 <__swhatbuf_r>:
 8015d48:	b570      	push	{r4, r5, r6, lr}
 8015d4a:	460c      	mov	r4, r1
 8015d4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015d50:	2900      	cmp	r1, #0
 8015d52:	b096      	sub	sp, #88	@ 0x58
 8015d54:	4615      	mov	r5, r2
 8015d56:	461e      	mov	r6, r3
 8015d58:	da0d      	bge.n	8015d76 <__swhatbuf_r+0x2e>
 8015d5a:	89a3      	ldrh	r3, [r4, #12]
 8015d5c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8015d60:	f04f 0100 	mov.w	r1, #0
 8015d64:	bf14      	ite	ne
 8015d66:	2340      	movne	r3, #64	@ 0x40
 8015d68:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8015d6c:	2000      	movs	r0, #0
 8015d6e:	6031      	str	r1, [r6, #0]
 8015d70:	602b      	str	r3, [r5, #0]
 8015d72:	b016      	add	sp, #88	@ 0x58
 8015d74:	bd70      	pop	{r4, r5, r6, pc}
 8015d76:	466a      	mov	r2, sp
 8015d78:	f000 f848 	bl	8015e0c <_fstat_r>
 8015d7c:	2800      	cmp	r0, #0
 8015d7e:	dbec      	blt.n	8015d5a <__swhatbuf_r+0x12>
 8015d80:	9901      	ldr	r1, [sp, #4]
 8015d82:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8015d86:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8015d8a:	4259      	negs	r1, r3
 8015d8c:	4159      	adcs	r1, r3
 8015d8e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8015d92:	e7eb      	b.n	8015d6c <__swhatbuf_r+0x24>

08015d94 <__smakebuf_r>:
 8015d94:	898b      	ldrh	r3, [r1, #12]
 8015d96:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015d98:	079d      	lsls	r5, r3, #30
 8015d9a:	4606      	mov	r6, r0
 8015d9c:	460c      	mov	r4, r1
 8015d9e:	d507      	bpl.n	8015db0 <__smakebuf_r+0x1c>
 8015da0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8015da4:	6023      	str	r3, [r4, #0]
 8015da6:	6123      	str	r3, [r4, #16]
 8015da8:	2301      	movs	r3, #1
 8015daa:	6163      	str	r3, [r4, #20]
 8015dac:	b003      	add	sp, #12
 8015dae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015db0:	ab01      	add	r3, sp, #4
 8015db2:	466a      	mov	r2, sp
 8015db4:	f7ff ffc8 	bl	8015d48 <__swhatbuf_r>
 8015db8:	9f00      	ldr	r7, [sp, #0]
 8015dba:	4605      	mov	r5, r0
 8015dbc:	4639      	mov	r1, r7
 8015dbe:	4630      	mov	r0, r6
 8015dc0:	f7fc ffd6 	bl	8012d70 <_malloc_r>
 8015dc4:	b948      	cbnz	r0, 8015dda <__smakebuf_r+0x46>
 8015dc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015dca:	059a      	lsls	r2, r3, #22
 8015dcc:	d4ee      	bmi.n	8015dac <__smakebuf_r+0x18>
 8015dce:	f023 0303 	bic.w	r3, r3, #3
 8015dd2:	f043 0302 	orr.w	r3, r3, #2
 8015dd6:	81a3      	strh	r3, [r4, #12]
 8015dd8:	e7e2      	b.n	8015da0 <__smakebuf_r+0xc>
 8015dda:	89a3      	ldrh	r3, [r4, #12]
 8015ddc:	6020      	str	r0, [r4, #0]
 8015dde:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8015de2:	81a3      	strh	r3, [r4, #12]
 8015de4:	9b01      	ldr	r3, [sp, #4]
 8015de6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8015dea:	b15b      	cbz	r3, 8015e04 <__smakebuf_r+0x70>
 8015dec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015df0:	4630      	mov	r0, r6
 8015df2:	f000 f81d 	bl	8015e30 <_isatty_r>
 8015df6:	b128      	cbz	r0, 8015e04 <__smakebuf_r+0x70>
 8015df8:	89a3      	ldrh	r3, [r4, #12]
 8015dfa:	f023 0303 	bic.w	r3, r3, #3
 8015dfe:	f043 0301 	orr.w	r3, r3, #1
 8015e02:	81a3      	strh	r3, [r4, #12]
 8015e04:	89a3      	ldrh	r3, [r4, #12]
 8015e06:	431d      	orrs	r5, r3
 8015e08:	81a5      	strh	r5, [r4, #12]
 8015e0a:	e7cf      	b.n	8015dac <__smakebuf_r+0x18>

08015e0c <_fstat_r>:
 8015e0c:	b538      	push	{r3, r4, r5, lr}
 8015e0e:	4d07      	ldr	r5, [pc, #28]	@ (8015e2c <_fstat_r+0x20>)
 8015e10:	2300      	movs	r3, #0
 8015e12:	4604      	mov	r4, r0
 8015e14:	4608      	mov	r0, r1
 8015e16:	4611      	mov	r1, r2
 8015e18:	602b      	str	r3, [r5, #0]
 8015e1a:	f7ee fbab 	bl	8004574 <_fstat>
 8015e1e:	1c43      	adds	r3, r0, #1
 8015e20:	d102      	bne.n	8015e28 <_fstat_r+0x1c>
 8015e22:	682b      	ldr	r3, [r5, #0]
 8015e24:	b103      	cbz	r3, 8015e28 <_fstat_r+0x1c>
 8015e26:	6023      	str	r3, [r4, #0]
 8015e28:	bd38      	pop	{r3, r4, r5, pc}
 8015e2a:	bf00      	nop
 8015e2c:	200026e0 	.word	0x200026e0

08015e30 <_isatty_r>:
 8015e30:	b538      	push	{r3, r4, r5, lr}
 8015e32:	4d06      	ldr	r5, [pc, #24]	@ (8015e4c <_isatty_r+0x1c>)
 8015e34:	2300      	movs	r3, #0
 8015e36:	4604      	mov	r4, r0
 8015e38:	4608      	mov	r0, r1
 8015e3a:	602b      	str	r3, [r5, #0]
 8015e3c:	f7ee fbaa 	bl	8004594 <_isatty>
 8015e40:	1c43      	adds	r3, r0, #1
 8015e42:	d102      	bne.n	8015e4a <_isatty_r+0x1a>
 8015e44:	682b      	ldr	r3, [r5, #0]
 8015e46:	b103      	cbz	r3, 8015e4a <_isatty_r+0x1a>
 8015e48:	6023      	str	r3, [r4, #0]
 8015e4a:	bd38      	pop	{r3, r4, r5, pc}
 8015e4c:	200026e0 	.word	0x200026e0

08015e50 <pow>:
 8015e50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015e52:	ed2d 8b02 	vpush	{d8}
 8015e56:	eeb0 8a40 	vmov.f32	s16, s0
 8015e5a:	eef0 8a60 	vmov.f32	s17, s1
 8015e5e:	ec55 4b11 	vmov	r4, r5, d1
 8015e62:	f000 f891 	bl	8015f88 <__ieee754_pow>
 8015e66:	4622      	mov	r2, r4
 8015e68:	462b      	mov	r3, r5
 8015e6a:	4620      	mov	r0, r4
 8015e6c:	4629      	mov	r1, r5
 8015e6e:	ec57 6b10 	vmov	r6, r7, d0
 8015e72:	f7ea fe83 	bl	8000b7c <__aeabi_dcmpun>
 8015e76:	2800      	cmp	r0, #0
 8015e78:	d13b      	bne.n	8015ef2 <pow+0xa2>
 8015e7a:	ec51 0b18 	vmov	r0, r1, d8
 8015e7e:	2200      	movs	r2, #0
 8015e80:	2300      	movs	r3, #0
 8015e82:	f7ea fe49 	bl	8000b18 <__aeabi_dcmpeq>
 8015e86:	b1b8      	cbz	r0, 8015eb8 <pow+0x68>
 8015e88:	2200      	movs	r2, #0
 8015e8a:	2300      	movs	r3, #0
 8015e8c:	4620      	mov	r0, r4
 8015e8e:	4629      	mov	r1, r5
 8015e90:	f7ea fe42 	bl	8000b18 <__aeabi_dcmpeq>
 8015e94:	2800      	cmp	r0, #0
 8015e96:	d146      	bne.n	8015f26 <pow+0xd6>
 8015e98:	ec45 4b10 	vmov	d0, r4, r5
 8015e9c:	f000 f866 	bl	8015f6c <finite>
 8015ea0:	b338      	cbz	r0, 8015ef2 <pow+0xa2>
 8015ea2:	2200      	movs	r2, #0
 8015ea4:	2300      	movs	r3, #0
 8015ea6:	4620      	mov	r0, r4
 8015ea8:	4629      	mov	r1, r5
 8015eaa:	f7ea fe3f 	bl	8000b2c <__aeabi_dcmplt>
 8015eae:	b300      	cbz	r0, 8015ef2 <pow+0xa2>
 8015eb0:	f7fc f85a 	bl	8011f68 <__errno>
 8015eb4:	2322      	movs	r3, #34	@ 0x22
 8015eb6:	e01b      	b.n	8015ef0 <pow+0xa0>
 8015eb8:	ec47 6b10 	vmov	d0, r6, r7
 8015ebc:	f000 f856 	bl	8015f6c <finite>
 8015ec0:	b9e0      	cbnz	r0, 8015efc <pow+0xac>
 8015ec2:	eeb0 0a48 	vmov.f32	s0, s16
 8015ec6:	eef0 0a68 	vmov.f32	s1, s17
 8015eca:	f000 f84f 	bl	8015f6c <finite>
 8015ece:	b1a8      	cbz	r0, 8015efc <pow+0xac>
 8015ed0:	ec45 4b10 	vmov	d0, r4, r5
 8015ed4:	f000 f84a 	bl	8015f6c <finite>
 8015ed8:	b180      	cbz	r0, 8015efc <pow+0xac>
 8015eda:	4632      	mov	r2, r6
 8015edc:	463b      	mov	r3, r7
 8015ede:	4630      	mov	r0, r6
 8015ee0:	4639      	mov	r1, r7
 8015ee2:	f7ea fe4b 	bl	8000b7c <__aeabi_dcmpun>
 8015ee6:	2800      	cmp	r0, #0
 8015ee8:	d0e2      	beq.n	8015eb0 <pow+0x60>
 8015eea:	f7fc f83d 	bl	8011f68 <__errno>
 8015eee:	2321      	movs	r3, #33	@ 0x21
 8015ef0:	6003      	str	r3, [r0, #0]
 8015ef2:	ecbd 8b02 	vpop	{d8}
 8015ef6:	ec47 6b10 	vmov	d0, r6, r7
 8015efa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015efc:	2200      	movs	r2, #0
 8015efe:	2300      	movs	r3, #0
 8015f00:	4630      	mov	r0, r6
 8015f02:	4639      	mov	r1, r7
 8015f04:	f7ea fe08 	bl	8000b18 <__aeabi_dcmpeq>
 8015f08:	2800      	cmp	r0, #0
 8015f0a:	d0f2      	beq.n	8015ef2 <pow+0xa2>
 8015f0c:	eeb0 0a48 	vmov.f32	s0, s16
 8015f10:	eef0 0a68 	vmov.f32	s1, s17
 8015f14:	f000 f82a 	bl	8015f6c <finite>
 8015f18:	2800      	cmp	r0, #0
 8015f1a:	d0ea      	beq.n	8015ef2 <pow+0xa2>
 8015f1c:	ec45 4b10 	vmov	d0, r4, r5
 8015f20:	f000 f824 	bl	8015f6c <finite>
 8015f24:	e7c3      	b.n	8015eae <pow+0x5e>
 8015f26:	4f01      	ldr	r7, [pc, #4]	@ (8015f2c <pow+0xdc>)
 8015f28:	2600      	movs	r6, #0
 8015f2a:	e7e2      	b.n	8015ef2 <pow+0xa2>
 8015f2c:	3ff00000 	.word	0x3ff00000

08015f30 <sqrtf>:
 8015f30:	b508      	push	{r3, lr}
 8015f32:	ed2d 8b02 	vpush	{d8}
 8015f36:	eeb0 8a40 	vmov.f32	s16, s0
 8015f3a:	f000 f822 	bl	8015f82 <__ieee754_sqrtf>
 8015f3e:	eeb4 8a48 	vcmp.f32	s16, s16
 8015f42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015f46:	d60c      	bvs.n	8015f62 <sqrtf+0x32>
 8015f48:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8015f68 <sqrtf+0x38>
 8015f4c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8015f50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015f54:	d505      	bpl.n	8015f62 <sqrtf+0x32>
 8015f56:	f7fc f807 	bl	8011f68 <__errno>
 8015f5a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8015f5e:	2321      	movs	r3, #33	@ 0x21
 8015f60:	6003      	str	r3, [r0, #0]
 8015f62:	ecbd 8b02 	vpop	{d8}
 8015f66:	bd08      	pop	{r3, pc}
 8015f68:	00000000 	.word	0x00000000

08015f6c <finite>:
 8015f6c:	b082      	sub	sp, #8
 8015f6e:	ed8d 0b00 	vstr	d0, [sp]
 8015f72:	9801      	ldr	r0, [sp, #4]
 8015f74:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8015f78:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8015f7c:	0fc0      	lsrs	r0, r0, #31
 8015f7e:	b002      	add	sp, #8
 8015f80:	4770      	bx	lr

08015f82 <__ieee754_sqrtf>:
 8015f82:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8015f86:	4770      	bx	lr

08015f88 <__ieee754_pow>:
 8015f88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015f8c:	b091      	sub	sp, #68	@ 0x44
 8015f8e:	ed8d 1b00 	vstr	d1, [sp]
 8015f92:	e9dd 1900 	ldrd	r1, r9, [sp]
 8015f96:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 8015f9a:	ea5a 0001 	orrs.w	r0, sl, r1
 8015f9e:	ec57 6b10 	vmov	r6, r7, d0
 8015fa2:	d113      	bne.n	8015fcc <__ieee754_pow+0x44>
 8015fa4:	19b3      	adds	r3, r6, r6
 8015fa6:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 8015faa:	4152      	adcs	r2, r2
 8015fac:	4298      	cmp	r0, r3
 8015fae:	4b98      	ldr	r3, [pc, #608]	@ (8016210 <__ieee754_pow+0x288>)
 8015fb0:	4193      	sbcs	r3, r2
 8015fb2:	f080 84ea 	bcs.w	801698a <__ieee754_pow+0xa02>
 8015fb6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015fba:	4630      	mov	r0, r6
 8015fbc:	4639      	mov	r1, r7
 8015fbe:	f7ea f98d 	bl	80002dc <__adddf3>
 8015fc2:	ec41 0b10 	vmov	d0, r0, r1
 8015fc6:	b011      	add	sp, #68	@ 0x44
 8015fc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015fcc:	4a91      	ldr	r2, [pc, #580]	@ (8016214 <__ieee754_pow+0x28c>)
 8015fce:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8015fd2:	4590      	cmp	r8, r2
 8015fd4:	463d      	mov	r5, r7
 8015fd6:	4633      	mov	r3, r6
 8015fd8:	d806      	bhi.n	8015fe8 <__ieee754_pow+0x60>
 8015fda:	d101      	bne.n	8015fe0 <__ieee754_pow+0x58>
 8015fdc:	2e00      	cmp	r6, #0
 8015fde:	d1ea      	bne.n	8015fb6 <__ieee754_pow+0x2e>
 8015fe0:	4592      	cmp	sl, r2
 8015fe2:	d801      	bhi.n	8015fe8 <__ieee754_pow+0x60>
 8015fe4:	d10e      	bne.n	8016004 <__ieee754_pow+0x7c>
 8015fe6:	b169      	cbz	r1, 8016004 <__ieee754_pow+0x7c>
 8015fe8:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 8015fec:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8015ff0:	431d      	orrs	r5, r3
 8015ff2:	d1e0      	bne.n	8015fb6 <__ieee754_pow+0x2e>
 8015ff4:	e9dd 3200 	ldrd	r3, r2, [sp]
 8015ff8:	18db      	adds	r3, r3, r3
 8015ffa:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8015ffe:	4152      	adcs	r2, r2
 8016000:	429d      	cmp	r5, r3
 8016002:	e7d4      	b.n	8015fae <__ieee754_pow+0x26>
 8016004:	2d00      	cmp	r5, #0
 8016006:	46c3      	mov	fp, r8
 8016008:	da3a      	bge.n	8016080 <__ieee754_pow+0xf8>
 801600a:	4a83      	ldr	r2, [pc, #524]	@ (8016218 <__ieee754_pow+0x290>)
 801600c:	4592      	cmp	sl, r2
 801600e:	d84d      	bhi.n	80160ac <__ieee754_pow+0x124>
 8016010:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 8016014:	4592      	cmp	sl, r2
 8016016:	f240 84c7 	bls.w	80169a8 <__ieee754_pow+0xa20>
 801601a:	ea4f 522a 	mov.w	r2, sl, asr #20
 801601e:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8016022:	2a14      	cmp	r2, #20
 8016024:	dd0f      	ble.n	8016046 <__ieee754_pow+0xbe>
 8016026:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 801602a:	fa21 f402 	lsr.w	r4, r1, r2
 801602e:	fa04 f202 	lsl.w	r2, r4, r2
 8016032:	428a      	cmp	r2, r1
 8016034:	f040 84b8 	bne.w	80169a8 <__ieee754_pow+0xa20>
 8016038:	f004 0401 	and.w	r4, r4, #1
 801603c:	f1c4 0402 	rsb	r4, r4, #2
 8016040:	2900      	cmp	r1, #0
 8016042:	d158      	bne.n	80160f6 <__ieee754_pow+0x16e>
 8016044:	e00e      	b.n	8016064 <__ieee754_pow+0xdc>
 8016046:	2900      	cmp	r1, #0
 8016048:	d154      	bne.n	80160f4 <__ieee754_pow+0x16c>
 801604a:	f1c2 0214 	rsb	r2, r2, #20
 801604e:	fa4a f402 	asr.w	r4, sl, r2
 8016052:	fa04 f202 	lsl.w	r2, r4, r2
 8016056:	4552      	cmp	r2, sl
 8016058:	f040 84a3 	bne.w	80169a2 <__ieee754_pow+0xa1a>
 801605c:	f004 0401 	and.w	r4, r4, #1
 8016060:	f1c4 0402 	rsb	r4, r4, #2
 8016064:	4a6d      	ldr	r2, [pc, #436]	@ (801621c <__ieee754_pow+0x294>)
 8016066:	4592      	cmp	sl, r2
 8016068:	d12e      	bne.n	80160c8 <__ieee754_pow+0x140>
 801606a:	f1b9 0f00 	cmp.w	r9, #0
 801606e:	f280 8494 	bge.w	801699a <__ieee754_pow+0xa12>
 8016072:	496a      	ldr	r1, [pc, #424]	@ (801621c <__ieee754_pow+0x294>)
 8016074:	4632      	mov	r2, r6
 8016076:	463b      	mov	r3, r7
 8016078:	2000      	movs	r0, #0
 801607a:	f7ea fc0f 	bl	800089c <__aeabi_ddiv>
 801607e:	e7a0      	b.n	8015fc2 <__ieee754_pow+0x3a>
 8016080:	2400      	movs	r4, #0
 8016082:	bbc1      	cbnz	r1, 80160f6 <__ieee754_pow+0x16e>
 8016084:	4a63      	ldr	r2, [pc, #396]	@ (8016214 <__ieee754_pow+0x28c>)
 8016086:	4592      	cmp	sl, r2
 8016088:	d1ec      	bne.n	8016064 <__ieee754_pow+0xdc>
 801608a:	f108 4240 	add.w	r2, r8, #3221225472	@ 0xc0000000
 801608e:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 8016092:	431a      	orrs	r2, r3
 8016094:	f000 8479 	beq.w	801698a <__ieee754_pow+0xa02>
 8016098:	4b61      	ldr	r3, [pc, #388]	@ (8016220 <__ieee754_pow+0x298>)
 801609a:	4598      	cmp	r8, r3
 801609c:	d908      	bls.n	80160b0 <__ieee754_pow+0x128>
 801609e:	f1b9 0f00 	cmp.w	r9, #0
 80160a2:	f2c0 8476 	blt.w	8016992 <__ieee754_pow+0xa0a>
 80160a6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80160aa:	e78a      	b.n	8015fc2 <__ieee754_pow+0x3a>
 80160ac:	2402      	movs	r4, #2
 80160ae:	e7e8      	b.n	8016082 <__ieee754_pow+0xfa>
 80160b0:	f1b9 0f00 	cmp.w	r9, #0
 80160b4:	f04f 0000 	mov.w	r0, #0
 80160b8:	f04f 0100 	mov.w	r1, #0
 80160bc:	da81      	bge.n	8015fc2 <__ieee754_pow+0x3a>
 80160be:	e9dd 0300 	ldrd	r0, r3, [sp]
 80160c2:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 80160c6:	e77c      	b.n	8015fc2 <__ieee754_pow+0x3a>
 80160c8:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 80160cc:	d106      	bne.n	80160dc <__ieee754_pow+0x154>
 80160ce:	4632      	mov	r2, r6
 80160d0:	463b      	mov	r3, r7
 80160d2:	4630      	mov	r0, r6
 80160d4:	4639      	mov	r1, r7
 80160d6:	f7ea fab7 	bl	8000648 <__aeabi_dmul>
 80160da:	e772      	b.n	8015fc2 <__ieee754_pow+0x3a>
 80160dc:	4a51      	ldr	r2, [pc, #324]	@ (8016224 <__ieee754_pow+0x29c>)
 80160de:	4591      	cmp	r9, r2
 80160e0:	d109      	bne.n	80160f6 <__ieee754_pow+0x16e>
 80160e2:	2d00      	cmp	r5, #0
 80160e4:	db07      	blt.n	80160f6 <__ieee754_pow+0x16e>
 80160e6:	ec47 6b10 	vmov	d0, r6, r7
 80160ea:	b011      	add	sp, #68	@ 0x44
 80160ec:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80160f0:	f000 bd52 	b.w	8016b98 <__ieee754_sqrt>
 80160f4:	2400      	movs	r4, #0
 80160f6:	ec47 6b10 	vmov	d0, r6, r7
 80160fa:	9302      	str	r3, [sp, #8]
 80160fc:	f000 fc88 	bl	8016a10 <fabs>
 8016100:	9b02      	ldr	r3, [sp, #8]
 8016102:	ec51 0b10 	vmov	r0, r1, d0
 8016106:	bb53      	cbnz	r3, 801615e <__ieee754_pow+0x1d6>
 8016108:	4b44      	ldr	r3, [pc, #272]	@ (801621c <__ieee754_pow+0x294>)
 801610a:	f025 4240 	bic.w	r2, r5, #3221225472	@ 0xc0000000
 801610e:	429a      	cmp	r2, r3
 8016110:	d002      	beq.n	8016118 <__ieee754_pow+0x190>
 8016112:	f1b8 0f00 	cmp.w	r8, #0
 8016116:	d122      	bne.n	801615e <__ieee754_pow+0x1d6>
 8016118:	f1b9 0f00 	cmp.w	r9, #0
 801611c:	da05      	bge.n	801612a <__ieee754_pow+0x1a2>
 801611e:	4602      	mov	r2, r0
 8016120:	460b      	mov	r3, r1
 8016122:	2000      	movs	r0, #0
 8016124:	493d      	ldr	r1, [pc, #244]	@ (801621c <__ieee754_pow+0x294>)
 8016126:	f7ea fbb9 	bl	800089c <__aeabi_ddiv>
 801612a:	2d00      	cmp	r5, #0
 801612c:	f6bf af49 	bge.w	8015fc2 <__ieee754_pow+0x3a>
 8016130:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 8016134:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 8016138:	ea58 0804 	orrs.w	r8, r8, r4
 801613c:	d108      	bne.n	8016150 <__ieee754_pow+0x1c8>
 801613e:	4602      	mov	r2, r0
 8016140:	460b      	mov	r3, r1
 8016142:	4610      	mov	r0, r2
 8016144:	4619      	mov	r1, r3
 8016146:	f7ea f8c7 	bl	80002d8 <__aeabi_dsub>
 801614a:	4602      	mov	r2, r0
 801614c:	460b      	mov	r3, r1
 801614e:	e794      	b.n	801607a <__ieee754_pow+0xf2>
 8016150:	2c01      	cmp	r4, #1
 8016152:	f47f af36 	bne.w	8015fc2 <__ieee754_pow+0x3a>
 8016156:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801615a:	4619      	mov	r1, r3
 801615c:	e731      	b.n	8015fc2 <__ieee754_pow+0x3a>
 801615e:	0feb      	lsrs	r3, r5, #31
 8016160:	3b01      	subs	r3, #1
 8016162:	ea53 0204 	orrs.w	r2, r3, r4
 8016166:	d102      	bne.n	801616e <__ieee754_pow+0x1e6>
 8016168:	4632      	mov	r2, r6
 801616a:	463b      	mov	r3, r7
 801616c:	e7e9      	b.n	8016142 <__ieee754_pow+0x1ba>
 801616e:	3c01      	subs	r4, #1
 8016170:	431c      	orrs	r4, r3
 8016172:	d016      	beq.n	80161a2 <__ieee754_pow+0x21a>
 8016174:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 8016200 <__ieee754_pow+0x278>
 8016178:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 801617c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8016180:	f240 8112 	bls.w	80163a8 <__ieee754_pow+0x420>
 8016184:	4b28      	ldr	r3, [pc, #160]	@ (8016228 <__ieee754_pow+0x2a0>)
 8016186:	459a      	cmp	sl, r3
 8016188:	4b25      	ldr	r3, [pc, #148]	@ (8016220 <__ieee754_pow+0x298>)
 801618a:	d916      	bls.n	80161ba <__ieee754_pow+0x232>
 801618c:	4598      	cmp	r8, r3
 801618e:	d80b      	bhi.n	80161a8 <__ieee754_pow+0x220>
 8016190:	f1b9 0f00 	cmp.w	r9, #0
 8016194:	da0b      	bge.n	80161ae <__ieee754_pow+0x226>
 8016196:	2000      	movs	r0, #0
 8016198:	b011      	add	sp, #68	@ 0x44
 801619a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801619e:	f000 bcf3 	b.w	8016b88 <__math_oflow>
 80161a2:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 8016208 <__ieee754_pow+0x280>
 80161a6:	e7e7      	b.n	8016178 <__ieee754_pow+0x1f0>
 80161a8:	f1b9 0f00 	cmp.w	r9, #0
 80161ac:	dcf3      	bgt.n	8016196 <__ieee754_pow+0x20e>
 80161ae:	2000      	movs	r0, #0
 80161b0:	b011      	add	sp, #68	@ 0x44
 80161b2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80161b6:	f000 bcdf 	b.w	8016b78 <__math_uflow>
 80161ba:	4598      	cmp	r8, r3
 80161bc:	d20c      	bcs.n	80161d8 <__ieee754_pow+0x250>
 80161be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80161c2:	2200      	movs	r2, #0
 80161c4:	2300      	movs	r3, #0
 80161c6:	f7ea fcb1 	bl	8000b2c <__aeabi_dcmplt>
 80161ca:	3800      	subs	r0, #0
 80161cc:	bf18      	it	ne
 80161ce:	2001      	movne	r0, #1
 80161d0:	f1b9 0f00 	cmp.w	r9, #0
 80161d4:	daec      	bge.n	80161b0 <__ieee754_pow+0x228>
 80161d6:	e7df      	b.n	8016198 <__ieee754_pow+0x210>
 80161d8:	4b10      	ldr	r3, [pc, #64]	@ (801621c <__ieee754_pow+0x294>)
 80161da:	4598      	cmp	r8, r3
 80161dc:	f04f 0200 	mov.w	r2, #0
 80161e0:	d924      	bls.n	801622c <__ieee754_pow+0x2a4>
 80161e2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80161e6:	2300      	movs	r3, #0
 80161e8:	f7ea fca0 	bl	8000b2c <__aeabi_dcmplt>
 80161ec:	3800      	subs	r0, #0
 80161ee:	bf18      	it	ne
 80161f0:	2001      	movne	r0, #1
 80161f2:	f1b9 0f00 	cmp.w	r9, #0
 80161f6:	dccf      	bgt.n	8016198 <__ieee754_pow+0x210>
 80161f8:	e7da      	b.n	80161b0 <__ieee754_pow+0x228>
 80161fa:	bf00      	nop
 80161fc:	f3af 8000 	nop.w
 8016200:	00000000 	.word	0x00000000
 8016204:	3ff00000 	.word	0x3ff00000
 8016208:	00000000 	.word	0x00000000
 801620c:	bff00000 	.word	0xbff00000
 8016210:	fff00000 	.word	0xfff00000
 8016214:	7ff00000 	.word	0x7ff00000
 8016218:	433fffff 	.word	0x433fffff
 801621c:	3ff00000 	.word	0x3ff00000
 8016220:	3fefffff 	.word	0x3fefffff
 8016224:	3fe00000 	.word	0x3fe00000
 8016228:	43f00000 	.word	0x43f00000
 801622c:	4b5a      	ldr	r3, [pc, #360]	@ (8016398 <__ieee754_pow+0x410>)
 801622e:	f7ea f853 	bl	80002d8 <__aeabi_dsub>
 8016232:	a351      	add	r3, pc, #324	@ (adr r3, 8016378 <__ieee754_pow+0x3f0>)
 8016234:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016238:	4604      	mov	r4, r0
 801623a:	460d      	mov	r5, r1
 801623c:	f7ea fa04 	bl	8000648 <__aeabi_dmul>
 8016240:	a34f      	add	r3, pc, #316	@ (adr r3, 8016380 <__ieee754_pow+0x3f8>)
 8016242:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016246:	4606      	mov	r6, r0
 8016248:	460f      	mov	r7, r1
 801624a:	4620      	mov	r0, r4
 801624c:	4629      	mov	r1, r5
 801624e:	f7ea f9fb 	bl	8000648 <__aeabi_dmul>
 8016252:	4b52      	ldr	r3, [pc, #328]	@ (801639c <__ieee754_pow+0x414>)
 8016254:	4682      	mov	sl, r0
 8016256:	468b      	mov	fp, r1
 8016258:	2200      	movs	r2, #0
 801625a:	4620      	mov	r0, r4
 801625c:	4629      	mov	r1, r5
 801625e:	f7ea f9f3 	bl	8000648 <__aeabi_dmul>
 8016262:	4602      	mov	r2, r0
 8016264:	460b      	mov	r3, r1
 8016266:	a148      	add	r1, pc, #288	@ (adr r1, 8016388 <__ieee754_pow+0x400>)
 8016268:	e9d1 0100 	ldrd	r0, r1, [r1]
 801626c:	f7ea f834 	bl	80002d8 <__aeabi_dsub>
 8016270:	4622      	mov	r2, r4
 8016272:	462b      	mov	r3, r5
 8016274:	f7ea f9e8 	bl	8000648 <__aeabi_dmul>
 8016278:	4602      	mov	r2, r0
 801627a:	460b      	mov	r3, r1
 801627c:	2000      	movs	r0, #0
 801627e:	4948      	ldr	r1, [pc, #288]	@ (80163a0 <__ieee754_pow+0x418>)
 8016280:	f7ea f82a 	bl	80002d8 <__aeabi_dsub>
 8016284:	4622      	mov	r2, r4
 8016286:	4680      	mov	r8, r0
 8016288:	4689      	mov	r9, r1
 801628a:	462b      	mov	r3, r5
 801628c:	4620      	mov	r0, r4
 801628e:	4629      	mov	r1, r5
 8016290:	f7ea f9da 	bl	8000648 <__aeabi_dmul>
 8016294:	4602      	mov	r2, r0
 8016296:	460b      	mov	r3, r1
 8016298:	4640      	mov	r0, r8
 801629a:	4649      	mov	r1, r9
 801629c:	f7ea f9d4 	bl	8000648 <__aeabi_dmul>
 80162a0:	a33b      	add	r3, pc, #236	@ (adr r3, 8016390 <__ieee754_pow+0x408>)
 80162a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80162a6:	f7ea f9cf 	bl	8000648 <__aeabi_dmul>
 80162aa:	4602      	mov	r2, r0
 80162ac:	460b      	mov	r3, r1
 80162ae:	4650      	mov	r0, sl
 80162b0:	4659      	mov	r1, fp
 80162b2:	f7ea f811 	bl	80002d8 <__aeabi_dsub>
 80162b6:	4602      	mov	r2, r0
 80162b8:	460b      	mov	r3, r1
 80162ba:	4680      	mov	r8, r0
 80162bc:	4689      	mov	r9, r1
 80162be:	4630      	mov	r0, r6
 80162c0:	4639      	mov	r1, r7
 80162c2:	f7ea f80b 	bl	80002dc <__adddf3>
 80162c6:	2400      	movs	r4, #0
 80162c8:	4632      	mov	r2, r6
 80162ca:	463b      	mov	r3, r7
 80162cc:	4620      	mov	r0, r4
 80162ce:	460d      	mov	r5, r1
 80162d0:	f7ea f802 	bl	80002d8 <__aeabi_dsub>
 80162d4:	4602      	mov	r2, r0
 80162d6:	460b      	mov	r3, r1
 80162d8:	4640      	mov	r0, r8
 80162da:	4649      	mov	r1, r9
 80162dc:	f7e9 fffc 	bl	80002d8 <__aeabi_dsub>
 80162e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80162e4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80162e8:	2300      	movs	r3, #0
 80162ea:	9304      	str	r3, [sp, #16]
 80162ec:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 80162f0:	4606      	mov	r6, r0
 80162f2:	460f      	mov	r7, r1
 80162f4:	4652      	mov	r2, sl
 80162f6:	465b      	mov	r3, fp
 80162f8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80162fc:	f7e9 ffec 	bl	80002d8 <__aeabi_dsub>
 8016300:	4622      	mov	r2, r4
 8016302:	462b      	mov	r3, r5
 8016304:	f7ea f9a0 	bl	8000648 <__aeabi_dmul>
 8016308:	e9dd 2300 	ldrd	r2, r3, [sp]
 801630c:	4680      	mov	r8, r0
 801630e:	4689      	mov	r9, r1
 8016310:	4630      	mov	r0, r6
 8016312:	4639      	mov	r1, r7
 8016314:	f7ea f998 	bl	8000648 <__aeabi_dmul>
 8016318:	4602      	mov	r2, r0
 801631a:	460b      	mov	r3, r1
 801631c:	4640      	mov	r0, r8
 801631e:	4649      	mov	r1, r9
 8016320:	f7e9 ffdc 	bl	80002dc <__adddf3>
 8016324:	4652      	mov	r2, sl
 8016326:	465b      	mov	r3, fp
 8016328:	4606      	mov	r6, r0
 801632a:	460f      	mov	r7, r1
 801632c:	4620      	mov	r0, r4
 801632e:	4629      	mov	r1, r5
 8016330:	f7ea f98a 	bl	8000648 <__aeabi_dmul>
 8016334:	460b      	mov	r3, r1
 8016336:	4602      	mov	r2, r0
 8016338:	4680      	mov	r8, r0
 801633a:	4689      	mov	r9, r1
 801633c:	4630      	mov	r0, r6
 801633e:	4639      	mov	r1, r7
 8016340:	f7e9 ffcc 	bl	80002dc <__adddf3>
 8016344:	4b17      	ldr	r3, [pc, #92]	@ (80163a4 <__ieee754_pow+0x41c>)
 8016346:	4299      	cmp	r1, r3
 8016348:	4604      	mov	r4, r0
 801634a:	460d      	mov	r5, r1
 801634c:	468a      	mov	sl, r1
 801634e:	468b      	mov	fp, r1
 8016350:	f340 82ef 	ble.w	8016932 <__ieee754_pow+0x9aa>
 8016354:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 8016358:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 801635c:	4303      	orrs	r3, r0
 801635e:	f000 81e8 	beq.w	8016732 <__ieee754_pow+0x7aa>
 8016362:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8016366:	2200      	movs	r2, #0
 8016368:	2300      	movs	r3, #0
 801636a:	f7ea fbdf 	bl	8000b2c <__aeabi_dcmplt>
 801636e:	3800      	subs	r0, #0
 8016370:	bf18      	it	ne
 8016372:	2001      	movne	r0, #1
 8016374:	e710      	b.n	8016198 <__ieee754_pow+0x210>
 8016376:	bf00      	nop
 8016378:	60000000 	.word	0x60000000
 801637c:	3ff71547 	.word	0x3ff71547
 8016380:	f85ddf44 	.word	0xf85ddf44
 8016384:	3e54ae0b 	.word	0x3e54ae0b
 8016388:	55555555 	.word	0x55555555
 801638c:	3fd55555 	.word	0x3fd55555
 8016390:	652b82fe 	.word	0x652b82fe
 8016394:	3ff71547 	.word	0x3ff71547
 8016398:	3ff00000 	.word	0x3ff00000
 801639c:	3fd00000 	.word	0x3fd00000
 80163a0:	3fe00000 	.word	0x3fe00000
 80163a4:	408fffff 	.word	0x408fffff
 80163a8:	4bd5      	ldr	r3, [pc, #852]	@ (8016700 <__ieee754_pow+0x778>)
 80163aa:	402b      	ands	r3, r5
 80163ac:	2200      	movs	r2, #0
 80163ae:	b92b      	cbnz	r3, 80163bc <__ieee754_pow+0x434>
 80163b0:	4bd4      	ldr	r3, [pc, #848]	@ (8016704 <__ieee754_pow+0x77c>)
 80163b2:	f7ea f949 	bl	8000648 <__aeabi_dmul>
 80163b6:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 80163ba:	468b      	mov	fp, r1
 80163bc:	ea4f 532b 	mov.w	r3, fp, asr #20
 80163c0:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 80163c4:	4413      	add	r3, r2
 80163c6:	930a      	str	r3, [sp, #40]	@ 0x28
 80163c8:	4bcf      	ldr	r3, [pc, #828]	@ (8016708 <__ieee754_pow+0x780>)
 80163ca:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 80163ce:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 80163d2:	459b      	cmp	fp, r3
 80163d4:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80163d8:	dd08      	ble.n	80163ec <__ieee754_pow+0x464>
 80163da:	4bcc      	ldr	r3, [pc, #816]	@ (801670c <__ieee754_pow+0x784>)
 80163dc:	459b      	cmp	fp, r3
 80163de:	f340 81a5 	ble.w	801672c <__ieee754_pow+0x7a4>
 80163e2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80163e4:	3301      	adds	r3, #1
 80163e6:	930a      	str	r3, [sp, #40]	@ 0x28
 80163e8:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 80163ec:	f04f 0a00 	mov.w	sl, #0
 80163f0:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 80163f4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80163f6:	4bc6      	ldr	r3, [pc, #792]	@ (8016710 <__ieee754_pow+0x788>)
 80163f8:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80163fc:	ed93 7b00 	vldr	d7, [r3]
 8016400:	4629      	mov	r1, r5
 8016402:	ec53 2b17 	vmov	r2, r3, d7
 8016406:	ed8d 7b06 	vstr	d7, [sp, #24]
 801640a:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801640e:	f7e9 ff63 	bl	80002d8 <__aeabi_dsub>
 8016412:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8016416:	4606      	mov	r6, r0
 8016418:	460f      	mov	r7, r1
 801641a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801641e:	f7e9 ff5d 	bl	80002dc <__adddf3>
 8016422:	4602      	mov	r2, r0
 8016424:	460b      	mov	r3, r1
 8016426:	2000      	movs	r0, #0
 8016428:	49ba      	ldr	r1, [pc, #744]	@ (8016714 <__ieee754_pow+0x78c>)
 801642a:	f7ea fa37 	bl	800089c <__aeabi_ddiv>
 801642e:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8016432:	4602      	mov	r2, r0
 8016434:	460b      	mov	r3, r1
 8016436:	4630      	mov	r0, r6
 8016438:	4639      	mov	r1, r7
 801643a:	f7ea f905 	bl	8000648 <__aeabi_dmul>
 801643e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8016442:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 8016446:	106d      	asrs	r5, r5, #1
 8016448:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 801644c:	f04f 0b00 	mov.w	fp, #0
 8016450:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 8016454:	4661      	mov	r1, ip
 8016456:	2200      	movs	r2, #0
 8016458:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 801645c:	4658      	mov	r0, fp
 801645e:	46e1      	mov	r9, ip
 8016460:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 8016464:	4614      	mov	r4, r2
 8016466:	461d      	mov	r5, r3
 8016468:	f7ea f8ee 	bl	8000648 <__aeabi_dmul>
 801646c:	4602      	mov	r2, r0
 801646e:	460b      	mov	r3, r1
 8016470:	4630      	mov	r0, r6
 8016472:	4639      	mov	r1, r7
 8016474:	f7e9 ff30 	bl	80002d8 <__aeabi_dsub>
 8016478:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801647c:	4606      	mov	r6, r0
 801647e:	460f      	mov	r7, r1
 8016480:	4620      	mov	r0, r4
 8016482:	4629      	mov	r1, r5
 8016484:	f7e9 ff28 	bl	80002d8 <__aeabi_dsub>
 8016488:	4602      	mov	r2, r0
 801648a:	460b      	mov	r3, r1
 801648c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8016490:	f7e9 ff22 	bl	80002d8 <__aeabi_dsub>
 8016494:	465a      	mov	r2, fp
 8016496:	464b      	mov	r3, r9
 8016498:	f7ea f8d6 	bl	8000648 <__aeabi_dmul>
 801649c:	4602      	mov	r2, r0
 801649e:	460b      	mov	r3, r1
 80164a0:	4630      	mov	r0, r6
 80164a2:	4639      	mov	r1, r7
 80164a4:	f7e9 ff18 	bl	80002d8 <__aeabi_dsub>
 80164a8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80164ac:	f7ea f8cc 	bl	8000648 <__aeabi_dmul>
 80164b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80164b4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80164b8:	4610      	mov	r0, r2
 80164ba:	4619      	mov	r1, r3
 80164bc:	f7ea f8c4 	bl	8000648 <__aeabi_dmul>
 80164c0:	a37d      	add	r3, pc, #500	@ (adr r3, 80166b8 <__ieee754_pow+0x730>)
 80164c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80164c6:	4604      	mov	r4, r0
 80164c8:	460d      	mov	r5, r1
 80164ca:	f7ea f8bd 	bl	8000648 <__aeabi_dmul>
 80164ce:	a37c      	add	r3, pc, #496	@ (adr r3, 80166c0 <__ieee754_pow+0x738>)
 80164d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80164d4:	f7e9 ff02 	bl	80002dc <__adddf3>
 80164d8:	4622      	mov	r2, r4
 80164da:	462b      	mov	r3, r5
 80164dc:	f7ea f8b4 	bl	8000648 <__aeabi_dmul>
 80164e0:	a379      	add	r3, pc, #484	@ (adr r3, 80166c8 <__ieee754_pow+0x740>)
 80164e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80164e6:	f7e9 fef9 	bl	80002dc <__adddf3>
 80164ea:	4622      	mov	r2, r4
 80164ec:	462b      	mov	r3, r5
 80164ee:	f7ea f8ab 	bl	8000648 <__aeabi_dmul>
 80164f2:	a377      	add	r3, pc, #476	@ (adr r3, 80166d0 <__ieee754_pow+0x748>)
 80164f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80164f8:	f7e9 fef0 	bl	80002dc <__adddf3>
 80164fc:	4622      	mov	r2, r4
 80164fe:	462b      	mov	r3, r5
 8016500:	f7ea f8a2 	bl	8000648 <__aeabi_dmul>
 8016504:	a374      	add	r3, pc, #464	@ (adr r3, 80166d8 <__ieee754_pow+0x750>)
 8016506:	e9d3 2300 	ldrd	r2, r3, [r3]
 801650a:	f7e9 fee7 	bl	80002dc <__adddf3>
 801650e:	4622      	mov	r2, r4
 8016510:	462b      	mov	r3, r5
 8016512:	f7ea f899 	bl	8000648 <__aeabi_dmul>
 8016516:	a372      	add	r3, pc, #456	@ (adr r3, 80166e0 <__ieee754_pow+0x758>)
 8016518:	e9d3 2300 	ldrd	r2, r3, [r3]
 801651c:	f7e9 fede 	bl	80002dc <__adddf3>
 8016520:	4622      	mov	r2, r4
 8016522:	4606      	mov	r6, r0
 8016524:	460f      	mov	r7, r1
 8016526:	462b      	mov	r3, r5
 8016528:	4620      	mov	r0, r4
 801652a:	4629      	mov	r1, r5
 801652c:	f7ea f88c 	bl	8000648 <__aeabi_dmul>
 8016530:	4602      	mov	r2, r0
 8016532:	460b      	mov	r3, r1
 8016534:	4630      	mov	r0, r6
 8016536:	4639      	mov	r1, r7
 8016538:	f7ea f886 	bl	8000648 <__aeabi_dmul>
 801653c:	465a      	mov	r2, fp
 801653e:	4604      	mov	r4, r0
 8016540:	460d      	mov	r5, r1
 8016542:	464b      	mov	r3, r9
 8016544:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016548:	f7e9 fec8 	bl	80002dc <__adddf3>
 801654c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8016550:	f7ea f87a 	bl	8000648 <__aeabi_dmul>
 8016554:	4622      	mov	r2, r4
 8016556:	462b      	mov	r3, r5
 8016558:	f7e9 fec0 	bl	80002dc <__adddf3>
 801655c:	465a      	mov	r2, fp
 801655e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8016562:	464b      	mov	r3, r9
 8016564:	4658      	mov	r0, fp
 8016566:	4649      	mov	r1, r9
 8016568:	f7ea f86e 	bl	8000648 <__aeabi_dmul>
 801656c:	4b6a      	ldr	r3, [pc, #424]	@ (8016718 <__ieee754_pow+0x790>)
 801656e:	2200      	movs	r2, #0
 8016570:	4606      	mov	r6, r0
 8016572:	460f      	mov	r7, r1
 8016574:	f7e9 feb2 	bl	80002dc <__adddf3>
 8016578:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801657c:	f7e9 feae 	bl	80002dc <__adddf3>
 8016580:	46d8      	mov	r8, fp
 8016582:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 8016586:	460d      	mov	r5, r1
 8016588:	465a      	mov	r2, fp
 801658a:	460b      	mov	r3, r1
 801658c:	4640      	mov	r0, r8
 801658e:	4649      	mov	r1, r9
 8016590:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 8016594:	f7ea f858 	bl	8000648 <__aeabi_dmul>
 8016598:	465c      	mov	r4, fp
 801659a:	4680      	mov	r8, r0
 801659c:	4689      	mov	r9, r1
 801659e:	4b5e      	ldr	r3, [pc, #376]	@ (8016718 <__ieee754_pow+0x790>)
 80165a0:	2200      	movs	r2, #0
 80165a2:	4620      	mov	r0, r4
 80165a4:	4629      	mov	r1, r5
 80165a6:	f7e9 fe97 	bl	80002d8 <__aeabi_dsub>
 80165aa:	4632      	mov	r2, r6
 80165ac:	463b      	mov	r3, r7
 80165ae:	f7e9 fe93 	bl	80002d8 <__aeabi_dsub>
 80165b2:	4602      	mov	r2, r0
 80165b4:	460b      	mov	r3, r1
 80165b6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80165ba:	f7e9 fe8d 	bl	80002d8 <__aeabi_dsub>
 80165be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80165c2:	f7ea f841 	bl	8000648 <__aeabi_dmul>
 80165c6:	4622      	mov	r2, r4
 80165c8:	4606      	mov	r6, r0
 80165ca:	460f      	mov	r7, r1
 80165cc:	462b      	mov	r3, r5
 80165ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80165d2:	f7ea f839 	bl	8000648 <__aeabi_dmul>
 80165d6:	4602      	mov	r2, r0
 80165d8:	460b      	mov	r3, r1
 80165da:	4630      	mov	r0, r6
 80165dc:	4639      	mov	r1, r7
 80165de:	f7e9 fe7d 	bl	80002dc <__adddf3>
 80165e2:	4606      	mov	r6, r0
 80165e4:	460f      	mov	r7, r1
 80165e6:	4602      	mov	r2, r0
 80165e8:	460b      	mov	r3, r1
 80165ea:	4640      	mov	r0, r8
 80165ec:	4649      	mov	r1, r9
 80165ee:	f7e9 fe75 	bl	80002dc <__adddf3>
 80165f2:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 80165f6:	a33c      	add	r3, pc, #240	@ (adr r3, 80166e8 <__ieee754_pow+0x760>)
 80165f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80165fc:	4658      	mov	r0, fp
 80165fe:	e9cd bc08 	strd	fp, ip, [sp, #32]
 8016602:	460d      	mov	r5, r1
 8016604:	f7ea f820 	bl	8000648 <__aeabi_dmul>
 8016608:	465c      	mov	r4, fp
 801660a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801660e:	4642      	mov	r2, r8
 8016610:	464b      	mov	r3, r9
 8016612:	4620      	mov	r0, r4
 8016614:	4629      	mov	r1, r5
 8016616:	f7e9 fe5f 	bl	80002d8 <__aeabi_dsub>
 801661a:	4602      	mov	r2, r0
 801661c:	460b      	mov	r3, r1
 801661e:	4630      	mov	r0, r6
 8016620:	4639      	mov	r1, r7
 8016622:	f7e9 fe59 	bl	80002d8 <__aeabi_dsub>
 8016626:	a332      	add	r3, pc, #200	@ (adr r3, 80166f0 <__ieee754_pow+0x768>)
 8016628:	e9d3 2300 	ldrd	r2, r3, [r3]
 801662c:	f7ea f80c 	bl	8000648 <__aeabi_dmul>
 8016630:	a331      	add	r3, pc, #196	@ (adr r3, 80166f8 <__ieee754_pow+0x770>)
 8016632:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016636:	4606      	mov	r6, r0
 8016638:	460f      	mov	r7, r1
 801663a:	4620      	mov	r0, r4
 801663c:	4629      	mov	r1, r5
 801663e:	f7ea f803 	bl	8000648 <__aeabi_dmul>
 8016642:	4602      	mov	r2, r0
 8016644:	460b      	mov	r3, r1
 8016646:	4630      	mov	r0, r6
 8016648:	4639      	mov	r1, r7
 801664a:	f7e9 fe47 	bl	80002dc <__adddf3>
 801664e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8016650:	4b32      	ldr	r3, [pc, #200]	@ (801671c <__ieee754_pow+0x794>)
 8016652:	4413      	add	r3, r2
 8016654:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016658:	f7e9 fe40 	bl	80002dc <__adddf3>
 801665c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8016660:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8016662:	f7e9 ff87 	bl	8000574 <__aeabi_i2d>
 8016666:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8016668:	4b2d      	ldr	r3, [pc, #180]	@ (8016720 <__ieee754_pow+0x798>)
 801666a:	4413      	add	r3, r2
 801666c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8016670:	4606      	mov	r6, r0
 8016672:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8016676:	460f      	mov	r7, r1
 8016678:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801667c:	f7e9 fe2e 	bl	80002dc <__adddf3>
 8016680:	4642      	mov	r2, r8
 8016682:	464b      	mov	r3, r9
 8016684:	f7e9 fe2a 	bl	80002dc <__adddf3>
 8016688:	4632      	mov	r2, r6
 801668a:	463b      	mov	r3, r7
 801668c:	f7e9 fe26 	bl	80002dc <__adddf3>
 8016690:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 8016694:	4632      	mov	r2, r6
 8016696:	463b      	mov	r3, r7
 8016698:	4658      	mov	r0, fp
 801669a:	460d      	mov	r5, r1
 801669c:	f7e9 fe1c 	bl	80002d8 <__aeabi_dsub>
 80166a0:	4642      	mov	r2, r8
 80166a2:	464b      	mov	r3, r9
 80166a4:	f7e9 fe18 	bl	80002d8 <__aeabi_dsub>
 80166a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80166ac:	f7e9 fe14 	bl	80002d8 <__aeabi_dsub>
 80166b0:	465c      	mov	r4, fp
 80166b2:	4602      	mov	r2, r0
 80166b4:	e036      	b.n	8016724 <__ieee754_pow+0x79c>
 80166b6:	bf00      	nop
 80166b8:	4a454eef 	.word	0x4a454eef
 80166bc:	3fca7e28 	.word	0x3fca7e28
 80166c0:	93c9db65 	.word	0x93c9db65
 80166c4:	3fcd864a 	.word	0x3fcd864a
 80166c8:	a91d4101 	.word	0xa91d4101
 80166cc:	3fd17460 	.word	0x3fd17460
 80166d0:	518f264d 	.word	0x518f264d
 80166d4:	3fd55555 	.word	0x3fd55555
 80166d8:	db6fabff 	.word	0xdb6fabff
 80166dc:	3fdb6db6 	.word	0x3fdb6db6
 80166e0:	33333303 	.word	0x33333303
 80166e4:	3fe33333 	.word	0x3fe33333
 80166e8:	e0000000 	.word	0xe0000000
 80166ec:	3feec709 	.word	0x3feec709
 80166f0:	dc3a03fd 	.word	0xdc3a03fd
 80166f4:	3feec709 	.word	0x3feec709
 80166f8:	145b01f5 	.word	0x145b01f5
 80166fc:	be3e2fe0 	.word	0xbe3e2fe0
 8016700:	7ff00000 	.word	0x7ff00000
 8016704:	43400000 	.word	0x43400000
 8016708:	0003988e 	.word	0x0003988e
 801670c:	000bb679 	.word	0x000bb679
 8016710:	08017588 	.word	0x08017588
 8016714:	3ff00000 	.word	0x3ff00000
 8016718:	40080000 	.word	0x40080000
 801671c:	08017568 	.word	0x08017568
 8016720:	08017578 	.word	0x08017578
 8016724:	460b      	mov	r3, r1
 8016726:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801672a:	e5d7      	b.n	80162dc <__ieee754_pow+0x354>
 801672c:	f04f 0a01 	mov.w	sl, #1
 8016730:	e65e      	b.n	80163f0 <__ieee754_pow+0x468>
 8016732:	a3b4      	add	r3, pc, #720	@ (adr r3, 8016a04 <__ieee754_pow+0xa7c>)
 8016734:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016738:	4630      	mov	r0, r6
 801673a:	4639      	mov	r1, r7
 801673c:	f7e9 fdce 	bl	80002dc <__adddf3>
 8016740:	4642      	mov	r2, r8
 8016742:	e9cd 0100 	strd	r0, r1, [sp]
 8016746:	464b      	mov	r3, r9
 8016748:	4620      	mov	r0, r4
 801674a:	4629      	mov	r1, r5
 801674c:	f7e9 fdc4 	bl	80002d8 <__aeabi_dsub>
 8016750:	4602      	mov	r2, r0
 8016752:	460b      	mov	r3, r1
 8016754:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016758:	f7ea fa06 	bl	8000b68 <__aeabi_dcmpgt>
 801675c:	2800      	cmp	r0, #0
 801675e:	f47f ae00 	bne.w	8016362 <__ieee754_pow+0x3da>
 8016762:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 8016766:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 801676a:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 801676e:	fa43 fa0a 	asr.w	sl, r3, sl
 8016772:	44da      	add	sl, fp
 8016774:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8016778:	489d      	ldr	r0, [pc, #628]	@ (80169f0 <__ieee754_pow+0xa68>)
 801677a:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 801677e:	4108      	asrs	r0, r1
 8016780:	ea00 030a 	and.w	r3, r0, sl
 8016784:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8016788:	f1c1 0114 	rsb	r1, r1, #20
 801678c:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 8016790:	fa4a fa01 	asr.w	sl, sl, r1
 8016794:	f1bb 0f00 	cmp.w	fp, #0
 8016798:	4640      	mov	r0, r8
 801679a:	4649      	mov	r1, r9
 801679c:	f04f 0200 	mov.w	r2, #0
 80167a0:	bfb8      	it	lt
 80167a2:	f1ca 0a00 	rsblt	sl, sl, #0
 80167a6:	f7e9 fd97 	bl	80002d8 <__aeabi_dsub>
 80167aa:	4680      	mov	r8, r0
 80167ac:	4689      	mov	r9, r1
 80167ae:	4632      	mov	r2, r6
 80167b0:	463b      	mov	r3, r7
 80167b2:	4640      	mov	r0, r8
 80167b4:	4649      	mov	r1, r9
 80167b6:	f7e9 fd91 	bl	80002dc <__adddf3>
 80167ba:	2400      	movs	r4, #0
 80167bc:	a37c      	add	r3, pc, #496	@ (adr r3, 80169b0 <__ieee754_pow+0xa28>)
 80167be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80167c2:	4620      	mov	r0, r4
 80167c4:	460d      	mov	r5, r1
 80167c6:	f7e9 ff3f 	bl	8000648 <__aeabi_dmul>
 80167ca:	4642      	mov	r2, r8
 80167cc:	e9cd 0100 	strd	r0, r1, [sp]
 80167d0:	464b      	mov	r3, r9
 80167d2:	4620      	mov	r0, r4
 80167d4:	4629      	mov	r1, r5
 80167d6:	f7e9 fd7f 	bl	80002d8 <__aeabi_dsub>
 80167da:	4602      	mov	r2, r0
 80167dc:	460b      	mov	r3, r1
 80167de:	4630      	mov	r0, r6
 80167e0:	4639      	mov	r1, r7
 80167e2:	f7e9 fd79 	bl	80002d8 <__aeabi_dsub>
 80167e6:	a374      	add	r3, pc, #464	@ (adr r3, 80169b8 <__ieee754_pow+0xa30>)
 80167e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80167ec:	f7e9 ff2c 	bl	8000648 <__aeabi_dmul>
 80167f0:	a373      	add	r3, pc, #460	@ (adr r3, 80169c0 <__ieee754_pow+0xa38>)
 80167f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80167f6:	4680      	mov	r8, r0
 80167f8:	4689      	mov	r9, r1
 80167fa:	4620      	mov	r0, r4
 80167fc:	4629      	mov	r1, r5
 80167fe:	f7e9 ff23 	bl	8000648 <__aeabi_dmul>
 8016802:	4602      	mov	r2, r0
 8016804:	460b      	mov	r3, r1
 8016806:	4640      	mov	r0, r8
 8016808:	4649      	mov	r1, r9
 801680a:	f7e9 fd67 	bl	80002dc <__adddf3>
 801680e:	4604      	mov	r4, r0
 8016810:	460d      	mov	r5, r1
 8016812:	4602      	mov	r2, r0
 8016814:	460b      	mov	r3, r1
 8016816:	e9dd 0100 	ldrd	r0, r1, [sp]
 801681a:	f7e9 fd5f 	bl	80002dc <__adddf3>
 801681e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016822:	4680      	mov	r8, r0
 8016824:	4689      	mov	r9, r1
 8016826:	f7e9 fd57 	bl	80002d8 <__aeabi_dsub>
 801682a:	4602      	mov	r2, r0
 801682c:	460b      	mov	r3, r1
 801682e:	4620      	mov	r0, r4
 8016830:	4629      	mov	r1, r5
 8016832:	f7e9 fd51 	bl	80002d8 <__aeabi_dsub>
 8016836:	4642      	mov	r2, r8
 8016838:	4606      	mov	r6, r0
 801683a:	460f      	mov	r7, r1
 801683c:	464b      	mov	r3, r9
 801683e:	4640      	mov	r0, r8
 8016840:	4649      	mov	r1, r9
 8016842:	f7e9 ff01 	bl	8000648 <__aeabi_dmul>
 8016846:	a360      	add	r3, pc, #384	@ (adr r3, 80169c8 <__ieee754_pow+0xa40>)
 8016848:	e9d3 2300 	ldrd	r2, r3, [r3]
 801684c:	4604      	mov	r4, r0
 801684e:	460d      	mov	r5, r1
 8016850:	f7e9 fefa 	bl	8000648 <__aeabi_dmul>
 8016854:	a35e      	add	r3, pc, #376	@ (adr r3, 80169d0 <__ieee754_pow+0xa48>)
 8016856:	e9d3 2300 	ldrd	r2, r3, [r3]
 801685a:	f7e9 fd3d 	bl	80002d8 <__aeabi_dsub>
 801685e:	4622      	mov	r2, r4
 8016860:	462b      	mov	r3, r5
 8016862:	f7e9 fef1 	bl	8000648 <__aeabi_dmul>
 8016866:	a35c      	add	r3, pc, #368	@ (adr r3, 80169d8 <__ieee754_pow+0xa50>)
 8016868:	e9d3 2300 	ldrd	r2, r3, [r3]
 801686c:	f7e9 fd36 	bl	80002dc <__adddf3>
 8016870:	4622      	mov	r2, r4
 8016872:	462b      	mov	r3, r5
 8016874:	f7e9 fee8 	bl	8000648 <__aeabi_dmul>
 8016878:	a359      	add	r3, pc, #356	@ (adr r3, 80169e0 <__ieee754_pow+0xa58>)
 801687a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801687e:	f7e9 fd2b 	bl	80002d8 <__aeabi_dsub>
 8016882:	4622      	mov	r2, r4
 8016884:	462b      	mov	r3, r5
 8016886:	f7e9 fedf 	bl	8000648 <__aeabi_dmul>
 801688a:	a357      	add	r3, pc, #348	@ (adr r3, 80169e8 <__ieee754_pow+0xa60>)
 801688c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016890:	f7e9 fd24 	bl	80002dc <__adddf3>
 8016894:	4622      	mov	r2, r4
 8016896:	462b      	mov	r3, r5
 8016898:	f7e9 fed6 	bl	8000648 <__aeabi_dmul>
 801689c:	4602      	mov	r2, r0
 801689e:	460b      	mov	r3, r1
 80168a0:	4640      	mov	r0, r8
 80168a2:	4649      	mov	r1, r9
 80168a4:	f7e9 fd18 	bl	80002d8 <__aeabi_dsub>
 80168a8:	4604      	mov	r4, r0
 80168aa:	460d      	mov	r5, r1
 80168ac:	4602      	mov	r2, r0
 80168ae:	460b      	mov	r3, r1
 80168b0:	4640      	mov	r0, r8
 80168b2:	4649      	mov	r1, r9
 80168b4:	f7e9 fec8 	bl	8000648 <__aeabi_dmul>
 80168b8:	2200      	movs	r2, #0
 80168ba:	e9cd 0100 	strd	r0, r1, [sp]
 80168be:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80168c2:	4620      	mov	r0, r4
 80168c4:	4629      	mov	r1, r5
 80168c6:	f7e9 fd07 	bl	80002d8 <__aeabi_dsub>
 80168ca:	4602      	mov	r2, r0
 80168cc:	460b      	mov	r3, r1
 80168ce:	e9dd 0100 	ldrd	r0, r1, [sp]
 80168d2:	f7e9 ffe3 	bl	800089c <__aeabi_ddiv>
 80168d6:	4632      	mov	r2, r6
 80168d8:	4604      	mov	r4, r0
 80168da:	460d      	mov	r5, r1
 80168dc:	463b      	mov	r3, r7
 80168de:	4640      	mov	r0, r8
 80168e0:	4649      	mov	r1, r9
 80168e2:	f7e9 feb1 	bl	8000648 <__aeabi_dmul>
 80168e6:	4632      	mov	r2, r6
 80168e8:	463b      	mov	r3, r7
 80168ea:	f7e9 fcf7 	bl	80002dc <__adddf3>
 80168ee:	4602      	mov	r2, r0
 80168f0:	460b      	mov	r3, r1
 80168f2:	4620      	mov	r0, r4
 80168f4:	4629      	mov	r1, r5
 80168f6:	f7e9 fcef 	bl	80002d8 <__aeabi_dsub>
 80168fa:	4642      	mov	r2, r8
 80168fc:	464b      	mov	r3, r9
 80168fe:	f7e9 fceb 	bl	80002d8 <__aeabi_dsub>
 8016902:	460b      	mov	r3, r1
 8016904:	4602      	mov	r2, r0
 8016906:	493b      	ldr	r1, [pc, #236]	@ (80169f4 <__ieee754_pow+0xa6c>)
 8016908:	2000      	movs	r0, #0
 801690a:	f7e9 fce5 	bl	80002d8 <__aeabi_dsub>
 801690e:	ec41 0b10 	vmov	d0, r0, r1
 8016912:	ee10 3a90 	vmov	r3, s1
 8016916:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 801691a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801691e:	da30      	bge.n	8016982 <__ieee754_pow+0x9fa>
 8016920:	4650      	mov	r0, sl
 8016922:	f000 f87d 	bl	8016a20 <scalbn>
 8016926:	ec51 0b10 	vmov	r0, r1, d0
 801692a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801692e:	f7ff bbd2 	b.w	80160d6 <__ieee754_pow+0x14e>
 8016932:	4c31      	ldr	r4, [pc, #196]	@ (80169f8 <__ieee754_pow+0xa70>)
 8016934:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8016938:	42a3      	cmp	r3, r4
 801693a:	d91a      	bls.n	8016972 <__ieee754_pow+0x9ea>
 801693c:	4b2f      	ldr	r3, [pc, #188]	@ (80169fc <__ieee754_pow+0xa74>)
 801693e:	440b      	add	r3, r1
 8016940:	4303      	orrs	r3, r0
 8016942:	d009      	beq.n	8016958 <__ieee754_pow+0x9d0>
 8016944:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8016948:	2200      	movs	r2, #0
 801694a:	2300      	movs	r3, #0
 801694c:	f7ea f8ee 	bl	8000b2c <__aeabi_dcmplt>
 8016950:	3800      	subs	r0, #0
 8016952:	bf18      	it	ne
 8016954:	2001      	movne	r0, #1
 8016956:	e42b      	b.n	80161b0 <__ieee754_pow+0x228>
 8016958:	4642      	mov	r2, r8
 801695a:	464b      	mov	r3, r9
 801695c:	f7e9 fcbc 	bl	80002d8 <__aeabi_dsub>
 8016960:	4632      	mov	r2, r6
 8016962:	463b      	mov	r3, r7
 8016964:	f7ea f8f6 	bl	8000b54 <__aeabi_dcmpge>
 8016968:	2800      	cmp	r0, #0
 801696a:	d1eb      	bne.n	8016944 <__ieee754_pow+0x9bc>
 801696c:	f8df a09c 	ldr.w	sl, [pc, #156]	@ 8016a0c <__ieee754_pow+0xa84>
 8016970:	e6f7      	b.n	8016762 <__ieee754_pow+0x7da>
 8016972:	469a      	mov	sl, r3
 8016974:	4b22      	ldr	r3, [pc, #136]	@ (8016a00 <__ieee754_pow+0xa78>)
 8016976:	459a      	cmp	sl, r3
 8016978:	f63f aef3 	bhi.w	8016762 <__ieee754_pow+0x7da>
 801697c:	f8dd a010 	ldr.w	sl, [sp, #16]
 8016980:	e715      	b.n	80167ae <__ieee754_pow+0x826>
 8016982:	ec51 0b10 	vmov	r0, r1, d0
 8016986:	4619      	mov	r1, r3
 8016988:	e7cf      	b.n	801692a <__ieee754_pow+0x9a2>
 801698a:	491a      	ldr	r1, [pc, #104]	@ (80169f4 <__ieee754_pow+0xa6c>)
 801698c:	2000      	movs	r0, #0
 801698e:	f7ff bb18 	b.w	8015fc2 <__ieee754_pow+0x3a>
 8016992:	2000      	movs	r0, #0
 8016994:	2100      	movs	r1, #0
 8016996:	f7ff bb14 	b.w	8015fc2 <__ieee754_pow+0x3a>
 801699a:	4630      	mov	r0, r6
 801699c:	4639      	mov	r1, r7
 801699e:	f7ff bb10 	b.w	8015fc2 <__ieee754_pow+0x3a>
 80169a2:	460c      	mov	r4, r1
 80169a4:	f7ff bb5e 	b.w	8016064 <__ieee754_pow+0xdc>
 80169a8:	2400      	movs	r4, #0
 80169aa:	f7ff bb49 	b.w	8016040 <__ieee754_pow+0xb8>
 80169ae:	bf00      	nop
 80169b0:	00000000 	.word	0x00000000
 80169b4:	3fe62e43 	.word	0x3fe62e43
 80169b8:	fefa39ef 	.word	0xfefa39ef
 80169bc:	3fe62e42 	.word	0x3fe62e42
 80169c0:	0ca86c39 	.word	0x0ca86c39
 80169c4:	be205c61 	.word	0xbe205c61
 80169c8:	72bea4d0 	.word	0x72bea4d0
 80169cc:	3e663769 	.word	0x3e663769
 80169d0:	c5d26bf1 	.word	0xc5d26bf1
 80169d4:	3ebbbd41 	.word	0x3ebbbd41
 80169d8:	af25de2c 	.word	0xaf25de2c
 80169dc:	3f11566a 	.word	0x3f11566a
 80169e0:	16bebd93 	.word	0x16bebd93
 80169e4:	3f66c16c 	.word	0x3f66c16c
 80169e8:	5555553e 	.word	0x5555553e
 80169ec:	3fc55555 	.word	0x3fc55555
 80169f0:	fff00000 	.word	0xfff00000
 80169f4:	3ff00000 	.word	0x3ff00000
 80169f8:	4090cbff 	.word	0x4090cbff
 80169fc:	3f6f3400 	.word	0x3f6f3400
 8016a00:	3fe00000 	.word	0x3fe00000
 8016a04:	652b82fe 	.word	0x652b82fe
 8016a08:	3c971547 	.word	0x3c971547
 8016a0c:	4090cc00 	.word	0x4090cc00

08016a10 <fabs>:
 8016a10:	ec51 0b10 	vmov	r0, r1, d0
 8016a14:	4602      	mov	r2, r0
 8016a16:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8016a1a:	ec43 2b10 	vmov	d0, r2, r3
 8016a1e:	4770      	bx	lr

08016a20 <scalbn>:
 8016a20:	b570      	push	{r4, r5, r6, lr}
 8016a22:	ec55 4b10 	vmov	r4, r5, d0
 8016a26:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8016a2a:	4606      	mov	r6, r0
 8016a2c:	462b      	mov	r3, r5
 8016a2e:	b991      	cbnz	r1, 8016a56 <scalbn+0x36>
 8016a30:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8016a34:	4323      	orrs	r3, r4
 8016a36:	d03d      	beq.n	8016ab4 <scalbn+0x94>
 8016a38:	4b35      	ldr	r3, [pc, #212]	@ (8016b10 <scalbn+0xf0>)
 8016a3a:	4620      	mov	r0, r4
 8016a3c:	4629      	mov	r1, r5
 8016a3e:	2200      	movs	r2, #0
 8016a40:	f7e9 fe02 	bl	8000648 <__aeabi_dmul>
 8016a44:	4b33      	ldr	r3, [pc, #204]	@ (8016b14 <scalbn+0xf4>)
 8016a46:	429e      	cmp	r6, r3
 8016a48:	4604      	mov	r4, r0
 8016a4a:	460d      	mov	r5, r1
 8016a4c:	da0f      	bge.n	8016a6e <scalbn+0x4e>
 8016a4e:	a328      	add	r3, pc, #160	@ (adr r3, 8016af0 <scalbn+0xd0>)
 8016a50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016a54:	e01e      	b.n	8016a94 <scalbn+0x74>
 8016a56:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8016a5a:	4291      	cmp	r1, r2
 8016a5c:	d10b      	bne.n	8016a76 <scalbn+0x56>
 8016a5e:	4622      	mov	r2, r4
 8016a60:	4620      	mov	r0, r4
 8016a62:	4629      	mov	r1, r5
 8016a64:	f7e9 fc3a 	bl	80002dc <__adddf3>
 8016a68:	4604      	mov	r4, r0
 8016a6a:	460d      	mov	r5, r1
 8016a6c:	e022      	b.n	8016ab4 <scalbn+0x94>
 8016a6e:	460b      	mov	r3, r1
 8016a70:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8016a74:	3936      	subs	r1, #54	@ 0x36
 8016a76:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8016a7a:	4296      	cmp	r6, r2
 8016a7c:	dd0d      	ble.n	8016a9a <scalbn+0x7a>
 8016a7e:	2d00      	cmp	r5, #0
 8016a80:	a11d      	add	r1, pc, #116	@ (adr r1, 8016af8 <scalbn+0xd8>)
 8016a82:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016a86:	da02      	bge.n	8016a8e <scalbn+0x6e>
 8016a88:	a11d      	add	r1, pc, #116	@ (adr r1, 8016b00 <scalbn+0xe0>)
 8016a8a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016a8e:	a31a      	add	r3, pc, #104	@ (adr r3, 8016af8 <scalbn+0xd8>)
 8016a90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016a94:	f7e9 fdd8 	bl	8000648 <__aeabi_dmul>
 8016a98:	e7e6      	b.n	8016a68 <scalbn+0x48>
 8016a9a:	1872      	adds	r2, r6, r1
 8016a9c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8016aa0:	428a      	cmp	r2, r1
 8016aa2:	dcec      	bgt.n	8016a7e <scalbn+0x5e>
 8016aa4:	2a00      	cmp	r2, #0
 8016aa6:	dd08      	ble.n	8016aba <scalbn+0x9a>
 8016aa8:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8016aac:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8016ab0:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8016ab4:	ec45 4b10 	vmov	d0, r4, r5
 8016ab8:	bd70      	pop	{r4, r5, r6, pc}
 8016aba:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8016abe:	da08      	bge.n	8016ad2 <scalbn+0xb2>
 8016ac0:	2d00      	cmp	r5, #0
 8016ac2:	a10b      	add	r1, pc, #44	@ (adr r1, 8016af0 <scalbn+0xd0>)
 8016ac4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016ac8:	dac1      	bge.n	8016a4e <scalbn+0x2e>
 8016aca:	a10f      	add	r1, pc, #60	@ (adr r1, 8016b08 <scalbn+0xe8>)
 8016acc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016ad0:	e7bd      	b.n	8016a4e <scalbn+0x2e>
 8016ad2:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8016ad6:	3236      	adds	r2, #54	@ 0x36
 8016ad8:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8016adc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8016ae0:	4620      	mov	r0, r4
 8016ae2:	4b0d      	ldr	r3, [pc, #52]	@ (8016b18 <scalbn+0xf8>)
 8016ae4:	4629      	mov	r1, r5
 8016ae6:	2200      	movs	r2, #0
 8016ae8:	e7d4      	b.n	8016a94 <scalbn+0x74>
 8016aea:	bf00      	nop
 8016aec:	f3af 8000 	nop.w
 8016af0:	c2f8f359 	.word	0xc2f8f359
 8016af4:	01a56e1f 	.word	0x01a56e1f
 8016af8:	8800759c 	.word	0x8800759c
 8016afc:	7e37e43c 	.word	0x7e37e43c
 8016b00:	8800759c 	.word	0x8800759c
 8016b04:	fe37e43c 	.word	0xfe37e43c
 8016b08:	c2f8f359 	.word	0xc2f8f359
 8016b0c:	81a56e1f 	.word	0x81a56e1f
 8016b10:	43500000 	.word	0x43500000
 8016b14:	ffff3cb0 	.word	0xffff3cb0
 8016b18:	3c900000 	.word	0x3c900000

08016b1c <with_errno>:
 8016b1c:	b510      	push	{r4, lr}
 8016b1e:	ed2d 8b02 	vpush	{d8}
 8016b22:	eeb0 8a40 	vmov.f32	s16, s0
 8016b26:	eef0 8a60 	vmov.f32	s17, s1
 8016b2a:	4604      	mov	r4, r0
 8016b2c:	f7fb fa1c 	bl	8011f68 <__errno>
 8016b30:	eeb0 0a48 	vmov.f32	s0, s16
 8016b34:	eef0 0a68 	vmov.f32	s1, s17
 8016b38:	ecbd 8b02 	vpop	{d8}
 8016b3c:	6004      	str	r4, [r0, #0]
 8016b3e:	bd10      	pop	{r4, pc}

08016b40 <xflow>:
 8016b40:	4603      	mov	r3, r0
 8016b42:	b507      	push	{r0, r1, r2, lr}
 8016b44:	ec51 0b10 	vmov	r0, r1, d0
 8016b48:	b183      	cbz	r3, 8016b6c <xflow+0x2c>
 8016b4a:	4602      	mov	r2, r0
 8016b4c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8016b50:	e9cd 2300 	strd	r2, r3, [sp]
 8016b54:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016b58:	f7e9 fd76 	bl	8000648 <__aeabi_dmul>
 8016b5c:	ec41 0b10 	vmov	d0, r0, r1
 8016b60:	2022      	movs	r0, #34	@ 0x22
 8016b62:	b003      	add	sp, #12
 8016b64:	f85d eb04 	ldr.w	lr, [sp], #4
 8016b68:	f7ff bfd8 	b.w	8016b1c <with_errno>
 8016b6c:	4602      	mov	r2, r0
 8016b6e:	460b      	mov	r3, r1
 8016b70:	e7ee      	b.n	8016b50 <xflow+0x10>
 8016b72:	0000      	movs	r0, r0
 8016b74:	0000      	movs	r0, r0
	...

08016b78 <__math_uflow>:
 8016b78:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8016b80 <__math_uflow+0x8>
 8016b7c:	f7ff bfe0 	b.w	8016b40 <xflow>
 8016b80:	00000000 	.word	0x00000000
 8016b84:	10000000 	.word	0x10000000

08016b88 <__math_oflow>:
 8016b88:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8016b90 <__math_oflow+0x8>
 8016b8c:	f7ff bfd8 	b.w	8016b40 <xflow>
 8016b90:	00000000 	.word	0x00000000
 8016b94:	70000000 	.word	0x70000000

08016b98 <__ieee754_sqrt>:
 8016b98:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016b9c:	4a68      	ldr	r2, [pc, #416]	@ (8016d40 <__ieee754_sqrt+0x1a8>)
 8016b9e:	ec55 4b10 	vmov	r4, r5, d0
 8016ba2:	43aa      	bics	r2, r5
 8016ba4:	462b      	mov	r3, r5
 8016ba6:	4621      	mov	r1, r4
 8016ba8:	d110      	bne.n	8016bcc <__ieee754_sqrt+0x34>
 8016baa:	4622      	mov	r2, r4
 8016bac:	4620      	mov	r0, r4
 8016bae:	4629      	mov	r1, r5
 8016bb0:	f7e9 fd4a 	bl	8000648 <__aeabi_dmul>
 8016bb4:	4602      	mov	r2, r0
 8016bb6:	460b      	mov	r3, r1
 8016bb8:	4620      	mov	r0, r4
 8016bba:	4629      	mov	r1, r5
 8016bbc:	f7e9 fb8e 	bl	80002dc <__adddf3>
 8016bc0:	4604      	mov	r4, r0
 8016bc2:	460d      	mov	r5, r1
 8016bc4:	ec45 4b10 	vmov	d0, r4, r5
 8016bc8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016bcc:	2d00      	cmp	r5, #0
 8016bce:	dc0e      	bgt.n	8016bee <__ieee754_sqrt+0x56>
 8016bd0:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8016bd4:	4322      	orrs	r2, r4
 8016bd6:	d0f5      	beq.n	8016bc4 <__ieee754_sqrt+0x2c>
 8016bd8:	b19d      	cbz	r5, 8016c02 <__ieee754_sqrt+0x6a>
 8016bda:	4622      	mov	r2, r4
 8016bdc:	4620      	mov	r0, r4
 8016bde:	4629      	mov	r1, r5
 8016be0:	f7e9 fb7a 	bl	80002d8 <__aeabi_dsub>
 8016be4:	4602      	mov	r2, r0
 8016be6:	460b      	mov	r3, r1
 8016be8:	f7e9 fe58 	bl	800089c <__aeabi_ddiv>
 8016bec:	e7e8      	b.n	8016bc0 <__ieee754_sqrt+0x28>
 8016bee:	152a      	asrs	r2, r5, #20
 8016bf0:	d115      	bne.n	8016c1e <__ieee754_sqrt+0x86>
 8016bf2:	2000      	movs	r0, #0
 8016bf4:	e009      	b.n	8016c0a <__ieee754_sqrt+0x72>
 8016bf6:	0acb      	lsrs	r3, r1, #11
 8016bf8:	3a15      	subs	r2, #21
 8016bfa:	0549      	lsls	r1, r1, #21
 8016bfc:	2b00      	cmp	r3, #0
 8016bfe:	d0fa      	beq.n	8016bf6 <__ieee754_sqrt+0x5e>
 8016c00:	e7f7      	b.n	8016bf2 <__ieee754_sqrt+0x5a>
 8016c02:	462a      	mov	r2, r5
 8016c04:	e7fa      	b.n	8016bfc <__ieee754_sqrt+0x64>
 8016c06:	005b      	lsls	r3, r3, #1
 8016c08:	3001      	adds	r0, #1
 8016c0a:	02dc      	lsls	r4, r3, #11
 8016c0c:	d5fb      	bpl.n	8016c06 <__ieee754_sqrt+0x6e>
 8016c0e:	1e44      	subs	r4, r0, #1
 8016c10:	1b12      	subs	r2, r2, r4
 8016c12:	f1c0 0420 	rsb	r4, r0, #32
 8016c16:	fa21 f404 	lsr.w	r4, r1, r4
 8016c1a:	4323      	orrs	r3, r4
 8016c1c:	4081      	lsls	r1, r0
 8016c1e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8016c22:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 8016c26:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8016c2a:	07d2      	lsls	r2, r2, #31
 8016c2c:	bf5c      	itt	pl
 8016c2e:	005b      	lslpl	r3, r3, #1
 8016c30:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8016c34:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8016c38:	bf58      	it	pl
 8016c3a:	0049      	lslpl	r1, r1, #1
 8016c3c:	2600      	movs	r6, #0
 8016c3e:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8016c42:	106d      	asrs	r5, r5, #1
 8016c44:	0049      	lsls	r1, r1, #1
 8016c46:	2016      	movs	r0, #22
 8016c48:	4632      	mov	r2, r6
 8016c4a:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8016c4e:	1917      	adds	r7, r2, r4
 8016c50:	429f      	cmp	r7, r3
 8016c52:	bfde      	ittt	le
 8016c54:	193a      	addle	r2, r7, r4
 8016c56:	1bdb      	suble	r3, r3, r7
 8016c58:	1936      	addle	r6, r6, r4
 8016c5a:	0fcf      	lsrs	r7, r1, #31
 8016c5c:	3801      	subs	r0, #1
 8016c5e:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 8016c62:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8016c66:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8016c6a:	d1f0      	bne.n	8016c4e <__ieee754_sqrt+0xb6>
 8016c6c:	4604      	mov	r4, r0
 8016c6e:	2720      	movs	r7, #32
 8016c70:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8016c74:	429a      	cmp	r2, r3
 8016c76:	eb00 0e0c 	add.w	lr, r0, ip
 8016c7a:	db02      	blt.n	8016c82 <__ieee754_sqrt+0xea>
 8016c7c:	d113      	bne.n	8016ca6 <__ieee754_sqrt+0x10e>
 8016c7e:	458e      	cmp	lr, r1
 8016c80:	d811      	bhi.n	8016ca6 <__ieee754_sqrt+0x10e>
 8016c82:	f1be 0f00 	cmp.w	lr, #0
 8016c86:	eb0e 000c 	add.w	r0, lr, ip
 8016c8a:	da42      	bge.n	8016d12 <__ieee754_sqrt+0x17a>
 8016c8c:	2800      	cmp	r0, #0
 8016c8e:	db40      	blt.n	8016d12 <__ieee754_sqrt+0x17a>
 8016c90:	f102 0801 	add.w	r8, r2, #1
 8016c94:	1a9b      	subs	r3, r3, r2
 8016c96:	458e      	cmp	lr, r1
 8016c98:	bf88      	it	hi
 8016c9a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8016c9e:	eba1 010e 	sub.w	r1, r1, lr
 8016ca2:	4464      	add	r4, ip
 8016ca4:	4642      	mov	r2, r8
 8016ca6:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8016caa:	3f01      	subs	r7, #1
 8016cac:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8016cb0:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8016cb4:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8016cb8:	d1dc      	bne.n	8016c74 <__ieee754_sqrt+0xdc>
 8016cba:	4319      	orrs	r1, r3
 8016cbc:	d01b      	beq.n	8016cf6 <__ieee754_sqrt+0x15e>
 8016cbe:	f8df a084 	ldr.w	sl, [pc, #132]	@ 8016d44 <__ieee754_sqrt+0x1ac>
 8016cc2:	f8df b084 	ldr.w	fp, [pc, #132]	@ 8016d48 <__ieee754_sqrt+0x1b0>
 8016cc6:	e9da 0100 	ldrd	r0, r1, [sl]
 8016cca:	e9db 2300 	ldrd	r2, r3, [fp]
 8016cce:	f7e9 fb03 	bl	80002d8 <__aeabi_dsub>
 8016cd2:	e9da 8900 	ldrd	r8, r9, [sl]
 8016cd6:	4602      	mov	r2, r0
 8016cd8:	460b      	mov	r3, r1
 8016cda:	4640      	mov	r0, r8
 8016cdc:	4649      	mov	r1, r9
 8016cde:	f7e9 ff2f 	bl	8000b40 <__aeabi_dcmple>
 8016ce2:	b140      	cbz	r0, 8016cf6 <__ieee754_sqrt+0x15e>
 8016ce4:	f1b4 3fff 	cmp.w	r4, #4294967295
 8016ce8:	e9da 0100 	ldrd	r0, r1, [sl]
 8016cec:	e9db 2300 	ldrd	r2, r3, [fp]
 8016cf0:	d111      	bne.n	8016d16 <__ieee754_sqrt+0x17e>
 8016cf2:	3601      	adds	r6, #1
 8016cf4:	463c      	mov	r4, r7
 8016cf6:	1072      	asrs	r2, r6, #1
 8016cf8:	0863      	lsrs	r3, r4, #1
 8016cfa:	07f1      	lsls	r1, r6, #31
 8016cfc:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 8016d00:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 8016d04:	bf48      	it	mi
 8016d06:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 8016d0a:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 8016d0e:	4618      	mov	r0, r3
 8016d10:	e756      	b.n	8016bc0 <__ieee754_sqrt+0x28>
 8016d12:	4690      	mov	r8, r2
 8016d14:	e7be      	b.n	8016c94 <__ieee754_sqrt+0xfc>
 8016d16:	f7e9 fae1 	bl	80002dc <__adddf3>
 8016d1a:	e9da 8900 	ldrd	r8, r9, [sl]
 8016d1e:	4602      	mov	r2, r0
 8016d20:	460b      	mov	r3, r1
 8016d22:	4640      	mov	r0, r8
 8016d24:	4649      	mov	r1, r9
 8016d26:	f7e9 ff01 	bl	8000b2c <__aeabi_dcmplt>
 8016d2a:	b120      	cbz	r0, 8016d36 <__ieee754_sqrt+0x19e>
 8016d2c:	1ca0      	adds	r0, r4, #2
 8016d2e:	bf08      	it	eq
 8016d30:	3601      	addeq	r6, #1
 8016d32:	3402      	adds	r4, #2
 8016d34:	e7df      	b.n	8016cf6 <__ieee754_sqrt+0x15e>
 8016d36:	1c63      	adds	r3, r4, #1
 8016d38:	f023 0401 	bic.w	r4, r3, #1
 8016d3c:	e7db      	b.n	8016cf6 <__ieee754_sqrt+0x15e>
 8016d3e:	bf00      	nop
 8016d40:	7ff00000 	.word	0x7ff00000
 8016d44:	200003c0 	.word	0x200003c0
 8016d48:	200003b8 	.word	0x200003b8

08016d4c <_init>:
 8016d4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016d4e:	bf00      	nop
 8016d50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016d52:	bc08      	pop	{r3}
 8016d54:	469e      	mov	lr, r3
 8016d56:	4770      	bx	lr

08016d58 <_fini>:
 8016d58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016d5a:	bf00      	nop
 8016d5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016d5e:	bc08      	pop	{r3}
 8016d60:	469e      	mov	lr, r3
 8016d62:	4770      	bx	lr
