

================================================================
== Vitis HLS Report for 'sobel_rgb_green_outline_fixed'
================================================================
* Date:           Tue Nov  4 16:59:30 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        ContourDetect_ver2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.080 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   153614|   153614|  1.536 ms|  1.536 ms|  153615|  153615|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- OUTER   |   153612|   153612|        15|          2|          2|  76800|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 2, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.69>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 18 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%col = alloca i32 1"   --->   Operation 19 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%row = alloca i32 1"   --->   Operation 20 'alloca' 'row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_0_0_010211419 = alloca i32 1"   --->   Operation 21 'alloca' 'p_0_0_010211419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_0_0_01021_11421 = alloca i32 1"   --->   Operation 22 'alloca' 'p_0_0_01021_11421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_0_0_01021_21423 = alloca i32 1"   --->   Operation 23 'alloca' 'p_0_0_01021_21423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%top_2 = alloca i32 1"   --->   Operation 24 'alloca' 'top_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%middle_2 = alloca i32 1"   --->   Operation 25 'alloca' 'middle_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%gray_1 = alloca i32 1"   --->   Operation 26 'alloca' 'gray_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%spectopmodule_ln13 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4" [contourDetect.cpp:13]   --->   Operation 27 'spectopmodule' 'spectopmodule_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln13 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0" [contourDetect.cpp:13]   --->   Operation 28 'specinterface' 'specinterface_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %in_stream_V_data_V, i3 %in_stream_V_keep_V, i3 %in_stream_V_strb_V, i1 %in_stream_V_user_V, i1 %in_stream_V_last_V, i1 %in_stream_V_id_V, i1 %in_stream_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %in_stream_V_data_V"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_stream_V_keep_V"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_stream_V_strb_V"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_user_V"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_last_V"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_id_V"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_dest_V"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %out_stream_V_data_V, i3 %out_stream_V_keep_V, i3 %out_stream_V_strb_V, i1 %out_stream_V_user_V, i1 %out_stream_V_last_V, i1 %out_stream_V_id_V, i1 %out_stream_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %out_stream_V_data_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %out_stream_V_keep_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %out_stream_V_strb_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_V_user_V"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_V_last_V"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_V_id_V"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_V_dest_V"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln35 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i24 %out_stream_V_data_V, i3 %out_stream_V_keep_V, i3 %out_stream_V_strb_V, i1 %out_stream_V_user_V, i1 %out_stream_V_last_V, i1 %out_stream_V_id_V, i1 %out_stream_V_dest_V, void @empty_2" [contourDetect.cpp:35]   --->   Operation 45 'specaxissidechannel' 'specaxissidechannel_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln35 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i24 %in_stream_V_data_V, i3 %in_stream_V_keep_V, i3 %in_stream_V_strb_V, i1 %in_stream_V_user_V, i1 %in_stream_V_last_V, i1 %in_stream_V_id_V, i1 %in_stream_V_dest_V, void @empty_3" [contourDetect.cpp:35]   --->   Operation 46 'specaxissidechannel' 'specaxissidechannel_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln35 = store i32 0, i32 %row" [contourDetect.cpp:35]   --->   Operation 47 'store' 'store_ln35' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln35 = store i32 0, i32 %col" [contourDetect.cpp:35]   --->   Operation 48 'store' 'store_ln35' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln35 = store i17 0, i17 %i" [contourDetect.cpp:35]   --->   Operation 49 'store' 'store_ln35' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln35 = br void %for.inc" [contourDetect.cpp:35]   --->   Operation 50 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%i_1 = load i17 %i" [contourDetect.cpp:35]   --->   Operation 51 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (2.10ns)   --->   "%icmp_ln35 = icmp_eq  i17 %i_1, i17 76800" [contourDetect.cpp:35]   --->   Operation 52 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (2.10ns)   --->   "%i_2 = add i17 %i_1, i17 1" [contourDetect.cpp:35]   --->   Operation 53 'add' 'i_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %for.inc.split_ifconv, void %for.end141" [contourDetect.cpp:35]   --->   Operation 54 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln35 = store i17 %i_2, i17 %i" [contourDetect.cpp:35]   --->   Operation 55 'store' 'store_ln35' <Predicate = (!icmp_ln35)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.05>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%empty = read i34 @_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A.i1P0A.i1P0A, i24 %in_stream_V_data_V, i3 %in_stream_V_keep_V, i3 %in_stream_V_strb_V, i1 %in_stream_V_user_V, i1 %in_stream_V_last_V, i1 %in_stream_V_id_V, i1 %in_stream_V_dest_V" [contourDetect.cpp:38]   --->   Operation 56 'read' 'empty' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%in_pix_data_V = extractvalue i34 %empty" [contourDetect.cpp:38]   --->   Operation 57 'extractvalue' 'in_pix_data_V' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%in_pix_keep_V = extractvalue i34 %empty" [contourDetect.cpp:38]   --->   Operation 58 'extractvalue' 'in_pix_keep_V' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%in_pix_strb_V = extractvalue i34 %empty" [contourDetect.cpp:38]   --->   Operation 59 'extractvalue' 'in_pix_strb_V' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%in_pix_user_V = extractvalue i34 %empty" [contourDetect.cpp:38]   --->   Operation 60 'extractvalue' 'in_pix_user_V' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%in_pix_last_V = extractvalue i34 %empty" [contourDetect.cpp:38]   --->   Operation 61 'extractvalue' 'in_pix_last_V' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%B = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %in_pix_data_V, i32 16, i32 23" [contourDetect.cpp:41]   --->   Operation 62 'partselect' 'B' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%G = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %in_pix_data_V, i32 8, i32 15" [contourDetect.cpp:42]   --->   Operation 63 'partselect' 'G' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%R = trunc i24 %in_pix_data_V" [contourDetect.cpp:43]   --->   Operation 64 'trunc' 'R' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln46_5 = zext i8 %B" [contourDetect.cpp:46]   --->   Operation 65 'zext' 'zext_ln46_5' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 66 [3/3] (1.05ns) (grouped into DSP with root node add_ln46)   --->   "%mul_ln46_1 = mul i12 %zext_ln46_5, i12 11" [contourDetect.cpp:46]   --->   Operation 66 'mul' 'mul_ln46_1' <Predicate = (!icmp_ln35)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.05>
ST_3 : Operation 67 [2/3] (1.05ns) (grouped into DSP with root node add_ln46)   --->   "%mul_ln46_1 = mul i12 %zext_ln46_5, i12 11" [contourDetect.cpp:46]   --->   Operation 67 'mul' 'mul_ln46_1' <Predicate = (!icmp_ln35)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 6.27>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln46_2 = zext i8 %G" [contourDetect.cpp:46]   --->   Operation 68 'zext' 'zext_ln46_2' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (4.17ns)   --->   "%mul_ln46 = mul i14 %zext_ln46_2, i14 59" [contourDetect.cpp:46]   --->   Operation 69 'mul' 'mul_ln46' <Predicate = (!icmp_ln35)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln46_3 = zext i14 %mul_ln46" [contourDetect.cpp:46]   --->   Operation 70 'zext' 'zext_ln46_3' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 71 [1/3] (0.00ns) (grouped into DSP with root node add_ln46)   --->   "%mul_ln46_1 = mul i12 %zext_ln46_5, i12 11" [contourDetect.cpp:46]   --->   Operation 71 'mul' 'mul_ln46_1' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into DSP with root node add_ln46)   --->   "%zext_ln46_6 = zext i12 %mul_ln46_1" [contourDetect.cpp:46]   --->   Operation 72 'zext' 'zext_ln46_6' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 73 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln46 = add i41 %zext_ln46_6, i41 %zext_ln46_3" [contourDetect.cpp:46]   --->   Operation 73 'add' 'add_ln46' <Predicate = (!icmp_ln35)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.97>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %R, i5 0" [contourDetect.cpp:46]   --->   Operation 74 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i13 %shl_ln" [contourDetect.cpp:46]   --->   Operation 75 'zext' 'zext_ln46' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%shl_ln46_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %R, i1 0" [contourDetect.cpp:46]   --->   Operation 76 'bitconcatenate' 'shl_ln46_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i9 %shl_ln46_1" [contourDetect.cpp:46]   --->   Operation 77 'zext' 'zext_ln46_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (1.67ns)   --->   "%sub_ln46 = sub i14 %zext_ln46, i14 %zext_ln46_1" [contourDetect.cpp:46]   --->   Operation 78 'sub' 'sub_ln46' <Predicate = (!icmp_ln35)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i14 %sub_ln46" [contourDetect.cpp:46]   --->   Operation 79 'sext' 'sext_ln46' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln46_4 = zext i40 %sext_ln46" [contourDetect.cpp:46]   --->   Operation 80 'zext' 'zext_ln46_4' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 81 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln46 = add i41 %zext_ln46_6, i41 %zext_ln46_3" [contourDetect.cpp:46]   --->   Operation 81 'add' 'add_ln46' <Predicate = (!icmp_ln35)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 82 [1/1] (2.87ns)   --->   "%add_ln46_1 = add i41 %add_ln46, i41 %zext_ln46_4" [contourDetect.cpp:46]   --->   Operation 82 'add' 'add_ln46_1' <Predicate = (!icmp_ln35)> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.08>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln46_7 = zext i41 %add_ln46_1" [contourDetect.cpp:46]   --->   Operation 83 'zext' 'zext_ln46_7' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_6 : Operation 84 [3/3] (7.08ns)   --->   "%mul_ln46_2 = mul i56 %zext_ln46_7, i56 2814749767107" [contourDetect.cpp:46]   --->   Operation 84 'mul' 'mul_ln46_2' <Predicate = (!icmp_ln35)> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.08>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%col_load_1 = load i32 %col" [contourDetect.cpp:65]   --->   Operation 85 'load' 'col_load_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_7 : Operation 86 [2/3] (7.08ns)   --->   "%mul_ln46_2 = mul i56 %zext_ln46_7, i56 2814749767107" [contourDetect.cpp:46]   --->   Operation 86 'mul' 'mul_ln46_2' <Predicate = (!icmp_ln35)> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i32 %col_load_1" [contourDetect.cpp:65]   --->   Operation 87 'zext' 'zext_ln65' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_addr = getelementptr i8 %sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1, i64 0, i64 %zext_ln65" [contourDetect.cpp:65]   --->   Operation 88 'getelementptr' 'sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_addr = getelementptr i8 %sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf, i64 0, i64 %zext_ln65" [contourDetect.cpp:65]   --->   Operation 89 'getelementptr' 'sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_7 : Operation 90 [2/2] (3.25ns)   --->   "%sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_load = load i9 %sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_addr" [contourDetect.cpp:56]   --->   Operation 90 'load' 'sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_load' <Predicate = (!icmp_ln35)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_7 : Operation 91 [2/2] (3.25ns)   --->   "%sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_load = load i9 %sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_addr" [contourDetect.cpp:56]   --->   Operation 91 'load' 'sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_load' <Predicate = (!icmp_ln35)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%col_load = load i32 %col" [contourDetect.cpp:73]   --->   Operation 92 'load' 'col_load' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %col_load, i32 1, i32 31" [contourDetect.cpp:73]   --->   Operation 93 'partselect' 'tmp_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (2.52ns)   --->   "%icmp_ln73 = icmp_sgt  i31 %tmp_1, i31 0" [contourDetect.cpp:73]   --->   Operation 94 'icmp' 'icmp_ln73' <Predicate = (!icmp_ln35)> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (2.55ns)   --->   "%col_1 = add i32 %col_load, i32 1" [contourDetect.cpp:102]   --->   Operation 95 'add' 'col_1' <Predicate = (!icmp_ln35)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.08>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%row_2 = load i32 %row" [contourDetect.cpp:56]   --->   Operation 96 'load' 'row_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%middle_2_load = load i8 %middle_2"   --->   Operation 97 'load' 'middle_2_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%gray_1_load = load i8 %gray_1" [contourDetect.cpp:78]   --->   Operation 98 'load' 'gray_1_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i32 %row_2" [contourDetect.cpp:35]   --->   Operation 99 'trunc' 'trunc_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_1" [contourDetect.cpp:36]   --->   Operation 100 'specpipeline' 'specpipeline_ln36' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%speclooptripcount_ln38 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 76800, i64 76800, i64 76800" [contourDetect.cpp:38]   --->   Operation 101 'speclooptripcount' 'speclooptripcount_ln38' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [contourDetect.cpp:35]   --->   Operation 102 'specloopname' 'specloopname_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 103 [1/3] (7.08ns)   --->   "%mul_ln46_2 = mul i56 %zext_ln46_7, i56 2814749767107" [contourDetect.cpp:46]   --->   Operation 103 'mul' 'mul_ln46_2' <Predicate = (!icmp_ln35)> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%gray = partselect i8 @_ssdm_op_PartSelect.i8.i56.i32.i32, i56 %mul_ln46_2, i32 48, i32 55" [contourDetect.cpp:46]   --->   Operation 104 'partselect' 'gray' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %row_2, i32 1, i32 31" [contourDetect.cpp:56]   --->   Operation 105 'partselect' 'tmp' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (2.52ns)   --->   "%icmp_ln56 = icmp_sgt  i31 %tmp, i31 0" [contourDetect.cpp:56]   --->   Operation 106 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln35)> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/2] (3.25ns)   --->   "%sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_load = load i9 %sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_addr" [contourDetect.cpp:56]   --->   Operation 107 'load' 'sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_load' <Predicate = (!icmp_ln35)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_8 : Operation 108 [1/2] (3.25ns)   --->   "%sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_load = load i9 %sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_addr" [contourDetect.cpp:56]   --->   Operation 108 'load' 'sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_load' <Predicate = (!icmp_ln35)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_8 : Operation 109 [1/1] (1.58ns)   --->   "%top = mux i8 @_ssdm_op_Mux.ap_auto.2i8.i1, i8 %sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_load, i8 %sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_load, i1 %trunc_ln35" [contourDetect.cpp:56]   --->   Operation 109 'mux' 'top' <Predicate = (!icmp_ln35)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (1.24ns)   --->   "%top_3 = select i1 %icmp_ln56, i8 %top, i8 0" [contourDetect.cpp:56]   --->   Operation 110 'select' 'top_3' <Predicate = (!icmp_ln35)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (2.55ns)   --->   "%icmp_ln57 = icmp_sgt  i32 %row_2, i32 0" [contourDetect.cpp:57]   --->   Operation 111 'icmp' 'icmp_ln57' <Predicate = (!icmp_ln35)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (1.58ns)   --->   "%middle = mux i8 @_ssdm_op_Mux.ap_auto.2i8.i1, i8 %sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_load, i8 %sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_load, i1 %trunc_ln35" [contourDetect.cpp:57]   --->   Operation 112 'mux' 'middle' <Predicate = (!icmp_ln35)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (1.24ns)   --->   "%middle_3 = select i1 %icmp_ln57, i8 %middle, i8 0" [contourDetect.cpp:57]   --->   Operation 113 'select' 'middle_3' <Predicate = (!icmp_ln35)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %trunc_ln35, void %arrayidx724.case.0, void %arrayidx724.case.1" [contourDetect.cpp:65]   --->   Operation 114 'br' 'br_ln65' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%p_0_0_01021_11421_load = load i8 %p_0_0_01021_11421" [contourDetect.cpp:76]   --->   Operation 115 'load' 'p_0_0_01021_11421_load' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%p_0_0_01021_21423_load = load i8 %p_0_0_01021_21423" [contourDetect.cpp:74]   --->   Operation 116 'load' 'p_0_0_01021_21423_load' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.97ns)   --->   "%and_ln73 = and i1 %icmp_ln56, i1 %icmp_ln73" [contourDetect.cpp:73]   --->   Operation 117 'and' 'and_ln73' <Predicate = (!icmp_ln35)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_0_0_01021_11421_load, i1 0" [contourDetect.cpp:76]   --->   Operation 118 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i9 %shl_ln1" [contourDetect.cpp:76]   --->   Operation 119 'zext' 'zext_ln76' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln74_3 = zext i8 %p_0_0_01021_21423_load" [contourDetect.cpp:74]   --->   Operation 120 'zext' 'zext_ln74_3' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (1.82ns)   --->   "%add_ln76 = add i10 %zext_ln76, i10 %zext_ln74_3" [contourDetect.cpp:76]   --->   Operation 121 'add' 'add_ln76' <Predicate = (!icmp_ln35)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %gray_1_load, i1 0" [contourDetect.cpp:78]   --->   Operation 122 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln79_2 = zext i9 %shl_ln3" [contourDetect.cpp:79]   --->   Operation 123 'zext' 'zext_ln79_2' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (1.82ns)   --->   "%add_ln79 = add i10 %zext_ln79_2, i10 %zext_ln74_3" [contourDetect.cpp:79]   --->   Operation 124 'add' 'add_ln79' <Predicate = (!icmp_ln35)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (2.55ns)   --->   "%icmp_ln103 = icmp_eq  i32 %col_1, i32 320" [contourDetect.cpp:103]   --->   Operation 125 'icmp' 'icmp_ln103' <Predicate = (!icmp_ln35)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (2.55ns)   --->   "%add_ln103 = add i32 %row_2, i32 1" [contourDetect.cpp:103]   --->   Operation 126 'add' 'add_ln103' <Predicate = (!icmp_ln35)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (0.69ns)   --->   "%col_2 = select i1 %icmp_ln103, i32 0, i32 %col_1" [contourDetect.cpp:103]   --->   Operation 127 'select' 'col_2' <Predicate = (!icmp_ln35)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (0.69ns)   --->   "%row_3 = select i1 %icmp_ln103, i32 %add_ln103, i32 %row_2" [contourDetect.cpp:103]   --->   Operation 128 'select' 'row_3' <Predicate = (!icmp_ln35)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%store_ln35 = store i8 %gray, i8 %gray_1" [contourDetect.cpp:35]   --->   Operation 129 'store' 'store_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%store_ln35 = store i8 %middle_3, i8 %middle_2" [contourDetect.cpp:35]   --->   Operation 130 'store' 'store_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%store_ln35 = store i8 %gray_1_load, i8 %p_0_0_01021_21423" [contourDetect.cpp:35]   --->   Operation 131 'store' 'store_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%store_ln35 = store i8 %middle_2_load, i8 %p_0_0_01021_11421" [contourDetect.cpp:35]   --->   Operation 132 'store' 'store_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (1.58ns)   --->   "%store_ln35 = store i32 %row_3, i32 %row" [contourDetect.cpp:35]   --->   Operation 133 'store' 'store_ln35' <Predicate = (!icmp_ln35)> <Delay = 1.58>
ST_8 : Operation 134 [1/1] (1.58ns)   --->   "%store_ln35 = store i32 %col_2, i32 %col" [contourDetect.cpp:35]   --->   Operation 134 'store' 'store_ln35' <Predicate = (!icmp_ln35)> <Delay = 1.58>

State 9 <SV = 8> <Delay = 5.67>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%top_2_load = load i8 %top_2" [contourDetect.cpp:79]   --->   Operation 135 'load' 'top_2_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %gray, i9 %sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_addr" [contourDetect.cpp:65]   --->   Operation 136 'store' 'store_ln65' <Predicate = (!icmp_ln35 & !trunc_ln35)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx724.exit_ifconv" [contourDetect.cpp:65]   --->   Operation 137 'br' 'br_ln65' <Predicate = (!icmp_ln35 & !trunc_ln35)> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %gray, i9 %sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_addr" [contourDetect.cpp:65]   --->   Operation 138 'store' 'store_ln65' <Predicate = (!icmp_ln35 & trunc_ln35)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx724.exit_ifconv" [contourDetect.cpp:65]   --->   Operation 139 'br' 'br_ln65' <Predicate = (!icmp_ln35 & trunc_ln35)> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%p_0_0_010211419_load = load i8 %p_0_0_010211419" [contourDetect.cpp:74]   --->   Operation 140 'load' 'p_0_0_010211419_load' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i8 %p_0_0_010211419_load" [contourDetect.cpp:74]   --->   Operation 141 'zext' 'zext_ln74' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln74_1 = zext i8 %top_3" [contourDetect.cpp:74]   --->   Operation 142 'zext' 'zext_ln74_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (1.91ns)   --->   "%sub_ln74 = sub i9 %zext_ln74_1, i9 %zext_ln74" [contourDetect.cpp:74]   --->   Operation 143 'sub' 'sub_ln74' <Predicate = (!icmp_ln35)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln76 = sext i9 %sub_ln74" [contourDetect.cpp:76]   --->   Operation 144 'sext' 'sext_ln76' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%shl_ln76_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %middle_3, i1 0" [contourDetect.cpp:76]   --->   Operation 145 'bitconcatenate' 'shl_ln76_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln76_1 = zext i9 %shl_ln76_1" [contourDetect.cpp:76]   --->   Operation 146 'zext' 'zext_ln76_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln74_2 = zext i8 %gray" [contourDetect.cpp:74]   --->   Operation 147 'zext' 'zext_ln74_2' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln76_2 = zext i8 %gray" [contourDetect.cpp:76]   --->   Operation 148 'zext' 'zext_ln76_2' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln76_3 = zext i10 %add_ln76" [contourDetect.cpp:76]   --->   Operation 149 'zext' 'zext_ln76_3' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (1.73ns)   --->   "%sub_ln76 = sub i11 %zext_ln74_2, i11 %zext_ln76_3" [contourDetect.cpp:76]   --->   Operation 150 'sub' 'sub_ln76' <Predicate = (!icmp_ln35)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 151 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln74 = add i11 %zext_ln76_1, i11 %sext_ln76" [contourDetect.cpp:74]   --->   Operation 151 'add' 'add_ln74' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 152 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%gx = add i11 %add_ln74, i11 %sub_ln76" [contourDetect.cpp:74]   --->   Operation 152 'add' 'gx' <Predicate = (!icmp_ln35)> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %top_2_load, i1 0" [contourDetect.cpp:79]   --->   Operation 153 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i9 %shl_ln2" [contourDetect.cpp:79]   --->   Operation 154 'zext' 'zext_ln79' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i8 %top_3" [contourDetect.cpp:79]   --->   Operation 155 'zext' 'zext_ln79_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln79_3 = zext i10 %add_ln79" [contourDetect.cpp:79]   --->   Operation 156 'zext' 'zext_ln79_3' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (1.73ns)   --->   "%sub_ln79 = sub i11 %zext_ln79_3, i11 %zext_ln79" [contourDetect.cpp:79]   --->   Operation 157 'sub' 'sub_ln79' <Predicate = (!icmp_ln35)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 158 [1/1] (1.91ns)   --->   "%sub_ln78 = sub i9 %zext_ln76_2, i9 %zext_ln74" [contourDetect.cpp:78]   --->   Operation 158 'sub' 'sub_ln78' <Predicate = (!icmp_ln35)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln78 = sext i9 %sub_ln78" [contourDetect.cpp:78]   --->   Operation 159 'sext' 'sext_ln78' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_9 : Operation 160 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln78 = add i11 %sext_ln78, i11 %sub_ln79" [contourDetect.cpp:78]   --->   Operation 160 'add' 'add_ln78' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 161 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%gy = sub i11 %add_ln78, i11 %zext_ln79_1" [contourDetect.cpp:78]   --->   Operation 161 'sub' 'gy' <Predicate = (!icmp_ln35)> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%store_ln35 = store i8 %top_3, i8 %top_2" [contourDetect.cpp:35]   --->   Operation 162 'store' 'store_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%store_ln35 = store i8 %top_2_load, i8 %p_0_0_010211419" [contourDetect.cpp:35]   --->   Operation 163 'store' 'store_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 0.00>

State 11 <SV = 10> <Delay = 5.63>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln81 = sext i11 %gx" [contourDetect.cpp:81]   --->   Operation 164 'sext' 'sext_ln81' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (5.63ns)   --->   "%mul_ln81 = mul i21 %sext_ln81, i21 %sext_ln81" [contourDetect.cpp:81]   --->   Operation 165 'mul' 'mul_ln81' <Predicate = true> <Delay = 5.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln81_1 = sext i11 %gy" [contourDetect.cpp:81]   --->   Operation 166 'sext' 'sext_ln81_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 167 [3/3] (1.05ns) (grouped into DSP with root node mag_sq)   --->   "%mul_ln81_1 = mul i21 %sext_ln81_1, i21 %sext_ln81_1" [contourDetect.cpp:81]   --->   Operation 167 'mul' 'mul_ln81_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 1.05>
ST_12 : Operation 168 [2/3] (1.05ns) (grouped into DSP with root node mag_sq)   --->   "%mul_ln81_1 = mul i21 %sext_ln81_1, i21 %sext_ln81_1" [contourDetect.cpp:81]   --->   Operation 168 'mul' 'mul_ln81_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 2.10>
ST_13 : Operation 169 [1/3] (0.00ns) (grouped into DSP with root node mag_sq)   --->   "%mul_ln81_1 = mul i21 %sext_ln81_1, i21 %sext_ln81_1" [contourDetect.cpp:81]   --->   Operation 169 'mul' 'mul_ln81_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 170 [2/2] (2.10ns) (root node of the DSP)   --->   "%mag_sq = add i21 %mul_ln81, i21 %mul_ln81_1" [contourDetect.cpp:81]   --->   Operation 170 'add' 'mag_sq' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 183 [1/1] (0.00ns)   --->   "%ret_ln105 = ret" [contourDetect.cpp:105]   --->   Operation 183 'ret' 'ret_ln105' <Predicate = (icmp_ln35)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 5.57>
ST_14 : Operation 171 [1/2] (2.10ns) (root node of the DSP)   --->   "%mag_sq = add i21 %mul_ln81, i21 %mul_ln81_1" [contourDetect.cpp:81]   --->   Operation 171 'add' 'mag_sq' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 172 [1/1] (2.22ns)   --->   "%icmp_ln84 = icmp_ugt  i21 %mag_sq, i21 48400" [contourDetect.cpp:84]   --->   Operation 172 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 2.22> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node outR_2)   --->   "%outR_1 = select i1 %icmp_ln84, i8 0, i8 %R" [contourDetect.cpp:84]   --->   Operation 173 'select' 'outR_1' <Predicate = (and_ln73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node outG_2)   --->   "%outG_1 = select i1 %icmp_ln84, i8 255, i8 %G" [contourDetect.cpp:84]   --->   Operation 174 'select' 'outG_1' <Predicate = (and_ln73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node outB_2)   --->   "%outB_1 = select i1 %icmp_ln84, i8 0, i8 %B" [contourDetect.cpp:84]   --->   Operation 175 'select' 'outB_1' <Predicate = (and_ln73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 176 [1/1] (1.24ns) (out node of the LUT)   --->   "%outR_2 = select i1 %and_ln73, i8 %outR_1, i8 %R" [contourDetect.cpp:73]   --->   Operation 176 'select' 'outR_2' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 177 [1/1] (1.24ns) (out node of the LUT)   --->   "%outG_2 = select i1 %and_ln73, i8 %outG_1, i8 %G" [contourDetect.cpp:73]   --->   Operation 177 'select' 'outG_2' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 178 [1/1] (1.24ns) (out node of the LUT)   --->   "%outB_2 = select i1 %and_ln73, i8 %outB_1, i8 %B" [contourDetect.cpp:73]   --->   Operation 178 'select' 'outB_2' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 179 [1/1] (0.00ns)   --->   "%out_pix_data = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %outB_2, i8 %outG_2, i8 %outR_2" [contourDetect.cpp:93]   --->   Operation 179 'bitconcatenate' 'out_pix_data' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 180 [2/2] (0.00ns)   --->   "%write_ln99 = write void @_ssdm_op_Write.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A.i1P0A.i1P0A, i24 %out_stream_V_data_V, i3 %out_stream_V_keep_V, i3 %out_stream_V_strb_V, i1 %out_stream_V_user_V, i1 %out_stream_V_last_V, i1 %out_stream_V_id_V, i1 %out_stream_V_dest_V, i24 %out_pix_data, i3 %in_pix_keep_V, i3 %in_pix_strb_V, i1 %in_pix_user_V, i1 %in_pix_last_V, i1 0, i1 0" [contourDetect.cpp:99]   --->   Operation 180 'write' 'write_ln99' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 181 [1/2] (0.00ns)   --->   "%write_ln99 = write void @_ssdm_op_Write.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A.i1P0A.i1P0A, i24 %out_stream_V_data_V, i3 %out_stream_V_keep_V, i3 %out_stream_V_strb_V, i1 %out_stream_V_user_V, i1 %out_stream_V_last_V, i1 %out_stream_V_id_V, i1 %out_stream_V_dest_V, i24 %out_pix_data, i3 %in_pix_keep_V, i3 %in_pix_strb_V, i1 %in_pix_user_V, i1 %in_pix_last_V, i1 0, i1 0" [contourDetect.cpp:99]   --->   Operation 181 'write' 'write_ln99' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_15 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln35 = br void %for.inc" [contourDetect.cpp:35]   --->   Operation 182 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                                                 (alloca             ) [ 0100000000000000]
col                                                               (alloca             ) [ 0111111110000000]
row                                                               (alloca             ) [ 0111111110000000]
p_0_0_010211419                                                   (alloca             ) [ 0111111111000000]
p_0_0_01021_11421                                                 (alloca             ) [ 0111111110000000]
p_0_0_01021_21423                                                 (alloca             ) [ 0111111110000000]
top_2                                                             (alloca             ) [ 0111111111000000]
middle_2                                                          (alloca             ) [ 0111111110000000]
gray_1                                                            (alloca             ) [ 0111111110000000]
spectopmodule_ln13                                                (spectopmodule      ) [ 0000000000000000]
specinterface_ln13                                                (specinterface      ) [ 0000000000000000]
specinterface_ln0                                                 (specinterface      ) [ 0000000000000000]
specbitsmap_ln0                                                   (specbitsmap        ) [ 0000000000000000]
specbitsmap_ln0                                                   (specbitsmap        ) [ 0000000000000000]
specbitsmap_ln0                                                   (specbitsmap        ) [ 0000000000000000]
specbitsmap_ln0                                                   (specbitsmap        ) [ 0000000000000000]
specbitsmap_ln0                                                   (specbitsmap        ) [ 0000000000000000]
specbitsmap_ln0                                                   (specbitsmap        ) [ 0000000000000000]
specbitsmap_ln0                                                   (specbitsmap        ) [ 0000000000000000]
specinterface_ln0                                                 (specinterface      ) [ 0000000000000000]
specbitsmap_ln0                                                   (specbitsmap        ) [ 0000000000000000]
specbitsmap_ln0                                                   (specbitsmap        ) [ 0000000000000000]
specbitsmap_ln0                                                   (specbitsmap        ) [ 0000000000000000]
specbitsmap_ln0                                                   (specbitsmap        ) [ 0000000000000000]
specbitsmap_ln0                                                   (specbitsmap        ) [ 0000000000000000]
specbitsmap_ln0                                                   (specbitsmap        ) [ 0000000000000000]
specbitsmap_ln0                                                   (specbitsmap        ) [ 0000000000000000]
specaxissidechannel_ln35                                          (specaxissidechannel) [ 0000000000000000]
specaxissidechannel_ln35                                          (specaxissidechannel) [ 0000000000000000]
store_ln35                                                        (store              ) [ 0000000000000000]
store_ln35                                                        (store              ) [ 0000000000000000]
store_ln35                                                        (store              ) [ 0000000000000000]
br_ln35                                                           (br                 ) [ 0000000000000000]
i_1                                                               (load               ) [ 0000000000000000]
icmp_ln35                                                         (icmp               ) [ 0111111111111100]
i_2                                                               (add                ) [ 0000000000000000]
br_ln35                                                           (br                 ) [ 0000000000000000]
store_ln35                                                        (store              ) [ 0000000000000000]
empty                                                             (read               ) [ 0000000000000000]
in_pix_data_V                                                     (extractvalue       ) [ 0000000000000000]
in_pix_keep_V                                                     (extractvalue       ) [ 0111111111111111]
in_pix_strb_V                                                     (extractvalue       ) [ 0111111111111111]
in_pix_user_V                                                     (extractvalue       ) [ 0111111111111111]
in_pix_last_V                                                     (extractvalue       ) [ 0111111111111111]
B                                                                 (partselect         ) [ 0111111111111110]
G                                                                 (partselect         ) [ 0111111111111110]
R                                                                 (trunc              ) [ 0111111111111110]
zext_ln46_5                                                       (zext               ) [ 0111100000000000]
zext_ln46_2                                                       (zext               ) [ 0000000000000000]
mul_ln46                                                          (mul                ) [ 0000000000000000]
zext_ln46_3                                                       (zext               ) [ 0100010000000000]
mul_ln46_1                                                        (mul                ) [ 0000000000000000]
zext_ln46_6                                                       (zext               ) [ 0100010000000000]
shl_ln                                                            (bitconcatenate     ) [ 0000000000000000]
zext_ln46                                                         (zext               ) [ 0000000000000000]
shl_ln46_1                                                        (bitconcatenate     ) [ 0000000000000000]
zext_ln46_1                                                       (zext               ) [ 0000000000000000]
sub_ln46                                                          (sub                ) [ 0000000000000000]
sext_ln46                                                         (sext               ) [ 0000000000000000]
zext_ln46_4                                                       (zext               ) [ 0000000000000000]
add_ln46                                                          (add                ) [ 0000000000000000]
add_ln46_1                                                        (add                ) [ 0010001000000000]
zext_ln46_7                                                       (zext               ) [ 0110000110000000]
col_load_1                                                        (load               ) [ 0000000000000000]
zext_ln65                                                         (zext               ) [ 0000000000000000]
sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_addr (getelementptr      ) [ 0110000011000000]
sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_addr   (getelementptr      ) [ 0110000011000000]
col_load                                                          (load               ) [ 0000000000000000]
tmp_1                                                             (partselect         ) [ 0000000000000000]
icmp_ln73                                                         (icmp               ) [ 0010000010000000]
col_1                                                             (add                ) [ 0010000010000000]
row_2                                                             (load               ) [ 0000000000000000]
middle_2_load                                                     (load               ) [ 0000000000000000]
gray_1_load                                                       (load               ) [ 0000000000000000]
trunc_ln35                                                        (trunc              ) [ 0100000001000000]
specpipeline_ln36                                                 (specpipeline       ) [ 0000000000000000]
speclooptripcount_ln38                                            (speclooptripcount  ) [ 0000000000000000]
specloopname_ln35                                                 (specloopname       ) [ 0000000000000000]
mul_ln46_2                                                        (mul                ) [ 0000000000000000]
gray                                                              (partselect         ) [ 0100000001000000]
tmp                                                               (partselect         ) [ 0000000000000000]
icmp_ln56                                                         (icmp               ) [ 0000000000000000]
sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_load (load               ) [ 0000000000000000]
sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_load   (load               ) [ 0000000000000000]
top                                                               (mux                ) [ 0000000000000000]
top_3                                                             (select             ) [ 0100000001000000]
icmp_ln57                                                         (icmp               ) [ 0000000000000000]
middle                                                            (mux                ) [ 0000000000000000]
middle_3                                                          (select             ) [ 0100000001000000]
br_ln65                                                           (br                 ) [ 0000000000000000]
p_0_0_01021_11421_load                                            (load               ) [ 0000000000000000]
p_0_0_01021_21423_load                                            (load               ) [ 0000000000000000]
and_ln73                                                          (and                ) [ 0110000001111110]
shl_ln1                                                           (bitconcatenate     ) [ 0000000000000000]
zext_ln76                                                         (zext               ) [ 0000000000000000]
zext_ln74_3                                                       (zext               ) [ 0000000000000000]
add_ln76                                                          (add                ) [ 0100000001000000]
shl_ln3                                                           (bitconcatenate     ) [ 0000000000000000]
zext_ln79_2                                                       (zext               ) [ 0000000000000000]
add_ln79                                                          (add                ) [ 0100000001000000]
icmp_ln103                                                        (icmp               ) [ 0000000000000000]
add_ln103                                                         (add                ) [ 0000000000000000]
col_2                                                             (select             ) [ 0000000000000000]
row_3                                                             (select             ) [ 0000000000000000]
store_ln35                                                        (store              ) [ 0000000000000000]
store_ln35                                                        (store              ) [ 0000000000000000]
store_ln35                                                        (store              ) [ 0000000000000000]
store_ln35                                                        (store              ) [ 0000000000000000]
store_ln35                                                        (store              ) [ 0000000000000000]
store_ln35                                                        (store              ) [ 0000000000000000]
top_2_load                                                        (load               ) [ 0000000000000000]
store_ln65                                                        (store              ) [ 0000000000000000]
br_ln65                                                           (br                 ) [ 0000000000000000]
store_ln65                                                        (store              ) [ 0000000000000000]
br_ln65                                                           (br                 ) [ 0000000000000000]
p_0_0_010211419_load                                              (load               ) [ 0000000000000000]
zext_ln74                                                         (zext               ) [ 0000000000000000]
zext_ln74_1                                                       (zext               ) [ 0000000000000000]
sub_ln74                                                          (sub                ) [ 0000000000000000]
sext_ln76                                                         (sext               ) [ 0000000000000000]
shl_ln76_1                                                        (bitconcatenate     ) [ 0000000000000000]
zext_ln76_1                                                       (zext               ) [ 0000000000000000]
zext_ln74_2                                                       (zext               ) [ 0000000000000000]
zext_ln76_2                                                       (zext               ) [ 0000000000000000]
zext_ln76_3                                                       (zext               ) [ 0000000000000000]
sub_ln76                                                          (sub                ) [ 0000000000000000]
add_ln74                                                          (add                ) [ 0000000000000000]
gx                                                                (add                ) [ 0110000000110000]
shl_ln2                                                           (bitconcatenate     ) [ 0000000000000000]
zext_ln79                                                         (zext               ) [ 0000000000000000]
zext_ln79_1                                                       (zext               ) [ 0000000000000000]
zext_ln79_3                                                       (zext               ) [ 0000000000000000]
sub_ln79                                                          (sub                ) [ 0000000000000000]
sub_ln78                                                          (sub                ) [ 0000000000000000]
sext_ln78                                                         (sext               ) [ 0000000000000000]
add_ln78                                                          (add                ) [ 0000000000000000]
gy                                                                (sub                ) [ 0110000000110000]
store_ln35                                                        (store              ) [ 0000000000000000]
store_ln35                                                        (store              ) [ 0000000000000000]
sext_ln81                                                         (sext               ) [ 0000000000000000]
mul_ln81                                                          (mul                ) [ 0110000000001110]
sext_ln81_1                                                       (sext               ) [ 0110000000001100]
mul_ln81_1                                                        (mul                ) [ 0010000000000010]
mag_sq                                                            (add                ) [ 0000000000000000]
icmp_ln84                                                         (icmp               ) [ 0000000000000000]
outR_1                                                            (select             ) [ 0000000000000000]
outG_1                                                            (select             ) [ 0000000000000000]
outB_1                                                            (select             ) [ 0000000000000000]
outR_2                                                            (select             ) [ 0000000000000000]
outG_2                                                            (select             ) [ 0000000000000000]
outB_2                                                            (select             ) [ 0000000000000000]
out_pix_data                                                      (bitconcatenate     ) [ 0100000000000001]
write_ln99                                                        (write              ) [ 0000000000000000]
br_ln35                                                           (br                 ) [ 0000000000000000]
ret_ln105                                                         (ret                ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_stream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_stream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_stream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_stream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_stream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_stream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_stream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_stream_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_stream_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_stream_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_stream_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_stream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="out_stream_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="out_stream_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i56.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2i8.i1"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1004" name="i_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="col_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="row_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="p_0_0_010211419_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_010211419/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="p_0_0_01021_11421_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_01021_11421/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_0_0_01021_21423_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_01021_21423/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="top_2_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="top_2/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="middle_2_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="middle_2/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="gray_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="gray_1/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="empty_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="34" slack="0"/>
<pin id="172" dir="0" index="1" bw="24" slack="0"/>
<pin id="173" dir="0" index="2" bw="3" slack="0"/>
<pin id="174" dir="0" index="3" bw="3" slack="0"/>
<pin id="175" dir="0" index="4" bw="1" slack="0"/>
<pin id="176" dir="0" index="5" bw="1" slack="0"/>
<pin id="177" dir="0" index="6" bw="1" slack="0"/>
<pin id="178" dir="0" index="7" bw="1" slack="0"/>
<pin id="179" dir="1" index="8" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_write_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="0" slack="0"/>
<pin id="190" dir="0" index="1" bw="24" slack="0"/>
<pin id="191" dir="0" index="2" bw="3" slack="0"/>
<pin id="192" dir="0" index="3" bw="3" slack="0"/>
<pin id="193" dir="0" index="4" bw="1" slack="0"/>
<pin id="194" dir="0" index="5" bw="1" slack="0"/>
<pin id="195" dir="0" index="6" bw="1" slack="0"/>
<pin id="196" dir="0" index="7" bw="1" slack="0"/>
<pin id="197" dir="0" index="8" bw="24" slack="0"/>
<pin id="198" dir="0" index="9" bw="3" slack="12"/>
<pin id="199" dir="0" index="10" bw="3" slack="12"/>
<pin id="200" dir="0" index="11" bw="1" slack="12"/>
<pin id="201" dir="0" index="12" bw="1" slack="12"/>
<pin id="202" dir="0" index="13" bw="1" slack="0"/>
<pin id="203" dir="0" index="14" bw="1" slack="0"/>
<pin id="204" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln99/14 "/>
</bind>
</comp>

<comp id="215" class="1004" name="sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_addr_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="32" slack="0"/>
<pin id="219" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_addr/7 "/>
</bind>
</comp>

<comp id="222" class="1004" name="sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_addr_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="32" slack="0"/>
<pin id="226" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_addr/7 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_access_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="9" slack="2"/>
<pin id="231" dir="0" index="1" bw="8" slack="1"/>
<pin id="232" dir="0" index="2" bw="0" slack="0"/>
<pin id="234" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="235" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="236" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="237" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_load/7 store_ln65/9 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_access_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="9" slack="2"/>
<pin id="241" dir="0" index="1" bw="8" slack="1"/>
<pin id="242" dir="0" index="2" bw="0" slack="0"/>
<pin id="244" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="245" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="246" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="247" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_load/7 store_ln65/9 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="41" slack="0"/>
<pin id="251" dir="0" index="1" bw="43" slack="0"/>
<pin id="252" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln46_2/6 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln35_store_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="store_ln35_store_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="0"/>
<pin id="262" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln35_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="17" slack="0"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="i_1_load_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="17" slack="0"/>
<pin id="271" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="icmp_ln35_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="17" slack="0"/>
<pin id="274" dir="0" index="1" bw="17" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="i_2_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="17" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln35_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="17" slack="0"/>
<pin id="286" dir="0" index="1" bw="17" slack="0"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="in_pix_data_V_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="34" slack="0"/>
<pin id="291" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_pix_data_V/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="in_pix_keep_V_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="34" slack="0"/>
<pin id="295" dir="1" index="1" bw="3" slack="12"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_pix_keep_V/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="in_pix_strb_V_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="34" slack="0"/>
<pin id="299" dir="1" index="1" bw="3" slack="12"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_pix_strb_V/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="in_pix_user_V_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="34" slack="0"/>
<pin id="303" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_pix_user_V/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="in_pix_last_V_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="34" slack="0"/>
<pin id="307" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_pix_last_V/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="B_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="0"/>
<pin id="311" dir="0" index="1" bw="24" slack="0"/>
<pin id="312" dir="0" index="2" bw="6" slack="0"/>
<pin id="313" dir="0" index="3" bw="6" slack="0"/>
<pin id="314" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="B/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="G_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="0"/>
<pin id="321" dir="0" index="1" bw="24" slack="0"/>
<pin id="322" dir="0" index="2" bw="5" slack="0"/>
<pin id="323" dir="0" index="3" bw="5" slack="0"/>
<pin id="324" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="G/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="R_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="24" slack="0"/>
<pin id="331" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="R/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln46_5_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_5/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="zext_ln46_2_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="2"/>
<pin id="339" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_2/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="mul_ln46_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="0"/>
<pin id="342" dir="0" index="1" bw="7" slack="0"/>
<pin id="343" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln46/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="zext_ln46_3_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="14" slack="0"/>
<pin id="348" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_3/4 "/>
</bind>
</comp>

<comp id="350" class="1004" name="shl_ln_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="13" slack="0"/>
<pin id="352" dir="0" index="1" bw="8" slack="3"/>
<pin id="353" dir="0" index="2" bw="1" slack="0"/>
<pin id="354" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="357" class="1004" name="zext_ln46_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="13" slack="0"/>
<pin id="359" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/5 "/>
</bind>
</comp>

<comp id="361" class="1004" name="shl_ln46_1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="9" slack="0"/>
<pin id="363" dir="0" index="1" bw="8" slack="3"/>
<pin id="364" dir="0" index="2" bw="1" slack="0"/>
<pin id="365" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln46_1/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln46_1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="9" slack="0"/>
<pin id="370" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_1/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="sub_ln46_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="13" slack="0"/>
<pin id="374" dir="0" index="1" bw="9" slack="0"/>
<pin id="375" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln46/5 "/>
</bind>
</comp>

<comp id="378" class="1004" name="sext_ln46_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="14" slack="0"/>
<pin id="380" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46/5 "/>
</bind>
</comp>

<comp id="382" class="1004" name="zext_ln46_4_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="14" slack="0"/>
<pin id="384" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_4/5 "/>
</bind>
</comp>

<comp id="386" class="1004" name="add_ln46_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="15" slack="0"/>
<pin id="388" dir="0" index="1" bw="40" slack="0"/>
<pin id="389" dir="1" index="2" bw="41" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_1/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln46_7_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="41" slack="1"/>
<pin id="393" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_7/6 "/>
</bind>
</comp>

<comp id="395" class="1004" name="col_load_1_load_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="6"/>
<pin id="397" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_load_1/7 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln65_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/7 "/>
</bind>
</comp>

<comp id="404" class="1004" name="col_load_load_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="6"/>
<pin id="406" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_load/7 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="31" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="0"/>
<pin id="410" dir="0" index="2" bw="1" slack="0"/>
<pin id="411" dir="0" index="3" bw="6" slack="0"/>
<pin id="412" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="417" class="1004" name="icmp_ln73_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="31" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73/7 "/>
</bind>
</comp>

<comp id="423" class="1004" name="col_1_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_1/7 "/>
</bind>
</comp>

<comp id="429" class="1004" name="row_2_load_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="7"/>
<pin id="431" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_2/8 "/>
</bind>
</comp>

<comp id="432" class="1004" name="middle_2_load_load_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="8" slack="7"/>
<pin id="434" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="middle_2_load/8 "/>
</bind>
</comp>

<comp id="435" class="1004" name="gray_1_load_load_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="7"/>
<pin id="437" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="gray_1_load/8 "/>
</bind>
</comp>

<comp id="438" class="1004" name="trunc_ln35_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35/8 "/>
</bind>
</comp>

<comp id="442" class="1004" name="gray_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="0"/>
<pin id="444" dir="0" index="1" bw="56" slack="0"/>
<pin id="445" dir="0" index="2" bw="7" slack="0"/>
<pin id="446" dir="0" index="3" bw="7" slack="0"/>
<pin id="447" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="gray/8 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="31" slack="0"/>
<pin id="454" dir="0" index="1" bw="32" slack="0"/>
<pin id="455" dir="0" index="2" bw="1" slack="0"/>
<pin id="456" dir="0" index="3" bw="6" slack="0"/>
<pin id="457" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="462" class="1004" name="icmp_ln56_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="31" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/8 "/>
</bind>
</comp>

<comp id="468" class="1004" name="top_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="0"/>
<pin id="470" dir="0" index="1" bw="8" slack="0"/>
<pin id="471" dir="0" index="2" bw="8" slack="0"/>
<pin id="472" dir="0" index="3" bw="1" slack="0"/>
<pin id="473" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="top/8 "/>
</bind>
</comp>

<comp id="478" class="1004" name="top_3_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="8" slack="0"/>
<pin id="481" dir="0" index="2" bw="1" slack="0"/>
<pin id="482" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="top_3/8 "/>
</bind>
</comp>

<comp id="486" class="1004" name="icmp_ln57_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/8 "/>
</bind>
</comp>

<comp id="492" class="1004" name="middle_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="8" slack="0"/>
<pin id="494" dir="0" index="1" bw="8" slack="0"/>
<pin id="495" dir="0" index="2" bw="8" slack="0"/>
<pin id="496" dir="0" index="3" bw="1" slack="0"/>
<pin id="497" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="middle/8 "/>
</bind>
</comp>

<comp id="502" class="1004" name="middle_3_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="8" slack="0"/>
<pin id="505" dir="0" index="2" bw="1" slack="0"/>
<pin id="506" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="middle_3/8 "/>
</bind>
</comp>

<comp id="510" class="1004" name="p_0_0_01021_11421_load_load_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="8" slack="7"/>
<pin id="512" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_01021_11421_load/8 "/>
</bind>
</comp>

<comp id="513" class="1004" name="p_0_0_01021_21423_load_load_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="7"/>
<pin id="515" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_01021_21423_load/8 "/>
</bind>
</comp>

<comp id="516" class="1004" name="and_ln73_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="1"/>
<pin id="519" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73/8 "/>
</bind>
</comp>

<comp id="521" class="1004" name="shl_ln1_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="9" slack="0"/>
<pin id="523" dir="0" index="1" bw="8" slack="0"/>
<pin id="524" dir="0" index="2" bw="1" slack="0"/>
<pin id="525" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/8 "/>
</bind>
</comp>

<comp id="529" class="1004" name="zext_ln76_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="9" slack="0"/>
<pin id="531" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76/8 "/>
</bind>
</comp>

<comp id="533" class="1004" name="zext_ln74_3_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="8" slack="0"/>
<pin id="535" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_3/8 "/>
</bind>
</comp>

<comp id="537" class="1004" name="add_ln76_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="9" slack="0"/>
<pin id="539" dir="0" index="1" bw="8" slack="0"/>
<pin id="540" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/8 "/>
</bind>
</comp>

<comp id="543" class="1004" name="shl_ln3_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="9" slack="0"/>
<pin id="545" dir="0" index="1" bw="8" slack="0"/>
<pin id="546" dir="0" index="2" bw="1" slack="0"/>
<pin id="547" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/8 "/>
</bind>
</comp>

<comp id="551" class="1004" name="zext_ln79_2_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="9" slack="0"/>
<pin id="553" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_2/8 "/>
</bind>
</comp>

<comp id="555" class="1004" name="add_ln79_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="9" slack="0"/>
<pin id="557" dir="0" index="1" bw="8" slack="0"/>
<pin id="558" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/8 "/>
</bind>
</comp>

<comp id="561" class="1004" name="icmp_ln103_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="1"/>
<pin id="563" dir="0" index="1" bw="10" slack="0"/>
<pin id="564" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln103/8 "/>
</bind>
</comp>

<comp id="566" class="1004" name="add_ln103_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="0"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103/8 "/>
</bind>
</comp>

<comp id="572" class="1004" name="col_2_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="0" index="2" bw="32" slack="1"/>
<pin id="576" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_2/8 "/>
</bind>
</comp>

<comp id="579" class="1004" name="row_3_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="0" index="1" bw="32" slack="0"/>
<pin id="582" dir="0" index="2" bw="32" slack="0"/>
<pin id="583" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="row_3/8 "/>
</bind>
</comp>

<comp id="587" class="1004" name="store_ln35_store_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="0"/>
<pin id="589" dir="0" index="1" bw="8" slack="7"/>
<pin id="590" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/8 "/>
</bind>
</comp>

<comp id="592" class="1004" name="store_ln35_store_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="8" slack="0"/>
<pin id="594" dir="0" index="1" bw="8" slack="7"/>
<pin id="595" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/8 "/>
</bind>
</comp>

<comp id="597" class="1004" name="store_ln35_store_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="8" slack="0"/>
<pin id="599" dir="0" index="1" bw="8" slack="7"/>
<pin id="600" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/8 "/>
</bind>
</comp>

<comp id="602" class="1004" name="store_ln35_store_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="8" slack="0"/>
<pin id="604" dir="0" index="1" bw="8" slack="7"/>
<pin id="605" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/8 "/>
</bind>
</comp>

<comp id="607" class="1004" name="store_ln35_store_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="0"/>
<pin id="609" dir="0" index="1" bw="32" slack="7"/>
<pin id="610" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/8 "/>
</bind>
</comp>

<comp id="612" class="1004" name="store_ln35_store_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="0"/>
<pin id="614" dir="0" index="1" bw="32" slack="7"/>
<pin id="615" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/8 "/>
</bind>
</comp>

<comp id="617" class="1004" name="top_2_load_load_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="8" slack="8"/>
<pin id="619" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_2_load/9 "/>
</bind>
</comp>

<comp id="620" class="1004" name="p_0_0_010211419_load_load_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="8" slack="8"/>
<pin id="622" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_010211419_load/9 "/>
</bind>
</comp>

<comp id="623" class="1004" name="zext_ln74_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="8" slack="0"/>
<pin id="625" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74/9 "/>
</bind>
</comp>

<comp id="627" class="1004" name="zext_ln74_1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="8" slack="1"/>
<pin id="629" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_1/9 "/>
</bind>
</comp>

<comp id="630" class="1004" name="sub_ln74_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="8" slack="0"/>
<pin id="632" dir="0" index="1" bw="8" slack="0"/>
<pin id="633" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln74/9 "/>
</bind>
</comp>

<comp id="636" class="1004" name="sext_ln76_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="9" slack="0"/>
<pin id="638" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln76/9 "/>
</bind>
</comp>

<comp id="640" class="1004" name="shl_ln76_1_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="9" slack="0"/>
<pin id="642" dir="0" index="1" bw="8" slack="1"/>
<pin id="643" dir="0" index="2" bw="1" slack="0"/>
<pin id="644" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln76_1/9 "/>
</bind>
</comp>

<comp id="647" class="1004" name="zext_ln76_1_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="9" slack="0"/>
<pin id="649" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_1/9 "/>
</bind>
</comp>

<comp id="651" class="1004" name="zext_ln74_2_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="8" slack="1"/>
<pin id="653" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_2/9 "/>
</bind>
</comp>

<comp id="654" class="1004" name="zext_ln76_2_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="8" slack="1"/>
<pin id="656" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_2/9 "/>
</bind>
</comp>

<comp id="657" class="1004" name="zext_ln76_3_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="10" slack="1"/>
<pin id="659" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_3/9 "/>
</bind>
</comp>

<comp id="660" class="1004" name="sub_ln76_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="8" slack="0"/>
<pin id="662" dir="0" index="1" bw="10" slack="0"/>
<pin id="663" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln76/9 "/>
</bind>
</comp>

<comp id="666" class="1004" name="add_ln74_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="9" slack="0"/>
<pin id="668" dir="0" index="1" bw="9" slack="0"/>
<pin id="669" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74/9 "/>
</bind>
</comp>

<comp id="672" class="1004" name="gx_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="11" slack="0"/>
<pin id="674" dir="0" index="1" bw="11" slack="0"/>
<pin id="675" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="gx/9 "/>
</bind>
</comp>

<comp id="678" class="1004" name="shl_ln2_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="9" slack="0"/>
<pin id="680" dir="0" index="1" bw="8" slack="0"/>
<pin id="681" dir="0" index="2" bw="1" slack="0"/>
<pin id="682" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/9 "/>
</bind>
</comp>

<comp id="686" class="1004" name="zext_ln79_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="9" slack="0"/>
<pin id="688" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/9 "/>
</bind>
</comp>

<comp id="690" class="1004" name="zext_ln79_1_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="8" slack="1"/>
<pin id="692" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_1/9 "/>
</bind>
</comp>

<comp id="693" class="1004" name="zext_ln79_3_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="10" slack="1"/>
<pin id="695" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_3/9 "/>
</bind>
</comp>

<comp id="696" class="1004" name="sub_ln79_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="10" slack="0"/>
<pin id="698" dir="0" index="1" bw="9" slack="0"/>
<pin id="699" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln79/9 "/>
</bind>
</comp>

<comp id="702" class="1004" name="sub_ln78_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="8" slack="0"/>
<pin id="704" dir="0" index="1" bw="8" slack="0"/>
<pin id="705" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln78/9 "/>
</bind>
</comp>

<comp id="708" class="1004" name="sext_ln78_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="9" slack="0"/>
<pin id="710" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln78/9 "/>
</bind>
</comp>

<comp id="712" class="1004" name="add_ln78_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="9" slack="0"/>
<pin id="714" dir="0" index="1" bw="11" slack="0"/>
<pin id="715" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/9 "/>
</bind>
</comp>

<comp id="718" class="1004" name="gy_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="11" slack="0"/>
<pin id="720" dir="0" index="1" bw="8" slack="0"/>
<pin id="721" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="gy/9 "/>
</bind>
</comp>

<comp id="724" class="1004" name="store_ln35_store_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="8" slack="1"/>
<pin id="726" dir="0" index="1" bw="8" slack="8"/>
<pin id="727" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/9 "/>
</bind>
</comp>

<comp id="728" class="1004" name="store_ln35_store_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="8" slack="0"/>
<pin id="730" dir="0" index="1" bw="8" slack="8"/>
<pin id="731" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/9 "/>
</bind>
</comp>

<comp id="733" class="1004" name="sext_ln81_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="11" slack="2"/>
<pin id="735" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln81/11 "/>
</bind>
</comp>

<comp id="736" class="1004" name="mul_ln81_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="11" slack="0"/>
<pin id="738" dir="0" index="1" bw="11" slack="0"/>
<pin id="739" dir="1" index="2" bw="21" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln81/11 "/>
</bind>
</comp>

<comp id="742" class="1004" name="sext_ln81_1_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="11" slack="2"/>
<pin id="744" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln81_1/11 "/>
</bind>
</comp>

<comp id="745" class="1004" name="icmp_ln84_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="21" slack="0"/>
<pin id="747" dir="0" index="1" bw="17" slack="0"/>
<pin id="748" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/14 "/>
</bind>
</comp>

<comp id="750" class="1004" name="outR_1_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="0"/>
<pin id="752" dir="0" index="1" bw="1" slack="0"/>
<pin id="753" dir="0" index="2" bw="8" slack="12"/>
<pin id="754" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outR_1/14 "/>
</bind>
</comp>

<comp id="757" class="1004" name="outG_1_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="0"/>
<pin id="759" dir="0" index="1" bw="1" slack="0"/>
<pin id="760" dir="0" index="2" bw="8" slack="12"/>
<pin id="761" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outG_1/14 "/>
</bind>
</comp>

<comp id="764" class="1004" name="outB_1_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="0"/>
<pin id="766" dir="0" index="1" bw="1" slack="0"/>
<pin id="767" dir="0" index="2" bw="8" slack="12"/>
<pin id="768" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outB_1/14 "/>
</bind>
</comp>

<comp id="771" class="1004" name="outR_2_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="1" slack="6"/>
<pin id="773" dir="0" index="1" bw="8" slack="0"/>
<pin id="774" dir="0" index="2" bw="8" slack="12"/>
<pin id="775" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outR_2/14 "/>
</bind>
</comp>

<comp id="777" class="1004" name="outG_2_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="6"/>
<pin id="779" dir="0" index="1" bw="8" slack="0"/>
<pin id="780" dir="0" index="2" bw="8" slack="12"/>
<pin id="781" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outG_2/14 "/>
</bind>
</comp>

<comp id="783" class="1004" name="outB_2_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="6"/>
<pin id="785" dir="0" index="1" bw="8" slack="0"/>
<pin id="786" dir="0" index="2" bw="8" slack="12"/>
<pin id="787" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outB_2/14 "/>
</bind>
</comp>

<comp id="789" class="1004" name="out_pix_data_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="24" slack="0"/>
<pin id="791" dir="0" index="1" bw="8" slack="0"/>
<pin id="792" dir="0" index="2" bw="8" slack="0"/>
<pin id="793" dir="0" index="3" bw="8" slack="0"/>
<pin id="794" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="out_pix_data/14 "/>
</bind>
</comp>

<comp id="800" class="1007" name="grp_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="8" slack="0"/>
<pin id="802" dir="0" index="1" bw="4" slack="0"/>
<pin id="803" dir="0" index="2" bw="14" slack="0"/>
<pin id="804" dir="1" index="3" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln46_1/2 zext_ln46_6/4 add_ln46/4 "/>
</bind>
</comp>

<comp id="809" class="1007" name="grp_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="11" slack="0"/>
<pin id="811" dir="0" index="1" bw="11" slack="0"/>
<pin id="812" dir="0" index="2" bw="21" slack="2147483647"/>
<pin id="813" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln81_1/11 mag_sq/13 "/>
</bind>
</comp>

<comp id="817" class="1005" name="i_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="17" slack="0"/>
<pin id="819" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="824" class="1005" name="col_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="0"/>
<pin id="826" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="832" class="1005" name="row_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="32" slack="0"/>
<pin id="834" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="839" class="1005" name="p_0_0_010211419_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="8" slack="8"/>
<pin id="841" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="p_0_0_010211419 "/>
</bind>
</comp>

<comp id="845" class="1005" name="p_0_0_01021_11421_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="8" slack="7"/>
<pin id="847" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="p_0_0_01021_11421 "/>
</bind>
</comp>

<comp id="851" class="1005" name="p_0_0_01021_21423_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="8" slack="7"/>
<pin id="853" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="p_0_0_01021_21423 "/>
</bind>
</comp>

<comp id="857" class="1005" name="top_2_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="8" slack="8"/>
<pin id="859" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="top_2 "/>
</bind>
</comp>

<comp id="863" class="1005" name="middle_2_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="8" slack="7"/>
<pin id="865" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="middle_2 "/>
</bind>
</comp>

<comp id="869" class="1005" name="gray_1_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="8" slack="7"/>
<pin id="871" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="gray_1 "/>
</bind>
</comp>

<comp id="875" class="1005" name="icmp_ln35_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="1"/>
<pin id="877" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln35 "/>
</bind>
</comp>

<comp id="879" class="1005" name="in_pix_keep_V_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="3" slack="12"/>
<pin id="881" dir="1" index="1" bw="3" slack="12"/>
</pin_list>
<bind>
<opset="in_pix_keep_V "/>
</bind>
</comp>

<comp id="884" class="1005" name="in_pix_strb_V_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="3" slack="12"/>
<pin id="886" dir="1" index="1" bw="3" slack="12"/>
</pin_list>
<bind>
<opset="in_pix_strb_V "/>
</bind>
</comp>

<comp id="889" class="1005" name="in_pix_user_V_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="1" slack="12"/>
<pin id="891" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="in_pix_user_V "/>
</bind>
</comp>

<comp id="894" class="1005" name="in_pix_last_V_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="12"/>
<pin id="896" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="in_pix_last_V "/>
</bind>
</comp>

<comp id="899" class="1005" name="B_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="8" slack="12"/>
<pin id="901" dir="1" index="1" bw="8" slack="12"/>
</pin_list>
<bind>
<opset="B "/>
</bind>
</comp>

<comp id="905" class="1005" name="G_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="8" slack="2"/>
<pin id="907" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="G "/>
</bind>
</comp>

<comp id="912" class="1005" name="R_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="8" slack="3"/>
<pin id="914" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="R "/>
</bind>
</comp>

<comp id="920" class="1005" name="zext_ln46_5_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="12" slack="1"/>
<pin id="922" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln46_5 "/>
</bind>
</comp>

<comp id="925" class="1005" name="zext_ln46_3_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="41" slack="1"/>
<pin id="927" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln46_3 "/>
</bind>
</comp>

<comp id="930" class="1005" name="add_ln46_1_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="41" slack="1"/>
<pin id="932" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="add_ln46_1 "/>
</bind>
</comp>

<comp id="935" class="1005" name="zext_ln46_7_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="56" slack="1"/>
<pin id="937" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln46_7 "/>
</bind>
</comp>

<comp id="940" class="1005" name="sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_addr_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="9" slack="1"/>
<pin id="942" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_addr "/>
</bind>
</comp>

<comp id="946" class="1005" name="sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_addr_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="9" slack="1"/>
<pin id="948" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_addr "/>
</bind>
</comp>

<comp id="952" class="1005" name="icmp_ln73_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="1"/>
<pin id="954" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln73 "/>
</bind>
</comp>

<comp id="957" class="1005" name="col_1_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="32" slack="1"/>
<pin id="959" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="col_1 "/>
</bind>
</comp>

<comp id="963" class="1005" name="trunc_ln35_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="1" slack="1"/>
<pin id="965" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln35 "/>
</bind>
</comp>

<comp id="967" class="1005" name="gray_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="8" slack="1"/>
<pin id="969" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gray "/>
</bind>
</comp>

<comp id="975" class="1005" name="top_3_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="8" slack="1"/>
<pin id="977" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="top_3 "/>
</bind>
</comp>

<comp id="982" class="1005" name="middle_3_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="8" slack="1"/>
<pin id="984" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="middle_3 "/>
</bind>
</comp>

<comp id="987" class="1005" name="and_ln73_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="1" slack="6"/>
<pin id="989" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="and_ln73 "/>
</bind>
</comp>

<comp id="994" class="1005" name="add_ln76_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="10" slack="1"/>
<pin id="996" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln76 "/>
</bind>
</comp>

<comp id="999" class="1005" name="add_ln79_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="10" slack="1"/>
<pin id="1001" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln79 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="gx_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="11" slack="2"/>
<pin id="1006" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="gx "/>
</bind>
</comp>

<comp id="1009" class="1005" name="gy_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="11" slack="2"/>
<pin id="1011" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="gy "/>
</bind>
</comp>

<comp id="1014" class="1005" name="mul_ln81_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="21" slack="2"/>
<pin id="1016" dir="1" index="1" bw="21" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln81 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="sext_ln81_1_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="21" slack="1"/>
<pin id="1021" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln81_1 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="out_pix_data_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="24" slack="1"/>
<pin id="1027" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="out_pix_data "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="137"><net_src comp="32" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="32" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="32" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="32" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="32" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="32" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="32" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="32" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="32" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="180"><net_src comp="66" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="181"><net_src comp="0" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="2" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="183"><net_src comp="4" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="184"><net_src comp="6" pin="0"/><net_sink comp="170" pin=4"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="170" pin=5"/></net>

<net id="186"><net_src comp="10" pin="0"/><net_sink comp="170" pin=6"/></net>

<net id="187"><net_src comp="12" pin="0"/><net_sink comp="170" pin=7"/></net>

<net id="205"><net_src comp="130" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="206"><net_src comp="14" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="207"><net_src comp="16" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="208"><net_src comp="18" pin="0"/><net_sink comp="188" pin=3"/></net>

<net id="209"><net_src comp="20" pin="0"/><net_sink comp="188" pin=4"/></net>

<net id="210"><net_src comp="22" pin="0"/><net_sink comp="188" pin=5"/></net>

<net id="211"><net_src comp="24" pin="0"/><net_sink comp="188" pin=6"/></net>

<net id="212"><net_src comp="26" pin="0"/><net_sink comp="188" pin=7"/></net>

<net id="213"><net_src comp="132" pin="0"/><net_sink comp="188" pin=13"/></net>

<net id="214"><net_src comp="132" pin="0"/><net_sink comp="188" pin=14"/></net>

<net id="220"><net_src comp="28" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="92" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="30" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="92" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="238"><net_src comp="215" pin="3"/><net_sink comp="229" pin=2"/></net>

<net id="248"><net_src comp="222" pin="3"/><net_sink comp="239" pin=2"/></net>

<net id="253"><net_src comp="90" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="40" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="40" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="60" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="276"><net_src comp="269" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="62" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="269" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="64" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="278" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="170" pin="8"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="170" pin="8"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="170" pin="8"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="170" pin="8"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="170" pin="8"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="68" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="289" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="317"><net_src comp="70" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="318"><net_src comp="72" pin="0"/><net_sink comp="309" pin=3"/></net>

<net id="325"><net_src comp="68" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="289" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="327"><net_src comp="74" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="328"><net_src comp="76" pin="0"/><net_sink comp="319" pin=3"/></net>

<net id="332"><net_src comp="289" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="309" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="344"><net_src comp="337" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="80" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="349"><net_src comp="340" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="82" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="84" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="360"><net_src comp="350" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="366"><net_src comp="86" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="88" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="371"><net_src comp="361" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="357" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="368" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="381"><net_src comp="372" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="378" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="382" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="394"><net_src comp="391" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="401"><net_src comp="395" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="403"><net_src comp="398" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="413"><net_src comp="94" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="404" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="415"><net_src comp="32" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="416"><net_src comp="96" pin="0"/><net_sink comp="407" pin=3"/></net>

<net id="421"><net_src comp="407" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="98" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="404" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="32" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="441"><net_src comp="429" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="448"><net_src comp="112" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="249" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="450"><net_src comp="114" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="451"><net_src comp="116" pin="0"/><net_sink comp="442" pin=3"/></net>

<net id="458"><net_src comp="94" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="429" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="460"><net_src comp="32" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="461"><net_src comp="96" pin="0"/><net_sink comp="452" pin=3"/></net>

<net id="466"><net_src comp="452" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="98" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="474"><net_src comp="118" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="229" pin="7"/><net_sink comp="468" pin=1"/></net>

<net id="476"><net_src comp="239" pin="7"/><net_sink comp="468" pin=2"/></net>

<net id="477"><net_src comp="438" pin="1"/><net_sink comp="468" pin=3"/></net>

<net id="483"><net_src comp="462" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="468" pin="4"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="120" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="490"><net_src comp="429" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="40" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="498"><net_src comp="118" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="239" pin="7"/><net_sink comp="492" pin=1"/></net>

<net id="500"><net_src comp="229" pin="7"/><net_sink comp="492" pin=2"/></net>

<net id="501"><net_src comp="438" pin="1"/><net_sink comp="492" pin=3"/></net>

<net id="507"><net_src comp="486" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="492" pin="4"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="120" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="520"><net_src comp="462" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="526"><net_src comp="86" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="527"><net_src comp="510" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="528"><net_src comp="88" pin="0"/><net_sink comp="521" pin=2"/></net>

<net id="532"><net_src comp="521" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="513" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="541"><net_src comp="529" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="533" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="548"><net_src comp="86" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="435" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="550"><net_src comp="88" pin="0"/><net_sink comp="543" pin=2"/></net>

<net id="554"><net_src comp="543" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="559"><net_src comp="551" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="533" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="565"><net_src comp="122" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="570"><net_src comp="429" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="32" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="577"><net_src comp="561" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="40" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="584"><net_src comp="561" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="585"><net_src comp="566" pin="2"/><net_sink comp="579" pin=1"/></net>

<net id="586"><net_src comp="429" pin="1"/><net_sink comp="579" pin=2"/></net>

<net id="591"><net_src comp="442" pin="4"/><net_sink comp="587" pin=0"/></net>

<net id="596"><net_src comp="502" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="601"><net_src comp="435" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="606"><net_src comp="432" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="611"><net_src comp="579" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="616"><net_src comp="572" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="626"><net_src comp="620" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="634"><net_src comp="627" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="623" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="639"><net_src comp="630" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="645"><net_src comp="86" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="646"><net_src comp="88" pin="0"/><net_sink comp="640" pin=2"/></net>

<net id="650"><net_src comp="640" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="664"><net_src comp="651" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="657" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="670"><net_src comp="647" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="636" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="676"><net_src comp="666" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="660" pin="2"/><net_sink comp="672" pin=1"/></net>

<net id="683"><net_src comp="86" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="684"><net_src comp="617" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="685"><net_src comp="88" pin="0"/><net_sink comp="678" pin=2"/></net>

<net id="689"><net_src comp="678" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="700"><net_src comp="693" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="686" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="654" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="623" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="711"><net_src comp="702" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="716"><net_src comp="708" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="696" pin="2"/><net_sink comp="712" pin=1"/></net>

<net id="722"><net_src comp="712" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="690" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="732"><net_src comp="617" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="740"><net_src comp="733" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="733" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="749"><net_src comp="124" pin="0"/><net_sink comp="745" pin=1"/></net>

<net id="755"><net_src comp="745" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="756"><net_src comp="120" pin="0"/><net_sink comp="750" pin=1"/></net>

<net id="762"><net_src comp="745" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="763"><net_src comp="126" pin="0"/><net_sink comp="757" pin=1"/></net>

<net id="769"><net_src comp="745" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="770"><net_src comp="120" pin="0"/><net_sink comp="764" pin=1"/></net>

<net id="776"><net_src comp="750" pin="3"/><net_sink comp="771" pin=1"/></net>

<net id="782"><net_src comp="757" pin="3"/><net_sink comp="777" pin=1"/></net>

<net id="788"><net_src comp="764" pin="3"/><net_sink comp="783" pin=1"/></net>

<net id="795"><net_src comp="128" pin="0"/><net_sink comp="789" pin=0"/></net>

<net id="796"><net_src comp="783" pin="3"/><net_sink comp="789" pin=1"/></net>

<net id="797"><net_src comp="777" pin="3"/><net_sink comp="789" pin=2"/></net>

<net id="798"><net_src comp="771" pin="3"/><net_sink comp="789" pin=3"/></net>

<net id="799"><net_src comp="789" pin="4"/><net_sink comp="188" pin=8"/></net>

<net id="805"><net_src comp="333" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="806"><net_src comp="78" pin="0"/><net_sink comp="800" pin=1"/></net>

<net id="807"><net_src comp="346" pin="1"/><net_sink comp="800" pin=2"/></net>

<net id="808"><net_src comp="800" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="814"><net_src comp="742" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="815"><net_src comp="742" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="816"><net_src comp="809" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="820"><net_src comp="134" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="822"><net_src comp="817" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="823"><net_src comp="817" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="827"><net_src comp="138" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="829"><net_src comp="824" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="830"><net_src comp="824" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="831"><net_src comp="824" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="835"><net_src comp="142" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="837"><net_src comp="832" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="838"><net_src comp="832" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="842"><net_src comp="146" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="844"><net_src comp="839" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="848"><net_src comp="150" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="850"><net_src comp="845" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="854"><net_src comp="154" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="856"><net_src comp="851" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="860"><net_src comp="158" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="862"><net_src comp="857" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="866"><net_src comp="162" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="868"><net_src comp="863" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="872"><net_src comp="166" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="874"><net_src comp="869" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="878"><net_src comp="272" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="882"><net_src comp="293" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="188" pin=9"/></net>

<net id="887"><net_src comp="297" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="188" pin=10"/></net>

<net id="892"><net_src comp="301" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="188" pin=11"/></net>

<net id="897"><net_src comp="305" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="188" pin=12"/></net>

<net id="902"><net_src comp="309" pin="4"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="764" pin=2"/></net>

<net id="904"><net_src comp="899" pin="1"/><net_sink comp="783" pin=2"/></net>

<net id="908"><net_src comp="319" pin="4"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="910"><net_src comp="905" pin="1"/><net_sink comp="757" pin=2"/></net>

<net id="911"><net_src comp="905" pin="1"/><net_sink comp="777" pin=2"/></net>

<net id="915"><net_src comp="329" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="917"><net_src comp="912" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="918"><net_src comp="912" pin="1"/><net_sink comp="750" pin=2"/></net>

<net id="919"><net_src comp="912" pin="1"/><net_sink comp="771" pin=2"/></net>

<net id="923"><net_src comp="333" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="928"><net_src comp="346" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="933"><net_src comp="386" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="938"><net_src comp="391" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="943"><net_src comp="215" pin="3"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="945"><net_src comp="940" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="949"><net_src comp="222" pin="3"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="951"><net_src comp="946" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="955"><net_src comp="417" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="960"><net_src comp="423" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="962"><net_src comp="957" pin="1"/><net_sink comp="572" pin=2"/></net>

<net id="966"><net_src comp="438" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="970"><net_src comp="442" pin="4"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="972"><net_src comp="967" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="973"><net_src comp="967" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="974"><net_src comp="967" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="978"><net_src comp="478" pin="3"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="980"><net_src comp="975" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="981"><net_src comp="975" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="985"><net_src comp="502" pin="3"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="990"><net_src comp="516" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="992"><net_src comp="987" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="993"><net_src comp="987" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="997"><net_src comp="537" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="1002"><net_src comp="555" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="1007"><net_src comp="672" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="1012"><net_src comp="718" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="1017"><net_src comp="736" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="1022"><net_src comp="742" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="1024"><net_src comp="1019" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="1028"><net_src comp="789" pin="4"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="188" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream_V_data_V | {15 }
	Port: out_stream_V_keep_V | {15 }
	Port: out_stream_V_strb_V | {15 }
	Port: out_stream_V_user_V | {15 }
	Port: out_stream_V_last_V | {15 }
	Port: out_stream_V_id_V | {15 }
	Port: out_stream_V_dest_V | {15 }
	Port: sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1 | {9 }
	Port: sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf | {9 }
 - Input state : 
	Port: sobel_rgb_green_outline_fixed : in_stream_V_data_V | {2 }
	Port: sobel_rgb_green_outline_fixed : in_stream_V_keep_V | {2 }
	Port: sobel_rgb_green_outline_fixed : in_stream_V_strb_V | {2 }
	Port: sobel_rgb_green_outline_fixed : in_stream_V_user_V | {2 }
	Port: sobel_rgb_green_outline_fixed : in_stream_V_last_V | {2 }
	Port: sobel_rgb_green_outline_fixed : in_stream_V_id_V | {2 }
	Port: sobel_rgb_green_outline_fixed : in_stream_V_dest_V | {2 }
	Port: sobel_rgb_green_outline_fixed : sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1 | {7 8 }
	Port: sobel_rgb_green_outline_fixed : sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf | {7 8 }
  - Chain level:
	State 1
		store_ln35 : 1
		store_ln35 : 1
		store_ln35 : 1
		i_1 : 1
		icmp_ln35 : 2
		i_2 : 2
		br_ln35 : 3
		store_ln35 : 3
	State 2
		B : 1
		G : 1
		R : 1
		zext_ln46_5 : 2
		mul_ln46_1 : 3
	State 3
	State 4
		mul_ln46 : 1
		zext_ln46_3 : 2
		zext_ln46_6 : 1
		add_ln46 : 3
	State 5
		zext_ln46 : 1
		zext_ln46_1 : 1
		sub_ln46 : 2
		sext_ln46 : 3
		zext_ln46_4 : 4
		add_ln46_1 : 5
	State 6
		mul_ln46_2 : 1
	State 7
		zext_ln65 : 1
		sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_addr : 2
		sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_addr : 2
		sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_load : 3
		sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_load : 3
		tmp_1 : 1
		icmp_ln73 : 2
		col_1 : 1
	State 8
		trunc_ln35 : 1
		gray : 1
		tmp : 1
		icmp_ln56 : 2
		top : 2
		top_3 : 3
		icmp_ln57 : 1
		middle : 2
		middle_3 : 3
		br_ln65 : 2
		and_ln73 : 3
		shl_ln1 : 1
		zext_ln76 : 2
		zext_ln74_3 : 1
		add_ln76 : 3
		shl_ln3 : 1
		zext_ln79_2 : 2
		add_ln79 : 3
		add_ln103 : 1
		col_2 : 1
		row_3 : 2
		store_ln35 : 2
		store_ln35 : 4
		store_ln35 : 1
		store_ln35 : 1
		store_ln35 : 3
		store_ln35 : 2
	State 9
		zext_ln74 : 1
		sub_ln74 : 2
		sext_ln76 : 3
		zext_ln76_1 : 1
		sub_ln76 : 1
		add_ln74 : 4
		gx : 5
		shl_ln2 : 1
		zext_ln79 : 2
		sub_ln79 : 3
		sub_ln78 : 2
		sext_ln78 : 3
		add_ln78 : 4
		gy : 5
		store_ln35 : 1
	State 10
	State 11
		mul_ln81 : 1
		mul_ln81_1 : 1
	State 12
	State 13
		mag_sq : 1
	State 14
		icmp_ln84 : 1
		outR_1 : 2
		outG_1 : 2
		outB_1 : 2
		outR_2 : 3
		outG_2 : 3
		outB_2 : 3
		out_pix_data : 4
		write_ln99 : 5
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_249      |    6    |   230   |   147   |
|    mul   |    mul_ln46_fu_340   |    0    |    0    |    41   |
|          |    mul_ln81_fu_736   |    1    |    0    |    6    |
|----------|----------------------|---------|---------|---------|
|          |      i_2_fu_278      |    0    |    0    |    24   |
|          |   add_ln46_1_fu_386  |    0    |    0    |    47   |
|          |     col_1_fu_423     |    0    |    0    |    39   |
|          |    add_ln76_fu_537   |    0    |    0    |    14   |
|    add   |    add_ln79_fu_555   |    0    |    0    |    14   |
|          |   add_ln103_fu_566   |    0    |    0    |    39   |
|          |    add_ln74_fu_666   |    0    |    0    |    9    |
|          |       gx_fu_672      |    0    |    0    |    11   |
|          |    add_ln78_fu_712   |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln35_fu_272   |    0    |    0    |    24   |
|          |   icmp_ln73_fu_417   |    0    |    0    |    38   |
|   icmp   |   icmp_ln56_fu_462   |    0    |    0    |    38   |
|          |   icmp_ln57_fu_486   |    0    |    0    |    39   |
|          |   icmp_ln103_fu_561  |    0    |    0    |    39   |
|          |   icmp_ln84_fu_745   |    0    |    0    |    28   |
|----------|----------------------|---------|---------|---------|
|          |     top_3_fu_478     |    0    |    0    |    8    |
|          |    middle_3_fu_502   |    0    |    0    |    8    |
|          |     col_2_fu_572     |    0    |    0    |    32   |
|          |     row_3_fu_579     |    0    |    0    |    32   |
|  select  |     outR_1_fu_750    |    0    |    0    |    8    |
|          |     outG_1_fu_757    |    0    |    0    |    8    |
|          |     outB_1_fu_764    |    0    |    0    |    8    |
|          |     outR_2_fu_771    |    0    |    0    |    8    |
|          |     outG_2_fu_777    |    0    |    0    |    8    |
|          |     outB_2_fu_783    |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|          |    sub_ln46_fu_372   |    0    |    0    |    14   |
|          |    sub_ln74_fu_630   |    0    |    0    |    15   |
|    sub   |    sub_ln76_fu_660   |    0    |    0    |    13   |
|          |    sub_ln79_fu_696   |    0    |    0    |    13   |
|          |    sub_ln78_fu_702   |    0    |    0    |    15   |
|          |       gy_fu_718      |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|    mux   |      top_fu_468      |    0    |    0    |    9    |
|          |     middle_fu_492    |    0    |    0    |    9    |
|----------|----------------------|---------|---------|---------|
|    and   |    and_ln73_fu_516   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_800      |    1    |    0    |    0    |
|          |      grp_fu_809      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   read   |   empty_read_fu_170  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   write  |   grp_write_fu_188   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          | in_pix_data_V_fu_289 |    0    |    0    |    0    |
|          | in_pix_keep_V_fu_293 |    0    |    0    |    0    |
|extractvalue| in_pix_strb_V_fu_297 |    0    |    0    |    0    |
|          | in_pix_user_V_fu_301 |    0    |    0    |    0    |
|          | in_pix_last_V_fu_305 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |       B_fu_309       |    0    |    0    |    0    |
|          |       G_fu_319       |    0    |    0    |    0    |
|partselect|     tmp_1_fu_407     |    0    |    0    |    0    |
|          |      gray_fu_442     |    0    |    0    |    0    |
|          |      tmp_fu_452      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |       R_fu_329       |    0    |    0    |    0    |
|          |   trunc_ln35_fu_438  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  zext_ln46_5_fu_333  |    0    |    0    |    0    |
|          |  zext_ln46_2_fu_337  |    0    |    0    |    0    |
|          |  zext_ln46_3_fu_346  |    0    |    0    |    0    |
|          |   zext_ln46_fu_357   |    0    |    0    |    0    |
|          |  zext_ln46_1_fu_368  |    0    |    0    |    0    |
|          |  zext_ln46_4_fu_382  |    0    |    0    |    0    |
|          |  zext_ln46_7_fu_391  |    0    |    0    |    0    |
|          |   zext_ln65_fu_398   |    0    |    0    |    0    |
|          |   zext_ln76_fu_529   |    0    |    0    |    0    |
|   zext   |  zext_ln74_3_fu_533  |    0    |    0    |    0    |
|          |  zext_ln79_2_fu_551  |    0    |    0    |    0    |
|          |   zext_ln74_fu_623   |    0    |    0    |    0    |
|          |  zext_ln74_1_fu_627  |    0    |    0    |    0    |
|          |  zext_ln76_1_fu_647  |    0    |    0    |    0    |
|          |  zext_ln74_2_fu_651  |    0    |    0    |    0    |
|          |  zext_ln76_2_fu_654  |    0    |    0    |    0    |
|          |  zext_ln76_3_fu_657  |    0    |    0    |    0    |
|          |   zext_ln79_fu_686   |    0    |    0    |    0    |
|          |  zext_ln79_1_fu_690  |    0    |    0    |    0    |
|          |  zext_ln79_3_fu_693  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     shl_ln_fu_350    |    0    |    0    |    0    |
|          |   shl_ln46_1_fu_361  |    0    |    0    |    0    |
|          |    shl_ln1_fu_521    |    0    |    0    |    0    |
|bitconcatenate|    shl_ln3_fu_543    |    0    |    0    |    0    |
|          |   shl_ln76_1_fu_640  |    0    |    0    |    0    |
|          |    shl_ln2_fu_678    |    0    |    0    |    0    |
|          |  out_pix_data_fu_789 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   sext_ln46_fu_378   |    0    |    0    |    0    |
|          |   sext_ln76_fu_636   |    0    |    0    |    0    |
|   sext   |   sext_ln78_fu_708   |    0    |    0    |    0    |
|          |   sext_ln81_fu_733   |    0    |    0    |    0    |
|          |  sext_ln81_1_fu_742  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    9    |   230   |   837   |
|----------|----------------------|---------|---------|---------|

Memories:
+------------------------------------------------------------+--------+--------+--------+--------+
|                                                            |  BRAM  |   FF   |   LUT  |  URAM  |
+------------------------------------------------------------+--------+--------+--------+--------+
| sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf |    1   |    0   |    0   |    0   |
|sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1|    1   |    0   |    0   |    0   |
+------------------------------------------------------------+--------+--------+--------+--------+
|                            Total                           |    2   |    0   |    0   |    0   |
+------------------------------------------------------------+--------+--------+--------+--------+

* Register list:
+-------------------------------------------------------------------------+--------+
|                                                                         |   FF   |
+-------------------------------------------------------------------------+--------+
|                                B_reg_899                                |    8   |
|                                G_reg_905                                |    8   |
|                                R_reg_912                                |    8   |
|                            add_ln46_1_reg_930                           |   41   |
|                             add_ln76_reg_994                            |   10   |
|                             add_ln79_reg_999                            |   10   |
|                             and_ln73_reg_987                            |    1   |
|                              col_1_reg_957                              |   32   |
|                               col_reg_824                               |   32   |
|                              gray_1_reg_869                             |    8   |
|                               gray_reg_967                              |    8   |
|                               gx_reg_1004                               |   11   |
|                               gy_reg_1009                               |   11   |
|                                i_reg_817                                |   17   |
|                            icmp_ln35_reg_875                            |    1   |
|                            icmp_ln73_reg_952                            |    1   |
|                          in_pix_keep_V_reg_879                          |    3   |
|                          in_pix_last_V_reg_894                          |    1   |
|                          in_pix_strb_V_reg_884                          |    3   |
|                          in_pix_user_V_reg_889                          |    1   |
|                             middle_2_reg_863                            |    8   |
|                             middle_3_reg_982                            |    8   |
|                            mul_ln81_reg_1014                            |   21   |
|                          out_pix_data_reg_1025                          |   24   |
|                         p_0_0_010211419_reg_839                         |    8   |
|                        p_0_0_01021_11421_reg_845                        |    8   |
|                        p_0_0_01021_21423_reg_851                        |    8   |
|                               row_reg_832                               |   32   |
|                           sext_ln81_1_reg_1019                          |   21   |
|sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_addr_reg_940|    9   |
| sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_addr_reg_946 |    9   |
|                              top_2_reg_857                              |    8   |
|                              top_3_reg_975                              |    8   |
|                            trunc_ln35_reg_963                           |    1   |
|                           zext_ln46_3_reg_925                           |   41   |
|                           zext_ln46_5_reg_920                           |   12   |
|                           zext_ln46_7_reg_935                           |   56   |
+-------------------------------------------------------------------------+--------+
|                                  Total                                  |   497  |
+-------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_188 |  p8  |   2  |  24  |   48   ||    9    |
| grp_access_fu_229 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_239 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_249    |  p0  |   2  |  41  |   82   ||    9    |
|     grp_fu_800    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_800    |  p1  |   2  |   4  |    8   ||    9    |
|     grp_fu_809    |  p0  |   3  |  11  |   33   ||    14   |
|     grp_fu_809    |  p1  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   209  || 12.8233 ||    77   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    9   |    -   |   230  |   837  |    -   |
|   Memory  |    2   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   12   |    -   |   77   |    -   |
|  Register |    -   |    -   |    -   |   497  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    9   |   12   |   727  |   914  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
