Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug 31 16:08:50 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file operator_float_div9_timing_summary_routed.rpt -pb operator_float_div9_timing_summary_routed.pb -rpx operator_float_div9_timing_summary_routed.rpx -warn_on_violation
| Design       : operator_float_div9
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.098        0.000                      0                  547        0.096        0.000                      0                  547        0.850        0.000                       0                   382  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.098        0.000                      0                  547        0.096        0.000                      0                  547        0.850        0.000                       0                   382  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div9_chunk_fu_124/r3_U/lut_div9_chunk_r3_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.367ns  (logic 0.481ns (20.317%)  route 1.886ns (79.683%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.672     0.672    ap_clk
    SLICE_X19Y136        FDRE                                         r  ap_CS_fsm_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y136        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[28]/Q
                         net (fo=10, routed)          0.599     1.540    grp_lut_div9_chunk_fu_124/q0_U/lut_div9_chunk_q0_rom_U/ap_CS_fsm_reg[36][8]
    SLICE_X17Y136        LUT5 (Prop_lut5_I0_O)        0.053     1.593 f  grp_lut_div9_chunk_fu_124/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_17/O
                         net (fo=1, routed)           0.295     1.888    grp_lut_div9_chunk_fu_124/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_17_n_0
    SLICE_X17Y136        LUT6 (Prop_lut6_I4_O)        0.053     1.941 r  grp_lut_div9_chunk_fu_124/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_7/O
                         net (fo=1, routed)           0.403     2.344    grp_lut_div9_chunk_fu_124/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_7_n_0
    SLICE_X17Y137        LUT6 (Prop_lut6_I0_O)        0.053     2.397 r  grp_lut_div9_chunk_fu_124/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_1/O
                         net (fo=5, routed)           0.590     2.986    grp_lut_div9_chunk_fu_124/r3_U/lut_div9_chunk_r3_rom_U/sel[0]
    SLICE_X17Y137        LUT6 (Prop_lut6_I0_O)        0.053     3.039 r  grp_lut_div9_chunk_fu_124/r3_U/lut_div9_chunk_r3_rom_U/g0_b0__2/O
                         net (fo=1, routed)           0.000     3.039    grp_lut_div9_chunk_fu_124/r3_U/lut_div9_chunk_r3_rom_U/g0_b0__2_n_0
    SLICE_X17Y137        FDRE                                         r  grp_lut_div9_chunk_fu_124/r3_U/lut_div9_chunk_r3_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=381, unset)          0.638     3.138    grp_lut_div9_chunk_fu_124/r3_U/lut_div9_chunk_r3_rom_U/ap_clk
    SLICE_X17Y137        FDRE                                         r  grp_lut_div9_chunk_fu_124/r3_U/lut_div9_chunk_r3_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X17Y137        FDRE (Setup_fdre_C_D)        0.034     3.137    grp_lut_div9_chunk_fu_124/r3_U/lut_div9_chunk_r3_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.137    
                         arrival time                          -3.039    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div9_chunk_fu_124/q0_U/lut_div9_chunk_q0_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.481ns (20.116%)  route 1.910ns (79.884%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.672     0.672    ap_clk
    SLICE_X19Y136        FDRE                                         r  ap_CS_fsm_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y136        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[28]/Q
                         net (fo=10, routed)          0.599     1.540    grp_lut_div9_chunk_fu_124/q0_U/lut_div9_chunk_q0_rom_U/ap_CS_fsm_reg[36][8]
    SLICE_X17Y136        LUT5 (Prop_lut5_I0_O)        0.053     1.593 f  grp_lut_div9_chunk_fu_124/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_17/O
                         net (fo=1, routed)           0.295     1.888    grp_lut_div9_chunk_fu_124/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_17_n_0
    SLICE_X17Y136        LUT6 (Prop_lut6_I4_O)        0.053     1.941 r  grp_lut_div9_chunk_fu_124/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_7/O
                         net (fo=1, routed)           0.403     2.344    grp_lut_div9_chunk_fu_124/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_7_n_0
    SLICE_X17Y137        LUT6 (Prop_lut6_I0_O)        0.053     2.397 r  grp_lut_div9_chunk_fu_124/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_1/O
                         net (fo=5, routed)           0.613     3.010    grp_lut_div9_chunk_fu_124/q0_U/lut_div9_chunk_q0_rom_U/sel[0]
    SLICE_X18Y138        LUT6 (Prop_lut6_I0_O)        0.053     3.063 r  grp_lut_div9_chunk_fu_124/q0_U/lut_div9_chunk_q0_rom_U/g0_b0__3/O
                         net (fo=1, routed)           0.000     3.063    grp_lut_div9_chunk_fu_124/q0_U/lut_div9_chunk_q0_rom_U/g0_b0__3_n_0
    SLICE_X18Y138        FDRE                                         r  grp_lut_div9_chunk_fu_124/q0_U/lut_div9_chunk_q0_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=381, unset)          0.638     3.138    grp_lut_div9_chunk_fu_124/q0_U/lut_div9_chunk_q0_rom_U/ap_clk
    SLICE_X18Y138        FDRE                                         r  grp_lut_div9_chunk_fu_124/q0_U/lut_div9_chunk_q0_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X18Y138        FDRE (Setup_fdre_C_D)        0.073     3.176    grp_lut_div9_chunk_fu_124/q0_U/lut_div9_chunk_q0_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.176    
                         arrival time                          -3.063    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div9_chunk_fu_124/r2_U/lut_div9_chunk_r2_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.335ns  (logic 0.481ns (20.601%)  route 1.854ns (79.399%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.672     0.672    ap_clk
    SLICE_X19Y136        FDRE                                         r  ap_CS_fsm_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y136        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[28]/Q
                         net (fo=10, routed)          0.601     1.542    grp_lut_div9_chunk_fu_124/q1_U/lut_div9_chunk_q1_rom_U/ap_CS_fsm_reg[36][8]
    SLICE_X18Y135        LUT5 (Prop_lut5_I0_O)        0.053     1.595 r  grp_lut_div9_chunk_fu_124/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_21/O
                         net (fo=1, routed)           0.242     1.836    grp_lut_div9_chunk_fu_124/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_21_n_0
    SLICE_X18Y136        LUT6 (Prop_lut6_I1_O)        0.053     1.889 r  grp_lut_div9_chunk_fu_124/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_16/O
                         net (fo=1, routed)           0.442     2.331    grp_lut_div9_chunk_fu_124/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_16_n_0
    SLICE_X19Y137        LUT6 (Prop_lut6_I5_O)        0.053     2.384 r  grp_lut_div9_chunk_fu_124/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_2/O
                         net (fo=6, routed)           0.569     2.954    grp_lut_div9_chunk_fu_124/r2_U/lut_div9_chunk_r2_rom_U/sel[1]
    SLICE_X17Y137        LUT6 (Prop_lut6_I1_O)        0.053     3.007 r  grp_lut_div9_chunk_fu_124/r2_U/lut_div9_chunk_r2_rom_U/g0_b0__1/O
                         net (fo=1, routed)           0.000     3.007    grp_lut_div9_chunk_fu_124/r2_U/lut_div9_chunk_r2_rom_U/g0_b0__1_n_0
    SLICE_X17Y137        FDRE                                         r  grp_lut_div9_chunk_fu_124/r2_U/lut_div9_chunk_r2_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=381, unset)          0.638     3.138    grp_lut_div9_chunk_fu_124/r2_U/lut_div9_chunk_r2_rom_U/ap_clk
    SLICE_X17Y137        FDRE                                         r  grp_lut_div9_chunk_fu_124/r2_U/lut_div9_chunk_r2_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X17Y137        FDRE (Setup_fdre_C_D)        0.035     3.138    grp_lut_div9_chunk_fu_124/r2_U/lut_div9_chunk_r2_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -3.007    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div9_chunk_fu_124/r1_U/lut_div9_chunk_r1_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 0.481ns (20.306%)  route 1.888ns (79.694%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.672     0.672    ap_clk
    SLICE_X19Y136        FDRE                                         r  ap_CS_fsm_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y136        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[28]/Q
                         net (fo=10, routed)          0.599     1.540    grp_lut_div9_chunk_fu_124/q0_U/lut_div9_chunk_q0_rom_U/ap_CS_fsm_reg[36][8]
    SLICE_X17Y136        LUT5 (Prop_lut5_I0_O)        0.053     1.593 f  grp_lut_div9_chunk_fu_124/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_17/O
                         net (fo=1, routed)           0.295     1.888    grp_lut_div9_chunk_fu_124/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_17_n_0
    SLICE_X17Y136        LUT6 (Prop_lut6_I4_O)        0.053     1.941 r  grp_lut_div9_chunk_fu_124/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_7/O
                         net (fo=1, routed)           0.403     2.344    grp_lut_div9_chunk_fu_124/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_7_n_0
    SLICE_X17Y137        LUT6 (Prop_lut6_I0_O)        0.053     2.397 r  grp_lut_div9_chunk_fu_124/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_1/O
                         net (fo=5, routed)           0.591     2.988    grp_lut_div9_chunk_fu_124/r1_U/lut_div9_chunk_r1_rom_U/sel[0]
    SLICE_X18Y136        LUT6 (Prop_lut6_I0_O)        0.053     3.041 r  grp_lut_div9_chunk_fu_124/r1_U/lut_div9_chunk_r1_rom_U/g0_b0__0/O
                         net (fo=1, routed)           0.000     3.041    grp_lut_div9_chunk_fu_124/r1_U/lut_div9_chunk_r1_rom_U/g0_b0__0_n_0
    SLICE_X18Y136        FDRE                                         r  grp_lut_div9_chunk_fu_124/r1_U/lut_div9_chunk_r1_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=381, unset)          0.638     3.138    grp_lut_div9_chunk_fu_124/r1_U/lut_div9_chunk_r1_rom_U/ap_clk
    SLICE_X18Y136        FDRE                                         r  grp_lut_div9_chunk_fu_124/r1_U/lut_div9_chunk_r1_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X18Y136        FDRE (Setup_fdre_C_D)        0.073     3.176    grp_lut_div9_chunk_fu_124/r1_U/lut_div9_chunk_r1_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.176    
                         arrival time                          -3.041    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div9_chunk_fu_124/r0_U/lut_div9_chunk_r0_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.481ns (20.392%)  route 1.878ns (79.608%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.672     0.672    ap_clk
    SLICE_X19Y136        FDRE                                         r  ap_CS_fsm_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y136        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[28]/Q
                         net (fo=10, routed)          0.599     1.540    grp_lut_div9_chunk_fu_124/q0_U/lut_div9_chunk_q0_rom_U/ap_CS_fsm_reg[36][8]
    SLICE_X17Y136        LUT5 (Prop_lut5_I0_O)        0.053     1.593 f  grp_lut_div9_chunk_fu_124/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_17/O
                         net (fo=1, routed)           0.295     1.888    grp_lut_div9_chunk_fu_124/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_17_n_0
    SLICE_X17Y136        LUT6 (Prop_lut6_I4_O)        0.053     1.941 r  grp_lut_div9_chunk_fu_124/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_7/O
                         net (fo=1, routed)           0.403     2.344    grp_lut_div9_chunk_fu_124/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_7_n_0
    SLICE_X17Y137        LUT6 (Prop_lut6_I0_O)        0.053     2.397 r  grp_lut_div9_chunk_fu_124/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_1/O
                         net (fo=5, routed)           0.581     2.978    grp_lut_div9_chunk_fu_124/r0_U/lut_div9_chunk_r0_rom_U/sel[0]
    SLICE_X18Y136        LUT6 (Prop_lut6_I0_O)        0.053     3.031 r  grp_lut_div9_chunk_fu_124/r0_U/lut_div9_chunk_r0_rom_U/g0_b0/O
                         net (fo=1, routed)           0.000     3.031    grp_lut_div9_chunk_fu_124/r0_U/lut_div9_chunk_r0_rom_U/p_0_out
    SLICE_X18Y136        FDRE                                         r  grp_lut_div9_chunk_fu_124/r0_U/lut_div9_chunk_r0_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=381, unset)          0.638     3.138    grp_lut_div9_chunk_fu_124/r0_U/lut_div9_chunk_r0_rom_U/ap_clk
    SLICE_X18Y136        FDRE                                         r  grp_lut_div9_chunk_fu_124/r0_U/lut_div9_chunk_r0_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X18Y136        FDRE (Setup_fdre_C_D)        0.073     3.176    grp_lut_div9_chunk_fu_124/r0_U/lut_div9_chunk_r0_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.176    
                         arrival time                          -3.031    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div9_chunk_fu_124/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.467ns (20.049%)  route 1.862ns (79.951%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.672     0.672    ap_clk
    SLICE_X18Y137        FDRE                                         r  ap_CS_fsm_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y137        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[24]/Q
                         net (fo=9, routed)           0.787     1.767    grp_lut_div9_chunk_fu_124/q1_U/lut_div9_chunk_q1_rom_U/ap_CS_fsm_reg[36][6]
    SLICE_X21Y137        LUT5 (Prop_lut5_I1_O)        0.053     1.820 f  grp_lut_div9_chunk_fu_124/q1_U/lut_div9_chunk_q1_rom_U/ap_CS_fsm[1]_i_4/O
                         net (fo=5, routed)           0.377     2.197    grp_lut_div9_chunk_fu_124/q1_U/lut_div9_chunk_q1_rom_U/ap_CS_fsm_reg[1]_0
    SLICE_X18Y137        LUT5 (Prop_lut5_I4_O)        0.053     2.250 r  grp_lut_div9_chunk_fu_124/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_4/O
                         net (fo=6, routed)           0.698     2.948    grp_lut_div9_chunk_fu_124/q1_U/lut_div9_chunk_q1_rom_U/r_in_V[1]
    SLICE_X18Y138        LUT5 (Prop_lut5_I2_O)        0.053     3.001 r  grp_lut_div9_chunk_fu_124/q1_U/lut_div9_chunk_q1_rom_U/g0_b0__4/O
                         net (fo=1, routed)           0.000     3.001    grp_lut_div9_chunk_fu_124/q1_U/lut_div9_chunk_q1_rom_U/g0_b0__4_n_0
    SLICE_X18Y138        FDRE                                         r  grp_lut_div9_chunk_fu_124/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=381, unset)          0.638     3.138    grp_lut_div9_chunk_fu_124/q1_U/lut_div9_chunk_q1_rom_U/ap_clk
    SLICE_X18Y138        FDRE                                         r  grp_lut_div9_chunk_fu_124/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X18Y138        FDRE (Setup_fdre_C_D)        0.072     3.175    grp_lut_div9_chunk_fu_124/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.175    
                         arrival time                          -3.001    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 shift_V_cast_cast_reg_626_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            p_Repl2_1_reg_668_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.150ns  (logic 0.467ns (21.717%)  route 1.683ns (78.283%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.672     0.672    ap_clk
    SLICE_X14Y144        FDRE                                         r  shift_V_cast_cast_reg_626_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y144        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  shift_V_cast_cast_reg_626_reg[1]/Q
                         net (fo=10, routed)          0.618     1.598    shift_V_cast_cast_reg_626[1]
    SLICE_X13Y145        LUT5 (Prop_lut5_I0_O)        0.053     1.651 f  p_Repl2_1_reg_668[7]_i_5/O
                         net (fo=1, routed)           0.474     2.125    p_Repl2_1_reg_668[7]_i_5_n_0
    SLICE_X12Y145        LUT6 (Prop_lut6_I4_O)        0.053     2.178 r  p_Repl2_1_reg_668[7]_i_2/O
                         net (fo=8, routed)           0.592     2.769    tmp_10_fu_303_p2
    SLICE_X10Y145        LUT3 (Prop_lut3_I1_O)        0.053     2.822 r  p_Repl2_1_reg_668[5]_i_1/O
                         net (fo=1, routed)           0.000     2.822    p_Repl2_1_reg_668[5]_i_1_n_0
    SLICE_X10Y145        FDRE                                         r  p_Repl2_1_reg_668_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=381, unset)          0.638     3.138    ap_clk
    SLICE_X10Y145        FDRE                                         r  p_Repl2_1_reg_668_reg[5]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X10Y145        FDRE (Setup_fdre_C_D)        0.071     3.174    p_Repl2_1_reg_668_reg[5]
  -------------------------------------------------------------------
                         required time                          3.174    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.137ns  (logic 0.402ns (18.807%)  route 1.735ns (81.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.672     0.672    operator_float_dibkb_U9/ap_clk
    SLICE_X17Y144        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y144        FDRE (Prop_fdre_C_Q)         0.246     0.918 f  operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][3]/Q
                         net (fo=51, routed)          1.735     2.653    operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][0]_0[1]
    SLICE_X14Y137        LUT3 (Prop_lut3_I0_O)        0.156     2.809 r  operator_float_dibkb_U9/dout_array_loop[2].dout_array[2][0]_i_1/O
                         net (fo=1, routed)           0.000     2.809    operator_float_dicud_U10/dout_array_loop[1].din1_cast_array_reg[1][3][0]
    SLICE_X14Y137        FDRE                                         r  operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=381, unset)          0.638     3.138    operator_float_dicud_U10/ap_clk
    SLICE_X14Y137        FDRE                                         r  operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X14Y137        FDRE (Setup_fdre_C_D)        0.071     3.174    operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][0]
  -------------------------------------------------------------------
                         required time                          3.174    
                         arrival time                          -2.809    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 grp_lut_div9_chunk_fu_124/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            reg_147_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.787ns  (logic 0.510ns (28.533%)  route 1.277ns (71.467%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.672     0.672    grp_lut_div9_chunk_fu_124/ap_clk
    SLICE_X23Y136        FDRE                                         r  grp_lut_div9_chunk_fu_124/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y136        FDRE (Prop_fdre_C_Q)         0.246     0.918 r  grp_lut_div9_chunk_fu_124/ap_CS_fsm_reg[1]/Q
                         net (fo=65, routed)          0.325     1.243    grp_lut_div9_chunk_fu_124/grp_lut_div9_chunk_fu_124_ap_ready
    SLICE_X23Y136        LUT3 (Prop_lut3_I0_O)        0.158     1.401 f  grp_lut_div9_chunk_fu_124/call_ret13_i_i_reg_824_0[1]_i_2/O
                         net (fo=23, routed)          0.550     1.951    grp_lut_div9_chunk_fu_124/call_ret13_i_i_reg_824_0[1]_i_2_n_0
    SLICE_X21Y138        LUT5 (Prop_lut5_I2_O)        0.053     2.004 r  grp_lut_div9_chunk_fu_124/reg_147[3]_i_3/O
                         net (fo=1, routed)           0.128     2.133    grp_lut_div9_chunk_fu_124/reg_147[3]_i_3_n_0
    SLICE_X21Y138        LUT6 (Prop_lut6_I5_O)        0.053     2.186 r  grp_lut_div9_chunk_fu_124/reg_147[3]_i_1/O
                         net (fo=4, routed)           0.274     2.459    reg_1470
    SLICE_X23Y137        FDRE                                         r  reg_147_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=381, unset)          0.638     3.138    ap_clk
    SLICE_X23Y137        FDRE                                         r  reg_147_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X23Y137        FDRE (Setup_fdre_C_CE)      -0.244     2.859    reg_147_reg[0]
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -2.459    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 grp_lut_div9_chunk_fu_124/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            reg_147_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.787ns  (logic 0.510ns (28.533%)  route 1.277ns (71.467%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.672     0.672    grp_lut_div9_chunk_fu_124/ap_clk
    SLICE_X23Y136        FDRE                                         r  grp_lut_div9_chunk_fu_124/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y136        FDRE (Prop_fdre_C_Q)         0.246     0.918 r  grp_lut_div9_chunk_fu_124/ap_CS_fsm_reg[1]/Q
                         net (fo=65, routed)          0.325     1.243    grp_lut_div9_chunk_fu_124/grp_lut_div9_chunk_fu_124_ap_ready
    SLICE_X23Y136        LUT3 (Prop_lut3_I0_O)        0.158     1.401 f  grp_lut_div9_chunk_fu_124/call_ret13_i_i_reg_824_0[1]_i_2/O
                         net (fo=23, routed)          0.550     1.951    grp_lut_div9_chunk_fu_124/call_ret13_i_i_reg_824_0[1]_i_2_n_0
    SLICE_X21Y138        LUT5 (Prop_lut5_I2_O)        0.053     2.004 r  grp_lut_div9_chunk_fu_124/reg_147[3]_i_3/O
                         net (fo=1, routed)           0.128     2.133    grp_lut_div9_chunk_fu_124/reg_147[3]_i_3_n_0
    SLICE_X21Y138        LUT6 (Prop_lut6_I5_O)        0.053     2.186 r  grp_lut_div9_chunk_fu_124/reg_147[3]_i_1/O
                         net (fo=4, routed)           0.274     2.459    reg_1470
    SLICE_X23Y137        FDRE                                         r  reg_147_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=381, unset)          0.638     3.138    ap_clk
    SLICE_X23Y137        FDRE                                         r  reg_147_reg[1]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X23Y137        FDRE (Setup_fdre_C_CE)      -0.244     2.859    reg_147_reg[1]
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -2.459    
  -------------------------------------------------------------------
                         slack                                  0.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 operator_float_dibkb_U9/din1_cast_array_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.283     0.283    operator_float_dibkb_U9/ap_clk
    SLICE_X15Y143        FDRE                                         r  operator_float_dibkb_U9/din1_cast_array_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y143        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  operator_float_dibkb_U9/din1_cast_array_reg[0][1]/Q
                         net (fo=1, routed)           0.055     0.438    operator_float_dibkb_U9/din1_cast_array_reg[0][1]
    SLICE_X15Y143        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.298     0.298    operator_float_dibkb_U9/ap_clk
    SLICE_X15Y143        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X15Y143        FDRE (Hold_fdre_C_D)         0.044     0.342    operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.342    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 shift_V_1_reg_652_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            shift_V_4_reg_657_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.146ns (73.632%)  route 0.052ns (26.368%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.283     0.283    ap_clk
    SLICE_X14Y144        FDRE                                         r  shift_V_1_reg_652_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y144        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  shift_V_1_reg_652_reg[0]/Q
                         net (fo=1, routed)           0.052     0.454    shift_V_1_reg_652[0]
    SLICE_X15Y144        LUT4 (Prop_lut4_I3_O)        0.028     0.482 r  shift_V_4_reg_657[0]_i_1/O
                         net (fo=1, routed)           0.000     0.482    shift_V_4_fu_283_p3[0]
    SLICE_X15Y144        FDRE                                         r  shift_V_4_reg_657_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.298     0.298    ap_clk
    SLICE_X15Y144        FDRE                                         r  shift_V_4_reg_657_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X15Y144        FDRE (Hold_fdre_C_D)         0.060     0.358    shift_V_4_reg_657_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.482    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 new_mant_V_1_reg_608_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_float_dicud_U10/dout_array_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.427%)  route 0.107ns (45.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.283     0.283    ap_clk
    SLICE_X21Y142        FDRE                                         r  new_mant_V_1_reg_608_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y142        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  new_mant_V_1_reg_608_reg[0]/Q
                         net (fo=2, routed)           0.107     0.490    operator_float_dicud_U10/Q[0]
    SLICE_X20Y141        LUT3 (Prop_lut3_I0_O)        0.028     0.518 r  operator_float_dicud_U10/dout_array[0][0]_i_1/O
                         net (fo=1, routed)           0.000     0.518    operator_float_dicud_U10/SHIFT_LEFT[0]
    SLICE_X20Y141        FDRE                                         r  operator_float_dicud_U10/dout_array_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.298     0.298    operator_float_dicud_U10/ap_clk
    SLICE_X20Y141        FDRE                                         r  operator_float_dicud_U10/dout_array_reg[0][0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X20Y141        FDRE (Hold_fdre_C_D)         0.087     0.385    operator_float_dicud_U10/dout_array_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.518    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 tmp_2_reg_688_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xf_V_reg_698_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.148ns (65.695%)  route 0.077ns (34.305%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.283     0.283    ap_clk
    SLICE_X14Y139        FDRE                                         r  tmp_2_reg_688_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y139        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  tmp_2_reg_688_reg[15]/Q
                         net (fo=1, routed)           0.077     0.479    tmp_2_reg_688[15]
    SLICE_X15Y139        LUT3 (Prop_lut3_I0_O)        0.030     0.509 r  xf_V_reg_698[15]_i_1/O
                         net (fo=1, routed)           0.000     0.509    xf_V_fu_344_p3[15]
    SLICE_X15Y139        FDRE                                         r  xf_V_reg_698_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.298     0.298    ap_clk
    SLICE_X15Y139        FDRE                                         r  xf_V_reg_698_reg[15]/C
                         clock pessimism              0.000     0.298    
    SLICE_X15Y139        FDRE (Hold_fdre_C_D)         0.075     0.373    xf_V_reg_698_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.373    
                         arrival time                           0.509    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            tmp_2_reg_688_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.640%)  route 0.111ns (46.360%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.283     0.283    operator_float_dibkb_U9/ap_clk
    SLICE_X13Y140        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y140        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][22]/Q
                         net (fo=4, routed)           0.111     0.494    operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][22]
    SLICE_X14Y139        LUT4 (Prop_lut4_I0_O)        0.028     0.522 r  operator_float_dibkb_U9/tmp_2_reg_688[21]_i_1/O
                         net (fo=1, routed)           0.000     0.522    grp_fu_326_p2[21]
    SLICE_X14Y139        FDRE                                         r  tmp_2_reg_688_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.298     0.298    ap_clk
    SLICE_X14Y139        FDRE                                         r  tmp_2_reg_688_reg[21]/C
                         clock pessimism              0.000     0.298    
    SLICE_X14Y139        FDRE (Hold_fdre_C_D)         0.087     0.385    tmp_2_reg_688_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.522    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 tmp_2_reg_688_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xf_V_reg_698_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.151ns (65.858%)  route 0.078ns (34.142%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.283     0.283    ap_clk
    SLICE_X14Y138        FDRE                                         r  tmp_2_reg_688_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y138        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  tmp_2_reg_688_reg[18]/Q
                         net (fo=1, routed)           0.078     0.480    tmp_2_reg_688[18]
    SLICE_X15Y138        LUT3 (Prop_lut3_I0_O)        0.033     0.513 r  xf_V_reg_698[18]_i_1/O
                         net (fo=1, routed)           0.000     0.513    xf_V_fu_344_p3[18]
    SLICE_X15Y138        FDRE                                         r  xf_V_reg_698_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.298     0.298    ap_clk
    SLICE_X15Y138        FDRE                                         r  xf_V_reg_698_reg[18]/C
                         clock pessimism              0.000     0.298    
    SLICE_X15Y138        FDRE (Hold_fdre_C_D)         0.075     0.373    xf_V_reg_698_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.373    
                         arrival time                           0.513    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.146ns (58.592%)  route 0.103ns (41.408%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.283     0.283    operator_float_dibkb_U9/ap_clk
    SLICE_X18Y141        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y141        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][4]/Q
                         net (fo=2, routed)           0.103     0.504    operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][4]
    SLICE_X16Y141        LUT6 (Prop_lut6_I1_O)        0.028     0.532 r  operator_float_dibkb_U9/dout_array_loop[2].dout_array[2][0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.532    operator_float_dibkb_U9/dout_array_loop[2].dout_array[2][0]_i_1__0_n_0
    SLICE_X16Y141        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.298     0.298    operator_float_dibkb_U9/ap_clk
    SLICE_X16Y141        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X16Y141        FDRE (Hold_fdre_C_D)         0.087     0.385    operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.532    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 shift_V_1_reg_652_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            shift_V_4_reg_657_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.228%)  route 0.127ns (49.772%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.283     0.283    ap_clk
    SLICE_X13Y143        FDRE                                         r  shift_V_1_reg_652_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y143        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  shift_V_1_reg_652_reg[5]/Q
                         net (fo=1, routed)           0.127     0.510    shift_V_1_reg_652[5]
    SLICE_X14Y143        LUT3 (Prop_lut3_I2_O)        0.028     0.538 r  shift_V_4_reg_657[5]_i_1/O
                         net (fo=1, routed)           0.000     0.538    shift_V_4_reg_657[5]_i_1_n_0
    SLICE_X14Y143        FDRE                                         r  shift_V_4_reg_657_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.298     0.298    ap_clk
    SLICE_X14Y143        FDRE                                         r  shift_V_4_reg_657_reg[5]/C
                         clock pessimism              0.000     0.298    
    SLICE_X14Y143        FDRE (Hold_fdre_C_D)         0.087     0.385    shift_V_4_reg_657_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.538    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (54.952%)  route 0.105ns (45.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.283     0.283    operator_float_dibkb_U9/ap_clk
    SLICE_X13Y141        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y141        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][3]/Q
                         net (fo=1, routed)           0.105     0.488    operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][3]
    SLICE_X13Y141        LUT6 (Prop_lut6_I5_O)        0.028     0.516 r  operator_float_dibkb_U9/dout_array_loop[2].dout_array[2][3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.516    operator_float_dibkb_U9/dout_array_loop[2].dout_array[2][3]_i_1__0_n_0
    SLICE_X13Y141        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.298     0.298    operator_float_dibkb_U9/ap_clk
    SLICE_X13Y141        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][3]/C
                         clock pessimism              0.000     0.298    
    SLICE_X13Y141        FDRE (Hold_fdre_C_D)         0.061     0.359    operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            tmp_2_reg_688_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.130%)  route 0.104ns (44.870%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.283     0.283    operator_float_dibkb_U9/ap_clk
    SLICE_X15Y142        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y142        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][1]/Q
                         net (fo=2, routed)           0.104     0.487    operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][1]
    SLICE_X15Y141        LUT6 (Prop_lut6_I5_O)        0.028     0.515 r  operator_float_dibkb_U9/tmp_2_reg_688[1]_i_1/O
                         net (fo=1, routed)           0.000     0.515    grp_fu_326_p2[1]
    SLICE_X15Y141        FDRE                                         r  tmp_2_reg_688_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.298     0.298    ap_clk
    SLICE_X15Y141        FDRE                                         r  tmp_2_reg_688_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X15Y141        FDRE (Hold_fdre_C_D)         0.060     0.358    tmp_2_reg_688_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDSE/C   n/a            0.750         2.500       1.750      SLICE_X23Y136  grp_lut_div9_chunk_fu_124/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X23Y136  grp_lut_div9_chunk_fu_124/ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X21Y142  new_mant_V_1_reg_608_reg[21]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X21Y143  new_mant_V_1_reg_608_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X21Y144  new_mant_V_1_reg_608_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X21Y142  new_mant_V_1_reg_608_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X21Y142  new_mant_V_1_reg_608_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X21Y142  new_mant_V_1_reg_608_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X21Y143  new_mant_V_1_reg_608_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X21Y144  new_mant_V_1_reg_608_reg[8]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.400         1.250       0.850      SLICE_X23Y136  grp_lut_div9_chunk_fu_124/ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X23Y136  grp_lut_div9_chunk_fu_124/ap_CS_fsm_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X21Y142  new_mant_V_1_reg_608_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X21Y143  new_mant_V_1_reg_608_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X21Y144  new_mant_V_1_reg_608_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X21Y142  new_mant_V_1_reg_608_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X21Y142  new_mant_V_1_reg_608_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X21Y142  new_mant_V_1_reg_608_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X21Y143  new_mant_V_1_reg_608_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X21Y144  new_mant_V_1_reg_608_reg[8]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         1.250       0.900      SLICE_X21Y139  ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X23Y138  ap_CS_fsm_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X21Y139  ap_CS_fsm_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X19Y138  ap_CS_fsm_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X23Y138  ap_CS_fsm_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X21Y139  ap_CS_fsm_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X22Y138  ap_CS_fsm_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X19Y139  ap_CS_fsm_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X20Y137  ap_CS_fsm_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X19Y138  ap_CS_fsm_reg[18]/C



