vhdtdtfi -lib work {C:/Users/Nikhil Handyal/Documents/Spring 2012/EE 201/Xillinx/Final Project/Spectrum_Analyzer/ram_test.v} -lang verilog -prj Spectrum_Analyzer -o inputData_RRAM_test.spl -module inputData_RRAM_test -template C:/Xilinx/13.2/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 inputData_RRAM_test.spl {C:/Users/Nikhil Handyal/Documents/Spring 2012/EE 201/Xillinx/Final Project/Spectrum_Analyzer/inputData_RRAM_test.sym} 
vhdtdtfi -lib work {C:/Users/Nikhil Handyal/Documents/Spring 2012/EE 201/Xillinx/Final Project/Spectrum_Analyzer/ram_test.v} -lang verilog -prj Spectrum_Analyzer -o inputData_RRAM_test.spl -module inputData_RRAM_test -template C:/Xilinx/13.2/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 inputData_RRAM_test.spl {C:/Users/Nikhil Handyal/Documents/Spring 2012/EE 201/Xillinx/Final Project/Spectrum_Analyzer/inputData_RRAM_test.sym} 
