/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_pcie3_v3_0_7
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap axi_pcie3_v3_0_7 /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_pcie3_v3_0_7
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 +incdir+/home/feilong/.cxl.ip/incl -work axi_pcie3_v3_0_7 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_pcie3_v3_0_7/.cxl.verilog.axi_pcie3_v3_0_7.axi_pcie3_v3_0_7.lin64.cmf
