============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.13-s073_1
  Generated on:           Mar 22 2024  12:20:59 pm
  Module:                 labLSI
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin ascending_reg563/CK->D
          Group: clk
     Startpoint: (R) ascending_reg563/CK
          Clock: (R) clk
       Endpoint: (R) ascending_reg563/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     424            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     424            0     
                                              
             Setup:-     107                  
     Required Time:=     317                  
      Launch Clock:-       0                  
         Data Path:-     317                  
             Slack:=       0                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  ascending_reg563/CK -       -     R     (arrival)     28    -     0     -       0    (-,-) 
  ascending_reg563/Q  -       CK->Q R     DFFHQX4        1 14.2    46   230     230    (-,-) 
  g11403/Y            -       A->Y  F     CLKINVX12      3 12.7    31    33     264    (-,-) 
  g11146__4319/Y      -       A1->Y R     OAI21X4        1  4.7    76    54     317    (-,-) 
  ascending_reg563/D  -       -     R     DFFHQX4        1    -     -     0     317    (-,-) 
#--------------------------------------------------------------------------------------------



Path 2: MET (7 ps) Setup Check with Pin curr_state_reg[0]521/CK->D
          Group: clk
     Startpoint: (R) reset
          Clock: (R) clk
       Endpoint: (R) curr_state_reg[0]521/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     424            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     424            0     
                                              
             Setup:-     107                  
     Required Time:=     317                  
      Launch Clock:-       0                  
       Input Delay:-     212                  
         Data Path:-      99                  
             Slack:=       7                  

Exceptions/Constraints:
  input_delay             212             bound_flasher_gate.s_line_6 

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reset                  -       -     R     (arrival)      7 26.2     0     0     212    (-,-) 
  g11290__5526/Y         -       B->Y  F     NAND2X8        1  6.9    60    36     248    (-,-) 
  g11163__5526/Y         -       A1->Y R     OAI21X4        1  4.6    76    62     311    (-,-) 
  curr_state_reg[0]521/D -       -     R     DFFHQX1        1    -     -     0     311    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 3: MET (20 ps) Setup Check with Pin ascending_reg/CK->D
          Group: clk
     Startpoint: (R) ascending_reg563/CK
          Clock: (R) clk
       Endpoint: (F) ascending_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     424            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     424            0     
                                              
             Setup:-      41                  
     Required Time:=     383                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=      20                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  ascending_reg563/CK -       -     R     (arrival)     28    -     0     -       0    (-,-) 
  ascending_reg563/Q  -       CK->Q F     DFFHQX4        1 14.2    48   262     262    (-,-) 
  g11403/Y            -       A->Y  R     CLKINVX12      3 12.7    30    32     293    (-,-) 
  g11322__8428/Y      -       B->Y  F     NAND2X2        1  4.7   107    70     363    (-,-) 
  ascending_reg/D     -       -     F     DFFHQX4        1    -     -     0     363    (-,-) 
#--------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

