Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 15 23:24:14 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                                             Violations  
-------  --------  ------------------------------------------------------  ----------  
SYNTH-6  Warning   Timing of a RAM block might be sub-optimal              2           
XDCC-7   Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (55)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (55)
--------------------------------
 There are 55 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     82.162        0.000                      0                 1019        0.102        0.000                      0                 1019        3.000        0.000                       0                   417  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk_0                {0.000 5.000}        10.000          100.000         
  clk_out1_clk_10_1  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_10_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_10_1       82.162        0.000                      0                 1019        0.102        0.000                      0                 1019       49.500        0.000                       0                   413  
  clkfbout_clk_10_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)                                                   
(none)             clk_out1_clk_10_1                     
(none)             clkfbout_clk_10_1                     
(none)                                clk_out1_clk_10_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_10_1
  To Clock:  clk_out1_clk_10_1

Setup :            0  Failing Endpoints,  Worst Slack       82.162ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.162ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10_1 rise@100.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        16.947ns  (logic 3.015ns (17.791%)  route 13.932ns (82.209%))
  Logic Levels:           10  (CARRY4=1 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 98.558 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         1.571    -0.881    sm/clk_out1
    SLICE_X48Y47         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.425 f  sm/D_states_q_reg[3]/Q
                         net (fo=137, routed)         2.278     1.852    sm/D_states_q[3]
    SLICE_X57Y40         LUT4 (Prop_lut4_I1_O)        0.150     2.002 f  sm/D_decrease_timer_q_i_4/O
                         net (fo=33, routed)          3.097     5.100    sm/D_decrease_timer_q_i_4_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.326     5.426 r  sm/ram_reg_i_107/O
                         net (fo=2, routed)           0.942     6.368    sm/ram_reg_i_107_n_0
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124     6.492 r  sm/out_sig0_carry_i_35/O
                         net (fo=1, routed)           0.656     7.148    sm/out_sig0_carry_i_35_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.272 r  sm/out_sig0_carry_i_10/O
                         net (fo=55, routed)          2.038     9.309    L_reg/M_sm_ra1[2]
    SLICE_X51Y53         MUXF7 (Prop_muxf7_S_O)       0.276     9.585 f  L_reg/ram_reg_i_29/O
                         net (fo=13, routed)          0.999    10.584    L_reg/D_registers_q_reg[3][6]_0
    SLICE_X53Y50         LUT1 (Prop_lut1_I0_O)        0.327    10.911 r  L_reg/out_sig0_carry__0_i_2/O
                         net (fo=1, routed)           0.193    11.104    alum/ram_reg_i_75_0[0]
    SLICE_X52Y50         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.649    11.753 r  alum/out_sig0_carry__0/O[3]
                         net (fo=1, routed)           1.086    12.839    alum/data0[7]
    SLICE_X51Y50         LUT3 (Prop_lut3_I0_O)        0.307    13.146 r  alum/ram_reg_i_69/O
                         net (fo=1, routed)           0.665    13.811    sm/ram_reg_11
    SLICE_X51Y50         LUT6 (Prop_lut6_I4_O)        0.124    13.935 r  sm/ram_reg_i_28/O
                         net (fo=3, routed)           1.379    15.315    sm/D_states_q_reg[0]_7
    SLICE_X49Y40         LUT5 (Prop_lut5_I4_O)        0.152    15.467 r  sm/ram_reg_i_6/O
                         net (fo=1, routed)           0.598    16.065    brams/bram2/ram_reg_0[7]
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         1.494    98.558    brams/bram2/clk_out1
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.577    99.135    
                         clock uncertainty           -0.140    98.995    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.768    98.227    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         98.227    
                         arrival time                         -16.065    
  -------------------------------------------------------------------
                         slack                                 82.162    

Slack (MET) :             82.221ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10_1 rise@100.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        16.886ns  (logic 3.525ns (20.875%)  route 13.361ns (79.125%))
  Logic Levels:           11  (CARRY4=2 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 98.558 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         1.571    -0.881    sm/clk_out1
    SLICE_X48Y47         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.425 f  sm/D_states_q_reg[3]/Q
                         net (fo=137, routed)         2.278     1.852    sm/D_states_q[3]
    SLICE_X57Y40         LUT4 (Prop_lut4_I1_O)        0.150     2.002 f  sm/D_decrease_timer_q_i_4/O
                         net (fo=33, routed)          3.097     5.100    sm/D_decrease_timer_q_i_4_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.326     5.426 r  sm/ram_reg_i_107/O
                         net (fo=2, routed)           0.942     6.368    sm/ram_reg_i_107_n_0
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124     6.492 r  sm/out_sig0_carry_i_35/O
                         net (fo=1, routed)           0.656     7.148    sm/out_sig0_carry_i_35_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.272 r  sm/out_sig0_carry_i_10/O
                         net (fo=55, routed)          2.038     9.309    L_reg/M_sm_ra1[2]
    SLICE_X51Y53         MUXF7 (Prop_muxf7_S_O)       0.276     9.585 f  L_reg/ram_reg_i_29/O
                         net (fo=13, routed)          0.999    10.584    L_reg/D_registers_q_reg[3][6]_0
    SLICE_X53Y50         LUT1 (Prop_lut1_I0_O)        0.327    10.911 r  L_reg/out_sig0_carry__0_i_2/O
                         net (fo=1, routed)           0.193    11.104    alum/ram_reg_i_75_0[0]
    SLICE_X52Y50         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    11.710 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.710    alum/out_sig0_carry__0_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.033 r  alum/out_sig0_carry__1/O[1]
                         net (fo=1, routed)           0.985    13.018    alum/data0[9]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.334    13.352 r  alum/ram_reg_i_63/O
                         net (fo=1, routed)           0.299    13.651    sm/ram_reg_14
    SLICE_X49Y50         LUT6 (Prop_lut6_I4_O)        0.326    13.977 r  sm/ram_reg_i_24/O
                         net (fo=3, routed)           1.001    14.978    sm/D_states_q_reg[0]_8
    SLICE_X48Y37         LUT5 (Prop_lut5_I4_O)        0.153    15.131 r  sm/ram_reg_i_4/O
                         net (fo=1, routed)           0.874    16.005    brams/bram2/ram_reg_0[9]
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         1.494    98.558    brams/bram2/clk_out1
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.577    99.135    
                         clock uncertainty           -0.140    98.995    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.769    98.226    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         98.226    
                         arrival time                         -16.005    
  -------------------------------------------------------------------
                         slack                                 82.221    

Slack (MET) :             82.272ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10_1 rise@100.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        17.039ns  (logic 2.987ns (17.531%)  route 14.052ns (82.469%))
  Logic Levels:           10  (CARRY4=1 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 98.558 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         1.571    -0.881    sm/clk_out1
    SLICE_X48Y47         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.425 f  sm/D_states_q_reg[3]/Q
                         net (fo=137, routed)         2.278     1.852    sm/D_states_q[3]
    SLICE_X57Y40         LUT4 (Prop_lut4_I1_O)        0.150     2.002 f  sm/D_decrease_timer_q_i_4/O
                         net (fo=33, routed)          3.097     5.100    sm/D_decrease_timer_q_i_4_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.326     5.426 r  sm/ram_reg_i_107/O
                         net (fo=2, routed)           0.942     6.368    sm/ram_reg_i_107_n_0
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124     6.492 r  sm/out_sig0_carry_i_35/O
                         net (fo=1, routed)           0.656     7.148    sm/out_sig0_carry_i_35_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.272 r  sm/out_sig0_carry_i_10/O
                         net (fo=55, routed)          2.038     9.309    L_reg/M_sm_ra1[2]
    SLICE_X51Y53         MUXF7 (Prop_muxf7_S_O)       0.276     9.585 f  L_reg/ram_reg_i_29/O
                         net (fo=13, routed)          0.999    10.584    L_reg/D_registers_q_reg[3][6]_0
    SLICE_X53Y50         LUT1 (Prop_lut1_I0_O)        0.327    10.911 r  L_reg/out_sig0_carry__0_i_2/O
                         net (fo=1, routed)           0.193    11.104    alum/ram_reg_i_75_0[0]
    SLICE_X52Y50         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.649    11.753 r  alum/out_sig0_carry__0/O[3]
                         net (fo=1, routed)           1.086    12.839    alum/data0[7]
    SLICE_X51Y50         LUT3 (Prop_lut3_I0_O)        0.307    13.146 r  alum/ram_reg_i_69/O
                         net (fo=1, routed)           0.665    13.811    sm/ram_reg_11
    SLICE_X51Y50         LUT6 (Prop_lut6_I4_O)        0.124    13.935 r  sm/ram_reg_i_28/O
                         net (fo=3, routed)           1.379    15.315    display/ram_reg_14
    SLICE_X49Y40         LUT5 (Prop_lut5_I3_O)        0.124    15.439 r  display/ram_reg_i_6__0/O
                         net (fo=1, routed)           0.718    16.157    brams/bram1/ADDRARDADDR[7]
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         1.494    98.558    brams/bram1/clk_out1
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.577    99.135    
                         clock uncertainty           -0.140    98.995    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    98.429    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         98.429    
                         arrival time                         -16.157    
  -------------------------------------------------------------------
                         slack                                 82.272    

Slack (MET) :             82.395ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10_1 rise@100.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        16.713ns  (logic 2.976ns (17.807%)  route 13.737ns (82.193%))
  Logic Levels:           11  (CARRY4=2 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 98.558 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         1.571    -0.881    sm/clk_out1
    SLICE_X48Y47         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.425 f  sm/D_states_q_reg[3]/Q
                         net (fo=137, routed)         2.278     1.852    sm/D_states_q[3]
    SLICE_X57Y40         LUT4 (Prop_lut4_I1_O)        0.150     2.002 f  sm/D_decrease_timer_q_i_4/O
                         net (fo=33, routed)          3.097     5.100    sm/D_decrease_timer_q_i_4_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.326     5.426 r  sm/ram_reg_i_107/O
                         net (fo=2, routed)           0.942     6.368    sm/ram_reg_i_107_n_0
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124     6.492 r  sm/out_sig0_carry_i_35/O
                         net (fo=1, routed)           0.656     7.148    sm/out_sig0_carry_i_35_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.272 r  sm/out_sig0_carry_i_10/O
                         net (fo=55, routed)          2.038     9.309    L_reg/M_sm_ra1[2]
    SLICE_X51Y53         MUXF7 (Prop_muxf7_S_O)       0.276     9.585 f  L_reg/ram_reg_i_29/O
                         net (fo=13, routed)          0.999    10.584    L_reg/D_registers_q_reg[3][6]_0
    SLICE_X53Y50         LUT1 (Prop_lut1_I0_O)        0.299    10.883 r  L_reg/i__carry__0_i_2__4/O
                         net (fo=1, routed)           0.526    11.409    alum/ram_reg_i_75_1[1]
    SLICE_X50Y50         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.813 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.813    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.052 r  alum/out_sig0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.588    12.640    alum/data1[10]
    SLICE_X49Y51         LUT3 (Prop_lut3_I2_O)        0.301    12.941 r  alum/ram_reg_i_60/O
                         net (fo=1, routed)           0.665    13.606    sm/ram_reg_17
    SLICE_X49Y51         LUT6 (Prop_lut6_I4_O)        0.124    13.730 r  sm/ram_reg_i_22/O
                         net (fo=3, routed)           1.002    14.733    sm/D_states_q_reg[0]_9
    SLICE_X48Y40         LUT5 (Prop_lut5_I4_O)        0.153    14.886 r  sm/ram_reg_i_3/O
                         net (fo=1, routed)           0.946    15.831    brams/bram2/ram_reg_0[10]
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         1.494    98.558    brams/bram2/clk_out1
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.577    99.135    
                         clock uncertainty           -0.140    98.995    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.769    98.226    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         98.226    
                         arrival time                         -15.831    
  -------------------------------------------------------------------
                         slack                                 82.395    

Slack (MET) :             82.465ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10_1 rise@100.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        16.643ns  (logic 3.180ns (19.108%)  route 13.463ns (80.892%))
  Logic Levels:           11  (CARRY4=2 LUT1=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 98.558 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         1.571    -0.881    sm/clk_out1
    SLICE_X48Y47         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.425 f  sm/D_states_q_reg[3]/Q
                         net (fo=137, routed)         2.278     1.852    sm/D_states_q[3]
    SLICE_X57Y40         LUT4 (Prop_lut4_I1_O)        0.150     2.002 f  sm/D_decrease_timer_q_i_4/O
                         net (fo=33, routed)          3.097     5.100    sm/D_decrease_timer_q_i_4_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.326     5.426 r  sm/ram_reg_i_107/O
                         net (fo=2, routed)           0.942     6.368    sm/ram_reg_i_107_n_0
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124     6.492 r  sm/out_sig0_carry_i_35/O
                         net (fo=1, routed)           0.656     7.148    sm/out_sig0_carry_i_35_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.272 r  sm/out_sig0_carry_i_10/O
                         net (fo=55, routed)          2.038     9.309    L_reg/M_sm_ra1[2]
    SLICE_X51Y53         MUXF7 (Prop_muxf7_S_O)       0.276     9.585 f  L_reg/ram_reg_i_29/O
                         net (fo=13, routed)          0.999    10.584    L_reg/D_registers_q_reg[3][6]_0
    SLICE_X53Y50         LUT1 (Prop_lut1_I0_O)        0.327    10.911 r  L_reg/out_sig0_carry__0_i_2/O
                         net (fo=1, routed)           0.193    11.104    alum/ram_reg_i_75_0[0]
    SLICE_X52Y50         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    11.710 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.710    alum/out_sig0_carry__0_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.929 r  alum/out_sig0_carry__1/O[0]
                         net (fo=1, routed)           0.420    12.349    sm/O[0]
    SLICE_X49Y51         LUT4 (Prop_lut4_I3_O)        0.295    12.644 r  sm/ram_reg_i_66/O
                         net (fo=1, routed)           0.682    13.326    sm/ram_reg_i_66_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124    13.450 r  sm/ram_reg_i_26/O
                         net (fo=3, routed)           1.388    14.838    sm/D_registers_q_reg[5][8]
    SLICE_X49Y40         LUT5 (Prop_lut5_I4_O)        0.153    14.991 r  sm/ram_reg_i_5/O
                         net (fo=1, routed)           0.770    15.761    brams/bram2/ram_reg_0[8]
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         1.494    98.558    brams/bram2/clk_out1
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.577    99.135    
                         clock uncertainty           -0.140    98.995    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.769    98.226    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         98.226    
                         arrival time                         -15.761    
  -------------------------------------------------------------------
                         slack                                 82.465    

Slack (MET) :             82.576ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10_1 rise@100.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        16.526ns  (logic 3.469ns (20.991%)  route 13.057ns (79.009%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 98.558 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         1.571    -0.881    sm/clk_out1
    SLICE_X48Y47         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.425 f  sm/D_states_q_reg[3]/Q
                         net (fo=137, routed)         2.278     1.852    sm/D_states_q[3]
    SLICE_X57Y40         LUT4 (Prop_lut4_I1_O)        0.150     2.002 f  sm/D_decrease_timer_q_i_4/O
                         net (fo=33, routed)          3.097     5.100    sm/D_decrease_timer_q_i_4_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.326     5.426 r  sm/ram_reg_i_107/O
                         net (fo=2, routed)           0.942     6.368    sm/ram_reg_i_107_n_0
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124     6.492 r  sm/out_sig0_carry_i_35/O
                         net (fo=1, routed)           0.656     7.148    sm/out_sig0_carry_i_35_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.272 r  sm/out_sig0_carry_i_10/O
                         net (fo=55, routed)          1.856     9.128    L_reg/M_sm_ra1[2]
    SLICE_X52Y53         MUXF7 (Prop_muxf7_S_O)       0.292     9.420 r  L_reg/ram_reg_i_23/O
                         net (fo=10, routed)          0.962    10.382    L_reg/D_registers_q_reg[3][9]_0
    SLICE_X52Y50         LUT3 (Prop_lut3_I0_O)        0.322    10.704 r  L_reg/out_sig0_carry__1_i_17/O
                         net (fo=2, routed)           0.507    11.212    alum/ram_reg_i_66_0[1]
    SLICE_X52Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.888    12.100 r  alum/out_sig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.100    alum/out_sig0_carry__1_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.319 r  alum/out_sig0_carry__2/O[0]
                         net (fo=1, routed)           0.309    12.628    alum/p_1_in
    SLICE_X49Y52         LUT4 (Prop_lut4_I2_O)        0.295    12.923 r  alum/ram_reg_i_50/O
                         net (fo=1, routed)           0.263    13.186    sm/ram_reg_19
    SLICE_X49Y52         LUT5 (Prop_lut5_I4_O)        0.124    13.310 r  sm/ram_reg_i_18/O
                         net (fo=3, routed)           1.245    14.555    sm/D_states_q_reg[0]_10
    SLICE_X48Y40         LUT5 (Prop_lut5_I4_O)        0.149    14.704 r  sm/ram_reg_i_1/O
                         net (fo=1, routed)           0.941    15.645    brams/bram2/ram_reg_0[12]
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         1.494    98.558    brams/bram2/clk_out1
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.577    99.135    
                         clock uncertainty           -0.140    98.995    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.774    98.221    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         98.221    
                         arrival time                         -15.645    
  -------------------------------------------------------------------
                         slack                                 82.576    

Slack (MET) :             82.608ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10_1 rise@100.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        16.702ns  (logic 3.496ns (20.931%)  route 13.206ns (79.069%))
  Logic Levels:           11  (CARRY4=2 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 98.558 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         1.571    -0.881    sm/clk_out1
    SLICE_X48Y47         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.425 f  sm/D_states_q_reg[3]/Q
                         net (fo=137, routed)         2.278     1.852    sm/D_states_q[3]
    SLICE_X57Y40         LUT4 (Prop_lut4_I1_O)        0.150     2.002 f  sm/D_decrease_timer_q_i_4/O
                         net (fo=33, routed)          3.097     5.100    sm/D_decrease_timer_q_i_4_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.326     5.426 r  sm/ram_reg_i_107/O
                         net (fo=2, routed)           0.942     6.368    sm/ram_reg_i_107_n_0
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124     6.492 r  sm/out_sig0_carry_i_35/O
                         net (fo=1, routed)           0.656     7.148    sm/out_sig0_carry_i_35_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.272 r  sm/out_sig0_carry_i_10/O
                         net (fo=55, routed)          2.038     9.309    L_reg/M_sm_ra1[2]
    SLICE_X51Y53         MUXF7 (Prop_muxf7_S_O)       0.276     9.585 f  L_reg/ram_reg_i_29/O
                         net (fo=13, routed)          0.999    10.584    L_reg/D_registers_q_reg[3][6]_0
    SLICE_X53Y50         LUT1 (Prop_lut1_I0_O)        0.327    10.911 r  L_reg/out_sig0_carry__0_i_2/O
                         net (fo=1, routed)           0.193    11.104    alum/ram_reg_i_75_0[0]
    SLICE_X52Y50         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    11.710 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.710    alum/out_sig0_carry__0_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.033 r  alum/out_sig0_carry__1/O[1]
                         net (fo=1, routed)           0.985    13.018    alum/data0[9]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.334    13.352 r  alum/ram_reg_i_63/O
                         net (fo=1, routed)           0.299    13.651    sm/ram_reg_14
    SLICE_X49Y50         LUT6 (Prop_lut6_I4_O)        0.326    13.977 r  sm/ram_reg_i_24/O
                         net (fo=3, routed)           1.001    14.978    display/ram_reg_10
    SLICE_X48Y37         LUT5 (Prop_lut5_I3_O)        0.124    15.102 r  display/ram_reg_i_4__0/O
                         net (fo=1, routed)           0.719    15.821    brams/bram1/ADDRARDADDR[9]
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         1.494    98.558    brams/bram1/clk_out1
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.577    99.135    
                         clock uncertainty           -0.140    98.995    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    98.429    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         98.429    
                         arrival time                         -15.821    
  -------------------------------------------------------------------
                         slack                                 82.608    

Slack (MET) :             82.801ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10_1 rise@100.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        16.294ns  (logic 2.933ns (18.001%)  route 13.361ns (81.999%))
  Logic Levels:           11  (CARRY4=1 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 98.558 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         1.571    -0.881    sm/clk_out1
    SLICE_X51Y43         FDSE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDSE (Prop_fdse_C_Q)         0.456    -0.425 r  sm/D_states_q_reg[2]/Q
                         net (fo=138, routed)         2.418     1.992    sm/D_states_q[2]
    SLICE_X54Y42         LUT4 (Prop_lut4_I2_O)        0.146     2.138 r  sm/D_accel_timer_q[3]_i_3/O
                         net (fo=9, routed)           2.422     4.560    sm/D_accel_timer_q[3]_i_3_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I2_O)        0.328     4.888 r  sm/out_sig0_carry_i_43/O
                         net (fo=3, routed)           1.344     6.232    sm/out_sig0_carry_i_43_n_0
    SLICE_X46Y44         LUT6 (Prop_lut6_I4_O)        0.124     6.356 r  sm/D_registers_d_reg[7]_i_22/O
                         net (fo=2, routed)           0.314     6.670    sm/D_registers_d_reg[7]_i_22_n_0
    SLICE_X46Y43         LUT6 (Prop_lut6_I4_O)        0.124     6.794 r  sm/out_sig0_carry__0_i_26/O
                         net (fo=1, routed)           0.343     7.137    sm/out_sig0_carry__0_i_26_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.261 r  sm/out_sig0_carry__0_i_17/O
                         net (fo=8, routed)           1.716     8.977    sm/M_sm_bsel[0]
    SLICE_X52Y52         LUT3 (Prop_lut3_I2_O)        0.148     9.125 r  sm/out_sig0_carry_i_22/O
                         net (fo=22, routed)          1.386    10.511    L_reg/out_sig0_carry__1
    SLICE_X50Y50         LUT6 (Prop_lut6_I5_O)        0.328    10.839 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=2, routed)           0.000    10.839    alum/ram_reg_i_75_2[1]
    SLICE_X50Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.417 r  alum/out_sig0_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.561    11.978    alum/data1[6]
    SLICE_X49Y50         LUT4 (Prop_lut4_I0_O)        0.301    12.279 r  alum/ram_reg_i_73/O
                         net (fo=1, routed)           0.502    12.781    sm/D_registers_q_reg[7][6]
    SLICE_X48Y50         LUT5 (Prop_lut5_I3_O)        0.124    12.905 r  sm/ram_reg_i_30/O
                         net (fo=3, routed)           1.248    14.153    display/ram_reg_16
    SLICE_X48Y37         LUT5 (Prop_lut5_I3_O)        0.152    14.305 r  display/ram_reg_i_7__0/O
                         net (fo=1, routed)           1.108    15.413    brams/bram2/ram_reg_0[6]
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         1.494    98.558    brams/bram2/clk_out1
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.563    99.121    
                         clock uncertainty           -0.140    98.981    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.768    98.213    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         98.213    
                         arrival time                         -15.413    
  -------------------------------------------------------------------
                         slack                                 82.801    

Slack (MET) :             82.848ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10_1 rise@100.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        16.448ns  (logic 2.916ns (17.728%)  route 13.532ns (82.272%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 98.558 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         1.571    -0.881    sm/clk_out1
    SLICE_X51Y43         FDSE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDSE (Prop_fdse_C_Q)         0.456    -0.425 r  sm/D_states_q_reg[2]/Q
                         net (fo=138, routed)         2.418     1.992    sm/D_states_q[2]
    SLICE_X54Y42         LUT4 (Prop_lut4_I2_O)        0.146     2.138 r  sm/D_accel_timer_q[3]_i_3/O
                         net (fo=9, routed)           2.422     4.560    sm/D_accel_timer_q[3]_i_3_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I2_O)        0.328     4.888 r  sm/out_sig0_carry_i_43/O
                         net (fo=3, routed)           1.344     6.232    sm/out_sig0_carry_i_43_n_0
    SLICE_X46Y44         LUT6 (Prop_lut6_I4_O)        0.124     6.356 r  sm/D_registers_d_reg[7]_i_22/O
                         net (fo=2, routed)           0.314     6.670    sm/D_registers_d_reg[7]_i_22_n_0
    SLICE_X46Y43         LUT6 (Prop_lut6_I4_O)        0.124     6.794 r  sm/out_sig0_carry__0_i_26/O
                         net (fo=1, routed)           0.343     7.137    sm/out_sig0_carry__0_i_26_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.261 r  sm/out_sig0_carry__0_i_17/O
                         net (fo=8, routed)           1.716     8.977    sm/M_sm_bsel[0]
    SLICE_X52Y52         LUT3 (Prop_lut3_I2_O)        0.148     9.125 r  sm/out_sig0_carry_i_22/O
                         net (fo=22, routed)          1.201    10.326    L_reg/out_sig0_carry__1
    SLICE_X50Y49         LUT6 (Prop_lut6_I4_O)        0.328    10.654 r  L_reg/i__carry_i_8__5/O
                         net (fo=2, routed)           0.000    10.654    alum/ram_reg_i_79_2[3]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.030 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.001    11.031    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.250 r  alum/out_sig0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.661    11.911    alum/data1[4]
    SLICE_X51Y50         LUT4 (Prop_lut4_I0_O)        0.295    12.206 r  alum/ram_reg_i_75/O
                         net (fo=1, routed)           0.582    12.788    sm/D_registers_q_reg[7][4]_0
    SLICE_X49Y50         LUT5 (Prop_lut5_I4_O)        0.124    12.912 r  sm/ram_reg_i_32/O
                         net (fo=3, routed)           1.575    14.487    sm/ram_reg_i_32_n_0
    SLICE_X49Y40         LUT5 (Prop_lut5_I2_O)        0.124    14.611 r  sm/ram_reg_i_9/O
                         net (fo=1, routed)           0.956    15.567    brams/bram1/ADDRARDADDR[4]
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         1.494    98.558    brams/bram1/clk_out1
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.563    99.121    
                         clock uncertainty           -0.140    98.981    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    98.415    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         98.415    
                         arrival time                         -15.567    
  -------------------------------------------------------------------
                         slack                                 82.848    

Slack (MET) :             82.890ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10_1 rise@100.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        16.421ns  (logic 3.151ns (19.189%)  route 13.270ns (80.811%))
  Logic Levels:           11  (CARRY4=2 LUT1=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 98.558 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         1.571    -0.881    sm/clk_out1
    SLICE_X48Y47         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.425 f  sm/D_states_q_reg[3]/Q
                         net (fo=137, routed)         2.278     1.852    sm/D_states_q[3]
    SLICE_X57Y40         LUT4 (Prop_lut4_I1_O)        0.150     2.002 f  sm/D_decrease_timer_q_i_4/O
                         net (fo=33, routed)          3.097     5.100    sm/D_decrease_timer_q_i_4_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.326     5.426 r  sm/ram_reg_i_107/O
                         net (fo=2, routed)           0.942     6.368    sm/ram_reg_i_107_n_0
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124     6.492 r  sm/out_sig0_carry_i_35/O
                         net (fo=1, routed)           0.656     7.148    sm/out_sig0_carry_i_35_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.272 r  sm/out_sig0_carry_i_10/O
                         net (fo=55, routed)          2.038     9.309    L_reg/M_sm_ra1[2]
    SLICE_X51Y53         MUXF7 (Prop_muxf7_S_O)       0.276     9.585 f  L_reg/ram_reg_i_29/O
                         net (fo=13, routed)          0.999    10.584    L_reg/D_registers_q_reg[3][6]_0
    SLICE_X53Y50         LUT1 (Prop_lut1_I0_O)        0.327    10.911 r  L_reg/out_sig0_carry__0_i_2/O
                         net (fo=1, routed)           0.193    11.104    alum/ram_reg_i_75_0[0]
    SLICE_X52Y50         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    11.710 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.710    alum/out_sig0_carry__0_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.929 r  alum/out_sig0_carry__1/O[0]
                         net (fo=1, routed)           0.420    12.349    sm/O[0]
    SLICE_X49Y51         LUT4 (Prop_lut4_I3_O)        0.295    12.644 r  sm/ram_reg_i_66/O
                         net (fo=1, routed)           0.682    13.326    sm/ram_reg_i_66_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124    13.450 r  sm/ram_reg_i_26/O
                         net (fo=3, routed)           1.388    14.838    display/ram_reg_12
    SLICE_X49Y40         LUT5 (Prop_lut5_I3_O)        0.124    14.962 r  display/ram_reg_i_5__0/O
                         net (fo=1, routed)           0.578    15.540    brams/bram1/ADDRARDADDR[8]
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         1.494    98.558    brams/bram1/clk_out1
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.577    99.135    
                         clock uncertainty           -0.140    98.995    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    98.429    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         98.429    
                         arrival time                         -15.540    
  -------------------------------------------------------------------
                         slack                                 82.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10_1 rise@0.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         0.595    -0.529    forLoop_idx_0_819500945[3].cond_butt_dirs/clk_out1
    SLICE_X59Y49         FDRE                                         r  forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119    -0.269    forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[7]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.109 r  forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001    -0.108    forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[4]_i_1__5_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.054 r  forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[8]_i_1__5/O[0]
                         net (fo=1, routed)           0.000    -0.054    forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[8]_i_1__5_n_7
    SLICE_X59Y50         FDRE                                         r  forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         0.863    -0.768    forLoop_idx_0_819500945[3].cond_butt_dirs/clk_out1
    SLICE_X59Y50         FDRE                                         r  forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[8]/C
                         clock pessimism              0.507    -0.261    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105    -0.156    forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10_1 rise@0.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         0.596    -0.528    cond_butt_next_play/clk_out1
    SLICE_X65Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  cond_butt_next_play/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.120    -0.267    cond_butt_next_play/D_ctr_q_reg[11]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.107 r  cond_butt_next_play/D_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.106    cond_butt_next_play/D_ctr_q_reg[8]_i_1_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.052 r  cond_butt_next_play/D_ctr_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.052    cond_butt_next_play/D_ctr_q_reg[12]_i_1_n_7
    SLICE_X65Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         0.864    -0.766    cond_butt_next_play/clk_out1
    SLICE_X65Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[12]/C
                         clock pessimism              0.507    -0.259    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.105    -0.154    cond_butt_next_play/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10_1 rise@0.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         0.595    -0.529    forLoop_idx_0_819500945[3].cond_butt_dirs/clk_out1
    SLICE_X59Y49         FDRE                                         r  forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119    -0.269    forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[7]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.109 r  forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001    -0.108    forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[4]_i_1__5_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.043 r  forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[8]_i_1__5/O[2]
                         net (fo=1, routed)           0.000    -0.043    forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[8]_i_1__5_n_5
    SLICE_X59Y50         FDRE                                         r  forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         0.863    -0.768    forLoop_idx_0_819500945[3].cond_butt_dirs/clk_out1
    SLICE_X59Y50         FDRE                                         r  forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[10]/C
                         clock pessimism              0.507    -0.261    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105    -0.156    forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10_1 rise@0.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         0.595    -0.529    forLoop_idx_0_819500945[3].cond_butt_dirs/clk_out1
    SLICE_X59Y49         FDRE                                         r  forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119    -0.269    forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[7]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.109 r  forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001    -0.108    forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[4]_i_1__5_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.018 r  forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[8]_i_1__5/O[3]
                         net (fo=1, routed)           0.000    -0.018    forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[8]_i_1__5_n_4
    SLICE_X59Y50         FDRE                                         r  forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         0.863    -0.768    forLoop_idx_0_819500945[3].cond_butt_dirs/clk_out1
    SLICE_X59Y50         FDRE                                         r  forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[11]/C
                         clock pessimism              0.507    -0.261    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105    -0.156    forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10_1 rise@0.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         0.595    -0.529    forLoop_idx_0_819500945[3].cond_butt_dirs/clk_out1
    SLICE_X59Y49         FDRE                                         r  forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119    -0.269    forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[7]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.109 r  forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001    -0.108    forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[4]_i_1__5_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.018 r  forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[8]_i_1__5/O[1]
                         net (fo=1, routed)           0.000    -0.018    forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[8]_i_1__5_n_6
    SLICE_X59Y50         FDRE                                         r  forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         0.863    -0.768    forLoop_idx_0_819500945[3].cond_butt_dirs/clk_out1
    SLICE_X59Y50         FDRE                                         r  forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[9]/C
                         clock pessimism              0.507    -0.261    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105    -0.156    forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10_1 rise@0.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         0.596    -0.528    cond_butt_next_play/clk_out1
    SLICE_X65Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  cond_butt_next_play/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.120    -0.267    cond_butt_next_play/D_ctr_q_reg[11]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.107 r  cond_butt_next_play/D_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.106    cond_butt_next_play/D_ctr_q_reg[8]_i_1_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.016 r  cond_butt_next_play/D_ctr_q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.016    cond_butt_next_play/D_ctr_q_reg[12]_i_1_n_6
    SLICE_X65Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         0.864    -0.766    cond_butt_next_play/clk_out1
    SLICE_X65Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[13]/C
                         clock pessimism              0.507    -0.259    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.105    -0.154    cond_butt_next_play/D_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10_1 rise@0.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.658%)  route 0.120ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         0.595    -0.529    forLoop_idx_0_819500945[3].cond_butt_dirs/clk_out1
    SLICE_X59Y49         FDRE                                         r  forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119    -0.269    forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[7]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.109 r  forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001    -0.108    forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[4]_i_1__5_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.069 r  forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    -0.069    forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[8]_i_1__5_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.015 r  forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[12]_i_1__5/O[0]
                         net (fo=1, routed)           0.000    -0.015    forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[12]_i_1__5_n_7
    SLICE_X59Y51         FDRE                                         r  forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         0.863    -0.768    forLoop_idx_0_819500945[3].cond_butt_dirs/clk_out1
    SLICE_X59Y51         FDRE                                         r  forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[12]/C
                         clock pessimism              0.507    -0.261    
    SLICE_X59Y51         FDRE (Hold_fdre_C_D)         0.105    -0.156    forLoop_idx_0_819500945[3].cond_butt_dirs/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10_1 rise@0.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.371ns (66.773%)  route 0.185ns (33.227%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         0.564    -0.560    timerseg_driver/ctr/clk_out1
    SLICE_X38Y49         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  timerseg_driver/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.184    -0.212    timerseg_driver/ctr/D_ctr_q_reg[3]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.058 r  timerseg_driver/ctr/D_ctr_q_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.001    -0.057    timerseg_driver/ctr/D_ctr_q_reg[0]_i_2__2_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.004 r  timerseg_driver/ctr/D_ctr_q_reg[4]_i_1__9/O[0]
                         net (fo=1, routed)           0.000    -0.004    timerseg_driver/ctr/D_ctr_q_reg[4]_i_1__9_n_7
    SLICE_X38Y50         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         0.830    -0.800    timerseg_driver/ctr/clk_out1
    SLICE_X38Y50         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[4]/C
                         clock pessimism              0.507    -0.293    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134    -0.159    timerseg_driver/ctr/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 forLoop_idx_0_494978836[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_494978836[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10_1 rise@0.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         0.592    -0.532    forLoop_idx_0_494978836[0].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_494978836[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.368 r  forLoop_idx_0_494978836[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.312    forLoop_idx_0_494978836[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_494978836[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         0.862    -0.768    forLoop_idx_0_494978836[0].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_494978836[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism              0.236    -0.532    
    SLICE_X64Y59         FDRE (Hold_fdre_C_D)         0.060    -0.472    forLoop_idx_0_494978836[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 forLoop_idx_0_819500945[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_819500945[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10_1 rise@0.000ns - clk_out1_clk_10_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         0.592    -0.532    forLoop_idx_0_819500945[1].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_819500945[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.368 r  forLoop_idx_0_819500945[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.312    forLoop_idx_0_819500945[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_819500945[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         0.862    -0.768    forLoop_idx_0_819500945[1].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_819500945[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism              0.236    -0.532    
    SLICE_X64Y59         FDRE (Hold_fdre_C_D)         0.053    -0.479    forLoop_idx_0_819500945[1].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_10_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { slowclk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y16     brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y17     brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    slowclk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59     D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59     D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59     D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59     D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X52Y48     L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X50Y51     L_reg/D_registers_q_reg[0][10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y48     L_reg/D_registers_q_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y48     L_reg/D_registers_q_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y48     L_reg/D_registers_q_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y48     L_reg/D_registers_q_reg[0][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_10_1
  To Clock:  clkfbout_clk_10_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_10_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    slowclk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_10_1
  To Clock:  

Max Delay            55 Endpoints
Min Delay            55 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.951ns  (logic 11.602ns (35.210%)  route 21.349ns (64.790%))
  Logic Levels:           31  (CARRY4=9 LUT3=1 LUT4=9 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         1.559    -0.894    L_reg/clk_out1
    SLICE_X50Y55         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.416 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=19, routed)          1.853     1.438    L_reg/D_registers_q_reg[3][11]_0[4]
    SLICE_X44Y60         LUT6 (Prop_lut6_I0_O)        0.295     1.733 f  L_reg/L_13f6817c_remainder0__0_carry__1_i_12__0/O
                         net (fo=1, routed)           0.667     2.400    L_reg/L_13f6817c_remainder0__0_carry__1_i_12__0_n_0
    SLICE_X44Y60         LUT5 (Prop_lut5_I2_O)        0.152     2.552 f  L_reg/L_13f6817c_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.644     3.195    L_reg/L_13f6817c_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.332     3.527 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.436     3.963    L_reg/bseg_OBUF[10]_inst_i_13_n_0
    SLICE_X42Y59         LUT4 (Prop_lut4_I2_O)        0.116     4.079 r  L_reg/L_13f6817c_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.720     4.799    L_reg/L_13f6817c_remainder0__0_carry_i_9__0_n_0
    SLICE_X43Y59         LUT4 (Prop_lut4_I2_O)        0.328     5.127 r  L_reg/L_13f6817c_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     5.127    bseg_driver/decimal_renderer/i__carry__0_i_20__1_0[1]
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.677 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.677    bseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.791 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.791    bseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry__0_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.125 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.842     6.967    L_reg/L_13f6817c_remainder0_1[9]
    SLICE_X43Y63         LUT5 (Prop_lut5_I3_O)        0.303     7.270 r  L_reg/i__carry__0_i_23__0/O
                         net (fo=7, routed)           0.853     8.123    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X45Y62         LUT4 (Prop_lut4_I3_O)        0.152     8.275 r  L_reg/i__carry__0_i_22/O
                         net (fo=2, routed)           0.881     9.156    L_reg/i__carry__0_i_22_n_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I5_O)        0.326     9.482 f  L_reg/i__carry__0_i_13__2/O
                         net (fo=6, routed)           0.653    10.135    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X43Y62         LUT3 (Prop_lut3_I0_O)        0.150    10.285 r  L_reg/i__carry_i_18__2/O
                         net (fo=4, routed)           0.836    11.121    L_reg/i__carry_i_18__2_n_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I3_O)        0.326    11.447 r  L_reg/i__carry__0_i_10__5/O
                         net (fo=3, routed)           0.636    12.083    L_reg/i__carry__0_i_10__5_n_0
    SLICE_X43Y62         LUT4 (Prop_lut4_I3_O)        0.119    12.202 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=1, routed)           0.572    12.774    bseg_driver/decimal_renderer/i__carry__0_i_13__1[2]
    SLICE_X42Y62         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612    13.386 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.386    bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.701 f  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.982    14.683    L_reg/L_13f6817c_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X38Y62         LUT5 (Prop_lut5_I2_O)        0.307    14.990 r  L_reg/i__carry_i_26__0/O
                         net (fo=14, routed)          1.501    16.491    L_reg/D_registers_q_reg[3][2]_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I2_O)        0.124    16.615 r  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.831    17.446    L_reg/i__carry_i_19__1_n_0
    SLICE_X38Y60         LUT4 (Prop_lut4_I0_O)        0.124    17.570 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.942    18.512    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X37Y59         LUT4 (Prop_lut4_I3_O)        0.124    18.636 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.820    19.456    L_reg/i__carry_i_12__0_n_0
    SLICE_X37Y60         LUT4 (Prop_lut4_I0_O)        0.124    19.580 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    19.580    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_1[1]
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.130 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.130    bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.244 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.244    bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.358 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.358    bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.580 f  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    21.408    bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y62         LUT6 (Prop_lut6_I4_O)        0.299    21.707 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_41/O
                         net (fo=1, routed)           0.279    21.986    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_41_n_0
    SLICE_X36Y62         LUT5 (Prop_lut5_I4_O)        0.124    22.110 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.598    22.708    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y60         LUT4 (Prop_lut4_I2_O)        0.150    22.858 r  L_reg/bseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.961    23.819    L_reg/bseg_OBUF[10]_inst_i_15_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.326    24.145 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.777    24.922    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X46Y58         LUT4 (Prop_lut4_I1_O)        0.150    25.072 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.237    28.309    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.748    32.057 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    32.057    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.926ns  (logic 11.598ns (35.224%)  route 21.328ns (64.776%))
  Logic Levels:           31  (CARRY4=9 LUT3=1 LUT4=9 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         1.559    -0.894    L_reg/clk_out1
    SLICE_X50Y55         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.416 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=19, routed)          1.853     1.438    L_reg/D_registers_q_reg[3][11]_0[4]
    SLICE_X44Y60         LUT6 (Prop_lut6_I0_O)        0.295     1.733 f  L_reg/L_13f6817c_remainder0__0_carry__1_i_12__0/O
                         net (fo=1, routed)           0.667     2.400    L_reg/L_13f6817c_remainder0__0_carry__1_i_12__0_n_0
    SLICE_X44Y60         LUT5 (Prop_lut5_I2_O)        0.152     2.552 f  L_reg/L_13f6817c_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.644     3.195    L_reg/L_13f6817c_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.332     3.527 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.436     3.963    L_reg/bseg_OBUF[10]_inst_i_13_n_0
    SLICE_X42Y59         LUT4 (Prop_lut4_I2_O)        0.116     4.079 r  L_reg/L_13f6817c_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.720     4.799    L_reg/L_13f6817c_remainder0__0_carry_i_9__0_n_0
    SLICE_X43Y59         LUT4 (Prop_lut4_I2_O)        0.328     5.127 r  L_reg/L_13f6817c_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     5.127    bseg_driver/decimal_renderer/i__carry__0_i_20__1_0[1]
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.677 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.677    bseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.791 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.791    bseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry__0_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.125 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.842     6.967    L_reg/L_13f6817c_remainder0_1[9]
    SLICE_X43Y63         LUT5 (Prop_lut5_I3_O)        0.303     7.270 r  L_reg/i__carry__0_i_23__0/O
                         net (fo=7, routed)           0.853     8.123    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X45Y62         LUT4 (Prop_lut4_I3_O)        0.152     8.275 r  L_reg/i__carry__0_i_22/O
                         net (fo=2, routed)           0.881     9.156    L_reg/i__carry__0_i_22_n_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I5_O)        0.326     9.482 f  L_reg/i__carry__0_i_13__2/O
                         net (fo=6, routed)           0.653    10.135    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X43Y62         LUT3 (Prop_lut3_I0_O)        0.150    10.285 r  L_reg/i__carry_i_18__2/O
                         net (fo=4, routed)           0.836    11.121    L_reg/i__carry_i_18__2_n_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I3_O)        0.326    11.447 r  L_reg/i__carry__0_i_10__5/O
                         net (fo=3, routed)           0.636    12.083    L_reg/i__carry__0_i_10__5_n_0
    SLICE_X43Y62         LUT4 (Prop_lut4_I3_O)        0.119    12.202 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=1, routed)           0.572    12.774    bseg_driver/decimal_renderer/i__carry__0_i_13__1[2]
    SLICE_X42Y62         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612    13.386 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.386    bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.701 f  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.982    14.683    L_reg/L_13f6817c_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X38Y62         LUT5 (Prop_lut5_I2_O)        0.307    14.990 r  L_reg/i__carry_i_26__0/O
                         net (fo=14, routed)          1.501    16.491    L_reg/D_registers_q_reg[3][2]_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I2_O)        0.124    16.615 r  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.831    17.446    L_reg/i__carry_i_19__1_n_0
    SLICE_X38Y60         LUT4 (Prop_lut4_I0_O)        0.124    17.570 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.942    18.512    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X37Y59         LUT4 (Prop_lut4_I3_O)        0.124    18.636 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.820    19.456    L_reg/i__carry_i_12__0_n_0
    SLICE_X37Y60         LUT4 (Prop_lut4_I0_O)        0.124    19.580 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    19.580    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_1[1]
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.130 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.130    bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.244 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.244    bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.358 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.358    bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.580 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    21.408    bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y62         LUT6 (Prop_lut6_I4_O)        0.299    21.707 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_41/O
                         net (fo=1, routed)           0.279    21.986    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_41_n_0
    SLICE_X36Y62         LUT5 (Prop_lut5_I4_O)        0.124    22.110 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.598    22.708    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y60         LUT4 (Prop_lut4_I2_O)        0.150    22.858 f  L_reg/bseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.961    23.819    L_reg/bseg_OBUF[10]_inst_i_15_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.326    24.145 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.031    25.176    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X46Y58         LUT4 (Prop_lut4_I3_O)        0.153    25.329 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.962    28.291    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.741    32.032 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    32.032    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.548ns  (logic 11.614ns (35.684%)  route 20.933ns (64.316%))
  Logic Levels:           31  (CARRY4=9 LUT3=1 LUT4=9 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         1.559    -0.894    L_reg/clk_out1
    SLICE_X50Y55         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.416 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=19, routed)          1.853     1.438    L_reg/D_registers_q_reg[3][11]_0[4]
    SLICE_X44Y60         LUT6 (Prop_lut6_I0_O)        0.295     1.733 f  L_reg/L_13f6817c_remainder0__0_carry__1_i_12__0/O
                         net (fo=1, routed)           0.667     2.400    L_reg/L_13f6817c_remainder0__0_carry__1_i_12__0_n_0
    SLICE_X44Y60         LUT5 (Prop_lut5_I2_O)        0.152     2.552 f  L_reg/L_13f6817c_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.644     3.195    L_reg/L_13f6817c_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.332     3.527 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.436     3.963    L_reg/bseg_OBUF[10]_inst_i_13_n_0
    SLICE_X42Y59         LUT4 (Prop_lut4_I2_O)        0.116     4.079 r  L_reg/L_13f6817c_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.720     4.799    L_reg/L_13f6817c_remainder0__0_carry_i_9__0_n_0
    SLICE_X43Y59         LUT4 (Prop_lut4_I2_O)        0.328     5.127 r  L_reg/L_13f6817c_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     5.127    bseg_driver/decimal_renderer/i__carry__0_i_20__1_0[1]
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.677 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.677    bseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.791 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.791    bseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry__0_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.125 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.842     6.967    L_reg/L_13f6817c_remainder0_1[9]
    SLICE_X43Y63         LUT5 (Prop_lut5_I3_O)        0.303     7.270 r  L_reg/i__carry__0_i_23__0/O
                         net (fo=7, routed)           0.853     8.123    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X45Y62         LUT4 (Prop_lut4_I3_O)        0.152     8.275 r  L_reg/i__carry__0_i_22/O
                         net (fo=2, routed)           0.881     9.156    L_reg/i__carry__0_i_22_n_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I5_O)        0.326     9.482 f  L_reg/i__carry__0_i_13__2/O
                         net (fo=6, routed)           0.653    10.135    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X43Y62         LUT3 (Prop_lut3_I0_O)        0.150    10.285 r  L_reg/i__carry_i_18__2/O
                         net (fo=4, routed)           0.836    11.121    L_reg/i__carry_i_18__2_n_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I3_O)        0.326    11.447 r  L_reg/i__carry__0_i_10__5/O
                         net (fo=3, routed)           0.636    12.083    L_reg/i__carry__0_i_10__5_n_0
    SLICE_X43Y62         LUT4 (Prop_lut4_I3_O)        0.119    12.202 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=1, routed)           0.572    12.774    bseg_driver/decimal_renderer/i__carry__0_i_13__1[2]
    SLICE_X42Y62         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612    13.386 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.386    bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.701 f  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.982    14.683    L_reg/L_13f6817c_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X38Y62         LUT5 (Prop_lut5_I2_O)        0.307    14.990 r  L_reg/i__carry_i_26__0/O
                         net (fo=14, routed)          1.501    16.491    L_reg/D_registers_q_reg[3][2]_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I2_O)        0.124    16.615 r  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.831    17.446    L_reg/i__carry_i_19__1_n_0
    SLICE_X38Y60         LUT4 (Prop_lut4_I0_O)        0.124    17.570 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.942    18.512    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X37Y59         LUT4 (Prop_lut4_I3_O)        0.124    18.636 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.820    19.456    L_reg/i__carry_i_12__0_n_0
    SLICE_X37Y60         LUT4 (Prop_lut4_I0_O)        0.124    19.580 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    19.580    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_1[1]
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.130 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.130    bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.244 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.244    bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.358 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.358    bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.580 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    21.408    bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y62         LUT6 (Prop_lut6_I4_O)        0.299    21.707 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_41/O
                         net (fo=1, routed)           0.279    21.986    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_41_n_0
    SLICE_X36Y62         LUT5 (Prop_lut5_I4_O)        0.124    22.110 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.598    22.708    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y60         LUT4 (Prop_lut4_I2_O)        0.150    22.858 f  L_reg/bseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.961    23.819    L_reg/bseg_OBUF[10]_inst_i_15_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.326    24.145 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.774    24.919    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X46Y58         LUT4 (Prop_lut4_I1_O)        0.150    25.069 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.825    27.893    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.760    31.654 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    31.654    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.501ns  (logic 11.366ns (34.973%)  route 21.134ns (65.027%))
  Logic Levels:           31  (CARRY4=9 LUT3=1 LUT4=9 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         1.559    -0.894    L_reg/clk_out1
    SLICE_X50Y55         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.416 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=19, routed)          1.853     1.438    L_reg/D_registers_q_reg[3][11]_0[4]
    SLICE_X44Y60         LUT6 (Prop_lut6_I0_O)        0.295     1.733 f  L_reg/L_13f6817c_remainder0__0_carry__1_i_12__0/O
                         net (fo=1, routed)           0.667     2.400    L_reg/L_13f6817c_remainder0__0_carry__1_i_12__0_n_0
    SLICE_X44Y60         LUT5 (Prop_lut5_I2_O)        0.152     2.552 f  L_reg/L_13f6817c_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.644     3.195    L_reg/L_13f6817c_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.332     3.527 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.436     3.963    L_reg/bseg_OBUF[10]_inst_i_13_n_0
    SLICE_X42Y59         LUT4 (Prop_lut4_I2_O)        0.116     4.079 r  L_reg/L_13f6817c_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.720     4.799    L_reg/L_13f6817c_remainder0__0_carry_i_9__0_n_0
    SLICE_X43Y59         LUT4 (Prop_lut4_I2_O)        0.328     5.127 r  L_reg/L_13f6817c_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     5.127    bseg_driver/decimal_renderer/i__carry__0_i_20__1_0[1]
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.677 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.677    bseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.791 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.791    bseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry__0_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.125 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.842     6.967    L_reg/L_13f6817c_remainder0_1[9]
    SLICE_X43Y63         LUT5 (Prop_lut5_I3_O)        0.303     7.270 r  L_reg/i__carry__0_i_23__0/O
                         net (fo=7, routed)           0.853     8.123    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X45Y62         LUT4 (Prop_lut4_I3_O)        0.152     8.275 r  L_reg/i__carry__0_i_22/O
                         net (fo=2, routed)           0.881     9.156    L_reg/i__carry__0_i_22_n_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I5_O)        0.326     9.482 f  L_reg/i__carry__0_i_13__2/O
                         net (fo=6, routed)           0.653    10.135    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X43Y62         LUT3 (Prop_lut3_I0_O)        0.150    10.285 r  L_reg/i__carry_i_18__2/O
                         net (fo=4, routed)           0.836    11.121    L_reg/i__carry_i_18__2_n_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I3_O)        0.326    11.447 r  L_reg/i__carry__0_i_10__5/O
                         net (fo=3, routed)           0.636    12.083    L_reg/i__carry__0_i_10__5_n_0
    SLICE_X43Y62         LUT4 (Prop_lut4_I3_O)        0.119    12.202 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=1, routed)           0.572    12.774    bseg_driver/decimal_renderer/i__carry__0_i_13__1[2]
    SLICE_X42Y62         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612    13.386 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.386    bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.701 f  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.982    14.683    L_reg/L_13f6817c_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X38Y62         LUT5 (Prop_lut5_I2_O)        0.307    14.990 r  L_reg/i__carry_i_26__0/O
                         net (fo=14, routed)          1.501    16.491    L_reg/D_registers_q_reg[3][2]_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I2_O)        0.124    16.615 r  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.831    17.446    L_reg/i__carry_i_19__1_n_0
    SLICE_X38Y60         LUT4 (Prop_lut4_I0_O)        0.124    17.570 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.942    18.512    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X37Y59         LUT4 (Prop_lut4_I3_O)        0.124    18.636 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.820    19.456    L_reg/i__carry_i_12__0_n_0
    SLICE_X37Y60         LUT4 (Prop_lut4_I0_O)        0.124    19.580 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    19.580    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_1[1]
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.130 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.130    bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.244 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.244    bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.358 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.358    bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.580 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    21.408    bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y62         LUT6 (Prop_lut6_I4_O)        0.299    21.707 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_41/O
                         net (fo=1, routed)           0.279    21.986    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_41_n_0
    SLICE_X36Y62         LUT5 (Prop_lut5_I4_O)        0.124    22.110 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.598    22.708    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y60         LUT4 (Prop_lut4_I2_O)        0.150    22.858 f  L_reg/bseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.961    23.819    L_reg/bseg_OBUF[10]_inst_i_15_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.326    24.145 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.031    25.176    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X46Y58         LUT4 (Prop_lut4_I2_O)        0.124    25.300 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.768    28.069    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.538    31.607 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    31.607    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.457ns  (logic 11.315ns (34.862%)  route 21.142ns (65.138%))
  Logic Levels:           32  (CARRY4=10 LUT2=3 LUT3=1 LUT4=5 LUT5=7 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         1.559    -0.894    L_reg/clk_out1
    SLICE_X52Y56         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=16, routed)          0.808     0.432    L_reg/M_reg_pac[7]
    SLICE_X53Y58         LUT3 (Prop_lut3_I0_O)        0.118     0.550 f  L_reg/L_13f6817c_remainder0__0_carry__1_i_11/O
                         net (fo=2, routed)           1.114     1.664    L_reg/L_13f6817c_remainder0__0_carry__1_i_11_n_0
    SLICE_X54Y56         LUT5 (Prop_lut5_I1_O)        0.326     1.990 r  L_reg/L_13f6817c_remainder0__0_carry__1_i_7/O
                         net (fo=6, routed)           0.683     2.673    L_reg/L_13f6817c_remainder0__0_carry__1_i_7_n_0
    SLICE_X54Y56         LUT6 (Prop_lut6_I5_O)        0.124     2.797 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           1.011     3.808    L_reg/aseg_OBUF[10]_inst_i_12_n_0
    SLICE_X55Y58         LUT4 (Prop_lut4_I2_O)        0.152     3.960 r  L_reg/L_13f6817c_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.849     4.809    L_reg/L_13f6817c_remainder0__0_carry_i_9_n_0
    SLICE_X54Y57         LUT4 (Prop_lut4_I2_O)        0.326     5.135 r  L_reg/L_13f6817c_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.135    aseg_driver/decimal_renderer/i__carry__0_i_17__0[1]
    SLICE_X54Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.668 r  aseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.668    aseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.785 r  aseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.785    aseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry__0_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.108 f  aseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.996     7.103    L_reg/L_13f6817c_remainder0[9]
    SLICE_X54Y62         LUT5 (Prop_lut5_I3_O)        0.306     7.409 f  L_reg/i__carry__0_i_23/O
                         net (fo=8, routed)           0.843     8.252    L_reg/i__carry__0_i_23_n_0
    SLICE_X57Y62         LUT4 (Prop_lut4_I0_O)        0.150     8.402 f  L_reg/i__carry__0_i_29/O
                         net (fo=1, routed)           0.654     9.055    L_reg/i__carry__0_i_29_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I5_O)        0.326     9.381 r  L_reg/i__carry__0_i_18/O
                         net (fo=2, routed)           0.727    10.109    L_reg/i__carry__0_i_18_n_0
    SLICE_X56Y61         LUT2 (Prop_lut2_I0_O)        0.124    10.233 r  L_reg/i__carry_i_17/O
                         net (fo=4, routed)           0.851    11.084    L_reg/i__carry_i_17_n_0
    SLICE_X55Y62         LUT5 (Prop_lut5_I3_O)        0.124    11.208 f  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.618    11.826    L_reg/i__carry_i_11__3_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.149    11.975 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.335    12.309    aseg_driver/decimal_renderer/i__carry_i_10__0[0]
    SLICE_X55Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.738    13.047 r  aseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.047    aseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.161 r  aseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.161    aseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.474 r  aseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.980    14.454    L_reg/L_13f6817c_remainder0_inferred__1/i__carry__2[3]
    SLICE_X52Y62         LUT5 (Prop_lut5_I0_O)        0.306    14.760 r  L_reg/i__carry_i_25/O
                         net (fo=13, routed)          0.797    15.557    aseg_driver/decimal_renderer/i__carry__0_i_2__0
    SLICE_X50Y60         LUT5 (Prop_lut5_I0_O)        0.124    15.681 f  aseg_driver/decimal_renderer/i__carry__0_i_13__0/O
                         net (fo=2, routed)           0.682    16.362    L_reg/L_13f6817c_remainder0_inferred__1/i__carry__0
    SLICE_X50Y60         LUT6 (Prop_lut6_I0_O)        0.124    16.486 f  L_reg/i__carry_i_14__0/O
                         net (fo=4, routed)           1.006    17.492    L_reg/i__carry_i_14__0_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I0_O)        0.124    17.616 f  L_reg/i__carry_i_9__0/O
                         net (fo=3, routed)           1.019    18.635    L_reg/i__carry_i_9__0_n_0
    SLICE_X52Y61         LUT2 (Prop_lut2_I1_O)        0.124    18.759 r  L_reg/i__carry_i_1__4/O
                         net (fo=1, routed)           0.338    19.097    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19[2]
    SLICE_X51Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.482 r  aseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.482    aseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.596 r  aseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.596    aseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.710 r  aseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.710    aseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.932 r  aseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    20.765    aseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X50Y63         LUT6 (Prop_lut6_I4_O)        0.299    21.064 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.286    21.351    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32_n_0
    SLICE_X50Y63         LUT5 (Prop_lut5_I4_O)        0.124    21.475 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_25/O
                         net (fo=4, routed)           0.968    22.442    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32_0
    SLICE_X52Y61         LUT4 (Prop_lut4_I2_O)        0.146    22.588 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.995    23.584    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1_1
    SLICE_X52Y59         LUT5 (Prop_lut5_I4_O)        0.328    23.912 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.442    25.354    L_reg/aseg[3]
    SLICE_X60Y58         LUT4 (Prop_lut4_I1_O)        0.152    25.506 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.309    27.815    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.748    31.563 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    31.563    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.405ns  (logic 11.372ns (35.092%)  route 21.034ns (64.908%))
  Logic Levels:           31  (CARRY4=9 LUT3=2 LUT4=8 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         1.559    -0.894    L_reg/clk_out1
    SLICE_X50Y55         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.416 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=19, routed)          1.853     1.438    L_reg/D_registers_q_reg[3][11]_0[4]
    SLICE_X44Y60         LUT6 (Prop_lut6_I0_O)        0.295     1.733 f  L_reg/L_13f6817c_remainder0__0_carry__1_i_12__0/O
                         net (fo=1, routed)           0.667     2.400    L_reg/L_13f6817c_remainder0__0_carry__1_i_12__0_n_0
    SLICE_X44Y60         LUT5 (Prop_lut5_I2_O)        0.152     2.552 f  L_reg/L_13f6817c_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.644     3.195    L_reg/L_13f6817c_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.332     3.527 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.436     3.963    L_reg/bseg_OBUF[10]_inst_i_13_n_0
    SLICE_X42Y59         LUT4 (Prop_lut4_I2_O)        0.116     4.079 r  L_reg/L_13f6817c_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.720     4.799    L_reg/L_13f6817c_remainder0__0_carry_i_9__0_n_0
    SLICE_X43Y59         LUT4 (Prop_lut4_I2_O)        0.328     5.127 r  L_reg/L_13f6817c_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     5.127    bseg_driver/decimal_renderer/i__carry__0_i_20__1_0[1]
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.677 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.677    bseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.791 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.791    bseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry__0_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.125 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.842     6.967    L_reg/L_13f6817c_remainder0_1[9]
    SLICE_X43Y63         LUT5 (Prop_lut5_I3_O)        0.303     7.270 r  L_reg/i__carry__0_i_23__0/O
                         net (fo=7, routed)           0.853     8.123    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X45Y62         LUT4 (Prop_lut4_I3_O)        0.152     8.275 r  L_reg/i__carry__0_i_22/O
                         net (fo=2, routed)           0.881     9.156    L_reg/i__carry__0_i_22_n_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I5_O)        0.326     9.482 f  L_reg/i__carry__0_i_13__2/O
                         net (fo=6, routed)           0.653    10.135    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X43Y62         LUT3 (Prop_lut3_I0_O)        0.150    10.285 r  L_reg/i__carry_i_18__2/O
                         net (fo=4, routed)           0.836    11.121    L_reg/i__carry_i_18__2_n_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I3_O)        0.326    11.447 r  L_reg/i__carry__0_i_10__5/O
                         net (fo=3, routed)           0.636    12.083    L_reg/i__carry__0_i_10__5_n_0
    SLICE_X43Y62         LUT4 (Prop_lut4_I3_O)        0.119    12.202 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=1, routed)           0.572    12.774    bseg_driver/decimal_renderer/i__carry__0_i_13__1[2]
    SLICE_X42Y62         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612    13.386 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.386    bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.701 f  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.982    14.683    L_reg/L_13f6817c_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X38Y62         LUT5 (Prop_lut5_I2_O)        0.307    14.990 r  L_reg/i__carry_i_26__0/O
                         net (fo=14, routed)          1.501    16.491    L_reg/D_registers_q_reg[3][2]_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I2_O)        0.124    16.615 r  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.831    17.446    L_reg/i__carry_i_19__1_n_0
    SLICE_X38Y60         LUT4 (Prop_lut4_I0_O)        0.124    17.570 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.942    18.512    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X37Y59         LUT4 (Prop_lut4_I3_O)        0.124    18.636 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.820    19.456    L_reg/i__carry_i_12__0_n_0
    SLICE_X37Y60         LUT4 (Prop_lut4_I0_O)        0.124    19.580 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    19.580    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_1[1]
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.130 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.130    bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.244 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.244    bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.358 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.358    bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.580 f  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    21.408    bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y62         LUT6 (Prop_lut6_I4_O)        0.299    21.707 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_41/O
                         net (fo=1, routed)           0.279    21.986    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_41_n_0
    SLICE_X36Y62         LUT5 (Prop_lut5_I4_O)        0.124    22.110 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.598    22.708    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y60         LUT4 (Prop_lut4_I2_O)        0.150    22.858 r  L_reg/bseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.961    23.819    L_reg/bseg_OBUF[10]_inst_i_15_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.326    24.145 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.496    24.641    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X46Y58         LUT3 (Prop_lut3_I0_O)        0.124    24.765 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.203    27.968    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         3.544    31.512 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    31.512    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.387ns  (logic 11.373ns (35.116%)  route 21.014ns (64.884%))
  Logic Levels:           31  (CARRY4=9 LUT3=1 LUT4=9 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         1.559    -0.894    L_reg/clk_out1
    SLICE_X50Y55         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.416 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=19, routed)          1.853     1.438    L_reg/D_registers_q_reg[3][11]_0[4]
    SLICE_X44Y60         LUT6 (Prop_lut6_I0_O)        0.295     1.733 f  L_reg/L_13f6817c_remainder0__0_carry__1_i_12__0/O
                         net (fo=1, routed)           0.667     2.400    L_reg/L_13f6817c_remainder0__0_carry__1_i_12__0_n_0
    SLICE_X44Y60         LUT5 (Prop_lut5_I2_O)        0.152     2.552 f  L_reg/L_13f6817c_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.644     3.195    L_reg/L_13f6817c_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.332     3.527 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.436     3.963    L_reg/bseg_OBUF[10]_inst_i_13_n_0
    SLICE_X42Y59         LUT4 (Prop_lut4_I2_O)        0.116     4.079 r  L_reg/L_13f6817c_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.720     4.799    L_reg/L_13f6817c_remainder0__0_carry_i_9__0_n_0
    SLICE_X43Y59         LUT4 (Prop_lut4_I2_O)        0.328     5.127 r  L_reg/L_13f6817c_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     5.127    bseg_driver/decimal_renderer/i__carry__0_i_20__1_0[1]
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.677 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.677    bseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.791 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.791    bseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry__0_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.125 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.842     6.967    L_reg/L_13f6817c_remainder0_1[9]
    SLICE_X43Y63         LUT5 (Prop_lut5_I3_O)        0.303     7.270 r  L_reg/i__carry__0_i_23__0/O
                         net (fo=7, routed)           0.853     8.123    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X45Y62         LUT4 (Prop_lut4_I3_O)        0.152     8.275 r  L_reg/i__carry__0_i_22/O
                         net (fo=2, routed)           0.881     9.156    L_reg/i__carry__0_i_22_n_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I5_O)        0.326     9.482 f  L_reg/i__carry__0_i_13__2/O
                         net (fo=6, routed)           0.653    10.135    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X43Y62         LUT3 (Prop_lut3_I0_O)        0.150    10.285 r  L_reg/i__carry_i_18__2/O
                         net (fo=4, routed)           0.836    11.121    L_reg/i__carry_i_18__2_n_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I3_O)        0.326    11.447 r  L_reg/i__carry__0_i_10__5/O
                         net (fo=3, routed)           0.636    12.083    L_reg/i__carry__0_i_10__5_n_0
    SLICE_X43Y62         LUT4 (Prop_lut4_I3_O)        0.119    12.202 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=1, routed)           0.572    12.774    bseg_driver/decimal_renderer/i__carry__0_i_13__1[2]
    SLICE_X42Y62         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612    13.386 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.386    bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.701 f  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.982    14.683    L_reg/L_13f6817c_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X38Y62         LUT5 (Prop_lut5_I2_O)        0.307    14.990 r  L_reg/i__carry_i_26__0/O
                         net (fo=14, routed)          1.501    16.491    L_reg/D_registers_q_reg[3][2]_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I2_O)        0.124    16.615 r  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.831    17.446    L_reg/i__carry_i_19__1_n_0
    SLICE_X38Y60         LUT4 (Prop_lut4_I0_O)        0.124    17.570 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.942    18.512    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X37Y59         LUT4 (Prop_lut4_I3_O)        0.124    18.636 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.820    19.456    L_reg/i__carry_i_12__0_n_0
    SLICE_X37Y60         LUT4 (Prop_lut4_I0_O)        0.124    19.580 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    19.580    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_1[1]
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.130 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.130    bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.244 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.244    bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.358 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.358    bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.580 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    21.408    bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y62         LUT6 (Prop_lut6_I4_O)        0.299    21.707 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_41/O
                         net (fo=1, routed)           0.279    21.986    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_41_n_0
    SLICE_X36Y62         LUT5 (Prop_lut5_I4_O)        0.124    22.110 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.598    22.708    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y60         LUT4 (Prop_lut4_I2_O)        0.150    22.858 f  L_reg/bseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.961    23.819    L_reg/bseg_OBUF[10]_inst_i_15_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.326    24.145 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.774    24.919    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X46Y58         LUT4 (Prop_lut4_I1_O)        0.124    25.043 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.905    27.948    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         3.545    31.493 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    31.493    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.291ns  (logic 9.633ns (29.831%)  route 22.658ns (70.169%))
  Logic Levels:           27  (CARRY4=6 LUT2=2 LUT4=4 LUT5=4 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         1.558    -0.895    L_reg/clk_out1
    SLICE_X49Y55         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.476 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          1.051     0.575    L_reg/Q[7]
    SLICE_X47Y55         LUT5 (Prop_lut5_I1_O)        0.299     0.874 r  L_reg/L_13f6817c_remainder0__0_carry__1_i_8__1/O
                         net (fo=5, routed)           0.811     1.685    L_reg/L_13f6817c_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X47Y53         LUT6 (Prop_lut6_I3_O)        0.124     1.809 f  L_reg/L_13f6817c_remainder0__0_carry_i_12__1/O
                         net (fo=7, routed)           0.839     2.648    L_reg/L_13f6817c_remainder0__0_carry_i_12__1_n_0
    SLICE_X47Y54         LUT2 (Prop_lut2_I0_O)        0.124     2.772 f  L_reg/L_13f6817c_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.806     3.578    L_reg/L_13f6817c_remainder0__0_carry_i_14__0_n_0
    SLICE_X47Y53         LUT6 (Prop_lut6_I3_O)        0.124     3.702 r  L_reg/L_13f6817c_remainder0__0_carry_i_10__1/O
                         net (fo=8, routed)           1.214     4.916    L_reg/L_13f6817c_remainder0__0_carry_i_10__1_n_0
    SLICE_X47Y56         LUT2 (Prop_lut2_I0_O)        0.124     5.040 r  L_reg/L_13f6817c_remainder0__0_carry__1_i_2__1/O
                         net (fo=1, routed)           0.330     5.370    timerseg_driver/decimal_renderer/i__carry__1_i_1__4[0]
    SLICE_X46Y55         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     5.949 r  timerseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry__1/O[2]
                         net (fo=4, routed)           0.970     6.920    L_reg/L_13f6817c_remainder0_3[10]
    SLICE_X42Y56         LUT5 (Prop_lut5_I4_O)        0.301     7.221 r  L_reg/i__carry__1_i_13/O
                         net (fo=6, routed)           0.814     8.034    L_reg/i__carry__1_i_13_n_0
    SLICE_X42Y55         LUT4 (Prop_lut4_I0_O)        0.124     8.158 r  L_reg/i__carry__0_i_17__3/O
                         net (fo=7, routed)           1.322     9.481    L_reg/i__carry__0_i_17__3_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.124     9.605 f  L_reg/i__carry_i_14__4/O
                         net (fo=4, routed)           0.595    10.200    L_reg/i__carry_i_14__4_n_0
    SLICE_X42Y55         LUT4 (Prop_lut4_I3_O)        0.116    10.316 f  L_reg/i__carry_i_10__4/O
                         net (fo=2, routed)           1.024    11.340    L_reg/i__carry_i_10__4_n_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I3_O)        0.354    11.694 r  L_reg/i__carry_i_2__0/O
                         net (fo=2, routed)           0.957    12.651    L_reg/D_registers_q_reg[6][4]_1[1]
    SLICE_X41Y53         LUT5 (Prop_lut5_I0_O)        0.328    12.979 r  L_reg/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000    12.979    timerseg_driver/decimal_renderer/i__carry_i_14__3_0[2]
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.377 r  timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.377    timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.599 r  timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.808    14.407    L_reg/L_13f6817c_remainder0_inferred__1/i__carry__1_1[0]
    SLICE_X40Y53         LUT6 (Prop_lut6_I4_O)        0.299    14.706 f  L_reg/i__carry_i_18__3/O
                         net (fo=15, routed)          0.826    15.532    L_reg/i__carry_i_18__3_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.124    15.656 r  L_reg/i__carry_i_28__1/O
                         net (fo=9, routed)           1.342    16.998    L_reg/i__carry_i_28__1_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.122 r  L_reg/i__carry_i_21__2/O
                         net (fo=4, routed)           1.561    18.682    L_reg/i__carry_i_21__2_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I4_O)        0.124    18.806 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.568    19.375    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15[0]
    SLICE_X43Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.882 r  timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001    19.882    timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.996 r  timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.996    timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.235 r  timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.815    21.050    timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X42Y50         LUT6 (Prop_lut6_I1_O)        0.302    21.352 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=2, routed)           0.477    21.829    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I4_O)        0.124    21.953 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.588    22.540    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32_n_0
    SLICE_X44Y50         LUT4 (Prop_lut4_I0_O)        0.124    22.664 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.636    23.300    L_reg/timerseg_OBUF[9]_inst_i_1_0
    SLICE_X45Y51         LUT6 (Prop_lut6_I1_O)        0.124    23.424 r  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           0.833    24.257    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X44Y54         LUT6 (Prop_lut6_I0_O)        0.124    24.381 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.472    27.853    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.544    31.396 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    31.396    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.263ns  (logic 11.360ns (35.211%)  route 20.903ns (64.789%))
  Logic Levels:           31  (CARRY4=9 LUT3=1 LUT4=9 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         1.559    -0.894    L_reg/clk_out1
    SLICE_X50Y55         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.416 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=19, routed)          1.853     1.438    L_reg/D_registers_q_reg[3][11]_0[4]
    SLICE_X44Y60         LUT6 (Prop_lut6_I0_O)        0.295     1.733 f  L_reg/L_13f6817c_remainder0__0_carry__1_i_12__0/O
                         net (fo=1, routed)           0.667     2.400    L_reg/L_13f6817c_remainder0__0_carry__1_i_12__0_n_0
    SLICE_X44Y60         LUT5 (Prop_lut5_I2_O)        0.152     2.552 f  L_reg/L_13f6817c_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.644     3.195    L_reg/L_13f6817c_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.332     3.527 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.436     3.963    L_reg/bseg_OBUF[10]_inst_i_13_n_0
    SLICE_X42Y59         LUT4 (Prop_lut4_I2_O)        0.116     4.079 r  L_reg/L_13f6817c_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.720     4.799    L_reg/L_13f6817c_remainder0__0_carry_i_9__0_n_0
    SLICE_X43Y59         LUT4 (Prop_lut4_I2_O)        0.328     5.127 r  L_reg/L_13f6817c_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     5.127    bseg_driver/decimal_renderer/i__carry__0_i_20__1_0[1]
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.677 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.677    bseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.791 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.791    bseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry__0_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.125 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.842     6.967    L_reg/L_13f6817c_remainder0_1[9]
    SLICE_X43Y63         LUT5 (Prop_lut5_I3_O)        0.303     7.270 r  L_reg/i__carry__0_i_23__0/O
                         net (fo=7, routed)           0.853     8.123    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X45Y62         LUT4 (Prop_lut4_I3_O)        0.152     8.275 r  L_reg/i__carry__0_i_22/O
                         net (fo=2, routed)           0.881     9.156    L_reg/i__carry__0_i_22_n_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I5_O)        0.326     9.482 f  L_reg/i__carry__0_i_13__2/O
                         net (fo=6, routed)           0.653    10.135    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X43Y62         LUT3 (Prop_lut3_I0_O)        0.150    10.285 r  L_reg/i__carry_i_18__2/O
                         net (fo=4, routed)           0.836    11.121    L_reg/i__carry_i_18__2_n_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I3_O)        0.326    11.447 r  L_reg/i__carry__0_i_10__5/O
                         net (fo=3, routed)           0.636    12.083    L_reg/i__carry__0_i_10__5_n_0
    SLICE_X43Y62         LUT4 (Prop_lut4_I3_O)        0.119    12.202 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=1, routed)           0.572    12.774    bseg_driver/decimal_renderer/i__carry__0_i_13__1[2]
    SLICE_X42Y62         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612    13.386 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.386    bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.701 f  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.982    14.683    L_reg/L_13f6817c_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X38Y62         LUT5 (Prop_lut5_I2_O)        0.307    14.990 r  L_reg/i__carry_i_26__0/O
                         net (fo=14, routed)          1.501    16.491    L_reg/D_registers_q_reg[3][2]_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I2_O)        0.124    16.615 r  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.831    17.446    L_reg/i__carry_i_19__1_n_0
    SLICE_X38Y60         LUT4 (Prop_lut4_I0_O)        0.124    17.570 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.942    18.512    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X37Y59         LUT4 (Prop_lut4_I3_O)        0.124    18.636 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.820    19.456    L_reg/i__carry_i_12__0_n_0
    SLICE_X37Y60         LUT4 (Prop_lut4_I0_O)        0.124    19.580 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    19.580    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_1[1]
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.130 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.130    bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.244 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.244    bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.358 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.358    bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.580 r  bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    21.408    bseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y62         LUT6 (Prop_lut6_I4_O)        0.299    21.707 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_41/O
                         net (fo=1, routed)           0.279    21.986    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_41_n_0
    SLICE_X36Y62         LUT5 (Prop_lut5_I4_O)        0.124    22.110 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.598    22.708    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y60         LUT4 (Prop_lut4_I2_O)        0.150    22.858 f  L_reg/bseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.961    23.819    L_reg/bseg_OBUF[10]_inst_i_15_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.326    24.145 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.777    24.922    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X46Y58         LUT4 (Prop_lut4_I2_O)        0.124    25.046 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.791    27.837    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.532    31.369 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    31.369    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.249ns  (logic 9.615ns (29.814%)  route 22.634ns (70.186%))
  Logic Levels:           27  (CARRY4=6 LUT2=2 LUT4=4 LUT5=4 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         1.558    -0.895    L_reg/clk_out1
    SLICE_X49Y55         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.476 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          1.051     0.575    L_reg/Q[7]
    SLICE_X47Y55         LUT5 (Prop_lut5_I1_O)        0.299     0.874 r  L_reg/L_13f6817c_remainder0__0_carry__1_i_8__1/O
                         net (fo=5, routed)           0.811     1.685    L_reg/L_13f6817c_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X47Y53         LUT6 (Prop_lut6_I3_O)        0.124     1.809 f  L_reg/L_13f6817c_remainder0__0_carry_i_12__1/O
                         net (fo=7, routed)           0.839     2.648    L_reg/L_13f6817c_remainder0__0_carry_i_12__1_n_0
    SLICE_X47Y54         LUT2 (Prop_lut2_I0_O)        0.124     2.772 f  L_reg/L_13f6817c_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.806     3.578    L_reg/L_13f6817c_remainder0__0_carry_i_14__0_n_0
    SLICE_X47Y53         LUT6 (Prop_lut6_I3_O)        0.124     3.702 r  L_reg/L_13f6817c_remainder0__0_carry_i_10__1/O
                         net (fo=8, routed)           1.214     4.916    L_reg/L_13f6817c_remainder0__0_carry_i_10__1_n_0
    SLICE_X47Y56         LUT2 (Prop_lut2_I0_O)        0.124     5.040 r  L_reg/L_13f6817c_remainder0__0_carry__1_i_2__1/O
                         net (fo=1, routed)           0.330     5.370    timerseg_driver/decimal_renderer/i__carry__1_i_1__4[0]
    SLICE_X46Y55         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     5.949 r  timerseg_driver/decimal_renderer/L_13f6817c_remainder0__0_carry__1/O[2]
                         net (fo=4, routed)           0.970     6.920    L_reg/L_13f6817c_remainder0_3[10]
    SLICE_X42Y56         LUT5 (Prop_lut5_I4_O)        0.301     7.221 r  L_reg/i__carry__1_i_13/O
                         net (fo=6, routed)           0.814     8.034    L_reg/i__carry__1_i_13_n_0
    SLICE_X42Y55         LUT4 (Prop_lut4_I0_O)        0.124     8.158 r  L_reg/i__carry__0_i_17__3/O
                         net (fo=7, routed)           1.322     9.481    L_reg/i__carry__0_i_17__3_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.124     9.605 f  L_reg/i__carry_i_14__4/O
                         net (fo=4, routed)           0.595    10.200    L_reg/i__carry_i_14__4_n_0
    SLICE_X42Y55         LUT4 (Prop_lut4_I3_O)        0.116    10.316 f  L_reg/i__carry_i_10__4/O
                         net (fo=2, routed)           1.024    11.340    L_reg/i__carry_i_10__4_n_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I3_O)        0.354    11.694 r  L_reg/i__carry_i_2__0/O
                         net (fo=2, routed)           0.957    12.651    L_reg/D_registers_q_reg[6][4]_1[1]
    SLICE_X41Y53         LUT5 (Prop_lut5_I0_O)        0.328    12.979 r  L_reg/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000    12.979    timerseg_driver/decimal_renderer/i__carry_i_14__3_0[2]
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.377 r  timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.377    timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.599 r  timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.808    14.407    L_reg/L_13f6817c_remainder0_inferred__1/i__carry__1_1[0]
    SLICE_X40Y53         LUT6 (Prop_lut6_I4_O)        0.299    14.706 f  L_reg/i__carry_i_18__3/O
                         net (fo=15, routed)          0.826    15.532    L_reg/i__carry_i_18__3_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.124    15.656 r  L_reg/i__carry_i_28__1/O
                         net (fo=9, routed)           1.342    16.998    L_reg/i__carry_i_28__1_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.122 r  L_reg/i__carry_i_21__2/O
                         net (fo=4, routed)           1.561    18.682    L_reg/i__carry_i_21__2_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I4_O)        0.124    18.806 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.568    19.375    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15[0]
    SLICE_X43Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.882 r  timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001    19.882    timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.996 r  timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.996    timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.235 r  timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.815    21.050    timerseg_driver/decimal_renderer/L_13f6817c_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X42Y50         LUT6 (Prop_lut6_I1_O)        0.302    21.352 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=2, routed)           0.477    21.829    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I4_O)        0.124    21.953 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.588    22.540    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32_n_0
    SLICE_X44Y50         LUT4 (Prop_lut4_I0_O)        0.124    22.664 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.636    23.300    L_reg/timerseg_OBUF[9]_inst_i_1_0
    SLICE_X45Y51         LUT6 (Prop_lut6_I1_O)        0.124    23.424 r  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           0.998    24.422    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I3_O)        0.124    24.546 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.282    27.829    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    31.354 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    31.354    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.363ns (79.671%)  route 0.348ns (20.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         0.592    -0.532    slowclk
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.348    -0.043    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     1.179 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.179    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.404ns (80.310%)  route 0.344ns (19.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         0.592    -0.532    slowclk
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128    -0.404 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.344    -0.059    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     1.217 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.217    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.812ns  (logic 1.396ns (77.067%)  route 0.415ns (22.933%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         0.593    -0.531    reset_cond/clk_out1
    SLICE_X64Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDPE (Prop_fdpe_C_Q)         0.164    -0.367 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.415     0.049    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     1.281 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.281    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.814ns  (logic 1.367ns (75.358%)  route 0.447ns (24.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         0.592    -0.532    slowclk
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.447     0.056    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     1.282 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.282    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.409ns (76.429%)  route 0.434ns (23.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         0.592    -0.532    slowclk
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128    -0.404 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.434     0.031    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     1.311 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.311    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_494978836[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.947ns  (logic 1.415ns (72.699%)  route 0.532ns (27.301%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         0.593    -0.531    forLoop_idx_0_494978836[1].cond_butt_sel_desel/clk_out1
    SLICE_X63Y55         FDRE                                         r  forLoop_idx_0_494978836[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  forLoop_idx_0_494978836[1].cond_butt_sel_desel/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.165    -0.225    forLoop_idx_0_494978836[1].cond_butt_sel_desel/D_ctr_q_reg[4]
    SLICE_X62Y56         LUT6 (Prop_lut6_I5_O)        0.045    -0.180 r  forLoop_idx_0_494978836[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=5, routed)           0.366     0.187    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     1.416 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.416    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.945ns  (logic 1.416ns (72.811%)  route 0.529ns (27.189%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         0.596    -0.528    cond_butt_next_play/clk_out1
    SLICE_X65Y48         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  cond_butt_next_play/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.099    -0.288    cond_butt_next_play/D_ctr_q_reg[4]
    SLICE_X64Y48         LUT6 (Prop_lut6_I5_O)        0.045    -0.243 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.429     0.187    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     1.417 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.417    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_494978836[0].cond_butt_sel_desel/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.083ns  (logic 1.444ns (69.299%)  route 0.640ns (30.701%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         0.593    -0.531    forLoop_idx_0_494978836[0].cond_butt_sel_desel/clk_out1
    SLICE_X64Y53         FDRE                                         r  forLoop_idx_0_494978836[0].cond_butt_sel_desel/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  forLoop_idx_0_494978836[0].cond_butt_sel_desel/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.224    -0.142    forLoop_idx_0_494978836[0].cond_butt_sel_desel/D_ctr_q_reg[4]
    SLICE_X65Y54         LUT6 (Prop_lut6_I5_O)        0.045    -0.097 r  forLoop_idx_0_494978836[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=12, routed)          0.415     0.318    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     1.552 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.552    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.151ns  (logic 1.386ns (64.415%)  route 0.765ns (35.585%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         0.565    -0.559    display/clk_out1
    SLICE_X49Y42         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.765     0.348    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     1.592 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.592    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.160ns  (logic 1.383ns (64.043%)  route 0.777ns (35.957%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         0.565    -0.559    display/clk_out1
    SLICE_X49Y42         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.777     0.359    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     1.601 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.601    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_10_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_10_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_10_1 fall edge)
                                                     10.000    10.000 f  
    N14                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472    10.472 f  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.952    slowclk_gen/inst/clk_in1_clk_10
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145     7.807 f  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534     8.341    slowclk_gen/inst/clkfbout_clk_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.370 f  slowclk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.816     9.185    slowclk_gen/inst/clkfbout_buf_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_10_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    slowclk_gen/inst/clk_in1_clk_10
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.614 r  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.027    slowclk_gen/inst/clkfbout_clk_10
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  slowclk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.481    slowclk_gen/inst/clkfbout_buf_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_10_1

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_819500945[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.095ns  (logic 1.625ns (39.674%)  route 2.471ns (60.326%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.471     3.971    forLoop_idx_0_819500945[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y60         LUT1 (Prop_lut1_I0_O)        0.124     4.095 r  forLoop_idx_0_819500945[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     4.095    forLoop_idx_0_819500945[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X62Y60         FDRE                                         r  forLoop_idx_0_819500945[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         1.507    -1.429    forLoop_idx_0_819500945[0].cond_butt_dirs/sync/clk_out1
    SLICE_X62Y60         FDRE                                         r  forLoop_idx_0_819500945[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.020ns  (logic 1.628ns (40.496%)  route 2.392ns (59.504%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.854     3.358    reset_cond/butt_reset_IBUF
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.124     3.482 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     4.020    reset_cond/M_reset_cond_in
    SLICE_X65Y56         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         1.509    -1.427    reset_cond/clk_out1
    SLICE_X65Y56         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.020ns  (logic 1.628ns (40.496%)  route 2.392ns (59.504%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.854     3.358    reset_cond/butt_reset_IBUF
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.124     3.482 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     4.020    reset_cond/M_reset_cond_in
    SLICE_X64Y56         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         1.509    -1.427    reset_cond/clk_out1
    SLICE_X64Y56         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.020ns  (logic 1.628ns (40.496%)  route 2.392ns (59.504%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.854     3.358    reset_cond/butt_reset_IBUF
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.124     3.482 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     4.020    reset_cond/M_reset_cond_in
    SLICE_X64Y56         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         1.509    -1.427    reset_cond/clk_out1
    SLICE_X64Y56         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.020ns  (logic 1.628ns (40.496%)  route 2.392ns (59.504%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.854     3.358    reset_cond/butt_reset_IBUF
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.124     3.482 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     4.020    reset_cond/M_reset_cond_in
    SLICE_X64Y56         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         1.509    -1.427    reset_cond/clk_out1
    SLICE_X64Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.020ns  (logic 1.628ns (40.496%)  route 2.392ns (59.504%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.854     3.358    reset_cond/butt_reset_IBUF
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.124     3.482 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     4.020    reset_cond/M_reset_cond_in
    SLICE_X64Y56         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         1.509    -1.427    reset_cond/clk_out1
    SLICE_X64Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_819500945[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.960ns  (logic 1.615ns (40.782%)  route 2.345ns (59.218%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.345     3.836    forLoop_idx_0_819500945[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.960 r  forLoop_idx_0_819500945[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.960    forLoop_idx_0_819500945[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_819500945[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         1.507    -1.429    forLoop_idx_0_819500945[1].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_819500945[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_819500945[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.818ns  (logic 1.619ns (42.391%)  route 2.200ns (57.609%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.200     3.694    forLoop_idx_0_819500945[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y60         LUT1 (Prop_lut1_I0_O)        0.124     3.818 r  forLoop_idx_0_819500945[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.818    forLoop_idx_0_819500945[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X62Y60         FDRE                                         r  forLoop_idx_0_819500945[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         1.507    -1.429    forLoop_idx_0_819500945[2].cond_butt_dirs/sync/clk_out1
    SLICE_X62Y60         FDRE                                         r  forLoop_idx_0_819500945[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_819500945[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.766ns  (logic 1.617ns (42.944%)  route 2.149ns (57.056%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.149     3.642    forLoop_idx_0_819500945[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.766 r  forLoop_idx_0_819500945[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.766    forLoop_idx_0_819500945[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_819500945[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         1.507    -1.429    forLoop_idx_0_819500945[3].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_819500945[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.540ns  (logic 1.622ns (45.835%)  route 1.917ns (54.165%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.917     3.416    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X62Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.540 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.540    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X62Y57         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         1.508    -1.428    cond_butt_next_play/sync/clk_out1
    SLICE_X62Y57         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_494978836[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.307ns (35.450%)  route 0.559ns (64.550%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.559     0.821    forLoop_idx_0_494978836[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X62Y60         LUT1 (Prop_lut1_I0_O)        0.045     0.866 r  forLoop_idx_0_494978836[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.866    forLoop_idx_0_494978836[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X62Y60         FDRE                                         r  forLoop_idx_0_494978836[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         0.861    -0.769    forLoop_idx_0_494978836[1].cond_butt_sel_desel/sync/clk_out1
    SLICE_X62Y60         FDRE                                         r  forLoop_idx_0_494978836[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_494978836[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.895ns  (logic 0.300ns (33.467%)  route 0.596ns (66.533%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.596     0.850    forLoop_idx_0_494978836[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.045     0.895 r  forLoop_idx_0_494978836[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.895    forLoop_idx_0_494978836[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_494978836[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         0.862    -0.768    forLoop_idx_0_494978836[0].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_494978836[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.093ns  (logic 0.311ns (28.480%)  route 0.781ns (71.520%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.781     1.048    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X62Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.093 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.093    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X62Y57         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         0.862    -0.768    cond_butt_next_play/sync/clk_out1
    SLICE_X62Y57         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_819500945[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.139ns  (logic 0.306ns (26.874%)  route 0.833ns (73.126%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.833     1.094    forLoop_idx_0_819500945[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.139 r  forLoop_idx_0_819500945[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.139    forLoop_idx_0_819500945[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_819500945[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         0.862    -0.768    forLoop_idx_0_819500945[3].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_819500945[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_819500945[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.159ns  (logic 0.307ns (26.517%)  route 0.852ns (73.483%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.852     1.114    forLoop_idx_0_819500945[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.159 r  forLoop_idx_0_819500945[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.159    forLoop_idx_0_819500945[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X62Y60         FDRE                                         r  forLoop_idx_0_819500945[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         0.861    -0.769    forLoop_idx_0_819500945[2].cond_butt_dirs/sync/clk_out1
    SLICE_X62Y60         FDRE                                         r  forLoop_idx_0_819500945[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.206ns  (logic 0.316ns (26.229%)  route 0.890ns (73.771%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.707     0.978    reset_cond/butt_reset_IBUF
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.023 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.183     1.206    reset_cond/M_reset_cond_in
    SLICE_X65Y56         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         0.863    -0.767    reset_cond/clk_out1
    SLICE_X65Y56         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.206ns  (logic 0.316ns (26.229%)  route 0.890ns (73.771%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.707     0.978    reset_cond/butt_reset_IBUF
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.023 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.183     1.206    reset_cond/M_reset_cond_in
    SLICE_X64Y56         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         0.863    -0.767    reset_cond/clk_out1
    SLICE_X64Y56         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.206ns  (logic 0.316ns (26.229%)  route 0.890ns (73.771%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.707     0.978    reset_cond/butt_reset_IBUF
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.023 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.183     1.206    reset_cond/M_reset_cond_in
    SLICE_X64Y56         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         0.863    -0.767    reset_cond/clk_out1
    SLICE_X64Y56         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.206ns  (logic 0.316ns (26.229%)  route 0.890ns (73.771%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.707     0.978    reset_cond/butt_reset_IBUF
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.023 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.183     1.206    reset_cond/M_reset_cond_in
    SLICE_X64Y56         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         0.863    -0.767    reset_cond/clk_out1
    SLICE_X64Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_out1_clk_10_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.206ns  (logic 0.316ns (26.229%)  route 0.890ns (73.771%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.707     0.978    reset_cond/butt_reset_IBUF
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.023 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.183     1.206    reset_cond/M_reset_cond_in
    SLICE_X64Y56         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowclk_gen/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slowclk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slowclk_gen/inst/clk_in1_clk_10
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=411, routed)         0.863    -0.767    reset_cond/clk_out1
    SLICE_X64Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C





