# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Binary_to_BCD_Converter.srcs/sources_1/new/Binary_to_BCD_Converter.vhd" \
"../../../../Binary_to_BCD_Converter.srcs/sim_1/new/TB.vhd" \

# Do not sort compile order
nosort
