# Generated 26/03/2025 GMT

# Copyright Â© 2025, Microchip Technology Inc. and its subsidiaries ("Microchip")
# All rights reserved.
# 
# This software is developed by Microchip Technology Inc. and its subsidiaries ("Microchip").
# 
# Redistribution and use in source and binary forms, with or without modification, are
# permitted provided that the following conditions are met:
# 
#     1. Redistributions of source code must retain the above copyright notice, this list of
#        conditions and the following disclaimer.
# 
#     2. Redistributions in binary form must reproduce the above copyright notice, this list
#        of conditions and the following disclaimer in the documentation and/or other
#        materials provided with the distribution. Publication is not required when
#        this file is used in an embedded application.
# 
#     3. Microchip's name may not be used to endorse or promote products derived from this
#        software without specific prior written permission.
# 
# THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
# INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
# PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIRECT,
# INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
# PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
# INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
# LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
# THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

#	PICC.INI
#	This file defines the memory sizes and organization
#	of a PIC10/12/16 device
#
#	All values are in hexadecimal unless otherwise stated.
#
#	Fields used are:
#
#	ARCH=<processor_architecture>
#			PIC12, PIC14 or PIC16, corresponding to baseline,
#			midrange and high end respectively
#	PROCID=<id>
#			Microchip processor identifier. This corresponds
#			to the processor field in Microchip COFF output.
#	ROMSIZE=<size_of_rom>
#			Size of program memory (words) in hex
#	BANKS=<num_banks>
#			Number of data memory banks used (for the
#			midrange, this will always be at least 2)
#	RAMBANK=<range_start>,<range_end>
#			This field may appear multiple times and
#			specifies a RAM bank memory range. e.g. A0,BF
#	COMMON=<range_start>,<range_end>
#			Specifies an area of RAM that is mirrored in all
#			banks, i.e. is accessible regardless of RPn settings.
#	ICD1RAM=<range_start>,<range_end>
#			Specifies an area of RAM that is used by
#			MPLAB-ICD
#	ICD2RAM=<range_start>,<range_end>
#			Specifies an area of RAM that is used by
#			MPLAB-ICD2
#	ICD3RAM=<range_start>,<range_end>
#			Specifies an area of RAM that is used by
#			MPLAB-ICD3 and REAL-ICE
#	ICD1ROM=<range_start>,<range_end>
#			Specifies an area of ROM that is used by
#			MPLAB-ICD
#	ICD2ROM=<range_start>,<range_end>
#			Specifies an area of ROM that is used by
#			MPLAB-ICD2
#	ICD3ROM=<range_start>,<range_end>
#			Specifies an area of ROM that is used by
#			MPLAB-ICD3 and REAL-ICE
#	DATABANK=<bank>
#			Identifies which bank the EEDATA/PMDATA register is found.
#			Used for library selection.
#
#	FLASHTYPE=<string>
#			Indicates if and how this midrange processor is capable of reading
#			and how a device can write to its own program memory.
#			READ - Read only
#			READWRITE_1 - Writes one word at a time, erasure is automatic
#			READWRITE_A - Writes done in blocks of words, block erasure automatic
#			READWRITE_B - Writes done in blocks, erasure is separate step
#
#	FLASH_READ=<size>
#			The number of words read in a flash-read operation. Default is zero.
#
#	FLASH_WRITE=<size>
#			The number of words in flash writing block. Default is zero.
#
#	FLASH_ERASE=<size>
#			The number of words in a flash-erase block. Default is FLASH_WRITE size.
#
#	EEPROM=<range_start-range_end>
#			Identifies the range (bytes) of EEPROM available to this device
#
#	FLASHDATA=<range_start-range_end>
#			Defines the range of flash memory used to access EEPROM data
#
#	OSCCAL=<address>
#			The address where the OSCCAL sfr is located.
#
#	OSCCON=<address>
#			The address where the OSCCON sfr is located.
#
#	OSCHOW=<string>
#			How does the device calibrate its oscillator?
#			RETLW - The device's oscillator calibration constant is stored at the top
#			of program memory in a RETLW instruction, the compiler can assign this
#			to the OSCCAL sfr which is located at OSCCAL.
#			CALWORD - The device stores the oscillator constant in a calibration
#			word located in flash program memory.  The word is read from program
#			memory and assigned to OSCCAL.  The compiler does not perform this
#			operation.  It must be done by the user's program.
#
#	CONFIG=<range_start-range_end>
#			Define a new address range for the configuration register region if
#			the address range differs from the traditional range for its
#			architecture type.
#
#	IDLOC=<range_start-range_end>
#			Define a new address range for the user ID location region if
#			the address range differs from the traditional range for its
#			architecture type.
#
#	STACKDEPTH=<limit>
#			This is used set the maximum stack level depth for a processor. If not specified,
#			the default setting will be 2 for baseline PICs, 8 for midrange PICs and 16 for
#			high-end PICs and enhanced mid-range PICs.
#
#	VOLSFRS=<range_start>-<range_end>,...
#			Instructions generated by the compiler that access SFRs in the given memory
#			ranges will won't be optimized by the assembly optimizer
#
#	BANKSIZE=<size>
#			Maximum number of bytes in a RAM bank.
#
#	PAGESIZE=<size>
#			Maximum number of words in a program memory page.
#
#	LINEARBASE=<addr>
#			Base address of the virtual linear data memory, exclusive to enhanced mid-range devices.
#
#   PCBITS=<number of bits>
#           How many implemented bits are there in the PC?
#
#   EEADRBITS=<number of bits>
#           How many bits are available to address data EEPROM, if any.
#
#   BANKSELBITS=<number of bits>
#           Number of bits available for bank-selection.
#
#   EEPROMINT=<EEREG_INT|NVMREG_INT>
#   		Which register interface is used to access the device's EEPROM, if any.
#
#	SFR=<name>,<address>,<bit-width>
#			Describes a SFR of the device.  The address is in hexadecimal, and the bit-width decimal.
#			SFRs are sorted in order of address, and then by bit-width in descending order.  If an SFR duplicates
#			an address, then that SFR is an alias of the first with that address.  An SFR that has a bit-width
#			greater than the next, but the next also shares the same address, then that SFR is a joined SFR
#			of those that follow, but limited by its bit-width.
#
#	SFRFLD=<name>,<address>,<bit-position>,<bit-width>
#			Describes a SFR bit-field of the device.  The address is in hexadecimal, and the bit-width and
#			bit-position are decimal. SFRFLDs are sorted in order of address.
#
#	CONFIGPROG=<num_regs>,<delta>,<alignment>
#	IDLOCPROG=<num_regs>,<delta>,<alignment>
#			These describe the programming characteristics of configuration and user id memory.
#			Where,
#			<num_regs> = the number of registers (equivalent to a CWORD in CFGDATA files) per programming unit.
#			<delta> = the address delta between contiguous registers, i.e. the addresses of a CWORD.
#			<alignment> = the address alignment of programming units, where the address is that of the first CWORD
#							in the programming unit.
#

[16HV753]
ARCH=PIC14
BANKS=4
BANKSELBITS=0x2
BANKSIZE=0x80
COMMON=70-7F,F0-FF,170-17F,1F0-1FF
CONFIG=2007-2007
CONFIGPROG=1,1,1
DATABANK=3
FLASHTYPE=READWRITE_A
FLASH_ERASE=10
FLASH_READ=1
FLASH_WRITE=4
ICD3RAM=65-70
ICD3ROM=700-7FF
IDLOC=2000-2003
IDLOCPROG=1,1,1
MAKE=MICROCHIP
OSCCON=8F
PAGESIZE=0x800
PCBITS=0xD
PROCID=6753
RAMBANK=20-7F,A0-BF
ROMSIZE=800
SFR=INDF,0,8
SFR=TMR0,1,8
SFR=PCL,2,8
SFR=STATUS,3,8
SFR=FSR,4,8
SFR=PORTA,5,8
SFR=PORTC,7,8
SFR=IOCAF,8,8
SFR=IOCCF,9,8
SFR=PCLATH,A,8
SFR=INTCON,B,8
SFR=PIR1,C,8
SFR=PIR2,D,8
SFR=TMR1,F,16
SFR=TMR1L,F,8
SFR=TMR1H,10,8
SFR=T1CON,11,8
SFR=T1GCON,12,8
SFR=CCPR1,13,16
SFR=CCPR1L,13,8
SFR=CCPR1H,14,8
SFR=CCP1CON,15,8
SFR=ADRES,1C,16
SFR=ADRESL,1C,8
SFR=ADRESH,1D,8
SFR=ADCON0,1E,8
SFR=ADCON1,1F,8
SFR=OPTION_REG,81,8
SFR=TRISA,85,8
SFR=TRISC,87,8
SFR=IOCAP,88,8
SFR=IOCCP,89,8
SFR=PIE1,8C,8
SFR=PIE2,8D,8
SFR=OSCCON,8F,8
SFR=FVR1CON0,90,8
SFR=DAC1CON0,91,8
SFR=DAC1REFL,92,8
SFR=DAC1REFH,93,8
SFR=OPA1CON,96,8
SFR=CM2CON0,9B,8
SFR=C2CON0,9B,8
SFR=CM2CON1,9C,8
SFR=C2CON1,9C,8
SFR=CM1CON0,9D,8
SFR=C1CON0,9D,8
SFR=CM1CON1,9E,8
SFR=C1CON1,9E,8
SFR=CMOUT,9F,8
SFR=MCOUT,9F,8
SFR=LATA,105,8
SFR=LATC,107,8
SFR=IOCAN,108,8
SFR=IOCCN,109,8
SFR=WPUA,10C,8
SFR=WPUC,10D,8
SFR=SLRCONC,10E,8
SFR=PCON,10F,8
SFR=TMR2,110,8
SFR=PR2,111,8
SFR=T2CON,112,8
SFR=HLTMR1,113,8
SFR=HLTPR1,114,8
SFR=HLT1CON0,115,8
SFR=HLT1CON1,116,8
SFR=HLTMR2,117,8
SFR=HLTPR2,118,8
SFR=HLT2CON0,119,8
SFR=HLT2CON1,11A,8
SFR=SLPC1CON0,11E,8
SFR=SLPCCON0,11E,8
SFR=SLPC1CON1,11F,8
SFR=SLPCCON1,11F,8
SFR=ANSELA,185,8
SFR=ANSELC,187,8
SFR=APFCON,188,8
SFR=OSCTUNE,189,8
SFR=PMCON1,18C,8
SFR=PMCON2,18D,8
SFR=PMADR,18E,16
SFR=PMADRL,18E,8
SFR=PMADRH,18F,8
SFR=PMDAT,190,16
SFR=PMDATL,190,8
SFR=PMDATH,191,8
SFR=COG1PHR,192,8
SFR=COG1PHF,193,8
SFR=COG1BKR,194,8
SFR=COG1BKF,195,8
SFR=COG1DBR,196,8
SFR=COG1DBF,197,8
SFR=COG1CON0,198,8
SFR=COG1CON1,199,8
SFR=COG1RIS,19A,8
SFR=COG1RSIM,19B,8
SFR=COG1FIS,19C,8
SFR=COG1FSIM,19D,8
SFR=COG1ASD0,19E,8
SFR=COG1ASD1,19F,8
SFRFLD=C,3,0,1
SFRFLD=DC,3,1,1
SFRFLD=Z,3,2,1
SFRFLD=nPD,3,3,1
SFRFLD=nTO,3,4,1
SFRFLD=RP0,3,5,1
SFRFLD=RP1,3,6,1
SFRFLD=IRP,3,7,1
SFRFLD=CARRY,3,0,1
SFRFLD=ZERO,3,2,1
SFRFLD=RA0,5,0,1
SFRFLD=RA1,5,1,1
SFRFLD=RA2,5,2,1
SFRFLD=RA3,5,3,1
SFRFLD=RA4,5,4,1
SFRFLD=RA5,5,5,1
SFRFLD=RC0,7,0,1
SFRFLD=RC1,7,1,1
SFRFLD=RC2,7,2,1
SFRFLD=RC3,7,3,1
SFRFLD=RC4,7,4,1
SFRFLD=RC5,7,5,1
SFRFLD=IOCAF0,8,0,1
SFRFLD=IOCAF1,8,1,1
SFRFLD=IOCAF2,8,2,1
SFRFLD=IOCAF3,8,3,1
SFRFLD=IOCAF4,8,4,1
SFRFLD=IOCAF5,8,5,1
SFRFLD=IOCCF0,9,0,1
SFRFLD=IOCCF1,9,1,1
SFRFLD=IOCCF2,9,2,1
SFRFLD=IOCCF3,9,3,1
SFRFLD=IOCCF4,9,4,1
SFRFLD=IOCCF5,9,5,1
SFRFLD=IOCIF,B,0,1
SFRFLD=INTF,B,1,1
SFRFLD=T0IF,B,2,1
SFRFLD=IOCIE,B,3,1
SFRFLD=INTE,B,4,1
SFRFLD=T0IE,B,5,1
SFRFLD=PEIE,B,6,1
SFRFLD=GIE,B,7,1
SFRFLD=TMR1IF,C,0,1
SFRFLD=TMR2IF,C,1,1
SFRFLD=HLTMR1IF,C,2,1
SFRFLD=HLTMR2IF,C,3,1
SFRFLD=ADIF,C,6,1
SFRFLD=TMR1GIF,C,7,1
SFRFLD=CCP1IF,D,0,1
SFRFLD=COG1IF,D,2,1
SFRFLD=C1IF,D,4,1
SFRFLD=C2IF,D,5,1
SFRFLD=TMR1,F,0,16
SFRFLD=TMR1ON,11,0,1
SFRFLD=nT1SYNC,11,2,1
SFRFLD=T1OSCEN,11,3,1
SFRFLD=T1CKPS,11,4,2
SFRFLD=TMR1CS,11,6,2
SFRFLD=T1CKPS0,11,4,1
SFRFLD=T1CKPS1,11,5,1
SFRFLD=TMR1CS0,11,6,1
SFRFLD=TMR1CS1,11,7,1
SFRFLD=T1GSS,12,0,2
SFRFLD=T1GVAL,12,2,1
SFRFLD=T1GGO_nDONE,12,3,1
SFRFLD=T1GSPM,12,4,1
SFRFLD=T1GTM,12,5,1
SFRFLD=T1GPOL,12,6,1
SFRFLD=TMR1GE,12,7,1
SFRFLD=T1GSS0,12,0,1
SFRFLD=T1GSS1,12,1,1
SFRFLD=T1GGO,12,3,1
SFRFLD=CCPR1,13,0,16
SFRFLD=CCP1M,15,0,4
SFRFLD=DC1B,15,4,2
SFRFLD=CCP1M0,15,0,1
SFRFLD=CCP1M1,15,1,1
SFRFLD=CCP1M2,15,2,1
SFRFLD=CCP1M3,15,3,1
SFRFLD=DC1B0,15,4,1
SFRFLD=DC1B1,15,5,1
SFRFLD=ADRESL,1C,0,8
SFRFLD=ADRESH,1D,0,8
SFRFLD=ADON,1E,0,1
SFRFLD=GO_nDONE,1E,1,1
SFRFLD=CHS,1E,2,4
SFRFLD=ADFM,1E,7,1
SFRFLD=CHS0,1E,2,1
SFRFLD=CHS1,1E,3,1
SFRFLD=CHS2,1E,4,1
SFRFLD=CHS3,1E,5,1
SFRFLD=ADPREF1,1F,0,1
SFRFLD=ADCS,1F,4,3
SFRFLD=ADCS0,1F,4,1
SFRFLD=ADCS1,1F,5,1
SFRFLD=ADCS2,1F,6,1
SFRFLD=PS,81,0,3
SFRFLD=PSA,81,3,1
SFRFLD=T0SE,81,4,1
SFRFLD=T0CS,81,5,1
SFRFLD=INTEDG,81,6,1
SFRFLD=nRAPU,81,7,1
SFRFLD=PS0,81,0,1
SFRFLD=PS1,81,1,1
SFRFLD=PS2,81,2,1
SFRFLD=TRISA0,85,0,1
SFRFLD=TRISA1,85,1,1
SFRFLD=TRISA2,85,2,1
SFRFLD=TRISA3,85,3,1
SFRFLD=TRISA4,85,4,1
SFRFLD=TRISA5,85,5,1
SFRFLD=TRISC0,87,0,1
SFRFLD=TRISC1,87,1,1
SFRFLD=TRISC2,87,2,1
SFRFLD=TRISC3,87,3,1
SFRFLD=TRISC4,87,4,1
SFRFLD=TRISC5,87,5,1
SFRFLD=IOCAP0,88,0,1
SFRFLD=IOCAP1,88,1,1
SFRFLD=IOCAP2,88,2,1
SFRFLD=IOCAP3,88,3,1
SFRFLD=IOCAP4,88,4,1
SFRFLD=IOCAP5,88,5,1
SFRFLD=IOCCP0,89,0,1
SFRFLD=IOCCP1,89,1,1
SFRFLD=IOCCP2,89,2,1
SFRFLD=IOCCP3,89,3,1
SFRFLD=IOCCP4,89,4,1
SFRFLD=IOCCP5,89,5,1
SFRFLD=TMR1IE,8C,0,1
SFRFLD=TMR2IE,8C,1,1
SFRFLD=HLTMR1IE,8C,2,1
SFRFLD=HLTMR2IE,8C,3,1
SFRFLD=ADIE,8C,6,1
SFRFLD=TMR1GIE,8C,7,1
SFRFLD=CCP1IE,8D,0,1
SFRFLD=COG1IE,8D,2,1
SFRFLD=C1IE,8D,4,1
SFRFLD=C2IE,8D,5,1
SFRFLD=LTS,8F,1,1
SFRFLD=HTS,8F,2,1
SFRFLD=IRCF,8F,4,2
SFRFLD=IRCF0,8F,4,1
SFRFLD=IRCF1,8F,5,1
SFRFLD=FVRBUFEN,90,0,1
SFRFLD=FVRBUFSS,90,3,2
SFRFLD=FVROE,90,5,1
SFRFLD=FVRRDY,90,6,1
SFRFLD=FVREN,90,7,1
SFRFLD=FVRBUSS0,90,3,1
SFRFLD=FVRBUSS1,90,4,1
SFRFLD=DACPSS,91,2,2
SFRFLD=DACOE,91,5,1
SFRFLD=DACFM,91,6,1
SFRFLD=DACEN,91,7,1
SFRFLD=DACPSS0,91,2,1
SFRFLD=DACPSS1,91,3,1
SFRFLD=DACR,92,0,8
SFRFLD=DACR,93,0,8
SFRFLD=OPA1PCH,96,0,2
SFRFLD=OPA1NCH,96,2,2
SFRFLD=OPAUGM,96,4,1
SFRFLD=OPAEN,96,7,1
SFRFLD=OPA1PCH0,96,0,1
SFRFLD=OPA1PCH1,96,1,1
SFRFLD=OPA1NCH0,96,2,1
SFRFLD=OPA1NCH1,96,3,1
SFRFLD=C2SYNC,9B,0,1
SFRFLD=C2HYS,9B,1,1
SFRFLD=C2SP,9B,2,1
SFRFLD=C2ZLF,9B,3,1
SFRFLD=C2POL,9B,4,1
SFRFLD=C2OE,9B,5,1
SFRFLD=C2OUT,9B,6,1
SFRFLD=C2ON,9B,7,1
SFRFLD=C2NCH,9C,0,3
SFRFLD=C2PCH,9C,3,3
SFRFLD=C2INTN,9C,6,1
SFRFLD=C2INTP,9C,7,1
SFRFLD=C2NCH0,9C,0,1
SFRFLD=C2NCH1,9C,1,1
SFRFLD=C2NCH2,9C,2,1
SFRFLD=C2PCH0,9C,3,1
SFRFLD=C2PCH1,9C,4,1
SFRFLD=C2PCH2,9C,5,1
SFRFLD=C1SYNC,9D,0,1
SFRFLD=C1HYS,9D,1,1
SFRFLD=C1SP,9D,2,1
SFRFLD=C1ZLF,9D,3,1
SFRFLD=C1POL,9D,4,1
SFRFLD=C1OE,9D,5,1
SFRFLD=C1OUT,9D,6,1
SFRFLD=C1ON,9D,7,1
SFRFLD=C1NCH,9E,0,3
SFRFLD=C1PCH,9E,3,3
SFRFLD=C1INTN,9E,6,1
SFRFLD=C1INTP,9E,7,1
SFRFLD=C1NCH0,9E,0,1
SFRFLD=C1NCH1,9E,1,1
SFRFLD=C1NCH2,9E,2,1
SFRFLD=C1PCH0,9E,3,1
SFRFLD=C1PCH1,9E,4,1
SFRFLD=C1PCH2,9E,5,1
SFRFLD=MCOUT1,9F,0,1
SFRFLD=MCOUT2,9F,1,1
SFRFLD=LATA0,105,0,1
SFRFLD=LATA1,105,1,1
SFRFLD=LATA2,105,2,1
SFRFLD=LATA4,105,4,1
SFRFLD=LATA5,105,5,1
SFRFLD=LATC0,107,0,1
SFRFLD=LATC1,107,1,1
SFRFLD=LATC2,107,2,1
SFRFLD=LATC3,107,3,1
SFRFLD=LATC4,107,4,1
SFRFLD=LATC5,107,5,1
SFRFLD=IOCAN0,108,0,1
SFRFLD=IOCAN1,108,1,1
SFRFLD=IOCAN2,108,2,1
SFRFLD=IOCAN3,108,3,1
SFRFLD=IOCAN4,108,4,1
SFRFLD=IOCAN5,108,5,1
SFRFLD=IOCCN0,109,0,1
SFRFLD=IOCCN1,109,1,1
SFRFLD=IOCCN2,109,2,1
SFRFLD=IOCCN3,109,3,1
SFRFLD=IOCCN4,109,4,1
SFRFLD=IOCCN5,109,5,1
SFRFLD=WPUA0,10C,0,1
SFRFLD=WPUA1,10C,1,1
SFRFLD=WPUA2,10C,2,1
SFRFLD=WPUA3,10C,3,1
SFRFLD=WPUA4,10C,4,1
SFRFLD=WPUA5,10C,5,1
SFRFLD=WPUC0,10D,0,1
SFRFLD=WPUC1,10D,1,1
SFRFLD=WPUC2,10D,2,1
SFRFLD=WPUC3,10D,3,1
SFRFLD=WPUC4,10D,4,1
SFRFLD=WPUC5,10D,5,1
SFRFLD=SLRC4,10E,4,1
SFRFLD=SLRC5,10E,5,1
SFRFLD=nBOR,10F,0,1
SFRFLD=nPOR,10F,1,1
SFRFLD=TMR2,110,0,8
SFRFLD=PR2,111,0,8
SFRFLD=T2CKPS,112,0,2
SFRFLD=TMR2ON,112,2,1
SFRFLD=T2OUTPS,112,3,4
SFRFLD=T2CKPS0,112,0,1
SFRFLD=T2CKPS1,112,1,1
SFRFLD=T2OUTPS0,112,3,1
SFRFLD=T2OUTPS1,112,4,1
SFRFLD=T2OUTPS2,112,5,1
SFRFLD=T2OUTPS3,112,6,1
SFRFLD=HLTMR1,113,0,8
SFRFLD=HLTPR1,114,0,8
SFRFLD=H1CKPS,115,0,2
SFRFLD=H1ON,115,2,1
SFRFLD=H1OUTPS,115,3,4
SFRFLD=H1CKPS0,115,0,1
SFRFLD=H1CKPS1,115,1,1
SFRFLD=H1OUTPS0,115,3,1
SFRFLD=H1OUTPS1,115,4,1
SFRFLD=H1OUTPS2,115,5,1
SFRFLD=H1OUTPS3,115,6,1
SFRFLD=H1REREN,116,0,1
SFRFLD=H1FEREN,116,1,1
SFRFLD=H1ERS,116,2,3
SFRFLD=H1RES,116,6,1
SFRFLD=H1FES,116,7,1
SFRFLD=H1ERS0,116,2,1
SFRFLD=H1ERS1,116,3,1
SFRFLD=H1ERS2,116,4,1
SFRFLD=HLTMR2,117,0,8
SFRFLD=HLTPR2,118,0,8
SFRFLD=H2CKPS,119,0,2
SFRFLD=H2ON,119,2,1
SFRFLD=H2OUTPS,119,3,4
SFRFLD=H2CKPS0,119,0,1
SFRFLD=H2CKPS1,119,1,1
SFRFLD=H2OUTPS0,119,3,1
SFRFLD=H2OUTPS1,119,4,1
SFRFLD=H2OUTPS2,119,5,1
SFRFLD=H2OUTPS3,119,6,1
SFRFLD=H2REREN,11A,0,1
SFRFLD=H2FEREN,11A,1,1
SFRFLD=H2ERS,11A,2,3
SFRFLD=H2RES,11A,6,1
SFRFLD=H2FES,11A,7,1
SFRFLD=H2ERS0,11A,2,1
SFRFLD=H2ERS1,11A,3,1
SFRFLD=H2ERS2,11A,4,1
SFRFLD=SC1INS,11E,0,1
SFRFLD=SC1TSS,11E,2,2
SFRFLD=SC1POL,11E,4,1
SFRFLD=SC1MRPE,11E,5,1
SFRFLD=SC1EN,11E,7,1
SFRFLD=SCS1TSS0,11E,2,1
SFRFLD=SCS1TSS1,11E,3,1
SFRFLD=SC1ISET,11F,0,4
SFRFLD=SC1RNG,11F,4,1
SFRFLD=SC1ISET0,11F,0,1
SFRFLD=SC1ISET1,11F,1,1
SFRFLD=SC1ISET2,11F,2,1
SFRFLD=SC1ISET3,11F,3,1
SFRFLD=ANSA0,185,0,1
SFRFLD=ANSA1,185,1,1
SFRFLD=ANSA2,185,2,1
SFRFLD=ANSA4,185,4,1
SFRFLD=ANSC0,187,0,1
SFRFLD=ANSC1,187,1,1
SFRFLD=ANSC2,187,2,1
SFRFLD=ANSC3,187,3,1
SFRFLD=T1GSEL,188,4,1
SFRFLD=TUN,189,0,5
SFRFLD=TUN0,189,0,1
SFRFLD=TUN1,189,1,1
SFRFLD=TUN2,189,2,1
SFRFLD=TUN3,189,3,1
SFRFLD=TUN4,189,4,1
SFRFLD=RD,18C,0,1
SFRFLD=WR,18C,1,1
SFRFLD=WREN,18C,2,1
SFRFLD=PMCON2,18D,0,8
SFRFLD=PMADRL,18E,0,8
SFRFLD=PMADRH,18F,0,3
SFRFLD=PMDATL,190,0,8
SFRFLD=PMDATH,191,0,6
SFRFLD=G1PHR,192,0,4
SFRFLD=G1PHR0,192,0,1
SFRFLD=G1PHR1,192,1,1
SFRFLD=G1PHR2,192,2,1
SFRFLD=G1PHR3,192,3,1
SFRFLD=G1PHF,193,0,4
SFRFLD=G1PHF0,193,0,1
SFRFLD=G1PHF1,193,1,1
SFRFLD=G1PHF2,193,2,1
SFRFLD=G1PHF3,193,3,1
SFRFLD=G1BKR,194,0,4
SFRFLD=G1BKR0,194,0,1
SFRFLD=G1BKR1,194,1,1
SFRFLD=G1BKR2,194,2,1
SFRFLD=G1BKR3,194,3,1
SFRFLD=G1BKF,195,0,4
SFRFLD=G1BKF0,195,0,1
SFRFLD=G1BKF1,195,1,1
SFRFLD=G1BKF2,195,2,1
SFRFLD=G1BKF3,195,3,1
SFRFLD=G1DBR,196,0,4
SFRFLD=G1DBR0,196,0,1
SFRFLD=G1DBR1,196,1,1
SFRFLD=G1DBR2,196,2,1
SFRFLD=G1DBR3,196,3,1
SFRFLD=G1DBF,197,0,4
SFRFLD=G1DBF0,197,0,1
SFRFLD=G1DBF1,197,1,1
SFRFLD=G1DBF2,197,2,1
SFRFLD=G1DBF3,197,3,1
SFRFLD=G1MD,198,0,1
SFRFLD=G1LD,198,2,1
SFRFLD=G1POL0,198,3,1
SFRFLD=G1POL1,198,4,1
SFRFLD=G1OE0,198,5,1
SFRFLD=G1OE1,198,6,1
SFRFLD=G1EN,198,7,1
SFRFLD=G1CS,199,0,2
SFRFLD=G1FDBTS,199,6,1
SFRFLD=G1RDBTS,199,7,1
SFRFLD=G1CS0,199,0,1
SFRFLD=G1CS1,199,1,1
SFRFLD=G1RIC1,19A,0,1
SFRFLD=G1RIC2,19A,1,1
SFRFLD=C1RICCP1,19A,2,1
SFRFLD=G1RIFLT,19A,3,1
SFRFLD=G1RIT2M,19A,4,1
SFRFLD=G1R1HLT1,19A,5,1
SFRFLD=G1RIHLT2,19A,6,1
SFRFLD=G1RMC1,19B,0,1
SFRFLD=G1RMC2,19B,1,1
SFRFLD=G1RMCCP1,19B,2,1
SFRFLD=G1RMFLT,19B,3,1
SFRFLD=G1RTM2M,19B,4,1
SFRFLD=G1RMHLT1,19B,5,1
SFRFLD=G1RMHLT2,19B,6,1
SFRFLD=G1FIC1,19C,0,1
SFRFLD=G1FIC2,19C,1,1
SFRFLD=G1FICCP1,19C,2,1
SFRFLD=G1FIFLT,19C,3,1
SFRFLD=G1FIT2M,19C,4,1
SFRFLD=G1FIHLT1,19C,5,1
SFRFLD=G1FIHLT2,19C,6,1
SFRFLD=G1FMC1,19D,0,1
SFRFLD=G1FMC2,19D,1,1
SFRFLD=G1FMCCP1,19D,2,1
SFRFLD=G1FMFLT,19D,3,1
SFRFLD=G1FMT2M,19D,4,1
SFRFLD=G1FMHLT1,19D,5,1
SFRFLD=G1FMHLT2,19D,6,1
SFRFLD=G1ASD0L,19E,2,2
SFRFLD=G1ASD1L,19E,4,2
SFRFLD=G1ARSEN,19E,6,1
SFRFLD=G1ASDE,19E,7,1
SFRFLD=G1ASD0L0,19E,2,1
SFRFLD=G1ASD0L1,19E,3,1
SFRFLD=G1ASD1L0,19E,4,1
SFRFLD=G1ASD1L1,19E,5,1
SFRFLD=G1ASDSFLT,19F,0,1
SFRFLD=G1ASDSC1,19F,1,1
SFRFLD=G1ASDSC2,19F,2,1
SFRFLD=G1ASDSHLT1,19F,3,1
SFRFLD=G1ASDSHLT2,19F,4,1
STACKDEPTH=8
VOLSFRS=18D-18D
