
SlaveSPI.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000047e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000002  00800060  0000047e  00000512  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000005  00800062  00800062  00000514  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000514  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000544  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000001b0  00000000  00000000  00000580  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000155f  00000000  00000000  00000730  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000aa4  00000000  00000000  00001c8f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000d58  00000000  00000000  00002733  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000003d4  00000000  00000000  0000348c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000007f0  00000000  00000000  00003860  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000d3a  00000000  00000000  00004050  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000150  00000000  00000000  00004d8a  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  34:	0c 94 b8 01 	jmp	0x370	; 0x370 <__vector_13>
  38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  3c:	0c 94 91 01 	jmp	0x322	; 0x322 <__vector_15>
  40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	ee e7       	ldi	r30, 0x7E	; 126
  68:	f4 e0       	ldi	r31, 0x04	; 4
  6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0
  70:	a2 36       	cpi	r26, 0x62	; 98
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
  76:	20 e0       	ldi	r18, 0x00	; 0
  78:	a2 e6       	ldi	r26, 0x62	; 98
  7a:	b0 e0       	ldi	r27, 0x00	; 0
  7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
  7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
  80:	a7 36       	cpi	r26, 0x67	; 103
  82:	b2 07       	cpc	r27, r18
  84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
  86:	0e 94 49 00 	call	0x92	; 0x92 <main>
  8a:	0c 94 3d 02 	jmp	0x47a	; 0x47a <_exit>

0000008e <__bad_interrupt>:
  8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <main>:
#include "SPI_int.h"
#include "SER_UART_int.h"
#include "SER_SPI_int.h"

int main(void)
{
  92:	cf 93       	push	r28
  94:	df 93       	push	r29
  96:	cd b7       	in	r28, 0x3d	; 61
  98:	de b7       	in	r29, 0x3e	; 62
  9a:	da 95       	dec	r29
  9c:	0f b6       	in	r0, 0x3f	; 63
  9e:	f8 94       	cli
  a0:	de bf       	out	0x3e, r29	; 62
  a2:	0f be       	out	0x3f, r0	; 63
  a4:	cd bf       	out	0x3d, r28	; 61
    SER_SPIvoidInitPinSlave();
  a6:	0e 94 dc 01 	call	0x3b8	; 0x3b8 <SER_SPIvoidInitPinSlave>

    DIO_voidSetPinDirection(PORT_D, PIN0, INPUT);
  aa:	40 e0       	ldi	r20, 0x00	; 0
  ac:	60 e0       	ldi	r22, 0x00	; 0
  ae:	83 e0       	ldi	r24, 0x03	; 3
  b0:	0e 94 ea 00 	call	0x1d4	; 0x1d4 <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection(PORT_D, PIN1, OUTPUT);
  b4:	41 e0       	ldi	r20, 0x01	; 1
  b6:	61 e0       	ldi	r22, 0x01	; 1
  b8:	83 e0       	ldi	r24, 0x03	; 3
  ba:	0e 94 ea 00 	call	0x1d4	; 0x1d4 <DIO_voidSetPinDirection>

    UART_ENInit();
  be:	0e 94 6f 01 	call	0x2de	; 0x2de <UART_ENInit>
    SPI_ENSlaveInit();
  c2:	0e 94 68 01 	call	0x2d0	; 0x2d0 <SPI_ENSlaveInit>
    uint8_t str[256];

    /* Replace with your application code */
    while (1)
    {
        SER_SPIvoidReceiveString(str);
  c6:	ce 01       	movw	r24, r28
  c8:	01 96       	adiw	r24, 0x01	; 1
  ca:	0e 94 f1 01 	call	0x3e2	; 0x3e2 <SER_SPIvoidReceiveString>
        SER_UARTvoidSendString(str);
  ce:	ce 01       	movw	r24, r28
  d0:	01 96       	adiw	r24, 0x01	; 1
  d2:	0e 94 12 02 	call	0x424	; 0x424 <SER_UARTvoidSendString>
  d6:	f7 cf       	rjmp	.-18     	; 0xc6 <main+0x34>

000000d8 <DIO_voidSetPinValue>:
EN_DIOERRORSTATE_t DIO_voidSetPinValue(EN_port_num EN_Port, EN_pin_num EN_Pin, EN_value_type EN_Value)
{
    EN_DIOERRORSTATE_t state;
    state = E_DIOOK;

    if (EN_Value == LOW)
  d8:	41 11       	cpse	r20, r1
  da:	3c c0       	rjmp	.+120    	; 0x154 <DIO_voidSetPinValue+0x7c>
    {
        switch (EN_Port)
  dc:	81 30       	cpi	r24, 0x01	; 1
  de:	99 f0       	breq	.+38     	; 0x106 <DIO_voidSetPinValue+0x2e>
  e0:	28 f0       	brcs	.+10     	; 0xec <DIO_voidSetPinValue+0x14>
  e2:	82 30       	cpi	r24, 0x02	; 2
  e4:	e9 f0       	breq	.+58     	; 0x120 <DIO_voidSetPinValue+0x48>
  e6:	83 30       	cpi	r24, 0x03	; 3
  e8:	41 f1       	breq	.+80     	; 0x13a <DIO_voidSetPinValue+0x62>
  ea:	6e c0       	rjmp	.+220    	; 0x1c8 <DIO_voidSetPinValue+0xf0>
        {
        case PORT_A:
            CLRBIT(PORTA, EN_Pin);
  ec:	2b b3       	in	r18, 0x1b	; 27
  ee:	81 e0       	ldi	r24, 0x01	; 1
  f0:	90 e0       	ldi	r25, 0x00	; 0
  f2:	02 c0       	rjmp	.+4      	; 0xf8 <DIO_voidSetPinValue+0x20>
  f4:	88 0f       	add	r24, r24
  f6:	99 1f       	adc	r25, r25
  f8:	6a 95       	dec	r22
  fa:	e2 f7       	brpl	.-8      	; 0xf4 <DIO_voidSetPinValue+0x1c>
  fc:	80 95       	com	r24
  fe:	82 23       	and	r24, r18
 100:	8b bb       	out	0x1b, r24	; 27
 * @return EN_ERRORSTATE_t E_OK OR ERROR
 */
EN_DIOERRORSTATE_t DIO_voidSetPinValue(EN_port_num EN_Port, EN_pin_num EN_Pin, EN_value_type EN_Value)
{
    EN_DIOERRORSTATE_t state;
    state = E_DIOOK;
 102:	84 e0       	ldi	r24, 0x04	; 4
    {
        switch (EN_Port)
        {
        case PORT_A:
            CLRBIT(PORTA, EN_Pin);
            break;
 104:	08 95       	ret
        case PORT_B:
            CLRBIT(PORTB, EN_Pin);
 106:	28 b3       	in	r18, 0x18	; 24
 108:	81 e0       	ldi	r24, 0x01	; 1
 10a:	90 e0       	ldi	r25, 0x00	; 0
 10c:	02 c0       	rjmp	.+4      	; 0x112 <DIO_voidSetPinValue+0x3a>
 10e:	88 0f       	add	r24, r24
 110:	99 1f       	adc	r25, r25
 112:	6a 95       	dec	r22
 114:	e2 f7       	brpl	.-8      	; 0x10e <DIO_voidSetPinValue+0x36>
 116:	80 95       	com	r24
 118:	82 23       	and	r24, r18
 11a:	88 bb       	out	0x18, r24	; 24
 * @return EN_ERRORSTATE_t E_OK OR ERROR
 */
EN_DIOERRORSTATE_t DIO_voidSetPinValue(EN_port_num EN_Port, EN_pin_num EN_Pin, EN_value_type EN_Value)
{
    EN_DIOERRORSTATE_t state;
    state = E_DIOOK;
 11c:	84 e0       	ldi	r24, 0x04	; 4
        case PORT_A:
            CLRBIT(PORTA, EN_Pin);
            break;
        case PORT_B:
            CLRBIT(PORTB, EN_Pin);
            break;
 11e:	08 95       	ret
        case PORT_C:
            CLRBIT(PORTC, EN_Pin);
 120:	25 b3       	in	r18, 0x15	; 21
 122:	81 e0       	ldi	r24, 0x01	; 1
 124:	90 e0       	ldi	r25, 0x00	; 0
 126:	02 c0       	rjmp	.+4      	; 0x12c <DIO_voidSetPinValue+0x54>
 128:	88 0f       	add	r24, r24
 12a:	99 1f       	adc	r25, r25
 12c:	6a 95       	dec	r22
 12e:	e2 f7       	brpl	.-8      	; 0x128 <DIO_voidSetPinValue+0x50>
 130:	80 95       	com	r24
 132:	82 23       	and	r24, r18
 134:	85 bb       	out	0x15, r24	; 21
 * @return EN_ERRORSTATE_t E_OK OR ERROR
 */
EN_DIOERRORSTATE_t DIO_voidSetPinValue(EN_port_num EN_Port, EN_pin_num EN_Pin, EN_value_type EN_Value)
{
    EN_DIOERRORSTATE_t state;
    state = E_DIOOK;
 136:	84 e0       	ldi	r24, 0x04	; 4
        case PORT_B:
            CLRBIT(PORTB, EN_Pin);
            break;
        case PORT_C:
            CLRBIT(PORTC, EN_Pin);
            break;
 138:	08 95       	ret
        case PORT_D:
            CLRBIT(PORTD, EN_Pin);
 13a:	22 b3       	in	r18, 0x12	; 18
 13c:	81 e0       	ldi	r24, 0x01	; 1
 13e:	90 e0       	ldi	r25, 0x00	; 0
 140:	02 c0       	rjmp	.+4      	; 0x146 <DIO_voidSetPinValue+0x6e>
 142:	88 0f       	add	r24, r24
 144:	99 1f       	adc	r25, r25
 146:	6a 95       	dec	r22
 148:	e2 f7       	brpl	.-8      	; 0x142 <DIO_voidSetPinValue+0x6a>
 14a:	80 95       	com	r24
 14c:	82 23       	and	r24, r18
 14e:	82 bb       	out	0x12, r24	; 18
 * @return EN_ERRORSTATE_t E_OK OR ERROR
 */
EN_DIOERRORSTATE_t DIO_voidSetPinValue(EN_port_num EN_Port, EN_pin_num EN_Pin, EN_value_type EN_Value)
{
    EN_DIOERRORSTATE_t state;
    state = E_DIOOK;
 150:	84 e0       	ldi	r24, 0x04	; 4
        case PORT_C:
            CLRBIT(PORTC, EN_Pin);
            break;
        case PORT_D:
            CLRBIT(PORTD, EN_Pin);
            break;
 152:	08 95       	ret
        default:
            state = E_DIOValue;
            break;
        }
    }
    else if (EN_Value == HIGH)
 154:	41 30       	cpi	r20, 0x01	; 1
 156:	d1 f5       	brne	.+116    	; 0x1cc <DIO_voidSetPinValue+0xf4>
    {
        switch (EN_Port)
 158:	81 30       	cpi	r24, 0x01	; 1
 15a:	91 f0       	breq	.+36     	; 0x180 <DIO_voidSetPinValue+0xa8>
 15c:	28 f0       	brcs	.+10     	; 0x168 <DIO_voidSetPinValue+0x90>
 15e:	82 30       	cpi	r24, 0x02	; 2
 160:	d9 f0       	breq	.+54     	; 0x198 <DIO_voidSetPinValue+0xc0>
 162:	83 30       	cpi	r24, 0x03	; 3
 164:	29 f1       	breq	.+74     	; 0x1b0 <DIO_voidSetPinValue+0xd8>
 166:	34 c0       	rjmp	.+104    	; 0x1d0 <DIO_voidSetPinValue+0xf8>
        {
        case PORT_A:
            SETBIT(PORTA, EN_Pin);
 168:	2b b3       	in	r18, 0x1b	; 27
 16a:	81 e0       	ldi	r24, 0x01	; 1
 16c:	90 e0       	ldi	r25, 0x00	; 0
 16e:	02 c0       	rjmp	.+4      	; 0x174 <DIO_voidSetPinValue+0x9c>
 170:	88 0f       	add	r24, r24
 172:	99 1f       	adc	r25, r25
 174:	6a 95       	dec	r22
 176:	e2 f7       	brpl	.-8      	; 0x170 <DIO_voidSetPinValue+0x98>
 178:	82 2b       	or	r24, r18
 17a:	8b bb       	out	0x1b, r24	; 27
 * @return EN_ERRORSTATE_t E_OK OR ERROR
 */
EN_DIOERRORSTATE_t DIO_voidSetPinValue(EN_port_num EN_Port, EN_pin_num EN_Pin, EN_value_type EN_Value)
{
    EN_DIOERRORSTATE_t state;
    state = E_DIOOK;
 17c:	84 e0       	ldi	r24, 0x04	; 4
    {
        switch (EN_Port)
        {
        case PORT_A:
            SETBIT(PORTA, EN_Pin);
            break;
 17e:	08 95       	ret
        case PORT_B:
            SETBIT(PORTB, EN_Pin);
 180:	28 b3       	in	r18, 0x18	; 24
 182:	81 e0       	ldi	r24, 0x01	; 1
 184:	90 e0       	ldi	r25, 0x00	; 0
 186:	02 c0       	rjmp	.+4      	; 0x18c <DIO_voidSetPinValue+0xb4>
 188:	88 0f       	add	r24, r24
 18a:	99 1f       	adc	r25, r25
 18c:	6a 95       	dec	r22
 18e:	e2 f7       	brpl	.-8      	; 0x188 <DIO_voidSetPinValue+0xb0>
 190:	82 2b       	or	r24, r18
 192:	88 bb       	out	0x18, r24	; 24
 * @return EN_ERRORSTATE_t E_OK OR ERROR
 */
EN_DIOERRORSTATE_t DIO_voidSetPinValue(EN_port_num EN_Port, EN_pin_num EN_Pin, EN_value_type EN_Value)
{
    EN_DIOERRORSTATE_t state;
    state = E_DIOOK;
 194:	84 e0       	ldi	r24, 0x04	; 4
        case PORT_A:
            SETBIT(PORTA, EN_Pin);
            break;
        case PORT_B:
            SETBIT(PORTB, EN_Pin);
            break;
 196:	08 95       	ret
        case PORT_C:
            SETBIT(PORTC, EN_Pin);
 198:	25 b3       	in	r18, 0x15	; 21
 19a:	81 e0       	ldi	r24, 0x01	; 1
 19c:	90 e0       	ldi	r25, 0x00	; 0
 19e:	02 c0       	rjmp	.+4      	; 0x1a4 <DIO_voidSetPinValue+0xcc>
 1a0:	88 0f       	add	r24, r24
 1a2:	99 1f       	adc	r25, r25
 1a4:	6a 95       	dec	r22
 1a6:	e2 f7       	brpl	.-8      	; 0x1a0 <DIO_voidSetPinValue+0xc8>
 1a8:	82 2b       	or	r24, r18
 1aa:	85 bb       	out	0x15, r24	; 21
 * @return EN_ERRORSTATE_t E_OK OR ERROR
 */
EN_DIOERRORSTATE_t DIO_voidSetPinValue(EN_port_num EN_Port, EN_pin_num EN_Pin, EN_value_type EN_Value)
{
    EN_DIOERRORSTATE_t state;
    state = E_DIOOK;
 1ac:	84 e0       	ldi	r24, 0x04	; 4
        case PORT_B:
            SETBIT(PORTB, EN_Pin);
            break;
        case PORT_C:
            SETBIT(PORTC, EN_Pin);
            break;
 1ae:	08 95       	ret
        case PORT_D:
            SETBIT(PORTD, EN_Pin);
 1b0:	22 b3       	in	r18, 0x12	; 18
 1b2:	81 e0       	ldi	r24, 0x01	; 1
 1b4:	90 e0       	ldi	r25, 0x00	; 0
 1b6:	02 c0       	rjmp	.+4      	; 0x1bc <DIO_voidSetPinValue+0xe4>
 1b8:	88 0f       	add	r24, r24
 1ba:	99 1f       	adc	r25, r25
 1bc:	6a 95       	dec	r22
 1be:	e2 f7       	brpl	.-8      	; 0x1b8 <DIO_voidSetPinValue+0xe0>
 1c0:	82 2b       	or	r24, r18
 1c2:	82 bb       	out	0x12, r24	; 18
 * @return EN_ERRORSTATE_t E_OK OR ERROR
 */
EN_DIOERRORSTATE_t DIO_voidSetPinValue(EN_port_num EN_Port, EN_pin_num EN_Pin, EN_value_type EN_Value)
{
    EN_DIOERRORSTATE_t state;
    state = E_DIOOK;
 1c4:	84 e0       	ldi	r24, 0x04	; 4
        case PORT_C:
            SETBIT(PORTC, EN_Pin);
            break;
        case PORT_D:
            SETBIT(PORTD, EN_Pin);
            break;
 1c6:	08 95       	ret
            break;
        case PORT_D:
            CLRBIT(PORTD, EN_Pin);
            break;
        default:
            state = E_DIOValue;
 1c8:	80 e0       	ldi	r24, 0x00	; 0
 1ca:	08 95       	ret
 * @return EN_ERRORSTATE_t E_OK OR ERROR
 */
EN_DIOERRORSTATE_t DIO_voidSetPinValue(EN_port_num EN_Port, EN_pin_num EN_Pin, EN_value_type EN_Value)
{
    EN_DIOERRORSTATE_t state;
    state = E_DIOOK;
 1cc:	84 e0       	ldi	r24, 0x04	; 4
 1ce:	08 95       	ret
            break;
        case PORT_D:
            SETBIT(PORTD, EN_Pin);
            break;
        default:
            state = E_DIOValue;
 1d0:	80 e0       	ldi	r24, 0x00	; 0
            break;
        }
    }
    return state;
} /* DIO_voidSetPinValue */
 1d2:	08 95       	ret

000001d4 <DIO_voidSetPinDirection>:
EN_DIOERRORSTATE_t DIO_voidSetPinDirection(EN_port_num EN_port, EN_pin_num EN_Pin, EN_direction_type EN_Direction)
{
    EN_DIOERRORSTATE_t state;
    state = E_DIOOK;

    if (EN_Direction == INPUT)
 1d4:	41 11       	cpse	r20, r1
 1d6:	3c c0       	rjmp	.+120    	; 0x250 <DIO_voidSetPinDirection+0x7c>
    {
        switch (EN_port)
 1d8:	81 30       	cpi	r24, 0x01	; 1
 1da:	99 f0       	breq	.+38     	; 0x202 <DIO_voidSetPinDirection+0x2e>
 1dc:	28 f0       	brcs	.+10     	; 0x1e8 <DIO_voidSetPinDirection+0x14>
 1de:	82 30       	cpi	r24, 0x02	; 2
 1e0:	e9 f0       	breq	.+58     	; 0x21c <DIO_voidSetPinDirection+0x48>
 1e2:	83 30       	cpi	r24, 0x03	; 3
 1e4:	41 f1       	breq	.+80     	; 0x236 <DIO_voidSetPinDirection+0x62>
 1e6:	6e c0       	rjmp	.+220    	; 0x2c4 <DIO_voidSetPinDirection+0xf0>
        {
        case PORT_A:
            CLRBIT(DDRA, EN_Pin);
 1e8:	2a b3       	in	r18, 0x1a	; 26
 1ea:	81 e0       	ldi	r24, 0x01	; 1
 1ec:	90 e0       	ldi	r25, 0x00	; 0
 1ee:	02 c0       	rjmp	.+4      	; 0x1f4 <DIO_voidSetPinDirection+0x20>
 1f0:	88 0f       	add	r24, r24
 1f2:	99 1f       	adc	r25, r25
 1f4:	6a 95       	dec	r22
 1f6:	e2 f7       	brpl	.-8      	; 0x1f0 <DIO_voidSetPinDirection+0x1c>
 1f8:	80 95       	com	r24
 1fa:	82 23       	and	r24, r18
 1fc:	8a bb       	out	0x1a, r24	; 26
 * @return EN_ERRORSTATE_t E_OK OR ERROR
 */
EN_DIOERRORSTATE_t DIO_voidSetPinDirection(EN_port_num EN_port, EN_pin_num EN_Pin, EN_direction_type EN_Direction)
{
    EN_DIOERRORSTATE_t state;
    state = E_DIOOK;
 1fe:	84 e0       	ldi	r24, 0x04	; 4
    {
        switch (EN_port)
        {
        case PORT_A:
            CLRBIT(DDRA, EN_Pin);
            break;
 200:	08 95       	ret
        case PORT_B:
            CLRBIT(DDRB, EN_Pin);
 202:	27 b3       	in	r18, 0x17	; 23
 204:	81 e0       	ldi	r24, 0x01	; 1
 206:	90 e0       	ldi	r25, 0x00	; 0
 208:	02 c0       	rjmp	.+4      	; 0x20e <DIO_voidSetPinDirection+0x3a>
 20a:	88 0f       	add	r24, r24
 20c:	99 1f       	adc	r25, r25
 20e:	6a 95       	dec	r22
 210:	e2 f7       	brpl	.-8      	; 0x20a <DIO_voidSetPinDirection+0x36>
 212:	80 95       	com	r24
 214:	82 23       	and	r24, r18
 216:	87 bb       	out	0x17, r24	; 23
 * @return EN_ERRORSTATE_t E_OK OR ERROR
 */
EN_DIOERRORSTATE_t DIO_voidSetPinDirection(EN_port_num EN_port, EN_pin_num EN_Pin, EN_direction_type EN_Direction)
{
    EN_DIOERRORSTATE_t state;
    state = E_DIOOK;
 218:	84 e0       	ldi	r24, 0x04	; 4
        case PORT_A:
            CLRBIT(DDRA, EN_Pin);
            break;
        case PORT_B:
            CLRBIT(DDRB, EN_Pin);
            break;
 21a:	08 95       	ret
        case PORT_C:
            CLRBIT(DDRC, EN_Pin);
 21c:	24 b3       	in	r18, 0x14	; 20
 21e:	81 e0       	ldi	r24, 0x01	; 1
 220:	90 e0       	ldi	r25, 0x00	; 0
 222:	02 c0       	rjmp	.+4      	; 0x228 <DIO_voidSetPinDirection+0x54>
 224:	88 0f       	add	r24, r24
 226:	99 1f       	adc	r25, r25
 228:	6a 95       	dec	r22
 22a:	e2 f7       	brpl	.-8      	; 0x224 <DIO_voidSetPinDirection+0x50>
 22c:	80 95       	com	r24
 22e:	82 23       	and	r24, r18
 230:	84 bb       	out	0x14, r24	; 20
 * @return EN_ERRORSTATE_t E_OK OR ERROR
 */
EN_DIOERRORSTATE_t DIO_voidSetPinDirection(EN_port_num EN_port, EN_pin_num EN_Pin, EN_direction_type EN_Direction)
{
    EN_DIOERRORSTATE_t state;
    state = E_DIOOK;
 232:	84 e0       	ldi	r24, 0x04	; 4
        case PORT_B:
            CLRBIT(DDRB, EN_Pin);
            break;
        case PORT_C:
            CLRBIT(DDRC, EN_Pin);
            break;
 234:	08 95       	ret
        case PORT_D:
            CLRBIT(DDRD, EN_Pin);
 236:	21 b3       	in	r18, 0x11	; 17
 238:	81 e0       	ldi	r24, 0x01	; 1
 23a:	90 e0       	ldi	r25, 0x00	; 0
 23c:	02 c0       	rjmp	.+4      	; 0x242 <DIO_voidSetPinDirection+0x6e>
 23e:	88 0f       	add	r24, r24
 240:	99 1f       	adc	r25, r25
 242:	6a 95       	dec	r22
 244:	e2 f7       	brpl	.-8      	; 0x23e <DIO_voidSetPinDirection+0x6a>
 246:	80 95       	com	r24
 248:	82 23       	and	r24, r18
 24a:	81 bb       	out	0x11, r24	; 17
 * @return EN_ERRORSTATE_t E_OK OR ERROR
 */
EN_DIOERRORSTATE_t DIO_voidSetPinDirection(EN_port_num EN_port, EN_pin_num EN_Pin, EN_direction_type EN_Direction)
{
    EN_DIOERRORSTATE_t state;
    state = E_DIOOK;
 24c:	84 e0       	ldi	r24, 0x04	; 4
        case PORT_C:
            CLRBIT(DDRC, EN_Pin);
            break;
        case PORT_D:
            CLRBIT(DDRD, EN_Pin);
            break;
 24e:	08 95       	ret
        default:
            state = E_DIODirec;
            break;
        }
    }
    else if (EN_Direction == OUTPUT)
 250:	41 30       	cpi	r20, 0x01	; 1
 252:	d1 f5       	brne	.+116    	; 0x2c8 <DIO_voidSetPinDirection+0xf4>
    {
        switch (EN_port)
 254:	81 30       	cpi	r24, 0x01	; 1
 256:	91 f0       	breq	.+36     	; 0x27c <DIO_voidSetPinDirection+0xa8>
 258:	28 f0       	brcs	.+10     	; 0x264 <DIO_voidSetPinDirection+0x90>
 25a:	82 30       	cpi	r24, 0x02	; 2
 25c:	d9 f0       	breq	.+54     	; 0x294 <DIO_voidSetPinDirection+0xc0>
 25e:	83 30       	cpi	r24, 0x03	; 3
 260:	29 f1       	breq	.+74     	; 0x2ac <DIO_voidSetPinDirection+0xd8>
 262:	34 c0       	rjmp	.+104    	; 0x2cc <DIO_voidSetPinDirection+0xf8>
        {
        case PORT_A:
            SETBIT(DDRA, EN_Pin);
 264:	2a b3       	in	r18, 0x1a	; 26
 266:	81 e0       	ldi	r24, 0x01	; 1
 268:	90 e0       	ldi	r25, 0x00	; 0
 26a:	02 c0       	rjmp	.+4      	; 0x270 <DIO_voidSetPinDirection+0x9c>
 26c:	88 0f       	add	r24, r24
 26e:	99 1f       	adc	r25, r25
 270:	6a 95       	dec	r22
 272:	e2 f7       	brpl	.-8      	; 0x26c <DIO_voidSetPinDirection+0x98>
 274:	82 2b       	or	r24, r18
 276:	8a bb       	out	0x1a, r24	; 26
 * @return EN_ERRORSTATE_t E_OK OR ERROR
 */
EN_DIOERRORSTATE_t DIO_voidSetPinDirection(EN_port_num EN_port, EN_pin_num EN_Pin, EN_direction_type EN_Direction)
{
    EN_DIOERRORSTATE_t state;
    state = E_DIOOK;
 278:	84 e0       	ldi	r24, 0x04	; 4
    {
        switch (EN_port)
        {
        case PORT_A:
            SETBIT(DDRA, EN_Pin);
            break;
 27a:	08 95       	ret
        case PORT_B:
            SETBIT(DDRB, EN_Pin);
 27c:	27 b3       	in	r18, 0x17	; 23
 27e:	81 e0       	ldi	r24, 0x01	; 1
 280:	90 e0       	ldi	r25, 0x00	; 0
 282:	02 c0       	rjmp	.+4      	; 0x288 <DIO_voidSetPinDirection+0xb4>
 284:	88 0f       	add	r24, r24
 286:	99 1f       	adc	r25, r25
 288:	6a 95       	dec	r22
 28a:	e2 f7       	brpl	.-8      	; 0x284 <DIO_voidSetPinDirection+0xb0>
 28c:	82 2b       	or	r24, r18
 28e:	87 bb       	out	0x17, r24	; 23
 * @return EN_ERRORSTATE_t E_OK OR ERROR
 */
EN_DIOERRORSTATE_t DIO_voidSetPinDirection(EN_port_num EN_port, EN_pin_num EN_Pin, EN_direction_type EN_Direction)
{
    EN_DIOERRORSTATE_t state;
    state = E_DIOOK;
 290:	84 e0       	ldi	r24, 0x04	; 4
        case PORT_A:
            SETBIT(DDRA, EN_Pin);
            break;
        case PORT_B:
            SETBIT(DDRB, EN_Pin);
            break;
 292:	08 95       	ret
        case PORT_C:
            SETBIT(DDRC, EN_Pin);
 294:	24 b3       	in	r18, 0x14	; 20
 296:	81 e0       	ldi	r24, 0x01	; 1
 298:	90 e0       	ldi	r25, 0x00	; 0
 29a:	02 c0       	rjmp	.+4      	; 0x2a0 <DIO_voidSetPinDirection+0xcc>
 29c:	88 0f       	add	r24, r24
 29e:	99 1f       	adc	r25, r25
 2a0:	6a 95       	dec	r22
 2a2:	e2 f7       	brpl	.-8      	; 0x29c <DIO_voidSetPinDirection+0xc8>
 2a4:	82 2b       	or	r24, r18
 2a6:	84 bb       	out	0x14, r24	; 20
 * @return EN_ERRORSTATE_t E_OK OR ERROR
 */
EN_DIOERRORSTATE_t DIO_voidSetPinDirection(EN_port_num EN_port, EN_pin_num EN_Pin, EN_direction_type EN_Direction)
{
    EN_DIOERRORSTATE_t state;
    state = E_DIOOK;
 2a8:	84 e0       	ldi	r24, 0x04	; 4
        case PORT_B:
            SETBIT(DDRB, EN_Pin);
            break;
        case PORT_C:
            SETBIT(DDRC, EN_Pin);
            break;
 2aa:	08 95       	ret
        case PORT_D:
            SETBIT(DDRD, EN_Pin);
 2ac:	21 b3       	in	r18, 0x11	; 17
 2ae:	81 e0       	ldi	r24, 0x01	; 1
 2b0:	90 e0       	ldi	r25, 0x00	; 0
 2b2:	02 c0       	rjmp	.+4      	; 0x2b8 <DIO_voidSetPinDirection+0xe4>
 2b4:	88 0f       	add	r24, r24
 2b6:	99 1f       	adc	r25, r25
 2b8:	6a 95       	dec	r22
 2ba:	e2 f7       	brpl	.-8      	; 0x2b4 <DIO_voidSetPinDirection+0xe0>
 2bc:	82 2b       	or	r24, r18
 2be:	81 bb       	out	0x11, r24	; 17
 * @return EN_ERRORSTATE_t E_OK OR ERROR
 */
EN_DIOERRORSTATE_t DIO_voidSetPinDirection(EN_port_num EN_port, EN_pin_num EN_Pin, EN_direction_type EN_Direction)
{
    EN_DIOERRORSTATE_t state;
    state = E_DIOOK;
 2c0:	84 e0       	ldi	r24, 0x04	; 4
        case PORT_C:
            SETBIT(DDRC, EN_Pin);
            break;
        case PORT_D:
            SETBIT(DDRD, EN_Pin);
            break;
 2c2:	08 95       	ret
            break;
        case PORT_D:
            CLRBIT(DDRD, EN_Pin);
            break;
        default:
            state = E_DIODirec;
 2c4:	81 e0       	ldi	r24, 0x01	; 1
 2c6:	08 95       	ret
 * @return EN_ERRORSTATE_t E_OK OR ERROR
 */
EN_DIOERRORSTATE_t DIO_voidSetPinDirection(EN_port_num EN_port, EN_pin_num EN_Pin, EN_direction_type EN_Direction)
{
    EN_DIOERRORSTATE_t state;
    state = E_DIOOK;
 2c8:	84 e0       	ldi	r24, 0x04	; 4
 2ca:	08 95       	ret
            break;
        case PORT_D:
            SETBIT(DDRD, EN_Pin);
            break;
        default:
            state = E_DIODirec;
 2cc:	81 e0       	ldi	r24, 0x01	; 1
            break;
        }
    }
    return state;
} /* DIO_voidSetPinDirection */
 2ce:	08 95       	ret

000002d0 <SPI_ENSlaveInit>:
void SPI_voidSendData(uint8_t data)
{
    SPDR = data;  
    while (!(GETBIT(SPSR, SPIF)));
     
}
 2d0:	6c 98       	cbi	0x0d, 4	; 13
 2d2:	6e 9a       	sbi	0x0d, 6	; 13
 2d4:	08 95       	ret

000002d6 <SPI_u8ReceiveData>:
 * @return uint8_t 
 */
uint8_t SPI_u8ReceiveData(void)
{
    // SPDR = GARBAGE;
    while (!(GETBIT(SPSR, SPIF)));  
 2d6:	77 9b       	sbis	0x0e, 7	; 14
 2d8:	fe cf       	rjmp	.-4      	; 0x2d6 <SPI_u8ReceiveData>
    return SPDR;
 2da:	8f b1       	in	r24, 0x0f	; 15
 2dc:	08 95       	ret

000002de <UART_ENInit>:
 */
void UART_voidReceiveString_Ashync(uint8_t *Str)
{
    UART_voidRXInterruptEnable();
    gPrece_str = Str;
}
 2de:	80 b5       	in	r24, 0x20	; 32
 2e0:	8f 77       	andi	r24, 0x7F	; 127
 2e2:	80 bd       	out	0x20, r24	; 32
 2e4:	10 bc       	out	0x20, r1	; 32
 2e6:	83 e3       	ldi	r24, 0x33	; 51
 2e8:	89 b9       	out	0x09, r24	; 9
 2ea:	59 98       	cbi	0x0b, 1	; 11
 2ec:	80 b5       	in	r24, 0x20	; 32
 2ee:	80 68       	ori	r24, 0x80	; 128
 2f0:	80 bd       	out	0x20, r24	; 32
 2f2:	80 b5       	in	r24, 0x20	; 32
 2f4:	8f 7e       	andi	r24, 0xEF	; 239
 2f6:	80 bd       	out	0x20, r24	; 32
 2f8:	80 b5       	in	r24, 0x20	; 32
 2fa:	8f 7d       	andi	r24, 0xDF	; 223
 2fc:	80 bd       	out	0x20, r24	; 32
 2fe:	80 b5       	in	r24, 0x20	; 32
 300:	80 68       	ori	r24, 0x80	; 128
 302:	80 bd       	out	0x20, r24	; 32
 304:	80 b5       	in	r24, 0x20	; 32
 306:	82 60       	ori	r24, 0x02	; 2
 308:	80 bd       	out	0x20, r24	; 32
 30a:	80 b5       	in	r24, 0x20	; 32
 30c:	84 60       	ori	r24, 0x04	; 4
 30e:	80 bd       	out	0x20, r24	; 32
 310:	52 98       	cbi	0x0a, 2	; 10
 312:	54 9a       	sbi	0x0a, 4	; 10
 314:	53 9a       	sbi	0x0a, 3	; 10
 316:	81 e0       	ldi	r24, 0x01	; 1
 318:	08 95       	ret

0000031a <UART_ENSendData>:
 31a:	5d 9b       	sbis	0x0b, 5	; 11
 31c:	fe cf       	rjmp	.-4      	; 0x31a <UART_ENSendData>
 31e:	8c b9       	out	0x0c, r24	; 12
 320:	08 95       	ret

00000322 <__vector_15>:
/**
 * @brief Transmit interrupt 
 * 
 */
void __vector_15(void)
{
 322:	1f 92       	push	r1
 324:	0f 92       	push	r0
 326:	0f b6       	in	r0, 0x3f	; 63
 328:	0f 92       	push	r0
 32a:	11 24       	eor	r1, r1
 32c:	8f 93       	push	r24
 32e:	ef 93       	push	r30
 330:	ff 93       	push	r31
    /* Start with Second Letter */
    /* First Letter is sent in Function Ashync */
    static uint8_t i = 1;

    if (gPsend_str[i] != '\0')
 332:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
 336:	e0 91 65 00 	lds	r30, 0x0065	; 0x800065 <gPsend_str>
 33a:	f0 91 66 00 	lds	r31, 0x0066	; 0x800066 <gPsend_str+0x1>
 33e:	e8 0f       	add	r30, r24
 340:	f1 1d       	adc	r31, r1
 342:	80 81       	ld	r24, Z
 344:	88 23       	and	r24, r24
 346:	39 f0       	breq	.+14     	; 0x356 <__vector_15+0x34>
 * @param Data char want to send
 * @return EN_ERRORSTATE_t E_OK | E_ERROR
 */
EN_ERRORSTATE_t UART_ENSendNoBlock(uint8_t Data)
{
    UDR = Data;
 348:	8c b9       	out	0x0c, r24	; 12
    static uint8_t i = 1;

    if (gPsend_str[i] != '\0')
    {
        UART_ENSendNoBlock(gPsend_str[i]);
        i++;
 34a:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
 34e:	8f 5f       	subi	r24, 0xFF	; 255
 350:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__DATA_REGION_ORIGIN__>
 354:	05 c0       	rjmp	.+10     	; 0x360 <__vector_15+0x3e>
    }
    /* String is End So start with Second Letter */
    else
    {
        i = 1;
 356:	81 e0       	ldi	r24, 0x01	; 1
 358:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__DATA_REGION_ORIGIN__>
        gFlag = 1;
 35c:	80 93 61 00 	sts	0x0061, r24	; 0x800061 <gFlag>
    }
}
 360:	ff 91       	pop	r31
 362:	ef 91       	pop	r30
 364:	8f 91       	pop	r24
 366:	0f 90       	pop	r0
 368:	0f be       	out	0x3f, r0	; 63
 36a:	0f 90       	pop	r0
 36c:	1f 90       	pop	r1
 36e:	18 95       	reti

00000370 <__vector_13>:
/**
 * @brief Receive interrupt
 * 
 */
void __vector_13(void)
{
 370:	1f 92       	push	r1
 372:	0f 92       	push	r0
 374:	0f b6       	in	r0, 0x3f	; 63
 376:	0f 92       	push	r0
 378:	11 24       	eor	r1, r1
 37a:	8f 93       	push	r24
 37c:	9f 93       	push	r25
 37e:	ef 93       	push	r30
 380:	ff 93       	push	r31
    static uint8_t i = 0;
    gPrece_str[i] = UART_u8ReceiveNoBlock(gPrece_str[i]);
 382:	80 91 62 00 	lds	r24, 0x0062	; 0x800062 <__data_end>
 * @param Data 
 * @return uint8_t Data From Register
 */
uint8_t UART_u8ReceiveNoBlock(uint8_t *Data)
{
    return UDR;
 386:	9c b1       	in	r25, 0x0c	; 12
 * 
 */
void __vector_13(void)
{
    static uint8_t i = 0;
    gPrece_str[i] = UART_u8ReceiveNoBlock(gPrece_str[i]);
 388:	e0 91 63 00 	lds	r30, 0x0063	; 0x800063 <gPrece_str>
 38c:	f0 91 64 00 	lds	r31, 0x0064	; 0x800064 <gPrece_str+0x1>
 390:	e8 0f       	add	r30, r24
 392:	f1 1d       	adc	r31, r1
 394:	90 83       	st	Z, r25
    i++;
 396:	8f 5f       	subi	r24, 0xFF	; 255
    if (i > 98)
 398:	83 36       	cpi	r24, 0x63	; 99
 39a:	18 f4       	brcc	.+6      	; 0x3a2 <__vector_13+0x32>
 */
void __vector_13(void)
{
    static uint8_t i = 0;
    gPrece_str[i] = UART_u8ReceiveNoBlock(gPrece_str[i]);
    i++;
 39c:	80 93 62 00 	sts	0x0062, r24	; 0x800062 <__data_end>
 3a0:	02 c0       	rjmp	.+4      	; 0x3a6 <__vector_13+0x36>
    if (i > 98)
        i = 0;
 3a2:	10 92 62 00 	sts	0x0062, r1	; 0x800062 <__data_end>
 3a6:	ff 91       	pop	r31
 3a8:	ef 91       	pop	r30
 3aa:	9f 91       	pop	r25
 3ac:	8f 91       	pop	r24
 3ae:	0f 90       	pop	r0
 3b0:	0f be       	out	0x3f, r0	; 63
 3b2:	0f 90       	pop	r0
 3b4:	1f 90       	pop	r1
 3b6:	18 95       	reti

000003b8 <SER_SPIvoidInitPinSlave>:
    {
        i++;
        SPI_voidSendData(PStr[i]);
    }
    PStr[i] = 0;
}
 3b8:	40 e0       	ldi	r20, 0x00	; 0
 3ba:	64 e0       	ldi	r22, 0x04	; 4
 3bc:	81 e0       	ldi	r24, 0x01	; 1
 3be:	0e 94 ea 00 	call	0x1d4	; 0x1d4 <DIO_voidSetPinDirection>
 3c2:	40 e0       	ldi	r20, 0x00	; 0
 3c4:	65 e0       	ldi	r22, 0x05	; 5
 3c6:	81 e0       	ldi	r24, 0x01	; 1
 3c8:	0e 94 ea 00 	call	0x1d4	; 0x1d4 <DIO_voidSetPinDirection>
 3cc:	41 e0       	ldi	r20, 0x01	; 1
 3ce:	66 e0       	ldi	r22, 0x06	; 6
 3d0:	81 e0       	ldi	r24, 0x01	; 1
 3d2:	0e 94 ea 00 	call	0x1d4	; 0x1d4 <DIO_voidSetPinDirection>
 3d6:	40 e0       	ldi	r20, 0x00	; 0
 3d8:	67 e0       	ldi	r22, 0x07	; 7
 3da:	81 e0       	ldi	r24, 0x01	; 1
 3dc:	0e 94 ea 00 	call	0x1d4	; 0x1d4 <DIO_voidSetPinDirection>
 3e0:	08 95       	ret

000003e2 <SER_SPIvoidReceiveString>:
 * @brief Receive String using SPI
 * 
 * @param Str 
 */
void SER_SPIvoidReceiveString(uint8_t *Str)
{
 3e2:	ef 92       	push	r14
 3e4:	ff 92       	push	r15
 3e6:	0f 93       	push	r16
 3e8:	1f 93       	push	r17
 3ea:	cf 93       	push	r28
 3ec:	7c 01       	movw	r14, r24
    uint8_t i = 0;
    Str[i] = SPI_u8ReceiveData();
 3ee:	0e 94 6b 01 	call	0x2d6	; 0x2d6 <SPI_u8ReceiveData>
 3f2:	f7 01       	movw	r30, r14
 3f4:	80 83       	st	Z, r24
    while (Str[i])
 3f6:	88 23       	and	r24, r24
 3f8:	61 f0       	breq	.+24     	; 0x412 <__LOCK_REGION_LENGTH__+0x12>
 3fa:	c0 e0       	ldi	r28, 0x00	; 0
    {
        i++;
 3fc:	cf 5f       	subi	r28, 0xFF	; 255
        Str[i] = SPI_u8ReceiveData();
 3fe:	87 01       	movw	r16, r14
 400:	0c 0f       	add	r16, r28
 402:	11 1d       	adc	r17, r1
 404:	0e 94 6b 01 	call	0x2d6	; 0x2d6 <SPI_u8ReceiveData>
 408:	f8 01       	movw	r30, r16
 40a:	80 83       	st	Z, r24
 */
void SER_SPIvoidReceiveString(uint8_t *Str)
{
    uint8_t i = 0;
    Str[i] = SPI_u8ReceiveData();
    while (Str[i])
 40c:	81 11       	cpse	r24, r1
 40e:	f6 cf       	rjmp	.-20     	; 0x3fc <SER_SPIvoidReceiveString+0x1a>
 410:	01 c0       	rjmp	.+2      	; 0x414 <__LOCK_REGION_LENGTH__+0x14>
 412:	87 01       	movw	r16, r14
    {
        i++;
        Str[i] = SPI_u8ReceiveData();
    }
    /* replace to NULL */
    Str[i] = 0;
 414:	f8 01       	movw	r30, r16
 416:	10 82       	st	Z, r1
}
 418:	cf 91       	pop	r28
 41a:	1f 91       	pop	r17
 41c:	0f 91       	pop	r16
 41e:	ff 90       	pop	r15
 420:	ef 90       	pop	r14
 422:	08 95       	ret

00000424 <SER_UARTvoidSendString>:
 * @brief Send String
 * 
 * @param Str String is sending
 */
void SER_UARTvoidSendString(uint8_t *Str)
{
 424:	ef 92       	push	r14
 426:	ff 92       	push	r15
 428:	0f 93       	push	r16
 42a:	1f 93       	push	r17
 42c:	cf 93       	push	r28
 42e:	7c 01       	movw	r14, r24
    DIO_voidSetPinValue(PORT_A, PIN0, HIGH);
 430:	41 e0       	ldi	r20, 0x01	; 1
 432:	60 e0       	ldi	r22, 0x00	; 0
 434:	80 e0       	ldi	r24, 0x00	; 0
 436:	0e 94 6c 00 	call	0xd8	; 0xd8 <DIO_voidSetPinValue>
    uint8_t i = 0;
    for (i = 0; Str[i]; i++)
 43a:	f7 01       	movw	r30, r14
 43c:	80 81       	ld	r24, Z
 43e:	88 23       	and	r24, r24
 440:	99 f0       	breq	.+38     	; 0x468 <SER_UARTvoidSendString+0x44>
 442:	87 01       	movw	r16, r14
 444:	c0 e0       	ldi	r28, 0x00	; 0
    {
        DIO_voidSetPinValue(PORT_A, PIN1, HIGH);
 446:	41 e0       	ldi	r20, 0x01	; 1
 448:	61 e0       	ldi	r22, 0x01	; 1
 44a:	80 e0       	ldi	r24, 0x00	; 0
 44c:	0e 94 6c 00 	call	0xd8	; 0xd8 <DIO_voidSetPinValue>
        UART_ENSendData(Str[i]);
 450:	f8 01       	movw	r30, r16
 452:	80 81       	ld	r24, Z
 454:	0e 94 8d 01 	call	0x31a	; 0x31a <UART_ENSendData>
 */
void SER_UARTvoidSendString(uint8_t *Str)
{
    DIO_voidSetPinValue(PORT_A, PIN0, HIGH);
    uint8_t i = 0;
    for (i = 0; Str[i]; i++)
 458:	cf 5f       	subi	r28, 0xFF	; 255
 45a:	87 01       	movw	r16, r14
 45c:	0c 0f       	add	r16, r28
 45e:	11 1d       	adc	r17, r1
 460:	f8 01       	movw	r30, r16
 462:	80 81       	ld	r24, Z
 464:	81 11       	cpse	r24, r1
 466:	ef cf       	rjmp	.-34     	; 0x446 <SER_UARTvoidSendString+0x22>
    {
        DIO_voidSetPinValue(PORT_A, PIN1, HIGH);
        UART_ENSendData(Str[i]);
    }
    UART_ENSendData('\r');
 468:	8d e0       	ldi	r24, 0x0D	; 13
 46a:	0e 94 8d 01 	call	0x31a	; 0x31a <UART_ENSendData>
}
 46e:	cf 91       	pop	r28
 470:	1f 91       	pop	r17
 472:	0f 91       	pop	r16
 474:	ff 90       	pop	r15
 476:	ef 90       	pop	r14
 478:	08 95       	ret

0000047a <_exit>:
 47a:	f8 94       	cli

0000047c <__stop_program>:
 47c:	ff cf       	rjmp	.-2      	; 0x47c <__stop_program>
