

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Sun Sep 18 19:08:55 2022

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Version 2.40
    14                           ; Generated 17/11/2021 GMT
    15                           ; 
    16                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48   000000                     _LATBbits	set	3978
    49   000000                     _LATB	set	3978
    50   000000                     _TRISB	set	3987
    51   000000                     _ADCON1bits	set	4033
    52                           
    53                           ; #config settings
    54                           
    55                           	psect	cinit
    56   007FB0                     __pcinit:
    57                           	callstack 0
    58   007FB0                     start_initialization:
    59                           	callstack 0
    60   007FB0                     __initialization:
    61                           	callstack 0
    62   007FB0                     end_of_initialization:
    63                           	callstack 0
    64   007FB0                     __end_of__initialization:
    65                           	callstack 0
    66   007FB0  0100               	movlb	0
    67   007FB2  EFDB  F03F         	goto	_main	;jump to C main() function
    68                           
    69                           	psect	cstackCOMRAM
    70   000001                     __pcstackCOMRAM:
    71                           	callstack 0
    72   000001                     ??_main:
    73                           
    74                           ; 1 bytes @ 0x0
    75   000001                     	ds	2
    76                           
    77 ;;
    78 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    79 ;;
    80 ;; *************** function _main *****************
    81 ;; Defined at:
    82 ;;		line 24 in file "Blink.c"
    83 ;; Parameters:    Size  Location     Type
    84 ;;		None
    85 ;; Auto vars:     Size  Location     Type
    86 ;;		None
    87 ;; Return value:  Size  Location     Type
    88 ;;                  1    wreg      void 
    89 ;; Registers used:
    90 ;;		wreg, status,2
    91 ;; Tracked objects:
    92 ;;		On entry : 0/0
    93 ;;		On exit  : 0/0
    94 ;;		Unchanged: 0/0
    95 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    96 ;;      Params:         0       0       0       0       0       0       0       0       0
    97 ;;      Locals:         0       0       0       0       0       0       0       0       0
    98 ;;      Temps:          2       0       0       0       0       0       0       0       0
    99 ;;      Totals:         2       0       0       0       0       0       0       0       0
   100 ;;Total ram usage:        2 bytes
   101 ;; This function calls:
   102 ;;		Nothing
   103 ;; This function is called by:
   104 ;;		Startup code after reset
   105 ;; This function uses a non-reentrant model
   106 ;;
   107                           
   108                           	psect	text0
   109   007FB6                     __ptext0:
   110                           	callstack 0
   111   007FB6                     _main:
   112                           	callstack 31
   113   007FB6                     
   114                           ;Blink.c: 26:     ADCON1bits.PCFG0 = 0x0F;
   115   007FB6  80C1               	bsf	193,0,c	;volatile
   116   007FB8                     
   117                           ;Blink.c: 28:     TRISB = 0x00;
   118   007FB8  0E00               	movlw	0
   119   007FBA  6E93               	movwf	147,c	;volatile
   120                           
   121                           ;Blink.c: 32:     LATB = 0x00;
   122   007FBC  0E00               	movlw	0
   123   007FBE  6E8A               	movwf	138,c	;volatile
   124   007FC0                     l698:
   125                           
   126                           ;Blink.c: 35:     {;Blink.c: 36:         LATBbits.LATB7 = 1;
   127   007FC0  8E8A               	bsf	138,7,c	;volatile
   128   007FC2                     
   129                           ;Blink.c: 37:         LATBbits.LATB1 = 0;
   130   007FC2  928A               	bcf	138,1,c	;volatile
   131   007FC4                     
   132                           ;Blink.c: 38:         LATBbits.LATB2 = 1;
   133   007FC4  848A               	bsf	138,2,c	;volatile
   134   007FC6                     
   135                           ;Blink.c: 40:         _delay((unsigned long)((500)*(4000000/4000.0)));
   136   007FC6  0E03               	movlw	3
   137   007FC8  6E02               	movwf	(??_main+1)^0,c
   138   007FCA  0E8A               	movlw	138
   139   007FCC  6E01               	movwf	??_main^0,c
   140   007FCE  0E56               	movlw	86
   141   007FD0                     u17:
   142   007FD0  2EE8               	decfsz	wreg,f,c
   143   007FD2  D7FE               	bra	u17
   144   007FD4  2E01               	decfsz	??_main^0,f,c
   145   007FD6  D7FC               	bra	u17
   146   007FD8  2E02               	decfsz	(??_main+1)^0,f,c
   147   007FDA  D7FA               	bra	u17
   148   007FDC                     
   149                           ;Blink.c: 42:         LATBbits.LATB7 = 0;
   150   007FDC  9E8A               	bcf	138,7,c	;volatile
   151   007FDE                     
   152                           ;Blink.c: 43:         LATBbits.LATB1 = 1;
   153   007FDE  828A               	bsf	138,1,c	;volatile
   154   007FE0                     
   155                           ;Blink.c: 44:         LATBbits.LATB2 = 0;
   156   007FE0  948A               	bcf	138,2,c	;volatile
   157   007FE2                     
   158                           ;Blink.c: 46:         _delay((unsigned long)((500)*(4000000/4000.0)));
   159   007FE2  0E03               	movlw	3
   160   007FE4  6E02               	movwf	(??_main+1)^0,c
   161   007FE6  0E8A               	movlw	138
   162   007FE8  6E01               	movwf	??_main^0,c
   163   007FEA  0E56               	movlw	86
   164   007FEC                     u27:
   165   007FEC  2EE8               	decfsz	wreg,f,c
   166   007FEE  D7FE               	bra	u27
   167   007FF0  2E01               	decfsz	??_main^0,f,c
   168   007FF2  D7FC               	bra	u27
   169   007FF4  2E02               	decfsz	(??_main+1)^0,f,c
   170   007FF6  D7FA               	bra	u27
   171   007FF8  EFE0  F03F         	goto	l698
   172   007FFC  EF00  F000         	goto	start
   173   008000                     __end_of_main:
   174                           	callstack 0
   175   000000                     
   176                           	psect	rparam
   177   000000                     
   178                           	psect	idloc
   179                           
   180                           ;Config register IDLOC0 @ 0x200000
   181                           ;	unspecified, using default values
   182   200000                     	org	2097152
   183   200000  FF                 	db	255
   184                           
   185                           ;Config register IDLOC1 @ 0x200001
   186                           ;	unspecified, using default values
   187   200001                     	org	2097153
   188   200001  FF                 	db	255
   189                           
   190                           ;Config register IDLOC2 @ 0x200002
   191                           ;	unspecified, using default values
   192   200002                     	org	2097154
   193   200002  FF                 	db	255
   194                           
   195                           ;Config register IDLOC3 @ 0x200003
   196                           ;	unspecified, using default values
   197   200003                     	org	2097155
   198   200003  FF                 	db	255
   199                           
   200                           ;Config register IDLOC4 @ 0x200004
   201                           ;	unspecified, using default values
   202   200004                     	org	2097156
   203   200004  FF                 	db	255
   204                           
   205                           ;Config register IDLOC5 @ 0x200005
   206                           ;	unspecified, using default values
   207   200005                     	org	2097157
   208   200005  FF                 	db	255
   209                           
   210                           ;Config register IDLOC6 @ 0x200006
   211                           ;	unspecified, using default values
   212   200006                     	org	2097158
   213   200006  FF                 	db	255
   214                           
   215                           ;Config register IDLOC7 @ 0x200007
   216                           ;	unspecified, using default values
   217   200007                     	org	2097159
   218   200007  FF                 	db	255
   219                           
   220                           	psect	config
   221                           
   222                           ;Config register CONFIG1L @ 0x300000
   223                           ;	PLL Prescaler Selection bits
   224                           ;	PLLDIV = 2, Divide by 2 (8 MHz oscillator input)
   225                           ;	System Clock Postscaler Selection bits
   226                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   227                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   228                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   229   300000                     	org	3145728
   230   300000  01                 	db	1
   231                           
   232                           ;Config register CONFIG1H @ 0x300001
   233                           ;	Oscillator Selection bits
   234                           ;	FOSC = EC_EC, EC oscillator, CLKO function on RA6 (EC)
   235                           ;	Fail-Safe Clock Monitor Enable bit
   236                           ;	FCMEN = 0x0, unprogrammed default
   237                           ;	Internal/External Oscillator Switchover bit
   238                           ;	IESO = 0x0, unprogrammed default
   239   300001                     	org	3145729
   240   300001  05                 	db	5
   241                           
   242                           ;Config register CONFIG2L @ 0x300002
   243                           ;	Power-up Timer Enable bit
   244                           ;	PWRT = 0x1, unprogrammed default
   245                           ;	Brown-out Reset Enable bits
   246                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   247                           ;	Brown-out Reset Voltage bits
   248                           ;	BORV = 3, Minimum setting 2.05V
   249                           ;	USB Voltage Regulator Enable bit
   250                           ;	VREGEN = 0x0, unprogrammed default
   251   300002                     	org	3145730
   252   300002  1F                 	db	31
   253                           
   254                           ;Config register CONFIG2H @ 0x300003
   255                           ;	unspecified, using default values
   256                           ;	Watchdog Timer Enable bit
   257                           ;	WDT = 0x1, unprogrammed default
   258                           ;	Watchdog Timer Postscale Select bits
   259                           ;	WDTPS = 0xF, unprogrammed default
   260   300003                     	org	3145731
   261   300003  1F                 	db	31
   262                           
   263                           ; Padding undefined space
   264   300004                     	org	3145732
   265   300004  FF                 	db	255
   266                           
   267                           ;Config register CONFIG3H @ 0x300005
   268                           ;	CCP2 MUX bit
   269                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   270                           ;	PORTB A/D Enable bit
   271                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   272                           ;	Low-Power Timer 1 Oscillator Enable bit
   273                           ;	LPT1OSC = 0x0, unprogrammed default
   274                           ;	MCLR Pin Enable bit
   275                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   276   300005                     	org	3145733
   277   300005  83                 	db	131
   278                           
   279                           ;Config register CONFIG4L @ 0x300006
   280                           ;	Stack Full/Underflow Reset Enable bit
   281                           ;	STVREN = ON, Stack full/underflow will cause Reset
   282                           ;	Single-Supply ICSP Enable bit
   283                           ;	LVP = ON, Single-Supply ICSP enabled
   284                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   285                           ;	ICPRT = 0x0, unprogrammed default
   286                           ;	Extended Instruction Set Enable bit
   287                           ;	XINST = 0x0, unprogrammed default
   288                           ;	Background Debugger Enable bit
   289                           ;	DEBUG = 0x1, unprogrammed default
   290   300006                     	org	3145734
   291   300006  85                 	db	133
   292                           
   293                           ; Padding undefined space
   294   300007                     	org	3145735
   295   300007  FF                 	db	255
   296                           
   297                           ;Config register CONFIG5L @ 0x300008
   298                           ;	unspecified, using default values
   299                           ;	Code Protection bit
   300                           ;	CP0 = 0x1, unprogrammed default
   301                           ;	Code Protection bit
   302                           ;	CP1 = 0x1, unprogrammed default
   303                           ;	Code Protection bit
   304                           ;	CP2 = 0x1, unprogrammed default
   305                           ;	Code Protection bit
   306                           ;	CP3 = 0x1, unprogrammed default
   307   300008                     	org	3145736
   308   300008  0F                 	db	15
   309                           
   310                           ;Config register CONFIG5H @ 0x300009
   311                           ;	unspecified, using default values
   312                           ;	Boot Block Code Protection bit
   313                           ;	CPB = 0x1, unprogrammed default
   314                           ;	Data EEPROM Code Protection bit
   315                           ;	CPD = 0x1, unprogrammed default
   316   300009                     	org	3145737
   317   300009  C0                 	db	192
   318                           
   319                           ;Config register CONFIG6L @ 0x30000A
   320                           ;	unspecified, using default values
   321                           ;	Write Protection bit
   322                           ;	WRT0 = 0x1, unprogrammed default
   323                           ;	Write Protection bit
   324                           ;	WRT1 = 0x1, unprogrammed default
   325                           ;	Write Protection bit
   326                           ;	WRT2 = 0x1, unprogrammed default
   327                           ;	Write Protection bit
   328                           ;	WRT3 = 0x1, unprogrammed default
   329   30000A                     	org	3145738
   330   30000A  0F                 	db	15
   331                           
   332                           ;Config register CONFIG6H @ 0x30000B
   333                           ;	unspecified, using default values
   334                           ;	Configuration Register Write Protection bit
   335                           ;	WRTC = 0x1, unprogrammed default
   336                           ;	Boot Block Write Protection bit
   337                           ;	WRTB = 0x1, unprogrammed default
   338                           ;	Data EEPROM Write Protection bit
   339                           ;	WRTD = 0x1, unprogrammed default
   340   30000B                     	org	3145739
   341   30000B  E0                 	db	224
   342                           
   343                           ;Config register CONFIG7L @ 0x30000C
   344                           ;	unspecified, using default values
   345                           ;	Table Read Protection bit
   346                           ;	EBTR0 = 0x1, unprogrammed default
   347                           ;	Table Read Protection bit
   348                           ;	EBTR1 = 0x1, unprogrammed default
   349                           ;	Table Read Protection bit
   350                           ;	EBTR2 = 0x1, unprogrammed default
   351                           ;	Table Read Protection bit
   352                           ;	EBTR3 = 0x1, unprogrammed default
   353   30000C                     	org	3145740
   354   30000C  0F                 	db	15
   355                           
   356                           ;Config register CONFIG7H @ 0x30000D
   357                           ;	unspecified, using default values
   358                           ;	Boot Block Table Read Protection bit
   359                           ;	EBTRB = 0x1, unprogrammed default
   360   30000D                     	org	3145741
   361   30000D  40                 	db	64
   362                           tosu	equ	0xFFF
   363                           tosh	equ	0xFFE
   364                           tosl	equ	0xFFD
   365                           stkptr	equ	0xFFC
   366                           pclatu	equ	0xFFB
   367                           pclath	equ	0xFFA
   368                           pcl	equ	0xFF9
   369                           tblptru	equ	0xFF8
   370                           tblptrh	equ	0xFF7
   371                           tblptrl	equ	0xFF6
   372                           tablat	equ	0xFF5
   373                           prodh	equ	0xFF4
   374                           prodl	equ	0xFF3
   375                           indf0	equ	0xFEF
   376                           postinc0	equ	0xFEE
   377                           postdec0	equ	0xFED
   378                           preinc0	equ	0xFEC
   379                           plusw0	equ	0xFEB
   380                           fsr0h	equ	0xFEA
   381                           fsr0l	equ	0xFE9
   382                           wreg	equ	0xFE8
   383                           indf1	equ	0xFE7
   384                           postinc1	equ	0xFE6
   385                           postdec1	equ	0xFE5
   386                           preinc1	equ	0xFE4
   387                           plusw1	equ	0xFE3
   388                           fsr1h	equ	0xFE2
   389                           fsr1l	equ	0xFE1
   390                           bsr	equ	0xFE0
   391                           indf2	equ	0xFDF
   392                           postinc2	equ	0xFDE
   393                           postdec2	equ	0xFDD
   394                           preinc2	equ	0xFDC
   395                           plusw2	equ	0xFDB
   396                           fsr2h	equ	0xFDA
   397                           fsr2l	equ	0xFD9
   398                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBIGSFRh          3E      0       0      20        0.0%
BITBIGSFRlh         2D      0       0      21        0.0%
BITBIGSFRllh         8      0       0      22        0.0%
BITBIGSFRlll        2A      0       0      23        0.0%
ABS                  0      0       0      24        0.0%
BIGRAM             7FF      0       0      25        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Sun Sep 18 19:08:55 2022

                     u17 7FD0                       u27 7FEC                      l700 7FC2  
                    l710 7FE0                      l702 7FC4                      l712 7FE2  
                    l704 7FC6                      l706 7FDC                      l708 7FDE  
                    l694 7FB6                      l696 7FB8                      l698 7FC0  
                    wreg 000FE8                     _LATB 000F8A                     _main 7FB6  
                   start 0000             ___param_bank 000000                    ?_main 0001  
                  _TRISB 000F93          __initialization 7FB0             __end_of_main 8000  
                 ??_main 0001            __activetblptr 000000                   isa$std 000001  
             __accesstop 0060  __end_of__initialization 7FB0            ___rparam_used 000001  
         __pcstackCOMRAM 0001                  __Hparam 0000                  __Lparam 0000  
                __pcinit 7FB0                  __ramtop 0800                  __ptext0 7FB6  
   end_of_initialization 7FB0      start_initialization 7FB0                 _LATBbits 000F8A  
             _ADCON1bits 000FC1                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 000000  
