
*** Running vivado
    with args -log lab7.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab7.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source lab7.tcl -notrace
Command: synth_design -top lab7 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5880 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 700.367 ; gain = 177.160
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab7' [C:/Users/zwk/Desktop/project_3/project_3.srcs/sources_1/new/lab7_3.v:135]
INFO: [Synth 8-6157] synthesizing module 'divider_ssddisplay' [C:/Users/zwk/Desktop/project_3/project_3.srcs/sources_1/new/lab7_3.v:87]
INFO: [Synth 8-6155] done synthesizing module 'divider_ssddisplay' (1#1) [C:/Users/zwk/Desktop/project_3/project_3.srcs/sources_1/new/lab7_3.v:87]
INFO: [Synth 8-6157] synthesizing module 'divider_onesecond' [C:/Users/zwk/Desktop/project_3/project_3.srcs/sources_1/new/lab7_3.v:119]
INFO: [Synth 8-6155] done synthesizing module 'divider_onesecond' (2#1) [C:/Users/zwk/Desktop/project_3/project_3.srcs/sources_1/new/lab7_3.v:119]
INFO: [Synth 8-6157] synthesizing module 'roll' [C:/Users/zwk/Desktop/project_3/project_3.srcs/sources_1/new/lab7_3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'roll' (3#1) [C:/Users/zwk/Desktop/project_3/project_3.srcs/sources_1/new/lab7_3.v:23]
INFO: [Synth 8-6157] synthesizing module 'roll_dis' [C:/Users/zwk/Desktop/project_3/project_3.srcs/sources_1/new/lab7_3.v:36]
INFO: [Synth 8-6155] done synthesizing module 'roll_dis' (4#1) [C:/Users/zwk/Desktop/project_3/project_3.srcs/sources_1/new/lab7_3.v:36]
INFO: [Synth 8-6157] synthesizing module 'number_dis' [C:/Users/zwk/Desktop/project_3/project_3.srcs/sources_1/new/lab7_3.v:59]
INFO: [Synth 8-6155] done synthesizing module 'number_dis' (5#1) [C:/Users/zwk/Desktop/project_3/project_3.srcs/sources_1/new/lab7_3.v:59]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/zwk/Desktop/project_3/project_3.srcs/sources_1/new/lab7_3.v:191]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/zwk/Desktop/project_3/project_3.srcs/sources_1/new/lab7_3.v:200]
WARNING: [Synth 8-567] referenced signal 'ssd_r0' should be on the sensitivity list [C:/Users/zwk/Desktop/project_3/project_3.srcs/sources_1/new/lab7_3.v:188]
WARNING: [Synth 8-567] referenced signal 'ssd_r1' should be on the sensitivity list [C:/Users/zwk/Desktop/project_3/project_3.srcs/sources_1/new/lab7_3.v:188]
WARNING: [Synth 8-567] referenced signal 'ssd_r2' should be on the sensitivity list [C:/Users/zwk/Desktop/project_3/project_3.srcs/sources_1/new/lab7_3.v:188]
WARNING: [Synth 8-567] referenced signal 'ssd_r3' should be on the sensitivity list [C:/Users/zwk/Desktop/project_3/project_3.srcs/sources_1/new/lab7_3.v:188]
WARNING: [Synth 8-567] referenced signal 'ssd_n0' should be on the sensitivity list [C:/Users/zwk/Desktop/project_3/project_3.srcs/sources_1/new/lab7_3.v:188]
WARNING: [Synth 8-567] referenced signal 'ssd_n1' should be on the sensitivity list [C:/Users/zwk/Desktop/project_3/project_3.srcs/sources_1/new/lab7_3.v:188]
WARNING: [Synth 8-6014] Unused sequential element sign_reg was removed.  [C:/Users/zwk/Desktop/project_3/project_3.srcs/sources_1/new/lab7_3.v:162]
INFO: [Synth 8-6155] done synthesizing module 'lab7' (6#1) [C:/Users/zwk/Desktop/project_3/project_3.srcs/sources_1/new/lab7_3.v:135]
WARNING: [Synth 8-3331] design lab7 has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 762.770 ; gain = 239.563
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 762.770 ; gain = 239.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 762.770 ; gain = 239.563
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/zwk/Desktop/project_3/project_3.srcs/constrs_1/new/1.xdc]
WARNING: [Vivado 12-507] No nets matched 'equal_IBUF'. [C:/Users/zwk/Desktop/project_3/project_3.srcs/constrs_1/new/1.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/zwk/Desktop/project_3/project_3.srcs/constrs_1/new/1.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/zwk/Desktop/project_3/project_3.srcs/constrs_1/new/1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/zwk/Desktop/project_3/project_3.srcs/constrs_1/new/1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab7_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab7_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 859.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 859.617 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 859.617 ; gain = 336.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 859.617 ; gain = 336.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 859.617 ; gain = 336.410
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'anode_reg' in module 'lab7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                             1110
                 iSTATE1 |                               01 |                             1101
                 iSTATE2 |                               10 |                             1011
                  iSTATE |                               11 |                             0111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'anode_reg' using encoding 'sequential' in module 'lab7'
WARNING: [Synth 8-327] inferring latch for variable 'ssd_reg' [C:/Users/zwk/Desktop/project_3/project_3.srcs/sources_1/new/lab7_3.v:192]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 859.617 ; gain = 336.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 4     
	  16 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lab7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
Module divider_ssddisplay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module divider_onesecond 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module roll 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 4     
Module roll_dis 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      7 Bit        Muxes := 1     
Module number_dis 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design lab7 has unconnected port reset
WARNING: [Synth 8-3332] Sequential element (ssd_reg[6]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (ssd_reg[5]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (ssd_reg[4]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (ssd_reg[3]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (ssd_reg[2]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (ssd_reg[1]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (ssd_reg[0]) is unused and will be removed from module lab7.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 859.617 ; gain = 336.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 859.617 ; gain = 336.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 859.617 ; gain = 336.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 876.977 ; gain = 353.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 882.766 ; gain = 359.559
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 882.766 ; gain = 359.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 882.766 ; gain = 359.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 882.766 ; gain = 359.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 882.766 ; gain = 359.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 882.766 ; gain = 359.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    11|
|3     |LUT1   |     6|
|4     |LUT2   |    10|
|5     |LUT3   |     9|
|6     |LUT4   |    11|
|7     |LUT5   |    20|
|8     |LUT6   |    11|
|9     |FDRE   |    62|
|10    |IBUF   |     7|
|11    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------------+------+
|      |Instance |Module             |Cells |
+------+---------+-------------------+------+
|1     |top      |                   |   161|
|2     |  clk2   |divider_ssddisplay |    27|
|3     |  clk3   |divider_onesecond  |    44|
|4     |  r1     |roll               |    42|
+------+---------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 882.766 ; gain = 359.559
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 882.766 ; gain = 262.711
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 882.766 ; gain = 359.559
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 896.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 18 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 896.176 ; gain = 601.355
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 896.176 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/zwk/Desktop/project_3/project_3.runs/synth_1/lab7.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab7_utilization_synth.rpt -pb lab7_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec  3 10:57:20 2019...
