# Synchronous-FIFO
Verilog implementation of a parameterized synchronous FIFO (First-In-First-Out) buffer. Supports configurable data width and depth, with proper handling of full and empty flags. Ideal for use in digital systems and SoC designs.
