{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1600803604993 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600803605010 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 22 15:40:04 2020 " "Processing started: Tue Sep 22 15:40:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600803605010 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600803605010 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off experiment2 -c experiment2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off experiment2 -c experiment2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600803605010 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1600803605513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mark naguib/documents/github/lab2-group03-tuesday/experiment2/rtl/ps2_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mark naguib/documents/github/lab2-group03-tuesday/experiment2/rtl/ps2_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_controller " "Found entity 1: PS2_controller" {  } { { "../rtl/PS2_controller.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment2/rtl/PS2_controller.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600803615777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600803615777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mark naguib/documents/github/lab2-group03-tuesday/experiment2/rtl/experiment2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mark naguib/documents/github/lab2-group03-tuesday/experiment2/rtl/experiment2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 experiment2 " "Found entity 1: experiment2" {  } { { "../rtl/experiment2.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment2/rtl/experiment2.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600803615779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600803615779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mark naguib/documents/github/lab2-group03-tuesday/experiment2/rtl/convert_hex_to_seven_segment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mark naguib/documents/github/lab2-group03-tuesday/experiment2/rtl/convert_hex_to_seven_segment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convert_hex_to_seven_segment " "Found entity 1: convert_hex_to_seven_segment" {  } { { "../rtl/convert_hex_to_seven_segment.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment2/rtl/convert_hex_to_seven_segment.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600803615781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600803615781 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "state PS2_controller.sv(39) " "Verilog HDL error at PS2_controller.sv(39): object \"state\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../rtl/PS2_controller.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment2/rtl/PS2_controller.sv" 39 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1600803615782 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600803615873 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 22 15:40:15 2020 " "Processing ended: Tue Sep 22 15:40:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600803615873 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600803615873 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600803615873 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1600803615873 ""}
