// Seed: 1111041432
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_13 = 32'd17,
    parameter id_5  = 32'd58,
    parameter id_8  = 32'd38
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  inout wire id_22;
  output wire id_21;
  input wire id_20;
  inout wire id_19;
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire _id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire _id_8;
  input wire id_7;
  output wire id_6;
  input wire _id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  module_0 modCall_1 (
      id_22,
      id_11,
      id_4,
      id_9,
      id_1,
      id_21,
      id_22,
      id_9,
      id_17,
      id_21,
      id_16,
      id_19,
      id_15,
      id_4,
      id_22,
      id_11
  );
  inout wire id_1;
  if (1) begin : LABEL_0
    wire [id_13 : -1 'b0] id_23;
    wire id_24;
    wire [id_5 : -1] id_25;
    wire [-1  !==  1 : !  id_13] id_26;
  end else begin : LABEL_1
    wire [1 'b0 : id_8] id_27;
  end
endmodule
