Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/CN 2/addpipe/cmp_exp_isim_beh.exe -prj D:/CN 2/addpipe/cmp_exp_beh.prj work.cmp_exp work.glbl 
ISim P.49d (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/CN 2/addpipe/cmp_exp.v" into library work
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95944 KB
Fuse CPU Usage: 140 ms
Compiling module cmp_exp
Compiling module glbl
Time Resolution for simulation is 1ps.
ERROR:Simulator:861 - Failed to link the design
