0.6
2018.2
Jul 26 2018
19:36:16
E:/testingPrograms/Digital-Designs/Arithmetic_Unit/Arithmetic_Unit.srcs/sources_1/new/AU.vhd,1682420161,vhdl,,,,au,,,,,,,,
E:/testingPrograms/Digital-Designs/Arithmetic_Unit/Arithmetic_Unit.srcs/sources_1/new/Reg.vhd,1682409054,vhdl,,,,reg,,,,,,,,
E:/testingPrograms/Digital-Designs/Lab_5/Lab_5.srcs/sources_1/new/Slow_CLK.vhd,1680787260,vhdl,,,,slow_clk,,,,,,,,
E:/testingPrograms/Digital-Designs/Ripple Carry Adder/sources/FA.vhd,1679725572,vhdl,,,,fa,,,,,,,,
E:/testingPrograms/Digital-Designs/Ripple Carry Adder/sources/HA.vhd,1679723865,vhdl,,,,ha,,,,,,,,
E:/testingPrograms/Digital-Designs/Ripple Carry Adder/sources/RCA_4.vhd,1679731246,vhdl,,,,rca_4,,,,,,,,
E:/testingPrograms/Digital-Designs/Segment_Display/Segment_Display.srcs/sim_1/new/AU_7_Seg_Sim.vhd,1683181247,vhdl,,,,au_7_seg_sim,,,,,,,,
E:/testingPrograms/Digital-Designs/Segment_Display/Segment_Display.srcs/sim_1/new/LUT_16_7_Sim.vhd,1683176662,vhdl,,,,lut_16_7_sim,,,,,,,,
E:/testingPrograms/Digital-Designs/Segment_Display/Segment_Display.srcs/sources_1/new/AU_7_Seg.vhd,1683179664,vhdl,,,,au_7_seg,,,,,,,,
E:/testingPrograms/Digital-Designs/Segment_Display/Segment_Display.srcs/sources_1/new/LUT_16_7.vhd,1683175826,vhdl,,,,lut_16_7,,,,,,,,
