# compile vhdl design source files
vhdl xil_defaultlib  "../../../Ro_sham_bo.srcs/sources_1/new/roshambo_logic.vhd"
vhdl xil_defaultlib  "../../../Ro_sham_bo.srcs/sim_1/new/logic_bench.vhd"

# Do not sort compile order
nosort
