<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: src/import/generic/procedures/xml/attribute_info/generic_memory_si_attributes.xml $ -->
<!--                                                                        -->
<!-- OpenPOWER HostBoot Project                                             -->
<!--                                                                        -->
<!-- Contributors Listed Below - COPYRIGHT 2016,2024                        -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->
<attributes>

    <attribute>
        <id>ATTR_MEM_SI_SIGNATURE_HASH</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Hash Signature for SI settings from SPD. The hash signature is 32bits for 256 bytes of data.
        </description>
        <initToZero></initToZero>
        <valueType>uint32</valueType>
        <writeable/>
    </attribute>

    <attribute>
        <id>ATTR_MEM_SI_DIMM_RCD_IBT_CA</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Array[DIMM] Register Clock Driver, Input Bus Termination for Command/Address in tens of Ohms.
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <enum>IBT_OFF = 0, IBT_100 = 10, IBT_150 = 15, IBT_300 = 30</enum>
        <mssUnits>ohm</mssUnits>
        <array>2</array>
    </attribute>

    <attribute>
        <id>ATTR_MEM_SI_DIMM_RCD_IBT_CKE</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Array[DIMM] Register Clock Driver, Input Bus Termination for Clock Enable in tens of Ohms.
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <enum>IBT_OFF = 0, IBT_100 = 10, IBT_150 = 15, IBT_300 = 30</enum>
        <mssUnits>ohm</mssUnits>
        <array>2</array>
    </attribute>

    <attribute>
        <id>ATTR_MEM_SI_DIMM_RCD_IBT_CS</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Array[DIMM] Register Clock Driver, Input Bus Termination for Chip Select in tens of Ohms.
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <enum>IBT_OFF = 0, IBT_100 = 10, IBT_150 = 15, IBT_300 = 30</enum>
        <mssUnits>ohm</mssUnits>
        <array>2</array>
    </attribute>

    <attribute>
        <id>ATTR_MEM_SI_DIMM_RCD_IBT_ODT</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Array[DIMM] Register Clock Driver, Input Bus Termination for On Die Termination in tens of Ohms.
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <enum>IBT_OFF = 0, IBT_100 = 10, IBT_150 = 15, IBT_300 = 30</enum>
        <mssUnits>ohm</mssUnits>
        <array>2</array>
    </attribute>

    <attribute>
        <id>ATTR_MEM_SI_DRAM_DRV_IMP_DQ_DQS</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
          Array[DIMM][RANK]
          DQ and DQS Drive Impedance.
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <enum>DISABLE = 0, OHM34 = 34, OHM48 = 48</enum>
        <mssUnits>ohm</mssUnits>
        <noSBEAccessor/>
        <mssAccessorName>si_dram_drv_imp_dq_dqs</mssAccessorName>
        <array>2 4</array>
    </attribute>

    <attribute>
        <id>ATTR_MEM_SI_DRAM_PREAMBLE</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
          Array[DIMM][RANK]
          Number of clocks used for read/write preamble. Calibration only uses 1 nCK preamble (DEFAULT). Mainline has both 1 nCK and 2 nCK preamble option.
          The value of "0" means 1 nCK preamble, the value of "1" means 2 nCK preamble. Bit 3 for READ preamble, and Bit 7 for WRITE preamble.
          E.g. 0b00010001 means 2 nCK preamble for both READ and WRITE
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <enum>READ_PREAMBLE_BIT = 3, WRITE_PREAMBLE_BIT = 7</enum>
        <mssUnits>nCK</mssUnits>
        <noSBEAccessor/>
        <mssAccessorName>si_dram_preamble</mssAccessorName>
        <array>2 4</array>
    </attribute>

    <attribute>
        <id>ATTR_MEM_SI_DRAM_RTT_NOM</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
          Array[DIMM][RANK]
          DRAM side Nominal Termination Resistance in Ohms.
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <enum>DISABLE = 0, OHM34 = 34, OHM40 = 40, OHM60 = 60, OHM80 = 80, OHM120 = 120, OHM240 = 240</enum>
        <mssUnits>ohm</mssUnits>
        <mssAccessorName>si_dram_rtt_nom</mssAccessorName>
        <array>2 4</array>
    </attribute>

    <attribute>
        <id>ATTR_MEM_SI_DRAM_RTT_PARK</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
          Array[DIMM][RANK]
          DRAM side Park Termination Resistance in Ohms.
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <enum>DISABLE = 0, OHM34 = 34, OHM40 = 40, OHM48 = 48, OHM60 = 60, OHM80 = 80, OHM120 = 120, OHM240 = 240</enum>
        <mssUnits>ohm</mssUnits>
        <mssAccessorName>si_dram_rtt_park</mssAccessorName>
        <array>2 4</array>
    </attribute>

    <attribute>
        <id>ATTR_MEM_SI_DRAM_RTT_WR</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
          Array[DIMM][RANK]
          DRAM side Write Termination Resistance in Ohms.
          Note: This attr is for DDR4 ONLY
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <enum>DISABLE = 0, OHM80 = 80, OHM120 = 120, OHM240 = 240</enum>
        <mssUnits>ohm</mssUnits>
        <mssAccessorName>si_dram_rtt_wr</mssAccessorName>
        <array>2 4</array>
    </attribute>

    <attribute>
      <id>ATTR_MEM_SI_GEARDOWN_MODE</id>
      <targetType>TARGET_TYPE_MEM_PORT</targetType>
      <description>
        ARRAY[DIMM][RANK]
        Gear Down Mode.
        This is for DDR4 MRS3.
        Each memory channel will have a value.
      </description>
      <initToZero></initToZero>
      <valueType>uint8</valueType>
      <enum>HALF=0, QUARTER=1</enum>
      <writeable/>
      <array>2 4</array>
      <noSBEAccessor/>
      <mssAccessorName>si_geardown_mode</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_SI_MC_DRV_DQ_DQS</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
          Array[DIMM][RANK]
          Tx drive impedance for DQ/DQS of all ranks in ohms
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <array>2 4</array>
    </attribute>

    <attribute>
        <id>ATTR_MEM_SI_MC_RCV_EQ_DQ_DQS</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
          (DEPRECATED) Superceded by ATTR_MEM_SI_PHY_EQUALIZATION
          Left in as a workaround to hostboot CI failing due to removal of attribute
          Array[DIMM][RANK]
          Memory Controller side Receiver Equalization for Data and Data Strobe Lines.
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <enum>DISABLE = 0, ENABLE = 1</enum>
        <array>2 4</array>
    </attribute>

    <attribute>
        <id>ATTR_MEM_SI_MC_DRV_EQ_DQ_DQS</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
          (DEPRECATED) Superceded by ATTR_MEM_SI_PHY_EQUALIZATION
          Left in as a workaround to hostboot CI failing due to removal of attribute
          Array[DIMM][RANK]
          Memory Controller side Drive Equalization for Data and Data Strobe Lines.
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <enum>DISABLE = 0, FFE = 1</enum>
        <array>2 4</array>
    </attribute>

    <attribute>
        <id>ATTR_MEM_SI_PHY_EQUALIZATION</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
          Array[DIMM][RANK]
          Memory Controller side Drive and Receive Equalization for Data and Data Strobe Lines.
          Bit 6 - Driver FFE
          Bit 7 - Receiver DFE
          0 = disable, 1 = enable
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <noSBEAccessor/>
        <mssAccessorName>si_phy_equalization</mssAccessorName>
        <array>2 4</array>
    </attribute>

    <attribute>
        <id>ATTR_MEM_SI_MC_DRV_IMP_CLK</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
          Array[DIMM][RANK]
          Memory Controller side Drive Impedance for Clock in Ohms.
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <enum>DISABLE = 0, OHM_20 = 20, OHM_24 = 24, OHM_30 = 30, OHM_40 = 40, OHM_60 = 60, OHM_120 = 120</enum>
        <mssUnits>ohm</mssUnits>
        <mssAccessorName>si_mc_drv_imp_clk</mssAccessorName>
        <noSBEAccessor/>
        <array>2 4</array>
    </attribute>

    <attribute>
        <id>ATTR_MEM_SI_MC_DRV_IMP_CMD_ADDR</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
          Array[DIMM][RANK]
          Memory Controller side Drive Impedance for Address, Bank Address, Bank Group and Activate Lines in Ohms.
          DDR4 configs values are in Ohms.
          DDR5 configs (SDR_ and DDR_) values are the possible SPD encoding for ATx impedance.
          The CSR value is derived from the lookup table of byte 32 in DDR5 SPD spec in ody_ddrphy_phyinit
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <enum>DISABLE = 0,
              SDR_OHM_10 = 1,
              SDR_OHM_15A = 2,
              SDR_OHM_15B = 3,
              SDR_OHM_20 = 4,
              SDR_OHM_24 = 5,
              SDR_OHM_30 = 6,
              DDR_OHM_10 = 9,
              DDR_OHM_15A = 10,
              DDR_OHM_15B = 11,
              DDR_OHM_20 = 12,
              DDR_OHM_24 = 13,
              DDR_OHM_30 = 14,
              OHM_20 = 20,
              OHM_24 = 24,
              OHM_30 = 30,
              OHM_40 = 40,
              OHM_60 = 60,
              OHM_120 = 120,
              RESERVED = 0xFF</enum>
        <mssUnits>ohm</mssUnits>
        <mssAccessorName>si_mc_drv_imp_cmd_addr</mssAccessorName>
        <array>2 4</array>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_MEM_SI_MC_DRV_IMP_CNTL</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
          Array[DIMM][RANK]
          Memory Controller side Drive Impedance for Clock Enable, ODT, Parity, and Reset Lines in Ohms.
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <enum>DISABLE = 0</enum>
        <mssUnits>ohm</mssUnits>
        <array>2 4</array>
    </attribute>

    <attribute>
        <id>ATTR_MEM_SI_MC_DRV_IMP_CSCID</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
          Array[DIMM][RANK]
          Memory Controller side Drive Impedance for Chip Select and Chip ID Lines in Ohms.
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <enum>DISABLE = 0</enum>
        <mssUnits>ohm</mssUnits>
        <array>2 4</array>
    </attribute>

    <attribute>
        <id>ATTR_MEM_SI_MC_DRV_IMP_DQ_DQS_PULL_DOWN</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
          Array[DIMM][RANK]
          Memory Controller side Drive Impedance Pull Down for Data and Data Strobe Lines in Ohms.
        </description>
        <initToZero></initToZero>
        <valueType>uint16</valueType>
        <writeable/>
        <enum>DISABLE = 0, OHM_28 = 28, OHM_30 = 30, OHM_32 = 32, OHM_34 = 34, OHM_36 = 36, OHM_40 = 40, OHM_43 = 43,
              OHM_48 = 48, OHM_53 = 53, OHM_60 = 60, OHM_68 = 68, OHM_80 = 80, OHM_96 = 96, OHM_120 = 120, OHM_160 = 160,
              OHM_240 = 240, OHM_480 = 480</enum>
        <mssUnits>ohm</mssUnits>
        <noSBEAccessor/>
        <mssAccessorName>si_mc_drv_imp_dq_dqs_pull_down</mssAccessorName>
        <array>2 4</array>
    </attribute>

    <attribute>
        <id>ATTR_MEM_SI_MC_DRV_IMP_DQ_DQS_PULL_UP</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
          Array[DIMM][RANK]
          Memory Controller side Drive Impedance Pull Up for Data and Data Strobe Lines in Ohms.
        </description>
        <initToZero></initToZero>
        <valueType>uint16</valueType>
        <writeable/>
        <enum>DISABLE = 0, OHM_28 = 28, OHM_30 = 30, OHM_32 = 32, OHM_34 = 34, OHM_36 = 36, OHM_40 = 40, OHM_43 = 43,
              OHM_48 = 48, OHM_53 = 53, OHM_60 = 60, OHM_68 = 68, OHM_80 = 80, OHM_96 = 96, OHM_120 = 120, OHM_160 = 160,
              OHM_240 = 240, OHM_480 = 480</enum>
        <mssUnits>ohm</mssUnits>
        <mssAccessorName>si_mc_drv_imp_dq_dqs_pull_up</mssAccessorName>
        <array>2 4</array>
    </attribute>

    <attribute>
        <id>ATTR_MEM_SI_MC_DRV_SLEW_RATE_CLK</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
          Array[DIMM][RANK]
          Memory Controller side Drive Slew Rate for Clock in Ohms.
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <enum>DISABLE = 0</enum>
        <mssUnits>ohm</mssUnits>
        <noSBEAccessor/>
        <mssAccessorName>si_mc_drv_slew_rate_clk</mssAccessorName>
        <array>2 4</array>
    </attribute>

    <attribute>
        <id>ATTR_MEM_SI_MC_DRV_SLEW_RATE_CMD_ADDR</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
          Array[DIMM][RANK]
          Memory Controller side Drive Slew Rate for Address, Bank Address, Bank Group and Activate Lines in Ohms.
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <enum>DISABLE = 0</enum>
        <mssUnits>ohm</mssUnits>
        <noSBEAccessor/>
        <mssAccessorName>si_mc_drv_slew_rate_cmd_addr</mssAccessorName>
        <array>2 4</array>
    </attribute>

    <attribute>
        <id>ATTR_MEM_SI_MC_DRV_SLEW_RATE_CNTL</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
          Array[DIMM][RANK]
          Memory Controller side Drive Slew Rate for Clock Enable, ODT, Parity, and Reset Lines in Ohms.
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <enum>DISABLE = 0</enum>
        <mssUnits>ohm</mssUnits>
        <array>2 4</array>
    </attribute>

    <attribute>
        <id>ATTR_MEM_SI_MC_DRV_SLEW_RATE_CSCID</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
          Array[DIMM][RANK]
          Memory Controller side Drive Slew Rate for Chip Select and Chip ID Lines in Ohms.
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <enum>DISABLE = 0</enum>
        <mssUnits>ohm</mssUnits>
        <array>2 4</array>
    </attribute>

    <attribute>
        <id>ATTR_MEM_SI_MC_DRV_SLEW_RATE_DQ_DQS</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
          Array[DIMM][RANK]
          Memory Controller side Drive Slew Rate for Data and Data Strobe Lines in Ohms.
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <enum>DISABLE = 0</enum>
        <mssUnits>ohm</mssUnits>
        <noSBEAccessor/>
        <mssAccessorName>si_mc_drv_slew_rate_dq_dqs</mssAccessorName>
        <array>2 4</array>
    </attribute>

    <attribute>
        <id>ATTR_MEM_SI_MC_RCV_IMP_ALERT_N</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Memory Controller side Receiver Impedance. Alert_N line in Ohms.
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <enum>DISABLE = 0, OHM_40 = 40, OHM_48 = 48, OHM_60 = 60, OHM_80 = 80, OHM_120 = 120, OHM_240 = 240</enum>
        <mssUnits>ohm</mssUnits>
        <mssAccessorName>si_mc_rcv_imp_alert_n</mssAccessorName>
        <array>2 4</array>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_MEM_SI_MC_RCV_IMP_DQ_DQS</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
          Array[DIMM][RANK]
          Memory Controller side Receiver Impedance. Data and Data Strobe Lines in Ohms.
        </description>
        <initToZero></initToZero>
        <valueType>uint16</valueType>
        <writeable/>
        <enum>DISABLE = 0, OHM_40 = 40, OHM_48 = 48, OHM_60 = 60, OHM_80 = 80, OHM_120 = 120, OHM_240 = 240,
        <!-- Values supported by DDR5 only      -->
        OHM_25 = 25, OHM_27 = 27, OHM_28 = 28, OHM_30 = 30, OHM_32 = 32, OHM_34 = 34, OHM_36 = 36, OHM_43 = 43,
        OHM_53 = 53, OHM_68 = 68, OHM_96 = 96, OHM_160 = 160, OHM_480 = 480
        </enum>
        <mssUnits>ohm</mssUnits>
        <mssAccessorName>si_mc_rcv_imp_dq_dqs</mssAccessorName>
        <array>2 4</array>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

    <attribute>
        <id>ATTR_MEM_SI_ODT_RD</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
          Array[DIMM][RANK]
          READ, On Die Termination triggering bitmap. Use bitmap to determine which ODT to fire for the designated rank.
          The bits in 8 bit field are
          [DIMM0 ODT0][DIMM0 ODT1][DIMM0 ODT2][DIMM0 ODT3][DIMM1 ODT0][DIMM1 ODT1][DIMM1 ODT2][DIMM1 ODT3]
          For Explorer: Only bits 0,1,4,5 are used. They correspond to A0 A1 -- -- B0 B1 -- --
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>si_odt_rd</mssAccessorName>
        <array>2 4</array>
    </attribute>

    <attribute>
        <id>ATTR_MEM_SI_ODT_WR</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
          Array[DIMM][RANK]
          WRITE, On Die Termination triggering bitmap. Use bitmap to determine which ODT to fire for the designated rank.
          The bits in 8 bit field are
          [DIMM0 ODT0][DIMM0 ODT1][DIMM0 ODT2][DIMM0 ODT3][DIMM1 ODT0][DIMM1 ODT1][DIMM1 ODT2][DIMM1 ODT3]
          For Explorer: Only bits 0,1,4,5 are used. They correspond to A0 A1 -- -- B0 B1 -- --
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>si_odt_wr</mssAccessorName>
        <array>2 4</array>
    </attribute>

    <attribute>
        <id>ATTR_MEM_SI_VREF_DRAM_WR</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            DRAM side Write Vref setting for DDR4. Bit encode is 01234567. Bit 0 is unused. Bit 1 is the Range. Bits 2-7 is the Value. Refer to the VrefDQ Training Table in JEDEC.
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
    </attribute>

    <attribute>
        <id>ATTR_MEM_SI_VREF_MC_RD</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Memory Controller side Read Vref setting. Dividing by 1000 gives you percentage of Vdd. Disable = 0, defined as no HW adjustment or Vdd/2 if possible.
        </description>
        <initToZero></initToZero>
        <valueType>uint32</valueType>
        <writeable/>
        <enum>DISABLE = 0</enum>
        <mssUnits>percent of Vdd</mssUnits>
    </attribute>

    <attribute>
        <id>ATTR_MEM_SI_WINDAGE_RD_CTR</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Derived from calibration/characterization of read centering. Number of windage offset in units of pico-seconds[ps]. Default is 0 for no windage adjustment.
            Specification of the value in this file is 2's compliment hex
        </description>
        <initToZero></initToZero>
        <valueType>int16</valueType>
        <writeable/>
        <mssUnits>signed</mssUnits>
    </attribute>

<attribute>
    <id>ATTR_MEM_DIMM_DDR4_F1RC1X</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      Array[DIMM].
      F1RC1X - QxCSn_n Output Delay Control Word from the DDR4 RCD Spec.
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <array>2</array>
    <writeable/>
    <noSBEAccessor/>
    <mssAccessorName>ddr4_f1rc1x</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_MEM_DIMM_DDR4_F1RC2X</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      Array[DIMM].
      F1RC2X - QxCn Output Delay Control Word from the DDR4 RCD Spec.
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <array>2</array>
    <writeable/>
    <noSBEAccessor/>
    <mssAccessorName>ddr4_f1rc2x</mssAccessorName>
  </attribute>

    <attribute>
    <id>ATTR_MEM_DIMM_DDR4_F1RC3X</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      Array[DIMM].
      F1RC3X - QxCKEn Output Delay Control Word from the DDR4 RCD Spec.
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <array>2</array>
    <writeable/>
    <noSBEAccessor/>
    <mssAccessorName>ddr4_f1rc3x</mssAccessorName>
  </attribute>

    <attribute>
    <id>ATTR_MEM_DIMM_DDR4_F1RC4X</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      Array[DIMM].
      F1RC4X - QxODTn Output Delay Control Word from the DDR4 RCD Spec.
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <array>2</array>
    <writeable/>
    <noSBEAccessor/>
    <mssAccessorName>ddr4_f1rc4x</mssAccessorName>
  </attribute>

    <attribute>
    <id>ATTR_MEM_DIMM_DDR4_F1RC5X</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      Array[DIMM].
      F1RC5X - QxCA Output Delay Control Word from the DDR4 RCD Spec.
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <array>2</array>
    <writeable/>
    <noSBEAccessor/>
    <mssAccessorName>ddr4_f1rc5x</mssAccessorName>
  </attribute>

    <attribute>
    <id>ATTR_MEM_DIMM_DDR4_F1RC6X</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      Array[DIMM].
      F1RC6X - Y1/Y3 Output Delay Control Word from the DDR4 RCD Spec.
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <array>2</array>
    <writeable/>
    <noSBEAccessor/>
    <mssAccessorName>ddr4_f1rc6x</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_MEM_DIMM_DDR4_F1RC7X</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      Array[DIMM].
      F1RC7X - Y0/Y2 Output Delay Control Word from the DDR4 RCD Spec.
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <array>2</array>
    <writeable/>
    <noSBEAccessor/>
    <mssAccessorName>ddr4_f1rc7x</mssAccessorName>
  </attribute>

    <attribute>
        <id>ATTR_MEM_SI_PHY_DRV_IMP_DQ_DQS_PULL_UP</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
          PHY Drive Impedance Pull Up for Data and Data Strobe Lines when equalization is
          enabled (in Ohms).
          Used only for DDR5.
        </description>
        <initToZero></initToZero>
        <valueType>uint16</valueType>
        <writeable/>
        <enum>HIGH_IMP = 0, OHM_25 = 25, OHM_27 = 27, OHM_28 = 28, OHM_30 = 30, OHM_32 = 32,
              OHM_34 = 34, OHM_36 = 36, OHM_40 = 40, OHM_43 = 43, OHM_48 = 48, OHM_53 = 53,
              OHM_60 = 60, OHM_68 = 68, OHM_80 = 80, OHM_96 = 96, OHM_120 = 120, OHM_160 = 160,
              OHM_240 = 240, OHM_480 = 480
        </enum>
        <mssUnits>ohm</mssUnits>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
        </sbeAttrSync>
    </attribute>

</attributes>
