#! /opt/homebrew/Cellar/icarus-verilog/HEAD-d22bb3d/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-321-gd22bb3d25)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/HEAD-d22bb3d/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/HEAD-d22bb3d/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/HEAD-d22bb3d/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/HEAD-d22bb3d/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/HEAD-d22bb3d/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/HEAD-d22bb3d/lib/ivl/v2009.vpi";
S_0x156ee6dc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x156ee5070 .scope function.vec4.u32, "rtoi" "rtoi" 3 21, 3 21 0, S_0x156ee6dc0;
 .timescale 0 0;
; Variable rtoi is vec4 return value of scope S_0x156ee5070
v0x156f5e520_0 .var/i "x", 31 0;
TD_$unit.rtoi ;
    %load/vec4 v0x156f5e520_0;
    %ret/vec4 0, 0, 32;  Assign to rtoi (store_vec4_to_lval)
    %disable/flow S_0x156ee5070;
    %end;
S_0x156eddbc0 .scope module, "sdram32_tb" "sdram32_tb" 4 3;
 .timescale -9 -9;
L_0x156f72f90 .functor BUFZ 1, v0x156f62700_0, C4<0>, C4<0>, C4<0>;
L_0x156f73040 .functor BUFZ 1, v0x156f62b60_0, C4<0>, C4<0>, C4<0>;
L_0x158098130 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x156f6b5c0_0 .net *"_ivl_7", 3 0, L_0x158098130;  1 drivers
v0x156f6b680_0 .net "addr", 10 0, v0x156f60c00_0;  1 drivers
v0x156f6b720_0 .net "ba", 1 0, v0x156f60cb0_0;  1 drivers
v0x156f6b7f0_0 .net "cas_n", 0 0, L_0x156f71d70;  1 drivers
v0x156f6b8c0_0 .net "chip_clk", 0 0, L_0x156f72cd0;  1 drivers
v0x156f6b9d0_0 .net "cke", 0 0, v0x156f60d60_0;  1 drivers
v0x156f6baa0_0 .var "clk", 0 0;
v0x156f6bb30_0 .net "cs_n", 0 0, L_0x156f71900;  1 drivers
RS_0x1580602b0 .resolv tri, v0x156f66240_0, L_0x156f726c0;
v0x156f6bc00_0 .net8 "dq", 31 0, RS_0x1580602b0;  2 drivers
v0x156f6bd10_0 .net "dqm", 3 0, v0x156f60fa0_0;  1 drivers
v0x156f6bde0_0 .net "init_complete", 0 0, L_0x156f72820;  1 drivers
v0x156f6be70_0 .var "p0_addr", 20 0;
v0x156f6bf00_0 .net "p0_available", 0 0, L_0x156f72ba0;  1 drivers
v0x156f6bf90_0 .var "p0_byte_en", 3 0;
v0x156f6c020_0 .var "p0_data", 31 0;
v0x156f6c0b0_0 .net "p0_q", 31 0, v0x156f625c0_0;  1 drivers
v0x156f6c140_0 .var "p0_rd_req", 0 0;
v0x156f6c2d0_0 .net "p0_ready", 0 0, v0x156f628e0_0;  1 drivers
v0x156f6c360_0 .var "p0_wr_req", 0 0;
v0x156f6c3f0_0 .net "ras_n", 0 0, L_0x156f719c0;  1 drivers
v0x156f6c480_0 .net "rdq", 0 0, L_0x156f72f90;  1 drivers
v0x156f6c510_0 .var "reset", 0 0;
v0x156f6c5a0_0 .net "sdram_cmd", 2 0, L_0x156f6c790;  1 drivers
v0x156f6c630_0 .net "we_n", 0 0, L_0x156f71e10;  1 drivers
v0x156f6c700_0 .net "wrq", 0 0, L_0x156f73040;  1 drivers
E_0x156f5e5c0 .event anyedge, v0x156f62e90_0;
E_0x156f5e610 .event anyedge, v0x156f628e0_0;
E_0x156f5e660 .event anyedge, v0x156f619f0_0;
E_0x156f5e6c0 .event anyedge, v0x156f61ea0_0;
E_0x156f5e710 .event anyedge, v0x156f6c700_0, v0x156f6c480_0;
E_0x156f5e790/0 .event anyedge, v0x156f60d60_0, v0x156f61050_0, v0x156f61190_0, v0x156f612a0_0;
E_0x156f5e790/1 .event anyedge, v0x156f610f0_0, v0x156f60cb0_0, v0x156f60fa0_0, v0x156f60c00_0;
E_0x156f5e790/2 .event anyedge, v0x156f60eb0_0, v0x156f6c5a0_0;
E_0x156f5e790 .event/or E_0x156f5e790/0, E_0x156f5e790/1, E_0x156f5e790/2;
E_0x156f5e820/0 .event anyedge, v0x156f62150_0, v0x156f628e0_0, v0x156f625c0_0, v0x156f617e0_0;
E_0x156f5e820/1 .event anyedge, v0x156f6be70_0, v0x156f62c00_0, v0x156f627a0_0;
E_0x156f5e820 .event/or E_0x156f5e820/0, E_0x156f5e820/1;
L_0x156f6c790 .concat [ 1 1 1 0], L_0x156f71e10, L_0x156f71d70, L_0x156f719c0;
L_0x156f72d90 .reduce/nor v0x156f6baa0_0;
L_0x156f72e30 .concat [ 21 4 0 0], v0x156f6be70_0, L_0x158098130;
S_0x156f5e8e0 .scope module, "sdram" "sdram" 4 66, 3 27 0, S_0x156eddbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sdram_clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "init_complete";
    .port_info 4 /INPUT 25 "p0_addr";
    .port_info 5 /INPUT 32 "p0_data";
    .port_info 6 /INPUT 4 "p0_byte_en";
    .port_info 7 /OUTPUT 32 "p0_q";
    .port_info 8 /INPUT 1 "p0_wr_req";
    .port_info 9 /INPUT 1 "p0_rd_req";
    .port_info 10 /OUTPUT 1 "p0_available";
    .port_info 11 /OUTPUT 1 "p0_ready";
    .port_info 12 /INOUT 32 "SDRAM_DQ";
    .port_info 13 /OUTPUT 11 "SDRAM_A";
    .port_info 14 /OUTPUT 4 "SDRAM_DQM";
    .port_info 15 /OUTPUT 2 "SDRAM_BA";
    .port_info 16 /OUTPUT 1 "SDRAM_nCS";
    .port_info 17 /OUTPUT 1 "SDRAM_nWE";
    .port_info 18 /OUTPUT 1 "SDRAM_nRAS";
    .port_info 19 /OUTPUT 1 "SDRAM_nCAS";
    .port_info 20 /OUTPUT 1 "SDRAM_CKE";
    .port_info 21 /OUTPUT 1 "SDRAM_CLK";
P_0x157035c00 .param/l "BANK_WIDTH" 0 3 37, +C4<00000000000000000000000000000010>;
P_0x157035c40 .param/l "BURST_LENGTH" 0 3 29, +C4<00000000000000000000000000000001>;
P_0x157035c80 .param/l "BURST_TYPE" 0 3 30, +C4<00000000000000000000000000000000>;
P_0x157035cc0 .param/l "CAS_LATENCY" 0 3 31, +C4<00000000000000000000000000000010>;
P_0x157035d00 .param/real "CLOCK_PERIOD_NANO_SEC" 1 3 115, Cr<m5000000000000000gfc5>; value=10.0000
P_0x157035d40 .param/l "CLOCK_SPEED_MHZ" 0 3 28, +C4<00000000000000000000000001100100>;
P_0x157035d80 .param/l "COL_WIDTH" 0 3 35, +C4<00000000000000000000000000001001>;
P_0x157035dc0 .param/l "CYCLES_AFTER_WRITE_FOR_NEXT_COMMAND" 1 3 143, +C4<000000000000000000000000000000100>;
P_0x157035e00 .param/l "CYCLES_BETWEEN_ACTIVE_COMMAND" 1 3 135, +C4<000000000000000000000000000000111>;
P_0x157035e40 .param/l "CYCLES_FOR_ACTIVE_ROW" 1 3 139, +C4<000000000000000000000000000000010>;
P_0x157035e80 .param/l "CYCLES_FOR_AUTOREFRESH" 1 3 130, +C4<000000000000000000000000000001001>;
P_0x157035ec0 .param/l "CYCLES_PER_REFRESH" 1 3 148, +C4<000000000000000000000001011101111>;
P_0x157035f00 .param/l "CYCLES_UNTIL_CLEAR_INHIBIT" 1 3 122, +C4<0000000000000000000010011101110101>;
P_0x157035f40 .param/l "CYCLES_UNTIL_INIT_PRECHARGE_END" 1 3 155, +C4<000000000000000000000010011110000001>;
P_0x157035f80 .param/l "CYCLES_UNTIL_REFRESH1_END" 1 3 158, +C4<0000000000000000000000010011110001010>;
P_0x157035fc0 .param/l "CYCLES_UNTIL_REFRESH2_END" 1 3 159, +C4<00000000000000000000000010011110010011>;
P_0x157036000 .param/l "CYCLES_UNTIL_START_INHIBIT" 1 3 118, +C4<000000000000000000001001110001001>;
P_0x157036040 .param/l "DATA_WIDTH" 0 3 33, +C4<00000000000000000000000000100000>;
P_0x157036080 .param/l "DQM_WIDTH" 0 3 38, +C4<00000000000000000000000000000100>;
P_0x1570360c0 .param/l "P0_BURST_LENGTH" 0 3 42, +C4<00000000000000000000000000000001>;
P_0x157036100 .param/l "P0_OUTPUT_WIDTH" 0 3 43, +C4<0000000000000000000000000000000000000000000000000000000000100000>;
P_0x157036140 .param/l "PORT_ADDR_WIDTH" 0 3 39, +C4<00000000000000000000000000011001>;
P_0x157036180 .param/l "PRECHARGE_BIT" 0 3 36, +C4<00000000000000000000000000001010>;
P_0x1570361c0 .param/l "ROW_WIDTH" 0 3 34, +C4<00000000000000000000000000001011>;
P_0x157036200 .param/l "SETTING_INHIBIT_DELAY_MICRO_SEC" 1 3 75, +C4<00000000000000000000000001100100>;
P_0x157036240 .param/l "SETTING_REFRESH_TIMER_NANO_SEC" 1 3 105, +C4<00000000000000000001110101001100>;
P_0x157036280 .param/l "SETTING_T_CK_MIN_CLOCK_CYCLE_TIME_NANO_SEC" 1 3 78, +C4<00000000000000000000000000000110>;
P_0x1570362c0 .param/l "SETTING_T_MRD_MIN_LOAD_MODE_CLOCK_CYCLES" 1 3 102, +C4<00000000000000000000000000000010>;
P_0x157036300 .param/l "SETTING_T_RAS_MIN_ROW_ACTIVE_TIME_NANO_SEC" 1 3 81, +C4<00000000000000000000000000110000>;
P_0x157036340 .param/l "SETTING_T_RCD_MIN_READ_WRITE_DELAY_NANO_SEC" 1 3 96, +C4<00000000000000000000000000010010>;
P_0x157036380 .param/l "SETTING_T_RC_MIN_ACTIVE_TO_ACTIVE_PERIOD_NANO_SEC" 1 3 93, +C4<00000000000000000000000000111100>;
P_0x1570363c0 .param/l "SETTING_T_RC_MIN_ROW_CYCLE_TIME_NANO_SEC" 1 3 84, +C4<00000000000000000000000000111100>;
P_0x157036400 .param/l "SETTING_T_RFC_MIN_AUTOREFRESH_PERIOD_NANO_SEC" 1 3 90, +C4<00000000000000000000000001010000>;
P_0x157036440 .param/l "SETTING_T_RP_MIN_PRECHARGE_CMD_PERIOD_NANO_SEC" 1 3 87, +C4<00000000000000000000000000010010>;
P_0x157036480 .param/l "SETTING_T_WR_MIN_WRITE_AUTO_PRECHARGE_RECOVERY_NANO_SEC" 1 3 99, +C4<00000000000000000000000000001111>;
P_0x1570364c0 .param/l "SETTING_USE_FAST_INPUT_REGISTER" 1 3 110, +C4<00000000000000000000000000000001>;
P_0x157036500 .param/l "WRITE_BURST" 0 3 32, +C4<00000000000000000000000000000000>;
enum0x156ec0900 .enum2 (4)
   "COMMAND_NOP" 7,
   "COMMAND_ACTIVE" 3,
   "COMMAND_READ" 5,
   "COMMAND_WRITE" 4,
   "COMMAND_PRECHARGE" 2,
   "COMMAND_AUTO_REFRESH" 1,
   "COMMAND_LOAD_MODE_REG" 0
 ;
enum0x156ec12b0 .enum2 (3)
   "INIT" 0,
   "IDLE" 1,
   "DELAY" 2,
   "WRITE" 3,
   "READ" 4,
   "READ_OUTPUT" 5
 ;
enum0x156ec1960 .enum2 (2)
   "IO_NONE" 0,
   "IO_WRITE" 1,
   "IO_READ" 2
 ;
L_0x156f72020 .functor AND 1, v0x156f6c360_0, L_0x156f71f50, C4<1>, C4<1>;
L_0x156f721d0 .functor AND 1, v0x156f6c140_0, L_0x156f72130, C4<1>, C4<1>;
L_0x156f72300 .functor OR 1, v0x156f6c360_0, v0x156f6c140_0, C4<0>, C4<0>;
L_0x156f72390 .functor OR 1, v0x156f62b60_0, v0x156f62700_0, C4<0>, C4<0>;
L_0x156f725d0 .functor OR 1, L_0x156f72300, L_0x156f72390, C4<0>, C4<0>;
L_0x156f72ab0 .functor NOT 1, L_0x156f725d0, C4<0>, C4<0>, C4<0>;
L_0x156f72ba0 .functor AND 1, L_0x156f72990, L_0x156f72ab0, C4<1>, C4<1>;
L_0x156f72cd0 .functor BUFZ 1, L_0x156f72d90, C4<0>, C4<0>, C4<0>;
v0x156f60c00_0 .var "SDRAM_A", 10 0;
v0x156f60cb0_0 .var "SDRAM_BA", 1 0;
v0x156f60d60_0 .var "SDRAM_CKE", 0 0;
v0x156f60e10_0 .net "SDRAM_CLK", 0 0, L_0x156f72cd0;  alias, 1 drivers
v0x156f60eb0_0 .net8 "SDRAM_DQ", 31 0, RS_0x1580602b0;  alias, 2 drivers
v0x156f60fa0_0 .var "SDRAM_DQM", 3 0;
v0x156f61050_0 .net "SDRAM_nCAS", 0 0, L_0x156f71d70;  alias, 1 drivers
v0x156f610f0_0 .net "SDRAM_nCS", 0 0, L_0x156f71900;  alias, 1 drivers
v0x156f61190_0 .net "SDRAM_nRAS", 0 0, L_0x156f719c0;  alias, 1 drivers
v0x156f612a0_0 .net "SDRAM_nWE", 0 0, L_0x156f71e10;  alias, 1 drivers
v0x156f61330_0 .net/2u *"_ivl_20", 3 0, v0x156f63080_0;  1 drivers
v0x156f613e0_0 .net *"_ivl_22", 0 0, L_0x156f71f50;  1 drivers
v0x156f61480_0 .net *"_ivl_26", 0 0, L_0x156f72130;  1 drivers
o0x158060460 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x156f61520_0 name=_ivl_37
L_0x1580980a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x156f615d0_0 .net/2u *"_ivl_41", 2 0, L_0x1580980a0;  1 drivers
L_0x1580980e8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x156f61680_0 .net/2u *"_ivl_45", 2 0, L_0x1580980e8;  1 drivers
v0x156f61730_0 .net *"_ivl_47", 0 0, L_0x156f72990;  1 drivers
v0x156f618c0_0 .net *"_ivl_49", 0 0, L_0x156f72ab0;  1 drivers
v0x156f61950_0 .var "active_port", 1 0;
v0x156f619f0_0 .net "clk", 0 0, v0x156f6baa0_0;  1 drivers
L_0x158098058 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x156f61a90_0 .net "concrete_burst_length", 2 0, L_0x158098058;  1 drivers
L_0x158098178 .functor BUFT 1, C4<0001000100000>, C4<0>, C4<0>, C4<0>;
v0x156f61b40_0 .net "configured_mode", 12 0, L_0x158098178;  1 drivers
v0x156f61bf0_0 .var/2u "current_io_operation", 1 0;
v0x156f61ca0_0 .var "delay_counter", 31 0;
v0x156f61d50_0 .var/2u "delay_state", 2 0;
v0x156f61e00_0 .var "dq_output", 0 0;
v0x156f61ea0_0 .net "init_complete", 0 0, L_0x156f72820;  alias, 1 drivers
v0x156f61f40_0 .net "p0_addr", 24 0, L_0x156f72e30;  1 drivers
v0x156f61ff0_0 .net "p0_addr_current", 24 0, L_0x156f724b0;  1 drivers
v0x156f620a0_0 .var "p0_addr_queue", 24 0;
v0x156f62150_0 .net "p0_available", 0 0, L_0x156f72ba0;  alias, 1 drivers
v0x156f621f0_0 .net "p0_byte_en", 3 0, v0x156f6bf90_0;  1 drivers
v0x156f622a0_0 .var "p0_byte_en_queue", 3 0;
v0x156f617e0_0 .net "p0_data", 31 0, v0x156f6c020_0;  1 drivers
v0x156f62530_0 .var "p0_data_queue", 31 0;
v0x156f625c0_0 .var "p0_q", 31 0;
v0x156f62660_0 .var "p0_rd_prev", 0 0;
v0x156f62700_0 .var "p0_rd_queue", 0 0;
v0x156f627a0_0 .net "p0_rd_req", 0 0, v0x156f6c140_0;  1 drivers
v0x156f62840_0 .net "p0_rd_start", 0 0, L_0x156f721d0;  1 drivers
v0x156f628e0_0 .var "p0_ready", 0 0;
v0x156f62980_0 .net "p0_req", 0 0, L_0x156f72300;  1 drivers
v0x156f62a20_0 .net "p0_req_queue", 0 0, L_0x156f72390;  1 drivers
v0x156f62ac0_0 .var "p0_wr_prev", 0 0;
v0x156f62b60_0 .var "p0_wr_queue", 0 0;
v0x156f62c00_0 .net "p0_wr_req", 0 0, v0x156f6c360_0;  1 drivers
v0x156f62ca0_0 .net "p0_wr_start", 0 0, L_0x156f72020;  1 drivers
v0x156f62d40_0 .net "port_req", 0 0, L_0x156f725d0;  1 drivers
v0x156f62de0_0 .var "read_counter", 3 0;
v0x156f62e90_0 .var "refresh_counter", 15 0;
v0x156f62f40_0 .net "reset", 0 0, v0x156f6c510_0;  1 drivers
v0x156f62fe0_0 .net "sdram_clk", 0 0, L_0x156f72d90;  1 drivers
v0x156f63080_0 .var/2u "sdram_command", 3 0;
v0x156f63130_0 .var "sdram_data", 31 0;
v0x156f631e0_0 .var "sdram_dq_reg", 31 0;
v0x156f63290_0 .var/2u "state", 2 0;
E_0x156f5fd10 .event posedge, v0x156f619f0_0;
E_0x156f5fd50 .event posedge, v0x156f62fe0_0;
L_0x156f71900 .part v0x156f63080_0, 3, 1;
L_0x156f719c0 .part v0x156f63080_0, 2, 1;
L_0x156f71d70 .part v0x156f63080_0, 1, 1;
L_0x156f71e10 .part v0x156f63080_0, 0, 1;
L_0x156f71f50 .reduce/nor v0x156f62ac0_0;
L_0x156f72130 .reduce/nor v0x156f62660_0;
L_0x156f724b0 .functor MUXZ 25, L_0x156f72e30, v0x156f620a0_0, L_0x156f72390, C4<>;
L_0x156f726c0 .functor MUXZ 32, o0x158060460, v0x156f63130_0, v0x156f61e00_0, C4<>;
L_0x156f72820 .cmp/ne 3, v0x156f63290_0, L_0x1580980a0;
L_0x156f72990 .cmp/eq 3, v0x156f63290_0, L_0x1580980e8;
S_0x156f5fda0 .scope begin, "$unm_blk_22" "$unm_blk_22" 3 424, 3 424 0, S_0x156f5e8e0;
 .timescale 0 0;
v0x156f5ff10_0 .var "active_port_entries", 44 0;
S_0x156f5ffb0 .scope begin, "$unm_blk_23" "$unm_blk_23" 3 449, 3 449 0, S_0x156f5e8e0;
 .timescale 0 0;
v0x156f60180_0 .var "active_port_entries", 44 0;
S_0x156f60230 .scope begin, "$unm_blk_26" "$unm_blk_26" 3 483, 3 483 0, S_0x156f5e8e0;
 .timescale 0 0;
v0x156f60410_0 .var "expected_count", 3 0;
v0x156f604c0_0 .var "temp", 31 0;
S_0x156f60570 .scope function.vec4.s45, "get_active_port" "get_active_port" 3 261, 3 261 0, S_0x156f5e8e0;
 .timescale 0 0;
; Variable get_active_port is vec4 return value of scope S_0x156f60570
v0x156f607f0_0 .var "selection", 44 0;
TD_sdram32_tb.sdram.get_active_port ;
    %pushi/vec4 0, 0, 9;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x156f607f0_0, 4, 9;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x156f607f0_0, 4, 32;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x156f607f0_0, 4, 4;
    %load/vec4 v0x156f61950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x156f620a0_0;
    %parti/s 9, 0, 2;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x156f607f0_0, 4, 9;
    %load/vec4 v0x156f62530_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x156f607f0_0, 4, 32;
    %load/vec4 v0x156f622a0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x156f607f0_0, 4, 4;
    %jmp T_1.1;
T_1.1 ;
    %pop/vec4 1;
    %load/vec4 v0x156f607f0_0;
    %ret/vec4 0, 0, 45;  Assign to get_active_port (store_vec4_to_lval)
    %disable/flow S_0x156f60570;
    %end;
S_0x156f608a0 .scope task, "set_active_command" "set_active_command" 3 247, 3 247 0, S_0x156f5e8e0;
 .timescale 0 0;
v0x156f60aa0_0 .var "addr", 24 0;
v0x156f60b60_0 .var "port", 1 0;
TD_sdram32_tb.sdram.set_active_command ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x156f63080_0, 0;
    %load/vec4 v0x156f60aa0_0;
    %parti/s 2, 23, 6;
    %assign/vec4 v0x156f60cb0_0, 0;
    %load/vec4 v0x156f60aa0_0;
    %parti/s 14, 9, 5;
    %pad/u 11;
    %assign/vec4 v0x156f60c00_0, 0;
    %load/vec4 v0x156f60b60_0;
    %assign/vec4 v0x156f61950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x156f61ca0_0, 0;
    %end;
S_0x156f63550 .scope module, "sdram0" "mt48lc2m32b2" 4 44, 5 42 0, S_0x156eddbc0;
 .timescale -9 -12;
    .port_info 0 /INOUT 32 "Dq";
    .port_info 1 /INPUT 11 "Addr";
    .port_info 2 /INPUT 2 "Ba";
    .port_info 3 /INPUT 1 "Clk";
    .port_info 4 /INPUT 1 "Cke";
    .port_info 5 /INPUT 1 "Cs_n";
    .port_info 6 /INPUT 1 "Ras_n";
    .port_info 7 /INPUT 1 "Cas_n";
    .port_info 8 /INPUT 1 "We_n";
    .port_info 9 /INPUT 4 "Dqm";
P_0x157033800 .param/l "addr_bits" 0 5 44, +C4<00000000000000000000000000001011>;
P_0x157033840 .param/l "col_bits" 0 5 46, +C4<00000000000000000000000000001000>;
P_0x157033880 .param/l "data_bits" 0 5 45, +C4<00000000000000000000000000100000>;
P_0x1570338c0 .param/l "mem_sizes" 0 5 47, +C4<00000000000001111111111111111111>;
P_0x157033900 .param/real "tAC" 0 5 139, Cr<m5800000000000000gfc4>; value=5.50000
P_0x157033940 .param/real "tAH" 0 5 1070, Cr<m4000000000000000gfc2>; value=1.00000
P_0x157033980 .param/real "tAS" 0 5 1071, Cr<m6000000000000000gfc2>; value=1.50000
P_0x1570339c0 .param/real "tCH" 0 5 1072, Cr<m5000000000000000gfc3>; value=2.50000
P_0x157033a00 .param/real "tCK" 0 5 1074, Cr<m6000000000000000gfc4>; value=6.00000
P_0x157033a40 .param/real "tCKH" 0 5 1077, Cr<m4000000000000000gfc2>; value=1.00000
P_0x157033a80 .param/real "tCKS" 0 5 1078, Cr<m6000000000000000gfc2>; value=1.50000
P_0x157033ac0 .param/real "tCL" 0 5 1073, Cr<m5000000000000000gfc3>; value=2.50000
P_0x157033b00 .param/real "tCMH" 0 5 1079, Cr<m4000000000000000gfc2>; value=1.00000
P_0x157033b40 .param/real "tCMS" 0 5 1080, Cr<m6000000000000000gfc2>; value=1.50000
P_0x157033b80 .param/real "tDH" 0 5 1075, Cr<m4000000000000000gfc2>; value=1.00000
P_0x157033bc0 .param/real "tDS" 0 5 1076, Cr<m6000000000000000gfc2>; value=1.50000
P_0x157033c00 .param/real "tHZ" 0 5 140, Cr<m5800000000000000gfc4>; value=5.50000
P_0x157033c40 .param/real "tMRD" 0 5 142, Cr<m4000000000000000gfc3>; value=2.00000
P_0x157033c80 .param/real "tOH" 0 5 141, Cr<m5000000000000000gfc3>; value=2.50000
P_0x157033cc0 .param/real "tRAS" 0 5 143, Cr<m5400000000000000gfc7>; value=42.0000
P_0x157033d00 .param/real "tRC" 0 5 144, Cr<m7800000000000000gfc7>; value=60.0000
P_0x157033d40 .param/real "tRCD" 0 5 145, Cr<m4800000000000000gfc6>; value=18.0000
P_0x157033d80 .param/real "tRFC" 0 5 146, Cr<m7800000000000000gfc7>; value=60.0000
P_0x157033dc0 .param/real "tRP" 0 5 147, Cr<m4800000000000000gfc6>; value=18.0000
P_0x157033e00 .param/real "tRRD" 0 5 148, Cr<m6000000000000000gfc5>; value=12.0000
P_0x157033e40 .param/real "tWRa" 0 5 149, Cr<m6000000000000000gfc4>; value=6.00000
P_0x157033e80 .param/real "tWRm" 0 5 150, Cr<m6000000000000000gfc5>; value=12.0000
L_0x156f6c850 .functor NOT 1, L_0x156f71900, C4<0>, C4<0>, C4<0>;
L_0x156f6c8e0 .functor NOT 1, L_0x156f719c0, C4<0>, C4<0>, C4<0>;
L_0x156f6c9f0 .functor AND 1, L_0x156f6c850, L_0x156f6c8e0, C4<1>, C4<1>;
L_0x156f6cae0 .functor AND 1, L_0x156f6c9f0, L_0x156f71d70, C4<1>, C4<1>;
L_0x156f6cc30 .functor AND 1, L_0x156f6cae0, L_0x156f71e10, C4<1>, C4<1>;
L_0x156f6cd70 .functor NOT 1, L_0x156f71900, C4<0>, C4<0>, C4<0>;
L_0x156f6ce60 .functor NOT 1, L_0x156f719c0, C4<0>, C4<0>, C4<0>;
L_0x156f6ced0 .functor AND 1, L_0x156f6cd70, L_0x156f6ce60, C4<1>, C4<1>;
L_0x156f6cfc0 .functor NOT 1, L_0x156f71d70, C4<0>, C4<0>, C4<0>;
L_0x156f6d080 .functor AND 1, L_0x156f6ced0, L_0x156f6cfc0, C4<1>, C4<1>;
L_0x156f6d130 .functor AND 1, L_0x156f6d080, L_0x156f71e10, C4<1>, C4<1>;
L_0x156f6d240 .functor NOT 1, L_0x156f71900, C4<0>, C4<0>, C4<0>;
L_0x156f6d2b0 .functor AND 1, L_0x156f6d240, L_0x156f719c0, C4<1>, C4<1>;
L_0x156f6d3d0 .functor AND 1, L_0x156f6d2b0, L_0x156f71d70, C4<1>, C4<1>;
L_0x156f6d460 .functor NOT 1, L_0x156f71e10, C4<0>, C4<0>, C4<0>;
L_0x156f6d360 .functor AND 1, L_0x156f6d3d0, L_0x156f6d460, C4<1>, C4<1>;
L_0x156f6d5f0 .functor NOT 1, L_0x156f71900, C4<0>, C4<0>, C4<0>;
L_0x156f6d6f0 .functor NOT 1, L_0x156f719c0, C4<0>, C4<0>, C4<0>;
L_0x156f6d4d0 .functor AND 1, L_0x156f6d5f0, L_0x156f6d6f0, C4<1>, C4<1>;
L_0x156f6d8c0 .functor NOT 1, L_0x156f71d70, C4<0>, C4<0>, C4<0>;
L_0x156f6d660 .functor AND 1, L_0x156f6d4d0, L_0x156f6d8c0, C4<1>, C4<1>;
L_0x156f6da60 .functor NOT 1, L_0x156f71e10, C4<0>, C4<0>, C4<0>;
L_0x156f6d820 .functor AND 1, L_0x156f6d660, L_0x156f6da60, C4<1>, C4<1>;
L_0x156f6dc10 .functor NOT 1, L_0x156f71900, C4<0>, C4<0>, C4<0>;
L_0x156f6d9b0 .functor NOT 1, L_0x156f719c0, C4<0>, C4<0>, C4<0>;
L_0x156f6c970 .functor AND 1, L_0x156f6dc10, L_0x156f6d9b0, C4<1>, C4<1>;
L_0x156f6de50 .functor AND 1, L_0x156f6c970, L_0x156f71d70, C4<1>, C4<1>;
L_0x156f6cbb0 .functor NOT 1, L_0x156f71e10, C4<0>, C4<0>, C4<0>;
L_0x156f6dd80 .functor AND 1, L_0x156f6de50, L_0x156f6cbb0, C4<1>, C4<1>;
L_0x156f6e290 .functor NOT 1, L_0x156f71900, C4<0>, C4<0>, C4<0>;
L_0x156f6dfc0 .functor AND 1, L_0x156f6e290, L_0x156f719c0, C4<1>, C4<1>;
L_0x156f6cde0 .functor NOT 1, L_0x156f71d70, C4<0>, C4<0>, C4<0>;
L_0x156f6e1a0 .functor AND 1, L_0x156f6dfc0, L_0x156f6cde0, C4<1>, C4<1>;
L_0x156f6e400 .functor AND 1, L_0x156f6e1a0, L_0x156f71e10, C4<1>, C4<1>;
L_0x156f6e650 .functor NOT 1, L_0x156f71900, C4<0>, C4<0>, C4<0>;
L_0x156f6e540 .functor AND 1, L_0x156f6e650, L_0x156f719c0, C4<1>, C4<1>;
L_0x156f6e7e0 .functor NOT 1, L_0x156f71d70, C4<0>, C4<0>, C4<0>;
L_0x156f6e6c0 .functor AND 1, L_0x156f6e540, L_0x156f6e7e0, C4<1>, C4<1>;
L_0x156f6e770 .functor NOT 1, L_0x156f71e10, C4<0>, C4<0>, C4<0>;
L_0x156f6e990 .functor AND 1, L_0x156f6e6c0, L_0x156f6e770, C4<1>, C4<1>;
L_0x156f6eb40 .functor NOT 1, L_0x156f6eaa0, C4<0>, C4<0>, C4<0>;
L_0x156f6ed60 .functor NOT 1, L_0x156f6e850, C4<0>, C4<0>, C4<0>;
L_0x156f6edd0 .functor AND 1, L_0x156f6eb40, L_0x156f6ed60, C4<1>, C4<1>;
L_0x156f6ecb0 .functor NOT 1, L_0x156f6ec10, C4<0>, C4<0>, C4<0>;
L_0x156f6f060 .functor AND 1, L_0x156f6edd0, L_0x156f6ecb0, C4<1>, C4<1>;
L_0x156f6f2c0 .functor NOT 1, L_0x156f6eec0, C4<0>, C4<0>, C4<0>;
L_0x156f6f3d0 .functor NOT 1, L_0x156f6f330, C4<0>, C4<0>, C4<0>;
L_0x156f6f150 .functor AND 1, L_0x156f6f2c0, L_0x156f6f3d0, C4<1>, C4<1>;
L_0x156f6f6a0 .functor AND 1, L_0x156f6f150, L_0x156f6f600, C4<1>, C4<1>;
L_0x156f6f520 .functor NOT 1, L_0x156f6f480, C4<0>, C4<0>, C4<0>;
L_0x156f6fa80 .functor AND 1, L_0x156f6f520, L_0x156f6f8e0, C4<1>, C4<1>;
L_0x156f6f840 .functor NOT 1, L_0x156f6f750, C4<0>, C4<0>, C4<0>;
L_0x156f6fcb0 .functor AND 1, L_0x156f6fa80, L_0x156f6f840, C4<1>, C4<1>;
L_0x156f6fb90 .functor NOT 1, L_0x156f6faf0, C4<0>, C4<0>, C4<0>;
L_0x156f70050 .functor AND 1, L_0x156f6fb90, L_0x156f6ff50, C4<1>, C4<1>;
L_0x156f6fe40 .functor AND 1, L_0x156f70050, L_0x156f6fda0, C4<1>, C4<1>;
L_0x156f70470 .functor AND 1, L_0x156f702c0, L_0x156f703d0, C4<1>, C4<1>;
L_0x156f70360 .functor AND 1, L_0x156f70470, L_0x156f70100, C4<1>, C4<1>;
L_0x156f6f980 .functor NOT 1, L_0x156f70730, C4<0>, C4<0>, C4<0>;
L_0x156f70690 .functor NOT 1, L_0x156f70560, C4<0>, C4<0>, C4<0>;
L_0x156f701a0 .functor AND 1, L_0x156f6f980, L_0x156f70690, C4<1>, C4<1>;
L_0x156f70a70 .functor AND 1, L_0x156f701a0, L_0x156f709d0, C4<1>, C4<1>;
L_0x156f70f60 .functor NOT 1, L_0x156f70e20, C4<0>, C4<0>, C4<0>;
L_0x156f70cd0 .functor AND 1, L_0x156f70f60, L_0x156f70c30, C4<1>, C4<1>;
L_0x156f71320 .functor NOT 1, L_0x156f711d0, C4<0>, C4<0>, C4<0>;
L_0x156f70ec0 .functor AND 1, L_0x156f70cd0, L_0x156f71320, C4<1>, C4<1>;
L_0x156f710f0 .functor NOT 1, L_0x156f71050, C4<0>, C4<0>, C4<0>;
L_0x156f71160 .functor AND 1, L_0x156f710f0, L_0x156f715b0, C4<1>, C4<1>;
L_0x156f717f0 .functor AND 1, L_0x156f71160, L_0x156f71750, C4<1>, C4<1>;
L_0x156f71500 .functor AND 1, v0x156f67a20_0, v0x156f65e90_0, C4<1>, C4<1>;
v0x156f641b0 .array "A10_precharge", 3 0, 0 0;
v0x156f64240_0 .var "Act_b0", 0 0;
v0x156f642d0_0 .var "Act_b1", 0 0;
v0x156f64380_0 .var "Act_b2", 0 0;
v0x156f64420_0 .var "Act_b3", 0 0;
v0x156f64500_0 .net "Active_enable", 0 0, L_0x156f6cc30;  1 drivers
v0x156f645a0_0 .net "Addr", 10 0, v0x156f60c00_0;  alias, 1 drivers
v0x156f64640_0 .net "Aref_enable", 0 0, L_0x156f6d130;  1 drivers
v0x156f646d0 .array "Auto_precharge", 3 0, 0 0;
v0x156f647e0_0 .var "B0_row_addr", 10 0;
v0x156f64890_0 .var "B1_row_addr", 10 0;
v0x156f64940_0 .var "B2_row_addr", 10 0;
v0x156f649f0_0 .var "B3_row_addr", 10 0;
v0x156f64aa0_0 .net "Ba", 1 0, v0x156f60cb0_0;  alias, 1 drivers
v0x156f64b60_0 .var "Bank", 1 0;
v0x156f64bf0 .array "Bank0", 524287 0, 31 0;
v0x156f64c80 .array "Bank1", 524287 0, 31 0;
v0x156f64e10 .array "Bank2", 524287 0, 31 0;
v0x156f64ea0 .array "Bank3", 524287 0, 31 0;
v0x156f64f40 .array "Bank_addr", 3 0, 1 0;
v0x156f64fe0 .array "Bank_precharge", 3 0, 1 0;
v0x156f65080_0 .var "Burst_counter", 7 0;
v0x156f65130_0 .net "Burst_length_1", 0 0, L_0x156f6f060;  1 drivers
v0x156f651d0_0 .net "Burst_length_2", 0 0, L_0x156f6f6a0;  1 drivers
v0x156f65270_0 .net "Burst_length_4", 0 0, L_0x156f6fcb0;  1 drivers
v0x156f65310_0 .net "Burst_length_8", 0 0, L_0x156f6fe40;  1 drivers
v0x156f653b0_0 .net "Burst_length_f", 0 0, L_0x156f70360;  1 drivers
v0x156f65450_0 .net "Burst_term", 0 0, L_0x156f6d360;  1 drivers
v0x156f654f0_0 .net "Cas_latency_1", 0 0, L_0x156f70a70;  1 drivers
v0x156f65590_0 .net "Cas_latency_2", 0 0, L_0x156f70ec0;  1 drivers
v0x156f65630_0 .net "Cas_latency_3", 0 0, L_0x156f717f0;  1 drivers
v0x156f656d0_0 .net "Cas_n", 0 0, L_0x156f71d70;  alias, 1 drivers
v0x156f65780_0 .net "Cke", 0 0, v0x156f60d60_0;  alias, 1 drivers
v0x156f64d10_0 .var "CkeZ", 0 0;
v0x156f65a10_0 .net "Clk", 0 0, L_0x156f72cd0;  alias, 1 drivers
v0x156f65aa0_0 .var "Col", 7 0;
v0x156f65b30 .array "Col_addr", 3 0, 7 0;
v0x156f65bc0_0 .var "Col_brst", 7 0;
v0x156f65c50_0 .var "Col_temp", 7 0;
v0x156f65ce0 .array "Command", 3 0, 3 0;
v0x156f65d70 .array/i "Count_precharge", 3 0, 31 0;
v0x156f65e00_0 .net "Cs_n", 0 0, L_0x156f71900;  alias, 1 drivers
v0x156f65e90_0 .var "Data_in_enable", 0 0;
v0x156f65f20_0 .var "Data_out_enable", 0 0;
L_0x158098010 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x156f65fb0_0 .net "Debug", 0 0, L_0x158098010;  1 drivers
v0x156f66040_0 .net8 "Dq", 31 0, RS_0x1580602b0;  alias, 2 drivers
v0x156f66100_0 .net "Dq_chk", 0 0, L_0x156f71500;  1 drivers
v0x156f66190_0 .var "Dq_dqm", 31 0;
v0x156f66240_0 .var "Dq_reg", 31 0;
v0x156f662f0_0 .net "Dqm", 3 0, v0x156f60fa0_0;  alias, 1 drivers
v0x156f663b0_0 .var "Dqm_reg0", 3 0;
v0x156f66450_0 .var "Dqm_reg1", 3 0;
v0x156f66500_0 .var "MRD_chk", 63 0;
v0x156f665b0_0 .var "Mode_reg", 10 0;
v0x156f66660_0 .net "Mode_reg_enable", 0 0, L_0x156f6d820;  1 drivers
v0x156f66700_0 .var "Pc_b0", 0 0;
v0x156f667a0_0 .var "Pc_b1", 0 0;
v0x156f66840_0 .var "Pc_b2", 0 0;
v0x156f668e0_0 .var "Pc_b3", 0 0;
v0x156f66980_0 .net "Prech_enable", 0 0, L_0x156f6dd80;  1 drivers
v0x156f66a20_0 .var "Prev_bank", 1 0;
v0x156f66ad0_0 .var "RAS_chk0", 63 0;
v0x156f66b80_0 .var "RAS_chk1", 63 0;
v0x156f66c30_0 .var "RAS_chk2", 63 0;
v0x156f66ce0_0 .var "RAS_chk3", 63 0;
v0x156f65830_0 .var "RCD_chk0", 63 0;
v0x156f658e0_0 .var "RCD_chk1", 63 0;
v0x156f66d70_0 .var "RCD_chk2", 63 0;
v0x156f66e00_0 .var "RCD_chk3", 63 0;
v0x156f66e90_0 .var "RC_chk0", 63 0;
v0x156f66f20_0 .var "RC_chk1", 63 0;
v0x156f66fb0_0 .var "RC_chk2", 63 0;
v0x156f67060_0 .var "RC_chk3", 63 0;
v0x156f67110_0 .var "RFC_chk", 63 0;
v0x156f671c0_0 .var "RP_chk0", 63 0;
v0x156f67270_0 .var "RP_chk1", 63 0;
v0x156f67320_0 .var "RP_chk2", 63 0;
v0x156f673d0_0 .var "RP_chk3", 63 0;
v0x156f67480_0 .var "RRD_chk", 63 0;
v0x156f67530_0 .var "RW_interrupt_bank", 1 0;
v0x156f675e0 .array/i "RW_interrupt_counter", 3 0, 31 0;
v0x156f67680 .array "RW_interrupt_read", 3 0, 0 0;
v0x156f67710 .array "RW_interrupt_write", 3 0, 0 0;
v0x156f677a0_0 .net "Ras_n", 0 0, L_0x156f719c0;  alias, 1 drivers
v0x156f67850_0 .net "Read_enable", 0 0, L_0x156f6e400;  1 drivers
v0x156f678e0 .array "Read_precharge", 3 0, 0 0;
v0x156f67970_0 .var "Row", 10 0;
v0x156f67a20_0 .var "Sys_clk", 0 0;
v0x156f67ac0 .array "WR_chkm", 3 0, 63 0;
v0x156f67b60_0 .net "We_n", 0 0, L_0x156f71e10;  alias, 1 drivers
v0x156f67c10_0 .net "Write_burst_mode", 0 0, L_0x156f71390;  1 drivers
v0x156f67ca0_0 .net "Write_enable", 0 0, L_0x156f6e990;  1 drivers
v0x156f67d40 .array "Write_precharge", 3 0, 0 0;
v0x156f67dd0_0 .net *"_ivl_0", 0 0, L_0x156f6c850;  1 drivers
v0x156f67e80_0 .net *"_ivl_10", 0 0, L_0x156f6cd70;  1 drivers
v0x156f67f30_0 .net *"_ivl_101", 0 0, L_0x156f6f330;  1 drivers
v0x156f67fe0_0 .net *"_ivl_102", 0 0, L_0x156f6f3d0;  1 drivers
v0x156f68090_0 .net *"_ivl_104", 0 0, L_0x156f6f150;  1 drivers
v0x156f68140_0 .net *"_ivl_107", 0 0, L_0x156f6f600;  1 drivers
v0x156f681f0_0 .net *"_ivl_111", 0 0, L_0x156f6f480;  1 drivers
v0x156f682a0_0 .net *"_ivl_112", 0 0, L_0x156f6f520;  1 drivers
v0x156f68350_0 .net *"_ivl_115", 0 0, L_0x156f6f8e0;  1 drivers
v0x156f68400_0 .net *"_ivl_116", 0 0, L_0x156f6fa80;  1 drivers
v0x156f684b0_0 .net *"_ivl_119", 0 0, L_0x156f6f750;  1 drivers
v0x156f68560_0 .net *"_ivl_12", 0 0, L_0x156f6ce60;  1 drivers
v0x156f68610_0 .net *"_ivl_120", 0 0, L_0x156f6f840;  1 drivers
v0x156f686c0_0 .net *"_ivl_125", 0 0, L_0x156f6faf0;  1 drivers
v0x156f68770_0 .net *"_ivl_126", 0 0, L_0x156f6fb90;  1 drivers
v0x156f68820_0 .net *"_ivl_129", 0 0, L_0x156f6ff50;  1 drivers
v0x156f688d0_0 .net *"_ivl_130", 0 0, L_0x156f70050;  1 drivers
v0x156f68980_0 .net *"_ivl_133", 0 0, L_0x156f6fda0;  1 drivers
v0x156f68a30_0 .net *"_ivl_137", 0 0, L_0x156f702c0;  1 drivers
v0x156f68ae0_0 .net *"_ivl_139", 0 0, L_0x156f703d0;  1 drivers
v0x156f68b90_0 .net *"_ivl_14", 0 0, L_0x156f6ced0;  1 drivers
v0x156f68c40_0 .net *"_ivl_140", 0 0, L_0x156f70470;  1 drivers
v0x156f68cf0_0 .net *"_ivl_143", 0 0, L_0x156f70100;  1 drivers
v0x156f68da0_0 .net *"_ivl_147", 0 0, L_0x156f70730;  1 drivers
v0x156f68e50_0 .net *"_ivl_148", 0 0, L_0x156f6f980;  1 drivers
v0x156f68f00_0 .net *"_ivl_151", 0 0, L_0x156f70560;  1 drivers
v0x156f68fb0_0 .net *"_ivl_152", 0 0, L_0x156f70690;  1 drivers
v0x156f69060_0 .net *"_ivl_154", 0 0, L_0x156f701a0;  1 drivers
v0x156f69110_0 .net *"_ivl_157", 0 0, L_0x156f709d0;  1 drivers
v0x156f691c0_0 .net *"_ivl_16", 0 0, L_0x156f6cfc0;  1 drivers
v0x156f69270_0 .net *"_ivl_161", 0 0, L_0x156f70e20;  1 drivers
v0x156f69320_0 .net *"_ivl_162", 0 0, L_0x156f70f60;  1 drivers
v0x156f693d0_0 .net *"_ivl_165", 0 0, L_0x156f70c30;  1 drivers
v0x156f69480_0 .net *"_ivl_166", 0 0, L_0x156f70cd0;  1 drivers
v0x156f69530_0 .net *"_ivl_169", 0 0, L_0x156f711d0;  1 drivers
v0x156f695e0_0 .net *"_ivl_170", 0 0, L_0x156f71320;  1 drivers
v0x156f69690_0 .net *"_ivl_175", 0 0, L_0x156f71050;  1 drivers
v0x156f69740_0 .net *"_ivl_176", 0 0, L_0x156f710f0;  1 drivers
v0x156f697f0_0 .net *"_ivl_179", 0 0, L_0x156f715b0;  1 drivers
v0x156f698a0_0 .net *"_ivl_18", 0 0, L_0x156f6d080;  1 drivers
v0x156f69950_0 .net *"_ivl_180", 0 0, L_0x156f71160;  1 drivers
v0x156f69a00_0 .net *"_ivl_183", 0 0, L_0x156f71750;  1 drivers
v0x156f69ab0_0 .var *"_ivl_198", 31 0; Local signal
v0x156f69b60_0 .var *"_ivl_199", 31 0; Local signal
v0x156f69c10_0 .net *"_ivl_2", 0 0, L_0x156f6c8e0;  1 drivers
v0x156f69cc0_0 .net *"_ivl_22", 0 0, L_0x156f6d240;  1 drivers
v0x156f69d70_0 .net *"_ivl_24", 0 0, L_0x156f6d2b0;  1 drivers
v0x156f69e20_0 .net *"_ivl_26", 0 0, L_0x156f6d3d0;  1 drivers
v0x156f69ed0_0 .net *"_ivl_28", 0 0, L_0x156f6d460;  1 drivers
v0x156f69f80_0 .net *"_ivl_32", 0 0, L_0x156f6d5f0;  1 drivers
v0x156f6a030_0 .net *"_ivl_34", 0 0, L_0x156f6d6f0;  1 drivers
v0x156f6a0e0_0 .net *"_ivl_36", 0 0, L_0x156f6d4d0;  1 drivers
v0x156f6a190_0 .net *"_ivl_38", 0 0, L_0x156f6d8c0;  1 drivers
v0x156f6a240_0 .net *"_ivl_4", 0 0, L_0x156f6c9f0;  1 drivers
v0x156f6a2f0_0 .net *"_ivl_40", 0 0, L_0x156f6d660;  1 drivers
v0x156f6a3a0_0 .net *"_ivl_42", 0 0, L_0x156f6da60;  1 drivers
v0x156f6a450_0 .net *"_ivl_46", 0 0, L_0x156f6dc10;  1 drivers
v0x156f6a500_0 .net *"_ivl_48", 0 0, L_0x156f6d9b0;  1 drivers
v0x156f6a5b0_0 .net *"_ivl_50", 0 0, L_0x156f6c970;  1 drivers
v0x156f6a660_0 .net *"_ivl_52", 0 0, L_0x156f6de50;  1 drivers
v0x156f6a710_0 .net *"_ivl_54", 0 0, L_0x156f6cbb0;  1 drivers
v0x156f6a7c0_0 .net *"_ivl_58", 0 0, L_0x156f6e290;  1 drivers
v0x156f6a870_0 .net *"_ivl_6", 0 0, L_0x156f6cae0;  1 drivers
v0x156f6a920_0 .net *"_ivl_60", 0 0, L_0x156f6dfc0;  1 drivers
v0x156f6a9d0_0 .net *"_ivl_62", 0 0, L_0x156f6cde0;  1 drivers
v0x156f6aa80_0 .net *"_ivl_64", 0 0, L_0x156f6e1a0;  1 drivers
v0x156f6ab30_0 .net *"_ivl_68", 0 0, L_0x156f6e650;  1 drivers
v0x156f6abe0_0 .net *"_ivl_70", 0 0, L_0x156f6e540;  1 drivers
v0x156f6ac90_0 .net *"_ivl_72", 0 0, L_0x156f6e7e0;  1 drivers
v0x156f6ad40_0 .net *"_ivl_74", 0 0, L_0x156f6e6c0;  1 drivers
v0x156f6adf0_0 .net *"_ivl_76", 0 0, L_0x156f6e770;  1 drivers
v0x156f6aea0_0 .net *"_ivl_81", 0 0, L_0x156f6eaa0;  1 drivers
v0x156f6af50_0 .net *"_ivl_82", 0 0, L_0x156f6eb40;  1 drivers
v0x156f6b000_0 .net *"_ivl_85", 0 0, L_0x156f6e850;  1 drivers
v0x156f6b0b0_0 .net *"_ivl_86", 0 0, L_0x156f6ed60;  1 drivers
v0x156f6b160_0 .net *"_ivl_88", 0 0, L_0x156f6edd0;  1 drivers
v0x156f6b210_0 .net *"_ivl_91", 0 0, L_0x156f6ec10;  1 drivers
v0x156f6b2c0_0 .net *"_ivl_92", 0 0, L_0x156f6ecb0;  1 drivers
v0x156f6b370_0 .net *"_ivl_97", 0 0, L_0x156f6eec0;  1 drivers
v0x156f6b420_0 .net *"_ivl_98", 0 0, L_0x156f6f2c0;  1 drivers
E_0x156f63f50 .event posedge, v0x156f67a20_0;
E_0x156f63f90 .event negedge, v0x156f60e10_0;
E_0x156f63fe0 .event posedge, v0x156f60e10_0;
L_0x156f6eaa0 .part v0x156f665b0_0, 2, 1;
L_0x156f6e850 .part v0x156f665b0_0, 1, 1;
L_0x156f6ec10 .part v0x156f665b0_0, 0, 1;
L_0x156f6eec0 .part v0x156f665b0_0, 2, 1;
L_0x156f6f330 .part v0x156f665b0_0, 1, 1;
L_0x156f6f600 .part v0x156f665b0_0, 0, 1;
L_0x156f6f480 .part v0x156f665b0_0, 2, 1;
L_0x156f6f8e0 .part v0x156f665b0_0, 1, 1;
L_0x156f6f750 .part v0x156f665b0_0, 0, 1;
L_0x156f6faf0 .part v0x156f665b0_0, 2, 1;
L_0x156f6ff50 .part v0x156f665b0_0, 1, 1;
L_0x156f6fda0 .part v0x156f665b0_0, 0, 1;
L_0x156f702c0 .part v0x156f665b0_0, 2, 1;
L_0x156f703d0 .part v0x156f665b0_0, 1, 1;
L_0x156f70100 .part v0x156f665b0_0, 0, 1;
L_0x156f70730 .part v0x156f665b0_0, 6, 1;
L_0x156f70560 .part v0x156f665b0_0, 5, 1;
L_0x156f709d0 .part v0x156f665b0_0, 4, 1;
L_0x156f70e20 .part v0x156f665b0_0, 6, 1;
L_0x156f70c30 .part v0x156f665b0_0, 5, 1;
L_0x156f711d0 .part v0x156f665b0_0, 4, 1;
L_0x156f71050 .part v0x156f665b0_0, 6, 1;
L_0x156f715b0 .part v0x156f665b0_0, 5, 1;
L_0x156f71750 .part v0x156f665b0_0, 4, 1;
L_0x156f71390 .part v0x156f665b0_0, 9, 1;
S_0x156f64040 .scope task, "Burst_decode" "Burst_decode" 5 1012, 5 1012 0, S_0x156f63550;
 .timescale -9 -12;
TD_sdram32_tb.sdram0.Burst_decode ;
    %load/vec4 v0x156f65080_0;
    %addi 1, 0, 8;
    %store/vec4 v0x156f65080_0, 0, 8;
    %load/vec4 v0x156f665b0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x156f65aa0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x156f65c50_0, 0, 8;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x156f665b0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x156f65080_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x156f65bc0_0;
    %parti/s 1, 2, 3;
    %xor;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x156f65c50_0, 4, 1;
    %load/vec4 v0x156f65080_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x156f65bc0_0;
    %parti/s 1, 1, 2;
    %xor;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x156f65c50_0, 4, 1;
    %load/vec4 v0x156f65080_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x156f65bc0_0;
    %parti/s 1, 0, 2;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x156f65c50_0, 4, 1;
T_3.4 ;
T_3.3 ;
    %load/vec4 v0x156f651d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x156f65c50_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x156f65aa0_0, 4, 1;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x156f65270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %load/vec4 v0x156f65c50_0;
    %parti/s 2, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x156f65aa0_0, 4, 2;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0x156f65310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %load/vec4 v0x156f65c50_0;
    %parti/s 3, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x156f65aa0_0, 4, 3;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x156f65c50_0;
    %store/vec4 v0x156f65aa0_0, 0, 8;
T_3.11 ;
T_3.9 ;
T_3.7 ;
    %load/vec4 v0x156f67c10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.12, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f65e90_0, 0, 1;
T_3.12 ;
    %load/vec4 v0x156f65130_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.14, 4;
    %load/vec4 v0x156f65080_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.16, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f65e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f65f20_0, 0, 1;
T_3.16 ;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0x156f651d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.18, 4;
    %load/vec4 v0x156f65080_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.20, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f65e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f65f20_0, 0, 1;
T_3.20 ;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v0x156f65270_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.22, 4;
    %load/vec4 v0x156f65080_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.24, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f65e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f65f20_0, 0, 1;
T_3.24 ;
    %jmp T_3.23;
T_3.22 ;
    %load/vec4 v0x156f65310_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.26, 4;
    %load/vec4 v0x156f65080_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.28, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f65e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f65f20_0, 0, 1;
T_3.28 ;
T_3.26 ;
T_3.23 ;
T_3.19 ;
T_3.15 ;
    %end;
    .scope S_0x156f63550;
T_4 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x156f66240_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f65e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f65f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x156f64240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x156f642d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x156f64380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x156f64420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f66700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f667a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f66840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f668e0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f67ac0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f67ac0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f67ac0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f67ac0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f67680, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f67680, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f67680, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f67680, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f67710, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f67710, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f67710, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f67710, 4, 0;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x156f66500_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x156f67110_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x156f67480_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x156f66ad0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x156f66b80_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x156f66c30_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x156f66ce0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x156f65830_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x156f658e0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x156f66d70_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x156f66e00_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x156f66e90_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x156f66f20_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x156f66fb0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x156f67060_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x156f671c0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x156f67270_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x156f67320_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x156f673d0_0, 0, 64;
    %vpi_call/w 5 174 "$timeformat", 32'sb11111111111111111111111111110111, 32'sb00000000000000000000000000000001, " ns", 32'sb00000000000000000000000000001100 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x156f63550;
T_5 ;
    %wait E_0x156f63fe0;
    %load/vec4 v0x156f64d10_0;
    %store/vec4 v0x156f67a20_0, 0, 1;
    %load/vec4 v0x156f65780_0;
    %store/vec4 v0x156f64d10_0, 0, 1;
    %wait E_0x156f63f90;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f67a20_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x156f63550;
T_6 ;
    %wait E_0x156f63f50;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f65ce0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f65ce0, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f65ce0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f65ce0, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f65ce0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f65ce0, 4, 0;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f65ce0, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f65b30, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f65b30, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f65b30, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f65b30, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f65b30, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f65b30, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f65b30, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f64f40, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f64f40, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f64f40, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f64f40, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f64f40, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f64f40, 4, 0;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f64f40, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f64fe0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f64fe0, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f64fe0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f64fe0, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f64fe0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f64fe0, 4, 0;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f64fe0, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f641b0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f641b0, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f641b0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f641b0, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f641b0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f641b0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f641b0, 4, 0;
    %load/vec4 v0x156f66450_0;
    %store/vec4 v0x156f663b0_0, 0, 4;
    %load/vec4 v0x156f662f0_0;
    %store/vec4 v0x156f66450_0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f646d0, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f65d70, 4;
    %addi 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f65d70, 4, 0;
T_6.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f646d0, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.2, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f65d70, 4;
    %addi 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f65d70, 4, 0;
T_6.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f646d0, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.4, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f65d70, 4;
    %addi 1, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f65d70, 4, 0;
T_6.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f646d0, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.6, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f65d70, 4;
    %addi 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f65d70, 4, 0;
T_6.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f67710, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.8, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f675e0, 4;
    %addi 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f675e0, 4, 0;
T_6.8 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f67710, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.10, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f675e0, 4;
    %addi 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f675e0, 4, 0;
T_6.10 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f67710, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.12, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f675e0, 4;
    %addi 1, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f675e0, 4, 0;
T_6.12 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f67710, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.14, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f675e0, 4;
    %addi 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f675e0, 4, 0;
T_6.14 ;
    %load/vec4 v0x156f66500_0;
    %addi 1, 0, 64;
    %store/vec4 v0x156f66500_0, 0, 64;
    %load/vec4 v0x156f64640_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.16, 6;
    %load/vec4 v0x156f65fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.18, 8;
    %vpi_call/w 5 253 "$display", "%m : at time %t AREF : Auto Refresh", $time {0 0 0};
T_6.18 ;
    %vpi_func 5 257 "$time" 64 {0 0 0};
    %load/vec4 v0x156f67110_0;
    %sub;
    %cvt/rv;
    %pushi/real 2013265920, 4071; load=60.0000
    %cmp/wr;
    %jmp/0xz  T_6.20, 5;
    %vpi_call/w 5 258 "$display", "%m : at time %t ERROR: tRFC violation during Auto Refresh", $time {0 0 0};
T_6.20 ;
    %vpi_func 5 262 "$time" 64 {0 0 0};
    %load/vec4 v0x156f671c0_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %jmp/1 T_6.26, 5;
    %flag_mov 8, 5;
    %vpi_func 5 262 "$time" 64 {0 0 0};
    %load/vec4 v0x156f67270_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_or 5, 8;
T_6.26;
    %jmp/1 T_6.25, 5;
    %flag_mov 8, 5;
    %vpi_func 5 263 "$time" 64 {0 0 0};
    %load/vec4 v0x156f67320_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_or 5, 8;
T_6.25;
    %jmp/1 T_6.24, 5;
    %flag_mov 8, 5;
    %vpi_func 5 263 "$time" 64 {0 0 0};
    %load/vec4 v0x156f673d0_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_or 5, 8;
T_6.24;
    %jmp/0xz  T_6.22, 5;
    %vpi_call/w 5 264 "$display", "%m : at time %t ERROR: tRP violation during Auto Refresh", $time {0 0 0};
T_6.22 ;
    %load/vec4 v0x156f66700_0;
    %cmpi/e 0, 0, 1;
    %jmp/1 T_6.31, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x156f667a0_0;
    %cmpi/e 0, 0, 1;
    %flag_or 6, 8;
T_6.31;
    %jmp/1 T_6.30, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x156f66840_0;
    %cmpi/e 0, 0, 1;
    %flag_or 6, 8;
T_6.30;
    %jmp/1 T_6.29, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x156f668e0_0;
    %cmpi/e 0, 0, 1;
    %flag_or 6, 8;
T_6.29;
    %jmp/0xz  T_6.27, 6;
    %vpi_call/w 5 269 "$display", "%m : at time %t ERROR: All banks must be Precharge before Auto Refresh", $time {0 0 0};
T_6.27 ;
    %load/vec4 v0x156f66500_0;
    %cvt/rv;
    %pushi/real 1073741824, 4067; load=2.00000
    %cmp/wr;
    %jmp/0xz  T_6.32, 5;
    %vpi_call/w 5 274 "$display", "%m : at time %t ERROR: tMRD violation during Auto Refresh", $time {0 0 0};
T_6.32 ;
    %vpi_func 5 278 "$time" 64 {0 0 0};
    %store/vec4 v0x156f67110_0, 0, 64;
T_6.16 ;
    %load/vec4 v0x156f66660_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.34, 6;
    %load/vec4 v0x156f645a0_0;
    %store/vec4 v0x156f665b0_0, 0, 11;
    %load/vec4 v0x156f65fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.36, 8;
    %vpi_call/w 5 288 "$display", "%m : at time %t LMR  : Load Mode Register", $time {0 0 0};
    %load/vec4 v0x156f645a0_0;
    %parti/s 3, 4, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.38, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.39, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.40, 6;
    %vpi_call/w 5 294 "$display", "%m :                             CAS Latency      = Reserved" {0 0 0};
    %jmp T_6.42;
T_6.38 ;
    %vpi_call/w 5 291 "$display", "%m :                             CAS Latency      = 1" {0 0 0};
    %jmp T_6.42;
T_6.39 ;
    %vpi_call/w 5 292 "$display", "%m :                             CAS Latency      = 2" {0 0 0};
    %jmp T_6.42;
T_6.40 ;
    %vpi_call/w 5 293 "$display", "%m :                             CAS Latency      = 3" {0 0 0};
    %jmp T_6.42;
T_6.42 ;
    %pop/vec4 1;
    %load/vec4 v0x156f645a0_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.43, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.45, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.46, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.47, 6;
    %vpi_call/w 5 304 "$display", "%m :                             Burst Length     = Reserved" {0 0 0};
    %jmp T_6.49;
T_6.43 ;
    %vpi_call/w 5 299 "$display", "%m :                             Burst Length     = 1" {0 0 0};
    %jmp T_6.49;
T_6.44 ;
    %vpi_call/w 5 300 "$display", "%m :                             Burst Length     = 2" {0 0 0};
    %jmp T_6.49;
T_6.45 ;
    %vpi_call/w 5 301 "$display", "%m :                             Burst Length     = 4" {0 0 0};
    %jmp T_6.49;
T_6.46 ;
    %vpi_call/w 5 302 "$display", "%m :                             Burst Length     = 8" {0 0 0};
    %jmp T_6.49;
T_6.47 ;
    %vpi_call/w 5 303 "$display", "%m :                             Burst Length     = Full" {0 0 0};
    %jmp T_6.49;
T_6.49 ;
    %pop/vec4 1;
    %load/vec4 v0x156f645a0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.50, 6;
    %vpi_call/w 5 309 "$display", "%m :                             Burst Type       = Sequential" {0 0 0};
    %jmp T_6.51;
T_6.50 ;
    %load/vec4 v0x156f645a0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.52, 6;
    %vpi_call/w 5 311 "$display", "%m :                             Burst Type       = Interleaved" {0 0 0};
    %jmp T_6.53;
T_6.52 ;
    %vpi_call/w 5 313 "$display", "%m :                             Burst Type       = Reserved" {0 0 0};
T_6.53 ;
T_6.51 ;
    %load/vec4 v0x156f645a0_0;
    %parti/s 1, 9, 5;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.54, 6;
    %vpi_call/w 5 318 "$display", "%m :                             Write Burst Mode = Programmed Burst Length" {0 0 0};
    %jmp T_6.55;
T_6.54 ;
    %load/vec4 v0x156f645a0_0;
    %parti/s 1, 9, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.56, 6;
    %vpi_call/w 5 320 "$display", "%m :                             Write Burst Mode = Single Location Access" {0 0 0};
    %jmp T_6.57;
T_6.56 ;
    %vpi_call/w 5 322 "$display", "%m :                             Write Burst Mode = Reserved" {0 0 0};
T_6.57 ;
T_6.55 ;
T_6.36 ;
    %load/vec4 v0x156f66700_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_6.62, 6;
    %load/vec4 v0x156f667a0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_6.62;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.61, 10;
    %load/vec4 v0x156f66840_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_6.61;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.60, 9;
    %load/vec4 v0x156f668e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_6.60;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.58, 8;
    %vpi_call/w 5 328 "$display", "%m : at time %t ERROR: all banks must be Precharge before Load Mode Register", $time {0 0 0};
T_6.58 ;
    %vpi_func 5 332 "$time" 64 {0 0 0};
    %load/vec4 v0x156f671c0_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %jmp/1 T_6.67, 5;
    %flag_mov 8, 5;
    %vpi_func 5 332 "$time" 64 {0 0 0};
    %load/vec4 v0x156f67270_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_or 5, 8;
T_6.67;
    %jmp/1 T_6.66, 5;
    %flag_mov 8, 5;
    %vpi_func 5 333 "$time" 64 {0 0 0};
    %load/vec4 v0x156f67320_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_or 5, 8;
T_6.66;
    %jmp/1 T_6.65, 5;
    %flag_mov 8, 5;
    %vpi_func 5 333 "$time" 64 {0 0 0};
    %load/vec4 v0x156f673d0_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_or 5, 8;
T_6.65;
    %jmp/0xz  T_6.63, 5;
    %vpi_call/w 5 334 "$display", "%m : at time %t ERROR: tRP violation during Load Mode Register", $time {0 0 0};
T_6.63 ;
    %vpi_func 5 338 "$time" 64 {0 0 0};
    %load/vec4 v0x156f67110_0;
    %sub;
    %cvt/rv;
    %pushi/real 2013265920, 4071; load=60.0000
    %cmp/wr;
    %jmp/0xz  T_6.68, 5;
    %vpi_call/w 5 339 "$display", "%m : at time %t ERROR: tRFC violation during Load Mode Register", $time {0 0 0};
T_6.68 ;
    %load/vec4 v0x156f66500_0;
    %cvt/rv;
    %pushi/real 1073741824, 4067; load=2.00000
    %cmp/wr;
    %jmp/0xz  T_6.70, 5;
    %vpi_call/w 5 344 "$display", "%m : at time %t ERROR: tMRD violation during Load Mode Register", $time {0 0 0};
T_6.70 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x156f66500_0, 0, 64;
T_6.34 ;
    %load/vec4 v0x156f64500_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.72, 6;
    %load/vec4 v0x156f64aa0_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 6;
    %jmp/0 T_6.79, 6;
    %load/vec4 v0x156f64240_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_6.79;
    %flag_set/vec4 8;
    %jmp/1 T_6.78, 8;
    %load/vec4 v0x156f64aa0_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 6;
    %jmp/0 T_6.80, 6;
    %load/vec4 v0x156f642d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_6.80;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.78;
    %jmp/1 T_6.77, 8;
    %load/vec4 v0x156f64aa0_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 6;
    %jmp/0 T_6.81, 6;
    %load/vec4 v0x156f64380_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_6.81;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.77;
    %jmp/1 T_6.76, 8;
    %load/vec4 v0x156f64aa0_0;
    %cmpi/e 3, 0, 2;
    %flag_get/vec4 6;
    %jmp/0 T_6.82, 6;
    %load/vec4 v0x156f64420_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_6.82;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.76;
    %jmp/0xz  T_6.74, 8;
    %vpi_call/w 5 356 "$display", "%m : at time %t ERROR: Bank already activated -- data can be corrupted", $time {0 0 0};
T_6.74 ;
    %load/vec4 v0x156f64aa0_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 6;
    %jmp/0 T_6.85, 6;
    %load/vec4 v0x156f66700_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_6.85;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.83, 8;
    %load/vec4 v0x156f65fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.86, 8;
    %vpi_call/w 5 363 "$display", "%m : at time %t ACT  : Bank = 0 Row = %d", $time, v0x156f645a0_0 {0 0 0};
T_6.86 ;
    %vpi_func 5 367 "$time" 64 {0 0 0};
    %load/vec4 v0x156f66e90_0;
    %sub;
    %cvt/rv;
    %pushi/real 2013265920, 4071; load=60.0000
    %cmp/wr;
    %jmp/0xz  T_6.88, 5;
    %vpi_call/w 5 368 "$display", "%m : at time %t ERROR: tRC violation during Activate bank 0", $time {0 0 0};
T_6.88 ;
    %vpi_func 5 372 "$time" 64 {0 0 0};
    %load/vec4 v0x156f671c0_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %jmp/0xz  T_6.90, 5;
    %vpi_call/w 5 373 "$display", "%m : at time %t ERROR: tRP violation during Activate bank 0", $time {0 0 0};
T_6.90 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x156f64240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f66700_0, 0, 1;
    %load/vec4 v0x156f645a0_0;
    %store/vec4 v0x156f647e0_0, 0, 11;
    %vpi_func 5 380 "$time" 64 {0 0 0};
    %store/vec4 v0x156f66ad0_0, 0, 64;
    %vpi_func 5 381 "$time" 64 {0 0 0};
    %store/vec4 v0x156f66e90_0, 0, 64;
    %vpi_func 5 382 "$time" 64 {0 0 0};
    %store/vec4 v0x156f65830_0, 0, 64;
T_6.83 ;
    %load/vec4 v0x156f64aa0_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.94, 4;
    %load/vec4 v0x156f667a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.94;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.92, 8;
    %load/vec4 v0x156f65fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.95, 8;
    %vpi_call/w 5 388 "$display", "%m : at time %t ACT  : Bank = 1 Row = %d", $time, v0x156f645a0_0 {0 0 0};
T_6.95 ;
    %vpi_func 5 392 "$time" 64 {0 0 0};
    %load/vec4 v0x156f66f20_0;
    %sub;
    %cvt/rv;
    %pushi/real 2013265920, 4071; load=60.0000
    %cmp/wr;
    %jmp/0xz  T_6.97, 5;
    %vpi_call/w 5 393 "$display", "%m : at time %t ERROR: tRC violation during Activate bank 1", $time {0 0 0};
T_6.97 ;
    %vpi_func 5 397 "$time" 64 {0 0 0};
    %load/vec4 v0x156f67270_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %jmp/0xz  T_6.99, 5;
    %vpi_call/w 5 398 "$display", "%m : at time %t ERROR: tRP violation during Activate bank 1", $time {0 0 0};
T_6.99 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x156f642d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f667a0_0, 0, 1;
    %load/vec4 v0x156f645a0_0;
    %store/vec4 v0x156f64890_0, 0, 11;
    %vpi_func 5 405 "$time" 64 {0 0 0};
    %store/vec4 v0x156f66b80_0, 0, 64;
    %vpi_func 5 406 "$time" 64 {0 0 0};
    %store/vec4 v0x156f66f20_0, 0, 64;
    %vpi_func 5 407 "$time" 64 {0 0 0};
    %store/vec4 v0x156f658e0_0, 0, 64;
T_6.92 ;
    %load/vec4 v0x156f64aa0_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.103, 4;
    %load/vec4 v0x156f66840_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.103;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.101, 8;
    %load/vec4 v0x156f65fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.104, 8;
    %vpi_call/w 5 413 "$display", "%m : at time %t ACT  : Bank = 2 Row = %d", $time, v0x156f645a0_0 {0 0 0};
T_6.104 ;
    %vpi_func 5 417 "$time" 64 {0 0 0};
    %load/vec4 v0x156f66fb0_0;
    %sub;
    %cvt/rv;
    %pushi/real 2013265920, 4071; load=60.0000
    %cmp/wr;
    %jmp/0xz  T_6.106, 5;
    %vpi_call/w 5 418 "$display", "%m : at time %t ERROR: tRC violation during Activate bank 2", $time {0 0 0};
T_6.106 ;
    %vpi_func 5 422 "$time" 64 {0 0 0};
    %load/vec4 v0x156f67320_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %jmp/0xz  T_6.108, 5;
    %vpi_call/w 5 423 "$display", "%m : at time %t ERROR: tRP violation during Activate bank 2", $time {0 0 0};
T_6.108 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x156f64380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f66840_0, 0, 1;
    %load/vec4 v0x156f645a0_0;
    %store/vec4 v0x156f64940_0, 0, 11;
    %vpi_func 5 430 "$time" 64 {0 0 0};
    %store/vec4 v0x156f66c30_0, 0, 64;
    %vpi_func 5 431 "$time" 64 {0 0 0};
    %store/vec4 v0x156f66fb0_0, 0, 64;
    %vpi_func 5 432 "$time" 64 {0 0 0};
    %store/vec4 v0x156f66d70_0, 0, 64;
T_6.101 ;
    %load/vec4 v0x156f64aa0_0;
    %cmpi/e 3, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.112, 4;
    %load/vec4 v0x156f668e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.112;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.110, 8;
    %load/vec4 v0x156f65fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.113, 8;
    %vpi_call/w 5 438 "$display", "%m : at time %t ACT  : Bank = 3 Row = %d", $time, v0x156f645a0_0 {0 0 0};
T_6.113 ;
    %vpi_func 5 442 "$time" 64 {0 0 0};
    %load/vec4 v0x156f67060_0;
    %sub;
    %cvt/rv;
    %pushi/real 2013265920, 4071; load=60.0000
    %cmp/wr;
    %jmp/0xz  T_6.115, 5;
    %vpi_call/w 5 443 "$display", "%m : at time %t ERROR: tRC violation during Activate bank 3", $time {0 0 0};
T_6.115 ;
    %vpi_func 5 447 "$time" 64 {0 0 0};
    %load/vec4 v0x156f673d0_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %jmp/0xz  T_6.117, 5;
    %vpi_call/w 5 448 "$display", "%m : at time %t ERROR: tRP violation during Activate bank 3", $time {0 0 0};
T_6.117 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x156f64420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f668e0_0, 0, 1;
    %load/vec4 v0x156f645a0_0;
    %store/vec4 v0x156f649f0_0, 0, 11;
    %vpi_func 5 455 "$time" 64 {0 0 0};
    %store/vec4 v0x156f66ce0_0, 0, 64;
    %vpi_func 5 456 "$time" 64 {0 0 0};
    %store/vec4 v0x156f67060_0, 0, 64;
    %vpi_func 5 457 "$time" 64 {0 0 0};
    %store/vec4 v0x156f66e00_0, 0, 64;
T_6.110 ;
    %load/vec4 v0x156f66a20_0;
    %load/vec4 v0x156f64aa0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_6.121, 4;
    %vpi_func 5 461 "$time" 64 {0 0 0};
    %load/vec4 v0x156f67480_0;
    %sub;
    %cvt/rv;
    %pushi/real 1610612736, 4069; load=12.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
T_6.121;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.119, 8;
    %vpi_call/w 5 462 "$display", "%m : at time %t ERROR: tRRD violation during Activate bank = %d", $time, v0x156f64aa0_0 {0 0 0};
T_6.119 ;
    %vpi_func 5 466 "$time" 64 {0 0 0};
    %load/vec4 v0x156f67110_0;
    %sub;
    %cvt/rv;
    %pushi/real 2013265920, 4071; load=60.0000
    %cmp/wr;
    %jmp/0xz  T_6.122, 5;
    %vpi_call/w 5 467 "$display", "%m : at time %t ERROR: tRFC violation during Activate bank = %d", $time, v0x156f64aa0_0 {0 0 0};
T_6.122 ;
    %load/vec4 v0x156f66500_0;
    %cvt/rv;
    %pushi/real 1073741824, 4067; load=2.00000
    %cmp/wr;
    %jmp/0xz  T_6.124, 5;
    %vpi_call/w 5 472 "$display", "%m : at time %t ERROR: tMRD violation during Activate bank = %d", $time, v0x156f64aa0_0 {0 0 0};
T_6.124 ;
    %vpi_func 5 476 "$time" 64 {0 0 0};
    %store/vec4 v0x156f67480_0, 0, 64;
    %load/vec4 v0x156f64aa0_0;
    %store/vec4 v0x156f66a20_0, 0, 2;
T_6.72 ;
    %load/vec4 v0x156f66980_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.126, 4;
    %vpi_func 5 483 "$time" 64 {0 0 0};
    %load/vec4 v0x156f66500_0;
    %sub;
    %cvt/rv;
    %pushi/real 1073741824, 4067; load=2.00000
    %cmp/wr;
    %jmp/0xz  T_6.128, 5;
    %vpi_call/w 5 484 "$display", "%m : at time %t ERROR: tMRD violaiton during Precharge", $time {0 0 0};
T_6.128 ;
    %load/vec4 v0x156f645a0_0;
    %parti/s 1, 10, 5;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_6.133, 6;
    %flag_mov 9, 6;
    %load/vec4 v0x156f645a0_0;
    %parti/s 1, 10, 5;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_6.134, 6;
    %load/vec4 v0x156f64aa0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_6.134;
    %flag_set/vec4 10;
    %flag_or 10, 9;
    %flag_mov 6, 10;
T_6.133;
    %flag_get/vec4 6;
    %jmp/0 T_6.132, 6;
    %load/vec4 v0x156f64240_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_6.132;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.130, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f64240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x156f66700_0, 0, 1;
    %vpi_func 5 491 "$time" 64 {0 0 0};
    %store/vec4 v0x156f671c0_0, 0, 64;
    %vpi_func 5 494 "$time" 64 {0 0 0};
    %load/vec4 v0x156f66ad0_0;
    %sub;
    %cvt/rv;
    %pushi/real 1409286144, 4071; load=42.0000
    %cmp/wr;
    %jmp/0xz  T_6.135, 5;
    %vpi_call/w 5 495 "$display", "%m : at time %t ERROR: tRAS violation during Precharge", $time {0 0 0};
T_6.135 ;
    %vpi_func 5 499 "$time" 64 {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f67ac0, 4;
    %sub;
    %cvt/rv;
    %pushi/real 1610612736, 4069; load=12.0000
    %cmp/wr;
    %jmp/0xz  T_6.137, 5;
    %vpi_call/w 5 500 "$display", "%m : at time %t ERROR: tWR violation during Precharge", $time {0 0 0};
T_6.137 ;
T_6.130 ;
    %load/vec4 v0x156f645a0_0;
    %parti/s 1, 10, 5;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_6.142, 6;
    %flag_mov 9, 6;
    %load/vec4 v0x156f645a0_0;
    %parti/s 1, 10, 5;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_6.143, 6;
    %load/vec4 v0x156f64aa0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_6.143;
    %flag_set/vec4 10;
    %flag_or 10, 9;
    %flag_mov 6, 10;
T_6.142;
    %flag_get/vec4 6;
    %jmp/0 T_6.141, 6;
    %load/vec4 v0x156f642d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_6.141;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.139, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f642d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x156f667a0_0, 0, 1;
    %vpi_func 5 508 "$time" 64 {0 0 0};
    %store/vec4 v0x156f67270_0, 0, 64;
    %vpi_func 5 511 "$time" 64 {0 0 0};
    %load/vec4 v0x156f66b80_0;
    %sub;
    %cvt/rv;
    %pushi/real 1409286144, 4071; load=42.0000
    %cmp/wr;
    %jmp/0xz  T_6.144, 5;
    %vpi_call/w 5 512 "$display", "%m : at time %t ERROR: tRAS violation during Precharge", $time {0 0 0};
T_6.144 ;
    %vpi_func 5 516 "$time" 64 {0 0 0};
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f67ac0, 4;
    %sub;
    %cvt/rv;
    %pushi/real 1610612736, 4069; load=12.0000
    %cmp/wr;
    %jmp/0xz  T_6.146, 5;
    %vpi_call/w 5 517 "$display", "%m : at time %t ERROR: tWR violation during Precharge", $time {0 0 0};
T_6.146 ;
T_6.139 ;
    %load/vec4 v0x156f645a0_0;
    %parti/s 1, 10, 5;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_6.151, 6;
    %flag_mov 9, 6;
    %load/vec4 v0x156f645a0_0;
    %parti/s 1, 10, 5;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_6.152, 6;
    %load/vec4 v0x156f64aa0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_6.152;
    %flag_set/vec4 10;
    %flag_or 10, 9;
    %flag_mov 6, 10;
T_6.151;
    %flag_get/vec4 6;
    %jmp/0 T_6.150, 6;
    %load/vec4 v0x156f64380_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_6.150;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.148, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f64380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x156f66840_0, 0, 1;
    %vpi_func 5 525 "$time" 64 {0 0 0};
    %store/vec4 v0x156f67320_0, 0, 64;
    %vpi_func 5 528 "$time" 64 {0 0 0};
    %load/vec4 v0x156f66c30_0;
    %sub;
    %cvt/rv;
    %pushi/real 1409286144, 4071; load=42.0000
    %cmp/wr;
    %jmp/0xz  T_6.153, 5;
    %vpi_call/w 5 529 "$display", "%m : at time %t ERROR: tRAS violation during Precharge", $time {0 0 0};
T_6.153 ;
    %vpi_func 5 533 "$time" 64 {0 0 0};
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f67ac0, 4;
    %sub;
    %cvt/rv;
    %pushi/real 1610612736, 4069; load=12.0000
    %cmp/wr;
    %jmp/0xz  T_6.155, 5;
    %vpi_call/w 5 534 "$display", "%m : at time %t ERROR: tWR violation during Precharge", $time {0 0 0};
T_6.155 ;
T_6.148 ;
    %load/vec4 v0x156f645a0_0;
    %parti/s 1, 10, 5;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_6.160, 6;
    %flag_mov 9, 6;
    %load/vec4 v0x156f645a0_0;
    %parti/s 1, 10, 5;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_6.161, 6;
    %load/vec4 v0x156f64aa0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_6.161;
    %flag_set/vec4 10;
    %flag_or 10, 9;
    %flag_mov 6, 10;
T_6.160;
    %flag_get/vec4 6;
    %jmp/0 T_6.159, 6;
    %load/vec4 v0x156f64420_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_6.159;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.157, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f64420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x156f668e0_0, 0, 1;
    %vpi_func 5 542 "$time" 64 {0 0 0};
    %store/vec4 v0x156f673d0_0, 0, 64;
    %vpi_func 5 545 "$time" 64 {0 0 0};
    %load/vec4 v0x156f66ce0_0;
    %sub;
    %cvt/rv;
    %pushi/real 1409286144, 4071; load=42.0000
    %cmp/wr;
    %jmp/0xz  T_6.162, 5;
    %vpi_call/w 5 546 "$display", "%m : at time %t ERROR: tRAS violation during Precharge", $time {0 0 0};
T_6.162 ;
    %vpi_func 5 550 "$time" 64 {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f67ac0, 4;
    %sub;
    %cvt/rv;
    %pushi/real 1610612736, 4069; load=12.0000
    %cmp/wr;
    %jmp/0xz  T_6.164, 5;
    %vpi_call/w 5 551 "$display", "%m : at time %t ERROR: tWR violation during Precharge", $time {0 0 0};
T_6.164 ;
T_6.157 ;
    %load/vec4 v0x156f65e90_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_6.168, 6;
    %load/vec4 v0x156f64b60_0;
    %load/vec4 v0x156f64aa0_0;
    %cmp/e;
    %flag_get/vec4 6;
    %jmp/1 T_6.169, 6;
    %load/vec4 v0x156f645a0_0;
    %parti/s 1, 10, 5;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %or;
T_6.169;
    %and;
T_6.168;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.166, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f65e90_0, 0, 1;
T_6.166 ;
    %load/vec4 v0x156f65630_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.170, 6;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f65ce0, 4, 0;
    %load/vec4 v0x156f64aa0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f64fe0, 4, 0;
    %load/vec4 v0x156f645a0_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f641b0, 4, 0;
    %jmp T_6.171;
T_6.170 ;
    %load/vec4 v0x156f65590_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.172, 6;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f65ce0, 4, 0;
    %load/vec4 v0x156f64aa0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f64fe0, 4, 0;
    %load/vec4 v0x156f645a0_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f641b0, 4, 0;
    %jmp T_6.173;
T_6.172 ;
    %load/vec4 v0x156f654f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.174, 6;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f65ce0, 4, 0;
    %load/vec4 v0x156f64aa0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f64fe0, 4, 0;
    %load/vec4 v0x156f645a0_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f641b0, 4, 0;
T_6.174 ;
T_6.173 ;
T_6.171 ;
T_6.126 ;
    %load/vec4 v0x156f65450_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.176, 6;
    %load/vec4 v0x156f65e90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.178, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f65e90_0, 0, 1;
T_6.178 ;
    %load/vec4 v0x156f65630_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.180, 6;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f65ce0, 4, 0;
    %jmp T_6.181;
T_6.180 ;
    %load/vec4 v0x156f65590_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.182, 4;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f65ce0, 4, 0;
    %jmp T_6.183;
T_6.182 ;
    %load/vec4 v0x156f654f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.184, 4;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f65ce0, 4, 0;
T_6.184 ;
T_6.183 ;
T_6.181 ;
    %load/vec4 v0x156f65fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.186, 8;
    %vpi_call/w 5 594 "$display", "%m : at time %t BST  : Burst Terminate", $time {0 0 0};
T_6.186 ;
T_6.176 ;
    %load/vec4 v0x156f67850_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.188, 6;
    %load/vec4 v0x156f64aa0_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.195, 4;
    %load/vec4 v0x156f66700_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.195;
    %flag_set/vec4 8;
    %jmp/1 T_6.194, 8;
    %load/vec4 v0x156f64aa0_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.196, 4;
    %load/vec4 v0x156f667a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.196;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.194;
    %jmp/1 T_6.193, 8;
    %load/vec4 v0x156f64aa0_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.197, 4;
    %load/vec4 v0x156f66840_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.197;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.193;
    %jmp/1 T_6.192, 8;
    %load/vec4 v0x156f64aa0_0;
    %cmpi/e 3, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.198, 4;
    %load/vec4 v0x156f668e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.198;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.192;
    %jmp/0xz  T_6.190, 8;
    %vpi_call/w 5 603 "$display", "%m : at time %t ERROR: Bank is not Activated for Read", $time {0 0 0};
T_6.190 ;
    %load/vec4 v0x156f64aa0_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.204, 4;
    %vpi_func 5 607 "$time" 64 {0 0 0};
    %load/vec4 v0x156f65830_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
T_6.204;
    %flag_set/vec4 8;
    %jmp/1 T_6.203, 8;
    %load/vec4 v0x156f64aa0_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.205, 4;
    %vpi_func 5 608 "$time" 64 {0 0 0};
    %load/vec4 v0x156f658e0_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
T_6.205;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.203;
    %jmp/1 T_6.202, 8;
    %load/vec4 v0x156f64aa0_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.206, 4;
    %vpi_func 5 609 "$time" 64 {0 0 0};
    %load/vec4 v0x156f66d70_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
T_6.206;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.202;
    %jmp/1 T_6.201, 8;
    %load/vec4 v0x156f64aa0_0;
    %cmpi/e 3, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.207, 4;
    %vpi_func 5 610 "$time" 64 {0 0 0};
    %load/vec4 v0x156f66e00_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
T_6.207;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.201;
    %jmp/0xz  T_6.199, 8;
    %vpi_call/w 5 611 "$display", "%m : at time %t ERROR: tRCD violation during Read", $time {0 0 0};
T_6.199 ;
    %load/vec4 v0x156f65630_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.208, 4;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f65ce0, 4, 0;
    %load/vec4 v0x156f645a0_0;
    %pad/u 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f65b30, 4, 0;
    %load/vec4 v0x156f64aa0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f64f40, 4, 0;
    %jmp T_6.209;
T_6.208 ;
    %load/vec4 v0x156f65590_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.210, 4;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f65ce0, 4, 0;
    %load/vec4 v0x156f645a0_0;
    %pad/u 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f65b30, 4, 0;
    %load/vec4 v0x156f64aa0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f64f40, 4, 0;
    %jmp T_6.211;
T_6.210 ;
    %load/vec4 v0x156f654f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.212, 4;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f65ce0, 4, 0;
    %load/vec4 v0x156f645a0_0;
    %pad/u 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f65b30, 4, 0;
    %load/vec4 v0x156f64aa0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f64f40, 4, 0;
T_6.212 ;
T_6.211 ;
T_6.209 ;
    %load/vec4 v0x156f65e90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.214, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f65e90_0, 0, 1;
    %load/vec4 v0x156f67530_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x156f646d0, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.218, 4;
    %load/vec4 v0x156f67530_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x156f67d40, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.218;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.216, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x156f67530_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x156f67710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x156f67530_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x156f675e0, 4, 0;
    %load/vec4 v0x156f65fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.219, 8;
    %vpi_call/w 5 640 "$display", "%m : at time %t NOTE : Read interrupt Write with Autoprecharge", $time {0 0 0};
T_6.219 ;
T_6.216 ;
T_6.214 ;
    %load/vec4 v0x156f645a0_0;
    %parti/s 1, 10, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.221, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x156f64aa0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x156f646d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x156f64aa0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x156f65d70, 4, 0;
    %load/vec4 v0x156f64aa0_0;
    %store/vec4 v0x156f67530_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x156f64aa0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x156f678e0, 4, 0;
T_6.221 ;
T_6.188 ;
    %load/vec4 v0x156f67ca0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.223, 4;
    %load/vec4 v0x156f64aa0_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.230, 4;
    %load/vec4 v0x156f66700_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.230;
    %flag_set/vec4 8;
    %jmp/1 T_6.229, 8;
    %load/vec4 v0x156f64aa0_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.231, 4;
    %load/vec4 v0x156f667a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.231;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.229;
    %jmp/1 T_6.228, 8;
    %load/vec4 v0x156f64aa0_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.232, 4;
    %load/vec4 v0x156f66840_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.232;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.228;
    %jmp/1 T_6.227, 8;
    %load/vec4 v0x156f64aa0_0;
    %cmpi/e 3, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.233, 4;
    %load/vec4 v0x156f668e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.233;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.227;
    %jmp/0xz  T_6.225, 8;
    %vpi_call/w 5 659 "$display", "%m : at time %t ERROR: Bank is not Activated for Write", $time {0 0 0};
T_6.225 ;
    %load/vec4 v0x156f64aa0_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.239, 4;
    %vpi_func 5 663 "$time" 64 {0 0 0};
    %load/vec4 v0x156f65830_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
T_6.239;
    %flag_set/vec4 8;
    %jmp/1 T_6.238, 8;
    %load/vec4 v0x156f64aa0_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.240, 4;
    %vpi_func 5 664 "$time" 64 {0 0 0};
    %load/vec4 v0x156f658e0_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
T_6.240;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.238;
    %jmp/1 T_6.237, 8;
    %load/vec4 v0x156f64aa0_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.241, 4;
    %vpi_func 5 665 "$time" 64 {0 0 0};
    %load/vec4 v0x156f66d70_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
T_6.241;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.237;
    %jmp/1 T_6.236, 8;
    %load/vec4 v0x156f64aa0_0;
    %cmpi/e 3, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.242, 4;
    %vpi_func 5 666 "$time" 64 {0 0 0};
    %load/vec4 v0x156f66e00_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
T_6.242;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.236;
    %jmp/0xz  T_6.234, 8;
    %vpi_call/w 5 667 "$display", "%m : at time %t ERROR: tRCD violation during Read", $time {0 0 0};
T_6.234 ;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f65ce0, 4, 0;
    %load/vec4 v0x156f645a0_0;
    %pad/u 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f65b30, 4, 0;
    %load/vec4 v0x156f64aa0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f64f40, 4, 0;
    %load/vec4 v0x156f65e90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.243, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f65e90_0, 0, 1;
    %load/vec4 v0x156f67530_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x156f646d0, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.247, 4;
    %load/vec4 v0x156f67530_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x156f67d40, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.247;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.245, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x156f67530_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x156f67710, 4, 0;
    %load/vec4 v0x156f65fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.248, 8;
    %vpi_call/w 5 685 "$display", "%m : at time %t NOTE : Read Bank %d interrupt Write Bank %d with Autoprecharge", $time, v0x156f64aa0_0, v0x156f67530_0 {0 0 0};
T_6.248 ;
T_6.245 ;
T_6.243 ;
    %load/vec4 v0x156f65f20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.250, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f65f20_0, 0, 1;
    %load/vec4 v0x156f67530_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x156f646d0, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.254, 4;
    %load/vec4 v0x156f67530_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x156f678e0, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.254;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.252, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x156f67530_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x156f67680, 4, 0;
    %load/vec4 v0x156f65fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.255, 8;
    %vpi_call/w 5 700 "$display", "%m : at time %t NOTE : Write Bank %d interrupt Read Bank %d with Autoprecharge", $time, v0x156f64aa0_0, v0x156f67530_0 {0 0 0};
T_6.255 ;
T_6.252 ;
T_6.250 ;
    %load/vec4 v0x156f645a0_0;
    %parti/s 1, 10, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.257, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x156f64aa0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x156f646d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x156f64aa0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x156f65d70, 4, 0;
    %load/vec4 v0x156f64aa0_0;
    %store/vec4 v0x156f67530_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x156f64aa0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x156f67d40, 4, 0;
T_6.257 ;
T_6.223 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f646d0, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.261, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f67d40, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.261;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.259, 8;
    %pushi/real 1409286144, 4071; load=42.0000
    %vpi_func 5 725 "$time" 64 {0 0 0};
    %load/vec4 v0x156f66ad0_0;
    %sub;
    %cvt/rv;
    %cmp/wr;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_6.265, 5;
    %load/vec4 v0x156f65130_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_6.270, 4;
    %flag_mov 10, 4;
    %load/vec4 v0x156f67c10_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 10;
T_6.270;
    %flag_get/vec4 4;
    %jmp/0 T_6.269, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f65d70, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.269;
    %flag_set/vec4 9;
    %jmp/1 T_6.268, 9;
    %load/vec4 v0x156f651d0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.271, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f65d70, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.271;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.268;
    %jmp/1 T_6.267, 9;
    %load/vec4 v0x156f65270_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.272, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f65d70, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.272;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.267;
    %flag_get/vec4 9;
    %jmp/1 T_6.266, 9;
    %load/vec4 v0x156f65310_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.273, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f65d70, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.273;
    %or;
T_6.266;
    %and;
T_6.265;
    %flag_set/vec4 8;
    %jmp/1 T_6.264, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f67710, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.274, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f675e0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.274;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.264;
    %jmp/0xz  T_6.262, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f646d0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f67d40, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f67710, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x156f66700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f64240_0, 0, 1;
    %vpi_func 5 736 "$time" 64 {0 0 0};
    %cvt/rv;
    %pushi/real 1610612736, 4068; load=6.00000
    %add/wr;
    %cvt/vr 64;
    %store/vec4 v0x156f671c0_0, 0, 64;
    %load/vec4 v0x156f65fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.275, 8;
    %vpi_call/w 5 738 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 0", $time {0 0 0};
T_6.275 ;
T_6.262 ;
T_6.259 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f646d0, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.279, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f67d40, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.279;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.277, 8;
    %pushi/real 1409286144, 4071; load=42.0000
    %vpi_func 5 743 "$time" 64 {0 0 0};
    %load/vec4 v0x156f66b80_0;
    %sub;
    %cvt/rv;
    %cmp/wr;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_6.283, 5;
    %load/vec4 v0x156f65130_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_6.288, 4;
    %flag_mov 10, 4;
    %load/vec4 v0x156f67c10_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 10;
T_6.288;
    %flag_get/vec4 4;
    %jmp/0 T_6.287, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f65d70, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.287;
    %flag_set/vec4 9;
    %jmp/1 T_6.286, 9;
    %load/vec4 v0x156f651d0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.289, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f65d70, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.289;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.286;
    %jmp/1 T_6.285, 9;
    %load/vec4 v0x156f65270_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.290, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f65d70, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.290;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.285;
    %flag_get/vec4 9;
    %jmp/1 T_6.284, 9;
    %load/vec4 v0x156f65310_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.291, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f65d70, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.291;
    %or;
T_6.284;
    %and;
T_6.283;
    %flag_set/vec4 8;
    %jmp/1 T_6.282, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f67710, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.292, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f675e0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.292;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.282;
    %jmp/0xz  T_6.280, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f646d0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f67d40, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f67710, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x156f667a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f642d0_0, 0, 1;
    %vpi_func 5 754 "$time" 64 {0 0 0};
    %cvt/rv;
    %pushi/real 1610612736, 4068; load=6.00000
    %add/wr;
    %cvt/vr 64;
    %store/vec4 v0x156f67270_0, 0, 64;
    %load/vec4 v0x156f65fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.293, 8;
    %vpi_call/w 5 756 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 1", $time {0 0 0};
T_6.293 ;
T_6.280 ;
T_6.277 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f646d0, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.297, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f67d40, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.297;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.295, 8;
    %pushi/real 1409286144, 4071; load=42.0000
    %vpi_func 5 761 "$time" 64 {0 0 0};
    %load/vec4 v0x156f66c30_0;
    %sub;
    %cvt/rv;
    %cmp/wr;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_6.301, 5;
    %load/vec4 v0x156f65130_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_6.306, 4;
    %flag_mov 10, 4;
    %load/vec4 v0x156f67c10_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 10;
T_6.306;
    %flag_get/vec4 4;
    %jmp/0 T_6.305, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f65d70, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.305;
    %flag_set/vec4 9;
    %jmp/1 T_6.304, 9;
    %load/vec4 v0x156f651d0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.307, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f65d70, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.307;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.304;
    %jmp/1 T_6.303, 9;
    %load/vec4 v0x156f65270_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.308, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f65d70, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.308;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.303;
    %flag_get/vec4 9;
    %jmp/1 T_6.302, 9;
    %load/vec4 v0x156f65310_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.309, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f65d70, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.309;
    %or;
T_6.302;
    %and;
T_6.301;
    %flag_set/vec4 8;
    %jmp/1 T_6.300, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f67710, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.310, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f675e0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.310;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.300;
    %jmp/0xz  T_6.298, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f646d0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f67d40, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f67710, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x156f66840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f64380_0, 0, 1;
    %vpi_func 5 772 "$time" 64 {0 0 0};
    %cvt/rv;
    %pushi/real 1610612736, 4068; load=6.00000
    %add/wr;
    %cvt/vr 64;
    %store/vec4 v0x156f67320_0, 0, 64;
    %load/vec4 v0x156f65fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.311, 8;
    %vpi_call/w 5 774 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 2", $time {0 0 0};
T_6.311 ;
T_6.298 ;
T_6.295 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f646d0, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.315, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f67d40, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.315;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.313, 8;
    %pushi/real 1409286144, 4071; load=42.0000
    %vpi_func 5 779 "$time" 64 {0 0 0};
    %load/vec4 v0x156f66ce0_0;
    %sub;
    %cvt/rv;
    %cmp/wr;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_6.319, 5;
    %load/vec4 v0x156f65130_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_6.324, 4;
    %flag_mov 10, 4;
    %load/vec4 v0x156f67c10_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 10;
T_6.324;
    %flag_get/vec4 4;
    %jmp/0 T_6.323, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f65d70, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.323;
    %flag_set/vec4 9;
    %jmp/1 T_6.322, 9;
    %load/vec4 v0x156f651d0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.325, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f65d70, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.325;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.322;
    %jmp/1 T_6.321, 9;
    %load/vec4 v0x156f65270_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.326, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f65d70, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.326;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.321;
    %flag_get/vec4 9;
    %jmp/1 T_6.320, 9;
    %load/vec4 v0x156f65310_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.327, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f65d70, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.327;
    %or;
T_6.320;
    %and;
T_6.319;
    %flag_set/vec4 8;
    %jmp/1 T_6.318, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f67710, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.328, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f675e0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.328;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.318;
    %jmp/0xz  T_6.316, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f646d0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f67d40, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f67710, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x156f668e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f64420_0, 0, 1;
    %vpi_func 5 790 "$time" 64 {0 0 0};
    %cvt/rv;
    %pushi/real 1610612736, 4068; load=6.00000
    %add/wr;
    %cvt/vr 64;
    %store/vec4 v0x156f673d0_0, 0, 64;
    %load/vec4 v0x156f65fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.329, 8;
    %vpi_call/w 5 792 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 3", $time {0 0 0};
T_6.329 ;
T_6.316 ;
T_6.313 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f646d0, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.333, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f678e0, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.333;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.331, 8;
    %pushi/real 1409286144, 4071; load=42.0000
    %vpi_func 5 803 "$time" 64 {0 0 0};
    %load/vec4 v0x156f66ad0_0;
    %sub;
    %cvt/rv;
    %cmp/wr;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_6.337, 5;
    %load/vec4 v0x156f65130_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.341, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f65d70, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.341;
    %flag_set/vec4 9;
    %jmp/1 T_6.340, 9;
    %load/vec4 v0x156f651d0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.342, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f65d70, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.342;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.340;
    %jmp/1 T_6.339, 9;
    %load/vec4 v0x156f65270_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.343, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f65d70, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.343;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.339;
    %flag_get/vec4 9;
    %jmp/1 T_6.338, 9;
    %load/vec4 v0x156f65310_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.344, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f65d70, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.344;
    %or;
T_6.338;
    %and;
T_6.337;
    %flag_set/vec4 8;
    %jmp/1 T_6.336, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f67680, 4;
    %cmpi/e 1, 0, 1;
    %flag_or 8, 4;
T_6.336;
    %jmp/0xz  T_6.334, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x156f66700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f64240_0, 0, 1;
    %vpi_func 5 811 "$time" 64 {0 0 0};
    %store/vec4 v0x156f671c0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f646d0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f678e0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f67680, 4, 0;
    %load/vec4 v0x156f65fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.345, 8;
    %vpi_call/w 5 816 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 0", $time {0 0 0};
T_6.345 ;
T_6.334 ;
T_6.331 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f646d0, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.349, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f678e0, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.349;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.347, 8;
    %pushi/real 1409286144, 4071; load=42.0000
    %vpi_func 5 821 "$time" 64 {0 0 0};
    %load/vec4 v0x156f66b80_0;
    %sub;
    %cvt/rv;
    %cmp/wr;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_6.353, 5;
    %load/vec4 v0x156f65130_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.357, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f65d70, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.357;
    %flag_set/vec4 9;
    %jmp/1 T_6.356, 9;
    %load/vec4 v0x156f651d0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.358, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f65d70, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.358;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.356;
    %jmp/1 T_6.355, 9;
    %load/vec4 v0x156f65270_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.359, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f65d70, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.359;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.355;
    %flag_get/vec4 9;
    %jmp/1 T_6.354, 9;
    %load/vec4 v0x156f65310_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.360, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f65d70, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.360;
    %or;
T_6.354;
    %and;
T_6.353;
    %flag_set/vec4 8;
    %jmp/1 T_6.352, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f67680, 4;
    %cmpi/e 1, 0, 1;
    %flag_or 8, 4;
T_6.352;
    %jmp/0xz  T_6.350, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x156f667a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f642d0_0, 0, 1;
    %vpi_func 5 829 "$time" 64 {0 0 0};
    %store/vec4 v0x156f67270_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f646d0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f678e0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f67680, 4, 0;
    %load/vec4 v0x156f65fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.361, 8;
    %vpi_call/w 5 834 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 1", $time {0 0 0};
T_6.361 ;
T_6.350 ;
T_6.347 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f646d0, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.365, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f678e0, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.365;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.363, 8;
    %pushi/real 1409286144, 4071; load=42.0000
    %vpi_func 5 839 "$time" 64 {0 0 0};
    %load/vec4 v0x156f66c30_0;
    %sub;
    %cvt/rv;
    %cmp/wr;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_6.369, 5;
    %load/vec4 v0x156f65130_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.373, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f65d70, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.373;
    %flag_set/vec4 9;
    %jmp/1 T_6.372, 9;
    %load/vec4 v0x156f651d0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.374, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f65d70, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.374;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.372;
    %jmp/1 T_6.371, 9;
    %load/vec4 v0x156f65270_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.375, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f65d70, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.375;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.371;
    %flag_get/vec4 9;
    %jmp/1 T_6.370, 9;
    %load/vec4 v0x156f65310_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.376, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f65d70, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.376;
    %or;
T_6.370;
    %and;
T_6.369;
    %flag_set/vec4 8;
    %jmp/1 T_6.368, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f67680, 4;
    %cmpi/e 1, 0, 1;
    %flag_or 8, 4;
T_6.368;
    %jmp/0xz  T_6.366, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x156f66840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f64380_0, 0, 1;
    %vpi_func 5 847 "$time" 64 {0 0 0};
    %store/vec4 v0x156f67320_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f646d0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f678e0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f67680, 4, 0;
    %load/vec4 v0x156f65fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.377, 8;
    %vpi_call/w 5 852 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 2", $time {0 0 0};
T_6.377 ;
T_6.366 ;
T_6.363 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f646d0, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.381, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f678e0, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.381;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.379, 8;
    %pushi/real 1409286144, 4071; load=42.0000
    %vpi_func 5 857 "$time" 64 {0 0 0};
    %load/vec4 v0x156f66ce0_0;
    %sub;
    %cvt/rv;
    %cmp/wr;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_6.385, 5;
    %load/vec4 v0x156f65130_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.389, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f65d70, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.389;
    %flag_set/vec4 9;
    %jmp/1 T_6.388, 9;
    %load/vec4 v0x156f651d0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.390, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f65d70, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.390;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.388;
    %jmp/1 T_6.387, 9;
    %load/vec4 v0x156f65270_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.391, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f65d70, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.391;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.387;
    %flag_get/vec4 9;
    %jmp/1 T_6.386, 9;
    %load/vec4 v0x156f65310_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.392, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f65d70, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.392;
    %or;
T_6.386;
    %and;
T_6.385;
    %flag_set/vec4 8;
    %jmp/1 T_6.384, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f67680, 4;
    %cmpi/e 1, 0, 1;
    %flag_or 8, 4;
T_6.384;
    %jmp/0xz  T_6.382, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x156f668e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f64420_0, 0, 1;
    %vpi_func 5 865 "$time" 64 {0 0 0};
    %store/vec4 v0x156f673d0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f646d0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f678e0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156f67680, 4, 0;
    %load/vec4 v0x156f65fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.393, 8;
    %vpi_call/w 5 870 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 3", $time {0 0 0};
T_6.393 ;
T_6.382 ;
T_6.379 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f65ce0, 4;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_6.395, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f64fe0, 4;
    %load/vec4 v0x156f64b60_0;
    %cmp/e;
    %jmp/1 T_6.399, 4;
    %flag_mov 8, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f641b0, 4;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_6.399;
    %jmp/0xz  T_6.397, 4;
    %load/vec4 v0x156f65f20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.400, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f65f20_0, 0, 1;
T_6.400 ;
T_6.397 ;
    %jmp T_6.396;
T_6.395 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f65ce0, 4;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_6.402, 4;
    %load/vec4 v0x156f65f20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.404, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f65f20_0, 0, 1;
T_6.404 ;
T_6.402 ;
T_6.396 ;
    %load/vec4 v0x156f65f20_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.406, 4;
    %pushi/vec4 0, 4294967295, 32;
    %assign/vec4 v0x156f66240_0, 2500;
T_6.406 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f65ce0, 4;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_6.408, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f64f40, 4;
    %store/vec4 v0x156f64b60_0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f65b30, 4;
    %store/vec4 v0x156f65aa0_0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f65b30, 4;
    %store/vec4 v0x156f65bc0_0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f64f40, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.410, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.411, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.412, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.413, 6;
    %jmp T_6.414;
T_6.410 ;
    %load/vec4 v0x156f647e0_0;
    %store/vec4 v0x156f67970_0, 0, 11;
    %jmp T_6.414;
T_6.411 ;
    %load/vec4 v0x156f64890_0;
    %store/vec4 v0x156f67970_0, 0, 11;
    %jmp T_6.414;
T_6.412 ;
    %load/vec4 v0x156f64940_0;
    %store/vec4 v0x156f67970_0, 0, 11;
    %jmp T_6.414;
T_6.413 ;
    %load/vec4 v0x156f649f0_0;
    %store/vec4 v0x156f67970_0, 0, 11;
    %jmp T_6.414;
T_6.414 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x156f65080_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f65e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x156f65f20_0, 0, 1;
    %jmp T_6.409;
T_6.408 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f65ce0, 4;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_6.415, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f64f40, 4;
    %store/vec4 v0x156f64b60_0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f65b30, 4;
    %store/vec4 v0x156f65aa0_0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f65b30, 4;
    %store/vec4 v0x156f65bc0_0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x156f64f40, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.417, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.418, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.419, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.420, 6;
    %jmp T_6.421;
T_6.417 ;
    %load/vec4 v0x156f647e0_0;
    %store/vec4 v0x156f67970_0, 0, 11;
    %jmp T_6.421;
T_6.418 ;
    %load/vec4 v0x156f64890_0;
    %store/vec4 v0x156f67970_0, 0, 11;
    %jmp T_6.421;
T_6.419 ;
    %load/vec4 v0x156f64940_0;
    %store/vec4 v0x156f67970_0, 0, 11;
    %jmp T_6.421;
T_6.420 ;
    %load/vec4 v0x156f649f0_0;
    %store/vec4 v0x156f67970_0, 0, 11;
    %jmp T_6.421;
T_6.421 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x156f65080_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x156f65e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f65f20_0, 0, 1;
T_6.415 ;
T_6.409 ;
    %load/vec4 v0x156f65e90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.422, 4;
    %load/vec4 v0x156f64b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.424, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.425, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.426, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.427, 6;
    %jmp T_6.428;
T_6.424 ;
    %load/vec4 v0x156f67970_0;
    %load/vec4 v0x156f65aa0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %load/vec4a v0x156f64bf0, 4;
    %store/vec4 v0x156f66190_0, 0, 32;
    %jmp T_6.428;
T_6.425 ;
    %load/vec4 v0x156f67970_0;
    %load/vec4 v0x156f65aa0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %load/vec4a v0x156f64c80, 4;
    %store/vec4 v0x156f66190_0, 0, 32;
    %jmp T_6.428;
T_6.426 ;
    %load/vec4 v0x156f67970_0;
    %load/vec4 v0x156f65aa0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %load/vec4a v0x156f64e10, 4;
    %store/vec4 v0x156f66190_0, 0, 32;
    %jmp T_6.428;
T_6.427 ;
    %load/vec4 v0x156f67970_0;
    %load/vec4 v0x156f65aa0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %load/vec4a v0x156f64ea0, 4;
    %store/vec4 v0x156f66190_0, 0, 32;
    %jmp T_6.428;
T_6.428 ;
    %pop/vec4 1;
    %load/vec4 v0x156f662f0_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.429, 4;
    %load/vec4 v0x156f66040_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x156f66190_0, 4, 8;
T_6.429 ;
    %load/vec4 v0x156f662f0_0;
    %parti/s 1, 1, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.431, 4;
    %load/vec4 v0x156f66040_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x156f66190_0, 4, 8;
T_6.431 ;
    %load/vec4 v0x156f662f0_0;
    %parti/s 1, 2, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.433, 4;
    %load/vec4 v0x156f66040_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x156f66190_0, 4, 8;
T_6.433 ;
    %load/vec4 v0x156f662f0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.435, 4;
    %load/vec4 v0x156f66040_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x156f66190_0, 4, 8;
T_6.435 ;
    %load/vec4 v0x156f64b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.437, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.438, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.439, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.440, 6;
    %jmp T_6.441;
T_6.437 ;
    %load/vec4 v0x156f66190_0;
    %load/vec4 v0x156f67970_0;
    %load/vec4 v0x156f65aa0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %store/vec4a v0x156f64bf0, 4, 0;
    %jmp T_6.441;
T_6.438 ;
    %load/vec4 v0x156f66190_0;
    %load/vec4 v0x156f67970_0;
    %load/vec4 v0x156f65aa0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %store/vec4a v0x156f64c80, 4, 0;
    %jmp T_6.441;
T_6.439 ;
    %load/vec4 v0x156f66190_0;
    %load/vec4 v0x156f67970_0;
    %load/vec4 v0x156f65aa0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %store/vec4a v0x156f64e10, 4, 0;
    %jmp T_6.441;
T_6.440 ;
    %load/vec4 v0x156f66190_0;
    %load/vec4 v0x156f67970_0;
    %load/vec4 v0x156f65aa0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %store/vec4a v0x156f64ea0, 4, 0;
    %jmp T_6.441;
T_6.441 ;
    %pop/vec4 1;
    %load/vec4 v0x156f662f0_0;
    %cmpi/ne 15, 0, 4;
    %jmp/0xz  T_6.442, 6;
    %vpi_func 5 956 "$time" 64 {0 0 0};
    %load/vec4 v0x156f64b60_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x156f67ac0, 4, 0;
    %load/vec4 v0x156f65fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.444, 8;
    %vpi_call/w 5 959 "$display", "%m : at time %t WRITE: Bank = %d Row = %d, Col = %d, Data = %d", $time, v0x156f64b60_0, v0x156f67970_0, v0x156f65aa0_0, v0x156f66190_0 {0 0 0};
T_6.444 ;
    %jmp T_6.443;
T_6.442 ;
    %load/vec4 v0x156f65fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.446, 8;
    %vpi_call/w 5 963 "$display", "%m : at time %t WRITE: Bank = %d Row = %d, Col = %d, Data = Hi-Z due to DQM", $time, v0x156f64b60_0, v0x156f67970_0, v0x156f65aa0_0 {0 0 0};
T_6.446 ;
T_6.443 ;
    %delay 5500, 0;
    %fork TD_sdram32_tb.sdram0.Burst_decode, S_0x156f64040;
    %join;
    %jmp T_6.423;
T_6.422 ;
    %load/vec4 v0x156f65f20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.448, 4;
    %load/vec4 v0x156f64b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.450, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.451, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.452, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.453, 6;
    %jmp T_6.454;
T_6.450 ;
    %load/vec4 v0x156f67970_0;
    %load/vec4 v0x156f65aa0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %load/vec4a v0x156f64bf0, 4;
    %store/vec4 v0x156f66190_0, 0, 32;
    %jmp T_6.454;
T_6.451 ;
    %load/vec4 v0x156f67970_0;
    %load/vec4 v0x156f65aa0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %load/vec4a v0x156f64c80, 4;
    %store/vec4 v0x156f66190_0, 0, 32;
    %jmp T_6.454;
T_6.452 ;
    %load/vec4 v0x156f67970_0;
    %load/vec4 v0x156f65aa0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %load/vec4a v0x156f64e10, 4;
    %store/vec4 v0x156f66190_0, 0, 32;
    %jmp T_6.454;
T_6.453 ;
    %load/vec4 v0x156f67970_0;
    %load/vec4 v0x156f65aa0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %load/vec4a v0x156f64ea0, 4;
    %store/vec4 v0x156f66190_0, 0, 32;
    %jmp T_6.454;
T_6.454 ;
    %pop/vec4 1;
    %load/vec4 v0x156f663b0_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.455, 4;
    %pushi/vec4 0, 255, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x156f66190_0, 4, 8;
T_6.455 ;
    %load/vec4 v0x156f663b0_0;
    %parti/s 1, 1, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.457, 4;
    %pushi/vec4 0, 255, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x156f66190_0, 4, 8;
T_6.457 ;
    %load/vec4 v0x156f663b0_0;
    %parti/s 1, 2, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.459, 4;
    %pushi/vec4 0, 255, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x156f66190_0, 4, 8;
T_6.459 ;
    %load/vec4 v0x156f663b0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.461, 4;
    %pushi/vec4 0, 255, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x156f66190_0, 4, 8;
T_6.461 ;
    %load/vec4 v0x156f663b0_0;
    %cmpi/ne 15, 0, 4;
    %jmp/0xz  T_6.463, 6;
    %load/vec4 v0x156f66190_0;
    %store/vec4 v0x156f69ab0_0, 0, 32;
    %pushi/vec4 5500, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x156f69ab0_0;
    %store/vec4 v0x156f66240_0, 0, 32;
    %load/vec4 v0x156f65fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.465, 8;
    %vpi_call/w 5 997 "$display", "%m : at time %t READ : Bank = %d Row = %d, Col = %d, Data = %d", $time, v0x156f64b60_0, v0x156f67970_0, v0x156f65aa0_0, v0x156f66240_0 {0 0 0};
T_6.465 ;
    %jmp T_6.464;
T_6.463 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x156f69b60_0, 0, 32;
    %pushi/vec4 5500, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x156f69b60_0;
    %store/vec4 v0x156f66240_0, 0, 32;
    %load/vec4 v0x156f65fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.467, 8;
    %vpi_call/w 5 1002 "$display", "%m : at time %t READ : Bank = %d Row = %d, Col = %d, Data = Hi-Z due to DQM", $time, v0x156f64b60_0, v0x156f67970_0, v0x156f65aa0_0 {0 0 0};
T_6.467 ;
T_6.464 ;
    %fork TD_sdram32_tb.sdram0.Burst_decode, S_0x156f64040;
    %join;
T_6.448 ;
T_6.423 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x156f5e8e0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f628e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x156f61ca0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x156f62de0_0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x156f62e90_0, 0, 16;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x156f61950_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f62ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f62660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f62b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f62700_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x156f622a0_0, 0, 4;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x156f620a0_0, 0, 25;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x156f62530_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f61e00_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x156f63130_0, 0, 32;
    %end;
    .thread T_7, $init;
    .scope S_0x156f5e8e0;
T_8 ;
    %wait E_0x156f5fd50;
    %load/vec4 v0x156f60eb0_0;
    %assign/vec4 v0x156f631e0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x156f5e8e0;
T_9 ;
    %wait E_0x156f5fd10;
    %load/vec4 v0x156f62f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x156f60d60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x156f61ca0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x156f61d50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x156f61bf0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x156f63080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x156f628e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x156f62b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x156f62700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x156f61e00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x156f625c0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x156f62c00_0;
    %assign/vec4 v0x156f62ac0_0, 0;
    %load/vec4 v0x156f627a0_0;
    %assign/vec4 v0x156f62660_0, 0;
    %load/vec4 v0x156f62ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x156f62b60_0, 0;
    %load/vec4 v0x156f621f0_0;
    %assign/vec4 v0x156f622a0_0, 0;
    %load/vec4 v0x156f61f40_0;
    %assign/vec4 v0x156f620a0_0, 0;
    %load/vec4 v0x156f617e0_0;
    %assign/vec4 v0x156f62530_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x156f62840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x156f62700_0, 0;
    %load/vec4 v0x156f61f40_0;
    %assign/vec4 v0x156f620a0_0, 0;
T_9.4 ;
T_9.3 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x156f63080_0, 0;
    %load/vec4 v0x156f63290_0;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_9.6, 4;
    %load/vec4 v0x156f62e90_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x156f62e90_0, 0;
T_9.6 ;
    %load/vec4 v0x156f63290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %jmp T_9.14;
T_9.8 ;
    %load/vec4 v0x156f61ca0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x156f61ca0_0, 0;
    %load/vec4 v0x156f61ca0_0;
    %pad/u 33;
    %cmpi/e 5001, 0, 33;
    %jmp/0xz  T_9.15, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x156f60d60_0, 0;
    %jmp T_9.16;
T_9.15 ;
    %load/vec4 v0x156f61ca0_0;
    %pad/u 34;
    %cmpi/e 10101, 0, 34;
    %jmp/0xz  T_9.17, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x156f63080_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x156f60c00_0, 4, 5;
    %jmp T_9.18;
T_9.17 ;
    %load/vec4 v0x156f61ca0_0;
    %pad/u 36;
    %cmpi/e 10113, 0, 36;
    %jmp/1 T_9.21, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x156f61ca0_0;
    %pad/u 37;
    %cmpi/e 10122, 0, 37;
    %flag_or 4, 8;
T_9.21;
    %jmp/0xz  T_9.19, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x156f60d60_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x156f63080_0, 0;
    %jmp T_9.20;
T_9.19 ;
    %load/vec4 v0x156f61ca0_0;
    %pad/u 38;
    %cmpi/e 10131, 0, 38;
    %jmp/0xz  T_9.22, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x156f63080_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x156f60cb0_0, 0;
    %load/vec4 v0x156f61b40_0;
    %pad/u 11;
    %assign/vec4 v0x156f60c00_0, 0;
    %jmp T_9.23;
T_9.22 ;
    %load/vec4 v0x156f61ca0_0;
    %pad/u 38;
    %cmpi/e 10133, 0, 38;
    %jmp/0xz  T_9.24, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x156f63290_0, 0;
T_9.24 ;
T_9.23 ;
T_9.20 ;
T_9.18 ;
T_9.16 ;
    %jmp T_9.14;
T_9.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x156f61e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x156f628e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x156f61bf0_0, 0;
    %load/vec4 v0x156f62e90_0;
    %cmpi/u 751, 0, 16;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_9.26, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x156f63290_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x156f61d50_0, 0;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0x156f61ca0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x156f62e90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x156f63080_0, 0;
    %jmp T_9.27;
T_9.26 ;
    %load/vec4 v0x156f62ca0_0;
    %flag_set/vec4 8;
    %jmp/1 T_9.30, 8;
    %load/vec4 v0x156f62b60_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.30;
    %jmp/0xz  T_9.28, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x156f63290_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x156f61d50_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x156f61bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x156f62b60_0, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x156f60b60_0, 0, 2;
    %load/vec4 v0x156f61ff0_0;
    %store/vec4 v0x156f60aa0_0, 0, 25;
    %fork TD_sdram32_tb.sdram.set_active_command, S_0x156f608a0;
    %join;
    %jmp T_9.29;
T_9.28 ;
    %load/vec4 v0x156f62840_0;
    %flag_set/vec4 8;
    %jmp/1 T_9.33, 8;
    %load/vec4 v0x156f62700_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.33;
    %jmp/0xz  T_9.31, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x156f63290_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x156f61d50_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x156f61bf0_0, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x156f60b60_0, 0, 2;
    %load/vec4 v0x156f61ff0_0;
    %store/vec4 v0x156f60aa0_0, 0, 25;
    %fork TD_sdram32_tb.sdram.set_active_command, S_0x156f608a0;
    %join;
T_9.31 ;
T_9.29 ;
T_9.27 ;
    %jmp T_9.14;
T_9.10 ;
    %load/vec4 v0x156f61ca0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_9.34, 5;
    %load/vec4 v0x156f61ca0_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x156f61ca0_0, 0;
    %jmp T_9.35;
T_9.34 ;
    %load/vec4 v0x156f61d50_0;
    %assign/vec4 v0x156f63290_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x156f61d50_0, 0;
    %load/vec4 v0x156f61d50_0;
    %cmpi/e 1, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_9.38, 4;
    %load/vec4 v0x156f61bf0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_9.38;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.36, 8;
    %load/vec4 v0x156f61950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.39, 6;
    %jmp T_9.40;
T_9.39 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x156f628e0_0, 0;
    %jmp T_9.40;
T_9.40 ;
    %pop/vec4 1;
T_9.36 ;
T_9.35 ;
    %jmp T_9.14;
T_9.11 ;
    %fork t_1, S_0x156f5fda0;
    %jmp t_0;
    .scope S_0x156f5fda0;
t_1 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x156f63290_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x156f61ca0_0, 0;
    %callf/vec4 TD_sdram32_tb.sdram.get_active_port, S_0x156f60570;
    %store/vec4 v0x156f5ff10_0, 0, 45;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x156f63080_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x156f60c00_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x156f60c00_0, 4, 5;
    %load/vec4 v0x156f5ff10_0;
    %parti/u 9, 36, 32;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x156f60c00_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x156f61e00_0, 0;
    %load/vec4 v0x156f5ff10_0;
    %parti/u 32, 4, 32;
    %assign/vec4 v0x156f63130_0, 0;
    %load/vec4 v0x156f5ff10_0;
    %parti/u 4, 0, 32;
    %inv;
    %assign/vec4 v0x156f60fa0_0, 0;
    %end;
    .scope S_0x156f5e8e0;
t_0 %join;
    %jmp T_9.14;
T_9.12 ;
    %fork t_3, S_0x156f5ffb0;
    %jmp t_2;
    .scope S_0x156f5ffb0;
t_3 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x156f63290_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x156f61d50_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x156f62de0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x156f61ca0_0, 0;
    %callf/vec4 TD_sdram32_tb.sdram.get_active_port, S_0x156f60570;
    %store/vec4 v0x156f60180_0, 0, 45;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x156f62700_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x156f63080_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x156f60c00_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x156f60c00_0, 4, 5;
    %load/vec4 v0x156f60180_0;
    %parti/u 9, 36, 32;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x156f60c00_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x156f60fa0_0, 0;
    %end;
    .scope S_0x156f5e8e0;
t_2 %join;
    %jmp T_9.14;
T_9.13 ;
    %fork t_5, S_0x156f60230;
    %jmp t_4;
    .scope S_0x156f60230;
t_5 ;
    %load/vec4 v0x156f61950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.41, 6;
    %jmp T_9.42;
T_9.41 ;
    %load/vec4 v0x156f625c0_0;
    %store/vec4 v0x156f604c0_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x156f60410_0, 0, 4;
    %jmp T_9.42;
T_9.42 ;
    %pop/vec4 1;
    %load/vec4 v0x156f62de0_0;
    %load/vec4 v0x156f60410_0;
    %cmp/u;
    %jmp/0xz  T_9.43, 5;
    %load/vec4 v0x156f62de0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x156f62de0_0, 0;
    %jmp T_9.44;
T_9.43 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x156f63290_0, 0;
T_9.44 ;
    %load/vec4 v0x156f62de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.45, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.46, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.47, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.48, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.49, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.50, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.51, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.52, 6;
    %jmp T_9.53;
T_9.45 ;
    %load/vec4 v0x156f631e0_0;
    %store/vec4 v0x156f604c0_0, 0, 32;
    %jmp T_9.53;
T_9.46 ;
    %load/vec4 v0x156f631e0_0;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x156f604c0_0, 4, 32;
    %jmp T_9.53;
T_9.47 ;
    %load/vec4 v0x156f631e0_0;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x156f604c0_0, 4, 32;
    %jmp T_9.53;
T_9.48 ;
    %load/vec4 v0x156f631e0_0;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x156f604c0_0, 4, 32;
    %jmp T_9.53;
T_9.49 ;
    %load/vec4 v0x156f631e0_0;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x156f604c0_0, 4, 32;
    %jmp T_9.53;
T_9.50 ;
    %load/vec4 v0x156f631e0_0;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x156f604c0_0, 4, 32;
    %jmp T_9.53;
T_9.51 ;
    %load/vec4 v0x156f631e0_0;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x156f604c0_0, 4, 32;
    %jmp T_9.53;
T_9.52 ;
    %load/vec4 v0x156f631e0_0;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x156f604c0_0, 4, 32;
    %jmp T_9.53;
T_9.53 ;
    %pop/vec4 1;
    %load/vec4 v0x156f61950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.54, 6;
    %jmp T_9.55;
T_9.54 ;
    %load/vec4 v0x156f604c0_0;
    %assign/vec4 v0x156f625c0_0, 0;
    %load/vec4 v0x156f62de0_0;
    %load/vec4 v0x156f60410_0;
    %cmp/e;
    %jmp/0xz  T_9.56, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x156f628e0_0, 0;
T_9.56 ;
    %jmp T_9.55;
T_9.55 ;
    %pop/vec4 1;
    %end;
    .scope S_0x156f5e8e0;
t_4 %join;
    %jmp T_9.14;
T_9.14 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x156f5e8e0;
T_10 ;
    %vpi_call/w 3 559 "$info", "Instantiated SDRAM with the following settings" {0 0 0};
    %vpi_call/w 3 560 "$info", "  Clock speed %f, period %f", P_0x157035d40, P_0x157035d00 {0 0 0};
    %vpi_call/w 3 566 "$info", "--------------------" {0 0 0};
    %vpi_call/w 3 567 "$info", "Configured values:" {0 0 0};
    %vpi_call/w 3 568 "$info", "  CAS Latency %h", P_0x157035cc0 {0 0 0};
    %vpi_call/w 3 574 "$info", "  Burst length %h", P_0x157035c40 {0 0 0};
    %vpi_call/w 3 580 "$info", "  Burst type %s", "\000Sequential" {0 0 0};
    %vpi_call/w 3 587 "$info", "  Write burst %s", "Single word write" {0 0 0};
    %vpi_call/w 3 594 "$info", "--------------------" {0 0 0};
    %vpi_call/w 3 595 "$info", "Port values:" {0 0 0};
    %vpi_call/w 3 596 "$info", "  Port 0 burst length %d, port width %d", P_0x1570360c0, P_0x157036100 {0 0 0};
    %vpi_call/w 3 602 "$info", "--------------------" {0 0 0};
    %vpi_call/w 3 603 "$info", "Delays:" {0 0 0};
    %vpi_call/w 3 604 "$info", "  Cycles until start inhibit %f, clear inhibit %f", P_0x157036000, P_0x157035f00 {0 0 0};
    %vpi_call/w 3 607 "$info", "  Cycles between autorefresh instances %f", P_0x157035ec0 {0 0 0};
    %vpi_call/w 3 609 "$info", "  CYCLES_FOR_AUTOREFRESH %f", P_0x157035e80 {0 0 0};
    %vpi_call/w 3 610 "$info", "  CYCLES_AFTER_WRITE_FOR_NEXT_COMMAND %f", P_0x157035dc0 {0 0 0};
    %vpi_call/w 3 612 "$info", "  Cycles until between active commands %f, command duration %f", P_0x157035e00, P_0x157035e40 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x156eddbc0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x156f6baa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f6c510_0, 0, 1;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x156f6be70_0, 0, 21;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x156f6c020_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f6c360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f6c140_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x156f6bf90_0, 0, 4;
    %end;
    .thread T_11, $init;
    .scope S_0x156eddbc0;
T_12 ;
    %vpi_call/w 4 7 "$dumpfile", "sdram32_tb.vcd" {0 0 0};
    %vpi_call/w 4 8 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x156eddbc0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x156eddbc0;
T_13 ;
    %delay 5000, 0;
    %load/vec4 v0x156f6baa0_0;
    %inv;
    %assign/vec4 v0x156f6baa0_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x156eddbc0;
T_14 ;
    %wait E_0x156f5e820;
    %vpi_call/w 4 97 "$display", "Time: %0t | Port 0 | RD: %b WR: %b ADDR: %h DIN: %h DOUT: %h READY: %b AVAIL: %b", $time, v0x156f6c140_0, v0x156f6c360_0, v0x156f6be70_0, v0x156f6c020_0, v0x156f6c0b0_0, v0x156f6c2d0_0, v0x156f6bf00_0 {0 0 0};
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x156eddbc0;
T_15 ;
    %wait E_0x156f5e790;
    %vpi_call/w 4 101 "$display", "Time: %0t | CMD: %h SDRAM_DQ: %h SDRAM_A: %h SDRAM_DQM: %b SDRAM_BA: %b SDRAM_nCS: %b SDRAM_nWE: %b SDRAM_nRAS: %b SDRAM_nCAS: %b SDRAM_CKE: %b", $time, v0x156f6c5a0_0, v0x156f6bc00_0, v0x156f6b680_0, v0x156f6bd10_0, v0x156f6b720_0, v0x156f6bb30_0, v0x156f6c630_0, v0x156f6c3f0_0, v0x156f6b7f0_0, v0x156f6b9d0_0 {0 0 0};
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x156eddbc0;
T_16 ;
    %wait E_0x156f5e710;
    %vpi_call/w 4 107 "$display", "Time: %0t | Port 0 | RD: %b WR: %b RDQ: %b WRQ: %b", $time, v0x156f6c140_0, v0x156f6c360_0, v0x156f6c480_0, v0x156f6c700_0 {0 0 0};
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x156eddbc0;
T_17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x156f6c510_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f6c510_0, 0, 1;
T_17.0 ;
    %load/vec4 v0x156f6bde0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_17.1, 6;
    %wait E_0x156f5e6c0;
    %jmp T_17.0;
T_17.1 ;
    %vpi_call/w 4 120 "$display", "Init complete at %t", $time {0 0 0};
    %delay 25000, 0;
T_17.2 ;
    %load/vec4 v0x156f6baa0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_17.3, 6;
    %wait E_0x156f5e660;
    %jmp T_17.2;
T_17.3 ;
    %vpi_call/w 4 127 "$display", "Write 1 at %t", $time {0 0 0};
    %pushi/vec4 8224, 0, 21;
    %store/vec4 v0x156f6be70_0, 0, 21;
    %pushi/vec4 4660, 0, 32;
    %store/vec4 v0x156f6c020_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x156f6bf90_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x156f6c360_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x156f6be70_0, 0, 21;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x156f6c020_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f6c360_0, 0, 1;
T_17.4 ;
    %load/vec4 v0x156f6c2d0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_17.5, 6;
    %wait E_0x156f5e610;
    %jmp T_17.4;
T_17.5 ;
    %delay 5000, 0;
    %vpi_call/w 4 144 "$display", "Write 2 at %t", $time {0 0 0};
    %pushi/vec4 8225, 0, 21;
    %store/vec4 v0x156f6be70_0, 0, 21;
    %pushi/vec4 22136, 0, 32;
    %store/vec4 v0x156f6c020_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x156f6c360_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x156f6be70_0, 0, 21;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x156f6c020_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f6c360_0, 0, 1;
T_17.6 ;
    %load/vec4 v0x156f6c2d0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_17.7, 6;
    %wait E_0x156f5e610;
    %jmp T_17.6;
T_17.7 ;
    %delay 5000, 0;
    %vpi_call/w 4 160 "$display", "Write 3 at %t", $time {0 0 0};
    %pushi/vec4 8226, 0, 21;
    %store/vec4 v0x156f6be70_0, 0, 21;
    %pushi/vec4 39612, 0, 32;
    %store/vec4 v0x156f6c020_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x156f6c360_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x156f6be70_0, 0, 21;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x156f6c020_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f6c360_0, 0, 1;
T_17.8 ;
    %load/vec4 v0x156f6c2d0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_17.9, 6;
    %wait E_0x156f5e610;
    %jmp T_17.8;
T_17.9 ;
    %delay 5000, 0;
    %vpi_call/w 4 175 "$display", "Write 4 at %t", $time {0 0 0};
    %pushi/vec4 8227, 0, 21;
    %store/vec4 v0x156f6be70_0, 0, 21;
    %pushi/vec4 57072, 0, 32;
    %store/vec4 v0x156f6c020_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x156f6c360_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x156f6be70_0, 0, 21;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x156f6c020_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f6c360_0, 0, 1;
T_17.10 ;
    %load/vec4 v0x156f6c2d0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_17.11, 6;
    %wait E_0x156f5e610;
    %jmp T_17.10;
T_17.11 ;
    %delay 5000, 0;
    %vpi_call/w 4 190 "$display", "Write 5 at %t", $time {0 0 0};
    %pushi/vec4 8228, 0, 21;
    %store/vec4 v0x156f6be70_0, 0, 21;
    %pushi/vec4 65244, 0, 32;
    %store/vec4 v0x156f6c020_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x156f6c360_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x156f6be70_0, 0, 21;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x156f6c020_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f6c360_0, 0, 1;
T_17.12 ;
    %load/vec4 v0x156f6c2d0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_17.13, 6;
    %wait E_0x156f5e610;
    %jmp T_17.12;
T_17.13 ;
    %delay 5000, 0;
    %vpi_call/w 4 205 "$display", "Write 6 at %t", $time {0 0 0};
    %pushi/vec4 8229, 0, 21;
    %store/vec4 v0x156f6be70_0, 0, 21;
    %pushi/vec4 47768, 0, 32;
    %store/vec4 v0x156f6c020_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x156f6c360_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x156f6be70_0, 0, 21;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x156f6c020_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f6c360_0, 0, 1;
T_17.14 ;
    %load/vec4 v0x156f6c2d0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_17.15, 6;
    %wait E_0x156f5e610;
    %jmp T_17.14;
T_17.15 ;
    %delay 5000, 0;
    %vpi_call/w 4 220 "$display", "Write 7 at %t", $time {0 0 0};
    %pushi/vec4 8230, 0, 21;
    %store/vec4 v0x156f6be70_0, 0, 21;
    %pushi/vec4 30292, 0, 32;
    %store/vec4 v0x156f6c020_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x156f6c360_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x156f6be70_0, 0, 21;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x156f6c020_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f6c360_0, 0, 1;
T_17.16 ;
    %load/vec4 v0x156f6c2d0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_17.17, 6;
    %wait E_0x156f5e610;
    %jmp T_17.16;
T_17.17 ;
    %delay 5000, 0;
    %vpi_call/w 4 235 "$display", "Write 8 at %t", $time {0 0 0};
    %pushi/vec4 8231, 0, 21;
    %store/vec4 v0x156f6be70_0, 0, 21;
    %pushi/vec4 12816, 0, 32;
    %store/vec4 v0x156f6c020_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x156f6c360_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x156f6be70_0, 0, 21;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x156f6c020_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f6c360_0, 0, 1;
T_17.18 ;
    %load/vec4 v0x156f6c2d0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_17.19, 6;
    %wait E_0x156f5e610;
    %jmp T_17.18;
T_17.19 ;
    %delay 5000, 0;
    %vpi_call/w 4 251 "$display", "Read 1 at %t", $time {0 0 0};
    %pushi/vec4 8224, 0, 21;
    %store/vec4 v0x156f6be70_0, 0, 21;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x156f6c020_0, 0, 32;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x156f6bf90_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x156f6c140_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x156f6be70_0, 0, 21;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f6c140_0, 0, 1;
T_17.20 ;
    %load/vec4 v0x156f6c2d0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_17.21, 6;
    %wait E_0x156f5e610;
    %jmp T_17.20;
T_17.21 ;
    %delay 5000, 0;
    %vpi_call/w 4 266 "$display", "Read 2 at %t", $time {0 0 0};
    %pushi/vec4 8225, 0, 21;
    %store/vec4 v0x156f6be70_0, 0, 21;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x156f6c020_0, 0, 32;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x156f6bf90_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x156f6c140_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x156f6be70_0, 0, 21;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f6c140_0, 0, 1;
T_17.22 ;
    %load/vec4 v0x156f6c2d0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_17.23, 6;
    %wait E_0x156f5e610;
    %jmp T_17.22;
T_17.23 ;
T_17.24 ;
    %load/vec4 v0x156f62e90_0;
    %pad/u 32;
    %pushi/vec4 751, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_17.25, 6;
    %wait E_0x156f5e5c0;
    %jmp T_17.24;
T_17.25 ;
    %delay 5000, 0;
    %vpi_call/w 4 281 "$display", "refresh 1 at %t", $time {0 0 0};
    %pushi/vec4 8226, 0, 21;
    %store/vec4 v0x156f6be70_0, 0, 21;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x156f6c020_0, 0, 32;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x156f6bf90_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x156f6c140_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x156f6be70_0, 0, 21;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156f6c140_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call/w 4 297 "$finish" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "../sdram.sv";
    "sdram32_tb.sv";
    "mt48lc2m32b2.v";
