# //  Questa Sim-64
# //  Version 2019.4_2 linux_x86_64 Dec  7 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
do compile.do; do elaborate.do; do simulate.do
# ** Warning: Multiple occurences of ini variable blk_mem_gen_v8_4_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable blk_mem_gen_v8_4_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable iomodule_v3_1_4 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable iomodule_v3_1_4 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lib_cdc_v1_0_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lib_cdc_v1_0_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_bram_if_cntlr_v4_0_15 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_bram_if_cntlr_v4_0_15 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_v10_v3_0_9 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_v10_v3_0_9 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable microblaze_v11_0_0 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable microblaze_v11_0_0 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable proc_sys_reset_v5_0_13 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable proc_sys_reset_v5_0_13 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xpm are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xpm are found, only first occurence will be considered.
# QuestaSim-64 vmap 2019.4_2 Lib Mapping Utility 2019.12 Dec  7 2019
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: Multiple occurences of ini variable blk_mem_gen_v8_4_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable blk_mem_gen_v8_4_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable iomodule_v3_1_4 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable iomodule_v3_1_4 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lib_cdc_v1_0_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lib_cdc_v1_0_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_bram_if_cntlr_v4_0_15 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_bram_if_cntlr_v4_0_15 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_v10_v3_0_9 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_v10_v3_0_9 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable microblaze_v11_0_0 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable microblaze_v11_0_0 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable proc_sys_reset_v5_0_13 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable proc_sys_reset_v5_0_13 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xpm are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xpm are found, only first occurence will be considered.
# QuestaSim-64 vmap 2019.4_2 Lib Mapping Utility 2019.12 Dec  7 2019
# vmap xpm questa_lib/msim/xpm 
# Modifying modelsim.ini
# ** Warning: Multiple occurences of ini variable blk_mem_gen_v8_4_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable blk_mem_gen_v8_4_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable iomodule_v3_1_4 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable iomodule_v3_1_4 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lib_cdc_v1_0_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lib_cdc_v1_0_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_bram_if_cntlr_v4_0_15 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_bram_if_cntlr_v4_0_15 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_v10_v3_0_9 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_v10_v3_0_9 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable microblaze_v11_0_0 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable microblaze_v11_0_0 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable proc_sys_reset_v5_0_13 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable proc_sys_reset_v5_0_13 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xpm are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xpm are found, only first occurence will be considered.
# QuestaSim-64 vmap 2019.4_2 Lib Mapping Utility 2019.12 Dec  7 2019
# vmap microblaze_v11_0_0 questa_lib/msim/microblaze_v11_0_0 
# Modifying modelsim.ini
# ** Warning: Multiple occurences of ini variable blk_mem_gen_v8_4_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable blk_mem_gen_v8_4_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable iomodule_v3_1_4 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable iomodule_v3_1_4 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lib_cdc_v1_0_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lib_cdc_v1_0_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_bram_if_cntlr_v4_0_15 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_bram_if_cntlr_v4_0_15 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_v10_v3_0_9 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_v10_v3_0_9 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable microblaze_v11_0_0 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable microblaze_v11_0_0 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable proc_sys_reset_v5_0_13 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable proc_sys_reset_v5_0_13 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xpm are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xpm are found, only first occurence will be considered.
# QuestaSim-64 vmap 2019.4_2 Lib Mapping Utility 2019.12 Dec  7 2019
# vmap lib_cdc_v1_0_2 questa_lib/msim/lib_cdc_v1_0_2 
# Modifying modelsim.ini
# ** Warning: Multiple occurences of ini variable blk_mem_gen_v8_4_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable blk_mem_gen_v8_4_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable iomodule_v3_1_4 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable iomodule_v3_1_4 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lib_cdc_v1_0_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lib_cdc_v1_0_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_bram_if_cntlr_v4_0_15 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_bram_if_cntlr_v4_0_15 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_v10_v3_0_9 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_v10_v3_0_9 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable microblaze_v11_0_0 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable microblaze_v11_0_0 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable proc_sys_reset_v5_0_13 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable proc_sys_reset_v5_0_13 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xpm are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xpm are found, only first occurence will be considered.
# QuestaSim-64 vmap 2019.4_2 Lib Mapping Utility 2019.12 Dec  7 2019
# vmap proc_sys_reset_v5_0_13 questa_lib/msim/proc_sys_reset_v5_0_13 
# Modifying modelsim.ini
# ** Warning: Multiple occurences of ini variable blk_mem_gen_v8_4_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable blk_mem_gen_v8_4_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable iomodule_v3_1_4 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable iomodule_v3_1_4 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lib_cdc_v1_0_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lib_cdc_v1_0_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_bram_if_cntlr_v4_0_15 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_bram_if_cntlr_v4_0_15 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_v10_v3_0_9 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_v10_v3_0_9 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable microblaze_v11_0_0 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable microblaze_v11_0_0 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable proc_sys_reset_v5_0_13 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable proc_sys_reset_v5_0_13 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xpm are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xpm are found, only first occurence will be considered.
# QuestaSim-64 vmap 2019.4_2 Lib Mapping Utility 2019.12 Dec  7 2019
# vmap lmb_v10_v3_0_9 questa_lib/msim/lmb_v10_v3_0_9 
# Modifying modelsim.ini
# ** Warning: Multiple occurences of ini variable blk_mem_gen_v8_4_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable blk_mem_gen_v8_4_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable iomodule_v3_1_4 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable iomodule_v3_1_4 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lib_cdc_v1_0_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lib_cdc_v1_0_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_bram_if_cntlr_v4_0_15 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_bram_if_cntlr_v4_0_15 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_v10_v3_0_9 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_v10_v3_0_9 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable microblaze_v11_0_0 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable microblaze_v11_0_0 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable proc_sys_reset_v5_0_13 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable proc_sys_reset_v5_0_13 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xpm are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xpm are found, only first occurence will be considered.
# QuestaSim-64 vmap 2019.4_2 Lib Mapping Utility 2019.12 Dec  7 2019
# vmap lmb_bram_if_cntlr_v4_0_15 questa_lib/msim/lmb_bram_if_cntlr_v4_0_15 
# Modifying modelsim.ini
# ** Warning: Multiple occurences of ini variable blk_mem_gen_v8_4_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable blk_mem_gen_v8_4_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable iomodule_v3_1_4 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable iomodule_v3_1_4 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lib_cdc_v1_0_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lib_cdc_v1_0_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_bram_if_cntlr_v4_0_15 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_bram_if_cntlr_v4_0_15 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_v10_v3_0_9 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_v10_v3_0_9 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable microblaze_v11_0_0 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable microblaze_v11_0_0 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable proc_sys_reset_v5_0_13 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable proc_sys_reset_v5_0_13 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xpm are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xpm are found, only first occurence will be considered.
# QuestaSim-64 vmap 2019.4_2 Lib Mapping Utility 2019.12 Dec  7 2019
# vmap blk_mem_gen_v8_4_2 questa_lib/msim/blk_mem_gen_v8_4_2 
# Modifying modelsim.ini
# ** Warning: Multiple occurences of ini variable blk_mem_gen_v8_4_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable blk_mem_gen_v8_4_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable iomodule_v3_1_4 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable iomodule_v3_1_4 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lib_cdc_v1_0_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lib_cdc_v1_0_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_bram_if_cntlr_v4_0_15 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_bram_if_cntlr_v4_0_15 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_v10_v3_0_9 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_v10_v3_0_9 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable microblaze_v11_0_0 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable microblaze_v11_0_0 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable proc_sys_reset_v5_0_13 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable proc_sys_reset_v5_0_13 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xpm are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xpm are found, only first occurence will be considered.
# QuestaSim-64 vmap 2019.4_2 Lib Mapping Utility 2019.12 Dec  7 2019
# vmap iomodule_v3_1_4 questa_lib/msim/iomodule_v3_1_4 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 10:17:23 on Oct 15,2021
# vlog -reportprogress 300 -work xil_defaultlib -64 -sv "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports" /home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv 
# -- Compiling module xpm_memory_base
# -- Compiling module asym_bwe_bb
# -- Compiling module xpm_memory_dpdistram
# -- Compiling module xpm_memory_dprom
# -- Compiling module xpm_memory_sdpram
# -- Compiling module xpm_memory_spram
# -- Compiling module xpm_memory_sprom
# -- Compiling module xpm_memory_tdpram
# 
# Top level modules:
# 	xpm_memory_dpdistram
# 	xpm_memory_dprom
# 	xpm_memory_sdpram
# 	xpm_memory_spram
# 	xpm_memory_sprom
# 	xpm_memory_tdpram
# End time: 10:17:23 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 10:17:23 on Oct 15,2021
# vcom -reportprogress 300 -work xpm -64 -93 /home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package VCOMPONENTS
# End time: 10:17:23 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 10:17:23 on Oct 15,2021
# vcom -reportprogress 300 -work microblaze_v11_0_0 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/microblaze_v11_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 10:17:30 on Oct 15,2021, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 10:17:30 on Oct 15,2021
# vcom -reportprogress 300 -work xil_defaultlib -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_0/sim/bd_c703_microblaze_I_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bd_c703_microblaze_I_0
# -- Compiling architecture bd_c703_microblaze_I_0_arch of bd_c703_microblaze_I_0
# End time: 10:17:30 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 10:17:30 on Oct 15,2021
# vcom -reportprogress 300 -work lib_cdc_v1_0_2 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lib_cdc_v1_0_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity cdc_sync
# -- Compiling architecture implementation of cdc_sync
# End time: 10:17:31 on Oct 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 10:17:31 on Oct 15,2021
# vcom -reportprogress 300 -work proc_sys_reset_v5_0_13 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/proc_sys_reset_v5_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity upcnt_n
# -- Compiling architecture imp of upcnt_n
# -- Compiling entity sequence_psr
# -- Compiling architecture imp of sequence_psr
# -- Loading entity upcnt_n
# -- Compiling entity lpf
# -- Compiling architecture imp of lpf
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity cdc_sync
# -- Compiling entity proc_sys_reset
# -- Compiling architecture imp of proc_sys_reset
# -- Loading entity lpf
# -- Loading entity sequence_psr
# End time: 10:17:32 on Oct 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 10:17:32 on Oct 15,2021
# vcom -reportprogress 300 -work xil_defaultlib -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_1/sim/bd_c703_rst_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity proc_sys_reset
# -- Compiling entity bd_c703_rst_0_0
# -- Compiling architecture bd_c703_rst_0_0_arch of bd_c703_rst_0_0
# End time: 10:17:33 on Oct 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 10:17:33 on Oct 15,2021
# vcom -reportprogress 300 -work lmb_v10_v3_0_9 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lmb_v10_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lmb_v10
# -- Compiling architecture IMP of lmb_v10
# End time: 10:17:34 on Oct 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 10:17:34 on Oct 15,2021
# vcom -reportprogress 300 -work xil_defaultlib -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_2/sim/bd_c703_ilmb_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_3/sim/bd_c703_dlmb_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_v10
# -- Compiling entity bd_c703_ilmb_0
# -- Compiling architecture bd_c703_ilmb_0_arch of bd_c703_ilmb_0
# -- Compiling entity bd_c703_dlmb_0
# -- Compiling architecture bd_c703_dlmb_0_arch of bd_c703_dlmb_0
# End time: 10:17:34 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 10:17:34 on Oct 15,2021
# vcom -reportprogress 300 -work lmb_bram_if_cntlr_v4_0_15 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package lmb_bram_if_funcs
# -- Loading package NUMERIC_STD
# -- Compiling package body lmb_bram_if_funcs
# -- Loading package lmb_bram_if_funcs
# -- Loading package lmb_bram_if_funcs
# -- Compiling entity MB_LUT6
# -- Compiling architecture IMP of MB_LUT6
# -- Compiling entity MB_MUXCY
# -- Compiling architecture IMP of MB_MUXCY
# -- Compiling entity MB_XORCY
# -- Compiling architecture IMP of MB_XORCY
# -- Compiling entity MB_MUXF7
# -- Compiling architecture IMP of MB_MUXF7
# -- Compiling entity MB_MUXF8
# -- Compiling architecture IMP of MB_MUXF8
# -- Compiling entity MB_FDRE
# -- Compiling architecture IMP of MB_FDRE
# -- Compiling entity XOR18
# -- Compiling architecture IMP of XOR18
# -- Compiling entity Parity
# -- Compiling architecture IMP of Parity
# -- Compiling entity ParityEnable
# -- Compiling architecture IMP of ParityEnable
# -- Compiling entity checkbit_handler
# -- Compiling architecture IMP of checkbit_handler
# -- Compiling entity Correct_One_Bit
# -- Compiling architecture IMP of Correct_One_Bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pselect_mask
# -- Compiling architecture imp of pselect_mask
# -- Compiling entity axi_interface
# -- Compiling architecture IMP of axi_interface
# -- Compiling entity lmb_mux
# -- Compiling architecture imp of lmb_mux
# -- Compiling entity lmb_bram_if_cntlr
# -- Compiling architecture imp of lmb_bram_if_cntlr
# End time: 10:17:35 on Oct 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 10:17:35 on Oct 15,2021
# vcom -reportprogress 300 -work xil_defaultlib -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_4/sim/bd_c703_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_5/sim/bd_c703_ilmb_cntlr_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_bram_if_cntlr
# -- Compiling entity bd_c703_dlmb_cntlr_0
# -- Compiling architecture bd_c703_dlmb_cntlr_0_arch of bd_c703_dlmb_cntlr_0
# -- Compiling entity bd_c703_ilmb_cntlr_0
# -- Compiling architecture bd_c703_ilmb_cntlr_0_arch of bd_c703_ilmb_cntlr_0
# End time: 10:17:35 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 10:17:35 on Oct 15,2021
# vlog -reportprogress 300 -work blk_mem_gen_v8_4_2 -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v 
# -- Compiling module STATE_LOGIC_v8_4
# -- Compiling module beh_vlog_muxf7_v8_4
# -- Compiling module beh_vlog_ff_clr_v8_4
# -- Compiling module beh_vlog_ff_pre_v8_4
# -- Compiling module beh_vlog_ff_ce_clr_v8_4
# -- Compiling module write_netlist_v8_4
# -- Compiling module read_netlist_v8_4
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_regs_fwd_v8_4
# -- Compiling module blk_mem_gen_v8_4_2_output_stage
# -- Compiling module blk_mem_gen_v8_4_2_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_4_2_mem_module
# -- Compiling module blk_mem_gen_v8_4_2
# 
# Top level modules:
# 	blk_mem_gen_v8_4_2
# End time: 10:17:36 on Oct 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 10:17:36 on Oct 15,2021
# vlog -reportprogress 300 -work xil_defaultlib -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_6/sim/bd_c703_lmb_bram_I_0.v 
# -- Compiling module bd_c703_lmb_bram_I_0
# 
# Top level modules:
# 	bd_c703_lmb_bram_I_0
# End time: 10:17:36 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 10:17:36 on Oct 15,2021
# vcom -reportprogress 300 -work xil_defaultlib -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_7/sim/bd_c703_second_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_8/sim/bd_c703_second_ilmb_cntlr_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_bram_if_cntlr
# -- Compiling entity bd_c703_second_dlmb_cntlr_0
# -- Compiling architecture bd_c703_second_dlmb_cntlr_0_arch of bd_c703_second_dlmb_cntlr_0
# -- Compiling entity bd_c703_second_ilmb_cntlr_0
# -- Compiling architecture bd_c703_second_ilmb_cntlr_0_arch of bd_c703_second_ilmb_cntlr_0
# End time: 10:17:36 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 10:17:37 on Oct 15,2021
# vlog -reportprogress 300 -work xil_defaultlib -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_9/sim/bd_c703_second_lmb_bram_I_0.v 
# -- Compiling module bd_c703_second_lmb_bram_I_0
# 
# Top level modules:
# 	bd_c703_second_lmb_bram_I_0
# End time: 10:17:37 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 10:17:37 on Oct 15,2021
# vcom -reportprogress 300 -work iomodule_v3_1_4 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/iomodule_v3_1_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package IOModule_Vote_Pkg
# -- Compiling package body IOModule_Vote_Pkg
# -- Loading package IOModule_Vote_Pkg
# -- Compiling package iomodule_funcs
# -- Loading package NUMERIC_STD
# -- Compiling package body iomodule_funcs
# -- Loading package iomodule_funcs
# -- Loading package iomodule_funcs
# -- Compiling entity XIL_SRL16E
# -- Compiling architecture IMP of XIL_SRL16E
# -- Compiling entity XIL_SRLC16E
# -- Compiling architecture IMP of XIL_SRLC16E
# -- Compiling entity MB_MUXCY
# -- Compiling architecture IMP of MB_MUXCY
# -- Compiling entity MB_XORCY
# -- Compiling architecture IMP of MB_XORCY
# -- Compiling entity MB_MUXCY_XORCY
# -- Compiling architecture IMP of MB_MUXCY_XORCY
# -- Compiling entity MB_FDR
# -- Compiling architecture IMP of MB_FDR
# -- Compiling entity MB_FDRE
# -- Compiling architecture IMP of MB_FDRE
# -- Compiling entity MB_FDSE
# -- Compiling architecture IMP of MB_FDSE
# -- Compiling entity MB_MULT_AND
# -- Compiling architecture IMP of MB_MULT_AND
# -- Compiling entity MB_LUT3
# -- Compiling architecture IMP of MB_LUT3
# -- Compiling entity MB_MUXF5
# -- Compiling architecture IMP of MB_MUXF5
# -- Compiling entity MB_MUXF6
# -- Compiling architecture IMP of MB_MUXF6
# -- Compiling entity mb_sync_bit
# -- Compiling architecture IMP of mb_sync_bit
# -- Loading entity mb_sync_bit
# -- Compiling entity mb_sync_vec
# -- Compiling architecture IMP of mb_sync_vec
# -- Compiling entity mb_sync_reset
# -- Compiling architecture IMP of mb_sync_reset
# -- Compiling entity Divide_part
# -- Compiling architecture VHDL_RTL of Divide_part
# -- Compiling entity FIT_Module
# -- Loading package IOModule_Vote_Pkg
# -- Compiling architecture VHDL_RTL of FIT_Module
# -- Compiling entity GPI_Module
# -- Compiling architecture IMP of GPI_Module
# -- Compiling entity GPO_Module
# -- Compiling architecture IMP of GPO_Module
# -- Compiling entity intr_ctrl
# -- Compiling architecture IMP of intr_ctrl
# -- Compiling entity PIT_Module
# -- Compiling architecture IMP of PIT_Module
# -- Compiling entity Uart_Control_Status
# -- Compiling architecture IMP of Uart_Control_Status
# -- Compiling entity UART_Receive
# -- Compiling architecture IMP of UART_Receive
# -- Compiling entity UART_Transmit
# -- Compiling architecture IMP of UART_Transmit
# -- Compiling entity Iomodule_core
# -- Compiling architecture IMP of iomodule_core
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pselect_mask
# -- Compiling architecture imp of pselect_mask
# -- Loading entity Iomodule_core
# -- Loading entity pselect_mask
# -- Compiling entity iomodule
# -- Compiling architecture IMP of iomodule
# End time: 10:17:38 on Oct 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 10:17:38 on Oct 15,2021
# vcom -reportprogress 300 -work xil_defaultlib -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_10/sim/bd_c703_iomodule_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package iomodule_funcs
# -- Loading entity Iomodule_core
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity pselect_mask
# -- Loading entity iomodule
# -- Compiling entity bd_c703_iomodule_0_0
# -- Compiling architecture bd_c703_iomodule_0_0_arch of bd_c703_iomodule_0_0
# End time: 10:17:39 on Oct 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 10:17:39 on Oct 15,2021
# vlog -reportprogress 300 -work xil_defaultlib -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/sim/bd_c703.v /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_0/sim/ddr4_microblaze_mcs.v 
# -- Compiling module bd_c703
# -- Compiling module ddr4_microblaze_mcs
# 
# Top level modules:
# 	ddr4_microblaze_mcs
# End time: 10:17:39 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 10:17:39 on Oct 15,2021
# vlog -reportprogress 300 -work xil_defaultlib -64 -sv "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/ip_top/ddr4_phy.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_wtr.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ref.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_rd_wr.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_periodic.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_group.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ctl.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_p.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_c.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_a.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_timer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_rank.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_wr_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_rd_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_ar_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_aw_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_b_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_fifo.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_r_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_w_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_a_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_register_slice.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axic_register_slice.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_and.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_and.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_or.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_or.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_command_fifo.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel_static.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_r_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_w_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_addr_decode.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_read.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg_bank.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_write.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/clocking/ddr4_v2_2_infrastructure.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_write.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_byte.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_bit.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_sync.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_read.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_rd_en.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_pi.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_mc_odt.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_config_rom.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_addr_decode.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_dp_AB9.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4_mem_intfc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_ddr4_cal_riu.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/tb/microblaze_mcs_0.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/arch_package.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/proj_package.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_model.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_opcode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_tg_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_boot_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_custom_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_chk.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_prbs_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/example_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/interface.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/sim_tb_top.sv 
# -- Compiling module ddr4_phy_v2_2_0_xiphy_behav
# -- Compiling module ddr4_phy_v2_2_0_bitslice_behav
# -- Compiling module ddr4_phy_v2_2_0_fifo_sv
# -- Compiling module ddr4_phy_v2_2_0_xiphy
# -- Compiling module ddr4_phy_v2_2_0_iob_byte
# -- Compiling module ddr4_phy_v2_2_0_iob
# -- Compiling module ddr4_phy_v2_2_0_pll
# -- Compiling module ddr4_phy_v2_2_0_xiphy_tristate_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_riuor_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_control_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_byte_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_bitslice_wrapper
# -- Compiling module ddr4_phy_ddr4
# -- Compiling module ddr4_phy
# -- Compiling module ddr4_v2_2_6_mc_wtr
# -- Compiling module ddr4_v2_2_6_mc_ref
# -- Compiling module ddr4_v2_2_6_mc_rd_wr
# -- Compiling module ddr4_v2_2_6_mc_periodic
# -- Compiling module ddr4_v2_2_6_mc_group
# -- Compiling module ddr4_v2_2_6_mc_ecc_merge_enc
# -- Compiling module ddr4_v2_2_6_mc_ecc_gen
# -- Compiling module ddr4_v2_2_6_mc_ecc_fi_xor
# -- Compiling module ddr4_v2_2_6_mc_ecc_dec_fix
# -- Compiling module ddr4_v2_2_6_mc_ecc_buf
# -- Compiling module ddr4_v2_2_6_mc_ecc
# -- Compiling module ddr4_v2_2_6_mc_ctl
# -- Compiling module ddr4_v2_2_6_mc_cmd_mux_c
# -- Compiling module ddr4_v2_2_6_mc_cmd_mux_ap
# -- Compiling module ddr4_v2_2_6_mc_arb_p
# -- Compiling module ddr4_v2_2_6_mc_arb_mux_p
# -- Compiling module ddr4_v2_2_6_mc_arb_c
# -- Compiling module ddr4_v2_2_6_mc_arb_a
# -- Compiling module ddr4_v2_2_6_mc_act_timer
# -- Compiling module ddr4_v2_2_6_mc_act_rank
# -- Compiling module ddr4_v2_2_6_mc
# -- Compiling module ddr4_v2_2_6_ui_wr_data
# -- Compiling module ddr4_v2_2_6_ui_rd_data
# -- Compiling module ddr4_v2_2_6_ui_cmd
# -- Compiling module ddr4_v2_2_6_ui
# -- Compiling module ddr4_v2_2_6_axi_ar_channel
# -- Compiling module ddr4_v2_2_6_axi_aw_channel
# -- Compiling module ddr4_v2_2_6_axi_b_channel
# -- Compiling module ddr4_v2_2_6_axi_cmd_arbiter
# -- Compiling module ddr4_v2_2_6_axi_cmd_fsm
# -- Compiling module ddr4_v2_2_6_axi_cmd_translator
# -- Compiling module ddr4_v2_2_6_axi_fifo
# -- Compiling module ddr4_v2_2_6_axi_incr_cmd
# -- Compiling module ddr4_v2_2_6_axi_r_channel
# -- Compiling module ddr4_v2_2_6_axi_w_channel
# -- Compiling module ddr4_v2_2_6_axi_wr_cmd_fsm
# -- Compiling module ddr4_v2_2_6_axi_wrap_cmd
# -- Compiling module ddr4_v2_2_6_a_upsizer
# -- Compiling module ddr4_v2_2_6_axi
# -- Compiling module ddr4_v2_2_6_axi_register_slice
# -- Compiling module ddr4_v2_2_6_axi_upsizer
# -- Compiling module ddr4_v2_2_6_axic_register_slice
# -- Compiling module ddr4_v2_2_6_carry_and
# -- Compiling module ddr4_v2_2_6_carry_latch_and
# -- Compiling module ddr4_v2_2_6_carry_latch_or
# -- Compiling module ddr4_v2_2_6_carry_or
# -- Compiling module ddr4_v2_2_6_command_fifo
# -- Compiling module ddr4_v2_2_6_comparator
# -- Compiling module ddr4_v2_2_6_comparator_sel
# -- Compiling module ddr4_v2_2_6_comparator_sel_static
# -- Compiling module ddr4_v2_2_6_r_upsizer
# -- Compiling module ddr4_v2_2_6_w_upsizer
# -- Compiling module ddr4_v2_2_6_axi_ctrl_addr_decode
# -- Compiling module ddr4_v2_2_6_axi_ctrl_read
# -- Compiling module ddr4_v2_2_6_axi_ctrl_reg_bank
# -- Compiling module ddr4_v2_2_6_axi_ctrl_reg
# -- Compiling module ddr4_v2_2_6_axi_ctrl_top
# -- Compiling module ddr4_v2_2_6_axi_ctrl_write
# -- Compiling module ddr4_v2_2_6_infrastructure
# -- Compiling module ddr4_v2_2_6_cal_xsdb_bram
# -- Compiling module ddr4_v2_2_6_cal_write
# -- Compiling module ddr4_v2_2_6_cal_wr_byte
# -- Compiling module ddr4_v2_2_6_cal_wr_bit
# -- Compiling module ddr4_v2_2_6_cal_sync
# -- Compiling module ddr4_v2_2_6_cal_read
# -- Compiling module ddr4_v2_2_6_cal_rd_en
# -- Compiling module ddr4_v2_2_6_cal_pi
# -- Compiling module ddr4_v2_2_6_cal_mc_odt
# -- Compiling module ddr4_v2_2_6_cal_debug_microblaze
# -- Compiling module ddr4_v2_2_6_cal_cplx_data
# -- Compiling module ddr4_v2_2_6_cal_cplx
# -- Compiling module ddr4_v2_2_6_cal_config_rom
# -- Compiling module ddr4_v2_2_6_cal_addr_decode
# -- Compiling module ddr4_v2_2_6_cal_top
# -- Compiling module ddr4_v2_2_6_cal_xsdb_arbiter
# -- Compiling module ddr4_v2_2_6_cal
# -- Compiling module ddr4_v2_2_6_chipscope_xsdb_slave
# -- Compiling module ddr4_v2_2_6_cfg_mem_mod
# -- Compiling module ddr4_v2_2_6_bram_tdp
# -- Compiling module ddr4
# -- Compiling module ddr4_ddr4
# -- Compiling module ddr4_ddr4_mem_intfc
# -- Compiling module ddr4_ddr4_cal_riu
# -- Compiling module ddr4_microblaze_mcs
# -- Compiling module microblaze_mcs
# -- Compiling package arch_package
# -- Compiling package proj_package
# -- Importing package arch_package
# -- Importing package arch_package
# -- Importing package proj_package
# -- Compiling module ddr4_v2_2_6_axi_opcode_gen
# -- Compiling module ddr4_v2_2_6_axi_tg_top
# -- Compiling module ddr4_v2_2_6_axi_wrapper
# -- Compiling module ddr4_v2_2_6_boot_mode_gen
# -- Compiling module ddr4_v2_2_6_custom_mode_gen
# -- Compiling module ddr4_v2_2_6_data_chk
# -- Compiling module ddr4_v2_2_6_data_gen
# -- Compiling module prbs_data_gen
# -- Compiling module ddr4_v2_2_6_prbs_mode_gen
# -- Compiling module example_top
# -- Compiling interface DDR4_if
# -- Compiling module sim_tb_top
# 
# Top level modules:
# 	sim_tb_top
# End time: 10:17:42 on Oct 15,2021, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 10:17:42 on Oct 15,2021
# vlog -reportprogress 300 -work xil_defaultlib /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/questa/glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 10:17:42 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 10:17:42 on Oct 15,2021
# vopt -reportprogress 300 "+acc" -l elaborate.log -L xil_defaultlib -L xpm -L microblaze_v11_0_0 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L blk_mem_gen_v8_4_2 -L iomodule_v3_1_4 -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.sim_tb_top xil_defaultlib.glbl -o sim_tb_top_opt 
# 
# Top level modules:
# 	sim_tb_top
# 	glbl
# 
# Analyzing design...
# -- Loading module sim_tb_top
# -- Importing package arch_package
# -- Loading module example_top
# -- Loading module ddr4
# -- Loading module ddr4_ddr4
# -- Loading module ddr4_v2_2_6_infrastructure
# -- Loading module unisims_ver.BUFG
# -- Loading module ddr4_ddr4_mem_intfc
# -- Loading module ddr4_phy
# -- Loading module ddr4_phy_ddr4
# -- Loading module unisims_ver.OBUF
# -- Loading module ddr4_phy_v2_2_0_pll
# -- Loading module ddr4_phy_v2_2_0_iob
# -- Loading module ddr4_v2_2_6_mc
# -- Loading module ddr4_v2_2_6_mc_act_timer
# -- Loading module ddr4_v2_2_6_mc_arb_a
# -- Loading module ddr4_v2_2_6_mc_rd_wr
# -- Loading module ddr4_v2_2_6_mc_arb_c
# -- Loading module ddr4_v2_2_6_mc_arb_mux_p
# -- Loading module ddr4_v2_2_6_mc_arb_p
# -- Loading module ddr4_v2_2_6_mc_cmd_mux_ap
# -- Loading module ddr4_v2_2_6_mc_ctl
# -- Loading module ddr4_v2_2_6_cal_mc_odt
# -- Loading module ddr4_v2_2_6_mc_cmd_mux_c
# -- Loading module ddr4_v2_2_6_mc_ref
# -- Loading module ddr4_v2_2_6_mc_periodic
# -- Loading module ddr4_v2_2_6_mc_ecc
# -- Loading module ddr4_v2_2_6_ui
# -- Loading module ddr4_v2_2_6_ui_cmd
# -- Loading module ddr4_v2_2_6_ui_wr_data
# -- Loading module ddr4_v2_2_6_ui_rd_data
# -- Loading module ddr4_v2_2_6_cal_top
# -- Loading module ddr4_v2_2_6_cal
# -- Loading module ddr4_v2_2_6_cal_debug_microblaze
# -- Loading module ddr4_v2_2_6_cal_addr_decode
# -- Loading module ddr4_v2_2_6_cal_cplx
# -- Loading module ddr4_v2_2_6_cal_cplx_data
# -- Loading module ddr4_v2_2_6_cal_config_rom
# -- Loading module ddr4_v2_2_6_chipscope_xsdb_slave
# -- Loading module ddr4_v2_2_6_cal_xsdb_arbiter
# -- Loading module ddr4_v2_2_6_cal_sync
# -- Loading module ddr4_v2_2_6_cal_xsdb_bram
# -- Loading module ddr4_v2_2_6_cfg_mem_mod
# -- Loading module ddr4_v2_2_6_cal_pi
# -- Loading module ddr4_v2_2_6_cal_read
# -- Loading module ddr4_v2_2_6_cal_write
# -- Loading module ddr4_ddr4_cal_riu
# -- Loading module ddr4_microblaze_mcs
# -- Loading module microblaze_mcs
# -- Loading module unisims_ver.VCC
# -- Loading module unisims_ver.GND
# -- Loading module unisims_ver.FDR
# -- Loading module unisims_ver.FDRE
# -- Loading module unisims_ver.FDS
# -- Loading module unisims_ver.FDSE
# -- Loading module unisims_ver.FD
# -- Loading module unisims_ver.RAM32X1D
# -- Loading module unisims_ver.FDE
# -- Loading module unisims_ver.LUT6_2
# -- Loading module unisims_ver.MUXCY_L
# -- Loading module unisims_ver.MUXCY
# -- Loading module unisims_ver.XORCY
# -- Loading module unisims_ver.MULT_AND
# -- Loading module unisims_ver.LUT2
# -- Loading UDP unisims_ver.x_lut2_mux4
# -- Loading module unisims_ver.LUT3
# -- Loading UDP unisims_ver.x_lut3_mux8
# -- Loading module unisims_ver.LUT4
# -- Loading module unisims_ver.LUT6
# -- Loading module unisims_ver.MUXF5
# -- Loading module unisims_ver.SRL16E
# -- Loading module unisims_ver.LUT5
# -- Loading module unisims_ver.LUT1
# -- Loading UDP unisims_ver.x_lut1_mux2
# -- Loading module unisims_ver.MUXF7
# -- Loading module unisims_ver.INV
# -- Loading module unisims_ver.RAMB36
# -- Loading module unisims_ver.RAMB36E1
# -- Loading module ddr4_v2_2_6_axi
# -- Loading module ddr4_v2_2_6_axi_register_slice
# -- Loading module ddr4_v2_2_6_axic_register_slice
# -- Loading module ddr4_v2_2_6_axi_aw_channel
# -- Loading module ddr4_v2_2_6_axi_cmd_translator
# -- Loading module ddr4_v2_2_6_axi_incr_cmd
# -- Loading module ddr4_v2_2_6_axi_wrap_cmd
# -- Loading module ddr4_v2_2_6_axi_wr_cmd_fsm
# -- Loading module ddr4_v2_2_6_axi_w_channel
# -- Loading module ddr4_v2_2_6_axi_b_channel
# -- Loading module ddr4_v2_2_6_axi_fifo
# -- Loading module ddr4_v2_2_6_axi_ar_channel
# -- Loading module ddr4_v2_2_6_axi_cmd_fsm
# -- Loading module ddr4_v2_2_6_axi_r_channel
# -- Loading module ddr4_v2_2_6_axi_cmd_arbiter
# -- Loading module ddr4_v2_2_6_axi_ctrl_top
# -- Loading module ddr4_v2_2_6_axi_ctrl_write
# -- Loading module ddr4_v2_2_6_axi_ctrl_addr_decode
# -- Loading module ddr4_v2_2_6_axi_ctrl_read
# -- Loading module ddr4_v2_2_6_axi_ctrl_reg_bank
# -- Loading module ddr4_v2_2_6_axi_tg_top
# -- Loading module ddr4_v2_2_6_boot_mode_gen
# -- Loading module ddr4_v2_2_6_prbs_mode_gen
# -- Loading module ddr4_v2_2_6_custom_mode_gen
# -- Loading module ddr4_v2_2_6_axi_opcode_gen
# -- Loading module ddr4_v2_2_6_axi_wrapper
# -- Loading module ddr4_v2_2_6_data_gen
# -- Loading module ddr4_v2_2_6_data_chk
# -- Loading module glbl
# -- Loading module unisims_ver.MMCME4_ADV
# -- Loading module unisims_ver.IBUFDS
# -- Loading module unisims_ver.PLLE4_ADV
# -- Loading module ddr4_phy_v2_2_0_iob_byte
# -- Loading module ddr4_phy_v2_2_0_xiphy_behav
# -- Loading module ddr4_v2_2_6_mc_act_rank
# -- Loading module ddr4_v2_2_6_mc_wtr
# -- Loading module ddr4_v2_2_6_mc_ecc_dec_fix
# -- Loading module ddr4_v2_2_6_mc_ecc_buf
# -- Loading module ddr4_v2_2_6_mc_ecc_merge_enc
# -- Loading module ddr4_v2_2_6_mc_ecc_fi_xor
# -- Loading module ddr4_v2_2_6_mc_ecc_gen
# -- Loading module ddr4_v2_2_6_mc_group
# -- Loading module unisims_ver.RAM32M
# -- Loading module ddr4_v2_2_6_bram_tdp
# -- Loading module ddr4_v2_2_6_cal_wr_byte
# -- Loading module ddr4_v2_2_6_cal_wr_bit
# -- Loading module ddr4_v2_2_6_cal_rd_en
# -- Loading module unisims_ver.RB36_INTERNAL_VLOG
# -- Loading module ddr4_v2_2_6_axi_ctrl_reg
# -- Loading module prbs_data_gen
# -- Loading interface DDR4_if
# -- Importing package proj_package
# -- Loading module unisims_ver.OBUFDS
# -- Loading module unisims_ver.HPIO_VREF
# -- Loading module unisims_ver.IOBUFE3
# -- Loading module unisims_ver.IOBUFDS
# -- Loading module ddr4_phy_v2_2_0_bitslice_behav
# -- Loading module ddr4_phy_v2_2_0_fifo_sv
# Optimizing 291 design-units (inlining 0/1009 module instances, 0/1682 cell instances, 151/151 UDP instances):
# -- Optimizing package arch_package(fast)
# -- Optimizing package proj_package(fast)
# -- Optimizing module unisims_ver.FD(fast__1)
# -- Optimizing module unisims_ver.FDR(fast)
# -- Optimizing module unisims_ver.FDS(fast)
# -- Optimizing module unisims_ver.FDE(fast)
# -- Optimizing module unisims_ver.BUFG(fast)
# -- Optimizing module unisims_ver.MUXCY_L(fast)
# -- Optimizing module unisims_ver.MUXF5(fast)
# -- Optimizing module unisims_ver.XORCY(fast)
# -- Optimizing module unisims_ver.MULT_AND(fast)
# -- Optimizing module unisims_ver.INV(fast)
# -- Optimizing module unisims_ver.VCC(fast)
# -- Optimizing module unisims_ver.GND(fast)
# -- Optimizing interface DDR4_if(fast)
# -- Optimizing module ddr4_v2_2_6_axi_fifo(fast)
# -- Optimizing module ddr4_v2_2_6_axi_ar_channel(fast)
# -- Optimizing module ddr4_v2_2_6_axi_fifo(fast__1)
# -- Optimizing module ddr4_v2_2_6_axi_fifo(fast__2)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_addr_decode(fast)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_addr_decode(fast__1)
# -- Optimizing module prbs_data_gen(fast)
# -- Optimizing module ddr4_v2_2_6_axi_cmd_translator(fast)
# -- Optimizing module ddr4_v2_2_6_axi_cmd_translator(fast__1)
# -- Optimizing module ddr4_v2_2_6_bram_tdp(fast)
# -- Optimizing module ddr4_v2_2_6_mc_arb_p(fast)
# -- Optimizing module unisims_ver.IOBUFDS(fast)
# -- Optimizing module unisims_ver.IBUFDS(fast)
# -- Optimizing module ddr4_v2_2_6_cal_wr_byte(fast)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_write(fast)
# -- Optimizing module ddr4_phy_v2_2_0_fifo_sv(fast)
# -- Optimizing module unisims_ver.FDRE(fast)
# -- Optimizing module unisims_ver.FDSE(fast)
# -- Optimizing module unisims_ver.FDRE(fast__1)
# -- Optimizing module unisims_ver.FDSE(fast__1)
# -- Optimizing module unisims_ver.SRL16E(fast)
# -- Optimizing module unisims_ver.HPIO_VREF(fast)
# -- Optimizing module unisims_ver.RAM32X1D(fast)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__3)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__5)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__7)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__10)
# -- Inlining UDP unisims_ver.x_lut3_mux8
# -- Optimizing module unisims_ver.LUT3(fast)
# -- Optimizing module unisims_ver.LUT3(fast__1)
# -- Optimizing module unisims_ver.LUT3(fast__2)
# -- Optimizing module unisims_ver.LUT3(fast__3)
# -- Optimizing module unisims_ver.LUT3(fast__4)
# -- Optimizing module unisims_ver.LUT3(fast__5)
# -- Optimizing module unisims_ver.LUT3(fast__6)
# -- Optimizing module unisims_ver.LUT3(fast__7)
# -- Optimizing module unisims_ver.LUT3(fast__8)
# -- Optimizing module unisims_ver.LUT3(fast__9)
# -- Optimizing module unisims_ver.LUT3(fast__10)
# -- Optimizing module unisims_ver.LUT3(fast__11)
# -- Optimizing module unisims_ver.LUT3(fast__12)
# -- Optimizing module unisims_ver.LUT3(fast__13)
# -- Optimizing module unisims_ver.LUT3(fast__14)
# -- Optimizing module unisims_ver.LUT3(fast__15)
# -- Optimizing module unisims_ver.LUT3(fast__16)
# -- Optimizing module glbl(fast)
# -- Optimizing module ddr4_microblaze_mcs(fast)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_reg(fast)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_reg(fast__1)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_reg(fast__2)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_reg(fast__3)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_reg(fast__4)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_reg(fast__5)
# -- Optimizing module ddr4_v2_2_6_axi_b_channel(fast)
# -- Optimizing module ddr4_v2_2_6_cal_wr_bit(fast)
# -- Optimizing module ddr4_v2_2_6_axi_wr_cmd_fsm(fast)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_read(fast)
# -- Inlining UDP unisims_ver.x_lut2_mux4
# -- Optimizing module unisims_ver.LUT2(fast)
# -- Optimizing module unisims_ver.LUT2(fast__1)
# -- Optimizing module unisims_ver.LUT2(fast__2)
# -- Optimizing module unisims_ver.LUT2(fast__3)
# -- Optimizing module unisims_ver.LUT2(fast__4)
# -- Optimizing module unisims_ver.LUT2(fast__5)
# -- Optimizing module unisims_ver.LUT2(fast__6)
# -- Optimizing module unisims_ver.LUT2(fast__7)
# -- Optimizing module ddr4_v2_2_6_axi_cmd_fsm(fast)
# -- Optimizing interface DDR4_if(fast)
# -- Optimizing module unisims_ver.OBUFDS(fast)
# -- Inlining UDP unisims_ver.x_lut1_mux2
# -- Optimizing module unisims_ver.LUT1(fast)
# -- Optimizing module unisims_ver.OBUF(fast)
# -- Optimizing module unisims_ver.MUXCY(fast)
# -- Optimizing module unisims_ver.MUXF7(fast)
# -- Optimizing module unisims_ver.FD(fast)
# -- Optimizing module ddr4_v2_2_6_ui_rd_data(fast)
# -- Optimizing module ddr4_v2_2_6_mc_ecc_dec_fix(fast)
# -- Optimizing module ddr4_v2_2_6_data_gen(fast)
# -- Optimizing module unisims_ver.RB36_INTERNAL_VLOG(fast)
# -- Optimizing module microblaze_mcs(fast)
# -- Optimizing module ddr4_v2_2_6_mc_ecc_gen(fast)
# -- Optimizing module unisims_ver.MMCME4_ADV(fast)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_reg_bank(fast)
# -- Optimizing module unisims_ver.LUT6(fast__25)
# -- Optimizing module unisims_ver.LUT6(fast__26)
# -- Optimizing module unisims_ver.LUT6(fast__27)
# -- Optimizing module unisims_ver.LUT6(fast__28)
# -- Optimizing module unisims_ver.LUT6(fast__29)
# -- Optimizing module unisims_ver.LUT6(fast__30)
# -- Optimizing module unisims_ver.LUT6(fast__31)
# -- Optimizing module ddr4_v2_2_6_ui(fast)
# -- Optimizing module ddr4_v2_2_6_cal_xsdb_arbiter(fast)
# -- Optimizing module ddr4_phy_v2_2_0_iob_byte(fast)
# -- Optimizing module ddr4_phy_v2_2_0_iob_byte(fast__1)
# -- Optimizing module ddr4_phy_v2_2_0_iob_byte(fast__2)
# -- Optimizing module ddr4_phy_v2_2_0_iob_byte(fast__3)
# -- Optimizing module ddr4_v2_2_6_cal_rd_en(fast)
# -- Optimizing module unisims_ver.RAMB36(fast)
# -- Optimizing module example_top(fast)
# -- Optimizing module ddr4_ddr4_cal_riu(fast)
# -- Optimizing module ddr4_v2_2_6_axi_r_channel(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "ddr4_v2_2_6_axi_r_channel(fast)".
# -- Optimizing module ddr4_v2_2_6_mc_act_timer(fast)
# -- Optimizing module unisims_ver.IOBUFE3(fast)
# -- Optimizing module ddr4_v2_2_6_cal_config_rom(fast)
# -- Optimizing module ddr4_v2_2_6_axi_w_channel(fast)
# -- Optimizing module ddr4_v2_2_6_custom_mode_gen(fast)
# -- Optimizing module ddr4_v2_2_6_chipscope_xsdb_slave(fast)
# -- Optimizing module ddr4_phy(fast)
# -- Optimizing module ddr4_v2_2_6_cal_read(fast)
# -- Optimizing module ddr4_v2_2_6_cfg_mem_mod(fast)
# -- Optimizing module ddr4_phy_v2_2_0_pll(fast)
# -- Optimizing module ddr4_v2_2_6_cal_mc_odt(fast)
# -- Optimizing module ddr4_v2_2_6_cal_mc_odt(fast__1)
# -- Optimizing module ddr4_v2_2_6_mc_cmd_mux_ap(fast)
# -- Optimizing module ddr4_v2_2_6_axi_wrap_cmd(fast)
# -- Optimizing module ddr4_v2_2_6_axi_wrap_cmd(fast__1)
# -- Optimizing module unisims_ver.RAM32M(fast)
# -- Optimizing module ddr4(fast)
# -- Optimizing module ddr4_v2_2_6_axi_incr_cmd(fast)
# -- Optimizing module ddr4_v2_2_6_axi_incr_cmd(fast__1)
# -- Optimizing module ddr4_v2_2_6_mc_wtr(fast)
# -- Optimizing module unisims_ver.LUT4(fast)
# -- Optimizing module unisims_ver.LUT4(fast__1)
# -- Optimizing module unisims_ver.LUT4(fast__2)
# -- Optimizing module unisims_ver.LUT4(fast__3)
# -- Optimizing module unisims_ver.LUT4(fast__4)
# -- Optimizing module unisims_ver.LUT4(fast__5)
# -- Optimizing module unisims_ver.LUT4(fast__6)
# -- Optimizing module unisims_ver.LUT4(fast__7)
# -- Optimizing module unisims_ver.LUT4(fast__8)
# -- Optimizing module unisims_ver.LUT4(fast__9)
# -- Optimizing module unisims_ver.LUT4(fast__10)
# -- Optimizing module unisims_ver.LUT4(fast__11)
# -- Optimizing module unisims_ver.LUT4(fast__12)
# -- Optimizing module unisims_ver.LUT4(fast__13)
# -- Optimizing module unisims_ver.LUT4(fast__14)
# -- Optimizing module unisims_ver.LUT4(fast__15)
# -- Optimizing module unisims_ver.LUT4(fast__16)
# -- Optimizing module unisims_ver.LUT4(fast__17)
# -- Optimizing module unisims_ver.LUT4(fast__18)
# -- Optimizing module unisims_ver.LUT4(fast__19)
# -- Optimizing module unisims_ver.LUT4(fast__20)
# -- Optimizing module unisims_ver.LUT4(fast__21)
# -- Optimizing module unisims_ver.LUT4(fast__22)
# -- Optimizing module unisims_ver.LUT4(fast__23)
# -- Optimizing module unisims_ver.LUT4(fast__24)
# -- Optimizing module unisims_ver.LUT4(fast__25)
# -- Optimizing module unisims_ver.LUT4(fast__26)
# -- Optimizing module unisims_ver.LUT4(fast__27)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__4)
# -- Optimizing module ddr4_v2_2_6_mc_periodic(fast)
# ** Note: (vopt-143) Recognized 2 FSMs in module "ddr4_v2_2_6_mc_periodic(fast)".
# -- Optimizing module ddr4_v2_2_6_prbs_mode_gen(fast)
# -- Optimizing module unisims_ver.LUT5(fast)
# -- Optimizing module unisims_ver.LUT5(fast__1)
# -- Optimizing module unisims_ver.LUT5(fast__2)
# -- Optimizing module unisims_ver.LUT5(fast__3)
# -- Optimizing module unisims_ver.LUT5(fast__4)
# -- Optimizing module unisims_ver.LUT5(fast__5)
# -- Optimizing module unisims_ver.LUT5(fast__6)
# -- Optimizing module unisims_ver.LUT5(fast__7)
# -- Optimizing module unisims_ver.LUT5(fast__8)
# -- Optimizing module unisims_ver.LUT5(fast__9)
# -- Optimizing module unisims_ver.LUT5(fast__10)
# -- Optimizing module unisims_ver.LUT5(fast__11)
# -- Optimizing module unisims_ver.LUT5(fast__12)
# -- Optimizing module unisims_ver.LUT5(fast__13)
# -- Optimizing module unisims_ver.LUT5(fast__14)
# -- Optimizing module unisims_ver.LUT5(fast__15)
# -- Optimizing module unisims_ver.LUT5(fast__16)
# -- Optimizing module unisims_ver.LUT5(fast__17)
# -- Optimizing module unisims_ver.LUT5(fast__18)
# -- Optimizing module unisims_ver.LUT5(fast__19)
# -- Optimizing module unisims_ver.LUT5(fast__20)
# -- Optimizing module unisims_ver.LUT5(fast__21)
# -- Optimizing module unisims_ver.LUT5(fast__22)
# -- Optimizing module unisims_ver.LUT5(fast__23)
# -- Optimizing module unisims_ver.LUT5(fast__24)
# -- Optimizing module unisims_ver.LUT5(fast__25)
# -- Optimizing module unisims_ver.LUT5(fast__26)
# -- Optimizing module unisims_ver.LUT5(fast__27)
# -- Optimizing module unisims_ver.LUT5(fast__28)
# -- Optimizing module ddr4_v2_2_6_mc_cmd_mux_c(fast)
# -- Optimizing module ddr4_v2_2_6_axi_cmd_arbiter(fast)
# -- Optimizing module unisims_ver.LUT6(fast)
# -- Optimizing module unisims_ver.LUT6(fast__1)
# -- Optimizing module unisims_ver.LUT6(fast__2)
# -- Optimizing module unisims_ver.LUT6(fast__3)
# -- Optimizing module unisims_ver.LUT6(fast__4)
# -- Optimizing module unisims_ver.LUT6(fast__5)
# -- Optimizing module unisims_ver.LUT6(fast__6)
# -- Optimizing module unisims_ver.LUT6(fast__7)
# -- Optimizing module unisims_ver.LUT6(fast__8)
# -- Optimizing module unisims_ver.LUT6(fast__9)
# -- Optimizing module unisims_ver.LUT6(fast__10)
# -- Optimizing module unisims_ver.LUT6(fast__11)
# -- Optimizing module unisims_ver.LUT6(fast__12)
# -- Optimizing module unisims_ver.LUT6(fast__13)
# -- Optimizing module unisims_ver.LUT6(fast__14)
# -- Optimizing module unisims_ver.LUT6(fast__15)
# -- Optimizing module unisims_ver.LUT6(fast__16)
# -- Optimizing module unisims_ver.LUT6(fast__17)
# -- Optimizing module unisims_ver.LUT6(fast__18)
# -- Optimizing module unisims_ver.LUT6(fast__19)
# -- Optimizing module unisims_ver.LUT6(fast__20)
# -- Optimizing module unisims_ver.LUT6(fast__21)
# -- Optimizing module unisims_ver.LUT6(fast__22)
# -- Optimizing module unisims_ver.LUT6(fast__23)
# -- Optimizing module unisims_ver.LUT6(fast__24)
# -- Optimizing module ddr4_v2_2_6_mc_arb_a(fast)
# -- Optimizing module ddr4_v2_2_6_data_chk(fast)
# -- Optimizing module ddr4_v2_2_6_cal_addr_decode(fast)
# -- Optimizing module ddr4_ddr4_mem_intfc(fast)
# -- Optimizing module ddr4_phy_ddr4(fast)
# -- Optimizing module ddr4_phy_v2_2_0_xiphy_behav(fast)
# -- Optimizing module ddr4_v2_2_6_mc_ecc_merge_enc(fast)
# -- Optimizing module sim_tb_top(fast)
# -- Optimizing module ddr4_v2_2_6_cal_top(fast)
# -- Optimizing module ddr4_v2_2_6_cal(fast)
# -- Optimizing module unisims_ver.PLLE4_ADV(fast)
# -- Optimizing module ddr4_v2_2_6_ui_wr_data(fast)
# -- Optimizing module ddr4_v2_2_6_cal_debug_microblaze(fast)
# -- Optimizing module ddr4_v2_2_6_mc_ecc_buf(fast)
# -- Optimizing module ddr4_v2_2_6_mc_group(fast)
# ** Note: (vopt-143) Recognized 2 FSMs in module "ddr4_v2_2_6_mc_group(fast)".
# -- Optimizing module unisims_ver.RAMB36E1(fast)
# -- Optimizing module ddr4_v2_2_6_ui_cmd(fast)
# -- Optimizing module ddr4_v2_2_6_mc(fast)
# -- Optimizing module ddr4_v2_2_6_mc_ref(fast)
# ** Note: (vopt-143) Recognized 3 FSMs in module "ddr4_v2_2_6_mc_ref(fast)".
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__6)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__9)
# -- Optimizing module ddr4_v2_2_6_mc_ctl(fast)
# -- Optimizing module ddr4_v2_2_6_cal_cplx(fast)
# ** Note: (vopt-143) Recognized 2 FSMs in module "ddr4_v2_2_6_cal_cplx(fast)".
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__8)
# -- Optimizing module ddr4_v2_2_6_axi_opcode_gen(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "ddr4_v2_2_6_axi_opcode_gen(fast)".
# -- Optimizing module ddr4_ddr4(fast)
# -- Optimizing module ddr4_v2_2_6_cal_cplx_data(fast)
# -- Optimizing module ddr4_v2_2_6_cal_pi(fast)
# -- Optimizing module ddr4_v2_2_6_axi_tg_top(fast)
# -- Optimizing module ddr4_v2_2_6_axi(fast)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__1)
# -- Optimizing module ddr4_v2_2_6_axi_register_slice(fast)
# -- Optimizing module ddr4_v2_2_6_axi_wrapper(fast)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_top(fast)
# -- Optimizing module ddr4_v2_2_6_cal_write(fast)
# -- Optimizing module ddr4_v2_2_6_cal_xsdb_bram(fast)
# -- Optimizing module ddr4_v2_2_6_mc_ecc_fi_xor(fast)
# -- Optimizing module ddr4_v2_2_6_boot_mode_gen(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "ddr4_v2_2_6_boot_mode_gen(fast)".
# -- Optimizing module ddr4_v2_2_6_mc_arb_c(fast)
# -- Optimizing module ddr4_v2_2_6_mc_ecc(fast)
# -- Optimizing module ddr4_v2_2_6_mc_act_rank(fast)
# -- Optimizing module ddr4_v2_2_6_mc_arb_mux_p(fast)
# -- Optimizing module ddr4_phy_v2_2_0_bitslice_behav(fast)
# -- Optimizing module ddr4_phy_v2_2_0_bitslice_behav(fast__1)
# -- Optimizing module ddr4_v2_2_6_axic_register_slice(fast)
# -- Optimizing module ddr4_v2_2_6_axic_register_slice(fast__1)
# -- Optimizing module ddr4_v2_2_6_axic_register_slice(fast__2)
# -- Optimizing module ddr4_v2_2_6_axic_register_slice(fast__3)
# -- Optimizing module ddr4_v2_2_6_infrastructure(fast)
# -- Optimizing module ddr4_v2_2_6_mc_rd_wr(fast)
# -- Optimizing module unisims_ver.LUT6_2(fast)
# -- Optimizing module unisims_ver.LUT6_2(fast__1)
# -- Optimizing module unisims_ver.LUT6_2(fast__2)
# -- Optimizing module unisims_ver.LUT6_2(fast__3)
# -- Optimizing module unisims_ver.LUT6_2(fast__4)
# -- Optimizing module unisims_ver.LUT6_2(fast__5)
# -- Optimizing module unisims_ver.LUT6_2(fast__6)
# -- Optimizing module unisims_ver.LUT6_2(fast__7)
# -- Optimizing module unisims_ver.LUT6_2(fast__8)
# -- Optimizing module unisims_ver.LUT6_2(fast__9)
# -- Optimizing module ddr4_phy_v2_2_0_iob(fast)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__2)
# -- Optimizing module ddr4_v2_2_6_axi_aw_channel(fast)
# Optimized design name is sim_tb_top_opt
# End time: 10:17:52 on Oct 15,2021, Elapsed time: 0:00:10
# Errors: 0, Warnings: 0
# vsim -t 1ns -lib xil_defaultlib sim_tb_top_opt 
# Start time: 10:17:53 on Oct 15,2021
# Loading sv_std.std
# Loading work.arch_package(fast)
# Loading work.sim_tb_top(fast)
# Loading work.example_top(fast)
# Loading work.ddr4(fast)
# Loading work.ddr4_ddr4(fast)
# Loading work.ddr4_v2_2_6_infrastructure(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.MMCME4_ADV(fast)
# Loading work.ddr4_ddr4_mem_intfc(fast)
# Loading work.ddr4_phy(fast)
# Loading work.ddr4_phy_ddr4(fast)
# Loading unisims_ver.OBUF(fast)
# Loading work.ddr4_phy_v2_2_0_pll(fast)
# Loading unisims_ver.IBUFDS(fast)
# Loading unisims_ver.PLLE4_ADV(fast)
# Loading work.ddr4_phy_v2_2_0_iob(fast)
# Loading work.ddr4_phy_v2_2_0_iob_byte(fast)
# Loading unisims_ver.OBUFDS(fast)
# Loading work.ddr4_phy_v2_2_0_iob_byte(fast__1)
# Loading work.ddr4_phy_v2_2_0_iob_byte(fast__2)
# Loading work.ddr4_phy_v2_2_0_iob_byte(fast__3)
# Loading unisims_ver.HPIO_VREF(fast)
# Loading unisims_ver.IOBUFE3(fast)
# Loading unisims_ver.IOBUFDS(fast)
# Loading work.ddr4_phy_v2_2_0_xiphy_behav(fast)
# Loading work.ddr4_phy_v2_2_0_bitslice_behav(fast)
# Loading work.ddr4_phy_v2_2_0_fifo_sv(fast)
# Loading work.ddr4_phy_v2_2_0_bitslice_behav(fast__1)
# Loading work.ddr4_v2_2_6_mc(fast)
# Loading work.ddr4_v2_2_6_mc_group(fast)
# Loading work.ddr4_v2_2_6_mc_act_timer(fast)
# Loading work.ddr4_v2_2_6_mc_act_rank(fast)
# Loading work.ddr4_v2_2_6_mc_arb_a(fast)
# Loading work.ddr4_v2_2_6_mc_rd_wr(fast)
# Loading work.ddr4_v2_2_6_mc_wtr(fast)
# Loading work.ddr4_v2_2_6_mc_arb_c(fast)
# Loading work.ddr4_v2_2_6_mc_arb_mux_p(fast)
# Loading work.ddr4_v2_2_6_mc_arb_p(fast)
# Loading work.ddr4_v2_2_6_mc_cmd_mux_ap(fast)
# Loading work.ddr4_v2_2_6_mc_ctl(fast)
# Loading work.ddr4_v2_2_6_cal_mc_odt(fast)
# Loading work.ddr4_v2_2_6_mc_cmd_mux_c(fast)
# Loading work.ddr4_v2_2_6_mc_ref(fast)
# Loading work.ddr4_v2_2_6_mc_periodic(fast)
# Loading work.ddr4_v2_2_6_mc_ecc(fast)
# Loading work.ddr4_v2_2_6_mc_ecc_dec_fix(fast)
# Loading work.ddr4_v2_2_6_mc_ecc_buf(fast)
# Loading unisims_ver.RAM32M(fast)
# Loading work.ddr4_v2_2_6_mc_ecc_merge_enc(fast)
# Loading work.ddr4_v2_2_6_mc_ecc_fi_xor(fast)
# Loading work.ddr4_v2_2_6_mc_ecc_gen(fast)
# Loading work.ddr4_v2_2_6_ui(fast)
# Loading work.ddr4_v2_2_6_ui_cmd(fast)
# Loading work.ddr4_v2_2_6_ui_wr_data(fast)
# Loading work.ddr4_v2_2_6_ui_rd_data(fast)
# Loading work.ddr4_v2_2_6_cal_top(fast)
# Loading work.ddr4_v2_2_6_cal(fast)
# Loading work.ddr4_v2_2_6_cal_debug_microblaze(fast)
# Loading work.ddr4_v2_2_6_cal_addr_decode(fast)
# Loading work.ddr4_v2_2_6_cal_cplx(fast)
# Loading work.ddr4_v2_2_6_cal_cplx_data(fast)
# Loading work.ddr4_v2_2_6_cal_mc_odt(fast__1)
# Loading work.ddr4_v2_2_6_cal_config_rom(fast)
# Loading work.ddr4_v2_2_6_chipscope_xsdb_slave(fast)
# Loading work.ddr4_v2_2_6_cal_xsdb_arbiter(fast)
# Loading work.ddr4_v2_2_6_cal_sync(fast)
# Loading work.ddr4_v2_2_6_cal_sync(fast__1)
# Loading work.ddr4_v2_2_6_cal_sync(fast__2)
# Loading work.ddr4_v2_2_6_cal_sync(fast__3)
# Loading work.ddr4_v2_2_6_cal_sync(fast__4)
# Loading work.ddr4_v2_2_6_cal_xsdb_bram(fast)
# Loading work.ddr4_v2_2_6_cfg_mem_mod(fast)
# Loading work.ddr4_v2_2_6_bram_tdp(fast)
# Loading work.ddr4_v2_2_6_cal_pi(fast)
# Loading work.ddr4_v2_2_6_cal_rd_en(fast)
# Loading work.ddr4_v2_2_6_cal_read(fast)
# Loading work.ddr4_v2_2_6_cal_write(fast)
# Loading work.ddr4_v2_2_6_cal_wr_byte(fast)
# Loading work.ddr4_v2_2_6_cal_wr_bit(fast)
# Loading work.ddr4_ddr4_cal_riu(fast)
# Loading work.ddr4_microblaze_mcs(fast)
# Loading work.microblaze_mcs(fast)
# Loading unisims_ver.VCC(fast)
# Loading unisims_ver.GND(fast)
# Loading unisims_ver.FDR(fast)
# Loading unisims_ver.FDRE(fast)
# Loading unisims_ver.FDS(fast)
# Loading unisims_ver.FDSE(fast)
# Loading unisims_ver.FD(fast)
# Loading unisims_ver.FD(fast__1)
# Loading unisims_ver.FDRE(fast__1)
# Loading unisims_ver.RAM32X1D(fast)
# Loading unisims_ver.FDE(fast)
# Loading unisims_ver.LUT6_2(fast)
# Loading unisims_ver.LUT6_2(fast__1)
# Loading unisims_ver.MUXCY_L(fast)
# Loading unisims_ver.MUXCY(fast)
# Loading unisims_ver.XORCY(fast)
# Loading unisims_ver.MULT_AND(fast)
# Loading unisims_ver.LUT2(fast)
# Loading unisims_ver.LUT3(fast)
# Loading unisims_ver.LUT4(fast)
# Loading unisims_ver.LUT6(fast)
# Loading unisims_ver.LUT4(fast__1)
# Loading unisims_ver.LUT4(fast__2)
# Loading unisims_ver.MUXF5(fast)
# Loading unisims_ver.LUT3(fast__1)
# Loading unisims_ver.LUT4(fast__3)
# Loading unisims_ver.LUT4(fast__4)
# Loading unisims_ver.SRL16E(fast)
# Loading unisims_ver.LUT4(fast__5)
# Loading unisims_ver.LUT4(fast__6)
# Loading unisims_ver.LUT4(fast__7)
# Loading unisims_ver.LUT3(fast__2)
# Loading unisims_ver.LUT4(fast__8)
# Loading unisims_ver.LUT4(fast__9)
# Loading unisims_ver.LUT4(fast__10)
# Loading unisims_ver.LUT3(fast__3)
# Loading unisims_ver.LUT4(fast__11)
# Loading unisims_ver.LUT3(fast__4)
# Loading unisims_ver.LUT4(fast__12)
# Loading unisims_ver.LUT4(fast__13)
# Loading unisims_ver.LUT4(fast__14)
# Loading unisims_ver.LUT3(fast__5)
# Loading unisims_ver.LUT4(fast__15)
# Loading unisims_ver.LUT6_2(fast__2)
# Loading unisims_ver.LUT6_2(fast__3)
# Loading unisims_ver.LUT6_2(fast__4)
# Loading unisims_ver.LUT6_2(fast__5)
# Loading unisims_ver.LUT6_2(fast__6)
# Loading unisims_ver.LUT6_2(fast__7)
# Loading unisims_ver.LUT6_2(fast__8)
# Loading unisims_ver.LUT6_2(fast__9)
# Loading unisims_ver.LUT3(fast__6)
# Loading unisims_ver.LUT5(fast)
# Loading unisims_ver.LUT3(fast__7)
# Loading unisims_ver.LUT2(fast__1)
# Loading unisims_ver.LUT3(fast__8)
# Loading unisims_ver.LUT6(fast__1)
# Loading unisims_ver.LUT5(fast__1)
# Loading unisims_ver.LUT3(fast__9)
# Loading unisims_ver.LUT2(fast__2)
# Loading unisims_ver.LUT3(fast__10)
# Loading unisims_ver.LUT4(fast__16)
# Loading unisims_ver.LUT4(fast__17)
# Loading unisims_ver.LUT5(fast__2)
# Loading unisims_ver.LUT3(fast__11)
# Loading unisims_ver.LUT3(fast__12)
# Loading unisims_ver.LUT2(fast__3)
# Loading unisims_ver.LUT6(fast__2)
# Loading unisims_ver.LUT2(fast__4)
# Loading unisims_ver.LUT6(fast__3)
# Loading unisims_ver.LUT6(fast__4)
# Loading unisims_ver.LUT6(fast__5)
# Loading unisims_ver.LUT5(fast__3)
# Loading unisims_ver.LUT5(fast__4)
# Loading unisims_ver.LUT4(fast__18)
# Loading unisims_ver.LUT5(fast__5)
# Loading unisims_ver.LUT5(fast__6)
# Loading unisims_ver.LUT5(fast__7)
# Loading unisims_ver.LUT5(fast__8)
# Loading unisims_ver.LUT6(fast__6)
# Loading unisims_ver.LUT5(fast__9)
# Loading unisims_ver.LUT4(fast__19)
# Loading unisims_ver.LUT6(fast__7)
# Loading unisims_ver.LUT5(fast__10)
# Loading unisims_ver.LUT2(fast__5)
# Loading unisims_ver.LUT4(fast__20)
# Loading unisims_ver.LUT5(fast__11)
# Loading unisims_ver.LUT2(fast__6)
# Loading unisims_ver.LUT3(fast__13)
# Loading unisims_ver.LUT2(fast__7)
# Loading unisims_ver.LUT3(fast__14)
# Loading unisims_ver.LUT6(fast__8)
# Loading unisims_ver.LUT6(fast__9)
# Loading unisims_ver.LUT6(fast__10)
# Loading unisims_ver.LUT5(fast__12)
# Loading unisims_ver.LUT6(fast__11)
# Loading unisims_ver.LUT6(fast__12)
# Loading unisims_ver.LUT4(fast__21)
# Loading unisims_ver.LUT6(fast__13)
# Loading unisims_ver.FDSE(fast__1)
# Loading unisims_ver.LUT1(fast)
# Loading unisims_ver.LUT5(fast__13)
# Loading unisims_ver.LUT6(fast__14)
# Loading unisims_ver.LUT5(fast__14)
# Loading unisims_ver.LUT6(fast__15)
# Loading unisims_ver.LUT6(fast__16)
# Loading unisims_ver.LUT5(fast__15)
# Loading unisims_ver.LUT5(fast__16)
# Loading unisims_ver.LUT5(fast__17)
# Loading unisims_ver.LUT5(fast__18)
# Loading unisims_ver.LUT5(fast__19)
# Loading unisims_ver.LUT6(fast__17)
# Loading unisims_ver.LUT5(fast__20)
# Loading unisims_ver.LUT3(fast__15)
# Loading unisims_ver.LUT6(fast__18)
# Loading unisims_ver.LUT5(fast__21)
# Loading unisims_ver.LUT5(fast__22)
# Loading unisims_ver.LUT5(fast__23)
# Loading unisims_ver.LUT4(fast__22)
# Loading unisims_ver.LUT4(fast__23)
# Loading unisims_ver.LUT6(fast__19)
# Loading unisims_ver.LUT6(fast__20)
# Loading unisims_ver.LUT4(fast__24)
# Loading unisims_ver.LUT6(fast__21)
# Loading unisims_ver.LUT4(fast__25)
# Loading unisims_ver.LUT6(fast__22)
# Loading unisims_ver.LUT6(fast__23)
# Loading unisims_ver.LUT6(fast__24)
# Loading unisims_ver.LUT3(fast__16)
# Loading unisims_ver.LUT5(fast__24)
# Loading unisims_ver.LUT6(fast__25)
# Loading unisims_ver.LUT6(fast__26)
# Loading unisims_ver.LUT5(fast__25)
# Loading unisims_ver.LUT6(fast__27)
# Loading unisims_ver.LUT5(fast__26)
# Loading unisims_ver.LUT6(fast__28)
# Loading unisims_ver.LUT5(fast__27)
# Loading unisims_ver.LUT4(fast__26)
# Loading unisims_ver.LUT5(fast__28)
# Loading unisims_ver.LUT4(fast__27)
# Loading unisims_ver.MUXF7(fast)
# Loading unisims_ver.LUT6(fast__29)
# Loading unisims_ver.LUT6(fast__30)
# Loading unisims_ver.LUT6(fast__31)
# Loading unisims_ver.INV(fast)
# Loading unisims_ver.RAMB36(fast)
# Loading unisims_ver.RAMB36E1(fast)
# Loading unisims_ver.RB36_INTERNAL_VLOG(fast)
# Loading work.ddr4_v2_2_6_cal_sync(fast__5)
# Loading work.ddr4_v2_2_6_cal_sync(fast__6)
# Loading work.ddr4_v2_2_6_cal_sync(fast__7)
# Loading work.ddr4_v2_2_6_cal_sync(fast__8)
# Loading work.ddr4_v2_2_6_cal_sync(fast__9)
# Loading work.ddr4_v2_2_6_cal_sync(fast__10)
# Loading work.ddr4_v2_2_6_axi(fast)
# Loading work.ddr4_v2_2_6_axi_register_slice(fast)
# Loading work.ddr4_v2_2_6_axic_register_slice(fast)
# Loading work.ddr4_v2_2_6_axic_register_slice(fast__1)
# Loading work.ddr4_v2_2_6_axic_register_slice(fast__2)
# Loading work.ddr4_v2_2_6_axic_register_slice(fast__3)
# Loading work.ddr4_v2_2_6_axi_aw_channel(fast)
# Loading work.ddr4_v2_2_6_axi_cmd_translator(fast)
# Loading work.ddr4_v2_2_6_axi_incr_cmd(fast)
# Loading work.ddr4_v2_2_6_axi_wrap_cmd(fast)
# Loading work.ddr4_v2_2_6_axi_wr_cmd_fsm(fast)
# Loading work.ddr4_v2_2_6_axi_w_channel(fast)
# Loading work.ddr4_v2_2_6_axi_b_channel(fast)
# Loading work.ddr4_v2_2_6_axi_fifo(fast)
# Loading work.ddr4_v2_2_6_axi_ar_channel(fast)
# Loading work.ddr4_v2_2_6_axi_cmd_translator(fast__1)
# Loading work.ddr4_v2_2_6_axi_incr_cmd(fast__1)
# Loading work.ddr4_v2_2_6_axi_wrap_cmd(fast__1)
# Loading work.ddr4_v2_2_6_axi_cmd_fsm(fast)
# Loading work.ddr4_v2_2_6_axi_r_channel(fast)
# Loading work.ddr4_v2_2_6_axi_fifo(fast__1)
# Loading work.ddr4_v2_2_6_axi_fifo(fast__2)
# Loading work.ddr4_v2_2_6_axi_cmd_arbiter(fast)
# Loading work.ddr4_v2_2_6_axi_ctrl_top(fast)
# Loading work.ddr4_v2_2_6_axi_ctrl_write(fast)
# Loading work.ddr4_v2_2_6_axi_ctrl_addr_decode(fast)
# Loading work.ddr4_v2_2_6_axi_ctrl_read(fast)
# Loading work.ddr4_v2_2_6_axi_ctrl_addr_decode(fast__1)
# Loading work.ddr4_v2_2_6_axi_ctrl_reg_bank(fast)
# Loading work.ddr4_v2_2_6_axi_ctrl_reg(fast)
# Loading work.ddr4_v2_2_6_axi_ctrl_reg(fast__1)
# Loading work.ddr4_v2_2_6_axi_ctrl_reg(fast__2)
# Loading work.ddr4_v2_2_6_axi_ctrl_reg(fast__3)
# Loading work.ddr4_v2_2_6_axi_ctrl_reg(fast__4)
# Loading work.ddr4_v2_2_6_axi_ctrl_reg(fast__5)
# Loading work.ddr4_v2_2_6_axi_tg_top(fast)
# Loading work.ddr4_v2_2_6_boot_mode_gen(fast)
# Loading work.ddr4_v2_2_6_prbs_mode_gen(fast)
# Loading work.ddr4_v2_2_6_custom_mode_gen(fast)
# Loading work.ddr4_v2_2_6_axi_opcode_gen(fast)
# Loading work.ddr4_v2_2_6_axi_wrapper(fast)
# Loading work.ddr4_v2_2_6_data_gen(fast)
# Loading work.prbs_data_gen(fast)
# Loading work.ddr4_v2_2_6_data_chk(fast)
# Loading work.proj_package(fast)
# Loading work.glbl(fast)
# Loading work.DDR4_if(fast)
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
run -all
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[1].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[1].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[2].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[2].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[3].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[3].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[4].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[4].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[5].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[5].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[6].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[6].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[7].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[7].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[8].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[8].ddr4_model:Configured as x8 4G stack:1
# Error: [Unisim MMCME4_ADV-1] Simulator resolution is set to a value greater than 1 ps. 
# The simulator resolution must be set to 1ps or smaller. Instance sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_infrastructure.gen_mmcme4.u_mmcme_adv_inst
# Error: [Unisim PLLE4_ADV-1] Simulator resolution is set to a value greater than 1 ps. 
# The simulator resolution must be set to 1ps or smaller. Instance sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER
# Error: [Unisim PLLE4_ADV-1] Simulator resolution is set to a value greater than 1 ps. 
# The simulator resolution must be set to 1ps or smaller. Instance sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER
# Error: [Unisim PLLE4_ADV-1] Simulator resolution is set to a value greater than 1 ps. 
# The simulator resolution must be set to 1ps or smaller. Instance sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER
# Error: [Unisim MMCME4_ADV-8] The calculated VCO frequency=0.000000 Mhz. This exceeds the permitted VCO frequency range of 800.000000 Mhz to 1600.000000 Mhz set by VCOCLK_FREQ_MIN/MAX. The VCO frequency is calculated with formula: VCO frequency =  CLKFBOUT_MULT_F / (DIVCLK_DIVIDE * CLKIN1_PERIOD). Please adjust the attributes to the permitted VCO frequency range. Instance sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_infrastructure.gen_mmcme4.u_mmcme_adv_inst
# ** Note: $finish    : /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/unisims/MMCME4_ADV.v(1388)
#    Time: 0 ns  Iteration: 2  Instance: /sim_tb_top/u_example_top/u_ddr4/inst/u_ddr4_infrastructure/gen_mmcme4/u_mmcme_adv_inst
# 1
# Break in Module MMCME4_ADV at /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/unisims/MMCME4_ADV.v line 1388
quit -sim
# End time: 10:19:02 on Oct 15,2021, Elapsed time: 0:01:09
# Errors: 0, Warnings: 160
do simulate.do
# vsim -t 1ps -lib xil_defaultlib sim_tb_top_opt 
# Start time: 10:19:10 on Oct 15,2021
# Loading sv_std.std
# Loading work.arch_package(fast)
# Loading work.sim_tb_top(fast)
# Loading work.example_top(fast)
# Loading work.ddr4(fast)
# Loading work.ddr4_ddr4(fast)
# Loading work.ddr4_v2_2_6_infrastructure(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.MMCME4_ADV(fast)
# Loading work.ddr4_ddr4_mem_intfc(fast)
# Loading work.ddr4_phy(fast)
# Loading work.ddr4_phy_ddr4(fast)
# Loading unisims_ver.OBUF(fast)
# Loading work.ddr4_phy_v2_2_0_pll(fast)
# Loading unisims_ver.IBUFDS(fast)
# Loading unisims_ver.PLLE4_ADV(fast)
# Loading work.ddr4_phy_v2_2_0_iob(fast)
# Loading work.ddr4_phy_v2_2_0_iob_byte(fast)
# Loading unisims_ver.OBUFDS(fast)
# Loading work.ddr4_phy_v2_2_0_iob_byte(fast__1)
# Loading work.ddr4_phy_v2_2_0_iob_byte(fast__2)
# Loading work.ddr4_phy_v2_2_0_iob_byte(fast__3)
# Loading unisims_ver.HPIO_VREF(fast)
# Loading unisims_ver.IOBUFE3(fast)
# Loading unisims_ver.IOBUFDS(fast)
# Loading work.ddr4_phy_v2_2_0_xiphy_behav(fast)
# Loading work.ddr4_phy_v2_2_0_bitslice_behav(fast)
# Loading work.ddr4_phy_v2_2_0_fifo_sv(fast)
# Loading work.ddr4_phy_v2_2_0_bitslice_behav(fast__1)
# Loading work.ddr4_v2_2_6_mc(fast)
# Loading work.ddr4_v2_2_6_mc_group(fast)
# Loading work.ddr4_v2_2_6_mc_act_timer(fast)
# Loading work.ddr4_v2_2_6_mc_act_rank(fast)
# Loading work.ddr4_v2_2_6_mc_arb_a(fast)
# Loading work.ddr4_v2_2_6_mc_rd_wr(fast)
# Loading work.ddr4_v2_2_6_mc_wtr(fast)
# Loading work.ddr4_v2_2_6_mc_arb_c(fast)
# Loading work.ddr4_v2_2_6_mc_arb_mux_p(fast)
# Loading work.ddr4_v2_2_6_mc_arb_p(fast)
# Loading work.ddr4_v2_2_6_mc_cmd_mux_ap(fast)
# Loading work.ddr4_v2_2_6_mc_ctl(fast)
# Loading work.ddr4_v2_2_6_cal_mc_odt(fast)
# Loading work.ddr4_v2_2_6_mc_cmd_mux_c(fast)
# Loading work.ddr4_v2_2_6_mc_ref(fast)
# Loading work.ddr4_v2_2_6_mc_periodic(fast)
# Loading work.ddr4_v2_2_6_mc_ecc(fast)
# Loading work.ddr4_v2_2_6_mc_ecc_dec_fix(fast)
# Loading work.ddr4_v2_2_6_mc_ecc_buf(fast)
# Loading unisims_ver.RAM32M(fast)
# Loading work.ddr4_v2_2_6_mc_ecc_merge_enc(fast)
# Loading work.ddr4_v2_2_6_mc_ecc_fi_xor(fast)
# Loading work.ddr4_v2_2_6_mc_ecc_gen(fast)
# Loading work.ddr4_v2_2_6_ui(fast)
# Loading work.ddr4_v2_2_6_ui_cmd(fast)
# Loading work.ddr4_v2_2_6_ui_wr_data(fast)
# Loading work.ddr4_v2_2_6_ui_rd_data(fast)
# Loading work.ddr4_v2_2_6_cal_top(fast)
# Loading work.ddr4_v2_2_6_cal(fast)
# Loading work.ddr4_v2_2_6_cal_debug_microblaze(fast)
# Loading work.ddr4_v2_2_6_cal_addr_decode(fast)
# Loading work.ddr4_v2_2_6_cal_cplx(fast)
# Loading work.ddr4_v2_2_6_cal_cplx_data(fast)
# Loading work.ddr4_v2_2_6_cal_mc_odt(fast__1)
# Loading work.ddr4_v2_2_6_cal_config_rom(fast)
# Loading work.ddr4_v2_2_6_chipscope_xsdb_slave(fast)
# Loading work.ddr4_v2_2_6_cal_xsdb_arbiter(fast)
# Loading work.ddr4_v2_2_6_cal_sync(fast)
# Loading work.ddr4_v2_2_6_cal_sync(fast__1)
# Loading work.ddr4_v2_2_6_cal_sync(fast__2)
# Loading work.ddr4_v2_2_6_cal_sync(fast__3)
# Loading work.ddr4_v2_2_6_cal_sync(fast__4)
# Loading work.ddr4_v2_2_6_cal_xsdb_bram(fast)
# Loading work.ddr4_v2_2_6_cfg_mem_mod(fast)
# Loading work.ddr4_v2_2_6_bram_tdp(fast)
# Loading work.ddr4_v2_2_6_cal_pi(fast)
# Loading work.ddr4_v2_2_6_cal_rd_en(fast)
# Loading work.ddr4_v2_2_6_cal_read(fast)
# Loading work.ddr4_v2_2_6_cal_write(fast)
# Loading work.ddr4_v2_2_6_cal_wr_byte(fast)
# Loading work.ddr4_v2_2_6_cal_wr_bit(fast)
# Loading work.ddr4_ddr4_cal_riu(fast)
# Loading work.ddr4_microblaze_mcs(fast)
# Loading work.microblaze_mcs(fast)
# Loading unisims_ver.VCC(fast)
# Loading unisims_ver.GND(fast)
# Loading unisims_ver.FDR(fast)
# Loading unisims_ver.FDRE(fast)
# Loading unisims_ver.FDS(fast)
# Loading unisims_ver.FDSE(fast)
# Loading unisims_ver.FD(fast)
# Loading unisims_ver.FD(fast__1)
# Loading unisims_ver.FDRE(fast__1)
# Loading unisims_ver.RAM32X1D(fast)
# Loading unisims_ver.FDE(fast)
# Loading unisims_ver.LUT6_2(fast)
# Loading unisims_ver.LUT6_2(fast__1)
# Loading unisims_ver.MUXCY_L(fast)
# Loading unisims_ver.MUXCY(fast)
# Loading unisims_ver.XORCY(fast)
# Loading unisims_ver.MULT_AND(fast)
# Loading unisims_ver.LUT2(fast)
# Loading unisims_ver.LUT3(fast)
# Loading unisims_ver.LUT4(fast)
# Loading unisims_ver.LUT6(fast)
# Loading unisims_ver.LUT4(fast__1)
# Loading unisims_ver.LUT4(fast__2)
# Loading unisims_ver.MUXF5(fast)
# Loading unisims_ver.LUT3(fast__1)
# Loading unisims_ver.LUT4(fast__3)
# Loading unisims_ver.LUT4(fast__4)
# Loading unisims_ver.SRL16E(fast)
# Loading unisims_ver.LUT4(fast__5)
# Loading unisims_ver.LUT4(fast__6)
# Loading unisims_ver.LUT4(fast__7)
# Loading unisims_ver.LUT3(fast__2)
# Loading unisims_ver.LUT4(fast__8)
# Loading unisims_ver.LUT4(fast__9)
# Loading unisims_ver.LUT4(fast__10)
# Loading unisims_ver.LUT3(fast__3)
# Loading unisims_ver.LUT4(fast__11)
# Loading unisims_ver.LUT3(fast__4)
# Loading unisims_ver.LUT4(fast__12)
# Loading unisims_ver.LUT4(fast__13)
# Loading unisims_ver.LUT4(fast__14)
# Loading unisims_ver.LUT3(fast__5)
# Loading unisims_ver.LUT4(fast__15)
# Loading unisims_ver.LUT6_2(fast__2)
# Loading unisims_ver.LUT6_2(fast__3)
# Loading unisims_ver.LUT6_2(fast__4)
# Loading unisims_ver.LUT6_2(fast__5)
# Loading unisims_ver.LUT6_2(fast__6)
# Loading unisims_ver.LUT6_2(fast__7)
# Loading unisims_ver.LUT6_2(fast__8)
# Loading unisims_ver.LUT6_2(fast__9)
# Loading unisims_ver.LUT3(fast__6)
# Loading unisims_ver.LUT5(fast)
# Loading unisims_ver.LUT3(fast__7)
# Loading unisims_ver.LUT2(fast__1)
# Loading unisims_ver.LUT3(fast__8)
# Loading unisims_ver.LUT6(fast__1)
# Loading unisims_ver.LUT5(fast__1)
# Loading unisims_ver.LUT3(fast__9)
# Loading unisims_ver.LUT2(fast__2)
# Loading unisims_ver.LUT3(fast__10)
# Loading unisims_ver.LUT4(fast__16)
# Loading unisims_ver.LUT4(fast__17)
# Loading unisims_ver.LUT5(fast__2)
# Loading unisims_ver.LUT3(fast__11)
# Loading unisims_ver.LUT3(fast__12)
# Loading unisims_ver.LUT2(fast__3)
# Loading unisims_ver.LUT6(fast__2)
# Loading unisims_ver.LUT2(fast__4)
# Loading unisims_ver.LUT6(fast__3)
# Loading unisims_ver.LUT6(fast__4)
# Loading unisims_ver.LUT6(fast__5)
# Loading unisims_ver.LUT5(fast__3)
# Loading unisims_ver.LUT5(fast__4)
# Loading unisims_ver.LUT4(fast__18)
# Loading unisims_ver.LUT5(fast__5)
# Loading unisims_ver.LUT5(fast__6)
# Loading unisims_ver.LUT5(fast__7)
# Loading unisims_ver.LUT5(fast__8)
# Loading unisims_ver.LUT6(fast__6)
# Loading unisims_ver.LUT5(fast__9)
# Loading unisims_ver.LUT4(fast__19)
# Loading unisims_ver.LUT6(fast__7)
# Loading unisims_ver.LUT5(fast__10)
# Loading unisims_ver.LUT2(fast__5)
# Loading unisims_ver.LUT4(fast__20)
# Loading unisims_ver.LUT5(fast__11)
# Loading unisims_ver.LUT2(fast__6)
# Loading unisims_ver.LUT3(fast__13)
# Loading unisims_ver.LUT2(fast__7)
# Loading unisims_ver.LUT3(fast__14)
# Loading unisims_ver.LUT6(fast__8)
# Loading unisims_ver.LUT6(fast__9)
# Loading unisims_ver.LUT6(fast__10)
# Loading unisims_ver.LUT5(fast__12)
# Loading unisims_ver.LUT6(fast__11)
# Loading unisims_ver.LUT6(fast__12)
# Loading unisims_ver.LUT4(fast__21)
# Loading unisims_ver.LUT6(fast__13)
# Loading unisims_ver.FDSE(fast__1)
# Loading unisims_ver.LUT1(fast)
# Loading unisims_ver.LUT5(fast__13)
# Loading unisims_ver.LUT6(fast__14)
# Loading unisims_ver.LUT5(fast__14)
# Loading unisims_ver.LUT6(fast__15)
# Loading unisims_ver.LUT6(fast__16)
# Loading unisims_ver.LUT5(fast__15)
# Loading unisims_ver.LUT5(fast__16)
# Loading unisims_ver.LUT5(fast__17)
# Loading unisims_ver.LUT5(fast__18)
# Loading unisims_ver.LUT5(fast__19)
# Loading unisims_ver.LUT6(fast__17)
# Loading unisims_ver.LUT5(fast__20)
# Loading unisims_ver.LUT3(fast__15)
# Loading unisims_ver.LUT6(fast__18)
# Loading unisims_ver.LUT5(fast__21)
# Loading unisims_ver.LUT5(fast__22)
# Loading unisims_ver.LUT5(fast__23)
# Loading unisims_ver.LUT4(fast__22)
# Loading unisims_ver.LUT4(fast__23)
# Loading unisims_ver.LUT6(fast__19)
# Loading unisims_ver.LUT6(fast__20)
# Loading unisims_ver.LUT4(fast__24)
# Loading unisims_ver.LUT6(fast__21)
# Loading unisims_ver.LUT4(fast__25)
# Loading unisims_ver.LUT6(fast__22)
# Loading unisims_ver.LUT6(fast__23)
# Loading unisims_ver.LUT6(fast__24)
# Loading unisims_ver.LUT3(fast__16)
# Loading unisims_ver.LUT5(fast__24)
# Loading unisims_ver.LUT6(fast__25)
# Loading unisims_ver.LUT6(fast__26)
# Loading unisims_ver.LUT5(fast__25)
# Loading unisims_ver.LUT6(fast__27)
# Loading unisims_ver.LUT5(fast__26)
# Loading unisims_ver.LUT6(fast__28)
# Loading unisims_ver.LUT5(fast__27)
# Loading unisims_ver.LUT4(fast__26)
# Loading unisims_ver.LUT5(fast__28)
# Loading unisims_ver.LUT4(fast__27)
# Loading unisims_ver.MUXF7(fast)
# Loading unisims_ver.LUT6(fast__29)
# Loading unisims_ver.LUT6(fast__30)
# Loading unisims_ver.LUT6(fast__31)
# Loading unisims_ver.INV(fast)
# Loading unisims_ver.RAMB36(fast)
# Loading unisims_ver.RAMB36E1(fast)
# Loading unisims_ver.RB36_INTERNAL_VLOG(fast)
# Loading work.ddr4_v2_2_6_cal_sync(fast__5)
# Loading work.ddr4_v2_2_6_cal_sync(fast__6)
# Loading work.ddr4_v2_2_6_cal_sync(fast__7)
# Loading work.ddr4_v2_2_6_cal_sync(fast__8)
# Loading work.ddr4_v2_2_6_cal_sync(fast__9)
# Loading work.ddr4_v2_2_6_cal_sync(fast__10)
# Loading work.ddr4_v2_2_6_axi(fast)
# Loading work.ddr4_v2_2_6_axi_register_slice(fast)
# Loading work.ddr4_v2_2_6_axic_register_slice(fast)
# Loading work.ddr4_v2_2_6_axic_register_slice(fast__1)
# Loading work.ddr4_v2_2_6_axic_register_slice(fast__2)
# Loading work.ddr4_v2_2_6_axic_register_slice(fast__3)
# Loading work.ddr4_v2_2_6_axi_aw_channel(fast)
# Loading work.ddr4_v2_2_6_axi_cmd_translator(fast)
# Loading work.ddr4_v2_2_6_axi_incr_cmd(fast)
# Loading work.ddr4_v2_2_6_axi_wrap_cmd(fast)
# Loading work.ddr4_v2_2_6_axi_wr_cmd_fsm(fast)
# Loading work.ddr4_v2_2_6_axi_w_channel(fast)
# Loading work.ddr4_v2_2_6_axi_b_channel(fast)
# Loading work.ddr4_v2_2_6_axi_fifo(fast)
# Loading work.ddr4_v2_2_6_axi_ar_channel(fast)
# Loading work.ddr4_v2_2_6_axi_cmd_translator(fast__1)
# Loading work.ddr4_v2_2_6_axi_incr_cmd(fast__1)
# Loading work.ddr4_v2_2_6_axi_wrap_cmd(fast__1)
# Loading work.ddr4_v2_2_6_axi_cmd_fsm(fast)
# Loading work.ddr4_v2_2_6_axi_r_channel(fast)
# Loading work.ddr4_v2_2_6_axi_fifo(fast__1)
# Loading work.ddr4_v2_2_6_axi_fifo(fast__2)
# Loading work.ddr4_v2_2_6_axi_cmd_arbiter(fast)
# Loading work.ddr4_v2_2_6_axi_ctrl_top(fast)
# Loading work.ddr4_v2_2_6_axi_ctrl_write(fast)
# Loading work.ddr4_v2_2_6_axi_ctrl_addr_decode(fast)
# Loading work.ddr4_v2_2_6_axi_ctrl_read(fast)
# Loading work.ddr4_v2_2_6_axi_ctrl_addr_decode(fast__1)
# Loading work.ddr4_v2_2_6_axi_ctrl_reg_bank(fast)
# Loading work.ddr4_v2_2_6_axi_ctrl_reg(fast)
# Loading work.ddr4_v2_2_6_axi_ctrl_reg(fast__1)
# Loading work.ddr4_v2_2_6_axi_ctrl_reg(fast__2)
# Loading work.ddr4_v2_2_6_axi_ctrl_reg(fast__3)
# Loading work.ddr4_v2_2_6_axi_ctrl_reg(fast__4)
# Loading work.ddr4_v2_2_6_axi_ctrl_reg(fast__5)
# Loading work.ddr4_v2_2_6_axi_tg_top(fast)
# Loading work.ddr4_v2_2_6_boot_mode_gen(fast)
# Loading work.ddr4_v2_2_6_prbs_mode_gen(fast)
# Loading work.ddr4_v2_2_6_custom_mode_gen(fast)
# Loading work.ddr4_v2_2_6_axi_opcode_gen(fast)
# Loading work.ddr4_v2_2_6_axi_wrapper(fast)
# Loading work.ddr4_v2_2_6_data_gen(fast)
# Loading work.prbs_data_gen(fast)
# Loading work.ddr4_v2_2_6_data_chk(fast)
# Loading work.proj_package(fast)
# Loading work.glbl(fast)
# Loading work.DDR4_if(fast)
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
run -all
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[1].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[1].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[2].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[2].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[3].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[3].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[4].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[4].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[5].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[5].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[6].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[6].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[7].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[7].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[8].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[8].ddr4_model:Configured as x8 4G stack:1
# DEBUG:::CUSTOM_MODE:::at time =           313750000 executing instruction 0
# DEBUG:::BOOT_MODE:::at time =           313750000 executing instruction 0
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[11].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[10].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[9].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[8].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[7].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[6].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[5].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[4].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[3].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Warning: [Unisim MMCME4_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_infrastructure.gen_mmcme4.u_mmcme_adv_inst 
# Warning: [Unisim PLLE4_ADV-10] input CLKIN period (3000000.000000) and attribute CLKIN_PERIOD (3.000000) are not same. Instance sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER.
# Warning: [Unisim PLLE4_ADV-10] input CLKIN period (3000000.000000) and attribute CLKIN_PERIOD (3.000000) are not same. Instance sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER.
# Warning: [Unisim PLLE4_ADV-10] input CLKIN period (3000000.000000) and attribute CLKIN_PERIOD (3.000000) are not same. Instance sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER.
run -all
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[8].ddr4_model.<protected>.<protected>:Initialization complete @2013625188
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[7].ddr4_model.<protected>.<protected>:Initialization complete @2013625188
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[6].ddr4_model.<protected>.<protected>:Initialization complete @2013625188
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[5].ddr4_model.<protected>.<protected>:Initialization complete @2013625188
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[4].ddr4_model.<protected>.<protected>:Initialization complete @2013625188
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[3].ddr4_model.<protected>.<protected>:Initialization complete @2013625188
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[2].ddr4_model.<protected>.<protected>:Initialization complete @2013625188
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[1].ddr4_model.<protected>.<protected>:Initialization complete @2013625188
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model.<protected>.<protected>:Initialization complete @2013625188
quit -sim
# End time: 10:20:46 on Oct 15,2021, Elapsed time: 0:01:36
# Errors: 0, Warnings: 160
do compile.do; do elaborate.do; do simulate.do
# ** Warning: Multiple occurences of ini variable blk_mem_gen_v8_4_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable blk_mem_gen_v8_4_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable iomodule_v3_1_4 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable iomodule_v3_1_4 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lib_cdc_v1_0_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lib_cdc_v1_0_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_bram_if_cntlr_v4_0_15 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_bram_if_cntlr_v4_0_15 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_v10_v3_0_9 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_v10_v3_0_9 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable microblaze_v11_0_0 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable microblaze_v11_0_0 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable proc_sys_reset_v5_0_13 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable proc_sys_reset_v5_0_13 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xpm are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xpm are found, only first occurence will be considered.
# QuestaSim-64 vmap 2019.4_2 Lib Mapping Utility 2019.12 Dec  7 2019
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: Multiple occurences of ini variable blk_mem_gen_v8_4_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable blk_mem_gen_v8_4_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable iomodule_v3_1_4 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable iomodule_v3_1_4 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lib_cdc_v1_0_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lib_cdc_v1_0_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_bram_if_cntlr_v4_0_15 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_bram_if_cntlr_v4_0_15 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_v10_v3_0_9 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_v10_v3_0_9 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable microblaze_v11_0_0 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable microblaze_v11_0_0 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable proc_sys_reset_v5_0_13 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable proc_sys_reset_v5_0_13 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xpm are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xpm are found, only first occurence will be considered.
# QuestaSim-64 vmap 2019.4_2 Lib Mapping Utility 2019.12 Dec  7 2019
# vmap xpm questa_lib/msim/xpm 
# Modifying modelsim.ini
# ** Warning: Multiple occurences of ini variable blk_mem_gen_v8_4_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable blk_mem_gen_v8_4_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable iomodule_v3_1_4 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable iomodule_v3_1_4 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lib_cdc_v1_0_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lib_cdc_v1_0_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_bram_if_cntlr_v4_0_15 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_bram_if_cntlr_v4_0_15 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_v10_v3_0_9 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_v10_v3_0_9 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable microblaze_v11_0_0 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable microblaze_v11_0_0 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable proc_sys_reset_v5_0_13 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable proc_sys_reset_v5_0_13 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xpm are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xpm are found, only first occurence will be considered.
# QuestaSim-64 vmap 2019.4_2 Lib Mapping Utility 2019.12 Dec  7 2019
# vmap microblaze_v11_0_0 questa_lib/msim/microblaze_v11_0_0 
# Modifying modelsim.ini
# ** Warning: Multiple occurences of ini variable blk_mem_gen_v8_4_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable blk_mem_gen_v8_4_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable iomodule_v3_1_4 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable iomodule_v3_1_4 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lib_cdc_v1_0_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lib_cdc_v1_0_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_bram_if_cntlr_v4_0_15 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_bram_if_cntlr_v4_0_15 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_v10_v3_0_9 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_v10_v3_0_9 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable microblaze_v11_0_0 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable microblaze_v11_0_0 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable proc_sys_reset_v5_0_13 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable proc_sys_reset_v5_0_13 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xpm are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xpm are found, only first occurence will be considered.
# QuestaSim-64 vmap 2019.4_2 Lib Mapping Utility 2019.12 Dec  7 2019
# vmap lib_cdc_v1_0_2 questa_lib/msim/lib_cdc_v1_0_2 
# Modifying modelsim.ini
# ** Warning: Multiple occurences of ini variable blk_mem_gen_v8_4_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable blk_mem_gen_v8_4_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable iomodule_v3_1_4 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable iomodule_v3_1_4 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lib_cdc_v1_0_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lib_cdc_v1_0_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_bram_if_cntlr_v4_0_15 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_bram_if_cntlr_v4_0_15 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_v10_v3_0_9 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_v10_v3_0_9 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable microblaze_v11_0_0 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable microblaze_v11_0_0 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable proc_sys_reset_v5_0_13 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable proc_sys_reset_v5_0_13 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xpm are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xpm are found, only first occurence will be considered.
# QuestaSim-64 vmap 2019.4_2 Lib Mapping Utility 2019.12 Dec  7 2019
# vmap proc_sys_reset_v5_0_13 questa_lib/msim/proc_sys_reset_v5_0_13 
# Modifying modelsim.ini
# ** Warning: Multiple occurences of ini variable blk_mem_gen_v8_4_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable blk_mem_gen_v8_4_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable iomodule_v3_1_4 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable iomodule_v3_1_4 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lib_cdc_v1_0_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lib_cdc_v1_0_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_bram_if_cntlr_v4_0_15 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_bram_if_cntlr_v4_0_15 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_v10_v3_0_9 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_v10_v3_0_9 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable microblaze_v11_0_0 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable microblaze_v11_0_0 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable proc_sys_reset_v5_0_13 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable proc_sys_reset_v5_0_13 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xpm are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xpm are found, only first occurence will be considered.
# QuestaSim-64 vmap 2019.4_2 Lib Mapping Utility 2019.12 Dec  7 2019
# vmap lmb_v10_v3_0_9 questa_lib/msim/lmb_v10_v3_0_9 
# Modifying modelsim.ini
# ** Warning: Multiple occurences of ini variable blk_mem_gen_v8_4_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable blk_mem_gen_v8_4_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable iomodule_v3_1_4 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable iomodule_v3_1_4 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lib_cdc_v1_0_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lib_cdc_v1_0_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_bram_if_cntlr_v4_0_15 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_bram_if_cntlr_v4_0_15 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_v10_v3_0_9 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_v10_v3_0_9 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable microblaze_v11_0_0 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable microblaze_v11_0_0 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable proc_sys_reset_v5_0_13 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable proc_sys_reset_v5_0_13 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xpm are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xpm are found, only first occurence will be considered.
# QuestaSim-64 vmap 2019.4_2 Lib Mapping Utility 2019.12 Dec  7 2019
# vmap lmb_bram_if_cntlr_v4_0_15 questa_lib/msim/lmb_bram_if_cntlr_v4_0_15 
# Modifying modelsim.ini
# ** Warning: Multiple occurences of ini variable blk_mem_gen_v8_4_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable blk_mem_gen_v8_4_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable iomodule_v3_1_4 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable iomodule_v3_1_4 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lib_cdc_v1_0_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lib_cdc_v1_0_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_bram_if_cntlr_v4_0_15 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_bram_if_cntlr_v4_0_15 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_v10_v3_0_9 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_v10_v3_0_9 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable microblaze_v11_0_0 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable microblaze_v11_0_0 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable proc_sys_reset_v5_0_13 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable proc_sys_reset_v5_0_13 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xpm are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xpm are found, only first occurence will be considered.
# QuestaSim-64 vmap 2019.4_2 Lib Mapping Utility 2019.12 Dec  7 2019
# vmap blk_mem_gen_v8_4_2 questa_lib/msim/blk_mem_gen_v8_4_2 
# Modifying modelsim.ini
# ** Warning: Multiple occurences of ini variable blk_mem_gen_v8_4_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable blk_mem_gen_v8_4_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable iomodule_v3_1_4 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable iomodule_v3_1_4 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lib_cdc_v1_0_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lib_cdc_v1_0_2 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_bram_if_cntlr_v4_0_15 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_bram_if_cntlr_v4_0_15 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_v10_v3_0_9 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable lmb_v10_v3_0_9 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable microblaze_v11_0_0 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable microblaze_v11_0_0 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable proc_sys_reset_v5_0_13 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable proc_sys_reset_v5_0_13 are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xpm are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xpm are found, only first occurence will be considered.
# QuestaSim-64 vmap 2019.4_2 Lib Mapping Utility 2019.12 Dec  7 2019
# vmap iomodule_v3_1_4 questa_lib/msim/iomodule_v3_1_4 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 10:21:09 on Oct 15,2021
# vlog -reportprogress 300 -work xil_defaultlib -64 -sv "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports" /home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv 
# -- Compiling module xpm_memory_base
# -- Compiling module asym_bwe_bb
# -- Compiling module xpm_memory_dpdistram
# -- Compiling module xpm_memory_dprom
# -- Compiling module xpm_memory_sdpram
# -- Compiling module xpm_memory_spram
# -- Compiling module xpm_memory_sprom
# -- Compiling module xpm_memory_tdpram
# 
# Top level modules:
# 	xpm_memory_dpdistram
# 	xpm_memory_dprom
# 	xpm_memory_sdpram
# 	xpm_memory_spram
# 	xpm_memory_sprom
# 	xpm_memory_tdpram
# End time: 10:21:10 on Oct 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 10:21:10 on Oct 15,2021
# vcom -reportprogress 300 -work xpm -64 -93 /home/software/vivado-2018.3/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package VCOMPONENTS
# End time: 10:21:10 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 10:21:10 on Oct 15,2021
# vcom -reportprogress 300 -work microblaze_v11_0_0 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/microblaze_v11_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 10:21:17 on Oct 15,2021, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 10:21:17 on Oct 15,2021
# vcom -reportprogress 300 -work xil_defaultlib -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_0/sim/bd_c703_microblaze_I_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bd_c703_microblaze_I_0
# -- Compiling architecture bd_c703_microblaze_I_0_arch of bd_c703_microblaze_I_0
# End time: 10:21:17 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 10:21:17 on Oct 15,2021
# vcom -reportprogress 300 -work lib_cdc_v1_0_2 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lib_cdc_v1_0_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity cdc_sync
# -- Compiling architecture implementation of cdc_sync
# End time: 10:21:18 on Oct 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 10:21:18 on Oct 15,2021
# vcom -reportprogress 300 -work proc_sys_reset_v5_0_13 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/proc_sys_reset_v5_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity upcnt_n
# -- Compiling architecture imp of upcnt_n
# -- Compiling entity sequence_psr
# -- Compiling architecture imp of sequence_psr
# -- Loading entity upcnt_n
# -- Compiling entity lpf
# -- Compiling architecture imp of lpf
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity cdc_sync
# -- Compiling entity proc_sys_reset
# -- Compiling architecture imp of proc_sys_reset
# -- Loading entity lpf
# -- Loading entity sequence_psr
# End time: 10:21:19 on Oct 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 10:21:19 on Oct 15,2021
# vcom -reportprogress 300 -work xil_defaultlib -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_1/sim/bd_c703_rst_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity proc_sys_reset
# -- Compiling entity bd_c703_rst_0_0
# -- Compiling architecture bd_c703_rst_0_0_arch of bd_c703_rst_0_0
# End time: 10:21:20 on Oct 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 10:21:20 on Oct 15,2021
# vcom -reportprogress 300 -work lmb_v10_v3_0_9 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lmb_v10_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lmb_v10
# -- Compiling architecture IMP of lmb_v10
# End time: 10:21:21 on Oct 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 10:21:21 on Oct 15,2021
# vcom -reportprogress 300 -work xil_defaultlib -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_2/sim/bd_c703_ilmb_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_3/sim/bd_c703_dlmb_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_v10
# -- Compiling entity bd_c703_ilmb_0
# -- Compiling architecture bd_c703_ilmb_0_arch of bd_c703_ilmb_0
# -- Compiling entity bd_c703_dlmb_0
# -- Compiling architecture bd_c703_dlmb_0_arch of bd_c703_dlmb_0
# End time: 10:21:21 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 10:21:21 on Oct 15,2021
# vcom -reportprogress 300 -work lmb_bram_if_cntlr_v4_0_15 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package lmb_bram_if_funcs
# -- Loading package NUMERIC_STD
# -- Compiling package body lmb_bram_if_funcs
# -- Loading package lmb_bram_if_funcs
# -- Loading package lmb_bram_if_funcs
# -- Compiling entity MB_LUT6
# -- Compiling architecture IMP of MB_LUT6
# -- Compiling entity MB_MUXCY
# -- Compiling architecture IMP of MB_MUXCY
# -- Compiling entity MB_XORCY
# -- Compiling architecture IMP of MB_XORCY
# -- Compiling entity MB_MUXF7
# -- Compiling architecture IMP of MB_MUXF7
# -- Compiling entity MB_MUXF8
# -- Compiling architecture IMP of MB_MUXF8
# -- Compiling entity MB_FDRE
# -- Compiling architecture IMP of MB_FDRE
# -- Compiling entity XOR18
# -- Compiling architecture IMP of XOR18
# -- Compiling entity Parity
# -- Compiling architecture IMP of Parity
# -- Compiling entity ParityEnable
# -- Compiling architecture IMP of ParityEnable
# -- Compiling entity checkbit_handler
# -- Compiling architecture IMP of checkbit_handler
# -- Compiling entity Correct_One_Bit
# -- Compiling architecture IMP of Correct_One_Bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pselect_mask
# -- Compiling architecture imp of pselect_mask
# -- Compiling entity axi_interface
# -- Compiling architecture IMP of axi_interface
# -- Compiling entity lmb_mux
# -- Compiling architecture imp of lmb_mux
# -- Compiling entity lmb_bram_if_cntlr
# -- Compiling architecture imp of lmb_bram_if_cntlr
# End time: 10:21:22 on Oct 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 10:21:22 on Oct 15,2021
# vcom -reportprogress 300 -work xil_defaultlib -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_4/sim/bd_c703_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_5/sim/bd_c703_ilmb_cntlr_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_bram_if_cntlr
# -- Compiling entity bd_c703_dlmb_cntlr_0
# -- Compiling architecture bd_c703_dlmb_cntlr_0_arch of bd_c703_dlmb_cntlr_0
# -- Compiling entity bd_c703_ilmb_cntlr_0
# -- Compiling architecture bd_c703_ilmb_cntlr_0_arch of bd_c703_ilmb_cntlr_0
# End time: 10:21:22 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 10:21:22 on Oct 15,2021
# vlog -reportprogress 300 -work blk_mem_gen_v8_4_2 -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v 
# -- Compiling module STATE_LOGIC_v8_4
# -- Compiling module beh_vlog_muxf7_v8_4
# -- Compiling module beh_vlog_ff_clr_v8_4
# -- Compiling module beh_vlog_ff_pre_v8_4
# -- Compiling module beh_vlog_ff_ce_clr_v8_4
# -- Compiling module write_netlist_v8_4
# -- Compiling module read_netlist_v8_4
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_4
# -- Compiling module blk_mem_axi_regs_fwd_v8_4
# -- Compiling module blk_mem_gen_v8_4_2_output_stage
# -- Compiling module blk_mem_gen_v8_4_2_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_4_2_mem_module
# -- Compiling module blk_mem_gen_v8_4_2
# 
# Top level modules:
# 	blk_mem_gen_v8_4_2
# End time: 10:21:23 on Oct 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 10:21:23 on Oct 15,2021
# vlog -reportprogress 300 -work xil_defaultlib -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_6/sim/bd_c703_lmb_bram_I_0.v 
# -- Compiling module bd_c703_lmb_bram_I_0
# 
# Top level modules:
# 	bd_c703_lmb_bram_I_0
# End time: 10:21:23 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 10:21:23 on Oct 15,2021
# vcom -reportprogress 300 -work xil_defaultlib -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_7/sim/bd_c703_second_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_8/sim/bd_c703_second_ilmb_cntlr_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity lmb_bram_if_cntlr
# -- Compiling entity bd_c703_second_dlmb_cntlr_0
# -- Compiling architecture bd_c703_second_dlmb_cntlr_0_arch of bd_c703_second_dlmb_cntlr_0
# -- Compiling entity bd_c703_second_ilmb_cntlr_0
# -- Compiling architecture bd_c703_second_ilmb_cntlr_0_arch of bd_c703_second_ilmb_cntlr_0
# End time: 10:21:23 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 10:21:23 on Oct 15,2021
# vlog -reportprogress 300 -work xil_defaultlib -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_9/sim/bd_c703_second_lmb_bram_I_0.v 
# -- Compiling module bd_c703_second_lmb_bram_I_0
# 
# Top level modules:
# 	bd_c703_second_lmb_bram_I_0
# End time: 10:21:24 on Oct 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 10:21:24 on Oct 15,2021
# vcom -reportprogress 300 -work iomodule_v3_1_4 -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.ip_user_files/ipstatic/hdl/iomodule_v3_1_vh_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package IOModule_Vote_Pkg
# -- Compiling package body IOModule_Vote_Pkg
# -- Loading package IOModule_Vote_Pkg
# -- Compiling package iomodule_funcs
# -- Loading package NUMERIC_STD
# -- Compiling package body iomodule_funcs
# -- Loading package iomodule_funcs
# -- Loading package iomodule_funcs
# -- Compiling entity XIL_SRL16E
# -- Compiling architecture IMP of XIL_SRL16E
# -- Compiling entity XIL_SRLC16E
# -- Compiling architecture IMP of XIL_SRLC16E
# -- Compiling entity MB_MUXCY
# -- Compiling architecture IMP of MB_MUXCY
# -- Compiling entity MB_XORCY
# -- Compiling architecture IMP of MB_XORCY
# -- Compiling entity MB_MUXCY_XORCY
# -- Compiling architecture IMP of MB_MUXCY_XORCY
# -- Compiling entity MB_FDR
# -- Compiling architecture IMP of MB_FDR
# -- Compiling entity MB_FDRE
# -- Compiling architecture IMP of MB_FDRE
# -- Compiling entity MB_FDSE
# -- Compiling architecture IMP of MB_FDSE
# -- Compiling entity MB_MULT_AND
# -- Compiling architecture IMP of MB_MULT_AND
# -- Compiling entity MB_LUT3
# -- Compiling architecture IMP of MB_LUT3
# -- Compiling entity MB_MUXF5
# -- Compiling architecture IMP of MB_MUXF5
# -- Compiling entity MB_MUXF6
# -- Compiling architecture IMP of MB_MUXF6
# -- Compiling entity mb_sync_bit
# -- Compiling architecture IMP of mb_sync_bit
# -- Loading entity mb_sync_bit
# -- Compiling entity mb_sync_vec
# -- Compiling architecture IMP of mb_sync_vec
# -- Compiling entity mb_sync_reset
# -- Compiling architecture IMP of mb_sync_reset
# -- Compiling entity Divide_part
# -- Compiling architecture VHDL_RTL of Divide_part
# -- Compiling entity FIT_Module
# -- Loading package IOModule_Vote_Pkg
# -- Compiling architecture VHDL_RTL of FIT_Module
# -- Compiling entity GPI_Module
# -- Compiling architecture IMP of GPI_Module
# -- Compiling entity GPO_Module
# -- Compiling architecture IMP of GPO_Module
# -- Compiling entity intr_ctrl
# -- Compiling architecture IMP of intr_ctrl
# -- Compiling entity PIT_Module
# -- Compiling architecture IMP of PIT_Module
# -- Compiling entity Uart_Control_Status
# -- Compiling architecture IMP of Uart_Control_Status
# -- Compiling entity UART_Receive
# -- Compiling architecture IMP of UART_Receive
# -- Compiling entity UART_Transmit
# -- Compiling architecture IMP of UART_Transmit
# -- Compiling entity Iomodule_core
# -- Compiling architecture IMP of iomodule_core
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pselect_mask
# -- Compiling architecture imp of pselect_mask
# -- Loading entity Iomodule_core
# -- Loading entity pselect_mask
# -- Compiling entity iomodule
# -- Compiling architecture IMP of iomodule
# End time: 10:21:25 on Oct 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 10:21:25 on Oct 15,2021
# vcom -reportprogress 300 -work xil_defaultlib -64 -93 /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_10/sim/bd_c703_iomodule_0_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package iomodule_funcs
# -- Loading entity Iomodule_core
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity pselect_mask
# -- Loading entity iomodule
# -- Compiling entity bd_c703_iomodule_0_0
# -- Compiling architecture bd_c703_iomodule_0_0_arch of bd_c703_iomodule_0_0
# End time: 10:21:25 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 10:21:26 on Oct 15,2021
# vlog -reportprogress 300 -work xil_defaultlib -64 "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/sim/bd_c703.v /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_0/sim/ddr4_microblaze_mcs.v 
# -- Compiling module bd_c703
# -- Compiling module ddr4_microblaze_mcs
# 
# Top level modules:
# 	ddr4_microblaze_mcs
# End time: 10:21:26 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 10:21:26 on Oct 15,2021
# vlog -reportprogress 300 -work xil_defaultlib -64 -sv "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/map" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports" /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/phy/ddr4_phy_ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/ip_1/rtl/ip_top/ddr4_phy.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_wtr.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ref.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_rd_wr.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_periodic.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_group.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_ctl.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_p.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_c.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_a.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_timer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_rank.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/controller/ddr4_v2_2_mc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_wr_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_rd_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ui/ddr4_v2_2_ui.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_ar_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_aw_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_b_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_fifo.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_r_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_w_channel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_a_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_register_slice.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axi_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_axic_register_slice.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_and.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_and.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_or.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_carry_or.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_command_fifo.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel_static.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_r_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi/ddr4_v2_2_w_upsizer.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_addr_decode.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_read.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg_bank.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_write.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/clocking/ddr4_v2_2_infrastructure.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_write.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_byte.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_bit.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_sync.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_read.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_rd_en.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_pi.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_mc_odt.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx_data.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_config_rom.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_addr_decode.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_cal.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_v2_2_dp_AB9.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/ip_top/ddr4_ddr4_mem_intfc.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/rtl/cal/ddr4_ddr4_cal_riu.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/tb/microblaze_mcs_0.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/arch_package.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/proj_package.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_model.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_opcode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_tg_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_wrapper.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_boot_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_custom_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_chk.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_data_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_prbs_mode_gen.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/example_top.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/interface.sv /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/sim_tb_top.sv 
# -- Compiling module ddr4_phy_v2_2_0_xiphy_behav
# -- Compiling module ddr4_phy_v2_2_0_bitslice_behav
# -- Compiling module ddr4_phy_v2_2_0_fifo_sv
# -- Compiling module ddr4_phy_v2_2_0_xiphy
# -- Compiling module ddr4_phy_v2_2_0_iob_byte
# -- Compiling module ddr4_phy_v2_2_0_iob
# -- Compiling module ddr4_phy_v2_2_0_pll
# -- Compiling module ddr4_phy_v2_2_0_xiphy_tristate_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_riuor_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_control_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_byte_wrapper
# -- Compiling module ddr4_phy_v2_2_0_xiphy_bitslice_wrapper
# -- Compiling module ddr4_phy_ddr4
# -- Compiling module ddr4_phy
# -- Compiling module ddr4_v2_2_6_mc_wtr
# -- Compiling module ddr4_v2_2_6_mc_ref
# -- Compiling module ddr4_v2_2_6_mc_rd_wr
# -- Compiling module ddr4_v2_2_6_mc_periodic
# -- Compiling module ddr4_v2_2_6_mc_group
# -- Compiling module ddr4_v2_2_6_mc_ecc_merge_enc
# -- Compiling module ddr4_v2_2_6_mc_ecc_gen
# -- Compiling module ddr4_v2_2_6_mc_ecc_fi_xor
# -- Compiling module ddr4_v2_2_6_mc_ecc_dec_fix
# -- Compiling module ddr4_v2_2_6_mc_ecc_buf
# -- Compiling module ddr4_v2_2_6_mc_ecc
# -- Compiling module ddr4_v2_2_6_mc_ctl
# -- Compiling module ddr4_v2_2_6_mc_cmd_mux_c
# -- Compiling module ddr4_v2_2_6_mc_cmd_mux_ap
# -- Compiling module ddr4_v2_2_6_mc_arb_p
# -- Compiling module ddr4_v2_2_6_mc_arb_mux_p
# -- Compiling module ddr4_v2_2_6_mc_arb_c
# -- Compiling module ddr4_v2_2_6_mc_arb_a
# -- Compiling module ddr4_v2_2_6_mc_act_timer
# -- Compiling module ddr4_v2_2_6_mc_act_rank
# -- Compiling module ddr4_v2_2_6_mc
# -- Compiling module ddr4_v2_2_6_ui_wr_data
# -- Compiling module ddr4_v2_2_6_ui_rd_data
# -- Compiling module ddr4_v2_2_6_ui_cmd
# -- Compiling module ddr4_v2_2_6_ui
# -- Compiling module ddr4_v2_2_6_axi_ar_channel
# -- Compiling module ddr4_v2_2_6_axi_aw_channel
# -- Compiling module ddr4_v2_2_6_axi_b_channel
# -- Compiling module ddr4_v2_2_6_axi_cmd_arbiter
# -- Compiling module ddr4_v2_2_6_axi_cmd_fsm
# -- Compiling module ddr4_v2_2_6_axi_cmd_translator
# -- Compiling module ddr4_v2_2_6_axi_fifo
# -- Compiling module ddr4_v2_2_6_axi_incr_cmd
# -- Compiling module ddr4_v2_2_6_axi_r_channel
# -- Compiling module ddr4_v2_2_6_axi_w_channel
# -- Compiling module ddr4_v2_2_6_axi_wr_cmd_fsm
# -- Compiling module ddr4_v2_2_6_axi_wrap_cmd
# -- Compiling module ddr4_v2_2_6_a_upsizer
# -- Compiling module ddr4_v2_2_6_axi
# -- Compiling module ddr4_v2_2_6_axi_register_slice
# -- Compiling module ddr4_v2_2_6_axi_upsizer
# -- Compiling module ddr4_v2_2_6_axic_register_slice
# -- Compiling module ddr4_v2_2_6_carry_and
# -- Compiling module ddr4_v2_2_6_carry_latch_and
# -- Compiling module ddr4_v2_2_6_carry_latch_or
# -- Compiling module ddr4_v2_2_6_carry_or
# -- Compiling module ddr4_v2_2_6_command_fifo
# -- Compiling module ddr4_v2_2_6_comparator
# -- Compiling module ddr4_v2_2_6_comparator_sel
# -- Compiling module ddr4_v2_2_6_comparator_sel_static
# -- Compiling module ddr4_v2_2_6_r_upsizer
# -- Compiling module ddr4_v2_2_6_w_upsizer
# -- Compiling module ddr4_v2_2_6_axi_ctrl_addr_decode
# -- Compiling module ddr4_v2_2_6_axi_ctrl_read
# -- Compiling module ddr4_v2_2_6_axi_ctrl_reg_bank
# -- Compiling module ddr4_v2_2_6_axi_ctrl_reg
# -- Compiling module ddr4_v2_2_6_axi_ctrl_top
# -- Compiling module ddr4_v2_2_6_axi_ctrl_write
# -- Compiling module ddr4_v2_2_6_infrastructure
# -- Compiling module ddr4_v2_2_6_cal_xsdb_bram
# -- Compiling module ddr4_v2_2_6_cal_write
# -- Compiling module ddr4_v2_2_6_cal_wr_byte
# -- Compiling module ddr4_v2_2_6_cal_wr_bit
# -- Compiling module ddr4_v2_2_6_cal_sync
# -- Compiling module ddr4_v2_2_6_cal_read
# -- Compiling module ddr4_v2_2_6_cal_rd_en
# -- Compiling module ddr4_v2_2_6_cal_pi
# -- Compiling module ddr4_v2_2_6_cal_mc_odt
# -- Compiling module ddr4_v2_2_6_cal_debug_microblaze
# -- Compiling module ddr4_v2_2_6_cal_cplx_data
# -- Compiling module ddr4_v2_2_6_cal_cplx
# -- Compiling module ddr4_v2_2_6_cal_config_rom
# -- Compiling module ddr4_v2_2_6_cal_addr_decode
# -- Compiling module ddr4_v2_2_6_cal_top
# -- Compiling module ddr4_v2_2_6_cal_xsdb_arbiter
# -- Compiling module ddr4_v2_2_6_cal
# -- Compiling module ddr4_v2_2_6_chipscope_xsdb_slave
# -- Compiling module ddr4_v2_2_6_cfg_mem_mod
# -- Compiling module ddr4_v2_2_6_bram_tdp
# -- Compiling module ddr4
# -- Compiling module ddr4_ddr4
# -- Compiling module ddr4_ddr4_mem_intfc
# -- Compiling module ddr4_ddr4_cal_riu
# -- Compiling module ddr4_microblaze_mcs
# -- Compiling module microblaze_mcs
# -- Compiling package arch_package
# -- Compiling package proj_package
# -- Importing package arch_package
# -- Importing package arch_package
# -- Importing package proj_package
# -- Compiling module ddr4_v2_2_6_axi_opcode_gen
# -- Compiling module ddr4_v2_2_6_axi_tg_top
# -- Compiling module ddr4_v2_2_6_axi_wrapper
# -- Compiling module ddr4_v2_2_6_boot_mode_gen
# -- Compiling module ddr4_v2_2_6_custom_mode_gen
# -- Compiling module ddr4_v2_2_6_data_chk
# -- Compiling module ddr4_v2_2_6_data_gen
# -- Compiling module prbs_data_gen
# -- Compiling module ddr4_v2_2_6_prbs_mode_gen
# -- Compiling module example_top
# -- Compiling interface DDR4_if
# -- Compiling module sim_tb_top
# 
# Top level modules:
# 	sim_tb_top
# End time: 10:21:29 on Oct 15,2021, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 10:21:29 on Oct 15,2021
# vlog -reportprogress 300 -work xil_defaultlib /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/questa/glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 10:21:29 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 10:21:29 on Oct 15,2021
# vopt -reportprogress 300 "+acc" -l elaborate.log -L xil_defaultlib -L xpm -L microblaze_v11_0_0 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L blk_mem_gen_v8_4_2 -L iomodule_v3_1_4 -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.sim_tb_top xil_defaultlib.glbl -o sim_tb_top_opt 
# 
# Top level modules:
# 	sim_tb_top
# 	glbl
# 
# Analyzing design...
# -- Loading module sim_tb_top
# -- Importing package arch_package
# -- Loading module example_top
# -- Loading module ddr4
# -- Loading module ddr4_ddr4
# -- Loading module ddr4_v2_2_6_infrastructure
# -- Loading module unisims_ver.BUFG
# -- Loading module ddr4_ddr4_mem_intfc
# -- Loading module ddr4_phy
# -- Loading module ddr4_phy_ddr4
# -- Loading module unisims_ver.OBUF
# -- Loading module ddr4_phy_v2_2_0_pll
# -- Loading module ddr4_phy_v2_2_0_iob
# -- Loading module ddr4_v2_2_6_mc
# -- Loading module ddr4_v2_2_6_mc_act_timer
# -- Loading module ddr4_v2_2_6_mc_arb_a
# -- Loading module ddr4_v2_2_6_mc_rd_wr
# -- Loading module ddr4_v2_2_6_mc_arb_c
# -- Loading module ddr4_v2_2_6_mc_arb_mux_p
# -- Loading module ddr4_v2_2_6_mc_arb_p
# -- Loading module ddr4_v2_2_6_mc_cmd_mux_ap
# -- Loading module ddr4_v2_2_6_mc_ctl
# -- Loading module ddr4_v2_2_6_cal_mc_odt
# -- Loading module ddr4_v2_2_6_mc_cmd_mux_c
# -- Loading module ddr4_v2_2_6_mc_ref
# -- Loading module ddr4_v2_2_6_mc_periodic
# -- Loading module ddr4_v2_2_6_mc_ecc
# -- Loading module ddr4_v2_2_6_ui
# -- Loading module ddr4_v2_2_6_ui_cmd
# -- Loading module ddr4_v2_2_6_ui_wr_data
# -- Loading module ddr4_v2_2_6_ui_rd_data
# -- Loading module ddr4_v2_2_6_cal_top
# -- Loading module ddr4_v2_2_6_cal
# -- Loading module ddr4_v2_2_6_cal_debug_microblaze
# -- Loading module ddr4_v2_2_6_cal_addr_decode
# -- Loading module ddr4_v2_2_6_cal_cplx
# -- Loading module ddr4_v2_2_6_cal_cplx_data
# -- Loading module ddr4_v2_2_6_cal_config_rom
# -- Loading module ddr4_v2_2_6_chipscope_xsdb_slave
# -- Loading module ddr4_v2_2_6_cal_xsdb_arbiter
# -- Loading module ddr4_v2_2_6_cal_sync
# -- Loading module ddr4_v2_2_6_cal_xsdb_bram
# -- Loading module ddr4_v2_2_6_cfg_mem_mod
# -- Loading module ddr4_v2_2_6_cal_pi
# -- Loading module ddr4_v2_2_6_cal_read
# -- Loading module ddr4_v2_2_6_cal_write
# -- Loading module ddr4_ddr4_cal_riu
# -- Loading module ddr4_microblaze_mcs
# -- Loading module microblaze_mcs
# -- Loading module unisims_ver.VCC
# -- Loading module unisims_ver.GND
# -- Loading module unisims_ver.FDR
# -- Loading module unisims_ver.FDRE
# -- Loading module unisims_ver.FDS
# -- Loading module unisims_ver.FDSE
# -- Loading module unisims_ver.FD
# -- Loading module unisims_ver.RAM32X1D
# -- Loading module unisims_ver.FDE
# -- Loading module unisims_ver.LUT6_2
# -- Loading module unisims_ver.MUXCY_L
# -- Loading module unisims_ver.MUXCY
# -- Loading module unisims_ver.XORCY
# -- Loading module unisims_ver.MULT_AND
# -- Loading module unisims_ver.LUT2
# -- Loading UDP unisims_ver.x_lut2_mux4
# -- Loading module unisims_ver.LUT3
# -- Loading UDP unisims_ver.x_lut3_mux8
# -- Loading module unisims_ver.LUT4
# -- Loading module unisims_ver.LUT6
# -- Loading module unisims_ver.MUXF5
# -- Loading module unisims_ver.SRL16E
# -- Loading module unisims_ver.LUT5
# -- Loading module unisims_ver.LUT1
# -- Loading UDP unisims_ver.x_lut1_mux2
# -- Loading module unisims_ver.MUXF7
# -- Loading module unisims_ver.INV
# -- Loading module unisims_ver.RAMB36
# -- Loading module unisims_ver.RAMB36E1
# -- Loading module ddr4_v2_2_6_axi
# -- Loading module ddr4_v2_2_6_axi_register_slice
# -- Loading module ddr4_v2_2_6_axic_register_slice
# -- Loading module ddr4_v2_2_6_axi_aw_channel
# -- Loading module ddr4_v2_2_6_axi_cmd_translator
# -- Loading module ddr4_v2_2_6_axi_incr_cmd
# -- Loading module ddr4_v2_2_6_axi_wrap_cmd
# -- Loading module ddr4_v2_2_6_axi_wr_cmd_fsm
# -- Loading module ddr4_v2_2_6_axi_w_channel
# -- Loading module ddr4_v2_2_6_axi_b_channel
# -- Loading module ddr4_v2_2_6_axi_fifo
# -- Loading module ddr4_v2_2_6_axi_ar_channel
# -- Loading module ddr4_v2_2_6_axi_cmd_fsm
# -- Loading module ddr4_v2_2_6_axi_r_channel
# -- Loading module ddr4_v2_2_6_axi_cmd_arbiter
# -- Loading module ddr4_v2_2_6_axi_ctrl_top
# -- Loading module ddr4_v2_2_6_axi_ctrl_write
# -- Loading module ddr4_v2_2_6_axi_ctrl_addr_decode
# -- Loading module ddr4_v2_2_6_axi_ctrl_read
# -- Loading module ddr4_v2_2_6_axi_ctrl_reg_bank
# -- Loading module ddr4_v2_2_6_axi_tg_top
# -- Loading module ddr4_v2_2_6_boot_mode_gen
# -- Loading module ddr4_v2_2_6_prbs_mode_gen
# -- Loading module ddr4_v2_2_6_custom_mode_gen
# -- Loading module ddr4_v2_2_6_axi_opcode_gen
# -- Loading module ddr4_v2_2_6_axi_wrapper
# -- Loading module ddr4_v2_2_6_data_gen
# -- Loading module ddr4_v2_2_6_data_chk
# -- Loading module glbl
# -- Loading module unisims_ver.MMCME4_ADV
# -- Loading module unisims_ver.IBUFDS
# -- Loading module unisims_ver.PLLE4_ADV
# -- Loading module ddr4_phy_v2_2_0_iob_byte
# -- Loading module ddr4_phy_v2_2_0_xiphy_behav
# -- Loading module ddr4_v2_2_6_mc_act_rank
# -- Loading module ddr4_v2_2_6_mc_wtr
# -- Loading module ddr4_v2_2_6_mc_ecc_dec_fix
# -- Loading module ddr4_v2_2_6_mc_ecc_buf
# -- Loading module ddr4_v2_2_6_mc_ecc_merge_enc
# -- Loading module ddr4_v2_2_6_mc_ecc_fi_xor
# -- Loading module ddr4_v2_2_6_mc_ecc_gen
# -- Loading module ddr4_v2_2_6_mc_group
# -- Loading module unisims_ver.RAM32M
# -- Loading module ddr4_v2_2_6_bram_tdp
# -- Loading module ddr4_v2_2_6_cal_wr_byte
# -- Loading module ddr4_v2_2_6_cal_wr_bit
# -- Loading module ddr4_v2_2_6_cal_rd_en
# -- Loading module unisims_ver.RB36_INTERNAL_VLOG
# -- Loading module ddr4_v2_2_6_axi_ctrl_reg
# -- Loading module prbs_data_gen
# -- Loading interface DDR4_if
# -- Importing package proj_package
# -- Loading module unisims_ver.OBUFDS
# -- Loading module unisims_ver.HPIO_VREF
# -- Loading module unisims_ver.IOBUFE3
# -- Loading module unisims_ver.IOBUFDS
# -- Loading module ddr4_phy_v2_2_0_bitslice_behav
# -- Loading module ddr4_phy_v2_2_0_fifo_sv
# Optimizing 291 design-units (inlining 0/1009 module instances, 0/1682 cell instances, 151/151 UDP instances):
# -- Optimizing package arch_package(fast)
# -- Optimizing package proj_package(fast)
# -- Optimizing module unisims_ver.FD(fast__1)
# -- Optimizing module unisims_ver.FDR(fast)
# -- Optimizing module unisims_ver.FDS(fast)
# -- Optimizing module unisims_ver.FDE(fast)
# -- Optimizing module unisims_ver.BUFG(fast)
# -- Optimizing module unisims_ver.MUXCY_L(fast)
# -- Optimizing module unisims_ver.MUXF5(fast)
# -- Optimizing module unisims_ver.XORCY(fast)
# -- Optimizing module unisims_ver.MULT_AND(fast)
# -- Optimizing module unisims_ver.INV(fast)
# -- Optimizing module unisims_ver.VCC(fast)
# -- Optimizing module unisims_ver.GND(fast)
# -- Optimizing interface DDR4_if(fast)
# -- Optimizing module ddr4_v2_2_6_axi_fifo(fast)
# -- Optimizing module ddr4_v2_2_6_axi_ar_channel(fast)
# -- Optimizing module ddr4_v2_2_6_axi_fifo(fast__1)
# -- Optimizing module ddr4_v2_2_6_axi_fifo(fast__2)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_addr_decode(fast)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_addr_decode(fast__1)
# -- Optimizing module prbs_data_gen(fast)
# -- Optimizing module ddr4_v2_2_6_axi_cmd_translator(fast)
# -- Optimizing module ddr4_v2_2_6_axi_cmd_translator(fast__1)
# -- Optimizing module ddr4_v2_2_6_bram_tdp(fast)
# -- Optimizing module ddr4_v2_2_6_mc_arb_p(fast)
# -- Optimizing module unisims_ver.IOBUFDS(fast)
# -- Optimizing module unisims_ver.IBUFDS(fast)
# -- Optimizing module ddr4_v2_2_6_cal_wr_byte(fast)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_write(fast)
# -- Optimizing module ddr4_phy_v2_2_0_fifo_sv(fast)
# -- Optimizing module unisims_ver.FDRE(fast)
# -- Optimizing module unisims_ver.FDSE(fast)
# -- Optimizing module unisims_ver.FDRE(fast__1)
# -- Optimizing module unisims_ver.FDSE(fast__1)
# -- Optimizing module unisims_ver.SRL16E(fast)
# -- Optimizing module unisims_ver.HPIO_VREF(fast)
# -- Optimizing module unisims_ver.RAM32X1D(fast)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__3)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__5)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__7)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__10)
# -- Inlining UDP unisims_ver.x_lut3_mux8
# -- Optimizing module unisims_ver.LUT3(fast)
# -- Optimizing module unisims_ver.LUT3(fast__1)
# -- Optimizing module unisims_ver.LUT3(fast__2)
# -- Optimizing module unisims_ver.LUT3(fast__3)
# -- Optimizing module unisims_ver.LUT3(fast__4)
# -- Optimizing module unisims_ver.LUT3(fast__5)
# -- Optimizing module unisims_ver.LUT3(fast__6)
# -- Optimizing module unisims_ver.LUT3(fast__7)
# -- Optimizing module unisims_ver.LUT3(fast__8)
# -- Optimizing module unisims_ver.LUT3(fast__9)
# -- Optimizing module unisims_ver.LUT3(fast__10)
# -- Optimizing module unisims_ver.LUT3(fast__11)
# -- Optimizing module unisims_ver.LUT3(fast__12)
# -- Optimizing module unisims_ver.LUT3(fast__13)
# -- Optimizing module unisims_ver.LUT3(fast__14)
# -- Optimizing module unisims_ver.LUT3(fast__15)
# -- Optimizing module unisims_ver.LUT3(fast__16)
# -- Optimizing module glbl(fast)
# -- Optimizing module ddr4_microblaze_mcs(fast)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_reg(fast)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_reg(fast__1)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_reg(fast__2)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_reg(fast__3)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_reg(fast__4)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_reg(fast__5)
# -- Optimizing module ddr4_v2_2_6_axi_b_channel(fast)
# -- Optimizing module ddr4_v2_2_6_cal_wr_bit(fast)
# -- Optimizing module ddr4_v2_2_6_axi_wr_cmd_fsm(fast)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_read(fast)
# -- Inlining UDP unisims_ver.x_lut2_mux4
# -- Optimizing module unisims_ver.LUT2(fast)
# -- Optimizing module unisims_ver.LUT2(fast__1)
# -- Optimizing module unisims_ver.LUT2(fast__2)
# -- Optimizing module unisims_ver.LUT2(fast__3)
# -- Optimizing module unisims_ver.LUT2(fast__4)
# -- Optimizing module unisims_ver.LUT2(fast__5)
# -- Optimizing module unisims_ver.LUT2(fast__6)
# -- Optimizing module unisims_ver.LUT2(fast__7)
# -- Optimizing module ddr4_v2_2_6_axi_cmd_fsm(fast)
# -- Optimizing interface DDR4_if(fast)
# -- Optimizing module unisims_ver.OBUFDS(fast)
# -- Inlining UDP unisims_ver.x_lut1_mux2
# -- Optimizing module unisims_ver.LUT1(fast)
# -- Optimizing module unisims_ver.OBUF(fast)
# -- Optimizing module unisims_ver.MUXCY(fast)
# -- Optimizing module unisims_ver.MUXF7(fast)
# -- Optimizing module unisims_ver.FD(fast)
# -- Optimizing module ddr4_v2_2_6_ui_rd_data(fast)
# -- Optimizing module ddr4_v2_2_6_mc_ecc_dec_fix(fast)
# -- Optimizing module ddr4_v2_2_6_data_gen(fast)
# -- Optimizing module unisims_ver.LUT6(fast__25)
# -- Optimizing module unisims_ver.LUT6(fast__26)
# -- Optimizing module unisims_ver.LUT6(fast__27)
# -- Optimizing module unisims_ver.LUT6(fast__28)
# -- Optimizing module unisims_ver.LUT6(fast__29)
# -- Optimizing module unisims_ver.LUT6(fast__30)
# -- Optimizing module unisims_ver.LUT6(fast__31)
# -- Optimizing module ddr4_v2_2_6_ui(fast)
# -- Optimizing module ddr4_v2_2_6_cal_xsdb_arbiter(fast)
# -- Optimizing module ddr4_phy_v2_2_0_iob_byte(fast)
# -- Optimizing module ddr4_phy_v2_2_0_iob_byte(fast__1)
# -- Optimizing module ddr4_phy_v2_2_0_iob_byte(fast__2)
# -- Optimizing module ddr4_phy_v2_2_0_iob_byte(fast__3)
# -- Optimizing module ddr4_v2_2_6_cal_rd_en(fast)
# -- Optimizing module unisims_ver.RAMB36(fast)
# -- Optimizing module example_top(fast)
# -- Optimizing module ddr4_ddr4_cal_riu(fast)
# -- Optimizing module ddr4_v2_2_6_axi_r_channel(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "ddr4_v2_2_6_axi_r_channel(fast)".
# -- Optimizing module ddr4_v2_2_6_mc_act_timer(fast)
# -- Optimizing module unisims_ver.IOBUFE3(fast)
# -- Optimizing module ddr4_v2_2_6_cal_config_rom(fast)
# -- Optimizing module ddr4_v2_2_6_axi_w_channel(fast)
# -- Optimizing module ddr4_v2_2_6_custom_mode_gen(fast)
# -- Optimizing module ddr4_v2_2_6_chipscope_xsdb_slave(fast)
# -- Optimizing module ddr4_phy(fast)
# -- Optimizing module ddr4_v2_2_6_cal_read(fast)
# -- Optimizing module ddr4_v2_2_6_cfg_mem_mod(fast)
# -- Optimizing module ddr4_phy_v2_2_0_pll(fast)
# -- Optimizing module ddr4_v2_2_6_cal_mc_odt(fast)
# -- Optimizing module ddr4_v2_2_6_cal_mc_odt(fast__1)
# -- Optimizing module ddr4_v2_2_6_mc_cmd_mux_ap(fast)
# -- Optimizing module ddr4_v2_2_6_axi_wrap_cmd(fast)
# -- Optimizing module ddr4_v2_2_6_axi_wrap_cmd(fast__1)
# -- Optimizing module unisims_ver.RAM32M(fast)
# -- Optimizing module ddr4(fast)
# -- Optimizing module ddr4_v2_2_6_axi_incr_cmd(fast)
# -- Optimizing module ddr4_v2_2_6_axi_incr_cmd(fast__1)
# -- Optimizing module ddr4_v2_2_6_mc_wtr(fast)
# -- Optimizing module unisims_ver.LUT4(fast)
# -- Optimizing module unisims_ver.LUT4(fast__1)
# -- Optimizing module unisims_ver.LUT4(fast__2)
# -- Optimizing module unisims_ver.LUT4(fast__3)
# -- Optimizing module unisims_ver.LUT4(fast__4)
# -- Optimizing module unisims_ver.LUT4(fast__5)
# -- Optimizing module unisims_ver.LUT4(fast__6)
# -- Optimizing module unisims_ver.LUT4(fast__7)
# -- Optimizing module unisims_ver.LUT4(fast__8)
# -- Optimizing module unisims_ver.LUT4(fast__9)
# -- Optimizing module unisims_ver.LUT4(fast__10)
# -- Optimizing module unisims_ver.LUT4(fast__11)
# -- Optimizing module unisims_ver.LUT4(fast__12)
# -- Optimizing module unisims_ver.LUT4(fast__13)
# -- Optimizing module unisims_ver.LUT4(fast__14)
# -- Optimizing module unisims_ver.LUT4(fast__15)
# -- Optimizing module unisims_ver.LUT4(fast__16)
# -- Optimizing module unisims_ver.LUT4(fast__17)
# -- Optimizing module unisims_ver.LUT4(fast__18)
# -- Optimizing module unisims_ver.LUT4(fast__19)
# -- Optimizing module unisims_ver.LUT4(fast__20)
# -- Optimizing module unisims_ver.LUT4(fast__21)
# -- Optimizing module unisims_ver.LUT4(fast__22)
# -- Optimizing module unisims_ver.LUT4(fast__23)
# -- Optimizing module unisims_ver.LUT4(fast__24)
# -- Optimizing module unisims_ver.LUT4(fast__25)
# -- Optimizing module unisims_ver.LUT4(fast__26)
# -- Optimizing module unisims_ver.LUT4(fast__27)
# -- Optimizing module unisims_ver.RB36_INTERNAL_VLOG(fast)
# -- Optimizing module microblaze_mcs(fast)
# -- Optimizing module ddr4_v2_2_6_mc_ecc_gen(fast)
# -- Optimizing module unisims_ver.MMCME4_ADV(fast)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_reg_bank(fast)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__4)
# -- Optimizing module ddr4_v2_2_6_mc_periodic(fast)
# ** Note: (vopt-143) Recognized 2 FSMs in module "ddr4_v2_2_6_mc_periodic(fast)".
# -- Optimizing module ddr4_v2_2_6_prbs_mode_gen(fast)
# -- Optimizing module unisims_ver.LUT5(fast)
# -- Optimizing module unisims_ver.LUT5(fast__1)
# -- Optimizing module unisims_ver.LUT5(fast__2)
# -- Optimizing module unisims_ver.LUT5(fast__3)
# -- Optimizing module unisims_ver.LUT5(fast__4)
# -- Optimizing module unisims_ver.LUT5(fast__5)
# -- Optimizing module unisims_ver.LUT5(fast__6)
# -- Optimizing module unisims_ver.LUT5(fast__7)
# -- Optimizing module unisims_ver.LUT5(fast__8)
# -- Optimizing module unisims_ver.LUT5(fast__9)
# -- Optimizing module unisims_ver.LUT5(fast__10)
# -- Optimizing module unisims_ver.LUT5(fast__11)
# -- Optimizing module unisims_ver.LUT5(fast__12)
# -- Optimizing module unisims_ver.LUT5(fast__13)
# -- Optimizing module unisims_ver.LUT5(fast__14)
# -- Optimizing module unisims_ver.LUT5(fast__15)
# -- Optimizing module unisims_ver.LUT5(fast__16)
# -- Optimizing module unisims_ver.LUT5(fast__17)
# -- Optimizing module unisims_ver.LUT5(fast__18)
# -- Optimizing module unisims_ver.LUT5(fast__19)
# -- Optimizing module unisims_ver.LUT5(fast__20)
# -- Optimizing module unisims_ver.LUT5(fast__21)
# -- Optimizing module unisims_ver.LUT5(fast__22)
# -- Optimizing module unisims_ver.LUT5(fast__23)
# -- Optimizing module unisims_ver.LUT5(fast__24)
# -- Optimizing module unisims_ver.LUT5(fast__25)
# -- Optimizing module unisims_ver.LUT5(fast__26)
# -- Optimizing module unisims_ver.LUT5(fast__27)
# -- Optimizing module unisims_ver.LUT5(fast__28)
# -- Optimizing module ddr4_v2_2_6_mc_cmd_mux_c(fast)
# -- Optimizing module ddr4_v2_2_6_axi_cmd_arbiter(fast)
# -- Optimizing module unisims_ver.LUT6(fast)
# -- Optimizing module unisims_ver.LUT6(fast__1)
# -- Optimizing module unisims_ver.LUT6(fast__2)
# -- Optimizing module unisims_ver.LUT6(fast__3)
# -- Optimizing module unisims_ver.LUT6(fast__4)
# -- Optimizing module unisims_ver.LUT6(fast__5)
# -- Optimizing module unisims_ver.LUT6(fast__6)
# -- Optimizing module unisims_ver.LUT6(fast__7)
# -- Optimizing module unisims_ver.LUT6(fast__8)
# -- Optimizing module unisims_ver.LUT6(fast__9)
# -- Optimizing module unisims_ver.LUT6(fast__10)
# -- Optimizing module unisims_ver.LUT6(fast__11)
# -- Optimizing module unisims_ver.LUT6(fast__12)
# -- Optimizing module unisims_ver.LUT6(fast__13)
# -- Optimizing module unisims_ver.LUT6(fast__14)
# -- Optimizing module unisims_ver.LUT6(fast__15)
# -- Optimizing module unisims_ver.LUT6(fast__16)
# -- Optimizing module unisims_ver.LUT6(fast__17)
# -- Optimizing module unisims_ver.LUT6(fast__18)
# -- Optimizing module unisims_ver.LUT6(fast__19)
# -- Optimizing module unisims_ver.LUT6(fast__20)
# -- Optimizing module unisims_ver.LUT6(fast__21)
# -- Optimizing module unisims_ver.LUT6(fast__22)
# -- Optimizing module unisims_ver.LUT6(fast__23)
# -- Optimizing module unisims_ver.LUT6(fast__24)
# -- Optimizing module ddr4_v2_2_6_mc_arb_a(fast)
# -- Optimizing module ddr4_v2_2_6_ui_cmd(fast)
# -- Optimizing module ddr4_v2_2_6_mc(fast)
# -- Optimizing module ddr4_v2_2_6_mc_ref(fast)
# ** Note: (vopt-143) Recognized 3 FSMs in module "ddr4_v2_2_6_mc_ref(fast)".
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__6)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__9)
# -- Optimizing module ddr4_v2_2_6_mc_ctl(fast)
# -- Optimizing module ddr4_v2_2_6_cal_cplx(fast)
# ** Note: (vopt-143) Recognized 2 FSMs in module "ddr4_v2_2_6_cal_cplx(fast)".
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__8)
# -- Optimizing module ddr4_v2_2_6_axi_opcode_gen(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "ddr4_v2_2_6_axi_opcode_gen(fast)".
# -- Optimizing module ddr4_ddr4(fast)
# -- Optimizing module ddr4_v2_2_6_cal_cplx_data(fast)
# -- Optimizing module ddr4_v2_2_6_cal_pi(fast)
# -- Optimizing module ddr4_v2_2_6_axi_tg_top(fast)
# -- Optimizing module ddr4_v2_2_6_axi(fast)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__1)
# -- Optimizing module ddr4_v2_2_6_axi_register_slice(fast)
# -- Optimizing module ddr4_v2_2_6_axi_wrapper(fast)
# -- Optimizing module ddr4_v2_2_6_axi_ctrl_top(fast)
# -- Optimizing module ddr4_v2_2_6_cal_write(fast)
# -- Optimizing module ddr4_v2_2_6_cal_xsdb_bram(fast)
# -- Optimizing module ddr4_v2_2_6_mc_ecc_fi_xor(fast)
# -- Optimizing module ddr4_v2_2_6_boot_mode_gen(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "ddr4_v2_2_6_boot_mode_gen(fast)".
# -- Optimizing module ddr4_v2_2_6_mc_arb_c(fast)
# -- Optimizing module ddr4_v2_2_6_mc_ecc(fast)
# -- Optimizing module ddr4_v2_2_6_mc_act_rank(fast)
# -- Optimizing module ddr4_v2_2_6_mc_arb_mux_p(fast)
# -- Optimizing module ddr4_phy_v2_2_0_bitslice_behav(fast)
# -- Optimizing module ddr4_phy_v2_2_0_bitslice_behav(fast__1)
# -- Optimizing module ddr4_v2_2_6_axic_register_slice(fast)
# -- Optimizing module ddr4_v2_2_6_axic_register_slice(fast__1)
# -- Optimizing module ddr4_v2_2_6_axic_register_slice(fast__2)
# -- Optimizing module ddr4_v2_2_6_axic_register_slice(fast__3)
# -- Optimizing module ddr4_v2_2_6_infrastructure(fast)
# -- Optimizing module ddr4_v2_2_6_mc_rd_wr(fast)
# -- Optimizing module unisims_ver.LUT6_2(fast)
# -- Optimizing module unisims_ver.LUT6_2(fast__1)
# -- Optimizing module unisims_ver.LUT6_2(fast__2)
# -- Optimizing module unisims_ver.LUT6_2(fast__3)
# -- Optimizing module unisims_ver.LUT6_2(fast__4)
# -- Optimizing module unisims_ver.LUT6_2(fast__5)
# -- Optimizing module unisims_ver.LUT6_2(fast__6)
# -- Optimizing module unisims_ver.LUT6_2(fast__7)
# -- Optimizing module unisims_ver.LUT6_2(fast__8)
# -- Optimizing module unisims_ver.LUT6_2(fast__9)
# -- Optimizing module ddr4_phy_v2_2_0_iob(fast)
# -- Optimizing module ddr4_v2_2_6_cal_sync(fast__2)
# -- Optimizing module ddr4_v2_2_6_axi_aw_channel(fast)
# -- Optimizing module ddr4_v2_2_6_data_chk(fast)
# -- Optimizing module ddr4_v2_2_6_cal_addr_decode(fast)
# -- Optimizing module ddr4_ddr4_mem_intfc(fast)
# -- Optimizing module ddr4_phy_ddr4(fast)
# -- Optimizing module ddr4_phy_v2_2_0_xiphy_behav(fast)
# -- Optimizing module ddr4_v2_2_6_mc_ecc_merge_enc(fast)
# -- Optimizing module sim_tb_top(fast)
# -- Optimizing module ddr4_v2_2_6_cal_top(fast)
# -- Optimizing module ddr4_v2_2_6_cal(fast)
# -- Optimizing module unisims_ver.PLLE4_ADV(fast)
# -- Optimizing module ddr4_v2_2_6_ui_wr_data(fast)
# -- Optimizing module ddr4_v2_2_6_cal_debug_microblaze(fast)
# -- Optimizing module ddr4_v2_2_6_mc_ecc_buf(fast)
# -- Optimizing module ddr4_v2_2_6_mc_group(fast)
# ** Note: (vopt-143) Recognized 2 FSMs in module "ddr4_v2_2_6_mc_group(fast)".
# -- Optimizing module unisims_ver.RAMB36E1(fast)
# Optimized design name is sim_tb_top_opt
# End time: 10:21:39 on Oct 15,2021, Elapsed time: 0:00:10
# Errors: 0, Warnings: 0
# vsim -t 1ps -lib xil_defaultlib sim_tb_top_opt 
# Start time: 10:21:40 on Oct 15,2021
# Loading sv_std.std
# Loading work.arch_package(fast)
# Loading work.sim_tb_top(fast)
# Loading work.example_top(fast)
# Loading work.ddr4(fast)
# Loading work.ddr4_ddr4(fast)
# Loading work.ddr4_v2_2_6_infrastructure(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.MMCME4_ADV(fast)
# Loading work.ddr4_ddr4_mem_intfc(fast)
# Loading work.ddr4_phy(fast)
# Loading work.ddr4_phy_ddr4(fast)
# Loading unisims_ver.OBUF(fast)
# Loading work.ddr4_phy_v2_2_0_pll(fast)
# Loading unisims_ver.IBUFDS(fast)
# Loading unisims_ver.PLLE4_ADV(fast)
# Loading work.ddr4_phy_v2_2_0_iob(fast)
# Loading work.ddr4_phy_v2_2_0_iob_byte(fast)
# Loading unisims_ver.OBUFDS(fast)
# Loading work.ddr4_phy_v2_2_0_iob_byte(fast__1)
# Loading work.ddr4_phy_v2_2_0_iob_byte(fast__2)
# Loading work.ddr4_phy_v2_2_0_iob_byte(fast__3)
# Loading unisims_ver.HPIO_VREF(fast)
# Loading unisims_ver.IOBUFE3(fast)
# Loading unisims_ver.IOBUFDS(fast)
# Loading work.ddr4_phy_v2_2_0_xiphy_behav(fast)
# Loading work.ddr4_phy_v2_2_0_bitslice_behav(fast)
# Loading work.ddr4_phy_v2_2_0_fifo_sv(fast)
# Loading work.ddr4_phy_v2_2_0_bitslice_behav(fast__1)
# Loading work.ddr4_v2_2_6_mc(fast)
# Loading work.ddr4_v2_2_6_mc_group(fast)
# Loading work.ddr4_v2_2_6_mc_act_timer(fast)
# Loading work.ddr4_v2_2_6_mc_act_rank(fast)
# Loading work.ddr4_v2_2_6_mc_arb_a(fast)
# Loading work.ddr4_v2_2_6_mc_rd_wr(fast)
# Loading work.ddr4_v2_2_6_mc_wtr(fast)
# Loading work.ddr4_v2_2_6_mc_arb_c(fast)
# Loading work.ddr4_v2_2_6_mc_arb_mux_p(fast)
# Loading work.ddr4_v2_2_6_mc_arb_p(fast)
# Loading work.ddr4_v2_2_6_mc_cmd_mux_ap(fast)
# Loading work.ddr4_v2_2_6_mc_ctl(fast)
# Loading work.ddr4_v2_2_6_cal_mc_odt(fast)
# Loading work.ddr4_v2_2_6_mc_cmd_mux_c(fast)
# Loading work.ddr4_v2_2_6_mc_ref(fast)
# Loading work.ddr4_v2_2_6_mc_periodic(fast)
# Loading work.ddr4_v2_2_6_mc_ecc(fast)
# Loading work.ddr4_v2_2_6_mc_ecc_dec_fix(fast)
# Loading work.ddr4_v2_2_6_mc_ecc_buf(fast)
# Loading unisims_ver.RAM32M(fast)
# Loading work.ddr4_v2_2_6_mc_ecc_merge_enc(fast)
# Loading work.ddr4_v2_2_6_mc_ecc_fi_xor(fast)
# Loading work.ddr4_v2_2_6_mc_ecc_gen(fast)
# Loading work.ddr4_v2_2_6_ui(fast)
# Loading work.ddr4_v2_2_6_ui_cmd(fast)
# Loading work.ddr4_v2_2_6_ui_wr_data(fast)
# Loading work.ddr4_v2_2_6_ui_rd_data(fast)
# Loading work.ddr4_v2_2_6_cal_top(fast)
# Loading work.ddr4_v2_2_6_cal(fast)
# Loading work.ddr4_v2_2_6_cal_debug_microblaze(fast)
# Loading work.ddr4_v2_2_6_cal_addr_decode(fast)
# Loading work.ddr4_v2_2_6_cal_cplx(fast)
# Loading work.ddr4_v2_2_6_cal_cplx_data(fast)
# Loading work.ddr4_v2_2_6_cal_mc_odt(fast__1)
# Loading work.ddr4_v2_2_6_cal_config_rom(fast)
# Loading work.ddr4_v2_2_6_chipscope_xsdb_slave(fast)
# Loading work.ddr4_v2_2_6_cal_xsdb_arbiter(fast)
# Loading work.ddr4_v2_2_6_cal_sync(fast)
# Loading work.ddr4_v2_2_6_cal_sync(fast__1)
# Loading work.ddr4_v2_2_6_cal_sync(fast__2)
# Loading work.ddr4_v2_2_6_cal_sync(fast__3)
# Loading work.ddr4_v2_2_6_cal_sync(fast__4)
# Loading work.ddr4_v2_2_6_cal_xsdb_bram(fast)
# Loading work.ddr4_v2_2_6_cfg_mem_mod(fast)
# Loading work.ddr4_v2_2_6_bram_tdp(fast)
# Loading work.ddr4_v2_2_6_cal_pi(fast)
# Loading work.ddr4_v2_2_6_cal_rd_en(fast)
# Loading work.ddr4_v2_2_6_cal_read(fast)
# Loading work.ddr4_v2_2_6_cal_write(fast)
# Loading work.ddr4_v2_2_6_cal_wr_byte(fast)
# Loading work.ddr4_v2_2_6_cal_wr_bit(fast)
# Loading work.ddr4_ddr4_cal_riu(fast)
# Loading work.ddr4_microblaze_mcs(fast)
# Loading work.microblaze_mcs(fast)
# Loading unisims_ver.VCC(fast)
# Loading unisims_ver.GND(fast)
# Loading unisims_ver.FDR(fast)
# Loading unisims_ver.FDRE(fast)
# Loading unisims_ver.FDS(fast)
# Loading unisims_ver.FDSE(fast)
# Loading unisims_ver.FD(fast)
# Loading unisims_ver.FD(fast__1)
# Loading unisims_ver.FDRE(fast__1)
# Loading unisims_ver.RAM32X1D(fast)
# Loading unisims_ver.FDE(fast)
# Loading unisims_ver.LUT6_2(fast)
# Loading unisims_ver.LUT6_2(fast__1)
# Loading unisims_ver.MUXCY_L(fast)
# Loading unisims_ver.MUXCY(fast)
# Loading unisims_ver.XORCY(fast)
# Loading unisims_ver.MULT_AND(fast)
# Loading unisims_ver.LUT2(fast)
# Loading unisims_ver.LUT3(fast)
# Loading unisims_ver.LUT4(fast)
# Loading unisims_ver.LUT6(fast)
# Loading unisims_ver.LUT4(fast__1)
# Loading unisims_ver.LUT4(fast__2)
# Loading unisims_ver.MUXF5(fast)
# Loading unisims_ver.LUT3(fast__1)
# Loading unisims_ver.LUT4(fast__3)
# Loading unisims_ver.LUT4(fast__4)
# Loading unisims_ver.SRL16E(fast)
# Loading unisims_ver.LUT4(fast__5)
# Loading unisims_ver.LUT4(fast__6)
# Loading unisims_ver.LUT4(fast__7)
# Loading unisims_ver.LUT3(fast__2)
# Loading unisims_ver.LUT4(fast__8)
# Loading unisims_ver.LUT4(fast__9)
# Loading unisims_ver.LUT4(fast__10)
# Loading unisims_ver.LUT3(fast__3)
# Loading unisims_ver.LUT4(fast__11)
# Loading unisims_ver.LUT3(fast__4)
# Loading unisims_ver.LUT4(fast__12)
# Loading unisims_ver.LUT4(fast__13)
# Loading unisims_ver.LUT4(fast__14)
# Loading unisims_ver.LUT3(fast__5)
# Loading unisims_ver.LUT4(fast__15)
# Loading unisims_ver.LUT6_2(fast__2)
# Loading unisims_ver.LUT6_2(fast__3)
# Loading unisims_ver.LUT6_2(fast__4)
# Loading unisims_ver.LUT6_2(fast__5)
# Loading unisims_ver.LUT6_2(fast__6)
# Loading unisims_ver.LUT6_2(fast__7)
# Loading unisims_ver.LUT6_2(fast__8)
# Loading unisims_ver.LUT6_2(fast__9)
# Loading unisims_ver.LUT3(fast__6)
# Loading unisims_ver.LUT5(fast)
# Loading unisims_ver.LUT3(fast__7)
# Loading unisims_ver.LUT2(fast__1)
# Loading unisims_ver.LUT3(fast__8)
# Loading unisims_ver.LUT6(fast__1)
# Loading unisims_ver.LUT5(fast__1)
# Loading unisims_ver.LUT3(fast__9)
# Loading unisims_ver.LUT2(fast__2)
# Loading unisims_ver.LUT3(fast__10)
# Loading unisims_ver.LUT4(fast__16)
# Loading unisims_ver.LUT4(fast__17)
# Loading unisims_ver.LUT5(fast__2)
# Loading unisims_ver.LUT3(fast__11)
# Loading unisims_ver.LUT3(fast__12)
# Loading unisims_ver.LUT2(fast__3)
# Loading unisims_ver.LUT6(fast__2)
# Loading unisims_ver.LUT2(fast__4)
# Loading unisims_ver.LUT6(fast__3)
# Loading unisims_ver.LUT6(fast__4)
# Loading unisims_ver.LUT6(fast__5)
# Loading unisims_ver.LUT5(fast__3)
# Loading unisims_ver.LUT5(fast__4)
# Loading unisims_ver.LUT4(fast__18)
# Loading unisims_ver.LUT5(fast__5)
# Loading unisims_ver.LUT5(fast__6)
# Loading unisims_ver.LUT5(fast__7)
# Loading unisims_ver.LUT5(fast__8)
# Loading unisims_ver.LUT6(fast__6)
# Loading unisims_ver.LUT5(fast__9)
# Loading unisims_ver.LUT4(fast__19)
# Loading unisims_ver.LUT6(fast__7)
# Loading unisims_ver.LUT5(fast__10)
# Loading unisims_ver.LUT2(fast__5)
# Loading unisims_ver.LUT4(fast__20)
# Loading unisims_ver.LUT5(fast__11)
# Loading unisims_ver.LUT2(fast__6)
# Loading unisims_ver.LUT3(fast__13)
# Loading unisims_ver.LUT2(fast__7)
# Loading unisims_ver.LUT3(fast__14)
# Loading unisims_ver.LUT6(fast__8)
# Loading unisims_ver.LUT6(fast__9)
# Loading unisims_ver.LUT6(fast__10)
# Loading unisims_ver.LUT5(fast__12)
# Loading unisims_ver.LUT6(fast__11)
# Loading unisims_ver.LUT6(fast__12)
# Loading unisims_ver.LUT4(fast__21)
# Loading unisims_ver.LUT6(fast__13)
# Loading unisims_ver.FDSE(fast__1)
# Loading unisims_ver.LUT1(fast)
# Loading unisims_ver.LUT5(fast__13)
# Loading unisims_ver.LUT6(fast__14)
# Loading unisims_ver.LUT5(fast__14)
# Loading unisims_ver.LUT6(fast__15)
# Loading unisims_ver.LUT6(fast__16)
# Loading unisims_ver.LUT5(fast__15)
# Loading unisims_ver.LUT5(fast__16)
# Loading unisims_ver.LUT5(fast__17)
# Loading unisims_ver.LUT5(fast__18)
# Loading unisims_ver.LUT5(fast__19)
# Loading unisims_ver.LUT6(fast__17)
# Loading unisims_ver.LUT5(fast__20)
# Loading unisims_ver.LUT3(fast__15)
# Loading unisims_ver.LUT6(fast__18)
# Loading unisims_ver.LUT5(fast__21)
# Loading unisims_ver.LUT5(fast__22)
# Loading unisims_ver.LUT5(fast__23)
# Loading unisims_ver.LUT4(fast__22)
# Loading unisims_ver.LUT4(fast__23)
# Loading unisims_ver.LUT6(fast__19)
# Loading unisims_ver.LUT6(fast__20)
# Loading unisims_ver.LUT4(fast__24)
# Loading unisims_ver.LUT6(fast__21)
# Loading unisims_ver.LUT4(fast__25)
# Loading unisims_ver.LUT6(fast__22)
# Loading unisims_ver.LUT6(fast__23)
# Loading unisims_ver.LUT6(fast__24)
# Loading unisims_ver.LUT3(fast__16)
# Loading unisims_ver.LUT5(fast__24)
# Loading unisims_ver.LUT6(fast__25)
# Loading unisims_ver.LUT6(fast__26)
# Loading unisims_ver.LUT5(fast__25)
# Loading unisims_ver.LUT6(fast__27)
# Loading unisims_ver.LUT5(fast__26)
# Loading unisims_ver.LUT6(fast__28)
# Loading unisims_ver.LUT5(fast__27)
# Loading unisims_ver.LUT4(fast__26)
# Loading unisims_ver.LUT5(fast__28)
# Loading unisims_ver.LUT4(fast__27)
# Loading unisims_ver.MUXF7(fast)
# Loading unisims_ver.LUT6(fast__29)
# Loading unisims_ver.LUT6(fast__30)
# Loading unisims_ver.LUT6(fast__31)
# Loading unisims_ver.INV(fast)
# Loading unisims_ver.RAMB36(fast)
# Loading unisims_ver.RAMB36E1(fast)
# Loading unisims_ver.RB36_INTERNAL_VLOG(fast)
# Loading work.ddr4_v2_2_6_cal_sync(fast__5)
# Loading work.ddr4_v2_2_6_cal_sync(fast__6)
# Loading work.ddr4_v2_2_6_cal_sync(fast__7)
# Loading work.ddr4_v2_2_6_cal_sync(fast__8)
# Loading work.ddr4_v2_2_6_cal_sync(fast__9)
# Loading work.ddr4_v2_2_6_cal_sync(fast__10)
# Loading work.ddr4_v2_2_6_axi(fast)
# Loading work.ddr4_v2_2_6_axi_register_slice(fast)
# Loading work.ddr4_v2_2_6_axic_register_slice(fast)
# Loading work.ddr4_v2_2_6_axic_register_slice(fast__1)
# Loading work.ddr4_v2_2_6_axic_register_slice(fast__2)
# Loading work.ddr4_v2_2_6_axic_register_slice(fast__3)
# Loading work.ddr4_v2_2_6_axi_aw_channel(fast)
# Loading work.ddr4_v2_2_6_axi_cmd_translator(fast)
# Loading work.ddr4_v2_2_6_axi_incr_cmd(fast)
# Loading work.ddr4_v2_2_6_axi_wrap_cmd(fast)
# Loading work.ddr4_v2_2_6_axi_wr_cmd_fsm(fast)
# Loading work.ddr4_v2_2_6_axi_w_channel(fast)
# Loading work.ddr4_v2_2_6_axi_b_channel(fast)
# Loading work.ddr4_v2_2_6_axi_fifo(fast)
# Loading work.ddr4_v2_2_6_axi_ar_channel(fast)
# Loading work.ddr4_v2_2_6_axi_cmd_translator(fast__1)
# Loading work.ddr4_v2_2_6_axi_incr_cmd(fast__1)
# Loading work.ddr4_v2_2_6_axi_wrap_cmd(fast__1)
# Loading work.ddr4_v2_2_6_axi_cmd_fsm(fast)
# Loading work.ddr4_v2_2_6_axi_r_channel(fast)
# Loading work.ddr4_v2_2_6_axi_fifo(fast__1)
# Loading work.ddr4_v2_2_6_axi_fifo(fast__2)
# Loading work.ddr4_v2_2_6_axi_cmd_arbiter(fast)
# Loading work.ddr4_v2_2_6_axi_ctrl_top(fast)
# Loading work.ddr4_v2_2_6_axi_ctrl_write(fast)
# Loading work.ddr4_v2_2_6_axi_ctrl_addr_decode(fast)
# Loading work.ddr4_v2_2_6_axi_ctrl_read(fast)
# Loading work.ddr4_v2_2_6_axi_ctrl_addr_decode(fast__1)
# Loading work.ddr4_v2_2_6_axi_ctrl_reg_bank(fast)
# Loading work.ddr4_v2_2_6_axi_ctrl_reg(fast)
# Loading work.ddr4_v2_2_6_axi_ctrl_reg(fast__1)
# Loading work.ddr4_v2_2_6_axi_ctrl_reg(fast__2)
# Loading work.ddr4_v2_2_6_axi_ctrl_reg(fast__3)
# Loading work.ddr4_v2_2_6_axi_ctrl_reg(fast__4)
# Loading work.ddr4_v2_2_6_axi_ctrl_reg(fast__5)
# Loading work.ddr4_v2_2_6_axi_tg_top(fast)
# Loading work.ddr4_v2_2_6_boot_mode_gen(fast)
# Loading work.ddr4_v2_2_6_prbs_mode_gen(fast)
# Loading work.ddr4_v2_2_6_custom_mode_gen(fast)
# Loading work.ddr4_v2_2_6_axi_opcode_gen(fast)
# Loading work.ddr4_v2_2_6_axi_wrapper(fast)
# Loading work.ddr4_v2_2_6_data_gen(fast)
# Loading work.prbs_data_gen(fast)
# Loading work.ddr4_v2_2_6_data_chk(fast)
# Loading work.proj_package(fast)
# Loading work.glbl(fast)
# Loading work.DDR4_if(fast)
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
run -all
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[1].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[1].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[2].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[2].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[3].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[3].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[4].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[4].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[5].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[5].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[6].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[6].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[7].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[7].ddr4_model:Configured as x8 4G stack:1
# Loading timesets for 'sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[8].ddr4_model.LoadTiming' @0
# 	Loaded timeset:TS_1875
# 	Loaded timeset:TS_1500
# 	Loaded timeset:TS_1250
# 	Loaded timeset:TS_1072
# 	Loaded timeset:TS_938
# 	Loaded timeset:TS_833
# 	Loaded timeset:TS_750
# 	Loaded timeset:TS_682
# 	Loaded timeset:TS_625
# Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[8].ddr4_model:Configured as x8 4G stack:1
# DEBUG:::CUSTOM_MODE:::at time =              313750 executing instruction 0
# DEBUG:::BOOT_MODE:::at time =              313750 executing instruction 0
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[11].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[10].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[9].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[8].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[7].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[6].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[5].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[4].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: sim_tb_top.u_example_top.u_ddr4.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[3].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[8].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[7].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[6].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[5].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[4].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[3].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[2].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[1].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# sim_tb_top.mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model.<protected>.<protected>:Initialization complete @2013813
# DEBUG:::BOOT_MODE::::at time =             2821750 instruction =00 axi_size_count =6 axi_length_count=63
# DEBUG:::BOOT_MODE::::at time =             3349750 instruction =00 axi_size_count =6 axi_length_count=31
# DEBUG:::BOOT_MODE::::at time =             3643750 instruction =00 axi_size_count =6 axi_length_count=15
# DEBUG:::BOOT_MODE::::at time =             3841750 instruction =00 axi_size_count =6 axi_length_count=7
# DEBUG:::BOOT_MODE::::at time =             3991750 instruction =00 axi_size_count =6 axi_length_count=3
# DEBUG:::BOOT_MODE::::at time =             4114750 instruction =00 axi_size_count =6 axi_length_count=1
# DEBUG:::BOOT_MODE::::at time =             4222750 instruction =00 axi_size_count =6 axi_length_count=0
# DEBUG:::BOOT_MODE:::at time =             4330750 executing instruction 1
# DEBUG:::BOOT_MODE::::at time =             4333750 instruction =01 axi_size_count =6 axi_length_count=15
# DEBUG:::BOOT_MODE::::at time =             4531750 instruction =01 axi_size_count =6 axi_length_count=7
# DEBUG:::BOOT_MODE::::at time =             4681750 instruction =01 axi_size_count =6 axi_length_count=3
# DEBUG:::BOOT_MODE::::at time =             4804750 instruction =01 axi_size_count =6 axi_length_count=1
# DEBUG:::BOOT_MODE:::at time =             4915750 executing instruction 2
# DEBUG:::BOOT_MODE::::at time =             4918750 instruction =02 axi_size_count =6 axi_length_count=1
# DEBUG:::BOOT_MODE:::at time =             5098750 executing instruction 3
# DEBUG:::BOOT_MODE:::at time =             5104750 executing instruction 0
# DEBUG:::PRBS_MODE::::at time =             5104750 instruction =0 axi_addr = xxxxxxxx length =x size =6 burst =x strb_pattern =X)
# DEBUG:::PRBS_MODE::::at time =             5251750 instruction =1 axi_addr = abcd1200 length =1 size =6 burst =2 strb_pattern =2)
# DEBUG:::PRBS_MODE::::at time =             5398750 instruction =2 axi_addr = 579a2440 length =1 size =6 burst =2 strb_pattern =2)
# DEBUG:::PRBS_MODE::::at time =             5545750 instruction =3 axi_addr = af3448c0 length =1 size =6 burst =2 strb_pattern =2)
# DEBUG:::PRBS_MODE::::at time =             5692750 instruction =4 axi_addr = 5e689180 length =1 size =6 burst =2 strb_pattern =2)
# DEBUG:::PRBS_MODE::::at time =             5857750 instruction =5 axi_addr = bcd12340 length =3 size =6 burst =2 strb_pattern =2)
# DEBUG:::PRBS_MODE::::at time =             6073750 instruction =6 axi_addr = 79a24680 length =7 size =6 burst =2 strb_pattern =2)
# DEBUG:::PRBS_MODE::::at time =             6238750 instruction =7 axi_addr = f3448d00 length =3 size =6 burst =2 strb_pattern =2)
# DEBUG:::PRBS_MODE::::at time =             6454750 instruction =8 axi_addr = e6891a00 length =7 size =6 burst =2 strb_pattern =2)
# DEBUG:::PRBS_MODE::::at time =             6619750 instruction =9 axi_addr = cd123400 length =3 size =6 burst =2 strb_pattern =2)
# DEBUG:::PRBS_MODE::::at time =             6835750 instruction =10 axi_addr = 9a246800 length =7 size =6 burst =2 strb_pattern =2)
# DEBUG:::PRBS_MODE::::at time =             7000750 instruction =11 axi_addr = 3448d000 length =3 size =6 burst =2 strb_pattern =2)
# DEBUG:::PRBS_MODE::::at time =             7312750 instruction =12 axi_addr = 6891a000 length =15 size =6 burst =2 strb_pattern =2)
# DEBUG:::PRBS_MODE::::at time =             7624750 instruction =13 axi_addr = d1234000 length =15 size =6 burst =2 strb_pattern =2)
# DEBUG:::PRBS_MODE::::at time =             7936750 instruction =14 axi_addr = a2468000 length =15 size =6 burst =2 strb_pattern =2)
# DEBUG:::PRBS_MODE::::at time =             8152750 instruction =15 axi_addr = 448d0000 length =7 size =6 burst =2 strb_pattern =2)
# DEBUG:::PRBS_MODE::::at time =             9820750 instruction =16 axi_addr = 891a0000 length =60 size =6 burst =1 strb_pattern =2)
# DEBUG:::PRBS_MODE::::at time =            13351750 instruction =17 axi_addr = 12340000 length =121 size =6 burst =1 strb_pattern =2)
# DEBUG:::PRBS_MODE::::at time =            14215750 instruction =18 axi_addr = 24680000 length =115 size =6 burst =1 strb_pattern =1)
# DEBUG:::PRBS_MODE::::at time =            15001750 instruction =19 axi_addr = 48d00000 length =102 size =6 burst =1 strb_pattern =1)
# DEBUG:::PRBS_MODE::::at time =            15640750 instruction =20 axi_addr = 91a00000 length =77 size =6 burst =1 strb_pattern =1)
# DEBUG:::PRBS_MODE::::at time =            15970750 instruction =21 axi_addr = 23400000 length =26 size =6 burst =1 strb_pattern =1)
# DEBUG:::PRBS_MODE::::at time =            16456750 instruction =22 axi_addr = 46800000 length =52 size =6 burst =1 strb_pattern =1)
# DEBUG:::PRBS_MODE::::at time =            17254750 instruction =23 axi_addr = 8d000000 length =104 size =6 burst =1 strb_pattern =1)
# DEBUG:::PRBS_MODE::::at time =            17917750 instruction =24 axi_addr = 1a000000 length =81 size =6 burst =1 strb_pattern =1)
# DEBUG:::PRBS_MODE::::at time =            18295750 instruction =25 axi_addr = 34000000 length =34 size =6 burst =1 strb_pattern =1)
# DEBUG:::PRBS_MODE::::at time =            19234750 instruction =26 axi_addr = 68000000 length =68 size =6 burst =1 strb_pattern =1)
# DEBUG:::PRBS_MODE::::at time =            19387750 instruction =27 axi_addr = d0000000 length =3 size =6 burst =2 strb_pattern =1)
# DEBUG:::PRBS_MODE::::at time =            19669750 instruction =28 axi_addr = a0000000 length =18 size =6 burst =1 strb_pattern =1)
# DEBUG:::PRBS_MODE::::at time =            20743750 instruction =29 axi_addr = 40000000 length =36 size =6 burst =1 strb_pattern =2)
# ALL AXI TRANSACTIONS COMPLETE
# TEST PASSED
# Test Completed Successfully
# ** Note: $finish    : /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_tg_top.sv(573)
#    Time: 21349750 ps  Iteration: 11  Instance: /sim_tb_top/u_example_top/u_ddr4_v2_2_6_axi_tg_top
# 1
# Break in Module ddr4_v2_2_6_axi_tg_top at /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/imports/ddr4_v2_2_axi_tg_top.sv line 573
# End time: 10:23:50 on Oct 15,2021, Elapsed time: 0:02:10
# Errors: 13, Warnings: 304
