{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1639554801527 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PCO_comolex EP4CE40F23C8 " "Selected device EP4CE40F23C8 for design \"PCO_comolex\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1639554801587 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639554801623 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639554801623 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1639554801905 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8 " "Device EP4CE15F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1639554801991 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1639554801991 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1639554801991 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1639554801991 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1639554801991 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1639554801991 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/verilog/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/verilog/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 16443 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1639554802010 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/verilog/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/verilog/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 16445 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1639554802010 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/verilog/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/verilog/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 16447 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1639554802010 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/verilog/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/verilog/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 16449 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1639554802010 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1639554802010 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1639554802013 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1639554802031 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "56 150 " "No exact pin location assignment(s) for 56 pins of 150 total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." 0 0 "Fitter" 0 -1 1639554802444 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8200 " "TimeQuest Timing Analyzer is analyzing 8200 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1639554803527 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PCO_comolex.sdc " "Synopsys Design Constraints File file not found: 'PCO_comolex.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1639554803542 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1639554803542 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mcpu\|qtdl\|clk_choose  from: datac  to: combout " "Cell: mcpu\|qtdl\|clk_choose  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639554803605 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1639554803605 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1639554803647 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1639554803648 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1639554803664 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN T22 (CLK7, DIFFCLK_3n)) " "Automatically promoted node clk~input (placed in PIN T22 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639554804007 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:slow\|div_clk " "Destination node clk_div:slow\|div_clk" {  } { { "rtl/clk_div.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/clk_div.v" 9 -1 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:slow|div_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 585 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639554804007 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:quick\|div_clk " "Destination node clk_div:quick\|div_clk" {  } { { "rtl/clk_div.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/clk_div.v" 9 -1 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:quick|div_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 513 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639554804007 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1639554804007 ""}  } { { "rtl/top.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/top.v" 7 0 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 16429 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639554804007 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:mcpu\|qtsj:qtdl\|clk_choose  " "Automatically promoted node cpu:mcpu\|qtsj:qtdl\|clk_choose " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639554804007 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:mcpu\|ar:mar\|dout\[5\] " "Destination node cpu:mcpu\|ar:mar\|dout\[5\]" {  } { { "rtl/ar.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/ar.v" 18 -1 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:mcpu|ar:mar|dout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 448 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639554804007 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:mcpu\|ar:mar\|dout\[6\] " "Destination node cpu:mcpu\|ar:mar\|dout\[6\]" {  } { { "rtl/ar.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/ar.v" 18 -1 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:mcpu|ar:mar|dout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 447 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639554804007 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:mcpu\|ar:mar\|dout\[7\] " "Destination node cpu:mcpu\|ar:mar\|dout\[7\]" {  } { { "rtl/ar.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/ar.v" 18 -1 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:mcpu|ar:mar|dout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 446 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639554804007 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:mcpu\|z:mz\|dout " "Destination node cpu:mcpu\|z:mz\|dout" {  } { { "rtl/z.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/z.v" 5 -1 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:mcpu|z:mz|dout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 360 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639554804007 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:mcpu\|ar:mar\|dout\[8\] " "Destination node cpu:mcpu\|ar:mar\|dout\[8\]" {  } { { "rtl/ar.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/ar.v" 18 -1 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:mcpu|ar:mar|dout[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 445 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639554804007 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:mcpu\|ar:mar\|dout\[9\] " "Destination node cpu:mcpu\|ar:mar\|dout\[9\]" {  } { { "rtl/ar.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/ar.v" 18 -1 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:mcpu|ar:mar|dout[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 444 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639554804007 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:mcpu\|ar:mar\|dout\[11\] " "Destination node cpu:mcpu\|ar:mar\|dout\[11\]" {  } { { "rtl/ar.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/ar.v" 18 -1 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:mcpu|ar:mar|dout[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 442 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639554804007 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:mcpu\|ar:mar\|dout\[12\] " "Destination node cpu:mcpu\|ar:mar\|dout\[12\]" {  } { { "rtl/ar.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/ar.v" 18 -1 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:mcpu|ar:mar|dout[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 441 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639554804007 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:mcpu\|ar:mar\|dout\[13\] " "Destination node cpu:mcpu\|ar:mar\|dout\[13\]" {  } { { "rtl/ar.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/ar.v" 18 -1 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:mcpu|ar:mar|dout[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 440 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639554804007 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:mcpu\|ar:mar\|dout\[14\] " "Destination node cpu:mcpu\|ar:mar\|dout\[14\]" {  } { { "rtl/ar.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/ar.v" 18 -1 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:mcpu|ar:mar|dout[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 439 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639554804007 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1639554804007 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1639554804007 ""}  } { { "rtl/qtsj.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/qtsj.v" 21 -1 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:mcpu|qtsj:qtdl|clk_choose } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 454 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639554804007 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:mem\|div_clk  " "Automatically promoted node clk_div:mem\|div_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639554804010 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:mem\|div_clk~0 " "Destination node clk_div:mem\|div_clk~0" {  } { { "rtl/clk_div.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/clk_div.v" 9 -1 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:mem|div_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 15920 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639554804010 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1639554804010 ""}  } { { "rtl/clk_div.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/clk_div.v" 9 -1 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:mem|div_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 516 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639554804010 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:light\|div_clk  " "Automatically promoted node clk_div:light\|div_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639554804010 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:light\|div_clk~0 " "Destination node clk_div:light\|div_clk~0" {  } { { "rtl/clk_div.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/clk_div.v" 9 -1 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:light|div_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 15800 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639554804010 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1639554804010 ""}  } { { "rtl/clk_div.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/clk_div.v" 9 -1 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:light|div_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 514 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639554804010 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:mcpu\|qtsj:qtdl\|clk_run  " "Automatically promoted node cpu:mcpu\|qtsj:qtdl\|clk_run " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639554804010 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:mcpu\|control:mcontrol\|t7 " "Destination node cpu:mcpu\|control:mcontrol\|t7" {  } { { "rtl/control.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/control.v" 40 -1 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:mcpu|control:mcontrol|t7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 333 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639554804010 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:mcpu\|control:mcontrol\|t6 " "Destination node cpu:mcpu\|control:mcontrol\|t6" {  } { { "rtl/control.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/control.v" 40 -1 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:mcpu|control:mcontrol|t6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 355 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639554804010 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:mcpu\|control:mcontrol\|t4 " "Destination node cpu:mcpu\|control:mcontrol\|t4" {  } { { "rtl/control.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/control.v" 40 -1 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:mcpu|control:mcontrol|t4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 353 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639554804010 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:mcpu\|control:mcontrol\|t3 " "Destination node cpu:mcpu\|control:mcontrol\|t3" {  } { { "rtl/control.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/control.v" 40 -1 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:mcpu|control:mcontrol|t3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 352 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639554804010 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:mcpu\|control:mcontrol\|t1 " "Destination node cpu:mcpu\|control:mcontrol\|t1" {  } { { "rtl/control.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/control.v" 40 -1 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:mcpu|control:mcontrol|t1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 350 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639554804010 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:mcpu\|control:mcontrol\|ijpnz " "Destination node cpu:mcpu\|control:mcontrol\|ijpnz" {  } { { "rtl/control.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/control.v" 36 -1 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:mcpu|control:mcontrol|ijpnz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 341 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639554804010 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:mcpu\|control:mcontrol\|ijump " "Destination node cpu:mcpu\|control:mcontrol\|ijump" {  } { { "rtl/control.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/control.v" 36 -1 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:mcpu|control:mcontrol|ijump } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 339 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639554804010 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:mcpu\|control:mcontrol\|istac " "Destination node cpu:mcpu\|control:mcontrol\|istac" {  } { { "rtl/control.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/control.v" 36 -1 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:mcpu|control:mcontrol|istac } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 336 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639554804010 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:mcpu\|control:mcontrol\|ildac " "Destination node cpu:mcpu\|control:mcontrol\|ildac" {  } { { "rtl/control.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/control.v" 36 -1 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:mcpu|control:mcontrol|ildac } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 335 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639554804010 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1639554804010 ""}  } { { "rtl/qtsj.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/qtsj.v" 21 -1 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:mcpu|qtsj:qtdl|clk_run } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 460 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639554804010 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:mcpu\|control:mcontrol\|read~3  " "Automatically promoted node cpu:mcpu\|control:mcontrol\|read~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639554804010 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:mcpu\|dbus\[0\]~6 " "Destination node cpu:mcpu\|dbus\[0\]~6" {  } { { "rtl/cpu.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/cpu.v" 22 -1 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:mcpu|dbus[0]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 10631 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639554804010 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1639554804010 ""}  } { { "rtl/control.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/control.v" 20 -1 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:mcpu|control:mcontrol|read~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 10629 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639554804010 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639554804011 ""}  } { { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 8833 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639554804011 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1  " "Automatically promoted node rtl~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639554804011 ""}  } { { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 8834 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639554804011 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~10  " "Automatically promoted node rtl~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639554804011 ""}  } { { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 8843 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639554804011 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~100  " "Automatically promoted node rtl~100 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639554804011 ""}  } { { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 8933 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639554804011 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1000  " "Automatically promoted node rtl~1000 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639554804011 ""}  } { { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~1000 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 9833 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639554804011 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1001  " "Automatically promoted node rtl~1001 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639554804011 ""}  } { { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~1001 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 9834 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639554804011 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1002  " "Automatically promoted node rtl~1002 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639554804011 ""}  } { { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~1002 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 9835 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639554804011 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1003  " "Automatically promoted node rtl~1003 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639554804011 ""}  } { { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~1003 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 9836 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639554804011 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1004  " "Automatically promoted node rtl~1004 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639554804011 ""}  } { { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~1004 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 9837 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639554804011 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1005  " "Automatically promoted node rtl~1005 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639554804011 ""}  } { { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~1005 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 9838 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639554804011 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1006  " "Automatically promoted node rtl~1006 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639554804011 ""}  } { { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~1006 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 9839 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639554804011 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1007  " "Automatically promoted node rtl~1007 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639554804011 ""}  } { { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~1007 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 9840 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639554804011 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1008  " "Automatically promoted node rtl~1008 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639554804011 ""}  } { { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~1008 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 9841 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639554804011 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1009  " "Automatically promoted node rtl~1009 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639554804011 ""}  } { { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~1009 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 9842 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639554804011 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1639554805333 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1639554805335 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1639554805336 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1639554805338 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1639554805340 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1639554805342 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1639554805343 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1639554805344 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1639554819087 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1639554819096 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1639554819096 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "56 unused 3.3V 0 56 0 " "Number of I/O pins in group: 56 (unused VREF, 3.3V VCCIO, 0 input, 56 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1639554819114 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1639554819114 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1639554819114 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 10 25 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639554819115 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 45 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639554819115 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 42 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639554819115 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 12 31 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639554819115 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 26 15 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 26 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639554819115 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 23 14 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 23 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639554819115 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 11 32 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639554819115 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 16 27 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639554819115 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1639554819115 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1639554819115 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:18 " "Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639554819239 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1639554819249 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1639554820986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:14 " "Fitter placement preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639554835134 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1639554835203 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1639554855597 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:20 " "Fitter placement operations ending: elapsed time is 00:00:20" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639554855597 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1639554857350 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "6e+03 ns 5.4% " "6e+03 ns of routing delay (approximately 5.4% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1639555210409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "16 " "Router estimated average interconnect usage is 16% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "60 X34_Y22 X44_Y32 " "Router estimated peak interconnect usage is 60% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 1 { 0 "Router estimated peak interconnect usage is 60% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32"} { { 11 { 0 ""} 34 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1639555217219 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1639555217219 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1639555305217 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:09:59 " "Fitter routing operations ending: elapsed time is 00:09:59" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639555457631 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1639555457633 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1639555457633 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "373.61 " "Total time spent on timing analysis during the Fitter is 373.61 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1639555457851 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1639555457929 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1639555458869 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1639555458915 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1639555460226 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639555461900 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "38 Cyclone IV E " "38 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rambus\[0\] 3.3-V LVTTL K18 " "Pin rambus\[0\] uses I/O standard 3.3-V LVTTL at K18" {  } { { "d:/verilog/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/verilog/quartus/bin64/pin_planner.ppl" { rambus[0] } } } { "rtl/top.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/top.v" 13 0 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rambus[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 63 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639555462339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rambus\[1\] 3.3-V LVTTL C13 " "Pin rambus\[1\] uses I/O standard 3.3-V LVTTL at C13" {  } { { "d:/verilog/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/verilog/quartus/bin64/pin_planner.ppl" { rambus[1] } } } { "rtl/top.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/top.v" 13 0 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rambus[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 64 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639555462339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rambus\[2\] 3.3-V LVTTL H17 " "Pin rambus\[2\] uses I/O standard 3.3-V LVTTL at H17" {  } { { "d:/verilog/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/verilog/quartus/bin64/pin_planner.ppl" { rambus[2] } } } { "rtl/top.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/top.v" 13 0 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rambus[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 65 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639555462339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rambus\[3\] 3.3-V LVTTL F13 " "Pin rambus\[3\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "d:/verilog/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/verilog/quartus/bin64/pin_planner.ppl" { rambus[3] } } } { "rtl/top.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/top.v" 13 0 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rambus[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 66 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639555462339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rambus\[4\] 3.3-V LVTTL B17 " "Pin rambus\[4\] uses I/O standard 3.3-V LVTTL at B17" {  } { { "d:/verilog/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/verilog/quartus/bin64/pin_planner.ppl" { rambus[4] } } } { "rtl/top.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/top.v" 13 0 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rambus[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 67 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639555462339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rambus\[5\] 3.3-V LVTTL C15 " "Pin rambus\[5\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "d:/verilog/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/verilog/quartus/bin64/pin_planner.ppl" { rambus[5] } } } { "rtl/top.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/top.v" 13 0 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rambus[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 68 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639555462339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rambus\[6\] 3.3-V LVTTL D13 " "Pin rambus\[6\] uses I/O standard 3.3-V LVTTL at D13" {  } { { "d:/verilog/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/verilog/quartus/bin64/pin_planner.ppl" { rambus[6] } } } { "rtl/top.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/top.v" 13 0 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rambus[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 69 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639555462339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rambus\[7\] 3.3-V LVTTL B15 " "Pin rambus\[7\] uses I/O standard 3.3-V LVTTL at B15" {  } { { "d:/verilog/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/verilog/quartus/bin64/pin_planner.ppl" { rambus[7] } } } { "rtl/top.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/top.v" 13 0 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rambus[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 70 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639555462339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[0\] 3.3-V LVTTL J2 " "Pin data\[0\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "d:/verilog/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/verilog/quartus/bin64/pin_planner.ppl" { data[0] } } } { "rtl/top.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/top.v" 14 0 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 71 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639555462339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[1\] 3.3-V LVTTL J3 " "Pin data\[1\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "d:/verilog/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/verilog/quartus/bin64/pin_planner.ppl" { data[1] } } } { "rtl/top.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/top.v" 14 0 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 72 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639555462339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[2\] 3.3-V LVTTL H1 " "Pin data\[2\] uses I/O standard 3.3-V LVTTL at H1" {  } { { "d:/verilog/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/verilog/quartus/bin64/pin_planner.ppl" { data[2] } } } { "rtl/top.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/top.v" 14 0 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 73 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639555462339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[3\] 3.3-V LVTTL AA14 " "Pin data\[3\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "d:/verilog/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/verilog/quartus/bin64/pin_planner.ppl" { data[3] } } } { "rtl/top.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/top.v" 14 0 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 74 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639555462339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[4\] 3.3-V LVTTL AA13 " "Pin data\[4\] uses I/O standard 3.3-V LVTTL at AA13" {  } { { "d:/verilog/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/verilog/quartus/bin64/pin_planner.ppl" { data[4] } } } { "rtl/top.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/top.v" 14 0 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 75 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639555462339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[5\] 3.3-V LVTTL L7 " "Pin data\[5\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "d:/verilog/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/verilog/quartus/bin64/pin_planner.ppl" { data[5] } } } { "rtl/top.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/top.v" 14 0 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 76 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639555462339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[6\] 3.3-V LVTTL AB13 " "Pin data\[6\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "d:/verilog/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/verilog/quartus/bin64/pin_planner.ppl" { data[6] } } } { "rtl/top.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/top.v" 14 0 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 77 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639555462339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[7\] 3.3-V LVTTL M5 " "Pin data\[7\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "d:/verilog/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/verilog/quartus/bin64/pin_planner.ppl" { data[7] } } } { "rtl/top.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/top.v" 14 0 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 78 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639555462339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "check_out\[0\] 3.3-V LVTTL U14 " "Pin check_out\[0\] uses I/O standard 3.3-V LVTTL at U14" {  } { { "d:/verilog/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/verilog/quartus/bin64/pin_planner.ppl" { check_out[0] } } } { "rtl/top.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/top.v" 19 0 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { check_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 153 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639555462339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "check_out\[1\] 3.3-V LVTTL P15 " "Pin check_out\[1\] uses I/O standard 3.3-V LVTTL at P15" {  } { { "d:/verilog/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/verilog/quartus/bin64/pin_planner.ppl" { check_out[1] } } } { "rtl/top.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/top.v" 19 0 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { check_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 154 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639555462339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "check_out\[2\] 3.3-V LVTTL N18 " "Pin check_out\[2\] uses I/O standard 3.3-V LVTTL at N18" {  } { { "d:/verilog/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/verilog/quartus/bin64/pin_planner.ppl" { check_out[2] } } } { "rtl/top.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/top.v" 19 0 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { check_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 155 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639555462339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "check_out\[3\] 3.3-V LVTTL V15 " "Pin check_out\[3\] uses I/O standard 3.3-V LVTTL at V15" {  } { { "d:/verilog/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/verilog/quartus/bin64/pin_planner.ppl" { check_out[3] } } } { "rtl/top.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/top.v" 19 0 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { check_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 156 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639555462339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "check_out\[4\] 3.3-V LVTTL W13 " "Pin check_out\[4\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "d:/verilog/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/verilog/quartus/bin64/pin_planner.ppl" { check_out[4] } } } { "rtl/top.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/top.v" 19 0 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { check_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 157 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639555462339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "check_out\[5\] 3.3-V LVTTL U12 " "Pin check_out\[5\] uses I/O standard 3.3-V LVTTL at U12" {  } { { "d:/verilog/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/verilog/quartus/bin64/pin_planner.ppl" { check_out[5] } } } { "rtl/top.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/top.v" 19 0 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { check_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 158 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639555462339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "check_out\[6\] 3.3-V LVTTL Y13 " "Pin check_out\[6\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "d:/verilog/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/verilog/quartus/bin64/pin_planner.ppl" { check_out[6] } } } { "rtl/top.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/top.v" 19 0 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { check_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 159 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639555462339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "check_out\[7\] 3.3-V LVTTL N17 " "Pin check_out\[7\] uses I/O standard 3.3-V LVTTL at N17" {  } { { "d:/verilog/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/verilog/quartus/bin64/pin_planner.ppl" { check_out[7] } } } { "rtl/top.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/top.v" 19 0 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { check_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 160 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639555462339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW1 3.3-V LVTTL C21 " "Pin SW1 uses I/O standard 3.3-V LVTTL at C21" {  } { { "d:/verilog/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/verilog/quartus/bin64/pin_planner.ppl" { SW1 } } } { "d:/verilog/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/verilog/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW1" } } } } { "rtl/top.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/top.v" 9 0 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 165 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639555462339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW2 3.3-V LVTTL D21 " "Pin SW2 uses I/O standard 3.3-V LVTTL at D21" {  } { { "d:/verilog/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/verilog/quartus/bin64/pin_planner.ppl" { SW2 } } } { "d:/verilog/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/verilog/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW2" } } } } { "rtl/top.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/top.v" 9 0 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 166 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639555462339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW_choose 3.3-V LVTTL B21 " "Pin SW_choose uses I/O standard 3.3-V LVTTL at B21" {  } { { "d:/verilog/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/verilog/quartus/bin64/pin_planner.ppl" { SW_choose } } } { "d:/verilog/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/verilog/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_choose" } } } } { "rtl/top.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/top.v" 9 0 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW_choose } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 164 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639555462339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst 3.3-V LVTTL C17 " "Pin rst uses I/O standard 3.3-V LVTTL at C17" {  } { { "d:/verilog/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/verilog/quartus/bin64/pin_planner.ppl" { rst } } } { "d:/verilog/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/verilog/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "rtl/top.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/top.v" 7 0 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 162 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639555462339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL T22 " "Pin clk uses I/O standard 3.3-V LVTTL at T22" {  } { { "d:/verilog/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/verilog/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/verilog/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/verilog/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "rtl/top.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/top.v" 7 0 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 161 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639555462339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[0\] 3.3-V LVTTL B4 " "Pin D\[0\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "d:/verilog/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/verilog/quartus/bin64/pin_planner.ppl" { D[0] } } } { "d:/verilog/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/verilog/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[0\]" } } } } { "rtl/top.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/top.v" 10 0 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 39 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639555462339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[1\] 3.3-V LVTTL B5 " "Pin D\[1\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "d:/verilog/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/verilog/quartus/bin64/pin_planner.ppl" { D[1] } } } { "d:/verilog/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/verilog/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[1\]" } } } } { "rtl/top.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/top.v" 10 0 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 40 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639555462339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[2\] 3.3-V LVTTL B6 " "Pin D\[2\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "d:/verilog/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/verilog/quartus/bin64/pin_planner.ppl" { D[2] } } } { "d:/verilog/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/verilog/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[2\]" } } } } { "rtl/top.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/top.v" 10 0 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 41 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639555462339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[3\] 3.3-V LVTTL B7 " "Pin D\[3\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "d:/verilog/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/verilog/quartus/bin64/pin_planner.ppl" { D[3] } } } { "d:/verilog/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/verilog/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[3\]" } } } } { "rtl/top.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/top.v" 10 0 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 42 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639555462339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[4\] 3.3-V LVTTL B8 " "Pin D\[4\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "d:/verilog/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/verilog/quartus/bin64/pin_planner.ppl" { D[4] } } } { "d:/verilog/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/verilog/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[4\]" } } } } { "rtl/top.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/top.v" 10 0 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 43 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639555462339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[5\] 3.3-V LVTTL B9 " "Pin D\[5\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "d:/verilog/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/verilog/quartus/bin64/pin_planner.ppl" { D[5] } } } { "d:/verilog/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/verilog/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[5\]" } } } } { "rtl/top.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/top.v" 10 0 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 44 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639555462339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[6\] 3.3-V LVTTL B10 " "Pin D\[6\] uses I/O standard 3.3-V LVTTL at B10" {  } { { "d:/verilog/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/verilog/quartus/bin64/pin_planner.ppl" { D[6] } } } { "d:/verilog/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/verilog/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[6\]" } } } } { "rtl/top.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/top.v" 10 0 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 45 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639555462339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[7\] 3.3-V LVTTL B13 " "Pin D\[7\] uses I/O standard 3.3-V LVTTL at B13" {  } { { "d:/verilog/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/verilog/quartus/bin64/pin_planner.ppl" { D[7] } } } { "d:/verilog/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/verilog/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[7\]" } } } } { "rtl/top.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/top.v" 10 0 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 46 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639555462339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A1 3.3-V LVTTL D17 " "Pin A1 uses I/O standard 3.3-V LVTTL at D17" {  } { { "d:/verilog/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/verilog/quartus/bin64/pin_planner.ppl" { A1 } } } { "d:/verilog/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/verilog/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A1" } } } } { "rtl/top.v" "" { Text "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/rtl/top.v" 8 0 0 } } { "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/verilog/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/" { { 0 { 0 ""} 0 163 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1639555462339 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1639555462339 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/output_files/PCO_comolex.fit.smsg " "Generated suppressed messages file C:/Users/HP/Desktop/aaa/test/PCO_complex_stu/output_files/PCO_comolex.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1639555462851 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6807 " "Peak virtual memory: 6807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1639555464215 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 15 16:04:24 2021 " "Processing ended: Wed Dec 15 16:04:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1639555464215 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:11:03 " "Elapsed time: 00:11:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1639555464215 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:28:18 " "Total CPU time (on all processors): 00:28:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1639555464215 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1639555464215 ""}
