#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x126706c40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x126706db0 .scope module, "ifofexmawb" "ifofexmawb" 3 8;
 .timescale 0 0;
v0x12671fbd0_0 .net "Address_Value_RegAddress_isLoad_isMemWrite_isWrite", 78 0, L_0x1267222b0;  1 drivers
v0x12671fc90_0 .net "Branch_Update_with_isBranch", 8 0, L_0x126722570;  1 drivers
v0x12671fd40_0 .var "Branching", 8 0;
v0x12671fe10_0 .var "ExMa", 78 0;
v0x12671fec0_0 .net "IF_output", 23 0, L_0x126720980;  1 drivers
v0x12671ff90_0 .var "IfOf", 23 0;
v0x126720040_0 .var "MaRw", 68 0;
v0x1267200f0_0 .net "OF_output", 156 0, L_0x1267217a0;  1 drivers
v0x1267201a0_0 .var "OfEx", 156 0;
v0x1267202d0_0 .var "clk", 0 0;
v0x126720360_0 .net "reg_address_and_Value_with_is_write", 68 0, L_0x126722fc0;  1 drivers
v0x1267203f0 .array "registers", 0 15, 63 0;
v0x1267205d0_0 .net "stalling_control_signal", 1 0, L_0x126721b30;  1 drivers
E_0x126706810 .event edge, v0x12671c570_0;
E_0x126706550 .event edge, v0x126717260_0, v0x126717320_0;
E_0x126705fa0 .event edge, v0x12671dca0_0;
E_0x126705ce0 .event edge, v0x1267197f0_0;
S_0x126706f20 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 3 119, 3 119 0, S_0x126706db0;
 .timescale 0 0;
v0x126707090_0 .var/i "i", 31 0;
S_0x126716fd0 .scope module, "al" "alu" 3 76, 4 1 0, S_0x126706db0;
 .timescale 0 0;
    .port_info 0 /INPUT 157 "OF_output";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 79 "Address_Value_RegAddress_isLoad_isMemWrite_isWrite";
    .port_info 3 /OUTPUT 9 "BranchPC_with_isBranch";
v0x126717260_0 .net "Address_Value_RegAddress_isLoad_isMemWrite_isWrite", 78 0, L_0x1267222b0;  alias, 1 drivers
v0x126717320_0 .net "BranchPC_with_isBranch", 8 0, L_0x126722570;  alias, 1 drivers
v0x1267173d0_0 .net "OF_output", 156 0, v0x1267201a0_0;  1 drivers
v0x126717490_0 .net "PC", 7 0, L_0x126721c10;  1 drivers
v0x126717540_0 .var "XOR", 63 0;
v0x126717630_0 .net *"_ivl_15", 7 0, v0x126717c10_0;  1 drivers
v0x1267176e0_0 .net *"_ivl_19", 63 0, v0x1267187a0_0;  1 drivers
v0x126717790_0 .net *"_ivl_23", 2 0, L_0x126722190;  1 drivers
v0x126717840_0 .net *"_ivl_28", 3 0, v0x126718640_0;  1 drivers
v0x126717950_0 .net *"_ivl_32", 7 0, v0x126717cc0_0;  1 drivers
v0x126717a00_0 .net *"_ivl_37", 0 0, v0x126718230_0;  1 drivers
v0x126717ab0_0 .var "add", 63 0;
v0x126717b60_0 .net "address_in", 7 0, L_0x126721f50;  1 drivers
v0x126717c10_0 .var "address_out", 7 0;
v0x126717cc0_0 .var "branch_pc", 7 0;
v0x126717d70_0 .net "clk", 0 0, v0x1267202d0_0;  1 drivers
v0x126717e10_0 .var "cmp", 63 0;
v0x126717fa0_0 .var "control_signals_in", 7 0;
v0x126718030_0 .var "control_signals_out", 7 0;
v0x1267180e0_0 .net "flag", 0 0, L_0x126721eb0;  1 drivers
v0x126718180_0 .var "inc", 63 0;
v0x126718230_0 .var "is_branch_taken", 0 0;
v0x1267182d0_0 .var "mul", 63 0;
v0x126718380_0 .net "op1", 63 0, L_0x126721cf0;  1 drivers
v0x126718430_0 .net "op2", 63 0, L_0x126721d90;  1 drivers
v0x1267184e0_0 .var "opcode", 2 0;
v0x126718590_0 .net "reg_to_be_written_in", 3 0, L_0x126721ff0;  1 drivers
v0x126718640_0 .var "reg_to_be_written_out", 3 0;
v0x1267186f0_0 .var "temp", 8 0;
v0x1267187a0_0 .var "value_to_be_written", 63 0;
E_0x126717220 .event posedge, v0x126717d70_0;
L_0x126721c10 .part v0x1267201a0_0, 8, 8;
L_0x126721cf0 .part v0x1267201a0_0, 16, 64;
L_0x126721d90 .part v0x1267201a0_0, 80, 64;
L_0x126721eb0 .part v0x1267201a0_0, 144, 1;
L_0x126721f50 .part v0x1267201a0_0, 145, 8;
L_0x126721ff0 .part v0x1267201a0_0, 153, 4;
L_0x126722190 .part v0x126717fa0_0, 4, 3;
L_0x1267222b0 .concat8 [ 8 64 3 4], v0x126717c10_0, v0x1267187a0_0, L_0x126722190, v0x126718640_0;
L_0x126722570 .concat8 [ 8 1 0 0], v0x126717cc0_0, v0x126718230_0;
S_0x1267188b0 .scope module, "inf" "instruction_fetch" 3 51, 5 8 0, S_0x126706db0;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "Branch_Update_with_isBranch";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 24 "IF_output";
L_0x1267208f0 .functor BUFZ 8, v0x126719980_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x126720ac0 .functor BUFZ 16, v0x1267194c0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1267195e0_0 .net "Address_Bus", 7 0, v0x126719980_0;  1 drivers
v0x126719690_0 .net "Branch_Update_with_isBranch", 8 0, v0x12671fd40_0;  1 drivers
v0x126719720_0 .net "Data_Bus", 15 0, v0x1267194c0_0;  1 drivers
v0x1267197f0_0 .net "IF_output", 23 0, L_0x126720980;  alias, 1 drivers
v0x126719890_0 .var "Plus_4", 7 0;
v0x126719980_0 .var "Program_Counter", 7 0;
v0x126719a30_0 .net *"_ivl_12", 15 0, L_0x126720ac0;  1 drivers
v0x126719ae0_0 .net *"_ivl_7", 7 0, L_0x1267208f0;  1 drivers
v0x126719b90_0 .net "clk", 0 0, v0x1267202d0_0;  alias, 1 drivers
v0x126719ca0_0 .net "is_Branch", 0 0, L_0x126720690;  1 drivers
L_0x126720690 .part v0x12671fd40_0, 8, 1;
L_0x126720980 .concat8 [ 8 16 0 0], L_0x1267208f0, L_0x126720ac0;
S_0x126718a70 .scope module, "IM" "instruction_memory" 5 37, 6 9 0, S_0x1267188b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "pc";
    .port_info 1 /OUTPUT 16 "instruction";
v0x1267191e0_0 .var "character", 7 0;
v0x1267192a0_0 .var/i "fd", 31 0;
v0x126719350_0 .net "instruction", 15 0, v0x1267194c0_0;  alias, 1 drivers
v0x126719410_0 .net "pc", 7 0, v0x126719980_0;  alias, 1 drivers
v0x1267194c0_0 .var "temp", 15 0;
E_0x126718c60 .event edge, v0x126719410_0, v0x1267192a0_0, v0x1267191e0_0;
S_0x126718cc0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 6 20, 6 20 0, S_0x126718a70;
 .timescale 0 0;
v0x126719120_0 .var/i "i", 31 0;
S_0x126718e90 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 6 21, 6 21 0, S_0x126718cc0;
 .timescale 0 0;
v0x126719060_0 .var/i "j", 31 0;
S_0x126719d50 .scope module, "ma" "memory_access" 3 90, 7 11 0, S_0x126706db0;
 .timescale 0 0;
    .port_info 0 /INPUT 79 "Address_Value_RegAddress_isLoad_isMemWrite_isWrite";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 69 "write";
v0x12671bbb0_0 .net "Address", 7 0, L_0x1267227a0;  1 drivers
v0x12671bc40_0 .net "Address_Value_RegAddress_isLoad_isMemWrite_isWrite", 78 0, v0x12671fe10_0;  1 drivers
v0x12671bcd0_0 .net "DMoutput", 63 0, L_0x126722df0;  1 drivers
v0x12671bda0_0 .var "Reg_to_be_written", 3 0;
v0x12671be30_0 .var "Temp_reg_for_wb_value", 63 0;
v0x12671bf20_0 .net "Value", 63 0, L_0x1267228c0;  1 drivers
v0x12671bfc0_0 .net *"_ivl_13", 63 0, v0x12671be30_0;  1 drivers
v0x12671c060_0 .net *"_ivl_17", 3 0, v0x12671bda0_0;  1 drivers
v0x12671c110_0 .net *"_ivl_22", 0 0, v0x12671c4c0_0;  1 drivers
v0x12671c240_0 .net "clk", 0 0, v0x1267202d0_0;  alias, 1 drivers
v0x12671c2d0_0 .net "isLoad", 0 0, L_0x1267229a0;  1 drivers
v0x12671c380_0 .net "isMemWrite", 0 0, L_0x126722ac0;  1 drivers
v0x12671c420_0 .net "isWrite", 0 0, L_0x126722b60;  1 drivers
v0x12671c4c0_0 .var "isWritetemp", 0 0;
v0x12671c570_0 .net "write", 68 0, L_0x126722fc0;  alias, 1 drivers
L_0x1267227a0 .part v0x12671fe10_0, 0, 8;
L_0x1267228c0 .part v0x12671fe10_0, 8, 64;
L_0x1267229a0 .part v0x12671fe10_0, 72, 1;
L_0x126722ac0 .part v0x12671fe10_0, 73, 1;
L_0x126722b60 .part v0x12671fe10_0, 74, 1;
L_0x126722fc0 .concat8 [ 64 4 1 0], v0x12671be30_0, v0x12671bda0_0, v0x12671c4c0_0;
S_0x126719f60 .scope module, "DM" "data_memory" 7 36, 8 9 0, S_0x126719d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ismemwrite";
    .port_info 1 /INPUT 8 "memaddress";
    .port_info 2 /INPUT 64 "inputdata";
    .port_info 3 /OUTPUT 64 "outputdata";
L_0x126722df0 .functor BUFZ 64, L_0x126722c30, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x12671a480_0 .net *"_ivl_0", 63 0, L_0x126722c30;  1 drivers
v0x12671a540_0 .net *"_ivl_2", 9 0, L_0x126722cd0;  1 drivers
L_0x130040010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12671a5f0_0 .net *"_ivl_5", 1 0, L_0x130040010;  1 drivers
v0x12671a6b0_0 .var/i "fd", 31 0;
v0x12671a760_0 .net "inputdata", 63 0, L_0x1267228c0;  alias, 1 drivers
v0x12671a850_0 .net "ismemwrite", 0 0, L_0x126722ac0;  alias, 1 drivers
v0x12671a8f0_0 .net "memaddress", 7 0, L_0x1267227a0;  alias, 1 drivers
v0x12671a9a0_0 .net "outputdata", 63 0, L_0x126722df0;  alias, 1 drivers
v0x12671aa50 .array "temp", 255 0, 63 0;
E_0x12671a1b0/0 .event edge, v0x12671a850_0, v0x12671a760_0, v0x12671a8f0_0, v0x12671a6b0_0;
v0x12671aa50_0 .array/port v0x12671aa50, 0;
v0x12671aa50_1 .array/port v0x12671aa50, 1;
v0x12671aa50_2 .array/port v0x12671aa50, 2;
v0x12671aa50_3 .array/port v0x12671aa50, 3;
E_0x12671a1b0/1 .event edge, v0x12671aa50_0, v0x12671aa50_1, v0x12671aa50_2, v0x12671aa50_3;
v0x12671aa50_4 .array/port v0x12671aa50, 4;
v0x12671aa50_5 .array/port v0x12671aa50, 5;
v0x12671aa50_6 .array/port v0x12671aa50, 6;
v0x12671aa50_7 .array/port v0x12671aa50, 7;
E_0x12671a1b0/2 .event edge, v0x12671aa50_4, v0x12671aa50_5, v0x12671aa50_6, v0x12671aa50_7;
v0x12671aa50_8 .array/port v0x12671aa50, 8;
v0x12671aa50_9 .array/port v0x12671aa50, 9;
v0x12671aa50_10 .array/port v0x12671aa50, 10;
v0x12671aa50_11 .array/port v0x12671aa50, 11;
E_0x12671a1b0/3 .event edge, v0x12671aa50_8, v0x12671aa50_9, v0x12671aa50_10, v0x12671aa50_11;
v0x12671aa50_12 .array/port v0x12671aa50, 12;
v0x12671aa50_13 .array/port v0x12671aa50, 13;
v0x12671aa50_14 .array/port v0x12671aa50, 14;
v0x12671aa50_15 .array/port v0x12671aa50, 15;
E_0x12671a1b0/4 .event edge, v0x12671aa50_12, v0x12671aa50_13, v0x12671aa50_14, v0x12671aa50_15;
v0x12671aa50_16 .array/port v0x12671aa50, 16;
v0x12671aa50_17 .array/port v0x12671aa50, 17;
v0x12671aa50_18 .array/port v0x12671aa50, 18;
v0x12671aa50_19 .array/port v0x12671aa50, 19;
E_0x12671a1b0/5 .event edge, v0x12671aa50_16, v0x12671aa50_17, v0x12671aa50_18, v0x12671aa50_19;
v0x12671aa50_20 .array/port v0x12671aa50, 20;
v0x12671aa50_21 .array/port v0x12671aa50, 21;
v0x12671aa50_22 .array/port v0x12671aa50, 22;
v0x12671aa50_23 .array/port v0x12671aa50, 23;
E_0x12671a1b0/6 .event edge, v0x12671aa50_20, v0x12671aa50_21, v0x12671aa50_22, v0x12671aa50_23;
v0x12671aa50_24 .array/port v0x12671aa50, 24;
v0x12671aa50_25 .array/port v0x12671aa50, 25;
v0x12671aa50_26 .array/port v0x12671aa50, 26;
v0x12671aa50_27 .array/port v0x12671aa50, 27;
E_0x12671a1b0/7 .event edge, v0x12671aa50_24, v0x12671aa50_25, v0x12671aa50_26, v0x12671aa50_27;
v0x12671aa50_28 .array/port v0x12671aa50, 28;
v0x12671aa50_29 .array/port v0x12671aa50, 29;
v0x12671aa50_30 .array/port v0x12671aa50, 30;
v0x12671aa50_31 .array/port v0x12671aa50, 31;
E_0x12671a1b0/8 .event edge, v0x12671aa50_28, v0x12671aa50_29, v0x12671aa50_30, v0x12671aa50_31;
v0x12671aa50_32 .array/port v0x12671aa50, 32;
v0x12671aa50_33 .array/port v0x12671aa50, 33;
v0x12671aa50_34 .array/port v0x12671aa50, 34;
v0x12671aa50_35 .array/port v0x12671aa50, 35;
E_0x12671a1b0/9 .event edge, v0x12671aa50_32, v0x12671aa50_33, v0x12671aa50_34, v0x12671aa50_35;
v0x12671aa50_36 .array/port v0x12671aa50, 36;
v0x12671aa50_37 .array/port v0x12671aa50, 37;
v0x12671aa50_38 .array/port v0x12671aa50, 38;
v0x12671aa50_39 .array/port v0x12671aa50, 39;
E_0x12671a1b0/10 .event edge, v0x12671aa50_36, v0x12671aa50_37, v0x12671aa50_38, v0x12671aa50_39;
v0x12671aa50_40 .array/port v0x12671aa50, 40;
v0x12671aa50_41 .array/port v0x12671aa50, 41;
v0x12671aa50_42 .array/port v0x12671aa50, 42;
v0x12671aa50_43 .array/port v0x12671aa50, 43;
E_0x12671a1b0/11 .event edge, v0x12671aa50_40, v0x12671aa50_41, v0x12671aa50_42, v0x12671aa50_43;
v0x12671aa50_44 .array/port v0x12671aa50, 44;
v0x12671aa50_45 .array/port v0x12671aa50, 45;
v0x12671aa50_46 .array/port v0x12671aa50, 46;
v0x12671aa50_47 .array/port v0x12671aa50, 47;
E_0x12671a1b0/12 .event edge, v0x12671aa50_44, v0x12671aa50_45, v0x12671aa50_46, v0x12671aa50_47;
v0x12671aa50_48 .array/port v0x12671aa50, 48;
v0x12671aa50_49 .array/port v0x12671aa50, 49;
v0x12671aa50_50 .array/port v0x12671aa50, 50;
v0x12671aa50_51 .array/port v0x12671aa50, 51;
E_0x12671a1b0/13 .event edge, v0x12671aa50_48, v0x12671aa50_49, v0x12671aa50_50, v0x12671aa50_51;
v0x12671aa50_52 .array/port v0x12671aa50, 52;
v0x12671aa50_53 .array/port v0x12671aa50, 53;
v0x12671aa50_54 .array/port v0x12671aa50, 54;
v0x12671aa50_55 .array/port v0x12671aa50, 55;
E_0x12671a1b0/14 .event edge, v0x12671aa50_52, v0x12671aa50_53, v0x12671aa50_54, v0x12671aa50_55;
v0x12671aa50_56 .array/port v0x12671aa50, 56;
v0x12671aa50_57 .array/port v0x12671aa50, 57;
v0x12671aa50_58 .array/port v0x12671aa50, 58;
v0x12671aa50_59 .array/port v0x12671aa50, 59;
E_0x12671a1b0/15 .event edge, v0x12671aa50_56, v0x12671aa50_57, v0x12671aa50_58, v0x12671aa50_59;
v0x12671aa50_60 .array/port v0x12671aa50, 60;
v0x12671aa50_61 .array/port v0x12671aa50, 61;
v0x12671aa50_62 .array/port v0x12671aa50, 62;
v0x12671aa50_63 .array/port v0x12671aa50, 63;
E_0x12671a1b0/16 .event edge, v0x12671aa50_60, v0x12671aa50_61, v0x12671aa50_62, v0x12671aa50_63;
v0x12671aa50_64 .array/port v0x12671aa50, 64;
v0x12671aa50_65 .array/port v0x12671aa50, 65;
v0x12671aa50_66 .array/port v0x12671aa50, 66;
v0x12671aa50_67 .array/port v0x12671aa50, 67;
E_0x12671a1b0/17 .event edge, v0x12671aa50_64, v0x12671aa50_65, v0x12671aa50_66, v0x12671aa50_67;
v0x12671aa50_68 .array/port v0x12671aa50, 68;
v0x12671aa50_69 .array/port v0x12671aa50, 69;
v0x12671aa50_70 .array/port v0x12671aa50, 70;
v0x12671aa50_71 .array/port v0x12671aa50, 71;
E_0x12671a1b0/18 .event edge, v0x12671aa50_68, v0x12671aa50_69, v0x12671aa50_70, v0x12671aa50_71;
v0x12671aa50_72 .array/port v0x12671aa50, 72;
v0x12671aa50_73 .array/port v0x12671aa50, 73;
v0x12671aa50_74 .array/port v0x12671aa50, 74;
v0x12671aa50_75 .array/port v0x12671aa50, 75;
E_0x12671a1b0/19 .event edge, v0x12671aa50_72, v0x12671aa50_73, v0x12671aa50_74, v0x12671aa50_75;
v0x12671aa50_76 .array/port v0x12671aa50, 76;
v0x12671aa50_77 .array/port v0x12671aa50, 77;
v0x12671aa50_78 .array/port v0x12671aa50, 78;
v0x12671aa50_79 .array/port v0x12671aa50, 79;
E_0x12671a1b0/20 .event edge, v0x12671aa50_76, v0x12671aa50_77, v0x12671aa50_78, v0x12671aa50_79;
v0x12671aa50_80 .array/port v0x12671aa50, 80;
v0x12671aa50_81 .array/port v0x12671aa50, 81;
v0x12671aa50_82 .array/port v0x12671aa50, 82;
v0x12671aa50_83 .array/port v0x12671aa50, 83;
E_0x12671a1b0/21 .event edge, v0x12671aa50_80, v0x12671aa50_81, v0x12671aa50_82, v0x12671aa50_83;
v0x12671aa50_84 .array/port v0x12671aa50, 84;
v0x12671aa50_85 .array/port v0x12671aa50, 85;
v0x12671aa50_86 .array/port v0x12671aa50, 86;
v0x12671aa50_87 .array/port v0x12671aa50, 87;
E_0x12671a1b0/22 .event edge, v0x12671aa50_84, v0x12671aa50_85, v0x12671aa50_86, v0x12671aa50_87;
v0x12671aa50_88 .array/port v0x12671aa50, 88;
v0x12671aa50_89 .array/port v0x12671aa50, 89;
v0x12671aa50_90 .array/port v0x12671aa50, 90;
v0x12671aa50_91 .array/port v0x12671aa50, 91;
E_0x12671a1b0/23 .event edge, v0x12671aa50_88, v0x12671aa50_89, v0x12671aa50_90, v0x12671aa50_91;
v0x12671aa50_92 .array/port v0x12671aa50, 92;
v0x12671aa50_93 .array/port v0x12671aa50, 93;
v0x12671aa50_94 .array/port v0x12671aa50, 94;
v0x12671aa50_95 .array/port v0x12671aa50, 95;
E_0x12671a1b0/24 .event edge, v0x12671aa50_92, v0x12671aa50_93, v0x12671aa50_94, v0x12671aa50_95;
v0x12671aa50_96 .array/port v0x12671aa50, 96;
v0x12671aa50_97 .array/port v0x12671aa50, 97;
v0x12671aa50_98 .array/port v0x12671aa50, 98;
v0x12671aa50_99 .array/port v0x12671aa50, 99;
E_0x12671a1b0/25 .event edge, v0x12671aa50_96, v0x12671aa50_97, v0x12671aa50_98, v0x12671aa50_99;
v0x12671aa50_100 .array/port v0x12671aa50, 100;
v0x12671aa50_101 .array/port v0x12671aa50, 101;
v0x12671aa50_102 .array/port v0x12671aa50, 102;
v0x12671aa50_103 .array/port v0x12671aa50, 103;
E_0x12671a1b0/26 .event edge, v0x12671aa50_100, v0x12671aa50_101, v0x12671aa50_102, v0x12671aa50_103;
v0x12671aa50_104 .array/port v0x12671aa50, 104;
v0x12671aa50_105 .array/port v0x12671aa50, 105;
v0x12671aa50_106 .array/port v0x12671aa50, 106;
v0x12671aa50_107 .array/port v0x12671aa50, 107;
E_0x12671a1b0/27 .event edge, v0x12671aa50_104, v0x12671aa50_105, v0x12671aa50_106, v0x12671aa50_107;
v0x12671aa50_108 .array/port v0x12671aa50, 108;
v0x12671aa50_109 .array/port v0x12671aa50, 109;
v0x12671aa50_110 .array/port v0x12671aa50, 110;
v0x12671aa50_111 .array/port v0x12671aa50, 111;
E_0x12671a1b0/28 .event edge, v0x12671aa50_108, v0x12671aa50_109, v0x12671aa50_110, v0x12671aa50_111;
v0x12671aa50_112 .array/port v0x12671aa50, 112;
v0x12671aa50_113 .array/port v0x12671aa50, 113;
v0x12671aa50_114 .array/port v0x12671aa50, 114;
v0x12671aa50_115 .array/port v0x12671aa50, 115;
E_0x12671a1b0/29 .event edge, v0x12671aa50_112, v0x12671aa50_113, v0x12671aa50_114, v0x12671aa50_115;
v0x12671aa50_116 .array/port v0x12671aa50, 116;
v0x12671aa50_117 .array/port v0x12671aa50, 117;
v0x12671aa50_118 .array/port v0x12671aa50, 118;
v0x12671aa50_119 .array/port v0x12671aa50, 119;
E_0x12671a1b0/30 .event edge, v0x12671aa50_116, v0x12671aa50_117, v0x12671aa50_118, v0x12671aa50_119;
v0x12671aa50_120 .array/port v0x12671aa50, 120;
v0x12671aa50_121 .array/port v0x12671aa50, 121;
v0x12671aa50_122 .array/port v0x12671aa50, 122;
v0x12671aa50_123 .array/port v0x12671aa50, 123;
E_0x12671a1b0/31 .event edge, v0x12671aa50_120, v0x12671aa50_121, v0x12671aa50_122, v0x12671aa50_123;
v0x12671aa50_124 .array/port v0x12671aa50, 124;
v0x12671aa50_125 .array/port v0x12671aa50, 125;
v0x12671aa50_126 .array/port v0x12671aa50, 126;
v0x12671aa50_127 .array/port v0x12671aa50, 127;
E_0x12671a1b0/32 .event edge, v0x12671aa50_124, v0x12671aa50_125, v0x12671aa50_126, v0x12671aa50_127;
v0x12671aa50_128 .array/port v0x12671aa50, 128;
v0x12671aa50_129 .array/port v0x12671aa50, 129;
v0x12671aa50_130 .array/port v0x12671aa50, 130;
v0x12671aa50_131 .array/port v0x12671aa50, 131;
E_0x12671a1b0/33 .event edge, v0x12671aa50_128, v0x12671aa50_129, v0x12671aa50_130, v0x12671aa50_131;
v0x12671aa50_132 .array/port v0x12671aa50, 132;
v0x12671aa50_133 .array/port v0x12671aa50, 133;
v0x12671aa50_134 .array/port v0x12671aa50, 134;
v0x12671aa50_135 .array/port v0x12671aa50, 135;
E_0x12671a1b0/34 .event edge, v0x12671aa50_132, v0x12671aa50_133, v0x12671aa50_134, v0x12671aa50_135;
v0x12671aa50_136 .array/port v0x12671aa50, 136;
v0x12671aa50_137 .array/port v0x12671aa50, 137;
v0x12671aa50_138 .array/port v0x12671aa50, 138;
v0x12671aa50_139 .array/port v0x12671aa50, 139;
E_0x12671a1b0/35 .event edge, v0x12671aa50_136, v0x12671aa50_137, v0x12671aa50_138, v0x12671aa50_139;
v0x12671aa50_140 .array/port v0x12671aa50, 140;
v0x12671aa50_141 .array/port v0x12671aa50, 141;
v0x12671aa50_142 .array/port v0x12671aa50, 142;
v0x12671aa50_143 .array/port v0x12671aa50, 143;
E_0x12671a1b0/36 .event edge, v0x12671aa50_140, v0x12671aa50_141, v0x12671aa50_142, v0x12671aa50_143;
v0x12671aa50_144 .array/port v0x12671aa50, 144;
v0x12671aa50_145 .array/port v0x12671aa50, 145;
v0x12671aa50_146 .array/port v0x12671aa50, 146;
v0x12671aa50_147 .array/port v0x12671aa50, 147;
E_0x12671a1b0/37 .event edge, v0x12671aa50_144, v0x12671aa50_145, v0x12671aa50_146, v0x12671aa50_147;
v0x12671aa50_148 .array/port v0x12671aa50, 148;
v0x12671aa50_149 .array/port v0x12671aa50, 149;
v0x12671aa50_150 .array/port v0x12671aa50, 150;
v0x12671aa50_151 .array/port v0x12671aa50, 151;
E_0x12671a1b0/38 .event edge, v0x12671aa50_148, v0x12671aa50_149, v0x12671aa50_150, v0x12671aa50_151;
v0x12671aa50_152 .array/port v0x12671aa50, 152;
v0x12671aa50_153 .array/port v0x12671aa50, 153;
v0x12671aa50_154 .array/port v0x12671aa50, 154;
v0x12671aa50_155 .array/port v0x12671aa50, 155;
E_0x12671a1b0/39 .event edge, v0x12671aa50_152, v0x12671aa50_153, v0x12671aa50_154, v0x12671aa50_155;
v0x12671aa50_156 .array/port v0x12671aa50, 156;
v0x12671aa50_157 .array/port v0x12671aa50, 157;
v0x12671aa50_158 .array/port v0x12671aa50, 158;
v0x12671aa50_159 .array/port v0x12671aa50, 159;
E_0x12671a1b0/40 .event edge, v0x12671aa50_156, v0x12671aa50_157, v0x12671aa50_158, v0x12671aa50_159;
v0x12671aa50_160 .array/port v0x12671aa50, 160;
v0x12671aa50_161 .array/port v0x12671aa50, 161;
v0x12671aa50_162 .array/port v0x12671aa50, 162;
v0x12671aa50_163 .array/port v0x12671aa50, 163;
E_0x12671a1b0/41 .event edge, v0x12671aa50_160, v0x12671aa50_161, v0x12671aa50_162, v0x12671aa50_163;
v0x12671aa50_164 .array/port v0x12671aa50, 164;
v0x12671aa50_165 .array/port v0x12671aa50, 165;
v0x12671aa50_166 .array/port v0x12671aa50, 166;
v0x12671aa50_167 .array/port v0x12671aa50, 167;
E_0x12671a1b0/42 .event edge, v0x12671aa50_164, v0x12671aa50_165, v0x12671aa50_166, v0x12671aa50_167;
v0x12671aa50_168 .array/port v0x12671aa50, 168;
v0x12671aa50_169 .array/port v0x12671aa50, 169;
v0x12671aa50_170 .array/port v0x12671aa50, 170;
v0x12671aa50_171 .array/port v0x12671aa50, 171;
E_0x12671a1b0/43 .event edge, v0x12671aa50_168, v0x12671aa50_169, v0x12671aa50_170, v0x12671aa50_171;
v0x12671aa50_172 .array/port v0x12671aa50, 172;
v0x12671aa50_173 .array/port v0x12671aa50, 173;
v0x12671aa50_174 .array/port v0x12671aa50, 174;
v0x12671aa50_175 .array/port v0x12671aa50, 175;
E_0x12671a1b0/44 .event edge, v0x12671aa50_172, v0x12671aa50_173, v0x12671aa50_174, v0x12671aa50_175;
v0x12671aa50_176 .array/port v0x12671aa50, 176;
v0x12671aa50_177 .array/port v0x12671aa50, 177;
v0x12671aa50_178 .array/port v0x12671aa50, 178;
v0x12671aa50_179 .array/port v0x12671aa50, 179;
E_0x12671a1b0/45 .event edge, v0x12671aa50_176, v0x12671aa50_177, v0x12671aa50_178, v0x12671aa50_179;
v0x12671aa50_180 .array/port v0x12671aa50, 180;
v0x12671aa50_181 .array/port v0x12671aa50, 181;
v0x12671aa50_182 .array/port v0x12671aa50, 182;
v0x12671aa50_183 .array/port v0x12671aa50, 183;
E_0x12671a1b0/46 .event edge, v0x12671aa50_180, v0x12671aa50_181, v0x12671aa50_182, v0x12671aa50_183;
v0x12671aa50_184 .array/port v0x12671aa50, 184;
v0x12671aa50_185 .array/port v0x12671aa50, 185;
v0x12671aa50_186 .array/port v0x12671aa50, 186;
v0x12671aa50_187 .array/port v0x12671aa50, 187;
E_0x12671a1b0/47 .event edge, v0x12671aa50_184, v0x12671aa50_185, v0x12671aa50_186, v0x12671aa50_187;
v0x12671aa50_188 .array/port v0x12671aa50, 188;
v0x12671aa50_189 .array/port v0x12671aa50, 189;
v0x12671aa50_190 .array/port v0x12671aa50, 190;
v0x12671aa50_191 .array/port v0x12671aa50, 191;
E_0x12671a1b0/48 .event edge, v0x12671aa50_188, v0x12671aa50_189, v0x12671aa50_190, v0x12671aa50_191;
v0x12671aa50_192 .array/port v0x12671aa50, 192;
v0x12671aa50_193 .array/port v0x12671aa50, 193;
v0x12671aa50_194 .array/port v0x12671aa50, 194;
v0x12671aa50_195 .array/port v0x12671aa50, 195;
E_0x12671a1b0/49 .event edge, v0x12671aa50_192, v0x12671aa50_193, v0x12671aa50_194, v0x12671aa50_195;
v0x12671aa50_196 .array/port v0x12671aa50, 196;
v0x12671aa50_197 .array/port v0x12671aa50, 197;
v0x12671aa50_198 .array/port v0x12671aa50, 198;
v0x12671aa50_199 .array/port v0x12671aa50, 199;
E_0x12671a1b0/50 .event edge, v0x12671aa50_196, v0x12671aa50_197, v0x12671aa50_198, v0x12671aa50_199;
v0x12671aa50_200 .array/port v0x12671aa50, 200;
v0x12671aa50_201 .array/port v0x12671aa50, 201;
v0x12671aa50_202 .array/port v0x12671aa50, 202;
v0x12671aa50_203 .array/port v0x12671aa50, 203;
E_0x12671a1b0/51 .event edge, v0x12671aa50_200, v0x12671aa50_201, v0x12671aa50_202, v0x12671aa50_203;
v0x12671aa50_204 .array/port v0x12671aa50, 204;
v0x12671aa50_205 .array/port v0x12671aa50, 205;
v0x12671aa50_206 .array/port v0x12671aa50, 206;
v0x12671aa50_207 .array/port v0x12671aa50, 207;
E_0x12671a1b0/52 .event edge, v0x12671aa50_204, v0x12671aa50_205, v0x12671aa50_206, v0x12671aa50_207;
v0x12671aa50_208 .array/port v0x12671aa50, 208;
v0x12671aa50_209 .array/port v0x12671aa50, 209;
v0x12671aa50_210 .array/port v0x12671aa50, 210;
v0x12671aa50_211 .array/port v0x12671aa50, 211;
E_0x12671a1b0/53 .event edge, v0x12671aa50_208, v0x12671aa50_209, v0x12671aa50_210, v0x12671aa50_211;
v0x12671aa50_212 .array/port v0x12671aa50, 212;
v0x12671aa50_213 .array/port v0x12671aa50, 213;
v0x12671aa50_214 .array/port v0x12671aa50, 214;
v0x12671aa50_215 .array/port v0x12671aa50, 215;
E_0x12671a1b0/54 .event edge, v0x12671aa50_212, v0x12671aa50_213, v0x12671aa50_214, v0x12671aa50_215;
v0x12671aa50_216 .array/port v0x12671aa50, 216;
v0x12671aa50_217 .array/port v0x12671aa50, 217;
v0x12671aa50_218 .array/port v0x12671aa50, 218;
v0x12671aa50_219 .array/port v0x12671aa50, 219;
E_0x12671a1b0/55 .event edge, v0x12671aa50_216, v0x12671aa50_217, v0x12671aa50_218, v0x12671aa50_219;
v0x12671aa50_220 .array/port v0x12671aa50, 220;
v0x12671aa50_221 .array/port v0x12671aa50, 221;
v0x12671aa50_222 .array/port v0x12671aa50, 222;
v0x12671aa50_223 .array/port v0x12671aa50, 223;
E_0x12671a1b0/56 .event edge, v0x12671aa50_220, v0x12671aa50_221, v0x12671aa50_222, v0x12671aa50_223;
v0x12671aa50_224 .array/port v0x12671aa50, 224;
v0x12671aa50_225 .array/port v0x12671aa50, 225;
v0x12671aa50_226 .array/port v0x12671aa50, 226;
v0x12671aa50_227 .array/port v0x12671aa50, 227;
E_0x12671a1b0/57 .event edge, v0x12671aa50_224, v0x12671aa50_225, v0x12671aa50_226, v0x12671aa50_227;
v0x12671aa50_228 .array/port v0x12671aa50, 228;
v0x12671aa50_229 .array/port v0x12671aa50, 229;
v0x12671aa50_230 .array/port v0x12671aa50, 230;
v0x12671aa50_231 .array/port v0x12671aa50, 231;
E_0x12671a1b0/58 .event edge, v0x12671aa50_228, v0x12671aa50_229, v0x12671aa50_230, v0x12671aa50_231;
v0x12671aa50_232 .array/port v0x12671aa50, 232;
v0x12671aa50_233 .array/port v0x12671aa50, 233;
v0x12671aa50_234 .array/port v0x12671aa50, 234;
v0x12671aa50_235 .array/port v0x12671aa50, 235;
E_0x12671a1b0/59 .event edge, v0x12671aa50_232, v0x12671aa50_233, v0x12671aa50_234, v0x12671aa50_235;
v0x12671aa50_236 .array/port v0x12671aa50, 236;
v0x12671aa50_237 .array/port v0x12671aa50, 237;
v0x12671aa50_238 .array/port v0x12671aa50, 238;
v0x12671aa50_239 .array/port v0x12671aa50, 239;
E_0x12671a1b0/60 .event edge, v0x12671aa50_236, v0x12671aa50_237, v0x12671aa50_238, v0x12671aa50_239;
v0x12671aa50_240 .array/port v0x12671aa50, 240;
v0x12671aa50_241 .array/port v0x12671aa50, 241;
v0x12671aa50_242 .array/port v0x12671aa50, 242;
v0x12671aa50_243 .array/port v0x12671aa50, 243;
E_0x12671a1b0/61 .event edge, v0x12671aa50_240, v0x12671aa50_241, v0x12671aa50_242, v0x12671aa50_243;
v0x12671aa50_244 .array/port v0x12671aa50, 244;
v0x12671aa50_245 .array/port v0x12671aa50, 245;
v0x12671aa50_246 .array/port v0x12671aa50, 246;
v0x12671aa50_247 .array/port v0x12671aa50, 247;
E_0x12671a1b0/62 .event edge, v0x12671aa50_244, v0x12671aa50_245, v0x12671aa50_246, v0x12671aa50_247;
v0x12671aa50_248 .array/port v0x12671aa50, 248;
v0x12671aa50_249 .array/port v0x12671aa50, 249;
v0x12671aa50_250 .array/port v0x12671aa50, 250;
v0x12671aa50_251 .array/port v0x12671aa50, 251;
E_0x12671a1b0/63 .event edge, v0x12671aa50_248, v0x12671aa50_249, v0x12671aa50_250, v0x12671aa50_251;
v0x12671aa50_252 .array/port v0x12671aa50, 252;
v0x12671aa50_253 .array/port v0x12671aa50, 253;
v0x12671aa50_254 .array/port v0x12671aa50, 254;
v0x12671aa50_255 .array/port v0x12671aa50, 255;
E_0x12671a1b0/64 .event edge, v0x12671aa50_252, v0x12671aa50_253, v0x12671aa50_254, v0x12671aa50_255;
E_0x12671a1b0 .event/or E_0x12671a1b0/0, E_0x12671a1b0/1, E_0x12671a1b0/2, E_0x12671a1b0/3, E_0x12671a1b0/4, E_0x12671a1b0/5, E_0x12671a1b0/6, E_0x12671a1b0/7, E_0x12671a1b0/8, E_0x12671a1b0/9, E_0x12671a1b0/10, E_0x12671a1b0/11, E_0x12671a1b0/12, E_0x12671a1b0/13, E_0x12671a1b0/14, E_0x12671a1b0/15, E_0x12671a1b0/16, E_0x12671a1b0/17, E_0x12671a1b0/18, E_0x12671a1b0/19, E_0x12671a1b0/20, E_0x12671a1b0/21, E_0x12671a1b0/22, E_0x12671a1b0/23, E_0x12671a1b0/24, E_0x12671a1b0/25, E_0x12671a1b0/26, E_0x12671a1b0/27, E_0x12671a1b0/28, E_0x12671a1b0/29, E_0x12671a1b0/30, E_0x12671a1b0/31, E_0x12671a1b0/32, E_0x12671a1b0/33, E_0x12671a1b0/34, E_0x12671a1b0/35, E_0x12671a1b0/36, E_0x12671a1b0/37, E_0x12671a1b0/38, E_0x12671a1b0/39, E_0x12671a1b0/40, E_0x12671a1b0/41, E_0x12671a1b0/42, E_0x12671a1b0/43, E_0x12671a1b0/44, E_0x12671a1b0/45, E_0x12671a1b0/46, E_0x12671a1b0/47, E_0x12671a1b0/48, E_0x12671a1b0/49, E_0x12671a1b0/50, E_0x12671a1b0/51, E_0x12671a1b0/52, E_0x12671a1b0/53, E_0x12671a1b0/54, E_0x12671a1b0/55, E_0x12671a1b0/56, E_0x12671a1b0/57, E_0x12671a1b0/58, E_0x12671a1b0/59, E_0x12671a1b0/60, E_0x12671a1b0/61, E_0x12671a1b0/62, E_0x12671a1b0/63, E_0x12671a1b0/64;
L_0x126722c30 .array/port v0x12671aa50, L_0x126722cd0;
L_0x126722cd0 .concat [ 8 2 0 0], L_0x1267227a0, L_0x130040010;
S_0x12671a1f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 27, 8 27 0, S_0x126719f60;
 .timescale 0 0;
v0x12671a3c0_0 .var/i "i", 31 0;
S_0x12671c670 .scope module, "of" "operand_fetch" 3 63, 9 3 0, S_0x126706db0;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "IF_output";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 2 "stalling_control_signal";
    .port_info 3 /OUTPUT 157 "OF_output";
L_0x126720b70 .functor BUFZ 64, v0x12671e7f0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x126720c00 .functor BUFZ 4, v0x12671e910_0, C4<0000>, C4<0000>, C4<0000>;
L_0x126720cb0 .functor BUFZ 1, v0x12671e390_0, C4<0>, C4<0>, C4<0>;
L_0x126721500 .functor BUFZ 64, v0x12671d310_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x126721570 .functor BUFZ 64, v0x12671d560_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x126721630 .functor BUFZ 1, L_0x126720f10, C4<0>, C4<0>, C4<0>;
v0x12671d960_0 .net "Control_rod", 9 0, L_0x126720d80;  1 drivers
v0x12671d9f0_0 .var "Control_rod_reg", 9 0;
v0x12671da80_0 .net "Flag", 0 0, L_0x126720f10;  1 drivers
v0x12671db10_0 .net "IF_output", 23 0, v0x12671ff90_0;  1 drivers
v0x12671dbb0_0 .var "IF_output_reg", 23 0;
v0x12671dca0_0 .net "OF_output", 156 0, L_0x1267217a0;  alias, 1 drivers
v0x12671dd50_0 .net *"_ivl_15", 7 0, L_0x126721350;  1 drivers
v0x12671de00_0 .net *"_ivl_19", 7 0, L_0x1267213f0;  1 drivers
v0x12671deb0_0 .net *"_ivl_23", 63 0, L_0x126721500;  1 drivers
v0x12671dfc0_0 .net *"_ivl_27", 63 0, L_0x126721570;  1 drivers
v0x12671e070_0 .net *"_ivl_31", 0 0, L_0x126721630;  1 drivers
v0x12671e120_0 .net *"_ivl_35", 7 0, L_0x1267216a0;  1 drivers
v0x12671e1d0_0 .net *"_ivl_40", 3 0, v0x12671e6d0_0;  1 drivers
v0x12671e280_0 .net "clk", 0 0, v0x1267202d0_0;  alias, 1 drivers
v0x12671e390_0 .var "is_write", 0 0;
v0x12671e420_0 .net "is_write_wire", 0 0, L_0x126720cb0;  1 drivers
v0x12671e4b0_0 .net "reg1_data", 63 0, v0x12671d310_0;  1 drivers
v0x12671e640_0 .net "reg2_data", 63 0, v0x12671d560_0;  1 drivers
v0x12671e6d0_0 .var "register_to_be_written", 3 0;
v0x12671e760_0 .net "stalling_control_signal", 1 0, L_0x126721b30;  alias, 1 drivers
v0x12671e7f0_0 .var "write_data", 63 0;
v0x12671e880_0 .net "write_data_wire", 63 0, L_0x126720b70;  1 drivers
v0x12671e910_0 .var "write_port_address", 3 0;
v0x12671e9a0_0 .net "write_port_address_wire", 3 0, L_0x126720c00;  1 drivers
L_0x126720e30 .part v0x12671ff90_0, 8, 4;
L_0x126721150 .part v0x12671ff90_0, 12, 4;
L_0x1267211f0 .part v0x12671ff90_0, 16, 4;
L_0x126721350 .part v0x12671d9f0_0, 0, 8;
L_0x1267213f0 .part v0x12671dbb0_0, 0, 8;
L_0x1267216a0 .part v0x12671dbb0_0, 16, 8;
LS_0x1267217a0_0_0 .concat8 [ 8 8 64 64], L_0x126721350, L_0x1267213f0, L_0x126721500, L_0x126721570;
LS_0x1267217a0_0_4 .concat8 [ 1 8 4 0], L_0x126721630, L_0x1267216a0, v0x12671e6d0_0;
L_0x1267217a0 .concat8 [ 144 13 0 0], LS_0x1267217a0_0_0, LS_0x1267217a0_0_4;
L_0x126721b30 .part v0x12671d9f0_0, 8, 2;
S_0x12671c8d0 .scope module, "cu" "control_unit" 9 38, 10 1 0, S_0x12671c670;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 10 "control_rod";
L_0x126720d80 .functor BUFZ 10, v0x12671cbd0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x12671cb10_0 .net "control_rod", 9 0, L_0x126720d80;  alias, 1 drivers
v0x12671cbd0_0 .var "cu_reg", 9 0;
v0x12671cc80_0 .net "opcode", 3 0, L_0x126720e30;  1 drivers
E_0x12671cac0 .event edge, v0x12671cc80_0;
S_0x12671cd70 .scope module, "rf" "register_file" 9 40, 11 1 0, S_0x12671c670;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "reg1_read_address";
    .port_info 1 /INPUT 4 "reg2_read_address";
    .port_info 2 /INPUT 4 "write_port_address";
    .port_info 3 /INPUT 64 "write_data";
    .port_info 4 /INPUT 1 "is_write";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 64 "reg1_data";
    .port_info 7 /OUTPUT 64 "reg2_data";
    .port_info 8 /OUTPUT 1 "flag";
v0x12671d060_0 .net "clk", 0 0, v0x1267202d0_0;  alias, 1 drivers
v0x12671d0f0_0 .net "flag", 0 0, L_0x126720f10;  alias, 1 drivers
o0x13000c030 .functor BUFZ 1, C4<z>; HiZ drive
v0x12671d1a0_0 .net "is_write", 0 0, o0x13000c030;  0 drivers
v0x12671d260_0 .net "reg1_data", 63 0, v0x12671d310_0;  alias, 1 drivers
v0x12671d310_0 .var "reg1_data_temp", 63 0;
v0x12671d400_0 .net "reg1_read_address", 3 0, L_0x126721150;  1 drivers
v0x12671d4b0_0 .net "reg2_data", 63 0, v0x12671d560_0;  alias, 1 drivers
v0x12671d560_0 .var "reg2_data_temp", 63 0;
v0x12671d610_0 .net "reg2_read_address", 3 0, L_0x1267211f0;  1 drivers
o0x13000c180 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12671d720_0 .net "write_data", 63 0, o0x13000c180;  0 drivers
o0x13000c1b0 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x12671d7d0_0 .net "write_port_address", 3 0, o0x13000c1b0;  0 drivers
v0x1267203f0_15 .array/port v0x1267203f0, 15;
L_0x126720f10 .part v0x1267203f0_15, 0, 1;
S_0x12671eab0 .scope module, "rw" "register_write" 3 102, 12 7 0, S_0x126706db0;
 .timescale 0 0;
    .port_info 0 /INPUT 69 "reg_address_and_Value_with_is_write";
    .port_info 1 /INPUT 1 "clk";
v0x12671f8a0_0 .net "clk", 0 0, v0x1267202d0_0;  alias, 1 drivers
v0x12671f930_0 .var "is_write", 0 0;
v0x12671f9c0_0 .var "reg_address", 3 0;
v0x12671fa50_0 .net "reg_address_and_Value_with_is_write", 68 0, v0x126720040_0;  1 drivers
v0x12671fae0_0 .var "value", 63 0;
S_0x12671ecb0 .scope module, "rf" "register_file" 12 15, 11 1 0, S_0x12671eab0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "reg1_read_address";
    .port_info 1 /INPUT 4 "reg2_read_address";
    .port_info 2 /INPUT 4 "write_port_address";
    .port_info 3 /INPUT 64 "write_data";
    .port_info 4 /INPUT 1 "is_write";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 64 "reg1_data";
    .port_info 7 /OUTPUT 64 "reg2_data";
    .port_info 8 /OUTPUT 1 "flag";
L_0x1267232d0 .functor BUFZ 64, v0x12671f250_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x126723360 .functor BUFZ 64, v0x12671f4a0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x12671efb0_0 .net "clk", 0 0, v0x1267202d0_0;  alias, 1 drivers
v0x12671f050_0 .net "flag", 0 0, L_0x1267231f0;  1 drivers
v0x12671f0f0_0 .net "is_write", 0 0, v0x12671f930_0;  1 drivers
v0x12671f1a0_0 .net "reg1_data", 63 0, L_0x1267232d0;  1 drivers
v0x12671f250_0 .var "reg1_data_temp", 63 0;
o0x13000c8a0 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x12671f340_0 .net "reg1_read_address", 3 0, o0x13000c8a0;  0 drivers
v0x12671f3f0_0 .net "reg2_data", 63 0, L_0x126723360;  1 drivers
v0x12671f4a0_0 .var "reg2_data_temp", 63 0;
o0x13000c930 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x12671f550_0 .net "reg2_read_address", 3 0, o0x13000c930;  0 drivers
v0x12671f660_0 .net "write_data", 63 0, v0x12671fae0_0;  1 drivers
v0x12671f710_0 .net "write_port_address", 3 0, v0x12671f9c0_0;  1 drivers
L_0x1267231f0 .part v0x1267203f0_15, 0, 1;
    .scope S_0x126718a70;
T_0 ;
    %wait E_0x126718c60;
    %vpi_func 6 19 "$fopen" 32, "./Instruction_Memory.txt", "r" {0 0 0};
    %store/vec4 v0x1267192a0_0, 0, 32;
    %fork t_1, S_0x126718cc0;
    %jmp t_0;
    .scope S_0x126718cc0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x126719120_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x126719120_0;
    %load/vec4 v0x126719410_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz T_0.1, 5;
    %fork t_3, S_0x126718e90;
    %jmp t_2;
    .scope S_0x126718e90;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x126719060_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x126719060_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.3, 5;
    %vpi_func 6 22 "$fgetc" 32, v0x1267192a0_0 {0 0 0};
    %subi 48, 0, 32;
    %pad/s 8;
    %store/vec4 v0x1267191e0_0, 0, 8;
    %load/vec4 v0x1267191e0_0;
    %parti/s 1, 0, 2;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x126719060_0;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v0x1267194c0_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x126719060_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x126719060_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %end;
    .scope S_0x126718cc0;
t_2 %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x126719120_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x126719120_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0x126718a70;
t_0 %join;
    %vpi_call/w 6 26 "$fclose", v0x1267192a0_0 {0 0 0};
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x1267188b0;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x126719980_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_0x1267188b0;
T_2 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x126719890_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_0x1267188b0;
T_3 ;
    %wait E_0x126717220;
    %load/vec4 v0x126719ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x126719690_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x126719980_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x126719980_0;
    %load/vec4 v0x126719890_0;
    %add;
    %store/vec4 v0x126719980_0, 0, 8;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x12671c8d0;
T_4 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x12671cbd0_0, 0, 10;
    %end;
    .thread T_4, $init;
    .scope S_0x12671c8d0;
T_5 ;
    %wait E_0x12671cac0;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x12671cbd0_0, 0, 10;
    %load/vec4 v0x12671cc80_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x12671cc80_0;
    %parti/s 3, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12671cbd0_0, 4, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12671cbd0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12671cbd0_0, 4, 1;
    %load/vec4 v0x12671cc80_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x12671cc80_0;
    %parti/s 1, 0, 2;
    %and;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12671cbd0_0, 4, 1;
T_5.2 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x12671cc80_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x12671cc80_0;
    %parti/s 1, 1, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x12671cc80_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12671cbd0_0, 4, 1;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12671cbd0_0, 4, 1;
T_5.7 ;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x12671cc80_0;
    %parti/s 3, 0, 2;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12671cbd0_0, 4, 3;
    %load/vec4 v0x12671cc80_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12671cbd0_0, 4, 1;
T_5.8 ;
T_5.5 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x12671cd70;
T_6 ;
    %wait E_0x126717220;
    %load/vec4 v0x12671d400_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x1267203f0, 4;
    %store/vec4 v0x12671d310_0, 0, 64;
    %load/vec4 v0x12671d610_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x1267203f0, 4;
    %store/vec4 v0x12671d560_0, 0, 64;
    %load/vec4 v0x12671d1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x12671d720_0;
    %load/vec4 v0x12671d7d0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x1267203f0, 4, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x12671c670;
T_7 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x12671e7f0_0, 0, 64;
    %end;
    .thread T_7;
    .scope S_0x12671c670;
T_8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12671e910_0, 0, 4;
    %end;
    .thread T_8;
    .scope S_0x12671c670;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12671e390_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x12671c670;
T_10 ;
    %wait E_0x126717220;
    %load/vec4 v0x12671d960_0;
    %store/vec4 v0x12671d9f0_0, 0, 10;
    %load/vec4 v0x12671db10_0;
    %store/vec4 v0x12671dbb0_0, 0, 24;
    %load/vec4 v0x12671db10_0;
    %parti/s 4, 12, 5;
    %store/vec4 v0x12671e6d0_0, 0, 4;
    %load/vec4 v0x12671d960_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x12671d960_0;
    %parti/s 1, 1, 2;
    %or;
    %load/vec4 v0x12671d960_0;
    %parti/s 1, 2, 3;
    %or;
    %load/vec4 v0x12671db10_0;
    %parti/s 4, 8, 5;
    %pushi/vec4 3, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x12671db10_0;
    %parti/s 4, 20, 6;
    %store/vec4 v0x12671e6d0_0, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x126716fd0;
T_11 ;
    %wait E_0x126717220;
    %load/vec4 v0x1267173d0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x126717fa0_0, 0, 8;
    %load/vec4 v0x126717fa0_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x1267184e0_0, 0, 3;
    %load/vec4 v0x126717fa0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x1267180e0_0;
    %and;
    %load/vec4 v0x126717fa0_0;
    %parti/s 1, 7, 4;
    %or;
    %store/vec4 v0x126718230_0, 0, 1;
    %load/vec4 v0x126717fa0_0;
    %store/vec4 v0x126718030_0, 0, 8;
    %load/vec4 v0x126717b60_0;
    %store/vec4 v0x126717c10_0, 0, 8;
    %load/vec4 v0x126718590_0;
    %store/vec4 v0x126718640_0, 0, 4;
    %load/vec4 v0x126717490_0;
    %pad/u 9;
    %load/vec4 v0x126717b60_0;
    %pad/u 9;
    %add;
    %store/vec4 v0x1267186f0_0, 0, 9;
    %load/vec4 v0x1267186f0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x126717cc0_0, 0, 8;
    %load/vec4 v0x126718380_0;
    %addi 1, 0, 64;
    %store/vec4 v0x126718180_0, 0, 64;
    %load/vec4 v0x126718380_0;
    %load/vec4 v0x126718430_0;
    %add;
    %store/vec4 v0x126717ab0_0, 0, 64;
    %load/vec4 v0x126718380_0;
    %load/vec4 v0x126718430_0;
    %mul;
    %store/vec4 v0x1267182d0_0, 0, 64;
    %load/vec4 v0x126718380_0;
    %load/vec4 v0x126718430_0;
    %xor;
    %store/vec4 v0x126717540_0, 0, 64;
    %load/vec4 v0x126717540_0;
    %cmpi/e 0, 0, 64;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x126717e10_0, 0, 64;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x126717e10_0, 0, 64;
T_11.1 ;
    %load/vec4 v0x1267184e0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x126717ab0_0;
    %store/vec4 v0x1267187a0_0, 0, 64;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x1267184e0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_11.4, 4;
    %load/vec4 v0x1267182d0_0;
    %store/vec4 v0x1267187a0_0, 0, 64;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x1267184e0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_11.6, 4;
    %load/vec4 v0x126717540_0;
    %store/vec4 v0x1267187a0_0, 0, 64;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x1267184e0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_11.8, 4;
    %load/vec4 v0x126718180_0;
    %store/vec4 v0x1267187a0_0, 0, 64;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v0x1267184e0_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_11.10, 4;
    %load/vec4 v0x126717e10_0;
    %store/vec4 v0x1267187a0_0, 0, 64;
    %jmp T_11.11;
T_11.10 ;
    %load/vec4 v0x126718380_0;
    %store/vec4 v0x1267187a0_0, 0, 64;
T_11.11 ;
T_11.9 ;
T_11.7 ;
T_11.5 ;
T_11.3 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x126719f60;
T_12 ;
    %vpi_call/w 8 20 "$readmemb", "./Data_Memory.txt", v0x12671aa50, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x126719f60;
T_13 ;
    %wait E_0x12671a1b0;
    %load/vec4 v0x12671a850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x12671a760_0;
    %load/vec4 v0x12671a8f0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12671aa50, 0, 4;
    %vpi_func 8 26 "$fopen" 32, "./Data_Memory.txt", "r+" {0 0 0};
    %store/vec4 v0x12671a6b0_0, 0, 32;
    %fork t_5, S_0x12671a1f0;
    %jmp t_4;
    .scope S_0x12671a1f0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12671a3c0_0, 0, 32;
T_13.2 ;
    %load/vec4 v0x12671a3c0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_13.3, 5;
    %vpi_call/w 8 28 "$fdisplay", v0x12671a6b0_0, "%b", &A<v0x12671aa50, v0x12671a3c0_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12671a3c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x12671a3c0_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %end;
    .scope S_0x126719f60;
t_4 %join;
    %vpi_call/w 8 30 "$fclose", v0x12671a6b0_0 {0 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call/w 8 33 "$readmemb", "./Data_Memory.txt", v0x12671aa50, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x126719d50;
T_14 ;
    %wait E_0x126717220;
    %load/vec4 v0x12671c420_0;
    %store/vec4 v0x12671c4c0_0, 0, 1;
    %load/vec4 v0x12671bc40_0;
    %parti/s 4, 75, 8;
    %store/vec4 v0x12671bda0_0, 0, 4;
    %load/vec4 v0x12671c2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x12671bcd0_0;
    %assign/vec4 v0x12671be30_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x12671bf20_0;
    %assign/vec4 v0x12671be30_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x12671ecb0;
T_15 ;
    %wait E_0x126717220;
    %load/vec4 v0x12671f340_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x1267203f0, 4;
    %store/vec4 v0x12671f250_0, 0, 64;
    %load/vec4 v0x12671f550_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x1267203f0, 4;
    %store/vec4 v0x12671f4a0_0, 0, 64;
    %load/vec4 v0x12671f0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x12671f660_0;
    %load/vec4 v0x12671f710_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x1267203f0, 4, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x12671eab0;
T_16 ;
    %wait E_0x126717220;
    %delay 1, 0;
    %load/vec4 v0x12671fa50_0;
    %parti/s 4, 64, 8;
    %store/vec4 v0x12671f9c0_0, 0, 4;
    %load/vec4 v0x12671fa50_0;
    %parti/s 64, 0, 2;
    %store/vec4 v0x12671fae0_0, 0, 64;
    %load/vec4 v0x12671fa50_0;
    %parti/s 1, 68, 8;
    %store/vec4 v0x12671f930_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0x126706db0;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %end;
    .thread T_17, $init;
    .scope S_0x126706db0;
T_18 ;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1267203f0, 4, 0;
    %pushi/vec4 1, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1267203f0, 4, 0;
    %pushi/vec4 2, 0, 64;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1267203f0, 4, 0;
    %pushi/vec4 2, 0, 64;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1267203f0, 4, 0;
    %pushi/vec4 4, 0, 64;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1267203f0, 4, 0;
    %pushi/vec4 5, 0, 64;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1267203f0, 4, 0;
    %pushi/vec4 6, 0, 64;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1267203f0, 4, 0;
    %pushi/vec4 7, 0, 64;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1267203f0, 4, 0;
    %pushi/vec4 8, 0, 64;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1267203f0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1267203f0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1267203f0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1267203f0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1267203f0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1267203f0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1267203f0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1267203f0, 4, 0;
    %end;
    .thread T_18;
    .scope S_0x126706db0;
T_19 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x12671ff90_0, 0, 24;
    %pushi/vec4 0, 0, 157;
    %store/vec4 v0x1267201a0_0, 0, 157;
    %pushi/vec4 0, 0, 79;
    %store/vec4 v0x12671fe10_0, 0, 79;
    %pushi/vec4 0, 0, 69;
    %store/vec4 v0x126720040_0, 0, 69;
    %end;
    .thread T_19;
    .scope S_0x126706db0;
T_20 ;
    %wait E_0x126705ce0;
    %load/vec4 v0x12671fec0_0;
    %assign/vec4 v0x12671ff90_0, 0;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x126706db0;
T_21 ;
    %wait E_0x126705fa0;
    %load/vec4 v0x1267200f0_0;
    %assign/vec4 v0x1267201a0_0, 0;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x126706db0;
T_22 ;
    %wait E_0x126706550;
    %load/vec4 v0x12671fbd0_0;
    %assign/vec4 v0x12671fe10_0, 0;
    %load/vec4 v0x12671fc90_0;
    %assign/vec4 v0x12671fd40_0, 0;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x126706db0;
T_23 ;
    %wait E_0x126706810;
    %load/vec4 v0x126720360_0;
    %assign/vec4 v0x126720040_0, 0;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x126706db0;
T_24 ;
    %wait E_0x126717220;
    %vpi_call/w 3 108 "$display", "IF Output : %b", v0x12671ff90_0 {0 0 0};
    %vpi_call/w 3 109 "$display", "OF Output : %b", v0x1267201a0_0 {0 0 0};
    %vpi_call/w 3 111 "$display", "Ex Output : %b", v0x12671fe10_0 {0 0 0};
    %vpi_call/w 3 112 "$display", "Ma Output : %b", v0x126720040_0 {0 0 0};
    %vpi_call/w 3 113 "$display", "PC Output : %b", v0x12671fd40_0 {0 0 0};
    %jmp T_24;
    .thread T_24;
    .scope S_0x126706db0;
T_25 ;
    %vpi_call/w 3 117 "$dumpfile", "ifofexmawb.vcd" {0 0 0};
    %vpi_call/w 3 118 "$dumpvars", 32'sb00000000000000000000000000000000, v0x1267202d0_0 {0 0 0};
    %fork t_7, S_0x126706f20;
    %jmp t_6;
    .scope S_0x126706f20;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x126707090_0, 0, 32;
T_25.0 ;
    %load/vec4 v0x126707090_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_25.1, 5;
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x1267203f0, v0x126707090_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x126707090_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x126707090_0, 0, 32;
    %jmp T_25.0;
T_25.1 ;
    %end;
    .scope S_0x126706db0;
t_6 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1267202d0_0, 0, 1;
    %delay 10, 0;
    %end;
    .thread T_25;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "-";
    "testbench.v";
    "./alu.v";
    "./instruction_fetch.v";
    "./instruction_memory.v";
    "./memory_access.v";
    "./data_memory.v";
    "./operand_fetch.v";
    "./control_unit.v";
    "./register_file.v";
    "./register_write.v";
