INFO: [VRFC 10-2263] Analyzing Verilog file "C:/COMPE475_Project/test_working_viv/test_working_viv.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/COMPE475_Project/test_working_viv/test_working_viv.srcs/sources_1/new/pulse_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/COMPE475_Project/test_working_viv/test_working_viv.srcs/sim_1/new/pulse_generator_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse_generator_tb
WARNING: [VRFC 10-3248] data object 'number_of_samples_logic_high' is already declared [C:/COMPE475_Project/test_working_viv/test_working_viv.srcs/sim_1/new/pulse_generator_tb.v:8]
WARNING: [VRFC 10-9364] second declaration of 'number_of_samples_logic_high' is ignored [C:/COMPE475_Project/test_working_viv/test_working_viv.srcs/sim_1/new/pulse_generator_tb.v:8]
