INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aidin/Documents/University/Management_and_Analysis_of_Physics_Datasets/Laboratory/VHDL_Projects/multiplexer/multiplexer.sim/sim_1/impl/timing/xsim/tb_mux21_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux21
INFO: [VRFC 10-311] analyzing module glbl
