<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4896" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4896{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4896{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4896{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4896{left:208px;bottom:998px;letter-spacing:-0.14px;}
#t5_4896{left:567px;bottom:998px;letter-spacing:-0.12px;word-spacing:-0.41px;}
#t6_4896{left:567px;bottom:981px;letter-spacing:-0.1px;}
#t7_4896{left:567px;bottom:959px;letter-spacing:-0.12px;}
#t8_4896{left:567px;bottom:943px;letter-spacing:-0.12px;}
#t9_4896{left:567px;bottom:926px;letter-spacing:-0.11px;}
#ta_4896{left:208px;bottom:901px;letter-spacing:-0.14px;}
#tb_4896{left:567px;bottom:901px;letter-spacing:-0.14px;}
#tc_4896{left:84px;bottom:877px;letter-spacing:-0.17px;}
#td_4896{left:141px;bottom:877px;letter-spacing:-0.21px;}
#te_4896{left:180px;bottom:877px;letter-spacing:-0.14px;}
#tf_4896{left:400px;bottom:877px;letter-spacing:-0.09px;word-spacing:-0.02px;}
#tg_4896{left:476px;bottom:877px;letter-spacing:-0.12px;}
#th_4896{left:567px;bottom:877px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ti_4896{left:567px;bottom:855px;letter-spacing:-0.1px;word-spacing:-0.31px;}
#tj_4896{left:567px;bottom:839px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tk_4896{left:567px;bottom:822px;letter-spacing:-0.1px;}
#tl_4896{left:567px;bottom:805px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tm_4896{left:567px;bottom:788px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tn_4896{left:567px;bottom:767px;letter-spacing:-0.11px;}
#to_4896{left:567px;bottom:750px;letter-spacing:-0.11px;}
#tp_4896{left:208px;bottom:726px;letter-spacing:-0.14px;}
#tq_4896{left:567px;bottom:726px;letter-spacing:-0.14px;}
#tr_4896{left:208px;bottom:701px;letter-spacing:-0.14px;}
#ts_4896{left:567px;bottom:701px;letter-spacing:-0.12px;}
#tt_4896{left:567px;bottom:680px;letter-spacing:-0.11px;}
#tu_4896{left:567px;bottom:658px;letter-spacing:-0.12px;}
#tv_4896{left:623px;bottom:658px;letter-spacing:-0.12px;}
#tw_4896{left:567px;bottom:642px;letter-spacing:-0.16px;}
#tx_4896{left:620px;bottom:642px;letter-spacing:-0.14px;}
#ty_4896{left:567px;bottom:608px;letter-spacing:-0.11px;}
#tz_4896{left:208px;bottom:584px;letter-spacing:-0.14px;}
#t10_4896{left:567px;bottom:584px;letter-spacing:-0.14px;}
#t11_4896{left:83px;bottom:559px;letter-spacing:-0.15px;}
#t12_4896{left:129px;bottom:559px;letter-spacing:-0.12px;}
#t13_4896{left:180px;bottom:559px;letter-spacing:-0.15px;}
#t14_4896{left:400px;bottom:559px;letter-spacing:-0.09px;word-spacing:-0.01px;}
#t15_4896{left:476px;bottom:559px;letter-spacing:-0.13px;}
#t16_4896{left:567px;bottom:559px;letter-spacing:-0.12px;}
#t17_4896{left:567px;bottom:538px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t18_4896{left:567px;bottom:516px;letter-spacing:-0.11px;}
#t19_4896{left:84px;bottom:492px;letter-spacing:-0.15px;}
#t1a_4896{left:136px;bottom:492px;letter-spacing:-0.18px;}
#t1b_4896{left:180px;bottom:492px;letter-spacing:-0.14px;}
#t1c_4896{left:400px;bottom:492px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#t1d_4896{left:400px;bottom:475px;letter-spacing:-0.11px;}
#t1e_4896{left:475px;bottom:492px;letter-spacing:-0.12px;}
#t1f_4896{left:567px;bottom:492px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1g_4896{left:567px;bottom:470px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1h_4896{left:84px;bottom:446px;letter-spacing:-0.17px;}
#t1i_4896{left:136px;bottom:446px;letter-spacing:-0.17px;}
#t1j_4896{left:180px;bottom:446px;letter-spacing:-0.13px;}
#t1k_4896{left:400px;bottom:446px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#t1l_4896{left:400px;bottom:429px;letter-spacing:-0.11px;}
#t1m_4896{left:475px;bottom:446px;letter-spacing:-0.14px;}
#t1n_4896{left:567px;bottom:446px;letter-spacing:-0.12px;}
#t1o_4896{left:567px;bottom:425px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1p_4896{left:84px;bottom:400px;letter-spacing:-0.17px;}
#t1q_4896{left:129px;bottom:400px;letter-spacing:-0.17px;}
#t1r_4896{left:180px;bottom:400px;letter-spacing:-0.15px;}
#t1s_4896{left:400px;bottom:400px;letter-spacing:-0.1px;}
#t1t_4896{left:475px;bottom:400px;letter-spacing:-0.13px;}
#t1u_4896{left:567px;bottom:400px;letter-spacing:-0.12px;}
#t1v_4896{left:567px;bottom:379px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1w_4896{left:84px;bottom:354px;letter-spacing:-0.14px;}
#t1x_4896{left:136px;bottom:354px;letter-spacing:-0.18px;}
#t1y_4896{left:180px;bottom:354px;letter-spacing:-0.15px;}
#t1z_4896{left:400px;bottom:354px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#t20_4896{left:400px;bottom:338px;letter-spacing:-0.11px;}
#t21_4896{left:475px;bottom:354px;letter-spacing:-0.12px;}
#t22_4896{left:567px;bottom:354px;letter-spacing:-0.13px;}
#t23_4896{left:567px;bottom:333px;letter-spacing:-0.12px;}
#t24_4896{left:567px;bottom:316px;letter-spacing:-0.1px;}
#t25_4896{left:80px;bottom:292px;letter-spacing:-0.16px;}
#t26_4896{left:136px;bottom:292px;letter-spacing:-0.17px;}
#t27_4896{left:180px;bottom:292px;letter-spacing:-0.14px;}
#t28_4896{left:400px;bottom:292px;letter-spacing:-0.09px;}
#t29_4896{left:400px;bottom:275px;letter-spacing:-0.11px;}
#t2a_4896{left:475px;bottom:292px;letter-spacing:-0.12px;}
#t2b_4896{left:567px;bottom:292px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2c_4896{left:567px;bottom:270px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2d_4896{left:567px;bottom:249px;letter-spacing:-0.11px;}
#t2e_4896{left:567px;bottom:232px;letter-spacing:-0.12px;}
#t2f_4896{left:567px;bottom:215px;letter-spacing:-0.11px;}
#t2g_4896{left:80px;bottom:191px;letter-spacing:-0.17px;}
#t2h_4896{left:136px;bottom:191px;letter-spacing:-0.17px;}
#t2i_4896{left:180px;bottom:191px;letter-spacing:-0.14px;}
#t2j_4896{left:400px;bottom:191px;letter-spacing:-0.09px;}
#t2k_4896{left:400px;bottom:174px;letter-spacing:-0.11px;}
#t2l_4896{left:475px;bottom:191px;letter-spacing:-0.12px;}
#t2m_4896{left:567px;bottom:191px;letter-spacing:-0.12px;}
#t2n_4896{left:567px;bottom:169px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2o_4896{left:567px;bottom:148px;letter-spacing:-0.11px;}
#t2p_4896{left:567px;bottom:131px;letter-spacing:-0.12px;}
#t2q_4896{left:567px;bottom:114px;letter-spacing:-0.11px;}
#t2r_4896{left:208px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2s_4896{left:294px;bottom:1086px;letter-spacing:0.12px;}
#t2t_4896{left:657px;bottom:1086px;letter-spacing:0.11px;}
#t2u_4896{left:95px;bottom:1063px;letter-spacing:-0.12px;}
#t2v_4896{left:96px;bottom:1046px;letter-spacing:-0.15px;}
#t2w_4896{left:238px;bottom:1063px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t2x_4896{left:235px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2y_4896{left:413px;bottom:1063px;letter-spacing:-0.12px;}
#t2z_4896{left:414px;bottom:1046px;letter-spacing:-0.12px;}
#t30_4896{left:413px;bottom:1030px;letter-spacing:-0.11px;}
#t31_4896{left:491px;bottom:1063px;letter-spacing:-0.13px;}
#t32_4896{left:490px;bottom:1046px;letter-spacing:-0.15px;}
#t33_4896{left:534px;bottom:1053px;}
#t34_4896{left:660px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t35_4896{left:85px;bottom:1022px;letter-spacing:-0.14px;}
#t36_4896{left:137px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4896{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4896{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4896{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4896{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4896{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s6_4896{font-size:11px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4896" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4896Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4896" style="-webkit-user-select: none;"><object width="935" height="1210" data="4896/4896.svg" type="image/svg+xml" id="pdf4896" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4896" class="t s1_4896">2-374 </span><span id="t2_4896" class="t s1_4896">Vol. 4 </span>
<span id="t3_4896" class="t s2_4896">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4896" class="t s3_4896">31:24 </span><span id="t5_4896" class="t s3_4896">Core Clock Frequency to System Bus Frequency </span>
<span id="t6_4896" class="t s3_4896">Ratio (R) </span>
<span id="t7_4896" class="t s3_4896">The processor core clock frequency to system </span>
<span id="t8_4896" class="t s3_4896">bus frequency ratio observed at the de- </span>
<span id="t9_4896" class="t s3_4896">assertion of the reset pin. </span>
<span id="ta_4896" class="t s3_4896">63:25 </span><span id="tb_4896" class="t s3_4896">Reserved </span>
<span id="tc_4896" class="t s3_4896">2CH </span><span id="td_4896" class="t s3_4896">44 </span><span id="te_4896" class="t s3_4896">MSR_EBC_FREQUENCY_ID </span><span id="tf_4896" class="t s3_4896">0, 1 </span><span id="tg_4896" class="t s3_4896">Shared </span><span id="th_4896" class="t s3_4896">Processor Frequency Configuration (R) </span>
<span id="ti_4896" class="t s3_4896">The bit field layout of this MSR varies according </span>
<span id="tj_4896" class="t s3_4896">to the MODEL value of the CPUID version </span>
<span id="tk_4896" class="t s3_4896">information. This bit field layout applies to </span>
<span id="tl_4896" class="t s3_4896">Pentium 4 and Xeon Processors with MODEL </span>
<span id="tm_4896" class="t s3_4896">encoding less than 2. </span>
<span id="tn_4896" class="t s3_4896">Indicates current processor frequency </span>
<span id="to_4896" class="t s3_4896">configuration. </span>
<span id="tp_4896" class="t s3_4896">20:0 </span><span id="tq_4896" class="t s3_4896">Reserved </span>
<span id="tr_4896" class="t s3_4896">23:21 </span><span id="ts_4896" class="t s3_4896">Scalable Bus Speed (R/W) </span>
<span id="tt_4896" class="t s3_4896">Indicates the intended scalable bus speed: </span>
<span id="tu_4896" class="t s3_4896">Encoding </span><span id="tv_4896" class="t s3_4896">Scalable Bus Speed </span>
<span id="tw_4896" class="t s3_4896">000B </span><span id="tx_4896" class="t s3_4896">100 MHz </span>
<span id="ty_4896" class="t s3_4896">All others values reserved. </span>
<span id="tz_4896" class="t s3_4896">63:24 </span><span id="t10_4896" class="t s3_4896">Reserved </span>
<span id="t11_4896" class="t s3_4896">3AH </span><span id="t12_4896" class="t s3_4896">58 </span><span id="t13_4896" class="t s3_4896">IA32_FEATURE_CONTROL </span><span id="t14_4896" class="t s3_4896">3, 4, 6 </span><span id="t15_4896" class="t s3_4896">Unique </span><span id="t16_4896" class="t s3_4896">Control Features in IA-32 Processor (R/W) </span>
<span id="t17_4896" class="t s3_4896">See Table 2-2. </span>
<span id="t18_4896" class="t s3_4896">(If CPUID.01H:ECX.[bit 5]) </span>
<span id="t19_4896" class="t s3_4896">79H </span><span id="t1a_4896" class="t s3_4896">121 </span><span id="t1b_4896" class="t s3_4896">IA32_BIOS_UPDT_TRIG </span><span id="t1c_4896" class="t s3_4896">0, 1, 2, 3, </span>
<span id="t1d_4896" class="t s3_4896">4, 6 </span>
<span id="t1e_4896" class="t s3_4896">Shared </span><span id="t1f_4896" class="t s3_4896">BIOS Update Trigger Register (W) </span>
<span id="t1g_4896" class="t s3_4896">See Table 2-2. </span>
<span id="t1h_4896" class="t s3_4896">8BH </span><span id="t1i_4896" class="t s3_4896">139 </span><span id="t1j_4896" class="t s3_4896">IA32_BIOS_SIGN_ID </span><span id="t1k_4896" class="t s3_4896">0, 1, 2, 3, </span>
<span id="t1l_4896" class="t s3_4896">4, 6 </span>
<span id="t1m_4896" class="t s3_4896">Unique </span><span id="t1n_4896" class="t s3_4896">BIOS Update Signature ID (R/W) </span>
<span id="t1o_4896" class="t s3_4896">See Table 2-2. </span>
<span id="t1p_4896" class="t s3_4896">9BH </span><span id="t1q_4896" class="t s3_4896">155 </span><span id="t1r_4896" class="t s3_4896">IA32_SMM_MONITOR_CTL </span><span id="t1s_4896" class="t s3_4896">3, 4, 6 </span><span id="t1t_4896" class="t s3_4896">Unique </span><span id="t1u_4896" class="t s3_4896">SMM Monitor Configuration (R/W) </span>
<span id="t1v_4896" class="t s3_4896">See Table 2-2. </span>
<span id="t1w_4896" class="t s3_4896">FEH </span><span id="t1x_4896" class="t s3_4896">254 </span><span id="t1y_4896" class="t s3_4896">IA32_MTRRCAP </span><span id="t1z_4896" class="t s3_4896">0, 1, 2, 3, </span>
<span id="t20_4896" class="t s3_4896">4, 6 </span>
<span id="t21_4896" class="t s3_4896">Unique </span><span id="t22_4896" class="t s3_4896">MTRR Information </span>
<span id="t23_4896" class="t s3_4896">See Section 12.11.1, “MTRR Feature </span>
<span id="t24_4896" class="t s3_4896">Identification.” </span>
<span id="t25_4896" class="t s3_4896">174H </span><span id="t26_4896" class="t s3_4896">372 </span><span id="t27_4896" class="t s3_4896">IA32_SYSENTER_CS </span><span id="t28_4896" class="t s3_4896">0, 1, 2, 3, </span>
<span id="t29_4896" class="t s3_4896">4, 6 </span>
<span id="t2a_4896" class="t s3_4896">Unique </span><span id="t2b_4896" class="t s3_4896">CS Register Target for CPL 0 Code (R/W) </span>
<span id="t2c_4896" class="t s3_4896">See Table 2-2. </span>
<span id="t2d_4896" class="t s3_4896">See Section 5.8.7, “Performing Fast Calls to </span>
<span id="t2e_4896" class="t s3_4896">System Procedures with the SYSENTER and </span>
<span id="t2f_4896" class="t s3_4896">SYSEXIT Instructions.” </span>
<span id="t2g_4896" class="t s3_4896">175H </span><span id="t2h_4896" class="t s3_4896">373 </span><span id="t2i_4896" class="t s3_4896">IA32_SYSENTER_ESP </span><span id="t2j_4896" class="t s3_4896">0, 1, 2, 3, </span>
<span id="t2k_4896" class="t s3_4896">4, 6 </span>
<span id="t2l_4896" class="t s3_4896">Unique </span><span id="t2m_4896" class="t s3_4896">Stack Pointer for CPL 0 Stack (R/W) </span>
<span id="t2n_4896" class="t s3_4896">See Table 2-2. </span>
<span id="t2o_4896" class="t s3_4896">See Section 5.8.7, “Performing Fast Calls to </span>
<span id="t2p_4896" class="t s3_4896">System Procedures with the SYSENTER and </span>
<span id="t2q_4896" class="t s3_4896">SYSEXIT Instructions.” </span>
<span id="t2r_4896" class="t s4_4896">Table 2-55. </span><span id="t2s_4896" class="t s4_4896">MSRs in the Pentium® 4 and Intel® Xeon® Processors </span><span id="t2t_4896" class="t s4_4896">(Contd.) </span>
<span id="t2u_4896" class="t s5_4896">Register </span>
<span id="t2v_4896" class="t s5_4896">Address </span>
<span id="t2w_4896" class="t s5_4896">Register Name </span>
<span id="t2x_4896" class="t s5_4896">Fields and Flags </span>
<span id="t2y_4896" class="t s5_4896">Model </span>
<span id="t2z_4896" class="t s5_4896">Avail- </span>
<span id="t30_4896" class="t s5_4896">ability </span>
<span id="t31_4896" class="t s5_4896">Shared/ </span>
<span id="t32_4896" class="t s5_4896">Unique </span>
<span id="t33_4896" class="t s6_4896">1 </span>
<span id="t34_4896" class="t s5_4896">Bit Description </span>
<span id="t35_4896" class="t s5_4896">Hex </span><span id="t36_4896" class="t s5_4896">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
