<!doctype html><html lang=en dir=auto><head><meta charset=utf-8><meta http-equiv=X-UA-Compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,shrink-to-fit=no"><meta name=robots content="index, follow"><title>Lab expriments and termworks | Aum's blogging site</title>
<meta name=keywords content><meta name=description content="Lab expriments and termworks Computer Networks lab Template Title of the experiment Objective of the experiment Brief theory about the experiment Algorithm & Program Sample input/output with calculations if necessary Course Learning Outcome Conclusion References Termwork 1 (not included) Title of the experiment Objective of the experiment Brief theory about the experiment Algorithm & Program Sample input/output with calculations if necessary Course Learning Outcome Conclusion References James F Kurose and Keith W Ross, Computer Networking, A Top-Down Approach, Sixth	edition, Pearson,2017 ."><meta name=author content="Aum Pauskar"><link rel=canonical href=https://aumpauskar.github.io/blog/posts/misc/lab_expts/><link crossorigin=anonymous href=/blog/assets/css/stylesheet.5cfc680b1eeaeef9efbced92d46c2a9e876b72ee14fba85846afc4cff9e6e6f8.css integrity="sha256-XPxoCx7q7vnvvO2S1Gwqnodrcu4U+6hYRq/Ez/nm5vg=" rel="preload stylesheet" as=style><script defer crossorigin=anonymous src=/blog/assets/js/highlight.f413e19d0714851f6474e7ee9632408e58ac146fbdbe62747134bea2fa3415e0.js integrity="sha256-9BPhnQcUhR9kdOfuljJAjlisFG+9vmJ0cTS+ovo0FeA=" onload=hljs.initHighlightingOnLoad()></script><link rel=icon href=https://aumpauskar.github.io/blog/favicon.ico><link rel=icon type=image/png sizes=16x16 href=https://aumpauskar.github.io/blog/favicon-16x16.png><link rel=icon type=image/png sizes=32x32 href=https://aumpauskar.github.io/blog/favicon-32x32.png><link rel=apple-touch-icon href=https://aumpauskar.github.io/blog/apple-touch-icon.png><link rel=mask-icon href=https://aumpauskar.github.io/blog/safari-pinned-tab.svg><meta name=theme-color content="#2e2e33"><meta name=msapplication-TileColor content="#2e2e33"><noscript><style>#theme-toggle,.top-link{display:none}</style><style>@media(prefers-color-scheme:dark){:root{--theme:rgb(29, 30, 32);--entry:rgb(46, 46, 51);--primary:rgb(218, 218, 219);--secondary:rgb(155, 156, 157);--tertiary:rgb(65, 66, 68);--content:rgb(196, 196, 197);--hljs-bg:rgb(46, 46, 51);--code-bg:rgb(55, 56, 62);--border:rgb(51, 51, 51)}.list{background:var(--theme)}.list:not(.dark)::-webkit-scrollbar-track{background:0 0}.list:not(.dark)::-webkit-scrollbar-thumb{border-color:var(--theme)}}</style></noscript><script async src="https://www.googletagmanager.com/gtag/js?id=G-EV8NVH4QG5"></script><script>var doNotTrack=!1;if(!doNotTrack){window.dataLayer=window.dataLayer||[];function gtag(){dataLayer.push(arguments)}gtag("js",new Date),gtag("config","G-EV8NVH4QG5",{anonymize_ip:!1})}</script><meta property="og:title" content="Lab expriments and termworks"><meta property="og:description" content="Lab expriments and termworks Computer Networks lab Template Title of the experiment Objective of the experiment Brief theory about the experiment Algorithm & Program Sample input/output with calculations if necessary Course Learning Outcome Conclusion References Termwork 1 (not included) Title of the experiment Objective of the experiment Brief theory about the experiment Algorithm & Program Sample input/output with calculations if necessary Course Learning Outcome Conclusion References James F Kurose and Keith W Ross, Computer Networking, A Top-Down Approach, Sixth	edition, Pearson,2017 ."><meta property="og:type" content="article"><meta property="og:url" content="https://aumpauskar.github.io/blog/posts/misc/lab_expts/"><meta property="article:section" content="posts"><meta property="article:published_time" content="2023-12-16T17:44:08+05:30"><meta property="article:modified_time" content="2023-12-16T17:44:08+05:30"><meta property="og:site_name" content="Aum's blogging site"><meta name=twitter:card content="summary"><meta name=twitter:title content="Lab expriments and termworks"><meta name=twitter:description content="Lab expriments and termworks Computer Networks lab Template Title of the experiment Objective of the experiment Brief theory about the experiment Algorithm & Program Sample input/output with calculations if necessary Course Learning Outcome Conclusion References Termwork 1 (not included) Title of the experiment Objective of the experiment Brief theory about the experiment Algorithm & Program Sample input/output with calculations if necessary Course Learning Outcome Conclusion References James F Kurose and Keith W Ross, Computer Networking, A Top-Down Approach, Sixth	edition, Pearson,2017 ."><script type=application/ld+json>{"@context":"https://schema.org","@type":"BreadcrumbList","itemListElement":[{"@type":"ListItem","position":1,"name":"Posts","item":"https://aumpauskar.github.io/blog/posts/"},{"@type":"ListItem","position":2,"name":"Lab expriments and termworks","item":"https://aumpauskar.github.io/blog/posts/misc/lab_expts/"}]}</script><script type=application/ld+json>{"@context":"https://schema.org","@type":"BlogPosting","headline":"Lab expriments and termworks","name":"Lab expriments and termworks","description":"Lab expriments and termworks Computer Networks lab Template Title of the experiment Objective of the experiment Brief theory about the experiment Algorithm \u0026amp; Program Sample input/output with calculations if necessary Course Learning Outcome Conclusion References Termwork 1 (not included) Title of the experiment Objective of the experiment Brief theory about the experiment Algorithm \u0026amp; Program Sample input/output with calculations if necessary Course Learning Outcome Conclusion References James F Kurose and Keith W Ross, Computer Networking, A Top-Down Approach, Sixth\tedition, Pearson,2017 .","keywords":[],"articleBody":"Lab expriments and termworks Computer Networks lab Template Title of the experiment Objective of the experiment Brief theory about the experiment Algorithm \u0026 Program Sample input/output with calculations if necessary Course Learning Outcome Conclusion References Termwork 1 (not included) Title of the experiment Objective of the experiment Brief theory about the experiment Algorithm \u0026 Program Sample input/output with calculations if necessary Course Learning Outcome Conclusion References James F Kurose and Keith W Ross, Computer Networking, A Top-Down Approach, Sixth\tedition, Pearson,2017 . Larry L Peterson and Bruce S Davie, Computer Networks, fifth edition, ELSEVIER Termwork 2 Title of the experiment\nWrite a program to implement RSA algorithm Objective of the experiment To implement RSA algorithm To understand the basic concepts of cryptography To understand network encryption Brief theory about the experiment RSA (Rivest-Shamir-Adleman) is one of the first public-key cryptosystems and is widely used for secure data transmission. The algorithm involves three steps: key generation, encryption, and decryption.\nKey Generation: The key generation process in RSA involves the following steps:\nChoose two distinct prime numbers p and q. These should be chosen randomly and kept secret. Compute n = p*q. n is the modulus for both the public and private keys. Compute the totient function φ(n) = (p-1)*(q-1). Choose an integer e such that 1 \u003c e \u003c φ(n) and gcd(e, φ(n)) = 1. e is the public key exponent. Compute d to satisfy the congruence relation d*e ≡ 1 (mod φ(n)). d is the private key exponent. The public key consists of (e, n) and the private key is (d, n).\nEncryption: The encryption process in RSA is as follows: Represent the data as an integer m in [0, n-1]. Compute the ciphertext c using the formula c = m^e mod n. Decryption: The decryption process in RSA is as follows: Compute the original message m using the formula m = c^d mod n. The security of RSA relies on the fact that, given the public key (e, n), it’s computationally infeasible to calculate d, unless p and q are known. This is known as the RSA problem. The RSA problem is equivalent to factoring the product of two primes, which is believed to be a hard problem in number theory.\nAlgorithm \u0026 Program Sample input/output with calculations if necessary Course Learning Outcome Understand the basic concepts of cryptography Understand network encryption Understand the basic concepts of RSA algorithm Conclusion References James F Kurose and Keith W Ross, Computer Networking, A Top-Down Approach, Sixth edition, Pearson,2017 . Larry L Peterson and Bruce S Davie, Computer Networks, fifth edition, ELSEVIER Termwork 3 Title of the experiment Objective of the experiment Brief theory about the experiment Algorithm \u0026 Program Sample input/output with calculations if necessary Course Learning Outcome Conclusion References James F Kurose and Keith W Ross, Computer Networking, A Top-Down Approach, Sixth edition, Pearson,2017. Larry L Peterson and Bruce S Davie, Computer Networks, fifth edition, ELSEVIER Termwork 4 Title of the experiment\nWrite a program to implement TCP client server communication\nObjective of the experiment\nTo implement TCP client server communication To understand the basic concepts of TCP To understand the basic concepts of client server communication Brief theory about the experiment\nIn a TCP client-server model, the server listens for incoming client requests by binding to a specific address and port, often on a host with a known IP address. The client makes a connection request to the server to initiate communication.\nConnection Establishment (Three-Way Handshake): The client initiates the connection by sending a SYN (synchronize) message to the server. The server acknowledges this by sending back a SYN-ACK (synchronize-acknowledge) message. Finally, the client sends an ACK (acknowledge) message back to the server, and the connection is established. Data Transfer: Once the connection is established, bytes can be sent from the client to the server and from the server to the client. The sent data is broken down into TCP segments at the source, then reassembled back into the original data at the destination. Connection Termination (Four-Way Handshake): Either the client or server can initiate the connection termination process. The initiating side sends a FIN (finish) message, to which the other side responds with an ACK. Then, the side that received the initial FIN sends its own FIN, which the initiating side acknowledges with an ACK. Reliability: TCP provides reliable delivery of data through the use of sequence numbers and acknowledgments. If the sender does not receive an acknowledgment for a particular segment within a specified time, it retransmits the segment. Flow Control: TCP uses a sliding window for flow control, which allows the receiver to control the amount of data sent by the sender. Congestion Control: TCP uses various mechanisms like slow start, congestion avoidance, fast retransmit, and fast recovery to control network congestion. The TCP client-server model is widely used in the internet protocol suite and forms the foundation of web browsing, email, file transfers, and other network communication.\nAlgorithm \u0026 Program\nServer code\n1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 import socket server_socket=socket.socket(socket.AF_INET,socket.SOCK_STREAM) server_address=('localhost',12345) server_socket.bind(server_address) server_socket.listen(5) print(\"TCP server is waiting for connections....\") while True: client_socket,client_address=server_socket.accept() print(f'connected to{client_address}') try: data=client_socket.recv(1024) if data: print(f'Recieved data:{data.decode()}') else: break finally: client_socket.close() Client code\n1 2 3 4 5 6 7 8 9 10 11 12 13 #tcp client import socket client_socket=socket.socket(socket.AF_INET,socket.SOCK_STREAM) server_address=('localhost',12345) client_socket.connect(server_address) try: message=eval(input(\"Enter message:\")) client_socket.sendall(message.encode()) finally: client_socket.close() Sample input/output with calculations if necessary\nCourse Learning Outcome\nUnderstand the basic concepts of TCP Understand the basic concepts of client server communication Conclusion\nIn conclusion, the TCP client-server program efficiently establishes a connection between the client and server and transfers data between them. The code demonstrates key concepts such as socket programming, connection establishment, data transfer, and connection termination.\nReferences\nJames F Kurose and Keith W Ross, Computer Networking, A Top-Down Approach, Sixth\tedition, Pearson,2017. Larry L Peterson and Bruce S Davie, Computer Networks, fifth edition, ELSEVIER Termwork 5 - distance vector routing Title of the experiment\nTo implement distance vector routing algorithm\nObjective of the experiment\nTo implement distance vector routing algorithm To find the shortest path between two nodes Brief theory about the experiment\nDistance Vector Routing is a routing protocol that uses distance to decide the best packet forwarding path. Distance Vector Routing is also known as Bellman-Ford algorithm or Ford-Fulkerson algorithm. Here’s the basic theory:\nRouting Information: Each router in the network maintains a routing table that stores the shortest distance and the line to use to reach each network node. The distance is measured in terms of a metric such as the number of hops. Information Sharing: Each router periodically shares its routing table with its immediate neighbors. The neighbors then update their own routing tables based on the information received. Route Updates: When a router receives a routing table from a neighbor, it calculates the shortest path to every other router and updates its own table if a shorter path is found. This is done by adding the cost to the neighbor to the cost from the neighbor to all other nodes. Convergence: The process of sharing and updating routing information continues until all routers’ tables are consistent with each other. This state is known as convergence. Route Changes: If a router detects a change in the network (like a link failure), it updates its routing table and broadcasts the change to its neighbors. This triggers another round of updates and convergence. One of the main drawbacks of Distance Vector Routing is that it can take a long time to converge, especially in large networks. It’s also prone to “counting to infinity” problems in the case of a network failure. These issues are mitigated in more advanced protocols like Link State Routing.\nAlgorithm \u0026 Program\n1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 import sys class Graph: def __init__(self, vertices): self.V = vertices self.graph = [[0 for column in range(vertices)] for row in range(vertices)] def min_distance(self, dist, spt_set): min_dist = sys.maxsize min_index = -1 for v in range(self.V): if dist[v] \u003c min_dist and spt_set[v] == False: min_dist = dist[v] min_index = v return min_index def dijkstra(self, src): dist = [sys.maxsize] * self.V dist[src] = 0 spt_set = [False] * self.V for _ in range(self.V): u = self.min_distance(dist, spt_set) spt_set[u] = True for v in range(self.V): if ( self.graph[u][v] \u003e 0 and spt_set[v] == False and dist[v] \u003e dist[u] + self.graph[u][v] ): dist[v] = dist[u] + self.graph[u][v] print(\"Vertex \\t Distance from Source\") for node in range(self.V): print(f\"{node} \\t\\t {dist[node]}\") # Example usage g = Graph(9) g.graph = [ [0, 4, 0, 0, 0, 0, 0, 8, 0], [4, 0, 8, 0, 0, 0, 0, 11, 0], [0, 8, 0, 7, 0, 4, 0, 0, 2], [0, 0, 7, 0, 9, 14, 0, 0, 0], [0, 0, 0, 9, 0, 10, 0, 0, 0], [0, 0, 4, 14, 10, 0, 2, 0, 0], [0, 0, 0, 0, 0, 2, 0, 1, 6], [8, 11, 0, 0, 0, 0, 1, 0, 7], [0, 0, 2, 0, 0, 0, 6, 7, 0], ] g.dijkstra(0) Sample input/output with calculations if necessary\nCourse Learning Outcome\nTo understand the basic concepts of distance vector routing To understand the basic concepts of routing To understand network optimization Conclusion\nIn conclusion, the distance vector routing program efficiently finds the shortest path between two nodes in a network. The code demonstrates key concepts such as graph representation, Dijkstra’s algorithm, and shortest path calculation.\nReferences\nJames F Kurose and Keith W Ross, Computer Networking, A Top-Down Approach, Sixth\tedition, Pearson,2017. Larry L Peterson and Bruce S Davie, Computer Networks, fifth edition, ELSEVIER Microcontroller lab Template Title of the experiment Objective of the experiment Brief theory about the experiment including instructions used in that program with proper syntax Program with comments Sample input/output with calculations if necessary Course Learning Outcome Conclusion References Termwork 1a Title of the experiment\nObserve the contents of the resister\nObjective of the experiment To observe the contents of the resister and to understand the basic concepts of ARM assembly language programming\nBrief theory about the experiment including instructions used in that program with proper syntax\nARM Assembly language is a low-level programming language used for programming ARM processors. It provides direct access to the processor’s features and allows precise control over the processor’s behavior.\nHere’s a brief description of the ARM Assembly instructions and directives you’ve asked about:\nAREA: This directive is used to define a block of code or data. The syntax is AREA name, type, options. The name is a label that identifies the area. The type can be CODE (for code areas) or DATA (for data areas). The options can include READONLY (the area cannot be written to), ALIGN=n (align the area to a 2^n byte boundary), and others. ONE, CODE, READONLY: In your code, ONE is the name of the area, CODE indicates that this area contains code, and READONLY means that this area cannot be written to. MOV: This instruction copies a value into a register. The syntax is MOV Rd, Operand2. Rd is the destination register, and Operand2 is the value to be copied. ADD: This instruction adds two values and stores the result in a register. The syntax is ADD Rd, Rn, Operand2. Rd is the destination register, Rn is the first operand, and Operand2 is the second operand. L BL: BL is a branch instruction that calls a subroutine. The L label is the target of the branch. The BL instruction also stores the return address in the link register (LR). END: This directive marks the end of the assembly file. It’s not required in all assemblers, but it’s good practice to include it. Program with comments\n1 2 3 4 5 6 7 8 AREA ONE, CODE, READONLY ENTRY MOV R0, #0X01 MOV R1, #0X02 ADD R2, R1, R0 L\tB L END Sample input/output with calculations if necessary\nCourse Learning Outcome\nUnderstand the basic concepts of ARM assembly language Understand the basic concepts of ARM assembly language programming Conclusion\nIn conclusion, the ARM assembly program efficiently adds two numbers and stores the result in a register. The code demonstrates key concepts such as register manipulation, memory access, and conditional branching.\nReferences\nAndrew N Sloss, Dominic Symes and Chris Wright, ARM system developers guide, Elsevier, Morgan Kaufman publishers, 2008. Shibu K V, “Introduction to Embedded Systems”, Tata McGraw Hill Education, Private Limited, 2nd Edition. Termwork 1b Title of the experiment\nDevelop an assembly language program to transfer a block of data from source to destination.\nObjective of the experiment\nTo implement an assembly language program to transfer a block of data from source to destination and to understand the basic concepts of ARM assembly language programming for data processing\nBrief theory about the experiment including instructions used in that program with proper syntax\nIn ARM programming, memory is organized into blocks that can be accessed by the processor. Each block has a unique address. The processor can read data from a memory block (load) or write data to a memory block (store).\nLOOP: This is a label that marks the start of a loop. The BNE instruction later in the code branches back to this label to repeat the loop. LDRH: This instruction loads a halfword (2 bytes) from memory into a register. The syntax is LDRH Rd, [Rn], #offset. Rd is the destination register, Rn is the base register, and offset is the number of bytes to increment Rn after the load. STRH: This instruction stores a halfword (2 bytes) from a register to memory. The syntax is STRH Rd, [Rn], #offset. Rd is the source register, Rn is the base register, and offset is the number of bytes to increment Rn after the store. SUBS: This instruction subtracts a value from a register and updates the condition flags. The syntax is SUBS Rd, Rn, #immediate. Rd is the destination register, Rn is the first operand, and immediate is the value to subtract. BNE: This instruction branches to a label if the Zero flag is not set (i.e., the last comparison or arithmetic operation did not result in zero). The syntax is BNE label. FBLOCK: This is a label that marks the start of a memory block. The DCW directive following this label defines the contents of the block. DCW: This directive defines a constant word (4 bytes) in memory. The syntax is DCW value. You can specify multiple values, separated by commas. SBLOCK: This is another label that marks the start of a memory block. The DCW directive following this label defines the contents of the block. Program with comments\n1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 AREA ONE, CODE, READONLY ENTRY MOV R5, #10 LDR R0, =FBLOCK ; Load the address of FBLOCK into R0 LDR R2, =SBLOCK ; Load the address of SBLOCK into R2 LOOP\tLDRH R1, [R0], #2 ; Load 2 bytes from the source (increment R0 by 2) STRH R1, [R2], #2 ; Store 2 bytes to the destination (increment R2 by 2) SUBS R5, R5, #1 ; Subtract 1 from R5 BNE LOOP ; Branch back to LOOP if R5 is not zero L\tB L ; Infinite loop (useful for preventing the program from falling through) FBLOCK DCW 0X1234, 0X5678, 0x2652, 0x1124 AREA MYDATA, DATA, READWRITE SBLOCK DCW 0 Sample input/output with calculations if necessary\nCourse Learning Outcome\nUnderstand the basic concepts of loops in ARM assembly language Understanding the basic concepts of ARM assembly language programming for data processing Understanding the concepts of FBLOCK and SBLOCK in ARM assembly language programming for data processing Conclusion\nIn conclusion, the ARM assembly program efficiently transfers a block of data from source to destination using a loop-based approach. The code demonstrates key concepts such as register manipulation, memory access, and conditional branching.\nReferences\nAndrew N Sloss, Dominic Symes and Chris Wright, ARM system developers guide, Elsevier, Morgan Kaufman publishers, 2008. Shibu K V, “Introduction to Embedded Systems”, Tata McGraw Hill Education, Private Limited, 2nd Edition. Termwork 2 Title of the experiment\nWrite an assembly program to add 16 bit numbers and store the result in internal RAM\nObjective of the experiment\nTo implement an assembly program to add 16 bit numbers and store the result in internal RAM and to understand the basic concepts of ARM assembly language programming for data processing\nBrief theory about the experiment including instructions used in that program with proper syntax\nThis ARM Assembly code performs the sum of a series of half-word (16-bit) values stored in memory and stores the result in another memory location.\nLDR R1, =FBLOCK: This line loads the address of the FBLOCK memory area into register R1.\nLDR R2, =RESULT: This line loads the address of the RESULT memory area into register R2\nLOOP LDRH R3, [R1], #2: This line starts a loop. It loads a half-word value from the memory address in R1 into register R3, then increments R1 by 2 (to point to the next half-word).\nADD R4, R4, R3: This line adds the value in R3 to the value in R4, storing the result back in R4.\nBNE LOOP: If the value in R0 is not zero (i.e., the loop is not finished), this line branches back to the LOOP label.\nFBLOCK DCW 0X1111, 0X2222, 0X3333, 0X4444, 0X5555, 0X6666, 0X7777: This line defines a block of memory with the specified half-word values.\nRESULT DCD 0: This line defines a word in memory with the initial value 0. This is where the result of the sum is stored.\nProgram with comments\n1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 AREA THREE, CODE, READONLY ENTRY MOV R0, #10 MOV R4, #0000 LDR R1, =FBLOCK LDR R2, =RESULT LOOP\tLDRH R3, [R1], #2 ; Use LDRH to load a half-word (16-bit) value ADD R4, R4, R3 STR R4, [R2], #4 ; Use post-indexed addressing mode to store the result SUBS R0, #1 BNE LOOP L\tB L FBLOCK DCW 0X1111, 0X2222, 0X3333, 0X4444, 0X5555, 0X6666, 0X7777 AREA MYDATA, DATA, READWRITE RESULT DCD 0 END Sample input/output with calculations if necessary\nCourse Learning Outcome\nUnderstand various addressing modes in ARM assembly language Understand LDRH instruction in ARM assembly language programming for data processing Understand the concepts of FBLOCK and SBLOCK in ARM assembly language programming for data processing Conclusion\nIn conclusion, the ARM assembly program efficiently adds a series of half-word values and stores the result in a memory location. The code demonstrates key concepts such as register manipulation, memory access, and conditional branching.\nReferences\nAndrew N Sloss, Dominic Symes and Chris Wright, ARM system developers guide, Elsevier, Morgan Kaufman publishers, 2008. Shibu K V, “Introduction to Embedded Systems”, Tata McGraw Hill Education, Private Limited, 2nd Edition. Termwork 3 Title of the experiment\nFind the factorial of a number and store the result in internal RAM\nObjective of the experiment\nTo implement an assembly language program to find the factorial of a number and store the result in internal RAM\nBrief theory about the experiment including instructions used in that program with proper syntax\nIn the provided ARM Assembly code, the factorial of a number is calculated using a loop. The loop starts with the number (in this case, 5) and multiplies it with the result of the previous multiplication (initially set to 1). The number is then decremented by 1, and the process repeats until the number reaches 0.\nHere’s a brief description of the MUL instruction in ARM Assembly:\nMUL: This instruction multiplies two registers and stores the result in a third register. The syntax is MUL Rd, Rm, Rs. Rd is the destination register, Rm is the first operand (multiplicand), and Rs is the second operand (multiplier). In the provided code, MUL R3, R2, R1 multiplies the contents of R2 and R1 and stores the result in R3. Program with comments\n1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 AREA ONE, CODE, READONLY ENTRY MOV R1, #5\t; Set the initial value for the factorial MOV R2, #1\t; Initialize the result to 1 L\tMUL R3, R2, R1 ; Multiply the result by the current value of R1 and store in R3 MOV R2, R3 ; Move the result from R3 to R2 SUBS R1, R1, #1 ; Decrement R1 BNE L ; Branch back to L if R1 is not zero ; At this point, R2 contains the factorial result ; You can use R2 or store the result in another register/memory location END Sample input/output with calculations if necessary\nCourse Learning Outcome\nUnderstanding the MUL intruction in ARM assembly language programming for data processing Understanding the concepts of looping in ARM assembly language programming for data processing Conclusion\nIn conclusion, the ARM assembly program efficiently calculates the factorial of a number using a loop-based approach. The code demonstrates key concepts such as register manipulation, memory access, and conditional branching.\nReferences\nAndrew N Sloss, Dominic Symes and Chris Wright, ARM system developers guide, Elsevier, Morgan Kaufman publishers, 2008. Shibu K V, “Introduction to Embedded Systems”, Tata McGraw Hill Education, Private Limited, 2nd Edition. Termwork 4 Title of the experiment\nWrite an assembly language program to find the largetst number in an array of 32 bit numbers amd store the result in internal RAM\nObjective of the experiment\nTo implement an assembly language program to find the largetst number in an array of 32 bit numbers amd store the result in internal RAM\nBrief theory about the experiment including instructions used in that program with proper syntax\nIn ARM programming, memory is organized into blocks that can be accessed by the processor. Each block has a unique address. The processor can read data from a memory block (load) or write data to a memory block (store).\nThe CMP instruction in ARM Assembly compares two values and sets the condition flags based on the result. These flags can then be used by subsequent branch instructions to control the flow of the program.\nHere’s a brief description of the ARM Assembly instructions and directives in your code:\nLDR: This instruction loads a word (4 bytes) from memory into a register. The syntax is LDR Rd, [Rn], #offset. Rd is the destination register, Rn is the base register, and offset is the number of bytes to increment Rn after the load. CMP: This instruction compares two registers and sets the condition flags based on the result. The syntax is CMP Rn, Operand2. Rn is the first operand, and Operand2 is the second operand. BHI: This instruction branches to a label if the last comparison resulted in a higher value (unsigned). The syntax is BHI label. DCD: This directive defines a constant doubleword (8 bytes) in memory. The syntax is DCD value. You can specify multiple values, separated by commas. Program with comments\n1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 AREA ONE, CODE, READONLY ENTRY MOV R5, #6 LDR R1, =VALUE1 LDR R2, [R1], #4 LOOP LDR R4, [R1], #4 CMP R2, R4 BHI LOOP1 MOV R2, R4 LOOP1 SUBS R5, #1 BNE LOOP LDR R6, =RESULT STR R2, [R6] L\tB L VALUE1 DCD 0X44444444, 0X22222222, 0X11111111, 0X22222222, 0XAAAAAAAA, 0X88888888, 0X99999999 AREA DATA2, DATA, READWRITE RESULT DCD 0 END Sample input/output with calculations if necessary\nCourse Learning Outcome\nUnderstand the basic concepts of ARM assembly language Understand the basic concepts of ARM assembly language programming Understand the basic concepts of ARM assembly language programming for data processing Understand the basic concepts of ARM assembly language programming for data processing using arrays Conclusion\nIn conclusion, the ARM assembly program efficiently finds the maximum value in an array using a loop-based approach. The code demonstrates key concepts such as register manipulation, memory access, and conditional branching.\nReferences\nAndrew N Sloss, Dominic Symes and Chris Wright, ARM system developers guide, Elsevier, Morgan Kaufman publishers, 2008. Shibu K V, “Introduction to Embedded Systems”, Tata McGraw Hill Education, Private Limited, 2nd Edition. Termwork 5 Title of the experiment\nSwapping of the digits in ARM assembly language\nObjective of the experiment\nBrief theory about the experiment including instructions used in that program with proper syntax\nInstructions\nMOV R8, #4: Initializes register R8 with the value 4. LDR R2, =CVALUE and LDR R3, =DVALUE: Load the addresses of the memory blocks labeled CVALUE and DVALUE into registers R2 and R3, respectively. The LOOP0 block loads values from the memory blocks pointed to by R2 and R3 into R1, decrementing R8 each time. This loop continues until R8 equals 0. The second START block initializes R5 with 3 and R7 with 0, and loads the address of DVALUE into R1. The LOOP block loads a value from the memory block pointed to by R1 into R2, compares it with the value in R3, and if R2 is less than R3, it jumps to LOOP2. If not, it stores R2 and R3 into the memory block pointed to by R1, sets R7 to 1, and increments R1 by 4. The LOOP2 block decrements R5 by 1 each time it’s executed. If R5 is not 0, it jumps back to LOOP. If R5 is 0, it checks if R7 is 0, and if not, it jumps to START1 (which is not defined in the provided code). NOP instructions are no-operation instructions that do nothing. They’re often used for timing purposes or to occupy space that will be replaced with useful instructions later. CVALUE and DVALUE are memory blocks defined in the code. CVALUE contains four 32-bit values, and DVALUE is initialized with a single 0. Program with comments\nSample input/output with calculations if necessary\nCourse Learning Outcome\nUnderstand the basic concepts of memory instructions in ARM assembly language Understanding the concepts regarding the swap instructions Conclusion\nIn conclusion, the ARM assembly program efficiently swaps the digits of a number using a loop-based approach. The code demonstrates key concepts such as register manipulation, memory access, and conditional branching. References\nAndrew N Sloss, Dominic Symes and Chris Wright, ARM system developers guide, Elsevier, Morgan Kaufman publishers, 2008. Shibu K V, “Introduction to Embedded Systems”, Tata McGraw Hill Education, Private Limited, 2nd Edition. ","wordCount":"4424","inLanguage":"en","datePublished":"2023-12-16T17:44:08+05:30","dateModified":"2023-12-16T17:44:08+05:30","author":{"@type":"Person","name":"Aum Pauskar"},"mainEntityOfPage":{"@type":"WebPage","@id":"https://aumpauskar.github.io/blog/posts/misc/lab_expts/"},"publisher":{"@type":"Organization","name":"Aum's blogging site","logo":{"@type":"ImageObject","url":"https://aumpauskar.github.io/blog/favicon.ico"}}}</script></head><body id=top><script>localStorage.getItem("pref-theme")==="dark"?document.body.classList.add("dark"):localStorage.getItem("pref-theme")==="light"?document.body.classList.remove("dark"):window.matchMedia("(prefers-color-scheme: dark)").matches&&document.body.classList.add("dark")</script><header class=header><nav class=nav><div class=logo><a href=https://aumpauskar.github.io/blog/ accesskey=h title="Aum's blogging site (Alt + H)">Aum's blogging site</a><div class=logo-switches><button id=theme-toggle accesskey=t title="(Alt + T)"><svg id="moon" xmlns="http://www.w3.org/2000/svg" width="24" height="18" viewBox="0 0 24 24" fill="none" stroke="currentcolor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><path d="M21 12.79A9 9 0 1111.21 3 7 7 0 0021 12.79z"/></svg><svg id="sun" xmlns="http://www.w3.org/2000/svg" width="24" height="18" viewBox="0 0 24 24" fill="none" stroke="currentcolor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><circle cx="12" cy="12" r="5"/><line x1="12" y1="1" x2="12" y2="3"/><line x1="12" y1="21" x2="12" y2="23"/><line x1="4.22" y1="4.22" x2="5.64" y2="5.64"/><line x1="18.36" y1="18.36" x2="19.78" y2="19.78"/><line x1="1" y1="12" x2="3" y2="12"/><line x1="21" y1="12" x2="23" y2="12"/><line x1="4.22" y1="19.78" x2="5.64" y2="18.36"/><line x1="18.36" y1="5.64" x2="19.78" y2="4.22"/></svg></button></div></div><ul id=menu></ul></nav></header><main class=main><article class=post-single><header class=post-header><div class=breadcrumbs><a href=https://aumpauskar.github.io/blog/>Home</a>&nbsp;»&nbsp;<a href=https://aumpauskar.github.io/blog/posts/>Posts</a></div><h1 class=post-title>Lab expriments and termworks</h1><div class=post-meta><span title='2023-12-16 17:44:08 +0530 IST'>December 16, 2023</span>&nbsp;·&nbsp;21 min&nbsp;·&nbsp;4424 words&nbsp;·&nbsp;Aum Pauskar</div></header><div class=toc><details open><summary accesskey=c title="(Alt + C)"><span class=details>Table of Contents</span></summary><div class=inner><nav id=TableOfContents><ul><li><a href=#computer-networks-lab>Computer Networks lab</a><ul><li><a href=#template>Template</a></li><li><a href=#termwork-1-not-included>Termwork 1 (not included)</a></li><li><a href=#termwork-2>Termwork 2</a></li><li><a href=#termwork-3>Termwork 3</a></li><li><a href=#termwork-4>Termwork 4</a></li><li><a href=#termwork-5---distance-vector-routing>Termwork 5 - distance vector routing</a></li></ul></li><li><a href=#microcontroller-lab>Microcontroller lab</a><ul><li><a href=#template-1>Template</a></li><li><a href=#termwork-1a>Termwork 1a</a></li><li><a href=#termwork-1b>Termwork 1b</a></li><li><a href=#termwork-2-1>Termwork 2</a></li><li><a href=#termwork-3-1>Termwork 3</a></li><li><a href=#termwork-4-1>Termwork 4</a></li><li><a href=#termwork-5>Termwork 5</a></li></ul></li></ul></nav></div></details></div><div class=post-content><h1 id=lab-expriments-and-termworks>Lab expriments and termworks<a hidden class=anchor aria-hidden=true href=#lab-expriments-and-termworks>#</a></h1><h2 id=computer-networks-lab>Computer Networks lab<a hidden class=anchor aria-hidden=true href=#computer-networks-lab>#</a></h2><h3 id=template>Template<a hidden class=anchor aria-hidden=true href=#template>#</a></h3><ol><li>Title of the experiment</li><li>Objective of the experiment</li><li>Brief theory about the experiment</li><li>Algorithm & Program</li><li>Sample input/output with calculations if necessary</li><li>Course Learning Outcome</li><li>Conclusion</li><li>References</li></ol><h3 id=termwork-1-not-included>Termwork 1 (not included)<a hidden class=anchor aria-hidden=true href=#termwork-1-not-included>#</a></h3><ul><li>Title of the experiment</li><li>Objective of the experiment</li><li>Brief theory about the experiment</li><li>Algorithm & Program</li><li>Sample input/output with calculations if necessary</li><li>Course Learning Outcome</li><li>Conclusion</li><li>References<ol><li>James F Kurose and Keith W Ross, Computer Networking, A Top-Down Approach, Sixth edition, Pearson,2017 .</li><li>Larry L Peterson and Bruce S Davie, Computer Networks, fifth edition, ELSEVIER</li></ol></li></ul><h3 id=termwork-2>Termwork 2<a hidden class=anchor aria-hidden=true href=#termwork-2>#</a></h3><ul><li>Title of the experiment<br>Write a program to implement RSA algorithm</li><li>Objective of the experiment<ul><li>To implement RSA algorithm</li><li>To understand the basic concepts of cryptography</li><li>To understand network encryption</li></ul></li><li>Brief theory about the experiment</li></ul><p>RSA (Rivest-Shamir-Adleman) is one of the first public-key cryptosystems and is widely used for secure data transmission. The algorithm involves three steps: key generation, encryption, and decryption.</p><ul><li><p><strong>Key Generation:</strong> The key generation process in RSA involves the following steps:</p><ol><li>Choose two distinct prime numbers p and q. These should be chosen randomly and kept secret.</li><li>Compute n = p*q. n is the modulus for both the public and private keys.</li><li>Compute the totient function φ(n) = (p-1)*(q-1).</li><li>Choose an integer e such that 1 &lt; e &lt; φ(n) and gcd(e, φ(n)) = 1. e is the public key exponent.</li><li>Compute d to satisfy the congruence relation d*e ≡ 1 (mod φ(n)). d is the private key exponent.</li></ol></li></ul><p>The public key consists of (e, n) and the private key is (d, n).</p><ul><li>Encryption: The encryption process in RSA is as follows:<ol><li>Represent the data as an integer m in [0, n-1].</li><li>Compute the ciphertext c using the formula c = m^e mod n.</li></ol></li><li>Decryption: The decryption process in RSA is as follows:<ol><li>Compute the original message m using the formula m = c^d mod n.</li></ol></li></ul><p>The security of RSA relies on the fact that, given the public key (e, n), it&rsquo;s computationally infeasible to calculate d, unless p and q are known. This is known as the RSA problem. The RSA problem is equivalent to factoring the product of two primes, which is believed to be a hard problem in number theory.</p><ul><li>Algorithm & Program</li><li>Sample input/output with calculations if necessary</li><li>Course Learning Outcome<ul><li>Understand the basic concepts of cryptography</li><li>Understand network encryption</li><li>Understand the basic concepts of RSA algorithm</li></ul></li><li>Conclusion</li><li>References<ol><li>James F Kurose and Keith W Ross, Computer Networking, A Top-Down Approach, Sixth
edition, Pearson,2017 .</li><li>Larry L Peterson and Bruce S Davie, Computer Networks, fifth edition, ELSEVIER</li></ol></li></ul><h3 id=termwork-3>Termwork 3<a hidden class=anchor aria-hidden=true href=#termwork-3>#</a></h3><ul><li>Title of the experiment</li><li>Objective of the experiment</li><li>Brief theory about the experiment</li><li>Algorithm & Program</li><li>Sample input/output with calculations if necessary</li><li>Course Learning Outcome</li><li>Conclusion</li><li>References<ol><li>James F Kurose and Keith W Ross, Computer Networking, A Top-Down Approach, Sixth edition, Pearson,2017.</li><li>Larry L Peterson and Bruce S Davie, Computer Networks, fifth edition, ELSEVIER</li></ol></li></ul><h3 id=termwork-4>Termwork 4<a hidden class=anchor aria-hidden=true href=#termwork-4>#</a></h3><ul><li><p>Title of the experiment<br>Write a program to implement TCP client server communication</p></li><li><p>Objective of the experiment</p><ul><li>To implement TCP client server communication</li><li>To understand the basic concepts of TCP</li><li>To understand the basic concepts of client server communication</li></ul></li><li><p>Brief theory about the experiment</p><p>In a TCP client-server model, the server listens for incoming client requests by binding to a specific address and port, often on a host with a known IP address. The client makes a connection request to the server to initiate communication.</p><ol><li><strong>Connection Establishment (Three-Way Handshake):</strong> The client initiates the connection by sending a SYN (synchronize) message to the server. The server acknowledges this by sending back a SYN-ACK (synchronize-acknowledge) message. Finally, the client sends an ACK (acknowledge) message back to the server, and the connection is established.</li><li><strong>Data Transfer:</strong> Once the connection is established, bytes can be sent from the client to the server and from the server to the client. The sent data is broken down into TCP segments at the source, then reassembled back into the original data at the destination.</li><li><strong>Connection Termination (Four-Way Handshake):</strong> Either the client or server can initiate the connection termination process. The initiating side sends a FIN (finish) message, to which the other side responds with an ACK. Then, the side that received the initial FIN sends its own FIN, which the initiating side acknowledges with an ACK.</li><li><strong>Reliability:</strong> TCP provides reliable delivery of data through the use of sequence numbers and acknowledgments. If the sender does not receive an acknowledgment for a particular segment within a specified time, it retransmits the segment.</li><li><strong>Flow Control:</strong> TCP uses a sliding window for flow control, which allows the receiver to control the amount of data sent by the sender.</li><li><strong>Congestion Control:</strong> TCP uses various mechanisms like slow start, congestion avoidance, fast retransmit, and fast recovery to control network congestion.</li></ol><p>The TCP client-server model is widely used in the internet protocol suite and forms the foundation of web browsing, email, file transfers, and other network communication.</p></li><li><p>Algorithm & Program</p><ul><li><p>Server code</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt id=hl-0-1><a class=lnlinks href=#hl-0-1> 1</a>
</span><span class=lnt id=hl-0-2><a class=lnlinks href=#hl-0-2> 2</a>
</span><span class=lnt id=hl-0-3><a class=lnlinks href=#hl-0-3> 3</a>
</span><span class=lnt id=hl-0-4><a class=lnlinks href=#hl-0-4> 4</a>
</span><span class=lnt id=hl-0-5><a class=lnlinks href=#hl-0-5> 5</a>
</span><span class=lnt id=hl-0-6><a class=lnlinks href=#hl-0-6> 6</a>
</span><span class=lnt id=hl-0-7><a class=lnlinks href=#hl-0-7> 7</a>
</span><span class=lnt id=hl-0-8><a class=lnlinks href=#hl-0-8> 8</a>
</span><span class=lnt id=hl-0-9><a class=lnlinks href=#hl-0-9> 9</a>
</span><span class=lnt id=hl-0-10><a class=lnlinks href=#hl-0-10>10</a>
</span><span class=lnt id=hl-0-11><a class=lnlinks href=#hl-0-11>11</a>
</span><span class=lnt id=hl-0-12><a class=lnlinks href=#hl-0-12>12</a>
</span><span class=lnt id=hl-0-13><a class=lnlinks href=#hl-0-13>13</a>
</span><span class=lnt id=hl-0-14><a class=lnlinks href=#hl-0-14>14</a>
</span><span class=lnt id=hl-0-15><a class=lnlinks href=#hl-0-15>15</a>
</span><span class=lnt id=hl-0-16><a class=lnlinks href=#hl-0-16>16</a>
</span><span class=lnt id=hl-0-17><a class=lnlinks href=#hl-0-17>17</a>
</span><span class=lnt id=hl-0-18><a class=lnlinks href=#hl-0-18>18</a>
</span><span class=lnt id=hl-0-19><a class=lnlinks href=#hl-0-19>19</a>
</span><span class=lnt id=hl-0-20><a class=lnlinks href=#hl-0-20>20</a>
</span><span class=lnt id=hl-0-21><a class=lnlinks href=#hl-0-21>21</a>
</span><span class=lnt id=hl-0-22><a class=lnlinks href=#hl-0-22>22</a>
</span><span class=lnt id=hl-0-23><a class=lnlinks href=#hl-0-23>23</a>
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-py data-lang=py><span class=line><span class=cl><span class=kn>import</span> <span class=nn>socket</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=n>server_socket</span><span class=o>=</span><span class=n>socket</span><span class=o>.</span><span class=n>socket</span><span class=p>(</span><span class=n>socket</span><span class=o>.</span><span class=n>AF_INET</span><span class=p>,</span><span class=n>socket</span><span class=o>.</span><span class=n>SOCK_STREAM</span><span class=p>)</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=n>server_address</span><span class=o>=</span><span class=p>(</span><span class=s1>&#39;localhost&#39;</span><span class=p>,</span><span class=mi>12345</span><span class=p>)</span>
</span></span><span class=line><span class=cl><span class=n>server_socket</span><span class=o>.</span><span class=n>bind</span><span class=p>(</span><span class=n>server_address</span><span class=p>)</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=n>server_socket</span><span class=o>.</span><span class=n>listen</span><span class=p>(</span><span class=mi>5</span><span class=p>)</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=nb>print</span><span class=p>(</span><span class=s2>&#34;TCP server is waiting for connections....&#34;</span><span class=p>)</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>while</span> <span class=kc>True</span><span class=p>:</span>
</span></span><span class=line><span class=cl>	<span class=n>client_socket</span><span class=p>,</span><span class=n>client_address</span><span class=o>=</span><span class=n>server_socket</span><span class=o>.</span><span class=n>accept</span><span class=p>()</span>
</span></span><span class=line><span class=cl>	<span class=nb>print</span><span class=p>(</span><span class=sa>f</span><span class=s1>&#39;connected to</span><span class=si>{</span><span class=n>client_address</span><span class=si>}</span><span class=s1>&#39;</span><span class=p>)</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>	<span class=k>try</span><span class=p>:</span>
</span></span><span class=line><span class=cl>		<span class=n>data</span><span class=o>=</span><span class=n>client_socket</span><span class=o>.</span><span class=n>recv</span><span class=p>(</span><span class=mi>1024</span><span class=p>)</span>
</span></span><span class=line><span class=cl>		<span class=k>if</span> <span class=n>data</span><span class=p>:</span>
</span></span><span class=line><span class=cl>			<span class=nb>print</span><span class=p>(</span><span class=sa>f</span><span class=s1>&#39;Recieved data:</span><span class=si>{</span><span class=n>data</span><span class=o>.</span><span class=n>decode</span><span class=p>()</span><span class=si>}</span><span class=s1>&#39;</span><span class=p>)</span>
</span></span><span class=line><span class=cl>		<span class=k>else</span><span class=p>:</span>
</span></span><span class=line><span class=cl>			<span class=k>break</span>
</span></span><span class=line><span class=cl>	<span class=k>finally</span><span class=p>:</span>
</span></span><span class=line><span class=cl>		<span class=n>client_socket</span><span class=o>.</span><span class=n>close</span><span class=p>()</span>
</span></span></code></pre></td></tr></table></div></div></li><li><p>Client code</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt id=hl-1-1><a class=lnlinks href=#hl-1-1> 1</a>
</span><span class=lnt id=hl-1-2><a class=lnlinks href=#hl-1-2> 2</a>
</span><span class=lnt id=hl-1-3><a class=lnlinks href=#hl-1-3> 3</a>
</span><span class=lnt id=hl-1-4><a class=lnlinks href=#hl-1-4> 4</a>
</span><span class=lnt id=hl-1-5><a class=lnlinks href=#hl-1-5> 5</a>
</span><span class=lnt id=hl-1-6><a class=lnlinks href=#hl-1-6> 6</a>
</span><span class=lnt id=hl-1-7><a class=lnlinks href=#hl-1-7> 7</a>
</span><span class=lnt id=hl-1-8><a class=lnlinks href=#hl-1-8> 8</a>
</span><span class=lnt id=hl-1-9><a class=lnlinks href=#hl-1-9> 9</a>
</span><span class=lnt id=hl-1-10><a class=lnlinks href=#hl-1-10>10</a>
</span><span class=lnt id=hl-1-11><a class=lnlinks href=#hl-1-11>11</a>
</span><span class=lnt id=hl-1-12><a class=lnlinks href=#hl-1-12>12</a>
</span><span class=lnt id=hl-1-13><a class=lnlinks href=#hl-1-13>13</a>
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-py data-lang=py><span class=line><span class=cl><span class=c1>#tcp client</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=kn>import</span> <span class=nn>socket</span>
</span></span><span class=line><span class=cl><span class=n>client_socket</span><span class=o>=</span><span class=n>socket</span><span class=o>.</span><span class=n>socket</span><span class=p>(</span><span class=n>socket</span><span class=o>.</span><span class=n>AF_INET</span><span class=p>,</span><span class=n>socket</span><span class=o>.</span><span class=n>SOCK_STREAM</span><span class=p>)</span>
</span></span><span class=line><span class=cl><span class=n>server_address</span><span class=o>=</span><span class=p>(</span><span class=s1>&#39;localhost&#39;</span><span class=p>,</span><span class=mi>12345</span><span class=p>)</span>
</span></span><span class=line><span class=cl><span class=n>client_socket</span><span class=o>.</span><span class=n>connect</span><span class=p>(</span><span class=n>server_address</span><span class=p>)</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>try</span><span class=p>:</span>
</span></span><span class=line><span class=cl>	<span class=n>message</span><span class=o>=</span><span class=nb>eval</span><span class=p>(</span><span class=nb>input</span><span class=p>(</span><span class=s2>&#34;Enter message:&#34;</span><span class=p>))</span>
</span></span><span class=line><span class=cl>	<span class=n>client_socket</span><span class=o>.</span><span class=n>sendall</span><span class=p>(</span><span class=n>message</span><span class=o>.</span><span class=n>encode</span><span class=p>())</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>finally</span><span class=p>:</span>
</span></span><span class=line><span class=cl>	<span class=n>client_socket</span><span class=o>.</span><span class=n>close</span><span class=p>()</span>
</span></span></code></pre></td></tr></table></div></div></li></ul></li><li><p>Sample input/output with calculations if necessary</p></li><li><p>Course Learning Outcome</p><ul><li>Understand the basic concepts of TCP</li><li>Understand the basic concepts of client server communication</li></ul></li><li><p>Conclusion<br>In conclusion, the TCP client-server program efficiently establishes a connection between the client and server and transfers data between them. The code demonstrates key concepts such as socket programming, connection establishment, data transfer, and connection termination.</p></li><li><p>References</p><ol><li>James F Kurose and Keith W Ross, Computer Networking, A Top-Down Approach, Sixth edition, Pearson,2017.</li><li>Larry L Peterson and Bruce S Davie, Computer Networks, fifth edition, ELSEVIER</li></ol></li></ul><h3 id=termwork-5---distance-vector-routing>Termwork 5 - distance vector routing<a hidden class=anchor aria-hidden=true href=#termwork-5---distance-vector-routing>#</a></h3><ul><li><p>Title of the experiment<br>To implement distance vector routing algorithm</p></li><li><p>Objective of the experiment</p><ul><li>To implement distance vector routing algorithm</li><li>To find the shortest path between two nodes</li></ul></li><li><p>Brief theory about the experiment</p><p>Distance Vector Routing is a routing protocol that uses distance to decide the best packet forwarding path. Distance Vector Routing is also known as Bellman-Ford algorithm or Ford-Fulkerson algorithm. Here&rsquo;s the basic theory:</p><ul><li><strong>Routing Information:</strong> Each router in the network maintains a routing table that stores the shortest distance and the line to use to reach each network node. The distance is measured in terms of a metric such as the number of hops.</li><li><strong>Information Sharing:</strong> Each router periodically shares its routing table with its immediate neighbors. The neighbors then update their own routing tables based on the information received.</li><li><strong>Route Updates:</strong> When a router receives a routing table from a neighbor, it calculates the shortest path to every other router and updates its own table if a shorter path is found. This is done by adding the cost to the neighbor to the cost from the neighbor to all other nodes.</li><li><strong>Convergence:</strong> The process of sharing and updating routing information continues until all routers&rsquo; tables are consistent with each other. This state is known as convergence.</li><li><strong>Route Changes:</strong> If a router detects a change in the network (like a link failure), it updates its routing table and broadcasts the change to its neighbors. This triggers another round of updates and convergence.</li></ul><p>One of the main drawbacks of Distance Vector Routing is that it can take a long time to converge, especially in large networks. It&rsquo;s also prone to &ldquo;counting to infinity&rdquo; problems in the case of a network failure. These issues are mitigated in more advanced protocols like Link State Routing.</p></li><li><p>Algorithm & Program</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt id=hl-2-1><a class=lnlinks href=#hl-2-1> 1</a>
</span><span class=lnt id=hl-2-2><a class=lnlinks href=#hl-2-2> 2</a>
</span><span class=lnt id=hl-2-3><a class=lnlinks href=#hl-2-3> 3</a>
</span><span class=lnt id=hl-2-4><a class=lnlinks href=#hl-2-4> 4</a>
</span><span class=lnt id=hl-2-5><a class=lnlinks href=#hl-2-5> 5</a>
</span><span class=lnt id=hl-2-6><a class=lnlinks href=#hl-2-6> 6</a>
</span><span class=lnt id=hl-2-7><a class=lnlinks href=#hl-2-7> 7</a>
</span><span class=lnt id=hl-2-8><a class=lnlinks href=#hl-2-8> 8</a>
</span><span class=lnt id=hl-2-9><a class=lnlinks href=#hl-2-9> 9</a>
</span><span class=lnt id=hl-2-10><a class=lnlinks href=#hl-2-10>10</a>
</span><span class=lnt id=hl-2-11><a class=lnlinks href=#hl-2-11>11</a>
</span><span class=lnt id=hl-2-12><a class=lnlinks href=#hl-2-12>12</a>
</span><span class=lnt id=hl-2-13><a class=lnlinks href=#hl-2-13>13</a>
</span><span class=lnt id=hl-2-14><a class=lnlinks href=#hl-2-14>14</a>
</span><span class=lnt id=hl-2-15><a class=lnlinks href=#hl-2-15>15</a>
</span><span class=lnt id=hl-2-16><a class=lnlinks href=#hl-2-16>16</a>
</span><span class=lnt id=hl-2-17><a class=lnlinks href=#hl-2-17>17</a>
</span><span class=lnt id=hl-2-18><a class=lnlinks href=#hl-2-18>18</a>
</span><span class=lnt id=hl-2-19><a class=lnlinks href=#hl-2-19>19</a>
</span><span class=lnt id=hl-2-20><a class=lnlinks href=#hl-2-20>20</a>
</span><span class=lnt id=hl-2-21><a class=lnlinks href=#hl-2-21>21</a>
</span><span class=lnt id=hl-2-22><a class=lnlinks href=#hl-2-22>22</a>
</span><span class=lnt id=hl-2-23><a class=lnlinks href=#hl-2-23>23</a>
</span><span class=lnt id=hl-2-24><a class=lnlinks href=#hl-2-24>24</a>
</span><span class=lnt id=hl-2-25><a class=lnlinks href=#hl-2-25>25</a>
</span><span class=lnt id=hl-2-26><a class=lnlinks href=#hl-2-26>26</a>
</span><span class=lnt id=hl-2-27><a class=lnlinks href=#hl-2-27>27</a>
</span><span class=lnt id=hl-2-28><a class=lnlinks href=#hl-2-28>28</a>
</span><span class=lnt id=hl-2-29><a class=lnlinks href=#hl-2-29>29</a>
</span><span class=lnt id=hl-2-30><a class=lnlinks href=#hl-2-30>30</a>
</span><span class=lnt id=hl-2-31><a class=lnlinks href=#hl-2-31>31</a>
</span><span class=lnt id=hl-2-32><a class=lnlinks href=#hl-2-32>32</a>
</span><span class=lnt id=hl-2-33><a class=lnlinks href=#hl-2-33>33</a>
</span><span class=lnt id=hl-2-34><a class=lnlinks href=#hl-2-34>34</a>
</span><span class=lnt id=hl-2-35><a class=lnlinks href=#hl-2-35>35</a>
</span><span class=lnt id=hl-2-36><a class=lnlinks href=#hl-2-36>36</a>
</span><span class=lnt id=hl-2-37><a class=lnlinks href=#hl-2-37>37</a>
</span><span class=lnt id=hl-2-38><a class=lnlinks href=#hl-2-38>38</a>
</span><span class=lnt id=hl-2-39><a class=lnlinks href=#hl-2-39>39</a>
</span><span class=lnt id=hl-2-40><a class=lnlinks href=#hl-2-40>40</a>
</span><span class=lnt id=hl-2-41><a class=lnlinks href=#hl-2-41>41</a>
</span><span class=lnt id=hl-2-42><a class=lnlinks href=#hl-2-42>42</a>
</span><span class=lnt id=hl-2-43><a class=lnlinks href=#hl-2-43>43</a>
</span><span class=lnt id=hl-2-44><a class=lnlinks href=#hl-2-44>44</a>
</span><span class=lnt id=hl-2-45><a class=lnlinks href=#hl-2-45>45</a>
</span><span class=lnt id=hl-2-46><a class=lnlinks href=#hl-2-46>46</a>
</span><span class=lnt id=hl-2-47><a class=lnlinks href=#hl-2-47>47</a>
</span><span class=lnt id=hl-2-48><a class=lnlinks href=#hl-2-48>48</a>
</span><span class=lnt id=hl-2-49><a class=lnlinks href=#hl-2-49>49</a>
</span><span class=lnt id=hl-2-50><a class=lnlinks href=#hl-2-50>50</a>
</span><span class=lnt id=hl-2-51><a class=lnlinks href=#hl-2-51>51</a>
</span><span class=lnt id=hl-2-52><a class=lnlinks href=#hl-2-52>52</a>
</span><span class=lnt id=hl-2-53><a class=lnlinks href=#hl-2-53>53</a>
</span><span class=lnt id=hl-2-54><a class=lnlinks href=#hl-2-54>54</a>
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-py data-lang=py><span class=line><span class=cl><span class=kn>import</span> <span class=nn>sys</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>class</span> <span class=nc>Graph</span><span class=p>:</span>
</span></span><span class=line><span class=cl>	<span class=k>def</span> <span class=fm>__init__</span><span class=p>(</span><span class=bp>self</span><span class=p>,</span> <span class=n>vertices</span><span class=p>):</span>
</span></span><span class=line><span class=cl>		<span class=bp>self</span><span class=o>.</span><span class=n>V</span> <span class=o>=</span> <span class=n>vertices</span>
</span></span><span class=line><span class=cl>		<span class=bp>self</span><span class=o>.</span><span class=n>graph</span> <span class=o>=</span> <span class=p>[[</span><span class=mi>0</span> <span class=k>for</span> <span class=n>column</span> <span class=ow>in</span> <span class=nb>range</span><span class=p>(</span><span class=n>vertices</span><span class=p>)]</span> <span class=k>for</span> <span class=n>row</span> <span class=ow>in</span> <span class=nb>range</span><span class=p>(</span><span class=n>vertices</span><span class=p>)]</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>	<span class=k>def</span> <span class=nf>min_distance</span><span class=p>(</span><span class=bp>self</span><span class=p>,</span> <span class=n>dist</span><span class=p>,</span> <span class=n>spt_set</span><span class=p>):</span>
</span></span><span class=line><span class=cl>		<span class=n>min_dist</span> <span class=o>=</span> <span class=n>sys</span><span class=o>.</span><span class=n>maxsize</span>
</span></span><span class=line><span class=cl>		<span class=n>min_index</span> <span class=o>=</span> <span class=o>-</span><span class=mi>1</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>		<span class=k>for</span> <span class=n>v</span> <span class=ow>in</span> <span class=nb>range</span><span class=p>(</span><span class=bp>self</span><span class=o>.</span><span class=n>V</span><span class=p>):</span>
</span></span><span class=line><span class=cl>			<span class=k>if</span> <span class=n>dist</span><span class=p>[</span><span class=n>v</span><span class=p>]</span> <span class=o>&lt;</span> <span class=n>min_dist</span> <span class=ow>and</span> <span class=n>spt_set</span><span class=p>[</span><span class=n>v</span><span class=p>]</span> <span class=o>==</span> <span class=kc>False</span><span class=p>:</span>
</span></span><span class=line><span class=cl>				<span class=n>min_dist</span> <span class=o>=</span> <span class=n>dist</span><span class=p>[</span><span class=n>v</span><span class=p>]</span>
</span></span><span class=line><span class=cl>				<span class=n>min_index</span> <span class=o>=</span> <span class=n>v</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>		<span class=k>return</span> <span class=n>min_index</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>	<span class=k>def</span> <span class=nf>dijkstra</span><span class=p>(</span><span class=bp>self</span><span class=p>,</span> <span class=n>src</span><span class=p>):</span>
</span></span><span class=line><span class=cl>		<span class=n>dist</span> <span class=o>=</span> <span class=p>[</span><span class=n>sys</span><span class=o>.</span><span class=n>maxsize</span><span class=p>]</span> <span class=o>*</span> <span class=bp>self</span><span class=o>.</span><span class=n>V</span>
</span></span><span class=line><span class=cl>		<span class=n>dist</span><span class=p>[</span><span class=n>src</span><span class=p>]</span> <span class=o>=</span> <span class=mi>0</span>
</span></span><span class=line><span class=cl>		<span class=n>spt_set</span> <span class=o>=</span> <span class=p>[</span><span class=kc>False</span><span class=p>]</span> <span class=o>*</span> <span class=bp>self</span><span class=o>.</span><span class=n>V</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>		<span class=k>for</span> <span class=n>_</span> <span class=ow>in</span> <span class=nb>range</span><span class=p>(</span><span class=bp>self</span><span class=o>.</span><span class=n>V</span><span class=p>):</span>
</span></span><span class=line><span class=cl>			<span class=n>u</span> <span class=o>=</span> <span class=bp>self</span><span class=o>.</span><span class=n>min_distance</span><span class=p>(</span><span class=n>dist</span><span class=p>,</span> <span class=n>spt_set</span><span class=p>)</span>
</span></span><span class=line><span class=cl>			<span class=n>spt_set</span><span class=p>[</span><span class=n>u</span><span class=p>]</span> <span class=o>=</span> <span class=kc>True</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>			<span class=k>for</span> <span class=n>v</span> <span class=ow>in</span> <span class=nb>range</span><span class=p>(</span><span class=bp>self</span><span class=o>.</span><span class=n>V</span><span class=p>):</span>
</span></span><span class=line><span class=cl>				<span class=k>if</span> <span class=p>(</span>
</span></span><span class=line><span class=cl>					<span class=bp>self</span><span class=o>.</span><span class=n>graph</span><span class=p>[</span><span class=n>u</span><span class=p>][</span><span class=n>v</span><span class=p>]</span> <span class=o>&gt;</span> <span class=mi>0</span>
</span></span><span class=line><span class=cl>					<span class=ow>and</span> <span class=n>spt_set</span><span class=p>[</span><span class=n>v</span><span class=p>]</span> <span class=o>==</span> <span class=kc>False</span>
</span></span><span class=line><span class=cl>					<span class=ow>and</span> <span class=n>dist</span><span class=p>[</span><span class=n>v</span><span class=p>]</span> <span class=o>&gt;</span> <span class=n>dist</span><span class=p>[</span><span class=n>u</span><span class=p>]</span> <span class=o>+</span> <span class=bp>self</span><span class=o>.</span><span class=n>graph</span><span class=p>[</span><span class=n>u</span><span class=p>][</span><span class=n>v</span><span class=p>]</span>
</span></span><span class=line><span class=cl>				<span class=p>):</span>
</span></span><span class=line><span class=cl>					<span class=n>dist</span><span class=p>[</span><span class=n>v</span><span class=p>]</span> <span class=o>=</span> <span class=n>dist</span><span class=p>[</span><span class=n>u</span><span class=p>]</span> <span class=o>+</span> <span class=bp>self</span><span class=o>.</span><span class=n>graph</span><span class=p>[</span><span class=n>u</span><span class=p>][</span><span class=n>v</span><span class=p>]</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>		<span class=nb>print</span><span class=p>(</span><span class=s2>&#34;Vertex </span><span class=se>\t</span><span class=s2> Distance from Source&#34;</span><span class=p>)</span>
</span></span><span class=line><span class=cl>		<span class=k>for</span> <span class=n>node</span> <span class=ow>in</span> <span class=nb>range</span><span class=p>(</span><span class=bp>self</span><span class=o>.</span><span class=n>V</span><span class=p>):</span>
</span></span><span class=line><span class=cl>			<span class=nb>print</span><span class=p>(</span><span class=sa>f</span><span class=s2>&#34;</span><span class=si>{</span><span class=n>node</span><span class=si>}</span><span class=s2> </span><span class=se>\t\t</span><span class=s2> </span><span class=si>{</span><span class=n>dist</span><span class=p>[</span><span class=n>node</span><span class=p>]</span><span class=si>}</span><span class=s2>&#34;</span><span class=p>)</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=c1># Example usage</span>
</span></span><span class=line><span class=cl><span class=n>g</span> <span class=o>=</span> <span class=n>Graph</span><span class=p>(</span><span class=mi>9</span><span class=p>)</span>
</span></span><span class=line><span class=cl><span class=n>g</span><span class=o>.</span><span class=n>graph</span> <span class=o>=</span> <span class=p>[</span>
</span></span><span class=line><span class=cl>	<span class=p>[</span><span class=mi>0</span><span class=p>,</span> <span class=mi>4</span><span class=p>,</span> <span class=mi>0</span><span class=p>,</span> <span class=mi>0</span><span class=p>,</span> <span class=mi>0</span><span class=p>,</span> <span class=mi>0</span><span class=p>,</span> <span class=mi>0</span><span class=p>,</span> <span class=mi>8</span><span class=p>,</span> <span class=mi>0</span><span class=p>],</span>
</span></span><span class=line><span class=cl>	<span class=p>[</span><span class=mi>4</span><span class=p>,</span> <span class=mi>0</span><span class=p>,</span> <span class=mi>8</span><span class=p>,</span> <span class=mi>0</span><span class=p>,</span> <span class=mi>0</span><span class=p>,</span> <span class=mi>0</span><span class=p>,</span> <span class=mi>0</span><span class=p>,</span> <span class=mi>11</span><span class=p>,</span> <span class=mi>0</span><span class=p>],</span>
</span></span><span class=line><span class=cl>	<span class=p>[</span><span class=mi>0</span><span class=p>,</span> <span class=mi>8</span><span class=p>,</span> <span class=mi>0</span><span class=p>,</span> <span class=mi>7</span><span class=p>,</span> <span class=mi>0</span><span class=p>,</span> <span class=mi>4</span><span class=p>,</span> <span class=mi>0</span><span class=p>,</span> <span class=mi>0</span><span class=p>,</span> <span class=mi>2</span><span class=p>],</span>
</span></span><span class=line><span class=cl>	<span class=p>[</span><span class=mi>0</span><span class=p>,</span> <span class=mi>0</span><span class=p>,</span> <span class=mi>7</span><span class=p>,</span> <span class=mi>0</span><span class=p>,</span> <span class=mi>9</span><span class=p>,</span> <span class=mi>14</span><span class=p>,</span> <span class=mi>0</span><span class=p>,</span> <span class=mi>0</span><span class=p>,</span> <span class=mi>0</span><span class=p>],</span>
</span></span><span class=line><span class=cl>	<span class=p>[</span><span class=mi>0</span><span class=p>,</span> <span class=mi>0</span><span class=p>,</span> <span class=mi>0</span><span class=p>,</span> <span class=mi>9</span><span class=p>,</span> <span class=mi>0</span><span class=p>,</span> <span class=mi>10</span><span class=p>,</span> <span class=mi>0</span><span class=p>,</span> <span class=mi>0</span><span class=p>,</span> <span class=mi>0</span><span class=p>],</span>
</span></span><span class=line><span class=cl>	<span class=p>[</span><span class=mi>0</span><span class=p>,</span> <span class=mi>0</span><span class=p>,</span> <span class=mi>4</span><span class=p>,</span> <span class=mi>14</span><span class=p>,</span> <span class=mi>10</span><span class=p>,</span> <span class=mi>0</span><span class=p>,</span> <span class=mi>2</span><span class=p>,</span> <span class=mi>0</span><span class=p>,</span> <span class=mi>0</span><span class=p>],</span>
</span></span><span class=line><span class=cl>	<span class=p>[</span><span class=mi>0</span><span class=p>,</span> <span class=mi>0</span><span class=p>,</span> <span class=mi>0</span><span class=p>,</span> <span class=mi>0</span><span class=p>,</span> <span class=mi>0</span><span class=p>,</span> <span class=mi>2</span><span class=p>,</span> <span class=mi>0</span><span class=p>,</span> <span class=mi>1</span><span class=p>,</span> <span class=mi>6</span><span class=p>],</span>
</span></span><span class=line><span class=cl>	<span class=p>[</span><span class=mi>8</span><span class=p>,</span> <span class=mi>11</span><span class=p>,</span> <span class=mi>0</span><span class=p>,</span> <span class=mi>0</span><span class=p>,</span> <span class=mi>0</span><span class=p>,</span> <span class=mi>0</span><span class=p>,</span> <span class=mi>1</span><span class=p>,</span> <span class=mi>0</span><span class=p>,</span> <span class=mi>7</span><span class=p>],</span>
</span></span><span class=line><span class=cl>	<span class=p>[</span><span class=mi>0</span><span class=p>,</span> <span class=mi>0</span><span class=p>,</span> <span class=mi>2</span><span class=p>,</span> <span class=mi>0</span><span class=p>,</span> <span class=mi>0</span><span class=p>,</span> <span class=mi>0</span><span class=p>,</span> <span class=mi>6</span><span class=p>,</span> <span class=mi>7</span><span class=p>,</span> <span class=mi>0</span><span class=p>],</span>
</span></span><span class=line><span class=cl><span class=p>]</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=n>g</span><span class=o>.</span><span class=n>dijkstra</span><span class=p>(</span><span class=mi>0</span><span class=p>)</span>
</span></span></code></pre></td></tr></table></div></div></li><li><p>Sample input/output with calculations if necessary</p></li><li><p>Course Learning Outcome</p><ul><li>To understand the basic concepts of distance vector routing</li><li>To understand the basic concepts of routing</li><li>To understand network optimization</li></ul></li><li><p>Conclusion<br>In conclusion, the distance vector routing program efficiently finds the shortest path between two nodes in a network. The code demonstrates key concepts such as graph representation, Dijkstra&rsquo;s algorithm, and shortest path calculation.</p></li><li><p>References</p><ol><li>James F Kurose and Keith W Ross, Computer Networking, A Top-Down Approach, Sixth edition, Pearson,2017.</li><li>Larry L Peterson and Bruce S Davie, Computer Networks, fifth edition, ELSEVIER</li></ol></li></ul><h2 id=microcontroller-lab>Microcontroller lab<a hidden class=anchor aria-hidden=true href=#microcontroller-lab>#</a></h2><h3 id=template-1>Template<a hidden class=anchor aria-hidden=true href=#template-1>#</a></h3><ol><li>Title of the experiment</li><li>Objective of the experiment</li><li>Brief theory about the experiment including instructions used in that program with proper syntax</li><li>Program with comments</li><li>Sample input/output with calculations if necessary</li><li>Course Learning Outcome</li><li>Conclusion</li><li>References</li></ol><h3 id=termwork-1a>Termwork 1a<a hidden class=anchor aria-hidden=true href=#termwork-1a>#</a></h3><ul><li><p>Title of the experiment<br>Observe the contents of the resister</p></li><li><p>Objective of the experiment
To observe the contents of the resister and to understand the basic concepts of ARM assembly language programming</p></li><li><p>Brief theory about the experiment including instructions used in that program with proper syntax</p><p>ARM Assembly language is a low-level programming language used for programming ARM processors. It provides direct access to the processor&rsquo;s features and allows precise control over the processor&rsquo;s behavior.</p><p>Here&rsquo;s a brief description of the ARM Assembly instructions and directives you&rsquo;ve asked about:</p><ul><li><code>AREA</code>: This directive is used to define a block of code or data. The syntax is AREA name, type, options. The name is a label that identifies the area. The type can be CODE (for code areas) or DATA (for data areas). The options can include READONLY (the area cannot be written to), ALIGN=n (align the area to a 2^n byte boundary), and others.</li><li><code>ONE</code>, <code>CODE</code>, <code>READONLY</code>: In your code, ONE is the name of the area, CODE indicates that this area contains code, and READONLY means that this area cannot be written to.</li><li><code>MOV</code>: This instruction copies a value into a register. The syntax is MOV Rd, Operand2. Rd is the destination register, and Operand2 is the value to be copied.</li><li><code>ADD</code>: This instruction adds two values and stores the result in a register. The syntax is ADD Rd, Rn, Operand2. Rd is the destination register, Rn is the first operand, and Operand2 is the second operand.</li><li><code>L BL</code>: BL is a branch instruction that calls a subroutine. The L label is the target of the branch. The BL instruction also stores the return address in the link register (LR).</li><li><code>END</code>: This directive marks the end of the assembly file. It&rsquo;s not required in all assemblers, but it&rsquo;s good practice to include it.</li></ul></li><li><p>Program with comments</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt id=hl-3-1><a class=lnlinks href=#hl-3-1>1</a>
</span><span class=lnt id=hl-3-2><a class=lnlinks href=#hl-3-2>2</a>
</span><span class=lnt id=hl-3-3><a class=lnlinks href=#hl-3-3>3</a>
</span><span class=lnt id=hl-3-4><a class=lnlinks href=#hl-3-4>4</a>
</span><span class=lnt id=hl-3-5><a class=lnlinks href=#hl-3-5>5</a>
</span><span class=lnt id=hl-3-6><a class=lnlinks href=#hl-3-6>6</a>
</span><span class=lnt id=hl-3-7><a class=lnlinks href=#hl-3-7>7</a>
</span><span class=lnt id=hl-3-8><a class=lnlinks href=#hl-3-8>8</a>
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-asm data-lang=asm><span class=line><span class=cl>	<span class=nf>AREA</span> <span class=no>ONE</span><span class=p>,</span> <span class=no>CODE</span><span class=p>,</span> <span class=no>READONLY</span>
</span></span><span class=line><span class=cl>	<span class=nf>ENTRY</span>
</span></span><span class=line><span class=cl>	<span class=nf>MOV</span> <span class=no>R0</span><span class=p>,</span> <span class=c1>#0X01
</span></span></span><span class=line><span class=cl><span class=c1></span>	<span class=nf>MOV</span> <span class=no>R1</span><span class=p>,</span> <span class=c1>#0X02
</span></span></span><span class=line><span class=cl><span class=c1></span>	<span class=nf>ADD</span> <span class=no>R2</span><span class=p>,</span> <span class=no>R1</span><span class=p>,</span> <span class=no>R0</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=nf>L</span>	<span class=no>B</span> <span class=no>L</span>
</span></span><span class=line><span class=cl>	<span class=nf>END</span>
</span></span></code></pre></td></tr></table></div></div></li><li><p>Sample input/output with calculations if necessary</p></li><li><p>Course Learning Outcome</p><ul><li>Understand the basic concepts of ARM assembly language</li><li>Understand the basic concepts of ARM assembly language programming</li></ul></li><li><p>Conclusion<br>In conclusion, the ARM assembly program efficiently adds two numbers and stores the result in a register. The code demonstrates key concepts such as register manipulation, memory access, and conditional branching.</p></li><li><p>References</p></li></ul><ol><li>Andrew N Sloss, Dominic Symes and Chris Wright, ARM system developers guide, Elsevier,
Morgan Kaufman publishers, 2008.</li><li>Shibu K V, “Introduction to Embedded Systems”, Tata McGraw Hill Education, Private Limited, 2nd Edition.</li></ol><h3 id=termwork-1b>Termwork 1b<a hidden class=anchor aria-hidden=true href=#termwork-1b>#</a></h3><ul><li><p>Title of the experiment<br>Develop an assembly language program to transfer a block of data from source to destination.</p></li><li><p>Objective of the experiment<br>To implement an assembly language program to transfer a block of data from source to destination and to understand the basic concepts of ARM assembly language programming for data processing</p></li><li><p>Brief theory about the experiment including instructions used in that program with proper syntax</p><p>In ARM programming, memory is organized into blocks that can be accessed by the processor. Each block has a unique address. The processor can read data from a memory block (load) or write data to a memory block (store).</p><ul><li><code>LOOP</code>: This is a label that marks the start of a loop. The BNE instruction later in the code branches back to this label to repeat the loop.</li><li><code>LDRH</code>: This instruction loads a halfword (2 bytes) from memory into a register. The syntax is LDRH Rd, [Rn], #offset. Rd is the destination register, Rn is the base register, and offset is the number of bytes to increment Rn after the load.</li><li><code>STRH</code>: This instruction stores a halfword (2 bytes) from a register to memory. The syntax is STRH Rd, [Rn], #offset. Rd is the source register, Rn is the base register, and offset is the number of bytes to increment Rn after the store.</li><li><code>SUBS</code>: This instruction subtracts a value from a register and updates the condition flags. The syntax is SUBS Rd, Rn, #immediate. Rd is the destination register, Rn is the first operand, and immediate is the value to subtract.</li><li><code>BNE</code>: This instruction branches to a label if the Zero flag is not set (i.e., the last comparison or arithmetic operation did not result in zero). The syntax is BNE label.</li><li><code>FBLOCK</code>: This is a label that marks the start of a memory block. The DCW directive following this label defines the contents of the block.</li><li><code>DCW</code>: This directive defines a constant word (4 bytes) in memory. The syntax is DCW value. You can specify multiple values, separated by commas.</li><li><code>SBLOCK</code>: This is another label that marks the start of a memory block. The DCW directive following this label defines the contents of the block.</li></ul></li><li><p>Program with comments</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt id=hl-4-1><a class=lnlinks href=#hl-4-1> 1</a>
</span><span class=lnt id=hl-4-2><a class=lnlinks href=#hl-4-2> 2</a>
</span><span class=lnt id=hl-4-3><a class=lnlinks href=#hl-4-3> 3</a>
</span><span class=lnt id=hl-4-4><a class=lnlinks href=#hl-4-4> 4</a>
</span><span class=lnt id=hl-4-5><a class=lnlinks href=#hl-4-5> 5</a>
</span><span class=lnt id=hl-4-6><a class=lnlinks href=#hl-4-6> 6</a>
</span><span class=lnt id=hl-4-7><a class=lnlinks href=#hl-4-7> 7</a>
</span><span class=lnt id=hl-4-8><a class=lnlinks href=#hl-4-8> 8</a>
</span><span class=lnt id=hl-4-9><a class=lnlinks href=#hl-4-9> 9</a>
</span><span class=lnt id=hl-4-10><a class=lnlinks href=#hl-4-10>10</a>
</span><span class=lnt id=hl-4-11><a class=lnlinks href=#hl-4-11>11</a>
</span><span class=lnt id=hl-4-12><a class=lnlinks href=#hl-4-12>12</a>
</span><span class=lnt id=hl-4-13><a class=lnlinks href=#hl-4-13>13</a>
</span><span class=lnt id=hl-4-14><a class=lnlinks href=#hl-4-14>14</a>
</span><span class=lnt id=hl-4-15><a class=lnlinks href=#hl-4-15>15</a>
</span><span class=lnt id=hl-4-16><a class=lnlinks href=#hl-4-16>16</a>
</span><span class=lnt id=hl-4-17><a class=lnlinks href=#hl-4-17>17</a>
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-asm data-lang=asm><span class=line><span class=cl>	<span class=nf>AREA</span> <span class=no>ONE</span><span class=p>,</span> <span class=no>CODE</span><span class=p>,</span> <span class=no>READONLY</span>
</span></span><span class=line><span class=cl>		<span class=nf>ENTRY</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>		<span class=nf>MOV</span> <span class=no>R5</span><span class=p>,</span> <span class=c1>#10
</span></span></span><span class=line><span class=cl><span class=c1></span>		<span class=nf>LDR</span> <span class=no>R0</span><span class=p>,</span> <span class=err>=</span><span class=no>FBLOCK</span>   <span class=c1>; Load the address of FBLOCK into R0
</span></span></span><span class=line><span class=cl><span class=c1></span>		<span class=nf>LDR</span> <span class=no>R2</span><span class=p>,</span> <span class=err>=</span><span class=no>SBLOCK</span>   <span class=c1>; Load the address of SBLOCK into R2
</span></span></span><span class=line><span class=cl><span class=c1></span>
</span></span><span class=line><span class=cl><span class=nf>LOOP</span>	<span class=no>LDRH</span> <span class=no>R1</span><span class=p>,</span> <span class=p>[</span><span class=no>R0</span><span class=p>],</span> <span class=c1>#2  ; Load 2 bytes from the source (increment R0 by 2)
</span></span></span><span class=line><span class=cl><span class=c1></span>		<span class=nf>STRH</span> <span class=no>R1</span><span class=p>,</span> <span class=p>[</span><span class=no>R2</span><span class=p>],</span> <span class=c1>#2  ; Store 2 bytes to the destination (increment R2 by 2)
</span></span></span><span class=line><span class=cl><span class=c1></span>		<span class=nf>SUBS</span> <span class=no>R5</span><span class=p>,</span> <span class=no>R5</span><span class=p>,</span> <span class=c1>#1    ; Subtract 1 from R5
</span></span></span><span class=line><span class=cl><span class=c1></span>		<span class=nf>BNE</span> <span class=no>LOOP</span>           <span class=c1>; Branch back to LOOP if R5 is not zero
</span></span></span><span class=line><span class=cl><span class=c1></span>
</span></span><span class=line><span class=cl><span class=nf>L</span>		<span class=no>B</span> <span class=no>L</span>                <span class=c1>; Infinite loop (useful for preventing the program from falling through)
</span></span></span><span class=line><span class=cl><span class=c1></span>
</span></span><span class=line><span class=cl><span class=nf>FBLOCK</span> <span class=no>DCW</span> <span class=mi>0X1234</span><span class=p>,</span> <span class=mi>0X5678</span><span class=p>,</span> <span class=mi>0x2652</span><span class=p>,</span> <span class=mi>0x1124</span>
</span></span><span class=line><span class=cl>	<span class=nf>AREA</span> <span class=no>MYDATA</span><span class=p>,</span> <span class=no>DATA</span><span class=p>,</span> <span class=no>READWRITE</span>
</span></span><span class=line><span class=cl><span class=nf>SBLOCK</span> <span class=no>DCW</span> <span class=mi>0</span>
</span></span></code></pre></td></tr></table></div></div></li><li><p>Sample input/output with calculations if necessary</p></li><li><p>Course Learning Outcome</p><ul><li>Understand the basic concepts of loops in ARM assembly language</li><li>Understanding the basic concepts of ARM assembly language programming for data processing</li><li>Understanding the concepts of FBLOCK and SBLOCK in ARM assembly language programming for data processing</li></ul></li><li><p>Conclusion<br>In conclusion, the ARM assembly program efficiently transfers a block of data from source to destination using a loop-based approach. The code demonstrates key concepts such as register manipulation, memory access, and conditional branching.</p></li><li><p>References</p></li></ul><ol><li>Andrew N Sloss, Dominic Symes and Chris Wright, ARM system developers guide, Elsevier,
Morgan Kaufman publishers, 2008.</li><li>Shibu K V, “Introduction to Embedded Systems”, Tata McGraw Hill Education, Private Limited, 2nd Edition.</li></ol><h3 id=termwork-2-1>Termwork 2<a hidden class=anchor aria-hidden=true href=#termwork-2-1>#</a></h3><ul><li><p>Title of the experiment<br>Write an assembly program to add 16 bit numbers and store the result in internal RAM</p></li><li><p>Objective of the experiment<br>To implement an assembly program to add 16 bit numbers and store the result in internal RAM and to understand the basic concepts of ARM assembly language programming for data processing</p></li><li><p>Brief theory about the experiment including instructions used in that program with proper syntax<br>This ARM Assembly code performs the sum of a series of half-word (16-bit) values stored in memory and stores the result in another memory location.</p></li><li><p><code>LDR R1, =FBLOCK</code>: This line loads the address of the FBLOCK memory area into register R1.</p></li><li><p><code>LDR R2, =RESULT</code>: This line loads the address of the RESULT memory area into register R2</p></li><li><p><code>LOOP LDRH R3, [R1], #2</code>: This line starts a loop. It loads a half-word value from the memory address in R1 into register R3, then increments R1 by 2 (to point to the next half-word).</p></li><li><p><code>ADD R4, R4, R3</code>: This line adds the value in R3 to the value in R4, storing the result back in R4.</p></li><li><p><code>BNE LOOP</code>: If the value in R0 is not zero (i.e., the loop is not finished), this line branches back to the LOOP label.</p></li><li><p><code>FBLOCK DCW 0X1111, 0X2222, 0X3333, 0X4444, 0X5555, 0X6666, 0X7777</code>: This line defines a block of memory with the specified half-word values.</p></li><li><p><code>RESULT DCD 0</code>: This line defines a word in memory with the initial value 0. This is where the result of the sum is stored.</p></li><li><p>Program with comments</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt id=hl-5-1><a class=lnlinks href=#hl-5-1> 1</a>
</span><span class=lnt id=hl-5-2><a class=lnlinks href=#hl-5-2> 2</a>
</span><span class=lnt id=hl-5-3><a class=lnlinks href=#hl-5-3> 3</a>
</span><span class=lnt id=hl-5-4><a class=lnlinks href=#hl-5-4> 4</a>
</span><span class=lnt id=hl-5-5><a class=lnlinks href=#hl-5-5> 5</a>
</span><span class=lnt id=hl-5-6><a class=lnlinks href=#hl-5-6> 6</a>
</span><span class=lnt id=hl-5-7><a class=lnlinks href=#hl-5-7> 7</a>
</span><span class=lnt id=hl-5-8><a class=lnlinks href=#hl-5-8> 8</a>
</span><span class=lnt id=hl-5-9><a class=lnlinks href=#hl-5-9> 9</a>
</span><span class=lnt id=hl-5-10><a class=lnlinks href=#hl-5-10>10</a>
</span><span class=lnt id=hl-5-11><a class=lnlinks href=#hl-5-11>11</a>
</span><span class=lnt id=hl-5-12><a class=lnlinks href=#hl-5-12>12</a>
</span><span class=lnt id=hl-5-13><a class=lnlinks href=#hl-5-13>13</a>
</span><span class=lnt id=hl-5-14><a class=lnlinks href=#hl-5-14>14</a>
</span><span class=lnt id=hl-5-15><a class=lnlinks href=#hl-5-15>15</a>
</span><span class=lnt id=hl-5-16><a class=lnlinks href=#hl-5-16>16</a>
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-asm data-lang=asm><span class=line><span class=cl>	<span class=nf>AREA</span> <span class=no>THREE</span><span class=p>,</span> <span class=no>CODE</span><span class=p>,</span> <span class=no>READONLY</span>
</span></span><span class=line><span class=cl><span class=nf>ENTRY</span>
</span></span><span class=line><span class=cl>			<span class=nf>MOV</span> <span class=no>R0</span><span class=p>,</span> <span class=c1>#10
</span></span></span><span class=line><span class=cl><span class=c1></span>			<span class=nf>MOV</span> <span class=no>R4</span><span class=p>,</span> <span class=c1>#0000
</span></span></span><span class=line><span class=cl><span class=c1></span>			<span class=nf>LDR</span> <span class=no>R1</span><span class=p>,</span> <span class=err>=</span><span class=no>FBLOCK</span>
</span></span><span class=line><span class=cl>			<span class=nf>LDR</span> <span class=no>R2</span><span class=p>,</span> <span class=err>=</span><span class=no>RESULT</span>
</span></span><span class=line><span class=cl><span class=nf>LOOP</span>	<span class=no>LDRH</span> <span class=no>R3</span><span class=p>,</span> <span class=p>[</span><span class=no>R1</span><span class=p>],</span> <span class=c1>#2 ; Use LDRH to load a half-word (16-bit) value
</span></span></span><span class=line><span class=cl><span class=c1></span>			<span class=nf>ADD</span> <span class=no>R4</span><span class=p>,</span> <span class=no>R4</span><span class=p>,</span> <span class=no>R3</span>
</span></span><span class=line><span class=cl>			<span class=nf>STR</span> <span class=no>R4</span><span class=p>,</span> <span class=p>[</span><span class=no>R2</span><span class=p>],</span> <span class=c1>#4 ; Use post-indexed addressing mode to store the result
</span></span></span><span class=line><span class=cl><span class=c1></span>			<span class=nf>SUBS</span> <span class=no>R0</span><span class=p>,</span> <span class=c1>#1
</span></span></span><span class=line><span class=cl><span class=c1></span>			<span class=nf>BNE</span> <span class=no>LOOP</span>
</span></span><span class=line><span class=cl><span class=nf>L</span>			<span class=no>B</span> <span class=no>L</span>
</span></span><span class=line><span class=cl><span class=nf>FBLOCK</span> <span class=no>DCW</span> <span class=mi>0X1111</span><span class=p>,</span> <span class=mi>0X2222</span><span class=p>,</span> <span class=mi>0X3333</span><span class=p>,</span> <span class=mi>0X4444</span><span class=p>,</span> <span class=mi>0X5555</span><span class=p>,</span> <span class=mi>0X6666</span><span class=p>,</span> <span class=mi>0X7777</span>
</span></span><span class=line><span class=cl>			<span class=nf>AREA</span> <span class=no>MYDATA</span><span class=p>,</span> <span class=no>DATA</span><span class=p>,</span> <span class=no>READWRITE</span>
</span></span><span class=line><span class=cl><span class=nf>RESULT</span> <span class=no>DCD</span> <span class=mi>0</span>
</span></span><span class=line><span class=cl>	<span class=nf>END</span>
</span></span></code></pre></td></tr></table></div></div></li><li><p>Sample input/output with calculations if necessary</p></li><li><p>Course Learning Outcome</p><ul><li>Understand various addressing modes in ARM assembly language</li><li>Understand LDRH instruction in ARM assembly language programming for data processing</li><li>Understand the concepts of FBLOCK and SBLOCK in ARM assembly language programming for data processing</li></ul></li><li><p>Conclusion<br>In conclusion, the ARM assembly program efficiently adds a series of half-word values and stores the result in a memory location. The code demonstrates key concepts such as register manipulation, memory access, and conditional branching.</p></li><li><p>References</p></li></ul><ol><li>Andrew N Sloss, Dominic Symes and Chris Wright, ARM system developers guide, Elsevier,
Morgan Kaufman publishers, 2008.</li><li>Shibu K V, “Introduction to Embedded Systems”, Tata McGraw Hill Education, Private Limited, 2nd Edition.</li></ol><h3 id=termwork-3-1>Termwork 3<a hidden class=anchor aria-hidden=true href=#termwork-3-1>#</a></h3><ul><li><p>Title of the experiment<br>Find the factorial of a number and store the result in internal RAM</p></li><li><p>Objective of the experiment<br>To implement an assembly language program to find the factorial of a number and store the result in internal RAM</p></li><li><p>Brief theory about the experiment including instructions used in that program with proper syntax</p><p>In the provided ARM Assembly code, the factorial of a number is calculated using a loop. The loop starts with the number (in this case, 5) and multiplies it with the result of the previous multiplication (initially set to 1). The number is then decremented by 1, and the process repeats until the number reaches 0.</p><p>Here&rsquo;s a brief description of the MUL instruction in ARM Assembly:</p><ul><li><code>MUL</code>: This instruction multiplies two registers and stores the result in a third register. The syntax is MUL Rd, Rm, Rs. Rd is the destination register, Rm is the first operand (multiplicand), and Rs is the second operand (multiplier). In the provided code, MUL R3, R2, R1 multiplies the contents of R2 and R1 and stores the result in R3.</li></ul></li><li><p>Program with comments</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt id=hl-6-1><a class=lnlinks href=#hl-6-1> 1</a>
</span><span class=lnt id=hl-6-2><a class=lnlinks href=#hl-6-2> 2</a>
</span><span class=lnt id=hl-6-3><a class=lnlinks href=#hl-6-3> 3</a>
</span><span class=lnt id=hl-6-4><a class=lnlinks href=#hl-6-4> 4</a>
</span><span class=lnt id=hl-6-5><a class=lnlinks href=#hl-6-5> 5</a>
</span><span class=lnt id=hl-6-6><a class=lnlinks href=#hl-6-6> 6</a>
</span><span class=lnt id=hl-6-7><a class=lnlinks href=#hl-6-7> 7</a>
</span><span class=lnt id=hl-6-8><a class=lnlinks href=#hl-6-8> 8</a>
</span><span class=lnt id=hl-6-9><a class=lnlinks href=#hl-6-9> 9</a>
</span><span class=lnt id=hl-6-10><a class=lnlinks href=#hl-6-10>10</a>
</span><span class=lnt id=hl-6-11><a class=lnlinks href=#hl-6-11>11</a>
</span><span class=lnt id=hl-6-12><a class=lnlinks href=#hl-6-12>12</a>
</span><span class=lnt id=hl-6-13><a class=lnlinks href=#hl-6-13>13</a>
</span><span class=lnt id=hl-6-14><a class=lnlinks href=#hl-6-14>14</a>
</span><span class=lnt id=hl-6-15><a class=lnlinks href=#hl-6-15>15</a>
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-asm data-lang=asm><span class=line><span class=cl>	<span class=nf>AREA</span> <span class=no>ONE</span><span class=p>,</span> <span class=no>CODE</span><span class=p>,</span> <span class=no>READONLY</span>
</span></span><span class=line><span class=cl>	<span class=nf>ENTRY</span>
</span></span><span class=line><span class=cl>		<span class=nf>MOV</span> <span class=no>R1</span><span class=p>,</span> <span class=c1>#5	; Set the initial value for the factorial
</span></span></span><span class=line><span class=cl><span class=c1></span>		<span class=nf>MOV</span> <span class=no>R2</span><span class=p>,</span> <span class=c1>#1	; Initialize the result to 1
</span></span></span><span class=line><span class=cl><span class=c1></span>
</span></span><span class=line><span class=cl><span class=nf>L</span>		<span class=no>MUL</span> <span class=no>R3</span><span class=p>,</span> <span class=no>R2</span><span class=p>,</span> <span class=no>R1</span> <span class=c1>; Multiply the result by the current value of R1 and store in R3
</span></span></span><span class=line><span class=cl><span class=c1></span>		<span class=nf>MOV</span> <span class=no>R2</span><span class=p>,</span> <span class=no>R3</span>      <span class=c1>; Move the result from R3 to R2
</span></span></span><span class=line><span class=cl><span class=c1></span>		<span class=nf>SUBS</span> <span class=no>R1</span><span class=p>,</span> <span class=no>R1</span><span class=p>,</span> <span class=c1>#1 ; Decrement R1
</span></span></span><span class=line><span class=cl><span class=c1></span>		<span class=nf>BNE</span> <span class=no>L</span>           <span class=c1>; Branch back to L if R1 is not zero
</span></span></span><span class=line><span class=cl><span class=c1></span>
</span></span><span class=line><span class=cl>		<span class=c1>; At this point, R2 contains the factorial result
</span></span></span><span class=line><span class=cl><span class=c1></span>
</span></span><span class=line><span class=cl>		<span class=c1>; You can use R2 or store the result in another register/memory location
</span></span></span><span class=line><span class=cl><span class=c1></span>
</span></span><span class=line><span class=cl>	<span class=nf>END</span>
</span></span></code></pre></td></tr></table></div></div></li><li><p>Sample input/output with calculations if necessary</p></li><li><p>Course Learning Outcome</p><ul><li>Understanding the MUL intruction in ARM assembly language programming for data processing</li><li>Understanding the concepts of looping in ARM assembly language programming for data processing</li></ul></li><li><p>Conclusion<br>In conclusion, the ARM assembly program efficiently calculates the factorial of a number using a loop-based approach. The code demonstrates key concepts such as register manipulation, memory access, and conditional branching.</p></li><li><p>References</p></li></ul><ol><li>Andrew N Sloss, Dominic Symes and Chris Wright, ARM system developers guide, Elsevier,
Morgan Kaufman publishers, 2008.</li><li>Shibu K V, “Introduction to Embedded Systems”, Tata McGraw Hill Education, Private Limited, 2nd Edition.</li></ol><h3 id=termwork-4-1>Termwork 4<a hidden class=anchor aria-hidden=true href=#termwork-4-1>#</a></h3><ul><li><p>Title of the experiment<br>Write an assembly language program to find the largetst number in an array of 32 bit numbers amd store the result in internal RAM</p></li><li><p>Objective of the experiment<br>To implement an assembly language program to find the largetst number in an array of 32 bit numbers amd store the result in internal RAM</p></li><li><p>Brief theory about the experiment including instructions used in that program with proper syntax<br>In ARM programming, memory is organized into blocks that can be accessed by the processor. Each block has a unique address. The processor can read data from a memory block (load) or write data to a memory block (store).</p><p>The CMP instruction in ARM Assembly compares two values and sets the condition flags based on the result. These flags can then be used by subsequent branch instructions to control the flow of the program.</p><p>Here&rsquo;s a brief description of the ARM Assembly instructions and directives in your code:</p><ul><li><code>LDR</code>: This instruction loads a word (4 bytes) from memory into a register. The syntax is LDR Rd, [Rn], #offset. Rd is the destination register, Rn is the base register, and offset is the number of bytes to increment Rn after the load.</li><li><code>CMP</code>: This instruction compares two registers and sets the condition flags based on the result. The syntax is CMP Rn, Operand2. Rn is the first operand, and Operand2 is the second operand.</li><li><code>BHI</code>: This instruction branches to a label if the last comparison resulted in a higher value (unsigned). The syntax is BHI label.</li><li><code>DCD</code>: This directive defines a constant doubleword (8 bytes) in memory. The syntax is DCD value. You can specify multiple values, separated by commas.</li></ul></li><li><p>Program with comments</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt id=hl-7-1><a class=lnlinks href=#hl-7-1> 1</a>
</span><span class=lnt id=hl-7-2><a class=lnlinks href=#hl-7-2> 2</a>
</span><span class=lnt id=hl-7-3><a class=lnlinks href=#hl-7-3> 3</a>
</span><span class=lnt id=hl-7-4><a class=lnlinks href=#hl-7-4> 4</a>
</span><span class=lnt id=hl-7-5><a class=lnlinks href=#hl-7-5> 5</a>
</span><span class=lnt id=hl-7-6><a class=lnlinks href=#hl-7-6> 6</a>
</span><span class=lnt id=hl-7-7><a class=lnlinks href=#hl-7-7> 7</a>
</span><span class=lnt id=hl-7-8><a class=lnlinks href=#hl-7-8> 8</a>
</span><span class=lnt id=hl-7-9><a class=lnlinks href=#hl-7-9> 9</a>
</span><span class=lnt id=hl-7-10><a class=lnlinks href=#hl-7-10>10</a>
</span><span class=lnt id=hl-7-11><a class=lnlinks href=#hl-7-11>11</a>
</span><span class=lnt id=hl-7-12><a class=lnlinks href=#hl-7-12>12</a>
</span><span class=lnt id=hl-7-13><a class=lnlinks href=#hl-7-13>13</a>
</span><span class=lnt id=hl-7-14><a class=lnlinks href=#hl-7-14>14</a>
</span><span class=lnt id=hl-7-15><a class=lnlinks href=#hl-7-15>15</a>
</span><span class=lnt id=hl-7-16><a class=lnlinks href=#hl-7-16>16</a>
</span><span class=lnt id=hl-7-17><a class=lnlinks href=#hl-7-17>17</a>
</span><span class=lnt id=hl-7-18><a class=lnlinks href=#hl-7-18>18</a>
</span><span class=lnt id=hl-7-19><a class=lnlinks href=#hl-7-19>19</a>
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-asm data-lang=asm><span class=line><span class=cl>	<span class=nf>AREA</span> <span class=no>ONE</span><span class=p>,</span> <span class=no>CODE</span><span class=p>,</span> <span class=no>READONLY</span>
</span></span><span class=line><span class=cl>		<span class=nf>ENTRY</span>
</span></span><span class=line><span class=cl>			<span class=nf>MOV</span> <span class=no>R5</span><span class=p>,</span> <span class=c1>#6
</span></span></span><span class=line><span class=cl><span class=c1></span>			<span class=nf>LDR</span> <span class=no>R1</span><span class=p>,</span> <span class=err>=</span><span class=no>VALUE1</span>
</span></span><span class=line><span class=cl>			<span class=nf>LDR</span> <span class=no>R2</span><span class=p>,</span> <span class=p>[</span><span class=no>R1</span><span class=p>],</span> <span class=c1>#4
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=nf>LOOP</span>
</span></span><span class=line><span class=cl>			<span class=nf>LDR</span> <span class=no>R4</span><span class=p>,</span> <span class=p>[</span><span class=no>R1</span><span class=p>],</span> <span class=c1>#4
</span></span></span><span class=line><span class=cl><span class=c1></span>			<span class=nf>CMP</span> <span class=no>R2</span><span class=p>,</span> <span class=no>R4</span>
</span></span><span class=line><span class=cl>			<span class=nf>BHI</span> <span class=no>LOOP1</span>
</span></span><span class=line><span class=cl>			<span class=nf>MOV</span> <span class=no>R2</span><span class=p>,</span> <span class=no>R4</span>
</span></span><span class=line><span class=cl><span class=nf>LOOP1</span> <span class=no>SUBS</span> <span class=no>R5</span><span class=p>,</span> <span class=c1>#1
</span></span></span><span class=line><span class=cl><span class=c1></span>		<span class=nf>BNE</span> <span class=no>LOOP</span>
</span></span><span class=line><span class=cl>		<span class=nf>LDR</span> <span class=no>R6</span><span class=p>,</span> <span class=err>=</span><span class=no>RESULT</span>
</span></span><span class=line><span class=cl>		<span class=nf>STR</span> <span class=no>R2</span><span class=p>,</span> <span class=p>[</span><span class=no>R6</span><span class=p>]</span>
</span></span><span class=line><span class=cl><span class=nf>L</span>		<span class=no>B</span> <span class=no>L</span>
</span></span><span class=line><span class=cl><span class=nf>VALUE1</span> <span class=no>DCD</span> <span class=mi>0X44444444</span><span class=p>,</span> <span class=mi>0X22222222</span><span class=p>,</span> <span class=mi>0X11111111</span><span class=p>,</span> <span class=mi>0X22222222</span><span class=p>,</span> <span class=mi>0XAAAAAAAA</span><span class=p>,</span> <span class=mi>0X88888888</span><span class=p>,</span> <span class=mi>0X99999999</span>
</span></span><span class=line><span class=cl>	<span class=nf>AREA</span> <span class=no>DATA2</span><span class=p>,</span> <span class=no>DATA</span><span class=p>,</span> <span class=no>READWRITE</span>
</span></span><span class=line><span class=cl><span class=nf>RESULT</span> <span class=no>DCD</span> <span class=mi>0</span>
</span></span><span class=line><span class=cl>	<span class=nf>END</span>
</span></span></code></pre></td></tr></table></div></div></li><li><p>Sample input/output with calculations if necessary</p></li><li><p>Course Learning Outcome</p><ul><li>Understand the basic concepts of ARM assembly language</li><li>Understand the basic concepts of ARM assembly language programming</li><li>Understand the basic concepts of ARM assembly language programming for data processing</li><li>Understand the basic concepts of ARM assembly language programming for data processing using arrays</li></ul></li><li><p>Conclusion<br>In conclusion, the ARM assembly program efficiently finds the maximum value in an array using a loop-based approach. The code demonstrates key concepts such as register manipulation, memory access, and conditional branching.</p></li><li><p>References</p></li></ul><ol><li>Andrew N Sloss, Dominic Symes and Chris Wright, ARM system developers guide, Elsevier,
Morgan Kaufman publishers, 2008.</li><li>Shibu K V, “Introduction to Embedded Systems”, Tata McGraw Hill Education, Private Limited, 2nd Edition.</li></ol><h3 id=termwork-5>Termwork 5<a hidden class=anchor aria-hidden=true href=#termwork-5>#</a></h3><ul><li><p>Title of the experiment<br>Swapping of the digits in ARM assembly language</p></li><li><p>Objective of the experiment</p></li><li><p>Brief theory about the experiment including instructions used in that program with proper syntax</p><p><strong>Instructions</strong></p><ul><li><code>MOV R8, #4</code>: Initializes register R8 with the value 4.</li><li><code>LDR R2</code>, <code>=CVALUE</code> and <code>LDR R3</code>, <code>=DVALUE</code>: Load the addresses of the memory blocks labeled CVALUE and DVALUE into registers R2 and R3, respectively.</li><li>The <code>LOOP0</code> block loads values from the memory blocks pointed to by R2 and R3 into R1, decrementing R8 each time. This loop continues until R8 equals 0.</li><li>The second <code>START</code> block initializes <code>R5</code> with 3 and <code>R7</code> with 0, and loads the address of <code>DVALUE</code> into <code>R1</code>.</li><li>The <code>LOOP</code> block loads a value from the memory block pointed to by <code>R1</code> into <code>R2</code>, compares it with the value in <code>R3</code>, and if <code>R2</code> is less than <code>R3</code>, it jumps to <code>LOOP2</code>. If not, it stores <code>R2</code> and <code>R3</code> into the memory block pointed to by <code>R1</code>, sets <code>R7</code> to 1, and increments <code>R1</code> by 4.</li><li>The <code>LOOP2</code> block decrements <code>R5</code> by 1 each time it&rsquo;s executed. If <code>R5</code> is not 0, it jumps back to LOOP. If <code>R5</code> is 0, it checks if R7 is 0, and if not, it jumps to START1 (which is not defined in the provided code).</li><li><code>NOP</code> instructions are <strong>no-operation instructions</strong> that do nothing. They&rsquo;re often used for timing purposes or to occupy space that will be replaced with useful instructions later.</li><li><code>CVALUE</code> and <code>DVALUE</code> are memory blocks defined in the code. <code>CVALUE</code> contains four 32-bit values, and <code>DVALUE</code> is initialized with a single 0.</li></ul></li><li><p>Program with comments</p></li><li><p>Sample input/output with calculations if necessary</p></li><li><p>Course Learning Outcome</p><ul><li>Understand the basic concepts of memory instructions in ARM assembly language</li><li>Understanding the concepts regarding the swap instructions</li></ul></li><li><p>Conclusion</p><ul><li>In conclusion, the ARM assembly program efficiently swaps the digits of a number using a loop-based approach. The code demonstrates key concepts such as register manipulation, memory access, and conditional branching.</li></ul></li><li><p>References</p></li></ul><ol><li>Andrew N Sloss, Dominic Symes and Chris Wright, ARM system developers guide, Elsevier,
Morgan Kaufman publishers, 2008.</li><li>Shibu K V, “Introduction to Embedded Systems”, Tata McGraw Hill Education, Private Limited, 2nd Edition.</li></ol></div><footer class=post-footer><ul class=post-tags></ul><nav class=paginav><a class=next href=https://aumpauskar.github.io/blog/posts/web/react/><span class=title>Next »</span><br><span>Building websites with React</span></a></nav><div class=share-buttons><a target=_blank rel="noopener noreferrer" aria-label="share Lab expriments and termworks on x" href="https://x.com/intent/tweet/?text=Lab%20expriments%20and%20termworks&amp;url=https%3a%2f%2faumpauskar.github.io%2fblog%2fposts%2fmisc%2flab_expts%2f&amp;hashtags="><svg viewBox="0 0 512 512" height="30" width="30" fill="currentcolor"><path d="M512 62.554V449.446C512 483.97 483.97 512 449.446 512H62.554C28.03 512 0 483.97.0 449.446V62.554C0 28.03 28.029.0 62.554.0H449.446C483.971.0 512 28.03 512 62.554zM269.951 190.75 182.567 75.216H56L207.216 272.95 63.9 436.783h61.366L235.9 310.383l96.667 126.4H456L298.367 228.367l134-153.151H371.033zM127.633 110h36.468l219.38 290.065H349.5z"/></svg></a><a target=_blank rel="noopener noreferrer" aria-label="share Lab expriments and termworks on linkedin" href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3a%2f%2faumpauskar.github.io%2fblog%2fposts%2fmisc%2flab_expts%2f&amp;title=Lab%20expriments%20and%20termworks&amp;summary=Lab%20expriments%20and%20termworks&amp;source=https%3a%2f%2faumpauskar.github.io%2fblog%2fposts%2fmisc%2flab_expts%2f"><svg viewBox="0 0 512 512" height="30" width="30" fill="currentcolor"><path d="M449.446.0C483.971.0 512 28.03 512 62.554v386.892C512 483.97 483.97 512 449.446 512H62.554c-34.524.0-62.554-28.03-62.554-62.554V62.554c0-34.524 28.029-62.554 62.554-62.554h386.892zM160.461 423.278V197.561h-75.04v225.717h75.04zm270.539.0V293.839c0-69.333-37.018-101.586-86.381-101.586-39.804.0-57.634 21.891-67.617 37.266v-31.958h-75.021c.995 21.181.0 225.717.0 225.717h75.02V297.222c0-6.748.486-13.492 2.474-18.315 5.414-13.475 17.767-27.434 38.494-27.434 27.135.0 38.007 20.707 38.007 51.037v120.768H431zM123.448 88.722C97.774 88.722 81 105.601 81 127.724c0 21.658 16.264 39.002 41.455 39.002h.484c26.165.0 42.452-17.344 42.452-39.002-.485-22.092-16.241-38.954-41.943-39.002z"/></svg></a><a target=_blank rel="noopener noreferrer" aria-label="share Lab expriments and termworks on reddit" href="https://reddit.com/submit?url=https%3a%2f%2faumpauskar.github.io%2fblog%2fposts%2fmisc%2flab_expts%2f&title=Lab%20expriments%20and%20termworks"><svg viewBox="0 0 512 512" height="30" width="30" fill="currentcolor"><path d="M449.446.0C483.971.0 512 28.03 512 62.554v386.892C512 483.97 483.97 512 449.446 512H62.554c-34.524.0-62.554-28.03-62.554-62.554V62.554c0-34.524 28.029-62.554 62.554-62.554h386.892zM446 265.638c0-22.964-18.616-41.58-41.58-41.58-11.211.0-21.361 4.457-28.841 11.666-28.424-20.508-67.586-33.757-111.204-35.278l18.941-89.121 61.884 13.157c.756 15.734 13.642 28.29 29.56 28.29 16.407.0 29.706-13.299 29.706-29.701.0-16.403-13.299-29.702-29.706-29.702-11.666.0-21.657 6.792-26.515 16.578l-69.105-14.69c-1.922-.418-3.939-.042-5.585 1.036-1.658 1.073-2.811 2.761-3.224 4.686l-21.152 99.438c-44.258 1.228-84.046 14.494-112.837 35.232-7.468-7.164-17.589-11.591-28.757-11.591-22.965.0-41.585 18.616-41.585 41.58.0 16.896 10.095 31.41 24.568 37.918-.639 4.135-.99 8.328-.99 12.576.0 63.977 74.469 115.836 166.33 115.836s166.334-51.859 166.334-115.836c0-4.218-.347-8.387-.977-12.493 14.564-6.47 24.735-21.034 24.735-38.001zM326.526 373.831c-20.27 20.241-59.115 21.816-70.534 21.816-11.428.0-50.277-1.575-70.522-21.82-3.007-3.008-3.007-7.882.0-10.889 3.003-2.999 7.882-3.003 10.885.0 12.777 12.781 40.11 17.317 59.637 17.317 19.522.0 46.86-4.536 59.657-17.321 3.016-2.999 7.886-2.995 10.885.008 3.008 3.011 3.003 7.882-.008 10.889zm-5.23-48.781c-16.373.0-29.701-13.324-29.701-29.698.0-16.381 13.328-29.714 29.701-29.714 16.378.0 29.706 13.333 29.706 29.714.0 16.374-13.328 29.698-29.706 29.698zM160.91 295.348c0-16.381 13.328-29.71 29.714-29.71 16.369.0 29.689 13.329 29.689 29.71.0 16.373-13.32 29.693-29.689 29.693-16.386.0-29.714-13.32-29.714-29.693z"/></svg></a><a target=_blank rel="noopener noreferrer" aria-label="share Lab expriments and termworks on facebook" href="https://facebook.com/sharer/sharer.php?u=https%3a%2f%2faumpauskar.github.io%2fblog%2fposts%2fmisc%2flab_expts%2f"><svg viewBox="0 0 512 512" height="30" width="30" fill="currentcolor"><path d="M449.446.0C483.971.0 512 28.03 512 62.554v386.892C512 483.97 483.97 512 449.446 512H342.978V319.085h66.6l12.672-82.621h-79.272v-53.617c0-22.603 11.073-44.636 46.58-44.636H425.6v-70.34s-32.71-5.582-63.982-5.582c-65.288.0-107.96 39.569-107.96 111.204v62.971h-72.573v82.621h72.573V512h-191.104c-34.524.0-62.554-28.03-62.554-62.554V62.554c0-34.524 28.029-62.554 62.554-62.554h386.892z"/></svg></a><a target=_blank rel="noopener noreferrer" aria-label="share Lab expriments and termworks on whatsapp" href="https://api.whatsapp.com/send?text=Lab%20expriments%20and%20termworks%20-%20https%3a%2f%2faumpauskar.github.io%2fblog%2fposts%2fmisc%2flab_expts%2f"><svg viewBox="0 0 512 512" height="30" width="30" fill="currentcolor"><path d="M449.446.0C483.971.0 512 28.03 512 62.554v386.892C512 483.97 483.97 512 449.446 512H62.554c-34.524.0-62.554-28.03-62.554-62.554V62.554c0-34.524 28.029-62.554 62.554-62.554h386.892zm-58.673 127.703c-33.842-33.881-78.847-52.548-126.798-52.568-98.799.0-179.21 80.405-179.249 179.234-.013 31.593 8.241 62.428 23.927 89.612l-25.429 92.884 95.021-24.925c26.181 14.28 55.659 21.807 85.658 21.816h.074c98.789.0 179.206-80.413 179.247-179.243.018-47.895-18.61-92.93-52.451-126.81zM263.976 403.485h-.06c-26.734-.01-52.954-7.193-75.828-20.767l-5.441-3.229-56.386 14.792 15.05-54.977-3.542-5.637c-14.913-23.72-22.791-51.136-22.779-79.287.033-82.142 66.867-148.971 149.046-148.971 39.793.014 77.199 15.531 105.329 43.692 28.128 28.16 43.609 65.592 43.594 105.4-.034 82.149-66.866 148.983-148.983 148.984zm81.721-111.581c-4.479-2.242-26.499-13.075-30.604-14.571-4.105-1.495-7.091-2.241-10.077 2.241-2.986 4.483-11.569 14.572-14.182 17.562-2.612 2.988-5.225 3.364-9.703 1.12-4.479-2.241-18.91-6.97-36.017-22.23C231.8 264.15 222.81 249.484 220.198 245s-.279-6.908 1.963-9.14c2.016-2.007 4.48-5.232 6.719-7.847 2.24-2.615 2.986-4.484 4.479-7.472 1.493-2.99.747-5.604-.374-7.846-1.119-2.241-10.077-24.288-13.809-33.256-3.635-8.733-7.327-7.55-10.077-7.688-2.609-.13-5.598-.158-8.583-.158-2.986.0-7.839 1.121-11.944 5.604-4.105 4.484-15.675 15.32-15.675 37.364.0 22.046 16.048 43.342 18.287 46.332 2.24 2.99 31.582 48.227 76.511 67.627 10.685 4.615 19.028 7.371 25.533 9.434 10.728 3.41 20.492 2.929 28.209 1.775 8.605-1.285 26.499-10.833 30.231-21.295 3.732-10.464 3.732-19.431 2.612-21.298-1.119-1.869-4.105-2.99-8.583-5.232z"/></svg></a><a target=_blank rel="noopener noreferrer" aria-label="share Lab expriments and termworks on telegram" href="https://telegram.me/share/url?text=Lab%20expriments%20and%20termworks&amp;url=https%3a%2f%2faumpauskar.github.io%2fblog%2fposts%2fmisc%2flab_expts%2f"><svg viewBox="2 2 28 28" height="30" width="30" fill="currentcolor"><path d="M26.49 29.86H5.5a3.37 3.37.0 01-2.47-1 3.35 3.35.0 01-1-2.47V5.48A3.36 3.36.0 013 3 3.37 3.37.0 015.5 2h21A3.38 3.38.0 0129 3a3.36 3.36.0 011 2.46V26.37a3.35 3.35.0 01-1 2.47 3.38 3.38.0 01-2.51 1.02zm-5.38-6.71a.79.79.0 00.85-.66L24.73 9.24a.55.55.0 00-.18-.46.62.62.0 00-.41-.17q-.08.0-16.53 6.11a.59.59.0 00-.41.59.57.57.0 00.43.52l4 1.24 1.61 4.83a.62.62.0 00.63.43.56.56.0 00.4-.17L16.54 20l4.09 3A.9.9.0 0021.11 23.15zM13.8 20.71l-1.21-4q8.72-5.55 8.78-5.55c.15.0.23.0.23.16a.18.18.0 010 .06s-2.51 2.3-7.52 6.8z"/></svg></a><a target=_blank rel="noopener noreferrer" aria-label="share Lab expriments and termworks on ycombinator" href="https://news.ycombinator.com/submitlink?t=Lab%20expriments%20and%20termworks&u=https%3a%2f%2faumpauskar.github.io%2fblog%2fposts%2fmisc%2flab_expts%2f"><svg width="30" height="30" viewBox="0 0 512 512" fill="currentcolor" xmlns:inkscape="http://www.inkscape.org/namespaces/inkscape"><path d="M449.446.0C483.971.0 512 28.03 512 62.554V449.446C512 483.97 483.97 512 449.446 512H62.554C28.03 512 0 483.97.0 449.446V62.554C0 28.03 28.029.0 62.554.0H449.446zM183.8767 87.9921h-62.034L230.6673 292.4508V424.0079h50.6655V292.4508L390.1575 87.9921H328.1233L256 238.2489z"/></svg></a></div></footer></article></main><footer class=footer><span>&copy; 2023 <a href=https://aumpauskar.github.io/blog/>Aum's blogging site</a></span>
<span>Powered by
<a href=https://gohugo.io/ rel="noopener noreferrer" target=_blank>Hugo</a> &
        <a href=https://github.com/adityatelange/hugo-PaperMod/ rel=noopener target=_blank>PaperMod</a></span></footer><a href=#top aria-label="go to top" title="Go to Top (Alt + G)" class=top-link id=top-link accesskey=g><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 12 6" fill="currentcolor"><path d="M12 6H0l6-6z"/></svg></a><script>let menu=document.getElementById("menu");menu&&(menu.scrollLeft=localStorage.getItem("menu-scroll-position"),menu.onscroll=function(){localStorage.setItem("menu-scroll-position",menu.scrollLeft)}),document.querySelectorAll('a[href^="#"]').forEach(e=>{e.addEventListener("click",function(e){e.preventDefault();var t=this.getAttribute("href").substr(1);window.matchMedia("(prefers-reduced-motion: reduce)").matches?document.querySelector(`[id='${decodeURIComponent(t)}']`).scrollIntoView():document.querySelector(`[id='${decodeURIComponent(t)}']`).scrollIntoView({behavior:"smooth"}),t==="top"?history.replaceState(null,null," "):history.pushState(null,null,`#${t}`)})})</script><script>var mybutton=document.getElementById("top-link");window.onscroll=function(){document.body.scrollTop>800||document.documentElement.scrollTop>800?(mybutton.style.visibility="visible",mybutton.style.opacity="1"):(mybutton.style.visibility="hidden",mybutton.style.opacity="0")}</script><script>document.getElementById("theme-toggle").addEventListener("click",()=>{document.body.className.includes("dark")?(document.body.classList.remove("dark"),localStorage.setItem("pref-theme","light")):(document.body.classList.add("dark"),localStorage.setItem("pref-theme","dark"))})</script><script>document.querySelectorAll("pre > code").forEach(e=>{const n=e.parentNode.parentNode,t=document.createElement("button");t.classList.add("copy-code"),t.innerHTML="copy";function s(){t.innerHTML="copied!",setTimeout(()=>{t.innerHTML="copy"},2e3)}t.addEventListener("click",t=>{if("clipboard"in navigator){navigator.clipboard.writeText(e.textContent),s();return}const n=document.createRange();n.selectNodeContents(e);const o=window.getSelection();o.removeAllRanges(),o.addRange(n);try{document.execCommand("copy"),s()}catch{}o.removeRange(n)}),n.classList.contains("highlight")?n.appendChild(t):n.parentNode.firstChild==n||(e.parentNode.parentNode.parentNode.parentNode.parentNode.nodeName=="TABLE"?e.parentNode.parentNode.parentNode.parentNode.parentNode.appendChild(t):e.parentNode.appendChild(t))})</script></body></html>