$date
	Mon Feb 24 00:36:15 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_bin_gray $end
$var wire 4 ! gray [3:0] $end
$var reg 4 " binary [3:0] $end
$scope module uut $end
$var wire 4 # binary [3:0] $end
$var wire 4 $ gray [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
b0 #
b0 "
b0 !
$end
#10
b1 !
b1 $
b1 "
b1 #
#20
b11 !
b11 $
b10 "
b10 #
#30
b110 !
b110 $
b100 "
b100 #
#40
b1100 !
b1100 $
b1000 "
b1000 #
#50
b1000 !
b1000 $
b1111 "
b1111 #
#90
