Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Feb 26 00:31:04 2021
| Host         : shinr702 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      8 |            2 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             182 |           29 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              68 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+------------------------+------------------+------------------+----------------+
|            Clock Signal            |      Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------------------+------------------------+------------------+------------------+----------------+
|  nolabel_line34/f                  |                        |                  |                1 |              2 |
|  nolabel_line35/count_reg[3]_0     | count0                 |                  |                1 |              8 |
|  nolabel_line35/count_reg[3]_0     | c0                     |                  |                1 |              8 |
|  nolabel_line37/CLK_BUFG           | seg[6]_i_2_n_0         | seg[6]_i_1_n_0   |                2 |             16 |
|  nolabel_line37/CLK_BUFG           |                        |                  |                4 |             18 |
|  nolabel_line37/CLK_BUFG           | led2[11]_i_1_n_0       |                  |                5 |             24 |
|  nolabel_line36/counter_reg_rep[6] | counter_rep[6]_i_1_n_0 |                  |                4 |             28 |
|  CLOCK_IBUF_BUFG                   |                        |                  |               24 |            162 |
+------------------------------------+------------------------+------------------+------------------+----------------+


