<session jtag_chain="USB-Blaster [USB-0]" jtag_device="" sof_file="Therm_de0_nano.sof">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <instance entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <signal_set global_temp="1" is_expanded="true" name="signal_set: 2013/11/28 13:47:10  #0">
      <clock name="CLK_UART" polarity="posedge" tap_mode="classic"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="8192" trigger_in_enable="yes" trigger_in_node="bufer_in_one_line:buf_in2|start_write" trigger_in_tap_mode="classic" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="uart_out:inst1|VALUE[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_out:inst1|VALUE[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_out:inst1|VALUE[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_out:inst1|VALUE[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_out:inst1|VALUE[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_out:inst1|VALUE[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_out:inst1|VALUE[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_out:inst1|VALUE[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_out:inst1|VALUE[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_out:inst1|VALUE[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_out:inst1|VALUE[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_out:inst1|VALUE[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_out:inst1|VALUE[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_out:inst1|VALUE[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_out:inst1|VALUE[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_out:inst1|VALUE[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_out:inst1|cnt_pix[0]" tap_mode="classic" type="register"/>
          <wire name="uart_out:inst1|cnt_pix[1]" tap_mode="classic" type="register"/>
          <wire name="uart_out:inst1|cnt_pix[2]" tap_mode="classic" type="register"/>
          <wire name="uart_out:inst1|cnt_pix[3]" tap_mode="classic" type="register"/>
          <wire name="uart_out:inst1|cnt_pix[4]" tap_mode="classic" type="register"/>
          <wire name="uart_out:inst1|cnt_pix[5]" tap_mode="classic" type="register"/>
          <wire name="uart_out:inst1|cnt_pix[6]" tap_mode="classic" type="register"/>
          <wire name="uart_out:inst1|cnt_pix[7]" tap_mode="classic" type="register"/>
          <wire name="uart_out:inst1|cnt_pix[8]" tap_mode="classic" type="register"/>
          <wire name="uart_out:inst1|cnt_pix[9]" tap_mode="classic" type="register"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="uart_out:inst1|VALUE[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_out:inst1|VALUE[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_out:inst1|VALUE[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_out:inst1|VALUE[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_out:inst1|VALUE[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_out:inst1|VALUE[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_out:inst1|VALUE[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_out:inst1|VALUE[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_out:inst1|VALUE[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_out:inst1|VALUE[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_out:inst1|VALUE[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_out:inst1|VALUE[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_out:inst1|VALUE[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_out:inst1|VALUE[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_out:inst1|VALUE[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_out:inst1|VALUE[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_out:inst1|cnt_pix[0]" tap_mode="classic" type="register"/>
          <wire name="uart_out:inst1|cnt_pix[1]" tap_mode="classic" type="register"/>
          <wire name="uart_out:inst1|cnt_pix[2]" tap_mode="classic" type="register"/>
          <wire name="uart_out:inst1|cnt_pix[3]" tap_mode="classic" type="register"/>
          <wire name="uart_out:inst1|cnt_pix[4]" tap_mode="classic" type="register"/>
          <wire name="uart_out:inst1|cnt_pix[5]" tap_mode="classic" type="register"/>
          <wire name="uart_out:inst1|cnt_pix[6]" tap_mode="classic" type="register"/>
          <wire name="uart_out:inst1|cnt_pix[7]" tap_mode="classic" type="register"/>
          <wire name="uart_out:inst1|cnt_pix[8]" tap_mode="classic" type="register"/>
          <wire name="uart_out:inst1|cnt_pix[9]" tap_mode="classic" type="register"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="uart_out:inst1|VALUE[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_out:inst1|VALUE[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_out:inst1|VALUE[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_out:inst1|VALUE[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_out:inst1|VALUE[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_out:inst1|VALUE[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_out:inst1|VALUE[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_out:inst1|VALUE[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_out:inst1|VALUE[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_out:inst1|VALUE[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_out:inst1|VALUE[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_out:inst1|VALUE[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_out:inst1|VALUE[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_out:inst1|VALUE[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_out:inst1|VALUE[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_out:inst1|VALUE[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="uart_out:inst1|cnt_pix[0]" tap_mode="classic" type="register"/>
          <wire name="uart_out:inst1|cnt_pix[1]" tap_mode="classic" type="register"/>
          <wire name="uart_out:inst1|cnt_pix[2]" tap_mode="classic" type="register"/>
          <wire name="uart_out:inst1|cnt_pix[3]" tap_mode="classic" type="register"/>
          <wire name="uart_out:inst1|cnt_pix[4]" tap_mode="classic" type="register"/>
          <wire name="uart_out:inst1|cnt_pix[5]" tap_mode="classic" type="register"/>
          <wire name="uart_out:inst1|cnt_pix[6]" tap_mode="classic" type="register"/>
          <wire name="uart_out:inst1|cnt_pix[7]" tap_mode="classic" type="register"/>
          <wire name="uart_out:inst1|cnt_pix[8]" tap_mode="classic" type="register"/>
          <wire name="uart_out:inst1|cnt_pix[9]" tap_mode="classic" type="register"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <data_view>
          <bus is_signal_inverted="no" link="all" name="uart_out:inst1|cnt_pix" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="uart_out:inst1|cnt_pix[9]"/>
            <net is_signal_inverted="no" name="uart_out:inst1|cnt_pix[8]"/>
            <net is_signal_inverted="no" name="uart_out:inst1|cnt_pix[7]"/>
            <net is_signal_inverted="no" name="uart_out:inst1|cnt_pix[6]"/>
            <net is_signal_inverted="no" name="uart_out:inst1|cnt_pix[5]"/>
            <net is_signal_inverted="no" name="uart_out:inst1|cnt_pix[4]"/>
            <net is_signal_inverted="no" name="uart_out:inst1|cnt_pix[3]"/>
            <net is_signal_inverted="no" name="uart_out:inst1|cnt_pix[2]"/>
            <net is_signal_inverted="no" name="uart_out:inst1|cnt_pix[1]"/>
            <net is_signal_inverted="no" name="uart_out:inst1|cnt_pix[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="uart_out:inst1|VALUE" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="uart_out:inst1|VALUE[15]"/>
            <net is_signal_inverted="no" name="uart_out:inst1|VALUE[14]"/>
            <net is_signal_inverted="no" name="uart_out:inst1|VALUE[13]"/>
            <net is_signal_inverted="no" name="uart_out:inst1|VALUE[12]"/>
            <net is_signal_inverted="no" name="uart_out:inst1|VALUE[11]"/>
            <net is_signal_inverted="no" name="uart_out:inst1|VALUE[10]"/>
            <net is_signal_inverted="no" name="uart_out:inst1|VALUE[9]"/>
            <net is_signal_inverted="no" name="uart_out:inst1|VALUE[8]"/>
            <net is_signal_inverted="no" name="uart_out:inst1|VALUE[7]"/>
            <net is_signal_inverted="no" name="uart_out:inst1|VALUE[6]"/>
            <net is_signal_inverted="no" name="uart_out:inst1|VALUE[5]"/>
            <net is_signal_inverted="no" name="uart_out:inst1|VALUE[4]"/>
            <net is_signal_inverted="no" name="uart_out:inst1|VALUE[3]"/>
            <net is_signal_inverted="no" name="uart_out:inst1|VALUE[2]"/>
            <net is_signal_inverted="no" name="uart_out:inst1|VALUE[1]"/>
            <net is_signal_inverted="no" name="uart_out:inst1|VALUE[0]"/>
          </bus>
        </data_view>
        <setup_view>
          <bus is_signal_inverted="no" link="all" name="uart_out:inst1|cnt_pix" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="uart_out:inst1|cnt_pix[9]"/>
            <net is_signal_inverted="no" name="uart_out:inst1|cnt_pix[8]"/>
            <net is_signal_inverted="no" name="uart_out:inst1|cnt_pix[7]"/>
            <net is_signal_inverted="no" name="uart_out:inst1|cnt_pix[6]"/>
            <net is_signal_inverted="no" name="uart_out:inst1|cnt_pix[5]"/>
            <net is_signal_inverted="no" name="uart_out:inst1|cnt_pix[4]"/>
            <net is_signal_inverted="no" name="uart_out:inst1|cnt_pix[3]"/>
            <net is_signal_inverted="no" name="uart_out:inst1|cnt_pix[2]"/>
            <net is_signal_inverted="no" name="uart_out:inst1|cnt_pix[1]"/>
            <net is_signal_inverted="no" name="uart_out:inst1|cnt_pix[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="uart_out:inst1|VALUE" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="uart_out:inst1|VALUE[15]"/>
            <net is_signal_inverted="no" name="uart_out:inst1|VALUE[14]"/>
            <net is_signal_inverted="no" name="uart_out:inst1|VALUE[13]"/>
            <net is_signal_inverted="no" name="uart_out:inst1|VALUE[12]"/>
            <net is_signal_inverted="no" name="uart_out:inst1|VALUE[11]"/>
            <net is_signal_inverted="no" name="uart_out:inst1|VALUE[10]"/>
            <net is_signal_inverted="no" name="uart_out:inst1|VALUE[9]"/>
            <net is_signal_inverted="no" name="uart_out:inst1|VALUE[8]"/>
            <net is_signal_inverted="no" name="uart_out:inst1|VALUE[7]"/>
            <net is_signal_inverted="no" name="uart_out:inst1|VALUE[6]"/>
            <net is_signal_inverted="no" name="uart_out:inst1|VALUE[5]"/>
            <net is_signal_inverted="no" name="uart_out:inst1|VALUE[4]"/>
            <net is_signal_inverted="no" name="uart_out:inst1|VALUE[3]"/>
            <net is_signal_inverted="no" name="uart_out:inst1|VALUE[2]"/>
            <net is_signal_inverted="no" name="uart_out:inst1|VALUE[1]"/>
            <net is_signal_inverted="no" name="uart_out:inst1|VALUE[0]"/>
          </bus>
        </setup_view>
      </presentation>
      <trigger attribute_mem_mode="false" gap_record="true" global_temp="1" name="trigger: 2014/02/24 15:37:31  #0" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="1024" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="false" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_in="dont_care" trigger_out="active high" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no" trigger_in="dont_care" trigger_out="active high"/>
        <events use_custom_flow_control="yes">
          <level enabled="yes" name="condition1" type="basic">
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
          <custom_flow_control>
            <flow_expression><![CDATA[state ST1:
trigger;]]>
            </flow_expression>
            <runtime_configurable comparison_operator="yes" counter_action="no" flag_action="no" logical_operator="yes" numerical_value="yes" state_transition="yes"/>
            <power_up_flow_expression><![CDATA[state ST1:
trigger;]]>
            </power_up_flow_expression>
          </custom_flow_control>
        </events>
        <storage_qualifier_events>
          <transitional>00000000000000000000000000
            <pwr_up_transitional>00000000000000000000000000</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
      </trigger>
    </signal_set>
    <position_info>
      <single attribute="active tab" value="0"/>
      <single attribute="data horizontal scroll position" value="3343"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="4"/>
      <single attribute="zoom offset denominator" value="1"/>
      <single attribute="zoom offset numerator" value="32256"/>
    </position_info>
  </instance>
  <mnemonics/>
  <static_plugin_mnemonics/>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="data log widget visible" value="1"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="jtag widget visible" value="1"/>
    <multi attribute="column width" size="23" value="34,34,295,74,68,70,88,88,98,98,88,88,110,101,101,101,101,101,101,101,101,107,78"/>
    <multi attribute="frame size" size="2" value="1920,1018"/>
    <multi attribute="jtag widget size" size="2" value="334,120"/>
  </global_info>
</session>
