// Copyright 2025 The Wave Authors
//
// Licensed under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception

//===----------------------------------------------------------------------===//
// Operation Handlers Header
//===----------------------------------------------------------------------===//
//
// This file declares all operation handlers for the MLIR to WaveASM
// translation. Handlers are organized by source dialect:
//   - GPUHandlers.cpp: gpu.thread_id, gpu.block_id, gpu.barrier, etc.
//   - ArithHandlers.cpp: arith.addi, arith.muli, arith.constant, etc.
//   - VectorHandlers.cpp: vector.load, vector.store, vector.fma, etc.
//   - SCFHandlers.cpp: scf.for, scf.if, scf.yield
//   - AMDGPUHandlers.cpp: amdgpu.mfma, amdgpu.lds_barrier, etc.
//   - MemRefHandlers.cpp: memref.load, memref.store, memref.alloc, etc.
//   - MathHandlers.cpp: math.fma, etc.
//   - AffineHandlers.cpp: affine.apply
//
//===----------------------------------------------------------------------===//

#ifndef WAVEASM_TRANSFORMS_HANDLERS_HANDLERS_H
#define WAVEASM_TRANSFORMS_HANDLERS_HANDLERS_H

#include "waveasm/Transforms/TranslateFromMLIR.h"

#include "mlir/Dialect/Arith/IR/Arith.h"
#include "mlir/IR/BuiltinTypes.h"
#include "mlir/IR/Operation.h"
#include "mlir/Support/LogicalResult.h"
#include "llvm/ADT/SmallVector.h"
#include "llvm/ADT/StringRef.h"

#include <cstring>
#include <optional>
#include <utility>

namespace waveasm {

//===----------------------------------------------------------------------===//
// GPU Dialect Handlers
//===----------------------------------------------------------------------===//

mlir::LogicalResult handleGPUThreadId(mlir::Operation *op,
                                      TranslationContext &ctx);
mlir::LogicalResult handleGPUBlockId(mlir::Operation *op,
                                     TranslationContext &ctx);
mlir::LogicalResult handleGPUBarrier(mlir::Operation *op,
                                     TranslationContext &ctx);
mlir::LogicalResult handleGPUBlockDim(mlir::Operation *op,
                                      TranslationContext &ctx);
mlir::LogicalResult handleGPUGridDim(mlir::Operation *op,
                                     TranslationContext &ctx);
mlir::LogicalResult handleGPULaneId(mlir::Operation *op,
                                    TranslationContext &ctx);
mlir::LogicalResult handleGPUSubgroupBroadcast(mlir::Operation *op,
                                               TranslationContext &ctx);

//===----------------------------------------------------------------------===//
// Arith Dialect Handlers
//===----------------------------------------------------------------------===//

mlir::LogicalResult handleArithConstant(mlir::Operation *op,
                                        TranslationContext &ctx);
mlir::LogicalResult handleArithAddI(mlir::Operation *op,
                                    TranslationContext &ctx);
mlir::LogicalResult handleArithSubI(mlir::Operation *op,
                                    TranslationContext &ctx);
mlir::LogicalResult handleArithMulI(mlir::Operation *op,
                                    TranslationContext &ctx);
mlir::LogicalResult handleArithDivUI(mlir::Operation *op,
                                     TranslationContext &ctx);
mlir::LogicalResult handleArithRemUI(mlir::Operation *op,
                                     TranslationContext &ctx);
mlir::LogicalResult handleArithIndexCast(mlir::Operation *op,
                                         TranslationContext &ctx);
mlir::LogicalResult handleArithAndI(mlir::Operation *op,
                                    TranslationContext &ctx);
mlir::LogicalResult handleArithOrI(mlir::Operation *op,
                                   TranslationContext &ctx);
mlir::LogicalResult handleArithXorI(mlir::Operation *op,
                                    TranslationContext &ctx);
mlir::LogicalResult handleArithShLI(mlir::Operation *op,
                                    TranslationContext &ctx);
mlir::LogicalResult handleArithShRUI(mlir::Operation *op,
                                     TranslationContext &ctx);
mlir::LogicalResult handleArithShRSI(mlir::Operation *op,
                                     TranslationContext &ctx);
mlir::LogicalResult handleArithExtUI(mlir::Operation *op,
                                     TranslationContext &ctx);
mlir::LogicalResult handleArithExtSI(mlir::Operation *op,
                                     TranslationContext &ctx);
mlir::LogicalResult handleArithTruncI(mlir::Operation *op,
                                      TranslationContext &ctx);
mlir::LogicalResult handleArithMinSI(mlir::Operation *op,
                                     TranslationContext &ctx);
mlir::LogicalResult handleArithMaxSI(mlir::Operation *op,
                                     TranslationContext &ctx);
mlir::LogicalResult handleArithMinUI(mlir::Operation *op,
                                     TranslationContext &ctx);
mlir::LogicalResult handleArithMaxUI(mlir::Operation *op,
                                     TranslationContext &ctx);
mlir::LogicalResult handleArithCmpI(mlir::Operation *op,
                                    TranslationContext &ctx);
mlir::LogicalResult handleArithSelect(mlir::Operation *op,
                                      TranslationContext &ctx);
mlir::LogicalResult handleArithAddF(mlir::Operation *op,
                                    TranslationContext &ctx);
mlir::LogicalResult handleArithSubF(mlir::Operation *op,
                                    TranslationContext &ctx);
mlir::LogicalResult handleArithMulF(mlir::Operation *op,
                                    TranslationContext &ctx);
mlir::LogicalResult handleArithDivF(mlir::Operation *op,
                                    TranslationContext &ctx);
mlir::LogicalResult handleArithNegF(mlir::Operation *op,
                                    TranslationContext &ctx);
mlir::LogicalResult handleArithCmpF(mlir::Operation *op,
                                    TranslationContext &ctx);
mlir::LogicalResult handleArithTruncF(mlir::Operation *op,
                                      TranslationContext &ctx);
mlir::LogicalResult handleArithExtF(mlir::Operation *op,
                                    TranslationContext &ctx);

//===----------------------------------------------------------------------===//
// Math Dialect Handlers
//===----------------------------------------------------------------------===//

mlir::LogicalResult handleMathFma(mlir::Operation *op, TranslationContext &ctx);

//===----------------------------------------------------------------------===//
// Affine Dialect Handlers
//===----------------------------------------------------------------------===//

mlir::LogicalResult handleAffineApply(mlir::Operation *op,
                                      TranslationContext &ctx);

//===----------------------------------------------------------------------===//
// Vector Dialect Handlers
//===----------------------------------------------------------------------===//

mlir::LogicalResult handleVectorExtractStridedSlice(mlir::Operation *op,
                                                    TranslationContext &ctx);
mlir::LogicalResult handleVectorBroadcast(mlir::Operation *op,
                                          TranslationContext &ctx);
mlir::LogicalResult handleVectorExtract(mlir::Operation *op,
                                        TranslationContext &ctx);
mlir::LogicalResult handleVectorInsert(mlir::Operation *op,
                                       TranslationContext &ctx);
mlir::LogicalResult handleVectorShapeCast(mlir::Operation *op,
                                          TranslationContext &ctx);
mlir::LogicalResult handleVectorBitCast(mlir::Operation *op,
                                        TranslationContext &ctx);
mlir::LogicalResult handleVectorFma(mlir::Operation *op,
                                    TranslationContext &ctx);
mlir::LogicalResult handleVectorReduction(mlir::Operation *op,
                                          TranslationContext &ctx);

//===----------------------------------------------------------------------===//
// AMDGPU Dialect Handlers
//===----------------------------------------------------------------------===//

mlir::LogicalResult handleAMDGPULdsBarrier(mlir::Operation *op,
                                           TranslationContext &ctx);
mlir::LogicalResult handleAMDGPUMfma(mlir::Operation *op,
                                     TranslationContext &ctx);
mlir::LogicalResult handleAMDGPUScaledMfma(mlir::Operation *op,
                                           TranslationContext &ctx);
mlir::LogicalResult handleFatRawBufferCast(mlir::Operation *op,
                                           TranslationContext &ctx);
mlir::LogicalResult handleGatherToLds(mlir::Operation *op,
                                      TranslationContext &ctx);
mlir::LogicalResult handleRawBufferLoad(mlir::Operation *op,
                                        TranslationContext &ctx);
mlir::LogicalResult handleRawBufferStore(mlir::Operation *op,
                                         TranslationContext &ctx);
mlir::LogicalResult handleMemRefAtomicRMW(mlir::Operation *op,
                                          TranslationContext &ctx);

//===----------------------------------------------------------------------===//
// ROCDL Dialect Handlers
//===----------------------------------------------------------------------===//

mlir::LogicalResult handleReadFirstLane(mlir::Operation *op,
                                        TranslationContext &ctx);
mlir::LogicalResult handleSWaitcnt(mlir::Operation *op,
                                   TranslationContext &ctx);

//===----------------------------------------------------------------------===//
// IREE/Stream Dialect Handlers
//===----------------------------------------------------------------------===//

mlir::LogicalResult handleBindingSubspan(mlir::Operation *op,
                                         TranslationContext &ctx);

//===----------------------------------------------------------------------===//
// MemRef Dialect Handlers
//===----------------------------------------------------------------------===//

mlir::LogicalResult handleMemRefAlloc(mlir::Operation *op,
                                      TranslationContext &ctx);
mlir::LogicalResult handleMemRefView(mlir::Operation *op,
                                     TranslationContext &ctx);
mlir::LogicalResult handleMemRefReinterpretCast(mlir::Operation *op,
                                                TranslationContext &ctx);
mlir::LogicalResult handleMemRefSubView(mlir::Operation *op,
                                        TranslationContext &ctx);
mlir::LogicalResult handleMemRefLoad(mlir::Operation *op,
                                     TranslationContext &ctx);
mlir::LogicalResult handleMemRefStore(mlir::Operation *op,
                                      TranslationContext &ctx);
mlir::LogicalResult handleMemRefCast(mlir::Operation *op,
                                     TranslationContext &ctx);
mlir::LogicalResult handleMemRefExtractStridedMetadata(mlir::Operation *op,
                                                       TranslationContext &ctx);

//===----------------------------------------------------------------------===//
// SCF Dialect Handlers
//===----------------------------------------------------------------------===//

mlir::LogicalResult handleSCFFor(mlir::Operation *op, TranslationContext &ctx);
mlir::LogicalResult handleSCFIf(mlir::Operation *op, TranslationContext &ctx);
mlir::LogicalResult handleSCFYield(mlir::Operation *op,
                                   TranslationContext &ctx);

//===----------------------------------------------------------------------===//
// Helper Functions (shared across handlers)
//===----------------------------------------------------------------------===//

/// Check if a memref has LDS address space
bool isLDSMemRef(mlir::MemRefType memrefType);

/// Get element size in bytes
int64_t getElementBytes(mlir::Type type);

/// Compute buffer size from memref type
int64_t computeBufferSizeFromMemRef(mlir::MemRefType memrefType);

/// Check if value is power of 2
bool isPowerOf2(int64_t val);

/// Barrett-reduction-based unsigned integer floor division.
/// Exact for all uint32 values (unlike float-rcp which fails for x >= 2^23).
mlir::Value emitUnsignedFloordiv(mlir::Value x, mlir::Value d,
                                 mlir::OpBuilder &builder, mlir::Location loc,
                                 TranslationContext &ctx);

/// Magic-number unsigned floor division by a known constant divisor (>= 2).
/// Uses llvm::UnsignedDivisionByConstantInfo: 2-5 VALU instructions.
mlir::Value emitConstantUnsignedFloordiv(mlir::Value x, int64_t divisor,
                                         mlir::OpBuilder &builder,
                                         mlir::Location loc,
                                         TranslationContext &ctx);

/// Get log2 of power of 2
int64_t log2(int64_t val);

/// Create an immediate constant Value (combines createImmType + ConstantOp).
inline mlir::Value createImmConst(int64_t val, mlir::OpBuilder &builder,
                                  mlir::Location loc, TranslationContext &ctx) {
  auto immType = ctx.createImmType(val);
  return ConstantOp::create(builder, loc, immType, val);
}

/// Extract constant value from a Value if it is a constant
std::optional<int64_t> getArithConstantValue(mlir::Value val);

//===----------------------------------------------------------------------===//
// Type-safe bit casting (replaces C-style memcpy for type punning)
//===----------------------------------------------------------------------===//

/// Bit-cast between types of the same size (type-safe alternative to memcpy)
template <typename To, typename From> inline To bitCast(From value) {
  static_assert(sizeof(To) == sizeof(From),
                "bitCast requires types of equal size");
  To result;
  std::memcpy(&result, &value, sizeof(To));
  return result;
}

//===----------------------------------------------------------------------===//
// Scalar / VGPR Helpers
//===----------------------------------------------------------------------===//

/// Check whether a value is scalar (SGPR) or an inline constant.
inline bool isScalarOrImm(mlir::Value v) {
  return isSGPRType(v.getType()) || isImmType(v.getType());
}

/// If \p v is an SGPR, emit a v_mov_b32 to coerce it into a VGPR so it can
/// be used by VALU-only instructions (v_cvt_*, v_rcp_*, v_mul_f32, etc.).
/// Returns \p v unchanged when it is already a VGPR or immediate.
inline mlir::Value ensureVGPR(mlir::OpBuilder &builder, mlir::Location loc,
                              TranslationContext &ctx, mlir::Value v) {
  if (isSGPRType(v.getType())) {
    auto vregType = ctx.createVRegType();
    return V_MOV_B32::create(builder, loc, vregType, v);
  }
  return v;
}

//===----------------------------------------------------------------------===//
// Auto-select SALU/VALU Emit Helpers
//===----------------------------------------------------------------------===//

/// Emit add: S_ADD_U32 when both operands are scalar, V_ADD_U32 otherwise.
/// Commutative: swaps to put immediate in src1 (SALU src0 must be SGPR).
inline mlir::Value emitAdd(mlir::Value a, mlir::Value b, mlir::OpBuilder &builder,
                           mlir::Location loc, TranslationContext &ctx) {
  if (isScalarOrImm(a) && isScalarOrImm(b) &&
      !(isImmType(a.getType()) && isImmType(b.getType()))) {
    if (isImmType(a.getType()))
      std::swap(a, b);
    auto sregType = ctx.createSRegType();
    return S_ADD_U32::create(builder, loc, sregType, sregType, a, b).getDst();
  }
  auto vregType = ctx.createVRegType();
  return V_ADD_U32::create(builder, loc, vregType, a, b);
}

/// Emit sub: S_SUB_U32 when both operands are scalar, V_SUB_U32 otherwise.
/// Not commutative: src0 (minuend) must be SGPR.
inline mlir::Value emitSub(mlir::Value a, mlir::Value b, mlir::OpBuilder &builder,
                           mlir::Location loc, TranslationContext &ctx) {
  if (isScalarOrImm(a) && isScalarOrImm(b) && isSGPRType(a.getType())) {
    auto sregType = ctx.createSRegType();
    return S_SUB_U32::create(builder, loc, sregType, sregType, a, b).getDst();
  }
  auto vregType = ctx.createVRegType();
  return V_SUB_U32::create(builder, loc, vregType, a, b);
}

/// Emit mul: S_MUL_I32 when both operands are scalar, V_MUL_LO_U32 otherwise.
/// Commutative: swaps to put immediate in src1.
inline mlir::Value emitMul(mlir::Value a, mlir::Value b, mlir::OpBuilder &builder,
                           mlir::Location loc, TranslationContext &ctx) {
  if (isScalarOrImm(a) && isScalarOrImm(b) &&
      !(isImmType(a.getType()) && isImmType(b.getType()))) {
    if (isImmType(a.getType()))
      std::swap(a, b);
    auto sregType = ctx.createSRegType();
    return S_MUL_I32::create(builder, loc, sregType, a, b);
  }
  auto vregType = ctx.createVRegType();
  return V_MUL_LO_U32::create(builder, loc, vregType, a, b);
}

/// Emit logical shift right: S_LSHR_B32 when scalar, V_LSHRREV_B32 otherwise.
/// Not commutative: src0 (value) must be SGPR.
inline mlir::Value emitLshr(mlir::Value value, mlir::Value shiftAmt,
                            mlir::OpBuilder &builder, mlir::Location loc,
                            TranslationContext &ctx) {
  if (isScalarOrImm(value) && isScalarOrImm(shiftAmt) &&
      isSGPRType(value.getType())) {
    auto sregType = ctx.createSRegType();
    return S_LSHR_B32::create(builder, loc, sregType, value, shiftAmt);
  }
  auto vregType = ctx.createVRegType();
  value = ensureVGPR(builder, loc, ctx, value);
  return V_LSHRREV_B32::create(builder, loc, vregType, shiftAmt, value);
}

/// Emit logical shift left: S_LSHL_B32 when scalar, V_LSHLREV_B32 otherwise.
/// Not commutative: src0 (value) must be SGPR.
inline mlir::Value emitLshl(mlir::Value value, mlir::Value shiftAmt,
                            mlir::OpBuilder &builder, mlir::Location loc,
                            TranslationContext &ctx) {
  if (isScalarOrImm(value) && isScalarOrImm(shiftAmt) &&
      isSGPRType(value.getType())) {
    auto sregType = ctx.createSRegType();
    return S_LSHL_B32::create(builder, loc, sregType, value, shiftAmt);
  }
  auto vregType = ctx.createVRegType();
  value = ensureVGPR(builder, loc, ctx, value);
  return V_LSHLREV_B32::create(builder, loc, vregType, shiftAmt, value);
}

/// Emit bitwise AND: S_AND_B32 when both scalar, V_AND_B32 otherwise.
/// Commutative: swaps to put immediate in src1.
inline mlir::Value emitAnd(mlir::Value a, mlir::Value b, mlir::OpBuilder &builder,
                           mlir::Location loc, TranslationContext &ctx) {
  if (isScalarOrImm(a) && isScalarOrImm(b) &&
      !(isImmType(a.getType()) && isImmType(b.getType()))) {
    if (isImmType(a.getType()))
      std::swap(a, b);
    auto sregType = ctx.createSRegType();
    return S_AND_B32::create(builder, loc, sregType, a, b);
  }
  auto vregType = ctx.createVRegType();
  return V_AND_B32::create(builder, loc, vregType, a, b);
}

/// Emit bitwise OR: S_OR_B32 when both scalar, V_OR_B32 otherwise.
/// Commutative: swaps to put immediate in src1.
inline mlir::Value emitOr(mlir::Value a, mlir::Value b, mlir::OpBuilder &builder,
                          mlir::Location loc, TranslationContext &ctx) {
  if (isScalarOrImm(a) && isScalarOrImm(b) &&
      !(isImmType(a.getType()) && isImmType(b.getType()))) {
    if (isImmType(a.getType()))
      std::swap(a, b);
    auto sregType = ctx.createSRegType();
    return S_OR_B32::create(builder, loc, sregType, a, b);
  }
  auto vregType = ctx.createVRegType();
  return V_OR_B32::create(builder, loc, vregType, a, b);
}

/// Emit bitwise XOR: S_XOR_B32 when both scalar, V_XOR_B32 otherwise.
/// Commutative: swaps to put immediate in src1.
inline mlir::Value emitXor(mlir::Value a, mlir::Value b, mlir::OpBuilder &builder,
                           mlir::Location loc, TranslationContext &ctx) {
  if (isScalarOrImm(a) && isScalarOrImm(b) &&
      !(isImmType(a.getType()) && isImmType(b.getType()))) {
    if (isImmType(a.getType()))
      std::swap(a, b);
    auto sregType = ctx.createSRegType();
    return S_XOR_B32::create(builder, loc, sregType, a, b);
  }
  auto vregType = ctx.createVRegType();
  return V_XOR_B32::create(builder, loc, vregType, a, b);
}

/// Emit mulhi: S_MUL_HI_U32 when both scalar, V_MUL_HI_U32 otherwise.
/// Commutative: swaps to put immediate in src1.
inline mlir::Value emitMulHi(mlir::Value a, mlir::Value b,
                             mlir::OpBuilder &builder, mlir::Location loc,
                             TranslationContext &ctx) {
  if (isScalarOrImm(a) && isScalarOrImm(b) &&
      !(isImmType(a.getType()) && isImmType(b.getType()))) {
    if (isImmType(a.getType()))
      std::swap(a, b);
    auto sregType = ctx.createSRegType();
    return S_MUL_HI_U32::create(builder, loc, sregType, a, b);
  }
  auto vregType = ctx.createVRegType();
  return V_MUL_HI_U32::create(builder, loc, vregType, a, b);
}

/// Emit signed max: S_MAX_I32 when both scalar, V_MAX_I32 otherwise.
/// Not commutative for SCC semantics (SCC = src0 was selected) but
/// the result value is commutative.
inline mlir::Value emitMaxI32(mlir::Value a, mlir::Value b,
                              mlir::OpBuilder &builder, mlir::Location loc,
                              TranslationContext &ctx) {
  if (isScalarOrImm(a) && isScalarOrImm(b) &&
      !(isImmType(a.getType()) && isImmType(b.getType()))) {
    if (isImmType(a.getType()))
      std::swap(a, b);
    auto sregType = ctx.createSRegType();
    return S_MAX_I32::create(builder, loc, sregType, a, b);
  }
  auto vregType = ctx.createVRegType();
  return V_MAX_I32::create(builder, loc, vregType, a, b);
}

/// Emit signed min: S_MIN_I32 when both scalar, V_MIN_I32 otherwise.
inline mlir::Value emitMinI32(mlir::Value a, mlir::Value b,
                              mlir::OpBuilder &builder, mlir::Location loc,
                              TranslationContext &ctx) {
  if (isScalarOrImm(a) && isScalarOrImm(b) &&
      !(isImmType(a.getType()) && isImmType(b.getType()))) {
    if (isImmType(a.getType()))
      std::swap(a, b);
    auto sregType = ctx.createSRegType();
    return S_MIN_I32::create(builder, loc, sregType, a, b);
  }
  auto vregType = ctx.createVRegType();
  return V_MIN_I32::create(builder, loc, vregType, a, b);
}

/// Emit unsigned max: S_MAX_U32 when both scalar, V_MAX_U32 otherwise.
inline mlir::Value emitMaxU32(mlir::Value a, mlir::Value b,
                              mlir::OpBuilder &builder, mlir::Location loc,
                              TranslationContext &ctx) {
  if (isScalarOrImm(a) && isScalarOrImm(b) &&
      !(isImmType(a.getType()) && isImmType(b.getType()))) {
    if (isImmType(a.getType()))
      std::swap(a, b);
    auto sregType = ctx.createSRegType();
    return S_MAX_U32::create(builder, loc, sregType, a, b);
  }
  auto vregType = ctx.createVRegType();
  return V_MAX_U32::create(builder, loc, vregType, a, b);
}

/// Emit unsigned min: S_MIN_U32 when both scalar, V_MIN_U32 otherwise.
inline mlir::Value emitMinU32(mlir::Value a, mlir::Value b,
                              mlir::OpBuilder &builder, mlir::Location loc,
                              TranslationContext &ctx) {
  if (isScalarOrImm(a) && isScalarOrImm(b) &&
      !(isImmType(a.getType()) && isImmType(b.getType()))) {
    if (isImmType(a.getType()))
      std::swap(a, b);
    auto sregType = ctx.createSRegType();
    return S_MIN_U32::create(builder, loc, sregType, a, b);
  }
  auto vregType = ctx.createVRegType();
  return V_MIN_U32::create(builder, loc, vregType, a, b);
}

//===----------------------------------------------------------------------===//
// Scalar Comparison Helper
//===----------------------------------------------------------------------===//

/// Emit S_CMP_* for the given predicate with SGPR operands (sets SCC).
/// Both lhs and rhs must be SGPRs (not immediates) before calling.
/// Returns the S_CMP result value (phantom SCC).
inline mlir::Value emitScalarCmp(mlir::OpBuilder &builder, mlir::Location loc,
                                 mlir::arith::CmpIPredicate pred,
                                 mlir::Value lhs, mlir::Value rhs,
                                 TranslationContext &ctx) {
  auto sregType = ctx.createSRegType();
  switch (pred) {
  case mlir::arith::CmpIPredicate::eq:
    return S_CMP_EQ_U32::create(builder, loc, sregType, lhs, rhs);
  case mlir::arith::CmpIPredicate::ne:
    return S_CMP_NE_U32::create(builder, loc, sregType, lhs, rhs);
  case mlir::arith::CmpIPredicate::slt:
    return S_CMP_LT_I32::create(builder, loc, sregType, lhs, rhs);
  case mlir::arith::CmpIPredicate::sle:
    return S_CMP_LE_I32::create(builder, loc, sregType, lhs, rhs);
  case mlir::arith::CmpIPredicate::sgt:
    return S_CMP_GT_I32::create(builder, loc, sregType, lhs, rhs);
  case mlir::arith::CmpIPredicate::sge:
    return S_CMP_GE_I32::create(builder, loc, sregType, lhs, rhs);
  case mlir::arith::CmpIPredicate::ult:
    return S_CMP_LT_U32::create(builder, loc, sregType, lhs, rhs);
  case mlir::arith::CmpIPredicate::ule:
    return S_CMP_LE_U32::create(builder, loc, sregType, lhs, rhs);
  case mlir::arith::CmpIPredicate::ugt:
    return S_CMP_GT_U32::create(builder, loc, sregType, lhs, rhs);
  case mlir::arith::CmpIPredicate::uge:
    return S_CMP_GE_U32::create(builder, loc, sregType, lhs, rhs);
  }
  llvm_unreachable("unhandled CmpIPredicate");
}

//===----------------------------------------------------------------------===//
// Error Handling Helpers
//===----------------------------------------------------------------------===//

/// Helper to check if a value is mapped and emit error if not
inline mlir::LogicalResult requireMapped(std::optional<mlir::Value> mapped,
                                         mlir::Operation *op,
                                         llvm::StringRef name) {
  if (!mapped) {
    return op->emitError() << name << " not mapped";
  }
  return mlir::success();
}

/// Helper to get and validate binary operands
template <typename OpTy>
inline std::pair<std::optional<mlir::Value>, std::optional<mlir::Value>>
getBinaryOperands(OpTy op, TranslationContext &ctx) {
  auto lhs = ctx.getMapper().getMapped(op.getLhs());
  auto rhs = ctx.getMapper().getMapped(op.getRhs());
  return {lhs, rhs};
}

/// Helper to validate both binary operands are mapped
template <typename OpTy>
inline mlir::LogicalResult
validateBinaryOperands(OpTy op, TranslationContext &ctx,
                       std::optional<mlir::Value> &lhs,
                       std::optional<mlir::Value> &rhs) {
  std::tie(lhs, rhs) = getBinaryOperands(op, ctx);
  if (!lhs || !rhs) {
    return op->emitError("operands not mapped");
  }
  return mlir::success();
}

//===----------------------------------------------------------------------===//
// Binary Operation Handler Template
//===----------------------------------------------------------------------===//

/// Template for handling binary VALU operations (arith.addi, arith.muli, etc.)
/// Reduces code duplication across ~25 similar handlers.
///
/// Usage:
///   return handleBinaryVALU<arith::AddIOp, V_ADD_U32>(op, ctx);
///
template <typename OpTy, typename InstrTy>
mlir::LogicalResult handleBinaryVALU(mlir::Operation *op,
                                     TranslationContext &ctx) {
  auto typedOp = mlir::cast<OpTy>(op);
  auto &builder = ctx.getBuilder();
  auto loc = op->getLoc();
  auto vregType = ctx.createVRegType();

  std::optional<mlir::Value> lhs, rhs;
  if (mlir::failed(validateBinaryOperands(typedOp, ctx, lhs, rhs))) {
    return mlir::failure();
  }

  auto result = InstrTy::create(builder, loc, vregType, *lhs, *rhs);
  ctx.getMapper().mapValue(typedOp.getResult(), result);
  return mlir::success();
}

/// Template for binary operations with reversed operand order (shift
/// instructions) v_lshlrev_b32, v_lshrrev_b32, v_ashrrev_i32 have:
/// shift_amount, value
template <typename OpTy, typename InstrTy>
mlir::LogicalResult handleBinaryVALURev(mlir::Operation *op,
                                        TranslationContext &ctx) {
  auto typedOp = mlir::cast<OpTy>(op);
  auto &builder = ctx.getBuilder();
  auto loc = op->getLoc();
  auto vregType = ctx.createVRegType();

  std::optional<mlir::Value> lhs, rhs;
  if (mlir::failed(validateBinaryOperands(typedOp, ctx, lhs, rhs))) {
    return mlir::failure();
  }

  // Reversed: rhs (shift amount) comes first
  auto result = InstrTy::create(builder, loc, vregType, *rhs, *lhs);
  ctx.getMapper().mapValue(typedOp.getResult(), result);
  return mlir::success();
}

/// Template for ternary VALU operations (FMA: a*b+c)
template <typename OpTy, typename InstrTy>
mlir::LogicalResult handleTernaryVALU(mlir::Operation *op,
                                      TranslationContext &ctx) {
  auto typedOp = mlir::cast<OpTy>(op);
  auto &builder = ctx.getBuilder();
  auto loc = op->getLoc();
  auto vregType = ctx.createVRegType();

  auto a = ctx.getMapper().getMapped(typedOp.getA());
  auto b = ctx.getMapper().getMapped(typedOp.getB());
  auto c = ctx.getMapper().getMapped(typedOp.getC());

  if (!a || !b || !c) {
    return op->emitError("operands not mapped");
  }

  auto result = InstrTy::create(builder, loc, vregType, *a, *b, *c);
  ctx.getMapper().mapValue(typedOp.getResult(), result);
  return mlir::success();
}

//===----------------------------------------------------------------------===//
// MemRef Address Computation Helper
//===----------------------------------------------------------------------===//

/// Helper class for computing byte offsets from memref indices and strides.
/// Factors out common logic from vector.load/store handlers.
class MemRefAddressComputer {
public:
  /// Compute byte offset from indices for a given memref type
  static mlir::Value computeByteOffset(mlir::ArrayRef<mlir::Value> indices,
                                       mlir::MemRefType memrefType,
                                       TranslationContext &ctx);

  /// Compute constant byte offset (for statically known indices)
  static std::optional<int64_t>
  computeConstantOffset(mlir::ArrayRef<mlir::Value> indices,
                        mlir::MemRefType memrefType, TranslationContext &ctx);

  /// Get the stride for a given dimension
  static int64_t getStride(mlir::MemRefType memrefType, unsigned dim);
};

//===----------------------------------------------------------------------===//
// Vector Splitting Helper
//===----------------------------------------------------------------------===//

/// Helper class for splitting large vector operations into smaller chunks.
/// AMDGPU buffer_load/store instructions have size limits (typically 16 bytes).
class VectorSplitter {
public:
  /// Maximum bytes per single buffer_load/store instruction
  static constexpr int64_t kMaxBytesPerOp = 16;

  /// Get split ranges for a vector of given total bytes
  /// Returns pairs of (offset, size) for each split
  static llvm::SmallVector<std::pair<int64_t, int64_t>>
  getSplitRanges(int64_t totalBytes);

  /// Check if a vector needs splitting
  static bool needsSplit(int64_t totalBytes) {
    return totalBytes > kMaxBytesPerOp;
  }
};

} // namespace waveasm

#endif // WAVEASM_TRANSFORMS_HANDLERS_HANDLERS_H
