##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for UART_Maxbotix_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_Maxbotix_IntClock:R)
		5.2::Critical Path Report for (UART_Maxbotix_IntClock:R vs. UART_Maxbotix_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: CyBUS_CLK               | Frequency: 57.57 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                   | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                   | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK            | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT               | N/A                   | Target: 24.00 MHz  | 
Clock: UART_Maxbotix_IntClock  | Frequency: 50.57 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock            Capture Clock           Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------------  ----------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK               UART_Maxbotix_IntClock  41666.7          24297       N/A              N/A         N/A              N/A         N/A              N/A         
UART_Maxbotix_IntClock  UART_Maxbotix_IntClock  1.30417e+007     13021893    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name  Clock to Out  Clock Name:Phase  
---------  ------------  ----------------  


-------------------------3.3::Pad to Pad
----------------------------------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 57.57 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Maxbotix_RX(0)/fb
Path End       : \UART_Maxbotix:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Maxbotix:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24297p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_Maxbotix_IntClock:R#2)   41667
- Setup time                                                      -3470
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13900
-------------------------------------   ----- 
End-of-path arrival time (ps)           13900
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Maxbotix_RX(0)/in_clock                                     iocell1             0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
Maxbotix_RX(0)/fb                                iocell1         2184   2184  24297  RISE       1
\UART_Maxbotix:BUART:rx_postpoll\/main_1         macrocell2      6057   8241  24297  RISE       1
\UART_Maxbotix:BUART:rx_postpoll\/q              macrocell2      3350  11591  24297  RISE       1
\UART_Maxbotix:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2309  13900  24297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:sRX:RxShifter:u0\/clock               datapathcell1       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_Maxbotix_IntClock
****************************************************
Clock: UART_Maxbotix_IntClock
Frequency: 50.57 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:rx_state_1\/q
Path End       : \UART_Maxbotix:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_Maxbotix:BUART:sRX:RxBitCounter\/clock
Path slack     : 13021893p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -5360
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14414
-------------------------------------   ----- 
End-of-path arrival time (ps)           14414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_1\/clock_0                   macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:rx_state_1\/q            macrocell5    1250   1250  13021893  RISE       1
\UART_Maxbotix:BUART:rx_counter_load\/main_0  macrocell1    7499   8749  13021893  RISE       1
\UART_Maxbotix:BUART:rx_counter_load\/q       macrocell1    3350  12099  13021893  RISE       1
\UART_Maxbotix:BUART:sRX:RxBitCounter\/load   count7cell    2315  14414  13021893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_Maxbotix_IntClock:R)
************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Maxbotix_RX(0)/fb
Path End       : \UART_Maxbotix:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Maxbotix:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24297p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_Maxbotix_IntClock:R#2)   41667
- Setup time                                                      -3470
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13900
-------------------------------------   ----- 
End-of-path arrival time (ps)           13900
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Maxbotix_RX(0)/in_clock                                     iocell1             0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
Maxbotix_RX(0)/fb                                iocell1         2184   2184  24297  RISE       1
\UART_Maxbotix:BUART:rx_postpoll\/main_1         macrocell2      6057   8241  24297  RISE       1
\UART_Maxbotix:BUART:rx_postpoll\/q              macrocell2      3350  11591  24297  RISE       1
\UART_Maxbotix:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2309  13900  24297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:sRX:RxShifter:u0\/clock               datapathcell1       0      0  RISE       1


5.2::Critical Path Report for (UART_Maxbotix_IntClock:R vs. UART_Maxbotix_IntClock:R)
*************************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:rx_state_1\/q
Path End       : \UART_Maxbotix:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_Maxbotix:BUART:sRX:RxBitCounter\/clock
Path slack     : 13021893p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -5360
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14414
-------------------------------------   ----- 
End-of-path arrival time (ps)           14414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_1\/clock_0                   macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:rx_state_1\/q            macrocell5    1250   1250  13021893  RISE       1
\UART_Maxbotix:BUART:rx_counter_load\/main_0  macrocell1    7499   8749  13021893  RISE       1
\UART_Maxbotix:BUART:rx_counter_load\/q       macrocell1    3350  12099  13021893  RISE       1
\UART_Maxbotix:BUART:sRX:RxBitCounter\/load   count7cell    2315  14414  13021893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Maxbotix_RX(0)/fb
Path End       : \UART_Maxbotix:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Maxbotix:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24297p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_Maxbotix_IntClock:R#2)   41667
- Setup time                                                      -3470
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13900
-------------------------------------   ----- 
End-of-path arrival time (ps)           13900
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Maxbotix_RX(0)/in_clock                                     iocell1             0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
Maxbotix_RX(0)/fb                                iocell1         2184   2184  24297  RISE       1
\UART_Maxbotix:BUART:rx_postpoll\/main_1         macrocell2      6057   8241  24297  RISE       1
\UART_Maxbotix:BUART:rx_postpoll\/q              macrocell2      3350  11591  24297  RISE       1
\UART_Maxbotix:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2309  13900  24297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:sRX:RxShifter:u0\/clock               datapathcell1       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Maxbotix_RX(0)/fb
Path End       : \UART_Maxbotix:BUART:rx_state_2\/main_8
Capture Clock  : \UART_Maxbotix:BUART:rx_state_2\/clock_0
Path slack     : 29916p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_Maxbotix_IntClock:R#2)   41667
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8241
-------------------------------------   ---- 
End-of-path arrival time (ps)           8241
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Maxbotix_RX(0)/in_clock                                     iocell1             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Maxbotix_RX(0)/fb                        iocell1       2184   2184  24297  RISE       1
\UART_Maxbotix:BUART:rx_state_2\/main_8  macrocell9    6057   8241  29916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_2\/clock_0                   macrocell9          0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Maxbotix_RX(0)/fb
Path End       : \UART_Maxbotix:BUART:rx_last\/main_0
Capture Clock  : \UART_Maxbotix:BUART:rx_last\/clock_0
Path slack     : 29916p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_Maxbotix_IntClock:R#2)   41667
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8241
-------------------------------------   ---- 
End-of-path arrival time (ps)           8241
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Maxbotix_RX(0)/in_clock                                     iocell1             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Maxbotix_RX(0)/fb                     iocell1       2184   2184  24297  RISE       1
\UART_Maxbotix:BUART:rx_last\/main_0  macrocell15   6057   8241  29916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_last\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Maxbotix_RX(0)/fb
Path End       : \UART_Maxbotix:BUART:pollcount_1\/main_3
Capture Clock  : \UART_Maxbotix:BUART:pollcount_1\/clock_0
Path slack     : 30799p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_Maxbotix_IntClock:R#2)   41667
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7358
-------------------------------------   ---- 
End-of-path arrival time (ps)           7358
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Maxbotix_RX(0)/in_clock                                     iocell1             0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Maxbotix_RX(0)/fb                         iocell1       2184   2184  24297  RISE       1
\UART_Maxbotix:BUART:pollcount_1\/main_3  macrocell12   5174   7358  30799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:pollcount_1\/clock_0                  macrocell12         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Maxbotix_RX(0)/fb
Path End       : \UART_Maxbotix:BUART:pollcount_0\/main_2
Capture Clock  : \UART_Maxbotix:BUART:pollcount_0\/clock_0
Path slack     : 30799p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_Maxbotix_IntClock:R#2)   41667
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7358
-------------------------------------   ---- 
End-of-path arrival time (ps)           7358
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Maxbotix_RX(0)/in_clock                                     iocell1             0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Maxbotix_RX(0)/fb                         iocell1       2184   2184  24297  RISE       1
\UART_Maxbotix:BUART:pollcount_0\/main_2  macrocell13   5174   7358  30799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:pollcount_0\/clock_0                  macrocell13         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Maxbotix_RX(0)/fb
Path End       : \UART_Maxbotix:BUART:rx_status_3\/main_6
Capture Clock  : \UART_Maxbotix:BUART:rx_status_3\/clock_0
Path slack     : 30799p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_Maxbotix_IntClock:R#2)   41667
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7358
-------------------------------------   ---- 
End-of-path arrival time (ps)           7358
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Maxbotix_RX(0)/in_clock                                     iocell1             0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Maxbotix_RX(0)/fb                         iocell1       2184   2184  24297  RISE       1
\UART_Maxbotix:BUART:rx_status_3\/main_6  macrocell14   5174   7358  30799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_status_3\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Maxbotix_RX(0)/fb
Path End       : \UART_Maxbotix:BUART:rx_state_0\/main_9
Capture Clock  : \UART_Maxbotix:BUART:rx_state_0\/clock_0
Path slack     : 30822p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_Maxbotix_IntClock:R#2)   41667
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7335
-------------------------------------   ---- 
End-of-path arrival time (ps)           7335
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Maxbotix_RX(0)/in_clock                                     iocell1             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Maxbotix_RX(0)/fb                        iocell1       2184   2184  24297  RISE       1
\UART_Maxbotix:BUART:rx_state_0\/main_9  macrocell6    5151   7335  30822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_0\/clock_0                   macrocell6          0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:rx_state_1\/q
Path End       : \UART_Maxbotix:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_Maxbotix:BUART:sRX:RxBitCounter\/clock
Path slack     : 13021893p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -5360
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14414
-------------------------------------   ----- 
End-of-path arrival time (ps)           14414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_1\/clock_0                   macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:rx_state_1\/q            macrocell5    1250   1250  13021893  RISE       1
\UART_Maxbotix:BUART:rx_counter_load\/main_0  macrocell1    7499   8749  13021893  RISE       1
\UART_Maxbotix:BUART:rx_counter_load\/q       macrocell1    3350  12099  13021893  RISE       1
\UART_Maxbotix:BUART:sRX:RxBitCounter\/load   count7cell    2315  14414  13021893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:pollcount_0\/q
Path End       : \UART_Maxbotix:BUART:pollcount_1\/main_4
Capture Clock  : \UART_Maxbotix:BUART:pollcount_1\/clock_0
Path slack     : 13027928p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10228
-------------------------------------   ----- 
End-of-path arrival time (ps)           10228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:pollcount_0\/clock_0                  macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:pollcount_0\/q       macrocell13   1250   1250  13022353  RISE       1
\UART_Maxbotix:BUART:pollcount_1\/main_4  macrocell12   8978  10228  13027928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:pollcount_1\/clock_0                  macrocell12         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:pollcount_0\/q
Path End       : \UART_Maxbotix:BUART:pollcount_0\/main_3
Capture Clock  : \UART_Maxbotix:BUART:pollcount_0\/clock_0
Path slack     : 13027928p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10228
-------------------------------------   ----- 
End-of-path arrival time (ps)           10228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:pollcount_0\/clock_0                  macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:pollcount_0\/q       macrocell13   1250   1250  13022353  RISE       1
\UART_Maxbotix:BUART:pollcount_0\/main_3  macrocell13   8978  10228  13027928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:pollcount_0\/clock_0                  macrocell13         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:pollcount_0\/q
Path End       : \UART_Maxbotix:BUART:rx_status_3\/main_7
Capture Clock  : \UART_Maxbotix:BUART:rx_status_3\/clock_0
Path slack     : 13027928p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10228
-------------------------------------   ----- 
End-of-path arrival time (ps)           10228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:pollcount_0\/clock_0                  macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:pollcount_0\/q       macrocell13   1250   1250  13022353  RISE       1
\UART_Maxbotix:BUART:rx_status_3\/main_7  macrocell14   8978  10228  13027928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_status_3\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:pollcount_0\/q
Path End       : \UART_Maxbotix:BUART:rx_state_0\/main_10
Capture Clock  : \UART_Maxbotix:BUART:rx_state_0\/clock_0
Path slack     : 13028899p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9258
-------------------------------------   ---- 
End-of-path arrival time (ps)           9258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:pollcount_0\/clock_0                  macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:pollcount_0\/q       macrocell13   1250   1250  13022353  RISE       1
\UART_Maxbotix:BUART:rx_state_0\/main_10  macrocell6    8008   9258  13028899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_0\/clock_0                   macrocell6          0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:rx_state_0\/q
Path End       : \UART_Maxbotix:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Maxbotix:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029070p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -6010
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6587
-------------------------------------   ---- 
End-of-path arrival time (ps)           6587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_0\/clock_0                   macrocell6          0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:rx_state_0\/q                macrocell6      1250   1250  13025720  RISE       1
\UART_Maxbotix:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell1   5337   6587  13029070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:sRX:RxShifter:u0\/clock               datapathcell1       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:rx_bitclk_enable\/q
Path End       : \UART_Maxbotix:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Maxbotix:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029074p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -6010
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6582
-------------------------------------   ---- 
End-of-path arrival time (ps)           6582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_bitclk_enable\/clock_0             macrocell10         0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:rx_bitclk_enable\/q          macrocell10     1250   1250  13029074  RISE       1
\UART_Maxbotix:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   5332   6582  13029074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:sRX:RxShifter:u0\/clock               datapathcell1       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:rx_state_1\/q
Path End       : \UART_Maxbotix:BUART:rx_state_0\/main_0
Capture Clock  : \UART_Maxbotix:BUART:rx_state_0\/clock_0
Path slack     : 13029408p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8749
-------------------------------------   ---- 
End-of-path arrival time (ps)           8749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_1\/clock_0                   macrocell5          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:rx_state_1\/q       macrocell5    1250   1250  13021893  RISE       1
\UART_Maxbotix:BUART:rx_state_0\/main_0  macrocell6    7499   8749  13029408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_0\/clock_0                   macrocell6          0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:rx_state_1\/q
Path End       : \UART_Maxbotix:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Maxbotix:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029514p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -6010
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6142
-------------------------------------   ---- 
End-of-path arrival time (ps)           6142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_1\/clock_0                   macrocell5          0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:rx_state_1\/q                macrocell5      1250   1250  13021893  RISE       1
\UART_Maxbotix:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell1   4892   6142  13029514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:sRX:RxShifter:u0\/clock               datapathcell1       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Maxbotix:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_Maxbotix:BUART:sRX:RxSts\/clock
Path slack     : 13029605p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                     -500
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11562
-------------------------------------   ----- 
End-of-path arrival time (ps)           11562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:sRX:RxShifter:u0\/clock               datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13029605  RISE       1
\UART_Maxbotix:BUART:rx_status_4\/main_1                 macrocell3      2307   5887  13029605  RISE       1
\UART_Maxbotix:BUART:rx_status_4\/q                      macrocell3      3350   9237  13029605  RISE       1
\UART_Maxbotix:BUART:sRX:RxSts\/status_4                 statusicell1    2325  11562  13029605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:sRX:RxSts\/clock                      statusicell1        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:rx_state_1\/q
Path End       : \UART_Maxbotix:BUART:rx_state_2\/main_0
Capture Clock  : \UART_Maxbotix:BUART:rx_state_2\/clock_0
Path slack     : 13030596p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7561
-------------------------------------   ---- 
End-of-path arrival time (ps)           7561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_1\/clock_0                   macrocell5          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:rx_state_1\/q       macrocell5    1250   1250  13021893  RISE       1
\UART_Maxbotix:BUART:rx_state_2\/main_0  macrocell9    6311   7561  13030596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_2\/clock_0                   macrocell9          0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:rx_bitclk_enable\/q
Path End       : \UART_Maxbotix:BUART:rx_state_2\/main_2
Capture Clock  : \UART_Maxbotix:BUART:rx_state_2\/clock_0
Path slack     : 13030874p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7282
-------------------------------------   ---- 
End-of-path arrival time (ps)           7282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_bitclk_enable\/clock_0             macrocell10         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:rx_bitclk_enable\/q  macrocell10   1250   1250  13029074  RISE       1
\UART_Maxbotix:BUART:rx_state_2\/main_2   macrocell9    6032   7282  13030874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_2\/clock_0                   macrocell9          0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:rx_bitclk_enable\/q
Path End       : \UART_Maxbotix:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_Maxbotix:BUART:rx_load_fifo\/clock_0
Path slack     : 13030888p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7269
-------------------------------------   ---- 
End-of-path arrival time (ps)           7269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_bitclk_enable\/clock_0             macrocell10         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:rx_bitclk_enable\/q   macrocell10   1250   1250  13029074  RISE       1
\UART_Maxbotix:BUART:rx_load_fifo\/main_2  macrocell7    6019   7269  13030888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_load_fifo\/clock_0                 macrocell7          0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:rx_bitclk_enable\/q
Path End       : \UART_Maxbotix:BUART:rx_state_3\/main_2
Capture Clock  : \UART_Maxbotix:BUART:rx_state_3\/clock_0
Path slack     : 13030888p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7269
-------------------------------------   ---- 
End-of-path arrival time (ps)           7269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_bitclk_enable\/clock_0             macrocell10         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:rx_bitclk_enable\/q  macrocell10   1250   1250  13029074  RISE       1
\UART_Maxbotix:BUART:rx_state_3\/main_2   macrocell8    6019   7269  13030888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_3\/clock_0                   macrocell8          0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:rx_state_1\/q
Path End       : \UART_Maxbotix:BUART:rx_status_3\/main_0
Capture Clock  : \UART_Maxbotix:BUART:rx_status_3\/clock_0
Path slack     : 13030931p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7225
-------------------------------------   ---- 
End-of-path arrival time (ps)           7225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_1\/clock_0                   macrocell5          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:rx_state_1\/q        macrocell5    1250   1250  13021893  RISE       1
\UART_Maxbotix:BUART:rx_status_3\/main_0  macrocell14   5975   7225  13030931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_status_3\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Maxbotix:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_Maxbotix:BUART:rx_load_fifo\/clock_0
Path slack     : 13031261p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6896
-------------------------------------   ---- 
End-of-path arrival time (ps)           6896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031261  RISE       1
\UART_Maxbotix:BUART:rx_load_fifo\/main_5       macrocell7    4956   6896  13031261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_load_fifo\/clock_0                 macrocell7          0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Maxbotix:BUART:rx_state_3\/main_5
Capture Clock  : \UART_Maxbotix:BUART:rx_state_3\/clock_0
Path slack     : 13031261p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6896
-------------------------------------   ---- 
End-of-path arrival time (ps)           6896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031261  RISE       1
\UART_Maxbotix:BUART:rx_state_3\/main_5         macrocell8    4956   6896  13031261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_3\/clock_0                   macrocell8          0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:rx_state_0\/q
Path End       : \UART_Maxbotix:BUART:rx_state_2\/main_1
Capture Clock  : \UART_Maxbotix:BUART:rx_state_2\/clock_0
Path slack     : 13031549p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6607
-------------------------------------   ---- 
End-of-path arrival time (ps)           6607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_0\/clock_0                   macrocell6          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:rx_state_0\/q       macrocell6    1250   1250  13025720  RISE       1
\UART_Maxbotix:BUART:rx_state_2\/main_1  macrocell9    5357   6607  13031549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_2\/clock_0                   macrocell9          0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:rx_state_0\/q
Path End       : \UART_Maxbotix:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_Maxbotix:BUART:rx_load_fifo\/clock_0
Path slack     : 13031558p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6599
-------------------------------------   ---- 
End-of-path arrival time (ps)           6599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_0\/clock_0                   macrocell6          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:rx_state_0\/q         macrocell6    1250   1250  13025720  RISE       1
\UART_Maxbotix:BUART:rx_load_fifo\/main_1  macrocell7    5349   6599  13031558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_load_fifo\/clock_0                 macrocell7          0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:rx_state_0\/q
Path End       : \UART_Maxbotix:BUART:rx_state_3\/main_1
Capture Clock  : \UART_Maxbotix:BUART:rx_state_3\/clock_0
Path slack     : 13031558p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6599
-------------------------------------   ---- 
End-of-path arrival time (ps)           6599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_0\/clock_0                   macrocell6          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:rx_state_0\/q       macrocell6    1250   1250  13025720  RISE       1
\UART_Maxbotix:BUART:rx_state_3\/main_1  macrocell8    5349   6599  13031558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_3\/clock_0                   macrocell8          0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:rx_state_0\/q
Path End       : \UART_Maxbotix:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_Maxbotix:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031558p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6599
-------------------------------------   ---- 
End-of-path arrival time (ps)           6599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_0\/clock_0                   macrocell6          0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:rx_state_0\/q               macrocell6    1250   1250  13025720  RISE       1
\UART_Maxbotix:BUART:rx_state_stop1_reg\/main_1  macrocell11   5349   6599  13031558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_stop1_reg\/clock_0           macrocell11         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:rx_state_3\/q
Path End       : \UART_Maxbotix:BUART:rx_status_3\/main_3
Capture Clock  : \UART_Maxbotix:BUART:rx_status_3\/clock_0
Path slack     : 13031745p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6412
-------------------------------------   ---- 
End-of-path arrival time (ps)           6412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_3\/clock_0                   macrocell8          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:rx_state_3\/q        macrocell8    1250   1250  13024797  RISE       1
\UART_Maxbotix:BUART:rx_status_3\/main_3  macrocell14   5162   6412  13031745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_status_3\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Maxbotix:BUART:rx_state_2\/main_5
Capture Clock  : \UART_Maxbotix:BUART:rx_state_2\/clock_0
Path slack     : 13031824p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6332
-------------------------------------   ---- 
End-of-path arrival time (ps)           6332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031261  RISE       1
\UART_Maxbotix:BUART:rx_state_2\/main_5         macrocell9    4392   6332  13031824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_2\/clock_0                   macrocell9          0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:rx_state_3\/q
Path End       : \UART_Maxbotix:BUART:rx_state_0\/main_3
Capture Clock  : \UART_Maxbotix:BUART:rx_state_0\/clock_0
Path slack     : 13032312p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5844
-------------------------------------   ---- 
End-of-path arrival time (ps)           5844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_3\/clock_0                   macrocell8          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:rx_state_3\/q       macrocell8    1250   1250  13024797  RISE       1
\UART_Maxbotix:BUART:rx_state_0\/main_3  macrocell6    4594   5844  13032312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_0\/clock_0                   macrocell6          0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:pollcount_1\/q
Path End       : \UART_Maxbotix:BUART:pollcount_1\/main_2
Capture Clock  : \UART_Maxbotix:BUART:pollcount_1\/clock_0
Path slack     : 13032409p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5748
-------------------------------------   ---- 
End-of-path arrival time (ps)           5748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:pollcount_1\/clock_0                  macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:pollcount_1\/q       macrocell12   1250   1250  13026840  RISE       1
\UART_Maxbotix:BUART:pollcount_1\/main_2  macrocell12   4498   5748  13032409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:pollcount_1\/clock_0                  macrocell12         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:pollcount_1\/q
Path End       : \UART_Maxbotix:BUART:rx_status_3\/main_5
Capture Clock  : \UART_Maxbotix:BUART:rx_status_3\/clock_0
Path slack     : 13032409p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5748
-------------------------------------   ---- 
End-of-path arrival time (ps)           5748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:pollcount_1\/clock_0                  macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:pollcount_1\/q       macrocell12   1250   1250  13026840  RISE       1
\UART_Maxbotix:BUART:rx_status_3\/main_5  macrocell14   4498   5748  13032409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_status_3\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:rx_bitclk_enable\/q
Path End       : \UART_Maxbotix:BUART:rx_state_0\/main_2
Capture Clock  : \UART_Maxbotix:BUART:rx_state_0\/clock_0
Path slack     : 13032729p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5428
-------------------------------------   ---- 
End-of-path arrival time (ps)           5428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_bitclk_enable\/clock_0             macrocell10         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:rx_bitclk_enable\/q  macrocell10   1250   1250  13029074  RISE       1
\UART_Maxbotix:BUART:rx_state_0\/main_2   macrocell6    4178   5428  13032729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_0\/clock_0                   macrocell6          0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Maxbotix:BUART:rx_state_2\/main_7
Capture Clock  : \UART_Maxbotix:BUART:rx_state_2\/clock_0
Path slack     : 13032799p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5357
-------------------------------------   ---- 
End-of-path arrival time (ps)           5357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032799  RISE       1
\UART_Maxbotix:BUART:rx_state_2\/main_7         macrocell9    3417   5357  13032799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_2\/clock_0                   macrocell9          0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Maxbotix:BUART:rx_state_2\/main_6
Capture Clock  : \UART_Maxbotix:BUART:rx_state_2\/clock_0
Path slack     : 13032801p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5355
-------------------------------------   ---- 
End-of-path arrival time (ps)           5355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032801  RISE       1
\UART_Maxbotix:BUART:rx_state_2\/main_6         macrocell9    3415   5355  13032801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_2\/clock_0                   macrocell9          0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Maxbotix:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_Maxbotix:BUART:rx_load_fifo\/clock_0
Path slack     : 13032810p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5347
-------------------------------------   ---- 
End-of-path arrival time (ps)           5347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032799  RISE       1
\UART_Maxbotix:BUART:rx_load_fifo\/main_7       macrocell7    3407   5347  13032810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_load_fifo\/clock_0                 macrocell7          0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Maxbotix:BUART:rx_state_3\/main_7
Capture Clock  : \UART_Maxbotix:BUART:rx_state_3\/clock_0
Path slack     : 13032810p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5347
-------------------------------------   ---- 
End-of-path arrival time (ps)           5347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032799  RISE       1
\UART_Maxbotix:BUART:rx_state_3\/main_7         macrocell8    3407   5347  13032810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_3\/clock_0                   macrocell8          0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Maxbotix:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_Maxbotix:BUART:rx_load_fifo\/clock_0
Path slack     : 13032811p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5346
-------------------------------------   ---- 
End-of-path arrival time (ps)           5346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032801  RISE       1
\UART_Maxbotix:BUART:rx_load_fifo\/main_6       macrocell7    3406   5346  13032811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_load_fifo\/clock_0                 macrocell7          0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Maxbotix:BUART:rx_state_3\/main_6
Capture Clock  : \UART_Maxbotix:BUART:rx_state_3\/clock_0
Path slack     : 13032811p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5346
-------------------------------------   ---- 
End-of-path arrival time (ps)           5346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032801  RISE       1
\UART_Maxbotix:BUART:rx_state_3\/main_6         macrocell8    3406   5346  13032811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_3\/clock_0                   macrocell8          0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:rx_state_1\/q
Path End       : \UART_Maxbotix:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_Maxbotix:BUART:rx_load_fifo\/clock_0
Path slack     : 13033022p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5135
-------------------------------------   ---- 
End-of-path arrival time (ps)           5135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_1\/clock_0                   macrocell5          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:rx_state_1\/q         macrocell5    1250   1250  13021893  RISE       1
\UART_Maxbotix:BUART:rx_load_fifo\/main_0  macrocell7    3885   5135  13033022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_load_fifo\/clock_0                 macrocell7          0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:rx_state_1\/q
Path End       : \UART_Maxbotix:BUART:rx_state_3\/main_0
Capture Clock  : \UART_Maxbotix:BUART:rx_state_3\/clock_0
Path slack     : 13033022p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5135
-------------------------------------   ---- 
End-of-path arrival time (ps)           5135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_1\/clock_0                   macrocell5          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:rx_state_1\/q       macrocell5    1250   1250  13021893  RISE       1
\UART_Maxbotix:BUART:rx_state_3\/main_0  macrocell8    3885   5135  13033022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_3\/clock_0                   macrocell8          0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:rx_state_1\/q
Path End       : \UART_Maxbotix:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_Maxbotix:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033022p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5135
-------------------------------------   ---- 
End-of-path arrival time (ps)           5135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_1\/clock_0                   macrocell5          0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:rx_state_1\/q               macrocell5    1250   1250  13021893  RISE       1
\UART_Maxbotix:BUART:rx_state_stop1_reg\/main_0  macrocell11   3885   5135  13033022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_stop1_reg\/clock_0           macrocell11         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:rx_state_2\/q
Path End       : \UART_Maxbotix:BUART:rx_status_3\/main_4
Capture Clock  : \UART_Maxbotix:BUART:rx_status_3\/clock_0
Path slack     : 13033047p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5110
-------------------------------------   ---- 
End-of-path arrival time (ps)           5110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_2\/clock_0                   macrocell9          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:rx_state_2\/q        macrocell9    1250   1250  13025551  RISE       1
\UART_Maxbotix:BUART:rx_status_3\/main_4  macrocell14   3860   5110  13033047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_status_3\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:rx_state_2\/q
Path End       : \UART_Maxbotix:BUART:rx_state_0\/main_4
Capture Clock  : \UART_Maxbotix:BUART:rx_state_0\/clock_0
Path slack     : 13033066p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5091
-------------------------------------   ---- 
End-of-path arrival time (ps)           5091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_2\/clock_0                   macrocell9          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:rx_state_2\/q       macrocell9    1250   1250  13025551  RISE       1
\UART_Maxbotix:BUART:rx_state_0\/main_4  macrocell6    3841   5091  13033066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_0\/clock_0                   macrocell6          0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:rx_state_0\/q
Path End       : \UART_Maxbotix:BUART:rx_state_0\/main_1
Capture Clock  : \UART_Maxbotix:BUART:rx_state_0\/clock_0
Path slack     : 13033235p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4921
-------------------------------------   ---- 
End-of-path arrival time (ps)           4921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_0\/clock_0                   macrocell6          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:rx_state_0\/q       macrocell6    1250   1250  13025720  RISE       1
\UART_Maxbotix:BUART:rx_state_0\/main_1  macrocell6    3671   4921  13033235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_0\/clock_0                   macrocell6          0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:rx_bitclk_enable\/q
Path End       : \UART_Maxbotix:BUART:rx_status_3\/main_2
Capture Clock  : \UART_Maxbotix:BUART:rx_status_3\/clock_0
Path slack     : 13033296p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4860
-------------------------------------   ---- 
End-of-path arrival time (ps)           4860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_bitclk_enable\/clock_0             macrocell10         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:rx_bitclk_enable\/q  macrocell10   1250   1250  13029074  RISE       1
\UART_Maxbotix:BUART:rx_status_3\/main_2  macrocell14   3610   4860  13033296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_status_3\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:pollcount_1\/q
Path End       : \UART_Maxbotix:BUART:rx_state_0\/main_8
Capture Clock  : \UART_Maxbotix:BUART:rx_state_0\/clock_0
Path slack     : 13033386p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4770
-------------------------------------   ---- 
End-of-path arrival time (ps)           4770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:pollcount_1\/clock_0                  macrocell12         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:pollcount_1\/q      macrocell12   1250   1250  13026840  RISE       1
\UART_Maxbotix:BUART:rx_state_0\/main_8  macrocell6    3520   4770  13033386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_0\/clock_0                   macrocell6          0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Maxbotix:BUART:rx_state_0\/main_5
Capture Clock  : \UART_Maxbotix:BUART:rx_state_0\/clock_0
Path slack     : 13033545p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4612
-------------------------------------   ---- 
End-of-path arrival time (ps)           4612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031261  RISE       1
\UART_Maxbotix:BUART:rx_state_0\/main_5         macrocell6    2672   4612  13033545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_0\/clock_0                   macrocell6          0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:rx_state_0\/q
Path End       : \UART_Maxbotix:BUART:rx_status_3\/main_1
Capture Clock  : \UART_Maxbotix:BUART:rx_status_3\/clock_0
Path slack     : 13033785p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4372
-------------------------------------   ---- 
End-of-path arrival time (ps)           4372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_0\/clock_0                   macrocell6          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:rx_state_0\/q        macrocell6    1250   1250  13025720  RISE       1
\UART_Maxbotix:BUART:rx_status_3\/main_1  macrocell14   3122   4372  13033785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_status_3\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Maxbotix:BUART:rx_state_0\/main_7
Capture Clock  : \UART_Maxbotix:BUART:rx_state_0\/clock_0
Path slack     : 13033897p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032799  RISE       1
\UART_Maxbotix:BUART:rx_state_0\/main_7         macrocell6    2319   4259  13033897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_0\/clock_0                   macrocell6          0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Maxbotix:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_Maxbotix:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033899p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033899  RISE       1
\UART_Maxbotix:BUART:rx_bitclk_enable\/main_1   macrocell10   2318   4258  13033899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_bitclk_enable\/clock_0             macrocell10         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Maxbotix:BUART:pollcount_1\/main_1
Capture Clock  : \UART_Maxbotix:BUART:pollcount_1\/clock_0
Path slack     : 13033899p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033899  RISE       1
\UART_Maxbotix:BUART:pollcount_1\/main_1        macrocell12   2318   4258  13033899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:pollcount_1\/clock_0                  macrocell12         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Maxbotix:BUART:pollcount_0\/main_1
Capture Clock  : \UART_Maxbotix:BUART:pollcount_0\/clock_0
Path slack     : 13033899p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033899  RISE       1
\UART_Maxbotix:BUART:pollcount_0\/main_1        macrocell13   2318   4258  13033899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:pollcount_0\/clock_0                  macrocell13         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Maxbotix:BUART:rx_state_0\/main_6
Capture Clock  : \UART_Maxbotix:BUART:rx_state_0\/clock_0
Path slack     : 13033899p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032801  RISE       1
\UART_Maxbotix:BUART:rx_state_0\/main_6         macrocell6    2317   4257  13033899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_0\/clock_0                   macrocell6          0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_Maxbotix:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_Maxbotix:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033900p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4256
-------------------------------------   ---- 
End-of-path arrival time (ps)           4256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033900  RISE       1
\UART_Maxbotix:BUART:rx_bitclk_enable\/main_2   macrocell10   2316   4256  13033900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_bitclk_enable\/clock_0             macrocell10         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Maxbotix:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_Maxbotix:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033905p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033905  RISE       1
\UART_Maxbotix:BUART:rx_bitclk_enable\/main_0   macrocell10   2312   4252  13033905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_bitclk_enable\/clock_0             macrocell10         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Maxbotix:BUART:pollcount_1\/main_0
Capture Clock  : \UART_Maxbotix:BUART:pollcount_1\/clock_0
Path slack     : 13033905p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033905  RISE       1
\UART_Maxbotix:BUART:pollcount_1\/main_0        macrocell12   2312   4252  13033905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:pollcount_1\/clock_0                  macrocell12         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Maxbotix:BUART:pollcount_0\/main_0
Capture Clock  : \UART_Maxbotix:BUART:pollcount_0\/clock_0
Path slack     : 13033905p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033905  RISE       1
\UART_Maxbotix:BUART:pollcount_0\/main_0        macrocell13   2312   4252  13033905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:pollcount_0\/clock_0                  macrocell13         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:rx_state_3\/q
Path End       : \UART_Maxbotix:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_Maxbotix:BUART:rx_load_fifo\/clock_0
Path slack     : 13034093p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4064
-------------------------------------   ---- 
End-of-path arrival time (ps)           4064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_3\/clock_0                   macrocell8          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:rx_state_3\/q         macrocell8    1250   1250  13024797  RISE       1
\UART_Maxbotix:BUART:rx_load_fifo\/main_3  macrocell7    2814   4064  13034093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_load_fifo\/clock_0                 macrocell7          0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:rx_state_3\/q
Path End       : \UART_Maxbotix:BUART:rx_state_3\/main_3
Capture Clock  : \UART_Maxbotix:BUART:rx_state_3\/clock_0
Path slack     : 13034093p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4064
-------------------------------------   ---- 
End-of-path arrival time (ps)           4064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_3\/clock_0                   macrocell8          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:rx_state_3\/q       macrocell8    1250   1250  13024797  RISE       1
\UART_Maxbotix:BUART:rx_state_3\/main_3  macrocell8    2814   4064  13034093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_3\/clock_0                   macrocell8          0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:rx_state_3\/q
Path End       : \UART_Maxbotix:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_Maxbotix:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034093p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4064
-------------------------------------   ---- 
End-of-path arrival time (ps)           4064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_3\/clock_0                   macrocell8          0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:rx_state_3\/q               macrocell8    1250   1250  13024797  RISE       1
\UART_Maxbotix:BUART:rx_state_stop1_reg\/main_2  macrocell11   2814   4064  13034093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_stop1_reg\/clock_0           macrocell11         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:rx_state_3\/q
Path End       : \UART_Maxbotix:BUART:rx_state_2\/main_3
Capture Clock  : \UART_Maxbotix:BUART:rx_state_2\/clock_0
Path slack     : 13034110p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4046
-------------------------------------   ---- 
End-of-path arrival time (ps)           4046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_3\/clock_0                   macrocell8          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:rx_state_3\/q       macrocell8    1250   1250  13024797  RISE       1
\UART_Maxbotix:BUART:rx_state_2\/main_3  macrocell9    2796   4046  13034110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_2\/clock_0                   macrocell9          0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:rx_state_2\/q
Path End       : \UART_Maxbotix:BUART:rx_state_2\/main_4
Capture Clock  : \UART_Maxbotix:BUART:rx_state_2\/clock_0
Path slack     : 13034122p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_2\/clock_0                   macrocell9          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:rx_state_2\/q       macrocell9    1250   1250  13025551  RISE       1
\UART_Maxbotix:BUART:rx_state_2\/main_4  macrocell9    2785   4035  13034122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_2\/clock_0                   macrocell9          0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:rx_state_2\/q
Path End       : \UART_Maxbotix:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_Maxbotix:BUART:rx_load_fifo\/clock_0
Path slack     : 13034141p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_2\/clock_0                   macrocell9          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:rx_state_2\/q         macrocell9    1250   1250  13025551  RISE       1
\UART_Maxbotix:BUART:rx_load_fifo\/main_4  macrocell7    2765   4015  13034141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_load_fifo\/clock_0                 macrocell7          0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:rx_state_2\/q
Path End       : \UART_Maxbotix:BUART:rx_state_3\/main_4
Capture Clock  : \UART_Maxbotix:BUART:rx_state_3\/clock_0
Path slack     : 13034141p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_2\/clock_0                   macrocell9          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:rx_state_2\/q       macrocell9    1250   1250  13025551  RISE       1
\UART_Maxbotix:BUART:rx_state_3\/main_4  macrocell8    2765   4015  13034141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_3\/clock_0                   macrocell8          0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:rx_state_2\/q
Path End       : \UART_Maxbotix:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_Maxbotix:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034141p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_2\/clock_0                   macrocell9          0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:rx_state_2\/q               macrocell9    1250   1250  13025551  RISE       1
\UART_Maxbotix:BUART:rx_state_stop1_reg\/main_3  macrocell11   2765   4015  13034141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_stop1_reg\/clock_0           macrocell11         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:rx_last\/q
Path End       : \UART_Maxbotix:BUART:rx_state_2\/main_9
Capture Clock  : \UART_Maxbotix:BUART:rx_state_2\/clock_0
Path slack     : 13034597p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_last\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:rx_last\/q          macrocell15   1250   1250  13034597  RISE       1
\UART_Maxbotix:BUART:rx_state_2\/main_9  macrocell9    2310   3560  13034597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_state_2\/clock_0                   macrocell9          0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:rx_load_fifo\/q
Path End       : \UART_Maxbotix:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_Maxbotix:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13034653p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                    -3130
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3884
-------------------------------------   ---- 
End-of-path arrival time (ps)           3884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_load_fifo\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:rx_load_fifo\/q            macrocell7      1250   1250  13031616  RISE       1
\UART_Maxbotix:BUART:sRX:RxShifter:u0\/f0_load  datapathcell1   2634   3884  13034653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:sRX:RxShifter:u0\/clock               datapathcell1       0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Maxbotix:BUART:rx_status_3\/q
Path End       : \UART_Maxbotix:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_Maxbotix:BUART:sRX:RxSts\/clock
Path slack     : 13037002p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (UART_Maxbotix_IntClock:R#1 vs. UART_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                     -500
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:rx_status_3\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_Maxbotix:BUART:rx_status_3\/q       macrocell14    1250   1250  13037002  RISE       1
\UART_Maxbotix:BUART:sRX:RxSts\/status_3  statusicell1   2914   4164  13037002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Maxbotix:BUART:sRX:RxSts\/clock                      statusicell1        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

