$date
  Wed Nov 29 17:11:10 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_demux_1x8 $end
$var reg 3 ! s[2:0] $end
$var reg 8 " o[7:0] $end
$var reg 1 # i $end
$scope module dut $end
$var reg 1 $ i $end
$var reg 3 % s[2:0] $end
$var reg 8 & o[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b000 !
b00000001 "
1#
1$
b000 %
b00000001 &
#10000000
b001 !
b00000010 "
b001 %
b00000010 &
#20000000
b010 !
b00000Z00 "
Z#
Z$
b010 %
b00000Z00 &
#30000000
b011 !
b00001000 "
1#
1$
b011 %
b00001000 &
#40000000
b100 !
b00010000 "
b100 %
b00010000 &
#50000000
b101 !
b00100000 "
b101 %
b00100000 &
#60000000
b110 !
b01000000 "
b110 %
b01000000 &
#70000000
b111 !
b10000000 "
b111 %
b10000000 &
#80000000
