

================================================================
== Vivado HLS Report for 'app_to_net'
================================================================
* Date:           Fri Jun 22 15:26:01 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        application_bridge
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.40|     17.22|        0.80|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

 <State 1> : 17.22ns
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%atn_state_V_load = load i2* @atn_state_V, align 1" [../HMPI/HLS_lib/application_bridge.cpp:169]
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%byte_counter_1_load = load i32* @byte_counter_1, align 4" [../HMPI/HLS_lib/application_bridge.cpp:224]
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%last_V_load = load i1* @last_V, align 1" [../HMPI/HLS_lib/application_bridge.cpp:214]
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_last_V = load i1* @app_packet_in_last_V, align 1" [../HMPI/HLS_lib/application_bridge.cpp:206]
ST_1 : Operation 7 [1/1] (0.91ns)   --->   "switch i2 %atn_state_V_load, label %._crit_edge311 [
    i2 0, label %0
    i2 1, label %5
    i2 -2, label %6
    i2 -1, label %11
  ]" [../HMPI/HLS_lib/application_bridge.cpp:169]
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "store i2 -2, i2* @atn_state_V, align 1" [../HMPI/HLS_lib/application_bridge.cpp:250]
ST_1 : Operation 9 [1/1] (0.91ns)   --->   "br label %._crit_edge311" [../HMPI/HLS_lib/application_bridge.cpp:252]
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "br i1 %last_V_load, label %10, label %7" [../HMPI/HLS_lib/application_bridge.cpp:214]
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i129P(i129* %from_app_V, i32 1)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 12 [1/1] (0.91ns)   --->   "br i1 %tmp_8, label %._crit_edge315.0, label %._crit_edge311" [../HMPI/HLS_lib/application_bridge.cpp:215]
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_4 = call i129 @_ssdm_op_Read.ap_fifo.volatile.i129P(i129* %from_app_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%keep_temp_V = call i8 @_ssdm_op_PartSelect.i8.i129.i32.i32(i129 %tmp_4, i32 73, i32 80)" [../HMPI/HLS_lib/application_bridge.cpp:219]
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i129.i32(i129 %tmp_4, i32 73)" [../HMPI/HLS_lib/application_bridge.cpp:223]
ST_1 : Operation 16 [1/1] (1.48ns)   --->   "%tmp_2 = add nsw i32 %byte_counter_1_load, 1" [../HMPI/HLS_lib/application_bridge.cpp:224]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.44ns)   --->   "%tmp_18_byte_counter_s = select i1 %tmp_30, i32 %tmp_2, i32 %byte_counter_1_load" [../HMPI/HLS_lib/application_bridge.cpp:223]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i129.i32(i129 %tmp_4, i32 74)" [../HMPI/HLS_lib/application_bridge.cpp:223]
ST_1 : Operation 19 [1/1] (1.48ns)   --->   "%tmp_18_1 = add nsw i32 %tmp_18_byte_counter_s, 1" [../HMPI/HLS_lib/application_bridge.cpp:224]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.44ns)   --->   "%byte_counter_1_new_1 = select i1 %tmp_31, i32 %tmp_18_1, i32 %tmp_18_byte_counter_s" [../HMPI/HLS_lib/application_bridge.cpp:223]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i129.i32(i129 %tmp_4, i32 75)" [../HMPI/HLS_lib/application_bridge.cpp:223]
ST_1 : Operation 22 [1/1] (1.48ns)   --->   "%tmp_18_2 = add nsw i32 %byte_counter_1_new_1, 1" [../HMPI/HLS_lib/application_bridge.cpp:224]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.44ns)   --->   "%tmp_18_2_byte_counte = select i1 %tmp_32, i32 %tmp_18_2, i32 %byte_counter_1_new_1" [../HMPI/HLS_lib/application_bridge.cpp:223]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i129.i32(i129 %tmp_4, i32 76)" [../HMPI/HLS_lib/application_bridge.cpp:223]
ST_1 : Operation 25 [1/1] (1.48ns)   --->   "%tmp_18_3 = add nsw i32 %tmp_18_2_byte_counte, 1" [../HMPI/HLS_lib/application_bridge.cpp:224]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.44ns)   --->   "%byte_counter_1_new_3 = select i1 %tmp_33, i32 %tmp_18_3, i32 %tmp_18_2_byte_counte" [../HMPI/HLS_lib/application_bridge.cpp:223]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i129.i32(i129 %tmp_4, i32 77)" [../HMPI/HLS_lib/application_bridge.cpp:223]
ST_1 : Operation 28 [1/1] (1.48ns)   --->   "%tmp_18_4 = add nsw i32 %byte_counter_1_new_3, 1" [../HMPI/HLS_lib/application_bridge.cpp:224]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.44ns)   --->   "%tmp_18_4_byte_counte = select i1 %tmp_34, i32 %tmp_18_4, i32 %byte_counter_1_new_3" [../HMPI/HLS_lib/application_bridge.cpp:223]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i129.i32(i129 %tmp_4, i32 78)" [../HMPI/HLS_lib/application_bridge.cpp:223]
ST_1 : Operation 31 [1/1] (1.48ns)   --->   "%tmp_18_5 = add nsw i32 %tmp_18_4_byte_counte, 1" [../HMPI/HLS_lib/application_bridge.cpp:224]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.44ns)   --->   "%byte_counter_1_new_5 = select i1 %tmp_35, i32 %tmp_18_5, i32 %tmp_18_4_byte_counte" [../HMPI/HLS_lib/application_bridge.cpp:223]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i129.i32(i129 %tmp_4, i32 79)" [../HMPI/HLS_lib/application_bridge.cpp:223]
ST_1 : Operation 34 [1/1] (1.48ns)   --->   "%tmp_18_6 = add nsw i32 %byte_counter_1_new_5, 1" [../HMPI/HLS_lib/application_bridge.cpp:224]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.44ns)   --->   "%tmp_18_6_byte_counte = select i1 %tmp_36, i32 %tmp_18_6, i32 %byte_counter_1_new_5" [../HMPI/HLS_lib/application_bridge.cpp:223]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i129.i32(i129 %tmp_4, i32 80)" [../HMPI/HLS_lib/application_bridge.cpp:223]
ST_1 : Operation 37 [1/1] (1.48ns)   --->   "%tmp_18_7 = add nsw i32 %tmp_18_6_byte_counte, 1" [../HMPI/HLS_lib/application_bridge.cpp:224]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp2 = or i1 %tmp_31, %tmp_30" [../HMPI/HLS_lib/application_bridge.cpp:223]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp3 = or i1 %tmp_32, %tmp_33" [../HMPI/HLS_lib/application_bridge.cpp:223]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.33ns) (out node of the LUT)   --->   "%tmp1 = or i1 %tmp3, %tmp2" [../HMPI/HLS_lib/application_bridge.cpp:223]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node byte_counter_1_flag_7)   --->   "%tmp5 = or i1 %tmp_34, %tmp_35" [../HMPI/HLS_lib/application_bridge.cpp:223]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node byte_counter_1_flag_7)   --->   "%tmp6 = or i1 %tmp_36, %tmp_37" [../HMPI/HLS_lib/application_bridge.cpp:223]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node byte_counter_1_flag_7)   --->   "%tmp4 = or i1 %tmp6, %tmp5" [../HMPI/HLS_lib/application_bridge.cpp:223]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.33ns) (out node of the LUT)   --->   "%byte_counter_1_flag_7 = or i1 %tmp4, %tmp1" [../HMPI/HLS_lib/application_bridge.cpp:223]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.44ns)   --->   "%byte_counter_1_new_7 = select i1 %tmp_37, i32 %tmp_18_7, i32 %tmp_18_6_byte_counte" [../HMPI/HLS_lib/application_bridge.cpp:223]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (1.14ns)   --->   "%tmp_5 = icmp sgt i32 %byte_counter_1_new_7, 1480" [../HMPI/HLS_lib/application_bridge.cpp:227]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_last_V_2 = call i1 @_ssdm_op_BitSelect.i1.i129.i32(i129 %tmp_4, i32 72)" [../HMPI/HLS_lib/application_bridge.cpp:235]
ST_1 : Operation 48 [1/1] (0.83ns)   --->   "store i1 %tmp_last_V_2, i1* @last_V, align 1" [../HMPI/HLS_lib/application_bridge.cpp:238]
ST_1 : Operation 49 [1/1] (0.91ns)   --->   "br label %._crit_edge311"
ST_1 : Operation 50 [1/1] (1.00ns)   --->   "store i2 -1, i2* @atn_state_V, align 1" [../HMPI/HLS_lib/application_bridge.cpp:232]
ST_1 : Operation 51 [1/1] (0.91ns)   --->   "br label %._crit_edge311" [../HMPI/HLS_lib/application_bridge.cpp:233]
ST_1 : Operation 52 [1/1] (1.00ns)   --->   "store i2 0, i2* @atn_state_V, align 1" [../HMPI/HLS_lib/application_bridge.cpp:243]
ST_1 : Operation 53 [1/1] (0.91ns)   --->   "br label %._crit_edge311"
ST_1 : Operation 54 [1/1] (0.83ns)   --->   "store i1 %tmp_last_V, i1* @last_V, align 1" [../HMPI/HLS_lib/application_bridge.cpp:209]
ST_1 : Operation 55 [1/1] (1.00ns)   --->   "store i2 -2, i2* @atn_state_V, align 1" [../HMPI/HLS_lib/application_bridge.cpp:210]
ST_1 : Operation 56 [1/1] (0.91ns)   --->   "br label %._crit_edge311" [../HMPI/HLS_lib/application_bridge.cpp:212]
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i129P(i129* %from_app_V, i32 1)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp59 = call i129 @_ssdm_op_Read.ap_fifo.volatile.i129P(i129* %from_app_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_Val2_1 = trunc i129 %tmp59 to i64" [../HMPI/HLS_lib/application_bridge.cpp:42->../HMPI/HLS_lib/application_bridge.cpp:173]
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_dest_V_2 = call i8 @_ssdm_op_PartSelect.i8.i129.i32.i32(i129 %tmp59, i32 64, i32 71)" [../HMPI/HLS_lib/application_bridge.cpp:42->../HMPI/HLS_lib/application_bridge.cpp:173]
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "store i8 %tmp_dest_V_2, i8* @app_packet_in_dest_V, align 8" [../HMPI/HLS_lib/application_bridge.cpp:42->../HMPI/HLS_lib/application_bridge.cpp:173]
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_last_V_1 = call i1 @_ssdm_op_BitSelect.i1.i129.i32(i129 %tmp59, i32 72)" [../HMPI/HLS_lib/application_bridge.cpp:42->../HMPI/HLS_lib/application_bridge.cpp:173]
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "store i1 %tmp_last_V_1, i1* @app_packet_in_last_V, align 1" [../HMPI/HLS_lib/application_bridge.cpp:42->../HMPI/HLS_lib/application_bridge.cpp:173]
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_keep_V_2 = call i8 @_ssdm_op_PartSelect.i8.i129.i32.i32(i129 %tmp59, i32 73, i32 80)" [../HMPI/HLS_lib/application_bridge.cpp:42->../HMPI/HLS_lib/application_bridge.cpp:173]
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "store i8 %tmp_keep_V_2, i8* @app_packet_in_keep_V, align 2" [../HMPI/HLS_lib/application_bridge.cpp:42->../HMPI/HLS_lib/application_bridge.cpp:173]
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_id_V_load_new = call i8 @_ssdm_op_PartSelect.i8.i129.i32.i32(i129 %tmp59, i32 81, i32 88)" [../HMPI/HLS_lib/application_bridge.cpp:42->../HMPI/HLS_lib/application_bridge.cpp:173]
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_Result_s = call i4 @_ssdm_op_PartSelect.i4.i129.i32.i32(i129 %tmp59, i32 93, i32 96)" [../HMPI/HLS_lib/application_bridge.cpp:175]
ST_1 : Operation 68 [1/1] (0.90ns)   --->   "%tmp_7 = icmp eq i4 %p_Result_s, 0" [../HMPI/HLS_lib/application_bridge.cpp:175]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %2, label %3" [../HMPI/HLS_lib/application_bridge.cpp:175]
ST_1 : Operation 70 [1/1] (0.90ns)   --->   "%tmp_9 = icmp eq i4 %p_Result_s, 1" [../HMPI/HLS_lib/application_bridge.cpp:185]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %4, label %._crit_edge313" [../HMPI/HLS_lib/application_bridge.cpp:185]
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "store i8 %tmp_dest_V_2, i8* @extraPayload_dest_V, align 8" [../HMPI/HLS_lib/application_bridge.cpp:188]
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_5 = call i4 @_ssdm_op_PartSelect.i4.i129.i32.i32(i129 %tmp59, i32 89, i32 92)" [../HMPI/HLS_lib/application_bridge.cpp:194]
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "store i1 true, i1* @extraPayload_keep_V, align 1" [../HMPI/HLS_lib/application_bridge.cpp:196]
ST_1 : Operation 75 [1/1] (1.00ns)   --->   "store i2 1, i2* @atn_state_V, align 1" [../HMPI/HLS_lib/application_bridge.cpp:198]
ST_1 : Operation 76 [1/1] (0.83ns)   --->   "br label %mergeST"
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%p_Result_4 = call i4 @_ssdm_op_PartSelect.i4.i129.i32.i32(i129 %tmp59, i32 89, i32 92)" [../HMPI/HLS_lib/application_bridge.cpp:176]
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%loc_V_trunc = zext i4 %p_Result_4 to i8" [../HMPI/HLS_lib/application_bridge.cpp:176]
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_Result_s_15 = call i64 @llvm.part.set.i64.i8(i64 %p_Val2_1, i8 %loc_V_trunc, i32 56, i32 63)" [../HMPI/HLS_lib/application_bridge.cpp:176]
ST_1 : Operation 80 [1/1] (1.00ns)   --->   "store i2 0, i2* @atn_state_V, align 1" [../HMPI/HLS_lib/application_bridge.cpp:183]
ST_1 : Operation 81 [1/1] (0.83ns)   --->   "br label %mergeST" [../HMPI/HLS_lib/application_bridge.cpp:184]
ST_1 : Operation 82 [1/1] (0.91ns)   --->   "br label %._crit_edge311" [../HMPI/HLS_lib/application_bridge.cpp:201]
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%byte_counter_1_flag_s = phi i1 [ false, %codeRepl ], [ false, %11 ], [ true, %5 ], [ false, %._crit_edge312 ], [ false, %10 ], [ false, %7 ], [ true, %8 ], [ %byte_counter_1_flag_7, %9 ]" [../HMPI/HLS_lib/application_bridge.cpp:223]
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%byte_counter_1_new_s = phi i32 [ undef, %codeRepl ], [ undef, %11 ], [ 8, %5 ], [ undef, %._crit_edge312 ], [ undef, %10 ], [ undef, %7 ], [ 0, %8 ], [ %byte_counter_1_new_7, %9 ]" [../HMPI/HLS_lib/application_bridge.cpp:223]
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %byte_counter_1_flag_s, label %mergeST79, label %._crit_edge311.new" [../HMPI/HLS_lib/application_bridge.cpp:223]
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "store i32 %byte_counter_1_new_s, i32* @byte_counter_1, align 4" [../HMPI/HLS_lib/application_bridge.cpp:208]

 <State 2> : 2.32ns
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i81* %to_net_V, [1 x i8]* @p_str, [11 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i129* %from_app_V, [1 x i8]* @p_str, [11 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i129* %from_app_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i81* %to_net_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [../HMPI/HLS_lib/application_bridge.cpp:158]
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_data_V = load i64* @app_packet_in_data_V, align 8" [../HMPI/HLS_lib/application_bridge.cpp:203]
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%seq_num_load = load i32* @seq_num, align 4" [../HMPI/HLS_lib/application_bridge.cpp:247]
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_27 = trunc i32 %seq_num_load to i16" [../HMPI/HLS_lib/application_bridge.cpp:247]
ST_2 : Operation 95 [1/1] (1.48ns)   --->   "%tmp_s = add nsw i32 1, %seq_num_load" [../HMPI/HLS_lib/application_bridge.cpp:247]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.83ns)   --->   "store i32 %tmp_s, i32* @seq_num, align 4" [../HMPI/HLS_lib/application_bridge.cpp:247]
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%p_Val2_s = load i64* @extraPayload_data_V, align 8" [../HMPI/HLS_lib/application_bridge.cpp:248]
ST_2 : Operation 98 [1/1] (1.41ns)   --->   "%val_assign_trunc = add i16 1, %tmp_27" [../HMPI/HLS_lib/application_bridge.cpp:247]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%p_Result_3 = call i64 @llvm.part.set.i64.i16(i64 %p_Val2_s, i16 %val_assign_trunc, i32 32, i32 47)" [../HMPI/HLS_lib/application_bridge.cpp:248]
ST_2 : Operation 100 [1/1] (0.83ns)   --->   "store i64 %p_Result_3, i64* @extraPayload_data_V, align 8" [../HMPI/HLS_lib/application_bridge.cpp:248]
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_dest_V_1 = load i8* @extraPayload_dest_V, align 8" [../HMPI/HLS_lib/application_bridge.cpp:249]
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%extraPayload_keep_V_s = load i1* @extraPayload_keep_V, align 1"
ST_2 : Operation 103 [1/1] (0.41ns)   --->   "%tmp_keep_V_1 = select i1 %extraPayload_keep_V_s, i8 -1, i8 0"   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_750 = call i81 @_ssdm_op_BitConcatenate.i81.i1.i8.i8.i64(i1 false, i8 %tmp_keep_V_1, i8 %tmp_dest_V_1, i64 %p_Result_3)" [../HMPI/HLS_lib/application_bridge.cpp:249]
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i81P(i81* %to_net_V, i81 %tmp_750)" [../HMPI/HLS_lib/application_bridge.cpp:249]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %8, label %9" [../HMPI/HLS_lib/application_bridge.cpp:227]
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_40 = trunc i129 %tmp_4 to i72" [../HMPI/HLS_lib/application_bridge.cpp:237]
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_639 = call i81 @_ssdm_op_BitConcatenate.i81.i1.i8.i72(i1 %tmp_last_V_2, i8 %keep_temp_V, i72 %tmp_40)" [../HMPI/HLS_lib/application_bridge.cpp:237]
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i81P(i81* %to_net_V, i81 %tmp_639)" [../HMPI/HLS_lib/application_bridge.cpp:237]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_38 = trunc i129 %tmp_4 to i72" [../HMPI/HLS_lib/application_bridge.cpp:231]
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_5_2 = call i81 @_ssdm_op_BitConcatenate.i81.i1.i8.i72(i1 true, i8 %keep_temp_V, i72 %tmp_38)" [../HMPI/HLS_lib/application_bridge.cpp:231]
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i81P(i81* %to_net_V, i81 %tmp_5_2)" [../HMPI/HLS_lib/application_bridge.cpp:231]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_dest_V = load i8* @app_packet_in_dest_V, align 8" [../HMPI/HLS_lib/application_bridge.cpp:204]
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_keep_V = load i8* @app_packet_in_keep_V, align 2" [../HMPI/HLS_lib/application_bridge.cpp:205]
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_3 = call i81 @_ssdm_op_BitConcatenate.i81.i1.i8.i8.i64(i1 %tmp_last_V, i8 %tmp_keep_V, i8 %tmp_dest_V, i64 %tmp_data_V)" [../HMPI/HLS_lib/application_bridge.cpp:207]
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i81P(i81* %to_net_V, i81 %tmp_3)" [../HMPI/HLS_lib/application_bridge.cpp:207]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %._crit_edge312" [../HMPI/HLS_lib/application_bridge.cpp:172]
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%loc_V_6_trunc = zext i8 %tmp_dest_V_2 to i16" [../HMPI/HLS_lib/application_bridge.cpp:42->../HMPI/HLS_lib/application_bridge.cpp:173]
ST_2 : Operation 119 [1/1] (0.83ns)   --->   "store i32 0, i32* @seq_num, align 4" [../HMPI/HLS_lib/application_bridge.cpp:192]
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_6 = call i48 @_ssdm_op_BitConcatenate.i48.i24.i8.i16(i24 2, i8 %tmp_id_V_load_new, i16 %loc_V_6_trunc)" [../HMPI/HLS_lib/application_bridge.cpp:193]
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%loc_V_8_trunc = zext i4 %p_Result_5 to i8" [../HMPI/HLS_lib/application_bridge.cpp:194]
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_10 = zext i48 %tmp_6 to i56" [../HMPI/HLS_lib/application_bridge.cpp:193]
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_11 = call i60 @_ssdm_op_BitConcatenate.i60.i4.i56(i4 %p_Result_5, i56 %tmp_10)" [../HMPI/HLS_lib/application_bridge.cpp:194]
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%p_Result_2 = zext i60 %tmp_11 to i64" [../HMPI/HLS_lib/application_bridge.cpp:194]
ST_2 : Operation 125 [1/1] (0.83ns)   --->   "store i64 %p_Result_2, i64* @extraPayload_data_V, align 8" [../HMPI/HLS_lib/application_bridge.cpp:194]
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_2_2 = call i81 @_ssdm_op_BitConcatenate.i81.i9.i8.i8.i56(i9 255, i8 %tmp_dest_V_2, i8 %loc_V_8_trunc, i56 %tmp_10)" [../HMPI/HLS_lib/application_bridge.cpp:197]
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i81P(i81* %to_net_V, i81 %tmp_2_2)" [../HMPI/HLS_lib/application_bridge.cpp:197]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "br label %._crit_edge313" [../HMPI/HLS_lib/application_bridge.cpp:199]
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_1 = call i81 @_ssdm_op_BitConcatenate.i81.i1.i8.i8.i64(i1 %tmp_last_V_1, i8 %tmp_keep_V_2, i8 %tmp_dest_V_2, i64 %p_Result_s_15)" [../HMPI/HLS_lib/application_bridge.cpp:182]
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i81P(i81* %to_net_V, i81 %tmp_1)" [../HMPI/HLS_lib/application_bridge.cpp:182]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%app_packet_in_data_V_1 = phi i64 [ %p_Result_s_15, %2 ], [ %p_Val2_1, %._crit_edge313 ]"
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "store i64 %app_packet_in_data_V_1, i64* @app_packet_in_data_V, align 8" [../HMPI/HLS_lib/application_bridge.cpp:42->../HMPI/HLS_lib/application_bridge.cpp:173]
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "br label %._crit_edge312" [../HMPI/HLS_lib/application_bridge.cpp:200]
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "br label %._crit_edge311.new"
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "ret void" [../HMPI/HLS_lib/application_bridge.cpp:254]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.4ns, clock uncertainty: 0.8ns.

 <State 1>: 17.2ns
The critical path consists of the following:
	'load' operation ('byte_counter_1_load', ../HMPI/HLS_lib/application_bridge.cpp:224) on static variable 'byte_counter_1' [21]  (0 ns)
	'add' operation ('tmp_2', ../HMPI/HLS_lib/application_bridge.cpp:224) [50]  (1.49 ns)
	'select' operation ('tmp_18_byte_counter_s', ../HMPI/HLS_lib/application_bridge.cpp:223) [51]  (0.44 ns)
	'add' operation ('tmp_18_1', ../HMPI/HLS_lib/application_bridge.cpp:224) [53]  (1.49 ns)
	'select' operation ('byte_counter_1_new_1', ../HMPI/HLS_lib/application_bridge.cpp:223) [54]  (0.44 ns)
	'add' operation ('tmp_18_2', ../HMPI/HLS_lib/application_bridge.cpp:224) [56]  (1.49 ns)
	'select' operation ('tmp_18_2_byte_counte', ../HMPI/HLS_lib/application_bridge.cpp:223) [57]  (0.44 ns)
	'add' operation ('tmp_18_3', ../HMPI/HLS_lib/application_bridge.cpp:224) [59]  (1.49 ns)
	'select' operation ('byte_counter_1_new_3', ../HMPI/HLS_lib/application_bridge.cpp:223) [60]  (0.44 ns)
	'add' operation ('tmp_18_4', ../HMPI/HLS_lib/application_bridge.cpp:224) [62]  (1.49 ns)
	'select' operation ('tmp_18_4_byte_counte', ../HMPI/HLS_lib/application_bridge.cpp:223) [63]  (0.44 ns)
	'add' operation ('tmp_18_5', ../HMPI/HLS_lib/application_bridge.cpp:224) [65]  (1.49 ns)
	'select' operation ('byte_counter_1_new_5', ../HMPI/HLS_lib/application_bridge.cpp:223) [66]  (0.44 ns)
	'add' operation ('tmp_18_6', ../HMPI/HLS_lib/application_bridge.cpp:224) [68]  (1.49 ns)
	'select' operation ('tmp_18_6_byte_counte', ../HMPI/HLS_lib/application_bridge.cpp:223) [69]  (0.44 ns)
	'add' operation ('tmp_18_7', ../HMPI/HLS_lib/application_bridge.cpp:224) [71]  (1.49 ns)
	'select' operation ('byte_counter_1_new_7', ../HMPI/HLS_lib/application_bridge.cpp:223) [79]  (0.44 ns)
	'icmp' operation ('tmp_5', ../HMPI/HLS_lib/application_bridge.cpp:227) [80]  (1.14 ns)
	blocking operation 0.674 ns on control path)

 <State 2>: 2.32ns
The critical path consists of the following:
	'load' operation ('seq_num_load', ../HMPI/HLS_lib/application_bridge.cpp:247) on static variable 'seq_num' [26]  (0 ns)
	'add' operation ('tmp_s', ../HMPI/HLS_lib/application_bridge.cpp:247) [28]  (1.49 ns)
	'store' operation (../HMPI/HLS_lib/application_bridge.cpp:247) of variable 'tmp_s', ../HMPI/HLS_lib/application_bridge.cpp:247 on static variable 'seq_num' [29]  (0.835 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
