Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Mar  6 20:52:55 2025
| Host         : LAPTOP-MT7GT99J running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              29 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              25 |            7 |
| Yes          | No                    | No                     |              30 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+-------------------------------------------+---------------------+------------------+----------------+--------------+
|     Clock Signal    |               Enable Signal               |   Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+-------------------------------------------+---------------------+------------------+----------------+--------------+
|  c4/COUNT_reg[15]_0 |                                           |                     |                1 |              2 |         2.00 |
|  c5/out100          |                                           |                     |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG      | c0/FSM_sequential_state_reg[3]_i_1_n_0    |                     |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG      | c1/FSM_sequential_state_reg[3]_i_1__0_n_0 |                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG      | c3/FSM_sequential_state_reg[3]_i_1__2_n_0 |                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG      | c2/FSM_sequential_state_reg[3]_i_1__1_n_0 |                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG      | c6/time_val_0                             |                     |                9 |             14 |         1.56 |
|  clk_IBUF_BUFG      |                                           |                     |               10 |             23 |         2.30 |
|  clk_IBUF_BUFG      |                                           | c5/COUNT[0]_i_1_n_0 |                7 |             25 |         3.57 |
+---------------------+-------------------------------------------+---------------------+------------------+----------------+--------------+


