{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1513303332115 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513303332116 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 15 00:02:11 2017 " "Processing started: Fri Dec 15 00:02:11 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1513303332116 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1513303332116 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projetoPessoal -c projetoPessoal " "Command: quartus_map --read_settings_files=on --write_settings_files=off projetoPessoal -c projetoPessoal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1513303332116 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1513303332906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetopessoal.v 2 2 " "Found 2 design units, including 2 entities, in source file projetopessoal.v" { { "Info" "ISGN_ENTITY_NAME" "1 inicial " "Found entity 1: inicial" {  } { { "projetoPessoal.v" "" { Text "C:/altera/13.0sp1/verilog/projetoPessoal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513303332996 ""} { "Info" "ISGN_ENTITY_NAME" "2 projetoPessoal " "Found entity 2: projetoPessoal" {  } { { "projetoPessoal.v" "" { Text "C:/altera/13.0sp1/verilog/projetoPessoal.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513303332996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513303332996 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projetoPessoal " "Elaborating entity \"projetoPessoal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1513303333059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inicial inicial:a " "Elaborating entity \"inicial\" for hierarchy \"inicial:a\"" {  } { { "projetoPessoal.v" "a" { Text "C:/altera/13.0sp1/verilog/projetoPessoal.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513303333079 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 projetoPessoal.v(12) " "Verilog HDL assignment warning at projetoPessoal.v(12): truncated value with size 3 to match size of target (2)" {  } { { "projetoPessoal.v" "" { Text "C:/altera/13.0sp1/verilog/projetoPessoal.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513303333098 "|projetoPessoal|inicial:a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 projetoPessoal.v(26) " "Verilog HDL assignment warning at projetoPessoal.v(26): truncated value with size 3 to match size of target (2)" {  } { { "projetoPessoal.v" "" { Text "C:/altera/13.0sp1/verilog/projetoPessoal.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513303333102 "|projetoPessoal|inicial:a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 projetoPessoal.v(28) " "Verilog HDL assignment warning at projetoPessoal.v(28): truncated value with size 3 to match size of target (2)" {  } { { "projetoPessoal.v" "" { Text "C:/altera/13.0sp1/verilog/projetoPessoal.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513303333102 "|projetoPessoal|inicial:a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 projetoPessoal.v(30) " "Verilog HDL assignment warning at projetoPessoal.v(30): truncated value with size 3 to match size of target (2)" {  } { { "projetoPessoal.v" "" { Text "C:/altera/13.0sp1/verilog/projetoPessoal.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513303333103 "|projetoPessoal|inicial:a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 projetoPessoal.v(32) " "Verilog HDL assignment warning at projetoPessoal.v(32): truncated value with size 3 to match size of target (2)" {  } { { "projetoPessoal.v" "" { Text "C:/altera/13.0sp1/verilog/projetoPessoal.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513303333103 "|projetoPessoal|inicial:a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 projetoPessoal.v(41) " "Verilog HDL assignment warning at projetoPessoal.v(41): truncated value with size 3 to match size of target (2)" {  } { { "projetoPessoal.v" "" { Text "C:/altera/13.0sp1/verilog/projetoPessoal.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513303333103 "|projetoPessoal|inicial:a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 projetoPessoal.v(43) " "Verilog HDL assignment warning at projetoPessoal.v(43): truncated value with size 3 to match size of target (2)" {  } { { "projetoPessoal.v" "" { Text "C:/altera/13.0sp1/verilog/projetoPessoal.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513303333103 "|projetoPessoal|inicial:a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 projetoPessoal.v(45) " "Verilog HDL assignment warning at projetoPessoal.v(45): truncated value with size 3 to match size of target (2)" {  } { { "projetoPessoal.v" "" { Text "C:/altera/13.0sp1/verilog/projetoPessoal.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513303333104 "|projetoPessoal|inicial:a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 projetoPessoal.v(47) " "Verilog HDL assignment warning at projetoPessoal.v(47): truncated value with size 3 to match size of target (2)" {  } { { "projetoPessoal.v" "" { Text "C:/altera/13.0sp1/verilog/projetoPessoal.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513303333104 "|projetoPessoal|inicial:a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 projetoPessoal.v(56) " "Verilog HDL assignment warning at projetoPessoal.v(56): truncated value with size 3 to match size of target (2)" {  } { { "projetoPessoal.v" "" { Text "C:/altera/13.0sp1/verilog/projetoPessoal.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513303333104 "|projetoPessoal|inicial:a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 projetoPessoal.v(58) " "Verilog HDL assignment warning at projetoPessoal.v(58): truncated value with size 3 to match size of target (2)" {  } { { "projetoPessoal.v" "" { Text "C:/altera/13.0sp1/verilog/projetoPessoal.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513303333105 "|projetoPessoal|inicial:a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 projetoPessoal.v(60) " "Verilog HDL assignment warning at projetoPessoal.v(60): truncated value with size 3 to match size of target (2)" {  } { { "projetoPessoal.v" "" { Text "C:/altera/13.0sp1/verilog/projetoPessoal.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513303333105 "|projetoPessoal|inicial:a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 projetoPessoal.v(62) " "Verilog HDL assignment warning at projetoPessoal.v(62): truncated value with size 3 to match size of target (2)" {  } { { "projetoPessoal.v" "" { Text "C:/altera/13.0sp1/verilog/projetoPessoal.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513303333105 "|projetoPessoal|inicial:a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 projetoPessoal.v(71) " "Verilog HDL assignment warning at projetoPessoal.v(71): truncated value with size 3 to match size of target (2)" {  } { { "projetoPessoal.v" "" { Text "C:/altera/13.0sp1/verilog/projetoPessoal.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513303333106 "|projetoPessoal|inicial:a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 projetoPessoal.v(73) " "Verilog HDL assignment warning at projetoPessoal.v(73): truncated value with size 3 to match size of target (2)" {  } { { "projetoPessoal.v" "" { Text "C:/altera/13.0sp1/verilog/projetoPessoal.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513303333106 "|projetoPessoal|inicial:a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 projetoPessoal.v(75) " "Verilog HDL assignment warning at projetoPessoal.v(75): truncated value with size 3 to match size of target (2)" {  } { { "projetoPessoal.v" "" { Text "C:/altera/13.0sp1/verilog/projetoPessoal.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513303333106 "|projetoPessoal|inicial:a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 projetoPessoal.v(77) " "Verilog HDL assignment warning at projetoPessoal.v(77): truncated value with size 3 to match size of target (2)" {  } { { "projetoPessoal.v" "" { Text "C:/altera/13.0sp1/verilog/projetoPessoal.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513303333106 "|projetoPessoal|inicial:a"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "projetoPessoal.v(81) " "Verilog HDL Case Statement warning at projetoPessoal.v(81): case item expression never matches the case expression" {  } { { "projetoPessoal.v" "" { Text "C:/altera/13.0sp1/verilog/projetoPessoal.v" 81 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1513303333116 "|projetoPessoal|inicial:a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 projetoPessoal.v(96) " "Verilog HDL assignment warning at projetoPessoal.v(96): truncated value with size 3 to match size of target (2)" {  } { { "projetoPessoal.v" "" { Text "C:/altera/13.0sp1/verilog/projetoPessoal.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513303333116 "|projetoPessoal|inicial:a"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1513303334453 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513303334453 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1513303335372 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1513303335372 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1513303335372 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1513303335372 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "467 " "Peak virtual memory: 467 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1513303335405 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 15 00:02:15 2017 " "Processing ended: Fri Dec 15 00:02:15 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1513303335405 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1513303335405 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1513303335405 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1513303335405 ""}
