
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//printf_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401298 <.init>:
  401298:	stp	x29, x30, [sp, #-16]!
  40129c:	mov	x29, sp
  4012a0:	bl	401680 <ferror@plt+0x60>
  4012a4:	ldp	x29, x30, [sp], #16
  4012a8:	ret

Disassembly of section .plt:

00000000004012b0 <mbrtowc@plt-0x20>:
  4012b0:	stp	x16, x30, [sp, #-16]!
  4012b4:	adrp	x16, 416000 <ferror@plt+0x149e0>
  4012b8:	ldr	x17, [x16, #4088]
  4012bc:	add	x16, x16, #0xff8
  4012c0:	br	x17
  4012c4:	nop
  4012c8:	nop
  4012cc:	nop

00000000004012d0 <mbrtowc@plt>:
  4012d0:	adrp	x16, 417000 <ferror@plt+0x159e0>
  4012d4:	ldr	x17, [x16]
  4012d8:	add	x16, x16, #0x0
  4012dc:	br	x17

00000000004012e0 <memcpy@plt>:
  4012e0:	adrp	x16, 417000 <ferror@plt+0x159e0>
  4012e4:	ldr	x17, [x16, #8]
  4012e8:	add	x16, x16, #0x8
  4012ec:	br	x17

00000000004012f0 <_exit@plt>:
  4012f0:	adrp	x16, 417000 <ferror@plt+0x159e0>
  4012f4:	ldr	x17, [x16, #16]
  4012f8:	add	x16, x16, #0x10
  4012fc:	br	x17

0000000000401300 <strlen@plt>:
  401300:	adrp	x16, 417000 <ferror@plt+0x159e0>
  401304:	ldr	x17, [x16, #24]
  401308:	add	x16, x16, #0x18
  40130c:	br	x17

0000000000401310 <exit@plt>:
  401310:	adrp	x16, 417000 <ferror@plt+0x159e0>
  401314:	ldr	x17, [x16, #32]
  401318:	add	x16, x16, #0x20
  40131c:	br	x17

0000000000401320 <error@plt>:
  401320:	adrp	x16, 417000 <ferror@plt+0x159e0>
  401324:	ldr	x17, [x16, #40]
  401328:	add	x16, x16, #0x28
  40132c:	br	x17

0000000000401330 <strtoimax@plt>:
  401330:	adrp	x16, 417000 <ferror@plt+0x159e0>
  401334:	ldr	x17, [x16, #48]
  401338:	add	x16, x16, #0x30
  40133c:	br	x17

0000000000401340 <ferror_unlocked@plt>:
  401340:	adrp	x16, 417000 <ferror@plt+0x159e0>
  401344:	ldr	x17, [x16, #56]
  401348:	add	x16, x16, #0x38
  40134c:	br	x17

0000000000401350 <__cxa_atexit@plt>:
  401350:	adrp	x16, 417000 <ferror@plt+0x159e0>
  401354:	ldr	x17, [x16, #64]
  401358:	add	x16, x16, #0x40
  40135c:	br	x17

0000000000401360 <lseek@plt>:
  401360:	adrp	x16, 417000 <ferror@plt+0x159e0>
  401364:	ldr	x17, [x16, #72]
  401368:	add	x16, x16, #0x48
  40136c:	br	x17

0000000000401370 <__fpending@plt>:
  401370:	adrp	x16, 417000 <ferror@plt+0x159e0>
  401374:	ldr	x17, [x16, #80]
  401378:	add	x16, x16, #0x50
  40137c:	br	x17

0000000000401380 <fileno@plt>:
  401380:	adrp	x16, 417000 <ferror@plt+0x159e0>
  401384:	ldr	x17, [x16, #88]
  401388:	add	x16, x16, #0x58
  40138c:	br	x17

0000000000401390 <fclose@plt>:
  401390:	adrp	x16, 417000 <ferror@plt+0x159e0>
  401394:	ldr	x17, [x16, #96]
  401398:	add	x16, x16, #0x60
  40139c:	br	x17

00000000004013a0 <nl_langinfo@plt>:
  4013a0:	adrp	x16, 417000 <ferror@plt+0x159e0>
  4013a4:	ldr	x17, [x16, #104]
  4013a8:	add	x16, x16, #0x68
  4013ac:	br	x17

00000000004013b0 <malloc@plt>:
  4013b0:	adrp	x16, 417000 <ferror@plt+0x159e0>
  4013b4:	ldr	x17, [x16, #112]
  4013b8:	add	x16, x16, #0x70
  4013bc:	br	x17

00000000004013c0 <strncmp@plt>:
  4013c0:	adrp	x16, 417000 <ferror@plt+0x159e0>
  4013c4:	ldr	x17, [x16, #120]
  4013c8:	add	x16, x16, #0x78
  4013cc:	br	x17

00000000004013d0 <bindtextdomain@plt>:
  4013d0:	adrp	x16, 417000 <ferror@plt+0x159e0>
  4013d4:	ldr	x17, [x16, #128]
  4013d8:	add	x16, x16, #0x80
  4013dc:	br	x17

00000000004013e0 <__libc_start_main@plt>:
  4013e0:	adrp	x16, 417000 <ferror@plt+0x159e0>
  4013e4:	ldr	x17, [x16, #136]
  4013e8:	add	x16, x16, #0x88
  4013ec:	br	x17

00000000004013f0 <__printf_chk@plt>:
  4013f0:	adrp	x16, 417000 <ferror@plt+0x159e0>
  4013f4:	ldr	x17, [x16, #144]
  4013f8:	add	x16, x16, #0x90
  4013fc:	br	x17

0000000000401400 <memset@plt>:
  401400:	adrp	x16, 417000 <ferror@plt+0x159e0>
  401404:	ldr	x17, [x16, #152]
  401408:	add	x16, x16, #0x98
  40140c:	br	x17

0000000000401410 <putchar_unlocked@plt>:
  401410:	adrp	x16, 417000 <ferror@plt+0x159e0>
  401414:	ldr	x17, [x16, #160]
  401418:	add	x16, x16, #0xa0
  40141c:	br	x17

0000000000401420 <__vfprintf_chk@plt>:
  401420:	adrp	x16, 417000 <ferror@plt+0x159e0>
  401424:	ldr	x17, [x16, #168]
  401428:	add	x16, x16, #0xa8
  40142c:	br	x17

0000000000401430 <calloc@plt>:
  401430:	adrp	x16, 417000 <ferror@plt+0x159e0>
  401434:	ldr	x17, [x16, #176]
  401438:	add	x16, x16, #0xb0
  40143c:	br	x17

0000000000401440 <bcmp@plt>:
  401440:	adrp	x16, 417000 <ferror@plt+0x159e0>
  401444:	ldr	x17, [x16, #184]
  401448:	add	x16, x16, #0xb8
  40144c:	br	x17

0000000000401450 <realloc@plt>:
  401450:	adrp	x16, 417000 <ferror@plt+0x159e0>
  401454:	ldr	x17, [x16, #192]
  401458:	add	x16, x16, #0xc0
  40145c:	br	x17

0000000000401460 <strrchr@plt>:
  401460:	adrp	x16, 417000 <ferror@plt+0x159e0>
  401464:	ldr	x17, [x16, #200]
  401468:	add	x16, x16, #0xc8
  40146c:	br	x17

0000000000401470 <__gmon_start__@plt>:
  401470:	adrp	x16, 417000 <ferror@plt+0x159e0>
  401474:	ldr	x17, [x16, #208]
  401478:	add	x16, x16, #0xd0
  40147c:	br	x17

0000000000401480 <strtoumax@plt>:
  401480:	adrp	x16, 417000 <ferror@plt+0x159e0>
  401484:	ldr	x17, [x16, #216]
  401488:	add	x16, x16, #0xd8
  40148c:	br	x17

0000000000401490 <abort@plt>:
  401490:	adrp	x16, 417000 <ferror@plt+0x159e0>
  401494:	ldr	x17, [x16, #224]
  401498:	add	x16, x16, #0xe0
  40149c:	br	x17

00000000004014a0 <mbsinit@plt>:
  4014a0:	adrp	x16, 417000 <ferror@plt+0x159e0>
  4014a4:	ldr	x17, [x16, #232]
  4014a8:	add	x16, x16, #0xe8
  4014ac:	br	x17

00000000004014b0 <textdomain@plt>:
  4014b0:	adrp	x16, 417000 <ferror@plt+0x159e0>
  4014b4:	ldr	x17, [x16, #240]
  4014b8:	add	x16, x16, #0xf0
  4014bc:	br	x17

00000000004014c0 <__fprintf_chk@plt>:
  4014c0:	adrp	x16, 417000 <ferror@plt+0x159e0>
  4014c4:	ldr	x17, [x16, #248]
  4014c8:	add	x16, x16, #0xf8
  4014cc:	br	x17

00000000004014d0 <strcmp@plt>:
  4014d0:	adrp	x16, 417000 <ferror@plt+0x159e0>
  4014d4:	ldr	x17, [x16, #256]
  4014d8:	add	x16, x16, #0x100
  4014dc:	br	x17

00000000004014e0 <iconv@plt>:
  4014e0:	adrp	x16, 417000 <ferror@plt+0x159e0>
  4014e4:	ldr	x17, [x16, #264]
  4014e8:	add	x16, x16, #0x108
  4014ec:	br	x17

00000000004014f0 <__ctype_b_loc@plt>:
  4014f0:	adrp	x16, 417000 <ferror@plt+0x159e0>
  4014f4:	ldr	x17, [x16, #272]
  4014f8:	add	x16, x16, #0x110
  4014fc:	br	x17

0000000000401500 <uselocale@plt>:
  401500:	adrp	x16, 417000 <ferror@plt+0x159e0>
  401504:	ldr	x17, [x16, #280]
  401508:	add	x16, x16, #0x118
  40150c:	br	x17

0000000000401510 <fseeko@plt>:
  401510:	adrp	x16, 417000 <ferror@plt+0x159e0>
  401514:	ldr	x17, [x16, #288]
  401518:	add	x16, x16, #0x120
  40151c:	br	x17

0000000000401520 <strtold@plt>:
  401520:	adrp	x16, 417000 <ferror@plt+0x159e0>
  401524:	ldr	x17, [x16, #296]
  401528:	add	x16, x16, #0x128
  40152c:	br	x17

0000000000401530 <free@plt>:
  401530:	adrp	x16, 417000 <ferror@plt+0x159e0>
  401534:	ldr	x17, [x16, #304]
  401538:	add	x16, x16, #0x130
  40153c:	br	x17

0000000000401540 <__ctype_get_mb_cur_max@plt>:
  401540:	adrp	x16, 417000 <ferror@plt+0x159e0>
  401544:	ldr	x17, [x16, #312]
  401548:	add	x16, x16, #0x138
  40154c:	br	x17

0000000000401550 <fwrite@plt>:
  401550:	adrp	x16, 417000 <ferror@plt+0x159e0>
  401554:	ldr	x17, [x16, #320]
  401558:	add	x16, x16, #0x140
  40155c:	br	x17

0000000000401560 <fflush@plt>:
  401560:	adrp	x16, 417000 <ferror@plt+0x159e0>
  401564:	ldr	x17, [x16, #328]
  401568:	add	x16, x16, #0x148
  40156c:	br	x17

0000000000401570 <iconv_open@plt>:
  401570:	adrp	x16, 417000 <ferror@plt+0x159e0>
  401574:	ldr	x17, [x16, #336]
  401578:	add	x16, x16, #0x150
  40157c:	br	x17

0000000000401580 <memchr@plt>:
  401580:	adrp	x16, 417000 <ferror@plt+0x159e0>
  401584:	ldr	x17, [x16, #344]
  401588:	add	x16, x16, #0x158
  40158c:	br	x17

0000000000401590 <__mempcpy_chk@plt>:
  401590:	adrp	x16, 417000 <ferror@plt+0x159e0>
  401594:	ldr	x17, [x16, #352]
  401598:	add	x16, x16, #0x160
  40159c:	br	x17

00000000004015a0 <dcgettext@plt>:
  4015a0:	adrp	x16, 417000 <ferror@plt+0x159e0>
  4015a4:	ldr	x17, [x16, #360]
  4015a8:	add	x16, x16, #0x168
  4015ac:	br	x17

00000000004015b0 <fputs_unlocked@plt>:
  4015b0:	adrp	x16, 417000 <ferror@plt+0x159e0>
  4015b4:	ldr	x17, [x16, #368]
  4015b8:	add	x16, x16, #0x170
  4015bc:	br	x17

00000000004015c0 <__freading@plt>:
  4015c0:	adrp	x16, 417000 <ferror@plt+0x159e0>
  4015c4:	ldr	x17, [x16, #376]
  4015c8:	add	x16, x16, #0x178
  4015cc:	br	x17

00000000004015d0 <iswprint@plt>:
  4015d0:	adrp	x16, 417000 <ferror@plt+0x159e0>
  4015d4:	ldr	x17, [x16, #384]
  4015d8:	add	x16, x16, #0x180
  4015dc:	br	x17

00000000004015e0 <__errno_location@plt>:
  4015e0:	adrp	x16, 417000 <ferror@plt+0x159e0>
  4015e4:	ldr	x17, [x16, #392]
  4015e8:	add	x16, x16, #0x188
  4015ec:	br	x17

00000000004015f0 <getenv@plt>:
  4015f0:	adrp	x16, 417000 <ferror@plt+0x159e0>
  4015f4:	ldr	x17, [x16, #400]
  4015f8:	add	x16, x16, #0x190
  4015fc:	br	x17

0000000000401600 <newlocale@plt>:
  401600:	adrp	x16, 417000 <ferror@plt+0x159e0>
  401604:	ldr	x17, [x16, #408]
  401608:	add	x16, x16, #0x198
  40160c:	br	x17

0000000000401610 <setlocale@plt>:
  401610:	adrp	x16, 417000 <ferror@plt+0x159e0>
  401614:	ldr	x17, [x16, #416]
  401618:	add	x16, x16, #0x1a0
  40161c:	br	x17

0000000000401620 <ferror@plt>:
  401620:	adrp	x16, 417000 <ferror@plt+0x159e0>
  401624:	ldr	x17, [x16, #424]
  401628:	add	x16, x16, #0x1a8
  40162c:	br	x17

Disassembly of section .text:

0000000000401630 <.text>:
  401630:	mov	x29, #0x0                   	// #0
  401634:	mov	x30, #0x0                   	// #0
  401638:	mov	x5, x0
  40163c:	ldr	x1, [sp]
  401640:	add	x2, sp, #0x8
  401644:	mov	x6, sp
  401648:	movz	x0, #0x0, lsl #48
  40164c:	movk	x0, #0x0, lsl #32
  401650:	movk	x0, #0x40, lsl #16
  401654:	movk	x0, #0x1a20
  401658:	movz	x3, #0x0, lsl #48
  40165c:	movk	x3, #0x0, lsl #32
  401660:	movk	x3, #0x40, lsl #16
  401664:	movk	x3, #0x5750
  401668:	movz	x4, #0x0, lsl #48
  40166c:	movk	x4, #0x0, lsl #32
  401670:	movk	x4, #0x40, lsl #16
  401674:	movk	x4, #0x57d0
  401678:	bl	4013e0 <__libc_start_main@plt>
  40167c:	bl	401490 <abort@plt>
  401680:	adrp	x0, 416000 <ferror@plt+0x149e0>
  401684:	ldr	x0, [x0, #4064]
  401688:	cbz	x0, 401690 <ferror@plt+0x70>
  40168c:	b	401470 <__gmon_start__@plt>
  401690:	ret
  401694:	nop
  401698:	adrp	x0, 417000 <ferror@plt+0x159e0>
  40169c:	add	x0, x0, #0x228
  4016a0:	adrp	x1, 417000 <ferror@plt+0x159e0>
  4016a4:	add	x1, x1, #0x228
  4016a8:	cmp	x1, x0
  4016ac:	b.eq	4016c4 <ferror@plt+0xa4>  // b.none
  4016b0:	adrp	x1, 405000 <ferror@plt+0x39e0>
  4016b4:	ldr	x1, [x1, #2056]
  4016b8:	cbz	x1, 4016c4 <ferror@plt+0xa4>
  4016bc:	mov	x16, x1
  4016c0:	br	x16
  4016c4:	ret
  4016c8:	adrp	x0, 417000 <ferror@plt+0x159e0>
  4016cc:	add	x0, x0, #0x228
  4016d0:	adrp	x1, 417000 <ferror@plt+0x159e0>
  4016d4:	add	x1, x1, #0x228
  4016d8:	sub	x1, x1, x0
  4016dc:	lsr	x2, x1, #63
  4016e0:	add	x1, x2, x1, asr #3
  4016e4:	cmp	xzr, x1, asr #1
  4016e8:	asr	x1, x1, #1
  4016ec:	b.eq	401704 <ferror@plt+0xe4>  // b.none
  4016f0:	adrp	x2, 405000 <ferror@plt+0x39e0>
  4016f4:	ldr	x2, [x2, #2064]
  4016f8:	cbz	x2, 401704 <ferror@plt+0xe4>
  4016fc:	mov	x16, x2
  401700:	br	x16
  401704:	ret
  401708:	stp	x29, x30, [sp, #-32]!
  40170c:	mov	x29, sp
  401710:	str	x19, [sp, #16]
  401714:	adrp	x19, 417000 <ferror@plt+0x159e0>
  401718:	ldrb	w0, [x19, #584]
  40171c:	cbnz	w0, 40172c <ferror@plt+0x10c>
  401720:	bl	401698 <ferror@plt+0x78>
  401724:	mov	w0, #0x1                   	// #1
  401728:	strb	w0, [x19, #584]
  40172c:	ldr	x19, [sp, #16]
  401730:	ldp	x29, x30, [sp], #32
  401734:	ret
  401738:	b	4016c8 <ferror@plt+0xa8>
  40173c:	stp	x29, x30, [sp, #-32]!
  401740:	stp	x20, x19, [sp, #16]
  401744:	mov	w19, w0
  401748:	mov	x29, sp
  40174c:	cbnz	w0, 401878 <ferror@plt+0x258>
  401750:	adrp	x1, 405000 <ferror@plt+0x39e0>
  401754:	add	x1, x1, #0x927
  401758:	mov	w2, #0x5                   	// #5
  40175c:	mov	x0, xzr
  401760:	bl	4015a0 <dcgettext@plt>
  401764:	adrp	x8, 417000 <ferror@plt+0x159e0>
  401768:	ldr	x2, [x8, #616]
  40176c:	mov	x1, x0
  401770:	mov	w0, #0x1                   	// #1
  401774:	mov	x3, x2
  401778:	bl	4013f0 <__printf_chk@plt>
  40177c:	adrp	x1, 405000 <ferror@plt+0x39e0>
  401780:	add	x1, x1, #0x958
  401784:	mov	w2, #0x5                   	// #5
  401788:	mov	x0, xzr
  40178c:	bl	4015a0 <dcgettext@plt>
  401790:	adrp	x20, 417000 <ferror@plt+0x159e0>
  401794:	ldr	x1, [x20, #568]
  401798:	bl	4015b0 <fputs_unlocked@plt>
  40179c:	adrp	x1, 405000 <ferror@plt+0x39e0>
  4017a0:	add	x1, x1, #0x9a1
  4017a4:	mov	w2, #0x5                   	// #5
  4017a8:	mov	x0, xzr
  4017ac:	bl	4015a0 <dcgettext@plt>
  4017b0:	ldr	x1, [x20, #568]
  4017b4:	bl	4015b0 <fputs_unlocked@plt>
  4017b8:	adrp	x1, 405000 <ferror@plt+0x39e0>
  4017bc:	add	x1, x1, #0x9ce
  4017c0:	mov	w2, #0x5                   	// #5
  4017c4:	mov	x0, xzr
  4017c8:	bl	4015a0 <dcgettext@plt>
  4017cc:	ldr	x1, [x20, #568]
  4017d0:	bl	4015b0 <fputs_unlocked@plt>
  4017d4:	adrp	x1, 405000 <ferror@plt+0x39e0>
  4017d8:	add	x1, x1, #0xa04
  4017dc:	mov	w2, #0x5                   	// #5
  4017e0:	mov	x0, xzr
  4017e4:	bl	4015a0 <dcgettext@plt>
  4017e8:	ldr	x1, [x20, #568]
  4017ec:	bl	4015b0 <fputs_unlocked@plt>
  4017f0:	adrp	x1, 405000 <ferror@plt+0x39e0>
  4017f4:	add	x1, x1, #0xa65
  4017f8:	mov	w2, #0x5                   	// #5
  4017fc:	mov	x0, xzr
  401800:	bl	4015a0 <dcgettext@plt>
  401804:	ldr	x1, [x20, #568]
  401808:	bl	4015b0 <fputs_unlocked@plt>
  40180c:	adrp	x1, 405000 <ferror@plt+0x39e0>
  401810:	add	x1, x1, #0xb4a
  401814:	mov	w2, #0x5                   	// #5
  401818:	mov	x0, xzr
  40181c:	bl	4015a0 <dcgettext@plt>
  401820:	ldr	x1, [x20, #568]
  401824:	bl	4015b0 <fputs_unlocked@plt>
  401828:	adrp	x1, 405000 <ferror@plt+0x39e0>
  40182c:	add	x1, x1, #0xc46
  401830:	mov	w2, #0x5                   	// #5
  401834:	mov	x0, xzr
  401838:	bl	4015a0 <dcgettext@plt>
  40183c:	ldr	x1, [x20, #568]
  401840:	bl	4015b0 <fputs_unlocked@plt>
  401844:	adrp	x1, 405000 <ferror@plt+0x39e0>
  401848:	add	x1, x1, #0xe06
  40184c:	mov	w2, #0x5                   	// #5
  401850:	mov	x0, xzr
  401854:	bl	4015a0 <dcgettext@plt>
  401858:	adrp	x2, 405000 <ferror@plt+0x39e0>
  40185c:	mov	x1, x0
  401860:	add	x2, x2, #0xec5
  401864:	mov	w0, #0x1                   	// #1
  401868:	bl	4013f0 <__printf_chk@plt>
  40186c:	bl	4018b4 <ferror@plt+0x294>
  401870:	mov	w0, w19
  401874:	bl	401310 <exit@plt>
  401878:	adrp	x8, 417000 <ferror@plt+0x159e0>
  40187c:	ldr	x20, [x8, #560]
  401880:	adrp	x1, 405000 <ferror@plt+0x39e0>
  401884:	add	x1, x1, #0x900
  401888:	mov	w2, #0x5                   	// #5
  40188c:	mov	x0, xzr
  401890:	bl	4015a0 <dcgettext@plt>
  401894:	adrp	x8, 417000 <ferror@plt+0x159e0>
  401898:	ldr	x3, [x8, #616]
  40189c:	mov	x2, x0
  4018a0:	mov	w1, #0x1                   	// #1
  4018a4:	mov	x0, x20
  4018a8:	bl	4014c0 <__fprintf_chk@plt>
  4018ac:	mov	w0, w19
  4018b0:	bl	401310 <exit@plt>
  4018b4:	sub	sp, sp, #0xa0
  4018b8:	adrp	x8, 405000 <ferror@plt+0x39e0>
  4018bc:	add	x8, x8, #0x890
  4018c0:	ldp	q0, q4, [x8]
  4018c4:	ldp	q1, q2, [x8, #48]
  4018c8:	stp	x20, x19, [sp, #144]
  4018cc:	adrp	x19, 405000 <ferror@plt+0x39e0>
  4018d0:	str	q0, [sp]
  4018d4:	ldr	q0, [x8, #32]
  4018d8:	str	q1, [sp, #48]
  4018dc:	ldp	q3, q1, [x8, #80]
  4018e0:	ldr	x1, [sp]
  4018e4:	str	x21, [sp, #128]
  4018e8:	add	x19, x19, #0xec5
  4018ec:	mov	x21, sp
  4018f0:	stp	x29, x30, [sp, #112]
  4018f4:	add	x29, sp, #0x70
  4018f8:	stp	q2, q3, [sp, #64]
  4018fc:	str	q1, [sp, #96]
  401900:	stp	q4, q0, [sp, #16]
  401904:	cbz	x1, 401924 <ferror@plt+0x304>
  401908:	adrp	x20, 405000 <ferror@plt+0x39e0>
  40190c:	add	x20, x20, #0xec5
  401910:	mov	x0, x20
  401914:	bl	4014d0 <strcmp@plt>
  401918:	cbz	w0, 401924 <ferror@plt+0x304>
  40191c:	ldr	x1, [x21, #16]!
  401920:	cbnz	x1, 401910 <ferror@plt+0x2f0>
  401924:	ldr	x8, [x21, #8]
  401928:	adrp	x1, 405000 <ferror@plt+0x39e0>
  40192c:	add	x1, x1, #0xfc4
  401930:	mov	w2, #0x5                   	// #5
  401934:	cmp	x8, #0x0
  401938:	mov	x0, xzr
  40193c:	csel	x20, x19, x8, eq  // eq = none
  401940:	bl	4015a0 <dcgettext@plt>
  401944:	adrp	x2, 405000 <ferror@plt+0x39e0>
  401948:	adrp	x3, 405000 <ferror@plt+0x39e0>
  40194c:	mov	x1, x0
  401950:	add	x2, x2, #0xeff
  401954:	add	x3, x3, #0xfdb
  401958:	mov	w0, #0x1                   	// #1
  40195c:	bl	4013f0 <__printf_chk@plt>
  401960:	mov	w0, #0x5                   	// #5
  401964:	mov	x1, xzr
  401968:	bl	401610 <setlocale@plt>
  40196c:	cbz	x0, 4019a4 <ferror@plt+0x384>
  401970:	adrp	x1, 406000 <ferror@plt+0x49e0>
  401974:	add	x1, x1, #0x3
  401978:	mov	w2, #0x3                   	// #3
  40197c:	bl	4013c0 <strncmp@plt>
  401980:	cbz	w0, 4019a4 <ferror@plt+0x384>
  401984:	adrp	x1, 406000 <ferror@plt+0x49e0>
  401988:	add	x1, x1, #0x7
  40198c:	mov	w2, #0x5                   	// #5
  401990:	mov	x0, xzr
  401994:	bl	4015a0 <dcgettext@plt>
  401998:	adrp	x8, 417000 <ferror@plt+0x159e0>
  40199c:	ldr	x1, [x8, #568]
  4019a0:	bl	4015b0 <fputs_unlocked@plt>
  4019a4:	adrp	x1, 406000 <ferror@plt+0x49e0>
  4019a8:	add	x1, x1, #0x4e
  4019ac:	mov	w2, #0x5                   	// #5
  4019b0:	mov	x0, xzr
  4019b4:	bl	4015a0 <dcgettext@plt>
  4019b8:	adrp	x2, 405000 <ferror@plt+0x39e0>
  4019bc:	mov	x1, x0
  4019c0:	add	x2, x2, #0xfdb
  4019c4:	mov	w0, #0x1                   	// #1
  4019c8:	mov	x3, x19
  4019cc:	bl	4013f0 <__printf_chk@plt>
  4019d0:	adrp	x1, 406000 <ferror@plt+0x49e0>
  4019d4:	add	x1, x1, #0x69
  4019d8:	mov	w2, #0x5                   	// #5
  4019dc:	mov	x0, xzr
  4019e0:	bl	4015a0 <dcgettext@plt>
  4019e4:	adrp	x8, 406000 <ferror@plt+0x49e0>
  4019e8:	adrp	x9, 405000 <ferror@plt+0x39e0>
  4019ec:	add	x8, x8, #0x540
  4019f0:	add	x9, x9, #0xf81
  4019f4:	cmp	x20, x19
  4019f8:	mov	x1, x0
  4019fc:	csel	x3, x9, x8, eq  // eq = none
  401a00:	mov	w0, #0x1                   	// #1
  401a04:	mov	x2, x20
  401a08:	bl	4013f0 <__printf_chk@plt>
  401a0c:	ldp	x20, x19, [sp, #144]
  401a10:	ldr	x21, [sp, #128]
  401a14:	ldp	x29, x30, [sp, #112]
  401a18:	add	sp, sp, #0xa0
  401a1c:	ret
  401a20:	stp	x29, x30, [sp, #-48]!
  401a24:	stp	x22, x21, [sp, #16]
  401a28:	stp	x20, x19, [sp, #32]
  401a2c:	ldr	x8, [x1]
  401a30:	mov	w20, w0
  401a34:	mov	x29, sp
  401a38:	mov	x19, x1
  401a3c:	mov	x0, x8
  401a40:	bl	402a14 <ferror@plt+0x13f4>
  401a44:	adrp	x1, 406000 <ferror@plt+0x49e0>
  401a48:	add	x1, x1, #0x540
  401a4c:	mov	w0, #0x6                   	// #6
  401a50:	bl	401610 <setlocale@plt>
  401a54:	adrp	x21, 405000 <ferror@plt+0x39e0>
  401a58:	add	x21, x21, #0xf03
  401a5c:	adrp	x1, 405000 <ferror@plt+0x39e0>
  401a60:	add	x1, x1, #0xecc
  401a64:	mov	x0, x21
  401a68:	bl	4013d0 <bindtextdomain@plt>
  401a6c:	mov	x0, x21
  401a70:	bl	4014b0 <textdomain@plt>
  401a74:	adrp	x0, 402000 <ferror@plt+0x9e0>
  401a78:	add	x0, x0, #0x940
  401a7c:	bl	4057d8 <ferror@plt+0x41b8>
  401a80:	adrp	x0, 405000 <ferror@plt+0x39e0>
  401a84:	adrp	x22, 417000 <ferror@plt+0x159e0>
  401a88:	add	x0, x0, #0xede
  401a8c:	strb	wzr, [x22, #588]
  401a90:	bl	4015f0 <getenv@plt>
  401a94:	cmp	x0, #0x0
  401a98:	adrp	x8, 417000 <ferror@plt+0x159e0>
  401a9c:	cset	w9, ne  // ne = any
  401aa0:	cmp	w20, #0x2
  401aa4:	strb	w9, [x8, #592]
  401aa8:	b.ne	401ad8 <ferror@plt+0x4b8>  // b.any
  401aac:	ldr	x21, [x19, #8]
  401ab0:	adrp	x1, 405000 <ferror@plt+0x39e0>
  401ab4:	add	x1, x1, #0xeee
  401ab8:	mov	x0, x21
  401abc:	bl	4014d0 <strcmp@plt>
  401ac0:	cbz	w0, 401bf4 <ferror@plt+0x5d4>
  401ac4:	adrp	x1, 405000 <ferror@plt+0x39e0>
  401ac8:	add	x1, x1, #0xef5
  401acc:	mov	x0, x21
  401ad0:	bl	4014d0 <strcmp@plt>
  401ad4:	cbz	w0, 401b94 <ferror@plt+0x574>
  401ad8:	cmp	w20, #0x2
  401adc:	b.lt	401b04 <ferror@plt+0x4e4>  // b.tstop
  401ae0:	mov	x21, x19
  401ae4:	ldr	x0, [x21, #8]!
  401ae8:	adrp	x1, 405000 <ferror@plt+0x39e0>
  401aec:	add	x1, x1, #0xf1d
  401af0:	bl	4014d0 <strcmp@plt>
  401af4:	cmp	w0, #0x0
  401af8:	cset	w8, eq  // eq = none
  401afc:	csel	x19, x21, x19, eq  // eq = none
  401b00:	sub	w20, w20, w8
  401b04:	cmp	w20, #0x1
  401b08:	b.le	401bcc <ferror@plt+0x5ac>
  401b0c:	ldr	x21, [x19, #8]
  401b10:	sub	w20, w20, #0x2
  401b14:	add	x19, x19, #0x10
  401b18:	mov	x0, x21
  401b1c:	mov	w1, w20
  401b20:	mov	x2, x19
  401b24:	bl	401bf8 <ferror@plt+0x5d8>
  401b28:	sub	w20, w20, w0
  401b2c:	cmp	w0, #0x1
  401b30:	add	x19, x19, w0, sxtw #3
  401b34:	b.lt	401b40 <ferror@plt+0x520>  // b.tstop
  401b38:	cmp	w20, #0x0
  401b3c:	b.gt	401b18 <ferror@plt+0x4f8>
  401b40:	cmp	w20, #0x1
  401b44:	b.lt	401b80 <ferror@plt+0x560>  // b.tstop
  401b48:	adrp	x1, 405000 <ferror@plt+0x39e0>
  401b4c:	add	x1, x1, #0xf30
  401b50:	mov	w2, #0x5                   	// #5
  401b54:	mov	x0, xzr
  401b58:	bl	4015a0 <dcgettext@plt>
  401b5c:	ldr	x8, [x19]
  401b60:	mov	x19, x0
  401b64:	mov	x0, x8
  401b68:	bl	403fac <ferror@plt+0x298c>
  401b6c:	mov	x3, x0
  401b70:	mov	w0, wzr
  401b74:	mov	w1, wzr
  401b78:	mov	x2, x19
  401b7c:	bl	401320 <error@plt>
  401b80:	ldrb	w0, [x22, #588]
  401b84:	ldp	x20, x19, [sp, #32]
  401b88:	ldp	x22, x21, [sp, #16]
  401b8c:	ldp	x29, x30, [sp], #48
  401b90:	ret
  401b94:	adrp	x8, 417000 <ferror@plt+0x159e0>
  401b98:	adrp	x9, 417000 <ferror@plt+0x159e0>
  401b9c:	ldr	x0, [x8, #568]
  401ba0:	ldr	x3, [x9, #448]
  401ba4:	adrp	x1, 405000 <ferror@plt+0x39e0>
  401ba8:	adrp	x2, 405000 <ferror@plt+0x39e0>
  401bac:	adrp	x4, 405000 <ferror@plt+0x39e0>
  401bb0:	add	x1, x1, #0xec5
  401bb4:	add	x2, x2, #0xeff
  401bb8:	add	x4, x4, #0xf0d
  401bbc:	mov	x5, xzr
  401bc0:	bl	404bbc <ferror@plt+0x359c>
  401bc4:	mov	w0, wzr
  401bc8:	b	401b84 <ferror@plt+0x564>
  401bcc:	adrp	x1, 405000 <ferror@plt+0x39e0>
  401bd0:	add	x1, x1, #0xf20
  401bd4:	mov	w2, #0x5                   	// #5
  401bd8:	mov	x0, xzr
  401bdc:	bl	4015a0 <dcgettext@plt>
  401be0:	mov	x2, x0
  401be4:	mov	w0, wzr
  401be8:	mov	w1, wzr
  401bec:	bl	401320 <error@plt>
  401bf0:	mov	w0, #0x1                   	// #1
  401bf4:	bl	40173c <ferror@plt+0x11c>
  401bf8:	sub	sp, sp, #0x190
  401bfc:	stp	x26, x25, [sp, #336]
  401c00:	mov	x26, #0x1                   	// #1
  401c04:	stp	x28, x27, [sp, #320]
  401c08:	add	x8, sp, #0x20
  401c0c:	movk	x26, #0x5000, lsl #16
  401c10:	adrp	x27, 405000 <ferror@plt+0x39e0>
  401c14:	stp	x22, x21, [sp, #368]
  401c18:	stp	x20, x19, [sp, #384]
  401c1c:	mov	x19, x2
  401c20:	mov	w22, w1
  401c24:	mov	x20, x0
  401c28:	mov	w21, wzr
  401c2c:	mov	w25, wzr
  401c30:	mov	w28, #0x1                   	// #1
  401c34:	movk	x26, #0x4101, lsl #32
  401c38:	add	x8, x8, #0x63
  401c3c:	add	x27, x27, #0x818
  401c40:	stp	x29, x30, [sp, #304]
  401c44:	stp	x24, x23, [sp, #352]
  401c48:	add	x29, sp, #0x130
  401c4c:	str	x8, [sp, #24]
  401c50:	str	w1, [sp, #20]
  401c54:	b	401c64 <ferror@plt+0x644>
  401c58:	mov	w0, #0x25                  	// #37
  401c5c:	bl	401410 <putchar_unlocked@plt>
  401c60:	add	x20, x23, #0x1
  401c64:	ldrb	w0, [x20]
  401c68:	cmp	w0, #0x25
  401c6c:	b.eq	401ca4 <ferror@plt+0x684>  // b.none
  401c70:	cmp	w0, #0x5c
  401c74:	b.eq	401c8c <ferror@plt+0x66c>  // b.none
  401c78:	cbz	w0, 401f70 <ferror@plt+0x950>
  401c7c:	bl	401410 <putchar_unlocked@plt>
  401c80:	mov	x23, x20
  401c84:	add	x20, x20, #0x1
  401c88:	b	401c64 <ferror@plt+0x644>
  401c8c:	mov	x0, x20
  401c90:	mov	w1, wzr
  401c94:	bl	402344 <ferror@plt+0xd24>
  401c98:	add	x23, x20, w0, sxtw
  401c9c:	add	x20, x23, #0x1
  401ca0:	b	401c64 <ferror@plt+0x644>
  401ca4:	mov	x23, x20
  401ca8:	ldrb	w8, [x23, #1]!
  401cac:	cmp	w8, #0x71
  401cb0:	b.eq	401db8 <ferror@plt+0x798>  // b.none
  401cb4:	cmp	w8, #0x62
  401cb8:	b.eq	401d9c <ferror@plt+0x77c>  // b.none
  401cbc:	cmp	w8, #0x25
  401cc0:	b.eq	401c58 <ferror@plt+0x638>  // b.none
  401cc4:	ldr	x10, [sp, #24]
  401cc8:	movi	v0.2d, #0x0
  401ccc:	mov	w9, #0x101                 	// #257
  401cd0:	mov	x8, xzr
  401cd4:	stp	q0, q0, [sp, #96]
  401cd8:	sturh	w9, [sp, #101]
  401cdc:	mov	w9, #0x1010101             	// #16843009
  401ce0:	mov	w24, #0x1                   	// #1
  401ce4:	stp	q0, q0, [sp, #256]
  401ce8:	stp	q0, q0, [sp, #224]
  401cec:	stp	q0, q0, [sp, #192]
  401cf0:	stp	q0, q0, [sp, #160]
  401cf4:	stp	q0, q0, [sp, #128]
  401cf8:	stp	q0, q0, [sp, #64]
  401cfc:	stp	q0, q0, [sp, #32]
  401d00:	strb	w28, [sp, #120]
  401d04:	strb	w28, [sp, #152]
  401d08:	strb	w28, [sp, #149]
  401d0c:	strb	w28, [sp, #147]
  401d10:	strb	w28, [sp, #143]
  401d14:	strb	w28, [sp, #137]
  401d18:	strb	w28, [sp, #103]
  401d1c:	strb	w28, [sp, #97]
  401d20:	strb	w28, [sp, #129]
  401d24:	strb	w9, [x10, #4]
  401d28:	str	w9, [x10]
  401d2c:	b	401d48 <ferror@plt+0x728>
  401d30:	strb	wzr, [sp, #149]
  401d34:	strb	wzr, [sp, #147]
  401d38:	strb	wzr, [sp, #137]
  401d3c:	sturh	wzr, [sp, #131]
  401d40:	add	x24, x24, #0x1
  401d44:	add	x8, x8, #0x1
  401d48:	ldrb	w9, [x20, x24]
  401d4c:	sub	w9, w9, #0x20
  401d50:	cmp	w9, #0x29
  401d54:	b.hi	401de4 <ferror@plt+0x7c4>  // b.pmore
  401d58:	adr	x10, 401d30 <ferror@plt+0x710>
  401d5c:	ldrb	w11, [x27, x9]
  401d60:	add	x10, x10, x11, lsl #2
  401d64:	br	x10
  401d68:	strb	wzr, [sp, #120]
  401d6c:	strb	wzr, [sp, #152]
  401d70:	strb	wzr, [sp, #147]
  401d74:	strb	wzr, [sp, #143]
  401d78:	strb	wzr, [sp, #101]
  401d7c:	strb	wzr, [sp, #133]
  401d80:	strb	wzr, [sp, #131]
  401d84:	strb	wzr, [sp, #97]
  401d88:	strb	wzr, [sp, #129]
  401d8c:	b	401d40 <ferror@plt+0x720>
  401d90:	strb	wzr, [sp, #147]
  401d94:	strb	wzr, [sp, #131]
  401d98:	b	401d40 <ferror@plt+0x720>
  401d9c:	subs	w20, w22, #0x1
  401da0:	b.lt	401c9c <ferror@plt+0x67c>  // b.tstop
  401da4:	ldr	x0, [x19], #8
  401da8:	bl	40200c <ferror@plt+0x9ec>
  401dac:	mov	w22, w20
  401db0:	add	x20, x23, #0x1
  401db4:	b	401c64 <ferror@plt+0x644>
  401db8:	subs	w20, w22, #0x1
  401dbc:	b.lt	401c9c <ferror@plt+0x67c>  // b.tstop
  401dc0:	ldr	x1, [x19], #8
  401dc4:	mov	w0, #0x3                   	// #3
  401dc8:	bl	403d2c <ferror@plt+0x270c>
  401dcc:	adrp	x8, 417000 <ferror@plt+0x159e0>
  401dd0:	ldr	x1, [x8, #568]
  401dd4:	bl	4015b0 <fputs_unlocked@plt>
  401dd8:	mov	w22, w20
  401ddc:	add	x20, x23, #0x1
  401de0:	b	401c64 <ferror@plt+0x644>
  401de4:	add	x23, x20, x24
  401de8:	ldrb	w9, [x23]
  401dec:	sub	w9, w9, #0x30
  401df0:	cmp	w9, #0x9
  401df4:	b.hi	401e60 <ferror@plt+0x840>  // b.pmore
  401df8:	add	x9, x20, x8
  401dfc:	ldrb	w9, [x9, #2]
  401e00:	add	x8, x8, #0x1
  401e04:	sub	w9, w9, #0x30
  401e08:	cmp	w9, #0xa
  401e0c:	b.cc	401df8 <ferror@plt+0x7d8>  // b.lo, b.ul, b.last
  401e10:	add	x9, x20, x8
  401e14:	mov	w3, wzr
  401e18:	add	x23, x9, #0x1
  401e1c:	add	x24, x8, #0x1
  401e20:	b	401e70 <ferror@plt+0x850>
  401e24:	add	x8, x20, x24
  401e28:	subs	w21, w22, #0x1
  401e2c:	add	x23, x8, #0x1
  401e30:	add	x24, x24, #0x1
  401e34:	b.lt	401e68 <ferror@plt+0x848>  // b.tstop
  401e38:	ldr	x0, [x19]
  401e3c:	bl	40205c <ferror@plt+0xa3c>
  401e40:	cmp	x0, w0, sxtw
  401e44:	b.ne	401f98 <ferror@plt+0x978>  // b.any
  401e48:	mov	x8, x0
  401e4c:	add	x19, x19, #0x8
  401e50:	mov	w3, #0x1                   	// #1
  401e54:	mov	w22, w21
  401e58:	mov	x21, x0
  401e5c:	b	401e70 <ferror@plt+0x850>
  401e60:	mov	w3, wzr
  401e64:	b	401e70 <ferror@plt+0x850>
  401e68:	mov	w21, wzr
  401e6c:	mov	w3, #0x1                   	// #1
  401e70:	ldrb	w8, [x23]
  401e74:	cmp	w8, #0x2e
  401e78:	b.ne	401ed8 <ferror@plt+0x8b8>  // b.any
  401e7c:	strb	wzr, [sp, #131]
  401e80:	ldrb	w8, [x23, #1]
  401e84:	cmp	w8, #0x2a
  401e88:	b.ne	401ec4 <ferror@plt+0x8a4>  // b.any
  401e8c:	str	x21, [sp, #8]
  401e90:	add	x23, x23, #0x2
  401e94:	subs	w21, w22, #0x1
  401e98:	add	x24, x24, #0x2
  401e9c:	b.lt	401f44 <ferror@plt+0x924>  // b.tstop
  401ea0:	ldr	x0, [x19]
  401ea4:	mov	w22, w3
  401ea8:	bl	40205c <ferror@plt+0xa3c>
  401eac:	tbnz	x0, #63, 401f54 <ferror@plt+0x934>
  401eb0:	mov	w8, #0x80000000            	// #-2147483648
  401eb4:	cmp	x0, x8
  401eb8:	b.ge	401fa4 <ferror@plt+0x984>  // b.tcont
  401ebc:	mov	x25, x0
  401ec0:	b	401f58 <ferror@plt+0x938>
  401ec4:	ldrb	w8, [x23, #1]!
  401ec8:	add	x24, x24, #0x1
  401ecc:	sub	w8, w8, #0x30
  401ed0:	cmp	w8, #0xa
  401ed4:	b.cc	401ec4 <ferror@plt+0x8a4>  // b.lo, b.ul, b.last
  401ed8:	mov	w5, wzr
  401edc:	ldrb	w2, [x23]
  401ee0:	sub	w8, w2, #0x4c
  401ee4:	cmp	w8, #0x2e
  401ee8:	b.hi	401f00 <ferror@plt+0x8e0>  // b.pmore
  401eec:	lsl	x8, x28, x8
  401ef0:	tst	x8, x26
  401ef4:	b.eq	401f00 <ferror@plt+0x8e0>  // b.none
  401ef8:	add	x23, x23, #0x1
  401efc:	b	401edc <ferror@plt+0x8bc>
  401f00:	add	x8, sp, #0x20
  401f04:	ldrb	w8, [x8, x2]
  401f08:	cbz	w8, 401fdc <ferror@plt+0x9bc>
  401f0c:	subs	w8, w22, #0x1
  401f10:	b.lt	401f20 <ferror@plt+0x900>  // b.tstop
  401f14:	ldr	x7, [x19], #8
  401f18:	mov	w22, w8
  401f1c:	b	401f28 <ferror@plt+0x908>
  401f20:	adrp	x7, 406000 <ferror@plt+0x49e0>
  401f24:	add	x7, x7, #0x540
  401f28:	mov	x0, x20
  401f2c:	mov	x1, x24
  401f30:	mov	w4, w21
  401f34:	mov	w6, w25
  401f38:	bl	402108 <ferror@plt+0xae8>
  401f3c:	add	x20, x23, #0x1
  401f40:	b	401c64 <ferror@plt+0x644>
  401f44:	ldr	x21, [sp, #8]
  401f48:	mov	w25, wzr
  401f4c:	mov	w5, #0x1                   	// #1
  401f50:	b	401edc <ferror@plt+0x8bc>
  401f54:	mov	w25, #0xffffffff            	// #-1
  401f58:	mov	w3, w22
  401f5c:	mov	w22, w21
  401f60:	ldr	x21, [sp, #8]
  401f64:	add	x19, x19, #0x8
  401f68:	mov	w5, #0x1                   	// #1
  401f6c:	b	401edc <ferror@plt+0x8bc>
  401f70:	ldr	w8, [sp, #20]
  401f74:	ldp	x20, x19, [sp, #384]
  401f78:	ldp	x24, x23, [sp, #352]
  401f7c:	ldp	x26, x25, [sp, #336]
  401f80:	sub	w0, w8, w22
  401f84:	ldp	x22, x21, [sp, #368]
  401f88:	ldp	x28, x27, [sp, #320]
  401f8c:	ldp	x29, x30, [sp, #304]
  401f90:	add	sp, sp, #0x190
  401f94:	ret
  401f98:	adrp	x1, 406000 <ferror@plt+0x49e0>
  401f9c:	add	x1, x1, #0x9c
  401fa0:	b	401fac <ferror@plt+0x98c>
  401fa4:	adrp	x1, 406000 <ferror@plt+0x49e0>
  401fa8:	add	x1, x1, #0xb4
  401fac:	mov	w2, #0x5                   	// #5
  401fb0:	mov	x0, xzr
  401fb4:	bl	4015a0 <dcgettext@plt>
  401fb8:	ldr	x8, [x19]
  401fbc:	mov	x19, x0
  401fc0:	mov	x0, x8
  401fc4:	bl	403fac <ferror@plt+0x298c>
  401fc8:	mov	x3, x0
  401fcc:	mov	w0, #0x1                   	// #1
  401fd0:	mov	w1, wzr
  401fd4:	mov	x2, x19
  401fd8:	bl	401320 <error@plt>
  401fdc:	adrp	x1, 406000 <ferror@plt+0x49e0>
  401fe0:	add	x1, x1, #0xca
  401fe4:	mov	w2, #0x5                   	// #5
  401fe8:	mov	x0, xzr
  401fec:	bl	4015a0 <dcgettext@plt>
  401ff0:	sub	w8, w23, w20
  401ff4:	mov	x2, x0
  401ff8:	add	w3, w8, #0x1
  401ffc:	mov	w0, #0x1                   	// #1
  402000:	mov	w1, wzr
  402004:	mov	x4, x20
  402008:	bl	401320 <error@plt>
  40200c:	stp	x29, x30, [sp, #-32]!
  402010:	str	x19, [sp, #16]
  402014:	mov	x19, x0
  402018:	mov	x29, sp
  40201c:	b	402034 <ferror@plt+0xa14>
  402020:	mov	w1, #0x1                   	// #1
  402024:	mov	x0, x19
  402028:	bl	402344 <ferror@plt+0xd24>
  40202c:	add	x19, x19, w0, sxtw
  402030:	add	x19, x19, #0x1
  402034:	ldrb	w0, [x19]
  402038:	cmp	w0, #0x5c
  40203c:	b.eq	402020 <ferror@plt+0xa00>  // b.none
  402040:	cbz	w0, 402050 <ferror@plt+0xa30>
  402044:	bl	401410 <putchar_unlocked@plt>
  402048:	add	x19, x19, #0x1
  40204c:	b	402034 <ferror@plt+0xa14>
  402050:	ldr	x19, [sp, #16]
  402054:	ldp	x29, x30, [sp], #32
  402058:	ret
  40205c:	sub	sp, sp, #0x30
  402060:	stp	x29, x30, [sp, #16]
  402064:	stp	x20, x19, [sp, #32]
  402068:	ldrb	w8, [x0]
  40206c:	mov	x19, x0
  402070:	add	x29, sp, #0x10
  402074:	cmp	w8, #0x27
  402078:	b.eq	402084 <ferror@plt+0xa64>  // b.none
  40207c:	cmp	w8, #0x22
  402080:	b.ne	4020cc <ferror@plt+0xaac>  // b.any
  402084:	ldrb	w20, [x19, #1]
  402088:	cbz	x20, 4020cc <ferror@plt+0xaac>
  40208c:	ldrb	w8, [x19, #2]!
  402090:	cbz	w8, 4020f4 <ferror@plt+0xad4>
  402094:	adrp	x8, 417000 <ferror@plt+0x159e0>
  402098:	ldrb	w8, [x8, #592]
  40209c:	cbnz	w8, 4020f4 <ferror@plt+0xad4>
  4020a0:	adrp	x1, 406000 <ferror@plt+0x49e0>
  4020a4:	add	x1, x1, #0xf1
  4020a8:	mov	w2, #0x5                   	// #5
  4020ac:	mov	x0, xzr
  4020b0:	bl	4015a0 <dcgettext@plt>
  4020b4:	mov	x2, x0
  4020b8:	mov	w0, wzr
  4020bc:	mov	w1, wzr
  4020c0:	mov	x3, x19
  4020c4:	bl	401320 <error@plt>
  4020c8:	b	4020f4 <ferror@plt+0xad4>
  4020cc:	bl	4015e0 <__errno_location@plt>
  4020d0:	str	wzr, [x0]
  4020d4:	add	x1, sp, #0x8
  4020d8:	mov	x0, x19
  4020dc:	mov	w2, wzr
  4020e0:	bl	401330 <strtoimax@plt>
  4020e4:	ldr	x1, [sp, #8]
  4020e8:	mov	x20, x0
  4020ec:	mov	x0, x19
  4020f0:	bl	402600 <ferror@plt+0xfe0>
  4020f4:	mov	x0, x20
  4020f8:	ldp	x20, x19, [sp, #32]
  4020fc:	ldp	x29, x30, [sp, #16]
  402100:	add	sp, sp, #0x30
  402104:	ret
  402108:	sub	sp, sp, #0x70
  40210c:	and	w8, w2, #0xff
  402110:	sub	w8, w8, #0x41
  402114:	stp	x29, x30, [sp, #16]
  402118:	stp	x28, x27, [sp, #32]
  40211c:	stp	x26, x25, [sp, #48]
  402120:	stp	x24, x23, [sp, #64]
  402124:	stp	x22, x21, [sp, #80]
  402128:	add	x29, sp, #0x10
  40212c:	mov	x23, x7
  402130:	mov	w22, w5
  402134:	mov	w21, w4
  402138:	mov	w24, w3
  40213c:	mov	w25, w2
  402140:	mov	x26, x1
  402144:	cmp	w8, #0x37
  402148:	mov	x27, x0
  40214c:	stp	x20, x19, [sp, #96]
  402150:	stur	w6, [x29, #-4]
  402154:	b.hi	4022b8 <ferror@plt+0xc98>  // b.pmore
  402158:	mov	w9, #0x1                   	// #1
  40215c:	mov	x10, #0x71                  	// #113
  402160:	lsl	x9, x9, x8
  402164:	movk	x10, #0x71, lsl #32
  402168:	tst	x9, x10
  40216c:	b.eq	40217c <ferror@plt+0xb5c>  // b.none
  402170:	adrp	x28, 406000 <ferror@plt+0x49e0>
  402174:	add	x28, x28, #0x17d
  402178:	b	4021a0 <ferror@plt+0xb80>
  40217c:	mov	w9, #0x1                   	// #1
  402180:	lsl	x8, x9, x8
  402184:	mov	x9, #0x800000              	// #8388608
  402188:	movk	x9, #0x4108, lsl #32
  40218c:	movk	x9, #0x90, lsl #48
  402190:	tst	x8, x9
  402194:	b.eq	4022b8 <ferror@plt+0xc98>  // b.none
  402198:	adrp	x28, 406000 <ferror@plt+0x49e0>
  40219c:	add	x28, x28, #0x17a
  4021a0:	mov	w20, #0x1                   	// #1
  4021a4:	add	x8, x26, x20
  4021a8:	add	x0, x8, #0x2
  4021ac:	bl	404cd4 <ferror@plt+0x36b4>
  4021b0:	mov	x3, #0xffffffffffffffff    	// #-1
  4021b4:	mov	x1, x27
  4021b8:	mov	x2, x26
  4021bc:	mov	x19, x0
  4021c0:	bl	401590 <__mempcpy_chk@plt>
  4021c4:	mov	x3, #0xffffffffffffffff    	// #-1
  4021c8:	mov	x1, x28
  4021cc:	mov	x2, x20
  4021d0:	bl	401590 <__mempcpy_chk@plt>
  4021d4:	and	w8, w25, #0xff
  4021d8:	sub	w8, w8, #0x41
  4021dc:	cmp	w8, #0x37
  4021e0:	strb	w25, [x0]
  4021e4:	strb	wzr, [x0, #1]
  4021e8:	b.hi	402314 <ferror@plt+0xcf4>  // b.pmore
  4021ec:	adrp	x9, 405000 <ferror@plt+0x39e0>
  4021f0:	add	x9, x9, #0x842
  4021f4:	adr	x10, 402204 <ferror@plt+0xbe4>
  4021f8:	ldrb	w11, [x9, x8]
  4021fc:	add	x10, x10, x11, lsl #2
  402200:	br	x10
  402204:	mov	x0, x23
  402208:	bl	402758 <ferror@plt+0x1138>
  40220c:	mov	x0, x19
  402210:	tbz	w24, #0, 402250 <ferror@plt+0xc30>
  402214:	mov	w1, w21
  402218:	tbz	w22, #0, 402298 <ferror@plt+0xc78>
  40221c:	ldur	w2, [x29, #-4]
  402220:	bl	404f1c <ferror@plt+0x38fc>
  402224:	b	402314 <ferror@plt+0xcf4>
  402228:	mov	x0, x23
  40222c:	bl	4026ac <ferror@plt+0x108c>
  402230:	mov	x3, x0
  402234:	tbz	w24, #0, 402280 <ferror@plt+0xc60>
  402238:	tbz	w22, #0, 402274 <ferror@plt+0xc54>
  40223c:	ldur	w2, [x29, #-4]
  402240:	mov	x0, x19
  402244:	mov	w1, w21
  402248:	bl	404f1c <ferror@plt+0x38fc>
  40224c:	b	402314 <ferror@plt+0xcf4>
  402250:	tbz	w22, #0, 4022a0 <ferror@plt+0xc80>
  402254:	ldur	w1, [x29, #-4]
  402258:	bl	404f1c <ferror@plt+0x38fc>
  40225c:	b	402314 <ferror@plt+0xcf4>
  402260:	mov	x0, x23
  402264:	bl	40205c <ferror@plt+0xa3c>
  402268:	mov	x3, x0
  40226c:	tbz	w24, #0, 402280 <ferror@plt+0xc60>
  402270:	tbnz	w22, #0, 40223c <ferror@plt+0xc1c>
  402274:	mov	x0, x19
  402278:	mov	w1, w21
  40227c:	b	40228c <ferror@plt+0xc6c>
  402280:	tbz	w22, #0, 4022a8 <ferror@plt+0xc88>
  402284:	ldur	w1, [x29, #-4]
  402288:	mov	x0, x19
  40228c:	mov	x2, x3
  402290:	bl	404f1c <ferror@plt+0x38fc>
  402294:	b	402314 <ferror@plt+0xcf4>
  402298:	bl	404f1c <ferror@plt+0x38fc>
  40229c:	b	402314 <ferror@plt+0xcf4>
  4022a0:	bl	404f1c <ferror@plt+0x38fc>
  4022a4:	b	402314 <ferror@plt+0xcf4>
  4022a8:	mov	x0, x19
  4022ac:	mov	x1, x3
  4022b0:	bl	404f1c <ferror@plt+0x38fc>
  4022b4:	b	402314 <ferror@plt+0xcf4>
  4022b8:	mov	x20, xzr
  4022bc:	mov	x28, x27
  4022c0:	b	4021a4 <ferror@plt+0xb84>
  4022c4:	ldrb	w2, [x23]
  4022c8:	mov	x0, x19
  4022cc:	tbz	w24, #0, 4022f8 <ferror@plt+0xcd8>
  4022d0:	mov	w1, w21
  4022d4:	bl	404f1c <ferror@plt+0x38fc>
  4022d8:	b	402314 <ferror@plt+0xcf4>
  4022dc:	mov	x0, x19
  4022e0:	tbz	w24, #0, 402304 <ferror@plt+0xce4>
  4022e4:	mov	w1, w21
  4022e8:	tbz	w22, #0, 40230c <ferror@plt+0xcec>
  4022ec:	ldur	w2, [x29, #-4]
  4022f0:	mov	x3, x23
  4022f4:	b	402248 <ferror@plt+0xc28>
  4022f8:	mov	w1, w2
  4022fc:	bl	404f1c <ferror@plt+0x38fc>
  402300:	b	402314 <ferror@plt+0xcf4>
  402304:	tbz	w22, #0, 40233c <ferror@plt+0xd1c>
  402308:	ldur	w1, [x29, #-4]
  40230c:	mov	x2, x23
  402310:	bl	404f1c <ferror@plt+0x38fc>
  402314:	mov	x0, x19
  402318:	bl	401530 <free@plt>
  40231c:	ldp	x20, x19, [sp, #96]
  402320:	ldp	x22, x21, [sp, #80]
  402324:	ldp	x24, x23, [sp, #64]
  402328:	ldp	x26, x25, [sp, #48]
  40232c:	ldp	x28, x27, [sp, #32]
  402330:	ldp	x29, x30, [sp, #16]
  402334:	add	sp, sp, #0x70
  402338:	ret
  40233c:	mov	x1, x23
  402340:	b	4022b0 <ferror@plt+0xc90>
  402344:	sub	sp, sp, #0x70
  402348:	stp	x29, x30, [sp, #16]
  40234c:	stp	x28, x27, [sp, #32]
  402350:	stp	x26, x25, [sp, #48]
  402354:	stp	x24, x23, [sp, #64]
  402358:	stp	x22, x21, [sp, #80]
  40235c:	stp	x20, x19, [sp, #96]
  402360:	mov	x24, x0
  402364:	ldrb	w20, [x24, #1]!
  402368:	mov	x19, x0
  40236c:	add	x29, sp, #0x10
  402370:	cmp	w20, #0x78
  402374:	b.ne	4023e8 <ferror@plt+0xdc8>  // b.any
  402378:	add	x23, x19, #0x2
  40237c:	bl	4014f0 <__ctype_b_loc@plt>
  402380:	ldr	x25, [x0]
  402384:	mov	x22, xzr
  402388:	mov	w20, wzr
  40238c:	add	x24, x19, #0x4
  402390:	mov	w26, #0xffffffd0            	// #-48
  402394:	mov	w27, #0xffffffc9            	// #-55
  402398:	mov	w28, #0xffffffa9            	// #-87
  40239c:	ldrb	w21, [x23, x22]
  4023a0:	mov	w0, w21
  4023a4:	bl	402808 <ferror@plt+0x11e8>
  4023a8:	and	x8, x0, #0xff
  4023ac:	ldrh	w8, [x25, x8, lsl #1]
  4023b0:	tbz	w8, #12, 402444 <ferror@plt+0xe24>
  4023b4:	sub	w9, w21, #0x41
  4023b8:	sub	w8, w21, #0x61
  4023bc:	cmp	w9, #0x6
  4023c0:	csel	w9, w27, w26, cc  // cc = lo, ul, last
  4023c4:	cmp	w8, #0x6
  4023c8:	csel	w8, w28, w9, cc  // cc = lo, ul, last
  4023cc:	add	x22, x22, #0x1
  4023d0:	add	w8, w8, w21
  4023d4:	cmp	w22, #0x1
  4023d8:	add	w20, w8, w20, lsl #4
  4023dc:	b.eq	40239c <ferror@plt+0xd7c>  // b.none
  4023e0:	mov	w22, #0x1                   	// #1
  4023e4:	b	402448 <ferror@plt+0xe28>
  4023e8:	and	w8, w20, #0xf8
  4023ec:	cmp	w8, #0x30
  4023f0:	b.ne	402458 <ferror@plt+0xe38>  // b.any
  4023f4:	cmp	w20, #0x30
  4023f8:	cset	w10, eq  // eq = none
  4023fc:	mov	w9, #0x4                   	// #4
  402400:	tst	w10, w1
  402404:	and	w8, w10, w1
  402408:	cinc	x10, x9, ne  // ne = any
  40240c:	mov	w0, wzr
  402410:	add	x9, x19, x8
  402414:	add	x24, x19, x10
  402418:	mov	w10, #0x1                   	// #1
  40241c:	ldrb	w11, [x9, x10]
  402420:	and	w12, w11, #0xf8
  402424:	cmp	w12, #0x30
  402428:	b.ne	402484 <ferror@plt+0xe64>  // b.any
  40242c:	add	w11, w11, w0, lsl #3
  402430:	add	x10, x10, #0x1
  402434:	cmp	w10, #0x4
  402438:	sub	w0, w11, #0x30
  40243c:	b.ne	40241c <ferror@plt+0xdfc>  // b.any
  402440:	b	40248c <ferror@plt+0xe6c>
  402444:	add	x24, x23, x22
  402448:	cbz	w22, 4025ac <ferror@plt+0xf8c>
  40244c:	mov	w0, w20
  402450:	bl	401410 <putchar_unlocked@plt>
  402454:	b	402584 <ferror@plt+0xf64>
  402458:	cbz	w20, 40256c <ferror@plt+0xf4c>
  40245c:	adrp	x0, 406000 <ferror@plt+0x49e0>
  402460:	add	x0, x0, #0x1a4
  402464:	mov	w2, #0xc                   	// #12
  402468:	mov	w1, w20
  40246c:	bl	401580 <memchr@plt>
  402470:	cbz	x0, 402494 <ferror@plt+0xe74>
  402474:	mov	w0, w20
  402478:	add	x24, x19, #0x2
  40247c:	bl	40280c <ferror@plt+0x11ec>
  402480:	b	402584 <ferror@plt+0xf64>
  402484:	add	x8, x19, x8
  402488:	add	x24, x8, x10
  40248c:	bl	401410 <putchar_unlocked@plt>
  402490:	b	402584 <ferror@plt+0xf64>
  402494:	orr	w8, w20, #0x20
  402498:	cmp	w8, #0x75
  40249c:	b.ne	40256c <ferror@plt+0xf4c>  // b.any
  4024a0:	cmp	w20, #0x75
  4024a4:	mov	w8, #0x8                   	// #8
  4024a8:	mov	w9, #0x4                   	// #4
  4024ac:	csel	w21, w9, w8, eq  // eq = none
  4024b0:	add	x24, x19, #0x2
  4024b4:	bl	4014f0 <__ctype_b_loc@plt>
  4024b8:	ldr	x25, [x0]
  4024bc:	mov	w22, wzr
  4024c0:	stur	w21, [x29, #-4]
  4024c4:	orr	w26, w21, #0x1
  4024c8:	mov	w27, #0xffffffd0            	// #-48
  4024cc:	mov	w28, #0xffffffc9            	// #-55
  4024d0:	mov	w21, #0xffffffa9            	// #-87
  4024d4:	ldrb	w23, [x24]
  4024d8:	mov	w0, w23
  4024dc:	bl	402808 <ferror@plt+0x11e8>
  4024e0:	and	x8, x0, #0xff
  4024e4:	ldrh	w8, [x25, x8, lsl #1]
  4024e8:	tbz	w8, #12, 4025ac <ferror@plt+0xf8c>
  4024ec:	sub	w9, w23, #0x41
  4024f0:	sub	w8, w23, #0x61
  4024f4:	cmp	w9, #0x6
  4024f8:	csel	w9, w28, w27, cc  // cc = lo, ul, last
  4024fc:	cmp	w8, #0x6
  402500:	csel	w8, w21, w9, cc  // cc = lo, ul, last
  402504:	sub	w26, w26, #0x1
  402508:	add	w8, w8, w23
  40250c:	cmp	w26, #0x1
  402510:	add	w22, w8, w22, lsl #4
  402514:	add	x24, x24, #0x1
  402518:	b.gt	4024d4 <ferror@plt+0xeb4>
  40251c:	cmp	w22, #0x9f
  402520:	b.hi	402548 <ferror@plt+0xf28>  // b.pmore
  402524:	sub	w8, w22, #0x24
  402528:	cmp	w8, #0x3c
  40252c:	b.hi	4025d0 <ferror@plt+0xfb0>  // b.pmore
  402530:	mov	w9, #0x1                   	// #1
  402534:	lsl	x8, x9, x8
  402538:	mov	x9, #0x1000000010000000    	// #1152921504875282432
  40253c:	movk	x9, #0x1
  402540:	tst	x8, x9
  402544:	b.eq	4025d0 <ferror@plt+0xfb0>  // b.none
  402548:	lsr	w8, w22, #11
  40254c:	cmp	w8, #0x1b
  402550:	b.eq	4025d0 <ferror@plt+0xfb0>  // b.none
  402554:	adrp	x8, 417000 <ferror@plt+0x159e0>
  402558:	ldr	x0, [x8, #568]
  40255c:	mov	w1, w22
  402560:	mov	w2, wzr
  402564:	bl	4046a4 <ferror@plt+0x3084>
  402568:	b	402584 <ferror@plt+0xf64>
  40256c:	mov	w0, #0x5c                  	// #92
  402570:	bl	401410 <putchar_unlocked@plt>
  402574:	ldrb	w0, [x24]
  402578:	cbz	w0, 402584 <ferror@plt+0xf64>
  40257c:	bl	401410 <putchar_unlocked@plt>
  402580:	add	x24, x19, #0x2
  402584:	mvn	w8, w19
  402588:	add	w0, w8, w24
  40258c:	ldp	x20, x19, [sp, #96]
  402590:	ldp	x22, x21, [sp, #80]
  402594:	ldp	x24, x23, [sp, #64]
  402598:	ldp	x26, x25, [sp, #48]
  40259c:	ldp	x28, x27, [sp, #32]
  4025a0:	ldp	x29, x30, [sp, #16]
  4025a4:	add	sp, sp, #0x70
  4025a8:	ret
  4025ac:	adrp	x1, 406000 <ferror@plt+0x49e0>
  4025b0:	add	x1, x1, #0x17f
  4025b4:	mov	w2, #0x5                   	// #5
  4025b8:	mov	x0, xzr
  4025bc:	bl	4015a0 <dcgettext@plt>
  4025c0:	mov	x2, x0
  4025c4:	mov	w0, #0x1                   	// #1
  4025c8:	mov	w1, wzr
  4025cc:	bl	401320 <error@plt>
  4025d0:	adrp	x1, 406000 <ferror@plt+0x49e0>
  4025d4:	add	x1, x1, #0x1b0
  4025d8:	mov	w2, #0x5                   	// #5
  4025dc:	mov	x0, xzr
  4025e0:	bl	4015a0 <dcgettext@plt>
  4025e4:	ldur	w4, [x29, #-4]
  4025e8:	mov	x2, x0
  4025ec:	mov	w0, #0x1                   	// #1
  4025f0:	mov	w1, wzr
  4025f4:	mov	w3, w20
  4025f8:	mov	w5, w22
  4025fc:	bl	401320 <error@plt>
  402600:	stp	x29, x30, [sp, #-48]!
  402604:	str	x21, [sp, #16]
  402608:	stp	x20, x19, [sp, #32]
  40260c:	mov	x29, sp
  402610:	mov	x20, x1
  402614:	mov	x19, x0
  402618:	bl	4015e0 <__errno_location@plt>
  40261c:	ldr	w21, [x0]
  402620:	cbz	w21, 402644 <ferror@plt+0x1024>
  402624:	mov	x0, x19
  402628:	bl	403fac <ferror@plt+0x298c>
  40262c:	adrp	x2, 406000 <ferror@plt+0x49e0>
  402630:	mov	x3, x0
  402634:	add	x2, x2, #0xb1
  402638:	mov	w0, wzr
  40263c:	mov	w1, w21
  402640:	b	40268c <ferror@plt+0x106c>
  402644:	ldrb	w8, [x20]
  402648:	cbz	w8, 40269c <ferror@plt+0x107c>
  40264c:	adrp	x8, 406000 <ferror@plt+0x49e0>
  402650:	adrp	x9, 406000 <ferror@plt+0x49e0>
  402654:	add	x8, x8, #0x157
  402658:	add	x9, x9, #0x13a
  40265c:	cmp	x19, x20
  402660:	csel	x1, x9, x8, eq  // eq = none
  402664:	mov	w2, #0x5                   	// #5
  402668:	mov	x0, xzr
  40266c:	bl	4015a0 <dcgettext@plt>
  402670:	mov	x20, x0
  402674:	mov	x0, x19
  402678:	bl	403fac <ferror@plt+0x298c>
  40267c:	mov	x3, x0
  402680:	mov	w0, wzr
  402684:	mov	w1, wzr
  402688:	mov	x2, x20
  40268c:	bl	401320 <error@plt>
  402690:	adrp	x8, 417000 <ferror@plt+0x159e0>
  402694:	mov	w9, #0x1                   	// #1
  402698:	strb	w9, [x8, #588]
  40269c:	ldp	x20, x19, [sp, #32]
  4026a0:	ldr	x21, [sp, #16]
  4026a4:	ldp	x29, x30, [sp], #48
  4026a8:	ret
  4026ac:	sub	sp, sp, #0x30
  4026b0:	stp	x29, x30, [sp, #16]
  4026b4:	stp	x20, x19, [sp, #32]
  4026b8:	ldrb	w8, [x0]
  4026bc:	mov	x19, x0
  4026c0:	add	x29, sp, #0x10
  4026c4:	cmp	w8, #0x27
  4026c8:	b.eq	4026d4 <ferror@plt+0x10b4>  // b.none
  4026cc:	cmp	w8, #0x22
  4026d0:	b.ne	40271c <ferror@plt+0x10fc>  // b.any
  4026d4:	ldrb	w20, [x19, #1]
  4026d8:	cbz	x20, 40271c <ferror@plt+0x10fc>
  4026dc:	ldrb	w8, [x19, #2]!
  4026e0:	cbz	w8, 402744 <ferror@plt+0x1124>
  4026e4:	adrp	x8, 417000 <ferror@plt+0x159e0>
  4026e8:	ldrb	w8, [x8, #592]
  4026ec:	cbnz	w8, 402744 <ferror@plt+0x1124>
  4026f0:	adrp	x1, 406000 <ferror@plt+0x49e0>
  4026f4:	add	x1, x1, #0xf1
  4026f8:	mov	w2, #0x5                   	// #5
  4026fc:	mov	x0, xzr
  402700:	bl	4015a0 <dcgettext@plt>
  402704:	mov	x2, x0
  402708:	mov	w0, wzr
  40270c:	mov	w1, wzr
  402710:	mov	x3, x19
  402714:	bl	401320 <error@plt>
  402718:	b	402744 <ferror@plt+0x1124>
  40271c:	bl	4015e0 <__errno_location@plt>
  402720:	str	wzr, [x0]
  402724:	add	x1, sp, #0x8
  402728:	mov	x0, x19
  40272c:	mov	w2, wzr
  402730:	bl	401480 <strtoumax@plt>
  402734:	ldr	x1, [sp, #8]
  402738:	mov	x20, x0
  40273c:	mov	x0, x19
  402740:	bl	402600 <ferror@plt+0xfe0>
  402744:	mov	x0, x20
  402748:	ldp	x20, x19, [sp, #32]
  40274c:	ldp	x29, x30, [sp, #16]
  402750:	add	sp, sp, #0x30
  402754:	ret
  402758:	sub	sp, sp, #0x30
  40275c:	stp	x29, x30, [sp, #16]
  402760:	ldrb	w8, [x0]
  402764:	str	x19, [sp, #32]
  402768:	mov	x19, x0
  40276c:	add	x29, sp, #0x10
  402770:	cmp	w8, #0x27
  402774:	b.eq	402780 <ferror@plt+0x1160>  // b.none
  402778:	cmp	w8, #0x22
  40277c:	b.ne	4027d0 <ferror@plt+0x11b0>  // b.any
  402780:	ldrb	w0, [x19, #1]
  402784:	cbz	w0, 4027d0 <ferror@plt+0x11b0>
  402788:	bl	4056e8 <ferror@plt+0x40c8>
  40278c:	ldrb	w8, [x19, #2]!
  402790:	cbz	w8, 4027f8 <ferror@plt+0x11d8>
  402794:	adrp	x8, 417000 <ferror@plt+0x159e0>
  402798:	ldrb	w8, [x8, #592]
  40279c:	cbnz	w8, 4027f8 <ferror@plt+0x11d8>
  4027a0:	adrp	x1, 406000 <ferror@plt+0x49e0>
  4027a4:	add	x1, x1, #0xf1
  4027a8:	mov	w2, #0x5                   	// #5
  4027ac:	mov	x0, xzr
  4027b0:	str	q0, [sp]
  4027b4:	bl	4015a0 <dcgettext@plt>
  4027b8:	mov	x2, x0
  4027bc:	mov	w0, wzr
  4027c0:	mov	w1, wzr
  4027c4:	mov	x3, x19
  4027c8:	bl	401320 <error@plt>
  4027cc:	b	4027f4 <ferror@plt+0x11d4>
  4027d0:	bl	4015e0 <__errno_location@plt>
  4027d4:	str	wzr, [x0]
  4027d8:	add	x1, x29, #0x18
  4027dc:	mov	x0, x19
  4027e0:	bl	402890 <ferror@plt+0x1270>
  4027e4:	ldr	x1, [x29, #24]
  4027e8:	mov	x0, x19
  4027ec:	str	q0, [sp]
  4027f0:	bl	402600 <ferror@plt+0xfe0>
  4027f4:	ldr	q0, [sp]
  4027f8:	ldr	x19, [sp, #32]
  4027fc:	ldp	x29, x30, [sp, #16]
  402800:	add	sp, sp, #0x30
  402804:	ret
  402808:	ret
  40280c:	stp	x29, x30, [sp, #-16]!
  402810:	and	w8, w0, #0xff
  402814:	sub	w9, w8, #0x61
  402818:	cmp	w9, #0x15
  40281c:	mov	x29, sp
  402820:	b.hi	402878 <ferror@plt+0x1258>  // b.pmore
  402824:	adrp	x10, 405000 <ferror@plt+0x39e0>
  402828:	add	x10, x10, #0x87a
  40282c:	adr	x11, 402840 <ferror@plt+0x1220>
  402830:	ldrb	w12, [x10, x9]
  402834:	add	x11, x11, x12, lsl #2
  402838:	mov	w0, #0x7                   	// #7
  40283c:	br	x11
  402840:	mov	w0, #0x8                   	// #8
  402844:	b	40287c <ferror@plt+0x125c>
  402848:	mov	w0, #0xd                   	// #13
  40284c:	b	40287c <ferror@plt+0x125c>
  402850:	mov	w0, #0x9                   	// #9
  402854:	b	40287c <ferror@plt+0x125c>
  402858:	mov	w0, #0xb                   	// #11
  40285c:	b	40287c <ferror@plt+0x125c>
  402860:	mov	w0, #0x1b                  	// #27
  402864:	b	40287c <ferror@plt+0x125c>
  402868:	mov	w0, #0xc                   	// #12
  40286c:	b	40287c <ferror@plt+0x125c>
  402870:	mov	w0, #0xa                   	// #10
  402874:	b	40287c <ferror@plt+0x125c>
  402878:	mov	w0, w8
  40287c:	bl	401410 <putchar_unlocked@plt>
  402880:	ldp	x29, x30, [sp], #16
  402884:	ret
  402888:	mov	w0, wzr
  40288c:	bl	401310 <exit@plt>
  402890:	sub	sp, sp, #0x60
  402894:	stp	x29, x30, [sp, #32]
  402898:	add	x29, sp, #0x20
  40289c:	stp	x20, x19, [sp, #80]
  4028a0:	mov	x19, x1
  4028a4:	add	x1, x29, #0x18
  4028a8:	str	x23, [sp, #48]
  4028ac:	stp	x22, x21, [sp, #64]
  4028b0:	mov	x20, x0
  4028b4:	bl	401520 <strtold@plt>
  4028b8:	ldr	x22, [x29, #24]
  4028bc:	ldrb	w8, [x22]
  4028c0:	cbz	w8, 4028f0 <ferror@plt+0x12d0>
  4028c4:	str	q0, [sp]
  4028c8:	bl	4015e0 <__errno_location@plt>
  4028cc:	ldr	w23, [x0]
  4028d0:	mov	x21, x0
  4028d4:	sub	x1, x29, #0x8
  4028d8:	mov	x0, x20
  4028dc:	bl	405394 <ferror@plt+0x3d74>
  4028e0:	ldur	x8, [x29, #-8]
  4028e4:	cmp	x22, x8
  4028e8:	b.cs	402914 <ferror@plt+0x12f4>  // b.hs, b.nlast
  4028ec:	str	x8, [x29, #24]
  4028f0:	cbz	x19, 4028fc <ferror@plt+0x12dc>
  4028f4:	ldr	x8, [x29, #24]
  4028f8:	str	x8, [x19]
  4028fc:	ldp	x20, x19, [sp, #80]
  402900:	ldp	x22, x21, [sp, #64]
  402904:	ldr	x23, [sp, #48]
  402908:	ldp	x29, x30, [sp, #32]
  40290c:	add	sp, sp, #0x60
  402910:	ret
  402914:	ldr	q0, [sp]
  402918:	str	w23, [x21]
  40291c:	cbnz	x19, 4028f4 <ferror@plt+0x12d4>
  402920:	b	4028fc <ferror@plt+0x12dc>
  402924:	adrp	x8, 417000 <ferror@plt+0x159e0>
  402928:	str	x0, [x8, #600]
  40292c:	ret
  402930:	and	w8, w0, #0x1
  402934:	adrp	x9, 417000 <ferror@plt+0x159e0>
  402938:	strb	w8, [x9, #608]
  40293c:	ret
  402940:	stp	x29, x30, [sp, #-48]!
  402944:	adrp	x8, 417000 <ferror@plt+0x159e0>
  402948:	ldr	x0, [x8, #568]
  40294c:	str	x21, [sp, #16]
  402950:	stp	x20, x19, [sp, #32]
  402954:	mov	x29, sp
  402958:	bl	405460 <ferror@plt+0x3e40>
  40295c:	cbz	w0, 40297c <ferror@plt+0x135c>
  402960:	adrp	x8, 417000 <ferror@plt+0x159e0>
  402964:	ldrb	w8, [x8, #608]
  402968:	cbz	w8, 40299c <ferror@plt+0x137c>
  40296c:	bl	4015e0 <__errno_location@plt>
  402970:	ldr	w8, [x0]
  402974:	cmp	w8, #0x20
  402978:	b.ne	40299c <ferror@plt+0x137c>  // b.any
  40297c:	adrp	x8, 417000 <ferror@plt+0x159e0>
  402980:	ldr	x0, [x8, #560]
  402984:	bl	405460 <ferror@plt+0x3e40>
  402988:	cbnz	w0, 402a08 <ferror@plt+0x13e8>
  40298c:	ldp	x20, x19, [sp, #32]
  402990:	ldr	x21, [sp, #16]
  402994:	ldp	x29, x30, [sp], #48
  402998:	ret
  40299c:	adrp	x1, 406000 <ferror@plt+0x49e0>
  4029a0:	add	x1, x1, #0x1de
  4029a4:	mov	w2, #0x5                   	// #5
  4029a8:	mov	x0, xzr
  4029ac:	bl	4015a0 <dcgettext@plt>
  4029b0:	adrp	x8, 417000 <ferror@plt+0x159e0>
  4029b4:	ldr	x21, [x8, #600]
  4029b8:	mov	x19, x0
  4029bc:	bl	4015e0 <__errno_location@plt>
  4029c0:	ldr	w20, [x0]
  4029c4:	cbnz	x21, 4029e4 <ferror@plt+0x13c4>
  4029c8:	adrp	x2, 406000 <ferror@plt+0x49e0>
  4029cc:	add	x2, x2, #0xb1
  4029d0:	mov	w0, wzr
  4029d4:	mov	w1, w20
  4029d8:	mov	x3, x19
  4029dc:	bl	401320 <error@plt>
  4029e0:	b	402a08 <ferror@plt+0x13e8>
  4029e4:	mov	x0, x21
  4029e8:	bl	403dfc <ferror@plt+0x27dc>
  4029ec:	adrp	x2, 406000 <ferror@plt+0x49e0>
  4029f0:	mov	x3, x0
  4029f4:	add	x2, x2, #0x1ea
  4029f8:	mov	w0, wzr
  4029fc:	mov	w1, w20
  402a00:	mov	x4, x19
  402a04:	bl	401320 <error@plt>
  402a08:	adrp	x8, 417000 <ferror@plt+0x159e0>
  402a0c:	ldr	w0, [x8, #456]
  402a10:	bl	4012f0 <_exit@plt>
  402a14:	stp	x29, x30, [sp, #-32]!
  402a18:	stp	x20, x19, [sp, #16]
  402a1c:	mov	x29, sp
  402a20:	cbz	x0, 402aa0 <ferror@plt+0x1480>
  402a24:	mov	w1, #0x2f                  	// #47
  402a28:	mov	x19, x0
  402a2c:	bl	401460 <strrchr@plt>
  402a30:	cmp	x0, #0x0
  402a34:	csinc	x20, x19, x0, eq  // eq = none
  402a38:	sub	x8, x20, x19
  402a3c:	cmp	x8, #0x7
  402a40:	b.lt	402a84 <ferror@plt+0x1464>  // b.tstop
  402a44:	adrp	x1, 406000 <ferror@plt+0x49e0>
  402a48:	sub	x0, x20, #0x7
  402a4c:	add	x1, x1, #0x229
  402a50:	mov	w2, #0x7                   	// #7
  402a54:	bl	4013c0 <strncmp@plt>
  402a58:	cbnz	w0, 402a84 <ferror@plt+0x1464>
  402a5c:	adrp	x1, 406000 <ferror@plt+0x49e0>
  402a60:	add	x1, x1, #0x231
  402a64:	mov	w2, #0x3                   	// #3
  402a68:	mov	x0, x20
  402a6c:	bl	4013c0 <strncmp@plt>
  402a70:	mov	x19, x20
  402a74:	cbnz	w0, 402a84 <ferror@plt+0x1464>
  402a78:	add	x19, x20, #0x3
  402a7c:	adrp	x8, 417000 <ferror@plt+0x159e0>
  402a80:	str	x19, [x8, #576]
  402a84:	adrp	x8, 417000 <ferror@plt+0x159e0>
  402a88:	adrp	x9, 417000 <ferror@plt+0x159e0>
  402a8c:	str	x19, [x8, #616]
  402a90:	str	x19, [x9, #552]
  402a94:	ldp	x20, x19, [sp, #16]
  402a98:	ldp	x29, x30, [sp], #32
  402a9c:	ret
  402aa0:	adrp	x8, 417000 <ferror@plt+0x159e0>
  402aa4:	ldr	x3, [x8, #560]
  402aa8:	adrp	x0, 406000 <ferror@plt+0x49e0>
  402aac:	add	x0, x0, #0x1f1
  402ab0:	mov	w1, #0x37                  	// #55
  402ab4:	mov	w2, #0x1                   	// #1
  402ab8:	bl	401550 <fwrite@plt>
  402abc:	bl	401490 <abort@plt>
  402ac0:	stp	x29, x30, [sp, #-48]!
  402ac4:	str	x21, [sp, #16]
  402ac8:	stp	x20, x19, [sp, #32]
  402acc:	mov	x29, sp
  402ad0:	mov	x19, x0
  402ad4:	bl	4015e0 <__errno_location@plt>
  402ad8:	ldr	w21, [x0]
  402adc:	adrp	x8, 417000 <ferror@plt+0x159e0>
  402ae0:	add	x8, x8, #0x270
  402ae4:	cmp	x19, #0x0
  402ae8:	mov	x20, x0
  402aec:	csel	x0, x8, x19, eq  // eq = none
  402af0:	mov	w1, #0x38                  	// #56
  402af4:	bl	404e68 <ferror@plt+0x3848>
  402af8:	str	w21, [x20]
  402afc:	ldp	x20, x19, [sp, #32]
  402b00:	ldr	x21, [sp, #16]
  402b04:	ldp	x29, x30, [sp], #48
  402b08:	ret
  402b0c:	adrp	x8, 417000 <ferror@plt+0x159e0>
  402b10:	add	x8, x8, #0x270
  402b14:	cmp	x0, #0x0
  402b18:	csel	x8, x8, x0, eq  // eq = none
  402b1c:	ldr	w0, [x8]
  402b20:	ret
  402b24:	adrp	x8, 417000 <ferror@plt+0x159e0>
  402b28:	add	x8, x8, #0x270
  402b2c:	cmp	x0, #0x0
  402b30:	csel	x8, x8, x0, eq  // eq = none
  402b34:	str	w1, [x8]
  402b38:	ret
  402b3c:	adrp	x8, 417000 <ferror@plt+0x159e0>
  402b40:	add	x8, x8, #0x270
  402b44:	cmp	x0, #0x0
  402b48:	ubfx	w9, w1, #5, #3
  402b4c:	csel	x8, x8, x0, eq  // eq = none
  402b50:	add	x8, x8, w9, uxtw #2
  402b54:	ldr	w9, [x8, #8]
  402b58:	lsr	w10, w9, w1
  402b5c:	and	w0, w10, #0x1
  402b60:	and	w10, w2, #0x1
  402b64:	eor	w10, w0, w10
  402b68:	lsl	w10, w10, w1
  402b6c:	eor	w9, w10, w9
  402b70:	str	w9, [x8, #8]
  402b74:	ret
  402b78:	adrp	x8, 417000 <ferror@plt+0x159e0>
  402b7c:	add	x8, x8, #0x270
  402b80:	cmp	x0, #0x0
  402b84:	csel	x8, x8, x0, eq  // eq = none
  402b88:	ldr	w0, [x8, #4]
  402b8c:	str	w1, [x8, #4]
  402b90:	ret
  402b94:	stp	x29, x30, [sp, #-16]!
  402b98:	adrp	x8, 417000 <ferror@plt+0x159e0>
  402b9c:	add	x8, x8, #0x270
  402ba0:	cmp	x0, #0x0
  402ba4:	csel	x8, x8, x0, eq  // eq = none
  402ba8:	mov	w9, #0xa                   	// #10
  402bac:	mov	x29, sp
  402bb0:	str	w9, [x8]
  402bb4:	cbz	x1, 402bc8 <ferror@plt+0x15a8>
  402bb8:	cbz	x2, 402bc8 <ferror@plt+0x15a8>
  402bbc:	stp	x1, x2, [x8, #40]
  402bc0:	ldp	x29, x30, [sp], #16
  402bc4:	ret
  402bc8:	bl	401490 <abort@plt>
  402bcc:	sub	sp, sp, #0x60
  402bd0:	adrp	x8, 417000 <ferror@plt+0x159e0>
  402bd4:	add	x8, x8, #0x270
  402bd8:	cmp	x4, #0x0
  402bdc:	stp	x29, x30, [sp, #16]
  402be0:	str	x25, [sp, #32]
  402be4:	stp	x24, x23, [sp, #48]
  402be8:	stp	x22, x21, [sp, #64]
  402bec:	stp	x20, x19, [sp, #80]
  402bf0:	add	x29, sp, #0x10
  402bf4:	mov	x19, x3
  402bf8:	mov	x20, x2
  402bfc:	mov	x21, x1
  402c00:	mov	x22, x0
  402c04:	csel	x24, x8, x4, eq  // eq = none
  402c08:	bl	4015e0 <__errno_location@plt>
  402c0c:	ldp	w4, w5, [x24]
  402c10:	ldp	x7, x8, [x24, #40]
  402c14:	ldr	w25, [x0]
  402c18:	mov	x23, x0
  402c1c:	add	x6, x24, #0x8
  402c20:	mov	x0, x22
  402c24:	mov	x1, x21
  402c28:	mov	x2, x20
  402c2c:	mov	x3, x19
  402c30:	str	x8, [sp]
  402c34:	bl	402c58 <ferror@plt+0x1638>
  402c38:	str	w25, [x23]
  402c3c:	ldp	x20, x19, [sp, #80]
  402c40:	ldp	x22, x21, [sp, #64]
  402c44:	ldp	x24, x23, [sp, #48]
  402c48:	ldr	x25, [sp, #32]
  402c4c:	ldp	x29, x30, [sp, #16]
  402c50:	add	sp, sp, #0x60
  402c54:	ret
  402c58:	sub	sp, sp, #0x120
  402c5c:	stp	x29, x30, [sp, #192]
  402c60:	add	x29, sp, #0xc0
  402c64:	ldr	x8, [x29, #96]
  402c68:	stp	x28, x27, [sp, #208]
  402c6c:	stp	x26, x25, [sp, #224]
  402c70:	stp	x24, x23, [sp, #240]
  402c74:	stp	x22, x21, [sp, #256]
  402c78:	stp	x20, x19, [sp, #272]
  402c7c:	str	x7, [sp, #80]
  402c80:	stur	x6, [x29, #-48]
  402c84:	mov	w19, w5
  402c88:	mov	w20, w4
  402c8c:	mov	x23, x3
  402c90:	mov	x21, x2
  402c94:	mov	x27, x1
  402c98:	str	x8, [sp, #96]
  402c9c:	mov	x24, x0
  402ca0:	bl	401540 <__ctype_get_mb_cur_max@plt>
  402ca4:	mov	w1, w20
  402ca8:	mov	x22, xzr
  402cac:	mov	w8, wzr
  402cb0:	mov	w28, wzr
  402cb4:	str	w19, [sp, #64]
  402cb8:	ubfx	w19, w19, #1, #1
  402cbc:	add	x9, x21, #0x1
  402cc0:	mov	w15, #0x1                   	// #1
  402cc4:	str	x0, [sp, #56]
  402cc8:	stur	xzr, [x29, #-80]
  402ccc:	stur	xzr, [x29, #-56]
  402cd0:	str	wzr, [sp, #88]
  402cd4:	stur	x9, [x29, #-72]
  402cd8:	cmp	w1, #0xa
  402cdc:	b.hi	4038b0 <ferror@plt+0x2290>  // b.pmore
  402ce0:	adrp	x12, 406000 <ferror@plt+0x49e0>
  402ce4:	mov	w9, w1
  402ce8:	add	x12, x12, #0x238
  402cec:	adr	x10, 402d10 <ferror@plt+0x16f0>
  402cf0:	ldrb	w11, [x12, x9]
  402cf4:	add	x10, x10, x11, lsl #2
  402cf8:	mov	x26, x27
  402cfc:	mov	x20, xzr
  402d00:	mov	w16, wzr
  402d04:	mov	w9, #0x1                   	// #1
  402d08:	mov	w27, w28
  402d0c:	br	x10
  402d10:	adrp	x0, 406000 <ferror@plt+0x49e0>
  402d14:	add	x0, x0, #0x398
  402d18:	mov	w20, w1
  402d1c:	mov	w22, w15
  402d20:	bl	403fc8 <ferror@plt+0x29a8>
  402d24:	str	x0, [sp, #80]
  402d28:	adrp	x0, 406000 <ferror@plt+0x49e0>
  402d2c:	add	x0, x0, #0x39a
  402d30:	mov	w1, w20
  402d34:	bl	403fc8 <ferror@plt+0x29a8>
  402d38:	mov	w15, w22
  402d3c:	mov	w1, w20
  402d40:	str	x0, [sp, #96]
  402d44:	stur	w1, [x29, #-28]
  402d48:	tbnz	w19, #0, 402d88 <ferror@plt+0x1768>
  402d4c:	ldr	x8, [sp, #80]
  402d50:	ldrb	w9, [x8]
  402d54:	cbz	w9, 402d88 <ferror@plt+0x1768>
  402d58:	mov	w27, w15
  402d5c:	mov	x10, xzr
  402d60:	add	x8, x8, #0x1
  402d64:	b	402d78 <ferror@plt+0x1758>
  402d68:	ldrb	w9, [x8, x10]
  402d6c:	add	x20, x10, #0x1
  402d70:	mov	x10, x20
  402d74:	cbz	w9, 402d90 <ferror@plt+0x1770>
  402d78:	cmp	x10, x26
  402d7c:	b.cs	402d68 <ferror@plt+0x1748>  // b.hs, b.nlast
  402d80:	strb	w9, [x24, x10]
  402d84:	b	402d68 <ferror@plt+0x1748>
  402d88:	mov	w27, w15
  402d8c:	mov	x20, xzr
  402d90:	ldr	x25, [sp, #96]
  402d94:	mov	x0, x25
  402d98:	bl	401300 <strlen@plt>
  402d9c:	ldur	w1, [x29, #-28]
  402da0:	mov	x22, x0
  402da4:	stur	x25, [x29, #-56]
  402da8:	mov	w9, #0x1                   	// #1
  402dac:	mov	w16, w19
  402db0:	mov	w15, w27
  402db4:	mov	w27, w28
  402db8:	b	402e64 <ferror@plt+0x1844>
  402dbc:	mov	w19, #0x1                   	// #1
  402dc0:	mov	w1, #0x5                   	// #5
  402dc4:	tbz	w19, #0, 402df0 <ferror@plt+0x17d0>
  402dc8:	adrp	x8, 406000 <ferror@plt+0x49e0>
  402dcc:	mov	x20, xzr
  402dd0:	mov	w22, #0x1                   	// #1
  402dd4:	add	x8, x8, #0x396
  402dd8:	stur	x8, [x29, #-56]
  402ddc:	b	402e10 <ferror@plt+0x17f0>
  402de0:	mov	x20, xzr
  402de4:	mov	w16, wzr
  402de8:	mov	w9, w8
  402dec:	b	402e64 <ferror@plt+0x1844>
  402df0:	cbz	x26, 402dfc <ferror@plt+0x17dc>
  402df4:	mov	w8, #0x22                  	// #34
  402df8:	strb	w8, [x24]
  402dfc:	adrp	x8, 406000 <ferror@plt+0x49e0>
  402e00:	add	x8, x8, #0x396
  402e04:	mov	w20, #0x1                   	// #1
  402e08:	stur	x8, [x29, #-56]
  402e0c:	mov	w22, #0x1                   	// #1
  402e10:	mov	w9, #0x1                   	// #1
  402e14:	b	402e60 <ferror@plt+0x1840>
  402e18:	mov	w8, #0x1                   	// #1
  402e1c:	mov	w19, #0x1                   	// #1
  402e20:	eor	w9, w19, #0x1
  402e24:	orr	w8, w8, w9
  402e28:	tbz	w19, #0, 402e38 <ferror@plt+0x1818>
  402e2c:	mov	x20, xzr
  402e30:	mov	w1, #0x2                   	// #2
  402e34:	b	402e4c <ferror@plt+0x182c>
  402e38:	cbz	x26, 402e44 <ferror@plt+0x1824>
  402e3c:	mov	w9, #0x27                  	// #39
  402e40:	strb	w9, [x24]
  402e44:	mov	w1, #0x2                   	// #2
  402e48:	mov	w20, #0x1                   	// #1
  402e4c:	adrp	x9, 406000 <ferror@plt+0x49e0>
  402e50:	add	x9, x9, #0x39a
  402e54:	stur	x9, [x29, #-56]
  402e58:	mov	w22, #0x1                   	// #1
  402e5c:	mov	w9, w8
  402e60:	mov	w16, w19
  402e64:	ldur	x8, [x29, #-48]
  402e68:	mov	w14, w9
  402e6c:	eor	w17, w16, #0x1
  402e70:	stur	w17, [x29, #-60]
  402e74:	cmp	x8, #0x0
  402e78:	cset	w8, eq  // eq = none
  402e7c:	cmp	x22, #0x0
  402e80:	cset	w9, ne  // ne = any
  402e84:	cmp	w1, #0x2
  402e88:	cset	w10, ne  // ne = any
  402e8c:	and	w13, w10, w14
  402e90:	and	w11, w9, w16
  402e94:	orr	w10, w10, w17
  402e98:	and	w17, w9, w13
  402e9c:	orr	w9, w13, w16
  402ea0:	eor	w9, w9, #0x1
  402ea4:	cset	w12, eq  // eq = none
  402ea8:	orr	w8, w8, w9
  402eac:	mov	x25, xzr
  402eb0:	and	w11, w14, w11
  402eb4:	stur	w10, [x29, #-84]
  402eb8:	and	w10, w12, w16
  402ebc:	stur	w8, [x29, #-24]
  402ec0:	eor	w8, w14, #0x1
  402ec4:	str	w11, [sp, #72]
  402ec8:	str	w10, [sp, #92]
  402ecc:	stur	w14, [x29, #-64]
  402ed0:	str	w8, [sp, #76]
  402ed4:	stp	w16, w1, [x29, #-32]
  402ed8:	stur	w17, [x29, #-36]
  402edc:	b	402ee4 <ferror@plt+0x18c4>
  402ee0:	add	x25, x25, #0x1
  402ee4:	cmn	x23, #0x1
  402ee8:	b.eq	402efc <ferror@plt+0x18dc>  // b.none
  402eec:	cmp	x25, x23
  402ef0:	cset	w8, eq  // eq = none
  402ef4:	tbz	w8, #0, 402f0c <ferror@plt+0x18ec>
  402ef8:	b	403760 <ferror@plt+0x2140>
  402efc:	ldrb	w8, [x21, x25]
  402f00:	cmp	w8, #0x0
  402f04:	cset	w8, eq  // eq = none
  402f08:	tbnz	w8, #0, 403760 <ferror@plt+0x2140>
  402f0c:	cbz	w17, 402f48 <ferror@plt+0x1928>
  402f10:	cmp	x22, #0x2
  402f14:	add	x19, x25, x22
  402f18:	b.cc	402f40 <ferror@plt+0x1920>  // b.lo, b.ul, b.last
  402f1c:	cmn	x23, #0x1
  402f20:	b.ne	402f40 <ferror@plt+0x1920>  // b.any
  402f24:	mov	x0, x21
  402f28:	mov	w23, w15
  402f2c:	bl	401300 <strlen@plt>
  402f30:	ldp	w17, w16, [x29, #-36]
  402f34:	ldur	w1, [x29, #-28]
  402f38:	mov	w15, w23
  402f3c:	mov	x23, x0
  402f40:	cmp	x19, x23
  402f44:	b.ls	403084 <ferror@plt+0x1a64>  // b.plast
  402f48:	mov	w28, wzr
  402f4c:	ldrb	w19, [x21, x25]
  402f50:	cmp	w19, #0x7e
  402f54:	b.hi	4031b8 <ferror@plt+0x1b98>  // b.pmore
  402f58:	adrp	x14, 406000 <ferror@plt+0x49e0>
  402f5c:	add	x14, x14, #0x243
  402f60:	adr	x13, 402f84 <ferror@plt+0x1964>
  402f64:	ldrb	w10, [x14, x19]
  402f68:	add	x13, x13, x10, lsl #2
  402f6c:	mov	w11, wzr
  402f70:	mov	w9, wzr
  402f74:	mov	w8, #0x1                   	// #1
  402f78:	mov	w12, #0x6e                  	// #110
  402f7c:	mov	w10, #0x61                  	// #97
  402f80:	br	x13
  402f84:	ldur	w10, [x29, #-24]
  402f88:	tbnz	w10, #0, 402fa8 <ferror@plt+0x1988>
  402f8c:	ldur	x11, [x29, #-48]
  402f90:	ubfx	w10, w19, #5, #3
  402f94:	ldr	w10, [x11, w10, uxtw #2]
  402f98:	lsr	w10, w10, w19
  402f9c:	tbz	w10, #0, 402fa8 <ferror@plt+0x1988>
  402fa0:	mov	w10, w19
  402fa4:	b	402fb0 <ferror@plt+0x1990>
  402fa8:	mov	w10, w19
  402fac:	tbz	w28, #0, 403028 <ferror@plt+0x1a08>
  402fb0:	tbz	w16, #0, 402fbc <ferror@plt+0x199c>
  402fb4:	mov	w10, #0x10                  	// #16
  402fb8:	b	403074 <ferror@plt+0x1a54>
  402fbc:	cmp	w1, #0x2
  402fc0:	cset	w9, ne  // ne = any
  402fc4:	orr	w9, w9, w27
  402fc8:	tbnz	w9, #0, 40300c <ferror@plt+0x19ec>
  402fcc:	cmp	x20, x26
  402fd0:	b.cs	402fdc <ferror@plt+0x19bc>  // b.hs, b.nlast
  402fd4:	mov	w9, #0x27                  	// #39
  402fd8:	strb	w9, [x24, x20]
  402fdc:	add	x9, x20, #0x1
  402fe0:	cmp	x9, x26
  402fe4:	b.cs	402ff0 <ferror@plt+0x19d0>  // b.hs, b.nlast
  402fe8:	mov	w11, #0x24                  	// #36
  402fec:	strb	w11, [x24, x9]
  402ff0:	add	x9, x20, #0x2
  402ff4:	cmp	x9, x26
  402ff8:	b.cs	403004 <ferror@plt+0x19e4>  // b.hs, b.nlast
  402ffc:	mov	w11, #0x27                  	// #39
  403000:	strb	w11, [x24, x9]
  403004:	add	x20, x20, #0x3
  403008:	mov	w27, #0x1                   	// #1
  40300c:	cmp	x20, x26
  403010:	b.cs	40301c <ferror@plt+0x19fc>  // b.hs, b.nlast
  403014:	mov	w9, #0x5c                  	// #92
  403018:	strb	w9, [x24, x20]
  40301c:	add	x20, x20, #0x1
  403020:	mov	w9, #0x1                   	// #1
  403024:	mov	w19, w10
  403028:	tbnz	w9, #0, 40305c <ferror@plt+0x1a3c>
  40302c:	tbz	w27, #0, 40305c <ferror@plt+0x1a3c>
  403030:	cmp	x20, x26
  403034:	b.cs	403040 <ferror@plt+0x1a20>  // b.hs, b.nlast
  403038:	mov	w9, #0x27                  	// #39
  40303c:	strb	w9, [x24, x20]
  403040:	add	x9, x20, #0x1
  403044:	cmp	x9, x26
  403048:	b.cs	403054 <ferror@plt+0x1a34>  // b.hs, b.nlast
  40304c:	mov	w10, #0x27                  	// #39
  403050:	strb	w10, [x24, x9]
  403054:	mov	w27, wzr
  403058:	add	x20, x20, #0x2
  40305c:	cmp	x20, x26
  403060:	b.cs	403068 <ferror@plt+0x1a48>  // b.hs, b.nlast
  403064:	strb	w19, [x24, x20]
  403068:	mov	w10, wzr
  40306c:	add	x20, x20, #0x1
  403070:	and	w15, w15, w8
  403074:	cbz	w10, 402ee0 <ferror@plt+0x18c0>
  403078:	cmp	w10, #0xf
  40307c:	b.eq	402ee0 <ferror@plt+0x18c0>  // b.none
  403080:	b	4037e4 <ferror@plt+0x21c4>
  403084:	ldur	x1, [x29, #-56]
  403088:	add	x0, x21, x25
  40308c:	mov	x2, x22
  403090:	mov	w19, w15
  403094:	bl	401440 <bcmp@plt>
  403098:	ldur	w9, [x29, #-60]
  40309c:	cmp	w0, #0x0
  4030a0:	cset	w8, ne  // ne = any
  4030a4:	cset	w28, eq  // eq = none
  4030a8:	orr	w8, w8, w9
  4030ac:	tbz	w8, #0, 4030c0 <ferror@plt+0x1aa0>
  4030b0:	ldp	w16, w1, [x29, #-32]
  4030b4:	ldur	w17, [x29, #-36]
  4030b8:	mov	w15, w19
  4030bc:	b	402f4c <ferror@plt+0x192c>
  4030c0:	ldp	w16, w1, [x29, #-32]
  4030c4:	ldur	w17, [x29, #-36]
  4030c8:	mov	w10, #0x10                  	// #16
  4030cc:	mov	w15, w19
  4030d0:	b	403074 <ferror@plt+0x1a54>
  4030d4:	cmp	x23, #0x1
  4030d8:	b.eq	4030fc <ferror@plt+0x1adc>  // b.none
  4030dc:	cmn	x23, #0x1
  4030e0:	b.ne	403100 <ferror@plt+0x1ae0>  // b.any
  4030e4:	ldrb	w8, [x21, #1]
  4030e8:	cbz	w8, 4030fc <ferror@plt+0x1adc>
  4030ec:	mov	w9, wzr
  4030f0:	mov	w8, wzr
  4030f4:	mov	x23, #0xffffffffffffffff    	// #-1
  4030f8:	b	402f84 <ferror@plt+0x1964>
  4030fc:	cbz	x25, 40310c <ferror@plt+0x1aec>
  403100:	mov	w9, wzr
  403104:	mov	w8, wzr
  403108:	b	402f84 <ferror@plt+0x1964>
  40310c:	mov	w11, #0x1                   	// #1
  403110:	cmp	w1, #0x2
  403114:	b.ne	40311c <ferror@plt+0x1afc>  // b.any
  403118:	tbnz	w16, #0, 402fb4 <ferror@plt+0x1994>
  40311c:	mov	w9, wzr
  403120:	mov	w8, w11
  403124:	b	402f84 <ferror@plt+0x1964>
  403128:	cmp	w1, #0x2
  40312c:	b.ne	4031e8 <ferror@plt+0x1bc8>  // b.any
  403130:	tbnz	w16, #0, 402fb4 <ferror@plt+0x1994>
  403134:	b	4031f4 <ferror@plt+0x1bd4>
  403138:	mov	w10, #0x66                  	// #102
  40313c:	b	40320c <ferror@plt+0x1bec>
  403140:	mov	w12, #0x74                  	// #116
  403144:	b	403200 <ferror@plt+0x1be0>
  403148:	mov	w10, #0x62                  	// #98
  40314c:	b	40320c <ferror@plt+0x1bec>
  403150:	mov	w12, #0x72                  	// #114
  403154:	b	403200 <ferror@plt+0x1be0>
  403158:	ldur	w8, [x29, #-64]
  40315c:	tbz	w8, #0, 403220 <ferror@plt+0x1c00>
  403160:	tbnz	w16, #0, 402fb4 <ferror@plt+0x1994>
  403164:	cmp	w1, #0x2
  403168:	cset	w8, ne  // ne = any
  40316c:	orr	w8, w8, w27
  403170:	tbz	w8, #0, 403680 <ferror@plt+0x2060>
  403174:	mov	x9, x20
  403178:	b	4036c0 <ferror@plt+0x20a0>
  40317c:	cmp	w1, #0x5
  403180:	b.eq	40339c <ferror@plt+0x1d7c>  // b.none
  403184:	cmp	w1, #0x2
  403188:	b.ne	403100 <ferror@plt+0x1ae0>  // b.any
  40318c:	tbz	w16, #0, 403100 <ferror@plt+0x1ae0>
  403190:	b	402fb4 <ferror@plt+0x1994>
  403194:	mov	w10, #0x76                  	// #118
  403198:	b	40320c <ferror@plt+0x1bec>
  40319c:	cmp	w1, #0x2
  4031a0:	b.ne	403230 <ferror@plt+0x1c10>  // b.any
  4031a4:	tbz	w16, #0, 403480 <ferror@plt+0x1e60>
  4031a8:	mov	w8, #0x1                   	// #1
  4031ac:	mov	w10, #0x10                  	// #16
  4031b0:	str	w8, [sp, #88]
  4031b4:	b	403074 <ferror@plt+0x1a54>
  4031b8:	ldr	x8, [sp, #56]
  4031bc:	str	w15, [sp, #52]
  4031c0:	str	x24, [sp, #40]
  4031c4:	cmp	x8, #0x1
  4031c8:	b.ne	403238 <ferror@plt+0x1c18>  // b.any
  4031cc:	bl	4014f0 <__ctype_b_loc@plt>
  4031d0:	ldr	x8, [x0]
  4031d4:	ldur	w1, [x29, #-28]
  4031d8:	mov	w24, #0x1                   	// #1
  4031dc:	ldrh	w8, [x8, x19, lsl #1]
  4031e0:	ubfx	w10, w8, #14, #1
  4031e4:	b	403500 <ferror@plt+0x1ee0>
  4031e8:	ldr	w8, [sp, #72]
  4031ec:	mov	w12, w19
  4031f0:	tbz	w8, #0, 403200 <ferror@plt+0x1be0>
  4031f4:	mov	w9, wzr
  4031f8:	mov	w8, wzr
  4031fc:	b	403028 <ferror@plt+0x1a08>
  403200:	ldur	w8, [x29, #-84]
  403204:	mov	w10, w12
  403208:	tbz	w8, #0, 402fb4 <ferror@plt+0x1994>
  40320c:	ldur	w11, [x29, #-64]
  403210:	mov	w9, wzr
  403214:	mov	w8, wzr
  403218:	tbz	w11, #0, 402f84 <ferror@plt+0x1964>
  40321c:	b	402fb0 <ferror@plt+0x1990>
  403220:	ldr	w8, [sp, #64]
  403224:	tbz	w8, #0, 403100 <ferror@plt+0x1ae0>
  403228:	mov	w10, #0xf                   	// #15
  40322c:	b	403074 <ferror@plt+0x1a54>
  403230:	mov	w9, wzr
  403234:	b	4034ec <ferror@plt+0x1ecc>
  403238:	cmn	x23, #0x1
  40323c:	str	x22, [sp, #16]
  403240:	stur	xzr, [x29, #-16]
  403244:	b.ne	403254 <ferror@plt+0x1c34>  // b.any
  403248:	mov	x0, x21
  40324c:	bl	401300 <strlen@plt>
  403250:	mov	x23, x0
  403254:	sub	x8, x23, x25
  403258:	str	x8, [sp, #8]
  40325c:	add	x8, x21, x25
  403260:	str	x8, [sp, #32]
  403264:	ldur	x8, [x29, #-72]
  403268:	mov	x24, xzr
  40326c:	add	x8, x8, x25
  403270:	str	x8, [sp, #24]
  403274:	mov	w8, #0x1                   	// #1
  403278:	str	w8, [sp, #68]
  40327c:	add	x8, x24, x25
  403280:	add	x1, x21, x8
  403284:	sub	x2, x23, x8
  403288:	sub	x0, x29, #0x14
  40328c:	sub	x3, x29, #0x10
  403290:	mov	w22, w27
  403294:	bl	405180 <ferror@plt+0x3b60>
  403298:	cbz	x0, 4032f0 <ferror@plt+0x1cd0>
  40329c:	mov	x27, x0
  4032a0:	cmn	x0, #0x1
  4032a4:	b.eq	4032ec <ferror@plt+0x1ccc>  // b.none
  4032a8:	cmn	x27, #0x2
  4032ac:	b.ne	4032f8 <ferror@plt+0x1cd8>  // b.any
  4032b0:	add	x8, x24, x25
  4032b4:	cmp	x8, x23
  4032b8:	mov	w27, w22
  4032bc:	b.cs	4032e0 <ferror@plt+0x1cc0>  // b.hs, b.nlast
  4032c0:	ldr	x9, [sp, #32]
  4032c4:	ldrb	w8, [x9, x24]
  4032c8:	cbz	w8, 4032e0 <ferror@plt+0x1cc0>
  4032cc:	add	x24, x24, #0x1
  4032d0:	add	x8, x25, x24
  4032d4:	cmp	x8, x23
  4032d8:	b.cc	4032c4 <ferror@plt+0x1ca4>  // b.lo, b.ul, b.last
  4032dc:	ldr	x24, [sp, #8]
  4032e0:	str	wzr, [sp, #68]
  4032e4:	mov	w10, #0x34                  	// #52
  4032e8:	b	403388 <ferror@plt+0x1d68>
  4032ec:	str	wzr, [sp, #68]
  4032f0:	mov	w10, #0x34                  	// #52
  4032f4:	b	403384 <ferror@plt+0x1d64>
  4032f8:	ldr	w8, [sp, #92]
  4032fc:	cbz	w8, 403360 <ferror@plt+0x1d40>
  403300:	cmp	x27, #0x2
  403304:	b.cc	403358 <ferror@plt+0x1d38>  // b.lo, b.ul, b.last
  403308:	ldr	x9, [sp, #24]
  40330c:	sub	x8, x27, #0x1
  403310:	add	x9, x9, x24
  403314:	b	403324 <ferror@plt+0x1d04>
  403318:	subs	x8, x8, #0x1
  40331c:	add	x9, x9, #0x1
  403320:	b.eq	403358 <ferror@plt+0x1d38>  // b.none
  403324:	ldrb	w10, [x9]
  403328:	sub	w10, w10, #0x5b
  40332c:	cmp	w10, #0x21
  403330:	b.hi	403318 <ferror@plt+0x1cf8>  // b.pmore
  403334:	mov	w11, #0x1                   	// #1
  403338:	lsl	x10, x11, x10
  40333c:	mov	x11, #0x2b                  	// #43
  403340:	movk	x11, #0x2, lsl #32
  403344:	tst	x10, x11
  403348:	b.eq	403318 <ferror@plt+0x1cf8>  // b.none
  40334c:	mov	w10, #0x10                  	// #16
  403350:	cbnz	w10, 403384 <ferror@plt+0x1d64>
  403354:	b	403360 <ferror@plt+0x1d40>
  403358:	mov	w10, wzr
  40335c:	cbnz	w10, 403384 <ferror@plt+0x1d64>
  403360:	ldur	w0, [x29, #-20]
  403364:	bl	4015d0 <iswprint@plt>
  403368:	ldr	w9, [sp, #68]
  40336c:	cmp	w0, #0x0
  403370:	cset	w8, ne  // ne = any
  403374:	mov	w10, wzr
  403378:	and	w9, w9, w8
  40337c:	add	x24, x27, x24
  403380:	str	w9, [sp, #68]
  403384:	mov	w27, w22
  403388:	cbnz	w10, 403450 <ferror@plt+0x1e30>
  40338c:	sub	x0, x29, #0x10
  403390:	bl	4014a0 <mbsinit@plt>
  403394:	cbz	w0, 40327c <ferror@plt+0x1c5c>
  403398:	b	403458 <ferror@plt+0x1e38>
  40339c:	ldr	w8, [sp, #64]
  4033a0:	tbz	w8, #2, 403100 <ferror@plt+0x1ae0>
  4033a4:	add	x10, x25, #0x2
  4033a8:	cmp	x10, x23
  4033ac:	b.cs	403100 <ferror@plt+0x1ae0>  // b.hs, b.nlast
  4033b0:	add	x8, x25, x21
  4033b4:	ldrb	w8, [x8, #1]
  4033b8:	cmp	w8, #0x3f
  4033bc:	b.ne	403100 <ferror@plt+0x1ae0>  // b.any
  4033c0:	ldrb	w11, [x21, x10]
  4033c4:	mov	w9, wzr
  4033c8:	cmp	w11, #0x3e
  4033cc:	b.hi	403758 <ferror@plt+0x2138>  // b.pmore
  4033d0:	mov	w8, #0x1                   	// #1
  4033d4:	mov	x12, #0xa38200000000        	// #179778741075968
  4033d8:	lsl	x8, x8, x11
  4033dc:	movk	x12, #0x7000, lsl #48
  4033e0:	tst	x8, x12
  4033e4:	b.eq	403758 <ferror@plt+0x2138>  // b.none
  4033e8:	tbnz	w16, #0, 402fb4 <ferror@plt+0x1994>
  4033ec:	cmp	x20, x26
  4033f0:	b.cs	4033fc <ferror@plt+0x1ddc>  // b.hs, b.nlast
  4033f4:	mov	w8, #0x3f                  	// #63
  4033f8:	strb	w8, [x24, x20]
  4033fc:	add	x8, x20, #0x1
  403400:	cmp	x8, x26
  403404:	b.cs	403410 <ferror@plt+0x1df0>  // b.hs, b.nlast
  403408:	mov	w9, #0x22                  	// #34
  40340c:	strb	w9, [x24, x8]
  403410:	add	x8, x20, #0x2
  403414:	cmp	x8, x26
  403418:	b.cs	403424 <ferror@plt+0x1e04>  // b.hs, b.nlast
  40341c:	mov	w9, #0x22                  	// #34
  403420:	strb	w9, [x24, x8]
  403424:	add	x8, x20, #0x3
  403428:	cmp	x8, x26
  40342c:	b.cs	403438 <ferror@plt+0x1e18>  // b.hs, b.nlast
  403430:	mov	w9, #0x3f                  	// #63
  403434:	strb	w9, [x24, x8]
  403438:	mov	w9, wzr
  40343c:	mov	w8, wzr
  403440:	add	x20, x20, #0x4
  403444:	mov	x25, x10
  403448:	mov	w19, w11
  40344c:	b	402f84 <ferror@plt+0x1964>
  403450:	cmp	w10, #0x34
  403454:	b.ne	40345c <ferror@plt+0x1e3c>  // b.any
  403458:	mov	w10, wzr
  40345c:	ldp	w16, w1, [x29, #-32]
  403460:	ldr	w15, [sp, #52]
  403464:	ldr	x22, [sp, #16]
  403468:	ldur	w17, [x29, #-36]
  40346c:	cbz	w10, 4034fc <ferror@plt+0x1edc>
  403470:	ldr	x24, [sp, #40]
  403474:	mov	w11, wzr
  403478:	mov	w8, wzr
  40347c:	b	40373c <ferror@plt+0x211c>
  403480:	ldur	x10, [x29, #-80]
  403484:	cmp	x26, #0x0
  403488:	cset	w8, eq  // eq = none
  40348c:	cmp	x10, #0x0
  403490:	cset	w9, ne  // ne = any
  403494:	orr	w8, w9, w8
  403498:	cmp	w8, #0x0
  40349c:	csel	x10, x10, x26, ne  // ne = any
  4034a0:	csel	x26, x26, xzr, ne  // ne = any
  4034a4:	cmp	x20, x26
  4034a8:	stur	x10, [x29, #-80]
  4034ac:	b.cs	4034b8 <ferror@plt+0x1e98>  // b.hs, b.nlast
  4034b0:	mov	w8, #0x27                  	// #39
  4034b4:	strb	w8, [x24, x20]
  4034b8:	add	x8, x20, #0x1
  4034bc:	cmp	x8, x26
  4034c0:	b.cs	4034cc <ferror@plt+0x1eac>  // b.hs, b.nlast
  4034c4:	mov	w9, #0x5c                  	// #92
  4034c8:	strb	w9, [x24, x8]
  4034cc:	add	x8, x20, #0x2
  4034d0:	cmp	x8, x26
  4034d4:	b.cs	4034e0 <ferror@plt+0x1ec0>  // b.hs, b.nlast
  4034d8:	mov	w9, #0x27                  	// #39
  4034dc:	strb	w9, [x24, x8]
  4034e0:	mov	w27, wzr
  4034e4:	mov	w9, wzr
  4034e8:	add	x20, x20, #0x3
  4034ec:	mov	w8, #0x1                   	// #1
  4034f0:	str	w8, [sp, #88]
  4034f4:	mov	w8, #0x1                   	// #1
  4034f8:	b	402f84 <ferror@plt+0x1964>
  4034fc:	ldr	w10, [sp, #68]
  403500:	ldr	w9, [sp, #76]
  403504:	and	w8, w10, #0x1
  403508:	cmp	x24, #0x1
  40350c:	orr	w9, w10, w9
  403510:	b.hi	403530 <ferror@plt+0x1f10>  // b.pmore
  403514:	tbz	w9, #0, 403530 <ferror@plt+0x1f10>
  403518:	ldr	x24, [sp, #40]
  40351c:	ldr	w15, [sp, #52]
  403520:	ldp	w17, w16, [x29, #-36]
  403524:	mov	w11, wzr
  403528:	mov	w10, wzr
  40352c:	b	40373c <ferror@plt+0x211c>
  403530:	add	x10, x24, x25
  403534:	ldr	x24, [sp, #40]
  403538:	ldr	w15, [sp, #52]
  40353c:	ldp	w17, w16, [x29, #-36]
  403540:	mov	w11, wzr
  403544:	b	403558 <ferror@plt+0x1f38>
  403548:	ldur	x13, [x29, #-72]
  40354c:	add	x20, x20, #0x1
  403550:	ldrb	w19, [x13, x25]
  403554:	mov	x25, x12
  403558:	tbz	w9, #0, 40357c <ferror@plt+0x1f5c>
  40355c:	tbz	w28, #0, 403624 <ferror@plt+0x2004>
  403560:	cmp	x20, x26
  403564:	b.cs	403570 <ferror@plt+0x1f50>  // b.hs, b.nlast
  403568:	mov	w12, #0x5c                  	// #92
  40356c:	strb	w12, [x24, x20]
  403570:	mov	w28, wzr
  403574:	add	x20, x20, #0x1
  403578:	b	403624 <ferror@plt+0x2004>
  40357c:	tbnz	w16, #0, 403738 <ferror@plt+0x2118>
  403580:	cmp	w1, #0x2
  403584:	cset	w11, ne  // ne = any
  403588:	orr	w11, w11, w27
  40358c:	tbnz	w11, #0, 4035d0 <ferror@plt+0x1fb0>
  403590:	cmp	x20, x26
  403594:	b.cs	4035a0 <ferror@plt+0x1f80>  // b.hs, b.nlast
  403598:	mov	w11, #0x27                  	// #39
  40359c:	strb	w11, [x24, x20]
  4035a0:	add	x11, x20, #0x1
  4035a4:	cmp	x11, x26
  4035a8:	b.cs	4035b4 <ferror@plt+0x1f94>  // b.hs, b.nlast
  4035ac:	mov	w12, #0x24                  	// #36
  4035b0:	strb	w12, [x24, x11]
  4035b4:	add	x11, x20, #0x2
  4035b8:	cmp	x11, x26
  4035bc:	b.cs	4035c8 <ferror@plt+0x1fa8>  // b.hs, b.nlast
  4035c0:	mov	w12, #0x27                  	// #39
  4035c4:	strb	w12, [x24, x11]
  4035c8:	add	x20, x20, #0x3
  4035cc:	mov	w27, #0x1                   	// #1
  4035d0:	cmp	x20, x26
  4035d4:	b.cs	4035e0 <ferror@plt+0x1fc0>  // b.hs, b.nlast
  4035d8:	mov	w11, #0x5c                  	// #92
  4035dc:	strb	w11, [x24, x20]
  4035e0:	add	x11, x20, #0x1
  4035e4:	cmp	x11, x26
  4035e8:	b.cs	4035f8 <ferror@plt+0x1fd8>  // b.hs, b.nlast
  4035ec:	mov	w12, #0x30                  	// #48
  4035f0:	bfxil	w12, w19, #6, #2
  4035f4:	strb	w12, [x24, x11]
  4035f8:	add	x11, x20, #0x2
  4035fc:	cmp	x11, x26
  403600:	b.cs	403610 <ferror@plt+0x1ff0>  // b.hs, b.nlast
  403604:	mov	w12, #0x30                  	// #48
  403608:	bfxil	w12, w19, #3, #3
  40360c:	strb	w12, [x24, x11]
  403610:	mov	w12, #0x30                  	// #48
  403614:	bfxil	w12, w19, #0, #3
  403618:	add	x20, x20, #0x3
  40361c:	mov	w11, #0x1                   	// #1
  403620:	mov	w19, w12
  403624:	add	x12, x25, #0x1
  403628:	cmp	x10, x12
  40362c:	b.ls	403678 <ferror@plt+0x2058>  // b.plast
  403630:	and	w13, w11, #0x1
  403634:	orn	w13, w13, w27
  403638:	tbnz	w13, #0, 403668 <ferror@plt+0x2048>
  40363c:	cmp	x20, x26
  403640:	b.cs	40364c <ferror@plt+0x202c>  // b.hs, b.nlast
  403644:	mov	w13, #0x27                  	// #39
  403648:	strb	w13, [x24, x20]
  40364c:	add	x13, x20, #0x1
  403650:	cmp	x13, x26
  403654:	b.cs	403660 <ferror@plt+0x2040>  // b.hs, b.nlast
  403658:	mov	w14, #0x27                  	// #39
  40365c:	strb	w14, [x24, x13]
  403660:	mov	w27, wzr
  403664:	add	x20, x20, #0x2
  403668:	cmp	x20, x26
  40366c:	b.cs	403548 <ferror@plt+0x1f28>  // b.hs, b.nlast
  403670:	strb	w19, [x24, x20]
  403674:	b	403548 <ferror@plt+0x1f28>
  403678:	mov	w10, #0x2c                  	// #44
  40367c:	b	40373c <ferror@plt+0x211c>
  403680:	cmp	x20, x26
  403684:	b.cs	403690 <ferror@plt+0x2070>  // b.hs, b.nlast
  403688:	mov	w8, #0x27                  	// #39
  40368c:	strb	w8, [x24, x20]
  403690:	add	x8, x20, #0x1
  403694:	cmp	x8, x26
  403698:	b.cs	4036a4 <ferror@plt+0x2084>  // b.hs, b.nlast
  40369c:	mov	w9, #0x24                  	// #36
  4036a0:	strb	w9, [x24, x8]
  4036a4:	add	x8, x20, #0x2
  4036a8:	cmp	x8, x26
  4036ac:	b.cs	4036b8 <ferror@plt+0x2098>  // b.hs, b.nlast
  4036b0:	mov	w9, #0x27                  	// #39
  4036b4:	strb	w9, [x24, x8]
  4036b8:	add	x9, x20, #0x3
  4036bc:	mov	w27, #0x1                   	// #1
  4036c0:	cmp	x9, x26
  4036c4:	b.cs	4036d0 <ferror@plt+0x20b0>  // b.hs, b.nlast
  4036c8:	mov	w8, #0x5c                  	// #92
  4036cc:	strb	w8, [x24, x9]
  4036d0:	cmp	w1, #0x2
  4036d4:	add	x20, x9, #0x1
  4036d8:	b.eq	403728 <ferror@plt+0x2108>  // b.none
  4036dc:	add	x8, x25, #0x1
  4036e0:	cmp	x8, x23
  4036e4:	b.cs	403728 <ferror@plt+0x2108>  // b.hs, b.nlast
  4036e8:	ldrb	w8, [x21, x8]
  4036ec:	sub	w8, w8, #0x30
  4036f0:	cmp	w8, #0x9
  4036f4:	b.hi	403728 <ferror@plt+0x2108>  // b.pmore
  4036f8:	cmp	x20, x26
  4036fc:	b.cs	403708 <ferror@plt+0x20e8>  // b.hs, b.nlast
  403700:	mov	w8, #0x30                  	// #48
  403704:	strb	w8, [x24, x20]
  403708:	add	x8, x9, #0x2
  40370c:	cmp	x8, x26
  403710:	b.cs	40371c <ferror@plt+0x20fc>  // b.hs, b.nlast
  403714:	mov	w10, #0x30                  	// #48
  403718:	strb	w10, [x24, x8]
  40371c:	mov	w8, wzr
  403720:	add	x20, x9, #0x3
  403724:	b	40372c <ferror@plt+0x210c>
  403728:	mov	w8, wzr
  40372c:	mov	w9, #0x1                   	// #1
  403730:	mov	w19, #0x30                  	// #48
  403734:	b	402f84 <ferror@plt+0x1964>
  403738:	mov	w10, #0x10                  	// #16
  40373c:	cmp	w8, #0x0
  403740:	cset	w8, ne  // ne = any
  403744:	cmp	w10, #0x2c
  403748:	and	w9, w11, #0x1
  40374c:	b.eq	403028 <ferror@plt+0x1a08>  // b.none
  403750:	cbz	w10, 402f84 <ferror@plt+0x1964>
  403754:	b	403074 <ferror@plt+0x1a54>
  403758:	mov	w8, w9
  40375c:	b	402f84 <ferror@plt+0x1964>
  403760:	cmp	x20, #0x0
  403764:	cset	w8, eq  // eq = none
  403768:	cmp	w1, #0x2
  40376c:	cset	w9, eq  // eq = none
  403770:	and	w8, w9, w8
  403774:	and	w8, w16, w8
  403778:	tbnz	w8, #0, 4037ec <ferror@plt+0x21cc>
  40377c:	ldur	w9, [x29, #-64]
  403780:	cmp	w1, #0x2
  403784:	cset	w8, ne  // ne = any
  403788:	orr	w8, w16, w8
  40378c:	tbnz	w8, #0, 4037c0 <ferror@plt+0x21a0>
  403790:	ldr	w8, [sp, #88]
  403794:	eor	w8, w8, #0x1
  403798:	tbnz	w8, #0, 4037c0 <ferror@plt+0x21a0>
  40379c:	tbnz	w15, #0, 40388c <ferror@plt+0x226c>
  4037a0:	ldur	x8, [x29, #-80]
  4037a4:	cbz	x8, 4037c0 <ferror@plt+0x21a0>
  4037a8:	mov	w28, w27
  4037ac:	ldur	x27, [x29, #-80]
  4037b0:	mov	w1, #0x2                   	// #2
  4037b4:	mov	w8, w9
  4037b8:	mov	w19, w16
  4037bc:	cbz	x26, 402cd8 <ferror@plt+0x16b8>
  4037c0:	ldur	x10, [x29, #-56]
  4037c4:	cmp	x10, #0x0
  4037c8:	cset	w8, eq  // eq = none
  4037cc:	orr	w8, w8, w16
  4037d0:	tbnz	w8, #0, 40387c <ferror@plt+0x225c>
  4037d4:	ldrb	w9, [x10]
  4037d8:	cbz	w9, 40387c <ferror@plt+0x225c>
  4037dc:	add	x8, x10, #0x1
  4037e0:	b	403848 <ferror@plt+0x2228>
  4037e4:	cmp	w10, #0x10
  4037e8:	b.ne	403858 <ferror@plt+0x2238>  // b.any
  4037ec:	ldur	w8, [x29, #-64]
  4037f0:	mov	w9, #0x4                   	// #4
  4037f4:	mov	x0, x24
  4037f8:	mov	x2, x21
  4037fc:	tst	w8, #0x1
  403800:	mov	w8, #0x2                   	// #2
  403804:	csel	w8, w9, w8, ne  // ne = any
  403808:	cmp	w1, #0x2
  40380c:	csel	w4, w8, w1, eq  // eq = none
  403810:	ldr	w8, [sp, #64]
  403814:	mov	x1, x26
  403818:	mov	x3, x23
  40381c:	mov	x6, xzr
  403820:	and	w5, w8, #0xfffffffd
  403824:	ldr	x8, [sp, #96]
  403828:	str	x8, [sp]
  40382c:	ldr	x7, [sp, #80]
  403830:	bl	402c58 <ferror@plt+0x1638>
  403834:	mov	x20, x0
  403838:	b	403858 <ferror@plt+0x2238>
  40383c:	ldrb	w9, [x8], #1
  403840:	add	x20, x20, #0x1
  403844:	cbz	w9, 40387c <ferror@plt+0x225c>
  403848:	cmp	x20, x26
  40384c:	b.cs	40383c <ferror@plt+0x221c>  // b.hs, b.nlast
  403850:	strb	w9, [x24, x20]
  403854:	b	40383c <ferror@plt+0x221c>
  403858:	mov	x0, x20
  40385c:	ldp	x20, x19, [sp, #272]
  403860:	ldp	x22, x21, [sp, #256]
  403864:	ldp	x24, x23, [sp, #240]
  403868:	ldp	x26, x25, [sp, #224]
  40386c:	ldp	x28, x27, [sp, #208]
  403870:	ldp	x29, x30, [sp, #192]
  403874:	add	sp, sp, #0x120
  403878:	ret
  40387c:	cmp	x20, x26
  403880:	b.cs	403858 <ferror@plt+0x2238>  // b.hs, b.nlast
  403884:	strb	wzr, [x24, x20]
  403888:	b	403858 <ferror@plt+0x2238>
  40388c:	ldr	x8, [sp, #96]
  403890:	ldur	x1, [x29, #-80]
  403894:	ldr	w5, [sp, #64]
  403898:	ldur	x6, [x29, #-48]
  40389c:	mov	w4, #0x5                   	// #5
  4038a0:	mov	x0, x24
  4038a4:	mov	x2, x21
  4038a8:	mov	x3, x23
  4038ac:	b	403828 <ferror@plt+0x2208>
  4038b0:	bl	401490 <abort@plt>
  4038b4:	stp	x29, x30, [sp, #-16]!
  4038b8:	mov	x3, x2
  4038bc:	mov	x2, xzr
  4038c0:	mov	x29, sp
  4038c4:	bl	4038d0 <ferror@plt+0x22b0>
  4038c8:	ldp	x29, x30, [sp], #16
  4038cc:	ret
  4038d0:	sub	sp, sp, #0x70
  4038d4:	adrp	x8, 417000 <ferror@plt+0x159e0>
  4038d8:	add	x8, x8, #0x270
  4038dc:	cmp	x3, #0x0
  4038e0:	stp	x29, x30, [sp, #16]
  4038e4:	stp	x28, x27, [sp, #32]
  4038e8:	stp	x26, x25, [sp, #48]
  4038ec:	stp	x24, x23, [sp, #64]
  4038f0:	stp	x22, x21, [sp, #80]
  4038f4:	stp	x20, x19, [sp, #96]
  4038f8:	add	x29, sp, #0x10
  4038fc:	mov	x19, x2
  403900:	mov	x22, x1
  403904:	mov	x23, x0
  403908:	csel	x21, x8, x3, eq  // eq = none
  40390c:	bl	4015e0 <__errno_location@plt>
  403910:	ldp	w4, w8, [x21]
  403914:	cmp	x19, #0x0
  403918:	ldp	x7, x9, [x21, #40]
  40391c:	ldr	w28, [x0]
  403920:	cset	w10, eq  // eq = none
  403924:	orr	w25, w8, w10
  403928:	add	x26, x21, #0x8
  40392c:	mov	x24, x0
  403930:	mov	x0, xzr
  403934:	mov	x1, xzr
  403938:	mov	x2, x23
  40393c:	mov	x3, x22
  403940:	mov	w5, w25
  403944:	mov	x6, x26
  403948:	str	x9, [sp]
  40394c:	bl	402c58 <ferror@plt+0x1638>
  403950:	add	x27, x0, #0x1
  403954:	mov	x20, x0
  403958:	mov	x0, x27
  40395c:	bl	404ddc <ferror@plt+0x37bc>
  403960:	ldr	w4, [x21]
  403964:	ldp	x7, x8, [x21, #40]
  403968:	mov	x1, x27
  40396c:	mov	x2, x23
  403970:	mov	x3, x22
  403974:	mov	w5, w25
  403978:	mov	x6, x26
  40397c:	mov	x21, x0
  403980:	str	x8, [sp]
  403984:	bl	402c58 <ferror@plt+0x1638>
  403988:	str	w28, [x24]
  40398c:	cbz	x19, 403994 <ferror@plt+0x2374>
  403990:	str	x20, [x19]
  403994:	mov	x0, x21
  403998:	ldp	x20, x19, [sp, #96]
  40399c:	ldp	x22, x21, [sp, #80]
  4039a0:	ldp	x24, x23, [sp, #64]
  4039a4:	ldp	x26, x25, [sp, #48]
  4039a8:	ldp	x28, x27, [sp, #32]
  4039ac:	ldp	x29, x30, [sp, #16]
  4039b0:	add	sp, sp, #0x70
  4039b4:	ret
  4039b8:	stp	x29, x30, [sp, #-64]!
  4039bc:	stp	x20, x19, [sp, #48]
  4039c0:	adrp	x20, 417000 <ferror@plt+0x159e0>
  4039c4:	stp	x22, x21, [sp, #32]
  4039c8:	ldr	w8, [x20, #472]
  4039cc:	adrp	x21, 417000 <ferror@plt+0x159e0>
  4039d0:	ldr	x19, [x21, #464]
  4039d4:	str	x23, [sp, #16]
  4039d8:	cmp	w8, #0x2
  4039dc:	mov	x29, sp
  4039e0:	b.lt	403a04 <ferror@plt+0x23e4>  // b.tstop
  4039e4:	add	x22, x19, #0x18
  4039e8:	mov	w23, #0x1                   	// #1
  4039ec:	ldr	x0, [x22], #16
  4039f0:	bl	401530 <free@plt>
  4039f4:	ldrsw	x8, [x20, #472]
  4039f8:	add	x23, x23, #0x1
  4039fc:	cmp	x23, x8
  403a00:	b.lt	4039ec <ferror@plt+0x23cc>  // b.tstop
  403a04:	ldr	x0, [x19, #8]
  403a08:	adrp	x23, 417000 <ferror@plt+0x159e0>
  403a0c:	add	x23, x23, #0x2a8
  403a10:	adrp	x22, 417000 <ferror@plt+0x159e0>
  403a14:	cmp	x0, x23
  403a18:	add	x22, x22, #0x1e0
  403a1c:	b.eq	403a2c <ferror@plt+0x240c>  // b.none
  403a20:	bl	401530 <free@plt>
  403a24:	mov	w8, #0x100                 	// #256
  403a28:	stp	x8, x23, [x22]
  403a2c:	cmp	x19, x22
  403a30:	b.eq	403a40 <ferror@plt+0x2420>  // b.none
  403a34:	mov	x0, x19
  403a38:	bl	401530 <free@plt>
  403a3c:	str	x22, [x21, #464]
  403a40:	mov	w8, #0x1                   	// #1
  403a44:	str	w8, [x20, #472]
  403a48:	ldp	x20, x19, [sp, #48]
  403a4c:	ldp	x22, x21, [sp, #32]
  403a50:	ldr	x23, [sp, #16]
  403a54:	ldp	x29, x30, [sp], #64
  403a58:	ret
  403a5c:	stp	x29, x30, [sp, #-16]!
  403a60:	adrp	x3, 417000 <ferror@plt+0x159e0>
  403a64:	add	x3, x3, #0x270
  403a68:	mov	x2, #0xffffffffffffffff    	// #-1
  403a6c:	mov	x29, sp
  403a70:	bl	403a7c <ferror@plt+0x245c>
  403a74:	ldp	x29, x30, [sp], #16
  403a78:	ret
  403a7c:	sub	sp, sp, #0x80
  403a80:	stp	x29, x30, [sp, #32]
  403a84:	add	x29, sp, #0x20
  403a88:	stp	x28, x27, [sp, #48]
  403a8c:	stp	x26, x25, [sp, #64]
  403a90:	stp	x24, x23, [sp, #80]
  403a94:	stp	x22, x21, [sp, #96]
  403a98:	stp	x20, x19, [sp, #112]
  403a9c:	mov	x22, x3
  403aa0:	stur	x2, [x29, #-8]
  403aa4:	mov	x21, x1
  403aa8:	mov	w23, w0
  403aac:	bl	4015e0 <__errno_location@plt>
  403ab0:	tbnz	w23, #31, 403c00 <ferror@plt+0x25e0>
  403ab4:	adrp	x25, 417000 <ferror@plt+0x159e0>
  403ab8:	ldr	w8, [x25, #472]
  403abc:	adrp	x28, 417000 <ferror@plt+0x159e0>
  403ac0:	ldr	w20, [x0]
  403ac4:	ldr	x27, [x28, #464]
  403ac8:	mov	x19, x0
  403acc:	cmp	w8, w23
  403ad0:	b.gt	403b3c <ferror@plt+0x251c>
  403ad4:	mov	w8, #0x7fffffff            	// #2147483647
  403ad8:	cmp	w23, w8
  403adc:	stur	w20, [x29, #-12]
  403ae0:	b.eq	403c04 <ferror@plt+0x25e4>  // b.none
  403ae4:	adrp	x20, 417000 <ferror@plt+0x159e0>
  403ae8:	add	x20, x20, #0x1e0
  403aec:	add	w26, w23, #0x1
  403af0:	cmp	x27, x20
  403af4:	csel	x0, xzr, x27, eq  // eq = none
  403af8:	sbfiz	x1, x26, #4, #32
  403afc:	bl	404d2c <ferror@plt+0x370c>
  403b00:	mov	x24, x0
  403b04:	cmp	x27, x20
  403b08:	str	x0, [x28, #464]
  403b0c:	b.ne	403b18 <ferror@plt+0x24f8>  // b.any
  403b10:	ldr	q0, [x20]
  403b14:	str	q0, [x24]
  403b18:	ldrsw	x8, [x25, #472]
  403b1c:	mov	w1, wzr
  403b20:	add	x0, x24, x8, lsl #4
  403b24:	sub	w8, w26, w8
  403b28:	sbfiz	x2, x8, #4, #32
  403b2c:	bl	401400 <memset@plt>
  403b30:	ldur	w20, [x29, #-12]
  403b34:	mov	x27, x24
  403b38:	str	w26, [x25, #472]
  403b3c:	add	x28, x27, w23, sxtw #4
  403b40:	mov	x27, x28
  403b44:	ldr	x26, [x28]
  403b48:	ldr	x23, [x27, #8]!
  403b4c:	ldp	w4, w8, [x22]
  403b50:	ldp	x7, x9, [x22, #40]
  403b54:	ldur	x3, [x29, #-8]
  403b58:	add	x24, x22, #0x8
  403b5c:	orr	w25, w8, #0x1
  403b60:	mov	x0, x23
  403b64:	mov	x1, x26
  403b68:	mov	x2, x21
  403b6c:	mov	w5, w25
  403b70:	mov	x6, x24
  403b74:	str	x9, [sp]
  403b78:	bl	402c58 <ferror@plt+0x1638>
  403b7c:	cmp	x26, x0
  403b80:	b.hi	403bd8 <ferror@plt+0x25b8>  // b.pmore
  403b84:	adrp	x8, 417000 <ferror@plt+0x159e0>
  403b88:	add	x8, x8, #0x2a8
  403b8c:	add	x26, x0, #0x1
  403b90:	cmp	x23, x8
  403b94:	str	x26, [x28]
  403b98:	b.eq	403ba4 <ferror@plt+0x2584>  // b.none
  403b9c:	mov	x0, x23
  403ba0:	bl	401530 <free@plt>
  403ba4:	mov	x0, x26
  403ba8:	bl	404ddc <ferror@plt+0x37bc>
  403bac:	str	x0, [x27]
  403bb0:	ldr	w4, [x22]
  403bb4:	ldp	x7, x8, [x22, #40]
  403bb8:	ldur	x3, [x29, #-8]
  403bbc:	mov	x1, x26
  403bc0:	mov	x2, x21
  403bc4:	mov	w5, w25
  403bc8:	mov	x6, x24
  403bcc:	mov	x23, x0
  403bd0:	str	x8, [sp]
  403bd4:	bl	402c58 <ferror@plt+0x1638>
  403bd8:	str	w20, [x19]
  403bdc:	mov	x0, x23
  403be0:	ldp	x20, x19, [sp, #112]
  403be4:	ldp	x22, x21, [sp, #96]
  403be8:	ldp	x24, x23, [sp, #80]
  403bec:	ldp	x26, x25, [sp, #64]
  403bf0:	ldp	x28, x27, [sp, #48]
  403bf4:	ldp	x29, x30, [sp, #32]
  403bf8:	add	sp, sp, #0x80
  403bfc:	ret
  403c00:	bl	401490 <abort@plt>
  403c04:	bl	404ed8 <ferror@plt+0x38b8>
  403c08:	stp	x29, x30, [sp, #-16]!
  403c0c:	adrp	x3, 417000 <ferror@plt+0x159e0>
  403c10:	add	x3, x3, #0x270
  403c14:	mov	x29, sp
  403c18:	bl	403a7c <ferror@plt+0x245c>
  403c1c:	ldp	x29, x30, [sp], #16
  403c20:	ret
  403c24:	stp	x29, x30, [sp, #-16]!
  403c28:	mov	x1, x0
  403c2c:	mov	w0, wzr
  403c30:	mov	x29, sp
  403c34:	bl	403a5c <ferror@plt+0x243c>
  403c38:	ldp	x29, x30, [sp], #16
  403c3c:	ret
  403c40:	stp	x29, x30, [sp, #-16]!
  403c44:	mov	x2, x1
  403c48:	mov	x1, x0
  403c4c:	mov	w0, wzr
  403c50:	mov	x29, sp
  403c54:	bl	403c08 <ferror@plt+0x25e8>
  403c58:	ldp	x29, x30, [sp], #16
  403c5c:	ret
  403c60:	sub	sp, sp, #0x60
  403c64:	stp	x20, x19, [sp, #80]
  403c68:	mov	w20, w0
  403c6c:	add	x8, sp, #0x8
  403c70:	mov	w0, w1
  403c74:	stp	x29, x30, [sp, #64]
  403c78:	add	x29, sp, #0x40
  403c7c:	mov	x19, x2
  403c80:	bl	403ca8 <ferror@plt+0x2688>
  403c84:	add	x3, sp, #0x8
  403c88:	mov	x2, #0xffffffffffffffff    	// #-1
  403c8c:	mov	w0, w20
  403c90:	mov	x1, x19
  403c94:	bl	403a7c <ferror@plt+0x245c>
  403c98:	ldp	x20, x19, [sp, #80]
  403c9c:	ldp	x29, x30, [sp, #64]
  403ca0:	add	sp, sp, #0x60
  403ca4:	ret
  403ca8:	stp	x29, x30, [sp, #-16]!
  403cac:	movi	v0.2d, #0x0
  403cb0:	cmp	w0, #0xa
  403cb4:	mov	x29, sp
  403cb8:	str	xzr, [x8, #48]
  403cbc:	stp	q0, q0, [x8, #16]
  403cc0:	str	q0, [x8]
  403cc4:	b.eq	403cd4 <ferror@plt+0x26b4>  // b.none
  403cc8:	str	w0, [x8]
  403ccc:	ldp	x29, x30, [sp], #16
  403cd0:	ret
  403cd4:	bl	401490 <abort@plt>
  403cd8:	sub	sp, sp, #0x70
  403cdc:	str	x21, [sp, #80]
  403ce0:	mov	w21, w0
  403ce4:	add	x8, sp, #0x8
  403ce8:	mov	w0, w1
  403cec:	stp	x29, x30, [sp, #64]
  403cf0:	stp	x20, x19, [sp, #96]
  403cf4:	add	x29, sp, #0x40
  403cf8:	mov	x19, x3
  403cfc:	mov	x20, x2
  403d00:	bl	403ca8 <ferror@plt+0x2688>
  403d04:	add	x3, sp, #0x8
  403d08:	mov	w0, w21
  403d0c:	mov	x1, x20
  403d10:	mov	x2, x19
  403d14:	bl	403a7c <ferror@plt+0x245c>
  403d18:	ldp	x20, x19, [sp, #96]
  403d1c:	ldr	x21, [sp, #80]
  403d20:	ldp	x29, x30, [sp, #64]
  403d24:	add	sp, sp, #0x70
  403d28:	ret
  403d2c:	stp	x29, x30, [sp, #-16]!
  403d30:	mov	x2, x1
  403d34:	mov	w1, w0
  403d38:	mov	w0, wzr
  403d3c:	mov	x29, sp
  403d40:	bl	403c60 <ferror@plt+0x2640>
  403d44:	ldp	x29, x30, [sp], #16
  403d48:	ret
  403d4c:	stp	x29, x30, [sp, #-16]!
  403d50:	mov	x3, x2
  403d54:	mov	x2, x1
  403d58:	mov	w1, w0
  403d5c:	mov	w0, wzr
  403d60:	mov	x29, sp
  403d64:	bl	403cd8 <ferror@plt+0x26b8>
  403d68:	ldp	x29, x30, [sp], #16
  403d6c:	ret
  403d70:	sub	sp, sp, #0x60
  403d74:	adrp	x9, 417000 <ferror@plt+0x159e0>
  403d78:	add	x9, x9, #0x270
  403d7c:	ldp	q0, q1, [x9]
  403d80:	ldr	q2, [x9, #32]
  403d84:	ldr	x9, [x9, #48]
  403d88:	mov	w8, w2
  403d8c:	stp	x20, x19, [sp, #80]
  403d90:	mov	x19, x1
  403d94:	mov	x20, x0
  403d98:	mov	x0, sp
  403d9c:	mov	w2, #0x1                   	// #1
  403da0:	mov	w1, w8
  403da4:	stp	x29, x30, [sp, #64]
  403da8:	add	x29, sp, #0x40
  403dac:	stp	q0, q1, [sp]
  403db0:	str	q2, [sp, #32]
  403db4:	str	x9, [sp, #48]
  403db8:	bl	402b3c <ferror@plt+0x151c>
  403dbc:	mov	x3, sp
  403dc0:	mov	w0, wzr
  403dc4:	mov	x1, x20
  403dc8:	mov	x2, x19
  403dcc:	bl	403a7c <ferror@plt+0x245c>
  403dd0:	ldp	x20, x19, [sp, #80]
  403dd4:	ldp	x29, x30, [sp, #64]
  403dd8:	add	sp, sp, #0x60
  403ddc:	ret
  403de0:	stp	x29, x30, [sp, #-16]!
  403de4:	mov	w2, w1
  403de8:	mov	x1, #0xffffffffffffffff    	// #-1
  403dec:	mov	x29, sp
  403df0:	bl	403d70 <ferror@plt+0x2750>
  403df4:	ldp	x29, x30, [sp], #16
  403df8:	ret
  403dfc:	stp	x29, x30, [sp, #-16]!
  403e00:	mov	w1, #0x3a                  	// #58
  403e04:	mov	x29, sp
  403e08:	bl	403de0 <ferror@plt+0x27c0>
  403e0c:	ldp	x29, x30, [sp], #16
  403e10:	ret
  403e14:	stp	x29, x30, [sp, #-16]!
  403e18:	mov	w2, #0x3a                  	// #58
  403e1c:	mov	x29, sp
  403e20:	bl	403d70 <ferror@plt+0x2750>
  403e24:	ldp	x29, x30, [sp], #16
  403e28:	ret
  403e2c:	sub	sp, sp, #0x60
  403e30:	stp	x20, x19, [sp, #80]
  403e34:	mov	w20, w0
  403e38:	add	x8, sp, #0x8
  403e3c:	mov	w0, w1
  403e40:	stp	x29, x30, [sp, #64]
  403e44:	add	x29, sp, #0x40
  403e48:	mov	x19, x2
  403e4c:	bl	403ca8 <ferror@plt+0x2688>
  403e50:	add	x0, sp, #0x8
  403e54:	mov	w1, #0x3a                  	// #58
  403e58:	mov	w2, #0x1                   	// #1
  403e5c:	bl	402b3c <ferror@plt+0x151c>
  403e60:	add	x3, sp, #0x8
  403e64:	mov	x2, #0xffffffffffffffff    	// #-1
  403e68:	mov	w0, w20
  403e6c:	mov	x1, x19
  403e70:	bl	403a7c <ferror@plt+0x245c>
  403e74:	ldp	x20, x19, [sp, #80]
  403e78:	ldp	x29, x30, [sp, #64]
  403e7c:	add	sp, sp, #0x60
  403e80:	ret
  403e84:	stp	x29, x30, [sp, #-16]!
  403e88:	mov	x4, #0xffffffffffffffff    	// #-1
  403e8c:	mov	x29, sp
  403e90:	bl	403e9c <ferror@plt+0x287c>
  403e94:	ldp	x29, x30, [sp], #16
  403e98:	ret
  403e9c:	sub	sp, sp, #0x70
  403ea0:	adrp	x8, 417000 <ferror@plt+0x159e0>
  403ea4:	add	x8, x8, #0x270
  403ea8:	ldp	q0, q1, [x8]
  403eac:	ldr	q2, [x8, #32]
  403eb0:	ldr	x8, [x8, #48]
  403eb4:	str	x21, [sp, #80]
  403eb8:	mov	w21, w0
  403ebc:	mov	x0, sp
  403ec0:	stp	x29, x30, [sp, #64]
  403ec4:	stp	x20, x19, [sp, #96]
  403ec8:	add	x29, sp, #0x40
  403ecc:	mov	x19, x4
  403ed0:	mov	x20, x3
  403ed4:	stp	q0, q1, [sp]
  403ed8:	str	q2, [sp, #32]
  403edc:	str	x8, [sp, #48]
  403ee0:	bl	402b94 <ferror@plt+0x1574>
  403ee4:	mov	x3, sp
  403ee8:	mov	w0, w21
  403eec:	mov	x1, x20
  403ef0:	mov	x2, x19
  403ef4:	bl	403a7c <ferror@plt+0x245c>
  403ef8:	ldp	x20, x19, [sp, #96]
  403efc:	ldr	x21, [sp, #80]
  403f00:	ldp	x29, x30, [sp, #64]
  403f04:	add	sp, sp, #0x70
  403f08:	ret
  403f0c:	stp	x29, x30, [sp, #-16]!
  403f10:	mov	x3, x2
  403f14:	mov	x2, x1
  403f18:	mov	x1, x0
  403f1c:	mov	w0, wzr
  403f20:	mov	x29, sp
  403f24:	bl	403e84 <ferror@plt+0x2864>
  403f28:	ldp	x29, x30, [sp], #16
  403f2c:	ret
  403f30:	stp	x29, x30, [sp, #-16]!
  403f34:	mov	x4, x3
  403f38:	mov	x3, x2
  403f3c:	mov	x2, x1
  403f40:	mov	x1, x0
  403f44:	mov	w0, wzr
  403f48:	mov	x29, sp
  403f4c:	bl	403e9c <ferror@plt+0x287c>
  403f50:	ldp	x29, x30, [sp], #16
  403f54:	ret
  403f58:	stp	x29, x30, [sp, #-16]!
  403f5c:	adrp	x3, 417000 <ferror@plt+0x159e0>
  403f60:	add	x3, x3, #0x1f0
  403f64:	mov	x29, sp
  403f68:	bl	403a7c <ferror@plt+0x245c>
  403f6c:	ldp	x29, x30, [sp], #16
  403f70:	ret
  403f74:	stp	x29, x30, [sp, #-16]!
  403f78:	mov	x2, x1
  403f7c:	mov	x1, x0
  403f80:	mov	w0, wzr
  403f84:	mov	x29, sp
  403f88:	bl	403f58 <ferror@plt+0x2938>
  403f8c:	ldp	x29, x30, [sp], #16
  403f90:	ret
  403f94:	stp	x29, x30, [sp, #-16]!
  403f98:	mov	x2, #0xffffffffffffffff    	// #-1
  403f9c:	mov	x29, sp
  403fa0:	bl	403f58 <ferror@plt+0x2938>
  403fa4:	ldp	x29, x30, [sp], #16
  403fa8:	ret
  403fac:	stp	x29, x30, [sp, #-16]!
  403fb0:	mov	x1, x0
  403fb4:	mov	w0, wzr
  403fb8:	mov	x29, sp
  403fbc:	bl	403f94 <ferror@plt+0x2974>
  403fc0:	ldp	x29, x30, [sp], #16
  403fc4:	ret
  403fc8:	stp	x29, x30, [sp, #-48]!
  403fcc:	stp	x20, x19, [sp, #32]
  403fd0:	mov	x20, x0
  403fd4:	mov	w19, w1
  403fd8:	mov	w2, #0x5                   	// #5
  403fdc:	mov	x0, xzr
  403fe0:	mov	x1, x20
  403fe4:	str	x21, [sp, #16]
  403fe8:	mov	x29, sp
  403fec:	bl	4015a0 <dcgettext@plt>
  403ff0:	cmp	x0, x20
  403ff4:	b.ne	404080 <ferror@plt+0x2a60>  // b.any
  403ff8:	bl	405528 <ferror@plt+0x3f08>
  403ffc:	mov	w1, #0x55                  	// #85
  404000:	mov	w2, #0x54                  	// #84
  404004:	mov	w3, #0x46                  	// #70
  404008:	mov	w4, #0x2d                  	// #45
  40400c:	mov	w5, #0x38                  	// #56
  404010:	mov	w6, wzr
  404014:	mov	w7, wzr
  404018:	mov	x21, x0
  40401c:	bl	4040ac <ferror@plt+0x2a8c>
  404020:	cbz	w0, 40403c <ferror@plt+0x2a1c>
  404024:	ldrb	w8, [x20]
  404028:	adrp	x9, 406000 <ferror@plt+0x49e0>
  40402c:	adrp	x10, 406000 <ferror@plt+0x49e0>
  404030:	add	x9, x9, #0x3a0
  404034:	add	x10, x10, #0x39c
  404038:	b	404078 <ferror@plt+0x2a58>
  40403c:	mov	w1, #0x47                  	// #71
  404040:	mov	w2, #0x42                  	// #66
  404044:	mov	w3, #0x31                  	// #49
  404048:	mov	w4, #0x38                  	// #56
  40404c:	mov	w5, #0x30                  	// #48
  404050:	mov	w6, #0x33                  	// #51
  404054:	mov	w7, #0x30                  	// #48
  404058:	mov	x0, x21
  40405c:	bl	4040ac <ferror@plt+0x2a8c>
  404060:	cbz	w0, 404090 <ferror@plt+0x2a70>
  404064:	ldrb	w8, [x20]
  404068:	adrp	x9, 406000 <ferror@plt+0x49e0>
  40406c:	adrp	x10, 406000 <ferror@plt+0x49e0>
  404070:	add	x9, x9, #0x3a8
  404074:	add	x10, x10, #0x3a4
  404078:	cmp	w8, #0x60
  40407c:	csel	x0, x10, x9, eq  // eq = none
  404080:	ldp	x20, x19, [sp, #32]
  404084:	ldr	x21, [sp, #16]
  404088:	ldp	x29, x30, [sp], #48
  40408c:	ret
  404090:	adrp	x8, 406000 <ferror@plt+0x49e0>
  404094:	adrp	x9, 406000 <ferror@plt+0x49e0>
  404098:	add	x8, x8, #0x39a
  40409c:	add	x9, x9, #0x396
  4040a0:	cmp	w19, #0x9
  4040a4:	csel	x0, x9, x8, eq  // eq = none
  4040a8:	b	404080 <ferror@plt+0x2a60>
  4040ac:	stp	x29, x30, [sp, #-80]!
  4040b0:	stp	x26, x25, [sp, #16]
  4040b4:	mov	x25, x0
  4040b8:	and	w0, w1, #0xff
  4040bc:	stp	x24, x23, [sp, #32]
  4040c0:	stp	x22, x21, [sp, #48]
  4040c4:	stp	x20, x19, [sp, #64]
  4040c8:	mov	x29, sp
  4040cc:	mov	w19, w7
  4040d0:	mov	w20, w6
  4040d4:	mov	w21, w5
  4040d8:	mov	w22, w4
  4040dc:	mov	w23, w3
  4040e0:	mov	w24, w2
  4040e4:	mov	w26, w1
  4040e8:	bl	405334 <ferror@plt+0x3d14>
  4040ec:	ldrb	w8, [x25]
  4040f0:	tbz	w0, #0, 404108 <ferror@plt+0x2ae8>
  4040f4:	and	w8, w8, #0xffffffdf
  4040f8:	cmp	w8, w26, uxtb
  4040fc:	b.eq	404110 <ferror@plt+0x2af0>  // b.none
  404100:	mov	w0, wzr
  404104:	b	404140 <ferror@plt+0x2b20>
  404108:	cmp	w8, w26, uxtb
  40410c:	b.ne	404100 <ferror@plt+0x2ae0>  // b.any
  404110:	tst	w26, #0xff
  404114:	b.eq	40413c <ferror@plt+0x2b1c>  // b.none
  404118:	mov	x0, x25
  40411c:	mov	w1, w24
  404120:	mov	w2, w23
  404124:	mov	w3, w22
  404128:	mov	w4, w21
  40412c:	mov	w5, w20
  404130:	mov	w6, w19
  404134:	bl	404158 <ferror@plt+0x2b38>
  404138:	b	404140 <ferror@plt+0x2b20>
  40413c:	mov	w0, #0x1                   	// #1
  404140:	ldp	x20, x19, [sp, #64]
  404144:	ldp	x22, x21, [sp, #48]
  404148:	ldp	x24, x23, [sp, #32]
  40414c:	ldp	x26, x25, [sp, #16]
  404150:	ldp	x29, x30, [sp], #80
  404154:	ret
  404158:	stp	x29, x30, [sp, #-80]!
  40415c:	stp	x24, x23, [sp, #32]
  404160:	mov	x24, x0
  404164:	and	w0, w1, #0xff
  404168:	str	x25, [sp, #16]
  40416c:	stp	x22, x21, [sp, #48]
  404170:	stp	x20, x19, [sp, #64]
  404174:	mov	x29, sp
  404178:	mov	w19, w6
  40417c:	mov	w20, w5
  404180:	mov	w21, w4
  404184:	mov	w22, w3
  404188:	mov	w23, w2
  40418c:	mov	w25, w1
  404190:	bl	405334 <ferror@plt+0x3d14>
  404194:	ldrb	w8, [x24, #1]
  404198:	tbz	w0, #0, 4041b0 <ferror@plt+0x2b90>
  40419c:	and	w8, w8, #0xffffffdf
  4041a0:	cmp	w8, w25, uxtb
  4041a4:	b.eq	4041b8 <ferror@plt+0x2b98>  // b.none
  4041a8:	mov	w0, wzr
  4041ac:	b	4041e4 <ferror@plt+0x2bc4>
  4041b0:	cmp	w8, w25, uxtb
  4041b4:	b.ne	4041a8 <ferror@plt+0x2b88>  // b.any
  4041b8:	tst	w25, #0xff
  4041bc:	b.eq	4041e0 <ferror@plt+0x2bc0>  // b.none
  4041c0:	mov	x0, x24
  4041c4:	mov	w1, w23
  4041c8:	mov	w2, w22
  4041cc:	mov	w3, w21
  4041d0:	mov	w4, w20
  4041d4:	mov	w5, w19
  4041d8:	bl	4041fc <ferror@plt+0x2bdc>
  4041dc:	b	4041e4 <ferror@plt+0x2bc4>
  4041e0:	mov	w0, #0x1                   	// #1
  4041e4:	ldp	x20, x19, [sp, #64]
  4041e8:	ldp	x22, x21, [sp, #48]
  4041ec:	ldp	x24, x23, [sp, #32]
  4041f0:	ldr	x25, [sp, #16]
  4041f4:	ldp	x29, x30, [sp], #80
  4041f8:	ret
  4041fc:	stp	x29, x30, [sp, #-64]!
  404200:	stp	x24, x23, [sp, #16]
  404204:	mov	x23, x0
  404208:	and	w0, w1, #0xff
  40420c:	stp	x22, x21, [sp, #32]
  404210:	stp	x20, x19, [sp, #48]
  404214:	mov	x29, sp
  404218:	mov	w19, w5
  40421c:	mov	w20, w4
  404220:	mov	w21, w3
  404224:	mov	w22, w2
  404228:	mov	w24, w1
  40422c:	bl	405334 <ferror@plt+0x3d14>
  404230:	ldrb	w8, [x23, #2]
  404234:	tbz	w0, #0, 40424c <ferror@plt+0x2c2c>
  404238:	and	w8, w8, #0xffffffdf
  40423c:	cmp	w8, w24, uxtb
  404240:	b.eq	404254 <ferror@plt+0x2c34>  // b.none
  404244:	mov	w0, wzr
  404248:	b	40427c <ferror@plt+0x2c5c>
  40424c:	cmp	w8, w24, uxtb
  404250:	b.ne	404244 <ferror@plt+0x2c24>  // b.any
  404254:	tst	w24, #0xff
  404258:	b.eq	404278 <ferror@plt+0x2c58>  // b.none
  40425c:	mov	x0, x23
  404260:	mov	w1, w22
  404264:	mov	w2, w21
  404268:	mov	w3, w20
  40426c:	mov	w4, w19
  404270:	bl	404290 <ferror@plt+0x2c70>
  404274:	b	40427c <ferror@plt+0x2c5c>
  404278:	mov	w0, #0x1                   	// #1
  40427c:	ldp	x20, x19, [sp, #48]
  404280:	ldp	x22, x21, [sp, #32]
  404284:	ldp	x24, x23, [sp, #16]
  404288:	ldp	x29, x30, [sp], #64
  40428c:	ret
  404290:	stp	x29, x30, [sp, #-64]!
  404294:	stp	x22, x21, [sp, #32]
  404298:	mov	x22, x0
  40429c:	and	w0, w1, #0xff
  4042a0:	str	x23, [sp, #16]
  4042a4:	stp	x20, x19, [sp, #48]
  4042a8:	mov	x29, sp
  4042ac:	mov	w19, w4
  4042b0:	mov	w20, w3
  4042b4:	mov	w21, w2
  4042b8:	mov	w23, w1
  4042bc:	bl	405334 <ferror@plt+0x3d14>
  4042c0:	ldrb	w8, [x22, #3]
  4042c4:	tbz	w0, #0, 4042dc <ferror@plt+0x2cbc>
  4042c8:	and	w8, w8, #0xffffffdf
  4042cc:	cmp	w8, w23, uxtb
  4042d0:	b.eq	4042e4 <ferror@plt+0x2cc4>  // b.none
  4042d4:	mov	w0, wzr
  4042d8:	b	404308 <ferror@plt+0x2ce8>
  4042dc:	cmp	w8, w23, uxtb
  4042e0:	b.ne	4042d4 <ferror@plt+0x2cb4>  // b.any
  4042e4:	tst	w23, #0xff
  4042e8:	b.eq	404304 <ferror@plt+0x2ce4>  // b.none
  4042ec:	mov	x0, x22
  4042f0:	mov	w1, w21
  4042f4:	mov	w2, w20
  4042f8:	mov	w3, w19
  4042fc:	bl	40431c <ferror@plt+0x2cfc>
  404300:	b	404308 <ferror@plt+0x2ce8>
  404304:	mov	w0, #0x1                   	// #1
  404308:	ldp	x20, x19, [sp, #48]
  40430c:	ldp	x22, x21, [sp, #32]
  404310:	ldr	x23, [sp, #16]
  404314:	ldp	x29, x30, [sp], #64
  404318:	ret
  40431c:	stp	x29, x30, [sp, #-48]!
  404320:	stp	x22, x21, [sp, #16]
  404324:	mov	x21, x0
  404328:	and	w0, w1, #0xff
  40432c:	stp	x20, x19, [sp, #32]
  404330:	mov	x29, sp
  404334:	mov	w19, w3
  404338:	mov	w20, w2
  40433c:	mov	w22, w1
  404340:	bl	405334 <ferror@plt+0x3d14>
  404344:	ldrb	w8, [x21, #4]
  404348:	tbz	w0, #0, 404360 <ferror@plt+0x2d40>
  40434c:	and	w8, w8, #0xffffffdf
  404350:	cmp	w8, w22, uxtb
  404354:	b.eq	404368 <ferror@plt+0x2d48>  // b.none
  404358:	mov	w0, wzr
  40435c:	b	404388 <ferror@plt+0x2d68>
  404360:	cmp	w8, w22, uxtb
  404364:	b.ne	404358 <ferror@plt+0x2d38>  // b.any
  404368:	tst	w22, #0xff
  40436c:	b.eq	404384 <ferror@plt+0x2d64>  // b.none
  404370:	mov	x0, x21
  404374:	mov	w1, w20
  404378:	mov	w2, w19
  40437c:	bl	404398 <ferror@plt+0x2d78>
  404380:	b	404388 <ferror@plt+0x2d68>
  404384:	mov	w0, #0x1                   	// #1
  404388:	ldp	x20, x19, [sp, #32]
  40438c:	ldp	x22, x21, [sp, #16]
  404390:	ldp	x29, x30, [sp], #48
  404394:	ret
  404398:	stp	x29, x30, [sp, #-48]!
  40439c:	stp	x20, x19, [sp, #32]
  4043a0:	mov	x20, x0
  4043a4:	and	w0, w1, #0xff
  4043a8:	str	x21, [sp, #16]
  4043ac:	mov	x29, sp
  4043b0:	mov	w19, w2
  4043b4:	mov	w21, w1
  4043b8:	bl	405334 <ferror@plt+0x3d14>
  4043bc:	ldrb	w8, [x20, #5]
  4043c0:	tbz	w0, #0, 4043d8 <ferror@plt+0x2db8>
  4043c4:	and	w8, w8, #0xffffffdf
  4043c8:	cmp	w8, w21, uxtb
  4043cc:	b.eq	4043e0 <ferror@plt+0x2dc0>  // b.none
  4043d0:	mov	w0, wzr
  4043d4:	b	4043fc <ferror@plt+0x2ddc>
  4043d8:	cmp	w8, w21, uxtb
  4043dc:	b.ne	4043d0 <ferror@plt+0x2db0>  // b.any
  4043e0:	tst	w21, #0xff
  4043e4:	b.eq	4043f8 <ferror@plt+0x2dd8>  // b.none
  4043e8:	mov	x0, x20
  4043ec:	mov	w1, w19
  4043f0:	bl	40440c <ferror@plt+0x2dec>
  4043f4:	b	4043fc <ferror@plt+0x2ddc>
  4043f8:	mov	w0, #0x1                   	// #1
  4043fc:	ldp	x20, x19, [sp, #32]
  404400:	ldr	x21, [sp, #16]
  404404:	ldp	x29, x30, [sp], #48
  404408:	ret
  40440c:	stp	x29, x30, [sp, #-32]!
  404410:	stp	x20, x19, [sp, #16]
  404414:	mov	x19, x0
  404418:	and	w0, w1, #0xff
  40441c:	mov	x29, sp
  404420:	mov	w20, w1
  404424:	bl	405334 <ferror@plt+0x3d14>
  404428:	ldrb	w8, [x19, #6]
  40442c:	tbz	w0, #0, 404444 <ferror@plt+0x2e24>
  404430:	and	w8, w8, #0xffffffdf
  404434:	cmp	w8, w20, uxtb
  404438:	b.eq	40444c <ferror@plt+0x2e2c>  // b.none
  40443c:	mov	w0, wzr
  404440:	b	404464 <ferror@plt+0x2e44>
  404444:	cmp	w8, w20, uxtb
  404448:	b.ne	40443c <ferror@plt+0x2e1c>  // b.any
  40444c:	tst	w20, #0xff
  404450:	b.eq	404460 <ferror@plt+0x2e40>  // b.none
  404454:	mov	x0, x19
  404458:	bl	404470 <ferror@plt+0x2e50>
  40445c:	b	404464 <ferror@plt+0x2e44>
  404460:	mov	w0, #0x1                   	// #1
  404464:	ldp	x20, x19, [sp, #16]
  404468:	ldp	x29, x30, [sp], #32
  40446c:	ret
  404470:	stp	x29, x30, [sp, #-32]!
  404474:	str	x19, [sp, #16]
  404478:	mov	x19, x0
  40447c:	mov	w0, wzr
  404480:	mov	x29, sp
  404484:	bl	405334 <ferror@plt+0x3d14>
  404488:	ldrb	w8, [x19, #7]
  40448c:	tbz	w0, #0, 4044a0 <ferror@plt+0x2e80>
  404490:	tst	w8, #0xffffffdf
  404494:	b.eq	4044a4 <ferror@plt+0x2e84>  // b.none
  404498:	mov	w0, wzr
  40449c:	b	4044a8 <ferror@plt+0x2e88>
  4044a0:	cbnz	w8, 404498 <ferror@plt+0x2e78>
  4044a4:	mov	w0, #0x1                   	// #1
  4044a8:	ldr	x19, [sp, #16]
  4044ac:	ldp	x29, x30, [sp], #32
  4044b0:	ret
  4044b4:	sub	sp, sp, #0xa0
  4044b8:	stp	x26, x25, [sp, #96]
  4044bc:	adrp	x26, 417000 <ferror@plt+0x159e0>
  4044c0:	ldrb	w8, [x26, #936]
  4044c4:	stp	x24, x23, [sp, #112]
  4044c8:	stp	x22, x21, [sp, #128]
  4044cc:	stp	x20, x19, [sp, #144]
  4044d0:	mov	x19, x3
  4044d4:	mov	x20, x2
  4044d8:	mov	x21, x1
  4044dc:	mov	w22, w0
  4044e0:	adrp	x25, 417000 <ferror@plt+0x159e0>
  4044e4:	adrp	x24, 417000 <ferror@plt+0x159e0>
  4044e8:	stp	x29, x30, [sp, #80]
  4044ec:	add	x29, sp, #0x50
  4044f0:	tbnz	w8, #0, 404554 <ferror@plt+0x2f34>
  4044f4:	bl	405528 <ferror@plt+0x3f08>
  4044f8:	adrp	x1, 406000 <ferror@plt+0x49e0>
  4044fc:	add	x1, x1, #0x3ab
  404500:	mov	x23, x0
  404504:	bl	4014d0 <strcmp@plt>
  404508:	cmp	w0, #0x0
  40450c:	cset	w8, eq  // eq = none
  404510:	str	w8, [x25, #940]
  404514:	cbz	w0, 40454c <ferror@plt+0x2f2c>
  404518:	adrp	x1, 406000 <ferror@plt+0x49e0>
  40451c:	add	x1, x1, #0x3ab
  404520:	mov	x0, x23
  404524:	bl	401570 <iconv_open@plt>
  404528:	cmn	x0, #0x1
  40452c:	str	x0, [x24, #944]
  404530:	b.ne	40454c <ferror@plt+0x2f2c>  // b.any
  404534:	adrp	x0, 406000 <ferror@plt+0x49e0>
  404538:	adrp	x1, 406000 <ferror@plt+0x49e0>
  40453c:	add	x0, x0, #0x3b1
  404540:	add	x1, x1, #0x3ab
  404544:	bl	401570 <iconv_open@plt>
  404548:	str	x0, [x24, #944]
  40454c:	mov	w8, #0x1                   	// #1
  404550:	strb	w8, [x26, #936]
  404554:	ldr	w8, [x25, #940]
  404558:	cbnz	w8, 404574 <ferror@plt+0x2f54>
  40455c:	ldr	x8, [x24, #944]
  404560:	cmn	x8, #0x1
  404564:	b.ne	404574 <ferror@plt+0x2f54>  // b.any
  404568:	adrp	x1, 406000 <ferror@plt+0x49e0>
  40456c:	add	x1, x1, #0x3b7
  404570:	b	4045a8 <ferror@plt+0x2f88>
  404574:	sub	x0, x29, #0x8
  404578:	mov	w1, w22
  40457c:	bl	404650 <ferror@plt+0x3030>
  404580:	tbnz	w0, #31, 4045a0 <ferror@plt+0x2f80>
  404584:	ldr	w8, [x25, #940]
  404588:	cbz	w8, 4045d0 <ferror@plt+0x2fb0>
  40458c:	sxtw	x1, w0
  404590:	sub	x0, x29, #0x8
  404594:	mov	x2, x19
  404598:	blr	x21
  40459c:	b	4045b4 <ferror@plt+0x2f94>
  4045a0:	adrp	x1, 406000 <ferror@plt+0x49e0>
  4045a4:	add	x1, x1, #0x3d1
  4045a8:	mov	w0, w22
  4045ac:	mov	x2, x19
  4045b0:	blr	x20
  4045b4:	ldp	x20, x19, [sp, #144]
  4045b8:	ldp	x22, x21, [sp, #128]
  4045bc:	ldp	x24, x23, [sp, #112]
  4045c0:	ldp	x26, x25, [sp, #96]
  4045c4:	ldp	x29, x30, [sp, #80]
  4045c8:	add	sp, sp, #0xa0
  4045cc:	ret
  4045d0:	sxtw	x9, w0
  4045d4:	ldr	x0, [x24, #944]
  4045d8:	sub	x8, x29, #0x8
  4045dc:	sub	x10, x29, #0x24
  4045e0:	stp	x9, x8, [sp, #24]
  4045e4:	mov	w8, #0x19                  	// #25
  4045e8:	add	x1, sp, #0x20
  4045ec:	add	x2, sp, #0x18
  4045f0:	add	x3, sp, #0x10
  4045f4:	add	x4, sp, #0x8
  4045f8:	stp	x8, x10, [sp, #8]
  4045fc:	bl	4014e0 <iconv@plt>
  404600:	cmn	x0, #0x1
  404604:	b.eq	404644 <ferror@plt+0x3024>  // b.none
  404608:	ldr	x8, [sp, #24]
  40460c:	cbnz	x8, 404644 <ferror@plt+0x3024>
  404610:	ldr	x0, [x24, #944]
  404614:	add	x3, sp, #0x10
  404618:	add	x4, sp, #0x8
  40461c:	mov	x1, xzr
  404620:	mov	x2, xzr
  404624:	bl	4014e0 <iconv@plt>
  404628:	cmn	x0, #0x1
  40462c:	b.eq	404644 <ferror@plt+0x3024>  // b.none
  404630:	ldr	x8, [sp, #16]
  404634:	sub	x9, x29, #0x24
  404638:	sub	x0, x29, #0x24
  40463c:	sub	x1, x8, x9
  404640:	b	404594 <ferror@plt+0x2f74>
  404644:	mov	w0, w22
  404648:	mov	x1, xzr
  40464c:	b	4045ac <ferror@plt+0x2f8c>
  404650:	stp	x29, x30, [sp, #-16]!
  404654:	cmp	w1, #0x7f
  404658:	mov	x29, sp
  40465c:	b.hi	404670 <ferror@plt+0x3050>  // b.pmore
  404660:	strb	w1, [x0]
  404664:	mov	w0, #0x1                   	// #1
  404668:	ldp	x29, x30, [sp], #16
  40466c:	ret
  404670:	mov	w2, #0x6                   	// #6
  404674:	bl	4047c0 <ferror@plt+0x31a0>
  404678:	ldp	x29, x30, [sp], #16
  40467c:	ret
  404680:	stp	x29, x30, [sp, #-16]!
  404684:	mov	x3, x2
  404688:	mov	x2, x1
  40468c:	mov	w1, #0x1                   	// #1
  404690:	mov	x29, sp
  404694:	bl	401550 <fwrite@plt>
  404698:	mov	x0, xzr
  40469c:	ldp	x29, x30, [sp], #16
  4046a0:	ret
  4046a4:	stp	x29, x30, [sp, #-16]!
  4046a8:	adrp	x9, 404000 <ferror@plt+0x29e0>
  4046ac:	adrp	x10, 404000 <ferror@plt+0x29e0>
  4046b0:	mov	w8, w1
  4046b4:	add	x9, x9, #0x6e4
  4046b8:	add	x10, x10, #0x780
  4046bc:	cmp	w2, #0x0
  4046c0:	adrp	x1, 404000 <ferror@plt+0x29e0>
  4046c4:	mov	x3, x0
  4046c8:	csel	x2, x10, x9, eq  // eq = none
  4046cc:	add	x1, x1, #0x680
  4046d0:	mov	w0, w8
  4046d4:	mov	x29, sp
  4046d8:	bl	4044b4 <ferror@plt+0x2e94>
  4046dc:	ldp	x29, x30, [sp], #16
  4046e0:	ret
  4046e4:	stp	x29, x30, [sp, #-48]!
  4046e8:	stp	x20, x19, [sp, #32]
  4046ec:	mov	w19, w0
  4046f0:	str	x21, [sp, #16]
  4046f4:	mov	x29, sp
  4046f8:	cbz	x1, 404744 <ferror@plt+0x3124>
  4046fc:	mov	x20, x1
  404700:	adrp	x1, 406000 <ferror@plt+0x49e0>
  404704:	add	x1, x1, #0x415
  404708:	mov	w2, #0x5                   	// #5
  40470c:	mov	x0, xzr
  404710:	bl	4015a0 <dcgettext@plt>
  404714:	mov	x21, x0
  404718:	mov	w2, #0x5                   	// #5
  40471c:	mov	x0, xzr
  404720:	mov	x1, x20
  404724:	bl	4015a0 <dcgettext@plt>
  404728:	mov	x4, x0
  40472c:	mov	w0, #0x1                   	// #1
  404730:	mov	w1, wzr
  404734:	mov	x2, x21
  404738:	mov	w3, w19
  40473c:	bl	401320 <error@plt>
  404740:	b	40476c <ferror@plt+0x314c>
  404744:	adrp	x1, 406000 <ferror@plt+0x49e0>
  404748:	add	x1, x1, #0x3e8
  40474c:	mov	w2, #0x5                   	// #5
  404750:	mov	x0, xzr
  404754:	bl	4015a0 <dcgettext@plt>
  404758:	mov	x2, x0
  40475c:	mov	w0, #0x1                   	// #1
  404760:	mov	w1, wzr
  404764:	mov	w3, w19
  404768:	bl	401320 <error@plt>
  40476c:	ldp	x20, x19, [sp, #32]
  404770:	ldr	x21, [sp, #16]
  404774:	mov	x0, #0xffffffffffffffff    	// #-1
  404778:	ldp	x29, x30, [sp], #48
  40477c:	ret
  404780:	stp	x29, x30, [sp, #-16]!
  404784:	adrp	x9, 406000 <ferror@plt+0x49e0>
  404788:	adrp	x10, 406000 <ferror@plt+0x49e0>
  40478c:	mov	x8, x2
  404790:	add	x9, x9, #0x44d
  404794:	add	x10, x10, #0x446
  404798:	cmp	w0, #0x10, lsl #12
  40479c:	mov	w3, w0
  4047a0:	csel	x2, x10, x9, cc  // cc = lo, ul, last
  4047a4:	mov	w1, #0x1                   	// #1
  4047a8:	mov	x0, x8
  4047ac:	mov	x29, sp
  4047b0:	bl	4014c0 <__fprintf_chk@plt>
  4047b4:	mov	x0, #0xffffffffffffffff    	// #-1
  4047b8:	ldp	x29, x30, [sp], #16
  4047bc:	ret
  4047c0:	cmp	w1, #0x80
  4047c4:	b.cc	4047e0 <ferror@plt+0x31c0>  // b.lo, b.ul, b.last
  4047c8:	mov	x8, x0
  4047cc:	cmp	w1, #0x800
  4047d0:	b.cs	4047e8 <ferror@plt+0x31c8>  // b.hs, b.nlast
  4047d4:	mov	w0, #0x2                   	// #2
  4047d8:	cmp	w0, w2
  4047dc:	b.le	404804 <ferror@plt+0x31e4>
  4047e0:	mov	w0, #0xfffffffe            	// #-2
  4047e4:	ret
  4047e8:	lsr	w9, w1, #16
  4047ec:	cbnz	w9, 404860 <ferror@plt+0x3240>
  4047f0:	lsr	w9, w1, #11
  4047f4:	cmp	w9, #0x1b
  4047f8:	b.eq	404870 <ferror@plt+0x3250>  // b.none
  4047fc:	mov	w0, #0x3                   	// #3
  404800:	b	4047d8 <ferror@plt+0x31b8>
  404804:	cmp	w0, #0x2
  404808:	b.eq	404844 <ferror@plt+0x3224>  // b.none
  40480c:	cmp	w0, #0x3
  404810:	b.eq	404830 <ferror@plt+0x3210>  // b.none
  404814:	cmp	w0, #0x4
  404818:	b.ne	40485c <ferror@plt+0x323c>  // b.any
  40481c:	mov	w9, #0x80                  	// #128
  404820:	lsr	w10, w1, #6
  404824:	bfxil	w9, w1, #0, #6
  404828:	orr	w1, w10, #0x10000
  40482c:	strb	w9, [x8, #3]
  404830:	mov	w9, #0x80                  	// #128
  404834:	lsr	w10, w1, #6
  404838:	bfxil	w9, w1, #0, #6
  40483c:	orr	w1, w10, #0x800
  404840:	strb	w9, [x8, #2]
  404844:	mov	w9, #0x80                  	// #128
  404848:	lsr	w10, w1, #6
  40484c:	bfxil	w9, w1, #0, #6
  404850:	orr	w10, w10, #0xc0
  404854:	strb	w9, [x8, #1]
  404858:	strb	w10, [x8]
  40485c:	ret
  404860:	cmp	w9, #0x10
  404864:	b.hi	404870 <ferror@plt+0x3250>  // b.pmore
  404868:	mov	w0, #0x4                   	// #4
  40486c:	b	4047d8 <ferror@plt+0x31b8>
  404870:	mov	w0, #0xffffffff            	// #-1
  404874:	ret
  404878:	sub	sp, sp, #0x50
  40487c:	str	x21, [sp, #48]
  404880:	stp	x20, x19, [sp, #64]
  404884:	mov	x21, x5
  404888:	mov	x20, x4
  40488c:	mov	x5, x3
  404890:	mov	x4, x2
  404894:	mov	x19, x0
  404898:	stp	x29, x30, [sp, #32]
  40489c:	add	x29, sp, #0x20
  4048a0:	cbz	x1, 4048c0 <ferror@plt+0x32a0>
  4048a4:	adrp	x2, 406000 <ferror@plt+0x49e0>
  4048a8:	mov	x3, x1
  4048ac:	add	x2, x2, #0x45e
  4048b0:	mov	w1, #0x1                   	// #1
  4048b4:	mov	x0, x19
  4048b8:	bl	4014c0 <__fprintf_chk@plt>
  4048bc:	b	4048dc <ferror@plt+0x32bc>
  4048c0:	adrp	x2, 406000 <ferror@plt+0x49e0>
  4048c4:	add	x2, x2, #0x46a
  4048c8:	mov	w1, #0x1                   	// #1
  4048cc:	mov	x0, x19
  4048d0:	mov	x3, x4
  4048d4:	mov	x4, x5
  4048d8:	bl	4014c0 <__fprintf_chk@plt>
  4048dc:	adrp	x1, 406000 <ferror@plt+0x49e0>
  4048e0:	add	x1, x1, #0x471
  4048e4:	mov	w2, #0x5                   	// #5
  4048e8:	mov	x0, xzr
  4048ec:	bl	4015a0 <dcgettext@plt>
  4048f0:	adrp	x2, 406000 <ferror@plt+0x49e0>
  4048f4:	mov	x3, x0
  4048f8:	add	x2, x2, #0x73c
  4048fc:	mov	w1, #0x1                   	// #1
  404900:	mov	w4, #0x7e3                 	// #2019
  404904:	mov	x0, x19
  404908:	bl	4014c0 <__fprintf_chk@plt>
  40490c:	adrp	x1, 406000 <ferror@plt+0x49e0>
  404910:	add	x1, x1, #0x475
  404914:	mov	w2, #0x5                   	// #5
  404918:	mov	x0, xzr
  40491c:	bl	4015a0 <dcgettext@plt>
  404920:	mov	x1, x19
  404924:	bl	4015b0 <fputs_unlocked@plt>
  404928:	cmp	x21, #0x9
  40492c:	b.hi	404974 <ferror@plt+0x3354>  // b.pmore
  404930:	adrp	x8, 406000 <ferror@plt+0x49e0>
  404934:	add	x8, x8, #0x454
  404938:	adr	x9, 404948 <ferror@plt+0x3328>
  40493c:	ldrb	w10, [x8, x21]
  404940:	add	x9, x9, x10, lsl #2
  404944:	br	x9
  404948:	adrp	x1, 406000 <ferror@plt+0x49e0>
  40494c:	add	x1, x1, #0x541
  404950:	mov	w2, #0x5                   	// #5
  404954:	mov	x0, xzr
  404958:	bl	4015a0 <dcgettext@plt>
  40495c:	ldr	x3, [x20]
  404960:	mov	x2, x0
  404964:	mov	w1, #0x1                   	// #1
  404968:	mov	x0, x19
  40496c:	bl	4014c0 <__fprintf_chk@plt>
  404970:	b	404b0c <ferror@plt+0x34ec>
  404974:	adrp	x1, 406000 <ferror@plt+0x49e0>
  404978:	add	x1, x1, #0x680
  40497c:	b	404aa0 <ferror@plt+0x3480>
  404980:	adrp	x1, 406000 <ferror@plt+0x49e0>
  404984:	add	x1, x1, #0x551
  404988:	mov	w2, #0x5                   	// #5
  40498c:	mov	x0, xzr
  404990:	bl	4015a0 <dcgettext@plt>
  404994:	ldp	x3, x4, [x20]
  404998:	mov	x2, x0
  40499c:	mov	w1, #0x1                   	// #1
  4049a0:	mov	x0, x19
  4049a4:	bl	4014c0 <__fprintf_chk@plt>
  4049a8:	b	404b0c <ferror@plt+0x34ec>
  4049ac:	adrp	x1, 406000 <ferror@plt+0x49e0>
  4049b0:	add	x1, x1, #0x568
  4049b4:	mov	w2, #0x5                   	// #5
  4049b8:	mov	x0, xzr
  4049bc:	bl	4015a0 <dcgettext@plt>
  4049c0:	ldp	x3, x4, [x20]
  4049c4:	ldr	x5, [x20, #16]
  4049c8:	mov	x2, x0
  4049cc:	mov	w1, #0x1                   	// #1
  4049d0:	mov	x0, x19
  4049d4:	bl	4014c0 <__fprintf_chk@plt>
  4049d8:	b	404b0c <ferror@plt+0x34ec>
  4049dc:	adrp	x1, 406000 <ferror@plt+0x49e0>
  4049e0:	add	x1, x1, #0x584
  4049e4:	mov	w2, #0x5                   	// #5
  4049e8:	mov	x0, xzr
  4049ec:	bl	4015a0 <dcgettext@plt>
  4049f0:	ldp	x3, x4, [x20]
  4049f4:	ldp	x5, x6, [x20, #16]
  4049f8:	mov	x2, x0
  4049fc:	mov	w1, #0x1                   	// #1
  404a00:	mov	x0, x19
  404a04:	bl	4014c0 <__fprintf_chk@plt>
  404a08:	b	404b0c <ferror@plt+0x34ec>
  404a0c:	adrp	x1, 406000 <ferror@plt+0x49e0>
  404a10:	add	x1, x1, #0x5a4
  404a14:	mov	w2, #0x5                   	// #5
  404a18:	mov	x0, xzr
  404a1c:	bl	4015a0 <dcgettext@plt>
  404a20:	ldp	x3, x4, [x20]
  404a24:	ldp	x5, x6, [x20, #16]
  404a28:	ldr	x7, [x20, #32]
  404a2c:	mov	x2, x0
  404a30:	mov	w1, #0x1                   	// #1
  404a34:	b	404b04 <ferror@plt+0x34e4>
  404a38:	adrp	x1, 406000 <ferror@plt+0x49e0>
  404a3c:	add	x1, x1, #0x5c8
  404a40:	mov	w2, #0x5                   	// #5
  404a44:	mov	x0, xzr
  404a48:	bl	4015a0 <dcgettext@plt>
  404a4c:	ldp	x3, x4, [x20]
  404a50:	ldp	x5, x6, [x20, #16]
  404a54:	ldp	x7, x8, [x20, #32]
  404a58:	mov	x2, x0
  404a5c:	b	404a8c <ferror@plt+0x346c>
  404a60:	adrp	x1, 406000 <ferror@plt+0x49e0>
  404a64:	add	x1, x1, #0x5f0
  404a68:	mov	w2, #0x5                   	// #5
  404a6c:	mov	x0, xzr
  404a70:	bl	4015a0 <dcgettext@plt>
  404a74:	ldr	x9, [x20, #48]
  404a78:	ldp	x3, x4, [x20]
  404a7c:	ldp	x5, x6, [x20, #16]
  404a80:	ldp	x7, x8, [x20, #32]
  404a84:	mov	x2, x0
  404a88:	str	x9, [sp, #8]
  404a8c:	mov	w1, #0x1                   	// #1
  404a90:	str	x8, [sp]
  404a94:	b	404b04 <ferror@plt+0x34e4>
  404a98:	adrp	x1, 406000 <ferror@plt+0x49e0>
  404a9c:	add	x1, x1, #0x64c
  404aa0:	mov	w2, #0x5                   	// #5
  404aa4:	mov	x0, xzr
  404aa8:	bl	4015a0 <dcgettext@plt>
  404aac:	ldp	x3, x4, [x20]
  404ab0:	ldp	x5, x6, [x20, #16]
  404ab4:	ldr	x7, [x20, #32]
  404ab8:	ldur	q0, [x20, #40]
  404abc:	ldp	x8, x9, [x20, #56]
  404ac0:	mov	x2, x0
  404ac4:	str	x9, [sp, #24]
  404ac8:	b	404af8 <ferror@plt+0x34d8>
  404acc:	adrp	x1, 406000 <ferror@plt+0x49e0>
  404ad0:	add	x1, x1, #0x61c
  404ad4:	mov	w2, #0x5                   	// #5
  404ad8:	mov	x0, xzr
  404adc:	bl	4015a0 <dcgettext@plt>
  404ae0:	ldp	x3, x4, [x20]
  404ae4:	ldp	x5, x6, [x20, #16]
  404ae8:	ldr	x7, [x20, #32]
  404aec:	ldur	q0, [x20, #40]
  404af0:	ldr	x8, [x20, #56]
  404af4:	mov	x2, x0
  404af8:	mov	w1, #0x1                   	// #1
  404afc:	str	x8, [sp, #16]
  404b00:	str	q0, [sp]
  404b04:	mov	x0, x19
  404b08:	bl	4014c0 <__fprintf_chk@plt>
  404b0c:	ldp	x20, x19, [sp, #64]
  404b10:	ldr	x21, [sp, #48]
  404b14:	ldp	x29, x30, [sp, #32]
  404b18:	add	sp, sp, #0x50
  404b1c:	ret
  404b20:	stp	x29, x30, [sp, #-16]!
  404b24:	mov	x8, xzr
  404b28:	mov	x29, sp
  404b2c:	ldr	x9, [x4, x8, lsl #3]
  404b30:	add	x8, x8, #0x1
  404b34:	cbnz	x9, 404b2c <ferror@plt+0x350c>
  404b38:	sub	x5, x8, #0x1
  404b3c:	bl	404878 <ferror@plt+0x3258>
  404b40:	ldp	x29, x30, [sp], #16
  404b44:	ret
  404b48:	sub	sp, sp, #0x60
  404b4c:	mov	x5, xzr
  404b50:	mov	x8, sp
  404b54:	stp	x29, x30, [sp, #80]
  404b58:	add	x29, sp, #0x50
  404b5c:	ldrsw	x9, [x4, #24]
  404b60:	tbz	w9, #31, 404b74 <ferror@plt+0x3554>
  404b64:	add	w10, w9, #0x8
  404b68:	cmp	w10, #0x0
  404b6c:	str	w10, [x4, #24]
  404b70:	b.le	404b9c <ferror@plt+0x357c>
  404b74:	ldr	x9, [x4]
  404b78:	add	x10, x9, #0x8
  404b7c:	str	x10, [x4]
  404b80:	ldr	x9, [x9]
  404b84:	str	x9, [x8, x5, lsl #3]
  404b88:	cbz	x9, 404ba8 <ferror@plt+0x3588>
  404b8c:	add	x5, x5, #0x1
  404b90:	cmp	x5, #0xa
  404b94:	b.ne	404b5c <ferror@plt+0x353c>  // b.any
  404b98:	b	404ba8 <ferror@plt+0x3588>
  404b9c:	ldr	x10, [x4, #8]
  404ba0:	add	x9, x10, x9
  404ba4:	b	404b80 <ferror@plt+0x3560>
  404ba8:	mov	x4, sp
  404bac:	bl	404878 <ferror@plt+0x3258>
  404bb0:	ldp	x29, x30, [sp, #80]
  404bb4:	add	sp, sp, #0x60
  404bb8:	ret
  404bbc:	sub	sp, sp, #0xf0
  404bc0:	stp	x29, x30, [sp, #224]
  404bc4:	add	x29, sp, #0xe0
  404bc8:	mov	x8, #0xffffffffffffffe0    	// #-32
  404bcc:	mov	x9, sp
  404bd0:	sub	x10, x29, #0x60
  404bd4:	movk	x8, #0xff80, lsl #32
  404bd8:	add	x11, x29, #0x10
  404bdc:	add	x9, x9, #0x80
  404be0:	add	x10, x10, #0x20
  404be4:	stp	x9, x8, [x29, #-16]
  404be8:	stp	x11, x10, [x29, #-32]
  404bec:	stp	x4, x5, [x29, #-96]
  404bf0:	stp	x6, x7, [x29, #-80]
  404bf4:	stp	q0, q1, [sp]
  404bf8:	ldp	q0, q1, [x29, #-32]
  404bfc:	sub	x4, x29, #0x40
  404c00:	stp	q2, q3, [sp, #32]
  404c04:	stp	q4, q5, [sp, #64]
  404c08:	stp	q6, q7, [sp, #96]
  404c0c:	stp	q0, q1, [x29, #-64]
  404c10:	bl	404b48 <ferror@plt+0x3528>
  404c14:	ldp	x29, x30, [sp, #224]
  404c18:	add	sp, sp, #0xf0
  404c1c:	ret
  404c20:	stp	x29, x30, [sp, #-16]!
  404c24:	adrp	x1, 406000 <ferror@plt+0x49e0>
  404c28:	add	x1, x1, #0x6bc
  404c2c:	mov	w2, #0x5                   	// #5
  404c30:	mov	x0, xzr
  404c34:	mov	x29, sp
  404c38:	bl	4015a0 <dcgettext@plt>
  404c3c:	adrp	x2, 406000 <ferror@plt+0x49e0>
  404c40:	mov	x1, x0
  404c44:	add	x2, x2, #0x6d1
  404c48:	mov	w0, #0x1                   	// #1
  404c4c:	bl	4013f0 <__printf_chk@plt>
  404c50:	adrp	x1, 406000 <ferror@plt+0x49e0>
  404c54:	add	x1, x1, #0x6e7
  404c58:	mov	w2, #0x5                   	// #5
  404c5c:	mov	x0, xzr
  404c60:	bl	4015a0 <dcgettext@plt>
  404c64:	adrp	x2, 405000 <ferror@plt+0x39e0>
  404c68:	adrp	x3, 405000 <ferror@plt+0x39e0>
  404c6c:	mov	x1, x0
  404c70:	add	x2, x2, #0xeff
  404c74:	add	x3, x3, #0xfdb
  404c78:	mov	w0, #0x1                   	// #1
  404c7c:	bl	4013f0 <__printf_chk@plt>
  404c80:	adrp	x1, 406000 <ferror@plt+0x49e0>
  404c84:	add	x1, x1, #0x6fb
  404c88:	mov	w2, #0x5                   	// #5
  404c8c:	mov	x0, xzr
  404c90:	bl	4015a0 <dcgettext@plt>
  404c94:	adrp	x8, 417000 <ferror@plt+0x159e0>
  404c98:	ldr	x1, [x8, #568]
  404c9c:	bl	4015b0 <fputs_unlocked@plt>
  404ca0:	ldp	x29, x30, [sp], #16
  404ca4:	ret
  404ca8:	stp	x29, x30, [sp, #-16]!
  404cac:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  404cb0:	udiv	x8, x8, x1
  404cb4:	cmp	x8, x0
  404cb8:	mov	x29, sp
  404cbc:	b.cc	404cd0 <ferror@plt+0x36b0>  // b.lo, b.ul, b.last
  404cc0:	mul	x0, x1, x0
  404cc4:	bl	404cd4 <ferror@plt+0x36b4>
  404cc8:	ldp	x29, x30, [sp], #16
  404ccc:	ret
  404cd0:	bl	404ed8 <ferror@plt+0x38b8>
  404cd4:	stp	x29, x30, [sp, #-32]!
  404cd8:	str	x19, [sp, #16]
  404cdc:	mov	x29, sp
  404ce0:	mov	x19, x0
  404ce4:	bl	4013b0 <malloc@plt>
  404ce8:	cbz	x19, 404cf0 <ferror@plt+0x36d0>
  404cec:	cbz	x0, 404cfc <ferror@plt+0x36dc>
  404cf0:	ldr	x19, [sp, #16]
  404cf4:	ldp	x29, x30, [sp], #32
  404cf8:	ret
  404cfc:	bl	404ed8 <ferror@plt+0x38b8>
  404d00:	stp	x29, x30, [sp, #-16]!
  404d04:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  404d08:	udiv	x8, x8, x2
  404d0c:	cmp	x8, x1
  404d10:	mov	x29, sp
  404d14:	b.cc	404d28 <ferror@plt+0x3708>  // b.lo, b.ul, b.last
  404d18:	mul	x1, x2, x1
  404d1c:	bl	404d2c <ferror@plt+0x370c>
  404d20:	ldp	x29, x30, [sp], #16
  404d24:	ret
  404d28:	bl	404ed8 <ferror@plt+0x38b8>
  404d2c:	stp	x29, x30, [sp, #-32]!
  404d30:	str	x19, [sp, #16]
  404d34:	mov	x19, x1
  404d38:	mov	x29, sp
  404d3c:	cbz	x0, 404d50 <ferror@plt+0x3730>
  404d40:	cbnz	x19, 404d50 <ferror@plt+0x3730>
  404d44:	bl	401530 <free@plt>
  404d48:	mov	x0, xzr
  404d4c:	b	404d60 <ferror@plt+0x3740>
  404d50:	mov	x1, x19
  404d54:	bl	401450 <realloc@plt>
  404d58:	cbz	x19, 404d60 <ferror@plt+0x3740>
  404d5c:	cbz	x0, 404d6c <ferror@plt+0x374c>
  404d60:	ldr	x19, [sp, #16]
  404d64:	ldp	x29, x30, [sp], #32
  404d68:	ret
  404d6c:	bl	404ed8 <ferror@plt+0x38b8>
  404d70:	stp	x29, x30, [sp, #-16]!
  404d74:	ldr	x8, [x1]
  404d78:	mov	x29, sp
  404d7c:	cbz	x0, 404da0 <ferror@plt+0x3780>
  404d80:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  404d84:	movk	x9, #0x5554
  404d88:	udiv	x9, x9, x2
  404d8c:	cmp	x9, x8
  404d90:	b.ls	404dd8 <ferror@plt+0x37b8>  // b.plast
  404d94:	add	x8, x8, x8, lsr #1
  404d98:	add	x8, x8, #0x1
  404d9c:	b	404dc4 <ferror@plt+0x37a4>
  404da0:	cbnz	x8, 404db4 <ferror@plt+0x3794>
  404da4:	mov	w8, #0x80                  	// #128
  404da8:	udiv	x8, x8, x2
  404dac:	cmp	x2, #0x80
  404db0:	cinc	x8, x8, hi  // hi = pmore
  404db4:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  404db8:	udiv	x9, x9, x2
  404dbc:	cmp	x9, x8
  404dc0:	b.cc	404dd8 <ferror@plt+0x37b8>  // b.lo, b.ul, b.last
  404dc4:	str	x8, [x1]
  404dc8:	mul	x1, x8, x2
  404dcc:	bl	404d2c <ferror@plt+0x370c>
  404dd0:	ldp	x29, x30, [sp], #16
  404dd4:	ret
  404dd8:	bl	404ed8 <ferror@plt+0x38b8>
  404ddc:	stp	x29, x30, [sp, #-16]!
  404de0:	mov	x29, sp
  404de4:	bl	404cd4 <ferror@plt+0x36b4>
  404de8:	ldp	x29, x30, [sp], #16
  404dec:	ret
  404df0:	stp	x29, x30, [sp, #-16]!
  404df4:	mov	w2, #0x1                   	// #1
  404df8:	mov	x29, sp
  404dfc:	bl	404d70 <ferror@plt+0x3750>
  404e00:	ldp	x29, x30, [sp], #16
  404e04:	ret
  404e08:	stp	x29, x30, [sp, #-32]!
  404e0c:	stp	x20, x19, [sp, #16]
  404e10:	mov	x29, sp
  404e14:	mov	x19, x0
  404e18:	bl	404cd4 <ferror@plt+0x36b4>
  404e1c:	mov	w1, wzr
  404e20:	mov	x2, x19
  404e24:	mov	x20, x0
  404e28:	bl	401400 <memset@plt>
  404e2c:	mov	x0, x20
  404e30:	ldp	x20, x19, [sp, #16]
  404e34:	ldp	x29, x30, [sp], #32
  404e38:	ret
  404e3c:	stp	x29, x30, [sp, #-16]!
  404e40:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  404e44:	udiv	x8, x8, x1
  404e48:	cmp	x8, x0
  404e4c:	mov	x29, sp
  404e50:	b.cc	404e64 <ferror@plt+0x3844>  // b.lo, b.ul, b.last
  404e54:	bl	405128 <ferror@plt+0x3b08>
  404e58:	cbz	x0, 404e64 <ferror@plt+0x3844>
  404e5c:	ldp	x29, x30, [sp], #16
  404e60:	ret
  404e64:	bl	404ed8 <ferror@plt+0x38b8>
  404e68:	stp	x29, x30, [sp, #-48]!
  404e6c:	stp	x20, x19, [sp, #32]
  404e70:	mov	x20, x0
  404e74:	mov	x0, x1
  404e78:	str	x21, [sp, #16]
  404e7c:	mov	x29, sp
  404e80:	mov	x19, x1
  404e84:	bl	404cd4 <ferror@plt+0x36b4>
  404e88:	mov	x1, x20
  404e8c:	mov	x2, x19
  404e90:	mov	x21, x0
  404e94:	bl	4012e0 <memcpy@plt>
  404e98:	mov	x0, x21
  404e9c:	ldp	x20, x19, [sp, #32]
  404ea0:	ldr	x21, [sp, #16]
  404ea4:	ldp	x29, x30, [sp], #48
  404ea8:	ret
  404eac:	stp	x29, x30, [sp, #-32]!
  404eb0:	str	x19, [sp, #16]
  404eb4:	mov	x29, sp
  404eb8:	mov	x19, x0
  404ebc:	bl	401300 <strlen@plt>
  404ec0:	add	x1, x0, #0x1
  404ec4:	mov	x0, x19
  404ec8:	bl	404e68 <ferror@plt+0x3848>
  404ecc:	ldr	x19, [sp, #16]
  404ed0:	ldp	x29, x30, [sp], #32
  404ed4:	ret
  404ed8:	stp	x29, x30, [sp, #-32]!
  404edc:	str	x19, [sp, #16]
  404ee0:	adrp	x8, 417000 <ferror@plt+0x159e0>
  404ee4:	ldr	w19, [x8, #456]
  404ee8:	adrp	x1, 406000 <ferror@plt+0x49e0>
  404eec:	add	x1, x1, #0x76b
  404ef0:	mov	w2, #0x5                   	// #5
  404ef4:	mov	x0, xzr
  404ef8:	mov	x29, sp
  404efc:	bl	4015a0 <dcgettext@plt>
  404f00:	adrp	x2, 406000 <ferror@plt+0x49e0>
  404f04:	mov	x3, x0
  404f08:	add	x2, x2, #0xb1
  404f0c:	mov	w0, w19
  404f10:	mov	w1, wzr
  404f14:	bl	401320 <error@plt>
  404f18:	bl	401490 <abort@plt>
  404f1c:	sub	sp, sp, #0x120
  404f20:	stp	x29, x30, [sp, #256]
  404f24:	add	x29, sp, #0x100
  404f28:	mov	x8, #0xffffffffffffffc8    	// #-56
  404f2c:	mov	x9, sp
  404f30:	sub	x10, x29, #0x78
  404f34:	movk	x8, #0xff80, lsl #32
  404f38:	add	x11, x29, #0x20
  404f3c:	add	x9, x9, #0x80
  404f40:	add	x10, x10, #0x38
  404f44:	stp	x9, x8, [x29, #-16]
  404f48:	stp	x11, x10, [x29, #-32]
  404f4c:	stp	x1, x2, [x29, #-120]
  404f50:	stp	x3, x4, [x29, #-104]
  404f54:	stp	x5, x6, [x29, #-88]
  404f58:	stur	x7, [x29, #-72]
  404f5c:	stp	q0, q1, [sp]
  404f60:	ldp	q0, q1, [x29, #-32]
  404f64:	sub	x1, x29, #0x40
  404f68:	str	x28, [sp, #272]
  404f6c:	stp	q2, q3, [sp, #32]
  404f70:	stp	q4, q5, [sp, #64]
  404f74:	stp	q6, q7, [sp, #96]
  404f78:	stp	q0, q1, [x29, #-64]
  404f7c:	bl	404f90 <ferror@plt+0x3970>
  404f80:	ldr	x28, [sp, #272]
  404f84:	ldp	x29, x30, [sp, #256]
  404f88:	add	sp, sp, #0x120
  404f8c:	ret
  404f90:	sub	sp, sp, #0x70
  404f94:	stp	x29, x30, [sp, #64]
  404f98:	str	x21, [sp, #80]
  404f9c:	stp	x20, x19, [sp, #96]
  404fa0:	adrp	x20, 417000 <ferror@plt+0x159e0>
  404fa4:	mov	x2, x0
  404fa8:	ldp	q1, q0, [x1]
  404fac:	ldr	x0, [x20, #568]
  404fb0:	add	x3, sp, #0x20
  404fb4:	mov	w1, #0x1                   	// #1
  404fb8:	add	x29, sp, #0x40
  404fbc:	stp	q1, q0, [sp]
  404fc0:	stp	q1, q0, [sp, #32]
  404fc4:	bl	401420 <__vfprintf_chk@plt>
  404fc8:	mov	w19, w0
  404fcc:	tbz	w0, #31, 405010 <ferror@plt+0x39f0>
  404fd0:	ldr	x0, [x20, #568]
  404fd4:	bl	401620 <ferror@plt>
  404fd8:	cbnz	w0, 405010 <ferror@plt+0x39f0>
  404fdc:	adrp	x8, 417000 <ferror@plt+0x159e0>
  404fe0:	ldr	w20, [x8, #456]
  404fe4:	bl	4015e0 <__errno_location@plt>
  404fe8:	ldr	w21, [x0]
  404fec:	adrp	x1, 406000 <ferror@plt+0x49e0>
  404ff0:	add	x1, x1, #0x77c
  404ff4:	mov	w2, #0x5                   	// #5
  404ff8:	mov	x0, xzr
  404ffc:	bl	4015a0 <dcgettext@plt>
  405000:	mov	x2, x0
  405004:	mov	w0, w20
  405008:	mov	w1, w21
  40500c:	bl	401320 <error@plt>
  405010:	mov	w0, w19
  405014:	ldp	x20, x19, [sp, #96]
  405018:	ldr	x21, [sp, #80]
  40501c:	ldp	x29, x30, [sp, #64]
  405020:	add	sp, sp, #0x70
  405024:	ret
  405028:	sub	sp, sp, #0x100
  40502c:	stp	x29, x30, [sp, #240]
  405030:	add	x29, sp, #0xf0
  405034:	mov	x8, #0xffffffffffffffd0    	// #-48
  405038:	mov	x9, sp
  40503c:	sub	x10, x29, #0x70
  405040:	movk	x8, #0xff80, lsl #32
  405044:	add	x11, x29, #0x10
  405048:	add	x9, x9, #0x80
  40504c:	add	x10, x10, #0x30
  405050:	stp	x9, x8, [x29, #-16]
  405054:	stp	x11, x10, [x29, #-32]
  405058:	stp	x2, x3, [x29, #-112]
  40505c:	stp	x4, x5, [x29, #-96]
  405060:	stp	x6, x7, [x29, #-80]
  405064:	stp	q1, q2, [sp, #16]
  405068:	str	q0, [sp]
  40506c:	ldp	q0, q1, [x29, #-32]
  405070:	sub	x2, x29, #0x40
  405074:	stp	q3, q4, [sp, #48]
  405078:	stp	q5, q6, [sp, #80]
  40507c:	str	q7, [sp, #112]
  405080:	stp	q0, q1, [x29, #-64]
  405084:	bl	405094 <ferror@plt+0x3a74>
  405088:	ldp	x29, x30, [sp, #240]
  40508c:	add	sp, sp, #0x100
  405090:	ret
  405094:	sub	sp, sp, #0x50
  405098:	stp	x29, x30, [sp, #32]
  40509c:	str	x21, [sp, #48]
  4050a0:	stp	x20, x19, [sp, #64]
  4050a4:	ldp	q1, q0, [x2]
  4050a8:	mov	x8, x1
  4050ac:	mov	x3, sp
  4050b0:	mov	w1, #0x1                   	// #1
  4050b4:	mov	x2, x8
  4050b8:	add	x29, sp, #0x20
  4050bc:	mov	x20, x0
  4050c0:	stp	q1, q0, [sp]
  4050c4:	bl	401420 <__vfprintf_chk@plt>
  4050c8:	mov	w19, w0
  4050cc:	tbz	w0, #31, 405110 <ferror@plt+0x3af0>
  4050d0:	mov	x0, x20
  4050d4:	bl	401620 <ferror@plt>
  4050d8:	cbnz	w0, 405110 <ferror@plt+0x3af0>
  4050dc:	adrp	x8, 417000 <ferror@plt+0x159e0>
  4050e0:	ldr	w20, [x8, #456]
  4050e4:	bl	4015e0 <__errno_location@plt>
  4050e8:	ldr	w21, [x0]
  4050ec:	adrp	x1, 406000 <ferror@plt+0x49e0>
  4050f0:	add	x1, x1, #0x77c
  4050f4:	mov	w2, #0x5                   	// #5
  4050f8:	mov	x0, xzr
  4050fc:	bl	4015a0 <dcgettext@plt>
  405100:	mov	x2, x0
  405104:	mov	w0, w20
  405108:	mov	w1, w21
  40510c:	bl	401320 <error@plt>
  405110:	mov	w0, w19
  405114:	ldp	x20, x19, [sp, #64]
  405118:	ldr	x21, [sp, #48]
  40511c:	ldp	x29, x30, [sp, #32]
  405120:	add	sp, sp, #0x50
  405124:	ret
  405128:	stp	x29, x30, [sp, #-16]!
  40512c:	mov	x8, x1
  405130:	mov	w1, #0x1                   	// #1
  405134:	mov	w9, #0x1                   	// #1
  405138:	mov	x29, sp
  40513c:	cbz	x0, 405170 <ferror@plt+0x3b50>
  405140:	cbz	x8, 405170 <ferror@plt+0x3b50>
  405144:	umulh	x10, x8, x0
  405148:	mov	x1, x8
  40514c:	mov	x9, x0
  405150:	cbz	x10, 405170 <ferror@plt+0x3b50>
  405154:	bl	4015e0 <__errno_location@plt>
  405158:	mov	x8, x0
  40515c:	mov	w9, #0xc                   	// #12
  405160:	mov	x0, xzr
  405164:	str	w9, [x8]
  405168:	ldp	x29, x30, [sp], #16
  40516c:	ret
  405170:	mov	x0, x9
  405174:	bl	401430 <calloc@plt>
  405178:	ldp	x29, x30, [sp], #16
  40517c:	ret
  405180:	sub	sp, sp, #0x40
  405184:	stp	x29, x30, [sp, #16]
  405188:	add	x29, sp, #0x10
  40518c:	cmp	x0, #0x0
  405190:	sub	x8, x29, #0x4
  405194:	stp	x20, x19, [sp, #48]
  405198:	csel	x20, x8, x0, eq  // eq = none
  40519c:	mov	x0, x20
  4051a0:	stp	x22, x21, [sp, #32]
  4051a4:	mov	x22, x2
  4051a8:	mov	x19, x1
  4051ac:	bl	4012d0 <mbrtowc@plt>
  4051b0:	mov	x21, x0
  4051b4:	cbz	x22, 4051d8 <ferror@plt+0x3bb8>
  4051b8:	cmn	x21, #0x2
  4051bc:	b.cc	4051d8 <ferror@plt+0x3bb8>  // b.lo, b.ul, b.last
  4051c0:	mov	w0, wzr
  4051c4:	bl	4054d0 <ferror@plt+0x3eb0>
  4051c8:	tbnz	w0, #0, 4051d8 <ferror@plt+0x3bb8>
  4051cc:	ldrb	w8, [x19]
  4051d0:	mov	w21, #0x1                   	// #1
  4051d4:	str	w8, [x20]
  4051d8:	mov	x0, x21
  4051dc:	ldp	x20, x19, [sp, #48]
  4051e0:	ldp	x22, x21, [sp, #32]
  4051e4:	ldp	x29, x30, [sp, #16]
  4051e8:	add	sp, sp, #0x40
  4051ec:	ret
  4051f0:	sub	w9, w0, #0x41
  4051f4:	mov	w8, w0
  4051f8:	cmp	w9, #0x39
  4051fc:	mov	w0, #0x1                   	// #1
  405200:	b.hi	405218 <ferror@plt+0x3bf8>  // b.pmore
  405204:	mov	w10, #0x1                   	// #1
  405208:	lsl	x9, x10, x9
  40520c:	tst	x9, #0x3ffffff03ffffff
  405210:	b.eq	405218 <ferror@plt+0x3bf8>  // b.none
  405214:	ret
  405218:	sub	w8, w8, #0x30
  40521c:	cmp	w8, #0xa
  405220:	b.cc	405214 <ferror@plt+0x3bf4>  // b.lo, b.ul, b.last
  405224:	mov	w0, wzr
  405228:	ret
  40522c:	sub	w8, w0, #0x41
  405230:	cmp	w8, #0x39
  405234:	b.hi	405248 <ferror@plt+0x3c28>  // b.pmore
  405238:	mov	x9, #0x3ffffff03ffffff     	// #288230371923853311
  40523c:	lsr	x8, x9, x8
  405240:	and	w0, w8, #0x1
  405244:	ret
  405248:	mov	w0, wzr
  40524c:	ret
  405250:	cmp	w0, #0x80
  405254:	cset	w0, cc  // cc = lo, ul, last
  405258:	ret
  40525c:	cmp	w0, #0x20
  405260:	cset	w8, eq  // eq = none
  405264:	cmp	w0, #0x9
  405268:	cset	w9, eq  // eq = none
  40526c:	orr	w0, w8, w9
  405270:	ret
  405274:	mov	w8, w0
  405278:	cmp	w0, #0x20
  40527c:	mov	w0, #0x1                   	// #1
  405280:	b.cs	405288 <ferror@plt+0x3c68>  // b.hs, b.nlast
  405284:	ret
  405288:	cmp	w8, #0x7f
  40528c:	b.eq	405284 <ferror@plt+0x3c64>  // b.none
  405290:	mov	w0, wzr
  405294:	ret
  405298:	sub	w8, w0, #0x30
  40529c:	cmp	w8, #0xa
  4052a0:	cset	w0, cc  // cc = lo, ul, last
  4052a4:	ret
  4052a8:	sub	w8, w0, #0x21
  4052ac:	cmp	w8, #0x5e
  4052b0:	cset	w0, cc  // cc = lo, ul, last
  4052b4:	ret
  4052b8:	sub	w8, w0, #0x61
  4052bc:	cmp	w8, #0x1a
  4052c0:	cset	w0, cc  // cc = lo, ul, last
  4052c4:	ret
  4052c8:	sub	w8, w0, #0x20
  4052cc:	cmp	w8, #0x5f
  4052d0:	cset	w0, cc  // cc = lo, ul, last
  4052d4:	ret
  4052d8:	sub	w8, w0, #0x21
  4052dc:	cmp	w8, #0x5d
  4052e0:	b.hi	405304 <ferror@plt+0x3ce4>  // b.pmore
  4052e4:	adrp	x9, 406000 <ferror@plt+0x49e0>
  4052e8:	add	x9, x9, #0x79c
  4052ec:	adr	x10, 405300 <ferror@plt+0x3ce0>
  4052f0:	ldrb	w11, [x9, x8]
  4052f4:	add	x10, x10, x11, lsl #2
  4052f8:	mov	w0, #0x1                   	// #1
  4052fc:	br	x10
  405300:	ret
  405304:	mov	w0, wzr
  405308:	ret
  40530c:	sub	w8, w0, #0x9
  405310:	cmp	w8, #0x17
  405314:	b.hi	40532c <ferror@plt+0x3d0c>  // b.pmore
  405318:	mov	w9, #0x1f                  	// #31
  40531c:	movk	w9, #0x80, lsl #16
  405320:	lsr	w8, w9, w8
  405324:	and	w0, w8, #0x1
  405328:	ret
  40532c:	mov	w0, wzr
  405330:	ret
  405334:	sub	w8, w0, #0x41
  405338:	cmp	w8, #0x1a
  40533c:	cset	w0, cc  // cc = lo, ul, last
  405340:	ret
  405344:	sub	w8, w0, #0x30
  405348:	cmp	w8, #0x36
  40534c:	b.hi	405364 <ferror@plt+0x3d44>  // b.pmore
  405350:	mov	x9, #0x7e0000007e0000      	// #35465847073800192
  405354:	movk	x9, #0x3ff
  405358:	lsr	x8, x9, x8
  40535c:	and	w0, w8, #0x1
  405360:	ret
  405364:	mov	w0, wzr
  405368:	ret
  40536c:	sub	w8, w0, #0x41
  405370:	add	w9, w0, #0x20
  405374:	cmp	w8, #0x1a
  405378:	csel	w0, w9, w0, cc  // cc = lo, ul, last
  40537c:	ret
  405380:	sub	w8, w0, #0x61
  405384:	sub	w9, w0, #0x20
  405388:	cmp	w8, #0x1a
  40538c:	csel	w0, w9, w0, cc  // cc = lo, ul, last
  405390:	ret
  405394:	sub	sp, sp, #0x40
  405398:	stp	x29, x30, [sp, #16]
  40539c:	str	x21, [sp, #32]
  4053a0:	stp	x20, x19, [sp, #48]
  4053a4:	add	x29, sp, #0x10
  4053a8:	mov	x19, x1
  4053ac:	mov	x20, x0
  4053b0:	bl	405420 <ferror@plt+0x3e00>
  4053b4:	cbz	x0, 4053f8 <ferror@plt+0x3dd8>
  4053b8:	bl	401500 <uselocale@plt>
  4053bc:	cbz	x0, 4053f8 <ferror@plt+0x3dd8>
  4053c0:	mov	x21, x0
  4053c4:	mov	x0, x20
  4053c8:	mov	x1, x19
  4053cc:	bl	401520 <strtold@plt>
  4053d0:	str	q0, [sp]
  4053d4:	bl	4015e0 <__errno_location@plt>
  4053d8:	ldr	w20, [x0]
  4053dc:	mov	x19, x0
  4053e0:	mov	x0, x21
  4053e4:	bl	401500 <uselocale@plt>
  4053e8:	cbz	x0, 40541c <ferror@plt+0x3dfc>
  4053ec:	ldr	q0, [sp]
  4053f0:	str	w20, [x19]
  4053f4:	b	405408 <ferror@plt+0x3de8>
  4053f8:	adrp	x8, 406000 <ferror@plt+0x49e0>
  4053fc:	ldr	q0, [x8, #2048]
  405400:	cbz	x19, 405408 <ferror@plt+0x3de8>
  405404:	str	x20, [x19]
  405408:	ldp	x20, x19, [sp, #48]
  40540c:	ldr	x21, [sp, #32]
  405410:	ldp	x29, x30, [sp, #16]
  405414:	add	sp, sp, #0x40
  405418:	ret
  40541c:	bl	401490 <abort@plt>
  405420:	stp	x29, x30, [sp, #-32]!
  405424:	str	x19, [sp, #16]
  405428:	adrp	x19, 417000 <ferror@plt+0x159e0>
  40542c:	ldr	x8, [x19, #952]
  405430:	mov	x29, sp
  405434:	cbnz	x8, 405450 <ferror@plt+0x3e30>
  405438:	adrp	x1, 406000 <ferror@plt+0x49e0>
  40543c:	add	x1, x1, #0x810
  405440:	mov	w0, #0x1fbf                	// #8127
  405444:	mov	x2, xzr
  405448:	bl	401600 <newlocale@plt>
  40544c:	str	x0, [x19, #952]
  405450:	ldr	x0, [x19, #952]
  405454:	ldr	x19, [sp, #16]
  405458:	ldp	x29, x30, [sp], #32
  40545c:	ret
  405460:	stp	x29, x30, [sp, #-48]!
  405464:	str	x21, [sp, #16]
  405468:	stp	x20, x19, [sp, #32]
  40546c:	mov	x29, sp
  405470:	mov	x20, x0
  405474:	bl	401370 <__fpending@plt>
  405478:	mov	x19, x0
  40547c:	mov	x0, x20
  405480:	bl	401340 <ferror_unlocked@plt>
  405484:	mov	w21, w0
  405488:	mov	x0, x20
  40548c:	bl	405564 <ferror@plt+0x3f44>
  405490:	cbz	w21, 4054b4 <ferror@plt+0x3e94>
  405494:	cbnz	w0, 4054a0 <ferror@plt+0x3e80>
  405498:	bl	4015e0 <__errno_location@plt>
  40549c:	str	wzr, [x0]
  4054a0:	mov	w0, #0xffffffff            	// #-1
  4054a4:	ldp	x20, x19, [sp, #32]
  4054a8:	ldr	x21, [sp, #16]
  4054ac:	ldp	x29, x30, [sp], #48
  4054b0:	ret
  4054b4:	cbz	w0, 4054a4 <ferror@plt+0x3e84>
  4054b8:	cbnz	x19, 405494 <ferror@plt+0x3e74>
  4054bc:	bl	4015e0 <__errno_location@plt>
  4054c0:	ldr	w8, [x0]
  4054c4:	cmp	w8, #0x9
  4054c8:	csetm	w0, ne  // ne = any
  4054cc:	b	4054a4 <ferror@plt+0x3e84>
  4054d0:	stp	x29, x30, [sp, #-32]!
  4054d4:	mov	x1, xzr
  4054d8:	str	x19, [sp, #16]
  4054dc:	mov	x29, sp
  4054e0:	bl	401610 <setlocale@plt>
  4054e4:	cbz	x0, 405510 <ferror@plt+0x3ef0>
  4054e8:	adrp	x1, 406000 <ferror@plt+0x49e0>
  4054ec:	add	x1, x1, #0x810
  4054f0:	mov	x19, x0
  4054f4:	bl	4014d0 <strcmp@plt>
  4054f8:	cbz	w0, 405518 <ferror@plt+0x3ef8>
  4054fc:	adrp	x1, 406000 <ferror@plt+0x49e0>
  405500:	add	x1, x1, #0x812
  405504:	mov	x0, x19
  405508:	bl	4014d0 <strcmp@plt>
  40550c:	cbz	w0, 405518 <ferror@plt+0x3ef8>
  405510:	mov	w0, #0x1                   	// #1
  405514:	b	40551c <ferror@plt+0x3efc>
  405518:	mov	w0, wzr
  40551c:	ldr	x19, [sp, #16]
  405520:	ldp	x29, x30, [sp], #32
  405524:	ret
  405528:	stp	x29, x30, [sp, #-16]!
  40552c:	mov	w0, #0xe                   	// #14
  405530:	mov	x29, sp
  405534:	bl	4013a0 <nl_langinfo@plt>
  405538:	adrp	x8, 406000 <ferror@plt+0x49e0>
  40553c:	add	x8, x8, #0x540
  405540:	cmp	x0, #0x0
  405544:	csel	x8, x8, x0, eq  // eq = none
  405548:	ldrb	w9, [x8]
  40554c:	adrp	x10, 406000 <ferror@plt+0x49e0>
  405550:	add	x10, x10, #0x3b1
  405554:	cmp	w9, #0x0
  405558:	csel	x0, x10, x8, eq  // eq = none
  40555c:	ldp	x29, x30, [sp], #16
  405560:	ret
  405564:	stp	x29, x30, [sp, #-32]!
  405568:	stp	x20, x19, [sp, #16]
  40556c:	mov	x29, sp
  405570:	mov	x19, x0
  405574:	bl	401380 <fileno@plt>
  405578:	tbnz	w0, #31, 4055bc <ferror@plt+0x3f9c>
  40557c:	mov	x0, x19
  405580:	bl	4015c0 <__freading@plt>
  405584:	cbz	w0, 4055a4 <ferror@plt+0x3f84>
  405588:	mov	x0, x19
  40558c:	bl	401380 <fileno@plt>
  405590:	mov	w2, #0x1                   	// #1
  405594:	mov	x1, xzr
  405598:	bl	401360 <lseek@plt>
  40559c:	cmn	x0, #0x1
  4055a0:	b.eq	4055c8 <ferror@plt+0x3fa8>  // b.none
  4055a4:	mov	x0, x19
  4055a8:	bl	4055f0 <ferror@plt+0x3fd0>
  4055ac:	cbz	w0, 4055c8 <ferror@plt+0x3fa8>
  4055b0:	bl	4015e0 <__errno_location@plt>
  4055b4:	ldr	w20, [x0]
  4055b8:	b	4055cc <ferror@plt+0x3fac>
  4055bc:	mov	x0, x19
  4055c0:	bl	401390 <fclose@plt>
  4055c4:	b	4055e4 <ferror@plt+0x3fc4>
  4055c8:	mov	w20, wzr
  4055cc:	mov	x0, x19
  4055d0:	bl	401390 <fclose@plt>
  4055d4:	cbz	w20, 4055e4 <ferror@plt+0x3fc4>
  4055d8:	bl	4015e0 <__errno_location@plt>
  4055dc:	str	w20, [x0]
  4055e0:	mov	w0, #0xffffffff            	// #-1
  4055e4:	ldp	x20, x19, [sp, #16]
  4055e8:	ldp	x29, x30, [sp], #32
  4055ec:	ret
  4055f0:	stp	x29, x30, [sp, #-32]!
  4055f4:	str	x19, [sp, #16]
  4055f8:	mov	x19, x0
  4055fc:	mov	x29, sp
  405600:	cbz	x0, 405618 <ferror@plt+0x3ff8>
  405604:	mov	x0, x19
  405608:	bl	4015c0 <__freading@plt>
  40560c:	cbz	w0, 405618 <ferror@plt+0x3ff8>
  405610:	mov	x0, x19
  405614:	bl	40562c <ferror@plt+0x400c>
  405618:	mov	x0, x19
  40561c:	bl	401560 <fflush@plt>
  405620:	ldr	x19, [sp, #16]
  405624:	ldp	x29, x30, [sp], #32
  405628:	ret
  40562c:	stp	x29, x30, [sp, #-16]!
  405630:	ldrb	w8, [x0, #1]
  405634:	mov	x29, sp
  405638:	tbz	w8, #0, 405648 <ferror@plt+0x4028>
  40563c:	mov	w2, #0x1                   	// #1
  405640:	mov	x1, xzr
  405644:	bl	405650 <ferror@plt+0x4030>
  405648:	ldp	x29, x30, [sp], #16
  40564c:	ret
  405650:	stp	x29, x30, [sp, #-48]!
  405654:	str	x21, [sp, #16]
  405658:	stp	x20, x19, [sp, #32]
  40565c:	ldp	x9, x8, [x0, #8]
  405660:	mov	w20, w2
  405664:	mov	x19, x0
  405668:	mov	x21, x1
  40566c:	cmp	x8, x9
  405670:	mov	x29, sp
  405674:	b.ne	40568c <ferror@plt+0x406c>  // b.any
  405678:	ldp	x9, x8, [x19, #32]
  40567c:	cmp	x8, x9
  405680:	b.ne	40568c <ferror@plt+0x406c>  // b.any
  405684:	ldr	x8, [x19, #72]
  405688:	cbz	x8, 4056ac <ferror@plt+0x408c>
  40568c:	mov	x0, x19
  405690:	mov	x1, x21
  405694:	mov	w2, w20
  405698:	bl	401510 <fseeko@plt>
  40569c:	ldp	x20, x19, [sp, #32]
  4056a0:	ldr	x21, [sp, #16]
  4056a4:	ldp	x29, x30, [sp], #48
  4056a8:	ret
  4056ac:	mov	x0, x19
  4056b0:	bl	401380 <fileno@plt>
  4056b4:	mov	x1, x21
  4056b8:	mov	w2, w20
  4056bc:	bl	401360 <lseek@plt>
  4056c0:	cmn	x0, #0x1
  4056c4:	b.eq	40569c <ferror@plt+0x407c>  // b.none
  4056c8:	ldr	w9, [x19]
  4056cc:	mov	x8, x0
  4056d0:	mov	w0, wzr
  4056d4:	str	x8, [x19, #144]
  4056d8:	and	w9, w9, #0xffffffef
  4056dc:	str	w9, [x19]
  4056e0:	b	40569c <ferror@plt+0x407c>
  4056e4:	nop
  4056e8:	cbz	w0, 40572c <ferror@plt+0x410c>
  4056ec:	mov	w0, w0
  4056f0:	mov	w1, #0x403e                	// #16446
  4056f4:	clz	x3, x0
  4056f8:	mov	w2, #0x402f                	// #16431
  4056fc:	sub	w1, w1, w3
  405700:	mov	x3, #0x0                   	// #0
  405704:	sub	w2, w2, w1
  405708:	and	w1, w1, #0x7fff
  40570c:	lsl	x0, x0, x2
  405710:	and	x0, x0, #0xffffffffffff
  405714:	mov	x2, #0x0                   	// #0
  405718:	fmov	d0, x2
  40571c:	bfxil	x3, x0, #0, #48
  405720:	bfi	x3, x1, #48, #16
  405724:	fmov	v0.d[1], x3
  405728:	ret
  40572c:	mov	x0, #0x0                   	// #0
  405730:	mov	x3, #0x0                   	// #0
  405734:	bfxil	x3, x0, #0, #48
  405738:	mov	x2, #0x0                   	// #0
  40573c:	fmov	d0, x2
  405740:	mov	w1, #0x0                   	// #0
  405744:	bfi	x3, x1, #48, #16
  405748:	fmov	v0.d[1], x3
  40574c:	ret
  405750:	stp	x29, x30, [sp, #-64]!
  405754:	mov	x29, sp
  405758:	stp	x19, x20, [sp, #16]
  40575c:	adrp	x20, 416000 <ferror@plt+0x149e0>
  405760:	add	x20, x20, #0xdf0
  405764:	stp	x21, x22, [sp, #32]
  405768:	adrp	x21, 416000 <ferror@plt+0x149e0>
  40576c:	add	x21, x21, #0xde8
  405770:	sub	x20, x20, x21
  405774:	mov	w22, w0
  405778:	stp	x23, x24, [sp, #48]
  40577c:	mov	x23, x1
  405780:	mov	x24, x2
  405784:	bl	401298 <mbrtowc@plt-0x38>
  405788:	cmp	xzr, x20, asr #3
  40578c:	b.eq	4057b8 <ferror@plt+0x4198>  // b.none
  405790:	asr	x20, x20, #3
  405794:	mov	x19, #0x0                   	// #0
  405798:	ldr	x3, [x21, x19, lsl #3]
  40579c:	mov	x2, x24
  4057a0:	add	x19, x19, #0x1
  4057a4:	mov	x1, x23
  4057a8:	mov	w0, w22
  4057ac:	blr	x3
  4057b0:	cmp	x20, x19
  4057b4:	b.ne	405798 <ferror@plt+0x4178>  // b.any
  4057b8:	ldp	x19, x20, [sp, #16]
  4057bc:	ldp	x21, x22, [sp, #32]
  4057c0:	ldp	x23, x24, [sp, #48]
  4057c4:	ldp	x29, x30, [sp], #64
  4057c8:	ret
  4057cc:	nop
  4057d0:	ret
  4057d4:	nop
  4057d8:	adrp	x2, 417000 <ferror@plt+0x159e0>
  4057dc:	mov	x1, #0x0                   	// #0
  4057e0:	ldr	x2, [x2, #440]
  4057e4:	b	401350 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004057e8 <.fini>:
  4057e8:	stp	x29, x30, [sp, #-16]!
  4057ec:	mov	x29, sp
  4057f0:	ldp	x29, x30, [sp], #16
  4057f4:	ret
