# compile vhdl design source files
vhdl xil_defaultlib  "../../../IDU_SOC.srcs/sources_1/imports/sources_1/imports/A/IDU.vhd"
vhdl xil_defaultlib  "../../../IDU_SOC.srcs/sources_1/imports/sources_1/new/IDU_testbench.vhd"

# Do not sort compile order
nosort
