[INFO]: Run Directory: /users/students/r0793013/Downloads/CA_processor_design_2023/CA_Exercises/Backend/runs/230420-110422_SOLUTION1_simple_program_and_MULT1
[INFO]: Preparing LEF files for the nom corner...
[INFO]: Preparing LEF files for the min corner...
[INFO]: Preparing LEF files for the max corner...
[INFO]: Running Synthesis (log: runs/230420-110422_SOLUTION1_simple_program_and_MULT1/logs/synthesis/1-synthesis.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: runs/230420-110422_SOLUTION1_simple_program_and_MULT1/logs/synthesis/2-sta.log)...
[INFO]: Saving current set of views in 'runs/230420-110422_SOLUTION1_simple_program_and_MULT1/results/final'...
[INFO]: Saving runtime environment...
[INFO]: Generating final set of reports...
[INFO]: Created manufacturability report at 'runs/230420-110422_SOLUTION1_simple_program_and_MULT1/reports/manufacturability.rpt'.
[INFO]: Created metrics report at 'runs/230420-110422_SOLUTION1_simple_program_and_MULT1/reports/metrics.csv'.
[WARNING]: There are max slew violations in the design at the typical corner. Please refer to 'runs/230420-110422_SOLUTION1_simple_program_and_MULT1/reports/synthesis/2-syn_sta.slew.rpt'.
[WARNING]: There are max fanout violations in the design at the typical corner. Please refer to 'runs/230420-110422_SOLUTION1_simple_program_and_MULT1/reports/synthesis/2-syn_sta.slew.rpt'.
[WARNING]: There are max capacitance violations in the design at the typical corner. Please refer to 'runs/230420-110422_SOLUTION1_simple_program_and_MULT1/reports/synthesis/2-syn_sta.slew.rpt'.
[INFO]: There are no hold violations in the design at the typical corner.
[INFO]: There are no setup violations in the design at the typical corner.
[SUCCESS]: Flow complete.
[INFO]: Note that the following warnings have been generated:
