{"hierarchy":{"top_level":4,"1":{"insts":{"mnmos0":2,"mnmos1":2,"mpmos1":3,"mpmos0":3}},"4":{"insts":{"xnand3":1,"xnand1":1,"xdut":1,"xnand2":1,"xnand0":1}}},"modelMap":{"PMOS_VTL":[3],"NAND2":[1],"NMOS_VTL":[2]},"cellviews":[["cad3","NAND2","schematic"],["NCSU_Devices_FreePDK45","NMOS_VTL","hspiceD"],["NCSU_Devices_FreePDK45","PMOS_VTL","hspiceD"],["cad3","loaded_nand","schematic"]]}
