// Seed: 1376843150
module module_0 (
    input wor module_0,
    input wire id_1,
    input supply0 id_2
);
  tri1 id_4 = 1;
  wire id_5 = 1;
  wire id_6;
  integer id_7 (
      .id_0(1),
      .id_1(id_2 - 1),
      .id_2(id_5),
      .id_3(id_2)
  );
endmodule
module module_1 (
    output wand id_0,
    output tri1 id_1,
    inout supply1 id_2,
    input uwire id_3,
    input tri1 id_4,
    output uwire id_5,
    input supply1 id_6,
    input wand id_7
);
  wire id_9;
  id_10(
      .id_0((id_3)),
      .id_1(1'b0),
      .id_2(id_7),
      .id_3(1 ==? {'d0, 1}),
      .id_4(1),
      .id_5(1),
      .id_6(id_1),
      .id_7(1),
      .id_8(1),
      .id_9(id_3 ^ 1),
      .id_10(id_5),
      .id_11(1)
  ); module_0(
      id_6, id_7, id_4
  );
  wire id_11;
endmodule
