#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Apr  4 11:42:04 2022
# Process ID: 25564
# Current directory: /home/users/komal.inayat/Downloads/nfcc/project_2/project_2.runs/synth_1
# Command line: vivado -log kasumi.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source kasumi.tcl
# Log file: /home/users/komal.inayat/Downloads/nfcc/project_2/project_2.runs/synth_1/kasumi.vds
# Journal file: /home/users/komal.inayat/Downloads/nfcc/project_2/project_2.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source kasumi.tcl -notrace
Command: synth_design -top kasumi -part xc7a100tfgg676-1 -directive AreaOptimized_high -control_set_opt_threshold 1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27847 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1419.578 ; gain = 86.848 ; free physical = 395477 ; free virtual = 459614
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'kasumi' [/home/users/komal.inayat/Downloads/nfcc/trunk/kasumi/kasumi.vhdl:58]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/users/komal.inayat/Downloads/nfcc/trunk/kasumi/sbox.vhdl:34' bound to instance 's1' of component 'sbox' [/home/users/komal.inayat/Downloads/nfcc/trunk/kasumi/kasumi.vhdl:121]
INFO: [Synth 8-638] synthesizing module 'sbox' [/home/users/komal.inayat/Downloads/nfcc/trunk/kasumi/sbox.vhdl:43]
INFO: [Synth 8-256] done synthesizing module 'sbox' (1#1) [/home/users/komal.inayat/Downloads/nfcc/trunk/kasumi/sbox.vhdl:43]
INFO: [Synth 8-3491] module 'sbox' declared at '/home/users/komal.inayat/Downloads/nfcc/trunk/kasumi/sbox.vhdl:34' bound to instance 's2' of component 'sbox' [/home/users/komal.inayat/Downloads/nfcc/trunk/kasumi/kasumi.vhdl:128]
INFO: [Synth 8-3491] module 'keyschedule' declared at '/home/users/komal.inayat/Downloads/nfcc/trunk/kasumi/keyschedule.vhdl:34' bound to instance 'roundkey' of component 'keyschedule' [/home/users/komal.inayat/Downloads/nfcc/trunk/kasumi/kasumi.vhdl:135]
INFO: [Synth 8-638] synthesizing module 'keyschedule' [/home/users/komal.inayat/Downloads/nfcc/trunk/kasumi/keyschedule.vhdl:49]
INFO: [Synth 8-256] done synthesizing module 'keyschedule' (2#1) [/home/users/komal.inayat/Downloads/nfcc/trunk/kasumi/keyschedule.vhdl:49]
INFO: [Synth 8-256] done synthesizing module 'kasumi' (3#1) [/home/users/komal.inayat/Downloads/nfcc/trunk/kasumi/kasumi.vhdl:58]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1464.211 ; gain = 131.480 ; free physical = 395191 ; free virtual = 459366
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1464.211 ; gain = 131.480 ; free physical = 395182 ; free virtual = 459352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1472.211 ; gain = 139.480 ; free physical = 395182 ; free virtual = 459352
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
INFO: [Synth 8-5544] ROM "keyreg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "even" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rnd" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "vld" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1488.227 ; gain = 155.496 ; free physical = 395484 ; free virtual = 459639
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 14    
	   2 Input      9 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   4 Input      7 Bit         XORs := 1     
	   2 Input      7 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	  13 Input      1 Bit         XORs := 6     
	  11 Input      1 Bit         XORs := 10    
	  10 Input      1 Bit         XORs := 4     
	  14 Input      1 Bit         XORs := 4     
	  12 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   6 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module kasumi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 8     
	   2 Input      9 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   4 Input      7 Bit         XORs := 1     
	   2 Input      7 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module sbox 
Detailed RTL Component Info : 
+---XORs : 
	  13 Input      1 Bit         XORs := 3     
	  11 Input      1 Bit         XORs := 5     
	  10 Input      1 Bit         XORs := 2     
	  14 Input      1 Bit         XORs := 2     
	  12 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
Module keyschedule 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 6     
+---Registers : 
	              128 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:02:18 . Memory (MB): peak = 1684.379 ; gain = 351.648 ; free physical = 394736 ; free virtual = 459025
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:02:19 . Memory (MB): peak = 1684.383 ; gain = 351.652 ; free physical = 394796 ; free virtual = 459087
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:02:20 . Memory (MB): peak = 1684.383 ; gain = 351.652 ; free physical = 394824 ; free virtual = 459112
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:02:22 . Memory (MB): peak = 1684.383 ; gain = 351.652 ; free physical = 395248 ; free virtual = 459545
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:02:22 . Memory (MB): peak = 1684.383 ; gain = 351.652 ; free physical = 395254 ; free virtual = 459551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:02:22 . Memory (MB): peak = 1684.383 ; gain = 351.652 ; free physical = 395289 ; free virtual = 459586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:02:22 . Memory (MB): peak = 1684.383 ; gain = 351.652 ; free physical = 395286 ; free virtual = 459583
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:02:22 . Memory (MB): peak = 1684.383 ; gain = 351.652 ; free physical = 395177 ; free virtual = 459471
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:02:22 . Memory (MB): peak = 1684.383 ; gain = 351.652 ; free physical = 395185 ; free virtual = 459479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     2|
|3     |LUT2  |    43|
|4     |LUT3  |   185|
|5     |LUT4  |   118|
|6     |LUT5  |   119|
|7     |LUT6  |   209|
|8     |MUXF7 |    16|
|9     |FDRE  |   361|
|10    |FDSE  |    64|
|11    |IBUF  |   100|
|12    |OBUF  |    65|
+------+------+------+

Report Instance Areas: 
+------+-----------+------------+------+
|      |Instance   |Module      |Cells |
+------+-----------+------------+------+
|1     |top        |            |  1283|
|2     |  roundkey |keyschedule |   817|
+------+-----------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:02:22 . Memory (MB): peak = 1684.383 ; gain = 351.652 ; free physical = 395178 ; free virtual = 459472
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:02:22 . Memory (MB): peak = 1684.383 ; gain = 351.652 ; free physical = 395160 ; free virtual = 459454
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:02:22 . Memory (MB): peak = 1684.387 ; gain = 351.652 ; free physical = 395158 ; free virtual = 459453
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 116 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:02:28 . Memory (MB): peak = 1757.406 ; gain = 437.281 ; free physical = 395982 ; free virtual = 460269
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/users/komal.inayat/Downloads/nfcc/project_2/project_2.runs/synth_1/kasumi.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file kasumi_utilization_synth.rpt -pb kasumi_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.65 . Memory (MB): peak = 1781.426 ; gain = 0.000 ; free physical = 395828 ; free virtual = 460116
INFO: [Common 17-206] Exiting Vivado at Mon Apr  4 11:44:56 2022...
