

================================================================
== Vitis HLS Report for 'substring_Pipeline_loop_1_VITIS_LOOP_49_2'
================================================================
* Date:           Sun Jun 23 03:45:57 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        substring
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.507 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    12292|    12292|  61.460 us|  61.460 us|  12292|  12292|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- loop_1_VITIS_LOOP_49_2  |    12290|    12290|         4|          1|          1|  12288|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.50>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%match_1 = alloca i32 1" [HLS-benchmarks/Inter-Block/substring/substring.cpp:48]   --->   Operation 7 'alloca' 'match_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [HLS-benchmarks/Inter-Block/substring/substring.cpp:47]   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%s_1_12 = alloca i32 1"   --->   Operation 9 'alloca' 's_1_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%s_1 = alloca i32 1" [HLS-benchmarks/Inter-Block/substring/substring.cpp:19]   --->   Operation 10 'alloca' 's_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HLS-benchmarks/Inter-Block/substring/substring.cpp:46]   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten14 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %str_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %str_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten14"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln46 = store i13 0, i13 %i" [HLS-benchmarks/Inter-Block/substring/substring.cpp:46]   --->   Operation 16 'store' 'store_ln46' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "%store_ln19 = store i32 0, i32 %s_1" [HLS-benchmarks/Inter-Block/substring/substring.cpp:19]   --->   Operation 17 'store' 'store_ln19' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln47 = store i2 0, i2 %j" [HLS-benchmarks/Inter-Block/substring/substring.cpp:47]   --->   Operation 18 'store' 'store_ln47' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 19 [1/1] (0.46ns)   --->   "%store_ln48 = store i32 1, i32 %match_1" [HLS-benchmarks/Inter-Block/substring/substring.cpp:48]   --->   Operation 19 'store' 'store_ln48' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body27"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten14_load = load i14 %indvar_flatten14" [HLS-benchmarks/Inter-Block/substring/substring.cpp:46]   --->   Operation 21 'load' 'indvar_flatten14_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.05ns)   --->   "%icmp_ln46 = icmp_eq  i14 %indvar_flatten14_load, i14 12288" [HLS-benchmarks/Inter-Block/substring/substring.cpp:46]   --->   Operation 22 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.05ns)   --->   "%add_ln46 = add i14 %indvar_flatten14_load, i14 1" [HLS-benchmarks/Inter-Block/substring/substring.cpp:46]   --->   Operation 23 'add' 'add_ln46' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %for.end46, void %for.body63.preheader.exitStub" [HLS-benchmarks/Inter-Block/substring/substring.cpp:46]   --->   Operation 24 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j_load = load i2 %j" [HLS-benchmarks/Inter-Block/substring/substring.cpp:49]   --->   Operation 25 'load' 'j_load' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_load = load i13 %i" [HLS-benchmarks/Inter-Block/substring/substring.cpp:46]   --->   Operation 26 'load' 'i_load' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.62ns)   --->   "%icmp_ln49 = icmp_eq  i2 %j_load, i2 3" [HLS-benchmarks/Inter-Block/substring/substring.cpp:49]   --->   Operation 27 'icmp' 'icmp_ln49' <Predicate = (!icmp_ln46)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.34ns)   --->   "%select_ln46 = select i1 %icmp_ln49, i2 0, i2 %j_load" [HLS-benchmarks/Inter-Block/substring/substring.cpp:46]   --->   Operation 28 'select' 'select_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.02ns)   --->   "%add_ln46_1 = add i13 %i_load, i13 1" [HLS-benchmarks/Inter-Block/substring/substring.cpp:46]   --->   Operation 29 'add' 'add_ln46_1' <Predicate = (!icmp_ln46)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.39ns)   --->   "%select_ln46_1 = select i1 %icmp_ln49, i13 %add_ln46_1, i13 %i_load" [HLS-benchmarks/Inter-Block/substring/substring.cpp:46]   --->   Operation 30 'select' 'select_ln46_1' <Predicate = (!icmp_ln46)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.62ns)   --->   "%add_ln56 = add i2 %select_ln46, i2 1" [HLS-benchmarks/Inter-Block/substring/substring.cpp:56]   --->   Operation 31 'add' 'add_ln56' <Predicate = (!icmp_ln46)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.46ns)   --->   "%store_ln46 = store i14 %add_ln46, i14 %indvar_flatten14" [HLS-benchmarks/Inter-Block/substring/substring.cpp:46]   --->   Operation 32 'store' 'store_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.46>
ST_1 : Operation 33 [1/1] (0.46ns)   --->   "%store_ln46 = store i13 %select_ln46_1, i13 %i" [HLS-benchmarks/Inter-Block/substring/substring.cpp:46]   --->   Operation 33 'store' 'store_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.46>
ST_1 : Operation 34 [1/1] (0.46ns)   --->   "%store_ln47 = store i2 %add_ln56, i2 %j" [HLS-benchmarks/Inter-Block/substring/substring.cpp:47]   --->   Operation 34 'store' 'store_ln47' <Predicate = (!icmp_ln46)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i2 %select_ln46" [HLS-benchmarks/Inter-Block/substring/substring.cpp:49]   --->   Operation 35 'zext' 'zext_ln49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.02ns)   --->   "%add_ln50 = add i13 %zext_ln49, i13 %select_ln46_1" [HLS-benchmarks/Inter-Block/substring/substring.cpp:50]   --->   Operation 36 'add' 'add_ln50' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i13 %add_ln50" [HLS-benchmarks/Inter-Block/substring/substring.cpp:52]   --->   Operation 37 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i13 %add_ln50" [HLS-benchmarks/Inter-Block/substring/substring.cpp:52]   --->   Operation 38 'trunc' 'trunc_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%str_1_addr = getelementptr i32 %str_1, i64 0, i64 %zext_ln52" [HLS-benchmarks/Inter-Block/substring/substring.cpp:53]   --->   Operation 39 'getelementptr' 'str_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (1.29ns)   --->   "%c = load i12 %str_1_addr" [HLS-benchmarks/Inter-Block/substring/substring.cpp:53]   --->   Operation 40 'load' 'c' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i12 %trunc_ln52" [HLS-benchmarks/Inter-Block/substring/substring.cpp:55]   --->   Operation 41 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%str_2_addr = getelementptr i32 %str_2, i64 0, i64 %zext_ln55" [HLS-benchmarks/Inter-Block/substring/substring.cpp:55]   --->   Operation 42 'getelementptr' 'str_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (1.29ns)   --->   "%c_11 = load i12 %str_2_addr" [HLS-benchmarks/Inter-Block/substring/substring.cpp:55]   --->   Operation 43 'load' 'c_11' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln56)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln50, i32 12" [HLS-benchmarks/Inter-Block/substring/substring.cpp:52]   --->   Operation 44 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/2] (1.29ns)   --->   "%c = load i12 %str_1_addr" [HLS-benchmarks/Inter-Block/substring/substring.cpp:53]   --->   Operation 45 'load' 'c' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 46 [1/2] (1.29ns)   --->   "%c_11 = load i12 %str_2_addr" [HLS-benchmarks/Inter-Block/substring/substring.cpp:55]   --->   Operation 46 'load' 'c_11' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln56)   --->   "%c_12 = select i1 %tmp, i32 %c_11, i32 %c" [HLS-benchmarks/Inter-Block/substring/substring.cpp:52]   --->   Operation 47 'select' 'c_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln56)   --->   "%zext_ln56 = zext i2 %add_ln56" [HLS-benchmarks/Inter-Block/substring/substring.cpp:56]   --->   Operation 48 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.14ns) (out node of the LUT)   --->   "%icmp_ln56 = icmp_ne  i32 %zext_ln56, i32 %c_12" [HLS-benchmarks/Inter-Block/substring/substring.cpp:56]   --->   Operation 49 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%s_1_12_load = load i32 %s_1_12"   --->   Operation 67 'load' 's_1_12_load' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %s_1_12_out, i32 %s_1_12_load"   --->   Operation 68 'write' 'write_ln0' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 69 'ret' 'ret_ln0' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.77>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%match_1_load = load i32 %match_1" [HLS-benchmarks/Inter-Block/substring/substring.cpp:56]   --->   Operation 50 'load' 'match_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%s_1_12_load_1 = load i32 %s_1_12" [HLS-benchmarks/Inter-Block/substring/substring.cpp:46]   --->   Operation 51 'load' 's_1_12_load_1' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%s_1_load = load i32 %s_1" [HLS-benchmarks/Inter-Block/substring/substring.cpp:46]   --->   Operation 52 'load' 's_1_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_1_VITIS_LOOP_49_2_str"   --->   Operation 53 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12288, i64 12288, i64 12288"   --->   Operation 54 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.28ns)   --->   "%select_ln46_2 = select i1 %icmp_ln49, i32 %s_1_12_load_1, i32 %s_1_load" [HLS-benchmarks/Inter-Block/substring/substring.cpp:46]   --->   Operation 55 'select' 'select_ln46_2' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS-benchmarks/Inter-Block/substring/substring.cpp:48]   --->   Operation 56 'specpipeline' 'specpipeline_ln48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node match)   --->   "%select_ln56 = select i1 %icmp_ln56, i32 0, i32 1" [HLS-benchmarks/Inter-Block/substring/substring.cpp:56]   --->   Operation 57 'select' 'select_ln56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node match)   --->   "%or_ln56 = or i1 %icmp_ln56, i1 %icmp_ln49" [HLS-benchmarks/Inter-Block/substring/substring.cpp:56]   --->   Operation 58 'or' 'or_ln56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.34ns) (out node of the LUT)   --->   "%match = select i1 %or_ln56, i32 %select_ln56, i32 %match_1_load" [HLS-benchmarks/Inter-Block/substring/substring.cpp:56]   --->   Operation 59 'select' 'match' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (1.14ns)   --->   "%icmp_ln59 = icmp_eq  i32 %match, i32 1" [HLS-benchmarks/Inter-Block/substring/substring.cpp:59]   --->   Operation 60 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (1.14ns)   --->   "%add_ln60 = add i32 %select_ln46_2, i32 1" [HLS-benchmarks/Inter-Block/substring/substring.cpp:60]   --->   Operation 61 'add' 'add_ln60' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.28ns)   --->   "%s_1_1 = select i1 %icmp_ln59, i32 %add_ln60, i32 %select_ln46_2" [HLS-benchmarks/Inter-Block/substring/substring.cpp:59]   --->   Operation 62 'select' 's_1_1' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.46ns)   --->   "%store_ln19 = store i32 %select_ln46_2, i32 %s_1" [HLS-benchmarks/Inter-Block/substring/substring.cpp:19]   --->   Operation 63 'store' 'store_ln19' <Predicate = true> <Delay = 0.46>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln59 = store i32 %s_1_1, i32 %s_1_12" [HLS-benchmarks/Inter-Block/substring/substring.cpp:59]   --->   Operation 64 'store' 'store_ln59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.46ns)   --->   "%store_ln48 = store i32 %match, i32 %match_1" [HLS-benchmarks/Inter-Block/substring/substring.cpp:48]   --->   Operation 65 'store' 'store_ln48' <Predicate = true> <Delay = 0.46>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln49 = br void %for.body27" [HLS-benchmarks/Inter-Block/substring/substring.cpp:49]   --->   Operation 66 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 2.507ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln47', HLS-benchmarks/Inter-Block/substring/substring.cpp:47) of constant 0 on local variable 'j', HLS-benchmarks/Inter-Block/substring/substring.cpp:47 [15]  (0.460 ns)
	'load' operation 2 bit ('j_load', HLS-benchmarks/Inter-Block/substring/substring.cpp:49) on local variable 'j', HLS-benchmarks/Inter-Block/substring/substring.cpp:47 [25]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln49', HLS-benchmarks/Inter-Block/substring/substring.cpp:49) [31]  (0.621 ns)
	'select' operation 2 bit ('select_ln46', HLS-benchmarks/Inter-Block/substring/substring.cpp:46) [32]  (0.345 ns)
	'add' operation 2 bit ('add_ln56', HLS-benchmarks/Inter-Block/substring/substring.cpp:56) [48]  (0.621 ns)
	'store' operation 0 bit ('store_ln47', HLS-benchmarks/Inter-Block/substring/substring.cpp:47) of variable 'add_ln56', HLS-benchmarks/Inter-Block/substring/substring.cpp:56 on local variable 'j', HLS-benchmarks/Inter-Block/substring/substring.cpp:47 [61]  (0.460 ns)

 <State 2>: 2.324ns
The critical path consists of the following:
	'add' operation 13 bit ('add_ln50', HLS-benchmarks/Inter-Block/substring/substring.cpp:50) [38]  (1.027 ns)
	'getelementptr' operation 12 bit ('str_1_addr', HLS-benchmarks/Inter-Block/substring/substring.cpp:53) [42]  (0.000 ns)
	'load' operation 32 bit ('c', HLS-benchmarks/Inter-Block/substring/substring.cpp:53) on array 'str_1' [43]  (1.297 ns)

 <State 3>: 2.439ns
The critical path consists of the following:
	'load' operation 32 bit ('c', HLS-benchmarks/Inter-Block/substring/substring.cpp:53) on array 'str_1' [43]  (1.297 ns)
	'select' operation 32 bit ('c', HLS-benchmarks/Inter-Block/substring/substring.cpp:52) [47]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln56', HLS-benchmarks/Inter-Block/substring/substring.cpp:56) [50]  (1.142 ns)

 <State 4>: 1.773ns
The critical path consists of the following:
	'load' operation 32 bit ('match_1_load', HLS-benchmarks/Inter-Block/substring/substring.cpp:56) on local variable 'match', HLS-benchmarks/Inter-Block/substring/substring.cpp:48 [24]  (0.000 ns)
	'select' operation 32 bit ('match', HLS-benchmarks/Inter-Block/substring/substring.cpp:56) [53]  (0.345 ns)
	'icmp' operation 1 bit ('icmp_ln59', HLS-benchmarks/Inter-Block/substring/substring.cpp:59) [54]  (1.142 ns)
	'select' operation 32 bit ('s_1', HLS-benchmarks/Inter-Block/substring/substring.cpp:59) [56]  (0.286 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
