---
title: System Verilog
tags:
  - calas
  - system_verilog
  - theory
---
System Verilog is a hardware desciption language that builds on Verilog. It adds high-level constructs for **design**, **simulation**, and **formal verification**, making it a popular choice for modern chip design workflows. 