
*** Running vivado
    with args -log ambient_light_sensor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ambient_light_sensor.tcl


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sun Oct  5 20:39:52 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source ambient_light_sensor.tcl -notrace
create_project: Time (s): cpu = 00:00:39 ; elapsed = 00:00:07 . Memory (MB): peak = 1631.820 ; gain = 146.059 ; free physical = 1103 ; free virtual = 6984
Command: synth_design -top ambient_light_sensor -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 78003
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2748.680 ; gain = 141.773 ; free physical = 193 ; free virtual = 5675
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ambient_light_sensor' [/home/moafk/Documents/FPGA/Kria_Projects/SPI-Sensor-VHDL/spi_light_sensor.srcs/sources_1/imports/Downloads/ambient_light_sensor.vhd:38]
	Parameter slaves bound to: 1 - type: integer 
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'spi_master' declared at '/home/moafk/Documents/FPGA/Kria_Projects/SPI-Sensor-VHDL/spi_light_sensor.srcs/sources_1/imports/Downloads/spi_master.vhd:30' bound to instance 'spi_master_0' of component 'spi_master' [/home/moafk/Documents/FPGA/Kria_Projects/SPI-Sensor-VHDL/spi_light_sensor.srcs/sources_1/imports/Downloads/ambient_light_sensor.vhd:67]
INFO: [Synth 8-638] synthesizing module 'spi_master' [/home/moafk/Documents/FPGA/Kria_Projects/SPI-Sensor-VHDL/spi_light_sensor.srcs/sources_1/imports/Downloads/spi_master.vhd:52]
	Parameter slaves bound to: 1 - type: integer 
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spi_master' (0#1) [/home/moafk/Documents/FPGA/Kria_Projects/SPI-Sensor-VHDL/spi_light_sensor.srcs/sources_1/imports/Downloads/spi_master.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'ambient_light_sensor' (0#1) [/home/moafk/Documents/FPGA/Kria_Projects/SPI-Sensor-VHDL/spi_light_sensor.srcs/sources_1/imports/Downloads/ambient_light_sensor.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2822.617 ; gain = 215.711 ; free physical = 188 ; free virtual = 5609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2822.617 ; gain = 215.711 ; free physical = 198 ; free virtual = 5616
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2822.617 ; gain = 215.711 ; free physical = 198 ; free virtual = 5616
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2822.617 ; gain = 0.000 ; free physical = 198 ; free virtual = 5616
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/moafk/Documents/FPGA/Kria_Projects/SPI-Sensor-VHDL/spi_light_sensor.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'o_SPI_MOSI'. [/home/moafk/Documents/FPGA/Kria_Projects/SPI-Sensor-VHDL/spi_light_sensor.srcs/constrs_1/new/constraints.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/moafk/Documents/FPGA/Kria_Projects/SPI-Sensor-VHDL/spi_light_sensor.srcs/constrs_1/new/constraints.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i_SPI_MISO'. [/home/moafk/Documents/FPGA/Kria_Projects/SPI-Sensor-VHDL/spi_light_sensor.srcs/constrs_1/new/constraints.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/moafk/Documents/FPGA/Kria_Projects/SPI-Sensor-VHDL/spi_light_sensor.srcs/constrs_1/new/constraints.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_SPI_Clk'. [/home/moafk/Documents/FPGA/Kria_Projects/SPI-Sensor-VHDL/spi_light_sensor.srcs/constrs_1/new/constraints.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/moafk/Documents/FPGA/Kria_Projects/SPI-Sensor-VHDL/spi_light_sensor.srcs/constrs_1/new/constraints.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_SPI_CS_n'. [/home/moafk/Documents/FPGA/Kria_Projects/SPI-Sensor-VHDL/spi_light_sensor.srcs/constrs_1/new/constraints.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/moafk/Documents/FPGA/Kria_Projects/SPI-Sensor-VHDL/spi_light_sensor.srcs/constrs_1/new/constraints.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/moafk/Documents/FPGA/Kria_Projects/SPI-Sensor-VHDL/spi_light_sensor.srcs/constrs_1/new/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2927.082 ; gain = 0.000 ; free physical = 171 ; free virtual = 5604
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2927.117 ; gain = 0.000 ; free physical = 162 ; free virtual = 5597
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2927.117 ; gain = 320.211 ; free physical = 178 ; free virtual = 5616
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2935.086 ; gain = 328.180 ; free physical = 182 ; free virtual = 5620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2935.086 ; gain = 328.180 ; free physical = 182 ; free virtual = 5620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2935.086 ; gain = 328.180 ; free physical = 182 ; free virtual = 5621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   3 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 28    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (spi_master_0i_1) is unused and will be removed from module ambient_light_sensor.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2935.086 ; gain = 328.180 ; free physical = 161 ; free virtual = 5606
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 3563.820 ; gain = 956.914 ; free physical = 150 ; free virtual = 5066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 3563.820 ; gain = 956.914 ; free physical = 143 ; free virtual = 5059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 3592.867 ; gain = 985.961 ; free physical = 153 ; free virtual = 5050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 3749.680 ; gain = 1142.773 ; free physical = 173 ; free virtual = 4922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 3749.680 ; gain = 1142.773 ; free physical = 173 ; free virtual = 4922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 3749.680 ; gain = 1142.773 ; free physical = 173 ; free virtual = 4922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 3749.680 ; gain = 1142.773 ; free physical = 173 ; free virtual = 4922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 3749.680 ; gain = 1142.773 ; free physical = 173 ; free virtual = 4922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 3749.680 ; gain = 1142.773 ; free physical = 173 ; free virtual = 4922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------+-------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name          | RTL Name                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------+-------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ambient_light_sensor | spi_master_0/rx_buffer_reg[5] | 6      | 1     | NO           | YES                | YES               | 1      | 0       | 
+---------------------+-------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |     6|
|3     |LUT1   |     2|
|4     |LUT2   |     2|
|5     |LUT3   |    16|
|6     |LUT4   |     4|
|7     |LUT5   |     1|
|8     |LUT6   |     9|
|9     |SRL16E |     1|
|10    |FDCE   |     9|
|11    |FDPE   |     1|
|12    |FDRE   |    51|
|13    |IBUF   |     3|
|14    |OBUF   |    10|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 3749.680 ; gain = 1142.773 ; free physical = 173 ; free virtual = 4922
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 3749.680 ; gain = 1038.273 ; free physical = 174 ; free virtual = 4924
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 3749.680 ; gain = 1142.773 ; free physical = 174 ; free virtual = 4924
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3749.680 ; gain = 0.000 ; free physical = 154 ; free virtual = 4915
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3749.680 ; gain = 0.000 ; free physical = 248 ; free virtual = 5021
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances

Synth Design complete | Checksum: 5a9d16d8
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 6 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 3749.680 ; gain = 2117.859 ; free physical = 247 ; free virtual = 5021
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3072.369; main = 2843.192; forked = 276.619
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4689.781; main = 3732.023; forked = 963.910
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3756.031 ; gain = 0.000 ; free physical = 247 ; free virtual = 5021
INFO: [Common 17-1381] The checkpoint '/home/moafk/Documents/FPGA/Kria_Projects/SPI-Sensor-VHDL/spi_light_sensor.runs/synth_1/ambient_light_sensor.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file ambient_light_sensor_utilization_synth.rpt -pb ambient_light_sensor_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct  5 20:41:05 2025...
