example-0: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
    and_gate( 
        a, 
        b, 
        out );

//---------------------------------------------------------------------------

void main()
{
    // assign the output to a variable
    bool out;

    // design an AND gate
    and_gate( 
        a, 
        b, 
        out );
}

================================================================
example-1: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
    subroutine and_gate_assign(
        input a,
        input b,
        output out);

module and_gate_vectorized( 
    input a, 
    input b, 
    output out );

    // assign the AND of a and b to out
    subroutine and_gate_vectorized_assign(
        input a,
        input b,
        output out);



================================================================
example-2: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out.
    
and_gate
    a, 
    b, 
    out;

// Design a class that implements an OR gate

class or_gate {

    // the OR of a and b to out

    public void or(
        input a, 
        input b, 
        output out );

    // assign the OR to out
    
    void or
        a, 
        b, 
        out;

}

// Design a class that implements an XOR gate

class xor_gate {

    // the XOR of a and b to out

    public void xor(
        input a, 
        input b, 
        output out );

    // assign the XOR to out
    
    void xor
        a, 
        b, 
        out;

}

// Design a class that
================================================================
