{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1474057075451 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1474057075451 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "bemicro_m10_nios2_top 10M08DAF484C8GES " "Selected device 10M08DAF484C8GES for design \"bemicro_m10_nios2_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1474057075505 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1474057075543 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1474057075543 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "nios2_bemicro_system:u0\|nios2_bemicro_system_sdram_pll:sdram_pll\|nios2_bemicro_system_sdram_pll_altpll_a3g2:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"nios2_bemicro_system:u0\|nios2_bemicro_system_sdram_pll:sdram_pll\|nios2_bemicro_system_sdram_pll_altpll_a3g2:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nios2_bemicro_system:u0\|nios2_bemicro_system_sdram_pll:sdram_pll\|nios2_bemicro_system_sdram_pll_altpll_a3g2:sd1\|wire_pll7_clk\[0\] 8 5 0 0 " "Implementing clock multiplication of 8, clock division of 5, and phase shift of 0 degrees (0 ps) for nios2_bemicro_system:u0\|nios2_bemicro_system_sdram_pll:sdram_pll\|nios2_bemicro_system_sdram_pll_altpll_a3g2:sd1\|wire_pll7_clk\[0\] port" {  } { { "nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_sdram_pll.v" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_sdram_pll.v" 151 -1 0 } } { "" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 2198 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1474057075601 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nios2_bemicro_system:u0\|nios2_bemicro_system_sdram_pll:sdram_pll\|nios2_bemicro_system_sdram_pll_altpll_a3g2:sd1\|wire_pll7_clk\[1\] 8 5 -90 -3125 " "Implementing clock multiplication of 8, clock division of 5, and phase shift of -90 degrees (-3125 ps) for nios2_bemicro_system:u0\|nios2_bemicro_system_sdram_pll:sdram_pll\|nios2_bemicro_system_sdram_pll_altpll_a3g2:sd1\|wire_pll7_clk\[1\] port" {  } { { "nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_sdram_pll.v" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_sdram_pll.v" 151 -1 0 } } { "" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 2199 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1474057075601 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nios2_bemicro_system:u0\|nios2_bemicro_system_sdram_pll:sdram_pll\|nios2_bemicro_system_sdram_pll_altpll_a3g2:sd1\|wire_pll7_clk\[2\] 4 5 0 0 " "Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for nios2_bemicro_system:u0\|nios2_bemicro_system_sdram_pll:sdram_pll\|nios2_bemicro_system_sdram_pll_altpll_a3g2:sd1\|wire_pll7_clk\[2\] port" {  } { { "nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_sdram_pll.v" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_sdram_pll.v" 151 -1 0 } } { "" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 2200 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1474057075601 ""}  } { { "nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_sdram_pll.v" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_sdram_pll.v" 151 -1 0 } } { "" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 2198 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1474057075601 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "nios2_bemicro_system:u0\|nios2_bemicro_system_adc_pll:adc_pll\|nios2_bemicro_system_adc_pll_altpll_5q22:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"nios2_bemicro_system:u0\|nios2_bemicro_system_adc_pll:adc_pll\|nios2_bemicro_system_adc_pll_altpll_5q22:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nios2_bemicro_system:u0\|nios2_bemicro_system_adc_pll:adc_pll\|nios2_bemicro_system_adc_pll_altpll_5q22:sd1\|wire_pll7_clk\[0\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for nios2_bemicro_system:u0\|nios2_bemicro_system_adc_pll:adc_pll\|nios2_bemicro_system_adc_pll_altpll_5q22:sd1\|wire_pll7_clk\[0\] port" {  } { { "nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_adc_pll.v" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_adc_pll.v" 151 -1 0 } } { "" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 4641 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1474057075602 ""}  } { { "nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_adc_pll.v" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_adc_pll.v" 151 -1 0 } } { "" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 4641 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1474057075602 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1474057075980 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1474057075986 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484C8G " "Device 10M08DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1474057076807 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C8G " "Device 10M16DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1474057076807 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C8G " "Device 10M25DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1474057076807 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8GES " "Device 10M50DAF484C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1474057076807 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8G " "Device 10M50DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1474057076807 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C8G " "Device 10M40DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1474057076807 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1474057076807 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 13998 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1474057076824 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 14000 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1474057076824 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 14002 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1474057076824 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 14004 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1474057076824 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1474057076824 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1474057076824 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1474057076824 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1474057076824 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1474057076824 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "16 " "Fitter converted 16 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN1~ F5 " "Pin ~ALTERA_ADC1IN1~ is reserved at location F5" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 14006 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1474057076825 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN9~ E4 " "Pin ~ALTERA_ADC1IN9~ is reserved at location E4" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN9~ } } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 14008 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1474057076825 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN2~ F4 " "Pin ~ALTERA_ADC1IN2~ is reserved at location F4" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN2~ } } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 14010 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1474057076825 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN16~ E3 " "Pin ~ALTERA_ADC1IN16~ is reserved at location E3" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN16~ } } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 14012 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1474057076825 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN3~ J8 " "Pin ~ALTERA_ADC1IN3~ is reserved at location J8" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN3~ } } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 14014 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1474057076825 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN11~ G4 " "Pin ~ALTERA_ADC1IN11~ is reserved at location G4" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN11~ } } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 14016 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1474057076825 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN4~ J9 " "Pin ~ALTERA_ADC1IN4~ is reserved at location J9" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN4~ } } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 14018 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1474057076825 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN12~ F3 " "Pin ~ALTERA_ADC1IN12~ is reserved at location F3" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN12~ } } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 14020 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1474057076825 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN5~ J4 " "Pin ~ALTERA_ADC1IN5~ is reserved at location J4" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN5~ } } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 14022 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1474057076825 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN13~ H4 " "Pin ~ALTERA_ADC1IN13~ is reserved at location H4" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN13~ } } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 14024 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1474057076825 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN6~ H3 " "Pin ~ALTERA_ADC1IN6~ is reserved at location H3" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN6~ } } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 14026 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1474057076825 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN14~ G3 " "Pin ~ALTERA_ADC1IN14~ is reserved at location G3" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN14~ } } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 14028 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1474057076825 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN7~ K5 " "Pin ~ALTERA_ADC1IN7~ is reserved at location K5" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN7~ } } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 14030 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1474057076825 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN15~ K4 " "Pin ~ALTERA_ADC1IN15~ is reserved at location K4" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN15~ } } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 14032 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1474057076825 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN8~ K6 " "Pin ~ALTERA_ADC1IN8~ is reserved at location K6" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN8~ } } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 14034 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1474057076825 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN10~ J3 " "Pin ~ALTERA_ADC1IN10~ is reserved at location J3" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN10~ } } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 14036 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1474057076825 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1474057076825 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1474057076829 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1474057076969 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "nios2_bemicro_system:u0\|nios2_bemicro_system_adc_pll:adc_pll\|nios2_bemicro_system_adc_pll_altpll_5q22:sd1\|pll7 nios2_bemicro_system:u0\|nios2_bemicro_system_sdram_pll:sdram_pll\|nios2_bemicro_system_sdram_pll_altpll_a3g2:sd1\|pll7 " "The input ports of the PLL nios2_bemicro_system:u0\|nios2_bemicro_system_adc_pll:adc_pll\|nios2_bemicro_system_adc_pll_altpll_5q22:sd1\|pll7 and the PLL nios2_bemicro_system:u0\|nios2_bemicro_system_sdram_pll:sdram_pll\|nios2_bemicro_system_sdram_pll_altpll_a3g2:sd1\|pll7 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "nios2_bemicro_system:u0\|nios2_bemicro_system_adc_pll:adc_pll\|nios2_bemicro_system_adc_pll_altpll_5q22:sd1\|pll7 nios2_bemicro_system:u0\|nios2_bemicro_system_sdram_pll:sdram_pll\|nios2_bemicro_system_sdram_pll_altpll_a3g2:sd1\|pll7 ARESET " "PLL nios2_bemicro_system:u0\|nios2_bemicro_system_adc_pll:adc_pll\|nios2_bemicro_system_adc_pll_altpll_5q22:sd1\|pll7 and PLL nios2_bemicro_system:u0\|nios2_bemicro_system_sdram_pll:sdram_pll\|nios2_bemicro_system_sdram_pll_altpll_a3g2:sd1\|pll7 have different input signals for input port ARESET" {  } { { "nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_adc_pll.v" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_adc_pll.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 4641 14046 14942 0 0 ""} { 0 { 0 ""} 0 2198 14046 14942 0 0 ""}  }  } } { "nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_sdram_pll.v" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_sdram_pll.v" 193 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1474057077347 ""}  } { { "nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_adc_pll.v" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_adc_pll.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 4641 14046 14942 0 0 ""} { 0 { 0 ""} 0 2198 14046 14942 0 0 ""}  }  } } { "nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_sdram_pll.v" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_sdram_pll.v" 193 -1 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1474057077347 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1474057078676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1474057078676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1474057078676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1474057078676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1474057078676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1474057078676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1474057078676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1474057078676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1474057078676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1474057078676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1474057078676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1474057078676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1474057078676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1474057078676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1474057078676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1474057078676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1474057078676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1474057078676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1474057078676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1474057078676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1474057078676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1474057078676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1474057078676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1474057078676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1474057078676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1474057078676 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1474057078676 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1474057078676 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1474057078676 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1474057078676 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1474057078676 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1474057078676 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1474057078676 ""}
{ "Info" "ISTA_SDC_FOUND" "nios2_bemicro_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios2_bemicro_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1474057078749 ""}
{ "Info" "ISTA_SDC_FOUND" "nios2_bemicro_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'nios2_bemicro_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1474057078762 ""}
{ "Info" "ISTA_SDC_FOUND" "nios2_bemicro_system/synthesis/submodules/altera_onchip_flash.sdc " "Reading SDC File: 'nios2_bemicro_system/synthesis/submodules/altera_onchip_flash.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1474057078771 ""}
{ "Info" "ISTA_SDC_FOUND" "nios2_bemicro_system/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'nios2_bemicro_system/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1474057078775 ""}
{ "Info" "ISTA_SDC_FOUND" "nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_nios2_cpu_cpu.sdc " "Reading SDC File: 'nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_nios2_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1474057078864 ""}
{ "Info" "ISTA_SDC_FOUND" "nios2_bemicro_system/synthesis/submodules/altera_modular_adc_control.sdc " "Reading SDC File: 'nios2_bemicro_system/synthesis/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1474057078904 ""}
{ "Info" "ISTA_SDC_FOUND" "bemicro_m10_nios2_top.sdc " "Reading SDC File: 'bemicro_m10_nios2_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1474057079028 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1474057079029 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bemicro_m10_nios2_top.sdc 107 *altera_jtag_src_crosser:*\|sink_data_buffer* register " "Ignored filter at bemicro_m10_nios2_top.sdc(107): *altera_jtag_src_crosser:*\|sink_data_buffer* could not be matched with a register" {  } { { "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" 107 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1474057079035 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bemicro_m10_nios2_top.sdc 107 *altera_jtag_src_crosser:*\|src_data* register " "Ignored filter at bemicro_m10_nios2_top.sdc(107): *altera_jtag_src_crosser:*\|src_data* could not be matched with a register" {  } { { "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" 107 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1474057079037 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bemicro_m10_nios2_top.sdc 107 Argument <from> is an empty collection " "Ignored set_false_path at bemicro_m10_nios2_top.sdc(107): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*altera_jtag_src_crosser:*\|sink_data_buffer*\}\] -to \[get_registers \{*altera_jtag_src_crosser:*\|src_data*\}\] " "set_false_path -from \[get_registers \{*altera_jtag_src_crosser:*\|sink_data_buffer*\}\] -to \[get_registers \{*altera_jtag_src_crosser:*\|src_data*\}\]" {  } { { "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1474057079038 ""}  } { { "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1474057079038 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bemicro_m10_nios2_top.sdc 107 Argument <to> is an empty collection " "Ignored set_false_path at bemicro_m10_nios2_top.sdc(107): Argument <to> is an empty collection" {  } { { "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1474057079038 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bemicro_m10_nios2_top.sdc 108 *nios_system_cpu:*\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_break:the_nios_system_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at bemicro_m10_nios2_top.sdc(108): *nios_system_cpu:*\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_break:the_nios_system_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1474057079040 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bemicro_m10_nios2_top.sdc 108 *nios_system_cpu:*\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper\|nios_system_cpu_jtag_debug_slave_tck:the_nios_system_cpu_jtag_debug_slave_tck\|*sr* keeper " "Ignored filter at bemicro_m10_nios2_top.sdc(108): *nios_system_cpu:*\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper\|nios_system_cpu_jtag_debug_slave_tck:the_nios_system_cpu_jtag_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1474057079042 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bemicro_m10_nios2_top.sdc 108 Argument <from> is an empty collection " "Ignored set_false_path at bemicro_m10_nios2_top.sdc(108): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*nios_system_cpu:*\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_break:the_nios_system_cpu_nios2_oci_break\|break_readreg*\}\] -to \[get_keepers \{*nios_system_cpu:*\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper\|nios_system_cpu_jtag_debug_slave_tck:the_nios_system_cpu_jtag_debug_slave_tck\|*sr*\}\] " "set_false_path -from \[get_keepers \{*nios_system_cpu:*\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_break:the_nios_system_cpu_nios2_oci_break\|break_readreg*\}\] -to \[get_keepers \{*nios_system_cpu:*\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper\|nios_system_cpu_jtag_debug_slave_tck:the_nios_system_cpu_jtag_debug_slave_tck\|*sr*\}\]" {  } { { "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1474057079042 ""}  } { { "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1474057079042 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bemicro_m10_nios2_top.sdc 108 Argument <to> is an empty collection " "Ignored set_false_path at bemicro_m10_nios2_top.sdc(108): Argument <to> is an empty collection" {  } { { "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1474057079042 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bemicro_m10_nios2_top.sdc 109 *nios_system_cpu:*\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at bemicro_m10_nios2_top.sdc(109): *nios_system_cpu:*\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" 109 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1474057079044 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bemicro_m10_nios2_top.sdc 109 *nios_system_cpu:*\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper\|nios_system_cpu_jtag_debug_slave_tck:the_nios_system_cpu_jtag_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at bemicro_m10_nios2_top.sdc(109): *nios_system_cpu:*\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper\|nios_system_cpu_jtag_debug_slave_tck:the_nios_system_cpu_jtag_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" 109 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1474057079046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bemicro_m10_nios2_top.sdc 109 Argument <from> is an empty collection " "Ignored set_false_path at bemicro_m10_nios2_top.sdc(109): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*nios_system_cpu:*\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug\|*resetlatch\}\] -to \[get_keepers \{*nios_system_cpu:*\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper\|nios_system_cpu_jtag_debug_slave_tck:the_nios_system_cpu_jtag_debug_slave_tck\|*sr\[33\]\}\] " "set_false_path -from \[get_keepers \{*nios_system_cpu:*\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug\|*resetlatch\}\] -to \[get_keepers \{*nios_system_cpu:*\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper\|nios_system_cpu_jtag_debug_slave_tck:the_nios_system_cpu_jtag_debug_slave_tck\|*sr\[33\]\}\]" {  } { { "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1474057079046 ""}  } { { "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1474057079046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bemicro_m10_nios2_top.sdc 109 Argument <to> is an empty collection " "Ignored set_false_path at bemicro_m10_nios2_top.sdc(109): Argument <to> is an empty collection" {  } { { "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1474057079046 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bemicro_m10_nios2_top.sdc 110 *nios_system_cpu:*\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at bemicro_m10_nios2_top.sdc(110): *nios_system_cpu:*\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" 110 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1474057079048 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bemicro_m10_nios2_top.sdc 110 *nios_system_cpu:*\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper\|nios_system_cpu_jtag_debug_slave_tck:the_nios_system_cpu_jtag_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at bemicro_m10_nios2_top.sdc(110): *nios_system_cpu:*\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper\|nios_system_cpu_jtag_debug_slave_tck:the_nios_system_cpu_jtag_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" 110 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1474057079050 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bemicro_m10_nios2_top.sdc 110 Argument <from> is an empty collection " "Ignored set_false_path at bemicro_m10_nios2_top.sdc(110): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*nios_system_cpu:*\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug\|monitor_ready\}\] -to \[get_keepers \{*nios_system_cpu:*\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper\|nios_system_cpu_jtag_debug_slave_tck:the_nios_system_cpu_jtag_debug_slave_tck\|*sr\[0\]\}\] " "set_false_path -from \[get_keepers \{*nios_system_cpu:*\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug\|monitor_ready\}\] -to \[get_keepers \{*nios_system_cpu:*\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper\|nios_system_cpu_jtag_debug_slave_tck:the_nios_system_cpu_jtag_debug_slave_tck\|*sr\[0\]\}\]" {  } { { "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1474057079050 ""}  } { { "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1474057079050 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bemicro_m10_nios2_top.sdc 110 Argument <to> is an empty collection " "Ignored set_false_path at bemicro_m10_nios2_top.sdc(110): Argument <to> is an empty collection" {  } { { "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1474057079050 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bemicro_m10_nios2_top.sdc 111 *nios_system_cpu:*\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at bemicro_m10_nios2_top.sdc(111): *nios_system_cpu:*\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" 111 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1474057079052 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bemicro_m10_nios2_top.sdc 111 *nios_system_cpu:*\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper\|nios_system_cpu_jtag_debug_slave_tck:the_nios_system_cpu_jtag_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at bemicro_m10_nios2_top.sdc(111): *nios_system_cpu:*\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper\|nios_system_cpu_jtag_debug_slave_tck:the_nios_system_cpu_jtag_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" 111 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1474057079054 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bemicro_m10_nios2_top.sdc 111 Argument <from> is an empty collection " "Ignored set_false_path at bemicro_m10_nios2_top.sdc(111): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*nios_system_cpu:*\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug\|monitor_error\}\] -to \[get_keepers \{*nios_system_cpu:*\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper\|nios_system_cpu_jtag_debug_slave_tck:the_nios_system_cpu_jtag_debug_slave_tck\|*sr\[34\]\}\] " "set_false_path -from \[get_keepers \{*nios_system_cpu:*\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug\|monitor_error\}\] -to \[get_keepers \{*nios_system_cpu:*\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper\|nios_system_cpu_jtag_debug_slave_tck:the_nios_system_cpu_jtag_debug_slave_tck\|*sr\[34\]\}\]" {  } { { "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1474057079054 ""}  } { { "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1474057079054 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bemicro_m10_nios2_top.sdc 111 Argument <to> is an empty collection " "Ignored set_false_path at bemicro_m10_nios2_top.sdc(111): Argument <to> is an empty collection" {  } { { "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1474057079054 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bemicro_m10_nios2_top.sdc 112 *nios_system_cpu:*\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_ocimem:the_nios_system_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at bemicro_m10_nios2_top.sdc(112): *nios_system_cpu:*\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_ocimem:the_nios_system_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" 112 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1474057079057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bemicro_m10_nios2_top.sdc 112 Argument <from> is an empty collection " "Ignored set_false_path at bemicro_m10_nios2_top.sdc(112): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*nios_system_cpu:*\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_ocimem:the_nios_system_cpu_nios2_ocimem\|*MonDReg*\}\] -to \[get_keepers \{*nios_system_cpu:*\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper\|nios_system_cpu_jtag_debug_slave_tck:the_nios_system_cpu_jtag_debug_slave_tck\|*sr*\}\] " "set_false_path -from \[get_keepers \{*nios_system_cpu:*\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_ocimem:the_nios_system_cpu_nios2_ocimem\|*MonDReg*\}\] -to \[get_keepers \{*nios_system_cpu:*\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper\|nios_system_cpu_jtag_debug_slave_tck:the_nios_system_cpu_jtag_debug_slave_tck\|*sr*\}\]" {  } { { "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1474057079057 ""}  } { { "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1474057079057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bemicro_m10_nios2_top.sdc 112 Argument <to> is an empty collection " "Ignored set_false_path at bemicro_m10_nios2_top.sdc(112): Argument <to> is an empty collection" {  } { { "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1474057079057 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bemicro_m10_nios2_top.sdc 113 *nios_system_cpu:*\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper\|nios_system_cpu_jtag_debug_slave_sysclk:the_nios_system_cpu_jtag_debug_slave_sysclk\|*jdo* keeper " "Ignored filter at bemicro_m10_nios2_top.sdc(113): *nios_system_cpu:*\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper\|nios_system_cpu_jtag_debug_slave_sysclk:the_nios_system_cpu_jtag_debug_slave_sysclk\|*jdo* could not be matched with a keeper" {  } { { "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" 113 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1474057079058 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bemicro_m10_nios2_top.sdc 113 Argument <from> is an empty collection " "Ignored set_false_path at bemicro_m10_nios2_top.sdc(113): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*nios_system_cpu:*\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper\|nios_system_cpu_jtag_debug_slave_tck:the_nios_system_cpu_jtag_debug_slave_tck\|*sr*\}\] -to \[get_keepers \{*nios_system_cpu:*\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper\|nios_system_cpu_jtag_debug_slave_sysclk:the_nios_system_cpu_jtag_debug_slave_sysclk\|*jdo*\}\] " "set_false_path -from \[get_keepers \{*nios_system_cpu:*\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper\|nios_system_cpu_jtag_debug_slave_tck:the_nios_system_cpu_jtag_debug_slave_tck\|*sr*\}\] -to \[get_keepers \{*nios_system_cpu:*\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper\|nios_system_cpu_jtag_debug_slave_sysclk:the_nios_system_cpu_jtag_debug_slave_sysclk\|*jdo*\}\]" {  } { { "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1474057079059 ""}  } { { "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1474057079059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bemicro_m10_nios2_top.sdc 113 Argument <to> is an empty collection " "Ignored set_false_path at bemicro_m10_nios2_top.sdc(113): Argument <to> is an empty collection" {  } { { "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1474057079059 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bemicro_m10_nios2_top.sdc 114 *nios_system_cpu:*\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper\|nios_system_cpu_jtag_debug_slave_sysclk:the_nios_system_cpu_jtag_debug_slave_sysclk\|ir* keeper " "Ignored filter at bemicro_m10_nios2_top.sdc(114): *nios_system_cpu:*\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper\|nios_system_cpu_jtag_debug_slave_sysclk:the_nios_system_cpu_jtag_debug_slave_sysclk\|ir* could not be matched with a keeper" {  } { { "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" 114 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1474057079060 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bemicro_m10_nios2_top.sdc 114 Argument <to> is an empty collection " "Ignored set_false_path at bemicro_m10_nios2_top.sdc(114): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sld_hub:*\|irf_reg*\}\] -to \[get_keepers \{*nios_system_cpu:*\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper\|nios_system_cpu_jtag_debug_slave_sysclk:the_nios_system_cpu_jtag_debug_slave_sysclk\|ir*\}\] " "set_false_path -from \[get_keepers \{sld_hub:*\|irf_reg*\}\] -to \[get_keepers \{*nios_system_cpu:*\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_slave_wrapper:the_nios_system_cpu_jtag_debug_slave_wrapper\|nios_system_cpu_jtag_debug_slave_sysclk:the_nios_system_cpu_jtag_debug_slave_sysclk\|ir*\}\]" {  } { { "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1474057079061 ""}  } { { "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1474057079061 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "bemicro_m10_nios2_top.sdc 115 *nios_system_cpu:*\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug\|monitor_go keeper " "Ignored filter at bemicro_m10_nios2_top.sdc(115): *nios_system_cpu:*\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug\|monitor_go could not be matched with a keeper" {  } { { "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" 115 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1474057079063 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path bemicro_m10_nios2_top.sdc 115 Argument <to> is an empty collection " "Ignored set_false_path at bemicro_m10_nios2_top.sdc(115): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\]\}\] -to \[get_keepers \{*nios_system_cpu:*\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug\|monitor_go\}\] " "set_false_path -from \[get_keepers \{sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\]\}\] -to \[get_keepers \{*nios_system_cpu:*\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug\|monitor_go\}\]" {  } { { "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1474057079063 ""}  } { { "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1474057079063 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1474057079090 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|modular_adc\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: nios2_bemicro_system:u0\|nios2_bemicro_system_modular_adc:modular_adc\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: u0\|modular_adc\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: nios2_bemicro_system:u0\|nios2_bemicro_system_modular_adc:modular_adc\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1474057079090 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1474057079090 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|ufm_flash\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818 " "Node: u0\|ufm_flash\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1474057079168 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found on node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found on node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 8, found: 1), -divide_by (expected: 5, found: 1) " "-multiply_by (expected: 8, found: 1), -divide_by (expected: 5, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1474057079168 ""} { "Warning" "WSTA_GENERIC_WARNING" "-phase (expected: 9.00, found: 0.00) " "-phase (expected: 9.00, found: 0.00)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1474057079168 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1474057079168 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found on node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] with settings that do not match the following PLL specifications: " "Clock: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found on node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 8, found: 1), -divide_by (expected: 5, found: 1) " "-multiply_by (expected: 8, found: 1), -divide_by (expected: 5, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1474057079168 ""} { "Warning" "WSTA_GENERIC_WARNING" "-phase (expected: 9.00, found: -90.00) " "-phase (expected: 9.00, found: -90.00)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1474057079168 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1474057079168 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1474057079168 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: u0\|adc_pll\|sd1\|pll7\|clk\[0\] was found on node: u0\|adc_pll\|sd1\|pll7\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: u0\|adc_pll\|sd1\|pll7\|clk\[0\] was found on node: u0\|adc_pll\|sd1\|pll7\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-phase (expected: 0.75, found: 0.00) " "-phase (expected: 0.75, found: 0.00)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1474057079168 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1474057079168 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1474057079168 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_internal_jtag~TCKUTAP (Rise) altera_internal_jtag~TCKUTAP (Rise) setup and hold " "From altera_internal_jtag~TCKUTAP (Rise) to altera_internal_jtag~TCKUTAP (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1474057079169 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SYS_CLK (Rise) altera_internal_jtag~TCKUTAP (Rise) setup and hold " "From SYS_CLK (Rise) to altera_internal_jtag~TCKUTAP (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1474057079169 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) altera_internal_jtag~TCKUTAP (Rise) setup and hold " "From u0\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) to altera_internal_jtag~TCKUTAP (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1474057079169 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_internal_jtag~TCKUTAP (Rise) altera_internal_jtag~TCKUTAP (Fall) setup and hold " "From altera_internal_jtag~TCKUTAP (Rise) to altera_internal_jtag~TCKUTAP (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1474057079169 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_internal_jtag~TCKUTAP (Fall) altera_internal_jtag~TCKUTAP (Fall) setup and hold " "From altera_internal_jtag~TCKUTAP (Fall) to altera_internal_jtag~TCKUTAP (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1474057079169 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_internal_jtag~TCKUTAP (Rise) SYS_CLK (Rise) setup and hold " "From altera_internal_jtag~TCKUTAP (Rise) to SYS_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1474057079169 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_internal_jtag~TCKUTAP (Fall) SYS_CLK (Rise) setup and hold " "From altera_internal_jtag~TCKUTAP (Fall) to SYS_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1474057079169 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SYS_CLK (Rise) SYS_CLK (Rise) setup and hold " "From SYS_CLK (Rise) to SYS_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1474057079169 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) SYS_CLK (Rise) setup and hold " "From u0\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) to SYS_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1474057079169 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_internal_jtag~TCKUTAP (Rise) u0\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From altera_internal_jtag~TCKUTAP (Rise) to u0\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1474057079169 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SYS_CLK (Rise) u0\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From SYS_CLK (Rise) to u0\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1474057079169 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) u0\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From u0\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) to u0\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1474057079169 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|sdram_pll\|sd1\|pll7\|clk\[0\] (Fall) u0\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From u0\|sdram_pll\|sd1\|pll7\|clk\[0\] (Fall) to u0\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1474057079169 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|adc_pll\|sd1\|pll7\|clk\[0\] (Rise) u0\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From u0\|adc_pll\|sd1\|pll7\|clk\[0\] (Rise) to u0\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1474057079169 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|adc_pll\|sd1\|pll7\|clk\[0\] (Fall) u0\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From u0\|adc_pll\|sd1\|pll7\|clk\[0\] (Fall) to u0\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1474057079169 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) u0\|sdram_pll\|sd1\|pll7\|clk\[0\] (Fall) setup and hold " "From u0\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) to u0\|sdram_pll\|sd1\|pll7\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1474057079169 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) u0\|adc_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From u0\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) to u0\|adc_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1474057079169 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1474057079169 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1474057079170 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1474057079170 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1474057079170 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_internal_jtag~TCKUTAP " " 100.000 altera_internal_jtag~TCKUTAP" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1474057079170 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1474057079170 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      SYS_CLK " "  20.000      SYS_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1474057079170 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 u0\|adc_pll\|sd1\|pll7\|clk\[0\] " " 100.000 u0\|adc_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1474057079170 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " "  20.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1474057079170 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 u0\|sdram_pll\|sd1\|pll7\|clk\[1\] " "  20.000 u0\|sdram_pll\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1474057079170 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  41.667     USER_CLK " "  41.667     USER_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1474057079170 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1474057079170 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios2_bemicro_system:u0\|nios2_bemicro_system_sdram_pll:sdram_pll\|nios2_bemicro_system_sdram_pll_altpll_a3g2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node nios2_bemicro_system:u0\|nios2_bemicro_system_sdram_pll:sdram_pll\|nios2_bemicro_system_sdram_pll_altpll_a3g2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1474057079832 ""}  } { { "nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_sdram_pll.v" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_sdram_pll.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 2198 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474057079832 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios2_bemicro_system:u0\|nios2_bemicro_system_sdram_pll:sdram_pll\|nios2_bemicro_system_sdram_pll_altpll_a3g2:sd1\|wire_pll7_clk\[1\] (placed in counter C2 of PLL_2) " "Automatically promoted node nios2_bemicro_system:u0\|nios2_bemicro_system_sdram_pll:sdram_pll\|nios2_bemicro_system_sdram_pll_altpll_a3g2:sd1\|wire_pll7_clk\[1\] (placed in counter C2 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1474057079832 ""}  } { { "nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_sdram_pll.v" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_sdram_pll.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 2198 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474057079832 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios2_bemicro_system:u0\|nios2_bemicro_system_sdram_pll:sdram_pll\|nios2_bemicro_system_sdram_pll_altpll_a3g2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_2) " "Automatically promoted node nios2_bemicro_system:u0\|nios2_bemicro_system_sdram_pll:sdram_pll\|nios2_bemicro_system_sdram_pll_altpll_a3g2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1474057079832 ""}  } { { "nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_sdram_pll.v" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_sdram_pll.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 2198 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474057079832 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SYS_CLK~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R14p, DIFFOUT_R14p, High_Speed)) " "Automatically promoted node SYS_CLK~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R14p, DIFFOUT_R14p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1474057079832 ""}  } { { "bemicro_m10_nios2_top.vhd" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 13973 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474057079832 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1474057079832 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 13467 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474057079832 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios2_bemicro_system:u0\|altera_onchip_flash:ufm_flash\|altera_onchip_flash_block:altera_onchip_flash_block\|osc  " "Automatically promoted node nios2_bemicro_system:u0\|altera_onchip_flash:ufm_flash\|altera_onchip_flash_block:altera_onchip_flash_block\|osc " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1474057079832 ""}  } { { "nios2_bemicro_system/synthesis/submodules/rtl/altera_onchip_flash_block.v" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/rtl/altera_onchip_flash_block.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 1277 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474057079832 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios2_bemicro_system:u0\|altera_reset_controller:rst_controller_002\|r_sync_rst  " "Automatically promoted node nios2_bemicro_system:u0\|altera_reset_controller:rst_controller_002\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1474057079832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2_bemicro_system:u0\|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ufm_flash_data_agent_rsp_fifo\|write~0 " "Destination node nios2_bemicro_system:u0\|nios2_bemicro_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ufm_flash_data_agent_rsp_fifo\|write~0" {  } { { "nios2_bemicro_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_avalon_sc_fifo.v" 121 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 6369 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1474057079832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2_bemicro_system:u0\|altera_onchip_flash:ufm_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|avmm_waitrequest~2 " "Destination node nios2_bemicro_system:u0\|altera_onchip_flash:ufm_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|avmm_waitrequest~2" {  } { { "nios2_bemicro_system/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 6627 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1474057079832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2_bemicro_system:u0\|nios2_bemicro_system_sdram:sdram\|active_rnw~1 " "Destination node nios2_bemicro_system:u0\|nios2_bemicro_system_sdram:sdram\|active_rnw~1" {  } { { "nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_sdram.v" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_sdram.v" 213 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 6751 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1474057079832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2_bemicro_system:u0\|nios2_bemicro_system_sdram:sdram\|active_cs_n~0 " "Destination node nios2_bemicro_system:u0\|nios2_bemicro_system_sdram:sdram\|active_cs_n~0" {  } { { "nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_sdram.v" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_sdram.v" 210 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 6786 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1474057079832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2_bemicro_system:u0\|nios2_bemicro_system_sdram:sdram\|active_cs_n~1 " "Destination node nios2_bemicro_system:u0\|nios2_bemicro_system_sdram:sdram\|active_cs_n~1" {  } { { "nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_sdram.v" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_sdram.v" 210 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 6787 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1474057079832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2_bemicro_system:u0\|altera_reset_controller:rst_controller_002\|WideOr0~0 " "Destination node nios2_bemicro_system:u0\|altera_reset_controller:rst_controller_002\|WideOr0~0" {  } { { "nios2_bemicro_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 6798 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1474057079832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2_bemicro_system:u0\|nios2_bemicro_system_nios2_cpu:nios2_cpu\|nios2_bemicro_system_nios2_cpu_cpu:cpu\|W_rf_wren " "Destination node nios2_bemicro_system:u0\|nios2_bemicro_system_nios2_cpu:nios2_cpu\|nios2_bemicro_system_nios2_cpu_cpu:cpu\|W_rf_wren" {  } { { "nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_nios2_cpu_cpu.v" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_nios2_cpu_cpu.v" 3440 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 3816 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1474057079832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2_bemicro_system:u0\|nios2_bemicro_system_sdram:sdram\|i_refs\[0\] " "Destination node nios2_bemicro_system:u0\|nios2_bemicro_system_sdram:sdram\|i_refs\[0\]" {  } { { "nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_sdram.v" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_sdram.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 2407 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1474057079832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2_bemicro_system:u0\|nios2_bemicro_system_sdram:sdram\|i_refs\[2\] " "Destination node nios2_bemicro_system:u0\|nios2_bemicro_system_sdram:sdram\|i_refs\[2\]" {  } { { "nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_sdram.v" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_sdram.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 2405 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1474057079832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2_bemicro_system:u0\|nios2_bemicro_system_sdram:sdram\|i_refs\[1\] " "Destination node nios2_bemicro_system:u0\|nios2_bemicro_system_sdram:sdram\|i_refs\[1\]" {  } { { "nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_sdram.v" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_sdram.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 2406 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1474057079832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1474057079832 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1474057079832 ""}  } { { "nios2_bemicro_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 570 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474057079832 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios2_bemicro_system:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node nios2_bemicro_system:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1474057079833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2_bemicro_system:u0\|i2c_opencores:i2c_temp_sense\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|al " "Destination node nios2_bemicro_system:u0\|i2c_opencores:i2c_temp_sense\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|al" {  } { { "nios2_bemicro_system/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/i2c_master_bit_ctrl.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 4480 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1474057079833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2_bemicro_system:u0\|i2c_opencores:i2c_temp_sense\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|clk_en " "Destination node nios2_bemicro_system:u0\|i2c_opencores:i2c_temp_sense\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|clk_en" {  } { { "nios2_bemicro_system/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/i2c_master_bit_ctrl.v" 175 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 4470 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1474057079833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2_bemicro_system:u0\|i2c_opencores:i2c_temp_sense\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sto_condition " "Destination node nios2_bemicro_system:u0\|i2c_opencores:i2c_temp_sense\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sto_condition" {  } { { "nios2_bemicro_system/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/i2c_master_bit_ctrl.v" 228 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 4477 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1474057079833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2_bemicro_system:u0\|i2c_opencores:i2c_temp_sense\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|cmd_stop " "Destination node nios2_bemicro_system:u0\|i2c_opencores:i2c_temp_sense\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|cmd_stop" {  } { { "nios2_bemicro_system/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/i2c_master_bit_ctrl.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 4479 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1474057079833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2_bemicro_system:u0\|i2c_opencores:i2c_temp_sense\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[0\] " "Destination node nios2_bemicro_system:u0\|i2c_opencores:i2c_temp_sense\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[0\]" {  } { { "nios2_bemicro_system/synthesis/submodules/i2c_master_byte_ctrl.v" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/i2c_master_byte_ctrl.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 4514 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1474057079833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2_bemicro_system:u0\|i2c_opencores:i2c_temp_sense\|i2c_master_top:i2c_master_top_inst\|irq_flag " "Destination node nios2_bemicro_system:u0\|i2c_opencores:i2c_temp_sense\|i2c_master_top:i2c_master_top_inst\|irq_flag" {  } { { "nios2_bemicro_system/synthesis/submodules/i2c_master_top.v" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/i2c_master_top.v" 264 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 4605 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1474057079833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2_bemicro_system:u0\|i2c_opencores:i2c_temp_sense\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[1\] " "Destination node nios2_bemicro_system:u0\|i2c_opencores:i2c_temp_sense\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[1\]" {  } { { "nios2_bemicro_system/synthesis/submodules/i2c_master_byte_ctrl.v" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/i2c_master_byte_ctrl.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 4513 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1474057079833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2_bemicro_system:u0\|i2c_opencores:i2c_temp_sense\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[2\] " "Destination node nios2_bemicro_system:u0\|i2c_opencores:i2c_temp_sense\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[2\]" {  } { { "nios2_bemicro_system/synthesis/submodules/i2c_master_byte_ctrl.v" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/i2c_master_byte_ctrl.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 4512 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1474057079833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2_bemicro_system:u0\|i2c_opencores:i2c_temp_sense\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[3\] " "Destination node nios2_bemicro_system:u0\|i2c_opencores:i2c_temp_sense\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[3\]" {  } { { "nios2_bemicro_system/synthesis/submodules/i2c_master_byte_ctrl.v" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/i2c_master_byte_ctrl.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 4511 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1474057079833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2_bemicro_system:u0\|i2c_opencores:i2c_temp_sense\|i2c_master_top:i2c_master_top_inst\|cr\[3\] " "Destination node nios2_bemicro_system:u0\|i2c_opencores:i2c_temp_sense\|i2c_master_top:i2c_master_top_inst\|cr\[3\]" {  } { { "nios2_bemicro_system/synthesis/submodules/i2c_master_top.v" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/i2c_master_top.v" 200 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 4581 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1474057079833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1474057079833 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1474057079833 ""}  } { { "nios2_bemicro_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 4692 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474057079833 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios2_bemicro_system:u0\|altera_reset_controller:rst_controller_001\|merged_reset~0  " "Automatically promoted node nios2_bemicro_system:u0\|altera_reset_controller:rst_controller_001\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1474057079834 ""}  } { { "nios2_bemicro_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 6741 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474057079834 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "async_reset_n~0  " "Automatically promoted node async_reset_n~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1474057079835 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 6291 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474057079835 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1474057081171 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1474057081183 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1474057081183 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1474057081199 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1474057081237 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1474057081237 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1474057081237 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1474057081237 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1474057081237 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1474057081237 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1474057081237 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1474057081237 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1474057081237 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1474057081237 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1474057081237 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1474057081237 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1474057081237 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1474057081237 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1474057081237 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1474057081237 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1474057081237 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1474057081237 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1474057081237 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1474057081237 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1474057081237 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1474057081237 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1474057081237 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1474057081238 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1474057081261 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1474057081261 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1474057081273 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1474057082786 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "60 Block RAM " "Packed 60 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1474057082798 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1474057082798 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "52 I/O Output Buffer " "Packed 52 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1474057082798 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "35 " "Created 35 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1474057082798 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1474057082798 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "nios2_bemicro_system:u0\|nios2_bemicro_system_sdram_pll:sdram_pll\|nios2_bemicro_system_sdram_pll_altpll_a3g2:sd1\|pll7 clk\[1\] SDRAM_CLK~output " "PLL \"nios2_bemicro_system:u0\|nios2_bemicro_system_sdram_pll:sdram_pll\|nios2_bemicro_system_sdram_pll_altpll_a3g2:sd1\|pll7\" output port clk\[1\] feeds output pin \"SDRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_sdram_pll.v" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_sdram_pll.v" 151 -1 0 } } { "nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_sdram_pll.v" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_sdram_pll.v" 285 0 0 } } { "nios2_bemicro_system/synthesis/nios2_bemicro_system.v" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/nios2_bemicro_system.v" 358 0 0 } } { "bemicro_m10_nios2_top.vhd" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd" 146 0 0 } } { "bemicro_m10_nios2_top.vhd" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd" 35 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1474057082957 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "nios2_bemicro_system:u0\|nios2_bemicro_system_adc_pll:adc_pll\|nios2_bemicro_system_adc_pll_altpll_5q22:sd1\|pll7 0 " "PLL \"nios2_bemicro_system:u0\|nios2_bemicro_system_adc_pll:adc_pll\|nios2_bemicro_system_adc_pll_altpll_5q22:sd1\|pll7\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] nios2_bemicro_system:u0\|nios2_bemicro_system_adc_pll:adc_pll\|nios2_bemicro_system_adc_pll_altpll_5q22:sd1\|pll7 driven by SYS_CLK~inputclkctrl which is OUTCLK output port of Clock control block type node SYS_CLK~inputclkctrl " "Input port INCLK\[0\] of node \"nios2_bemicro_system:u0\|nios2_bemicro_system_adc_pll:adc_pll\|nios2_bemicro_system_adc_pll_altpll_5q22:sd1\|pll7\" is driven by SYS_CLK~inputclkctrl which is OUTCLK output port of Clock control block type node SYS_CLK~inputclkctrl" {  } { { "nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_adc_pll.v" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_adc_pll.v" 151 -1 0 } } { "nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_adc_pll.v" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_adc_pll.v" 273 0 0 } } { "nios2_bemicro_system/synthesis/nios2_bemicro_system.v" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/nios2_bemicro_system.v" 205 0 0 } } { "bemicro_m10_nios2_top.vhd" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd" 146 0 0 } } { "bemicro_m10_nios2_top.vhd" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd" 21 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1474057082981 ""}  } { { "nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_adc_pll.v" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_adc_pll.v" 151 -1 0 } } { "nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_adc_pll.v" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_adc_pll.v" 273 0 0 } } { "nios2_bemicro_system/synthesis/nios2_bemicro_system.v" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/nios2_bemicro_system.v" 205 0 0 } } { "bemicro_m10_nios2_top.vhd" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd" 146 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1474057082981 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "nios2_bemicro_system:u0\|nios2_bemicro_system_adc_pll:adc_pll\|nios2_bemicro_system_adc_pll_altpll_5q22:sd1\|pll7 compensate_clock 0 " "PLL \"nios2_bemicro_system:u0\|nios2_bemicro_system_adc_pll:adc_pll\|nios2_bemicro_system_adc_pll_altpll_5q22:sd1\|pll7\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_adc_pll.v" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_adc_pll.v" 151 -1 0 } } { "nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_adc_pll.v" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_adc_pll.v" 273 0 0 } } { "nios2_bemicro_system/synthesis/nios2_bemicro_system.v" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/nios2_bemicro_system.v" 205 0 0 } } { "bemicro_m10_nios2_top.vhd" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd" 146 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1474057082981 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADT7420_CT " "Node \"ADT7420_CT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADT7420_CT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1474057083172 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADT7420_INT " "Node \"ADT7420_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADT7420_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1474057083172 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1474057083172 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474057083172 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1474057083220 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1474057084614 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474057085970 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1474057086037 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1474057094048 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474057094048 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1474057095852 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X10_Y0 X20_Y12 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12" {  } { { "loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12"} { { 12 { 0 ""} 10 0 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1474057099739 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1474057099739 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474057102655 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 6.09 " "Total time spent on timing analysis during the Fitter is 6.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1474057102982 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1474057103029 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M08DAF484C8GES " "Timing characteristics of device 10M08DAF484C8GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1474057103029 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1474057104752 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1474057104755 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M08DAF484C8GES " "Timing characteristics of device 10M08DAF484C8GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1474057104755 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1474057106903 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474057108675 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1474057109128 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "28 MAX 10 " "28 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USER_CLK 3.3-V LVTTL N15 " "Pin USER_CLK uses I/O standard 3.3-V LVTTL at N15" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { USER_CLK } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USER_CLK" } } } } { "bemicro_m10_nios2_top.vhd" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 465 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1474057109325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADXL362_INT1 3.3-V LVTTL M15 " "Pin ADXL362_INT1 uses I/O standard 3.3-V LVTTL at M15" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ADXL362_INT1 } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADXL362_INT1" } } } } { "bemicro_m10_nios2_top.vhd" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 476 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1474057109325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADXL362_INT2 3.3-V LVTTL M14 " "Pin ADXL362_INT2 uses I/O standard 3.3-V LVTTL at M14" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ADXL362_INT2 } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADXL362_INT2" } } } } { "bemicro_m10_nios2_top.vhd" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 477 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1474057109325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SFLASH_DATA 3.3-V LVTTL P10 " "Pin SFLASH_DATA uses I/O standard 3.3-V LVTTL at P10" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SFLASH_DATA } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SFLASH_DATA" } } } } { "bemicro_m10_nios2_top.vhd" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 482 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1474057109325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[0\] 3.3-V LVTTL C22 " "Pin SDRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at C22" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[0] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[0\]" } } } } { "bemicro_m10_nios2_top.vhd" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 446 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1474057109325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[1\] 3.3-V LVTTL D22 " "Pin SDRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at D22" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[1] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[1\]" } } } } { "bemicro_m10_nios2_top.vhd" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 447 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1474057109325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[2\] 3.3-V LVTTL E22 " "Pin SDRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at E22" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[2] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[2\]" } } } } { "bemicro_m10_nios2_top.vhd" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 448 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1474057109325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[3\] 3.3-V LVTTL F22 " "Pin SDRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[3] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[3\]" } } } } { "bemicro_m10_nios2_top.vhd" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 449 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1474057109325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[4\] 3.3-V LVTTL G22 " "Pin SDRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[4] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[4\]" } } } } { "bemicro_m10_nios2_top.vhd" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 450 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1474057109325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[5\] 3.3-V LVTTL H22 " "Pin SDRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[5] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[5\]" } } } } { "bemicro_m10_nios2_top.vhd" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 451 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1474057109325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[6\] 3.3-V LVTTL J22 " "Pin SDRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[6] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[6\]" } } } } { "bemicro_m10_nios2_top.vhd" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 452 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1474057109325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[7\] 3.3-V LVTTL K22 " "Pin SDRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at K22" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[7] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[7\]" } } } } { "bemicro_m10_nios2_top.vhd" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 453 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1474057109325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[8\] 3.3-V LVTTL K21 " "Pin SDRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at K21" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[8] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[8\]" } } } } { "bemicro_m10_nios2_top.vhd" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 454 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1474057109325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[9\] 3.3-V LVTTL J21 " "Pin SDRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at J21" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[9] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[9\]" } } } } { "bemicro_m10_nios2_top.vhd" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 455 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1474057109325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[10\] 3.3-V LVTTL H21 " "Pin SDRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[10] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[10\]" } } } } { "bemicro_m10_nios2_top.vhd" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 456 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1474057109325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[11\] 3.3-V LVTTL G20 " "Pin SDRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[11] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[11\]" } } } } { "bemicro_m10_nios2_top.vhd" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 457 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1474057109325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[12\] 3.3-V LVTTL F21 " "Pin SDRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at F21" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[12] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[12\]" } } } } { "bemicro_m10_nios2_top.vhd" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 458 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1474057109325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[13\] 3.3-V LVTTL E21 " "Pin SDRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at E21" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[13] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[13\]" } } } } { "bemicro_m10_nios2_top.vhd" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 459 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1474057109325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[14\] 3.3-V LVTTL D21 " "Pin SDRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at D21" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[14] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[14\]" } } } } { "bemicro_m10_nios2_top.vhd" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 460 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1474057109325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[15\] 3.3-V LVTTL C21 " "Pin SDRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at C21" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[15] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[15\]" } } } } { "bemicro_m10_nios2_top.vhd" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 461 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1474057109325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADT7420_SCL 3.3-V LVTTL W13 " "Pin ADT7420_SCL uses I/O standard 3.3-V LVTTL at W13" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ADT7420_SCL } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADT7420_SCL" } } } } { "bemicro_m10_nios2_top.vhd" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 478 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1474057109325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADT7420_SDA 3.3-V LVTTL R13 " "Pin ADT7420_SDA uses I/O standard 3.3-V LVTTL at R13" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ADT7420_SDA } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADT7420_SDA" } } } } { "bemicro_m10_nios2_top.vhd" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 479 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1474057109325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SYS_CLK 3.3-V LVTTL N14 " "Pin SYS_CLK uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SYS_CLK } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SYS_CLK" } } } } { "bemicro_m10_nios2_top.vhd" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 464 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1474057109325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PB\[1\] 3.3-V LVTTL M1 " "Pin PB\[1\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { PB[1] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PB\[1\]" } } } } { "bemicro_m10_nios2_top.vhd" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 419 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1474057109325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PB\[4\] 3.3-V LVTTL AB5 " "Pin PB\[4\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { PB[4] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PB\[4\]" } } } } { "bemicro_m10_nios2_top.vhd" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 422 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1474057109325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PB\[3\] 3.3-V LVTTL V5 " "Pin PB\[3\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { PB[3] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PB\[3\]" } } } } { "bemicro_m10_nios2_top.vhd" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 421 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1474057109325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PB\[2\] 3.3-V LVTTL R1 " "Pin PB\[2\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { PB[2] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PB\[2\]" } } } } { "bemicro_m10_nios2_top.vhd" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 420 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1474057109325 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADXL362_MISO 3.3-V LVTTL L18 " "Pin ADXL362_MISO uses I/O standard 3.3-V LVTTL at L18" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ADXL362_MISO } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADXL362_MISO" } } } } { "bemicro_m10_nios2_top.vhd" "" { Text "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/" { { 0 { 0 ""} 0 472 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1474057109325 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1474057109325 ""}
{ "Warning" "WFIOMGR_INCONSISTENT_VCCIO_ACROSS_MULTIPLE_BANKS_OF_CONFIGURAION_PINS" "2 Internal Configuration 2 " "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in 2 banks in 'Internal Configuration' configuration scheme and there are 2 different VCCIOs." {  } {  } 0 169202 "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in %1!d! banks in '%2!s!' configuration scheme and there are %3!d! different VCCIOs." 0 0 "Fitter" 0 -1 1474057109328 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/output_files/bemicro_m10_nios2_top.fit.smsg " "Generated suppressed messages file C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/output_files/bemicro_m10_nios2_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1474057109802 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 78 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1662 " "Peak virtual memory: 1662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1474057111479 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 16 14:18:31 2016 " "Processing ended: Fri Sep 16 14:18:31 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1474057111479 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1474057111479 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1474057111479 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1474057111479 ""}
