initSidebarItems({"struct":[["DDRL_SPEC","PORT L Data Direction Register"],["PL0_R","Reader of field `PL0`"],["PL0_W","Write proxy for field `PL0`"],["PL1_R","Reader of field `PL1`"],["PL1_W","Write proxy for field `PL1`"],["PL2_R","Reader of field `PL2`"],["PL2_W","Write proxy for field `PL2`"],["PL3_R","Reader of field `PL3`"],["PL3_W","Write proxy for field `PL3`"],["PL4_R","Reader of field `PL4`"],["PL4_W","Write proxy for field `PL4`"],["PL5_R","Reader of field `PL5`"],["PL5_W","Write proxy for field `PL5`"],["PL6_R","Reader of field `PL6`"],["PL6_W","Write proxy for field `PL6`"],["PL7_R","Reader of field `PL7`"],["PL7_W","Write proxy for field `PL7`"],["R","Reader of register DDRL"],["W","Writer for register DDRL"]]});