<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_clk_wiz_0_0_synth_1" LaunchDir="/home/gabriel/xilinx_projects/csi_bram_axi/csi_bram_axi.runs/design_1_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_Counter_0_0_synth_1" LaunchDir="/home/gabriel/xilinx_projects/csi_bram_axi/csi_bram_axi.runs/design_1_Counter_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_blk_mem_gen_0_0_synth_1" LaunchDir="/home/gabriel/xilinx_projects/csi_bram_axi/csi_bram_axi.runs/design_1_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_interface_0_0_synth_1" LaunchDir="/home/gabriel/xilinx_projects/csi_bram_axi/csi_bram_axi.runs/design_1_axi_interface_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_CSI_RX_0_0_synth_1" LaunchDir="/home/gabriel/xilinx_projects/csi_bram_axi/csi_bram_axi.runs/design_1_CSI_RX_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_rst_ps7_0_100M_0_synth_1" LaunchDir="/home/gabriel/xilinx_projects/csi_bram_axi/csi_bram_axi.runs/design_1_rst_ps7_0_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_processing_system7_0_0_synth_1" LaunchDir="/home/gabriel/xilinx_projects/csi_bram_axi/csi_bram_axi.runs/design_1_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_0_synth_1" LaunchDir="/home/gabriel/xilinx_projects/csi_bram_axi/csi_bram_axi.runs/design_1_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xlslice_0_0_synth_1" LaunchDir="/home/gabriel/xilinx_projects/csi_bram_axi/csi_bram_axi.runs/design_1_xlslice_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xlslice_1_0_synth_1" LaunchDir="/home/gabriel/xilinx_projects/csi_bram_axi/csi_bram_axi.runs/design_1_xlslice_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xlconstant_1_0_synth_1" LaunchDir="/home/gabriel/xilinx_projects/csi_bram_axi/csi_bram_axi.runs/design_1_xlconstant_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xlconcat_0_0_synth_1" LaunchDir="/home/gabriel/xilinx_projects/csi_bram_axi/csi_bram_axi.runs/design_1_xlconcat_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xlconstant_0_0_synth_1" LaunchDir="/home/gabriel/xilinx_projects/csi_bram_axi/csi_bram_axi.runs/design_1_xlconstant_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/gabriel/xilinx_projects/csi_bram_axi/csi_bram_axi.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_clk_wiz_0_0_synth_1"/>
		<Parent Id="design_1_Counter_0_0_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="design_1_axi_interface_0_0_synth_1"/>
		<Parent Id="design_1_CSI_RX_0_0_synth_1"/>
		<Parent Id="design_1_rst_ps7_0_100M_0_synth_1"/>
		<Parent Id="design_1_processing_system7_0_0_synth_1"/>
		<Parent Id="design_1_auto_pc_0_synth_1"/>
		<Parent Id="design_1_xlslice_0_0_synth_1"/>
		<Parent Id="design_1_xlslice_1_0_synth_1"/>
		<Parent Id="design_1_xlconstant_1_0_synth_1"/>
		<Parent Id="design_1_xlconcat_0_0_synth_1"/>
		<Parent Id="design_1_xlconstant_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/gabriel/xilinx_projects/csi_bram_axi/csi_bram_axi.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_1_clk_wiz_0_0_synth_1"/>
		<Parent Id="design_1_Counter_0_0_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="design_1_axi_interface_0_0_synth_1"/>
		<Parent Id="design_1_CSI_RX_0_0_synth_1"/>
		<Parent Id="design_1_rst_ps7_0_100M_0_synth_1"/>
		<Parent Id="design_1_processing_system7_0_0_synth_1"/>
		<Parent Id="design_1_auto_pc_0_synth_1"/>
		<Parent Id="design_1_xlslice_0_0_synth_1"/>
		<Parent Id="design_1_xlslice_1_0_synth_1"/>
		<Parent Id="design_1_xlconstant_1_0_synth_1"/>
		<Parent Id="design_1_xlconcat_0_0_synth_1"/>
		<Parent Id="design_1_xlconstant_0_0_synth_1"/>
	</Run>
</Runs>

