
---------- Begin Simulation Statistics ----------
final_tick                               188075018500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 205196                       # Simulator instruction rate (inst/s)
host_mem_usage                                 717656                       # Number of bytes of host memory used
host_op_rate                                   324425                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   487.34                       # Real time elapsed on the host
host_tick_rate                              385921187                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     158105616                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.188075                       # Number of seconds simulated
sim_ticks                                188075018500                       # Number of ticks simulated
system.cpu.BranchMispred                       139231                       # Number of branch mispredictions
system.cpu.Branches                           8068268                       # Number of branches fetched
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     158105616                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        376150037                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  376150037                       # Number of busy cycles
system.cpu.num_cc_register_reads             26309472                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            50490378                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4194449                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               33007935                       # Number of float alu accesses
system.cpu.num_fp_insts                      33007935                       # number of float instructions
system.cpu.num_fp_register_reads             36021477                       # number of times the floating registers were read
system.cpu.num_fp_register_writes            28984621                       # number of times the floating registers were written
system.cpu.num_func_calls                      911319                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             137710601                       # Number of integer alu accesses
system.cpu.num_int_insts                    137710601                       # number of integer instructions
system.cpu.num_int_register_reads           303623415                       # number of times the integer registers were read
system.cpu.num_int_register_writes          116067078                       # number of times the integer registers were written
system.cpu.num_load_insts                    42950370                       # Number of load instructions
system.cpu.num_mem_refs                      50914546                       # number of memory refs
system.cpu.num_store_insts                    7964176                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                737113      0.47%      0.47% # Class of executed instruction
system.cpu.op_class::IntAlu                  83725139     52.96%     53.42% # Class of executed instruction
system.cpu.op_class::IntMult                  3990997      2.52%     55.95% # Class of executed instruction
system.cpu.op_class::IntDiv                     35934      0.02%     55.97% # Class of executed instruction
system.cpu.op_class::FloatAdd                 7424555      4.70%     60.66% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     60.66% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1104      0.00%     60.66% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     60.66% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     60.66% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     60.66% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     60.66% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     60.66% # Class of executed instruction
system.cpu.op_class::SimdAdd                     6594      0.00%     60.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     60.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                  2217297      1.40%     62.07% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.07% # Class of executed instruction
system.cpu.op_class::SimdCvt                    13550      0.01%     62.08% # Class of executed instruction
system.cpu.op_class::SimdMisc                 1026602      0.65%     62.73% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdShift                    341      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd             3435965      2.17%     64.90% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     64.90% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     64.90% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt              516159      0.33%     65.23% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv              103976      0.07%     65.30% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     65.30% # Class of executed instruction
system.cpu.op_class::SimdFloatMult            3955812      2.50%     67.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                256      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::MemRead                 33643150     21.28%     89.08% # Class of executed instruction
system.cpu.op_class::MemWrite                 4944920      3.13%     92.20% # Class of executed instruction
system.cpu.op_class::FloatMemRead             9307220      5.89%     98.09% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            3019256      1.91%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  158105940                       # Class of executed instruction
system.cpu.predictedBranches                  4771533                       # Number of branches predicted as taken
system.cpu.workload.numSyscalls                    68                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        20076                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         47493                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        24848                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        25195                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        56357                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          25195                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 8068268                       # Number of BP lookups
system.cpu.branchPred.condPredicted           4194529                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            139231                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4088306                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4082199                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.850623                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  455657                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          234606                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             233677                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              929                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1061                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     50886101                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50886101                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50886101                       # number of overall hits
system.cpu.dcache.overall_hits::total        50886101                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        28500                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          28500                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        28500                       # number of overall misses
system.cpu.dcache.overall_misses::total         28500                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2118330000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2118330000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2118330000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2118330000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     50914601                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     50914601                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     50914601                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     50914601                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000560                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000560                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000560                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000560                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74327.368421                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74327.368421                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74327.368421                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74327.368421                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         6812                       # number of writebacks
system.cpu.dcache.writebacks::total              6812                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data        28500                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        28500                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        28500                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        28500                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2089830000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2089830000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2089830000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2089830000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000560                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000560                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000560                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000560                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73327.368421                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73327.368421                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73327.368421                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73327.368421                       # average overall mshr miss latency
system.cpu.dcache.replacements                  24404                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     42927795                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        42927795                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        22658                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         22658                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1762214500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1762214500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     42950453                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     42950453                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000528                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000528                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77774.494660                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77774.494660                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        22658                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        22658                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1739556500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1739556500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000528                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000528                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76774.494660                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76774.494660                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      7958306                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7958306                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         5842                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         5842                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    356115500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    356115500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      7964148                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7964148                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000734                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000734                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60957.805546                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60957.805546                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         5842                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5842                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    350273500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    350273500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000734                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000734                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59957.805546                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59957.805546                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 188075018500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4086.440658                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            50914601                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             28500                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1786.477228                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4086.440658                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997666                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997666                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         4088                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         101857702                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        101857702                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 188075018500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    42950672                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     7964186                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1291                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           115                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 188075018500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 188075018500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 188075018500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    134834554                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        134834554                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    134834554                       # number of overall hits
system.cpu.icache.overall_hits::total       134834554                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3009                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3009                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3009                       # number of overall misses
system.cpu.icache.overall_misses::total          3009                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    236836500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    236836500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    236836500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    236836500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    134837563                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    134837563                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    134837563                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    134837563                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000022                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000022                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000022                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000022                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78709.371884                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78709.371884                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78709.371884                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78709.371884                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          444                       # number of writebacks
system.cpu.icache.writebacks::total               444                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         3009                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3009                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3009                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3009                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    233827500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    233827500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    233827500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    233827500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000022                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000022                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77709.371884                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77709.371884                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77709.371884                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77709.371884                       # average overall mshr miss latency
system.cpu.icache.replacements                    444                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    134834554                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       134834554                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3009                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3009                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    236836500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    236836500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    134837563                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    134837563                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78709.371884                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78709.371884                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3009                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3009                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    233827500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    233827500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77709.371884                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77709.371884                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 188075018500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          2526.469788                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           134837563                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3009                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          44811.420073                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  2526.469788                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.616814                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.616814                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         2565                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         2565                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.626221                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         269678135                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        269678135                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 188075018500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   134837674                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           376                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 188075018500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 188075018500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 188075018500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 188075018500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    4                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 4088                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4092                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   4                       # number of overall hits
system.l2.overall_hits::.cpu.data                4088                       # number of overall hits
system.l2.overall_hits::total                    4092                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3005                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              24412                       # number of demand (read+write) misses
system.l2.demand_misses::total                  27417                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3005                       # number of overall misses
system.l2.overall_misses::.cpu.data             24412                       # number of overall misses
system.l2.overall_misses::total                 27417                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    229272000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2004152000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2233424000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    229272000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2004152000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2233424000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3009                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            28500                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                31509                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3009                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           28500                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               31509                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.998671                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.856561                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.870132                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.998671                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.856561                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.870132                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76296.838602                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82097.001475                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81461.283145                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76296.838602                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82097.001475                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81461.283145                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2826                       # number of writebacks
system.l2.writebacks::total                      2826                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          3005                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         24412                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             27417                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3005                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        24412                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            27417                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    199222000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1760032000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1959254000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    199222000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1760032000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1959254000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.998671                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.856561                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.870132                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.998671                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.856561                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.870132                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66296.838602                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72097.001475                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71461.283145                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66296.838602                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72097.001475                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71461.283145                       # average overall mshr miss latency
system.l2.replacements                          29054                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         6812                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             6812                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         6812                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         6812                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          444                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              444                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          444                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          444                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        16217                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         16217                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1642                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1642                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            4200                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4200                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    324269500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     324269500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          5842                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5842                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.718932                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.718932                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77207.023810                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77207.023810                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         4200                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4200                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    282269500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    282269500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.718932                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.718932                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67207.023810                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67207.023810                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3005                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3005                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    229272000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    229272000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3009                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3009                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.998671                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998671                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76296.838602                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76296.838602                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3005                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3005                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    199222000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    199222000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.998671                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998671                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66296.838602                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66296.838602                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          2446                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2446                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        20212                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           20212                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1679882500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1679882500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        22658                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         22658                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.892047                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.892047                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83113.125866                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83113.125866                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        20212                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        20212                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1477762500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1477762500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.892047                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.892047                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73113.125866                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73113.125866                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 188075018500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4088.777383                       # Cycle average of tags in use
system.l2.tags.total_refs                       40140                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     33150                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.210860                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     649.785034                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       855.930442                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2583.061907                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.158639                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.208967                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.630630                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998237                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4091                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    145864                       # Number of tag accesses
system.l2.tags.data_accesses                   145864                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 188075018500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      2517.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3005.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     24390.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001673874500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          146                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          146                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              105846                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2357                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       27417                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2826                       # Number of write requests accepted
system.mem_ctrls.readBursts                     27417                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2826                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     22                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   309                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      32.68                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 27417                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                 2826                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   27387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          146                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     168.684932                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    120.846872                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    381.063969                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           134     91.78%     91.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           10      6.85%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.68%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.68%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           146                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          146                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.136986                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.108112                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.993983                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               61     41.78%     41.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      4.11%     45.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               77     52.74%     98.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      1.37%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           146                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  877344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                90432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      4.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  187984227500                       # Total gap between requests
system.mem_ctrls.avgGap                    6215792.99                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        96160                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       780480                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        80064                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 511285.341173580673                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 4149833.434683405329                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 425702.470421397302                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3005                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        24412                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         2826                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     76566250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    761729500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 141645205000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25479.62                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31203.08                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  50122153.22                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        96160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       781184                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        877344                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        96160                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        96160                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        90432                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        90432                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3005                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        24412                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          27417                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2826                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2826                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       511285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      4153577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          4664862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       511285                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       511285                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks       480829                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total          480829                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks       480829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       511285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      4153577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         5145691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                27395                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                2502                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1575                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         1703                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2022                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1655                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         4514                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1901                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1349                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1286                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1440                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1429                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1239                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2184                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1644                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1208                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1171                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1075                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          109                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          383                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           96                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          222                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          123                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          173                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          197                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          313                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          234                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          173                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          258                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           82                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13           27                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               324639500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             136975000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          838295750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11850.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30600.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               15861                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1838                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            57.90                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           73.46                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        12198                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   156.862436                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   102.958364                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   209.463557                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         7921     64.94%     64.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         2424     19.87%     84.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          633      5.19%     90.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          353      2.89%     92.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          210      1.72%     94.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          120      0.98%     95.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           74      0.61%     96.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           64      0.52%     96.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          399      3.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        12198                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1753280                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             160128                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                9.322238                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.851405                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.08                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               59.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 188075018500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        54342540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        28883745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      114275700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       7386300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 14846014560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   7552185930                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  65861071680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   88464160455                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   470.366353                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 171127451000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6280040000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  10667527500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        32751180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        17407665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       81324600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       5674140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 14846014560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   4961522820                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  68042682720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   87987377685                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   467.831286                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 176850437750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   6280040000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4944540750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 188075018500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              23217                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2826                       # Transaction distribution
system.membus.trans_dist::CleanEvict            17250                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4200                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4200                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         23217                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        74910                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        74910                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  74910                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       967776                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       967776                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  967776                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             27417                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   27417    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               27417                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 188075018500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            53167000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           93002250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             25667                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         9638                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          444                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           43820                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5842                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5842                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3009                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        22658                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6462                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        81404                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 87866                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       110496                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1129984                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                1240480                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           29054                       # Total snoops (count)
system.tol2bus.snoopTraffic                     90432                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            60563                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.416013                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.492900                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  35368     58.40%     58.40% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  25195     41.60%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              60563                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 188075018500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           31806500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3009000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          28500000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
