<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_ad9280_sample_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN">design_1_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN">design_1_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m00_axis_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ARESETN.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m00_axis_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ACLK.ASSOCIATED_RESET">m00_axis_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ACLK.ASSOCIATED_BUSIF">M00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ACLK.FREQ_HZ">142857132</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ACLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ACLK.CLK_DOMAIN">design_1_processing_system7_0_0_FCLK_CLK1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ACLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>adc_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>adc_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ADC_CLK.ASSOCIATED_RESET">adc_rst_n</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ADC_CLK.FREQ_HZ">33333336</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ADC_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ADC_CLK.CLK_DOMAIN">design_1_processing_system7_0_0_FCLK_CLK2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ADC_CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.ADC_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.TDATA_NUM_BYTES">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.HAS_TKEEP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.HAS_TLAST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.FREQ_HZ">142857132</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.CLK_DOMAIN">design_1_processing_system7_0_0_FCLK_CLK1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>adc_rst_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>adc_rst_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ADC_RST_N.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.ADC_RST_N.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>ad9280_sample_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Nov 15 04:50:41 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:9ddca9b0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:9ddca9b0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_ad9280_sample_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Nov 15 04:50:41 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:9ddca9b0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>ad9280_sample_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Nov 15 04:50:41 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:cf885a6e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_ad9280_sample_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Nov 15 04:50:41 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:cf885a6e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Nov 15 04:52:07 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:9ddca9b0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>adc_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_rst_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_CNV</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_SCK</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_CLKOUT</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_SDO1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_SDO2</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_SDO3</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_SDO4</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/afifo/afifo.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d60a/src/LTC2324_16.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d60a/src/ad9280_sample.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d60a/hdl/ad9280_sample_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d60a/hdl/ad9280_sample_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_ad9280_sample_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/afifo/afifo.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d60a/src/LTC2324_16.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d60a/src/ad9280_sample.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d60a/hdl/ad9280_sample_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d60a/hdl/ad9280_sample_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_ad9280_sample_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>design_1_ad9280_sample_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_ad9280_sample_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_ad9280_sample_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_ad9280_sample_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_ad9280_sample_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_ad9280_sample_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>AXI_DMA_LTC2324_16_v1.0</xilinx:displayName>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>22</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="xilinx.com:user:ad9280_sample:1.0_ARCHIVE_LOCATION">d:/intel_project/AX7015/new/11_ad_vdma_hdmi_out_v3.00/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bbcad06_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7417cd0a_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17dfa247_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dfa80aa_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24efb83d_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ca53677_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c099f41_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32447076_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@581de768_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@156f63e8_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b424524_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@613610af_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@417715a_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ad3bcb7_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57368471_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e853ceb_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aaab7d0_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f11a715_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c05af80_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e743ef0_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@240c6d8c_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cad581e_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2324c898_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@757b56f1_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21558be4_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b1a10a0_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48fc1291_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a1a86b6_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b79dd88_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fc5b76f_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@166c6952_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a233b32_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cfff519_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c48acbb_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eefe603_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bb72545_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10270964_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fafcec0_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66dcfd24_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cdd0c0e_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@726ce73a_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f534d75_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@201fe4e3_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d8ac7c0_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72b6af13_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22b2f46c_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d4b643_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@543a95e4_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a33cbc1_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12ec8434_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f3f4304_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fd6e273_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@579df0d1_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e923996_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f6acebd_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c4bafbe_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f5e7ca8_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fe4ffee_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29584e02_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d6c5090_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8315e94_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c3b1ee2_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e09c59f_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b96d84a_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e4256c2_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@550c0ac9_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11ad4de6_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@713a338b_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13b5170a_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34bc7865_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f4e5e90_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40109f71_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f21a9d4_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55d32b19_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@555e55fa_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26608b66_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55bb4b69_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c230343_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d1c7a51_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ab29bf_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64c87ca8_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6015bc15_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5342b1a4_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f372a36_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d51ade_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74254b45_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@201f930b_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@409325a8_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b2c0f32_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66020398_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62adda38_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13a6d7cb_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a38e60c_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10a29140_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@371fe50c_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@460e5bf_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65c5f712_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b46d70a_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60400566_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14b7e3ac_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a0648ee_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2742f334_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@696babbf_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8100dd3_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27ce2786_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25e944e5_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c60aff3_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77cb9fcf_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@588ca3f3_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78100ed4_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7043c19b_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b87794d_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@269d5213_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f36ccc1_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b567b8a_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69c0abfd_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5566396b_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@270ca2e2_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@306958fc_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dcc6560_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@674077a7_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29d60666_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12ee9b7a_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4848c4c9_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@614c8fae_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1defe1e_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7971e976_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13844847_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74863505_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fd90e34_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13f6b0ee_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3419dd78_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73ef2c39_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@457d14bc_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d5baf18_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@604d3ba8_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@406e128b_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f1b3c27_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6187e955_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25823ee3_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ef69308_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64a8e9db_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17920397_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10bb99a4_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10692a8_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@213921cf_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9c4c86_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22192471_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e48f9a0_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54795325_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@441d038b_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63fef76d_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@526a7cf2_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1068d7bc_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58757faa_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a92489a_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eff3492_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a847dae_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@487b55b2_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a9a8b8_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33326601_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28565009_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6746d6fa_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e8fa888_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35e1fffd_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61976cf5_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49ef9c02_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30e576b7_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d59a0fc_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60e314ad_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ef76533_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c691340_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c65903f_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a5f937_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6931a570_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c0aaa01_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48731dbf_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44516611_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3644c47a_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dd44b7b_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6872640_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@534d3179_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@570a21be_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53cd9dc1_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75de797d_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f6ed20_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42c49309_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50cbeb19_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ba2e321_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dbd2798_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54f24e49_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7124b6af_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e6bad7c_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dc4557c_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e3990a6_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1443581c_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/25_ad9280_lwip/repo/ad9280_sample_1</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ADC_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ADC_CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.HAS_TKEEP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.HAS_TLAST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.HAS_TREADY" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.HAS_TSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.TDATA_NUM_BYTES" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.TDEST_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.TID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.TUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS_ACLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS_ACLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="fc1bb160"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="a88699c6"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="89d3132e"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="4f5f0863"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
