<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AMDGPURegisterBankInfo.cpp source code [llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='AMDGPURegisterBankInfo.cpp.html'>AMDGPURegisterBankInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- AMDGPURegisterBankInfo.cpp -------------------------------*- C++ -*-==//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>/// \file</i></td></tr>
<tr><th id="9">9</th><td><i>/// This file implements the targeting of the RegisterBankInfo class for</i></td></tr>
<tr><th id="10">10</th><td><i>/// AMDGPU.</i></td></tr>
<tr><th id="11">11</th><td><i>///</i></td></tr>
<tr><th id="12">12</th><td><i>/// \par</i></td></tr>
<tr><th id="13">13</th><td><i>///</i></td></tr>
<tr><th id="14">14</th><td><i>/// AMDGPU has unique register bank constraints that require special high level</i></td></tr>
<tr><th id="15">15</th><td><i>/// strategies to deal with. There are two main true physical register banks</i></td></tr>
<tr><th id="16">16</th><td><i>/// VGPR (vector), and SGPR (scalar). Additionally the VCC register bank is a</i></td></tr>
<tr><th id="17">17</th><td><i>/// sort of pseudo-register bank needed to represent SGPRs used in a vector</i></td></tr>
<tr><th id="18">18</th><td><i>/// boolean context. There is also the AGPR bank, which is a special purpose</i></td></tr>
<tr><th id="19">19</th><td><i>/// physical register bank present on some subtargets.</i></td></tr>
<tr><th id="20">20</th><td><i>///</i></td></tr>
<tr><th id="21">21</th><td><i>/// Copying from VGPR to SGPR is generally illegal, unless the value is known to</i></td></tr>
<tr><th id="22">22</th><td><i>/// be uniform. It is generally not valid to legalize operands by inserting</i></td></tr>
<tr><th id="23">23</th><td><i>/// copies as on other targets. Operations which require uniform, SGPR operands</i></td></tr>
<tr><th id="24">24</th><td><i>/// generally require scalarization by repeatedly executing the instruction,</i></td></tr>
<tr><th id="25">25</th><td><i>/// activating each set of lanes using a unique set of input values. This is</i></td></tr>
<tr><th id="26">26</th><td><i>/// referred to as a waterfall loop.</i></td></tr>
<tr><th id="27">27</th><td><i>///</i></td></tr>
<tr><th id="28">28</th><td><i>/// \par Booleans</i></td></tr>
<tr><th id="29">29</th><td><i>///</i></td></tr>
<tr><th id="30">30</th><td><i>/// Booleans (s1 values) requires special consideration. A vector compare result</i></td></tr>
<tr><th id="31">31</th><td><i>/// is naturally a bitmask with one bit per lane, in a 32 or 64-bit</i></td></tr>
<tr><th id="32">32</th><td><i>/// register. These are represented with the VCC bank. During selection, we need</i></td></tr>
<tr><th id="33">33</th><td><i>/// to be able to unambiguously go back from a register class to a register</i></td></tr>
<tr><th id="34">34</th><td><i>/// bank. To distinguish whether an SGPR should use the SGPR or VCC register</i></td></tr>
<tr><th id="35">35</th><td><i>/// bank, we need to know the use context type. An SGPR s1 value always means a</i></td></tr>
<tr><th id="36">36</th><td><i>/// VCC bank value, otherwise it will be the SGPR bank. A scalar compare sets</i></td></tr>
<tr><th id="37">37</th><td><i>/// SCC, which is a 1-bit unaddressable register. This will need to be copied to</i></td></tr>
<tr><th id="38">38</th><td><i>/// a 32-bit virtual register. Taken together, this means we need to adjust the</i></td></tr>
<tr><th id="39">39</th><td><i>/// type of boolean operations to be regbank legal. All SALU booleans need to be</i></td></tr>
<tr><th id="40">40</th><td><i>/// widened to 32-bits, and all VALU booleans need to be s1 values.</i></td></tr>
<tr><th id="41">41</th><td><i>///</i></td></tr>
<tr><th id="42">42</th><td><i>/// A noteworthy exception to the s1-means-vcc rule is for legalization artifact</i></td></tr>
<tr><th id="43">43</th><td><i>/// casts. G_TRUNC s1 results, and G_SEXT/G_ZEXT/G_ANYEXT sources are never vcc</i></td></tr>
<tr><th id="44">44</th><td><i>/// bank. A non-boolean source (such as a truncate from a 1-bit load from</i></td></tr>
<tr><th id="45">45</th><td><i>/// memory) will require a copy to the VCC bank which will require clearing the</i></td></tr>
<tr><th id="46">46</th><td><i>/// high bits and inserting a compare.</i></td></tr>
<tr><th id="47">47</th><td><i>///</i></td></tr>
<tr><th id="48">48</th><td><i>/// \par Constant bus restriction</i></td></tr>
<tr><th id="49">49</th><td><i>///</i></td></tr>
<tr><th id="50">50</th><td><i>/// VALU instructions have a limitation known as the constant bus</i></td></tr>
<tr><th id="51">51</th><td><i>/// restriction. Most VALU instructions can use SGPR operands, but may read at</i></td></tr>
<tr><th id="52">52</th><td><i>/// most 1 SGPR or constant literal value (this to 2 in gfx10 for most</i></td></tr>
<tr><th id="53">53</th><td><i>/// instructions). This is one unique SGPR, so the same SGPR may be used for</i></td></tr>
<tr><th id="54">54</th><td><i>/// multiple operands. From a register bank perspective, any combination of</i></td></tr>
<tr><th id="55">55</th><td><i>/// operands should be legal as an SGPR, but this is contextually dependent on</i></td></tr>
<tr><th id="56">56</th><td><i>/// the SGPR operands all being the same register. There is therefore optimal to</i></td></tr>
<tr><th id="57">57</th><td><i>/// choose the SGPR with the most uses to minimize the number of copies.</i></td></tr>
<tr><th id="58">58</th><td><i>///</i></td></tr>
<tr><th id="59">59</th><td><i>/// We avoid trying to solve this problem in RegBankSelect. Any VALU G_*</i></td></tr>
<tr><th id="60">60</th><td><i>/// operation should have its source operands all mapped to VGPRs (except for</i></td></tr>
<tr><th id="61">61</th><td><i>/// VCC), inserting copies from any SGPR operands. This the most trival legal</i></td></tr>
<tr><th id="62">62</th><td><i>/// mapping. Anything beyond the simplest 1:1 instruction selection would be too</i></td></tr>
<tr><th id="63">63</th><td><i>/// complicated to solve here. Every optimization pattern or instruction</i></td></tr>
<tr><th id="64">64</th><td><i>/// selected to multiple outputs would have to enforce this rule, and there</i></td></tr>
<tr><th id="65">65</th><td><i>/// would be additional complexity in tracking this rule for every G_*</i></td></tr>
<tr><th id="66">66</th><td><i>/// operation. By forcing all inputs to VGPRs, it also simplifies the task of</i></td></tr>
<tr><th id="67">67</th><td><i>/// picking the optimal operand combination from a post-isel optimization pass.</i></td></tr>
<tr><th id="68">68</th><td><i>///</i></td></tr>
<tr><th id="69">69</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><u>#include <a href="AMDGPURegisterBankInfo.h.html">"AMDGPURegisterBankInfo.h"</a></u></td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><u>#include <a href="AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="74">74</th><td><u>#include <a href="AMDGPUGlobalISelUtils.h.html">"AMDGPUGlobalISelUtils.h"</a></u></td></tr>
<tr><th id="75">75</th><td><u>#include <a href="AMDGPUInstrInfo.h.html">"AMDGPUInstrInfo.h"</a></u></td></tr>
<tr><th id="76">76</th><td><u>#include <a href="GCNSubtarget.h.html">"GCNSubtarget.h"</a></u></td></tr>
<tr><th id="77">77</th><td><u>#include <a href="SIMachineFunctionInfo.h.html">"SIMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="78">78</th><td><u>#include <a href="SIRegisterInfo.h.html">"SIRegisterInfo.h"</a></u></td></tr>
<tr><th id="79">79</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html">"llvm/CodeGen/GlobalISel/LegalizerHelper.h"</a></u></td></tr>
<tr><th id="80">80</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html">"llvm/CodeGen/GlobalISel/MIPatternMatch.h"</a></u></td></tr>
<tr><th id="81">81</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html">"llvm/CodeGen/GlobalISel/MachineIRBuilder.h"</a></u></td></tr>
<tr><th id="82">82</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html">"llvm/CodeGen/GlobalISel/RegisterBank.h"</a></u></td></tr>
<tr><th id="83">83</th><td><u>#include <a href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html">"llvm/IR/IntrinsicsAMDGPU.h"</a></u></td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/GET_TARGET_REGBANK_IMPL" data-ref="_M/GET_TARGET_REGBANK_IMPL">GET_TARGET_REGBANK_IMPL</dfn></u></td></tr>
<tr><th id="86">86</th><td><u>#include <a href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html">"AMDGPUGenRegisterBank.inc"</a></u></td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><i>// This file will be TableGen'ed at some point.</i></td></tr>
<tr><th id="89">89</th><td><u>#include <a href="AMDGPUGenRegisterBankInfo.def.html">"AMDGPUGenRegisterBankInfo.def"</a></u></td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="92">92</th><td><b>using</b> <b>namespace</b> <span class="namespace">MIPatternMatch</span>;</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td><b>namespace</b> {</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><i  data-doc="(anonymousnamespace)::ApplyRegBankMapping">// Observer to apply a register bank to new registers created by LegalizerHelper.</i></td></tr>
<tr><th id="97">97</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::ApplyRegBankMapping" title='(anonymous namespace)::ApplyRegBankMapping' data-ref="(anonymousnamespace)::ApplyRegBankMapping" data-ref-filename="(anonymousnamespace)..ApplyRegBankMapping">ApplyRegBankMapping</dfn> final : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/GISelChangeObserver.h.html#llvm::GISelChangeObserver" title='llvm::GISelChangeObserver' data-ref="llvm::GISelChangeObserver" data-ref-filename="llvm..GISelChangeObserver">GISelChangeObserver</a> {</td></tr>
<tr><th id="98">98</th><td><b>private</b>:</td></tr>
<tr><th id="99">99</th><td>  <em>const</em> <a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo" data-ref-filename="llvm..AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a> &amp;<dfn class="tu decl field" id="(anonymousnamespace)::ApplyRegBankMapping::RBI" title='(anonymous namespace)::ApplyRegBankMapping::RBI' data-type='const llvm::AMDGPURegisterBankInfo &amp;' data-ref="(anonymousnamespace)::ApplyRegBankMapping::RBI" data-ref-filename="(anonymousnamespace)..ApplyRegBankMapping..RBI">RBI</dfn>;</td></tr>
<tr><th id="100">100</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="tu decl field" id="(anonymousnamespace)::ApplyRegBankMapping::MRI" title='(anonymous namespace)::ApplyRegBankMapping::MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="(anonymousnamespace)::ApplyRegBankMapping::MRI" data-ref-filename="(anonymousnamespace)..ApplyRegBankMapping..MRI">MRI</dfn>;</td></tr>
<tr><th id="101">101</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="tu decl field" id="(anonymousnamespace)::ApplyRegBankMapping::NewBank" title='(anonymous namespace)::ApplyRegBankMapping::NewBank' data-type='const llvm::RegisterBank *' data-ref="(anonymousnamespace)::ApplyRegBankMapping::NewBank" data-ref-filename="(anonymousnamespace)..ApplyRegBankMapping..NewBank">NewBank</dfn>;</td></tr>
<tr><th id="102">102</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <var>4</var>&gt; <dfn class="tu decl field" id="(anonymousnamespace)::ApplyRegBankMapping::NewInsts" title='(anonymous namespace)::ApplyRegBankMapping::NewInsts' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="(anonymousnamespace)::ApplyRegBankMapping::NewInsts" data-ref-filename="(anonymousnamespace)..ApplyRegBankMapping..NewInsts">NewInsts</dfn>;</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><b>public</b>:</td></tr>
<tr><th id="105">105</th><td>  <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_119ApplyRegBankMappingC1ERKN4llvm22AMDGPURegisterBankInfoERNS1_19MachineRegisterInfoEPKNS1_12RegisterBankE" title='(anonymous namespace)::ApplyRegBankMapping::ApplyRegBankMapping' data-type='void (anonymous namespace)::ApplyRegBankMapping::ApplyRegBankMapping(const llvm::AMDGPURegisterBankInfo &amp; RBI_, llvm::MachineRegisterInfo &amp; MRI_, const llvm::RegisterBank * RB)' data-ref="_ZN12_GLOBAL__N_119ApplyRegBankMappingC1ERKN4llvm22AMDGPURegisterBankInfoERNS1_19MachineRegisterInfoEPKNS1_12RegisterBankE" data-ref-filename="_ZN12_GLOBAL__N_119ApplyRegBankMappingC1ERKN4llvm22AMDGPURegisterBankInfoERNS1_19MachineRegisterInfoEPKNS1_12RegisterBankE">ApplyRegBankMapping</dfn>(<em>const</em> <a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo" data-ref-filename="llvm..AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a> &amp;<dfn class="local col8 decl" id="8RBI_" title='RBI_' data-type='const llvm::AMDGPURegisterBankInfo &amp;' data-ref="8RBI_" data-ref-filename="8RBI_">RBI_</dfn>,</td></tr>
<tr><th id="106">106</th><td>                      <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="9MRI_" title='MRI_' data-type='llvm::MachineRegisterInfo &amp;' data-ref="9MRI_" data-ref-filename="9MRI_">MRI_</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col0 decl" id="10RB" title='RB' data-type='const llvm::RegisterBank *' data-ref="10RB" data-ref-filename="10RB">RB</dfn>)</td></tr>
<tr><th id="107">107</th><td>    : <a class="tu member field" href="#(anonymousnamespace)::ApplyRegBankMapping::RBI" title='(anonymous namespace)::ApplyRegBankMapping::RBI' data-use='w' data-ref="(anonymousnamespace)::ApplyRegBankMapping::RBI" data-ref-filename="(anonymousnamespace)..ApplyRegBankMapping..RBI">RBI</a>(<a class="local col8 ref" href="#8RBI_" title='RBI_' data-ref="8RBI_" data-ref-filename="8RBI_">RBI_</a>), <a class="tu member field" href="#(anonymousnamespace)::ApplyRegBankMapping::MRI" title='(anonymous namespace)::ApplyRegBankMapping::MRI' data-use='w' data-ref="(anonymousnamespace)::ApplyRegBankMapping::MRI" data-ref-filename="(anonymousnamespace)..ApplyRegBankMapping..MRI">MRI</a>(<a class="local col9 ref" href="#9MRI_" title='MRI_' data-ref="9MRI_" data-ref-filename="9MRI_">MRI_</a>), <a class="tu member field" href="#(anonymousnamespace)::ApplyRegBankMapping::NewBank" title='(anonymous namespace)::ApplyRegBankMapping::NewBank' data-use='w' data-ref="(anonymousnamespace)::ApplyRegBankMapping::NewBank" data-ref-filename="(anonymousnamespace)..ApplyRegBankMapping..NewBank">NewBank</a>(<a class="local col0 ref" href="#10RB" title='RB' data-ref="10RB" data-ref-filename="10RB">RB</a>) {}</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td>  <dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_119ApplyRegBankMappingD1Ev" title='(anonymous namespace)::ApplyRegBankMapping::~ApplyRegBankMapping' data-type='void (anonymous namespace)::ApplyRegBankMapping::~ApplyRegBankMapping()' data-ref="_ZN12_GLOBAL__N_119ApplyRegBankMappingD1Ev" data-ref-filename="_ZN12_GLOBAL__N_119ApplyRegBankMappingD1Ev">~ApplyRegBankMapping</dfn>() {</td></tr>
<tr><th id="110">110</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="11MI" title='MI' data-type='llvm::MachineInstr *' data-ref="11MI" data-ref-filename="11MI">MI</dfn> : <a class="tu member field" href="#(anonymousnamespace)::ApplyRegBankMapping::NewInsts" title='(anonymous namespace)::ApplyRegBankMapping::NewInsts' data-ref="(anonymousnamespace)::ApplyRegBankMapping::NewInsts" data-ref-filename="(anonymousnamespace)..ApplyRegBankMapping..NewInsts">NewInsts</a>)</td></tr>
<tr><th id="111">111</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_119ApplyRegBankMapping9applyBankERN4llvm12MachineInstrE" title='(anonymous namespace)::ApplyRegBankMapping::applyBank' data-use='c' data-ref="_ZN12_GLOBAL__N_119ApplyRegBankMapping9applyBankERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_119ApplyRegBankMapping9applyBankERN4llvm12MachineInstrE">applyBank</a>(<span class='refarg'>*<a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI" data-ref-filename="11MI">MI</a></span>);</td></tr>
<tr><th id="112">112</th><td>  }</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_119ApplyRegBankMapping9applyBankERN4llvm12MachineInstrE">/// Set any registers that don't have a set register class or bank to SALU.</i></td></tr>
<tr><th id="115">115</th><td>  <em>void</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_119ApplyRegBankMapping9applyBankERN4llvm12MachineInstrE" title='(anonymous namespace)::ApplyRegBankMapping::applyBank' data-type='void (anonymous namespace)::ApplyRegBankMapping::applyBank(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_119ApplyRegBankMapping9applyBankERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_119ApplyRegBankMapping9applyBankERN4llvm12MachineInstrE">applyBank</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="12MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="12MI" data-ref-filename="12MI">MI</dfn>) {</td></tr>
<tr><th id="116">116</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col3 decl" id="13Opc" title='Opc' data-type='const unsigned int' data-ref="13Opc" data-ref-filename="13Opc">Opc</dfn> = <a class="local col2 ref" href="#12MI" title='MI' data-ref="12MI" data-ref-filename="12MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="117">117</th><td>    <b>if</b> (<a class="local col3 ref" href="#13Opc" title='Opc' data-ref="13Opc" data-ref-filename="13Opc">Opc</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_ANYEXT" title='llvm::AMDGPU::G_ANYEXT' data-ref="llvm::AMDGPU::G_ANYEXT" data-ref-filename="llvm..AMDGPU..G_ANYEXT">G_ANYEXT</a> || <a class="local col3 ref" href="#13Opc" title='Opc' data-ref="13Opc" data-ref-filename="13Opc">Opc</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_ZEXT" title='llvm::AMDGPU::G_ZEXT' data-ref="llvm::AMDGPU::G_ZEXT" data-ref-filename="llvm..AMDGPU..G_ZEXT">G_ZEXT</a> ||</td></tr>
<tr><th id="118">118</th><td>        <a class="local col3 ref" href="#13Opc" title='Opc' data-ref="13Opc" data-ref-filename="13Opc">Opc</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_SEXT" title='llvm::AMDGPU::G_SEXT' data-ref="llvm::AMDGPU::G_SEXT" data-ref-filename="llvm..AMDGPU..G_SEXT">G_SEXT</a>) {</td></tr>
<tr><th id="119">119</th><td>      <i>// LegalizerHelper wants to use the basic legalization artifacts when</i></td></tr>
<tr><th id="120">120</th><td><i>      // widening etc. We don't handle selection with vcc in artifact sources,</i></td></tr>
<tr><th id="121">121</th><td><i>      // so we need to use a sslect instead to handle these properly.</i></td></tr>
<tr><th id="122">122</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="14DstReg" title='DstReg' data-type='llvm::Register' data-ref="14DstReg" data-ref-filename="14DstReg">DstReg</dfn> = <a class="local col2 ref" href="#12MI" title='MI' data-ref="12MI" data-ref-filename="12MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="123">123</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="15SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="15SrcReg" data-ref-filename="15SrcReg">SrcReg</dfn> = <a class="local col2 ref" href="#12MI" title='MI' data-ref="12MI" data-ref-filename="12MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="124">124</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col6 decl" id="16SrcBank" title='SrcBank' data-type='const llvm::RegisterBank *' data-ref="16SrcBank" data-ref-filename="16SrcBank">SrcBank</dfn> = <a class="tu member field" href="#(anonymousnamespace)::ApplyRegBankMapping::RBI" title='(anonymous namespace)::ApplyRegBankMapping::RBI' data-use='m' data-ref="(anonymousnamespace)::ApplyRegBankMapping::RBI" data-ref-filename="(anonymousnamespace)..ApplyRegBankMapping..RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#15SrcReg" title='SrcReg' data-ref="15SrcReg" data-ref-filename="15SrcReg">SrcReg</a>, <a class="tu member field" href="#(anonymousnamespace)::ApplyRegBankMapping::MRI" title='(anonymous namespace)::ApplyRegBankMapping::MRI' data-use='r' data-ref="(anonymousnamespace)::ApplyRegBankMapping::MRI" data-ref-filename="(anonymousnamespace)..ApplyRegBankMapping..MRI">MRI</a>, *<a class="tu member field" href="#(anonymousnamespace)::ApplyRegBankMapping::RBI" title='(anonymous namespace)::ApplyRegBankMapping::RBI' data-use='m' data-ref="(anonymousnamespace)::ApplyRegBankMapping::RBI" data-ref-filename="(anonymousnamespace)..ApplyRegBankMapping..RBI">RBI</a>.<a class="ref field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="125">125</th><td>      <b>if</b> (<a class="local col6 ref" href="#16SrcBank" title='SrcBank' data-ref="16SrcBank" data-ref-filename="16SrcBank">SrcBank</a> == &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBank" title='llvm::AMDGPU::VCCRegBank' data-ref="llvm::AMDGPU::VCCRegBank" data-ref-filename="llvm..AMDGPU..VCCRegBank">VCCRegBank</a>) {</td></tr>
<tr><th id="126">126</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col7 decl" id="17S32" title='S32' data-type='const llvm::LLT' data-ref="17S32" data-ref-filename="17S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="127">127</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MRI.getType(SrcReg) == LLT::scalar(<var>1</var>));</td></tr>
<tr><th id="128">128</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MRI.getType(DstReg) == S32);</td></tr>
<tr><th id="129">129</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(NewBank == &amp;AMDGPU::VGPRRegBank);</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td>        <i>// Replace the extension with a select, which really uses the boolean</i></td></tr>
<tr><th id="132">132</th><td><i>        // source.</i></td></tr>
<tr><th id="133">133</th><td>        <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col8 decl" id="18B" title='B' data-type='llvm::MachineIRBuilder' data-ref="18B" data-ref-filename="18B">B</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col2 ref" href="#12MI" title='MI' data-ref="12MI" data-ref-filename="12MI">MI</a>);</td></tr>
<tr><th id="134">134</th><td>        <em>auto</em> <dfn class="local col9 decl" id="19True" title='True' data-type='llvm::MachineInstrBuilder' data-ref="19True" data-ref-filename="19True">True</dfn> = <a class="local col8 ref" href="#18B" title='B' data-ref="18B" data-ref-filename="18B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#17S32" title='S32' data-ref="17S32" data-ref-filename="17S32">S32</a>, <a class="local col3 ref" href="#13Opc" title='Opc' data-ref="13Opc" data-ref-filename="13Opc">Opc</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_SEXT" title='llvm::AMDGPU::G_SEXT' data-ref="llvm::AMDGPU::G_SEXT" data-ref-filename="llvm..AMDGPU..G_SEXT">G_SEXT</a> ? -<var>1</var> : <var>1</var>);</td></tr>
<tr><th id="135">135</th><td>        <em>auto</em> <dfn class="local col0 decl" id="20False" title='False' data-type='llvm::MachineInstrBuilder' data-ref="20False" data-ref-filename="20False">False</dfn> = <a class="local col8 ref" href="#18B" title='B' data-ref="18B" data-ref-filename="18B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#17S32" title='S32' data-ref="17S32" data-ref-filename="17S32">S32</a>, <var>0</var>);</td></tr>
<tr><th id="136">136</th><td>        <a class="local col8 ref" href="#18B" title='B' data-ref="18B" data-ref-filename="18B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildSelect' data-ref="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE">buildSelect</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col4 ref" href="#14DstReg" title='DstReg' data-ref="14DstReg" data-ref-filename="14DstReg">DstReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col5 ref" href="#15SrcReg" title='SrcReg' data-ref="15SrcReg" data-ref-filename="15SrcReg">SrcReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col9 ref" href="#19True" title='True' data-ref="19True" data-ref-filename="19True">True</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col0 ref" href="#20False" title='False' data-ref="20False" data-ref-filename="20False">False</a>);</td></tr>
<tr><th id="137">137</th><td>        <a class="tu member field" href="#(anonymousnamespace)::ApplyRegBankMapping::MRI" title='(anonymous namespace)::ApplyRegBankMapping::MRI' data-use='m' data-ref="(anonymousnamespace)::ApplyRegBankMapping::MRI" data-ref-filename="(anonymousnamespace)..ApplyRegBankMapping..MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="local col9 ref" href="#19True" title='True' data-ref="19True" data-ref-filename="19True">True</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>), *<a class="tu member field" href="#(anonymousnamespace)::ApplyRegBankMapping::NewBank" title='(anonymous namespace)::ApplyRegBankMapping::NewBank' data-use='r' data-ref="(anonymousnamespace)::ApplyRegBankMapping::NewBank" data-ref-filename="(anonymousnamespace)..ApplyRegBankMapping..NewBank">NewBank</a>);</td></tr>
<tr><th id="138">138</th><td>        <a class="tu member field" href="#(anonymousnamespace)::ApplyRegBankMapping::MRI" title='(anonymous namespace)::ApplyRegBankMapping::MRI' data-use='m' data-ref="(anonymousnamespace)::ApplyRegBankMapping::MRI" data-ref-filename="(anonymousnamespace)..ApplyRegBankMapping..MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="local col0 ref" href="#20False" title='False' data-ref="20False" data-ref-filename="20False">False</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>), *<a class="tu member field" href="#(anonymousnamespace)::ApplyRegBankMapping::NewBank" title='(anonymous namespace)::ApplyRegBankMapping::NewBank' data-use='r' data-ref="(anonymousnamespace)::ApplyRegBankMapping::NewBank" data-ref-filename="(anonymousnamespace)..ApplyRegBankMapping..NewBank">NewBank</a>);</td></tr>
<tr><th id="139">139</th><td>        <a class="local col2 ref" href="#12MI" title='MI' data-ref="12MI" data-ref-filename="12MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="140">140</th><td>      }</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!MRI.getRegClassOrRegBank(DstReg));</td></tr>
<tr><th id="143">143</th><td>      <a class="tu member field" href="#(anonymousnamespace)::ApplyRegBankMapping::MRI" title='(anonymous namespace)::ApplyRegBankMapping::MRI' data-use='m' data-ref="(anonymousnamespace)::ApplyRegBankMapping::MRI" data-ref-filename="(anonymousnamespace)..ApplyRegBankMapping..MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#14DstReg" title='DstReg' data-ref="14DstReg" data-ref-filename="14DstReg">DstReg</a>, *<a class="tu member field" href="#(anonymousnamespace)::ApplyRegBankMapping::NewBank" title='(anonymous namespace)::ApplyRegBankMapping::NewBank' data-use='r' data-ref="(anonymousnamespace)::ApplyRegBankMapping::NewBank" data-ref-filename="(anonymousnamespace)..ApplyRegBankMapping..NewBank">NewBank</a>);</td></tr>
<tr><th id="144">144</th><td>      <b>return</b>;</td></tr>
<tr><th id="145">145</th><td>    }</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td><u>#<span data-ppcond="147">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="148">148</th><td>    <b>if</b> (Opc == AMDGPU::G_TRUNC) {</td></tr>
<tr><th id="149">149</th><td>      Register DstReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="150">150</th><td>      <em>const</em> RegisterBank *DstBank = RBI.getRegBank(DstReg, MRI, *RBI.TRI);</td></tr>
<tr><th id="151">151</th><td>      assert(DstBank != &amp;AMDGPU::VCCRegBank);</td></tr>
<tr><th id="152">152</th><td>    }</td></tr>
<tr><th id="153">153</th><td><u>#<span data-ppcond="147">endif</span></u></td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="21Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="21Op" data-ref-filename="21Op">Op</dfn> : <a class="local col2 ref" href="#12MI" title='MI' data-ref="12MI" data-ref-filename="12MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv" data-ref-filename="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="156">156</th><td>      <b>if</b> (!<a class="local col1 ref" href="#21Op" title='Op' data-ref="21Op" data-ref-filename="21Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="157">157</th><td>        <b>continue</b>;</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td>      <i>// We may see physical registers if building a real MI</i></td></tr>
<tr><th id="160">160</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="22Reg" title='Reg' data-type='llvm::Register' data-ref="22Reg" data-ref-filename="22Reg">Reg</dfn> = <a class="local col1 ref" href="#21Op" title='Op' data-ref="21Op" data-ref-filename="21Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="161">161</th><td>      <b>if</b> (<a class="local col2 ref" href="#22Reg" title='Reg' data-ref="22Reg" data-ref-filename="22Reg">Reg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register10isPhysicalEv" title='llvm::Register::isPhysical' data-ref="_ZNK4llvm8Register10isPhysicalEv" data-ref-filename="_ZNK4llvm8Register10isPhysicalEv">isPhysical</a>() || <a class="ref fn fake" href="../../../include/llvm/ADT/PointerUnion.h.html#_ZNK4llvm12PointerUnioncvbEv" title='llvm::PointerUnion::operator bool' data-ref="_ZNK4llvm12PointerUnioncvbEv" data-ref-filename="_ZNK4llvm12PointerUnioncvbEv"></a><a class="tu member field" href="#(anonymousnamespace)::ApplyRegBankMapping::MRI" title='(anonymous namespace)::ApplyRegBankMapping::MRI' data-use='m' data-ref="(anonymousnamespace)::ApplyRegBankMapping::MRI" data-ref-filename="(anonymousnamespace)..ApplyRegBankMapping..MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20getRegClassOrRegBankENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClassOrRegBank' data-ref="_ZNK4llvm19MachineRegisterInfo20getRegClassOrRegBankENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo20getRegClassOrRegBankENS_8RegisterE">getRegClassOrRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#22Reg" title='Reg' data-ref="22Reg" data-ref-filename="22Reg">Reg</a>))</td></tr>
<tr><th id="162">162</th><td>        <b>continue</b>;</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col3 decl" id="23RB" title='RB' data-type='const llvm::RegisterBank *' data-ref="23RB" data-ref-filename="23RB">RB</dfn> = <a class="tu member field" href="#(anonymousnamespace)::ApplyRegBankMapping::NewBank" title='(anonymous namespace)::ApplyRegBankMapping::NewBank' data-use='r' data-ref="(anonymousnamespace)::ApplyRegBankMapping::NewBank" data-ref-filename="(anonymousnamespace)..ApplyRegBankMapping..NewBank">NewBank</a>;</td></tr>
<tr><th id="165">165</th><td>      <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::ApplyRegBankMapping::MRI" title='(anonymous namespace)::ApplyRegBankMapping::MRI' data-use='m' data-ref="(anonymousnamespace)::ApplyRegBankMapping::MRI" data-ref-filename="(anonymousnamespace)..ApplyRegBankMapping..MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#22Reg" title='Reg' data-ref="22Reg" data-ref-filename="22Reg">Reg</a>) <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>1</var>)) {</td></tr>
<tr><th id="166">166</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(NewBank == &amp;AMDGPU::VGPRRegBank &amp;&amp;</td></tr>
<tr><th id="167">167</th><td>               <q>"s1 operands should only be used for vector bools"</q>);</td></tr>
<tr><th id="168">168</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((MI.getOpcode() != AMDGPU::G_TRUNC &amp;&amp;</td></tr>
<tr><th id="169">169</th><td>                MI.getOpcode() != AMDGPU::G_ANYEXT) &amp;&amp;</td></tr>
<tr><th id="170">170</th><td>               <q>"not expecting legalization artifacts here"</q>);</td></tr>
<tr><th id="171">171</th><td>        <a class="local col3 ref" href="#23RB" title='RB' data-ref="23RB" data-ref-filename="23RB">RB</a> = &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBank" title='llvm::AMDGPU::VCCRegBank' data-ref="llvm::AMDGPU::VCCRegBank" data-ref-filename="llvm..AMDGPU..VCCRegBank">VCCRegBank</a>;</td></tr>
<tr><th id="172">172</th><td>      }</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td>      <a class="tu member field" href="#(anonymousnamespace)::ApplyRegBankMapping::MRI" title='(anonymous namespace)::ApplyRegBankMapping::MRI' data-use='m' data-ref="(anonymousnamespace)::ApplyRegBankMapping::MRI" data-ref-filename="(anonymousnamespace)..ApplyRegBankMapping..MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#22Reg" title='Reg' data-ref="22Reg" data-ref-filename="22Reg">Reg</a>, *<a class="local col3 ref" href="#23RB" title='RB' data-ref="23RB" data-ref-filename="23RB">RB</a>);</td></tr>
<tr><th id="175">175</th><td>    }</td></tr>
<tr><th id="176">176</th><td>  }</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td>  <em>void</em> <dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_119ApplyRegBankMapping12erasingInstrERN4llvm12MachineInstrE" title='(anonymous namespace)::ApplyRegBankMapping::erasingInstr' data-type='void (anonymous namespace)::ApplyRegBankMapping::erasingInstr(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_119ApplyRegBankMapping12erasingInstrERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_119ApplyRegBankMapping12erasingInstrERN4llvm12MachineInstrE">erasingInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="24MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="24MI" data-ref-filename="24MI">MI</dfn>) override {}</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>  <em>void</em> <dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_119ApplyRegBankMapping12createdInstrERN4llvm12MachineInstrE" title='(anonymous namespace)::ApplyRegBankMapping::createdInstr' data-type='void (anonymous namespace)::ApplyRegBankMapping::createdInstr(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_119ApplyRegBankMapping12createdInstrERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_119ApplyRegBankMapping12createdInstrERN4llvm12MachineInstrE">createdInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="25MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="25MI" data-ref-filename="25MI">MI</dfn>) override {</td></tr>
<tr><th id="181">181</th><td>    <i>// At this point, the instruction was just inserted and has no operands.</i></td></tr>
<tr><th id="182">182</th><td>    <a class="tu member field" href="#(anonymousnamespace)::ApplyRegBankMapping::NewInsts" title='(anonymous namespace)::ApplyRegBankMapping::NewInsts' data-use='m' data-ref="(anonymousnamespace)::ApplyRegBankMapping::NewInsts" data-ref-filename="(anonymousnamespace)..ApplyRegBankMapping..NewInsts">NewInsts</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>);</td></tr>
<tr><th id="183">183</th><td>  }</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td>  <em>void</em> <dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_119ApplyRegBankMapping13changingInstrERN4llvm12MachineInstrE" title='(anonymous namespace)::ApplyRegBankMapping::changingInstr' data-type='void (anonymous namespace)::ApplyRegBankMapping::changingInstr(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_119ApplyRegBankMapping13changingInstrERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_119ApplyRegBankMapping13changingInstrERN4llvm12MachineInstrE">changingInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="26MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="26MI" data-ref-filename="26MI">MI</dfn>) override {}</td></tr>
<tr><th id="186">186</th><td>  <em>void</em> <dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_119ApplyRegBankMapping12changedInstrERN4llvm12MachineInstrE" title='(anonymous namespace)::ApplyRegBankMapping::changedInstr' data-type='void (anonymous namespace)::ApplyRegBankMapping::changedInstr(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_119ApplyRegBankMapping12changedInstrERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_119ApplyRegBankMapping12changedInstrERN4llvm12MachineInstrE">changedInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="27MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="27MI" data-ref-filename="27MI">MI</dfn>) override {</td></tr>
<tr><th id="187">187</th><td>    <i>// FIXME: In principle we should probably add the instruction to NewInsts,</i></td></tr>
<tr><th id="188">188</th><td><i>    // but the way the LegalizerHelper uses the observer, we will always see the</i></td></tr>
<tr><th id="189">189</th><td><i>    // registers we need to set the regbank on also referenced in a new</i></td></tr>
<tr><th id="190">190</th><td><i>    // instruction.</i></td></tr>
<tr><th id="191">191</th><td>  }</td></tr>
<tr><th id="192">192</th><td>};</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>}</td></tr>
<tr><th id="195">195</th><td><a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo" data-ref-filename="llvm..AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="decl def fn" id="_ZN4llvm22AMDGPURegisterBankInfoC1ERKNS_12GCNSubtargetE" title='llvm::AMDGPURegisterBankInfo::AMDGPURegisterBankInfo' data-ref="_ZN4llvm22AMDGPURegisterBankInfoC1ERKNS_12GCNSubtargetE" data-ref-filename="_ZN4llvm22AMDGPURegisterBankInfoC1ERKNS_12GCNSubtargetE">AMDGPURegisterBankInfo</dfn>(<em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col8 decl" id="28ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="28ST" data-ref-filename="28ST">ST</dfn>)</td></tr>
<tr><th id="196">196</th><td>    : <a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPUGenRegisterBankInfo" title='llvm::AMDGPUGenRegisterBankInfo' data-ref="llvm::AMDGPUGenRegisterBankInfo" data-ref-filename="llvm..AMDGPUGenRegisterBankInfo">AMDGPUGenRegisterBankInfo</a><a class="ref fn" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#_ZN4llvm25AMDGPUGenRegisterBankInfoC1Ev" title='llvm::AMDGPUGenRegisterBankInfo::AMDGPUGenRegisterBankInfo' data-ref="_ZN4llvm25AMDGPUGenRegisterBankInfoC1Ev" data-ref-filename="_ZN4llvm25AMDGPUGenRegisterBankInfoC1Ev">(</a>),</td></tr>
<tr><th id="197">197</th><td>      <a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::Subtarget" title='llvm::AMDGPURegisterBankInfo::Subtarget' data-ref="llvm::AMDGPURegisterBankInfo::Subtarget" data-ref-filename="llvm..AMDGPURegisterBankInfo..Subtarget">Subtarget</a>(<a class="local col8 ref" href="#28ST" title='ST' data-ref="28ST" data-ref-filename="28ST">ST</a>),</td></tr>
<tr><th id="198">198</th><td>      <a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>(<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::Subtarget" title='llvm::AMDGPURegisterBankInfo::Subtarget' data-ref="llvm::AMDGPURegisterBankInfo::Subtarget" data-ref-filename="llvm..AMDGPURegisterBankInfo..Subtarget">Subtarget</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>()),</td></tr>
<tr><th id="199">199</th><td>      <a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TII" title='llvm::AMDGPURegisterBankInfo::TII' data-ref="llvm::AMDGPURegisterBankInfo::TII" data-ref-filename="llvm..AMDGPURegisterBankInfo..TII">TII</a>(<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::Subtarget" title='llvm::AMDGPURegisterBankInfo::Subtarget' data-ref="llvm::AMDGPURegisterBankInfo::Subtarget" data-ref-filename="llvm..AMDGPURegisterBankInfo..Subtarget">Subtarget</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>()) {</td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td>  <i>// HACK: Until this is fully tablegen'd.</i></td></tr>
<tr><th id="202">202</th><td>  <em>static</em> <span class="namespace">llvm::</span><a class="typedef" href="../../../include/llvm/Support/Threading.h.html#llvm::once_flag" title='llvm::once_flag' data-type='std::once_flag' data-ref="llvm::once_flag" data-ref-filename="llvm..once_flag">once_flag</a> <span class='ref fn fake' title='std::once_flag::once_flag' data-ref="_ZNSt9once_flagC1Ev" data-ref-filename="_ZNSt9once_flagC1Ev"></span><dfn class="local col9 decl" id="29InitializeRegisterBankFlag" title='InitializeRegisterBankFlag' data-type='llvm::once_flag' data-ref="29InitializeRegisterBankFlag" data-ref-filename="29InitializeRegisterBankFlag">InitializeRegisterBankFlag</dfn>;</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td>  <em>static</em> <em>auto</em> <dfn class="local col0 decl" id="30InitializeRegisterBankOnce" title='InitializeRegisterBankOnce' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp:204:44)' data-ref="30InitializeRegisterBankOnce" data-ref-filename="30InitializeRegisterBankOnce">InitializeRegisterBankOnce</dfn> = [<b>this</b>]() {</td></tr>
<tr><th id="205">205</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(&amp;getRegBank(AMDGPU::SGPRRegBankID) == &amp;AMDGPU::SGPRRegBank &amp;&amp;</td></tr>
<tr><th id="206">206</th><td>           &amp;getRegBank(AMDGPU::VGPRRegBankID) == &amp;AMDGPU::VGPRRegBank &amp;&amp;</td></tr>
<tr><th id="207">207</th><td>           &amp;getRegBank(AMDGPU::AGPRRegBankID) == &amp;AMDGPU::AGPRRegBank);</td></tr>
<tr><th id="208">208</th><td>    (<em>void</em>)<b>this</b>;</td></tr>
<tr><th id="209">209</th><td>  };</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td>  <span class="namespace">llvm::</span><a class="tu ref fn" href="../../../include/llvm/Support/Threading.h.html#_ZN4llvm9call_onceERSt9once_flagOT_DpOT0_" title='llvm::call_once' data-use='c' data-ref="_ZN4llvm9call_onceERSt9once_flagOT_DpOT0_" data-ref-filename="_ZN4llvm9call_onceERSt9once_flagOT_DpOT0_">call_once</a>(<span class='refarg'><a class="local col9 ref" href="#29InitializeRegisterBankFlag" title='InitializeRegisterBankFlag' data-ref="29InitializeRegisterBankFlag" data-ref-filename="29InitializeRegisterBankFlag">InitializeRegisterBankFlag</a></span>, <span class='refarg'><a class="local col0 ref" href="#30InitializeRegisterBankOnce" title='InitializeRegisterBankOnce' data-ref="30InitializeRegisterBankOnce" data-ref-filename="30InitializeRegisterBankOnce">InitializeRegisterBankOnce</a></span>);</td></tr>
<tr><th id="212">212</th><td>}</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL20isVectorRegisterBankRKN4llvm12RegisterBankE" title='isVectorRegisterBank' data-type='bool isVectorRegisterBank(const llvm::RegisterBank &amp; Bank)' data-ref="_ZL20isVectorRegisterBankRKN4llvm12RegisterBankE" data-ref-filename="_ZL20isVectorRegisterBankRKN4llvm12RegisterBankE">isVectorRegisterBank</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;<dfn class="local col1 decl" id="31Bank" title='Bank' data-type='const llvm::RegisterBank &amp;' data-ref="31Bank" data-ref-filename="31Bank">Bank</dfn>) {</td></tr>
<tr><th id="215">215</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="32BankID" title='BankID' data-type='unsigned int' data-ref="32BankID" data-ref-filename="32BankID">BankID</dfn> = <a class="local col1 ref" href="#31Bank" title='Bank' data-ref="31Bank" data-ref-filename="31Bank">Bank</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>();</td></tr>
<tr><th id="216">216</th><td>  <b>return</b> <a class="local col2 ref" href="#32BankID" title='BankID' data-ref="32BankID" data-ref-filename="32BankID">BankID</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a> || <a class="local col2 ref" href="#32BankID" title='BankID' data-ref="32BankID" data-ref-filename="32BankID">BankID</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::AGPRRegBankID" title='llvm::AMDGPU::AGPRRegBankID' data-ref="llvm::AMDGPU::AGPRRegBankID" data-ref-filename="llvm..AMDGPU..AGPRRegBankID">AGPRRegBankID</a>;</td></tr>
<tr><th id="217">217</th><td>}</td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td><em>unsigned</em> <a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo" data-ref-filename="llvm..AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm22AMDGPURegisterBankInfo8copyCostERKNS_12RegisterBankES3_j" title='llvm::AMDGPURegisterBankInfo::copyCost' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo8copyCostERKNS_12RegisterBankES3_j" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo8copyCostERKNS_12RegisterBankES3_j">copyCost</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;<dfn class="local col3 decl" id="33Dst" title='Dst' data-type='const llvm::RegisterBank &amp;' data-ref="33Dst" data-ref-filename="33Dst">Dst</dfn>,</td></tr>
<tr><th id="220">220</th><td>                                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;<dfn class="local col4 decl" id="34Src" title='Src' data-type='const llvm::RegisterBank &amp;' data-ref="34Src" data-ref-filename="34Src">Src</dfn>,</td></tr>
<tr><th id="221">221</th><td>                                          <em>unsigned</em> <dfn class="local col5 decl" id="35Size" title='Size' data-type='unsigned int' data-ref="35Size" data-ref-filename="35Size">Size</dfn>) <em>const</em> {</td></tr>
<tr><th id="222">222</th><td>  <i>// TODO: Should there be a UniformVGPRRegBank which can use readfirstlane?</i></td></tr>
<tr><th id="223">223</th><td>  <b>if</b> (<a class="local col3 ref" href="#33Dst" title='Dst' data-ref="33Dst" data-ref-filename="33Dst">Dst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a> &amp;&amp;</td></tr>
<tr><th id="224">224</th><td>      (<a class="tu ref fn" href="#_ZL20isVectorRegisterBankRKN4llvm12RegisterBankE" title='isVectorRegisterBank' data-use='c' data-ref="_ZL20isVectorRegisterBankRKN4llvm12RegisterBankE" data-ref-filename="_ZL20isVectorRegisterBankRKN4llvm12RegisterBankE">isVectorRegisterBank</a>(<a class="local col4 ref" href="#34Src" title='Src' data-ref="34Src" data-ref-filename="34Src">Src</a>) || <a class="local col4 ref" href="#34Src" title='Src' data-ref="34Src" data-ref-filename="34Src">Src</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBankID" title='llvm::AMDGPU::VCCRegBankID' data-ref="llvm::AMDGPU::VCCRegBankID" data-ref-filename="llvm..AMDGPU..VCCRegBankID">VCCRegBankID</a>)) {</td></tr>
<tr><th id="225">225</th><td>    <b>return</b> <span class="namespace">std::</span><span class='type' title='std::numeric_limits' data-ref="std::numeric_limits" data-ref-filename="std..numeric_limits">numeric_limits</span>&lt;<em>unsigned</em>&gt;::<span class='ref fn' title='std::numeric_limits&lt;unsigned int&gt;::max' data-ref="_ZNSt14numeric_limitsIjE3maxEv" data-ref-filename="_ZNSt14numeric_limitsIjE3maxEv">max</span>();</td></tr>
<tr><th id="226">226</th><td>  }</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td>  <i>// Bool values are tricky, because the meaning is based on context. The SCC</i></td></tr>
<tr><th id="229">229</th><td><i>  // and VCC banks are for the natural scalar and vector conditions produced by</i></td></tr>
<tr><th id="230">230</th><td><i>  // a compare.</i></td></tr>
<tr><th id="231">231</th><td><i>  //</i></td></tr>
<tr><th id="232">232</th><td><i>  // Legalization doesn't know about the necessary context, so an s1 use may</i></td></tr>
<tr><th id="233">233</th><td><i>  // have been a truncate from an arbitrary value, in which case a copy (lowered</i></td></tr>
<tr><th id="234">234</th><td><i>  // as a compare with 0) needs to be inserted.</i></td></tr>
<tr><th id="235">235</th><td>  <b>if</b> (<a class="local col5 ref" href="#35Size" title='Size' data-ref="35Size" data-ref-filename="35Size">Size</a> == <var>1</var> &amp;&amp;</td></tr>
<tr><th id="236">236</th><td>      (<a class="local col3 ref" href="#33Dst" title='Dst' data-ref="33Dst" data-ref-filename="33Dst">Dst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>) &amp;&amp;</td></tr>
<tr><th id="237">237</th><td>      (<a class="tu ref fn" href="#_ZL20isVectorRegisterBankRKN4llvm12RegisterBankE" title='isVectorRegisterBank' data-use='c' data-ref="_ZL20isVectorRegisterBankRKN4llvm12RegisterBankE" data-ref-filename="_ZL20isVectorRegisterBankRKN4llvm12RegisterBankE">isVectorRegisterBank</a>(<a class="local col4 ref" href="#34Src" title='Src' data-ref="34Src" data-ref-filename="34Src">Src</a>) ||</td></tr>
<tr><th id="238">238</th><td>       <a class="local col4 ref" href="#34Src" title='Src' data-ref="34Src" data-ref-filename="34Src">Src</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a> ||</td></tr>
<tr><th id="239">239</th><td>       <a class="local col4 ref" href="#34Src" title='Src' data-ref="34Src" data-ref-filename="34Src">Src</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBankID" title='llvm::AMDGPU::VCCRegBankID' data-ref="llvm::AMDGPU::VCCRegBankID" data-ref-filename="llvm..AMDGPU..VCCRegBankID">VCCRegBankID</a>))</td></tr>
<tr><th id="240">240</th><td>    <b>return</b> <span class="namespace">std::</span><span class='type' title='std::numeric_limits' data-ref="std::numeric_limits" data-ref-filename="std..numeric_limits">numeric_limits</span>&lt;<em>unsigned</em>&gt;::<span class='ref fn' title='std::numeric_limits&lt;unsigned int&gt;::max' data-ref="_ZNSt14numeric_limitsIjE3maxEv" data-ref-filename="_ZNSt14numeric_limitsIjE3maxEv">max</span>();</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td>  <i>// There is no direct copy between AGPRs.</i></td></tr>
<tr><th id="243">243</th><td>  <b>if</b> (<a class="local col3 ref" href="#33Dst" title='Dst' data-ref="33Dst" data-ref-filename="33Dst">Dst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::AGPRRegBankID" title='llvm::AMDGPU::AGPRRegBankID' data-ref="llvm::AMDGPU::AGPRRegBankID" data-ref-filename="llvm..AMDGPU..AGPRRegBankID">AGPRRegBankID</a> &amp;&amp;</td></tr>
<tr><th id="244">244</th><td>      <a class="local col4 ref" href="#34Src" title='Src' data-ref="34Src" data-ref-filename="34Src">Src</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::AGPRRegBankID" title='llvm::AMDGPU::AGPRRegBankID' data-ref="llvm::AMDGPU::AGPRRegBankID" data-ref-filename="llvm..AMDGPU..AGPRRegBankID">AGPRRegBankID</a>)</td></tr>
<tr><th id="245">245</th><td>    <b>return</b> <var>4</var>;</td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo" data-ref-filename="llvm..RegisterBankInfo">RegisterBankInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo8copyCostERKNS_12RegisterBankES3_j" title='llvm::RegisterBankInfo::copyCost' data-ref="_ZNK4llvm16RegisterBankInfo8copyCostERKNS_12RegisterBankES3_j" data-ref-filename="_ZNK4llvm16RegisterBankInfo8copyCostERKNS_12RegisterBankES3_j">copyCost</a>(<a class="local col3 ref" href="#33Dst" title='Dst' data-ref="33Dst" data-ref-filename="33Dst">Dst</a>, <a class="local col4 ref" href="#34Src" title='Src' data-ref="34Src" data-ref-filename="34Src">Src</a>, <a class="local col5 ref" href="#35Size" title='Size' data-ref="35Size" data-ref-filename="35Size">Size</a>);</td></tr>
<tr><th id="248">248</th><td>}</td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td><em>unsigned</em> <a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo" data-ref-filename="llvm..AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm22AMDGPURegisterBankInfo16getBreakDownCostERKNS_16RegisterBankInfo12ValueMappingEPKNS_12RegisterBankE" title='llvm::AMDGPURegisterBankInfo::getBreakDownCost' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getBreakDownCostERKNS_16RegisterBankInfo12ValueMappingEPKNS_12RegisterBankE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getBreakDownCostERKNS_16RegisterBankInfo12ValueMappingEPKNS_12RegisterBankE">getBreakDownCost</dfn>(</td></tr>
<tr><th id="251">251</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping" data-ref-filename="llvm..RegisterBankInfo..ValueMapping">ValueMapping</a> &amp;<dfn class="local col6 decl" id="36ValMapping" title='ValMapping' data-type='const llvm::RegisterBankInfo::ValueMapping &amp;' data-ref="36ValMapping" data-ref-filename="36ValMapping">ValMapping</dfn>,</td></tr>
<tr><th id="252">252</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col7 decl" id="37CurBank" title='CurBank' data-type='const llvm::RegisterBank *' data-ref="37CurBank" data-ref-filename="37CurBank">CurBank</dfn>) <em>const</em> {</td></tr>
<tr><th id="253">253</th><td>  <i>// Check if this is a breakdown for G_LOAD to move the pointer from SGPR to</i></td></tr>
<tr><th id="254">254</th><td><i>  // VGPR.</i></td></tr>
<tr><th id="255">255</th><td><i>  // FIXME: Is there a better way to do this?</i></td></tr>
<tr><th id="256">256</th><td>  <b>if</b> (<a class="local col6 ref" href="#36ValMapping" title='ValMapping' data-ref="36ValMapping" data-ref-filename="36ValMapping">ValMapping</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::NumBreakDowns" title='llvm::RegisterBankInfo::ValueMapping::NumBreakDowns' data-ref="llvm::RegisterBankInfo::ValueMapping::NumBreakDowns" data-ref-filename="llvm..RegisterBankInfo..ValueMapping..NumBreakDowns">NumBreakDowns</a> &gt;= <var>2</var> || <a class="local col6 ref" href="#36ValMapping" title='ValMapping' data-ref="36ValMapping" data-ref-filename="36ValMapping">ValMapping</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::BreakDown" title='llvm::RegisterBankInfo::ValueMapping::BreakDown' data-ref="llvm::RegisterBankInfo::ValueMapping::BreakDown" data-ref-filename="llvm..RegisterBankInfo..ValueMapping..BreakDown">BreakDown</a>[<var>0</var>].<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::Length" title='llvm::RegisterBankInfo::PartialMapping::Length' data-ref="llvm::RegisterBankInfo::PartialMapping::Length" data-ref-filename="llvm..RegisterBankInfo..PartialMapping..Length">Length</a> &gt;= <var>64</var>)</td></tr>
<tr><th id="257">257</th><td>    <b>return</b> <var>10</var>; <i>// This is expensive.</i></td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(ValMapping.NumBreakDowns == <var>2</var> &amp;&amp;</td></tr>
<tr><th id="260">260</th><td>         ValMapping.BreakDown[<var>0</var>].Length == <var>32</var> &amp;&amp;</td></tr>
<tr><th id="261">261</th><td>         ValMapping.BreakDown[<var>0</var>].StartIdx == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="262">262</th><td>         ValMapping.BreakDown[<var>1</var>].Length == <var>32</var> &amp;&amp;</td></tr>
<tr><th id="263">263</th><td>         ValMapping.BreakDown[<var>1</var>].StartIdx == <var>32</var> &amp;&amp;</td></tr>
<tr><th id="264">264</th><td>         ValMapping.BreakDown[<var>0</var>].RegBank == ValMapping.BreakDown[<var>1</var>].RegBank);</td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td>  <i>// 32-bit extract of a 64-bit value is just access of a subregister, so free.</i></td></tr>
<tr><th id="267">267</th><td><i>  // TODO: Cost of 0 hits assert, though it's not clear it's what we really</i></td></tr>
<tr><th id="268">268</th><td><i>  // want.</i></td></tr>
<tr><th id="269">269</th><td><i></i></td></tr>
<tr><th id="270">270</th><td><i>  // TODO: 32-bit insert to a 64-bit SGPR may incur a non-free copy due to SGPR</i></td></tr>
<tr><th id="271">271</th><td><i>  // alignment restrictions, but this probably isn't important.</i></td></tr>
<tr><th id="272">272</th><td>  <b>return</b> <var>1</var>;</td></tr>
<tr><th id="273">273</th><td>}</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;</td></tr>
<tr><th id="276">276</th><td><a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo" data-ref-filename="llvm..AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm22AMDGPURegisterBankInfo22getRegBankFromRegClassERKNS_19TargetRegisterClassENS_3LLTE" title='llvm::AMDGPURegisterBankInfo::getRegBankFromRegClass' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo22getRegBankFromRegClassERKNS_19TargetRegisterClassENS_3LLTE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo22getRegBankFromRegClassERKNS_19TargetRegisterClassENS_3LLTE">getRegBankFromRegClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col8 decl" id="38RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="38RC" data-ref-filename="38RC">RC</dfn>,</td></tr>
<tr><th id="277">277</th><td>                                               <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="39Ty" title='Ty' data-type='llvm::LLT' data-ref="39Ty" data-ref-filename="39Ty">Ty</dfn>) <em>const</em> {</td></tr>
<tr><th id="278">278</th><td>  <b>if</b> (&amp;<a class="local col8 ref" href="#38RC" title='RC' data-ref="38RC" data-ref-filename="38RC">RC</a> == &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_1RegClass" title='llvm::AMDGPU::SReg_1RegClass' data-ref="llvm::AMDGPU::SReg_1RegClass" data-ref-filename="llvm..AMDGPU..SReg_1RegClass">SReg_1RegClass</a>)</td></tr>
<tr><th id="279">279</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBank" title='llvm::AMDGPU::VCCRegBank' data-ref="llvm::AMDGPU::VCCRegBank" data-ref-filename="llvm..AMDGPU..VCCRegBank">VCCRegBank</a>;</td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td>  <i>// We promote real scalar booleans to SReg_32. Any SGPR using s1 is really a</i></td></tr>
<tr><th id="282">282</th><td><i>  // VCC-like use.</i></td></tr>
<tr><th id="283">283</th><td>  <b>if</b> (<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(&amp;<a class="local col8 ref" href="#38RC" title='RC' data-ref="38RC" data-ref-filename="38RC">RC</a>)) {</td></tr>
<tr><th id="284">284</th><td>    <i>// FIXME: This probably came from a copy from a physical register, which</i></td></tr>
<tr><th id="285">285</th><td><i>    // should be inferrrable from the copied to-type. We don't have many boolean</i></td></tr>
<tr><th id="286">286</th><td><i>    // physical register constraints so just assume a normal SGPR for now.</i></td></tr>
<tr><th id="287">287</th><td>    <b>if</b> (!<a class="local col9 ref" href="#39Ty" title='Ty' data-ref="39Ty" data-ref-filename="39Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT7isValidEv" title='llvm::LLT::isValid' data-ref="_ZNK4llvm3LLT7isValidEv" data-ref-filename="_ZNK4llvm3LLT7isValidEv">isValid</a>())</td></tr>
<tr><th id="288">288</th><td>      <b>return</b> <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a>;</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>    <b>return</b> <a class="local col9 ref" href="#39Ty" title='Ty' data-ref="39Ty" data-ref-filename="39Ty">Ty</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>1</var>) ? <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBank" title='llvm::AMDGPU::VCCRegBank' data-ref="llvm::AMDGPU::VCCRegBank" data-ref-filename="llvm..AMDGPU..VCCRegBank">VCCRegBank</a> : <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a>;</td></tr>
<tr><th id="291">291</th><td>  }</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td>  <b>return</b> <a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isAGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isAGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isAGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo11isAGPRClassEPKNS_19TargetRegisterClassE">isAGPRClass</a>(&amp;<a class="local col8 ref" href="#38RC" title='RC' data-ref="38RC" data-ref-filename="38RC">RC</a>) ? <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::AGPRRegBank" title='llvm::AMDGPU::AGPRRegBank' data-ref="llvm::AMDGPU::AGPRRegBank" data-ref-filename="llvm..AMDGPU..AGPRRegBank">AGPRRegBank</a> : <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBank" title='llvm::AMDGPU::VGPRRegBank' data-ref="llvm::AMDGPU::VGPRRegBank" data-ref-filename="llvm..AMDGPU..VGPRRegBank">VGPRRegBank</a>;</td></tr>
<tr><th id="294">294</th><td>}</td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td><b>template</b> &lt;<em>unsigned</em> NumOps&gt;</td></tr>
<tr><th id="297">297</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo" data-ref-filename="llvm..RegisterBankInfo">RegisterBankInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMappings" title='llvm::RegisterBankInfo::InstructionMappings' data-type='SmallVector&lt;const llvm::RegisterBankInfo::InstructionMapping *, 4&gt;' data-ref="llvm::RegisterBankInfo::InstructionMappings" data-ref-filename="llvm..RegisterBankInfo..InstructionMappings">InstructionMappings</a></td></tr>
<tr><th id="298">298</th><td><a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo" data-ref-filename="llvm..AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm22AMDGPURegisterBankInfo19addMappingFromTableERKNS_12MachineInstrERKNS_19MachineRegisterInfoESt5arrayIjXT_EENS_8ArrayRefINS0_14OpRegBankEntryIXT_EEEEE" title='llvm::AMDGPURegisterBankInfo::addMappingFromTable' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo19addMappingFromTableERKNS_12MachineInstrERKNS_19MachineRegisterInfoESt5arrayIjXT_EENS_8ArrayRefINS0_14OpRegBankEntryIXT_EEEEE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo19addMappingFromTableERKNS_12MachineInstrERKNS_19MachineRegisterInfoESt5arrayIjXT_EENS_8ArrayRefINS0_14OpRegBankEntryIXT_EEEEE">addMappingFromTable</dfn>(</td></tr>
<tr><th id="299">299</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="40MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="40MI" data-ref-filename="40MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="41MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="41MRI" data-ref-filename="41MRI">MRI</dfn>,</td></tr>
<tr><th id="300">300</th><td>    <em>const</em> <span class="namespace">std::</span><span class='type' title='std::array' data-ref="std::array" data-ref-filename="std..array">array</span>&lt;<em>unsigned</em>, <a class="tu ref" href="#NumOps" title='NumOps' data-ref="NumOps" data-ref-filename="NumOps">NumOps</a>&gt; <dfn class="local col2 decl" id="42RegSrcOpIdx" title='RegSrcOpIdx' data-type='const std::array&lt;unsigned int, NumOps&gt;' data-ref="42RegSrcOpIdx" data-ref-filename="42RegSrcOpIdx">RegSrcOpIdx</dfn>,</td></tr>
<tr><th id="301">301</th><td>    <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::OpRegBankEntry" title='llvm::AMDGPURegisterBankInfo::OpRegBankEntry' data-ref="llvm::AMDGPURegisterBankInfo::OpRegBankEntry" data-ref-filename="llvm..AMDGPURegisterBankInfo..OpRegBankEntry">OpRegBankEntry</a>&lt;<a class="tu ref" href="#NumOps" title='NumOps' data-ref="NumOps" data-ref-filename="NumOps">NumOps</a>&gt;&gt; <dfn class="local col3 decl" id="43Table" title='Table' data-type='ArrayRef&lt;OpRegBankEntry&lt;NumOps&gt; &gt;' data-ref="43Table" data-ref-filename="43Table">Table</dfn>) <em>const</em> {</td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td>  <a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMappings" title='llvm::RegisterBankInfo::InstructionMappings' data-type='SmallVector&lt;const llvm::RegisterBankInfo::InstructionMapping *, 4&gt;' data-ref="llvm::RegisterBankInfo::InstructionMappings" data-ref-filename="llvm..RegisterBankInfo..InstructionMappings">InstructionMappings</a> <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="44AltMappings" title='AltMappings' data-type='llvm::RegisterBankInfo::InstructionMappings' data-ref="44AltMappings" data-ref-filename="44AltMappings">AltMappings</dfn>;</td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping" data-ref-filename="llvm..RegisterBankInfo..ValueMapping">ValueMapping</a> *, <var>10</var>&gt; <dfn class="local col5 decl" id="45Operands" title='Operands' data-type='SmallVector&lt;const llvm::RegisterBankInfo::ValueMapping *, 10&gt;' data-ref="45Operands" data-ref-filename="45Operands">Operands</dfn><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_" data-ref-filename="_ZN4llvm11SmallVectorC1EmRKT_">(</a><a class="local col0 ref" href="#40MI" title='MI' data-ref="40MI" data-ref-filename="40MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>());</td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="46Sizes" title='Sizes' data-type='unsigned int [NumOps]' data-ref="46Sizes" data-ref-filename="46Sizes">Sizes</dfn>[<a class="tu ref" href="#NumOps" title='NumOps' data-ref="NumOps" data-ref-filename="NumOps">NumOps</a>];</td></tr>
<tr><th id="308">308</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="47I" title='I' data-type='unsigned int' data-ref="47I" data-ref-filename="47I">I</dfn> = <var>0</var>; <a class="local col7 ref" href="#47I" title='I' data-ref="47I" data-ref-filename="47I">I</a> &lt; <a class="tu ref" href="#NumOps" title='NumOps' data-use='r' data-ref="NumOps" data-ref-filename="NumOps">NumOps</a>; ++<a class="local col7 ref" href="#47I" title='I' data-ref="47I" data-ref-filename="47I">I</a>) {</td></tr>
<tr><th id="309">309</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="48Reg" title='Reg' data-type='llvm::Register' data-ref="48Reg" data-ref-filename="48Reg">Reg</dfn> = <a class="local col0 ref" href="#40MI" title='MI' data-ref="40MI" data-ref-filename="40MI">MI</a>.getOperand(<a class="local col2 ref" href="#42RegSrcOpIdx" title='RegSrcOpIdx' data-ref="42RegSrcOpIdx" data-ref-filename="42RegSrcOpIdx">RegSrcOpIdx</a>[<a class="local col7 ref" href="#47I" title='I' data-ref="47I" data-ref-filename="47I">I</a>]).getReg();</td></tr>
<tr><th id="310">310</th><td>    <a class="local col6 ref" href="#46Sizes" title='Sizes' data-ref="46Sizes" data-ref-filename="46Sizes">Sizes</a>[<a class="local col7 ref" href="#47I" title='I' data-ref="47I" data-ref-filename="47I">I</a>] = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getSizeInBits' data-ref="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSizeInBits</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#48Reg" title='Reg' data-ref="48Reg" data-ref-filename="48Reg">Reg</a>, <a class="local col1 ref" href="#41MRI" title='MRI' data-ref="41MRI" data-ref-filename="41MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="311">311</th><td>  }</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="49I" title='I' data-type='unsigned int' data-ref="49I" data-ref-filename="49I">I</dfn> = <var>0</var>, <dfn class="local col0 decl" id="50E" title='E' data-type='unsigned int' data-ref="50E" data-ref-filename="50E">E</dfn> = <a class="local col0 ref" href="#40MI" title='MI' data-ref="40MI" data-ref-filename="40MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr18getNumExplicitDefsEv" title='llvm::MachineInstr::getNumExplicitDefs' data-ref="_ZNK4llvm12MachineInstr18getNumExplicitDefsEv" data-ref-filename="_ZNK4llvm12MachineInstr18getNumExplicitDefsEv">getNumExplicitDefs</a>(); <a class="local col9 ref" href="#49I" title='I' data-ref="49I" data-ref-filename="49I">I</a> != <a class="local col0 ref" href="#50E" title='E' data-ref="50E" data-ref-filename="50E">E</a>; ++<a class="local col9 ref" href="#49I" title='I' data-ref="49I" data-ref-filename="49I">I</a>) {</td></tr>
<tr><th id="314">314</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="51SizeI" title='SizeI' data-type='unsigned int' data-ref="51SizeI" data-ref-filename="51SizeI">SizeI</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getSizeInBits' data-ref="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSizeInBits</a>(<a class="local col0 ref" href="#40MI" title='MI' data-ref="40MI" data-ref-filename="40MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#49I" title='I' data-ref="49I" data-ref-filename="49I">I</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col1 ref" href="#41MRI" title='MRI' data-ref="41MRI" data-ref-filename="41MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="315">315</th><td>    <a class="local col5 ref" href="#45Operands" title='Operands' data-ref="45Operands" data-ref-filename="45Operands">Operands</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#49I" title='I' data-ref="49I" data-ref-filename="49I">I</a>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <a class="local col1 ref" href="#51SizeI" title='SizeI' data-ref="51SizeI" data-ref-filename="51SizeI">SizeI</a>);</td></tr>
<tr><th id="316">316</th><td>  }</td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td>  <i>// getInstrMapping's default mapping uses ID 1, so start at 2.</i></td></tr>
<tr><th id="319">319</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="52MappingID" title='MappingID' data-type='unsigned int' data-ref="52MappingID" data-ref-filename="52MappingID">MappingID</dfn> = <var>2</var>;</td></tr>
<tr><th id="320">320</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col3 decl" id="53Entry" title='Entry' data-type='const auto &amp;' data-ref="53Entry" data-ref-filename="53Entry">Entry</dfn> : <a class="local col3 ref" href="#43Table" title='Table' data-ref="43Table" data-ref-filename="43Table">Table</a>) {</td></tr>
<tr><th id="321">321</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="54I" title='I' data-type='unsigned int' data-ref="54I" data-ref-filename="54I">I</dfn> = <var>0</var>; <a class="local col4 ref" href="#54I" title='I' data-ref="54I" data-ref-filename="54I">I</a> &lt; <a class="tu ref" href="#NumOps" title='NumOps' data-use='r' data-ref="NumOps" data-ref-filename="NumOps">NumOps</a>; ++<a class="local col4 ref" href="#54I" title='I' data-ref="54I" data-ref-filename="54I">I</a>) {</td></tr>
<tr><th id="322">322</th><td>      <em>int</em> <dfn class="local col5 decl" id="55OpIdx" title='OpIdx' data-type='int' data-ref="55OpIdx" data-ref-filename="55OpIdx">OpIdx</dfn> = <a class="local col2 ref" href="#42RegSrcOpIdx" title='RegSrcOpIdx' data-ref="42RegSrcOpIdx" data-ref-filename="42RegSrcOpIdx">RegSrcOpIdx</a>[<a class="local col4 ref" href="#54I" title='I' data-ref="54I" data-ref-filename="54I">I</a>];</td></tr>
<tr><th id="323">323</th><td>      <a class="local col5 ref" href="#45Operands" title='Operands' data-ref="45Operands" data-ref-filename="45Operands">Operands</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#55OpIdx" title='OpIdx' data-ref="55OpIdx" data-ref-filename="55OpIdx">OpIdx</a>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col3 ref" href="#53Entry" title='Entry' data-ref="53Entry" data-ref-filename="53Entry">Entry</a>.RegBanks[<a class="local col4 ref" href="#54I" title='I' data-ref="54I" data-ref-filename="54I">I</a>], <a class="local col6 ref" href="#46Sizes" title='Sizes' data-ref="46Sizes" data-ref-filename="46Sizes">Sizes</a>[<a class="local col4 ref" href="#54I" title='I' data-ref="54I" data-ref-filename="54I">I</a>]);</td></tr>
<tr><th id="324">324</th><td>    }</td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td>    <a class="local col4 ref" href="#44AltMappings" title='AltMappings' data-ref="44AltMappings" data-ref-filename="44AltMappings">AltMappings</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" title='llvm::RegisterBankInfo::getInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj">getInstructionMapping</a>(<a class="local col2 ref" href="#52MappingID" title='MappingID' data-ref="52MappingID" data-ref-filename="52MappingID">MappingID</a>++, <a class="local col3 ref" href="#53Entry" title='Entry' data-ref="53Entry" data-ref-filename="53Entry">Entry</a>.Cost,</td></tr>
<tr><th id="327">327</th><td>                                                 <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE" data-ref-filename="_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE">getOperandsMapping</a>(<a class="local col5 ref" href="#45Operands" title='Operands' data-ref="45Operands" data-ref-filename="45Operands">Operands</a>),</td></tr>
<tr><th id="328">328</th><td>                                                 <a class="local col5 ref" href="#45Operands" title='Operands' data-ref="45Operands" data-ref-filename="45Operands">Operands</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>()));</td></tr>
<tr><th id="329">329</th><td>  }</td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td>  <b>return</b> <a class="local col4 ref" href="#44AltMappings" title='AltMappings' data-ref="44AltMappings" data-ref-filename="44AltMappings">AltMappings</a>;</td></tr>
<tr><th id="332">332</th><td>}</td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo" data-ref-filename="llvm..RegisterBankInfo">RegisterBankInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMappings" title='llvm::RegisterBankInfo::InstructionMappings' data-type='SmallVector&lt;const llvm::RegisterBankInfo::InstructionMapping *, 4&gt;' data-ref="llvm::RegisterBankInfo::InstructionMappings" data-ref-filename="llvm..RegisterBankInfo..InstructionMappings">InstructionMappings</a></td></tr>
<tr><th id="335">335</th><td><a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo" data-ref-filename="llvm..AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm22AMDGPURegisterBankInfo36getInstrAlternativeMappingsIntrinsicERKNS_12MachineInstrERKNS_19MachineRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappingsIntrinsic' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo36getInstrAlternativeMappingsIntrinsicERKNS_12MachineInstrERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo36getInstrAlternativeMappingsIntrinsicERKNS_12MachineInstrERKNS_19MachineRegisterInfoE">getInstrAlternativeMappingsIntrinsic</dfn>(</td></tr>
<tr><th id="336">336</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="56MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="56MI" data-ref-filename="56MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="57MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="57MRI" data-ref-filename="57MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="337">337</th><td>  <b>switch</b> (<a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI" data-ref-filename="56MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getIntrinsicIDEv" title='llvm::MachineInstr::getIntrinsicID' data-ref="_ZNK4llvm12MachineInstr14getIntrinsicIDEv" data-ref-filename="_ZNK4llvm12MachineInstr14getIntrinsicIDEv">getIntrinsicID</a>()) {</td></tr>
<tr><th id="338">338</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_readlane" title='llvm::Intrinsic::amdgcn_readlane' data-ref="llvm::Intrinsic::amdgcn_readlane" data-ref-filename="llvm..Intrinsic..amdgcn_readlane">amdgcn_readlane</a>: {</td></tr>
<tr><th id="339">339</th><td>    <em>static</em> <em>const</em> <a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::OpRegBankEntry" title='llvm::AMDGPURegisterBankInfo::OpRegBankEntry' data-ref="llvm::AMDGPURegisterBankInfo::OpRegBankEntry" data-ref-filename="llvm..AMDGPURegisterBankInfo..OpRegBankEntry">OpRegBankEntry</a>&lt;<var>3</var>&gt; <dfn class="local col8 decl" id="58Table" title='Table' data-type='const OpRegBankEntry&lt;3&gt; [2]' data-ref="58Table" data-ref-filename="58Table">Table</dfn>[<var>2</var>] = {</td></tr>
<tr><th id="340">340</th><td>      <i>// Perfectly legal.</i></td></tr>
<tr><th id="341">341</th><td>      { { <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a> }, <var>1</var> },</td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td>      <i>// Need a readfirstlane for the index.</i></td></tr>
<tr><th id="344">344</th><td>      { { <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a> }, <var>2</var> }</td></tr>
<tr><th id="345">345</th><td>    };</td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td>    <em>const</em> <span class="namespace">std::</span><span class='type' title='std::array' data-ref="std::array" data-ref-filename="std..array">array</span>&lt;<em>unsigned</em>, <var>3</var>&gt; <dfn class="local col9 decl" id="59RegSrcOpIdx" title='RegSrcOpIdx' data-type='const std::array&lt;unsigned int, 3&gt;' data-ref="59RegSrcOpIdx" data-ref-filename="59RegSrcOpIdx">RegSrcOpIdx</dfn> = { { <var>0</var>, <var>2</var>, <var>3</var> } };</td></tr>
<tr><th id="348">348</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo19addMappingFromTableERKNS_12MachineInstrERKNS_19MachineRegisterInfoESt5arrayIjXT_EENS_8ArrayRefINS0_14OpRegBankEntryIXT_EEEEE" title='llvm::AMDGPURegisterBankInfo::addMappingFromTable' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo19addMappingFromTableERKNS_12MachineInstrERKNS_19MachineRegisterInfoESt5arrayIjXT_EENS_8ArrayRefINS0_14OpRegBankEntryIXT_EEEEE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo19addMappingFromTableERKNS_12MachineInstrERKNS_19MachineRegisterInfoESt5arrayIjXT_EENS_8ArrayRefINS0_14OpRegBankEntryIXT_EEEEE">addMappingFromTable</a>&lt;<var>3</var>&gt;(<a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI" data-ref-filename="56MI">MI</a>, <a class="local col7 ref" href="#57MRI" title='MRI' data-ref="57MRI" data-ref-filename="57MRI">MRI</a>, <span class='ref fn fake' title='std::array&lt;unsigned int, 3&gt;::array' data-ref="_ZNSt5arrayIjLm3EEC1ERKS0_" data-ref-filename="_ZNSt5arrayIjLm3EEC1ERKS0_"></span><a class="local col9 ref" href="#59RegSrcOpIdx" title='RegSrcOpIdx' data-ref="59RegSrcOpIdx" data-ref-filename="59RegSrcOpIdx">RegSrcOpIdx</a>, <a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefERAT0__KT_" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefERAT0__KT_" data-ref-filename="_ZN4llvm12makeArrayRefERAT0__KT_">makeArrayRef</a>(<a class="local col8 ref" href="#58Table" title='Table' data-ref="58Table" data-ref-filename="58Table">Table</a>));</td></tr>
<tr><th id="349">349</th><td>  }</td></tr>
<tr><th id="350">350</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_writelane" title='llvm::Intrinsic::amdgcn_writelane' data-ref="llvm::Intrinsic::amdgcn_writelane" data-ref-filename="llvm..Intrinsic..amdgcn_writelane">amdgcn_writelane</a>: {</td></tr>
<tr><th id="351">351</th><td>    <em>static</em> <em>const</em> <a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::OpRegBankEntry" title='llvm::AMDGPURegisterBankInfo::OpRegBankEntry' data-ref="llvm::AMDGPURegisterBankInfo::OpRegBankEntry" data-ref-filename="llvm..AMDGPURegisterBankInfo..OpRegBankEntry">OpRegBankEntry</a>&lt;<var>4</var>&gt; <dfn class="local col0 decl" id="60Table" title='Table' data-type='const OpRegBankEntry&lt;4&gt; [4]' data-ref="60Table" data-ref-filename="60Table">Table</dfn>[<var>4</var>] = {</td></tr>
<tr><th id="352">352</th><td>      <i>// Perfectly legal.</i></td></tr>
<tr><th id="353">353</th><td>      { { <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a> }, <var>1</var> },</td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td>      <i>// Need readfirstlane of first op</i></td></tr>
<tr><th id="356">356</th><td>      { { <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a> }, <var>2</var> },</td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td>      <i>// Need readfirstlane of second op</i></td></tr>
<tr><th id="359">359</th><td>      { { <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a> }, <var>2</var> },</td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td>      <i>// Need readfirstlane of both ops</i></td></tr>
<tr><th id="362">362</th><td>      { { <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a> }, <var>3</var> }</td></tr>
<tr><th id="363">363</th><td>    };</td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td>    <i>// rsrc, voffset, offset</i></td></tr>
<tr><th id="366">366</th><td>    <em>const</em> <span class="namespace">std::</span><span class='type' title='std::array' data-ref="std::array" data-ref-filename="std..array">array</span>&lt;<em>unsigned</em>, <var>4</var>&gt; <dfn class="local col1 decl" id="61RegSrcOpIdx" title='RegSrcOpIdx' data-type='const std::array&lt;unsigned int, 4&gt;' data-ref="61RegSrcOpIdx" data-ref-filename="61RegSrcOpIdx">RegSrcOpIdx</dfn> = { { <var>0</var>, <var>2</var>, <var>3</var>, <var>4</var> } };</td></tr>
<tr><th id="367">367</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo19addMappingFromTableERKNS_12MachineInstrERKNS_19MachineRegisterInfoESt5arrayIjXT_EENS_8ArrayRefINS0_14OpRegBankEntryIXT_EEEEE" title='llvm::AMDGPURegisterBankInfo::addMappingFromTable' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo19addMappingFromTableERKNS_12MachineInstrERKNS_19MachineRegisterInfoESt5arrayIjXT_EENS_8ArrayRefINS0_14OpRegBankEntryIXT_EEEEE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo19addMappingFromTableERKNS_12MachineInstrERKNS_19MachineRegisterInfoESt5arrayIjXT_EENS_8ArrayRefINS0_14OpRegBankEntryIXT_EEEEE">addMappingFromTable</a>&lt;<var>4</var>&gt;(<a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI" data-ref-filename="56MI">MI</a>, <a class="local col7 ref" href="#57MRI" title='MRI' data-ref="57MRI" data-ref-filename="57MRI">MRI</a>, <span class='ref fn fake' title='std::array&lt;unsigned int, 4&gt;::array' data-ref="_ZNSt5arrayIjLm4EEC1ERKS0_" data-ref-filename="_ZNSt5arrayIjLm4EEC1ERKS0_"></span><a class="local col1 ref" href="#61RegSrcOpIdx" title='RegSrcOpIdx' data-ref="61RegSrcOpIdx" data-ref-filename="61RegSrcOpIdx">RegSrcOpIdx</a>, <a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefERAT0__KT_" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefERAT0__KT_" data-ref-filename="_ZN4llvm12makeArrayRefERAT0__KT_">makeArrayRef</a>(<a class="local col0 ref" href="#60Table" title='Table' data-ref="60Table" data-ref-filename="60Table">Table</a>));</td></tr>
<tr><th id="368">368</th><td>  }</td></tr>
<tr><th id="369">369</th><td>  <b>default</b>:</td></tr>
<tr><th id="370">370</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo" data-ref-filename="llvm..RegisterBankInfo">RegisterBankInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE" title='llvm::RegisterBankInfo::getInstrAlternativeMappings' data-ref="_ZNK4llvm16RegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16RegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE">getInstrAlternativeMappings</a>(<a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI" data-ref-filename="56MI">MI</a>);</td></tr>
<tr><th id="371">371</th><td>  }</td></tr>
<tr><th id="372">372</th><td>}</td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo" data-ref-filename="llvm..RegisterBankInfo">RegisterBankInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMappings" title='llvm::RegisterBankInfo::InstructionMappings' data-type='SmallVector&lt;const llvm::RegisterBankInfo::InstructionMapping *, 4&gt;' data-ref="llvm::RegisterBankInfo::InstructionMappings" data-ref-filename="llvm..RegisterBankInfo..InstructionMappings">InstructionMappings</a></td></tr>
<tr><th id="375">375</th><td><a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo" data-ref-filename="llvm..AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm22AMDGPURegisterBankInfo48getInstrAlternativeMappingsIntrinsicWSideEffectsERKNS_12MachineInstrERKNS_19MachineRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappingsIntrinsicWSideEffects' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo48getInstrAlternativeMappingsIntrinsicWSideEffectsERKNS_12MachineInstrERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo48getInstrAlternativeMappingsIntrinsicWSideEffectsERKNS_12MachineInstrERKNS_19MachineRegisterInfoE">getInstrAlternativeMappingsIntrinsicWSideEffects</dfn>(</td></tr>
<tr><th id="376">376</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="62MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="62MI" data-ref-filename="62MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="63MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="63MRI" data-ref-filename="63MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td>  <b>switch</b> (<a class="local col2 ref" href="#62MI" title='MI' data-ref="62MI" data-ref-filename="62MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getIntrinsicIDEv" title='llvm::MachineInstr::getIntrinsicID' data-ref="_ZNK4llvm12MachineInstr14getIntrinsicIDEv" data-ref-filename="_ZNK4llvm12MachineInstr14getIntrinsicIDEv">getIntrinsicID</a>()) {</td></tr>
<tr><th id="379">379</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_s_buffer_load" title='llvm::Intrinsic::amdgcn_s_buffer_load' data-ref="llvm::Intrinsic::amdgcn_s_buffer_load" data-ref-filename="llvm..Intrinsic..amdgcn_s_buffer_load">amdgcn_s_buffer_load</a>: {</td></tr>
<tr><th id="380">380</th><td>    <em>static</em> <em>const</em> <a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::OpRegBankEntry" title='llvm::AMDGPURegisterBankInfo::OpRegBankEntry' data-ref="llvm::AMDGPURegisterBankInfo::OpRegBankEntry" data-ref-filename="llvm..AMDGPURegisterBankInfo..OpRegBankEntry">OpRegBankEntry</a>&lt;<var>2</var>&gt; <dfn class="local col4 decl" id="64Table" title='Table' data-type='const OpRegBankEntry&lt;2&gt; [4]' data-ref="64Table" data-ref-filename="64Table">Table</dfn>[<var>4</var>] = {</td></tr>
<tr><th id="381">381</th><td>      <i>// Perfectly legal.</i></td></tr>
<tr><th id="382">382</th><td>      { { <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a> }, <var>1</var> },</td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td>      <i>// Only need 1 register in loop</i></td></tr>
<tr><th id="385">385</th><td>      { { <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a> }, <var>300</var> },</td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td>      <i>// Have to waterfall the resource.</i></td></tr>
<tr><th id="388">388</th><td>      { { <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a> }, <var>1000</var> },</td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td>      <i>// Have to waterfall the resource, and the offset.</i></td></tr>
<tr><th id="391">391</th><td>      { { <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a> }, <var>1500</var> }</td></tr>
<tr><th id="392">392</th><td>    };</td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td>    <i>// rsrc, offset</i></td></tr>
<tr><th id="395">395</th><td>    <em>const</em> <span class="namespace">std::</span><span class='type' title='std::array' data-ref="std::array" data-ref-filename="std..array">array</span>&lt;<em>unsigned</em>, <var>2</var>&gt; <dfn class="local col5 decl" id="65RegSrcOpIdx" title='RegSrcOpIdx' data-type='const std::array&lt;unsigned int, 2&gt;' data-ref="65RegSrcOpIdx" data-ref-filename="65RegSrcOpIdx">RegSrcOpIdx</dfn> = { { <var>2</var>, <var>3</var> } };</td></tr>
<tr><th id="396">396</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo19addMappingFromTableERKNS_12MachineInstrERKNS_19MachineRegisterInfoESt5arrayIjXT_EENS_8ArrayRefINS0_14OpRegBankEntryIXT_EEEEE" title='llvm::AMDGPURegisterBankInfo::addMappingFromTable' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo19addMappingFromTableERKNS_12MachineInstrERKNS_19MachineRegisterInfoESt5arrayIjXT_EENS_8ArrayRefINS0_14OpRegBankEntryIXT_EEEEE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo19addMappingFromTableERKNS_12MachineInstrERKNS_19MachineRegisterInfoESt5arrayIjXT_EENS_8ArrayRefINS0_14OpRegBankEntryIXT_EEEEE">addMappingFromTable</a>&lt;<var>2</var>&gt;(<a class="local col2 ref" href="#62MI" title='MI' data-ref="62MI" data-ref-filename="62MI">MI</a>, <a class="local col3 ref" href="#63MRI" title='MRI' data-ref="63MRI" data-ref-filename="63MRI">MRI</a>, <span class='ref fn fake' title='std::array&lt;unsigned int, 2&gt;::array' data-ref="_ZNSt5arrayIjLm2EEC1ERKS0_" data-ref-filename="_ZNSt5arrayIjLm2EEC1ERKS0_"></span><a class="local col5 ref" href="#65RegSrcOpIdx" title='RegSrcOpIdx' data-ref="65RegSrcOpIdx" data-ref-filename="65RegSrcOpIdx">RegSrcOpIdx</a>, <a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefERAT0__KT_" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefERAT0__KT_" data-ref-filename="_ZN4llvm12makeArrayRefERAT0__KT_">makeArrayRef</a>(<a class="local col4 ref" href="#64Table" title='Table' data-ref="64Table" data-ref-filename="64Table">Table</a>));</td></tr>
<tr><th id="397">397</th><td>  }</td></tr>
<tr><th id="398">398</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ds_ordered_add" title='llvm::Intrinsic::amdgcn_ds_ordered_add' data-ref="llvm::Intrinsic::amdgcn_ds_ordered_add" data-ref-filename="llvm..Intrinsic..amdgcn_ds_ordered_add">amdgcn_ds_ordered_add</a>:</td></tr>
<tr><th id="399">399</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ds_ordered_swap" title='llvm::Intrinsic::amdgcn_ds_ordered_swap' data-ref="llvm::Intrinsic::amdgcn_ds_ordered_swap" data-ref-filename="llvm..Intrinsic..amdgcn_ds_ordered_swap">amdgcn_ds_ordered_swap</a>: {</td></tr>
<tr><th id="400">400</th><td>    <i>// VGPR = M0, VGPR</i></td></tr>
<tr><th id="401">401</th><td>    <em>static</em> <em>const</em> <a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::OpRegBankEntry" title='llvm::AMDGPURegisterBankInfo::OpRegBankEntry' data-ref="llvm::AMDGPURegisterBankInfo::OpRegBankEntry" data-ref-filename="llvm..AMDGPURegisterBankInfo..OpRegBankEntry">OpRegBankEntry</a>&lt;<var>3</var>&gt; <dfn class="local col6 decl" id="66Table" title='Table' data-type='const OpRegBankEntry&lt;3&gt; [2]' data-ref="66Table" data-ref-filename="66Table">Table</dfn>[<var>2</var>] = {</td></tr>
<tr><th id="402">402</th><td>      <i>// Perfectly legal.</i></td></tr>
<tr><th id="403">403</th><td>      { { <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>  }, <var>1</var> },</td></tr>
<tr><th id="404">404</th><td></td></tr>
<tr><th id="405">405</th><td>      <i>// Need a readfirstlane for m0</i></td></tr>
<tr><th id="406">406</th><td>      { { <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a> }, <var>2</var> }</td></tr>
<tr><th id="407">407</th><td>    };</td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td>    <em>const</em> <span class="namespace">std::</span><span class='type' title='std::array' data-ref="std::array" data-ref-filename="std..array">array</span>&lt;<em>unsigned</em>, <var>3</var>&gt; <dfn class="local col7 decl" id="67RegSrcOpIdx" title='RegSrcOpIdx' data-type='const std::array&lt;unsigned int, 3&gt;' data-ref="67RegSrcOpIdx" data-ref-filename="67RegSrcOpIdx">RegSrcOpIdx</dfn> = { { <var>0</var>, <var>2</var>, <var>3</var> } };</td></tr>
<tr><th id="410">410</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo19addMappingFromTableERKNS_12MachineInstrERKNS_19MachineRegisterInfoESt5arrayIjXT_EENS_8ArrayRefINS0_14OpRegBankEntryIXT_EEEEE" title='llvm::AMDGPURegisterBankInfo::addMappingFromTable' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo19addMappingFromTableERKNS_12MachineInstrERKNS_19MachineRegisterInfoESt5arrayIjXT_EENS_8ArrayRefINS0_14OpRegBankEntryIXT_EEEEE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo19addMappingFromTableERKNS_12MachineInstrERKNS_19MachineRegisterInfoESt5arrayIjXT_EENS_8ArrayRefINS0_14OpRegBankEntryIXT_EEEEE">addMappingFromTable</a>&lt;<var>3</var>&gt;(<a class="local col2 ref" href="#62MI" title='MI' data-ref="62MI" data-ref-filename="62MI">MI</a>, <a class="local col3 ref" href="#63MRI" title='MRI' data-ref="63MRI" data-ref-filename="63MRI">MRI</a>, <span class='ref fn fake' title='std::array&lt;unsigned int, 3&gt;::array' data-ref="_ZNSt5arrayIjLm3EEC1ERKS0_" data-ref-filename="_ZNSt5arrayIjLm3EEC1ERKS0_"></span><a class="local col7 ref" href="#67RegSrcOpIdx" title='RegSrcOpIdx' data-ref="67RegSrcOpIdx" data-ref-filename="67RegSrcOpIdx">RegSrcOpIdx</a>, <a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefERAT0__KT_" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefERAT0__KT_" data-ref-filename="_ZN4llvm12makeArrayRefERAT0__KT_">makeArrayRef</a>(<a class="local col6 ref" href="#66Table" title='Table' data-ref="66Table" data-ref-filename="66Table">Table</a>));</td></tr>
<tr><th id="411">411</th><td>  }</td></tr>
<tr><th id="412">412</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_s_sendmsg" title='llvm::Intrinsic::amdgcn_s_sendmsg' data-ref="llvm::Intrinsic::amdgcn_s_sendmsg" data-ref-filename="llvm..Intrinsic..amdgcn_s_sendmsg">amdgcn_s_sendmsg</a>:</td></tr>
<tr><th id="413">413</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_s_sendmsghalt" title='llvm::Intrinsic::amdgcn_s_sendmsghalt' data-ref="llvm::Intrinsic::amdgcn_s_sendmsghalt" data-ref-filename="llvm..Intrinsic..amdgcn_s_sendmsghalt">amdgcn_s_sendmsghalt</a>: {</td></tr>
<tr><th id="414">414</th><td>    <i>// FIXME: Should have no register for immediate</i></td></tr>
<tr><th id="415">415</th><td>    <em>static</em> <em>const</em> <a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::OpRegBankEntry" title='llvm::AMDGPURegisterBankInfo::OpRegBankEntry' data-ref="llvm::AMDGPURegisterBankInfo::OpRegBankEntry" data-ref-filename="llvm..AMDGPURegisterBankInfo..OpRegBankEntry">OpRegBankEntry</a>&lt;<var>1</var>&gt; <dfn class="local col8 decl" id="68Table" title='Table' data-type='const OpRegBankEntry&lt;1&gt; [2]' data-ref="68Table" data-ref-filename="68Table">Table</dfn>[<var>2</var>] = {</td></tr>
<tr><th id="416">416</th><td>      <i>// Perfectly legal.</i></td></tr>
<tr><th id="417">417</th><td>      { { <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a> }, <var>1</var> },</td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td>      <i>// Need readlane</i></td></tr>
<tr><th id="420">420</th><td>      { { <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a> }, <var>3</var> }</td></tr>
<tr><th id="421">421</th><td>    };</td></tr>
<tr><th id="422">422</th><td></td></tr>
<tr><th id="423">423</th><td>    <em>const</em> <span class="namespace">std::</span><span class='type' title='std::array' data-ref="std::array" data-ref-filename="std..array">array</span>&lt;<em>unsigned</em>, <var>1</var>&gt; <dfn class="local col9 decl" id="69RegSrcOpIdx" title='RegSrcOpIdx' data-type='const std::array&lt;unsigned int, 1&gt;' data-ref="69RegSrcOpIdx" data-ref-filename="69RegSrcOpIdx">RegSrcOpIdx</dfn> = { { <var>2</var> } };</td></tr>
<tr><th id="424">424</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo19addMappingFromTableERKNS_12MachineInstrERKNS_19MachineRegisterInfoESt5arrayIjXT_EENS_8ArrayRefINS0_14OpRegBankEntryIXT_EEEEE" title='llvm::AMDGPURegisterBankInfo::addMappingFromTable' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo19addMappingFromTableERKNS_12MachineInstrERKNS_19MachineRegisterInfoESt5arrayIjXT_EENS_8ArrayRefINS0_14OpRegBankEntryIXT_EEEEE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo19addMappingFromTableERKNS_12MachineInstrERKNS_19MachineRegisterInfoESt5arrayIjXT_EENS_8ArrayRefINS0_14OpRegBankEntryIXT_EEEEE">addMappingFromTable</a>&lt;<var>1</var>&gt;(<a class="local col2 ref" href="#62MI" title='MI' data-ref="62MI" data-ref-filename="62MI">MI</a>, <a class="local col3 ref" href="#63MRI" title='MRI' data-ref="63MRI" data-ref-filename="63MRI">MRI</a>, <span class='ref fn fake' title='std::array&lt;unsigned int, 1&gt;::array' data-ref="_ZNSt5arrayIjLm1EEC1ERKS0_" data-ref-filename="_ZNSt5arrayIjLm1EEC1ERKS0_"></span><a class="local col9 ref" href="#69RegSrcOpIdx" title='RegSrcOpIdx' data-ref="69RegSrcOpIdx" data-ref-filename="69RegSrcOpIdx">RegSrcOpIdx</a>, <a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefERAT0__KT_" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefERAT0__KT_" data-ref-filename="_ZN4llvm12makeArrayRefERAT0__KT_">makeArrayRef</a>(<a class="local col8 ref" href="#68Table" title='Table' data-ref="68Table" data-ref-filename="68Table">Table</a>));</td></tr>
<tr><th id="425">425</th><td>  }</td></tr>
<tr><th id="426">426</th><td>  <b>default</b>:</td></tr>
<tr><th id="427">427</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo" data-ref-filename="llvm..RegisterBankInfo">RegisterBankInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE" title='llvm::RegisterBankInfo::getInstrAlternativeMappings' data-ref="_ZNK4llvm16RegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16RegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE">getInstrAlternativeMappings</a>(<a class="local col2 ref" href="#62MI" title='MI' data-ref="62MI" data-ref-filename="62MI">MI</a>);</td></tr>
<tr><th id="428">428</th><td>  }</td></tr>
<tr><th id="429">429</th><td>}</td></tr>
<tr><th id="430">430</th><td></td></tr>
<tr><th id="431">431</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL19memOpHasNoClobberedPKN4llvm17MachineMemOperandE" title='memOpHasNoClobbered' data-type='bool memOpHasNoClobbered(const llvm::MachineMemOperand * MMO)' data-ref="_ZL19memOpHasNoClobberedPKN4llvm17MachineMemOperandE" data-ref-filename="_ZL19memOpHasNoClobberedPKN4llvm17MachineMemOperandE">memOpHasNoClobbered</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col0 decl" id="70MMO" title='MMO' data-type='const llvm::MachineMemOperand *' data-ref="70MMO" data-ref-filename="70MMO">MMO</dfn>) {</td></tr>
<tr><th id="432">432</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col1 decl" id="71I" title='I' data-type='const llvm::Instruction *' data-ref="71I" data-ref-filename="71I">I</dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm16dyn_cast_or_nullEPT0_" title='llvm::dyn_cast_or_null' data-ref="_ZN4llvm16dyn_cast_or_nullEPT0_" data-ref-filename="_ZN4llvm16dyn_cast_or_nullEPT0_">dyn_cast_or_null</a>&lt;<a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>&gt;(<a class="local col0 ref" href="#70MMO" title='MMO' data-ref="70MMO" data-ref-filename="70MMO">MMO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getValueEv" title='llvm::MachineMemOperand::getValue' data-ref="_ZNK4llvm17MachineMemOperand8getValueEv" data-ref-filename="_ZNK4llvm17MachineMemOperand8getValueEv">getValue</a>());</td></tr>
<tr><th id="433">433</th><td>  <b>return</b> <a class="local col1 ref" href="#71I" title='I' data-ref="71I" data-ref-filename="71I">I</a> &amp;&amp; <a class="local col1 ref" href="#71I" title='I' data-ref="71I" data-ref-filename="71I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction11getMetadataENS_9StringRefE" title='llvm::Instruction::getMetadata' data-ref="_ZNK4llvm11Instruction11getMetadataENS_9StringRefE" data-ref-filename="_ZNK4llvm11Instruction11getMetadataENS_9StringRefE">getMetadata</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"amdgpu.noclobber"</q>);</td></tr>
<tr><th id="434">434</th><td>}</td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td><i  data-doc="_ZL17isScalarLoadLegalRKN4llvm12MachineInstrE">// FIXME: Returns uniform if there's no source value information. This is</i></td></tr>
<tr><th id="437">437</th><td><i  data-doc="_ZL17isScalarLoadLegalRKN4llvm12MachineInstrE">// probably wrong.</i></td></tr>
<tr><th id="438">438</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL17isScalarLoadLegalRKN4llvm12MachineInstrE" title='isScalarLoadLegal' data-type='bool isScalarLoadLegal(const llvm::MachineInstr &amp; MI)' data-ref="_ZL17isScalarLoadLegalRKN4llvm12MachineInstrE" data-ref-filename="_ZL17isScalarLoadLegalRKN4llvm12MachineInstrE">isScalarLoadLegal</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="72MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="72MI" data-ref-filename="72MI">MI</dfn>) {</td></tr>
<tr><th id="439">439</th><td>  <b>if</b> (!<a class="local col2 ref" href="#72MI" title='MI' data-ref="72MI" data-ref-filename="72MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16hasOneMemOperandEv" title='llvm::MachineInstr::hasOneMemOperand' data-ref="_ZNK4llvm12MachineInstr16hasOneMemOperandEv" data-ref-filename="_ZNK4llvm12MachineInstr16hasOneMemOperandEv">hasOneMemOperand</a>())</td></tr>
<tr><th id="440">440</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col3 decl" id="73MMO" title='MMO' data-type='const llvm::MachineMemOperand *' data-ref="73MMO" data-ref-filename="73MMO">MMO</dfn> = *<a class="local col2 ref" href="#72MI" title='MI' data-ref="72MI" data-ref-filename="72MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>();</td></tr>
<tr><th id="443">443</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col4 decl" id="74AS" title='AS' data-type='const unsigned int' data-ref="74AS" data-ref-filename="74AS">AS</dfn> = <a class="local col3 ref" href="#73MMO" title='MMO' data-ref="73MMO" data-ref-filename="73MMO">MMO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand12getAddrSpaceEv" title='llvm::MachineMemOperand::getAddrSpace' data-ref="_ZNK4llvm17MachineMemOperand12getAddrSpaceEv" data-ref-filename="_ZNK4llvm17MachineMemOperand12getAddrSpaceEv">getAddrSpace</a>();</td></tr>
<tr><th id="444">444</th><td>  <em>const</em> <em>bool</em> <dfn class="local col5 decl" id="75IsConst" title='IsConst' data-type='const bool' data-ref="75IsConst" data-ref-filename="75IsConst">IsConst</dfn> = <a class="local col4 ref" href="#74AS" title='AS' data-ref="74AS" data-ref-filename="74AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::CONSTANT_ADDRESS" title='llvm::AMDGPUAS::CONSTANT_ADDRESS' data-ref="llvm::AMDGPUAS::CONSTANT_ADDRESS" data-ref-filename="llvm..AMDGPUAS..CONSTANT_ADDRESS">CONSTANT_ADDRESS</a> ||</td></tr>
<tr><th id="445">445</th><td>                       <a class="local col4 ref" href="#74AS" title='AS' data-ref="74AS" data-ref-filename="74AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::CONSTANT_ADDRESS_32BIT" title='llvm::AMDGPUAS::CONSTANT_ADDRESS_32BIT' data-ref="llvm::AMDGPUAS::CONSTANT_ADDRESS_32BIT" data-ref-filename="llvm..AMDGPUAS..CONSTANT_ADDRESS_32BIT">CONSTANT_ADDRESS_32BIT</a>;</td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td>  <i>// There are no extending SMRD/SMEM loads, and they require 4-byte alignment.</i></td></tr>
<tr><th id="448">448</th><td>  <b>return</b> <a class="local col3 ref" href="#73MMO" title='MMO' data-ref="73MMO" data-ref-filename="73MMO">MMO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand7getSizeEv" title='llvm::MachineMemOperand::getSize' data-ref="_ZNK4llvm17MachineMemOperand7getSizeEv" data-ref-filename="_ZNK4llvm17MachineMemOperand7getSizeEv">getSize</a>() &gt;= <var>4</var> &amp;&amp; <a class="local col3 ref" href="#73MMO" title='MMO' data-ref="73MMO" data-ref-filename="73MMO">MMO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getAlignEv" title='llvm::MachineMemOperand::getAlign' data-ref="_ZNK4llvm17MachineMemOperand8getAlignEv" data-ref-filename="_ZNK4llvm17MachineMemOperand8getAlignEv">getAlign</a>() <a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvmgeENS_5AlignES0_" title='llvm::operator&gt;=' data-ref="_ZN4llvmgeENS_5AlignES0_" data-ref-filename="_ZN4llvmgeENS_5AlignES0_">&gt;=</a> <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a><a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1Em" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1Em" data-ref-filename="_ZN4llvm5AlignC1Em">(</a><var>4</var>) &amp;&amp;</td></tr>
<tr><th id="449">449</th><td>         <i>// Can't do a scalar atomic load.</i></td></tr>
<tr><th id="450">450</th><td>         !<a class="local col3 ref" href="#73MMO" title='MMO' data-ref="73MMO" data-ref-filename="73MMO">MMO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8isAtomicEv" title='llvm::MachineMemOperand::isAtomic' data-ref="_ZNK4llvm17MachineMemOperand8isAtomicEv" data-ref-filename="_ZNK4llvm17MachineMemOperand8isAtomicEv">isAtomic</a>() &amp;&amp;</td></tr>
<tr><th id="451">451</th><td>         <i>// Don't use scalar loads for volatile accesses to non-constant address</i></td></tr>
<tr><th id="452">452</th><td><i>         // spaces.</i></td></tr>
<tr><th id="453">453</th><td>         (<a class="local col5 ref" href="#75IsConst" title='IsConst' data-ref="75IsConst" data-ref-filename="75IsConst">IsConst</a> || !<a class="local col3 ref" href="#73MMO" title='MMO' data-ref="73MMO" data-ref-filename="73MMO">MMO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand10isVolatileEv" title='llvm::MachineMemOperand::isVolatile' data-ref="_ZNK4llvm17MachineMemOperand10isVolatileEv" data-ref-filename="_ZNK4llvm17MachineMemOperand10isVolatileEv">isVolatile</a>()) &amp;&amp;</td></tr>
<tr><th id="454">454</th><td>         <i>// Memory must be known constant, or not written before this load.</i></td></tr>
<tr><th id="455">455</th><td>         (<a class="local col5 ref" href="#75IsConst" title='IsConst' data-ref="75IsConst" data-ref-filename="75IsConst">IsConst</a> || <a class="local col3 ref" href="#73MMO" title='MMO' data-ref="73MMO" data-ref-filename="73MMO">MMO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand11isInvariantEv" title='llvm::MachineMemOperand::isInvariant' data-ref="_ZNK4llvm17MachineMemOperand11isInvariantEv" data-ref-filename="_ZNK4llvm17MachineMemOperand11isInvariantEv">isInvariant</a>() || <a class="tu ref fn" href="#_ZL19memOpHasNoClobberedPKN4llvm17MachineMemOperandE" title='memOpHasNoClobbered' data-use='c' data-ref="_ZL19memOpHasNoClobberedPKN4llvm17MachineMemOperandE" data-ref-filename="_ZL19memOpHasNoClobberedPKN4llvm17MachineMemOperandE">memOpHasNoClobbered</a>(<a class="local col3 ref" href="#73MMO" title='MMO' data-ref="73MMO" data-ref-filename="73MMO">MMO</a>)) &amp;&amp;</td></tr>
<tr><th id="456">456</th><td>         <a class="type" href="AMDGPUInstrInfo.h.html#llvm::AMDGPUInstrInfo" title='llvm::AMDGPUInstrInfo' data-ref="llvm::AMDGPUInstrInfo" data-ref-filename="llvm..AMDGPUInstrInfo">AMDGPUInstrInfo</a>::<a class="ref fn" href="AMDGPUInstrInfo.h.html#_ZN4llvm15AMDGPUInstrInfo12isUniformMMOEPKNS_17MachineMemOperandE" title='llvm::AMDGPUInstrInfo::isUniformMMO' data-ref="_ZN4llvm15AMDGPUInstrInfo12isUniformMMOEPKNS_17MachineMemOperandE" data-ref-filename="_ZN4llvm15AMDGPUInstrInfo12isUniformMMOEPKNS_17MachineMemOperandE">isUniformMMO</a>(<a class="local col3 ref" href="#73MMO" title='MMO' data-ref="73MMO" data-ref-filename="73MMO">MMO</a>);</td></tr>
<tr><th id="457">457</th><td>}</td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo" data-ref-filename="llvm..RegisterBankInfo">RegisterBankInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMappings" title='llvm::RegisterBankInfo::InstructionMappings' data-type='SmallVector&lt;const llvm::RegisterBankInfo::InstructionMapping *, 4&gt;' data-ref="llvm::RegisterBankInfo::InstructionMappings" data-ref-filename="llvm..RegisterBankInfo..InstructionMappings">InstructionMappings</a></td></tr>
<tr><th id="460">460</th><td><a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo" data-ref-filename="llvm..AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm22AMDGPURegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappings' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE">getInstrAlternativeMappings</dfn>(</td></tr>
<tr><th id="461">461</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="76MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="76MI" data-ref-filename="76MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="77MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="77MF" data-ref-filename="77MF">MF</dfn> = *<a class="local col6 ref" href="#76MI" title='MI' data-ref="76MI" data-ref-filename="76MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="464">464</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="78MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="78MRI" data-ref-filename="78MRI">MRI</dfn> = <a class="local col7 ref" href="#77MF" title='MF' data-ref="77MF" data-ref-filename="77MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td></td></tr>
<tr><th id="467">467</th><td>  <a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMappings" title='llvm::RegisterBankInfo::InstructionMappings' data-type='SmallVector&lt;const llvm::RegisterBankInfo::InstructionMapping *, 4&gt;' data-ref="llvm::RegisterBankInfo::InstructionMappings" data-ref-filename="llvm..RegisterBankInfo..InstructionMappings">InstructionMappings</a> <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="79AltMappings" title='AltMappings' data-type='llvm::RegisterBankInfo::InstructionMappings' data-ref="79AltMappings" data-ref-filename="79AltMappings">AltMappings</dfn>;</td></tr>
<tr><th id="468">468</th><td>  <b>switch</b> (<a class="local col6 ref" href="#76MI" title='MI' data-ref="76MI" data-ref-filename="76MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="469">469</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#383" title='llvm::TargetOpcode::G_CONSTANT' data-ref="llvm::TargetOpcode::G_CONSTANT" data-ref-filename="llvm..TargetOpcode..G_CONSTANT">G_CONSTANT</a>: {</td></tr>
<tr><th id="470">470</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="80Size" title='Size' data-type='unsigned int' data-ref="80Size" data-ref-filename="80Size">Size</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getSizeInBits' data-ref="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSizeInBits</a>(<a class="local col6 ref" href="#76MI" title='MI' data-ref="76MI" data-ref-filename="76MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col8 ref" href="#78MRI" title='MRI' data-ref="78MRI" data-ref-filename="78MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="471">471</th><td>    <b>if</b> (<a class="local col0 ref" href="#80Size" title='Size' data-ref="80Size" data-ref-filename="80Size">Size</a> == <var>1</var>) {</td></tr>
<tr><th id="472">472</th><td>      <em>static</em> <em>const</em> <a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::OpRegBankEntry" title='llvm::AMDGPURegisterBankInfo::OpRegBankEntry' data-ref="llvm::AMDGPURegisterBankInfo::OpRegBankEntry" data-ref-filename="llvm..AMDGPURegisterBankInfo..OpRegBankEntry">OpRegBankEntry</a>&lt;<var>1</var>&gt; <dfn class="local col1 decl" id="81Table" title='Table' data-type='const OpRegBankEntry&lt;1&gt; [3]' data-ref="81Table" data-ref-filename="81Table">Table</dfn>[<var>3</var>] = {</td></tr>
<tr><th id="473">473</th><td>        { { <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a> }, <var>1</var> },</td></tr>
<tr><th id="474">474</th><td>        { { <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a> }, <var>1</var> },</td></tr>
<tr><th id="475">475</th><td>        { { <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBankID" title='llvm::AMDGPU::VCCRegBankID' data-ref="llvm::AMDGPU::VCCRegBankID" data-ref-filename="llvm..AMDGPU..VCCRegBankID">VCCRegBankID</a> }, <var>1</var> }</td></tr>
<tr><th id="476">476</th><td>      };</td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td>      <b>return</b> <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo19addMappingFromTableERKNS_12MachineInstrERKNS_19MachineRegisterInfoESt5arrayIjXT_EENS_8ArrayRefINS0_14OpRegBankEntryIXT_EEEEE" title='llvm::AMDGPURegisterBankInfo::addMappingFromTable' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo19addMappingFromTableERKNS_12MachineInstrERKNS_19MachineRegisterInfoESt5arrayIjXT_EENS_8ArrayRefINS0_14OpRegBankEntryIXT_EEEEE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo19addMappingFromTableERKNS_12MachineInstrERKNS_19MachineRegisterInfoESt5arrayIjXT_EENS_8ArrayRefINS0_14OpRegBankEntryIXT_EEEEE">addMappingFromTable</a>&lt;<var>1</var>&gt;(<a class="local col6 ref" href="#76MI" title='MI' data-ref="76MI" data-ref-filename="76MI">MI</a>, <a class="local col8 ref" href="#78MRI" title='MRI' data-ref="78MRI" data-ref-filename="78MRI">MRI</a>, {{ <var>0</var> }}, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERATL0___KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERATL0___KT_" data-ref-filename="_ZN4llvm8ArrayRefC1ERATL0___KT_"></a><a class="local col1 ref" href="#81Table" title='Table' data-ref="81Table" data-ref-filename="81Table">Table</a>);</td></tr>
<tr><th id="479">479</th><td>    }</td></tr>
<tr><th id="480">480</th><td></td></tr>
<tr><th id="481">481</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#274" title="[[gnu::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="482">482</th><td>  }</td></tr>
<tr><th id="483">483</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#386" title='llvm::TargetOpcode::G_FCONSTANT' data-ref="llvm::TargetOpcode::G_FCONSTANT" data-ref-filename="llvm..TargetOpcode..G_FCONSTANT">G_FCONSTANT</a>:</td></tr>
<tr><th id="484">484</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#255" title='llvm::TargetOpcode::G_FRAME_INDEX' data-ref="llvm::TargetOpcode::G_FRAME_INDEX" data-ref-filename="llvm..TargetOpcode..G_FRAME_INDEX">G_FRAME_INDEX</a>:</td></tr>
<tr><th id="485">485</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#258" title='llvm::TargetOpcode::G_GLOBAL_VALUE' data-ref="llvm::TargetOpcode::G_GLOBAL_VALUE" data-ref-filename="llvm..TargetOpcode..G_GLOBAL_VALUE">G_GLOBAL_VALUE</a>: {</td></tr>
<tr><th id="486">486</th><td>    <em>static</em> <em>const</em> <a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::OpRegBankEntry" title='llvm::AMDGPURegisterBankInfo::OpRegBankEntry' data-ref="llvm::AMDGPURegisterBankInfo::OpRegBankEntry" data-ref-filename="llvm..AMDGPURegisterBankInfo..OpRegBankEntry">OpRegBankEntry</a>&lt;<var>1</var>&gt; <dfn class="local col2 decl" id="82Table" title='Table' data-type='const OpRegBankEntry&lt;1&gt; [2]' data-ref="82Table" data-ref-filename="82Table">Table</dfn>[<var>2</var>] = {</td></tr>
<tr><th id="487">487</th><td>      { { <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a> }, <var>1</var> },</td></tr>
<tr><th id="488">488</th><td>      { { <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a> }, <var>1</var> }</td></tr>
<tr><th id="489">489</th><td>    };</td></tr>
<tr><th id="490">490</th><td></td></tr>
<tr><th id="491">491</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo19addMappingFromTableERKNS_12MachineInstrERKNS_19MachineRegisterInfoESt5arrayIjXT_EENS_8ArrayRefINS0_14OpRegBankEntryIXT_EEEEE" title='llvm::AMDGPURegisterBankInfo::addMappingFromTable' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo19addMappingFromTableERKNS_12MachineInstrERKNS_19MachineRegisterInfoESt5arrayIjXT_EENS_8ArrayRefINS0_14OpRegBankEntryIXT_EEEEE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo19addMappingFromTableERKNS_12MachineInstrERKNS_19MachineRegisterInfoESt5arrayIjXT_EENS_8ArrayRefINS0_14OpRegBankEntryIXT_EEEEE">addMappingFromTable</a>&lt;<var>1</var>&gt;(<a class="local col6 ref" href="#76MI" title='MI' data-ref="76MI" data-ref-filename="76MI">MI</a>, <a class="local col8 ref" href="#78MRI" title='MRI' data-ref="78MRI" data-ref-filename="78MRI">MRI</a>, {{ <var>0</var> }}, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERATL0___KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERATL0___KT_" data-ref-filename="_ZN4llvm8ArrayRefC1ERATL0___KT_"></a><a class="local col2 ref" href="#82Table" title='Table' data-ref="82Table" data-ref-filename="82Table">Table</a>);</td></tr>
<tr><th id="492">492</th><td>  }</td></tr>
<tr><th id="493">493</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#239" title='llvm::TargetOpcode::G_AND' data-ref="llvm::TargetOpcode::G_AND" data-ref-filename="llvm..TargetOpcode..G_AND">G_AND</a>:</td></tr>
<tr><th id="494">494</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#242" title='llvm::TargetOpcode::G_OR' data-ref="llvm::TargetOpcode::G_OR" data-ref-filename="llvm..TargetOpcode..G_OR">G_OR</a>:</td></tr>
<tr><th id="495">495</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#245" title='llvm::TargetOpcode::G_XOR' data-ref="llvm::TargetOpcode::G_XOR" data-ref-filename="llvm..TargetOpcode..G_XOR">G_XOR</a>: {</td></tr>
<tr><th id="496">496</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="83Size" title='Size' data-type='unsigned int' data-ref="83Size" data-ref-filename="83Size">Size</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getSizeInBits' data-ref="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSizeInBits</a>(<a class="local col6 ref" href="#76MI" title='MI' data-ref="76MI" data-ref-filename="76MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col8 ref" href="#78MRI" title='MRI' data-ref="78MRI" data-ref-filename="78MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="497">497</th><td></td></tr>
<tr><th id="498">498</th><td>    <b>if</b> (<a class="local col3 ref" href="#83Size" title='Size' data-ref="83Size" data-ref-filename="83Size">Size</a> == <var>1</var>) {</td></tr>
<tr><th id="499">499</th><td>      <i>// s_{and|or|xor}_b32 set scc when the result of the 32-bit op is not 0.</i></td></tr>
<tr><th id="500">500</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping" data-ref-filename="llvm..RegisterBankInfo..InstructionMapping">InstructionMapping</a> &amp;<dfn class="local col4 decl" id="84SCCMapping" title='SCCMapping' data-type='const llvm::RegisterBankInfo::InstructionMapping &amp;' data-ref="84SCCMapping" data-ref-filename="84SCCMapping">SCCMapping</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" title='llvm::RegisterBankInfo::getInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj">getInstructionMapping</a>(</td></tr>
<tr><th id="501">501</th><td>        <var>1</var>, <var>1</var>, <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" data-ref-filename="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</a>(</td></tr>
<tr><th id="502">502</th><td>          {<span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>, <var>32</var>),</td></tr>
<tr><th id="503">503</th><td>           <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>, <var>32</var>),</td></tr>
<tr><th id="504">504</th><td>           <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>, <var>32</var>)}),</td></tr>
<tr><th id="505">505</th><td>        <var>3</var>); <i>// Num Operands</i></td></tr>
<tr><th id="506">506</th><td>      <a class="local col9 ref" href="#79AltMappings" title='AltMappings' data-ref="79AltMappings" data-ref-filename="79AltMappings">AltMappings</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col4 ref" href="#84SCCMapping" title='SCCMapping' data-ref="84SCCMapping" data-ref-filename="84SCCMapping">SCCMapping</a>);</td></tr>
<tr><th id="507">507</th><td></td></tr>
<tr><th id="508">508</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping" data-ref-filename="llvm..RegisterBankInfo..InstructionMapping">InstructionMapping</a> &amp;<dfn class="local col5 decl" id="85VCCMapping0" title='VCCMapping0' data-type='const llvm::RegisterBankInfo::InstructionMapping &amp;' data-ref="85VCCMapping0" data-ref-filename="85VCCMapping0">VCCMapping0</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" title='llvm::RegisterBankInfo::getInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj">getInstructionMapping</a>(</td></tr>
<tr><th id="509">509</th><td>        <var>2</var>, <var>1</var>, <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" data-ref-filename="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</a>(</td></tr>
<tr><th id="510">510</th><td>          {<span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBankID" title='llvm::AMDGPU::VCCRegBankID' data-ref="llvm::AMDGPU::VCCRegBankID" data-ref-filename="llvm..AMDGPU..VCCRegBankID">VCCRegBankID</a>, <a class="local col3 ref" href="#83Size" title='Size' data-ref="83Size" data-ref-filename="83Size">Size</a>),</td></tr>
<tr><th id="511">511</th><td>           <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBankID" title='llvm::AMDGPU::VCCRegBankID' data-ref="llvm::AMDGPU::VCCRegBankID" data-ref-filename="llvm..AMDGPU..VCCRegBankID">VCCRegBankID</a>, <a class="local col3 ref" href="#83Size" title='Size' data-ref="83Size" data-ref-filename="83Size">Size</a>),</td></tr>
<tr><th id="512">512</th><td>           <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBankID" title='llvm::AMDGPU::VCCRegBankID' data-ref="llvm::AMDGPU::VCCRegBankID" data-ref-filename="llvm..AMDGPU..VCCRegBankID">VCCRegBankID</a>, <a class="local col3 ref" href="#83Size" title='Size' data-ref="83Size" data-ref-filename="83Size">Size</a>)}),</td></tr>
<tr><th id="513">513</th><td>        <var>3</var>); <i>// Num Operands</i></td></tr>
<tr><th id="514">514</th><td>      <a class="local col9 ref" href="#79AltMappings" title='AltMappings' data-ref="79AltMappings" data-ref-filename="79AltMappings">AltMappings</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col5 ref" href="#85VCCMapping0" title='VCCMapping0' data-ref="85VCCMapping0" data-ref-filename="85VCCMapping0">VCCMapping0</a>);</td></tr>
<tr><th id="515">515</th><td>      <b>return</b> <a class="local col9 ref" href="#79AltMappings" title='AltMappings' data-ref="79AltMappings" data-ref-filename="79AltMappings">AltMappings</a>;</td></tr>
<tr><th id="516">516</th><td>    }</td></tr>
<tr><th id="517">517</th><td></td></tr>
<tr><th id="518">518</th><td>    <b>if</b> (<a class="local col3 ref" href="#83Size" title='Size' data-ref="83Size" data-ref-filename="83Size">Size</a> != <var>64</var>)</td></tr>
<tr><th id="519">519</th><td>      <b>break</b>;</td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping" data-ref-filename="llvm..RegisterBankInfo..InstructionMapping">InstructionMapping</a> &amp;<dfn class="local col6 decl" id="86SSMapping" title='SSMapping' data-type='const llvm::RegisterBankInfo::InstructionMapping &amp;' data-ref="86SSMapping" data-ref-filename="86SSMapping">SSMapping</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" title='llvm::RegisterBankInfo::getInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj">getInstructionMapping</a>(</td></tr>
<tr><th id="522">522</th><td>      <var>1</var>, <var>1</var>, <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" data-ref-filename="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</a>(</td></tr>
<tr><th id="523">523</th><td>        {<span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>, <a class="local col3 ref" href="#83Size" title='Size' data-ref="83Size" data-ref-filename="83Size">Size</a>),</td></tr>
<tr><th id="524">524</th><td>         <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>, <a class="local col3 ref" href="#83Size" title='Size' data-ref="83Size" data-ref-filename="83Size">Size</a>),</td></tr>
<tr><th id="525">525</th><td>         <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>, <a class="local col3 ref" href="#83Size" title='Size' data-ref="83Size" data-ref-filename="83Size">Size</a>)}),</td></tr>
<tr><th id="526">526</th><td>      <var>3</var>); <i>// Num Operands</i></td></tr>
<tr><th id="527">527</th><td>    <a class="local col9 ref" href="#79AltMappings" title='AltMappings' data-ref="79AltMappings" data-ref-filename="79AltMappings">AltMappings</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col6 ref" href="#86SSMapping" title='SSMapping' data-ref="86SSMapping" data-ref-filename="86SSMapping">SSMapping</a>);</td></tr>
<tr><th id="528">528</th><td></td></tr>
<tr><th id="529">529</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping" data-ref-filename="llvm..RegisterBankInfo..InstructionMapping">InstructionMapping</a> &amp;<dfn class="local col7 decl" id="87VVMapping" title='VVMapping' data-type='const llvm::RegisterBankInfo::InstructionMapping &amp;' data-ref="87VVMapping" data-ref-filename="87VVMapping">VVMapping</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" title='llvm::RegisterBankInfo::getInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj">getInstructionMapping</a>(</td></tr>
<tr><th id="530">530</th><td>      <var>2</var>, <var>2</var>, <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" data-ref-filename="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</a>(</td></tr>
<tr><th id="531">531</th><td>        {<span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU25getValueMappingSGPR64OnlyEjj" title='llvm::AMDGPU::getValueMappingSGPR64Only' data-ref="_ZN4llvm6AMDGPU25getValueMappingSGPR64OnlyEjj" data-ref-filename="_ZN4llvm6AMDGPU25getValueMappingSGPR64OnlyEjj">getValueMappingSGPR64Only</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <a class="local col3 ref" href="#83Size" title='Size' data-ref="83Size" data-ref-filename="83Size">Size</a>),</td></tr>
<tr><th id="532">532</th><td>         <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU25getValueMappingSGPR64OnlyEjj" title='llvm::AMDGPU::getValueMappingSGPR64Only' data-ref="_ZN4llvm6AMDGPU25getValueMappingSGPR64OnlyEjj" data-ref-filename="_ZN4llvm6AMDGPU25getValueMappingSGPR64OnlyEjj">getValueMappingSGPR64Only</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <a class="local col3 ref" href="#83Size" title='Size' data-ref="83Size" data-ref-filename="83Size">Size</a>),</td></tr>
<tr><th id="533">533</th><td>         <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU25getValueMappingSGPR64OnlyEjj" title='llvm::AMDGPU::getValueMappingSGPR64Only' data-ref="_ZN4llvm6AMDGPU25getValueMappingSGPR64OnlyEjj" data-ref-filename="_ZN4llvm6AMDGPU25getValueMappingSGPR64OnlyEjj">getValueMappingSGPR64Only</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <a class="local col3 ref" href="#83Size" title='Size' data-ref="83Size" data-ref-filename="83Size">Size</a>)}),</td></tr>
<tr><th id="534">534</th><td>      <var>3</var>); <i>// Num Operands</i></td></tr>
<tr><th id="535">535</th><td>    <a class="local col9 ref" href="#79AltMappings" title='AltMappings' data-ref="79AltMappings" data-ref-filename="79AltMappings">AltMappings</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col7 ref" href="#87VVMapping" title='VVMapping' data-ref="87VVMapping" data-ref-filename="87VVMapping">VVMapping</a>);</td></tr>
<tr><th id="536">536</th><td>    <b>break</b>;</td></tr>
<tr><th id="537">537</th><td>  }</td></tr>
<tr><th id="538">538</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#314" title='llvm::TargetOpcode::G_LOAD' data-ref="llvm::TargetOpcode::G_LOAD" data-ref-filename="llvm..TargetOpcode..G_LOAD">G_LOAD</a>:</td></tr>
<tr><th id="539">539</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#320" title='llvm::TargetOpcode::G_ZEXTLOAD' data-ref="llvm::TargetOpcode::G_ZEXTLOAD" data-ref-filename="llvm..TargetOpcode..G_ZEXTLOAD">G_ZEXTLOAD</a>:</td></tr>
<tr><th id="540">540</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#317" title='llvm::TargetOpcode::G_SEXTLOAD' data-ref="llvm::TargetOpcode::G_SEXTLOAD" data-ref-filename="llvm..TargetOpcode..G_SEXTLOAD">G_SEXTLOAD</a>: {</td></tr>
<tr><th id="541">541</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="88Size" title='Size' data-type='unsigned int' data-ref="88Size" data-ref-filename="88Size">Size</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getSizeInBits' data-ref="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSizeInBits</a>(<a class="local col6 ref" href="#76MI" title='MI' data-ref="76MI" data-ref-filename="76MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col8 ref" href="#78MRI" title='MRI' data-ref="78MRI" data-ref-filename="78MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="542">542</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="89PtrTy" title='PtrTy' data-type='llvm::LLT' data-ref="89PtrTy" data-ref-filename="89PtrTy">PtrTy</dfn> = <a class="local col8 ref" href="#78MRI" title='MRI' data-ref="78MRI" data-ref-filename="78MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col6 ref" href="#76MI" title='MI' data-ref="76MI" data-ref-filename="76MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="543">543</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="90PtrSize" title='PtrSize' data-type='unsigned int' data-ref="90PtrSize" data-ref-filename="90PtrSize">PtrSize</dfn> = <a class="local col9 ref" href="#89PtrTy" title='PtrTy' data-ref="89PtrTy" data-ref-filename="89PtrTy">PtrTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="544">544</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="91AS" title='AS' data-type='unsigned int' data-ref="91AS" data-ref-filename="91AS">AS</dfn> = <a class="local col9 ref" href="#89PtrTy" title='PtrTy' data-ref="89PtrTy" data-ref-filename="89PtrTy">PtrTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT15getAddressSpaceEv" title='llvm::LLT::getAddressSpace' data-ref="_ZNK4llvm3LLT15getAddressSpaceEv" data-ref-filename="_ZNK4llvm3LLT15getAddressSpaceEv">getAddressSpace</a>();</td></tr>
<tr><th id="545">545</th><td></td></tr>
<tr><th id="546">546</th><td>    <b>if</b> ((<a class="local col1 ref" href="#91AS" title='AS' data-ref="91AS" data-ref-filename="91AS">AS</a> != <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::LOCAL_ADDRESS" title='llvm::AMDGPUAS::LOCAL_ADDRESS' data-ref="llvm::AMDGPUAS::LOCAL_ADDRESS" data-ref-filename="llvm..AMDGPUAS..LOCAL_ADDRESS">LOCAL_ADDRESS</a> &amp;&amp; <a class="local col1 ref" href="#91AS" title='AS' data-ref="91AS" data-ref-filename="91AS">AS</a> != <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::REGION_ADDRESS" title='llvm::AMDGPUAS::REGION_ADDRESS' data-ref="llvm::AMDGPUAS::REGION_ADDRESS" data-ref-filename="llvm..AMDGPUAS..REGION_ADDRESS">REGION_ADDRESS</a> &amp;&amp;</td></tr>
<tr><th id="547">547</th><td>         <a class="local col1 ref" href="#91AS" title='AS' data-ref="91AS" data-ref-filename="91AS">AS</a> != <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::PRIVATE_ADDRESS" title='llvm::AMDGPUAS::PRIVATE_ADDRESS' data-ref="llvm::AMDGPUAS::PRIVATE_ADDRESS" data-ref-filename="llvm..AMDGPUAS..PRIVATE_ADDRESS">PRIVATE_ADDRESS</a>) &amp;&amp;</td></tr>
<tr><th id="548">548</th><td>        <a class="tu ref fn" href="#_ZL17isScalarLoadLegalRKN4llvm12MachineInstrE" title='isScalarLoadLegal' data-use='c' data-ref="_ZL17isScalarLoadLegalRKN4llvm12MachineInstrE" data-ref-filename="_ZL17isScalarLoadLegalRKN4llvm12MachineInstrE">isScalarLoadLegal</a>(<a class="local col6 ref" href="#76MI" title='MI' data-ref="76MI" data-ref-filename="76MI">MI</a>)) {</td></tr>
<tr><th id="549">549</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping" data-ref-filename="llvm..RegisterBankInfo..InstructionMapping">InstructionMapping</a> &amp;<dfn class="local col2 decl" id="92SSMapping" title='SSMapping' data-type='const llvm::RegisterBankInfo::InstructionMapping &amp;' data-ref="92SSMapping" data-ref-filename="92SSMapping">SSMapping</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" title='llvm::RegisterBankInfo::getInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj">getInstructionMapping</a>(</td></tr>
<tr><th id="550">550</th><td>          <var>1</var>, <var>1</var>, <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" data-ref-filename="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</a>(</td></tr>
<tr><th id="551">551</th><td>                    {<span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>, <a class="local col8 ref" href="#88Size" title='Size' data-ref="88Size" data-ref-filename="88Size">Size</a>),</td></tr>
<tr><th id="552">552</th><td>                     <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>, <a class="local col0 ref" href="#90PtrSize" title='PtrSize' data-ref="90PtrSize" data-ref-filename="90PtrSize">PtrSize</a>)}),</td></tr>
<tr><th id="553">553</th><td>          <var>2</var>); <i>// Num Operands</i></td></tr>
<tr><th id="554">554</th><td>      <a class="local col9 ref" href="#79AltMappings" title='AltMappings' data-ref="79AltMappings" data-ref-filename="79AltMappings">AltMappings</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col2 ref" href="#92SSMapping" title='SSMapping' data-ref="92SSMapping" data-ref-filename="92SSMapping">SSMapping</a>);</td></tr>
<tr><th id="555">555</th><td>    }</td></tr>
<tr><th id="556">556</th><td></td></tr>
<tr><th id="557">557</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping" data-ref-filename="llvm..RegisterBankInfo..InstructionMapping">InstructionMapping</a> &amp;<dfn class="local col3 decl" id="93VVMapping" title='VVMapping' data-type='const llvm::RegisterBankInfo::InstructionMapping &amp;' data-ref="93VVMapping" data-ref-filename="93VVMapping">VVMapping</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" title='llvm::RegisterBankInfo::getInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj">getInstructionMapping</a>(</td></tr>
<tr><th id="558">558</th><td>        <var>2</var>, <var>1</var>,</td></tr>
<tr><th id="559">559</th><td>        <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" data-ref-filename="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</a>(</td></tr>
<tr><th id="560">560</th><td>            {<span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <a class="local col8 ref" href="#88Size" title='Size' data-ref="88Size" data-ref-filename="88Size">Size</a>),</td></tr>
<tr><th id="561">561</th><td>             <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <a class="local col0 ref" href="#90PtrSize" title='PtrSize' data-ref="90PtrSize" data-ref-filename="90PtrSize">PtrSize</a>)}),</td></tr>
<tr><th id="562">562</th><td>        <var>2</var>); <i>// Num Operands</i></td></tr>
<tr><th id="563">563</th><td>    <a class="local col9 ref" href="#79AltMappings" title='AltMappings' data-ref="79AltMappings" data-ref-filename="79AltMappings">AltMappings</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col3 ref" href="#93VVMapping" title='VVMapping' data-ref="93VVMapping" data-ref-filename="93VVMapping">VVMapping</a>);</td></tr>
<tr><th id="564">564</th><td></td></tr>
<tr><th id="565">565</th><td>    <i>// It may be possible to have a vgpr = load sgpr mapping here, because</i></td></tr>
<tr><th id="566">566</th><td><i>    // the mubuf instructions support this kind of load, but probably for only</i></td></tr>
<tr><th id="567">567</th><td><i>    // gfx7 and older.  However, the addressing mode matching in the instruction</i></td></tr>
<tr><th id="568">568</th><td><i>    // selector should be able to do a better job of detecting and selecting</i></td></tr>
<tr><th id="569">569</th><td><i>    // these kinds of loads from the vgpr = load vgpr mapping.</i></td></tr>
<tr><th id="570">570</th><td></td></tr>
<tr><th id="571">571</th><td>    <b>return</b> <a class="local col9 ref" href="#79AltMappings" title='AltMappings' data-ref="79AltMappings" data-ref-filename="79AltMappings">AltMappings</a>;</td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td>  }</td></tr>
<tr><th id="574">574</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#423" title='llvm::TargetOpcode::G_SELECT' data-ref="llvm::TargetOpcode::G_SELECT" data-ref-filename="llvm..TargetOpcode..G_SELECT">G_SELECT</a>: {</td></tr>
<tr><th id="575">575</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="94Size" title='Size' data-type='unsigned int' data-ref="94Size" data-ref-filename="94Size">Size</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getSizeInBits' data-ref="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSizeInBits</a>(<a class="local col6 ref" href="#76MI" title='MI' data-ref="76MI" data-ref-filename="76MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col8 ref" href="#78MRI" title='MRI' data-ref="78MRI" data-ref-filename="78MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="576">576</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping" data-ref-filename="llvm..RegisterBankInfo..InstructionMapping">InstructionMapping</a> &amp;<dfn class="local col5 decl" id="95SSMapping" title='SSMapping' data-type='const llvm::RegisterBankInfo::InstructionMapping &amp;' data-ref="95SSMapping" data-ref-filename="95SSMapping">SSMapping</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" title='llvm::RegisterBankInfo::getInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj">getInstructionMapping</a>(<var>1</var>, <var>1</var>,</td></tr>
<tr><th id="577">577</th><td>      <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" data-ref-filename="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</a>({<span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>, <a class="local col4 ref" href="#94Size" title='Size' data-ref="94Size" data-ref-filename="94Size">Size</a>),</td></tr>
<tr><th id="578">578</th><td>                          <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>, <var>1</var>),</td></tr>
<tr><th id="579">579</th><td>                          <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>, <a class="local col4 ref" href="#94Size" title='Size' data-ref="94Size" data-ref-filename="94Size">Size</a>),</td></tr>
<tr><th id="580">580</th><td>                          <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>, <a class="local col4 ref" href="#94Size" title='Size' data-ref="94Size" data-ref-filename="94Size">Size</a>)}),</td></tr>
<tr><th id="581">581</th><td>      <var>4</var>); <i>// Num Operands</i></td></tr>
<tr><th id="582">582</th><td>    <a class="local col9 ref" href="#79AltMappings" title='AltMappings' data-ref="79AltMappings" data-ref-filename="79AltMappings">AltMappings</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col5 ref" href="#95SSMapping" title='SSMapping' data-ref="95SSMapping" data-ref-filename="95SSMapping">SSMapping</a>);</td></tr>
<tr><th id="583">583</th><td></td></tr>
<tr><th id="584">584</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping" data-ref-filename="llvm..RegisterBankInfo..InstructionMapping">InstructionMapping</a> &amp;<dfn class="local col6 decl" id="96VVMapping" title='VVMapping' data-type='const llvm::RegisterBankInfo::InstructionMapping &amp;' data-ref="96VVMapping" data-ref-filename="96VVMapping">VVMapping</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" title='llvm::RegisterBankInfo::getInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj">getInstructionMapping</a>(<var>2</var>, <var>1</var>,</td></tr>
<tr><th id="585">585</th><td>      <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" data-ref-filename="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</a>({<span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU25getValueMappingSGPR64OnlyEjj" title='llvm::AMDGPU::getValueMappingSGPR64Only' data-ref="_ZN4llvm6AMDGPU25getValueMappingSGPR64OnlyEjj" data-ref-filename="_ZN4llvm6AMDGPU25getValueMappingSGPR64OnlyEjj">getValueMappingSGPR64Only</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <a class="local col4 ref" href="#94Size" title='Size' data-ref="94Size" data-ref-filename="94Size">Size</a>),</td></tr>
<tr><th id="586">586</th><td>                          <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBankID" title='llvm::AMDGPU::VCCRegBankID' data-ref="llvm::AMDGPU::VCCRegBankID" data-ref-filename="llvm..AMDGPU..VCCRegBankID">VCCRegBankID</a>, <var>1</var>),</td></tr>
<tr><th id="587">587</th><td>                          <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU25getValueMappingSGPR64OnlyEjj" title='llvm::AMDGPU::getValueMappingSGPR64Only' data-ref="_ZN4llvm6AMDGPU25getValueMappingSGPR64OnlyEjj" data-ref-filename="_ZN4llvm6AMDGPU25getValueMappingSGPR64OnlyEjj">getValueMappingSGPR64Only</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <a class="local col4 ref" href="#94Size" title='Size' data-ref="94Size" data-ref-filename="94Size">Size</a>),</td></tr>
<tr><th id="588">588</th><td>                          <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU25getValueMappingSGPR64OnlyEjj" title='llvm::AMDGPU::getValueMappingSGPR64Only' data-ref="_ZN4llvm6AMDGPU25getValueMappingSGPR64OnlyEjj" data-ref-filename="_ZN4llvm6AMDGPU25getValueMappingSGPR64OnlyEjj">getValueMappingSGPR64Only</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <a class="local col4 ref" href="#94Size" title='Size' data-ref="94Size" data-ref-filename="94Size">Size</a>)}),</td></tr>
<tr><th id="589">589</th><td>      <var>4</var>); <i>// Num Operands</i></td></tr>
<tr><th id="590">590</th><td>    <a class="local col9 ref" href="#79AltMappings" title='AltMappings' data-ref="79AltMappings" data-ref-filename="79AltMappings">AltMappings</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col6 ref" href="#96VVMapping" title='VVMapping' data-ref="96VVMapping" data-ref-filename="96VVMapping">VVMapping</a>);</td></tr>
<tr><th id="591">591</th><td></td></tr>
<tr><th id="592">592</th><td>    <b>return</b> <a class="local col9 ref" href="#79AltMappings" title='AltMappings' data-ref="79AltMappings" data-ref-filename="79AltMappings">AltMappings</a>;</td></tr>
<tr><th id="593">593</th><td>  }</td></tr>
<tr><th id="594">594</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#609" title='llvm::TargetOpcode::G_SMIN' data-ref="llvm::TargetOpcode::G_SMIN" data-ref-filename="llvm..TargetOpcode..G_SMIN">G_SMIN</a>:</td></tr>
<tr><th id="595">595</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#612" title='llvm::TargetOpcode::G_SMAX' data-ref="llvm::TargetOpcode::G_SMAX" data-ref-filename="llvm..TargetOpcode..G_SMAX">G_SMAX</a>:</td></tr>
<tr><th id="596">596</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#615" title='llvm::TargetOpcode::G_UMIN' data-ref="llvm::TargetOpcode::G_UMIN" data-ref-filename="llvm..TargetOpcode..G_UMIN">G_UMIN</a>:</td></tr>
<tr><th id="597">597</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#618" title='llvm::TargetOpcode::G_UMAX' data-ref="llvm::TargetOpcode::G_UMAX" data-ref-filename="llvm..TargetOpcode..G_UMAX">G_UMAX</a>: {</td></tr>
<tr><th id="598">598</th><td>    <em>static</em> <em>const</em> <a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::OpRegBankEntry" title='llvm::AMDGPURegisterBankInfo::OpRegBankEntry' data-ref="llvm::AMDGPURegisterBankInfo::OpRegBankEntry" data-ref-filename="llvm..AMDGPURegisterBankInfo..OpRegBankEntry">OpRegBankEntry</a>&lt;<var>3</var>&gt; <dfn class="local col7 decl" id="97Table" title='Table' data-type='const OpRegBankEntry&lt;3&gt; [2]' data-ref="97Table" data-ref-filename="97Table">Table</dfn>[<var>2</var>] = {</td></tr>
<tr><th id="599">599</th><td>      { { <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a> }, <var>1</var> },</td></tr>
<tr><th id="600">600</th><td></td></tr>
<tr><th id="601">601</th><td>      <i>// Scalar requires cmp+select, and extends if 16-bit.</i></td></tr>
<tr><th id="602">602</th><td><i>      // FIXME: Should there be separate costs for 32 and 16-bit</i></td></tr>
<tr><th id="603">603</th><td>      { { <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a> }, <var>3</var> }</td></tr>
<tr><th id="604">604</th><td>    };</td></tr>
<tr><th id="605">605</th><td></td></tr>
<tr><th id="606">606</th><td>    <em>const</em> <span class="namespace">std::</span><span class='type' title='std::array' data-ref="std::array" data-ref-filename="std..array">array</span>&lt;<em>unsigned</em>, <var>3</var>&gt; <dfn class="local col8 decl" id="98RegSrcOpIdx" title='RegSrcOpIdx' data-type='const std::array&lt;unsigned int, 3&gt;' data-ref="98RegSrcOpIdx" data-ref-filename="98RegSrcOpIdx">RegSrcOpIdx</dfn> = { { <var>0</var>, <var>1</var>, <var>2</var> } };</td></tr>
<tr><th id="607">607</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo19addMappingFromTableERKNS_12MachineInstrERKNS_19MachineRegisterInfoESt5arrayIjXT_EENS_8ArrayRefINS0_14OpRegBankEntryIXT_EEEEE" title='llvm::AMDGPURegisterBankInfo::addMappingFromTable' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo19addMappingFromTableERKNS_12MachineInstrERKNS_19MachineRegisterInfoESt5arrayIjXT_EENS_8ArrayRefINS0_14OpRegBankEntryIXT_EEEEE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo19addMappingFromTableERKNS_12MachineInstrERKNS_19MachineRegisterInfoESt5arrayIjXT_EENS_8ArrayRefINS0_14OpRegBankEntryIXT_EEEEE">addMappingFromTable</a>&lt;<var>3</var>&gt;(<a class="local col6 ref" href="#76MI" title='MI' data-ref="76MI" data-ref-filename="76MI">MI</a>, <a class="local col8 ref" href="#78MRI" title='MRI' data-ref="78MRI" data-ref-filename="78MRI">MRI</a>, <span class='ref fn fake' title='std::array&lt;unsigned int, 3&gt;::array' data-ref="_ZNSt5arrayIjLm3EEC1ERKS0_" data-ref-filename="_ZNSt5arrayIjLm3EEC1ERKS0_"></span><a class="local col8 ref" href="#98RegSrcOpIdx" title='RegSrcOpIdx' data-ref="98RegSrcOpIdx" data-ref-filename="98RegSrcOpIdx">RegSrcOpIdx</a>, <a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefERAT0__KT_" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefERAT0__KT_" data-ref-filename="_ZN4llvm12makeArrayRefERAT0__KT_">makeArrayRef</a>(<a class="local col7 ref" href="#97Table" title='Table' data-ref="97Table" data-ref-filename="97Table">Table</a>));</td></tr>
<tr><th id="608">608</th><td>  }</td></tr>
<tr><th id="609">609</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#431" title='llvm::TargetOpcode::G_UADDE' data-ref="llvm::TargetOpcode::G_UADDE" data-ref-filename="llvm..TargetOpcode..G_UADDE">G_UADDE</a>:</td></tr>
<tr><th id="610">610</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#439" title='llvm::TargetOpcode::G_USUBE' data-ref="llvm::TargetOpcode::G_USUBE" data-ref-filename="llvm..TargetOpcode..G_USUBE">G_USUBE</a>:</td></tr>
<tr><th id="611">611</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#447" title='llvm::TargetOpcode::G_SADDE' data-ref="llvm::TargetOpcode::G_SADDE" data-ref-filename="llvm..TargetOpcode..G_SADDE">G_SADDE</a>:</td></tr>
<tr><th id="612">612</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#455" title='llvm::TargetOpcode::G_SSUBE' data-ref="llvm::TargetOpcode::G_SSUBE" data-ref-filename="llvm..TargetOpcode..G_SSUBE">G_SSUBE</a>: {</td></tr>
<tr><th id="613">613</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="99Size" title='Size' data-type='unsigned int' data-ref="99Size" data-ref-filename="99Size">Size</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getSizeInBits' data-ref="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSizeInBits</a>(<a class="local col6 ref" href="#76MI" title='MI' data-ref="76MI" data-ref-filename="76MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col8 ref" href="#78MRI" title='MRI' data-ref="78MRI" data-ref-filename="78MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="614">614</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping" data-ref-filename="llvm..RegisterBankInfo..InstructionMapping">InstructionMapping</a> &amp;<dfn class="local col0 decl" id="100SSMapping" title='SSMapping' data-type='const llvm::RegisterBankInfo::InstructionMapping &amp;' data-ref="100SSMapping" data-ref-filename="100SSMapping">SSMapping</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" title='llvm::RegisterBankInfo::getInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj">getInstructionMapping</a>(<var>1</var>, <var>1</var>,</td></tr>
<tr><th id="615">615</th><td>      <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" data-ref-filename="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</a>(</td></tr>
<tr><th id="616">616</th><td>        {<span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>, <a class="local col9 ref" href="#99Size" title='Size' data-ref="99Size" data-ref-filename="99Size">Size</a>),</td></tr>
<tr><th id="617">617</th><td>         <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>, <var>1</var>),</td></tr>
<tr><th id="618">618</th><td>         <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>, <a class="local col9 ref" href="#99Size" title='Size' data-ref="99Size" data-ref-filename="99Size">Size</a>),</td></tr>
<tr><th id="619">619</th><td>         <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>, <a class="local col9 ref" href="#99Size" title='Size' data-ref="99Size" data-ref-filename="99Size">Size</a>),</td></tr>
<tr><th id="620">620</th><td>         <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>, <var>1</var>)}),</td></tr>
<tr><th id="621">621</th><td>      <var>5</var>); <i>// Num Operands</i></td></tr>
<tr><th id="622">622</th><td>    <a class="local col9 ref" href="#79AltMappings" title='AltMappings' data-ref="79AltMappings" data-ref-filename="79AltMappings">AltMappings</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col0 ref" href="#100SSMapping" title='SSMapping' data-ref="100SSMapping" data-ref-filename="100SSMapping">SSMapping</a>);</td></tr>
<tr><th id="623">623</th><td></td></tr>
<tr><th id="624">624</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping" data-ref-filename="llvm..RegisterBankInfo..InstructionMapping">InstructionMapping</a> &amp;<dfn class="local col1 decl" id="101VVMapping" title='VVMapping' data-type='const llvm::RegisterBankInfo::InstructionMapping &amp;' data-ref="101VVMapping" data-ref-filename="101VVMapping">VVMapping</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" title='llvm::RegisterBankInfo::getInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj">getInstructionMapping</a>(<var>2</var>, <var>1</var>,</td></tr>
<tr><th id="625">625</th><td>      <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" data-ref-filename="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</a>({<span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <a class="local col9 ref" href="#99Size" title='Size' data-ref="99Size" data-ref-filename="99Size">Size</a>),</td></tr>
<tr><th id="626">626</th><td>                          <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBankID" title='llvm::AMDGPU::VCCRegBankID' data-ref="llvm::AMDGPU::VCCRegBankID" data-ref-filename="llvm..AMDGPU..VCCRegBankID">VCCRegBankID</a>, <var>1</var>),</td></tr>
<tr><th id="627">627</th><td>                          <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <a class="local col9 ref" href="#99Size" title='Size' data-ref="99Size" data-ref-filename="99Size">Size</a>),</td></tr>
<tr><th id="628">628</th><td>                          <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <a class="local col9 ref" href="#99Size" title='Size' data-ref="99Size" data-ref-filename="99Size">Size</a>),</td></tr>
<tr><th id="629">629</th><td>                          <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBankID" title='llvm::AMDGPU::VCCRegBankID' data-ref="llvm::AMDGPU::VCCRegBankID" data-ref-filename="llvm..AMDGPU..VCCRegBankID">VCCRegBankID</a>, <var>1</var>)}),</td></tr>
<tr><th id="630">630</th><td>      <var>5</var>); <i>// Num Operands</i></td></tr>
<tr><th id="631">631</th><td>    <a class="local col9 ref" href="#79AltMappings" title='AltMappings' data-ref="79AltMappings" data-ref-filename="79AltMappings">AltMappings</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col1 ref" href="#101VVMapping" title='VVMapping' data-ref="101VVMapping" data-ref-filename="101VVMapping">VVMapping</a>);</td></tr>
<tr><th id="632">632</th><td>    <b>return</b> <a class="local col9 ref" href="#79AltMappings" title='AltMappings' data-ref="79AltMappings" data-ref-filename="79AltMappings">AltMappings</a>;</td></tr>
<tr><th id="633">633</th><td>  }</td></tr>
<tr><th id="634">634</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_BRCOND" title='llvm::AMDGPU::G_BRCOND' data-ref="llvm::AMDGPU::G_BRCOND" data-ref-filename="llvm..AMDGPU..G_BRCOND">G_BRCOND</a>: {</td></tr>
<tr><th id="635">635</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MRI.getType(MI.getOperand(<var>0</var>).getReg()).getSizeInBits() == <var>1</var>);</td></tr>
<tr><th id="636">636</th><td></td></tr>
<tr><th id="637">637</th><td>    <i>// TODO: Change type to 32 for scalar</i></td></tr>
<tr><th id="638">638</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping" data-ref-filename="llvm..RegisterBankInfo..InstructionMapping">InstructionMapping</a> &amp;<dfn class="local col2 decl" id="102SMapping" title='SMapping' data-type='const llvm::RegisterBankInfo::InstructionMapping &amp;' data-ref="102SMapping" data-ref-filename="102SMapping">SMapping</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" title='llvm::RegisterBankInfo::getInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj">getInstructionMapping</a>(</td></tr>
<tr><th id="639">639</th><td>      <var>1</var>, <var>1</var>, <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" data-ref-filename="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</a>(</td></tr>
<tr><th id="640">640</th><td>        {<span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>, <var>1</var>), <b>nullptr</b>}),</td></tr>
<tr><th id="641">641</th><td>      <var>2</var>); <i>// Num Operands</i></td></tr>
<tr><th id="642">642</th><td>    <a class="local col9 ref" href="#79AltMappings" title='AltMappings' data-ref="79AltMappings" data-ref-filename="79AltMappings">AltMappings</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col2 ref" href="#102SMapping" title='SMapping' data-ref="102SMapping" data-ref-filename="102SMapping">SMapping</a>);</td></tr>
<tr><th id="643">643</th><td></td></tr>
<tr><th id="644">644</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping" data-ref-filename="llvm..RegisterBankInfo..InstructionMapping">InstructionMapping</a> &amp;<dfn class="local col3 decl" id="103VMapping" title='VMapping' data-type='const llvm::RegisterBankInfo::InstructionMapping &amp;' data-ref="103VMapping" data-ref-filename="103VMapping">VMapping</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" title='llvm::RegisterBankInfo::getInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj">getInstructionMapping</a>(</td></tr>
<tr><th id="645">645</th><td>      <var>1</var>, <var>1</var>, <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" data-ref-filename="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</a>(</td></tr>
<tr><th id="646">646</th><td>        {<span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBankID" title='llvm::AMDGPU::VCCRegBankID' data-ref="llvm::AMDGPU::VCCRegBankID" data-ref-filename="llvm..AMDGPU..VCCRegBankID">VCCRegBankID</a>, <var>1</var>), <b>nullptr</b> }),</td></tr>
<tr><th id="647">647</th><td>      <var>2</var>); <i>// Num Operands</i></td></tr>
<tr><th id="648">648</th><td>    <a class="local col9 ref" href="#79AltMappings" title='AltMappings' data-ref="79AltMappings" data-ref-filename="79AltMappings">AltMappings</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col3 ref" href="#103VMapping" title='VMapping' data-ref="103VMapping" data-ref-filename="103VMapping">VMapping</a>);</td></tr>
<tr><th id="649">649</th><td>    <b>return</b> <a class="local col9 ref" href="#79AltMappings" title='AltMappings' data-ref="79AltMappings" data-ref-filename="79AltMappings">AltMappings</a>;</td></tr>
<tr><th id="650">650</th><td>  }</td></tr>
<tr><th id="651">651</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_INTRINSIC" title='llvm::AMDGPU::G_INTRINSIC' data-ref="llvm::AMDGPU::G_INTRINSIC" data-ref-filename="llvm..AMDGPU..G_INTRINSIC">G_INTRINSIC</a>:</td></tr>
<tr><th id="652">652</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo36getInstrAlternativeMappingsIntrinsicERKNS_12MachineInstrERKNS_19MachineRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappingsIntrinsic' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo36getInstrAlternativeMappingsIntrinsicERKNS_12MachineInstrERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo36getInstrAlternativeMappingsIntrinsicERKNS_12MachineInstrERKNS_19MachineRegisterInfoE">getInstrAlternativeMappingsIntrinsic</a>(<a class="local col6 ref" href="#76MI" title='MI' data-ref="76MI" data-ref-filename="76MI">MI</a>, <a class="local col8 ref" href="#78MRI" title='MRI' data-ref="78MRI" data-ref-filename="78MRI">MRI</a>);</td></tr>
<tr><th id="653">653</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_INTRINSIC_W_SIDE_EFFECTS" title='llvm::AMDGPU::G_INTRINSIC_W_SIDE_EFFECTS' data-ref="llvm::AMDGPU::G_INTRINSIC_W_SIDE_EFFECTS" data-ref-filename="llvm..AMDGPU..G_INTRINSIC_W_SIDE_EFFECTS">G_INTRINSIC_W_SIDE_EFFECTS</a>:</td></tr>
<tr><th id="654">654</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo48getInstrAlternativeMappingsIntrinsicWSideEffectsERKNS_12MachineInstrERKNS_19MachineRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappingsIntrinsicWSideEffects' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo48getInstrAlternativeMappingsIntrinsicWSideEffectsERKNS_12MachineInstrERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo48getInstrAlternativeMappingsIntrinsicWSideEffectsERKNS_12MachineInstrERKNS_19MachineRegisterInfoE">getInstrAlternativeMappingsIntrinsicWSideEffects</a>(<a class="local col6 ref" href="#76MI" title='MI' data-ref="76MI" data-ref-filename="76MI">MI</a>, <a class="local col8 ref" href="#78MRI" title='MRI' data-ref="78MRI" data-ref-filename="78MRI">MRI</a>);</td></tr>
<tr><th id="655">655</th><td>  <b>default</b>:</td></tr>
<tr><th id="656">656</th><td>    <b>break</b>;</td></tr>
<tr><th id="657">657</th><td>  }</td></tr>
<tr><th id="658">658</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo" data-ref-filename="llvm..RegisterBankInfo">RegisterBankInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE" title='llvm::RegisterBankInfo::getInstrAlternativeMappings' data-ref="_ZNK4llvm16RegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16RegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE">getInstrAlternativeMappings</a>(<a class="local col6 ref" href="#76MI" title='MI' data-ref="76MI" data-ref-filename="76MI">MI</a>);</td></tr>
<tr><th id="659">659</th><td>}</td></tr>
<tr><th id="660">660</th><td></td></tr>
<tr><th id="661">661</th><td><em>void</em> <a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo" data-ref-filename="llvm..AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm22AMDGPURegisterBankInfo25split64BitValueForMappingERNS_16MachineIRBuilderERNS_11SmallVectorINS_8RegisterELj2EEENS_3LLTES4_" title='llvm::AMDGPURegisterBankInfo::split64BitValueForMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo25split64BitValueForMappingERNS_16MachineIRBuilderERNS_11SmallVectorINS_8RegisterELj2EEENS_3LLTES4_" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo25split64BitValueForMappingERNS_16MachineIRBuilderERNS_11SmallVectorINS_8RegisterELj2EEENS_3LLTES4_">split64BitValueForMapping</dfn>(</td></tr>
<tr><th id="662">662</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col4 decl" id="104B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="104B" data-ref-filename="104B">B</dfn>,</td></tr>
<tr><th id="663">663</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>2</var>&gt; &amp;<dfn class="local col5 decl" id="105Regs" title='Regs' data-type='SmallVector&lt;llvm::Register, 2&gt; &amp;' data-ref="105Regs" data-ref-filename="105Regs">Regs</dfn>,</td></tr>
<tr><th id="664">664</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col6 decl" id="106HalfTy" title='HalfTy' data-type='llvm::LLT' data-ref="106HalfTy" data-ref-filename="106HalfTy">HalfTy</dfn>,</td></tr>
<tr><th id="665">665</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="107Reg" title='Reg' data-type='llvm::Register' data-ref="107Reg" data-ref-filename="107Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="666">666</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(HalfTy.getSizeInBits() == <var>32</var>);</td></tr>
<tr><th id="667">667</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col8 decl" id="108MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="108MRI" data-ref-filename="108MRI">MRI</dfn> = <a class="local col4 ref" href="#104B" title='B' data-ref="104B" data-ref-filename="104B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>();</td></tr>
<tr><th id="668">668</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="109LoLHS" title='LoLHS' data-type='llvm::Register' data-ref="109LoLHS" data-ref-filename="109LoLHS">LoLHS</dfn> = <a class="local col8 ref" href="#108MRI" title='MRI' data-ref="108MRI" data-ref-filename="108MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col6 ref" href="#106HalfTy" title='HalfTy' data-ref="106HalfTy" data-ref-filename="106HalfTy">HalfTy</a>);</td></tr>
<tr><th id="669">669</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="110HiLHS" title='HiLHS' data-type='llvm::Register' data-ref="110HiLHS" data-ref-filename="110HiLHS">HiLHS</dfn> = <a class="local col8 ref" href="#108MRI" title='MRI' data-ref="108MRI" data-ref-filename="108MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col6 ref" href="#106HalfTy" title='HalfTy' data-ref="106HalfTy" data-ref-filename="106HalfTy">HalfTy</a>);</td></tr>
<tr><th id="670">670</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col1 decl" id="111Bank" title='Bank' data-type='const llvm::RegisterBank *' data-ref="111Bank" data-ref-filename="111Bank">Bank</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#107Reg" title='Reg' data-ref="107Reg" data-ref-filename="107Reg">Reg</a>, *<a class="local col8 ref" href="#108MRI" title='MRI' data-ref="108MRI" data-ref-filename="108MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="671">671</th><td>  <a class="local col8 ref" href="#108MRI" title='MRI' data-ref="108MRI" data-ref-filename="108MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#109LoLHS" title='LoLHS' data-ref="109LoLHS" data-ref-filename="109LoLHS">LoLHS</a>, *<a class="local col1 ref" href="#111Bank" title='Bank' data-ref="111Bank" data-ref-filename="111Bank">Bank</a>);</td></tr>
<tr><th id="672">672</th><td>  <a class="local col8 ref" href="#108MRI" title='MRI' data-ref="108MRI" data-ref-filename="108MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#110HiLHS" title='HiLHS' data-ref="110HiLHS" data-ref-filename="110HiLHS">HiLHS</a>, *<a class="local col1 ref" href="#111Bank" title='Bank' data-ref="111Bank" data-ref-filename="111Bank">Bank</a>);</td></tr>
<tr><th id="673">673</th><td></td></tr>
<tr><th id="674">674</th><td>  <a class="local col5 ref" href="#105Regs" title='Regs' data-ref="105Regs" data-ref-filename="105Regs">Regs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#109LoLHS" title='LoLHS' data-ref="109LoLHS" data-ref-filename="109LoLHS">LoLHS</a>);</td></tr>
<tr><th id="675">675</th><td>  <a class="local col5 ref" href="#105Regs" title='Regs' data-ref="105Regs" data-ref-filename="105Regs">Regs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#110HiLHS" title='HiLHS' data-ref="110HiLHS" data-ref-filename="110HiLHS">HiLHS</a>);</td></tr>
<tr><th id="676">676</th><td></td></tr>
<tr><th id="677">677</th><td>  <a class="local col4 ref" href="#104B" title='B' data-ref="104B" data-ref-filename="104B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_UNMERGE_VALUES" title='llvm::AMDGPU::G_UNMERGE_VALUES' data-ref="llvm::AMDGPU::G_UNMERGE_VALUES" data-ref-filename="llvm..AMDGPU..G_UNMERGE_VALUES">G_UNMERGE_VALUES</a>)</td></tr>
<tr><th id="678">678</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#109LoLHS" title='LoLHS' data-ref="109LoLHS" data-ref-filename="109LoLHS">LoLHS</a>)</td></tr>
<tr><th id="679">679</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#110HiLHS" title='HiLHS' data-ref="110HiLHS" data-ref-filename="110HiLHS">HiLHS</a>)</td></tr>
<tr><th id="680">680</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#107Reg" title='Reg' data-ref="107Reg" data-ref-filename="107Reg">Reg</a>);</td></tr>
<tr><th id="681">681</th><td>}</td></tr>
<tr><th id="682">682</th><td></td></tr>
<tr><th id="683">683</th><td><i class="doc" data-doc="_ZL13setRegsToTypeRN4llvm19MachineRegisterInfoENS_8ArrayRefINS_8RegisterEEENS_3LLTE">/// Replace the current type each register in<span class="command"> \p</span> <span class="arg">Regs</span> has with<span class="command"> \p</span> <span class="arg">NewTy</span></i></td></tr>
<tr><th id="684">684</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL13setRegsToTypeRN4llvm19MachineRegisterInfoENS_8ArrayRefINS_8RegisterEEENS_3LLTE" title='setRegsToType' data-type='void setRegsToType(llvm::MachineRegisterInfo &amp; MRI, ArrayRef&lt;llvm::Register&gt; Regs, llvm::LLT NewTy)' data-ref="_ZL13setRegsToTypeRN4llvm19MachineRegisterInfoENS_8ArrayRefINS_8RegisterEEENS_3LLTE" data-ref-filename="_ZL13setRegsToTypeRN4llvm19MachineRegisterInfoENS_8ArrayRefINS_8RegisterEEENS_3LLTE">setRegsToType</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="112MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="112MRI" data-ref-filename="112MRI">MRI</dfn>, <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>&gt; <dfn class="local col3 decl" id="113Regs" title='Regs' data-type='ArrayRef&lt;llvm::Register&gt;' data-ref="113Regs" data-ref-filename="113Regs">Regs</dfn>,</td></tr>
<tr><th id="685">685</th><td>                          <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col4 decl" id="114NewTy" title='NewTy' data-type='llvm::LLT' data-ref="114NewTy" data-ref-filename="114NewTy">NewTy</dfn>) {</td></tr>
<tr><th id="686">686</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="115Reg" title='Reg' data-type='llvm::Register' data-ref="115Reg" data-ref-filename="115Reg">Reg</dfn> : <a class="local col3 ref" href="#113Regs" title='Regs' data-ref="113Regs" data-ref-filename="113Regs">Regs</a>) {</td></tr>
<tr><th id="687">687</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MRI.getType(Reg).getSizeInBits() == NewTy.getSizeInBits());</td></tr>
<tr><th id="688">688</th><td>    <a class="local col2 ref" href="#112MRI" title='MRI' data-ref="112MRI" data-ref-filename="112MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7setTypeENS_8RegisterENS_3LLTE" title='llvm::MachineRegisterInfo::setType' data-ref="_ZN4llvm19MachineRegisterInfo7setTypeENS_8RegisterENS_3LLTE" data-ref-filename="_ZN4llvm19MachineRegisterInfo7setTypeENS_8RegisterENS_3LLTE">setType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#115Reg" title='Reg' data-ref="115Reg" data-ref-filename="115Reg">Reg</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col4 ref" href="#114NewTy" title='NewTy' data-ref="114NewTy" data-ref-filename="114NewTy">NewTy</a>);</td></tr>
<tr><th id="689">689</th><td>  }</td></tr>
<tr><th id="690">690</th><td>}</td></tr>
<tr><th id="691">691</th><td></td></tr>
<tr><th id="692">692</th><td><em>static</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="tu decl def fn" id="_ZL16getHalfSizedTypeN4llvm3LLTE" title='getHalfSizedType' data-type='llvm::LLT getHalfSizedType(llvm::LLT Ty)' data-ref="_ZL16getHalfSizedTypeN4llvm3LLTE" data-ref-filename="_ZL16getHalfSizedTypeN4llvm3LLTE">getHalfSizedType</dfn>(<a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col6 decl" id="116Ty" title='Ty' data-type='llvm::LLT' data-ref="116Ty" data-ref-filename="116Ty">Ty</dfn>) {</td></tr>
<tr><th id="693">693</th><td>  <b>if</b> (<a class="local col6 ref" href="#116Ty" title='Ty' data-ref="116Ty" data-ref-filename="116Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>()) {</td></tr>
<tr><th id="694">694</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Ty.getNumElements() % <var>2</var> == <var>0</var>);</td></tr>
<tr><th id="695">695</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT14scalarOrVectorEtS0_" title='llvm::LLT::scalarOrVector' data-ref="_ZN4llvm3LLT14scalarOrVectorEtS0_" data-ref-filename="_ZN4llvm3LLT14scalarOrVectorEtS0_">scalarOrVector</a>(<a class="local col6 ref" href="#116Ty" title='Ty' data-ref="116Ty" data-ref-filename="116Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv" data-ref-filename="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>() / <var>2</var>, <a class="local col6 ref" href="#116Ty" title='Ty' data-ref="116Ty" data-ref-filename="116Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getElementTypeEv" title='llvm::LLT::getElementType' data-ref="_ZNK4llvm3LLT14getElementTypeEv" data-ref-filename="_ZNK4llvm3LLT14getElementTypeEv">getElementType</a>());</td></tr>
<tr><th id="696">696</th><td>  }</td></tr>
<tr><th id="697">697</th><td></td></tr>
<tr><th id="698">698</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Ty.getSizeInBits() % <var>2</var> == <var>0</var>);</td></tr>
<tr><th id="699">699</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<a class="local col6 ref" href="#116Ty" title='Ty' data-ref="116Ty" data-ref-filename="116Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() / <var>2</var>);</td></tr>
<tr><th id="700">700</th><td>}</td></tr>
<tr><th id="701">701</th><td></td></tr>
<tr><th id="702">702</th><td><i class="doc">/// Legalize instruction<span class="command"> \p</span> <span class="arg">MI</span> where operands in<span class="command"> \p</span> <span class="arg">OpIndices</span> must be SGPRs. If</i></td></tr>
<tr><th id="703">703</th><td><i class="doc">/// any of the required SGPR operands are VGPRs, perform a waterfall loop to</i></td></tr>
<tr><th id="704">704</th><td><i class="doc">/// execute the instruction for each unique combination of values in all lanes</i></td></tr>
<tr><th id="705">705</th><td><i class="doc">/// in the wave. The block will be split such that rest of the instructions are</i></td></tr>
<tr><th id="706">706</th><td><i class="doc">/// moved to a new block.</i></td></tr>
<tr><th id="707">707</th><td><i class="doc">///</i></td></tr>
<tr><th id="708">708</th><td><i class="doc">/// Essentially performs this loop:</i></td></tr>
<tr><th id="709">709</th><td><i class="doc">//</i></td></tr>
<tr><th id="710">710</th><td><i class="doc">/// Save Execution Mask</i></td></tr>
<tr><th id="711">711</th><td><i class="doc">/// For (Lane : Wavefront) {</i></td></tr>
<tr><th id="712">712</th><td><i class="doc">///   Enable Lane, Disable all other lanes</i></td></tr>
<tr><th id="713">713</th><td><i class="doc">///   SGPR = read SGPR value for current lane from VGPR</i></td></tr>
<tr><th id="714">714</th><td><i class="doc">///   VGPRResult[Lane] = use_op SGPR</i></td></tr>
<tr><th id="715">715</th><td><i class="doc">/// }</i></td></tr>
<tr><th id="716">716</th><td><i class="doc">/// Restore Execution Mask</i></td></tr>
<tr><th id="717">717</th><td><i class="doc">///</i></td></tr>
<tr><th id="718">718</th><td><i class="doc">/// There is additional complexity to try for compare values to identify the</i></td></tr>
<tr><th id="719">719</th><td><i class="doc">/// unique values used.</i></td></tr>
<tr><th id="720">720</th><td><em>bool</em> <a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo" data-ref-filename="llvm..AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_16MachineIRBuilderENS_14iterator_rangeINS_26MachineInstrBundleIteratorINS_12MachineInstr2120113" title='llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_16MachineIRBuilderENS_14iterator_rangeINS_26MachineInstrBundleIteratorINS_12MachineInstr2120113" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_16MachineIRBuilderENS_14iterator_rangeINS_26MachineInstrBundleIteratorINS_12MachineInstr2120113">executeInWaterfallLoop</dfn>(</td></tr>
<tr><th id="721">721</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col7 decl" id="117B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="117B" data-ref-filename="117B">B</dfn>,</td></tr>
<tr><th id="722">722</th><td>  <a class="type" href="../../../include/llvm/ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range" data-ref-filename="llvm..iterator_range">iterator_range</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a>&gt; <dfn class="local col8 decl" id="118Range" title='Range' data-type='iterator_range&lt;MachineBasicBlock::iterator&gt;' data-ref="118Range" data-ref-filename="118Range">Range</dfn>,</td></tr>
<tr><th id="723">723</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet" data-ref-filename="llvm..SmallSet">SmallSet</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>4</var>&gt; &amp;<dfn class="local col9 decl" id="119SGPROperandRegs" title='SGPROperandRegs' data-type='SmallSet&lt;llvm::Register, 4&gt; &amp;' data-ref="119SGPROperandRegs" data-ref-filename="119SGPROperandRegs">SGPROperandRegs</dfn>,</td></tr>
<tr><th id="724">724</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="120MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="120MRI" data-ref-filename="120MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="725">725</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="121ResultRegs" title='ResultRegs' data-type='SmallVector&lt;llvm::Register, 4&gt;' data-ref="121ResultRegs" data-ref-filename="121ResultRegs">ResultRegs</dfn>;</td></tr>
<tr><th id="726">726</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="122InitResultRegs" title='InitResultRegs' data-type='SmallVector&lt;llvm::Register, 4&gt;' data-ref="122InitResultRegs" data-ref-filename="122InitResultRegs">InitResultRegs</dfn>;</td></tr>
<tr><th id="727">727</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="123PhiRegs" title='PhiRegs' data-type='SmallVector&lt;llvm::Register, 4&gt;' data-ref="123PhiRegs" data-ref-filename="123PhiRegs">PhiRegs</dfn>;</td></tr>
<tr><th id="728">728</th><td></td></tr>
<tr><th id="729">729</th><td>  <i>// Track use registers which have already been expanded with a readfirstlane</i></td></tr>
<tr><th id="730">730</th><td><i>  // sequence. This may have multiple uses if moving a sequence.</i></td></tr>
<tr><th id="731">731</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap" data-ref-filename="llvm..DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapC1Ej" title='llvm::DenseMap::DenseMap&lt;KeyT, ValueT, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm8DenseMapC1Ej" data-ref-filename="_ZN4llvm8DenseMapC1Ej"></a><dfn class="local col4 decl" id="124WaterfalledRegMap" title='WaterfalledRegMap' data-type='DenseMap&lt;llvm::Register, llvm::Register&gt;' data-ref="124WaterfalledRegMap" data-ref-filename="124WaterfalledRegMap">WaterfalledRegMap</dfn>;</td></tr>
<tr><th id="732">732</th><td></td></tr>
<tr><th id="733">733</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="125MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="125MBB" data-ref-filename="125MBB">MBB</dfn> = <a class="local col7 ref" href="#117B" title='B' data-ref="117B" data-ref-filename="117B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMBBEv" title='llvm::MachineIRBuilder::getMBB' data-ref="_ZN4llvm16MachineIRBuilder6getMBBEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="734">734</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col6 decl" id="126MF" title='MF' data-type='llvm::MachineFunction *' data-ref="126MF" data-ref-filename="126MF">MF</dfn> = &amp;<a class="local col7 ref" href="#117B" title='B' data-ref="117B" data-ref-filename="117B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>();</td></tr>
<tr><th id="735">735</th><td></td></tr>
<tr><th id="736">736</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="127WaveRC" title='WaveRC' data-type='const llvm::TargetRegisterClass *' data-ref="127WaveRC" data-ref-filename="127WaveRC">WaveRC</dfn> = <a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo19getWaveMaskRegClassEv" title='llvm::SIRegisterInfo::getWaveMaskRegClass' data-ref="_ZNK4llvm14SIRegisterInfo19getWaveMaskRegClassEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo19getWaveMaskRegClassEv">getWaveMaskRegClass</a>();</td></tr>
<tr><th id="737">737</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="128WaveAndOpc" title='WaveAndOpc' data-type='const unsigned int' data-ref="128WaveAndOpc" data-ref-filename="128WaveAndOpc">WaveAndOpc</dfn> = <a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::Subtarget" title='llvm::AMDGPURegisterBankInfo::Subtarget' data-ref="llvm::AMDGPURegisterBankInfo::Subtarget" data-ref-filename="llvm..AMDGPURegisterBankInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>() ?</td></tr>
<tr><th id="738">738</th><td>    <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_AND_B32" title='llvm::AMDGPU::S_AND_B32' data-ref="llvm::AMDGPU::S_AND_B32" data-ref-filename="llvm..AMDGPU..S_AND_B32">S_AND_B32</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_AND_B64" title='llvm::AMDGPU::S_AND_B64' data-ref="llvm::AMDGPU::S_AND_B64" data-ref-filename="llvm..AMDGPU..S_AND_B64">S_AND_B64</a>;</td></tr>
<tr><th id="739">739</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col9 decl" id="129MovTermOpc" title='MovTermOpc' data-type='const unsigned int' data-ref="129MovTermOpc" data-ref-filename="129MovTermOpc">MovTermOpc</dfn> = <a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::Subtarget" title='llvm::AMDGPURegisterBankInfo::Subtarget' data-ref="llvm::AMDGPURegisterBankInfo::Subtarget" data-ref-filename="llvm..AMDGPURegisterBankInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>() ?</td></tr>
<tr><th id="740">740</th><td>    <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32_term" title='llvm::AMDGPU::S_MOV_B32_term' data-ref="llvm::AMDGPU::S_MOV_B32_term" data-ref-filename="llvm..AMDGPU..S_MOV_B32_term">S_MOV_B32_term</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B64_term" title='llvm::AMDGPU::S_MOV_B64_term' data-ref="llvm::AMDGPU::S_MOV_B64_term" data-ref-filename="llvm..AMDGPU..S_MOV_B64_term">S_MOV_B64_term</a>;</td></tr>
<tr><th id="741">741</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col0 decl" id="130XorTermOpc" title='XorTermOpc' data-type='const unsigned int' data-ref="130XorTermOpc" data-ref-filename="130XorTermOpc">XorTermOpc</dfn> = <a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::Subtarget" title='llvm::AMDGPURegisterBankInfo::Subtarget' data-ref="llvm::AMDGPURegisterBankInfo::Subtarget" data-ref-filename="llvm..AMDGPURegisterBankInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>() ?</td></tr>
<tr><th id="742">742</th><td>    <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_XOR_B32_term" title='llvm::AMDGPU::S_XOR_B32_term' data-ref="llvm::AMDGPU::S_XOR_B32_term" data-ref-filename="llvm..AMDGPU..S_XOR_B32_term">S_XOR_B32_term</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_XOR_B64_term" title='llvm::AMDGPU::S_XOR_B64_term' data-ref="llvm::AMDGPU::S_XOR_B64_term" data-ref-filename="llvm..AMDGPU..S_XOR_B64_term">S_XOR_B64_term</a>;</td></tr>
<tr><th id="743">743</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="131AndSaveExecOpc" title='AndSaveExecOpc' data-type='const unsigned int' data-ref="131AndSaveExecOpc" data-ref-filename="131AndSaveExecOpc">AndSaveExecOpc</dfn> =  <a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::Subtarget" title='llvm::AMDGPURegisterBankInfo::Subtarget' data-ref="llvm::AMDGPURegisterBankInfo::Subtarget" data-ref-filename="llvm..AMDGPURegisterBankInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>() ?</td></tr>
<tr><th id="744">744</th><td>    <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_AND_SAVEEXEC_B32" title='llvm::AMDGPU::S_AND_SAVEEXEC_B32' data-ref="llvm::AMDGPU::S_AND_SAVEEXEC_B32" data-ref-filename="llvm..AMDGPU..S_AND_SAVEEXEC_B32">S_AND_SAVEEXEC_B32</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_AND_SAVEEXEC_B64" title='llvm::AMDGPU::S_AND_SAVEEXEC_B64' data-ref="llvm::AMDGPU::S_AND_SAVEEXEC_B64" data-ref-filename="llvm..AMDGPU..S_AND_SAVEEXEC_B64">S_AND_SAVEEXEC_B64</a>;</td></tr>
<tr><th id="745">745</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col2 decl" id="132ExecReg" title='ExecReg' data-type='const unsigned int' data-ref="132ExecReg" data-ref-filename="132ExecReg">ExecReg</dfn> =  <a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::Subtarget" title='llvm::AMDGPURegisterBankInfo::Subtarget' data-ref="llvm::AMDGPURegisterBankInfo::Subtarget" data-ref-filename="llvm..AMDGPURegisterBankInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>() ?</td></tr>
<tr><th id="746">746</th><td>    <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC_LO" title='llvm::AMDGPU::EXEC_LO' data-ref="llvm::AMDGPU::EXEC_LO" data-ref-filename="llvm..AMDGPU..EXEC_LO">EXEC_LO</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC" title='llvm::AMDGPU::EXEC' data-ref="llvm::AMDGPU::EXEC" data-ref-filename="llvm..AMDGPU..EXEC">EXEC</a>;</td></tr>
<tr><th id="747">747</th><td></td></tr>
<tr><th id="748">748</th><td><u>#<span data-ppcond="748">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="749">749</th><td>  <em>const</em> <em>int</em> OrigRangeSize = std::distance(Range.begin(), Range.end());</td></tr>
<tr><th id="750">750</th><td><u>#<span data-ppcond="748">endif</span></u></td></tr>
<tr><th id="751">751</th><td></td></tr>
<tr><th id="752">752</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="133MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="133MI" data-ref-filename="133MI">MI</dfn> : <a class="local col8 ref" href="#118Range" title='Range' data-ref="118Range" data-ref-filename="118Range">Range</a>) {</td></tr>
<tr><th id="753">753</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="134Def" title='Def' data-type='llvm::MachineOperand &amp;' data-ref="134Def" data-ref-filename="134Def">Def</dfn> : <a class="local col3 ref" href="#133MI" title='MI' data-ref="133MI" data-ref-filename="133MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr4defsEv" title='llvm::MachineInstr::defs' data-ref="_ZN4llvm12MachineInstr4defsEv" data-ref-filename="_ZN4llvm12MachineInstr4defsEv">defs</a>()) {</td></tr>
<tr><th id="754">754</th><td>      <b>if</b> (<a class="local col0 ref" href="#120MRI" title='MRI' data-ref="120MRI" data-ref-filename="120MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyENS_8RegisterE" title='llvm::MachineRegisterInfo::use_nodbg_empty' data-ref="_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyENS_8RegisterE">use_nodbg_empty</a>(<a class="local col4 ref" href="#134Def" title='Def' data-ref="134Def" data-ref-filename="134Def">Def</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="755">755</th><td>        <b>continue</b>;</td></tr>
<tr><th id="756">756</th><td></td></tr>
<tr><th id="757">757</th><td>      <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col5 decl" id="135ResTy" title='ResTy' data-type='llvm::LLT' data-ref="135ResTy" data-ref-filename="135ResTy">ResTy</dfn> = <a class="local col0 ref" href="#120MRI" title='MRI' data-ref="120MRI" data-ref-filename="120MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col4 ref" href="#134Def" title='Def' data-ref="134Def" data-ref-filename="134Def">Def</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="758">758</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col6 decl" id="136DefBank" title='DefBank' data-type='const llvm::RegisterBank *' data-ref="136DefBank" data-ref-filename="136DefBank">DefBank</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="local col4 ref" href="#134Def" title='Def' data-ref="134Def" data-ref-filename="134Def">Def</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col0 ref" href="#120MRI" title='MRI' data-ref="120MRI" data-ref-filename="120MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="759">759</th><td>      <a class="local col1 ref" href="#121ResultRegs" title='ResultRegs' data-ref="121ResultRegs" data-ref-filename="121ResultRegs">ResultRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col4 ref" href="#134Def" title='Def' data-ref="134Def" data-ref-filename="134Def">Def</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="760">760</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="137InitReg" title='InitReg' data-type='llvm::Register' data-ref="137InitReg" data-ref-filename="137InitReg">InitReg</dfn> = <a class="local col7 ref" href="#117B" title='B' data-ref="117B" data-ref-filename="117B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE" title='llvm::MachineIRBuilder::buildUndef' data-ref="_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE">buildUndef</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#135ResTy" title='ResTy' data-ref="135ResTy" data-ref-filename="135ResTy">ResTy</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="761">761</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="138PhiReg" title='PhiReg' data-type='llvm::Register' data-ref="138PhiReg" data-ref-filename="138PhiReg">PhiReg</dfn> = <a class="local col0 ref" href="#120MRI" title='MRI' data-ref="120MRI" data-ref-filename="120MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col5 ref" href="#135ResTy" title='ResTy' data-ref="135ResTy" data-ref-filename="135ResTy">ResTy</a>);</td></tr>
<tr><th id="762">762</th><td>      <a class="local col2 ref" href="#122InitResultRegs" title='InitResultRegs' data-ref="122InitResultRegs" data-ref-filename="122InitResultRegs">InitResultRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#137InitReg" title='InitReg' data-ref="137InitReg" data-ref-filename="137InitReg">InitReg</a>);</td></tr>
<tr><th id="763">763</th><td>      <a class="local col3 ref" href="#123PhiRegs" title='PhiRegs' data-ref="123PhiRegs" data-ref-filename="123PhiRegs">PhiRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#138PhiReg" title='PhiReg' data-ref="138PhiReg" data-ref-filename="138PhiReg">PhiReg</a>);</td></tr>
<tr><th id="764">764</th><td>      <a class="local col0 ref" href="#120MRI" title='MRI' data-ref="120MRI" data-ref-filename="120MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#138PhiReg" title='PhiReg' data-ref="138PhiReg" data-ref-filename="138PhiReg">PhiReg</a>, *<a class="local col6 ref" href="#136DefBank" title='DefBank' data-ref="136DefBank" data-ref-filename="136DefBank">DefBank</a>);</td></tr>
<tr><th id="765">765</th><td>      <a class="local col0 ref" href="#120MRI" title='MRI' data-ref="120MRI" data-ref-filename="120MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#137InitReg" title='InitReg' data-ref="137InitReg" data-ref-filename="137InitReg">InitReg</a>, *<a class="local col6 ref" href="#136DefBank" title='DefBank' data-ref="136DefBank" data-ref-filename="136DefBank">DefBank</a>);</td></tr>
<tr><th id="766">766</th><td>    }</td></tr>
<tr><th id="767">767</th><td>  }</td></tr>
<tr><th id="768">768</th><td></td></tr>
<tr><th id="769">769</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="139SaveExecReg" title='SaveExecReg' data-type='llvm::Register' data-ref="139SaveExecReg" data-ref-filename="139SaveExecReg">SaveExecReg</dfn> = <a class="local col0 ref" href="#120MRI" title='MRI' data-ref="120MRI" data-ref-filename="120MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col7 ref" href="#127WaveRC" title='WaveRC' data-ref="127WaveRC" data-ref-filename="127WaveRC">WaveRC</a>);</td></tr>
<tr><th id="770">770</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="140InitSaveExecReg" title='InitSaveExecReg' data-type='llvm::Register' data-ref="140InitSaveExecReg" data-ref-filename="140InitSaveExecReg">InitSaveExecReg</dfn> = <a class="local col0 ref" href="#120MRI" title='MRI' data-ref="120MRI" data-ref-filename="120MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col7 ref" href="#127WaveRC" title='WaveRC' data-ref="127WaveRC" data-ref-filename="127WaveRC">WaveRC</a>);</td></tr>
<tr><th id="771">771</th><td></td></tr>
<tr><th id="772">772</th><td>  <i>// Don't bother using generic instructions/registers for the exec mask.</i></td></tr>
<tr><th id="773">773</th><td>  <a class="local col7 ref" href="#117B" title='B' data-ref="117B" data-ref-filename="117B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF" data-ref-filename="llvm..TargetOpcode..IMPLICIT_DEF">IMPLICIT_DEF</a>)</td></tr>
<tr><th id="774">774</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#140InitSaveExecReg" title='InitSaveExecReg' data-ref="140InitSaveExecReg" data-ref-filename="140InitSaveExecReg">InitSaveExecReg</a>);</td></tr>
<tr><th id="775">775</th><td></td></tr>
<tr><th id="776">776</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="141PhiExec" title='PhiExec' data-type='llvm::Register' data-ref="141PhiExec" data-ref-filename="141PhiExec">PhiExec</dfn> = <a class="local col0 ref" href="#120MRI" title='MRI' data-ref="120MRI" data-ref-filename="120MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col7 ref" href="#127WaveRC" title='WaveRC' data-ref="127WaveRC" data-ref-filename="127WaveRC">WaveRC</a>);</td></tr>
<tr><th id="777">777</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="142NewExec" title='NewExec' data-type='llvm::Register' data-ref="142NewExec" data-ref-filename="142NewExec">NewExec</dfn> = <a class="local col0 ref" href="#120MRI" title='MRI' data-ref="120MRI" data-ref-filename="120MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col7 ref" href="#127WaveRC" title='WaveRC' data-ref="127WaveRC" data-ref-filename="127WaveRC">WaveRC</a>);</td></tr>
<tr><th id="778">778</th><td></td></tr>
<tr><th id="779">779</th><td>  <i>// To insert the loop we need to split the block. Move everything before this</i></td></tr>
<tr><th id="780">780</th><td><i>  // point to a new block, and insert a new empty block before this instruction.</i></td></tr>
<tr><th id="781">781</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="143LoopBB" title='LoopBB' data-type='llvm::MachineBasicBlock *' data-ref="143LoopBB" data-ref-filename="143LoopBB">LoopBB</dfn> = <a class="local col6 ref" href="#126MF" title='MF' data-ref="126MF" data-ref-filename="126MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" data-ref-filename="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>();</td></tr>
<tr><th id="782">782</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="144RemainderBB" title='RemainderBB' data-type='llvm::MachineBasicBlock *' data-ref="144RemainderBB" data-ref-filename="144RemainderBB">RemainderBB</dfn> = <a class="local col6 ref" href="#126MF" title='MF' data-ref="126MF" data-ref-filename="126MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" data-ref-filename="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>();</td></tr>
<tr><th id="783">783</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="145RestoreExecBB" title='RestoreExecBB' data-type='llvm::MachineBasicBlock *' data-ref="145RestoreExecBB" data-ref-filename="145RestoreExecBB">RestoreExecBB</dfn> = <a class="local col6 ref" href="#126MF" title='MF' data-ref="126MF" data-ref-filename="126MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" data-ref-filename="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>();</td></tr>
<tr><th id="784">784</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator" data-ref-filename="llvm..MachineFunction..iterator">iterator</a> <dfn class="local col6 decl" id="146MBBI" title='MBBI' data-type='MachineFunction::iterator' data-ref="146MBBI" data-ref-filename="146MBBI">MBBI</dfn><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE9referenceE" title='llvm::ilist_iterator::ilist_iterator&lt;OptionsT, IsReverse, IsConst&gt;' data-ref="_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE9referenceE" data-ref-filename="_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE9referenceE">(</a><a class="local col5 ref" href="#125MBB" title='MBB' data-ref="125MBB" data-ref-filename="125MBB">MBB</a>);</td></tr>
<tr><th id="785">785</th><td>  <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv" data-ref-filename="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col6 ref" href="#146MBBI" title='MBBI' data-ref="146MBBI" data-ref-filename="146MBBI">MBBI</a>;</td></tr>
<tr><th id="786">786</th><td>  <a class="local col6 ref" href="#126MF" title='MF' data-ref="126MF" data-ref-filename="126MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEEPS4_" data-ref-filename="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, false, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEC1ERKS5_" data-ref-filename="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="local col6 ref" href="#146MBBI" title='MBBI' data-ref="146MBBI" data-ref-filename="146MBBI">MBBI</a>, <a class="local col3 ref" href="#143LoopBB" title='LoopBB' data-ref="143LoopBB" data-ref-filename="143LoopBB">LoopBB</a>);</td></tr>
<tr><th id="787">787</th><td>  <a class="local col6 ref" href="#126MF" title='MF' data-ref="126MF" data-ref-filename="126MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEEPS4_" data-ref-filename="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, false, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEC1ERKS5_" data-ref-filename="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="local col6 ref" href="#146MBBI" title='MBBI' data-ref="146MBBI" data-ref-filename="146MBBI">MBBI</a>, <a class="local col5 ref" href="#145RestoreExecBB" title='RestoreExecBB' data-ref="145RestoreExecBB" data-ref-filename="145RestoreExecBB">RestoreExecBB</a>);</td></tr>
<tr><th id="788">788</th><td>  <a class="local col6 ref" href="#126MF" title='MF' data-ref="126MF" data-ref-filename="126MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEEPS4_" data-ref-filename="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, false, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEC1ERKS5_" data-ref-filename="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="local col6 ref" href="#146MBBI" title='MBBI' data-ref="146MBBI" data-ref-filename="146MBBI">MBBI</a>, <a class="local col4 ref" href="#144RemainderBB" title='RemainderBB' data-ref="144RemainderBB" data-ref-filename="144RemainderBB">RemainderBB</a>);</td></tr>
<tr><th id="789">789</th><td></td></tr>
<tr><th id="790">790</th><td>  <a class="local col3 ref" href="#143LoopBB" title='LoopBB' data-ref="143LoopBB" data-ref-filename="143LoopBB">LoopBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" data-ref-filename="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col5 ref" href="#145RestoreExecBB" title='RestoreExecBB' data-ref="145RestoreExecBB" data-ref-filename="145RestoreExecBB">RestoreExecBB</a>);</td></tr>
<tr><th id="791">791</th><td>  <a class="local col3 ref" href="#143LoopBB" title='LoopBB' data-ref="143LoopBB" data-ref-filename="143LoopBB">LoopBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" data-ref-filename="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col3 ref" href="#143LoopBB" title='LoopBB' data-ref="143LoopBB" data-ref-filename="143LoopBB">LoopBB</a>);</td></tr>
<tr><th id="792">792</th><td></td></tr>
<tr><th id="793">793</th><td>  <i>// Move the rest of the block into a new block.</i></td></tr>
<tr><th id="794">794</th><td>  <a class="local col4 ref" href="#144RemainderBB" title='RemainderBB' data-ref="144RemainderBB" data-ref-filename="144RemainderBB">RemainderBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock31transferSuccessorsAndUpdatePHIsEPS0_" title='llvm::MachineBasicBlock::transferSuccessorsAndUpdatePHIs' data-ref="_ZN4llvm17MachineBasicBlock31transferSuccessorsAndUpdatePHIsEPS0_" data-ref-filename="_ZN4llvm17MachineBasicBlock31transferSuccessorsAndUpdatePHIsEPS0_">transferSuccessorsAndUpdatePHIs</a>(&amp;<a class="local col5 ref" href="#125MBB" title='MBB' data-ref="125MBB" data-ref-filename="125MBB">MBB</a>);</td></tr>
<tr><th id="795">795</th><td>  <a class="local col4 ref" href="#144RemainderBB" title='RemainderBB' data-ref="144RemainderBB" data-ref-filename="144RemainderBB">RemainderBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_" data-ref-filename="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_">splice</a>(<a class="local col4 ref" href="#144RemainderBB" title='RemainderBB' data-ref="144RemainderBB" data-ref-filename="144RemainderBB">RemainderBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), &amp;<a class="local col5 ref" href="#125MBB" title='MBB' data-ref="125MBB" data-ref-filename="125MBB">MBB</a>, <a class="local col8 ref" href="#118Range" title='Range' data-ref="118Range" data-ref-filename="118Range">Range</a>.<a class="ref fn" href="../../../include/llvm/ADT/iterator_range.h.html#_ZNK4llvm14iterator_range3endEv" title='llvm::iterator_range::end' data-ref="_ZNK4llvm14iterator_range3endEv" data-ref-filename="_ZNK4llvm14iterator_range3endEv">end</a>(), <a class="local col5 ref" href="#125MBB" title='MBB' data-ref="125MBB" data-ref-filename="125MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="796">796</th><td></td></tr>
<tr><th id="797">797</th><td>  <a class="local col5 ref" href="#125MBB" title='MBB' data-ref="125MBB" data-ref-filename="125MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" data-ref-filename="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col3 ref" href="#143LoopBB" title='LoopBB' data-ref="143LoopBB" data-ref-filename="143LoopBB">LoopBB</a>);</td></tr>
<tr><th id="798">798</th><td>  <a class="local col5 ref" href="#145RestoreExecBB" title='RestoreExecBB' data-ref="145RestoreExecBB" data-ref-filename="145RestoreExecBB">RestoreExecBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" data-ref-filename="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col4 ref" href="#144RemainderBB" title='RemainderBB' data-ref="144RemainderBB" data-ref-filename="144RemainderBB">RemainderBB</a>);</td></tr>
<tr><th id="799">799</th><td></td></tr>
<tr><th id="800">800</th><td>  <a class="local col7 ref" href="#117B" title='B' data-ref="117B" data-ref-filename="117B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineIRBuilder::setInsertPt' data-ref="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">setInsertPt</a>(<span class='refarg'>*<a class="local col3 ref" href="#143LoopBB" title='LoopBB' data-ref="143LoopBB" data-ref-filename="143LoopBB">LoopBB</a></span>, <a class="local col3 ref" href="#143LoopBB" title='LoopBB' data-ref="143LoopBB" data-ref-filename="143LoopBB">LoopBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="801">801</th><td></td></tr>
<tr><th id="802">802</th><td>  <a class="local col7 ref" href="#117B" title='B' data-ref="117B" data-ref-filename="117B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#29" title='llvm::TargetOpcode::PHI' data-ref="llvm::TargetOpcode::PHI" data-ref-filename="llvm..TargetOpcode..PHI">PHI</a>)</td></tr>
<tr><th id="803">803</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#141PhiExec" title='PhiExec' data-ref="141PhiExec" data-ref-filename="141PhiExec">PhiExec</a>)</td></tr>
<tr><th id="804">804</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#140InitSaveExecReg" title='InitSaveExecReg' data-ref="140InitSaveExecReg" data-ref-filename="140InitSaveExecReg">InitSaveExecReg</a>)</td></tr>
<tr><th id="805">805</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(&amp;<a class="local col5 ref" href="#125MBB" title='MBB' data-ref="125MBB" data-ref-filename="125MBB">MBB</a>)</td></tr>
<tr><th id="806">806</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#142NewExec" title='NewExec' data-ref="142NewExec" data-ref-filename="142NewExec">NewExec</a>)</td></tr>
<tr><th id="807">807</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col3 ref" href="#143LoopBB" title='LoopBB' data-ref="143LoopBB" data-ref-filename="143LoopBB">LoopBB</a>);</td></tr>
<tr><th id="808">808</th><td></td></tr>
<tr><th id="809">809</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col7 decl" id="147Result" title='Result' data-type='std::tuple&lt;llvm::Register &amp;, llvm::Register &amp;, llvm::Register &amp;&gt;' data-ref="147Result" data-ref-filename="147Result">Result</dfn> : <a class="ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm3zipEOT_OT0_DpOT1_" title='llvm::zip' data-ref="_ZN4llvm3zipEOT_OT0_DpOT1_" data-ref-filename="_ZN4llvm3zipEOT_OT0_DpOT1_">zip</a>(<span class='refarg'><a class="local col2 ref" href="#122InitResultRegs" title='InitResultRegs' data-ref="122InitResultRegs" data-ref-filename="122InitResultRegs">InitResultRegs</a></span>, <span class='refarg'><a class="local col1 ref" href="#121ResultRegs" title='ResultRegs' data-ref="121ResultRegs" data-ref-filename="121ResultRegs">ResultRegs</a></span>, <span class='refarg'><a class="local col3 ref" href="#123PhiRegs" title='PhiRegs' data-ref="123PhiRegs" data-ref-filename="123PhiRegs">PhiRegs</a></span>)) {</td></tr>
<tr><th id="810">810</th><td>    <a class="local col7 ref" href="#117B" title='B' data-ref="117B" data-ref-filename="117B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#251" title='llvm::TargetOpcode::G_PHI' data-ref="llvm::TargetOpcode::G_PHI" data-ref-filename="llvm..TargetOpcode..G_PHI">G_PHI</a>)</td></tr>
<tr><th id="811">811</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><span class="namespace">std::</span><span class='ref fn' title='std::get' data-ref="_ZSt3getRSt5tupleIJDpT0_EE" data-ref-filename="_ZSt3getRSt5tupleIJDpT0_EE">get</span>&lt;<var>2</var>&gt;(<span class='refarg'><a class="local col7 ref" href="#147Result" title='Result' data-ref="147Result" data-ref-filename="147Result">Result</a></span>))</td></tr>
<tr><th id="812">812</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><span class="namespace">std::</span><span class='ref fn' title='std::get' data-ref="_ZSt3getRSt5tupleIJDpT0_EE" data-ref-filename="_ZSt3getRSt5tupleIJDpT0_EE">get</span>&lt;<var>0</var>&gt;(<span class='refarg'><a class="local col7 ref" href="#147Result" title='Result' data-ref="147Result" data-ref-filename="147Result">Result</a></span>)) <i>// Initial value / implicit_def</i></td></tr>
<tr><th id="813">813</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(&amp;<a class="local col5 ref" href="#125MBB" title='MBB' data-ref="125MBB" data-ref-filename="125MBB">MBB</a>)</td></tr>
<tr><th id="814">814</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><span class="namespace">std::</span><span class='ref fn' title='std::get' data-ref="_ZSt3getRSt5tupleIJDpT0_EE" data-ref-filename="_ZSt3getRSt5tupleIJDpT0_EE">get</span>&lt;<var>1</var>&gt;(<span class='refarg'><a class="local col7 ref" href="#147Result" title='Result' data-ref="147Result" data-ref-filename="147Result">Result</a></span>)) <i>// Mid-loop value.</i></td></tr>
<tr><th id="815">815</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col3 ref" href="#143LoopBB" title='LoopBB' data-ref="143LoopBB" data-ref-filename="143LoopBB">LoopBB</a>);</td></tr>
<tr><th id="816">816</th><td>  }</td></tr>
<tr><th id="817">817</th><td></td></tr>
<tr><th id="818">818</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col8 decl" id="148DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="148DL" data-ref-filename="148DL">DL</dfn> = <a class="local col7 ref" href="#117B" title='B' data-ref="117B" data-ref-filename="117B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getDLEv" title='llvm::MachineIRBuilder::getDL' data-ref="_ZN4llvm16MachineIRBuilder5getDLEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getDLEv">getDL</a>();</td></tr>
<tr><th id="819">819</th><td></td></tr>
<tr><th id="820">820</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="149FirstInst" title='FirstInst' data-type='llvm::MachineInstr &amp;' data-ref="149FirstInst" data-ref-filename="149FirstInst">FirstInst</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#118Range" title='Range' data-ref="118Range" data-ref-filename="118Range">Range</a>.<a class="ref fn" href="../../../include/llvm/ADT/iterator_range.h.html#_ZNK4llvm14iterator_range5beginEv" title='llvm::iterator_range::begin' data-ref="_ZNK4llvm14iterator_range5beginEv" data-ref-filename="_ZNK4llvm14iterator_range5beginEv">begin</a>();</td></tr>
<tr><th id="821">821</th><td></td></tr>
<tr><th id="822">822</th><td>  <i>// Move the instruction into the loop. Note we moved everything after</i></td></tr>
<tr><th id="823">823</th><td><i>  // Range.end() already into a new block, so Range.end() is no longer valid.</i></td></tr>
<tr><th id="824">824</th><td>  <a class="local col3 ref" href="#143LoopBB" title='LoopBB' data-ref="143LoopBB" data-ref-filename="143LoopBB">LoopBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_" data-ref-filename="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_">splice</a>(<a class="local col3 ref" href="#143LoopBB" title='LoopBB' data-ref="143LoopBB" data-ref-filename="143LoopBB">LoopBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>(), &amp;<a class="local col5 ref" href="#125MBB" title='MBB' data-ref="125MBB" data-ref-filename="125MBB">MBB</a>, <a class="local col8 ref" href="#118Range" title='Range' data-ref="118Range" data-ref-filename="118Range">Range</a>.<a class="ref fn" href="../../../include/llvm/ADT/iterator_range.h.html#_ZNK4llvm14iterator_range5beginEv" title='llvm::iterator_range::begin' data-ref="_ZNK4llvm14iterator_range5beginEv" data-ref-filename="_ZNK4llvm14iterator_range5beginEv">begin</a>(), <a class="local col5 ref" href="#125MBB" title='MBB' data-ref="125MBB" data-ref-filename="125MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="825">825</th><td></td></tr>
<tr><th id="826">826</th><td>  <i>// Figure out the iterator range after splicing the instructions.</i></td></tr>
<tr><th id="827">827</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col0 decl" id="150NewBegin" title='NewBegin' data-type='MachineBasicBlock::iterator' data-ref="150NewBegin" data-ref-filename="150NewBegin">NewBegin</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col9 ref" href="#149FirstInst" title='FirstInst' data-ref="149FirstInst" data-ref-filename="149FirstInst">FirstInst</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="828">828</th><td>  <em>auto</em> <dfn class="local col1 decl" id="151NewEnd" title='NewEnd' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="151NewEnd" data-ref-filename="151NewEnd">NewEnd</dfn> = <a class="local col3 ref" href="#143LoopBB" title='LoopBB' data-ref="143LoopBB" data-ref-filename="143LoopBB">LoopBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="829">829</th><td></td></tr>
<tr><th id="830">830</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="152I" title='I' data-type='MachineBasicBlock::iterator' data-ref="152I" data-ref-filename="152I">I</dfn> = <a class="local col8 ref" href="#118Range" title='Range' data-ref="118Range" data-ref-filename="118Range">Range</a>.<a class="ref fn" href="../../../include/llvm/ADT/iterator_range.h.html#_ZNK4llvm14iterator_range5beginEv" title='llvm::iterator_range::begin' data-ref="_ZNK4llvm14iterator_range5beginEv" data-ref-filename="_ZNK4llvm14iterator_range5beginEv">begin</a>();</td></tr>
<tr><th id="831">831</th><td>  <a class="local col7 ref" href="#117B" title='B' data-ref="117B" data-ref-filename="117B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineIRBuilder::setInsertPt' data-ref="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">setInsertPt</a>(<span class='refarg'>*<a class="local col3 ref" href="#143LoopBB" title='LoopBB' data-ref="143LoopBB" data-ref-filename="143LoopBB">LoopBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#152I" title='I' data-ref="152I" data-ref-filename="152I">I</a>);</td></tr>
<tr><th id="832">832</th><td></td></tr>
<tr><th id="833">833</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col3 decl" id="153CondReg" title='CondReg' data-type='llvm::Register' data-ref="153CondReg" data-ref-filename="153CondReg">CondReg</dfn>;</td></tr>
<tr><th id="834">834</th><td></td></tr>
<tr><th id="835">835</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(std::distance(NewBegin, NewEnd) == OrigRangeSize);</td></tr>
<tr><th id="836">836</th><td></td></tr>
<tr><th id="837">837</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="154MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="154MI" data-ref-filename="154MI">MI</dfn> : <a class="ref fn" href="../../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_" data-ref-filename="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#150NewBegin" title='NewBegin' data-ref="150NewBegin" data-ref-filename="150NewBegin">NewBegin</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#151NewEnd" title='NewEnd' data-ref="151NewEnd" data-ref-filename="151NewEnd">NewEnd</a>)) {</td></tr>
<tr><th id="838">838</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="155Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="155Op" data-ref-filename="155Op">Op</dfn> : <a class="local col4 ref" href="#154MI" title='MI' data-ref="154MI" data-ref-filename="154MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr4usesEv" title='llvm::MachineInstr::uses' data-ref="_ZN4llvm12MachineInstr4usesEv" data-ref-filename="_ZN4llvm12MachineInstr4usesEv">uses</a>()) {</td></tr>
<tr><th id="839">839</th><td>      <b>if</b> (!<a class="local col5 ref" href="#155Op" title='Op' data-ref="155Op" data-ref-filename="155Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="local col5 ref" href="#155Op" title='Op' data-ref="155Op" data-ref-filename="155Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="840">840</th><td>        <b>continue</b>;</td></tr>
<tr><th id="841">841</th><td></td></tr>
<tr><th id="842">842</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="156OldReg" title='OldReg' data-type='llvm::Register' data-ref="156OldReg" data-ref-filename="156OldReg">OldReg</dfn> = <a class="local col5 ref" href="#155Op" title='Op' data-ref="155Op" data-ref-filename="155Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="843">843</th><td>      <b>if</b> (!<a class="local col9 ref" href="#119SGPROperandRegs" title='SGPROperandRegs' data-ref="119SGPROperandRegs" data-ref-filename="119SGPROperandRegs">SGPROperandRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5countERKT_" title='llvm::SmallSet::count' data-ref="_ZNK4llvm8SmallSet5countERKT_" data-ref-filename="_ZNK4llvm8SmallSet5countERKT_">count</a>(<a class="local col6 ref" href="#156OldReg" title='OldReg' data-ref="156OldReg" data-ref-filename="156OldReg">OldReg</a>))</td></tr>
<tr><th id="844">844</th><td>        <b>continue</b>;</td></tr>
<tr><th id="845">845</th><td></td></tr>
<tr><th id="846">846</th><td>      <i>// See if we already processed this register in another instruction in the</i></td></tr>
<tr><th id="847">847</th><td><i>      // sequence.</i></td></tr>
<tr><th id="848">848</th><td>      <em>auto</em> <dfn class="local col7 decl" id="157OldVal" title='OldVal' data-type='llvm::DenseMapIterator&lt;llvm::Register, llvm::Register, llvm::DenseMapInfo&lt;llvm::Register&gt;, llvm::detail::DenseMapPair&lt;llvm::Register, llvm::Register&gt;, false&gt;' data-ref="157OldVal" data-ref-filename="157OldVal">OldVal</dfn> = <a class="local col4 ref" href="#124WaterfalledRegMap" title='WaterfalledRegMap' data-ref="124WaterfalledRegMap" data-ref-filename="124WaterfalledRegMap">WaterfalledRegMap</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" data-ref-filename="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col6 ref" href="#156OldReg" title='OldReg' data-ref="156OldReg" data-ref-filename="156OldReg">OldReg</a>);</td></tr>
<tr><th id="849">849</th><td>      <b>if</b> (<a class="local col7 ref" href="#157OldVal" title='OldVal' data-ref="157OldVal" data-ref-filename="157OldVal">OldVal</a> <a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvmneERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_" data-ref-filename="_ZN4llvmneERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_">!=</a> <a class="local col4 ref" href="#124WaterfalledRegMap" title='WaterfalledRegMap' data-ref="124WaterfalledRegMap" data-ref-filename="124WaterfalledRegMap">WaterfalledRegMap</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv" data-ref-filename="_ZN4llvm12DenseMapBase3endEv">end</a>()) {</td></tr>
<tr><th id="850">850</th><td>        <a class="local col5 ref" href="#155Op" title='Op' data-ref="155Op" data-ref-filename="155Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#157OldVal" title='OldVal' data-ref="157OldVal" data-ref-filename="157OldVal">OldVal</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv" data-ref-filename="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><span class='ref field' title='std::pair&lt;llvm::Register, llvm::Register&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>);</td></tr>
<tr><th id="851">851</th><td>        <b>continue</b>;</td></tr>
<tr><th id="852">852</th><td>      }</td></tr>
<tr><th id="853">853</th><td></td></tr>
<tr><th id="854">854</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="158OpReg" title='OpReg' data-type='llvm::Register' data-ref="158OpReg" data-ref-filename="158OpReg">OpReg</dfn> = <a class="local col5 ref" href="#155Op" title='Op' data-ref="155Op" data-ref-filename="155Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="855">855</th><td>      <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="159OpTy" title='OpTy' data-type='llvm::LLT' data-ref="159OpTy" data-ref-filename="159OpTy">OpTy</dfn> = <a class="local col0 ref" href="#120MRI" title='MRI' data-ref="120MRI" data-ref-filename="120MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#158OpReg" title='OpReg' data-ref="158OpReg" data-ref-filename="158OpReg">OpReg</a>);</td></tr>
<tr><th id="856">856</th><td></td></tr>
<tr><th id="857">857</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col0 decl" id="160OpBank" title='OpBank' data-type='const llvm::RegisterBank *' data-ref="160OpBank" data-ref-filename="160OpBank">OpBank</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#158OpReg" title='OpReg' data-ref="158OpReg" data-ref-filename="158OpReg">OpReg</a>, <a class="local col0 ref" href="#120MRI" title='MRI' data-ref="120MRI" data-ref-filename="120MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="858">858</th><td>      <b>if</b> (<a class="local col0 ref" href="#160OpBank" title='OpBank' data-ref="160OpBank" data-ref-filename="160OpBank">OpBank</a> != &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBank" title='llvm::AMDGPU::VGPRRegBank' data-ref="llvm::AMDGPU::VGPRRegBank" data-ref-filename="llvm..AMDGPU..VGPRRegBank">VGPRRegBank</a>) {</td></tr>
<tr><th id="859">859</th><td>        <i>// Insert copy from AGPR to VGPR before the loop.</i></td></tr>
<tr><th id="860">860</th><td>        <a class="local col7 ref" href="#117B" title='B' data-ref="117B" data-ref-filename="117B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6setMBBERNS_17MachineBasicBlockE" title='llvm::MachineIRBuilder::setMBB' data-ref="_ZN4llvm16MachineIRBuilder6setMBBERNS_17MachineBasicBlockE" data-ref-filename="_ZN4llvm16MachineIRBuilder6setMBBERNS_17MachineBasicBlockE">setMBB</a>(<span class='refarg'><a class="local col5 ref" href="#125MBB" title='MBB' data-ref="125MBB" data-ref-filename="125MBB">MBB</a></span>);</td></tr>
<tr><th id="861">861</th><td>        <a class="local col8 ref" href="#158OpReg" title='OpReg' data-ref="158OpReg" data-ref-filename="158OpReg">OpReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col7 ref" href="#117B" title='B' data-ref="117B" data-ref-filename="117B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col9 ref" href="#159OpTy" title='OpTy' data-ref="159OpTy" data-ref-filename="159OpTy">OpTy</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col8 ref" href="#158OpReg" title='OpReg' data-ref="158OpReg" data-ref-filename="158OpReg">OpReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="862">862</th><td>        <a class="local col0 ref" href="#120MRI" title='MRI' data-ref="120MRI" data-ref-filename="120MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#158OpReg" title='OpReg' data-ref="158OpReg" data-ref-filename="158OpReg">OpReg</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBank" title='llvm::AMDGPU::VGPRRegBank' data-ref="llvm::AMDGPU::VGPRRegBank" data-ref-filename="llvm..AMDGPU..VGPRRegBank">VGPRRegBank</a>);</td></tr>
<tr><th id="863">863</th><td>        <a class="local col7 ref" href="#117B" title='B' data-ref="117B" data-ref-filename="117B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8setInstrERNS_12MachineInstrE" title='llvm::MachineIRBuilder::setInstr' data-ref="_ZN4llvm16MachineIRBuilder8setInstrERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilder8setInstrERNS_12MachineInstrE">setInstr</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#152I" title='I' data-ref="152I" data-ref-filename="152I">I</a></span>);</td></tr>
<tr><th id="864">864</th><td>      }</td></tr>
<tr><th id="865">865</th><td></td></tr>
<tr><th id="866">866</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="161OpSize" title='OpSize' data-type='unsigned int' data-ref="161OpSize" data-ref-filename="161OpSize">OpSize</dfn> = <a class="local col9 ref" href="#159OpTy" title='OpTy' data-ref="159OpTy" data-ref-filename="159OpTy">OpTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="867">867</th><td></td></tr>
<tr><th id="868">868</th><td>      <i>// Can only do a readlane of 32-bit pieces.</i></td></tr>
<tr><th id="869">869</th><td>      <b>if</b> (<a class="local col1 ref" href="#161OpSize" title='OpSize' data-ref="161OpSize" data-ref-filename="161OpSize">OpSize</a> == <var>32</var>) {</td></tr>
<tr><th id="870">870</th><td>        <i>// Avoid extra copies in the simple case of one 32-bit register.</i></td></tr>
<tr><th id="871">871</th><td>        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="162CurrentLaneOpReg" title='CurrentLaneOpReg' data-type='llvm::Register' data-ref="162CurrentLaneOpReg" data-ref-filename="162CurrentLaneOpReg">CurrentLaneOpReg</dfn></td></tr>
<tr><th id="872">872</th><td>          = <a class="local col0 ref" href="#120MRI" title='MRI' data-ref="120MRI" data-ref-filename="120MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32_XM0RegClass" title='llvm::AMDGPU::SReg_32_XM0RegClass' data-ref="llvm::AMDGPU::SReg_32_XM0RegClass" data-ref-filename="llvm..AMDGPU..SReg_32_XM0RegClass">SReg_32_XM0RegClass</a>);</td></tr>
<tr><th id="873">873</th><td>        <a class="local col0 ref" href="#120MRI" title='MRI' data-ref="120MRI" data-ref-filename="120MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7setTypeENS_8RegisterENS_3LLTE" title='llvm::MachineRegisterInfo::setType' data-ref="_ZN4llvm19MachineRegisterInfo7setTypeENS_8RegisterENS_3LLTE" data-ref-filename="_ZN4llvm19MachineRegisterInfo7setTypeENS_8RegisterENS_3LLTE">setType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#162CurrentLaneOpReg" title='CurrentLaneOpReg' data-ref="162CurrentLaneOpReg" data-ref-filename="162CurrentLaneOpReg">CurrentLaneOpReg</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col9 ref" href="#159OpTy" title='OpTy' data-ref="159OpTy" data-ref-filename="159OpTy">OpTy</a>);</td></tr>
<tr><th id="874">874</th><td></td></tr>
<tr><th id="875">875</th><td>        <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#158OpReg" title='OpReg' data-ref="158OpReg" data-ref-filename="158OpReg">OpReg</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>, <span class='refarg'><a class="local col0 ref" href="#120MRI" title='MRI' data-ref="120MRI" data-ref-filename="120MRI">MRI</a></span>);</td></tr>
<tr><th id="876">876</th><td>        <i>// Read the next variant &lt;- also loop target.</i></td></tr>
<tr><th id="877">877</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col3 ref" href="#143LoopBB" title='LoopBB' data-ref="143LoopBB" data-ref-filename="143LoopBB">LoopBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#152I" title='I' data-ref="152I" data-ref-filename="152I">I</a>, <a class="local col8 ref" href="#148DL" title='DL' data-ref="148DL" data-ref-filename="148DL">DL</a>, <a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TII" title='llvm::AMDGPURegisterBankInfo::TII' data-ref="llvm::AMDGPURegisterBankInfo::TII" data-ref-filename="llvm..AMDGPURegisterBankInfo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_READFIRSTLANE_B32" title='llvm::AMDGPU::V_READFIRSTLANE_B32' data-ref="llvm::AMDGPU::V_READFIRSTLANE_B32" data-ref-filename="llvm..AMDGPU..V_READFIRSTLANE_B32">V_READFIRSTLANE_B32</a>),</td></tr>
<tr><th id="878">878</th><td>                <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#162CurrentLaneOpReg" title='CurrentLaneOpReg' data-ref="162CurrentLaneOpReg" data-ref-filename="162CurrentLaneOpReg">CurrentLaneOpReg</a>)</td></tr>
<tr><th id="879">879</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#158OpReg" title='OpReg' data-ref="158OpReg" data-ref-filename="158OpReg">OpReg</a>);</td></tr>
<tr><th id="880">880</th><td></td></tr>
<tr><th id="881">881</th><td>        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="163NewCondReg" title='NewCondReg' data-type='llvm::Register' data-ref="163NewCondReg" data-ref-filename="163NewCondReg">NewCondReg</dfn> = <a class="local col0 ref" href="#120MRI" title='MRI' data-ref="120MRI" data-ref-filename="120MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col7 ref" href="#127WaveRC" title='WaveRC' data-ref="127WaveRC" data-ref-filename="127WaveRC">WaveRC</a>);</td></tr>
<tr><th id="882">882</th><td>        <em>bool</em> <dfn class="local col4 decl" id="164First" title='First' data-type='bool' data-ref="164First" data-ref-filename="164First">First</dfn> = <a class="local col3 ref" href="#153CondReg" title='CondReg' data-ref="153CondReg" data-ref-filename="153CondReg">CondReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoRegister" title='llvm::AMDGPU::NoRegister' data-ref="llvm::AMDGPU::NoRegister" data-ref-filename="llvm..AMDGPU..NoRegister">NoRegister</a>;</td></tr>
<tr><th id="883">883</th><td>        <b>if</b> (<a class="local col4 ref" href="#164First" title='First' data-ref="164First" data-ref-filename="164First">First</a>)</td></tr>
<tr><th id="884">884</th><td>          <a class="local col3 ref" href="#153CondReg" title='CondReg' data-ref="153CondReg" data-ref-filename="153CondReg">CondReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col3 ref" href="#163NewCondReg" title='NewCondReg' data-ref="163NewCondReg" data-ref-filename="163NewCondReg">NewCondReg</a>;</td></tr>
<tr><th id="885">885</th><td></td></tr>
<tr><th id="886">886</th><td>        <i>// Compare the just read M0 value to all possible Idx values.</i></td></tr>
<tr><th id="887">887</th><td>        <a class="local col7 ref" href="#117B" title='B' data-ref="117B" data-ref-filename="117B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMP_EQ_U32_e64" title='llvm::AMDGPU::V_CMP_EQ_U32_e64' data-ref="llvm::AMDGPU::V_CMP_EQ_U32_e64" data-ref-filename="llvm..AMDGPU..V_CMP_EQ_U32_e64">V_CMP_EQ_U32_e64</a>)</td></tr>
<tr><th id="888">888</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#163NewCondReg" title='NewCondReg' data-ref="163NewCondReg" data-ref-filename="163NewCondReg">NewCondReg</a>)</td></tr>
<tr><th id="889">889</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#162CurrentLaneOpReg" title='CurrentLaneOpReg' data-ref="162CurrentLaneOpReg" data-ref-filename="162CurrentLaneOpReg">CurrentLaneOpReg</a>)</td></tr>
<tr><th id="890">890</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#158OpReg" title='OpReg' data-ref="158OpReg" data-ref-filename="158OpReg">OpReg</a>);</td></tr>
<tr><th id="891">891</th><td>        <a class="local col5 ref" href="#155Op" title='Op' data-ref="155Op" data-ref-filename="155Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#162CurrentLaneOpReg" title='CurrentLaneOpReg' data-ref="162CurrentLaneOpReg" data-ref-filename="162CurrentLaneOpReg">CurrentLaneOpReg</a>);</td></tr>
<tr><th id="892">892</th><td></td></tr>
<tr><th id="893">893</th><td>        <b>if</b> (!<a class="local col4 ref" href="#164First" title='First' data-ref="164First" data-ref-filename="164First">First</a>) {</td></tr>
<tr><th id="894">894</th><td>          <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="165AndReg" title='AndReg' data-type='llvm::Register' data-ref="165AndReg" data-ref-filename="165AndReg">AndReg</dfn> = <a class="local col0 ref" href="#120MRI" title='MRI' data-ref="120MRI" data-ref-filename="120MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col7 ref" href="#127WaveRC" title='WaveRC' data-ref="127WaveRC" data-ref-filename="127WaveRC">WaveRC</a>);</td></tr>
<tr><th id="895">895</th><td></td></tr>
<tr><th id="896">896</th><td>          <i>// If there are multiple operands to consider, and the conditions.</i></td></tr>
<tr><th id="897">897</th><td>          <a class="local col7 ref" href="#117B" title='B' data-ref="117B" data-ref-filename="117B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<a class="local col8 ref" href="#128WaveAndOpc" title='WaveAndOpc' data-ref="128WaveAndOpc" data-ref-filename="128WaveAndOpc">WaveAndOpc</a>)</td></tr>
<tr><th id="898">898</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#165AndReg" title='AndReg' data-ref="165AndReg" data-ref-filename="165AndReg">AndReg</a>)</td></tr>
<tr><th id="899">899</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#163NewCondReg" title='NewCondReg' data-ref="163NewCondReg" data-ref-filename="163NewCondReg">NewCondReg</a>)</td></tr>
<tr><th id="900">900</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#153CondReg" title='CondReg' data-ref="153CondReg" data-ref-filename="153CondReg">CondReg</a>);</td></tr>
<tr><th id="901">901</th><td>          <a class="local col3 ref" href="#153CondReg" title='CondReg' data-ref="153CondReg" data-ref-filename="153CondReg">CondReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col5 ref" href="#165AndReg" title='AndReg' data-ref="165AndReg" data-ref-filename="165AndReg">AndReg</a>;</td></tr>
<tr><th id="902">902</th><td>        }</td></tr>
<tr><th id="903">903</th><td>      } <b>else</b> {</td></tr>
<tr><th id="904">904</th><td>        <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col6 decl" id="166S32" title='S32' data-type='llvm::LLT' data-ref="166S32" data-ref-filename="166S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="905">905</th><td>        <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>8</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="167ReadlanePieces" title='ReadlanePieces' data-type='SmallVector&lt;llvm::Register, 8&gt;' data-ref="167ReadlanePieces" data-ref-filename="167ReadlanePieces">ReadlanePieces</dfn>;</td></tr>
<tr><th id="906">906</th><td></td></tr>
<tr><th id="907">907</th><td>        <i>// The compares can be done as 64-bit, but the extract needs to be done</i></td></tr>
<tr><th id="908">908</th><td><i>        // in 32-bit pieces.</i></td></tr>
<tr><th id="909">909</th><td></td></tr>
<tr><th id="910">910</th><td>        <em>bool</em> <dfn class="local col8 decl" id="168Is64" title='Is64' data-type='bool' data-ref="168Is64" data-ref-filename="168Is64">Is64</dfn> = <a class="local col1 ref" href="#161OpSize" title='OpSize' data-ref="161OpSize" data-ref-filename="161OpSize">OpSize</a> % <var>64</var> == <var>0</var>;</td></tr>
<tr><th id="911">911</th><td></td></tr>
<tr><th id="912">912</th><td>        <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="169UnmergeTy" title='UnmergeTy' data-type='llvm::LLT' data-ref="169UnmergeTy" data-ref-filename="169UnmergeTy">UnmergeTy</dfn> = <a class="local col1 ref" href="#161OpSize" title='OpSize' data-ref="161OpSize" data-ref-filename="161OpSize">OpSize</a> % <var>64</var> == <var>0</var> ? <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>64</var>) : <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="913">913</th><td>        <em>unsigned</em> <dfn class="local col0 decl" id="170CmpOp" title='CmpOp' data-type='unsigned int' data-ref="170CmpOp" data-ref-filename="170CmpOp">CmpOp</dfn> = <a class="local col1 ref" href="#161OpSize" title='OpSize' data-ref="161OpSize" data-ref-filename="161OpSize">OpSize</a> % <var>64</var> == <var>0</var> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMP_EQ_U64_e64" title='llvm::AMDGPU::V_CMP_EQ_U64_e64' data-ref="llvm::AMDGPU::V_CMP_EQ_U64_e64" data-ref-filename="llvm..AMDGPU..V_CMP_EQ_U64_e64">V_CMP_EQ_U64_e64</a></td></tr>
<tr><th id="914">914</th><td>          : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMP_EQ_U32_e64" title='llvm::AMDGPU::V_CMP_EQ_U32_e64' data-ref="llvm::AMDGPU::V_CMP_EQ_U32_e64" data-ref-filename="llvm..AMDGPU..V_CMP_EQ_U32_e64">V_CMP_EQ_U32_e64</a>;</td></tr>
<tr><th id="915">915</th><td></td></tr>
<tr><th id="916">916</th><td>        <i>// The compares can be done as 64-bit, but the extract needs to be done</i></td></tr>
<tr><th id="917">917</th><td><i>        // in 32-bit pieces.</i></td></tr>
<tr><th id="918">918</th><td><i></i></td></tr>
<tr><th id="919">919</th><td><i>        // Insert the unmerge before the loop.</i></td></tr>
<tr><th id="920">920</th><td></td></tr>
<tr><th id="921">921</th><td>        <a class="local col7 ref" href="#117B" title='B' data-ref="117B" data-ref-filename="117B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6setMBBERNS_17MachineBasicBlockE" title='llvm::MachineIRBuilder::setMBB' data-ref="_ZN4llvm16MachineIRBuilder6setMBBERNS_17MachineBasicBlockE" data-ref-filename="_ZN4llvm16MachineIRBuilder6setMBBERNS_17MachineBasicBlockE">setMBB</a>(<span class='refarg'><a class="local col5 ref" href="#125MBB" title='MBB' data-ref="125MBB" data-ref-filename="125MBB">MBB</a></span>);</td></tr>
<tr><th id="922">922</th><td>        <em>auto</em> <dfn class="local col1 decl" id="171Unmerge" title='Unmerge' data-type='llvm::MachineInstrBuilder' data-ref="171Unmerge" data-ref-filename="171Unmerge">Unmerge</dfn> = <a class="local col7 ref" href="#117B" title='B' data-ref="117B" data-ref-filename="117B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildUnmerge' data-ref="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE">buildUnmerge</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col9 ref" href="#169UnmergeTy" title='UnmergeTy' data-ref="169UnmergeTy" data-ref-filename="169UnmergeTy">UnmergeTy</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col8 ref" href="#158OpReg" title='OpReg' data-ref="158OpReg" data-ref-filename="158OpReg">OpReg</a>);</td></tr>
<tr><th id="923">923</th><td>        <a class="local col7 ref" href="#117B" title='B' data-ref="117B" data-ref-filename="117B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8setInstrERNS_12MachineInstrE" title='llvm::MachineIRBuilder::setInstr' data-ref="_ZN4llvm16MachineIRBuilder8setInstrERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilder8setInstrERNS_12MachineInstrE">setInstr</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#152I" title='I' data-ref="152I" data-ref-filename="152I">I</a></span>);</td></tr>
<tr><th id="924">924</th><td></td></tr>
<tr><th id="925">925</th><td>        <em>unsigned</em> <dfn class="local col2 decl" id="172NumPieces" title='NumPieces' data-type='unsigned int' data-ref="172NumPieces" data-ref-filename="172NumPieces">NumPieces</dfn> = <a class="local col1 ref" href="#171Unmerge" title='Unmerge' data-ref="171Unmerge" data-ref-filename="171Unmerge">Unmerge</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>;</td></tr>
<tr><th id="926">926</th><td>        <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="173PieceIdx" title='PieceIdx' data-type='unsigned int' data-ref="173PieceIdx" data-ref-filename="173PieceIdx">PieceIdx</dfn> = <var>0</var>; <a class="local col3 ref" href="#173PieceIdx" title='PieceIdx' data-ref="173PieceIdx" data-ref-filename="173PieceIdx">PieceIdx</a> != <a class="local col2 ref" href="#172NumPieces" title='NumPieces' data-ref="172NumPieces" data-ref-filename="172NumPieces">NumPieces</a>; ++<a class="local col3 ref" href="#173PieceIdx" title='PieceIdx' data-ref="173PieceIdx" data-ref-filename="173PieceIdx">PieceIdx</a>) {</td></tr>
<tr><th id="927">927</th><td>          <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="174UnmergePiece" title='UnmergePiece' data-type='llvm::Register' data-ref="174UnmergePiece" data-ref-filename="174UnmergePiece">UnmergePiece</dfn> = <a class="local col1 ref" href="#171Unmerge" title='Unmerge' data-ref="171Unmerge" data-ref-filename="171Unmerge">Unmerge</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<a class="local col3 ref" href="#173PieceIdx" title='PieceIdx' data-ref="173PieceIdx" data-ref-filename="173PieceIdx">PieceIdx</a>);</td></tr>
<tr><th id="928">928</th><td></td></tr>
<tr><th id="929">929</th><td>          <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col5 decl" id="175CurrentLaneOpReg" title='CurrentLaneOpReg' data-type='llvm::Register' data-ref="175CurrentLaneOpReg" data-ref-filename="175CurrentLaneOpReg">CurrentLaneOpReg</dfn>;</td></tr>
<tr><th id="930">930</th><td>          <b>if</b> (<a class="local col8 ref" href="#168Is64" title='Is64' data-ref="168Is64" data-ref-filename="168Is64">Is64</a>) {</td></tr>
<tr><th id="931">931</th><td>            <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="176CurrentLaneOpRegLo" title='CurrentLaneOpRegLo' data-type='llvm::Register' data-ref="176CurrentLaneOpRegLo" data-ref-filename="176CurrentLaneOpRegLo">CurrentLaneOpRegLo</dfn> = <a class="local col0 ref" href="#120MRI" title='MRI' data-ref="120MRI" data-ref-filename="120MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col6 ref" href="#166S32" title='S32' data-ref="166S32" data-ref-filename="166S32">S32</a>);</td></tr>
<tr><th id="932">932</th><td>            <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="177CurrentLaneOpRegHi" title='CurrentLaneOpRegHi' data-type='llvm::Register' data-ref="177CurrentLaneOpRegHi" data-ref-filename="177CurrentLaneOpRegHi">CurrentLaneOpRegHi</dfn> = <a class="local col0 ref" href="#120MRI" title='MRI' data-ref="120MRI" data-ref-filename="120MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col6 ref" href="#166S32" title='S32' data-ref="166S32" data-ref-filename="166S32">S32</a>);</td></tr>
<tr><th id="933">933</th><td></td></tr>
<tr><th id="934">934</th><td>            <a class="local col0 ref" href="#120MRI" title='MRI' data-ref="120MRI" data-ref-filename="120MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE" title='llvm::MachineRegisterInfo::setRegClass' data-ref="_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE">setRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#174UnmergePiece" title='UnmergePiece' data-ref="174UnmergePiece" data-ref-filename="174UnmergePiece">UnmergePiece</a>, &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_64RegClass" title='llvm::AMDGPU::VReg_64RegClass' data-ref="llvm::AMDGPU::VReg_64RegClass" data-ref-filename="llvm..AMDGPU..VReg_64RegClass">VReg_64RegClass</a>);</td></tr>
<tr><th id="935">935</th><td>            <a class="local col0 ref" href="#120MRI" title='MRI' data-ref="120MRI" data-ref-filename="120MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE" title='llvm::MachineRegisterInfo::setRegClass' data-ref="_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE">setRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#176CurrentLaneOpRegLo" title='CurrentLaneOpRegLo' data-ref="176CurrentLaneOpRegLo" data-ref-filename="176CurrentLaneOpRegLo">CurrentLaneOpRegLo</a>, &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32_XM0RegClass" title='llvm::AMDGPU::SReg_32_XM0RegClass' data-ref="llvm::AMDGPU::SReg_32_XM0RegClass" data-ref-filename="llvm..AMDGPU..SReg_32_XM0RegClass">SReg_32_XM0RegClass</a>);</td></tr>
<tr><th id="936">936</th><td>            <a class="local col0 ref" href="#120MRI" title='MRI' data-ref="120MRI" data-ref-filename="120MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE" title='llvm::MachineRegisterInfo::setRegClass' data-ref="_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE">setRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#177CurrentLaneOpRegHi" title='CurrentLaneOpRegHi' data-ref="177CurrentLaneOpRegHi" data-ref-filename="177CurrentLaneOpRegHi">CurrentLaneOpRegHi</a>, &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32_XM0RegClass" title='llvm::AMDGPU::SReg_32_XM0RegClass' data-ref="llvm::AMDGPU::SReg_32_XM0RegClass" data-ref-filename="llvm..AMDGPU..SReg_32_XM0RegClass">SReg_32_XM0RegClass</a>);</td></tr>
<tr><th id="937">937</th><td></td></tr>
<tr><th id="938">938</th><td>            <i>// Read the next variant &lt;- also loop target.</i></td></tr>
<tr><th id="939">939</th><td>            <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col3 ref" href="#143LoopBB" title='LoopBB' data-ref="143LoopBB" data-ref-filename="143LoopBB">LoopBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#152I" title='I' data-ref="152I" data-ref-filename="152I">I</a>, <a class="local col8 ref" href="#148DL" title='DL' data-ref="148DL" data-ref-filename="148DL">DL</a>, <a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TII" title='llvm::AMDGPURegisterBankInfo::TII' data-ref="llvm::AMDGPURegisterBankInfo::TII" data-ref-filename="llvm..AMDGPURegisterBankInfo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_READFIRSTLANE_B32" title='llvm::AMDGPU::V_READFIRSTLANE_B32' data-ref="llvm::AMDGPU::V_READFIRSTLANE_B32" data-ref-filename="llvm..AMDGPU..V_READFIRSTLANE_B32">V_READFIRSTLANE_B32</a>),</td></tr>
<tr><th id="940">940</th><td>                    <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#176CurrentLaneOpRegLo" title='CurrentLaneOpRegLo' data-ref="176CurrentLaneOpRegLo" data-ref-filename="176CurrentLaneOpRegLo">CurrentLaneOpRegLo</a>)</td></tr>
<tr><th id="941">941</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#174UnmergePiece" title='UnmergePiece' data-ref="174UnmergePiece" data-ref-filename="174UnmergePiece">UnmergePiece</a>, <var>0</var>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>);</td></tr>
<tr><th id="942">942</th><td></td></tr>
<tr><th id="943">943</th><td>            <i>// Read the next variant &lt;- also loop target.</i></td></tr>
<tr><th id="944">944</th><td>            <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col3 ref" href="#143LoopBB" title='LoopBB' data-ref="143LoopBB" data-ref-filename="143LoopBB">LoopBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#152I" title='I' data-ref="152I" data-ref-filename="152I">I</a>, <a class="local col8 ref" href="#148DL" title='DL' data-ref="148DL" data-ref-filename="148DL">DL</a>, <a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TII" title='llvm::AMDGPURegisterBankInfo::TII' data-ref="llvm::AMDGPURegisterBankInfo::TII" data-ref-filename="llvm..AMDGPURegisterBankInfo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_READFIRSTLANE_B32" title='llvm::AMDGPU::V_READFIRSTLANE_B32' data-ref="llvm::AMDGPU::V_READFIRSTLANE_B32" data-ref-filename="llvm..AMDGPU..V_READFIRSTLANE_B32">V_READFIRSTLANE_B32</a>),</td></tr>
<tr><th id="945">945</th><td>                    <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#177CurrentLaneOpRegHi" title='CurrentLaneOpRegHi' data-ref="177CurrentLaneOpRegHi" data-ref-filename="177CurrentLaneOpRegHi">CurrentLaneOpRegHi</a>)</td></tr>
<tr><th id="946">946</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#174UnmergePiece" title='UnmergePiece' data-ref="174UnmergePiece" data-ref-filename="174UnmergePiece">UnmergePiece</a>, <var>0</var>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub1" title='llvm::AMDGPU::sub1' data-ref="llvm::AMDGPU::sub1" data-ref-filename="llvm..AMDGPU..sub1">sub1</a>);</td></tr>
<tr><th id="947">947</th><td></td></tr>
<tr><th id="948">948</th><td>            <a class="local col5 ref" href="#175CurrentLaneOpReg" title='CurrentLaneOpReg' data-ref="175CurrentLaneOpReg" data-ref-filename="175CurrentLaneOpReg">CurrentLaneOpReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a></td></tr>
<tr><th id="949">949</th><td>              <a class="local col7 ref" href="#117B" title='B' data-ref="117B" data-ref-filename="117B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE" title='llvm::MachineIRBuilder::buildMerge' data-ref="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE">buildMerge</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>64</var>),</td></tr>
<tr><th id="950">950</th><td>                           {<a class="local col6 ref" href="#176CurrentLaneOpRegLo" title='CurrentLaneOpRegLo' data-ref="176CurrentLaneOpRegLo" data-ref-filename="176CurrentLaneOpRegLo">CurrentLaneOpRegLo</a>, <a class="local col7 ref" href="#177CurrentLaneOpRegHi" title='CurrentLaneOpRegHi' data-ref="177CurrentLaneOpRegHi" data-ref-filename="177CurrentLaneOpRegHi">CurrentLaneOpRegHi</a>})</td></tr>
<tr><th id="951">951</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="952">952</th><td></td></tr>
<tr><th id="953">953</th><td>            <a class="local col0 ref" href="#120MRI" title='MRI' data-ref="120MRI" data-ref-filename="120MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE" title='llvm::MachineRegisterInfo::setRegClass' data-ref="_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE">setRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#175CurrentLaneOpReg" title='CurrentLaneOpReg' data-ref="175CurrentLaneOpReg" data-ref-filename="175CurrentLaneOpReg">CurrentLaneOpReg</a>, &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_64_XEXECRegClass" title='llvm::AMDGPU::SReg_64_XEXECRegClass' data-ref="llvm::AMDGPU::SReg_64_XEXECRegClass" data-ref-filename="llvm..AMDGPU..SReg_64_XEXECRegClass">SReg_64_XEXECRegClass</a>);</td></tr>
<tr><th id="954">954</th><td></td></tr>
<tr><th id="955">955</th><td>            <b>if</b> (<a class="local col9 ref" href="#159OpTy" title='OpTy' data-ref="159OpTy" data-ref-filename="159OpTy">OpTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT19getScalarSizeInBitsEv" title='llvm::LLT::getScalarSizeInBits' data-ref="_ZNK4llvm3LLT19getScalarSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT19getScalarSizeInBitsEv">getScalarSizeInBits</a>() == <var>64</var>) {</td></tr>
<tr><th id="956">956</th><td>              <i>// If we need to produce a 64-bit element vector, so use the</i></td></tr>
<tr><th id="957">957</th><td><i>              // merged pieces</i></td></tr>
<tr><th id="958">958</th><td>              <a class="local col7 ref" href="#167ReadlanePieces" title='ReadlanePieces' data-ref="167ReadlanePieces" data-ref-filename="167ReadlanePieces">ReadlanePieces</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#175CurrentLaneOpReg" title='CurrentLaneOpReg' data-ref="175CurrentLaneOpReg" data-ref-filename="175CurrentLaneOpReg">CurrentLaneOpReg</a>);</td></tr>
<tr><th id="959">959</th><td>            } <b>else</b> {</td></tr>
<tr><th id="960">960</th><td>              <i>// 32-bit element type.</i></td></tr>
<tr><th id="961">961</th><td>              <a class="local col7 ref" href="#167ReadlanePieces" title='ReadlanePieces' data-ref="167ReadlanePieces" data-ref-filename="167ReadlanePieces">ReadlanePieces</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#176CurrentLaneOpRegLo" title='CurrentLaneOpRegLo' data-ref="176CurrentLaneOpRegLo" data-ref-filename="176CurrentLaneOpRegLo">CurrentLaneOpRegLo</a>);</td></tr>
<tr><th id="962">962</th><td>              <a class="local col7 ref" href="#167ReadlanePieces" title='ReadlanePieces' data-ref="167ReadlanePieces" data-ref-filename="167ReadlanePieces">ReadlanePieces</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#177CurrentLaneOpRegHi" title='CurrentLaneOpRegHi' data-ref="177CurrentLaneOpRegHi" data-ref-filename="177CurrentLaneOpRegHi">CurrentLaneOpRegHi</a>);</td></tr>
<tr><th id="963">963</th><td>            }</td></tr>
<tr><th id="964">964</th><td>          } <b>else</b> {</td></tr>
<tr><th id="965">965</th><td>            <a class="local col5 ref" href="#175CurrentLaneOpReg" title='CurrentLaneOpReg' data-ref="175CurrentLaneOpReg" data-ref-filename="175CurrentLaneOpReg">CurrentLaneOpReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col0 ref" href="#120MRI" title='MRI' data-ref="120MRI" data-ref-filename="120MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col6 ref" href="#166S32" title='S32' data-ref="166S32" data-ref-filename="166S32">S32</a>);</td></tr>
<tr><th id="966">966</th><td>            <a class="local col0 ref" href="#120MRI" title='MRI' data-ref="120MRI" data-ref-filename="120MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE" title='llvm::MachineRegisterInfo::setRegClass' data-ref="_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE">setRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#174UnmergePiece" title='UnmergePiece' data-ref="174UnmergePiece" data-ref-filename="174UnmergePiece">UnmergePiece</a>, &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>);</td></tr>
<tr><th id="967">967</th><td>            <a class="local col0 ref" href="#120MRI" title='MRI' data-ref="120MRI" data-ref-filename="120MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE" title='llvm::MachineRegisterInfo::setRegClass' data-ref="_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE">setRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#175CurrentLaneOpReg" title='CurrentLaneOpReg' data-ref="175CurrentLaneOpReg" data-ref-filename="175CurrentLaneOpReg">CurrentLaneOpReg</a>, &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32_XM0RegClass" title='llvm::AMDGPU::SReg_32_XM0RegClass' data-ref="llvm::AMDGPU::SReg_32_XM0RegClass" data-ref-filename="llvm..AMDGPU..SReg_32_XM0RegClass">SReg_32_XM0RegClass</a>);</td></tr>
<tr><th id="968">968</th><td></td></tr>
<tr><th id="969">969</th><td>            <i>// Read the next variant &lt;- also loop target.</i></td></tr>
<tr><th id="970">970</th><td>            <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col3 ref" href="#143LoopBB" title='LoopBB' data-ref="143LoopBB" data-ref-filename="143LoopBB">LoopBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#152I" title='I' data-ref="152I" data-ref-filename="152I">I</a>, <a class="local col8 ref" href="#148DL" title='DL' data-ref="148DL" data-ref-filename="148DL">DL</a>, <a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TII" title='llvm::AMDGPURegisterBankInfo::TII' data-ref="llvm::AMDGPURegisterBankInfo::TII" data-ref-filename="llvm..AMDGPURegisterBankInfo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_READFIRSTLANE_B32" title='llvm::AMDGPU::V_READFIRSTLANE_B32' data-ref="llvm::AMDGPU::V_READFIRSTLANE_B32" data-ref-filename="llvm..AMDGPU..V_READFIRSTLANE_B32">V_READFIRSTLANE_B32</a>),</td></tr>
<tr><th id="971">971</th><td>                    <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#175CurrentLaneOpReg" title='CurrentLaneOpReg' data-ref="175CurrentLaneOpReg" data-ref-filename="175CurrentLaneOpReg">CurrentLaneOpReg</a>)</td></tr>
<tr><th id="972">972</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#174UnmergePiece" title='UnmergePiece' data-ref="174UnmergePiece" data-ref-filename="174UnmergePiece">UnmergePiece</a>);</td></tr>
<tr><th id="973">973</th><td>            <a class="local col7 ref" href="#167ReadlanePieces" title='ReadlanePieces' data-ref="167ReadlanePieces" data-ref-filename="167ReadlanePieces">ReadlanePieces</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#175CurrentLaneOpReg" title='CurrentLaneOpReg' data-ref="175CurrentLaneOpReg" data-ref-filename="175CurrentLaneOpReg">CurrentLaneOpReg</a>);</td></tr>
<tr><th id="974">974</th><td>          }</td></tr>
<tr><th id="975">975</th><td></td></tr>
<tr><th id="976">976</th><td>          <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="178NewCondReg" title='NewCondReg' data-type='llvm::Register' data-ref="178NewCondReg" data-ref-filename="178NewCondReg">NewCondReg</dfn> = <a class="local col0 ref" href="#120MRI" title='MRI' data-ref="120MRI" data-ref-filename="120MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col7 ref" href="#127WaveRC" title='WaveRC' data-ref="127WaveRC" data-ref-filename="127WaveRC">WaveRC</a>);</td></tr>
<tr><th id="977">977</th><td>          <em>bool</em> <dfn class="local col9 decl" id="179First" title='First' data-type='bool' data-ref="179First" data-ref-filename="179First">First</dfn> = <a class="local col3 ref" href="#153CondReg" title='CondReg' data-ref="153CondReg" data-ref-filename="153CondReg">CondReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoRegister" title='llvm::AMDGPU::NoRegister' data-ref="llvm::AMDGPU::NoRegister" data-ref-filename="llvm..AMDGPU..NoRegister">NoRegister</a>;</td></tr>
<tr><th id="978">978</th><td>          <b>if</b> (<a class="local col9 ref" href="#179First" title='First' data-ref="179First" data-ref-filename="179First">First</a>)</td></tr>
<tr><th id="979">979</th><td>            <a class="local col3 ref" href="#153CondReg" title='CondReg' data-ref="153CondReg" data-ref-filename="153CondReg">CondReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col8 ref" href="#178NewCondReg" title='NewCondReg' data-ref="178NewCondReg" data-ref-filename="178NewCondReg">NewCondReg</a>;</td></tr>
<tr><th id="980">980</th><td></td></tr>
<tr><th id="981">981</th><td>          <a class="local col7 ref" href="#117B" title='B' data-ref="117B" data-ref-filename="117B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<a class="local col0 ref" href="#170CmpOp" title='CmpOp' data-ref="170CmpOp" data-ref-filename="170CmpOp">CmpOp</a>)</td></tr>
<tr><th id="982">982</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#178NewCondReg" title='NewCondReg' data-ref="178NewCondReg" data-ref-filename="178NewCondReg">NewCondReg</a>)</td></tr>
<tr><th id="983">983</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#175CurrentLaneOpReg" title='CurrentLaneOpReg' data-ref="175CurrentLaneOpReg" data-ref-filename="175CurrentLaneOpReg">CurrentLaneOpReg</a>)</td></tr>
<tr><th id="984">984</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#174UnmergePiece" title='UnmergePiece' data-ref="174UnmergePiece" data-ref-filename="174UnmergePiece">UnmergePiece</a>);</td></tr>
<tr><th id="985">985</th><td></td></tr>
<tr><th id="986">986</th><td>          <b>if</b> (!<a class="local col9 ref" href="#179First" title='First' data-ref="179First" data-ref-filename="179First">First</a>) {</td></tr>
<tr><th id="987">987</th><td>            <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="180AndReg" title='AndReg' data-type='llvm::Register' data-ref="180AndReg" data-ref-filename="180AndReg">AndReg</dfn> = <a class="local col0 ref" href="#120MRI" title='MRI' data-ref="120MRI" data-ref-filename="120MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col7 ref" href="#127WaveRC" title='WaveRC' data-ref="127WaveRC" data-ref-filename="127WaveRC">WaveRC</a>);</td></tr>
<tr><th id="988">988</th><td></td></tr>
<tr><th id="989">989</th><td>            <i>// If there are multiple operands to consider, and the conditions.</i></td></tr>
<tr><th id="990">990</th><td>            <a class="local col7 ref" href="#117B" title='B' data-ref="117B" data-ref-filename="117B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<a class="local col8 ref" href="#128WaveAndOpc" title='WaveAndOpc' data-ref="128WaveAndOpc" data-ref-filename="128WaveAndOpc">WaveAndOpc</a>)</td></tr>
<tr><th id="991">991</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#180AndReg" title='AndReg' data-ref="180AndReg" data-ref-filename="180AndReg">AndReg</a>)</td></tr>
<tr><th id="992">992</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#178NewCondReg" title='NewCondReg' data-ref="178NewCondReg" data-ref-filename="178NewCondReg">NewCondReg</a>)</td></tr>
<tr><th id="993">993</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#153CondReg" title='CondReg' data-ref="153CondReg" data-ref-filename="153CondReg">CondReg</a>);</td></tr>
<tr><th id="994">994</th><td>            <a class="local col3 ref" href="#153CondReg" title='CondReg' data-ref="153CondReg" data-ref-filename="153CondReg">CondReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col0 ref" href="#180AndReg" title='AndReg' data-ref="180AndReg" data-ref-filename="180AndReg">AndReg</a>;</td></tr>
<tr><th id="995">995</th><td>          }</td></tr>
<tr><th id="996">996</th><td>        }</td></tr>
<tr><th id="997">997</th><td></td></tr>
<tr><th id="998">998</th><td>        <i>// FIXME: Build merge seems to switch to CONCAT_VECTORS but not</i></td></tr>
<tr><th id="999">999</th><td><i>        // BUILD_VECTOR</i></td></tr>
<tr><th id="1000">1000</th><td>        <b>if</b> (<a class="local col9 ref" href="#159OpTy" title='OpTy' data-ref="159OpTy" data-ref-filename="159OpTy">OpTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>()) {</td></tr>
<tr><th id="1001">1001</th><td>          <em>auto</em> <dfn class="local col1 decl" id="181Merge" title='Merge' data-type='llvm::MachineInstrBuilder' data-ref="181Merge" data-ref-filename="181Merge">Merge</dfn> = <a class="local col7 ref" href="#117B" title='B' data-ref="117B" data-ref-filename="117B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" title='llvm::MachineIRBuilder::buildBuildVector' data-ref="_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" data-ref-filename="_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE">buildBuildVector</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col9 ref" href="#159OpTy" title='OpTy' data-ref="159OpTy" data-ref-filename="159OpTy">OpTy</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col7 ref" href="#167ReadlanePieces" title='ReadlanePieces' data-ref="167ReadlanePieces" data-ref-filename="167ReadlanePieces">ReadlanePieces</a>);</td></tr>
<tr><th id="1002">1002</th><td>          <a class="local col5 ref" href="#155Op" title='Op' data-ref="155Op" data-ref-filename="155Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="local col1 ref" href="#181Merge" title='Merge' data-ref="181Merge" data-ref-filename="181Merge">Merge</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>));</td></tr>
<tr><th id="1003">1003</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1004">1004</th><td>          <em>auto</em> <dfn class="local col2 decl" id="182Merge" title='Merge' data-type='llvm::MachineInstrBuilder' data-ref="182Merge" data-ref-filename="182Merge">Merge</dfn> = <a class="local col7 ref" href="#117B" title='B' data-ref="117B" data-ref-filename="117B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" title='llvm::MachineIRBuilder::buildMerge' data-ref="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE">buildMerge</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col9 ref" href="#159OpTy" title='OpTy' data-ref="159OpTy" data-ref-filename="159OpTy">OpTy</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col7 ref" href="#167ReadlanePieces" title='ReadlanePieces' data-ref="167ReadlanePieces" data-ref-filename="167ReadlanePieces">ReadlanePieces</a>);</td></tr>
<tr><th id="1005">1005</th><td>          <a class="local col5 ref" href="#155Op" title='Op' data-ref="155Op" data-ref-filename="155Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="local col2 ref" href="#182Merge" title='Merge' data-ref="182Merge" data-ref-filename="182Merge">Merge</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>));</td></tr>
<tr><th id="1006">1006</th><td>        }</td></tr>
<tr><th id="1007">1007</th><td></td></tr>
<tr><th id="1008">1008</th><td>        <a class="local col0 ref" href="#120MRI" title='MRI' data-ref="120MRI" data-ref-filename="120MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="local col5 ref" href="#155Op" title='Op' data-ref="155Op" data-ref-filename="155Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a>);</td></tr>
<tr><th id="1009">1009</th><td>      }</td></tr>
<tr><th id="1010">1010</th><td></td></tr>
<tr><th id="1011">1011</th><td>      <i>// Make sure we don't re-process this register again.</i></td></tr>
<tr><th id="1012">1012</th><td>      <a class="local col4 ref" href="#124WaterfalledRegMap" title='WaterfalledRegMap' data-ref="124WaterfalledRegMap" data-ref-filename="124WaterfalledRegMap">WaterfalledRegMap</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" data-ref-filename="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col6 ref" href="#156OldReg" title='OldReg' data-ref="156OldReg" data-ref-filename="156OldReg">OldReg</a></span>, <a class="local col5 ref" href="#155Op" title='Op' data-ref="155Op" data-ref-filename="155Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()));</td></tr>
<tr><th id="1013">1013</th><td>    }</td></tr>
<tr><th id="1014">1014</th><td>  }</td></tr>
<tr><th id="1015">1015</th><td></td></tr>
<tr><th id="1016">1016</th><td>  <a class="local col7 ref" href="#117B" title='B' data-ref="117B" data-ref-filename="117B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineIRBuilder::setInsertPt' data-ref="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">setInsertPt</a>(<span class='refarg'>*<a class="local col3 ref" href="#143LoopBB" title='LoopBB' data-ref="143LoopBB" data-ref-filename="143LoopBB">LoopBB</a></span>, <a class="local col3 ref" href="#143LoopBB" title='LoopBB' data-ref="143LoopBB" data-ref-filename="143LoopBB">LoopBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="1017">1017</th><td></td></tr>
<tr><th id="1018">1018</th><td>  <i>// Update EXEC, save the original EXEC value to VCC.</i></td></tr>
<tr><th id="1019">1019</th><td>  <a class="local col7 ref" href="#117B" title='B' data-ref="117B" data-ref-filename="117B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<a class="local col1 ref" href="#131AndSaveExecOpc" title='AndSaveExecOpc' data-ref="131AndSaveExecOpc" data-ref-filename="131AndSaveExecOpc">AndSaveExecOpc</a>)</td></tr>
<tr><th id="1020">1020</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#142NewExec" title='NewExec' data-ref="142NewExec" data-ref-filename="142NewExec">NewExec</a>)</td></tr>
<tr><th id="1021">1021</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#153CondReg" title='CondReg' data-ref="153CondReg" data-ref-filename="153CondReg">CondReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>);</td></tr>
<tr><th id="1022">1022</th><td></td></tr>
<tr><th id="1023">1023</th><td>  <a class="local col0 ref" href="#120MRI" title='MRI' data-ref="120MRI" data-ref-filename="120MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo13setSimpleHintENS_8RegisterES1_" title='llvm::MachineRegisterInfo::setSimpleHint' data-ref="_ZN4llvm19MachineRegisterInfo13setSimpleHintENS_8RegisterES1_" data-ref-filename="_ZN4llvm19MachineRegisterInfo13setSimpleHintENS_8RegisterES1_">setSimpleHint</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#142NewExec" title='NewExec' data-ref="142NewExec" data-ref-filename="142NewExec">NewExec</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#153CondReg" title='CondReg' data-ref="153CondReg" data-ref-filename="153CondReg">CondReg</a>);</td></tr>
<tr><th id="1024">1024</th><td></td></tr>
<tr><th id="1025">1025</th><td>  <i>// Update EXEC, switch all done bits to 0 and all todo bits to 1.</i></td></tr>
<tr><th id="1026">1026</th><td>  <a class="local col7 ref" href="#117B" title='B' data-ref="117B" data-ref-filename="117B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<a class="local col0 ref" href="#130XorTermOpc" title='XorTermOpc' data-ref="130XorTermOpc" data-ref-filename="130XorTermOpc">XorTermOpc</a>)</td></tr>
<tr><th id="1027">1027</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#132ExecReg" title='ExecReg' data-ref="132ExecReg" data-ref-filename="132ExecReg">ExecReg</a>)</td></tr>
<tr><th id="1028">1028</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#132ExecReg" title='ExecReg' data-ref="132ExecReg" data-ref-filename="132ExecReg">ExecReg</a>)</td></tr>
<tr><th id="1029">1029</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#142NewExec" title='NewExec' data-ref="142NewExec" data-ref-filename="142NewExec">NewExec</a>);</td></tr>
<tr><th id="1030">1030</th><td></td></tr>
<tr><th id="1031">1031</th><td>  <i>// XXX - s_xor_b64 sets scc to 1 if the result is nonzero, so can we use</i></td></tr>
<tr><th id="1032">1032</th><td><i>  // s_cbranch_scc0?</i></td></tr>
<tr><th id="1033">1033</th><td><i></i></td></tr>
<tr><th id="1034">1034</th><td><i>  // Loop back to V_READFIRSTLANE_B32 if there are still variants to cover.</i></td></tr>
<tr><th id="1035">1035</th><td>  <a class="local col7 ref" href="#117B" title='B' data-ref="117B" data-ref-filename="117B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CBRANCH_EXECNZ" title='llvm::AMDGPU::S_CBRANCH_EXECNZ' data-ref="llvm::AMDGPU::S_CBRANCH_EXECNZ" data-ref-filename="llvm..AMDGPU..S_CBRANCH_EXECNZ">S_CBRANCH_EXECNZ</a>)</td></tr>
<tr><th id="1036">1036</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col3 ref" href="#143LoopBB" title='LoopBB' data-ref="143LoopBB" data-ref-filename="143LoopBB">LoopBB</a>);</td></tr>
<tr><th id="1037">1037</th><td></td></tr>
<tr><th id="1038">1038</th><td>  <i>// Save the EXEC mask before the loop.</i></td></tr>
<tr><th id="1039">1039</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#125MBB" title='MBB' data-ref="125MBB" data-ref-filename="125MBB">MBB</a></span>, <a class="local col5 ref" href="#125MBB" title='MBB' data-ref="125MBB" data-ref-filename="125MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>(), <a class="local col8 ref" href="#148DL" title='DL' data-ref="148DL" data-ref-filename="148DL">DL</a>, <a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TII" title='llvm::AMDGPURegisterBankInfo::TII' data-ref="llvm::AMDGPURegisterBankInfo::TII" data-ref-filename="llvm..AMDGPURegisterBankInfo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#129MovTermOpc" title='MovTermOpc' data-ref="129MovTermOpc" data-ref-filename="129MovTermOpc">MovTermOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#139SaveExecReg" title='SaveExecReg' data-ref="139SaveExecReg" data-ref-filename="139SaveExecReg">SaveExecReg</a>)</td></tr>
<tr><th id="1040">1040</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#132ExecReg" title='ExecReg' data-ref="132ExecReg" data-ref-filename="132ExecReg">ExecReg</a>);</td></tr>
<tr><th id="1041">1041</th><td></td></tr>
<tr><th id="1042">1042</th><td>  <i>// Restore the EXEC mask after the loop.</i></td></tr>
<tr><th id="1043">1043</th><td>  <a class="local col7 ref" href="#117B" title='B' data-ref="117B" data-ref-filename="117B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6setMBBERNS_17MachineBasicBlockE" title='llvm::MachineIRBuilder::setMBB' data-ref="_ZN4llvm16MachineIRBuilder6setMBBERNS_17MachineBasicBlockE" data-ref-filename="_ZN4llvm16MachineIRBuilder6setMBBERNS_17MachineBasicBlockE">setMBB</a>(<span class='refarg'>*<a class="local col5 ref" href="#145RestoreExecBB" title='RestoreExecBB' data-ref="145RestoreExecBB" data-ref-filename="145RestoreExecBB">RestoreExecBB</a></span>);</td></tr>
<tr><th id="1044">1044</th><td>  <a class="local col7 ref" href="#117B" title='B' data-ref="117B" data-ref-filename="117B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<a class="local col9 ref" href="#129MovTermOpc" title='MovTermOpc' data-ref="129MovTermOpc" data-ref-filename="129MovTermOpc">MovTermOpc</a>)</td></tr>
<tr><th id="1045">1045</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#132ExecReg" title='ExecReg' data-ref="132ExecReg" data-ref-filename="132ExecReg">ExecReg</a>)</td></tr>
<tr><th id="1046">1046</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#139SaveExecReg" title='SaveExecReg' data-ref="139SaveExecReg" data-ref-filename="139SaveExecReg">SaveExecReg</a>);</td></tr>
<tr><th id="1047">1047</th><td></td></tr>
<tr><th id="1048">1048</th><td>  <i>// Set the insert point after the original instruction, so any new</i></td></tr>
<tr><th id="1049">1049</th><td><i>  // instructions will be in the remainder.</i></td></tr>
<tr><th id="1050">1050</th><td>  <a class="local col7 ref" href="#117B" title='B' data-ref="117B" data-ref-filename="117B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineIRBuilder::setInsertPt' data-ref="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">setInsertPt</a>(<span class='refarg'>*<a class="local col4 ref" href="#144RemainderBB" title='RemainderBB' data-ref="144RemainderBB" data-ref-filename="144RemainderBB">RemainderBB</a></span>, <a class="local col4 ref" href="#144RemainderBB" title='RemainderBB' data-ref="144RemainderBB" data-ref-filename="144RemainderBB">RemainderBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>());</td></tr>
<tr><th id="1051">1051</th><td></td></tr>
<tr><th id="1052">1052</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1053">1053</th><td>}</td></tr>
<tr><th id="1054">1054</th><td></td></tr>
<tr><th id="1055">1055</th><td><i>// Return any unique registers used by \p MI at \p OpIndices that need to be</i></td></tr>
<tr><th id="1056">1056</th><td><i>// handled in a waterfall loop. Returns these registers in \p</i></td></tr>
<tr><th id="1057">1057</th><td><i>// SGPROperandRegs. Returns true if there are any operands to handle and a</i></td></tr>
<tr><th id="1058">1058</th><td><i>// waterfall loop is necessary.</i></td></tr>
<tr><th id="1059">1059</th><td><em>bool</em> <a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo" data-ref-filename="llvm..AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm22AMDGPURegisterBankInfo24collectWaterfallOperandsERNS_8SmallSetINS_8RegisterELj4ESt4lessIS2_EEERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE" title='llvm::AMDGPURegisterBankInfo::collectWaterfallOperands' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo24collectWaterfallOperandsERNS_8SmallSetINS_8RegisterELj4ESt4lessIS2_EEERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo24collectWaterfallOperandsERNS_8SmallSetINS_8RegisterELj4ESt4lessIS2_EEERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE">collectWaterfallOperands</dfn>(</td></tr>
<tr><th id="1060">1060</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet" data-ref-filename="llvm..SmallSet">SmallSet</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>4</var>&gt; &amp;<dfn class="local col3 decl" id="183SGPROperandRegs" title='SGPROperandRegs' data-type='SmallSet&lt;llvm::Register, 4&gt; &amp;' data-ref="183SGPROperandRegs" data-ref-filename="183SGPROperandRegs">SGPROperandRegs</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="184MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="184MI" data-ref-filename="184MI">MI</dfn>,</td></tr>
<tr><th id="1061">1061</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="185MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="185MRI" data-ref-filename="185MRI">MRI</dfn>, <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col6 decl" id="186OpIndices" title='OpIndices' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="186OpIndices" data-ref-filename="186OpIndices">OpIndices</dfn>) <em>const</em> {</td></tr>
<tr><th id="1062">1062</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="187Op" title='Op' data-type='unsigned int' data-ref="187Op" data-ref-filename="187Op">Op</dfn> : <a class="local col6 ref" href="#186OpIndices" title='OpIndices' data-ref="186OpIndices" data-ref-filename="186OpIndices">OpIndices</a>) {</td></tr>
<tr><th id="1063">1063</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getOperand(Op).isUse());</td></tr>
<tr><th id="1064">1064</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="188Reg" title='Reg' data-type='llvm::Register' data-ref="188Reg" data-ref-filename="188Reg">Reg</dfn> = <a class="local col4 ref" href="#184MI" title='MI' data-ref="184MI" data-ref-filename="184MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#187Op" title='Op' data-ref="187Op" data-ref-filename="187Op">Op</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1065">1065</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col9 decl" id="189OpBank" title='OpBank' data-type='const llvm::RegisterBank *' data-ref="189OpBank" data-ref-filename="189OpBank">OpBank</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#188Reg" title='Reg' data-ref="188Reg" data-ref-filename="188Reg">Reg</a>, <a class="local col5 ref" href="#185MRI" title='MRI' data-ref="185MRI" data-ref-filename="185MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="1066">1066</th><td>    <b>if</b> (<a class="local col9 ref" href="#189OpBank" title='OpBank' data-ref="189OpBank" data-ref-filename="189OpBank">OpBank</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() != <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>)</td></tr>
<tr><th id="1067">1067</th><td>      <a class="local col3 ref" href="#183SGPROperandRegs" title='SGPROperandRegs' data-ref="183SGPROperandRegs" data-ref-filename="183SGPROperandRegs">SGPROperandRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_" data-ref-filename="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="local col8 ref" href="#188Reg" title='Reg' data-ref="188Reg" data-ref-filename="188Reg">Reg</a>);</td></tr>
<tr><th id="1068">1068</th><td>  }</td></tr>
<tr><th id="1069">1069</th><td></td></tr>
<tr><th id="1070">1070</th><td>  <i>// No operands need to be replaced, so no need to loop.</i></td></tr>
<tr><th id="1071">1071</th><td>  <b>return</b> !<a class="local col3 ref" href="#183SGPROperandRegs" title='SGPROperandRegs' data-ref="183SGPROperandRegs" data-ref-filename="183SGPROperandRegs">SGPROperandRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5emptyEv" title='llvm::SmallSet::empty' data-ref="_ZNK4llvm8SmallSet5emptyEv" data-ref-filename="_ZNK4llvm8SmallSet5emptyEv">empty</a>();</td></tr>
<tr><th id="1072">1072</th><td>}</td></tr>
<tr><th id="1073">1073</th><td></td></tr>
<tr><th id="1074">1074</th><td><em>bool</em> <a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo" data-ref-filename="llvm..AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_16MachineIRBuilderERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE" title='llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_16MachineIRBuilderERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_16MachineIRBuilderERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE">executeInWaterfallLoop</dfn>(</td></tr>
<tr><th id="1075">1075</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col0 decl" id="190B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="190B" data-ref-filename="190B">B</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="191MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="191MI" data-ref-filename="191MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="192MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="192MRI" data-ref-filename="192MRI">MRI</dfn>,</td></tr>
<tr><th id="1076">1076</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col3 decl" id="193OpIndices" title='OpIndices' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="193OpIndices" data-ref-filename="193OpIndices">OpIndices</dfn>) <em>const</em> {</td></tr>
<tr><th id="1077">1077</th><td>  <i>// Use a set to avoid extra readfirstlanes in the case where multiple operands</i></td></tr>
<tr><th id="1078">1078</th><td><i>  // are the same register.</i></td></tr>
<tr><th id="1079">1079</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet" data-ref-filename="llvm..SmallSet">SmallSet</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSetC1Ev" title='llvm::SmallSet::SmallSet&lt;T, N, C&gt;' data-ref="_ZN4llvm8SmallSetC1Ev" data-ref-filename="_ZN4llvm8SmallSetC1Ev"></a><dfn class="local col4 decl" id="194SGPROperandRegs" title='SGPROperandRegs' data-type='SmallSet&lt;llvm::Register, 4&gt;' data-ref="194SGPROperandRegs" data-ref-filename="194SGPROperandRegs">SGPROperandRegs</dfn>;</td></tr>
<tr><th id="1080">1080</th><td></td></tr>
<tr><th id="1081">1081</th><td>  <b>if</b> (!<a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo24collectWaterfallOperandsERNS_8SmallSetINS_8RegisterELj4ESt4lessIS2_EEERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE" title='llvm::AMDGPURegisterBankInfo::collectWaterfallOperands' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo24collectWaterfallOperandsERNS_8SmallSetINS_8RegisterELj4ESt4lessIS2_EEERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo24collectWaterfallOperandsERNS_8SmallSetINS_8RegisterELj4ESt4lessIS2_EEERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE">collectWaterfallOperands</a>(<span class='refarg'><a class="local col4 ref" href="#194SGPROperandRegs" title='SGPROperandRegs' data-ref="194SGPROperandRegs" data-ref-filename="194SGPROperandRegs">SGPROperandRegs</a></span>, <span class='refarg'><a class="local col1 ref" href="#191MI" title='MI' data-ref="191MI" data-ref-filename="191MI">MI</a></span>, <span class='refarg'><a class="local col2 ref" href="#192MRI" title='MRI' data-ref="192MRI" data-ref-filename="192MRI">MRI</a></span>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned int&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefIjEC1ERKS1_" data-ref-filename="_ZN4llvm8ArrayRefIjEC1ERKS1_"></a><a class="local col3 ref" href="#193OpIndices" title='OpIndices' data-ref="193OpIndices" data-ref-filename="193OpIndices">OpIndices</a>))</td></tr>
<tr><th id="1082">1082</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1083">1083</th><td></td></tr>
<tr><th id="1084">1084</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="195I" title='I' data-type='MachineBasicBlock::iterator' data-ref="195I" data-ref-filename="195I">I</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col1 ref" href="#191MI" title='MI' data-ref="191MI" data-ref-filename="191MI">MI</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="1085">1085</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_16MachineIRBuilderENS_14iterator_rangeINS_26MachineInstrBundleIteratorINS_12MachineInstr2120113" title='llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_16MachineIRBuilderENS_14iterator_rangeINS_26MachineInstrBundleIteratorINS_12MachineInstr2120113" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_16MachineIRBuilderENS_14iterator_rangeINS_26MachineInstrBundleIteratorINS_12MachineInstr2120113">executeInWaterfallLoop</a>(<span class='refarg'><a class="local col0 ref" href="#190B" title='B' data-ref="190B" data-ref-filename="190B">B</a></span>, <a class="ref fn" href="../../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_" data-ref-filename="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#195I" title='I' data-ref="195I" data-ref-filename="195I">I</a>, <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#195I" title='I' data-ref="195I" data-ref-filename="195I">I</a>)),</td></tr>
<tr><th id="1086">1086</th><td>                                <span class='refarg'><a class="local col4 ref" href="#194SGPROperandRegs" title='SGPROperandRegs' data-ref="194SGPROperandRegs" data-ref-filename="194SGPROperandRegs">SGPROperandRegs</a></span>, <span class='refarg'><a class="local col2 ref" href="#192MRI" title='MRI' data-ref="192MRI" data-ref-filename="192MRI">MRI</a></span>);</td></tr>
<tr><th id="1087">1087</th><td>}</td></tr>
<tr><th id="1088">1088</th><td></td></tr>
<tr><th id="1089">1089</th><td><em>bool</em> <a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo" data-ref-filename="llvm..AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE" title='llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE">executeInWaterfallLoop</dfn>(</td></tr>
<tr><th id="1090">1090</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="196MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="196MI" data-ref-filename="196MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="197MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="197MRI" data-ref-filename="197MRI">MRI</dfn>,</td></tr>
<tr><th id="1091">1091</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col8 decl" id="198OpIndices" title='OpIndices' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="198OpIndices" data-ref-filename="198OpIndices">OpIndices</dfn>) <em>const</em> {</td></tr>
<tr><th id="1092">1092</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col9 decl" id="199B" title='B' data-type='llvm::MachineIRBuilder' data-ref="199B" data-ref-filename="199B">B</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col6 ref" href="#196MI" title='MI' data-ref="196MI" data-ref-filename="196MI">MI</a>);</td></tr>
<tr><th id="1093">1093</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_16MachineIRBuilderERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE" title='llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_16MachineIRBuilderERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_16MachineIRBuilderERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE">executeInWaterfallLoop</a>(<span class='refarg'><a class="local col9 ref" href="#199B" title='B' data-ref="199B" data-ref-filename="199B">B</a></span>, <span class='refarg'><a class="local col6 ref" href="#196MI" title='MI' data-ref="196MI" data-ref-filename="196MI">MI</a></span>, <span class='refarg'><a class="local col7 ref" href="#197MRI" title='MRI' data-ref="197MRI" data-ref-filename="197MRI">MRI</a></span>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned int&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefIjEC1ERKS1_" data-ref-filename="_ZN4llvm8ArrayRefIjEC1ERKS1_"></a><a class="local col8 ref" href="#198OpIndices" title='OpIndices' data-ref="198OpIndices" data-ref-filename="198OpIndices">OpIndices</a>);</td></tr>
<tr><th id="1094">1094</th><td>}</td></tr>
<tr><th id="1095">1095</th><td></td></tr>
<tr><th id="1096">1096</th><td><i>// Legalize an operand that must be an SGPR by inserting a readfirstlane.</i></td></tr>
<tr><th id="1097">1097</th><td><em>void</em> <a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo" data-ref-filename="llvm..AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm22AMDGPURegisterBankInfo28constrainOpWithReadfirstlaneERNS_12MachineInstrERNS_19MachineRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::constrainOpWithReadfirstlane' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo28constrainOpWithReadfirstlaneERNS_12MachineInstrERNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo28constrainOpWithReadfirstlaneERNS_12MachineInstrERNS_19MachineRegisterInfoEj">constrainOpWithReadfirstlane</dfn>(</td></tr>
<tr><th id="1098">1098</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="200MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="200MI" data-ref-filename="200MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="201MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="201MRI" data-ref-filename="201MRI">MRI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="202OpIdx" title='OpIdx' data-type='unsigned int' data-ref="202OpIdx" data-ref-filename="202OpIdx">OpIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="1099">1099</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="203Reg" title='Reg' data-type='llvm::Register' data-ref="203Reg" data-ref-filename="203Reg">Reg</dfn> = <a class="local col0 ref" href="#200MI" title='MI' data-ref="200MI" data-ref-filename="200MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#202OpIdx" title='OpIdx' data-ref="202OpIdx" data-ref-filename="202OpIdx">OpIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1100">1100</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col4 decl" id="204Bank" title='Bank' data-type='const llvm::RegisterBank *' data-ref="204Bank" data-ref-filename="204Bank">Bank</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#203Reg" title='Reg' data-ref="203Reg" data-ref-filename="203Reg">Reg</a>, <a class="local col1 ref" href="#201MRI" title='MRI' data-ref="201MRI" data-ref-filename="201MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="1101">1101</th><td>  <b>if</b> (<a class="local col4 ref" href="#204Bank" title='Bank' data-ref="204Bank" data-ref-filename="204Bank">Bank</a> == &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a>)</td></tr>
<tr><th id="1102">1102</th><td>    <b>return</b>;</td></tr>
<tr><th id="1103">1103</th><td></td></tr>
<tr><th id="1104">1104</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col5 decl" id="205Ty" title='Ty' data-type='llvm::LLT' data-ref="205Ty" data-ref-filename="205Ty">Ty</dfn> = <a class="local col1 ref" href="#201MRI" title='MRI' data-ref="201MRI" data-ref-filename="201MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#203Reg" title='Reg' data-ref="203Reg" data-ref-filename="203Reg">Reg</a>);</td></tr>
<tr><th id="1105">1105</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col6 decl" id="206B" title='B' data-type='llvm::MachineIRBuilder' data-ref="206B" data-ref-filename="206B">B</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col0 ref" href="#200MI" title='MI' data-ref="200MI" data-ref-filename="200MI">MI</a>);</td></tr>
<tr><th id="1106">1106</th><td></td></tr>
<tr><th id="1107">1107</th><td>  <b>if</b> (<a class="local col4 ref" href="#204Bank" title='Bank' data-ref="204Bank" data-ref-filename="204Bank">Bank</a> != &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBank" title='llvm::AMDGPU::VGPRRegBank' data-ref="llvm::AMDGPU::VGPRRegBank" data-ref-filename="llvm..AMDGPU..VGPRRegBank">VGPRRegBank</a>) {</td></tr>
<tr><th id="1108">1108</th><td>    <i>// We need to copy from AGPR to VGPR</i></td></tr>
<tr><th id="1109">1109</th><td>    <a class="local col3 ref" href="#203Reg" title='Reg' data-ref="203Reg" data-ref-filename="203Reg">Reg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col6 ref" href="#206B" title='B' data-ref="206B" data-ref-filename="206B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#205Ty" title='Ty' data-ref="205Ty" data-ref-filename="205Ty">Ty</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#203Reg" title='Reg' data-ref="203Reg" data-ref-filename="203Reg">Reg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="1110">1110</th><td>    <a class="local col1 ref" href="#201MRI" title='MRI' data-ref="201MRI" data-ref-filename="201MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#203Reg" title='Reg' data-ref="203Reg" data-ref-filename="203Reg">Reg</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBank" title='llvm::AMDGPU::VGPRRegBank' data-ref="llvm::AMDGPU::VGPRRegBank" data-ref-filename="llvm..AMDGPU..VGPRRegBank">VGPRRegBank</a>);</td></tr>
<tr><th id="1111">1111</th><td>  }</td></tr>
<tr><th id="1112">1112</th><td></td></tr>
<tr><th id="1113">1113</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="207SGPR" title='SGPR' data-type='llvm::Register' data-ref="207SGPR" data-ref-filename="207SGPR">SGPR</dfn> = <a class="local col1 ref" href="#201MRI" title='MRI' data-ref="201MRI" data-ref-filename="201MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>);</td></tr>
<tr><th id="1114">1114</th><td>  <a class="local col6 ref" href="#206B" title='B' data-ref="206B" data-ref-filename="206B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_READFIRSTLANE_B32" title='llvm::AMDGPU::V_READFIRSTLANE_B32' data-ref="llvm::AMDGPU::V_READFIRSTLANE_B32" data-ref-filename="llvm..AMDGPU..V_READFIRSTLANE_B32">V_READFIRSTLANE_B32</a>)</td></tr>
<tr><th id="1115">1115</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#207SGPR" title='SGPR' data-ref="207SGPR" data-ref-filename="207SGPR">SGPR</a>)</td></tr>
<tr><th id="1116">1116</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#203Reg" title='Reg' data-ref="203Reg" data-ref-filename="203Reg">Reg</a>);</td></tr>
<tr><th id="1117">1117</th><td></td></tr>
<tr><th id="1118">1118</th><td>  <a class="local col1 ref" href="#201MRI" title='MRI' data-ref="201MRI" data-ref-filename="201MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7setTypeENS_8RegisterENS_3LLTE" title='llvm::MachineRegisterInfo::setType' data-ref="_ZN4llvm19MachineRegisterInfo7setTypeENS_8RegisterENS_3LLTE" data-ref-filename="_ZN4llvm19MachineRegisterInfo7setTypeENS_8RegisterENS_3LLTE">setType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#207SGPR" title='SGPR' data-ref="207SGPR" data-ref-filename="207SGPR">SGPR</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col5 ref" href="#205Ty" title='Ty' data-ref="205Ty" data-ref-filename="205Ty">Ty</a>);</td></tr>
<tr><th id="1119">1119</th><td></td></tr>
<tr><th id="1120">1120</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="208Constrained" title='Constrained' data-type='const llvm::TargetRegisterClass *' data-ref="208Constrained" data-ref-filename="208Constrained">Constrained</dfn> =</td></tr>
<tr><th id="1121">1121</th><td>      <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#203Reg" title='Reg' data-ref="203Reg" data-ref-filename="203Reg">Reg</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>, <span class='refarg'><a class="local col1 ref" href="#201MRI" title='MRI' data-ref="201MRI" data-ref-filename="201MRI">MRI</a></span>);</td></tr>
<tr><th id="1122">1122</th><td>  (<em>void</em>)<a class="local col8 ref" href="#208Constrained" title='Constrained' data-ref="208Constrained" data-ref-filename="208Constrained">Constrained</a>;</td></tr>
<tr><th id="1123">1123</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Constrained &amp;&amp; <q>"Failed to constrain readfirstlane src reg"</q>);</td></tr>
<tr><th id="1124">1124</th><td></td></tr>
<tr><th id="1125">1125</th><td>  <a class="local col0 ref" href="#200MI" title='MI' data-ref="200MI" data-ref-filename="200MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#202OpIdx" title='OpIdx' data-ref="202OpIdx" data-ref-filename="202OpIdx">OpIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#207SGPR" title='SGPR' data-ref="207SGPR" data-ref-filename="207SGPR">SGPR</a>);</td></tr>
<tr><th id="1126">1126</th><td>}</td></tr>
<tr><th id="1127">1127</th><td></td></tr>
<tr><th id="1128">1128</th><td><i class="doc" data-doc="_ZL16splitUnequalTypeN4llvm3LLTEj">/// Split<span class="command"> \p</span> <span class="arg">Ty</span> into 2 pieces. The first will have<span class="command"> \p</span> <span class="arg">FirstSize</span> bits, and the</i></td></tr>
<tr><th id="1129">1129</th><td><i class="doc" data-doc="_ZL16splitUnequalTypeN4llvm3LLTEj">/// rest will be in the remainder.</i></td></tr>
<tr><th id="1130">1130</th><td><em>static</em> <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>, <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>&gt; <dfn class="tu decl def fn" id="_ZL16splitUnequalTypeN4llvm3LLTEj" title='splitUnequalType' data-type='std::pair&lt;LLT, LLT&gt; splitUnequalType(llvm::LLT Ty, unsigned int FirstSize)' data-ref="_ZL16splitUnequalTypeN4llvm3LLTEj" data-ref-filename="_ZL16splitUnequalTypeN4llvm3LLTEj">splitUnequalType</dfn>(<a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="209Ty" title='Ty' data-type='llvm::LLT' data-ref="209Ty" data-ref-filename="209Ty">Ty</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="210FirstSize" title='FirstSize' data-type='unsigned int' data-ref="210FirstSize" data-ref-filename="210FirstSize">FirstSize</dfn>) {</td></tr>
<tr><th id="1131">1131</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="211TotalSize" title='TotalSize' data-type='unsigned int' data-ref="211TotalSize" data-ref-filename="211TotalSize">TotalSize</dfn> = <a class="local col9 ref" href="#209Ty" title='Ty' data-ref="209Ty" data-ref-filename="209Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="1132">1132</th><td>  <b>if</b> (!<a class="local col9 ref" href="#209Ty" title='Ty' data-ref="209Ty" data-ref-filename="209Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="1133">1133</th><td>    <b>return</b> <span class='ref fn' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOTL0__OTL0_0_" data-ref-filename="_ZNSt4pairC1EOTL0__OTL0_0_">{</span><a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<a class="local col0 ref" href="#210FirstSize" title='FirstSize' data-ref="210FirstSize" data-ref-filename="210FirstSize">FirstSize</a>), <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<a class="local col1 ref" href="#211TotalSize" title='TotalSize' data-ref="211TotalSize" data-ref-filename="211TotalSize">TotalSize</a> - <a class="local col0 ref" href="#210FirstSize" title='FirstSize' data-ref="210FirstSize" data-ref-filename="210FirstSize">FirstSize</a>)};</td></tr>
<tr><th id="1134">1134</th><td></td></tr>
<tr><th id="1135">1135</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="212EltTy" title='EltTy' data-type='llvm::LLT' data-ref="212EltTy" data-ref-filename="212EltTy">EltTy</dfn> = <a class="local col9 ref" href="#209Ty" title='Ty' data-ref="209Ty" data-ref-filename="209Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getElementTypeEv" title='llvm::LLT::getElementType' data-ref="_ZNK4llvm3LLT14getElementTypeEv" data-ref-filename="_ZNK4llvm3LLT14getElementTypeEv">getElementType</a>();</td></tr>
<tr><th id="1136">1136</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="213EltSize" title='EltSize' data-type='unsigned int' data-ref="213EltSize" data-ref-filename="213EltSize">EltSize</dfn> = <a class="local col2 ref" href="#212EltTy" title='EltTy' data-ref="212EltTy" data-ref-filename="212EltTy">EltTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="1137">1137</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(FirstSize % EltSize == <var>0</var>);</td></tr>
<tr><th id="1138">1138</th><td></td></tr>
<tr><th id="1139">1139</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="214FirstPartNumElts" title='FirstPartNumElts' data-type='unsigned int' data-ref="214FirstPartNumElts" data-ref-filename="214FirstPartNumElts">FirstPartNumElts</dfn> = <a class="local col0 ref" href="#210FirstSize" title='FirstSize' data-ref="210FirstSize" data-ref-filename="210FirstSize">FirstSize</a> / <a class="local col3 ref" href="#213EltSize" title='EltSize' data-ref="213EltSize" data-ref-filename="213EltSize">EltSize</a>;</td></tr>
<tr><th id="1140">1140</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="215RemainderElts" title='RemainderElts' data-type='unsigned int' data-ref="215RemainderElts" data-ref-filename="215RemainderElts">RemainderElts</dfn> = (<a class="local col1 ref" href="#211TotalSize" title='TotalSize' data-ref="211TotalSize" data-ref-filename="211TotalSize">TotalSize</a> - <a class="local col0 ref" href="#210FirstSize" title='FirstSize' data-ref="210FirstSize" data-ref-filename="210FirstSize">FirstSize</a>) / <a class="local col3 ref" href="#213EltSize" title='EltSize' data-ref="213EltSize" data-ref-filename="213EltSize">EltSize</a>;</td></tr>
<tr><th id="1141">1141</th><td></td></tr>
<tr><th id="1142">1142</th><td>  <b>return</b> <span class='ref fn' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOTL0__OTL0_0_" data-ref-filename="_ZNSt4pairC1EOTL0__OTL0_0_">{</span><a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT14scalarOrVectorEtS0_" title='llvm::LLT::scalarOrVector' data-ref="_ZN4llvm3LLT14scalarOrVectorEtS0_" data-ref-filename="_ZN4llvm3LLT14scalarOrVectorEtS0_">scalarOrVector</a>(<a class="local col4 ref" href="#214FirstPartNumElts" title='FirstPartNumElts' data-ref="214FirstPartNumElts" data-ref-filename="214FirstPartNumElts">FirstPartNumElts</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col2 ref" href="#212EltTy" title='EltTy' data-ref="212EltTy" data-ref-filename="212EltTy">EltTy</a>),</td></tr>
<tr><th id="1143">1143</th><td>          <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT14scalarOrVectorEtS0_" title='llvm::LLT::scalarOrVector' data-ref="_ZN4llvm3LLT14scalarOrVectorEtS0_" data-ref-filename="_ZN4llvm3LLT14scalarOrVectorEtS0_">scalarOrVector</a>(<a class="local col5 ref" href="#215RemainderElts" title='RemainderElts' data-ref="215RemainderElts" data-ref-filename="215RemainderElts">RemainderElts</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col2 ref" href="#212EltTy" title='EltTy' data-ref="212EltTy" data-ref-filename="212EltTy">EltTy</a>)};</td></tr>
<tr><th id="1144">1144</th><td>}</td></tr>
<tr><th id="1145">1145</th><td></td></tr>
<tr><th id="1146">1146</th><td><em>static</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="tu decl def fn" id="_ZL12widen96To128N4llvm3LLTE" title='widen96To128' data-type='llvm::LLT widen96To128(llvm::LLT Ty)' data-ref="_ZL12widen96To128N4llvm3LLTE" data-ref-filename="_ZL12widen96To128N4llvm3LLTE">widen96To128</dfn>(<a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col6 decl" id="216Ty" title='Ty' data-type='llvm::LLT' data-ref="216Ty" data-ref-filename="216Ty">Ty</dfn>) {</td></tr>
<tr><th id="1147">1147</th><td>  <b>if</b> (!<a class="local col6 ref" href="#216Ty" title='Ty' data-ref="216Ty" data-ref-filename="216Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="1148">1148</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>128</var>);</td></tr>
<tr><th id="1149">1149</th><td></td></tr>
<tr><th id="1150">1150</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col7 decl" id="217EltTy" title='EltTy' data-type='llvm::LLT' data-ref="217EltTy" data-ref-filename="217EltTy">EltTy</dfn> = <a class="local col6 ref" href="#216Ty" title='Ty' data-ref="216Ty" data-ref-filename="216Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getElementTypeEv" title='llvm::LLT::getElementType' data-ref="_ZNK4llvm3LLT14getElementTypeEv" data-ref-filename="_ZNK4llvm3LLT14getElementTypeEv">getElementType</a>();</td></tr>
<tr><th id="1151">1151</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(<var>128</var> % EltTy.getSizeInBits() == <var>0</var>);</td></tr>
<tr><th id="1152">1152</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtS0_" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtS0_" data-ref-filename="_ZN4llvm3LLT6vectorEtS0_">vector</a>(<var>128</var> / <a class="local col7 ref" href="#217EltTy" title='EltTy' data-ref="217EltTy" data-ref-filename="217EltTy">EltTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>(), <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#217EltTy" title='EltTy' data-ref="217EltTy" data-ref-filename="217EltTy">EltTy</a>);</td></tr>
<tr><th id="1153">1153</th><td>}</td></tr>
<tr><th id="1154">1154</th><td></td></tr>
<tr><th id="1155">1155</th><td><em>bool</em> <a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo" data-ref-filename="llvm..AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm22AMDGPURegisterBankInfo16applyMappingLoadERNS_12MachineInstrERKNS_16RegisterBankInfo14OperandsMapperERNS_19MachineRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::applyMappingLoad' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16applyMappingLoadERNS_12MachineInstrERKNS_16RegisterBankInfo14OperandsMapperERNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16applyMappingLoadERNS_12MachineInstrERKNS_16RegisterBankInfo14OperandsMapperERNS_19MachineRegisterInfoE">applyMappingLoad</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="218MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="218MI" data-ref-filename="218MI">MI</dfn>,</td></tr>
<tr><th id="1156">1156</th><td>                        <em>const</em> <a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo" data-ref-filename="llvm..AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper" title='llvm::RegisterBankInfo::OperandsMapper' data-ref="llvm::RegisterBankInfo::OperandsMapper" data-ref-filename="llvm..RegisterBankInfo..OperandsMapper">OperandsMapper</a> &amp;<dfn class="local col9 decl" id="219OpdMapper" title='OpdMapper' data-type='const AMDGPURegisterBankInfo::OperandsMapper &amp;' data-ref="219OpdMapper" data-ref-filename="219OpdMapper">OpdMapper</dfn>,</td></tr>
<tr><th id="1157">1157</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="220MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="220MRI" data-ref-filename="220MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1158">1158</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="221DstReg" title='DstReg' data-type='llvm::Register' data-ref="221DstReg" data-ref-filename="221DstReg">DstReg</dfn> = <a class="local col8 ref" href="#218MI" title='MI' data-ref="218MI" data-ref-filename="218MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1159">1159</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="222LoadTy" title='LoadTy' data-type='const llvm::LLT' data-ref="222LoadTy" data-ref-filename="222LoadTy">LoadTy</dfn> = <a class="local col0 ref" href="#220MRI" title='MRI' data-ref="220MRI" data-ref-filename="220MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#221DstReg" title='DstReg' data-ref="221DstReg" data-ref-filename="221DstReg">DstReg</a>);</td></tr>
<tr><th id="1160">1160</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="223LoadSize" title='LoadSize' data-type='unsigned int' data-ref="223LoadSize" data-ref-filename="223LoadSize">LoadSize</dfn> = <a class="local col2 ref" href="#222LoadTy" title='LoadTy' data-ref="222LoadTy" data-ref-filename="222LoadTy">LoadTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="1161">1161</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col4 decl" id="224MaxNonSmrdLoadSize" title='MaxNonSmrdLoadSize' data-type='const unsigned int' data-ref="224MaxNonSmrdLoadSize" data-ref-filename="224MaxNonSmrdLoadSize">MaxNonSmrdLoadSize</dfn> = <var>128</var>;</td></tr>
<tr><th id="1162">1162</th><td></td></tr>
<tr><th id="1163">1163</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col5 decl" id="225PtrBank" title='PtrBank' data-type='const llvm::RegisterBank *' data-ref="225PtrBank" data-ref-filename="225PtrBank">PtrBank</dfn> =</td></tr>
<tr><th id="1164">1164</th><td>    <a class="local col9 ref" href="#219OpdMapper" title='OpdMapper' data-ref="219OpdMapper" data-ref-filename="219OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" title='llvm::RegisterBankInfo::OperandsMapper::getInstrMapping' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv">getInstrMapping</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" title='llvm::RegisterBankInfo::InstructionMapping::getOperandMapping' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj">getOperandMapping</a>(<var>1</var>).<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::BreakDown" title='llvm::RegisterBankInfo::ValueMapping::BreakDown' data-ref="llvm::RegisterBankInfo::ValueMapping::BreakDown" data-ref-filename="llvm..RegisterBankInfo..ValueMapping..BreakDown">BreakDown</a>[<var>0</var>].<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::RegBank" title='llvm::RegisterBankInfo::PartialMapping::RegBank' data-ref="llvm::RegisterBankInfo::PartialMapping::RegBank" data-ref-filename="llvm..RegisterBankInfo..PartialMapping..RegBank">RegBank</a>;</td></tr>
<tr><th id="1165">1165</th><td>  <b>if</b> (<a class="local col5 ref" href="#225PtrBank" title='PtrBank' data-ref="225PtrBank" data-ref-filename="225PtrBank">PtrBank</a> == &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a>) {</td></tr>
<tr><th id="1166">1166</th><td>    <i>// If the pointer is an SGPR, we ordinarily have nothing to do.</i></td></tr>
<tr><th id="1167">1167</th><td>    <b>if</b> (<a class="local col3 ref" href="#223LoadSize" title='LoadSize' data-ref="223LoadSize" data-ref-filename="223LoadSize">LoadSize</a> != <var>96</var>)</td></tr>
<tr><th id="1168">1168</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1169">1169</th><td></td></tr>
<tr><th id="1170">1170</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col6 decl" id="226MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="226MMO" data-ref-filename="226MMO">MMO</dfn> = *<a class="local col8 ref" href="#218MI" title='MI' data-ref="218MI" data-ref-filename="218MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>();</td></tr>
<tr><th id="1171">1171</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="227PtrReg" title='PtrReg' data-type='llvm::Register' data-ref="227PtrReg" data-ref-filename="227PtrReg">PtrReg</dfn> = <a class="local col8 ref" href="#218MI" title='MI' data-ref="218MI" data-ref-filename="218MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1172">1172</th><td>    <i>// 96-bit loads are only available for vector loads. We need to split this</i></td></tr>
<tr><th id="1173">1173</th><td><i>    // into a 64-bit part, and 32 (unless we can widen to a 128-bit load).</i></td></tr>
<tr><th id="1174">1174</th><td></td></tr>
<tr><th id="1175">1175</th><td>    <a class="tu type" href="#(anonymousnamespace)::ApplyRegBankMapping" title='(anonymous namespace)::ApplyRegBankMapping' data-ref="(anonymousnamespace)::ApplyRegBankMapping" data-ref-filename="(anonymousnamespace)..ApplyRegBankMapping">ApplyRegBankMapping</a> <dfn class="local col8 decl" id="228O" title='O' data-type='(anonymous namespace)::ApplyRegBankMapping' data-ref="228O" data-ref-filename="228O">O</dfn><a class="tu ref fn" href="#_ZN12_GLOBAL__N_119ApplyRegBankMappingC1ERKN4llvm22AMDGPURegisterBankInfoERNS1_19MachineRegisterInfoEPKNS1_12RegisterBankE" title='(anonymous namespace)::ApplyRegBankMapping::ApplyRegBankMapping' data-use='c' data-ref="_ZN12_GLOBAL__N_119ApplyRegBankMappingC1ERKN4llvm22AMDGPURegisterBankInfoERNS1_19MachineRegisterInfoEPKNS1_12RegisterBankE" data-ref-filename="_ZN12_GLOBAL__N_119ApplyRegBankMappingC1ERKN4llvm22AMDGPURegisterBankInfoERNS1_19MachineRegisterInfoEPKNS1_12RegisterBankE">(</a>*<b>this</b>, <a class="local col0 ref" href="#220MRI" title='MRI' data-ref="220MRI" data-ref-filename="220MRI">MRI</a>, &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a>);</td></tr>
<tr><th id="1176">1176</th><td>    <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col9 decl" id="229B" title='B' data-type='llvm::MachineIRBuilder' data-ref="229B" data-ref-filename="229B">B</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrERNS_19GISelChangeObserverE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrERNS_19GISelChangeObserverE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrERNS_19GISelChangeObserverE">(</a><a class="local col8 ref" href="#218MI" title='MI' data-ref="218MI" data-ref-filename="218MI">MI</a>, <a class="local col8 ref" href="#228O" title='O' data-ref="228O" data-ref-filename="228O">O</a>);</td></tr>
<tr><th id="1177">1177</th><td></td></tr>
<tr><th id="1178">1178</th><td>    <b>if</b> (<a class="local col6 ref" href="#226MMO" title='MMO' data-ref="226MMO" data-ref-filename="226MMO">MMO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getAlignEv" title='llvm::MachineMemOperand::getAlign' data-ref="_ZNK4llvm17MachineMemOperand8getAlignEv" data-ref-filename="_ZNK4llvm17MachineMemOperand8getAlignEv">getAlign</a>() <a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvmltENS_5AlignES0_" title='llvm::operator&lt;' data-ref="_ZN4llvmltENS_5AlignES0_" data-ref-filename="_ZN4llvmltENS_5AlignES0_">&lt;</a> <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a><a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1Em" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1Em" data-ref-filename="_ZN4llvm5AlignC1Em">(</a><var>16</var>)) {</td></tr>
<tr><th id="1179">1179</th><td>      <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLTC1Ev" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1Ev" data-ref-filename="_ZN4llvm3LLTC1Ev"></a><dfn class="local col0 decl" id="230Part64" title='Part64' data-type='llvm::LLT' data-ref="230Part64" data-ref-filename="230Part64">Part64</dfn>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLTC1Ev" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1Ev" data-ref-filename="_ZN4llvm3LLTC1Ev"></a><dfn class="local col1 decl" id="231Part32" title='Part32' data-type='llvm::LLT' data-ref="231Part32" data-ref-filename="231Part32">Part32</dfn>;</td></tr>
<tr><th id="1180">1180</th><td>      <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col0 ref" href="#230Part64" title='Part64' data-ref="230Part64" data-ref-filename="230Part64">Part64</a></span>, <span class='refarg'><a class="local col1 ref" href="#231Part32" title='Part32' data-ref="231Part32" data-ref-filename="231Part32">Part32</a></span>) <span class='ref fn' title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E">=</span> <a class="tu ref fn" href="#_ZL16splitUnequalTypeN4llvm3LLTEj" title='splitUnequalType' data-use='c' data-ref="_ZL16splitUnequalTypeN4llvm3LLTEj" data-ref-filename="_ZL16splitUnequalTypeN4llvm3LLTEj">splitUnequalType</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col2 ref" href="#222LoadTy" title='LoadTy' data-ref="222LoadTy" data-ref-filename="222LoadTy">LoadTy</a>, <var>64</var>);</td></tr>
<tr><th id="1181">1181</th><td>      <em>auto</em> <dfn class="local col2 decl" id="232Load0" title='Load0' data-type='llvm::MachineInstrBuilder' data-ref="232Load0" data-ref-filename="232Load0">Load0</dfn> = <a class="local col9 ref" href="#229B" title='B' data-ref="229B" data-ref-filename="229B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder19buildLoadFromOffsetERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandEl" title='llvm::MachineIRBuilder::buildLoadFromOffset' data-ref="_ZN4llvm16MachineIRBuilder19buildLoadFromOffsetERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandEl" data-ref-filename="_ZN4llvm16MachineIRBuilder19buildLoadFromOffsetERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandEl">buildLoadFromOffset</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col0 ref" href="#230Part64" title='Part64' data-ref="230Part64" data-ref-filename="230Part64">Part64</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col7 ref" href="#227PtrReg" title='PtrReg' data-ref="227PtrReg" data-ref-filename="227PtrReg">PtrReg</a>, <span class='refarg'>*<a class="local col6 ref" href="#226MMO" title='MMO' data-ref="226MMO" data-ref-filename="226MMO">MMO</a></span>, <var>0</var>);</td></tr>
<tr><th id="1182">1182</th><td>      <em>auto</em> <dfn class="local col3 decl" id="233Load1" title='Load1' data-type='llvm::MachineInstrBuilder' data-ref="233Load1" data-ref-filename="233Load1">Load1</dfn> = <a class="local col9 ref" href="#229B" title='B' data-ref="229B" data-ref-filename="229B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder19buildLoadFromOffsetERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandEl" title='llvm::MachineIRBuilder::buildLoadFromOffset' data-ref="_ZN4llvm16MachineIRBuilder19buildLoadFromOffsetERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandEl" data-ref-filename="_ZN4llvm16MachineIRBuilder19buildLoadFromOffsetERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandEl">buildLoadFromOffset</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col1 ref" href="#231Part32" title='Part32' data-ref="231Part32" data-ref-filename="231Part32">Part32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col7 ref" href="#227PtrReg" title='PtrReg' data-ref="227PtrReg" data-ref-filename="227PtrReg">PtrReg</a>, <span class='refarg'>*<a class="local col6 ref" href="#226MMO" title='MMO' data-ref="226MMO" data-ref-filename="226MMO">MMO</a></span>, <var>8</var>);</td></tr>
<tr><th id="1183">1183</th><td></td></tr>
<tr><th id="1184">1184</th><td>      <em>auto</em> <dfn class="local col4 decl" id="234Undef" title='Undef' data-type='llvm::MachineInstrBuilder' data-ref="234Undef" data-ref-filename="234Undef">Undef</dfn> = <a class="local col9 ref" href="#229B" title='B' data-ref="229B" data-ref-filename="229B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE" title='llvm::MachineIRBuilder::buildUndef' data-ref="_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE">buildUndef</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col2 ref" href="#222LoadTy" title='LoadTy' data-ref="222LoadTy" data-ref-filename="222LoadTy">LoadTy</a>);</td></tr>
<tr><th id="1185">1185</th><td>      <em>auto</em> <dfn class="local col5 decl" id="235Ins0" title='Ins0' data-type='llvm::MachineInstrBuilder' data-ref="235Ins0" data-ref-filename="235Ins0">Ins0</dfn> = <a class="local col9 ref" href="#229B" title='B' data-ref="229B" data-ref-filename="229B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildInsertERKNS_5DstOpERKNS_5SrcOpES6_j" title='llvm::MachineIRBuilder::buildInsert' data-ref="_ZN4llvm16MachineIRBuilder11buildInsertERKNS_5DstOpERKNS_5SrcOpES6_j" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildInsertERKNS_5DstOpERKNS_5SrcOpES6_j">buildInsert</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col2 ref" href="#222LoadTy" title='LoadTy' data-ref="222LoadTy" data-ref-filename="222LoadTy">LoadTy</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col4 ref" href="#234Undef" title='Undef' data-ref="234Undef" data-ref-filename="234Undef">Undef</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col2 ref" href="#232Load0" title='Load0' data-ref="232Load0" data-ref-filename="232Load0">Load0</a>, <var>0</var>);</td></tr>
<tr><th id="1186">1186</th><td>      <a class="local col9 ref" href="#229B" title='B' data-ref="229B" data-ref-filename="229B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildInsertERKNS_5DstOpERKNS_5SrcOpES6_j" title='llvm::MachineIRBuilder::buildInsert' data-ref="_ZN4llvm16MachineIRBuilder11buildInsertERKNS_5DstOpERKNS_5SrcOpES6_j" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildInsertERKNS_5DstOpERKNS_5SrcOpES6_j">buildInsert</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ERKNS_14MachineOperandE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm5DstOpC1ERKNS_14MachineOperandE"></a><a class="local col8 ref" href="#218MI" title='MI' data-ref="218MI" data-ref-filename="218MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col5 ref" href="#235Ins0" title='Ins0' data-ref="235Ins0" data-ref-filename="235Ins0">Ins0</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col3 ref" href="#233Load1" title='Load1' data-ref="233Load1" data-ref-filename="233Load1">Load1</a>, <var>64</var>);</td></tr>
<tr><th id="1187">1187</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1188">1188</th><td>      <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col6 decl" id="236WiderTy" title='WiderTy' data-type='llvm::LLT' data-ref="236WiderTy" data-ref-filename="236WiderTy">WiderTy</dfn> = <a class="tu ref fn" href="#_ZL12widen96To128N4llvm3LLTE" title='widen96To128' data-use='c' data-ref="_ZL12widen96To128N4llvm3LLTE" data-ref-filename="_ZL12widen96To128N4llvm3LLTE">widen96To128</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col2 ref" href="#222LoadTy" title='LoadTy' data-ref="222LoadTy" data-ref-filename="222LoadTy">LoadTy</a>);</td></tr>
<tr><th id="1189">1189</th><td>      <em>auto</em> <dfn class="local col7 decl" id="237WideLoad" title='WideLoad' data-type='llvm::MachineInstrBuilder' data-ref="237WideLoad" data-ref-filename="237WideLoad">WideLoad</dfn> = <a class="local col9 ref" href="#229B" title='B' data-ref="229B" data-ref-filename="229B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder19buildLoadFromOffsetERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandEl" title='llvm::MachineIRBuilder::buildLoadFromOffset' data-ref="_ZN4llvm16MachineIRBuilder19buildLoadFromOffsetERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandEl" data-ref-filename="_ZN4llvm16MachineIRBuilder19buildLoadFromOffsetERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandEl">buildLoadFromOffset</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col6 ref" href="#236WiderTy" title='WiderTy' data-ref="236WiderTy" data-ref-filename="236WiderTy">WiderTy</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col7 ref" href="#227PtrReg" title='PtrReg' data-ref="227PtrReg" data-ref-filename="227PtrReg">PtrReg</a>, <span class='refarg'>*<a class="local col6 ref" href="#226MMO" title='MMO' data-ref="226MMO" data-ref-filename="226MMO">MMO</a></span>, <var>0</var>);</td></tr>
<tr><th id="1190">1190</th><td>      <a class="local col9 ref" href="#229B" title='B' data-ref="229B" data-ref-filename="229B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildExtractERKNS_5DstOpERKNS_5SrcOpEm" title='llvm::MachineIRBuilder::buildExtract' data-ref="_ZN4llvm16MachineIRBuilder12buildExtractERKNS_5DstOpERKNS_5SrcOpEm" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildExtractERKNS_5DstOpERKNS_5SrcOpEm">buildExtract</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ERKNS_14MachineOperandE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm5DstOpC1ERKNS_14MachineOperandE"></a><a class="local col8 ref" href="#218MI" title='MI' data-ref="218MI" data-ref-filename="218MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col7 ref" href="#237WideLoad" title='WideLoad' data-ref="237WideLoad" data-ref-filename="237WideLoad">WideLoad</a>, <var>0</var>);</td></tr>
<tr><th id="1191">1191</th><td>    }</td></tr>
<tr><th id="1192">1192</th><td></td></tr>
<tr><th id="1193">1193</th><td>    <a class="local col8 ref" href="#218MI" title='MI' data-ref="218MI" data-ref-filename="218MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1194">1194</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1195">1195</th><td>  }</td></tr>
<tr><th id="1196">1196</th><td></td></tr>
<tr><th id="1197">1197</th><td>  <i>// 128-bit loads are supported for all instruction types.</i></td></tr>
<tr><th id="1198">1198</th><td>  <b>if</b> (<a class="local col3 ref" href="#223LoadSize" title='LoadSize' data-ref="223LoadSize" data-ref-filename="223LoadSize">LoadSize</a> &lt;= <a class="local col4 ref" href="#224MaxNonSmrdLoadSize" title='MaxNonSmrdLoadSize' data-ref="224MaxNonSmrdLoadSize" data-ref-filename="224MaxNonSmrdLoadSize">MaxNonSmrdLoadSize</a>)</td></tr>
<tr><th id="1199">1199</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1200">1200</th><td></td></tr>
<tr><th id="1201">1201</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>16</var>&gt; <dfn class="local col8 decl" id="238DefRegs" title='DefRegs' data-type='SmallVector&lt;llvm::Register, 16&gt;' data-ref="238DefRegs" data-ref-filename="238DefRegs">DefRegs</dfn><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE" data-ref-filename="_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE">(</a><a class="local col9 ref" href="#219OpdMapper" title='OpdMapper' data-ref="219OpdMapper" data-ref-filename="219OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb" title='llvm::RegisterBankInfo::OperandsMapper::getVRegs' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb">getVRegs</a>(<var>0</var>));</td></tr>
<tr><th id="1202">1202</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>1</var>&gt; <dfn class="local col9 decl" id="239SrcRegs" title='SrcRegs' data-type='SmallVector&lt;llvm::Register, 1&gt;' data-ref="239SrcRegs" data-ref-filename="239SrcRegs">SrcRegs</dfn><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE" data-ref-filename="_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE">(</a><a class="local col9 ref" href="#219OpdMapper" title='OpdMapper' data-ref="219OpdMapper" data-ref-filename="219OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb" title='llvm::RegisterBankInfo::OperandsMapper::getVRegs' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb">getVRegs</a>(<var>1</var>));</td></tr>
<tr><th id="1203">1203</th><td></td></tr>
<tr><th id="1204">1204</th><td>  <b>if</b> (<a class="local col9 ref" href="#239SrcRegs" title='SrcRegs' data-ref="239SrcRegs" data-ref-filename="239SrcRegs">SrcRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="1205">1205</th><td>    <a class="local col9 ref" href="#239SrcRegs" title='SrcRegs' data-ref="239SrcRegs" data-ref-filename="239SrcRegs">SrcRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col8 ref" href="#218MI" title='MI' data-ref="218MI" data-ref-filename="218MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1206">1206</th><td></td></tr>
<tr><th id="1207">1207</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(LoadSize % MaxNonSmrdLoadSize == <var>0</var>);</td></tr>
<tr><th id="1208">1208</th><td></td></tr>
<tr><th id="1209">1209</th><td>  <i>// RegBankSelect only emits scalar types, so we need to reset the pointer</i></td></tr>
<tr><th id="1210">1210</th><td><i>  // operand to a pointer type.</i></td></tr>
<tr><th id="1211">1211</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="240BasePtrReg" title='BasePtrReg' data-type='llvm::Register' data-ref="240BasePtrReg" data-ref-filename="240BasePtrReg">BasePtrReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#239SrcRegs" title='SrcRegs' data-ref="239SrcRegs" data-ref-filename="239SrcRegs">SrcRegs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="1212">1212</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="241PtrTy" title='PtrTy' data-type='llvm::LLT' data-ref="241PtrTy" data-ref-filename="241PtrTy">PtrTy</dfn> = <a class="local col0 ref" href="#220MRI" title='MRI' data-ref="220MRI" data-ref-filename="220MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col8 ref" href="#218MI" title='MI' data-ref="218MI" data-ref-filename="218MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1213">1213</th><td>  <a class="local col0 ref" href="#220MRI" title='MRI' data-ref="220MRI" data-ref-filename="220MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7setTypeENS_8RegisterENS_3LLTE" title='llvm::MachineRegisterInfo::setType' data-ref="_ZN4llvm19MachineRegisterInfo7setTypeENS_8RegisterENS_3LLTE" data-ref-filename="_ZN4llvm19MachineRegisterInfo7setTypeENS_8RegisterENS_3LLTE">setType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#240BasePtrReg" title='BasePtrReg' data-ref="240BasePtrReg" data-ref-filename="240BasePtrReg">BasePtrReg</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col1 ref" href="#241PtrTy" title='PtrTy' data-ref="241PtrTy" data-ref-filename="241PtrTy">PtrTy</a>);</td></tr>
<tr><th id="1214">1214</th><td></td></tr>
<tr><th id="1215">1215</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="242NumSplitParts" title='NumSplitParts' data-type='unsigned int' data-ref="242NumSplitParts" data-ref-filename="242NumSplitParts">NumSplitParts</dfn> = <a class="local col2 ref" href="#222LoadTy" title='LoadTy' data-ref="222LoadTy" data-ref-filename="222LoadTy">LoadTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() / <a class="local col4 ref" href="#224MaxNonSmrdLoadSize" title='MaxNonSmrdLoadSize' data-ref="224MaxNonSmrdLoadSize" data-ref-filename="224MaxNonSmrdLoadSize">MaxNonSmrdLoadSize</a>;</td></tr>
<tr><th id="1216">1216</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col3 decl" id="243LoadSplitTy" title='LoadSplitTy' data-type='const llvm::LLT' data-ref="243LoadSplitTy" data-ref-filename="243LoadSplitTy">LoadSplitTy</dfn> = <a class="local col2 ref" href="#222LoadTy" title='LoadTy' data-ref="222LoadTy" data-ref-filename="222LoadTy">LoadTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT6divideEi" title='llvm::LLT::divide' data-ref="_ZNK4llvm3LLT6divideEi" data-ref-filename="_ZNK4llvm3LLT6divideEi">divide</a>(<a class="local col2 ref" href="#242NumSplitParts" title='NumSplitParts' data-ref="242NumSplitParts" data-ref-filename="242NumSplitParts">NumSplitParts</a>);</td></tr>
<tr><th id="1217">1217</th><td>  <a class="tu type" href="#(anonymousnamespace)::ApplyRegBankMapping" title='(anonymous namespace)::ApplyRegBankMapping' data-ref="(anonymousnamespace)::ApplyRegBankMapping" data-ref-filename="(anonymousnamespace)..ApplyRegBankMapping">ApplyRegBankMapping</a> <dfn class="local col4 decl" id="244Observer" title='Observer' data-type='(anonymous namespace)::ApplyRegBankMapping' data-ref="244Observer" data-ref-filename="244Observer">Observer</dfn><a class="tu ref fn" href="#_ZN12_GLOBAL__N_119ApplyRegBankMappingC1ERKN4llvm22AMDGPURegisterBankInfoERNS1_19MachineRegisterInfoEPKNS1_12RegisterBankE" title='(anonymous namespace)::ApplyRegBankMapping::ApplyRegBankMapping' data-use='c' data-ref="_ZN12_GLOBAL__N_119ApplyRegBankMappingC1ERKN4llvm22AMDGPURegisterBankInfoERNS1_19MachineRegisterInfoEPKNS1_12RegisterBankE" data-ref-filename="_ZN12_GLOBAL__N_119ApplyRegBankMappingC1ERKN4llvm22AMDGPURegisterBankInfoERNS1_19MachineRegisterInfoEPKNS1_12RegisterBankE">(</a>*<b>this</b>, <a class="local col0 ref" href="#220MRI" title='MRI' data-ref="220MRI" data-ref-filename="220MRI">MRI</a>, &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBank" title='llvm::AMDGPU::VGPRRegBank' data-ref="llvm::AMDGPU::VGPRRegBank" data-ref-filename="llvm..AMDGPU..VGPRRegBank">VGPRRegBank</a>);</td></tr>
<tr><th id="1218">1218</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col5 decl" id="245B" title='B' data-type='llvm::MachineIRBuilder' data-ref="245B" data-ref-filename="245B">B</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrERNS_19GISelChangeObserverE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrERNS_19GISelChangeObserverE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrERNS_19GISelChangeObserverE">(</a><a class="local col8 ref" href="#218MI" title='MI' data-ref="218MI" data-ref-filename="218MI">MI</a>, <a class="local col4 ref" href="#244Observer" title='Observer' data-ref="244Observer" data-ref-filename="244Observer">Observer</a>);</td></tr>
<tr><th id="1219">1219</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#llvm::LegalizerHelper" title='llvm::LegalizerHelper' data-ref="llvm::LegalizerHelper" data-ref-filename="llvm..LegalizerHelper">LegalizerHelper</a> <dfn class="local col6 decl" id="246Helper" title='Helper' data-type='llvm::LegalizerHelper' data-ref="246Helper" data-ref-filename="246Helper">Helper</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#_ZN4llvm15LegalizerHelperC1ERNS_15MachineFunctionERNS_19GISelChangeObserverERNS_16MachineIRBuilderE" title='llvm::LegalizerHelper::LegalizerHelper' data-ref="_ZN4llvm15LegalizerHelperC1ERNS_15MachineFunctionERNS_19GISelChangeObserverERNS_16MachineIRBuilderE" data-ref-filename="_ZN4llvm15LegalizerHelperC1ERNS_15MachineFunctionERNS_19GISelChangeObserverERNS_16MachineIRBuilderE">(</a><a class="local col5 ref" href="#245B" title='B' data-ref="245B" data-ref-filename="245B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>(), <a class="local col4 ref" href="#244Observer" title='Observer' data-ref="244Observer" data-ref-filename="244Observer">Observer</a>, <a class="local col5 ref" href="#245B" title='B' data-ref="245B" data-ref-filename="245B">B</a>);</td></tr>
<tr><th id="1220">1220</th><td></td></tr>
<tr><th id="1221">1221</th><td>  <b>if</b> (<a class="local col2 ref" href="#222LoadTy" title='LoadTy' data-ref="222LoadTy" data-ref-filename="222LoadTy">LoadTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>()) {</td></tr>
<tr><th id="1222">1222</th><td>    <b>if</b> (<a class="local col6 ref" href="#246Helper" title='Helper' data-ref="246Helper" data-ref-filename="246Helper">Helper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#_ZN4llvm15LegalizerHelper19fewerElementsVectorERNS_12MachineInstrEjNS_3LLTE" title='llvm::LegalizerHelper::fewerElementsVector' data-ref="_ZN4llvm15LegalizerHelper19fewerElementsVectorERNS_12MachineInstrEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizerHelper19fewerElementsVectorERNS_12MachineInstrEjNS_3LLTE">fewerElementsVector</a>(<span class='refarg'><a class="local col8 ref" href="#218MI" title='MI' data-ref="218MI" data-ref-filename="218MI">MI</a></span>, <var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col3 ref" href="#243LoadSplitTy" title='LoadSplitTy' data-ref="243LoadSplitTy" data-ref-filename="243LoadSplitTy">LoadSplitTy</a>) != <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#llvm::LegalizerHelper" title='llvm::LegalizerHelper' data-ref="llvm::LegalizerHelper" data-ref-filename="llvm..LegalizerHelper">LegalizerHelper</a>::<a class="enum" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#llvm::LegalizerHelper::Legalized" title='llvm::LegalizerHelper::Legalized' data-ref="llvm::LegalizerHelper::Legalized" data-ref-filename="llvm..LegalizerHelper..Legalized">Legalized</a>)</td></tr>
<tr><th id="1223">1223</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1224">1224</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1225">1225</th><td>    <b>if</b> (<a class="local col6 ref" href="#246Helper" title='Helper' data-ref="246Helper" data-ref-filename="246Helper">Helper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#_ZN4llvm15LegalizerHelper12narrowScalarERNS_12MachineInstrEjNS_3LLTE" title='llvm::LegalizerHelper::narrowScalar' data-ref="_ZN4llvm15LegalizerHelper12narrowScalarERNS_12MachineInstrEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizerHelper12narrowScalarERNS_12MachineInstrEjNS_3LLTE">narrowScalar</a>(<span class='refarg'><a class="local col8 ref" href="#218MI" title='MI' data-ref="218MI" data-ref-filename="218MI">MI</a></span>, <var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col3 ref" href="#243LoadSplitTy" title='LoadSplitTy' data-ref="243LoadSplitTy" data-ref-filename="243LoadSplitTy">LoadSplitTy</a>) != <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#llvm::LegalizerHelper" title='llvm::LegalizerHelper' data-ref="llvm::LegalizerHelper" data-ref-filename="llvm..LegalizerHelper">LegalizerHelper</a>::<a class="enum" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#llvm::LegalizerHelper::Legalized" title='llvm::LegalizerHelper::Legalized' data-ref="llvm::LegalizerHelper::Legalized" data-ref-filename="llvm..LegalizerHelper..Legalized">Legalized</a>)</td></tr>
<tr><th id="1226">1226</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1227">1227</th><td>  }</td></tr>
<tr><th id="1228">1228</th><td></td></tr>
<tr><th id="1229">1229</th><td>  <a class="local col0 ref" href="#220MRI" title='MRI' data-ref="220MRI" data-ref-filename="220MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#221DstReg" title='DstReg' data-ref="221DstReg" data-ref-filename="221DstReg">DstReg</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBank" title='llvm::AMDGPU::VGPRRegBank' data-ref="llvm::AMDGPU::VGPRRegBank" data-ref-filename="llvm..AMDGPU..VGPRRegBank">VGPRRegBank</a>);</td></tr>
<tr><th id="1230">1230</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1231">1231</th><td>}</td></tr>
<tr><th id="1232">1232</th><td></td></tr>
<tr><th id="1233">1233</th><td><em>bool</em> <a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo" data-ref-filename="llvm..AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm22AMDGPURegisterBankInfo25applyMappingDynStackAllocERNS_12MachineInstrERKNS_16RegisterBankInfo14OperandsMapperERNS_19MachineRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::applyMappingDynStackAlloc' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo25applyMappingDynStackAllocERNS_12MachineInstrERKNS_16RegisterBankInfo14OperandsMapperERNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo25applyMappingDynStackAllocERNS_12MachineInstrERKNS_16RegisterBankInfo14OperandsMapperERNS_19MachineRegisterInfoE">applyMappingDynStackAlloc</dfn>(</td></tr>
<tr><th id="1234">1234</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="247MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="247MI" data-ref-filename="247MI">MI</dfn>,</td></tr>
<tr><th id="1235">1235</th><td>  <em>const</em> <a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo" data-ref-filename="llvm..AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper" title='llvm::RegisterBankInfo::OperandsMapper' data-ref="llvm::RegisterBankInfo::OperandsMapper" data-ref-filename="llvm..RegisterBankInfo..OperandsMapper">OperandsMapper</a> &amp;<dfn class="local col8 decl" id="248OpdMapper" title='OpdMapper' data-type='const AMDGPURegisterBankInfo::OperandsMapper &amp;' data-ref="248OpdMapper" data-ref-filename="248OpdMapper">OpdMapper</dfn>,</td></tr>
<tr><th id="1236">1236</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="249MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="249MRI" data-ref-filename="249MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1237">1237</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="250MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="250MF" data-ref-filename="250MF">MF</dfn> = *<a class="local col7 ref" href="#247MI" title='MI' data-ref="247MI" data-ref-filename="247MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZN4llvm12MachineInstr5getMFEv" data-ref-filename="_ZN4llvm12MachineInstr5getMFEv">getMF</a>();</td></tr>
<tr><th id="1238">1238</th><td>  <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col1 decl" id="251ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="251ST" data-ref-filename="251ST">ST</dfn> = <a class="local col0 ref" href="#250MF" title='MF' data-ref="250MF" data-ref-filename="250MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="1239">1239</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col2 decl" id="252TFI" title='TFI' data-type='const llvm::SIFrameLowering &amp;' data-ref="252TFI" data-ref-filename="252TFI">TFI</dfn> = *<a class="local col1 ref" href="#251ST" title='ST' data-ref="251ST" data-ref-filename="251ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget16getFrameLoweringEv" title='llvm::GCNSubtarget::getFrameLowering' data-ref="_ZNK4llvm12GCNSubtarget16getFrameLoweringEv" data-ref-filename="_ZNK4llvm12GCNSubtarget16getFrameLoweringEv">getFrameLowering</a>();</td></tr>
<tr><th id="1240">1240</th><td></td></tr>
<tr><th id="1241">1241</th><td>  <i>// Guard in case the stack growth direction ever changes with scratch</i></td></tr>
<tr><th id="1242">1242</th><td><i>  // instructions.</i></td></tr>
<tr><th id="1243">1243</th><td>  <b>if</b> (<a class="local col2 ref" href="#252TFI" title='TFI' data-ref="252TFI" data-ref-filename="252TFI">TFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#_ZNK4llvm19TargetFrameLowering23getStackGrowthDirectionEv" title='llvm::TargetFrameLowering::getStackGrowthDirection' data-ref="_ZNK4llvm19TargetFrameLowering23getStackGrowthDirectionEv" data-ref-filename="_ZNK4llvm19TargetFrameLowering23getStackGrowthDirectionEv">getStackGrowthDirection</a>() == <a class="type" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetFrameLowering" title='llvm::TargetFrameLowering' data-ref="llvm::TargetFrameLowering" data-ref-filename="llvm..TargetFrameLowering">TargetFrameLowering</a>::<a class="enum" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetFrameLowering::StackGrowsDown" title='llvm::TargetFrameLowering::StackGrowsDown' data-ref="llvm::TargetFrameLowering::StackGrowsDown" data-ref-filename="llvm..TargetFrameLowering..StackGrowsDown">StackGrowsDown</a>)</td></tr>
<tr><th id="1244">1244</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1245">1245</th><td></td></tr>
<tr><th id="1246">1246</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="253Dst" title='Dst' data-type='llvm::Register' data-ref="253Dst" data-ref-filename="253Dst">Dst</dfn> = <a class="local col7 ref" href="#247MI" title='MI' data-ref="247MI" data-ref-filename="247MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1247">1247</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="254AllocSize" title='AllocSize' data-type='llvm::Register' data-ref="254AllocSize" data-ref-filename="254AllocSize">AllocSize</dfn> = <a class="local col7 ref" href="#247MI" title='MI' data-ref="247MI" data-ref-filename="247MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1248">1248</th><td>  <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a> <dfn class="local col5 decl" id="255Alignment" title='Alignment' data-type='llvm::Align' data-ref="255Alignment" data-ref-filename="255Alignment">Alignment</dfn> = <a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm13assumeAlignedEm" title='llvm::assumeAligned' data-ref="_ZN4llvm13assumeAlignedEm" data-ref-filename="_ZN4llvm13assumeAlignedEm">assumeAligned</a>(<a class="local col7 ref" href="#247MI" title='MI' data-ref="247MI" data-ref-filename="247MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="1249">1249</th><td></td></tr>
<tr><th id="1250">1250</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col6 decl" id="256SizeBank" title='SizeBank' data-type='const llvm::RegisterBank *' data-ref="256SizeBank" data-ref-filename="256SizeBank">SizeBank</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#254AllocSize" title='AllocSize' data-ref="254AllocSize" data-ref-filename="254AllocSize">AllocSize</a>, <a class="local col9 ref" href="#249MRI" title='MRI' data-ref="249MRI" data-ref-filename="249MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="1251">1251</th><td></td></tr>
<tr><th id="1252">1252</th><td>  <i>// TODO: Need to emit a wave reduction to get the maximum size.</i></td></tr>
<tr><th id="1253">1253</th><td>  <b>if</b> (<a class="local col6 ref" href="#256SizeBank" title='SizeBank' data-ref="256SizeBank" data-ref-filename="256SizeBank">SizeBank</a> != &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a>)</td></tr>
<tr><th id="1254">1254</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1255">1255</th><td></td></tr>
<tr><th id="1256">1256</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col7 decl" id="257PtrTy" title='PtrTy' data-type='llvm::LLT' data-ref="257PtrTy" data-ref-filename="257PtrTy">PtrTy</dfn> = <a class="local col9 ref" href="#249MRI" title='MRI' data-ref="249MRI" data-ref-filename="249MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#253Dst" title='Dst' data-ref="253Dst" data-ref-filename="253Dst">Dst</a>);</td></tr>
<tr><th id="1257">1257</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col8 decl" id="258IntPtrTy" title='IntPtrTy' data-type='llvm::LLT' data-ref="258IntPtrTy" data-ref-filename="258IntPtrTy">IntPtrTy</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<a class="local col7 ref" href="#257PtrTy" title='PtrTy' data-ref="257PtrTy" data-ref-filename="257PtrTy">PtrTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>());</td></tr>
<tr><th id="1258">1258</th><td></td></tr>
<tr><th id="1259">1259</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col9 decl" id="259Info" title='Info' data-type='const llvm::SIMachineFunctionInfo *' data-ref="259Info" data-ref-filename="259Info">Info</dfn> = <a class="local col0 ref" href="#250MF" title='MF' data-ref="250MF" data-ref-filename="250MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZNK4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="1260">1260</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="260SPReg" title='SPReg' data-type='llvm::Register' data-ref="260SPReg" data-ref-filename="260SPReg">SPReg</dfn> = <a class="local col9 ref" href="#259Info" title='Info' data-ref="259Info" data-ref-filename="259Info">Info</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv" title='llvm::SIMachineFunctionInfo::getStackPtrOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv">getStackPtrOffsetReg</a>();</td></tr>
<tr><th id="1261">1261</th><td>  <a class="tu type" href="#(anonymousnamespace)::ApplyRegBankMapping" title='(anonymous namespace)::ApplyRegBankMapping' data-ref="(anonymousnamespace)::ApplyRegBankMapping" data-ref-filename="(anonymousnamespace)..ApplyRegBankMapping">ApplyRegBankMapping</a> <dfn class="local col1 decl" id="261ApplyBank" title='ApplyBank' data-type='(anonymous namespace)::ApplyRegBankMapping' data-ref="261ApplyBank" data-ref-filename="261ApplyBank">ApplyBank</dfn><a class="tu ref fn" href="#_ZN12_GLOBAL__N_119ApplyRegBankMappingC1ERKN4llvm22AMDGPURegisterBankInfoERNS1_19MachineRegisterInfoEPKNS1_12RegisterBankE" title='(anonymous namespace)::ApplyRegBankMapping::ApplyRegBankMapping' data-use='c' data-ref="_ZN12_GLOBAL__N_119ApplyRegBankMappingC1ERKN4llvm22AMDGPURegisterBankInfoERNS1_19MachineRegisterInfoEPKNS1_12RegisterBankE" data-ref-filename="_ZN12_GLOBAL__N_119ApplyRegBankMappingC1ERKN4llvm22AMDGPURegisterBankInfoERNS1_19MachineRegisterInfoEPKNS1_12RegisterBankE">(</a>*<b>this</b>, <a class="local col9 ref" href="#249MRI" title='MRI' data-ref="249MRI" data-ref-filename="249MRI">MRI</a>, &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a>);</td></tr>
<tr><th id="1262">1262</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col2 decl" id="262B" title='B' data-type='llvm::MachineIRBuilder' data-ref="262B" data-ref-filename="262B">B</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrERNS_19GISelChangeObserverE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrERNS_19GISelChangeObserverE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrERNS_19GISelChangeObserverE">(</a><a class="local col7 ref" href="#247MI" title='MI' data-ref="247MI" data-ref-filename="247MI">MI</a>, <a class="local col1 ref" href="#261ApplyBank" title='ApplyBank' data-ref="261ApplyBank" data-ref-filename="261ApplyBank">ApplyBank</a>);</td></tr>
<tr><th id="1263">1263</th><td></td></tr>
<tr><th id="1264">1264</th><td>  <em>auto</em> <dfn class="local col3 decl" id="263WaveSize" title='WaveSize' data-type='llvm::MachineInstrBuilder' data-ref="263WaveSize" data-ref-filename="263WaveSize">WaveSize</dfn> = <a class="local col2 ref" href="#262B" title='B' data-ref="262B" data-ref-filename="262B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>), <a class="local col1 ref" href="#251ST" title='ST' data-ref="251ST" data-ref-filename="251ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget20getWavefrontSizeLog2Ev" title='llvm::AMDGPUSubtarget::getWavefrontSizeLog2' data-ref="_ZNK4llvm15AMDGPUSubtarget20getWavefrontSizeLog2Ev" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget20getWavefrontSizeLog2Ev">getWavefrontSizeLog2</a>());</td></tr>
<tr><th id="1265">1265</th><td>  <em>auto</em> <dfn class="local col4 decl" id="264ScaledSize" title='ScaledSize' data-type='llvm::MachineInstrBuilder' data-ref="264ScaledSize" data-ref-filename="264ScaledSize">ScaledSize</dfn> = <a class="local col2 ref" href="#262B" title='B' data-ref="262B" data-ref-filename="262B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildShlERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildShl' data-ref="_ZN4llvm16MachineIRBuilder8buildShlERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildShlERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildShl</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col8 ref" href="#258IntPtrTy" title='IntPtrTy' data-ref="258IntPtrTy" data-ref-filename="258IntPtrTy">IntPtrTy</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col4 ref" href="#254AllocSize" title='AllocSize' data-ref="254AllocSize" data-ref-filename="254AllocSize">AllocSize</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col3 ref" href="#263WaveSize" title='WaveSize' data-ref="263WaveSize" data-ref-filename="263WaveSize">WaveSize</a>);</td></tr>
<tr><th id="1266">1266</th><td></td></tr>
<tr><th id="1267">1267</th><td>  <em>auto</em> <dfn class="local col5 decl" id="265SPCopy" title='SPCopy' data-type='llvm::MachineInstrBuilder' data-ref="265SPCopy" data-ref-filename="265SPCopy">SPCopy</dfn> = <a class="local col2 ref" href="#262B" title='B' data-ref="262B" data-ref-filename="262B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#257PtrTy" title='PtrTy' data-ref="257PtrTy" data-ref-filename="257PtrTy">PtrTy</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col0 ref" href="#260SPReg" title='SPReg' data-ref="260SPReg" data-ref-filename="260SPReg">SPReg</a>);</td></tr>
<tr><th id="1268">1268</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1ERKS0_" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1ERKS0_" data-ref-filename="_ZN4llvm5AlignC1ERKS0_"></a><a class="local col5 ref" href="#255Alignment" title='Alignment' data-ref="255Alignment" data-ref-filename="255Alignment">Alignment</a> <a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvmgtENS_5AlignES0_" title='llvm::operator&gt;' data-ref="_ZN4llvmgtENS_5AlignES0_" data-ref-filename="_ZN4llvmgtENS_5AlignES0_">&gt;</a> <a class="local col2 ref" href="#252TFI" title='TFI' data-ref="252TFI" data-ref-filename="252TFI">TFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#_ZNK4llvm19TargetFrameLowering13getStackAlignEv" title='llvm::TargetFrameLowering::getStackAlign' data-ref="_ZNK4llvm19TargetFrameLowering13getStackAlignEv" data-ref-filename="_ZNK4llvm19TargetFrameLowering13getStackAlignEv">getStackAlign</a>()) {</td></tr>
<tr><th id="1269">1269</th><td>    <em>auto</em> <dfn class="local col6 decl" id="266PtrAdd" title='PtrAdd' data-type='llvm::MachineInstrBuilder' data-ref="266PtrAdd" data-ref-filename="266PtrAdd">PtrAdd</dfn> = <a class="local col2 ref" href="#262B" title='B' data-ref="262B" data-ref-filename="262B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildPtrAddERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildPtrAdd' data-ref="_ZN4llvm16MachineIRBuilder11buildPtrAddERKNS_5DstOpERKNS_5SrcOpES6_" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildPtrAddERKNS_5DstOpERKNS_5SrcOpES6_">buildPtrAdd</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#257PtrTy" title='PtrTy' data-ref="257PtrTy" data-ref-filename="257PtrTy">PtrTy</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col5 ref" href="#265SPCopy" title='SPCopy' data-ref="265SPCopy" data-ref-filename="265SPCopy">SPCopy</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col4 ref" href="#264ScaledSize" title='ScaledSize' data-ref="264ScaledSize" data-ref-filename="264ScaledSize">ScaledSize</a>);</td></tr>
<tr><th id="1270">1270</th><td>    <a class="local col2 ref" href="#262B" title='B' data-ref="262B" data-ref-filename="262B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder19buildMaskLowPtrBitsERKNS_5DstOpERKNS_5SrcOpEj" title='llvm::MachineIRBuilder::buildMaskLowPtrBits' data-ref="_ZN4llvm16MachineIRBuilder19buildMaskLowPtrBitsERKNS_5DstOpERKNS_5SrcOpEj" data-ref-filename="_ZN4llvm16MachineIRBuilder19buildMaskLowPtrBitsERKNS_5DstOpERKNS_5SrcOpEj">buildMaskLowPtrBits</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#253Dst" title='Dst' data-ref="253Dst" data-ref-filename="253Dst">Dst</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col6 ref" href="#266PtrAdd" title='PtrAdd' data-ref="266PtrAdd" data-ref-filename="266PtrAdd">PtrAdd</a>,</td></tr>
<tr><th id="1271">1271</th><td>                          <a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm4Log2ENS_5AlignE" title='llvm::Log2' data-ref="_ZN4llvm4Log2ENS_5AlignE" data-ref-filename="_ZN4llvm4Log2ENS_5AlignE">Log2</a>(<a class="ref fn fake" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1ERKS0_" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1ERKS0_" data-ref-filename="_ZN4llvm5AlignC1ERKS0_"></a><a class="local col5 ref" href="#255Alignment" title='Alignment' data-ref="255Alignment" data-ref-filename="255Alignment">Alignment</a>) + <a class="local col1 ref" href="#251ST" title='ST' data-ref="251ST" data-ref-filename="251ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget20getWavefrontSizeLog2Ev" title='llvm::AMDGPUSubtarget::getWavefrontSizeLog2' data-ref="_ZNK4llvm15AMDGPUSubtarget20getWavefrontSizeLog2Ev" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget20getWavefrontSizeLog2Ev">getWavefrontSizeLog2</a>());</td></tr>
<tr><th id="1272">1272</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1273">1273</th><td>    <a class="local col2 ref" href="#262B" title='B' data-ref="262B" data-ref-filename="262B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildPtrAddERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildPtrAdd' data-ref="_ZN4llvm16MachineIRBuilder11buildPtrAddERKNS_5DstOpERKNS_5SrcOpES6_" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildPtrAddERKNS_5DstOpERKNS_5SrcOpES6_">buildPtrAdd</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#253Dst" title='Dst' data-ref="253Dst" data-ref-filename="253Dst">Dst</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col5 ref" href="#265SPCopy" title='SPCopy' data-ref="265SPCopy" data-ref-filename="265SPCopy">SPCopy</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col4 ref" href="#264ScaledSize" title='ScaledSize' data-ref="264ScaledSize" data-ref-filename="264ScaledSize">ScaledSize</a>);</td></tr>
<tr><th id="1274">1274</th><td>  }</td></tr>
<tr><th id="1275">1275</th><td></td></tr>
<tr><th id="1276">1276</th><td>  <a class="local col7 ref" href="#247MI" title='MI' data-ref="247MI" data-ref-filename="247MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1277">1277</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1278">1278</th><td>}</td></tr>
<tr><th id="1279">1279</th><td></td></tr>
<tr><th id="1280">1280</th><td><em>bool</em> <a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo" data-ref-filename="llvm..AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm22AMDGPURegisterBankInfo17applyMappingImageERNS_12MachineInstrERKNS_16RegisterBankInfo14OperandsMapperERNS_19MachineRegisterInfoEi" title='llvm::AMDGPURegisterBankInfo::applyMappingImage' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo17applyMappingImageERNS_12MachineInstrERKNS_16RegisterBankInfo14OperandsMapperERNS_19MachineRegisterInfoEi" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo17applyMappingImageERNS_12MachineInstrERKNS_16RegisterBankInfo14OperandsMapperERNS_19MachineRegisterInfoEi">applyMappingImage</dfn>(</td></tr>
<tr><th id="1281">1281</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="267MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="267MI" data-ref-filename="267MI">MI</dfn>, <em>const</em> <a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo" data-ref-filename="llvm..AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper" title='llvm::RegisterBankInfo::OperandsMapper' data-ref="llvm::RegisterBankInfo::OperandsMapper" data-ref-filename="llvm..RegisterBankInfo..OperandsMapper">OperandsMapper</a> &amp;<dfn class="local col8 decl" id="268OpdMapper" title='OpdMapper' data-type='const AMDGPURegisterBankInfo::OperandsMapper &amp;' data-ref="268OpdMapper" data-ref-filename="268OpdMapper">OpdMapper</dfn>,</td></tr>
<tr><th id="1282">1282</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="269MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="269MRI" data-ref-filename="269MRI">MRI</dfn>, <em>int</em> <dfn class="local col0 decl" id="270RsrcIdx" title='RsrcIdx' data-type='int' data-ref="270RsrcIdx" data-ref-filename="270RsrcIdx">RsrcIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="1283">1283</th><td>  <em>const</em> <em>int</em> <dfn class="local col1 decl" id="271NumDefs" title='NumDefs' data-type='const int' data-ref="271NumDefs" data-ref-filename="271NumDefs">NumDefs</dfn> = <a class="local col7 ref" href="#267MI" title='MI' data-ref="267MI" data-ref-filename="267MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr18getNumExplicitDefsEv" title='llvm::MachineInstr::getNumExplicitDefs' data-ref="_ZNK4llvm12MachineInstr18getNumExplicitDefsEv" data-ref-filename="_ZNK4llvm12MachineInstr18getNumExplicitDefsEv">getNumExplicitDefs</a>();</td></tr>
<tr><th id="1284">1284</th><td></td></tr>
<tr><th id="1285">1285</th><td>  <i>// The reported argument index is relative to the IR intrinsic call arguments,</i></td></tr>
<tr><th id="1286">1286</th><td><i>  // so we need to shift by the number of defs and the intrinsic ID.</i></td></tr>
<tr><th id="1287">1287</th><td>  <a class="local col0 ref" href="#270RsrcIdx" title='RsrcIdx' data-ref="270RsrcIdx" data-ref-filename="270RsrcIdx">RsrcIdx</a> += <a class="local col1 ref" href="#271NumDefs" title='NumDefs' data-ref="271NumDefs" data-ref-filename="271NumDefs">NumDefs</a> + <var>1</var>;</td></tr>
<tr><th id="1288">1288</th><td></td></tr>
<tr><th id="1289">1289</th><td>  <i>// Insert copies to VGPR arguments.</i></td></tr>
<tr><th id="1290">1290</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo19applyDefaultMappingERKNS0_14OperandsMapperE" title='llvm::RegisterBankInfo::applyDefaultMapping' data-ref="_ZN4llvm16RegisterBankInfo19applyDefaultMappingERKNS0_14OperandsMapperE" data-ref-filename="_ZN4llvm16RegisterBankInfo19applyDefaultMappingERKNS0_14OperandsMapperE">applyDefaultMapping</a>(<a class="local col8 ref" href="#268OpdMapper" title='OpdMapper' data-ref="268OpdMapper" data-ref-filename="268OpdMapper">OpdMapper</a>);</td></tr>
<tr><th id="1291">1291</th><td></td></tr>
<tr><th id="1292">1292</th><td>  <i>// Fixup any SGPR arguments.</i></td></tr>
<tr><th id="1293">1293</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="272SGPRIndexes" title='SGPRIndexes' data-type='SmallVector&lt;unsigned int, 4&gt;' data-ref="272SGPRIndexes" data-ref-filename="272SGPRIndexes">SGPRIndexes</dfn>;</td></tr>
<tr><th id="1294">1294</th><td>  <b>for</b> (<em>int</em> <dfn class="local col3 decl" id="273I" title='I' data-type='int' data-ref="273I" data-ref-filename="273I">I</dfn> = <a class="local col1 ref" href="#271NumDefs" title='NumDefs' data-ref="271NumDefs" data-ref-filename="271NumDefs">NumDefs</a>, <dfn class="local col4 decl" id="274NumOps" title='NumOps' data-type='int' data-ref="274NumOps" data-ref-filename="274NumOps">NumOps</dfn> = <a class="local col7 ref" href="#267MI" title='MI' data-ref="267MI" data-ref-filename="267MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col3 ref" href="#273I" title='I' data-ref="273I" data-ref-filename="273I">I</a> != <a class="local col4 ref" href="#274NumOps" title='NumOps' data-ref="274NumOps" data-ref-filename="274NumOps">NumOps</a>; ++<a class="local col3 ref" href="#273I" title='I' data-ref="273I" data-ref-filename="273I">I</a>) {</td></tr>
<tr><th id="1295">1295</th><td>    <b>if</b> (!<a class="local col7 ref" href="#267MI" title='MI' data-ref="267MI" data-ref-filename="267MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#273I" title='I' data-ref="273I" data-ref-filename="273I">I</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="1296">1296</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1297">1297</th><td></td></tr>
<tr><th id="1298">1298</th><td>    <i>// If this intrinsic has a sampler, it immediately follows rsrc.</i></td></tr>
<tr><th id="1299">1299</th><td>    <b>if</b> (<a class="local col3 ref" href="#273I" title='I' data-ref="273I" data-ref-filename="273I">I</a> == <a class="local col0 ref" href="#270RsrcIdx" title='RsrcIdx' data-ref="270RsrcIdx" data-ref-filename="270RsrcIdx">RsrcIdx</a> || <a class="local col3 ref" href="#273I" title='I' data-ref="273I" data-ref-filename="273I">I</a> == <a class="local col0 ref" href="#270RsrcIdx" title='RsrcIdx' data-ref="270RsrcIdx" data-ref-filename="270RsrcIdx">RsrcIdx</a> + <var>1</var>)</td></tr>
<tr><th id="1300">1300</th><td>      <a class="local col2 ref" href="#272SGPRIndexes" title='SGPRIndexes' data-ref="272SGPRIndexes" data-ref-filename="272SGPRIndexes">SGPRIndexes</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col3 ref" href="#273I" title='I' data-ref="273I" data-ref-filename="273I">I</a>);</td></tr>
<tr><th id="1301">1301</th><td>  }</td></tr>
<tr><th id="1302">1302</th><td></td></tr>
<tr><th id="1303">1303</th><td>  <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE" title='llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE">executeInWaterfallLoop</a>(<span class='refarg'><a class="local col7 ref" href="#267MI" title='MI' data-ref="267MI" data-ref-filename="267MI">MI</a></span>, <span class='refarg'><a class="local col9 ref" href="#269MRI" title='MRI' data-ref="269MRI" data-ref-filename="269MRI">MRI</a></span>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col2 ref" href="#272SGPRIndexes" title='SGPRIndexes' data-ref="272SGPRIndexes" data-ref-filename="272SGPRIndexes">SGPRIndexes</a>);</td></tr>
<tr><th id="1304">1304</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1305">1305</th><td>}</td></tr>
<tr><th id="1306">1306</th><td></td></tr>
<tr><th id="1307">1307</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="tu decl def fn" id="_ZL23getSrcRegIgnoringCopiesRKN4llvm19MachineRegisterInfoENS_8RegisterE" title='getSrcRegIgnoringCopies' data-type='llvm::Register getSrcRegIgnoringCopies(const llvm::MachineRegisterInfo &amp; MRI, llvm::Register Reg)' data-ref="_ZL23getSrcRegIgnoringCopiesRKN4llvm19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZL23getSrcRegIgnoringCopiesRKN4llvm19MachineRegisterInfoENS_8RegisterE">getSrcRegIgnoringCopies</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="275MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="275MRI" data-ref-filename="275MRI">MRI</dfn>,</td></tr>
<tr><th id="1308">1308</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="276Reg" title='Reg' data-type='llvm::Register' data-ref="276Reg" data-ref-filename="276Reg">Reg</dfn>) {</td></tr>
<tr><th id="1309">1309</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="277Def" title='Def' data-type='llvm::MachineInstr *' data-ref="277Def" data-ref-filename="277Def">Def</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getDefIgnoringCopies' data-ref="_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE">getDefIgnoringCopies</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#276Reg" title='Reg' data-ref="276Reg" data-ref-filename="276Reg">Reg</a>, <a class="local col5 ref" href="#275MRI" title='MRI' data-ref="275MRI" data-ref-filename="275MRI">MRI</a>);</td></tr>
<tr><th id="1310">1310</th><td>  <b>if</b> (!<a class="local col7 ref" href="#277Def" title='Def' data-ref="277Def" data-ref-filename="277Def">Def</a>)</td></tr>
<tr><th id="1311">1311</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1EOS0_" data-ref-filename="_ZN4llvm8RegisterC1EOS0_"></a><a class="local col6 ref" href="#276Reg" title='Reg' data-ref="276Reg" data-ref-filename="276Reg">Reg</a>;</td></tr>
<tr><th id="1312">1312</th><td></td></tr>
<tr><th id="1313">1313</th><td>  <i>// TODO: Guard against this being an implicit def</i></td></tr>
<tr><th id="1314">1314</th><td>  <b>return</b> <a class="local col7 ref" href="#277Def" title='Def' data-ref="277Def" data-ref-filename="277Def">Def</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1315">1315</th><td>}</td></tr>
<tr><th id="1316">1316</th><td></td></tr>
<tr><th id="1317">1317</th><td><i  data-doc="_ZL16setBufferOffsetsRN4llvm16MachineIRBuilderERKNS_22AMDGPURegisterBankInfoENS_8RegisterERS5_S6_RlNS_5AlignE">// Analyze a combined offset from an llvm.amdgcn.s.buffer intrinsic and store</i></td></tr>
<tr><th id="1318">1318</th><td><i  data-doc="_ZL16setBufferOffsetsRN4llvm16MachineIRBuilderERKNS_22AMDGPURegisterBankInfoENS_8RegisterERS5_S6_RlNS_5AlignE">// the three offsets (voffset, soffset and instoffset)</i></td></tr>
<tr><th id="1319">1319</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL16setBufferOffsetsRN4llvm16MachineIRBuilderERKNS_22AMDGPURegisterBankInfoENS_8RegisterERS5_S6_RlNS_5AlignE" title='setBufferOffsets' data-type='unsigned int setBufferOffsets(llvm::MachineIRBuilder &amp; B, const llvm::AMDGPURegisterBankInfo &amp; RBI, llvm::Register CombinedOffset, llvm::Register &amp; VOffsetReg, llvm::Register &amp; SOffsetReg, int64_t &amp; InstOffsetVal, llvm::Align Alignment)' data-ref="_ZL16setBufferOffsetsRN4llvm16MachineIRBuilderERKNS_22AMDGPURegisterBankInfoENS_8RegisterERS5_S6_RlNS_5AlignE" data-ref-filename="_ZL16setBufferOffsetsRN4llvm16MachineIRBuilderERKNS_22AMDGPURegisterBankInfoENS_8RegisterERS5_S6_RlNS_5AlignE">setBufferOffsets</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col8 decl" id="278B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="278B" data-ref-filename="278B">B</dfn>,</td></tr>
<tr><th id="1320">1320</th><td>                                 <em>const</em> <a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo" data-ref-filename="llvm..AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a> &amp;<dfn class="local col9 decl" id="279RBI" title='RBI' data-type='const llvm::AMDGPURegisterBankInfo &amp;' data-ref="279RBI" data-ref-filename="279RBI">RBI</dfn>,</td></tr>
<tr><th id="1321">1321</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="280CombinedOffset" title='CombinedOffset' data-type='llvm::Register' data-ref="280CombinedOffset" data-ref-filename="280CombinedOffset">CombinedOffset</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col1 decl" id="281VOffsetReg" title='VOffsetReg' data-type='llvm::Register &amp;' data-ref="281VOffsetReg" data-ref-filename="281VOffsetReg">VOffsetReg</dfn>,</td></tr>
<tr><th id="1322">1322</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col2 decl" id="282SOffsetReg" title='SOffsetReg' data-type='llvm::Register &amp;' data-ref="282SOffsetReg" data-ref-filename="282SOffsetReg">SOffsetReg</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col3 decl" id="283InstOffsetVal" title='InstOffsetVal' data-type='int64_t &amp;' data-ref="283InstOffsetVal" data-ref-filename="283InstOffsetVal">InstOffsetVal</dfn>,</td></tr>
<tr><th id="1323">1323</th><td>                                 <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a> <dfn class="local col4 decl" id="284Alignment" title='Alignment' data-type='llvm::Align' data-ref="284Alignment" data-ref-filename="284Alignment">Alignment</dfn>) {</td></tr>
<tr><th id="1324">1324</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col5 decl" id="285S32" title='S32' data-type='const llvm::LLT' data-ref="285S32" data-ref-filename="285S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="1325">1325</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col6 decl" id="286MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="286MRI" data-ref-filename="286MRI">MRI</dfn> = <a class="local col8 ref" href="#278B" title='B' data-ref="278B" data-ref-filename="278B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>();</td></tr>
<tr><th id="1326">1326</th><td></td></tr>
<tr><th id="1327">1327</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><dfn class="local col7 decl" id="287Imm" title='Imm' data-type='Optional&lt;int64_t&gt;' data-ref="287Imm" data-ref-filename="287Imm"><a class="local col7 ref" href="#287Imm" title='Imm' data-ref="287Imm" data-ref-filename="287Imm">Imm</a></dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm22getConstantVRegSExtValENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getConstantVRegSExtVal' data-ref="_ZN4llvm22getConstantVRegSExtValENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm22getConstantVRegSExtValENS_8RegisterERKNS_19MachineRegisterInfoE">getConstantVRegSExtVal</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#280CombinedOffset" title='CombinedOffset' data-ref="280CombinedOffset" data-ref-filename="280CombinedOffset">CombinedOffset</a>, *<a class="local col6 ref" href="#286MRI" title='MRI' data-ref="286MRI" data-ref-filename="286MRI">MRI</a>)) {</td></tr>
<tr><th id="1328">1328</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col8 decl" id="288SOffset" title='SOffset' data-type='uint32_t' data-ref="288SOffset" data-ref-filename="288SOffset">SOffset</dfn>, <dfn class="local col9 decl" id="289ImmOffset" title='ImmOffset' data-type='uint32_t' data-ref="289ImmOffset" data-ref-filename="289ImmOffset">ImmOffset</dfn>;</td></tr>
<tr><th id="1329">1329</th><td>    <b>if</b> (<span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU16splitMUBUFOffsetEjRjS1_PKNS_12GCNSubtargetENS_5AlignE" title='llvm::AMDGPU::splitMUBUFOffset' data-ref="_ZN4llvm6AMDGPU16splitMUBUFOffsetEjRjS1_PKNS_12GCNSubtargetENS_5AlignE" data-ref-filename="_ZN4llvm6AMDGPU16splitMUBUFOffsetEjRjS1_PKNS_12GCNSubtargetENS_5AlignE">splitMUBUFOffset</a>(<a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col7 ref" href="#287Imm" title='Imm' data-ref="287Imm" data-ref-filename="287Imm">Imm</a>, <span class='refarg'><a class="local col8 ref" href="#288SOffset" title='SOffset' data-ref="288SOffset" data-ref-filename="288SOffset">SOffset</a></span>, <span class='refarg'><a class="local col9 ref" href="#289ImmOffset" title='ImmOffset' data-ref="289ImmOffset" data-ref-filename="289ImmOffset">ImmOffset</a></span>, &amp;<a class="local col9 ref" href="#279RBI" title='RBI' data-ref="279RBI" data-ref-filename="279RBI">RBI</a>.<a class="ref field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::Subtarget" title='llvm::AMDGPURegisterBankInfo::Subtarget' data-ref="llvm::AMDGPURegisterBankInfo::Subtarget" data-ref-filename="llvm..AMDGPURegisterBankInfo..Subtarget">Subtarget</a>,</td></tr>
<tr><th id="1330">1330</th><td>                                 <a class="ref fn fake" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1ERKS0_" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1ERKS0_" data-ref-filename="_ZN4llvm5AlignC1ERKS0_"></a><a class="local col4 ref" href="#284Alignment" title='Alignment' data-ref="284Alignment" data-ref-filename="284Alignment">Alignment</a>)) {</td></tr>
<tr><th id="1331">1331</th><td>      <a class="local col1 ref" href="#281VOffsetReg" title='VOffsetReg' data-ref="281VOffsetReg" data-ref-filename="281VOffsetReg">VOffsetReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col8 ref" href="#278B" title='B' data-ref="278B" data-ref-filename="278B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#285S32" title='S32' data-ref="285S32" data-ref-filename="285S32">S32</a>, <var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="1332">1332</th><td>      <a class="local col2 ref" href="#282SOffsetReg" title='SOffsetReg' data-ref="282SOffsetReg" data-ref-filename="282SOffsetReg">SOffsetReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col8 ref" href="#278B" title='B' data-ref="278B" data-ref-filename="278B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#285S32" title='S32' data-ref="285S32" data-ref-filename="285S32">S32</a>, <a class="local col8 ref" href="#288SOffset" title='SOffset' data-ref="288SOffset" data-ref-filename="288SOffset">SOffset</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="1333">1333</th><td>      <a class="local col3 ref" href="#283InstOffsetVal" title='InstOffsetVal' data-ref="283InstOffsetVal" data-ref-filename="283InstOffsetVal">InstOffsetVal</a> = <a class="local col9 ref" href="#289ImmOffset" title='ImmOffset' data-ref="289ImmOffset" data-ref-filename="289ImmOffset">ImmOffset</a>;</td></tr>
<tr><th id="1334">1334</th><td></td></tr>
<tr><th id="1335">1335</th><td>      <a class="local col8 ref" href="#278B" title='B' data-ref="278B" data-ref-filename="278B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#281VOffsetReg" title='VOffsetReg' data-ref="281VOffsetReg" data-ref-filename="281VOffsetReg">VOffsetReg</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBank" title='llvm::AMDGPU::VGPRRegBank' data-ref="llvm::AMDGPU::VGPRRegBank" data-ref-filename="llvm..AMDGPU..VGPRRegBank">VGPRRegBank</a>);</td></tr>
<tr><th id="1336">1336</th><td>      <a class="local col8 ref" href="#278B" title='B' data-ref="278B" data-ref-filename="278B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#282SOffsetReg" title='SOffsetReg' data-ref="282SOffsetReg" data-ref-filename="282SOffsetReg">SOffsetReg</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a>);</td></tr>
<tr><th id="1337">1337</th><td>      <b>return</b> <a class="local col8 ref" href="#288SOffset" title='SOffset' data-ref="288SOffset" data-ref-filename="288SOffset">SOffset</a> + <a class="local col9 ref" href="#289ImmOffset" title='ImmOffset' data-ref="289ImmOffset" data-ref-filename="289ImmOffset">ImmOffset</a>;</td></tr>
<tr><th id="1338">1338</th><td>    }</td></tr>
<tr><th id="1339">1339</th><td>  }</td></tr>
<tr><th id="1340">1340</th><td></td></tr>
<tr><th id="1341">1341</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col0 decl" id="290Base" title='Base' data-type='llvm::Register' data-ref="290Base" data-ref-filename="290Base">Base</dfn>;</td></tr>
<tr><th id="1342">1342</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="291Offset" title='Offset' data-type='unsigned int' data-ref="291Offset" data-ref-filename="291Offset">Offset</dfn>;</td></tr>
<tr><th id="1343">1343</th><td></td></tr>
<tr><th id="1344">1344</th><td>  <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col0 ref" href="#290Base" title='Base' data-ref="290Base" data-ref-filename="290Base">Base</a></span>, <span class='refarg'><a class="local col1 ref" href="#291Offset" title='Offset' data-ref="291Offset" data-ref-filename="291Offset">Offset</a></span>) <span class='ref fn' title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E">=</span></td></tr>
<tr><th id="1345">1345</th><td>      <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGlobalISelUtils.h.html#_ZN4llvm6AMDGPU25getBaseWithConstantOffsetERNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::AMDGPU::getBaseWithConstantOffset' data-ref="_ZN4llvm6AMDGPU25getBaseWithConstantOffsetERNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZN4llvm6AMDGPU25getBaseWithConstantOffsetERNS_19MachineRegisterInfoENS_8RegisterE">getBaseWithConstantOffset</a>(<span class='refarg'>*<a class="local col6 ref" href="#286MRI" title='MRI' data-ref="286MRI" data-ref-filename="286MRI">MRI</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#280CombinedOffset" title='CombinedOffset' data-ref="280CombinedOffset" data-ref-filename="280CombinedOffset">CombinedOffset</a>);</td></tr>
<tr><th id="1346">1346</th><td></td></tr>
<tr><th id="1347">1347</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col2 decl" id="292SOffset" title='SOffset' data-type='uint32_t' data-ref="292SOffset" data-ref-filename="292SOffset">SOffset</dfn>, <dfn class="local col3 decl" id="293ImmOffset" title='ImmOffset' data-type='uint32_t' data-ref="293ImmOffset" data-ref-filename="293ImmOffset">ImmOffset</dfn>;</td></tr>
<tr><th id="1348">1348</th><td>  <b>if</b> (<a class="local col1 ref" href="#291Offset" title='Offset' data-ref="291Offset" data-ref-filename="291Offset">Offset</a> &gt; <var>0</var> &amp;&amp; <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU16splitMUBUFOffsetEjRjS1_PKNS_12GCNSubtargetENS_5AlignE" title='llvm::AMDGPU::splitMUBUFOffset' data-ref="_ZN4llvm6AMDGPU16splitMUBUFOffsetEjRjS1_PKNS_12GCNSubtargetENS_5AlignE" data-ref-filename="_ZN4llvm6AMDGPU16splitMUBUFOffsetEjRjS1_PKNS_12GCNSubtargetENS_5AlignE">splitMUBUFOffset</a>(<a class="local col1 ref" href="#291Offset" title='Offset' data-ref="291Offset" data-ref-filename="291Offset">Offset</a>, <span class='refarg'><a class="local col2 ref" href="#292SOffset" title='SOffset' data-ref="292SOffset" data-ref-filename="292SOffset">SOffset</a></span>, <span class='refarg'><a class="local col3 ref" href="#293ImmOffset" title='ImmOffset' data-ref="293ImmOffset" data-ref-filename="293ImmOffset">ImmOffset</a></span>,</td></tr>
<tr><th id="1349">1349</th><td>                                             &amp;<a class="local col9 ref" href="#279RBI" title='RBI' data-ref="279RBI" data-ref-filename="279RBI">RBI</a>.<a class="ref field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::Subtarget" title='llvm::AMDGPURegisterBankInfo::Subtarget' data-ref="llvm::AMDGPURegisterBankInfo::Subtarget" data-ref-filename="llvm..AMDGPURegisterBankInfo..Subtarget">Subtarget</a>, <a class="ref fn fake" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1ERKS0_" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1ERKS0_" data-ref-filename="_ZN4llvm5AlignC1ERKS0_"></a><a class="local col4 ref" href="#284Alignment" title='Alignment' data-ref="284Alignment" data-ref-filename="284Alignment">Alignment</a>)) {</td></tr>
<tr><th id="1350">1350</th><td>    <b>if</b> (<a class="local col9 ref" href="#279RBI" title='RBI' data-ref="279RBI" data-ref-filename="279RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#290Base" title='Base' data-ref="290Base" data-ref-filename="290Base">Base</a>, *<a class="local col6 ref" href="#286MRI" title='MRI' data-ref="286MRI" data-ref-filename="286MRI">MRI</a>, *<a class="local col9 ref" href="#279RBI" title='RBI' data-ref="279RBI" data-ref-filename="279RBI">RBI</a>.<a class="ref field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>) == &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBank" title='llvm::AMDGPU::VGPRRegBank' data-ref="llvm::AMDGPU::VGPRRegBank" data-ref-filename="llvm..AMDGPU..VGPRRegBank">VGPRRegBank</a>) {</td></tr>
<tr><th id="1351">1351</th><td>      <a class="local col1 ref" href="#281VOffsetReg" title='VOffsetReg' data-ref="281VOffsetReg" data-ref-filename="281VOffsetReg">VOffsetReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col0 ref" href="#290Base" title='Base' data-ref="290Base" data-ref-filename="290Base">Base</a>;</td></tr>
<tr><th id="1352">1352</th><td>      <a class="local col2 ref" href="#282SOffsetReg" title='SOffsetReg' data-ref="282SOffsetReg" data-ref-filename="282SOffsetReg">SOffsetReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col8 ref" href="#278B" title='B' data-ref="278B" data-ref-filename="278B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#285S32" title='S32' data-ref="285S32" data-ref-filename="285S32">S32</a>, <a class="local col2 ref" href="#292SOffset" title='SOffset' data-ref="292SOffset" data-ref-filename="292SOffset">SOffset</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="1353">1353</th><td>      <a class="local col8 ref" href="#278B" title='B' data-ref="278B" data-ref-filename="278B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#282SOffsetReg" title='SOffsetReg' data-ref="282SOffsetReg" data-ref-filename="282SOffsetReg">SOffsetReg</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a>);</td></tr>
<tr><th id="1354">1354</th><td>      <a class="local col3 ref" href="#283InstOffsetVal" title='InstOffsetVal' data-ref="283InstOffsetVal" data-ref-filename="283InstOffsetVal">InstOffsetVal</a> = <a class="local col3 ref" href="#293ImmOffset" title='ImmOffset' data-ref="293ImmOffset" data-ref-filename="293ImmOffset">ImmOffset</a>;</td></tr>
<tr><th id="1355">1355</th><td>      <b>return</b> <var>0</var>; <i>// XXX - Why is this 0?</i></td></tr>
<tr><th id="1356">1356</th><td>    }</td></tr>
<tr><th id="1357">1357</th><td></td></tr>
<tr><th id="1358">1358</th><td>    <i>// If we have SGPR base, we can use it for soffset.</i></td></tr>
<tr><th id="1359">1359</th><td>    <b>if</b> (<a class="local col2 ref" href="#292SOffset" title='SOffset' data-ref="292SOffset" data-ref-filename="292SOffset">SOffset</a> == <var>0</var>) {</td></tr>
<tr><th id="1360">1360</th><td>      <a class="local col1 ref" href="#281VOffsetReg" title='VOffsetReg' data-ref="281VOffsetReg" data-ref-filename="281VOffsetReg">VOffsetReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col8 ref" href="#278B" title='B' data-ref="278B" data-ref-filename="278B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#285S32" title='S32' data-ref="285S32" data-ref-filename="285S32">S32</a>, <var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="1361">1361</th><td>      <a class="local col8 ref" href="#278B" title='B' data-ref="278B" data-ref-filename="278B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#281VOffsetReg" title='VOffsetReg' data-ref="281VOffsetReg" data-ref-filename="281VOffsetReg">VOffsetReg</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBank" title='llvm::AMDGPU::VGPRRegBank' data-ref="llvm::AMDGPU::VGPRRegBank" data-ref-filename="llvm..AMDGPU..VGPRRegBank">VGPRRegBank</a>);</td></tr>
<tr><th id="1362">1362</th><td>      <a class="local col2 ref" href="#282SOffsetReg" title='SOffsetReg' data-ref="282SOffsetReg" data-ref-filename="282SOffsetReg">SOffsetReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col0 ref" href="#290Base" title='Base' data-ref="290Base" data-ref-filename="290Base">Base</a>;</td></tr>
<tr><th id="1363">1363</th><td>      <a class="local col3 ref" href="#283InstOffsetVal" title='InstOffsetVal' data-ref="283InstOffsetVal" data-ref-filename="283InstOffsetVal">InstOffsetVal</a> = <a class="local col3 ref" href="#293ImmOffset" title='ImmOffset' data-ref="293ImmOffset" data-ref-filename="293ImmOffset">ImmOffset</a>;</td></tr>
<tr><th id="1364">1364</th><td>      <b>return</b> <var>0</var>; <i>// XXX - Why is this 0?</i></td></tr>
<tr><th id="1365">1365</th><td>    }</td></tr>
<tr><th id="1366">1366</th><td>  }</td></tr>
<tr><th id="1367">1367</th><td></td></tr>
<tr><th id="1368">1368</th><td>  <i>// Handle the variable sgpr + vgpr case.</i></td></tr>
<tr><th id="1369">1369</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="294Add" title='Add' data-type='llvm::MachineInstr *' data-ref="294Add" data-ref-filename="294Add"><a class="local col4 ref" href="#294Add" title='Add' data-ref="294Add" data-ref-filename="294Add">Add</a></dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getOpcodeDef' data-ref="_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE">getOpcodeDef</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_ADD" title='llvm::AMDGPU::G_ADD' data-ref="llvm::AMDGPU::G_ADD" data-ref-filename="llvm..AMDGPU..G_ADD">G_ADD</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#280CombinedOffset" title='CombinedOffset' data-ref="280CombinedOffset" data-ref-filename="280CombinedOffset">CombinedOffset</a>, *<a class="local col6 ref" href="#286MRI" title='MRI' data-ref="286MRI" data-ref-filename="286MRI">MRI</a>)) {</td></tr>
<tr><th id="1370">1370</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="295Src0" title='Src0' data-type='llvm::Register' data-ref="295Src0" data-ref-filename="295Src0">Src0</dfn> = <a class="tu ref fn" href="#_ZL23getSrcRegIgnoringCopiesRKN4llvm19MachineRegisterInfoENS_8RegisterE" title='getSrcRegIgnoringCopies' data-use='c' data-ref="_ZL23getSrcRegIgnoringCopiesRKN4llvm19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZL23getSrcRegIgnoringCopiesRKN4llvm19MachineRegisterInfoENS_8RegisterE">getSrcRegIgnoringCopies</a>(*<a class="local col6 ref" href="#286MRI" title='MRI' data-ref="286MRI" data-ref-filename="286MRI">MRI</a>, <a class="local col4 ref" href="#294Add" title='Add' data-ref="294Add" data-ref-filename="294Add">Add</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1371">1371</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="296Src1" title='Src1' data-type='llvm::Register' data-ref="296Src1" data-ref-filename="296Src1">Src1</dfn> = <a class="tu ref fn" href="#_ZL23getSrcRegIgnoringCopiesRKN4llvm19MachineRegisterInfoENS_8RegisterE" title='getSrcRegIgnoringCopies' data-use='c' data-ref="_ZL23getSrcRegIgnoringCopiesRKN4llvm19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZL23getSrcRegIgnoringCopiesRKN4llvm19MachineRegisterInfoENS_8RegisterE">getSrcRegIgnoringCopies</a>(*<a class="local col6 ref" href="#286MRI" title='MRI' data-ref="286MRI" data-ref-filename="286MRI">MRI</a>, <a class="local col4 ref" href="#294Add" title='Add' data-ref="294Add" data-ref-filename="294Add">Add</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1372">1372</th><td></td></tr>
<tr><th id="1373">1373</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col7 decl" id="297Src0Bank" title='Src0Bank' data-type='const llvm::RegisterBank *' data-ref="297Src0Bank" data-ref-filename="297Src0Bank">Src0Bank</dfn> = <a class="local col9 ref" href="#279RBI" title='RBI' data-ref="279RBI" data-ref-filename="279RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#295Src0" title='Src0' data-ref="295Src0" data-ref-filename="295Src0">Src0</a>, *<a class="local col6 ref" href="#286MRI" title='MRI' data-ref="286MRI" data-ref-filename="286MRI">MRI</a>, *<a class="local col9 ref" href="#279RBI" title='RBI' data-ref="279RBI" data-ref-filename="279RBI">RBI</a>.<a class="ref field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="1374">1374</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col8 decl" id="298Src1Bank" title='Src1Bank' data-type='const llvm::RegisterBank *' data-ref="298Src1Bank" data-ref-filename="298Src1Bank">Src1Bank</dfn> = <a class="local col9 ref" href="#279RBI" title='RBI' data-ref="279RBI" data-ref-filename="279RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#296Src1" title='Src1' data-ref="296Src1" data-ref-filename="296Src1">Src1</a>, *<a class="local col6 ref" href="#286MRI" title='MRI' data-ref="286MRI" data-ref-filename="286MRI">MRI</a>, *<a class="local col9 ref" href="#279RBI" title='RBI' data-ref="279RBI" data-ref-filename="279RBI">RBI</a>.<a class="ref field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="1375">1375</th><td></td></tr>
<tr><th id="1376">1376</th><td>    <b>if</b> (<a class="local col7 ref" href="#297Src0Bank" title='Src0Bank' data-ref="297Src0Bank" data-ref-filename="297Src0Bank">Src0Bank</a> == &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBank" title='llvm::AMDGPU::VGPRRegBank' data-ref="llvm::AMDGPU::VGPRRegBank" data-ref-filename="llvm..AMDGPU..VGPRRegBank">VGPRRegBank</a> &amp;&amp; <a class="local col8 ref" href="#298Src1Bank" title='Src1Bank' data-ref="298Src1Bank" data-ref-filename="298Src1Bank">Src1Bank</a> == &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a>) {</td></tr>
<tr><th id="1377">1377</th><td>      <a class="local col1 ref" href="#281VOffsetReg" title='VOffsetReg' data-ref="281VOffsetReg" data-ref-filename="281VOffsetReg">VOffsetReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col5 ref" href="#295Src0" title='Src0' data-ref="295Src0" data-ref-filename="295Src0">Src0</a>;</td></tr>
<tr><th id="1378">1378</th><td>      <a class="local col2 ref" href="#282SOffsetReg" title='SOffsetReg' data-ref="282SOffsetReg" data-ref-filename="282SOffsetReg">SOffsetReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col6 ref" href="#296Src1" title='Src1' data-ref="296Src1" data-ref-filename="296Src1">Src1</a>;</td></tr>
<tr><th id="1379">1379</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1380">1380</th><td>    }</td></tr>
<tr><th id="1381">1381</th><td></td></tr>
<tr><th id="1382">1382</th><td>    <b>if</b> (<a class="local col7 ref" href="#297Src0Bank" title='Src0Bank' data-ref="297Src0Bank" data-ref-filename="297Src0Bank">Src0Bank</a> == &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a> &amp;&amp; <a class="local col8 ref" href="#298Src1Bank" title='Src1Bank' data-ref="298Src1Bank" data-ref-filename="298Src1Bank">Src1Bank</a> == &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBank" title='llvm::AMDGPU::VGPRRegBank' data-ref="llvm::AMDGPU::VGPRRegBank" data-ref-filename="llvm..AMDGPU..VGPRRegBank">VGPRRegBank</a>) {</td></tr>
<tr><th id="1383">1383</th><td>      <a class="local col1 ref" href="#281VOffsetReg" title='VOffsetReg' data-ref="281VOffsetReg" data-ref-filename="281VOffsetReg">VOffsetReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col6 ref" href="#296Src1" title='Src1' data-ref="296Src1" data-ref-filename="296Src1">Src1</a>;</td></tr>
<tr><th id="1384">1384</th><td>      <a class="local col2 ref" href="#282SOffsetReg" title='SOffsetReg' data-ref="282SOffsetReg" data-ref-filename="282SOffsetReg">SOffsetReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col5 ref" href="#295Src0" title='Src0' data-ref="295Src0" data-ref-filename="295Src0">Src0</a>;</td></tr>
<tr><th id="1385">1385</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1386">1386</th><td>    }</td></tr>
<tr><th id="1387">1387</th><td>  }</td></tr>
<tr><th id="1388">1388</th><td></td></tr>
<tr><th id="1389">1389</th><td>  <i>// Ensure we have a VGPR for the combined offset. This could be an issue if we</i></td></tr>
<tr><th id="1390">1390</th><td><i>  // have an SGPR offset and a VGPR resource.</i></td></tr>
<tr><th id="1391">1391</th><td>  <b>if</b> (<a class="local col9 ref" href="#279RBI" title='RBI' data-ref="279RBI" data-ref-filename="279RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#280CombinedOffset" title='CombinedOffset' data-ref="280CombinedOffset" data-ref-filename="280CombinedOffset">CombinedOffset</a>, *<a class="local col6 ref" href="#286MRI" title='MRI' data-ref="286MRI" data-ref-filename="286MRI">MRI</a>, *<a class="local col9 ref" href="#279RBI" title='RBI' data-ref="279RBI" data-ref-filename="279RBI">RBI</a>.<a class="ref field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>) == &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBank" title='llvm::AMDGPU::VGPRRegBank' data-ref="llvm::AMDGPU::VGPRRegBank" data-ref-filename="llvm..AMDGPU..VGPRRegBank">VGPRRegBank</a>) {</td></tr>
<tr><th id="1392">1392</th><td>    <a class="local col1 ref" href="#281VOffsetReg" title='VOffsetReg' data-ref="281VOffsetReg" data-ref-filename="281VOffsetReg">VOffsetReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col0 ref" href="#280CombinedOffset" title='CombinedOffset' data-ref="280CombinedOffset" data-ref-filename="280CombinedOffset">CombinedOffset</a>;</td></tr>
<tr><th id="1393">1393</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1394">1394</th><td>    <a class="local col1 ref" href="#281VOffsetReg" title='VOffsetReg' data-ref="281VOffsetReg" data-ref-filename="281VOffsetReg">VOffsetReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col8 ref" href="#278B" title='B' data-ref="278B" data-ref-filename="278B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#285S32" title='S32' data-ref="285S32" data-ref-filename="285S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col0 ref" href="#280CombinedOffset" title='CombinedOffset' data-ref="280CombinedOffset" data-ref-filename="280CombinedOffset">CombinedOffset</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="1395">1395</th><td>    <a class="local col8 ref" href="#278B" title='B' data-ref="278B" data-ref-filename="278B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#281VOffsetReg" title='VOffsetReg' data-ref="281VOffsetReg" data-ref-filename="281VOffsetReg">VOffsetReg</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBank" title='llvm::AMDGPU::VGPRRegBank' data-ref="llvm::AMDGPU::VGPRRegBank" data-ref-filename="llvm..AMDGPU..VGPRRegBank">VGPRRegBank</a>);</td></tr>
<tr><th id="1396">1396</th><td>  }</td></tr>
<tr><th id="1397">1397</th><td></td></tr>
<tr><th id="1398">1398</th><td>  <a class="local col2 ref" href="#282SOffsetReg" title='SOffsetReg' data-ref="282SOffsetReg" data-ref-filename="282SOffsetReg">SOffsetReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col8 ref" href="#278B" title='B' data-ref="278B" data-ref-filename="278B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#285S32" title='S32' data-ref="285S32" data-ref-filename="285S32">S32</a>, <var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="1399">1399</th><td>  <a class="local col8 ref" href="#278B" title='B' data-ref="278B" data-ref-filename="278B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#282SOffsetReg" title='SOffsetReg' data-ref="282SOffsetReg" data-ref-filename="282SOffsetReg">SOffsetReg</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a>);</td></tr>
<tr><th id="1400">1400</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1401">1401</th><td>}</td></tr>
<tr><th id="1402">1402</th><td></td></tr>
<tr><th id="1403">1403</th><td><em>bool</em> <a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo" data-ref-filename="llvm..AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm22AMDGPURegisterBankInfo23applyMappingSBufferLoadERKNS_16RegisterBankInfo14OperandsMapperE" title='llvm::AMDGPURegisterBankInfo::applyMappingSBufferLoad' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo23applyMappingSBufferLoadERKNS_16RegisterBankInfo14OperandsMapperE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo23applyMappingSBufferLoadERKNS_16RegisterBankInfo14OperandsMapperE">applyMappingSBufferLoad</dfn>(</td></tr>
<tr><th id="1404">1404</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper" title='llvm::RegisterBankInfo::OperandsMapper' data-ref="llvm::RegisterBankInfo::OperandsMapper" data-ref-filename="llvm..RegisterBankInfo..OperandsMapper">OperandsMapper</a> &amp;<dfn class="local col9 decl" id="299OpdMapper" title='OpdMapper' data-type='const llvm::RegisterBankInfo::OperandsMapper &amp;' data-ref="299OpdMapper" data-ref-filename="299OpdMapper">OpdMapper</dfn>) <em>const</em> {</td></tr>
<tr><th id="1405">1405</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="300MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="300MI" data-ref-filename="300MI">MI</dfn> = <a class="local col9 ref" href="#299OpdMapper" title='OpdMapper' data-ref="299OpdMapper" data-ref-filename="299OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper5getMIEv" title='llvm::RegisterBankInfo::OperandsMapper::getMI' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper5getMIEv" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper5getMIEv">getMI</a>();</td></tr>
<tr><th id="1406">1406</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="301MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="301MRI" data-ref-filename="301MRI">MRI</dfn> = <a class="local col9 ref" href="#299OpdMapper" title='OpdMapper' data-ref="299OpdMapper" data-ref-filename="299OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper6getMRIEv" title='llvm::RegisterBankInfo::OperandsMapper::getMRI' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper6getMRIEv" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper6getMRIEv">getMRI</a>();</td></tr>
<tr><th id="1407">1407</th><td></td></tr>
<tr><th id="1408">1408</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="302S32" title='S32' data-type='const llvm::LLT' data-ref="302S32" data-ref-filename="302S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="1409">1409</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="303Dst" title='Dst' data-type='llvm::Register' data-ref="303Dst" data-ref-filename="303Dst">Dst</dfn> = <a class="local col0 ref" href="#300MI" title='MI' data-ref="300MI" data-ref-filename="300MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1410">1410</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col4 decl" id="304Ty" title='Ty' data-type='llvm::LLT' data-ref="304Ty" data-ref-filename="304Ty">Ty</dfn> = <a class="local col1 ref" href="#301MRI" title='MRI' data-ref="301MRI" data-ref-filename="301MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#303Dst" title='Dst' data-ref="303Dst" data-ref-filename="303Dst">Dst</a>);</td></tr>
<tr><th id="1411">1411</th><td></td></tr>
<tr><th id="1412">1412</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col5 decl" id="305RSrcBank" title='RSrcBank' data-type='const llvm::RegisterBank *' data-ref="305RSrcBank" data-ref-filename="305RSrcBank">RSrcBank</dfn> =</td></tr>
<tr><th id="1413">1413</th><td>    <a class="local col9 ref" href="#299OpdMapper" title='OpdMapper' data-ref="299OpdMapper" data-ref-filename="299OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" title='llvm::RegisterBankInfo::OperandsMapper::getInstrMapping' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv">getInstrMapping</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" title='llvm::RegisterBankInfo::InstructionMapping::getOperandMapping' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj">getOperandMapping</a>(<var>1</var>).<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::BreakDown" title='llvm::RegisterBankInfo::ValueMapping::BreakDown' data-ref="llvm::RegisterBankInfo::ValueMapping::BreakDown" data-ref-filename="llvm..RegisterBankInfo..ValueMapping..BreakDown">BreakDown</a>[<var>0</var>].<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::RegBank" title='llvm::RegisterBankInfo::PartialMapping::RegBank' data-ref="llvm::RegisterBankInfo::PartialMapping::RegBank" data-ref-filename="llvm..RegisterBankInfo..PartialMapping..RegBank">RegBank</a>;</td></tr>
<tr><th id="1414">1414</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col6 decl" id="306OffsetBank" title='OffsetBank' data-type='const llvm::RegisterBank *' data-ref="306OffsetBank" data-ref-filename="306OffsetBank">OffsetBank</dfn> =</td></tr>
<tr><th id="1415">1415</th><td>    <a class="local col9 ref" href="#299OpdMapper" title='OpdMapper' data-ref="299OpdMapper" data-ref-filename="299OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" title='llvm::RegisterBankInfo::OperandsMapper::getInstrMapping' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv">getInstrMapping</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" title='llvm::RegisterBankInfo::InstructionMapping::getOperandMapping' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj">getOperandMapping</a>(<var>2</var>).<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::BreakDown" title='llvm::RegisterBankInfo::ValueMapping::BreakDown' data-ref="llvm::RegisterBankInfo::ValueMapping::BreakDown" data-ref-filename="llvm..RegisterBankInfo..ValueMapping..BreakDown">BreakDown</a>[<var>0</var>].<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::RegBank" title='llvm::RegisterBankInfo::PartialMapping::RegBank' data-ref="llvm::RegisterBankInfo::PartialMapping::RegBank" data-ref-filename="llvm..RegisterBankInfo..PartialMapping..RegBank">RegBank</a>;</td></tr>
<tr><th id="1416">1416</th><td>  <b>if</b> (<a class="local col5 ref" href="#305RSrcBank" title='RSrcBank' data-ref="305RSrcBank" data-ref-filename="305RSrcBank">RSrcBank</a> == &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a> &amp;&amp;</td></tr>
<tr><th id="1417">1417</th><td>      <a class="local col6 ref" href="#306OffsetBank" title='OffsetBank' data-ref="306OffsetBank" data-ref-filename="306OffsetBank">OffsetBank</a> == &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a>)</td></tr>
<tr><th id="1418">1418</th><td>    <b>return</b> <b>true</b>; <i>// Legal mapping</i></td></tr>
<tr><th id="1419">1419</th><td></td></tr>
<tr><th id="1420">1420</th><td>  <i>// FIXME: 96-bit case was widened during legalize. We neeed to narrow it back</i></td></tr>
<tr><th id="1421">1421</th><td><i>  // here but don't have an MMO.</i></td></tr>
<tr><th id="1422">1422</th><td></td></tr>
<tr><th id="1423">1423</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="307LoadSize" title='LoadSize' data-type='unsigned int' data-ref="307LoadSize" data-ref-filename="307LoadSize">LoadSize</dfn> = <a class="local col4 ref" href="#304Ty" title='Ty' data-ref="304Ty" data-ref-filename="304Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="1424">1424</th><td>  <em>int</em> <dfn class="local col8 decl" id="308NumLoads" title='NumLoads' data-type='int' data-ref="308NumLoads" data-ref-filename="308NumLoads">NumLoads</dfn> = <var>1</var>;</td></tr>
<tr><th id="1425">1425</th><td>  <b>if</b> (<a class="local col7 ref" href="#307LoadSize" title='LoadSize' data-ref="307LoadSize" data-ref-filename="307LoadSize">LoadSize</a> == <var>256</var> || <a class="local col7 ref" href="#307LoadSize" title='LoadSize' data-ref="307LoadSize" data-ref-filename="307LoadSize">LoadSize</a> == <var>512</var>) {</td></tr>
<tr><th id="1426">1426</th><td>    <a class="local col8 ref" href="#308NumLoads" title='NumLoads' data-ref="308NumLoads" data-ref-filename="308NumLoads">NumLoads</a> = <a class="local col7 ref" href="#307LoadSize" title='LoadSize' data-ref="307LoadSize" data-ref-filename="307LoadSize">LoadSize</a> / <var>128</var>;</td></tr>
<tr><th id="1427">1427</th><td>    <a class="local col4 ref" href="#304Ty" title='Ty' data-ref="304Ty" data-ref-filename="304Ty">Ty</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::operator=' data-ref="_ZN4llvm3LLTaSEOS0_" data-ref-filename="_ZN4llvm3LLTaSEOS0_">=</a> <a class="local col4 ref" href="#304Ty" title='Ty' data-ref="304Ty" data-ref-filename="304Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT6divideEi" title='llvm::LLT::divide' data-ref="_ZNK4llvm3LLT6divideEi" data-ref-filename="_ZNK4llvm3LLT6divideEi">divide</a>(<a class="local col8 ref" href="#308NumLoads" title='NumLoads' data-ref="308NumLoads" data-ref-filename="308NumLoads">NumLoads</a>);</td></tr>
<tr><th id="1428">1428</th><td>  }</td></tr>
<tr><th id="1429">1429</th><td></td></tr>
<tr><th id="1430">1430</th><td>  <i>// Use the alignment to ensure that the required offsets will fit into the</i></td></tr>
<tr><th id="1431">1431</th><td><i>  // immediate offsets.</i></td></tr>
<tr><th id="1432">1432</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a> <dfn class="local col9 decl" id="309Alignment" title='Alignment' data-type='const llvm::Align' data-ref="309Alignment" data-ref-filename="309Alignment">Alignment</dfn> = <a class="local col8 ref" href="#308NumLoads" title='NumLoads' data-ref="308NumLoads" data-ref-filename="308NumLoads">NumLoads</a> &gt; <var>1</var> ? <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a><a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1Em" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1Em" data-ref-filename="_ZN4llvm5AlignC1Em">(</a><var>16</var> * <a class="local col8 ref" href="#308NumLoads" title='NumLoads' data-ref="308NumLoads" data-ref-filename="308NumLoads">NumLoads</a>) : <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a><a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1Em" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1Em" data-ref-filename="_ZN4llvm5AlignC1Em">(</a><var>1</var>);</td></tr>
<tr><th id="1433">1433</th><td></td></tr>
<tr><th id="1434">1434</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col0 decl" id="310B" title='B' data-type='llvm::MachineIRBuilder' data-ref="310B" data-ref-filename="310B">B</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col0 ref" href="#300MI" title='MI' data-ref="300MI" data-ref-filename="300MI">MI</a>);</td></tr>
<tr><th id="1435">1435</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="311MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="311MF" data-ref-filename="311MF">MF</dfn> = <a class="local col0 ref" href="#310B" title='B' data-ref="310B" data-ref-filename="310B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>();</td></tr>
<tr><th id="1436">1436</th><td></td></tr>
<tr><th id="1437">1437</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col2 decl" id="312SOffset" title='SOffset' data-type='llvm::Register' data-ref="312SOffset" data-ref-filename="312SOffset">SOffset</dfn>;</td></tr>
<tr><th id="1438">1438</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col3 decl" id="313VOffset" title='VOffset' data-type='llvm::Register' data-ref="313VOffset" data-ref-filename="313VOffset">VOffset</dfn>;</td></tr>
<tr><th id="1439">1439</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col4 decl" id="314ImmOffset" title='ImmOffset' data-type='int64_t' data-ref="314ImmOffset" data-ref-filename="314ImmOffset">ImmOffset</dfn> = <var>0</var>;</td></tr>
<tr><th id="1440">1440</th><td></td></tr>
<tr><th id="1441">1441</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="315MMOOffset" title='MMOOffset' data-type='unsigned int' data-ref="315MMOOffset" data-ref-filename="315MMOOffset">MMOOffset</dfn> = <a class="tu ref fn" href="#_ZL16setBufferOffsetsRN4llvm16MachineIRBuilderERKNS_22AMDGPURegisterBankInfoENS_8RegisterERS5_S6_RlNS_5AlignE" title='setBufferOffsets' data-use='c' data-ref="_ZL16setBufferOffsetsRN4llvm16MachineIRBuilderERKNS_22AMDGPURegisterBankInfoENS_8RegisterERS5_S6_RlNS_5AlignE" data-ref-filename="_ZL16setBufferOffsetsRN4llvm16MachineIRBuilderERKNS_22AMDGPURegisterBankInfoENS_8RegisterERS5_S6_RlNS_5AlignE">setBufferOffsets</a>(<span class='refarg'><a class="local col0 ref" href="#310B" title='B' data-ref="310B" data-ref-filename="310B">B</a></span>, *<b>this</b>, <a class="local col0 ref" href="#300MI" title='MI' data-ref="300MI" data-ref-filename="300MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="1442">1442</th><td>                                        <span class='refarg'><a class="local col3 ref" href="#313VOffset" title='VOffset' data-ref="313VOffset" data-ref-filename="313VOffset">VOffset</a></span>, <span class='refarg'><a class="local col2 ref" href="#312SOffset" title='SOffset' data-ref="312SOffset" data-ref-filename="312SOffset">SOffset</a></span>, <span class='refarg'><a class="local col4 ref" href="#314ImmOffset" title='ImmOffset' data-ref="314ImmOffset" data-ref-filename="314ImmOffset">ImmOffset</a></span>, <a class="ref fn fake" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1ERKS0_" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1ERKS0_" data-ref-filename="_ZN4llvm5AlignC1ERKS0_"></a><a class="local col9 ref" href="#309Alignment" title='Alignment' data-ref="309Alignment" data-ref-filename="309Alignment">Alignment</a>);</td></tr>
<tr><th id="1443">1443</th><td></td></tr>
<tr><th id="1444">1444</th><td>  <i>// TODO: 96-bit loads were widened to 128-bit results. Shrink the result if we</i></td></tr>
<tr><th id="1445">1445</th><td><i>  // can, but we neeed to track an MMO for that.</i></td></tr>
<tr><th id="1446">1446</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col6 decl" id="316MemSize" title='MemSize' data-type='const unsigned int' data-ref="316MemSize" data-ref-filename="316MemSize">MemSize</dfn> = (<a class="local col4 ref" href="#304Ty" title='Ty' data-ref="304Ty" data-ref-filename="304Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() + <var>7</var>) / <var>8</var>;</td></tr>
<tr><th id="1447">1447</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a> <dfn class="local col7 decl" id="317MemAlign" title='MemAlign' data-type='const llvm::Align' data-ref="317MemAlign" data-ref-filename="317MemAlign">MemAlign</dfn><a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1Em" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1Em" data-ref-filename="_ZN4llvm5AlignC1Em">(</a><var>4</var>); <i>// FIXME: ABI type alignment?</i></td></tr>
<tr><th id="1448">1448</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col8 decl" id="318BaseMMO" title='BaseMMO' data-type='llvm::MachineMemOperand *' data-ref="318BaseMMO" data-ref-filename="318BaseMMO">BaseMMO</dfn> = <a class="local col1 ref" href="#311MF" title='MF' data-ref="311MF" data-ref-filename="311MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" data-ref-filename="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_">getMachineMemOperand</a>(</td></tr>
<tr><th id="1449">1449</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo" data-ref-filename="llvm..MachinePointerInfo">MachinePointerInfo</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfoC1Ejl" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1Ejl" data-ref-filename="_ZN4llvm18MachinePointerInfoC1Ejl">(</a>),</td></tr>
<tr><th id="1450">1450</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOLoad" title='llvm::MachineMemOperand::MOLoad' data-ref="llvm::MachineMemOperand::MOLoad" data-ref-filename="llvm..MachineMemOperand..MOLoad">MOLoad</a> <a class="ref fn" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailorET_S1_" title='llvm::BitmaskEnumDetail::operator|' data-ref="_ZN4llvm17BitmaskEnumDetailorET_S1_" data-ref-filename="_ZN4llvm17BitmaskEnumDetailorET_S1_">|</a> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MODereferenceable" title='llvm::MachineMemOperand::MODereferenceable' data-ref="llvm::MachineMemOperand::MODereferenceable" data-ref-filename="llvm..MachineMemOperand..MODereferenceable">MODereferenceable</a> <a class="ref fn" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailorET_S1_" title='llvm::BitmaskEnumDetail::operator|' data-ref="_ZN4llvm17BitmaskEnumDetailorET_S1_" data-ref-filename="_ZN4llvm17BitmaskEnumDetailorET_S1_">|</a></td></tr>
<tr><th id="1451">1451</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOInvariant" title='llvm::MachineMemOperand::MOInvariant' data-ref="llvm::MachineMemOperand::MOInvariant" data-ref-filename="llvm..MachineMemOperand..MOInvariant">MOInvariant</a>,</td></tr>
<tr><th id="1452">1452</th><td>    <a class="local col6 ref" href="#316MemSize" title='MemSize' data-ref="316MemSize" data-ref-filename="316MemSize">MemSize</a>, <a class="ref fn fake" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1ERKS0_" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1ERKS0_" data-ref-filename="_ZN4llvm5AlignC1ERKS0_"></a><a class="local col7 ref" href="#317MemAlign" title='MemAlign' data-ref="317MemAlign" data-ref-filename="317MemAlign">MemAlign</a>);</td></tr>
<tr><th id="1453">1453</th><td>  <b>if</b> (<a class="local col5 ref" href="#315MMOOffset" title='MMOOffset' data-ref="315MMOOffset" data-ref-filename="315MMOOffset">MMOOffset</a> != <var>0</var>)</td></tr>
<tr><th id="1454">1454</th><td>    <a class="local col8 ref" href="#318BaseMMO" title='BaseMMO' data-ref="318BaseMMO" data-ref-filename="318BaseMMO">BaseMMO</a> = <a class="local col1 ref" href="#311MF" title='MF' data-ref="311MF" data-ref-filename="311MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandElm" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandElm" data-ref-filename="_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandElm">getMachineMemOperand</a>(<a class="local col8 ref" href="#318BaseMMO" title='BaseMMO' data-ref="318BaseMMO" data-ref-filename="318BaseMMO">BaseMMO</a>, <a class="local col5 ref" href="#315MMOOffset" title='MMOOffset' data-ref="315MMOOffset" data-ref-filename="315MMOOffset">MMOOffset</a>, <a class="local col6 ref" href="#316MemSize" title='MemSize' data-ref="316MemSize" data-ref-filename="316MemSize">MemSize</a>);</td></tr>
<tr><th id="1455">1455</th><td></td></tr>
<tr><th id="1456">1456</th><td>  <i>// If only the offset is divergent, emit a MUBUF buffer load instead. We can</i></td></tr>
<tr><th id="1457">1457</th><td><i>  // assume that the buffer is unswizzled.</i></td></tr>
<tr><th id="1458">1458</th><td></td></tr>
<tr><th id="1459">1459</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="319RSrc" title='RSrc' data-type='llvm::Register' data-ref="319RSrc" data-ref-filename="319RSrc">RSrc</dfn> = <a class="local col0 ref" href="#300MI" title='MI' data-ref="300MI" data-ref-filename="300MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1460">1460</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="320VIndex" title='VIndex' data-type='llvm::Register' data-ref="320VIndex" data-ref-filename="320VIndex">VIndex</dfn> = <a class="local col0 ref" href="#310B" title='B' data-ref="310B" data-ref-filename="310B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col2 ref" href="#302S32" title='S32' data-ref="302S32" data-ref-filename="302S32">S32</a>, <var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="1461">1461</th><td>  <a class="local col0 ref" href="#310B" title='B' data-ref="310B" data-ref-filename="310B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#320VIndex" title='VIndex' data-ref="320VIndex" data-ref-filename="320VIndex">VIndex</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBank" title='llvm::AMDGPU::VGPRRegBank' data-ref="llvm::AMDGPU::VGPRRegBank" data-ref-filename="llvm..AMDGPU..VGPRRegBank">VGPRRegBank</a>);</td></tr>
<tr><th id="1462">1462</th><td></td></tr>
<tr><th id="1463">1463</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>4</var>&gt; <dfn class="local col1 decl" id="321LoadParts" title='LoadParts' data-type='SmallVector&lt;llvm::Register, 4&gt;' data-ref="321LoadParts" data-ref-filename="321LoadParts">LoadParts</dfn><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_" data-ref-filename="_ZN4llvm11SmallVectorC1EmRKT_">(</a><a class="local col8 ref" href="#308NumLoads" title='NumLoads' data-ref="308NumLoads" data-ref-filename="308NumLoads">NumLoads</a>);</td></tr>
<tr><th id="1464">1464</th><td></td></tr>
<tr><th id="1465">1465</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="322MII" title='MII' data-type='MachineBasicBlock::iterator' data-ref="322MII" data-ref-filename="322MII">MII</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col0 ref" href="#300MI" title='MI' data-ref="300MI" data-ref-filename="300MI">MI</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="1466">1466</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineInstrSpan" title='llvm::MachineInstrSpan' data-ref="llvm::MachineInstrSpan" data-ref-filename="llvm..MachineInstrSpan">MachineInstrSpan</a> <dfn class="local col3 decl" id="323Span" title='Span' data-type='llvm::MachineInstrSpan' data-ref="323Span" data-ref-filename="323Span">Span</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm16MachineInstrSpanC1ENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPNS_17MachineBasicBlockE" title='llvm::MachineInstrSpan::MachineInstrSpan' data-ref="_ZN4llvm16MachineInstrSpanC1ENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPNS_17MachineBasicBlockE" data-ref-filename="_ZN4llvm16MachineInstrSpanC1ENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPNS_17MachineBasicBlockE">(</a><a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#322MII" title='MII' data-ref="322MII" data-ref-filename="322MII">MII</a>, &amp;<a class="local col0 ref" href="#310B" title='B' data-ref="310B" data-ref-filename="310B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMBBEv" title='llvm::MachineIRBuilder::getMBB' data-ref="_ZN4llvm16MachineIRBuilder6getMBBEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMBBEv">getMBB</a>());</td></tr>
<tr><th id="1467">1467</th><td></td></tr>
<tr><th id="1468">1468</th><td>  <b>for</b> (<em>int</em> <dfn class="local col4 decl" id="324i" title='i' data-type='int' data-ref="324i" data-ref-filename="324i">i</dfn> = <var>0</var>; <a class="local col4 ref" href="#324i" title='i' data-ref="324i" data-ref-filename="324i">i</a> &lt; <a class="local col8 ref" href="#308NumLoads" title='NumLoads' data-ref="308NumLoads" data-ref-filename="308NumLoads">NumLoads</a>; ++<a class="local col4 ref" href="#324i" title='i' data-ref="324i" data-ref-filename="324i">i</a>) {</td></tr>
<tr><th id="1469">1469</th><td>    <b>if</b> (<a class="local col8 ref" href="#308NumLoads" title='NumLoads' data-ref="308NumLoads" data-ref-filename="308NumLoads">NumLoads</a> == <var>1</var>) {</td></tr>
<tr><th id="1470">1470</th><td>      <a class="local col1 ref" href="#321LoadParts" title='LoadParts' data-ref="321LoadParts" data-ref-filename="321LoadParts">LoadParts</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#324i" title='i' data-ref="324i" data-ref-filename="324i">i</a>]</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col3 ref" href="#303Dst" title='Dst' data-ref="303Dst" data-ref-filename="303Dst">Dst</a>;</td></tr>
<tr><th id="1471">1471</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1472">1472</th><td>      <a class="local col1 ref" href="#321LoadParts" title='LoadParts' data-ref="321LoadParts" data-ref-filename="321LoadParts">LoadParts</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#324i" title='i' data-ref="324i" data-ref-filename="324i">i</a>]</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col1 ref" href="#301MRI" title='MRI' data-ref="301MRI" data-ref-filename="301MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col4 ref" href="#304Ty" title='Ty' data-ref="304Ty" data-ref-filename="304Ty">Ty</a>);</td></tr>
<tr><th id="1473">1473</th><td>      <a class="local col1 ref" href="#301MRI" title='MRI' data-ref="301MRI" data-ref-filename="301MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#321LoadParts" title='LoadParts' data-ref="321LoadParts" data-ref-filename="321LoadParts">LoadParts</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#324i" title='i' data-ref="324i" data-ref-filename="324i">i</a>]</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBank" title='llvm::AMDGPU::VGPRRegBank' data-ref="llvm::AMDGPU::VGPRRegBank" data-ref-filename="llvm..AMDGPU..VGPRRegBank">VGPRRegBank</a>);</td></tr>
<tr><th id="1474">1474</th><td>    }</td></tr>
<tr><th id="1475">1475</th><td></td></tr>
<tr><th id="1476">1476</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col5 decl" id="325MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="325MMO" data-ref-filename="325MMO">MMO</dfn> = <a class="local col8 ref" href="#318BaseMMO" title='BaseMMO' data-ref="318BaseMMO" data-ref-filename="318BaseMMO">BaseMMO</a>;</td></tr>
<tr><th id="1477">1477</th><td>    <b>if</b> (<a class="local col4 ref" href="#324i" title='i' data-ref="324i" data-ref-filename="324i">i</a> != <var>0</var>)</td></tr>
<tr><th id="1478">1478</th><td>      <a class="local col8 ref" href="#318BaseMMO" title='BaseMMO' data-ref="318BaseMMO" data-ref-filename="318BaseMMO">BaseMMO</a> = <a class="local col1 ref" href="#311MF" title='MF' data-ref="311MF" data-ref-filename="311MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandElm" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandElm" data-ref-filename="_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandElm">getMachineMemOperand</a>(<a class="local col8 ref" href="#318BaseMMO" title='BaseMMO' data-ref="318BaseMMO" data-ref-filename="318BaseMMO">BaseMMO</a>, <a class="local col5 ref" href="#315MMOOffset" title='MMOOffset' data-ref="315MMOOffset" data-ref-filename="315MMOOffset">MMOOffset</a> + <var>16</var> * <a class="local col4 ref" href="#324i" title='i' data-ref="324i" data-ref-filename="324i">i</a>, <a class="local col6 ref" href="#316MemSize" title='MemSize' data-ref="316MemSize" data-ref-filename="316MemSize">MemSize</a>);</td></tr>
<tr><th id="1479">1479</th><td></td></tr>
<tr><th id="1480">1480</th><td>    <a class="local col0 ref" href="#310B" title='B' data-ref="310B" data-ref-filename="310B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD" title='llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_LOAD">G_AMDGPU_BUFFER_LOAD</a>)</td></tr>
<tr><th id="1481">1481</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#321LoadParts" title='LoadParts' data-ref="321LoadParts" data-ref-filename="321LoadParts">LoadParts</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#324i" title='i' data-ref="324i" data-ref-filename="324i">i</a>]</a>)       <i>// vdata</i></td></tr>
<tr><th id="1482">1482</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#319RSrc" title='RSrc' data-ref="319RSrc" data-ref-filename="319RSrc">RSrc</a>)               <i>// rsrc</i></td></tr>
<tr><th id="1483">1483</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#320VIndex" title='VIndex' data-ref="320VIndex" data-ref-filename="320VIndex">VIndex</a>)             <i>// vindex</i></td></tr>
<tr><th id="1484">1484</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#313VOffset" title='VOffset' data-ref="313VOffset" data-ref-filename="313VOffset">VOffset</a>)            <i>// voffset</i></td></tr>
<tr><th id="1485">1485</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#312SOffset" title='SOffset' data-ref="312SOffset" data-ref-filename="312SOffset">SOffset</a>)            <i>// soffset</i></td></tr>
<tr><th id="1486">1486</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#314ImmOffset" title='ImmOffset' data-ref="314ImmOffset" data-ref-filename="314ImmOffset">ImmOffset</a> + <var>16</var> * <a class="local col4 ref" href="#324i" title='i' data-ref="324i" data-ref-filename="324i">i</a>) <i>// offset(imm)</i></td></tr>
<tr><th id="1487">1487</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)                  <i>// cachepolicy, swizzled buffer(imm)</i></td></tr>
<tr><th id="1488">1488</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)                  <i>// idxen(imm)</i></td></tr>
<tr><th id="1489">1489</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col5 ref" href="#325MMO" title='MMO' data-ref="325MMO" data-ref-filename="325MMO">MMO</a>);</td></tr>
<tr><th id="1490">1490</th><td>  }</td></tr>
<tr><th id="1491">1491</th><td></td></tr>
<tr><th id="1492">1492</th><td>  <i>// TODO: If only the resource is a VGPR, it may be better to execute the</i></td></tr>
<tr><th id="1493">1493</th><td><i>  // scalar load in the waterfall loop if the resource is expected to frequently</i></td></tr>
<tr><th id="1494">1494</th><td><i>  // be dynamically uniform.</i></td></tr>
<tr><th id="1495">1495</th><td>  <b>if</b> (<a class="local col5 ref" href="#305RSrcBank" title='RSrcBank' data-ref="305RSrcBank" data-ref-filename="305RSrcBank">RSrcBank</a> != &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a>) {</td></tr>
<tr><th id="1496">1496</th><td>    <i>// Remove the original instruction to avoid potentially confusing the</i></td></tr>
<tr><th id="1497">1497</th><td><i>    // waterfall loop logic.</i></td></tr>
<tr><th id="1498">1498</th><td>    <a class="local col0 ref" href="#310B" title='B' data-ref="310B" data-ref-filename="310B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8setInstrERNS_12MachineInstrE" title='llvm::MachineIRBuilder::setInstr' data-ref="_ZN4llvm16MachineIRBuilder8setInstrERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilder8setInstrERNS_12MachineInstrE">setInstr</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#323Span" title='Span' data-ref="323Span" data-ref-filename="323Span">Span</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm16MachineInstrSpan5beginEv" title='llvm::MachineInstrSpan::begin' data-ref="_ZN4llvm16MachineInstrSpan5beginEv" data-ref-filename="_ZN4llvm16MachineInstrSpan5beginEv">begin</a>()</span>);</td></tr>
<tr><th id="1499">1499</th><td>    <a class="local col0 ref" href="#300MI" title='MI' data-ref="300MI" data-ref-filename="300MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1500">1500</th><td></td></tr>
<tr><th id="1501">1501</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet" data-ref-filename="llvm..SmallSet">SmallSet</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSetC1Ev" title='llvm::SmallSet::SmallSet&lt;T, N, C&gt;' data-ref="_ZN4llvm8SmallSetC1Ev" data-ref-filename="_ZN4llvm8SmallSetC1Ev"></a><dfn class="local col6 decl" id="326OpsToWaterfall" title='OpsToWaterfall' data-type='SmallSet&lt;llvm::Register, 4&gt;' data-ref="326OpsToWaterfall" data-ref-filename="326OpsToWaterfall">OpsToWaterfall</dfn>;</td></tr>
<tr><th id="1502">1502</th><td></td></tr>
<tr><th id="1503">1503</th><td>    <a class="local col6 ref" href="#326OpsToWaterfall" title='OpsToWaterfall' data-ref="326OpsToWaterfall" data-ref-filename="326OpsToWaterfall">OpsToWaterfall</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_" data-ref-filename="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="local col9 ref" href="#319RSrc" title='RSrc' data-ref="319RSrc" data-ref-filename="319RSrc">RSrc</a>);</td></tr>
<tr><th id="1504">1504</th><td>    <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_16MachineIRBuilderENS_14iterator_rangeINS_26MachineInstrBundleIteratorINS_12MachineInstr2120113" title='llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_16MachineIRBuilderENS_14iterator_rangeINS_26MachineInstrBundleIteratorINS_12MachineInstr2120113" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_16MachineIRBuilderENS_14iterator_rangeINS_26MachineInstrBundleIteratorINS_12MachineInstr2120113">executeInWaterfallLoop</a>(<span class='refarg'><a class="local col0 ref" href="#310B" title='B' data-ref="310B" data-ref-filename="310B">B</a></span>, <a class="ref fn" href="../../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_" data-ref-filename="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="local col3 ref" href="#323Span" title='Span' data-ref="323Span" data-ref-filename="323Span">Span</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm16MachineInstrSpan5beginEv" title='llvm::MachineInstrSpan::begin' data-ref="_ZN4llvm16MachineInstrSpan5beginEv" data-ref-filename="_ZN4llvm16MachineInstrSpan5beginEv">begin</a>(), <a class="local col3 ref" href="#323Span" title='Span' data-ref="323Span" data-ref-filename="323Span">Span</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm16MachineInstrSpan3endEv" title='llvm::MachineInstrSpan::end' data-ref="_ZN4llvm16MachineInstrSpan3endEv" data-ref-filename="_ZN4llvm16MachineInstrSpan3endEv">end</a>()),</td></tr>
<tr><th id="1505">1505</th><td>                           <span class='refarg'><a class="local col6 ref" href="#326OpsToWaterfall" title='OpsToWaterfall' data-ref="326OpsToWaterfall" data-ref-filename="326OpsToWaterfall">OpsToWaterfall</a></span>, <span class='refarg'><a class="local col1 ref" href="#301MRI" title='MRI' data-ref="301MRI" data-ref-filename="301MRI">MRI</a></span>);</td></tr>
<tr><th id="1506">1506</th><td>  }</td></tr>
<tr><th id="1507">1507</th><td></td></tr>
<tr><th id="1508">1508</th><td>  <b>if</b> (<a class="local col8 ref" href="#308NumLoads" title='NumLoads' data-ref="308NumLoads" data-ref-filename="308NumLoads">NumLoads</a> != <var>1</var>) {</td></tr>
<tr><th id="1509">1509</th><td>    <b>if</b> (<a class="local col4 ref" href="#304Ty" title='Ty' data-ref="304Ty" data-ref-filename="304Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="1510">1510</th><td>      <a class="local col0 ref" href="#310B" title='B' data-ref="310B" data-ref-filename="310B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder18buildConcatVectorsERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" title='llvm::MachineIRBuilder::buildConcatVectors' data-ref="_ZN4llvm16MachineIRBuilder18buildConcatVectorsERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" data-ref-filename="_ZN4llvm16MachineIRBuilder18buildConcatVectorsERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE">buildConcatVectors</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#303Dst" title='Dst' data-ref="303Dst" data-ref-filename="303Dst">Dst</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col1 ref" href="#321LoadParts" title='LoadParts' data-ref="321LoadParts" data-ref-filename="321LoadParts">LoadParts</a>);</td></tr>
<tr><th id="1511">1511</th><td>    <b>else</b></td></tr>
<tr><th id="1512">1512</th><td>      <a class="local col0 ref" href="#310B" title='B' data-ref="310B" data-ref-filename="310B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" title='llvm::MachineIRBuilder::buildMerge' data-ref="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE">buildMerge</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#303Dst" title='Dst' data-ref="303Dst" data-ref-filename="303Dst">Dst</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col1 ref" href="#321LoadParts" title='LoadParts' data-ref="321LoadParts" data-ref-filename="321LoadParts">LoadParts</a>);</td></tr>
<tr><th id="1513">1513</th><td>  }</td></tr>
<tr><th id="1514">1514</th><td></td></tr>
<tr><th id="1515">1515</th><td>  <i>// We removed the instruction earlier with a waterfall loop.</i></td></tr>
<tr><th id="1516">1516</th><td>  <b>if</b> (<a class="local col5 ref" href="#305RSrcBank" title='RSrcBank' data-ref="305RSrcBank" data-ref-filename="305RSrcBank">RSrcBank</a> == &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a>)</td></tr>
<tr><th id="1517">1517</th><td>    <a class="local col0 ref" href="#300MI" title='MI' data-ref="300MI" data-ref-filename="300MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1518">1518</th><td></td></tr>
<tr><th id="1519">1519</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1520">1520</th><td>}</td></tr>
<tr><th id="1521">1521</th><td></td></tr>
<tr><th id="1522">1522</th><td><em>bool</em> <a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo" data-ref-filename="llvm..AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm22AMDGPURegisterBankInfo24applyMappingBFEIntrinsicERKNS_16RegisterBankInfo14OperandsMapperEb" title='llvm::AMDGPURegisterBankInfo::applyMappingBFEIntrinsic' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo24applyMappingBFEIntrinsicERKNS_16RegisterBankInfo14OperandsMapperEb" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo24applyMappingBFEIntrinsicERKNS_16RegisterBankInfo14OperandsMapperEb">applyMappingBFEIntrinsic</dfn>(</td></tr>
<tr><th id="1523">1523</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper" title='llvm::RegisterBankInfo::OperandsMapper' data-ref="llvm::RegisterBankInfo::OperandsMapper" data-ref-filename="llvm..RegisterBankInfo..OperandsMapper">OperandsMapper</a> &amp;<dfn class="local col7 decl" id="327OpdMapper" title='OpdMapper' data-type='const llvm::RegisterBankInfo::OperandsMapper &amp;' data-ref="327OpdMapper" data-ref-filename="327OpdMapper">OpdMapper</dfn>, <em>bool</em> <dfn class="local col8 decl" id="328Signed" title='Signed' data-type='bool' data-ref="328Signed" data-ref-filename="328Signed">Signed</dfn>) <em>const</em> {</td></tr>
<tr><th id="1524">1524</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="329MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="329MI" data-ref-filename="329MI">MI</dfn> = <a class="local col7 ref" href="#327OpdMapper" title='OpdMapper' data-ref="327OpdMapper" data-ref-filename="327OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper5getMIEv" title='llvm::RegisterBankInfo::OperandsMapper::getMI' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper5getMIEv" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper5getMIEv">getMI</a>();</td></tr>
<tr><th id="1525">1525</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="330MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="330MRI" data-ref-filename="330MRI">MRI</dfn> = <a class="local col7 ref" href="#327OpdMapper" title='OpdMapper' data-ref="327OpdMapper" data-ref-filename="327OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper6getMRIEv" title='llvm::RegisterBankInfo::OperandsMapper::getMRI' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper6getMRIEv" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper6getMRIEv">getMRI</a>();</td></tr>
<tr><th id="1526">1526</th><td></td></tr>
<tr><th id="1527">1527</th><td>  <i>// Insert basic copies</i></td></tr>
<tr><th id="1528">1528</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo19applyDefaultMappingERKNS0_14OperandsMapperE" title='llvm::RegisterBankInfo::applyDefaultMapping' data-ref="_ZN4llvm16RegisterBankInfo19applyDefaultMappingERKNS0_14OperandsMapperE" data-ref-filename="_ZN4llvm16RegisterBankInfo19applyDefaultMappingERKNS0_14OperandsMapperE">applyDefaultMapping</a>(<a class="local col7 ref" href="#327OpdMapper" title='OpdMapper' data-ref="327OpdMapper" data-ref-filename="327OpdMapper">OpdMapper</a>);</td></tr>
<tr><th id="1529">1529</th><td></td></tr>
<tr><th id="1530">1530</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="331DstReg" title='DstReg' data-type='llvm::Register' data-ref="331DstReg" data-ref-filename="331DstReg">DstReg</dfn> = <a class="local col9 ref" href="#329MI" title='MI' data-ref="329MI" data-ref-filename="329MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1531">1531</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="332Ty" title='Ty' data-type='llvm::LLT' data-ref="332Ty" data-ref-filename="332Ty">Ty</dfn> = <a class="local col0 ref" href="#330MRI" title='MRI' data-ref="330MRI" data-ref-filename="330MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#331DstReg" title='DstReg' data-ref="331DstReg" data-ref-filename="331DstReg">DstReg</a>);</td></tr>
<tr><th id="1532">1532</th><td></td></tr>
<tr><th id="1533">1533</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col3 decl" id="333S32" title='S32' data-type='const llvm::LLT' data-ref="333S32" data-ref-filename="333S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="1534">1534</th><td></td></tr>
<tr><th id="1535">1535</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col4 decl" id="334DstBank" title='DstBank' data-type='const llvm::RegisterBank *' data-ref="334DstBank" data-ref-filename="334DstBank">DstBank</dfn> =</td></tr>
<tr><th id="1536">1536</th><td>    <a class="local col7 ref" href="#327OpdMapper" title='OpdMapper' data-ref="327OpdMapper" data-ref-filename="327OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" title='llvm::RegisterBankInfo::OperandsMapper::getInstrMapping' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv">getInstrMapping</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" title='llvm::RegisterBankInfo::InstructionMapping::getOperandMapping' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj">getOperandMapping</a>(<var>0</var>).<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::BreakDown" title='llvm::RegisterBankInfo::ValueMapping::BreakDown' data-ref="llvm::RegisterBankInfo::ValueMapping::BreakDown" data-ref-filename="llvm..RegisterBankInfo..ValueMapping..BreakDown">BreakDown</a>[<var>0</var>].<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::RegBank" title='llvm::RegisterBankInfo::PartialMapping::RegBank' data-ref="llvm::RegisterBankInfo::PartialMapping::RegBank" data-ref-filename="llvm..RegisterBankInfo..PartialMapping..RegBank">RegBank</a>;</td></tr>
<tr><th id="1537">1537</th><td>  <b>if</b> (<a class="local col4 ref" href="#334DstBank" title='DstBank' data-ref="334DstBank" data-ref-filename="334DstBank">DstBank</a> == &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBank" title='llvm::AMDGPU::VGPRRegBank' data-ref="llvm::AMDGPU::VGPRRegBank" data-ref-filename="llvm..AMDGPU..VGPRRegBank">VGPRRegBank</a>) {</td></tr>
<tr><th id="1538">1538</th><td>    <b>if</b> (<a class="local col2 ref" href="#332Ty" title='Ty' data-ref="332Ty" data-ref-filename="332Ty">Ty</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="local col3 ref" href="#333S32" title='S32' data-ref="333S32" data-ref-filename="333S32">S32</a>)</td></tr>
<tr><th id="1539">1539</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1540">1540</th><td></td></tr>
<tr><th id="1541">1541</th><td>    <i>// TODO: 64-bit version is scalar only, so we need to expand this.</i></td></tr>
<tr><th id="1542">1542</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1543">1543</th><td>  }</td></tr>
<tr><th id="1544">1544</th><td></td></tr>
<tr><th id="1545">1545</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="335SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="335SrcReg" data-ref-filename="335SrcReg">SrcReg</dfn> = <a class="local col9 ref" href="#329MI" title='MI' data-ref="329MI" data-ref-filename="329MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1546">1546</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="336OffsetReg" title='OffsetReg' data-type='llvm::Register' data-ref="336OffsetReg" data-ref-filename="336OffsetReg">OffsetReg</dfn> = <a class="local col9 ref" href="#329MI" title='MI' data-ref="329MI" data-ref-filename="329MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1547">1547</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="337WidthReg" title='WidthReg' data-type='llvm::Register' data-ref="337WidthReg" data-ref-filename="337WidthReg">WidthReg</dfn> = <a class="local col9 ref" href="#329MI" title='MI' data-ref="329MI" data-ref-filename="329MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1548">1548</th><td></td></tr>
<tr><th id="1549">1549</th><td>  <i>// The scalar form packs the offset and width in a single operand.</i></td></tr>
<tr><th id="1550">1550</th><td></td></tr>
<tr><th id="1551">1551</th><td>  <a class="tu type" href="#(anonymousnamespace)::ApplyRegBankMapping" title='(anonymous namespace)::ApplyRegBankMapping' data-ref="(anonymousnamespace)::ApplyRegBankMapping" data-ref-filename="(anonymousnamespace)..ApplyRegBankMapping">ApplyRegBankMapping</a> <dfn class="local col8 decl" id="338ApplyBank" title='ApplyBank' data-type='(anonymous namespace)::ApplyRegBankMapping' data-ref="338ApplyBank" data-ref-filename="338ApplyBank">ApplyBank</dfn><a class="tu ref fn" href="#_ZN12_GLOBAL__N_119ApplyRegBankMappingC1ERKN4llvm22AMDGPURegisterBankInfoERNS1_19MachineRegisterInfoEPKNS1_12RegisterBankE" title='(anonymous namespace)::ApplyRegBankMapping::ApplyRegBankMapping' data-use='c' data-ref="_ZN12_GLOBAL__N_119ApplyRegBankMappingC1ERKN4llvm22AMDGPURegisterBankInfoERNS1_19MachineRegisterInfoEPKNS1_12RegisterBankE" data-ref-filename="_ZN12_GLOBAL__N_119ApplyRegBankMappingC1ERKN4llvm22AMDGPURegisterBankInfoERNS1_19MachineRegisterInfoEPKNS1_12RegisterBankE">(</a>*<b>this</b>, <a class="local col0 ref" href="#330MRI" title='MRI' data-ref="330MRI" data-ref-filename="330MRI">MRI</a>, &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a>);</td></tr>
<tr><th id="1552">1552</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col9 decl" id="339B" title='B' data-type='llvm::MachineIRBuilder' data-ref="339B" data-ref-filename="339B">B</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrERNS_19GISelChangeObserverE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrERNS_19GISelChangeObserverE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrERNS_19GISelChangeObserverE">(</a><a class="local col9 ref" href="#329MI" title='MI' data-ref="329MI" data-ref-filename="329MI">MI</a>, <a class="local col8 ref" href="#338ApplyBank" title='ApplyBank' data-ref="338ApplyBank" data-ref-filename="338ApplyBank">ApplyBank</a>);</td></tr>
<tr><th id="1553">1553</th><td></td></tr>
<tr><th id="1554">1554</th><td>  <i>// Ensure the high bits are clear to insert the offset.</i></td></tr>
<tr><th id="1555">1555</th><td>  <em>auto</em> <dfn class="local col0 decl" id="340OffsetMask" title='OffsetMask' data-type='llvm::MachineInstrBuilder' data-ref="340OffsetMask" data-ref-filename="340OffsetMask">OffsetMask</dfn> = <a class="local col9 ref" href="#339B" title='B' data-ref="339B" data-ref-filename="339B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col3 ref" href="#333S32" title='S32' data-ref="333S32" data-ref-filename="333S32">S32</a>, <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm16maskTrailingOnesEj" title='llvm::maskTrailingOnes' data-ref="_ZN4llvm16maskTrailingOnesEj" data-ref-filename="_ZN4llvm16maskTrailingOnesEj">maskTrailingOnes</a>&lt;<em>unsigned</em>&gt;(<var>6</var>));</td></tr>
<tr><th id="1556">1556</th><td>  <em>auto</em> <dfn class="local col1 decl" id="341ClampOffset" title='ClampOffset' data-type='llvm::MachineInstrBuilder' data-ref="341ClampOffset" data-ref-filename="341ClampOffset">ClampOffset</dfn> = <a class="local col9 ref" href="#339B" title='B' data-ref="339B" data-ref-filename="339B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildAndERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildAnd' data-ref="_ZN4llvm16MachineIRBuilder8buildAndERKNS_5DstOpERKNS_5SrcOpES6_" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildAndERKNS_5DstOpERKNS_5SrcOpES6_">buildAnd</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col3 ref" href="#333S32" title='S32' data-ref="333S32" data-ref-filename="333S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col6 ref" href="#336OffsetReg" title='OffsetReg' data-ref="336OffsetReg" data-ref-filename="336OffsetReg">OffsetReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col0 ref" href="#340OffsetMask" title='OffsetMask' data-ref="340OffsetMask" data-ref-filename="340OffsetMask">OffsetMask</a>);</td></tr>
<tr><th id="1557">1557</th><td></td></tr>
<tr><th id="1558">1558</th><td>  <i>// Zeros out the low bits, so don't bother clamping the input value.</i></td></tr>
<tr><th id="1559">1559</th><td>  <em>auto</em> <dfn class="local col2 decl" id="342ShiftWidth" title='ShiftWidth' data-type='llvm::MachineInstrBuilder' data-ref="342ShiftWidth" data-ref-filename="342ShiftWidth">ShiftWidth</dfn> = <a class="local col9 ref" href="#339B" title='B' data-ref="339B" data-ref-filename="339B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildShlERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildShl' data-ref="_ZN4llvm16MachineIRBuilder8buildShlERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildShlERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildShl</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col3 ref" href="#333S32" title='S32' data-ref="333S32" data-ref-filename="333S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col7 ref" href="#337WidthReg" title='WidthReg' data-ref="337WidthReg" data-ref-filename="337WidthReg">WidthReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col9 ref" href="#339B" title='B' data-ref="339B" data-ref-filename="339B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col3 ref" href="#333S32" title='S32' data-ref="333S32" data-ref-filename="333S32">S32</a>, <var>16</var>));</td></tr>
<tr><th id="1560">1560</th><td></td></tr>
<tr><th id="1561">1561</th><td>  <i>// Transformation function, pack the offset and width of a BFE into</i></td></tr>
<tr><th id="1562">1562</th><td><i>  // the format expected by the S_BFE_I32 / S_BFE_U32. In the second</i></td></tr>
<tr><th id="1563">1563</th><td><i>  // source, bits [5:0] contain the offset and bits [22:16] the width.</i></td></tr>
<tr><th id="1564">1564</th><td>  <em>auto</em> <dfn class="local col3 decl" id="343MergedInputs" title='MergedInputs' data-type='llvm::MachineInstrBuilder' data-ref="343MergedInputs" data-ref-filename="343MergedInputs">MergedInputs</dfn> = <a class="local col9 ref" href="#339B" title='B' data-ref="339B" data-ref-filename="339B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder7buildOrERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildOr' data-ref="_ZN4llvm16MachineIRBuilder7buildOrERKNS_5DstOpERKNS_5SrcOpES6_" data-ref-filename="_ZN4llvm16MachineIRBuilder7buildOrERKNS_5DstOpERKNS_5SrcOpES6_">buildOr</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col3 ref" href="#333S32" title='S32' data-ref="333S32" data-ref-filename="333S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#341ClampOffset" title='ClampOffset' data-ref="341ClampOffset" data-ref-filename="341ClampOffset">ClampOffset</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col2 ref" href="#342ShiftWidth" title='ShiftWidth' data-ref="342ShiftWidth" data-ref-filename="342ShiftWidth">ShiftWidth</a>);</td></tr>
<tr><th id="1565">1565</th><td></td></tr>
<tr><th id="1566">1566</th><td>  <i>// TODO: It might be worth using a pseudo here to avoid scc clobber and</i></td></tr>
<tr><th id="1567">1567</th><td><i>  // register class constraints.</i></td></tr>
<tr><th id="1568">1568</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="344Opc" title='Opc' data-type='unsigned int' data-ref="344Opc" data-ref-filename="344Opc">Opc</dfn> = <a class="local col2 ref" href="#332Ty" title='Ty' data-ref="332Ty" data-ref-filename="332Ty">Ty</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="local col3 ref" href="#333S32" title='S32' data-ref="333S32" data-ref-filename="333S32">S32</a> ? (<a class="local col8 ref" href="#328Signed" title='Signed' data-ref="328Signed" data-ref-filename="328Signed">Signed</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_BFE_I32" title='llvm::AMDGPU::S_BFE_I32' data-ref="llvm::AMDGPU::S_BFE_I32" data-ref-filename="llvm..AMDGPU..S_BFE_I32">S_BFE_I32</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_BFE_U32" title='llvm::AMDGPU::S_BFE_U32' data-ref="llvm::AMDGPU::S_BFE_U32" data-ref-filename="llvm..AMDGPU..S_BFE_U32">S_BFE_U32</a>) :</td></tr>
<tr><th id="1569">1569</th><td>                             (<a class="local col8 ref" href="#328Signed" title='Signed' data-ref="328Signed" data-ref-filename="328Signed">Signed</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_BFE_I64" title='llvm::AMDGPU::S_BFE_I64' data-ref="llvm::AMDGPU::S_BFE_I64" data-ref-filename="llvm..AMDGPU..S_BFE_I64">S_BFE_I64</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_BFE_U64" title='llvm::AMDGPU::S_BFE_U64' data-ref="llvm::AMDGPU::S_BFE_U64" data-ref-filename="llvm..AMDGPU..S_BFE_U64">S_BFE_U64</a>);</td></tr>
<tr><th id="1570">1570</th><td></td></tr>
<tr><th id="1571">1571</th><td>  <em>auto</em> <dfn class="local col5 decl" id="345MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="345MIB" data-ref-filename="345MIB">MIB</dfn> = <a class="local col9 ref" href="#339B" title='B' data-ref="339B" data-ref-filename="339B">B</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<a class="local col4 ref" href="#344Opc" title='Opc' data-ref="344Opc" data-ref-filename="344Opc">Opc</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col1 ref" href="#331DstReg" title='DstReg' data-ref="331DstReg" data-ref-filename="331DstReg">DstReg</a>}, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col5 ref" href="#335SrcReg" title='SrcReg' data-ref="335SrcReg" data-ref-filename="335SrcReg">SrcReg</a>, <a class="local col3 ref" href="#343MergedInputs" title='MergedInputs' data-ref="343MergedInputs" data-ref-filename="343MergedInputs">MergedInputs</a>});</td></tr>
<tr><th id="1572">1572</th><td>  <b>if</b> (!<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col5 ref" href="#345MIB" title='MIB' data-ref="345MIB" data-ref-filename="345MIB">MIB</a></span>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TII" title='llvm::AMDGPURegisterBankInfo::TII' data-ref="llvm::AMDGPURegisterBankInfo::TII" data-ref-filename="llvm..AMDGPURegisterBankInfo..TII">TII</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>, *<b>this</b>))</td></tr>
<tr><th id="1573">1573</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"failed to constrain BFE"</q>);</td></tr>
<tr><th id="1574">1574</th><td></td></tr>
<tr><th id="1575">1575</th><td>  <a class="local col9 ref" href="#329MI" title='MI' data-ref="329MI" data-ref-filename="329MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1576">1576</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1577">1577</th><td>}</td></tr>
<tr><th id="1578">1578</th><td></td></tr>
<tr><th id="1579">1579</th><td><i  data-doc="_ZL15minMaxToComparej">// FIXME: Duplicated from LegalizerHelper</i></td></tr>
<tr><th id="1580">1580</th><td><em>static</em> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate" data-ref-filename="llvm..CmpInst..Predicate">Predicate</a> <dfn class="tu decl def fn" id="_ZL15minMaxToComparej" title='minMaxToCompare' data-type='CmpInst::Predicate minMaxToCompare(unsigned int Opc)' data-ref="_ZL15minMaxToComparej" data-ref-filename="_ZL15minMaxToComparej">minMaxToCompare</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="346Opc" title='Opc' data-type='unsigned int' data-ref="346Opc" data-ref-filename="346Opc">Opc</dfn>) {</td></tr>
<tr><th id="1581">1581</th><td>  <b>switch</b> (<a class="local col6 ref" href="#346Opc" title='Opc' data-ref="346Opc" data-ref-filename="346Opc">Opc</a>) {</td></tr>
<tr><th id="1582">1582</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#609" title='llvm::TargetOpcode::G_SMIN' data-ref="llvm::TargetOpcode::G_SMIN" data-ref-filename="llvm..TargetOpcode..G_SMIN">G_SMIN</a>:</td></tr>
<tr><th id="1583">1583</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_SLT" title='llvm::CmpInst::ICMP_SLT' data-ref="llvm::CmpInst::ICMP_SLT" data-ref-filename="llvm..CmpInst..ICMP_SLT">ICMP_SLT</a>;</td></tr>
<tr><th id="1584">1584</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#612" title='llvm::TargetOpcode::G_SMAX' data-ref="llvm::TargetOpcode::G_SMAX" data-ref-filename="llvm..TargetOpcode..G_SMAX">G_SMAX</a>:</td></tr>
<tr><th id="1585">1585</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_SGT" title='llvm::CmpInst::ICMP_SGT' data-ref="llvm::CmpInst::ICMP_SGT" data-ref-filename="llvm..CmpInst..ICMP_SGT">ICMP_SGT</a>;</td></tr>
<tr><th id="1586">1586</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#615" title='llvm::TargetOpcode::G_UMIN' data-ref="llvm::TargetOpcode::G_UMIN" data-ref-filename="llvm..TargetOpcode..G_UMIN">G_UMIN</a>:</td></tr>
<tr><th id="1587">1587</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_ULT" title='llvm::CmpInst::ICMP_ULT' data-ref="llvm::CmpInst::ICMP_ULT" data-ref-filename="llvm..CmpInst..ICMP_ULT">ICMP_ULT</a>;</td></tr>
<tr><th id="1588">1588</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#618" title='llvm::TargetOpcode::G_UMAX' data-ref="llvm::TargetOpcode::G_UMAX" data-ref-filename="llvm..TargetOpcode..G_UMAX">G_UMAX</a>:</td></tr>
<tr><th id="1589">1589</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_UGT" title='llvm::CmpInst::ICMP_UGT' data-ref="llvm::CmpInst::ICMP_UGT" data-ref-filename="llvm..CmpInst..ICMP_UGT">ICMP_UGT</a>;</td></tr>
<tr><th id="1590">1590</th><td>  <b>default</b>:</td></tr>
<tr><th id="1591">1591</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"not in integer min/max"</q>);</td></tr>
<tr><th id="1592">1592</th><td>  }</td></tr>
<tr><th id="1593">1593</th><td>}</td></tr>
<tr><th id="1594">1594</th><td></td></tr>
<tr><th id="1595">1595</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL14minMaxToExtendj" title='minMaxToExtend' data-type='unsigned int minMaxToExtend(unsigned int Opc)' data-ref="_ZL14minMaxToExtendj" data-ref-filename="_ZL14minMaxToExtendj">minMaxToExtend</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="347Opc" title='Opc' data-type='unsigned int' data-ref="347Opc" data-ref-filename="347Opc">Opc</dfn>) {</td></tr>
<tr><th id="1596">1596</th><td>  <b>switch</b> (<a class="local col7 ref" href="#347Opc" title='Opc' data-ref="347Opc" data-ref-filename="347Opc">Opc</a>) {</td></tr>
<tr><th id="1597">1597</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#609" title='llvm::TargetOpcode::G_SMIN' data-ref="llvm::TargetOpcode::G_SMIN" data-ref-filename="llvm..TargetOpcode..G_SMIN">G_SMIN</a>:</td></tr>
<tr><th id="1598">1598</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#612" title='llvm::TargetOpcode::G_SMAX' data-ref="llvm::TargetOpcode::G_SMAX" data-ref-filename="llvm..TargetOpcode..G_SMAX">G_SMAX</a>:</td></tr>
<tr><th id="1599">1599</th><td>    <b>return</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#395" title='llvm::TargetOpcode::G_SEXT' data-ref="llvm::TargetOpcode::G_SEXT" data-ref-filename="llvm..TargetOpcode..G_SEXT">G_SEXT</a>;</td></tr>
<tr><th id="1600">1600</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#615" title='llvm::TargetOpcode::G_UMIN' data-ref="llvm::TargetOpcode::G_UMIN" data-ref-filename="llvm..TargetOpcode..G_UMIN">G_UMIN</a>:</td></tr>
<tr><th id="1601">1601</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#618" title='llvm::TargetOpcode::G_UMAX' data-ref="llvm::TargetOpcode::G_UMAX" data-ref-filename="llvm..TargetOpcode..G_UMAX">G_UMAX</a>:</td></tr>
<tr><th id="1602">1602</th><td>    <b>return</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#399" title='llvm::TargetOpcode::G_ZEXT' data-ref="llvm::TargetOpcode::G_ZEXT" data-ref-filename="llvm..TargetOpcode..G_ZEXT">G_ZEXT</a>;</td></tr>
<tr><th id="1603">1603</th><td>  <b>default</b>:</td></tr>
<tr><th id="1604">1604</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"not in integer min/max"</q>);</td></tr>
<tr><th id="1605">1605</th><td>  }</td></tr>
<tr><th id="1606">1606</th><td>}</td></tr>
<tr><th id="1607">1607</th><td></td></tr>
<tr><th id="1608">1608</th><td><i  data-doc="_ZL16unpackV2S16ToS32RN4llvm16MachineIRBuilderENS_8RegisterEj">// Emit a legalized extension from &lt;2 x s16&gt; to 2 32-bit components, avoiding</i></td></tr>
<tr><th id="1609">1609</th><td><i  data-doc="_ZL16unpackV2S16ToS32RN4llvm16MachineIRBuilderENS_8RegisterEj">// any illegal vector extend or unmerge operations.</i></td></tr>
<tr><th id="1610">1610</th><td><em>static</em> <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>&gt;</td></tr>
<tr><th id="1611">1611</th><td><dfn class="tu decl def fn" id="_ZL16unpackV2S16ToS32RN4llvm16MachineIRBuilderENS_8RegisterEj" title='unpackV2S16ToS32' data-type='std::pair&lt;Register, Register&gt; unpackV2S16ToS32(llvm::MachineIRBuilder &amp; B, llvm::Register Src, unsigned int ExtOpcode)' data-ref="_ZL16unpackV2S16ToS32RN4llvm16MachineIRBuilderENS_8RegisterEj" data-ref-filename="_ZL16unpackV2S16ToS32RN4llvm16MachineIRBuilderENS_8RegisterEj">unpackV2S16ToS32</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col8 decl" id="348B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="348B" data-ref-filename="348B">B</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="349Src" title='Src' data-type='llvm::Register' data-ref="349Src" data-ref-filename="349Src">Src</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="350ExtOpcode" title='ExtOpcode' data-type='unsigned int' data-ref="350ExtOpcode" data-ref-filename="350ExtOpcode">ExtOpcode</dfn>) {</td></tr>
<tr><th id="1612">1612</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="351S32" title='S32' data-type='const llvm::LLT' data-ref="351S32" data-ref-filename="351S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="1613">1613</th><td>  <em>auto</em> <dfn class="local col2 decl" id="352Bitcast" title='Bitcast' data-type='llvm::MachineInstrBuilder' data-ref="352Bitcast" data-ref-filename="352Bitcast">Bitcast</dfn> = <a class="local col8 ref" href="#348B" title='B' data-ref="348B" data-ref-filename="348B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildBitcastERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildBitcast' data-ref="_ZN4llvm16MachineIRBuilder12buildBitcastERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildBitcastERKNS_5DstOpERKNS_5SrcOpE">buildBitcast</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col1 ref" href="#351S32" title='S32' data-ref="351S32" data-ref-filename="351S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col9 ref" href="#349Src" title='Src' data-ref="349Src" data-ref-filename="349Src">Src</a>);</td></tr>
<tr><th id="1614">1614</th><td></td></tr>
<tr><th id="1615">1615</th><td>  <b>if</b> (<a class="local col0 ref" href="#350ExtOpcode" title='ExtOpcode' data-ref="350ExtOpcode" data-ref-filename="350ExtOpcode">ExtOpcode</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#395" title='llvm::TargetOpcode::G_SEXT' data-ref="llvm::TargetOpcode::G_SEXT" data-ref-filename="llvm..TargetOpcode..G_SEXT">G_SEXT</a>) {</td></tr>
<tr><th id="1616">1616</th><td>    <em>auto</em> <dfn class="local col3 decl" id="353ExtLo" title='ExtLo' data-type='llvm::MachineInstrBuilder' data-ref="353ExtLo" data-ref-filename="353ExtLo">ExtLo</dfn> = <a class="local col8 ref" href="#348B" title='B' data-ref="348B" data-ref-filename="348B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder14buildSExtInRegERKNS_5DstOpERKNS_5SrcOpEl" title='llvm::MachineIRBuilder::buildSExtInReg' data-ref="_ZN4llvm16MachineIRBuilder14buildSExtInRegERKNS_5DstOpERKNS_5SrcOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildSExtInRegERKNS_5DstOpERKNS_5SrcOpEl">buildSExtInReg</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col1 ref" href="#351S32" title='S32' data-ref="351S32" data-ref-filename="351S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col2 ref" href="#352Bitcast" title='Bitcast' data-ref="352Bitcast" data-ref-filename="352Bitcast">Bitcast</a>, <var>16</var>);</td></tr>
<tr><th id="1617">1617</th><td>    <em>auto</em> <dfn class="local col4 decl" id="354ShiftHi" title='ShiftHi' data-type='llvm::MachineInstrBuilder' data-ref="354ShiftHi" data-ref-filename="354ShiftHi">ShiftHi</dfn> = <a class="local col8 ref" href="#348B" title='B' data-ref="348B" data-ref-filename="348B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildAShrERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildAShr' data-ref="_ZN4llvm16MachineIRBuilder9buildAShrERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildAShrERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildAShr</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col1 ref" href="#351S32" title='S32' data-ref="351S32" data-ref-filename="351S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col2 ref" href="#352Bitcast" title='Bitcast' data-ref="352Bitcast" data-ref-filename="352Bitcast">Bitcast</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col8 ref" href="#348B" title='B' data-ref="348B" data-ref-filename="348B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col1 ref" href="#351S32" title='S32' data-ref="351S32" data-ref-filename="351S32">S32</a>, <var>16</var>));</td></tr>
<tr><th id="1618">1618</th><td>    <b>return</b> <span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<a class="local col3 ref" href="#353ExtLo" title='ExtLo' data-ref="353ExtLo" data-ref-filename="353ExtLo">ExtLo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>), <a class="local col4 ref" href="#354ShiftHi" title='ShiftHi' data-ref="354ShiftHi" data-ref-filename="354ShiftHi">ShiftHi</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>));</td></tr>
<tr><th id="1619">1619</th><td>  }</td></tr>
<tr><th id="1620">1620</th><td></td></tr>
<tr><th id="1621">1621</th><td>  <em>auto</em> <dfn class="local col5 decl" id="355ShiftHi" title='ShiftHi' data-type='llvm::MachineInstrBuilder' data-ref="355ShiftHi" data-ref-filename="355ShiftHi">ShiftHi</dfn> = <a class="local col8 ref" href="#348B" title='B' data-ref="348B" data-ref-filename="348B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildLShrERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildLShr' data-ref="_ZN4llvm16MachineIRBuilder9buildLShrERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildLShrERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildLShr</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col1 ref" href="#351S32" title='S32' data-ref="351S32" data-ref-filename="351S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col2 ref" href="#352Bitcast" title='Bitcast' data-ref="352Bitcast" data-ref-filename="352Bitcast">Bitcast</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col8 ref" href="#348B" title='B' data-ref="348B" data-ref-filename="348B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col1 ref" href="#351S32" title='S32' data-ref="351S32" data-ref-filename="351S32">S32</a>, <var>16</var>));</td></tr>
<tr><th id="1622">1622</th><td>  <b>if</b> (<a class="local col0 ref" href="#350ExtOpcode" title='ExtOpcode' data-ref="350ExtOpcode" data-ref-filename="350ExtOpcode">ExtOpcode</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#399" title='llvm::TargetOpcode::G_ZEXT' data-ref="llvm::TargetOpcode::G_ZEXT" data-ref-filename="llvm..TargetOpcode..G_ZEXT">G_ZEXT</a>) {</td></tr>
<tr><th id="1623">1623</th><td>    <em>auto</em> <dfn class="local col6 decl" id="356ExtLo" title='ExtLo' data-type='llvm::MachineInstrBuilder' data-ref="356ExtLo" data-ref-filename="356ExtLo">ExtLo</dfn> = <a class="local col8 ref" href="#348B" title='B' data-ref="348B" data-ref-filename="348B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildAndERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildAnd' data-ref="_ZN4llvm16MachineIRBuilder8buildAndERKNS_5DstOpERKNS_5SrcOpES6_" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildAndERKNS_5DstOpERKNS_5SrcOpES6_">buildAnd</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col1 ref" href="#351S32" title='S32' data-ref="351S32" data-ref-filename="351S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col2 ref" href="#352Bitcast" title='Bitcast' data-ref="352Bitcast" data-ref-filename="352Bitcast">Bitcast</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col8 ref" href="#348B" title='B' data-ref="348B" data-ref-filename="348B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col1 ref" href="#351S32" title='S32' data-ref="351S32" data-ref-filename="351S32">S32</a>, <var>0xffff</var>));</td></tr>
<tr><th id="1624">1624</th><td>    <b>return</b> <span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<a class="local col6 ref" href="#356ExtLo" title='ExtLo' data-ref="356ExtLo" data-ref-filename="356ExtLo">ExtLo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>), <a class="local col5 ref" href="#355ShiftHi" title='ShiftHi' data-ref="355ShiftHi" data-ref-filename="355ShiftHi">ShiftHi</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>));</td></tr>
<tr><th id="1625">1625</th><td>  }</td></tr>
<tr><th id="1626">1626</th><td></td></tr>
<tr><th id="1627">1627</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(ExtOpcode == TargetOpcode::G_ANYEXT);</td></tr>
<tr><th id="1628">1628</th><td>  <b>return</b> <span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<a class="local col2 ref" href="#352Bitcast" title='Bitcast' data-ref="352Bitcast" data-ref-filename="352Bitcast">Bitcast</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>), <a class="local col5 ref" href="#355ShiftHi" title='ShiftHi' data-ref="355ShiftHi" data-ref-filename="355ShiftHi">ShiftHi</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>));</td></tr>
<tr><th id="1629">1629</th><td>}</td></tr>
<tr><th id="1630">1630</th><td></td></tr>
<tr><th id="1631">1631</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="tu decl def fn" id="_ZL25buildExpandedScalarMinMaxRN4llvm16MachineIRBuilderENS_7CmpInst9PredicateENS_8RegisterES4_S4_" title='buildExpandedScalarMinMax' data-type='llvm::MachineInstr * buildExpandedScalarMinMax(llvm::MachineIRBuilder &amp; B, CmpInst::Predicate Pred, llvm::Register Dst, llvm::Register Src0, llvm::Register Src1)' data-ref="_ZL25buildExpandedScalarMinMaxRN4llvm16MachineIRBuilderENS_7CmpInst9PredicateENS_8RegisterES4_S4_" data-ref-filename="_ZL25buildExpandedScalarMinMaxRN4llvm16MachineIRBuilderENS_7CmpInst9PredicateENS_8RegisterES4_S4_">buildExpandedScalarMinMax</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col7 decl" id="357B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="357B" data-ref-filename="357B">B</dfn>,</td></tr>
<tr><th id="1632">1632</th><td>                                               <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate" data-ref-filename="llvm..CmpInst..Predicate">Predicate</a> <dfn class="local col8 decl" id="358Pred" title='Pred' data-type='CmpInst::Predicate' data-ref="358Pred" data-ref-filename="358Pred">Pred</dfn>,</td></tr>
<tr><th id="1633">1633</th><td>                                               <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="359Dst" title='Dst' data-type='llvm::Register' data-ref="359Dst" data-ref-filename="359Dst">Dst</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="360Src0" title='Src0' data-type='llvm::Register' data-ref="360Src0" data-ref-filename="360Src0">Src0</dfn>,</td></tr>
<tr><th id="1634">1634</th><td>                                               <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="361Src1" title='Src1' data-type='llvm::Register' data-ref="361Src1" data-ref-filename="361Src1">Src1</dfn>) {</td></tr>
<tr><th id="1635">1635</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="362CmpType" title='CmpType' data-type='const llvm::LLT' data-ref="362CmpType" data-ref-filename="362CmpType">CmpType</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="1636">1636</th><td>  <em>auto</em> <dfn class="local col3 decl" id="363Cmp" title='Cmp' data-type='llvm::MachineInstrBuilder' data-ref="363Cmp" data-ref-filename="363Cmp">Cmp</dfn> = <a class="local col7 ref" href="#357B" title='B' data-ref="357B" data-ref-filename="357B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_" title='llvm::MachineIRBuilder::buildICmp' data-ref="_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_">buildICmp</a>(<a class="local col8 ref" href="#358Pred" title='Pred' data-ref="358Pred" data-ref-filename="358Pred">Pred</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col2 ref" href="#362CmpType" title='CmpType' data-ref="362CmpType" data-ref-filename="362CmpType">CmpType</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col0 ref" href="#360Src0" title='Src0' data-ref="360Src0" data-ref-filename="360Src0">Src0</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col1 ref" href="#361Src1" title='Src1' data-ref="361Src1" data-ref-filename="361Src1">Src1</a>);</td></tr>
<tr><th id="1637">1637</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col7 ref" href="#357B" title='B' data-ref="357B" data-ref-filename="357B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildSelect' data-ref="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE">buildSelect</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col9 ref" href="#359Dst" title='Dst' data-ref="359Dst" data-ref-filename="359Dst">Dst</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col3 ref" href="#363Cmp" title='Cmp' data-ref="363Cmp" data-ref-filename="363Cmp">Cmp</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col0 ref" href="#360Src0" title='Src0' data-ref="360Src0" data-ref-filename="360Src0">Src0</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col1 ref" href="#361Src1" title='Src1' data-ref="361Src1" data-ref-filename="361Src1">Src1</a>);</td></tr>
<tr><th id="1638">1638</th><td>}</td></tr>
<tr><th id="1639">1639</th><td></td></tr>
<tr><th id="1640">1640</th><td><i>// FIXME: Duplicated from LegalizerHelper, except changing the boolean type.</i></td></tr>
<tr><th id="1641">1641</th><td><em>void</em> <a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo" data-ref-filename="llvm..AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm22AMDGPURegisterBankInfo17lowerScalarMinMaxERNS_16MachineIRBuilderERNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::lowerScalarMinMax' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo17lowerScalarMinMaxERNS_16MachineIRBuilderERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo17lowerScalarMinMaxERNS_16MachineIRBuilderERNS_12MachineInstrE">lowerScalarMinMax</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col4 decl" id="364B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="364B" data-ref-filename="364B">B</dfn>,</td></tr>
<tr><th id="1642">1642</th><td>                                               <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="365MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="365MI" data-ref-filename="365MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1643">1643</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="366Dst" title='Dst' data-type='llvm::Register' data-ref="366Dst" data-ref-filename="366Dst">Dst</dfn> = <a class="local col5 ref" href="#365MI" title='MI' data-ref="365MI" data-ref-filename="365MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1644">1644</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="367Src0" title='Src0' data-type='llvm::Register' data-ref="367Src0" data-ref-filename="367Src0">Src0</dfn> = <a class="local col5 ref" href="#365MI" title='MI' data-ref="365MI" data-ref-filename="365MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1645">1645</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="368Src1" title='Src1' data-type='llvm::Register' data-ref="368Src1" data-ref-filename="368Src1">Src1</dfn> = <a class="local col5 ref" href="#365MI" title='MI' data-ref="365MI" data-ref-filename="365MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1646">1646</th><td></td></tr>
<tr><th id="1647">1647</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate" data-ref-filename="llvm..CmpInst..Predicate">Predicate</a> <dfn class="local col9 decl" id="369Pred" title='Pred' data-type='const CmpInst::Predicate' data-ref="369Pred" data-ref-filename="369Pred">Pred</dfn> = <a class="tu ref fn" href="#_ZL15minMaxToComparej" title='minMaxToCompare' data-use='c' data-ref="_ZL15minMaxToComparej" data-ref-filename="_ZL15minMaxToComparej">minMaxToCompare</a>(<a class="local col5 ref" href="#365MI" title='MI' data-ref="365MI" data-ref-filename="365MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="1648">1648</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="370Sel" title='Sel' data-type='llvm::MachineInstr *' data-ref="370Sel" data-ref-filename="370Sel">Sel</dfn> = <a class="tu ref fn" href="#_ZL25buildExpandedScalarMinMaxRN4llvm16MachineIRBuilderENS_7CmpInst9PredicateENS_8RegisterES4_S4_" title='buildExpandedScalarMinMax' data-use='c' data-ref="_ZL25buildExpandedScalarMinMaxRN4llvm16MachineIRBuilderENS_7CmpInst9PredicateENS_8RegisterES4_S4_" data-ref-filename="_ZL25buildExpandedScalarMinMaxRN4llvm16MachineIRBuilderENS_7CmpInst9PredicateENS_8RegisterES4_S4_">buildExpandedScalarMinMax</a>(<span class='refarg'><a class="local col4 ref" href="#364B" title='B' data-ref="364B" data-ref-filename="364B">B</a></span>, <a class="local col9 ref" href="#369Pred" title='Pred' data-ref="369Pred" data-ref-filename="369Pred">Pred</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#366Dst" title='Dst' data-ref="366Dst" data-ref-filename="366Dst">Dst</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#367Src0" title='Src0' data-ref="367Src0" data-ref-filename="367Src0">Src0</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#368Src1" title='Src1' data-ref="368Src1" data-ref-filename="368Src1">Src1</a>);</td></tr>
<tr><th id="1649">1649</th><td></td></tr>
<tr><th id="1650">1650</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="371CmpReg" title='CmpReg' data-type='llvm::Register' data-ref="371CmpReg" data-ref-filename="371CmpReg">CmpReg</dfn> = <a class="local col0 ref" href="#370Sel" title='Sel' data-ref="370Sel" data-ref-filename="370Sel">Sel</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1651">1651</th><td>  <a class="local col4 ref" href="#364B" title='B' data-ref="364B" data-ref-filename="364B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#371CmpReg" title='CmpReg' data-ref="371CmpReg" data-ref-filename="371CmpReg">CmpReg</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a>);</td></tr>
<tr><th id="1652">1652</th><td>  <a class="local col5 ref" href="#365MI" title='MI' data-ref="365MI" data-ref-filename="365MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1653">1653</th><td>}</td></tr>
<tr><th id="1654">1654</th><td></td></tr>
<tr><th id="1655">1655</th><td><i  data-doc="_ZL24substituteSimpleCopyRegsRKN4llvm16RegisterBankInfo14OperandsMapperEj">// For cases where only a single copy is inserted for matching register banks.</i></td></tr>
<tr><th id="1656">1656</th><td><i  data-doc="_ZL24substituteSimpleCopyRegsRKN4llvm16RegisterBankInfo14OperandsMapperEj">// Replace the register in the instruction operand</i></td></tr>
<tr><th id="1657">1657</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL24substituteSimpleCopyRegsRKN4llvm16RegisterBankInfo14OperandsMapperEj" title='substituteSimpleCopyRegs' data-type='bool substituteSimpleCopyRegs(const AMDGPURegisterBankInfo::OperandsMapper &amp; OpdMapper, unsigned int OpIdx)' data-ref="_ZL24substituteSimpleCopyRegsRKN4llvm16RegisterBankInfo14OperandsMapperEj" data-ref-filename="_ZL24substituteSimpleCopyRegsRKN4llvm16RegisterBankInfo14OperandsMapperEj">substituteSimpleCopyRegs</dfn>(</td></tr>
<tr><th id="1658">1658</th><td>  <em>const</em> <a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo" data-ref-filename="llvm..AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper" title='llvm::RegisterBankInfo::OperandsMapper' data-ref="llvm::RegisterBankInfo::OperandsMapper" data-ref-filename="llvm..RegisterBankInfo..OperandsMapper">OperandsMapper</a> &amp;<dfn class="local col2 decl" id="372OpdMapper" title='OpdMapper' data-type='const AMDGPURegisterBankInfo::OperandsMapper &amp;' data-ref="372OpdMapper" data-ref-filename="372OpdMapper">OpdMapper</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="373OpIdx" title='OpIdx' data-type='unsigned int' data-ref="373OpIdx" data-ref-filename="373OpIdx">OpIdx</dfn>) {</td></tr>
<tr><th id="1659">1659</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>1</var>&gt; <dfn class="local col4 decl" id="374SrcReg" title='SrcReg' data-type='SmallVector&lt;unsigned int, 1&gt;' data-ref="374SrcReg" data-ref-filename="374SrcReg">SrcReg</dfn><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE" data-ref-filename="_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE">(</a><a class="local col2 ref" href="#372OpdMapper" title='OpdMapper' data-ref="372OpdMapper" data-ref-filename="372OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb" title='llvm::RegisterBankInfo::OperandsMapper::getVRegs' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb">getVRegs</a>(<a class="local col3 ref" href="#373OpIdx" title='OpIdx' data-ref="373OpIdx" data-ref-filename="373OpIdx">OpIdx</a>));</td></tr>
<tr><th id="1660">1660</th><td>  <b>if</b> (!<a class="local col4 ref" href="#374SrcReg" title='SrcReg' data-ref="374SrcReg" data-ref-filename="374SrcReg">SrcReg</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="1661">1661</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SrcReg.size() == <var>1</var>);</td></tr>
<tr><th id="1662">1662</th><td>    <a class="local col2 ref" href="#372OpdMapper" title='OpdMapper' data-ref="372OpdMapper" data-ref-filename="372OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper5getMIEv" title='llvm::RegisterBankInfo::OperandsMapper::getMI' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper5getMIEv" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper5getMIEv">getMI</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#373OpIdx" title='OpIdx' data-ref="373OpIdx" data-ref-filename="373OpIdx">OpIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#374SrcReg" title='SrcReg' data-ref="374SrcReg" data-ref-filename="374SrcReg">SrcReg</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>);</td></tr>
<tr><th id="1663">1663</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1664">1664</th><td>  }</td></tr>
<tr><th id="1665">1665</th><td></td></tr>
<tr><th id="1666">1666</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1667">1667</th><td>}</td></tr>
<tr><th id="1668">1668</th><td></td></tr>
<tr><th id="1669">1669</th><td><i class="doc">/// Handle register layout difference for f16 images for some subtargets.</i></td></tr>
<tr><th id="1670">1670</th><td><a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo" data-ref-filename="llvm..AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm22AMDGPURegisterBankInfo14handleD16VDataERNS_16MachineIRBuilderERNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::AMDGPURegisterBankInfo::handleD16VData' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo14handleD16VDataERNS_16MachineIRBuilderERNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo14handleD16VDataERNS_16MachineIRBuilderERNS_19MachineRegisterInfoENS_8RegisterE">handleD16VData</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col5 decl" id="375B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="375B" data-ref-filename="375B">B</dfn>,</td></tr>
<tr><th id="1671">1671</th><td>                                                <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="376MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="376MRI" data-ref-filename="376MRI">MRI</dfn>,</td></tr>
<tr><th id="1672">1672</th><td>                                                <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="377Reg" title='Reg' data-type='llvm::Register' data-ref="377Reg" data-ref-filename="377Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="1673">1673</th><td>  <b>if</b> (!<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::Subtarget" title='llvm::AMDGPURegisterBankInfo::Subtarget' data-ref="llvm::AMDGPURegisterBankInfo::Subtarget" data-ref-filename="llvm..AMDGPURegisterBankInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget18hasUnpackedD16VMemEv" title='llvm::GCNSubtarget::hasUnpackedD16VMem' data-ref="_ZNK4llvm12GCNSubtarget18hasUnpackedD16VMemEv" data-ref-filename="_ZNK4llvm12GCNSubtarget18hasUnpackedD16VMemEv">hasUnpackedD16VMem</a>())</td></tr>
<tr><th id="1674">1674</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1EOS0_" data-ref-filename="_ZN4llvm8RegisterC1EOS0_"></a><a class="local col7 ref" href="#377Reg" title='Reg' data-ref="377Reg" data-ref-filename="377Reg">Reg</a>;</td></tr>
<tr><th id="1675">1675</th><td></td></tr>
<tr><th id="1676">1676</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col8 decl" id="378S16" title='S16' data-type='const llvm::LLT' data-ref="378S16" data-ref-filename="378S16">S16</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>16</var>);</td></tr>
<tr><th id="1677">1677</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="379StoreVT" title='StoreVT' data-type='llvm::LLT' data-ref="379StoreVT" data-ref-filename="379StoreVT">StoreVT</dfn> = <a class="local col6 ref" href="#376MRI" title='MRI' data-ref="376MRI" data-ref-filename="376MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#377Reg" title='Reg' data-ref="377Reg" data-ref-filename="377Reg">Reg</a>);</td></tr>
<tr><th id="1678">1678</th><td>  <b>if</b> (!<a class="local col9 ref" href="#379StoreVT" title='StoreVT' data-ref="379StoreVT" data-ref-filename="379StoreVT">StoreVT</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>() || <a class="local col9 ref" href="#379StoreVT" title='StoreVT' data-ref="379StoreVT" data-ref-filename="379StoreVT">StoreVT</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getElementTypeEv" title='llvm::LLT::getElementType' data-ref="_ZNK4llvm3LLT14getElementTypeEv" data-ref-filename="_ZNK4llvm3LLT14getElementTypeEv">getElementType</a>() <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_" data-ref-filename="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="local col8 ref" href="#378S16" title='S16' data-ref="378S16" data-ref-filename="378S16">S16</a>)</td></tr>
<tr><th id="1679">1679</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1EOS0_" data-ref-filename="_ZN4llvm8RegisterC1EOS0_"></a><a class="local col7 ref" href="#377Reg" title='Reg' data-ref="377Reg" data-ref-filename="377Reg">Reg</a>;</td></tr>
<tr><th id="1680">1680</th><td></td></tr>
<tr><th id="1681">1681</th><td>  <em>auto</em> <dfn class="local col0 decl" id="380Unmerge" title='Unmerge' data-type='llvm::MachineInstrBuilder' data-ref="380Unmerge" data-ref-filename="380Unmerge">Unmerge</dfn> = <a class="local col5 ref" href="#375B" title='B' data-ref="375B" data-ref-filename="375B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildUnmerge' data-ref="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE">buildUnmerge</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#378S16" title='S16' data-ref="378S16" data-ref-filename="378S16">S16</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col7 ref" href="#377Reg" title='Reg' data-ref="377Reg" data-ref-filename="377Reg">Reg</a>);</td></tr>
<tr><th id="1682">1682</th><td></td></tr>
<tr><th id="1683">1683</th><td></td></tr>
<tr><th id="1684">1684</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="381WideRegs" title='WideRegs' data-type='SmallVector&lt;llvm::Register, 4&gt;' data-ref="381WideRegs" data-ref-filename="381WideRegs">WideRegs</dfn>;</td></tr>
<tr><th id="1685">1685</th><td>  <b>for</b> (<em>int</em> <dfn class="local col2 decl" id="382I" title='I' data-type='int' data-ref="382I" data-ref-filename="382I">I</dfn> = <var>0</var>, <dfn class="local col3 decl" id="383E" title='E' data-type='int' data-ref="383E" data-ref-filename="383E">E</dfn> = <a class="local col0 ref" href="#380Unmerge" title='Unmerge' data-ref="380Unmerge" data-ref-filename="380Unmerge">Unmerge</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>; <a class="local col2 ref" href="#382I" title='I' data-ref="382I" data-ref-filename="382I">I</a> != <a class="local col3 ref" href="#383E" title='E' data-ref="383E" data-ref-filename="383E">E</a>; ++<a class="local col2 ref" href="#382I" title='I' data-ref="382I" data-ref-filename="382I">I</a>)</td></tr>
<tr><th id="1686">1686</th><td>    <a class="local col1 ref" href="#381WideRegs" title='WideRegs' data-ref="381WideRegs" data-ref-filename="381WideRegs">WideRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col0 ref" href="#380Unmerge" title='Unmerge' data-ref="380Unmerge" data-ref-filename="380Unmerge">Unmerge</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<a class="local col2 ref" href="#382I" title='I' data-ref="382I" data-ref-filename="382I">I</a>));</td></tr>
<tr><th id="1687">1687</th><td></td></tr>
<tr><th id="1688">1688</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col4 decl" id="384S32" title='S32' data-type='const llvm::LLT' data-ref="384S32" data-ref-filename="384S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="1689">1689</th><td>  <em>int</em> <dfn class="local col5 decl" id="385NumElts" title='NumElts' data-type='int' data-ref="385NumElts" data-ref-filename="385NumElts">NumElts</dfn> = <a class="local col9 ref" href="#379StoreVT" title='StoreVT' data-ref="379StoreVT" data-ref-filename="379StoreVT">StoreVT</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv" data-ref-filename="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>();</td></tr>
<tr><th id="1690">1690</th><td></td></tr>
<tr><th id="1691">1691</th><td>  <b>return</b> <a class="local col5 ref" href="#375B" title='B' data-ref="375B" data-ref-filename="375B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" title='llvm::MachineIRBuilder::buildMerge' data-ref="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE">buildMerge</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtS0_" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtS0_" data-ref-filename="_ZN4llvm3LLT6vectorEtS0_">vector</a>(<a class="local col5 ref" href="#385NumElts" title='NumElts' data-ref="385NumElts" data-ref-filename="385NumElts">NumElts</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col4 ref" href="#384S32" title='S32' data-ref="384S32" data-ref-filename="384S32">S32</a>), <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col1 ref" href="#381WideRegs" title='WideRegs' data-ref="381WideRegs" data-ref-filename="381WideRegs">WideRegs</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="1692">1692</th><td>}</td></tr>
<tr><th id="1693">1693</th><td></td></tr>
<tr><th id="1694">1694</th><td><em>static</em> <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="1695">1695</th><td><dfn class="tu decl def fn" id="_ZL25getBaseWithConstantOffsetRN4llvm19MachineRegisterInfoENS_8RegisterE" title='getBaseWithConstantOffset' data-type='std::pair&lt;Register, unsigned int&gt; getBaseWithConstantOffset(llvm::MachineRegisterInfo &amp; MRI, llvm::Register Reg)' data-ref="_ZL25getBaseWithConstantOffsetRN4llvm19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZL25getBaseWithConstantOffsetRN4llvm19MachineRegisterInfoENS_8RegisterE">getBaseWithConstantOffset</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="386MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="386MRI" data-ref-filename="386MRI">MRI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="387Reg" title='Reg' data-type='llvm::Register' data-ref="387Reg" data-ref-filename="387Reg">Reg</dfn>) {</td></tr>
<tr><th id="1696">1696</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col8 decl" id="388Const" title='Const' data-type='int64_t' data-ref="388Const" data-ref-filename="388Const">Const</dfn>;</td></tr>
<tr><th id="1697">1697</th><td>  <b>if</b> (<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_" title='llvm::MIPatternMatch::mi_match' data-ref="_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_" data-ref-filename="_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_">mi_match</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#387Reg" title='Reg' data-ref="387Reg" data-ref-filename="387Reg">Reg</a>, <a class="local col6 ref" href="#386MRI" title='MRI' data-ref="386MRI" data-ref-filename="386MRI">MRI</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch6m_ICstERl" title='llvm::MIPatternMatch::m_ICst' data-ref="_ZN4llvm14MIPatternMatch6m_ICstERl" data-ref-filename="_ZN4llvm14MIPatternMatch6m_ICstERl">m_ICst</a>(<span class='refarg'><a class="local col8 ref" href="#388Const" title='Const' data-ref="388Const" data-ref-filename="388Const">Const</a></span>)))</td></tr>
<tr><th id="1698">1698</th><td>    <b>return</b> <span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej">(</a>), <span class='refarg'><a class="local col8 ref" href="#388Const" title='Const' data-ref="388Const" data-ref-filename="388Const">Const</a></span>);</td></tr>
<tr><th id="1699">1699</th><td></td></tr>
<tr><th id="1700">1700</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col9 decl" id="389Base" title='Base' data-type='llvm::Register' data-ref="389Base" data-ref-filename="389Base">Base</dfn>;</td></tr>
<tr><th id="1701">1701</th><td>  <b>if</b> (<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_" title='llvm::MIPatternMatch::mi_match' data-ref="_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_" data-ref-filename="_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_">mi_match</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#387Reg" title='Reg' data-ref="387Reg" data-ref-filename="387Reg">Reg</a>, <a class="local col6 ref" href="#386MRI" title='MRI' data-ref="386MRI" data-ref-filename="386MRI">MRI</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch6m_GAddERKT_RKT0_" title='llvm::MIPatternMatch::m_GAdd' data-ref="_ZN4llvm14MIPatternMatch6m_GAddERKT_RKT0_" data-ref-filename="_ZN4llvm14MIPatternMatch6m_GAddERKT_RKT0_">m_GAdd</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch5m_RegERNS_8RegisterE" title='llvm::MIPatternMatch::m_Reg' data-ref="_ZN4llvm14MIPatternMatch5m_RegERNS_8RegisterE" data-ref-filename="_ZN4llvm14MIPatternMatch5m_RegERNS_8RegisterE">m_Reg</a>(<span class='refarg'><a class="local col9 ref" href="#389Base" title='Base' data-ref="389Base" data-ref-filename="389Base">Base</a></span>), <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch6m_ICstERl" title='llvm::MIPatternMatch::m_ICst' data-ref="_ZN4llvm14MIPatternMatch6m_ICstERl" data-ref-filename="_ZN4llvm14MIPatternMatch6m_ICstERl">m_ICst</a>(<span class='refarg'><a class="local col8 ref" href="#388Const" title='Const' data-ref="388Const" data-ref-filename="388Const">Const</a></span>))))</td></tr>
<tr><th id="1702">1702</th><td>    <b>return</b> <span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col9 ref" href="#389Base" title='Base' data-ref="389Base" data-ref-filename="389Base">Base</a></span>, <span class='refarg'><a class="local col8 ref" href="#388Const" title='Const' data-ref="388Const" data-ref-filename="388Const">Const</a></span>);</td></tr>
<tr><th id="1703">1703</th><td></td></tr>
<tr><th id="1704">1704</th><td>  <i>// TODO: Handle G_OR used for add case</i></td></tr>
<tr><th id="1705">1705</th><td>  <b>return</b> <span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col7 ref" href="#387Reg" title='Reg' data-ref="387Reg" data-ref-filename="387Reg">Reg</a></span>, <var>0</var>);</td></tr>
<tr><th id="1706">1706</th><td>}</td></tr>
<tr><th id="1707">1707</th><td></td></tr>
<tr><th id="1708">1708</th><td><span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="1709">1709</th><td><a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo" data-ref-filename="llvm..AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm22AMDGPURegisterBankInfo18splitBufferOffsetsERNS_16MachineIRBuilderENS_8RegisterE" title='llvm::AMDGPURegisterBankInfo::splitBufferOffsets' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo18splitBufferOffsetsERNS_16MachineIRBuilderENS_8RegisterE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo18splitBufferOffsetsERNS_16MachineIRBuilderENS_8RegisterE">splitBufferOffsets</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col0 decl" id="390B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="390B" data-ref-filename="390B">B</dfn>,</td></tr>
<tr><th id="1710">1710</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="391OrigOffset" title='OrigOffset' data-type='llvm::Register' data-ref="391OrigOffset" data-ref-filename="391OrigOffset">OrigOffset</dfn>) <em>const</em> {</td></tr>
<tr><th id="1711">1711</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col2 decl" id="392MaxImm" title='MaxImm' data-type='const unsigned int' data-ref="392MaxImm" data-ref-filename="392MaxImm">MaxImm</dfn> = <var>4095</var>;</td></tr>
<tr><th id="1712">1712</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col3 decl" id="393BaseReg" title='BaseReg' data-type='llvm::Register' data-ref="393BaseReg" data-ref-filename="393BaseReg">BaseReg</dfn>;</td></tr>
<tr><th id="1713">1713</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="394ImmOffset" title='ImmOffset' data-type='unsigned int' data-ref="394ImmOffset" data-ref-filename="394ImmOffset">ImmOffset</dfn>;</td></tr>
<tr><th id="1714">1714</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col5 decl" id="395S32" title='S32' data-type='const llvm::LLT' data-ref="395S32" data-ref-filename="395S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="1715">1715</th><td></td></tr>
<tr><th id="1716">1716</th><td>  <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col3 ref" href="#393BaseReg" title='BaseReg' data-ref="393BaseReg" data-ref-filename="393BaseReg">BaseReg</a></span>, <span class='refarg'><a class="local col4 ref" href="#394ImmOffset" title='ImmOffset' data-ref="394ImmOffset" data-ref-filename="394ImmOffset">ImmOffset</a></span>) <span class='ref fn' title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E">=</span> <a class="tu ref fn" href="#_ZL25getBaseWithConstantOffsetRN4llvm19MachineRegisterInfoENS_8RegisterE" title='getBaseWithConstantOffset' data-use='c' data-ref="_ZL25getBaseWithConstantOffsetRN4llvm19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZL25getBaseWithConstantOffsetRN4llvm19MachineRegisterInfoENS_8RegisterE">getBaseWithConstantOffset</a>(<span class='refarg'>*<a class="local col0 ref" href="#390B" title='B' data-ref="390B" data-ref-filename="390B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()</span>,</td></tr>
<tr><th id="1717">1717</th><td>                                                           <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#391OrigOffset" title='OrigOffset' data-ref="391OrigOffset" data-ref-filename="391OrigOffset">OrigOffset</a>);</td></tr>
<tr><th id="1718">1718</th><td></td></tr>
<tr><th id="1719">1719</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="396C1" title='C1' data-type='unsigned int' data-ref="396C1" data-ref-filename="396C1">C1</dfn> = <var>0</var>;</td></tr>
<tr><th id="1720">1720</th><td>  <b>if</b> (<a class="local col4 ref" href="#394ImmOffset" title='ImmOffset' data-ref="394ImmOffset" data-ref-filename="394ImmOffset">ImmOffset</a> != <var>0</var>) {</td></tr>
<tr><th id="1721">1721</th><td>    <i>// If the immediate value is too big for the immoffset field, put the value</i></td></tr>
<tr><th id="1722">1722</th><td><i>    // and -4096 into the immoffset field so that the value that is copied/added</i></td></tr>
<tr><th id="1723">1723</th><td><i>    // for the voffset field is a multiple of 4096, and it stands more chance</i></td></tr>
<tr><th id="1724">1724</th><td><i>    // of being CSEd with the copy/add for another similar load/store.</i></td></tr>
<tr><th id="1725">1725</th><td><i>    // However, do not do that rounding down to a multiple of 4096 if that is a</i></td></tr>
<tr><th id="1726">1726</th><td><i>    // negative number, as it appears to be illegal to have a negative offset</i></td></tr>
<tr><th id="1727">1727</th><td><i>    // in the vgpr, even if adding the immediate offset makes it positive.</i></td></tr>
<tr><th id="1728">1728</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="397Overflow" title='Overflow' data-type='unsigned int' data-ref="397Overflow" data-ref-filename="397Overflow">Overflow</dfn> = <a class="local col4 ref" href="#394ImmOffset" title='ImmOffset' data-ref="394ImmOffset" data-ref-filename="394ImmOffset">ImmOffset</a> &amp; ~<a class="local col2 ref" href="#392MaxImm" title='MaxImm' data-ref="392MaxImm" data-ref-filename="392MaxImm">MaxImm</a>;</td></tr>
<tr><th id="1729">1729</th><td>    <a class="local col4 ref" href="#394ImmOffset" title='ImmOffset' data-ref="394ImmOffset" data-ref-filename="394ImmOffset">ImmOffset</a> -= <a class="local col7 ref" href="#397Overflow" title='Overflow' data-ref="397Overflow" data-ref-filename="397Overflow">Overflow</a>;</td></tr>
<tr><th id="1730">1730</th><td>    <b>if</b> ((<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t" data-ref-filename="int32_t">int32_t</a>)<a class="local col7 ref" href="#397Overflow" title='Overflow' data-ref="397Overflow" data-ref-filename="397Overflow">Overflow</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="1731">1731</th><td>      <a class="local col7 ref" href="#397Overflow" title='Overflow' data-ref="397Overflow" data-ref-filename="397Overflow">Overflow</a> += <a class="local col4 ref" href="#394ImmOffset" title='ImmOffset' data-ref="394ImmOffset" data-ref-filename="394ImmOffset">ImmOffset</a>;</td></tr>
<tr><th id="1732">1732</th><td>      <a class="local col4 ref" href="#394ImmOffset" title='ImmOffset' data-ref="394ImmOffset" data-ref-filename="394ImmOffset">ImmOffset</a> = <var>0</var>;</td></tr>
<tr><th id="1733">1733</th><td>    }</td></tr>
<tr><th id="1734">1734</th><td></td></tr>
<tr><th id="1735">1735</th><td>    <a class="local col6 ref" href="#396C1" title='C1' data-ref="396C1" data-ref-filename="396C1">C1</a> = <a class="local col4 ref" href="#394ImmOffset" title='ImmOffset' data-ref="394ImmOffset" data-ref-filename="394ImmOffset">ImmOffset</a>;</td></tr>
<tr><th id="1736">1736</th><td>    <b>if</b> (<a class="local col7 ref" href="#397Overflow" title='Overflow' data-ref="397Overflow" data-ref-filename="397Overflow">Overflow</a> != <var>0</var>) {</td></tr>
<tr><th id="1737">1737</th><td>      <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#393BaseReg" title='BaseReg' data-ref="393BaseReg" data-ref-filename="393BaseReg">BaseReg</a>)</td></tr>
<tr><th id="1738">1738</th><td>        <a class="local col3 ref" href="#393BaseReg" title='BaseReg' data-ref="393BaseReg" data-ref-filename="393BaseReg">BaseReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col0 ref" href="#390B" title='B' data-ref="390B" data-ref-filename="390B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#395S32" title='S32' data-ref="395S32" data-ref-filename="395S32">S32</a>, <a class="local col7 ref" href="#397Overflow" title='Overflow' data-ref="397Overflow" data-ref-filename="397Overflow">Overflow</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="1739">1739</th><td>      <b>else</b> {</td></tr>
<tr><th id="1740">1740</th><td>        <em>auto</em> <dfn class="local col8 decl" id="398OverflowVal" title='OverflowVal' data-type='llvm::MachineInstrBuilder' data-ref="398OverflowVal" data-ref-filename="398OverflowVal">OverflowVal</dfn> = <a class="local col0 ref" href="#390B" title='B' data-ref="390B" data-ref-filename="390B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#395S32" title='S32' data-ref="395S32" data-ref-filename="395S32">S32</a>, <a class="local col7 ref" href="#397Overflow" title='Overflow' data-ref="397Overflow" data-ref-filename="397Overflow">Overflow</a>);</td></tr>
<tr><th id="1741">1741</th><td>        <a class="local col3 ref" href="#393BaseReg" title='BaseReg' data-ref="393BaseReg" data-ref-filename="393BaseReg">BaseReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col0 ref" href="#390B" title='B' data-ref="390B" data-ref-filename="390B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildAdd' data-ref="_ZN4llvm16MachineIRBuilder8buildAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildAdd</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#395S32" title='S32' data-ref="395S32" data-ref-filename="395S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#393BaseReg" title='BaseReg' data-ref="393BaseReg" data-ref-filename="393BaseReg">BaseReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col8 ref" href="#398OverflowVal" title='OverflowVal' data-ref="398OverflowVal" data-ref-filename="398OverflowVal">OverflowVal</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="1742">1742</th><td>      }</td></tr>
<tr><th id="1743">1743</th><td>    }</td></tr>
<tr><th id="1744">1744</th><td>  }</td></tr>
<tr><th id="1745">1745</th><td></td></tr>
<tr><th id="1746">1746</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#393BaseReg" title='BaseReg' data-ref="393BaseReg" data-ref-filename="393BaseReg">BaseReg</a>)</td></tr>
<tr><th id="1747">1747</th><td>    <a class="local col3 ref" href="#393BaseReg" title='BaseReg' data-ref="393BaseReg" data-ref-filename="393BaseReg">BaseReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col0 ref" href="#390B" title='B' data-ref="390B" data-ref-filename="390B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#395S32" title='S32' data-ref="395S32" data-ref-filename="395S32">S32</a>, <var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="1748">1748</th><td></td></tr>
<tr><th id="1749">1749</th><td>  <b>return</b> <span class='ref fn' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOTL0__OTL0_0_" data-ref-filename="_ZNSt4pairC1EOTL0__OTL0_0_">{</span><a class="local col3 ref" href="#393BaseReg" title='BaseReg' data-ref="393BaseReg" data-ref-filename="393BaseReg">BaseReg</a>, <a class="local col6 ref" href="#396C1" title='C1' data-ref="396C1" data-ref-filename="396C1">C1</a>};</td></tr>
<tr><th id="1750">1750</th><td>}</td></tr>
<tr><th id="1751">1751</th><td></td></tr>
<tr><th id="1752">1752</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL6isZeroN4llvm8RegisterERNS_19MachineRegisterInfoE" title='isZero' data-type='bool isZero(llvm::Register Reg, llvm::MachineRegisterInfo &amp; MRI)' data-ref="_ZL6isZeroN4llvm8RegisterERNS_19MachineRegisterInfoE" data-ref-filename="_ZL6isZeroN4llvm8RegisterERNS_19MachineRegisterInfoE">isZero</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="399Reg" title='Reg' data-type='llvm::Register' data-ref="399Reg" data-ref-filename="399Reg">Reg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="400MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="400MRI" data-ref-filename="400MRI">MRI</dfn>) {</td></tr>
<tr><th id="1753">1753</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col1 decl" id="401C" title='C' data-type='int64_t' data-ref="401C" data-ref-filename="401C">C</dfn>;</td></tr>
<tr><th id="1754">1754</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_" title='llvm::MIPatternMatch::mi_match' data-ref="_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_" data-ref-filename="_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_">mi_match</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#399Reg" title='Reg' data-ref="399Reg" data-ref-filename="399Reg">Reg</a>, <a class="local col0 ref" href="#400MRI" title='MRI' data-ref="400MRI" data-ref-filename="400MRI">MRI</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch6m_ICstERl" title='llvm::MIPatternMatch::m_ICst' data-ref="_ZN4llvm14MIPatternMatch6m_ICstERl" data-ref-filename="_ZN4llvm14MIPatternMatch6m_ICstERl">m_ICst</a>(<span class='refarg'><a class="local col1 ref" href="#401C" title='C' data-ref="401C" data-ref-filename="401C">C</a></span>)) &amp;&amp; <a class="local col1 ref" href="#401C" title='C' data-ref="401C" data-ref-filename="401C">C</a> == <var>0</var>;</td></tr>
<tr><th id="1755">1755</th><td>}</td></tr>
<tr><th id="1756">1756</th><td></td></tr>
<tr><th id="1757">1757</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL10extractGLCj" title='extractGLC' data-type='unsigned int extractGLC(unsigned int CachePolicy)' data-ref="_ZL10extractGLCj" data-ref-filename="_ZL10extractGLCj">extractGLC</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="402CachePolicy" title='CachePolicy' data-type='unsigned int' data-ref="402CachePolicy" data-ref-filename="402CachePolicy">CachePolicy</dfn>) {</td></tr>
<tr><th id="1758">1758</th><td>  <b>return</b> <a class="local col2 ref" href="#402CachePolicy" title='CachePolicy' data-ref="402CachePolicy" data-ref-filename="402CachePolicy">CachePolicy</a> &amp; <var>1</var>;</td></tr>
<tr><th id="1759">1759</th><td>}</td></tr>
<tr><th id="1760">1760</th><td></td></tr>
<tr><th id="1761">1761</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL10extractSLCj" title='extractSLC' data-type='unsigned int extractSLC(unsigned int CachePolicy)' data-ref="_ZL10extractSLCj" data-ref-filename="_ZL10extractSLCj">extractSLC</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="403CachePolicy" title='CachePolicy' data-type='unsigned int' data-ref="403CachePolicy" data-ref-filename="403CachePolicy">CachePolicy</dfn>) {</td></tr>
<tr><th id="1762">1762</th><td>  <b>return</b> (<a class="local col3 ref" href="#403CachePolicy" title='CachePolicy' data-ref="403CachePolicy" data-ref-filename="403CachePolicy">CachePolicy</a> &gt;&gt; <var>1</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="1763">1763</th><td>}</td></tr>
<tr><th id="1764">1764</th><td></td></tr>
<tr><th id="1765">1765</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL10extractDLCj" title='extractDLC' data-type='unsigned int extractDLC(unsigned int CachePolicy)' data-ref="_ZL10extractDLCj" data-ref-filename="_ZL10extractDLCj">extractDLC</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="404CachePolicy" title='CachePolicy' data-type='unsigned int' data-ref="404CachePolicy" data-ref-filename="404CachePolicy">CachePolicy</dfn>) {</td></tr>
<tr><th id="1766">1766</th><td>  <b>return</b> (<a class="local col4 ref" href="#404CachePolicy" title='CachePolicy' data-ref="404CachePolicy" data-ref-filename="404CachePolicy">CachePolicy</a> &gt;&gt; <var>2</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="1767">1767</th><td>}</td></tr>
<tr><th id="1768">1768</th><td></td></tr>
<tr><th id="1769">1769</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *</td></tr>
<tr><th id="1770">1770</th><td><a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo" data-ref-filename="llvm..AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm22AMDGPURegisterBankInfo20selectStoreIntrinsicERNS_16MachineIRBuilderERNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::selectStoreIntrinsic' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo20selectStoreIntrinsicERNS_16MachineIRBuilderERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo20selectStoreIntrinsicERNS_16MachineIRBuilderERNS_12MachineInstrE">selectStoreIntrinsic</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col5 decl" id="405B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="405B" data-ref-filename="405B">B</dfn>,</td></tr>
<tr><th id="1771">1771</th><td>                                             <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="406MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="406MI" data-ref-filename="406MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1772">1772</th><td>   <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="407MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="407MRI" data-ref-filename="407MRI">MRI</dfn> = *<a class="local col5 ref" href="#405B" title='B' data-ref="405B" data-ref-filename="405B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>();</td></tr>
<tr><th id="1773">1773</th><td>  <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_16MachineIRBuilderERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE" title='llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_16MachineIRBuilderERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_16MachineIRBuilderERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE">executeInWaterfallLoop</a>(<span class='refarg'><a class="local col5 ref" href="#405B" title='B' data-ref="405B" data-ref-filename="405B">B</a></span>, <span class='refarg'><a class="local col6 ref" href="#406MI" title='MI' data-ref="406MI" data-ref-filename="406MI">MI</a></span>, <span class='refarg'><a class="local col7 ref" href="#407MRI" title='MRI' data-ref="407MRI" data-ref-filename="407MRI">MRI</a></span>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<var>2</var>, <var>4</var>});</td></tr>
<tr><th id="1774">1774</th><td></td></tr>
<tr><th id="1775">1775</th><td>  <i>// FIXME: DAG lowering brokenly changes opcode based on FP vs. integer.</i></td></tr>
<tr><th id="1776">1776</th><td></td></tr>
<tr><th id="1777">1777</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="408VData" title='VData' data-type='llvm::Register' data-ref="408VData" data-ref-filename="408VData">VData</dfn> = <a class="local col6 ref" href="#406MI" title='MI' data-ref="406MI" data-ref-filename="406MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1778">1778</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="409Ty" title='Ty' data-type='llvm::LLT' data-ref="409Ty" data-ref-filename="409Ty">Ty</dfn> = <a class="local col7 ref" href="#407MRI" title='MRI' data-ref="407MRI" data-ref-filename="407MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#408VData" title='VData' data-ref="408VData" data-ref-filename="408VData">VData</a>);</td></tr>
<tr><th id="1779">1779</th><td></td></tr>
<tr><th id="1780">1780</th><td>  <em>int</em> <dfn class="local col0 decl" id="410EltSize" title='EltSize' data-type='int' data-ref="410EltSize" data-ref-filename="410EltSize">EltSize</dfn> = <a class="local col9 ref" href="#409Ty" title='Ty' data-ref="409Ty" data-ref-filename="409Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT19getScalarSizeInBitsEv" title='llvm::LLT::getScalarSizeInBits' data-ref="_ZNK4llvm3LLT19getScalarSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT19getScalarSizeInBitsEv">getScalarSizeInBits</a>();</td></tr>
<tr><th id="1781">1781</th><td>  <em>int</em> <dfn class="local col1 decl" id="411Size" title='Size' data-type='int' data-ref="411Size" data-ref-filename="411Size">Size</dfn> = <a class="local col9 ref" href="#409Ty" title='Ty' data-ref="409Ty" data-ref-filename="409Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="1782">1782</th><td></td></tr>
<tr><th id="1783">1783</th><td>  <i>// FIXME: Broken integer truncstore.</i></td></tr>
<tr><th id="1784">1784</th><td>  <b>if</b> (<a class="local col0 ref" href="#410EltSize" title='EltSize' data-ref="410EltSize" data-ref-filename="410EltSize">EltSize</a> != <var>32</var>)</td></tr>
<tr><th id="1785">1785</th><td>    <a class="ref fn" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb" data-ref-filename="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"unhandled intrinsic store"</q>);</td></tr>
<tr><th id="1786">1786</th><td></td></tr>
<tr><th id="1787">1787</th><td>  <i>// FIXME: Verifier should enforce 1 MMO for these intrinsics.</i></td></tr>
<tr><th id="1788">1788</th><td>  <em>const</em> <em>int</em> <dfn class="local col2 decl" id="412MemSize" title='MemSize' data-type='const int' data-ref="412MemSize" data-ref-filename="412MemSize">MemSize</dfn> = (*<a class="local col6 ref" href="#406MI" title='MI' data-ref="406MI" data-ref-filename="406MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>())-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand7getSizeEv" title='llvm::MachineMemOperand::getSize' data-ref="_ZNK4llvm17MachineMemOperand7getSizeEv" data-ref-filename="_ZNK4llvm17MachineMemOperand7getSizeEv">getSize</a>();</td></tr>
<tr><th id="1789">1789</th><td></td></tr>
<tr><th id="1790">1790</th><td></td></tr>
<tr><th id="1791">1791</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="413RSrc" title='RSrc' data-type='llvm::Register' data-ref="413RSrc" data-ref-filename="413RSrc">RSrc</dfn> = <a class="local col6 ref" href="#406MI" title='MI' data-ref="406MI" data-ref-filename="406MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1792">1792</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="414VOffset" title='VOffset' data-type='llvm::Register' data-ref="414VOffset" data-ref-filename="414VOffset">VOffset</dfn> = <a class="local col6 ref" href="#406MI" title='MI' data-ref="406MI" data-ref-filename="406MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1793">1793</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="415SOffset" title='SOffset' data-type='llvm::Register' data-ref="415SOffset" data-ref-filename="415SOffset">SOffset</dfn> = <a class="local col6 ref" href="#406MI" title='MI' data-ref="406MI" data-ref-filename="406MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1794">1794</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="416CachePolicy" title='CachePolicy' data-type='unsigned int' data-ref="416CachePolicy" data-ref-filename="416CachePolicy">CachePolicy</dfn> = <a class="local col6 ref" href="#406MI" title='MI' data-ref="406MI" data-ref-filename="406MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>5</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1795">1795</th><td></td></tr>
<tr><th id="1796">1796</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="417ImmOffset" title='ImmOffset' data-type='unsigned int' data-ref="417ImmOffset" data-ref-filename="417ImmOffset">ImmOffset</dfn>;</td></tr>
<tr><th id="1797">1797</th><td>  <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col4 ref" href="#414VOffset" title='VOffset' data-ref="414VOffset" data-ref-filename="414VOffset">VOffset</a></span>, <span class='refarg'><a class="local col7 ref" href="#417ImmOffset" title='ImmOffset' data-ref="417ImmOffset" data-ref-filename="417ImmOffset">ImmOffset</a></span>) <span class='ref fn' title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E">=</span> <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo18splitBufferOffsetsERNS_16MachineIRBuilderENS_8RegisterE" title='llvm::AMDGPURegisterBankInfo::splitBufferOffsets' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo18splitBufferOffsetsERNS_16MachineIRBuilderENS_8RegisterE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo18splitBufferOffsetsERNS_16MachineIRBuilderENS_8RegisterE">splitBufferOffsets</a>(<span class='refarg'><a class="local col5 ref" href="#405B" title='B' data-ref="405B" data-ref-filename="405B">B</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#414VOffset" title='VOffset' data-ref="414VOffset" data-ref-filename="414VOffset">VOffset</a>);</td></tr>
<tr><th id="1798">1798</th><td></td></tr>
<tr><th id="1799">1799</th><td>  <em>const</em> <em>bool</em> <dfn class="local col8 decl" id="418Offen" title='Offen' data-type='const bool' data-ref="418Offen" data-ref-filename="418Offen">Offen</dfn> = !<a class="tu ref fn" href="#_ZL6isZeroN4llvm8RegisterERNS_19MachineRegisterInfoE" title='isZero' data-use='c' data-ref="_ZL6isZeroN4llvm8RegisterERNS_19MachineRegisterInfoE" data-ref-filename="_ZL6isZeroN4llvm8RegisterERNS_19MachineRegisterInfoE">isZero</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#414VOffset" title='VOffset' data-ref="414VOffset" data-ref-filename="414VOffset">VOffset</a>, <span class='refarg'><a class="local col7 ref" href="#407MRI" title='MRI' data-ref="407MRI" data-ref-filename="407MRI">MRI</a></span>);</td></tr>
<tr><th id="1800">1800</th><td></td></tr>
<tr><th id="1801">1801</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="419Opc" title='Opc' data-type='unsigned int' data-ref="419Opc" data-ref-filename="419Opc">Opc</dfn> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_STORE_DWORD_OFFEN_exact" title='llvm::AMDGPU::BUFFER_STORE_DWORD_OFFEN_exact' data-ref="llvm::AMDGPU::BUFFER_STORE_DWORD_OFFEN_exact" data-ref-filename="llvm..AMDGPU..BUFFER_STORE_DWORD_OFFEN_exact">BUFFER_STORE_DWORD_OFFEN_exact</a>;</td></tr>
<tr><th id="1802">1802</th><td>  <b>switch</b> (<var>8</var> * <a class="local col2 ref" href="#412MemSize" title='MemSize' data-ref="412MemSize" data-ref-filename="412MemSize">MemSize</a>) {</td></tr>
<tr><th id="1803">1803</th><td>  <b>case</b> <var>8</var>:</td></tr>
<tr><th id="1804">1804</th><td>    <a class="local col9 ref" href="#419Opc" title='Opc' data-ref="419Opc" data-ref-filename="419Opc">Opc</a> = <a class="local col8 ref" href="#418Offen" title='Offen' data-ref="418Offen" data-ref-filename="418Offen">Offen</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_STORE_BYTE_OFFEN_exact" title='llvm::AMDGPU::BUFFER_STORE_BYTE_OFFEN_exact' data-ref="llvm::AMDGPU::BUFFER_STORE_BYTE_OFFEN_exact" data-ref-filename="llvm..AMDGPU..BUFFER_STORE_BYTE_OFFEN_exact">BUFFER_STORE_BYTE_OFFEN_exact</a> :</td></tr>
<tr><th id="1805">1805</th><td>                  <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_STORE_BYTE_OFFSET_exact" title='llvm::AMDGPU::BUFFER_STORE_BYTE_OFFSET_exact' data-ref="llvm::AMDGPU::BUFFER_STORE_BYTE_OFFSET_exact" data-ref-filename="llvm..AMDGPU..BUFFER_STORE_BYTE_OFFSET_exact">BUFFER_STORE_BYTE_OFFSET_exact</a>;</td></tr>
<tr><th id="1806">1806</th><td>    <b>break</b>;</td></tr>
<tr><th id="1807">1807</th><td>  <b>case</b> <var>16</var>:</td></tr>
<tr><th id="1808">1808</th><td>    <a class="local col9 ref" href="#419Opc" title='Opc' data-ref="419Opc" data-ref-filename="419Opc">Opc</a> = <a class="local col8 ref" href="#418Offen" title='Offen' data-ref="418Offen" data-ref-filename="418Offen">Offen</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_STORE_SHORT_OFFEN_exact" title='llvm::AMDGPU::BUFFER_STORE_SHORT_OFFEN_exact' data-ref="llvm::AMDGPU::BUFFER_STORE_SHORT_OFFEN_exact" data-ref-filename="llvm..AMDGPU..BUFFER_STORE_SHORT_OFFEN_exact">BUFFER_STORE_SHORT_OFFEN_exact</a> :</td></tr>
<tr><th id="1809">1809</th><td>                  <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_STORE_SHORT_OFFSET_exact" title='llvm::AMDGPU::BUFFER_STORE_SHORT_OFFSET_exact' data-ref="llvm::AMDGPU::BUFFER_STORE_SHORT_OFFSET_exact" data-ref-filename="llvm..AMDGPU..BUFFER_STORE_SHORT_OFFSET_exact">BUFFER_STORE_SHORT_OFFSET_exact</a>;</td></tr>
<tr><th id="1810">1810</th><td>    <b>break</b>;</td></tr>
<tr><th id="1811">1811</th><td>  <b>default</b>:</td></tr>
<tr><th id="1812">1812</th><td>    <a class="local col9 ref" href="#419Opc" title='Opc' data-ref="419Opc" data-ref-filename="419Opc">Opc</a> = <a class="local col8 ref" href="#418Offen" title='Offen' data-ref="418Offen" data-ref-filename="418Offen">Offen</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_STORE_DWORD_OFFEN_exact" title='llvm::AMDGPU::BUFFER_STORE_DWORD_OFFEN_exact' data-ref="llvm::AMDGPU::BUFFER_STORE_DWORD_OFFEN_exact" data-ref-filename="llvm..AMDGPU..BUFFER_STORE_DWORD_OFFEN_exact">BUFFER_STORE_DWORD_OFFEN_exact</a> :</td></tr>
<tr><th id="1813">1813</th><td>                  <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::BUFFER_STORE_DWORD_OFFSET_exact" title='llvm::AMDGPU::BUFFER_STORE_DWORD_OFFSET_exact' data-ref="llvm::AMDGPU::BUFFER_STORE_DWORD_OFFSET_exact" data-ref-filename="llvm..AMDGPU..BUFFER_STORE_DWORD_OFFSET_exact">BUFFER_STORE_DWORD_OFFSET_exact</a>;</td></tr>
<tr><th id="1814">1814</th><td>    <b>if</b> (<a class="local col1 ref" href="#411Size" title='Size' data-ref="411Size" data-ref-filename="411Size">Size</a> &gt; <var>32</var>)</td></tr>
<tr><th id="1815">1815</th><td>      <a class="local col9 ref" href="#419Opc" title='Opc' data-ref="419Opc" data-ref-filename="419Opc">Opc</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU14getMUBUFOpcodeEjj" title='llvm::AMDGPU::getMUBUFOpcode' data-ref="_ZN4llvm6AMDGPU14getMUBUFOpcodeEjj" data-ref-filename="_ZN4llvm6AMDGPU14getMUBUFOpcodeEjj">getMUBUFOpcode</a>(<a class="local col9 ref" href="#419Opc" title='Opc' data-ref="419Opc" data-ref-filename="419Opc">Opc</a>, <a class="local col1 ref" href="#411Size" title='Size' data-ref="411Size" data-ref-filename="411Size">Size</a> / <var>32</var>);</td></tr>
<tr><th id="1816">1816</th><td>    <b>break</b>;</td></tr>
<tr><th id="1817">1817</th><td>  }</td></tr>
<tr><th id="1818">1818</th><td></td></tr>
<tr><th id="1819">1819</th><td></td></tr>
<tr><th id="1820">1820</th><td>  <i>// Set the insertion point back to the instruction in case it was moved into a</i></td></tr>
<tr><th id="1821">1821</th><td><i>  // loop.</i></td></tr>
<tr><th id="1822">1822</th><td>  <a class="local col5 ref" href="#405B" title='B' data-ref="405B" data-ref-filename="405B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8setInstrERNS_12MachineInstrE" title='llvm::MachineIRBuilder::setInstr' data-ref="_ZN4llvm16MachineIRBuilder8setInstrERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilder8setInstrERNS_12MachineInstrE">setInstr</a>(<span class='refarg'><a class="local col6 ref" href="#406MI" title='MI' data-ref="406MI" data-ref-filename="406MI">MI</a></span>);</td></tr>
<tr><th id="1823">1823</th><td></td></tr>
<tr><th id="1824">1824</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col0 decl" id="420MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="420MIB" data-ref-filename="420MIB">MIB</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col5 ref" href="#405B" title='B' data-ref="405B" data-ref-filename="405B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<a class="local col9 ref" href="#419Opc" title='Opc' data-ref="419Opc" data-ref-filename="419Opc">Opc</a>)</td></tr>
<tr><th id="1825">1825</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#408VData" title='VData' data-ref="408VData" data-ref-filename="408VData">VData</a>);</td></tr>
<tr><th id="1826">1826</th><td></td></tr>
<tr><th id="1827">1827</th><td>  <b>if</b> (<a class="local col8 ref" href="#418Offen" title='Offen' data-ref="418Offen" data-ref-filename="418Offen">Offen</a>)</td></tr>
<tr><th id="1828">1828</th><td>    <a class="local col0 ref" href="#420MIB" title='MIB' data-ref="420MIB" data-ref-filename="420MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#414VOffset" title='VOffset' data-ref="414VOffset" data-ref-filename="414VOffset">VOffset</a>);</td></tr>
<tr><th id="1829">1829</th><td></td></tr>
<tr><th id="1830">1830</th><td>  <a class="local col0 ref" href="#420MIB" title='MIB' data-ref="420MIB" data-ref-filename="420MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#413RSrc" title='RSrc' data-ref="413RSrc" data-ref-filename="413RSrc">RSrc</a>)</td></tr>
<tr><th id="1831">1831</th><td>     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#415SOffset" title='SOffset' data-ref="415SOffset" data-ref-filename="415SOffset">SOffset</a>)</td></tr>
<tr><th id="1832">1832</th><td>     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#417ImmOffset" title='ImmOffset' data-ref="417ImmOffset" data-ref-filename="417ImmOffset">ImmOffset</a>)</td></tr>
<tr><th id="1833">1833</th><td>     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="tu ref fn" href="#_ZL10extractGLCj" title='extractGLC' data-use='c' data-ref="_ZL10extractGLCj" data-ref-filename="_ZL10extractGLCj">extractGLC</a>(<a class="local col6 ref" href="#416CachePolicy" title='CachePolicy' data-ref="416CachePolicy" data-ref-filename="416CachePolicy">CachePolicy</a>))</td></tr>
<tr><th id="1834">1834</th><td>     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="tu ref fn" href="#_ZL10extractSLCj" title='extractSLC' data-use='c' data-ref="_ZL10extractSLCj" data-ref-filename="_ZL10extractSLCj">extractSLC</a>(<a class="local col6 ref" href="#416CachePolicy" title='CachePolicy' data-ref="416CachePolicy" data-ref-filename="416CachePolicy">CachePolicy</a>))</td></tr>
<tr><th id="1835">1835</th><td>     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// tfe: FIXME: Remove from inst</i></td></tr>
<tr><th id="1836">1836</th><td>     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="tu ref fn" href="#_ZL10extractDLCj" title='extractDLC' data-use='c' data-ref="_ZL10extractDLCj" data-ref-filename="_ZL10extractDLCj">extractDLC</a>(<a class="local col6 ref" href="#416CachePolicy" title='CachePolicy' data-ref="416CachePolicy" data-ref-filename="416CachePolicy">CachePolicy</a>))</td></tr>
<tr><th id="1837">1837</th><td>     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::cloneMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE">cloneMemRefs</a>(<a class="local col6 ref" href="#406MI" title='MI' data-ref="406MI" data-ref-filename="406MI">MI</a>);</td></tr>
<tr><th id="1838">1838</th><td></td></tr>
<tr><th id="1839">1839</th><td>  <i>// FIXME: We need a way to report failure from applyMappingImpl.</i></td></tr>
<tr><th id="1840">1840</th><td><i>  // Insert constrain copies before inserting the loop.</i></td></tr>
<tr><th id="1841">1841</th><td>  <b>if</b> (!<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col0 ref" href="#420MIB" title='MIB' data-ref="420MIB" data-ref-filename="420MIB">MIB</a></span>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TII" title='llvm::AMDGPURegisterBankInfo::TII' data-ref="llvm::AMDGPURegisterBankInfo::TII" data-ref-filename="llvm..AMDGPURegisterBankInfo..TII">TII</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>, *<b>this</b>))</td></tr>
<tr><th id="1842">1842</th><td>    <a class="ref fn" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb" data-ref-filename="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"failed to constrain selected store intrinsic"</q>);</td></tr>
<tr><th id="1843">1843</th><td></td></tr>
<tr><th id="1844">1844</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col0 ref" href="#420MIB" title='MIB' data-ref="420MIB" data-ref-filename="420MIB">MIB</a>;</td></tr>
<tr><th id="1845">1845</th><td>}</td></tr>
<tr><th id="1846">1846</th><td></td></tr>
<tr><th id="1847">1847</th><td><em>bool</em> <a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo" data-ref-filename="llvm..AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm22AMDGPURegisterBankInfo10buildVCopyERNS_16MachineIRBuilderENS_8RegisterES3_" title='llvm::AMDGPURegisterBankInfo::buildVCopy' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo10buildVCopyERNS_16MachineIRBuilderENS_8RegisterES3_" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo10buildVCopyERNS_16MachineIRBuilderENS_8RegisterES3_">buildVCopy</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col1 decl" id="421B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="421B" data-ref-filename="421B">B</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="422DstReg" title='DstReg' data-type='llvm::Register' data-ref="422DstReg" data-ref-filename="422DstReg">DstReg</dfn>,</td></tr>
<tr><th id="1848">1848</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="423SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="423SrcReg" data-ref-filename="423SrcReg">SrcReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="1849">1849</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="424MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="424MRI" data-ref-filename="424MRI">MRI</dfn> = *<a class="local col1 ref" href="#421B" title='B' data-ref="421B" data-ref-filename="421B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>();</td></tr>
<tr><th id="1850">1850</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col5 decl" id="425SrcTy" title='SrcTy' data-type='llvm::LLT' data-ref="425SrcTy" data-ref-filename="425SrcTy">SrcTy</dfn> = <a class="local col4 ref" href="#424MRI" title='MRI' data-ref="424MRI" data-ref-filename="424MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#423SrcReg" title='SrcReg' data-ref="423SrcReg" data-ref-filename="423SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1851">1851</th><td>  <b>if</b> (<a class="local col5 ref" href="#425SrcTy" title='SrcTy' data-ref="425SrcTy" data-ref-filename="425SrcTy">SrcTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>32</var>) {</td></tr>
<tr><th id="1852">1852</th><td>    <i>// Use a v_mov_b32 here to make the exec dependency explicit.</i></td></tr>
<tr><th id="1853">1853</th><td>    <a class="local col1 ref" href="#421B" title='B' data-ref="421B" data-ref-filename="421B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_e32" title='llvm::AMDGPU::V_MOV_B32_e32' data-ref="llvm::AMDGPU::V_MOV_B32_e32" data-ref-filename="llvm..AMDGPU..V_MOV_B32_e32">V_MOV_B32_e32</a>)</td></tr>
<tr><th id="1854">1854</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#422DstReg" title='DstReg' data-ref="422DstReg" data-ref-filename="422DstReg">DstReg</a>)</td></tr>
<tr><th id="1855">1855</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#423SrcReg" title='SrcReg' data-ref="423SrcReg" data-ref-filename="423SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1856">1856</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#422DstReg" title='DstReg' data-ref="422DstReg" data-ref-filename="422DstReg">DstReg</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>, <span class='refarg'><a class="local col4 ref" href="#424MRI" title='MRI' data-ref="424MRI" data-ref-filename="424MRI">MRI</a></span>) &amp;&amp;</td></tr>
<tr><th id="1857">1857</th><td>           <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#423SrcReg" title='SrcReg' data-ref="423SrcReg" data-ref-filename="423SrcReg">SrcReg</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>, <span class='refarg'><a class="local col4 ref" href="#424MRI" title='MRI' data-ref="424MRI" data-ref-filename="424MRI">MRI</a></span>);</td></tr>
<tr><th id="1858">1858</th><td>  }</td></tr>
<tr><th id="1859">1859</th><td></td></tr>
<tr><th id="1860">1860</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="426TmpReg0" title='TmpReg0' data-type='llvm::Register' data-ref="426TmpReg0" data-ref-filename="426TmpReg0">TmpReg0</dfn> = <a class="local col4 ref" href="#424MRI" title='MRI' data-ref="424MRI" data-ref-filename="424MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>);</td></tr>
<tr><th id="1861">1861</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="427TmpReg1" title='TmpReg1' data-type='llvm::Register' data-ref="427TmpReg1" data-ref-filename="427TmpReg1">TmpReg1</dfn> = <a class="local col4 ref" href="#424MRI" title='MRI' data-ref="424MRI" data-ref-filename="424MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>);</td></tr>
<tr><th id="1862">1862</th><td></td></tr>
<tr><th id="1863">1863</th><td>  <a class="local col1 ref" href="#421B" title='B' data-ref="421B" data-ref-filename="421B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_e32" title='llvm::AMDGPU::V_MOV_B32_e32' data-ref="llvm::AMDGPU::V_MOV_B32_e32" data-ref-filename="llvm..AMDGPU..V_MOV_B32_e32">V_MOV_B32_e32</a>)</td></tr>
<tr><th id="1864">1864</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#426TmpReg0" title='TmpReg0' data-ref="426TmpReg0" data-ref-filename="426TmpReg0">TmpReg0</a>)</td></tr>
<tr><th id="1865">1865</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#423SrcReg" title='SrcReg' data-ref="423SrcReg" data-ref-filename="423SrcReg">SrcReg</a>, <var>0</var>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>);</td></tr>
<tr><th id="1866">1866</th><td>  <a class="local col1 ref" href="#421B" title='B' data-ref="421B" data-ref-filename="421B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_e32" title='llvm::AMDGPU::V_MOV_B32_e32' data-ref="llvm::AMDGPU::V_MOV_B32_e32" data-ref-filename="llvm..AMDGPU..V_MOV_B32_e32">V_MOV_B32_e32</a>)</td></tr>
<tr><th id="1867">1867</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#427TmpReg1" title='TmpReg1' data-ref="427TmpReg1" data-ref-filename="427TmpReg1">TmpReg1</a>)</td></tr>
<tr><th id="1868">1868</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#423SrcReg" title='SrcReg' data-ref="423SrcReg" data-ref-filename="423SrcReg">SrcReg</a>, <var>0</var>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub1" title='llvm::AMDGPU::sub1' data-ref="llvm::AMDGPU::sub1" data-ref-filename="llvm..AMDGPU..sub1">sub1</a>);</td></tr>
<tr><th id="1869">1869</th><td>  <a class="local col1 ref" href="#421B" title='B' data-ref="421B" data-ref-filename="421B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::REG_SEQUENCE" title='llvm::AMDGPU::REG_SEQUENCE' data-ref="llvm::AMDGPU::REG_SEQUENCE" data-ref-filename="llvm..AMDGPU..REG_SEQUENCE">REG_SEQUENCE</a>)</td></tr>
<tr><th id="1870">1870</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#422DstReg" title='DstReg' data-ref="422DstReg" data-ref-filename="422DstReg">DstReg</a>)</td></tr>
<tr><th id="1871">1871</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#426TmpReg0" title='TmpReg0' data-ref="426TmpReg0" data-ref-filename="426TmpReg0">TmpReg0</a>)</td></tr>
<tr><th id="1872">1872</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub0" title='llvm::AMDGPU::sub0' data-ref="llvm::AMDGPU::sub0" data-ref-filename="llvm..AMDGPU..sub0">sub0</a>)</td></tr>
<tr><th id="1873">1873</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#427TmpReg1" title='TmpReg1' data-ref="427TmpReg1" data-ref-filename="427TmpReg1">TmpReg1</a>)</td></tr>
<tr><th id="1874">1874</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::sub1" title='llvm::AMDGPU::sub1' data-ref="llvm::AMDGPU::sub1" data-ref-filename="llvm..AMDGPU..sub1">sub1</a>);</td></tr>
<tr><th id="1875">1875</th><td></td></tr>
<tr><th id="1876">1876</th><td>  <b>return</b> <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#423SrcReg" title='SrcReg' data-ref="423SrcReg" data-ref-filename="423SrcReg">SrcReg</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_64RegClass" title='llvm::AMDGPU::SReg_64RegClass' data-ref="llvm::AMDGPU::SReg_64RegClass" data-ref-filename="llvm..AMDGPU..SReg_64RegClass">SReg_64RegClass</a>, <span class='refarg'><a class="local col4 ref" href="#424MRI" title='MRI' data-ref="424MRI" data-ref-filename="424MRI">MRI</a></span>) &amp;&amp;</td></tr>
<tr><th id="1877">1877</th><td>         <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#422DstReg" title='DstReg' data-ref="422DstReg" data-ref-filename="422DstReg">DstReg</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_64RegClass" title='llvm::AMDGPU::VReg_64RegClass' data-ref="llvm::AMDGPU::VReg_64RegClass" data-ref-filename="llvm..AMDGPU..VReg_64RegClass">VReg_64RegClass</a>, <span class='refarg'><a class="local col4 ref" href="#424MRI" title='MRI' data-ref="424MRI" data-ref-filename="424MRI">MRI</a></span>);</td></tr>
<tr><th id="1878">1878</th><td>}</td></tr>
<tr><th id="1879">1879</th><td></td></tr>
<tr><th id="1880">1880</th><td><i class="doc" data-doc="_ZL22reinsertVectorIndexAddRN4llvm16MachineIRBuilderERNS_12MachineInstrEjj">/// Utility function for pushing dynamic vector indexes with a constant offset</i></td></tr>
<tr><th id="1881">1881</th><td><i class="doc" data-doc="_ZL22reinsertVectorIndexAddRN4llvm16MachineIRBuilderERNS_12MachineInstrEjj">/// into waterwall loops.</i></td></tr>
<tr><th id="1882">1882</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL22reinsertVectorIndexAddRN4llvm16MachineIRBuilderERNS_12MachineInstrEjj" title='reinsertVectorIndexAdd' data-type='void reinsertVectorIndexAdd(llvm::MachineIRBuilder &amp; B, llvm::MachineInstr &amp; IdxUseInstr, unsigned int OpIdx, unsigned int ConstOffset)' data-ref="_ZL22reinsertVectorIndexAddRN4llvm16MachineIRBuilderERNS_12MachineInstrEjj" data-ref-filename="_ZL22reinsertVectorIndexAddRN4llvm16MachineIRBuilderERNS_12MachineInstrEjj">reinsertVectorIndexAdd</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col8 decl" id="428B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="428B" data-ref-filename="428B">B</dfn>,</td></tr>
<tr><th id="1883">1883</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="429IdxUseInstr" title='IdxUseInstr' data-type='llvm::MachineInstr &amp;' data-ref="429IdxUseInstr" data-ref-filename="429IdxUseInstr">IdxUseInstr</dfn>,</td></tr>
<tr><th id="1884">1884</th><td>                                   <em>unsigned</em> <dfn class="local col0 decl" id="430OpIdx" title='OpIdx' data-type='unsigned int' data-ref="430OpIdx" data-ref-filename="430OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="1885">1885</th><td>                                   <em>unsigned</em> <dfn class="local col1 decl" id="431ConstOffset" title='ConstOffset' data-type='unsigned int' data-ref="431ConstOffset" data-ref-filename="431ConstOffset">ConstOffset</dfn>) {</td></tr>
<tr><th id="1886">1886</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="432MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="432MRI" data-ref-filename="432MRI">MRI</dfn> = *<a class="local col8 ref" href="#428B" title='B' data-ref="428B" data-ref-filename="428B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>();</td></tr>
<tr><th id="1887">1887</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col3 decl" id="433S32" title='S32' data-type='const llvm::LLT' data-ref="433S32" data-ref-filename="433S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="1888">1888</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="434WaterfallIdx" title='WaterfallIdx' data-type='llvm::Register' data-ref="434WaterfallIdx" data-ref-filename="434WaterfallIdx">WaterfallIdx</dfn> = <a class="local col9 ref" href="#429IdxUseInstr" title='IdxUseInstr' data-ref="429IdxUseInstr" data-ref-filename="429IdxUseInstr">IdxUseInstr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#430OpIdx" title='OpIdx' data-ref="430OpIdx" data-ref-filename="430OpIdx">OpIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1889">1889</th><td>  <a class="local col8 ref" href="#428B" title='B' data-ref="428B" data-ref-filename="428B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineIRBuilder::setInsertPt' data-ref="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">setInsertPt</a>(<span class='refarg'>*<a class="local col9 ref" href="#429IdxUseInstr" title='IdxUseInstr' data-ref="429IdxUseInstr" data-ref-filename="429IdxUseInstr">IdxUseInstr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col9 ref" href="#429IdxUseInstr" title='IdxUseInstr' data-ref="429IdxUseInstr" data-ref-filename="429IdxUseInstr">IdxUseInstr</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>());</td></tr>
<tr><th id="1890">1890</th><td></td></tr>
<tr><th id="1891">1891</th><td>  <em>auto</em> <dfn class="local col5 decl" id="435MaterializedOffset" title='MaterializedOffset' data-type='llvm::MachineInstrBuilder' data-ref="435MaterializedOffset" data-ref-filename="435MaterializedOffset">MaterializedOffset</dfn> = <a class="local col8 ref" href="#428B" title='B' data-ref="428B" data-ref-filename="428B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col3 ref" href="#433S32" title='S32' data-ref="433S32" data-ref-filename="433S32">S32</a>, <a class="local col1 ref" href="#431ConstOffset" title='ConstOffset' data-ref="431ConstOffset" data-ref-filename="431ConstOffset">ConstOffset</a>);</td></tr>
<tr><th id="1892">1892</th><td></td></tr>
<tr><th id="1893">1893</th><td>  <em>auto</em> <dfn class="local col6 decl" id="436Add" title='Add' data-type='llvm::MachineInstrBuilder' data-ref="436Add" data-ref-filename="436Add">Add</dfn> = <a class="local col8 ref" href="#428B" title='B' data-ref="428B" data-ref-filename="428B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildAdd' data-ref="_ZN4llvm16MachineIRBuilder8buildAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildAdd</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col3 ref" href="#433S32" title='S32' data-ref="433S32" data-ref-filename="433S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col4 ref" href="#434WaterfallIdx" title='WaterfallIdx' data-ref="434WaterfallIdx" data-ref-filename="434WaterfallIdx">WaterfallIdx</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col5 ref" href="#435MaterializedOffset" title='MaterializedOffset' data-ref="435MaterializedOffset" data-ref-filename="435MaterializedOffset">MaterializedOffset</a>);</td></tr>
<tr><th id="1894">1894</th><td>  <a class="local col2 ref" href="#432MRI" title='MRI' data-ref="432MRI" data-ref-filename="432MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="local col5 ref" href="#435MaterializedOffset" title='MaterializedOffset' data-ref="435MaterializedOffset" data-ref-filename="435MaterializedOffset">MaterializedOffset</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>), <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a>);</td></tr>
<tr><th id="1895">1895</th><td>  <a class="local col2 ref" href="#432MRI" title='MRI' data-ref="432MRI" data-ref-filename="432MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="local col6 ref" href="#436Add" title='Add' data-ref="436Add" data-ref-filename="436Add">Add</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>), <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a>);</td></tr>
<tr><th id="1896">1896</th><td>  <a class="local col9 ref" href="#429IdxUseInstr" title='IdxUseInstr' data-ref="429IdxUseInstr" data-ref-filename="429IdxUseInstr">IdxUseInstr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#430OpIdx" title='OpIdx' data-ref="430OpIdx" data-ref-filename="430OpIdx">OpIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="local col6 ref" href="#436Add" title='Add' data-ref="436Add" data-ref-filename="436Add">Add</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>));</td></tr>
<tr><th id="1897">1897</th><td>}</td></tr>
<tr><th id="1898">1898</th><td></td></tr>
<tr><th id="1899">1899</th><td><i class="doc" data-doc="_ZL21extendLow32IntoHigh32RN4llvm16MachineIRBuilderENS_8RegisterES2_jRKNS_12RegisterBankEb">/// Implement extending a 32-bit value to a 64-bit value.<span class="command"> \p</span> <span class="arg">Lo32Reg</span> is the</i></td></tr>
<tr><th id="1900">1900</th><td><i class="doc" data-doc="_ZL21extendLow32IntoHigh32RN4llvm16MachineIRBuilderENS_8RegisterES2_jRKNS_12RegisterBankEb">/// original 32-bit source value (to be inserted in the low part of the combined</i></td></tr>
<tr><th id="1901">1901</th><td><i class="doc" data-doc="_ZL21extendLow32IntoHigh32RN4llvm16MachineIRBuilderENS_8RegisterES2_jRKNS_12RegisterBankEb">/// 64-bit result), and<span class="command"> \p</span> <span class="arg">Hi32Reg</span> is the high half of the combined 64-bit</i></td></tr>
<tr><th id="1902">1902</th><td><i class="doc" data-doc="_ZL21extendLow32IntoHigh32RN4llvm16MachineIRBuilderENS_8RegisterES2_jRKNS_12RegisterBankEb">/// value.</i></td></tr>
<tr><th id="1903">1903</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL21extendLow32IntoHigh32RN4llvm16MachineIRBuilderENS_8RegisterES2_jRKNS_12RegisterBankEb" title='extendLow32IntoHigh32' data-type='void extendLow32IntoHigh32(llvm::MachineIRBuilder &amp; B, llvm::Register Hi32Reg, llvm::Register Lo32Reg, unsigned int ExtOpc, const llvm::RegisterBank &amp; RegBank, bool IsBooleanSrc = false)' data-ref="_ZL21extendLow32IntoHigh32RN4llvm16MachineIRBuilderENS_8RegisterES2_jRKNS_12RegisterBankEb" data-ref-filename="_ZL21extendLow32IntoHigh32RN4llvm16MachineIRBuilderENS_8RegisterES2_jRKNS_12RegisterBankEb">extendLow32IntoHigh32</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col7 decl" id="437B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="437B" data-ref-filename="437B">B</dfn>,</td></tr>
<tr><th id="1904">1904</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="438Hi32Reg" title='Hi32Reg' data-type='llvm::Register' data-ref="438Hi32Reg" data-ref-filename="438Hi32Reg">Hi32Reg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="439Lo32Reg" title='Lo32Reg' data-type='llvm::Register' data-ref="439Lo32Reg" data-ref-filename="439Lo32Reg">Lo32Reg</dfn>,</td></tr>
<tr><th id="1905">1905</th><td>                                  <em>unsigned</em> <dfn class="local col0 decl" id="440ExtOpc" title='ExtOpc' data-type='unsigned int' data-ref="440ExtOpc" data-ref-filename="440ExtOpc">ExtOpc</dfn>,</td></tr>
<tr><th id="1906">1906</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;<dfn class="local col1 decl" id="441RegBank" title='RegBank' data-type='const llvm::RegisterBank &amp;' data-ref="441RegBank" data-ref-filename="441RegBank">RegBank</dfn>,</td></tr>
<tr><th id="1907">1907</th><td>                                  <em>bool</em> <dfn class="local col2 decl" id="442IsBooleanSrc" title='IsBooleanSrc' data-type='bool' data-ref="442IsBooleanSrc" data-ref-filename="442IsBooleanSrc">IsBooleanSrc</dfn> = <b>false</b>) {</td></tr>
<tr><th id="1908">1908</th><td>  <b>if</b> (<a class="local col0 ref" href="#440ExtOpc" title='ExtOpc' data-ref="440ExtOpc" data-ref-filename="440ExtOpc">ExtOpc</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_ZEXT" title='llvm::AMDGPU::G_ZEXT' data-ref="llvm::AMDGPU::G_ZEXT" data-ref-filename="llvm..AMDGPU..G_ZEXT">G_ZEXT</a>) {</td></tr>
<tr><th id="1909">1909</th><td>    <a class="local col7 ref" href="#437B" title='B' data-ref="437B" data-ref-filename="437B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col8 ref" href="#438Hi32Reg" title='Hi32Reg' data-ref="438Hi32Reg" data-ref-filename="438Hi32Reg">Hi32Reg</a>, <var>0</var>);</td></tr>
<tr><th id="1910">1910</th><td>  } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#440ExtOpc" title='ExtOpc' data-ref="440ExtOpc" data-ref-filename="440ExtOpc">ExtOpc</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_SEXT" title='llvm::AMDGPU::G_SEXT' data-ref="llvm::AMDGPU::G_SEXT" data-ref-filename="llvm..AMDGPU..G_SEXT">G_SEXT</a>) {</td></tr>
<tr><th id="1911">1911</th><td>    <b>if</b> (<a class="local col2 ref" href="#442IsBooleanSrc" title='IsBooleanSrc' data-ref="442IsBooleanSrc" data-ref-filename="442IsBooleanSrc">IsBooleanSrc</a>) {</td></tr>
<tr><th id="1912">1912</th><td>      <i>// If we know the original source was an s1, the high half is the same as</i></td></tr>
<tr><th id="1913">1913</th><td><i>      // the low.</i></td></tr>
<tr><th id="1914">1914</th><td>      <a class="local col7 ref" href="#437B" title='B' data-ref="437B" data-ref-filename="437B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col8 ref" href="#438Hi32Reg" title='Hi32Reg' data-ref="438Hi32Reg" data-ref-filename="438Hi32Reg">Hi32Reg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col9 ref" href="#439Lo32Reg" title='Lo32Reg' data-ref="439Lo32Reg" data-ref-filename="439Lo32Reg">Lo32Reg</a>);</td></tr>
<tr><th id="1915">1915</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1916">1916</th><td>      <i>// Replicate sign bit from 32-bit extended part.</i></td></tr>
<tr><th id="1917">1917</th><td>      <em>auto</em> <dfn class="local col3 decl" id="443ShiftAmt" title='ShiftAmt' data-type='llvm::MachineInstrBuilder' data-ref="443ShiftAmt" data-ref-filename="443ShiftAmt">ShiftAmt</dfn> = <a class="local col7 ref" href="#437B" title='B' data-ref="437B" data-ref-filename="437B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>), <var>31</var>);</td></tr>
<tr><th id="1918">1918</th><td>      <a class="local col7 ref" href="#437B" title='B' data-ref="437B" data-ref-filename="437B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="local col3 ref" href="#443ShiftAmt" title='ShiftAmt' data-ref="443ShiftAmt" data-ref-filename="443ShiftAmt">ShiftAmt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>), <a class="local col1 ref" href="#441RegBank" title='RegBank' data-ref="441RegBank" data-ref-filename="441RegBank">RegBank</a>);</td></tr>
<tr><th id="1919">1919</th><td>      <a class="local col7 ref" href="#437B" title='B' data-ref="437B" data-ref-filename="437B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildAShrERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildAShr' data-ref="_ZN4llvm16MachineIRBuilder9buildAShrERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildAShrERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildAShr</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col8 ref" href="#438Hi32Reg" title='Hi32Reg' data-ref="438Hi32Reg" data-ref-filename="438Hi32Reg">Hi32Reg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col9 ref" href="#439Lo32Reg" title='Lo32Reg' data-ref="439Lo32Reg" data-ref-filename="439Lo32Reg">Lo32Reg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col3 ref" href="#443ShiftAmt" title='ShiftAmt' data-ref="443ShiftAmt" data-ref-filename="443ShiftAmt">ShiftAmt</a>);</td></tr>
<tr><th id="1920">1920</th><td>    }</td></tr>
<tr><th id="1921">1921</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1922">1922</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(ExtOpc == AMDGPU::G_ANYEXT &amp;&amp; <q>"not an integer extension"</q>);</td></tr>
<tr><th id="1923">1923</th><td>    <a class="local col7 ref" href="#437B" title='B' data-ref="437B" data-ref-filename="437B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE" title='llvm::MachineIRBuilder::buildUndef' data-ref="_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE">buildUndef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col8 ref" href="#438Hi32Reg" title='Hi32Reg' data-ref="438Hi32Reg" data-ref-filename="438Hi32Reg">Hi32Reg</a>);</td></tr>
<tr><th id="1924">1924</th><td>  }</td></tr>
<tr><th id="1925">1925</th><td>}</td></tr>
<tr><th id="1926">1926</th><td></td></tr>
<tr><th id="1927">1927</th><td><em>bool</em> <a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo" data-ref-filename="llvm..AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm22AMDGPURegisterBankInfo25foldExtractEltToCmpSelectERNS_12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfo14OperandsMapperE" title='llvm::AMDGPURegisterBankInfo::foldExtractEltToCmpSelect' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo25foldExtractEltToCmpSelectERNS_12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfo14OperandsMapperE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo25foldExtractEltToCmpSelectERNS_12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfo14OperandsMapperE">foldExtractEltToCmpSelect</dfn>(</td></tr>
<tr><th id="1928">1928</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="444MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="444MI" data-ref-filename="444MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="445MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="445MRI" data-ref-filename="445MRI">MRI</dfn>,</td></tr>
<tr><th id="1929">1929</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper" title='llvm::RegisterBankInfo::OperandsMapper' data-ref="llvm::RegisterBankInfo::OperandsMapper" data-ref-filename="llvm..RegisterBankInfo..OperandsMapper">OperandsMapper</a> &amp;<dfn class="local col6 decl" id="446OpdMapper" title='OpdMapper' data-type='const llvm::RegisterBankInfo::OperandsMapper &amp;' data-ref="446OpdMapper" data-ref-filename="446OpdMapper">OpdMapper</dfn>) <em>const</em> {</td></tr>
<tr><th id="1930">1930</th><td></td></tr>
<tr><th id="1931">1931</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="447VecReg" title='VecReg' data-type='llvm::Register' data-ref="447VecReg" data-ref-filename="447VecReg">VecReg</dfn> = <a class="local col4 ref" href="#444MI" title='MI' data-ref="444MI" data-ref-filename="444MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1932">1932</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="448Idx" title='Idx' data-type='llvm::Register' data-ref="448Idx" data-ref-filename="448Idx">Idx</dfn> = <a class="local col4 ref" href="#444MI" title='MI' data-ref="444MI" data-ref-filename="444MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1933">1933</th><td></td></tr>
<tr><th id="1934">1934</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;<dfn class="local col9 decl" id="449IdxBank" title='IdxBank' data-type='const llvm::RegisterBank &amp;' data-ref="449IdxBank" data-ref-filename="449IdxBank">IdxBank</dfn> =</td></tr>
<tr><th id="1935">1935</th><td>    *<a class="local col6 ref" href="#446OpdMapper" title='OpdMapper' data-ref="446OpdMapper" data-ref-filename="446OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" title='llvm::RegisterBankInfo::OperandsMapper::getInstrMapping' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv">getInstrMapping</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" title='llvm::RegisterBankInfo::InstructionMapping::getOperandMapping' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj">getOperandMapping</a>(<var>2</var>).<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::BreakDown" title='llvm::RegisterBankInfo::ValueMapping::BreakDown' data-ref="llvm::RegisterBankInfo::ValueMapping::BreakDown" data-ref-filename="llvm..RegisterBankInfo..ValueMapping..BreakDown">BreakDown</a>[<var>0</var>].<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::RegBank" title='llvm::RegisterBankInfo::PartialMapping::RegBank' data-ref="llvm::RegisterBankInfo::PartialMapping::RegBank" data-ref-filename="llvm..RegisterBankInfo..PartialMapping..RegBank">RegBank</a>;</td></tr>
<tr><th id="1936">1936</th><td></td></tr>
<tr><th id="1937">1937</th><td>  <em>bool</em> <dfn class="local col0 decl" id="450IsDivergentIdx" title='IsDivergentIdx' data-type='bool' data-ref="450IsDivergentIdx" data-ref-filename="450IsDivergentIdx">IsDivergentIdx</dfn> = <a class="local col9 ref" href="#449IdxBank" title='IdxBank' data-ref="449IdxBank" data-ref-filename="449IdxBank">IdxBank</a> <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBankneERKS0_" title='llvm::RegisterBank::operator!=' data-ref="_ZNK4llvm12RegisterBankneERKS0_" data-ref-filename="_ZNK4llvm12RegisterBankneERKS0_">!=</a> <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a>;</td></tr>
<tr><th id="1938">1938</th><td></td></tr>
<tr><th id="1939">1939</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="451VecTy" title='VecTy' data-type='llvm::LLT' data-ref="451VecTy" data-ref-filename="451VecTy">VecTy</dfn> = <a class="local col5 ref" href="#445MRI" title='MRI' data-ref="445MRI" data-ref-filename="445MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#447VecReg" title='VecReg' data-ref="447VecReg" data-ref-filename="447VecReg">VecReg</a>);</td></tr>
<tr><th id="1940">1940</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="452EltSize" title='EltSize' data-type='unsigned int' data-ref="452EltSize" data-ref-filename="452EltSize">EltSize</dfn> = <a class="local col1 ref" href="#451VecTy" title='VecTy' data-ref="451VecTy" data-ref-filename="451VecTy">VecTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT19getScalarSizeInBitsEv" title='llvm::LLT::getScalarSizeInBits' data-ref="_ZNK4llvm3LLT19getScalarSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT19getScalarSizeInBitsEv">getScalarSizeInBits</a>();</td></tr>
<tr><th id="1941">1941</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="453NumElem" title='NumElem' data-type='unsigned int' data-ref="453NumElem" data-ref-filename="453NumElem">NumElem</dfn> = <a class="local col1 ref" href="#451VecTy" title='VecTy' data-ref="451VecTy" data-ref-filename="451VecTy">VecTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv" data-ref-filename="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>();</td></tr>
<tr><th id="1942">1942</th><td></td></tr>
<tr><th id="1943">1943</th><td>  <b>if</b> (!<a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering" data-ref-filename="llvm..SITargetLowering">SITargetLowering</a>::<a class="ref fn" href="SIISelLowering.h.html#_ZN4llvm16SITargetLowering24shouldExpandVectorDynExtEjjb" title='llvm::SITargetLowering::shouldExpandVectorDynExt' data-ref="_ZN4llvm16SITargetLowering24shouldExpandVectorDynExtEjjb" data-ref-filename="_ZN4llvm16SITargetLowering24shouldExpandVectorDynExtEjjb">shouldExpandVectorDynExt</a>(<a class="local col2 ref" href="#452EltSize" title='EltSize' data-ref="452EltSize" data-ref-filename="452EltSize">EltSize</a>, <a class="local col3 ref" href="#453NumElem" title='NumElem' data-ref="453NumElem" data-ref-filename="453NumElem">NumElem</a>,</td></tr>
<tr><th id="1944">1944</th><td>                                                  <a class="local col0 ref" href="#450IsDivergentIdx" title='IsDivergentIdx' data-ref="450IsDivergentIdx" data-ref-filename="450IsDivergentIdx">IsDivergentIdx</a>))</td></tr>
<tr><th id="1945">1945</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1946">1946</th><td></td></tr>
<tr><th id="1947">1947</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col4 decl" id="454B" title='B' data-type='llvm::MachineIRBuilder' data-ref="454B" data-ref-filename="454B">B</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col4 ref" href="#444MI" title='MI' data-ref="444MI" data-ref-filename="444MI">MI</a>);</td></tr>
<tr><th id="1948">1948</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col5 decl" id="455S32" title='S32' data-type='llvm::LLT' data-ref="455S32" data-ref-filename="455S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="1949">1949</th><td></td></tr>
<tr><th id="1950">1950</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;<dfn class="local col6 decl" id="456DstBank" title='DstBank' data-type='const llvm::RegisterBank &amp;' data-ref="456DstBank" data-ref-filename="456DstBank">DstBank</dfn> =</td></tr>
<tr><th id="1951">1951</th><td>    *<a class="local col6 ref" href="#446OpdMapper" title='OpdMapper' data-ref="446OpdMapper" data-ref-filename="446OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" title='llvm::RegisterBankInfo::OperandsMapper::getInstrMapping' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv">getInstrMapping</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" title='llvm::RegisterBankInfo::InstructionMapping::getOperandMapping' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj">getOperandMapping</a>(<var>0</var>).<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::BreakDown" title='llvm::RegisterBankInfo::ValueMapping::BreakDown' data-ref="llvm::RegisterBankInfo::ValueMapping::BreakDown" data-ref-filename="llvm..RegisterBankInfo..ValueMapping..BreakDown">BreakDown</a>[<var>0</var>].<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::RegBank" title='llvm::RegisterBankInfo::PartialMapping::RegBank' data-ref="llvm::RegisterBankInfo::PartialMapping::RegBank" data-ref-filename="llvm..RegisterBankInfo..PartialMapping..RegBank">RegBank</a>;</td></tr>
<tr><th id="1952">1952</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;<dfn class="local col7 decl" id="457SrcBank" title='SrcBank' data-type='const llvm::RegisterBank &amp;' data-ref="457SrcBank" data-ref-filename="457SrcBank">SrcBank</dfn> =</td></tr>
<tr><th id="1953">1953</th><td>    *<a class="local col6 ref" href="#446OpdMapper" title='OpdMapper' data-ref="446OpdMapper" data-ref-filename="446OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" title='llvm::RegisterBankInfo::OperandsMapper::getInstrMapping' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv">getInstrMapping</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" title='llvm::RegisterBankInfo::InstructionMapping::getOperandMapping' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj">getOperandMapping</a>(<var>1</var>).<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::BreakDown" title='llvm::RegisterBankInfo::ValueMapping::BreakDown' data-ref="llvm::RegisterBankInfo::ValueMapping::BreakDown" data-ref-filename="llvm..RegisterBankInfo..ValueMapping..BreakDown">BreakDown</a>[<var>0</var>].<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::RegBank" title='llvm::RegisterBankInfo::PartialMapping::RegBank' data-ref="llvm::RegisterBankInfo::PartialMapping::RegBank" data-ref-filename="llvm..RegisterBankInfo..PartialMapping..RegBank">RegBank</a>;</td></tr>
<tr><th id="1954">1954</th><td></td></tr>
<tr><th id="1955">1955</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;<dfn class="local col8 decl" id="458CCBank" title='CCBank' data-type='const llvm::RegisterBank &amp;' data-ref="458CCBank" data-ref-filename="458CCBank">CCBank</dfn> =</td></tr>
<tr><th id="1956">1956</th><td>    (<a class="local col6 ref" href="#456DstBank" title='DstBank' data-ref="456DstBank" data-ref-filename="456DstBank">DstBank</a> <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBankeqERKS0_" title='llvm::RegisterBank::operator==' data-ref="_ZNK4llvm12RegisterBankeqERKS0_" data-ref-filename="_ZNK4llvm12RegisterBankeqERKS0_">==</a> <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a> &amp;&amp;</td></tr>
<tr><th id="1957">1957</th><td>     <a class="local col7 ref" href="#457SrcBank" title='SrcBank' data-ref="457SrcBank" data-ref-filename="457SrcBank">SrcBank</a> <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBankeqERKS0_" title='llvm::RegisterBank::operator==' data-ref="_ZNK4llvm12RegisterBankeqERKS0_" data-ref-filename="_ZNK4llvm12RegisterBankeqERKS0_">==</a> <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a> &amp;&amp;</td></tr>
<tr><th id="1958">1958</th><td>     <a class="local col9 ref" href="#449IdxBank" title='IdxBank' data-ref="449IdxBank" data-ref-filename="449IdxBank">IdxBank</a> <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBankeqERKS0_" title='llvm::RegisterBank::operator==' data-ref="_ZNK4llvm12RegisterBankeqERKS0_" data-ref-filename="_ZNK4llvm12RegisterBankeqERKS0_">==</a> <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a>) ? <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a></td></tr>
<tr><th id="1959">1959</th><td>                                     : <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBank" title='llvm::AMDGPU::VCCRegBank' data-ref="llvm::AMDGPU::VCCRegBank" data-ref-filename="llvm..AMDGPU..VCCRegBank">VCCRegBank</a>;</td></tr>
<tr><th id="1960">1960</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="459CCTy" title='CCTy' data-type='llvm::LLT' data-ref="459CCTy" data-ref-filename="459CCTy">CCTy</dfn> = (<a class="local col8 ref" href="#458CCBank" title='CCBank' data-ref="458CCBank" data-ref-filename="458CCBank">CCBank</a> <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBankeqERKS0_" title='llvm::RegisterBank::operator==' data-ref="_ZNK4llvm12RegisterBankeqERKS0_" data-ref-filename="_ZNK4llvm12RegisterBankeqERKS0_">==</a> <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a>) ? <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col5 ref" href="#455S32" title='S32' data-ref="455S32" data-ref-filename="455S32">S32</a> : <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>1</var>);</td></tr>
<tr><th id="1961">1961</th><td></td></tr>
<tr><th id="1962">1962</th><td>  <b>if</b> (<a class="local col8 ref" href="#458CCBank" title='CCBank' data-ref="458CCBank" data-ref-filename="458CCBank">CCBank</a> <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBankeqERKS0_" title='llvm::RegisterBank::operator==' data-ref="_ZNK4llvm12RegisterBankeqERKS0_" data-ref-filename="_ZNK4llvm12RegisterBankeqERKS0_">==</a> <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBank" title='llvm::AMDGPU::VCCRegBank' data-ref="llvm::AMDGPU::VCCRegBank" data-ref-filename="llvm..AMDGPU..VCCRegBank">VCCRegBank</a> &amp;&amp; <a class="local col9 ref" href="#449IdxBank" title='IdxBank' data-ref="449IdxBank" data-ref-filename="449IdxBank">IdxBank</a> <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBankeqERKS0_" title='llvm::RegisterBank::operator==' data-ref="_ZNK4llvm12RegisterBankeqERKS0_" data-ref-filename="_ZNK4llvm12RegisterBankeqERKS0_">==</a> <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a>) {</td></tr>
<tr><th id="1963">1963</th><td>    <a class="local col8 ref" href="#448Idx" title='Idx' data-ref="448Idx" data-ref-filename="448Idx">Idx</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col4 ref" href="#454B" title='B' data-ref="454B" data-ref-filename="454B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#455S32" title='S32' data-ref="455S32" data-ref-filename="455S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col8 ref" href="#448Idx" title='Idx' data-ref="448Idx" data-ref-filename="448Idx">Idx</a>)<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1964">1964</th><td>    <a class="local col5 ref" href="#445MRI" title='MRI' data-ref="445MRI" data-ref-filename="445MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#448Idx" title='Idx' data-ref="448Idx" data-ref-filename="448Idx">Idx</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBank" title='llvm::AMDGPU::VGPRRegBank' data-ref="llvm::AMDGPU::VGPRRegBank" data-ref-filename="llvm..AMDGPU..VGPRRegBank">VGPRRegBank</a>);</td></tr>
<tr><th id="1965">1965</th><td>  }</td></tr>
<tr><th id="1966">1966</th><td></td></tr>
<tr><th id="1967">1967</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col0 decl" id="460EltTy" title='EltTy' data-type='llvm::LLT' data-ref="460EltTy" data-ref-filename="460EltTy">EltTy</dfn> = <a class="local col1 ref" href="#451VecTy" title='VecTy' data-ref="451VecTy" data-ref-filename="451VecTy">VecTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getScalarTypeEv" title='llvm::LLT::getScalarType' data-ref="_ZNK4llvm3LLT13getScalarTypeEv" data-ref-filename="_ZNK4llvm3LLT13getScalarTypeEv">getScalarType</a>();</td></tr>
<tr><th id="1968">1968</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>2</var>&gt; <dfn class="local col1 decl" id="461DstRegs" title='DstRegs' data-type='SmallVector&lt;llvm::Register, 2&gt;' data-ref="461DstRegs" data-ref-filename="461DstRegs">DstRegs</dfn><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE" data-ref-filename="_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE">(</a><a class="local col6 ref" href="#446OpdMapper" title='OpdMapper' data-ref="446OpdMapper" data-ref-filename="446OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb" title='llvm::RegisterBankInfo::OperandsMapper::getVRegs' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb">getVRegs</a>(<var>0</var>));</td></tr>
<tr><th id="1969">1969</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="462NumLanes" title='NumLanes' data-type='unsigned int' data-ref="462NumLanes" data-ref-filename="462NumLanes">NumLanes</dfn> = <a class="local col1 ref" href="#461DstRegs" title='DstRegs' data-ref="461DstRegs" data-ref-filename="461DstRegs">DstRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>();</td></tr>
<tr><th id="1970">1970</th><td>  <b>if</b> (!<a class="local col2 ref" href="#462NumLanes" title='NumLanes' data-ref="462NumLanes" data-ref-filename="462NumLanes">NumLanes</a>)</td></tr>
<tr><th id="1971">1971</th><td>    <a class="local col2 ref" href="#462NumLanes" title='NumLanes' data-ref="462NumLanes" data-ref-filename="462NumLanes">NumLanes</a> = <var>1</var>;</td></tr>
<tr><th id="1972">1972</th><td>  <b>else</b></td></tr>
<tr><th id="1973">1973</th><td>    <a class="local col0 ref" href="#460EltTy" title='EltTy' data-ref="460EltTy" data-ref-filename="460EltTy">EltTy</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::operator=' data-ref="_ZN4llvm3LLTaSEOS0_" data-ref-filename="_ZN4llvm3LLTaSEOS0_">=</a> <a class="local col5 ref" href="#445MRI" title='MRI' data-ref="445MRI" data-ref-filename="445MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#461DstRegs" title='DstRegs' data-ref="461DstRegs" data-ref-filename="461DstRegs">DstRegs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>);</td></tr>
<tr><th id="1974">1974</th><td></td></tr>
<tr><th id="1975">1975</th><td>  <em>auto</em> <dfn class="local col3 decl" id="463UnmergeToEltTy" title='UnmergeToEltTy' data-type='llvm::MachineInstrBuilder' data-ref="463UnmergeToEltTy" data-ref-filename="463UnmergeToEltTy">UnmergeToEltTy</dfn> = <a class="local col4 ref" href="#454B" title='B' data-ref="454B" data-ref-filename="454B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildUnmerge' data-ref="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE">buildUnmerge</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col0 ref" href="#460EltTy" title='EltTy' data-ref="460EltTy" data-ref-filename="460EltTy">EltTy</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col7 ref" href="#447VecReg" title='VecReg' data-ref="447VecReg" data-ref-filename="447VecReg">VecReg</a>);</td></tr>
<tr><th id="1976">1976</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>2</var>&gt; <dfn class="local col4 decl" id="464Res" title='Res' data-type='SmallVector&lt;llvm::Register, 2&gt;' data-ref="464Res" data-ref-filename="464Res">Res</dfn><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_" data-ref-filename="_ZN4llvm11SmallVectorC1EmRKT_">(</a><a class="local col2 ref" href="#462NumLanes" title='NumLanes' data-ref="462NumLanes" data-ref-filename="462NumLanes">NumLanes</a>);</td></tr>
<tr><th id="1977">1977</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="465L" title='L' data-type='unsigned int' data-ref="465L" data-ref-filename="465L">L</dfn> = <var>0</var>; <a class="local col5 ref" href="#465L" title='L' data-ref="465L" data-ref-filename="465L">L</a> &lt; <a class="local col2 ref" href="#462NumLanes" title='NumLanes' data-ref="462NumLanes" data-ref-filename="462NumLanes">NumLanes</a>; ++<a class="local col5 ref" href="#465L" title='L' data-ref="465L" data-ref-filename="465L">L</a>)</td></tr>
<tr><th id="1978">1978</th><td>    <a class="local col4 ref" href="#464Res" title='Res' data-ref="464Res" data-ref-filename="464Res">Res</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#465L" title='L' data-ref="465L" data-ref-filename="465L">L</a>]</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col3 ref" href="#463UnmergeToEltTy" title='UnmergeToEltTy' data-ref="463UnmergeToEltTy" data-ref-filename="463UnmergeToEltTy">UnmergeToEltTy</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<a class="local col5 ref" href="#465L" title='L' data-ref="465L" data-ref-filename="465L">L</a>);</td></tr>
<tr><th id="1979">1979</th><td></td></tr>
<tr><th id="1980">1980</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="466I" title='I' data-type='unsigned int' data-ref="466I" data-ref-filename="466I">I</dfn> = <var>1</var>; <a class="local col6 ref" href="#466I" title='I' data-ref="466I" data-ref-filename="466I">I</a> &lt; <a class="local col3 ref" href="#453NumElem" title='NumElem' data-ref="453NumElem" data-ref-filename="453NumElem">NumElem</a>; ++<a class="local col6 ref" href="#466I" title='I' data-ref="466I" data-ref-filename="466I">I</a>) {</td></tr>
<tr><th id="1981">1981</th><td>    <em>auto</em> <dfn class="local col7 decl" id="467IC" title='IC' data-type='llvm::MachineInstrBuilder' data-ref="467IC" data-ref-filename="467IC">IC</dfn> = <a class="local col4 ref" href="#454B" title='B' data-ref="454B" data-ref-filename="454B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#455S32" title='S32' data-ref="455S32" data-ref-filename="455S32">S32</a>, <a class="local col6 ref" href="#466I" title='I' data-ref="466I" data-ref-filename="466I">I</a>);</td></tr>
<tr><th id="1982">1982</th><td>    <a class="local col5 ref" href="#445MRI" title='MRI' data-ref="445MRI" data-ref-filename="445MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="local col7 ref" href="#467IC" title='IC' data-ref="467IC" data-ref-filename="467IC">IC</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a>);</td></tr>
<tr><th id="1983">1983</th><td>    <em>auto</em> <dfn class="local col8 decl" id="468Cmp" title='Cmp' data-type='llvm::MachineInstrBuilder' data-ref="468Cmp" data-ref-filename="468Cmp">Cmp</dfn> = <a class="local col4 ref" href="#454B" title='B' data-ref="454B" data-ref-filename="454B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_" title='llvm::MachineIRBuilder::buildICmp' data-ref="_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_">buildICmp</a>(<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_EQ" title='llvm::CmpInst::ICMP_EQ' data-ref="llvm::CmpInst::ICMP_EQ" data-ref-filename="llvm..CmpInst..ICMP_EQ">ICMP_EQ</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col9 ref" href="#459CCTy" title='CCTy' data-ref="459CCTy" data-ref-filename="459CCTy">CCTy</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col8 ref" href="#448Idx" title='Idx' data-ref="448Idx" data-ref-filename="448Idx">Idx</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col7 ref" href="#467IC" title='IC' data-ref="467IC" data-ref-filename="467IC">IC</a>);</td></tr>
<tr><th id="1984">1984</th><td>    <a class="local col5 ref" href="#445MRI" title='MRI' data-ref="445MRI" data-ref-filename="445MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="local col8 ref" href="#468Cmp" title='Cmp' data-ref="468Cmp" data-ref-filename="468Cmp">Cmp</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col8 ref" href="#458CCBank" title='CCBank' data-ref="458CCBank" data-ref-filename="458CCBank">CCBank</a>);</td></tr>
<tr><th id="1985">1985</th><td></td></tr>
<tr><th id="1986">1986</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="469L" title='L' data-type='unsigned int' data-ref="469L" data-ref-filename="469L">L</dfn> = <var>0</var>; <a class="local col9 ref" href="#469L" title='L' data-ref="469L" data-ref-filename="469L">L</a> &lt; <a class="local col2 ref" href="#462NumLanes" title='NumLanes' data-ref="462NumLanes" data-ref-filename="462NumLanes">NumLanes</a>; ++<a class="local col9 ref" href="#469L" title='L' data-ref="469L" data-ref-filename="469L">L</a>) {</td></tr>
<tr><th id="1987">1987</th><td>      <em>auto</em> <dfn class="local col0 decl" id="470S" title='S' data-type='llvm::MachineInstrBuilder' data-ref="470S" data-ref-filename="470S">S</dfn> = <a class="local col4 ref" href="#454B" title='B' data-ref="454B" data-ref-filename="454B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildSelect' data-ref="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE">buildSelect</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col0 ref" href="#460EltTy" title='EltTy' data-ref="460EltTy" data-ref-filename="460EltTy">EltTy</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col8 ref" href="#468Cmp" title='Cmp' data-ref="468Cmp" data-ref-filename="468Cmp">Cmp</a>,</td></tr>
<tr><th id="1988">1988</th><td>                             <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#463UnmergeToEltTy" title='UnmergeToEltTy' data-ref="463UnmergeToEltTy" data-ref-filename="463UnmergeToEltTy">UnmergeToEltTy</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<a class="local col6 ref" href="#466I" title='I' data-ref="466I" data-ref-filename="466I">I</a> * <a class="local col2 ref" href="#462NumLanes" title='NumLanes' data-ref="462NumLanes" data-ref-filename="462NumLanes">NumLanes</a> + <a class="local col9 ref" href="#469L" title='L' data-ref="469L" data-ref-filename="469L">L</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col4 ref" href="#464Res" title='Res' data-ref="464Res" data-ref-filename="464Res">Res</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#469L" title='L' data-ref="469L" data-ref-filename="469L">L</a>]</a>);</td></tr>
<tr><th id="1989">1989</th><td></td></tr>
<tr><th id="1990">1990</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="471N" title='N' data-type='unsigned int' data-ref="471N" data-ref-filename="471N">N</dfn> : { <var>0</var>, <var>2</var>, <var>3</var> })</td></tr>
<tr><th id="1991">1991</th><td>        <a class="local col5 ref" href="#445MRI" title='MRI' data-ref="445MRI" data-ref-filename="445MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="local col0 ref" href="#470S" title='S' data-ref="470S" data-ref-filename="470S">S</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#471N" title='N' data-ref="471N" data-ref-filename="471N">N</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#456DstBank" title='DstBank' data-ref="456DstBank" data-ref-filename="456DstBank">DstBank</a>);</td></tr>
<tr><th id="1992">1992</th><td></td></tr>
<tr><th id="1993">1993</th><td>      <a class="local col4 ref" href="#464Res" title='Res' data-ref="464Res" data-ref-filename="464Res">Res</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#469L" title='L' data-ref="469L" data-ref-filename="469L">L</a>]</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col0 ref" href="#470S" title='S' data-ref="470S" data-ref-filename="470S">S</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1994">1994</th><td>    }</td></tr>
<tr><th id="1995">1995</th><td>  }</td></tr>
<tr><th id="1996">1996</th><td></td></tr>
<tr><th id="1997">1997</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="472L" title='L' data-type='unsigned int' data-ref="472L" data-ref-filename="472L">L</dfn> = <var>0</var>; <a class="local col2 ref" href="#472L" title='L' data-ref="472L" data-ref-filename="472L">L</a> &lt; <a class="local col2 ref" href="#462NumLanes" title='NumLanes' data-ref="462NumLanes" data-ref-filename="462NumLanes">NumLanes</a>; ++<a class="local col2 ref" href="#472L" title='L' data-ref="472L" data-ref-filename="472L">L</a>) {</td></tr>
<tr><th id="1998">1998</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="473DstReg" title='DstReg' data-type='llvm::Register' data-ref="473DstReg" data-ref-filename="473DstReg">DstReg</dfn> = (<a class="local col2 ref" href="#462NumLanes" title='NumLanes' data-ref="462NumLanes" data-ref-filename="462NumLanes">NumLanes</a> == <var>1</var>) ? <a class="local col4 ref" href="#444MI" title='MI' data-ref="444MI" data-ref-filename="444MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() : <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#461DstRegs" title='DstRegs' data-ref="461DstRegs" data-ref-filename="461DstRegs">DstRegs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col2 ref" href="#472L" title='L' data-ref="472L" data-ref-filename="472L">L</a>]</a>;</td></tr>
<tr><th id="1999">1999</th><td>    <a class="local col4 ref" href="#454B" title='B' data-ref="454B" data-ref-filename="454B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#473DstReg" title='DstReg' data-ref="473DstReg" data-ref-filename="473DstReg">DstReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col4 ref" href="#464Res" title='Res' data-ref="464Res" data-ref-filename="464Res">Res</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col2 ref" href="#472L" title='L' data-ref="472L" data-ref-filename="472L">L</a>]</a>);</td></tr>
<tr><th id="2000">2000</th><td>    <a class="local col5 ref" href="#445MRI" title='MRI' data-ref="445MRI" data-ref-filename="445MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#473DstReg" title='DstReg' data-ref="473DstReg" data-ref-filename="473DstReg">DstReg</a>, <a class="local col6 ref" href="#456DstBank" title='DstBank' data-ref="456DstBank" data-ref-filename="456DstBank">DstBank</a>);</td></tr>
<tr><th id="2001">2001</th><td>  }</td></tr>
<tr><th id="2002">2002</th><td></td></tr>
<tr><th id="2003">2003</th><td>  <a class="local col5 ref" href="#445MRI" title='MRI' data-ref="445MRI" data-ref-filename="445MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="local col4 ref" href="#444MI" title='MI' data-ref="444MI" data-ref-filename="444MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#456DstBank" title='DstBank' data-ref="456DstBank" data-ref-filename="456DstBank">DstBank</a>);</td></tr>
<tr><th id="2004">2004</th><td>  <a class="local col4 ref" href="#444MI" title='MI' data-ref="444MI" data-ref-filename="444MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2005">2005</th><td></td></tr>
<tr><th id="2006">2006</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2007">2007</th><td>}</td></tr>
<tr><th id="2008">2008</th><td></td></tr>
<tr><th id="2009">2009</th><td><em>bool</em> <a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo" data-ref-filename="llvm..AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm22AMDGPURegisterBankInfo24foldInsertEltToCmpSelectERNS_12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfo14OperandsMapperE" title='llvm::AMDGPURegisterBankInfo::foldInsertEltToCmpSelect' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo24foldInsertEltToCmpSelectERNS_12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfo14OperandsMapperE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo24foldInsertEltToCmpSelectERNS_12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfo14OperandsMapperE">foldInsertEltToCmpSelect</dfn>(</td></tr>
<tr><th id="2010">2010</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="474MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="474MI" data-ref-filename="474MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="475MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="475MRI" data-ref-filename="475MRI">MRI</dfn>,</td></tr>
<tr><th id="2011">2011</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper" title='llvm::RegisterBankInfo::OperandsMapper' data-ref="llvm::RegisterBankInfo::OperandsMapper" data-ref-filename="llvm..RegisterBankInfo..OperandsMapper">OperandsMapper</a> &amp;<dfn class="local col6 decl" id="476OpdMapper" title='OpdMapper' data-type='const llvm::RegisterBankInfo::OperandsMapper &amp;' data-ref="476OpdMapper" data-ref-filename="476OpdMapper">OpdMapper</dfn>) <em>const</em> {</td></tr>
<tr><th id="2012">2012</th><td></td></tr>
<tr><th id="2013">2013</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="477VecReg" title='VecReg' data-type='llvm::Register' data-ref="477VecReg" data-ref-filename="477VecReg">VecReg</dfn> = <a class="local col4 ref" href="#474MI" title='MI' data-ref="474MI" data-ref-filename="474MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2014">2014</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="478Idx" title='Idx' data-type='llvm::Register' data-ref="478Idx" data-ref-filename="478Idx">Idx</dfn> = <a class="local col4 ref" href="#474MI" title='MI' data-ref="474MI" data-ref-filename="474MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2015">2015</th><td></td></tr>
<tr><th id="2016">2016</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;<dfn class="local col9 decl" id="479IdxBank" title='IdxBank' data-type='const llvm::RegisterBank &amp;' data-ref="479IdxBank" data-ref-filename="479IdxBank">IdxBank</dfn> =</td></tr>
<tr><th id="2017">2017</th><td>    *<a class="local col6 ref" href="#476OpdMapper" title='OpdMapper' data-ref="476OpdMapper" data-ref-filename="476OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" title='llvm::RegisterBankInfo::OperandsMapper::getInstrMapping' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv">getInstrMapping</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" title='llvm::RegisterBankInfo::InstructionMapping::getOperandMapping' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj">getOperandMapping</a>(<var>3</var>).<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::BreakDown" title='llvm::RegisterBankInfo::ValueMapping::BreakDown' data-ref="llvm::RegisterBankInfo::ValueMapping::BreakDown" data-ref-filename="llvm..RegisterBankInfo..ValueMapping..BreakDown">BreakDown</a>[<var>0</var>].<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::RegBank" title='llvm::RegisterBankInfo::PartialMapping::RegBank' data-ref="llvm::RegisterBankInfo::PartialMapping::RegBank" data-ref-filename="llvm..RegisterBankInfo..PartialMapping..RegBank">RegBank</a>;</td></tr>
<tr><th id="2018">2018</th><td></td></tr>
<tr><th id="2019">2019</th><td>  <em>bool</em> <dfn class="local col0 decl" id="480IsDivergentIdx" title='IsDivergentIdx' data-type='bool' data-ref="480IsDivergentIdx" data-ref-filename="480IsDivergentIdx">IsDivergentIdx</dfn> = <a class="local col9 ref" href="#479IdxBank" title='IdxBank' data-ref="479IdxBank" data-ref-filename="479IdxBank">IdxBank</a> <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBankneERKS0_" title='llvm::RegisterBank::operator!=' data-ref="_ZNK4llvm12RegisterBankneERKS0_" data-ref-filename="_ZNK4llvm12RegisterBankneERKS0_">!=</a> <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a>;</td></tr>
<tr><th id="2020">2020</th><td></td></tr>
<tr><th id="2021">2021</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="481VecTy" title='VecTy' data-type='llvm::LLT' data-ref="481VecTy" data-ref-filename="481VecTy">VecTy</dfn> = <a class="local col5 ref" href="#475MRI" title='MRI' data-ref="475MRI" data-ref-filename="475MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#477VecReg" title='VecReg' data-ref="477VecReg" data-ref-filename="477VecReg">VecReg</a>);</td></tr>
<tr><th id="2022">2022</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="482EltSize" title='EltSize' data-type='unsigned int' data-ref="482EltSize" data-ref-filename="482EltSize">EltSize</dfn> = <a class="local col1 ref" href="#481VecTy" title='VecTy' data-ref="481VecTy" data-ref-filename="481VecTy">VecTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT19getScalarSizeInBitsEv" title='llvm::LLT::getScalarSizeInBits' data-ref="_ZNK4llvm3LLT19getScalarSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT19getScalarSizeInBitsEv">getScalarSizeInBits</a>();</td></tr>
<tr><th id="2023">2023</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="483NumElem" title='NumElem' data-type='unsigned int' data-ref="483NumElem" data-ref-filename="483NumElem">NumElem</dfn> = <a class="local col1 ref" href="#481VecTy" title='VecTy' data-ref="481VecTy" data-ref-filename="481VecTy">VecTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv" data-ref-filename="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>();</td></tr>
<tr><th id="2024">2024</th><td></td></tr>
<tr><th id="2025">2025</th><td>  <b>if</b> (!<a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering" data-ref-filename="llvm..SITargetLowering">SITargetLowering</a>::<a class="ref fn" href="SIISelLowering.h.html#_ZN4llvm16SITargetLowering24shouldExpandVectorDynExtEjjb" title='llvm::SITargetLowering::shouldExpandVectorDynExt' data-ref="_ZN4llvm16SITargetLowering24shouldExpandVectorDynExtEjjb" data-ref-filename="_ZN4llvm16SITargetLowering24shouldExpandVectorDynExtEjjb">shouldExpandVectorDynExt</a>(<a class="local col2 ref" href="#482EltSize" title='EltSize' data-ref="482EltSize" data-ref-filename="482EltSize">EltSize</a>, <a class="local col3 ref" href="#483NumElem" title='NumElem' data-ref="483NumElem" data-ref-filename="483NumElem">NumElem</a>,</td></tr>
<tr><th id="2026">2026</th><td>                                                  <a class="local col0 ref" href="#480IsDivergentIdx" title='IsDivergentIdx' data-ref="480IsDivergentIdx" data-ref-filename="480IsDivergentIdx">IsDivergentIdx</a>))</td></tr>
<tr><th id="2027">2027</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2028">2028</th><td></td></tr>
<tr><th id="2029">2029</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col4 decl" id="484B" title='B' data-type='llvm::MachineIRBuilder' data-ref="484B" data-ref-filename="484B">B</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col4 ref" href="#474MI" title='MI' data-ref="474MI" data-ref-filename="474MI">MI</a>);</td></tr>
<tr><th id="2030">2030</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col5 decl" id="485S32" title='S32' data-type='llvm::LLT' data-ref="485S32" data-ref-filename="485S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="2031">2031</th><td></td></tr>
<tr><th id="2032">2032</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;<dfn class="local col6 decl" id="486DstBank" title='DstBank' data-type='const llvm::RegisterBank &amp;' data-ref="486DstBank" data-ref-filename="486DstBank">DstBank</dfn> =</td></tr>
<tr><th id="2033">2033</th><td>    *<a class="local col6 ref" href="#476OpdMapper" title='OpdMapper' data-ref="476OpdMapper" data-ref-filename="476OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" title='llvm::RegisterBankInfo::OperandsMapper::getInstrMapping' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv">getInstrMapping</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" title='llvm::RegisterBankInfo::InstructionMapping::getOperandMapping' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj">getOperandMapping</a>(<var>0</var>).<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::BreakDown" title='llvm::RegisterBankInfo::ValueMapping::BreakDown' data-ref="llvm::RegisterBankInfo::ValueMapping::BreakDown" data-ref-filename="llvm..RegisterBankInfo..ValueMapping..BreakDown">BreakDown</a>[<var>0</var>].<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::RegBank" title='llvm::RegisterBankInfo::PartialMapping::RegBank' data-ref="llvm::RegisterBankInfo::PartialMapping::RegBank" data-ref-filename="llvm..RegisterBankInfo..PartialMapping..RegBank">RegBank</a>;</td></tr>
<tr><th id="2034">2034</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;<dfn class="local col7 decl" id="487SrcBank" title='SrcBank' data-type='const llvm::RegisterBank &amp;' data-ref="487SrcBank" data-ref-filename="487SrcBank">SrcBank</dfn> =</td></tr>
<tr><th id="2035">2035</th><td>    *<a class="local col6 ref" href="#476OpdMapper" title='OpdMapper' data-ref="476OpdMapper" data-ref-filename="476OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" title='llvm::RegisterBankInfo::OperandsMapper::getInstrMapping' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv">getInstrMapping</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" title='llvm::RegisterBankInfo::InstructionMapping::getOperandMapping' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj">getOperandMapping</a>(<var>1</var>).<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::BreakDown" title='llvm::RegisterBankInfo::ValueMapping::BreakDown' data-ref="llvm::RegisterBankInfo::ValueMapping::BreakDown" data-ref-filename="llvm..RegisterBankInfo..ValueMapping..BreakDown">BreakDown</a>[<var>0</var>].<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::RegBank" title='llvm::RegisterBankInfo::PartialMapping::RegBank' data-ref="llvm::RegisterBankInfo::PartialMapping::RegBank" data-ref-filename="llvm..RegisterBankInfo..PartialMapping..RegBank">RegBank</a>;</td></tr>
<tr><th id="2036">2036</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;<dfn class="local col8 decl" id="488InsBank" title='InsBank' data-type='const llvm::RegisterBank &amp;' data-ref="488InsBank" data-ref-filename="488InsBank">InsBank</dfn> =</td></tr>
<tr><th id="2037">2037</th><td>    *<a class="local col6 ref" href="#476OpdMapper" title='OpdMapper' data-ref="476OpdMapper" data-ref-filename="476OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" title='llvm::RegisterBankInfo::OperandsMapper::getInstrMapping' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv">getInstrMapping</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" title='llvm::RegisterBankInfo::InstructionMapping::getOperandMapping' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj">getOperandMapping</a>(<var>2</var>).<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::BreakDown" title='llvm::RegisterBankInfo::ValueMapping::BreakDown' data-ref="llvm::RegisterBankInfo::ValueMapping::BreakDown" data-ref-filename="llvm..RegisterBankInfo..ValueMapping..BreakDown">BreakDown</a>[<var>0</var>].<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::RegBank" title='llvm::RegisterBankInfo::PartialMapping::RegBank' data-ref="llvm::RegisterBankInfo::PartialMapping::RegBank" data-ref-filename="llvm..RegisterBankInfo..PartialMapping..RegBank">RegBank</a>;</td></tr>
<tr><th id="2038">2038</th><td></td></tr>
<tr><th id="2039">2039</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;<dfn class="local col9 decl" id="489CCBank" title='CCBank' data-type='const llvm::RegisterBank &amp;' data-ref="489CCBank" data-ref-filename="489CCBank">CCBank</dfn> =</td></tr>
<tr><th id="2040">2040</th><td>    (<a class="local col6 ref" href="#486DstBank" title='DstBank' data-ref="486DstBank" data-ref-filename="486DstBank">DstBank</a> <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBankeqERKS0_" title='llvm::RegisterBank::operator==' data-ref="_ZNK4llvm12RegisterBankeqERKS0_" data-ref-filename="_ZNK4llvm12RegisterBankeqERKS0_">==</a> <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a> &amp;&amp;</td></tr>
<tr><th id="2041">2041</th><td>     <a class="local col7 ref" href="#487SrcBank" title='SrcBank' data-ref="487SrcBank" data-ref-filename="487SrcBank">SrcBank</a> <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBankeqERKS0_" title='llvm::RegisterBank::operator==' data-ref="_ZNK4llvm12RegisterBankeqERKS0_" data-ref-filename="_ZNK4llvm12RegisterBankeqERKS0_">==</a> <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a> &amp;&amp;</td></tr>
<tr><th id="2042">2042</th><td>     <a class="local col8 ref" href="#488InsBank" title='InsBank' data-ref="488InsBank" data-ref-filename="488InsBank">InsBank</a> <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBankeqERKS0_" title='llvm::RegisterBank::operator==' data-ref="_ZNK4llvm12RegisterBankeqERKS0_" data-ref-filename="_ZNK4llvm12RegisterBankeqERKS0_">==</a> <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a> &amp;&amp;</td></tr>
<tr><th id="2043">2043</th><td>     <a class="local col9 ref" href="#479IdxBank" title='IdxBank' data-ref="479IdxBank" data-ref-filename="479IdxBank">IdxBank</a> <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBankeqERKS0_" title='llvm::RegisterBank::operator==' data-ref="_ZNK4llvm12RegisterBankeqERKS0_" data-ref-filename="_ZNK4llvm12RegisterBankeqERKS0_">==</a> <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a>) ? <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a></td></tr>
<tr><th id="2044">2044</th><td>                                     : <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBank" title='llvm::AMDGPU::VCCRegBank' data-ref="llvm::AMDGPU::VCCRegBank" data-ref-filename="llvm..AMDGPU..VCCRegBank">VCCRegBank</a>;</td></tr>
<tr><th id="2045">2045</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col0 decl" id="490CCTy" title='CCTy' data-type='llvm::LLT' data-ref="490CCTy" data-ref-filename="490CCTy">CCTy</dfn> = (<a class="local col9 ref" href="#489CCBank" title='CCBank' data-ref="489CCBank" data-ref-filename="489CCBank">CCBank</a> <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBankeqERKS0_" title='llvm::RegisterBank::operator==' data-ref="_ZNK4llvm12RegisterBankeqERKS0_" data-ref-filename="_ZNK4llvm12RegisterBankeqERKS0_">==</a> <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a>) ? <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col5 ref" href="#485S32" title='S32' data-ref="485S32" data-ref-filename="485S32">S32</a> : <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>1</var>);</td></tr>
<tr><th id="2046">2046</th><td></td></tr>
<tr><th id="2047">2047</th><td>  <b>if</b> (<a class="local col9 ref" href="#489CCBank" title='CCBank' data-ref="489CCBank" data-ref-filename="489CCBank">CCBank</a> <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBankeqERKS0_" title='llvm::RegisterBank::operator==' data-ref="_ZNK4llvm12RegisterBankeqERKS0_" data-ref-filename="_ZNK4llvm12RegisterBankeqERKS0_">==</a> <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBank" title='llvm::AMDGPU::VCCRegBank' data-ref="llvm::AMDGPU::VCCRegBank" data-ref-filename="llvm..AMDGPU..VCCRegBank">VCCRegBank</a> &amp;&amp; <a class="local col9 ref" href="#479IdxBank" title='IdxBank' data-ref="479IdxBank" data-ref-filename="479IdxBank">IdxBank</a> <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBankeqERKS0_" title='llvm::RegisterBank::operator==' data-ref="_ZNK4llvm12RegisterBankeqERKS0_" data-ref-filename="_ZNK4llvm12RegisterBankeqERKS0_">==</a> <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a>) {</td></tr>
<tr><th id="2048">2048</th><td>    <a class="local col8 ref" href="#478Idx" title='Idx' data-ref="478Idx" data-ref-filename="478Idx">Idx</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col4 ref" href="#484B" title='B' data-ref="484B" data-ref-filename="484B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#485S32" title='S32' data-ref="485S32" data-ref-filename="485S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col8 ref" href="#478Idx" title='Idx' data-ref="478Idx" data-ref-filename="478Idx">Idx</a>)<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2049">2049</th><td>    <a class="local col5 ref" href="#475MRI" title='MRI' data-ref="475MRI" data-ref-filename="475MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#478Idx" title='Idx' data-ref="478Idx" data-ref-filename="478Idx">Idx</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBank" title='llvm::AMDGPU::VGPRRegBank' data-ref="llvm::AMDGPU::VGPRRegBank" data-ref-filename="llvm..AMDGPU..VGPRRegBank">VGPRRegBank</a>);</td></tr>
<tr><th id="2050">2050</th><td>  }</td></tr>
<tr><th id="2051">2051</th><td></td></tr>
<tr><th id="2052">2052</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="491EltTy" title='EltTy' data-type='llvm::LLT' data-ref="491EltTy" data-ref-filename="491EltTy">EltTy</dfn> = <a class="local col1 ref" href="#481VecTy" title='VecTy' data-ref="481VecTy" data-ref-filename="481VecTy">VecTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getScalarTypeEv" title='llvm::LLT::getScalarType' data-ref="_ZNK4llvm3LLT13getScalarTypeEv" data-ref-filename="_ZNK4llvm3LLT13getScalarTypeEv">getScalarType</a>();</td></tr>
<tr><th id="2053">2053</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>2</var>&gt; <dfn class="local col2 decl" id="492InsRegs" title='InsRegs' data-type='SmallVector&lt;llvm::Register, 2&gt;' data-ref="492InsRegs" data-ref-filename="492InsRegs">InsRegs</dfn><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE" data-ref-filename="_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE">(</a><a class="local col6 ref" href="#476OpdMapper" title='OpdMapper' data-ref="476OpdMapper" data-ref-filename="476OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb" title='llvm::RegisterBankInfo::OperandsMapper::getVRegs' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb">getVRegs</a>(<var>2</var>));</td></tr>
<tr><th id="2054">2054</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="493NumLanes" title='NumLanes' data-type='unsigned int' data-ref="493NumLanes" data-ref-filename="493NumLanes">NumLanes</dfn> = <a class="local col2 ref" href="#492InsRegs" title='InsRegs' data-ref="492InsRegs" data-ref-filename="492InsRegs">InsRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>();</td></tr>
<tr><th id="2055">2055</th><td>  <b>if</b> (!<a class="local col3 ref" href="#493NumLanes" title='NumLanes' data-ref="493NumLanes" data-ref-filename="493NumLanes">NumLanes</a>) {</td></tr>
<tr><th id="2056">2056</th><td>    <a class="local col3 ref" href="#493NumLanes" title='NumLanes' data-ref="493NumLanes" data-ref-filename="493NumLanes">NumLanes</a> = <var>1</var>;</td></tr>
<tr><th id="2057">2057</th><td>    <a class="local col2 ref" href="#492InsRegs" title='InsRegs' data-ref="492InsRegs" data-ref-filename="492InsRegs">InsRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col4 ref" href="#474MI" title='MI' data-ref="474MI" data-ref-filename="474MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="2058">2058</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2059">2059</th><td>    <a class="local col1 ref" href="#491EltTy" title='EltTy' data-ref="491EltTy" data-ref-filename="491EltTy">EltTy</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::operator=' data-ref="_ZN4llvm3LLTaSEOS0_" data-ref-filename="_ZN4llvm3LLTaSEOS0_">=</a> <a class="local col5 ref" href="#475MRI" title='MRI' data-ref="475MRI" data-ref-filename="475MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#492InsRegs" title='InsRegs' data-ref="492InsRegs" data-ref-filename="492InsRegs">InsRegs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>);</td></tr>
<tr><th id="2060">2060</th><td>  }</td></tr>
<tr><th id="2061">2061</th><td></td></tr>
<tr><th id="2062">2062</th><td>  <em>auto</em> <dfn class="local col4 decl" id="494UnmergeToEltTy" title='UnmergeToEltTy' data-type='llvm::MachineInstrBuilder' data-ref="494UnmergeToEltTy" data-ref-filename="494UnmergeToEltTy">UnmergeToEltTy</dfn> = <a class="local col4 ref" href="#484B" title='B' data-ref="484B" data-ref-filename="484B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildUnmerge' data-ref="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE">buildUnmerge</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col1 ref" href="#491EltTy" title='EltTy' data-ref="491EltTy" data-ref-filename="491EltTy">EltTy</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col7 ref" href="#477VecReg" title='VecReg' data-ref="477VecReg" data-ref-filename="477VecReg">VecReg</a>);</td></tr>
<tr><th id="2063">2063</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>16</var>&gt; <dfn class="local col5 decl" id="495Ops" title='Ops' data-type='SmallVector&lt;llvm::Register, 16&gt;' data-ref="495Ops" data-ref-filename="495Ops">Ops</dfn><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_" data-ref-filename="_ZN4llvm11SmallVectorC1EmRKT_">(</a><a class="local col3 ref" href="#483NumElem" title='NumElem' data-ref="483NumElem" data-ref-filename="483NumElem">NumElem</a> * <a class="local col3 ref" href="#493NumLanes" title='NumLanes' data-ref="493NumLanes" data-ref-filename="493NumLanes">NumLanes</a>);</td></tr>
<tr><th id="2064">2064</th><td></td></tr>
<tr><th id="2065">2065</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="496I" title='I' data-type='unsigned int' data-ref="496I" data-ref-filename="496I">I</dfn> = <var>0</var>; <a class="local col6 ref" href="#496I" title='I' data-ref="496I" data-ref-filename="496I">I</a> &lt; <a class="local col3 ref" href="#483NumElem" title='NumElem' data-ref="483NumElem" data-ref-filename="483NumElem">NumElem</a>; ++<a class="local col6 ref" href="#496I" title='I' data-ref="496I" data-ref-filename="496I">I</a>) {</td></tr>
<tr><th id="2066">2066</th><td>    <em>auto</em> <dfn class="local col7 decl" id="497IC" title='IC' data-type='llvm::MachineInstrBuilder' data-ref="497IC" data-ref-filename="497IC">IC</dfn> = <a class="local col4 ref" href="#484B" title='B' data-ref="484B" data-ref-filename="484B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#485S32" title='S32' data-ref="485S32" data-ref-filename="485S32">S32</a>, <a class="local col6 ref" href="#496I" title='I' data-ref="496I" data-ref-filename="496I">I</a>);</td></tr>
<tr><th id="2067">2067</th><td>    <a class="local col5 ref" href="#475MRI" title='MRI' data-ref="475MRI" data-ref-filename="475MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="local col7 ref" href="#497IC" title='IC' data-ref="497IC" data-ref-filename="497IC">IC</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a>);</td></tr>
<tr><th id="2068">2068</th><td>    <em>auto</em> <dfn class="local col8 decl" id="498Cmp" title='Cmp' data-type='llvm::MachineInstrBuilder' data-ref="498Cmp" data-ref-filename="498Cmp">Cmp</dfn> = <a class="local col4 ref" href="#484B" title='B' data-ref="484B" data-ref-filename="484B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_" title='llvm::MachineIRBuilder::buildICmp' data-ref="_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_">buildICmp</a>(<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_EQ" title='llvm::CmpInst::ICMP_EQ' data-ref="llvm::CmpInst::ICMP_EQ" data-ref-filename="llvm..CmpInst..ICMP_EQ">ICMP_EQ</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col0 ref" href="#490CCTy" title='CCTy' data-ref="490CCTy" data-ref-filename="490CCTy">CCTy</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col8 ref" href="#478Idx" title='Idx' data-ref="478Idx" data-ref-filename="478Idx">Idx</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col7 ref" href="#497IC" title='IC' data-ref="497IC" data-ref-filename="497IC">IC</a>);</td></tr>
<tr><th id="2069">2069</th><td>    <a class="local col5 ref" href="#475MRI" title='MRI' data-ref="475MRI" data-ref-filename="475MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="local col8 ref" href="#498Cmp" title='Cmp' data-ref="498Cmp" data-ref-filename="498Cmp">Cmp</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col9 ref" href="#489CCBank" title='CCBank' data-ref="489CCBank" data-ref-filename="489CCBank">CCBank</a>);</td></tr>
<tr><th id="2070">2070</th><td></td></tr>
<tr><th id="2071">2071</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="499L" title='L' data-type='unsigned int' data-ref="499L" data-ref-filename="499L">L</dfn> = <var>0</var>; <a class="local col9 ref" href="#499L" title='L' data-ref="499L" data-ref-filename="499L">L</a> &lt; <a class="local col3 ref" href="#493NumLanes" title='NumLanes' data-ref="493NumLanes" data-ref-filename="493NumLanes">NumLanes</a>; ++<a class="local col9 ref" href="#499L" title='L' data-ref="499L" data-ref-filename="499L">L</a>) {</td></tr>
<tr><th id="2072">2072</th><td>      <em>auto</em> <dfn class="local col0 decl" id="500S" title='S' data-type='llvm::MachineInstrBuilder' data-ref="500S" data-ref-filename="500S">S</dfn> = <a class="local col4 ref" href="#484B" title='B' data-ref="484B" data-ref-filename="484B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildSelect' data-ref="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE">buildSelect</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col1 ref" href="#491EltTy" title='EltTy' data-ref="491EltTy" data-ref-filename="491EltTy">EltTy</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col8 ref" href="#498Cmp" title='Cmp' data-ref="498Cmp" data-ref-filename="498Cmp">Cmp</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col2 ref" href="#492InsRegs" title='InsRegs' data-ref="492InsRegs" data-ref-filename="492InsRegs">InsRegs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#499L" title='L' data-ref="499L" data-ref-filename="499L">L</a>]</a>,</td></tr>
<tr><th id="2073">2073</th><td>                             <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col4 ref" href="#494UnmergeToEltTy" title='UnmergeToEltTy' data-ref="494UnmergeToEltTy" data-ref-filename="494UnmergeToEltTy">UnmergeToEltTy</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<a class="local col6 ref" href="#496I" title='I' data-ref="496I" data-ref-filename="496I">I</a> * <a class="local col3 ref" href="#493NumLanes" title='NumLanes' data-ref="493NumLanes" data-ref-filename="493NumLanes">NumLanes</a> + <a class="local col9 ref" href="#499L" title='L' data-ref="499L" data-ref-filename="499L">L</a>));</td></tr>
<tr><th id="2074">2074</th><td></td></tr>
<tr><th id="2075">2075</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="501N" title='N' data-type='unsigned int' data-ref="501N" data-ref-filename="501N">N</dfn> : { <var>0</var>, <var>2</var>, <var>3</var> })</td></tr>
<tr><th id="2076">2076</th><td>        <a class="local col5 ref" href="#475MRI" title='MRI' data-ref="475MRI" data-ref-filename="475MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="local col0 ref" href="#500S" title='S' data-ref="500S" data-ref-filename="500S">S</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#501N" title='N' data-ref="501N" data-ref-filename="501N">N</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#486DstBank" title='DstBank' data-ref="486DstBank" data-ref-filename="486DstBank">DstBank</a>);</td></tr>
<tr><th id="2077">2077</th><td></td></tr>
<tr><th id="2078">2078</th><td>      <a class="local col5 ref" href="#495Ops" title='Ops' data-ref="495Ops" data-ref-filename="495Ops">Ops</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#496I" title='I' data-ref="496I" data-ref-filename="496I">I</a> * <a class="local col3 ref" href="#493NumLanes" title='NumLanes' data-ref="493NumLanes" data-ref-filename="493NumLanes">NumLanes</a> + <a class="local col9 ref" href="#499L" title='L' data-ref="499L" data-ref-filename="499L">L</a>]</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col0 ref" href="#500S" title='S' data-ref="500S" data-ref-filename="500S">S</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2079">2079</th><td>    }</td></tr>
<tr><th id="2080">2080</th><td>  }</td></tr>
<tr><th id="2081">2081</th><td></td></tr>
<tr><th id="2082">2082</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="502MergeTy" title='MergeTy' data-type='llvm::LLT' data-ref="502MergeTy" data-ref-filename="502MergeTy">MergeTy</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtS0_" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtS0_" data-ref-filename="_ZN4llvm3LLT6vectorEtS0_">vector</a>(<a class="local col5 ref" href="#495Ops" title='Ops' data-ref="495Ops" data-ref-filename="495Ops">Ops</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(), <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col1 ref" href="#491EltTy" title='EltTy' data-ref="491EltTy" data-ref-filename="491EltTy">EltTy</a>);</td></tr>
<tr><th id="2083">2083</th><td>  <b>if</b> (<a class="local col2 ref" href="#502MergeTy" title='MergeTy' data-ref="502MergeTy" data-ref-filename="502MergeTy">MergeTy</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="local col5 ref" href="#475MRI" title='MRI' data-ref="475MRI" data-ref-filename="475MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col4 ref" href="#474MI" title='MI' data-ref="474MI" data-ref-filename="474MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="2084">2084</th><td>    <a class="local col4 ref" href="#484B" title='B' data-ref="484B" data-ref-filename="484B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" title='llvm::MachineIRBuilder::buildBuildVector' data-ref="_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" data-ref-filename="_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE">buildBuildVector</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ERKNS_14MachineOperandE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm5DstOpC1ERKNS_14MachineOperandE"></a><a class="local col4 ref" href="#474MI" title='MI' data-ref="474MI" data-ref-filename="474MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>), <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col5 ref" href="#495Ops" title='Ops' data-ref="495Ops" data-ref-filename="495Ops">Ops</a>);</td></tr>
<tr><th id="2085">2085</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2086">2086</th><td>    <em>auto</em> <dfn class="local col3 decl" id="503Vec" title='Vec' data-type='llvm::MachineInstrBuilder' data-ref="503Vec" data-ref-filename="503Vec">Vec</dfn> = <a class="local col4 ref" href="#484B" title='B' data-ref="484B" data-ref-filename="484B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" title='llvm::MachineIRBuilder::buildBuildVector' data-ref="_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" data-ref-filename="_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE">buildBuildVector</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col2 ref" href="#502MergeTy" title='MergeTy' data-ref="502MergeTy" data-ref-filename="502MergeTy">MergeTy</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col5 ref" href="#495Ops" title='Ops' data-ref="495Ops" data-ref-filename="495Ops">Ops</a>);</td></tr>
<tr><th id="2087">2087</th><td>    <a class="local col5 ref" href="#475MRI" title='MRI' data-ref="475MRI" data-ref-filename="475MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="local col3 ref" href="#503Vec" title='Vec' data-ref="503Vec" data-ref-filename="503Vec">Vec</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#486DstBank" title='DstBank' data-ref="486DstBank" data-ref-filename="486DstBank">DstBank</a>);</td></tr>
<tr><th id="2088">2088</th><td>    <a class="local col4 ref" href="#484B" title='B' data-ref="484B" data-ref-filename="484B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildBitcastERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildBitcast' data-ref="_ZN4llvm16MachineIRBuilder12buildBitcastERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildBitcastERKNS_5DstOpERKNS_5SrcOpE">buildBitcast</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col4 ref" href="#474MI" title='MI' data-ref="474MI" data-ref-filename="474MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col3 ref" href="#503Vec" title='Vec' data-ref="503Vec" data-ref-filename="503Vec">Vec</a>);</td></tr>
<tr><th id="2089">2089</th><td>  }</td></tr>
<tr><th id="2090">2090</th><td></td></tr>
<tr><th id="2091">2091</th><td>  <a class="local col5 ref" href="#475MRI" title='MRI' data-ref="475MRI" data-ref-filename="475MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="local col4 ref" href="#474MI" title='MI' data-ref="474MI" data-ref-filename="474MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#486DstBank" title='DstBank' data-ref="486DstBank" data-ref-filename="486DstBank">DstBank</a>);</td></tr>
<tr><th id="2092">2092</th><td>  <a class="local col4 ref" href="#474MI" title='MI' data-ref="474MI" data-ref-filename="474MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2093">2093</th><td></td></tr>
<tr><th id="2094">2094</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2095">2095</th><td>}</td></tr>
<tr><th id="2096">2096</th><td></td></tr>
<tr><th id="2097">2097</th><td><em>void</em> <a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo" data-ref-filename="llvm..AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm22AMDGPURegisterBankInfo16applyMappingImplERKNS_16RegisterBankInfo14OperandsMapperE" title='llvm::AMDGPURegisterBankInfo::applyMappingImpl' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16applyMappingImplERKNS_16RegisterBankInfo14OperandsMapperE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16applyMappingImplERKNS_16RegisterBankInfo14OperandsMapperE">applyMappingImpl</dfn>(</td></tr>
<tr><th id="2098">2098</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper" title='llvm::RegisterBankInfo::OperandsMapper' data-ref="llvm::RegisterBankInfo::OperandsMapper" data-ref-filename="llvm..RegisterBankInfo..OperandsMapper">OperandsMapper</a> &amp;<dfn class="local col4 decl" id="504OpdMapper" title='OpdMapper' data-type='const llvm::RegisterBankInfo::OperandsMapper &amp;' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</dfn>) <em>const</em> {</td></tr>
<tr><th id="2099">2099</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="505MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="505MI" data-ref-filename="505MI">MI</dfn> = <a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper5getMIEv" title='llvm::RegisterBankInfo::OperandsMapper::getMI' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper5getMIEv" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper5getMIEv">getMI</a>();</td></tr>
<tr><th id="2100">2100</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="506Opc" title='Opc' data-type='unsigned int' data-ref="506Opc" data-ref-filename="506Opc">Opc</dfn> = <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="2101">2101</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="507MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="507MRI" data-ref-filename="507MRI">MRI</dfn> = <a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper6getMRIEv" title='llvm::RegisterBankInfo::OperandsMapper::getMRI' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper6getMRIEv" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper6getMRIEv">getMRI</a>();</td></tr>
<tr><th id="2102">2102</th><td>  <b>switch</b> (<a class="local col6 ref" href="#506Opc" title='Opc' data-ref="506Opc" data-ref-filename="506Opc">Opc</a>) {</td></tr>
<tr><th id="2103">2103</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_PHI" title='llvm::AMDGPU::G_PHI' data-ref="llvm::AMDGPU::G_PHI" data-ref-filename="llvm..AMDGPU..G_PHI">G_PHI</a>: {</td></tr>
<tr><th id="2104">2104</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="508DstReg" title='DstReg' data-type='llvm::Register' data-ref="508DstReg" data-ref-filename="508DstReg">DstReg</dfn> = <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2105">2105</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="509DstTy" title='DstTy' data-type='llvm::LLT' data-ref="509DstTy" data-ref-filename="509DstTy">DstTy</dfn> = <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#508DstReg" title='DstReg' data-ref="508DstReg" data-ref-filename="508DstReg">DstReg</a>);</td></tr>
<tr><th id="2106">2106</th><td>    <b>if</b> (<a class="local col9 ref" href="#509DstTy" title='DstTy' data-ref="509DstTy" data-ref-filename="509DstTy">DstTy</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_" data-ref-filename="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>1</var>))</td></tr>
<tr><th id="2107">2107</th><td>      <b>break</b>;</td></tr>
<tr><th id="2108">2108</th><td></td></tr>
<tr><th id="2109">2109</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col0 decl" id="510S32" title='S32' data-type='const llvm::LLT' data-ref="510S32" data-ref-filename="510S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="2110">2110</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col1 decl" id="511DstBank" title='DstBank' data-type='const llvm::RegisterBank *' data-ref="511DstBank" data-ref-filename="511DstBank">DstBank</dfn> =</td></tr>
<tr><th id="2111">2111</th><td>      <a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" title='llvm::RegisterBankInfo::OperandsMapper::getInstrMapping' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv">getInstrMapping</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" title='llvm::RegisterBankInfo::InstructionMapping::getOperandMapping' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj">getOperandMapping</a>(<var>0</var>).<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::BreakDown" title='llvm::RegisterBankInfo::ValueMapping::BreakDown' data-ref="llvm::RegisterBankInfo::ValueMapping::BreakDown" data-ref-filename="llvm..RegisterBankInfo..ValueMapping..BreakDown">BreakDown</a>[<var>0</var>].<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::RegBank" title='llvm::RegisterBankInfo::PartialMapping::RegBank' data-ref="llvm::RegisterBankInfo::PartialMapping::RegBank" data-ref-filename="llvm..RegisterBankInfo..PartialMapping..RegBank">RegBank</a>;</td></tr>
<tr><th id="2112">2112</th><td>    <b>if</b> (<a class="local col1 ref" href="#511DstBank" title='DstBank' data-ref="511DstBank" data-ref-filename="511DstBank">DstBank</a> == &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBank" title='llvm::AMDGPU::VCCRegBank' data-ref="llvm::AMDGPU::VCCRegBank" data-ref-filename="llvm..AMDGPU..VCCRegBank">VCCRegBank</a>) {</td></tr>
<tr><th id="2113">2113</th><td>      <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo19applyDefaultMappingERKNS0_14OperandsMapperE" title='llvm::RegisterBankInfo::applyDefaultMapping' data-ref="_ZN4llvm16RegisterBankInfo19applyDefaultMappingERKNS0_14OperandsMapperE" data-ref-filename="_ZN4llvm16RegisterBankInfo19applyDefaultMappingERKNS0_14OperandsMapperE">applyDefaultMapping</a>(<a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>);</td></tr>
<tr><th id="2114">2114</th><td>      <i>// The standard handling only considers the result register bank for</i></td></tr>
<tr><th id="2115">2115</th><td><i>      // phis. For VCC, blindly inserting a copy when the phi is lowered will</i></td></tr>
<tr><th id="2116">2116</th><td><i>      // produce an invalid copy. We can only copy with some kind of compare to</i></td></tr>
<tr><th id="2117">2117</th><td><i>      // get a vector boolean result. Insert a regitser bank copy that will be</i></td></tr>
<tr><th id="2118">2118</th><td><i>      // correctly lowered to a compare.</i></td></tr>
<tr><th id="2119">2119</th><td>      <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col2 decl" id="512B" title='B' data-type='llvm::MachineIRBuilder' data-ref="512B" data-ref-filename="512B">B</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_15MachineFunctionE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_15MachineFunctionE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_15MachineFunctionE">(</a>*<a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>());</td></tr>
<tr><th id="2120">2120</th><td></td></tr>
<tr><th id="2121">2121</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="513I" title='I' data-type='unsigned int' data-ref="513I" data-ref-filename="513I">I</dfn> = <var>1</var>, <dfn class="local col4 decl" id="514E" title='E' data-type='unsigned int' data-ref="514E" data-ref-filename="514E">E</dfn> = <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col3 ref" href="#513I" title='I' data-ref="513I" data-ref-filename="513I">I</a> != <a class="local col4 ref" href="#514E" title='E' data-ref="514E" data-ref-filename="514E">E</a>; <a class="local col3 ref" href="#513I" title='I' data-ref="513I" data-ref-filename="513I">I</a> += <var>2</var>) {</td></tr>
<tr><th id="2122">2122</th><td>        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="515SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="515SrcReg" data-ref-filename="515SrcReg">SrcReg</dfn> = <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#513I" title='I' data-ref="513I" data-ref-filename="513I">I</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2123">2123</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col6 decl" id="516SrcBank" title='SrcBank' data-type='const llvm::RegisterBank *' data-ref="516SrcBank" data-ref-filename="516SrcBank">SrcBank</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#515SrcReg" title='SrcReg' data-ref="515SrcReg" data-ref-filename="515SrcReg">SrcReg</a>, <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="2124">2124</th><td></td></tr>
<tr><th id="2125">2125</th><td>        <b>if</b> (<a class="local col6 ref" href="#516SrcBank" title='SrcBank' data-ref="516SrcBank" data-ref-filename="516SrcBank">SrcBank</a> != &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBank" title='llvm::AMDGPU::VCCRegBank' data-ref="llvm::AMDGPU::VCCRegBank" data-ref-filename="llvm..AMDGPU..VCCRegBank">VCCRegBank</a>) {</td></tr>
<tr><th id="2126">2126</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="517SrcMBB" title='SrcMBB' data-type='llvm::MachineBasicBlock *' data-ref="517SrcMBB" data-ref-filename="517SrcMBB">SrcMBB</dfn> = <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#513I" title='I' data-ref="513I" data-ref-filename="513I">I</a> + <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="2127">2127</th><td>          <a class="local col2 ref" href="#512B" title='B' data-ref="512B" data-ref-filename="512B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineIRBuilder::setInsertPt' data-ref="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">setInsertPt</a>(<span class='refarg'>*<a class="local col7 ref" href="#517SrcMBB" title='SrcMBB' data-ref="517SrcMBB" data-ref-filename="517SrcMBB">SrcMBB</a></span>, <a class="local col7 ref" href="#517SrcMBB" title='SrcMBB' data-ref="517SrcMBB" data-ref-filename="517SrcMBB">SrcMBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" data-ref-filename="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>());</td></tr>
<tr><th id="2128">2128</th><td></td></tr>
<tr><th id="2129">2129</th><td>          <em>auto</em> <dfn class="local col8 decl" id="518Copy" title='Copy' data-type='llvm::MachineInstrBuilder' data-ref="518Copy" data-ref-filename="518Copy">Copy</dfn> = <a class="local col2 ref" href="#512B" title='B' data-ref="512B" data-ref-filename="512B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>1</var>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col5 ref" href="#515SrcReg" title='SrcReg' data-ref="515SrcReg" data-ref-filename="515SrcReg">SrcReg</a>);</td></tr>
<tr><th id="2130">2130</th><td>          <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="local col8 ref" href="#518Copy" title='Copy' data-ref="518Copy" data-ref-filename="518Copy">Copy</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>), <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBank" title='llvm::AMDGPU::VCCRegBank' data-ref="llvm::AMDGPU::VCCRegBank" data-ref-filename="llvm..AMDGPU..VCCRegBank">VCCRegBank</a>);</td></tr>
<tr><th id="2131">2131</th><td>          <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#513I" title='I' data-ref="513I" data-ref-filename="513I">I</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="local col8 ref" href="#518Copy" title='Copy' data-ref="518Copy" data-ref-filename="518Copy">Copy</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>));</td></tr>
<tr><th id="2132">2132</th><td>        }</td></tr>
<tr><th id="2133">2133</th><td>      }</td></tr>
<tr><th id="2134">2134</th><td></td></tr>
<tr><th id="2135">2135</th><td>      <b>return</b>;</td></tr>
<tr><th id="2136">2136</th><td>    }</td></tr>
<tr><th id="2137">2137</th><td></td></tr>
<tr><th id="2138">2138</th><td>    <i>// Phi handling is strange and only considers the bank of the destination.</i></td></tr>
<tr><th id="2139">2139</th><td>    <a class="tu ref fn" href="#_ZL24substituteSimpleCopyRegsRKN4llvm16RegisterBankInfo14OperandsMapperEj" title='substituteSimpleCopyRegs' data-use='c' data-ref="_ZL24substituteSimpleCopyRegsRKN4llvm16RegisterBankInfo14OperandsMapperEj" data-ref-filename="_ZL24substituteSimpleCopyRegsRKN4llvm16RegisterBankInfo14OperandsMapperEj">substituteSimpleCopyRegs</a>(<a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>, <var>0</var>);</td></tr>
<tr><th id="2140">2140</th><td></td></tr>
<tr><th id="2141">2141</th><td>    <i>// Promote SGPR/VGPR booleans to s32</i></td></tr>
<tr><th id="2142">2142</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col9 decl" id="519MF" title='MF' data-type='llvm::MachineFunction *' data-ref="519MF" data-ref-filename="519MF">MF</dfn> = <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="2143">2143</th><td>    <a class="tu type" href="#(anonymousnamespace)::ApplyRegBankMapping" title='(anonymous namespace)::ApplyRegBankMapping' data-ref="(anonymousnamespace)::ApplyRegBankMapping" data-ref-filename="(anonymousnamespace)..ApplyRegBankMapping">ApplyRegBankMapping</a> <dfn class="local col0 decl" id="520ApplyBank" title='ApplyBank' data-type='(anonymous namespace)::ApplyRegBankMapping' data-ref="520ApplyBank" data-ref-filename="520ApplyBank">ApplyBank</dfn><a class="tu ref fn" href="#_ZN12_GLOBAL__N_119ApplyRegBankMappingC1ERKN4llvm22AMDGPURegisterBankInfoERNS1_19MachineRegisterInfoEPKNS1_12RegisterBankE" title='(anonymous namespace)::ApplyRegBankMapping::ApplyRegBankMapping' data-use='c' data-ref="_ZN12_GLOBAL__N_119ApplyRegBankMappingC1ERKN4llvm22AMDGPURegisterBankInfoERNS1_19MachineRegisterInfoEPKNS1_12RegisterBankE" data-ref-filename="_ZN12_GLOBAL__N_119ApplyRegBankMappingC1ERKN4llvm22AMDGPURegisterBankInfoERNS1_19MachineRegisterInfoEPKNS1_12RegisterBankE">(</a>*<b>this</b>, <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>, <a class="local col1 ref" href="#511DstBank" title='DstBank' data-ref="511DstBank" data-ref-filename="511DstBank">DstBank</a>);</td></tr>
<tr><th id="2144">2144</th><td>    <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col1 decl" id="521B" title='B' data-type='llvm::MachineIRBuilder' data-ref="521B" data-ref-filename="521B">B</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrERNS_19GISelChangeObserverE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrERNS_19GISelChangeObserverE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrERNS_19GISelChangeObserverE">(</a><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>, <a class="local col0 ref" href="#520ApplyBank" title='ApplyBank' data-ref="520ApplyBank" data-ref-filename="520ApplyBank">ApplyBank</a>);</td></tr>
<tr><th id="2145">2145</th><td>    <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#llvm::LegalizerHelper" title='llvm::LegalizerHelper' data-ref="llvm::LegalizerHelper" data-ref-filename="llvm..LegalizerHelper">LegalizerHelper</a> <dfn class="local col2 decl" id="522Helper" title='Helper' data-type='llvm::LegalizerHelper' data-ref="522Helper" data-ref-filename="522Helper">Helper</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#_ZN4llvm15LegalizerHelperC1ERNS_15MachineFunctionERNS_19GISelChangeObserverERNS_16MachineIRBuilderE" title='llvm::LegalizerHelper::LegalizerHelper' data-ref="_ZN4llvm15LegalizerHelperC1ERNS_15MachineFunctionERNS_19GISelChangeObserverERNS_16MachineIRBuilderE" data-ref-filename="_ZN4llvm15LegalizerHelperC1ERNS_15MachineFunctionERNS_19GISelChangeObserverERNS_16MachineIRBuilderE">(</a>*<a class="local col9 ref" href="#519MF" title='MF' data-ref="519MF" data-ref-filename="519MF">MF</a>, <a class="local col0 ref" href="#520ApplyBank" title='ApplyBank' data-ref="520ApplyBank" data-ref-filename="520ApplyBank">ApplyBank</a>, <a class="local col1 ref" href="#521B" title='B' data-ref="521B" data-ref-filename="521B">B</a>);</td></tr>
<tr><th id="2146">2146</th><td></td></tr>
<tr><th id="2147">2147</th><td>    <b>if</b> (<a class="local col2 ref" href="#522Helper" title='Helper' data-ref="522Helper" data-ref-filename="522Helper">Helper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#_ZN4llvm15LegalizerHelper11widenScalarERNS_12MachineInstrEjNS_3LLTE" title='llvm::LegalizerHelper::widenScalar' data-ref="_ZN4llvm15LegalizerHelper11widenScalarERNS_12MachineInstrEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizerHelper11widenScalarERNS_12MachineInstrEjNS_3LLTE">widenScalar</a>(<span class='refarg'><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a></span>, <var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col0 ref" href="#510S32" title='S32' data-ref="510S32" data-ref-filename="510S32">S32</a>) != <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#llvm::LegalizerHelper" title='llvm::LegalizerHelper' data-ref="llvm::LegalizerHelper" data-ref-filename="llvm..LegalizerHelper">LegalizerHelper</a>::<a class="enum" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#llvm::LegalizerHelper::Legalized" title='llvm::LegalizerHelper::Legalized' data-ref="llvm::LegalizerHelper::Legalized" data-ref-filename="llvm..LegalizerHelper..Legalized">Legalized</a>)</td></tr>
<tr><th id="2148">2148</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"widen scalar should have succeeded"</q>);</td></tr>
<tr><th id="2149">2149</th><td></td></tr>
<tr><th id="2150">2150</th><td>    <b>return</b>;</td></tr>
<tr><th id="2151">2151</th><td>  }</td></tr>
<tr><th id="2152">2152</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_ICMP" title='llvm::AMDGPU::G_ICMP' data-ref="llvm::AMDGPU::G_ICMP" data-ref-filename="llvm..AMDGPU..G_ICMP">G_ICMP</a>:</td></tr>
<tr><th id="2153">2153</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_UADDO" title='llvm::AMDGPU::G_UADDO' data-ref="llvm::AMDGPU::G_UADDO" data-ref-filename="llvm..AMDGPU..G_UADDO">G_UADDO</a>:</td></tr>
<tr><th id="2154">2154</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_USUBO" title='llvm::AMDGPU::G_USUBO' data-ref="llvm::AMDGPU::G_USUBO" data-ref-filename="llvm..AMDGPU..G_USUBO">G_USUBO</a>:</td></tr>
<tr><th id="2155">2155</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_UADDE" title='llvm::AMDGPU::G_UADDE' data-ref="llvm::AMDGPU::G_UADDE" data-ref-filename="llvm..AMDGPU..G_UADDE">G_UADDE</a>:</td></tr>
<tr><th id="2156">2156</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_SADDE" title='llvm::AMDGPU::G_SADDE' data-ref="llvm::AMDGPU::G_SADDE" data-ref-filename="llvm..AMDGPU..G_SADDE">G_SADDE</a>:</td></tr>
<tr><th id="2157">2157</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_USUBE" title='llvm::AMDGPU::G_USUBE' data-ref="llvm::AMDGPU::G_USUBE" data-ref-filename="llvm..AMDGPU..G_USUBE">G_USUBE</a>:</td></tr>
<tr><th id="2158">2158</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_SSUBE" title='llvm::AMDGPU::G_SSUBE' data-ref="llvm::AMDGPU::G_SSUBE" data-ref-filename="llvm..AMDGPU..G_SSUBE">G_SSUBE</a>: {</td></tr>
<tr><th id="2159">2159</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="523BoolDstOp" title='BoolDstOp' data-type='unsigned int' data-ref="523BoolDstOp" data-ref-filename="523BoolDstOp">BoolDstOp</dfn> = <a class="local col6 ref" href="#506Opc" title='Opc' data-ref="506Opc" data-ref-filename="506Opc">Opc</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_ICMP" title='llvm::AMDGPU::G_ICMP' data-ref="llvm::AMDGPU::G_ICMP" data-ref-filename="llvm..AMDGPU..G_ICMP">G_ICMP</a> ? <var>0</var> : <var>1</var>;</td></tr>
<tr><th id="2160">2160</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="524DstReg" title='DstReg' data-type='llvm::Register' data-ref="524DstReg" data-ref-filename="524DstReg">DstReg</dfn> = <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#523BoolDstOp" title='BoolDstOp' data-ref="523BoolDstOp" data-ref-filename="523BoolDstOp">BoolDstOp</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2161">2161</th><td></td></tr>
<tr><th id="2162">2162</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col5 decl" id="525DstBank" title='DstBank' data-type='const llvm::RegisterBank *' data-ref="525DstBank" data-ref-filename="525DstBank">DstBank</dfn> =</td></tr>
<tr><th id="2163">2163</th><td>      <a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" title='llvm::RegisterBankInfo::OperandsMapper::getInstrMapping' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv">getInstrMapping</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" title='llvm::RegisterBankInfo::InstructionMapping::getOperandMapping' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj">getOperandMapping</a>(<var>0</var>).<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::BreakDown" title='llvm::RegisterBankInfo::ValueMapping::BreakDown' data-ref="llvm::RegisterBankInfo::ValueMapping::BreakDown" data-ref-filename="llvm..RegisterBankInfo..ValueMapping..BreakDown">BreakDown</a>[<var>0</var>].<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::RegBank" title='llvm::RegisterBankInfo::PartialMapping::RegBank' data-ref="llvm::RegisterBankInfo::PartialMapping::RegBank" data-ref-filename="llvm..RegisterBankInfo..PartialMapping..RegBank">RegBank</a>;</td></tr>
<tr><th id="2164">2164</th><td>    <b>if</b> (<a class="local col5 ref" href="#525DstBank" title='DstBank' data-ref="525DstBank" data-ref-filename="525DstBank">DstBank</a> != &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a>)</td></tr>
<tr><th id="2165">2165</th><td>      <b>break</b>;</td></tr>
<tr><th id="2166">2166</th><td></td></tr>
<tr><th id="2167">2167</th><td>    <em>const</em> <em>bool</em> <dfn class="local col6 decl" id="526HasCarryIn" title='HasCarryIn' data-type='const bool' data-ref="526HasCarryIn" data-ref-filename="526HasCarryIn">HasCarryIn</dfn> = <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() == <var>5</var>;</td></tr>
<tr><th id="2168">2168</th><td></td></tr>
<tr><th id="2169">2169</th><td>    <i>// If this is a scalar compare, promote the result to s32, as the selection</i></td></tr>
<tr><th id="2170">2170</th><td><i>    // will end up using a copy to a 32-bit vreg.</i></td></tr>
<tr><th id="2171">2171</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col7 decl" id="527S32" title='S32' data-type='const llvm::LLT' data-ref="527S32" data-ref-filename="527S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="2172">2172</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="528NewDstReg" title='NewDstReg' data-type='llvm::Register' data-ref="528NewDstReg" data-ref-filename="528NewDstReg">NewDstReg</dfn> = <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#527S32" title='S32' data-ref="527S32" data-ref-filename="527S32">S32</a>);</td></tr>
<tr><th id="2173">2173</th><td>    <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#528NewDstReg" title='NewDstReg' data-ref="528NewDstReg" data-ref-filename="528NewDstReg">NewDstReg</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a>);</td></tr>
<tr><th id="2174">2174</th><td>    <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#523BoolDstOp" title='BoolDstOp' data-ref="523BoolDstOp" data-ref-filename="523BoolDstOp">BoolDstOp</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#528NewDstReg" title='NewDstReg' data-ref="528NewDstReg" data-ref-filename="528NewDstReg">NewDstReg</a>);</td></tr>
<tr><th id="2175">2175</th><td>    <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col9 decl" id="529B" title='B' data-type='llvm::MachineIRBuilder' data-ref="529B" data-ref-filename="529B">B</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>);</td></tr>
<tr><th id="2176">2176</th><td></td></tr>
<tr><th id="2177">2177</th><td>    <b>if</b> (<a class="local col6 ref" href="#526HasCarryIn" title='HasCarryIn' data-ref="526HasCarryIn" data-ref-filename="526HasCarryIn">HasCarryIn</a>) {</td></tr>
<tr><th id="2178">2178</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="530NewSrcReg" title='NewSrcReg' data-type='llvm::Register' data-ref="530NewSrcReg" data-ref-filename="530NewSrcReg">NewSrcReg</dfn> = <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#527S32" title='S32' data-ref="527S32" data-ref-filename="527S32">S32</a>);</td></tr>
<tr><th id="2179">2179</th><td>      <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#530NewSrcReg" title='NewSrcReg' data-ref="530NewSrcReg" data-ref-filename="530NewSrcReg">NewSrcReg</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a>);</td></tr>
<tr><th id="2180">2180</th><td>      <a class="local col9 ref" href="#529B" title='B' data-ref="529B" data-ref-filename="529B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildZExtERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildZExt' data-ref="_ZN4llvm16MachineIRBuilder9buildZExtERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildZExtERKNS_5DstOpERKNS_5SrcOpE">buildZExt</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col0 ref" href="#530NewSrcReg" title='NewSrcReg' data-ref="530NewSrcReg" data-ref-filename="530NewSrcReg">NewSrcReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="2181">2181</th><td>      <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#530NewSrcReg" title='NewSrcReg' data-ref="530NewSrcReg" data-ref-filename="530NewSrcReg">NewSrcReg</a>);</td></tr>
<tr><th id="2182">2182</th><td>    }</td></tr>
<tr><th id="2183">2183</th><td></td></tr>
<tr><th id="2184">2184</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="531MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="531MBB" data-ref-filename="531MBB">MBB</dfn> = <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="2185">2185</th><td>    <a class="local col9 ref" href="#529B" title='B' data-ref="529B" data-ref-filename="529B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineIRBuilder::setInsertPt' data-ref="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">setInsertPt</a>(<span class='refarg'>*<a class="local col1 ref" href="#531MBB" title='MBB' data-ref="531MBB" data-ref-filename="531MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>()));</td></tr>
<tr><th id="2186">2186</th><td></td></tr>
<tr><th id="2187">2187</th><td>    <i>// If we had a constrained VCC result register, a copy was inserted to VCC</i></td></tr>
<tr><th id="2188">2188</th><td><i>    // from SGPR.</i></td></tr>
<tr><th id="2189">2189</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>1</var>&gt; <dfn class="local col2 decl" id="532DefRegs" title='DefRegs' data-type='SmallVector&lt;llvm::Register, 1&gt;' data-ref="532DefRegs" data-ref-filename="532DefRegs">DefRegs</dfn><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE" data-ref-filename="_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE">(</a><a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb" title='llvm::RegisterBankInfo::OperandsMapper::getVRegs' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb">getVRegs</a>(<var>0</var>));</td></tr>
<tr><th id="2190">2190</th><td>    <b>if</b> (<a class="local col2 ref" href="#532DefRegs" title='DefRegs' data-ref="532DefRegs" data-ref-filename="532DefRegs">DefRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="2191">2191</th><td>      <a class="local col2 ref" href="#532DefRegs" title='DefRegs' data-ref="532DefRegs" data-ref-filename="532DefRegs">DefRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#524DstReg" title='DstReg' data-ref="524DstReg" data-ref-filename="524DstReg">DstReg</a>);</td></tr>
<tr><th id="2192">2192</th><td>    <a class="local col9 ref" href="#529B" title='B' data-ref="529B" data-ref-filename="529B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildTrunc' data-ref="_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE">buildTrunc</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col2 ref" href="#532DefRegs" title='DefRegs' data-ref="532DefRegs" data-ref-filename="532DefRegs">DefRegs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col8 ref" href="#528NewDstReg" title='NewDstReg' data-ref="528NewDstReg" data-ref-filename="528NewDstReg">NewDstReg</a>);</td></tr>
<tr><th id="2193">2193</th><td>    <b>return</b>;</td></tr>
<tr><th id="2194">2194</th><td>  }</td></tr>
<tr><th id="2195">2195</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_SELECT" title='llvm::AMDGPU::G_SELECT' data-ref="llvm::AMDGPU::G_SELECT" data-ref-filename="llvm..AMDGPU..G_SELECT">G_SELECT</a>: {</td></tr>
<tr><th id="2196">2196</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="533DstReg" title='DstReg' data-type='llvm::Register' data-ref="533DstReg" data-ref-filename="533DstReg">DstReg</dfn> = <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2197">2197</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col4 decl" id="534DstTy" title='DstTy' data-type='llvm::LLT' data-ref="534DstTy" data-ref-filename="534DstTy">DstTy</dfn> = <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#533DstReg" title='DstReg' data-ref="533DstReg" data-ref-filename="533DstReg">DstReg</a>);</td></tr>
<tr><th id="2198">2198</th><td></td></tr>
<tr><th id="2199">2199</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>1</var>&gt; <dfn class="local col5 decl" id="535CondRegs" title='CondRegs' data-type='SmallVector&lt;llvm::Register, 1&gt;' data-ref="535CondRegs" data-ref-filename="535CondRegs">CondRegs</dfn><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE" data-ref-filename="_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE">(</a><a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb" title='llvm::RegisterBankInfo::OperandsMapper::getVRegs' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb">getVRegs</a>(<var>1</var>));</td></tr>
<tr><th id="2200">2200</th><td>    <b>if</b> (<a class="local col5 ref" href="#535CondRegs" title='CondRegs' data-ref="535CondRegs" data-ref-filename="535CondRegs">CondRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="2201">2201</th><td>      <a class="local col5 ref" href="#535CondRegs" title='CondRegs' data-ref="535CondRegs" data-ref-filename="535CondRegs">CondRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="2202">2202</th><td>    <b>else</b> {</td></tr>
<tr><th id="2203">2203</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(CondRegs.size() == <var>1</var>);</td></tr>
<tr><th id="2204">2204</th><td>    }</td></tr>
<tr><th id="2205">2205</th><td></td></tr>
<tr><th id="2206">2206</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col6 decl" id="536CondBank" title='CondBank' data-type='const llvm::RegisterBank *' data-ref="536CondBank" data-ref-filename="536CondBank">CondBank</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#535CondRegs" title='CondRegs' data-ref="535CondRegs" data-ref-filename="535CondRegs">CondRegs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>, <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="2207">2207</th><td>    <b>if</b> (<a class="local col6 ref" href="#536CondBank" title='CondBank' data-ref="536CondBank" data-ref-filename="536CondBank">CondBank</a> == &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a>) {</td></tr>
<tr><th id="2208">2208</th><td>      <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col7 decl" id="537B" title='B' data-type='llvm::MachineIRBuilder' data-ref="537B" data-ref-filename="537B">B</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>);</td></tr>
<tr><th id="2209">2209</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col8 decl" id="538S32" title='S32' data-type='const llvm::LLT' data-ref="538S32" data-ref-filename="538S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="2210">2210</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="539NewCondReg" title='NewCondReg' data-type='llvm::Register' data-ref="539NewCondReg" data-ref-filename="539NewCondReg">NewCondReg</dfn> = <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#538S32" title='S32' data-ref="538S32" data-ref-filename="538S32">S32</a>);</td></tr>
<tr><th id="2211">2211</th><td>      <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#539NewCondReg" title='NewCondReg' data-ref="539NewCondReg" data-ref-filename="539NewCondReg">NewCondReg</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a>);</td></tr>
<tr><th id="2212">2212</th><td></td></tr>
<tr><th id="2213">2213</th><td>      <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#539NewCondReg" title='NewCondReg' data-ref="539NewCondReg" data-ref-filename="539NewCondReg">NewCondReg</a>);</td></tr>
<tr><th id="2214">2214</th><td>      <a class="local col7 ref" href="#537B" title='B' data-ref="537B" data-ref-filename="537B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildZExtERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildZExt' data-ref="_ZN4llvm16MachineIRBuilder9buildZExtERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildZExtERKNS_5DstOpERKNS_5SrcOpE">buildZExt</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col9 ref" href="#539NewCondReg" title='NewCondReg' data-ref="539NewCondReg" data-ref-filename="539NewCondReg">NewCondReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col5 ref" href="#535CondRegs" title='CondRegs' data-ref="535CondRegs" data-ref-filename="535CondRegs">CondRegs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>);</td></tr>
<tr><th id="2215">2215</th><td>    }</td></tr>
<tr><th id="2216">2216</th><td></td></tr>
<tr><th id="2217">2217</th><td>    <b>if</b> (<a class="local col4 ref" href="#534DstTy" title='DstTy' data-ref="534DstTy" data-ref-filename="534DstTy">DstTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() != <var>64</var>)</td></tr>
<tr><th id="2218">2218</th><td>      <b>break</b>;</td></tr>
<tr><th id="2219">2219</th><td></td></tr>
<tr><th id="2220">2220</th><td>    <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col0 decl" id="540B" title='B' data-type='llvm::MachineIRBuilder' data-ref="540B" data-ref-filename="540B">B</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>);</td></tr>
<tr><th id="2221">2221</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="541HalfTy" title='HalfTy' data-type='llvm::LLT' data-ref="541HalfTy" data-ref-filename="541HalfTy">HalfTy</dfn> = <a class="tu ref fn" href="#_ZL16getHalfSizedTypeN4llvm3LLTE" title='getHalfSizedType' data-use='c' data-ref="_ZL16getHalfSizedTypeN4llvm3LLTE" data-ref-filename="_ZL16getHalfSizedTypeN4llvm3LLTE">getHalfSizedType</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col4 ref" href="#534DstTy" title='DstTy' data-ref="534DstTy" data-ref-filename="534DstTy">DstTy</a>);</td></tr>
<tr><th id="2222">2222</th><td></td></tr>
<tr><th id="2223">2223</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>2</var>&gt; <dfn class="local col2 decl" id="542DefRegs" title='DefRegs' data-type='SmallVector&lt;llvm::Register, 2&gt;' data-ref="542DefRegs" data-ref-filename="542DefRegs">DefRegs</dfn><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE" data-ref-filename="_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE">(</a><a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb" title='llvm::RegisterBankInfo::OperandsMapper::getVRegs' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb">getVRegs</a>(<var>0</var>));</td></tr>
<tr><th id="2224">2224</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>2</var>&gt; <dfn class="local col3 decl" id="543Src1Regs" title='Src1Regs' data-type='SmallVector&lt;llvm::Register, 2&gt;' data-ref="543Src1Regs" data-ref-filename="543Src1Regs">Src1Regs</dfn><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE" data-ref-filename="_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE">(</a><a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb" title='llvm::RegisterBankInfo::OperandsMapper::getVRegs' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb">getVRegs</a>(<var>2</var>));</td></tr>
<tr><th id="2225">2225</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>2</var>&gt; <dfn class="local col4 decl" id="544Src2Regs" title='Src2Regs' data-type='SmallVector&lt;llvm::Register, 2&gt;' data-ref="544Src2Regs" data-ref-filename="544Src2Regs">Src2Regs</dfn><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE" data-ref-filename="_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE">(</a><a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb" title='llvm::RegisterBankInfo::OperandsMapper::getVRegs' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb">getVRegs</a>(<var>3</var>));</td></tr>
<tr><th id="2226">2226</th><td></td></tr>
<tr><th id="2227">2227</th><td>    <i>// All inputs are SGPRs, nothing special to do.</i></td></tr>
<tr><th id="2228">2228</th><td>    <b>if</b> (<a class="local col2 ref" href="#542DefRegs" title='DefRegs' data-ref="542DefRegs" data-ref-filename="542DefRegs">DefRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="2229">2229</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Src1Regs.empty() &amp;&amp; Src2Regs.empty());</td></tr>
<tr><th id="2230">2230</th><td>      <b>break</b>;</td></tr>
<tr><th id="2231">2231</th><td>    }</td></tr>
<tr><th id="2232">2232</th><td></td></tr>
<tr><th id="2233">2233</th><td>    <b>if</b> (<a class="local col3 ref" href="#543Src1Regs" title='Src1Regs' data-ref="543Src1Regs" data-ref-filename="543Src1Regs">Src1Regs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="2234">2234</th><td>      <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo25split64BitValueForMappingERNS_16MachineIRBuilderERNS_11SmallVectorINS_8RegisterELj2EEENS_3LLTES4_" title='llvm::AMDGPURegisterBankInfo::split64BitValueForMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo25split64BitValueForMappingERNS_16MachineIRBuilderERNS_11SmallVectorINS_8RegisterELj2EEENS_3LLTES4_" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo25split64BitValueForMappingERNS_16MachineIRBuilderERNS_11SmallVectorINS_8RegisterELj2EEENS_3LLTES4_">split64BitValueForMapping</a>(<span class='refarg'><a class="local col0 ref" href="#540B" title='B' data-ref="540B" data-ref-filename="540B">B</a></span>, <span class='refarg'><a class="local col3 ref" href="#543Src1Regs" title='Src1Regs' data-ref="543Src1Regs" data-ref-filename="543Src1Regs">Src1Regs</a></span>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col1 ref" href="#541HalfTy" title='HalfTy' data-ref="541HalfTy" data-ref-filename="541HalfTy">HalfTy</a>, <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="2235">2235</th><td>    <b>else</b> {</td></tr>
<tr><th id="2236">2236</th><td>      <a class="tu ref fn" href="#_ZL13setRegsToTypeRN4llvm19MachineRegisterInfoENS_8ArrayRefINS_8RegisterEEENS_3LLTE" title='setRegsToType' data-use='c' data-ref="_ZL13setRegsToTypeRN4llvm19MachineRegisterInfoENS_8ArrayRefINS_8RegisterEEENS_3LLTE" data-ref-filename="_ZL13setRegsToTypeRN4llvm19MachineRegisterInfoENS_8ArrayRefINS_8RegisterEEENS_3LLTE">setRegsToType</a>(<span class='refarg'><a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a></span>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col3 ref" href="#543Src1Regs" title='Src1Regs' data-ref="543Src1Regs" data-ref-filename="543Src1Regs">Src1Regs</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col1 ref" href="#541HalfTy" title='HalfTy' data-ref="541HalfTy" data-ref-filename="541HalfTy">HalfTy</a>);</td></tr>
<tr><th id="2237">2237</th><td>    }</td></tr>
<tr><th id="2238">2238</th><td></td></tr>
<tr><th id="2239">2239</th><td>    <b>if</b> (<a class="local col4 ref" href="#544Src2Regs" title='Src2Regs' data-ref="544Src2Regs" data-ref-filename="544Src2Regs">Src2Regs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="2240">2240</th><td>      <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo25split64BitValueForMappingERNS_16MachineIRBuilderERNS_11SmallVectorINS_8RegisterELj2EEENS_3LLTES4_" title='llvm::AMDGPURegisterBankInfo::split64BitValueForMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo25split64BitValueForMappingERNS_16MachineIRBuilderERNS_11SmallVectorINS_8RegisterELj2EEENS_3LLTES4_" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo25split64BitValueForMappingERNS_16MachineIRBuilderERNS_11SmallVectorINS_8RegisterELj2EEENS_3LLTES4_">split64BitValueForMapping</a>(<span class='refarg'><a class="local col0 ref" href="#540B" title='B' data-ref="540B" data-ref-filename="540B">B</a></span>, <span class='refarg'><a class="local col4 ref" href="#544Src2Regs" title='Src2Regs' data-ref="544Src2Regs" data-ref-filename="544Src2Regs">Src2Regs</a></span>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col1 ref" href="#541HalfTy" title='HalfTy' data-ref="541HalfTy" data-ref-filename="541HalfTy">HalfTy</a>, <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="2241">2241</th><td>    <b>else</b></td></tr>
<tr><th id="2242">2242</th><td>      <a class="tu ref fn" href="#_ZL13setRegsToTypeRN4llvm19MachineRegisterInfoENS_8ArrayRefINS_8RegisterEEENS_3LLTE" title='setRegsToType' data-use='c' data-ref="_ZL13setRegsToTypeRN4llvm19MachineRegisterInfoENS_8ArrayRefINS_8RegisterEEENS_3LLTE" data-ref-filename="_ZL13setRegsToTypeRN4llvm19MachineRegisterInfoENS_8ArrayRefINS_8RegisterEEENS_3LLTE">setRegsToType</a>(<span class='refarg'><a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a></span>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col4 ref" href="#544Src2Regs" title='Src2Regs' data-ref="544Src2Regs" data-ref-filename="544Src2Regs">Src2Regs</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col1 ref" href="#541HalfTy" title='HalfTy' data-ref="541HalfTy" data-ref-filename="541HalfTy">HalfTy</a>);</td></tr>
<tr><th id="2243">2243</th><td></td></tr>
<tr><th id="2244">2244</th><td>    <a class="tu ref fn" href="#_ZL13setRegsToTypeRN4llvm19MachineRegisterInfoENS_8ArrayRefINS_8RegisterEEENS_3LLTE" title='setRegsToType' data-use='c' data-ref="_ZL13setRegsToTypeRN4llvm19MachineRegisterInfoENS_8ArrayRefINS_8RegisterEEENS_3LLTE" data-ref-filename="_ZL13setRegsToTypeRN4llvm19MachineRegisterInfoENS_8ArrayRefINS_8RegisterEEENS_3LLTE">setRegsToType</a>(<span class='refarg'><a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a></span>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col2 ref" href="#542DefRegs" title='DefRegs' data-ref="542DefRegs" data-ref-filename="542DefRegs">DefRegs</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col1 ref" href="#541HalfTy" title='HalfTy' data-ref="541HalfTy" data-ref-filename="541HalfTy">HalfTy</a>);</td></tr>
<tr><th id="2245">2245</th><td></td></tr>
<tr><th id="2246">2246</th><td>    <a class="local col0 ref" href="#540B" title='B' data-ref="540B" data-ref-filename="540B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildSelect' data-ref="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE">buildSelect</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col2 ref" href="#542DefRegs" title='DefRegs' data-ref="542DefRegs" data-ref-filename="542DefRegs">DefRegs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col5 ref" href="#535CondRegs" title='CondRegs' data-ref="535CondRegs" data-ref-filename="535CondRegs">CondRegs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#543Src1Regs" title='Src1Regs' data-ref="543Src1Regs" data-ref-filename="543Src1Regs">Src1Regs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col4 ref" href="#544Src2Regs" title='Src2Regs' data-ref="544Src2Regs" data-ref-filename="544Src2Regs">Src2Regs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>);</td></tr>
<tr><th id="2247">2247</th><td>    <a class="local col0 ref" href="#540B" title='B' data-ref="540B" data-ref-filename="540B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildSelect' data-ref="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE">buildSelect</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col2 ref" href="#542DefRegs" title='DefRegs' data-ref="542DefRegs" data-ref-filename="542DefRegs">DefRegs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col5 ref" href="#535CondRegs" title='CondRegs' data-ref="535CondRegs" data-ref-filename="535CondRegs">CondRegs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#543Src1Regs" title='Src1Regs' data-ref="543Src1Regs" data-ref-filename="543Src1Regs">Src1Regs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col4 ref" href="#544Src2Regs" title='Src2Regs' data-ref="544Src2Regs" data-ref-filename="544Src2Regs">Src2Regs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>);</td></tr>
<tr><th id="2248">2248</th><td></td></tr>
<tr><th id="2249">2249</th><td>    <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#533DstReg" title='DstReg' data-ref="533DstReg" data-ref-filename="533DstReg">DstReg</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBank" title='llvm::AMDGPU::VGPRRegBank' data-ref="llvm::AMDGPU::VGPRRegBank" data-ref-filename="llvm..AMDGPU..VGPRRegBank">VGPRRegBank</a>);</td></tr>
<tr><th id="2250">2250</th><td>    <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2251">2251</th><td>    <b>return</b>;</td></tr>
<tr><th id="2252">2252</th><td>  }</td></tr>
<tr><th id="2253">2253</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_BRCOND" title='llvm::AMDGPU::G_BRCOND' data-ref="llvm::AMDGPU::G_BRCOND" data-ref-filename="llvm..AMDGPU..G_BRCOND">G_BRCOND</a>: {</td></tr>
<tr><th id="2254">2254</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="545CondReg" title='CondReg' data-type='llvm::Register' data-ref="545CondReg" data-ref-filename="545CondReg">CondReg</dfn> = <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2255">2255</th><td>    <i>// FIXME: Should use legalizer helper, but should change bool ext type.</i></td></tr>
<tr><th id="2256">2256</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col6 decl" id="546CondBank" title='CondBank' data-type='const llvm::RegisterBank *' data-ref="546CondBank" data-ref-filename="546CondBank">CondBank</dfn> =</td></tr>
<tr><th id="2257">2257</th><td>      <a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" title='llvm::RegisterBankInfo::OperandsMapper::getInstrMapping' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv">getInstrMapping</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" title='llvm::RegisterBankInfo::InstructionMapping::getOperandMapping' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj">getOperandMapping</a>(<var>0</var>).<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::BreakDown" title='llvm::RegisterBankInfo::ValueMapping::BreakDown' data-ref="llvm::RegisterBankInfo::ValueMapping::BreakDown" data-ref-filename="llvm..RegisterBankInfo..ValueMapping..BreakDown">BreakDown</a>[<var>0</var>].<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::RegBank" title='llvm::RegisterBankInfo::PartialMapping::RegBank' data-ref="llvm::RegisterBankInfo::PartialMapping::RegBank" data-ref-filename="llvm..RegisterBankInfo..PartialMapping..RegBank">RegBank</a>;</td></tr>
<tr><th id="2258">2258</th><td></td></tr>
<tr><th id="2259">2259</th><td>    <b>if</b> (<a class="local col6 ref" href="#546CondBank" title='CondBank' data-ref="546CondBank" data-ref-filename="546CondBank">CondBank</a> == &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a>) {</td></tr>
<tr><th id="2260">2260</th><td>      <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col7 decl" id="547B" title='B' data-type='llvm::MachineIRBuilder' data-ref="547B" data-ref-filename="547B">B</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>);</td></tr>
<tr><th id="2261">2261</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col8 decl" id="548S32" title='S32' data-type='const llvm::LLT' data-ref="548S32" data-ref-filename="548S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="2262">2262</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="549NewCondReg" title='NewCondReg' data-type='llvm::Register' data-ref="549NewCondReg" data-ref-filename="549NewCondReg">NewCondReg</dfn> = <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#548S32" title='S32' data-ref="548S32" data-ref-filename="548S32">S32</a>);</td></tr>
<tr><th id="2263">2263</th><td>      <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#549NewCondReg" title='NewCondReg' data-ref="549NewCondReg" data-ref-filename="549NewCondReg">NewCondReg</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a>);</td></tr>
<tr><th id="2264">2264</th><td></td></tr>
<tr><th id="2265">2265</th><td>      <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#549NewCondReg" title='NewCondReg' data-ref="549NewCondReg" data-ref-filename="549NewCondReg">NewCondReg</a>);</td></tr>
<tr><th id="2266">2266</th><td>      <a class="local col7 ref" href="#547B" title='B' data-ref="547B" data-ref-filename="547B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildZExtERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildZExt' data-ref="_ZN4llvm16MachineIRBuilder9buildZExtERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildZExtERKNS_5DstOpERKNS_5SrcOpE">buildZExt</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col9 ref" href="#549NewCondReg" title='NewCondReg' data-ref="549NewCondReg" data-ref-filename="549NewCondReg">NewCondReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col5 ref" href="#545CondReg" title='CondReg' data-ref="545CondReg" data-ref-filename="545CondReg">CondReg</a>);</td></tr>
<tr><th id="2267">2267</th><td>      <b>return</b>;</td></tr>
<tr><th id="2268">2268</th><td>    }</td></tr>
<tr><th id="2269">2269</th><td></td></tr>
<tr><th id="2270">2270</th><td>    <b>break</b>;</td></tr>
<tr><th id="2271">2271</th><td>  }</td></tr>
<tr><th id="2272">2272</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AND" title='llvm::AMDGPU::G_AND' data-ref="llvm::AMDGPU::G_AND" data-ref-filename="llvm..AMDGPU..G_AND">G_AND</a>:</td></tr>
<tr><th id="2273">2273</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_OR" title='llvm::AMDGPU::G_OR' data-ref="llvm::AMDGPU::G_OR" data-ref-filename="llvm..AMDGPU..G_OR">G_OR</a>:</td></tr>
<tr><th id="2274">2274</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_XOR" title='llvm::AMDGPU::G_XOR' data-ref="llvm::AMDGPU::G_XOR" data-ref-filename="llvm..AMDGPU..G_XOR">G_XOR</a>: {</td></tr>
<tr><th id="2275">2275</th><td>    <i>// 64-bit and is only available on the SALU, so split into 2 32-bit ops if</i></td></tr>
<tr><th id="2276">2276</th><td><i>    // there is a VGPR input.</i></td></tr>
<tr><th id="2277">2277</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="550DstReg" title='DstReg' data-type='llvm::Register' data-ref="550DstReg" data-ref-filename="550DstReg">DstReg</dfn> = <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2278">2278</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="551DstTy" title='DstTy' data-type='llvm::LLT' data-ref="551DstTy" data-ref-filename="551DstTy">DstTy</dfn> = <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#550DstReg" title='DstReg' data-ref="550DstReg" data-ref-filename="550DstReg">DstReg</a>);</td></tr>
<tr><th id="2279">2279</th><td></td></tr>
<tr><th id="2280">2280</th><td>    <b>if</b> (<a class="local col1 ref" href="#551DstTy" title='DstTy' data-ref="551DstTy" data-ref-filename="551DstTy">DstTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>1</var>) {</td></tr>
<tr><th id="2281">2281</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col2 decl" id="552DstBank" title='DstBank' data-type='const llvm::RegisterBank *' data-ref="552DstBank" data-ref-filename="552DstBank">DstBank</dfn> =</td></tr>
<tr><th id="2282">2282</th><td>        <a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" title='llvm::RegisterBankInfo::OperandsMapper::getInstrMapping' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv">getInstrMapping</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" title='llvm::RegisterBankInfo::InstructionMapping::getOperandMapping' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj">getOperandMapping</a>(<var>0</var>).<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::BreakDown" title='llvm::RegisterBankInfo::ValueMapping::BreakDown' data-ref="llvm::RegisterBankInfo::ValueMapping::BreakDown" data-ref-filename="llvm..RegisterBankInfo..ValueMapping..BreakDown">BreakDown</a>[<var>0</var>].<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::RegBank" title='llvm::RegisterBankInfo::PartialMapping::RegBank' data-ref="llvm::RegisterBankInfo::PartialMapping::RegBank" data-ref-filename="llvm..RegisterBankInfo..PartialMapping..RegBank">RegBank</a>;</td></tr>
<tr><th id="2283">2283</th><td>      <b>if</b> (<a class="local col2 ref" href="#552DstBank" title='DstBank' data-ref="552DstBank" data-ref-filename="552DstBank">DstBank</a> == &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBank" title='llvm::AMDGPU::VCCRegBank' data-ref="llvm::AMDGPU::VCCRegBank" data-ref-filename="llvm..AMDGPU..VCCRegBank">VCCRegBank</a>)</td></tr>
<tr><th id="2284">2284</th><td>        <b>break</b>;</td></tr>
<tr><th id="2285">2285</th><td></td></tr>
<tr><th id="2286">2286</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col3 decl" id="553MF" title='MF' data-type='llvm::MachineFunction *' data-ref="553MF" data-ref-filename="553MF">MF</dfn> = <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="2287">2287</th><td>      <a class="tu type" href="#(anonymousnamespace)::ApplyRegBankMapping" title='(anonymous namespace)::ApplyRegBankMapping' data-ref="(anonymousnamespace)::ApplyRegBankMapping" data-ref-filename="(anonymousnamespace)..ApplyRegBankMapping">ApplyRegBankMapping</a> <dfn class="local col4 decl" id="554ApplyBank" title='ApplyBank' data-type='(anonymous namespace)::ApplyRegBankMapping' data-ref="554ApplyBank" data-ref-filename="554ApplyBank">ApplyBank</dfn><a class="tu ref fn" href="#_ZN12_GLOBAL__N_119ApplyRegBankMappingC1ERKN4llvm22AMDGPURegisterBankInfoERNS1_19MachineRegisterInfoEPKNS1_12RegisterBankE" title='(anonymous namespace)::ApplyRegBankMapping::ApplyRegBankMapping' data-use='c' data-ref="_ZN12_GLOBAL__N_119ApplyRegBankMappingC1ERKN4llvm22AMDGPURegisterBankInfoERNS1_19MachineRegisterInfoEPKNS1_12RegisterBankE" data-ref-filename="_ZN12_GLOBAL__N_119ApplyRegBankMappingC1ERKN4llvm22AMDGPURegisterBankInfoERNS1_19MachineRegisterInfoEPKNS1_12RegisterBankE">(</a>*<b>this</b>, <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>, <a class="local col2 ref" href="#552DstBank" title='DstBank' data-ref="552DstBank" data-ref-filename="552DstBank">DstBank</a>);</td></tr>
<tr><th id="2288">2288</th><td>      <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col5 decl" id="555B" title='B' data-type='llvm::MachineIRBuilder' data-ref="555B" data-ref-filename="555B">B</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrERNS_19GISelChangeObserverE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrERNS_19GISelChangeObserverE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrERNS_19GISelChangeObserverE">(</a><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>, <a class="local col4 ref" href="#554ApplyBank" title='ApplyBank' data-ref="554ApplyBank" data-ref-filename="554ApplyBank">ApplyBank</a>);</td></tr>
<tr><th id="2289">2289</th><td>      <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#llvm::LegalizerHelper" title='llvm::LegalizerHelper' data-ref="llvm::LegalizerHelper" data-ref-filename="llvm..LegalizerHelper">LegalizerHelper</a> <dfn class="local col6 decl" id="556Helper" title='Helper' data-type='llvm::LegalizerHelper' data-ref="556Helper" data-ref-filename="556Helper">Helper</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#_ZN4llvm15LegalizerHelperC1ERNS_15MachineFunctionERNS_19GISelChangeObserverERNS_16MachineIRBuilderE" title='llvm::LegalizerHelper::LegalizerHelper' data-ref="_ZN4llvm15LegalizerHelperC1ERNS_15MachineFunctionERNS_19GISelChangeObserverERNS_16MachineIRBuilderE" data-ref-filename="_ZN4llvm15LegalizerHelperC1ERNS_15MachineFunctionERNS_19GISelChangeObserverERNS_16MachineIRBuilderE">(</a>*<a class="local col3 ref" href="#553MF" title='MF' data-ref="553MF" data-ref-filename="553MF">MF</a>, <a class="local col4 ref" href="#554ApplyBank" title='ApplyBank' data-ref="554ApplyBank" data-ref-filename="554ApplyBank">ApplyBank</a>, <a class="local col5 ref" href="#555B" title='B' data-ref="555B" data-ref-filename="555B">B</a>);</td></tr>
<tr><th id="2290">2290</th><td></td></tr>
<tr><th id="2291">2291</th><td>      <b>if</b> (<a class="local col6 ref" href="#556Helper" title='Helper' data-ref="556Helper" data-ref-filename="556Helper">Helper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#_ZN4llvm15LegalizerHelper11widenScalarERNS_12MachineInstrEjNS_3LLTE" title='llvm::LegalizerHelper::widenScalar' data-ref="_ZN4llvm15LegalizerHelper11widenScalarERNS_12MachineInstrEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizerHelper11widenScalarERNS_12MachineInstrEjNS_3LLTE">widenScalar</a>(<span class='refarg'><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a></span>, <var>0</var>, <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>)) !=</td></tr>
<tr><th id="2292">2292</th><td>          <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#llvm::LegalizerHelper" title='llvm::LegalizerHelper' data-ref="llvm::LegalizerHelper" data-ref-filename="llvm..LegalizerHelper">LegalizerHelper</a>::<a class="enum" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#llvm::LegalizerHelper::Legalized" title='llvm::LegalizerHelper::Legalized' data-ref="llvm::LegalizerHelper::Legalized" data-ref-filename="llvm..LegalizerHelper..Legalized">Legalized</a>)</td></tr>
<tr><th id="2293">2293</th><td>        <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"widen scalar should have succeeded"</q>);</td></tr>
<tr><th id="2294">2294</th><td>      <b>return</b>;</td></tr>
<tr><th id="2295">2295</th><td>    }</td></tr>
<tr><th id="2296">2296</th><td></td></tr>
<tr><th id="2297">2297</th><td>    <b>if</b> (<a class="local col1 ref" href="#551DstTy" title='DstTy' data-ref="551DstTy" data-ref-filename="551DstTy">DstTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() != <var>64</var>)</td></tr>
<tr><th id="2298">2298</th><td>      <b>break</b>;</td></tr>
<tr><th id="2299">2299</th><td></td></tr>
<tr><th id="2300">2300</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col7 decl" id="557HalfTy" title='HalfTy' data-type='llvm::LLT' data-ref="557HalfTy" data-ref-filename="557HalfTy">HalfTy</dfn> = <a class="tu ref fn" href="#_ZL16getHalfSizedTypeN4llvm3LLTE" title='getHalfSizedType' data-use='c' data-ref="_ZL16getHalfSizedTypeN4llvm3LLTE" data-ref-filename="_ZL16getHalfSizedTypeN4llvm3LLTE">getHalfSizedType</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col1 ref" href="#551DstTy" title='DstTy' data-ref="551DstTy" data-ref-filename="551DstTy">DstTy</a>);</td></tr>
<tr><th id="2301">2301</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>2</var>&gt; <dfn class="local col8 decl" id="558DefRegs" title='DefRegs' data-type='SmallVector&lt;llvm::Register, 2&gt;' data-ref="558DefRegs" data-ref-filename="558DefRegs">DefRegs</dfn><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE" data-ref-filename="_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE">(</a><a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb" title='llvm::RegisterBankInfo::OperandsMapper::getVRegs' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb">getVRegs</a>(<var>0</var>));</td></tr>
<tr><th id="2302">2302</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>2</var>&gt; <dfn class="local col9 decl" id="559Src0Regs" title='Src0Regs' data-type='SmallVector&lt;llvm::Register, 2&gt;' data-ref="559Src0Regs" data-ref-filename="559Src0Regs">Src0Regs</dfn><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE" data-ref-filename="_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE">(</a><a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb" title='llvm::RegisterBankInfo::OperandsMapper::getVRegs' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb">getVRegs</a>(<var>1</var>));</td></tr>
<tr><th id="2303">2303</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>2</var>&gt; <dfn class="local col0 decl" id="560Src1Regs" title='Src1Regs' data-type='SmallVector&lt;llvm::Register, 2&gt;' data-ref="560Src1Regs" data-ref-filename="560Src1Regs">Src1Regs</dfn><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE" data-ref-filename="_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE">(</a><a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb" title='llvm::RegisterBankInfo::OperandsMapper::getVRegs' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb">getVRegs</a>(<var>2</var>));</td></tr>
<tr><th id="2304">2304</th><td></td></tr>
<tr><th id="2305">2305</th><td>    <i>// All inputs are SGPRs, nothing special to do.</i></td></tr>
<tr><th id="2306">2306</th><td>    <b>if</b> (<a class="local col8 ref" href="#558DefRegs" title='DefRegs' data-ref="558DefRegs" data-ref-filename="558DefRegs">DefRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="2307">2307</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Src0Regs.empty() &amp;&amp; Src1Regs.empty());</td></tr>
<tr><th id="2308">2308</th><td>      <b>break</b>;</td></tr>
<tr><th id="2309">2309</th><td>    }</td></tr>
<tr><th id="2310">2310</th><td></td></tr>
<tr><th id="2311">2311</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(DefRegs.size() == <var>2</var>);</td></tr>
<tr><th id="2312">2312</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Src0Regs.size() == Src1Regs.size() &amp;&amp;</td></tr>
<tr><th id="2313">2313</th><td>           (Src0Regs.empty() || Src0Regs.size() == <var>2</var>));</td></tr>
<tr><th id="2314">2314</th><td></td></tr>
<tr><th id="2315">2315</th><td>    <i>// Depending on where the source registers came from, the generic code may</i></td></tr>
<tr><th id="2316">2316</th><td><i>    // have decided to split the inputs already or not. If not, we still need to</i></td></tr>
<tr><th id="2317">2317</th><td><i>    // extract the values.</i></td></tr>
<tr><th id="2318">2318</th><td>    <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col1 decl" id="561B" title='B' data-type='llvm::MachineIRBuilder' data-ref="561B" data-ref-filename="561B">B</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>);</td></tr>
<tr><th id="2319">2319</th><td></td></tr>
<tr><th id="2320">2320</th><td>    <b>if</b> (<a class="local col9 ref" href="#559Src0Regs" title='Src0Regs' data-ref="559Src0Regs" data-ref-filename="559Src0Regs">Src0Regs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="2321">2321</th><td>      <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo25split64BitValueForMappingERNS_16MachineIRBuilderERNS_11SmallVectorINS_8RegisterELj2EEENS_3LLTES4_" title='llvm::AMDGPURegisterBankInfo::split64BitValueForMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo25split64BitValueForMappingERNS_16MachineIRBuilderERNS_11SmallVectorINS_8RegisterELj2EEENS_3LLTES4_" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo25split64BitValueForMappingERNS_16MachineIRBuilderERNS_11SmallVectorINS_8RegisterELj2EEENS_3LLTES4_">split64BitValueForMapping</a>(<span class='refarg'><a class="local col1 ref" href="#561B" title='B' data-ref="561B" data-ref-filename="561B">B</a></span>, <span class='refarg'><a class="local col9 ref" href="#559Src0Regs" title='Src0Regs' data-ref="559Src0Regs" data-ref-filename="559Src0Regs">Src0Regs</a></span>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#557HalfTy" title='HalfTy' data-ref="557HalfTy" data-ref-filename="557HalfTy">HalfTy</a>, <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="2322">2322</th><td>    <b>else</b></td></tr>
<tr><th id="2323">2323</th><td>      <a class="tu ref fn" href="#_ZL13setRegsToTypeRN4llvm19MachineRegisterInfoENS_8ArrayRefINS_8RegisterEEENS_3LLTE" title='setRegsToType' data-use='c' data-ref="_ZL13setRegsToTypeRN4llvm19MachineRegisterInfoENS_8ArrayRefINS_8RegisterEEENS_3LLTE" data-ref-filename="_ZL13setRegsToTypeRN4llvm19MachineRegisterInfoENS_8ArrayRefINS_8RegisterEEENS_3LLTE">setRegsToType</a>(<span class='refarg'><a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a></span>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col9 ref" href="#559Src0Regs" title='Src0Regs' data-ref="559Src0Regs" data-ref-filename="559Src0Regs">Src0Regs</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#557HalfTy" title='HalfTy' data-ref="557HalfTy" data-ref-filename="557HalfTy">HalfTy</a>);</td></tr>
<tr><th id="2324">2324</th><td></td></tr>
<tr><th id="2325">2325</th><td>    <b>if</b> (<a class="local col0 ref" href="#560Src1Regs" title='Src1Regs' data-ref="560Src1Regs" data-ref-filename="560Src1Regs">Src1Regs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="2326">2326</th><td>      <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo25split64BitValueForMappingERNS_16MachineIRBuilderERNS_11SmallVectorINS_8RegisterELj2EEENS_3LLTES4_" title='llvm::AMDGPURegisterBankInfo::split64BitValueForMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo25split64BitValueForMappingERNS_16MachineIRBuilderERNS_11SmallVectorINS_8RegisterELj2EEENS_3LLTES4_" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo25split64BitValueForMappingERNS_16MachineIRBuilderERNS_11SmallVectorINS_8RegisterELj2EEENS_3LLTES4_">split64BitValueForMapping</a>(<span class='refarg'><a class="local col1 ref" href="#561B" title='B' data-ref="561B" data-ref-filename="561B">B</a></span>, <span class='refarg'><a class="local col0 ref" href="#560Src1Regs" title='Src1Regs' data-ref="560Src1Regs" data-ref-filename="560Src1Regs">Src1Regs</a></span>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#557HalfTy" title='HalfTy' data-ref="557HalfTy" data-ref-filename="557HalfTy">HalfTy</a>, <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="2327">2327</th><td>    <b>else</b></td></tr>
<tr><th id="2328">2328</th><td>      <a class="tu ref fn" href="#_ZL13setRegsToTypeRN4llvm19MachineRegisterInfoENS_8ArrayRefINS_8RegisterEEENS_3LLTE" title='setRegsToType' data-use='c' data-ref="_ZL13setRegsToTypeRN4llvm19MachineRegisterInfoENS_8ArrayRefINS_8RegisterEEENS_3LLTE" data-ref-filename="_ZL13setRegsToTypeRN4llvm19MachineRegisterInfoENS_8ArrayRefINS_8RegisterEEENS_3LLTE">setRegsToType</a>(<span class='refarg'><a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a></span>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col0 ref" href="#560Src1Regs" title='Src1Regs' data-ref="560Src1Regs" data-ref-filename="560Src1Regs">Src1Regs</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#557HalfTy" title='HalfTy' data-ref="557HalfTy" data-ref-filename="557HalfTy">HalfTy</a>);</td></tr>
<tr><th id="2329">2329</th><td></td></tr>
<tr><th id="2330">2330</th><td>    <a class="tu ref fn" href="#_ZL13setRegsToTypeRN4llvm19MachineRegisterInfoENS_8ArrayRefINS_8RegisterEEENS_3LLTE" title='setRegsToType' data-use='c' data-ref="_ZL13setRegsToTypeRN4llvm19MachineRegisterInfoENS_8ArrayRefINS_8RegisterEEENS_3LLTE" data-ref-filename="_ZL13setRegsToTypeRN4llvm19MachineRegisterInfoENS_8ArrayRefINS_8RegisterEEENS_3LLTE">setRegsToType</a>(<span class='refarg'><a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a></span>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col8 ref" href="#558DefRegs" title='DefRegs' data-ref="558DefRegs" data-ref-filename="558DefRegs">DefRegs</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#557HalfTy" title='HalfTy' data-ref="557HalfTy" data-ref-filename="557HalfTy">HalfTy</a>);</td></tr>
<tr><th id="2331">2331</th><td></td></tr>
<tr><th id="2332">2332</th><td>    <a class="local col1 ref" href="#561B" title='B' data-ref="561B" data-ref-filename="561B">B</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<a class="local col6 ref" href="#506Opc" title='Opc' data-ref="506Opc" data-ref-filename="506Opc">Opc</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col8 ref" href="#558DefRegs" title='DefRegs' data-ref="558DefRegs" data-ref-filename="558DefRegs">DefRegs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>}, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col9 ref" href="#559Src0Regs" title='Src0Regs' data-ref="559Src0Regs" data-ref-filename="559Src0Regs">Src0Regs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>, <a class="local col0 ref" href="#560Src1Regs" title='Src1Regs' data-ref="560Src1Regs" data-ref-filename="560Src1Regs">Src1Regs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>});</td></tr>
<tr><th id="2333">2333</th><td>    <a class="local col1 ref" href="#561B" title='B' data-ref="561B" data-ref-filename="561B">B</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<a class="local col6 ref" href="#506Opc" title='Opc' data-ref="506Opc" data-ref-filename="506Opc">Opc</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col8 ref" href="#558DefRegs" title='DefRegs' data-ref="558DefRegs" data-ref-filename="558DefRegs">DefRegs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>}, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col9 ref" href="#559Src0Regs" title='Src0Regs' data-ref="559Src0Regs" data-ref-filename="559Src0Regs">Src0Regs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>, <a class="local col0 ref" href="#560Src1Regs" title='Src1Regs' data-ref="560Src1Regs" data-ref-filename="560Src1Regs">Src1Regs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>});</td></tr>
<tr><th id="2334">2334</th><td></td></tr>
<tr><th id="2335">2335</th><td>    <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#550DstReg" title='DstReg' data-ref="550DstReg" data-ref-filename="550DstReg">DstReg</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBank" title='llvm::AMDGPU::VGPRRegBank' data-ref="llvm::AMDGPU::VGPRRegBank" data-ref-filename="llvm..AMDGPU..VGPRRegBank">VGPRRegBank</a>);</td></tr>
<tr><th id="2336">2336</th><td>    <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2337">2337</th><td>    <b>return</b>;</td></tr>
<tr><th id="2338">2338</th><td>  }</td></tr>
<tr><th id="2339">2339</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_ADD" title='llvm::AMDGPU::G_ADD' data-ref="llvm::AMDGPU::G_ADD" data-ref-filename="llvm..AMDGPU..G_ADD">G_ADD</a>:</td></tr>
<tr><th id="2340">2340</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_SUB" title='llvm::AMDGPU::G_SUB' data-ref="llvm::AMDGPU::G_SUB" data-ref-filename="llvm..AMDGPU..G_SUB">G_SUB</a>:</td></tr>
<tr><th id="2341">2341</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_MUL" title='llvm::AMDGPU::G_MUL' data-ref="llvm::AMDGPU::G_MUL" data-ref-filename="llvm..AMDGPU..G_MUL">G_MUL</a>:</td></tr>
<tr><th id="2342">2342</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_SHL" title='llvm::AMDGPU::G_SHL' data-ref="llvm::AMDGPU::G_SHL" data-ref-filename="llvm..AMDGPU..G_SHL">G_SHL</a>:</td></tr>
<tr><th id="2343">2343</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_LSHR" title='llvm::AMDGPU::G_LSHR' data-ref="llvm::AMDGPU::G_LSHR" data-ref-filename="llvm..AMDGPU..G_LSHR">G_LSHR</a>:</td></tr>
<tr><th id="2344">2344</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_ASHR" title='llvm::AMDGPU::G_ASHR' data-ref="llvm::AMDGPU::G_ASHR" data-ref-filename="llvm..AMDGPU..G_ASHR">G_ASHR</a>: {</td></tr>
<tr><th id="2345">2345</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="562DstReg" title='DstReg' data-type='llvm::Register' data-ref="562DstReg" data-ref-filename="562DstReg">DstReg</dfn> = <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2346">2346</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col3 decl" id="563DstTy" title='DstTy' data-type='llvm::LLT' data-ref="563DstTy" data-ref-filename="563DstTy">DstTy</dfn> = <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#562DstReg" title='DstReg' data-ref="562DstReg" data-ref-filename="562DstReg">DstReg</a>);</td></tr>
<tr><th id="2347">2347</th><td></td></tr>
<tr><th id="2348">2348</th><td>    <i>// 16-bit operations are VALU only, but can be promoted to 32-bit SALU.</i></td></tr>
<tr><th id="2349">2349</th><td><i>    // Packed 16-bit operations need to be scalarized and promoted.</i></td></tr>
<tr><th id="2350">2350</th><td>    <b>if</b> (<a class="local col3 ref" href="#563DstTy" title='DstTy' data-ref="563DstTy" data-ref-filename="563DstTy">DstTy</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_" data-ref-filename="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>16</var>) &amp;&amp; <a class="local col3 ref" href="#563DstTy" title='DstTy' data-ref="563DstTy" data-ref-filename="563DstTy">DstTy</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_" data-ref-filename="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>2</var>, <var>16</var>))</td></tr>
<tr><th id="2351">2351</th><td>      <b>break</b>;</td></tr>
<tr><th id="2352">2352</th><td></td></tr>
<tr><th id="2353">2353</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col4 decl" id="564DstBank" title='DstBank' data-type='const llvm::RegisterBank *' data-ref="564DstBank" data-ref-filename="564DstBank">DstBank</dfn> =</td></tr>
<tr><th id="2354">2354</th><td>      <a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" title='llvm::RegisterBankInfo::OperandsMapper::getInstrMapping' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv">getInstrMapping</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" title='llvm::RegisterBankInfo::InstructionMapping::getOperandMapping' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj">getOperandMapping</a>(<var>0</var>).<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::BreakDown" title='llvm::RegisterBankInfo::ValueMapping::BreakDown' data-ref="llvm::RegisterBankInfo::ValueMapping::BreakDown" data-ref-filename="llvm..RegisterBankInfo..ValueMapping..BreakDown">BreakDown</a>[<var>0</var>].<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::RegBank" title='llvm::RegisterBankInfo::PartialMapping::RegBank' data-ref="llvm::RegisterBankInfo::PartialMapping::RegBank" data-ref-filename="llvm..RegisterBankInfo..PartialMapping..RegBank">RegBank</a>;</td></tr>
<tr><th id="2355">2355</th><td>    <b>if</b> (<a class="local col4 ref" href="#564DstBank" title='DstBank' data-ref="564DstBank" data-ref-filename="564DstBank">DstBank</a> == &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBank" title='llvm::AMDGPU::VGPRRegBank' data-ref="llvm::AMDGPU::VGPRRegBank" data-ref-filename="llvm..AMDGPU..VGPRRegBank">VGPRRegBank</a>)</td></tr>
<tr><th id="2356">2356</th><td>      <b>break</b>;</td></tr>
<tr><th id="2357">2357</th><td></td></tr>
<tr><th id="2358">2358</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col5 decl" id="565S32" title='S32' data-type='const llvm::LLT' data-ref="565S32" data-ref-filename="565S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="2359">2359</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="566MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="566MBB" data-ref-filename="566MBB">MBB</dfn> = <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="2360">2360</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col7 decl" id="567MF" title='MF' data-type='llvm::MachineFunction *' data-ref="567MF" data-ref-filename="567MF">MF</dfn> = <a class="local col6 ref" href="#566MBB" title='MBB' data-ref="566MBB" data-ref-filename="566MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="2361">2361</th><td>    <a class="tu type" href="#(anonymousnamespace)::ApplyRegBankMapping" title='(anonymous namespace)::ApplyRegBankMapping' data-ref="(anonymousnamespace)::ApplyRegBankMapping" data-ref-filename="(anonymousnamespace)..ApplyRegBankMapping">ApplyRegBankMapping</a> <dfn class="local col8 decl" id="568ApplySALU" title='ApplySALU' data-type='(anonymous namespace)::ApplyRegBankMapping' data-ref="568ApplySALU" data-ref-filename="568ApplySALU">ApplySALU</dfn><a class="tu ref fn" href="#_ZN12_GLOBAL__N_119ApplyRegBankMappingC1ERKN4llvm22AMDGPURegisterBankInfoERNS1_19MachineRegisterInfoEPKNS1_12RegisterBankE" title='(anonymous namespace)::ApplyRegBankMapping::ApplyRegBankMapping' data-use='c' data-ref="_ZN12_GLOBAL__N_119ApplyRegBankMappingC1ERKN4llvm22AMDGPURegisterBankInfoERNS1_19MachineRegisterInfoEPKNS1_12RegisterBankE" data-ref-filename="_ZN12_GLOBAL__N_119ApplyRegBankMappingC1ERKN4llvm22AMDGPURegisterBankInfoERNS1_19MachineRegisterInfoEPKNS1_12RegisterBankE">(</a>*<b>this</b>, <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>, &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a>);</td></tr>
<tr><th id="2362">2362</th><td>    <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col9 decl" id="569B" title='B' data-type='llvm::MachineIRBuilder' data-ref="569B" data-ref-filename="569B">B</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrERNS_19GISelChangeObserverE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrERNS_19GISelChangeObserverE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrERNS_19GISelChangeObserverE">(</a><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>, <a class="local col8 ref" href="#568ApplySALU" title='ApplySALU' data-ref="568ApplySALU" data-ref-filename="568ApplySALU">ApplySALU</a>);</td></tr>
<tr><th id="2363">2363</th><td></td></tr>
<tr><th id="2364">2364</th><td>    <b>if</b> (<a class="local col3 ref" href="#563DstTy" title='DstTy' data-ref="563DstTy" data-ref-filename="563DstTy">DstTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>()) {</td></tr>
<tr><th id="2365">2365</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col0 decl" id="570WideSrc0Lo" title='WideSrc0Lo' data-type='llvm::Register' data-ref="570WideSrc0Lo" data-ref-filename="570WideSrc0Lo">WideSrc0Lo</dfn>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col1 decl" id="571WideSrc0Hi" title='WideSrc0Hi' data-type='llvm::Register' data-ref="571WideSrc0Hi" data-ref-filename="571WideSrc0Hi">WideSrc0Hi</dfn>;</td></tr>
<tr><th id="2366">2366</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col2 decl" id="572WideSrc1Lo" title='WideSrc1Lo' data-type='llvm::Register' data-ref="572WideSrc1Lo" data-ref-filename="572WideSrc1Lo">WideSrc1Lo</dfn>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col3 decl" id="573WideSrc1Hi" title='WideSrc1Hi' data-type='llvm::Register' data-ref="573WideSrc1Hi" data-ref-filename="573WideSrc1Hi">WideSrc1Hi</dfn>;</td></tr>
<tr><th id="2367">2367</th><td></td></tr>
<tr><th id="2368">2368</th><td>      <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col0 ref" href="#570WideSrc0Lo" title='WideSrc0Lo' data-ref="570WideSrc0Lo" data-ref-filename="570WideSrc0Lo">WideSrc0Lo</a></span>, <span class='refarg'><a class="local col1 ref" href="#571WideSrc0Hi" title='WideSrc0Hi' data-ref="571WideSrc0Hi" data-ref-filename="571WideSrc0Hi">WideSrc0Hi</a></span>)</td></tr>
<tr><th id="2369">2369</th><td>        <span class='ref fn' title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E">=</span> <a class="tu ref fn" href="#_ZL16unpackV2S16ToS32RN4llvm16MachineIRBuilderENS_8RegisterEj" title='unpackV2S16ToS32' data-use='c' data-ref="_ZL16unpackV2S16ToS32RN4llvm16MachineIRBuilderENS_8RegisterEj" data-ref-filename="_ZL16unpackV2S16ToS32RN4llvm16MachineIRBuilderENS_8RegisterEj">unpackV2S16ToS32</a>(<span class='refarg'><a class="local col9 ref" href="#569B" title='B' data-ref="569B" data-ref-filename="569B">B</a></span>, <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_ANYEXT" title='llvm::AMDGPU::G_ANYEXT' data-ref="llvm::AMDGPU::G_ANYEXT" data-ref-filename="llvm..AMDGPU..G_ANYEXT">G_ANYEXT</a>);</td></tr>
<tr><th id="2370">2370</th><td>      <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col2 ref" href="#572WideSrc1Lo" title='WideSrc1Lo' data-ref="572WideSrc1Lo" data-ref-filename="572WideSrc1Lo">WideSrc1Lo</a></span>, <span class='refarg'><a class="local col3 ref" href="#573WideSrc1Hi" title='WideSrc1Hi' data-ref="573WideSrc1Hi" data-ref-filename="573WideSrc1Hi">WideSrc1Hi</a></span>)</td></tr>
<tr><th id="2371">2371</th><td>        <span class='ref fn' title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E">=</span> <a class="tu ref fn" href="#_ZL16unpackV2S16ToS32RN4llvm16MachineIRBuilderENS_8RegisterEj" title='unpackV2S16ToS32' data-use='c' data-ref="_ZL16unpackV2S16ToS32RN4llvm16MachineIRBuilderENS_8RegisterEj" data-ref-filename="_ZL16unpackV2S16ToS32RN4llvm16MachineIRBuilderENS_8RegisterEj">unpackV2S16ToS32</a>(<span class='refarg'><a class="local col9 ref" href="#569B" title='B' data-ref="569B" data-ref-filename="569B">B</a></span>, <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_ANYEXT" title='llvm::AMDGPU::G_ANYEXT' data-ref="llvm::AMDGPU::G_ANYEXT" data-ref-filename="llvm..AMDGPU..G_ANYEXT">G_ANYEXT</a>);</td></tr>
<tr><th id="2372">2372</th><td>      <em>auto</em> <dfn class="local col4 decl" id="574Lo" title='Lo' data-type='llvm::MachineInstrBuilder' data-ref="574Lo" data-ref-filename="574Lo">Lo</dfn> = <a class="local col9 ref" href="#569B" title='B' data-ref="569B" data-ref-filename="569B">B</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col5 ref" href="#565S32" title='S32' data-ref="565S32" data-ref-filename="565S32">S32</a>}, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col0 ref" href="#570WideSrc0Lo" title='WideSrc0Lo' data-ref="570WideSrc0Lo" data-ref-filename="570WideSrc0Lo">WideSrc0Lo</a>, <a class="local col2 ref" href="#572WideSrc1Lo" title='WideSrc1Lo' data-ref="572WideSrc1Lo" data-ref-filename="572WideSrc1Lo">WideSrc1Lo</a>});</td></tr>
<tr><th id="2373">2373</th><td>      <em>auto</em> <dfn class="local col5 decl" id="575Hi" title='Hi' data-type='llvm::MachineInstrBuilder' data-ref="575Hi" data-ref-filename="575Hi">Hi</dfn> = <a class="local col9 ref" href="#569B" title='B' data-ref="569B" data-ref-filename="569B">B</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col5 ref" href="#565S32" title='S32' data-ref="565S32" data-ref-filename="565S32">S32</a>}, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col1 ref" href="#571WideSrc0Hi" title='WideSrc0Hi' data-ref="571WideSrc0Hi" data-ref-filename="571WideSrc0Hi">WideSrc0Hi</a>, <a class="local col3 ref" href="#573WideSrc1Hi" title='WideSrc1Hi' data-ref="573WideSrc1Hi" data-ref-filename="573WideSrc1Hi">WideSrc1Hi</a>});</td></tr>
<tr><th id="2374">2374</th><td>      <a class="local col9 ref" href="#569B" title='B' data-ref="569B" data-ref-filename="569B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder21buildBuildVectorTruncERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" title='llvm::MachineIRBuilder::buildBuildVectorTrunc' data-ref="_ZN4llvm16MachineIRBuilder21buildBuildVectorTruncERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" data-ref-filename="_ZN4llvm16MachineIRBuilder21buildBuildVectorTruncERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE">buildBuildVectorTrunc</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col2 ref" href="#562DstReg" title='DstReg' data-ref="562DstReg" data-ref-filename="562DstReg">DstReg</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col4 ref" href="#574Lo" title='Lo' data-ref="574Lo" data-ref-filename="574Lo">Lo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>), <a class="local col5 ref" href="#575Hi" title='Hi' data-ref="575Hi" data-ref-filename="575Hi">Hi</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>)});</td></tr>
<tr><th id="2375">2375</th><td>      <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2376">2376</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2377">2377</th><td>      <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#llvm::LegalizerHelper" title='llvm::LegalizerHelper' data-ref="llvm::LegalizerHelper" data-ref-filename="llvm..LegalizerHelper">LegalizerHelper</a> <dfn class="local col6 decl" id="576Helper" title='Helper' data-type='llvm::LegalizerHelper' data-ref="576Helper" data-ref-filename="576Helper">Helper</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#_ZN4llvm15LegalizerHelperC1ERNS_15MachineFunctionERNS_19GISelChangeObserverERNS_16MachineIRBuilderE" title='llvm::LegalizerHelper::LegalizerHelper' data-ref="_ZN4llvm15LegalizerHelperC1ERNS_15MachineFunctionERNS_19GISelChangeObserverERNS_16MachineIRBuilderE" data-ref-filename="_ZN4llvm15LegalizerHelperC1ERNS_15MachineFunctionERNS_19GISelChangeObserverERNS_16MachineIRBuilderE">(</a>*<a class="local col7 ref" href="#567MF" title='MF' data-ref="567MF" data-ref-filename="567MF">MF</a>, <a class="local col8 ref" href="#568ApplySALU" title='ApplySALU' data-ref="568ApplySALU" data-ref-filename="568ApplySALU">ApplySALU</a>, <a class="local col9 ref" href="#569B" title='B' data-ref="569B" data-ref-filename="569B">B</a>);</td></tr>
<tr><th id="2378">2378</th><td></td></tr>
<tr><th id="2379">2379</th><td>      <b>if</b> (<a class="local col6 ref" href="#576Helper" title='Helper' data-ref="576Helper" data-ref-filename="576Helper">Helper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#_ZN4llvm15LegalizerHelper11widenScalarERNS_12MachineInstrEjNS_3LLTE" title='llvm::LegalizerHelper::widenScalar' data-ref="_ZN4llvm15LegalizerHelper11widenScalarERNS_12MachineInstrEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizerHelper11widenScalarERNS_12MachineInstrEjNS_3LLTE">widenScalar</a>(<span class='refarg'><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a></span>, <var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col5 ref" href="#565S32" title='S32' data-ref="565S32" data-ref-filename="565S32">S32</a>) != <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#llvm::LegalizerHelper" title='llvm::LegalizerHelper' data-ref="llvm::LegalizerHelper" data-ref-filename="llvm..LegalizerHelper">LegalizerHelper</a>::<a class="enum" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#llvm::LegalizerHelper::Legalized" title='llvm::LegalizerHelper::Legalized' data-ref="llvm::LegalizerHelper::Legalized" data-ref-filename="llvm..LegalizerHelper..Legalized">Legalized</a>)</td></tr>
<tr><th id="2380">2380</th><td>        <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"widen scalar should have succeeded"</q>);</td></tr>
<tr><th id="2381">2381</th><td></td></tr>
<tr><th id="2382">2382</th><td>      <i>// FIXME: s16 shift amounts should be legal.</i></td></tr>
<tr><th id="2383">2383</th><td>      <b>if</b> (<a class="local col6 ref" href="#506Opc" title='Opc' data-ref="506Opc" data-ref-filename="506Opc">Opc</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_SHL" title='llvm::AMDGPU::G_SHL' data-ref="llvm::AMDGPU::G_SHL" data-ref-filename="llvm..AMDGPU..G_SHL">G_SHL</a> || <a class="local col6 ref" href="#506Opc" title='Opc' data-ref="506Opc" data-ref-filename="506Opc">Opc</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_LSHR" title='llvm::AMDGPU::G_LSHR' data-ref="llvm::AMDGPU::G_LSHR" data-ref-filename="llvm..AMDGPU..G_LSHR">G_LSHR</a> ||</td></tr>
<tr><th id="2384">2384</th><td>          <a class="local col6 ref" href="#506Opc" title='Opc' data-ref="506Opc" data-ref-filename="506Opc">Opc</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_ASHR" title='llvm::AMDGPU::G_ASHR' data-ref="llvm::AMDGPU::G_ASHR" data-ref-filename="llvm..AMDGPU..G_ASHR">G_ASHR</a>) {</td></tr>
<tr><th id="2385">2385</th><td>        <a class="local col9 ref" href="#569B" title='B' data-ref="569B" data-ref-filename="569B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineIRBuilder::setInsertPt' data-ref="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">setInsertPt</a>(<span class='refarg'>*<a class="local col6 ref" href="#566MBB" title='MBB' data-ref="566MBB" data-ref-filename="566MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>());</td></tr>
<tr><th id="2386">2386</th><td>        <b>if</b> (<a class="local col6 ref" href="#576Helper" title='Helper' data-ref="576Helper" data-ref-filename="576Helper">Helper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#_ZN4llvm15LegalizerHelper11widenScalarERNS_12MachineInstrEjNS_3LLTE" title='llvm::LegalizerHelper::widenScalar' data-ref="_ZN4llvm15LegalizerHelper11widenScalarERNS_12MachineInstrEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizerHelper11widenScalarERNS_12MachineInstrEjNS_3LLTE">widenScalar</a>(<span class='refarg'><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a></span>, <var>1</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col5 ref" href="#565S32" title='S32' data-ref="565S32" data-ref-filename="565S32">S32</a>) != <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#llvm::LegalizerHelper" title='llvm::LegalizerHelper' data-ref="llvm::LegalizerHelper" data-ref-filename="llvm..LegalizerHelper">LegalizerHelper</a>::<a class="enum" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#llvm::LegalizerHelper::Legalized" title='llvm::LegalizerHelper::Legalized' data-ref="llvm::LegalizerHelper::Legalized" data-ref-filename="llvm..LegalizerHelper..Legalized">Legalized</a>)</td></tr>
<tr><th id="2387">2387</th><td>          <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"widen scalar should have succeeded"</q>);</td></tr>
<tr><th id="2388">2388</th><td>      }</td></tr>
<tr><th id="2389">2389</th><td>    }</td></tr>
<tr><th id="2390">2390</th><td></td></tr>
<tr><th id="2391">2391</th><td>    <b>return</b>;</td></tr>
<tr><th id="2392">2392</th><td>  }</td></tr>
<tr><th id="2393">2393</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_SMIN" title='llvm::AMDGPU::G_SMIN' data-ref="llvm::AMDGPU::G_SMIN" data-ref-filename="llvm..AMDGPU..G_SMIN">G_SMIN</a>:</td></tr>
<tr><th id="2394">2394</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_SMAX" title='llvm::AMDGPU::G_SMAX' data-ref="llvm::AMDGPU::G_SMAX" data-ref-filename="llvm..AMDGPU..G_SMAX">G_SMAX</a>:</td></tr>
<tr><th id="2395">2395</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_UMIN" title='llvm::AMDGPU::G_UMIN' data-ref="llvm::AMDGPU::G_UMIN" data-ref-filename="llvm..AMDGPU..G_UMIN">G_UMIN</a>:</td></tr>
<tr><th id="2396">2396</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_UMAX" title='llvm::AMDGPU::G_UMAX' data-ref="llvm::AMDGPU::G_UMAX" data-ref-filename="llvm..AMDGPU..G_UMAX">G_UMAX</a>: {</td></tr>
<tr><th id="2397">2397</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="577DstReg" title='DstReg' data-type='llvm::Register' data-ref="577DstReg" data-ref-filename="577DstReg">DstReg</dfn> = <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2398">2398</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col8 decl" id="578DstBank" title='DstBank' data-type='const llvm::RegisterBank *' data-ref="578DstBank" data-ref-filename="578DstBank">DstBank</dfn> =</td></tr>
<tr><th id="2399">2399</th><td>      <a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" title='llvm::RegisterBankInfo::OperandsMapper::getInstrMapping' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv">getInstrMapping</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" title='llvm::RegisterBankInfo::InstructionMapping::getOperandMapping' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj">getOperandMapping</a>(<var>0</var>).<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::BreakDown" title='llvm::RegisterBankInfo::ValueMapping::BreakDown' data-ref="llvm::RegisterBankInfo::ValueMapping::BreakDown" data-ref-filename="llvm..RegisterBankInfo..ValueMapping..BreakDown">BreakDown</a>[<var>0</var>].<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::RegBank" title='llvm::RegisterBankInfo::PartialMapping::RegBank' data-ref="llvm::RegisterBankInfo::PartialMapping::RegBank" data-ref-filename="llvm..RegisterBankInfo..PartialMapping..RegBank">RegBank</a>;</td></tr>
<tr><th id="2400">2400</th><td>    <b>if</b> (<a class="local col8 ref" href="#578DstBank" title='DstBank' data-ref="578DstBank" data-ref-filename="578DstBank">DstBank</a> == &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBank" title='llvm::AMDGPU::VGPRRegBank' data-ref="llvm::AMDGPU::VGPRRegBank" data-ref-filename="llvm..AMDGPU..VGPRRegBank">VGPRRegBank</a>)</td></tr>
<tr><th id="2401">2401</th><td>      <b>break</b>;</td></tr>
<tr><th id="2402">2402</th><td></td></tr>
<tr><th id="2403">2403</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col9 decl" id="579MF" title='MF' data-type='llvm::MachineFunction *' data-ref="579MF" data-ref-filename="579MF">MF</dfn> = <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="2404">2404</th><td>    <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col0 decl" id="580B" title='B' data-type='llvm::MachineIRBuilder' data-ref="580B" data-ref-filename="580B">B</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>);</td></tr>
<tr><th id="2405">2405</th><td></td></tr>
<tr><th id="2406">2406</th><td>    <i>// Turn scalar min/max into a compare and select.</i></td></tr>
<tr><th id="2407">2407</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="581Ty" title='Ty' data-type='llvm::LLT' data-ref="581Ty" data-ref-filename="581Ty">Ty</dfn> = <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#577DstReg" title='DstReg' data-ref="577DstReg" data-ref-filename="577DstReg">DstReg</a>);</td></tr>
<tr><th id="2408">2408</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="582S32" title='S32' data-type='const llvm::LLT' data-ref="582S32" data-ref-filename="582S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="2409">2409</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col3 decl" id="583S16" title='S16' data-type='const llvm::LLT' data-ref="583S16" data-ref-filename="583S16">S16</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>16</var>);</td></tr>
<tr><th id="2410">2410</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col4 decl" id="584V2S16" title='V2S16' data-type='const llvm::LLT' data-ref="584V2S16" data-ref-filename="584V2S16">V2S16</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>2</var>, <var>16</var>);</td></tr>
<tr><th id="2411">2411</th><td></td></tr>
<tr><th id="2412">2412</th><td>    <b>if</b> (<a class="local col1 ref" href="#581Ty" title='Ty' data-ref="581Ty" data-ref-filename="581Ty">Ty</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="local col4 ref" href="#584V2S16" title='V2S16' data-ref="584V2S16" data-ref-filename="584V2S16">V2S16</a>) {</td></tr>
<tr><th id="2413">2413</th><td>      <a class="tu type" href="#(anonymousnamespace)::ApplyRegBankMapping" title='(anonymous namespace)::ApplyRegBankMapping' data-ref="(anonymousnamespace)::ApplyRegBankMapping" data-ref-filename="(anonymousnamespace)..ApplyRegBankMapping">ApplyRegBankMapping</a> <dfn class="local col5 decl" id="585ApplySALU" title='ApplySALU' data-type='(anonymous namespace)::ApplyRegBankMapping' data-ref="585ApplySALU" data-ref-filename="585ApplySALU">ApplySALU</dfn><a class="tu ref fn" href="#_ZN12_GLOBAL__N_119ApplyRegBankMappingC1ERKN4llvm22AMDGPURegisterBankInfoERNS1_19MachineRegisterInfoEPKNS1_12RegisterBankE" title='(anonymous namespace)::ApplyRegBankMapping::ApplyRegBankMapping' data-use='c' data-ref="_ZN12_GLOBAL__N_119ApplyRegBankMappingC1ERKN4llvm22AMDGPURegisterBankInfoERNS1_19MachineRegisterInfoEPKNS1_12RegisterBankE" data-ref-filename="_ZN12_GLOBAL__N_119ApplyRegBankMappingC1ERKN4llvm22AMDGPURegisterBankInfoERNS1_19MachineRegisterInfoEPKNS1_12RegisterBankE">(</a>*<b>this</b>, <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>, &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a>);</td></tr>
<tr><th id="2414">2414</th><td>      <a class="local col0 ref" href="#580B" title='B' data-ref="580B" data-ref-filename="580B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder17setChangeObserverERNS_19GISelChangeObserverE" title='llvm::MachineIRBuilder::setChangeObserver' data-ref="_ZN4llvm16MachineIRBuilder17setChangeObserverERNS_19GISelChangeObserverE" data-ref-filename="_ZN4llvm16MachineIRBuilder17setChangeObserverERNS_19GISelChangeObserverE">setChangeObserver</a>(<span class='refarg'><a class="local col5 ref" href="#585ApplySALU" title='ApplySALU' data-ref="585ApplySALU" data-ref-filename="585ApplySALU">ApplySALU</a></span>);</td></tr>
<tr><th id="2415">2415</th><td></td></tr>
<tr><th id="2416">2416</th><td>      <i>// Need to widen to s32, and expand as cmp + select, and avoid producing</i></td></tr>
<tr><th id="2417">2417</th><td><i>      // illegal vector extends or unmerges that would need further</i></td></tr>
<tr><th id="2418">2418</th><td><i>      // legalization.</i></td></tr>
<tr><th id="2419">2419</th><td><i>      //</i></td></tr>
<tr><th id="2420">2420</th><td><i>      // TODO: Should we just readfirstlane? That should probably be handled</i></td></tr>
<tr><th id="2421">2421</th><td><i>      // with a UniformVGPR register bank that wouldn't need special</i></td></tr>
<tr><th id="2422">2422</th><td><i>      // consideration here.</i></td></tr>
<tr><th id="2423">2423</th><td></td></tr>
<tr><th id="2424">2424</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="586Dst" title='Dst' data-type='llvm::Register' data-ref="586Dst" data-ref-filename="586Dst">Dst</dfn> = <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2425">2425</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="587Src0" title='Src0' data-type='llvm::Register' data-ref="587Src0" data-ref-filename="587Src0">Src0</dfn> = <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2426">2426</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="588Src1" title='Src1' data-type='llvm::Register' data-ref="588Src1" data-ref-filename="588Src1">Src1</dfn> = <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2427">2427</th><td></td></tr>
<tr><th id="2428">2428</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col9 decl" id="589WideSrc0Lo" title='WideSrc0Lo' data-type='llvm::Register' data-ref="589WideSrc0Lo" data-ref-filename="589WideSrc0Lo">WideSrc0Lo</dfn>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col0 decl" id="590WideSrc0Hi" title='WideSrc0Hi' data-type='llvm::Register' data-ref="590WideSrc0Hi" data-ref-filename="590WideSrc0Hi">WideSrc0Hi</dfn>;</td></tr>
<tr><th id="2429">2429</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col1 decl" id="591WideSrc1Lo" title='WideSrc1Lo' data-type='llvm::Register' data-ref="591WideSrc1Lo" data-ref-filename="591WideSrc1Lo">WideSrc1Lo</dfn>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col2 decl" id="592WideSrc1Hi" title='WideSrc1Hi' data-type='llvm::Register' data-ref="592WideSrc1Hi" data-ref-filename="592WideSrc1Hi">WideSrc1Hi</dfn>;</td></tr>
<tr><th id="2430">2430</th><td></td></tr>
<tr><th id="2431">2431</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="593ExtendOp" title='ExtendOp' data-type='unsigned int' data-ref="593ExtendOp" data-ref-filename="593ExtendOp">ExtendOp</dfn> = <a class="tu ref fn" href="#_ZL14minMaxToExtendj" title='minMaxToExtend' data-use='c' data-ref="_ZL14minMaxToExtendj" data-ref-filename="_ZL14minMaxToExtendj">minMaxToExtend</a>(<a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="2432">2432</th><td></td></tr>
<tr><th id="2433">2433</th><td>      <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col9 ref" href="#589WideSrc0Lo" title='WideSrc0Lo' data-ref="589WideSrc0Lo" data-ref-filename="589WideSrc0Lo">WideSrc0Lo</a></span>, <span class='refarg'><a class="local col0 ref" href="#590WideSrc0Hi" title='WideSrc0Hi' data-ref="590WideSrc0Hi" data-ref-filename="590WideSrc0Hi">WideSrc0Hi</a></span>) <span class='ref fn' title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E">=</span> <a class="tu ref fn" href="#_ZL16unpackV2S16ToS32RN4llvm16MachineIRBuilderENS_8RegisterEj" title='unpackV2S16ToS32' data-use='c' data-ref="_ZL16unpackV2S16ToS32RN4llvm16MachineIRBuilderENS_8RegisterEj" data-ref-filename="_ZL16unpackV2S16ToS32RN4llvm16MachineIRBuilderENS_8RegisterEj">unpackV2S16ToS32</a>(<span class='refarg'><a class="local col0 ref" href="#580B" title='B' data-ref="580B" data-ref-filename="580B">B</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#587Src0" title='Src0' data-ref="587Src0" data-ref-filename="587Src0">Src0</a>, <a class="local col3 ref" href="#593ExtendOp" title='ExtendOp' data-ref="593ExtendOp" data-ref-filename="593ExtendOp">ExtendOp</a>);</td></tr>
<tr><th id="2434">2434</th><td>      <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col1 ref" href="#591WideSrc1Lo" title='WideSrc1Lo' data-ref="591WideSrc1Lo" data-ref-filename="591WideSrc1Lo">WideSrc1Lo</a></span>, <span class='refarg'><a class="local col2 ref" href="#592WideSrc1Hi" title='WideSrc1Hi' data-ref="592WideSrc1Hi" data-ref-filename="592WideSrc1Hi">WideSrc1Hi</a></span>) <span class='ref fn' title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E">=</span> <a class="tu ref fn" href="#_ZL16unpackV2S16ToS32RN4llvm16MachineIRBuilderENS_8RegisterEj" title='unpackV2S16ToS32' data-use='c' data-ref="_ZL16unpackV2S16ToS32RN4llvm16MachineIRBuilderENS_8RegisterEj" data-ref-filename="_ZL16unpackV2S16ToS32RN4llvm16MachineIRBuilderENS_8RegisterEj">unpackV2S16ToS32</a>(<span class='refarg'><a class="local col0 ref" href="#580B" title='B' data-ref="580B" data-ref-filename="580B">B</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#588Src1" title='Src1' data-ref="588Src1" data-ref-filename="588Src1">Src1</a>, <a class="local col3 ref" href="#593ExtendOp" title='ExtendOp' data-ref="593ExtendOp" data-ref-filename="593ExtendOp">ExtendOp</a>);</td></tr>
<tr><th id="2435">2435</th><td></td></tr>
<tr><th id="2436">2436</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="594Lo" title='Lo' data-type='llvm::Register' data-ref="594Lo" data-ref-filename="594Lo">Lo</dfn> = <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col2 ref" href="#582S32" title='S32' data-ref="582S32" data-ref-filename="582S32">S32</a>);</td></tr>
<tr><th id="2437">2437</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="595Hi" title='Hi' data-type='llvm::Register' data-ref="595Hi" data-ref-filename="595Hi">Hi</dfn> = <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col2 ref" href="#582S32" title='S32' data-ref="582S32" data-ref-filename="582S32">S32</a>);</td></tr>
<tr><th id="2438">2438</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate" data-ref-filename="llvm..CmpInst..Predicate">Predicate</a> <dfn class="local col6 decl" id="596Pred" title='Pred' data-type='const CmpInst::Predicate' data-ref="596Pred" data-ref-filename="596Pred">Pred</dfn> = <a class="tu ref fn" href="#_ZL15minMaxToComparej" title='minMaxToCompare' data-use='c' data-ref="_ZL15minMaxToComparej" data-ref-filename="_ZL15minMaxToComparej">minMaxToCompare</a>(<a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="2439">2439</th><td>      <a class="tu ref fn" href="#_ZL25buildExpandedScalarMinMaxRN4llvm16MachineIRBuilderENS_7CmpInst9PredicateENS_8RegisterES4_S4_" title='buildExpandedScalarMinMax' data-use='c' data-ref="_ZL25buildExpandedScalarMinMaxRN4llvm16MachineIRBuilderENS_7CmpInst9PredicateENS_8RegisterES4_S4_" data-ref-filename="_ZL25buildExpandedScalarMinMaxRN4llvm16MachineIRBuilderENS_7CmpInst9PredicateENS_8RegisterES4_S4_">buildExpandedScalarMinMax</a>(<span class='refarg'><a class="local col0 ref" href="#580B" title='B' data-ref="580B" data-ref-filename="580B">B</a></span>, <a class="local col6 ref" href="#596Pred" title='Pred' data-ref="596Pred" data-ref-filename="596Pred">Pred</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#594Lo" title='Lo' data-ref="594Lo" data-ref-filename="594Lo">Lo</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#589WideSrc0Lo" title='WideSrc0Lo' data-ref="589WideSrc0Lo" data-ref-filename="589WideSrc0Lo">WideSrc0Lo</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#591WideSrc1Lo" title='WideSrc1Lo' data-ref="591WideSrc1Lo" data-ref-filename="591WideSrc1Lo">WideSrc1Lo</a>);</td></tr>
<tr><th id="2440">2440</th><td>      <a class="tu ref fn" href="#_ZL25buildExpandedScalarMinMaxRN4llvm16MachineIRBuilderENS_7CmpInst9PredicateENS_8RegisterES4_S4_" title='buildExpandedScalarMinMax' data-use='c' data-ref="_ZL25buildExpandedScalarMinMaxRN4llvm16MachineIRBuilderENS_7CmpInst9PredicateENS_8RegisterES4_S4_" data-ref-filename="_ZL25buildExpandedScalarMinMaxRN4llvm16MachineIRBuilderENS_7CmpInst9PredicateENS_8RegisterES4_S4_">buildExpandedScalarMinMax</a>(<span class='refarg'><a class="local col0 ref" href="#580B" title='B' data-ref="580B" data-ref-filename="580B">B</a></span>, <a class="local col6 ref" href="#596Pred" title='Pred' data-ref="596Pred" data-ref-filename="596Pred">Pred</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#595Hi" title='Hi' data-ref="595Hi" data-ref-filename="595Hi">Hi</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#590WideSrc0Hi" title='WideSrc0Hi' data-ref="590WideSrc0Hi" data-ref-filename="590WideSrc0Hi">WideSrc0Hi</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#592WideSrc1Hi" title='WideSrc1Hi' data-ref="592WideSrc1Hi" data-ref-filename="592WideSrc1Hi">WideSrc1Hi</a>);</td></tr>
<tr><th id="2441">2441</th><td></td></tr>
<tr><th id="2442">2442</th><td>      <a class="local col0 ref" href="#580B" title='B' data-ref="580B" data-ref-filename="580B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder21buildBuildVectorTruncERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" title='llvm::MachineIRBuilder::buildBuildVectorTrunc' data-ref="_ZN4llvm16MachineIRBuilder21buildBuildVectorTruncERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" data-ref-filename="_ZN4llvm16MachineIRBuilder21buildBuildVectorTruncERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE">buildBuildVectorTrunc</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col6 ref" href="#586Dst" title='Dst' data-ref="586Dst" data-ref-filename="586Dst">Dst</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col4 ref" href="#594Lo" title='Lo' data-ref="594Lo" data-ref-filename="594Lo">Lo</a>, <a class="local col5 ref" href="#595Hi" title='Hi' data-ref="595Hi" data-ref-filename="595Hi">Hi</a>});</td></tr>
<tr><th id="2443">2443</th><td>      <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2444">2444</th><td>    } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#581Ty" title='Ty' data-ref="581Ty" data-ref-filename="581Ty">Ty</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="local col3 ref" href="#583S16" title='S16' data-ref="583S16" data-ref-filename="583S16">S16</a>) {</td></tr>
<tr><th id="2445">2445</th><td>      <a class="tu type" href="#(anonymousnamespace)::ApplyRegBankMapping" title='(anonymous namespace)::ApplyRegBankMapping' data-ref="(anonymousnamespace)::ApplyRegBankMapping" data-ref-filename="(anonymousnamespace)..ApplyRegBankMapping">ApplyRegBankMapping</a> <dfn class="local col7 decl" id="597ApplySALU" title='ApplySALU' data-type='(anonymous namespace)::ApplyRegBankMapping' data-ref="597ApplySALU" data-ref-filename="597ApplySALU">ApplySALU</dfn><a class="tu ref fn" href="#_ZN12_GLOBAL__N_119ApplyRegBankMappingC1ERKN4llvm22AMDGPURegisterBankInfoERNS1_19MachineRegisterInfoEPKNS1_12RegisterBankE" title='(anonymous namespace)::ApplyRegBankMapping::ApplyRegBankMapping' data-use='c' data-ref="_ZN12_GLOBAL__N_119ApplyRegBankMappingC1ERKN4llvm22AMDGPURegisterBankInfoERNS1_19MachineRegisterInfoEPKNS1_12RegisterBankE" data-ref-filename="_ZN12_GLOBAL__N_119ApplyRegBankMappingC1ERKN4llvm22AMDGPURegisterBankInfoERNS1_19MachineRegisterInfoEPKNS1_12RegisterBankE">(</a>*<b>this</b>, <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>, &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a>);</td></tr>
<tr><th id="2446">2446</th><td>      <a class="local col0 ref" href="#580B" title='B' data-ref="580B" data-ref-filename="580B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder17setChangeObserverERNS_19GISelChangeObserverE" title='llvm::MachineIRBuilder::setChangeObserver' data-ref="_ZN4llvm16MachineIRBuilder17setChangeObserverERNS_19GISelChangeObserverE" data-ref-filename="_ZN4llvm16MachineIRBuilder17setChangeObserverERNS_19GISelChangeObserverE">setChangeObserver</a>(<span class='refarg'><a class="local col7 ref" href="#597ApplySALU" title='ApplySALU' data-ref="597ApplySALU" data-ref-filename="597ApplySALU">ApplySALU</a></span>);</td></tr>
<tr><th id="2447">2447</th><td>      <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#llvm::LegalizerHelper" title='llvm::LegalizerHelper' data-ref="llvm::LegalizerHelper" data-ref-filename="llvm..LegalizerHelper">LegalizerHelper</a> <dfn class="local col8 decl" id="598Helper" title='Helper' data-type='llvm::LegalizerHelper' data-ref="598Helper" data-ref-filename="598Helper">Helper</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#_ZN4llvm15LegalizerHelperC1ERNS_15MachineFunctionERNS_19GISelChangeObserverERNS_16MachineIRBuilderE" title='llvm::LegalizerHelper::LegalizerHelper' data-ref="_ZN4llvm15LegalizerHelperC1ERNS_15MachineFunctionERNS_19GISelChangeObserverERNS_16MachineIRBuilderE" data-ref-filename="_ZN4llvm15LegalizerHelperC1ERNS_15MachineFunctionERNS_19GISelChangeObserverERNS_16MachineIRBuilderE">(</a>*<a class="local col9 ref" href="#579MF" title='MF' data-ref="579MF" data-ref-filename="579MF">MF</a>, <a class="local col7 ref" href="#597ApplySALU" title='ApplySALU' data-ref="597ApplySALU" data-ref-filename="597ApplySALU">ApplySALU</a>, <a class="local col0 ref" href="#580B" title='B' data-ref="580B" data-ref-filename="580B">B</a>);</td></tr>
<tr><th id="2448">2448</th><td></td></tr>
<tr><th id="2449">2449</th><td>      <i>// Need to widen to s32, and expand as cmp + select.</i></td></tr>
<tr><th id="2450">2450</th><td>      <b>if</b> (<a class="local col8 ref" href="#598Helper" title='Helper' data-ref="598Helper" data-ref-filename="598Helper">Helper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#_ZN4llvm15LegalizerHelper11widenScalarERNS_12MachineInstrEjNS_3LLTE" title='llvm::LegalizerHelper::widenScalar' data-ref="_ZN4llvm15LegalizerHelper11widenScalarERNS_12MachineInstrEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizerHelper11widenScalarERNS_12MachineInstrEjNS_3LLTE">widenScalar</a>(<span class='refarg'><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a></span>, <var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col2 ref" href="#582S32" title='S32' data-ref="582S32" data-ref-filename="582S32">S32</a>) != <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#llvm::LegalizerHelper" title='llvm::LegalizerHelper' data-ref="llvm::LegalizerHelper" data-ref-filename="llvm..LegalizerHelper">LegalizerHelper</a>::<a class="enum" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#llvm::LegalizerHelper::Legalized" title='llvm::LegalizerHelper::Legalized' data-ref="llvm::LegalizerHelper::Legalized" data-ref-filename="llvm..LegalizerHelper..Legalized">Legalized</a>)</td></tr>
<tr><th id="2451">2451</th><td>        <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"widenScalar should have succeeded"</q>);</td></tr>
<tr><th id="2452">2452</th><td></td></tr>
<tr><th id="2453">2453</th><td>      <i>// FIXME: This is relying on widenScalar leaving MI in place.</i></td></tr>
<tr><th id="2454">2454</th><td>      <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo17lowerScalarMinMaxERNS_16MachineIRBuilderERNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::lowerScalarMinMax' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo17lowerScalarMinMaxERNS_16MachineIRBuilderERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo17lowerScalarMinMaxERNS_16MachineIRBuilderERNS_12MachineInstrE">lowerScalarMinMax</a>(<span class='refarg'><a class="local col0 ref" href="#580B" title='B' data-ref="580B" data-ref-filename="580B">B</a></span>, <span class='refarg'><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a></span>);</td></tr>
<tr><th id="2455">2455</th><td>    } <b>else</b></td></tr>
<tr><th id="2456">2456</th><td>      <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo17lowerScalarMinMaxERNS_16MachineIRBuilderERNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::lowerScalarMinMax' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo17lowerScalarMinMaxERNS_16MachineIRBuilderERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo17lowerScalarMinMaxERNS_16MachineIRBuilderERNS_12MachineInstrE">lowerScalarMinMax</a>(<span class='refarg'><a class="local col0 ref" href="#580B" title='B' data-ref="580B" data-ref-filename="580B">B</a></span>, <span class='refarg'><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a></span>);</td></tr>
<tr><th id="2457">2457</th><td></td></tr>
<tr><th id="2458">2458</th><td>    <b>return</b>;</td></tr>
<tr><th id="2459">2459</th><td>  }</td></tr>
<tr><th id="2460">2460</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_SEXT_INREG" title='llvm::AMDGPU::G_SEXT_INREG' data-ref="llvm::AMDGPU::G_SEXT_INREG" data-ref-filename="llvm..AMDGPU..G_SEXT_INREG">G_SEXT_INREG</a>: {</td></tr>
<tr><th id="2461">2461</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>2</var>&gt; <dfn class="local col9 decl" id="599SrcRegs" title='SrcRegs' data-type='SmallVector&lt;llvm::Register, 2&gt;' data-ref="599SrcRegs" data-ref-filename="599SrcRegs">SrcRegs</dfn><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE" data-ref-filename="_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE">(</a><a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb" title='llvm::RegisterBankInfo::OperandsMapper::getVRegs' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb">getVRegs</a>(<var>1</var>));</td></tr>
<tr><th id="2462">2462</th><td>    <b>if</b> (<a class="local col9 ref" href="#599SrcRegs" title='SrcRegs' data-ref="599SrcRegs" data-ref-filename="599SrcRegs">SrcRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="2463">2463</th><td>      <b>break</b>; <i>// Nothing to repair</i></td></tr>
<tr><th id="2464">2464</th><td></td></tr>
<tr><th id="2465">2465</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col0 decl" id="600S32" title='S32' data-type='const llvm::LLT' data-ref="600S32" data-ref-filename="600S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="2466">2466</th><td>    <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col1 decl" id="601B" title='B' data-type='llvm::MachineIRBuilder' data-ref="601B" data-ref-filename="601B">B</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>);</td></tr>
<tr><th id="2467">2467</th><td>    <a class="tu type" href="#(anonymousnamespace)::ApplyRegBankMapping" title='(anonymous namespace)::ApplyRegBankMapping' data-ref="(anonymousnamespace)::ApplyRegBankMapping" data-ref-filename="(anonymousnamespace)..ApplyRegBankMapping">ApplyRegBankMapping</a> <dfn class="local col2 decl" id="602O" title='O' data-type='(anonymous namespace)::ApplyRegBankMapping' data-ref="602O" data-ref-filename="602O">O</dfn><a class="tu ref fn" href="#_ZN12_GLOBAL__N_119ApplyRegBankMappingC1ERKN4llvm22AMDGPURegisterBankInfoERNS1_19MachineRegisterInfoEPKNS1_12RegisterBankE" title='(anonymous namespace)::ApplyRegBankMapping::ApplyRegBankMapping' data-use='c' data-ref="_ZN12_GLOBAL__N_119ApplyRegBankMappingC1ERKN4llvm22AMDGPURegisterBankInfoERNS1_19MachineRegisterInfoEPKNS1_12RegisterBankE" data-ref-filename="_ZN12_GLOBAL__N_119ApplyRegBankMappingC1ERKN4llvm22AMDGPURegisterBankInfoERNS1_19MachineRegisterInfoEPKNS1_12RegisterBankE">(</a>*<b>this</b>, <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>, &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBank" title='llvm::AMDGPU::VGPRRegBank' data-ref="llvm::AMDGPU::VGPRRegBank" data-ref-filename="llvm..AMDGPU..VGPRRegBank">VGPRRegBank</a>);</td></tr>
<tr><th id="2468">2468</th><td>    <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/GISelChangeObserver.h.html#llvm::GISelObserverWrapper" title='llvm::GISelObserverWrapper' data-ref="llvm::GISelObserverWrapper" data-ref-filename="llvm..GISelObserverWrapper">GISelObserverWrapper</a> <dfn class="local col3 decl" id="603Observer" title='Observer' data-type='llvm::GISelObserverWrapper' data-ref="603Observer" data-ref-filename="603Observer">Observer</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/GISelChangeObserver.h.html#_ZN4llvm20GISelObserverWrapperC1ENS_8ArrayRefIPNS_19GISelChangeObserverEEE" title='llvm::GISelObserverWrapper::GISelObserverWrapper' data-ref="_ZN4llvm20GISelObserverWrapperC1ENS_8ArrayRefIPNS_19GISelChangeObserverEEE" data-ref-filename="_ZN4llvm20GISelObserverWrapperC1ENS_8ArrayRefIPNS_19GISelChangeObserverEEE">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKT_" data-ref-filename="_ZN4llvm8ArrayRefC1ERKT_"></a>&amp;<a class="local col2 ref" href="#602O" title='O' data-ref="602O" data-ref-filename="602O">O</a>);</td></tr>
<tr><th id="2469">2469</th><td>    <a class="local col1 ref" href="#601B" title='B' data-ref="601B" data-ref-filename="601B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder17setChangeObserverERNS_19GISelChangeObserverE" title='llvm::MachineIRBuilder::setChangeObserver' data-ref="_ZN4llvm16MachineIRBuilder17setChangeObserverERNS_19GISelChangeObserverE" data-ref-filename="_ZN4llvm16MachineIRBuilder17setChangeObserverERNS_19GISelChangeObserverE">setChangeObserver</a>(<span class='refarg'><a class="local col3 ref" href="#603Observer" title='Observer' data-ref="603Observer" data-ref-filename="603Observer">Observer</a></span>);</td></tr>
<tr><th id="2470">2470</th><td></td></tr>
<tr><th id="2471">2471</th><td>    <i>// Don't use LegalizerHelper's narrowScalar. It produces unwanted G_SEXTs</i></td></tr>
<tr><th id="2472">2472</th><td><i>    // we would need to further expand, and doesn't let us directly set the</i></td></tr>
<tr><th id="2473">2473</th><td><i>    // result registers.</i></td></tr>
<tr><th id="2474">2474</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>2</var>&gt; <dfn class="local col4 decl" id="604DstRegs" title='DstRegs' data-type='SmallVector&lt;llvm::Register, 2&gt;' data-ref="604DstRegs" data-ref-filename="604DstRegs">DstRegs</dfn><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE" data-ref-filename="_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE">(</a><a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb" title='llvm::RegisterBankInfo::OperandsMapper::getVRegs' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb">getVRegs</a>(<var>0</var>));</td></tr>
<tr><th id="2475">2475</th><td></td></tr>
<tr><th id="2476">2476</th><td>    <em>int</em> <dfn class="local col5 decl" id="605Amt" title='Amt' data-type='int' data-ref="605Amt" data-ref-filename="605Amt">Amt</dfn> = <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2477">2477</th><td>    <b>if</b> (<a class="local col5 ref" href="#605Amt" title='Amt' data-ref="605Amt" data-ref-filename="605Amt">Amt</a> &lt;= <var>32</var>) {</td></tr>
<tr><th id="2478">2478</th><td>      <b>if</b> (<a class="local col5 ref" href="#605Amt" title='Amt' data-ref="605Amt" data-ref-filename="605Amt">Amt</a> == <var>32</var>) {</td></tr>
<tr><th id="2479">2479</th><td>        <i>// The low bits are unchanged.</i></td></tr>
<tr><th id="2480">2480</th><td>        <a class="local col1 ref" href="#601B" title='B' data-ref="601B" data-ref-filename="601B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col4 ref" href="#604DstRegs" title='DstRegs' data-ref="604DstRegs" data-ref-filename="604DstRegs">DstRegs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col9 ref" href="#599SrcRegs" title='SrcRegs' data-ref="599SrcRegs" data-ref-filename="599SrcRegs">SrcRegs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>);</td></tr>
<tr><th id="2481">2481</th><td>      } <b>else</b> {</td></tr>
<tr><th id="2482">2482</th><td>        <i>// Extend in the low bits and propagate the sign bit to the high half.</i></td></tr>
<tr><th id="2483">2483</th><td>        <a class="local col1 ref" href="#601B" title='B' data-ref="601B" data-ref-filename="601B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder14buildSExtInRegERKNS_5DstOpERKNS_5SrcOpEl" title='llvm::MachineIRBuilder::buildSExtInReg' data-ref="_ZN4llvm16MachineIRBuilder14buildSExtInRegERKNS_5DstOpERKNS_5SrcOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildSExtInRegERKNS_5DstOpERKNS_5SrcOpEl">buildSExtInReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col4 ref" href="#604DstRegs" title='DstRegs' data-ref="604DstRegs" data-ref-filename="604DstRegs">DstRegs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col9 ref" href="#599SrcRegs" title='SrcRegs' data-ref="599SrcRegs" data-ref-filename="599SrcRegs">SrcRegs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>, <a class="local col5 ref" href="#605Amt" title='Amt' data-ref="605Amt" data-ref-filename="605Amt">Amt</a>);</td></tr>
<tr><th id="2484">2484</th><td>      }</td></tr>
<tr><th id="2485">2485</th><td></td></tr>
<tr><th id="2486">2486</th><td>      <a class="local col1 ref" href="#601B" title='B' data-ref="601B" data-ref-filename="601B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildAShrERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildAShr' data-ref="_ZN4llvm16MachineIRBuilder9buildAShrERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildAShrERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildAShr</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col4 ref" href="#604DstRegs" title='DstRegs' data-ref="604DstRegs" data-ref-filename="604DstRegs">DstRegs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col4 ref" href="#604DstRegs" title='DstRegs' data-ref="604DstRegs" data-ref-filename="604DstRegs">DstRegs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#601B" title='B' data-ref="601B" data-ref-filename="601B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col0 ref" href="#600S32" title='S32' data-ref="600S32" data-ref-filename="600S32">S32</a>, <var>31</var>));</td></tr>
<tr><th id="2487">2487</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2488">2488</th><td>      <i>// The low bits are unchanged, and extend in the high bits.</i></td></tr>
<tr><th id="2489">2489</th><td>      <a class="local col1 ref" href="#601B" title='B' data-ref="601B" data-ref-filename="601B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col4 ref" href="#604DstRegs" title='DstRegs' data-ref="604DstRegs" data-ref-filename="604DstRegs">DstRegs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col9 ref" href="#599SrcRegs" title='SrcRegs' data-ref="599SrcRegs" data-ref-filename="599SrcRegs">SrcRegs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>);</td></tr>
<tr><th id="2490">2490</th><td>      <a class="local col1 ref" href="#601B" title='B' data-ref="601B" data-ref-filename="601B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder14buildSExtInRegERKNS_5DstOpERKNS_5SrcOpEl" title='llvm::MachineIRBuilder::buildSExtInReg' data-ref="_ZN4llvm16MachineIRBuilder14buildSExtInRegERKNS_5DstOpERKNS_5SrcOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildSExtInRegERKNS_5DstOpERKNS_5SrcOpEl">buildSExtInReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col4 ref" href="#604DstRegs" title='DstRegs' data-ref="604DstRegs" data-ref-filename="604DstRegs">DstRegs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col4 ref" href="#604DstRegs" title='DstRegs' data-ref="604DstRegs" data-ref-filename="604DstRegs">DstRegs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>, <a class="local col5 ref" href="#605Amt" title='Amt' data-ref="605Amt" data-ref-filename="605Amt">Amt</a> - <var>32</var>);</td></tr>
<tr><th id="2491">2491</th><td>    }</td></tr>
<tr><th id="2492">2492</th><td></td></tr>
<tr><th id="2493">2493</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="606DstReg" title='DstReg' data-type='llvm::Register' data-ref="606DstReg" data-ref-filename="606DstReg">DstReg</dfn> = <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2494">2494</th><td>    <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#606DstReg" title='DstReg' data-ref="606DstReg" data-ref-filename="606DstReg">DstReg</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBank" title='llvm::AMDGPU::VGPRRegBank' data-ref="llvm::AMDGPU::VGPRRegBank" data-ref-filename="llvm..AMDGPU..VGPRRegBank">VGPRRegBank</a>);</td></tr>
<tr><th id="2495">2495</th><td>    <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2496">2496</th><td>    <b>return</b>;</td></tr>
<tr><th id="2497">2497</th><td>  }</td></tr>
<tr><th id="2498">2498</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_CTPOP" title='llvm::AMDGPU::G_CTPOP' data-ref="llvm::AMDGPU::G_CTPOP" data-ref-filename="llvm..AMDGPU..G_CTPOP">G_CTPOP</a>:</td></tr>
<tr><th id="2499">2499</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_CTLZ_ZERO_UNDEF" title='llvm::AMDGPU::G_CTLZ_ZERO_UNDEF' data-ref="llvm::AMDGPU::G_CTLZ_ZERO_UNDEF" data-ref-filename="llvm..AMDGPU..G_CTLZ_ZERO_UNDEF">G_CTLZ_ZERO_UNDEF</a>:</td></tr>
<tr><th id="2500">2500</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_CTTZ_ZERO_UNDEF" title='llvm::AMDGPU::G_CTTZ_ZERO_UNDEF' data-ref="llvm::AMDGPU::G_CTTZ_ZERO_UNDEF" data-ref-filename="llvm..AMDGPU..G_CTTZ_ZERO_UNDEF">G_CTTZ_ZERO_UNDEF</a>: {</td></tr>
<tr><th id="2501">2501</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col7 decl" id="607DstBank" title='DstBank' data-type='const llvm::RegisterBank *' data-ref="607DstBank" data-ref-filename="607DstBank">DstBank</dfn> =</td></tr>
<tr><th id="2502">2502</th><td>      <a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" title='llvm::RegisterBankInfo::OperandsMapper::getInstrMapping' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv">getInstrMapping</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" title='llvm::RegisterBankInfo::InstructionMapping::getOperandMapping' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj">getOperandMapping</a>(<var>0</var>).<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::BreakDown" title='llvm::RegisterBankInfo::ValueMapping::BreakDown' data-ref="llvm::RegisterBankInfo::ValueMapping::BreakDown" data-ref-filename="llvm..RegisterBankInfo..ValueMapping..BreakDown">BreakDown</a>[<var>0</var>].<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::RegBank" title='llvm::RegisterBankInfo::PartialMapping::RegBank' data-ref="llvm::RegisterBankInfo::PartialMapping::RegBank" data-ref-filename="llvm..RegisterBankInfo..PartialMapping..RegBank">RegBank</a>;</td></tr>
<tr><th id="2503">2503</th><td>    <b>if</b> (<a class="local col7 ref" href="#607DstBank" title='DstBank' data-ref="607DstBank" data-ref-filename="607DstBank">DstBank</a> == &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a>)</td></tr>
<tr><th id="2504">2504</th><td>      <b>break</b>;</td></tr>
<tr><th id="2505">2505</th><td></td></tr>
<tr><th id="2506">2506</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="608SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="608SrcReg" data-ref-filename="608SrcReg">SrcReg</dfn> = <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2507">2507</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="609S32" title='S32' data-type='const llvm::LLT' data-ref="609S32" data-ref-filename="609S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="2508">2508</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col0 decl" id="610Ty" title='Ty' data-type='llvm::LLT' data-ref="610Ty" data-ref-filename="610Ty">Ty</dfn> = <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#608SrcReg" title='SrcReg' data-ref="608SrcReg" data-ref-filename="608SrcReg">SrcReg</a>);</td></tr>
<tr><th id="2509">2509</th><td>    <b>if</b> (<a class="local col0 ref" href="#610Ty" title='Ty' data-ref="610Ty" data-ref-filename="610Ty">Ty</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="local col9 ref" href="#609S32" title='S32' data-ref="609S32" data-ref-filename="609S32">S32</a>)</td></tr>
<tr><th id="2510">2510</th><td>      <b>break</b>;</td></tr>
<tr><th id="2511">2511</th><td></td></tr>
<tr><th id="2512">2512</th><td>    <a class="tu type" href="#(anonymousnamespace)::ApplyRegBankMapping" title='(anonymous namespace)::ApplyRegBankMapping' data-ref="(anonymousnamespace)::ApplyRegBankMapping" data-ref-filename="(anonymousnamespace)..ApplyRegBankMapping">ApplyRegBankMapping</a> <dfn class="local col1 decl" id="611ApplyVALU" title='ApplyVALU' data-type='(anonymous namespace)::ApplyRegBankMapping' data-ref="611ApplyVALU" data-ref-filename="611ApplyVALU">ApplyVALU</dfn><a class="tu ref fn" href="#_ZN12_GLOBAL__N_119ApplyRegBankMappingC1ERKN4llvm22AMDGPURegisterBankInfoERNS1_19MachineRegisterInfoEPKNS1_12RegisterBankE" title='(anonymous namespace)::ApplyRegBankMapping::ApplyRegBankMapping' data-use='c' data-ref="_ZN12_GLOBAL__N_119ApplyRegBankMappingC1ERKN4llvm22AMDGPURegisterBankInfoERNS1_19MachineRegisterInfoEPKNS1_12RegisterBankE" data-ref-filename="_ZN12_GLOBAL__N_119ApplyRegBankMappingC1ERKN4llvm22AMDGPURegisterBankInfoERNS1_19MachineRegisterInfoEPKNS1_12RegisterBankE">(</a>*<b>this</b>, <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>, &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBank" title='llvm::AMDGPU::VGPRRegBank' data-ref="llvm::AMDGPU::VGPRRegBank" data-ref-filename="llvm..AMDGPU..VGPRRegBank">VGPRRegBank</a>);</td></tr>
<tr><th id="2513">2513</th><td>    <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col2 decl" id="612B" title='B' data-type='llvm::MachineIRBuilder' data-ref="612B" data-ref-filename="612B">B</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrERNS_19GISelChangeObserverE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrERNS_19GISelChangeObserverE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrERNS_19GISelChangeObserverE">(</a><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>, <a class="local col1 ref" href="#611ApplyVALU" title='ApplyVALU' data-ref="611ApplyVALU" data-ref-filename="611ApplyVALU">ApplyVALU</a>);</td></tr>
<tr><th id="2514">2514</th><td></td></tr>
<tr><th id="2515">2515</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="613MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="613MF" data-ref-filename="613MF">MF</dfn> = <a class="local col2 ref" href="#612B" title='B' data-ref="612B" data-ref-filename="612B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>();</td></tr>
<tr><th id="2516">2516</th><td>    <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#llvm::LegalizerHelper" title='llvm::LegalizerHelper' data-ref="llvm::LegalizerHelper" data-ref-filename="llvm..LegalizerHelper">LegalizerHelper</a> <dfn class="local col4 decl" id="614Helper" title='Helper' data-type='llvm::LegalizerHelper' data-ref="614Helper" data-ref-filename="614Helper">Helper</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#_ZN4llvm15LegalizerHelperC1ERNS_15MachineFunctionERNS_19GISelChangeObserverERNS_16MachineIRBuilderE" title='llvm::LegalizerHelper::LegalizerHelper' data-ref="_ZN4llvm15LegalizerHelperC1ERNS_15MachineFunctionERNS_19GISelChangeObserverERNS_16MachineIRBuilderE" data-ref-filename="_ZN4llvm15LegalizerHelperC1ERNS_15MachineFunctionERNS_19GISelChangeObserverERNS_16MachineIRBuilderE">(</a><a class="local col3 ref" href="#613MF" title='MF' data-ref="613MF" data-ref-filename="613MF">MF</a>, <a class="local col1 ref" href="#611ApplyVALU" title='ApplyVALU' data-ref="611ApplyVALU" data-ref-filename="611ApplyVALU">ApplyVALU</a>, <a class="local col2 ref" href="#612B" title='B' data-ref="612B" data-ref-filename="612B">B</a>);</td></tr>
<tr><th id="2517">2517</th><td></td></tr>
<tr><th id="2518">2518</th><td>    <b>if</b> (<a class="local col4 ref" href="#614Helper" title='Helper' data-ref="614Helper" data-ref-filename="614Helper">Helper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#_ZN4llvm15LegalizerHelper12narrowScalarERNS_12MachineInstrEjNS_3LLTE" title='llvm::LegalizerHelper::narrowScalar' data-ref="_ZN4llvm15LegalizerHelper12narrowScalarERNS_12MachineInstrEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizerHelper12narrowScalarERNS_12MachineInstrEjNS_3LLTE">narrowScalar</a>(<span class='refarg'><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a></span>, <var>1</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col9 ref" href="#609S32" title='S32' data-ref="609S32" data-ref-filename="609S32">S32</a>) != <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#llvm::LegalizerHelper" title='llvm::LegalizerHelper' data-ref="llvm::LegalizerHelper" data-ref-filename="llvm..LegalizerHelper">LegalizerHelper</a>::<a class="enum" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#llvm::LegalizerHelper::Legalized" title='llvm::LegalizerHelper::Legalized' data-ref="llvm::LegalizerHelper::Legalized" data-ref-filename="llvm..LegalizerHelper..Legalized">Legalized</a>)</td></tr>
<tr><th id="2519">2519</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"narrowScalar should have succeeded"</q>);</td></tr>
<tr><th id="2520">2520</th><td>    <b>return</b>;</td></tr>
<tr><th id="2521">2521</th><td>  }</td></tr>
<tr><th id="2522">2522</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_SEXT" title='llvm::AMDGPU::G_SEXT' data-ref="llvm::AMDGPU::G_SEXT" data-ref-filename="llvm..AMDGPU..G_SEXT">G_SEXT</a>:</td></tr>
<tr><th id="2523">2523</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_ZEXT" title='llvm::AMDGPU::G_ZEXT' data-ref="llvm::AMDGPU::G_ZEXT" data-ref-filename="llvm..AMDGPU..G_ZEXT">G_ZEXT</a>:</td></tr>
<tr><th id="2524">2524</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_ANYEXT" title='llvm::AMDGPU::G_ANYEXT' data-ref="llvm::AMDGPU::G_ANYEXT" data-ref-filename="llvm..AMDGPU..G_ANYEXT">G_ANYEXT</a>: {</td></tr>
<tr><th id="2525">2525</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="615SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="615SrcReg" data-ref-filename="615SrcReg">SrcReg</dfn> = <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2526">2526</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col6 decl" id="616SrcTy" title='SrcTy' data-type='llvm::LLT' data-ref="616SrcTy" data-ref-filename="616SrcTy">SrcTy</dfn> = <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#615SrcReg" title='SrcReg' data-ref="615SrcReg" data-ref-filename="615SrcReg">SrcReg</a>);</td></tr>
<tr><th id="2527">2527</th><td>    <em>const</em> <em>bool</em> <dfn class="local col7 decl" id="617Signed" title='Signed' data-type='const bool' data-ref="617Signed" data-ref-filename="617Signed">Signed</dfn> = <a class="local col6 ref" href="#506Opc" title='Opc' data-ref="506Opc" data-ref-filename="506Opc">Opc</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_SEXT" title='llvm::AMDGPU::G_SEXT' data-ref="llvm::AMDGPU::G_SEXT" data-ref-filename="llvm..AMDGPU..G_SEXT">G_SEXT</a>;</td></tr>
<tr><th id="2528">2528</th><td></td></tr>
<tr><th id="2529">2529</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(empty(OpdMapper.getVRegs(<var>1</var>)));</td></tr>
<tr><th id="2530">2530</th><td></td></tr>
<tr><th id="2531">2531</th><td>    <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col8 decl" id="618B" title='B' data-type='llvm::MachineIRBuilder' data-ref="618B" data-ref-filename="618B">B</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>);</td></tr>
<tr><th id="2532">2532</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col9 decl" id="619SrcBank" title='SrcBank' data-type='const llvm::RegisterBank *' data-ref="619SrcBank" data-ref-filename="619SrcBank">SrcBank</dfn> =</td></tr>
<tr><th id="2533">2533</th><td>      <a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" title='llvm::RegisterBankInfo::OperandsMapper::getInstrMapping' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv">getInstrMapping</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" title='llvm::RegisterBankInfo::InstructionMapping::getOperandMapping' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj">getOperandMapping</a>(<var>1</var>).<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::BreakDown" title='llvm::RegisterBankInfo::ValueMapping::BreakDown' data-ref="llvm::RegisterBankInfo::ValueMapping::BreakDown" data-ref-filename="llvm..RegisterBankInfo..ValueMapping..BreakDown">BreakDown</a>[<var>0</var>].<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::RegBank" title='llvm::RegisterBankInfo::PartialMapping::RegBank' data-ref="llvm::RegisterBankInfo::PartialMapping::RegBank" data-ref-filename="llvm..RegisterBankInfo..PartialMapping..RegBank">RegBank</a>;</td></tr>
<tr><th id="2534">2534</th><td></td></tr>
<tr><th id="2535">2535</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="620DstReg" title='DstReg' data-type='llvm::Register' data-ref="620DstReg" data-ref-filename="620DstReg">DstReg</dfn> = <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2536">2536</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="621DstTy" title='DstTy' data-type='llvm::LLT' data-ref="621DstTy" data-ref-filename="621DstTy">DstTy</dfn> = <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#620DstReg" title='DstReg' data-ref="620DstReg" data-ref-filename="620DstReg">DstReg</a>);</td></tr>
<tr><th id="2537">2537</th><td>    <b>if</b> (<a class="local col1 ref" href="#621DstTy" title='DstTy' data-ref="621DstTy" data-ref-filename="621DstTy">DstTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isScalarEv" title='llvm::LLT::isScalar' data-ref="_ZNK4llvm3LLT8isScalarEv" data-ref-filename="_ZNK4llvm3LLT8isScalarEv">isScalar</a>() &amp;&amp;</td></tr>
<tr><th id="2538">2538</th><td>        <a class="local col9 ref" href="#619SrcBank" title='SrcBank' data-ref="619SrcBank" data-ref-filename="619SrcBank">SrcBank</a> != &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a> &amp;&amp;</td></tr>
<tr><th id="2539">2539</th><td>        <a class="local col9 ref" href="#619SrcBank" title='SrcBank' data-ref="619SrcBank" data-ref-filename="619SrcBank">SrcBank</a> != &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBank" title='llvm::AMDGPU::VCCRegBank' data-ref="llvm::AMDGPU::VCCRegBank" data-ref-filename="llvm..AMDGPU..VCCRegBank">VCCRegBank</a> &amp;&amp;</td></tr>
<tr><th id="2540">2540</th><td>        <i>// FIXME: Should handle any type that round to s64 when irregular</i></td></tr>
<tr><th id="2541">2541</th><td><i>        // breakdowns supported.</i></td></tr>
<tr><th id="2542">2542</th><td>        <a class="local col1 ref" href="#621DstTy" title='DstTy' data-ref="621DstTy" data-ref-filename="621DstTy">DstTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>64</var> &amp;&amp;</td></tr>
<tr><th id="2543">2543</th><td>        <a class="local col6 ref" href="#616SrcTy" title='SrcTy' data-ref="616SrcTy" data-ref-filename="616SrcTy">SrcTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &lt;= <var>32</var>) {</td></tr>
<tr><th id="2544">2544</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>2</var>&gt; <dfn class="local col2 decl" id="622DefRegs" title='DefRegs' data-type='SmallVector&lt;llvm::Register, 2&gt;' data-ref="622DefRegs" data-ref-filename="622DefRegs">DefRegs</dfn><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE" data-ref-filename="_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE">(</a><a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb" title='llvm::RegisterBankInfo::OperandsMapper::getVRegs' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb">getVRegs</a>(<var>0</var>));</td></tr>
<tr><th id="2545">2545</th><td></td></tr>
<tr><th id="2546">2546</th><td>      <i>// Extend to 32-bit, and then extend the low half.</i></td></tr>
<tr><th id="2547">2547</th><td>      <b>if</b> (<a class="local col7 ref" href="#617Signed" title='Signed' data-ref="617Signed" data-ref-filename="617Signed">Signed</a>) {</td></tr>
<tr><th id="2548">2548</th><td>        <i>// TODO: Should really be buildSExtOrCopy</i></td></tr>
<tr><th id="2549">2549</th><td>        <a class="local col8 ref" href="#618B" title='B' data-ref="618B" data-ref-filename="618B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder16buildSExtOrTruncERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildSExtOrTrunc' data-ref="_ZN4llvm16MachineIRBuilder16buildSExtOrTruncERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder16buildSExtOrTruncERKNS_5DstOpERKNS_5SrcOpE">buildSExtOrTrunc</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col2 ref" href="#622DefRegs" title='DefRegs' data-ref="622DefRegs" data-ref-filename="622DefRegs">DefRegs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col5 ref" href="#615SrcReg" title='SrcReg' data-ref="615SrcReg" data-ref-filename="615SrcReg">SrcReg</a>);</td></tr>
<tr><th id="2550">2550</th><td>      } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#506Opc" title='Opc' data-ref="506Opc" data-ref-filename="506Opc">Opc</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_ZEXT" title='llvm::AMDGPU::G_ZEXT' data-ref="llvm::AMDGPU::G_ZEXT" data-ref-filename="llvm..AMDGPU..G_ZEXT">G_ZEXT</a>) {</td></tr>
<tr><th id="2551">2551</th><td>        <a class="local col8 ref" href="#618B" title='B' data-ref="618B" data-ref-filename="618B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder16buildZExtOrTruncERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildZExtOrTrunc' data-ref="_ZN4llvm16MachineIRBuilder16buildZExtOrTruncERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder16buildZExtOrTruncERKNS_5DstOpERKNS_5SrcOpE">buildZExtOrTrunc</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col2 ref" href="#622DefRegs" title='DefRegs' data-ref="622DefRegs" data-ref-filename="622DefRegs">DefRegs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col5 ref" href="#615SrcReg" title='SrcReg' data-ref="615SrcReg" data-ref-filename="615SrcReg">SrcReg</a>);</td></tr>
<tr><th id="2552">2552</th><td>      } <b>else</b> {</td></tr>
<tr><th id="2553">2553</th><td>        <a class="local col8 ref" href="#618B" title='B' data-ref="618B" data-ref-filename="618B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder18buildAnyExtOrTruncERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildAnyExtOrTrunc' data-ref="_ZN4llvm16MachineIRBuilder18buildAnyExtOrTruncERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder18buildAnyExtOrTruncERKNS_5DstOpERKNS_5SrcOpE">buildAnyExtOrTrunc</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col2 ref" href="#622DefRegs" title='DefRegs' data-ref="622DefRegs" data-ref-filename="622DefRegs">DefRegs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col5 ref" href="#615SrcReg" title='SrcReg' data-ref="615SrcReg" data-ref-filename="615SrcReg">SrcReg</a>);</td></tr>
<tr><th id="2554">2554</th><td>      }</td></tr>
<tr><th id="2555">2555</th><td></td></tr>
<tr><th id="2556">2556</th><td>      <a class="tu ref fn" href="#_ZL21extendLow32IntoHigh32RN4llvm16MachineIRBuilderENS_8RegisterES2_jRKNS_12RegisterBankEb" title='extendLow32IntoHigh32' data-use='c' data-ref="_ZL21extendLow32IntoHigh32RN4llvm16MachineIRBuilderENS_8RegisterES2_jRKNS_12RegisterBankEb" data-ref-filename="_ZL21extendLow32IntoHigh32RN4llvm16MachineIRBuilderENS_8RegisterES2_jRKNS_12RegisterBankEb">extendLow32IntoHigh32</a>(<span class='refarg'><a class="local col8 ref" href="#618B" title='B' data-ref="618B" data-ref-filename="618B">B</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#622DefRegs" title='DefRegs' data-ref="622DefRegs" data-ref-filename="622DefRegs">DefRegs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#622DefRegs" title='DefRegs' data-ref="622DefRegs" data-ref-filename="622DefRegs">DefRegs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>, <a class="local col6 ref" href="#506Opc" title='Opc' data-ref="506Opc" data-ref-filename="506Opc">Opc</a>, *<a class="local col9 ref" href="#619SrcBank" title='SrcBank' data-ref="619SrcBank" data-ref-filename="619SrcBank">SrcBank</a>);</td></tr>
<tr><th id="2557">2557</th><td>      <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#620DstReg" title='DstReg' data-ref="620DstReg" data-ref-filename="620DstReg">DstReg</a>, *<a class="local col9 ref" href="#619SrcBank" title='SrcBank' data-ref="619SrcBank" data-ref-filename="619SrcBank">SrcBank</a>);</td></tr>
<tr><th id="2558">2558</th><td>      <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2559">2559</th><td>      <b>return</b>;</td></tr>
<tr><th id="2560">2560</th><td>    }</td></tr>
<tr><th id="2561">2561</th><td></td></tr>
<tr><th id="2562">2562</th><td>    <b>if</b> (<a class="local col6 ref" href="#616SrcTy" title='SrcTy' data-ref="616SrcTy" data-ref-filename="616SrcTy">SrcTy</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_" data-ref-filename="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>1</var>))</td></tr>
<tr><th id="2563">2563</th><td>      <b>return</b>;</td></tr>
<tr><th id="2564">2564</th><td></td></tr>
<tr><th id="2565">2565</th><td>    <i>// It is not legal to have a legalization artifact with a VCC source. Rather</i></td></tr>
<tr><th id="2566">2566</th><td><i>    // than introducing a copy, insert the select we would have to select the</i></td></tr>
<tr><th id="2567">2567</th><td><i>    // copy to.</i></td></tr>
<tr><th id="2568">2568</th><td>    <b>if</b> (<a class="local col9 ref" href="#619SrcBank" title='SrcBank' data-ref="619SrcBank" data-ref-filename="619SrcBank">SrcBank</a> == &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBank" title='llvm::AMDGPU::VCCRegBank' data-ref="llvm::AMDGPU::VCCRegBank" data-ref-filename="llvm..AMDGPU..VCCRegBank">VCCRegBank</a>) {</td></tr>
<tr><th id="2569">2569</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>2</var>&gt; <dfn class="local col3 decl" id="623DefRegs" title='DefRegs' data-type='SmallVector&lt;llvm::Register, 2&gt;' data-ref="623DefRegs" data-ref-filename="623DefRegs">DefRegs</dfn><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE" data-ref-filename="_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE">(</a><a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb" title='llvm::RegisterBankInfo::OperandsMapper::getVRegs' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb">getVRegs</a>(<var>0</var>));</td></tr>
<tr><th id="2570">2570</th><td></td></tr>
<tr><th id="2571">2571</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col4 decl" id="624DstBank" title='DstBank' data-type='const llvm::RegisterBank *' data-ref="624DstBank" data-ref-filename="624DstBank">DstBank</dfn> = &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBank" title='llvm::AMDGPU::VGPRRegBank' data-ref="llvm::AMDGPU::VGPRRegBank" data-ref-filename="llvm..AMDGPU..VGPRRegBank">VGPRRegBank</a>;</td></tr>
<tr><th id="2572">2572</th><td></td></tr>
<tr><th id="2573">2573</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="625DstSize" title='DstSize' data-type='unsigned int' data-ref="625DstSize" data-ref-filename="625DstSize">DstSize</dfn> = <a class="local col1 ref" href="#621DstTy" title='DstTy' data-ref="621DstTy" data-ref-filename="621DstTy">DstTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="2574">2574</th><td>      <i>// 64-bit select is SGPR only</i></td></tr>
<tr><th id="2575">2575</th><td>      <em>const</em> <em>bool</em> <dfn class="local col6 decl" id="626UseSel64" title='UseSel64' data-type='const bool' data-ref="626UseSel64" data-ref-filename="626UseSel64">UseSel64</dfn> = <a class="local col5 ref" href="#625DstSize" title='DstSize' data-ref="625DstSize" data-ref-filename="625DstSize">DstSize</a> &gt; <var>32</var> &amp;&amp;</td></tr>
<tr><th id="2576">2576</th><td>        <a class="local col9 ref" href="#619SrcBank" title='SrcBank' data-ref="619SrcBank" data-ref-filename="619SrcBank">SrcBank</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>;</td></tr>
<tr><th id="2577">2577</th><td></td></tr>
<tr><th id="2578">2578</th><td>      <i>// TODO: Should s16 select be legal?</i></td></tr>
<tr><th id="2579">2579</th><td>      <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col7 decl" id="627SelType" title='SelType' data-type='llvm::LLT' data-ref="627SelType" data-ref-filename="627SelType">SelType</dfn> = <a class="local col6 ref" href="#626UseSel64" title='UseSel64' data-ref="626UseSel64" data-ref-filename="626UseSel64">UseSel64</a> ? <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>64</var>) : <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="2580">2580</th><td>      <em>auto</em> <dfn class="local col8 decl" id="628True" title='True' data-type='llvm::MachineInstrBuilder' data-ref="628True" data-ref-filename="628True">True</dfn> = <a class="local col8 ref" href="#618B" title='B' data-ref="618B" data-ref-filename="618B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#627SelType" title='SelType' data-ref="627SelType" data-ref-filename="627SelType">SelType</a>, <a class="local col7 ref" href="#617Signed" title='Signed' data-ref="617Signed" data-ref-filename="617Signed">Signed</a> ? -<var>1</var> : <var>1</var>);</td></tr>
<tr><th id="2581">2581</th><td>      <em>auto</em> <dfn class="local col9 decl" id="629False" title='False' data-type='llvm::MachineInstrBuilder' data-ref="629False" data-ref-filename="629False">False</dfn> = <a class="local col8 ref" href="#618B" title='B' data-ref="618B" data-ref-filename="618B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#627SelType" title='SelType' data-ref="627SelType" data-ref-filename="627SelType">SelType</a>, <var>0</var>);</td></tr>
<tr><th id="2582">2582</th><td></td></tr>
<tr><th id="2583">2583</th><td>      <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="local col8 ref" href="#628True" title='True' data-ref="628True" data-ref-filename="628True">True</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>), *<a class="local col4 ref" href="#624DstBank" title='DstBank' data-ref="624DstBank" data-ref-filename="624DstBank">DstBank</a>);</td></tr>
<tr><th id="2584">2584</th><td>      <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="local col9 ref" href="#629False" title='False' data-ref="629False" data-ref-filename="629False">False</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>), *<a class="local col4 ref" href="#624DstBank" title='DstBank' data-ref="624DstBank" data-ref-filename="624DstBank">DstBank</a>);</td></tr>
<tr><th id="2585">2585</th><td>      <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#620DstReg" title='DstReg' data-ref="620DstReg" data-ref-filename="620DstReg">DstReg</a>, *<a class="local col4 ref" href="#624DstBank" title='DstBank' data-ref="624DstBank" data-ref-filename="624DstBank">DstBank</a>);</td></tr>
<tr><th id="2586">2586</th><td></td></tr>
<tr><th id="2587">2587</th><td>      <b>if</b> (<a class="local col5 ref" href="#625DstSize" title='DstSize' data-ref="625DstSize" data-ref-filename="625DstSize">DstSize</a> &gt; <var>32</var>) {</td></tr>
<tr><th id="2588">2588</th><td>        <a class="local col8 ref" href="#618B" title='B' data-ref="618B" data-ref-filename="618B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildSelect' data-ref="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE">buildSelect</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#623DefRegs" title='DefRegs' data-ref="623DefRegs" data-ref-filename="623DefRegs">DefRegs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col5 ref" href="#615SrcReg" title='SrcReg' data-ref="615SrcReg" data-ref-filename="615SrcReg">SrcReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col8 ref" href="#628True" title='True' data-ref="628True" data-ref-filename="628True">True</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col9 ref" href="#629False" title='False' data-ref="629False" data-ref-filename="629False">False</a>);</td></tr>
<tr><th id="2589">2589</th><td>        <a class="tu ref fn" href="#_ZL21extendLow32IntoHigh32RN4llvm16MachineIRBuilderENS_8RegisterES2_jRKNS_12RegisterBankEb" title='extendLow32IntoHigh32' data-use='c' data-ref="_ZL21extendLow32IntoHigh32RN4llvm16MachineIRBuilderENS_8RegisterES2_jRKNS_12RegisterBankEb" data-ref-filename="_ZL21extendLow32IntoHigh32RN4llvm16MachineIRBuilderENS_8RegisterES2_jRKNS_12RegisterBankEb">extendLow32IntoHigh32</a>(<span class='refarg'><a class="local col8 ref" href="#618B" title='B' data-ref="618B" data-ref-filename="618B">B</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#623DefRegs" title='DefRegs' data-ref="623DefRegs" data-ref-filename="623DefRegs">DefRegs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#623DefRegs" title='DefRegs' data-ref="623DefRegs" data-ref-filename="623DefRegs">DefRegs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>, <a class="local col6 ref" href="#506Opc" title='Opc' data-ref="506Opc" data-ref-filename="506Opc">Opc</a>, *<a class="local col9 ref" href="#619SrcBank" title='SrcBank' data-ref="619SrcBank" data-ref-filename="619SrcBank">SrcBank</a>, <b>true</b>);</td></tr>
<tr><th id="2590">2590</th><td>      } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#625DstSize" title='DstSize' data-ref="625DstSize" data-ref-filename="625DstSize">DstSize</a> &lt; <var>32</var>) {</td></tr>
<tr><th id="2591">2591</th><td>        <em>auto</em> <dfn class="local col0 decl" id="630Sel" title='Sel' data-type='llvm::MachineInstrBuilder' data-ref="630Sel" data-ref-filename="630Sel">Sel</dfn> = <a class="local col8 ref" href="#618B" title='B' data-ref="618B" data-ref-filename="618B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildSelect' data-ref="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE">buildSelect</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#627SelType" title='SelType' data-ref="627SelType" data-ref-filename="627SelType">SelType</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col5 ref" href="#615SrcReg" title='SrcReg' data-ref="615SrcReg" data-ref-filename="615SrcReg">SrcReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col8 ref" href="#628True" title='True' data-ref="628True" data-ref-filename="628True">True</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col9 ref" href="#629False" title='False' data-ref="629False" data-ref-filename="629False">False</a>);</td></tr>
<tr><th id="2592">2592</th><td>        <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="local col0 ref" href="#630Sel" title='Sel' data-ref="630Sel" data-ref-filename="630Sel">Sel</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>), *<a class="local col4 ref" href="#624DstBank" title='DstBank' data-ref="624DstBank" data-ref-filename="624DstBank">DstBank</a>);</td></tr>
<tr><th id="2593">2593</th><td>        <a class="local col8 ref" href="#618B" title='B' data-ref="618B" data-ref-filename="618B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildTrunc' data-ref="_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE">buildTrunc</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col0 ref" href="#620DstReg" title='DstReg' data-ref="620DstReg" data-ref-filename="620DstReg">DstReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col0 ref" href="#630Sel" title='Sel' data-ref="630Sel" data-ref-filename="630Sel">Sel</a>);</td></tr>
<tr><th id="2594">2594</th><td>      } <b>else</b> {</td></tr>
<tr><th id="2595">2595</th><td>        <a class="local col8 ref" href="#618B" title='B' data-ref="618B" data-ref-filename="618B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildSelect' data-ref="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE">buildSelect</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col0 ref" href="#620DstReg" title='DstReg' data-ref="620DstReg" data-ref-filename="620DstReg">DstReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col5 ref" href="#615SrcReg" title='SrcReg' data-ref="615SrcReg" data-ref-filename="615SrcReg">SrcReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col8 ref" href="#628True" title='True' data-ref="628True" data-ref-filename="628True">True</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col9 ref" href="#629False" title='False' data-ref="629False" data-ref-filename="629False">False</a>);</td></tr>
<tr><th id="2596">2596</th><td>      }</td></tr>
<tr><th id="2597">2597</th><td></td></tr>
<tr><th id="2598">2598</th><td>      <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2599">2599</th><td>      <b>return</b>;</td></tr>
<tr><th id="2600">2600</th><td>    }</td></tr>
<tr><th id="2601">2601</th><td></td></tr>
<tr><th id="2602">2602</th><td>    <b>break</b>;</td></tr>
<tr><th id="2603">2603</th><td>  }</td></tr>
<tr><th id="2604">2604</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_BUILD_VECTOR" title='llvm::AMDGPU::G_BUILD_VECTOR' data-ref="llvm::AMDGPU::G_BUILD_VECTOR" data-ref-filename="llvm..AMDGPU..G_BUILD_VECTOR">G_BUILD_VECTOR</a>:</td></tr>
<tr><th id="2605">2605</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_BUILD_VECTOR_TRUNC" title='llvm::AMDGPU::G_BUILD_VECTOR_TRUNC' data-ref="llvm::AMDGPU::G_BUILD_VECTOR_TRUNC" data-ref-filename="llvm..AMDGPU..G_BUILD_VECTOR_TRUNC">G_BUILD_VECTOR_TRUNC</a>: {</td></tr>
<tr><th id="2606">2606</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="631DstReg" title='DstReg' data-type='llvm::Register' data-ref="631DstReg" data-ref-filename="631DstReg">DstReg</dfn> = <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2607">2607</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="632DstTy" title='DstTy' data-type='llvm::LLT' data-ref="632DstTy" data-ref-filename="632DstTy">DstTy</dfn> = <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#631DstReg" title='DstReg' data-ref="631DstReg" data-ref-filename="631DstReg">DstReg</a>);</td></tr>
<tr><th id="2608">2608</th><td>    <b>if</b> (<a class="local col2 ref" href="#632DstTy" title='DstTy' data-ref="632DstTy" data-ref-filename="632DstTy">DstTy</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_" data-ref-filename="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>2</var>, <var>16</var>))</td></tr>
<tr><th id="2609">2609</th><td>      <b>break</b>;</td></tr>
<tr><th id="2610">2610</th><td></td></tr>
<tr><th id="2611">2611</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getNumOperands() == <var>3</var> &amp;&amp; OpdMapper.getVRegs(<var>0</var>).empty());</td></tr>
<tr><th id="2612">2612</th><td>    <a class="tu ref fn" href="#_ZL24substituteSimpleCopyRegsRKN4llvm16RegisterBankInfo14OperandsMapperEj" title='substituteSimpleCopyRegs' data-use='c' data-ref="_ZL24substituteSimpleCopyRegsRKN4llvm16RegisterBankInfo14OperandsMapperEj" data-ref-filename="_ZL24substituteSimpleCopyRegsRKN4llvm16RegisterBankInfo14OperandsMapperEj">substituteSimpleCopyRegs</a>(<a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>, <var>1</var>);</td></tr>
<tr><th id="2613">2613</th><td>    <a class="tu ref fn" href="#_ZL24substituteSimpleCopyRegsRKN4llvm16RegisterBankInfo14OperandsMapperEj" title='substituteSimpleCopyRegs' data-use='c' data-ref="_ZL24substituteSimpleCopyRegsRKN4llvm16RegisterBankInfo14OperandsMapperEj" data-ref-filename="_ZL24substituteSimpleCopyRegsRKN4llvm16RegisterBankInfo14OperandsMapperEj">substituteSimpleCopyRegs</a>(<a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>, <var>2</var>);</td></tr>
<tr><th id="2614">2614</th><td></td></tr>
<tr><th id="2615">2615</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col3 decl" id="633DstBank" title='DstBank' data-type='const llvm::RegisterBank *' data-ref="633DstBank" data-ref-filename="633DstBank">DstBank</dfn> =</td></tr>
<tr><th id="2616">2616</th><td>      <a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" title='llvm::RegisterBankInfo::OperandsMapper::getInstrMapping' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv">getInstrMapping</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" title='llvm::RegisterBankInfo::InstructionMapping::getOperandMapping' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj">getOperandMapping</a>(<var>0</var>).<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::BreakDown" title='llvm::RegisterBankInfo::ValueMapping::BreakDown' data-ref="llvm::RegisterBankInfo::ValueMapping::BreakDown" data-ref-filename="llvm..RegisterBankInfo..ValueMapping..BreakDown">BreakDown</a>[<var>0</var>].<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::RegBank" title='llvm::RegisterBankInfo::PartialMapping::RegBank' data-ref="llvm::RegisterBankInfo::PartialMapping::RegBank" data-ref-filename="llvm..RegisterBankInfo..PartialMapping..RegBank">RegBank</a>;</td></tr>
<tr><th id="2617">2617</th><td>    <b>if</b> (<a class="local col3 ref" href="#633DstBank" title='DstBank' data-ref="633DstBank" data-ref-filename="633DstBank">DstBank</a> == &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a>)</td></tr>
<tr><th id="2618">2618</th><td>      <b>break</b>; <i>// Can use S_PACK_* instructions.</i></td></tr>
<tr><th id="2619">2619</th><td></td></tr>
<tr><th id="2620">2620</th><td>    <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col4 decl" id="634B" title='B' data-type='llvm::MachineIRBuilder' data-ref="634B" data-ref-filename="634B">B</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>);</td></tr>
<tr><th id="2621">2621</th><td></td></tr>
<tr><th id="2622">2622</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="635Lo" title='Lo' data-type='llvm::Register' data-ref="635Lo" data-ref-filename="635Lo">Lo</dfn> = <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2623">2623</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="636Hi" title='Hi' data-type='llvm::Register' data-ref="636Hi" data-ref-filename="636Hi">Hi</dfn> = <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2624">2624</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col7 decl" id="637S32" title='S32' data-type='const llvm::LLT' data-ref="637S32" data-ref-filename="637S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="2625">2625</th><td></td></tr>
<tr><th id="2626">2626</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col8 decl" id="638BankLo" title='BankLo' data-type='const llvm::RegisterBank *' data-ref="638BankLo" data-ref-filename="638BankLo">BankLo</dfn> =</td></tr>
<tr><th id="2627">2627</th><td>      <a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" title='llvm::RegisterBankInfo::OperandsMapper::getInstrMapping' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv">getInstrMapping</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" title='llvm::RegisterBankInfo::InstructionMapping::getOperandMapping' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj">getOperandMapping</a>(<var>1</var>).<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::BreakDown" title='llvm::RegisterBankInfo::ValueMapping::BreakDown' data-ref="llvm::RegisterBankInfo::ValueMapping::BreakDown" data-ref-filename="llvm..RegisterBankInfo..ValueMapping..BreakDown">BreakDown</a>[<var>0</var>].<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::RegBank" title='llvm::RegisterBankInfo::PartialMapping::RegBank' data-ref="llvm::RegisterBankInfo::PartialMapping::RegBank" data-ref-filename="llvm..RegisterBankInfo..PartialMapping..RegBank">RegBank</a>;</td></tr>
<tr><th id="2628">2628</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col9 decl" id="639BankHi" title='BankHi' data-type='const llvm::RegisterBank *' data-ref="639BankHi" data-ref-filename="639BankHi">BankHi</dfn> =</td></tr>
<tr><th id="2629">2629</th><td>      <a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" title='llvm::RegisterBankInfo::OperandsMapper::getInstrMapping' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv">getInstrMapping</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" title='llvm::RegisterBankInfo::InstructionMapping::getOperandMapping' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj">getOperandMapping</a>(<var>2</var>).<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::BreakDown" title='llvm::RegisterBankInfo::ValueMapping::BreakDown' data-ref="llvm::RegisterBankInfo::ValueMapping::BreakDown" data-ref-filename="llvm..RegisterBankInfo..ValueMapping..BreakDown">BreakDown</a>[<var>0</var>].<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::RegBank" title='llvm::RegisterBankInfo::PartialMapping::RegBank' data-ref="llvm::RegisterBankInfo::PartialMapping::RegBank" data-ref-filename="llvm..RegisterBankInfo..PartialMapping..RegBank">RegBank</a>;</td></tr>
<tr><th id="2630">2630</th><td></td></tr>
<tr><th id="2631">2631</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col0 decl" id="640ZextLo" title='ZextLo' data-type='llvm::Register' data-ref="640ZextLo" data-ref-filename="640ZextLo">ZextLo</dfn>;</td></tr>
<tr><th id="2632">2632</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col1 decl" id="641ShiftHi" title='ShiftHi' data-type='llvm::Register' data-ref="641ShiftHi" data-ref-filename="641ShiftHi">ShiftHi</dfn>;</td></tr>
<tr><th id="2633">2633</th><td></td></tr>
<tr><th id="2634">2634</th><td>    <b>if</b> (<a class="local col6 ref" href="#506Opc" title='Opc' data-ref="506Opc" data-ref-filename="506Opc">Opc</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_BUILD_VECTOR" title='llvm::AMDGPU::G_BUILD_VECTOR' data-ref="llvm::AMDGPU::G_BUILD_VECTOR" data-ref-filename="llvm..AMDGPU..G_BUILD_VECTOR">G_BUILD_VECTOR</a>) {</td></tr>
<tr><th id="2635">2635</th><td>      <a class="local col0 ref" href="#640ZextLo" title='ZextLo' data-ref="640ZextLo" data-ref-filename="640ZextLo">ZextLo</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col4 ref" href="#634B" title='B' data-ref="634B" data-ref-filename="634B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildZExtERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildZExt' data-ref="_ZN4llvm16MachineIRBuilder9buildZExtERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildZExtERKNS_5DstOpERKNS_5SrcOpE">buildZExt</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#637S32" title='S32' data-ref="637S32" data-ref-filename="637S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col5 ref" href="#635Lo" title='Lo' data-ref="635Lo" data-ref-filename="635Lo">Lo</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="2636">2636</th><td>      <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#640ZextLo" title='ZextLo' data-ref="640ZextLo" data-ref-filename="640ZextLo">ZextLo</a>, *<a class="local col8 ref" href="#638BankLo" title='BankLo' data-ref="638BankLo" data-ref-filename="638BankLo">BankLo</a>);</td></tr>
<tr><th id="2637">2637</th><td></td></tr>
<tr><th id="2638">2638</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="642ZextHi" title='ZextHi' data-type='llvm::Register' data-ref="642ZextHi" data-ref-filename="642ZextHi">ZextHi</dfn> = <a class="local col4 ref" href="#634B" title='B' data-ref="634B" data-ref-filename="634B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildZExtERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildZExt' data-ref="_ZN4llvm16MachineIRBuilder9buildZExtERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildZExtERKNS_5DstOpERKNS_5SrcOpE">buildZExt</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#637S32" title='S32' data-ref="637S32" data-ref-filename="637S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col6 ref" href="#636Hi" title='Hi' data-ref="636Hi" data-ref-filename="636Hi">Hi</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="2639">2639</th><td>      <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#642ZextHi" title='ZextHi' data-ref="642ZextHi" data-ref-filename="642ZextHi">ZextHi</a>, *<a class="local col9 ref" href="#639BankHi" title='BankHi' data-ref="639BankHi" data-ref-filename="639BankHi">BankHi</a>);</td></tr>
<tr><th id="2640">2640</th><td></td></tr>
<tr><th id="2641">2641</th><td>      <em>auto</em> <dfn class="local col3 decl" id="643ShiftAmt" title='ShiftAmt' data-type='llvm::MachineInstrBuilder' data-ref="643ShiftAmt" data-ref-filename="643ShiftAmt">ShiftAmt</dfn> = <a class="local col4 ref" href="#634B" title='B' data-ref="634B" data-ref-filename="634B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#637S32" title='S32' data-ref="637S32" data-ref-filename="637S32">S32</a>, <var>16</var>);</td></tr>
<tr><th id="2642">2642</th><td>      <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="local col3 ref" href="#643ShiftAmt" title='ShiftAmt' data-ref="643ShiftAmt" data-ref-filename="643ShiftAmt">ShiftAmt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>), *<a class="local col9 ref" href="#639BankHi" title='BankHi' data-ref="639BankHi" data-ref-filename="639BankHi">BankHi</a>);</td></tr>
<tr><th id="2643">2643</th><td></td></tr>
<tr><th id="2644">2644</th><td>      <a class="local col1 ref" href="#641ShiftHi" title='ShiftHi' data-ref="641ShiftHi" data-ref-filename="641ShiftHi">ShiftHi</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col4 ref" href="#634B" title='B' data-ref="634B" data-ref-filename="634B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildShlERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildShl' data-ref="_ZN4llvm16MachineIRBuilder8buildShlERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildShlERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildShl</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#637S32" title='S32' data-ref="637S32" data-ref-filename="637S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col2 ref" href="#642ZextHi" title='ZextHi' data-ref="642ZextHi" data-ref-filename="642ZextHi">ZextHi</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col3 ref" href="#643ShiftAmt" title='ShiftAmt' data-ref="643ShiftAmt" data-ref-filename="643ShiftAmt">ShiftAmt</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="2645">2645</th><td>      <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#641ShiftHi" title='ShiftHi' data-ref="641ShiftHi" data-ref-filename="641ShiftHi">ShiftHi</a>, *<a class="local col9 ref" href="#639BankHi" title='BankHi' data-ref="639BankHi" data-ref-filename="639BankHi">BankHi</a>);</td></tr>
<tr><th id="2646">2646</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2647">2647</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="644MaskLo" title='MaskLo' data-type='llvm::Register' data-ref="644MaskLo" data-ref-filename="644MaskLo">MaskLo</dfn> = <a class="local col4 ref" href="#634B" title='B' data-ref="634B" data-ref-filename="634B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#637S32" title='S32' data-ref="637S32" data-ref-filename="637S32">S32</a>, <var>0xffff</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="2648">2648</th><td>      <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#644MaskLo" title='MaskLo' data-ref="644MaskLo" data-ref-filename="644MaskLo">MaskLo</a>, *<a class="local col8 ref" href="#638BankLo" title='BankLo' data-ref="638BankLo" data-ref-filename="638BankLo">BankLo</a>);</td></tr>
<tr><th id="2649">2649</th><td></td></tr>
<tr><th id="2650">2650</th><td>      <em>auto</em> <dfn class="local col5 decl" id="645ShiftAmt" title='ShiftAmt' data-type='llvm::MachineInstrBuilder' data-ref="645ShiftAmt" data-ref-filename="645ShiftAmt">ShiftAmt</dfn> = <a class="local col4 ref" href="#634B" title='B' data-ref="634B" data-ref-filename="634B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#637S32" title='S32' data-ref="637S32" data-ref-filename="637S32">S32</a>, <var>16</var>);</td></tr>
<tr><th id="2651">2651</th><td>      <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="local col5 ref" href="#645ShiftAmt" title='ShiftAmt' data-ref="645ShiftAmt" data-ref-filename="645ShiftAmt">ShiftAmt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>), *<a class="local col9 ref" href="#639BankHi" title='BankHi' data-ref="639BankHi" data-ref-filename="639BankHi">BankHi</a>);</td></tr>
<tr><th id="2652">2652</th><td></td></tr>
<tr><th id="2653">2653</th><td>      <a class="local col1 ref" href="#641ShiftHi" title='ShiftHi' data-ref="641ShiftHi" data-ref-filename="641ShiftHi">ShiftHi</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col4 ref" href="#634B" title='B' data-ref="634B" data-ref-filename="634B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildShlERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildShl' data-ref="_ZN4llvm16MachineIRBuilder8buildShlERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildShlERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildShl</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#637S32" title='S32' data-ref="637S32" data-ref-filename="637S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col6 ref" href="#636Hi" title='Hi' data-ref="636Hi" data-ref-filename="636Hi">Hi</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col5 ref" href="#645ShiftAmt" title='ShiftAmt' data-ref="645ShiftAmt" data-ref-filename="645ShiftAmt">ShiftAmt</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="2654">2654</th><td>      <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#641ShiftHi" title='ShiftHi' data-ref="641ShiftHi" data-ref-filename="641ShiftHi">ShiftHi</a>, *<a class="local col9 ref" href="#639BankHi" title='BankHi' data-ref="639BankHi" data-ref-filename="639BankHi">BankHi</a>);</td></tr>
<tr><th id="2655">2655</th><td></td></tr>
<tr><th id="2656">2656</th><td>      <a class="local col0 ref" href="#640ZextLo" title='ZextLo' data-ref="640ZextLo" data-ref-filename="640ZextLo">ZextLo</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col4 ref" href="#634B" title='B' data-ref="634B" data-ref-filename="634B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildAndERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildAnd' data-ref="_ZN4llvm16MachineIRBuilder8buildAndERKNS_5DstOpERKNS_5SrcOpES6_" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildAndERKNS_5DstOpERKNS_5SrcOpES6_">buildAnd</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#637S32" title='S32' data-ref="637S32" data-ref-filename="637S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col5 ref" href="#635Lo" title='Lo' data-ref="635Lo" data-ref-filename="635Lo">Lo</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col4 ref" href="#644MaskLo" title='MaskLo' data-ref="644MaskLo" data-ref-filename="644MaskLo">MaskLo</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="2657">2657</th><td>      <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#640ZextLo" title='ZextLo' data-ref="640ZextLo" data-ref-filename="640ZextLo">ZextLo</a>, *<a class="local col8 ref" href="#638BankLo" title='BankLo' data-ref="638BankLo" data-ref-filename="638BankLo">BankLo</a>);</td></tr>
<tr><th id="2658">2658</th><td>    }</td></tr>
<tr><th id="2659">2659</th><td></td></tr>
<tr><th id="2660">2660</th><td>    <em>auto</em> <dfn class="local col6 decl" id="646Or" title='Or' data-type='llvm::MachineInstrBuilder' data-ref="646Or" data-ref-filename="646Or">Or</dfn> = <a class="local col4 ref" href="#634B" title='B' data-ref="634B" data-ref-filename="634B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder7buildOrERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildOr' data-ref="_ZN4llvm16MachineIRBuilder7buildOrERKNS_5DstOpERKNS_5SrcOpES6_" data-ref-filename="_ZN4llvm16MachineIRBuilder7buildOrERKNS_5DstOpERKNS_5SrcOpES6_">buildOr</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#637S32" title='S32' data-ref="637S32" data-ref-filename="637S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col0 ref" href="#640ZextLo" title='ZextLo' data-ref="640ZextLo" data-ref-filename="640ZextLo">ZextLo</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col1 ref" href="#641ShiftHi" title='ShiftHi' data-ref="641ShiftHi" data-ref-filename="641ShiftHi">ShiftHi</a>);</td></tr>
<tr><th id="2661">2661</th><td>    <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="local col6 ref" href="#646Or" title='Or' data-ref="646Or" data-ref-filename="646Or">Or</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>), *<a class="local col3 ref" href="#633DstBank" title='DstBank' data-ref="633DstBank" data-ref-filename="633DstBank">DstBank</a>);</td></tr>
<tr><th id="2662">2662</th><td></td></tr>
<tr><th id="2663">2663</th><td>    <a class="local col4 ref" href="#634B" title='B' data-ref="634B" data-ref-filename="634B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildBitcastERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildBitcast' data-ref="_ZN4llvm16MachineIRBuilder12buildBitcastERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildBitcastERKNS_5DstOpERKNS_5SrcOpE">buildBitcast</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col1 ref" href="#631DstReg" title='DstReg' data-ref="631DstReg" data-ref-filename="631DstReg">DstReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col6 ref" href="#646Or" title='Or' data-ref="646Or" data-ref-filename="646Or">Or</a>);</td></tr>
<tr><th id="2664">2664</th><td>    <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2665">2665</th><td>    <b>return</b>;</td></tr>
<tr><th id="2666">2666</th><td>  }</td></tr>
<tr><th id="2667">2667</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_EXTRACT_VECTOR_ELT" title='llvm::AMDGPU::G_EXTRACT_VECTOR_ELT' data-ref="llvm::AMDGPU::G_EXTRACT_VECTOR_ELT" data-ref-filename="llvm..AMDGPU..G_EXTRACT_VECTOR_ELT">G_EXTRACT_VECTOR_ELT</a>: {</td></tr>
<tr><th id="2668">2668</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>2</var>&gt; <dfn class="local col7 decl" id="647DstRegs" title='DstRegs' data-type='SmallVector&lt;llvm::Register, 2&gt;' data-ref="647DstRegs" data-ref-filename="647DstRegs">DstRegs</dfn><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE" data-ref-filename="_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE">(</a><a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb" title='llvm::RegisterBankInfo::OperandsMapper::getVRegs' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb">getVRegs</a>(<var>0</var>));</td></tr>
<tr><th id="2669">2669</th><td></td></tr>
<tr><th id="2670">2670</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(OpdMapper.getVRegs(<var>1</var>).empty() &amp;&amp; OpdMapper.getVRegs(<var>2</var>).empty());</td></tr>
<tr><th id="2671">2671</th><td></td></tr>
<tr><th id="2672">2672</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="648DstReg" title='DstReg' data-type='llvm::Register' data-ref="648DstReg" data-ref-filename="648DstReg">DstReg</dfn> = <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2673">2673</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="649SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="649SrcReg" data-ref-filename="649SrcReg">SrcReg</dfn> = <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2674">2674</th><td></td></tr>
<tr><th id="2675">2675</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col0 decl" id="650S32" title='S32' data-type='const llvm::LLT' data-ref="650S32" data-ref-filename="650S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="2676">2676</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="651DstTy" title='DstTy' data-type='llvm::LLT' data-ref="651DstTy" data-ref-filename="651DstTy">DstTy</dfn> = <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#648DstReg" title='DstReg' data-ref="648DstReg" data-ref-filename="648DstReg">DstReg</a>);</td></tr>
<tr><th id="2677">2677</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="652SrcTy" title='SrcTy' data-type='llvm::LLT' data-ref="652SrcTy" data-ref-filename="652SrcTy">SrcTy</dfn> = <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#649SrcReg" title='SrcReg' data-ref="649SrcReg" data-ref-filename="649SrcReg">SrcReg</a>);</td></tr>
<tr><th id="2678">2678</th><td></td></tr>
<tr><th id="2679">2679</th><td>    <b>if</b> (<a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo25foldExtractEltToCmpSelectERNS_12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfo14OperandsMapperE" title='llvm::AMDGPURegisterBankInfo::foldExtractEltToCmpSelect' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo25foldExtractEltToCmpSelectERNS_12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfo14OperandsMapperE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo25foldExtractEltToCmpSelectERNS_12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfo14OperandsMapperE">foldExtractEltToCmpSelect</a>(<span class='refarg'><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a></span>, <span class='refarg'><a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a></span>, <a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>))</td></tr>
<tr><th id="2680">2680</th><td>      <b>return</b>;</td></tr>
<tr><th id="2681">2681</th><td></td></tr>
<tr><th id="2682">2682</th><td>    <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col3 decl" id="653B" title='B' data-type='llvm::MachineIRBuilder' data-ref="653B" data-ref-filename="653B">B</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>);</td></tr>
<tr><th id="2683">2683</th><td></td></tr>
<tr><th id="2684">2684</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping" data-ref-filename="llvm..RegisterBankInfo..ValueMapping">ValueMapping</a> &amp;<dfn class="local col4 decl" id="654DstMapping" title='DstMapping' data-type='const llvm::RegisterBankInfo::ValueMapping &amp;' data-ref="654DstMapping" data-ref-filename="654DstMapping">DstMapping</dfn></td></tr>
<tr><th id="2685">2685</th><td>      = <a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" title='llvm::RegisterBankInfo::OperandsMapper::getInstrMapping' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv">getInstrMapping</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" title='llvm::RegisterBankInfo::InstructionMapping::getOperandMapping' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj">getOperandMapping</a>(<var>0</var>);</td></tr>
<tr><th id="2686">2686</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col5 decl" id="655DstBank" title='DstBank' data-type='const llvm::RegisterBank *' data-ref="655DstBank" data-ref-filename="655DstBank">DstBank</dfn> = <a class="local col4 ref" href="#654DstMapping" title='DstMapping' data-ref="654DstMapping" data-ref-filename="654DstMapping">DstMapping</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::BreakDown" title='llvm::RegisterBankInfo::ValueMapping::BreakDown' data-ref="llvm::RegisterBankInfo::ValueMapping::BreakDown" data-ref-filename="llvm..RegisterBankInfo..ValueMapping..BreakDown">BreakDown</a>[<var>0</var>].<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::RegBank" title='llvm::RegisterBankInfo::PartialMapping::RegBank' data-ref="llvm::RegisterBankInfo::PartialMapping::RegBank" data-ref-filename="llvm..RegisterBankInfo..PartialMapping..RegBank">RegBank</a>;</td></tr>
<tr><th id="2687">2687</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col6 decl" id="656SrcBank" title='SrcBank' data-type='const llvm::RegisterBank *' data-ref="656SrcBank" data-ref-filename="656SrcBank">SrcBank</dfn> =</td></tr>
<tr><th id="2688">2688</th><td>      <a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" title='llvm::RegisterBankInfo::OperandsMapper::getInstrMapping' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv">getInstrMapping</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" title='llvm::RegisterBankInfo::InstructionMapping::getOperandMapping' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj">getOperandMapping</a>(<var>1</var>).<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::BreakDown" title='llvm::RegisterBankInfo::ValueMapping::BreakDown' data-ref="llvm::RegisterBankInfo::ValueMapping::BreakDown" data-ref-filename="llvm..RegisterBankInfo..ValueMapping..BreakDown">BreakDown</a>[<var>0</var>].<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::RegBank" title='llvm::RegisterBankInfo::PartialMapping::RegBank' data-ref="llvm::RegisterBankInfo::PartialMapping::RegBank" data-ref-filename="llvm..RegisterBankInfo..PartialMapping..RegBank">RegBank</a>;</td></tr>
<tr><th id="2689">2689</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col7 decl" id="657IdxBank" title='IdxBank' data-type='const llvm::RegisterBank *' data-ref="657IdxBank" data-ref-filename="657IdxBank">IdxBank</dfn> =</td></tr>
<tr><th id="2690">2690</th><td>        <a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" title='llvm::RegisterBankInfo::OperandsMapper::getInstrMapping' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv">getInstrMapping</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" title='llvm::RegisterBankInfo::InstructionMapping::getOperandMapping' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj">getOperandMapping</a>(<var>2</var>).<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::BreakDown" title='llvm::RegisterBankInfo::ValueMapping::BreakDown' data-ref="llvm::RegisterBankInfo::ValueMapping::BreakDown" data-ref-filename="llvm..RegisterBankInfo..ValueMapping..BreakDown">BreakDown</a>[<var>0</var>].<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::RegBank" title='llvm::RegisterBankInfo::PartialMapping::RegBank' data-ref="llvm::RegisterBankInfo::PartialMapping::RegBank" data-ref-filename="llvm..RegisterBankInfo..PartialMapping..RegBank">RegBank</a>;</td></tr>
<tr><th id="2691">2691</th><td></td></tr>
<tr><th id="2692">2692</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col8 decl" id="658BaseIdxReg" title='BaseIdxReg' data-type='llvm::Register' data-ref="658BaseIdxReg" data-ref-filename="658BaseIdxReg">BaseIdxReg</dfn>;</td></tr>
<tr><th id="2693">2693</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="659ConstOffset" title='ConstOffset' data-type='unsigned int' data-ref="659ConstOffset" data-ref-filename="659ConstOffset">ConstOffset</dfn>;</td></tr>
<tr><th id="2694">2694</th><td>    <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col8 ref" href="#658BaseIdxReg" title='BaseIdxReg' data-ref="658BaseIdxReg" data-ref-filename="658BaseIdxReg">BaseIdxReg</a></span>, <span class='refarg'><a class="local col9 ref" href="#659ConstOffset" title='ConstOffset' data-ref="659ConstOffset" data-ref-filename="659ConstOffset">ConstOffset</a></span>) <span class='ref fn' title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E">=</span></td></tr>
<tr><th id="2695">2695</th><td>        <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGlobalISelUtils.h.html#_ZN4llvm6AMDGPU25getBaseWithConstantOffsetERNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::AMDGPU::getBaseWithConstantOffset' data-ref="_ZN4llvm6AMDGPU25getBaseWithConstantOffsetERNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZN4llvm6AMDGPU25getBaseWithConstantOffsetERNS_19MachineRegisterInfoENS_8RegisterE">getBaseWithConstantOffset</a>(<span class='refarg'><a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a></span>, <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="2696">2696</th><td></td></tr>
<tr><th id="2697">2697</th><td>    <i>// See if the index is an add of a constant which will be foldable by moving</i></td></tr>
<tr><th id="2698">2698</th><td><i>    // the base register of the index later if this is going to be executed in a</i></td></tr>
<tr><th id="2699">2699</th><td><i>    // waterfall loop. This is essentially to reassociate the add of a constant</i></td></tr>
<tr><th id="2700">2700</th><td><i>    // with the readfirstlane.</i></td></tr>
<tr><th id="2701">2701</th><td>    <em>bool</em> <dfn class="local col0 decl" id="660ShouldMoveIndexIntoLoop" title='ShouldMoveIndexIntoLoop' data-type='bool' data-ref="660ShouldMoveIndexIntoLoop" data-ref-filename="660ShouldMoveIndexIntoLoop">ShouldMoveIndexIntoLoop</dfn> = <a class="local col7 ref" href="#657IdxBank" title='IdxBank' data-ref="657IdxBank" data-ref-filename="657IdxBank">IdxBank</a> != &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a> &amp;&amp;</td></tr>
<tr><th id="2702">2702</th><td>                                   <a class="local col9 ref" href="#659ConstOffset" title='ConstOffset' data-ref="659ConstOffset" data-ref-filename="659ConstOffset">ConstOffset</a> &gt; <var>0</var> &amp;&amp;</td></tr>
<tr><th id="2703">2703</th><td>                                   <a class="local col9 ref" href="#659ConstOffset" title='ConstOffset' data-ref="659ConstOffset" data-ref-filename="659ConstOffset">ConstOffset</a> &lt; <a class="local col2 ref" href="#652SrcTy" title='SrcTy' data-ref="652SrcTy" data-ref-filename="652SrcTy">SrcTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv" data-ref-filename="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>();</td></tr>
<tr><th id="2704">2704</th><td></td></tr>
<tr><th id="2705">2705</th><td>    <i>// Move the base register. We'll re-insert the add later.</i></td></tr>
<tr><th id="2706">2706</th><td>    <b>if</b> (<a class="local col0 ref" href="#660ShouldMoveIndexIntoLoop" title='ShouldMoveIndexIntoLoop' data-ref="660ShouldMoveIndexIntoLoop" data-ref-filename="660ShouldMoveIndexIntoLoop">ShouldMoveIndexIntoLoop</a>)</td></tr>
<tr><th id="2707">2707</th><td>      <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#658BaseIdxReg" title='BaseIdxReg' data-ref="658BaseIdxReg" data-ref-filename="658BaseIdxReg">BaseIdxReg</a>);</td></tr>
<tr><th id="2708">2708</th><td></td></tr>
<tr><th id="2709">2709</th><td>    <i>// If this is a VGPR result only because the index was a VGPR result, the</i></td></tr>
<tr><th id="2710">2710</th><td><i>    // actual indexing will be done on the SGPR source vector, which will</i></td></tr>
<tr><th id="2711">2711</th><td><i>    // produce a scalar result. We need to copy to the VGPR result inside the</i></td></tr>
<tr><th id="2712">2712</th><td><i>    // waterfall loop.</i></td></tr>
<tr><th id="2713">2713</th><td>    <em>const</em> <em>bool</em> <dfn class="local col1 decl" id="661NeedCopyToVGPR" title='NeedCopyToVGPR' data-type='const bool' data-ref="661NeedCopyToVGPR" data-ref-filename="661NeedCopyToVGPR">NeedCopyToVGPR</dfn> = <a class="local col5 ref" href="#655DstBank" title='DstBank' data-ref="655DstBank" data-ref-filename="655DstBank">DstBank</a> == &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBank" title='llvm::AMDGPU::VGPRRegBank' data-ref="llvm::AMDGPU::VGPRRegBank" data-ref-filename="llvm..AMDGPU..VGPRRegBank">VGPRRegBank</a> &amp;&amp;</td></tr>
<tr><th id="2714">2714</th><td>                                <a class="local col6 ref" href="#656SrcBank" title='SrcBank' data-ref="656SrcBank" data-ref-filename="656SrcBank">SrcBank</a> == &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a>;</td></tr>
<tr><th id="2715">2715</th><td>    <b>if</b> (<a class="local col7 ref" href="#647DstRegs" title='DstRegs' data-ref="647DstRegs" data-ref-filename="647DstRegs">DstRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="2716">2716</th><td>      <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo19applyDefaultMappingERKNS0_14OperandsMapperE" title='llvm::RegisterBankInfo::applyDefaultMapping' data-ref="_ZN4llvm16RegisterBankInfo19applyDefaultMappingERKNS0_14OperandsMapperE" data-ref-filename="_ZN4llvm16RegisterBankInfo19applyDefaultMappingERKNS0_14OperandsMapperE">applyDefaultMapping</a>(<a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>);</td></tr>
<tr><th id="2717">2717</th><td></td></tr>
<tr><th id="2718">2718</th><td>      <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE" title='llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE">executeInWaterfallLoop</a>(<span class='refarg'><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a></span>, <span class='refarg'><a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a></span>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{ <var>2</var> });</td></tr>
<tr><th id="2719">2719</th><td></td></tr>
<tr><th id="2720">2720</th><td>      <b>if</b> (<a class="local col1 ref" href="#661NeedCopyToVGPR" title='NeedCopyToVGPR' data-ref="661NeedCopyToVGPR" data-ref-filename="661NeedCopyToVGPR">NeedCopyToVGPR</a>) {</td></tr>
<tr><th id="2721">2721</th><td>        <i>// We don't want a phi for this temporary reg.</i></td></tr>
<tr><th id="2722">2722</th><td>        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="662TmpReg" title='TmpReg' data-type='llvm::Register' data-ref="662TmpReg" data-ref-filename="662TmpReg">TmpReg</dfn> = <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col1 ref" href="#651DstTy" title='DstTy' data-ref="651DstTy" data-ref-filename="651DstTy">DstTy</a>);</td></tr>
<tr><th id="2723">2723</th><td>        <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#662TmpReg" title='TmpReg' data-ref="662TmpReg" data-ref-filename="662TmpReg">TmpReg</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a>);</td></tr>
<tr><th id="2724">2724</th><td>        <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#662TmpReg" title='TmpReg' data-ref="662TmpReg" data-ref-filename="662TmpReg">TmpReg</a>);</td></tr>
<tr><th id="2725">2725</th><td>        <a class="local col3 ref" href="#653B" title='B' data-ref="653B" data-ref-filename="653B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineIRBuilder::setInsertPt' data-ref="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">setInsertPt</a>(<span class='refarg'>*<a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <a class="ref fn fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_" data-ref-filename="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv" data-ref-filename="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>());</td></tr>
<tr><th id="2726">2726</th><td></td></tr>
<tr><th id="2727">2727</th><td>        <i>// Use a v_mov_b32 here to make the exec dependency explicit.</i></td></tr>
<tr><th id="2728">2728</th><td>        <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo10buildVCopyERNS_16MachineIRBuilderENS_8RegisterES3_" title='llvm::AMDGPURegisterBankInfo::buildVCopy' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo10buildVCopyERNS_16MachineIRBuilderENS_8RegisterES3_" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo10buildVCopyERNS_16MachineIRBuilderENS_8RegisterES3_">buildVCopy</a>(<span class='refarg'><a class="local col3 ref" href="#653B" title='B' data-ref="653B" data-ref-filename="653B">B</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#648DstReg" title='DstReg' data-ref="648DstReg" data-ref-filename="648DstReg">DstReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#662TmpReg" title='TmpReg' data-ref="662TmpReg" data-ref-filename="662TmpReg">TmpReg</a>);</td></tr>
<tr><th id="2729">2729</th><td>      }</td></tr>
<tr><th id="2730">2730</th><td></td></tr>
<tr><th id="2731">2731</th><td>      <i>// Re-insert the constant offset add inside the waterfall loop.</i></td></tr>
<tr><th id="2732">2732</th><td>      <b>if</b> (<a class="local col0 ref" href="#660ShouldMoveIndexIntoLoop" title='ShouldMoveIndexIntoLoop' data-ref="660ShouldMoveIndexIntoLoop" data-ref-filename="660ShouldMoveIndexIntoLoop">ShouldMoveIndexIntoLoop</a>)</td></tr>
<tr><th id="2733">2733</th><td>        <a class="tu ref fn" href="#_ZL22reinsertVectorIndexAddRN4llvm16MachineIRBuilderERNS_12MachineInstrEjj" title='reinsertVectorIndexAdd' data-use='c' data-ref="_ZL22reinsertVectorIndexAddRN4llvm16MachineIRBuilderERNS_12MachineInstrEjj" data-ref-filename="_ZL22reinsertVectorIndexAddRN4llvm16MachineIRBuilderERNS_12MachineInstrEjj">reinsertVectorIndexAdd</a>(<span class='refarg'><a class="local col3 ref" href="#653B" title='B' data-ref="653B" data-ref-filename="653B">B</a></span>, <span class='refarg'><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a></span>, <var>2</var>, <a class="local col9 ref" href="#659ConstOffset" title='ConstOffset' data-ref="659ConstOffset" data-ref-filename="659ConstOffset">ConstOffset</a>);</td></tr>
<tr><th id="2734">2734</th><td></td></tr>
<tr><th id="2735">2735</th><td>      <b>return</b>;</td></tr>
<tr><th id="2736">2736</th><td>    }</td></tr>
<tr><th id="2737">2737</th><td></td></tr>
<tr><th id="2738">2738</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(DstTy.getSizeInBits() == <var>64</var>);</td></tr>
<tr><th id="2739">2739</th><td></td></tr>
<tr><th id="2740">2740</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col3 decl" id="663Vec32" title='Vec32' data-type='llvm::LLT' data-ref="663Vec32" data-ref-filename="663Vec32">Vec32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>2</var> * <a class="local col2 ref" href="#652SrcTy" title='SrcTy' data-ref="652SrcTy" data-ref-filename="652SrcTy">SrcTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv" data-ref-filename="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>(), <var>32</var>);</td></tr>
<tr><th id="2741">2741</th><td></td></tr>
<tr><th id="2742">2742</th><td>    <em>auto</em> <dfn class="local col4 decl" id="664CastSrc" title='CastSrc' data-type='llvm::MachineInstrBuilder' data-ref="664CastSrc" data-ref-filename="664CastSrc">CastSrc</dfn> = <a class="local col3 ref" href="#653B" title='B' data-ref="653B" data-ref-filename="653B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildBitcastERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildBitcast' data-ref="_ZN4llvm16MachineIRBuilder12buildBitcastERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildBitcastERKNS_5DstOpERKNS_5SrcOpE">buildBitcast</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col3 ref" href="#663Vec32" title='Vec32' data-ref="663Vec32" data-ref-filename="663Vec32">Vec32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col9 ref" href="#649SrcReg" title='SrcReg' data-ref="649SrcReg" data-ref-filename="649SrcReg">SrcReg</a>);</td></tr>
<tr><th id="2743">2743</th><td>    <em>auto</em> <dfn class="local col5 decl" id="665One" title='One' data-type='llvm::MachineInstrBuilder' data-ref="665One" data-ref-filename="665One">One</dfn> = <a class="local col3 ref" href="#653B" title='B' data-ref="653B" data-ref-filename="653B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col0 ref" href="#650S32" title='S32' data-ref="650S32" data-ref-filename="650S32">S32</a>, <var>1</var>);</td></tr>
<tr><th id="2744">2744</th><td></td></tr>
<tr><th id="2745">2745</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="666MII" title='MII' data-type='MachineBasicBlock::iterator' data-ref="666MII" data-ref-filename="666MII">MII</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="2746">2746</th><td></td></tr>
<tr><th id="2747">2747</th><td>    <i>// Split the vector index into 32-bit pieces. Prepare to move all of the</i></td></tr>
<tr><th id="2748">2748</th><td><i>    // new instructions into a waterfall loop if necessary.</i></td></tr>
<tr><th id="2749">2749</th><td><i>    //</i></td></tr>
<tr><th id="2750">2750</th><td><i>    // Don't put the bitcast or constant in the loop.</i></td></tr>
<tr><th id="2751">2751</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineInstrSpan" title='llvm::MachineInstrSpan' data-ref="llvm::MachineInstrSpan" data-ref-filename="llvm..MachineInstrSpan">MachineInstrSpan</a> <dfn class="local col7 decl" id="667Span" title='Span' data-type='llvm::MachineInstrSpan' data-ref="667Span" data-ref-filename="667Span">Span</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm16MachineInstrSpanC1ENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPNS_17MachineBasicBlockE" title='llvm::MachineInstrSpan::MachineInstrSpan' data-ref="_ZN4llvm16MachineInstrSpanC1ENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPNS_17MachineBasicBlockE" data-ref-filename="_ZN4llvm16MachineInstrSpanC1ENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPNS_17MachineBasicBlockE">(</a><a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#666MII" title='MII' data-ref="666MII" data-ref-filename="666MII">MII</a>, &amp;<a class="local col3 ref" href="#653B" title='B' data-ref="653B" data-ref-filename="653B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMBBEv" title='llvm::MachineIRBuilder::getMBB' data-ref="_ZN4llvm16MachineIRBuilder6getMBBEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMBBEv">getMBB</a>());</td></tr>
<tr><th id="2752">2752</th><td></td></tr>
<tr><th id="2753">2753</th><td>    <i>// Compute 32-bit element indices, (2 * OrigIdx, 2 * OrigIdx + 1).</i></td></tr>
<tr><th id="2754">2754</th><td>    <em>auto</em> <dfn class="local col8 decl" id="668IdxLo" title='IdxLo' data-type='llvm::MachineInstrBuilder' data-ref="668IdxLo" data-ref-filename="668IdxLo">IdxLo</dfn> = <a class="local col3 ref" href="#653B" title='B' data-ref="653B" data-ref-filename="653B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildShlERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildShl' data-ref="_ZN4llvm16MachineIRBuilder8buildShlERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildShlERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildShl</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col0 ref" href="#650S32" title='S32' data-ref="650S32" data-ref-filename="650S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col8 ref" href="#658BaseIdxReg" title='BaseIdxReg' data-ref="658BaseIdxReg" data-ref-filename="658BaseIdxReg">BaseIdxReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col5 ref" href="#665One" title='One' data-ref="665One" data-ref-filename="665One">One</a>);</td></tr>
<tr><th id="2755">2755</th><td>    <em>auto</em> <dfn class="local col9 decl" id="669IdxHi" title='IdxHi' data-type='llvm::MachineInstrBuilder' data-ref="669IdxHi" data-ref-filename="669IdxHi">IdxHi</dfn> = <a class="local col3 ref" href="#653B" title='B' data-ref="653B" data-ref-filename="653B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildAdd' data-ref="_ZN4llvm16MachineIRBuilder8buildAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildAdd</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col0 ref" href="#650S32" title='S32' data-ref="650S32" data-ref-filename="650S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col8 ref" href="#668IdxLo" title='IdxLo' data-ref="668IdxLo" data-ref-filename="668IdxLo">IdxLo</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col5 ref" href="#665One" title='One' data-ref="665One" data-ref-filename="665One">One</a>);</td></tr>
<tr><th id="2756">2756</th><td></td></tr>
<tr><th id="2757">2757</th><td>    <em>auto</em> <dfn class="local col0 decl" id="670Extract0" title='Extract0' data-type='llvm::MachineInstrBuilder' data-ref="670Extract0" data-ref-filename="670Extract0">Extract0</dfn> = <a class="local col3 ref" href="#653B" title='B' data-ref="653B" data-ref-filename="653B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder25buildExtractVectorElementERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildExtractVectorElement' data-ref="_ZN4llvm16MachineIRBuilder25buildExtractVectorElementERKNS_5DstOpERKNS_5SrcOpES6_" data-ref-filename="_ZN4llvm16MachineIRBuilder25buildExtractVectorElementERKNS_5DstOpERKNS_5SrcOpES6_">buildExtractVectorElement</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col7 ref" href="#647DstRegs" title='DstRegs' data-ref="647DstRegs" data-ref-filename="647DstRegs">DstRegs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col4 ref" href="#664CastSrc" title='CastSrc' data-ref="664CastSrc" data-ref-filename="664CastSrc">CastSrc</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col8 ref" href="#668IdxLo" title='IdxLo' data-ref="668IdxLo" data-ref-filename="668IdxLo">IdxLo</a>);</td></tr>
<tr><th id="2758">2758</th><td>    <em>auto</em> <dfn class="local col1 decl" id="671Extract1" title='Extract1' data-type='llvm::MachineInstrBuilder' data-ref="671Extract1" data-ref-filename="671Extract1">Extract1</dfn> = <a class="local col3 ref" href="#653B" title='B' data-ref="653B" data-ref-filename="653B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder25buildExtractVectorElementERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildExtractVectorElement' data-ref="_ZN4llvm16MachineIRBuilder25buildExtractVectorElementERKNS_5DstOpERKNS_5SrcOpES6_" data-ref-filename="_ZN4llvm16MachineIRBuilder25buildExtractVectorElementERKNS_5DstOpERKNS_5SrcOpES6_">buildExtractVectorElement</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col7 ref" href="#647DstRegs" title='DstRegs' data-ref="647DstRegs" data-ref-filename="647DstRegs">DstRegs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col4 ref" href="#664CastSrc" title='CastSrc' data-ref="664CastSrc" data-ref-filename="664CastSrc">CastSrc</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col9 ref" href="#669IdxHi" title='IdxHi' data-ref="669IdxHi" data-ref-filename="669IdxHi">IdxHi</a>);</td></tr>
<tr><th id="2759">2759</th><td></td></tr>
<tr><th id="2760">2760</th><td>    <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#648DstReg" title='DstReg' data-ref="648DstReg" data-ref-filename="648DstReg">DstReg</a>, *<a class="local col5 ref" href="#655DstBank" title='DstBank' data-ref="655DstBank" data-ref-filename="655DstBank">DstBank</a>);</td></tr>
<tr><th id="2761">2761</th><td>    <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="local col4 ref" href="#664CastSrc" title='CastSrc' data-ref="664CastSrc" data-ref-filename="664CastSrc">CastSrc</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>), *<a class="local col6 ref" href="#656SrcBank" title='SrcBank' data-ref="656SrcBank" data-ref-filename="656SrcBank">SrcBank</a>);</td></tr>
<tr><th id="2762">2762</th><td>    <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="local col5 ref" href="#665One" title='One' data-ref="665One" data-ref-filename="665One">One</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>), <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a>);</td></tr>
<tr><th id="2763">2763</th><td>    <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="local col8 ref" href="#668IdxLo" title='IdxLo' data-ref="668IdxLo" data-ref-filename="668IdxLo">IdxLo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>), <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a>);</td></tr>
<tr><th id="2764">2764</th><td>    <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="local col9 ref" href="#669IdxHi" title='IdxHi' data-ref="669IdxHi" data-ref-filename="669IdxHi">IdxHi</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>), <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a>);</td></tr>
<tr><th id="2765">2765</th><td></td></tr>
<tr><th id="2766">2766</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet" data-ref-filename="llvm..SmallSet">SmallSet</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSetC1Ev" title='llvm::SmallSet::SmallSet&lt;T, N, C&gt;' data-ref="_ZN4llvm8SmallSetC1Ev" data-ref-filename="_ZN4llvm8SmallSetC1Ev"></a><dfn class="local col2 decl" id="672OpsToWaterfall" title='OpsToWaterfall' data-type='SmallSet&lt;llvm::Register, 4&gt;' data-ref="672OpsToWaterfall" data-ref-filename="672OpsToWaterfall">OpsToWaterfall</dfn>;</td></tr>
<tr><th id="2767">2767</th><td>    <b>if</b> (!<a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo24collectWaterfallOperandsERNS_8SmallSetINS_8RegisterELj4ESt4lessIS2_EEERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE" title='llvm::AMDGPURegisterBankInfo::collectWaterfallOperands' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo24collectWaterfallOperandsERNS_8SmallSetINS_8RegisterELj4ESt4lessIS2_EEERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo24collectWaterfallOperandsERNS_8SmallSetINS_8RegisterELj4ESt4lessIS2_EEERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE">collectWaterfallOperands</a>(<span class='refarg'><a class="local col2 ref" href="#672OpsToWaterfall" title='OpsToWaterfall' data-ref="672OpsToWaterfall" data-ref-filename="672OpsToWaterfall">OpsToWaterfall</a></span>, <span class='refarg'><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a></span>, <span class='refarg'><a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a></span>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{ <var>2</var> })) {</td></tr>
<tr><th id="2768">2768</th><td>      <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2769">2769</th><td>      <b>return</b>;</td></tr>
<tr><th id="2770">2770</th><td>    }</td></tr>
<tr><th id="2771">2771</th><td></td></tr>
<tr><th id="2772">2772</th><td>    <i>// Remove the original instruction to avoid potentially confusing the</i></td></tr>
<tr><th id="2773">2773</th><td><i>    // waterfall loop logic.</i></td></tr>
<tr><th id="2774">2774</th><td>    <a class="local col3 ref" href="#653B" title='B' data-ref="653B" data-ref-filename="653B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8setInstrERNS_12MachineInstrE" title='llvm::MachineIRBuilder::setInstr' data-ref="_ZN4llvm16MachineIRBuilder8setInstrERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilder8setInstrERNS_12MachineInstrE">setInstr</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#667Span" title='Span' data-ref="667Span" data-ref-filename="667Span">Span</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm16MachineInstrSpan5beginEv" title='llvm::MachineInstrSpan::begin' data-ref="_ZN4llvm16MachineInstrSpan5beginEv" data-ref-filename="_ZN4llvm16MachineInstrSpan5beginEv">begin</a>()</span>);</td></tr>
<tr><th id="2775">2775</th><td>    <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2776">2776</th><td>    <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_16MachineIRBuilderENS_14iterator_rangeINS_26MachineInstrBundleIteratorINS_12MachineInstr2120113" title='llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_16MachineIRBuilderENS_14iterator_rangeINS_26MachineInstrBundleIteratorINS_12MachineInstr2120113" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_16MachineIRBuilderENS_14iterator_rangeINS_26MachineInstrBundleIteratorINS_12MachineInstr2120113">executeInWaterfallLoop</a>(<span class='refarg'><a class="local col3 ref" href="#653B" title='B' data-ref="653B" data-ref-filename="653B">B</a></span>, <a class="ref fn" href="../../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_" data-ref-filename="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="local col7 ref" href="#667Span" title='Span' data-ref="667Span" data-ref-filename="667Span">Span</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm16MachineInstrSpan5beginEv" title='llvm::MachineInstrSpan::begin' data-ref="_ZN4llvm16MachineInstrSpan5beginEv" data-ref-filename="_ZN4llvm16MachineInstrSpan5beginEv">begin</a>(), <a class="local col7 ref" href="#667Span" title='Span' data-ref="667Span" data-ref-filename="667Span">Span</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm16MachineInstrSpan3endEv" title='llvm::MachineInstrSpan::end' data-ref="_ZN4llvm16MachineInstrSpan3endEv" data-ref-filename="_ZN4llvm16MachineInstrSpan3endEv">end</a>()),</td></tr>
<tr><th id="2777">2777</th><td>                           <span class='refarg'><a class="local col2 ref" href="#672OpsToWaterfall" title='OpsToWaterfall' data-ref="672OpsToWaterfall" data-ref-filename="672OpsToWaterfall">OpsToWaterfall</a></span>, <span class='refarg'><a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a></span>);</td></tr>
<tr><th id="2778">2778</th><td></td></tr>
<tr><th id="2779">2779</th><td>    <b>if</b> (<a class="local col1 ref" href="#661NeedCopyToVGPR" title='NeedCopyToVGPR' data-ref="661NeedCopyToVGPR" data-ref-filename="661NeedCopyToVGPR">NeedCopyToVGPR</a>) {</td></tr>
<tr><th id="2780">2780</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="673LoopBB" title='LoopBB' data-type='llvm::MachineBasicBlock *' data-ref="673LoopBB" data-ref-filename="673LoopBB">LoopBB</dfn> = <a class="local col1 ref" href="#671Extract1" title='Extract1' data-ref="671Extract1" data-ref-filename="671Extract1">Extract1</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="2781">2781</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="674TmpReg0" title='TmpReg0' data-type='llvm::Register' data-ref="674TmpReg0" data-ref-filename="674TmpReg0">TmpReg0</dfn> = <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col0 ref" href="#650S32" title='S32' data-ref="650S32" data-ref-filename="650S32">S32</a>);</td></tr>
<tr><th id="2782">2782</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="675TmpReg1" title='TmpReg1' data-type='llvm::Register' data-ref="675TmpReg1" data-ref-filename="675TmpReg1">TmpReg1</dfn> = <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col0 ref" href="#650S32" title='S32' data-ref="650S32" data-ref-filename="650S32">S32</a>);</td></tr>
<tr><th id="2783">2783</th><td>      <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#674TmpReg0" title='TmpReg0' data-ref="674TmpReg0" data-ref-filename="674TmpReg0">TmpReg0</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a>);</td></tr>
<tr><th id="2784">2784</th><td>      <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#675TmpReg1" title='TmpReg1' data-ref="675TmpReg1" data-ref-filename="675TmpReg1">TmpReg1</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a>);</td></tr>
<tr><th id="2785">2785</th><td></td></tr>
<tr><th id="2786">2786</th><td>      <a class="local col0 ref" href="#670Extract0" title='Extract0' data-ref="670Extract0" data-ref-filename="670Extract0">Extract0</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#674TmpReg0" title='TmpReg0' data-ref="674TmpReg0" data-ref-filename="674TmpReg0">TmpReg0</a>);</td></tr>
<tr><th id="2787">2787</th><td>      <a class="local col1 ref" href="#671Extract1" title='Extract1' data-ref="671Extract1" data-ref-filename="671Extract1">Extract1</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#675TmpReg1" title='TmpReg1' data-ref="675TmpReg1" data-ref-filename="675TmpReg1">TmpReg1</a>);</td></tr>
<tr><th id="2788">2788</th><td></td></tr>
<tr><th id="2789">2789</th><td>      <a class="local col3 ref" href="#653B" title='B' data-ref="653B" data-ref-filename="653B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineIRBuilder::setInsertPt' data-ref="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">setInsertPt</a>(<span class='refarg'>*<a class="local col3 ref" href="#673LoopBB" title='LoopBB' data-ref="673LoopBB" data-ref-filename="673LoopBB">LoopBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_" data-ref-filename="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv" data-ref-filename="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col1 ref" href="#671Extract1" title='Extract1' data-ref="671Extract1" data-ref-filename="671Extract1">Extract1</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>());</td></tr>
<tr><th id="2790">2790</th><td></td></tr>
<tr><th id="2791">2791</th><td>      <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo10buildVCopyERNS_16MachineIRBuilderENS_8RegisterES3_" title='llvm::AMDGPURegisterBankInfo::buildVCopy' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo10buildVCopyERNS_16MachineIRBuilderENS_8RegisterES3_" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo10buildVCopyERNS_16MachineIRBuilderENS_8RegisterES3_">buildVCopy</a>(<span class='refarg'><a class="local col3 ref" href="#653B" title='B' data-ref="653B" data-ref-filename="653B">B</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#647DstRegs" title='DstRegs' data-ref="647DstRegs" data-ref-filename="647DstRegs">DstRegs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#674TmpReg0" title='TmpReg0' data-ref="674TmpReg0" data-ref-filename="674TmpReg0">TmpReg0</a>);</td></tr>
<tr><th id="2792">2792</th><td>      <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo10buildVCopyERNS_16MachineIRBuilderENS_8RegisterES3_" title='llvm::AMDGPURegisterBankInfo::buildVCopy' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo10buildVCopyERNS_16MachineIRBuilderENS_8RegisterES3_" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo10buildVCopyERNS_16MachineIRBuilderENS_8RegisterES3_">buildVCopy</a>(<span class='refarg'><a class="local col3 ref" href="#653B" title='B' data-ref="653B" data-ref-filename="653B">B</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#647DstRegs" title='DstRegs' data-ref="647DstRegs" data-ref-filename="647DstRegs">DstRegs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#675TmpReg1" title='TmpReg1' data-ref="675TmpReg1" data-ref-filename="675TmpReg1">TmpReg1</a>);</td></tr>
<tr><th id="2793">2793</th><td>    }</td></tr>
<tr><th id="2794">2794</th><td></td></tr>
<tr><th id="2795">2795</th><td>    <b>if</b> (<a class="local col0 ref" href="#660ShouldMoveIndexIntoLoop" title='ShouldMoveIndexIntoLoop' data-ref="660ShouldMoveIndexIntoLoop" data-ref-filename="660ShouldMoveIndexIntoLoop">ShouldMoveIndexIntoLoop</a>)</td></tr>
<tr><th id="2796">2796</th><td>      <a class="tu ref fn" href="#_ZL22reinsertVectorIndexAddRN4llvm16MachineIRBuilderERNS_12MachineInstrEjj" title='reinsertVectorIndexAdd' data-use='c' data-ref="_ZL22reinsertVectorIndexAddRN4llvm16MachineIRBuilderERNS_12MachineInstrEjj" data-ref-filename="_ZL22reinsertVectorIndexAddRN4llvm16MachineIRBuilderERNS_12MachineInstrEjj">reinsertVectorIndexAdd</a>(<span class='refarg'><a class="local col3 ref" href="#653B" title='B' data-ref="653B" data-ref-filename="653B">B</a></span>, <span class='refarg'>*<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col8 ref" href="#668IdxLo" title='IdxLo' data-ref="668IdxLo" data-ref-filename="668IdxLo">IdxLo</a></span>, <var>1</var>, <a class="local col9 ref" href="#659ConstOffset" title='ConstOffset' data-ref="659ConstOffset" data-ref-filename="659ConstOffset">ConstOffset</a>);</td></tr>
<tr><th id="2797">2797</th><td></td></tr>
<tr><th id="2798">2798</th><td>    <b>return</b>;</td></tr>
<tr><th id="2799">2799</th><td>  }</td></tr>
<tr><th id="2800">2800</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_INSERT_VECTOR_ELT" title='llvm::AMDGPU::G_INSERT_VECTOR_ELT' data-ref="llvm::AMDGPU::G_INSERT_VECTOR_ELT" data-ref-filename="llvm..AMDGPU..G_INSERT_VECTOR_ELT">G_INSERT_VECTOR_ELT</a>: {</td></tr>
<tr><th id="2801">2801</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>2</var>&gt; <dfn class="local col6 decl" id="676InsRegs" title='InsRegs' data-type='SmallVector&lt;llvm::Register, 2&gt;' data-ref="676InsRegs" data-ref-filename="676InsRegs">InsRegs</dfn><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE" data-ref-filename="_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE">(</a><a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb" title='llvm::RegisterBankInfo::OperandsMapper::getVRegs' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper8getVRegsEjb">getVRegs</a>(<var>2</var>));</td></tr>
<tr><th id="2802">2802</th><td></td></tr>
<tr><th id="2803">2803</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="677DstReg" title='DstReg' data-type='llvm::Register' data-ref="677DstReg" data-ref-filename="677DstReg">DstReg</dfn> = <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2804">2804</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col8 decl" id="678VecTy" title='VecTy' data-type='llvm::LLT' data-ref="678VecTy" data-ref-filename="678VecTy">VecTy</dfn> = <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#677DstReg" title='DstReg' data-ref="677DstReg" data-ref-filename="677DstReg">DstReg</a>);</td></tr>
<tr><th id="2805">2805</th><td></td></tr>
<tr><th id="2806">2806</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(OpdMapper.getVRegs(<var>0</var>).empty());</td></tr>
<tr><th id="2807">2807</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(OpdMapper.getVRegs(<var>3</var>).empty());</td></tr>
<tr><th id="2808">2808</th><td></td></tr>
<tr><th id="2809">2809</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL24substituteSimpleCopyRegsRKN4llvm16RegisterBankInfo14OperandsMapperEj" title='substituteSimpleCopyRegs' data-use='c' data-ref="_ZL24substituteSimpleCopyRegsRKN4llvm16RegisterBankInfo14OperandsMapperEj" data-ref-filename="_ZL24substituteSimpleCopyRegsRKN4llvm16RegisterBankInfo14OperandsMapperEj">substituteSimpleCopyRegs</a>(<a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>, <var>1</var>))</td></tr>
<tr><th id="2810">2810</th><td>      <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7setTypeENS_8RegisterENS_3LLTE" title='llvm::MachineRegisterInfo::setType' data-ref="_ZN4llvm19MachineRegisterInfo7setTypeENS_8RegisterENS_3LLTE" data-ref-filename="_ZN4llvm19MachineRegisterInfo7setTypeENS_8RegisterENS_3LLTE">setType</a>(<a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#678VecTy" title='VecTy' data-ref="678VecTy" data-ref-filename="678VecTy">VecTy</a>);</td></tr>
<tr><th id="2811">2811</th><td></td></tr>
<tr><th id="2812">2812</th><td>    <b>if</b> (<a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo24foldInsertEltToCmpSelectERNS_12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfo14OperandsMapperE" title='llvm::AMDGPURegisterBankInfo::foldInsertEltToCmpSelect' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo24foldInsertEltToCmpSelectERNS_12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfo14OperandsMapperE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo24foldInsertEltToCmpSelectERNS_12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfo14OperandsMapperE">foldInsertEltToCmpSelect</a>(<span class='refarg'><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a></span>, <span class='refarg'><a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a></span>, <a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>))</td></tr>
<tr><th id="2813">2813</th><td>      <b>return</b>;</td></tr>
<tr><th id="2814">2814</th><td></td></tr>
<tr><th id="2815">2815</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col9 decl" id="679IdxBank" title='IdxBank' data-type='const llvm::RegisterBank *' data-ref="679IdxBank" data-ref-filename="679IdxBank">IdxBank</dfn> =</td></tr>
<tr><th id="2816">2816</th><td>      <a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" title='llvm::RegisterBankInfo::OperandsMapper::getInstrMapping' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv">getInstrMapping</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" title='llvm::RegisterBankInfo::InstructionMapping::getOperandMapping' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj">getOperandMapping</a>(<var>3</var>).<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::BreakDown" title='llvm::RegisterBankInfo::ValueMapping::BreakDown' data-ref="llvm::RegisterBankInfo::ValueMapping::BreakDown" data-ref-filename="llvm..RegisterBankInfo..ValueMapping..BreakDown">BreakDown</a>[<var>0</var>].<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::RegBank" title='llvm::RegisterBankInfo::PartialMapping::RegBank' data-ref="llvm::RegisterBankInfo::PartialMapping::RegBank" data-ref-filename="llvm..RegisterBankInfo..PartialMapping..RegBank">RegBank</a>;</td></tr>
<tr><th id="2817">2817</th><td></td></tr>
<tr><th id="2818">2818</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="680SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="680SrcReg" data-ref-filename="680SrcReg">SrcReg</dfn> = <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2819">2819</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="681InsReg" title='InsReg' data-type='llvm::Register' data-ref="681InsReg" data-ref-filename="681InsReg">InsReg</dfn> = <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2820">2820</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="682InsTy" title='InsTy' data-type='llvm::LLT' data-ref="682InsTy" data-ref-filename="682InsTy">InsTy</dfn> = <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#681InsReg" title='InsReg' data-ref="681InsReg" data-ref-filename="681InsReg">InsReg</a>);</td></tr>
<tr><th id="2821">2821</th><td>    (<em>void</em>)<a class="local col2 ref" href="#682InsTy" title='InsTy' data-ref="682InsTy" data-ref-filename="682InsTy">InsTy</a>;</td></tr>
<tr><th id="2822">2822</th><td></td></tr>
<tr><th id="2823">2823</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col3 decl" id="683BaseIdxReg" title='BaseIdxReg' data-type='llvm::Register' data-ref="683BaseIdxReg" data-ref-filename="683BaseIdxReg">BaseIdxReg</dfn>;</td></tr>
<tr><th id="2824">2824</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="684ConstOffset" title='ConstOffset' data-type='unsigned int' data-ref="684ConstOffset" data-ref-filename="684ConstOffset">ConstOffset</dfn>;</td></tr>
<tr><th id="2825">2825</th><td>    <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col3 ref" href="#683BaseIdxReg" title='BaseIdxReg' data-ref="683BaseIdxReg" data-ref-filename="683BaseIdxReg">BaseIdxReg</a></span>, <span class='refarg'><a class="local col4 ref" href="#684ConstOffset" title='ConstOffset' data-ref="684ConstOffset" data-ref-filename="684ConstOffset">ConstOffset</a></span>) <span class='ref fn' title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E">=</span></td></tr>
<tr><th id="2826">2826</th><td>        <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGlobalISelUtils.h.html#_ZN4llvm6AMDGPU25getBaseWithConstantOffsetERNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::AMDGPU::getBaseWithConstantOffset' data-ref="_ZN4llvm6AMDGPU25getBaseWithConstantOffsetERNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZN4llvm6AMDGPU25getBaseWithConstantOffsetERNS_19MachineRegisterInfoENS_8RegisterE">getBaseWithConstantOffset</a>(<span class='refarg'><a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a></span>, <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="2827">2827</th><td></td></tr>
<tr><th id="2828">2828</th><td>    <i>// See if the index is an add of a constant which will be foldable by moving</i></td></tr>
<tr><th id="2829">2829</th><td><i>    // the base register of the index later if this is going to be executed in a</i></td></tr>
<tr><th id="2830">2830</th><td><i>    // waterfall loop. This is essentially to reassociate the add of a constant</i></td></tr>
<tr><th id="2831">2831</th><td><i>    // with the readfirstlane.</i></td></tr>
<tr><th id="2832">2832</th><td>    <em>bool</em> <dfn class="local col5 decl" id="685ShouldMoveIndexIntoLoop" title='ShouldMoveIndexIntoLoop' data-type='bool' data-ref="685ShouldMoveIndexIntoLoop" data-ref-filename="685ShouldMoveIndexIntoLoop">ShouldMoveIndexIntoLoop</dfn> = <a class="local col9 ref" href="#679IdxBank" title='IdxBank' data-ref="679IdxBank" data-ref-filename="679IdxBank">IdxBank</a> != &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a> &amp;&amp;</td></tr>
<tr><th id="2833">2833</th><td>      <a class="local col4 ref" href="#684ConstOffset" title='ConstOffset' data-ref="684ConstOffset" data-ref-filename="684ConstOffset">ConstOffset</a> &gt; <var>0</var> &amp;&amp;</td></tr>
<tr><th id="2834">2834</th><td>      <a class="local col4 ref" href="#684ConstOffset" title='ConstOffset' data-ref="684ConstOffset" data-ref-filename="684ConstOffset">ConstOffset</a> &lt; <a class="local col8 ref" href="#678VecTy" title='VecTy' data-ref="678VecTy" data-ref-filename="678VecTy">VecTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv" data-ref-filename="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>();</td></tr>
<tr><th id="2835">2835</th><td></td></tr>
<tr><th id="2836">2836</th><td>    <i>// Move the base register. We'll re-insert the add later.</i></td></tr>
<tr><th id="2837">2837</th><td>    <b>if</b> (<a class="local col5 ref" href="#685ShouldMoveIndexIntoLoop" title='ShouldMoveIndexIntoLoop' data-ref="685ShouldMoveIndexIntoLoop" data-ref-filename="685ShouldMoveIndexIntoLoop">ShouldMoveIndexIntoLoop</a>)</td></tr>
<tr><th id="2838">2838</th><td>      <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#683BaseIdxReg" title='BaseIdxReg' data-ref="683BaseIdxReg" data-ref-filename="683BaseIdxReg">BaseIdxReg</a>);</td></tr>
<tr><th id="2839">2839</th><td></td></tr>
<tr><th id="2840">2840</th><td></td></tr>
<tr><th id="2841">2841</th><td>    <b>if</b> (<a class="local col6 ref" href="#676InsRegs" title='InsRegs' data-ref="676InsRegs" data-ref-filename="676InsRegs">InsRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="2842">2842</th><td>      <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE" title='llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE">executeInWaterfallLoop</a>(<span class='refarg'><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a></span>, <span class='refarg'><a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a></span>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{ <var>3</var> });</td></tr>
<tr><th id="2843">2843</th><td></td></tr>
<tr><th id="2844">2844</th><td>      <i>// Re-insert the constant offset add inside the waterfall loop.</i></td></tr>
<tr><th id="2845">2845</th><td>      <b>if</b> (<a class="local col5 ref" href="#685ShouldMoveIndexIntoLoop" title='ShouldMoveIndexIntoLoop' data-ref="685ShouldMoveIndexIntoLoop" data-ref-filename="685ShouldMoveIndexIntoLoop">ShouldMoveIndexIntoLoop</a>) {</td></tr>
<tr><th id="2846">2846</th><td>        <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col6 decl" id="686B" title='B' data-type='llvm::MachineIRBuilder' data-ref="686B" data-ref-filename="686B">B</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>);</td></tr>
<tr><th id="2847">2847</th><td>        <a class="tu ref fn" href="#_ZL22reinsertVectorIndexAddRN4llvm16MachineIRBuilderERNS_12MachineInstrEjj" title='reinsertVectorIndexAdd' data-use='c' data-ref="_ZL22reinsertVectorIndexAddRN4llvm16MachineIRBuilderERNS_12MachineInstrEjj" data-ref-filename="_ZL22reinsertVectorIndexAddRN4llvm16MachineIRBuilderERNS_12MachineInstrEjj">reinsertVectorIndexAdd</a>(<span class='refarg'><a class="local col6 ref" href="#686B" title='B' data-ref="686B" data-ref-filename="686B">B</a></span>, <span class='refarg'><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a></span>, <var>3</var>, <a class="local col4 ref" href="#684ConstOffset" title='ConstOffset' data-ref="684ConstOffset" data-ref-filename="684ConstOffset">ConstOffset</a>);</td></tr>
<tr><th id="2848">2848</th><td>      }</td></tr>
<tr><th id="2849">2849</th><td></td></tr>
<tr><th id="2850">2850</th><td>      <b>return</b>;</td></tr>
<tr><th id="2851">2851</th><td>    }</td></tr>
<tr><th id="2852">2852</th><td></td></tr>
<tr><th id="2853">2853</th><td></td></tr>
<tr><th id="2854">2854</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(InsTy.getSizeInBits() == <var>64</var>);</td></tr>
<tr><th id="2855">2855</th><td></td></tr>
<tr><th id="2856">2856</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col7 decl" id="687S32" title='S32' data-type='const llvm::LLT' data-ref="687S32" data-ref-filename="687S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="2857">2857</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col8 decl" id="688Vec32" title='Vec32' data-type='llvm::LLT' data-ref="688Vec32" data-ref-filename="688Vec32">Vec32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>2</var> * <a class="local col8 ref" href="#678VecTy" title='VecTy' data-ref="678VecTy" data-ref-filename="678VecTy">VecTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv" data-ref-filename="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>(), <var>32</var>);</td></tr>
<tr><th id="2858">2858</th><td></td></tr>
<tr><th id="2859">2859</th><td>    <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col9 decl" id="689B" title='B' data-type='llvm::MachineIRBuilder' data-ref="689B" data-ref-filename="689B">B</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>);</td></tr>
<tr><th id="2860">2860</th><td>    <em>auto</em> <dfn class="local col0 decl" id="690CastSrc" title='CastSrc' data-type='llvm::MachineInstrBuilder' data-ref="690CastSrc" data-ref-filename="690CastSrc">CastSrc</dfn> = <a class="local col9 ref" href="#689B" title='B' data-ref="689B" data-ref-filename="689B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildBitcastERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildBitcast' data-ref="_ZN4llvm16MachineIRBuilder12buildBitcastERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildBitcastERKNS_5DstOpERKNS_5SrcOpE">buildBitcast</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col8 ref" href="#688Vec32" title='Vec32' data-ref="688Vec32" data-ref-filename="688Vec32">Vec32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col0 ref" href="#680SrcReg" title='SrcReg' data-ref="680SrcReg" data-ref-filename="680SrcReg">SrcReg</a>);</td></tr>
<tr><th id="2861">2861</th><td>    <em>auto</em> <dfn class="local col1 decl" id="691One" title='One' data-type='llvm::MachineInstrBuilder' data-ref="691One" data-ref-filename="691One">One</dfn> = <a class="local col9 ref" href="#689B" title='B' data-ref="689B" data-ref-filename="689B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#687S32" title='S32' data-ref="687S32" data-ref-filename="687S32">S32</a>, <var>1</var>);</td></tr>
<tr><th id="2862">2862</th><td></td></tr>
<tr><th id="2863">2863</th><td>    <i>// Split the vector index into 32-bit pieces. Prepare to move all of the</i></td></tr>
<tr><th id="2864">2864</th><td><i>    // new instructions into a waterfall loop if necessary.</i></td></tr>
<tr><th id="2865">2865</th><td><i>    //</i></td></tr>
<tr><th id="2866">2866</th><td><i>    // Don't put the bitcast or constant in the loop.</i></td></tr>
<tr><th id="2867">2867</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineInstrSpan" title='llvm::MachineInstrSpan' data-ref="llvm::MachineInstrSpan" data-ref-filename="llvm..MachineInstrSpan">MachineInstrSpan</a> <dfn class="local col2 decl" id="692Span" title='Span' data-type='llvm::MachineInstrSpan' data-ref="692Span" data-ref-filename="692Span">Span</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm16MachineInstrSpanC1ENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPNS_17MachineBasicBlockE" title='llvm::MachineInstrSpan::MachineInstrSpan' data-ref="_ZN4llvm16MachineInstrSpanC1ENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPNS_17MachineBasicBlockE" data-ref-filename="_ZN4llvm16MachineInstrSpanC1ENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPNS_17MachineBasicBlockE">(</a><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a>&amp;<a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>), &amp;<a class="local col9 ref" href="#689B" title='B' data-ref="689B" data-ref-filename="689B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMBBEv" title='llvm::MachineIRBuilder::getMBB' data-ref="_ZN4llvm16MachineIRBuilder6getMBBEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMBBEv">getMBB</a>());</td></tr>
<tr><th id="2868">2868</th><td></td></tr>
<tr><th id="2869">2869</th><td>    <i>// Compute 32-bit element indices, (2 * OrigIdx, 2 * OrigIdx + 1).</i></td></tr>
<tr><th id="2870">2870</th><td>    <em>auto</em> <dfn class="local col3 decl" id="693IdxLo" title='IdxLo' data-type='llvm::MachineInstrBuilder' data-ref="693IdxLo" data-ref-filename="693IdxLo">IdxLo</dfn> = <a class="local col9 ref" href="#689B" title='B' data-ref="689B" data-ref-filename="689B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildShlERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildShl' data-ref="_ZN4llvm16MachineIRBuilder8buildShlERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildShlERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildShl</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#687S32" title='S32' data-ref="687S32" data-ref-filename="687S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#683BaseIdxReg" title='BaseIdxReg' data-ref="683BaseIdxReg" data-ref-filename="683BaseIdxReg">BaseIdxReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#691One" title='One' data-ref="691One" data-ref-filename="691One">One</a>);</td></tr>
<tr><th id="2871">2871</th><td>    <em>auto</em> <dfn class="local col4 decl" id="694IdxHi" title='IdxHi' data-type='llvm::MachineInstrBuilder' data-ref="694IdxHi" data-ref-filename="694IdxHi">IdxHi</dfn> = <a class="local col9 ref" href="#689B" title='B' data-ref="689B" data-ref-filename="689B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildAdd' data-ref="_ZN4llvm16MachineIRBuilder8buildAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildAdd</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#687S32" title='S32' data-ref="687S32" data-ref-filename="687S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col3 ref" href="#693IdxLo" title='IdxLo' data-ref="693IdxLo" data-ref-filename="693IdxLo">IdxLo</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#691One" title='One' data-ref="691One" data-ref-filename="691One">One</a>);</td></tr>
<tr><th id="2872">2872</th><td></td></tr>
<tr><th id="2873">2873</th><td>    <em>auto</em> <dfn class="local col5 decl" id="695InsLo" title='InsLo' data-type='llvm::MachineInstrBuilder' data-ref="695InsLo" data-ref-filename="695InsLo">InsLo</dfn> = <a class="local col9 ref" href="#689B" title='B' data-ref="689B" data-ref-filename="689B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder24buildInsertVectorElementERKNS_5DstOpERKNS_5SrcOpES6_S6_" title='llvm::MachineIRBuilder::buildInsertVectorElement' data-ref="_ZN4llvm16MachineIRBuilder24buildInsertVectorElementERKNS_5DstOpERKNS_5SrcOpES6_S6_" data-ref-filename="_ZN4llvm16MachineIRBuilder24buildInsertVectorElementERKNS_5DstOpERKNS_5SrcOpES6_S6_">buildInsertVectorElement</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col8 ref" href="#688Vec32" title='Vec32' data-ref="688Vec32" data-ref-filename="688Vec32">Vec32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col0 ref" href="#690CastSrc" title='CastSrc' data-ref="690CastSrc" data-ref-filename="690CastSrc">CastSrc</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col6 ref" href="#676InsRegs" title='InsRegs' data-ref="676InsRegs" data-ref-filename="676InsRegs">InsRegs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col3 ref" href="#693IdxLo" title='IdxLo' data-ref="693IdxLo" data-ref-filename="693IdxLo">IdxLo</a>);</td></tr>
<tr><th id="2874">2874</th><td>    <em>auto</em> <dfn class="local col6 decl" id="696InsHi" title='InsHi' data-type='llvm::MachineInstrBuilder' data-ref="696InsHi" data-ref-filename="696InsHi">InsHi</dfn> = <a class="local col9 ref" href="#689B" title='B' data-ref="689B" data-ref-filename="689B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder24buildInsertVectorElementERKNS_5DstOpERKNS_5SrcOpES6_S6_" title='llvm::MachineIRBuilder::buildInsertVectorElement' data-ref="_ZN4llvm16MachineIRBuilder24buildInsertVectorElementERKNS_5DstOpERKNS_5SrcOpES6_S6_" data-ref-filename="_ZN4llvm16MachineIRBuilder24buildInsertVectorElementERKNS_5DstOpERKNS_5SrcOpES6_S6_">buildInsertVectorElement</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col8 ref" href="#688Vec32" title='Vec32' data-ref="688Vec32" data-ref-filename="688Vec32">Vec32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col5 ref" href="#695InsLo" title='InsLo' data-ref="695InsLo" data-ref-filename="695InsLo">InsLo</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col6 ref" href="#676InsRegs" title='InsRegs' data-ref="676InsRegs" data-ref-filename="676InsRegs">InsRegs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col4 ref" href="#694IdxHi" title='IdxHi' data-ref="694IdxHi" data-ref-filename="694IdxHi">IdxHi</a>);</td></tr>
<tr><th id="2875">2875</th><td></td></tr>
<tr><th id="2876">2876</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col7 decl" id="697DstBank" title='DstBank' data-type='const llvm::RegisterBank *' data-ref="697DstBank" data-ref-filename="697DstBank">DstBank</dfn> =</td></tr>
<tr><th id="2877">2877</th><td>      <a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" title='llvm::RegisterBankInfo::OperandsMapper::getInstrMapping' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv">getInstrMapping</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" title='llvm::RegisterBankInfo::InstructionMapping::getOperandMapping' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj">getOperandMapping</a>(<var>0</var>).<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::BreakDown" title='llvm::RegisterBankInfo::ValueMapping::BreakDown' data-ref="llvm::RegisterBankInfo::ValueMapping::BreakDown" data-ref-filename="llvm..RegisterBankInfo..ValueMapping..BreakDown">BreakDown</a>[<var>0</var>].<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::RegBank" title='llvm::RegisterBankInfo::PartialMapping::RegBank' data-ref="llvm::RegisterBankInfo::PartialMapping::RegBank" data-ref-filename="llvm..RegisterBankInfo..PartialMapping..RegBank">RegBank</a>;</td></tr>
<tr><th id="2878">2878</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col8 decl" id="698SrcBank" title='SrcBank' data-type='const llvm::RegisterBank *' data-ref="698SrcBank" data-ref-filename="698SrcBank">SrcBank</dfn> =</td></tr>
<tr><th id="2879">2879</th><td>      <a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" title='llvm::RegisterBankInfo::OperandsMapper::getInstrMapping' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv">getInstrMapping</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" title='llvm::RegisterBankInfo::InstructionMapping::getOperandMapping' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj">getOperandMapping</a>(<var>1</var>).<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::BreakDown" title='llvm::RegisterBankInfo::ValueMapping::BreakDown' data-ref="llvm::RegisterBankInfo::ValueMapping::BreakDown" data-ref-filename="llvm..RegisterBankInfo..ValueMapping..BreakDown">BreakDown</a>[<var>0</var>].<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::RegBank" title='llvm::RegisterBankInfo::PartialMapping::RegBank' data-ref="llvm::RegisterBankInfo::PartialMapping::RegBank" data-ref-filename="llvm..RegisterBankInfo..PartialMapping..RegBank">RegBank</a>;</td></tr>
<tr><th id="2880">2880</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col9 decl" id="699InsSrcBank" title='InsSrcBank' data-type='const llvm::RegisterBank *' data-ref="699InsSrcBank" data-ref-filename="699InsSrcBank">InsSrcBank</dfn> =</td></tr>
<tr><th id="2881">2881</th><td>      <a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" title='llvm::RegisterBankInfo::OperandsMapper::getInstrMapping' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper15getInstrMappingEv">getInstrMapping</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" title='llvm::RegisterBankInfo::InstructionMapping::getOperandMapping' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj">getOperandMapping</a>(<var>2</var>).<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::BreakDown" title='llvm::RegisterBankInfo::ValueMapping::BreakDown' data-ref="llvm::RegisterBankInfo::ValueMapping::BreakDown" data-ref-filename="llvm..RegisterBankInfo..ValueMapping..BreakDown">BreakDown</a>[<var>0</var>].<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::RegBank" title='llvm::RegisterBankInfo::PartialMapping::RegBank' data-ref="llvm::RegisterBankInfo::PartialMapping::RegBank" data-ref-filename="llvm..RegisterBankInfo..PartialMapping..RegBank">RegBank</a>;</td></tr>
<tr><th id="2882">2882</th><td></td></tr>
<tr><th id="2883">2883</th><td>    <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#681InsReg" title='InsReg' data-ref="681InsReg" data-ref-filename="681InsReg">InsReg</a>, *<a class="local col9 ref" href="#699InsSrcBank" title='InsSrcBank' data-ref="699InsSrcBank" data-ref-filename="699InsSrcBank">InsSrcBank</a>);</td></tr>
<tr><th id="2884">2884</th><td>    <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="local col0 ref" href="#690CastSrc" title='CastSrc' data-ref="690CastSrc" data-ref-filename="690CastSrc">CastSrc</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>), *<a class="local col8 ref" href="#698SrcBank" title='SrcBank' data-ref="698SrcBank" data-ref-filename="698SrcBank">SrcBank</a>);</td></tr>
<tr><th id="2885">2885</th><td>    <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="local col5 ref" href="#695InsLo" title='InsLo' data-ref="695InsLo" data-ref-filename="695InsLo">InsLo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>), *<a class="local col7 ref" href="#697DstBank" title='DstBank' data-ref="697DstBank" data-ref-filename="697DstBank">DstBank</a>);</td></tr>
<tr><th id="2886">2886</th><td>    <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="local col6 ref" href="#696InsHi" title='InsHi' data-ref="696InsHi" data-ref-filename="696InsHi">InsHi</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>), *<a class="local col7 ref" href="#697DstBank" title='DstBank' data-ref="697DstBank" data-ref-filename="697DstBank">DstBank</a>);</td></tr>
<tr><th id="2887">2887</th><td>    <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="local col1 ref" href="#691One" title='One' data-ref="691One" data-ref-filename="691One">One</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>), <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a>);</td></tr>
<tr><th id="2888">2888</th><td>    <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="local col3 ref" href="#693IdxLo" title='IdxLo' data-ref="693IdxLo" data-ref-filename="693IdxLo">IdxLo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>), <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a>);</td></tr>
<tr><th id="2889">2889</th><td>    <a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="local col4 ref" href="#694IdxHi" title='IdxHi' data-ref="694IdxHi" data-ref-filename="694IdxHi">IdxHi</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>), <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a>);</td></tr>
<tr><th id="2890">2890</th><td></td></tr>
<tr><th id="2891">2891</th><td></td></tr>
<tr><th id="2892">2892</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet" data-ref-filename="llvm..SmallSet">SmallSet</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSetC1Ev" title='llvm::SmallSet::SmallSet&lt;T, N, C&gt;' data-ref="_ZN4llvm8SmallSetC1Ev" data-ref-filename="_ZN4llvm8SmallSetC1Ev"></a><dfn class="local col0 decl" id="700OpsToWaterfall" title='OpsToWaterfall' data-type='SmallSet&lt;llvm::Register, 4&gt;' data-ref="700OpsToWaterfall" data-ref-filename="700OpsToWaterfall">OpsToWaterfall</dfn>;</td></tr>
<tr><th id="2893">2893</th><td>    <b>if</b> (!<a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo24collectWaterfallOperandsERNS_8SmallSetINS_8RegisterELj4ESt4lessIS2_EEERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE" title='llvm::AMDGPURegisterBankInfo::collectWaterfallOperands' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo24collectWaterfallOperandsERNS_8SmallSetINS_8RegisterELj4ESt4lessIS2_EEERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo24collectWaterfallOperandsERNS_8SmallSetINS_8RegisterELj4ESt4lessIS2_EEERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE">collectWaterfallOperands</a>(<span class='refarg'><a class="local col0 ref" href="#700OpsToWaterfall" title='OpsToWaterfall' data-ref="700OpsToWaterfall" data-ref-filename="700OpsToWaterfall">OpsToWaterfall</a></span>, <span class='refarg'><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a></span>, <span class='refarg'><a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a></span>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{ <var>3</var> })) {</td></tr>
<tr><th id="2894">2894</th><td>      <a class="local col9 ref" href="#689B" title='B' data-ref="689B" data-ref-filename="689B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineIRBuilder::setInsertPt' data-ref="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">setInsertPt</a>(<span class='refarg'><a class="local col9 ref" href="#689B" title='B' data-ref="689B" data-ref-filename="689B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMBBEv" title='llvm::MachineIRBuilder::getMBB' data-ref="_ZN4llvm16MachineIRBuilder6getMBBEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMBBEv">getMBB</a>()</span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>);</td></tr>
<tr><th id="2895">2895</th><td>      <a class="local col9 ref" href="#689B" title='B' data-ref="689B" data-ref-filename="689B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildBitcastERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildBitcast' data-ref="_ZN4llvm16MachineIRBuilder12buildBitcastERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildBitcastERKNS_5DstOpERKNS_5SrcOpE">buildBitcast</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col7 ref" href="#677DstReg" title='DstReg' data-ref="677DstReg" data-ref-filename="677DstReg">DstReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col6 ref" href="#696InsHi" title='InsHi' data-ref="696InsHi" data-ref-filename="696InsHi">InsHi</a>);</td></tr>
<tr><th id="2896">2896</th><td>      <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2897">2897</th><td>      <b>return</b>;</td></tr>
<tr><th id="2898">2898</th><td>    }</td></tr>
<tr><th id="2899">2899</th><td></td></tr>
<tr><th id="2900">2900</th><td>    <a class="local col9 ref" href="#689B" title='B' data-ref="689B" data-ref-filename="689B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8setInstrERNS_12MachineInstrE" title='llvm::MachineIRBuilder::setInstr' data-ref="_ZN4llvm16MachineIRBuilder8setInstrERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilder8setInstrERNS_12MachineInstrE">setInstr</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#692Span" title='Span' data-ref="692Span" data-ref-filename="692Span">Span</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm16MachineInstrSpan5beginEv" title='llvm::MachineInstrSpan::begin' data-ref="_ZN4llvm16MachineInstrSpan5beginEv" data-ref-filename="_ZN4llvm16MachineInstrSpan5beginEv">begin</a>()</span>);</td></tr>
<tr><th id="2901">2901</th><td>    <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2902">2902</th><td></td></tr>
<tr><th id="2903">2903</th><td>    <i>// Figure out the point after the waterfall loop before mangling the control</i></td></tr>
<tr><th id="2904">2904</th><td><i>    // flow.</i></td></tr>
<tr><th id="2905">2905</th><td>    <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_16MachineIRBuilderENS_14iterator_rangeINS_26MachineInstrBundleIteratorINS_12MachineInstr2120113" title='llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_16MachineIRBuilderENS_14iterator_rangeINS_26MachineInstrBundleIteratorINS_12MachineInstr2120113" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_16MachineIRBuilderENS_14iterator_rangeINS_26MachineInstrBundleIteratorINS_12MachineInstr2120113">executeInWaterfallLoop</a>(<span class='refarg'><a class="local col9 ref" href="#689B" title='B' data-ref="689B" data-ref-filename="689B">B</a></span>, <a class="ref fn" href="../../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_" data-ref-filename="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="local col2 ref" href="#692Span" title='Span' data-ref="692Span" data-ref-filename="692Span">Span</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm16MachineInstrSpan5beginEv" title='llvm::MachineInstrSpan::begin' data-ref="_ZN4llvm16MachineInstrSpan5beginEv" data-ref-filename="_ZN4llvm16MachineInstrSpan5beginEv">begin</a>(), <a class="local col2 ref" href="#692Span" title='Span' data-ref="692Span" data-ref-filename="692Span">Span</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm16MachineInstrSpan3endEv" title='llvm::MachineInstrSpan::end' data-ref="_ZN4llvm16MachineInstrSpan3endEv" data-ref-filename="_ZN4llvm16MachineInstrSpan3endEv">end</a>()),</td></tr>
<tr><th id="2906">2906</th><td>                           <span class='refarg'><a class="local col0 ref" href="#700OpsToWaterfall" title='OpsToWaterfall' data-ref="700OpsToWaterfall" data-ref-filename="700OpsToWaterfall">OpsToWaterfall</a></span>, <span class='refarg'><a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a></span>);</td></tr>
<tr><th id="2907">2907</th><td></td></tr>
<tr><th id="2908">2908</th><td>    <i>// The insertion point is now right after the original instruction.</i></td></tr>
<tr><th id="2909">2909</th><td><i>    //</i></td></tr>
<tr><th id="2910">2910</th><td><i>    // Keep the bitcast to the original vector type out of the loop. Doing this</i></td></tr>
<tr><th id="2911">2911</th><td><i>    // saved an extra phi we don't need inside the loop.</i></td></tr>
<tr><th id="2912">2912</th><td>    <a class="local col9 ref" href="#689B" title='B' data-ref="689B" data-ref-filename="689B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildBitcastERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildBitcast' data-ref="_ZN4llvm16MachineIRBuilder12buildBitcastERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildBitcastERKNS_5DstOpERKNS_5SrcOpE">buildBitcast</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col7 ref" href="#677DstReg" title='DstReg' data-ref="677DstReg" data-ref-filename="677DstReg">DstReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col6 ref" href="#696InsHi" title='InsHi' data-ref="696InsHi" data-ref-filename="696InsHi">InsHi</a>);</td></tr>
<tr><th id="2913">2913</th><td></td></tr>
<tr><th id="2914">2914</th><td>    <i>// Re-insert the constant offset add inside the waterfall loop.</i></td></tr>
<tr><th id="2915">2915</th><td>    <b>if</b> (<a class="local col5 ref" href="#685ShouldMoveIndexIntoLoop" title='ShouldMoveIndexIntoLoop' data-ref="685ShouldMoveIndexIntoLoop" data-ref-filename="685ShouldMoveIndexIntoLoop">ShouldMoveIndexIntoLoop</a>)</td></tr>
<tr><th id="2916">2916</th><td>      <a class="tu ref fn" href="#_ZL22reinsertVectorIndexAddRN4llvm16MachineIRBuilderERNS_12MachineInstrEjj" title='reinsertVectorIndexAdd' data-use='c' data-ref="_ZL22reinsertVectorIndexAddRN4llvm16MachineIRBuilderERNS_12MachineInstrEjj" data-ref-filename="_ZL22reinsertVectorIndexAddRN4llvm16MachineIRBuilderERNS_12MachineInstrEjj">reinsertVectorIndexAdd</a>(<span class='refarg'><a class="local col9 ref" href="#689B" title='B' data-ref="689B" data-ref-filename="689B">B</a></span>, <span class='refarg'>*<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col3 ref" href="#693IdxLo" title='IdxLo' data-ref="693IdxLo" data-ref-filename="693IdxLo">IdxLo</a></span>, <var>1</var>, <a class="local col4 ref" href="#684ConstOffset" title='ConstOffset' data-ref="684ConstOffset" data-ref-filename="684ConstOffset">ConstOffset</a>);</td></tr>
<tr><th id="2917">2917</th><td></td></tr>
<tr><th id="2918">2918</th><td>    <b>return</b>;</td></tr>
<tr><th id="2919">2919</th><td>  }</td></tr>
<tr><th id="2920">2920</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD" title='llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_LOAD">G_AMDGPU_BUFFER_LOAD</a>:</td></tr>
<tr><th id="2921">2921</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD_USHORT" title='llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD_USHORT' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD_USHORT" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_LOAD_USHORT">G_AMDGPU_BUFFER_LOAD_USHORT</a>:</td></tr>
<tr><th id="2922">2922</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD_SSHORT" title='llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD_SSHORT' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD_SSHORT" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_LOAD_SSHORT">G_AMDGPU_BUFFER_LOAD_SSHORT</a>:</td></tr>
<tr><th id="2923">2923</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD_UBYTE" title='llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD_UBYTE' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD_UBYTE" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_LOAD_UBYTE">G_AMDGPU_BUFFER_LOAD_UBYTE</a>:</td></tr>
<tr><th id="2924">2924</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD_SBYTE" title='llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD_SBYTE' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD_SBYTE" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_LOAD_SBYTE">G_AMDGPU_BUFFER_LOAD_SBYTE</a>:</td></tr>
<tr><th id="2925">2925</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD_FORMAT" title='llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD_FORMAT' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD_FORMAT" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_LOAD_FORMAT">G_AMDGPU_BUFFER_LOAD_FORMAT</a>:</td></tr>
<tr><th id="2926">2926</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD_FORMAT_D16" title='llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD_FORMAT_D16' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD_FORMAT_D16" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_LOAD_FORMAT_D16">G_AMDGPU_BUFFER_LOAD_FORMAT_D16</a>:</td></tr>
<tr><th id="2927">2927</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_TBUFFER_LOAD_FORMAT" title='llvm::AMDGPU::G_AMDGPU_TBUFFER_LOAD_FORMAT' data-ref="llvm::AMDGPU::G_AMDGPU_TBUFFER_LOAD_FORMAT" data-ref-filename="llvm..AMDGPU..G_AMDGPU_TBUFFER_LOAD_FORMAT">G_AMDGPU_TBUFFER_LOAD_FORMAT</a>:</td></tr>
<tr><th id="2928">2928</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_TBUFFER_LOAD_FORMAT_D16" title='llvm::AMDGPU::G_AMDGPU_TBUFFER_LOAD_FORMAT_D16' data-ref="llvm::AMDGPU::G_AMDGPU_TBUFFER_LOAD_FORMAT_D16" data-ref-filename="llvm..AMDGPU..G_AMDGPU_TBUFFER_LOAD_FORMAT_D16">G_AMDGPU_TBUFFER_LOAD_FORMAT_D16</a>:</td></tr>
<tr><th id="2929">2929</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_STORE" title='llvm::AMDGPU::G_AMDGPU_BUFFER_STORE' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_STORE" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_STORE">G_AMDGPU_BUFFER_STORE</a>:</td></tr>
<tr><th id="2930">2930</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_STORE_BYTE" title='llvm::AMDGPU::G_AMDGPU_BUFFER_STORE_BYTE' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_STORE_BYTE" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_STORE_BYTE">G_AMDGPU_BUFFER_STORE_BYTE</a>:</td></tr>
<tr><th id="2931">2931</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_STORE_SHORT" title='llvm::AMDGPU::G_AMDGPU_BUFFER_STORE_SHORT' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_STORE_SHORT" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_STORE_SHORT">G_AMDGPU_BUFFER_STORE_SHORT</a>:</td></tr>
<tr><th id="2932">2932</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_STORE_FORMAT" title='llvm::AMDGPU::G_AMDGPU_BUFFER_STORE_FORMAT' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_STORE_FORMAT" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_STORE_FORMAT">G_AMDGPU_BUFFER_STORE_FORMAT</a>:</td></tr>
<tr><th id="2933">2933</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_STORE_FORMAT_D16" title='llvm::AMDGPU::G_AMDGPU_BUFFER_STORE_FORMAT_D16' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_STORE_FORMAT_D16" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_STORE_FORMAT_D16">G_AMDGPU_BUFFER_STORE_FORMAT_D16</a>:</td></tr>
<tr><th id="2934">2934</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_TBUFFER_STORE_FORMAT" title='llvm::AMDGPU::G_AMDGPU_TBUFFER_STORE_FORMAT' data-ref="llvm::AMDGPU::G_AMDGPU_TBUFFER_STORE_FORMAT" data-ref-filename="llvm..AMDGPU..G_AMDGPU_TBUFFER_STORE_FORMAT">G_AMDGPU_TBUFFER_STORE_FORMAT</a>:</td></tr>
<tr><th id="2935">2935</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_TBUFFER_STORE_FORMAT_D16" title='llvm::AMDGPU::G_AMDGPU_TBUFFER_STORE_FORMAT_D16' data-ref="llvm::AMDGPU::G_AMDGPU_TBUFFER_STORE_FORMAT_D16" data-ref-filename="llvm..AMDGPU..G_AMDGPU_TBUFFER_STORE_FORMAT_D16">G_AMDGPU_TBUFFER_STORE_FORMAT_D16</a>: {</td></tr>
<tr><th id="2936">2936</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo19applyDefaultMappingERKNS0_14OperandsMapperE" title='llvm::RegisterBankInfo::applyDefaultMapping' data-ref="_ZN4llvm16RegisterBankInfo19applyDefaultMappingERKNS0_14OperandsMapperE" data-ref-filename="_ZN4llvm16RegisterBankInfo19applyDefaultMappingERKNS0_14OperandsMapperE">applyDefaultMapping</a>(<a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>);</td></tr>
<tr><th id="2937">2937</th><td>    <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE" title='llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE">executeInWaterfallLoop</a>(<span class='refarg'><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a></span>, <span class='refarg'><a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a></span>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<var>1</var>, <var>4</var>});</td></tr>
<tr><th id="2938">2938</th><td>    <b>return</b>;</td></tr>
<tr><th id="2939">2939</th><td>  }</td></tr>
<tr><th id="2940">2940</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SWAP" title='llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SWAP' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SWAP" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_ATOMIC_SWAP">G_AMDGPU_BUFFER_ATOMIC_SWAP</a>:</td></tr>
<tr><th id="2941">2941</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_ADD" title='llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_ADD' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_ADD" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_ATOMIC_ADD">G_AMDGPU_BUFFER_ATOMIC_ADD</a>:</td></tr>
<tr><th id="2942">2942</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SUB" title='llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SUB' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SUB" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_ATOMIC_SUB">G_AMDGPU_BUFFER_ATOMIC_SUB</a>:</td></tr>
<tr><th id="2943">2943</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SMIN" title='llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SMIN' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SMIN" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_ATOMIC_SMIN">G_AMDGPU_BUFFER_ATOMIC_SMIN</a>:</td></tr>
<tr><th id="2944">2944</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_UMIN" title='llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_UMIN' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_UMIN" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_ATOMIC_UMIN">G_AMDGPU_BUFFER_ATOMIC_UMIN</a>:</td></tr>
<tr><th id="2945">2945</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SMAX" title='llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SMAX' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SMAX" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_ATOMIC_SMAX">G_AMDGPU_BUFFER_ATOMIC_SMAX</a>:</td></tr>
<tr><th id="2946">2946</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_UMAX" title='llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_UMAX' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_UMAX" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_ATOMIC_UMAX">G_AMDGPU_BUFFER_ATOMIC_UMAX</a>:</td></tr>
<tr><th id="2947">2947</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_AND" title='llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_AND' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_AND" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_ATOMIC_AND">G_AMDGPU_BUFFER_ATOMIC_AND</a>:</td></tr>
<tr><th id="2948">2948</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_OR" title='llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_OR' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_OR" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_ATOMIC_OR">G_AMDGPU_BUFFER_ATOMIC_OR</a>:</td></tr>
<tr><th id="2949">2949</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_XOR" title='llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_XOR' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_XOR" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_ATOMIC_XOR">G_AMDGPU_BUFFER_ATOMIC_XOR</a>:</td></tr>
<tr><th id="2950">2950</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_INC" title='llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_INC' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_INC" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_ATOMIC_INC">G_AMDGPU_BUFFER_ATOMIC_INC</a>:</td></tr>
<tr><th id="2951">2951</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_DEC" title='llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_DEC' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_DEC" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_ATOMIC_DEC">G_AMDGPU_BUFFER_ATOMIC_DEC</a>: {</td></tr>
<tr><th id="2952">2952</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo19applyDefaultMappingERKNS0_14OperandsMapperE" title='llvm::RegisterBankInfo::applyDefaultMapping' data-ref="_ZN4llvm16RegisterBankInfo19applyDefaultMappingERKNS0_14OperandsMapperE" data-ref-filename="_ZN4llvm16RegisterBankInfo19applyDefaultMappingERKNS0_14OperandsMapperE">applyDefaultMapping</a>(<a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>);</td></tr>
<tr><th id="2953">2953</th><td>    <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE" title='llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE">executeInWaterfallLoop</a>(<span class='refarg'><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a></span>, <span class='refarg'><a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a></span>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<var>2</var>, <var>5</var>});</td></tr>
<tr><th id="2954">2954</th><td>    <b>return</b>;</td></tr>
<tr><th id="2955">2955</th><td>  }</td></tr>
<tr><th id="2956">2956</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_FADD" title='llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_FADD' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_FADD" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_ATOMIC_FADD">G_AMDGPU_BUFFER_ATOMIC_FADD</a>: {</td></tr>
<tr><th id="2957">2957</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo19applyDefaultMappingERKNS0_14OperandsMapperE" title='llvm::RegisterBankInfo::applyDefaultMapping' data-ref="_ZN4llvm16RegisterBankInfo19applyDefaultMappingERKNS0_14OperandsMapperE" data-ref-filename="_ZN4llvm16RegisterBankInfo19applyDefaultMappingERKNS0_14OperandsMapperE">applyDefaultMapping</a>(<a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>);</td></tr>
<tr><th id="2958">2958</th><td>    <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE" title='llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE">executeInWaterfallLoop</a>(<span class='refarg'><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a></span>, <span class='refarg'><a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a></span>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<var>2</var>, <var>5</var>});</td></tr>
<tr><th id="2959">2959</th><td>    <b>return</b>;</td></tr>
<tr><th id="2960">2960</th><td>  }</td></tr>
<tr><th id="2961">2961</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_CMPSWAP" title='llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_CMPSWAP' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_CMPSWAP" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_ATOMIC_CMPSWAP">G_AMDGPU_BUFFER_ATOMIC_CMPSWAP</a>: {</td></tr>
<tr><th id="2962">2962</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo19applyDefaultMappingERKNS0_14OperandsMapperE" title='llvm::RegisterBankInfo::applyDefaultMapping' data-ref="_ZN4llvm16RegisterBankInfo19applyDefaultMappingERKNS0_14OperandsMapperE" data-ref-filename="_ZN4llvm16RegisterBankInfo19applyDefaultMappingERKNS0_14OperandsMapperE">applyDefaultMapping</a>(<a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>);</td></tr>
<tr><th id="2963">2963</th><td>    <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE" title='llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE">executeInWaterfallLoop</a>(<span class='refarg'><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a></span>, <span class='refarg'><a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a></span>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<var>3</var>, <var>6</var>});</td></tr>
<tr><th id="2964">2964</th><td>    <b>return</b>;</td></tr>
<tr><th id="2965">2965</th><td>  }</td></tr>
<tr><th id="2966">2966</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_S_BUFFER_LOAD" title='llvm::AMDGPU::G_AMDGPU_S_BUFFER_LOAD' data-ref="llvm::AMDGPU::G_AMDGPU_S_BUFFER_LOAD" data-ref-filename="llvm..AMDGPU..G_AMDGPU_S_BUFFER_LOAD">G_AMDGPU_S_BUFFER_LOAD</a>: {</td></tr>
<tr><th id="2967">2967</th><td>    <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo23applyMappingSBufferLoadERKNS_16RegisterBankInfo14OperandsMapperE" title='llvm::AMDGPURegisterBankInfo::applyMappingSBufferLoad' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo23applyMappingSBufferLoadERKNS_16RegisterBankInfo14OperandsMapperE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo23applyMappingSBufferLoadERKNS_16RegisterBankInfo14OperandsMapperE">applyMappingSBufferLoad</a>(<a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>);</td></tr>
<tr><th id="2968">2968</th><td>    <b>return</b>;</td></tr>
<tr><th id="2969">2969</th><td>  }</td></tr>
<tr><th id="2970">2970</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_INTRINSIC" title='llvm::AMDGPU::G_INTRINSIC' data-ref="llvm::AMDGPU::G_INTRINSIC" data-ref-filename="llvm..AMDGPU..G_INTRINSIC">G_INTRINSIC</a>: {</td></tr>
<tr><th id="2971">2971</th><td>    <b>switch</b> (<a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getIntrinsicIDEv" title='llvm::MachineInstr::getIntrinsicID' data-ref="_ZNK4llvm12MachineInstr14getIntrinsicIDEv" data-ref-filename="_ZNK4llvm12MachineInstr14getIntrinsicIDEv">getIntrinsicID</a>()) {</td></tr>
<tr><th id="2972">2972</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_readlane" title='llvm::Intrinsic::amdgcn_readlane' data-ref="llvm::Intrinsic::amdgcn_readlane" data-ref-filename="llvm..Intrinsic..amdgcn_readlane">amdgcn_readlane</a>: {</td></tr>
<tr><th id="2973">2973</th><td>      <a class="tu ref fn" href="#_ZL24substituteSimpleCopyRegsRKN4llvm16RegisterBankInfo14OperandsMapperEj" title='substituteSimpleCopyRegs' data-use='c' data-ref="_ZL24substituteSimpleCopyRegsRKN4llvm16RegisterBankInfo14OperandsMapperEj" data-ref-filename="_ZL24substituteSimpleCopyRegsRKN4llvm16RegisterBankInfo14OperandsMapperEj">substituteSimpleCopyRegs</a>(<a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>, <var>2</var>);</td></tr>
<tr><th id="2974">2974</th><td></td></tr>
<tr><th id="2975">2975</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(OpdMapper.getVRegs(<var>0</var>).empty());</td></tr>
<tr><th id="2976">2976</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(OpdMapper.getVRegs(<var>3</var>).empty());</td></tr>
<tr><th id="2977">2977</th><td></td></tr>
<tr><th id="2978">2978</th><td>      <i>// Make sure the index is an SGPR. It doesn't make sense to run this in a</i></td></tr>
<tr><th id="2979">2979</th><td><i>      // waterfall loop, so assume it's a uniform value.</i></td></tr>
<tr><th id="2980">2980</th><td>      <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo28constrainOpWithReadfirstlaneERNS_12MachineInstrERNS_19MachineRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::constrainOpWithReadfirstlane' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo28constrainOpWithReadfirstlaneERNS_12MachineInstrERNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo28constrainOpWithReadfirstlaneERNS_12MachineInstrERNS_19MachineRegisterInfoEj">constrainOpWithReadfirstlane</a>(<span class='refarg'><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a></span>, <span class='refarg'><a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a></span>, <var>3</var>); <i>// Index</i></td></tr>
<tr><th id="2981">2981</th><td>      <b>return</b>;</td></tr>
<tr><th id="2982">2982</th><td>    }</td></tr>
<tr><th id="2983">2983</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_writelane" title='llvm::Intrinsic::amdgcn_writelane' data-ref="llvm::Intrinsic::amdgcn_writelane" data-ref-filename="llvm..Intrinsic..amdgcn_writelane">amdgcn_writelane</a>: {</td></tr>
<tr><th id="2984">2984</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(OpdMapper.getVRegs(<var>0</var>).empty());</td></tr>
<tr><th id="2985">2985</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(OpdMapper.getVRegs(<var>2</var>).empty());</td></tr>
<tr><th id="2986">2986</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(OpdMapper.getVRegs(<var>3</var>).empty());</td></tr>
<tr><th id="2987">2987</th><td></td></tr>
<tr><th id="2988">2988</th><td>      <a class="tu ref fn" href="#_ZL24substituteSimpleCopyRegsRKN4llvm16RegisterBankInfo14OperandsMapperEj" title='substituteSimpleCopyRegs' data-use='c' data-ref="_ZL24substituteSimpleCopyRegsRKN4llvm16RegisterBankInfo14OperandsMapperEj" data-ref-filename="_ZL24substituteSimpleCopyRegsRKN4llvm16RegisterBankInfo14OperandsMapperEj">substituteSimpleCopyRegs</a>(<a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>, <var>4</var>); <i>// VGPR input val</i></td></tr>
<tr><th id="2989">2989</th><td>      <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo28constrainOpWithReadfirstlaneERNS_12MachineInstrERNS_19MachineRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::constrainOpWithReadfirstlane' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo28constrainOpWithReadfirstlaneERNS_12MachineInstrERNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo28constrainOpWithReadfirstlaneERNS_12MachineInstrERNS_19MachineRegisterInfoEj">constrainOpWithReadfirstlane</a>(<span class='refarg'><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a></span>, <span class='refarg'><a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a></span>, <var>2</var>); <i>// Source value</i></td></tr>
<tr><th id="2990">2990</th><td>      <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo28constrainOpWithReadfirstlaneERNS_12MachineInstrERNS_19MachineRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::constrainOpWithReadfirstlane' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo28constrainOpWithReadfirstlaneERNS_12MachineInstrERNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo28constrainOpWithReadfirstlaneERNS_12MachineInstrERNS_19MachineRegisterInfoEj">constrainOpWithReadfirstlane</a>(<span class='refarg'><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a></span>, <span class='refarg'><a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a></span>, <var>3</var>); <i>// Index</i></td></tr>
<tr><th id="2991">2991</th><td>      <b>return</b>;</td></tr>
<tr><th id="2992">2992</th><td>    }</td></tr>
<tr><th id="2993">2993</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_interp_p1" title='llvm::Intrinsic::amdgcn_interp_p1' data-ref="llvm::Intrinsic::amdgcn_interp_p1" data-ref-filename="llvm..Intrinsic..amdgcn_interp_p1">amdgcn_interp_p1</a>:</td></tr>
<tr><th id="2994">2994</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_interp_p2" title='llvm::Intrinsic::amdgcn_interp_p2' data-ref="llvm::Intrinsic::amdgcn_interp_p2" data-ref-filename="llvm..Intrinsic..amdgcn_interp_p2">amdgcn_interp_p2</a>:</td></tr>
<tr><th id="2995">2995</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_interp_mov" title='llvm::Intrinsic::amdgcn_interp_mov' data-ref="llvm::Intrinsic::amdgcn_interp_mov" data-ref-filename="llvm..Intrinsic..amdgcn_interp_mov">amdgcn_interp_mov</a>:</td></tr>
<tr><th id="2996">2996</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_interp_p1_f16" title='llvm::Intrinsic::amdgcn_interp_p1_f16' data-ref="llvm::Intrinsic::amdgcn_interp_p1_f16" data-ref-filename="llvm..Intrinsic..amdgcn_interp_p1_f16">amdgcn_interp_p1_f16</a>:</td></tr>
<tr><th id="2997">2997</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_interp_p2_f16" title='llvm::Intrinsic::amdgcn_interp_p2_f16' data-ref="llvm::Intrinsic::amdgcn_interp_p2_f16" data-ref-filename="llvm..Intrinsic..amdgcn_interp_p2_f16">amdgcn_interp_p2_f16</a>: {</td></tr>
<tr><th id="2998">2998</th><td>      <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo19applyDefaultMappingERKNS0_14OperandsMapperE" title='llvm::RegisterBankInfo::applyDefaultMapping' data-ref="_ZN4llvm16RegisterBankInfo19applyDefaultMappingERKNS0_14OperandsMapperE" data-ref-filename="_ZN4llvm16RegisterBankInfo19applyDefaultMappingERKNS0_14OperandsMapperE">applyDefaultMapping</a>(<a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>);</td></tr>
<tr><th id="2999">2999</th><td></td></tr>
<tr><th id="3000">3000</th><td>      <i>// Readlane for m0 value, which is always the last operand.</i></td></tr>
<tr><th id="3001">3001</th><td><i>      // FIXME: Should this be a waterfall loop instead?</i></td></tr>
<tr><th id="3002">3002</th><td>      <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo28constrainOpWithReadfirstlaneERNS_12MachineInstrERNS_19MachineRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::constrainOpWithReadfirstlane' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo28constrainOpWithReadfirstlaneERNS_12MachineInstrERNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo28constrainOpWithReadfirstlaneERNS_12MachineInstrERNS_19MachineRegisterInfoEj">constrainOpWithReadfirstlane</a>(<span class='refarg'><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a></span>, <span class='refarg'><a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a></span>, <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>); <i>// Index</i></td></tr>
<tr><th id="3003">3003</th><td>      <b>return</b>;</td></tr>
<tr><th id="3004">3004</th><td>    }</td></tr>
<tr><th id="3005">3005</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_permlane16" title='llvm::Intrinsic::amdgcn_permlane16' data-ref="llvm::Intrinsic::amdgcn_permlane16" data-ref-filename="llvm..Intrinsic..amdgcn_permlane16">amdgcn_permlane16</a>:</td></tr>
<tr><th id="3006">3006</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_permlanex16" title='llvm::Intrinsic::amdgcn_permlanex16' data-ref="llvm::Intrinsic::amdgcn_permlanex16" data-ref-filename="llvm..Intrinsic..amdgcn_permlanex16">amdgcn_permlanex16</a>: {</td></tr>
<tr><th id="3007">3007</th><td>      <i>// Doing a waterfall loop over these wouldn't make any sense.</i></td></tr>
<tr><th id="3008">3008</th><td>      <a class="tu ref fn" href="#_ZL24substituteSimpleCopyRegsRKN4llvm16RegisterBankInfo14OperandsMapperEj" title='substituteSimpleCopyRegs' data-use='c' data-ref="_ZL24substituteSimpleCopyRegsRKN4llvm16RegisterBankInfo14OperandsMapperEj" data-ref-filename="_ZL24substituteSimpleCopyRegsRKN4llvm16RegisterBankInfo14OperandsMapperEj">substituteSimpleCopyRegs</a>(<a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>, <var>2</var>);</td></tr>
<tr><th id="3009">3009</th><td>      <a class="tu ref fn" href="#_ZL24substituteSimpleCopyRegsRKN4llvm16RegisterBankInfo14OperandsMapperEj" title='substituteSimpleCopyRegs' data-use='c' data-ref="_ZL24substituteSimpleCopyRegsRKN4llvm16RegisterBankInfo14OperandsMapperEj" data-ref-filename="_ZL24substituteSimpleCopyRegsRKN4llvm16RegisterBankInfo14OperandsMapperEj">substituteSimpleCopyRegs</a>(<a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>, <var>3</var>);</td></tr>
<tr><th id="3010">3010</th><td>      <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo28constrainOpWithReadfirstlaneERNS_12MachineInstrERNS_19MachineRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::constrainOpWithReadfirstlane' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo28constrainOpWithReadfirstlaneERNS_12MachineInstrERNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo28constrainOpWithReadfirstlaneERNS_12MachineInstrERNS_19MachineRegisterInfoEj">constrainOpWithReadfirstlane</a>(<span class='refarg'><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a></span>, <span class='refarg'><a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a></span>, <var>4</var>);</td></tr>
<tr><th id="3011">3011</th><td>      <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo28constrainOpWithReadfirstlaneERNS_12MachineInstrERNS_19MachineRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::constrainOpWithReadfirstlane' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo28constrainOpWithReadfirstlaneERNS_12MachineInstrERNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo28constrainOpWithReadfirstlaneERNS_12MachineInstrERNS_19MachineRegisterInfoEj">constrainOpWithReadfirstlane</a>(<span class='refarg'><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a></span>, <span class='refarg'><a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a></span>, <var>5</var>);</td></tr>
<tr><th id="3012">3012</th><td>      <b>return</b>;</td></tr>
<tr><th id="3013">3013</th><td>    }</td></tr>
<tr><th id="3014">3014</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_sbfe" title='llvm::Intrinsic::amdgcn_sbfe' data-ref="llvm::Intrinsic::amdgcn_sbfe" data-ref-filename="llvm..Intrinsic..amdgcn_sbfe">amdgcn_sbfe</a>:</td></tr>
<tr><th id="3015">3015</th><td>      <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo24applyMappingBFEIntrinsicERKNS_16RegisterBankInfo14OperandsMapperEb" title='llvm::AMDGPURegisterBankInfo::applyMappingBFEIntrinsic' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo24applyMappingBFEIntrinsicERKNS_16RegisterBankInfo14OperandsMapperEb" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo24applyMappingBFEIntrinsicERKNS_16RegisterBankInfo14OperandsMapperEb">applyMappingBFEIntrinsic</a>(<a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>, <b>true</b>);</td></tr>
<tr><th id="3016">3016</th><td>      <b>return</b>;</td></tr>
<tr><th id="3017">3017</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ubfe" title='llvm::Intrinsic::amdgcn_ubfe' data-ref="llvm::Intrinsic::amdgcn_ubfe" data-ref-filename="llvm..Intrinsic..amdgcn_ubfe">amdgcn_ubfe</a>:</td></tr>
<tr><th id="3018">3018</th><td>      <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo24applyMappingBFEIntrinsicERKNS_16RegisterBankInfo14OperandsMapperEb" title='llvm::AMDGPURegisterBankInfo::applyMappingBFEIntrinsic' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo24applyMappingBFEIntrinsicERKNS_16RegisterBankInfo14OperandsMapperEb" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo24applyMappingBFEIntrinsicERKNS_16RegisterBankInfo14OperandsMapperEb">applyMappingBFEIntrinsic</a>(<a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>, <b>false</b>);</td></tr>
<tr><th id="3019">3019</th><td>      <b>return</b>;</td></tr>
<tr><th id="3020">3020</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ballot" title='llvm::Intrinsic::amdgcn_ballot' data-ref="llvm::Intrinsic::amdgcn_ballot" data-ref-filename="llvm..Intrinsic..amdgcn_ballot">amdgcn_ballot</a>:</td></tr>
<tr><th id="3021">3021</th><td>      <i>// Use default handling and insert copy to vcc source.</i></td></tr>
<tr><th id="3022">3022</th><td>      <b>break</b>;</td></tr>
<tr><th id="3023">3023</th><td>    }</td></tr>
<tr><th id="3024">3024</th><td>    <b>break</b>;</td></tr>
<tr><th id="3025">3025</th><td>  }</td></tr>
<tr><th id="3026">3026</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_INTRIN_IMAGE_LOAD" title='llvm::AMDGPU::G_AMDGPU_INTRIN_IMAGE_LOAD' data-ref="llvm::AMDGPU::G_AMDGPU_INTRIN_IMAGE_LOAD" data-ref-filename="llvm..AMDGPU..G_AMDGPU_INTRIN_IMAGE_LOAD">G_AMDGPU_INTRIN_IMAGE_LOAD</a>:</td></tr>
<tr><th id="3027">3027</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_INTRIN_IMAGE_STORE" title='llvm::AMDGPU::G_AMDGPU_INTRIN_IMAGE_STORE' data-ref="llvm::AMDGPU::G_AMDGPU_INTRIN_IMAGE_STORE" data-ref-filename="llvm..AMDGPU..G_AMDGPU_INTRIN_IMAGE_STORE">G_AMDGPU_INTRIN_IMAGE_STORE</a>: {</td></tr>
<tr><th id="3028">3028</th><td>    <em>const</em> <span class="namespace">AMDGPU::</span><a class="type" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::RsrcIntrinsic" title='llvm::AMDGPU::RsrcIntrinsic' data-ref="llvm::AMDGPU::RsrcIntrinsic" data-ref-filename="llvm..AMDGPU..RsrcIntrinsic">RsrcIntrinsic</a> *<dfn class="local col1 decl" id="701RSrcIntrin" title='RSrcIntrin' data-type='const AMDGPU::RsrcIntrinsic *' data-ref="701RSrcIntrin" data-ref-filename="701RSrcIntrin">RSrcIntrin</dfn></td></tr>
<tr><th id="3029">3029</th><td>      = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUInstrInfo.h.html#_ZN4llvm6AMDGPU19lookupRsrcIntrinsicEj" title='llvm::AMDGPU::lookupRsrcIntrinsic' data-ref="_ZN4llvm6AMDGPU19lookupRsrcIntrinsicEj" data-ref-filename="_ZN4llvm6AMDGPU19lookupRsrcIntrinsicEj">lookupRsrcIntrinsic</a>(<a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getIntrinsicIDEv" title='llvm::MachineInstr::getIntrinsicID' data-ref="_ZNK4llvm12MachineInstr14getIntrinsicIDEv" data-ref-filename="_ZNK4llvm12MachineInstr14getIntrinsicIDEv">getIntrinsicID</a>());</td></tr>
<tr><th id="3030">3030</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(RSrcIntrin &amp;&amp; RSrcIntrin-&gt;IsImage);</td></tr>
<tr><th id="3031">3031</th><td>    <i>// Non-images can have complications from operands that allow both SGPR</i></td></tr>
<tr><th id="3032">3032</th><td><i>    // and VGPR. For now it's too complicated to figure out the final opcode</i></td></tr>
<tr><th id="3033">3033</th><td><i>    // to derive the register bank from the MCInstrDesc.</i></td></tr>
<tr><th id="3034">3034</th><td>    <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo17applyMappingImageERNS_12MachineInstrERKNS_16RegisterBankInfo14OperandsMapperERNS_19MachineRegisterInfoEi" title='llvm::AMDGPURegisterBankInfo::applyMappingImage' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo17applyMappingImageERNS_12MachineInstrERKNS_16RegisterBankInfo14OperandsMapperERNS_19MachineRegisterInfoEi" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo17applyMappingImageERNS_12MachineInstrERKNS_16RegisterBankInfo14OperandsMapperERNS_19MachineRegisterInfoEi">applyMappingImage</a>(<span class='refarg'><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a></span>, <a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>, <span class='refarg'><a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a></span>, <a class="local col1 ref" href="#701RSrcIntrin" title='RSrcIntrin' data-ref="701RSrcIntrin" data-ref-filename="701RSrcIntrin">RSrcIntrin</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::RsrcIntrinsic::RsrcArg" title='llvm::AMDGPU::RsrcIntrinsic::RsrcArg' data-ref="llvm::AMDGPU::RsrcIntrinsic::RsrcArg" data-ref-filename="llvm..AMDGPU..RsrcIntrinsic..RsrcArg">RsrcArg</a>);</td></tr>
<tr><th id="3035">3035</th><td>    <b>return</b>;</td></tr>
<tr><th id="3036">3036</th><td>  }</td></tr>
<tr><th id="3037">3037</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_INTRIN_BVH_INTERSECT_RAY" title='llvm::AMDGPU::G_AMDGPU_INTRIN_BVH_INTERSECT_RAY' data-ref="llvm::AMDGPU::G_AMDGPU_INTRIN_BVH_INTERSECT_RAY" data-ref-filename="llvm..AMDGPU..G_AMDGPU_INTRIN_BVH_INTERSECT_RAY">G_AMDGPU_INTRIN_BVH_INTERSECT_RAY</a>: {</td></tr>
<tr><th id="3038">3038</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="702N" title='N' data-type='unsigned int' data-ref="702N" data-ref-filename="702N">N</dfn> = <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" title='llvm::MachineInstr::getNumExplicitOperands' data-ref="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv">getNumExplicitOperands</a>() - <var>2</var>;</td></tr>
<tr><th id="3039">3039</th><td>    <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE" title='llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE">executeInWaterfallLoop</a>(<span class='refarg'><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a></span>, <span class='refarg'><a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a></span>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{ <a class="local col2 ref" href="#702N" title='N' data-ref="702N" data-ref-filename="702N">N</a> });</td></tr>
<tr><th id="3040">3040</th><td>    <b>return</b>;</td></tr>
<tr><th id="3041">3041</th><td>  }</td></tr>
<tr><th id="3042">3042</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_INTRINSIC_W_SIDE_EFFECTS" title='llvm::AMDGPU::G_INTRINSIC_W_SIDE_EFFECTS' data-ref="llvm::AMDGPU::G_INTRINSIC_W_SIDE_EFFECTS" data-ref-filename="llvm..AMDGPU..G_INTRINSIC_W_SIDE_EFFECTS">G_INTRINSIC_W_SIDE_EFFECTS</a>: {</td></tr>
<tr><th id="3043">3043</th><td>    <em>auto</em> <dfn class="local col3 decl" id="703IntrID" title='IntrID' data-type='unsigned int' data-ref="703IntrID" data-ref-filename="703IntrID">IntrID</dfn> = <a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getIntrinsicIDEv" title='llvm::MachineInstr::getIntrinsicID' data-ref="_ZNK4llvm12MachineInstr14getIntrinsicIDEv" data-ref-filename="_ZNK4llvm12MachineInstr14getIntrinsicIDEv">getIntrinsicID</a>();</td></tr>
<tr><th id="3044">3044</th><td>    <b>switch</b> (<a class="local col3 ref" href="#703IntrID" title='IntrID' data-ref="703IntrID" data-ref-filename="703IntrID">IntrID</a>) {</td></tr>
<tr><th id="3045">3045</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ds_ordered_add" title='llvm::Intrinsic::amdgcn_ds_ordered_add' data-ref="llvm::Intrinsic::amdgcn_ds_ordered_add" data-ref-filename="llvm..Intrinsic..amdgcn_ds_ordered_add">amdgcn_ds_ordered_add</a>:</td></tr>
<tr><th id="3046">3046</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ds_ordered_swap" title='llvm::Intrinsic::amdgcn_ds_ordered_swap' data-ref="llvm::Intrinsic::amdgcn_ds_ordered_swap" data-ref-filename="llvm..Intrinsic..amdgcn_ds_ordered_swap">amdgcn_ds_ordered_swap</a>: {</td></tr>
<tr><th id="3047">3047</th><td>      <i>// This is only allowed to execute with 1 lane, so readfirstlane is safe.</i></td></tr>
<tr><th id="3048">3048</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(OpdMapper.getVRegs(<var>0</var>).empty());</td></tr>
<tr><th id="3049">3049</th><td>      <a class="tu ref fn" href="#_ZL24substituteSimpleCopyRegsRKN4llvm16RegisterBankInfo14OperandsMapperEj" title='substituteSimpleCopyRegs' data-use='c' data-ref="_ZL24substituteSimpleCopyRegsRKN4llvm16RegisterBankInfo14OperandsMapperEj" data-ref-filename="_ZL24substituteSimpleCopyRegsRKN4llvm16RegisterBankInfo14OperandsMapperEj">substituteSimpleCopyRegs</a>(<a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>, <var>3</var>);</td></tr>
<tr><th id="3050">3050</th><td>      <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo28constrainOpWithReadfirstlaneERNS_12MachineInstrERNS_19MachineRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::constrainOpWithReadfirstlane' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo28constrainOpWithReadfirstlaneERNS_12MachineInstrERNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo28constrainOpWithReadfirstlaneERNS_12MachineInstrERNS_19MachineRegisterInfoEj">constrainOpWithReadfirstlane</a>(<span class='refarg'><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a></span>, <span class='refarg'><a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a></span>, <var>2</var>); <i>// M0</i></td></tr>
<tr><th id="3051">3051</th><td>      <b>return</b>;</td></tr>
<tr><th id="3052">3052</th><td>    }</td></tr>
<tr><th id="3053">3053</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ds_gws_init" title='llvm::Intrinsic::amdgcn_ds_gws_init' data-ref="llvm::Intrinsic::amdgcn_ds_gws_init" data-ref-filename="llvm..Intrinsic..amdgcn_ds_gws_init">amdgcn_ds_gws_init</a>:</td></tr>
<tr><th id="3054">3054</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ds_gws_barrier" title='llvm::Intrinsic::amdgcn_ds_gws_barrier' data-ref="llvm::Intrinsic::amdgcn_ds_gws_barrier" data-ref-filename="llvm..Intrinsic..amdgcn_ds_gws_barrier">amdgcn_ds_gws_barrier</a>:</td></tr>
<tr><th id="3055">3055</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ds_gws_sema_br" title='llvm::Intrinsic::amdgcn_ds_gws_sema_br' data-ref="llvm::Intrinsic::amdgcn_ds_gws_sema_br" data-ref-filename="llvm..Intrinsic..amdgcn_ds_gws_sema_br">amdgcn_ds_gws_sema_br</a>: {</td></tr>
<tr><th id="3056">3056</th><td>      <i>// Only the first lane is executes, so readfirstlane is safe.</i></td></tr>
<tr><th id="3057">3057</th><td>      <a class="tu ref fn" href="#_ZL24substituteSimpleCopyRegsRKN4llvm16RegisterBankInfo14OperandsMapperEj" title='substituteSimpleCopyRegs' data-use='c' data-ref="_ZL24substituteSimpleCopyRegsRKN4llvm16RegisterBankInfo14OperandsMapperEj" data-ref-filename="_ZL24substituteSimpleCopyRegsRKN4llvm16RegisterBankInfo14OperandsMapperEj">substituteSimpleCopyRegs</a>(<a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>, <var>1</var>);</td></tr>
<tr><th id="3058">3058</th><td>      <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo28constrainOpWithReadfirstlaneERNS_12MachineInstrERNS_19MachineRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::constrainOpWithReadfirstlane' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo28constrainOpWithReadfirstlaneERNS_12MachineInstrERNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo28constrainOpWithReadfirstlaneERNS_12MachineInstrERNS_19MachineRegisterInfoEj">constrainOpWithReadfirstlane</a>(<span class='refarg'><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a></span>, <span class='refarg'><a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a></span>, <var>2</var>); <i>// M0</i></td></tr>
<tr><th id="3059">3059</th><td>      <b>return</b>;</td></tr>
<tr><th id="3060">3060</th><td>    }</td></tr>
<tr><th id="3061">3061</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ds_gws_sema_v" title='llvm::Intrinsic::amdgcn_ds_gws_sema_v' data-ref="llvm::Intrinsic::amdgcn_ds_gws_sema_v" data-ref-filename="llvm..Intrinsic..amdgcn_ds_gws_sema_v">amdgcn_ds_gws_sema_v</a>:</td></tr>
<tr><th id="3062">3062</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ds_gws_sema_p" title='llvm::Intrinsic::amdgcn_ds_gws_sema_p' data-ref="llvm::Intrinsic::amdgcn_ds_gws_sema_p" data-ref-filename="llvm..Intrinsic..amdgcn_ds_gws_sema_p">amdgcn_ds_gws_sema_p</a>:</td></tr>
<tr><th id="3063">3063</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ds_gws_sema_release_all" title='llvm::Intrinsic::amdgcn_ds_gws_sema_release_all' data-ref="llvm::Intrinsic::amdgcn_ds_gws_sema_release_all" data-ref-filename="llvm..Intrinsic..amdgcn_ds_gws_sema_release_all">amdgcn_ds_gws_sema_release_all</a>: {</td></tr>
<tr><th id="3064">3064</th><td>      <i>// Only the first lane is executes, so readfirstlane is safe.</i></td></tr>
<tr><th id="3065">3065</th><td>      <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo28constrainOpWithReadfirstlaneERNS_12MachineInstrERNS_19MachineRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::constrainOpWithReadfirstlane' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo28constrainOpWithReadfirstlaneERNS_12MachineInstrERNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo28constrainOpWithReadfirstlaneERNS_12MachineInstrERNS_19MachineRegisterInfoEj">constrainOpWithReadfirstlane</a>(<span class='refarg'><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a></span>, <span class='refarg'><a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a></span>, <var>1</var>); <i>// M0</i></td></tr>
<tr><th id="3066">3066</th><td>      <b>return</b>;</td></tr>
<tr><th id="3067">3067</th><td>    }</td></tr>
<tr><th id="3068">3068</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ds_append" title='llvm::Intrinsic::amdgcn_ds_append' data-ref="llvm::Intrinsic::amdgcn_ds_append" data-ref-filename="llvm..Intrinsic..amdgcn_ds_append">amdgcn_ds_append</a>:</td></tr>
<tr><th id="3069">3069</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ds_consume" title='llvm::Intrinsic::amdgcn_ds_consume' data-ref="llvm::Intrinsic::amdgcn_ds_consume" data-ref-filename="llvm..Intrinsic..amdgcn_ds_consume">amdgcn_ds_consume</a>: {</td></tr>
<tr><th id="3070">3070</th><td>      <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo28constrainOpWithReadfirstlaneERNS_12MachineInstrERNS_19MachineRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::constrainOpWithReadfirstlane' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo28constrainOpWithReadfirstlaneERNS_12MachineInstrERNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo28constrainOpWithReadfirstlaneERNS_12MachineInstrERNS_19MachineRegisterInfoEj">constrainOpWithReadfirstlane</a>(<span class='refarg'><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a></span>, <span class='refarg'><a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a></span>, <var>2</var>); <i>// M0</i></td></tr>
<tr><th id="3071">3071</th><td>      <b>return</b>;</td></tr>
<tr><th id="3072">3072</th><td>    }</td></tr>
<tr><th id="3073">3073</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_s_sendmsg" title='llvm::Intrinsic::amdgcn_s_sendmsg' data-ref="llvm::Intrinsic::amdgcn_s_sendmsg" data-ref-filename="llvm..Intrinsic..amdgcn_s_sendmsg">amdgcn_s_sendmsg</a>:</td></tr>
<tr><th id="3074">3074</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_s_sendmsghalt" title='llvm::Intrinsic::amdgcn_s_sendmsghalt' data-ref="llvm::Intrinsic::amdgcn_s_sendmsghalt" data-ref-filename="llvm..Intrinsic..amdgcn_s_sendmsghalt">amdgcn_s_sendmsghalt</a>: {</td></tr>
<tr><th id="3075">3075</th><td>      <i>// FIXME: Should this use a waterfall loop?</i></td></tr>
<tr><th id="3076">3076</th><td>      <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo28constrainOpWithReadfirstlaneERNS_12MachineInstrERNS_19MachineRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::constrainOpWithReadfirstlane' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo28constrainOpWithReadfirstlaneERNS_12MachineInstrERNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo28constrainOpWithReadfirstlaneERNS_12MachineInstrERNS_19MachineRegisterInfoEj">constrainOpWithReadfirstlane</a>(<span class='refarg'><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a></span>, <span class='refarg'><a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a></span>, <var>2</var>); <i>// M0</i></td></tr>
<tr><th id="3077">3077</th><td>      <b>return</b>;</td></tr>
<tr><th id="3078">3078</th><td>    }</td></tr>
<tr><th id="3079">3079</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_s_setreg" title='llvm::Intrinsic::amdgcn_s_setreg' data-ref="llvm::Intrinsic::amdgcn_s_setreg" data-ref-filename="llvm..Intrinsic..amdgcn_s_setreg">amdgcn_s_setreg</a>: {</td></tr>
<tr><th id="3080">3080</th><td>      <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo28constrainOpWithReadfirstlaneERNS_12MachineInstrERNS_19MachineRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::constrainOpWithReadfirstlane' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo28constrainOpWithReadfirstlaneERNS_12MachineInstrERNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo28constrainOpWithReadfirstlaneERNS_12MachineInstrERNS_19MachineRegisterInfoEj">constrainOpWithReadfirstlane</a>(<span class='refarg'><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a></span>, <span class='refarg'><a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a></span>, <var>2</var>);</td></tr>
<tr><th id="3081">3081</th><td>      <b>return</b>;</td></tr>
<tr><th id="3082">3082</th><td>    }</td></tr>
<tr><th id="3083">3083</th><td>    <b>default</b>: {</td></tr>
<tr><th id="3084">3084</th><td>      <b>if</b> (<em>const</em> <span class="namespace">AMDGPU::</span><a class="type" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::RsrcIntrinsic" title='llvm::AMDGPU::RsrcIntrinsic' data-ref="llvm::AMDGPU::RsrcIntrinsic" data-ref-filename="llvm..AMDGPU..RsrcIntrinsic">RsrcIntrinsic</a> *<dfn class="local col4 decl" id="704RSrcIntrin" title='RSrcIntrin' data-type='const AMDGPU::RsrcIntrinsic *' data-ref="704RSrcIntrin" data-ref-filename="704RSrcIntrin"><a class="local col4 ref" href="#704RSrcIntrin" title='RSrcIntrin' data-ref="704RSrcIntrin" data-ref-filename="704RSrcIntrin">RSrcIntrin</a></dfn> =</td></tr>
<tr><th id="3085">3085</th><td>              <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUInstrInfo.h.html#_ZN4llvm6AMDGPU19lookupRsrcIntrinsicEj" title='llvm::AMDGPU::lookupRsrcIntrinsic' data-ref="_ZN4llvm6AMDGPU19lookupRsrcIntrinsicEj" data-ref-filename="_ZN4llvm6AMDGPU19lookupRsrcIntrinsicEj">lookupRsrcIntrinsic</a>(<a class="local col3 ref" href="#703IntrID" title='IntrID' data-ref="703IntrID" data-ref-filename="703IntrID">IntrID</a>)) {</td></tr>
<tr><th id="3086">3086</th><td>        <i>// Non-images can have complications from operands that allow both SGPR</i></td></tr>
<tr><th id="3087">3087</th><td><i>        // and VGPR. For now it's too complicated to figure out the final opcode</i></td></tr>
<tr><th id="3088">3088</th><td><i>        // to derive the register bank from the MCInstrDesc.</i></td></tr>
<tr><th id="3089">3089</th><td>        <b>if</b> (<a class="local col4 ref" href="#704RSrcIntrin" title='RSrcIntrin' data-ref="704RSrcIntrin" data-ref-filename="704RSrcIntrin">RSrcIntrin</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::RsrcIntrinsic::IsImage" title='llvm::AMDGPU::RsrcIntrinsic::IsImage' data-ref="llvm::AMDGPU::RsrcIntrinsic::IsImage" data-ref-filename="llvm..AMDGPU..RsrcIntrinsic..IsImage">IsImage</a>) {</td></tr>
<tr><th id="3090">3090</th><td>          <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo17applyMappingImageERNS_12MachineInstrERKNS_16RegisterBankInfo14OperandsMapperERNS_19MachineRegisterInfoEi" title='llvm::AMDGPURegisterBankInfo::applyMappingImage' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo17applyMappingImageERNS_12MachineInstrERKNS_16RegisterBankInfo14OperandsMapperERNS_19MachineRegisterInfoEi" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo17applyMappingImageERNS_12MachineInstrERKNS_16RegisterBankInfo14OperandsMapperERNS_19MachineRegisterInfoEi">applyMappingImage</a>(<span class='refarg'><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a></span>, <a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>, <span class='refarg'><a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a></span>, <a class="local col4 ref" href="#704RSrcIntrin" title='RSrcIntrin' data-ref="704RSrcIntrin" data-ref-filename="704RSrcIntrin">RSrcIntrin</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::RsrcIntrinsic::RsrcArg" title='llvm::AMDGPU::RsrcIntrinsic::RsrcArg' data-ref="llvm::AMDGPU::RsrcIntrinsic::RsrcArg" data-ref-filename="llvm..AMDGPU..RsrcIntrinsic..RsrcArg">RsrcArg</a>);</td></tr>
<tr><th id="3091">3091</th><td>          <b>return</b>;</td></tr>
<tr><th id="3092">3092</th><td>        }</td></tr>
<tr><th id="3093">3093</th><td>      }</td></tr>
<tr><th id="3094">3094</th><td></td></tr>
<tr><th id="3095">3095</th><td>      <b>break</b>;</td></tr>
<tr><th id="3096">3096</th><td>    }</td></tr>
<tr><th id="3097">3097</th><td>    }</td></tr>
<tr><th id="3098">3098</th><td>    <b>break</b>;</td></tr>
<tr><th id="3099">3099</th><td>  }</td></tr>
<tr><th id="3100">3100</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_LOAD" title='llvm::AMDGPU::G_LOAD' data-ref="llvm::AMDGPU::G_LOAD" data-ref-filename="llvm..AMDGPU..G_LOAD">G_LOAD</a>:</td></tr>
<tr><th id="3101">3101</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_ZEXTLOAD" title='llvm::AMDGPU::G_ZEXTLOAD' data-ref="llvm::AMDGPU::G_ZEXTLOAD" data-ref-filename="llvm..AMDGPU..G_ZEXTLOAD">G_ZEXTLOAD</a>:</td></tr>
<tr><th id="3102">3102</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_SEXTLOAD" title='llvm::AMDGPU::G_SEXTLOAD' data-ref="llvm::AMDGPU::G_SEXTLOAD" data-ref-filename="llvm..AMDGPU..G_SEXTLOAD">G_SEXTLOAD</a>: {</td></tr>
<tr><th id="3103">3103</th><td>    <b>if</b> (<a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo16applyMappingLoadERNS_12MachineInstrERKNS_16RegisterBankInfo14OperandsMapperERNS_19MachineRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::applyMappingLoad' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16applyMappingLoadERNS_12MachineInstrERKNS_16RegisterBankInfo14OperandsMapperERNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16applyMappingLoadERNS_12MachineInstrERKNS_16RegisterBankInfo14OperandsMapperERNS_19MachineRegisterInfoE">applyMappingLoad</a>(<span class='refarg'><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a></span>, <a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>, <span class='refarg'><a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a></span>))</td></tr>
<tr><th id="3104">3104</th><td>      <b>return</b>;</td></tr>
<tr><th id="3105">3105</th><td>    <b>break</b>;</td></tr>
<tr><th id="3106">3106</th><td>  }</td></tr>
<tr><th id="3107">3107</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_DYN_STACKALLOC" title='llvm::AMDGPU::G_DYN_STACKALLOC' data-ref="llvm::AMDGPU::G_DYN_STACKALLOC" data-ref-filename="llvm..AMDGPU..G_DYN_STACKALLOC">G_DYN_STACKALLOC</a>:</td></tr>
<tr><th id="3108">3108</th><td>    <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo25applyMappingDynStackAllocERNS_12MachineInstrERKNS_16RegisterBankInfo14OperandsMapperERNS_19MachineRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::applyMappingDynStackAlloc' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo25applyMappingDynStackAllocERNS_12MachineInstrERKNS_16RegisterBankInfo14OperandsMapperERNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo25applyMappingDynStackAllocERNS_12MachineInstrERKNS_16RegisterBankInfo14OperandsMapperERNS_19MachineRegisterInfoE">applyMappingDynStackAlloc</a>(<span class='refarg'><a class="local col5 ref" href="#505MI" title='MI' data-ref="505MI" data-ref-filename="505MI">MI</a></span>, <a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>, <span class='refarg'><a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI" data-ref-filename="507MRI">MRI</a></span>);</td></tr>
<tr><th id="3109">3109</th><td>    <b>return</b>;</td></tr>
<tr><th id="3110">3110</th><td>  <b>default</b>:</td></tr>
<tr><th id="3111">3111</th><td>    <b>break</b>;</td></tr>
<tr><th id="3112">3112</th><td>  }</td></tr>
<tr><th id="3113">3113</th><td></td></tr>
<tr><th id="3114">3114</th><td>  <b>return</b> <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo19applyDefaultMappingERKNS0_14OperandsMapperE" title='llvm::RegisterBankInfo::applyDefaultMapping' data-ref="_ZN4llvm16RegisterBankInfo19applyDefaultMappingERKNS0_14OperandsMapperE" data-ref-filename="_ZN4llvm16RegisterBankInfo19applyDefaultMappingERKNS0_14OperandsMapperE">applyDefaultMapping</a>(<a class="local col4 ref" href="#504OpdMapper" title='OpdMapper' data-ref="504OpdMapper" data-ref-filename="504OpdMapper">OpdMapper</a>);</td></tr>
<tr><th id="3115">3115</th><td>}</td></tr>
<tr><th id="3116">3116</th><td></td></tr>
<tr><th id="3117">3117</th><td><i  data-doc="_ZL12regBankUnionjj">// vgpr, sgpr -&gt; vgpr</i></td></tr>
<tr><th id="3118">3118</th><td><i  data-doc="_ZL12regBankUnionjj">// vgpr, agpr -&gt; vgpr</i></td></tr>
<tr><th id="3119">3119</th><td><i  data-doc="_ZL12regBankUnionjj">// agpr, agpr -&gt; agpr</i></td></tr>
<tr><th id="3120">3120</th><td><i  data-doc="_ZL12regBankUnionjj">// agpr, sgpr -&gt; vgpr</i></td></tr>
<tr><th id="3121">3121</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL12regBankUnionjj" title='regBankUnion' data-type='unsigned int regBankUnion(unsigned int RB0, unsigned int RB1)' data-ref="_ZL12regBankUnionjj" data-ref-filename="_ZL12regBankUnionjj">regBankUnion</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="705RB0" title='RB0' data-type='unsigned int' data-ref="705RB0" data-ref-filename="705RB0">RB0</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="706RB1" title='RB1' data-type='unsigned int' data-ref="706RB1" data-ref-filename="706RB1">RB1</dfn>) {</td></tr>
<tr><th id="3122">3122</th><td>  <b>if</b> (<a class="local col5 ref" href="#705RB0" title='RB0' data-ref="705RB0" data-ref-filename="705RB0">RB0</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::InvalidRegBankID" title='llvm::AMDGPU::InvalidRegBankID' data-ref="llvm::AMDGPU::InvalidRegBankID" data-ref-filename="llvm..AMDGPU..InvalidRegBankID">InvalidRegBankID</a>)</td></tr>
<tr><th id="3123">3123</th><td>    <b>return</b> <a class="local col6 ref" href="#706RB1" title='RB1' data-ref="706RB1" data-ref-filename="706RB1">RB1</a>;</td></tr>
<tr><th id="3124">3124</th><td>  <b>if</b> (<a class="local col6 ref" href="#706RB1" title='RB1' data-ref="706RB1" data-ref-filename="706RB1">RB1</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::InvalidRegBankID" title='llvm::AMDGPU::InvalidRegBankID' data-ref="llvm::AMDGPU::InvalidRegBankID" data-ref-filename="llvm..AMDGPU..InvalidRegBankID">InvalidRegBankID</a>)</td></tr>
<tr><th id="3125">3125</th><td>    <b>return</b> <a class="local col5 ref" href="#705RB0" title='RB0' data-ref="705RB0" data-ref-filename="705RB0">RB0</a>;</td></tr>
<tr><th id="3126">3126</th><td></td></tr>
<tr><th id="3127">3127</th><td>  <b>if</b> (<a class="local col5 ref" href="#705RB0" title='RB0' data-ref="705RB0" data-ref-filename="705RB0">RB0</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a> &amp;&amp; <a class="local col6 ref" href="#706RB1" title='RB1' data-ref="706RB1" data-ref-filename="706RB1">RB1</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>)</td></tr>
<tr><th id="3128">3128</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>;</td></tr>
<tr><th id="3129">3129</th><td></td></tr>
<tr><th id="3130">3130</th><td>  <b>if</b> (<a class="local col5 ref" href="#705RB0" title='RB0' data-ref="705RB0" data-ref-filename="705RB0">RB0</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::AGPRRegBankID" title='llvm::AMDGPU::AGPRRegBankID' data-ref="llvm::AMDGPU::AGPRRegBankID" data-ref-filename="llvm..AMDGPU..AGPRRegBankID">AGPRRegBankID</a> &amp;&amp; <a class="local col6 ref" href="#706RB1" title='RB1' data-ref="706RB1" data-ref-filename="706RB1">RB1</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::AGPRRegBankID" title='llvm::AMDGPU::AGPRRegBankID' data-ref="llvm::AMDGPU::AGPRRegBankID" data-ref-filename="llvm..AMDGPU..AGPRRegBankID">AGPRRegBankID</a>)</td></tr>
<tr><th id="3131">3131</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::AGPRRegBankID" title='llvm::AMDGPU::AGPRRegBankID' data-ref="llvm::AMDGPU::AGPRRegBankID" data-ref-filename="llvm..AMDGPU..AGPRRegBankID">AGPRRegBankID</a>;</td></tr>
<tr><th id="3132">3132</th><td></td></tr>
<tr><th id="3133">3133</th><td>  <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>;</td></tr>
<tr><th id="3134">3134</th><td>}</td></tr>
<tr><th id="3135">3135</th><td></td></tr>
<tr><th id="3136">3136</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL16regBankBoolUnionjj" title='regBankBoolUnion' data-type='unsigned int regBankBoolUnion(unsigned int RB0, unsigned int RB1)' data-ref="_ZL16regBankBoolUnionjj" data-ref-filename="_ZL16regBankBoolUnionjj">regBankBoolUnion</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="707RB0" title='RB0' data-type='unsigned int' data-ref="707RB0" data-ref-filename="707RB0">RB0</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="708RB1" title='RB1' data-type='unsigned int' data-ref="708RB1" data-ref-filename="708RB1">RB1</dfn>) {</td></tr>
<tr><th id="3137">3137</th><td>  <b>if</b> (<a class="local col7 ref" href="#707RB0" title='RB0' data-ref="707RB0" data-ref-filename="707RB0">RB0</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::InvalidRegBankID" title='llvm::AMDGPU::InvalidRegBankID' data-ref="llvm::AMDGPU::InvalidRegBankID" data-ref-filename="llvm..AMDGPU..InvalidRegBankID">InvalidRegBankID</a>)</td></tr>
<tr><th id="3138">3138</th><td>    <b>return</b> <a class="local col8 ref" href="#708RB1" title='RB1' data-ref="708RB1" data-ref-filename="708RB1">RB1</a>;</td></tr>
<tr><th id="3139">3139</th><td>  <b>if</b> (<a class="local col8 ref" href="#708RB1" title='RB1' data-ref="708RB1" data-ref-filename="708RB1">RB1</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::InvalidRegBankID" title='llvm::AMDGPU::InvalidRegBankID' data-ref="llvm::AMDGPU::InvalidRegBankID" data-ref-filename="llvm..AMDGPU..InvalidRegBankID">InvalidRegBankID</a>)</td></tr>
<tr><th id="3140">3140</th><td>    <b>return</b> <a class="local col7 ref" href="#707RB0" title='RB0' data-ref="707RB0" data-ref-filename="707RB0">RB0</a>;</td></tr>
<tr><th id="3141">3141</th><td></td></tr>
<tr><th id="3142">3142</th><td>  <i>// vcc, vcc -&gt; vcc</i></td></tr>
<tr><th id="3143">3143</th><td><i>  // vcc, sgpr -&gt; vcc</i></td></tr>
<tr><th id="3144">3144</th><td><i>  // vcc, vgpr -&gt; vcc</i></td></tr>
<tr><th id="3145">3145</th><td>  <b>if</b> (<a class="local col7 ref" href="#707RB0" title='RB0' data-ref="707RB0" data-ref-filename="707RB0">RB0</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBankID" title='llvm::AMDGPU::VCCRegBankID' data-ref="llvm::AMDGPU::VCCRegBankID" data-ref-filename="llvm..AMDGPU..VCCRegBankID">VCCRegBankID</a> || <a class="local col8 ref" href="#708RB1" title='RB1' data-ref="708RB1" data-ref-filename="708RB1">RB1</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBankID" title='llvm::AMDGPU::VCCRegBankID' data-ref="llvm::AMDGPU::VCCRegBankID" data-ref-filename="llvm..AMDGPU..VCCRegBankID">VCCRegBankID</a>)</td></tr>
<tr><th id="3146">3146</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBankID" title='llvm::AMDGPU::VCCRegBankID' data-ref="llvm::AMDGPU::VCCRegBankID" data-ref-filename="llvm..AMDGPU..VCCRegBankID">VCCRegBankID</a>;</td></tr>
<tr><th id="3147">3147</th><td></td></tr>
<tr><th id="3148">3148</th><td>  <i>// vcc, vgpr -&gt; vgpr</i></td></tr>
<tr><th id="3149">3149</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL12regBankUnionjj" title='regBankUnion' data-use='c' data-ref="_ZL12regBankUnionjj" data-ref-filename="_ZL12regBankUnionjj">regBankUnion</a>(<a class="local col7 ref" href="#707RB0" title='RB0' data-ref="707RB0" data-ref-filename="707RB0">RB0</a>, <a class="local col8 ref" href="#708RB1" title='RB1' data-ref="708RB1" data-ref-filename="708RB1">RB1</a>);</td></tr>
<tr><th id="3150">3150</th><td>}</td></tr>
<tr><th id="3151">3151</th><td></td></tr>
<tr><th id="3152">3152</th><td><em>unsigned</em> <a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo" data-ref-filename="llvm..AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm22AMDGPURegisterBankInfo14getMappingTypeERKNS_19MachineRegisterInfoERKNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::getMappingType' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo14getMappingTypeERKNS_19MachineRegisterInfoERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo14getMappingTypeERKNS_19MachineRegisterInfoERKNS_12MachineInstrE">getMappingType</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="709MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="709MRI" data-ref-filename="709MRI">MRI</dfn>,</td></tr>
<tr><th id="3153">3153</th><td>                                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="710MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="710MI" data-ref-filename="710MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3154">3154</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="711RegBank" title='RegBank' data-type='unsigned int' data-ref="711RegBank" data-ref-filename="711RegBank">RegBank</dfn> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::InvalidRegBankID" title='llvm::AMDGPU::InvalidRegBankID' data-ref="llvm::AMDGPU::InvalidRegBankID" data-ref-filename="llvm..AMDGPU..InvalidRegBankID">InvalidRegBankID</a>;</td></tr>
<tr><th id="3155">3155</th><td></td></tr>
<tr><th id="3156">3156</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="712i" title='i' data-type='unsigned int' data-ref="712i" data-ref-filename="712i">i</dfn> = <var>0</var>, <dfn class="local col3 decl" id="713e" title='e' data-type='unsigned int' data-ref="713e" data-ref-filename="713e">e</dfn> = <a class="local col0 ref" href="#710MI" title='MI' data-ref="710MI" data-ref-filename="710MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col2 ref" href="#712i" title='i' data-ref="712i" data-ref-filename="712i">i</a> != <a class="local col3 ref" href="#713e" title='e' data-ref="713e" data-ref-filename="713e">e</a>; ++<a class="local col2 ref" href="#712i" title='i' data-ref="712i" data-ref-filename="712i">i</a>) {</td></tr>
<tr><th id="3157">3157</th><td>    <b>if</b> (!<a class="local col0 ref" href="#710MI" title='MI' data-ref="710MI" data-ref-filename="710MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#712i" title='i' data-ref="712i" data-ref-filename="712i">i</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="3158">3158</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3159">3159</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="714Reg" title='Reg' data-type='llvm::Register' data-ref="714Reg" data-ref-filename="714Reg">Reg</dfn> = <a class="local col0 ref" href="#710MI" title='MI' data-ref="710MI" data-ref-filename="710MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#712i" title='i' data-ref="712i" data-ref-filename="712i">i</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3160">3160</th><td>    <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col5 decl" id="715Bank" title='Bank' data-type='const llvm::RegisterBank *' data-ref="715Bank" data-ref-filename="715Bank"><a class="local col5 ref" href="#715Bank" title='Bank' data-ref="715Bank" data-ref-filename="715Bank">Bank</a></dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#714Reg" title='Reg' data-ref="714Reg" data-ref-filename="714Reg">Reg</a>, <a class="local col9 ref" href="#709MRI" title='MRI' data-ref="709MRI" data-ref-filename="709MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>)) {</td></tr>
<tr><th id="3161">3161</th><td>      <a class="local col1 ref" href="#711RegBank" title='RegBank' data-ref="711RegBank" data-ref-filename="711RegBank">RegBank</a> = <a class="tu ref fn" href="#_ZL12regBankUnionjj" title='regBankUnion' data-use='c' data-ref="_ZL12regBankUnionjj" data-ref-filename="_ZL12regBankUnionjj">regBankUnion</a>(<a class="local col1 ref" href="#711RegBank" title='RegBank' data-ref="711RegBank" data-ref-filename="711RegBank">RegBank</a>, <a class="local col5 ref" href="#715Bank" title='Bank' data-ref="715Bank" data-ref-filename="715Bank">Bank</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>());</td></tr>
<tr><th id="3162">3162</th><td>      <b>if</b> (<a class="local col1 ref" href="#711RegBank" title='RegBank' data-ref="711RegBank" data-ref-filename="711RegBank">RegBank</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>)</td></tr>
<tr><th id="3163">3163</th><td>        <b>break</b>;</td></tr>
<tr><th id="3164">3164</th><td>    }</td></tr>
<tr><th id="3165">3165</th><td>  }</td></tr>
<tr><th id="3166">3166</th><td></td></tr>
<tr><th id="3167">3167</th><td>  <b>return</b> <a class="local col1 ref" href="#711RegBank" title='RegBank' data-ref="711RegBank" data-ref-filename="711RegBank">RegBank</a>;</td></tr>
<tr><th id="3168">3168</th><td>}</td></tr>
<tr><th id="3169">3169</th><td></td></tr>
<tr><th id="3170">3170</th><td><em>bool</em> <a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo" data-ref-filename="llvm..AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm22AMDGPURegisterBankInfo13isSALUMappingERKNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::isSALUMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo13isSALUMappingERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo13isSALUMappingERKNS_12MachineInstrE">isSALUMapping</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="716MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="716MI" data-ref-filename="716MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3171">3171</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="717MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="717MF" data-ref-filename="717MF">MF</dfn> = *<a class="local col6 ref" href="#716MI" title='MI' data-ref="716MI" data-ref-filename="716MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="3172">3172</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="718MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="718MRI" data-ref-filename="718MRI">MRI</dfn> = <a class="local col7 ref" href="#717MF" title='MF' data-ref="717MF" data-ref-filename="717MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3173">3173</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="719i" title='i' data-type='unsigned int' data-ref="719i" data-ref-filename="719i">i</dfn> = <var>0</var>, <dfn class="local col0 decl" id="720e" title='e' data-type='unsigned int' data-ref="720e" data-ref-filename="720e">e</dfn> = <a class="local col6 ref" href="#716MI" title='MI' data-ref="716MI" data-ref-filename="716MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();<a class="local col9 ref" href="#719i" title='i' data-ref="719i" data-ref-filename="719i">i</a> != <a class="local col0 ref" href="#720e" title='e' data-ref="720e" data-ref-filename="720e">e</a>; ++<a class="local col9 ref" href="#719i" title='i' data-ref="719i" data-ref-filename="719i">i</a>) {</td></tr>
<tr><th id="3174">3174</th><td>    <b>if</b> (!<a class="local col6 ref" href="#716MI" title='MI' data-ref="716MI" data-ref-filename="716MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#719i" title='i' data-ref="719i" data-ref-filename="719i">i</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="3175">3175</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3176">3176</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="721Reg" title='Reg' data-type='llvm::Register' data-ref="721Reg" data-ref-filename="721Reg">Reg</dfn> = <a class="local col6 ref" href="#716MI" title='MI' data-ref="716MI" data-ref-filename="716MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#719i" title='i' data-ref="719i" data-ref-filename="719i">i</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3177">3177</th><td>    <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col2 decl" id="722Bank" title='Bank' data-type='const llvm::RegisterBank *' data-ref="722Bank" data-ref-filename="722Bank"><a class="local col2 ref" href="#722Bank" title='Bank' data-ref="722Bank" data-ref-filename="722Bank">Bank</a></dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#721Reg" title='Reg' data-ref="721Reg" data-ref-filename="721Reg">Reg</a>, <a class="local col8 ref" href="#718MRI" title='MRI' data-ref="718MRI" data-ref-filename="718MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>)) {</td></tr>
<tr><th id="3178">3178</th><td>      <b>if</b> (<a class="local col2 ref" href="#722Bank" title='Bank' data-ref="722Bank" data-ref-filename="722Bank">Bank</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() != <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>)</td></tr>
<tr><th id="3179">3179</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3180">3180</th><td>    }</td></tr>
<tr><th id="3181">3181</th><td>  }</td></tr>
<tr><th id="3182">3182</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3183">3183</th><td>}</td></tr>
<tr><th id="3184">3184</th><td></td></tr>
<tr><th id="3185">3185</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo" data-ref-filename="llvm..RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping" data-ref-filename="llvm..RegisterBankInfo..InstructionMapping">InstructionMapping</a> &amp;</td></tr>
<tr><th id="3186">3186</th><td><a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo" data-ref-filename="llvm..AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm22AMDGPURegisterBankInfo20getDefaultMappingSOPERKNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::getDefaultMappingSOP' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo20getDefaultMappingSOPERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo20getDefaultMappingSOPERKNS_12MachineInstrE">getDefaultMappingSOP</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="723MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="723MI" data-ref-filename="723MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3187">3187</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="724MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="724MF" data-ref-filename="724MF">MF</dfn> = *<a class="local col3 ref" href="#723MI" title='MI' data-ref="723MI" data-ref-filename="723MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="3188">3188</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="725MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="725MRI" data-ref-filename="725MRI">MRI</dfn> = <a class="local col4 ref" href="#724MF" title='MF' data-ref="724MF" data-ref-filename="724MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3189">3189</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping" data-ref-filename="llvm..RegisterBankInfo..ValueMapping">ValueMapping</a>*, <var>8</var>&gt; <dfn class="local col6 decl" id="726OpdsMapping" title='OpdsMapping' data-type='SmallVector&lt;const llvm::RegisterBankInfo::ValueMapping *, 8&gt;' data-ref="726OpdsMapping" data-ref-filename="726OpdsMapping">OpdsMapping</dfn><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_" data-ref-filename="_ZN4llvm11SmallVectorC1EmRKT_">(</a><a class="local col3 ref" href="#723MI" title='MI' data-ref="723MI" data-ref-filename="723MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>());</td></tr>
<tr><th id="3190">3190</th><td></td></tr>
<tr><th id="3191">3191</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="727i" title='i' data-type='unsigned int' data-ref="727i" data-ref-filename="727i">i</dfn> = <var>0</var>, <dfn class="local col8 decl" id="728e" title='e' data-type='unsigned int' data-ref="728e" data-ref-filename="728e">e</dfn> = <a class="local col3 ref" href="#723MI" title='MI' data-ref="723MI" data-ref-filename="723MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col7 ref" href="#727i" title='i' data-ref="727i" data-ref-filename="727i">i</a> != <a class="local col8 ref" href="#728e" title='e' data-ref="728e" data-ref-filename="728e">e</a>; ++<a class="local col7 ref" href="#727i" title='i' data-ref="727i" data-ref-filename="727i">i</a>) {</td></tr>
<tr><th id="3192">3192</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="729SrcOp" title='SrcOp' data-type='const llvm::MachineOperand &amp;' data-ref="729SrcOp" data-ref-filename="729SrcOp">SrcOp</dfn> = <a class="local col3 ref" href="#723MI" title='MI' data-ref="723MI" data-ref-filename="723MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#727i" title='i' data-ref="727i" data-ref-filename="727i">i</a>);</td></tr>
<tr><th id="3193">3193</th><td>    <b>if</b> (!<a class="local col9 ref" href="#729SrcOp" title='SrcOp' data-ref="729SrcOp" data-ref-filename="729SrcOp">SrcOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="3194">3194</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3195">3195</th><td></td></tr>
<tr><th id="3196">3196</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="730Size" title='Size' data-type='unsigned int' data-ref="730Size" data-ref-filename="730Size">Size</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getSizeInBits' data-ref="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSizeInBits</a>(<a class="local col9 ref" href="#729SrcOp" title='SrcOp' data-ref="729SrcOp" data-ref-filename="729SrcOp">SrcOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col5 ref" href="#725MRI" title='MRI' data-ref="725MRI" data-ref-filename="725MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="3197">3197</th><td>    <a class="local col6 ref" href="#726OpdsMapping" title='OpdsMapping' data-ref="726OpdsMapping" data-ref-filename="726OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#727i" title='i' data-ref="727i" data-ref-filename="727i">i</a>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>, <a class="local col0 ref" href="#730Size" title='Size' data-ref="730Size" data-ref-filename="730Size">Size</a>);</td></tr>
<tr><th id="3198">3198</th><td>  }</td></tr>
<tr><th id="3199">3199</th><td>  <b>return</b> <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" title='llvm::RegisterBankInfo::getInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj">getInstructionMapping</a>(<var>1</var>, <var>1</var>, <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE" data-ref-filename="_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE">getOperandsMapping</a>(<a class="local col6 ref" href="#726OpdsMapping" title='OpdsMapping' data-ref="726OpdsMapping" data-ref-filename="726OpdsMapping">OpdsMapping</a>),</td></tr>
<tr><th id="3200">3200</th><td>                               <a class="local col3 ref" href="#723MI" title='MI' data-ref="723MI" data-ref-filename="723MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>());</td></tr>
<tr><th id="3201">3201</th><td>}</td></tr>
<tr><th id="3202">3202</th><td></td></tr>
<tr><th id="3203">3203</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo" data-ref-filename="llvm..RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping" data-ref-filename="llvm..RegisterBankInfo..InstructionMapping">InstructionMapping</a> &amp;</td></tr>
<tr><th id="3204">3204</th><td><a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo" data-ref-filename="llvm..AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm22AMDGPURegisterBankInfo20getDefaultMappingVOPERKNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::getDefaultMappingVOP' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo20getDefaultMappingVOPERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo20getDefaultMappingVOPERKNS_12MachineInstrE">getDefaultMappingVOP</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="731MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="731MI" data-ref-filename="731MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3205">3205</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="732MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="732MF" data-ref-filename="732MF">MF</dfn> = *<a class="local col1 ref" href="#731MI" title='MI' data-ref="731MI" data-ref-filename="731MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="3206">3206</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="733MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="733MRI" data-ref-filename="733MRI">MRI</dfn> = <a class="local col2 ref" href="#732MF" title='MF' data-ref="732MF" data-ref-filename="732MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3207">3207</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping" data-ref-filename="llvm..RegisterBankInfo..ValueMapping">ValueMapping</a>*, <var>8</var>&gt; <dfn class="local col4 decl" id="734OpdsMapping" title='OpdsMapping' data-type='SmallVector&lt;const llvm::RegisterBankInfo::ValueMapping *, 8&gt;' data-ref="734OpdsMapping" data-ref-filename="734OpdsMapping">OpdsMapping</dfn><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_" data-ref-filename="_ZN4llvm11SmallVectorC1EmRKT_">(</a><a class="local col1 ref" href="#731MI" title='MI' data-ref="731MI" data-ref-filename="731MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>());</td></tr>
<tr><th id="3208">3208</th><td></td></tr>
<tr><th id="3209">3209</th><td>  <i>// Even though we technically could use SGPRs, this would require knowledge of</i></td></tr>
<tr><th id="3210">3210</th><td><i>  // the constant bus restriction. Force all sources to VGPR (except for VCC).</i></td></tr>
<tr><th id="3211">3211</th><td><i>  //</i></td></tr>
<tr><th id="3212">3212</th><td><i>  // TODO: Unary ops are trivially OK, so accept SGPRs?</i></td></tr>
<tr><th id="3213">3213</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="735i" title='i' data-type='unsigned int' data-ref="735i" data-ref-filename="735i">i</dfn> = <var>0</var>, <dfn class="local col6 decl" id="736e" title='e' data-type='unsigned int' data-ref="736e" data-ref-filename="736e">e</dfn> = <a class="local col1 ref" href="#731MI" title='MI' data-ref="731MI" data-ref-filename="731MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col5 ref" href="#735i" title='i' data-ref="735i" data-ref-filename="735i">i</a> != <a class="local col6 ref" href="#736e" title='e' data-ref="736e" data-ref-filename="736e">e</a>; ++<a class="local col5 ref" href="#735i" title='i' data-ref="735i" data-ref-filename="735i">i</a>) {</td></tr>
<tr><th id="3214">3214</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="737Src" title='Src' data-type='const llvm::MachineOperand &amp;' data-ref="737Src" data-ref-filename="737Src">Src</dfn> = <a class="local col1 ref" href="#731MI" title='MI' data-ref="731MI" data-ref-filename="731MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#735i" title='i' data-ref="735i" data-ref-filename="735i">i</a>);</td></tr>
<tr><th id="3215">3215</th><td>    <b>if</b> (!<a class="local col7 ref" href="#737Src" title='Src' data-ref="737Src" data-ref-filename="737Src">Src</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="3216">3216</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3217">3217</th><td></td></tr>
<tr><th id="3218">3218</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="738Size" title='Size' data-type='unsigned int' data-ref="738Size" data-ref-filename="738Size">Size</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getSizeInBits' data-ref="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSizeInBits</a>(<a class="local col7 ref" href="#737Src" title='Src' data-ref="737Src" data-ref-filename="737Src">Src</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col3 ref" href="#733MRI" title='MRI' data-ref="733MRI" data-ref-filename="733MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="3219">3219</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="739BankID" title='BankID' data-type='unsigned int' data-ref="739BankID" data-ref-filename="739BankID">BankID</dfn> = <a class="local col8 ref" href="#738Size" title='Size' data-ref="738Size" data-ref-filename="738Size">Size</a> == <var>1</var> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBankID" title='llvm::AMDGPU::VCCRegBankID' data-ref="llvm::AMDGPU::VCCRegBankID" data-ref-filename="llvm..AMDGPU..VCCRegBankID">VCCRegBankID</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>;</td></tr>
<tr><th id="3220">3220</th><td>    <a class="local col4 ref" href="#734OpdsMapping" title='OpdsMapping' data-ref="734OpdsMapping" data-ref-filename="734OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#735i" title='i' data-ref="735i" data-ref-filename="735i">i</a>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col9 ref" href="#739BankID" title='BankID' data-ref="739BankID" data-ref-filename="739BankID">BankID</a>, <a class="local col8 ref" href="#738Size" title='Size' data-ref="738Size" data-ref-filename="738Size">Size</a>);</td></tr>
<tr><th id="3221">3221</th><td>  }</td></tr>
<tr><th id="3222">3222</th><td></td></tr>
<tr><th id="3223">3223</th><td>  <b>return</b> <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" title='llvm::RegisterBankInfo::getInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj">getInstructionMapping</a>(<var>1</var>, <var>1</var>, <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE" data-ref-filename="_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE">getOperandsMapping</a>(<a class="local col4 ref" href="#734OpdsMapping" title='OpdsMapping' data-ref="734OpdsMapping" data-ref-filename="734OpdsMapping">OpdsMapping</a>),</td></tr>
<tr><th id="3224">3224</th><td>                               <a class="local col1 ref" href="#731MI" title='MI' data-ref="731MI" data-ref-filename="731MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>());</td></tr>
<tr><th id="3225">3225</th><td>}</td></tr>
<tr><th id="3226">3226</th><td></td></tr>
<tr><th id="3227">3227</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo" data-ref-filename="llvm..RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping" data-ref-filename="llvm..RegisterBankInfo..InstructionMapping">InstructionMapping</a> &amp;</td></tr>
<tr><th id="3228">3228</th><td><a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo" data-ref-filename="llvm..AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm22AMDGPURegisterBankInfo24getDefaultMappingAllVGPRERKNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::getDefaultMappingAllVGPR' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo24getDefaultMappingAllVGPRERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo24getDefaultMappingAllVGPRERKNS_12MachineInstrE">getDefaultMappingAllVGPR</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="740MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="740MI" data-ref-filename="740MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3229">3229</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="741MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="741MF" data-ref-filename="741MF">MF</dfn> = *<a class="local col0 ref" href="#740MI" title='MI' data-ref="740MI" data-ref-filename="740MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="3230">3230</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="742MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="742MRI" data-ref-filename="742MRI">MRI</dfn> = <a class="local col1 ref" href="#741MF" title='MF' data-ref="741MF" data-ref-filename="741MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3231">3231</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping" data-ref-filename="llvm..RegisterBankInfo..ValueMapping">ValueMapping</a>*, <var>8</var>&gt; <dfn class="local col3 decl" id="743OpdsMapping" title='OpdsMapping' data-type='SmallVector&lt;const llvm::RegisterBankInfo::ValueMapping *, 8&gt;' data-ref="743OpdsMapping" data-ref-filename="743OpdsMapping">OpdsMapping</dfn><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_" data-ref-filename="_ZN4llvm11SmallVectorC1EmRKT_">(</a><a class="local col0 ref" href="#740MI" title='MI' data-ref="740MI" data-ref-filename="740MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>());</td></tr>
<tr><th id="3232">3232</th><td></td></tr>
<tr><th id="3233">3233</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="744I" title='I' data-type='unsigned int' data-ref="744I" data-ref-filename="744I">I</dfn> = <var>0</var>, <dfn class="local col5 decl" id="745E" title='E' data-type='unsigned int' data-ref="745E" data-ref-filename="745E">E</dfn> = <a class="local col0 ref" href="#740MI" title='MI' data-ref="740MI" data-ref-filename="740MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col4 ref" href="#744I" title='I' data-ref="744I" data-ref-filename="744I">I</a> != <a class="local col5 ref" href="#745E" title='E' data-ref="745E" data-ref-filename="745E">E</a>; ++<a class="local col4 ref" href="#744I" title='I' data-ref="744I" data-ref-filename="744I">I</a>) {</td></tr>
<tr><th id="3234">3234</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="746Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="746Op" data-ref-filename="746Op">Op</dfn> = <a class="local col0 ref" href="#740MI" title='MI' data-ref="740MI" data-ref-filename="740MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#744I" title='I' data-ref="744I" data-ref-filename="744I">I</a>);</td></tr>
<tr><th id="3235">3235</th><td>    <b>if</b> (!<a class="local col6 ref" href="#746Op" title='Op' data-ref="746Op" data-ref-filename="746Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="3236">3236</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3237">3237</th><td></td></tr>
<tr><th id="3238">3238</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="747Size" title='Size' data-type='unsigned int' data-ref="747Size" data-ref-filename="747Size">Size</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getSizeInBits' data-ref="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSizeInBits</a>(<a class="local col6 ref" href="#746Op" title='Op' data-ref="746Op" data-ref-filename="746Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col2 ref" href="#742MRI" title='MRI' data-ref="742MRI" data-ref-filename="742MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="3239">3239</th><td>    <a class="local col3 ref" href="#743OpdsMapping" title='OpdsMapping' data-ref="743OpdsMapping" data-ref-filename="743OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#744I" title='I' data-ref="744I" data-ref-filename="744I">I</a>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <a class="local col7 ref" href="#747Size" title='Size' data-ref="747Size" data-ref-filename="747Size">Size</a>);</td></tr>
<tr><th id="3240">3240</th><td>  }</td></tr>
<tr><th id="3241">3241</th><td></td></tr>
<tr><th id="3242">3242</th><td>  <b>return</b> <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" title='llvm::RegisterBankInfo::getInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj">getInstructionMapping</a>(<var>1</var>, <var>1</var>, <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE" data-ref-filename="_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE">getOperandsMapping</a>(<a class="local col3 ref" href="#743OpdsMapping" title='OpdsMapping' data-ref="743OpdsMapping" data-ref-filename="743OpdsMapping">OpdsMapping</a>),</td></tr>
<tr><th id="3243">3243</th><td>                               <a class="local col0 ref" href="#740MI" title='MI' data-ref="740MI" data-ref-filename="740MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>());</td></tr>
<tr><th id="3244">3244</th><td>}</td></tr>
<tr><th id="3245">3245</th><td></td></tr>
<tr><th id="3246">3246</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo" data-ref-filename="llvm..RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping" data-ref-filename="llvm..RegisterBankInfo..InstructionMapping">InstructionMapping</a> &amp;</td></tr>
<tr><th id="3247">3247</th><td><a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo" data-ref-filename="llvm..AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm22AMDGPURegisterBankInfo15getImageMappingERKNS_19MachineRegisterInfoERKNS_12MachineInstrEi" title='llvm::AMDGPURegisterBankInfo::getImageMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo15getImageMappingERKNS_19MachineRegisterInfoERKNS_12MachineInstrEi" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo15getImageMappingERKNS_19MachineRegisterInfoERKNS_12MachineInstrEi">getImageMapping</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="748MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="748MRI" data-ref-filename="748MRI">MRI</dfn>,</td></tr>
<tr><th id="3248">3248</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="749MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="749MI" data-ref-filename="749MI">MI</dfn>,</td></tr>
<tr><th id="3249">3249</th><td>                                        <em>int</em> <dfn class="local col0 decl" id="750RsrcIdx" title='RsrcIdx' data-type='int' data-ref="750RsrcIdx" data-ref-filename="750RsrcIdx">RsrcIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="3250">3250</th><td>  <i>// The reported argument index is relative to the IR intrinsic call arguments,</i></td></tr>
<tr><th id="3251">3251</th><td><i>  // so we need to shift by the number of defs and the intrinsic ID.</i></td></tr>
<tr><th id="3252">3252</th><td>  <a class="local col0 ref" href="#750RsrcIdx" title='RsrcIdx' data-ref="750RsrcIdx" data-ref-filename="750RsrcIdx">RsrcIdx</a> += <a class="local col9 ref" href="#749MI" title='MI' data-ref="749MI" data-ref-filename="749MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr18getNumExplicitDefsEv" title='llvm::MachineInstr::getNumExplicitDefs' data-ref="_ZNK4llvm12MachineInstr18getNumExplicitDefsEv" data-ref-filename="_ZNK4llvm12MachineInstr18getNumExplicitDefsEv">getNumExplicitDefs</a>() + <var>1</var>;</td></tr>
<tr><th id="3253">3253</th><td></td></tr>
<tr><th id="3254">3254</th><td>  <em>const</em> <em>int</em> <dfn class="local col1 decl" id="751NumOps" title='NumOps' data-type='const int' data-ref="751NumOps" data-ref-filename="751NumOps">NumOps</dfn> = <a class="local col9 ref" href="#749MI" title='MI' data-ref="749MI" data-ref-filename="749MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="3255">3255</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping" data-ref-filename="llvm..RegisterBankInfo..ValueMapping">ValueMapping</a> *, <var>8</var>&gt; <dfn class="local col2 decl" id="752OpdsMapping" title='OpdsMapping' data-type='SmallVector&lt;const llvm::RegisterBankInfo::ValueMapping *, 8&gt;' data-ref="752OpdsMapping" data-ref-filename="752OpdsMapping">OpdsMapping</dfn><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_" data-ref-filename="_ZN4llvm11SmallVectorC1EmRKT_">(</a><a class="local col1 ref" href="#751NumOps" title='NumOps' data-ref="751NumOps" data-ref-filename="751NumOps">NumOps</a>);</td></tr>
<tr><th id="3256">3256</th><td></td></tr>
<tr><th id="3257">3257</th><td>  <i>// TODO: Should packed/unpacked D16 difference be reported here as part of</i></td></tr>
<tr><th id="3258">3258</th><td><i>  // the value mapping?</i></td></tr>
<tr><th id="3259">3259</th><td>  <b>for</b> (<em>int</em> <dfn class="local col3 decl" id="753I" title='I' data-type='int' data-ref="753I" data-ref-filename="753I">I</dfn> = <var>0</var>; <a class="local col3 ref" href="#753I" title='I' data-ref="753I" data-ref-filename="753I">I</a> != <a class="local col1 ref" href="#751NumOps" title='NumOps' data-ref="751NumOps" data-ref-filename="751NumOps">NumOps</a>; ++<a class="local col3 ref" href="#753I" title='I' data-ref="753I" data-ref-filename="753I">I</a>) {</td></tr>
<tr><th id="3260">3260</th><td>    <b>if</b> (!<a class="local col9 ref" href="#749MI" title='MI' data-ref="749MI" data-ref-filename="749MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#753I" title='I' data-ref="753I" data-ref-filename="753I">I</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="3261">3261</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3262">3262</th><td></td></tr>
<tr><th id="3263">3263</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="754OpReg" title='OpReg' data-type='llvm::Register' data-ref="754OpReg" data-ref-filename="754OpReg">OpReg</dfn> = <a class="local col9 ref" href="#749MI" title='MI' data-ref="749MI" data-ref-filename="749MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#753I" title='I' data-ref="753I" data-ref-filename="753I">I</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3264">3264</th><td>    <i>// We replace some dead address operands with $noreg</i></td></tr>
<tr><th id="3265">3265</th><td>    <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col4 ref" href="#754OpReg" title='OpReg' data-ref="754OpReg" data-ref-filename="754OpReg">OpReg</a>)</td></tr>
<tr><th id="3266">3266</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3267">3267</th><td></td></tr>
<tr><th id="3268">3268</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="755Size" title='Size' data-type='unsigned int' data-ref="755Size" data-ref-filename="755Size">Size</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getSizeInBits' data-ref="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSizeInBits</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#754OpReg" title='OpReg' data-ref="754OpReg" data-ref-filename="754OpReg">OpReg</a>, <a class="local col8 ref" href="#748MRI" title='MRI' data-ref="748MRI" data-ref-filename="748MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="3269">3269</th><td></td></tr>
<tr><th id="3270">3270</th><td>    <i>// FIXME: Probably need a new intrinsic register bank searchable table to</i></td></tr>
<tr><th id="3271">3271</th><td><i>    // handle arbitrary intrinsics easily.</i></td></tr>
<tr><th id="3272">3272</th><td><i>    //</i></td></tr>
<tr><th id="3273">3273</th><td><i>    // If this has a sampler, it immediately follows rsrc.</i></td></tr>
<tr><th id="3274">3274</th><td>    <em>const</em> <em>bool</em> <dfn class="local col6 decl" id="756MustBeSGPR" title='MustBeSGPR' data-type='const bool' data-ref="756MustBeSGPR" data-ref-filename="756MustBeSGPR">MustBeSGPR</dfn> = <a class="local col3 ref" href="#753I" title='I' data-ref="753I" data-ref-filename="753I">I</a> == <a class="local col0 ref" href="#750RsrcIdx" title='RsrcIdx' data-ref="750RsrcIdx" data-ref-filename="750RsrcIdx">RsrcIdx</a> || <a class="local col3 ref" href="#753I" title='I' data-ref="753I" data-ref-filename="753I">I</a> == <a class="local col0 ref" href="#750RsrcIdx" title='RsrcIdx' data-ref="750RsrcIdx" data-ref-filename="750RsrcIdx">RsrcIdx</a> + <var>1</var>;</td></tr>
<tr><th id="3275">3275</th><td></td></tr>
<tr><th id="3276">3276</th><td>    <b>if</b> (<a class="local col6 ref" href="#756MustBeSGPR" title='MustBeSGPR' data-ref="756MustBeSGPR" data-ref-filename="756MustBeSGPR">MustBeSGPR</a>) {</td></tr>
<tr><th id="3277">3277</th><td>      <i>// If this must be an SGPR, so we must report whatever it is as legal.</i></td></tr>
<tr><th id="3278">3278</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="757NewBank" title='NewBank' data-type='unsigned int' data-ref="757NewBank" data-ref-filename="757NewBank">NewBank</dfn> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::getRegBankID' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj">getRegBankID</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#754OpReg" title='OpReg' data-ref="754OpReg" data-ref-filename="754OpReg">OpReg</a>, <a class="local col8 ref" href="#748MRI" title='MRI' data-ref="748MRI" data-ref-filename="748MRI">MRI</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>);</td></tr>
<tr><th id="3279">3279</th><td>      <a class="local col2 ref" href="#752OpdsMapping" title='OpdsMapping' data-ref="752OpdsMapping" data-ref-filename="752OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col3 ref" href="#753I" title='I' data-ref="753I" data-ref-filename="753I">I</a>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col7 ref" href="#757NewBank" title='NewBank' data-ref="757NewBank" data-ref-filename="757NewBank">NewBank</a>, <a class="local col5 ref" href="#755Size" title='Size' data-ref="755Size" data-ref-filename="755Size">Size</a>);</td></tr>
<tr><th id="3280">3280</th><td>    } <b>else</b> {</td></tr>
<tr><th id="3281">3281</th><td>      <i>// Some operands must be VGPR, and these are easy to copy to.</i></td></tr>
<tr><th id="3282">3282</th><td>      <a class="local col2 ref" href="#752OpdsMapping" title='OpdsMapping' data-ref="752OpdsMapping" data-ref-filename="752OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col3 ref" href="#753I" title='I' data-ref="753I" data-ref-filename="753I">I</a>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <a class="local col5 ref" href="#755Size" title='Size' data-ref="755Size" data-ref-filename="755Size">Size</a>);</td></tr>
<tr><th id="3283">3283</th><td>    }</td></tr>
<tr><th id="3284">3284</th><td>  }</td></tr>
<tr><th id="3285">3285</th><td></td></tr>
<tr><th id="3286">3286</th><td>  <b>return</b> <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" title='llvm::RegisterBankInfo::getInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj">getInstructionMapping</a>(<var>1</var>, <var>1</var>, <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE" data-ref-filename="_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE">getOperandsMapping</a>(<a class="local col2 ref" href="#752OpdsMapping" title='OpdsMapping' data-ref="752OpdsMapping" data-ref-filename="752OpdsMapping">OpdsMapping</a>), <a class="local col1 ref" href="#751NumOps" title='NumOps' data-ref="751NumOps" data-ref-filename="751NumOps">NumOps</a>);</td></tr>
<tr><th id="3287">3287</th><td>}</td></tr>
<tr><th id="3288">3288</th><td></td></tr>
<tr><th id="3289">3289</th><td><i class="doc">/// Return the mapping for a pointer arugment.</i></td></tr>
<tr><th id="3290">3290</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo" data-ref-filename="llvm..RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping" data-ref-filename="llvm..RegisterBankInfo..ValueMapping">ValueMapping</a> *</td></tr>
<tr><th id="3291">3291</th><td><a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo" data-ref-filename="llvm..AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm22AMDGPURegisterBankInfo21getValueMappingForPtrERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::AMDGPURegisterBankInfo::getValueMappingForPtr' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo21getValueMappingForPtrERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo21getValueMappingForPtrERKNS_19MachineRegisterInfoENS_8RegisterE">getValueMappingForPtr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="758MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="758MRI" data-ref-filename="758MRI">MRI</dfn>,</td></tr>
<tr><th id="3292">3292</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="759PtrReg" title='PtrReg' data-type='llvm::Register' data-ref="759PtrReg" data-ref-filename="759PtrReg">PtrReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="3293">3293</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col0 decl" id="760PtrTy" title='PtrTy' data-type='llvm::LLT' data-ref="760PtrTy" data-ref-filename="760PtrTy">PtrTy</dfn> = <a class="local col8 ref" href="#758MRI" title='MRI' data-ref="758MRI" data-ref-filename="758MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#759PtrReg" title='PtrReg' data-ref="759PtrReg" data-ref-filename="759PtrReg">PtrReg</a>);</td></tr>
<tr><th id="3294">3294</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="761Size" title='Size' data-type='unsigned int' data-ref="761Size" data-ref-filename="761Size">Size</dfn> = <a class="local col0 ref" href="#760PtrTy" title='PtrTy' data-ref="760PtrTy" data-ref-filename="760PtrTy">PtrTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="3295">3295</th><td>  <b>if</b> (<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::Subtarget" title='llvm::AMDGPURegisterBankInfo::Subtarget' data-ref="llvm::AMDGPURegisterBankInfo::Subtarget" data-ref-filename="llvm..AMDGPURegisterBankInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget16useFlatForGlobalEv" title='llvm::GCNSubtarget::useFlatForGlobal' data-ref="_ZNK4llvm12GCNSubtarget16useFlatForGlobalEv" data-ref-filename="_ZNK4llvm12GCNSubtarget16useFlatForGlobalEv">useFlatForGlobal</a>() ||</td></tr>
<tr><th id="3296">3296</th><td>      !<span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPU.h.html#_ZN4llvm6AMDGPU21isFlatGlobalAddrSpaceEj" title='llvm::AMDGPU::isFlatGlobalAddrSpace' data-ref="_ZN4llvm6AMDGPU21isFlatGlobalAddrSpaceEj" data-ref-filename="_ZN4llvm6AMDGPU21isFlatGlobalAddrSpaceEj">isFlatGlobalAddrSpace</a>(<a class="local col0 ref" href="#760PtrTy" title='PtrTy' data-ref="760PtrTy" data-ref-filename="760PtrTy">PtrTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT15getAddressSpaceEv" title='llvm::LLT::getAddressSpace' data-ref="_ZNK4llvm3LLT15getAddressSpaceEv" data-ref-filename="_ZNK4llvm3LLT15getAddressSpaceEv">getAddressSpace</a>()))</td></tr>
<tr><th id="3297">3297</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <a class="local col1 ref" href="#761Size" title='Size' data-ref="761Size" data-ref-filename="761Size">Size</a>);</td></tr>
<tr><th id="3298">3298</th><td></td></tr>
<tr><th id="3299">3299</th><td>  <i>// If we're using MUBUF instructions for global memory, an SGPR base register</i></td></tr>
<tr><th id="3300">3300</th><td><i>  // is possible. Otherwise this needs to be a VGPR.</i></td></tr>
<tr><th id="3301">3301</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col2 decl" id="762PtrBank" title='PtrBank' data-type='const llvm::RegisterBank *' data-ref="762PtrBank" data-ref-filename="762PtrBank">PtrBank</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#759PtrReg" title='PtrReg' data-ref="759PtrReg" data-ref-filename="759PtrReg">PtrReg</a>, <a class="local col8 ref" href="#758MRI" title='MRI' data-ref="758MRI" data-ref-filename="758MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="3302">3302</th><td>  <b>return</b> <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col2 ref" href="#762PtrBank" title='PtrBank' data-ref="762PtrBank" data-ref-filename="762PtrBank">PtrBank</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>(), <a class="local col1 ref" href="#761Size" title='Size' data-ref="761Size" data-ref-filename="761Size">Size</a>);</td></tr>
<tr><th id="3303">3303</th><td>}</td></tr>
<tr><th id="3304">3304</th><td></td></tr>
<tr><th id="3305">3305</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo" data-ref-filename="llvm..RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping" data-ref-filename="llvm..RegisterBankInfo..InstructionMapping">InstructionMapping</a> &amp;</td></tr>
<tr><th id="3306">3306</th><td><a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo" data-ref-filename="llvm..AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm22AMDGPURegisterBankInfo22getInstrMappingForLoadERKNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::getInstrMappingForLoad' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo22getInstrMappingForLoadERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo22getInstrMappingForLoadERKNS_12MachineInstrE">getInstrMappingForLoad</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="763MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="763MI" data-ref-filename="763MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3307">3307</th><td></td></tr>
<tr><th id="3308">3308</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="764MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="764MF" data-ref-filename="764MF">MF</dfn> = *<a class="local col3 ref" href="#763MI" title='MI' data-ref="763MI" data-ref-filename="763MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="3309">3309</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="765MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="765MRI" data-ref-filename="765MRI">MRI</dfn> = <a class="local col4 ref" href="#764MF" title='MF' data-ref="764MF" data-ref-filename="764MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3310">3310</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping" data-ref-filename="llvm..RegisterBankInfo..ValueMapping">ValueMapping</a>*, <var>2</var>&gt; <dfn class="local col6 decl" id="766OpdsMapping" title='OpdsMapping' data-type='SmallVector&lt;const llvm::RegisterBankInfo::ValueMapping *, 2&gt;' data-ref="766OpdsMapping" data-ref-filename="766OpdsMapping">OpdsMapping</dfn><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_" data-ref-filename="_ZN4llvm11SmallVectorC1EmRKT_">(</a><var>2</var>);</td></tr>
<tr><th id="3311">3311</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="767Size" title='Size' data-type='unsigned int' data-ref="767Size" data-ref-filename="767Size">Size</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getSizeInBits' data-ref="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSizeInBits</a>(<a class="local col3 ref" href="#763MI" title='MI' data-ref="763MI" data-ref-filename="763MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col5 ref" href="#765MRI" title='MRI' data-ref="765MRI" data-ref-filename="765MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="3312">3312</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="768PtrReg" title='PtrReg' data-type='llvm::Register' data-ref="768PtrReg" data-ref-filename="768PtrReg">PtrReg</dfn> = <a class="local col3 ref" href="#763MI" title='MI' data-ref="763MI" data-ref-filename="763MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3313">3313</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="769PtrTy" title='PtrTy' data-type='llvm::LLT' data-ref="769PtrTy" data-ref-filename="769PtrTy">PtrTy</dfn> = <a class="local col5 ref" href="#765MRI" title='MRI' data-ref="765MRI" data-ref-filename="765MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#768PtrReg" title='PtrReg' data-ref="768PtrReg" data-ref-filename="768PtrReg">PtrReg</a>);</td></tr>
<tr><th id="3314">3314</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="770AS" title='AS' data-type='unsigned int' data-ref="770AS" data-ref-filename="770AS">AS</dfn> = <a class="local col9 ref" href="#769PtrTy" title='PtrTy' data-ref="769PtrTy" data-ref-filename="769PtrTy">PtrTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT15getAddressSpaceEv" title='llvm::LLT::getAddressSpace' data-ref="_ZNK4llvm3LLT15getAddressSpaceEv" data-ref-filename="_ZNK4llvm3LLT15getAddressSpaceEv">getAddressSpace</a>();</td></tr>
<tr><th id="3315">3315</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="771PtrSize" title='PtrSize' data-type='unsigned int' data-ref="771PtrSize" data-ref-filename="771PtrSize">PtrSize</dfn> = <a class="local col9 ref" href="#769PtrTy" title='PtrTy' data-ref="769PtrTy" data-ref-filename="769PtrTy">PtrTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="3316">3316</th><td></td></tr>
<tr><th id="3317">3317</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping" data-ref-filename="llvm..RegisterBankInfo..ValueMapping">ValueMapping</a> *<dfn class="local col2 decl" id="772ValMapping" title='ValMapping' data-type='const llvm::RegisterBankInfo::ValueMapping *' data-ref="772ValMapping" data-ref-filename="772ValMapping">ValMapping</dfn>;</td></tr>
<tr><th id="3318">3318</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping" data-ref-filename="llvm..RegisterBankInfo..ValueMapping">ValueMapping</a> *<dfn class="local col3 decl" id="773PtrMapping" title='PtrMapping' data-type='const llvm::RegisterBankInfo::ValueMapping *' data-ref="773PtrMapping" data-ref-filename="773PtrMapping">PtrMapping</dfn>;</td></tr>
<tr><th id="3319">3319</th><td></td></tr>
<tr><th id="3320">3320</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col4 decl" id="774PtrBank" title='PtrBank' data-type='const llvm::RegisterBank *' data-ref="774PtrBank" data-ref-filename="774PtrBank">PtrBank</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#768PtrReg" title='PtrReg' data-ref="768PtrReg" data-ref-filename="768PtrReg">PtrReg</a>, <a class="local col5 ref" href="#765MRI" title='MRI' data-ref="765MRI" data-ref-filename="765MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="3321">3321</th><td></td></tr>
<tr><th id="3322">3322</th><td>  <b>if</b> (<a class="local col4 ref" href="#774PtrBank" title='PtrBank' data-ref="774PtrBank" data-ref-filename="774PtrBank">PtrBank</a> == &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBank" title='llvm::AMDGPU::SGPRRegBank' data-ref="llvm::AMDGPU::SGPRRegBank" data-ref-filename="llvm..AMDGPU..SGPRRegBank">SGPRRegBank</a> &amp;&amp; <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPU.h.html#_ZN4llvm6AMDGPU21isFlatGlobalAddrSpaceEj" title='llvm::AMDGPU::isFlatGlobalAddrSpace' data-ref="_ZN4llvm6AMDGPU21isFlatGlobalAddrSpaceEj" data-ref-filename="_ZN4llvm6AMDGPU21isFlatGlobalAddrSpaceEj">isFlatGlobalAddrSpace</a>(<a class="local col0 ref" href="#770AS" title='AS' data-ref="770AS" data-ref-filename="770AS">AS</a>)) {</td></tr>
<tr><th id="3323">3323</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL17isScalarLoadLegalRKN4llvm12MachineInstrE" title='isScalarLoadLegal' data-use='c' data-ref="_ZL17isScalarLoadLegalRKN4llvm12MachineInstrE" data-ref-filename="_ZL17isScalarLoadLegalRKN4llvm12MachineInstrE">isScalarLoadLegal</a>(<a class="local col3 ref" href="#763MI" title='MI' data-ref="763MI" data-ref-filename="763MI">MI</a>)) {</td></tr>
<tr><th id="3324">3324</th><td>      <i>// We have a uniform instruction so we want to use an SMRD load</i></td></tr>
<tr><th id="3325">3325</th><td>      <a class="local col2 ref" href="#772ValMapping" title='ValMapping' data-ref="772ValMapping" data-ref-filename="772ValMapping">ValMapping</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>, <a class="local col7 ref" href="#767Size" title='Size' data-ref="767Size" data-ref-filename="767Size">Size</a>);</td></tr>
<tr><th id="3326">3326</th><td>      <a class="local col3 ref" href="#773PtrMapping" title='PtrMapping' data-ref="773PtrMapping" data-ref-filename="773PtrMapping">PtrMapping</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>, <a class="local col1 ref" href="#771PtrSize" title='PtrSize' data-ref="771PtrSize" data-ref-filename="771PtrSize">PtrSize</a>);</td></tr>
<tr><th id="3327">3327</th><td>    } <b>else</b> {</td></tr>
<tr><th id="3328">3328</th><td>      <a class="local col2 ref" href="#772ValMapping" title='ValMapping' data-ref="772ValMapping" data-ref-filename="772ValMapping">ValMapping</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <a class="local col7 ref" href="#767Size" title='Size' data-ref="767Size" data-ref-filename="767Size">Size</a>);</td></tr>
<tr><th id="3329">3329</th><td></td></tr>
<tr><th id="3330">3330</th><td>      <i>// If we're using MUBUF instructions for global memory, an SGPR base</i></td></tr>
<tr><th id="3331">3331</th><td><i>      // register is possible. Otherwise this needs to be a VGPR.</i></td></tr>
<tr><th id="3332">3332</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="775PtrBankID" title='PtrBankID' data-type='unsigned int' data-ref="775PtrBankID" data-ref-filename="775PtrBankID">PtrBankID</dfn> = <a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::Subtarget" title='llvm::AMDGPURegisterBankInfo::Subtarget' data-ref="llvm::AMDGPURegisterBankInfo::Subtarget" data-ref-filename="llvm..AMDGPURegisterBankInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget16useFlatForGlobalEv" title='llvm::GCNSubtarget::useFlatForGlobal' data-ref="_ZNK4llvm12GCNSubtarget16useFlatForGlobalEv" data-ref-filename="_ZNK4llvm12GCNSubtarget16useFlatForGlobalEv">useFlatForGlobal</a>() ?</td></tr>
<tr><th id="3333">3333</th><td>        <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>;</td></tr>
<tr><th id="3334">3334</th><td></td></tr>
<tr><th id="3335">3335</th><td>      <a class="local col3 ref" href="#773PtrMapping" title='PtrMapping' data-ref="773PtrMapping" data-ref-filename="773PtrMapping">PtrMapping</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col5 ref" href="#775PtrBankID" title='PtrBankID' data-ref="775PtrBankID" data-ref-filename="775PtrBankID">PtrBankID</a>, <a class="local col1 ref" href="#771PtrSize" title='PtrSize' data-ref="771PtrSize" data-ref-filename="771PtrSize">PtrSize</a>);</td></tr>
<tr><th id="3336">3336</th><td>    }</td></tr>
<tr><th id="3337">3337</th><td>  } <b>else</b> {</td></tr>
<tr><th id="3338">3338</th><td>    <a class="local col2 ref" href="#772ValMapping" title='ValMapping' data-ref="772ValMapping" data-ref-filename="772ValMapping">ValMapping</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <a class="local col7 ref" href="#767Size" title='Size' data-ref="767Size" data-ref-filename="767Size">Size</a>);</td></tr>
<tr><th id="3339">3339</th><td>    <a class="local col3 ref" href="#773PtrMapping" title='PtrMapping' data-ref="773PtrMapping" data-ref-filename="773PtrMapping">PtrMapping</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <a class="local col1 ref" href="#771PtrSize" title='PtrSize' data-ref="771PtrSize" data-ref-filename="771PtrSize">PtrSize</a>);</td></tr>
<tr><th id="3340">3340</th><td>  }</td></tr>
<tr><th id="3341">3341</th><td></td></tr>
<tr><th id="3342">3342</th><td>  <a class="local col6 ref" href="#766OpdsMapping" title='OpdsMapping' data-ref="766OpdsMapping" data-ref-filename="766OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <a class="local col2 ref" href="#772ValMapping" title='ValMapping' data-ref="772ValMapping" data-ref-filename="772ValMapping">ValMapping</a>;</td></tr>
<tr><th id="3343">3343</th><td>  <a class="local col6 ref" href="#766OpdsMapping" title='OpdsMapping' data-ref="766OpdsMapping" data-ref-filename="766OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a> = <a class="local col3 ref" href="#773PtrMapping" title='PtrMapping' data-ref="773PtrMapping" data-ref-filename="773PtrMapping">PtrMapping</a>;</td></tr>
<tr><th id="3344">3344</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo" data-ref-filename="llvm..RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping" data-ref-filename="llvm..RegisterBankInfo..InstructionMapping">InstructionMapping</a> &amp;<dfn class="local col6 decl" id="776Mapping" title='Mapping' data-type='const RegisterBankInfo::InstructionMapping &amp;' data-ref="776Mapping" data-ref-filename="776Mapping">Mapping</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" title='llvm::RegisterBankInfo::getInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj">getInstructionMapping</a>(</td></tr>
<tr><th id="3345">3345</th><td>      <var>1</var>, <var>1</var>, <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE" data-ref-filename="_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE">getOperandsMapping</a>(<a class="local col6 ref" href="#766OpdsMapping" title='OpdsMapping' data-ref="766OpdsMapping" data-ref-filename="766OpdsMapping">OpdsMapping</a>), <a class="local col3 ref" href="#763MI" title='MI' data-ref="763MI" data-ref-filename="763MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>());</td></tr>
<tr><th id="3346">3346</th><td>  <b>return</b> <a class="local col6 ref" href="#776Mapping" title='Mapping' data-ref="776Mapping" data-ref-filename="776Mapping">Mapping</a>;</td></tr>
<tr><th id="3347">3347</th><td></td></tr>
<tr><th id="3348">3348</th><td>  <i>// FIXME: Do we want to add a mapping for FLAT load, or should we just</i></td></tr>
<tr><th id="3349">3349</th><td><i>  // handle that during instruction selection?</i></td></tr>
<tr><th id="3350">3350</th><td>}</td></tr>
<tr><th id="3351">3351</th><td></td></tr>
<tr><th id="3352">3352</th><td><em>unsigned</em></td></tr>
<tr><th id="3353">3353</th><td><a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo" data-ref-filename="llvm..AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::getRegBankID' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj">getRegBankID</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="777Reg" title='Reg' data-type='llvm::Register' data-ref="777Reg" data-ref-filename="777Reg">Reg</dfn>,</td></tr>
<tr><th id="3354">3354</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="778MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="778MRI" data-ref-filename="778MRI">MRI</dfn>,</td></tr>
<tr><th id="3355">3355</th><td>                                     <em>unsigned</em> <dfn class="local col9 decl" id="779Default" title='Default' data-type='unsigned int' data-ref="779Default" data-ref-filename="779Default">Default</dfn>) <em>const</em> {</td></tr>
<tr><th id="3356">3356</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col0 decl" id="780Bank" title='Bank' data-type='const llvm::RegisterBank *' data-ref="780Bank" data-ref-filename="780Bank">Bank</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#777Reg" title='Reg' data-ref="777Reg" data-ref-filename="777Reg">Reg</a>, <a class="local col8 ref" href="#778MRI" title='MRI' data-ref="778MRI" data-ref-filename="778MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="3357">3357</th><td>  <b>return</b> <a class="local col0 ref" href="#780Bank" title='Bank' data-ref="780Bank" data-ref-filename="780Bank">Bank</a> ? <a class="local col0 ref" href="#780Bank" title='Bank' data-ref="780Bank" data-ref-filename="780Bank">Bank</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() : <a class="local col9 ref" href="#779Default" title='Default' data-ref="779Default" data-ref-filename="779Default">Default</a>;</td></tr>
<tr><th id="3358">3358</th><td>}</td></tr>
<tr><th id="3359">3359</th><td></td></tr>
<tr><th id="3360">3360</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo" data-ref-filename="llvm..RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping" data-ref-filename="llvm..RegisterBankInfo..ValueMapping">ValueMapping</a> *</td></tr>
<tr><th id="3361">3361</th><td><a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo" data-ref-filename="llvm..AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getSGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSGPROpMapping</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="781Reg" title='Reg' data-type='llvm::Register' data-ref="781Reg" data-ref-filename="781Reg">Reg</dfn>,</td></tr>
<tr><th id="3362">3362</th><td>                                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="782MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="782MRI" data-ref-filename="782MRI">MRI</dfn>,</td></tr>
<tr><th id="3363">3363</th><td>                                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col3 decl" id="783TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="783TRI" data-ref-filename="783TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3364">3364</th><td>  <i>// Lie and claim anything is legal, even though this needs to be an SGPR</i></td></tr>
<tr><th id="3365">3365</th><td><i>  // applyMapping will have to deal with it as a waterfall loop.</i></td></tr>
<tr><th id="3366">3366</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="784Bank" title='Bank' data-type='unsigned int' data-ref="784Bank" data-ref-filename="784Bank">Bank</dfn> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::getRegBankID' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj">getRegBankID</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#781Reg" title='Reg' data-ref="781Reg" data-ref-filename="781Reg">Reg</a>, <a class="local col2 ref" href="#782MRI" title='MRI' data-ref="782MRI" data-ref-filename="782MRI">MRI</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>);</td></tr>
<tr><th id="3367">3367</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="785Size" title='Size' data-type='unsigned int' data-ref="785Size" data-ref-filename="785Size">Size</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getSizeInBits' data-ref="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSizeInBits</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#781Reg" title='Reg' data-ref="781Reg" data-ref-filename="781Reg">Reg</a>, <a class="local col2 ref" href="#782MRI" title='MRI' data-ref="782MRI" data-ref-filename="782MRI">MRI</a>, <a class="local col3 ref" href="#783TRI" title='TRI' data-ref="783TRI" data-ref-filename="783TRI">TRI</a>);</td></tr>
<tr><th id="3368">3368</th><td>  <b>return</b> <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col4 ref" href="#784Bank" title='Bank' data-ref="784Bank" data-ref-filename="784Bank">Bank</a>, <a class="local col5 ref" href="#785Size" title='Size' data-ref="785Size" data-ref-filename="785Size">Size</a>);</td></tr>
<tr><th id="3369">3369</th><td>}</td></tr>
<tr><th id="3370">3370</th><td></td></tr>
<tr><th id="3371">3371</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo" data-ref-filename="llvm..RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping" data-ref-filename="llvm..RegisterBankInfo..ValueMapping">ValueMapping</a> *</td></tr>
<tr><th id="3372">3372</th><td><a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo" data-ref-filename="llvm..AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getVGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getVGPROpMapping</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="786Reg" title='Reg' data-type='llvm::Register' data-ref="786Reg" data-ref-filename="786Reg">Reg</dfn>,</td></tr>
<tr><th id="3373">3373</th><td>                                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="787MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="787MRI" data-ref-filename="787MRI">MRI</dfn>,</td></tr>
<tr><th id="3374">3374</th><td>                                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col8 decl" id="788TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="788TRI" data-ref-filename="788TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3375">3375</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="789Size" title='Size' data-type='unsigned int' data-ref="789Size" data-ref-filename="789Size">Size</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getSizeInBits' data-ref="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSizeInBits</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#786Reg" title='Reg' data-ref="786Reg" data-ref-filename="786Reg">Reg</a>, <a class="local col7 ref" href="#787MRI" title='MRI' data-ref="787MRI" data-ref-filename="787MRI">MRI</a>, <a class="local col8 ref" href="#788TRI" title='TRI' data-ref="788TRI" data-ref-filename="788TRI">TRI</a>);</td></tr>
<tr><th id="3376">3376</th><td>  <b>return</b> <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <a class="local col9 ref" href="#789Size" title='Size' data-ref="789Size" data-ref-filename="789Size">Size</a>);</td></tr>
<tr><th id="3377">3377</th><td>}</td></tr>
<tr><th id="3378">3378</th><td></td></tr>
<tr><th id="3379">3379</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo" data-ref-filename="llvm..RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping" data-ref-filename="llvm..RegisterBankInfo..ValueMapping">ValueMapping</a> *</td></tr>
<tr><th id="3380">3380</th><td><a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo" data-ref-filename="llvm..AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm22AMDGPURegisterBankInfo16getAGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getAGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getAGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getAGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getAGPROpMapping</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="790Reg" title='Reg' data-type='llvm::Register' data-ref="790Reg" data-ref-filename="790Reg">Reg</dfn>,</td></tr>
<tr><th id="3381">3381</th><td>                                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="791MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="791MRI" data-ref-filename="791MRI">MRI</dfn>,</td></tr>
<tr><th id="3382">3382</th><td>                                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col2 decl" id="792TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="792TRI" data-ref-filename="792TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3383">3383</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="793Size" title='Size' data-type='unsigned int' data-ref="793Size" data-ref-filename="793Size">Size</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getSizeInBits' data-ref="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSizeInBits</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#790Reg" title='Reg' data-ref="790Reg" data-ref-filename="790Reg">Reg</a>, <a class="local col1 ref" href="#791MRI" title='MRI' data-ref="791MRI" data-ref-filename="791MRI">MRI</a>, <a class="local col2 ref" href="#792TRI" title='TRI' data-ref="792TRI" data-ref-filename="792TRI">TRI</a>);</td></tr>
<tr><th id="3384">3384</th><td>  <b>return</b> <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::AGPRRegBankID" title='llvm::AMDGPU::AGPRRegBankID' data-ref="llvm::AMDGPU::AGPRRegBankID" data-ref-filename="llvm..AMDGPU..AGPRRegBankID">AGPRRegBankID</a>, <a class="local col3 ref" href="#793Size" title='Size' data-ref="793Size" data-ref-filename="793Size">Size</a>);</td></tr>
<tr><th id="3385">3385</th><td>}</td></tr>
<tr><th id="3386">3386</th><td></td></tr>
<tr><th id="3387">3387</th><td><i class="doc">///</i></td></tr>
<tr><th id="3388">3388</th><td><i class="doc">/// This function must return a legal mapping, because</i></td></tr>
<tr><th id="3389">3389</th><td><i class="doc">/// AMDGPURegisterBankInfo::getInstrAlternativeMappings() is not called</i></td></tr>
<tr><th id="3390">3390</th><td><i class="doc">/// in RegBankSelect::Mode::Fast.  Any mapping that would cause a</i></td></tr>
<tr><th id="3391">3391</th><td><i class="doc">/// VGPR to SGPR generated is illegal.</i></td></tr>
<tr><th id="3392">3392</th><td><i class="doc">///</i></td></tr>
<tr><th id="3393">3393</th><td><i class="doc">// Operands that must be SGPRs must accept potentially divergent VGPRs as</i></td></tr>
<tr><th id="3394">3394</th><td><i class="doc">// legal. These will be dealt with in applyMappingImpl.</i></td></tr>
<tr><th id="3395">3395</th><td><i class="doc">//</i></td></tr>
<tr><th id="3396">3396</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo" data-ref-filename="llvm..RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping" data-ref-filename="llvm..RegisterBankInfo..InstructionMapping">InstructionMapping</a> &amp;</td></tr>
<tr><th id="3397">3397</th><td><a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo" data-ref-filename="llvm..AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm22AMDGPURegisterBankInfo15getInstrMappingERKNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::getInstrMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo15getInstrMappingERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo15getInstrMappingERKNS_12MachineInstrE">getInstrMapping</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="794MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="794MI" data-ref-filename="794MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3398">3398</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="795MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="795MF" data-ref-filename="795MF">MF</dfn> = *<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="3399">3399</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="796MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="796MRI" data-ref-filename="796MRI">MRI</dfn> = <a class="local col5 ref" href="#795MF" title='MF' data-ref="795MF" data-ref-filename="795MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3400">3400</th><td></td></tr>
<tr><th id="3401">3401</th><td>  <b>if</b> (<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv" data-ref-filename="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() || <a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_FREEZE" title='llvm::AMDGPU::G_FREEZE' data-ref="llvm::AMDGPU::G_FREEZE" data-ref-filename="llvm..AMDGPU..G_FREEZE">G_FREEZE</a>) {</td></tr>
<tr><th id="3402">3402</th><td>    <i>// The default logic bothers to analyze impossible alternative mappings. We</i></td></tr>
<tr><th id="3403">3403</th><td><i>    // want the most straightforward mapping, so just directly handle this.</i></td></tr>
<tr><th id="3404">3404</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col7 decl" id="797DstBank" title='DstBank' data-type='const llvm::RegisterBank *' data-ref="797DstBank" data-ref-filename="797DstBank">DstBank</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>,</td></tr>
<tr><th id="3405">3405</th><td>                                             *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="3406">3406</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col8 decl" id="798SrcBank" title='SrcBank' data-type='const llvm::RegisterBank *' data-ref="798SrcBank" data-ref-filename="798SrcBank">SrcBank</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>,</td></tr>
<tr><th id="3407">3407</th><td>                                             *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="3408">3408</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SrcBank &amp;&amp; <q>"src bank should have been assigned already"</q>);</td></tr>
<tr><th id="3409">3409</th><td>    <b>if</b> (!<a class="local col7 ref" href="#797DstBank" title='DstBank' data-ref="797DstBank" data-ref-filename="797DstBank">DstBank</a>)</td></tr>
<tr><th id="3410">3410</th><td>      <a class="local col7 ref" href="#797DstBank" title='DstBank' data-ref="797DstBank" data-ref-filename="797DstBank">DstBank</a> = <a class="local col8 ref" href="#798SrcBank" title='SrcBank' data-ref="798SrcBank" data-ref-filename="798SrcBank">SrcBank</a>;</td></tr>
<tr><th id="3411">3411</th><td></td></tr>
<tr><th id="3412">3412</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="799Size" title='Size' data-type='unsigned int' data-ref="799Size" data-ref-filename="799Size">Size</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getSizeInBits' data-ref="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSizeInBits</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="3413">3413</th><td>    <b>if</b> (<a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10cannotCopyERKNS_12RegisterBankES3_j" title='llvm::RegisterBankInfo::cannotCopy' data-ref="_ZNK4llvm16RegisterBankInfo10cannotCopyERKNS_12RegisterBankES3_j" data-ref-filename="_ZNK4llvm16RegisterBankInfo10cannotCopyERKNS_12RegisterBankES3_j">cannotCopy</a>(*<a class="local col7 ref" href="#797DstBank" title='DstBank' data-ref="797DstBank" data-ref-filename="797DstBank">DstBank</a>, *<a class="local col8 ref" href="#798SrcBank" title='SrcBank' data-ref="798SrcBank" data-ref-filename="798SrcBank">SrcBank</a>, <a class="local col9 ref" href="#799Size" title='Size' data-ref="799Size" data-ref-filename="799Size">Size</a>))</td></tr>
<tr><th id="3414">3414</th><td>      <b>return</b> <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo28getInvalidInstructionMappingEv" title='llvm::RegisterBankInfo::getInvalidInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo28getInvalidInstructionMappingEv" data-ref-filename="_ZNK4llvm16RegisterBankInfo28getInvalidInstructionMappingEv">getInvalidInstructionMapping</a>();</td></tr>
<tr><th id="3415">3415</th><td></td></tr>
<tr><th id="3416">3416</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping" data-ref-filename="llvm..RegisterBankInfo..ValueMapping">ValueMapping</a> &amp;<dfn class="local col0 decl" id="800ValMap" title='ValMap' data-type='const llvm::RegisterBankInfo::ValueMapping &amp;' data-ref="800ValMap" data-ref-filename="800ValMap">ValMap</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo15getValueMappingEjjRKNS_12RegisterBankE" title='llvm::RegisterBankInfo::getValueMapping' data-ref="_ZNK4llvm16RegisterBankInfo15getValueMappingEjjRKNS_12RegisterBankE" data-ref-filename="_ZNK4llvm16RegisterBankInfo15getValueMappingEjjRKNS_12RegisterBankE">getValueMapping</a>(<var>0</var>, <a class="local col9 ref" href="#799Size" title='Size' data-ref="799Size" data-ref-filename="799Size">Size</a>, *<a class="local col7 ref" href="#797DstBank" title='DstBank' data-ref="797DstBank" data-ref-filename="797DstBank">DstBank</a>);</td></tr>
<tr><th id="3417">3417</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="801OpdsMappingSize" title='OpdsMappingSize' data-type='unsigned int' data-ref="801OpdsMappingSize" data-ref-filename="801OpdsMappingSize">OpdsMappingSize</dfn> = <a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv" data-ref-filename="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() ? <var>1</var> : <var>2</var>;</td></tr>
<tr><th id="3418">3418</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping" data-ref-filename="llvm..RegisterBankInfo..ValueMapping">ValueMapping</a> *, <var>1</var>&gt; <dfn class="local col2 decl" id="802OpdsMapping" title='OpdsMapping' data-type='SmallVector&lt;const llvm::RegisterBankInfo::ValueMapping *, 1&gt;' data-ref="802OpdsMapping" data-ref-filename="802OpdsMapping">OpdsMapping</dfn><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_" data-ref-filename="_ZN4llvm11SmallVectorC1EmRKT_">(</a><a class="local col1 ref" href="#801OpdsMappingSize" title='OpdsMappingSize' data-ref="801OpdsMappingSize" data-ref-filename="801OpdsMappingSize">OpdsMappingSize</a>);</td></tr>
<tr><th id="3419">3419</th><td>    <a class="local col2 ref" href="#802OpdsMapping" title='OpdsMapping' data-ref="802OpdsMapping" data-ref-filename="802OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = &amp;<a class="local col0 ref" href="#800ValMap" title='ValMap' data-ref="800ValMap" data-ref-filename="800ValMap">ValMap</a>;</td></tr>
<tr><th id="3420">3420</th><td>    <b>if</b> (<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_FREEZE" title='llvm::AMDGPU::G_FREEZE' data-ref="llvm::AMDGPU::G_FREEZE" data-ref-filename="llvm..AMDGPU..G_FREEZE">G_FREEZE</a>)</td></tr>
<tr><th id="3421">3421</th><td>      <a class="local col2 ref" href="#802OpdsMapping" title='OpdsMapping' data-ref="802OpdsMapping" data-ref-filename="802OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a> = &amp;<a class="local col0 ref" href="#800ValMap" title='ValMap' data-ref="800ValMap" data-ref-filename="800ValMap">ValMap</a>;</td></tr>
<tr><th id="3422">3422</th><td></td></tr>
<tr><th id="3423">3423</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" title='llvm::RegisterBankInfo::getInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj">getInstructionMapping</a>(</td></tr>
<tr><th id="3424">3424</th><td>        <var>1</var>, <i>/*Cost*/</i> <var>1</var>,</td></tr>
<tr><th id="3425">3425</th><td>        <i>/*OperandsMapping*/</i> <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE" data-ref-filename="_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE">getOperandsMapping</a>(<a class="local col2 ref" href="#802OpdsMapping" title='OpdsMapping' data-ref="802OpdsMapping" data-ref-filename="802OpdsMapping">OpdsMapping</a>), <a class="local col1 ref" href="#801OpdsMappingSize" title='OpdsMappingSize' data-ref="801OpdsMappingSize" data-ref-filename="801OpdsMappingSize">OpdsMappingSize</a>);</td></tr>
<tr><th id="3426">3426</th><td>  }</td></tr>
<tr><th id="3427">3427</th><td></td></tr>
<tr><th id="3428">3428</th><td>  <b>if</b> (<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isRegSequenceEv" title='llvm::MachineInstr::isRegSequence' data-ref="_ZNK4llvm12MachineInstr13isRegSequenceEv" data-ref-filename="_ZNK4llvm12MachineInstr13isRegSequenceEv">isRegSequence</a>()) {</td></tr>
<tr><th id="3429">3429</th><td>    <i>// If any input is a VGPR, the result must be a VGPR. The default handling</i></td></tr>
<tr><th id="3430">3430</th><td><i>    // assumes any copy between banks is legal.</i></td></tr>
<tr><th id="3431">3431</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="803BankID" title='BankID' data-type='unsigned int' data-ref="803BankID" data-ref-filename="803BankID">BankID</dfn> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>;</td></tr>
<tr><th id="3432">3432</th><td></td></tr>
<tr><th id="3433">3433</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="804I" title='I' data-type='unsigned int' data-ref="804I" data-ref-filename="804I">I</dfn> = <var>1</var>, <dfn class="local col5 decl" id="805E" title='E' data-type='unsigned int' data-ref="805E" data-ref-filename="805E">E</dfn> = <a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col4 ref" href="#804I" title='I' data-ref="804I" data-ref-filename="804I">I</a> != <a class="local col5 ref" href="#805E" title='E' data-ref="805E" data-ref-filename="805E">E</a>; <a class="local col4 ref" href="#804I" title='I' data-ref="804I" data-ref-filename="804I">I</a> += <var>2</var>) {</td></tr>
<tr><th id="3434">3434</th><td>      <em>auto</em> <dfn class="local col6 decl" id="806OpBank" title='OpBank' data-type='unsigned int' data-ref="806OpBank" data-ref-filename="806OpBank">OpBank</dfn> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::getRegBankID' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj">getRegBankID</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#804I" title='I' data-ref="804I" data-ref-filename="804I">I</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>);</td></tr>
<tr><th id="3435">3435</th><td>      <i>// It doesn't make sense to use vcc or scc banks here, so just ignore</i></td></tr>
<tr><th id="3436">3436</th><td><i>      // them.</i></td></tr>
<tr><th id="3437">3437</th><td>      <b>if</b> (<a class="local col6 ref" href="#806OpBank" title='OpBank' data-ref="806OpBank" data-ref-filename="806OpBank">OpBank</a> != <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>) {</td></tr>
<tr><th id="3438">3438</th><td>        <a class="local col3 ref" href="#803BankID" title='BankID' data-ref="803BankID" data-ref-filename="803BankID">BankID</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>;</td></tr>
<tr><th id="3439">3439</th><td>        <b>break</b>;</td></tr>
<tr><th id="3440">3440</th><td>      }</td></tr>
<tr><th id="3441">3441</th><td>    }</td></tr>
<tr><th id="3442">3442</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="807Size" title='Size' data-type='unsigned int' data-ref="807Size" data-ref-filename="807Size">Size</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getSizeInBits' data-ref="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSizeInBits</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="3443">3443</th><td></td></tr>
<tr><th id="3444">3444</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping" data-ref-filename="llvm..RegisterBankInfo..ValueMapping">ValueMapping</a> &amp;<dfn class="local col8 decl" id="808ValMap" title='ValMap' data-type='const llvm::RegisterBankInfo::ValueMapping &amp;' data-ref="808ValMap" data-ref-filename="808ValMap">ValMap</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo15getValueMappingEjjRKNS_12RegisterBankE" title='llvm::RegisterBankInfo::getValueMapping' data-ref="_ZNK4llvm16RegisterBankInfo15getValueMappingEjjRKNS_12RegisterBankE" data-ref-filename="_ZNK4llvm16RegisterBankInfo15getValueMappingEjjRKNS_12RegisterBankE">getValueMapping</a>(<var>0</var>, <a class="local col7 ref" href="#807Size" title='Size' data-ref="807Size" data-ref-filename="807Size">Size</a>, <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankEj" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankEj">getRegBank</a>(<a class="local col3 ref" href="#803BankID" title='BankID' data-ref="803BankID" data-ref-filename="803BankID">BankID</a>));</td></tr>
<tr><th id="3445">3445</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" title='llvm::RegisterBankInfo::getInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj">getInstructionMapping</a>(</td></tr>
<tr><th id="3446">3446</th><td>        <var>1</var>, <i>/*Cost*/</i> <var>1</var>,</td></tr>
<tr><th id="3447">3447</th><td>        <i>/*OperandsMapping*/</i> <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" data-ref-filename="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</a>({&amp;<a class="local col8 ref" href="#808ValMap" title='ValMap' data-ref="808ValMap" data-ref-filename="808ValMap">ValMap</a>}), <var>1</var>);</td></tr>
<tr><th id="3448">3448</th><td>  }</td></tr>
<tr><th id="3449">3449</th><td></td></tr>
<tr><th id="3450">3450</th><td>  <i>// The default handling is broken and doesn't handle illegal SGPR-&gt;VGPR copies</i></td></tr>
<tr><th id="3451">3451</th><td><i>  // properly.</i></td></tr>
<tr><th id="3452">3452</th><td><i>  //</i></td></tr>
<tr><th id="3453">3453</th><td><i>  // TODO: There are additional exec masking dependencies to analyze.</i></td></tr>
<tr><th id="3454">3454</th><td>  <b>if</b> (<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#251" title='llvm::TargetOpcode::G_PHI' data-ref="llvm::TargetOpcode::G_PHI" data-ref-filename="llvm..TargetOpcode..G_PHI">G_PHI</a>) {</td></tr>
<tr><th id="3455">3455</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="809ResultBank" title='ResultBank' data-type='unsigned int' data-ref="809ResultBank" data-ref-filename="809ResultBank">ResultBank</dfn> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::InvalidRegBankID" title='llvm::AMDGPU::InvalidRegBankID' data-ref="llvm::AMDGPU::InvalidRegBankID" data-ref-filename="llvm..AMDGPU..InvalidRegBankID">InvalidRegBankID</a>;</td></tr>
<tr><th id="3456">3456</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="810DstReg" title='DstReg' data-type='llvm::Register' data-ref="810DstReg" data-ref-filename="810DstReg">DstReg</dfn> = <a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3457">3457</th><td></td></tr>
<tr><th id="3458">3458</th><td>    <i>// Sometimes the result may have already been assigned a bank.</i></td></tr>
<tr><th id="3459">3459</th><td>    <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col1 decl" id="811DstBank" title='DstBank' data-type='const llvm::RegisterBank *' data-ref="811DstBank" data-ref-filename="811DstBank"><a class="local col1 ref" href="#811DstBank" title='DstBank' data-ref="811DstBank" data-ref-filename="811DstBank">DstBank</a></dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#810DstReg" title='DstReg' data-ref="810DstReg" data-ref-filename="810DstReg">DstReg</a>, <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>))</td></tr>
<tr><th id="3460">3460</th><td>      <a class="local col9 ref" href="#809ResultBank" title='ResultBank' data-ref="809ResultBank" data-ref-filename="809ResultBank">ResultBank</a> = <a class="local col1 ref" href="#811DstBank" title='DstBank' data-ref="811DstBank" data-ref-filename="811DstBank">DstBank</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>();</td></tr>
<tr><th id="3461">3461</th><td></td></tr>
<tr><th id="3462">3462</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="812I" title='I' data-type='unsigned int' data-ref="812I" data-ref-filename="812I">I</dfn> = <var>1</var>, <dfn class="local col3 decl" id="813E" title='E' data-type='unsigned int' data-ref="813E" data-ref-filename="813E">E</dfn> = <a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col2 ref" href="#812I" title='I' data-ref="812I" data-ref-filename="812I">I</a> != <a class="local col3 ref" href="#813E" title='E' data-ref="813E" data-ref-filename="813E">E</a>; <a class="local col2 ref" href="#812I" title='I' data-ref="812I" data-ref-filename="812I">I</a> += <var>2</var>) {</td></tr>
<tr><th id="3463">3463</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="814Reg" title='Reg' data-type='llvm::Register' data-ref="814Reg" data-ref-filename="814Reg">Reg</dfn> = <a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#812I" title='I' data-ref="812I" data-ref-filename="812I">I</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3464">3464</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col5 decl" id="815Bank" title='Bank' data-type='const llvm::RegisterBank *' data-ref="815Bank" data-ref-filename="815Bank">Bank</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#814Reg" title='Reg' data-ref="814Reg" data-ref-filename="814Reg">Reg</a>, <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="3465">3465</th><td></td></tr>
<tr><th id="3466">3466</th><td>      <i>// FIXME: Assuming VGPR for any undetermined inputs.</i></td></tr>
<tr><th id="3467">3467</th><td>      <b>if</b> (!<a class="local col5 ref" href="#815Bank" title='Bank' data-ref="815Bank" data-ref-filename="815Bank">Bank</a> || <a class="local col5 ref" href="#815Bank" title='Bank' data-ref="815Bank" data-ref-filename="815Bank">Bank</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>) {</td></tr>
<tr><th id="3468">3468</th><td>        <a class="local col9 ref" href="#809ResultBank" title='ResultBank' data-ref="809ResultBank" data-ref-filename="809ResultBank">ResultBank</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>;</td></tr>
<tr><th id="3469">3469</th><td>        <b>break</b>;</td></tr>
<tr><th id="3470">3470</th><td>      }</td></tr>
<tr><th id="3471">3471</th><td></td></tr>
<tr><th id="3472">3472</th><td>      <i>// FIXME: Need to promote SGPR case to s32</i></td></tr>
<tr><th id="3473">3473</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="816OpBank" title='OpBank' data-type='unsigned int' data-ref="816OpBank" data-ref-filename="816OpBank">OpBank</dfn> = <a class="local col5 ref" href="#815Bank" title='Bank' data-ref="815Bank" data-ref-filename="815Bank">Bank</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>();</td></tr>
<tr><th id="3474">3474</th><td>      <a class="local col9 ref" href="#809ResultBank" title='ResultBank' data-ref="809ResultBank" data-ref-filename="809ResultBank">ResultBank</a> = <a class="tu ref fn" href="#_ZL16regBankBoolUnionjj" title='regBankBoolUnion' data-use='c' data-ref="_ZL16regBankBoolUnionjj" data-ref-filename="_ZL16regBankBoolUnionjj">regBankBoolUnion</a>(<a class="local col9 ref" href="#809ResultBank" title='ResultBank' data-ref="809ResultBank" data-ref-filename="809ResultBank">ResultBank</a>, <a class="local col6 ref" href="#816OpBank" title='OpBank' data-ref="816OpBank" data-ref-filename="816OpBank">OpBank</a>);</td></tr>
<tr><th id="3475">3475</th><td>    }</td></tr>
<tr><th id="3476">3476</th><td></td></tr>
<tr><th id="3477">3477</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(ResultBank != AMDGPU::InvalidRegBankID);</td></tr>
<tr><th id="3478">3478</th><td></td></tr>
<tr><th id="3479">3479</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="817Size" title='Size' data-type='unsigned int' data-ref="817Size" data-ref-filename="817Size">Size</dfn> = <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#810DstReg" title='DstReg' data-ref="810DstReg" data-ref-filename="810DstReg">DstReg</a>).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="3480">3480</th><td></td></tr>
<tr><th id="3481">3481</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping" data-ref-filename="llvm..RegisterBankInfo..ValueMapping">ValueMapping</a> &amp;<dfn class="local col8 decl" id="818ValMap" title='ValMap' data-type='const llvm::RegisterBankInfo::ValueMapping &amp;' data-ref="818ValMap" data-ref-filename="818ValMap">ValMap</dfn> =</td></tr>
<tr><th id="3482">3482</th><td>        <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo15getValueMappingEjjRKNS_12RegisterBankE" title='llvm::RegisterBankInfo::getValueMapping' data-ref="_ZNK4llvm16RegisterBankInfo15getValueMappingEjjRKNS_12RegisterBankE" data-ref-filename="_ZNK4llvm16RegisterBankInfo15getValueMappingEjjRKNS_12RegisterBankE">getValueMapping</a>(<var>0</var>, <a class="local col7 ref" href="#817Size" title='Size' data-ref="817Size" data-ref-filename="817Size">Size</a>, <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankEj" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankEj">getRegBank</a>(<a class="local col9 ref" href="#809ResultBank" title='ResultBank' data-ref="809ResultBank" data-ref-filename="809ResultBank">ResultBank</a>));</td></tr>
<tr><th id="3483">3483</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" title='llvm::RegisterBankInfo::getInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj">getInstructionMapping</a>(</td></tr>
<tr><th id="3484">3484</th><td>        <var>1</var>, <i>/*Cost*/</i> <var>1</var>,</td></tr>
<tr><th id="3485">3485</th><td>        <i>/*OperandsMapping*/</i> <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" data-ref-filename="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</a>({&amp;<a class="local col8 ref" href="#818ValMap" title='ValMap' data-ref="818ValMap" data-ref-filename="818ValMap">ValMap</a>}), <var>1</var>);</td></tr>
<tr><th id="3486">3486</th><td>  }</td></tr>
<tr><th id="3487">3487</th><td></td></tr>
<tr><th id="3488">3488</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo" data-ref-filename="llvm..RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping" data-ref-filename="llvm..RegisterBankInfo..InstructionMapping">InstructionMapping</a> &amp;<dfn class="local col9 decl" id="819Mapping" title='Mapping' data-type='const RegisterBankInfo::InstructionMapping &amp;' data-ref="819Mapping" data-ref-filename="819Mapping">Mapping</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo19getInstrMappingImplERKNS_12MachineInstrE" title='llvm::RegisterBankInfo::getInstrMappingImpl' data-ref="_ZNK4llvm16RegisterBankInfo19getInstrMappingImplERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16RegisterBankInfo19getInstrMappingImplERKNS_12MachineInstrE">getInstrMappingImpl</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>);</td></tr>
<tr><th id="3489">3489</th><td>  <b>if</b> (<a class="local col9 ref" href="#819Mapping" title='Mapping' data-ref="819Mapping" data-ref-filename="819Mapping">Mapping</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping7isValidEv" title='llvm::RegisterBankInfo::InstructionMapping::isValid' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping7isValidEv" data-ref-filename="_ZNK4llvm16RegisterBankInfo18InstructionMapping7isValidEv">isValid</a>())</td></tr>
<tr><th id="3490">3490</th><td>    <b>return</b> <a class="local col9 ref" href="#819Mapping" title='Mapping' data-ref="819Mapping" data-ref-filename="819Mapping">Mapping</a>;</td></tr>
<tr><th id="3491">3491</th><td></td></tr>
<tr><th id="3492">3492</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping" data-ref-filename="llvm..RegisterBankInfo..ValueMapping">ValueMapping</a>*, <var>8</var>&gt; <dfn class="local col0 decl" id="820OpdsMapping" title='OpdsMapping' data-type='SmallVector&lt;const llvm::RegisterBankInfo::ValueMapping *, 8&gt;' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</dfn><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_" data-ref-filename="_ZN4llvm11SmallVectorC1EmRKT_">(</a><a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>());</td></tr>
<tr><th id="3493">3493</th><td></td></tr>
<tr><th id="3494">3494</th><td>  <b>switch</b> (<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="3495">3495</th><td>  <b>default</b>:</td></tr>
<tr><th id="3496">3496</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo28getInvalidInstructionMappingEv" title='llvm::RegisterBankInfo::getInvalidInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo28getInvalidInstructionMappingEv" data-ref-filename="_ZNK4llvm16RegisterBankInfo28getInvalidInstructionMappingEv">getInvalidInstructionMapping</a>();</td></tr>
<tr><th id="3497">3497</th><td></td></tr>
<tr><th id="3498">3498</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AND" title='llvm::AMDGPU::G_AND' data-ref="llvm::AMDGPU::G_AND" data-ref-filename="llvm..AMDGPU..G_AND">G_AND</a>:</td></tr>
<tr><th id="3499">3499</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_OR" title='llvm::AMDGPU::G_OR' data-ref="llvm::AMDGPU::G_OR" data-ref-filename="llvm..AMDGPU..G_OR">G_OR</a>:</td></tr>
<tr><th id="3500">3500</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_XOR" title='llvm::AMDGPU::G_XOR' data-ref="llvm::AMDGPU::G_XOR" data-ref-filename="llvm..AMDGPU..G_XOR">G_XOR</a>: {</td></tr>
<tr><th id="3501">3501</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="821Size" title='Size' data-type='unsigned int' data-ref="821Size" data-ref-filename="821Size">Size</dfn> = <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="3502">3502</th><td>    <b>if</b> (<a class="local col1 ref" href="#821Size" title='Size' data-ref="821Size" data-ref-filename="821Size">Size</a> == <var>1</var>) {</td></tr>
<tr><th id="3503">3503</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col2 decl" id="822DstBank" title='DstBank' data-type='const llvm::RegisterBank *' data-ref="822DstBank" data-ref-filename="822DstBank">DstBank</dfn></td></tr>
<tr><th id="3504">3504</th><td>        = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="3505">3505</th><td></td></tr>
<tr><th id="3506">3506</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="823TargetBankID" title='TargetBankID' data-type='unsigned int' data-ref="823TargetBankID" data-ref-filename="823TargetBankID">TargetBankID</dfn> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::InvalidRegBankID" title='llvm::AMDGPU::InvalidRegBankID' data-ref="llvm::AMDGPU::InvalidRegBankID" data-ref-filename="llvm..AMDGPU..InvalidRegBankID">InvalidRegBankID</a>;</td></tr>
<tr><th id="3507">3507</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="824BankLHS" title='BankLHS' data-type='unsigned int' data-ref="824BankLHS" data-ref-filename="824BankLHS">BankLHS</dfn> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::InvalidRegBankID" title='llvm::AMDGPU::InvalidRegBankID' data-ref="llvm::AMDGPU::InvalidRegBankID" data-ref-filename="llvm..AMDGPU..InvalidRegBankID">InvalidRegBankID</a>;</td></tr>
<tr><th id="3508">3508</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="825BankRHS" title='BankRHS' data-type='unsigned int' data-ref="825BankRHS" data-ref-filename="825BankRHS">BankRHS</dfn> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::InvalidRegBankID" title='llvm::AMDGPU::InvalidRegBankID' data-ref="llvm::AMDGPU::InvalidRegBankID" data-ref-filename="llvm..AMDGPU..InvalidRegBankID">InvalidRegBankID</a>;</td></tr>
<tr><th id="3509">3509</th><td>      <b>if</b> (<a class="local col2 ref" href="#822DstBank" title='DstBank' data-ref="822DstBank" data-ref-filename="822DstBank">DstBank</a>) {</td></tr>
<tr><th id="3510">3510</th><td>        <a class="local col3 ref" href="#823TargetBankID" title='TargetBankID' data-ref="823TargetBankID" data-ref-filename="823TargetBankID">TargetBankID</a> = <a class="local col2 ref" href="#822DstBank" title='DstBank' data-ref="822DstBank" data-ref-filename="822DstBank">DstBank</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>();</td></tr>
<tr><th id="3511">3511</th><td>        <b>if</b> (<a class="local col2 ref" href="#822DstBank" title='DstBank' data-ref="822DstBank" data-ref-filename="822DstBank">DstBank</a> == &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBank" title='llvm::AMDGPU::VCCRegBank' data-ref="llvm::AMDGPU::VCCRegBank" data-ref-filename="llvm..AMDGPU..VCCRegBank">VCCRegBank</a>) {</td></tr>
<tr><th id="3512">3512</th><td>          <a class="local col3 ref" href="#823TargetBankID" title='TargetBankID' data-ref="823TargetBankID" data-ref-filename="823TargetBankID">TargetBankID</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBankID" title='llvm::AMDGPU::VCCRegBankID' data-ref="llvm::AMDGPU::VCCRegBankID" data-ref-filename="llvm..AMDGPU..VCCRegBankID">VCCRegBankID</a>;</td></tr>
<tr><th id="3513">3513</th><td>          <a class="local col4 ref" href="#824BankLHS" title='BankLHS' data-ref="824BankLHS" data-ref-filename="824BankLHS">BankLHS</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBankID" title='llvm::AMDGPU::VCCRegBankID' data-ref="llvm::AMDGPU::VCCRegBankID" data-ref-filename="llvm..AMDGPU..VCCRegBankID">VCCRegBankID</a>;</td></tr>
<tr><th id="3514">3514</th><td>          <a class="local col5 ref" href="#825BankRHS" title='BankRHS' data-ref="825BankRHS" data-ref-filename="825BankRHS">BankRHS</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBankID" title='llvm::AMDGPU::VCCRegBankID' data-ref="llvm::AMDGPU::VCCRegBankID" data-ref-filename="llvm..AMDGPU..VCCRegBankID">VCCRegBankID</a>;</td></tr>
<tr><th id="3515">3515</th><td>        } <b>else</b> {</td></tr>
<tr><th id="3516">3516</th><td>          <a class="local col4 ref" href="#824BankLHS" title='BankLHS' data-ref="824BankLHS" data-ref-filename="824BankLHS">BankLHS</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::getRegBankID' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj">getRegBankID</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>,</td></tr>
<tr><th id="3517">3517</th><td>                                 <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>);</td></tr>
<tr><th id="3518">3518</th><td>          <a class="local col5 ref" href="#825BankRHS" title='BankRHS' data-ref="825BankRHS" data-ref-filename="825BankRHS">BankRHS</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::getRegBankID' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj">getRegBankID</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>,</td></tr>
<tr><th id="3519">3519</th><td>                                 <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>);</td></tr>
<tr><th id="3520">3520</th><td>        }</td></tr>
<tr><th id="3521">3521</th><td>      } <b>else</b> {</td></tr>
<tr><th id="3522">3522</th><td>        <a class="local col4 ref" href="#824BankLHS" title='BankLHS' data-ref="824BankLHS" data-ref-filename="824BankLHS">BankLHS</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::getRegBankID' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj">getRegBankID</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>,</td></tr>
<tr><th id="3523">3523</th><td>                               <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBankID" title='llvm::AMDGPU::VCCRegBankID' data-ref="llvm::AMDGPU::VCCRegBankID" data-ref-filename="llvm..AMDGPU..VCCRegBankID">VCCRegBankID</a>);</td></tr>
<tr><th id="3524">3524</th><td>        <a class="local col5 ref" href="#825BankRHS" title='BankRHS' data-ref="825BankRHS" data-ref-filename="825BankRHS">BankRHS</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::getRegBankID' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj">getRegBankID</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>,</td></tr>
<tr><th id="3525">3525</th><td>                               <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBankID" title='llvm::AMDGPU::VCCRegBankID' data-ref="llvm::AMDGPU::VCCRegBankID" data-ref-filename="llvm..AMDGPU..VCCRegBankID">VCCRegBankID</a>);</td></tr>
<tr><th id="3526">3526</th><td></td></tr>
<tr><th id="3527">3527</th><td>        <i>// Both inputs should be true booleans to produce a boolean result.</i></td></tr>
<tr><th id="3528">3528</th><td>        <b>if</b> (<a class="local col4 ref" href="#824BankLHS" title='BankLHS' data-ref="824BankLHS" data-ref-filename="824BankLHS">BankLHS</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a> || <a class="local col5 ref" href="#825BankRHS" title='BankRHS' data-ref="825BankRHS" data-ref-filename="825BankRHS">BankRHS</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>) {</td></tr>
<tr><th id="3529">3529</th><td>          <a class="local col3 ref" href="#823TargetBankID" title='TargetBankID' data-ref="823TargetBankID" data-ref-filename="823TargetBankID">TargetBankID</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>;</td></tr>
<tr><th id="3530">3530</th><td>        } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#824BankLHS" title='BankLHS' data-ref="824BankLHS" data-ref-filename="824BankLHS">BankLHS</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBankID" title='llvm::AMDGPU::VCCRegBankID' data-ref="llvm::AMDGPU::VCCRegBankID" data-ref-filename="llvm..AMDGPU..VCCRegBankID">VCCRegBankID</a> || <a class="local col5 ref" href="#825BankRHS" title='BankRHS' data-ref="825BankRHS" data-ref-filename="825BankRHS">BankRHS</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBankID" title='llvm::AMDGPU::VCCRegBankID' data-ref="llvm::AMDGPU::VCCRegBankID" data-ref-filename="llvm..AMDGPU..VCCRegBankID">VCCRegBankID</a>) {</td></tr>
<tr><th id="3531">3531</th><td>          <a class="local col3 ref" href="#823TargetBankID" title='TargetBankID' data-ref="823TargetBankID" data-ref-filename="823TargetBankID">TargetBankID</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBankID" title='llvm::AMDGPU::VCCRegBankID' data-ref="llvm::AMDGPU::VCCRegBankID" data-ref-filename="llvm..AMDGPU..VCCRegBankID">VCCRegBankID</a>;</td></tr>
<tr><th id="3532">3532</th><td>          <a class="local col4 ref" href="#824BankLHS" title='BankLHS' data-ref="824BankLHS" data-ref-filename="824BankLHS">BankLHS</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBankID" title='llvm::AMDGPU::VCCRegBankID' data-ref="llvm::AMDGPU::VCCRegBankID" data-ref-filename="llvm..AMDGPU..VCCRegBankID">VCCRegBankID</a>;</td></tr>
<tr><th id="3533">3533</th><td>          <a class="local col5 ref" href="#825BankRHS" title='BankRHS' data-ref="825BankRHS" data-ref-filename="825BankRHS">BankRHS</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBankID" title='llvm::AMDGPU::VCCRegBankID' data-ref="llvm::AMDGPU::VCCRegBankID" data-ref-filename="llvm..AMDGPU..VCCRegBankID">VCCRegBankID</a>;</td></tr>
<tr><th id="3534">3534</th><td>        } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#824BankLHS" title='BankLHS' data-ref="824BankLHS" data-ref-filename="824BankLHS">BankLHS</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a> &amp;&amp; <a class="local col5 ref" href="#825BankRHS" title='BankRHS' data-ref="825BankRHS" data-ref-filename="825BankRHS">BankRHS</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>) {</td></tr>
<tr><th id="3535">3535</th><td>          <a class="local col3 ref" href="#823TargetBankID" title='TargetBankID' data-ref="823TargetBankID" data-ref-filename="823TargetBankID">TargetBankID</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>;</td></tr>
<tr><th id="3536">3536</th><td>        }</td></tr>
<tr><th id="3537">3537</th><td>      }</td></tr>
<tr><th id="3538">3538</th><td></td></tr>
<tr><th id="3539">3539</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col3 ref" href="#823TargetBankID" title='TargetBankID' data-ref="823TargetBankID" data-ref-filename="823TargetBankID">TargetBankID</a>, <a class="local col1 ref" href="#821Size" title='Size' data-ref="821Size" data-ref-filename="821Size">Size</a>);</td></tr>
<tr><th id="3540">3540</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col4 ref" href="#824BankLHS" title='BankLHS' data-ref="824BankLHS" data-ref-filename="824BankLHS">BankLHS</a>, <a class="local col1 ref" href="#821Size" title='Size' data-ref="821Size" data-ref-filename="821Size">Size</a>);</td></tr>
<tr><th id="3541">3541</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col5 ref" href="#825BankRHS" title='BankRHS' data-ref="825BankRHS" data-ref-filename="825BankRHS">BankRHS</a>, <a class="local col1 ref" href="#821Size" title='Size' data-ref="821Size" data-ref-filename="821Size">Size</a>);</td></tr>
<tr><th id="3542">3542</th><td>      <b>break</b>;</td></tr>
<tr><th id="3543">3543</th><td>    }</td></tr>
<tr><th id="3544">3544</th><td></td></tr>
<tr><th id="3545">3545</th><td>    <b>if</b> (<a class="local col1 ref" href="#821Size" title='Size' data-ref="821Size" data-ref-filename="821Size">Size</a> == <var>64</var>) {</td></tr>
<tr><th id="3546">3546</th><td></td></tr>
<tr><th id="3547">3547</th><td>      <b>if</b> (<a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo13isSALUMappingERKNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::isSALUMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo13isSALUMappingERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo13isSALUMappingERKNS_12MachineInstrE">isSALUMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>)) {</td></tr>
<tr><th id="3548">3548</th><td>        <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU25getValueMappingSGPR64OnlyEjj" title='llvm::AMDGPU::getValueMappingSGPR64Only' data-ref="_ZN4llvm6AMDGPU25getValueMappingSGPR64OnlyEjj" data-ref-filename="_ZN4llvm6AMDGPU25getValueMappingSGPR64OnlyEjj">getValueMappingSGPR64Only</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>, <a class="local col1 ref" href="#821Size" title='Size' data-ref="821Size" data-ref-filename="821Size">Size</a>);</td></tr>
<tr><th id="3549">3549</th><td>        <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a> = <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a> = <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="3550">3550</th><td>      } <b>else</b> {</td></tr>
<tr><th id="3551">3551</th><td>        <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU25getValueMappingSGPR64OnlyEjj" title='llvm::AMDGPU::getValueMappingSGPR64Only' data-ref="_ZN4llvm6AMDGPU25getValueMappingSGPR64OnlyEjj" data-ref-filename="_ZN4llvm6AMDGPU25getValueMappingSGPR64OnlyEjj">getValueMappingSGPR64Only</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <a class="local col1 ref" href="#821Size" title='Size' data-ref="821Size" data-ref-filename="821Size">Size</a>);</td></tr>
<tr><th id="3552">3552</th><td>        <em>unsigned</em> <dfn class="local col6 decl" id="826Bank1" title='Bank1' data-type='unsigned int' data-ref="826Bank1" data-ref-filename="826Bank1">Bank1</dfn> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::getRegBankID' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj">getRegBankID</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a> <i>/*, DefaultBankID*/</i>);</td></tr>
<tr><th id="3553">3553</th><td>        <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col6 ref" href="#826Bank1" title='Bank1' data-ref="826Bank1" data-ref-filename="826Bank1">Bank1</a>, <a class="local col1 ref" href="#821Size" title='Size' data-ref="821Size" data-ref-filename="821Size">Size</a>);</td></tr>
<tr><th id="3554">3554</th><td></td></tr>
<tr><th id="3555">3555</th><td>        <em>unsigned</em> <dfn class="local col7 decl" id="827Bank2" title='Bank2' data-type='unsigned int' data-ref="827Bank2" data-ref-filename="827Bank2">Bank2</dfn> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::getRegBankID' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj">getRegBankID</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a> <i>/*, DefaultBankID*/</i>);</td></tr>
<tr><th id="3556">3556</th><td>        <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col7 ref" href="#827Bank2" title='Bank2' data-ref="827Bank2" data-ref-filename="827Bank2">Bank2</a>, <a class="local col1 ref" href="#821Size" title='Size' data-ref="821Size" data-ref-filename="821Size">Size</a>);</td></tr>
<tr><th id="3557">3557</th><td>      }</td></tr>
<tr><th id="3558">3558</th><td></td></tr>
<tr><th id="3559">3559</th><td>      <b>break</b>;</td></tr>
<tr><th id="3560">3560</th><td>    }</td></tr>
<tr><th id="3561">3561</th><td></td></tr>
<tr><th id="3562">3562</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#274" title="[[gnu::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="3563">3563</th><td>  }</td></tr>
<tr><th id="3564">3564</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_PTR_ADD" title='llvm::AMDGPU::G_PTR_ADD' data-ref="llvm::AMDGPU::G_PTR_ADD" data-ref-filename="llvm..AMDGPU..G_PTR_ADD">G_PTR_ADD</a>:</td></tr>
<tr><th id="3565">3565</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_PTRMASK" title='llvm::AMDGPU::G_PTRMASK' data-ref="llvm::AMDGPU::G_PTRMASK" data-ref-filename="llvm..AMDGPU..G_PTRMASK">G_PTRMASK</a>:</td></tr>
<tr><th id="3566">3566</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_ADD" title='llvm::AMDGPU::G_ADD' data-ref="llvm::AMDGPU::G_ADD" data-ref-filename="llvm..AMDGPU..G_ADD">G_ADD</a>:</td></tr>
<tr><th id="3567">3567</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_SUB" title='llvm::AMDGPU::G_SUB' data-ref="llvm::AMDGPU::G_SUB" data-ref-filename="llvm..AMDGPU..G_SUB">G_SUB</a>:</td></tr>
<tr><th id="3568">3568</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_MUL" title='llvm::AMDGPU::G_MUL' data-ref="llvm::AMDGPU::G_MUL" data-ref-filename="llvm..AMDGPU..G_MUL">G_MUL</a>:</td></tr>
<tr><th id="3569">3569</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_SHL" title='llvm::AMDGPU::G_SHL' data-ref="llvm::AMDGPU::G_SHL" data-ref-filename="llvm..AMDGPU..G_SHL">G_SHL</a>:</td></tr>
<tr><th id="3570">3570</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_LSHR" title='llvm::AMDGPU::G_LSHR' data-ref="llvm::AMDGPU::G_LSHR" data-ref-filename="llvm..AMDGPU..G_LSHR">G_LSHR</a>:</td></tr>
<tr><th id="3571">3571</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_ASHR" title='llvm::AMDGPU::G_ASHR' data-ref="llvm::AMDGPU::G_ASHR" data-ref-filename="llvm..AMDGPU..G_ASHR">G_ASHR</a>:</td></tr>
<tr><th id="3572">3572</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_UADDO" title='llvm::AMDGPU::G_UADDO' data-ref="llvm::AMDGPU::G_UADDO" data-ref-filename="llvm..AMDGPU..G_UADDO">G_UADDO</a>:</td></tr>
<tr><th id="3573">3573</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_USUBO" title='llvm::AMDGPU::G_USUBO' data-ref="llvm::AMDGPU::G_USUBO" data-ref-filename="llvm..AMDGPU..G_USUBO">G_USUBO</a>:</td></tr>
<tr><th id="3574">3574</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_UADDE" title='llvm::AMDGPU::G_UADDE' data-ref="llvm::AMDGPU::G_UADDE" data-ref-filename="llvm..AMDGPU..G_UADDE">G_UADDE</a>:</td></tr>
<tr><th id="3575">3575</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_SADDE" title='llvm::AMDGPU::G_SADDE' data-ref="llvm::AMDGPU::G_SADDE" data-ref-filename="llvm..AMDGPU..G_SADDE">G_SADDE</a>:</td></tr>
<tr><th id="3576">3576</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_USUBE" title='llvm::AMDGPU::G_USUBE' data-ref="llvm::AMDGPU::G_USUBE" data-ref-filename="llvm..AMDGPU..G_USUBE">G_USUBE</a>:</td></tr>
<tr><th id="3577">3577</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_SSUBE" title='llvm::AMDGPU::G_SSUBE' data-ref="llvm::AMDGPU::G_SSUBE" data-ref-filename="llvm..AMDGPU..G_SSUBE">G_SSUBE</a>:</td></tr>
<tr><th id="3578">3578</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_SMIN" title='llvm::AMDGPU::G_SMIN' data-ref="llvm::AMDGPU::G_SMIN" data-ref-filename="llvm..AMDGPU..G_SMIN">G_SMIN</a>:</td></tr>
<tr><th id="3579">3579</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_SMAX" title='llvm::AMDGPU::G_SMAX' data-ref="llvm::AMDGPU::G_SMAX" data-ref-filename="llvm..AMDGPU..G_SMAX">G_SMAX</a>:</td></tr>
<tr><th id="3580">3580</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_UMIN" title='llvm::AMDGPU::G_UMIN' data-ref="llvm::AMDGPU::G_UMIN" data-ref-filename="llvm..AMDGPU..G_UMIN">G_UMIN</a>:</td></tr>
<tr><th id="3581">3581</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_UMAX" title='llvm::AMDGPU::G_UMAX' data-ref="llvm::AMDGPU::G_UMAX" data-ref-filename="llvm..AMDGPU..G_UMAX">G_UMAX</a>:</td></tr>
<tr><th id="3582">3582</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_SHUFFLE_VECTOR" title='llvm::AMDGPU::G_SHUFFLE_VECTOR' data-ref="llvm::AMDGPU::G_SHUFFLE_VECTOR" data-ref-filename="llvm..AMDGPU..G_SHUFFLE_VECTOR">G_SHUFFLE_VECTOR</a>:</td></tr>
<tr><th id="3583">3583</th><td>    <b>if</b> (<a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo13isSALUMappingERKNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::isSALUMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo13isSALUMappingERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo13isSALUMappingERKNS_12MachineInstrE">isSALUMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>))</td></tr>
<tr><th id="3584">3584</th><td>      <b>return</b> <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo20getDefaultMappingSOPERKNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::getDefaultMappingSOP' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo20getDefaultMappingSOPERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo20getDefaultMappingSOPERKNS_12MachineInstrE">getDefaultMappingSOP</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>);</td></tr>
<tr><th id="3585">3585</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#274" title="[[gnu::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="3586">3586</th><td></td></tr>
<tr><th id="3587">3587</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_SADDSAT" title='llvm::AMDGPU::G_SADDSAT' data-ref="llvm::AMDGPU::G_SADDSAT" data-ref-filename="llvm..AMDGPU..G_SADDSAT">G_SADDSAT</a>: <i>// FIXME: Could lower sat ops for SALU</i></td></tr>
<tr><th id="3588">3588</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_SSUBSAT" title='llvm::AMDGPU::G_SSUBSAT' data-ref="llvm::AMDGPU::G_SSUBSAT" data-ref-filename="llvm..AMDGPU..G_SSUBSAT">G_SSUBSAT</a>:</td></tr>
<tr><th id="3589">3589</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_UADDSAT" title='llvm::AMDGPU::G_UADDSAT' data-ref="llvm::AMDGPU::G_UADDSAT" data-ref-filename="llvm..AMDGPU..G_UADDSAT">G_UADDSAT</a>:</td></tr>
<tr><th id="3590">3590</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_USUBSAT" title='llvm::AMDGPU::G_USUBSAT' data-ref="llvm::AMDGPU::G_USUBSAT" data-ref-filename="llvm..AMDGPU..G_USUBSAT">G_USUBSAT</a>:</td></tr>
<tr><th id="3591">3591</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_FADD" title='llvm::AMDGPU::G_FADD' data-ref="llvm::AMDGPU::G_FADD" data-ref-filename="llvm..AMDGPU..G_FADD">G_FADD</a>:</td></tr>
<tr><th id="3592">3592</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_FSUB" title='llvm::AMDGPU::G_FSUB' data-ref="llvm::AMDGPU::G_FSUB" data-ref-filename="llvm..AMDGPU..G_FSUB">G_FSUB</a>:</td></tr>
<tr><th id="3593">3593</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_FPTOSI" title='llvm::AMDGPU::G_FPTOSI' data-ref="llvm::AMDGPU::G_FPTOSI" data-ref-filename="llvm..AMDGPU..G_FPTOSI">G_FPTOSI</a>:</td></tr>
<tr><th id="3594">3594</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_FPTOUI" title='llvm::AMDGPU::G_FPTOUI' data-ref="llvm::AMDGPU::G_FPTOUI" data-ref-filename="llvm..AMDGPU..G_FPTOUI">G_FPTOUI</a>:</td></tr>
<tr><th id="3595">3595</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_FMUL" title='llvm::AMDGPU::G_FMUL' data-ref="llvm::AMDGPU::G_FMUL" data-ref-filename="llvm..AMDGPU..G_FMUL">G_FMUL</a>:</td></tr>
<tr><th id="3596">3596</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_FMA" title='llvm::AMDGPU::G_FMA' data-ref="llvm::AMDGPU::G_FMA" data-ref-filename="llvm..AMDGPU..G_FMA">G_FMA</a>:</td></tr>
<tr><th id="3597">3597</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_FMAD" title='llvm::AMDGPU::G_FMAD' data-ref="llvm::AMDGPU::G_FMAD" data-ref-filename="llvm..AMDGPU..G_FMAD">G_FMAD</a>:</td></tr>
<tr><th id="3598">3598</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_FSQRT" title='llvm::AMDGPU::G_FSQRT' data-ref="llvm::AMDGPU::G_FSQRT" data-ref-filename="llvm..AMDGPU..G_FSQRT">G_FSQRT</a>:</td></tr>
<tr><th id="3599">3599</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_FFLOOR" title='llvm::AMDGPU::G_FFLOOR' data-ref="llvm::AMDGPU::G_FFLOOR" data-ref-filename="llvm..AMDGPU..G_FFLOOR">G_FFLOOR</a>:</td></tr>
<tr><th id="3600">3600</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_FCEIL" title='llvm::AMDGPU::G_FCEIL' data-ref="llvm::AMDGPU::G_FCEIL" data-ref-filename="llvm..AMDGPU..G_FCEIL">G_FCEIL</a>:</td></tr>
<tr><th id="3601">3601</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_FRINT" title='llvm::AMDGPU::G_FRINT' data-ref="llvm::AMDGPU::G_FRINT" data-ref-filename="llvm..AMDGPU..G_FRINT">G_FRINT</a>:</td></tr>
<tr><th id="3602">3602</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_SITOFP" title='llvm::AMDGPU::G_SITOFP' data-ref="llvm::AMDGPU::G_SITOFP" data-ref-filename="llvm..AMDGPU..G_SITOFP">G_SITOFP</a>:</td></tr>
<tr><th id="3603">3603</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_UITOFP" title='llvm::AMDGPU::G_UITOFP' data-ref="llvm::AMDGPU::G_UITOFP" data-ref-filename="llvm..AMDGPU..G_UITOFP">G_UITOFP</a>:</td></tr>
<tr><th id="3604">3604</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_FPTRUNC" title='llvm::AMDGPU::G_FPTRUNC' data-ref="llvm::AMDGPU::G_FPTRUNC" data-ref-filename="llvm..AMDGPU..G_FPTRUNC">G_FPTRUNC</a>:</td></tr>
<tr><th id="3605">3605</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_FPEXT" title='llvm::AMDGPU::G_FPEXT' data-ref="llvm::AMDGPU::G_FPEXT" data-ref-filename="llvm..AMDGPU..G_FPEXT">G_FPEXT</a>:</td></tr>
<tr><th id="3606">3606</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_FEXP2" title='llvm::AMDGPU::G_FEXP2' data-ref="llvm::AMDGPU::G_FEXP2" data-ref-filename="llvm..AMDGPU..G_FEXP2">G_FEXP2</a>:</td></tr>
<tr><th id="3607">3607</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_FLOG2" title='llvm::AMDGPU::G_FLOG2' data-ref="llvm::AMDGPU::G_FLOG2" data-ref-filename="llvm..AMDGPU..G_FLOG2">G_FLOG2</a>:</td></tr>
<tr><th id="3608">3608</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_FMINNUM" title='llvm::AMDGPU::G_FMINNUM' data-ref="llvm::AMDGPU::G_FMINNUM" data-ref-filename="llvm..AMDGPU..G_FMINNUM">G_FMINNUM</a>:</td></tr>
<tr><th id="3609">3609</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_FMAXNUM" title='llvm::AMDGPU::G_FMAXNUM' data-ref="llvm::AMDGPU::G_FMAXNUM" data-ref-filename="llvm..AMDGPU..G_FMAXNUM">G_FMAXNUM</a>:</td></tr>
<tr><th id="3610">3610</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_FMINNUM_IEEE" title='llvm::AMDGPU::G_FMINNUM_IEEE' data-ref="llvm::AMDGPU::G_FMINNUM_IEEE" data-ref-filename="llvm..AMDGPU..G_FMINNUM_IEEE">G_FMINNUM_IEEE</a>:</td></tr>
<tr><th id="3611">3611</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_FMAXNUM_IEEE" title='llvm::AMDGPU::G_FMAXNUM_IEEE' data-ref="llvm::AMDGPU::G_FMAXNUM_IEEE" data-ref-filename="llvm..AMDGPU..G_FMAXNUM_IEEE">G_FMAXNUM_IEEE</a>:</td></tr>
<tr><th id="3612">3612</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_FCANONICALIZE" title='llvm::AMDGPU::G_FCANONICALIZE' data-ref="llvm::AMDGPU::G_FCANONICALIZE" data-ref-filename="llvm..AMDGPU..G_FCANONICALIZE">G_FCANONICALIZE</a>:</td></tr>
<tr><th id="3613">3613</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_INTRINSIC_TRUNC" title='llvm::AMDGPU::G_INTRINSIC_TRUNC' data-ref="llvm::AMDGPU::G_INTRINSIC_TRUNC" data-ref-filename="llvm..AMDGPU..G_INTRINSIC_TRUNC">G_INTRINSIC_TRUNC</a>:</td></tr>
<tr><th id="3614">3614</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_BSWAP" title='llvm::AMDGPU::G_BSWAP' data-ref="llvm::AMDGPU::G_BSWAP" data-ref-filename="llvm..AMDGPU..G_BSWAP">G_BSWAP</a>: <i>// TODO: Somehow expand for scalar?</i></td></tr>
<tr><th id="3615">3615</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_FSHR" title='llvm::AMDGPU::G_FSHR' data-ref="llvm::AMDGPU::G_FSHR" data-ref-filename="llvm..AMDGPU..G_FSHR">G_FSHR</a>: <i>// TODO: Expand for scalar</i></td></tr>
<tr><th id="3616">3616</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_FFBH_U32" title='llvm::AMDGPU::G_AMDGPU_FFBH_U32' data-ref="llvm::AMDGPU::G_AMDGPU_FFBH_U32" data-ref-filename="llvm..AMDGPU..G_AMDGPU_FFBH_U32">G_AMDGPU_FFBH_U32</a>:</td></tr>
<tr><th id="3617">3617</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_FMIN_LEGACY" title='llvm::AMDGPU::G_AMDGPU_FMIN_LEGACY' data-ref="llvm::AMDGPU::G_AMDGPU_FMIN_LEGACY" data-ref-filename="llvm..AMDGPU..G_AMDGPU_FMIN_LEGACY">G_AMDGPU_FMIN_LEGACY</a>:</td></tr>
<tr><th id="3618">3618</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_FMAX_LEGACY" title='llvm::AMDGPU::G_AMDGPU_FMAX_LEGACY' data-ref="llvm::AMDGPU::G_AMDGPU_FMAX_LEGACY" data-ref-filename="llvm..AMDGPU..G_AMDGPU_FMAX_LEGACY">G_AMDGPU_FMAX_LEGACY</a>:</td></tr>
<tr><th id="3619">3619</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_RCP_IFLAG" title='llvm::AMDGPU::G_AMDGPU_RCP_IFLAG' data-ref="llvm::AMDGPU::G_AMDGPU_RCP_IFLAG" data-ref-filename="llvm..AMDGPU..G_AMDGPU_RCP_IFLAG">G_AMDGPU_RCP_IFLAG</a>:</td></tr>
<tr><th id="3620">3620</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_CVT_F32_UBYTE0" title='llvm::AMDGPU::G_AMDGPU_CVT_F32_UBYTE0' data-ref="llvm::AMDGPU::G_AMDGPU_CVT_F32_UBYTE0" data-ref-filename="llvm..AMDGPU..G_AMDGPU_CVT_F32_UBYTE0">G_AMDGPU_CVT_F32_UBYTE0</a>:</td></tr>
<tr><th id="3621">3621</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_CVT_F32_UBYTE1" title='llvm::AMDGPU::G_AMDGPU_CVT_F32_UBYTE1' data-ref="llvm::AMDGPU::G_AMDGPU_CVT_F32_UBYTE1" data-ref-filename="llvm..AMDGPU..G_AMDGPU_CVT_F32_UBYTE1">G_AMDGPU_CVT_F32_UBYTE1</a>:</td></tr>
<tr><th id="3622">3622</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_CVT_F32_UBYTE2" title='llvm::AMDGPU::G_AMDGPU_CVT_F32_UBYTE2' data-ref="llvm::AMDGPU::G_AMDGPU_CVT_F32_UBYTE2" data-ref-filename="llvm..AMDGPU..G_AMDGPU_CVT_F32_UBYTE2">G_AMDGPU_CVT_F32_UBYTE2</a>:</td></tr>
<tr><th id="3623">3623</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_CVT_F32_UBYTE3" title='llvm::AMDGPU::G_AMDGPU_CVT_F32_UBYTE3' data-ref="llvm::AMDGPU::G_AMDGPU_CVT_F32_UBYTE3" data-ref-filename="llvm..AMDGPU..G_AMDGPU_CVT_F32_UBYTE3">G_AMDGPU_CVT_F32_UBYTE3</a>:</td></tr>
<tr><th id="3624">3624</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo20getDefaultMappingVOPERKNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::getDefaultMappingVOP' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo20getDefaultMappingVOPERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo20getDefaultMappingVOPERKNS_12MachineInstrE">getDefaultMappingVOP</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>);</td></tr>
<tr><th id="3625">3625</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_UMULH" title='llvm::AMDGPU::G_UMULH' data-ref="llvm::AMDGPU::G_UMULH" data-ref-filename="llvm..AMDGPU..G_UMULH">G_UMULH</a>:</td></tr>
<tr><th id="3626">3626</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_SMULH" title='llvm::AMDGPU::G_SMULH' data-ref="llvm::AMDGPU::G_SMULH" data-ref-filename="llvm..AMDGPU..G_SMULH">G_SMULH</a>: {</td></tr>
<tr><th id="3627">3627</th><td>    <b>if</b> (<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::Subtarget" title='llvm::AMDGPURegisterBankInfo::Subtarget' data-ref="llvm::AMDGPURegisterBankInfo::Subtarget" data-ref-filename="llvm..AMDGPURegisterBankInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget19hasScalarMulHiInstsEv" title='llvm::GCNSubtarget::hasScalarMulHiInsts' data-ref="_ZNK4llvm12GCNSubtarget19hasScalarMulHiInstsEv" data-ref-filename="_ZNK4llvm12GCNSubtarget19hasScalarMulHiInstsEv">hasScalarMulHiInsts</a>() &amp;&amp; <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo13isSALUMappingERKNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::isSALUMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo13isSALUMappingERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo13isSALUMappingERKNS_12MachineInstrE">isSALUMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>))</td></tr>
<tr><th id="3628">3628</th><td>      <b>return</b> <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo20getDefaultMappingSOPERKNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::getDefaultMappingSOP' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo20getDefaultMappingSOPERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo20getDefaultMappingSOPERKNS_12MachineInstrE">getDefaultMappingSOP</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>);</td></tr>
<tr><th id="3629">3629</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo20getDefaultMappingVOPERKNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::getDefaultMappingVOP' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo20getDefaultMappingVOPERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo20getDefaultMappingVOPERKNS_12MachineInstrE">getDefaultMappingVOP</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>);</td></tr>
<tr><th id="3630">3630</th><td>  }</td></tr>
<tr><th id="3631">3631</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_IMPLICIT_DEF" title='llvm::AMDGPU::G_IMPLICIT_DEF' data-ref="llvm::AMDGPU::G_IMPLICIT_DEF" data-ref-filename="llvm..AMDGPU..G_IMPLICIT_DEF">G_IMPLICIT_DEF</a>: {</td></tr>
<tr><th id="3632">3632</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="828Size" title='Size' data-type='unsigned int' data-ref="828Size" data-ref-filename="828Size">Size</dfn> = <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="3633">3633</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>, <a class="local col8 ref" href="#828Size" title='Size' data-ref="828Size" data-ref-filename="828Size">Size</a>);</td></tr>
<tr><th id="3634">3634</th><td>    <b>break</b>;</td></tr>
<tr><th id="3635">3635</th><td>  }</td></tr>
<tr><th id="3636">3636</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_FCONSTANT" title='llvm::AMDGPU::G_FCONSTANT' data-ref="llvm::AMDGPU::G_FCONSTANT" data-ref-filename="llvm..AMDGPU..G_FCONSTANT">G_FCONSTANT</a>:</td></tr>
<tr><th id="3637">3637</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_CONSTANT" title='llvm::AMDGPU::G_CONSTANT' data-ref="llvm::AMDGPU::G_CONSTANT" data-ref-filename="llvm..AMDGPU..G_CONSTANT">G_CONSTANT</a>:</td></tr>
<tr><th id="3638">3638</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_GLOBAL_VALUE" title='llvm::AMDGPU::G_GLOBAL_VALUE' data-ref="llvm::AMDGPU::G_GLOBAL_VALUE" data-ref-filename="llvm..AMDGPU..G_GLOBAL_VALUE">G_GLOBAL_VALUE</a>:</td></tr>
<tr><th id="3639">3639</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_BLOCK_ADDR" title='llvm::AMDGPU::G_BLOCK_ADDR' data-ref="llvm::AMDGPU::G_BLOCK_ADDR" data-ref-filename="llvm..AMDGPU..G_BLOCK_ADDR">G_BLOCK_ADDR</a>:</td></tr>
<tr><th id="3640">3640</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_READCYCLECOUNTER" title='llvm::AMDGPU::G_READCYCLECOUNTER' data-ref="llvm::AMDGPU::G_READCYCLECOUNTER" data-ref-filename="llvm..AMDGPU..G_READCYCLECOUNTER">G_READCYCLECOUNTER</a>: {</td></tr>
<tr><th id="3641">3641</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="829Size" title='Size' data-type='unsigned int' data-ref="829Size" data-ref-filename="829Size">Size</dfn> = <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="3642">3642</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>, <a class="local col9 ref" href="#829Size" title='Size' data-ref="829Size" data-ref-filename="829Size">Size</a>);</td></tr>
<tr><th id="3643">3643</th><td>    <b>break</b>;</td></tr>
<tr><th id="3644">3644</th><td>  }</td></tr>
<tr><th id="3645">3645</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_FRAME_INDEX" title='llvm::AMDGPU::G_FRAME_INDEX' data-ref="llvm::AMDGPU::G_FRAME_INDEX" data-ref-filename="llvm..AMDGPU..G_FRAME_INDEX">G_FRAME_INDEX</a>: {</td></tr>
<tr><th id="3646">3646</th><td>    <i>// TODO: This should be the same as other constants, but eliminateFrameIndex</i></td></tr>
<tr><th id="3647">3647</th><td><i>    // currently assumes VALU uses.</i></td></tr>
<tr><th id="3648">3648</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="830Size" title='Size' data-type='unsigned int' data-ref="830Size" data-ref-filename="830Size">Size</dfn> = <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="3649">3649</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <a class="local col0 ref" href="#830Size" title='Size' data-ref="830Size" data-ref-filename="830Size">Size</a>);</td></tr>
<tr><th id="3650">3650</th><td>    <b>break</b>;</td></tr>
<tr><th id="3651">3651</th><td>  }</td></tr>
<tr><th id="3652">3652</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_DYN_STACKALLOC" title='llvm::AMDGPU::G_DYN_STACKALLOC' data-ref="llvm::AMDGPU::G_DYN_STACKALLOC" data-ref-filename="llvm..AMDGPU..G_DYN_STACKALLOC">G_DYN_STACKALLOC</a>: {</td></tr>
<tr><th id="3653">3653</th><td>    <i>// Result is always uniform, and a wave reduction is needed for the source.</i></td></tr>
<tr><th id="3654">3654</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>, <var>32</var>);</td></tr>
<tr><th id="3655">3655</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="831SrcBankID" title='SrcBankID' data-type='unsigned int' data-ref="831SrcBankID" data-ref-filename="831SrcBankID">SrcBankID</dfn> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::getRegBankID' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj">getRegBankID</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>);</td></tr>
<tr><th id="3656">3656</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col1 ref" href="#831SrcBankID" title='SrcBankID' data-ref="831SrcBankID" data-ref-filename="831SrcBankID">SrcBankID</a>, <var>32</var>);</td></tr>
<tr><th id="3657">3657</th><td>    <b>break</b>;</td></tr>
<tr><th id="3658">3658</th><td>  }</td></tr>
<tr><th id="3659">3659</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_INSERT" title='llvm::AMDGPU::G_INSERT' data-ref="llvm::AMDGPU::G_INSERT" data-ref-filename="llvm..AMDGPU..G_INSERT">G_INSERT</a>: {</td></tr>
<tr><th id="3660">3660</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="832BankID" title='BankID' data-type='unsigned int' data-ref="832BankID" data-ref-filename="832BankID">BankID</dfn> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo14getMappingTypeERKNS_19MachineRegisterInfoERKNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::getMappingType' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo14getMappingTypeERKNS_19MachineRegisterInfoERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo14getMappingTypeERKNS_19MachineRegisterInfoERKNS_12MachineInstrE">getMappingType</a>(<a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, <a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>);</td></tr>
<tr><th id="3661">3661</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="833DstSize" title='DstSize' data-type='unsigned int' data-ref="833DstSize" data-ref-filename="833DstSize">DstSize</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getSizeInBits' data-ref="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSizeInBits</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="3662">3662</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="834SrcSize" title='SrcSize' data-type='unsigned int' data-ref="834SrcSize" data-ref-filename="834SrcSize">SrcSize</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getSizeInBits' data-ref="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSizeInBits</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="3663">3663</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="835EltSize" title='EltSize' data-type='unsigned int' data-ref="835EltSize" data-ref-filename="835EltSize">EltSize</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getSizeInBits' data-ref="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSizeInBits</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="3664">3664</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col2 ref" href="#832BankID" title='BankID' data-ref="832BankID" data-ref-filename="832BankID">BankID</a>, <a class="local col3 ref" href="#833DstSize" title='DstSize' data-ref="833DstSize" data-ref-filename="833DstSize">DstSize</a>);</td></tr>
<tr><th id="3665">3665</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col2 ref" href="#832BankID" title='BankID' data-ref="832BankID" data-ref-filename="832BankID">BankID</a>, <a class="local col4 ref" href="#834SrcSize" title='SrcSize' data-ref="834SrcSize" data-ref-filename="834SrcSize">SrcSize</a>);</td></tr>
<tr><th id="3666">3666</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col2 ref" href="#832BankID" title='BankID' data-ref="832BankID" data-ref-filename="832BankID">BankID</a>, <a class="local col5 ref" href="#835EltSize" title='EltSize' data-ref="835EltSize" data-ref-filename="835EltSize">EltSize</a>);</td></tr>
<tr><th id="3667">3667</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>3</var>]</a> = <b>nullptr</b>;</td></tr>
<tr><th id="3668">3668</th><td>    <b>break</b>;</td></tr>
<tr><th id="3669">3669</th><td>  }</td></tr>
<tr><th id="3670">3670</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_EXTRACT" title='llvm::AMDGPU::G_EXTRACT' data-ref="llvm::AMDGPU::G_EXTRACT" data-ref-filename="llvm..AMDGPU..G_EXTRACT">G_EXTRACT</a>: {</td></tr>
<tr><th id="3671">3671</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="836BankID" title='BankID' data-type='unsigned int' data-ref="836BankID" data-ref-filename="836BankID">BankID</dfn> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::getRegBankID' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj">getRegBankID</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>);</td></tr>
<tr><th id="3672">3672</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="837DstSize" title='DstSize' data-type='unsigned int' data-ref="837DstSize" data-ref-filename="837DstSize">DstSize</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getSizeInBits' data-ref="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSizeInBits</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="3673">3673</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="838SrcSize" title='SrcSize' data-type='unsigned int' data-ref="838SrcSize" data-ref-filename="838SrcSize">SrcSize</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getSizeInBits' data-ref="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSizeInBits</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="3674">3674</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col6 ref" href="#836BankID" title='BankID' data-ref="836BankID" data-ref-filename="836BankID">BankID</a>, <a class="local col7 ref" href="#837DstSize" title='DstSize' data-ref="837DstSize" data-ref-filename="837DstSize">DstSize</a>);</td></tr>
<tr><th id="3675">3675</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col6 ref" href="#836BankID" title='BankID' data-ref="836BankID" data-ref-filename="836BankID">BankID</a>, <a class="local col8 ref" href="#838SrcSize" title='SrcSize' data-ref="838SrcSize" data-ref-filename="838SrcSize">SrcSize</a>);</td></tr>
<tr><th id="3676">3676</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a> = <b>nullptr</b>;</td></tr>
<tr><th id="3677">3677</th><td>    <b>break</b>;</td></tr>
<tr><th id="3678">3678</th><td>  }</td></tr>
<tr><th id="3679">3679</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_BUILD_VECTOR" title='llvm::AMDGPU::G_BUILD_VECTOR' data-ref="llvm::AMDGPU::G_BUILD_VECTOR" data-ref-filename="llvm..AMDGPU..G_BUILD_VECTOR">G_BUILD_VECTOR</a>:</td></tr>
<tr><th id="3680">3680</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_BUILD_VECTOR_TRUNC" title='llvm::AMDGPU::G_BUILD_VECTOR_TRUNC' data-ref="llvm::AMDGPU::G_BUILD_VECTOR_TRUNC" data-ref-filename="llvm..AMDGPU..G_BUILD_VECTOR_TRUNC">G_BUILD_VECTOR_TRUNC</a>: {</td></tr>
<tr><th id="3681">3681</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="839DstTy" title='DstTy' data-type='llvm::LLT' data-ref="839DstTy" data-ref-filename="839DstTy">DstTy</dfn> = <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="3682">3682</th><td>    <b>if</b> (<a class="local col9 ref" href="#839DstTy" title='DstTy' data-ref="839DstTy" data-ref-filename="839DstTy">DstTy</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>2</var>, <var>16</var>)) {</td></tr>
<tr><th id="3683">3683</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="840DstSize" title='DstSize' data-type='unsigned int' data-ref="840DstSize" data-ref-filename="840DstSize">DstSize</dfn> = <a class="local col9 ref" href="#839DstTy" title='DstTy' data-ref="839DstTy" data-ref-filename="839DstTy">DstTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="3684">3684</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="841SrcSize" title='SrcSize' data-type='unsigned int' data-ref="841SrcSize" data-ref-filename="841SrcSize">SrcSize</dfn> = <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="3685">3685</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="842Src0BankID" title='Src0BankID' data-type='unsigned int' data-ref="842Src0BankID" data-ref-filename="842Src0BankID">Src0BankID</dfn> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::getRegBankID' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj">getRegBankID</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>);</td></tr>
<tr><th id="3686">3686</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="843Src1BankID" title='Src1BankID' data-type='unsigned int' data-ref="843Src1BankID" data-ref-filename="843Src1BankID">Src1BankID</dfn> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::getRegBankID' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj">getRegBankID</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>);</td></tr>
<tr><th id="3687">3687</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="844DstBankID" title='DstBankID' data-type='unsigned int' data-ref="844DstBankID" data-ref-filename="844DstBankID">DstBankID</dfn> = <a class="tu ref fn" href="#_ZL12regBankUnionjj" title='regBankUnion' data-use='c' data-ref="_ZL12regBankUnionjj" data-ref-filename="_ZL12regBankUnionjj">regBankUnion</a>(<a class="local col2 ref" href="#842Src0BankID" title='Src0BankID' data-ref="842Src0BankID" data-ref-filename="842Src0BankID">Src0BankID</a>, <a class="local col3 ref" href="#843Src1BankID" title='Src1BankID' data-ref="843Src1BankID" data-ref-filename="843Src1BankID">Src1BankID</a>);</td></tr>
<tr><th id="3688">3688</th><td></td></tr>
<tr><th id="3689">3689</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col4 ref" href="#844DstBankID" title='DstBankID' data-ref="844DstBankID" data-ref-filename="844DstBankID">DstBankID</a>, <a class="local col0 ref" href="#840DstSize" title='DstSize' data-ref="840DstSize" data-ref-filename="840DstSize">DstSize</a>);</td></tr>
<tr><th id="3690">3690</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col2 ref" href="#842Src0BankID" title='Src0BankID' data-ref="842Src0BankID" data-ref-filename="842Src0BankID">Src0BankID</a>, <a class="local col1 ref" href="#841SrcSize" title='SrcSize' data-ref="841SrcSize" data-ref-filename="841SrcSize">SrcSize</a>);</td></tr>
<tr><th id="3691">3691</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col3 ref" href="#843Src1BankID" title='Src1BankID' data-ref="843Src1BankID" data-ref-filename="843Src1BankID">Src1BankID</a>, <a class="local col1 ref" href="#841SrcSize" title='SrcSize' data-ref="841SrcSize" data-ref-filename="841SrcSize">SrcSize</a>);</td></tr>
<tr><th id="3692">3692</th><td>      <b>break</b>;</td></tr>
<tr><th id="3693">3693</th><td>    }</td></tr>
<tr><th id="3694">3694</th><td></td></tr>
<tr><th id="3695">3695</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#274" title="[[gnu::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="3696">3696</th><td>  }</td></tr>
<tr><th id="3697">3697</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_MERGE_VALUES" title='llvm::AMDGPU::G_MERGE_VALUES' data-ref="llvm::AMDGPU::G_MERGE_VALUES" data-ref-filename="llvm..AMDGPU..G_MERGE_VALUES">G_MERGE_VALUES</a>:</td></tr>
<tr><th id="3698">3698</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_CONCAT_VECTORS" title='llvm::AMDGPU::G_CONCAT_VECTORS' data-ref="llvm::AMDGPU::G_CONCAT_VECTORS" data-ref-filename="llvm..AMDGPU..G_CONCAT_VECTORS">G_CONCAT_VECTORS</a>: {</td></tr>
<tr><th id="3699">3699</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="845Bank" title='Bank' data-type='unsigned int' data-ref="845Bank" data-ref-filename="845Bank">Bank</dfn> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo14getMappingTypeERKNS_19MachineRegisterInfoERKNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::getMappingType' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo14getMappingTypeERKNS_19MachineRegisterInfoERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo14getMappingTypeERKNS_19MachineRegisterInfoERKNS_12MachineInstrE">getMappingType</a>(<a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, <a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>);</td></tr>
<tr><th id="3700">3700</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="846DstSize" title='DstSize' data-type='unsigned int' data-ref="846DstSize" data-ref-filename="846DstSize">DstSize</dfn> = <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="3701">3701</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="847SrcSize" title='SrcSize' data-type='unsigned int' data-ref="847SrcSize" data-ref-filename="847SrcSize">SrcSize</dfn> = <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="3702">3702</th><td></td></tr>
<tr><th id="3703">3703</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col5 ref" href="#845Bank" title='Bank' data-ref="845Bank" data-ref-filename="845Bank">Bank</a>, <a class="local col6 ref" href="#846DstSize" title='DstSize' data-ref="846DstSize" data-ref-filename="846DstSize">DstSize</a>);</td></tr>
<tr><th id="3704">3704</th><td>    <i>// Op1 and Dst should use the same register bank.</i></td></tr>
<tr><th id="3705">3705</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="848i" title='i' data-type='unsigned int' data-ref="848i" data-ref-filename="848i">i</dfn> = <var>1</var>, <dfn class="local col9 decl" id="849e" title='e' data-type='unsigned int' data-ref="849e" data-ref-filename="849e">e</dfn> = <a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col8 ref" href="#848i" title='i' data-ref="848i" data-ref-filename="848i">i</a> != <a class="local col9 ref" href="#849e" title='e' data-ref="849e" data-ref-filename="849e">e</a>; ++<a class="local col8 ref" href="#848i" title='i' data-ref="848i" data-ref-filename="848i">i</a>)</td></tr>
<tr><th id="3706">3706</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#848i" title='i' data-ref="848i" data-ref-filename="848i">i</a>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col5 ref" href="#845Bank" title='Bank' data-ref="845Bank" data-ref-filename="845Bank">Bank</a>, <a class="local col7 ref" href="#847SrcSize" title='SrcSize' data-ref="847SrcSize" data-ref-filename="847SrcSize">SrcSize</a>);</td></tr>
<tr><th id="3707">3707</th><td>    <b>break</b>;</td></tr>
<tr><th id="3708">3708</th><td>  }</td></tr>
<tr><th id="3709">3709</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_BITCAST" title='llvm::AMDGPU::G_BITCAST' data-ref="llvm::AMDGPU::G_BITCAST" data-ref-filename="llvm..AMDGPU..G_BITCAST">G_BITCAST</a>:</td></tr>
<tr><th id="3710">3710</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_INTTOPTR" title='llvm::AMDGPU::G_INTTOPTR' data-ref="llvm::AMDGPU::G_INTTOPTR" data-ref-filename="llvm..AMDGPU..G_INTTOPTR">G_INTTOPTR</a>:</td></tr>
<tr><th id="3711">3711</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_PTRTOINT" title='llvm::AMDGPU::G_PTRTOINT' data-ref="llvm::AMDGPU::G_PTRTOINT" data-ref-filename="llvm..AMDGPU..G_PTRTOINT">G_PTRTOINT</a>:</td></tr>
<tr><th id="3712">3712</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_BITREVERSE" title='llvm::AMDGPU::G_BITREVERSE' data-ref="llvm::AMDGPU::G_BITREVERSE" data-ref-filename="llvm..AMDGPU..G_BITREVERSE">G_BITREVERSE</a>:</td></tr>
<tr><th id="3713">3713</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_FABS" title='llvm::AMDGPU::G_FABS' data-ref="llvm::AMDGPU::G_FABS" data-ref-filename="llvm..AMDGPU..G_FABS">G_FABS</a>:</td></tr>
<tr><th id="3714">3714</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_FNEG" title='llvm::AMDGPU::G_FNEG' data-ref="llvm::AMDGPU::G_FNEG" data-ref-filename="llvm..AMDGPU..G_FNEG">G_FNEG</a>: {</td></tr>
<tr><th id="3715">3715</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="850Size" title='Size' data-type='unsigned int' data-ref="850Size" data-ref-filename="850Size">Size</dfn> = <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="3716">3716</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="851BankID" title='BankID' data-type='unsigned int' data-ref="851BankID" data-ref-filename="851BankID">BankID</dfn> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::getRegBankID' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj">getRegBankID</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>);</td></tr>
<tr><th id="3717">3717</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col1 ref" href="#851BankID" title='BankID' data-ref="851BankID" data-ref-filename="851BankID">BankID</a>, <a class="local col0 ref" href="#850Size" title='Size' data-ref="850Size" data-ref-filename="850Size">Size</a>);</td></tr>
<tr><th id="3718">3718</th><td>    <b>break</b>;</td></tr>
<tr><th id="3719">3719</th><td>  }</td></tr>
<tr><th id="3720">3720</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_CTLZ_ZERO_UNDEF" title='llvm::AMDGPU::G_CTLZ_ZERO_UNDEF' data-ref="llvm::AMDGPU::G_CTLZ_ZERO_UNDEF" data-ref-filename="llvm..AMDGPU..G_CTLZ_ZERO_UNDEF">G_CTLZ_ZERO_UNDEF</a>:</td></tr>
<tr><th id="3721">3721</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_CTTZ_ZERO_UNDEF" title='llvm::AMDGPU::G_CTTZ_ZERO_UNDEF' data-ref="llvm::AMDGPU::G_CTTZ_ZERO_UNDEF" data-ref-filename="llvm..AMDGPU..G_CTTZ_ZERO_UNDEF">G_CTTZ_ZERO_UNDEF</a>:</td></tr>
<tr><th id="3722">3722</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_CTPOP" title='llvm::AMDGPU::G_CTPOP' data-ref="llvm::AMDGPU::G_CTPOP" data-ref-filename="llvm..AMDGPU..G_CTPOP">G_CTPOP</a>: {</td></tr>
<tr><th id="3723">3723</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="852Size" title='Size' data-type='unsigned int' data-ref="852Size" data-ref-filename="852Size">Size</dfn> = <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="3724">3724</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="853BankID" title='BankID' data-type='unsigned int' data-ref="853BankID" data-ref-filename="853BankID">BankID</dfn> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::getRegBankID' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj">getRegBankID</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>);</td></tr>
<tr><th id="3725">3725</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col3 ref" href="#853BankID" title='BankID' data-ref="853BankID" data-ref-filename="853BankID">BankID</a>, <var>32</var>);</td></tr>
<tr><th id="3726">3726</th><td></td></tr>
<tr><th id="3727">3727</th><td>    <i>// This should really be getValueMappingSGPR64Only, but allowing the generic</i></td></tr>
<tr><th id="3728">3728</th><td><i>    // code to handle the register split just makes using LegalizerHelper more</i></td></tr>
<tr><th id="3729">3729</th><td><i>    // difficult.</i></td></tr>
<tr><th id="3730">3730</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col3 ref" href="#853BankID" title='BankID' data-ref="853BankID" data-ref-filename="853BankID">BankID</a>, <a class="local col2 ref" href="#852Size" title='Size' data-ref="852Size" data-ref-filename="852Size">Size</a>);</td></tr>
<tr><th id="3731">3731</th><td>    <b>break</b>;</td></tr>
<tr><th id="3732">3732</th><td>  }</td></tr>
<tr><th id="3733">3733</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_TRUNC" title='llvm::AMDGPU::G_TRUNC' data-ref="llvm::AMDGPU::G_TRUNC" data-ref-filename="llvm..AMDGPU..G_TRUNC">G_TRUNC</a>: {</td></tr>
<tr><th id="3734">3734</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="854Dst" title='Dst' data-type='llvm::Register' data-ref="854Dst" data-ref-filename="854Dst">Dst</dfn> = <a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3735">3735</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="855Src" title='Src' data-type='llvm::Register' data-ref="855Src" data-ref-filename="855Src">Src</dfn> = <a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3736">3736</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="856Bank" title='Bank' data-type='unsigned int' data-ref="856Bank" data-ref-filename="856Bank">Bank</dfn> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::getRegBankID' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj">getRegBankID</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#855Src" title='Src' data-ref="855Src" data-ref-filename="855Src">Src</a>, <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>);</td></tr>
<tr><th id="3737">3737</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="857DstSize" title='DstSize' data-type='unsigned int' data-ref="857DstSize" data-ref-filename="857DstSize">DstSize</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getSizeInBits' data-ref="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSizeInBits</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#854Dst" title='Dst' data-ref="854Dst" data-ref-filename="854Dst">Dst</a>, <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="3738">3738</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="858SrcSize" title='SrcSize' data-type='unsigned int' data-ref="858SrcSize" data-ref-filename="858SrcSize">SrcSize</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getSizeInBits' data-ref="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSizeInBits</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#855Src" title='Src' data-ref="855Src" data-ref-filename="855Src">Src</a>, <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="3739">3739</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col6 ref" href="#856Bank" title='Bank' data-ref="856Bank" data-ref-filename="856Bank">Bank</a>, <a class="local col7 ref" href="#857DstSize" title='DstSize' data-ref="857DstSize" data-ref-filename="857DstSize">DstSize</a>);</td></tr>
<tr><th id="3740">3740</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col6 ref" href="#856Bank" title='Bank' data-ref="856Bank" data-ref-filename="856Bank">Bank</a>, <a class="local col8 ref" href="#858SrcSize" title='SrcSize' data-ref="858SrcSize" data-ref-filename="858SrcSize">SrcSize</a>);</td></tr>
<tr><th id="3741">3741</th><td>    <b>break</b>;</td></tr>
<tr><th id="3742">3742</th><td>  }</td></tr>
<tr><th id="3743">3743</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_ZEXT" title='llvm::AMDGPU::G_ZEXT' data-ref="llvm::AMDGPU::G_ZEXT" data-ref-filename="llvm..AMDGPU..G_ZEXT">G_ZEXT</a>:</td></tr>
<tr><th id="3744">3744</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_SEXT" title='llvm::AMDGPU::G_SEXT' data-ref="llvm::AMDGPU::G_SEXT" data-ref-filename="llvm..AMDGPU..G_SEXT">G_SEXT</a>:</td></tr>
<tr><th id="3745">3745</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_ANYEXT" title='llvm::AMDGPU::G_ANYEXT' data-ref="llvm::AMDGPU::G_ANYEXT" data-ref-filename="llvm..AMDGPU..G_ANYEXT">G_ANYEXT</a>:</td></tr>
<tr><th id="3746">3746</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_SEXT_INREG" title='llvm::AMDGPU::G_SEXT_INREG' data-ref="llvm::AMDGPU::G_SEXT_INREG" data-ref-filename="llvm..AMDGPU..G_SEXT_INREG">G_SEXT_INREG</a>: {</td></tr>
<tr><th id="3747">3747</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="859Dst" title='Dst' data-type='llvm::Register' data-ref="859Dst" data-ref-filename="859Dst">Dst</dfn> = <a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3748">3748</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="860Src" title='Src' data-type='llvm::Register' data-ref="860Src" data-ref-filename="860Src">Src</dfn> = <a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3749">3749</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="861DstSize" title='DstSize' data-type='unsigned int' data-ref="861DstSize" data-ref-filename="861DstSize">DstSize</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getSizeInBits' data-ref="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSizeInBits</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#859Dst" title='Dst' data-ref="859Dst" data-ref-filename="859Dst">Dst</a>, <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="3750">3750</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="862SrcSize" title='SrcSize' data-type='unsigned int' data-ref="862SrcSize" data-ref-filename="862SrcSize">SrcSize</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getSizeInBits' data-ref="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSizeInBits</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#860Src" title='Src' data-ref="860Src" data-ref-filename="860Src">Src</a>, <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="3751">3751</th><td></td></tr>
<tr><th id="3752">3752</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="863DstBank" title='DstBank' data-type='unsigned int' data-ref="863DstBank" data-ref-filename="863DstBank">DstBank</dfn>;</td></tr>
<tr><th id="3753">3753</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col4 decl" id="864SrcBank" title='SrcBank' data-type='const llvm::RegisterBank *' data-ref="864SrcBank" data-ref-filename="864SrcBank">SrcBank</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#860Src" title='Src' data-ref="860Src" data-ref-filename="860Src">Src</a>, <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="3754">3754</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SrcBank);</td></tr>
<tr><th id="3755">3755</th><td>    <b>switch</b> (<a class="local col4 ref" href="#864SrcBank" title='SrcBank' data-ref="864SrcBank" data-ref-filename="864SrcBank">SrcBank</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>()) {</td></tr>
<tr><th id="3756">3756</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>:</td></tr>
<tr><th id="3757">3757</th><td>      <a class="local col3 ref" href="#863DstBank" title='DstBank' data-ref="863DstBank" data-ref-filename="863DstBank">DstBank</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>;</td></tr>
<tr><th id="3758">3758</th><td>      <b>break</b>;</td></tr>
<tr><th id="3759">3759</th><td>    <b>default</b>:</td></tr>
<tr><th id="3760">3760</th><td>      <a class="local col3 ref" href="#863DstBank" title='DstBank' data-ref="863DstBank" data-ref-filename="863DstBank">DstBank</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>;</td></tr>
<tr><th id="3761">3761</th><td>      <b>break</b>;</td></tr>
<tr><th id="3762">3762</th><td>    }</td></tr>
<tr><th id="3763">3763</th><td></td></tr>
<tr><th id="3764">3764</th><td>    <i>// Scalar extend can use 64-bit BFE, but VGPRs require extending to</i></td></tr>
<tr><th id="3765">3765</th><td><i>    // 32-bits, and then to 64.</i></td></tr>
<tr><th id="3766">3766</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU25getValueMappingSGPR64OnlyEjj" title='llvm::AMDGPU::getValueMappingSGPR64Only' data-ref="_ZN4llvm6AMDGPU25getValueMappingSGPR64OnlyEjj" data-ref-filename="_ZN4llvm6AMDGPU25getValueMappingSGPR64OnlyEjj">getValueMappingSGPR64Only</a>(<a class="local col3 ref" href="#863DstBank" title='DstBank' data-ref="863DstBank" data-ref-filename="863DstBank">DstBank</a>, <a class="local col1 ref" href="#861DstSize" title='DstSize' data-ref="861DstSize" data-ref-filename="861DstSize">DstSize</a>);</td></tr>
<tr><th id="3767">3767</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU25getValueMappingSGPR64OnlyEjj" title='llvm::AMDGPU::getValueMappingSGPR64Only' data-ref="_ZN4llvm6AMDGPU25getValueMappingSGPR64OnlyEjj" data-ref-filename="_ZN4llvm6AMDGPU25getValueMappingSGPR64OnlyEjj">getValueMappingSGPR64Only</a>(<a class="local col4 ref" href="#864SrcBank" title='SrcBank' data-ref="864SrcBank" data-ref-filename="864SrcBank">SrcBank</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>(),</td></tr>
<tr><th id="3768">3768</th><td>                                                       <a class="local col2 ref" href="#862SrcSize" title='SrcSize' data-ref="862SrcSize" data-ref-filename="862SrcSize">SrcSize</a>);</td></tr>
<tr><th id="3769">3769</th><td>    <b>break</b>;</td></tr>
<tr><th id="3770">3770</th><td>  }</td></tr>
<tr><th id="3771">3771</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_FCMP" title='llvm::AMDGPU::G_FCMP' data-ref="llvm::AMDGPU::G_FCMP" data-ref-filename="llvm..AMDGPU..G_FCMP">G_FCMP</a>: {</td></tr>
<tr><th id="3772">3772</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="865Size" title='Size' data-type='unsigned int' data-ref="865Size" data-ref-filename="865Size">Size</dfn> = <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="3773">3773</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="866Op2Bank" title='Op2Bank' data-type='unsigned int' data-ref="866Op2Bank" data-ref-filename="866Op2Bank">Op2Bank</dfn> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::getRegBankID' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj">getRegBankID</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>);</td></tr>
<tr><th id="3774">3774</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBankID" title='llvm::AMDGPU::VCCRegBankID' data-ref="llvm::AMDGPU::VCCRegBankID" data-ref-filename="llvm..AMDGPU..VCCRegBankID">VCCRegBankID</a>, <var>1</var>);</td></tr>
<tr><th id="3775">3775</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a> = <b>nullptr</b>; <i>// Predicate Operand.</i></td></tr>
<tr><th id="3776">3776</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col6 ref" href="#866Op2Bank" title='Op2Bank' data-ref="866Op2Bank" data-ref-filename="866Op2Bank">Op2Bank</a>, <a class="local col5 ref" href="#865Size" title='Size' data-ref="865Size" data-ref-filename="865Size">Size</a>);</td></tr>
<tr><th id="3777">3777</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>3</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <a class="local col5 ref" href="#865Size" title='Size' data-ref="865Size" data-ref-filename="865Size">Size</a>);</td></tr>
<tr><th id="3778">3778</th><td>    <b>break</b>;</td></tr>
<tr><th id="3779">3779</th><td>  }</td></tr>
<tr><th id="3780">3780</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_STORE" title='llvm::AMDGPU::G_STORE' data-ref="llvm::AMDGPU::G_STORE" data-ref-filename="llvm..AMDGPU..G_STORE">G_STORE</a>: {</td></tr>
<tr><th id="3781">3781</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getOperand(<var>0</var>).isReg());</td></tr>
<tr><th id="3782">3782</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="867Size" title='Size' data-type='unsigned int' data-ref="867Size" data-ref-filename="867Size">Size</dfn> = <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="3783">3783</th><td></td></tr>
<tr><th id="3784">3784</th><td>    <i>// FIXME: We need to specify a different reg bank once scalar stores are</i></td></tr>
<tr><th id="3785">3785</th><td><i>    // supported.</i></td></tr>
<tr><th id="3786">3786</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping" data-ref-filename="llvm..RegisterBankInfo..ValueMapping">ValueMapping</a> *<dfn class="local col8 decl" id="868ValMapping" title='ValMapping' data-type='const llvm::RegisterBankInfo::ValueMapping *' data-ref="868ValMapping" data-ref-filename="868ValMapping">ValMapping</dfn> =</td></tr>
<tr><th id="3787">3787</th><td>        <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <a class="local col7 ref" href="#867Size" title='Size' data-ref="867Size" data-ref-filename="867Size">Size</a>);</td></tr>
<tr><th id="3788">3788</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <a class="local col8 ref" href="#868ValMapping" title='ValMapping' data-ref="868ValMapping" data-ref-filename="868ValMapping">ValMapping</a>;</td></tr>
<tr><th id="3789">3789</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo21getValueMappingForPtrERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::AMDGPURegisterBankInfo::getValueMappingForPtr' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo21getValueMappingForPtrERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo21getValueMappingForPtrERKNS_19MachineRegisterInfoENS_8RegisterE">getValueMappingForPtr</a>(<a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, <a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="3790">3790</th><td>    <b>break</b>;</td></tr>
<tr><th id="3791">3791</th><td>  }</td></tr>
<tr><th id="3792">3792</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_ICMP" title='llvm::AMDGPU::G_ICMP' data-ref="llvm::AMDGPU::G_ICMP" data-ref-filename="llvm..AMDGPU..G_ICMP">G_ICMP</a>: {</td></tr>
<tr><th id="3793">3793</th><td>    <em>auto</em> <dfn class="local col9 decl" id="869Pred" title='Pred' data-type='llvm::CmpInst::Predicate' data-ref="869Pred" data-ref-filename="869Pred">Pred</dfn> = <b>static_cast</b>&lt;<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate" data-ref-filename="llvm..CmpInst..Predicate">Predicate</a>&gt;(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand12getPredicateEv" title='llvm::MachineOperand::getPredicate' data-ref="_ZNK4llvm14MachineOperand12getPredicateEv" data-ref-filename="_ZNK4llvm14MachineOperand12getPredicateEv">getPredicate</a>());</td></tr>
<tr><th id="3794">3794</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="870Size" title='Size' data-type='unsigned int' data-ref="870Size" data-ref-filename="870Size">Size</dfn> = <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="3795">3795</th><td></td></tr>
<tr><th id="3796">3796</th><td>    <i>// See if the result register has already been constrained to vcc, which may</i></td></tr>
<tr><th id="3797">3797</th><td><i>    // happen due to control flow intrinsic lowering.</i></td></tr>
<tr><th id="3798">3798</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="871DstBank" title='DstBank' data-type='unsigned int' data-ref="871DstBank" data-ref-filename="871DstBank">DstBank</dfn> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::getRegBankID' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj">getRegBankID</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>,</td></tr>
<tr><th id="3799">3799</th><td>                                    <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>);</td></tr>
<tr><th id="3800">3800</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="872Op2Bank" title='Op2Bank' data-type='unsigned int' data-ref="872Op2Bank" data-ref-filename="872Op2Bank">Op2Bank</dfn> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::getRegBankID' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj">getRegBankID</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>);</td></tr>
<tr><th id="3801">3801</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="873Op3Bank" title='Op3Bank' data-type='unsigned int' data-ref="873Op3Bank" data-ref-filename="873Op3Bank">Op3Bank</dfn> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::getRegBankID' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj">getRegBankID</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>);</td></tr>
<tr><th id="3802">3802</th><td></td></tr>
<tr><th id="3803">3803</th><td>    <em>bool</em> <dfn class="local col4 decl" id="874CanUseSCC" title='CanUseSCC' data-type='bool' data-ref="874CanUseSCC" data-ref-filename="874CanUseSCC">CanUseSCC</dfn> = <a class="local col1 ref" href="#871DstBank" title='DstBank' data-ref="871DstBank" data-ref-filename="871DstBank">DstBank</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a> &amp;&amp;</td></tr>
<tr><th id="3804">3804</th><td>                     <a class="local col2 ref" href="#872Op2Bank" title='Op2Bank' data-ref="872Op2Bank" data-ref-filename="872Op2Bank">Op2Bank</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a> &amp;&amp;</td></tr>
<tr><th id="3805">3805</th><td>                     <a class="local col3 ref" href="#873Op3Bank" title='Op3Bank' data-ref="873Op3Bank" data-ref-filename="873Op3Bank">Op3Bank</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a> &amp;&amp;</td></tr>
<tr><th id="3806">3806</th><td>      (<a class="local col0 ref" href="#870Size" title='Size' data-ref="870Size" data-ref-filename="870Size">Size</a> == <var>32</var> || (<a class="local col0 ref" href="#870Size" title='Size' data-ref="870Size" data-ref-filename="870Size">Size</a> == <var>64</var> &amp;&amp;</td></tr>
<tr><th id="3807">3807</th><td>                      (<a class="local col9 ref" href="#869Pred" title='Pred' data-ref="869Pred" data-ref-filename="869Pred">Pred</a> == <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_EQ" title='llvm::CmpInst::ICMP_EQ' data-ref="llvm::CmpInst::ICMP_EQ" data-ref-filename="llvm..CmpInst..ICMP_EQ">ICMP_EQ</a> || <a class="local col9 ref" href="#869Pred" title='Pred' data-ref="869Pred" data-ref-filename="869Pred">Pred</a> == <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_NE" title='llvm::CmpInst::ICMP_NE' data-ref="llvm::CmpInst::ICMP_NE" data-ref-filename="llvm..CmpInst..ICMP_NE">ICMP_NE</a>) &amp;&amp;</td></tr>
<tr><th id="3808">3808</th><td>                      <a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::Subtarget" title='llvm::AMDGPURegisterBankInfo::Subtarget' data-ref="llvm::AMDGPURegisterBankInfo::Subtarget" data-ref-filename="llvm..AMDGPURegisterBankInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget20hasScalarCompareEq64Ev" title='llvm::GCNSubtarget::hasScalarCompareEq64' data-ref="_ZNK4llvm12GCNSubtarget20hasScalarCompareEq64Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget20hasScalarCompareEq64Ev">hasScalarCompareEq64</a>()));</td></tr>
<tr><th id="3809">3809</th><td></td></tr>
<tr><th id="3810">3810</th><td>    <a class="local col1 ref" href="#871DstBank" title='DstBank' data-ref="871DstBank" data-ref-filename="871DstBank">DstBank</a> = <a class="local col4 ref" href="#874CanUseSCC" title='CanUseSCC' data-ref="874CanUseSCC" data-ref-filename="874CanUseSCC">CanUseSCC</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBankID" title='llvm::AMDGPU::VCCRegBankID' data-ref="llvm::AMDGPU::VCCRegBankID" data-ref-filename="llvm..AMDGPU..VCCRegBankID">VCCRegBankID</a>;</td></tr>
<tr><th id="3811">3811</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="875SrcBank" title='SrcBank' data-type='unsigned int' data-ref="875SrcBank" data-ref-filename="875SrcBank">SrcBank</dfn> = <a class="local col4 ref" href="#874CanUseSCC" title='CanUseSCC' data-ref="874CanUseSCC" data-ref-filename="874CanUseSCC">CanUseSCC</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>;</td></tr>
<tr><th id="3812">3812</th><td></td></tr>
<tr><th id="3813">3813</th><td>    <i>// TODO: Use 32-bit for scalar output size.</i></td></tr>
<tr><th id="3814">3814</th><td><i>    // SCC results will need to be copied to a 32-bit SGPR virtual register.</i></td></tr>
<tr><th id="3815">3815</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col6 decl" id="876ResultSize" title='ResultSize' data-type='const unsigned int' data-ref="876ResultSize" data-ref-filename="876ResultSize">ResultSize</dfn> = <var>1</var>;</td></tr>
<tr><th id="3816">3816</th><td></td></tr>
<tr><th id="3817">3817</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col1 ref" href="#871DstBank" title='DstBank' data-ref="871DstBank" data-ref-filename="871DstBank">DstBank</a>, <a class="local col6 ref" href="#876ResultSize" title='ResultSize' data-ref="876ResultSize" data-ref-filename="876ResultSize">ResultSize</a>);</td></tr>
<tr><th id="3818">3818</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col5 ref" href="#875SrcBank" title='SrcBank' data-ref="875SrcBank" data-ref-filename="875SrcBank">SrcBank</a>, <a class="local col0 ref" href="#870Size" title='Size' data-ref="870Size" data-ref-filename="870Size">Size</a>);</td></tr>
<tr><th id="3819">3819</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>3</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col5 ref" href="#875SrcBank" title='SrcBank' data-ref="875SrcBank" data-ref-filename="875SrcBank">SrcBank</a>, <a class="local col0 ref" href="#870Size" title='Size' data-ref="870Size" data-ref-filename="870Size">Size</a>);</td></tr>
<tr><th id="3820">3820</th><td>    <b>break</b>;</td></tr>
<tr><th id="3821">3821</th><td>  }</td></tr>
<tr><th id="3822">3822</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_EXTRACT_VECTOR_ELT" title='llvm::AMDGPU::G_EXTRACT_VECTOR_ELT' data-ref="llvm::AMDGPU::G_EXTRACT_VECTOR_ELT" data-ref-filename="llvm..AMDGPU..G_EXTRACT_VECTOR_ELT">G_EXTRACT_VECTOR_ELT</a>: {</td></tr>
<tr><th id="3823">3823</th><td>    <i>// VGPR index can be used for waterfall when indexing a SGPR vector.</i></td></tr>
<tr><th id="3824">3824</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="877SrcBankID" title='SrcBankID' data-type='unsigned int' data-ref="877SrcBankID" data-ref-filename="877SrcBankID">SrcBankID</dfn> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::getRegBankID' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj">getRegBankID</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>);</td></tr>
<tr><th id="3825">3825</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="878DstSize" title='DstSize' data-type='unsigned int' data-ref="878DstSize" data-ref-filename="878DstSize">DstSize</dfn> = <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="3826">3826</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="879SrcSize" title='SrcSize' data-type='unsigned int' data-ref="879SrcSize" data-ref-filename="879SrcSize">SrcSize</dfn> = <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="3827">3827</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="880IdxSize" title='IdxSize' data-type='unsigned int' data-ref="880IdxSize" data-ref-filename="880IdxSize">IdxSize</dfn> = <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="3828">3828</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="881IdxBank" title='IdxBank' data-type='unsigned int' data-ref="881IdxBank" data-ref-filename="881IdxBank">IdxBank</dfn> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::getRegBankID' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj">getRegBankID</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>);</td></tr>
<tr><th id="3829">3829</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="882OutputBankID" title='OutputBankID' data-type='unsigned int' data-ref="882OutputBankID" data-ref-filename="882OutputBankID">OutputBankID</dfn> = <a class="tu ref fn" href="#_ZL12regBankUnionjj" title='regBankUnion' data-use='c' data-ref="_ZL12regBankUnionjj" data-ref-filename="_ZL12regBankUnionjj">regBankUnion</a>(<a class="local col7 ref" href="#877SrcBankID" title='SrcBankID' data-ref="877SrcBankID" data-ref-filename="877SrcBankID">SrcBankID</a>, <a class="local col1 ref" href="#881IdxBank" title='IdxBank' data-ref="881IdxBank" data-ref-filename="881IdxBank">IdxBank</a>);</td></tr>
<tr><th id="3830">3830</th><td></td></tr>
<tr><th id="3831">3831</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU25getValueMappingSGPR64OnlyEjj" title='llvm::AMDGPU::getValueMappingSGPR64Only' data-ref="_ZN4llvm6AMDGPU25getValueMappingSGPR64OnlyEjj" data-ref-filename="_ZN4llvm6AMDGPU25getValueMappingSGPR64OnlyEjj">getValueMappingSGPR64Only</a>(<a class="local col2 ref" href="#882OutputBankID" title='OutputBankID' data-ref="882OutputBankID" data-ref-filename="882OutputBankID">OutputBankID</a>, <a class="local col8 ref" href="#878DstSize" title='DstSize' data-ref="878DstSize" data-ref-filename="878DstSize">DstSize</a>);</td></tr>
<tr><th id="3832">3832</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col7 ref" href="#877SrcBankID" title='SrcBankID' data-ref="877SrcBankID" data-ref-filename="877SrcBankID">SrcBankID</a>, <a class="local col9 ref" href="#879SrcSize" title='SrcSize' data-ref="879SrcSize" data-ref-filename="879SrcSize">SrcSize</a>);</td></tr>
<tr><th id="3833">3833</th><td></td></tr>
<tr><th id="3834">3834</th><td>    <i>// The index can be either if the source vector is VGPR.</i></td></tr>
<tr><th id="3835">3835</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col1 ref" href="#881IdxBank" title='IdxBank' data-ref="881IdxBank" data-ref-filename="881IdxBank">IdxBank</a>, <a class="local col0 ref" href="#880IdxSize" title='IdxSize' data-ref="880IdxSize" data-ref-filename="880IdxSize">IdxSize</a>);</td></tr>
<tr><th id="3836">3836</th><td>    <b>break</b>;</td></tr>
<tr><th id="3837">3837</th><td>  }</td></tr>
<tr><th id="3838">3838</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_INSERT_VECTOR_ELT" title='llvm::AMDGPU::G_INSERT_VECTOR_ELT' data-ref="llvm::AMDGPU::G_INSERT_VECTOR_ELT" data-ref-filename="llvm..AMDGPU..G_INSERT_VECTOR_ELT">G_INSERT_VECTOR_ELT</a>: {</td></tr>
<tr><th id="3839">3839</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="883OutputBankID" title='OutputBankID' data-type='unsigned int' data-ref="883OutputBankID" data-ref-filename="883OutputBankID">OutputBankID</dfn> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo13isSALUMappingERKNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::isSALUMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo13isSALUMappingERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo13isSALUMappingERKNS_12MachineInstrE">isSALUMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>) ?</td></tr>
<tr><th id="3840">3840</th><td>      <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>;</td></tr>
<tr><th id="3841">3841</th><td></td></tr>
<tr><th id="3842">3842</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="884VecSize" title='VecSize' data-type='unsigned int' data-ref="884VecSize" data-ref-filename="884VecSize">VecSize</dfn> = <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="3843">3843</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="885InsertSize" title='InsertSize' data-type='unsigned int' data-ref="885InsertSize" data-ref-filename="885InsertSize">InsertSize</dfn> = <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="3844">3844</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="886IdxSize" title='IdxSize' data-type='unsigned int' data-ref="886IdxSize" data-ref-filename="886IdxSize">IdxSize</dfn> = <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="3845">3845</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="887InsertEltBankID" title='InsertEltBankID' data-type='unsigned int' data-ref="887InsertEltBankID" data-ref-filename="887InsertEltBankID">InsertEltBankID</dfn> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::getRegBankID' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj">getRegBankID</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>);</td></tr>
<tr><th id="3846">3846</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="888IdxBankID" title='IdxBankID' data-type='unsigned int' data-ref="888IdxBankID" data-ref-filename="888IdxBankID">IdxBankID</dfn> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::getRegBankID' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj">getRegBankID</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>);</td></tr>
<tr><th id="3847">3847</th><td></td></tr>
<tr><th id="3848">3848</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col3 ref" href="#883OutputBankID" title='OutputBankID' data-ref="883OutputBankID" data-ref-filename="883OutputBankID">OutputBankID</a>, <a class="local col4 ref" href="#884VecSize" title='VecSize' data-ref="884VecSize" data-ref-filename="884VecSize">VecSize</a>);</td></tr>
<tr><th id="3849">3849</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col3 ref" href="#883OutputBankID" title='OutputBankID' data-ref="883OutputBankID" data-ref-filename="883OutputBankID">OutputBankID</a>, <a class="local col4 ref" href="#884VecSize" title='VecSize' data-ref="884VecSize" data-ref-filename="884VecSize">VecSize</a>);</td></tr>
<tr><th id="3850">3850</th><td></td></tr>
<tr><th id="3851">3851</th><td>    <i>// This is a weird case, because we need to break down the mapping based on</i></td></tr>
<tr><th id="3852">3852</th><td><i>    // the register bank of a different operand.</i></td></tr>
<tr><th id="3853">3853</th><td>    <b>if</b> (<a class="local col5 ref" href="#885InsertSize" title='InsertSize' data-ref="885InsertSize" data-ref-filename="885InsertSize">InsertSize</a> == <var>64</var> &amp;&amp; <a class="local col3 ref" href="#883OutputBankID" title='OutputBankID' data-ref="883OutputBankID" data-ref-filename="883OutputBankID">OutputBankID</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>) {</td></tr>
<tr><th id="3854">3854</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU22getValueMappingSplit64Ejj" title='llvm::AMDGPU::getValueMappingSplit64' data-ref="_ZN4llvm6AMDGPU22getValueMappingSplit64Ejj" data-ref-filename="_ZN4llvm6AMDGPU22getValueMappingSplit64Ejj">getValueMappingSplit64</a>(<a class="local col7 ref" href="#887InsertEltBankID" title='InsertEltBankID' data-ref="887InsertEltBankID" data-ref-filename="887InsertEltBankID">InsertEltBankID</a>,</td></tr>
<tr><th id="3855">3855</th><td>                                                      <a class="local col5 ref" href="#885InsertSize" title='InsertSize' data-ref="885InsertSize" data-ref-filename="885InsertSize">InsertSize</a>);</td></tr>
<tr><th id="3856">3856</th><td>    } <b>else</b> {</td></tr>
<tr><th id="3857">3857</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(InsertSize == <var>32</var> || InsertSize == <var>64</var>);</td></tr>
<tr><th id="3858">3858</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col7 ref" href="#887InsertEltBankID" title='InsertEltBankID' data-ref="887InsertEltBankID" data-ref-filename="887InsertEltBankID">InsertEltBankID</a>, <a class="local col5 ref" href="#885InsertSize" title='InsertSize' data-ref="885InsertSize" data-ref-filename="885InsertSize">InsertSize</a>);</td></tr>
<tr><th id="3859">3859</th><td>    }</td></tr>
<tr><th id="3860">3860</th><td></td></tr>
<tr><th id="3861">3861</th><td>    <i>// The index can be either if the source vector is VGPR.</i></td></tr>
<tr><th id="3862">3862</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>3</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col8 ref" href="#888IdxBankID" title='IdxBankID' data-ref="888IdxBankID" data-ref-filename="888IdxBankID">IdxBankID</a>, <a class="local col6 ref" href="#886IdxSize" title='IdxSize' data-ref="886IdxSize" data-ref-filename="886IdxSize">IdxSize</a>);</td></tr>
<tr><th id="3863">3863</th><td>    <b>break</b>;</td></tr>
<tr><th id="3864">3864</th><td>  }</td></tr>
<tr><th id="3865">3865</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_UNMERGE_VALUES" title='llvm::AMDGPU::G_UNMERGE_VALUES' data-ref="llvm::AMDGPU::G_UNMERGE_VALUES" data-ref-filename="llvm..AMDGPU..G_UNMERGE_VALUES">G_UNMERGE_VALUES</a>: {</td></tr>
<tr><th id="3866">3866</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="889Bank" title='Bank' data-type='unsigned int' data-ref="889Bank" data-ref-filename="889Bank">Bank</dfn> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo14getMappingTypeERKNS_19MachineRegisterInfoERKNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::getMappingType' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo14getMappingTypeERKNS_19MachineRegisterInfoERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo14getMappingTypeERKNS_19MachineRegisterInfoERKNS_12MachineInstrE">getMappingType</a>(<a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, <a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>);</td></tr>
<tr><th id="3867">3867</th><td></td></tr>
<tr><th id="3868">3868</th><td>    <i>// Op1 and Dst should use the same register bank.</i></td></tr>
<tr><th id="3869">3869</th><td><i>    // FIXME: Shouldn't this be the default? Why do we need to handle this?</i></td></tr>
<tr><th id="3870">3870</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="890i" title='i' data-type='unsigned int' data-ref="890i" data-ref-filename="890i">i</dfn> = <var>0</var>, <dfn class="local col1 decl" id="891e" title='e' data-type='unsigned int' data-ref="891e" data-ref-filename="891e">e</dfn> = <a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col0 ref" href="#890i" title='i' data-ref="890i" data-ref-filename="890i">i</a> != <a class="local col1 ref" href="#891e" title='e' data-ref="891e" data-ref-filename="891e">e</a>; ++<a class="local col0 ref" href="#890i" title='i' data-ref="890i" data-ref-filename="890i">i</a>) {</td></tr>
<tr><th id="3871">3871</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="892Size" title='Size' data-type='unsigned int' data-ref="892Size" data-ref-filename="892Size">Size</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getSizeInBits' data-ref="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSizeInBits</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#890i" title='i' data-ref="890i" data-ref-filename="890i">i</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="3872">3872</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col0 ref" href="#890i" title='i' data-ref="890i" data-ref-filename="890i">i</a>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col9 ref" href="#889Bank" title='Bank' data-ref="889Bank" data-ref-filename="889Bank">Bank</a>, <a class="local col2 ref" href="#892Size" title='Size' data-ref="892Size" data-ref-filename="892Size">Size</a>);</td></tr>
<tr><th id="3873">3873</th><td>    }</td></tr>
<tr><th id="3874">3874</th><td>    <b>break</b>;</td></tr>
<tr><th id="3875">3875</th><td>  }</td></tr>
<tr><th id="3876">3876</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD" title='llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_LOAD">G_AMDGPU_BUFFER_LOAD</a>:</td></tr>
<tr><th id="3877">3877</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD_UBYTE" title='llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD_UBYTE' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD_UBYTE" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_LOAD_UBYTE">G_AMDGPU_BUFFER_LOAD_UBYTE</a>:</td></tr>
<tr><th id="3878">3878</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD_SBYTE" title='llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD_SBYTE' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD_SBYTE" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_LOAD_SBYTE">G_AMDGPU_BUFFER_LOAD_SBYTE</a>:</td></tr>
<tr><th id="3879">3879</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD_USHORT" title='llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD_USHORT' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD_USHORT" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_LOAD_USHORT">G_AMDGPU_BUFFER_LOAD_USHORT</a>:</td></tr>
<tr><th id="3880">3880</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD_SSHORT" title='llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD_SSHORT' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD_SSHORT" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_LOAD_SSHORT">G_AMDGPU_BUFFER_LOAD_SSHORT</a>:</td></tr>
<tr><th id="3881">3881</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD_FORMAT" title='llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD_FORMAT' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD_FORMAT" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_LOAD_FORMAT">G_AMDGPU_BUFFER_LOAD_FORMAT</a>:</td></tr>
<tr><th id="3882">3882</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD_FORMAT_D16" title='llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD_FORMAT_D16' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD_FORMAT_D16" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_LOAD_FORMAT_D16">G_AMDGPU_BUFFER_LOAD_FORMAT_D16</a>:</td></tr>
<tr><th id="3883">3883</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_TBUFFER_LOAD_FORMAT" title='llvm::AMDGPU::G_AMDGPU_TBUFFER_LOAD_FORMAT' data-ref="llvm::AMDGPU::G_AMDGPU_TBUFFER_LOAD_FORMAT" data-ref-filename="llvm..AMDGPU..G_AMDGPU_TBUFFER_LOAD_FORMAT">G_AMDGPU_TBUFFER_LOAD_FORMAT</a>:</td></tr>
<tr><th id="3884">3884</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_TBUFFER_LOAD_FORMAT_D16" title='llvm::AMDGPU::G_AMDGPU_TBUFFER_LOAD_FORMAT_D16' data-ref="llvm::AMDGPU::G_AMDGPU_TBUFFER_LOAD_FORMAT_D16" data-ref-filename="llvm..AMDGPU..G_AMDGPU_TBUFFER_LOAD_FORMAT_D16">G_AMDGPU_TBUFFER_LOAD_FORMAT_D16</a>:</td></tr>
<tr><th id="3885">3885</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_TBUFFER_STORE_FORMAT" title='llvm::AMDGPU::G_AMDGPU_TBUFFER_STORE_FORMAT' data-ref="llvm::AMDGPU::G_AMDGPU_TBUFFER_STORE_FORMAT" data-ref-filename="llvm..AMDGPU..G_AMDGPU_TBUFFER_STORE_FORMAT">G_AMDGPU_TBUFFER_STORE_FORMAT</a>:</td></tr>
<tr><th id="3886">3886</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_TBUFFER_STORE_FORMAT_D16" title='llvm::AMDGPU::G_AMDGPU_TBUFFER_STORE_FORMAT_D16' data-ref="llvm::AMDGPU::G_AMDGPU_TBUFFER_STORE_FORMAT_D16" data-ref-filename="llvm..AMDGPU..G_AMDGPU_TBUFFER_STORE_FORMAT_D16">G_AMDGPU_TBUFFER_STORE_FORMAT_D16</a>:</td></tr>
<tr><th id="3887">3887</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_STORE" title='llvm::AMDGPU::G_AMDGPU_BUFFER_STORE' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_STORE" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_STORE">G_AMDGPU_BUFFER_STORE</a>:</td></tr>
<tr><th id="3888">3888</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_STORE_BYTE" title='llvm::AMDGPU::G_AMDGPU_BUFFER_STORE_BYTE' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_STORE_BYTE" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_STORE_BYTE">G_AMDGPU_BUFFER_STORE_BYTE</a>:</td></tr>
<tr><th id="3889">3889</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_STORE_SHORT" title='llvm::AMDGPU::G_AMDGPU_BUFFER_STORE_SHORT' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_STORE_SHORT" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_STORE_SHORT">G_AMDGPU_BUFFER_STORE_SHORT</a>:</td></tr>
<tr><th id="3890">3890</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_STORE_FORMAT" title='llvm::AMDGPU::G_AMDGPU_BUFFER_STORE_FORMAT' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_STORE_FORMAT" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_STORE_FORMAT">G_AMDGPU_BUFFER_STORE_FORMAT</a>:</td></tr>
<tr><th id="3891">3891</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_STORE_FORMAT_D16" title='llvm::AMDGPU::G_AMDGPU_BUFFER_STORE_FORMAT_D16' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_STORE_FORMAT_D16" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_STORE_FORMAT_D16">G_AMDGPU_BUFFER_STORE_FORMAT_D16</a>: {</td></tr>
<tr><th id="3892">3892</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getVGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getVGPROpMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="3893">3893</th><td></td></tr>
<tr><th id="3894">3894</th><td>    <i>// rsrc</i></td></tr>
<tr><th id="3895">3895</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getSGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSGPROpMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="3896">3896</th><td></td></tr>
<tr><th id="3897">3897</th><td>    <i>// vindex</i></td></tr>
<tr><th id="3898">3898</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getVGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getVGPROpMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="3899">3899</th><td></td></tr>
<tr><th id="3900">3900</th><td>    <i>// voffset</i></td></tr>
<tr><th id="3901">3901</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>3</var>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getVGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getVGPROpMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="3902">3902</th><td></td></tr>
<tr><th id="3903">3903</th><td>    <i>// soffset</i></td></tr>
<tr><th id="3904">3904</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>4</var>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getSGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSGPROpMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="3905">3905</th><td></td></tr>
<tr><th id="3906">3906</th><td>    <i>// Any remaining operands are immediates and were correctly null</i></td></tr>
<tr><th id="3907">3907</th><td><i>    // initialized.</i></td></tr>
<tr><th id="3908">3908</th><td>    <b>break</b>;</td></tr>
<tr><th id="3909">3909</th><td>  }</td></tr>
<tr><th id="3910">3910</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SWAP" title='llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SWAP' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SWAP" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_ATOMIC_SWAP">G_AMDGPU_BUFFER_ATOMIC_SWAP</a>:</td></tr>
<tr><th id="3911">3911</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_ADD" title='llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_ADD' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_ADD" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_ATOMIC_ADD">G_AMDGPU_BUFFER_ATOMIC_ADD</a>:</td></tr>
<tr><th id="3912">3912</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SUB" title='llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SUB' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SUB" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_ATOMIC_SUB">G_AMDGPU_BUFFER_ATOMIC_SUB</a>:</td></tr>
<tr><th id="3913">3913</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SMIN" title='llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SMIN' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SMIN" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_ATOMIC_SMIN">G_AMDGPU_BUFFER_ATOMIC_SMIN</a>:</td></tr>
<tr><th id="3914">3914</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_UMIN" title='llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_UMIN' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_UMIN" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_ATOMIC_UMIN">G_AMDGPU_BUFFER_ATOMIC_UMIN</a>:</td></tr>
<tr><th id="3915">3915</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SMAX" title='llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SMAX' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SMAX" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_ATOMIC_SMAX">G_AMDGPU_BUFFER_ATOMIC_SMAX</a>:</td></tr>
<tr><th id="3916">3916</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_UMAX" title='llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_UMAX' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_UMAX" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_ATOMIC_UMAX">G_AMDGPU_BUFFER_ATOMIC_UMAX</a>:</td></tr>
<tr><th id="3917">3917</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_AND" title='llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_AND' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_AND" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_ATOMIC_AND">G_AMDGPU_BUFFER_ATOMIC_AND</a>:</td></tr>
<tr><th id="3918">3918</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_OR" title='llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_OR' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_OR" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_ATOMIC_OR">G_AMDGPU_BUFFER_ATOMIC_OR</a>:</td></tr>
<tr><th id="3919">3919</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_XOR" title='llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_XOR' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_XOR" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_ATOMIC_XOR">G_AMDGPU_BUFFER_ATOMIC_XOR</a>:</td></tr>
<tr><th id="3920">3920</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_INC" title='llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_INC' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_INC" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_ATOMIC_INC">G_AMDGPU_BUFFER_ATOMIC_INC</a>:</td></tr>
<tr><th id="3921">3921</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_DEC" title='llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_DEC' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_DEC" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_ATOMIC_DEC">G_AMDGPU_BUFFER_ATOMIC_DEC</a>:</td></tr>
<tr><th id="3922">3922</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_FADD" title='llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_FADD' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_FADD" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_ATOMIC_FADD">G_AMDGPU_BUFFER_ATOMIC_FADD</a>: {</td></tr>
<tr><th id="3923">3923</th><td>    <i>// vdata_out</i></td></tr>
<tr><th id="3924">3924</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getVGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getVGPROpMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="3925">3925</th><td></td></tr>
<tr><th id="3926">3926</th><td>    <i>// vdata_in</i></td></tr>
<tr><th id="3927">3927</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getVGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getVGPROpMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="3928">3928</th><td></td></tr>
<tr><th id="3929">3929</th><td>    <i>// rsrc</i></td></tr>
<tr><th id="3930">3930</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getSGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSGPROpMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="3931">3931</th><td></td></tr>
<tr><th id="3932">3932</th><td>    <i>// vindex</i></td></tr>
<tr><th id="3933">3933</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>3</var>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getVGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getVGPROpMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="3934">3934</th><td></td></tr>
<tr><th id="3935">3935</th><td>    <i>// voffset</i></td></tr>
<tr><th id="3936">3936</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>4</var>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getVGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getVGPROpMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="3937">3937</th><td></td></tr>
<tr><th id="3938">3938</th><td>    <i>// soffset</i></td></tr>
<tr><th id="3939">3939</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>5</var>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getSGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSGPROpMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>5</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="3940">3940</th><td></td></tr>
<tr><th id="3941">3941</th><td>    <i>// Any remaining operands are immediates and were correctly null</i></td></tr>
<tr><th id="3942">3942</th><td><i>    // initialized.</i></td></tr>
<tr><th id="3943">3943</th><td>    <b>break</b>;</td></tr>
<tr><th id="3944">3944</th><td>  }</td></tr>
<tr><th id="3945">3945</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_CMPSWAP" title='llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_CMPSWAP' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_CMPSWAP" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_ATOMIC_CMPSWAP">G_AMDGPU_BUFFER_ATOMIC_CMPSWAP</a>: {</td></tr>
<tr><th id="3946">3946</th><td>    <i>// vdata_out</i></td></tr>
<tr><th id="3947">3947</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getVGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getVGPROpMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="3948">3948</th><td></td></tr>
<tr><th id="3949">3949</th><td>    <i>// vdata_in</i></td></tr>
<tr><th id="3950">3950</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getVGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getVGPROpMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="3951">3951</th><td></td></tr>
<tr><th id="3952">3952</th><td>    <i>// cmp</i></td></tr>
<tr><th id="3953">3953</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getVGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getVGPROpMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="3954">3954</th><td></td></tr>
<tr><th id="3955">3955</th><td>    <i>// rsrc</i></td></tr>
<tr><th id="3956">3956</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>3</var>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getSGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSGPROpMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="3957">3957</th><td></td></tr>
<tr><th id="3958">3958</th><td>    <i>// vindex</i></td></tr>
<tr><th id="3959">3959</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>4</var>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getVGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getVGPROpMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="3960">3960</th><td></td></tr>
<tr><th id="3961">3961</th><td>    <i>// voffset</i></td></tr>
<tr><th id="3962">3962</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>5</var>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getVGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getVGPROpMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>5</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="3963">3963</th><td></td></tr>
<tr><th id="3964">3964</th><td>    <i>// soffset</i></td></tr>
<tr><th id="3965">3965</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>6</var>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getSGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSGPROpMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>6</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="3966">3966</th><td></td></tr>
<tr><th id="3967">3967</th><td>    <i>// Any remaining operands are immediates and were correctly null</i></td></tr>
<tr><th id="3968">3968</th><td><i>    // initialized.</i></td></tr>
<tr><th id="3969">3969</th><td>    <b>break</b>;</td></tr>
<tr><th id="3970">3970</th><td>  }</td></tr>
<tr><th id="3971">3971</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_S_BUFFER_LOAD" title='llvm::AMDGPU::G_AMDGPU_S_BUFFER_LOAD' data-ref="llvm::AMDGPU::G_AMDGPU_S_BUFFER_LOAD" data-ref-filename="llvm..AMDGPU..G_AMDGPU_S_BUFFER_LOAD">G_AMDGPU_S_BUFFER_LOAD</a>: {</td></tr>
<tr><th id="3972">3972</th><td>    <i>// Lie and claim everything is legal, even though some need to be</i></td></tr>
<tr><th id="3973">3973</th><td><i>    // SGPRs. applyMapping will have to deal with it as a waterfall loop.</i></td></tr>
<tr><th id="3974">3974</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getSGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSGPROpMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="3975">3975</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getSGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSGPROpMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="3976">3976</th><td></td></tr>
<tr><th id="3977">3977</th><td>    <i>// We need to convert this to a MUBUF if either the resource of offset is</i></td></tr>
<tr><th id="3978">3978</th><td><i>    // VGPR.</i></td></tr>
<tr><th id="3979">3979</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="893RSrcBank" title='RSrcBank' data-type='unsigned int' data-ref="893RSrcBank" data-ref-filename="893RSrcBank">RSrcBank</dfn> = <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>-&gt;<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::BreakDown" title='llvm::RegisterBankInfo::ValueMapping::BreakDown' data-ref="llvm::RegisterBankInfo::ValueMapping::BreakDown" data-ref-filename="llvm..RegisterBankInfo..ValueMapping..BreakDown">BreakDown</a>[<var>0</var>].<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::RegBank" title='llvm::RegisterBankInfo::PartialMapping::RegBank' data-ref="llvm::RegisterBankInfo::PartialMapping::RegBank" data-ref-filename="llvm..RegisterBankInfo..PartialMapping..RegBank">RegBank</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>();</td></tr>
<tr><th id="3980">3980</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="894OffsetBank" title='OffsetBank' data-type='unsigned int' data-ref="894OffsetBank" data-ref-filename="894OffsetBank">OffsetBank</dfn> = <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a>-&gt;<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::BreakDown" title='llvm::RegisterBankInfo::ValueMapping::BreakDown' data-ref="llvm::RegisterBankInfo::ValueMapping::BreakDown" data-ref-filename="llvm..RegisterBankInfo..ValueMapping..BreakDown">BreakDown</a>[<var>0</var>].<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::RegBank" title='llvm::RegisterBankInfo::PartialMapping::RegBank' data-ref="llvm::RegisterBankInfo::PartialMapping::RegBank" data-ref-filename="llvm..RegisterBankInfo..PartialMapping..RegBank">RegBank</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv" data-ref-filename="_ZNK4llvm12RegisterBank5getIDEv">getID</a>();</td></tr>
<tr><th id="3981">3981</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="895ResultBank" title='ResultBank' data-type='unsigned int' data-ref="895ResultBank" data-ref-filename="895ResultBank">ResultBank</dfn> = <a class="tu ref fn" href="#_ZL12regBankUnionjj" title='regBankUnion' data-use='c' data-ref="_ZL12regBankUnionjj" data-ref-filename="_ZL12regBankUnionjj">regBankUnion</a>(<a class="local col3 ref" href="#893RSrcBank" title='RSrcBank' data-ref="893RSrcBank" data-ref-filename="893RSrcBank">RSrcBank</a>, <a class="local col4 ref" href="#894OffsetBank" title='OffsetBank' data-ref="894OffsetBank" data-ref-filename="894OffsetBank">OffsetBank</a>);</td></tr>
<tr><th id="3982">3982</th><td></td></tr>
<tr><th id="3983">3983</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="896Size0" title='Size0' data-type='unsigned int' data-ref="896Size0" data-ref-filename="896Size0">Size0</dfn> = <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="3984">3984</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col5 ref" href="#895ResultBank" title='ResultBank' data-ref="895ResultBank" data-ref-filename="895ResultBank">ResultBank</a>, <a class="local col6 ref" href="#896Size0" title='Size0' data-ref="896Size0" data-ref-filename="896Size0">Size0</a>);</td></tr>
<tr><th id="3985">3985</th><td>    <b>break</b>;</td></tr>
<tr><th id="3986">3986</th><td>  }</td></tr>
<tr><th id="3987">3987</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_INTRINSIC" title='llvm::AMDGPU::G_INTRINSIC' data-ref="llvm::AMDGPU::G_INTRINSIC" data-ref-filename="llvm..AMDGPU..G_INTRINSIC">G_INTRINSIC</a>: {</td></tr>
<tr><th id="3988">3988</th><td>    <b>switch</b> (<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getIntrinsicIDEv" title='llvm::MachineInstr::getIntrinsicID' data-ref="_ZNK4llvm12MachineInstr14getIntrinsicIDEv" data-ref-filename="_ZNK4llvm12MachineInstr14getIntrinsicIDEv">getIntrinsicID</a>()) {</td></tr>
<tr><th id="3989">3989</th><td>    <b>default</b>:</td></tr>
<tr><th id="3990">3990</th><td>      <b>return</b> <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo28getInvalidInstructionMappingEv" title='llvm::RegisterBankInfo::getInvalidInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo28getInvalidInstructionMappingEv" data-ref-filename="_ZNK4llvm16RegisterBankInfo28getInvalidInstructionMappingEv">getInvalidInstructionMapping</a>();</td></tr>
<tr><th id="3991">3991</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_div_fmas" title='llvm::Intrinsic::amdgcn_div_fmas' data-ref="llvm::Intrinsic::amdgcn_div_fmas" data-ref-filename="llvm..Intrinsic..amdgcn_div_fmas">amdgcn_div_fmas</a>:</td></tr>
<tr><th id="3992">3992</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_div_fixup" title='llvm::Intrinsic::amdgcn_div_fixup' data-ref="llvm::Intrinsic::amdgcn_div_fixup" data-ref-filename="llvm..Intrinsic..amdgcn_div_fixup">amdgcn_div_fixup</a>:</td></tr>
<tr><th id="3993">3993</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_trig_preop" title='llvm::Intrinsic::amdgcn_trig_preop' data-ref="llvm::Intrinsic::amdgcn_trig_preop" data-ref-filename="llvm..Intrinsic..amdgcn_trig_preop">amdgcn_trig_preop</a>:</td></tr>
<tr><th id="3994">3994</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_sin" title='llvm::Intrinsic::amdgcn_sin' data-ref="llvm::Intrinsic::amdgcn_sin" data-ref-filename="llvm..Intrinsic..amdgcn_sin">amdgcn_sin</a>:</td></tr>
<tr><th id="3995">3995</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_cos" title='llvm::Intrinsic::amdgcn_cos' data-ref="llvm::Intrinsic::amdgcn_cos" data-ref-filename="llvm..Intrinsic..amdgcn_cos">amdgcn_cos</a>:</td></tr>
<tr><th id="3996">3996</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_log_clamp" title='llvm::Intrinsic::amdgcn_log_clamp' data-ref="llvm::Intrinsic::amdgcn_log_clamp" data-ref-filename="llvm..Intrinsic..amdgcn_log_clamp">amdgcn_log_clamp</a>:</td></tr>
<tr><th id="3997">3997</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_rcp" title='llvm::Intrinsic::amdgcn_rcp' data-ref="llvm::Intrinsic::amdgcn_rcp" data-ref-filename="llvm..Intrinsic..amdgcn_rcp">amdgcn_rcp</a>:</td></tr>
<tr><th id="3998">3998</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_rcp_legacy" title='llvm::Intrinsic::amdgcn_rcp_legacy' data-ref="llvm::Intrinsic::amdgcn_rcp_legacy" data-ref-filename="llvm..Intrinsic..amdgcn_rcp_legacy">amdgcn_rcp_legacy</a>:</td></tr>
<tr><th id="3999">3999</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_sqrt" title='llvm::Intrinsic::amdgcn_sqrt' data-ref="llvm::Intrinsic::amdgcn_sqrt" data-ref-filename="llvm..Intrinsic..amdgcn_sqrt">amdgcn_sqrt</a>:</td></tr>
<tr><th id="4000">4000</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_rsq" title='llvm::Intrinsic::amdgcn_rsq' data-ref="llvm::Intrinsic::amdgcn_rsq" data-ref-filename="llvm..Intrinsic..amdgcn_rsq">amdgcn_rsq</a>:</td></tr>
<tr><th id="4001">4001</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_rsq_legacy" title='llvm::Intrinsic::amdgcn_rsq_legacy' data-ref="llvm::Intrinsic::amdgcn_rsq_legacy" data-ref-filename="llvm..Intrinsic..amdgcn_rsq_legacy">amdgcn_rsq_legacy</a>:</td></tr>
<tr><th id="4002">4002</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_rsq_clamp" title='llvm::Intrinsic::amdgcn_rsq_clamp' data-ref="llvm::Intrinsic::amdgcn_rsq_clamp" data-ref-filename="llvm..Intrinsic..amdgcn_rsq_clamp">amdgcn_rsq_clamp</a>:</td></tr>
<tr><th id="4003">4003</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_fmul_legacy" title='llvm::Intrinsic::amdgcn_fmul_legacy' data-ref="llvm::Intrinsic::amdgcn_fmul_legacy" data-ref-filename="llvm..Intrinsic..amdgcn_fmul_legacy">amdgcn_fmul_legacy</a>:</td></tr>
<tr><th id="4004">4004</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_fma_legacy" title='llvm::Intrinsic::amdgcn_fma_legacy' data-ref="llvm::Intrinsic::amdgcn_fma_legacy" data-ref-filename="llvm..Intrinsic..amdgcn_fma_legacy">amdgcn_fma_legacy</a>:</td></tr>
<tr><th id="4005">4005</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ldexp" title='llvm::Intrinsic::amdgcn_ldexp' data-ref="llvm::Intrinsic::amdgcn_ldexp" data-ref-filename="llvm..Intrinsic..amdgcn_ldexp">amdgcn_ldexp</a>:</td></tr>
<tr><th id="4006">4006</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_frexp_mant" title='llvm::Intrinsic::amdgcn_frexp_mant' data-ref="llvm::Intrinsic::amdgcn_frexp_mant" data-ref-filename="llvm..Intrinsic..amdgcn_frexp_mant">amdgcn_frexp_mant</a>:</td></tr>
<tr><th id="4007">4007</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_frexp_exp" title='llvm::Intrinsic::amdgcn_frexp_exp' data-ref="llvm::Intrinsic::amdgcn_frexp_exp" data-ref-filename="llvm..Intrinsic..amdgcn_frexp_exp">amdgcn_frexp_exp</a>:</td></tr>
<tr><th id="4008">4008</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_fract" title='llvm::Intrinsic::amdgcn_fract' data-ref="llvm::Intrinsic::amdgcn_fract" data-ref-filename="llvm..Intrinsic..amdgcn_fract">amdgcn_fract</a>:</td></tr>
<tr><th id="4009">4009</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_cvt_pkrtz" title='llvm::Intrinsic::amdgcn_cvt_pkrtz' data-ref="llvm::Intrinsic::amdgcn_cvt_pkrtz" data-ref-filename="llvm..Intrinsic..amdgcn_cvt_pkrtz">amdgcn_cvt_pkrtz</a>:</td></tr>
<tr><th id="4010">4010</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_cvt_pknorm_i16" title='llvm::Intrinsic::amdgcn_cvt_pknorm_i16' data-ref="llvm::Intrinsic::amdgcn_cvt_pknorm_i16" data-ref-filename="llvm..Intrinsic..amdgcn_cvt_pknorm_i16">amdgcn_cvt_pknorm_i16</a>:</td></tr>
<tr><th id="4011">4011</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_cvt_pknorm_u16" title='llvm::Intrinsic::amdgcn_cvt_pknorm_u16' data-ref="llvm::Intrinsic::amdgcn_cvt_pknorm_u16" data-ref-filename="llvm..Intrinsic..amdgcn_cvt_pknorm_u16">amdgcn_cvt_pknorm_u16</a>:</td></tr>
<tr><th id="4012">4012</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_cvt_pk_i16" title='llvm::Intrinsic::amdgcn_cvt_pk_i16' data-ref="llvm::Intrinsic::amdgcn_cvt_pk_i16" data-ref-filename="llvm..Intrinsic..amdgcn_cvt_pk_i16">amdgcn_cvt_pk_i16</a>:</td></tr>
<tr><th id="4013">4013</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_cvt_pk_u16" title='llvm::Intrinsic::amdgcn_cvt_pk_u16' data-ref="llvm::Intrinsic::amdgcn_cvt_pk_u16" data-ref-filename="llvm..Intrinsic..amdgcn_cvt_pk_u16">amdgcn_cvt_pk_u16</a>:</td></tr>
<tr><th id="4014">4014</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_fmed3" title='llvm::Intrinsic::amdgcn_fmed3' data-ref="llvm::Intrinsic::amdgcn_fmed3" data-ref-filename="llvm..Intrinsic..amdgcn_fmed3">amdgcn_fmed3</a>:</td></tr>
<tr><th id="4015">4015</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_cubeid" title='llvm::Intrinsic::amdgcn_cubeid' data-ref="llvm::Intrinsic::amdgcn_cubeid" data-ref-filename="llvm..Intrinsic..amdgcn_cubeid">amdgcn_cubeid</a>:</td></tr>
<tr><th id="4016">4016</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_cubema" title='llvm::Intrinsic::amdgcn_cubema' data-ref="llvm::Intrinsic::amdgcn_cubema" data-ref-filename="llvm..Intrinsic..amdgcn_cubema">amdgcn_cubema</a>:</td></tr>
<tr><th id="4017">4017</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_cubesc" title='llvm::Intrinsic::amdgcn_cubesc' data-ref="llvm::Intrinsic::amdgcn_cubesc" data-ref-filename="llvm..Intrinsic..amdgcn_cubesc">amdgcn_cubesc</a>:</td></tr>
<tr><th id="4018">4018</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_cubetc" title='llvm::Intrinsic::amdgcn_cubetc' data-ref="llvm::Intrinsic::amdgcn_cubetc" data-ref-filename="llvm..Intrinsic..amdgcn_cubetc">amdgcn_cubetc</a>:</td></tr>
<tr><th id="4019">4019</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_sffbh" title='llvm::Intrinsic::amdgcn_sffbh' data-ref="llvm::Intrinsic::amdgcn_sffbh" data-ref-filename="llvm..Intrinsic..amdgcn_sffbh">amdgcn_sffbh</a>:</td></tr>
<tr><th id="4020">4020</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_fmad_ftz" title='llvm::Intrinsic::amdgcn_fmad_ftz' data-ref="llvm::Intrinsic::amdgcn_fmad_ftz" data-ref-filename="llvm..Intrinsic..amdgcn_fmad_ftz">amdgcn_fmad_ftz</a>:</td></tr>
<tr><th id="4021">4021</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_mbcnt_lo" title='llvm::Intrinsic::amdgcn_mbcnt_lo' data-ref="llvm::Intrinsic::amdgcn_mbcnt_lo" data-ref-filename="llvm..Intrinsic..amdgcn_mbcnt_lo">amdgcn_mbcnt_lo</a>:</td></tr>
<tr><th id="4022">4022</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_mbcnt_hi" title='llvm::Intrinsic::amdgcn_mbcnt_hi' data-ref="llvm::Intrinsic::amdgcn_mbcnt_hi" data-ref-filename="llvm..Intrinsic..amdgcn_mbcnt_hi">amdgcn_mbcnt_hi</a>:</td></tr>
<tr><th id="4023">4023</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_mul_u24" title='llvm::Intrinsic::amdgcn_mul_u24' data-ref="llvm::Intrinsic::amdgcn_mul_u24" data-ref-filename="llvm..Intrinsic..amdgcn_mul_u24">amdgcn_mul_u24</a>:</td></tr>
<tr><th id="4024">4024</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_mul_i24" title='llvm::Intrinsic::amdgcn_mul_i24' data-ref="llvm::Intrinsic::amdgcn_mul_i24" data-ref-filename="llvm..Intrinsic..amdgcn_mul_i24">amdgcn_mul_i24</a>:</td></tr>
<tr><th id="4025">4025</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_lerp" title='llvm::Intrinsic::amdgcn_lerp' data-ref="llvm::Intrinsic::amdgcn_lerp" data-ref-filename="llvm..Intrinsic..amdgcn_lerp">amdgcn_lerp</a>:</td></tr>
<tr><th id="4026">4026</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_sad_u8" title='llvm::Intrinsic::amdgcn_sad_u8' data-ref="llvm::Intrinsic::amdgcn_sad_u8" data-ref-filename="llvm..Intrinsic..amdgcn_sad_u8">amdgcn_sad_u8</a>:</td></tr>
<tr><th id="4027">4027</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_msad_u8" title='llvm::Intrinsic::amdgcn_msad_u8' data-ref="llvm::Intrinsic::amdgcn_msad_u8" data-ref-filename="llvm..Intrinsic..amdgcn_msad_u8">amdgcn_msad_u8</a>:</td></tr>
<tr><th id="4028">4028</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_sad_hi_u8" title='llvm::Intrinsic::amdgcn_sad_hi_u8' data-ref="llvm::Intrinsic::amdgcn_sad_hi_u8" data-ref-filename="llvm..Intrinsic..amdgcn_sad_hi_u8">amdgcn_sad_hi_u8</a>:</td></tr>
<tr><th id="4029">4029</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_sad_u16" title='llvm::Intrinsic::amdgcn_sad_u16' data-ref="llvm::Intrinsic::amdgcn_sad_u16" data-ref-filename="llvm..Intrinsic..amdgcn_sad_u16">amdgcn_sad_u16</a>:</td></tr>
<tr><th id="4030">4030</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_qsad_pk_u16_u8" title='llvm::Intrinsic::amdgcn_qsad_pk_u16_u8' data-ref="llvm::Intrinsic::amdgcn_qsad_pk_u16_u8" data-ref-filename="llvm..Intrinsic..amdgcn_qsad_pk_u16_u8">amdgcn_qsad_pk_u16_u8</a>:</td></tr>
<tr><th id="4031">4031</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_mqsad_pk_u16_u8" title='llvm::Intrinsic::amdgcn_mqsad_pk_u16_u8' data-ref="llvm::Intrinsic::amdgcn_mqsad_pk_u16_u8" data-ref-filename="llvm..Intrinsic..amdgcn_mqsad_pk_u16_u8">amdgcn_mqsad_pk_u16_u8</a>:</td></tr>
<tr><th id="4032">4032</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_mqsad_u32_u8" title='llvm::Intrinsic::amdgcn_mqsad_u32_u8' data-ref="llvm::Intrinsic::amdgcn_mqsad_u32_u8" data-ref-filename="llvm..Intrinsic..amdgcn_mqsad_u32_u8">amdgcn_mqsad_u32_u8</a>:</td></tr>
<tr><th id="4033">4033</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_cvt_pk_u8_f32" title='llvm::Intrinsic::amdgcn_cvt_pk_u8_f32' data-ref="llvm::Intrinsic::amdgcn_cvt_pk_u8_f32" data-ref-filename="llvm..Intrinsic..amdgcn_cvt_pk_u8_f32">amdgcn_cvt_pk_u8_f32</a>:</td></tr>
<tr><th id="4034">4034</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_alignbit" title='llvm::Intrinsic::amdgcn_alignbit' data-ref="llvm::Intrinsic::amdgcn_alignbit" data-ref-filename="llvm..Intrinsic..amdgcn_alignbit">amdgcn_alignbit</a>:</td></tr>
<tr><th id="4035">4035</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_alignbyte" title='llvm::Intrinsic::amdgcn_alignbyte' data-ref="llvm::Intrinsic::amdgcn_alignbyte" data-ref-filename="llvm..Intrinsic..amdgcn_alignbyte">amdgcn_alignbyte</a>:</td></tr>
<tr><th id="4036">4036</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_fdot2" title='llvm::Intrinsic::amdgcn_fdot2' data-ref="llvm::Intrinsic::amdgcn_fdot2" data-ref-filename="llvm..Intrinsic..amdgcn_fdot2">amdgcn_fdot2</a>:</td></tr>
<tr><th id="4037">4037</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_sdot2" title='llvm::Intrinsic::amdgcn_sdot2' data-ref="llvm::Intrinsic::amdgcn_sdot2" data-ref-filename="llvm..Intrinsic..amdgcn_sdot2">amdgcn_sdot2</a>:</td></tr>
<tr><th id="4038">4038</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_udot2" title='llvm::Intrinsic::amdgcn_udot2' data-ref="llvm::Intrinsic::amdgcn_udot2" data-ref-filename="llvm..Intrinsic..amdgcn_udot2">amdgcn_udot2</a>:</td></tr>
<tr><th id="4039">4039</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_sdot4" title='llvm::Intrinsic::amdgcn_sdot4' data-ref="llvm::Intrinsic::amdgcn_sdot4" data-ref-filename="llvm..Intrinsic..amdgcn_sdot4">amdgcn_sdot4</a>:</td></tr>
<tr><th id="4040">4040</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_udot4" title='llvm::Intrinsic::amdgcn_udot4' data-ref="llvm::Intrinsic::amdgcn_udot4" data-ref-filename="llvm..Intrinsic..amdgcn_udot4">amdgcn_udot4</a>:</td></tr>
<tr><th id="4041">4041</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_sdot8" title='llvm::Intrinsic::amdgcn_sdot8' data-ref="llvm::Intrinsic::amdgcn_sdot8" data-ref-filename="llvm..Intrinsic..amdgcn_sdot8">amdgcn_sdot8</a>:</td></tr>
<tr><th id="4042">4042</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_udot8" title='llvm::Intrinsic::amdgcn_udot8' data-ref="llvm::Intrinsic::amdgcn_udot8" data-ref-filename="llvm..Intrinsic..amdgcn_udot8">amdgcn_udot8</a>:</td></tr>
<tr><th id="4043">4043</th><td>      <b>return</b> <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo20getDefaultMappingVOPERKNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::getDefaultMappingVOP' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo20getDefaultMappingVOPERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo20getDefaultMappingVOPERKNS_12MachineInstrE">getDefaultMappingVOP</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>);</td></tr>
<tr><th id="4044">4044</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_sbfe" title='llvm::Intrinsic::amdgcn_sbfe' data-ref="llvm::Intrinsic::amdgcn_sbfe" data-ref-filename="llvm..Intrinsic..amdgcn_sbfe">amdgcn_sbfe</a>:</td></tr>
<tr><th id="4045">4045</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ubfe" title='llvm::Intrinsic::amdgcn_ubfe' data-ref="llvm::Intrinsic::amdgcn_ubfe" data-ref-filename="llvm..Intrinsic..amdgcn_ubfe">amdgcn_ubfe</a>:</td></tr>
<tr><th id="4046">4046</th><td>      <b>if</b> (<a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo13isSALUMappingERKNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::isSALUMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo13isSALUMappingERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo13isSALUMappingERKNS_12MachineInstrE">isSALUMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>))</td></tr>
<tr><th id="4047">4047</th><td>        <b>return</b> <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo20getDefaultMappingSOPERKNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::getDefaultMappingSOP' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo20getDefaultMappingSOPERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo20getDefaultMappingSOPERKNS_12MachineInstrE">getDefaultMappingSOP</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>);</td></tr>
<tr><th id="4048">4048</th><td>      <b>return</b> <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo20getDefaultMappingVOPERKNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::getDefaultMappingVOP' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo20getDefaultMappingVOPERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo20getDefaultMappingVOPERKNS_12MachineInstrE">getDefaultMappingVOP</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>);</td></tr>
<tr><th id="4049">4049</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ds_swizzle" title='llvm::Intrinsic::amdgcn_ds_swizzle' data-ref="llvm::Intrinsic::amdgcn_ds_swizzle" data-ref-filename="llvm..Intrinsic..amdgcn_ds_swizzle">amdgcn_ds_swizzle</a>:</td></tr>
<tr><th id="4050">4050</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ds_permute" title='llvm::Intrinsic::amdgcn_ds_permute' data-ref="llvm::Intrinsic::amdgcn_ds_permute" data-ref-filename="llvm..Intrinsic..amdgcn_ds_permute">amdgcn_ds_permute</a>:</td></tr>
<tr><th id="4051">4051</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ds_bpermute" title='llvm::Intrinsic::amdgcn_ds_bpermute' data-ref="llvm::Intrinsic::amdgcn_ds_bpermute" data-ref-filename="llvm..Intrinsic..amdgcn_ds_bpermute">amdgcn_ds_bpermute</a>:</td></tr>
<tr><th id="4052">4052</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_update_dpp" title='llvm::Intrinsic::amdgcn_update_dpp' data-ref="llvm::Intrinsic::amdgcn_update_dpp" data-ref-filename="llvm..Intrinsic..amdgcn_update_dpp">amdgcn_update_dpp</a>:</td></tr>
<tr><th id="4053">4053</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_mov_dpp8" title='llvm::Intrinsic::amdgcn_mov_dpp8' data-ref="llvm::Intrinsic::amdgcn_mov_dpp8" data-ref-filename="llvm..Intrinsic..amdgcn_mov_dpp8">amdgcn_mov_dpp8</a>:</td></tr>
<tr><th id="4054">4054</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_mov_dpp" title='llvm::Intrinsic::amdgcn_mov_dpp' data-ref="llvm::Intrinsic::amdgcn_mov_dpp" data-ref-filename="llvm..Intrinsic..amdgcn_mov_dpp">amdgcn_mov_dpp</a>:</td></tr>
<tr><th id="4055">4055</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_wwm" title='llvm::Intrinsic::amdgcn_wwm' data-ref="llvm::Intrinsic::amdgcn_wwm" data-ref-filename="llvm..Intrinsic..amdgcn_wwm">amdgcn_wwm</a>:</td></tr>
<tr><th id="4056">4056</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_wqm" title='llvm::Intrinsic::amdgcn_wqm' data-ref="llvm::Intrinsic::amdgcn_wqm" data-ref-filename="llvm..Intrinsic..amdgcn_wqm">amdgcn_wqm</a>:</td></tr>
<tr><th id="4057">4057</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_softwqm" title='llvm::Intrinsic::amdgcn_softwqm' data-ref="llvm::Intrinsic::amdgcn_softwqm" data-ref-filename="llvm..Intrinsic..amdgcn_softwqm">amdgcn_softwqm</a>:</td></tr>
<tr><th id="4058">4058</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_set_inactive" title='llvm::Intrinsic::amdgcn_set_inactive' data-ref="llvm::Intrinsic::amdgcn_set_inactive" data-ref-filename="llvm..Intrinsic..amdgcn_set_inactive">amdgcn_set_inactive</a>:</td></tr>
<tr><th id="4059">4059</th><td>      <b>return</b> <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo24getDefaultMappingAllVGPRERKNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::getDefaultMappingAllVGPR' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo24getDefaultMappingAllVGPRERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo24getDefaultMappingAllVGPRERKNS_12MachineInstrE">getDefaultMappingAllVGPR</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>);</td></tr>
<tr><th id="4060">4060</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_kernarg_segment_ptr" title='llvm::Intrinsic::amdgcn_kernarg_segment_ptr' data-ref="llvm::Intrinsic::amdgcn_kernarg_segment_ptr" data-ref-filename="llvm..Intrinsic..amdgcn_kernarg_segment_ptr">amdgcn_kernarg_segment_ptr</a>:</td></tr>
<tr><th id="4061">4061</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_s_getpc" title='llvm::Intrinsic::amdgcn_s_getpc' data-ref="llvm::Intrinsic::amdgcn_s_getpc" data-ref-filename="llvm..Intrinsic..amdgcn_s_getpc">amdgcn_s_getpc</a>:</td></tr>
<tr><th id="4062">4062</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_groupstaticsize" title='llvm::Intrinsic::amdgcn_groupstaticsize' data-ref="llvm::Intrinsic::amdgcn_groupstaticsize" data-ref-filename="llvm..Intrinsic..amdgcn_groupstaticsize">amdgcn_groupstaticsize</a>:</td></tr>
<tr><th id="4063">4063</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_reloc_constant" title='llvm::Intrinsic::amdgcn_reloc_constant' data-ref="llvm::Intrinsic::amdgcn_reloc_constant" data-ref-filename="llvm..Intrinsic..amdgcn_reloc_constant">amdgcn_reloc_constant</a>:</td></tr>
<tr><th id="4064">4064</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::returnaddress" title='llvm::Intrinsic::returnaddress' data-ref="llvm::Intrinsic::returnaddress" data-ref-filename="llvm..Intrinsic..returnaddress">returnaddress</a>: {</td></tr>
<tr><th id="4065">4065</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="897Size" title='Size' data-type='unsigned int' data-ref="897Size" data-ref-filename="897Size">Size</dfn> = <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="4066">4066</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>, <a class="local col7 ref" href="#897Size" title='Size' data-ref="897Size" data-ref-filename="897Size">Size</a>);</td></tr>
<tr><th id="4067">4067</th><td>      <b>break</b>;</td></tr>
<tr><th id="4068">4068</th><td>    }</td></tr>
<tr><th id="4069">4069</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_wqm_vote" title='llvm::Intrinsic::amdgcn_wqm_vote' data-ref="llvm::Intrinsic::amdgcn_wqm_vote" data-ref-filename="llvm..Intrinsic..amdgcn_wqm_vote">amdgcn_wqm_vote</a>: {</td></tr>
<tr><th id="4070">4070</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="898Size" title='Size' data-type='unsigned int' data-ref="898Size" data-ref-filename="898Size">Size</dfn> = <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="4071">4071</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a></td></tr>
<tr><th id="4072">4072</th><td>        = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBankID" title='llvm::AMDGPU::VCCRegBankID' data-ref="llvm::AMDGPU::VCCRegBankID" data-ref-filename="llvm..AMDGPU..VCCRegBankID">VCCRegBankID</a>, <a class="local col8 ref" href="#898Size" title='Size' data-ref="898Size" data-ref-filename="898Size">Size</a>);</td></tr>
<tr><th id="4073">4073</th><td>      <b>break</b>;</td></tr>
<tr><th id="4074">4074</th><td>    }</td></tr>
<tr><th id="4075">4075</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ps_live" title='llvm::Intrinsic::amdgcn_ps_live' data-ref="llvm::Intrinsic::amdgcn_ps_live" data-ref-filename="llvm..Intrinsic..amdgcn_ps_live">amdgcn_ps_live</a>: {</td></tr>
<tr><th id="4076">4076</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBankID" title='llvm::AMDGPU::VCCRegBankID' data-ref="llvm::AMDGPU::VCCRegBankID" data-ref-filename="llvm..AMDGPU..VCCRegBankID">VCCRegBankID</a>, <var>1</var>);</td></tr>
<tr><th id="4077">4077</th><td>      <b>break</b>;</td></tr>
<tr><th id="4078">4078</th><td>    }</td></tr>
<tr><th id="4079">4079</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_div_scale" title='llvm::Intrinsic::amdgcn_div_scale' data-ref="llvm::Intrinsic::amdgcn_div_scale" data-ref-filename="llvm..Intrinsic..amdgcn_div_scale">amdgcn_div_scale</a>: {</td></tr>
<tr><th id="4080">4080</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="899Dst0Size" title='Dst0Size' data-type='unsigned int' data-ref="899Dst0Size" data-ref-filename="899Dst0Size">Dst0Size</dfn> = <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="4081">4081</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="900Dst1Size" title='Dst1Size' data-type='unsigned int' data-ref="900Dst1Size" data-ref-filename="900Dst1Size">Dst1Size</dfn> = <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="4082">4082</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <a class="local col9 ref" href="#899Dst0Size" title='Dst0Size' data-ref="899Dst0Size" data-ref-filename="899Dst0Size">Dst0Size</a>);</td></tr>
<tr><th id="4083">4083</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBankID" title='llvm::AMDGPU::VCCRegBankID' data-ref="llvm::AMDGPU::VCCRegBankID" data-ref-filename="llvm..AMDGPU..VCCRegBankID">VCCRegBankID</a>, <a class="local col0 ref" href="#900Dst1Size" title='Dst1Size' data-ref="900Dst1Size" data-ref-filename="900Dst1Size">Dst1Size</a>);</td></tr>
<tr><th id="4084">4084</th><td></td></tr>
<tr><th id="4085">4085</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="901SrcSize" title='SrcSize' data-type='unsigned int' data-ref="901SrcSize" data-ref-filename="901SrcSize">SrcSize</dfn> = <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="4086">4086</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>3</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <a class="local col1 ref" href="#901SrcSize" title='SrcSize' data-ref="901SrcSize" data-ref-filename="901SrcSize">SrcSize</a>);</td></tr>
<tr><th id="4087">4087</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>4</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <a class="local col1 ref" href="#901SrcSize" title='SrcSize' data-ref="901SrcSize" data-ref-filename="901SrcSize">SrcSize</a>);</td></tr>
<tr><th id="4088">4088</th><td>      <b>break</b>;</td></tr>
<tr><th id="4089">4089</th><td>    }</td></tr>
<tr><th id="4090">4090</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_class" title='llvm::Intrinsic::amdgcn_class' data-ref="llvm::Intrinsic::amdgcn_class" data-ref-filename="llvm..Intrinsic..amdgcn_class">amdgcn_class</a>: {</td></tr>
<tr><th id="4091">4091</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="902Src0Reg" title='Src0Reg' data-type='llvm::Register' data-ref="902Src0Reg" data-ref-filename="902Src0Reg">Src0Reg</dfn> = <a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4092">4092</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="903Src1Reg" title='Src1Reg' data-type='llvm::Register' data-ref="903Src1Reg" data-ref-filename="903Src1Reg">Src1Reg</dfn> = <a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4093">4093</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="904Src0Size" title='Src0Size' data-type='unsigned int' data-ref="904Src0Size" data-ref-filename="904Src0Size">Src0Size</dfn> = <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#902Src0Reg" title='Src0Reg' data-ref="902Src0Reg" data-ref-filename="902Src0Reg">Src0Reg</a>).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="4094">4094</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="905Src1Size" title='Src1Size' data-type='unsigned int' data-ref="905Src1Size" data-ref-filename="905Src1Size">Src1Size</dfn> = <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#903Src1Reg" title='Src1Reg' data-ref="903Src1Reg" data-ref-filename="903Src1Reg">Src1Reg</a>).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="4095">4095</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="906DstSize" title='DstSize' data-type='unsigned int' data-ref="906DstSize" data-ref-filename="906DstSize">DstSize</dfn> = <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="4096">4096</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBankID" title='llvm::AMDGPU::VCCRegBankID' data-ref="llvm::AMDGPU::VCCRegBankID" data-ref-filename="llvm..AMDGPU..VCCRegBankID">VCCRegBankID</a>, <a class="local col6 ref" href="#906DstSize" title='DstSize' data-ref="906DstSize" data-ref-filename="906DstSize">DstSize</a>);</td></tr>
<tr><th id="4097">4097</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <a class="local col4 ref" href="#904Src0Size" title='Src0Size' data-ref="904Src0Size" data-ref-filename="904Src0Size">Src0Size</a>);</td></tr>
<tr><th id="4098">4098</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>3</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <a class="local col5 ref" href="#905Src1Size" title='Src1Size' data-ref="905Src1Size" data-ref-filename="905Src1Size">Src1Size</a>);</td></tr>
<tr><th id="4099">4099</th><td>      <b>break</b>;</td></tr>
<tr><th id="4100">4100</th><td>    }</td></tr>
<tr><th id="4101">4101</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_icmp" title='llvm::Intrinsic::amdgcn_icmp' data-ref="llvm::Intrinsic::amdgcn_icmp" data-ref-filename="llvm..Intrinsic..amdgcn_icmp">amdgcn_icmp</a>:</td></tr>
<tr><th id="4102">4102</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_fcmp" title='llvm::Intrinsic::amdgcn_fcmp' data-ref="llvm::Intrinsic::amdgcn_fcmp" data-ref-filename="llvm..Intrinsic..amdgcn_fcmp">amdgcn_fcmp</a>: {</td></tr>
<tr><th id="4103">4103</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="907DstSize" title='DstSize' data-type='unsigned int' data-ref="907DstSize" data-ref-filename="907DstSize">DstSize</dfn> = <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="4104">4104</th><td>      <i>// This is not VCCRegBank because this is not used in boolean contexts.</i></td></tr>
<tr><th id="4105">4105</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>, <a class="local col7 ref" href="#907DstSize" title='DstSize' data-ref="907DstSize" data-ref-filename="907DstSize">DstSize</a>);</td></tr>
<tr><th id="4106">4106</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="908OpSize" title='OpSize' data-type='unsigned int' data-ref="908OpSize" data-ref-filename="908OpSize">OpSize</dfn> = <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="4107">4107</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <a class="local col8 ref" href="#908OpSize" title='OpSize' data-ref="908OpSize" data-ref-filename="908OpSize">OpSize</a>);</td></tr>
<tr><th id="4108">4108</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>3</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <a class="local col8 ref" href="#908OpSize" title='OpSize' data-ref="908OpSize" data-ref-filename="908OpSize">OpSize</a>);</td></tr>
<tr><th id="4109">4109</th><td>      <b>break</b>;</td></tr>
<tr><th id="4110">4110</th><td>    }</td></tr>
<tr><th id="4111">4111</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_readlane" title='llvm::Intrinsic::amdgcn_readlane' data-ref="llvm::Intrinsic::amdgcn_readlane" data-ref-filename="llvm..Intrinsic..amdgcn_readlane">amdgcn_readlane</a>: {</td></tr>
<tr><th id="4112">4112</th><td>      <i>// This must be an SGPR, but accept a VGPR.</i></td></tr>
<tr><th id="4113">4113</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="909IdxReg" title='IdxReg' data-type='llvm::Register' data-ref="909IdxReg" data-ref-filename="909IdxReg">IdxReg</dfn> = <a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4114">4114</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="910IdxSize" title='IdxSize' data-type='unsigned int' data-ref="910IdxSize" data-ref-filename="910IdxSize">IdxSize</dfn> = <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#909IdxReg" title='IdxReg' data-ref="909IdxReg" data-ref-filename="909IdxReg">IdxReg</a>).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="4115">4115</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="911IdxBank" title='IdxBank' data-type='unsigned int' data-ref="911IdxBank" data-ref-filename="911IdxBank">IdxBank</dfn> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::getRegBankID' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj">getRegBankID</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#909IdxReg" title='IdxReg' data-ref="909IdxReg" data-ref-filename="909IdxReg">IdxReg</a>, <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>);</td></tr>
<tr><th id="4116">4116</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>3</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col1 ref" href="#911IdxBank" title='IdxBank' data-ref="911IdxBank" data-ref-filename="911IdxBank">IdxBank</a>, <a class="local col0 ref" href="#910IdxSize" title='IdxSize' data-ref="910IdxSize" data-ref-filename="910IdxSize">IdxSize</a>);</td></tr>
<tr><th id="4117">4117</th><td>      <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#274" title="[[gnu::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="4118">4118</th><td>    }</td></tr>
<tr><th id="4119">4119</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_readfirstlane" title='llvm::Intrinsic::amdgcn_readfirstlane' data-ref="llvm::Intrinsic::amdgcn_readfirstlane" data-ref-filename="llvm..Intrinsic..amdgcn_readfirstlane">amdgcn_readfirstlane</a>: {</td></tr>
<tr><th id="4120">4120</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="912DstSize" title='DstSize' data-type='unsigned int' data-ref="912DstSize" data-ref-filename="912DstSize">DstSize</dfn> = <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="4121">4121</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="913SrcSize" title='SrcSize' data-type='unsigned int' data-ref="913SrcSize" data-ref-filename="913SrcSize">SrcSize</dfn> = <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="4122">4122</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>, <a class="local col2 ref" href="#912DstSize" title='DstSize' data-ref="912DstSize" data-ref-filename="912DstSize">DstSize</a>);</td></tr>
<tr><th id="4123">4123</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <a class="local col3 ref" href="#913SrcSize" title='SrcSize' data-ref="913SrcSize" data-ref-filename="913SrcSize">SrcSize</a>);</td></tr>
<tr><th id="4124">4124</th><td>      <b>break</b>;</td></tr>
<tr><th id="4125">4125</th><td>    }</td></tr>
<tr><th id="4126">4126</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_writelane" title='llvm::Intrinsic::amdgcn_writelane' data-ref="llvm::Intrinsic::amdgcn_writelane" data-ref-filename="llvm..Intrinsic..amdgcn_writelane">amdgcn_writelane</a>: {</td></tr>
<tr><th id="4127">4127</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="914DstSize" title='DstSize' data-type='unsigned int' data-ref="914DstSize" data-ref-filename="914DstSize">DstSize</dfn> = <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="4128">4128</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="915SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="915SrcReg" data-ref-filename="915SrcReg">SrcReg</dfn> = <a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4129">4129</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="916SrcSize" title='SrcSize' data-type='unsigned int' data-ref="916SrcSize" data-ref-filename="916SrcSize">SrcSize</dfn> = <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#915SrcReg" title='SrcReg' data-ref="915SrcReg" data-ref-filename="915SrcReg">SrcReg</a>).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="4130">4130</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="917SrcBank" title='SrcBank' data-type='unsigned int' data-ref="917SrcBank" data-ref-filename="917SrcBank">SrcBank</dfn> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::getRegBankID' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj">getRegBankID</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#915SrcReg" title='SrcReg' data-ref="915SrcReg" data-ref-filename="915SrcReg">SrcReg</a>, <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>);</td></tr>
<tr><th id="4131">4131</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="918IdxReg" title='IdxReg' data-type='llvm::Register' data-ref="918IdxReg" data-ref-filename="918IdxReg">IdxReg</dfn> = <a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4132">4132</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="919IdxSize" title='IdxSize' data-type='unsigned int' data-ref="919IdxSize" data-ref-filename="919IdxSize">IdxSize</dfn> = <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#918IdxReg" title='IdxReg' data-ref="918IdxReg" data-ref-filename="918IdxReg">IdxReg</a>).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="4133">4133</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="920IdxBank" title='IdxBank' data-type='unsigned int' data-ref="920IdxBank" data-ref-filename="920IdxBank">IdxBank</dfn> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::getRegBankID' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj">getRegBankID</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#918IdxReg" title='IdxReg' data-ref="918IdxReg" data-ref-filename="918IdxReg">IdxReg</a>, <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>);</td></tr>
<tr><th id="4134">4134</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <a class="local col4 ref" href="#914DstSize" title='DstSize' data-ref="914DstSize" data-ref-filename="914DstSize">DstSize</a>);</td></tr>
<tr><th id="4135">4135</th><td></td></tr>
<tr><th id="4136">4136</th><td>      <i>// These 2 must be SGPRs, but accept VGPRs. Readfirstlane will be inserted</i></td></tr>
<tr><th id="4137">4137</th><td><i>      // to legalize.</i></td></tr>
<tr><th id="4138">4138</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col7 ref" href="#917SrcBank" title='SrcBank' data-ref="917SrcBank" data-ref-filename="917SrcBank">SrcBank</a>, <a class="local col6 ref" href="#916SrcSize" title='SrcSize' data-ref="916SrcSize" data-ref-filename="916SrcSize">SrcSize</a>);</td></tr>
<tr><th id="4139">4139</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>3</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col0 ref" href="#920IdxBank" title='IdxBank' data-ref="920IdxBank" data-ref-filename="920IdxBank">IdxBank</a>, <a class="local col9 ref" href="#919IdxSize" title='IdxSize' data-ref="919IdxSize" data-ref-filename="919IdxSize">IdxSize</a>);</td></tr>
<tr><th id="4140">4140</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>4</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <a class="local col6 ref" href="#916SrcSize" title='SrcSize' data-ref="916SrcSize" data-ref-filename="916SrcSize">SrcSize</a>);</td></tr>
<tr><th id="4141">4141</th><td>      <b>break</b>;</td></tr>
<tr><th id="4142">4142</th><td>    }</td></tr>
<tr><th id="4143">4143</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_if_break" title='llvm::Intrinsic::amdgcn_if_break' data-ref="llvm::Intrinsic::amdgcn_if_break" data-ref-filename="llvm..Intrinsic..amdgcn_if_break">amdgcn_if_break</a>: {</td></tr>
<tr><th id="4144">4144</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="921Size" title='Size' data-type='unsigned int' data-ref="921Size" data-ref-filename="921Size">Size</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getSizeInBits' data-ref="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSizeInBits</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="4145">4145</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>, <a class="local col1 ref" href="#921Size" title='Size' data-ref="921Size" data-ref-filename="921Size">Size</a>);</td></tr>
<tr><th id="4146">4146</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBankID" title='llvm::AMDGPU::VCCRegBankID' data-ref="llvm::AMDGPU::VCCRegBankID" data-ref-filename="llvm..AMDGPU..VCCRegBankID">VCCRegBankID</a>, <var>1</var>);</td></tr>
<tr><th id="4147">4147</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>3</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>, <a class="local col1 ref" href="#921Size" title='Size' data-ref="921Size" data-ref-filename="921Size">Size</a>);</td></tr>
<tr><th id="4148">4148</th><td>      <b>break</b>;</td></tr>
<tr><th id="4149">4149</th><td>    }</td></tr>
<tr><th id="4150">4150</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_permlane16" title='llvm::Intrinsic::amdgcn_permlane16' data-ref="llvm::Intrinsic::amdgcn_permlane16" data-ref-filename="llvm..Intrinsic..amdgcn_permlane16">amdgcn_permlane16</a>:</td></tr>
<tr><th id="4151">4151</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_permlanex16" title='llvm::Intrinsic::amdgcn_permlanex16' data-ref="llvm::Intrinsic::amdgcn_permlanex16" data-ref-filename="llvm..Intrinsic..amdgcn_permlanex16">amdgcn_permlanex16</a>: {</td></tr>
<tr><th id="4152">4152</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="922Size" title='Size' data-type='unsigned int' data-ref="922Size" data-ref-filename="922Size">Size</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getSizeInBits' data-ref="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSizeInBits</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="4153">4153</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <a class="local col2 ref" href="#922Size" title='Size' data-ref="922Size" data-ref-filename="922Size">Size</a>);</td></tr>
<tr><th id="4154">4154</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <a class="local col2 ref" href="#922Size" title='Size' data-ref="922Size" data-ref-filename="922Size">Size</a>);</td></tr>
<tr><th id="4155">4155</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>3</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <a class="local col2 ref" href="#922Size" title='Size' data-ref="922Size" data-ref-filename="922Size">Size</a>);</td></tr>
<tr><th id="4156">4156</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>4</var>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getSGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSGPROpMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="4157">4157</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>5</var>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getSGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSGPROpMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="4158">4158</th><td>      <b>break</b>;</td></tr>
<tr><th id="4159">4159</th><td>    }</td></tr>
<tr><th id="4160">4160</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_mfma_f32_4x4x1f32" title='llvm::Intrinsic::amdgcn_mfma_f32_4x4x1f32' data-ref="llvm::Intrinsic::amdgcn_mfma_f32_4x4x1f32" data-ref-filename="llvm..Intrinsic..amdgcn_mfma_f32_4x4x1f32">amdgcn_mfma_f32_4x4x1f32</a>:</td></tr>
<tr><th id="4161">4161</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_mfma_f32_4x4x4f16" title='llvm::Intrinsic::amdgcn_mfma_f32_4x4x4f16' data-ref="llvm::Intrinsic::amdgcn_mfma_f32_4x4x4f16" data-ref-filename="llvm..Intrinsic..amdgcn_mfma_f32_4x4x4f16">amdgcn_mfma_f32_4x4x4f16</a>:</td></tr>
<tr><th id="4162">4162</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_mfma_i32_4x4x4i8" title='llvm::Intrinsic::amdgcn_mfma_i32_4x4x4i8' data-ref="llvm::Intrinsic::amdgcn_mfma_i32_4x4x4i8" data-ref-filename="llvm..Intrinsic..amdgcn_mfma_i32_4x4x4i8">amdgcn_mfma_i32_4x4x4i8</a>:</td></tr>
<tr><th id="4163">4163</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_mfma_f32_4x4x2bf16" title='llvm::Intrinsic::amdgcn_mfma_f32_4x4x2bf16' data-ref="llvm::Intrinsic::amdgcn_mfma_f32_4x4x2bf16" data-ref-filename="llvm..Intrinsic..amdgcn_mfma_f32_4x4x2bf16">amdgcn_mfma_f32_4x4x2bf16</a>:</td></tr>
<tr><th id="4164">4164</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_mfma_f32_16x16x1f32" title='llvm::Intrinsic::amdgcn_mfma_f32_16x16x1f32' data-ref="llvm::Intrinsic::amdgcn_mfma_f32_16x16x1f32" data-ref-filename="llvm..Intrinsic..amdgcn_mfma_f32_16x16x1f32">amdgcn_mfma_f32_16x16x1f32</a>:</td></tr>
<tr><th id="4165">4165</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_mfma_f32_16x16x4f32" title='llvm::Intrinsic::amdgcn_mfma_f32_16x16x4f32' data-ref="llvm::Intrinsic::amdgcn_mfma_f32_16x16x4f32" data-ref-filename="llvm..Intrinsic..amdgcn_mfma_f32_16x16x4f32">amdgcn_mfma_f32_16x16x4f32</a>:</td></tr>
<tr><th id="4166">4166</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_mfma_f32_16x16x4f16" title='llvm::Intrinsic::amdgcn_mfma_f32_16x16x4f16' data-ref="llvm::Intrinsic::amdgcn_mfma_f32_16x16x4f16" data-ref-filename="llvm..Intrinsic..amdgcn_mfma_f32_16x16x4f16">amdgcn_mfma_f32_16x16x4f16</a>:</td></tr>
<tr><th id="4167">4167</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_mfma_f32_16x16x16f16" title='llvm::Intrinsic::amdgcn_mfma_f32_16x16x16f16' data-ref="llvm::Intrinsic::amdgcn_mfma_f32_16x16x16f16" data-ref-filename="llvm..Intrinsic..amdgcn_mfma_f32_16x16x16f16">amdgcn_mfma_f32_16x16x16f16</a>:</td></tr>
<tr><th id="4168">4168</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_mfma_i32_16x16x4i8" title='llvm::Intrinsic::amdgcn_mfma_i32_16x16x4i8' data-ref="llvm::Intrinsic::amdgcn_mfma_i32_16x16x4i8" data-ref-filename="llvm..Intrinsic..amdgcn_mfma_i32_16x16x4i8">amdgcn_mfma_i32_16x16x4i8</a>:</td></tr>
<tr><th id="4169">4169</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_mfma_i32_16x16x16i8" title='llvm::Intrinsic::amdgcn_mfma_i32_16x16x16i8' data-ref="llvm::Intrinsic::amdgcn_mfma_i32_16x16x16i8" data-ref-filename="llvm..Intrinsic..amdgcn_mfma_i32_16x16x16i8">amdgcn_mfma_i32_16x16x16i8</a>:</td></tr>
<tr><th id="4170">4170</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_mfma_f32_16x16x2bf16" title='llvm::Intrinsic::amdgcn_mfma_f32_16x16x2bf16' data-ref="llvm::Intrinsic::amdgcn_mfma_f32_16x16x2bf16" data-ref-filename="llvm..Intrinsic..amdgcn_mfma_f32_16x16x2bf16">amdgcn_mfma_f32_16x16x2bf16</a>:</td></tr>
<tr><th id="4171">4171</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_mfma_f32_16x16x8bf16" title='llvm::Intrinsic::amdgcn_mfma_f32_16x16x8bf16' data-ref="llvm::Intrinsic::amdgcn_mfma_f32_16x16x8bf16" data-ref-filename="llvm..Intrinsic..amdgcn_mfma_f32_16x16x8bf16">amdgcn_mfma_f32_16x16x8bf16</a>:</td></tr>
<tr><th id="4172">4172</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_mfma_f32_32x32x1f32" title='llvm::Intrinsic::amdgcn_mfma_f32_32x32x1f32' data-ref="llvm::Intrinsic::amdgcn_mfma_f32_32x32x1f32" data-ref-filename="llvm..Intrinsic..amdgcn_mfma_f32_32x32x1f32">amdgcn_mfma_f32_32x32x1f32</a>:</td></tr>
<tr><th id="4173">4173</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_mfma_f32_32x32x2f32" title='llvm::Intrinsic::amdgcn_mfma_f32_32x32x2f32' data-ref="llvm::Intrinsic::amdgcn_mfma_f32_32x32x2f32" data-ref-filename="llvm..Intrinsic..amdgcn_mfma_f32_32x32x2f32">amdgcn_mfma_f32_32x32x2f32</a>:</td></tr>
<tr><th id="4174">4174</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_mfma_f32_32x32x4f16" title='llvm::Intrinsic::amdgcn_mfma_f32_32x32x4f16' data-ref="llvm::Intrinsic::amdgcn_mfma_f32_32x32x4f16" data-ref-filename="llvm..Intrinsic..amdgcn_mfma_f32_32x32x4f16">amdgcn_mfma_f32_32x32x4f16</a>:</td></tr>
<tr><th id="4175">4175</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_mfma_f32_32x32x8f16" title='llvm::Intrinsic::amdgcn_mfma_f32_32x32x8f16' data-ref="llvm::Intrinsic::amdgcn_mfma_f32_32x32x8f16" data-ref-filename="llvm..Intrinsic..amdgcn_mfma_f32_32x32x8f16">amdgcn_mfma_f32_32x32x8f16</a>:</td></tr>
<tr><th id="4176">4176</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_mfma_i32_32x32x4i8" title='llvm::Intrinsic::amdgcn_mfma_i32_32x32x4i8' data-ref="llvm::Intrinsic::amdgcn_mfma_i32_32x32x4i8" data-ref-filename="llvm..Intrinsic..amdgcn_mfma_i32_32x32x4i8">amdgcn_mfma_i32_32x32x4i8</a>:</td></tr>
<tr><th id="4177">4177</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_mfma_i32_32x32x8i8" title='llvm::Intrinsic::amdgcn_mfma_i32_32x32x8i8' data-ref="llvm::Intrinsic::amdgcn_mfma_i32_32x32x8i8" data-ref-filename="llvm..Intrinsic..amdgcn_mfma_i32_32x32x8i8">amdgcn_mfma_i32_32x32x8i8</a>:</td></tr>
<tr><th id="4178">4178</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_mfma_f32_32x32x2bf16" title='llvm::Intrinsic::amdgcn_mfma_f32_32x32x2bf16' data-ref="llvm::Intrinsic::amdgcn_mfma_f32_32x32x2bf16" data-ref-filename="llvm..Intrinsic..amdgcn_mfma_f32_32x32x2bf16">amdgcn_mfma_f32_32x32x2bf16</a>:</td></tr>
<tr><th id="4179">4179</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_mfma_f32_32x32x4bf16" title='llvm::Intrinsic::amdgcn_mfma_f32_32x32x4bf16' data-ref="llvm::Intrinsic::amdgcn_mfma_f32_32x32x4bf16" data-ref-filename="llvm..Intrinsic..amdgcn_mfma_f32_32x32x4bf16">amdgcn_mfma_f32_32x32x4bf16</a>: {</td></tr>
<tr><th id="4180">4180</th><td>      <i>// Default for MAI intrinsics.</i></td></tr>
<tr><th id="4181">4181</th><td><i>      // srcC can also be an immediate which can be folded later.</i></td></tr>
<tr><th id="4182">4182</th><td><i>      // FIXME: Should we eventually add an alternative mapping with AGPR src</i></td></tr>
<tr><th id="4183">4183</th><td><i>      // for srcA/srcB?</i></td></tr>
<tr><th id="4184">4184</th><td><i>      //</i></td></tr>
<tr><th id="4185">4185</th><td><i>      // vdst, srcA, srcB, srcC</i></td></tr>
<tr><th id="4186">4186</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo16getAGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getAGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getAGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getAGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getAGPROpMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="4187">4187</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getVGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getVGPROpMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="4188">4188</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>3</var>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getVGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getVGPROpMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="4189">4189</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>4</var>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo16getAGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getAGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getAGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getAGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getAGPROpMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="4190">4190</th><td>      <b>break</b>;</td></tr>
<tr><th id="4191">4191</th><td>    }</td></tr>
<tr><th id="4192">4192</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_interp_p1" title='llvm::Intrinsic::amdgcn_interp_p1' data-ref="llvm::Intrinsic::amdgcn_interp_p1" data-ref-filename="llvm..Intrinsic..amdgcn_interp_p1">amdgcn_interp_p1</a>:</td></tr>
<tr><th id="4193">4193</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_interp_p2" title='llvm::Intrinsic::amdgcn_interp_p2' data-ref="llvm::Intrinsic::amdgcn_interp_p2" data-ref-filename="llvm..Intrinsic..amdgcn_interp_p2">amdgcn_interp_p2</a>:</td></tr>
<tr><th id="4194">4194</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_interp_mov" title='llvm::Intrinsic::amdgcn_interp_mov' data-ref="llvm::Intrinsic::amdgcn_interp_mov" data-ref-filename="llvm..Intrinsic..amdgcn_interp_mov">amdgcn_interp_mov</a>:</td></tr>
<tr><th id="4195">4195</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_interp_p1_f16" title='llvm::Intrinsic::amdgcn_interp_p1_f16' data-ref="llvm::Intrinsic::amdgcn_interp_p1_f16" data-ref-filename="llvm..Intrinsic..amdgcn_interp_p1_f16">amdgcn_interp_p1_f16</a>:</td></tr>
<tr><th id="4196">4196</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_interp_p2_f16" title='llvm::Intrinsic::amdgcn_interp_p2_f16' data-ref="llvm::Intrinsic::amdgcn_interp_p2_f16" data-ref-filename="llvm..Intrinsic..amdgcn_interp_p2_f16">amdgcn_interp_p2_f16</a>: {</td></tr>
<tr><th id="4197">4197</th><td>      <em>const</em> <em>int</em> <dfn class="local col3 decl" id="923M0Idx" title='M0Idx' data-type='const int' data-ref="923M0Idx" data-ref-filename="923M0Idx">M0Idx</dfn> = <a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>;</td></tr>
<tr><th id="4198">4198</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="924M0Reg" title='M0Reg' data-type='llvm::Register' data-ref="924M0Reg" data-ref-filename="924M0Reg">M0Reg</dfn> = <a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#923M0Idx" title='M0Idx' data-ref="923M0Idx" data-ref-filename="923M0Idx">M0Idx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4199">4199</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="925M0Bank" title='M0Bank' data-type='unsigned int' data-ref="925M0Bank" data-ref-filename="925M0Bank">M0Bank</dfn> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::getRegBankID' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj">getRegBankID</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#924M0Reg" title='M0Reg' data-ref="924M0Reg" data-ref-filename="924M0Reg">M0Reg</a>, <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>);</td></tr>
<tr><th id="4200">4200</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="926DstSize" title='DstSize' data-type='unsigned int' data-ref="926DstSize" data-ref-filename="926DstSize">DstSize</dfn> = <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="4201">4201</th><td></td></tr>
<tr><th id="4202">4202</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <a class="local col6 ref" href="#926DstSize" title='DstSize' data-ref="926DstSize" data-ref-filename="926DstSize">DstSize</a>);</td></tr>
<tr><th id="4203">4203</th><td>      <b>for</b> (<em>int</em> <dfn class="local col7 decl" id="927I" title='I' data-type='int' data-ref="927I" data-ref-filename="927I">I</dfn> = <var>2</var>; <a class="local col7 ref" href="#927I" title='I' data-ref="927I" data-ref-filename="927I">I</a> != <a class="local col3 ref" href="#923M0Idx" title='M0Idx' data-ref="923M0Idx" data-ref-filename="923M0Idx">M0Idx</a> &amp;&amp; <a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#927I" title='I' data-ref="927I" data-ref-filename="927I">I</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>(); ++<a class="local col7 ref" href="#927I" title='I' data-ref="927I" data-ref-filename="927I">I</a>)</td></tr>
<tr><th id="4204">4204</th><td>        <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#927I" title='I' data-ref="927I" data-ref-filename="927I">I</a>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <var>32</var>);</td></tr>
<tr><th id="4205">4205</th><td></td></tr>
<tr><th id="4206">4206</th><td>      <i>// Must be SGPR, but we must take whatever the original bank is and fix it</i></td></tr>
<tr><th id="4207">4207</th><td><i>      // later.</i></td></tr>
<tr><th id="4208">4208</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col3 ref" href="#923M0Idx" title='M0Idx' data-ref="923M0Idx" data-ref-filename="923M0Idx">M0Idx</a>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col5 ref" href="#925M0Bank" title='M0Bank' data-ref="925M0Bank" data-ref-filename="925M0Bank">M0Bank</a>, <var>32</var>);</td></tr>
<tr><th id="4209">4209</th><td>      <b>break</b>;</td></tr>
<tr><th id="4210">4210</th><td>    }</td></tr>
<tr><th id="4211">4211</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ballot" title='llvm::Intrinsic::amdgcn_ballot' data-ref="llvm::Intrinsic::amdgcn_ballot" data-ref-filename="llvm..Intrinsic..amdgcn_ballot">amdgcn_ballot</a>: {</td></tr>
<tr><th id="4212">4212</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="928DstSize" title='DstSize' data-type='unsigned int' data-ref="928DstSize" data-ref-filename="928DstSize">DstSize</dfn> = <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="4213">4213</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="929SrcSize" title='SrcSize' data-type='unsigned int' data-ref="929SrcSize" data-ref-filename="929SrcSize">SrcSize</dfn> = <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="4214">4214</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>, <a class="local col8 ref" href="#928DstSize" title='DstSize' data-ref="928DstSize" data-ref-filename="928DstSize">DstSize</a>);</td></tr>
<tr><th id="4215">4215</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBankID" title='llvm::AMDGPU::VCCRegBankID' data-ref="llvm::AMDGPU::VCCRegBankID" data-ref-filename="llvm..AMDGPU..VCCRegBankID">VCCRegBankID</a>, <a class="local col9 ref" href="#929SrcSize" title='SrcSize' data-ref="929SrcSize" data-ref-filename="929SrcSize">SrcSize</a>);</td></tr>
<tr><th id="4216">4216</th><td>      <b>break</b>;</td></tr>
<tr><th id="4217">4217</th><td>    }</td></tr>
<tr><th id="4218">4218</th><td>    }</td></tr>
<tr><th id="4219">4219</th><td>    <b>break</b>;</td></tr>
<tr><th id="4220">4220</th><td>  }</td></tr>
<tr><th id="4221">4221</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_INTRIN_IMAGE_LOAD" title='llvm::AMDGPU::G_AMDGPU_INTRIN_IMAGE_LOAD' data-ref="llvm::AMDGPU::G_AMDGPU_INTRIN_IMAGE_LOAD" data-ref-filename="llvm..AMDGPU..G_AMDGPU_INTRIN_IMAGE_LOAD">G_AMDGPU_INTRIN_IMAGE_LOAD</a>:</td></tr>
<tr><th id="4222">4222</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_INTRIN_IMAGE_STORE" title='llvm::AMDGPU::G_AMDGPU_INTRIN_IMAGE_STORE' data-ref="llvm::AMDGPU::G_AMDGPU_INTRIN_IMAGE_STORE" data-ref-filename="llvm..AMDGPU..G_AMDGPU_INTRIN_IMAGE_STORE">G_AMDGPU_INTRIN_IMAGE_STORE</a>: {</td></tr>
<tr><th id="4223">4223</th><td>    <em>auto</em> <dfn class="local col0 decl" id="930IntrID" title='IntrID' data-type='unsigned int' data-ref="930IntrID" data-ref-filename="930IntrID">IntrID</dfn> = <a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getIntrinsicIDEv" title='llvm::MachineInstr::getIntrinsicID' data-ref="_ZNK4llvm12MachineInstr14getIntrinsicIDEv" data-ref-filename="_ZNK4llvm12MachineInstr14getIntrinsicIDEv">getIntrinsicID</a>();</td></tr>
<tr><th id="4224">4224</th><td>    <em>const</em> <span class="namespace">AMDGPU::</span><a class="type" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::RsrcIntrinsic" title='llvm::AMDGPU::RsrcIntrinsic' data-ref="llvm::AMDGPU::RsrcIntrinsic" data-ref-filename="llvm..AMDGPU..RsrcIntrinsic">RsrcIntrinsic</a> *<dfn class="local col1 decl" id="931RSrcIntrin" title='RSrcIntrin' data-type='const AMDGPU::RsrcIntrinsic *' data-ref="931RSrcIntrin" data-ref-filename="931RSrcIntrin">RSrcIntrin</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUInstrInfo.h.html#_ZN4llvm6AMDGPU19lookupRsrcIntrinsicEj" title='llvm::AMDGPU::lookupRsrcIntrinsic' data-ref="_ZN4llvm6AMDGPU19lookupRsrcIntrinsicEj" data-ref-filename="_ZN4llvm6AMDGPU19lookupRsrcIntrinsicEj">lookupRsrcIntrinsic</a>(<a class="local col0 ref" href="#930IntrID" title='IntrID' data-ref="930IntrID" data-ref-filename="930IntrID">IntrID</a>);</td></tr>
<tr><th id="4225">4225</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(RSrcIntrin &amp;&amp; <q>"missing RsrcIntrinsic for image intrinsic"</q>);</td></tr>
<tr><th id="4226">4226</th><td>    <i>// Non-images can have complications from operands that allow both SGPR</i></td></tr>
<tr><th id="4227">4227</th><td><i>    // and VGPR. For now it's too complicated to figure out the final opcode</i></td></tr>
<tr><th id="4228">4228</th><td><i>    // to derive the register bank from the MCInstrDesc.</i></td></tr>
<tr><th id="4229">4229</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(RSrcIntrin-&gt;IsImage);</td></tr>
<tr><th id="4230">4230</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo15getImageMappingERKNS_19MachineRegisterInfoERKNS_12MachineInstrEi" title='llvm::AMDGPURegisterBankInfo::getImageMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo15getImageMappingERKNS_19MachineRegisterInfoERKNS_12MachineInstrEi" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo15getImageMappingERKNS_19MachineRegisterInfoERKNS_12MachineInstrEi">getImageMapping</a>(<a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, <a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>, <a class="local col1 ref" href="#931RSrcIntrin" title='RSrcIntrin' data-ref="931RSrcIntrin" data-ref-filename="931RSrcIntrin">RSrcIntrin</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::RsrcIntrinsic::RsrcArg" title='llvm::AMDGPU::RsrcIntrinsic::RsrcArg' data-ref="llvm::AMDGPU::RsrcIntrinsic::RsrcArg" data-ref-filename="llvm..AMDGPU..RsrcIntrinsic..RsrcArg">RsrcArg</a>);</td></tr>
<tr><th id="4231">4231</th><td>  }</td></tr>
<tr><th id="4232">4232</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_INTRIN_BVH_INTERSECT_RAY" title='llvm::AMDGPU::G_AMDGPU_INTRIN_BVH_INTERSECT_RAY' data-ref="llvm::AMDGPU::G_AMDGPU_INTRIN_BVH_INTERSECT_RAY" data-ref-filename="llvm..AMDGPU..G_AMDGPU_INTRIN_BVH_INTERSECT_RAY">G_AMDGPU_INTRIN_BVH_INTERSECT_RAY</a>: {</td></tr>
<tr><th id="4233">4233</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="932N" title='N' data-type='unsigned int' data-ref="932N" data-ref-filename="932N">N</dfn> = <a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" title='llvm::MachineInstr::getNumExplicitOperands' data-ref="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv">getNumExplicitOperands</a>() - <var>2</var>;</td></tr>
<tr><th id="4234">4234</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <var>128</var>);</td></tr>
<tr><th id="4235">4235</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col2 ref" href="#932N" title='N' data-ref="932N" data-ref-filename="932N">N</a>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getSGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSGPROpMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#932N" title='N' data-ref="932N" data-ref-filename="932N">N</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="4236">4236</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="933I" title='I' data-type='unsigned int' data-ref="933I" data-ref-filename="933I">I</dfn> = <var>2</var>; <a class="local col3 ref" href="#933I" title='I' data-ref="933I" data-ref-filename="933I">I</a> &lt; <a class="local col2 ref" href="#932N" title='N' data-ref="932N" data-ref-filename="932N">N</a>; ++<a class="local col3 ref" href="#933I" title='I' data-ref="933I" data-ref-filename="933I">I</a>)</td></tr>
<tr><th id="4237">4237</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col3 ref" href="#933I" title='I' data-ref="933I" data-ref-filename="933I">I</a>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <var>32</var>);</td></tr>
<tr><th id="4238">4238</th><td>    <b>break</b>;</td></tr>
<tr><th id="4239">4239</th><td>  }</td></tr>
<tr><th id="4240">4240</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_INTRINSIC_W_SIDE_EFFECTS" title='llvm::AMDGPU::G_INTRINSIC_W_SIDE_EFFECTS' data-ref="llvm::AMDGPU::G_INTRINSIC_W_SIDE_EFFECTS" data-ref-filename="llvm..AMDGPU..G_INTRINSIC_W_SIDE_EFFECTS">G_INTRINSIC_W_SIDE_EFFECTS</a>: {</td></tr>
<tr><th id="4241">4241</th><td>    <em>auto</em> <dfn class="local col4 decl" id="934IntrID" title='IntrID' data-type='unsigned int' data-ref="934IntrID" data-ref-filename="934IntrID">IntrID</dfn> = <a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getIntrinsicIDEv" title='llvm::MachineInstr::getIntrinsicID' data-ref="_ZNK4llvm12MachineInstr14getIntrinsicIDEv" data-ref-filename="_ZNK4llvm12MachineInstr14getIntrinsicIDEv">getIntrinsicID</a>();</td></tr>
<tr><th id="4242">4242</th><td>    <b>switch</b> (<a class="local col4 ref" href="#934IntrID" title='IntrID' data-ref="934IntrID" data-ref-filename="934IntrID">IntrID</a>) {</td></tr>
<tr><th id="4243">4243</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_s_getreg" title='llvm::Intrinsic::amdgcn_s_getreg' data-ref="llvm::Intrinsic::amdgcn_s_getreg" data-ref-filename="llvm..Intrinsic..amdgcn_s_getreg">amdgcn_s_getreg</a>:</td></tr>
<tr><th id="4244">4244</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_s_memtime" title='llvm::Intrinsic::amdgcn_s_memtime' data-ref="llvm::Intrinsic::amdgcn_s_memtime" data-ref-filename="llvm..Intrinsic..amdgcn_s_memtime">amdgcn_s_memtime</a>:</td></tr>
<tr><th id="4245">4245</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_s_memrealtime" title='llvm::Intrinsic::amdgcn_s_memrealtime' data-ref="llvm::Intrinsic::amdgcn_s_memrealtime" data-ref-filename="llvm..Intrinsic..amdgcn_s_memrealtime">amdgcn_s_memrealtime</a>:</td></tr>
<tr><th id="4246">4246</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_s_get_waveid_in_workgroup" title='llvm::Intrinsic::amdgcn_s_get_waveid_in_workgroup' data-ref="llvm::Intrinsic::amdgcn_s_get_waveid_in_workgroup" data-ref-filename="llvm..Intrinsic..amdgcn_s_get_waveid_in_workgroup">amdgcn_s_get_waveid_in_workgroup</a>: {</td></tr>
<tr><th id="4247">4247</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="935Size" title='Size' data-type='unsigned int' data-ref="935Size" data-ref-filename="935Size">Size</dfn> = <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="4248">4248</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>, <a class="local col5 ref" href="#935Size" title='Size' data-ref="935Size" data-ref-filename="935Size">Size</a>);</td></tr>
<tr><th id="4249">4249</th><td>      <b>break</b>;</td></tr>
<tr><th id="4250">4250</th><td>    }</td></tr>
<tr><th id="4251">4251</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_global_atomic_fadd" title='llvm::Intrinsic::amdgcn_global_atomic_fadd' data-ref="llvm::Intrinsic::amdgcn_global_atomic_fadd" data-ref-filename="llvm..Intrinsic..amdgcn_global_atomic_fadd">amdgcn_global_atomic_fadd</a>:</td></tr>
<tr><th id="4252">4252</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_global_atomic_csub" title='llvm::Intrinsic::amdgcn_global_atomic_csub' data-ref="llvm::Intrinsic::amdgcn_global_atomic_csub" data-ref-filename="llvm..Intrinsic..amdgcn_global_atomic_csub">amdgcn_global_atomic_csub</a>:</td></tr>
<tr><th id="4253">4253</th><td>      <b>return</b> <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo24getDefaultMappingAllVGPRERKNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::getDefaultMappingAllVGPR' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo24getDefaultMappingAllVGPRERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo24getDefaultMappingAllVGPRERKNS_12MachineInstrE">getDefaultMappingAllVGPR</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>);</td></tr>
<tr><th id="4254">4254</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ds_ordered_add" title='llvm::Intrinsic::amdgcn_ds_ordered_add' data-ref="llvm::Intrinsic::amdgcn_ds_ordered_add" data-ref-filename="llvm..Intrinsic..amdgcn_ds_ordered_add">amdgcn_ds_ordered_add</a>:</td></tr>
<tr><th id="4255">4255</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ds_ordered_swap" title='llvm::Intrinsic::amdgcn_ds_ordered_swap' data-ref="llvm::Intrinsic::amdgcn_ds_ordered_swap" data-ref-filename="llvm..Intrinsic..amdgcn_ds_ordered_swap">amdgcn_ds_ordered_swap</a>: {</td></tr>
<tr><th id="4256">4256</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="936DstSize" title='DstSize' data-type='unsigned int' data-ref="936DstSize" data-ref-filename="936DstSize">DstSize</dfn> = <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="4257">4257</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <a class="local col6 ref" href="#936DstSize" title='DstSize' data-ref="936DstSize" data-ref-filename="936DstSize">DstSize</a>);</td></tr>
<tr><th id="4258">4258</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="937M0Bank" title='M0Bank' data-type='unsigned int' data-ref="937M0Bank" data-ref-filename="937M0Bank">M0Bank</dfn> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::getRegBankID' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj">getRegBankID</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>,</td></tr>
<tr><th id="4259">4259</th><td>                                 <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>);</td></tr>
<tr><th id="4260">4260</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col7 ref" href="#937M0Bank" title='M0Bank' data-ref="937M0Bank" data-ref-filename="937M0Bank">M0Bank</a>, <var>32</var>);</td></tr>
<tr><th id="4261">4261</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>3</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <var>32</var>);</td></tr>
<tr><th id="4262">4262</th><td>      <b>break</b>;</td></tr>
<tr><th id="4263">4263</th><td>    }</td></tr>
<tr><th id="4264">4264</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ds_append" title='llvm::Intrinsic::amdgcn_ds_append' data-ref="llvm::Intrinsic::amdgcn_ds_append" data-ref-filename="llvm..Intrinsic..amdgcn_ds_append">amdgcn_ds_append</a>:</td></tr>
<tr><th id="4265">4265</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ds_consume" title='llvm::Intrinsic::amdgcn_ds_consume' data-ref="llvm::Intrinsic::amdgcn_ds_consume" data-ref-filename="llvm..Intrinsic..amdgcn_ds_consume">amdgcn_ds_consume</a>: {</td></tr>
<tr><th id="4266">4266</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="938DstSize" title='DstSize' data-type='unsigned int' data-ref="938DstSize" data-ref-filename="938DstSize">DstSize</dfn> = <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="4267">4267</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <a class="local col8 ref" href="#938DstSize" title='DstSize' data-ref="938DstSize" data-ref-filename="938DstSize">DstSize</a>);</td></tr>
<tr><th id="4268">4268</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getSGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSGPROpMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="4269">4269</th><td>      <b>break</b>;</td></tr>
<tr><th id="4270">4270</th><td>    }</td></tr>
<tr><th id="4271">4271</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_exp_compr" title='llvm::Intrinsic::amdgcn_exp_compr' data-ref="llvm::Intrinsic::amdgcn_exp_compr" data-ref-filename="llvm..Intrinsic..amdgcn_exp_compr">amdgcn_exp_compr</a>:</td></tr>
<tr><th id="4272">4272</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>3</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <var>32</var>);</td></tr>
<tr><th id="4273">4273</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>4</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <var>32</var>);</td></tr>
<tr><th id="4274">4274</th><td>      <b>break</b>;</td></tr>
<tr><th id="4275">4275</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_exp" title='llvm::Intrinsic::amdgcn_exp' data-ref="llvm::Intrinsic::amdgcn_exp" data-ref-filename="llvm..Intrinsic..amdgcn_exp">amdgcn_exp</a>:</td></tr>
<tr><th id="4276">4276</th><td>      <i>// FIXME: Could we support packed types here?</i></td></tr>
<tr><th id="4277">4277</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>3</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <var>32</var>);</td></tr>
<tr><th id="4278">4278</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>4</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <var>32</var>);</td></tr>
<tr><th id="4279">4279</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>5</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <var>32</var>);</td></tr>
<tr><th id="4280">4280</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>6</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <var>32</var>);</td></tr>
<tr><th id="4281">4281</th><td>      <b>break</b>;</td></tr>
<tr><th id="4282">4282</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_s_sendmsg" title='llvm::Intrinsic::amdgcn_s_sendmsg' data-ref="llvm::Intrinsic::amdgcn_s_sendmsg" data-ref-filename="llvm..Intrinsic..amdgcn_s_sendmsg">amdgcn_s_sendmsg</a>:</td></tr>
<tr><th id="4283">4283</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_s_sendmsghalt" title='llvm::Intrinsic::amdgcn_s_sendmsghalt' data-ref="llvm::Intrinsic::amdgcn_s_sendmsghalt" data-ref-filename="llvm..Intrinsic..amdgcn_s_sendmsghalt">amdgcn_s_sendmsghalt</a>: {</td></tr>
<tr><th id="4284">4284</th><td>      <i>// This must be an SGPR, but accept a VGPR.</i></td></tr>
<tr><th id="4285">4285</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="939Bank" title='Bank' data-type='unsigned int' data-ref="939Bank" data-ref-filename="939Bank">Bank</dfn> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::getRegBankID' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj">getRegBankID</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>,</td></tr>
<tr><th id="4286">4286</th><td>                                   <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>);</td></tr>
<tr><th id="4287">4287</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col9 ref" href="#939Bank" title='Bank' data-ref="939Bank" data-ref-filename="939Bank">Bank</a>, <var>32</var>);</td></tr>
<tr><th id="4288">4288</th><td>      <b>break</b>;</td></tr>
<tr><th id="4289">4289</th><td>    }</td></tr>
<tr><th id="4290">4290</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_s_setreg" title='llvm::Intrinsic::amdgcn_s_setreg' data-ref="llvm::Intrinsic::amdgcn_s_setreg" data-ref-filename="llvm..Intrinsic..amdgcn_s_setreg">amdgcn_s_setreg</a>: {</td></tr>
<tr><th id="4291">4291</th><td>      <i>// This must be an SGPR, but accept a VGPR.</i></td></tr>
<tr><th id="4292">4292</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="940Bank" title='Bank' data-type='unsigned int' data-ref="940Bank" data-ref-filename="940Bank">Bank</dfn> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::getRegBankID' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj">getRegBankID</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>,</td></tr>
<tr><th id="4293">4293</th><td>                                   <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>);</td></tr>
<tr><th id="4294">4294</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col0 ref" href="#940Bank" title='Bank' data-ref="940Bank" data-ref-filename="940Bank">Bank</a>, <var>32</var>);</td></tr>
<tr><th id="4295">4295</th><td>      <b>break</b>;</td></tr>
<tr><th id="4296">4296</th><td>    }</td></tr>
<tr><th id="4297">4297</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_end_cf" title='llvm::Intrinsic::amdgcn_end_cf' data-ref="llvm::Intrinsic::amdgcn_end_cf" data-ref-filename="llvm..Intrinsic..amdgcn_end_cf">amdgcn_end_cf</a>: {</td></tr>
<tr><th id="4298">4298</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="941Size" title='Size' data-type='unsigned int' data-ref="941Size" data-ref-filename="941Size">Size</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getSizeInBits' data-ref="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSizeInBits</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="4299">4299</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>, <a class="local col1 ref" href="#941Size" title='Size' data-ref="941Size" data-ref-filename="941Size">Size</a>);</td></tr>
<tr><th id="4300">4300</th><td>      <b>break</b>;</td></tr>
<tr><th id="4301">4301</th><td>    }</td></tr>
<tr><th id="4302">4302</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_else" title='llvm::Intrinsic::amdgcn_else' data-ref="llvm::Intrinsic::amdgcn_else" data-ref-filename="llvm..Intrinsic..amdgcn_else">amdgcn_else</a>: {</td></tr>
<tr><th id="4303">4303</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="942WaveSize" title='WaveSize' data-type='unsigned int' data-ref="942WaveSize" data-ref-filename="942WaveSize">WaveSize</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getSizeInBits' data-ref="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSizeInBits</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="4304">4304</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBankID" title='llvm::AMDGPU::VCCRegBankID' data-ref="llvm::AMDGPU::VCCRegBankID" data-ref-filename="llvm..AMDGPU..VCCRegBankID">VCCRegBankID</a>, <var>1</var>);</td></tr>
<tr><th id="4305">4305</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>, <a class="local col2 ref" href="#942WaveSize" title='WaveSize' data-ref="942WaveSize" data-ref-filename="942WaveSize">WaveSize</a>);</td></tr>
<tr><th id="4306">4306</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>3</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>, <a class="local col2 ref" href="#942WaveSize" title='WaveSize' data-ref="942WaveSize" data-ref-filename="942WaveSize">WaveSize</a>);</td></tr>
<tr><th id="4307">4307</th><td>      <b>break</b>;</td></tr>
<tr><th id="4308">4308</th><td>    }</td></tr>
<tr><th id="4309">4309</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_kill" title='llvm::Intrinsic::amdgcn_kill' data-ref="llvm::Intrinsic::amdgcn_kill" data-ref-filename="llvm..Intrinsic..amdgcn_kill">amdgcn_kill</a>: {</td></tr>
<tr><th id="4310">4310</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBankID" title='llvm::AMDGPU::VCCRegBankID' data-ref="llvm::AMDGPU::VCCRegBankID" data-ref-filename="llvm..AMDGPU..VCCRegBankID">VCCRegBankID</a>, <var>1</var>);</td></tr>
<tr><th id="4311">4311</th><td>      <b>break</b>;</td></tr>
<tr><th id="4312">4312</th><td>    }</td></tr>
<tr><th id="4313">4313</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_raw_buffer_load" title='llvm::Intrinsic::amdgcn_raw_buffer_load' data-ref="llvm::Intrinsic::amdgcn_raw_buffer_load" data-ref-filename="llvm..Intrinsic..amdgcn_raw_buffer_load">amdgcn_raw_buffer_load</a>:</td></tr>
<tr><th id="4314">4314</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_raw_tbuffer_load" title='llvm::Intrinsic::amdgcn_raw_tbuffer_load' data-ref="llvm::Intrinsic::amdgcn_raw_tbuffer_load" data-ref-filename="llvm..Intrinsic..amdgcn_raw_tbuffer_load">amdgcn_raw_tbuffer_load</a>: {</td></tr>
<tr><th id="4315">4315</th><td>      <i>// FIXME: Should make intrinsic ID the last operand of the instruction,</i></td></tr>
<tr><th id="4316">4316</th><td><i>      // then this would be the same as store</i></td></tr>
<tr><th id="4317">4317</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getVGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getVGPROpMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="4318">4318</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getSGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSGPROpMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="4319">4319</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>3</var>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getVGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getVGPROpMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="4320">4320</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>4</var>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getSGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSGPROpMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="4321">4321</th><td>      <b>break</b>;</td></tr>
<tr><th id="4322">4322</th><td>    }</td></tr>
<tr><th id="4323">4323</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_raw_buffer_store" title='llvm::Intrinsic::amdgcn_raw_buffer_store' data-ref="llvm::Intrinsic::amdgcn_raw_buffer_store" data-ref-filename="llvm..Intrinsic..amdgcn_raw_buffer_store">amdgcn_raw_buffer_store</a>:</td></tr>
<tr><th id="4324">4324</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_raw_buffer_store_format" title='llvm::Intrinsic::amdgcn_raw_buffer_store_format' data-ref="llvm::Intrinsic::amdgcn_raw_buffer_store_format" data-ref-filename="llvm..Intrinsic..amdgcn_raw_buffer_store_format">amdgcn_raw_buffer_store_format</a>:</td></tr>
<tr><th id="4325">4325</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_raw_tbuffer_store" title='llvm::Intrinsic::amdgcn_raw_tbuffer_store' data-ref="llvm::Intrinsic::amdgcn_raw_tbuffer_store" data-ref-filename="llvm..Intrinsic..amdgcn_raw_tbuffer_store">amdgcn_raw_tbuffer_store</a>: {</td></tr>
<tr><th id="4326">4326</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getVGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getVGPROpMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="4327">4327</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getSGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSGPROpMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="4328">4328</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>3</var>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getVGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getVGPROpMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="4329">4329</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>4</var>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getSGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSGPROpMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="4330">4330</th><td>      <b>break</b>;</td></tr>
<tr><th id="4331">4331</th><td>    }</td></tr>
<tr><th id="4332">4332</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_struct_buffer_load" title='llvm::Intrinsic::amdgcn_struct_buffer_load' data-ref="llvm::Intrinsic::amdgcn_struct_buffer_load" data-ref-filename="llvm..Intrinsic..amdgcn_struct_buffer_load">amdgcn_struct_buffer_load</a>:</td></tr>
<tr><th id="4333">4333</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_struct_tbuffer_load" title='llvm::Intrinsic::amdgcn_struct_tbuffer_load' data-ref="llvm::Intrinsic::amdgcn_struct_tbuffer_load" data-ref-filename="llvm..Intrinsic..amdgcn_struct_tbuffer_load">amdgcn_struct_tbuffer_load</a>: {</td></tr>
<tr><th id="4334">4334</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getVGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getVGPROpMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="4335">4335</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getSGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSGPROpMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="4336">4336</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>3</var>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getVGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getVGPROpMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="4337">4337</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>4</var>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getVGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getVGPROpMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="4338">4338</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>5</var>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getSGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSGPROpMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>5</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="4339">4339</th><td>      <b>break</b>;</td></tr>
<tr><th id="4340">4340</th><td>    }</td></tr>
<tr><th id="4341">4341</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_struct_buffer_store" title='llvm::Intrinsic::amdgcn_struct_buffer_store' data-ref="llvm::Intrinsic::amdgcn_struct_buffer_store" data-ref-filename="llvm..Intrinsic..amdgcn_struct_buffer_store">amdgcn_struct_buffer_store</a>:</td></tr>
<tr><th id="4342">4342</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_struct_tbuffer_store" title='llvm::Intrinsic::amdgcn_struct_tbuffer_store' data-ref="llvm::Intrinsic::amdgcn_struct_tbuffer_store" data-ref-filename="llvm..Intrinsic..amdgcn_struct_tbuffer_store">amdgcn_struct_tbuffer_store</a>: {</td></tr>
<tr><th id="4343">4343</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getVGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getVGPROpMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="4344">4344</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getSGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSGPROpMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="4345">4345</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>3</var>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getVGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getVGPROpMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="4346">4346</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>4</var>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getVGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getVGPROpMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="4347">4347</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>5</var>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getSGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSGPROpMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>5</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="4348">4348</th><td>      <b>break</b>;</td></tr>
<tr><th id="4349">4349</th><td>    }</td></tr>
<tr><th id="4350">4350</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_init_exec_from_input" title='llvm::Intrinsic::amdgcn_init_exec_from_input' data-ref="llvm::Intrinsic::amdgcn_init_exec_from_input" data-ref-filename="llvm..Intrinsic..amdgcn_init_exec_from_input">amdgcn_init_exec_from_input</a>: {</td></tr>
<tr><th id="4351">4351</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="943Size" title='Size' data-type='unsigned int' data-ref="943Size" data-ref-filename="943Size">Size</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getSizeInBits' data-ref="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSizeInBits</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="4352">4352</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>, <a class="local col3 ref" href="#943Size" title='Size' data-ref="943Size" data-ref-filename="943Size">Size</a>);</td></tr>
<tr><th id="4353">4353</th><td>      <b>break</b>;</td></tr>
<tr><th id="4354">4354</th><td>    }</td></tr>
<tr><th id="4355">4355</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ds_gws_init" title='llvm::Intrinsic::amdgcn_ds_gws_init' data-ref="llvm::Intrinsic::amdgcn_ds_gws_init" data-ref-filename="llvm..Intrinsic..amdgcn_ds_gws_init">amdgcn_ds_gws_init</a>:</td></tr>
<tr><th id="4356">4356</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ds_gws_barrier" title='llvm::Intrinsic::amdgcn_ds_gws_barrier' data-ref="llvm::Intrinsic::amdgcn_ds_gws_barrier" data-ref-filename="llvm..Intrinsic..amdgcn_ds_gws_barrier">amdgcn_ds_gws_barrier</a>:</td></tr>
<tr><th id="4357">4357</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ds_gws_sema_br" title='llvm::Intrinsic::amdgcn_ds_gws_sema_br' data-ref="llvm::Intrinsic::amdgcn_ds_gws_sema_br" data-ref-filename="llvm..Intrinsic..amdgcn_ds_gws_sema_br">amdgcn_ds_gws_sema_br</a>: {</td></tr>
<tr><th id="4358">4358</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>, <var>32</var>);</td></tr>
<tr><th id="4359">4359</th><td></td></tr>
<tr><th id="4360">4360</th><td>      <i>// This must be an SGPR, but accept a VGPR.</i></td></tr>
<tr><th id="4361">4361</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="944Bank" title='Bank' data-type='unsigned int' data-ref="944Bank" data-ref-filename="944Bank">Bank</dfn> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::getRegBankID' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj">getRegBankID</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>,</td></tr>
<tr><th id="4362">4362</th><td>                                   <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>);</td></tr>
<tr><th id="4363">4363</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col4 ref" href="#944Bank" title='Bank' data-ref="944Bank" data-ref-filename="944Bank">Bank</a>, <var>32</var>);</td></tr>
<tr><th id="4364">4364</th><td>      <b>break</b>;</td></tr>
<tr><th id="4365">4365</th><td>    }</td></tr>
<tr><th id="4366">4366</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ds_gws_sema_v" title='llvm::Intrinsic::amdgcn_ds_gws_sema_v' data-ref="llvm::Intrinsic::amdgcn_ds_gws_sema_v" data-ref-filename="llvm..Intrinsic..amdgcn_ds_gws_sema_v">amdgcn_ds_gws_sema_v</a>:</td></tr>
<tr><th id="4367">4367</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ds_gws_sema_p" title='llvm::Intrinsic::amdgcn_ds_gws_sema_p' data-ref="llvm::Intrinsic::amdgcn_ds_gws_sema_p" data-ref-filename="llvm..Intrinsic..amdgcn_ds_gws_sema_p">amdgcn_ds_gws_sema_p</a>:</td></tr>
<tr><th id="4368">4368</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ds_gws_sema_release_all" title='llvm::Intrinsic::amdgcn_ds_gws_sema_release_all' data-ref="llvm::Intrinsic::amdgcn_ds_gws_sema_release_all" data-ref-filename="llvm..Intrinsic..amdgcn_ds_gws_sema_release_all">amdgcn_ds_gws_sema_release_all</a>: {</td></tr>
<tr><th id="4369">4369</th><td>      <i>// This must be an SGPR, but accept a VGPR.</i></td></tr>
<tr><th id="4370">4370</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="945Bank" title='Bank' data-type='unsigned int' data-ref="945Bank" data-ref-filename="945Bank">Bank</dfn> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::getRegBankID' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj">getRegBankID</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>,</td></tr>
<tr><th id="4371">4371</th><td>                                   <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>);</td></tr>
<tr><th id="4372">4372</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col5 ref" href="#945Bank" title='Bank' data-ref="945Bank" data-ref-filename="945Bank">Bank</a>, <var>32</var>);</td></tr>
<tr><th id="4373">4373</th><td>      <b>break</b>;</td></tr>
<tr><th id="4374">4374</th><td>    }</td></tr>
<tr><th id="4375">4375</th><td>    <b>default</b>:</td></tr>
<tr><th id="4376">4376</th><td>      <b>return</b> <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo28getInvalidInstructionMappingEv" title='llvm::RegisterBankInfo::getInvalidInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo28getInvalidInstructionMappingEv" data-ref-filename="_ZNK4llvm16RegisterBankInfo28getInvalidInstructionMappingEv">getInvalidInstructionMapping</a>();</td></tr>
<tr><th id="4377">4377</th><td>    }</td></tr>
<tr><th id="4378">4378</th><td>    <b>break</b>;</td></tr>
<tr><th id="4379">4379</th><td>  }</td></tr>
<tr><th id="4380">4380</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_SELECT" title='llvm::AMDGPU::G_SELECT' data-ref="llvm::AMDGPU::G_SELECT" data-ref-filename="llvm..AMDGPU..G_SELECT">G_SELECT</a>: {</td></tr>
<tr><th id="4381">4381</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="946Size" title='Size' data-type='unsigned int' data-ref="946Size" data-ref-filename="946Size">Size</dfn> = <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="4382">4382</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="947Op2Bank" title='Op2Bank' data-type='unsigned int' data-ref="947Op2Bank" data-ref-filename="947Op2Bank">Op2Bank</dfn> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::getRegBankID' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj">getRegBankID</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>,</td></tr>
<tr><th id="4383">4383</th><td>                                    <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>);</td></tr>
<tr><th id="4384">4384</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="948Op3Bank" title='Op3Bank' data-type='unsigned int' data-ref="948Op3Bank" data-ref-filename="948Op3Bank">Op3Bank</dfn> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::getRegBankID' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj">getRegBankID</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>,</td></tr>
<tr><th id="4385">4385</th><td>                                    <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>);</td></tr>
<tr><th id="4386">4386</th><td>    <em>bool</em> <dfn class="local col9 decl" id="949SGPRSrcs" title='SGPRSrcs' data-type='bool' data-ref="949SGPRSrcs" data-ref-filename="949SGPRSrcs">SGPRSrcs</dfn> = <a class="local col7 ref" href="#947Op2Bank" title='Op2Bank' data-ref="947Op2Bank" data-ref-filename="947Op2Bank">Op2Bank</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a> &amp;&amp;</td></tr>
<tr><th id="4387">4387</th><td>                    <a class="local col8 ref" href="#948Op3Bank" title='Op3Bank' data-ref="948Op3Bank" data-ref-filename="948Op3Bank">Op3Bank</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>;</td></tr>
<tr><th id="4388">4388</th><td></td></tr>
<tr><th id="4389">4389</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="950CondBankDefault" title='CondBankDefault' data-type='unsigned int' data-ref="950CondBankDefault" data-ref-filename="950CondBankDefault">CondBankDefault</dfn> = <a class="local col9 ref" href="#949SGPRSrcs" title='SGPRSrcs' data-ref="949SGPRSrcs" data-ref-filename="949SGPRSrcs">SGPRSrcs</a> ?</td></tr>
<tr><th id="4390">4390</th><td>      <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBankID" title='llvm::AMDGPU::VCCRegBankID' data-ref="llvm::AMDGPU::VCCRegBankID" data-ref-filename="llvm..AMDGPU..VCCRegBankID">VCCRegBankID</a>;</td></tr>
<tr><th id="4391">4391</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="951CondBank" title='CondBank' data-type='unsigned int' data-ref="951CondBank" data-ref-filename="951CondBank">CondBank</dfn> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::getRegBankID' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj">getRegBankID</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>,</td></tr>
<tr><th id="4392">4392</th><td>                                     <a class="local col0 ref" href="#950CondBankDefault" title='CondBankDefault' data-ref="950CondBankDefault" data-ref-filename="950CondBankDefault">CondBankDefault</a>);</td></tr>
<tr><th id="4393">4393</th><td>    <b>if</b> (<a class="local col1 ref" href="#951CondBank" title='CondBank' data-ref="951CondBank" data-ref-filename="951CondBank">CondBank</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>)</td></tr>
<tr><th id="4394">4394</th><td>      <a class="local col1 ref" href="#951CondBank" title='CondBank' data-ref="951CondBank" data-ref-filename="951CondBank">CondBank</a> = <a class="local col9 ref" href="#949SGPRSrcs" title='SGPRSrcs' data-ref="949SGPRSrcs" data-ref-filename="949SGPRSrcs">SGPRSrcs</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBankID" title='llvm::AMDGPU::VCCRegBankID' data-ref="llvm::AMDGPU::VCCRegBankID" data-ref-filename="llvm..AMDGPU..VCCRegBankID">VCCRegBankID</a>;</td></tr>
<tr><th id="4395">4395</th><td>    <b>else</b> <b>if</b> (<a class="local col1 ref" href="#951CondBank" title='CondBank' data-ref="951CondBank" data-ref-filename="951CondBank">CondBank</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>)</td></tr>
<tr><th id="4396">4396</th><td>      <a class="local col1 ref" href="#951CondBank" title='CondBank' data-ref="951CondBank" data-ref-filename="951CondBank">CondBank</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBankID" title='llvm::AMDGPU::VCCRegBankID' data-ref="llvm::AMDGPU::VCCRegBankID" data-ref-filename="llvm..AMDGPU..VCCRegBankID">VCCRegBankID</a>;</td></tr>
<tr><th id="4397">4397</th><td></td></tr>
<tr><th id="4398">4398</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="952Bank" title='Bank' data-type='unsigned int' data-ref="952Bank" data-ref-filename="952Bank">Bank</dfn> = <a class="local col9 ref" href="#949SGPRSrcs" title='SGPRSrcs' data-ref="949SGPRSrcs" data-ref-filename="949SGPRSrcs">SGPRSrcs</a> &amp;&amp; <a class="local col1 ref" href="#951CondBank" title='CondBank' data-ref="951CondBank" data-ref-filename="951CondBank">CondBank</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a> ?</td></tr>
<tr><th id="4399">4399</th><td>      <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>;</td></tr>
<tr><th id="4400">4400</th><td></td></tr>
<tr><th id="4401">4401</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(CondBank == AMDGPU::VCCRegBankID || CondBank == AMDGPU::SGPRRegBankID);</td></tr>
<tr><th id="4402">4402</th><td></td></tr>
<tr><th id="4403">4403</th><td>    <i>// TODO: Should report 32-bit for scalar condition type.</i></td></tr>
<tr><th id="4404">4404</th><td>    <b>if</b> (<a class="local col6 ref" href="#946Size" title='Size' data-ref="946Size" data-ref-filename="946Size">Size</a> == <var>64</var>) {</td></tr>
<tr><th id="4405">4405</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU25getValueMappingSGPR64OnlyEjj" title='llvm::AMDGPU::getValueMappingSGPR64Only' data-ref="_ZN4llvm6AMDGPU25getValueMappingSGPR64OnlyEjj" data-ref-filename="_ZN4llvm6AMDGPU25getValueMappingSGPR64OnlyEjj">getValueMappingSGPR64Only</a>(<a class="local col2 ref" href="#952Bank" title='Bank' data-ref="952Bank" data-ref-filename="952Bank">Bank</a>, <a class="local col6 ref" href="#946Size" title='Size' data-ref="946Size" data-ref-filename="946Size">Size</a>);</td></tr>
<tr><th id="4406">4406</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col1 ref" href="#951CondBank" title='CondBank' data-ref="951CondBank" data-ref-filename="951CondBank">CondBank</a>, <var>1</var>);</td></tr>
<tr><th id="4407">4407</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU25getValueMappingSGPR64OnlyEjj" title='llvm::AMDGPU::getValueMappingSGPR64Only' data-ref="_ZN4llvm6AMDGPU25getValueMappingSGPR64OnlyEjj" data-ref-filename="_ZN4llvm6AMDGPU25getValueMappingSGPR64OnlyEjj">getValueMappingSGPR64Only</a>(<a class="local col2 ref" href="#952Bank" title='Bank' data-ref="952Bank" data-ref-filename="952Bank">Bank</a>, <a class="local col6 ref" href="#946Size" title='Size' data-ref="946Size" data-ref-filename="946Size">Size</a>);</td></tr>
<tr><th id="4408">4408</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>3</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU25getValueMappingSGPR64OnlyEjj" title='llvm::AMDGPU::getValueMappingSGPR64Only' data-ref="_ZN4llvm6AMDGPU25getValueMappingSGPR64OnlyEjj" data-ref-filename="_ZN4llvm6AMDGPU25getValueMappingSGPR64OnlyEjj">getValueMappingSGPR64Only</a>(<a class="local col2 ref" href="#952Bank" title='Bank' data-ref="952Bank" data-ref-filename="952Bank">Bank</a>, <a class="local col6 ref" href="#946Size" title='Size' data-ref="946Size" data-ref-filename="946Size">Size</a>);</td></tr>
<tr><th id="4409">4409</th><td>    } <b>else</b> {</td></tr>
<tr><th id="4410">4410</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col2 ref" href="#952Bank" title='Bank' data-ref="952Bank" data-ref-filename="952Bank">Bank</a>, <a class="local col6 ref" href="#946Size" title='Size' data-ref="946Size" data-ref-filename="946Size">Size</a>);</td></tr>
<tr><th id="4411">4411</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col1 ref" href="#951CondBank" title='CondBank' data-ref="951CondBank" data-ref-filename="951CondBank">CondBank</a>, <var>1</var>);</td></tr>
<tr><th id="4412">4412</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col2 ref" href="#952Bank" title='Bank' data-ref="952Bank" data-ref-filename="952Bank">Bank</a>, <a class="local col6 ref" href="#946Size" title='Size' data-ref="946Size" data-ref-filename="946Size">Size</a>);</td></tr>
<tr><th id="4413">4413</th><td>      <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>3</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col2 ref" href="#952Bank" title='Bank' data-ref="952Bank" data-ref-filename="952Bank">Bank</a>, <a class="local col6 ref" href="#946Size" title='Size' data-ref="946Size" data-ref-filename="946Size">Size</a>);</td></tr>
<tr><th id="4414">4414</th><td>    }</td></tr>
<tr><th id="4415">4415</th><td></td></tr>
<tr><th id="4416">4416</th><td>    <b>break</b>;</td></tr>
<tr><th id="4417">4417</th><td>  }</td></tr>
<tr><th id="4418">4418</th><td></td></tr>
<tr><th id="4419">4419</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_LOAD" title='llvm::AMDGPU::G_LOAD' data-ref="llvm::AMDGPU::G_LOAD" data-ref-filename="llvm..AMDGPU..G_LOAD">G_LOAD</a>:</td></tr>
<tr><th id="4420">4420</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_ZEXTLOAD" title='llvm::AMDGPU::G_ZEXTLOAD' data-ref="llvm::AMDGPU::G_ZEXTLOAD" data-ref-filename="llvm..AMDGPU..G_ZEXTLOAD">G_ZEXTLOAD</a>:</td></tr>
<tr><th id="4421">4421</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_SEXTLOAD" title='llvm::AMDGPU::G_SEXTLOAD' data-ref="llvm::AMDGPU::G_SEXTLOAD" data-ref-filename="llvm..AMDGPU..G_SEXTLOAD">G_SEXTLOAD</a>:</td></tr>
<tr><th id="4422">4422</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo22getInstrMappingForLoadERKNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::getInstrMappingForLoad' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo22getInstrMappingForLoadERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo22getInstrMappingForLoadERKNS_12MachineInstrE">getInstrMappingForLoad</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>);</td></tr>
<tr><th id="4423">4423</th><td></td></tr>
<tr><th id="4424">4424</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_ATOMICRMW_XCHG" title='llvm::AMDGPU::G_ATOMICRMW_XCHG' data-ref="llvm::AMDGPU::G_ATOMICRMW_XCHG" data-ref-filename="llvm..AMDGPU..G_ATOMICRMW_XCHG">G_ATOMICRMW_XCHG</a>:</td></tr>
<tr><th id="4425">4425</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_ATOMICRMW_ADD" title='llvm::AMDGPU::G_ATOMICRMW_ADD' data-ref="llvm::AMDGPU::G_ATOMICRMW_ADD" data-ref-filename="llvm..AMDGPU..G_ATOMICRMW_ADD">G_ATOMICRMW_ADD</a>:</td></tr>
<tr><th id="4426">4426</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_ATOMICRMW_SUB" title='llvm::AMDGPU::G_ATOMICRMW_SUB' data-ref="llvm::AMDGPU::G_ATOMICRMW_SUB" data-ref-filename="llvm..AMDGPU..G_ATOMICRMW_SUB">G_ATOMICRMW_SUB</a>:</td></tr>
<tr><th id="4427">4427</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_ATOMICRMW_AND" title='llvm::AMDGPU::G_ATOMICRMW_AND' data-ref="llvm::AMDGPU::G_ATOMICRMW_AND" data-ref-filename="llvm..AMDGPU..G_ATOMICRMW_AND">G_ATOMICRMW_AND</a>:</td></tr>
<tr><th id="4428">4428</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_ATOMICRMW_OR" title='llvm::AMDGPU::G_ATOMICRMW_OR' data-ref="llvm::AMDGPU::G_ATOMICRMW_OR" data-ref-filename="llvm..AMDGPU..G_ATOMICRMW_OR">G_ATOMICRMW_OR</a>:</td></tr>
<tr><th id="4429">4429</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_ATOMICRMW_XOR" title='llvm::AMDGPU::G_ATOMICRMW_XOR' data-ref="llvm::AMDGPU::G_ATOMICRMW_XOR" data-ref-filename="llvm..AMDGPU..G_ATOMICRMW_XOR">G_ATOMICRMW_XOR</a>:</td></tr>
<tr><th id="4430">4430</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_ATOMICRMW_MAX" title='llvm::AMDGPU::G_ATOMICRMW_MAX' data-ref="llvm::AMDGPU::G_ATOMICRMW_MAX" data-ref-filename="llvm..AMDGPU..G_ATOMICRMW_MAX">G_ATOMICRMW_MAX</a>:</td></tr>
<tr><th id="4431">4431</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_ATOMICRMW_MIN" title='llvm::AMDGPU::G_ATOMICRMW_MIN' data-ref="llvm::AMDGPU::G_ATOMICRMW_MIN" data-ref-filename="llvm..AMDGPU..G_ATOMICRMW_MIN">G_ATOMICRMW_MIN</a>:</td></tr>
<tr><th id="4432">4432</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_ATOMICRMW_UMAX" title='llvm::AMDGPU::G_ATOMICRMW_UMAX' data-ref="llvm::AMDGPU::G_ATOMICRMW_UMAX" data-ref-filename="llvm..AMDGPU..G_ATOMICRMW_UMAX">G_ATOMICRMW_UMAX</a>:</td></tr>
<tr><th id="4433">4433</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_ATOMICRMW_UMIN" title='llvm::AMDGPU::G_ATOMICRMW_UMIN' data-ref="llvm::AMDGPU::G_ATOMICRMW_UMIN" data-ref-filename="llvm..AMDGPU..G_ATOMICRMW_UMIN">G_ATOMICRMW_UMIN</a>:</td></tr>
<tr><th id="4434">4434</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_ATOMICRMW_FADD" title='llvm::AMDGPU::G_ATOMICRMW_FADD' data-ref="llvm::AMDGPU::G_ATOMICRMW_FADD" data-ref-filename="llvm..AMDGPU..G_ATOMICRMW_FADD">G_ATOMICRMW_FADD</a>:</td></tr>
<tr><th id="4435">4435</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_ATOMIC_CMPXCHG" title='llvm::AMDGPU::G_AMDGPU_ATOMIC_CMPXCHG' data-ref="llvm::AMDGPU::G_AMDGPU_ATOMIC_CMPXCHG" data-ref-filename="llvm..AMDGPU..G_AMDGPU_ATOMIC_CMPXCHG">G_AMDGPU_ATOMIC_CMPXCHG</a>:</td></tr>
<tr><th id="4436">4436</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_ATOMIC_INC" title='llvm::AMDGPU::G_AMDGPU_ATOMIC_INC' data-ref="llvm::AMDGPU::G_AMDGPU_ATOMIC_INC" data-ref-filename="llvm..AMDGPU..G_AMDGPU_ATOMIC_INC">G_AMDGPU_ATOMIC_INC</a>:</td></tr>
<tr><th id="4437">4437</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_ATOMIC_DEC" title='llvm::AMDGPU::G_AMDGPU_ATOMIC_DEC' data-ref="llvm::AMDGPU::G_AMDGPU_ATOMIC_DEC" data-ref-filename="llvm..AMDGPU..G_AMDGPU_ATOMIC_DEC">G_AMDGPU_ATOMIC_DEC</a>:</td></tr>
<tr><th id="4438">4438</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_ATOMIC_FMIN" title='llvm::AMDGPU::G_AMDGPU_ATOMIC_FMIN' data-ref="llvm::AMDGPU::G_AMDGPU_ATOMIC_FMIN" data-ref-filename="llvm..AMDGPU..G_AMDGPU_ATOMIC_FMIN">G_AMDGPU_ATOMIC_FMIN</a>:</td></tr>
<tr><th id="4439">4439</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_ATOMIC_FMAX" title='llvm::AMDGPU::G_AMDGPU_ATOMIC_FMAX' data-ref="llvm::AMDGPU::G_AMDGPU_ATOMIC_FMAX" data-ref-filename="llvm..AMDGPU..G_AMDGPU_ATOMIC_FMAX">G_AMDGPU_ATOMIC_FMAX</a>: {</td></tr>
<tr><th id="4440">4440</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getVGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getVGPROpMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="4441">4441</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo21getValueMappingForPtrERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::AMDGPURegisterBankInfo::getValueMappingForPtr' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo21getValueMappingForPtrERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo21getValueMappingForPtrERKNS_19MachineRegisterInfoENS_8RegisterE">getValueMappingForPtr</a>(<a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, <a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="4442">4442</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getVGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getVGPROpMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="4443">4443</th><td>    <b>break</b>;</td></tr>
<tr><th id="4444">4444</th><td>  }</td></tr>
<tr><th id="4445">4445</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_ATOMIC_CMPXCHG" title='llvm::AMDGPU::G_ATOMIC_CMPXCHG' data-ref="llvm::AMDGPU::G_ATOMIC_CMPXCHG" data-ref-filename="llvm..AMDGPU..G_ATOMIC_CMPXCHG">G_ATOMIC_CMPXCHG</a>: {</td></tr>
<tr><th id="4446">4446</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getVGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getVGPROpMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="4447">4447</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo21getValueMappingForPtrERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::AMDGPURegisterBankInfo::getValueMappingForPtr' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo21getValueMappingForPtrERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo21getValueMappingForPtrERKNS_19MachineRegisterInfoENS_8RegisterE">getValueMappingForPtr</a>(<a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, <a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="4448">4448</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getVGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getVGPROpMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="4449">4449</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>3</var>]</a> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getVGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getVGPROpMapping</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>, *<a class="member field" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</a>);</td></tr>
<tr><th id="4450">4450</th><td>    <b>break</b>;</td></tr>
<tr><th id="4451">4451</th><td>  }</td></tr>
<tr><th id="4452">4452</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_BRCOND" title='llvm::AMDGPU::G_BRCOND' data-ref="llvm::AMDGPU::G_BRCOND" data-ref-filename="llvm..AMDGPU..G_BRCOND">G_BRCOND</a>: {</td></tr>
<tr><th id="4453">4453</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="953Bank" title='Bank' data-type='unsigned int' data-ref="953Bank" data-ref-filename="953Bank">Bank</dfn> = <a class="member fn" href="#_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::getRegBankID' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj">getRegBankID</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#796MRI" title='MRI' data-ref="796MRI" data-ref-filename="796MRI">MRI</a>,</td></tr>
<tr><th id="4454">4454</th><td>                                 <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>);</td></tr>
<tr><th id="4455">4455</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MRI.getType(MI.getOperand(<var>0</var>).getReg()).getSizeInBits() == <var>1</var>);</td></tr>
<tr><th id="4456">4456</th><td>    <b>if</b> (<a class="local col3 ref" href="#953Bank" title='Bank' data-ref="953Bank" data-ref-filename="953Bank">Bank</a> != <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::SGPRRegBankID" title='llvm::AMDGPU::SGPRRegBankID' data-ref="llvm::AMDGPU::SGPRRegBankID" data-ref-filename="llvm..AMDGPU..SGPRRegBankID">SGPRRegBankID</a>)</td></tr>
<tr><th id="4457">4457</th><td>      <a class="local col3 ref" href="#953Bank" title='Bank' data-ref="953Bank" data-ref-filename="953Bank">Bank</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VCCRegBankID" title='llvm::AMDGPU::VCCRegBankID' data-ref="llvm::AMDGPU::VCCRegBankID" data-ref-filename="llvm..AMDGPU..VCCRegBankID">VCCRegBankID</a>;</td></tr>
<tr><th id="4458">4458</th><td></td></tr>
<tr><th id="4459">4459</th><td>    <a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj" data-ref-filename="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col3 ref" href="#953Bank" title='Bank' data-ref="953Bank" data-ref-filename="953Bank">Bank</a>, <var>1</var>);</td></tr>
<tr><th id="4460">4460</th><td>    <b>break</b>;</td></tr>
<tr><th id="4461">4461</th><td>  }</td></tr>
<tr><th id="4462">4462</th><td>  }</td></tr>
<tr><th id="4463">4463</th><td></td></tr>
<tr><th id="4464">4464</th><td>  <b>return</b> <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" title='llvm::RegisterBankInfo::getInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj">getInstructionMapping</a>(<i>/*ID*/</i><var>1</var>, <i>/*Cost*/</i><var>1</var>,</td></tr>
<tr><th id="4465">4465</th><td>                               <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE" data-ref-filename="_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE">getOperandsMapping</a>(<a class="local col0 ref" href="#820OpdsMapping" title='OpdsMapping' data-ref="820OpdsMapping" data-ref-filename="820OpdsMapping">OpdsMapping</a>),</td></tr>
<tr><th id="4466">4466</th><td>                               <a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>());</td></tr>
<tr><th id="4467">4467</th><td>}</td></tr>
<tr><th id="4468">4468</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>