#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-339-g28987277a)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x55e97a893de0 .scope module, "misr_tb" "misr_tb" 2 5;
 .timescale -9 -12;
v0x55e97a8ead40_0 .var "clk", 0 0;
v0x55e97a8eae00_0 .var "enable", 0 0;
v0x55e97a8eaed0_0 .var "misr_in", 9 0;
v0x55e97a8eafd0_0 .net "misr_out", 6 0, L_0x55e97a8eb160;  1 drivers
v0x55e97a8eb070_0 .var "reset", 0 0;
L_0x55e97a8eb160 .part v0x55e97a8eaab0_0, 0, 7;
S_0x55e97a893f70 .scope module, "scrambler" "misr" 2 11, 3 3 0, S_0x55e97a893de0;
 .timescale -10 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 10 "in_misr";
    .port_info 4 /OUTPUT 10 "out_misr";
v0x55e97a8c08c0_0 .net "clk", 0 0, v0x55e97a8ead40_0;  1 drivers
v0x55e97a8ea820_0 .net "enable", 0 0, v0x55e97a8eae00_0;  1 drivers
v0x55e97a8ea8e0_0 .net "in_misr", 9 0, v0x55e97a8eaed0_0;  1 drivers
v0x55e97a8ea9d0_0 .var "misr_ff", 9 0;
v0x55e97a8eaab0_0 .var "out_misr", 9 0;
v0x55e97a8eabe0_0 .net "reset", 0 0, v0x55e97a8eb070_0;  1 drivers
E_0x55e97a8cd390 .event posedge, v0x55e97a8c08c0_0;
    .scope S_0x55e97a893f70;
T_0 ;
    %wait E_0x55e97a8cd390;
    %load/vec4 v0x55e97a8eabe0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55e97a8ea9d0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55e97a8eaab0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55e97a8ea820_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x55e97a8eaab0_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x55e97a8ea8e0_0;
    %parti/s 1, 0, 2;
    %xor;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55e97a8ea9d0_0, 4, 5;
    %load/vec4 v0x55e97a8eaab0_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x55e97a8ea9d0_0;
    %parti/s 1, 0, 2;
    %xor;
    %load/vec4 v0x55e97a8ea8e0_0;
    %parti/s 1, 1, 2;
    %xor;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55e97a8ea9d0_0, 4, 5;
    %load/vec4 v0x55e97a8eaab0_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x55e97a8ea9d0_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0x55e97a8ea8e0_0;
    %parti/s 1, 2, 3;
    %xor;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55e97a8ea9d0_0, 4, 5;
    %load/vec4 v0x55e97a8eaab0_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x55e97a8ea9d0_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0x55e97a8ea8e0_0;
    %parti/s 1, 3, 3;
    %xor;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55e97a8ea9d0_0, 4, 5;
    %load/vec4 v0x55e97a8eaab0_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x55e97a8ea9d0_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v0x55e97a8ea8e0_0;
    %parti/s 1, 4, 4;
    %xor;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55e97a8ea9d0_0, 4, 5;
    %load/vec4 v0x55e97a8eaab0_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x55e97a8ea9d0_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v0x55e97a8ea8e0_0;
    %parti/s 1, 5, 4;
    %xor;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55e97a8ea9d0_0, 4, 5;
    %load/vec4 v0x55e97a8eaab0_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x55e97a8ea9d0_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v0x55e97a8ea8e0_0;
    %parti/s 1, 6, 4;
    %xor;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55e97a8ea9d0_0, 4, 5;
    %load/vec4 v0x55e97a8eaab0_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x55e97a8ea9d0_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0x55e97a8ea8e0_0;
    %parti/s 1, 7, 4;
    %xor;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55e97a8ea9d0_0, 4, 5;
    %load/vec4 v0x55e97a8eaab0_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x55e97a8ea9d0_0;
    %parti/s 1, 7, 4;
    %xor;
    %load/vec4 v0x55e97a8ea8e0_0;
    %parti/s 1, 8, 5;
    %xor;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55e97a8ea9d0_0, 4, 5;
    %load/vec4 v0x55e97a8eaab0_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x55e97a8ea9d0_0;
    %parti/s 1, 8, 5;
    %xor;
    %load/vec4 v0x55e97a8ea8e0_0;
    %parti/s 1, 9, 5;
    %xor;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55e97a8ea9d0_0, 4, 5;
    %load/vec4 v0x55e97a8ea9d0_0;
    %assign/vec4 v0x55e97a8eaab0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55e97a893de0;
T_1 ;
    %vpi_call 2 21 "$dumpfile", "misr_tb.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55e97a893de0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e97a8ead40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e97a8eae00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e97a8eb070_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x55e97a893de0;
T_2 ;
    %delay 10000, 0;
    %load/vec4 v0x55e97a8ead40_0;
    %nor/r;
    %store/vec4 v0x55e97a8ead40_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55e97a893de0;
T_3 ;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e97a8eb070_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e97a8eb070_0, 0, 1;
    %pushi/vec4 546, 0, 10;
    %store/vec4 v0x55e97a8eaed0_0, 0, 10;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e97a8eae00_0, 0, 1;
    %delay 100000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e97a8eae00_0, 0, 1;
    %vpi_call 2 40 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "misr_tb.v";
    "misr.v";
