

================================================================
== Synthesis Summary Report of 'axi_amplitude'
================================================================
+ General Information: 
    * Date:           Sat Jun  1 19:46:34 2024
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
    * Project:        axi_amplitude
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------+------+-------+---------+-----------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |             Modules             | Issue|       | Latency |  Latency  | Iteration|         | Trip |          |      |        |           |           |     |
    |             & Loops             | Type | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |     FF    |    LUT    | URAM|
    +---------------------------------+------+-------+---------+-----------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |+ axi_amplitude                  |     -|  -0.23|     1050|  1.050e+04|         -|     1051|     -|        no|     -|  9 (4%)|  2644 (2%)|  3348 (6%)|    -|
    | + grp_sin_or_cos_float_s_fu_84  |     -|  -0.23|       19|    190.000|         -|        1|     -|       yes|     -|  6 (2%)|  2235 (2%)|  2851 (5%)|    -|
    | o VITIS_LOOP_15_1               |     -|  -7.30|     1048|  1.048e+04|        26|        1|  1024|       yes|     -|       -|          -|          -|    -|
    +---------------------------------+------+-------+---------+-----------+----------+---------+------+----------+------+--------+-----------+-----------+-----+

