{
    "FIR/ex1BT16_fir_20/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex1BT16_fir_20/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ex1BT16_fir_20_generated.blif",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 176.1,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 220,
        "latch": 1706,
        "Adder": 758,
        "generic logic size": 4,
        "Longest Path": 92,
        "Average Path": 5,
        "Estimated LUTs": 220,
        "Total Node": 2685
    },
    "FIR/ex1BT16_fir_20/k6_N10_40nm": {
        "test_name": "FIR/ex1BT16_fir_20/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "ex1BT16_fir_20_generated.blif",
        "max_rss(MiB)": 10.2,
        "exec_time(ms)": 92.7,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1640,
        "latch": 1706,
        "generic logic size": 6,
        "Longest Path": 92,
        "Average Path": 5,
        "Estimated LUTs": 1640,
        "Total Node": 3347
    },
    "FIR/ex1BT16_fir_20/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex1BT16_fir_20/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "ex1BT16_fir_20_generated.blif",
        "max_rss(MiB)": 10.8,
        "exec_time(ms)": 111.1,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1640,
        "latch": 1706,
        "generic logic size": 6,
        "Longest Path": 92,
        "Average Path": 5,
        "Estimated LUTs": 1640,
        "Total Node": 3347
    },
    "FIR/ex1BT16_fir_20/no_arch": {
        "test_name": "FIR/ex1BT16_fir_20/no_arch",
        "generated_blif": "ex1BT16_fir_20_generated.blif",
        "max_rss(MiB)": 9.9,
        "exec_time(ms)": 81.9,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1640,
        "latch": 1706,
        "Longest Path": 92,
        "Average Path": 5,
        "Estimated LUTs": 1640,
        "Total Node": 3347
    },
    "FIR/ex1EP16_fir_6/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex1EP16_fir_6/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ex1EP16_fir_6_generated.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 80.6,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 89,
        "latch": 570,
        "Adder": 262,
        "generic logic size": 4,
        "Longest Path": 54,
        "Average Path": 5,
        "Estimated LUTs": 89,
        "Total Node": 922
    },
    "FIR/ex1EP16_fir_6/k6_N10_40nm": {
        "test_name": "FIR/ex1EP16_fir_6/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "ex1EP16_fir_6_generated.blif",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 31,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 580,
        "latch": 570,
        "generic logic size": 6,
        "Longest Path": 54,
        "Average Path": 5,
        "Estimated LUTs": 580,
        "Total Node": 1151
    },
    "FIR/ex1EP16_fir_6/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex1EP16_fir_6/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "ex1EP16_fir_6_generated.blif",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 62,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 580,
        "latch": 570,
        "generic logic size": 6,
        "Longest Path": 54,
        "Average Path": 5,
        "Estimated LUTs": 580,
        "Total Node": 1151
    },
    "FIR/ex1EP16_fir_6/no_arch": {
        "test_name": "FIR/ex1EP16_fir_6/no_arch",
        "generated_blif": "ex1EP16_fir_6_generated.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 22,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 580,
        "latch": 570,
        "Longest Path": 54,
        "Average Path": 5,
        "Estimated LUTs": 580,
        "Total Node": 1151
    },
    "FIR/ex1LS16_fir_41/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex1LS16_fir_41/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ex1LS16_fir_41_generated.blif",
        "max_rss(MiB)": 18.3,
        "exec_time(ms)": 380.7,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 391,
        "latch": 4314,
        "Adder": 1876,
        "generic logic size": 4,
        "Longest Path": 159,
        "Average Path": 5,
        "Estimated LUTs": 391,
        "Total Node": 6582
    },
    "FIR/ex1LS16_fir_41/k6_N10_40nm": {
        "test_name": "FIR/ex1LS16_fir_41/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "ex1LS16_fir_41_generated.blif",
        "max_rss(MiB)": 17.4,
        "exec_time(ms)": 201.5,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 3906,
        "latch": 4314,
        "generic logic size": 6,
        "Longest Path": 159,
        "Average Path": 5,
        "Estimated LUTs": 3906,
        "Total Node": 8221
    },
    "FIR/ex1LS16_fir_41/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex1LS16_fir_41/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "ex1LS16_fir_41_generated.blif",
        "max_rss(MiB)": 18,
        "exec_time(ms)": 228.4,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 3906,
        "latch": 4314,
        "generic logic size": 6,
        "Longest Path": 159,
        "Average Path": 5,
        "Estimated LUTs": 3906,
        "Total Node": 8221
    },
    "FIR/ex1LS16_fir_41/no_arch": {
        "test_name": "FIR/ex1LS16_fir_41/no_arch",
        "generated_blif": "ex1LS16_fir_41_generated.blif",
        "max_rss(MiB)": 17,
        "exec_time(ms)": 186.3,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 3906,
        "latch": 4314,
        "Longest Path": 159,
        "Average Path": 5,
        "Estimated LUTs": 3906,
        "Total Node": 8221
    },
    "FIR/ex1PM16_fir_28/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex1PM16_fir_28/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ex1PM16_fir_28_generated.blif",
        "max_rss(MiB)": 14.2,
        "exec_time(ms)": 260.3,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 327,
        "latch": 2629,
        "Adder": 1273,
        "generic logic size": 4,
        "Longest Path": 119,
        "Average Path": 5,
        "Estimated LUTs": 327,
        "Total Node": 4230
    },
    "FIR/ex1PM16_fir_28/k6_N10_40nm": {
        "test_name": "FIR/ex1PM16_fir_28/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "ex1PM16_fir_28_generated.blif",
        "max_rss(MiB)": 13.1,
        "exec_time(ms)": 112.9,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 2717,
        "latch": 2629,
        "generic logic size": 6,
        "Longest Path": 119,
        "Average Path": 5,
        "Estimated LUTs": 2717,
        "Total Node": 5347
    },
    "FIR/ex1PM16_fir_28/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex1PM16_fir_28/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "ex1PM16_fir_28_generated.blif",
        "max_rss(MiB)": 13.7,
        "exec_time(ms)": 172.3,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 2717,
        "latch": 2629,
        "generic logic size": 6,
        "Longest Path": 119,
        "Average Path": 5,
        "Estimated LUTs": 2717,
        "Total Node": 5347
    },
    "FIR/ex1PM16_fir_28/no_arch": {
        "test_name": "FIR/ex1PM16_fir_28/no_arch",
        "generated_blif": "ex1PM16_fir_28_generated.blif",
        "max_rss(MiB)": 13,
        "exec_time(ms)": 133.2,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 2717,
        "latch": 2629,
        "Longest Path": 119,
        "Average Path": 5,
        "Estimated LUTs": 2717,
        "Total Node": 5347
    },
    "FIR/ex2BT16_fir_71/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex2BT16_fir_71/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ex2BT16_fir_71_generated.blif",
        "max_rss(MiB)": 17.6,
        "exec_time(ms)": 337.2,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 364,
        "latch": 4400,
        "Adder": 1585,
        "generic logic size": 4,
        "Longest Path": 179,
        "Average Path": 5,
        "Estimated LUTs": 364,
        "Total Node": 6350
    },
    "FIR/ex2BT16_fir_71/k6_N10_40nm": {
        "test_name": "FIR/ex2BT16_fir_71/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "ex2BT16_fir_71_generated.blif",
        "max_rss(MiB)": 16.6,
        "exec_time(ms)": 198.8,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 3342,
        "latch": 4400,
        "generic logic size": 6,
        "Longest Path": 179,
        "Average Path": 5,
        "Estimated LUTs": 3342,
        "Total Node": 7743
    },
    "FIR/ex2BT16_fir_71/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex2BT16_fir_71/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "ex2BT16_fir_71_generated.blif",
        "max_rss(MiB)": 17.2,
        "exec_time(ms)": 217.8,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 3342,
        "latch": 4400,
        "generic logic size": 6,
        "Longest Path": 179,
        "Average Path": 5,
        "Estimated LUTs": 3342,
        "Total Node": 7743
    },
    "FIR/ex2BT16_fir_71/no_arch": {
        "test_name": "FIR/ex2BT16_fir_71/no_arch",
        "generated_blif": "ex2BT16_fir_71_generated.blif",
        "max_rss(MiB)": 16.2,
        "exec_time(ms)": 189.1,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 3342,
        "latch": 4400,
        "Longest Path": 179,
        "Average Path": 5,
        "Estimated LUTs": 3342,
        "Total Node": 7743
    },
    "FIR/ex2EP16_fir_13/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex2EP16_fir_13/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ex2EP16_fir_13_generated.blif",
        "max_rss(MiB)": 9,
        "exec_time(ms)": 104.6,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 103,
        "latch": 846,
        "Adder": 376,
        "generic logic size": 4,
        "Longest Path": 55,
        "Average Path": 5,
        "Estimated LUTs": 103,
        "Total Node": 1326
    },
    "FIR/ex2EP16_fir_13/k6_N10_40nm": {
        "test_name": "FIR/ex2EP16_fir_13/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "ex2EP16_fir_13_generated.blif",
        "max_rss(MiB)": 7.6,
        "exec_time(ms)": 40.8,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 801,
        "latch": 846,
        "generic logic size": 6,
        "Longest Path": 55,
        "Average Path": 5,
        "Estimated LUTs": 801,
        "Total Node": 1648
    },
    "FIR/ex2EP16_fir_13/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex2EP16_fir_13/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "ex2EP16_fir_13_generated.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 72.7,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 801,
        "latch": 846,
        "generic logic size": 6,
        "Longest Path": 55,
        "Average Path": 5,
        "Estimated LUTs": 801,
        "Total Node": 1648
    },
    "FIR/ex2EP16_fir_13/no_arch": {
        "test_name": "FIR/ex2EP16_fir_13/no_arch",
        "generated_blif": "ex2EP16_fir_13_generated.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 26.6,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 801,
        "latch": 846,
        "Longest Path": 55,
        "Average Path": 5,
        "Estimated LUTs": 801,
        "Total Node": 1648
    },
    "FIR/ex2PM16_fir_119/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex2PM16_fir_119/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ex2PM16_fir_119_generated.blif",
        "max_rss(MiB)": 37.7,
        "exec_time(ms)": 764.7,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 915,
        "latch": 11756,
        "Adder": 5090,
        "generic logic size": 4,
        "Longest Path": 393,
        "Average Path": 5,
        "Estimated LUTs": 915,
        "Total Node": 17762
    },
    "FIR/ex2PM16_fir_119/k6_N10_40nm": {
        "test_name": "FIR/ex2PM16_fir_119/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "ex2PM16_fir_119_generated.blif",
        "max_rss(MiB)": 38.3,
        "exec_time(ms)": 470.1,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 10495,
        "latch": 11756,
        "generic logic size": 6,
        "Longest Path": 393,
        "Average Path": 5,
        "Estimated LUTs": 10495,
        "Total Node": 22252
    },
    "FIR/ex2PM16_fir_119/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex2PM16_fir_119/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "ex2PM16_fir_119_generated.blif",
        "max_rss(MiB)": 38.6,
        "exec_time(ms)": 539.5,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 10495,
        "latch": 11756,
        "generic logic size": 6,
        "Longest Path": 393,
        "Average Path": 5,
        "Estimated LUTs": 10495,
        "Total Node": 22252
    },
    "FIR/ex2PM16_fir_119/no_arch": {
        "test_name": "FIR/ex2PM16_fir_119/no_arch",
        "generated_blif": "ex2PM16_fir_119_generated.blif",
        "max_rss(MiB)": 37.9,
        "exec_time(ms)": 479.6,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 10495,
        "latch": 11756,
        "Longest Path": 393,
        "Average Path": 5,
        "Estimated LUTs": 10495,
        "Total Node": 22252
    },
    "FIR/ex3PM16_fir_61/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex3PM16_fir_61/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ex3PM16_fir_61_generated.blif",
        "max_rss(MiB)": 23.7,
        "exec_time(ms)": 529.4,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 573,
        "latch": 6452,
        "Adder": 2772,
        "generic logic size": 4,
        "Longest Path": 218,
        "Average Path": 5,
        "Estimated LUTs": 573,
        "Total Node": 9798
    },
    "FIR/ex3PM16_fir_61/k6_N10_40nm": {
        "test_name": "FIR/ex3PM16_fir_61/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "ex3PM16_fir_61_generated.blif",
        "max_rss(MiB)": 23.3,
        "exec_time(ms)": 316.5,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 5784,
        "latch": 6452,
        "generic logic size": 6,
        "Longest Path": 218,
        "Average Path": 5,
        "Estimated LUTs": 5784,
        "Total Node": 12237
    },
    "FIR/ex3PM16_fir_61/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex3PM16_fir_61/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "ex3PM16_fir_61_generated.blif",
        "max_rss(MiB)": 23.6,
        "exec_time(ms)": 323.1,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 5784,
        "latch": 6452,
        "generic logic size": 6,
        "Longest Path": 218,
        "Average Path": 5,
        "Estimated LUTs": 5784,
        "Total Node": 12237
    },
    "FIR/ex3PM16_fir_61/no_arch": {
        "test_name": "FIR/ex3PM16_fir_61/no_arch",
        "generated_blif": "ex3PM16_fir_61_generated.blif",
        "max_rss(MiB)": 23,
        "exec_time(ms)": 297.3,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 5784,
        "latch": 6452,
        "Longest Path": 218,
        "Average Path": 5,
        "Estimated LUTs": 5784,
        "Total Node": 12237
    },
    "FIR/ex4EP16_fir_10/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex4EP16_fir_10/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ex4EP16_fir_10_generated.blif",
        "max_rss(MiB)": 9.6,
        "exec_time(ms)": 124.8,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 143,
        "latch": 1015,
        "Adder": 461,
        "generic logic size": 4,
        "Longest Path": 64,
        "Average Path": 5,
        "Estimated LUTs": 143,
        "Total Node": 1620
    },
    "FIR/ex4EP16_fir_10/k6_N10_40nm": {
        "test_name": "FIR/ex4EP16_fir_10/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "ex4EP16_fir_10_generated.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 47.5,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1008,
        "latch": 1015,
        "generic logic size": 6,
        "Longest Path": 64,
        "Average Path": 5,
        "Estimated LUTs": 1008,
        "Total Node": 2024
    },
    "FIR/ex4EP16_fir_10/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex4EP16_fir_10/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "ex4EP16_fir_10_generated.blif",
        "max_rss(MiB)": 8.7,
        "exec_time(ms)": 85.1,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1008,
        "latch": 1015,
        "generic logic size": 6,
        "Longest Path": 64,
        "Average Path": 5,
        "Estimated LUTs": 1008,
        "Total Node": 2024
    },
    "FIR/ex4EP16_fir_10/no_arch": {
        "test_name": "FIR/ex4EP16_fir_10/no_arch",
        "generated_blif": "ex4EP16_fir_10_generated.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 50.1,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1008,
        "latch": 1015,
        "Longest Path": 64,
        "Average Path": 5,
        "Estimated LUTs": 1008,
        "Total Node": 2024
    },
    "FIR/ex4LS16_fir/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex4LS16_fir/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ex4LS16_fir_generated.blif",
        "max_rss(MiB)": 64.7,
        "exec_time(ms)": 1160,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1430,
        "latch": 22091,
        "Adder": 9527,
        "generic logic size": 4,
        "Longest Path": 786,
        "Average Path": 5,
        "Estimated LUTs": 1430,
        "Total Node": 33049
    },
    "FIR/ex4LS16_fir/k6_N10_40nm": {
        "test_name": "FIR/ex4LS16_fir/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "ex4LS16_fir_generated.blif",
        "max_rss(MiB)": 67.1,
        "exec_time(ms)": 610.3,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 19395,
        "latch": 22091,
        "generic logic size": 6,
        "Longest Path": 786,
        "Average Path": 5,
        "Estimated LUTs": 19395,
        "Total Node": 41487
    },
    "FIR/ex4LS16_fir/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex4LS16_fir/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "ex4LS16_fir_generated.blif",
        "max_rss(MiB)": 67.4,
        "exec_time(ms)": 645.8,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 19395,
        "latch": 22091,
        "generic logic size": 6,
        "Longest Path": 786,
        "Average Path": 5,
        "Estimated LUTs": 19395,
        "Total Node": 41487
    },
    "FIR/ex4LS16_fir/no_arch": {
        "test_name": "FIR/ex4LS16_fir/no_arch",
        "generated_blif": "ex4LS16_fir_generated.blif",
        "max_rss(MiB)": 66.8,
        "exec_time(ms)": 701.1,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 19395,
        "latch": 22091,
        "Longest Path": 786,
        "Average Path": 5,
        "Estimated LUTs": 19395,
        "Total Node": 41487
    },
    "FIR/ex4PM16_fir_152/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex4PM16_fir_152/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ex4PM16_fir_152_generated.blif",
        "max_rss(MiB)": 46.2,
        "exec_time(ms)": 804.5,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1262,
        "latch": 14797,
        "Adder": 6411,
        "generic logic size": 4,
        "Longest Path": 488,
        "Average Path": 5,
        "Estimated LUTs": 1262,
        "Total Node": 22471
    },
    "FIR/ex4PM16_fir_152/k6_N10_40nm": {
        "test_name": "FIR/ex4PM16_fir_152/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "ex4PM16_fir_152_generated.blif",
        "max_rss(MiB)": 47.4,
        "exec_time(ms)": 429.7,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 13334,
        "latch": 14797,
        "generic logic size": 6,
        "Longest Path": 488,
        "Average Path": 5,
        "Estimated LUTs": 13334,
        "Total Node": 28132
    },
    "FIR/ex4PM16_fir_152/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex4PM16_fir_152/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "ex4PM16_fir_152_generated.blif",
        "max_rss(MiB)": 47.6,
        "exec_time(ms)": 440.8,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 13334,
        "latch": 14797,
        "generic logic size": 6,
        "Longest Path": 488,
        "Average Path": 5,
        "Estimated LUTs": 13334,
        "Total Node": 28132
    },
    "FIR/ex4PM16_fir_152/no_arch": {
        "test_name": "FIR/ex4PM16_fir_152/no_arch",
        "generated_blif": "ex4PM16_fir_152_generated.blif",
        "max_rss(MiB)": 46.9,
        "exec_time(ms)": 458.7,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 13334,
        "latch": 14797,
        "Longest Path": 488,
        "Average Path": 5,
        "Estimated LUTs": 13334,
        "Total Node": 28132
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "generated_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
