// Seed: 3339166181
module module_0 (
    output wor id_0,
    input uwire id_1,
    input uwire id_2,
    input uwire id_3,
    input uwire id_4,
    input uwire id_5,
    output supply0 id_6,
    output tri id_7,
    output wor id_8,
    input tri id_9,
    output wand id_10
);
endmodule
module module_1 (
    output tri id_0,
    output wor id_1
    , id_16,
    input supply1 id_2,
    output supply0 id_3,
    input supply1 id_4,
    output wand id_5,
    output supply1 id_6,
    input supply0 id_7,
    input tri1 id_8,
    input tri id_9,
    output wand id_10,
    input supply1 id_11,
    input wand id_12,
    input wire id_13,
    output wand id_14
);
  assign id_14 = 1;
  wire id_17;
  module_0(
      id_6, id_11, id_13, id_12, id_4, id_4, id_0, id_1, id_1, id_7, id_5
  );
endmodule
