Block Name			X	Y		#Block ID
---------------------------
hw_input_global_wrapper_stencil$d_reg__U1		1	4		#r38
hw_input_global_wrapper_stencil$d_reg__U2		1	5		#r39
hw_input_global_wrapper_stencil$d_reg__U3		3	6		#r40
hw_input_global_wrapper_stencil$d_reg__U4		4	6		#r41
hw_input_global_wrapper_stencil$d_reg__U5		3	2		#r42
hw_input_global_wrapper_stencil$d_reg__U6		5	4		#r43
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_blur_unnormalized_stencil_1_11_garnet		3	1		#m12
hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0		3	0		#I11
hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en		1	0		#i2
hw_output_stencil_op_hcompute_hw_output_stencil_write_0		4	0		#I37
hw_output_stencil_op_hcompute_hw_output_stencil_write_valid		0	0		#i4
op_hcompute_blur_stencil$inner_compute$i140529435736720_i140529431342864		6	3		#p35
op_hcompute_blur_stencil$inner_compute$i140529435826704_i140529423664080		5	3		#p36
op_hcompute_blur_unnormalized_stencil$inner_compute$i140529435142224_i140529431342864		4	3		#p7
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140529423032848_i140529431342864		6	5		#p5
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140529423051024_i140529431342864		0	5		#p24
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140529423061392_i140529431342864		2	1		#p10
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140529423064016_i140529431342864		4	1		#p8
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140529423074640_i140529431342864		0	6		#p20
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140529423075088_i140529431342864		0	3		#p22
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140529423168272_i140529424662672		4	4		#p33
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140529423169104_i140529424662672		5	4		#p34
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140529423170256_i140529424662672		1	2		#p31
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140529423171408_i140529424662672		2	2		#p32
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140529423186192_i140529425801680		1	3		#p23
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140529423186384_i140529425801680		0	4		#p25
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140529423192144_i140529424662672		1	4		#p26
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140529423193808_i140529424662672		1	5		#p27
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140529423195536_i140529424662672		5	2		#p28
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140529423206160_i140529425801680		5	1		#p19
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140529423219216_i140529425801680		2	6		#p17
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140529423225232_i140529424662672		4	6		#p30
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140529423228752_i140529424662672		5	6		#p29
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140529423244048_i140529425801680		1	1		#p13
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140529423250576_i140529425801680		1	6		#p21
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140529423252048_i140529425801680		4	7		#p15
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140529423259024_i140529425801680		4	2		#p9
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140529423348624_i140529431342864		2	7		#p16
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140529423453904_i140529431342864		5	7		#p14
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140529423531408_i140529431342864		6	1		#p18
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140529435458832_i140529425801680		6	4		#p6
op_hcompute_hw_input_global_wrapper_stencil_port_controller_garnet		7	1		#m1
op_hcompute_hw_output_stencil_port_controller_garnet		3	2		#m3
reset		2	0		#i0
