{"vcs1":{"timestamp_begin":1711540125.826338623, "rt":0.91, "ut":0.64, "st":0.12}}
{"vcselab":{"timestamp_begin":1711540126.809635104, "rt":0.74, "ut":0.32, "st":0.10}}
{"link":{"timestamp_begin":1711540127.604897390, "rt":0.23, "ut":0.15, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711540125.311913001}
{"VCS_COMP_START_TIME": 1711540125.311913001}
{"VCS_COMP_END_TIME": 1711540129.621371374}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_pp tb.sv Bicubic.v +define+RTL -R -P /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/novas.tab /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/pli.a"}
{"vcs1": {"peak_mem": 331000}}
{"stitch_vcselab": {"peak_mem": 226172}}
