#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_DW_GMAC5_AXI64_LPI_INTR_O 0
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_DW_GMAC5_AXI64_PMT_INTR_O 1
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_DW_GMAC5_AXI64_SBD_INTR_O 2
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_DW_GMAC5_AXI64_SBD_TX_INTR_O 3
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_DW_GMAC5_AXI64_SBD_RX_INTR_O 4
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_RTC_HMS_MS_PULSE_O    5
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_RTC_HMS_ONE_SEC_PULSE_O 6
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_RTC_HMS_RTC_IRQ_O     7
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_WAVE511_O_VPU_INTRPT  8
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_CODAJ12_O_INTRPT_REQ  9
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_WAVE420L_O_VPU_INTRPT 10
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_SFT7110_NOC_BUS_OIC_INTERRUPTS_0 11
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_SFT7110_NOC_BUS_OIC_INTERRUPTS_1 12
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_SFT7110_NOC_BUS_OIC_INTERRUPTS_2 13
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_DDR_SFT7110_DDRC_ASP_INT 14
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_DDR_SFT7110_DDRC_COOLDOWN_INT 15
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_DDR_SFT7110_DDRC_HIGHTEMP_INT 16
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_DDR_SFT7110_DDRC_OVERTEMP_INT 17
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_DDR_SFT7110_DDRC_PHY_INT 18
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_DDR_SFT7110_PHY0_FREQ_INT 19
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_CDNS_QSPI_INTERRUPT   20
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_MAILBOX_C1_TO_C0_IRQ  21
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_MAILBOX_C2_TO_C0_IRQ  22
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_SEC_TOP_SEC_ALGC_INT  23
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_SEC_TOP_SEC_DMAC_INT  24
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_SEC_TOP_SEC_TRNG_INT  25
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_OTPC_OTP_INT          26
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_DW_UART_INTR          27
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U1_DW_UART_INTR          28
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U2_DW_UART_INTR          29
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_DW_I2C_IC_INTR        30
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U1_DW_I2C_IC_INTR        31
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U2_DW_I2C_IC_INTR        32
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_SSP_SPI_SSPINTR       33
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U1_SSP_SPI_SSPINTR       34
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U2_SSP_SPI_SSPINTR       35
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_I2SRX_3CH_RX_0_INTR   37
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_I2SRX_3CH_RX_1_INTR   38
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_I2SRX_3CH_RX_2_INTR   39
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U3_DW_UART_INTR          40
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U4_DW_UART_INTR          41
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U5_DW_UART_INTR          42
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U3_DW_I2C_IC_INTR        43
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U4_DW_I2C_IC_INTR        44
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U5_DW_I2C_IC_INTR        45
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U6_DW_I2C_IC_INTR        46
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U3_SSP_SPI_SSPINTR       47
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U4_SSP_SPI_SSPINTR       48
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U5_SSP_SPI_SSPINTR       49
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U6_SSP_SPI_SSPINTR       50
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_PLDA_PCIE_LOCAL_INTERRUPT 51
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U1_PLDA_PCIE_LOCAL_INTERRUPT 52
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_I2STX_4CH_INTR        53
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U1_I2STX_4CH_INTR        54
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_PWM_8CH_PTC_INTR_0    55
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_PWM_8CH_PTC_INTR_1    56
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_PWM_8CH_PTC_INTR_2    57
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_PWM_8CH_PTC_INTR_3    58
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_PWM_8CH_PTC_INTR_4    59
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_PWM_8CH_PTC_INTR_5    60
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_PWM_8CH_PTC_INTR_6    61
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_PWM_8CH_PTC_INTR_7    62
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_DSKIT_WDT_WDOGINT     63
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_SI5_TIMER_TIMER_INTR_0 64
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_SI5_TIMER_TIMER_INTR_1 65
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_SI5_TIMER_TIMER_INTR_2 66
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_SI5_TIMER_TIMER_INTR_3 67
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_DW_DMA1P_8CH_56HS_INTR 68
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_DW_SDIO_INTERRUPT     69
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U1_DW_SDIO_INTERRUPT     70
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U1_DW_GMAC5_AXI64_LPI_INTR_O 71
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U1_DW_GMAC5_AXI64_PMT_INTR_O 72
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U1_DW_GMAC5_AXI64_SBD_INTR_O 73
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U1_DW_GMAC5_AXI64_SBD_TX_INTR_O 74
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U1_DW_GMAC5_AXI64_SBD_RX_INTR_O 75
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_TEMP_SENSOR_TEMPSENSE_INT 76
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_IMG_GPU_GPU_OS_IRQ    77
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_IMG_GPU_GPU_POW_GPIO_IRQ 78
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_CDNS_SPDIF_INTREQ     79
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_AON_IOMUX_GPIO_IRQ    80
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_SYS_IOMUX_GPIO_IRQ    81
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_DOM_ISP_TOP_U0_ISPV2_TOP_WRAPPER_ISP_INTERRUPT_OUT_0 82
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_DOM_ISP_TOP_U0_ISPV2_TOP_WRAPPER_ISP_INTERRUPT_OUT_1 83
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_DOM_ISP_TOP_U0_ISPV2_TOP_WRAPPER_ISP_INTERRUPT_OUT_2 84
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_DOM_ISP_TOP_U0_ISPV2_TOP_WRAPPER_ISP_INTERRUPT_OUT_3 85
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_DOM_ISP_TOP_U0_VIN_AXIRD_INTR 86
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_DOM_ISP_TOP_U0_VIN_AXIWR0_INTR 87
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_DOM_ISP_TOP_U0_VIN_IRQ 88
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_DOM_ISP_TOP_U0_VIN_ERR_IRQ 89
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_DOM_VOUT_TOP_VOUT_SYS_INT_0 90
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_DOM_VOUT_TOP_VOUT_SYS_INT_1 91
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_DOM_VOUT_TOP_VOUT_SYS_INT_2 92
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_DOM_VOUT_TOP_VOUT_SYS_INT_3 93
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_DOM_VOUT_TOP_VOUT_SYS_INT_4 94
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_CDN_USB_INTERRUPT_REQ_0 95
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_CDN_USB_INTERRUPT_REQ_1 96
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_CDN_USB_INTERRUPT_REQ_2 97
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_CDN_USB_INTERRUPT_REQ_3 98
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_CDN_USB_INTERRUPT_REQ_4 99
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_CDN_USB_INTERRUPT_REQ_5 100
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_CDN_USB_INTERRUPT_REQ_6 101
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_CDN_USB_INTERRUPT_REQ_7 102
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_CDN_USB_IRQS_0        103
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_CDN_USB_IRQS_1        104
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_CDN_USB_OTGIRQ        105
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_PMU_IRQ_O             106
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_CAN_CTRL_HOST_IRQ     107
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U1_CAN_CTRL_HOST_IRQ     108
#define U0_U7MC_SFT7110_GLOBAL_INTERRUPTS__U0_INT_CTRL_INTC_IRQ_0   109
#define U0_HIFI4_BINTERRUPT__U0_RTC_HMS_RTC_IRQ_O                   0
#define U0_HIFI4_BINTERRUPT__U0_CDNS_QSPI_INTERRUPT                 1
#define U0_HIFI4_BINTERRUPT__U0_MAILBOX_C0_TO_C1_IRQ                2
#define U0_HIFI4_BINTERRUPT__U0_MAILBOX_C2_TO_C1_IRQ                3
#define U0_HIFI4_BINTERRUPT__U0_SEC_TOP_SEC_ALGC_INT                4
#define U0_HIFI4_BINTERRUPT__U0_SEC_TOP_SEC_DMAC_INT                5
#define U0_HIFI4_BINTERRUPT__U0_SEC_TOP_SEC_TRNG_INT                6
#define U0_HIFI4_BINTERRUPT__U0_OTPC_OTP_INT                        7
#define U0_HIFI4_BINTERRUPT__U0_DW_UART_INTR                        8
#define U0_HIFI4_BINTERRUPT__U0_DW_I2C_IC_INTR                      9
#define U0_HIFI4_BINTERRUPT__U1_DW_I2C_IC_INTR                      10
#define U0_HIFI4_BINTERRUPT__U0_SSP_SPI_SSPINTR                     11
#define U0_HIFI4_BINTERRUPT__U0_DSKIT_WDT_WDOGINT                   12
#define U0_HIFI4_BINTERRUPT__U0_I2SRX_3CH_RX_0_INTR                 13
#define U0_HIFI4_BINTERRUPT__U0_I2SRX_3CH_RX_1_INTR                 14
#define U0_HIFI4_BINTERRUPT__U0_I2SRX_3CH_RX_2_INTR                 15
#define U0_HIFI4_BINTERRUPT__U0_I2STX_4CH_INTR                      16
#define U0_HIFI4_BINTERRUPT__U1_I2STX_4CH_INTR                      17
#define U0_HIFI4_BINTERRUPT__U0_PWM_8CH_PTC_INTR_0                  18
#define U0_HIFI4_BINTERRUPT__U0_SI5_TIMER_TIMER_INTR_0              19
#define U0_HIFI4_BINTERRUPT__U0_DW_DMA1P_8CH_56HS_INTR              20
#define U0_HIFI4_BINTERRUPT__U0_DW_SDIO_INTERRUPT                   21
#define U0_HIFI4_BINTERRUPT__U0_AON_IOMUX_GPIO_IRQ                  22
#define U0_HIFI4_BINTERRUPT__U0_SYS_IOMUX_GPIO_IRQ                  23
#define U0_HIFI4_BINTERRUPT__U0_PMU_IRQ_O                           24
#define U0_HIFI4_BINTERRUPT__U0_CAN_CTRL_HOST_IRQ                   25
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_DW_GMAC5_AXI64_LPI_INTR_O 0
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_DW_GMAC5_AXI64_PMT_INTR_O 1
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_DW_GMAC5_AXI64_SBD_INTR_O 2
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_DW_GMAC5_AXI64_SBD_TX_INTR_O 3
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_DW_GMAC5_AXI64_SBD_RX_INTR_O 4
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_RTC_HMS_MS_PULSE_O     5
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_RTC_HMS_ONE_SEC_PULSE_O 6
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_RTC_HMS_RTC_IRQ_O      7
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_WAVE511_O_VPU_INTRPT   8
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_CODAJ12_O_INTRPT_REQ   9
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_WAVE420L_O_VPU_INTRPT  10
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_SFT7110_NOC_BUS_OIC_INTERRUPTS_0 11
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_SFT7110_NOC_BUS_OIC_INTERRUPTS_1 12
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_SFT7110_NOC_BUS_OIC_INTERRUPTS_2 13
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_DDR_SFT7110_DDRC_ASP_INT 14
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_DDR_SFT7110_DDRC_COOLDOWN_INT 15
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_DDR_SFT7110_DDRC_HIGHTEMP_INT 16
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_DDR_SFT7110_DDRC_OVERTEMP_INT 17
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_DDR_SFT7110_DDRC_PHY_INT 18
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_DDR_SFT7110_PHY0_FREQ_INT 19
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_CDNS_QSPI_INTERRUPT    20
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_MAILBOX_C0_TO_C2_IRQ   21
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_MAILBOX_C1_TO_C2_IRQ   22
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_SEC_TOP_SEC_ALGC_INT   23
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_SEC_TOP_SEC_DMAC_INT   24
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_SEC_TOP_SEC_TRNG_INT   25
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_OTPC_OTP_INT           26
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_DW_UART_INTR           27
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U1_DW_UART_INTR           28
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U2_DW_UART_INTR           29
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_DW_I2C_IC_INTR         30
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U1_DW_I2C_IC_INTR         31
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U2_DW_I2C_IC_INTR         32
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_SSP_SPI_SSPINTR        33
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U1_SSP_SPI_SSPINTR        34
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U2_SSP_SPI_SSPINTR        35
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_I2SRX_3CH_RX_0_INTR    37
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_I2SRX_3CH_RX_1_INTR    38
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_I2SRX_3CH_RX_2_INTR    39
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U3_DW_UART_INTR           40
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U4_DW_UART_INTR           41
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U5_DW_UART_INTR           42
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U3_DW_I2C_IC_INTR         43
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U4_DW_I2C_IC_INTR         44
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U5_DW_I2C_IC_INTR         45
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U6_DW_I2C_IC_INTR         46
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U3_SSP_SPI_SSPINTR        47
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U4_SSP_SPI_SSPINTR        48
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U5_SSP_SPI_SSPINTR        49
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U6_SSP_SPI_SSPINTR        50
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_PLDA_PCIE_LOCAL_INTERRUPT 51
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U1_PLDA_PCIE_LOCAL_INTERRUPT 52
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_I2STX_4CH_INTR         53
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U1_I2STX_4CH_INTR         54
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_PWM_8CH_PTC_INTR_0     55
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_PWM_8CH_PTC_INTR_1     56
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_PWM_8CH_PTC_INTR_2     57
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_PWM_8CH_PTC_INTR_3     58
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_PWM_8CH_PTC_INTR_4     59
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_PWM_8CH_PTC_INTR_5     60
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_PWM_8CH_PTC_INTR_6     61
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_PWM_8CH_PTC_INTR_7     62
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_DSKIT_WDT_WDOGINT      63
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_SI5_TIMER_TIMER_INTR_0 64
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_SI5_TIMER_TIMER_INTR_1 65
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_SI5_TIMER_TIMER_INTR_2 66
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_SI5_TIMER_TIMER_INTR_3 67
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_DW_DMA1P_8CH_56HS_INTR 68
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_DW_SDIO_INTERRUPT      69
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U1_DW_SDIO_INTERRUPT      70
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U1_DW_GMAC5_AXI64_LPI_INTR_O 71
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U1_DW_GMAC5_AXI64_PMT_INTR_O 72
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U1_DW_GMAC5_AXI64_SBD_INTR_O 73
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U1_DW_GMAC5_AXI64_SBD_TX_INTR_O 74
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U1_DW_GMAC5_AXI64_SBD_RX_INTR_O 75
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_TEMP_SENSOR_TEMPSENSE_INT 76
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_IMG_GPU_GPU_OS_IRQ     77
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_IMG_GPU_GPU_POW_GPIO_IRQ 78
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_CDNS_SPDIF_INTREQ      79
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_AON_IOMUX_GPIO_IRQ     80
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_SYS_IOMUX_GPIO_IRQ     81
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_DOM_ISP_TOP_U0_ISPV2_TOP_WRAPPER_ISP_INTERRUPT_OUT_0 82
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_DOM_ISP_TOP_U0_ISPV2_TOP_WRAPPER_ISP_INTERRUPT_OUT_1 83
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_DOM_ISP_TOP_U0_ISPV2_TOP_WRAPPER_ISP_INTERRUPT_OUT_2 84
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_DOM_ISP_TOP_U0_ISPV2_TOP_WRAPPER_ISP_INTERRUPT_OUT_3 85
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_DOM_ISP_TOP_U0_VIN_AXIRD_INTR 86
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_DOM_ISP_TOP_U0_VIN_AXIWR0_INTR 87
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_DOM_ISP_TOP_U0_VIN_IRQ 88
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_DOM_ISP_TOP_U0_VIN_ERR_IRQ 89
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_DOM_VOUT_TOP_VOUT_SYS_INT_0 90
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_DOM_VOUT_TOP_VOUT_SYS_INT_1 91
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_DOM_VOUT_TOP_VOUT_SYS_INT_2 92
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_DOM_VOUT_TOP_VOUT_SYS_INT_3 93
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_DOM_VOUT_TOP_VOUT_SYS_INT_4 94
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_CDN_USB_INTERRUPT_REQ_0 95
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_CDN_USB_INTERRUPT_REQ_1 96
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_CDN_USB_INTERRUPT_REQ_2 97
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_CDN_USB_INTERRUPT_REQ_3 98
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_CDN_USB_INTERRUPT_REQ_4 99
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_CDN_USB_INTERRUPT_REQ_5 100
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_CDN_USB_INTERRUPT_REQ_6 101
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_CDN_USB_INTERRUPT_REQ_7 102
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_CDN_USB_IRQS_0         103
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_CDN_USB_IRQS_1         104
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_CDN_USB_OTGIRQ         105
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_PMU_IRQ_O              106
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_CAN_CTRL_HOST_IRQ      107
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U1_CAN_CTRL_HOST_IRQ      108
#define U0_E2_SFT7110_LOCAL_INTERRUPTS_0__U0_INT_CTRL_INTC_IRQ_0    109
#define U0_INT_CTRL_INT_SRC_IN__U0_DW_GMAC5_AXI64_LPI_INTR_O        0
#define U0_INT_CTRL_INT_SRC_IN__U0_DW_GMAC5_AXI64_PMT_INTR_O        1
#define U0_INT_CTRL_INT_SRC_IN__U0_DW_GMAC5_AXI64_SBD_INTR_O        2
#define U0_INT_CTRL_INT_SRC_IN__U0_DW_GMAC5_AXI64_SBD_TX_INTR_O     3
#define U0_INT_CTRL_INT_SRC_IN__U0_DW_GMAC5_AXI64_SBD_RX_INTR_O     4
#define U0_INT_CTRL_INT_SRC_IN__U0_RTC_HMS_MS_PULSE_O               5
#define U0_INT_CTRL_INT_SRC_IN__U0_DDR_SFT7110_DDRC_ASP_INT         6
#define U0_INT_CTRL_INT_SRC_IN__U0_DDR_SFT7110_DDRC_COOLDOWN_INT    7
#define U0_INT_CTRL_INT_SRC_IN__U0_DDR_SFT7110_DDRC_HIGHTEMP_INT    8
#define U0_INT_CTRL_INT_SRC_IN__U0_DDR_SFT7110_DDRC_OVERTEMP_INT    9
#define U0_INT_CTRL_INT_SRC_IN__U0_DDR_SFT7110_DDRC_PHY_INT         10
#define U0_INT_CTRL_INT_SRC_IN__U0_DDR_SFT7110_PHY0_FREQ_INT        11
#define U0_INT_CTRL_INT_SRC_IN__U0_CDNS_QSPI_INTERRUPT              12
#define U0_INT_CTRL_INT_SRC_IN__U0_I2STX_4CH_INTR                   13
#define U0_INT_CTRL_INT_SRC_IN__U1_I2STX_4CH_INTR                   14
#define U0_INT_CTRL_INT_SRC_IN__U0_PWM_8CH_PTC_INTR_0               15
#define U0_INT_CTRL_INT_SRC_IN__U0_PWM_8CH_PTC_INTR_1               16
#define U0_INT_CTRL_INT_SRC_IN__U0_PWM_8CH_PTC_INTR_2               17
#define U0_INT_CTRL_INT_SRC_IN__U0_PWM_8CH_PTC_INTR_3               18
#define U0_INT_CTRL_INT_SRC_IN__U0_PWM_8CH_PTC_INTR_4               19
#define U0_INT_CTRL_INT_SRC_IN__U0_DW_DMA1P_8CH_56HS_INTR           20
#define U0_INT_CTRL_INT_SRC_IN__U0_DW_SDIO_INTERRUPT                21
#define U0_INT_CTRL_INT_SRC_IN__U1_DW_SDIO_INTERRUPT                22
#define U0_INT_CTRL_INT_SRC_IN__U1_DW_GMAC5_AXI64_LPI_INTR_O        23
#define U0_INT_CTRL_INT_SRC_IN__U1_DW_GMAC5_AXI64_PMT_INTR_O        24
#define U0_INT_CTRL_INT_SRC_IN__U1_DW_GMAC5_AXI64_SBD_INTR_O        25
#define U0_INT_CTRL_INT_SRC_IN__U1_DW_GMAC5_AXI64_SBD_TX_INTR_O     26
#define U0_INT_CTRL_INT_SRC_IN__U1_DW_GMAC5_AXI64_SBD_RX_INTR_O     27
#define U0_INT_CTRL_INT_SRC_IN__U0_TEMP_SENSOR_TEMPSENSE_INT        28
#define U0_INT_CTRL_INT_SRC_IN__U0_IMG_GPU_GPU_OS_IRQ               29
#define U0_INT_CTRL_INT_SRC_IN__U0_IMG_GPU_GPU_POW_GPIO_IRQ         30
#define U0_INT_CTRL_INT_SRC_IN__U0_CDNS_SPDIF_INTREQ                31
#define U0_INT_CTRL_INT_SRC_IN__U0_AON_IOMUX_GPIO_IRQ               32
#define U0_INT_CTRL_INT_SRC_IN__U0_SYS_IOMUX_GPIO_IRQ               33
#define U0_INT_CTRL_INT_SRC_IN__U0_DOM_ISP_TOP_U0_ISPV2_TOP_WRAPPER_ISP_INTERRUPT_OUT_0 34
#define U0_INT_CTRL_INT_SRC_IN__U0_DOM_ISP_TOP_U0_ISPV2_TOP_WRAPPER_ISP_INTERRUPT_OUT_1 35
#define U0_INT_CTRL_INT_SRC_IN__U0_DOM_ISP_TOP_U0_ISPV2_TOP_WRAPPER_ISP_INTERRUPT_OUT_2 36
#define U0_INT_CTRL_INT_SRC_IN__U0_DOM_ISP_TOP_U0_ISPV2_TOP_WRAPPER_ISP_INTERRUPT_OUT_3 37
#define U0_INT_CTRL_INT_SRC_IN__U0_DOM_ISP_TOP_U0_VIN_AXIRD_INTR    38
#define U0_INT_CTRL_INT_SRC_IN__U0_DOM_ISP_TOP_U0_VIN_AXIWR0_INTR   39
#define U0_INT_CTRL_INT_SRC_IN__U0_DOM_ISP_TOP_U0_VIN_IRQ           40
#define U0_INT_CTRL_INT_SRC_IN__U0_DOM_ISP_TOP_U0_VIN_ERR_IRQ       41
#define U0_INT_CTRL_INT_SRC_IN__U0_DOM_VOUT_TOP_VOUT_SYS_INT_0      42
#define U0_INT_CTRL_INT_SRC_IN__U0_DOM_VOUT_TOP_VOUT_SYS_INT_1      43
#define U0_INT_CTRL_INT_SRC_IN__U0_DOM_VOUT_TOP_VOUT_SYS_INT_2      44
#define U0_INT_CTRL_INT_SRC_IN__U0_DOM_VOUT_TOP_VOUT_SYS_INT_3      45
#define U0_INT_CTRL_INT_SRC_IN__U0_DOM_VOUT_TOP_VOUT_SYS_INT_4      46
#define U0_INT_CTRL_INT_SRC_IN__U0_CDN_USB_INTERRUPT_REQ_0          47
#define U0_INT_CTRL_INT_SRC_IN__U0_CDN_USB_INTERRUPT_REQ_1          48
#define U0_INT_CTRL_INT_SRC_IN__U0_CDN_USB_INTERRUPT_REQ_2          49
#define U0_INT_CTRL_INT_SRC_IN__U0_CDN_USB_INTERRUPT_REQ_3          50
#define U0_INT_CTRL_INT_SRC_IN__U0_CDN_USB_INTERRUPT_REQ_4          51
#define U0_INT_CTRL_INT_SRC_IN__U0_CDN_USB_INTERRUPT_REQ_5          52
#define U0_INT_CTRL_INT_SRC_IN__U0_CDN_USB_INTERRUPT_REQ_6          53
#define U0_INT_CTRL_INT_SRC_IN__U0_CDN_USB_INTERRUPT_REQ_7          54
#define U0_INT_CTRL_INT_SRC_IN__U0_CDN_USB_IRQS_0                   55
#define U0_INT_CTRL_INT_SRC_IN__U0_CDN_USB_IRQS_1                   56
#define U0_INT_CTRL_INT_SRC_IN__U0_PMU_IRQ_O                        57
#define U0_INT_CTRL_INT_SRC_IN__U0_CAN_CTRL_HOST_IRQ                58
#define U0_INT_CTRL_INT_SRC_IN__U1_CAN_CTRL_HOST_IRQ                59
