<pragmas>
<pragma file="" line="0" pragmaType="inline" parentfunction="ap_uint<256>::ap_uint()" off="0" region="0" recursive="0"/>
<pragma file="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h" line="175" pragmaType="inline" parentfunction="ap_int_base<256, false>::ap_int_base()" off="0" region="0" recursive="0"/>
<pragma file="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp" line="24" pragmaType="dataflow" parentfunction="concat" disable_start_propagation="0"/>
<pragma file="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp" line="14" pragmaType="interface" parentfunction="concat" mode="m_axi" port="inputs" bundle="concat_data" offset="" name="" depth="-1" num_read_outstanding="-1" num_write_outstanding="-1" max_burst_read_length="-1" max_burst_write_length="-1" latency="32" max_widen_bitwidth="-1" channel=""/>
<pragma file="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp" line="15" pragmaType="interface" parentfunction="concat" mode="m_axi" port="outputs" bundle="concat_data" offset="" name="" depth="-1" num_read_outstanding="-1" num_write_outstanding="-1" max_burst_read_length="-1" max_burst_write_length="-1" latency="32" max_widen_bitwidth="-1" channel=""/>
<pragma file="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp" line="16" pragmaType="interface" parentfunction="concat" mode="s_axilite" port="input_data_addr1" bundle="concat_addr" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp" line="17" pragmaType="interface" parentfunction="concat" mode="s_axilite" port="input_data_addr2" bundle="concat_addr" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp" line="18" pragmaType="interface" parentfunction="concat" mode="s_axilite" port="output_data_addr3" bundle="concat_addr" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp" line="19" pragmaType="interface" parentfunction="concat" mode="s_axilite" port="ROWS" bundle="concat_addr" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp" line="20" pragmaType="interface" parentfunction="concat" mode="s_axilite" port="COLS" bundle="concat_addr" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp" line="21" pragmaType="interface" parentfunction="concat" mode="s_axilite" port="concat_flag" bundle="concat_addr" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp" line="22" pragmaType="interface" parentfunction="concat" mode="s_axilite" port="" bundle="concat_addr" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_common.h" line="0" pragmaType="inline" parentfunction="ssdm_int<256, false>::ssdm_int()" off="0" region="0" recursive="0"/>
</pragmas>
