// Seed: 261314028
module module_0 (
    input supply1 id_0
);
endmodule
module module_1 (
    output uwire id_0,
    input tri id_1,
    input tri1 id_2,
    output logic id_3,
    input tri id_4,
    input wor id_5,
    output tri1 id_6,
    input tri void id_7,
    input wor void id_8,
    input tri0 id_9
);
  tri id_11 = id_11 * 1;
  always $display(-1'b0 & -1, -1);
  wire id_12;
  final id_3 <= 1;
  module_0 modCall_1 (id_11);
  assign modCall_1.type_0 = 0;
  assign id_11 = id_2;
endmodule
