; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training_convolution_elu_3(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, i32 %7) local_unnamed_addr !dbg !7 {
  %9 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %10 = shl i32 %9, 9, !dbg !11
  %11 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %12 = shl i32 %11, 1, !dbg !12
  %13 = and i32 %12, 510, !dbg !12
  %14 = or disjoint i32 %10, %13, !dbg !13
  %15 = sdiv i32 %14, 4096, !dbg !14
  %16 = srem i32 %15, 64, !dbg !15
  %17 = sext i32 %14 to i64, !dbg !16
  %18 = getelementptr float, ptr addrspace(1) %0, i64 %17, !dbg !16
  %19 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %18, i1 true) #3, !dbg !17
  %20 = extractvalue { i32, i32 } %19, 0, !dbg !17
  %21 = extractvalue { i32, i32 } %19, 1, !dbg !17
  %22 = bitcast i32 %20 to float, !dbg !17
  %23 = bitcast i32 %21 to float, !dbg !17
  %24 = sext i32 %16 to i64, !dbg !18
  %25 = getelementptr float, ptr addrspace(1) %2, i64 %24, !dbg !18
  %26 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %25, i1 true) #3, !dbg !19
  %27 = bitcast i32 %26 to float, !dbg !19
  %28 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %25, i1 true) #3, !dbg !19
  %29 = bitcast i32 %28 to float, !dbg !19
  %30 = getelementptr float, ptr addrspace(1) %3, i64 %24, !dbg !20
  %31 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %30, i1 true) #3, !dbg !21
  %32 = bitcast i32 %31 to float, !dbg !21
  %33 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %30, i1 true) #3, !dbg !21
  %34 = bitcast i32 %33 to float, !dbg !21
  %35 = getelementptr float, ptr addrspace(1) %4, i64 %24, !dbg !22
  %36 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %35, i1 true) #3, !dbg !23
  %37 = bitcast i32 %36 to float, !dbg !23
  %38 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %35, i1 true) #3, !dbg !23
  %39 = bitcast i32 %38 to float, !dbg !23
  %40 = getelementptr float, ptr addrspace(1) %5, i64 %24, !dbg !24
  %41 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %40, i1 true) #3, !dbg !25
  %42 = bitcast i32 %41 to float, !dbg !25
  %43 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %40, i1 true) #3, !dbg !25
  %44 = bitcast i32 %43 to float, !dbg !25
  %45 = getelementptr float, ptr addrspace(1) %6, i64 %24, !dbg !26
  %46 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %45, i1 true) #3, !dbg !27
  %47 = bitcast i32 %46 to float, !dbg !27
  %48 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %45, i1 true) #3, !dbg !27
  %49 = bitcast i32 %48 to float, !dbg !27
  %50 = fadd float %22, %27, !dbg !28
  %51 = fadd float %23, %29, !dbg !28
  %52 = fsub float %50, %32, !dbg !29
  %53 = fsub float %51, %34, !dbg !29
  %54 = fadd float %37, 0x3EE4F8B580000000, !dbg !30
  %55 = fadd float %39, 0x3EE4F8B580000000, !dbg !30
  %56 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !31
  %.not.i = icmp eq i32 %56, 0, !dbg !31
  %57 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !31
  %.not1.i = icmp eq i32 %57, 0, !dbg !31
  br i1 %.not.i, label %63, label %58, !dbg !31

58:                                               ; preds = %8
  br i1 %.not1.i, label %61, label %59, !dbg !31

59:                                               ; preds = %58
  %60 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %54) #3, !dbg !31
  br label %__nv_sqrtf.exit, !dbg !31

61:                                               ; preds = %58
  %62 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %54) #3, !dbg !31
  br label %__nv_sqrtf.exit, !dbg !31

63:                                               ; preds = %8
  br i1 %.not1.i, label %66, label %64, !dbg !31

64:                                               ; preds = %63
  %65 = tail call float @llvm.nvvm.sqrt.rn.f(float %54) #3, !dbg !31
  br label %__nv_sqrtf.exit, !dbg !31

66:                                               ; preds = %63
  %67 = tail call float @llvm.nvvm.sqrt.approx.f(float %54) #3, !dbg !31
  br label %__nv_sqrtf.exit, !dbg !31

__nv_sqrtf.exit:                                  ; preds = %59, %61, %64, %66
  %.0.i = phi float [ %60, %59 ], [ %62, %61 ], [ %65, %64 ], [ %67, %66 ], !dbg !31
  %68 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !31
  %.not.i1 = icmp eq i32 %68, 0, !dbg !31
  %69 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !31
  %.not1.i4 = icmp eq i32 %69, 0, !dbg !31
  br i1 %.not.i1, label %75, label %70, !dbg !31

70:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %73, label %71, !dbg !31

71:                                               ; preds = %70
  %72 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %55) #3, !dbg !31
  br label %__nv_sqrtf.exit5, !dbg !31

73:                                               ; preds = %70
  %74 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %55) #3, !dbg !31
  br label %__nv_sqrtf.exit5, !dbg !31

75:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %78, label %76, !dbg !31

76:                                               ; preds = %75
  %77 = tail call float @llvm.nvvm.sqrt.rn.f(float %55) #3, !dbg !31
  br label %__nv_sqrtf.exit5, !dbg !31

78:                                               ; preds = %75
  %79 = tail call float @llvm.nvvm.sqrt.approx.f(float %55) #3, !dbg !31
  br label %__nv_sqrtf.exit5, !dbg !31

__nv_sqrtf.exit5:                                 ; preds = %71, %73, %76, %78
  %.0.i3 = phi float [ %72, %71 ], [ %74, %73 ], [ %77, %76 ], [ %79, %78 ], !dbg !31
  %80 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #3, !dbg !32
  %81 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i3) #3, !dbg !32
  %82 = fmul float %52, %80, !dbg !33
  %83 = fmul float %53, %81, !dbg !33
  %84 = fmul float %82, %42, !dbg !34
  %85 = fmul float %83, %44, !dbg !34
  %86 = fadd float %84, %47, !dbg !35
  %87 = fadd float %85, %49, !dbg !35
  %88 = fmul float %86, 0x3FF7154760000000, !dbg !36
  %89 = tail call float @llvm.nvvm.round.f(float %88) #3, !dbg !36
  %90 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not.i6 = icmp eq i32 %90, 0, !dbg !36
  %91 = tail call float @llvm.nvvm.fabs.ftz.f(float %86) #3, !dbg !36
  %92 = tail call float @llvm.nvvm.fabs.f(float %86) #3, !dbg !36
  %.03.i = select i1 %.not.i6, float %92, float %91, !dbg !36
  %93 = fcmp olt float %.03.i, 0x3FDA3D70A0000000, !dbg !36
  %t.0.i = select i1 %93, float 0.000000e+00, float %89, !dbg !36
  %94 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %95 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %96 = fcmp oeq float %t.0.i, 1.280000e+02, !dbg !36
  %j.0.i = select i1 %96, float 1.270000e+02, float %t.0.i, !dbg !36
  %97 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %98 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %99 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %100 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %101 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %102 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not8.i = icmp eq i32 %102, 0, !dbg !36
  br i1 %.not8.i, label %105, label %103, !dbg !36

103:                                              ; preds = %__nv_sqrtf.exit5
  %104 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %j.0.i) #3, !dbg !36
  br label %__nv_expm1f.exit, !dbg !36

105:                                              ; preds = %__nv_sqrtf.exit5
  %106 = tail call float @llvm.nvvm.ex2.approx.f(float %j.0.i) #3, !dbg !36
  br label %__nv_expm1f.exit, !dbg !36

__nv_expm1f.exit:                                 ; preds = %103, %105
  %.0.i7 = phi float [ %104, %103 ], [ %106, %105 ], !dbg !36
  %107 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %108 = fmul float %87, 0x3FF7154760000000, !dbg !36
  %109 = tail call float @llvm.nvvm.round.f(float %108) #3, !dbg !36
  %110 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not.i10 = icmp eq i32 %110, 0, !dbg !36
  %111 = tail call float @llvm.nvvm.fabs.ftz.f(float %87) #3, !dbg !36
  %112 = tail call float @llvm.nvvm.fabs.f(float %87) #3, !dbg !36
  %.03.i11 = select i1 %.not.i10, float %112, float %111, !dbg !36
  %113 = fcmp olt float %.03.i11, 0x3FDA3D70A0000000, !dbg !36
  %t.0.i12 = select i1 %113, float 0.000000e+00, float %109, !dbg !36
  %114 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %115 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %116 = fcmp oeq float %t.0.i12, 1.280000e+02, !dbg !36
  %j.0.i13 = select i1 %116, float 1.270000e+02, float %t.0.i12, !dbg !36
  %117 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %118 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %119 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %120 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %121 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %122 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not8.i14 = icmp eq i32 %122, 0, !dbg !36
  br i1 %.not8.i14, label %125, label %123, !dbg !36

123:                                              ; preds = %__nv_expm1f.exit
  %124 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %j.0.i13) #3, !dbg !36
  br label %__nv_expm1f.exit36, !dbg !36

125:                                              ; preds = %__nv_expm1f.exit
  %126 = tail call float @llvm.nvvm.ex2.approx.f(float %j.0.i13) #3, !dbg !36
  br label %__nv_expm1f.exit36, !dbg !36

__nv_expm1f.exit36:                               ; preds = %123, %125
  %.0.i15 = phi float [ %124, %123 ], [ %126, %125 ], !dbg !36
  %127 = fcmp oeq float %86, 0.000000e+00, !dbg !36
  %128 = fadd float %86, %86, !dbg !36
  %129 = fcmp olt float %j.0.i, -2.500000e+01, !dbg !36
  %130 = fcmp ogt float %j.0.i, 1.280000e+02, !dbg !36
  %.not9.i = icmp eq i32 %107, 0, !dbg !36
  %.not7.i = icmp eq i32 %101, 0, !dbg !36
  %.not6.i = icmp eq i32 %100, 0, !dbg !36
  %.not5.i = icmp eq i32 %99, 0, !dbg !36
  %.not4.i = icmp eq i32 %98, 0, !dbg !36
  %.not3.i = icmp eq i32 %97, 0, !dbg !36
  %.not2.i8 = icmp eq i32 %95, 0, !dbg !36
  %131 = fneg float %t.0.i, !dbg !36
  %.not1.i9 = icmp eq i32 %94, 0, !dbg !36
  %132 = tail call float @llvm.nvvm.fma.rn.f(float %131, float 0x3FE62E4000000000, float %86) #3, !dbg !36
  %133 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %131, float 0x3FE62E4000000000, float %86) #3, !dbg !36
  %.04.i = select i1 %.not1.i9, float %132, float %133, !dbg !36
  %134 = tail call float @llvm.nvvm.fma.rn.f(float %131, float 0x3EB7F7D1C0000000, float %.04.i) #3, !dbg !36
  %135 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %131, float 0x3EB7F7D1C0000000, float %.04.i) #3, !dbg !36
  %.05.i = select i1 %.not2.i8, float %134, float %135, !dbg !36
  %136 = tail call float @llvm.nvvm.fma.rn.f(float 0x3F56BD7CC0000000, float %.05.i, float 0x3F812ACC60000000) #3, !dbg !36
  %137 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3F56BD7CC0000000, float %.05.i, float 0x3F812ACC60000000) #3, !dbg !36
  %.07.i = select i1 %.not3.i, float %136, float %137, !dbg !36
  %138 = tail call float @llvm.nvvm.fma.rn.f(float %.07.i, float %.05.i, float 0x3FA5557C60000000) #3, !dbg !36
  %139 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.07.i, float %.05.i, float 0x3FA5557C60000000) #3, !dbg !36
  %.08.i = select i1 %.not4.i, float %138, float %139, !dbg !36
  %140 = tail call float @llvm.nvvm.fma.rn.f(float %.08.i, float %.05.i, float 0x3FC5553EC0000000) #3, !dbg !36
  %141 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.08.i, float %.05.i, float 0x3FC5553EC0000000) #3, !dbg !36
  %.09.i = select i1 %.not5.i, float %140, float %141, !dbg !36
  %142 = tail call float @llvm.nvvm.fma.rn.f(float %.09.i, float %.05.i, float 0x3FDFFFFFC0000000) #3, !dbg !36
  %143 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.09.i, float %.05.i, float 0x3FDFFFFFC0000000) #3, !dbg !36
  %.06.i = select i1 %.not6.i, float %142, float %143, !dbg !36
  %144 = fmul float %.05.i, %.06.i, !dbg !36
  %145 = tail call float @llvm.nvvm.fma.rn.f(float %144, float %.05.i, float %.05.i) #3, !dbg !36
  %146 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %144, float %.05.i, float %.05.i) #3, !dbg !36
  %.01.i = select i1 %.not7.i, float %145, float %146, !dbg !36
  %147 = fadd float %.0.i7, -1.000000e+00, !dbg !36
  %148 = tail call float @llvm.nvvm.fma.rn.f(float %.01.i, float %.0.i7, float %147) #3, !dbg !36
  %149 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.01.i, float %.0.i7, float %147) #3, !dbg !36
  %.02.i = select i1 %.not9.i, float %148, float %149, !dbg !36
  %150 = fadd float %.02.i, %.02.i, !dbg !36
  %u.0.i = select i1 %96, float %150, float %.02.i, !dbg !36
  %u.1.i = select i1 %130, float 0x7FF0000000000000, float %u.0.i, !dbg !36
  %u.2.i = select i1 %129, float -1.000000e+00, float %u.1.i, !dbg !36
  %u.3.i = select i1 %127, float %128, float %u.2.i, !dbg !36
  %151 = fcmp ogt float %87, 0.000000e+00, !dbg !37
  %152 = fcmp ogt float %86, 0.000000e+00, !dbg !37
  %.not7.i16 = icmp eq i32 %121, 0, !dbg !36
  %.not6.i17 = icmp eq i32 %120, 0, !dbg !36
  %.not5.i18 = icmp eq i32 %119, 0, !dbg !36
  %.not4.i19 = icmp eq i32 %118, 0, !dbg !36
  %.not3.i20 = icmp eq i32 %117, 0, !dbg !36
  %.not2.i21 = icmp eq i32 %115, 0, !dbg !36
  %153 = fneg float %t.0.i12, !dbg !36
  %.not1.i22 = icmp eq i32 %114, 0, !dbg !36
  %154 = tail call float @llvm.nvvm.fma.rn.f(float %153, float 0x3FE62E4000000000, float %87) #3, !dbg !36
  %155 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %153, float 0x3FE62E4000000000, float %87) #3, !dbg !36
  %.04.i23 = select i1 %.not1.i22, float %154, float %155, !dbg !36
  %156 = tail call float @llvm.nvvm.fma.rn.f(float %153, float 0x3EB7F7D1C0000000, float %.04.i23) #3, !dbg !36
  %157 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %153, float 0x3EB7F7D1C0000000, float %.04.i23) #3, !dbg !36
  %.05.i24 = select i1 %.not2.i21, float %156, float %157, !dbg !36
  %158 = tail call float @llvm.nvvm.fma.rn.f(float 0x3F56BD7CC0000000, float %.05.i24, float 0x3F812ACC60000000) #3, !dbg !36
  %159 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3F56BD7CC0000000, float %.05.i24, float 0x3F812ACC60000000) #3, !dbg !36
  %.07.i25 = select i1 %.not3.i20, float %158, float %159, !dbg !36
  %160 = tail call float @llvm.nvvm.fma.rn.f(float %.07.i25, float %.05.i24, float 0x3FA5557C60000000) #3, !dbg !36
  %161 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.07.i25, float %.05.i24, float 0x3FA5557C60000000) #3, !dbg !36
  %.08.i26 = select i1 %.not4.i19, float %160, float %161, !dbg !36
  %162 = tail call float @llvm.nvvm.fma.rn.f(float %.08.i26, float %.05.i24, float 0x3FC5553EC0000000) #3, !dbg !36
  %163 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.08.i26, float %.05.i24, float 0x3FC5553EC0000000) #3, !dbg !36
  %.09.i27 = select i1 %.not5.i18, float %162, float %163, !dbg !36
  %164 = tail call float @llvm.nvvm.fma.rn.f(float %.09.i27, float %.05.i24, float 0x3FDFFFFFC0000000) #3, !dbg !36
  %165 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.09.i27, float %.05.i24, float 0x3FDFFFFFC0000000) #3, !dbg !36
  %.06.i28 = select i1 %.not6.i17, float %164, float %165, !dbg !36
  %166 = fmul float %.05.i24, %.06.i28, !dbg !36
  %167 = tail call float @llvm.nvvm.fma.rn.f(float %166, float %.05.i24, float %.05.i24) #3, !dbg !36
  %168 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %166, float %.05.i24, float %.05.i24) #3, !dbg !36
  %.01.i29 = select i1 %.not7.i16, float %167, float %168, !dbg !36
  %169 = fadd float %.0.i15, -1.000000e+00, !dbg !36
  %170 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not9.i30 = icmp eq i32 %170, 0, !dbg !36
  %171 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.01.i29, float %.0.i15, float %169) #3, !dbg !36
  %172 = tail call float @llvm.nvvm.fma.rn.f(float %.01.i29, float %.0.i15, float %169) #3, !dbg !36
  %.02.i31 = select i1 %.not9.i30, float %172, float %171, !dbg !36
  %173 = fadd float %.02.i31, %.02.i31, !dbg !36
  %u.0.i32 = select i1 %116, float %173, float %.02.i31, !dbg !36
  %174 = fcmp ogt float %j.0.i13, 1.280000e+02, !dbg !36
  %u.1.i33 = select i1 %174, float 0x7FF0000000000000, float %u.0.i32, !dbg !36
  %175 = fcmp olt float %j.0.i13, -2.500000e+01, !dbg !36
  %u.2.i34 = select i1 %175, float -1.000000e+00, float %u.1.i33, !dbg !36
  %176 = fcmp oeq float %87, 0.000000e+00, !dbg !36
  %177 = fadd float %87, %87, !dbg !36
  %u.3.i35 = select i1 %176, float %177, float %u.2.i34, !dbg !36
  %178 = select i1 %152, float %86, float %u.3.i, !dbg !38
  %179 = select i1 %151, float %87, float %u.3.i35, !dbg !38
  %180 = bitcast float %50 to i32, !dbg !39
  %181 = bitcast float %51 to i32, !dbg !39
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %180, i32 %181, ptr addrspace(1) %18, i1 true) #3, !dbg !39
  %182 = getelementptr float, ptr addrspace(1) %1, i64 %17, !dbg !40
  %183 = bitcast float %178 to i32, !dbg !41
  %184 = bitcast float %179 to i32, !dbg !41
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %183, i32 %184, ptr addrspace(1) %182, i1 true) #3, !dbg !41
  ret void, !dbg !42
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.round.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.ftz.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.ftz.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.ex2.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.ex2.approx.f(float) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "c4fobmv73gtixlpxbhlq3mrxv6uwxal37sxvb3nvtzqio3yjaoka.py", directory: "inductor_cache/4f")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_convolution_elu_3, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_convolution_elu_3, !"reqntidx", i32 256}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training_convolution_elu_3", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training_convolution_elu_3", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 29, scope: !7)
!16 = !DILocation(line: 26, column: 34, scope: !7)
!17 = !DILocation(line: 26, column: 39, scope: !7)
!18 = !DILocation(line: 27, column: 30, scope: !7)
!19 = !DILocation(line: 27, column: 35, scope: !7)
!20 = !DILocation(line: 28, column: 30, scope: !7)
!21 = !DILocation(line: 28, column: 35, scope: !7)
!22 = !DILocation(line: 29, column: 30, scope: !7)
!23 = !DILocation(line: 29, column: 35, scope: !7)
!24 = !DILocation(line: 30, column: 31, scope: !7)
!25 = !DILocation(line: 30, column: 36, scope: !7)
!26 = !DILocation(line: 31, column: 31, scope: !7)
!27 = !DILocation(line: 31, column: 36, scope: !7)
!28 = !DILocation(line: 32, column: 18, scope: !7)
!29 = !DILocation(line: 33, column: 18, scope: !7)
!30 = !DILocation(line: 35, column: 18, scope: !7)
!31 = !DILocation(line: 36, column: 26, scope: !7)
!32 = !DILocation(line: 38, column: 19, scope: !7)
!33 = !DILocation(line: 41, column: 19, scope: !7)
!34 = !DILocation(line: 42, column: 20, scope: !7)
!35 = !DILocation(line: 43, column: 20, scope: !7)
!36 = !DILocation(line: 47, column: 28, scope: !7)
!37 = !DILocation(line: 45, column: 20, scope: !7)
!38 = !DILocation(line: 49, column: 35, scope: !7)
!39 = !DILocation(line: 50, column: 39, scope: !7)
!40 = !DILocation(line: 51, column: 28, scope: !7)
!41 = !DILocation(line: 51, column: 40, scope: !7)
!42 = !DILocation(line: 51, column: 4, scope: !7)
