<HTML>
  <HEAD> <title>DW_ahb_long_endpoint.html</title>  </HEAD>
    <BODY text="#000000" bgcolor="#FFFFFF">
    <A NAME="TOP"></A>
    <table COLS=2 WIDTH="100%">
      <tr>
         <td><IMG SRC="synopsys_logo.gif" ALT="Synopsys"></td>
         <td><div align=right></div></td>
      </tr>
    </table>
  <div align=right><A HREF="index.html">Report Summary Page</A></div>
  <H1><CENTER>./qmap/report/DW_ahb_long_endpoint.html</CENTER></H1>
<H2><A NAME="Top Level Port Timing Summary">Top Level Port Timing Summary</A></H2>
<TABLE BORDER=0><TR><TD></TD><TD>
<H3>Input Ports</H3>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ns)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Input Delay (ns)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ns)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="DW_ahb_long_endpoint.html#i_ahb_DW_ahb_16506">hready_resp_s4</A> </TD>
              <TD> (none) </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
        </TR>
	<TR>  <TD> <A HREF="DW_ahb_long_endpoint.html#i_ahb_DW_ahb_6184">htrans_m1</A> </TD>
              <TD> (none) </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
        </TR>
	<TR>  <TD> <A HREF="DW_ahb_long_endpoint.html#i_ahb_DW_ahb_14834">hresp_s1</A> </TD>
              <TD> (none) </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
        </TR>
	<TR>  <TD> <A HREF="DW_ahb_long_endpoint.html#i_ahb_DW_ahb_34034">hlock_m1</A> </TD>
              <TD> (none) </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
        </TR>
	<TR>  <TD> <A HREF="DW_ahb_long_endpoint.html#i_ahb_DW_ahb_13165">hresp_s2</A> </TD>
              <TD> (none) </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
        </TR>
	<TR>  <TD> <A HREF="DW_ahb_long_endpoint.html#i_ahb_DW_ahb_35420">hburst_m1</A> </TD>
              <TD> (none) </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
        </TR>
	<TR>  <TD> <A HREF="DW_ahb_long_endpoint.html#i_ahb_DW_ahb_11496">hresp_s3</A> </TD>
              <TD> (none) </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
        </TR>
	<TR>  <TD> <A HREF="DW_ahb_long_endpoint.html#i_ahb_DW_ahb_9827">hresp_s4</A> </TD>
              <TD> (none) </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
        </TR>
	<TR>  <TD> <A HREF="DW_ahb_long_endpoint.html#i_ahb_DW_ahb_4360">hwdata_m1</A> </TD>
              <TD> (none) </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
        </TR>
	<TR>  <TD> <A HREF="DW_ahb_long_endpoint.html#i_ahb_DW_ahb_2566">hwrite_m1</A> </TD>
              <TD> (none) </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
        </TR>
	<TR>  <TD> <A HREF="DW_ahb_long_endpoint.html#i_ahb_DW_ahb_30532">hrdata_s1</A> </TD>
              <TD> (none) </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
        </TR>
	<TR>  <TD> <A HREF="DW_ahb_long_endpoint.html#i_ahb_DW_ahb_8006">hsize_m1</A> </TD>
              <TD> (none) </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
        </TR>
	<TR>  <TD> <A HREF="DW_ahb_long_endpoint.html#i_ahb_DW_ahb_28859">hrdata_s2</A> </TD>
              <TD> (none) </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
        </TR>
	<TR>  <TD> <A HREF="DW_ahb_long_endpoint.html#i_ahb_DW_ahb_27186">hrdata_s3</A> </TD>
              <TD> (none) </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
        </TR>
	<TR>  <TD> <A HREF="DW_ahb_long_endpoint.html#i_ahb_DW_ahb_25513">hrdata_s4</A> </TD>
              <TD> (none) </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
        </TR>
	<TR>  <TD> <A HREF="DW_ahb_long_endpoint.html#i_ahb_DW_ahb_32203">hprot_m1</A> </TD>
              <TD> (none) </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
        </TR>
	<TR>  <TD> <A HREF="DW_ahb_long_endpoint.html#i_ahb_DW_ahb_18683">haddr_m1</A> </TD>
              <TD> (none) </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
        </TR>
	<TR>  <TD> <A HREF="DW_ahb_long_endpoint.html#i_ahb_DW_ahb_23335">hready_resp_s1</A> </TD>
              <TD> (none) </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
        </TR>
	<TR>  <TD> <A HREF="DW_ahb_long_endpoint.html#i_ahb_DW_ahb_21156">hready_resp_s2</A> </TD>
              <TD> (none) </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
        </TR>
	<TR>  <TD> <A HREF="DW_ahb_long_endpoint.html#i_ahb_DW_ahb_379">hready_resp_s3</A> </TD>
              <TD> (none) </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
        </TR>
</TABLE></TD></TR></TABLE>
<A HREF="#TOP"><div ALIGN=right>Top of report.</div></A>
<TABLE BORDER=0><TR><TD></TD><TD>
<H3>Output Ports</H3>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ns)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Output Delay (ns)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ns)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="DW_ahb_long_endpoint.html#i_ahb_DW_ahb_60892">hprot</A> </TD>
              <TD> (none) </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
        </TR>
	<TR>  <TD> <A HREF="DW_ahb_long_endpoint.html#i_ahb_DW_ahb_64635">hburst</A> </TD>
              <TD> (none) </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
        </TR>
	<TR>  <TD> <A HREF="DW_ahb_long_endpoint.html#i_ahb_DW_ahb_55972">haddr</A> </TD>
              <TD> (none) </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
        </TR>
	<TR>  <TD> <A HREF="DW_ahb_long_endpoint.html#i_ahb_DW_ahb_42444">htrans</A> </TD>
              <TD> (none) </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
        </TR>
	<TR>  <TD> <A HREF="DW_ahb_long_endpoint.html#i_ahb_DW_ahb_40620">hwdata</A> </TD>
              <TD> (none) </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
        </TR>
	<TR>  <TD> <A HREF="DW_ahb_long_endpoint.html#i_ahb_DW_ahb_57805">hready</A> </TD>
              <TD> (none) </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
        </TR>
	<TR>  <TD> <A HREF="DW_ahb_long_endpoint.html#i_ahb_DW_ahb_37277">hresp</A> </TD>
              <TD> (none) </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
        </TR>
	<TR>  <TD> <A HREF="DW_ahb_long_endpoint.html#i_ahb_DW_ahb_38826">hwrite</A> </TD>
              <TD> (none) </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
        </TR>
	<TR>  <TD> <A HREF="DW_ahb_long_endpoint.html#i_ahb_DW_ahb_62725">hmastlock</A> </TD>
              <TD> (none) </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
        </TR>
	<TR>  <TD> <A HREF="DW_ahb_long_endpoint.html#i_ahb_DW_ahb_59352">hrdata</A> </TD>
              <TD> (none) </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
        </TR>
	<TR>  <TD> <A HREF="DW_ahb_long_endpoint.html#i_ahb_DW_ahb_44266">hsize</A> </TD>
              <TD> (none) </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
        </TR>
	<TR>  <TD> <A HREF="DW_ahb_long_endpoint.html#i_ahb_DW_ahb_53653">hsel_s1</A> </TD>
              <TD> (none) </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
        </TR>
	<TR>  <TD> <A HREF="DW_ahb_long_endpoint.html#i_ahb_DW_ahb_51030">hsel_s2</A> </TD>
              <TD> (none) </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
        </TR>
	<TR>  <TD> <A HREF="DW_ahb_long_endpoint.html#i_ahb_DW_ahb_48559">hsel_s3</A> </TD>
              <TD> (none) </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
        </TR>
	<TR>  <TD> <A HREF="DW_ahb_long_endpoint.html#i_ahb_DW_ahb_46088">hsel_s4</A> </TD>
              <TD> (none) </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
        </TR>
</TABLE></TD></TR></TABLE>
<A HREF="#TOP"><div ALIGN=right>Top of report.</div></A>
<TABLE BORDER=0><TR><TD></TD><TD>
</TABLE>
<PRE>
RPT_INFO:Input Ports  
 
****************************************
<A NAME="i_ahb_DW_ahb_177"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : i_ahb_DW_ahb
Version: J-2014.09-SP5
Date   : Tue Dec  1 06:00:50 2015
****************************************

Operating Conditions: nom_pvt   Library: gtech
Wire Load Model Mode: top

<A NAME="i_ahb_DW_ahb_379"></A>  Startpoint: hready_resp_s3
              (input port)
  Endpoint: U_dfltslv/hresp_none_reg_0_
            (rising edge-triggered flip-flop)
  Path Group: (none)
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  hready_resp_s3 (in)                                     0.00       0.00 r
  hready_resp_s3 (net)                          1         0.00       0.00 r
  U_mux/bus_hready[3] (i_ahb_DW_ahb_mux)                  0.00       0.00 r
  U_mux/bus_hready[3] (net)                               0.00       0.00 r
  U_mux/U18/Z (GTECH_AOI222)                              0.00       0.00 f
  U_mux/n10 (net)                               1         0.00       0.00 f
  U_mux/U16/Z (GTECH_NAND2)                               0.00       0.00 r
  U_mux/hready (net)                            8         0.00       0.00 r
  U_mux/hready (i_ahb_DW_ahb_mux)                         0.00       0.00 r
  hready (net)                                            0.00       0.00 r
  U_dfltslv/hready (i_ahb_DW_ahb_dfltslv)                 0.00       0.00 r
  U_dfltslv/hready (net)                                  0.00       0.00 r
  U_dfltslv/U7/Z (GTECH_AND3)                             0.00       0.00 r
  U_dfltslv/n1 (net)                            2         0.00       0.00 r
  U_dfltslv/U6/Z (GTECH_OR2)                              0.00       0.00 r
  U_dfltslv/N4 (net)                            1         0.00       0.00 r
  U_dfltslv/hresp_none_reg_0_/D (GTECH_FD2)               0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="i_ahb_DW_ahb_2356"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : i_ahb_DW_ahb
Version: J-2014.09-SP5
Date   : Tue Dec  1 06:00:50 2015
****************************************

Operating Conditions: nom_pvt   Library: gtech
Wire Load Model Mode: top

<A NAME="i_ahb_DW_ahb_2566"></A>  Startpoint: hwrite_m1 (input port)
  Endpoint: hwrite (output port)
  Path Group: (none)
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  hwrite_m1 (in)                                          0.00       0.00 r
  hwrite_m1 (net)                               1         0.00       0.00 r
  U_mux/bus_hwrite[1] (i_ahb_DW_ahb_mux)                  0.00       0.00 r
  U_mux/bus_hwrite[1] (net)                               0.00       0.00 r
  U_mux/U_hw/a[1] (i_ahb_DW_ahb_bcm02_2_4_1)              0.00       0.00 r
  U_mux/U_hw/a[1] (net)                                   0.00       0.00 r
  U_mux/U_hw/U2/Z (GTECH_MUX2)                            0.00       0.00 r
  U_mux/U_hw/mux[0] (net)                       1         0.00       0.00 r
  U_mux/U_hw/mux[0] (i_ahb_DW_ahb_bcm02_2_4_1)            0.00       0.00 r
  U_mux/hwrite (net)                                      0.00       0.00 r
  U_mux/hwrite (i_ahb_DW_ahb_mux)                         0.00       0.00 r
  hwrite (net)                                            0.00       0.00 r
  hwrite (out)                                            0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="i_ahb_DW_ahb_4159"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : i_ahb_DW_ahb
Version: J-2014.09-SP5
Date   : Tue Dec  1 06:00:50 2015
****************************************

Operating Conditions: nom_pvt   Library: gtech
Wire Load Model Mode: top

<A NAME="i_ahb_DW_ahb_4360"></A>  Startpoint: hwdata_m1[31]
              (input port)
  Endpoint: hwdata[31] (output port)
  Path Group: (none)
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  hwdata_m1[31] (in)                                      0.00       0.00 r
  hwdata_m1[31] (net)                           1         0.00       0.00 r
  U_mux/bus_hwdata[63] (i_ahb_DW_ahb_mux)                 0.00       0.00 r
  U_mux/bus_hwdata[63] (net)                              0.00       0.00 r
  U_mux/U_dm/a[63] (i_ahb_DW_ahb_bcm02_64_4_32_1)         0.00       0.00 r
  U_mux/U_dm/a[63] (net)                                  0.00       0.00 r
  U_mux/U_dm/U9/Z (GTECH_AO22)                            0.00       0.00 r
  U_mux/U_dm/mux[31] (net)                      1         0.00       0.00 r
  U_mux/U_dm/mux[31] (i_ahb_DW_ahb_bcm02_64_4_32_1)       0.00       0.00 r
  U_mux/hwdata[31] (net)                                  0.00       0.00 r
  U_mux/hwdata[31] (i_ahb_DW_ahb_mux)                     0.00       0.00 r
  hwdata[31] (net)                                        0.00       0.00 r
  hwdata[31] (out)                                        0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="i_ahb_DW_ahb_5984"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : i_ahb_DW_ahb
Version: J-2014.09-SP5
Date   : Tue Dec  1 06:00:50 2015
****************************************

Operating Conditions: nom_pvt   Library: gtech
Wire Load Model Mode: top

<A NAME="i_ahb_DW_ahb_6184"></A>  Startpoint: htrans_m1[1]
              (input port)
  Endpoint: htrans[1] (output port)
  Path Group: (none)
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  htrans_m1[1] (in)                                       0.00       0.00 r
  htrans_m1[1] (net)                            1         0.00       0.00 r
  U_mux/bus_htrans[3] (i_ahb_DW_ahb_mux)                  0.00       0.00 r
  U_mux/bus_htrans[3] (net)                               0.00       0.00 r
  U_mux/U_t/a[3] (i_ahb_DW_ahb_bcm02_4_4_2)               0.00       0.00 r
  U_mux/U_t/a[3] (net)                                    0.00       0.00 r
  U_mux/U_t/U2/Z (GTECH_MUX2)                             0.00       0.00 r
  U_mux/U_t/mux[1] (net)                        2         0.00       0.00 r
  U_mux/U_t/mux[1] (i_ahb_DW_ahb_bcm02_4_4_2)             0.00       0.00 r
  U_mux/htrans[1] (net)                                   0.00       0.00 r
  U_mux/htrans[1] (i_ahb_DW_ahb_mux)                      0.00       0.00 r
  htrans[1] (net)                                         0.00       0.00 r
  htrans[1] (out)                                         0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="i_ahb_DW_ahb_7807"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : i_ahb_DW_ahb
Version: J-2014.09-SP5
Date   : Tue Dec  1 06:00:50 2015
****************************************

Operating Conditions: nom_pvt   Library: gtech
Wire Load Model Mode: top

<A NAME="i_ahb_DW_ahb_8006"></A>  Startpoint: hsize_m1[2]
              (input port)
  Endpoint: hsize[2] (output port)
  Path Group: (none)
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  hsize_m1[2] (in)                                        0.00       0.00 r
  hsize_m1[2] (net)                             1         0.00       0.00 r
  U_mux/bus_hsize[5] (i_ahb_DW_ahb_mux)                   0.00       0.00 r
  U_mux/bus_hsize[5] (net)                                0.00       0.00 r
  U_mux/U_s/a[5] (i_ahb_DW_ahb_bcm02_6_4_3_1)             0.00       0.00 r
  U_mux/U_s/a[5] (net)                                    0.00       0.00 r
  U_mux/U_s/U2/Z (GTECH_AO22)                             0.00       0.00 r
  U_mux/U_s/mux[2] (net)                        1         0.00       0.00 r
  U_mux/U_s/mux[2] (i_ahb_DW_ahb_bcm02_6_4_3_1)           0.00       0.00 r
  U_mux/hsize[2] (net)                                    0.00       0.00 r
  U_mux/hsize[2] (i_ahb_DW_ahb_mux)                       0.00       0.00 r
  hsize[2] (net)                                          0.00       0.00 r
  hsize[2] (out)                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="i_ahb_DW_ahb_9628"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : i_ahb_DW_ahb
Version: J-2014.09-SP5
Date   : Tue Dec  1 06:00:50 2015
****************************************

Operating Conditions: nom_pvt   Library: gtech
Wire Load Model Mode: top

<A NAME="i_ahb_DW_ahb_9827"></A>  Startpoint: hresp_s4[1]
              (input port)
  Endpoint: hresp[1] (output port)
  Path Group: (none)
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  hresp_s4[1] (in)                                        0.00       0.00 r
  hresp_s4[1] (net)                             1         0.00       0.00 r
  U_mux/bus_hresp[9] (i_ahb_DW_ahb_mux)                   0.00       0.00 r
  U_mux/bus_hresp[9] (net)                                0.00       0.00 r
  U_mux/U12/Z (GTECH_AOI222)                              0.00       0.00 f
  U_mux/n1 (net)                                1         0.00       0.00 f
  U_mux/U10/Z (GTECH_NAND2)                               0.00       0.00 r
  U_mux/hresp[1] (net)                          1         0.00       0.00 r
  U_mux/hresp[1] (i_ahb_DW_ahb_mux)                       0.00       0.00 r
  hresp[1] (net)                                          0.00       0.00 r
  hresp[1] (out)                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="i_ahb_DW_ahb_11297"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : i_ahb_DW_ahb
Version: J-2014.09-SP5
Date   : Tue Dec  1 06:00:50 2015
****************************************

Operating Conditions: nom_pvt   Library: gtech
Wire Load Model Mode: top

<A NAME="i_ahb_DW_ahb_11496"></A>  Startpoint: hresp_s3[1]
              (input port)
  Endpoint: hresp[1] (output port)
  Path Group: (none)
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  hresp_s3[1] (in)                                        0.00       0.00 r
  hresp_s3[1] (net)                             1         0.00       0.00 r
  U_mux/bus_hresp[7] (i_ahb_DW_ahb_mux)                   0.00       0.00 r
  U_mux/bus_hresp[7] (net)                                0.00       0.00 r
  U_mux/U12/Z (GTECH_AOI222)                              0.00       0.00 f
  U_mux/n1 (net)                                1         0.00       0.00 f
  U_mux/U10/Z (GTECH_NAND2)                               0.00       0.00 r
  U_mux/hresp[1] (net)                          1         0.00       0.00 r
  U_mux/hresp[1] (i_ahb_DW_ahb_mux)                       0.00       0.00 r
  hresp[1] (net)                                          0.00       0.00 r
  hresp[1] (out)                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="i_ahb_DW_ahb_12966"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : i_ahb_DW_ahb
Version: J-2014.09-SP5
Date   : Tue Dec  1 06:00:50 2015
****************************************

Operating Conditions: nom_pvt   Library: gtech
Wire Load Model Mode: top

<A NAME="i_ahb_DW_ahb_13165"></A>  Startpoint: hresp_s2[1]
              (input port)
  Endpoint: hresp[1] (output port)
  Path Group: (none)
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  hresp_s2[1] (in)                                        0.00       0.00 r
  hresp_s2[1] (net)                             1         0.00       0.00 r
  U_mux/bus_hresp[5] (i_ahb_DW_ahb_mux)                   0.00       0.00 r
  U_mux/bus_hresp[5] (net)                                0.00       0.00 r
  U_mux/U12/Z (GTECH_AOI222)                              0.00       0.00 f
  U_mux/n1 (net)                                1         0.00       0.00 f
  U_mux/U10/Z (GTECH_NAND2)                               0.00       0.00 r
  U_mux/hresp[1] (net)                          1         0.00       0.00 r
  U_mux/hresp[1] (i_ahb_DW_ahb_mux)                       0.00       0.00 r
  hresp[1] (net)                                          0.00       0.00 r
  hresp[1] (out)                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="i_ahb_DW_ahb_14635"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : i_ahb_DW_ahb
Version: J-2014.09-SP5
Date   : Tue Dec  1 06:00:50 2015
****************************************

Operating Conditions: nom_pvt   Library: gtech
Wire Load Model Mode: top

<A NAME="i_ahb_DW_ahb_14834"></A>  Startpoint: hresp_s1[1]
              (input port)
  Endpoint: hresp[1] (output port)
  Path Group: (none)
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  hresp_s1[1] (in)                                        0.00       0.00 r
  hresp_s1[1] (net)                             1         0.00       0.00 r
  U_mux/bus_hresp[3] (i_ahb_DW_ahb_mux)                   0.00       0.00 r
  U_mux/bus_hresp[3] (net)                                0.00       0.00 r
  U_mux/U11/Z (GTECH_AOI222)                              0.00       0.00 f
  U_mux/n2 (net)                                1         0.00       0.00 f
  U_mux/U10/Z (GTECH_NAND2)                               0.00       0.00 r
  U_mux/hresp[1] (net)                          1         0.00       0.00 r
  U_mux/hresp[1] (i_ahb_DW_ahb_mux)                       0.00       0.00 r
  hresp[1] (net)                                          0.00       0.00 r
  hresp[1] (out)                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="i_ahb_DW_ahb_16304"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : i_ahb_DW_ahb
Version: J-2014.09-SP5
Date   : Tue Dec  1 06:00:50 2015
****************************************

Operating Conditions: nom_pvt   Library: gtech
Wire Load Model Mode: top

<A NAME="i_ahb_DW_ahb_16506"></A>  Startpoint: hready_resp_s4
              (input port)
  Endpoint: U_dfltslv/hresp_none_reg_0_
            (rising edge-triggered flip-flop)
  Path Group: (none)
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  hready_resp_s4 (in)                                     0.00       0.00 r
  hready_resp_s4 (net)                          1         0.00       0.00 r
  U_mux/bus_hready[4] (i_ahb_DW_ahb_mux)                  0.00       0.00 r
  U_mux/bus_hready[4] (net)                               0.00       0.00 r
  U_mux/U18/Z (GTECH_AOI222)                              0.00       0.00 f
  U_mux/n10 (net)                               1         0.00       0.00 f
  U_mux/U16/Z (GTECH_NAND2)                               0.00       0.00 r
  U_mux/hready (net)                            8         0.00       0.00 r
  U_mux/hready (i_ahb_DW_ahb_mux)                         0.00       0.00 r
  hready (net)                                            0.00       0.00 r
  U_dfltslv/hready (i_ahb_DW_ahb_dfltslv)                 0.00       0.00 r
  U_dfltslv/hready (net)                                  0.00       0.00 r
  U_dfltslv/U7/Z (GTECH_AND3)                             0.00       0.00 r
  U_dfltslv/n1 (net)                            2         0.00       0.00 r
  U_dfltslv/U6/Z (GTECH_OR2)                              0.00       0.00 r
  U_dfltslv/N4 (net)                            1         0.00       0.00 r
  U_dfltslv/hresp_none_reg_0_/D (GTECH_FD2)               0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="i_ahb_DW_ahb_18483"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : i_ahb_DW_ahb
Version: J-2014.09-SP5
Date   : Tue Dec  1 06:00:50 2015
****************************************

Operating Conditions: nom_pvt   Library: gtech
Wire Load Model Mode: top

<A NAME="i_ahb_DW_ahb_18683"></A>  Startpoint: haddr_m1[13]
              (input port)
  Endpoint: hsel_s3 (output port)
  Path Group: (none)
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  haddr_m1[13] (in)                                       0.00       0.00 r
  haddr_m1[13] (net)                            1         0.00       0.00 r
  U_mux/bus_haddr[45] (i_ahb_DW_ahb_mux)                  0.00       0.00 r
  U_mux/bus_haddr[45] (net)                               0.00       0.00 r
  U_mux/U_a/a[45] (i_ahb_DW_ahb_bcm02_64_4_32_0)          0.00       0.00 r
  U_mux/U_a/a[45] (net)                                   0.00       0.00 r
  U_mux/U_a/U29/Z (GTECH_AO22)                            0.00       0.00 r
  U_mux/U_a/mux[13] (net)                       2         0.00       0.00 r
  U_mux/U_a/mux[13] (i_ahb_DW_ahb_bcm02_64_4_32_0)        0.00       0.00 r
  U_mux/haddr[13] (net)                                   0.00       0.00 r
  U_mux/haddr[13] (i_ahb_DW_ahb_mux)                      0.00       0.00 r
  haddr[13] (net)                                         0.00       0.00 r
  U_dcdr/haddr[13] (i_ahb_DW_ahb_dcdr_32_00000000_0000ffff_00010000_00011fff)     0.00     0.00 r
  U_dcdr/haddr[13] (net)                                  0.00       0.00 r
  U_dcdr/U9/Z (GTECH_OA21)                                0.00       0.00 r
  U_dcdr/n3 (net)                               3         0.00       0.00 r
  U_dcdr/U6/Z (GTECH_AND_NOT)                             0.00       0.00 r
  U_dcdr/hsel[3] (net)                          2         0.00       0.00 r
  U_dcdr/hsel[3] (i_ahb_DW_ahb_dcdr_32_00000000_0000ffff_00010000_00011fff)     0.00     0.00 r
  hsel_s3 (net)                                           0.00       0.00 r
  hsel_s3 (out)                                           0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="i_ahb_DW_ahb_20954"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : i_ahb_DW_ahb
Version: J-2014.09-SP5
Date   : Tue Dec  1 06:00:50 2015
****************************************

Operating Conditions: nom_pvt   Library: gtech
Wire Load Model Mode: top

<A NAME="i_ahb_DW_ahb_21156"></A>  Startpoint: hready_resp_s2
              (input port)
  Endpoint: U_dfltslv/hresp_none_reg_0_
            (rising edge-triggered flip-flop)
  Path Group: (none)
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  hready_resp_s2 (in)                                     0.00       0.00 r
  hready_resp_s2 (net)                          1         0.00       0.00 r
  U_mux/bus_hready[2] (i_ahb_DW_ahb_mux)                  0.00       0.00 r
  U_mux/bus_hready[2] (net)                               0.00       0.00 r
  U_mux/U18/Z (GTECH_AOI222)                              0.00       0.00 f
  U_mux/n10 (net)                               1         0.00       0.00 f
  U_mux/U16/Z (GTECH_NAND2)                               0.00       0.00 r
  U_mux/hready (net)                            8         0.00       0.00 r
  U_mux/hready (i_ahb_DW_ahb_mux)                         0.00       0.00 r
  hready (net)                                            0.00       0.00 r
  U_dfltslv/hready (i_ahb_DW_ahb_dfltslv)                 0.00       0.00 r
  U_dfltslv/hready (net)                                  0.00       0.00 r
  U_dfltslv/U7/Z (GTECH_AND3)                             0.00       0.00 r
  U_dfltslv/n1 (net)                            2         0.00       0.00 r
  U_dfltslv/U6/Z (GTECH_OR2)                              0.00       0.00 r
  U_dfltslv/N4 (net)                            1         0.00       0.00 r
  U_dfltslv/hresp_none_reg_0_/D (GTECH_FD2)               0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="i_ahb_DW_ahb_23133"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : i_ahb_DW_ahb
Version: J-2014.09-SP5
Date   : Tue Dec  1 06:00:50 2015
****************************************

Operating Conditions: nom_pvt   Library: gtech
Wire Load Model Mode: top

<A NAME="i_ahb_DW_ahb_23335"></A>  Startpoint: hready_resp_s1
              (input port)
  Endpoint: U_dfltslv/hresp_none_reg_0_
            (rising edge-triggered flip-flop)
  Path Group: (none)
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  hready_resp_s1 (in)                                     0.00       0.00 r
  hready_resp_s1 (net)                          1         0.00       0.00 r
  U_mux/bus_hready[1] (i_ahb_DW_ahb_mux)                  0.00       0.00 r
  U_mux/bus_hready[1] (net)                               0.00       0.00 r
  U_mux/U17/Z (GTECH_AOI222)                              0.00       0.00 f
  U_mux/n11 (net)                               1         0.00       0.00 f
  U_mux/U16/Z (GTECH_NAND2)                               0.00       0.00 r
  U_mux/hready (net)                            8         0.00       0.00 r
  U_mux/hready (i_ahb_DW_ahb_mux)                         0.00       0.00 r
  hready (net)                                            0.00       0.00 r
  U_dfltslv/hready (i_ahb_DW_ahb_dfltslv)                 0.00       0.00 r
  U_dfltslv/hready (net)                                  0.00       0.00 r
  U_dfltslv/U7/Z (GTECH_AND3)                             0.00       0.00 r
  U_dfltslv/n1 (net)                            2         0.00       0.00 r
  U_dfltslv/U6/Z (GTECH_OR2)                              0.00       0.00 r
  U_dfltslv/N4 (net)                            1         0.00       0.00 r
  U_dfltslv/hresp_none_reg_0_/D (GTECH_FD2)               0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="i_ahb_DW_ahb_25312"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : i_ahb_DW_ahb
Version: J-2014.09-SP5
Date   : Tue Dec  1 06:00:50 2015
****************************************

Operating Conditions: nom_pvt   Library: gtech
Wire Load Model Mode: top

<A NAME="i_ahb_DW_ahb_25513"></A>  Startpoint: hrdata_s4[31]
              (input port)
  Endpoint: hrdata[31] (output port)
  Path Group: (none)
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  hrdata_s4[31] (in)                                      0.00       0.00 r
  hrdata_s4[31] (net)                           1         0.00       0.00 r
  U_mux/bus_hrdata[159] (i_ahb_DW_ahb_mux)                0.00       0.00 r
  U_mux/bus_hrdata[159] (net)                             0.00       0.00 r
  U_mux/U42/Z (GTECH_AOI222)                              0.00       0.00 f
  U_mux/n26 (net)                               1         0.00       0.00 f
  U_mux/U40/Z (GTECH_NAND2)                               0.00       0.00 r
  U_mux/hrdata[31] (net)                        1         0.00       0.00 r
  U_mux/hrdata[31] (i_ahb_DW_ahb_mux)                     0.00       0.00 r
  hrdata[31] (net)                                        0.00       0.00 r
  hrdata[31] (out)                                        0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="i_ahb_DW_ahb_26985"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : i_ahb_DW_ahb
Version: J-2014.09-SP5
Date   : Tue Dec  1 06:00:50 2015
****************************************

Operating Conditions: nom_pvt   Library: gtech
Wire Load Model Mode: top

<A NAME="i_ahb_DW_ahb_27186"></A>  Startpoint: hrdata_s3[31]
              (input port)
  Endpoint: hrdata[31] (output port)
  Path Group: (none)
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  hrdata_s3[31] (in)                                      0.00       0.00 r
  hrdata_s3[31] (net)                           1         0.00       0.00 r
  U_mux/bus_hrdata[127] (i_ahb_DW_ahb_mux)                0.00       0.00 r
  U_mux/bus_hrdata[127] (net)                             0.00       0.00 r
  U_mux/U42/Z (GTECH_AOI222)                              0.00       0.00 f
  U_mux/n26 (net)                               1         0.00       0.00 f
  U_mux/U40/Z (GTECH_NAND2)                               0.00       0.00 r
  U_mux/hrdata[31] (net)                        1         0.00       0.00 r
  U_mux/hrdata[31] (i_ahb_DW_ahb_mux)                     0.00       0.00 r
  hrdata[31] (net)                                        0.00       0.00 r
  hrdata[31] (out)                                        0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="i_ahb_DW_ahb_28658"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : i_ahb_DW_ahb
Version: J-2014.09-SP5
Date   : Tue Dec  1 06:00:50 2015
****************************************

Operating Conditions: nom_pvt   Library: gtech
Wire Load Model Mode: top

<A NAME="i_ahb_DW_ahb_28859"></A>  Startpoint: hrdata_s2[31]
              (input port)
  Endpoint: hrdata[31] (output port)
  Path Group: (none)
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  hrdata_s2[31] (in)                                      0.00       0.00 r
  hrdata_s2[31] (net)                           1         0.00       0.00 r
  U_mux/bus_hrdata[95] (i_ahb_DW_ahb_mux)                 0.00       0.00 r
  U_mux/bus_hrdata[95] (net)                              0.00       0.00 r
  U_mux/U42/Z (GTECH_AOI222)                              0.00       0.00 f
  U_mux/n26 (net)                               1         0.00       0.00 f
  U_mux/U40/Z (GTECH_NAND2)                               0.00       0.00 r
  U_mux/hrdata[31] (net)                        1         0.00       0.00 r
  U_mux/hrdata[31] (i_ahb_DW_ahb_mux)                     0.00       0.00 r
  hrdata[31] (net)                                        0.00       0.00 r
  hrdata[31] (out)                                        0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="i_ahb_DW_ahb_30331"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : i_ahb_DW_ahb
Version: J-2014.09-SP5
Date   : Tue Dec  1 06:00:50 2015
****************************************

Operating Conditions: nom_pvt   Library: gtech
Wire Load Model Mode: top

<A NAME="i_ahb_DW_ahb_30532"></A>  Startpoint: hrdata_s1[31]
              (input port)
  Endpoint: hrdata[31] (output port)
  Path Group: (none)
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  hrdata_s1[31] (in)                                      0.00       0.00 r
  hrdata_s1[31] (net)                           1         0.00       0.00 r
  U_mux/bus_hrdata[63] (i_ahb_DW_ahb_mux)                 0.00       0.00 r
  U_mux/bus_hrdata[63] (net)                              0.00       0.00 r
  U_mux/U41/Z (GTECH_AOI222)                              0.00       0.00 f
  U_mux/n27 (net)                               1         0.00       0.00 f
  U_mux/U40/Z (GTECH_NAND2)                               0.00       0.00 r
  U_mux/hrdata[31] (net)                        1         0.00       0.00 r
  U_mux/hrdata[31] (i_ahb_DW_ahb_mux)                     0.00       0.00 r
  hrdata[31] (net)                                        0.00       0.00 r
  hrdata[31] (out)                                        0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="i_ahb_DW_ahb_32004"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : i_ahb_DW_ahb
Version: J-2014.09-SP5
Date   : Tue Dec  1 06:00:50 2015
****************************************

Operating Conditions: nom_pvt   Library: gtech
Wire Load Model Mode: top

<A NAME="i_ahb_DW_ahb_32203"></A>  Startpoint: hprot_m1[3]
              (input port)
  Endpoint: hprot[3] (output port)
  Path Group: (none)
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  hprot_m1[3] (in)                                        0.00       0.00 r
  hprot_m1[3] (net)                             1         0.00       0.00 r
  U_mux/bus_hprot[7] (i_ahb_DW_ahb_mux)                   0.00       0.00 r
  U_mux/bus_hprot[7] (net)                                0.00       0.00 r
  U_mux/U_p/a[7] (i_ahb_DW_ahb_bcm02_8_4_4)               0.00       0.00 r
  U_mux/U_p/a[7] (net)                                    0.00       0.00 r
  U_mux/U_p/U2/Z (GTECH_AO22)                             0.00       0.00 r
  U_mux/U_p/mux[3] (net)                        1         0.00       0.00 r
  U_mux/U_p/mux[3] (i_ahb_DW_ahb_bcm02_8_4_4)             0.00       0.00 r
  U_mux/hprot[3] (net)                                    0.00       0.00 r
  U_mux/hprot[3] (i_ahb_DW_ahb_mux)                       0.00       0.00 r
  hprot[3] (net)                                          0.00       0.00 r
  hprot[3] (out)                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="i_ahb_DW_ahb_33825"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : i_ahb_DW_ahb
Version: J-2014.09-SP5
Date   : Tue Dec  1 06:00:50 2015
****************************************

Operating Conditions: nom_pvt   Library: gtech
Wire Load Model Mode: top

<A NAME="i_ahb_DW_ahb_34034"></A>  Startpoint: hlock_m1 (input port)
  Endpoint: U_arblite/hmastlock_reg
            (rising edge-triggered flip-flop)
  Path Group: (none)
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  hlock_m1 (in)                                           0.00       0.00 r
  hlock_m1 (net)                                1         0.00       0.00 r
  U_arblite/hlock_m1 (i_ahb_DW_ahb_arblite)               0.00       0.00 r
  U_arblite/hlock_m1 (net)                                0.00       0.00 r
  U_arblite/U5/Z (GTECH_MUX2)                             0.00       0.00 r
  U_arblite/n2 (net)                            1         0.00       0.00 r
  U_arblite/hmastlock_reg/D (GTECH_FD2)                   0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="i_ahb_DW_ahb_35220"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : i_ahb_DW_ahb
Version: J-2014.09-SP5
Date   : Tue Dec  1 06:00:50 2015
****************************************

Operating Conditions: nom_pvt   Library: gtech
Wire Load Model Mode: top

<A NAME="i_ahb_DW_ahb_35420"></A>  Startpoint: hburst_m1[2]
              (input port)
  Endpoint: hburst[2] (output port)
  Path Group: (none)
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  hburst_m1[2] (in)                                       0.00       0.00 r
  hburst_m1[2] (net)                            1         0.00       0.00 r
  U_mux/bus_hburst[5] (i_ahb_DW_ahb_mux)                  0.00       0.00 r
  U_mux/bus_hburst[5] (net)                               0.00       0.00 r
  U_mux/U_b/a[5] (i_ahb_DW_ahb_bcm02_6_4_3_0)             0.00       0.00 r
  U_mux/U_b/a[5] (net)                                    0.00       0.00 r
  U_mux/U_b/U2/Z (GTECH_AO22)                             0.00       0.00 r
  U_mux/U_b/mux[2] (net)                        1         0.00       0.00 r
  U_mux/U_b/mux[2] (i_ahb_DW_ahb_bcm02_6_4_3_0)           0.00       0.00 r
  U_mux/hburst[2] (net)                                   0.00       0.00 r
  U_mux/hburst[2] (i_ahb_DW_ahb_mux)                      0.00       0.00 r
  hburst[2] (net)                                         0.00       0.00 r
  hburst[2] (out)                                         0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

RPT_INFO:Output Ports  
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="i_ahb_DW_ahb_37067"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : i_ahb_DW_ahb
Version: J-2014.09-SP5
Date   : Tue Dec  1 06:00:50 2015
****************************************

Operating Conditions: nom_pvt   Library: gtech
Wire Load Model Mode: top

<A NAME="i_ahb_DW_ahb_37277"></A>  Startpoint: U_mux/hsel_prev_reg_4_
              (rising edge-triggered flip-flop)
  Endpoint: hresp[1] (output port)
  Path Group: (none)
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_mux/hsel_prev_reg_4_/CP (GTECH_FD2)                   0.00       0.00 r
  U_mux/hsel_prev_reg_4_/Q (GTECH_FD2)                    0.00       0.00 r
  U_mux/n82 (net)                              39         0.00       0.00 r
  U_mux/U12/Z (GTECH_AOI222)                              0.00       0.00 f
  U_mux/n1 (net)                                1         0.00       0.00 f
  U_mux/U10/Z (GTECH_NAND2)                               0.00       0.00 r
  U_mux/hresp[1] (net)                          1         0.00       0.00 r
  U_mux/hresp[1] (i_ahb_DW_ahb_mux)                       0.00       0.00 r
  hresp[1] (net)                                          0.00       0.00 r
  hresp[1] (out)                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="i_ahb_DW_ahb_38616"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : i_ahb_DW_ahb
Version: J-2014.09-SP5
Date   : Tue Dec  1 06:00:50 2015
****************************************

Operating Conditions: nom_pvt   Library: gtech
Wire Load Model Mode: top

<A NAME="i_ahb_DW_ahb_38826"></A>  Startpoint: hwrite_m1 (input port)
  Endpoint: hwrite (output port)
  Path Group: (none)
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  hwrite_m1 (in)                                          0.00       0.00 r
  hwrite_m1 (net)                               1         0.00       0.00 r
  U_mux/bus_hwrite[1] (i_ahb_DW_ahb_mux)                  0.00       0.00 r
  U_mux/bus_hwrite[1] (net)                               0.00       0.00 r
  U_mux/U_hw/a[1] (i_ahb_DW_ahb_bcm02_2_4_1)              0.00       0.00 r
  U_mux/U_hw/a[1] (net)                                   0.00       0.00 r
  U_mux/U_hw/U2/Z (GTECH_MUX2)                            0.00       0.00 r
  U_mux/U_hw/mux[0] (net)                       1         0.00       0.00 r
  U_mux/U_hw/mux[0] (i_ahb_DW_ahb_bcm02_2_4_1)            0.00       0.00 r
  U_mux/hwrite (net)                                      0.00       0.00 r
  U_mux/hwrite (i_ahb_DW_ahb_mux)                         0.00       0.00 r
  hwrite (net)                                            0.00       0.00 r
  hwrite (out)                                            0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="i_ahb_DW_ahb_40419"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : i_ahb_DW_ahb
Version: J-2014.09-SP5
Date   : Tue Dec  1 06:00:50 2015
****************************************

Operating Conditions: nom_pvt   Library: gtech
Wire Load Model Mode: top

<A NAME="i_ahb_DW_ahb_40620"></A>  Startpoint: hwdata_m1[31]
              (input port)
  Endpoint: hwdata[31] (output port)
  Path Group: (none)
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  hwdata_m1[31] (in)                                      0.00       0.00 r
  hwdata_m1[31] (net)                           1         0.00       0.00 r
  U_mux/bus_hwdata[63] (i_ahb_DW_ahb_mux)                 0.00       0.00 r
  U_mux/bus_hwdata[63] (net)                              0.00       0.00 r
  U_mux/U_dm/a[63] (i_ahb_DW_ahb_bcm02_64_4_32_1)         0.00       0.00 r
  U_mux/U_dm/a[63] (net)                                  0.00       0.00 r
  U_mux/U_dm/U9/Z (GTECH_AO22)                            0.00       0.00 r
  U_mux/U_dm/mux[31] (net)                      1         0.00       0.00 r
  U_mux/U_dm/mux[31] (i_ahb_DW_ahb_bcm02_64_4_32_1)       0.00       0.00 r
  U_mux/hwdata[31] (net)                                  0.00       0.00 r
  U_mux/hwdata[31] (i_ahb_DW_ahb_mux)                     0.00       0.00 r
  hwdata[31] (net)                                        0.00       0.00 r
  hwdata[31] (out)                                        0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="i_ahb_DW_ahb_42244"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : i_ahb_DW_ahb
Version: J-2014.09-SP5
Date   : Tue Dec  1 06:00:50 2015
****************************************

Operating Conditions: nom_pvt   Library: gtech
Wire Load Model Mode: top

<A NAME="i_ahb_DW_ahb_42444"></A>  Startpoint: htrans_m1[1]
              (input port)
  Endpoint: htrans[1] (output port)
  Path Group: (none)
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  htrans_m1[1] (in)                                       0.00       0.00 r
  htrans_m1[1] (net)                            1         0.00       0.00 r
  U_mux/bus_htrans[3] (i_ahb_DW_ahb_mux)                  0.00       0.00 r
  U_mux/bus_htrans[3] (net)                               0.00       0.00 r
  U_mux/U_t/a[3] (i_ahb_DW_ahb_bcm02_4_4_2)               0.00       0.00 r
  U_mux/U_t/a[3] (net)                                    0.00       0.00 r
  U_mux/U_t/U2/Z (GTECH_MUX2)                             0.00       0.00 r
  U_mux/U_t/mux[1] (net)                        2         0.00       0.00 r
  U_mux/U_t/mux[1] (i_ahb_DW_ahb_bcm02_4_4_2)             0.00       0.00 r
  U_mux/htrans[1] (net)                                   0.00       0.00 r
  U_mux/htrans[1] (i_ahb_DW_ahb_mux)                      0.00       0.00 r
  htrans[1] (net)                                         0.00       0.00 r
  htrans[1] (out)                                         0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="i_ahb_DW_ahb_44067"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : i_ahb_DW_ahb
Version: J-2014.09-SP5
Date   : Tue Dec  1 06:00:50 2015
****************************************

Operating Conditions: nom_pvt   Library: gtech
Wire Load Model Mode: top

<A NAME="i_ahb_DW_ahb_44266"></A>  Startpoint: hsize_m1[2]
              (input port)
  Endpoint: hsize[2] (output port)
  Path Group: (none)
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  hsize_m1[2] (in)                                        0.00       0.00 r
  hsize_m1[2] (net)                             1         0.00       0.00 r
  U_mux/bus_hsize[5] (i_ahb_DW_ahb_mux)                   0.00       0.00 r
  U_mux/bus_hsize[5] (net)                                0.00       0.00 r
  U_mux/U_s/a[5] (i_ahb_DW_ahb_bcm02_6_4_3_1)             0.00       0.00 r
  U_mux/U_s/a[5] (net)                                    0.00       0.00 r
  U_mux/U_s/U2/Z (GTECH_AO22)                             0.00       0.00 r
  U_mux/U_s/mux[2] (net)                        1         0.00       0.00 r
  U_mux/U_s/mux[2] (i_ahb_DW_ahb_bcm02_6_4_3_1)           0.00       0.00 r
  U_mux/hsize[2] (net)                                    0.00       0.00 r
  U_mux/hsize[2] (i_ahb_DW_ahb_mux)                       0.00       0.00 r
  hsize[2] (net)                                          0.00       0.00 r
  hsize[2] (out)                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="i_ahb_DW_ahb_45888"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : i_ahb_DW_ahb
Version: J-2014.09-SP5
Date   : Tue Dec  1 06:00:50 2015
****************************************

Operating Conditions: nom_pvt   Library: gtech
Wire Load Model Mode: top

<A NAME="i_ahb_DW_ahb_46088"></A>  Startpoint: haddr_m1[15]
              (input port)
  Endpoint: hsel_s4 (output port)
  Path Group: (none)
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  haddr_m1[15] (in)                                       0.00       0.00 f
  haddr_m1[15] (net)                            1         0.00       0.00 f
  U_mux/bus_haddr[47] (i_ahb_DW_ahb_mux)                  0.00       0.00 f
  U_mux/bus_haddr[47] (net)                               0.00       0.00 f
  U_mux/U_a/a[47] (i_ahb_DW_ahb_bcm02_64_4_32_0)          0.00       0.00 f
  U_mux/U_a/a[47] (net)                                   0.00       0.00 f
  U_mux/U_a/U27/Z (GTECH_AO22)                            0.00       0.00 f
  U_mux/U_a/mux[15] (net)                       2         0.00       0.00 f
  U_mux/U_a/mux[15] (i_ahb_DW_ahb_bcm02_64_4_32_0)        0.00       0.00 f
  U_mux/haddr[15] (net)                                   0.00       0.00 f
  U_mux/haddr[15] (i_ahb_DW_ahb_mux)                      0.00       0.00 f
  haddr[15] (net)                                         0.00       0.00 f
  U_dcdr/haddr[15] (i_ahb_DW_ahb_dcdr_32_00000000_0000ffff_00010000_00011fff)     0.00     0.00 f
  U_dcdr/haddr[15] (net)                                  0.00       0.00 f
  U_dcdr/U10/Z (GTECH_OR3)                                0.00       0.00 f
  U_dcdr/n2 (net)                               3         0.00       0.00 f
  U_dcdr/U5/Z (GTECH_AND_NOT)                             0.00       0.00 r
  U_dcdr/hsel[4] (net)                          3         0.00       0.00 r
  U_dcdr/hsel[4] (i_ahb_DW_ahb_dcdr_32_00000000_0000ffff_00010000_00011fff)     0.00     0.00 r
  hsel_s4 (net)                                           0.00       0.00 r
  hsel_s4 (out)                                           0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="i_ahb_DW_ahb_48359"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : i_ahb_DW_ahb
Version: J-2014.09-SP5
Date   : Tue Dec  1 06:00:50 2015
****************************************

Operating Conditions: nom_pvt   Library: gtech
Wire Load Model Mode: top

<A NAME="i_ahb_DW_ahb_48559"></A>  Startpoint: haddr_m1[13]
              (input port)
  Endpoint: hsel_s3 (output port)
  Path Group: (none)
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  haddr_m1[13] (in)                                       0.00       0.00 r
  haddr_m1[13] (net)                            1         0.00       0.00 r
  U_mux/bus_haddr[45] (i_ahb_DW_ahb_mux)                  0.00       0.00 r
  U_mux/bus_haddr[45] (net)                               0.00       0.00 r
  U_mux/U_a/a[45] (i_ahb_DW_ahb_bcm02_64_4_32_0)          0.00       0.00 r
  U_mux/U_a/a[45] (net)                                   0.00       0.00 r
  U_mux/U_a/U29/Z (GTECH_AO22)                            0.00       0.00 r
  U_mux/U_a/mux[13] (net)                       2         0.00       0.00 r
  U_mux/U_a/mux[13] (i_ahb_DW_ahb_bcm02_64_4_32_0)        0.00       0.00 r
  U_mux/haddr[13] (net)                                   0.00       0.00 r
  U_mux/haddr[13] (i_ahb_DW_ahb_mux)                      0.00       0.00 r
  haddr[13] (net)                                         0.00       0.00 r
  U_dcdr/haddr[13] (i_ahb_DW_ahb_dcdr_32_00000000_0000ffff_00010000_00011fff)     0.00     0.00 r
  U_dcdr/haddr[13] (net)                                  0.00       0.00 r
  U_dcdr/U9/Z (GTECH_OA21)                                0.00       0.00 r
  U_dcdr/n3 (net)                               3         0.00       0.00 r
  U_dcdr/U6/Z (GTECH_AND_NOT)                             0.00       0.00 r
  U_dcdr/hsel[3] (net)                          2         0.00       0.00 r
  U_dcdr/hsel[3] (i_ahb_DW_ahb_dcdr_32_00000000_0000ffff_00010000_00011fff)     0.00     0.00 r
  hsel_s3 (net)                                           0.00       0.00 r
  hsel_s3 (out)                                           0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="i_ahb_DW_ahb_50830"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : i_ahb_DW_ahb
Version: J-2014.09-SP5
Date   : Tue Dec  1 06:00:50 2015
****************************************

Operating Conditions: nom_pvt   Library: gtech
Wire Load Model Mode: top

<A NAME="i_ahb_DW_ahb_51030"></A>  Startpoint: haddr_m1[16]
              (input port)
  Endpoint: hsel_s2 (output port)
  Path Group: (none)
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  haddr_m1[16] (in)                                       0.00       0.00 r
  haddr_m1[16] (net)                            1         0.00       0.00 r
  U_mux/bus_haddr[48] (i_ahb_DW_ahb_mux)                  0.00       0.00 r
  U_mux/bus_haddr[48] (net)                               0.00       0.00 r
  U_mux/U_a/a[48] (i_ahb_DW_ahb_bcm02_64_4_32_0)          0.00       0.00 r
  U_mux/U_a/a[48] (net)                                   0.00       0.00 r
  U_mux/U_a/U26/Z (GTECH_AO22)                            0.00       0.00 r
  U_mux/U_a/mux[16] (net)                       2         0.00       0.00 r
  U_mux/U_a/mux[16] (i_ahb_DW_ahb_bcm02_64_4_32_0)        0.00       0.00 r
  U_mux/haddr[16] (net)                                   0.00       0.00 r
  U_mux/haddr[16] (i_ahb_DW_ahb_mux)                      0.00       0.00 r
  haddr[16] (net)                                         0.00       0.00 r
  U_dcdr/haddr[16] (i_ahb_DW_ahb_dcdr_32_00000000_0000ffff_00010000_00011fff)     0.00     0.00 r
  U_dcdr/haddr[16] (net)                                  0.00       0.00 r
  U_dcdr/U12/Z (GTECH_NOR2)                               0.00       0.00 f
  U_dcdr/hsel[1] (net)                          3         0.00       0.00 f
  U_dcdr/U11/Z (GTECH_NOT)                                0.00       0.00 r
  U_dcdr/n4 (net)                               2         0.00       0.00 r
  U_dcdr/U8/Z (GTECH_AND_NOT)                             0.00       0.00 r
  U_dcdr/hsel[2] (net)                          2         0.00       0.00 r
  U_dcdr/hsel[2] (i_ahb_DW_ahb_dcdr_32_00000000_0000ffff_00010000_00011fff)     0.00     0.00 r
  hsel_s2 (net)                                           0.00       0.00 r
  hsel_s2 (out)                                           0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="i_ahb_DW_ahb_53453"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : i_ahb_DW_ahb
Version: J-2014.09-SP5
Date   : Tue Dec  1 06:00:50 2015
****************************************

Operating Conditions: nom_pvt   Library: gtech
Wire Load Model Mode: top

<A NAME="i_ahb_DW_ahb_53653"></A>  Startpoint: haddr_m1[16]
              (input port)
  Endpoint: hsel_s1 (output port)
  Path Group: (none)
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  haddr_m1[16] (in)                                       0.00       0.00 f
  haddr_m1[16] (net)                            1         0.00       0.00 f
  U_mux/bus_haddr[48] (i_ahb_DW_ahb_mux)                  0.00       0.00 f
  U_mux/bus_haddr[48] (net)                               0.00       0.00 f
  U_mux/U_a/a[48] (i_ahb_DW_ahb_bcm02_64_4_32_0)          0.00       0.00 f
  U_mux/U_a/a[48] (net)                                   0.00       0.00 f
  U_mux/U_a/U26/Z (GTECH_AO22)                            0.00       0.00 f
  U_mux/U_a/mux[16] (net)                       2         0.00       0.00 f
  U_mux/U_a/mux[16] (i_ahb_DW_ahb_bcm02_64_4_32_0)        0.00       0.00 f
  U_mux/haddr[16] (net)                                   0.00       0.00 f
  U_mux/haddr[16] (i_ahb_DW_ahb_mux)                      0.00       0.00 f
  haddr[16] (net)                                         0.00       0.00 f
  U_dcdr/haddr[16] (i_ahb_DW_ahb_dcdr_32_00000000_0000ffff_00010000_00011fff)     0.00     0.00 f
  U_dcdr/haddr[16] (net)                                  0.00       0.00 f
  U_dcdr/U12/Z (GTECH_NOR2)                               0.00       0.00 r
  U_dcdr/hsel[1] (net)                          3         0.00       0.00 r
  U_dcdr/hsel[1] (i_ahb_DW_ahb_dcdr_32_00000000_0000ffff_00010000_00011fff)     0.00     0.00 r
  hsel_s1 (net)                                           0.00       0.00 r
  hsel_s1 (out)                                           0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="i_ahb_DW_ahb_55772"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : i_ahb_DW_ahb
Version: J-2014.09-SP5
Date   : Tue Dec  1 06:00:50 2015
****************************************

Operating Conditions: nom_pvt   Library: gtech
Wire Load Model Mode: top

<A NAME="i_ahb_DW_ahb_55972"></A>  Startpoint: haddr_m1[31]
              (input port)
  Endpoint: haddr[31] (output port)
  Path Group: (none)
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  haddr_m1[31] (in)                                       0.00       0.00 r
  haddr_m1[31] (net)                            1         0.00       0.00 r
  U_mux/bus_haddr[63] (i_ahb_DW_ahb_mux)                  0.00       0.00 r
  U_mux/bus_haddr[63] (net)                               0.00       0.00 r
  U_mux/U_a/a[63] (i_ahb_DW_ahb_bcm02_64_4_32_0)          0.00       0.00 r
  U_mux/U_a/a[63] (net)                                   0.00       0.00 r
  U_mux/U_a/U9/Z (GTECH_AO22)                             0.00       0.00 r
  U_mux/U_a/mux[31] (net)                       2         0.00       0.00 r
  U_mux/U_a/mux[31] (i_ahb_DW_ahb_bcm02_64_4_32_0)        0.00       0.00 r
  U_mux/haddr[31] (net)                                   0.00       0.00 r
  U_mux/haddr[31] (i_ahb_DW_ahb_mux)                      0.00       0.00 r
  haddr[31] (net)                                         0.00       0.00 r
  haddr[31] (out)                                         0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="i_ahb_DW_ahb_57595"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : i_ahb_DW_ahb
Version: J-2014.09-SP5
Date   : Tue Dec  1 06:00:50 2015
****************************************

Operating Conditions: nom_pvt   Library: gtech
Wire Load Model Mode: top

<A NAME="i_ahb_DW_ahb_57805"></A>  Startpoint: U_mux/hsel_prev_reg_4_
              (rising edge-triggered flip-flop)
  Endpoint: hready (output port)
  Path Group: (none)
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_mux/hsel_prev_reg_4_/CP (GTECH_FD2)                   0.00       0.00 r
  U_mux/hsel_prev_reg_4_/Q (GTECH_FD2)                    0.00       0.00 r
  U_mux/n82 (net)                              39         0.00       0.00 r
  U_mux/U18/Z (GTECH_AOI222)                              0.00       0.00 f
  U_mux/n10 (net)                               1         0.00       0.00 f
  U_mux/U16/Z (GTECH_NAND2)                               0.00       0.00 r
  U_mux/hready (net)                            8         0.00       0.00 r
  U_mux/hready (i_ahb_DW_ahb_mux)                         0.00       0.00 r
  hready (net)                                            0.00       0.00 r
  hready (out)                                            0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="i_ahb_DW_ahb_59142"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : i_ahb_DW_ahb
Version: J-2014.09-SP5
Date   : Tue Dec  1 06:00:50 2015
****************************************

Operating Conditions: nom_pvt   Library: gtech
Wire Load Model Mode: top

<A NAME="i_ahb_DW_ahb_59352"></A>  Startpoint: U_mux/hsel_prev_reg_4_
              (rising edge-triggered flip-flop)
  Endpoint: hrdata[31] (output port)
  Path Group: (none)
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_mux/hsel_prev_reg_4_/CP (GTECH_FD2)                   0.00       0.00 r
  U_mux/hsel_prev_reg_4_/Q (GTECH_FD2)                    0.00       0.00 r
  U_mux/n82 (net)                              39         0.00       0.00 r
  U_mux/U42/Z (GTECH_AOI222)                              0.00       0.00 f
  U_mux/n26 (net)                               1         0.00       0.00 f
  U_mux/U40/Z (GTECH_NAND2)                               0.00       0.00 r
  U_mux/hrdata[31] (net)                        1         0.00       0.00 r
  U_mux/hrdata[31] (i_ahb_DW_ahb_mux)                     0.00       0.00 r
  hrdata[31] (net)                                        0.00       0.00 r
  hrdata[31] (out)                                        0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="i_ahb_DW_ahb_60693"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : i_ahb_DW_ahb
Version: J-2014.09-SP5
Date   : Tue Dec  1 06:00:50 2015
****************************************

Operating Conditions: nom_pvt   Library: gtech
Wire Load Model Mode: top

<A NAME="i_ahb_DW_ahb_60892"></A>  Startpoint: hprot_m1[3]
              (input port)
  Endpoint: hprot[3] (output port)
  Path Group: (none)
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  hprot_m1[3] (in)                                        0.00       0.00 r
  hprot_m1[3] (net)                             1         0.00       0.00 r
  U_mux/bus_hprot[7] (i_ahb_DW_ahb_mux)                   0.00       0.00 r
  U_mux/bus_hprot[7] (net)                                0.00       0.00 r
  U_mux/U_p/a[7] (i_ahb_DW_ahb_bcm02_8_4_4)               0.00       0.00 r
  U_mux/U_p/a[7] (net)                                    0.00       0.00 r
  U_mux/U_p/U2/Z (GTECH_AO22)                             0.00       0.00 r
  U_mux/U_p/mux[3] (net)                        1         0.00       0.00 r
  U_mux/U_p/mux[3] (i_ahb_DW_ahb_bcm02_8_4_4)             0.00       0.00 r
  U_mux/hprot[3] (net)                                    0.00       0.00 r
  U_mux/hprot[3] (i_ahb_DW_ahb_mux)                       0.00       0.00 r
  hprot[3] (net)                                          0.00       0.00 r
  hprot[3] (out)                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="i_ahb_DW_ahb_62514"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : i_ahb_DW_ahb
Version: J-2014.09-SP5
Date   : Tue Dec  1 06:00:50 2015
****************************************

Operating Conditions: nom_pvt   Library: gtech
Wire Load Model Mode: top

<A NAME="i_ahb_DW_ahb_62725"></A>  Startpoint: U_arblite/hmastlock_reg
              (rising edge-triggered flip-flop)
  Endpoint: hmastlock (output port)
  Path Group: (none)
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  U_arblite/hmastlock_reg/CP (GTECH_FD2)                  0.00       0.00 r
  U_arblite/hmastlock_reg/Q (GTECH_FD2)                   0.00       0.00 r
  U_arblite/hmastlock (net)                     2         0.00       0.00 r
  U_arblite/hmastlock (i_ahb_DW_ahb_arblite)              0.00       0.00 r
  hmastlock (net)                                         0.00       0.00 r
  hmastlock (out)                                         0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="i_ahb_DW_ahb_63761"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : i_ahb_DW_ahb
Version: J-2014.09-SP5
Date   : Tue Dec  1 06:00:50 2015
****************************************

Operating Conditions: nom_pvt   Library: gtech
Wire Load Model Mode: top
No paths.

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="i_ahb_DW_ahb_64098"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : i_ahb_DW_ahb
Version: J-2014.09-SP5
Date   : Tue Dec  1 06:00:50 2015
****************************************

Operating Conditions: nom_pvt   Library: gtech
Wire Load Model Mode: top
No paths.

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="i_ahb_DW_ahb_64435"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : i_ahb_DW_ahb
Version: J-2014.09-SP5
Date   : Tue Dec  1 06:00:50 2015
****************************************

Operating Conditions: nom_pvt   Library: gtech
Wire Load Model Mode: top

<A NAME="i_ahb_DW_ahb_64635"></A>  Startpoint: hburst_m1[2]
              (input port)
  Endpoint: hburst[2] (output port)
  Path Group: (none)
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  hburst_m1[2] (in)                                       0.00       0.00 r
  hburst_m1[2] (net)                            1         0.00       0.00 r
  U_mux/bus_hburst[5] (i_ahb_DW_ahb_mux)                  0.00       0.00 r
  U_mux/bus_hburst[5] (net)                               0.00       0.00 r
  U_mux/U_b/a[5] (i_ahb_DW_ahb_bcm02_6_4_3_0)             0.00       0.00 r
  U_mux/U_b/a[5] (net)                                    0.00       0.00 r
  U_mux/U_b/U2/Z (GTECH_AO22)                             0.00       0.00 r
  U_mux/U_b/mux[2] (net)                        1         0.00       0.00 r
  U_mux/U_b/mux[2] (i_ahb_DW_ahb_bcm02_6_4_3_0)           0.00       0.00 r
  U_mux/hburst[2] (net)                                   0.00       0.00 r
  U_mux/hburst[2] (i_ahb_DW_ahb_mux)                      0.00       0.00 r
  hburst[2] (net)                                         0.00       0.00 r
  hburst[2] (out)                                         0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------

1
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV>
</PRE>
<div align=right><A HREF="index.html">Report Summary Page</A></div>
    <table COLS=2 WIDTH="100%">
      <tr>
         <td><IMG SRC="synopsys_logo.gif" ALT="Synopsys"></td>
         <td><div align=right></div></td>
      </tr>
    </table>
</BODY>
</HTML>
