Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov  1 17:25:07 2021
| Host         : LAPTOP-DN1KV4GI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NEXYS4_DDR_timing_summary_routed.rpt -pb NEXYS4_DDR_timing_summary_routed.pb -rpx NEXYS4_DDR_timing_summary_routed.rpx -warn_on_violation
| Design       : NEXYS4_DDR
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 2402 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.380      -20.673                    139                 6787        0.051        0.000                      0                 6787        2.833        0.000                       0                  2408  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK100MHZ             {0.000 5.000}        10.000          100.000         
  clk_out1_sys_clk    {0.000 3.333}        6.667           150.000         
  clkfbout_sys_clk    {0.000 10.000}       20.000          50.000          
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_sys_clk_1  {0.000 3.333}        6.667           150.000         
  clkfbout_sys_clk_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_sys_clk         -0.380      -20.673                    139                 6713        0.131        0.000                      0                 6713        2.833        0.000                       0                  2404  
  clkfbout_sys_clk                                                                                                                                                     18.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_sys_clk_1       -0.379      -20.499                    137                 6713        0.131        0.000                      0                 6713        2.833        0.000                       0                  2404  
  clkfbout_sys_clk_1                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_sys_clk_1  clk_out1_sys_clk         -0.380      -20.673                    139                 6713        0.051        0.000                      0                 6713  
clk_out1_sys_clk    clk_out1_sys_clk_1       -0.380      -20.673                    139                 6713        0.051        0.000                      0                 6713  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_sys_clk    clk_out1_sys_clk          3.959        0.000                      0                   74        0.410        0.000                      0                   74  
**async_default**   clk_out1_sys_clk_1  clk_out1_sys_clk          3.959        0.000                      0                   74        0.330        0.000                      0                   74  
**async_default**   clk_out1_sys_clk    clk_out1_sys_clk_1        3.959        0.000                      0                   74        0.330        0.000                      0                   74  
**async_default**   clk_out1_sys_clk_1  clk_out1_sys_clk_1        3.961        0.000                      0                   74        0.410        0.000                      0                   74  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :          139  Failing Endpoints,  Worst Slack       -0.380ns,  Total Violation      -20.673ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.380ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 2.622ns (39.803%)  route 3.965ns (60.197%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 5.973 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.277    -0.340    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y16         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.506 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=13, routed)          0.922     2.429    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X73Y77         LUT6 (Prop_lut6_I5_O)        0.097     2.526 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8/O
                         net (fo=6, routed)           0.606     3.132    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8_n_0
    SLICE_X72Y77         LUT6 (Prop_lut6_I2_O)        0.097     3.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29/O
                         net (fo=1, routed)           0.100     3.330    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29_n_0
    SLICE_X72Y77         LUT5 (Prop_lut5_I4_O)        0.097     3.427 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20/O
                         net (fo=3, routed)           0.218     3.644    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I0_O)        0.097     3.741 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14/O
                         net (fo=3, routed)           0.355     4.096    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14_n_0
    SLICE_X74Y80         LUT6 (Prop_lut6_I1_O)        0.097     4.193 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=4, routed)           0.409     4.602    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X75Y81         LUT6 (Prop_lut6_I3_O)        0.097     4.699 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2/O
                         net (fo=7, routed)           0.369     5.068    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2_n_0
    SLICE_X78Y81         LUT6 (Prop_lut6_I1_O)        0.097     5.165 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_2/O
                         net (fo=133, routed)         0.524     5.689    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X81Y83         LUT2 (Prop_lut2_I1_O)        0.097     5.786 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.462     6.248    sigma/sigma_tile/riscv/SR[0]
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.211     5.973    sigma/sigma_tile/riscv/clk_out1
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]/C
                         clock pessimism              0.348     6.321    
                         clock uncertainty           -0.080     6.241    
    SLICE_X80Y83         FDRE (Setup_fdre_C_R)       -0.373     5.868    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]
  -------------------------------------------------------------------
                         required time                          5.868    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                 -0.380    

Slack (VIOLATED) :        -0.380ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 2.622ns (39.803%)  route 3.965ns (60.197%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 5.973 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.277    -0.340    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y16         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.506 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=13, routed)          0.922     2.429    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X73Y77         LUT6 (Prop_lut6_I5_O)        0.097     2.526 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8/O
                         net (fo=6, routed)           0.606     3.132    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8_n_0
    SLICE_X72Y77         LUT6 (Prop_lut6_I2_O)        0.097     3.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29/O
                         net (fo=1, routed)           0.100     3.330    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29_n_0
    SLICE_X72Y77         LUT5 (Prop_lut5_I4_O)        0.097     3.427 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20/O
                         net (fo=3, routed)           0.218     3.644    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I0_O)        0.097     3.741 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14/O
                         net (fo=3, routed)           0.355     4.096    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14_n_0
    SLICE_X74Y80         LUT6 (Prop_lut6_I1_O)        0.097     4.193 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=4, routed)           0.409     4.602    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X75Y81         LUT6 (Prop_lut6_I3_O)        0.097     4.699 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2/O
                         net (fo=7, routed)           0.369     5.068    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2_n_0
    SLICE_X78Y81         LUT6 (Prop_lut6_I1_O)        0.097     5.165 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_2/O
                         net (fo=133, routed)         0.524     5.689    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X81Y83         LUT2 (Prop_lut2_I1_O)        0.097     5.786 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.462     6.248    sigma/sigma_tile/riscv/SR[0]
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.211     5.973    sigma/sigma_tile/riscv/clk_out1
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][15]/C
                         clock pessimism              0.348     6.321    
                         clock uncertainty           -0.080     6.241    
    SLICE_X80Y83         FDRE (Setup_fdre_C_R)       -0.373     5.868    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][15]
  -------------------------------------------------------------------
                         required time                          5.868    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                 -0.380    

Slack (VIOLATED) :        -0.380ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 2.622ns (39.803%)  route 3.965ns (60.197%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 5.973 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.277    -0.340    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y16         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.506 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=13, routed)          0.922     2.429    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X73Y77         LUT6 (Prop_lut6_I5_O)        0.097     2.526 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8/O
                         net (fo=6, routed)           0.606     3.132    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8_n_0
    SLICE_X72Y77         LUT6 (Prop_lut6_I2_O)        0.097     3.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29/O
                         net (fo=1, routed)           0.100     3.330    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29_n_0
    SLICE_X72Y77         LUT5 (Prop_lut5_I4_O)        0.097     3.427 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20/O
                         net (fo=3, routed)           0.218     3.644    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I0_O)        0.097     3.741 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14/O
                         net (fo=3, routed)           0.355     4.096    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14_n_0
    SLICE_X74Y80         LUT6 (Prop_lut6_I1_O)        0.097     4.193 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=4, routed)           0.409     4.602    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X75Y81         LUT6 (Prop_lut6_I3_O)        0.097     4.699 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2/O
                         net (fo=7, routed)           0.369     5.068    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2_n_0
    SLICE_X78Y81         LUT6 (Prop_lut6_I1_O)        0.097     5.165 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_2/O
                         net (fo=133, routed)         0.524     5.689    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X81Y83         LUT2 (Prop_lut2_I1_O)        0.097     5.786 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.462     6.248    sigma/sigma_tile/riscv/SR[0]
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.211     5.973    sigma/sigma_tile/riscv/clk_out1
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][16]/C
                         clock pessimism              0.348     6.321    
                         clock uncertainty           -0.080     6.241    
    SLICE_X80Y83         FDRE (Setup_fdre_C_R)       -0.373     5.868    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][16]
  -------------------------------------------------------------------
                         required time                          5.868    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                 -0.380    

Slack (VIOLATED) :        -0.380ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 2.622ns (39.803%)  route 3.965ns (60.197%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 5.973 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.277    -0.340    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y16         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.506 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=13, routed)          0.922     2.429    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X73Y77         LUT6 (Prop_lut6_I5_O)        0.097     2.526 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8/O
                         net (fo=6, routed)           0.606     3.132    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8_n_0
    SLICE_X72Y77         LUT6 (Prop_lut6_I2_O)        0.097     3.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29/O
                         net (fo=1, routed)           0.100     3.330    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29_n_0
    SLICE_X72Y77         LUT5 (Prop_lut5_I4_O)        0.097     3.427 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20/O
                         net (fo=3, routed)           0.218     3.644    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I0_O)        0.097     3.741 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14/O
                         net (fo=3, routed)           0.355     4.096    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14_n_0
    SLICE_X74Y80         LUT6 (Prop_lut6_I1_O)        0.097     4.193 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=4, routed)           0.409     4.602    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X75Y81         LUT6 (Prop_lut6_I3_O)        0.097     4.699 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2/O
                         net (fo=7, routed)           0.369     5.068    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2_n_0
    SLICE_X78Y81         LUT6 (Prop_lut6_I1_O)        0.097     5.165 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_2/O
                         net (fo=133, routed)         0.524     5.689    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X81Y83         LUT2 (Prop_lut2_I1_O)        0.097     5.786 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.462     6.248    sigma/sigma_tile/riscv/SR[0]
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.211     5.973    sigma/sigma_tile/riscv/clk_out1
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][17]/C
                         clock pessimism              0.348     6.321    
                         clock uncertainty           -0.080     6.241    
    SLICE_X80Y83         FDRE (Setup_fdre_C_R)       -0.373     5.868    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][17]
  -------------------------------------------------------------------
                         required time                          5.868    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                 -0.380    

Slack (VIOLATED) :        -0.380ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 2.622ns (39.803%)  route 3.965ns (60.197%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 5.973 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.277    -0.340    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y16         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.506 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=13, routed)          0.922     2.429    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X73Y77         LUT6 (Prop_lut6_I5_O)        0.097     2.526 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8/O
                         net (fo=6, routed)           0.606     3.132    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8_n_0
    SLICE_X72Y77         LUT6 (Prop_lut6_I2_O)        0.097     3.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29/O
                         net (fo=1, routed)           0.100     3.330    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29_n_0
    SLICE_X72Y77         LUT5 (Prop_lut5_I4_O)        0.097     3.427 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20/O
                         net (fo=3, routed)           0.218     3.644    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I0_O)        0.097     3.741 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14/O
                         net (fo=3, routed)           0.355     4.096    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14_n_0
    SLICE_X74Y80         LUT6 (Prop_lut6_I1_O)        0.097     4.193 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=4, routed)           0.409     4.602    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X75Y81         LUT6 (Prop_lut6_I3_O)        0.097     4.699 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2/O
                         net (fo=7, routed)           0.369     5.068    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2_n_0
    SLICE_X78Y81         LUT6 (Prop_lut6_I1_O)        0.097     5.165 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_2/O
                         net (fo=133, routed)         0.524     5.689    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X81Y83         LUT2 (Prop_lut2_I1_O)        0.097     5.786 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.462     6.248    sigma/sigma_tile/riscv/SR[0]
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.211     5.973    sigma/sigma_tile/riscv/clk_out1
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][4]/C
                         clock pessimism              0.348     6.321    
                         clock uncertainty           -0.080     6.241    
    SLICE_X80Y83         FDRE (Setup_fdre_C_R)       -0.373     5.868    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][4]
  -------------------------------------------------------------------
                         required time                          5.868    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                 -0.380    

Slack (VIOLATED) :        -0.380ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 2.622ns (39.803%)  route 3.965ns (60.197%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 5.973 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.277    -0.340    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y16         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.506 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=13, routed)          0.922     2.429    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X73Y77         LUT6 (Prop_lut6_I5_O)        0.097     2.526 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8/O
                         net (fo=6, routed)           0.606     3.132    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8_n_0
    SLICE_X72Y77         LUT6 (Prop_lut6_I2_O)        0.097     3.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29/O
                         net (fo=1, routed)           0.100     3.330    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29_n_0
    SLICE_X72Y77         LUT5 (Prop_lut5_I4_O)        0.097     3.427 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20/O
                         net (fo=3, routed)           0.218     3.644    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I0_O)        0.097     3.741 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14/O
                         net (fo=3, routed)           0.355     4.096    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14_n_0
    SLICE_X74Y80         LUT6 (Prop_lut6_I1_O)        0.097     4.193 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=4, routed)           0.409     4.602    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X75Y81         LUT6 (Prop_lut6_I3_O)        0.097     4.699 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2/O
                         net (fo=7, routed)           0.369     5.068    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2_n_0
    SLICE_X78Y81         LUT6 (Prop_lut6_I1_O)        0.097     5.165 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_2/O
                         net (fo=133, routed)         0.524     5.689    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X81Y83         LUT2 (Prop_lut2_I1_O)        0.097     5.786 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.462     6.248    sigma/sigma_tile/riscv/SR[0]
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.211     5.973    sigma/sigma_tile/riscv/clk_out1
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]/C
                         clock pessimism              0.348     6.321    
                         clock uncertainty           -0.080     6.241    
    SLICE_X80Y83         FDRE (Setup_fdre_C_R)       -0.373     5.868    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]
  -------------------------------------------------------------------
                         required time                          5.868    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                 -0.380    

Slack (VIOLATED) :        -0.380ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 2.622ns (39.803%)  route 3.965ns (60.197%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 5.973 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.277    -0.340    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y16         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.506 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=13, routed)          0.922     2.429    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X73Y77         LUT6 (Prop_lut6_I5_O)        0.097     2.526 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8/O
                         net (fo=6, routed)           0.606     3.132    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8_n_0
    SLICE_X72Y77         LUT6 (Prop_lut6_I2_O)        0.097     3.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29/O
                         net (fo=1, routed)           0.100     3.330    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29_n_0
    SLICE_X72Y77         LUT5 (Prop_lut5_I4_O)        0.097     3.427 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20/O
                         net (fo=3, routed)           0.218     3.644    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I0_O)        0.097     3.741 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14/O
                         net (fo=3, routed)           0.355     4.096    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14_n_0
    SLICE_X74Y80         LUT6 (Prop_lut6_I1_O)        0.097     4.193 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=4, routed)           0.409     4.602    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X75Y81         LUT6 (Prop_lut6_I3_O)        0.097     4.699 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2/O
                         net (fo=7, routed)           0.369     5.068    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2_n_0
    SLICE_X78Y81         LUT6 (Prop_lut6_I1_O)        0.097     5.165 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_2/O
                         net (fo=133, routed)         0.524     5.689    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X81Y83         LUT2 (Prop_lut2_I1_O)        0.097     5.786 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.462     6.248    sigma/sigma_tile/riscv/SR[0]
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.211     5.973    sigma/sigma_tile/riscv/clk_out1
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]/C
                         clock pessimism              0.348     6.321    
                         clock uncertainty           -0.080     6.241    
    SLICE_X80Y83         FDRE (Setup_fdre_C_R)       -0.373     5.868    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]
  -------------------------------------------------------------------
                         required time                          5.868    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                 -0.380    

Slack (VIOLATED) :        -0.380ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 2.622ns (39.803%)  route 3.965ns (60.197%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 5.973 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.277    -0.340    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y16         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.506 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=13, routed)          0.922     2.429    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X73Y77         LUT6 (Prop_lut6_I5_O)        0.097     2.526 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8/O
                         net (fo=6, routed)           0.606     3.132    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8_n_0
    SLICE_X72Y77         LUT6 (Prop_lut6_I2_O)        0.097     3.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29/O
                         net (fo=1, routed)           0.100     3.330    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29_n_0
    SLICE_X72Y77         LUT5 (Prop_lut5_I4_O)        0.097     3.427 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20/O
                         net (fo=3, routed)           0.218     3.644    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I0_O)        0.097     3.741 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14/O
                         net (fo=3, routed)           0.355     4.096    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14_n_0
    SLICE_X74Y80         LUT6 (Prop_lut6_I1_O)        0.097     4.193 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=4, routed)           0.409     4.602    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X75Y81         LUT6 (Prop_lut6_I3_O)        0.097     4.699 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2/O
                         net (fo=7, routed)           0.369     5.068    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2_n_0
    SLICE_X78Y81         LUT6 (Prop_lut6_I1_O)        0.097     5.165 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_2/O
                         net (fo=133, routed)         0.524     5.689    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X81Y83         LUT2 (Prop_lut2_I1_O)        0.097     5.786 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.462     6.248    sigma/sigma_tile/riscv/SR[0]
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.211     5.973    sigma/sigma_tile/riscv/clk_out1
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][7]/C
                         clock pessimism              0.348     6.321    
                         clock uncertainty           -0.080     6.241    
    SLICE_X80Y83         FDRE (Setup_fdre_C_R)       -0.373     5.868    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][7]
  -------------------------------------------------------------------
                         required time                          5.868    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                 -0.380    

Slack (VIOLATED) :        -0.347ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.616ns  (logic 2.622ns (39.631%)  route 3.994ns (60.369%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.690ns = ( 5.976 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.277    -0.340    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y16         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.506 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=13, routed)          0.922     2.429    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X73Y77         LUT6 (Prop_lut6_I5_O)        0.097     2.526 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8/O
                         net (fo=6, routed)           0.606     3.132    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8_n_0
    SLICE_X72Y77         LUT6 (Prop_lut6_I2_O)        0.097     3.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29/O
                         net (fo=1, routed)           0.100     3.330    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29_n_0
    SLICE_X72Y77         LUT5 (Prop_lut5_I4_O)        0.097     3.427 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20/O
                         net (fo=3, routed)           0.218     3.644    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I0_O)        0.097     3.741 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14/O
                         net (fo=3, routed)           0.355     4.096    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14_n_0
    SLICE_X74Y80         LUT6 (Prop_lut6_I1_O)        0.097     4.193 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=4, routed)           0.409     4.602    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X75Y81         LUT6 (Prop_lut6_I3_O)        0.097     4.699 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2/O
                         net (fo=7, routed)           0.369     5.068    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2_n_0
    SLICE_X78Y81         LUT6 (Prop_lut6_I1_O)        0.097     5.165 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_2/O
                         net (fo=133, routed)         0.524     5.689    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X81Y83         LUT2 (Prop_lut2_I1_O)        0.097     5.786 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.490     6.277    sigma/sigma_tile/riscv/SR[0]
    SLICE_X81Y87         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.214     5.976    sigma/sigma_tile/riscv/clk_out1
    SLICE_X81Y87         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][21]/C
                         clock pessimism              0.348     6.324    
                         clock uncertainty           -0.080     6.244    
    SLICE_X81Y87         FDRE (Setup_fdre_C_R)       -0.314     5.930    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][21]
  -------------------------------------------------------------------
                         required time                          5.930    
                         arrival time                          -6.277    
  -------------------------------------------------------------------
                         slack                                 -0.347    

Slack (VIOLATED) :        -0.347ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.616ns  (logic 2.622ns (39.631%)  route 3.994ns (60.369%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.690ns = ( 5.976 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.277    -0.340    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y16         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.506 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=13, routed)          0.922     2.429    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X73Y77         LUT6 (Prop_lut6_I5_O)        0.097     2.526 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8/O
                         net (fo=6, routed)           0.606     3.132    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8_n_0
    SLICE_X72Y77         LUT6 (Prop_lut6_I2_O)        0.097     3.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29/O
                         net (fo=1, routed)           0.100     3.330    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29_n_0
    SLICE_X72Y77         LUT5 (Prop_lut5_I4_O)        0.097     3.427 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20/O
                         net (fo=3, routed)           0.218     3.644    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I0_O)        0.097     3.741 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14/O
                         net (fo=3, routed)           0.355     4.096    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14_n_0
    SLICE_X74Y80         LUT6 (Prop_lut6_I1_O)        0.097     4.193 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=4, routed)           0.409     4.602    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X75Y81         LUT6 (Prop_lut6_I3_O)        0.097     4.699 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2/O
                         net (fo=7, routed)           0.369     5.068    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2_n_0
    SLICE_X78Y81         LUT6 (Prop_lut6_I1_O)        0.097     5.165 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_2/O
                         net (fo=133, routed)         0.524     5.689    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X81Y83         LUT2 (Prop_lut2_I1_O)        0.097     5.786 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.490     6.277    sigma/sigma_tile/riscv/SR[0]
    SLICE_X81Y87         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.214     5.976    sigma/sigma_tile/riscv/clk_out1
    SLICE_X81Y87         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][23]/C
                         clock pessimism              0.348     6.324    
                         clock uncertainty           -0.080     6.244    
    SLICE_X81Y87         FDRE (Setup_fdre_C_R)       -0.314     5.930    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][23]
  -------------------------------------------------------------------
                         required time                          5.930    
                         arrival time                          -6.277    
  -------------------------------------------------------------------
                         slack                                 -0.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/irq_en_bo_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/sfr/host\\.rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.186ns (78.908%)  route 0.050ns (21.092%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.570    -0.594    sigma/sigma_tile/sfr/clk_out1
    SLICE_X36Y94         FDRE                                         r  sigma/sigma_tile/sfr/irq_en_bo_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  sigma/sigma_tile/sfr/irq_en_bo_reg[9]/Q
                         net (fo=1, routed)           0.050    -0.404    sigma/sigma_tile/riscv/host\\.rdata_reg[15][6]
    SLICE_X37Y94         LUT4 (Prop_lut4_I1_O)        0.045    -0.359 r  sigma/sigma_tile/riscv/host\\.rdata[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.359    sigma/sigma_tile/sfr/host\\.rdata_reg[9]_0
    SLICE_X37Y94         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.841    -0.832    sigma/sigma_tile/sfr/clk_out1
    SLICE_X37Y94         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[9]/C
                         clock pessimism              0.251    -0.581    
    SLICE_X37Y94         FDRE (Hold_fdre_C_D)         0.092    -0.489    sigma/sigma_tile/sfr/host\\.rdata_reg[9]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 sigma/udm/uart_tx/databuf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.390%)  route 0.090ns (32.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.563    -0.601    sigma/udm/uart_tx/clk_out1
    SLICE_X35Y81         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  sigma/udm/uart_tx/databuf_reg[3]/Q
                         net (fo=1, routed)           0.090    -0.370    sigma/udm/uart_tx/in13[2]
    SLICE_X34Y81         LUT4 (Prop_lut4_I3_O)        0.045    -0.325 r  sigma/udm/uart_tx/databuf[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    sigma/udm/uart_tx/databuf[2]_i_1_n_0
    SLICE_X34Y81         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.832    -0.841    sigma/udm/uart_tx/clk_out1
    SLICE_X34Y81         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[2]/C
                         clock pessimism              0.253    -0.588    
    SLICE_X34Y81         FDRE (Hold_fdre_C_D)         0.121    -0.467    sigma/udm/uart_tx/databuf_reg[2]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/csr_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.092%)  route 0.115ns (44.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.568    -0.596    sigma/clk_out1
    SLICE_X40Y93         FDRE                                         r  sigma/gpio_bo_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigma/gpio_bo_reg_reg[2]/Q
                         net (fo=1, routed)           0.115    -0.340    sigma/Q[2]
    SLICE_X43Y93         FDRE                                         r  sigma/csr_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.838    -0.835    sigma/clk_out1
    SLICE_X43Y93         FDRE                                         r  sigma/csr_rdata_reg[2]/C
                         clock pessimism              0.275    -0.560    
    SLICE_X43Y93         FDRE (Hold_fdre_C_D)         0.071    -0.489    sigma/csr_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.412%)  route 0.107ns (36.588%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.592    -0.572    sigma/sigma_tile/riscv/clk_out1
    SLICE_X79Y80         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[14]/Q
                         net (fo=4, routed)           0.107    -0.324    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[14]
    SLICE_X78Y80         LUT4 (Prop_lut4_I1_O)        0.045    -0.279 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][curinstr_addr][14]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    sigma/sigma_tile/riscv/genpstage_IDECODE_TRX_BUF[0][curinstr_addr][14]
    SLICE_X78Y80         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.862    -0.811    sigma/sigma_tile/riscv/clk_out1
    SLICE_X78Y80         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][14]/C
                         clock pessimism              0.252    -0.559    
    SLICE_X78Y80         FDRE (Hold_fdre_C_D)         0.120    -0.439    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][14]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/irq_en_bo_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/sfr/host\\.rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.798%)  route 0.084ns (31.202%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.570    -0.594    sigma/sigma_tile/sfr/clk_out1
    SLICE_X36Y94         FDRE                                         r  sigma/sigma_tile/sfr/irq_en_bo_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  sigma/sigma_tile/sfr/irq_en_bo_reg[13]/Q
                         net (fo=1, routed)           0.084    -0.369    sigma/sigma_tile/riscv/host\\.rdata_reg[15][10]
    SLICE_X37Y94         LUT4 (Prop_lut4_I1_O)        0.045    -0.324 r  sigma/sigma_tile/riscv/host\\.rdata[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    sigma/sigma_tile/sfr/host\\.rdata_reg[13]_0
    SLICE_X37Y94         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.841    -0.832    sigma/sigma_tile/sfr/clk_out1
    SLICE_X37Y94         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[13]/C
                         clock pessimism              0.251    -0.581    
    SLICE_X37Y94         FDRE (Hold_fdre_C_D)         0.091    -0.490    sigma/sigma_tile/sfr/host\\.rdata_reg[13]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/clk_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/uart_rx/bitperiod_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.116%)  route 0.135ns (48.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.560    -0.604    sigma/udm/uart_rx/clk_out1
    SLICE_X29Y73         FDRE                                         r  sigma/udm/uart_rx/clk_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  sigma/udm/uart_rx/clk_counter_reg[13]/Q
                         net (fo=4, routed)           0.135    -0.328    sigma/udm/uart_rx/p_0_in__0[10]
    SLICE_X30Y73         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.827    -0.846    sigma/udm/uart_rx/clk_out1
    SLICE_X30Y73         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[10]/C
                         clock pessimism              0.275    -0.571    
    SLICE_X30Y73         FDRE (Hold_fdre_C_D)         0.075    -0.496    sigma/udm/uart_rx/bitperiod_o_reg[10]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.514%)  route 0.089ns (32.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.564    -0.600    sigma/udm/udm_controller/clk_out1
    SLICE_X37Y82         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/Q
                         net (fo=1, routed)           0.089    -0.370    sigma/udm/udm_controller/tx_sendbyte_ff_reg_n_0_[6]
    SLICE_X36Y82         LUT6 (Prop_lut6_I4_O)        0.045    -0.325 r  sigma/udm/udm_controller/tx_dout_bo[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    sigma/udm/udm_controller/tx_dout_bo[6]_i_1_n_0
    SLICE_X36Y82         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.833    -0.840    sigma/udm/udm_controller/clk_out1
    SLICE_X36Y82         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X36Y82         FDRE (Hold_fdre_C_D)         0.091    -0.496    sigma/udm/udm_controller/tx_dout_bo_reg[6]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (66.053%)  route 0.096ns (33.947%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.566    -0.598    sigma/udm/udm_controller/clk_out1
    SLICE_X49Y95         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  sigma/udm/udm_controller/RD_DATA_reg_reg[27]/Q
                         net (fo=1, routed)           0.096    -0.362    sigma/udm/udm_controller/in47[19]
    SLICE_X48Y95         LUT4 (Prop_lut4_I3_O)        0.045    -0.317 r  sigma/udm/udm_controller/RD_DATA_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    sigma/udm/udm_controller/RD_DATA_reg[19]
    SLICE_X48Y95         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X48Y95         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[19]/C
                         clock pessimism              0.251    -0.585    
    SLICE_X48Y95         FDRE (Hold_fdre_C_D)         0.092    -0.493    sigma/udm/udm_controller/RD_DATA_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/csr_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.439%)  route 0.107ns (39.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.568    -0.596    sigma/clk_out1
    SLICE_X42Y94         FDRE                                         r  sigma/gpio_bo_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  sigma/gpio_bo_reg_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.325    sigma/Q[3]
    SLICE_X43Y93         FDRE                                         r  sigma/csr_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.838    -0.835    sigma/clk_out1
    SLICE_X43Y93         FDRE                                         r  sigma/csr_rdata_reg[3]/C
                         clock pessimism              0.255    -0.580    
    SLICE_X43Y93         FDRE (Hold_fdre_C_D)         0.076    -0.504    sigma/csr_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/clk_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/uart_rx/bitperiod_o_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.802%)  route 0.116ns (45.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.561    -0.603    sigma/udm/uart_rx/clk_out1
    SLICE_X31Y77         FDRE                                         r  sigma/udm/uart_rx/clk_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  sigma/udm/uart_rx/clk_counter_reg[28]/Q
                         net (fo=4, routed)           0.116    -0.346    sigma/udm/uart_rx/p_0_in__0[25]
    SLICE_X32Y76         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.827    -0.846    sigma/udm/uart_rx/clk_out1
    SLICE_X32Y76         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[25]/C
                         clock pessimism              0.254    -0.592    
    SLICE_X32Y76         FDRE (Hold_fdre_C_D)         0.066    -0.526    sigma/udm/uart_rx/bitperiod_o_reg[25]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         6.667       4.433      RAMB36_X1Y16     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.667       4.433      RAMB36_X1Y16     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         6.667       4.433      RAMB36_X2Y16     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.667       4.433      RAMB36_X2Y16     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         6.667       4.433      RAMB36_X1Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.667       4.433      RAMB36_X1Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         6.667       4.433      RAMB36_X1Y18     sigma/sigma_tile/ram/ram_dual/ram_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.667       4.433      RAMB36_X1Y18     sigma/sigma_tile/ram/ram_dual/ram_reg_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         6.667       4.433      RAMB36_X2Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.667       4.433      RAMB36_X2Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X43Y93     sigma/csr_rdata_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X78Y89     sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X73Y89     sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X76Y89     sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X76Y89     sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X71Y84     sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X51Y87     sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][mem_addr][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X51Y87     sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][mem_addr][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X49Y85     sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][mem_addr][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X49Y85     sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][mem_addr][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X74Y86     sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X74Y86     sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X76Y86     sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X76Y86     sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X71Y84     sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X51Y87     sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][mem_addr][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X51Y87     sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][mem_addr][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X52Y87     sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][mem_be][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X52Y87     sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][mem_be][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X68Y89     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[10][28]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk
  To Clock:  clkfbout_sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :          137  Failing Endpoints,  Worst Slack       -0.379ns,  Total Violation      -20.499ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.379ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 2.622ns (39.803%)  route 3.965ns (60.197%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 5.973 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.277    -0.340    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y16         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.506 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=13, routed)          0.922     2.429    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X73Y77         LUT6 (Prop_lut6_I5_O)        0.097     2.526 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8/O
                         net (fo=6, routed)           0.606     3.132    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8_n_0
    SLICE_X72Y77         LUT6 (Prop_lut6_I2_O)        0.097     3.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29/O
                         net (fo=1, routed)           0.100     3.330    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29_n_0
    SLICE_X72Y77         LUT5 (Prop_lut5_I4_O)        0.097     3.427 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20/O
                         net (fo=3, routed)           0.218     3.644    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I0_O)        0.097     3.741 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14/O
                         net (fo=3, routed)           0.355     4.096    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14_n_0
    SLICE_X74Y80         LUT6 (Prop_lut6_I1_O)        0.097     4.193 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=4, routed)           0.409     4.602    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X75Y81         LUT6 (Prop_lut6_I3_O)        0.097     4.699 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2/O
                         net (fo=7, routed)           0.369     5.068    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2_n_0
    SLICE_X78Y81         LUT6 (Prop_lut6_I1_O)        0.097     5.165 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_2/O
                         net (fo=133, routed)         0.524     5.689    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X81Y83         LUT2 (Prop_lut2_I1_O)        0.097     5.786 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.462     6.248    sigma/sigma_tile/riscv/SR[0]
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.211     5.973    sigma/sigma_tile/riscv/clk_out1
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]/C
                         clock pessimism              0.348     6.321    
                         clock uncertainty           -0.079     6.242    
    SLICE_X80Y83         FDRE (Setup_fdre_C_R)       -0.373     5.869    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]
  -------------------------------------------------------------------
                         required time                          5.869    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                 -0.379    

Slack (VIOLATED) :        -0.379ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 2.622ns (39.803%)  route 3.965ns (60.197%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 5.973 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.277    -0.340    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y16         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.506 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=13, routed)          0.922     2.429    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X73Y77         LUT6 (Prop_lut6_I5_O)        0.097     2.526 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8/O
                         net (fo=6, routed)           0.606     3.132    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8_n_0
    SLICE_X72Y77         LUT6 (Prop_lut6_I2_O)        0.097     3.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29/O
                         net (fo=1, routed)           0.100     3.330    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29_n_0
    SLICE_X72Y77         LUT5 (Prop_lut5_I4_O)        0.097     3.427 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20/O
                         net (fo=3, routed)           0.218     3.644    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I0_O)        0.097     3.741 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14/O
                         net (fo=3, routed)           0.355     4.096    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14_n_0
    SLICE_X74Y80         LUT6 (Prop_lut6_I1_O)        0.097     4.193 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=4, routed)           0.409     4.602    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X75Y81         LUT6 (Prop_lut6_I3_O)        0.097     4.699 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2/O
                         net (fo=7, routed)           0.369     5.068    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2_n_0
    SLICE_X78Y81         LUT6 (Prop_lut6_I1_O)        0.097     5.165 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_2/O
                         net (fo=133, routed)         0.524     5.689    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X81Y83         LUT2 (Prop_lut2_I1_O)        0.097     5.786 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.462     6.248    sigma/sigma_tile/riscv/SR[0]
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.211     5.973    sigma/sigma_tile/riscv/clk_out1
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][15]/C
                         clock pessimism              0.348     6.321    
                         clock uncertainty           -0.079     6.242    
    SLICE_X80Y83         FDRE (Setup_fdre_C_R)       -0.373     5.869    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][15]
  -------------------------------------------------------------------
                         required time                          5.869    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                 -0.379    

Slack (VIOLATED) :        -0.379ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 2.622ns (39.803%)  route 3.965ns (60.197%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 5.973 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.277    -0.340    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y16         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.506 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=13, routed)          0.922     2.429    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X73Y77         LUT6 (Prop_lut6_I5_O)        0.097     2.526 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8/O
                         net (fo=6, routed)           0.606     3.132    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8_n_0
    SLICE_X72Y77         LUT6 (Prop_lut6_I2_O)        0.097     3.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29/O
                         net (fo=1, routed)           0.100     3.330    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29_n_0
    SLICE_X72Y77         LUT5 (Prop_lut5_I4_O)        0.097     3.427 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20/O
                         net (fo=3, routed)           0.218     3.644    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I0_O)        0.097     3.741 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14/O
                         net (fo=3, routed)           0.355     4.096    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14_n_0
    SLICE_X74Y80         LUT6 (Prop_lut6_I1_O)        0.097     4.193 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=4, routed)           0.409     4.602    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X75Y81         LUT6 (Prop_lut6_I3_O)        0.097     4.699 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2/O
                         net (fo=7, routed)           0.369     5.068    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2_n_0
    SLICE_X78Y81         LUT6 (Prop_lut6_I1_O)        0.097     5.165 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_2/O
                         net (fo=133, routed)         0.524     5.689    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X81Y83         LUT2 (Prop_lut2_I1_O)        0.097     5.786 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.462     6.248    sigma/sigma_tile/riscv/SR[0]
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.211     5.973    sigma/sigma_tile/riscv/clk_out1
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][16]/C
                         clock pessimism              0.348     6.321    
                         clock uncertainty           -0.079     6.242    
    SLICE_X80Y83         FDRE (Setup_fdre_C_R)       -0.373     5.869    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][16]
  -------------------------------------------------------------------
                         required time                          5.869    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                 -0.379    

Slack (VIOLATED) :        -0.379ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 2.622ns (39.803%)  route 3.965ns (60.197%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 5.973 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.277    -0.340    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y16         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.506 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=13, routed)          0.922     2.429    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X73Y77         LUT6 (Prop_lut6_I5_O)        0.097     2.526 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8/O
                         net (fo=6, routed)           0.606     3.132    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8_n_0
    SLICE_X72Y77         LUT6 (Prop_lut6_I2_O)        0.097     3.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29/O
                         net (fo=1, routed)           0.100     3.330    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29_n_0
    SLICE_X72Y77         LUT5 (Prop_lut5_I4_O)        0.097     3.427 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20/O
                         net (fo=3, routed)           0.218     3.644    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I0_O)        0.097     3.741 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14/O
                         net (fo=3, routed)           0.355     4.096    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14_n_0
    SLICE_X74Y80         LUT6 (Prop_lut6_I1_O)        0.097     4.193 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=4, routed)           0.409     4.602    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X75Y81         LUT6 (Prop_lut6_I3_O)        0.097     4.699 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2/O
                         net (fo=7, routed)           0.369     5.068    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2_n_0
    SLICE_X78Y81         LUT6 (Prop_lut6_I1_O)        0.097     5.165 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_2/O
                         net (fo=133, routed)         0.524     5.689    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X81Y83         LUT2 (Prop_lut2_I1_O)        0.097     5.786 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.462     6.248    sigma/sigma_tile/riscv/SR[0]
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.211     5.973    sigma/sigma_tile/riscv/clk_out1
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][17]/C
                         clock pessimism              0.348     6.321    
                         clock uncertainty           -0.079     6.242    
    SLICE_X80Y83         FDRE (Setup_fdre_C_R)       -0.373     5.869    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][17]
  -------------------------------------------------------------------
                         required time                          5.869    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                 -0.379    

Slack (VIOLATED) :        -0.379ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 2.622ns (39.803%)  route 3.965ns (60.197%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 5.973 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.277    -0.340    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y16         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.506 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=13, routed)          0.922     2.429    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X73Y77         LUT6 (Prop_lut6_I5_O)        0.097     2.526 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8/O
                         net (fo=6, routed)           0.606     3.132    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8_n_0
    SLICE_X72Y77         LUT6 (Prop_lut6_I2_O)        0.097     3.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29/O
                         net (fo=1, routed)           0.100     3.330    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29_n_0
    SLICE_X72Y77         LUT5 (Prop_lut5_I4_O)        0.097     3.427 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20/O
                         net (fo=3, routed)           0.218     3.644    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I0_O)        0.097     3.741 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14/O
                         net (fo=3, routed)           0.355     4.096    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14_n_0
    SLICE_X74Y80         LUT6 (Prop_lut6_I1_O)        0.097     4.193 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=4, routed)           0.409     4.602    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X75Y81         LUT6 (Prop_lut6_I3_O)        0.097     4.699 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2/O
                         net (fo=7, routed)           0.369     5.068    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2_n_0
    SLICE_X78Y81         LUT6 (Prop_lut6_I1_O)        0.097     5.165 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_2/O
                         net (fo=133, routed)         0.524     5.689    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X81Y83         LUT2 (Prop_lut2_I1_O)        0.097     5.786 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.462     6.248    sigma/sigma_tile/riscv/SR[0]
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.211     5.973    sigma/sigma_tile/riscv/clk_out1
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][4]/C
                         clock pessimism              0.348     6.321    
                         clock uncertainty           -0.079     6.242    
    SLICE_X80Y83         FDRE (Setup_fdre_C_R)       -0.373     5.869    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][4]
  -------------------------------------------------------------------
                         required time                          5.869    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                 -0.379    

Slack (VIOLATED) :        -0.379ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 2.622ns (39.803%)  route 3.965ns (60.197%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 5.973 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.277    -0.340    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y16         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.506 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=13, routed)          0.922     2.429    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X73Y77         LUT6 (Prop_lut6_I5_O)        0.097     2.526 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8/O
                         net (fo=6, routed)           0.606     3.132    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8_n_0
    SLICE_X72Y77         LUT6 (Prop_lut6_I2_O)        0.097     3.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29/O
                         net (fo=1, routed)           0.100     3.330    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29_n_0
    SLICE_X72Y77         LUT5 (Prop_lut5_I4_O)        0.097     3.427 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20/O
                         net (fo=3, routed)           0.218     3.644    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I0_O)        0.097     3.741 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14/O
                         net (fo=3, routed)           0.355     4.096    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14_n_0
    SLICE_X74Y80         LUT6 (Prop_lut6_I1_O)        0.097     4.193 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=4, routed)           0.409     4.602    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X75Y81         LUT6 (Prop_lut6_I3_O)        0.097     4.699 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2/O
                         net (fo=7, routed)           0.369     5.068    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2_n_0
    SLICE_X78Y81         LUT6 (Prop_lut6_I1_O)        0.097     5.165 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_2/O
                         net (fo=133, routed)         0.524     5.689    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X81Y83         LUT2 (Prop_lut2_I1_O)        0.097     5.786 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.462     6.248    sigma/sigma_tile/riscv/SR[0]
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.211     5.973    sigma/sigma_tile/riscv/clk_out1
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]/C
                         clock pessimism              0.348     6.321    
                         clock uncertainty           -0.079     6.242    
    SLICE_X80Y83         FDRE (Setup_fdre_C_R)       -0.373     5.869    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]
  -------------------------------------------------------------------
                         required time                          5.869    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                 -0.379    

Slack (VIOLATED) :        -0.379ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 2.622ns (39.803%)  route 3.965ns (60.197%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 5.973 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.277    -0.340    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y16         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.506 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=13, routed)          0.922     2.429    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X73Y77         LUT6 (Prop_lut6_I5_O)        0.097     2.526 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8/O
                         net (fo=6, routed)           0.606     3.132    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8_n_0
    SLICE_X72Y77         LUT6 (Prop_lut6_I2_O)        0.097     3.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29/O
                         net (fo=1, routed)           0.100     3.330    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29_n_0
    SLICE_X72Y77         LUT5 (Prop_lut5_I4_O)        0.097     3.427 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20/O
                         net (fo=3, routed)           0.218     3.644    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I0_O)        0.097     3.741 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14/O
                         net (fo=3, routed)           0.355     4.096    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14_n_0
    SLICE_X74Y80         LUT6 (Prop_lut6_I1_O)        0.097     4.193 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=4, routed)           0.409     4.602    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X75Y81         LUT6 (Prop_lut6_I3_O)        0.097     4.699 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2/O
                         net (fo=7, routed)           0.369     5.068    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2_n_0
    SLICE_X78Y81         LUT6 (Prop_lut6_I1_O)        0.097     5.165 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_2/O
                         net (fo=133, routed)         0.524     5.689    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X81Y83         LUT2 (Prop_lut2_I1_O)        0.097     5.786 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.462     6.248    sigma/sigma_tile/riscv/SR[0]
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.211     5.973    sigma/sigma_tile/riscv/clk_out1
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]/C
                         clock pessimism              0.348     6.321    
                         clock uncertainty           -0.079     6.242    
    SLICE_X80Y83         FDRE (Setup_fdre_C_R)       -0.373     5.869    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]
  -------------------------------------------------------------------
                         required time                          5.869    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                 -0.379    

Slack (VIOLATED) :        -0.379ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 2.622ns (39.803%)  route 3.965ns (60.197%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 5.973 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.277    -0.340    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y16         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.506 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=13, routed)          0.922     2.429    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X73Y77         LUT6 (Prop_lut6_I5_O)        0.097     2.526 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8/O
                         net (fo=6, routed)           0.606     3.132    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8_n_0
    SLICE_X72Y77         LUT6 (Prop_lut6_I2_O)        0.097     3.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29/O
                         net (fo=1, routed)           0.100     3.330    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29_n_0
    SLICE_X72Y77         LUT5 (Prop_lut5_I4_O)        0.097     3.427 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20/O
                         net (fo=3, routed)           0.218     3.644    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I0_O)        0.097     3.741 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14/O
                         net (fo=3, routed)           0.355     4.096    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14_n_0
    SLICE_X74Y80         LUT6 (Prop_lut6_I1_O)        0.097     4.193 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=4, routed)           0.409     4.602    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X75Y81         LUT6 (Prop_lut6_I3_O)        0.097     4.699 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2/O
                         net (fo=7, routed)           0.369     5.068    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2_n_0
    SLICE_X78Y81         LUT6 (Prop_lut6_I1_O)        0.097     5.165 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_2/O
                         net (fo=133, routed)         0.524     5.689    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X81Y83         LUT2 (Prop_lut2_I1_O)        0.097     5.786 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.462     6.248    sigma/sigma_tile/riscv/SR[0]
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.211     5.973    sigma/sigma_tile/riscv/clk_out1
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][7]/C
                         clock pessimism              0.348     6.321    
                         clock uncertainty           -0.079     6.242    
    SLICE_X80Y83         FDRE (Setup_fdre_C_R)       -0.373     5.869    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][7]
  -------------------------------------------------------------------
                         required time                          5.869    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                 -0.379    

Slack (VIOLATED) :        -0.345ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.616ns  (logic 2.622ns (39.631%)  route 3.994ns (60.369%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.690ns = ( 5.976 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.277    -0.340    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y16         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.506 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=13, routed)          0.922     2.429    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X73Y77         LUT6 (Prop_lut6_I5_O)        0.097     2.526 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8/O
                         net (fo=6, routed)           0.606     3.132    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8_n_0
    SLICE_X72Y77         LUT6 (Prop_lut6_I2_O)        0.097     3.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29/O
                         net (fo=1, routed)           0.100     3.330    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29_n_0
    SLICE_X72Y77         LUT5 (Prop_lut5_I4_O)        0.097     3.427 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20/O
                         net (fo=3, routed)           0.218     3.644    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I0_O)        0.097     3.741 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14/O
                         net (fo=3, routed)           0.355     4.096    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14_n_0
    SLICE_X74Y80         LUT6 (Prop_lut6_I1_O)        0.097     4.193 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=4, routed)           0.409     4.602    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X75Y81         LUT6 (Prop_lut6_I3_O)        0.097     4.699 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2/O
                         net (fo=7, routed)           0.369     5.068    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2_n_0
    SLICE_X78Y81         LUT6 (Prop_lut6_I1_O)        0.097     5.165 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_2/O
                         net (fo=133, routed)         0.524     5.689    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X81Y83         LUT2 (Prop_lut2_I1_O)        0.097     5.786 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.490     6.277    sigma/sigma_tile/riscv/SR[0]
    SLICE_X81Y87         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.214     5.976    sigma/sigma_tile/riscv/clk_out1
    SLICE_X81Y87         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][21]/C
                         clock pessimism              0.348     6.324    
                         clock uncertainty           -0.079     6.245    
    SLICE_X81Y87         FDRE (Setup_fdre_C_R)       -0.314     5.931    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][21]
  -------------------------------------------------------------------
                         required time                          5.931    
                         arrival time                          -6.277    
  -------------------------------------------------------------------
                         slack                                 -0.345    

Slack (VIOLATED) :        -0.345ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.616ns  (logic 2.622ns (39.631%)  route 3.994ns (60.369%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.690ns = ( 5.976 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.277    -0.340    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y16         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.506 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=13, routed)          0.922     2.429    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X73Y77         LUT6 (Prop_lut6_I5_O)        0.097     2.526 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8/O
                         net (fo=6, routed)           0.606     3.132    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8_n_0
    SLICE_X72Y77         LUT6 (Prop_lut6_I2_O)        0.097     3.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29/O
                         net (fo=1, routed)           0.100     3.330    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29_n_0
    SLICE_X72Y77         LUT5 (Prop_lut5_I4_O)        0.097     3.427 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20/O
                         net (fo=3, routed)           0.218     3.644    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I0_O)        0.097     3.741 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14/O
                         net (fo=3, routed)           0.355     4.096    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14_n_0
    SLICE_X74Y80         LUT6 (Prop_lut6_I1_O)        0.097     4.193 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=4, routed)           0.409     4.602    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X75Y81         LUT6 (Prop_lut6_I3_O)        0.097     4.699 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2/O
                         net (fo=7, routed)           0.369     5.068    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2_n_0
    SLICE_X78Y81         LUT6 (Prop_lut6_I1_O)        0.097     5.165 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_2/O
                         net (fo=133, routed)         0.524     5.689    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X81Y83         LUT2 (Prop_lut2_I1_O)        0.097     5.786 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.490     6.277    sigma/sigma_tile/riscv/SR[0]
    SLICE_X81Y87         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.214     5.976    sigma/sigma_tile/riscv/clk_out1
    SLICE_X81Y87         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][23]/C
                         clock pessimism              0.348     6.324    
                         clock uncertainty           -0.079     6.245    
    SLICE_X81Y87         FDRE (Setup_fdre_C_R)       -0.314     5.931    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][23]
  -------------------------------------------------------------------
                         required time                          5.931    
                         arrival time                          -6.277    
  -------------------------------------------------------------------
                         slack                                 -0.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/irq_en_bo_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/sfr/host\\.rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.186ns (78.908%)  route 0.050ns (21.092%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.570    -0.594    sigma/sigma_tile/sfr/clk_out1
    SLICE_X36Y94         FDRE                                         r  sigma/sigma_tile/sfr/irq_en_bo_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  sigma/sigma_tile/sfr/irq_en_bo_reg[9]/Q
                         net (fo=1, routed)           0.050    -0.404    sigma/sigma_tile/riscv/host\\.rdata_reg[15][6]
    SLICE_X37Y94         LUT4 (Prop_lut4_I1_O)        0.045    -0.359 r  sigma/sigma_tile/riscv/host\\.rdata[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.359    sigma/sigma_tile/sfr/host\\.rdata_reg[9]_0
    SLICE_X37Y94         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.841    -0.832    sigma/sigma_tile/sfr/clk_out1
    SLICE_X37Y94         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[9]/C
                         clock pessimism              0.251    -0.581    
    SLICE_X37Y94         FDRE (Hold_fdre_C_D)         0.092    -0.489    sigma/sigma_tile/sfr/host\\.rdata_reg[9]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 sigma/udm/uart_tx/databuf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.390%)  route 0.090ns (32.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.563    -0.601    sigma/udm/uart_tx/clk_out1
    SLICE_X35Y81         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  sigma/udm/uart_tx/databuf_reg[3]/Q
                         net (fo=1, routed)           0.090    -0.370    sigma/udm/uart_tx/in13[2]
    SLICE_X34Y81         LUT4 (Prop_lut4_I3_O)        0.045    -0.325 r  sigma/udm/uart_tx/databuf[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    sigma/udm/uart_tx/databuf[2]_i_1_n_0
    SLICE_X34Y81         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.832    -0.841    sigma/udm/uart_tx/clk_out1
    SLICE_X34Y81         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[2]/C
                         clock pessimism              0.253    -0.588    
    SLICE_X34Y81         FDRE (Hold_fdre_C_D)         0.121    -0.467    sigma/udm/uart_tx/databuf_reg[2]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/csr_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.092%)  route 0.115ns (44.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.568    -0.596    sigma/clk_out1
    SLICE_X40Y93         FDRE                                         r  sigma/gpio_bo_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigma/gpio_bo_reg_reg[2]/Q
                         net (fo=1, routed)           0.115    -0.340    sigma/Q[2]
    SLICE_X43Y93         FDRE                                         r  sigma/csr_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.838    -0.835    sigma/clk_out1
    SLICE_X43Y93         FDRE                                         r  sigma/csr_rdata_reg[2]/C
                         clock pessimism              0.275    -0.560    
    SLICE_X43Y93         FDRE (Hold_fdre_C_D)         0.071    -0.489    sigma/csr_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.412%)  route 0.107ns (36.588%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.592    -0.572    sigma/sigma_tile/riscv/clk_out1
    SLICE_X79Y80         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[14]/Q
                         net (fo=4, routed)           0.107    -0.324    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[14]
    SLICE_X78Y80         LUT4 (Prop_lut4_I1_O)        0.045    -0.279 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][curinstr_addr][14]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    sigma/sigma_tile/riscv/genpstage_IDECODE_TRX_BUF[0][curinstr_addr][14]
    SLICE_X78Y80         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.862    -0.811    sigma/sigma_tile/riscv/clk_out1
    SLICE_X78Y80         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][14]/C
                         clock pessimism              0.252    -0.559    
    SLICE_X78Y80         FDRE (Hold_fdre_C_D)         0.120    -0.439    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][14]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/irq_en_bo_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/sfr/host\\.rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.798%)  route 0.084ns (31.202%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.570    -0.594    sigma/sigma_tile/sfr/clk_out1
    SLICE_X36Y94         FDRE                                         r  sigma/sigma_tile/sfr/irq_en_bo_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  sigma/sigma_tile/sfr/irq_en_bo_reg[13]/Q
                         net (fo=1, routed)           0.084    -0.369    sigma/sigma_tile/riscv/host\\.rdata_reg[15][10]
    SLICE_X37Y94         LUT4 (Prop_lut4_I1_O)        0.045    -0.324 r  sigma/sigma_tile/riscv/host\\.rdata[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    sigma/sigma_tile/sfr/host\\.rdata_reg[13]_0
    SLICE_X37Y94         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.841    -0.832    sigma/sigma_tile/sfr/clk_out1
    SLICE_X37Y94         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[13]/C
                         clock pessimism              0.251    -0.581    
    SLICE_X37Y94         FDRE (Hold_fdre_C_D)         0.091    -0.490    sigma/sigma_tile/sfr/host\\.rdata_reg[13]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/clk_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/uart_rx/bitperiod_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.116%)  route 0.135ns (48.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.560    -0.604    sigma/udm/uart_rx/clk_out1
    SLICE_X29Y73         FDRE                                         r  sigma/udm/uart_rx/clk_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  sigma/udm/uart_rx/clk_counter_reg[13]/Q
                         net (fo=4, routed)           0.135    -0.328    sigma/udm/uart_rx/p_0_in__0[10]
    SLICE_X30Y73         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.827    -0.846    sigma/udm/uart_rx/clk_out1
    SLICE_X30Y73         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[10]/C
                         clock pessimism              0.275    -0.571    
    SLICE_X30Y73         FDRE (Hold_fdre_C_D)         0.075    -0.496    sigma/udm/uart_rx/bitperiod_o_reg[10]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.514%)  route 0.089ns (32.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.564    -0.600    sigma/udm/udm_controller/clk_out1
    SLICE_X37Y82         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/Q
                         net (fo=1, routed)           0.089    -0.370    sigma/udm/udm_controller/tx_sendbyte_ff_reg_n_0_[6]
    SLICE_X36Y82         LUT6 (Prop_lut6_I4_O)        0.045    -0.325 r  sigma/udm/udm_controller/tx_dout_bo[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    sigma/udm/udm_controller/tx_dout_bo[6]_i_1_n_0
    SLICE_X36Y82         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.833    -0.840    sigma/udm/udm_controller/clk_out1
    SLICE_X36Y82         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X36Y82         FDRE (Hold_fdre_C_D)         0.091    -0.496    sigma/udm/udm_controller/tx_dout_bo_reg[6]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (66.053%)  route 0.096ns (33.947%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.566    -0.598    sigma/udm/udm_controller/clk_out1
    SLICE_X49Y95         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  sigma/udm/udm_controller/RD_DATA_reg_reg[27]/Q
                         net (fo=1, routed)           0.096    -0.362    sigma/udm/udm_controller/in47[19]
    SLICE_X48Y95         LUT4 (Prop_lut4_I3_O)        0.045    -0.317 r  sigma/udm/udm_controller/RD_DATA_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    sigma/udm/udm_controller/RD_DATA_reg[19]
    SLICE_X48Y95         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X48Y95         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[19]/C
                         clock pessimism              0.251    -0.585    
    SLICE_X48Y95         FDRE (Hold_fdre_C_D)         0.092    -0.493    sigma/udm/udm_controller/RD_DATA_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/csr_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.439%)  route 0.107ns (39.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.568    -0.596    sigma/clk_out1
    SLICE_X42Y94         FDRE                                         r  sigma/gpio_bo_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  sigma/gpio_bo_reg_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.325    sigma/Q[3]
    SLICE_X43Y93         FDRE                                         r  sigma/csr_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.838    -0.835    sigma/clk_out1
    SLICE_X43Y93         FDRE                                         r  sigma/csr_rdata_reg[3]/C
                         clock pessimism              0.255    -0.580    
    SLICE_X43Y93         FDRE (Hold_fdre_C_D)         0.076    -0.504    sigma/csr_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/clk_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/uart_rx/bitperiod_o_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.802%)  route 0.116ns (45.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.561    -0.603    sigma/udm/uart_rx/clk_out1
    SLICE_X31Y77         FDRE                                         r  sigma/udm/uart_rx/clk_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  sigma/udm/uart_rx/clk_counter_reg[28]/Q
                         net (fo=4, routed)           0.116    -0.346    sigma/udm/uart_rx/p_0_in__0[25]
    SLICE_X32Y76         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.827    -0.846    sigma/udm/uart_rx/clk_out1
    SLICE_X32Y76         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[25]/C
                         clock pessimism              0.254    -0.592    
    SLICE_X32Y76         FDRE (Hold_fdre_C_D)         0.066    -0.526    sigma/udm/uart_rx/bitperiod_o_reg[25]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_1
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         6.667       4.433      RAMB36_X1Y16     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.667       4.433      RAMB36_X1Y16     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         6.667       4.433      RAMB36_X2Y16     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.667       4.433      RAMB36_X2Y16     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         6.667       4.433      RAMB36_X1Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.667       4.433      RAMB36_X1Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         6.667       4.433      RAMB36_X1Y18     sigma/sigma_tile/ram/ram_dual/ram_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.667       4.433      RAMB36_X1Y18     sigma/sigma_tile/ram/ram_dual/ram_reg_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         6.667       4.433      RAMB36_X2Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.667       4.433      RAMB36_X2Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X43Y93     sigma/csr_rdata_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X78Y89     sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X73Y89     sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X76Y89     sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X76Y89     sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X71Y84     sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X51Y87     sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][mem_addr][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X51Y87     sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][mem_addr][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X49Y85     sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][mem_addr][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X49Y85     sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][mem_addr][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X74Y86     sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X74Y86     sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X76Y86     sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X76Y86     sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X71Y84     sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X51Y87     sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][mem_addr][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X51Y87     sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][mem_addr][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X52Y87     sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][mem_be][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X52Y87     sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][mem_be][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X68Y89     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[10][28]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk_1
  To Clock:  clkfbout_sys_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :          139  Failing Endpoints,  Worst Slack       -0.380ns,  Total Violation      -20.673ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.380ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 2.622ns (39.803%)  route 3.965ns (60.197%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 5.973 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.277    -0.340    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y16         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.506 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=13, routed)          0.922     2.429    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X73Y77         LUT6 (Prop_lut6_I5_O)        0.097     2.526 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8/O
                         net (fo=6, routed)           0.606     3.132    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8_n_0
    SLICE_X72Y77         LUT6 (Prop_lut6_I2_O)        0.097     3.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29/O
                         net (fo=1, routed)           0.100     3.330    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29_n_0
    SLICE_X72Y77         LUT5 (Prop_lut5_I4_O)        0.097     3.427 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20/O
                         net (fo=3, routed)           0.218     3.644    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I0_O)        0.097     3.741 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14/O
                         net (fo=3, routed)           0.355     4.096    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14_n_0
    SLICE_X74Y80         LUT6 (Prop_lut6_I1_O)        0.097     4.193 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=4, routed)           0.409     4.602    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X75Y81         LUT6 (Prop_lut6_I3_O)        0.097     4.699 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2/O
                         net (fo=7, routed)           0.369     5.068    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2_n_0
    SLICE_X78Y81         LUT6 (Prop_lut6_I1_O)        0.097     5.165 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_2/O
                         net (fo=133, routed)         0.524     5.689    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X81Y83         LUT2 (Prop_lut2_I1_O)        0.097     5.786 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.462     6.248    sigma/sigma_tile/riscv/SR[0]
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.211     5.973    sigma/sigma_tile/riscv/clk_out1
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]/C
                         clock pessimism              0.348     6.321    
                         clock uncertainty           -0.080     6.241    
    SLICE_X80Y83         FDRE (Setup_fdre_C_R)       -0.373     5.868    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]
  -------------------------------------------------------------------
                         required time                          5.868    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                 -0.380    

Slack (VIOLATED) :        -0.380ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 2.622ns (39.803%)  route 3.965ns (60.197%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 5.973 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.277    -0.340    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y16         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.506 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=13, routed)          0.922     2.429    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X73Y77         LUT6 (Prop_lut6_I5_O)        0.097     2.526 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8/O
                         net (fo=6, routed)           0.606     3.132    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8_n_0
    SLICE_X72Y77         LUT6 (Prop_lut6_I2_O)        0.097     3.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29/O
                         net (fo=1, routed)           0.100     3.330    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29_n_0
    SLICE_X72Y77         LUT5 (Prop_lut5_I4_O)        0.097     3.427 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20/O
                         net (fo=3, routed)           0.218     3.644    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I0_O)        0.097     3.741 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14/O
                         net (fo=3, routed)           0.355     4.096    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14_n_0
    SLICE_X74Y80         LUT6 (Prop_lut6_I1_O)        0.097     4.193 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=4, routed)           0.409     4.602    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X75Y81         LUT6 (Prop_lut6_I3_O)        0.097     4.699 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2/O
                         net (fo=7, routed)           0.369     5.068    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2_n_0
    SLICE_X78Y81         LUT6 (Prop_lut6_I1_O)        0.097     5.165 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_2/O
                         net (fo=133, routed)         0.524     5.689    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X81Y83         LUT2 (Prop_lut2_I1_O)        0.097     5.786 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.462     6.248    sigma/sigma_tile/riscv/SR[0]
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.211     5.973    sigma/sigma_tile/riscv/clk_out1
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][15]/C
                         clock pessimism              0.348     6.321    
                         clock uncertainty           -0.080     6.241    
    SLICE_X80Y83         FDRE (Setup_fdre_C_R)       -0.373     5.868    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][15]
  -------------------------------------------------------------------
                         required time                          5.868    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                 -0.380    

Slack (VIOLATED) :        -0.380ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 2.622ns (39.803%)  route 3.965ns (60.197%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 5.973 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.277    -0.340    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y16         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.506 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=13, routed)          0.922     2.429    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X73Y77         LUT6 (Prop_lut6_I5_O)        0.097     2.526 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8/O
                         net (fo=6, routed)           0.606     3.132    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8_n_0
    SLICE_X72Y77         LUT6 (Prop_lut6_I2_O)        0.097     3.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29/O
                         net (fo=1, routed)           0.100     3.330    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29_n_0
    SLICE_X72Y77         LUT5 (Prop_lut5_I4_O)        0.097     3.427 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20/O
                         net (fo=3, routed)           0.218     3.644    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I0_O)        0.097     3.741 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14/O
                         net (fo=3, routed)           0.355     4.096    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14_n_0
    SLICE_X74Y80         LUT6 (Prop_lut6_I1_O)        0.097     4.193 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=4, routed)           0.409     4.602    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X75Y81         LUT6 (Prop_lut6_I3_O)        0.097     4.699 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2/O
                         net (fo=7, routed)           0.369     5.068    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2_n_0
    SLICE_X78Y81         LUT6 (Prop_lut6_I1_O)        0.097     5.165 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_2/O
                         net (fo=133, routed)         0.524     5.689    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X81Y83         LUT2 (Prop_lut2_I1_O)        0.097     5.786 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.462     6.248    sigma/sigma_tile/riscv/SR[0]
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.211     5.973    sigma/sigma_tile/riscv/clk_out1
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][16]/C
                         clock pessimism              0.348     6.321    
                         clock uncertainty           -0.080     6.241    
    SLICE_X80Y83         FDRE (Setup_fdre_C_R)       -0.373     5.868    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][16]
  -------------------------------------------------------------------
                         required time                          5.868    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                 -0.380    

Slack (VIOLATED) :        -0.380ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 2.622ns (39.803%)  route 3.965ns (60.197%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 5.973 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.277    -0.340    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y16         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.506 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=13, routed)          0.922     2.429    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X73Y77         LUT6 (Prop_lut6_I5_O)        0.097     2.526 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8/O
                         net (fo=6, routed)           0.606     3.132    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8_n_0
    SLICE_X72Y77         LUT6 (Prop_lut6_I2_O)        0.097     3.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29/O
                         net (fo=1, routed)           0.100     3.330    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29_n_0
    SLICE_X72Y77         LUT5 (Prop_lut5_I4_O)        0.097     3.427 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20/O
                         net (fo=3, routed)           0.218     3.644    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I0_O)        0.097     3.741 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14/O
                         net (fo=3, routed)           0.355     4.096    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14_n_0
    SLICE_X74Y80         LUT6 (Prop_lut6_I1_O)        0.097     4.193 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=4, routed)           0.409     4.602    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X75Y81         LUT6 (Prop_lut6_I3_O)        0.097     4.699 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2/O
                         net (fo=7, routed)           0.369     5.068    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2_n_0
    SLICE_X78Y81         LUT6 (Prop_lut6_I1_O)        0.097     5.165 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_2/O
                         net (fo=133, routed)         0.524     5.689    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X81Y83         LUT2 (Prop_lut2_I1_O)        0.097     5.786 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.462     6.248    sigma/sigma_tile/riscv/SR[0]
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.211     5.973    sigma/sigma_tile/riscv/clk_out1
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][17]/C
                         clock pessimism              0.348     6.321    
                         clock uncertainty           -0.080     6.241    
    SLICE_X80Y83         FDRE (Setup_fdre_C_R)       -0.373     5.868    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][17]
  -------------------------------------------------------------------
                         required time                          5.868    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                 -0.380    

Slack (VIOLATED) :        -0.380ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 2.622ns (39.803%)  route 3.965ns (60.197%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 5.973 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.277    -0.340    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y16         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.506 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=13, routed)          0.922     2.429    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X73Y77         LUT6 (Prop_lut6_I5_O)        0.097     2.526 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8/O
                         net (fo=6, routed)           0.606     3.132    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8_n_0
    SLICE_X72Y77         LUT6 (Prop_lut6_I2_O)        0.097     3.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29/O
                         net (fo=1, routed)           0.100     3.330    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29_n_0
    SLICE_X72Y77         LUT5 (Prop_lut5_I4_O)        0.097     3.427 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20/O
                         net (fo=3, routed)           0.218     3.644    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I0_O)        0.097     3.741 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14/O
                         net (fo=3, routed)           0.355     4.096    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14_n_0
    SLICE_X74Y80         LUT6 (Prop_lut6_I1_O)        0.097     4.193 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=4, routed)           0.409     4.602    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X75Y81         LUT6 (Prop_lut6_I3_O)        0.097     4.699 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2/O
                         net (fo=7, routed)           0.369     5.068    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2_n_0
    SLICE_X78Y81         LUT6 (Prop_lut6_I1_O)        0.097     5.165 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_2/O
                         net (fo=133, routed)         0.524     5.689    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X81Y83         LUT2 (Prop_lut2_I1_O)        0.097     5.786 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.462     6.248    sigma/sigma_tile/riscv/SR[0]
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.211     5.973    sigma/sigma_tile/riscv/clk_out1
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][4]/C
                         clock pessimism              0.348     6.321    
                         clock uncertainty           -0.080     6.241    
    SLICE_X80Y83         FDRE (Setup_fdre_C_R)       -0.373     5.868    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][4]
  -------------------------------------------------------------------
                         required time                          5.868    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                 -0.380    

Slack (VIOLATED) :        -0.380ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 2.622ns (39.803%)  route 3.965ns (60.197%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 5.973 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.277    -0.340    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y16         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.506 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=13, routed)          0.922     2.429    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X73Y77         LUT6 (Prop_lut6_I5_O)        0.097     2.526 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8/O
                         net (fo=6, routed)           0.606     3.132    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8_n_0
    SLICE_X72Y77         LUT6 (Prop_lut6_I2_O)        0.097     3.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29/O
                         net (fo=1, routed)           0.100     3.330    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29_n_0
    SLICE_X72Y77         LUT5 (Prop_lut5_I4_O)        0.097     3.427 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20/O
                         net (fo=3, routed)           0.218     3.644    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I0_O)        0.097     3.741 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14/O
                         net (fo=3, routed)           0.355     4.096    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14_n_0
    SLICE_X74Y80         LUT6 (Prop_lut6_I1_O)        0.097     4.193 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=4, routed)           0.409     4.602    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X75Y81         LUT6 (Prop_lut6_I3_O)        0.097     4.699 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2/O
                         net (fo=7, routed)           0.369     5.068    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2_n_0
    SLICE_X78Y81         LUT6 (Prop_lut6_I1_O)        0.097     5.165 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_2/O
                         net (fo=133, routed)         0.524     5.689    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X81Y83         LUT2 (Prop_lut2_I1_O)        0.097     5.786 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.462     6.248    sigma/sigma_tile/riscv/SR[0]
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.211     5.973    sigma/sigma_tile/riscv/clk_out1
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]/C
                         clock pessimism              0.348     6.321    
                         clock uncertainty           -0.080     6.241    
    SLICE_X80Y83         FDRE (Setup_fdre_C_R)       -0.373     5.868    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]
  -------------------------------------------------------------------
                         required time                          5.868    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                 -0.380    

Slack (VIOLATED) :        -0.380ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 2.622ns (39.803%)  route 3.965ns (60.197%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 5.973 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.277    -0.340    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y16         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.506 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=13, routed)          0.922     2.429    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X73Y77         LUT6 (Prop_lut6_I5_O)        0.097     2.526 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8/O
                         net (fo=6, routed)           0.606     3.132    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8_n_0
    SLICE_X72Y77         LUT6 (Prop_lut6_I2_O)        0.097     3.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29/O
                         net (fo=1, routed)           0.100     3.330    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29_n_0
    SLICE_X72Y77         LUT5 (Prop_lut5_I4_O)        0.097     3.427 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20/O
                         net (fo=3, routed)           0.218     3.644    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I0_O)        0.097     3.741 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14/O
                         net (fo=3, routed)           0.355     4.096    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14_n_0
    SLICE_X74Y80         LUT6 (Prop_lut6_I1_O)        0.097     4.193 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=4, routed)           0.409     4.602    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X75Y81         LUT6 (Prop_lut6_I3_O)        0.097     4.699 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2/O
                         net (fo=7, routed)           0.369     5.068    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2_n_0
    SLICE_X78Y81         LUT6 (Prop_lut6_I1_O)        0.097     5.165 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_2/O
                         net (fo=133, routed)         0.524     5.689    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X81Y83         LUT2 (Prop_lut2_I1_O)        0.097     5.786 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.462     6.248    sigma/sigma_tile/riscv/SR[0]
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.211     5.973    sigma/sigma_tile/riscv/clk_out1
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]/C
                         clock pessimism              0.348     6.321    
                         clock uncertainty           -0.080     6.241    
    SLICE_X80Y83         FDRE (Setup_fdre_C_R)       -0.373     5.868    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]
  -------------------------------------------------------------------
                         required time                          5.868    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                 -0.380    

Slack (VIOLATED) :        -0.380ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 2.622ns (39.803%)  route 3.965ns (60.197%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 5.973 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.277    -0.340    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y16         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.506 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=13, routed)          0.922     2.429    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X73Y77         LUT6 (Prop_lut6_I5_O)        0.097     2.526 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8/O
                         net (fo=6, routed)           0.606     3.132    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8_n_0
    SLICE_X72Y77         LUT6 (Prop_lut6_I2_O)        0.097     3.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29/O
                         net (fo=1, routed)           0.100     3.330    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29_n_0
    SLICE_X72Y77         LUT5 (Prop_lut5_I4_O)        0.097     3.427 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20/O
                         net (fo=3, routed)           0.218     3.644    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I0_O)        0.097     3.741 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14/O
                         net (fo=3, routed)           0.355     4.096    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14_n_0
    SLICE_X74Y80         LUT6 (Prop_lut6_I1_O)        0.097     4.193 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=4, routed)           0.409     4.602    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X75Y81         LUT6 (Prop_lut6_I3_O)        0.097     4.699 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2/O
                         net (fo=7, routed)           0.369     5.068    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2_n_0
    SLICE_X78Y81         LUT6 (Prop_lut6_I1_O)        0.097     5.165 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_2/O
                         net (fo=133, routed)         0.524     5.689    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X81Y83         LUT2 (Prop_lut2_I1_O)        0.097     5.786 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.462     6.248    sigma/sigma_tile/riscv/SR[0]
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.211     5.973    sigma/sigma_tile/riscv/clk_out1
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][7]/C
                         clock pessimism              0.348     6.321    
                         clock uncertainty           -0.080     6.241    
    SLICE_X80Y83         FDRE (Setup_fdre_C_R)       -0.373     5.868    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][7]
  -------------------------------------------------------------------
                         required time                          5.868    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                 -0.380    

Slack (VIOLATED) :        -0.347ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.616ns  (logic 2.622ns (39.631%)  route 3.994ns (60.369%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.690ns = ( 5.976 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.277    -0.340    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y16         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.506 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=13, routed)          0.922     2.429    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X73Y77         LUT6 (Prop_lut6_I5_O)        0.097     2.526 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8/O
                         net (fo=6, routed)           0.606     3.132    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8_n_0
    SLICE_X72Y77         LUT6 (Prop_lut6_I2_O)        0.097     3.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29/O
                         net (fo=1, routed)           0.100     3.330    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29_n_0
    SLICE_X72Y77         LUT5 (Prop_lut5_I4_O)        0.097     3.427 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20/O
                         net (fo=3, routed)           0.218     3.644    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I0_O)        0.097     3.741 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14/O
                         net (fo=3, routed)           0.355     4.096    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14_n_0
    SLICE_X74Y80         LUT6 (Prop_lut6_I1_O)        0.097     4.193 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=4, routed)           0.409     4.602    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X75Y81         LUT6 (Prop_lut6_I3_O)        0.097     4.699 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2/O
                         net (fo=7, routed)           0.369     5.068    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2_n_0
    SLICE_X78Y81         LUT6 (Prop_lut6_I1_O)        0.097     5.165 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_2/O
                         net (fo=133, routed)         0.524     5.689    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X81Y83         LUT2 (Prop_lut2_I1_O)        0.097     5.786 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.490     6.277    sigma/sigma_tile/riscv/SR[0]
    SLICE_X81Y87         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.214     5.976    sigma/sigma_tile/riscv/clk_out1
    SLICE_X81Y87         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][21]/C
                         clock pessimism              0.348     6.324    
                         clock uncertainty           -0.080     6.244    
    SLICE_X81Y87         FDRE (Setup_fdre_C_R)       -0.314     5.930    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][21]
  -------------------------------------------------------------------
                         required time                          5.930    
                         arrival time                          -6.277    
  -------------------------------------------------------------------
                         slack                                 -0.347    

Slack (VIOLATED) :        -0.347ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.616ns  (logic 2.622ns (39.631%)  route 3.994ns (60.369%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.690ns = ( 5.976 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.277    -0.340    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y16         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.506 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=13, routed)          0.922     2.429    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X73Y77         LUT6 (Prop_lut6_I5_O)        0.097     2.526 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8/O
                         net (fo=6, routed)           0.606     3.132    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8_n_0
    SLICE_X72Y77         LUT6 (Prop_lut6_I2_O)        0.097     3.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29/O
                         net (fo=1, routed)           0.100     3.330    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29_n_0
    SLICE_X72Y77         LUT5 (Prop_lut5_I4_O)        0.097     3.427 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20/O
                         net (fo=3, routed)           0.218     3.644    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I0_O)        0.097     3.741 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14/O
                         net (fo=3, routed)           0.355     4.096    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14_n_0
    SLICE_X74Y80         LUT6 (Prop_lut6_I1_O)        0.097     4.193 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=4, routed)           0.409     4.602    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X75Y81         LUT6 (Prop_lut6_I3_O)        0.097     4.699 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2/O
                         net (fo=7, routed)           0.369     5.068    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2_n_0
    SLICE_X78Y81         LUT6 (Prop_lut6_I1_O)        0.097     5.165 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_2/O
                         net (fo=133, routed)         0.524     5.689    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X81Y83         LUT2 (Prop_lut2_I1_O)        0.097     5.786 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.490     6.277    sigma/sigma_tile/riscv/SR[0]
    SLICE_X81Y87         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.214     5.976    sigma/sigma_tile/riscv/clk_out1
    SLICE_X81Y87         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][23]/C
                         clock pessimism              0.348     6.324    
                         clock uncertainty           -0.080     6.244    
    SLICE_X81Y87         FDRE (Setup_fdre_C_R)       -0.314     5.930    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][23]
  -------------------------------------------------------------------
                         required time                          5.930    
                         arrival time                          -6.277    
  -------------------------------------------------------------------
                         slack                                 -0.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/irq_en_bo_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/sfr/host\\.rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.186ns (78.908%)  route 0.050ns (21.092%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.570    -0.594    sigma/sigma_tile/sfr/clk_out1
    SLICE_X36Y94         FDRE                                         r  sigma/sigma_tile/sfr/irq_en_bo_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  sigma/sigma_tile/sfr/irq_en_bo_reg[9]/Q
                         net (fo=1, routed)           0.050    -0.404    sigma/sigma_tile/riscv/host\\.rdata_reg[15][6]
    SLICE_X37Y94         LUT4 (Prop_lut4_I1_O)        0.045    -0.359 r  sigma/sigma_tile/riscv/host\\.rdata[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.359    sigma/sigma_tile/sfr/host\\.rdata_reg[9]_0
    SLICE_X37Y94         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.841    -0.832    sigma/sigma_tile/sfr/clk_out1
    SLICE_X37Y94         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[9]/C
                         clock pessimism              0.251    -0.581    
                         clock uncertainty            0.080    -0.501    
    SLICE_X37Y94         FDRE (Hold_fdre_C_D)         0.092    -0.409    sigma/sigma_tile/sfr/host\\.rdata_reg[9]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 sigma/udm/uart_tx/databuf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.390%)  route 0.090ns (32.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.563    -0.601    sigma/udm/uart_tx/clk_out1
    SLICE_X35Y81         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  sigma/udm/uart_tx/databuf_reg[3]/Q
                         net (fo=1, routed)           0.090    -0.370    sigma/udm/uart_tx/in13[2]
    SLICE_X34Y81         LUT4 (Prop_lut4_I3_O)        0.045    -0.325 r  sigma/udm/uart_tx/databuf[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    sigma/udm/uart_tx/databuf[2]_i_1_n_0
    SLICE_X34Y81         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.832    -0.841    sigma/udm/uart_tx/clk_out1
    SLICE_X34Y81         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[2]/C
                         clock pessimism              0.253    -0.588    
                         clock uncertainty            0.080    -0.508    
    SLICE_X34Y81         FDRE (Hold_fdre_C_D)         0.121    -0.387    sigma/udm/uart_tx/databuf_reg[2]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/csr_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.092%)  route 0.115ns (44.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.568    -0.596    sigma/clk_out1
    SLICE_X40Y93         FDRE                                         r  sigma/gpio_bo_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigma/gpio_bo_reg_reg[2]/Q
                         net (fo=1, routed)           0.115    -0.340    sigma/Q[2]
    SLICE_X43Y93         FDRE                                         r  sigma/csr_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.838    -0.835    sigma/clk_out1
    SLICE_X43Y93         FDRE                                         r  sigma/csr_rdata_reg[2]/C
                         clock pessimism              0.275    -0.560    
                         clock uncertainty            0.080    -0.480    
    SLICE_X43Y93         FDRE (Hold_fdre_C_D)         0.071    -0.409    sigma/csr_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.412%)  route 0.107ns (36.588%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.592    -0.572    sigma/sigma_tile/riscv/clk_out1
    SLICE_X79Y80         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[14]/Q
                         net (fo=4, routed)           0.107    -0.324    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[14]
    SLICE_X78Y80         LUT4 (Prop_lut4_I1_O)        0.045    -0.279 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][curinstr_addr][14]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    sigma/sigma_tile/riscv/genpstage_IDECODE_TRX_BUF[0][curinstr_addr][14]
    SLICE_X78Y80         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.862    -0.811    sigma/sigma_tile/riscv/clk_out1
    SLICE_X78Y80         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][14]/C
                         clock pessimism              0.252    -0.559    
                         clock uncertainty            0.080    -0.479    
    SLICE_X78Y80         FDRE (Hold_fdre_C_D)         0.120    -0.359    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][14]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/irq_en_bo_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/sfr/host\\.rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.798%)  route 0.084ns (31.202%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.570    -0.594    sigma/sigma_tile/sfr/clk_out1
    SLICE_X36Y94         FDRE                                         r  sigma/sigma_tile/sfr/irq_en_bo_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  sigma/sigma_tile/sfr/irq_en_bo_reg[13]/Q
                         net (fo=1, routed)           0.084    -0.369    sigma/sigma_tile/riscv/host\\.rdata_reg[15][10]
    SLICE_X37Y94         LUT4 (Prop_lut4_I1_O)        0.045    -0.324 r  sigma/sigma_tile/riscv/host\\.rdata[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    sigma/sigma_tile/sfr/host\\.rdata_reg[13]_0
    SLICE_X37Y94         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.841    -0.832    sigma/sigma_tile/sfr/clk_out1
    SLICE_X37Y94         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[13]/C
                         clock pessimism              0.251    -0.581    
                         clock uncertainty            0.080    -0.501    
    SLICE_X37Y94         FDRE (Hold_fdre_C_D)         0.091    -0.410    sigma/sigma_tile/sfr/host\\.rdata_reg[13]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/clk_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/uart_rx/bitperiod_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.116%)  route 0.135ns (48.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.560    -0.604    sigma/udm/uart_rx/clk_out1
    SLICE_X29Y73         FDRE                                         r  sigma/udm/uart_rx/clk_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  sigma/udm/uart_rx/clk_counter_reg[13]/Q
                         net (fo=4, routed)           0.135    -0.328    sigma/udm/uart_rx/p_0_in__0[10]
    SLICE_X30Y73         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.827    -0.846    sigma/udm/uart_rx/clk_out1
    SLICE_X30Y73         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[10]/C
                         clock pessimism              0.275    -0.571    
                         clock uncertainty            0.080    -0.491    
    SLICE_X30Y73         FDRE (Hold_fdre_C_D)         0.075    -0.416    sigma/udm/uart_rx/bitperiod_o_reg[10]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.514%)  route 0.089ns (32.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.564    -0.600    sigma/udm/udm_controller/clk_out1
    SLICE_X37Y82         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/Q
                         net (fo=1, routed)           0.089    -0.370    sigma/udm/udm_controller/tx_sendbyte_ff_reg_n_0_[6]
    SLICE_X36Y82         LUT6 (Prop_lut6_I4_O)        0.045    -0.325 r  sigma/udm/udm_controller/tx_dout_bo[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    sigma/udm/udm_controller/tx_dout_bo[6]_i_1_n_0
    SLICE_X36Y82         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.833    -0.840    sigma/udm/udm_controller/clk_out1
    SLICE_X36Y82         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/C
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.080    -0.507    
    SLICE_X36Y82         FDRE (Hold_fdre_C_D)         0.091    -0.416    sigma/udm/udm_controller/tx_dout_bo_reg[6]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (66.053%)  route 0.096ns (33.947%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.566    -0.598    sigma/udm/udm_controller/clk_out1
    SLICE_X49Y95         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  sigma/udm/udm_controller/RD_DATA_reg_reg[27]/Q
                         net (fo=1, routed)           0.096    -0.362    sigma/udm/udm_controller/in47[19]
    SLICE_X48Y95         LUT4 (Prop_lut4_I3_O)        0.045    -0.317 r  sigma/udm/udm_controller/RD_DATA_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    sigma/udm/udm_controller/RD_DATA_reg[19]
    SLICE_X48Y95         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X48Y95         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[19]/C
                         clock pessimism              0.251    -0.585    
                         clock uncertainty            0.080    -0.505    
    SLICE_X48Y95         FDRE (Hold_fdre_C_D)         0.092    -0.413    sigma/udm/udm_controller/RD_DATA_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/csr_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.439%)  route 0.107ns (39.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.568    -0.596    sigma/clk_out1
    SLICE_X42Y94         FDRE                                         r  sigma/gpio_bo_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  sigma/gpio_bo_reg_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.325    sigma/Q[3]
    SLICE_X43Y93         FDRE                                         r  sigma/csr_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.838    -0.835    sigma/clk_out1
    SLICE_X43Y93         FDRE                                         r  sigma/csr_rdata_reg[3]/C
                         clock pessimism              0.255    -0.580    
                         clock uncertainty            0.080    -0.500    
    SLICE_X43Y93         FDRE (Hold_fdre_C_D)         0.076    -0.424    sigma/csr_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/clk_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/uart_rx/bitperiod_o_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.802%)  route 0.116ns (45.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.561    -0.603    sigma/udm/uart_rx/clk_out1
    SLICE_X31Y77         FDRE                                         r  sigma/udm/uart_rx/clk_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  sigma/udm/uart_rx/clk_counter_reg[28]/Q
                         net (fo=4, routed)           0.116    -0.346    sigma/udm/uart_rx/p_0_in__0[25]
    SLICE_X32Y76         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.827    -0.846    sigma/udm/uart_rx/clk_out1
    SLICE_X32Y76         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[25]/C
                         clock pessimism              0.254    -0.592    
                         clock uncertainty            0.080    -0.512    
    SLICE_X32Y76         FDRE (Hold_fdre_C_D)         0.066    -0.446    sigma/udm/uart_rx/bitperiod_o_reg[25]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.100    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :          139  Failing Endpoints,  Worst Slack       -0.380ns,  Total Violation      -20.673ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.380ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 2.622ns (39.803%)  route 3.965ns (60.197%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 5.973 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.277    -0.340    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y16         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.506 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=13, routed)          0.922     2.429    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X73Y77         LUT6 (Prop_lut6_I5_O)        0.097     2.526 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8/O
                         net (fo=6, routed)           0.606     3.132    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8_n_0
    SLICE_X72Y77         LUT6 (Prop_lut6_I2_O)        0.097     3.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29/O
                         net (fo=1, routed)           0.100     3.330    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29_n_0
    SLICE_X72Y77         LUT5 (Prop_lut5_I4_O)        0.097     3.427 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20/O
                         net (fo=3, routed)           0.218     3.644    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I0_O)        0.097     3.741 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14/O
                         net (fo=3, routed)           0.355     4.096    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14_n_0
    SLICE_X74Y80         LUT6 (Prop_lut6_I1_O)        0.097     4.193 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=4, routed)           0.409     4.602    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X75Y81         LUT6 (Prop_lut6_I3_O)        0.097     4.699 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2/O
                         net (fo=7, routed)           0.369     5.068    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2_n_0
    SLICE_X78Y81         LUT6 (Prop_lut6_I1_O)        0.097     5.165 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_2/O
                         net (fo=133, routed)         0.524     5.689    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X81Y83         LUT2 (Prop_lut2_I1_O)        0.097     5.786 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.462     6.248    sigma/sigma_tile/riscv/SR[0]
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.211     5.973    sigma/sigma_tile/riscv/clk_out1
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]/C
                         clock pessimism              0.348     6.321    
                         clock uncertainty           -0.080     6.241    
    SLICE_X80Y83         FDRE (Setup_fdre_C_R)       -0.373     5.868    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]
  -------------------------------------------------------------------
                         required time                          5.868    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                 -0.380    

Slack (VIOLATED) :        -0.380ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 2.622ns (39.803%)  route 3.965ns (60.197%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 5.973 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.277    -0.340    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y16         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.506 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=13, routed)          0.922     2.429    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X73Y77         LUT6 (Prop_lut6_I5_O)        0.097     2.526 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8/O
                         net (fo=6, routed)           0.606     3.132    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8_n_0
    SLICE_X72Y77         LUT6 (Prop_lut6_I2_O)        0.097     3.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29/O
                         net (fo=1, routed)           0.100     3.330    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29_n_0
    SLICE_X72Y77         LUT5 (Prop_lut5_I4_O)        0.097     3.427 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20/O
                         net (fo=3, routed)           0.218     3.644    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I0_O)        0.097     3.741 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14/O
                         net (fo=3, routed)           0.355     4.096    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14_n_0
    SLICE_X74Y80         LUT6 (Prop_lut6_I1_O)        0.097     4.193 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=4, routed)           0.409     4.602    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X75Y81         LUT6 (Prop_lut6_I3_O)        0.097     4.699 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2/O
                         net (fo=7, routed)           0.369     5.068    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2_n_0
    SLICE_X78Y81         LUT6 (Prop_lut6_I1_O)        0.097     5.165 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_2/O
                         net (fo=133, routed)         0.524     5.689    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X81Y83         LUT2 (Prop_lut2_I1_O)        0.097     5.786 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.462     6.248    sigma/sigma_tile/riscv/SR[0]
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.211     5.973    sigma/sigma_tile/riscv/clk_out1
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][15]/C
                         clock pessimism              0.348     6.321    
                         clock uncertainty           -0.080     6.241    
    SLICE_X80Y83         FDRE (Setup_fdre_C_R)       -0.373     5.868    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][15]
  -------------------------------------------------------------------
                         required time                          5.868    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                 -0.380    

Slack (VIOLATED) :        -0.380ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 2.622ns (39.803%)  route 3.965ns (60.197%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 5.973 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.277    -0.340    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y16         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.506 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=13, routed)          0.922     2.429    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X73Y77         LUT6 (Prop_lut6_I5_O)        0.097     2.526 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8/O
                         net (fo=6, routed)           0.606     3.132    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8_n_0
    SLICE_X72Y77         LUT6 (Prop_lut6_I2_O)        0.097     3.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29/O
                         net (fo=1, routed)           0.100     3.330    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29_n_0
    SLICE_X72Y77         LUT5 (Prop_lut5_I4_O)        0.097     3.427 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20/O
                         net (fo=3, routed)           0.218     3.644    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I0_O)        0.097     3.741 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14/O
                         net (fo=3, routed)           0.355     4.096    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14_n_0
    SLICE_X74Y80         LUT6 (Prop_lut6_I1_O)        0.097     4.193 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=4, routed)           0.409     4.602    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X75Y81         LUT6 (Prop_lut6_I3_O)        0.097     4.699 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2/O
                         net (fo=7, routed)           0.369     5.068    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2_n_0
    SLICE_X78Y81         LUT6 (Prop_lut6_I1_O)        0.097     5.165 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_2/O
                         net (fo=133, routed)         0.524     5.689    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X81Y83         LUT2 (Prop_lut2_I1_O)        0.097     5.786 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.462     6.248    sigma/sigma_tile/riscv/SR[0]
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.211     5.973    sigma/sigma_tile/riscv/clk_out1
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][16]/C
                         clock pessimism              0.348     6.321    
                         clock uncertainty           -0.080     6.241    
    SLICE_X80Y83         FDRE (Setup_fdre_C_R)       -0.373     5.868    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][16]
  -------------------------------------------------------------------
                         required time                          5.868    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                 -0.380    

Slack (VIOLATED) :        -0.380ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 2.622ns (39.803%)  route 3.965ns (60.197%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 5.973 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.277    -0.340    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y16         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.506 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=13, routed)          0.922     2.429    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X73Y77         LUT6 (Prop_lut6_I5_O)        0.097     2.526 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8/O
                         net (fo=6, routed)           0.606     3.132    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8_n_0
    SLICE_X72Y77         LUT6 (Prop_lut6_I2_O)        0.097     3.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29/O
                         net (fo=1, routed)           0.100     3.330    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29_n_0
    SLICE_X72Y77         LUT5 (Prop_lut5_I4_O)        0.097     3.427 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20/O
                         net (fo=3, routed)           0.218     3.644    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I0_O)        0.097     3.741 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14/O
                         net (fo=3, routed)           0.355     4.096    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14_n_0
    SLICE_X74Y80         LUT6 (Prop_lut6_I1_O)        0.097     4.193 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=4, routed)           0.409     4.602    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X75Y81         LUT6 (Prop_lut6_I3_O)        0.097     4.699 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2/O
                         net (fo=7, routed)           0.369     5.068    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2_n_0
    SLICE_X78Y81         LUT6 (Prop_lut6_I1_O)        0.097     5.165 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_2/O
                         net (fo=133, routed)         0.524     5.689    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X81Y83         LUT2 (Prop_lut2_I1_O)        0.097     5.786 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.462     6.248    sigma/sigma_tile/riscv/SR[0]
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.211     5.973    sigma/sigma_tile/riscv/clk_out1
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][17]/C
                         clock pessimism              0.348     6.321    
                         clock uncertainty           -0.080     6.241    
    SLICE_X80Y83         FDRE (Setup_fdre_C_R)       -0.373     5.868    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][17]
  -------------------------------------------------------------------
                         required time                          5.868    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                 -0.380    

Slack (VIOLATED) :        -0.380ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 2.622ns (39.803%)  route 3.965ns (60.197%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 5.973 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.277    -0.340    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y16         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.506 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=13, routed)          0.922     2.429    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X73Y77         LUT6 (Prop_lut6_I5_O)        0.097     2.526 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8/O
                         net (fo=6, routed)           0.606     3.132    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8_n_0
    SLICE_X72Y77         LUT6 (Prop_lut6_I2_O)        0.097     3.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29/O
                         net (fo=1, routed)           0.100     3.330    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29_n_0
    SLICE_X72Y77         LUT5 (Prop_lut5_I4_O)        0.097     3.427 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20/O
                         net (fo=3, routed)           0.218     3.644    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I0_O)        0.097     3.741 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14/O
                         net (fo=3, routed)           0.355     4.096    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14_n_0
    SLICE_X74Y80         LUT6 (Prop_lut6_I1_O)        0.097     4.193 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=4, routed)           0.409     4.602    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X75Y81         LUT6 (Prop_lut6_I3_O)        0.097     4.699 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2/O
                         net (fo=7, routed)           0.369     5.068    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2_n_0
    SLICE_X78Y81         LUT6 (Prop_lut6_I1_O)        0.097     5.165 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_2/O
                         net (fo=133, routed)         0.524     5.689    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X81Y83         LUT2 (Prop_lut2_I1_O)        0.097     5.786 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.462     6.248    sigma/sigma_tile/riscv/SR[0]
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.211     5.973    sigma/sigma_tile/riscv/clk_out1
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][4]/C
                         clock pessimism              0.348     6.321    
                         clock uncertainty           -0.080     6.241    
    SLICE_X80Y83         FDRE (Setup_fdre_C_R)       -0.373     5.868    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][4]
  -------------------------------------------------------------------
                         required time                          5.868    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                 -0.380    

Slack (VIOLATED) :        -0.380ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 2.622ns (39.803%)  route 3.965ns (60.197%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 5.973 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.277    -0.340    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y16         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.506 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=13, routed)          0.922     2.429    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X73Y77         LUT6 (Prop_lut6_I5_O)        0.097     2.526 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8/O
                         net (fo=6, routed)           0.606     3.132    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8_n_0
    SLICE_X72Y77         LUT6 (Prop_lut6_I2_O)        0.097     3.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29/O
                         net (fo=1, routed)           0.100     3.330    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29_n_0
    SLICE_X72Y77         LUT5 (Prop_lut5_I4_O)        0.097     3.427 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20/O
                         net (fo=3, routed)           0.218     3.644    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I0_O)        0.097     3.741 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14/O
                         net (fo=3, routed)           0.355     4.096    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14_n_0
    SLICE_X74Y80         LUT6 (Prop_lut6_I1_O)        0.097     4.193 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=4, routed)           0.409     4.602    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X75Y81         LUT6 (Prop_lut6_I3_O)        0.097     4.699 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2/O
                         net (fo=7, routed)           0.369     5.068    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2_n_0
    SLICE_X78Y81         LUT6 (Prop_lut6_I1_O)        0.097     5.165 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_2/O
                         net (fo=133, routed)         0.524     5.689    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X81Y83         LUT2 (Prop_lut2_I1_O)        0.097     5.786 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.462     6.248    sigma/sigma_tile/riscv/SR[0]
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.211     5.973    sigma/sigma_tile/riscv/clk_out1
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]/C
                         clock pessimism              0.348     6.321    
                         clock uncertainty           -0.080     6.241    
    SLICE_X80Y83         FDRE (Setup_fdre_C_R)       -0.373     5.868    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]
  -------------------------------------------------------------------
                         required time                          5.868    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                 -0.380    

Slack (VIOLATED) :        -0.380ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 2.622ns (39.803%)  route 3.965ns (60.197%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 5.973 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.277    -0.340    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y16         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.506 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=13, routed)          0.922     2.429    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X73Y77         LUT6 (Prop_lut6_I5_O)        0.097     2.526 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8/O
                         net (fo=6, routed)           0.606     3.132    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8_n_0
    SLICE_X72Y77         LUT6 (Prop_lut6_I2_O)        0.097     3.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29/O
                         net (fo=1, routed)           0.100     3.330    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29_n_0
    SLICE_X72Y77         LUT5 (Prop_lut5_I4_O)        0.097     3.427 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20/O
                         net (fo=3, routed)           0.218     3.644    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I0_O)        0.097     3.741 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14/O
                         net (fo=3, routed)           0.355     4.096    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14_n_0
    SLICE_X74Y80         LUT6 (Prop_lut6_I1_O)        0.097     4.193 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=4, routed)           0.409     4.602    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X75Y81         LUT6 (Prop_lut6_I3_O)        0.097     4.699 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2/O
                         net (fo=7, routed)           0.369     5.068    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2_n_0
    SLICE_X78Y81         LUT6 (Prop_lut6_I1_O)        0.097     5.165 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_2/O
                         net (fo=133, routed)         0.524     5.689    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X81Y83         LUT2 (Prop_lut2_I1_O)        0.097     5.786 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.462     6.248    sigma/sigma_tile/riscv/SR[0]
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.211     5.973    sigma/sigma_tile/riscv/clk_out1
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]/C
                         clock pessimism              0.348     6.321    
                         clock uncertainty           -0.080     6.241    
    SLICE_X80Y83         FDRE (Setup_fdre_C_R)       -0.373     5.868    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]
  -------------------------------------------------------------------
                         required time                          5.868    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                 -0.380    

Slack (VIOLATED) :        -0.380ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 2.622ns (39.803%)  route 3.965ns (60.197%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.693ns = ( 5.973 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.277    -0.340    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y16         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.506 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=13, routed)          0.922     2.429    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X73Y77         LUT6 (Prop_lut6_I5_O)        0.097     2.526 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8/O
                         net (fo=6, routed)           0.606     3.132    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8_n_0
    SLICE_X72Y77         LUT6 (Prop_lut6_I2_O)        0.097     3.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29/O
                         net (fo=1, routed)           0.100     3.330    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29_n_0
    SLICE_X72Y77         LUT5 (Prop_lut5_I4_O)        0.097     3.427 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20/O
                         net (fo=3, routed)           0.218     3.644    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I0_O)        0.097     3.741 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14/O
                         net (fo=3, routed)           0.355     4.096    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14_n_0
    SLICE_X74Y80         LUT6 (Prop_lut6_I1_O)        0.097     4.193 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=4, routed)           0.409     4.602    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X75Y81         LUT6 (Prop_lut6_I3_O)        0.097     4.699 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2/O
                         net (fo=7, routed)           0.369     5.068    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2_n_0
    SLICE_X78Y81         LUT6 (Prop_lut6_I1_O)        0.097     5.165 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_2/O
                         net (fo=133, routed)         0.524     5.689    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X81Y83         LUT2 (Prop_lut2_I1_O)        0.097     5.786 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.462     6.248    sigma/sigma_tile/riscv/SR[0]
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.211     5.973    sigma/sigma_tile/riscv/clk_out1
    SLICE_X80Y83         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][7]/C
                         clock pessimism              0.348     6.321    
                         clock uncertainty           -0.080     6.241    
    SLICE_X80Y83         FDRE (Setup_fdre_C_R)       -0.373     5.868    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][7]
  -------------------------------------------------------------------
                         required time                          5.868    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                 -0.380    

Slack (VIOLATED) :        -0.347ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.616ns  (logic 2.622ns (39.631%)  route 3.994ns (60.369%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.690ns = ( 5.976 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.277    -0.340    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y16         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.506 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=13, routed)          0.922     2.429    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X73Y77         LUT6 (Prop_lut6_I5_O)        0.097     2.526 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8/O
                         net (fo=6, routed)           0.606     3.132    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8_n_0
    SLICE_X72Y77         LUT6 (Prop_lut6_I2_O)        0.097     3.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29/O
                         net (fo=1, routed)           0.100     3.330    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29_n_0
    SLICE_X72Y77         LUT5 (Prop_lut5_I4_O)        0.097     3.427 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20/O
                         net (fo=3, routed)           0.218     3.644    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I0_O)        0.097     3.741 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14/O
                         net (fo=3, routed)           0.355     4.096    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14_n_0
    SLICE_X74Y80         LUT6 (Prop_lut6_I1_O)        0.097     4.193 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=4, routed)           0.409     4.602    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X75Y81         LUT6 (Prop_lut6_I3_O)        0.097     4.699 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2/O
                         net (fo=7, routed)           0.369     5.068    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2_n_0
    SLICE_X78Y81         LUT6 (Prop_lut6_I1_O)        0.097     5.165 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_2/O
                         net (fo=133, routed)         0.524     5.689    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X81Y83         LUT2 (Prop_lut2_I1_O)        0.097     5.786 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.490     6.277    sigma/sigma_tile/riscv/SR[0]
    SLICE_X81Y87         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.214     5.976    sigma/sigma_tile/riscv/clk_out1
    SLICE_X81Y87         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][21]/C
                         clock pessimism              0.348     6.324    
                         clock uncertainty           -0.080     6.244    
    SLICE_X81Y87         FDRE (Setup_fdre_C_R)       -0.314     5.930    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][21]
  -------------------------------------------------------------------
                         required time                          5.930    
                         arrival time                          -6.277    
  -------------------------------------------------------------------
                         slack                                 -0.347    

Slack (VIOLATED) :        -0.347ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.616ns  (logic 2.622ns (39.631%)  route 3.994ns (60.369%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.690ns = ( 5.976 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.277    -0.340    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y16         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.506 f  sigma/sigma_tile/ram/ram_dual/ram_reg_1/DOADO[1]
                         net (fo=13, routed)          0.922     2.429    sigma/sigma_tile/riscv/dat0_o[5]
    SLICE_X73Y77         LUT6 (Prop_lut6_I5_O)        0.097     2.526 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8/O
                         net (fo=6, routed)           0.606     3.132    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_source][2]_i_8_n_0
    SLICE_X72Y77         LUT6 (Prop_lut6_I2_O)        0.097     3.229 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29/O
                         net (fo=1, routed)           0.100     3.330    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_29_n_0
    SLICE_X72Y77         LUT5 (Prop_lut5_I4_O)        0.097     3.427 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20/O
                         net (fo=3, routed)           0.218     3.644    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_20_n_0
    SLICE_X73Y76         LUT6 (Prop_lut6_I0_O)        0.097     3.741 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14/O
                         net (fo=3, routed)           0.355     4.096    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_14_n_0
    SLICE_X74Y80         LUT6 (Prop_lut6_I1_O)        0.097     4.193 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=4, routed)           0.409     4.602    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X75Y81         LUT6 (Prop_lut6_I3_O)        0.097     4.699 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2/O
                         net (fo=7, routed)           0.369     5.068    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_2_n_0
    SLICE_X78Y81         LUT6 (Prop_lut6_I1_O)        0.097     5.165 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY[0]_i_2/O
                         net (fo=133, routed)         0.524     5.689    sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][tid][0]
    SLICE_X81Y83         LUT2 (Prop_lut2_I1_O)        0.097     5.786 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][tid][0]_i_1/O
                         net (fo=36, routed)          0.490     6.277    sigma/sigma_tile/riscv/SR[0]
    SLICE_X81Y87         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.214     5.976    sigma/sigma_tile/riscv/clk_out1
    SLICE_X81Y87         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][23]/C
                         clock pessimism              0.348     6.324    
                         clock uncertainty           -0.080     6.244    
    SLICE_X81Y87         FDRE (Setup_fdre_C_R)       -0.314     5.930    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][23]
  -------------------------------------------------------------------
                         required time                          5.930    
                         arrival time                          -6.277    
  -------------------------------------------------------------------
                         slack                                 -0.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/irq_en_bo_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/sfr/host\\.rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.186ns (78.908%)  route 0.050ns (21.092%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.570    -0.594    sigma/sigma_tile/sfr/clk_out1
    SLICE_X36Y94         FDRE                                         r  sigma/sigma_tile/sfr/irq_en_bo_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  sigma/sigma_tile/sfr/irq_en_bo_reg[9]/Q
                         net (fo=1, routed)           0.050    -0.404    sigma/sigma_tile/riscv/host\\.rdata_reg[15][6]
    SLICE_X37Y94         LUT4 (Prop_lut4_I1_O)        0.045    -0.359 r  sigma/sigma_tile/riscv/host\\.rdata[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.359    sigma/sigma_tile/sfr/host\\.rdata_reg[9]_0
    SLICE_X37Y94         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.841    -0.832    sigma/sigma_tile/sfr/clk_out1
    SLICE_X37Y94         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[9]/C
                         clock pessimism              0.251    -0.581    
                         clock uncertainty            0.080    -0.501    
    SLICE_X37Y94         FDRE (Hold_fdre_C_D)         0.092    -0.409    sigma/sigma_tile/sfr/host\\.rdata_reg[9]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 sigma/udm/uart_tx/databuf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.390%)  route 0.090ns (32.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.563    -0.601    sigma/udm/uart_tx/clk_out1
    SLICE_X35Y81         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  sigma/udm/uart_tx/databuf_reg[3]/Q
                         net (fo=1, routed)           0.090    -0.370    sigma/udm/uart_tx/in13[2]
    SLICE_X34Y81         LUT4 (Prop_lut4_I3_O)        0.045    -0.325 r  sigma/udm/uart_tx/databuf[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    sigma/udm/uart_tx/databuf[2]_i_1_n_0
    SLICE_X34Y81         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.832    -0.841    sigma/udm/uart_tx/clk_out1
    SLICE_X34Y81         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[2]/C
                         clock pessimism              0.253    -0.588    
                         clock uncertainty            0.080    -0.508    
    SLICE_X34Y81         FDRE (Hold_fdre_C_D)         0.121    -0.387    sigma/udm/uart_tx/databuf_reg[2]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/csr_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.092%)  route 0.115ns (44.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.568    -0.596    sigma/clk_out1
    SLICE_X40Y93         FDRE                                         r  sigma/gpio_bo_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigma/gpio_bo_reg_reg[2]/Q
                         net (fo=1, routed)           0.115    -0.340    sigma/Q[2]
    SLICE_X43Y93         FDRE                                         r  sigma/csr_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.838    -0.835    sigma/clk_out1
    SLICE_X43Y93         FDRE                                         r  sigma/csr_rdata_reg[2]/C
                         clock pessimism              0.275    -0.560    
                         clock uncertainty            0.080    -0.480    
    SLICE_X43Y93         FDRE (Hold_fdre_C_D)         0.071    -0.409    sigma/csr_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.412%)  route 0.107ns (36.588%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.592    -0.572    sigma/sigma_tile/riscv/clk_out1
    SLICE_X79Y80         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[14]/Q
                         net (fo=4, routed)           0.107    -0.324    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[14]
    SLICE_X78Y80         LUT4 (Prop_lut4_I1_O)        0.045    -0.279 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][curinstr_addr][14]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    sigma/sigma_tile/riscv/genpstage_IDECODE_TRX_BUF[0][curinstr_addr][14]
    SLICE_X78Y80         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.862    -0.811    sigma/sigma_tile/riscv/clk_out1
    SLICE_X78Y80         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][14]/C
                         clock pessimism              0.252    -0.559    
                         clock uncertainty            0.080    -0.479    
    SLICE_X78Y80         FDRE (Hold_fdre_C_D)         0.120    -0.359    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][14]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/irq_en_bo_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/sfr/host\\.rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.798%)  route 0.084ns (31.202%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.570    -0.594    sigma/sigma_tile/sfr/clk_out1
    SLICE_X36Y94         FDRE                                         r  sigma/sigma_tile/sfr/irq_en_bo_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  sigma/sigma_tile/sfr/irq_en_bo_reg[13]/Q
                         net (fo=1, routed)           0.084    -0.369    sigma/sigma_tile/riscv/host\\.rdata_reg[15][10]
    SLICE_X37Y94         LUT4 (Prop_lut4_I1_O)        0.045    -0.324 r  sigma/sigma_tile/riscv/host\\.rdata[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    sigma/sigma_tile/sfr/host\\.rdata_reg[13]_0
    SLICE_X37Y94         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.841    -0.832    sigma/sigma_tile/sfr/clk_out1
    SLICE_X37Y94         FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[13]/C
                         clock pessimism              0.251    -0.581    
                         clock uncertainty            0.080    -0.501    
    SLICE_X37Y94         FDRE (Hold_fdre_C_D)         0.091    -0.410    sigma/sigma_tile/sfr/host\\.rdata_reg[13]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/clk_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/uart_rx/bitperiod_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.116%)  route 0.135ns (48.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.560    -0.604    sigma/udm/uart_rx/clk_out1
    SLICE_X29Y73         FDRE                                         r  sigma/udm/uart_rx/clk_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  sigma/udm/uart_rx/clk_counter_reg[13]/Q
                         net (fo=4, routed)           0.135    -0.328    sigma/udm/uart_rx/p_0_in__0[10]
    SLICE_X30Y73         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.827    -0.846    sigma/udm/uart_rx/clk_out1
    SLICE_X30Y73         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[10]/C
                         clock pessimism              0.275    -0.571    
                         clock uncertainty            0.080    -0.491    
    SLICE_X30Y73         FDRE (Hold_fdre_C_D)         0.075    -0.416    sigma/udm/uart_rx/bitperiod_o_reg[10]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.514%)  route 0.089ns (32.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.564    -0.600    sigma/udm/udm_controller/clk_out1
    SLICE_X37Y82         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/Q
                         net (fo=1, routed)           0.089    -0.370    sigma/udm/udm_controller/tx_sendbyte_ff_reg_n_0_[6]
    SLICE_X36Y82         LUT6 (Prop_lut6_I4_O)        0.045    -0.325 r  sigma/udm/udm_controller/tx_dout_bo[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    sigma/udm/udm_controller/tx_dout_bo[6]_i_1_n_0
    SLICE_X36Y82         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.833    -0.840    sigma/udm/udm_controller/clk_out1
    SLICE_X36Y82         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/C
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.080    -0.507    
    SLICE_X36Y82         FDRE (Hold_fdre_C_D)         0.091    -0.416    sigma/udm/udm_controller/tx_dout_bo_reg[6]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (66.053%)  route 0.096ns (33.947%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.566    -0.598    sigma/udm/udm_controller/clk_out1
    SLICE_X49Y95         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  sigma/udm/udm_controller/RD_DATA_reg_reg[27]/Q
                         net (fo=1, routed)           0.096    -0.362    sigma/udm/udm_controller/in47[19]
    SLICE_X48Y95         LUT4 (Prop_lut4_I3_O)        0.045    -0.317 r  sigma/udm/udm_controller/RD_DATA_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    sigma/udm/udm_controller/RD_DATA_reg[19]
    SLICE_X48Y95         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X48Y95         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[19]/C
                         clock pessimism              0.251    -0.585    
                         clock uncertainty            0.080    -0.505    
    SLICE_X48Y95         FDRE (Hold_fdre_C_D)         0.092    -0.413    sigma/udm/udm_controller/RD_DATA_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/csr_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.439%)  route 0.107ns (39.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.568    -0.596    sigma/clk_out1
    SLICE_X42Y94         FDRE                                         r  sigma/gpio_bo_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  sigma/gpio_bo_reg_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.325    sigma/Q[3]
    SLICE_X43Y93         FDRE                                         r  sigma/csr_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.838    -0.835    sigma/clk_out1
    SLICE_X43Y93         FDRE                                         r  sigma/csr_rdata_reg[3]/C
                         clock pessimism              0.255    -0.580    
                         clock uncertainty            0.080    -0.500    
    SLICE_X43Y93         FDRE (Hold_fdre_C_D)         0.076    -0.424    sigma/csr_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/clk_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/uart_rx/bitperiod_o_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.802%)  route 0.116ns (45.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.561    -0.603    sigma/udm/uart_rx/clk_out1
    SLICE_X31Y77         FDRE                                         r  sigma/udm/uart_rx/clk_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  sigma/udm/uart_rx/clk_counter_reg[28]/Q
                         net (fo=4, routed)           0.116    -0.346    sigma/udm/uart_rx/p_0_in__0[25]
    SLICE_X32Y76         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.827    -0.846    sigma/udm/uart_rx/clk_out1
    SLICE_X32Y76         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[25]/C
                         clock pessimism              0.254    -0.592    
                         clock uncertainty            0.080    -0.512    
    SLICE_X32Y76         FDRE (Hold_fdre_C_D)         0.066    -0.446    sigma/udm/uart_rx/bitperiod_o_reg[25]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.100    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.959ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.959ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/FSM_sequential_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 0.341ns (14.559%)  route 2.001ns (85.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 5.897 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.254    -0.363    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.341    -0.022 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         2.001     1.979    sigma/udm/udm_controller/Q[0]
    SLICE_X42Y78         FDCE                                         f  sigma/udm/udm_controller/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.135     5.897    sigma/udm/udm_controller/clk_out1
    SLICE_X42Y78         FDCE                                         r  sigma/udm/udm_controller/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.348     6.245    
                         clock uncertainty           -0.080     6.165    
    SLICE_X42Y78         FDCE (Recov_fdce_C_CLR)     -0.227     5.938    sigma/udm/udm_controller/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          5.938    
                         arrival time                          -1.979    
  -------------------------------------------------------------------
                         slack                                  3.959    

Slack (MET) :             4.036ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.341ns (15.349%)  route 1.881ns (84.651%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 5.901 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.254    -0.363    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.341    -0.022 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         1.881     1.858    sigma/udm/udm_controller/Q[0]
    SLICE_X41Y79         FDCE                                         f  sigma/udm/udm_controller/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.139     5.901    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y79         FDCE                                         r  sigma/udm/udm_controller/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.366     6.267    
                         clock uncertainty           -0.080     6.187    
    SLICE_X41Y79         FDCE (Recov_fdce_C_CLR)     -0.293     5.894    sigma/udm/udm_controller/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          5.894    
                         arrival time                          -1.858    
  -------------------------------------------------------------------
                         slack                                  4.036    

Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.341ns (16.181%)  route 1.766ns (83.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 5.908 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.254    -0.363    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.341    -0.022 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         1.766     1.744    sigma/udm/udm_controller/Q[0]
    SLICE_X40Y88         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.146     5.908    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y88         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[23]/C
                         clock pessimism              0.366     6.274    
                         clock uncertainty           -0.080     6.194    
    SLICE_X40Y88         FDCE (Recov_fdce_C_CLR)     -0.293     5.901    sigma/udm/udm_controller/bus_addr_bo_reg[23]
  -------------------------------------------------------------------
                         required time                          5.901    
                         arrival time                          -1.744    
  -------------------------------------------------------------------
                         slack                                  4.157    

Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.341ns (16.181%)  route 1.766ns (83.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 5.908 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.254    -0.363    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.341    -0.022 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         1.766     1.744    sigma/udm/udm_controller/Q[0]
    SLICE_X40Y88         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.146     5.908    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y88         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[24]/C
                         clock pessimism              0.366     6.274    
                         clock uncertainty           -0.080     6.194    
    SLICE_X40Y88         FDCE (Recov_fdce_C_CLR)     -0.293     5.901    sigma/udm/udm_controller/bus_addr_bo_reg[24]
  -------------------------------------------------------------------
                         required time                          5.901    
                         arrival time                          -1.744    
  -------------------------------------------------------------------
                         slack                                  4.157    

Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.341ns (16.181%)  route 1.766ns (83.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 5.908 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.254    -0.363    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.341    -0.022 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         1.766     1.744    sigma/udm/udm_controller/Q[0]
    SLICE_X40Y88         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.146     5.908    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y88         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[26]/C
                         clock pessimism              0.366     6.274    
                         clock uncertainty           -0.080     6.194    
    SLICE_X40Y88         FDCE (Recov_fdce_C_CLR)     -0.293     5.901    sigma/udm/udm_controller/bus_addr_bo_reg[26]
  -------------------------------------------------------------------
                         required time                          5.901    
                         arrival time                          -1.744    
  -------------------------------------------------------------------
                         slack                                  4.157    

Slack (MET) :             4.160ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.341ns (16.206%)  route 1.763ns (83.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 5.908 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.254    -0.363    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.341    -0.022 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         1.763     1.741    sigma/udm/udm_controller/Q[0]
    SLICE_X41Y88         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.146     5.908    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y88         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[26]/C
                         clock pessimism              0.366     6.274    
                         clock uncertainty           -0.080     6.194    
    SLICE_X41Y88         FDCE (Recov_fdce_C_CLR)     -0.293     5.901    sigma/udm/udm_controller/bus_wdata_bo_reg[26]
  -------------------------------------------------------------------
                         required time                          5.901    
                         arrival time                          -1.741    
  -------------------------------------------------------------------
                         slack                                  4.160    

Slack (MET) :             4.160ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.341ns (16.206%)  route 1.763ns (83.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 5.908 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.254    -0.363    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.341    -0.022 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         1.763     1.741    sigma/udm/udm_controller/Q[0]
    SLICE_X41Y88         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.146     5.908    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y88         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[28]/C
                         clock pessimism              0.366     6.274    
                         clock uncertainty           -0.080     6.194    
    SLICE_X41Y88         FDCE (Recov_fdce_C_CLR)     -0.293     5.901    sigma/udm/udm_controller/bus_wdata_bo_reg[28]
  -------------------------------------------------------------------
                         required time                          5.901    
                         arrival time                          -1.741    
  -------------------------------------------------------------------
                         slack                                  4.160    

Slack (MET) :             4.160ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.341ns (16.206%)  route 1.763ns (83.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 5.908 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.254    -0.363    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.341    -0.022 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         1.763     1.741    sigma/udm/udm_controller/Q[0]
    SLICE_X41Y88         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.146     5.908    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y88         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[4]/C
                         clock pessimism              0.366     6.274    
                         clock uncertainty           -0.080     6.194    
    SLICE_X41Y88         FDCE (Recov_fdce_C_CLR)     -0.293     5.901    sigma/udm/udm_controller/bus_wdata_bo_reg[4]
  -------------------------------------------------------------------
                         required time                          5.901    
                         arrival time                          -1.741    
  -------------------------------------------------------------------
                         slack                                  4.160    

Slack (MET) :             4.160ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.341ns (16.206%)  route 1.763ns (83.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 5.908 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.254    -0.363    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.341    -0.022 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         1.763     1.741    sigma/udm/udm_controller/Q[0]
    SLICE_X41Y88         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.146     5.908    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y88         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[6]/C
                         clock pessimism              0.366     6.274    
                         clock uncertainty           -0.080     6.194    
    SLICE_X41Y88         FDCE (Recov_fdce_C_CLR)     -0.293     5.901    sigma/udm/udm_controller/bus_wdata_bo_reg[6]
  -------------------------------------------------------------------
                         required time                          5.901    
                         arrival time                          -1.741    
  -------------------------------------------------------------------
                         slack                                  4.160    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.341ns (16.283%)  route 1.753ns (83.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 5.907 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.254    -0.363    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.341    -0.022 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         1.753     1.731    sigma/udm/udm_controller/Q[0]
    SLICE_X38Y86         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.145     5.907    sigma/udm/udm_controller/clk_out1
    SLICE_X38Y86         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[10]/C
                         clock pessimism              0.366     6.273    
                         clock uncertainty           -0.080     6.193    
    SLICE_X38Y86         FDCE (Recov_fdce_C_CLR)     -0.227     5.966    sigma/udm/udm_controller/bus_addr_bo_reg[10]
  -------------------------------------------------------------------
                         required time                          5.966    
                         arrival time                          -1.731    
  -------------------------------------------------------------------
                         slack                                  4.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.213%)  route 0.193ns (57.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.568    -0.596    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         0.193    -0.262    sigma/udm/udm_controller/Q[0]
    SLICE_X40Y96         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.840    -0.833    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y96         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[11]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X40Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.672    sigma/udm/udm_controller/bus_wdata_bo_reg[11]
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.213%)  route 0.193ns (57.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.568    -0.596    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         0.193    -0.262    sigma/udm/udm_controller/Q[0]
    SLICE_X40Y96         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.840    -0.833    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y96         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[13]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X40Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.672    sigma/udm/udm_controller/bus_wdata_bo_reg[13]
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.213%)  route 0.193ns (57.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.568    -0.596    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         0.193    -0.262    sigma/udm/udm_controller/Q[0]
    SLICE_X40Y96         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.840    -0.833    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y96         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[15]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X40Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.672    sigma/udm/udm_controller/bus_wdata_bo_reg[15]
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.213%)  route 0.193ns (57.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.568    -0.596    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         0.193    -0.262    sigma/udm/udm_controller/Q[0]
    SLICE_X40Y96         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.840    -0.833    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y96         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[17]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X40Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.672    sigma/udm/udm_controller/bus_wdata_bo_reg[17]
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.213%)  route 0.193ns (57.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.568    -0.596    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         0.193    -0.262    sigma/udm/udm_controller/Q[0]
    SLICE_X40Y96         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.840    -0.833    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y96         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[19]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X40Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.672    sigma/udm/udm_controller/bus_wdata_bo_reg[19]
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.213%)  route 0.193ns (57.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.568    -0.596    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         0.193    -0.262    sigma/udm/udm_controller/Q[0]
    SLICE_X40Y96         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.840    -0.833    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y96         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[22]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X40Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.672    sigma/udm/udm_controller/bus_wdata_bo_reg[22]
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.213%)  route 0.193ns (57.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.568    -0.596    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         0.193    -0.262    sigma/udm/udm_controller/Q[0]
    SLICE_X40Y96         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.840    -0.833    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y96         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[30]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X40Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.672    sigma/udm/udm_controller/bus_wdata_bo_reg[30]
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.213%)  route 0.193ns (57.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.568    -0.596    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         0.193    -0.262    sigma/udm/udm_controller/Q[0]
    SLICE_X40Y96         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.840    -0.833    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y96         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[3]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X40Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.672    sigma/udm/udm_controller/bus_wdata_bo_reg[3]
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[27]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.554%)  route 0.245ns (63.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.568    -0.596    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         0.245    -0.211    sigma/udm/udm_controller/Q[0]
    SLICE_X42Y95         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.838    -0.835    sigma/udm/udm_controller/clk_out1
    SLICE_X42Y95         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[27]/C
                         clock pessimism              0.275    -0.560    
    SLICE_X42Y95         FDCE (Remov_fdce_C_CLR)     -0.067    -0.627    sigma/udm/udm_controller/bus_wdata_bo_reg[27]
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.554%)  route 0.245ns (63.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.568    -0.596    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         0.245    -0.211    sigma/udm/udm_controller/Q[0]
    SLICE_X42Y95         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.838    -0.835    sigma/udm/udm_controller/clk_out1
    SLICE_X42Y95         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[5]/C
                         clock pessimism              0.275    -0.560    
    SLICE_X42Y95         FDCE (Remov_fdce_C_CLR)     -0.067    -0.627    sigma/udm/udm_controller/bus_wdata_bo_reg[5]
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.417    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.959ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.330ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.959ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/FSM_sequential_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 0.341ns (14.559%)  route 2.001ns (85.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 5.897 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.254    -0.363    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.341    -0.022 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         2.001     1.979    sigma/udm/udm_controller/Q[0]
    SLICE_X42Y78         FDCE                                         f  sigma/udm/udm_controller/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.135     5.897    sigma/udm/udm_controller/clk_out1
    SLICE_X42Y78         FDCE                                         r  sigma/udm/udm_controller/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.348     6.245    
                         clock uncertainty           -0.080     6.165    
    SLICE_X42Y78         FDCE (Recov_fdce_C_CLR)     -0.227     5.938    sigma/udm/udm_controller/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          5.938    
                         arrival time                          -1.979    
  -------------------------------------------------------------------
                         slack                                  3.959    

Slack (MET) :             4.036ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.341ns (15.349%)  route 1.881ns (84.651%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 5.901 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.254    -0.363    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.341    -0.022 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         1.881     1.858    sigma/udm/udm_controller/Q[0]
    SLICE_X41Y79         FDCE                                         f  sigma/udm/udm_controller/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.139     5.901    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y79         FDCE                                         r  sigma/udm/udm_controller/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.366     6.267    
                         clock uncertainty           -0.080     6.187    
    SLICE_X41Y79         FDCE (Recov_fdce_C_CLR)     -0.293     5.894    sigma/udm/udm_controller/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          5.894    
                         arrival time                          -1.858    
  -------------------------------------------------------------------
                         slack                                  4.036    

Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.341ns (16.181%)  route 1.766ns (83.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 5.908 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.254    -0.363    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.341    -0.022 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         1.766     1.744    sigma/udm/udm_controller/Q[0]
    SLICE_X40Y88         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.146     5.908    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y88         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[23]/C
                         clock pessimism              0.366     6.274    
                         clock uncertainty           -0.080     6.194    
    SLICE_X40Y88         FDCE (Recov_fdce_C_CLR)     -0.293     5.901    sigma/udm/udm_controller/bus_addr_bo_reg[23]
  -------------------------------------------------------------------
                         required time                          5.901    
                         arrival time                          -1.744    
  -------------------------------------------------------------------
                         slack                                  4.157    

Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.341ns (16.181%)  route 1.766ns (83.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 5.908 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.254    -0.363    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.341    -0.022 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         1.766     1.744    sigma/udm/udm_controller/Q[0]
    SLICE_X40Y88         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.146     5.908    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y88         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[24]/C
                         clock pessimism              0.366     6.274    
                         clock uncertainty           -0.080     6.194    
    SLICE_X40Y88         FDCE (Recov_fdce_C_CLR)     -0.293     5.901    sigma/udm/udm_controller/bus_addr_bo_reg[24]
  -------------------------------------------------------------------
                         required time                          5.901    
                         arrival time                          -1.744    
  -------------------------------------------------------------------
                         slack                                  4.157    

Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.341ns (16.181%)  route 1.766ns (83.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 5.908 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.254    -0.363    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.341    -0.022 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         1.766     1.744    sigma/udm/udm_controller/Q[0]
    SLICE_X40Y88         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.146     5.908    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y88         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[26]/C
                         clock pessimism              0.366     6.274    
                         clock uncertainty           -0.080     6.194    
    SLICE_X40Y88         FDCE (Recov_fdce_C_CLR)     -0.293     5.901    sigma/udm/udm_controller/bus_addr_bo_reg[26]
  -------------------------------------------------------------------
                         required time                          5.901    
                         arrival time                          -1.744    
  -------------------------------------------------------------------
                         slack                                  4.157    

Slack (MET) :             4.160ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.341ns (16.206%)  route 1.763ns (83.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 5.908 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.254    -0.363    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.341    -0.022 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         1.763     1.741    sigma/udm/udm_controller/Q[0]
    SLICE_X41Y88         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.146     5.908    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y88         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[26]/C
                         clock pessimism              0.366     6.274    
                         clock uncertainty           -0.080     6.194    
    SLICE_X41Y88         FDCE (Recov_fdce_C_CLR)     -0.293     5.901    sigma/udm/udm_controller/bus_wdata_bo_reg[26]
  -------------------------------------------------------------------
                         required time                          5.901    
                         arrival time                          -1.741    
  -------------------------------------------------------------------
                         slack                                  4.160    

Slack (MET) :             4.160ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.341ns (16.206%)  route 1.763ns (83.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 5.908 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.254    -0.363    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.341    -0.022 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         1.763     1.741    sigma/udm/udm_controller/Q[0]
    SLICE_X41Y88         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.146     5.908    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y88         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[28]/C
                         clock pessimism              0.366     6.274    
                         clock uncertainty           -0.080     6.194    
    SLICE_X41Y88         FDCE (Recov_fdce_C_CLR)     -0.293     5.901    sigma/udm/udm_controller/bus_wdata_bo_reg[28]
  -------------------------------------------------------------------
                         required time                          5.901    
                         arrival time                          -1.741    
  -------------------------------------------------------------------
                         slack                                  4.160    

Slack (MET) :             4.160ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.341ns (16.206%)  route 1.763ns (83.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 5.908 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.254    -0.363    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.341    -0.022 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         1.763     1.741    sigma/udm/udm_controller/Q[0]
    SLICE_X41Y88         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.146     5.908    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y88         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[4]/C
                         clock pessimism              0.366     6.274    
                         clock uncertainty           -0.080     6.194    
    SLICE_X41Y88         FDCE (Recov_fdce_C_CLR)     -0.293     5.901    sigma/udm/udm_controller/bus_wdata_bo_reg[4]
  -------------------------------------------------------------------
                         required time                          5.901    
                         arrival time                          -1.741    
  -------------------------------------------------------------------
                         slack                                  4.160    

Slack (MET) :             4.160ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.341ns (16.206%)  route 1.763ns (83.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 5.908 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.254    -0.363    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.341    -0.022 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         1.763     1.741    sigma/udm/udm_controller/Q[0]
    SLICE_X41Y88         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.146     5.908    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y88         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[6]/C
                         clock pessimism              0.366     6.274    
                         clock uncertainty           -0.080     6.194    
    SLICE_X41Y88         FDCE (Recov_fdce_C_CLR)     -0.293     5.901    sigma/udm/udm_controller/bus_wdata_bo_reg[6]
  -------------------------------------------------------------------
                         required time                          5.901    
                         arrival time                          -1.741    
  -------------------------------------------------------------------
                         slack                                  4.160    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.341ns (16.283%)  route 1.753ns (83.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 5.907 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.254    -0.363    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.341    -0.022 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         1.753     1.731    sigma/udm/udm_controller/Q[0]
    SLICE_X38Y86         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.145     5.907    sigma/udm/udm_controller/clk_out1
    SLICE_X38Y86         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[10]/C
                         clock pessimism              0.366     6.273    
                         clock uncertainty           -0.080     6.193    
    SLICE_X38Y86         FDCE (Recov_fdce_C_CLR)     -0.227     5.966    sigma/udm/udm_controller/bus_addr_bo_reg[10]
  -------------------------------------------------------------------
                         required time                          5.966    
                         arrival time                          -1.731    
  -------------------------------------------------------------------
                         slack                                  4.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.213%)  route 0.193ns (57.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.568    -0.596    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         0.193    -0.262    sigma/udm/udm_controller/Q[0]
    SLICE_X40Y96         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.840    -0.833    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y96         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[11]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.080    -0.500    
    SLICE_X40Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.592    sigma/udm/udm_controller/bus_wdata_bo_reg[11]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.213%)  route 0.193ns (57.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.568    -0.596    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         0.193    -0.262    sigma/udm/udm_controller/Q[0]
    SLICE_X40Y96         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.840    -0.833    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y96         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[13]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.080    -0.500    
    SLICE_X40Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.592    sigma/udm/udm_controller/bus_wdata_bo_reg[13]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.213%)  route 0.193ns (57.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.568    -0.596    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         0.193    -0.262    sigma/udm/udm_controller/Q[0]
    SLICE_X40Y96         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.840    -0.833    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y96         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[15]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.080    -0.500    
    SLICE_X40Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.592    sigma/udm/udm_controller/bus_wdata_bo_reg[15]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.213%)  route 0.193ns (57.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.568    -0.596    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         0.193    -0.262    sigma/udm/udm_controller/Q[0]
    SLICE_X40Y96         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.840    -0.833    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y96         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[17]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.080    -0.500    
    SLICE_X40Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.592    sigma/udm/udm_controller/bus_wdata_bo_reg[17]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.213%)  route 0.193ns (57.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.568    -0.596    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         0.193    -0.262    sigma/udm/udm_controller/Q[0]
    SLICE_X40Y96         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.840    -0.833    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y96         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[19]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.080    -0.500    
    SLICE_X40Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.592    sigma/udm/udm_controller/bus_wdata_bo_reg[19]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.213%)  route 0.193ns (57.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.568    -0.596    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         0.193    -0.262    sigma/udm/udm_controller/Q[0]
    SLICE_X40Y96         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.840    -0.833    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y96         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[22]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.080    -0.500    
    SLICE_X40Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.592    sigma/udm/udm_controller/bus_wdata_bo_reg[22]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.213%)  route 0.193ns (57.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.568    -0.596    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         0.193    -0.262    sigma/udm/udm_controller/Q[0]
    SLICE_X40Y96         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.840    -0.833    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y96         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[30]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.080    -0.500    
    SLICE_X40Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.592    sigma/udm/udm_controller/bus_wdata_bo_reg[30]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.213%)  route 0.193ns (57.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.568    -0.596    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         0.193    -0.262    sigma/udm/udm_controller/Q[0]
    SLICE_X40Y96         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.840    -0.833    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y96         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[3]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.080    -0.500    
    SLICE_X40Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.592    sigma/udm/udm_controller/bus_wdata_bo_reg[3]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[27]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.554%)  route 0.245ns (63.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.568    -0.596    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         0.245    -0.211    sigma/udm/udm_controller/Q[0]
    SLICE_X42Y95         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.838    -0.835    sigma/udm/udm_controller/clk_out1
    SLICE_X42Y95         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[27]/C
                         clock pessimism              0.275    -0.560    
                         clock uncertainty            0.080    -0.480    
    SLICE_X42Y95         FDCE (Remov_fdce_C_CLR)     -0.067    -0.547    sigma/udm/udm_controller/bus_wdata_bo_reg[27]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.554%)  route 0.245ns (63.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.568    -0.596    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         0.245    -0.211    sigma/udm/udm_controller/Q[0]
    SLICE_X42Y95         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.838    -0.835    sigma/udm/udm_controller/clk_out1
    SLICE_X42Y95         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[5]/C
                         clock pessimism              0.275    -0.560    
                         clock uncertainty            0.080    -0.480    
    SLICE_X42Y95         FDCE (Remov_fdce_C_CLR)     -0.067    -0.547    sigma/udm/udm_controller/bus_wdata_bo_reg[5]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.337    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        3.959ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.330ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.959ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/FSM_sequential_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 0.341ns (14.559%)  route 2.001ns (85.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 5.897 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.254    -0.363    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.341    -0.022 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         2.001     1.979    sigma/udm/udm_controller/Q[0]
    SLICE_X42Y78         FDCE                                         f  sigma/udm/udm_controller/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.135     5.897    sigma/udm/udm_controller/clk_out1
    SLICE_X42Y78         FDCE                                         r  sigma/udm/udm_controller/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.348     6.245    
                         clock uncertainty           -0.080     6.165    
    SLICE_X42Y78         FDCE (Recov_fdce_C_CLR)     -0.227     5.938    sigma/udm/udm_controller/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          5.938    
                         arrival time                          -1.979    
  -------------------------------------------------------------------
                         slack                                  3.959    

Slack (MET) :             4.036ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.341ns (15.349%)  route 1.881ns (84.651%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 5.901 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.254    -0.363    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.341    -0.022 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         1.881     1.858    sigma/udm/udm_controller/Q[0]
    SLICE_X41Y79         FDCE                                         f  sigma/udm/udm_controller/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.139     5.901    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y79         FDCE                                         r  sigma/udm/udm_controller/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.366     6.267    
                         clock uncertainty           -0.080     6.187    
    SLICE_X41Y79         FDCE (Recov_fdce_C_CLR)     -0.293     5.894    sigma/udm/udm_controller/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          5.894    
                         arrival time                          -1.858    
  -------------------------------------------------------------------
                         slack                                  4.036    

Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.341ns (16.181%)  route 1.766ns (83.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 5.908 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.254    -0.363    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.341    -0.022 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         1.766     1.744    sigma/udm/udm_controller/Q[0]
    SLICE_X40Y88         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.146     5.908    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y88         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[23]/C
                         clock pessimism              0.366     6.274    
                         clock uncertainty           -0.080     6.194    
    SLICE_X40Y88         FDCE (Recov_fdce_C_CLR)     -0.293     5.901    sigma/udm/udm_controller/bus_addr_bo_reg[23]
  -------------------------------------------------------------------
                         required time                          5.901    
                         arrival time                          -1.744    
  -------------------------------------------------------------------
                         slack                                  4.157    

Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.341ns (16.181%)  route 1.766ns (83.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 5.908 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.254    -0.363    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.341    -0.022 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         1.766     1.744    sigma/udm/udm_controller/Q[0]
    SLICE_X40Y88         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.146     5.908    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y88         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[24]/C
                         clock pessimism              0.366     6.274    
                         clock uncertainty           -0.080     6.194    
    SLICE_X40Y88         FDCE (Recov_fdce_C_CLR)     -0.293     5.901    sigma/udm/udm_controller/bus_addr_bo_reg[24]
  -------------------------------------------------------------------
                         required time                          5.901    
                         arrival time                          -1.744    
  -------------------------------------------------------------------
                         slack                                  4.157    

Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.341ns (16.181%)  route 1.766ns (83.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 5.908 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.254    -0.363    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.341    -0.022 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         1.766     1.744    sigma/udm/udm_controller/Q[0]
    SLICE_X40Y88         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.146     5.908    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y88         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[26]/C
                         clock pessimism              0.366     6.274    
                         clock uncertainty           -0.080     6.194    
    SLICE_X40Y88         FDCE (Recov_fdce_C_CLR)     -0.293     5.901    sigma/udm/udm_controller/bus_addr_bo_reg[26]
  -------------------------------------------------------------------
                         required time                          5.901    
                         arrival time                          -1.744    
  -------------------------------------------------------------------
                         slack                                  4.157    

Slack (MET) :             4.160ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.341ns (16.206%)  route 1.763ns (83.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 5.908 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.254    -0.363    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.341    -0.022 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         1.763     1.741    sigma/udm/udm_controller/Q[0]
    SLICE_X41Y88         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.146     5.908    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y88         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[26]/C
                         clock pessimism              0.366     6.274    
                         clock uncertainty           -0.080     6.194    
    SLICE_X41Y88         FDCE (Recov_fdce_C_CLR)     -0.293     5.901    sigma/udm/udm_controller/bus_wdata_bo_reg[26]
  -------------------------------------------------------------------
                         required time                          5.901    
                         arrival time                          -1.741    
  -------------------------------------------------------------------
                         slack                                  4.160    

Slack (MET) :             4.160ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.341ns (16.206%)  route 1.763ns (83.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 5.908 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.254    -0.363    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.341    -0.022 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         1.763     1.741    sigma/udm/udm_controller/Q[0]
    SLICE_X41Y88         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.146     5.908    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y88         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[28]/C
                         clock pessimism              0.366     6.274    
                         clock uncertainty           -0.080     6.194    
    SLICE_X41Y88         FDCE (Recov_fdce_C_CLR)     -0.293     5.901    sigma/udm/udm_controller/bus_wdata_bo_reg[28]
  -------------------------------------------------------------------
                         required time                          5.901    
                         arrival time                          -1.741    
  -------------------------------------------------------------------
                         slack                                  4.160    

Slack (MET) :             4.160ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.341ns (16.206%)  route 1.763ns (83.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 5.908 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.254    -0.363    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.341    -0.022 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         1.763     1.741    sigma/udm/udm_controller/Q[0]
    SLICE_X41Y88         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.146     5.908    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y88         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[4]/C
                         clock pessimism              0.366     6.274    
                         clock uncertainty           -0.080     6.194    
    SLICE_X41Y88         FDCE (Recov_fdce_C_CLR)     -0.293     5.901    sigma/udm/udm_controller/bus_wdata_bo_reg[4]
  -------------------------------------------------------------------
                         required time                          5.901    
                         arrival time                          -1.741    
  -------------------------------------------------------------------
                         slack                                  4.160    

Slack (MET) :             4.160ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.341ns (16.206%)  route 1.763ns (83.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 5.908 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.254    -0.363    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.341    -0.022 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         1.763     1.741    sigma/udm/udm_controller/Q[0]
    SLICE_X41Y88         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.146     5.908    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y88         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[6]/C
                         clock pessimism              0.366     6.274    
                         clock uncertainty           -0.080     6.194    
    SLICE_X41Y88         FDCE (Recov_fdce_C_CLR)     -0.293     5.901    sigma/udm/udm_controller/bus_wdata_bo_reg[6]
  -------------------------------------------------------------------
                         required time                          5.901    
                         arrival time                          -1.741    
  -------------------------------------------------------------------
                         slack                                  4.160    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.341ns (16.283%)  route 1.753ns (83.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 5.907 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.254    -0.363    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.341    -0.022 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         1.753     1.731    sigma/udm/udm_controller/Q[0]
    SLICE_X38Y86         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.145     5.907    sigma/udm/udm_controller/clk_out1
    SLICE_X38Y86         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[10]/C
                         clock pessimism              0.366     6.273    
                         clock uncertainty           -0.080     6.193    
    SLICE_X38Y86         FDCE (Recov_fdce_C_CLR)     -0.227     5.966    sigma/udm/udm_controller/bus_addr_bo_reg[10]
  -------------------------------------------------------------------
                         required time                          5.966    
                         arrival time                          -1.731    
  -------------------------------------------------------------------
                         slack                                  4.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.213%)  route 0.193ns (57.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.568    -0.596    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         0.193    -0.262    sigma/udm/udm_controller/Q[0]
    SLICE_X40Y96         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.840    -0.833    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y96         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[11]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.080    -0.500    
    SLICE_X40Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.592    sigma/udm/udm_controller/bus_wdata_bo_reg[11]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.213%)  route 0.193ns (57.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.568    -0.596    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         0.193    -0.262    sigma/udm/udm_controller/Q[0]
    SLICE_X40Y96         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.840    -0.833    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y96         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[13]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.080    -0.500    
    SLICE_X40Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.592    sigma/udm/udm_controller/bus_wdata_bo_reg[13]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.213%)  route 0.193ns (57.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.568    -0.596    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         0.193    -0.262    sigma/udm/udm_controller/Q[0]
    SLICE_X40Y96         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.840    -0.833    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y96         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[15]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.080    -0.500    
    SLICE_X40Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.592    sigma/udm/udm_controller/bus_wdata_bo_reg[15]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.213%)  route 0.193ns (57.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.568    -0.596    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         0.193    -0.262    sigma/udm/udm_controller/Q[0]
    SLICE_X40Y96         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.840    -0.833    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y96         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[17]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.080    -0.500    
    SLICE_X40Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.592    sigma/udm/udm_controller/bus_wdata_bo_reg[17]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.213%)  route 0.193ns (57.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.568    -0.596    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         0.193    -0.262    sigma/udm/udm_controller/Q[0]
    SLICE_X40Y96         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.840    -0.833    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y96         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[19]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.080    -0.500    
    SLICE_X40Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.592    sigma/udm/udm_controller/bus_wdata_bo_reg[19]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.213%)  route 0.193ns (57.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.568    -0.596    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         0.193    -0.262    sigma/udm/udm_controller/Q[0]
    SLICE_X40Y96         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.840    -0.833    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y96         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[22]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.080    -0.500    
    SLICE_X40Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.592    sigma/udm/udm_controller/bus_wdata_bo_reg[22]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.213%)  route 0.193ns (57.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.568    -0.596    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         0.193    -0.262    sigma/udm/udm_controller/Q[0]
    SLICE_X40Y96         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.840    -0.833    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y96         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[30]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.080    -0.500    
    SLICE_X40Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.592    sigma/udm/udm_controller/bus_wdata_bo_reg[30]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.213%)  route 0.193ns (57.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.568    -0.596    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         0.193    -0.262    sigma/udm/udm_controller/Q[0]
    SLICE_X40Y96         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.840    -0.833    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y96         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[3]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.080    -0.500    
    SLICE_X40Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.592    sigma/udm/udm_controller/bus_wdata_bo_reg[3]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[27]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.554%)  route 0.245ns (63.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.568    -0.596    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         0.245    -0.211    sigma/udm/udm_controller/Q[0]
    SLICE_X42Y95         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.838    -0.835    sigma/udm/udm_controller/clk_out1
    SLICE_X42Y95         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[27]/C
                         clock pessimism              0.275    -0.560    
                         clock uncertainty            0.080    -0.480    
    SLICE_X42Y95         FDCE (Remov_fdce_C_CLR)     -0.067    -0.547    sigma/udm/udm_controller/bus_wdata_bo_reg[27]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.554%)  route 0.245ns (63.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.568    -0.596    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         0.245    -0.211    sigma/udm/udm_controller/Q[0]
    SLICE_X42Y95         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.838    -0.835    sigma/udm/udm_controller/clk_out1
    SLICE_X42Y95         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[5]/C
                         clock pessimism              0.275    -0.560    
                         clock uncertainty            0.080    -0.480    
    SLICE_X42Y95         FDCE (Remov_fdce_C_CLR)     -0.067    -0.547    sigma/udm/udm_controller/bus_wdata_bo_reg[5]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.337    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        3.961ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.961ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/FSM_sequential_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 0.341ns (14.559%)  route 2.001ns (85.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 5.897 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.254    -0.363    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.341    -0.022 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         2.001     1.979    sigma/udm/udm_controller/Q[0]
    SLICE_X42Y78         FDCE                                         f  sigma/udm/udm_controller/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.135     5.897    sigma/udm/udm_controller/clk_out1
    SLICE_X42Y78         FDCE                                         r  sigma/udm/udm_controller/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.348     6.245    
                         clock uncertainty           -0.079     6.166    
    SLICE_X42Y78         FDCE (Recov_fdce_C_CLR)     -0.227     5.939    sigma/udm/udm_controller/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          5.939    
                         arrival time                          -1.979    
  -------------------------------------------------------------------
                         slack                                  3.961    

Slack (MET) :             4.037ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.341ns (15.349%)  route 1.881ns (84.651%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 5.901 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.254    -0.363    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.341    -0.022 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         1.881     1.858    sigma/udm/udm_controller/Q[0]
    SLICE_X41Y79         FDCE                                         f  sigma/udm/udm_controller/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.139     5.901    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y79         FDCE                                         r  sigma/udm/udm_controller/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.366     6.267    
                         clock uncertainty           -0.079     6.188    
    SLICE_X41Y79         FDCE (Recov_fdce_C_CLR)     -0.293     5.895    sigma/udm/udm_controller/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          5.895    
                         arrival time                          -1.858    
  -------------------------------------------------------------------
                         slack                                  4.037    

Slack (MET) :             4.158ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.341ns (16.181%)  route 1.766ns (83.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 5.908 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.254    -0.363    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.341    -0.022 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         1.766     1.744    sigma/udm/udm_controller/Q[0]
    SLICE_X40Y88         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.146     5.908    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y88         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[23]/C
                         clock pessimism              0.366     6.274    
                         clock uncertainty           -0.079     6.195    
    SLICE_X40Y88         FDCE (Recov_fdce_C_CLR)     -0.293     5.902    sigma/udm/udm_controller/bus_addr_bo_reg[23]
  -------------------------------------------------------------------
                         required time                          5.902    
                         arrival time                          -1.744    
  -------------------------------------------------------------------
                         slack                                  4.158    

Slack (MET) :             4.158ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.341ns (16.181%)  route 1.766ns (83.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 5.908 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.254    -0.363    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.341    -0.022 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         1.766     1.744    sigma/udm/udm_controller/Q[0]
    SLICE_X40Y88         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.146     5.908    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y88         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[24]/C
                         clock pessimism              0.366     6.274    
                         clock uncertainty           -0.079     6.195    
    SLICE_X40Y88         FDCE (Recov_fdce_C_CLR)     -0.293     5.902    sigma/udm/udm_controller/bus_addr_bo_reg[24]
  -------------------------------------------------------------------
                         required time                          5.902    
                         arrival time                          -1.744    
  -------------------------------------------------------------------
                         slack                                  4.158    

Slack (MET) :             4.158ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.341ns (16.181%)  route 1.766ns (83.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 5.908 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.254    -0.363    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.341    -0.022 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         1.766     1.744    sigma/udm/udm_controller/Q[0]
    SLICE_X40Y88         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.146     5.908    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y88         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[26]/C
                         clock pessimism              0.366     6.274    
                         clock uncertainty           -0.079     6.195    
    SLICE_X40Y88         FDCE (Recov_fdce_C_CLR)     -0.293     5.902    sigma/udm/udm_controller/bus_addr_bo_reg[26]
  -------------------------------------------------------------------
                         required time                          5.902    
                         arrival time                          -1.744    
  -------------------------------------------------------------------
                         slack                                  4.158    

Slack (MET) :             4.162ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.341ns (16.206%)  route 1.763ns (83.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 5.908 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.254    -0.363    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.341    -0.022 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         1.763     1.741    sigma/udm/udm_controller/Q[0]
    SLICE_X41Y88         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.146     5.908    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y88         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[26]/C
                         clock pessimism              0.366     6.274    
                         clock uncertainty           -0.079     6.195    
    SLICE_X41Y88         FDCE (Recov_fdce_C_CLR)     -0.293     5.902    sigma/udm/udm_controller/bus_wdata_bo_reg[26]
  -------------------------------------------------------------------
                         required time                          5.902    
                         arrival time                          -1.741    
  -------------------------------------------------------------------
                         slack                                  4.162    

Slack (MET) :             4.162ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.341ns (16.206%)  route 1.763ns (83.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 5.908 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.254    -0.363    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.341    -0.022 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         1.763     1.741    sigma/udm/udm_controller/Q[0]
    SLICE_X41Y88         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.146     5.908    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y88         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[28]/C
                         clock pessimism              0.366     6.274    
                         clock uncertainty           -0.079     6.195    
    SLICE_X41Y88         FDCE (Recov_fdce_C_CLR)     -0.293     5.902    sigma/udm/udm_controller/bus_wdata_bo_reg[28]
  -------------------------------------------------------------------
                         required time                          5.902    
                         arrival time                          -1.741    
  -------------------------------------------------------------------
                         slack                                  4.162    

Slack (MET) :             4.162ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.341ns (16.206%)  route 1.763ns (83.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 5.908 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.254    -0.363    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.341    -0.022 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         1.763     1.741    sigma/udm/udm_controller/Q[0]
    SLICE_X41Y88         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.146     5.908    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y88         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[4]/C
                         clock pessimism              0.366     6.274    
                         clock uncertainty           -0.079     6.195    
    SLICE_X41Y88         FDCE (Recov_fdce_C_CLR)     -0.293     5.902    sigma/udm/udm_controller/bus_wdata_bo_reg[4]
  -------------------------------------------------------------------
                         required time                          5.902    
                         arrival time                          -1.741    
  -------------------------------------------------------------------
                         slack                                  4.162    

Slack (MET) :             4.162ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.341ns (16.206%)  route 1.763ns (83.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 5.908 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.254    -0.363    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.341    -0.022 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         1.763     1.741    sigma/udm/udm_controller/Q[0]
    SLICE_X41Y88         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.146     5.908    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y88         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[6]/C
                         clock pessimism              0.366     6.274    
                         clock uncertainty           -0.079     6.195    
    SLICE_X41Y88         FDCE (Recov_fdce_C_CLR)     -0.293     5.902    sigma/udm/udm_controller/bus_wdata_bo_reg[6]
  -------------------------------------------------------------------
                         required time                          5.902    
                         arrival time                          -1.741    
  -------------------------------------------------------------------
                         slack                                  4.162    

Slack (MET) :             4.237ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.341ns (16.283%)  route 1.753ns (83.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 5.907 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.254    -0.363    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.341    -0.022 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         1.753     1.731    sigma/udm/udm_controller/Q[0]
    SLICE_X38Y86         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        1.145     5.907    sigma/udm/udm_controller/clk_out1
    SLICE_X38Y86         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[10]/C
                         clock pessimism              0.366     6.273    
                         clock uncertainty           -0.079     6.194    
    SLICE_X38Y86         FDCE (Recov_fdce_C_CLR)     -0.227     5.967    sigma/udm/udm_controller/bus_addr_bo_reg[10]
  -------------------------------------------------------------------
                         required time                          5.967    
                         arrival time                          -1.731    
  -------------------------------------------------------------------
                         slack                                  4.237    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.213%)  route 0.193ns (57.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.568    -0.596    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         0.193    -0.262    sigma/udm/udm_controller/Q[0]
    SLICE_X40Y96         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.840    -0.833    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y96         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[11]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X40Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.672    sigma/udm/udm_controller/bus_wdata_bo_reg[11]
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.213%)  route 0.193ns (57.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.568    -0.596    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         0.193    -0.262    sigma/udm/udm_controller/Q[0]
    SLICE_X40Y96         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.840    -0.833    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y96         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[13]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X40Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.672    sigma/udm/udm_controller/bus_wdata_bo_reg[13]
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.213%)  route 0.193ns (57.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.568    -0.596    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         0.193    -0.262    sigma/udm/udm_controller/Q[0]
    SLICE_X40Y96         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.840    -0.833    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y96         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[15]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X40Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.672    sigma/udm/udm_controller/bus_wdata_bo_reg[15]
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.213%)  route 0.193ns (57.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.568    -0.596    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         0.193    -0.262    sigma/udm/udm_controller/Q[0]
    SLICE_X40Y96         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.840    -0.833    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y96         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[17]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X40Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.672    sigma/udm/udm_controller/bus_wdata_bo_reg[17]
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.213%)  route 0.193ns (57.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.568    -0.596    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         0.193    -0.262    sigma/udm/udm_controller/Q[0]
    SLICE_X40Y96         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.840    -0.833    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y96         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[19]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X40Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.672    sigma/udm/udm_controller/bus_wdata_bo_reg[19]
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.213%)  route 0.193ns (57.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.568    -0.596    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         0.193    -0.262    sigma/udm/udm_controller/Q[0]
    SLICE_X40Y96         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.840    -0.833    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y96         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[22]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X40Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.672    sigma/udm/udm_controller/bus_wdata_bo_reg[22]
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.213%)  route 0.193ns (57.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.568    -0.596    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         0.193    -0.262    sigma/udm/udm_controller/Q[0]
    SLICE_X40Y96         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.840    -0.833    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y96         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[30]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X40Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.672    sigma/udm/udm_controller/bus_wdata_bo_reg[30]
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.213%)  route 0.193ns (57.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.568    -0.596    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         0.193    -0.262    sigma/udm/udm_controller/Q[0]
    SLICE_X40Y96         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.840    -0.833    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y96         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[3]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X40Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.672    sigma/udm/udm_controller/bus_wdata_bo_reg[3]
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[27]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.554%)  route 0.245ns (63.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.568    -0.596    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         0.245    -0.211    sigma/udm/udm_controller/Q[0]
    SLICE_X42Y95         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.838    -0.835    sigma/udm/udm_controller/clk_out1
    SLICE_X42Y95         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[27]/C
                         clock pessimism              0.275    -0.560    
    SLICE_X42Y95         FDCE (Remov_fdce_C_CLR)     -0.067    -0.627    sigma/udm/udm_controller/bus_wdata_bo_reg[27]
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.554%)  route 0.245ns (63.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.568    -0.596    sigma/reset_sync/clk_out1
    SLICE_X39Y96         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=243, routed)         0.245    -0.211    sigma/udm/udm_controller/Q[0]
    SLICE_X42Y95         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2402, routed)        0.838    -0.835    sigma/udm/udm_controller/clk_out1
    SLICE_X42Y95         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[5]/C
                         clock pessimism              0.275    -0.560    
    SLICE_X42Y95         FDCE (Remov_fdce_C_CLR)     -0.067    -0.627    sigma/udm/udm_controller/bus_wdata_bo_reg[5]
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.417    





