/*
 * Generated by Bluespec Compiler, version 2021.12.1 (build fd501401)
 * 
 * On Thu Nov  6 20:00:43 IST 2025
 * 
 */
#include "bluesim_primitives.h"
#include "mkRippleCarrySubtractor.h"


/* Constructor */
MOD_mkRippleCarrySubtractor::MOD_mkRippleCarrySubtractor(tSimStateHdl simHdl,
							 char const *name,
							 Module *parent)
  : Module(simHdl, name, parent), __clk_handle_0(BAD_CLOCK_HANDLE), PORT_RST_N((tUInt8)1u)
{
  symbol_count = 0u;
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkRippleCarrySubtractor::init_symbols_0()
{
}


/* Rule actions */


/* Methods */

tUInt32 MOD_mkRippleCarrySubtractor::METH_calculate(tUInt8 ARG_calculate_a, tUInt8 ARG_calculate_b)
{
  tUInt8 DEF_calculate_a_BIT_6_XOR_calculate_b_BIT_6_8_XOR__ETC___d73;
  tUInt8 DEF_y__h451;
  tUInt8 DEF_x__h450;
  tUInt8 DEF_y__h604;
  tUInt8 DEF_x__h603;
  tUInt8 DEF_y__h756;
  tUInt8 DEF_x__h755;
  tUInt8 DEF_y__h908;
  tUInt8 DEF_x__h907;
  tUInt8 DEF_y__h1060;
  tUInt8 DEF_x__h1059;
  tUInt8 DEF_y__h1212;
  tUInt8 DEF_x__h1211;
  tUInt8 DEF_y__h1364;
  tUInt8 DEF_x__h1363;
  tUInt8 DEF_INV_calculate_a_BIT_7_AND_calculate_b_BIT_7_OR_ETC___d55;
  tUInt8 DEF_y__h1258;
  tUInt8 DEF_y__h1410;
  tUInt8 DEF_y__h1106;
  tUInt8 DEF_y__h954;
  tUInt8 DEF_y__h802;
  tUInt8 DEF_y__h650;
  tUInt8 DEF_y__h497;
  tUInt8 DEF_x__h1409;
  tUInt8 DEF_x__h1636;
  tUInt8 DEF_calculate_a_BIT_7_XOR_calculate_b_BIT_7_6_XOR__ETC___d57;
  tUInt8 DEF_x__h1257;
  tUInt8 DEF_x__h1712;
  tUInt8 DEF_x__h1105;
  tUInt8 DEF_x__h1788;
  tUInt8 DEF_x__h953;
  tUInt8 DEF_x__h1864;
  tUInt8 DEF_x__h801;
  tUInt8 DEF_x__h1940;
  tUInt8 DEF_x__h649;
  tUInt8 DEF_x__h2016;
  tUInt8 DEF_x__h2092;
  tUInt8 DEF_x__h1280;
  tUInt8 DEF_x__h1432;
  tUInt8 DEF_x__h1128;
  tUInt8 DEF_x__h976;
  tUInt8 DEF_x__h824;
  tUInt8 DEF_x__h672;
  tUInt8 DEF_x__h520;
  tUInt8 DEF_x__h302;
  tUInt8 DEF_x__h2171;
  tUInt8 DEF_x__h2094;
  tUInt8 DEF_x__h2018;
  tUInt8 DEF_x__h1942;
  tUInt8 DEF_x__h1866;
  tUInt8 DEF_x__h1790;
  tUInt8 DEF_x__h1714;
  tUInt8 DEF_x__h1638;
  tUInt8 DEF_y__h2172;
  tUInt8 DEF_y__h2095;
  tUInt8 DEF_y__h2019;
  tUInt8 DEF_y__h1943;
  tUInt8 DEF_y__h1867;
  tUInt8 DEF_y__h1791;
  tUInt8 DEF_y__h1715;
  tUInt8 DEF_y__h1639;
  tUInt8 DEF_x__h496;
  tUInt32 PORT_calculate;
  DEF_y__h1639 = (tUInt8)(ARG_calculate_b >> 7u);
  DEF_y__h1715 = (tUInt8)((tUInt8)1u & (ARG_calculate_b >> 6u));
  DEF_y__h1791 = (tUInt8)((tUInt8)1u & (ARG_calculate_b >> 5u));
  DEF_y__h1943 = (tUInt8)((tUInt8)1u & (ARG_calculate_b >> 3u));
  DEF_y__h1867 = (tUInt8)((tUInt8)1u & (ARG_calculate_b >> 4u));
  DEF_y__h2019 = (tUInt8)((tUInt8)1u & (ARG_calculate_b >> 2u));
  DEF_y__h2095 = (tUInt8)((tUInt8)1u & (ARG_calculate_b >> 1u));
  DEF_y__h2172 = (tUInt8)((tUInt8)1u & ARG_calculate_b);
  DEF_x__h1638 = (tUInt8)(ARG_calculate_a >> 7u);
  DEF_x__h1714 = (tUInt8)((tUInt8)1u & (ARG_calculate_a >> 6u));
  DEF_x__h1790 = (tUInt8)((tUInt8)1u & (ARG_calculate_a >> 5u));
  DEF_x__h1866 = (tUInt8)((tUInt8)1u & (ARG_calculate_a >> 4u));
  DEF_x__h1942 = (tUInt8)((tUInt8)1u & (ARG_calculate_a >> 3u));
  DEF_x__h2018 = (tUInt8)((tUInt8)1u & (ARG_calculate_a >> 2u));
  DEF_x__h2094 = (tUInt8)((tUInt8)1u & (ARG_calculate_a >> 1u));
  DEF_x__h2171 = (tUInt8)((tUInt8)1u & ARG_calculate_a);
  DEF_x__h302 = (tUInt8)1u & ~DEF_x__h2171;
  DEF_x__h496 = (tUInt8)((tUInt8)1u & ((DEF_x__h302 & DEF_y__h2172 ? 2u : 0u) >> 1u));
  DEF_x__h520 = (tUInt8)1u & ~DEF_x__h2094;
  DEF_x__h672 = (tUInt8)1u & ~DEF_x__h2018;
  DEF_x__h976 = (tUInt8)1u & ~DEF_x__h1866;
  DEF_x__h824 = (tUInt8)1u & ~DEF_x__h1942;
  DEF_x__h1128 = (tUInt8)1u & ~DEF_x__h1790;
  DEF_x__h1432 = (tUInt8)1u & ~DEF_x__h1638;
  DEF_x__h1280 = (tUInt8)1u & ~DEF_x__h1714;
  DEF_x__h2092 = DEF_x__h2094 ^ DEF_y__h2095;
  DEF_x__h2016 = DEF_x__h2018 ^ DEF_y__h2019;
  DEF_x__h1940 = DEF_x__h1942 ^ DEF_y__h1943;
  DEF_x__h1864 = DEF_x__h1866 ^ DEF_y__h1867;
  DEF_x__h1788 = DEF_x__h1790 ^ DEF_y__h1791;
  DEF_x__h1636 = DEF_x__h1638 ^ DEF_y__h1639;
  DEF_x__h1712 = DEF_x__h1714 ^ DEF_y__h1715;
  DEF_y__h497 = DEF_x__h520 ^ DEF_y__h2095;
  DEF_y__h650 = DEF_x__h672 ^ DEF_y__h2019;
  DEF_y__h802 = DEF_x__h824 ^ DEF_y__h1943;
  DEF_y__h954 = DEF_x__h976 ^ DEF_y__h1867;
  DEF_y__h1106 = DEF_x__h1128 ^ DEF_y__h1791;
  DEF_y__h1410 = DEF_x__h1432 ^ DEF_y__h1639;
  DEF_y__h1258 = DEF_x__h1280 ^ DEF_y__h1715;
  DEF_x__h1363 = DEF_x__h1432 & DEF_y__h1639;
  DEF_x__h1211 = DEF_x__h1280 & DEF_y__h1715;
  DEF_x__h1059 = DEF_x__h1128 & DEF_y__h1791;
  DEF_x__h907 = DEF_x__h976 & DEF_y__h1867;
  DEF_x__h755 = DEF_x__h824 & DEF_y__h1943;
  DEF_x__h603 = DEF_x__h672 & DEF_y__h2019;
  DEF_x__h450 = DEF_x__h520 & DEF_y__h2095;
  DEF_y__h451 = DEF_x__h496 & DEF_y__h497;
  DEF_x__h649 = DEF_x__h450 | DEF_y__h451;
  DEF_y__h604 = DEF_x__h649 & DEF_y__h650;
  DEF_x__h801 = DEF_x__h603 | DEF_y__h604;
  DEF_y__h756 = DEF_x__h801 & DEF_y__h802;
  DEF_x__h953 = DEF_x__h755 | DEF_y__h756;
  DEF_y__h908 = DEF_x__h953 & DEF_y__h954;
  DEF_x__h1105 = DEF_x__h907 | DEF_y__h908;
  DEF_y__h1060 = DEF_x__h1105 & DEF_y__h1106;
  DEF_x__h1257 = DEF_x__h1059 | DEF_y__h1060;
  DEF_y__h1212 = DEF_x__h1257 & DEF_y__h1258;
  DEF_x__h1409 = DEF_x__h1211 | DEF_y__h1212;
  DEF_calculate_a_BIT_7_XOR_calculate_b_BIT_7_6_XOR__ETC___d57 = DEF_x__h1636 ^ DEF_x__h1409;
  DEF_y__h1364 = DEF_x__h1409 & DEF_y__h1410;
  DEF_INV_calculate_a_BIT_7_AND_calculate_b_BIT_7_OR_ETC___d55 = DEF_x__h1363 | DEF_y__h1364;
  DEF_calculate_a_BIT_6_XOR_calculate_b_BIT_6_8_XOR__ETC___d73 = (tUInt8)127u & ((((((((DEF_x__h1712 ^ DEF_x__h1257) << 6u) | ((DEF_x__h1788 ^ DEF_x__h1105) << 5u)) | ((DEF_x__h1864 ^ DEF_x__h953) << 4u)) | ((DEF_x__h1940 ^ DEF_x__h801) << 3u)) | ((DEF_x__h2016 ^ DEF_x__h649) << 2u)) | ((DEF_x__h2092 ^ DEF_x__h496) << 1u)) | (DEF_x__h2171 ^ DEF_y__h2172));
  PORT_calculate = 511u & (((((tUInt32)(DEF_INV_calculate_a_BIT_7_AND_calculate_b_BIT_7_OR_ETC___d55)) << 8u) | (((tUInt32)(DEF_calculate_a_BIT_7_XOR_calculate_b_BIT_7_6_XOR__ETC___d57)) << 7u)) | (tUInt32)(DEF_calculate_a_BIT_6_XOR_calculate_b_BIT_6_8_XOR__ETC___d73));
  return PORT_calculate;
}

tUInt8 MOD_mkRippleCarrySubtractor::METH_RDY_calculate()
{
  tUInt8 DEF_CAN_FIRE_calculate;
  tUInt8 PORT_RDY_calculate;
  DEF_CAN_FIRE_calculate = (tUInt8)1u;
  PORT_RDY_calculate = DEF_CAN_FIRE_calculate;
  return PORT_RDY_calculate;
}


/* Reset routines */

void MOD_mkRippleCarrySubtractor::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkRippleCarrySubtractor::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkRippleCarrySubtractor::dump_state(unsigned int indent)
{
}


/* VCD dumping routines */

unsigned int MOD_mkRippleCarrySubtractor::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 1u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkRippleCarrySubtractor::dump_VCD(tVCDDumpType dt,
					   unsigned int levels,
					   MOD_mkRippleCarrySubtractor &backing)
{
  vcd_defs(dt, backing);
}

void MOD_mkRippleCarrySubtractor::vcd_defs(tVCDDumpType dt, MOD_mkRippleCarrySubtractor &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
    }
}
