// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
module assign( in, out );
// assign in to out
module inout( in, out );

// The following two are equivalent
module wire_assign2( input in, output out );
module assign2( in, out );

// The following two are equivalent
module wire_assign3( input in, output out );
module assign3( in, out );

// The following two are equivalent
module wire_assign4( input in, output out );
module assign4( in, out );

// The following two are equivalent
module wire_assign5( input in, output out );
module assign5( in, out );

// The following two are equivalent
module wire_assign6( input in, output out );
module assign6( in, out );

// The following two are equivalent
module wire_assign7( input in, output out );
endmodule
