============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Nov 15 2020  04:41:35 pm
  Module:                 TMULT
  Technology libraries:   scadv10_cln65gp_rvt_tt_1p0v_25c 1.0
                          tphn65gpgv2od3_sltc 210a
                          physical_cells 
  Operating conditions:   tt_1p0v_25c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

path   1:

    Pin                Type         Fanout  Load Slew Delay Arrival   Location    
                                            (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------
(clock X_CLK)      launch                                         0 R             
P_reg[0]/clk                                        0             0 R             
P_reg[0]/q    (u)  unmapped_d_flop       1  13.0    0  +112     112 F             
IO_P0/I                                                  +0     112               
IO_P0/PAD          PDDW04DGZ_G           1 256.5  318 +1778    1891 F             
X_P[0]             interconnect                   318    +0    1891 F             
                   out port                              +0    1891 F             
(ou_del_1)         ext delay                           +500    2391 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock X_CLK)      capture                                     7143 R             
----------------------------------------------------------------------------------
Timing slack :    4752ps 
Start-point  : P_reg[0]/clk
End-point    : X_P[0]

(u) : Net has unmapped pin(s).

path   2:

    Pin                Type         Fanout  Load Slew Delay Arrival   Location    
                                            (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------
(clock X_CLK)      launch                                         0 R             
P_reg[1]/clk                                        0             0 R             
P_reg[1]/q    (u)  unmapped_d_flop       1  13.0    0  +112     112 F             
IO_P1/I                                                  +0     112               
IO_P1/PAD          PDDW04DGZ_G           1 256.5  318 +1778    1891 F             
X_P[1]             interconnect                   318    +0    1891 F             
                   out port                              +0    1891 F             
(ou_del_1)         ext delay                           +500    2391 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock X_CLK)      capture                                     7143 R             
----------------------------------------------------------------------------------
Timing slack :    4752ps 
Start-point  : P_reg[1]/clk
End-point    : X_P[1]

(u) : Net has unmapped pin(s).

path   3:

    Pin                Type         Fanout  Load Slew Delay Arrival   Location    
                                            (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------
(clock X_CLK)      launch                                         0 R             
P_reg[2]/clk                                        0             0 R             
P_reg[2]/q    (u)  unmapped_d_flop       1  13.0    0  +112     112 F             
IO_P2/I                                                  +0     112               
IO_P2/PAD          PDDW04DGZ_G           1 256.5  318 +1778    1891 F             
X_P[2]             interconnect                   318    +0    1891 F             
                   out port                              +0    1891 F             
(ou_del_1)         ext delay                           +500    2391 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock X_CLK)      capture                                     7143 R             
----------------------------------------------------------------------------------
Timing slack :    4752ps 
Start-point  : P_reg[2]/clk
End-point    : X_P[2]

(u) : Net has unmapped pin(s).

path   4:

    Pin                Type         Fanout  Load Slew Delay Arrival   Location    
                                            (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------
(clock X_CLK)      launch                                         0 R             
P_reg[3]/clk                                        0             0 R             
P_reg[3]/q    (u)  unmapped_d_flop       1  13.0    0  +112     112 F             
IO_P3/I                                                  +0     112               
IO_P3/PAD          PDDW04DGZ_G           1 256.5  318 +1778    1891 F             
X_P[3]             interconnect                   318    +0    1891 F             
                   out port                              +0    1891 F             
(ou_del_1)         ext delay                           +500    2391 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock X_CLK)      capture                                     7143 R             
----------------------------------------------------------------------------------
Timing slack :    4752ps 
Start-point  : P_reg[3]/clk
End-point    : X_P[3]

(u) : Net has unmapped pin(s).

path   5:

    Pin                Type         Fanout  Load Slew Delay Arrival   Location    
                                            (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------
(clock X_CLK)      launch                                         0 R             
P_reg[4]/clk                                        0             0 R             
P_reg[4]/q    (u)  unmapped_d_flop       1  13.0    0  +112     112 F             
IO_P4/I                                                  +0     112               
IO_P4/PAD          PDDW04DGZ_G           1 256.5  318 +1778    1891 F             
X_P[4]             interconnect                   318    +0    1891 F             
                   out port                              +0    1891 F             
(ou_del_1)         ext delay                           +500    2391 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock X_CLK)      capture                                     7143 R             
----------------------------------------------------------------------------------
Timing slack :    4752ps 
Start-point  : P_reg[4]/clk
End-point    : X_P[4]

(u) : Net has unmapped pin(s).

path   6:

    Pin                Type         Fanout  Load Slew Delay Arrival   Location    
                                            (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------
(clock X_CLK)      launch                                         0 R             
P_reg[5]/clk                                        0             0 R             
P_reg[5]/q    (u)  unmapped_d_flop       1  13.0    0  +112     112 F             
IO_P5/I                                                  +0     112               
IO_P5/PAD          PDDW04DGZ_G           1 256.5  318 +1778    1891 F             
X_P[5]             interconnect                   318    +0    1891 F             
                   out port                              +0    1891 F             
(ou_del_1)         ext delay                           +500    2391 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock X_CLK)      capture                                     7143 R             
----------------------------------------------------------------------------------
Timing slack :    4752ps 
Start-point  : P_reg[5]/clk
End-point    : X_P[5]

(u) : Net has unmapped pin(s).

path   7:

    Pin                Type         Fanout  Load Slew Delay Arrival   Location    
                                            (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------
(clock X_CLK)      launch                                         0 R             
P_reg[6]/clk                                        0             0 R             
P_reg[6]/q    (u)  unmapped_d_flop       1  13.0    0  +112     112 F             
IO_P6/I                                                  +0     112               
IO_P6/PAD          PDDW04DGZ_G           1 256.5  318 +1778    1891 F             
X_P[6]             interconnect                   318    +0    1891 F             
                   out port                              +0    1891 F             
(ou_del_1)         ext delay                           +500    2391 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock X_CLK)      capture                                     7143 R             
----------------------------------------------------------------------------------
Timing slack :    4752ps 
Start-point  : P_reg[6]/clk
End-point    : X_P[6]

(u) : Net has unmapped pin(s).

path   8:

    Pin                Type         Fanout  Load Slew Delay Arrival   Location    
                                            (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------
(clock X_CLK)      launch                                         0 R             
P_reg[7]/clk                                        0             0 R             
P_reg[7]/q    (u)  unmapped_d_flop       1  13.0    0  +112     112 F             
IO_P7/I                                                  +0     112               
IO_P7/PAD          PDDW04DGZ_G           1 256.5  318 +1778    1891 F             
X_P[7]             interconnect                   318    +0    1891 F             
                   out port                              +0    1891 F             
(ou_del_1)         ext delay                           +500    2391 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock X_CLK)      capture                                     7143 R             
----------------------------------------------------------------------------------
Timing slack :    4752ps 
Start-point  : P_reg[7]/clk
End-point    : X_P[7]

(u) : Net has unmapped pin(s).

path   9:

    Pin                 Type          Fanout  Load Slew Delay Arrival   Location    
                                              (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------
(clock X_CLK)      launch                                           0 R             
(in_del_2)         ext delay                             +500     500 F             
X_B[3]             inout port              1 256.5    0    +0     500 F             
IO_B3/PAD                                                  +0     500               
IO_B3/C       (u)  PDDW04DGZ_G             5  25.5   26  +386     886 F             
g353/in_0                                                  +0     886               
g353/z        (u)  unmapped_nand2          4  20.4    0   +30     916 R             
g634/in_1                                                  +0     916               
g634/z        (u)  unmapped_or2            1   5.1    0   +18     934 R             
g635/in_1                                                  +0     934               
g635/z        (u)  unmapped_nand2          2  10.2    0   +22     957 F             
g611/in_1                                                  +0     957               
g611/z        (u)  unmapped_or2            1   5.1    0   +18     975 F             
g612/in_1                                                  +0     975               
g612/z        (u)  unmapped_nand2          2  10.2    0   +22     997 R             
g597/in_1                                                  +0     997               
g597/z        (u)  unmapped_nand2          2  10.2    0   +22    1020 F             
g594/in_1                                                  +0    1020               
g594/z        (u)  unmapped_nand2          1   5.1    0   +18    1038 R             
g588/in_1                                                  +0    1038               
g588/z        (u)  unmapped_nand2          2  10.2    0   +22    1060 F             
g473/in_1                                                  +0    1060               
g473/z        (u)  unmapped_or2            2  10.2    0   +22    1083 F             
g575/in_1                                                  +0    1083               
g575/z        (u)  unmapped_nand2          1   5.1    0   +18    1101 R             
g571/in_1                                                  +0    1101               
g571/z        (u)  unmapped_nand2          3  15.3    0   +26    1127 F             
g567/in_1                                                  +0    1127               
g567/z        (u)  unmapped_nand2          1   5.1    0   +18    1145 R             
g562/in_0                                                  +0    1145               
g562/z        (u)  unmapped_nand2          2  10.2    0   +22    1167 F             
g560/in_0                                                  +0    1167               
g560/z        (u)  unmapped_or2            2  10.2    0   +22    1190 F             
g557/in_1                                                  +0    1190               
g557/z        (u)  unmapped_nand2          1   5.1    0   +18    1208 R             
g656/in_1                                                  +0    1208               
g656/z        (u)  unmapped_complex2       1   5.1    0   +18    1226 R             
P_reg[7]/d         unmapped_d_flop                         +0    1226               
P_reg[7]/clk       setup                              0   +21    1247 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock X_CLK)      capture                                       7143 R             
------------------------------------------------------------------------------------
Timing slack :    5896ps 
Start-point  : X_B[3]
End-point    : P_reg[7]/d

(u) : Net has unmapped pin(s).

path  10:

    Pin                 Type          Fanout  Load Slew Delay Arrival   Location    
                                              (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------
(clock X_CLK)      launch                                           0 R             
(in_del_2)         ext delay                             +500     500 F             
X_B[3]             inout port              1 256.5    0    +0     500 F             
IO_B3/PAD                                                  +0     500               
IO_B3/C       (u)  PDDW04DGZ_G             5  25.5   26  +386     886 F             
g353/in_0                                                  +0     886               
g353/z        (u)  unmapped_nand2          4  20.4    0   +30     916 R             
g634/in_1                                                  +0     916               
g634/z        (u)  unmapped_or2            1   5.1    0   +18     934 R             
g635/in_1                                                  +0     934               
g635/z        (u)  unmapped_nand2          2  10.2    0   +22     957 F             
g611/in_1                                                  +0     957               
g611/z        (u)  unmapped_or2            1   5.1    0   +18     975 F             
g612/in_1                                                  +0     975               
g612/z        (u)  unmapped_nand2          2  10.2    0   +22     997 R             
g597/in_1                                                  +0     997               
g597/z        (u)  unmapped_nand2          2  10.2    0   +22    1020 F             
g594/in_1                                                  +0    1020               
g594/z        (u)  unmapped_nand2          1   5.1    0   +18    1038 R             
g588/in_1                                                  +0    1038               
g588/z        (u)  unmapped_nand2          2  10.2    0   +22    1060 F             
g473/in_1                                                  +0    1060               
g473/z        (u)  unmapped_or2            2  10.2    0   +22    1083 F             
g575/in_1                                                  +0    1083               
g575/z        (u)  unmapped_nand2          1   5.1    0   +18    1101 R             
g571/in_1                                                  +0    1101               
g571/z        (u)  unmapped_nand2          3  15.3    0   +26    1127 F             
g567/in_1                                                  +0    1127               
g567/z        (u)  unmapped_nand2          1   5.1    0   +18    1145 R             
g562/in_0                                                  +0    1145               
g562/z        (u)  unmapped_nand2          2  10.2    0   +22    1167 F             
g560/in_0                                                  +0    1167               
g560/z        (u)  unmapped_or2            2  10.2    0   +22    1190 F             
g561/in_1                                                  +0    1190               
g561/z        (u)  unmapped_nand2          1   5.1    0   +18    1208 R             
g657/in_1                                                  +0    1208               
g657/z        (u)  unmapped_complex2       1   5.1    0   +18    1226 R             
P_reg[6]/d         unmapped_d_flop                         +0    1226               
P_reg[6]/clk       setup                              0   +21    1247 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock X_CLK)      capture                                       7143 R             
------------------------------------------------------------------------------------
Timing slack :    5896ps 
Start-point  : X_B[3]
End-point    : P_reg[6]/d

(u) : Net has unmapped pin(s).

path  11:

    Pin                 Type          Fanout  Load Slew Delay Arrival   Location    
                                              (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------
(clock X_CLK)      launch                                           0 R             
(in_del_2)         ext delay                             +500     500 F             
X_B[3]             inout port              1 256.5    0    +0     500 F             
IO_B3/PAD                                                  +0     500               
IO_B3/C       (u)  PDDW04DGZ_G             5  25.5   26  +386     886 F             
g353/in_0                                                  +0     886               
g353/z        (u)  unmapped_nand2          4  20.4    0   +30     916 R             
g633/in_1                                                  +0     916               
g633/z        (u)  unmapped_nand2          1   5.1    0   +18     934 F             
g635/in_0                                                  +0     934               
g635/z        (u)  unmapped_nand2          2  10.2    0   +22     957 R             
g611/in_1                                                  +0     957               
g611/z        (u)  unmapped_or2            1   5.1    0   +18     975 R             
g612/in_1                                                  +0     975               
g612/z        (u)  unmapped_nand2          2  10.2    0   +22     997 F             
g597/in_1                                                  +0     997               
g597/z        (u)  unmapped_nand2          2  10.2    0   +22    1020 R             
g594/in_1                                                  +0    1020               
g594/z        (u)  unmapped_nand2          1   5.1    0   +18    1038 F             
g588/in_1                                                  +0    1038               
g588/z        (u)  unmapped_nand2          2  10.2    0   +22    1060 R             
g473/in_1                                                  +0    1060               
g473/z        (u)  unmapped_or2            2  10.2    0   +22    1083 R             
g575/in_1                                                  +0    1083               
g575/z        (u)  unmapped_nand2          1   5.1    0   +18    1101 F             
g571/in_1                                                  +0    1101               
g571/z        (u)  unmapped_nand2          3  15.3    0   +26    1127 R             
g669/in_0                                                  +0    1127               
g669/z        (u)  unmapped_complex2       1   5.1    0   +18    1145 F             
g570/in_1                                                  +0    1145               
g570/z        (u)  unmapped_nand2          1   5.1    0   +18    1163 R             
g655/in_1                                                  +0    1163               
g655/z        (u)  unmapped_complex2       1   5.1    0   +18    1181 R             
P_reg[5]/d         unmapped_d_flop                         +0    1181               
P_reg[5]/clk       setup                              0   +21    1202 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock X_CLK)      capture                                       7143 R             
------------------------------------------------------------------------------------
Timing slack :    5941ps 
Start-point  : X_B[3]
End-point    : P_reg[5]/d

(u) : Net has unmapped pin(s).

path  12:

    Pin                 Type          Fanout  Load Slew Delay Arrival   Location    
                                              (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------
(clock X_CLK)      launch                                           0 R             
(in_del_2)         ext delay                             +500     500 F             
X_B[3]             inout port              1 256.5    0    +0     500 F             
IO_B3/PAD                                                  +0     500               
IO_B3/C       (u)  PDDW04DGZ_G             5  25.5   26  +386     886 F             
g353/in_0                                                  +0     886               
g353/z        (u)  unmapped_nand2          4  20.4    0   +30     916 R             
g634/in_1                                                  +0     916               
g634/z        (u)  unmapped_or2            1   5.1    0   +18     934 R             
g635/in_1                                                  +0     934               
g635/z        (u)  unmapped_nand2          2  10.2    0   +22     957 F             
g611/in_1                                                  +0     957               
g611/z        (u)  unmapped_or2            1   5.1    0   +18     975 F             
g612/in_1                                                  +0     975               
g612/z        (u)  unmapped_nand2          2  10.2    0   +22     997 R             
g597/in_1                                                  +0     997               
g597/z        (u)  unmapped_nand2          2  10.2    0   +22    1020 F             
g594/in_1                                                  +0    1020               
g594/z        (u)  unmapped_nand2          1   5.1    0   +18    1038 R             
g588/in_1                                                  +0    1038               
g588/z        (u)  unmapped_nand2          2  10.2    0   +22    1060 F             
g578/in_1                                                  +0    1060               
g578/z        (u)  unmapped_nand2          2  10.2    0   +22    1083 R             
g576/in_1                                                  +0    1083               
g576/z        (u)  unmapped_nand2          2  10.2    0   +22    1105 F             
g573/in_1                                                  +0    1105               
g573/z        (u)  unmapped_or2            1   5.1    0   +18    1123 F             
g574/in_1                                                  +0    1123               
g574/z        (u)  unmapped_nand2          1   5.1    0   +18    1141 R             
g654/in_1                                                  +0    1141               
g654/z        (u)  unmapped_complex2       1   5.1    0   +18    1159 R             
P_reg[4]/d         unmapped_d_flop                         +0    1159               
P_reg[4]/clk       setup                              0   +21    1180 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock X_CLK)      capture                                       7143 R             
------------------------------------------------------------------------------------
Timing slack :    5963ps 
Start-point  : X_B[3]
End-point    : P_reg[4]/d

(u) : Net has unmapped pin(s).

path  13:

    Pin                 Type          Fanout  Load Slew Delay Arrival   Location    
                                              (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------
(clock X_CLK)      launch                                           0 R             
(in_del_2)         ext delay                             +500     500 F             
X_B[3]             inout port              1 256.5    0    +0     500 F             
IO_B3/PAD                                                  +0     500               
IO_B3/C       (u)  PDDW04DGZ_G             5  25.5   26  +386     886 F             
g353/in_0                                                  +0     886               
g353/z        (u)  unmapped_nand2          4  20.4    0   +30     916 R             
g634/in_1                                                  +0     916               
g634/z        (u)  unmapped_or2            1   5.1    0   +18     934 R             
g635/in_1                                                  +0     934               
g635/z        (u)  unmapped_nand2          2  10.2    0   +22     957 F             
g611/in_1                                                  +0     957               
g611/z        (u)  unmapped_or2            1   5.1    0   +18     975 F             
g612/in_1                                                  +0     975               
g612/z        (u)  unmapped_nand2          2  10.2    0   +22     997 R             
g470/in_1                                                  +0     997               
g470/z        (u)  unmapped_or2            2  10.2    0   +22    1020 R             
g595/in_1                                                  +0    1020               
g595/z        (u)  unmapped_nand2          2  10.2    0   +22    1042 F             
g582/in_1                                                  +0    1042               
g582/z        (u)  unmapped_or2            1   5.1    0   +18    1060 F             
g583/in_1                                                  +0    1060               
g583/z        (u)  unmapped_nand2          1   5.1    0   +18    1078 R             
g653/in_1                                                  +0    1078               
g653/z        (u)  unmapped_complex2       1   5.1    0   +18    1096 R             
P_reg[3]/d         unmapped_d_flop                         +0    1096               
P_reg[3]/clk       setup                              0   +21    1117 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock X_CLK)      capture                                       7143 R             
------------------------------------------------------------------------------------
Timing slack :    6026ps 
Start-point  : X_B[3]
End-point    : P_reg[3]/d

(u) : Net has unmapped pin(s).

path  14:

    Pin                 Type          Fanout  Load Slew Delay Arrival   Location    
                                              (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------
(clock X_CLK)      launch                                           0 R             
(in_del_1)         ext delay                             +500     500 F             
X_A[2]             inout port              1 256.5    0    +0     500 F             
IO_A2/PAD                                                  +0     500               
IO_A2/C       (u)  PDDW04DGZ_G             4  20.4   25  +386     886 F             
g459/in_1                                                  +0     886               
g459/z        (u)  unmapped_nand2          2  10.2    0   +22     908 R             
g663/in_0                                                  +0     908               
g663/z        (u)  unmapped_complex2       1   5.1    0   +18     926 F             
g639/in_1                                                  +0     926               
g639/z        (u)  unmapped_nand2          2  10.2    0   +22     949 R             
g626/in_1                                                  +0     949               
g626/z        (u)  unmapped_complex2       2  10.2    0   +22     971 F             
g616/in_1                                                  +0     971               
g616/z        (u)  unmapped_nand2          2  10.2    0   +22     994 R             
g608/in_1                                                  +0     994               
g608/z        (u)  unmapped_complex2       1   5.1    0   +18    1012 F             
g609/in_1                                                  +0    1012               
g609/z        (u)  unmapped_nand2          1   5.1    0   +18    1030 R             
g652/in_1                                                  +0    1030               
g652/z        (u)  unmapped_complex2       1   5.1    0   +18    1048 R             
P_reg[2]/d         unmapped_d_flop                         +0    1048               
P_reg[2]/clk       setup                              0   +21    1069 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock X_CLK)      capture                                       7143 R             
------------------------------------------------------------------------------------
Timing slack :    6074ps 
Start-point  : X_A[2]
End-point    : P_reg[2]/d

(u) : Net has unmapped pin(s).

path  15:

    Pin                Type         Fanout  Load Slew Delay Arrival   Location    
                                            (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------
(clock X_CLK)      launch                                         0 R             
(in_del_1)         ext delay                           +500     500 F             
X_A[0]             inout port            1 256.5    0    +0     500 F             
IO_A0/PAD                                                +0     500               
IO_A0/C       (u)  PDDW04DGZ_G           4  20.4   25  +386     886 F             
g388/in_1                                                +0     886               
g388/z        (u)  unmapped_nand2        3  15.3    0   +26     912 R             
g394/in_1                                                +0     912               
g394/z        (u)  unmapped_or2          4  20.4    0   +30     942 R             
g624/in_1                                                +0     942               
g624/z        (u)  unmapped_nand2        1   5.1    0   +18     960 F             
g651/in_0                                                +0     960               
g651/z        (u)  unmapped_nor2         1   5.1    0   +18     978 R             
P_reg[1]/d         unmapped_d_flop                       +0     978               
P_reg[1]/clk       setup                            0   +21     998 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock X_CLK)      capture                                     7143 R             
----------------------------------------------------------------------------------
Timing slack :    6144ps 
Start-point  : X_A[0]
End-point    : P_reg[1]/d

(u) : Net has unmapped pin(s).

path  16:

    Pin                Type         Fanout  Load Slew Delay Arrival   Location    
                                            (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------
(clock X_CLK)      launch                                         0 R             
(in_del_1)         ext delay                           +500     500 F             
X_A[0]             inout port            1 256.5    0    +0     500 F             
IO_A0/PAD                                                +0     500               
IO_A0/C       (u)  PDDW04DGZ_G           4  20.4   25  +386     886 F             
g388/in_1                                                +0     886               
g388/z        (u)  unmapped_nand2        3  15.3    0   +26     912 R             
g650/in_0                                                +0     912               
g650/z        (u)  unmapped_nor2         1   5.1    0   +18     930 F             
P_reg[0]/d         unmapped_d_flop                       +0     930               
P_reg[0]/clk       setup                            0   +21     951 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock X_CLK)      capture                                     7143 R             
----------------------------------------------------------------------------------
Timing slack :    6192ps 
Start-point  : X_A[0]
End-point    : P_reg[0]/d

(u) : Net has unmapped pin(s).

path  17:

    Pin                   Type         Fanout  Load Slew Delay Arrival   Location    
                                               (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------
X_CLK                 inout port            1 256.5    0    +0       0 F             
IO_CLK/PAD                                                  +0       0               
IO_CLK/C     (i) (u)  PDDW04DGZ_G           8   0.0    0  +389     389 F             
P_reg[7]/clk          unmapped_d_flop                       +0     389               
-------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : X_CLK
End-point    : P_reg[7]/clk

(u) : Net has unmapped pin(s).
(i) : Net is ideal.

path  18:

    Pin                   Type         Fanout  Load Slew Delay Arrival   Location    
                                               (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------
X_CLK                 inout port            1 256.5    0    +0       0 F             
IO_CLK/PAD                                                  +0       0               
IO_CLK/C     (i) (u)  PDDW04DGZ_G           8   0.0    0  +389     389 F             
P_reg[6]/clk          unmapped_d_flop                       +0     389               
-------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : X_CLK
End-point    : P_reg[6]/clk

(u) : Net has unmapped pin(s).
(i) : Net is ideal.

path  19:

    Pin                   Type         Fanout  Load Slew Delay Arrival   Location    
                                               (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------
X_CLK                 inout port            1 256.5    0    +0       0 F             
IO_CLK/PAD                                                  +0       0               
IO_CLK/C     (i) (u)  PDDW04DGZ_G           8   0.0    0  +389     389 F             
P_reg[5]/clk          unmapped_d_flop                       +0     389               
-------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : X_CLK
End-point    : P_reg[5]/clk

(u) : Net has unmapped pin(s).
(i) : Net is ideal.

path  20:

    Pin                   Type         Fanout  Load Slew Delay Arrival   Location    
                                               (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------
X_CLK                 inout port            1 256.5    0    +0       0 F             
IO_CLK/PAD                                                  +0       0               
IO_CLK/C     (i) (u)  PDDW04DGZ_G           8   0.0    0  +389     389 F             
P_reg[4]/clk          unmapped_d_flop                       +0     389               
-------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : X_CLK
End-point    : P_reg[4]/clk

(u) : Net has unmapped pin(s).
(i) : Net is ideal.

path  21:

    Pin                   Type         Fanout  Load Slew Delay Arrival   Location    
                                               (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------
X_CLK                 inout port            1 256.5    0    +0       0 F             
IO_CLK/PAD                                                  +0       0               
IO_CLK/C     (i) (u)  PDDW04DGZ_G           8   0.0    0  +389     389 F             
P_reg[3]/clk          unmapped_d_flop                       +0     389               
-------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : X_CLK
End-point    : P_reg[3]/clk

(u) : Net has unmapped pin(s).
(i) : Net is ideal.

path  22:

    Pin                   Type         Fanout  Load Slew Delay Arrival   Location    
                                               (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------
X_CLK                 inout port            1 256.5    0    +0       0 F             
IO_CLK/PAD                                                  +0       0               
IO_CLK/C     (i) (u)  PDDW04DGZ_G           8   0.0    0  +389     389 F             
P_reg[2]/clk          unmapped_d_flop                       +0     389               
-------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : X_CLK
End-point    : P_reg[2]/clk

(u) : Net has unmapped pin(s).
(i) : Net is ideal.

path  23:

    Pin                   Type         Fanout  Load Slew Delay Arrival   Location    
                                               (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------
X_CLK                 inout port            1 256.5    0    +0       0 F             
IO_CLK/PAD                                                  +0       0               
IO_CLK/C     (i) (u)  PDDW04DGZ_G           8   0.0    0  +389     389 F             
P_reg[1]/clk          unmapped_d_flop                       +0     389               
-------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : X_CLK
End-point    : P_reg[1]/clk

(u) : Net has unmapped pin(s).
(i) : Net is ideal.

path  24:

    Pin                   Type         Fanout  Load Slew Delay Arrival   Location    
                                               (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------
X_CLK                 inout port            1 256.5    0    +0       0 F             
IO_CLK/PAD                                                  +0       0               
IO_CLK/C     (i) (u)  PDDW04DGZ_G           8   0.0    0  +389     389 F             
P_reg[0]/clk          unmapped_d_flop                       +0     389               
-------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : X_CLK
End-point    : P_reg[0]/clk

(u) : Net has unmapped pin(s).
(i) : Net is ideal.
