Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Thu Dec  5 21:18:37 2024
| Host         : Lucass running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    963         
TIMING-18  Warning           Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (983)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1930)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (983)
--------------------------
 There are 40 register/latch pins with no clock driven by root clock pin: uart1/baudrate_gen/baud_reg/Q (HIGH)

 There are 903 register/latch pins with no clock driven by root clock pin: uart1/receiver/received_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1930)
---------------------------------------------------
 There are 1930 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.590        0.000                      0                  104        0.103        0.000                      0                  104        4.500        0.000                       0                    73  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.590        0.000                      0                  104        0.103        0.000                      0                  104        4.500        0.000                       0                    73  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.590ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.590ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tg/rom/addr_reg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.576ns  (logic 1.511ns (22.978%)  route 5.065ns (77.022%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.621     5.142    vga/clk_IBUF_BUFG
    SLICE_X2Y22          FDCE                                         r  vga/h_count_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.518     5.660 r  vga/h_count_reg_reg[4]_rep/Q
                         net (fo=115, routed)         2.802     8.462    tg/rom/addr_reg_reg_i_128_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I2_O)        0.124     8.586 r  tg/rom/addr_reg_reg_i_314/O
                         net (fo=1, routed)           0.000     8.586    tg/rom/addr_reg_reg_i_314_n_0
    SLICE_X31Y4          MUXF7 (Prop_muxf7_I0_O)      0.212     8.798 r  tg/rom/addr_reg_reg_i_141/O
                         net (fo=1, routed)           0.000     8.798    tg/rom/addr_reg_reg_i_141_n_0
    SLICE_X31Y4          MUXF8 (Prop_muxf8_I1_O)      0.094     8.892 r  tg/rom/addr_reg_reg_i_54/O
                         net (fo=1, routed)           1.469    10.361    tg/rom/addr_reg_reg_i_54_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I3_O)        0.316    10.677 r  tg/rom/addr_reg_reg_i_16/O
                         net (fo=1, routed)           0.000    10.677    tg/rom/addr_reg_reg_i_16_n_0
    SLICE_X8Y11          MUXF7 (Prop_muxf7_I1_O)      0.247    10.924 r  tg/rom/addr_reg_reg_i_4/O
                         net (fo=1, routed)           0.794    11.718    tg/rom/sel[7]
    RAMB18_X0Y6          RAMB18E1                                     r  tg/rom/addr_reg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.483    14.824    tg/rom/clk_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  tg/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.084    
                         clock uncertainty           -0.035    15.048    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.740    14.308    tg/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.308    
                         arrival time                         -11.718    
  -------------------------------------------------------------------
                         slack                                  2.590    

Slack (MET) :             2.939ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tg/rom/addr_reg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 1.486ns (23.865%)  route 4.741ns (76.134%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.621     5.142    vga/clk_IBUF_BUFG
    SLICE_X2Y22          FDCE                                         r  vga/h_count_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.518     5.660 r  vga/h_count_reg_reg[4]_rep/Q
                         net (fo=115, routed)         2.607     8.268    tg/rom/addr_reg_reg_i_128_0
    SLICE_X29Y4          LUT6 (Prop_lut6_I2_O)        0.124     8.392 r  tg/rom/addr_reg_reg_i_347/O
                         net (fo=1, routed)           0.000     8.392    tg/rom/addr_reg_reg_i_347_n_0
    SLICE_X29Y4          MUXF7 (Prop_muxf7_I1_O)      0.217     8.609 r  tg/rom/addr_reg_reg_i_157/O
                         net (fo=1, routed)           0.000     8.609    tg/rom/addr_reg_reg_i_157_n_0
    SLICE_X29Y4          MUXF8 (Prop_muxf8_I1_O)      0.094     8.703 r  tg/rom/addr_reg_reg_i_62/O
                         net (fo=1, routed)           1.244     9.947    tg/rom/addr_reg_reg_i_62_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I3_O)        0.316    10.263 r  tg/rom/addr_reg_reg_i_18/O
                         net (fo=1, routed)           0.000    10.263    tg/rom/addr_reg_reg_i_18_n_0
    SLICE_X7Y11          MUXF7 (Prop_muxf7_I1_O)      0.217    10.480 r  tg/rom/addr_reg_reg_i_5/O
                         net (fo=1, routed)           0.889    11.369    tg/rom/sel[6]
    RAMB18_X0Y6          RAMB18E1                                     r  tg/rom/addr_reg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.483    14.824    tg/rom/clk_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  tg/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.084    
                         clock uncertainty           -0.035    15.048    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.741    14.307    tg/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.307    
                         arrival time                         -11.369    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             3.037ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tg/rom/addr_reg_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.126ns  (logic 1.303ns (21.269%)  route 4.823ns (78.731%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.624     5.145    vga/clk_IBUF_BUFG
    SLICE_X1Y21          FDCE                                         r  vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  vga/h_count_reg_reg[6]/Q
                         net (fo=76, routed)          2.797     8.399    tg/rom/addr_reg_reg_i_9_0[5]
    SLICE_X30Y6          MUXF8 (Prop_muxf8_S_O)       0.283     8.682 r  tg/rom/addr_reg_reg_i_46/O
                         net (fo=1, routed)           1.238     9.919    tg/rom/addr_reg_reg_i_46_n_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I3_O)        0.319    10.238 r  tg/rom/addr_reg_reg_i_14/O
                         net (fo=1, routed)           0.000    10.238    tg/rom/addr_reg_reg_i_14_n_0
    SLICE_X9Y11          MUXF7 (Prop_muxf7_I1_O)      0.245    10.483 r  tg/rom/addr_reg_reg_i_3/O
                         net (fo=1, routed)           0.788    11.271    tg/rom/sel[8]
    RAMB18_X0Y6          RAMB18E1                                     r  tg/rom/addr_reg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.483    14.824    tg/rom/clk_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  tg/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.084    
                         clock uncertainty           -0.035    15.048    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.740    14.308    tg/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.308    
                         arrival time                         -11.271    
  -------------------------------------------------------------------
                         slack                                  3.037    

Slack (MET) :             3.152ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tg/rom/addr_reg_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.015ns  (logic 1.514ns (25.170%)  route 4.501ns (74.830%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.621     5.142    vga/clk_IBUF_BUFG
    SLICE_X2Y22          FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.518     5.660 r  vga/h_count_reg_reg[4]/Q
                         net (fo=118, routed)         2.917     8.577    tg/rom/addr_reg_reg_i_9_0[3]
    SLICE_X14Y2          LUT6 (Prop_lut6_I2_O)        0.124     8.701 r  tg/rom/addr_reg_reg_i_248/O
                         net (fo=1, routed)           0.000     8.701    tg/rom/addr_reg_reg_i_248_n_0
    SLICE_X14Y2          MUXF7 (Prop_muxf7_I0_O)      0.241     8.942 r  tg/rom/addr_reg_reg_i_108/O
                         net (fo=1, routed)           0.000     8.942    tg/rom/addr_reg_reg_i_108_n_0
    SLICE_X14Y2          MUXF8 (Prop_muxf8_I0_O)      0.098     9.040 r  tg/rom/addr_reg_reg_i_38/O
                         net (fo=1, routed)           0.719     9.760    tg/rom/addr_reg_reg_i_38_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I3_O)        0.319    10.079 r  tg/rom/addr_reg_reg_i_12/O
                         net (fo=1, routed)           0.000    10.079    tg/rom/addr_reg_reg_i_12_n_0
    SLICE_X8Y11          MUXF7 (Prop_muxf7_I1_O)      0.214    10.293 r  tg/rom/addr_reg_reg_i_2/O
                         net (fo=1, routed)           0.865    11.157    tg/rom/sel[9]
    RAMB18_X0Y6          RAMB18E1                                     r  tg/rom/addr_reg_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.483    14.824    tg/rom/clk_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  tg/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.084    
                         clock uncertainty           -0.035    15.048    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.739    14.309    tg/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.309    
                         arrival time                         -11.157    
  -------------------------------------------------------------------
                         slack                                  3.152    

Slack (MET) :             3.214ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tg/rom/addr_reg_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.948ns  (logic 1.275ns (21.435%)  route 4.673ns (78.565%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.624     5.145    vga/clk_IBUF_BUFG
    SLICE_X1Y21          FDCE                                         r  vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  vga/h_count_reg_reg[6]/Q
                         net (fo=76, routed)          2.645     8.247    tg/rom/addr_reg_reg_i_9_0[5]
    SLICE_X30Y8          MUXF8 (Prop_muxf8_S_O)       0.283     8.530 r  tg/rom/addr_reg_reg_i_30/O
                         net (fo=1, routed)           1.249     9.779    tg/rom/addr_reg_reg_i_30_n_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I3_O)        0.319    10.098 r  tg/rom/addr_reg_reg_i_10/O
                         net (fo=1, routed)           0.000    10.098    tg/rom/addr_reg_reg_i_10_n_0
    SLICE_X9Y11          MUXF7 (Prop_muxf7_I1_O)      0.217    10.315 r  tg/rom/addr_reg_reg_i_1/O
                         net (fo=1, routed)           0.779    11.094    tg/rom/sel[10]
    RAMB18_X0Y6          RAMB18E1                                     r  tg/rom/addr_reg_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.483    14.824    tg/rom/clk_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  tg/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.084    
                         clock uncertainty           -0.035    15.048    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.741    14.307    tg/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.307    
                         arrival time                         -11.094    
  -------------------------------------------------------------------
                         slack                                  3.214    

Slack (MET) :             3.493ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tg/rom/addr_reg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.671ns  (logic 1.421ns (25.059%)  route 4.250ns (74.941%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.624     5.145    vga/clk_IBUF_BUFG
    SLICE_X3Y21          FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  vga/h_count_reg_reg[3]/Q
                         net (fo=116, routed)         2.608     8.210    tg/rom/addr_reg_reg_i_9_0[2]
    SLICE_X15Y4          LUT6 (Prop_lut6_I4_O)        0.124     8.334 r  tg/rom/addr_reg_reg_i_411/O
                         net (fo=1, routed)           0.000     8.334    tg/rom/addr_reg_reg_i_411_n_0
    SLICE_X15Y4          MUXF7 (Prop_muxf7_I1_O)      0.217     8.551 r  tg/rom/addr_reg_reg_i_189/O
                         net (fo=1, routed)           0.000     8.551    tg/rom/addr_reg_reg_i_189_n_0
    SLICE_X15Y4          MUXF8 (Prop_muxf8_I1_O)      0.094     8.645 r  tg/rom/addr_reg_reg_i_78/O
                         net (fo=1, routed)           0.917     9.562    tg/rom/addr_reg_reg_i_78_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I3_O)        0.316     9.878 r  tg/rom/addr_reg_reg_i_22/O
                         net (fo=1, routed)           0.000     9.878    tg/rom/addr_reg_reg_i_22_n_0
    SLICE_X8Y12          MUXF7 (Prop_muxf7_I1_O)      0.214    10.092 r  tg/rom/addr_reg_reg_i_7/O
                         net (fo=1, routed)           0.724    10.816    tg/rom/sel[4]
    RAMB18_X0Y6          RAMB18E1                                     r  tg/rom/addr_reg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.483    14.824    tg/rom/clk_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  tg/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.084    
                         clock uncertainty           -0.035    15.048    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.739    14.309    tg/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.309    
                         arrival time                         -10.816    
  -------------------------------------------------------------------
                         slack                                  3.493    

Slack (MET) :             3.519ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tg/rom/addr_reg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.645ns  (logic 1.259ns (22.303%)  route 4.386ns (77.697%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.624     5.145    vga/clk_IBUF_BUFG
    SLICE_X1Y21          FDCE                                         r  vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  vga/h_count_reg_reg[6]/Q
                         net (fo=76, routed)          2.797     8.399    tg/rom/addr_reg_reg_i_9_0[5]
    SLICE_X31Y6          MUXF8 (Prop_muxf8_S_O)       0.273     8.672 r  tg/rom/addr_reg_reg_i_70/O
                         net (fo=1, routed)           0.807     9.479    tg/rom/addr_reg_reg_i_70_n_0
    SLICE_X10Y11         LUT6 (Prop_lut6_I3_O)        0.316     9.795 r  tg/rom/addr_reg_reg_i_20/O
                         net (fo=1, routed)           0.000     9.795    tg/rom/addr_reg_reg_i_20_n_0
    SLICE_X10Y11         MUXF7 (Prop_muxf7_I1_O)      0.214    10.009 r  tg/rom/addr_reg_reg_i_6/O
                         net (fo=1, routed)           0.781    10.790    tg/rom/sel[5]
    RAMB18_X0Y6          RAMB18E1                                     r  tg/rom/addr_reg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.483    14.824    tg/rom/clk_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  tg/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.084    
                         clock uncertainty           -0.035    15.048    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.739    14.309    tg/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.309    
                         arrival time                         -10.790    
  -------------------------------------------------------------------
                         slack                                  3.519    

Slack (MET) :             3.718ns  (required time - arrival time)
  Source:                 tg/rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.159ns  (logic 2.702ns (43.872%)  route 3.457ns (56.128%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.601     5.122    tg/rom/clk_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  tg/rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.576 r  tg/rom/addr_reg_reg/DOADO[4]
                         net (fo=1, routed)           1.165     8.741    tg/rom/rom_data[4]
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.124     8.865 r  tg/rom/rgb_reg[11]_i_4/O
                         net (fo=1, routed)           1.081     9.946    vga/rgb_reg_reg[11]_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I3_O)        0.124    10.070 r  vga/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.211    11.281    rgb_next[11]
    SLICE_X1Y36          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X1Y36          FDRE (Setup_fdre_C_D)       -0.081    14.999    rgb_reg_reg[11]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -11.281    
  -------------------------------------------------------------------
                         slack                                  3.718    

Slack (MET) :             3.727ns  (required time - arrival time)
  Source:                 tg/rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.165ns  (logic 2.702ns (43.830%)  route 3.463ns (56.170%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.601     5.122    tg/rom/clk_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  tg/rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.576 r  tg/rom/addr_reg_reg/DOADO[4]
                         net (fo=1, routed)           1.165     8.741    tg/rom/rom_data[4]
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.124     8.865 r  tg/rom/rgb_reg[11]_i_4/O
                         net (fo=1, routed)           1.081     9.946    vga/rgb_reg_reg[11]_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I3_O)        0.124    10.070 r  vga/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.217    11.286    rgb_next[11]
    SLICE_X0Y36          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X0Y36          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X0Y36          FDRE (Setup_fdre_C_D)       -0.067    15.013    rgb_reg_reg[11]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -11.286    
  -------------------------------------------------------------------
                         slack                                  3.727    

Slack (MET) :             3.730ns  (required time - arrival time)
  Source:                 tg/rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.148ns  (logic 2.702ns (43.953%)  route 3.446ns (56.047%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.601     5.122    tg/rom/clk_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  tg/rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.576 r  tg/rom/addr_reg_reg/DOADO[4]
                         net (fo=1, routed)           1.165     8.741    tg/rom/rom_data[4]
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.124     8.865 r  tg/rom/rgb_reg[11]_i_4/O
                         net (fo=1, routed)           1.081     9.946    vga/rgb_reg_reg[11]_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I3_O)        0.124    10.070 r  vga/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.199    11.269    rgb_next[11]
    SLICE_X0Y36          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X0Y36          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_7/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X0Y36          FDRE (Setup_fdre_C_D)       -0.081    14.999    rgb_reg_reg[11]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -11.269    
  -------------------------------------------------------------------
                         slack                                  3.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.774%)  route 0.120ns (25.226%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart1/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    uart1/baudrate_gen/counter_reg[23]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart1/baudrate_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart1/baudrate_gen/counter_reg[20]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.922 r  uart1/baudrate_gen/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.922    uart1/baudrate_gen/counter_reg[24]_i_1_n_7
    SLICE_X37Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart1/baudrate_gen/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.345%)  route 0.120ns (24.655%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart1/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    uart1/baudrate_gen/counter_reg[23]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart1/baudrate_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart1/baudrate_gen/counter_reg[20]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.933 r  uart1/baudrate_gen/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.933    uart1/baudrate_gen/counter_reg[24]_i_1_n_5
    SLICE_X37Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart1/baudrate_gen/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.552%)  route 0.120ns (23.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart1/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    uart1/baudrate_gen/counter_reg[23]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart1/baudrate_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart1/baudrate_gen/counter_reg[20]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.958 r  uart1/baudrate_gen/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.958    uart1/baudrate_gen/counter_reg[24]_i_1_n_6
    SLICE_X37Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[25]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart1/baudrate_gen/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.552%)  route 0.120ns (23.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart1/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    uart1/baudrate_gen/counter_reg[23]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart1/baudrate_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart1/baudrate_gen/counter_reg[20]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.958 r  uart1/baudrate_gen/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.958    uart1/baudrate_gen/counter_reg[24]_i_1_n_4
    SLICE_X37Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[27]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart1/baudrate_gen/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.689%)  route 0.120ns (23.311%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart1/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    uart1/baudrate_gen/counter_reg[23]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart1/baudrate_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart1/baudrate_gen/counter_reg[20]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  uart1/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.907    uart1/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.961 r  uart1/baudrate_gen/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.961    uart1/baudrate_gen/counter_reg[28]_i_1_n_7
    SLICE_X37Y51         FDRE                                         r  uart1/baudrate_gen/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y51         FDRE                                         r  uart1/baudrate_gen/counter_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    uart1/baudrate_gen/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.405ns (77.178%)  route 0.120ns (22.822%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart1/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    uart1/baudrate_gen/counter_reg[23]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart1/baudrate_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart1/baudrate_gen/counter_reg[20]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  uart1/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.907    uart1/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.972 r  uart1/baudrate_gen/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.972    uart1/baudrate_gen/counter_reg[28]_i_1_n_5
    SLICE_X37Y51         FDRE                                         r  uart1/baudrate_gen/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y51         FDRE                                         r  uart1/baudrate_gen/counter_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    uart1/baudrate_gen/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.215%)  route 0.120ns (21.785%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart1/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    uart1/baudrate_gen/counter_reg[23]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart1/baudrate_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart1/baudrate_gen/counter_reg[20]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  uart1/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.907    uart1/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.997 r  uart1/baudrate_gen/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.997    uart1/baudrate_gen/counter_reg[28]_i_1_n_6
    SLICE_X37Y51         FDRE                                         r  uart1/baudrate_gen/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y51         FDRE                                         r  uart1/baudrate_gen/counter_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    uart1/baudrate_gen/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.215%)  route 0.120ns (21.785%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart1/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    uart1/baudrate_gen/counter_reg[23]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart1/baudrate_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart1/baudrate_gen/counter_reg[20]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  uart1/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.907    uart1/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.997 r  uart1/baudrate_gen/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.997    uart1/baudrate_gen/counter_reg[28]_i_1_n_4
    SLICE_X37Y51         FDRE                                         r  uart1/baudrate_gen/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y51         FDRE                                         r  uart1/baudrate_gen/counter_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    uart1/baudrate_gen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tg/rom/addr_reg_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.938%)  route 0.315ns (69.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.586     1.469    vga/clk_IBUF_BUFG
    SLICE_X7Y18          FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  vga/v_count_reg_reg[0]/Q
                         net (fo=11, routed)          0.315     1.925    tg/rom/Q[0]
    RAMB18_X0Y6          RAMB18E1                                     r  tg/rom/addr_reg_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.869     1.997    tg/rom/clk_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  tg/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism             -0.478     1.519    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.702    tg/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tg/rom/addr_reg_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.510%)  route 0.321ns (69.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.587     1.470    vga/clk_IBUF_BUFG
    SLICE_X5Y17          FDCE                                         r  vga/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  vga/v_count_reg_reg[3]/Q
                         net (fo=7, routed)           0.321     1.932    tg/rom/Q[3]
    RAMB18_X0Y6          RAMB18E1                                     r  tg/rom/addr_reg_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.869     1.997    tg/rom/clk_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  tg/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism             -0.478     1.519    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.702    tg/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6    tg/rom/addr_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y36    rgb_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica_10/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y31    rgb_reg_reg[11]_lopt_replica_11/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y36    rgb_reg_reg[11]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y36    rgb_reg_reg[11]_lopt_replica_3/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y33    rgb_reg_reg[11]_lopt_replica_4/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y33    rgb_reg_reg[11]_lopt_replica_5/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y36    rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y36    rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica_10/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica_10/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y31    rgb_reg_reg[11]_lopt_replica_11/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y31    rgb_reg_reg[11]_lopt_replica_11/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y36    rgb_reg_reg[11]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y36    rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y36    rgb_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y36    rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica_10/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica_10/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y31    rgb_reg_reg[11]_lopt_replica_11/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y31    rgb_reg_reg[11]_lopt_replica_11/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y36    rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y36    rgb_reg_reg[11]_lopt_replica_2/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1901 Endpoints
Min Delay          1901 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tg/mem_reg[75][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.725ns  (logic 1.155ns (11.876%)  route 8.570ns (88.124%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[2]/C
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[2]/Q
                         net (fo=130, routed)         2.715     3.171    uart1/receiver/Q[2]
    SLICE_X9Y20          LUT4 (Prop_lut4_I1_O)        0.119     3.290 r  uart1/receiver/mem[0][6]_i_3/O
                         net (fo=1, routed)           0.267     3.556    uart1/receiver/mem[0][6]_i_3_n_0
    SLICE_X9Y20          LUT4 (Prop_lut4_I3_O)        0.332     3.888 f  uart1/receiver/mem[0][6]_i_1/O
                         net (fo=72, routed)          2.672     6.560    tg/mem_reg[0][5]_0
    SLICE_X8Y6           LUT3 (Prop_lut3_I0_O)        0.124     6.684 r  tg/mem[123][6]_i_2/O
                         net (fo=9, routed)           1.965     8.649    tg/mem[123][6]_i_2_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I2_O)        0.124     8.773 r  tg/mem[75][6]_i_1/O
                         net (fo=7, routed)           0.953     9.725    tg/mem[75][6]_i_1_n_0
    SLICE_X3Y17          FDRE                                         r  tg/mem_reg[75][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tg/mem_reg[108][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.665ns  (logic 1.155ns (11.950%)  route 8.510ns (88.050%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[2]/C
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[2]/Q
                         net (fo=130, routed)         2.715     3.171    uart1/receiver/Q[2]
    SLICE_X9Y20          LUT4 (Prop_lut4_I1_O)        0.119     3.290 r  uart1/receiver/mem[0][6]_i_3/O
                         net (fo=1, routed)           0.267     3.556    uart1/receiver/mem[0][6]_i_3_n_0
    SLICE_X9Y20          LUT4 (Prop_lut4_I3_O)        0.332     3.888 f  uart1/receiver/mem[0][6]_i_1/O
                         net (fo=72, routed)          2.672     6.560    tg/mem_reg[0][5]_0
    SLICE_X8Y6           LUT3 (Prop_lut3_I0_O)        0.124     6.684 r  tg/mem[123][6]_i_2/O
                         net (fo=9, routed)           2.326     9.010    tg/mem[123][6]_i_2_n_0
    SLICE_X14Y11         LUT6 (Prop_lut6_I0_O)        0.124     9.134 r  tg/mem[108][6]_i_1/O
                         net (fo=7, routed)           0.531     9.665    tg/mem[108][6]_i_1_n_0
    SLICE_X15Y9          FDRE                                         r  tg/mem_reg[108][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tg/mem_reg[75][6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.451ns  (logic 1.155ns (12.221%)  route 8.296ns (87.779%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[2]/C
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[2]/Q
                         net (fo=130, routed)         2.715     3.171    uart1/receiver/Q[2]
    SLICE_X9Y20          LUT4 (Prop_lut4_I1_O)        0.119     3.290 r  uart1/receiver/mem[0][6]_i_3/O
                         net (fo=1, routed)           0.267     3.556    uart1/receiver/mem[0][6]_i_3_n_0
    SLICE_X9Y20          LUT4 (Prop_lut4_I3_O)        0.332     3.888 f  uart1/receiver/mem[0][6]_i_1/O
                         net (fo=72, routed)          2.672     6.560    tg/mem_reg[0][5]_0
    SLICE_X8Y6           LUT3 (Prop_lut3_I0_O)        0.124     6.684 r  tg/mem[123][6]_i_2/O
                         net (fo=9, routed)           1.965     8.649    tg/mem[123][6]_i_2_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I2_O)        0.124     8.773 r  tg/mem[75][6]_i_1/O
                         net (fo=7, routed)           0.678     9.451    tg/mem[75][6]_i_1_n_0
    SLICE_X1Y16          FDRE                                         r  tg/mem_reg[75][6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tg/mem_reg[75][5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.428ns  (logic 1.155ns (12.251%)  route 8.273ns (87.749%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[2]/C
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[2]/Q
                         net (fo=130, routed)         2.715     3.171    uart1/receiver/Q[2]
    SLICE_X9Y20          LUT4 (Prop_lut4_I1_O)        0.119     3.290 r  uart1/receiver/mem[0][6]_i_3/O
                         net (fo=1, routed)           0.267     3.556    uart1/receiver/mem[0][6]_i_3_n_0
    SLICE_X9Y20          LUT4 (Prop_lut4_I3_O)        0.332     3.888 f  uart1/receiver/mem[0][6]_i_1/O
                         net (fo=72, routed)          2.672     6.560    tg/mem_reg[0][5]_0
    SLICE_X8Y6           LUT3 (Prop_lut3_I0_O)        0.124     6.684 r  tg/mem[123][6]_i_2/O
                         net (fo=9, routed)           1.965     8.649    tg/mem[123][6]_i_2_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I2_O)        0.124     8.773 r  tg/mem[75][6]_i_1/O
                         net (fo=7, routed)           0.655     9.428    tg/mem[75][6]_i_1_n_0
    SLICE_X5Y12          FDRE                                         r  tg/mem_reg[75][5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tg/mem_reg[73][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.427ns  (logic 1.155ns (12.253%)  route 8.272ns (87.747%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[2]/C
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[2]/Q
                         net (fo=130, routed)         2.715     3.171    uart1/receiver/Q[2]
    SLICE_X9Y20          LUT4 (Prop_lut4_I1_O)        0.119     3.290 r  uart1/receiver/mem[0][6]_i_3/O
                         net (fo=1, routed)           0.267     3.556    uart1/receiver/mem[0][6]_i_3_n_0
    SLICE_X9Y20          LUT4 (Prop_lut4_I3_O)        0.332     3.888 f  uart1/receiver/mem[0][6]_i_1/O
                         net (fo=72, routed)          2.672     6.560    tg/mem_reg[0][5]_0
    SLICE_X8Y6           LUT3 (Prop_lut3_I0_O)        0.124     6.684 r  tg/mem[123][6]_i_2/O
                         net (fo=9, routed)           2.133     8.817    tg/mem[123][6]_i_2_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I0_O)        0.124     8.941 r  tg/mem[73][6]_i_1/O
                         net (fo=7, routed)           0.485     9.427    tg/mem[73][6]_i_1_n_0
    SLICE_X4Y16          FDRE                                         r  tg/mem_reg[73][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tg/mem_reg[83][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.401ns  (logic 1.385ns (14.733%)  route 8.016ns (85.267%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[2]/C
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[2]/Q
                         net (fo=130, routed)         2.715     3.171    uart1/receiver/Q[2]
    SLICE_X9Y20          LUT4 (Prop_lut4_I1_O)        0.119     3.290 r  uart1/receiver/mem[0][6]_i_3/O
                         net (fo=1, routed)           0.267     3.556    uart1/receiver/mem[0][6]_i_3_n_0
    SLICE_X9Y20          LUT4 (Prop_lut4_I3_O)        0.332     3.888 f  uart1/receiver/mem[0][6]_i_1/O
                         net (fo=72, routed)          2.821     6.709    tg/mem_reg[0][5]_0
    SLICE_X8Y4           LUT3 (Prop_lut3_I2_O)        0.150     6.859 r  tg/mem[124][6]_i_2/O
                         net (fo=5, routed)           1.264     8.124    tg/mem[124][6]_i_2_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I2_O)        0.328     8.452 r  tg/mem[83][6]_i_1/O
                         net (fo=7, routed)           0.949     9.401    tg/mem[83][6]_i_1_n_0
    SLICE_X4Y1           FDRE                                         r  tg/mem_reg[83][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tg/mem_reg[83][6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.401ns  (logic 1.385ns (14.733%)  route 8.016ns (85.267%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[2]/C
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[2]/Q
                         net (fo=130, routed)         2.715     3.171    uart1/receiver/Q[2]
    SLICE_X9Y20          LUT4 (Prop_lut4_I1_O)        0.119     3.290 r  uart1/receiver/mem[0][6]_i_3/O
                         net (fo=1, routed)           0.267     3.556    uart1/receiver/mem[0][6]_i_3_n_0
    SLICE_X9Y20          LUT4 (Prop_lut4_I3_O)        0.332     3.888 f  uart1/receiver/mem[0][6]_i_1/O
                         net (fo=72, routed)          2.821     6.709    tg/mem_reg[0][5]_0
    SLICE_X8Y4           LUT3 (Prop_lut3_I2_O)        0.150     6.859 r  tg/mem[124][6]_i_2/O
                         net (fo=5, routed)           1.264     8.124    tg/mem[124][6]_i_2_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I2_O)        0.328     8.452 r  tg/mem[83][6]_i_1/O
                         net (fo=7, routed)           0.949     9.401    tg/mem[83][6]_i_1_n_0
    SLICE_X4Y1           FDRE                                         r  tg/mem_reg[83][6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tg/mem_reg[107][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.373ns  (logic 1.155ns (12.322%)  route 8.218ns (87.678%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[2]/C
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[2]/Q
                         net (fo=130, routed)         2.715     3.171    uart1/receiver/Q[2]
    SLICE_X9Y20          LUT4 (Prop_lut4_I1_O)        0.119     3.290 r  uart1/receiver/mem[0][6]_i_3/O
                         net (fo=1, routed)           0.267     3.556    uart1/receiver/mem[0][6]_i_3_n_0
    SLICE_X9Y20          LUT4 (Prop_lut4_I3_O)        0.332     3.888 f  uart1/receiver/mem[0][6]_i_1/O
                         net (fo=72, routed)          2.672     6.560    tg/mem_reg[0][5]_0
    SLICE_X8Y6           LUT3 (Prop_lut3_I0_O)        0.124     6.684 r  tg/mem[123][6]_i_2/O
                         net (fo=9, routed)           2.186     8.870    tg/mem[123][6]_i_2_n_0
    SLICE_X12Y10         LUT6 (Prop_lut6_I2_O)        0.124     8.994 r  tg/mem[107][6]_i_1/O
                         net (fo=7, routed)           0.379     9.373    tg/mem[107][6]_i_1_n_0
    SLICE_X12Y10         FDRE                                         r  tg/mem_reg[107][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tg/mem_reg[107][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.373ns  (logic 1.155ns (12.322%)  route 8.218ns (87.678%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[2]/C
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[2]/Q
                         net (fo=130, routed)         2.715     3.171    uart1/receiver/Q[2]
    SLICE_X9Y20          LUT4 (Prop_lut4_I1_O)        0.119     3.290 r  uart1/receiver/mem[0][6]_i_3/O
                         net (fo=1, routed)           0.267     3.556    uart1/receiver/mem[0][6]_i_3_n_0
    SLICE_X9Y20          LUT4 (Prop_lut4_I3_O)        0.332     3.888 f  uart1/receiver/mem[0][6]_i_1/O
                         net (fo=72, routed)          2.672     6.560    tg/mem_reg[0][5]_0
    SLICE_X8Y6           LUT3 (Prop_lut3_I0_O)        0.124     6.684 r  tg/mem[123][6]_i_2/O
                         net (fo=9, routed)           2.186     8.870    tg/mem[123][6]_i_2_n_0
    SLICE_X12Y10         LUT6 (Prop_lut6_I2_O)        0.124     8.994 r  tg/mem[107][6]_i_1/O
                         net (fo=7, routed)           0.379     9.373    tg/mem[107][6]_i_1_n_0
    SLICE_X12Y10         FDRE                                         r  tg/mem_reg[107][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tg/mem_reg[107][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.373ns  (logic 1.155ns (12.322%)  route 8.218ns (87.678%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[2]/C
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[2]/Q
                         net (fo=130, routed)         2.715     3.171    uart1/receiver/Q[2]
    SLICE_X9Y20          LUT4 (Prop_lut4_I1_O)        0.119     3.290 r  uart1/receiver/mem[0][6]_i_3/O
                         net (fo=1, routed)           0.267     3.556    uart1/receiver/mem[0][6]_i_3_n_0
    SLICE_X9Y20          LUT4 (Prop_lut4_I3_O)        0.332     3.888 f  uart1/receiver/mem[0][6]_i_1/O
                         net (fo=72, routed)          2.672     6.560    tg/mem_reg[0][5]_0
    SLICE_X8Y6           LUT3 (Prop_lut3_I0_O)        0.124     6.684 r  tg/mem[123][6]_i_2/O
                         net (fo=9, routed)           2.186     8.870    tg/mem[123][6]_i_2_n_0
    SLICE_X12Y10         LUT6 (Prop_lut6_I2_O)        0.124     8.994 r  tg/mem[107][6]_i_1/O
                         net (fo=7, routed)           0.379     9.373    tg/mem[107][6]_i_1_n_0
    SLICE_X12Y10         FDRE                                         r  tg/mem_reg[107][2]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/transmitter/temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.606%)  route 0.132ns (48.394%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[2]/C
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/receiver/data_out_reg[2]/Q
                         net (fo=130, routed)         0.132     0.273    uart1/transmitter/D[2]
    SLICE_X4Y26          FDRE                                         r  uart1/transmitter/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/transmitter/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/transmitter/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.186ns (67.247%)  route 0.091ns (32.753%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE                         0.000     0.000 r  uart1/transmitter/count_reg[3]/C
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/transmitter/count_reg[3]/Q
                         net (fo=6, routed)           0.091     0.232    uart1/transmitter/count_reg[3]
    SLICE_X4Y27          LUT6 (Prop_lut6_I3_O)        0.045     0.277 r  uart1/transmitter/count[7]_i_2__0/O
                         net (fo=1, routed)           0.000     0.277    uart1/transmitter/p_0_in__1[7]
    SLICE_X4Y27          FDRE                                         r  uart1/transmitter/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/transmitter/temp_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.164ns (59.212%)  route 0.113ns (40.788%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[7]/C
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart1/receiver/data_out_reg[7]/Q
                         net (fo=1, routed)           0.113     0.277    uart1/transmitter/D[7]
    SLICE_X5Y25          FDRE                                         r  uart1/transmitter/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/last_rec_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE                         0.000     0.000 r  uart1/last_rec_reg/C
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uart1/last_rec_reg/Q
                         net (fo=1, routed)           0.062     0.190    uart1/receiver/last_rec
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.099     0.289 r  uart1/receiver/en_i_1/O
                         net (fo=1, routed)           0.000     0.289    uart1/receiver_n_16
    SLICE_X4Y28          FDRE                                         r  uart1/en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/receiver/receiving_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE                         0.000     0.000 r  uart1/receiver/last_bit_reg/C
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart1/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.068     0.196    uart1/receiver/last_bit
    SLICE_X3Y26          LUT6 (Prop_lut6_I1_O)        0.099     0.295 r  uart1/receiver/receiving_i_1/O
                         net (fo=1, routed)           0.000     0.295    uart1/receiver/receiving_i_1_n_0
    SLICE_X3Y26          FDRE                                         r  uart1/receiver/receiving_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/receiver/received_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE                         0.000     0.000 r  uart1/receiver/last_bit_reg/C
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uart1/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.069     0.197    uart1/receiver/last_bit
    SLICE_X3Y26          LUT5 (Prop_lut5_I2_O)        0.099     0.296 r  uart1/receiver/received_i_1/O
                         net (fo=1, routed)           0.000     0.296    uart1/receiver/received_i_1_n_0
    SLICE_X3Y26          FDRE                                         r  uart1/receiver/received_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/transmitter/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.189ns (61.365%)  route 0.119ns (38.635%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE                         0.000     0.000 r  uart1/transmitter/count_reg[1]/C
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/transmitter/count_reg[1]/Q
                         net (fo=7, routed)           0.119     0.260    uart1/transmitter/count_reg[1]
    SLICE_X5Y27          LUT3 (Prop_lut3_I1_O)        0.048     0.308 r  uart1/transmitter/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.308    uart1/transmitter/p_0_in__1[2]
    SLICE_X5Y27          FDRE                                         r  uart1/transmitter/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/transmitter/temp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.141ns (45.004%)  route 0.172ns (54.996%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[0]/C
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/receiver/data_out_reg[0]/Q
                         net (fo=130, routed)         0.172     0.313    uart1/transmitter/D[0]
    SLICE_X5Y25          FDRE                                         r  uart1/transmitter/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/transmitter/last_ena_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.141ns (43.534%)  route 0.183ns (56.466%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE                         0.000     0.000 r  uart1/en_reg/C
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/en_reg/Q
                         net (fo=2, routed)           0.183     0.324    uart1/transmitter/en
    SLICE_X4Y28          FDRE                                         r  uart1/transmitter/last_ena_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/transmitter/temp_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/transmitter/bit_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.227ns (68.008%)  route 0.107ns (31.992%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE                         0.000     0.000 r  uart1/transmitter/temp_reg[7]/C
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart1/transmitter/temp_reg[7]/Q
                         net (fo=1, routed)           0.107     0.235    uart1/transmitter/data7
    SLICE_X5Y26          LUT6 (Prop_lut6_I1_O)        0.099     0.334 r  uart1/transmitter/bit_out_i_3/O
                         net (fo=1, routed)           0.000     0.334    uart1/transmitter/bit_out_i_3_n_0
    SLICE_X5Y26          FDRE                                         r  uart1/transmitter/bit_out_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.063ns  (logic 3.986ns (65.755%)  route 2.076ns (34.245%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y36          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  rgb_reg_reg[11]_lopt_replica_7/Q
                         net (fo=1, routed)           2.076     7.686    rgb_reg_reg[11]_lopt_replica_7_1
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.217 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.217    rgb[4]
    D17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.907ns  (logic 3.959ns (67.027%)  route 1.948ns (32.973%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.627     5.148    vga/clk_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  vga/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  vga/v_sync_reg_reg/Q
                         net (fo=1, routed)           1.948     7.552    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    11.055 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.055    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.846ns  (logic 3.980ns (68.072%)  route 1.867ns (31.928%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y36          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  rgb_reg_reg[11]_lopt_replica_3/Q
                         net (fo=1, routed)           1.867     7.477    rgb_reg_reg[11]_lopt_replica_3_1
    G19                  OBUF (Prop_obuf_I_O)         3.524    11.001 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.001    rgb[11]
    G19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.853ns  (logic 3.953ns (67.533%)  route 1.900ns (32.467%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.621     5.142    vga/clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  vga/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  vga/h_sync_reg_reg/Q
                         net (fo=1, routed)           1.900     7.498    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    10.995 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    10.995    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_8/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.709ns  (logic 3.985ns (69.798%)  route 1.724ns (30.202%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y36          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  rgb_reg_reg[11]_lopt_replica_8/Q
                         net (fo=1, routed)           1.724     7.335    rgb_reg_reg[11]_lopt_replica_8_1
    G17                  OBUF (Prop_obuf_I_O)         3.529    10.864 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.864    rgb[5]
    G17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.688ns  (logic 3.975ns (69.887%)  route 1.713ns (30.113%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  rgb_reg_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           1.713     7.323    rgb_reg_reg[11]_lopt_replica_2_1
    H19                  OBUF (Prop_obuf_I_O)         3.519    10.842 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.842    rgb[10]
    H19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.676ns  (logic 3.961ns (69.788%)  route 1.715ns (30.212%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y36          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  rgb_reg_reg[11]_lopt_replica_9/Q
                         net (fo=1, routed)           1.715     7.325    rgb_reg_reg[11]_lopt_replica_9_1
    H17                  OBUF (Prop_obuf_I_O)         3.505    10.831 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.831    rgb[6]
    H17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_10/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.653ns  (logic 3.977ns (70.354%)  route 1.676ns (29.646%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  rgb_reg_reg[11]_lopt_replica_10/Q
                         net (fo=1, routed)           1.676     7.286    rgb_reg_reg[11]_lopt_replica_10_1
    J17                  OBUF (Prop_obuf_I_O)         3.521    10.807 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.807    rgb[7]
    J17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.648ns  (logic 3.980ns (70.462%)  route 1.668ns (29.538%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           1.668     7.279    rgb_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    10.803 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.803    rgb[9]
    J19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.635ns  (logic 3.959ns (70.261%)  route 1.676ns (29.739%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  rgb_reg_reg[11]_lopt_replica_5/Q
                         net (fo=1, routed)           1.676     7.283    rgb_reg_reg[11]_lopt_replica_5_1
    L18                  OBUF (Prop_obuf_I_O)         3.503    10.786 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.786    rgb[2]
    L18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.587     1.470    vga/clk_IBUF_BUFG
    SLICE_X5Y17          FDCE                                         r  vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  vga/v_count_reg_reg[2]/Q
                         net (fo=8, routed)           0.109     1.720    vga/v_count_reg_reg[4]_0[2]
    SLICE_X4Y17          LUT4 (Prop_lut4_I3_O)        0.045     1.765 r  vga/v_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.765    vga/v_count_next[2]_i_1_n_0
    SLICE_X4Y17          FDCE                                         r  vga/v_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.189ns (63.422%)  route 0.109ns (36.578%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.587     1.470    vga/clk_IBUF_BUFG
    SLICE_X5Y17          FDCE                                         r  vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  vga/v_count_reg_reg[2]/Q
                         net (fo=8, routed)           0.109     1.720    vga/v_count_reg_reg[4]_0[2]
    SLICE_X4Y17          LUT5 (Prop_lut5_I3_O)        0.048     1.768 r  vga/v_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.768    vga/v_count_next[3]_i_1_n_0
    SLICE_X4Y17          FDCE                                         r  vga/v_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.186ns (61.823%)  route 0.115ns (38.177%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.585     1.468    vga/clk_IBUF_BUFG
    SLICE_X1Y21          FDCE                                         r  vga/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  vga/h_count_reg_reg[8]/Q
                         net (fo=17, routed)          0.115     1.724    vga/w_x[8]
    SLICE_X0Y21          LUT6 (Prop_lut6_I4_O)        0.045     1.769 r  vga/h_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.769    vga/h_count_next_0[8]
    SLICE_X0Y21          FDCE                                         r  vga/h_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.186ns (59.009%)  route 0.129ns (40.991%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.585     1.468    vga/clk_IBUF_BUFG
    SLICE_X1Y21          FDCE                                         r  vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  vga/h_count_reg_reg[7]/Q
                         net (fo=19, routed)          0.129     1.738    vga/w_x[7]
    SLICE_X0Y21          LUT6 (Prop_lut6_I3_O)        0.045     1.783 r  vga/h_count_next[9]_i_1/O
                         net (fo=1, routed)           0.000     1.783    vga/h_count_next_0[9]
    SLICE_X0Y21          FDCE                                         r  vga/h_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.186ns (55.447%)  route 0.149ns (44.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.587     1.470    vga/clk_IBUF_BUFG
    SLICE_X5Y17          FDCE                                         r  vga/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  vga/v_count_reg_reg[3]/Q
                         net (fo=7, routed)           0.149     1.761    vga/v_count_reg_reg[4]_0[3]
    SLICE_X5Y18          LUT6 (Prop_lut6_I4_O)        0.045     1.806 r  vga/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.806    vga/v_count_next[5]_i_1_n_0
    SLICE_X5Y18          FDCE                                         r  vga/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.186ns (47.521%)  route 0.205ns (52.479%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.585     1.468    vga/clk_IBUF_BUFG
    SLICE_X1Y21          FDCE                                         r  vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  vga/h_count_reg_reg[6]/Q
                         net (fo=76, routed)          0.205     1.815    vga/Q[5]
    SLICE_X0Y21          LUT4 (Prop_lut4_I0_O)        0.045     1.860 r  vga/h_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.860    vga/h_count_next[6]_i_1_n_0
    SLICE_X0Y21          FDCE                                         r  vga/h_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.189ns (47.920%)  route 0.205ns (52.080%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.585     1.468    vga/clk_IBUF_BUFG
    SLICE_X1Y21          FDCE                                         r  vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  vga/h_count_reg_reg[6]/Q
                         net (fo=76, routed)          0.205     1.815    vga/Q[5]
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.048     1.863 r  vga/h_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.863    vga/h_count_next_0[7]
    SLICE_X0Y21          FDCE                                         r  vga/h_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.209ns (52.120%)  route 0.192ns (47.880%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.586     1.469    vga/clk_IBUF_BUFG
    SLICE_X6Y18          FDCE                                         r  vga/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDCE (Prop_fdce_C_Q)         0.164     1.633 r  vga/v_count_reg_reg[6]/Q
                         net (fo=18, routed)          0.192     1.825    vga/w_y[6]
    SLICE_X5Y18          LUT3 (Prop_lut3_I0_O)        0.045     1.870 r  vga/v_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.870    vga/v_count_next[6]_i_1_n_0
    SLICE_X5Y18          FDCE                                         r  vga/v_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.187ns (45.858%)  route 0.221ns (54.142%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.583     1.466    vga/clk_IBUF_BUFG
    SLICE_X4Y22          FDCE                                         r  vga/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  vga/h_count_reg_reg[2]/Q
                         net (fo=7, routed)           0.221     1.828    vga/w_x[2]
    SLICE_X3Y22          LUT3 (Prop_lut3_I0_O)        0.046     1.874 r  vga/h_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.874    vga/h_count_next_0[2]
    SLICE_X3Y22          FDCE                                         r  vga/h_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.213ns (52.593%)  route 0.192ns (47.407%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.586     1.469    vga/clk_IBUF_BUFG
    SLICE_X6Y18          FDCE                                         r  vga/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDCE (Prop_fdce_C_Q)         0.164     1.633 r  vga/v_count_reg_reg[6]/Q
                         net (fo=18, routed)          0.192     1.825    vga/w_y[6]
    SLICE_X5Y18          LUT4 (Prop_lut4_I1_O)        0.049     1.874 r  vga/v_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.874    vga/v_count_next[7]_i_1_n_0
    SLICE_X5Y18          FDCE                                         r  vga/v_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tg/itr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.413ns  (logic 1.831ns (24.699%)  route 5.582ns (75.301%))
  Logic Levels:           6  (CARRY4=3 FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE                         0.000     0.000 r  tg/itr_reg[4]/C
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tg/itr_reg[4]/Q
                         net (fo=113, routed)         3.798     4.316    vga/cursor_active0_carry[1]
    SLICE_X2Y20          LUT5 (Prop_lut5_I0_O)        0.124     4.440 r  vga/cursor_active1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.440    tg/S[0]
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.973 r  tg/cursor_active1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.973    tg/cursor_active1_carry_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.090 r  tg/cursor_active1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.090    tg/cursor_active1_carry__0_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.319 r  tg/cursor_active1_carry__1/CO[2]
                         net (fo=1, routed)           0.568     5.887    vga/CO[0]
    SLICE_X5Y20          LUT6 (Prop_lut6_I4_O)        0.310     6.197 r  vga/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.217     7.413    rgb_next[11]
    SLICE_X0Y36          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.514     4.855    clk_IBUF_BUFG
    SLICE_X0Y36          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/C

Slack:                    inf
  Source:                 tg/itr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.407ns  (logic 1.831ns (24.719%)  route 5.576ns (75.281%))
  Logic Levels:           6  (CARRY4=3 FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE                         0.000     0.000 r  tg/itr_reg[4]/C
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tg/itr_reg[4]/Q
                         net (fo=113, routed)         3.798     4.316    vga/cursor_active0_carry[1]
    SLICE_X2Y20          LUT5 (Prop_lut5_I0_O)        0.124     4.440 r  vga/cursor_active1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.440    tg/S[0]
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.973 r  tg/cursor_active1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.973    tg/cursor_active1_carry_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.090 r  tg/cursor_active1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.090    tg/cursor_active1_carry__0_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.319 r  tg/cursor_active1_carry__1/CO[2]
                         net (fo=1, routed)           0.568     5.887    vga/CO[0]
    SLICE_X5Y20          LUT6 (Prop_lut6_I4_O)        0.310     6.197 r  vga/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.211     7.407    rgb_next[11]
    SLICE_X1Y36          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.514     4.855    clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C

Slack:                    inf
  Source:                 tg/itr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[11]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.396ns  (logic 1.831ns (24.756%)  route 5.565ns (75.244%))
  Logic Levels:           6  (CARRY4=3 FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE                         0.000     0.000 r  tg/itr_reg[4]/C
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tg/itr_reg[4]/Q
                         net (fo=113, routed)         3.798     4.316    vga/cursor_active0_carry[1]
    SLICE_X2Y20          LUT5 (Prop_lut5_I0_O)        0.124     4.440 r  vga/cursor_active1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.440    tg/S[0]
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.973 r  tg/cursor_active1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.973    tg/cursor_active1_carry_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.090 r  tg/cursor_active1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.090    tg/cursor_active1_carry__0_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.319 r  tg/cursor_active1_carry__1/CO[2]
                         net (fo=1, routed)           0.568     5.887    vga/CO[0]
    SLICE_X5Y20          LUT6 (Prop_lut6_I4_O)        0.310     6.197 r  vga/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.199     7.396    rgb_next[11]
    SLICE_X0Y36          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.514     4.855    clk_IBUF_BUFG
    SLICE_X0Y36          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_7/C

Slack:                    inf
  Source:                 tg/itr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[11]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.316ns  (logic 1.831ns (25.028%)  route 5.485ns (74.972%))
  Logic Levels:           6  (CARRY4=3 FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE                         0.000     0.000 r  tg/itr_reg[4]/C
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tg/itr_reg[4]/Q
                         net (fo=113, routed)         3.798     4.316    vga/cursor_active0_carry[1]
    SLICE_X2Y20          LUT5 (Prop_lut5_I0_O)        0.124     4.440 r  vga/cursor_active1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.440    tg/S[0]
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.973 r  tg/cursor_active1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.973    tg/cursor_active1_carry_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.090 r  tg/cursor_active1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.090    tg/cursor_active1_carry__0_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.319 r  tg/cursor_active1_carry__1/CO[2]
                         net (fo=1, routed)           0.568     5.887    vga/CO[0]
    SLICE_X5Y20          LUT6 (Prop_lut6_I4_O)        0.310     6.197 r  vga/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.119     7.316    rgb_next[11]
    SLICE_X0Y33          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.512     4.853    clk_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_5/C

Slack:                    inf
  Source:                 tg/itr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.269ns  (logic 1.831ns (25.190%)  route 5.438ns (74.810%))
  Logic Levels:           6  (CARRY4=3 FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE                         0.000     0.000 r  tg/itr_reg[4]/C
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tg/itr_reg[4]/Q
                         net (fo=113, routed)         3.798     4.316    vga/cursor_active0_carry[1]
    SLICE_X2Y20          LUT5 (Prop_lut5_I0_O)        0.124     4.440 r  vga/cursor_active1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.440    tg/S[0]
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.973 r  tg/cursor_active1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.973    tg/cursor_active1_carry_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.090 r  tg/cursor_active1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.090    tg/cursor_active1_carry__0_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.319 r  tg/cursor_active1_carry__1/CO[2]
                         net (fo=1, routed)           0.568     5.887    vga/CO[0]
    SLICE_X5Y20          LUT6 (Prop_lut6_I4_O)        0.310     6.197 r  vga/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.072     7.269    rgb_next[11]
    SLICE_X1Y36          FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.514     4.855    clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  rgb_reg_reg[11]/C

Slack:                    inf
  Source:                 tg/itr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[11]_lopt_replica_9/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.210ns  (logic 1.831ns (25.396%)  route 5.379ns (74.604%))
  Logic Levels:           6  (CARRY4=3 FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE                         0.000     0.000 r  tg/itr_reg[4]/C
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tg/itr_reg[4]/Q
                         net (fo=113, routed)         3.798     4.316    vga/cursor_active0_carry[1]
    SLICE_X2Y20          LUT5 (Prop_lut5_I0_O)        0.124     4.440 r  vga/cursor_active1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.440    tg/S[0]
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.973 r  tg/cursor_active1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.973    tg/cursor_active1_carry_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.090 r  tg/cursor_active1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.090    tg/cursor_active1_carry__0_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.319 r  tg/cursor_active1_carry__1/CO[2]
                         net (fo=1, routed)           0.568     5.887    vga/CO[0]
    SLICE_X5Y20          LUT6 (Prop_lut6_I4_O)        0.310     6.197 r  vga/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.013     7.210    rgb_next[11]
    SLICE_X0Y36          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.514     4.855    clk_IBUF_BUFG
    SLICE_X0Y36          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_9/C

Slack:                    inf
  Source:                 tg/itr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[11]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.207ns  (logic 1.831ns (25.407%)  route 5.376ns (74.593%))
  Logic Levels:           6  (CARRY4=3 FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE                         0.000     0.000 r  tg/itr_reg[4]/C
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tg/itr_reg[4]/Q
                         net (fo=113, routed)         3.798     4.316    vga/cursor_active0_carry[1]
    SLICE_X2Y20          LUT5 (Prop_lut5_I0_O)        0.124     4.440 r  vga/cursor_active1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.440    tg/S[0]
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.973 r  tg/cursor_active1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.973    tg/cursor_active1_carry_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.090 r  tg/cursor_active1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.090    tg/cursor_active1_carry__0_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.319 r  tg/cursor_active1_carry__1/CO[2]
                         net (fo=1, routed)           0.568     5.887    vga/CO[0]
    SLICE_X5Y20          LUT6 (Prop_lut6_I4_O)        0.310     6.197 r  vga/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.010     7.207    rgb_next[11]
    SLICE_X0Y36          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.514     4.855    clk_IBUF_BUFG
    SLICE_X0Y36          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_8/C

Slack:                    inf
  Source:                 tg/itr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.196ns  (logic 1.831ns (25.445%)  route 5.365ns (74.555%))
  Logic Levels:           6  (CARRY4=3 FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE                         0.000     0.000 r  tg/itr_reg[4]/C
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tg/itr_reg[4]/Q
                         net (fo=113, routed)         3.798     4.316    vga/cursor_active0_carry[1]
    SLICE_X2Y20          LUT5 (Prop_lut5_I0_O)        0.124     4.440 r  vga/cursor_active1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.440    tg/S[0]
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.973 r  tg/cursor_active1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.973    tg/cursor_active1_carry_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.090 r  tg/cursor_active1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.090    tg/cursor_active1_carry__0_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.319 r  tg/cursor_active1_carry__1/CO[2]
                         net (fo=1, routed)           0.568     5.887    vga/CO[0]
    SLICE_X5Y20          LUT6 (Prop_lut6_I4_O)        0.310     6.197 r  vga/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.999     7.196    rgb_next[11]
    SLICE_X0Y35          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.514     4.855    clk_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/C

Slack:                    inf
  Source:                 tg/itr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[11]_lopt_replica_10/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.190ns  (logic 1.831ns (25.466%)  route 5.359ns (74.534%))
  Logic Levels:           6  (CARRY4=3 FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE                         0.000     0.000 r  tg/itr_reg[4]/C
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tg/itr_reg[4]/Q
                         net (fo=113, routed)         3.798     4.316    vga/cursor_active0_carry[1]
    SLICE_X2Y20          LUT5 (Prop_lut5_I0_O)        0.124     4.440 r  vga/cursor_active1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.440    tg/S[0]
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.973 r  tg/cursor_active1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.973    tg/cursor_active1_carry_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.090 r  tg/cursor_active1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.090    tg/cursor_active1_carry__0_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.319 r  tg/cursor_active1_carry__1/CO[2]
                         net (fo=1, routed)           0.568     5.887    vga/CO[0]
    SLICE_X5Y20          LUT6 (Prop_lut6_I4_O)        0.310     6.197 r  vga/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.993     7.190    rgb_next[11]
    SLICE_X0Y35          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.514     4.855    clk_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_10/C

Slack:                    inf
  Source:                 tg/itr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[11]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.164ns  (logic 1.831ns (25.560%)  route 5.333ns (74.440%))
  Logic Levels:           6  (CARRY4=3 FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE                         0.000     0.000 r  tg/itr_reg[4]/C
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tg/itr_reg[4]/Q
                         net (fo=113, routed)         3.798     4.316    vga/cursor_active0_carry[1]
    SLICE_X2Y20          LUT5 (Prop_lut5_I0_O)        0.124     4.440 r  vga/cursor_active1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.440    tg/S[0]
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.973 r  tg/cursor_active1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.973    tg/cursor_active1_carry_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.090 r  tg/cursor_active1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.090    tg/cursor_active1_carry__0_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.319 r  tg/cursor_active1_carry__1/CO[2]
                         net (fo=1, routed)           0.568     5.887    vga/CO[0]
    SLICE_X5Y20          LUT6 (Prop_lut6_I4_O)        0.310     6.197 r  vga/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.967     7.164    rgb_next[11]
    SLICE_X0Y31          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.509     4.850    clk_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_6/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDCE                         0.000     0.000 r  vga/v_count_next_reg[5]/C
    SLICE_X5Y18          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[5]/Q
                         net (fo=1, routed)           0.101     0.242    vga/v_count_next[5]
    SLICE_X6Y18          FDCE                                         r  vga/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.855     1.982    vga/clk_IBUF_BUFG
    SLICE_X6Y18          FDCE                                         r  vga/v_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.349%)  route 0.117ns (47.651%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE                         0.000     0.000 r  vga/h_count_next_reg[2]/C
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/h_count_next_reg[2]/Q
                         net (fo=1, routed)           0.117     0.245    vga/h_count_next[2]
    SLICE_X4Y22          FDCE                                         r  vga/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.851     1.978    vga/clk_IBUF_BUFG
    SLICE_X4Y22          FDCE                                         r  vga/h_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE                         0.000     0.000 r  vga/h_count_next_reg[1]/C
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[1]/Q
                         net (fo=1, routed)           0.110     0.251    vga/h_count_next[1]
    SLICE_X3Y21          FDCE                                         r  vga/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.854     1.981    vga/clk_IBUF_BUFG
    SLICE_X3Y21          FDCE                                         r  vga/h_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE                         0.000     0.000 r  vga/h_count_next_reg[5]/C
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[5]/Q
                         net (fo=1, routed)           0.110     0.251    vga/h_count_next[5]
    SLICE_X3Y21          FDCE                                         r  vga/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.854     1.981    vga/clk_IBUF_BUFG
    SLICE_X3Y21          FDCE                                         r  vga/h_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.682%)  route 0.165ns (56.318%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDCE                         0.000     0.000 r  vga/v_count_next_reg[7]/C
    SLICE_X5Y18          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/v_count_next_reg[7]/Q
                         net (fo=1, routed)           0.165     0.293    vga/v_count_next[7]
    SLICE_X6Y18          FDCE                                         r  vga/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.855     1.982    vga/clk_IBUF_BUFG
    SLICE_X6Y18          FDCE                                         r  vga/v_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.128ns (43.554%)  route 0.166ns (56.446%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDCE                         0.000     0.000 r  vga/v_count_next_reg[1]/C
    SLICE_X5Y18          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/v_count_next_reg[1]/Q
                         net (fo=1, routed)           0.166     0.294    vga/v_count_next[1]
    SLICE_X7Y18          FDCE                                         r  vga/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.855     1.982    vga/clk_IBUF_BUFG
    SLICE_X7Y18          FDCE                                         r  vga/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDCE                         0.000     0.000 r  vga/v_count_next_reg[0]/C
    SLICE_X5Y18          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[0]/Q
                         net (fo=1, routed)           0.153     0.294    vga/v_count_next[0]
    SLICE_X7Y18          FDCE                                         r  vga/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.855     1.982    vga/clk_IBUF_BUFG
    SLICE_X7Y18          FDCE                                         r  vga/v_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDCE                         0.000     0.000 r  vga/v_count_next_reg[6]/C
    SLICE_X5Y18          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[6]/Q
                         net (fo=1, routed)           0.153     0.294    vga/v_count_next[6]
    SLICE_X6Y18          FDCE                                         r  vga/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.855     1.982    vga/clk_IBUF_BUFG
    SLICE_X6Y18          FDCE                                         r  vga/v_count_reg_reg[6]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.774%)  route 0.154ns (52.226%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDCE                         0.000     0.000 r  vga/v_count_next_reg[9]/C
    SLICE_X5Y18          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[9]/Q
                         net (fo=1, routed)           0.154     0.295    vga/v_count_next[9]
    SLICE_X6Y18          FDCE                                         r  vga/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.855     1.982    vga/clk_IBUF_BUFG
    SLICE_X6Y18          FDCE                                         r  vga/v_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[4]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.042%)  route 0.157ns (48.958%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDCE                         0.000     0.000 r  vga/h_count_next_reg[4]/C
    SLICE_X2Y21          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/h_count_next_reg[4]/Q
                         net (fo=2, routed)           0.157     0.321    vga/h_count_next[4]
    SLICE_X2Y22          FDCE                                         r  vga/h_count_reg_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.853     1.980    vga/clk_IBUF_BUFG
    SLICE_X2Y22          FDCE                                         r  vga/h_count_reg_reg[4]_rep/C





