set_property PACKAGE_PIN G2 [get_ports {CH1_LPDDR5_dq[10]}]
set_property PACKAGE_PIN G1 [get_ports {CH1_LPDDR5_dq[9]}]
set_property PACKAGE_PIN H2 [get_ports {CH1_LPDDR5_rdqs_t[1]}]
set_property PACKAGE_PIN H1 [get_ports {CH1_LPDDR5_rdqs_c[1]}]
set_property PACKAGE_PIN J1 [get_ports {CH1_LPDDR5_dq[11]}]
set_property PACKAGE_PIN K1 [get_ports {CH1_LPDDR5_dq[8]}]
set_property PACKAGE_PIN K2 [get_ports {CH1_LPDDR5_dq[12]}]
set_property PACKAGE_PIN L2 [get_ports {CH1_LPDDR5_dq[14]}]
set_property PACKAGE_PIN M4 [get_ports {CH1_LPDDR5_wck_t[1]}]
set_property PACKAGE_PIN M3 [get_ports {CH1_LPDDR5_wck_c[1]}]
set_property PACKAGE_PIN L4 [get_ports {CH1_LPDDR5_dq[13]}]
set_property PACKAGE_PIN K3 [get_ports {CH1_LPDDR5_dq[15]}]
set_property PACKAGE_PIN J4 [get_ports {CH1_LPDDR5_dmi[1]}]
set_property PACKAGE_PIN H4 [get_ports {CH1_LPDDR5_dq[7]}]
set_property PACKAGE_PIN G3 [get_ports {CH1_LPDDR5_dq[4]}]
set_property PACKAGE_PIN G6 [get_ports {CH1_LPDDR5_rdqs_t[0]}]
set_property PACKAGE_PIN G5 [get_ports {CH1_LPDDR5_rdqs_c[0]}]
set_property PACKAGE_PIN J6 [get_ports {CH1_LPDDR5_dq[6]}]
set_property PACKAGE_PIN H5 [get_ports {CH1_LPDDR5_dq[5]}]
set_property PACKAGE_PIN M6 [get_ports {CH1_LPDDR5_dq[0]}]
set_property PACKAGE_PIN L5 [get_ports {CH1_LPDDR5_dq[1]}]
set_property PACKAGE_PIN G8 [get_ports {CH1_LPDDR5_wck_t[0]}]
set_property PACKAGE_PIN H7 [get_ports {CH1_LPDDR5_wck_c[0]}]
set_property PACKAGE_PIN H8 [get_ports {CH1_LPDDR5_dq[2]}]
set_property PACKAGE_PIN J7 [get_ports {CH1_LPDDR5_dq[3]}]
set_property PACKAGE_PIN K8 [get_ports {CH1_LPDDR5_dmi[0]}]
#set_property PACKAGE_PIN   L8   [get_ports CH0_LPDDR5_DEBUG]   ;# H1O0P0_700
set_property PACKAGE_PIN M7 [get_ports {CH1_LPDDR5_ca[0]}]
set_property PACKAGE_PIN N8 [get_ports {CH1_LPDDR5_ca[1]}]
set_property PACKAGE_PIN P8 [get_ports {CH1_LPDDR5_ca[2]}]
set_property PACKAGE_PIN U7 [get_ports {CH0_LPDDR5_reset_n[0]}]
set_property PACKAGE_PIN V7 [get_ports {CH1_LPDDR5_ca[5]}]
set_property PACKAGE_PIN T6 [get_ports {CH1_LPDDR5_ca[6]}]
set_property PACKAGE_PIN R6 [get_ports {CH1_LPDDR5_ca[3]}]
set_property PACKAGE_PIN P5 [get_ports {CH1_LPDDR5_ca[4]}]
set_property PACKAGE_PIN P4 [get_ports {CH0_LPDDR5_ca[5]}]
set_property PACKAGE_PIN N3 [get_ports {CH0_LPDDR5_ca[6]}]
set_property PACKAGE_PIN R4 [get_ports {CH1_LPDDR5_ck_t}]
set_property PACKAGE_PIN R3 [get_ports {CH1_LPDDR5_ck_c}]
set_property PACKAGE_PIN U5 [get_ports {CH0_LPDDR5_cs[0]}]
set_property PACKAGE_PIN U4 [get_ports {CH1_LPDDR5_cs[0]}]
set_property PACKAGE_PIN T2 [get_ports {CH0_LPDDR5_ca[1]}]
set_property PACKAGE_PIN U1 [get_ports {CH0_LPDDR5_ca[0]}]
set_property PACKAGE_PIN R1 [get_ports {CH0_LPDDR5_ca[2]}]
set_property PACKAGE_PIN P2 [get_ports {CH0_LPDDR5_ca[3]}]
set_property PACKAGE_PIN P1 [get_ports {CH0_LPDDR5_ca[4]}]
set_property PACKAGE_PIN N2 [get_ports {CH0_LPDDR5_ck_t}]
set_property PACKAGE_PIN N1 [get_ports {CH0_LPDDR5_ck_c}]
set_property PACKAGE_PIN V1 [get_ports {CH0_LPDDR5_dq[15]}]
set_property PACKAGE_PIN W1 [get_ports {CH0_LPDDR5_dq[13]}]
set_property PACKAGE_PIN Y2 [get_ports {CH0_LPDDR5_rdqs_t[1]}]
set_property PACKAGE_PIN Y1 [get_ports {CH0_LPDDR5_rdqs_c[1]}]
set_property PACKAGE_PIN AA1 [get_ports {CH0_LPDDR5_dq[12]}]
set_property PACKAGE_PIN AB1 [get_ports {CH0_LPDDR5_dq[9]}]
set_property PACKAGE_PIN AB3 [get_ports {CH0_LPDDR5_dq[11]}]
set_property PACKAGE_PIN AB2 [get_ports {CH0_LPDDR5_dq[8]}]
set_property PACKAGE_PIN Y4 [get_ports {CH0_LPDDR5_wck_t[1]}]
set_property PACKAGE_PIN AA3 [get_ports {CH0_LPDDR5_wck_c[1]}]
set_property PACKAGE_PIN W2 [get_ports {CH0_LPDDR5_dq[14]}]
set_property PACKAGE_PIN V3 [get_ports {CH0_LPDDR5_dq[10]}]
set_property PACKAGE_PIN V4 [get_ports {CH0_LPDDR5_dmi[1]}]
set_property PACKAGE_PIN AB5 [get_ports {CH0_LPDDR5_dq[4]}]
set_property PACKAGE_PIN AA4 [get_ports {CH0_LPDDR5_dq[1]}]
set_property PACKAGE_PIN AC5 [get_ports {CH0_LPDDR5_rdqs_t[0]}]
set_property PACKAGE_PIN AC4 [get_ports {CH0_LPDDR5_rdqs_c[0]}]
set_property PACKAGE_PIN AA6 [get_ports {CH0_LPDDR5_dq[0]}]
set_property PACKAGE_PIN Y5 [get_ports {CH0_LPDDR5_dq[2]}]
set_property PACKAGE_PIN V6 [get_ports {CH0_LPDDR5_dmi[0]}]
set_property PACKAGE_PIN Y7 [get_ports {CH0_LPDDR5_dq[3]}]
set_property PACKAGE_PIN W6 [get_ports {CH0_LPDDR5_dq[6]}]
set_property PACKAGE_PIN AA7 [get_ports {CH0_LPDDR5_wck_t[0]}]
set_property PACKAGE_PIN AB6 [get_ports {CH0_LPDDR5_wck_c[0]}]
set_property PACKAGE_PIN W8 [get_ports {CH0_LPDDR5_dq[7]}]
set_property PACKAGE_PIN Y8 [get_ports {CH0_LPDDR5_dq[5]}]
set_property PACKAGE_PIN AH8 [get_ports {sys_clk_ddr_clk_p[0]}]
set_property PACKAGE_PIN AG7 [get_ports {sys_clk_ddr_clk_n[0]}]
set_property IOSTANDARD LVDS12 [get_ports {sys_clk_ddr_clk_n[0]}]
set_property IOSTANDARD LVDS12 [get_ports {sys_clk_ddr_clk_p[0]}]
#set_property PACKAGE_PIN   BG13   [get_ports SYS_CLK1_IN_0_clk_p]   ;# H1O0P6_704
#set_property PACKAGE_PIN   BG12   [get_ports SYS_CLK1_IN_0_clk_n]   ;# H1O0P7_704
