;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -51, <-20
	DAT #1, #21
	MOV -1, <-20
	MOV -7, <-20
	SUB -207, <-120
	CMP #311, 100
	SUB @3, 0
	SUB @127, 106
	MOV -1, <-20
	ADD 30, 9
	SUB 12, @10
	SPL 0, <402
	DAT #30, #9
	SUB @127, 100
	SPL 0, <402
	MOV -1, <-20
	MOV -1, <-20
	SUB -1, <-10
	SUB -1, <-10
	SUB @121, 100
	SUB @0, @2
	JMN 12, <10
	ADD 1, 21
	MOV -1, <-20
	SUB -1, @-10
	SUB #0, -40
	SUB @121, 106
	MOV -1, <-20
	SUB #72, @200
	ADD 270, 60
	ADD 30, 9
	ADD 270, 60
	SLT @1, 2
	CMP @121, 106
	MOV -606, <-527
	MOV -606, <-527
	SPL @72, #200
	CMP -207, <-120
	SUB @-129, 100
	ADD 1, 21
	SPL 0, <402
	SPL 0, <402
	SUB 300, 90
	SUB @0, @2
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
