<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>pcilib: pcilib_s Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">pcilib
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">pcilib_s Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="pci_8h_source.html">pci.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a97959ae9b1ab77309f0afec2b62d283c"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__s.html#a97959ae9b1ab77309f0afec2b62d283c">handle</a></td></tr>
<tr class="memdesc:a97959ae9b1ab77309f0afec2b62d283c"><td class="mdescLeft">&#160;</td><td class="mdescRight">file handle of device  <a href="structpcilib__s.html#a97959ae9b1ab77309f0afec2b62d283c">More...</a><br /></td></tr>
<tr class="separator:a97959ae9b1ab77309f0afec2b62d283c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8d1442296fb3459d24a493df8d21d8b"><td class="memItemLeft" align="right" valign="top">pcilib_driver_version_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__s.html#aa8d1442296fb3459d24a493df8d21d8b">driver_version</a></td></tr>
<tr class="memdesc:aa8d1442296fb3459d24a493df8d21d8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Version reported by the driver.  <a href="structpcilib__s.html#aa8d1442296fb3459d24a493df8d21d8b">More...</a><br /></td></tr>
<tr class="separator:aa8d1442296fb3459d24a493df8d21d8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b8d32830b2e29cb8dadcd73bb5fd063"><td class="memItemLeft" align="right" valign="top">uintptr_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__s.html#a3b8d32830b2e29cb8dadcd73bb5fd063">page_mask</a></td></tr>
<tr class="memdesc:a3b8d32830b2e29cb8dadcd73bb5fd063"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects bits which define offset within the page.  <a href="structpcilib__s.html#a3b8d32830b2e29cb8dadcd73bb5fd063">More...</a><br /></td></tr>
<tr class="separator:a3b8d32830b2e29cb8dadcd73bb5fd063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2ea80d1046f805e6b015d9580d7c98e"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__s.html#ae2ea80d1046f805e6b015d9580d7c98e">board_info_ready</a></td></tr>
<tr class="memdesc:ae2ea80d1046f805e6b015d9580d7c98e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flag indicating if board info is already requested and populated.  <a href="structpcilib__s.html#ae2ea80d1046f805e6b015d9580d7c98e">More...</a><br /></td></tr>
<tr class="separator:ae2ea80d1046f805e6b015d9580d7c98e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed7a99716e212d2fb0752fb1746bb06d"><td class="memItemLeft" align="right" valign="top">pcilib_board_info_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__s.html#aed7a99716e212d2fb0752fb1746bb06d">board_info</a></td></tr>
<tr class="memdesc:aed7a99716e212d2fb0752fb1746bb06d"><td class="mdescLeft">&#160;</td><td class="mdescRight">The mandatory information about board as defined by PCI specification.  <a href="structpcilib__s.html#aed7a99716e212d2fb0752fb1746bb06d">More...</a><br /></td></tr>
<tr class="separator:aed7a99716e212d2fb0752fb1746bb06d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe510efd1f81ba8eacd7af1a949be988"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structpcilib__pcie__link__info__t.html">pcilib_pcie_link_info_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__s.html#afe510efd1f81ba8eacd7af1a949be988">link_info</a></td></tr>
<tr class="memdesc:afe510efd1f81ba8eacd7af1a949be988"><td class="mdescLeft">&#160;</td><td class="mdescRight">Infomation about PCIe connection.  <a href="structpcilib__s.html#afe510efd1f81ba8eacd7af1a949be988">More...</a><br /></td></tr>
<tr class="separator:afe510efd1f81ba8eacd7af1a949be988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaee187fc94e8ce9d8666582e95b68d65"><td class="memItemLeft" align="right" valign="top">char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__s.html#aaee187fc94e8ce9d8666582e95b68d65">bar_space</a> [<a class="el" href="pci_8h.html#afba0cbe7c423100d1d6dc2a1475507f4">PCILIB_MAX_BARS</a>]</td></tr>
<tr class="memdesc:aaee187fc94e8ce9d8666582e95b68d65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointers to the mapped BARs in virtual address space.  <a href="structpcilib__s.html#aaee187fc94e8ce9d8666582e95b68d65">More...</a><br /></td></tr>
<tr class="separator:aaee187fc94e8ce9d8666582e95b68d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a449e13f9a979d7b03f7050ffa60d560b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structpcilib__bar__info__t.html">pcilib_bar_info_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__s.html#a449e13f9a979d7b03f7050ffa60d560b">bar_info</a> [<a class="el" href="pci_8h.html#afba0cbe7c423100d1d6dc2a1475507f4">PCILIB_MAX_BARS</a>+1]</td></tr>
<tr class="memdesc:a449e13f9a979d7b03f7050ffa60d560b"><td class="mdescLeft">&#160;</td><td class="mdescRight">NULL terminated list of PCI bar descriptions.  <a href="structpcilib__s.html#a449e13f9a979d7b03f7050ffa60d560b">More...</a><br /></td></tr>
<tr class="separator:a449e13f9a979d7b03f7050ffa60d560b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26546c777c20e8f6cf63687ff16631f6"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__s.html#a26546c777c20e8f6cf63687ff16631f6">pci_cfg_space_fd</a></td></tr>
<tr class="memdesc:a26546c777c20e8f6cf63687ff16631f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">File descriptor linking to PCI configuration space in sysfs.  <a href="structpcilib__s.html#a26546c777c20e8f6cf63687ff16631f6">More...</a><br /></td></tr>
<tr class="separator:a26546c777c20e8f6cf63687ff16631f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac27054c7ada90c7fc97c3d16735f88aa"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__s.html#ac27054c7ada90c7fc97c3d16735f88aa">pci_cfg_space_cache</a> [64]</td></tr>
<tr class="memdesc:ac27054c7ada90c7fc97c3d16735f88aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cached PCI configuration space.  <a href="structpcilib__s.html#ac27054c7ada90c7fc97c3d16735f88aa">More...</a><br /></td></tr>
<tr class="separator:ac27054c7ada90c7fc97c3d16735f88aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02c2ee59315145bed9ee1ad2aaa46315"><td class="memItemLeft" align="right" valign="top">size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__s.html#a02c2ee59315145bed9ee1ad2aaa46315">pci_cfg_space_size</a></td></tr>
<tr class="memdesc:a02c2ee59315145bed9ee1ad2aaa46315"><td class="mdescLeft">&#160;</td><td class="mdescRight">Size of the cached PCI configuration space, sometimes not fully is available for unpriveledged user.  <a href="structpcilib__s.html#a02c2ee59315145bed9ee1ad2aaa46315">More...</a><br /></td></tr>
<tr class="separator:a02c2ee59315145bed9ee1ad2aaa46315"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7296992ef5eb9c845d739f733e297c81"><td class="memItemLeft" align="right" valign="top">const uint32_t *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__s.html#a7296992ef5eb9c845d739f733e297c81">pcie_capabilities</a></td></tr>
<tr class="memdesc:a7296992ef5eb9c845d739f733e297c81"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCI Capbility structure (just a pointer at appropriate place in the pci_cfg_space)  <a href="structpcilib__s.html#a7296992ef5eb9c845d739f733e297c81">More...</a><br /></td></tr>
<tr class="separator:a7296992ef5eb9c845d739f733e297c81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfc40735827d7c148f7dd5e4b7b5457c"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__s.html#adfc40735827d7c148f7dd5e4b7b5457c">reg_bar_mapped</a></td></tr>
<tr class="memdesc:adfc40735827d7c148f7dd5e4b7b5457c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that all BARs used to access registers are mapped.  <a href="structpcilib__s.html#adfc40735827d7c148f7dd5e4b7b5457c">More...</a><br /></td></tr>
<tr class="separator:adfc40735827d7c148f7dd5e4b7b5457c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a839db099687ecdb586a31b1de2a73da5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="pcilib_8h.html#ad5e21847906003557a26779731243927">pcilib_bar_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__s.html#a839db099687ecdb586a31b1de2a73da5">reg_bar</a></td></tr>
<tr class="memdesc:a839db099687ecdb586a31b1de2a73da5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default BAR to look for registers, other BARs will be looked as well.  <a href="structpcilib__s.html#a839db099687ecdb586a31b1de2a73da5">More...</a><br /></td></tr>
<tr class="separator:a839db099687ecdb586a31b1de2a73da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b6a748895272e2bafc03d24321f7248"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__s.html#a9b6a748895272e2bafc03d24321f7248">data_bar_mapped</a></td></tr>
<tr class="memdesc:a9b6a748895272e2bafc03d24321f7248"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a BAR for large PIO is mapped.  <a href="structpcilib__s.html#a9b6a748895272e2bafc03d24321f7248">More...</a><br /></td></tr>
<tr class="separator:a9b6a748895272e2bafc03d24321f7248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f2d3676a81af2bcd69c1f4372f97d99"><td class="memItemLeft" align="right" valign="top"><a class="el" href="pcilib_8h.html#ad5e21847906003557a26779731243927">pcilib_bar_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__s.html#a4f2d3676a81af2bcd69c1f4372f97d99">data_bar</a></td></tr>
<tr class="memdesc:a4f2d3676a81af2bcd69c1f4372f97d99"><td class="mdescLeft">&#160;</td><td class="mdescRight">BAR for large PIO operations.  <a href="structpcilib__s.html#a4f2d3676a81af2bcd69c1f4372f97d99">More...</a><br /></td></tr>
<tr class="separator:a4f2d3676a81af2bcd69c1f4372f97d99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90b4d45dc1e79a725ca1478bbe753b17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="kmem_8h.html#a8a1d4416dbc0d2da42a7ca4ca990545d">pcilib_kmem_list_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__s.html#a90b4d45dc1e79a725ca1478bbe753b17">kmem_list</a></td></tr>
<tr class="memdesc:a90b4d45dc1e79a725ca1478bbe753b17"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of currently allocated kernel memory.  <a href="structpcilib__s.html#a90b4d45dc1e79a725ca1478bbe753b17">More...</a><br /></td></tr>
<tr class="separator:a90b4d45dc1e79a725ca1478bbe753b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a124451df7bcbe85a2d9b7e8cb19814f9"><td class="memItemLeft" align="right" valign="top">char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__s.html#a124451df7bcbe85a2d9b7e8cb19814f9">model</a></td></tr>
<tr class="memdesc:a124451df7bcbe85a2d9b7e8cb19814f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Requested model.  <a href="structpcilib__s.html#a124451df7bcbe85a2d9b7e8cb19814f9">More...</a><br /></td></tr>
<tr class="separator:a124451df7bcbe85a2d9b7e8cb19814f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc051b44d856035c537395e413bd907a"><td class="memItemLeft" align="right" valign="top">void *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__s.html#adc051b44d856035c537395e413bd907a">event_plugin</a></td></tr>
<tr class="memdesc:adc051b44d856035c537395e413bd907a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Currently loaded event engine.  <a href="structpcilib__s.html#adc051b44d856035c537395e413bd907a">More...</a><br /></td></tr>
<tr class="separator:adc051b44d856035c537395e413bd907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab08f82dd5bf659b498f798b1078fdf98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structpcilib__model__description__t.html">pcilib_model_description_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__s.html#ab08f82dd5bf659b498f798b1078fdf98">model_info</a></td></tr>
<tr class="memdesc:ab08f82dd5bf659b498f798b1078fdf98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Current model description combined from the information returned by the event plugin and all dynamic sources (XML, DMA registers, etc.).  <a href="structpcilib__s.html#ab08f82dd5bf659b498f798b1078fdf98">More...</a><br /></td></tr>
<tr class="separator:ab08f82dd5bf659b498f798b1078fdf98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a245fcc8f7fc634335bae0bb1001977e2"><td class="memItemLeft" align="right" valign="top">size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__s.html#a245fcc8f7fc634335bae0bb1001977e2">num_banks_init</a></td></tr>
<tr class="memdesc:a245fcc8f7fc634335bae0bb1001977e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of initialized banks.  <a href="structpcilib__s.html#a245fcc8f7fc634335bae0bb1001977e2">More...</a><br /></td></tr>
<tr class="separator:a245fcc8f7fc634335bae0bb1001977e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d3c8e44d590052b9112526e61b3e64b"><td class="memItemLeft" align="right" valign="top">size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__s.html#a5d3c8e44d590052b9112526e61b3e64b">num_reg</a></td></tr>
<tr class="separator:a5d3c8e44d590052b9112526e61b3e64b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c3ebd9b2e22105970a21d4f8b7564db"><td class="memItemLeft" align="right" valign="top">size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__s.html#a8c3ebd9b2e22105970a21d4f8b7564db">alloc_reg</a></td></tr>
<tr class="memdesc:a8c3ebd9b2e22105970a21d4f8b7564db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of registered and allocated registers.  <a href="structpcilib__s.html#a8c3ebd9b2e22105970a21d4f8b7564db">More...</a><br /></td></tr>
<tr class="separator:a8c3ebd9b2e22105970a21d4f8b7564db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad78675d0315a858f03e16cd9d50df678"><td class="memItemLeft" align="right" valign="top">size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__s.html#ad78675d0315a858f03e16cd9d50df678">num_banks</a></td></tr>
<tr class="separator:ad78675d0315a858f03e16cd9d50df678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeac991846124540f8b99a7342d8e46b"><td class="memItemLeft" align="right" valign="top">size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__s.html#afeac991846124540f8b99a7342d8e46b">num_protocols</a></td></tr>
<tr class="separator:afeac991846124540f8b99a7342d8e46b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44ca6211112d0322f885b3e3a8b94652"><td class="memItemLeft" align="right" valign="top">size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__s.html#a44ca6211112d0322f885b3e3a8b94652">num_ranges</a></td></tr>
<tr class="memdesc:a44ca6211112d0322f885b3e3a8b94652"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of registered banks, protocols, and register ranges.  <a href="structpcilib__s.html#a44ca6211112d0322f885b3e3a8b94652">More...</a><br /></td></tr>
<tr class="separator:a44ca6211112d0322f885b3e3a8b94652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbe12a3d15f7c7b5751b626917720032"><td class="memItemLeft" align="right" valign="top">size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__s.html#afbe12a3d15f7c7b5751b626917720032">num_engines</a></td></tr>
<tr class="memdesc:afbe12a3d15f7c7b5751b626917720032"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of configured DMA engines.  <a href="structpcilib__s.html#afbe12a3d15f7c7b5751b626917720032">More...</a><br /></td></tr>
<tr class="separator:afbe12a3d15f7c7b5751b626917720032"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cf0e66d52926ba03b039d06b57ed49d"><td class="memItemLeft" align="right" valign="top">size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__s.html#a6cf0e66d52926ba03b039d06b57ed49d">dyn_banks</a></td></tr>
<tr class="memdesc:a6cf0e66d52926ba03b039d06b57ed49d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of configured dynamic banks.  <a href="structpcilib__s.html#a6cf0e66d52926ba03b039d06b57ed49d">More...</a><br /></td></tr>
<tr class="separator:a6cf0e66d52926ba03b039d06b57ed49d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f6bc50561128b6e7f78296f23db134a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structpcilib__register__description__t.html">pcilib_register_description_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__s.html#a9f6bc50561128b6e7f78296f23db134a">registers</a></td></tr>
<tr class="memdesc:a9f6bc50561128b6e7f78296f23db134a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of currently defined registers (from all sources)  <a href="structpcilib__s.html#a9f6bc50561128b6e7f78296f23db134a">More...</a><br /></td></tr>
<tr class="separator:a9f6bc50561128b6e7f78296f23db134a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f2f82869f7b6acd3a0cfba9dc4a00ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structpcilib__register__bank__description__t.html">pcilib_register_bank_description_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__s.html#a7f2f82869f7b6acd3a0cfba9dc4a00ed">banks</a> [<a class="el" href="pci_8h.html#aec142a5ce5d601ce85db824ee760719f">PCILIB_MAX_REGISTER_BANKS</a>+1]</td></tr>
<tr class="memdesc:a7f2f82869f7b6acd3a0cfba9dc4a00ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of currently defined register banks (from all sources)  <a href="structpcilib__s.html#a7f2f82869f7b6acd3a0cfba9dc4a00ed">More...</a><br /></td></tr>
<tr class="separator:a7f2f82869f7b6acd3a0cfba9dc4a00ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a204e280481f826289ca05b2c588f30d2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structpcilib__register__range__t.html">pcilib_register_range_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__s.html#a204e280481f826289ca05b2c588f30d2">ranges</a> [<a class="el" href="pci_8h.html#a8f528321c3794f6ded0612fbb82c6359">PCILIB_MAX_REGISTER_RANGES</a>+1]</td></tr>
<tr class="memdesc:a204e280481f826289ca05b2c588f30d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of currently defined register ranges (from all sources)  <a href="structpcilib__s.html#a204e280481f826289ca05b2c588f30d2">More...</a><br /></td></tr>
<tr class="separator:a204e280481f826289ca05b2c588f30d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad167ccf9fea54556af78d95e1813f685"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structpcilib__register__protocol__description__t.html">pcilib_register_protocol_description_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__s.html#ad167ccf9fea54556af78d95e1813f685">protocols</a> [<a class="el" href="pci_8h.html#aba8ca7b59be172184b630ba0ead42c07">PCILIB_MAX_REGISTER_PROTOCOLS</a>+1]</td></tr>
<tr class="memdesc:ad167ccf9fea54556af78d95e1813f685"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of currently defined register protocols (from all sources)  <a href="structpcilib__s.html#ad167ccf9fea54556af78d95e1813f685">More...</a><br /></td></tr>
<tr class="separator:ad167ccf9fea54556af78d95e1813f685"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ca0cb31d5012ca14369c8af6caa25d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structpcilib__dma__description__t.html">pcilib_dma_description_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__s.html#a7ca0cb31d5012ca14369c8af6caa25d6">dma</a></td></tr>
<tr class="memdesc:a7ca0cb31d5012ca14369c8af6caa25d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration of used DMA implementation.  <a href="structpcilib__s.html#a7ca0cb31d5012ca14369c8af6caa25d6">More...</a><br /></td></tr>
<tr class="separator:a7ca0cb31d5012ca14369c8af6caa25d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99f63d34f0cf925559cc6ca66fcc4d63"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structpcilib__dma__engine__description__t.html">pcilib_dma_engine_description_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__s.html#a99f63d34f0cf925559cc6ca66fcc4d63">engines</a> [<a class="el" href="pci_8h.html#a73d2542cb527e29bda21cbe267a18a0a">PCILIB_MAX_DMA_ENGINES</a>+1]</td></tr>
<tr class="memdesc:a99f63d34f0cf925559cc6ca66fcc4d63"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of engines defined by the DMA implementation.  <a href="structpcilib__s.html#a99f63d34f0cf925559cc6ca66fcc4d63">More...</a><br /></td></tr>
<tr class="separator:a99f63d34f0cf925559cc6ca66fcc4d63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b24f857efec07c254d2fa2226b59fda"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structpcilib__register__context__t.html">pcilib_register_context_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__s.html#a4b24f857efec07c254d2fa2226b59fda">register_ctx</a></td></tr>
<tr class="memdesc:a4b24f857efec07c254d2fa2226b59fda"><td class="mdescLeft">&#160;</td><td class="mdescRight">Contexts for registers.  <a href="structpcilib__s.html#a4b24f857efec07c254d2fa2226b59fda">More...</a><br /></td></tr>
<tr class="separator:a4b24f857efec07c254d2fa2226b59fda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53d85e0f2155263085878bd1ae4c8b6d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="bank_8h.html#a991ae99083abe174eacb92af2b948cde">pcilib_register_bank_context_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__s.html#a53d85e0f2155263085878bd1ae4c8b6d">bank_ctx</a> [<a class="el" href="pci_8h.html#aec142a5ce5d601ce85db824ee760719f">PCILIB_MAX_REGISTER_BANKS</a>]</td></tr>
<tr class="memdesc:a53d85e0f2155263085878bd1ae4c8b6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Contexts for registers banks if required by register protocol.  <a href="structpcilib__s.html#a53d85e0f2155263085878bd1ae4c8b6d">More...</a><br /></td></tr>
<tr class="separator:a53d85e0f2155263085878bd1ae4c8b6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81fc504bd03023f6d2a2f22fd2ee58ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structpcilib__dma__context__t.html">pcilib_dma_context_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__s.html#a81fc504bd03023f6d2a2f22fd2ee58ca">dma_ctx</a></td></tr>
<tr class="memdesc:a81fc504bd03023f6d2a2f22fd2ee58ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA context.  <a href="structpcilib__s.html#a81fc504bd03023f6d2a2f22fd2ee58ca">More...</a><br /></td></tr>
<tr class="separator:a81fc504bd03023f6d2a2f22fd2ee58ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a887deef86e2af6248df3326302bbce00"><td class="memItemLeft" align="right" valign="top"><a class="el" href="pcilib_8h.html#a3a20e91b3938bbd38c670f6dcbdc2ab2">pcilib_context_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__s.html#a887deef86e2af6248df3326302bbce00">event_ctx</a></td></tr>
<tr class="memdesc:a887deef86e2af6248df3326302bbce00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Implmentation context.  <a href="structpcilib__s.html#a887deef86e2af6248df3326302bbce00">More...</a><br /></td></tr>
<tr class="separator:a887deef86e2af6248df3326302bbce00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa581ed1b9217f9c50c33b6d55559f019"><td class="memItemLeft" align="right" valign="top">size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__s.html#aa581ed1b9217f9c50c33b6d55559f019">num_views</a></td></tr>
<tr class="separator:aa581ed1b9217f9c50c33b6d55559f019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af97bbf6079a97d4490377dc92310f1f5"><td class="memItemLeft" align="right" valign="top">size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__s.html#af97bbf6079a97d4490377dc92310f1f5">alloc_views</a></td></tr>
<tr class="memdesc:af97bbf6079a97d4490377dc92310f1f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of configured and allocated views.  <a href="structpcilib__s.html#af97bbf6079a97d4490377dc92310f1f5">More...</a><br /></td></tr>
<tr class="separator:af97bbf6079a97d4490377dc92310f1f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a476d59af0a89bc93b3711a7f35d2632e"><td class="memItemLeft" align="right" valign="top">size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__s.html#a476d59af0a89bc93b3711a7f35d2632e">num_units</a></td></tr>
<tr class="separator:a476d59af0a89bc93b3711a7f35d2632e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30e41f6841c2ed17baa317311a5765d5"><td class="memItemLeft" align="right" valign="top">size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__s.html#a30e41f6841c2ed17baa317311a5765d5">alloc_units</a></td></tr>
<tr class="memdesc:a30e41f6841c2ed17baa317311a5765d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of configured and allocated units.  <a href="structpcilib__s.html#a30e41f6841c2ed17baa317311a5765d5">More...</a><br /></td></tr>
<tr class="separator:a30e41f6841c2ed17baa317311a5765d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0bbd1334a8cb708cfa331d833be25e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="view_8h.html#aa99aad75d5b4c166a0715146c0b03a14">pcilib_view_description_t</a> **&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__s.html#af0bbd1334a8cb708cfa331d833be25e3">views</a></td></tr>
<tr class="memdesc:af0bbd1334a8cb708cfa331d833be25e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">list of currently defined views  <a href="structpcilib__s.html#af0bbd1334a8cb708cfa331d833be25e3">More...</a><br /></td></tr>
<tr class="separator:af0bbd1334a8cb708cfa331d833be25e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05d5ea2f170c18f320ae1ce7d05e378f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structpcilib__unit__description__t.html">pcilib_unit_description_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__s.html#a05d5ea2f170c18f320ae1ce7d05e378f">units</a></td></tr>
<tr class="memdesc:a05d5ea2f170c18f320ae1ce7d05e378f"><td class="mdescLeft">&#160;</td><td class="mdescRight">list of currently defined units  <a href="structpcilib__s.html#a05d5ea2f170c18f320ae1ce7d05e378f">More...</a><br /></td></tr>
<tr class="separator:a05d5ea2f170c18f320ae1ce7d05e378f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6726f3274210ed8e3a2afeebac1f10c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unit_8h.html#a45977f7fa652aaeff142f0d2a0effb01">pcilib_unit_context_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__s.html#a6726f3274210ed8e3a2afeebac1f10c8">unit_hash</a></td></tr>
<tr class="memdesc:a6726f3274210ed8e3a2afeebac1f10c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hash of units.  <a href="structpcilib__s.html#a6726f3274210ed8e3a2afeebac1f10c8">More...</a><br /></td></tr>
<tr class="separator:a6726f3274210ed8e3a2afeebac1f10c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb2b15feb017f4cd85d1d15f263d1d31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="view_8h.html#a19d3444ee6b0cf9c8cfaa9f68df917c8">pcilib_view_context_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__s.html#afb2b15feb017f4cd85d1d15f263d1d31">view_hash</a></td></tr>
<tr class="memdesc:afb2b15feb017f4cd85d1d15f263d1d31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hash of views.  <a href="structpcilib__s.html#afb2b15feb017f4cd85d1d15f263d1d31">More...</a><br /></td></tr>
<tr class="separator:afb2b15feb017f4cd85d1d15f263d1d31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99e18f8f358339d97d49076994159d48"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structpcilib__register__context__t.html">pcilib_register_context_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__s.html#a99e18f8f358339d97d49076994159d48">reg_hash</a></td></tr>
<tr class="memdesc:a99e18f8f358339d97d49076994159d48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hash of registers.  <a href="structpcilib__s.html#a99e18f8f358339d97d49076994159d48">More...</a><br /></td></tr>
<tr class="separator:a99e18f8f358339d97d49076994159d48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd7b157b8796cfbb55404c2912e793f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="lock_8h.html#a657bc5577cf8315f3407e29505da135b">pcilib_lock_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__s.html#afd7b157b8796cfbb55404c2912e793f3">dma_rlock</a> [<a class="el" href="pci_8h.html#a73d2542cb527e29bda21cbe267a18a0a">PCILIB_MAX_DMA_ENGINES</a>]</td></tr>
<tr class="memdesc:afd7b157b8796cfbb55404c2912e793f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Per-engine locks to serialize streaming and read operations.  <a href="structpcilib__s.html#afd7b157b8796cfbb55404c2912e793f3">More...</a><br /></td></tr>
<tr class="separator:afd7b157b8796cfbb55404c2912e793f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41aa83dedb03a1021ea2e23604da3aaa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="lock_8h.html#a657bc5577cf8315f3407e29505da135b">pcilib_lock_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__s.html#a41aa83dedb03a1021ea2e23604da3aaa">dma_wlock</a> [<a class="el" href="pci_8h.html#a73d2542cb527e29bda21cbe267a18a0a">PCILIB_MAX_DMA_ENGINES</a>]</td></tr>
<tr class="memdesc:a41aa83dedb03a1021ea2e23604da3aaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Per-engine locks to serialize write operations.  <a href="structpcilib__s.html#a41aa83dedb03a1021ea2e23604da3aaa">More...</a><br /></td></tr>
<tr class="separator:a41aa83dedb03a1021ea2e23604da3aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f86351902a0aa153ac9019099f0e30f"><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structpcilib__locking__s.html">pcilib_locking_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__s.html#a7f86351902a0aa153ac9019099f0e30f">locks</a></td></tr>
<tr class="memdesc:a7f86351902a0aa153ac9019099f0e30f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Context of locking subsystem.  <a href="structpcilib__s.html#a7f86351902a0aa153ac9019099f0e30f">More...</a><br /></td></tr>
<tr class="separator:a7f86351902a0aa153ac9019099f0e30f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85dfd00a79f8cab8ff1413db17851356"><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structpcilib__xml__s.html">pcilib_xml_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__s.html#a85dfd00a79f8cab8ff1413db17851356">xml</a></td></tr>
<tr class="memdesc:a85dfd00a79f8cab8ff1413db17851356"><td class="mdescLeft">&#160;</td><td class="mdescRight">XML context.  <a href="structpcilib__s.html#a85dfd00a79f8cab8ff1413db17851356">More...</a><br /></td></tr>
<tr class="separator:a85dfd00a79f8cab8ff1413db17851356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61cd5975b10ad6337f87266778c6d14b"><td class="memItemLeft" align="right" valign="top">struct pcilib_py_s *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__s.html#a61cd5975b10ad6337f87266778c6d14b">py</a></td></tr>
<tr class="memdesc:a61cd5975b10ad6337f87266778c6d14b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Python execution context.  <a href="structpcilib__s.html#a61cd5975b10ad6337f87266778c6d14b">More...</a><br /></td></tr>
<tr class="separator:a61cd5975b10ad6337f87266778c6d14b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a id="a8c3ebd9b2e22105970a21d4f8b7564db" name="a8c3ebd9b2e22105970a21d4f8b7564db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c3ebd9b2e22105970a21d4f8b7564db">&#9670;&#160;</a></span>alloc_reg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">size_t pcilib_s::alloc_reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of registered and allocated registers. </p>

<p class="reference">Referenced by <a class="el" href="register_8c.html#aec9a0672eddac26362760345cea77508">pcilib_add_registers()</a>, <a class="el" href="register_8c.html#a4fadb52b2487bc1196be90a9bcf09fdc">pcilib_clean_registers()</a>, and <a class="el" href="group__public__api.html#gaa6d33dcd1de77fa87c66276653c164a0">pcilib_open()</a>.</p>

</div>
</div>
<a id="a30e41f6841c2ed17baa317311a5765d5" name="a30e41f6841c2ed17baa317311a5765d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30e41f6841c2ed17baa317311a5765d5">&#9670;&#160;</a></span>alloc_units</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">size_t pcilib_s::alloc_units</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of configured and allocated units. </p>

<p class="reference">Referenced by <a class="el" href="unit_8c.html#a9b63096e73a5e91bf520dba108cdd41b">pcilib_add_units()</a>, and <a class="el" href="group__public__api.html#gaa6d33dcd1de77fa87c66276653c164a0">pcilib_open()</a>.</p>

</div>
</div>
<a id="af97bbf6079a97d4490377dc92310f1f5" name="af97bbf6079a97d4490377dc92310f1f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af97bbf6079a97d4490377dc92310f1f5">&#9670;&#160;</a></span>alloc_views</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">size_t pcilib_s::alloc_views</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of configured and allocated views. </p>

<p class="reference">Referenced by <a class="el" href="view_8c.html#a471314631f09e73644f83768d3e79f6c">pcilib_add_views_custom()</a>, and <a class="el" href="group__public__api.html#gaa6d33dcd1de77fa87c66276653c164a0">pcilib_open()</a>.</p>

</div>
</div>
<a id="a53d85e0f2155263085878bd1ae4c8b6d" name="a53d85e0f2155263085878bd1ae4c8b6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53d85e0f2155263085878bd1ae4c8b6d">&#9670;&#160;</a></span>bank_ctx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="bank_8h.html#a991ae99083abe174eacb92af2b948cde">pcilib_register_bank_context_t</a>* pcilib_s::bank_ctx[<a class="el" href="pci_8h.html#aec142a5ce5d601ce85db824ee760719f">PCILIB_MAX_REGISTER_BANKS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Contexts for registers banks if required by register protocol. </p>

<p class="reference">Referenced by <a class="el" href="bank_8c.html#a6aaad6dc76ed23efacb455438be5c27a">pcilib_free_register_banks()</a>, <a class="el" href="xml_8c.html#a6ac489fe7cc07c6b9d890394faea96fa">pcilib_free_xml()</a>, <a class="el" href="bank_8c.html#a1618f888b4b8f27159734761ffc1099d">pcilib_get_register_bank_attr_by_id()</a>, <a class="el" href="bank_8c.html#a95ea0518e5c86b9ca1bbea948b5869bd">pcilib_init_register_banks()</a>, <a class="el" href="bank_8c.html#a54b26fc389772f0364d6b94ef74e6f11">pcilib_resolve_bank_address_by_id()</a>, and <a class="el" href="bank_8c.html#a4b2319b841b3a4bd28187ddf61924c35">pcilib_resolve_register_address_by_id()</a>.</p>

</div>
</div>
<a id="a7f2f82869f7b6acd3a0cfba9dc4a00ed" name="a7f2f82869f7b6acd3a0cfba9dc4a00ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f2f82869f7b6acd3a0cfba9dc4a00ed">&#9670;&#160;</a></span>banks</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structpcilib__register__bank__description__t.html">pcilib_register_bank_description_t</a> pcilib_s::banks[<a class="el" href="pci_8h.html#aec142a5ce5d601ce85db824ee760719f">PCILIB_MAX_REGISTER_BANKS</a>+1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of currently defined register banks (from all sources) </p>

<p class="reference">Referenced by <a class="el" href="property_8c.html#affb1453cac52761dde03f6c56f210f28">pcilib_add_properties_from_registers()</a>, <a class="el" href="bank_8c.html#a1222fd326a61501597298c3e7e18ae5c">pcilib_add_register_banks()</a>, <a class="el" href="property_8c.html#a6f859397a4f272589f043f72822419f2">pcilib_add_registers_from_properties()</a>, <a class="el" href="bank_8c.html#ae9929ece9a387bddb8e3b57bfcbcac92">pcilib_find_register_bank_by_addr()</a>, <a class="el" href="bank_8c.html#ad546334a8814e53e9bf4c842ba0a5cd5">pcilib_find_register_bank_by_name()</a>, <a class="el" href="group__public__api__register.html#ga8cd5426b8935f02e8af3493794f5f8df">pcilib_get_register_info()</a>, <a class="el" href="bank_8c.html#a95ea0518e5c86b9ca1bbea948b5869bd">pcilib_init_register_banks()</a>, and <a class="el" href="group__public__api.html#gaa6d33dcd1de77fa87c66276653c164a0">pcilib_open()</a>.</p>

</div>
</div>
<a id="a449e13f9a979d7b03f7050ffa60d560b" name="a449e13f9a979d7b03f7050ffa60d560b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a449e13f9a979d7b03f7050ffa60d560b">&#9670;&#160;</a></span>bar_info</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structpcilib__bar__info__t.html">pcilib_bar_info_t</a> pcilib_s::bar_info[<a class="el" href="pci_8h.html#afba0cbe7c423100d1d6dc2a1475507f4">PCILIB_MAX_BARS</a>+1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NULL terminated list of PCI bar descriptions. </p>

<p class="reference">Referenced by <a class="el" href="bar_8c.html#a3f287796a4fd6dee915ea7a412da4add">pcilib_get_bar_list()</a>.</p>

</div>
</div>
<a id="aaee187fc94e8ce9d8666582e95b68d65" name="aaee187fc94e8ce9d8666582e95b68d65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaee187fc94e8ce9d8666582e95b68d65">&#9670;&#160;</a></span>bar_space</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">char* pcilib_s::bar_space[<a class="el" href="pci_8h.html#afba0cbe7c423100d1d6dc2a1475507f4">PCILIB_MAX_BARS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointers to the mapped BARs in virtual address space. </p>

<p class="reference">Referenced by <a class="el" href="group__public__api.html#ga809b61586ed9c56a7510c607859e75e3">pcilib_close()</a>, <a class="el" href="bar_8c.html#a3f287796a4fd6dee915ea7a412da4add">pcilib_get_bar_list()</a>, <a class="el" href="bar_8c.html#a803f5e0c0ea90b723f268916c5410b23">pcilib_map_bar()</a>, <a class="el" href="bar_8c.html#ab7def3eafcc1c7da9548d35f0357fbd6">pcilib_map_data_space()</a>, <a class="el" href="bar_8c.html#ab8719d195c10a67241594fce48c5a70e">pcilib_map_register_space()</a>, <a class="el" href="group__public__api__pci.html#ga5b6d816efc737e4f0fce9304001e771b">pcilib_resolve_bar_address()</a>, <a class="el" href="bar_8c.html#a8988c9237b29e2f7d34e5ca5d61d6aac">pcilib_resolve_data_space()</a>, and <a class="el" href="bar_8c.html#a4ce1cd3017c15f543dc5b6bce5d5081f">pcilib_unmap_bar()</a>.</p>

</div>
</div>
<a id="aed7a99716e212d2fb0752fb1746bb06d" name="aed7a99716e212d2fb0752fb1746bb06d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed7a99716e212d2fb0752fb1746bb06d">&#9670;&#160;</a></span>board_info</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">pcilib_board_info_t pcilib_s::board_info</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The mandatory information about board as defined by PCI specification. </p>

<p class="reference">Referenced by <a class="el" href="pci_8c.html#a74c205347b831faad18ebe3322d715a7">pcilib_get_board_info()</a>, <a class="el" href="group__public__api__pci.html#ga5b6d816efc737e4f0fce9304001e771b">pcilib_resolve_bar_address()</a>, and <a class="el" href="bar_8c.html#a8988c9237b29e2f7d34e5ca5d61d6aac">pcilib_resolve_data_space()</a>.</p>

</div>
</div>
<a id="ae2ea80d1046f805e6b015d9580d7c98e" name="ae2ea80d1046f805e6b015d9580d7c98e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2ea80d1046f805e6b015d9580d7c98e">&#9670;&#160;</a></span>board_info_ready</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int pcilib_s::board_info_ready</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flag indicating if board info is already requested and populated. </p>

<p class="reference">Referenced by <a class="el" href="pci_8c.html#a74c205347b831faad18ebe3322d715a7">pcilib_get_board_info()</a>.</p>

</div>
</div>
<a id="a4f2d3676a81af2bcd69c1f4372f97d99" name="a4f2d3676a81af2bcd69c1f4372f97d99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f2d3676a81af2bcd69c1f4372f97d99">&#9670;&#160;</a></span>data_bar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="pcilib_8h.html#ad5e21847906003557a26779731243927">pcilib_bar_t</a> pcilib_s::data_bar</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>BAR for large PIO operations. </p>

<p class="reference">Referenced by <a class="el" href="bar_8c.html#ab7def3eafcc1c7da9548d35f0357fbd6">pcilib_map_data_space()</a>, and <a class="el" href="bar_8c.html#a8988c9237b29e2f7d34e5ca5d61d6aac">pcilib_resolve_data_space()</a>.</p>

</div>
</div>
<a id="a9b6a748895272e2bafc03d24321f7248" name="a9b6a748895272e2bafc03d24321f7248"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b6a748895272e2bafc03d24321f7248">&#9670;&#160;</a></span>data_bar_mapped</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int pcilib_s::data_bar_mapped</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Indicates that a BAR for large PIO is mapped. </p>

<p class="reference">Referenced by <a class="el" href="bar_8c.html#ab7def3eafcc1c7da9548d35f0357fbd6">pcilib_map_data_space()</a>.</p>

</div>
</div>
<a id="a7ca0cb31d5012ca14369c8af6caa25d6" name="a7ca0cb31d5012ca14369c8af6caa25d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ca0cb31d5012ca14369c8af6caa25d6">&#9670;&#160;</a></span>dma</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structpcilib__dma__description__t.html">pcilib_dma_description_t</a> pcilib_s::dma</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configuration of used DMA implementation. </p>

<p class="reference">Referenced by <a class="el" href="group__public__api.html#ga809b61586ed9c56a7510c607859e75e3">pcilib_close()</a>, <a class="el" href="dma_8c.html#aa237b49d303aabd58d8fc320915aa32c">pcilib_get_dma_description()</a>, and <a class="el" href="dma_8c.html#a447eef48e9a6e4b8e2f61d6ce746c466">pcilib_init_dma()</a>.</p>

</div>
</div>
<a id="a81fc504bd03023f6d2a2f22fd2ee58ca" name="a81fc504bd03023f6d2a2f22fd2ee58ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81fc504bd03023f6d2a2f22fd2ee58ca">&#9670;&#160;</a></span>dma_ctx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structpcilib__dma__context__t.html">pcilib_dma_context_t</a>* pcilib_s::dma_ctx</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA context. </p>

<p class="reference">Referenced by <a class="el" href="group__public__api__irq.html#gadaf0d05b7e3d5fcde76d502526c7a214">pcilib_acknowledge_irq()</a>, <a class="el" href="group__public__api__dma.html#ga6661ab5d294fc27d50c3cddf42006dc8">pcilib_benchmark_dma()</a>, <a class="el" href="group__public__api.html#ga809b61586ed9c56a7510c607859e75e3">pcilib_close()</a>, <a class="el" href="group__public__api__irq.html#gab2d1b001b9878379bc3b325c88785450">pcilib_disable_irq()</a>, <a class="el" href="group__public__api__irq.html#ga955b0ecd4ad2dfafeb037472a105c83c">pcilib_enable_irq()</a>, <a class="el" href="dma_8c.html#aa237b49d303aabd58d8fc320915aa32c">pcilib_get_dma_description()</a>, <a class="el" href="dma_8c.html#ab76dce206dd3453fab64811fee99d726">pcilib_get_dma_status()</a>, <a class="el" href="dma_8c.html#a447eef48e9a6e4b8e2f61d6ce746c466">pcilib_init_dma()</a>, <a class="el" href="group__public__api__dma.html#gad6ad21e27311c68f05a5189ce628f9bf">pcilib_push_dma()</a>, <a class="el" href="group__public__api__dma.html#ga3acfaf4ab317d091c72c85bfd9bdde3d">pcilib_start_dma()</a>, <a class="el" href="group__public__api__dma.html#ga45f2c71c921c37da3a57fdab8c675490">pcilib_stop_dma()</a>, and <a class="el" href="group__public__api__dma.html#ga500ad5dc629d20579e83f0df44162bb6">pcilib_stream_dma()</a>.</p>

</div>
</div>
<a id="afd7b157b8796cfbb55404c2912e793f3" name="afd7b157b8796cfbb55404c2912e793f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd7b157b8796cfbb55404c2912e793f3">&#9670;&#160;</a></span>dma_rlock</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="lock_8h.html#a657bc5577cf8315f3407e29505da135b">pcilib_lock_t</a>* pcilib_s::dma_rlock[<a class="el" href="pci_8h.html#a73d2542cb527e29bda21cbe267a18a0a">PCILIB_MAX_DMA_ENGINES</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Per-engine locks to serialize streaming and read operations. </p>

<p class="reference">Referenced by <a class="el" href="group__public__api.html#ga809b61586ed9c56a7510c607859e75e3">pcilib_close()</a>, <a class="el" href="dma_8c.html#a447eef48e9a6e4b8e2f61d6ce746c466">pcilib_init_dma()</a>, and <a class="el" href="group__public__api__dma.html#ga500ad5dc629d20579e83f0df44162bb6">pcilib_stream_dma()</a>.</p>

</div>
</div>
<a id="a41aa83dedb03a1021ea2e23604da3aaa" name="a41aa83dedb03a1021ea2e23604da3aaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41aa83dedb03a1021ea2e23604da3aaa">&#9670;&#160;</a></span>dma_wlock</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="lock_8h.html#a657bc5577cf8315f3407e29505da135b">pcilib_lock_t</a>* pcilib_s::dma_wlock[<a class="el" href="pci_8h.html#a73d2542cb527e29bda21cbe267a18a0a">PCILIB_MAX_DMA_ENGINES</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Per-engine locks to serialize write operations. </p>

<p class="reference">Referenced by <a class="el" href="group__public__api.html#ga809b61586ed9c56a7510c607859e75e3">pcilib_close()</a>, <a class="el" href="dma_8c.html#a447eef48e9a6e4b8e2f61d6ce746c466">pcilib_init_dma()</a>, and <a class="el" href="group__public__api__dma.html#gad6ad21e27311c68f05a5189ce628f9bf">pcilib_push_dma()</a>.</p>

</div>
</div>
<a id="aa8d1442296fb3459d24a493df8d21d8b" name="aa8d1442296fb3459d24a493df8d21d8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8d1442296fb3459d24a493df8d21d8b">&#9670;&#160;</a></span>driver_version</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">pcilib_driver_version_t pcilib_s::driver_version</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Version reported by the driver. </p>

<p class="reference">Referenced by <a class="el" href="pci_8c.html#a0a9b10b6ffc6cc39a50d166be7a30d1a">pcilib_get_driver_version()</a>.</p>

</div>
</div>
<a id="a6cf0e66d52926ba03b039d06b57ed49d" name="a6cf0e66d52926ba03b039d06b57ed49d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cf0e66d52926ba03b039d06b57ed49d">&#9670;&#160;</a></span>dyn_banks</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">size_t pcilib_s::dyn_banks</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of configured dynamic banks. </p>

<p class="reference">Referenced by <a class="el" href="bank_8c.html#a1222fd326a61501597298c3e7e18ae5c">pcilib_add_register_banks()</a>.</p>

</div>
</div>
<a id="a99f63d34f0cf925559cc6ca66fcc4d63" name="a99f63d34f0cf925559cc6ca66fcc4d63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99f63d34f0cf925559cc6ca66fcc4d63">&#9670;&#160;</a></span>engines</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structpcilib__dma__engine__description__t.html">pcilib_dma_engine_description_t</a> pcilib_s::engines[<a class="el" href="pci_8h.html#a73d2542cb527e29bda21cbe267a18a0a">PCILIB_MAX_DMA_ENGINES</a>+ 1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of engines defined by the DMA implementation. </p>

<p class="reference">Referenced by <a class="el" href="dma_8c.html#a79ffe5137d9a425ea2aa4365383b91ab">pcilib_add_dma_engine()</a>.</p>

</div>
</div>
<a id="a887deef86e2af6248df3326302bbce00" name="a887deef86e2af6248df3326302bbce00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a887deef86e2af6248df3326302bbce00">&#9670;&#160;</a></span>event_ctx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="pcilib_8h.html#a3a20e91b3938bbd38c670f6dcbdc2ab2">pcilib_context_t</a>* pcilib_s::event_ctx</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Implmentation context. </p>

<p class="reference">Referenced by <a class="el" href="group__public__api.html#ga809b61586ed9c56a7510c607859e75e3">pcilib_close()</a>, <a class="el" href="group__public__api__event.html#ga583afaaea8a17740ac292351bd802e90">pcilib_configure_autostop()</a>, <a class="el" href="event_8c.html#a5934988d0c9525f2b4b7a65fbea4ccc2">pcilib_configure_preprocessing_threads()</a>, <a class="el" href="group__public__api__event.html#gafefc9d34d21fa7a971153fcbf5098917">pcilib_configure_rawdata_callback()</a>, <a class="el" href="group__public__api__event__data.html#gac13f412726778027ce5db94ac80f75a3">pcilib_copy_data()</a>, <a class="el" href="group__public__api__event__data.html#gad2a3b06a113d3e403d2d3c37ffc3a726">pcilib_copy_data_with_argument()</a>, <a class="el" href="group__public__api__event__data.html#gad3b04e153c6d8b8e92ac399334079deb">pcilib_get_data()</a>, <a class="el" href="group__public__api__event__data.html#gad948dcf14294dce973b388aa40054399">pcilib_get_data_with_argument()</a>, <a class="el" href="group__public__api__event.html#ga33e1436a3237d90051fee288e4d5cc32">pcilib_get_event_engine()</a>, <a class="el" href="pci_8c.html#a43d3b94674220d736f776861b8b8c3c3">pcilib_get_implementation_context()</a>, <a class="el" href="group__public__api__event.html#gaeda387526233181379b0bb299fc87869">pcilib_get_next_event()</a>, <a class="el" href="dma_8c.html#a447eef48e9a6e4b8e2f61d6ce746c466">pcilib_init_dma()</a>, <a class="el" href="event_8c.html#a1f922320e0edf453175b3a490075fdd8">pcilib_init_event_engine()</a>, <a class="el" href="group__public__api.html#ga4d813c29e5b968da34126908d8a019f4">pcilib_reset()</a>, <a class="el" href="group__public__api__event__data.html#ga008b0f404f4aaf119eeb80637a333c02">pcilib_return_data()</a>, <a class="el" href="group__public__api__event.html#gac332a0187e8005d876393bb7332a6284">pcilib_start()</a>, <a class="el" href="group__public__api__event.html#gaabe07187e09967ce6d825d60beeabc9c">pcilib_stop()</a>, <a class="el" href="group__public__api__event.html#gaf30bc783e3c29f93656623db3a0f377d">pcilib_stream()</a>, and <a class="el" href="group__public__api__event.html#gad105b1a2d56e98985ce6ea61db010d60">pcilib_trigger()</a>.</p>

</div>
</div>
<a id="adc051b44d856035c537395e413bd907a" name="adc051b44d856035c537395e413bd907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc051b44d856035c537395e413bd907a">&#9670;&#160;</a></span>event_plugin</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void* pcilib_s::event_plugin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Currently loaded event engine. </p>

<p class="reference">Referenced by <a class="el" href="group__public__api.html#ga809b61586ed9c56a7510c607859e75e3">pcilib_close()</a>, and <a class="el" href="plugin_8c.html#a30e6a674483bb31c9f6c4b34015b6477">pcilib_find_plugin_model()</a>.</p>

</div>
</div>
<a id="a97959ae9b1ab77309f0afec2b62d283c" name="a97959ae9b1ab77309f0afec2b62d283c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97959ae9b1ab77309f0afec2b62d283c">&#9670;&#160;</a></span>handle</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int pcilib_s::handle</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>file handle of device </p>

<p class="reference">Referenced by <a class="el" href="kmem_8c.html#ac6559934a4616cbb9125caf2c1f8908e">pcilib_alloc_kernel_memory()</a>, <a class="el" href="kmem_8c.html#a033d40db26413a78644674d17ad2c506">pcilib_clean_kernel_memory()</a>, <a class="el" href="group__public__api__irq.html#ga6455e6cbb22ac461e2d467a0d2e884bc">pcilib_clear_irq()</a>, <a class="el" href="group__public__api.html#ga809b61586ed9c56a7510c607859e75e3">pcilib_close()</a>, <a class="el" href="pci_8c.html#a74c205347b831faad18ebe3322d715a7">pcilib_get_board_info()</a>, <a class="el" href="pci_8c.html#a2b19b5c5919d35614f4f7f268b62513a">pcilib_get_device_state()</a>, <a class="el" href="pci_8c.html#a0a9b10b6ffc6cc39a50d166be7a30d1a">pcilib_get_driver_version()</a>, <a class="el" href="kmem_8c.html#a3ceab049700c01499673f4a9123101b4">pcilib_kmem_sync_block()</a>, <a class="el" href="locking_8c.html#adbf250829f88c240473e38fc0224ed5f">pcilib_lock_global()</a>, <a class="el" href="mem_8c.html#addcade89604fc01f2bc33f80f0f11485">pcilib_map_area()</a>, <a class="el" href="bar_8c.html#a803f5e0c0ea90b723f268916c5410b23">pcilib_map_bar()</a>, <a class="el" href="group__public__api.html#gaa6d33dcd1de77fa87c66276653c164a0">pcilib_open()</a>, <a class="el" href="pci_8c.html#a2dc38a7c7c3508bb0b111f82eac07256">pcilib_set_dma_mask()</a>, <a class="el" href="pci_8c.html#a9f2f4fde136e7a43514e1b7c7da5e2da">pcilib_set_mps()</a>, <a class="el" href="locking_8c.html#aee7b665a4a015a315d06c5314dc6e1eb">pcilib_unlock_global()</a>, and <a class="el" href="group__public__api__irq.html#ga288e64026bf200abd0df12ad3934807f">pcilib_wait_irq()</a>.</p>

</div>
</div>
<a id="a90b4d45dc1e79a725ca1478bbe753b17" name="a90b4d45dc1e79a725ca1478bbe753b17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90b4d45dc1e79a725ca1478bbe753b17">&#9670;&#160;</a></span>kmem_list</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="kmem_8h.html#a8a1d4416dbc0d2da42a7ca4ca990545d">pcilib_kmem_list_t</a>* pcilib_s::kmem_list</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of currently allocated kernel memory. </p>

<p class="reference">Referenced by <a class="el" href="kmem_8c.html#ac6559934a4616cbb9125caf2c1f8908e">pcilib_alloc_kernel_memory()</a>, <a class="el" href="group__public__api.html#ga809b61586ed9c56a7510c607859e75e3">pcilib_close()</a>, and <a class="el" href="kmem_8c.html#a77eed4dcaa5a719b767ed275c332148e">pcilib_free_kernel_memory()</a>.</p>

</div>
</div>
<a id="afe510efd1f81ba8eacd7af1a949be988" name="afe510efd1f81ba8eacd7af1a949be988"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe510efd1f81ba8eacd7af1a949be988">&#9670;&#160;</a></span>link_info</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structpcilib__pcie__link__info__t.html">pcilib_pcie_link_info_t</a> pcilib_s::link_info</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Infomation about PCIe connection. </p>

<p class="reference">Referenced by <a class="el" href="pci_8c.html#a9e4362bab73bc5124ef0a51559721798">pcilib_get_pcie_link_info()</a>.</p>

</div>
</div>
<a id="a7f86351902a0aa153ac9019099f0e30f" name="a7f86351902a0aa153ac9019099f0e30f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f86351902a0aa153ac9019099f0e30f">&#9670;&#160;</a></span>locks</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structpcilib__locking__s.html">pcilib_locking_s</a> pcilib_s::locks</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Context of locking subsystem. </p>

<p class="reference">Referenced by <a class="el" href="group__public__api.html#ga809b61586ed9c56a7510c607859e75e3">pcilib_close()</a>, <a class="el" href="locking_8c.html#ac379ebe1382f4517496a6da8ca2b0839">pcilib_destroy_all_locks()</a>, <a class="el" href="locking_8c.html#a0cc8f6c273bcc2fffce974f686dffee0">pcilib_free_locking()</a>, <a class="el" href="locking_8c.html#a108114a060800e54298643cb744f34d4">pcilib_get_lock()</a>, <a class="el" href="locking_8c.html#aa761ea9d8c20584689cd2659ba4429f9">pcilib_get_lock_by_id()</a>, <a class="el" href="locking_8c.html#af688eeaa5170de223b3af7e4e7c211e0">pcilib_init_locking()</a>, and <a class="el" href="locking_8c.html#aa74086b52f341fbc7807824a6bacf5e7">pcilib_return_lock()</a>.</p>

</div>
</div>
<a id="a124451df7bcbe85a2d9b7e8cb19814f9" name="a124451df7bcbe85a2d9b7e8cb19814f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a124451df7bcbe85a2d9b7e8cb19814f9">&#9670;&#160;</a></span>model</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">char* pcilib_s::model</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Requested model. </p>

<p class="reference">Referenced by <a class="el" href="group__public__api.html#ga809b61586ed9c56a7510c607859e75e3">pcilib_close()</a>, <a class="el" href="locking_8c.html#ac379ebe1382f4517496a6da8ca2b0839">pcilib_destroy_all_locks()</a>, <a class="el" href="dma_8c.html#a447eef48e9a6e4b8e2f61d6ce746c466">pcilib_init_dma()</a>, <a class="el" href="bank_8c.html#a95ea0518e5c86b9ca1bbea948b5869bd">pcilib_init_register_banks()</a>, <a class="el" href="group__public__api.html#gaa6d33dcd1de77fa87c66276653c164a0">pcilib_open()</a>, and <a class="el" href="py_8c.html#a6b826f5624bd3198cf2f966ab73bf284">pcilib_py_add_script_dir()</a>.</p>

</div>
</div>
<a id="ab08f82dd5bf659b498f798b1078fdf98" name="ab08f82dd5bf659b498f798b1078fdf98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab08f82dd5bf659b498f798b1078fdf98">&#9670;&#160;</a></span>model_info</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structpcilib__model__description__t.html">pcilib_model_description_t</a> pcilib_s::model_info</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Current model description combined from the information returned by the event plugin and all dynamic sources (XML, DMA registers, etc.). </p>
<p >Contains only pointers, no deep copy of information returned by event plugin </p>

<p class="reference">Referenced by <a class="el" href="register_8c.html#aec9a0672eddac26362760345cea77508">pcilib_add_registers()</a>, <a class="el" href="unit_8c.html#a9b63096e73a5e91bf520dba108cdd41b">pcilib_add_units()</a>, <a class="el" href="view_8c.html#a471314631f09e73644f83768d3e79f6c">pcilib_add_views_custom()</a>, <a class="el" href="model_8c.html#ae7954738bb4b923ee87520c4538ba873">pcilib_get_model_description()</a>, and <a class="el" href="group__public__api.html#gaa6d33dcd1de77fa87c66276653c164a0">pcilib_open()</a>.</p>

</div>
</div>
<a id="ad78675d0315a858f03e16cd9d50df678" name="ad78675d0315a858f03e16cd9d50df678"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78675d0315a858f03e16cd9d50df678">&#9670;&#160;</a></span>num_banks</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">size_t pcilib_s::num_banks</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="bank_8c.html#a1222fd326a61501597298c3e7e18ae5c">pcilib_add_register_banks()</a>, <a class="el" href="xml_8c.html#a6ac489fe7cc07c6b9d890394faea96fa">pcilib_free_xml()</a>, and <a class="el" href="bank_8c.html#a95ea0518e5c86b9ca1bbea948b5869bd">pcilib_init_register_banks()</a>.</p>

</div>
</div>
<a id="a245fcc8f7fc634335bae0bb1001977e2" name="a245fcc8f7fc634335bae0bb1001977e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a245fcc8f7fc634335bae0bb1001977e2">&#9670;&#160;</a></span>num_banks_init</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">size_t pcilib_s::num_banks_init</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of initialized banks. </p>

<p class="reference">Referenced by <a class="el" href="bank_8c.html#a6aaad6dc76ed23efacb455438be5c27a">pcilib_free_register_banks()</a>, and <a class="el" href="bank_8c.html#a95ea0518e5c86b9ca1bbea948b5869bd">pcilib_init_register_banks()</a>.</p>

</div>
</div>
<a id="afbe12a3d15f7c7b5751b626917720032" name="afbe12a3d15f7c7b5751b626917720032"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbe12a3d15f7c7b5751b626917720032">&#9670;&#160;</a></span>num_engines</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">size_t pcilib_s::num_engines</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of configured DMA engines. </p>

<p class="reference">Referenced by <a class="el" href="dma_8c.html#a79ffe5137d9a425ea2aa4365383b91ab">pcilib_add_dma_engine()</a>.</p>

</div>
</div>
<a id="afeac991846124540f8b99a7342d8e46b" name="afeac991846124540f8b99a7342d8e46b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afeac991846124540f8b99a7342d8e46b">&#9670;&#160;</a></span>num_protocols</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">size_t pcilib_s::num_protocols</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="bank_8c.html#a98831e48d2e98f52418b1cfff7d66ee6">pcilib_add_register_protocols()</a>.</p>

</div>
</div>
<a id="a44ca6211112d0322f885b3e3a8b94652" name="a44ca6211112d0322f885b3e3a8b94652"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44ca6211112d0322f885b3e3a8b94652">&#9670;&#160;</a></span>num_ranges</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">size_t pcilib_s::num_ranges</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of registered banks, protocols, and register ranges. </p>

<p class="reference">Referenced by <a class="el" href="bank_8c.html#aa43049952c5243dd020e98ef63cac4b0">pcilib_add_register_ranges()</a>.</p>

</div>
</div>
<a id="a5d3c8e44d590052b9112526e61b3e64b" name="a5d3c8e44d590052b9112526e61b3e64b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d3c8e44d590052b9112526e61b3e64b">&#9670;&#160;</a></span>num_reg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">size_t pcilib_s::num_reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="register_8c.html#aec9a0672eddac26362760345cea77508">pcilib_add_registers()</a>, <a class="el" href="register_8c.html#a4fadb52b2487bc1196be90a9bcf09fdc">pcilib_clean_registers()</a>, <a class="el" href="xml_8c.html#a6ac489fe7cc07c6b9d890394faea96fa">pcilib_free_xml()</a>, and <a class="el" href="group__public__api__register.html#ga8cd5426b8935f02e8af3493794f5f8df">pcilib_get_register_info()</a>.</p>

</div>
</div>
<a id="a476d59af0a89bc93b3711a7f35d2632e" name="a476d59af0a89bc93b3711a7f35d2632e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a476d59af0a89bc93b3711a7f35d2632e">&#9670;&#160;</a></span>num_units</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">size_t pcilib_s::num_units</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="unit_8c.html#a9b63096e73a5e91bf520dba108cdd41b">pcilib_add_units()</a>, and <a class="el" href="unit_8c.html#ac6d4f7a96df89f7a429e64886754e2cc">pcilib_clean_units()</a>.</p>

</div>
</div>
<a id="aa581ed1b9217f9c50c33b6d55559f019" name="aa581ed1b9217f9c50c33b6d55559f019"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa581ed1b9217f9c50c33b6d55559f019">&#9670;&#160;</a></span>num_views</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">size_t pcilib_s::num_views</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="property_8c.html#affb1453cac52761dde03f6c56f210f28">pcilib_add_properties_from_registers()</a>, <a class="el" href="view_8c.html#a471314631f09e73644f83768d3e79f6c">pcilib_add_views_custom()</a>, <a class="el" href="view_8c.html#a2fba2a8319859f6c23ecda7bef263936">pcilib_clean_views()</a>, and <a class="el" href="group__public__api__property.html#ga5692970f101ef6d2b0138de5e94c5214">pcilib_get_property_list()</a>.</p>

</div>
</div>
<a id="a3b8d32830b2e29cb8dadcd73bb5fd063" name="a3b8d32830b2e29cb8dadcd73bb5fd063"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b8d32830b2e29cb8dadcd73bb5fd063">&#9670;&#160;</a></span>page_mask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uintptr_t pcilib_s::page_mask</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects bits which define offset within the page. </p>

<p class="reference">Referenced by <a class="el" href="kmem_8c.html#ac6559934a4616cbb9125caf2c1f8908e">pcilib_alloc_kernel_memory()</a>, <a class="el" href="bar_8c.html#adc26724ec81b49c188ef1945b9e1c36f">pcilib_detect_address()</a>, <a class="el" href="group__public__api.html#gaa6d33dcd1de77fa87c66276653c164a0">pcilib_open()</a>, <a class="el" href="group__public__api__pci.html#ga5b6d816efc737e4f0fce9304001e771b">pcilib_resolve_bar_address()</a>, and <a class="el" href="bar_8c.html#a8988c9237b29e2f7d34e5ca5d61d6aac">pcilib_resolve_data_space()</a>.</p>

</div>
</div>
<a id="ac27054c7ada90c7fc97c3d16735f88aa" name="ac27054c7ada90c7fc97c3d16735f88aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac27054c7ada90c7fc97c3d16735f88aa">&#9670;&#160;</a></span>pci_cfg_space_cache</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t pcilib_s::pci_cfg_space_cache[64]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cached PCI configuration space. </p>

</div>
</div>
<a id="a26546c777c20e8f6cf63687ff16631f6" name="a26546c777c20e8f6cf63687ff16631f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26546c777c20e8f6cf63687ff16631f6">&#9670;&#160;</a></span>pci_cfg_space_fd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int pcilib_s::pci_cfg_space_fd</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>File descriptor linking to PCI configuration space in sysfs. </p>

<p class="reference">Referenced by <a class="el" href="group__public__api.html#ga809b61586ed9c56a7510c607859e75e3">pcilib_close()</a>, and <a class="el" href="group__public__api.html#gaa6d33dcd1de77fa87c66276653c164a0">pcilib_open()</a>.</p>

</div>
</div>
<a id="a02c2ee59315145bed9ee1ad2aaa46315" name="a02c2ee59315145bed9ee1ad2aaa46315"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02c2ee59315145bed9ee1ad2aaa46315">&#9670;&#160;</a></span>pci_cfg_space_size</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">size_t pcilib_s::pci_cfg_space_size</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Size of the cached PCI configuration space, sometimes not fully is available for unpriveledged user. </p>

</div>
</div>
<a id="a7296992ef5eb9c845d739f733e297c81" name="a7296992ef5eb9c845d739f733e297c81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7296992ef5eb9c845d739f733e297c81">&#9670;&#160;</a></span>pcie_capabilities</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t* pcilib_s::pcie_capabilities</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PCI Capbility structure (just a pointer at appropriate place in the pci_cfg_space) </p>

</div>
</div>
<a id="ad167ccf9fea54556af78d95e1813f685" name="ad167ccf9fea54556af78d95e1813f685"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad167ccf9fea54556af78d95e1813f685">&#9670;&#160;</a></span>protocols</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structpcilib__register__protocol__description__t.html">pcilib_register_protocol_description_t</a> pcilib_s::protocols[<a class="el" href="pci_8h.html#aba8ca7b59be172184b630ba0ead42c07">PCILIB_MAX_REGISTER_PROTOCOLS</a>+1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of currently defined register protocols (from all sources) </p>

<p class="reference">Referenced by <a class="el" href="bank_8c.html#a98831e48d2e98f52418b1cfff7d66ee6">pcilib_add_register_protocols()</a>, <a class="el" href="bank_8c.html#abfa7cb95fe1f0d5523e2aa324a903d58">pcilib_find_register_protocol_by_addr()</a>, <a class="el" href="bank_8c.html#a786e13bec0ea8160f16e327dadbe8f98">pcilib_find_register_protocol_by_name()</a>, <a class="el" href="bank_8c.html#a95ea0518e5c86b9ca1bbea948b5869bd">pcilib_init_register_banks()</a>, and <a class="el" href="group__public__api.html#gaa6d33dcd1de77fa87c66276653c164a0">pcilib_open()</a>.</p>

</div>
</div>
<a id="a61cd5975b10ad6337f87266778c6d14b" name="a61cd5975b10ad6337f87266778c6d14b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61cd5975b10ad6337f87266778c6d14b">&#9670;&#160;</a></span>py</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct pcilib_py_s* pcilib_s::py</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Python execution context. </p>

<p class="reference">Referenced by <a class="el" href="py_8c.html#a67b23abbb0fa81e33525e8fd34ea28fd">pcilib_free_py()</a>, <a class="el" href="py_8c.html#a664085367004b356c71e1058b0cf0eed">pcilib_get_value_as_pyobject()</a>, <a class="el" href="py_8c.html#a3e58b4a87c12b0e76ccd6e3b09035d23">pcilib_init_py()</a>, <a class="el" href="py_8c.html#a6b826f5624bd3198cf2f966ab73bf284">pcilib_py_add_script_dir()</a>, <a class="el" href="py_8c.html#afbc32f7fcf3a5ebdc3274378ee9b5257">pcilib_py_eval_func()</a>, <a class="el" href="py_8c.html#a10aa2e4e4798032fdf81b23458faacb0">pcilib_py_eval_string()</a>, <a class="el" href="py_8c.html#aded1de40cddcd6cba328c2387e7ce4e6">pcilib_py_get_transform_script_properties()</a>, <a class="el" href="py_8c.html#af9672c180d8ed7c8c5a96ba8065e0b4d">pcilib_py_load_script()</a>, and <a class="el" href="py_8c.html#afb9b3ce9b053e3a90e06e30cb905aec5">pcilib_set_value_from_pyobject()</a>.</p>

</div>
</div>
<a id="a204e280481f826289ca05b2c588f30d2" name="a204e280481f826289ca05b2c588f30d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a204e280481f826289ca05b2c588f30d2">&#9670;&#160;</a></span>ranges</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structpcilib__register__range__t.html">pcilib_register_range_t</a> pcilib_s::ranges[<a class="el" href="pci_8h.html#a8f528321c3794f6ded0612fbb82c6359">PCILIB_MAX_REGISTER_RANGES</a>+1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of currently defined register ranges (from all sources) </p>

<p class="reference">Referenced by <a class="el" href="bank_8c.html#aa43049952c5243dd020e98ef63cac4b0">pcilib_add_register_ranges()</a>, and <a class="el" href="group__public__api.html#gaa6d33dcd1de77fa87c66276653c164a0">pcilib_open()</a>.</p>

</div>
</div>
<a id="a839db099687ecdb586a31b1de2a73da5" name="a839db099687ecdb586a31b1de2a73da5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a839db099687ecdb586a31b1de2a73da5">&#9670;&#160;</a></span>reg_bar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="pcilib_8h.html#ad5e21847906003557a26779731243927">pcilib_bar_t</a> pcilib_s::reg_bar</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Default BAR to look for registers, other BARs will be looked as well. </p>

<p class="reference">Referenced by <a class="el" href="bar_8c.html#ada12ff3f649350f51cd027faa4dc84e1">pcilib_detect_bar()</a>, <a class="el" href="bar_8c.html#ab8719d195c10a67241594fce48c5a70e">pcilib_map_register_space()</a>, and <a class="el" href="group__public__api__pci.html#ga5b6d816efc737e4f0fce9304001e771b">pcilib_resolve_bar_address()</a>.</p>

</div>
</div>
<a id="adfc40735827d7c148f7dd5e4b7b5457c" name="adfc40735827d7c148f7dd5e4b7b5457c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfc40735827d7c148f7dd5e4b7b5457c">&#9670;&#160;</a></span>reg_bar_mapped</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int pcilib_s::reg_bar_mapped</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Indicates that all BARs used to access registers are mapped. </p>

<p class="reference">Referenced by <a class="el" href="bank_8c.html#a1222fd326a61501597298c3e7e18ae5c">pcilib_add_register_banks()</a>, and <a class="el" href="bar_8c.html#ab8719d195c10a67241594fce48c5a70e">pcilib_map_register_space()</a>.</p>

</div>
</div>
<a id="a99e18f8f358339d97d49076994159d48" name="a99e18f8f358339d97d49076994159d48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99e18f8f358339d97d49076994159d48">&#9670;&#160;</a></span>reg_hash</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structpcilib__register__context__t.html">pcilib_register_context_t</a>* pcilib_s::reg_hash</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Hash of registers. </p>

<p class="reference">Referenced by <a class="el" href="register_8c.html#aec9a0672eddac26362760345cea77508">pcilib_add_registers()</a>, <a class="el" href="register_8c.html#a4fadb52b2487bc1196be90a9bcf09fdc">pcilib_clean_registers()</a>, and <a class="el" href="group__public__api__register.html#ga3daa74bb374dd836d0a3f33c2b5543a0">pcilib_find_register()</a>.</p>

</div>
</div>
<a id="a4b24f857efec07c254d2fa2226b59fda" name="a4b24f857efec07c254d2fa2226b59fda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b24f857efec07c254d2fa2226b59fda">&#9670;&#160;</a></span>register_ctx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structpcilib__register__context__t.html">pcilib_register_context_t</a>* pcilib_s::register_ctx</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Contexts for registers. </p>

<p class="reference">Referenced by <a class="el" href="register_8c.html#aec9a0672eddac26362760345cea77508">pcilib_add_registers()</a>, <a class="el" href="register_8c.html#a4fadb52b2487bc1196be90a9bcf09fdc">pcilib_clean_registers()</a>, <a class="el" href="group__public__api.html#ga809b61586ed9c56a7510c607859e75e3">pcilib_close()</a>, <a class="el" href="view_8c.html#a004b9cbae5dd8288e504ef36bd2b38ac">pcilib_find_register_view_context_by_name()</a>, <a class="el" href="xml_8c.html#a6ac489fe7cc07c6b9d890394faea96fa">pcilib_free_xml()</a>, <a class="el" href="group__public__api__register.html#ga7ff53596a2599f9f0c3fd3ab6e22a3ca">pcilib_get_register_attr_by_id()</a>, <a class="el" href="group__public__api__register.html#ga8cd5426b8935f02e8af3493794f5f8df">pcilib_get_register_info()</a>, <a class="el" href="group__public__api.html#gaa6d33dcd1de77fa87c66276653c164a0">pcilib_open()</a>, and <a class="el" href="bank_8c.html#a4b2319b841b3a4bd28187ddf61924c35">pcilib_resolve_register_address_by_id()</a>.</p>

</div>
</div>
<a id="a9f6bc50561128b6e7f78296f23db134a" name="a9f6bc50561128b6e7f78296f23db134a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f6bc50561128b6e7f78296f23db134a">&#9670;&#160;</a></span>registers</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structpcilib__register__description__t.html">pcilib_register_description_t</a>* pcilib_s::registers</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of currently defined registers (from all sources) </p>

<p class="reference">Referenced by <a class="el" href="register_8c.html#aec9a0672eddac26362760345cea77508">pcilib_add_registers()</a>, <a class="el" href="register_8c.html#a4fadb52b2487bc1196be90a9bcf09fdc">pcilib_clean_registers()</a>, <a class="el" href="group__public__api.html#ga809b61586ed9c56a7510c607859e75e3">pcilib_close()</a>, <a class="el" href="group__public__api__register.html#ga8cd5426b8935f02e8af3493794f5f8df">pcilib_get_register_info()</a>, <a class="el" href="group__public__api.html#gaa6d33dcd1de77fa87c66276653c164a0">pcilib_open()</a>, <a class="el" href="group__public__api__register.html#ga6f2c0b85f32a7aaacfe60081641593f6">pcilib_read_register_view_by_id()</a>, <a class="el" href="bank_8c.html#a4b2319b841b3a4bd28187ddf61924c35">pcilib_resolve_register_address_by_id()</a>, and <a class="el" href="group__public__api__register.html#ga96c489b3a922154cf50c89fb157808cc">pcilib_write_register_view_by_id()</a>.</p>

</div>
</div>
<a id="a6726f3274210ed8e3a2afeebac1f10c8" name="a6726f3274210ed8e3a2afeebac1f10c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6726f3274210ed8e3a2afeebac1f10c8">&#9670;&#160;</a></span>unit_hash</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unit_8h.html#a45977f7fa652aaeff142f0d2a0effb01">pcilib_unit_context_t</a>* pcilib_s::unit_hash</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Hash of units. </p>

<p class="reference">Referenced by <a class="el" href="unit_8c.html#a9b63096e73a5e91bf520dba108cdd41b">pcilib_add_units()</a>, <a class="el" href="unit_8c.html#ac6d4f7a96df89f7a429e64886754e2cc">pcilib_clean_units()</a>, and <a class="el" href="unit_8c.html#acd635e093de3d7d1f5a20e6091c4b950">pcilib_find_unit_by_name()</a>.</p>

</div>
</div>
<a id="a05d5ea2f170c18f320ae1ce7d05e378f" name="a05d5ea2f170c18f320ae1ce7d05e378f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05d5ea2f170c18f320ae1ce7d05e378f">&#9670;&#160;</a></span>units</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structpcilib__unit__description__t.html">pcilib_unit_description_t</a>* pcilib_s::units</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>list of currently defined units </p>

<p class="reference">Referenced by <a class="el" href="unit_8c.html#a9b63096e73a5e91bf520dba108cdd41b">pcilib_add_units()</a>, <a class="el" href="unit_8c.html#ac6d4f7a96df89f7a429e64886754e2cc">pcilib_clean_units()</a>, <a class="el" href="group__public__api.html#ga809b61586ed9c56a7510c607859e75e3">pcilib_close()</a>, <a class="el" href="unit_8c.html#ab5c8796359ba5bf8917221db1db3fc75">pcilib_find_transform_by_unit_names()</a>, and <a class="el" href="group__public__api.html#gaa6d33dcd1de77fa87c66276653c164a0">pcilib_open()</a>.</p>

</div>
</div>
<a id="afb2b15feb017f4cd85d1d15f263d1d31" name="afb2b15feb017f4cd85d1d15f263d1d31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb2b15feb017f4cd85d1d15f263d1d31">&#9670;&#160;</a></span>view_hash</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="view_8h.html#a19d3444ee6b0cf9c8cfaa9f68df917c8">pcilib_view_context_t</a>* pcilib_s::view_hash</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Hash of views. </p>

<p class="reference">Referenced by <a class="el" href="view_8c.html#a471314631f09e73644f83768d3e79f6c">pcilib_add_views_custom()</a>, <a class="el" href="view_8c.html#a2fba2a8319859f6c23ecda7bef263936">pcilib_clean_views()</a>, <a class="el" href="view_8c.html#a6bb45b4a1ffa91dabec067d852cc7ab8">pcilib_find_view_context_by_name()</a>, and <a class="el" href="group__public__api__property.html#ga5692970f101ef6d2b0138de5e94c5214">pcilib_get_property_list()</a>.</p>

</div>
</div>
<a id="af0bbd1334a8cb708cfa331d833be25e3" name="af0bbd1334a8cb708cfa331d833be25e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0bbd1334a8cb708cfa331d833be25e3">&#9670;&#160;</a></span>views</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="view_8h.html#aa99aad75d5b4c166a0715146c0b03a14">pcilib_view_description_t</a>** pcilib_s::views</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>list of currently defined views </p>

<p class="reference">Referenced by <a class="el" href="property_8c.html#affb1453cac52761dde03f6c56f210f28">pcilib_add_properties_from_registers()</a>, <a class="el" href="view_8c.html#a471314631f09e73644f83768d3e79f6c">pcilib_add_views_custom()</a>, <a class="el" href="view_8c.html#a2fba2a8319859f6c23ecda7bef263936">pcilib_clean_views()</a>, <a class="el" href="group__public__api.html#ga809b61586ed9c56a7510c607859e75e3">pcilib_close()</a>, <a class="el" href="group__public__api__property.html#ga5692970f101ef6d2b0138de5e94c5214">pcilib_get_property_list()</a>, <a class="el" href="group__public__api__register.html#ga8cd5426b8935f02e8af3493794f5f8df">pcilib_get_register_info()</a>, <a class="el" href="group__public__api.html#gaa6d33dcd1de77fa87c66276653c164a0">pcilib_open()</a>, <a class="el" href="group__public__api__register.html#ga6f2c0b85f32a7aaacfe60081641593f6">pcilib_read_register_view_by_id()</a>, and <a class="el" href="group__public__api__register.html#ga96c489b3a922154cf50c89fb157808cc">pcilib_write_register_view_by_id()</a>.</p>

</div>
</div>
<a id="a85dfd00a79f8cab8ff1413db17851356" name="a85dfd00a79f8cab8ff1413db17851356"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85dfd00a79f8cab8ff1413db17851356">&#9670;&#160;</a></span>xml</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structpcilib__xml__s.html">pcilib_xml_s</a> pcilib_s::xml</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>XML context. </p>

<p class="reference">Referenced by <a class="el" href="xml_8c.html#a6ac489fe7cc07c6b9d890394faea96fa">pcilib_free_xml()</a>, <a class="el" href="bank_8c.html#a95ea0518e5c86b9ca1bbea948b5869bd">pcilib_init_register_banks()</a>, and <a class="el" href="xml_8c.html#a57b7c7b9b4dd3df0d201888b7b50ae79">pcilib_init_xml()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="pci_8h_source.html">pci.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Jun 18 2024 22:02:48 for pcilib by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
