A_CIM_SDRAM_ADDR_SIZE,VAR_0
A_CIM_SDRAM_BASE_ADDR,VAR_1
A_TP_CMM_MM_MAX_PSTRUCT,VAR_2
A_TP_CMM_TIMER_BASE,VAR_3
A_TP_PARA_REG3,VAR_4
A_TP_PMM_RX_BASE,VAR_5
A_TP_PMM_RX_MAX_PAGE,VAR_6
A_TP_PMM_RX_PAGE_SIZE,VAR_7
A_TP_PMM_SIZE,VAR_8
A_TP_PMM_TX_BASE,VAR_9
A_TP_PMM_TX_MAX_PAGE,VAR_10
A_TP_PMM_TX_PAGE_SIZE,VAR_11
M_TXDATAACKIDX,VAR_12
SG_CQ_CONTEXT_BADDR,VAR_13
SG_EGR_CNTX_BADDR,VAR_14
TCB_SIZE,VAR_15
TP_CMM_MM_BASE,VAR_16
TP_CMM_MM_PS_FLST_BASE,VAR_17
TP_CMM_MM_RX_FLST_BASE,VAR_18
TP_CMM_MM_TX_FLST_BASE,VAR_19
V_CMTIMERMAXNUM,FUNC_0
V_TXDATAACKIDX,FUNC_1
fls,FUNC_2
mem_region,FUNC_3
t3_mc5_size,FUNC_4
t3_set_reg_field,FUNC_5
t3_write_reg,FUNC_6
partition_mem,FUNC_7
adap,VAR_20
p,VAR_21
m,VAR_22
pstructs,VAR_23
tids,VAR_24
timers,VAR_25
timers_shift,VAR_26
