Protel Design System Design Rule Check
PCB File : C:\Users\mohammad\Documents\EVent-ir\PCB\miniVent_PCB_prj\miniVent_PCB_v1_0.PcbDoc
Date     : 14/05/2020
Time     : 22:10:30

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.4mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.3mm) (Max=1mm) (Preferred=0.5mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad H4-P(4.699mm,4.325mm) on Multi-Layer Actual Hole Size = 3mm
Rule Violations :1

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (108.585mm,45.085mm) on Top Overlay And Pad FB5-2(108.458mm,43.561mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (108.585mm,45.593mm) on Top Overlay And Pad FB5-1(108.458mm,47.117mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Arc (131.064mm,11.049mm) on Top Overlay And Pad TP_MO2-1(131.064mm,11.049mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (145.669mm,84.709mm) on Bottom Overlay And Pad H1-P(145.669mm,84.709mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (145.669mm,84.709mm) on Top Overlay And Pad H1-P(145.669mm,84.709mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Arc (34.163mm,62.611mm) on Top Overlay And Pad TP_12VM-1(34.163mm,62.611mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Arc (36.195mm,50.292mm) on Top Overlay And Pad TP_5V-1(36.195mm,50.292mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (52.779mm,16.637mm) on Top Overlay And Pad FB3-1(51.255mm,16.51mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Arc (89.604mm,49.229mm) on Top Overlay And Pad PT1-3(89.662mm,46.99mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C10-1(130.248mm,57.277mm) on Top Layer And Track (129.286mm,56.187mm)(129.286mm,58.367mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C10-1(130.248mm,57.277mm) on Top Layer And Track (129.286mm,56.187mm)(134.766mm,56.187mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C10-1(130.248mm,57.277mm) on Top Layer And Track (129.286mm,58.367mm)(134.766mm,58.367mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C1-1(82.169mm,77.27mm) on Top Layer And Track (81.079mm,76.308mm)(81.079mm,81.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C1-1(82.169mm,77.27mm) on Top Layer And Track (81.079mm,76.308mm)(83.259mm,76.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C1-1(82.169mm,77.27mm) on Top Layer And Track (83.259mm,76.308mm)(83.259mm,81.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad C11-2(70.567mm,78.413mm) on Top Layer And Track (69.354mm,77.343mm)(69.354mm,82.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C11-2(70.567mm,78.413mm) on Top Layer And Track (69.477mm,77.451mm)(69.477mm,82.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C11-2(70.567mm,78.413mm) on Top Layer And Track (69.477mm,77.451mm)(71.657mm,77.451mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C11-2(70.567mm,78.413mm) on Top Layer And Track (71.657mm,77.451mm)(71.657mm,82.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad C12-1(65.75mm,81.969mm) on Top Layer And Track (64.537mm,77.343mm)(64.537mm,82.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C12-1(65.75mm,81.969mm) on Top Layer And Track (64.66mm,77.451mm)(64.66mm,82.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C12-1(65.75mm,81.969mm) on Top Layer And Track (64.66mm,82.931mm)(66.84mm,82.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C12-1(65.75mm,81.969mm) on Top Layer And Track (66.84mm,77.451mm)(66.84mm,82.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad C12-2(65.75mm,78.413mm) on Top Layer And Track (64.537mm,77.343mm)(64.537mm,82.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C12-2(65.75mm,78.413mm) on Top Layer And Track (64.66mm,77.451mm)(64.66mm,82.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C12-2(65.75mm,78.413mm) on Top Layer And Track (64.66mm,77.451mm)(66.84mm,77.451mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C12-2(65.75mm,78.413mm) on Top Layer And Track (66.84mm,77.451mm)(66.84mm,82.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad C13-2(60.933mm,78.413mm) on Top Layer And Track (59.72mm,77.343mm)(59.72mm,82.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C13-2(60.933mm,78.413mm) on Top Layer And Track (59.843mm,77.451mm)(59.843mm,82.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C13-2(60.933mm,78.413mm) on Top Layer And Track (59.843mm,77.451mm)(62.023mm,77.451mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C13-2(60.933mm,78.413mm) on Top Layer And Track (62.023mm,77.451mm)(62.023mm,82.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C14-1(77.724mm,81.969mm) on Top Layer And Track (76.634mm,77.451mm)(76.634mm,82.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C14-1(77.724mm,81.969mm) on Top Layer And Track (76.634mm,82.931mm)(78.814mm,82.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C14-1(77.724mm,81.969mm) on Top Layer And Track (78.814mm,77.451mm)(78.814mm,82.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C14-2(77.724mm,78.413mm) on Top Layer And Track (76.634mm,77.451mm)(76.634mm,82.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C14-2(77.724mm,78.413mm) on Top Layer And Track (76.634mm,77.451mm)(78.814mm,77.451mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C14-2(77.724mm,78.413mm) on Top Layer And Track (78.814mm,77.451mm)(78.814mm,82.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C15-1(113.919mm,80.645mm) on Top Layer And Track (112.829mm,76.127mm)(112.829mm,81.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C15-1(113.919mm,80.645mm) on Top Layer And Track (112.829mm,81.607mm)(115.009mm,81.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C15-1(113.919mm,80.645mm) on Top Layer And Track (115.009mm,76.127mm)(115.009mm,81.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C15-2(113.919mm,77.089mm) on Top Layer And Track (112.829mm,76.127mm)(112.829mm,81.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C15-2(113.919mm,77.089mm) on Top Layer And Track (112.829mm,76.127mm)(115.009mm,76.127mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C15-2(113.919mm,77.089mm) on Top Layer And Track (115.009mm,76.127mm)(115.009mm,81.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C16-1(36.287mm,41.475mm) on Top Layer And Track (35.197mm,36.957mm)(35.197mm,42.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C16-1(36.287mm,41.475mm) on Top Layer And Track (35.197mm,42.437mm)(37.377mm,42.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C16-1(36.287mm,41.475mm) on Top Layer And Track (37.377mm,36.957mm)(37.377mm,42.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C17-1(38.717mm,41.475mm) on Top Layer And Track (37.627mm,36.957mm)(37.627mm,42.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C17-1(38.717mm,41.475mm) on Top Layer And Track (37.627mm,42.437mm)(39.807mm,42.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C17-1(38.717mm,41.475mm) on Top Layer And Track (39.807mm,36.957mm)(39.807mm,42.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C17-2(38.717mm,37.919mm) on Top Layer And Track (37.627mm,36.957mm)(37.627mm,42.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C17-2(38.717mm,37.919mm) on Top Layer And Track (37.627mm,36.957mm)(39.807mm,36.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C17-2(38.717mm,37.919mm) on Top Layer And Track (39.807mm,36.957mm)(39.807mm,42.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C18-1(41.148mm,41.475mm) on Top Layer And Track (40.058mm,36.957mm)(40.058mm,42.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C18-1(41.148mm,41.475mm) on Top Layer And Track (40.058mm,42.437mm)(42.238mm,42.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C18-1(41.148mm,41.475mm) on Top Layer And Track (42.238mm,36.957mm)(42.238mm,42.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C18-2(41.148mm,37.919mm) on Top Layer And Track (40.058mm,36.957mm)(40.058mm,42.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C18-2(41.148mm,37.919mm) on Top Layer And Track (40.058mm,36.957mm)(42.238mm,36.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C18-2(41.148mm,37.919mm) on Top Layer And Track (42.238mm,36.957mm)(42.238mm,42.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C19-1(45.52mm,5.737mm) on Top Layer And Track (41.002mm,4.647mm)(46.482mm,4.647mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C19-1(45.52mm,5.737mm) on Top Layer And Track (41.002mm,6.827mm)(46.482mm,6.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C19-1(45.52mm,5.737mm) on Top Layer And Track (46.482mm,4.647mm)(46.482mm,6.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C19-2(41.964mm,5.737mm) on Top Layer And Track (41.002mm,4.647mm)(41.002mm,6.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C19-2(41.964mm,5.737mm) on Top Layer And Track (41.002mm,4.647mm)(46.482mm,4.647mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C19-2(41.964mm,5.737mm) on Top Layer And Track (41.002mm,6.827mm)(46.482mm,6.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C21-1(27.305mm,58.547mm) on Top Layer And Track (26.215mm,54.029mm)(26.215mm,59.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C21-1(27.305mm,58.547mm) on Top Layer And Track (26.215mm,59.509mm)(28.395mm,59.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C21-1(27.305mm,58.547mm) on Top Layer And Track (28.395mm,54.029mm)(28.395mm,59.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C21-2(27.305mm,54.991mm) on Top Layer And Track (26.215mm,54.029mm)(26.215mm,59.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C21-2(27.305mm,54.991mm) on Top Layer And Track (26.215mm,54.029mm)(28.395mm,54.029mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C21-2(27.305mm,54.991mm) on Top Layer And Track (28.395mm,54.029mm)(28.395mm,59.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C22-1(54.737mm,13.389mm) on Top Layer And Track (53.647mm,14.351mm)(55.827mm,14.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C22-1(54.737mm,13.389mm) on Top Layer And Track (53.647mm,8.871mm)(53.647mm,14.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C22-1(54.737mm,13.389mm) on Top Layer And Track (55.827mm,8.871mm)(55.827mm,14.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C22-2(54.737mm,9.833mm) on Top Layer And Track (53.647mm,8.871mm)(53.647mm,14.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C22-2(54.737mm,9.833mm) on Top Layer And Track (53.647mm,8.871mm)(55.827mm,8.871mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C22-2(54.737mm,9.833mm) on Top Layer And Track (55.827mm,8.871mm)(55.827mm,14.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C28-1(30.416mm,50.292mm) on Top Layer And Track (29.326mm,45.774mm)(29.326mm,51.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C28-1(30.416mm,50.292mm) on Top Layer And Track (29.326mm,51.254mm)(31.507mm,51.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C28-1(30.416mm,50.292mm) on Top Layer And Track (31.507mm,45.774mm)(31.507mm,51.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C29-1(33.02mm,50.292mm) on Top Layer And Track (31.93mm,45.774mm)(31.93mm,51.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C29-1(33.02mm,50.292mm) on Top Layer And Track (31.93mm,51.254mm)(34.11mm,51.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C29-1(33.02mm,50.292mm) on Top Layer And Track (34.11mm,45.774mm)(34.11mm,51.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C29-2(33.02mm,46.736mm) on Top Layer And Track (31.93mm,45.774mm)(31.93mm,51.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C29-2(33.02mm,46.736mm) on Top Layer And Track (31.93mm,45.774mm)(34.11mm,45.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C29-2(33.02mm,46.736mm) on Top Layer And Track (34.11mm,45.774mm)(34.11mm,51.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C3-1(27.867mm,23.078mm) on Top Layer And Track (23.349mm,21.988mm)(28.829mm,21.988mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C3-1(27.867mm,23.078mm) on Top Layer And Track (23.349mm,24.168mm)(28.829mm,24.168mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C3-1(27.867mm,23.078mm) on Top Layer And Track (28.829mm,21.988mm)(28.829mm,24.168mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C3-2(24.311mm,23.078mm) on Top Layer And Track (23.349mm,21.988mm)(23.349mm,24.168mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C3-2(24.311mm,23.078mm) on Top Layer And Track (23.349mm,21.988mm)(28.829mm,21.988mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C3-2(24.311mm,23.078mm) on Top Layer And Track (23.349mm,24.168mm)(28.829mm,24.168mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C33-2(105.574mm,47.171mm) on Top Layer And Track (104.484mm,42.653mm)(104.484mm,48.133mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C33-2(105.574mm,47.171mm) on Top Layer And Track (104.484mm,48.133mm)(106.664mm,48.133mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C33-2(105.574mm,47.171mm) on Top Layer And Track (106.664mm,42.653mm)(106.664mm,48.133mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C34-1(102.743mm,47.171mm) on Top Layer And Track (101.653mm,42.653mm)(101.653mm,48.133mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C34-1(102.743mm,47.171mm) on Top Layer And Track (101.653mm,48.133mm)(103.833mm,48.133mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C34-1(102.743mm,47.171mm) on Top Layer And Track (103.833mm,42.653mm)(103.833mm,48.133mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C4-2(24.311mm,20.555mm) on Top Layer And Track (23.349mm,19.465mm)(23.349mm,21.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C4-2(24.311mm,20.555mm) on Top Layer And Track (23.349mm,19.465mm)(28.829mm,19.465mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C4-2(24.311mm,20.555mm) on Top Layer And Track (23.349mm,21.645mm)(28.829mm,21.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C5-1(32.131mm,11.049mm) on Top Layer And Track (31.041mm,10.087mm)(31.041mm,15.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C5-1(32.131mm,11.049mm) on Top Layer And Track (31.041mm,10.087mm)(33.221mm,10.087mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C5-1(32.131mm,11.049mm) on Top Layer And Track (33.221mm,10.087mm)(33.221mm,15.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C6-1(88.265mm,13.589mm) on Top Layer And Track (83.747mm,12.499mm)(89.227mm,12.499mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C6-1(88.265mm,13.589mm) on Top Layer And Track (83.747mm,14.679mm)(89.227mm,14.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C6-1(88.265mm,13.589mm) on Top Layer And Track (89.227mm,12.499mm)(89.227mm,14.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C6-2(84.709mm,13.589mm) on Top Layer And Track (83.747mm,12.499mm)(83.747mm,14.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C6-2(84.709mm,13.589mm) on Top Layer And Track (83.747mm,12.499mm)(89.227mm,12.499mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C6-2(84.709mm,13.589mm) on Top Layer And Track (83.747mm,14.679mm)(89.227mm,14.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C7-1(130.248mm,77.978mm) on Top Layer And Track (129.286mm,76.888mm)(129.286mm,79.068mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C7-1(130.248mm,77.978mm) on Top Layer And Track (129.286mm,76.888mm)(134.766mm,76.888mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C7-1(130.248mm,77.978mm) on Top Layer And Track (129.286mm,79.068mm)(134.766mm,79.068mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C7-2(133.804mm,77.978mm) on Top Layer And Track (129.286mm,76.888mm)(134.766mm,76.888mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C7-2(133.804mm,77.978mm) on Top Layer And Track (129.286mm,79.068mm)(134.766mm,79.068mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C7-2(133.804mm,77.978mm) on Top Layer And Track (134.766mm,76.888mm)(134.766mm,79.068mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad C8-1(130.248mm,68.707mm) on Top Layer And Track (129.286mm,67.511mm)(134.766mm,67.511mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C8-1(130.248mm,68.707mm) on Top Layer And Track (129.286mm,67.617mm)(129.286mm,69.797mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C8-1(130.248mm,68.707mm) on Top Layer And Track (129.286mm,67.617mm)(134.766mm,67.617mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C8-1(130.248mm,68.707mm) on Top Layer And Track (129.286mm,69.797mm)(134.766mm,69.797mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad C8-2(133.804mm,68.707mm) on Top Layer And Track (129.286mm,67.511mm)(134.766mm,67.511mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C8-2(133.804mm,68.707mm) on Top Layer And Track (129.286mm,67.617mm)(134.766mm,67.617mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C8-2(133.804mm,68.707mm) on Top Layer And Track (129.286mm,69.797mm)(134.766mm,69.797mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C8-2(133.804mm,68.707mm) on Top Layer And Track (134.766mm,67.617mm)(134.766mm,69.797mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad FB3-1(51.255mm,16.51mm) on Top Layer And Track (50.239mm,15.367mm)(50.239mm,17.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad FB3-1(51.255mm,16.51mm) on Top Layer And Track (50.239mm,15.367mm)(55.827mm,15.367mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad FB3-1(51.255mm,16.51mm) on Top Layer And Track (50.239mm,17.653mm)(55.827mm,17.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad FB5-1(108.458mm,47.117mm) on Top Layer And Track (107.315mm,42.545mm)(107.315mm,48.133mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad FB5-1(108.458mm,47.117mm) on Top Layer And Track (107.315mm,48.133mm)(109.601mm,48.133mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad FB5-1(108.458mm,47.117mm) on Top Layer And Track (109.601mm,42.545mm)(109.601mm,48.133mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad FB5-2(108.458mm,43.561mm) on Top Layer And Track (107.315mm,42.545mm)(107.315mm,48.133mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad FB5-2(108.458mm,43.561mm) on Top Layer And Track (107.315mm,42.545mm)(109.601mm,42.545mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad FB5-2(108.458mm,43.561mm) on Top Layer And Track (109.601mm,42.545mm)(109.601mm,48.133mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad H1-P(145.669mm,84.709mm) on Multi-Layer And Track (143.411mm,34.289mm)(143.411mm,85.989mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad H1-P(145.669mm,84.709mm) on Multi-Layer And Track (143.411mm,85.989mm)(143.411mm,87.629mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad J10-2(144.145mm,34.798mm) on Multi-Layer And Track (143.411mm,34.289mm)(143.411mm,85.989mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.028mm < 0.254mm) Between Pad J10-2(144.145mm,34.798mm) on Multi-Layer And Track (46.891mm,34.289mm)(143.411mm,34.289mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.028mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad J10-3(144.145mm,38.608mm) on Multi-Layer And Track (143.411mm,34.289mm)(143.411mm,85.989mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad J8-2(144.145mm,61.595mm) on Multi-Layer And Track (143.411mm,34.289mm)(143.411mm,85.989mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad J8-3(144.145mm,65.405mm) on Multi-Layer And Track (143.411mm,34.289mm)(143.411mm,85.989mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad J8-4(144.145mm,69.215mm) on Multi-Layer And Track (143.411mm,34.289mm)(143.411mm,85.989mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad J8-5(144.145mm,73.025mm) on Multi-Layer And Track (143.411mm,34.289mm)(143.411mm,85.989mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad LED_12V-A(34.29mm,58.166mm) on Top Layer And Track (33.263mm,57.016mm)(33.263mm,59.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad LED_12V-A(34.29mm,58.166mm) on Top Layer And Track (33.263mm,57.016mm)(38.59mm,57.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad LED_12V-A(34.29mm,58.166mm) on Top Layer And Track (33.263mm,59.325mm)(38.89mm,59.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad LED_12V-K(37.846mm,58.166mm) on Top Layer And Track (33.263mm,57.016mm)(38.59mm,57.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad LED_12V-K(37.846mm,58.166mm) on Top Layer And Track (33.263mm,59.325mm)(38.89mm,59.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad LED_12V-K(37.846mm,58.166mm) on Top Layer And Track (38.89mm,57.726mm)(38.89mm,59.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad LED_5V-K(18.78mm,32.374mm) on Top Layer And Track (17.63mm,31.63mm)(17.63mm,36.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad LED_5V-K(18.78mm,32.374mm) on Top Layer And Track (18.34mm,31.33mm)(19.939mm,31.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad LED_5V-K(18.78mm,32.374mm) on Top Layer And Track (19.939mm,31.33mm)(19.939mm,36.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad LED_6V-A(54.8mm,2.921mm) on Top Layer And Track (50.2mm,1.762mm)(55.827mm,1.762mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad LED_6V-A(54.8mm,2.921mm) on Top Layer And Track (50.5mm,4.071mm)(55.827mm,4.071mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad LED_6V-A(54.8mm,2.921mm) on Top Layer And Track (55.827mm,1.762mm)(55.827mm,4.071mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad LED1-A(38.354mm,62.23mm) on Top Layer And Track (37.327mm,61.08mm)(37.327mm,63.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad LED1-A(38.354mm,62.23mm) on Top Layer And Track (37.327mm,61.08mm)(42.654mm,61.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad LED1-A(38.354mm,62.23mm) on Top Layer And Track (37.327mm,63.389mm)(42.954mm,63.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad LED1-K(41.91mm,62.23mm) on Top Layer And Track (37.327mm,61.08mm)(42.654mm,61.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad LED1-K(41.91mm,62.23mm) on Top Layer And Track (37.327mm,63.389mm)(42.954mm,63.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad LED1-K(41.91mm,62.23mm) on Top Layer And Track (42.954mm,61.79mm)(42.954mm,63.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad LED2-A(38.354mm,67.977mm) on Top Layer And Track (37.327mm,66.827mm)(37.327mm,69.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad LED2-A(38.354mm,67.977mm) on Top Layer And Track (37.327mm,66.827mm)(42.654mm,66.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad LED2-A(38.354mm,67.977mm) on Top Layer And Track (37.327mm,69.136mm)(42.954mm,69.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad M1-A(94.717mm,31.75mm) on Top Layer And Track (93.69mm,30.6mm)(93.69mm,32.909mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad M1-A(94.717mm,31.75mm) on Top Layer And Track (93.69mm,30.6mm)(99.017mm,30.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad M1-A(94.717mm,31.75mm) on Top Layer And Track (93.69mm,32.909mm)(99.317mm,32.909mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad M1-K(98.273mm,31.75mm) on Top Layer And Track (93.69mm,30.6mm)(99.017mm,30.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad M1-K(98.273mm,31.75mm) on Top Layer And Track (93.69mm,32.909mm)(99.317mm,32.909mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad M1-K(98.273mm,31.75mm) on Top Layer And Track (99.317mm,31.31mm)(99.317mm,32.909mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad M2-A(110.973mm,31.877mm) on Top Layer And Track (109.946mm,30.727mm)(109.946mm,33.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad M2-A(110.973mm,31.877mm) on Top Layer And Track (109.946mm,30.727mm)(115.273mm,30.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad M2-A(110.973mm,31.877mm) on Top Layer And Track (109.946mm,33.036mm)(115.573mm,33.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad M2-K(114.529mm,31.877mm) on Top Layer And Track (109.946mm,30.727mm)(115.273mm,30.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad M2-K(114.529mm,31.877mm) on Top Layer And Track (109.946mm,33.036mm)(115.573mm,33.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad M2-K(114.529mm,31.877mm) on Top Layer And Track (115.573mm,31.437mm)(115.573mm,33.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PT1-1(91.821mm,51.562mm) on Multi-Layer And Track (86.36mm,52.959mm)(92.837mm,52.959mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad PT1-1(91.821mm,51.562mm) on Multi-Layer And Track (92.837mm,48.895mm)(92.837mm,52.959mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad PT1-2(87.376mm,51.562mm) on Multi-Layer And Track (86.36mm,48.895mm)(86.36mm,52.959mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad PT1-2(87.376mm,51.562mm) on Multi-Layer And Track (86.36mm,52.959mm)(92.837mm,52.959mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad Q1-12(66.929mm,7.645mm) on Top Layer And Track (65.786mm,6.731mm)(68.072mm,6.731mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad Q1-13(68.199mm,7.645mm) on Top Layer And Track (65.786mm,6.731mm)(68.072mm,6.731mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad Q1-13(68.199mm,7.645mm) on Top Layer And Track (68.072mm,1.143mm)(68.072mm,6.731mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad Q1-9(63.119mm,7.645mm) on Top Layer And Track (63.246mm,1.143mm)(63.246mm,6.731mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad Q1-9(63.119mm,7.645mm) on Top Layer And Track (63.246mm,6.731mm)(65.532mm,6.731mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad Q4-D(117.856mm,27.051mm) on Top Layer And Track (116.332mm,26.924mm)(117.094mm,26.924mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad Q4-D(117.856mm,27.051mm) on Top Layer And Track (118.618mm,26.924mm)(119.38mm,26.924mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad Q4-G(116.84mm,24.892mm) on Top Layer And Track (116.332mm,25.908mm)(116.332mm,26.924mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad Q4-G(116.84mm,24.892mm) on Top Layer And Track (117.602mm,24.892mm)(118.11mm,24.892mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad Q6-D(134.493mm,31.75mm) on Top Layer And Track (132.969mm,31.623mm)(133.731mm,31.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad Q6-D(134.493mm,31.75mm) on Top Layer And Track (135.255mm,31.623mm)(136.017mm,31.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad Q6-G(133.477mm,29.591mm) on Top Layer And Track (132.969mm,30.607mm)(132.969mm,31.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad Q6-G(133.477mm,29.591mm) on Top Layer And Track (134.239mm,29.591mm)(134.747mm,29.591mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad Q6-S(135.509mm,29.591mm) on Top Layer And Track (134.239mm,29.591mm)(134.747mm,29.591mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad Q6-S(135.509mm,29.591mm) on Top Layer And Track (136.017mm,30.607mm)(136.017mm,31.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad Q7-D(135.509mm,37.465mm) on Top Layer And Track (135.382mm,35.941mm)(135.382mm,36.703mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad Q7-D(135.509mm,37.465mm) on Top Layer And Track (135.382mm,38.227mm)(135.382mm,38.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad Q7-S(133.35mm,36.449mm) on Top Layer And Track (133.35mm,37.211mm)(133.35mm,37.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad Q7-S(133.35mm,36.449mm) on Top Layer And Track (134.366mm,35.941mm)(135.382mm,35.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad Q8-G(133.477mm,42.037mm) on Top Layer And Track (132.969mm,43.053mm)(132.969mm,44.069mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad Q8-G(133.477mm,42.037mm) on Top Layer And Track (134.239mm,42.037mm)(134.747mm,42.037mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad Q9-D(135.509mm,49.657mm) on Top Layer And Track (135.382mm,48.133mm)(135.382mm,48.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad Q9-D(135.509mm,49.657mm) on Top Layer And Track (135.382mm,50.419mm)(135.382mm,51.181mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad Q9-G(133.35mm,50.673mm) on Top Layer And Track (133.35mm,49.403mm)(133.35mm,49.911mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad Q9-G(133.35mm,50.673mm) on Top Layer And Track (134.366mm,51.181mm)(135.382mm,51.181mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad Q9-S(133.35mm,48.641mm) on Top Layer And Track (133.35mm,49.403mm)(133.35mm,49.911mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad Q9-S(133.35mm,48.641mm) on Top Layer And Track (134.366mm,48.133mm)(135.382mm,48.133mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Pad R10-1(81.153mm,30.353mm) on Top Layer And Text "R9" (80.137mm,28.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R10-1(81.153mm,30.353mm) on Top Layer And Track (80.137mm,29.21mm)(80.137mm,31.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R10-1(81.153mm,30.353mm) on Top Layer And Track (80.137mm,29.21mm)(85.725mm,29.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R10-1(81.153mm,30.353mm) on Top Layer And Track (80.137mm,31.496mm)(85.725mm,31.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R10-2(84.709mm,30.353mm) on Top Layer And Track (80.137mm,29.21mm)(85.725mm,29.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R10-2(84.709mm,30.353mm) on Top Layer And Track (80.137mm,31.496mm)(85.725mm,31.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R10-2(84.709mm,30.353mm) on Top Layer And Track (85.725mm,29.21mm)(85.725mm,31.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R1-1(87.757mm,77.216mm) on Top Layer And Track (86.614mm,76.2mm)(86.614mm,81.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R1-1(87.757mm,77.216mm) on Top Layer And Track (86.614mm,76.2mm)(88.9mm,76.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R1-1(87.757mm,77.216mm) on Top Layer And Track (88.9mm,76.2mm)(88.9mm,81.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R11-2(64.262mm,20.193mm) on Top Layer And Track (63.119mm,15.621mm)(63.119mm,21.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R11-2(64.262mm,20.193mm) on Top Layer And Track (63.119mm,21.209mm)(65.405mm,21.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R11-2(64.262mm,20.193mm) on Top Layer And Track (65.405mm,15.621mm)(65.405mm,21.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R1-2(87.757mm,80.772mm) on Top Layer And Track (86.614mm,76.2mm)(86.614mm,81.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R1-2(87.757mm,80.772mm) on Top Layer And Track (86.614mm,81.788mm)(88.9mm,81.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R1-2(87.757mm,80.772mm) on Top Layer And Track (88.9mm,76.2mm)(88.9mm,81.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R12-1(66.802mm,16.637mm) on Top Layer And Track (65.659mm,15.621mm)(65.659mm,21.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R12-1(66.802mm,16.637mm) on Top Layer And Track (65.659mm,15.621mm)(67.945mm,15.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R12-1(66.802mm,16.637mm) on Top Layer And Track (67.945mm,15.621mm)(67.945mm,21.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R13-1(71.882mm,16.637mm) on Top Layer And Track (70.739mm,15.621mm)(70.739mm,21.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R13-1(71.882mm,16.637mm) on Top Layer And Track (70.739mm,15.621mm)(73.025mm,15.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R13-1(71.882mm,16.637mm) on Top Layer And Track (73.025mm,15.621mm)(73.025mm,21.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R13-2(71.882mm,20.193mm) on Top Layer And Track (70.739mm,15.621mm)(70.739mm,21.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R13-2(71.882mm,20.193mm) on Top Layer And Track (70.739mm,21.209mm)(73.025mm,21.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R13-2(71.882mm,20.193mm) on Top Layer And Track (73.025mm,15.621mm)(73.025mm,21.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R14-1(69.384mm,16.637mm) on Top Layer And Track (68.241mm,15.621mm)(68.241mm,21.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R14-1(69.384mm,16.637mm) on Top Layer And Track (68.241mm,15.621mm)(70.527mm,15.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R14-1(69.384mm,16.637mm) on Top Layer And Track (70.527mm,15.621mm)(70.527mm,21.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R14-2(69.384mm,20.193mm) on Top Layer And Track (68.241mm,15.621mm)(68.241mm,21.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R14-2(69.384mm,20.193mm) on Top Layer And Track (68.241mm,21.209mm)(70.527mm,21.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R14-2(69.384mm,20.193mm) on Top Layer And Track (70.527mm,15.621mm)(70.527mm,21.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R15-1(61.595mm,30.607mm) on Top Layer And Track (57.023mm,29.464mm)(62.611mm,29.464mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R15-1(61.595mm,30.607mm) on Top Layer And Track (57.023mm,31.75mm)(62.611mm,31.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R15-1(61.595mm,30.607mm) on Top Layer And Track (62.611mm,29.464mm)(62.611mm,31.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R16-1(61.595mm,26.543mm) on Top Layer And Track (57.023mm,25.4mm)(62.611mm,25.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R16-1(61.595mm,26.543mm) on Top Layer And Track (57.023mm,27.686mm)(62.611mm,27.686mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R16-1(61.595mm,26.543mm) on Top Layer And Track (62.611mm,25.4mm)(62.611mm,27.686mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R16-2(58.039mm,26.543mm) on Top Layer And Track (57.023mm,25.4mm)(57.023mm,27.686mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R16-2(58.039mm,26.543mm) on Top Layer And Track (57.023mm,25.4mm)(62.611mm,25.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R16-2(58.039mm,26.543mm) on Top Layer And Track (57.023mm,27.686mm)(62.611mm,27.686mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R17-1(61.595mm,22.479mm) on Top Layer And Track (57.023mm,21.336mm)(62.611mm,21.336mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R17-1(61.595mm,22.479mm) on Top Layer And Track (57.023mm,23.622mm)(62.611mm,23.622mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R17-1(61.595mm,22.479mm) on Top Layer And Track (62.611mm,21.336mm)(62.611mm,23.622mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R17-2(58.039mm,22.479mm) on Top Layer And Track (57.023mm,21.336mm)(57.023mm,23.622mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R17-2(58.039mm,22.479mm) on Top Layer And Track (57.023mm,21.336mm)(62.611mm,21.336mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R17-2(58.039mm,22.479mm) on Top Layer And Track (57.023mm,23.622mm)(62.611mm,23.622mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R18-2(76.962mm,7.62mm) on Top Layer And Track (75.946mm,6.477mm)(75.946mm,8.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R18-2(76.962mm,7.62mm) on Top Layer And Track (75.946mm,6.477mm)(81.534mm,6.477mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R18-2(76.962mm,7.62mm) on Top Layer And Track (75.946mm,8.763mm)(81.534mm,8.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R19-1(66.929mm,2.159mm) on Top Layer And Track (65.786mm,1.143mm)(65.786mm,6.731mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R19-1(66.929mm,2.159mm) on Top Layer And Track (65.786mm,1.143mm)(68.072mm,1.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R19-1(66.929mm,2.159mm) on Top Layer And Track (68.072mm,1.143mm)(68.072mm,6.731mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R19-2(66.929mm,5.715mm) on Top Layer And Track (65.786mm,1.143mm)(65.786mm,6.731mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R19-2(66.929mm,5.715mm) on Top Layer And Track (65.786mm,6.731mm)(68.072mm,6.731mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R19-2(66.929mm,5.715mm) on Top Layer And Track (68.072mm,1.143mm)(68.072mm,6.731mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R20-1(64.389mm,2.159mm) on Top Layer And Track (63.246mm,1.143mm)(63.246mm,6.731mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R20-1(64.389mm,2.159mm) on Top Layer And Track (63.246mm,1.143mm)(65.532mm,1.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R20-1(64.389mm,2.159mm) on Top Layer And Track (65.532mm,1.143mm)(65.532mm,6.731mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R21-2(45.847mm,27.686mm) on Top Layer And Track (41.275mm,26.543mm)(46.863mm,26.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R21-2(45.847mm,27.686mm) on Top Layer And Track (41.275mm,28.829mm)(46.863mm,28.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R21-2(45.847mm,27.686mm) on Top Layer And Track (46.863mm,26.543mm)(46.863mm,28.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R2-2(87.757mm,71.628mm) on Top Layer And Track (86.614mm,67.056mm)(86.614mm,72.644mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R2-2(87.757mm,71.628mm) on Top Layer And Track (86.614mm,72.644mm)(88.9mm,72.644mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R2-2(87.757mm,71.628mm) on Top Layer And Track (88.9mm,67.056mm)(88.9mm,72.644mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R22-1(42.291mm,25.146mm) on Top Layer And Track (41.275mm,24.003mm)(41.275mm,26.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R22-1(42.291mm,25.146mm) on Top Layer And Track (41.275mm,24.003mm)(46.863mm,24.003mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R22-1(42.291mm,25.146mm) on Top Layer And Track (41.275mm,26.289mm)(46.863mm,26.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R22-2(45.847mm,25.146mm) on Top Layer And Track (41.275mm,24.003mm)(46.863mm,24.003mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R22-2(45.847mm,25.146mm) on Top Layer And Track (41.275mm,26.289mm)(46.863mm,26.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R22-2(45.847mm,25.146mm) on Top Layer And Track (46.863mm,24.003mm)(46.863mm,26.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R23-1(42.291mm,22.606mm) on Top Layer And Track (41.275mm,21.463mm)(41.275mm,23.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R23-1(42.291mm,22.606mm) on Top Layer And Track (41.275mm,21.463mm)(46.863mm,21.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R23-1(42.291mm,22.606mm) on Top Layer And Track (41.275mm,23.749mm)(46.863mm,23.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R23-2(45.847mm,22.606mm) on Top Layer And Track (41.275mm,21.463mm)(46.863mm,21.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R23-2(45.847mm,22.606mm) on Top Layer And Track (41.275mm,23.749mm)(46.863mm,23.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R23-2(45.847mm,22.606mm) on Top Layer And Track (46.863mm,21.463mm)(46.863mm,23.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R24-2(97.765mm,25.4mm) on Top Layer And Track (96.622mm,24.384mm)(96.622mm,29.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R24-2(97.765mm,25.4mm) on Top Layer And Track (96.622mm,24.384mm)(98.908mm,24.384mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R24-2(97.765mm,25.4mm) on Top Layer And Track (98.908mm,24.384mm)(98.908mm,29.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R25-2(114.021mm,25.146mm) on Top Layer And Track (112.878mm,24.13mm)(112.878mm,29.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R25-2(114.021mm,25.146mm) on Top Layer And Track (112.878mm,24.13mm)(115.164mm,24.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R25-2(114.021mm,25.146mm) on Top Layer And Track (115.164mm,24.13mm)(115.164mm,29.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R26-1(94.971mm,25.4mm) on Top Layer And Track (93.828mm,24.384mm)(93.828mm,29.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R26-1(94.971mm,25.4mm) on Top Layer And Track (93.828mm,24.384mm)(96.114mm,24.384mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R26-1(94.971mm,25.4mm) on Top Layer And Track (96.114mm,24.384mm)(96.114mm,29.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R27-1(111.227mm,25.146mm) on Top Layer And Track (110.084mm,24.13mm)(110.084mm,29.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R27-1(111.227mm,25.146mm) on Top Layer And Track (110.084mm,24.13mm)(112.37mm,24.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R27-1(111.227mm,25.146mm) on Top Layer And Track (112.37mm,24.13mm)(112.37mm,29.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R27-2(111.227mm,28.702mm) on Top Layer And Track (110.084mm,24.13mm)(110.084mm,29.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R27-2(111.227mm,28.702mm) on Top Layer And Track (110.084mm,29.718mm)(112.37mm,29.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R27-2(111.227mm,28.702mm) on Top Layer And Track (112.37mm,24.13mm)(112.37mm,29.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R29-1(24.257mm,25.654mm) on Top Layer And Track (23.241mm,24.511mm)(23.241mm,26.797mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R29-1(24.257mm,25.654mm) on Top Layer And Track (23.241mm,24.511mm)(28.829mm,24.511mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R29-1(24.257mm,25.654mm) on Top Layer And Track (23.241mm,26.797mm)(28.829mm,26.797mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R29-2(27.813mm,25.654mm) on Top Layer And Track (23.241mm,24.511mm)(28.829mm,24.511mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R29-2(27.813mm,25.654mm) on Top Layer And Track (23.241mm,26.797mm)(28.829mm,26.797mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R29-2(27.813mm,25.654mm) on Top Layer And Track (28.829mm,24.511mm)(28.829mm,26.797mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R30-1(24.384mm,18.034mm) on Top Layer And Track (23.368mm,16.891mm)(23.368mm,19.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R30-1(24.384mm,18.034mm) on Top Layer And Track (23.368mm,16.891mm)(28.956mm,16.891mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R30-1(24.384mm,18.034mm) on Top Layer And Track (23.368mm,19.177mm)(28.956mm,19.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R3-1(84.989mm,77.216mm) on Top Layer And Track (83.846mm,76.2mm)(83.846mm,81.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R3-1(84.989mm,77.216mm) on Top Layer And Track (83.846mm,76.2mm)(86.132mm,76.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R3-1(84.989mm,77.216mm) on Top Layer And Track (86.132mm,76.2mm)(86.132mm,81.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R31-2(20.574mm,25.451mm) on Top Layer And Track (19.431mm,20.879mm)(19.431mm,26.467mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R31-2(20.574mm,25.451mm) on Top Layer And Track (19.431mm,26.467mm)(21.717mm,26.467mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R31-2(20.574mm,25.451mm) on Top Layer And Track (21.717mm,20.879mm)(21.717mm,26.467mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R3-2(84.989mm,80.772mm) on Top Layer And Track (83.846mm,76.2mm)(83.846mm,81.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R3-2(84.989mm,80.772mm) on Top Layer And Track (83.846mm,81.788mm)(86.132mm,81.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R3-2(84.989mm,80.772mm) on Top Layer And Track (86.132mm,76.2mm)(86.132mm,81.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R32-1(20.574mm,19.609mm) on Top Layer And Track (19.431mm,15.037mm)(19.431mm,20.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R32-1(20.574mm,19.609mm) on Top Layer And Track (19.431mm,20.625mm)(21.717mm,20.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R32-1(20.574mm,19.609mm) on Top Layer And Track (21.717mm,15.037mm)(21.717mm,20.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R32-2(20.574mm,16.053mm) on Top Layer And Track (19.431mm,15.037mm)(19.431mm,20.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R32-2(20.574mm,16.053mm) on Top Layer And Track (19.431mm,15.037mm)(21.717mm,15.037mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R32-2(20.574mm,16.053mm) on Top Layer And Track (21.717mm,15.037mm)(21.717mm,20.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R33-1(84.709mm,11.049mm) on Top Layer And Track (83.693mm,12.192mm)(89.281mm,12.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R33-1(84.709mm,11.049mm) on Top Layer And Track (83.693mm,9.906mm)(83.693mm,12.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R33-1(84.709mm,11.049mm) on Top Layer And Track (83.693mm,9.906mm)(89.281mm,9.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R33-2(88.265mm,11.049mm) on Top Layer And Track (83.693mm,12.192mm)(89.281mm,12.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R33-2(88.265mm,11.049mm) on Top Layer And Track (83.693mm,9.906mm)(89.281mm,9.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R33-2(88.265mm,11.049mm) on Top Layer And Track (89.281mm,9.906mm)(89.281mm,12.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R34-2(109.728mm,16.891mm) on Top Layer And Track (108.585mm,12.319mm)(108.585mm,17.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R34-2(109.728mm,16.891mm) on Top Layer And Track (108.585mm,17.907mm)(110.871mm,17.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R34-2(109.728mm,16.891mm) on Top Layer And Track (110.871mm,12.319mm)(110.871mm,17.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R35-2(29.591mm,11.049mm) on Top Layer And Track (28.448mm,10.033mm)(30.734mm,10.033mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R35-2(29.591mm,11.049mm) on Top Layer And Track (30.734mm,10.033mm)(30.734mm,15.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R36-1(88.265mm,16.129mm) on Top Layer And Track (83.693mm,14.986mm)(89.281mm,14.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R36-1(88.265mm,16.129mm) on Top Layer And Track (83.693mm,17.272mm)(89.281mm,17.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R36-1(88.265mm,16.129mm) on Top Layer And Track (89.281mm,14.986mm)(89.281mm,17.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R37-2(96.774mm,19.558mm) on Top Layer And Track (92.202mm,18.415mm)(97.79mm,18.415mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R37-2(96.774mm,19.558mm) on Top Layer And Track (92.202mm,20.701mm)(97.79mm,20.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R37-2(96.774mm,19.558mm) on Top Layer And Track (97.79mm,18.415mm)(97.79mm,20.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R38-1(107.188mm,16.891mm) on Top Layer And Track (106.045mm,12.319mm)(106.045mm,17.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R38-1(107.188mm,16.891mm) on Top Layer And Track (106.045mm,17.907mm)(108.331mm,17.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R38-1(107.188mm,16.891mm) on Top Layer And Track (108.331mm,12.319mm)(108.331mm,17.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R38-2(107.188mm,13.335mm) on Top Layer And Track (106.045mm,12.319mm)(106.045mm,17.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R38-2(107.188mm,13.335mm) on Top Layer And Track (106.045mm,12.319mm)(108.331mm,12.319mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R38-2(107.188mm,13.335mm) on Top Layer And Track (108.331mm,12.319mm)(108.331mm,17.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R4-1(84.989mm,68.072mm) on Top Layer And Track (83.846mm,67.056mm)(83.846mm,72.644mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R4-1(84.989mm,68.072mm) on Top Layer And Track (83.846mm,67.056mm)(86.132mm,67.056mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R4-1(84.989mm,68.072mm) on Top Layer And Track (86.132mm,67.056mm)(86.132mm,72.644mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R41-1(136.525mm,68.749mm) on Top Layer And Track (135.382mm,67.733mm)(135.382mm,73.321mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R41-1(136.525mm,68.749mm) on Top Layer And Track (135.382mm,67.733mm)(137.668mm,67.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R41-1(136.525mm,68.749mm) on Top Layer And Track (137.668mm,67.733mm)(137.668mm,73.321mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R41-2(136.525mm,72.305mm) on Top Layer And Track (135.382mm,67.733mm)(135.382mm,73.321mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R41-2(136.525mm,72.305mm) on Top Layer And Track (135.382mm,73.321mm)(137.668mm,73.321mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R41-2(136.525mm,72.305mm) on Top Layer And Track (137.668mm,67.733mm)(137.668mm,73.321mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R4-2(84.989mm,71.628mm) on Top Layer And Track (83.846mm,67.056mm)(83.846mm,72.644mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R4-2(84.989mm,71.628mm) on Top Layer And Track (83.846mm,72.644mm)(86.132mm,72.644mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R4-2(84.989mm,71.628mm) on Top Layer And Track (86.132mm,67.056mm)(86.132mm,72.644mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R42-1(136.525mm,66.506mm) on Top Layer And Track (135.382mm,61.934mm)(135.382mm,67.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R42-1(136.525mm,66.506mm) on Top Layer And Track (135.382mm,67.522mm)(137.668mm,67.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R42-1(136.525mm,66.506mm) on Top Layer And Track (137.668mm,61.934mm)(137.668mm,67.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R42-2(136.525mm,62.95mm) on Top Layer And Track (135.382mm,61.934mm)(135.382mm,67.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R42-2(136.525mm,62.95mm) on Top Layer And Track (135.382mm,61.934mm)(137.668mm,61.934mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R42-2(136.525mm,62.95mm) on Top Layer And Track (137.668mm,61.934mm)(137.668mm,67.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R43-2(136.525mm,60.706mm) on Top Layer And Track (135.382mm,56.134mm)(135.382mm,61.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R43-2(136.525mm,60.706mm) on Top Layer And Track (135.382mm,61.722mm)(137.668mm,61.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R43-2(136.525mm,60.706mm) on Top Layer And Track (137.668mm,56.134mm)(137.668mm,61.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R45-1(130.302mm,72.009mm) on Top Layer And Track (129.286mm,70.866mm)(129.286mm,73.152mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R45-1(130.302mm,72.009mm) on Top Layer And Track (129.286mm,70.866mm)(134.874mm,70.866mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R45-1(130.302mm,72.009mm) on Top Layer And Track (129.286mm,73.152mm)(134.874mm,73.152mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R45-2(133.858mm,72.009mm) on Top Layer And Track (129.286mm,70.866mm)(134.874mm,70.866mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R45-2(133.858mm,72.009mm) on Top Layer And Track (129.286mm,73.152mm)(134.874mm,73.152mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R45-2(133.858mm,72.009mm) on Top Layer And Track (134.874mm,70.866mm)(134.874mm,73.152mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R46-1(130.302mm,63.119mm) on Top Layer And Track (129.286mm,61.976mm)(129.286mm,64.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R46-1(130.302mm,63.119mm) on Top Layer And Track (129.286mm,61.976mm)(134.874mm,61.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R46-1(130.302mm,63.119mm) on Top Layer And Track (129.286mm,64.262mm)(134.874mm,64.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R46-2(133.858mm,63.119mm) on Top Layer And Track (129.286mm,61.976mm)(134.874mm,61.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R46-2(133.858mm,63.119mm) on Top Layer And Track (129.286mm,64.262mm)(134.874mm,64.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R46-2(133.858mm,63.119mm) on Top Layer And Track (134.874mm,61.976mm)(134.874mm,64.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R47-2(133.858mm,60.579mm) on Top Layer And Track (129.286mm,59.436mm)(134.874mm,59.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R47-2(133.858mm,60.579mm) on Top Layer And Track (129.286mm,61.722mm)(134.874mm,61.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R47-2(133.858mm,60.579mm) on Top Layer And Track (134.874mm,59.436mm)(134.874mm,61.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R49-1(130.683mm,39.455mm) on Top Layer And Text "3mm" (132.08mm,40.132mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R49-1(130.683mm,39.455mm) on Top Layer And Track (129.54mm,34.883mm)(129.54mm,40.471mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R49-1(130.683mm,39.455mm) on Top Layer And Track (129.54mm,40.471mm)(131.826mm,40.471mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R49-1(130.683mm,39.455mm) on Top Layer And Track (131.826mm,34.883mm)(131.826mm,40.471mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R49-2(130.683mm,35.899mm) on Top Layer And Text "3mm" (132.08mm,40.132mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R49-2(130.683mm,35.899mm) on Top Layer And Track (129.54mm,34.883mm)(129.54mm,40.471mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R49-2(130.683mm,35.899mm) on Top Layer And Track (129.54mm,34.883mm)(131.826mm,34.883mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R49-2(130.683mm,35.899mm) on Top Layer And Track (131.826mm,34.883mm)(131.826mm,40.471mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R50-1(130.683mm,41.952mm) on Top Layer And Track (129.54mm,40.936mm)(129.54mm,46.524mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R50-1(130.683mm,41.952mm) on Top Layer And Track (129.54mm,40.936mm)(131.826mm,40.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R50-1(130.683mm,41.952mm) on Top Layer And Track (131.826mm,40.936mm)(131.826mm,46.524mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R50-2(130.683mm,45.508mm) on Top Layer And Track (129.54mm,40.936mm)(129.54mm,46.524mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R50-2(130.683mm,45.508mm) on Top Layer And Track (129.54mm,46.524mm)(131.826mm,46.524mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R50-2(130.683mm,45.508mm) on Top Layer And Track (131.826mm,40.936mm)(131.826mm,46.524mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R5-1(38.382mm,65.119mm) on Top Layer And Track (37.366mm,63.976mm)(37.366mm,66.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R5-1(38.382mm,65.119mm) on Top Layer And Track (37.366mm,63.976mm)(42.954mm,63.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R5-1(38.382mm,65.119mm) on Top Layer And Track (37.366mm,66.262mm)(42.954mm,66.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R51-2(130.683mm,48.006mm) on Top Layer And Track (129.54mm,46.99mm)(129.54mm,52.578mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R51-2(130.683mm,48.006mm) on Top Layer And Track (129.54mm,46.99mm)(131.826mm,46.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R51-2(130.683mm,48.006mm) on Top Layer And Track (131.826mm,46.99mm)(131.826mm,52.578mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R5-2(41.938mm,65.119mm) on Top Layer And Track (37.366mm,63.976mm)(42.954mm,63.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R5-2(41.938mm,65.119mm) on Top Layer And Track (37.366mm,66.262mm)(42.954mm,66.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R5-2(41.938mm,65.119mm) on Top Layer And Track (42.954mm,63.976mm)(42.954mm,66.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R52-1(137.922mm,29.718mm) on Top Layer And Track (136.779mm,28.702mm)(136.779mm,34.29mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R52-1(137.922mm,29.718mm) on Top Layer And Track (136.779mm,28.702mm)(139.065mm,28.702mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R52-1(137.922mm,29.718mm) on Top Layer And Track (139.065mm,28.702mm)(139.065mm,34.29mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R52-2(137.922mm,33.274mm) on Top Layer And Track (136.779mm,28.702mm)(136.779mm,34.29mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R52-2(137.922mm,33.274mm) on Top Layer And Track (136.779mm,34.29mm)(139.065mm,34.29mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R52-2(137.922mm,33.274mm) on Top Layer And Track (139.065mm,28.702mm)(139.065mm,34.29mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R53-1(137.922mm,35.814mm) on Top Layer And Track (136.779mm,34.798mm)(136.779mm,40.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R53-1(137.922mm,35.814mm) on Top Layer And Track (136.779mm,34.798mm)(139.065mm,34.798mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R53-1(137.922mm,35.814mm) on Top Layer And Track (139.065mm,34.798mm)(139.065mm,40.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R53-2(137.922mm,39.37mm) on Top Layer And Track (136.779mm,34.798mm)(136.779mm,40.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R53-2(137.922mm,39.37mm) on Top Layer And Track (136.779mm,40.386mm)(139.065mm,40.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R53-2(137.922mm,39.37mm) on Top Layer And Track (139.065mm,34.798mm)(139.065mm,40.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R54-1(137.922mm,41.952mm) on Top Layer And Track (136.779mm,40.936mm)(136.779mm,46.524mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R54-1(137.922mm,41.952mm) on Top Layer And Track (136.779mm,40.936mm)(139.065mm,40.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R54-1(137.922mm,41.952mm) on Top Layer And Track (139.065mm,40.936mm)(139.065mm,46.524mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R55-2(137.922mm,51.562mm) on Top Layer And Track (136.779mm,46.99mm)(136.779mm,52.578mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R55-2(137.922mm,51.562mm) on Top Layer And Track (136.779mm,52.578mm)(139.065mm,52.578mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R55-2(137.922mm,51.562mm) on Top Layer And Track (139.065mm,46.99mm)(139.065mm,52.578mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R56-1(68.211mm,81.915mm) on Top Layer And Track (67.068mm,77.343mm)(67.068mm,82.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R56-1(68.211mm,81.915mm) on Top Layer And Track (67.068mm,82.931mm)(69.354mm,82.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R56-1(68.211mm,81.915mm) on Top Layer And Track (69.354mm,77.343mm)(69.354mm,82.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R57-1(63.394mm,81.915mm) on Top Layer And Track (62.251mm,77.343mm)(62.251mm,82.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R57-1(63.394mm,81.915mm) on Top Layer And Track (62.251mm,82.931mm)(64.537mm,82.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R57-1(63.394mm,81.915mm) on Top Layer And Track (64.537mm,77.343mm)(64.537mm,82.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R57-2(63.394mm,78.359mm) on Top Layer And Track (62.251mm,77.343mm)(62.251mm,82.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R57-2(63.394mm,78.359mm) on Top Layer And Track (62.251mm,77.343mm)(64.537mm,77.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R57-2(63.394mm,78.359mm) on Top Layer And Track (64.537mm,77.343mm)(64.537mm,82.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R58-1(58.577mm,81.915mm) on Top Layer And Track (57.434mm,77.343mm)(57.434mm,82.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R58-1(58.577mm,81.915mm) on Top Layer And Track (57.434mm,82.931mm)(59.72mm,82.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R58-1(58.577mm,81.915mm) on Top Layer And Track (59.72mm,77.343mm)(59.72mm,82.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R59-1(75.356mm,81.915mm) on Top Layer And Track (74.213mm,77.343mm)(74.213mm,82.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R59-1(75.356mm,81.915mm) on Top Layer And Track (74.213mm,82.931mm)(76.499mm,82.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R59-1(75.356mm,81.915mm) on Top Layer And Track (76.499mm,77.343mm)(76.499mm,82.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R59-2(75.356mm,78.359mm) on Top Layer And Track (74.213mm,77.343mm)(74.213mm,82.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R59-2(75.356mm,78.359mm) on Top Layer And Track (74.213mm,77.343mm)(76.499mm,77.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R59-2(75.356mm,78.359mm) on Top Layer And Track (76.499mm,77.343mm)(76.499mm,82.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R6-1(38.382mm,70.866mm) on Top Layer And Track (37.366mm,69.723mm)(37.366mm,72.009mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R6-1(38.382mm,70.866mm) on Top Layer And Track (37.366mm,69.723mm)(42.954mm,69.723mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R6-1(38.382mm,70.866mm) on Top Layer And Track (37.366mm,72.009mm)(42.954mm,72.009mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R62-1(110.998mm,77.089mm) on Top Layer And Track (109.855mm,76.073mm)(109.855mm,81.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R62-1(110.998mm,77.089mm) on Top Layer And Track (109.855mm,76.073mm)(112.141mm,76.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R62-1(110.998mm,77.089mm) on Top Layer And Track (112.141mm,76.073mm)(112.141mm,81.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R62-2(110.998mm,80.645mm) on Top Layer And Track (109.855mm,76.073mm)(109.855mm,81.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R62-2(110.998mm,80.645mm) on Top Layer And Track (109.855mm,81.661mm)(112.141mm,81.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R62-2(110.998mm,80.645mm) on Top Layer And Track (112.141mm,76.073mm)(112.141mm,81.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R64-1(45.593mm,16.51mm) on Top Layer And Track (41.021mm,15.367mm)(46.609mm,15.367mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R64-1(45.593mm,16.51mm) on Top Layer And Track (41.021mm,17.653mm)(46.609mm,17.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R64-1(45.593mm,16.51mm) on Top Layer And Track (46.609mm,15.367mm)(46.609mm,17.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R64-2(42.037mm,16.51mm) on Top Layer And Track (41.021mm,15.367mm)(41.021mm,17.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R64-2(42.037mm,16.51mm) on Top Layer And Track (41.021mm,15.367mm)(46.609mm,15.367mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R64-2(42.037mm,16.51mm) on Top Layer And Track (41.021mm,17.653mm)(46.609mm,17.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R65-1(40.767mm,13.335mm) on Top Layer And Track (39.624mm,14.351mm)(41.91mm,14.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R65-1(40.767mm,13.335mm) on Top Layer And Track (39.624mm,8.763mm)(39.624mm,14.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R65-1(40.767mm,13.335mm) on Top Layer And Track (41.91mm,8.763mm)(41.91mm,14.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R65-2(40.767mm,9.779mm) on Top Layer And Track (39.624mm,8.763mm)(39.624mm,14.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R65-2(40.767mm,9.779mm) on Top Layer And Track (39.624mm,8.763mm)(41.91mm,8.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R65-2(40.767mm,9.779mm) on Top Layer And Track (41.91mm,8.763mm)(41.91mm,14.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R68-2(21.336mm,35.941mm) on Top Layer And Track (20.193mm,31.369mm)(20.193mm,36.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R68-2(21.336mm,35.941mm) on Top Layer And Track (20.193mm,36.957mm)(22.479mm,36.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R68-2(21.336mm,35.941mm) on Top Layer And Track (22.479mm,31.369mm)(22.479mm,36.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R69-1(51.255mm,5.684mm) on Top Layer And Track (50.239mm,4.541mm)(50.239mm,6.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R69-1(51.255mm,5.684mm) on Top Layer And Track (50.239mm,4.541mm)(55.827mm,4.541mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R69-1(51.255mm,5.684mm) on Top Layer And Track (50.239mm,6.827mm)(55.827mm,6.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R69-2(54.811mm,5.684mm) on Top Layer And Track (50.239mm,4.541mm)(55.827mm,4.541mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R69-2(54.811mm,5.684mm) on Top Layer And Track (50.239mm,6.827mm)(55.827mm,6.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R69-2(54.811mm,5.684mm) on Top Layer And Track (55.827mm,4.541mm)(55.827mm,6.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R70-1(37.846mm,55.118mm) on Top Layer And Track (33.274mm,53.975mm)(38.862mm,53.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R70-1(37.846mm,55.118mm) on Top Layer And Track (33.274mm,56.261mm)(38.862mm,56.261mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R70-1(37.846mm,55.118mm) on Top Layer And Track (38.862mm,53.975mm)(38.862mm,56.261mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R70-2(34.29mm,55.118mm) on Top Layer And Text "C29" (33.597mm,51.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R70-2(34.29mm,55.118mm) on Top Layer And Track (33.274mm,53.975mm)(33.274mm,56.261mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R70-2(34.29mm,55.118mm) on Top Layer And Track (33.274mm,53.975mm)(38.862mm,53.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R70-2(34.29mm,55.118mm) on Top Layer And Track (33.274mm,56.261mm)(38.862mm,56.261mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R7-2(70.104mm,32.004mm) on Top Layer And Track (65.532mm,30.861mm)(71.12mm,30.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R7-2(70.104mm,32.004mm) on Top Layer And Track (65.532mm,33.147mm)(71.12mm,33.147mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R7-2(70.104mm,32.004mm) on Top Layer And Track (71.12mm,30.861mm)(71.12mm,33.147mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R85-1(122.047mm,46.228mm) on Top Layer And Track (117.475mm,45.085mm)(123.063mm,45.085mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R85-1(122.047mm,46.228mm) on Top Layer And Track (117.475mm,47.371mm)(123.063mm,47.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R85-1(122.047mm,46.228mm) on Top Layer And Track (123.063mm,45.085mm)(123.063mm,47.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R86-1(122.047mm,43.561mm) on Top Layer And Track (117.475mm,42.418mm)(123.063mm,42.418mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R86-1(122.047mm,43.561mm) on Top Layer And Track (117.475mm,44.704mm)(123.063mm,44.704mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R86-1(122.047mm,43.561mm) on Top Layer And Track (123.063mm,42.418mm)(123.063mm,44.704mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R86-2(118.491mm,43.561mm) on Top Layer And Track (117.475mm,42.418mm)(117.475mm,44.704mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R86-2(118.491mm,43.561mm) on Top Layer And Track (117.475mm,42.418mm)(123.063mm,42.418mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R86-2(118.491mm,43.561mm) on Top Layer And Track (117.475mm,44.704mm)(123.063mm,44.704mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R9-1(81.026mm,26.416mm) on Top Layer And Track (80.01mm,25.273mm)(80.01mm,27.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R9-1(81.026mm,26.416mm) on Top Layer And Track (80.01mm,25.273mm)(85.598mm,25.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R9-1(81.026mm,26.416mm) on Top Layer And Track (80.01mm,27.559mm)(85.598mm,27.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R9-2(84.582mm,26.416mm) on Top Layer And Track (80.01mm,25.273mm)(85.598mm,25.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R9-2(84.582mm,26.416mm) on Top Layer And Track (80.01mm,27.559mm)(85.598mm,27.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R9-2(84.582mm,26.416mm) on Top Layer And Track (85.598mm,25.273mm)(85.598mm,27.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad S1-1(92.583mm,76.962mm) on Multi-Layer And Track (89.662mm,75.946mm)(95.631mm,75.946mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad S2-1(92.583mm,67.818mm) on Multi-Layer And Track (89.662mm,66.802mm)(95.631mm,66.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad S2-2(92.583mm,71.882mm) on Multi-Layer And Track (89.662mm,72.898mm)(95.631mm,72.898mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad U5-12(112.395mm,37.338mm) on Multi-Layer And Text "J12" (114.498mm,39.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U6-1(44.979mm,13.222mm) on Top Layer And Track (46.479mm,7.572mm)(46.479mm,14.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U6-4(50.779mm,10.922mm) on Top Layer And Track (49.279mm,7.572mm)(49.279mm,14.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
Rule Violations :499

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02