Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Wed Mar 31 15:25:44 2021
| Host         : ChinskiBratPatrzy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_example_timing_summary_routed.rpt -warn_on_violation -rpx vga_example_timing_summary_routed.rpx
| Design       : vga_example
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.351        0.000                      0                  946        0.099        0.000                      0                  946        3.000        0.000                       0                   480  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                      ------------       ----------      --------------
clk                        {0.000 5.000}      10.000          100.000         
  clk100MHz_clk_generator  {0.000 5.000}      10.000          100.000         
  clk40MHz_clk_generator   {0.000 12.500}     25.000          40.000          
  clkfbout_clk_generator   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                          3.000        0.000                       0                     1  
  clk100MHz_clk_generator        4.244        0.000                      0                  430        0.122        0.000                      0                  430        4.500        0.000                       0                   232  
  clk40MHz_clk_generator         6.329        0.000                      0                  453        0.099        0.000                      0                  453       11.520        0.000                       0                   244  
  clkfbout_clk_generator                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk40MHz_clk_generator   clk100MHz_clk_generator        0.351        0.000                      0                   19        2.297        0.000                      0                   19  
clk100MHz_clk_generator  clk40MHz_clk_generator         1.950        0.000                      0                   23        0.147        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group               From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               ----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**        clk40MHz_clk_generator   clk100MHz_clk_generator        0.474        0.000                      0                   36        2.432        0.000                      0                   36  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clk_generator
  To Clock:  clk100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        4.244ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.244ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.613ns  (logic 2.749ns (48.976%)  route 2.864ns (51.024%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.795    -0.717    my_MouseCtl/clk100MHz
    SLICE_X2Y121         FDCE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDCE (Prop_fdce_C_Q)         0.518    -0.199 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.455     1.257    my_MouseCtl/x_overflow
    SLICE_X9Y116         LUT3 (Prop_lut3_I1_O)        0.124     1.381 r  my_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     1.381    my_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.931 r  my_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.931    my_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X9Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.045 r  my_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.045    my_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X9Y118         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.358 f  my_MouseCtl/i__carry_i_1__3/O[3]
                         net (fo=3, routed)           0.617     2.975    my_MouseCtl/plusOp6[11]
    SLICE_X8Y119         LUT2 (Prop_lut2_I1_O)        0.306     3.281 r  my_MouseCtl/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000     3.281    my_MouseCtl/i__carry_i_3__6_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     3.773 r  my_MouseCtl/gtOp_inferred__0/i__carry/CO[1]
                         net (fo=12, routed)          0.791     4.564    my_MouseCtl/gtOp
    SLICE_X11Y116        LUT5 (Prop_lut5_I3_O)        0.332     4.896 r  my_MouseCtl/x_pos[2]_i_1/O
                         net (fo=1, routed)           0.000     4.896    my_MouseCtl/x_pos[2]_i_1_n_0
    SLICE_X11Y116        FDRE                                         r  my_MouseCtl/x_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.608     8.613    my_MouseCtl/clk100MHz
    SLICE_X11Y116        FDRE                                         r  my_MouseCtl/x_pos_reg[2]/C
                         clock pessimism              0.571     9.183    
                         clock uncertainty           -0.074     9.109    
    SLICE_X11Y116        FDRE (Setup_fdre_C_D)        0.031     9.140    my_MouseCtl/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                          -4.896    
  -------------------------------------------------------------------
                         slack                                  4.244    

Slack (MET) :             4.246ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.609ns  (logic 2.749ns (49.011%)  route 2.860ns (50.989%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.795    -0.717    my_MouseCtl/clk100MHz
    SLICE_X2Y121         FDCE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDCE (Prop_fdce_C_Q)         0.518    -0.199 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.455     1.257    my_MouseCtl/x_overflow
    SLICE_X9Y116         LUT3 (Prop_lut3_I1_O)        0.124     1.381 r  my_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     1.381    my_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.931 r  my_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.931    my_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X9Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.045 r  my_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.045    my_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X9Y118         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.358 f  my_MouseCtl/i__carry_i_1__3/O[3]
                         net (fo=3, routed)           0.617     2.975    my_MouseCtl/plusOp6[11]
    SLICE_X8Y119         LUT2 (Prop_lut2_I1_O)        0.306     3.281 r  my_MouseCtl/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000     3.281    my_MouseCtl/i__carry_i_3__6_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     3.773 r  my_MouseCtl/gtOp_inferred__0/i__carry/CO[1]
                         net (fo=12, routed)          0.787     4.560    my_MouseCtl/gtOp
    SLICE_X11Y116        LUT5 (Prop_lut5_I3_O)        0.332     4.892 r  my_MouseCtl/x_pos[1]_i_1/O
                         net (fo=1, routed)           0.000     4.892    my_MouseCtl/x_pos[1]_i_1_n_0
    SLICE_X11Y116        FDRE                                         r  my_MouseCtl/x_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.608     8.613    my_MouseCtl/clk100MHz
    SLICE_X11Y116        FDRE                                         r  my_MouseCtl/x_pos_reg[1]/C
                         clock pessimism              0.571     9.183    
                         clock uncertainty           -0.074     9.109    
    SLICE_X11Y116        FDRE (Setup_fdre_C_D)        0.029     9.138    my_MouseCtl/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          9.138    
                         arrival time                          -4.892    
  -------------------------------------------------------------------
                         slack                                  4.246    

Slack (MET) :             4.247ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.609ns  (logic 2.749ns (49.011%)  route 2.860ns (50.989%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.795    -0.717    my_MouseCtl/clk100MHz
    SLICE_X2Y121         FDCE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDCE (Prop_fdce_C_Q)         0.518    -0.199 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.455     1.257    my_MouseCtl/x_overflow
    SLICE_X9Y116         LUT3 (Prop_lut3_I1_O)        0.124     1.381 r  my_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     1.381    my_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.931 r  my_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.931    my_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X9Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.045 r  my_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.045    my_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X9Y118         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.358 f  my_MouseCtl/i__carry_i_1__3/O[3]
                         net (fo=3, routed)           0.617     2.975    my_MouseCtl/plusOp6[11]
    SLICE_X8Y119         LUT2 (Prop_lut2_I1_O)        0.306     3.281 r  my_MouseCtl/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000     3.281    my_MouseCtl/i__carry_i_3__6_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     3.773 r  my_MouseCtl/gtOp_inferred__0/i__carry/CO[1]
                         net (fo=12, routed)          0.787     4.560    my_MouseCtl/gtOp
    SLICE_X11Y117        LUT5 (Prop_lut5_I3_O)        0.332     4.892 r  my_MouseCtl/x_pos[7]_i_1/O
                         net (fo=1, routed)           0.000     4.892    my_MouseCtl/x_pos[7]_i_1_n_0
    SLICE_X11Y117        FDRE                                         r  my_MouseCtl/x_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.607     8.612    my_MouseCtl/clk100MHz
    SLICE_X11Y117        FDRE                                         r  my_MouseCtl/x_pos_reg[7]/C
                         clock pessimism              0.571     9.182    
                         clock uncertainty           -0.074     9.108    
    SLICE_X11Y117        FDRE (Setup_fdre_C_D)        0.031     9.139    my_MouseCtl/x_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                          -4.892    
  -------------------------------------------------------------------
                         slack                                  4.247    

Slack (MET) :             4.386ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.471ns  (logic 2.749ns (50.248%)  route 2.722ns (49.752%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.795    -0.717    my_MouseCtl/clk100MHz
    SLICE_X2Y121         FDCE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDCE (Prop_fdce_C_Q)         0.518    -0.199 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.455     1.257    my_MouseCtl/x_overflow
    SLICE_X9Y116         LUT3 (Prop_lut3_I1_O)        0.124     1.381 r  my_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     1.381    my_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.931 r  my_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.931    my_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X9Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.045 r  my_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.045    my_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X9Y118         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.358 f  my_MouseCtl/i__carry_i_1__3/O[3]
                         net (fo=3, routed)           0.617     2.975    my_MouseCtl/plusOp6[11]
    SLICE_X8Y119         LUT2 (Prop_lut2_I1_O)        0.306     3.281 r  my_MouseCtl/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000     3.281    my_MouseCtl/i__carry_i_3__6_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     3.773 r  my_MouseCtl/gtOp_inferred__0/i__carry/CO[1]
                         net (fo=12, routed)          0.649     4.422    my_MouseCtl/gtOp
    SLICE_X11Y116        LUT5 (Prop_lut5_I3_O)        0.332     4.754 r  my_MouseCtl/x_pos[3]_i_1/O
                         net (fo=1, routed)           0.000     4.754    my_MouseCtl/x_pos[3]_i_1_n_0
    SLICE_X11Y116        FDRE                                         r  my_MouseCtl/x_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.608     8.613    my_MouseCtl/clk100MHz
    SLICE_X11Y116        FDRE                                         r  my_MouseCtl/x_pos_reg[3]/C
                         clock pessimism              0.571     9.183    
                         clock uncertainty           -0.074     9.109    
    SLICE_X11Y116        FDRE (Setup_fdre_C_D)        0.031     9.140    my_MouseCtl/x_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                          -4.754    
  -------------------------------------------------------------------
                         slack                                  4.386    

Slack (MET) :             4.388ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.470ns  (logic 2.749ns (50.257%)  route 2.721ns (49.743%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.795    -0.717    my_MouseCtl/clk100MHz
    SLICE_X2Y121         FDCE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDCE (Prop_fdce_C_Q)         0.518    -0.199 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.455     1.257    my_MouseCtl/x_overflow
    SLICE_X9Y116         LUT3 (Prop_lut3_I1_O)        0.124     1.381 r  my_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     1.381    my_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.931 r  my_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.931    my_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X9Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.045 r  my_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.045    my_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X9Y118         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.358 f  my_MouseCtl/i__carry_i_1__3/O[3]
                         net (fo=3, routed)           0.617     2.975    my_MouseCtl/plusOp6[11]
    SLICE_X8Y119         LUT2 (Prop_lut2_I1_O)        0.306     3.281 r  my_MouseCtl/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000     3.281    my_MouseCtl/i__carry_i_3__6_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     3.773 r  my_MouseCtl/gtOp_inferred__0/i__carry/CO[1]
                         net (fo=12, routed)          0.648     4.421    my_MouseCtl/gtOp
    SLICE_X11Y116        LUT5 (Prop_lut5_I3_O)        0.332     4.753 r  my_MouseCtl/x_pos[0]_i_1/O
                         net (fo=1, routed)           0.000     4.753    my_MouseCtl/x_pos[0]_i_1_n_0
    SLICE_X11Y116        FDRE                                         r  my_MouseCtl/x_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.608     8.613    my_MouseCtl/clk100MHz
    SLICE_X11Y116        FDRE                                         r  my_MouseCtl/x_pos_reg[0]/C
                         clock pessimism              0.571     9.183    
                         clock uncertainty           -0.074     9.109    
    SLICE_X11Y116        FDRE (Setup_fdre_C_D)        0.032     9.141    my_MouseCtl/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          9.141    
                         arrival time                          -4.753    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.395ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.456ns  (logic 2.749ns (50.380%)  route 2.707ns (49.620%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.610 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.795    -0.717    my_MouseCtl/clk100MHz
    SLICE_X2Y121         FDCE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDCE (Prop_fdce_C_Q)         0.518    -0.199 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.455     1.257    my_MouseCtl/x_overflow
    SLICE_X9Y116         LUT3 (Prop_lut3_I1_O)        0.124     1.381 r  my_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     1.381    my_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.931 r  my_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.931    my_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X9Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.045 r  my_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.045    my_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X9Y118         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.358 f  my_MouseCtl/i__carry_i_1__3/O[3]
                         net (fo=3, routed)           0.617     2.975    my_MouseCtl/plusOp6[11]
    SLICE_X8Y119         LUT2 (Prop_lut2_I1_O)        0.306     3.281 r  my_MouseCtl/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000     3.281    my_MouseCtl/i__carry_i_3__6_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     3.773 f  my_MouseCtl/gtOp_inferred__0/i__carry/CO[1]
                         net (fo=12, routed)          0.635     4.408    my_MouseCtl/gtOp
    SLICE_X11Y118        LUT5 (Prop_lut5_I4_O)        0.332     4.740 r  my_MouseCtl/x_pos[9]_i_1/O
                         net (fo=1, routed)           0.000     4.740    my_MouseCtl/x_pos[9]_i_1_n_0
    SLICE_X11Y118        FDRE                                         r  my_MouseCtl/x_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.605     8.610    my_MouseCtl/clk100MHz
    SLICE_X11Y118        FDRE                                         r  my_MouseCtl/x_pos_reg[9]/C
                         clock pessimism              0.571     9.180    
                         clock uncertainty           -0.074     9.106    
    SLICE_X11Y118        FDRE (Setup_fdre_C_D)        0.029     9.135    my_MouseCtl/x_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          9.135    
                         arrival time                          -4.740    
  -------------------------------------------------------------------
                         slack                                  4.395    

Slack (MET) :             4.418ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 2.749ns (50.123%)  route 2.736ns (49.877%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.795    -0.717    my_MouseCtl/clk100MHz
    SLICE_X2Y121         FDCE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDCE (Prop_fdce_C_Q)         0.518    -0.199 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.455     1.257    my_MouseCtl/x_overflow
    SLICE_X9Y116         LUT3 (Prop_lut3_I1_O)        0.124     1.381 r  my_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     1.381    my_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.931 r  my_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.931    my_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X9Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.045 r  my_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.045    my_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X9Y118         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.358 f  my_MouseCtl/i__carry_i_1__3/O[3]
                         net (fo=3, routed)           0.617     2.975    my_MouseCtl/plusOp6[11]
    SLICE_X8Y119         LUT2 (Prop_lut2_I1_O)        0.306     3.281 r  my_MouseCtl/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000     3.281    my_MouseCtl/i__carry_i_3__6_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     3.773 r  my_MouseCtl/gtOp_inferred__0/i__carry/CO[1]
                         net (fo=12, routed)          0.663     4.436    my_MouseCtl/gtOp
    SLICE_X8Y116         LUT5 (Prop_lut5_I3_O)        0.332     4.768 r  my_MouseCtl/x_pos[4]_i_1/O
                         net (fo=1, routed)           0.000     4.768    my_MouseCtl/x_pos[4]_i_1_n_0
    SLICE_X8Y116         FDRE                                         r  my_MouseCtl/x_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.608     8.613    my_MouseCtl/clk100MHz
    SLICE_X8Y116         FDRE                                         r  my_MouseCtl/x_pos_reg[4]/C
                         clock pessimism              0.571     9.183    
                         clock uncertainty           -0.074     9.109    
    SLICE_X8Y116         FDRE (Setup_fdre_C_D)        0.077     9.186    my_MouseCtl/x_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          9.186    
                         arrival time                          -4.768    
  -------------------------------------------------------------------
                         slack                                  4.418    

Slack (MET) :             4.521ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.333ns  (logic 2.749ns (51.548%)  route 2.584ns (48.452%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.795    -0.717    my_MouseCtl/clk100MHz
    SLICE_X2Y121         FDCE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDCE (Prop_fdce_C_Q)         0.518    -0.199 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.455     1.257    my_MouseCtl/x_overflow
    SLICE_X9Y116         LUT3 (Prop_lut3_I1_O)        0.124     1.381 r  my_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     1.381    my_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.931 r  my_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.931    my_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X9Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.045 r  my_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.045    my_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X9Y118         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.358 f  my_MouseCtl/i__carry_i_1__3/O[3]
                         net (fo=3, routed)           0.617     2.975    my_MouseCtl/plusOp6[11]
    SLICE_X8Y119         LUT2 (Prop_lut2_I1_O)        0.306     3.281 r  my_MouseCtl/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000     3.281    my_MouseCtl/i__carry_i_3__6_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     3.773 r  my_MouseCtl/gtOp_inferred__0/i__carry/CO[1]
                         net (fo=12, routed)          0.511     4.284    my_MouseCtl/gtOp
    SLICE_X11Y117        LUT5 (Prop_lut5_I3_O)        0.332     4.616 r  my_MouseCtl/x_pos[5]_i_1/O
                         net (fo=1, routed)           0.000     4.616    my_MouseCtl/x_pos[5]_i_1_n_0
    SLICE_X11Y117        FDRE                                         r  my_MouseCtl/x_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.607     8.612    my_MouseCtl/clk100MHz
    SLICE_X11Y117        FDRE                                         r  my_MouseCtl/x_pos_reg[5]/C
                         clock pessimism              0.571     9.182    
                         clock uncertainty           -0.074     9.108    
    SLICE_X11Y117        FDRE (Setup_fdre_C_D)        0.029     9.137    my_MouseCtl/x_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          9.137    
                         arrival time                          -4.616    
  -------------------------------------------------------------------
                         slack                                  4.521    

Slack (MET) :             4.526ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.330ns  (logic 2.749ns (51.577%)  route 2.581ns (48.423%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.795    -0.717    my_MouseCtl/clk100MHz
    SLICE_X2Y121         FDCE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDCE (Prop_fdce_C_Q)         0.518    -0.199 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.455     1.257    my_MouseCtl/x_overflow
    SLICE_X9Y116         LUT3 (Prop_lut3_I1_O)        0.124     1.381 r  my_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     1.381    my_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.931 r  my_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.931    my_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X9Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.045 r  my_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.045    my_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X9Y118         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.358 f  my_MouseCtl/i__carry_i_1__3/O[3]
                         net (fo=3, routed)           0.617     2.975    my_MouseCtl/plusOp6[11]
    SLICE_X8Y119         LUT2 (Prop_lut2_I1_O)        0.306     3.281 r  my_MouseCtl/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000     3.281    my_MouseCtl/i__carry_i_3__6_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     3.773 r  my_MouseCtl/gtOp_inferred__0/i__carry/CO[1]
                         net (fo=12, routed)          0.508     4.281    my_MouseCtl/gtOp
    SLICE_X11Y117        LUT5 (Prop_lut5_I3_O)        0.332     4.613 r  my_MouseCtl/x_pos[6]_i_1/O
                         net (fo=1, routed)           0.000     4.613    my_MouseCtl/x_pos[6]_i_1_n_0
    SLICE_X11Y117        FDRE                                         r  my_MouseCtl/x_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.607     8.612    my_MouseCtl/clk100MHz
    SLICE_X11Y117        FDRE                                         r  my_MouseCtl/x_pos_reg[6]/C
                         clock pessimism              0.571     9.182    
                         clock uncertainty           -0.074     9.108    
    SLICE_X11Y117        FDRE (Setup_fdre_C_D)        0.031     9.139    my_MouseCtl/x_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                          -4.613    
  -------------------------------------------------------------------
                         slack                                  4.526    

Slack (MET) :             4.567ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_generator rise@10.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.332ns  (logic 2.749ns (51.554%)  route 2.583ns (48.446%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.610 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.795    -0.717    my_MouseCtl/clk100MHz
    SLICE_X2Y121         FDCE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDCE (Prop_fdce_C_Q)         0.518    -0.199 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.455     1.257    my_MouseCtl/x_overflow
    SLICE_X9Y116         LUT3 (Prop_lut3_I1_O)        0.124     1.381 r  my_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     1.381    my_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.931 r  my_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.931    my_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X9Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.045 r  my_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.045    my_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X9Y118         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.358 f  my_MouseCtl/i__carry_i_1__3/O[3]
                         net (fo=3, routed)           0.617     2.975    my_MouseCtl/plusOp6[11]
    SLICE_X8Y119         LUT2 (Prop_lut2_I1_O)        0.306     3.281 r  my_MouseCtl/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000     3.281    my_MouseCtl/i__carry_i_3__6_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     3.773 r  my_MouseCtl/gtOp_inferred__0/i__carry/CO[1]
                         net (fo=12, routed)          0.511     4.284    my_MouseCtl/gtOp
    SLICE_X8Y118         LUT5 (Prop_lut5_I3_O)        0.332     4.616 r  my_MouseCtl/x_pos[10]_i_1/O
                         net (fo=1, routed)           0.000     4.616    my_MouseCtl/x_pos[10]_i_1_n_0
    SLICE_X8Y118         FDRE                                         r  my_MouseCtl/x_pos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.605     8.610    my_MouseCtl/clk100MHz
    SLICE_X8Y118         FDRE                                         r  my_MouseCtl/x_pos_reg[10]/C
                         clock pessimism              0.571     9.180    
                         clock uncertainty           -0.074     9.106    
    SLICE_X8Y118         FDRE (Setup_fdre_C_D)        0.077     9.183    my_MouseCtl/x_pos_reg[10]
  -------------------------------------------------------------------
                         required time                          9.183    
                         arrival time                          -4.616    
  -------------------------------------------------------------------
                         slack                                  4.567    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 my_clk_generator/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_generator/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    my_clk_generator/clk100MHz_clk_generator
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  my_clk_generator/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    my_clk_generator/clk100MHz_clk_generator_en_clk
    SLICE_X35Y45         FDCE                                         r  my_clk_generator/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.894 r  my_clk_generator/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.838    my_clk_generator/seq_reg1[0]
    SLICE_X35Y45         FDCE                                         r  my_clk_generator/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    my_clk_generator/clk100MHz_clk_generator
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  my_clk_generator/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    my_clk_generator/clk100MHz_clk_generator_en_clk
    SLICE_X35Y45         FDCE                                         r  my_clk_generator/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y45         FDCE (Hold_fdce_C_D)         0.075    -0.960    my_clk_generator/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/ps2_data_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.665    -0.516    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X3Y122         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  my_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/Q
                         net (fo=2, routed)           0.067    -0.308    my_MouseCtl/Inst_Ps2Interface/ps2_data_clean
    SLICE_X3Y122         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.937    -0.752    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X3Y122         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_data_s_reg/C
                         clock pessimism              0.236    -0.516    
    SLICE_X3Y122         FDRE (Hold_fdre_C_D)         0.071    -0.445    my_MouseCtl/Inst_Ps2Interface/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.538%)  route 0.111ns (37.462%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.637    -0.544    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X15Y120        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  my_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[0]/Q
                         net (fo=9, routed)           0.111    -0.291    my_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg__0[0]
    SLICE_X14Y120        LUT6 (Prop_lut6_I2_O)        0.045    -0.246 r  my_MouseCtl/Inst_Ps2Interface/delay_20us_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    my_MouseCtl/Inst_Ps2Interface/plusOp__0[5]
    SLICE_X14Y120        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.909    -0.780    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X14Y120        FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]/C
                         clock pessimism              0.249    -0.531    
    SLICE_X14Y120        FDRE (Hold_fdre_C_D)         0.120    -0.411    my_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/frame_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.290%)  route 0.086ns (31.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.665    -0.516    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X4Y120         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/Q
                         net (fo=12, routed)          0.086    -0.289    my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg_n_0
    SLICE_X5Y120         LUT3 (Prop_lut3_I1_O)        0.045    -0.244 r  my_MouseCtl/Inst_Ps2Interface/frame[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    my_MouseCtl/Inst_Ps2Interface/frame[8]_i_1_n_0
    SLICE_X5Y120         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/frame_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.937    -0.752    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X5Y120         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/frame_reg[8]/C
                         clock pessimism              0.249    -0.503    
    SLICE_X5Y120         FDRE (Hold_fdre_C_D)         0.092    -0.411    my_MouseCtl/Inst_Ps2Interface/frame_reg[8]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/frame_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/rx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.329%)  route 0.119ns (45.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.665    -0.516    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X5Y120         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/frame_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  my_MouseCtl/Inst_Ps2Interface/frame_reg[6]/Q
                         net (fo=3, routed)           0.119    -0.256    my_MouseCtl/Inst_Ps2Interface/CONV_INTEGER[5]
    SLICE_X7Y119         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.938    -0.751    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X7Y119         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/rx_data_reg[5]/C
                         clock pessimism              0.250    -0.501    
    SLICE_X7Y119         FDRE (Hold_fdre_C_D)         0.071    -0.430    my_MouseCtl/Inst_Ps2Interface/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/frame_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/rx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.664    -0.517    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X7Y121         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/frame_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y121         FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  my_MouseCtl/Inst_Ps2Interface/frame_reg[1]/Q
                         net (fo=3, routed)           0.124    -0.252    my_MouseCtl/Inst_Ps2Interface/CONV_INTEGER[0]
    SLICE_X7Y120         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.937    -0.752    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X7Y120         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/rx_data_reg[0]/C
                         clock pessimism              0.250    -0.502    
    SLICE_X7Y120         FDRE (Hold_fdre_C_D)         0.066    -0.436    my_MouseCtl/Inst_Ps2Interface/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/frame_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/frame_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.212ns (69.461%)  route 0.093ns (30.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.664    -0.517    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X6Y121         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/frame_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.164    -0.353 r  my_MouseCtl/Inst_Ps2Interface/frame_reg[10]/Q
                         net (fo=2, routed)           0.093    -0.260    my_MouseCtl/Inst_Ps2Interface/frame_reg_n_0_[10]
    SLICE_X7Y121         LUT3 (Prop_lut3_I2_O)        0.048    -0.212 r  my_MouseCtl/Inst_Ps2Interface/frame[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.212    my_MouseCtl/Inst_Ps2Interface/frame[9]_i_2_n_0
    SLICE_X7Y121         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/frame_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.936    -0.753    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X7Y121         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/frame_reg[9]/C
                         clock pessimism              0.249    -0.504    
    SLICE_X7Y121         FDRE (Hold_fdre_C_D)         0.107    -0.397    my_MouseCtl/Inst_Ps2Interface/frame_reg[9]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 my_MouseCtl/y_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/ypos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.248%)  route 0.145ns (50.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.671    -0.510    my_MouseCtl/clk100MHz
    SLICE_X5Y112         FDRE                                         r  my_MouseCtl/y_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  my_MouseCtl/y_pos_reg[0]/Q
                         net (fo=5, routed)           0.145    -0.224    my_MouseCtl/y_pos[0]
    SLICE_X6Y113         FDRE                                         r  my_MouseCtl/ypos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.943    -0.746    my_MouseCtl/clk100MHz
    SLICE_X6Y113         FDRE                                         r  my_MouseCtl/ypos_reg[0]/C
                         clock pessimism              0.250    -0.496    
    SLICE_X6Y113         FDRE (Hold_fdre_C_D)         0.085    -0.411    my_MouseCtl/ypos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 my_clk_generator/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk_generator/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    my_clk_generator/clk100MHz_clk_generator
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  my_clk_generator/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    my_clk_generator/clk100MHz_clk_generator_en_clk
    SLICE_X35Y45         FDCE                                         r  my_clk_generator/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.128    -0.907 r  my_clk_generator/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.852    my_clk_generator/seq_reg1[6]
    SLICE_X35Y45         FDCE                                         r  my_clk_generator/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    my_clk_generator/clk100MHz_clk_generator
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  my_clk_generator/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    my_clk_generator/clk100MHz_clk_generator_en_clk
    SLICE_X35Y45         FDCE                                         r  my_clk_generator/seq_reg1_reg[7]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y45         FDCE (Hold_fdce_C_D)        -0.006    -1.041    my_clk_generator/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          1.041    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/data_inter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.665    -0.516    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X3Y122         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/data_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.128    -0.388 r  my_MouseCtl/Inst_Ps2Interface/data_inter_reg/Q
                         net (fo=2, routed)           0.068    -0.320    my_MouseCtl/Inst_Ps2Interface/data_inter
    SLICE_X3Y122         LUT4 (Prop_lut4_I0_O)        0.099    -0.221 r  my_MouseCtl/Inst_Ps2Interface/ps2_data_clean_i_1/O
                         net (fo=1, routed)           0.000    -0.221    my_MouseCtl/Inst_Ps2Interface/ps2_data_clean_i_1_n_0
    SLICE_X3Y122         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.937    -0.752    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X3Y122         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/C
                         clock pessimism              0.236    -0.516    
    SLICE_X3Y122         FDRE (Hold_fdre_C_D)         0.092    -0.424    my_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHz_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clk_generator/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    my_clk_generator/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y0      my_clk_generator/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y119    my_MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y120    my_MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y120    my_MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y120    my_MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y120    my_MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y121    my_MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y121    my_MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[9]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y121    my_MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y121    my_MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y121     my_MouseCtl/x_new_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y121     my_MouseCtl/x_overflow_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y121     my_MouseCtl/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y121     my_MouseCtl/FSM_sequential_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y121     my_MouseCtl/FSM_sequential_state_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y120    my_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y121    my_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y120    my_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y119    my_MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y120    my_MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y120    my_MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y120    my_MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y120    my_MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y121     my_MouseCtl/Inst_Ps2Interface/delay_100us_done_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y121    my_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y117    my_MouseCtl/x_pos_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y121    my_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y121    my_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk40MHz_clk_generator
  To Clock:  clk40MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        6.329ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.329ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/pixel_addr_reg_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        5.254ns  (logic 0.612ns (11.649%)  route 4.642ns (88.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 23.656 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 11.784 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         1.796    11.784    my_internal_reset/pclk
    SLICE_X0Y120         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.459    12.243 f  my_internal_reset/reset_out_reg/Q
                         net (fo=236, routed)         3.520    15.764    my_draw_background/reset_out_reg
    SLICE_X14Y107        LUT2 (Prop_lut2_I1_O)        0.153    15.917 r  my_draw_background/pixel_addr_reg_0_i_8/O
                         net (fo=2, routed)           1.121    17.038    my_draw_rect/ADDRARDADDR[4]
    RAMB36_X0Y20         RAMB36E1                                     r  my_draw_rect/pixel_addr_reg_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         1.651    23.656    my_draw_rect/pclk
    RAMB36_X0Y20         RAMB36E1                                     r  my_draw_rect/pixel_addr_reg_0/CLKARDCLK
                         clock pessimism              0.571    24.227    
                         clock uncertainty           -0.087    24.140    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.773    23.367    my_draw_rect/pixel_addr_reg_0
  -------------------------------------------------------------------
                         required time                         23.367    
                         arrival time                         -17.038    
  -------------------------------------------------------------------
                         slack                                  6.329    

Slack (MET) :             6.437ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/pixel_addr_reg_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        5.350ns  (logic 0.583ns (10.898%)  route 4.767ns (89.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 23.654 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 11.784 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         1.796    11.784    my_internal_reset/pclk
    SLICE_X0Y120         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.459    12.243 f  my_internal_reset/reset_out_reg/Q
                         net (fo=236, routed)         3.776    16.019    my_draw_background/reset_out_reg
    SLICE_X8Y102         LUT2 (Prop_lut2_I1_O)        0.124    16.143 r  my_draw_background/pixel_addr_reg_0_i_5/O
                         net (fo=2, routed)           0.991    17.134    my_draw_rect/ADDRARDADDR[7]
    RAMB18_X0Y42         RAMB18E1                                     r  my_draw_rect/pixel_addr_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         1.649    23.654    my_draw_rect/pclk
    RAMB18_X0Y42         RAMB18E1                                     r  my_draw_rect/pixel_addr_reg_1/CLKARDCLK
                         clock pessimism              0.571    24.225    
                         clock uncertainty           -0.087    24.138    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    23.572    my_draw_rect/pixel_addr_reg_1
  -------------------------------------------------------------------
                         required time                         23.572    
                         arrival time                         -17.134    
  -------------------------------------------------------------------
                         slack                                  6.437    

Slack (MET) :             6.478ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/pixel_addr_reg_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        5.312ns  (logic 0.583ns (10.976%)  route 4.729ns (89.024%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 23.656 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 11.784 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         1.796    11.784    my_internal_reset/pclk
    SLICE_X0Y120         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.459    12.243 f  my_internal_reset/reset_out_reg/Q
                         net (fo=236, routed)         3.546    15.790    my_draw_background/reset_out_reg
    SLICE_X14Y107        LUT2 (Prop_lut2_I1_O)        0.124    15.914 r  my_draw_background/pixel_addr_reg_0_i_7/O
                         net (fo=2, routed)           1.183    17.096    my_draw_rect/ADDRARDADDR[5]
    RAMB36_X0Y20         RAMB36E1                                     r  my_draw_rect/pixel_addr_reg_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         1.651    23.656    my_draw_rect/pclk
    RAMB36_X0Y20         RAMB36E1                                     r  my_draw_rect/pixel_addr_reg_0/CLKARDCLK
                         clock pessimism              0.571    24.227    
                         clock uncertainty           -0.087    24.140    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    23.574    my_draw_rect/pixel_addr_reg_0
  -------------------------------------------------------------------
                         required time                         23.574    
                         arrival time                         -17.096    
  -------------------------------------------------------------------
                         slack                                  6.478    

Slack (MET) :             6.479ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/pixel_addr_reg_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        5.311ns  (logic 0.583ns (10.978%)  route 4.728ns (89.022%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 23.656 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 11.784 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         1.796    11.784    my_internal_reset/pclk
    SLICE_X0Y120         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.459    12.243 f  my_internal_reset/reset_out_reg/Q
                         net (fo=236, routed)         3.564    15.808    my_draw_background/reset_out_reg
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    15.932 r  my_draw_background/pixel_addr_reg_0_i_6/O
                         net (fo=2, routed)           1.163    17.095    my_draw_rect/ADDRARDADDR[6]
    RAMB36_X0Y20         RAMB36E1                                     r  my_draw_rect/pixel_addr_reg_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         1.651    23.656    my_draw_rect/pclk
    RAMB36_X0Y20         RAMB36E1                                     r  my_draw_rect/pixel_addr_reg_0/CLKARDCLK
                         clock pessimism              0.571    24.227    
                         clock uncertainty           -0.087    24.140    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    23.574    my_draw_rect/pixel_addr_reg_0
  -------------------------------------------------------------------
                         required time                         23.574    
                         arrival time                         -17.095    
  -------------------------------------------------------------------
                         slack                                  6.479    

Slack (MET) :             6.480ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/pixel_addr_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        5.309ns  (logic 0.583ns (10.982%)  route 4.726ns (89.018%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 23.656 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 11.784 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         1.796    11.784    my_internal_reset/pclk
    SLICE_X0Y120         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.459    12.243 f  my_internal_reset/reset_out_reg/Q
                         net (fo=236, routed)         3.564    15.808    my_draw_background/reset_out_reg
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    15.932 r  my_draw_background/pixel_addr_reg_0_i_1/O
                         net (fo=2, routed)           1.161    17.093    my_draw_rect/ADDRARDADDR[11]
    RAMB36_X0Y20         RAMB36E1                                     r  my_draw_rect/pixel_addr_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         1.651    23.656    my_draw_rect/pclk
    RAMB36_X0Y20         RAMB36E1                                     r  my_draw_rect/pixel_addr_reg_0/CLKARDCLK
                         clock pessimism              0.571    24.227    
                         clock uncertainty           -0.087    24.140    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    23.574    my_draw_rect/pixel_addr_reg_0
  -------------------------------------------------------------------
                         required time                         23.574    
                         arrival time                         -17.093    
  -------------------------------------------------------------------
                         slack                                  6.480    

Slack (MET) :             6.536ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/pixel_addr_reg_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        5.253ns  (logic 0.583ns (11.098%)  route 4.670ns (88.902%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 23.656 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 11.784 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         1.796    11.784    my_internal_reset/pclk
    SLICE_X0Y120         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.459    12.243 f  my_internal_reset/reset_out_reg/Q
                         net (fo=236, routed)         3.504    15.747    my_draw_background/reset_out_reg
    SLICE_X13Y103        LUT2 (Prop_lut2_I1_O)        0.124    15.871 r  my_draw_background/pixel_addr_reg_0_i_11/O
                         net (fo=2, routed)           1.166    17.037    my_draw_rect/ADDRARDADDR[1]
    RAMB36_X0Y20         RAMB36E1                                     r  my_draw_rect/pixel_addr_reg_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         1.651    23.656    my_draw_rect/pclk
    RAMB36_X0Y20         RAMB36E1                                     r  my_draw_rect/pixel_addr_reg_0/CLKARDCLK
                         clock pessimism              0.571    24.227    
                         clock uncertainty           -0.087    24.140    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    23.574    my_draw_rect/pixel_addr_reg_0
  -------------------------------------------------------------------
                         required time                         23.574    
                         arrival time                         -17.037    
  -------------------------------------------------------------------
                         slack                                  6.536    

Slack (MET) :             6.600ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_background/vcount_out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        5.261ns  (logic 0.459ns (8.725%)  route 4.802ns (91.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 23.686 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 11.784 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         1.796    11.784    my_internal_reset/pclk
    SLICE_X0Y120         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.459    12.243 r  my_internal_reset/reset_out_reg/Q
                         net (fo=236, routed)         4.802    17.045    my_draw_background/reset_out_reg
    SLICE_X6Y107         FDRE                                         r  my_draw_background/vcount_out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         1.681    23.686    my_draw_background/pclk
    SLICE_X6Y107         FDRE                                         r  my_draw_background/vcount_out_reg[7]/C
                         clock pessimism              0.571    24.256    
                         clock uncertainty           -0.087    24.169    
    SLICE_X6Y107         FDRE (Setup_fdre_C_R)       -0.524    23.645    my_draw_background/vcount_out_reg[7]
  -------------------------------------------------------------------
                         required time                         23.645    
                         arrival time                         -17.045    
  -------------------------------------------------------------------
                         slack                                  6.600    

Slack (MET) :             6.617ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/pixel_addr_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        5.172ns  (logic 0.583ns (11.272%)  route 4.589ns (88.728%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 23.656 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 11.784 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         1.796    11.784    my_internal_reset/pclk
    SLICE_X0Y120         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.459    12.243 f  my_internal_reset/reset_out_reg/Q
                         net (fo=236, routed)         3.563    15.807    my_draw_background/reset_out_reg
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.124    15.931 r  my_draw_background/pixel_addr_reg_0_i_2/O
                         net (fo=2, routed)           1.026    16.956    my_draw_rect/ADDRARDADDR[10]
    RAMB36_X0Y20         RAMB36E1                                     r  my_draw_rect/pixel_addr_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         1.651    23.656    my_draw_rect/pclk
    RAMB36_X0Y20         RAMB36E1                                     r  my_draw_rect/pixel_addr_reg_0/CLKARDCLK
                         clock pessimism              0.571    24.227    
                         clock uncertainty           -0.087    24.140    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    23.574    my_draw_rect/pixel_addr_reg_0
  -------------------------------------------------------------------
                         required time                         23.574    
                         arrival time                         -16.956    
  -------------------------------------------------------------------
                         slack                                  6.617    

Slack (MET) :             6.666ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/pixel_addr_reg_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        4.914ns  (logic 0.612ns (12.454%)  route 4.302ns (87.546%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 23.654 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 11.784 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         1.796    11.784    my_internal_reset/pclk
    SLICE_X0Y120         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.459    12.243 f  my_internal_reset/reset_out_reg/Q
                         net (fo=236, routed)         3.520    15.764    my_draw_background/reset_out_reg
    SLICE_X14Y107        LUT2 (Prop_lut2_I1_O)        0.153    15.917 r  my_draw_background/pixel_addr_reg_0_i_8/O
                         net (fo=2, routed)           0.782    16.699    my_draw_rect/ADDRARDADDR[4]
    RAMB18_X0Y42         RAMB18E1                                     r  my_draw_rect/pixel_addr_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         1.649    23.654    my_draw_rect/pclk
    RAMB18_X0Y42         RAMB18E1                                     r  my_draw_rect/pixel_addr_reg_1/CLKARDCLK
                         clock pessimism              0.571    24.225    
                         clock uncertainty           -0.087    24.138    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.773    23.365    my_draw_rect/pixel_addr_reg_1
  -------------------------------------------------------------------
                         required time                         23.365    
                         arrival time                         -16.699    
  -------------------------------------------------------------------
                         slack                                  6.666    

Slack (MET) :             6.692ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/pixel_addr_reg_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40MHz_clk_generator rise@25.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        5.097ns  (logic 0.583ns (11.438%)  route 4.514ns (88.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 23.656 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 11.784 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         1.796    11.784    my_internal_reset/pclk
    SLICE_X0Y120         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.459    12.243 f  my_internal_reset/reset_out_reg/Q
                         net (fo=236, routed)         3.520    15.764    my_draw_background/reset_out_reg
    SLICE_X14Y107        LUT2 (Prop_lut2_I1_O)        0.124    15.888 r  my_draw_background/pixel_addr_reg_0_i_10/O
                         net (fo=2, routed)           0.994    16.882    my_draw_rect/ADDRARDADDR[2]
    RAMB36_X0Y20         RAMB36E1                                     r  my_draw_rect/pixel_addr_reg_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         1.651    23.656    my_draw_rect/pclk
    RAMB36_X0Y20         RAMB36E1                                     r  my_draw_rect/pixel_addr_reg_0/CLKARDCLK
                         clock pessimism              0.571    24.227    
                         clock uncertainty           -0.087    24.140    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    23.574    my_draw_rect/pixel_addr_reg_0
  -------------------------------------------------------------------
                         required time                         23.574    
                         arrival time                         -16.882    
  -------------------------------------------------------------------
                         slack                                  6.692    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 my_MouseDisplay/blue_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (48.010%)  route 0.178ns (51.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         0.676    -0.505    my_MouseDisplay/pclk
    SLICE_X2Y101         FDSE                                         r  my_MouseDisplay/blue_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDSE (Prop_fdse_C_Q)         0.164    -0.341 r  my_MouseDisplay/blue_out_reg[0]/Q
                         net (fo=1, routed)           0.178    -0.163    blue_out[0]
    SLICE_X2Y97          FDRE                                         r  b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         0.864    -0.825    pclk
    SLICE_X2Y97          FDRE                                         r  b_reg[0]/C
                         clock pessimism              0.503    -0.321    
    SLICE_X2Y97          FDRE (Hold_fdre_C_D)         0.059    -0.262    b_reg[0]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 my_clk_generator/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_clk_generator/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    my_clk_generator/clk40MHz_clk_generator
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  my_clk_generator/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    my_clk_generator/clk40MHz_clk_generator_en_clk
    SLICE_X35Y46         FDCE                                         r  my_clk_generator/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.894 r  my_clk_generator/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.838    my_clk_generator/seq_reg2[0]
    SLICE_X35Y46         FDCE                                         r  my_clk_generator/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    my_clk_generator/clk40MHz_clk_generator
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  my_clk_generator/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    my_clk_generator/clk40MHz_clk_generator_en_clk
    SLICE_X35Y46         FDCE                                         r  my_clk_generator/seq_reg2_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDCE (Hold_fdce_C_D)         0.075    -0.960    my_clk_generator/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 my_MouseDisplay/blue_out_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.105%)  route 0.229ns (61.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         0.675    -0.506    my_MouseDisplay/pclk
    SLICE_X4Y100         FDSE                                         r  my_MouseDisplay/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDSE (Prop_fdse_C_Q)         0.141    -0.365 r  my_MouseDisplay/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.229    -0.136    blue_out[2]
    SLICE_X2Y97          FDRE                                         r  b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         0.864    -0.825    pclk
    SLICE_X2Y97          FDRE                                         r  b_reg[2]/C
                         clock pessimism              0.503    -0.321    
    SLICE_X2Y97          FDRE (Hold_fdre_C_D)         0.063    -0.258    b_reg[2]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 my_draw_rect/my2_signal_synchronizer/rgb_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/rgb_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.189ns (67.475%)  route 0.091ns (32.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         0.675    -0.506    my_draw_rect/my2_signal_synchronizer/pclk
    SLICE_X7Y101         FDRE                                         r  my_draw_rect/my2_signal_synchronizer/rgb_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  my_draw_rect/my2_signal_synchronizer/rgb_out_reg[3]/Q
                         net (fo=1, routed)           0.091    -0.274    my_draw_rect/my2_signal_synchronizer/rgb_out_reg_n_0_[3]
    SLICE_X6Y101         LUT3 (Prop_lut3_I1_O)        0.048    -0.226 r  my_draw_rect/my2_signal_synchronizer/rgb_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.226    my_draw_rect/rgb_nxt[3]
    SLICE_X6Y101         FDRE                                         r  my_draw_rect/rgb_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         0.949    -0.740    my_draw_rect/pclk
    SLICE_X6Y101         FDRE                                         r  my_draw_rect/rgb_out_reg[3]/C
                         clock pessimism              0.247    -0.493    
    SLICE_X6Y101         FDRE (Hold_fdre_C_D)         0.131    -0.362    my_draw_rect/rgb_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 my_MouseDisplay/blue_out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.369%)  route 0.236ns (62.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         0.675    -0.506    my_MouseDisplay/pclk
    SLICE_X4Y100         FDSE                                         r  my_MouseDisplay/blue_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDSE (Prop_fdse_C_Q)         0.141    -0.365 r  my_MouseDisplay/blue_out_reg[1]/Q
                         net (fo=1, routed)           0.236    -0.129    blue_out[1]
    SLICE_X2Y97          FDRE                                         r  b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         0.864    -0.825    pclk
    SLICE_X2Y97          FDRE                                         r  b_reg[1]/C
                         clock pessimism              0.503    -0.321    
    SLICE_X2Y97          FDRE (Hold_fdre_C_D)         0.052    -0.269    b_reg[1]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 my_MouseDisplay/green_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            g_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.811%)  route 0.228ns (58.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         0.676    -0.505    my_MouseDisplay/pclk
    SLICE_X2Y101         FDSE                                         r  my_MouseDisplay/green_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDSE (Prop_fdse_C_Q)         0.164    -0.341 r  my_MouseDisplay/green_out_reg[0]/Q
                         net (fo=1, routed)           0.228    -0.113    green_out[0]
    SLICE_X2Y97          FDRE                                         r  g_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         0.864    -0.825    pclk
    SLICE_X2Y97          FDRE                                         r  g_reg[0]/C
                         clock pessimism              0.503    -0.321    
    SLICE_X2Y97          FDRE (Hold_fdre_C_D)         0.063    -0.258    g_reg[0]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 my_timing/vertical_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/my_signal_synchronizer/vsync_out_reg_srl2___my_draw_background_hsync_out_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.132%)  route 0.158ns (52.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         0.674    -0.507    my_timing/pclk
    SLICE_X7Y104         FDRE                                         r  my_timing/vertical_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  my_timing/vertical_sync_reg/Q
                         net (fo=1, routed)           0.158    -0.208    my_draw_rect/my_signal_synchronizer/vertical_sync
    SLICE_X2Y104         SRL16E                                       r  my_draw_rect/my_signal_synchronizer/vsync_out_reg_srl2___my_draw_background_hsync_out_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         0.950    -0.739    my_draw_rect/my_signal_synchronizer/pclk
    SLICE_X2Y104         SRL16E                                       r  my_draw_rect/my_signal_synchronizer/vsync_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
                         clock pessimism              0.270    -0.469    
    SLICE_X2Y104         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.354    my_draw_rect/my_signal_synchronizer/vsync_out_reg_srl2___my_draw_background_hsync_out_reg_r
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 my_MouseDisplay/green_out_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.189%)  route 0.119ns (45.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         0.675    -0.506    my_MouseDisplay/pclk
    SLICE_X4Y100         FDSE                                         r  my_MouseDisplay/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDSE (Prop_fdse_C_Q)         0.141    -0.365 r  my_MouseDisplay/green_out_reg[3]/Q
                         net (fo=1, routed)           0.119    -0.246    green_out[3]
    SLICE_X3Y100         FDRE                                         r  g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         0.951    -0.738    pclk
    SLICE_X3Y100         FDRE                                         r  g_reg[3]/C
                         clock pessimism              0.270    -0.468    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.072    -0.396    g_reg[3]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 my_draw_rect/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vsync_out_M_reg/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.800%)  route 0.103ns (42.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         0.675    -0.506    my_draw_rect/pclk
    SLICE_X3Y103         FDRE                                         r  my_draw_rect/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  my_draw_rect/vsync_out_reg/Q
                         net (fo=1, routed)           0.103    -0.262    my_draw_rect_n_2
    SLICE_X0Y102         FDRE                                         r  vsync_out_M_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         0.951    -0.738    pclk
    SLICE_X0Y102         FDRE                                         r  vsync_out_M_reg/C
                         clock pessimism              0.249    -0.489    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.072    -0.417    vsync_out_M_reg
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 my_draw_background/rgb_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_draw_rect/my_signal_synchronizer/rgb_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk40MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         0.674    -0.507    my_draw_background/pclk
    SLICE_X7Y103         FDRE                                         r  my_draw_background/rgb_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  my_draw_background/rgb_out_reg[11]/Q
                         net (fo=1, routed)           0.099    -0.267    my_draw_rect/my_signal_synchronizer/rgb_out_reg[11]_1[7]
    SLICE_X5Y102         FDRE                                         r  my_draw_rect/my_signal_synchronizer/rgb_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         0.949    -0.740    my_draw_rect/my_signal_synchronizer/pclk
    SLICE_X5Y102         FDRE                                         r  my_draw_rect/my_signal_synchronizer/rgb_out_reg[11]/C
                         clock pessimism              0.250    -0.490    
    SLICE_X5Y102         FDRE (Hold_fdre_C_D)         0.066    -0.424    my_draw_rect/my_signal_synchronizer/rgb_out_reg[11]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk40MHz_clk_generator
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { my_clk_generator/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB18_X0Y42     my_draw_rect/pixel_addr_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y20     my_draw_rect/pixel_addr_reg_0/CLKARDCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    my_clk_generator/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         25.000      22.845     BUFHCE_X0Y1      my_clk_generator/clkout2_buf_en/I
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y93     pclk_oddr/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X2Y97      b_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X2Y97      b_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X2Y97      b_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X3Y100     b_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y104     my_draw_rect/my_signal_synchronizer/hsync_out_reg_srl3___my_draw_rect_my_signal_synchronizer_hsync_out_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X6Y103     my_draw_rect/my_signal_synchronizer/vblnk_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y104     my_draw_rect/my_signal_synchronizer/vsync_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X6Y103     my_draw_rect/my_signal_synchronizer/hblnk_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y104     my_draw_rect/my_signal_synchronizer/hsync_out_reg_srl3___my_draw_rect_my_signal_synchronizer_hsync_out_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X6Y103     my_draw_rect/my_signal_synchronizer/vblnk_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y104     my_draw_rect/my_signal_synchronizer/vsync_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X6Y103     my_draw_rect/my_signal_synchronizer/hblnk_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X13Y108    my_draw_background/hcount_out_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X15Y107    my_draw_background/hcount_out_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y104     my_draw_rect/my_signal_synchronizer/hsync_out_reg_srl3___my_draw_rect_my_signal_synchronizer_hsync_out_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X6Y103     my_draw_rect/my_signal_synchronizer/vblnk_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y104     my_draw_rect/my_signal_synchronizer/vsync_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X6Y103     my_draw_rect/my_signal_synchronizer/hblnk_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y104     my_draw_rect/my_signal_synchronizer/hsync_out_reg_srl3___my_draw_rect_my_signal_synchronizer_hsync_out_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X6Y103     my_draw_rect/my_signal_synchronizer/vblnk_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y104     my_draw_rect/my_signal_synchronizer/vsync_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X6Y103     my_draw_rect/my_signal_synchronizer/hblnk_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y97      b_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y97      b_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_generator
  To Clock:  clkfbout_clk_generator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clk_generator/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    my_clk_generator/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  my_clk_generator/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk40MHz_clk_generator
  To Clock:  clk100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        0.351ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.297ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/err_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.302ns  (logic 0.583ns (44.776%)  route 0.719ns (55.224%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 36.784 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         1.796    36.784    my_internal_reset/pclk
    SLICE_X0Y120         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.459    37.243 f  my_internal_reset/reset_out_reg/Q
                         net (fo=236, routed)         0.370    37.613    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X3Y120         LUT2 (Prop_lut2_I1_O)        0.124    37.737 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=4, routed)           0.349    38.087    my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1_n_0
    SLICE_X4Y120         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/err_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.671    38.676    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X4Y120         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/err_reg/C
                         clock pessimism              0.398    39.074    
                         clock uncertainty           -0.207    38.867    
    SLICE_X4Y120         FDRE (Setup_fdre_C_R)       -0.429    38.438    my_MouseCtl/Inst_Ps2Interface/err_reg
  -------------------------------------------------------------------
                         required time                         38.438    
                         arrival time                         -38.087    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.302ns  (logic 0.583ns (44.776%)  route 0.719ns (55.224%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 36.784 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         1.796    36.784    my_internal_reset/pclk
    SLICE_X0Y120         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.459    37.243 f  my_internal_reset/reset_out_reg/Q
                         net (fo=236, routed)         0.370    37.613    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X3Y120         LUT2 (Prop_lut2_I1_O)        0.124    37.737 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=4, routed)           0.349    38.087    my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1_n_0
    SLICE_X4Y120         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.671    38.676    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X4Y120         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/C
                         clock pessimism              0.398    39.074    
                         clock uncertainty           -0.207    38.867    
    SLICE_X4Y120         FDRE (Setup_fdre_C_R)       -0.429    38.438    my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg
  -------------------------------------------------------------------
                         required time                         38.438    
                         arrival time                         -38.087    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.302ns  (logic 0.583ns (44.776%)  route 0.719ns (55.224%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 36.784 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         1.796    36.784    my_internal_reset/pclk
    SLICE_X0Y120         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.459    37.243 f  my_internal_reset/reset_out_reg/Q
                         net (fo=236, routed)         0.370    37.613    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X3Y120         LUT2 (Prop_lut2_I1_O)        0.124    37.737 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=4, routed)           0.349    38.087    my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1_n_0
    SLICE_X4Y120         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.671    38.676    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X4Y120         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/C
                         clock pessimism              0.398    39.074    
                         clock uncertainty           -0.207    38.867    
    SLICE_X4Y120         FDRE (Setup_fdre_C_R)       -0.429    38.438    my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg
  -------------------------------------------------------------------
                         required time                         38.438    
                         arrival time                         -38.087    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/read_data_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.302ns  (logic 0.583ns (44.776%)  route 0.719ns (55.224%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 36.784 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         1.796    36.784    my_internal_reset/pclk
    SLICE_X0Y120         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.459    37.243 f  my_internal_reset/reset_out_reg/Q
                         net (fo=236, routed)         0.370    37.613    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X3Y120         LUT2 (Prop_lut2_I1_O)        0.124    37.737 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=4, routed)           0.349    38.087    my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1_n_0
    SLICE_X4Y120         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/read_data_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.671    38.676    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X4Y120         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/read_data_reg/C
                         clock pessimism              0.398    39.074    
                         clock uncertainty           -0.207    38.867    
    SLICE_X4Y120         FDRE (Setup_fdre_C_R)       -0.429    38.438    my_MouseCtl/Inst_Ps2Interface/read_data_reg
  -------------------------------------------------------------------
                         required time                         38.438    
                         arrival time                         -38.087    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/err_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.450ns  (logic 0.583ns (40.214%)  route 0.867ns (59.785%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 36.784 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         1.796    36.784    my_internal_reset/pclk
    SLICE_X0Y120         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.459    37.243 f  my_internal_reset/reset_out_reg/Q
                         net (fo=236, routed)         0.526    37.769    my_internal_reset/horizontal_counter_reg[11]
    SLICE_X5Y121         LUT1 (Prop_lut1_I0_O)        0.124    37.893 r  my_internal_reset/rgb_out[11]_i_1__0/O
                         net (fo=12, routed)          0.341    38.234    my_MouseCtl/Inst_Ps2Interface/reset_out_reg
    SLICE_X4Y120         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/err_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.671    38.676    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X4Y120         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/err_reg/C
                         clock pessimism              0.398    39.074    
                         clock uncertainty           -0.207    38.867    
    SLICE_X4Y120         FDRE (Setup_fdre_C_CE)      -0.205    38.662    my_MouseCtl/Inst_Ps2Interface/err_reg
  -------------------------------------------------------------------
                         required time                         38.662    
                         arrival time                         -38.234    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.450ns  (logic 0.583ns (40.214%)  route 0.867ns (59.785%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 36.784 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         1.796    36.784    my_internal_reset/pclk
    SLICE_X0Y120         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.459    37.243 f  my_internal_reset/reset_out_reg/Q
                         net (fo=236, routed)         0.526    37.769    my_internal_reset/horizontal_counter_reg[11]
    SLICE_X5Y121         LUT1 (Prop_lut1_I0_O)        0.124    37.893 r  my_internal_reset/rgb_out[11]_i_1__0/O
                         net (fo=12, routed)          0.341    38.234    my_MouseCtl/Inst_Ps2Interface/reset_out_reg
    SLICE_X4Y120         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.671    38.676    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X4Y120         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/C
                         clock pessimism              0.398    39.074    
                         clock uncertainty           -0.207    38.867    
    SLICE_X4Y120         FDRE (Setup_fdre_C_CE)      -0.205    38.662    my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg
  -------------------------------------------------------------------
                         required time                         38.662    
                         arrival time                         -38.234    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.450ns  (logic 0.583ns (40.214%)  route 0.867ns (59.785%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 36.784 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         1.796    36.784    my_internal_reset/pclk
    SLICE_X0Y120         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.459    37.243 f  my_internal_reset/reset_out_reg/Q
                         net (fo=236, routed)         0.526    37.769    my_internal_reset/horizontal_counter_reg[11]
    SLICE_X5Y121         LUT1 (Prop_lut1_I0_O)        0.124    37.893 r  my_internal_reset/rgb_out[11]_i_1__0/O
                         net (fo=12, routed)          0.341    38.234    my_MouseCtl/Inst_Ps2Interface/reset_out_reg
    SLICE_X4Y120         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.671    38.676    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X4Y120         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/C
                         clock pessimism              0.398    39.074    
                         clock uncertainty           -0.207    38.867    
    SLICE_X4Y120         FDRE (Setup_fdre_C_CE)      -0.205    38.662    my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg
  -------------------------------------------------------------------
                         required time                         38.662    
                         arrival time                         -38.234    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/read_data_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.450ns  (logic 0.583ns (40.214%)  route 0.867ns (59.785%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 36.784 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         1.796    36.784    my_internal_reset/pclk
    SLICE_X0Y120         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.459    37.243 f  my_internal_reset/reset_out_reg/Q
                         net (fo=236, routed)         0.526    37.769    my_internal_reset/horizontal_counter_reg[11]
    SLICE_X5Y121         LUT1 (Prop_lut1_I0_O)        0.124    37.893 r  my_internal_reset/rgb_out[11]_i_1__0/O
                         net (fo=12, routed)          0.341    38.234    my_MouseCtl/Inst_Ps2Interface/reset_out_reg
    SLICE_X4Y120         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/read_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.671    38.676    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X4Y120         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/read_data_reg/C
                         clock pessimism              0.398    39.074    
                         clock uncertainty           -0.207    38.867    
    SLICE_X4Y120         FDRE (Setup_fdre_C_CE)      -0.205    38.662    my_MouseCtl/Inst_Ps2Interface/read_data_reg
  -------------------------------------------------------------------
                         required time                         38.662    
                         arrival time                         -38.234    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/tx_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.425ns  (logic 0.583ns (40.918%)  route 0.842ns (59.082%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 36.784 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         1.796    36.784    my_internal_reset/pclk
    SLICE_X0Y120         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.459    37.243 f  my_internal_reset/reset_out_reg/Q
                         net (fo=236, routed)         0.495    37.739    my_MouseCtl/Q
    SLICE_X3Y119         LUT2 (Prop_lut2_I1_O)        0.124    37.863 r  my_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.347    38.209    my_MouseCtl/tx_data[7]_i_1_n_0
    SLICE_X4Y119         FDRE                                         r  my_MouseCtl/tx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.671    38.676    my_MouseCtl/clk100MHz
    SLICE_X4Y119         FDRE                                         r  my_MouseCtl/tx_data_reg[3]/C
                         clock pessimism              0.398    39.074    
                         clock uncertainty           -0.207    38.867    
    SLICE_X4Y119         FDRE (Setup_fdre_C_CE)      -0.205    38.662    my_MouseCtl/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         38.662    
                         arrival time                         -38.209    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/tx_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.425ns  (logic 0.583ns (40.918%)  route 0.842ns (59.082%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 36.784 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         1.796    36.784    my_internal_reset/pclk
    SLICE_X0Y120         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.459    37.243 f  my_internal_reset/reset_out_reg/Q
                         net (fo=236, routed)         0.495    37.739    my_MouseCtl/Q
    SLICE_X3Y119         LUT2 (Prop_lut2_I1_O)        0.124    37.863 r  my_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.347    38.209    my_MouseCtl/tx_data[7]_i_1_n_0
    SLICE_X4Y119         FDRE                                         r  my_MouseCtl/tx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.671    38.676    my_MouseCtl/clk100MHz
    SLICE_X4Y119         FDRE                                         r  my_MouseCtl/tx_data_reg[5]/C
                         clock pessimism              0.398    39.074    
                         clock uncertainty           -0.207    38.867    
    SLICE_X4Y119         FDRE (Setup_fdre_C_CE)      -0.205    38.662    my_MouseCtl/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         38.662    
                         arrival time                         -38.209    
  -------------------------------------------------------------------
                         slack                                  0.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.297ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.414ns  (logic 0.191ns (46.159%)  route 0.223ns (53.841%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 9.249 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.515ns = ( 11.985 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         0.666    11.985    my_internal_reset/pclk
    SLICE_X0Y120         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.146    12.131 r  my_internal_reset/reset_out_reg/Q
                         net (fo=236, routed)         0.223    12.354    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X3Y121         LUT5 (Prop_lut5_I3_O)        0.045    12.399 r  my_MouseCtl/Inst_Ps2Interface/ps2_data_h_i_1/O
                         net (fo=1, routed)           0.000    12.399    my_MouseCtl/Inst_Ps2Interface/ps2_data_h_i_1_n_0
    SLICE_X3Y121         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.938     9.249    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X3Y121         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg/C
                         clock pessimism              0.555     9.804    
                         clock uncertainty            0.207    10.011    
    SLICE_X3Y121         FDRE (Hold_fdre_C_D)         0.091    10.102    my_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg
  -------------------------------------------------------------------
                         required time                        -10.102    
                         arrival time                          12.399    
  -------------------------------------------------------------------
                         slack                                  2.297    

Slack (MET) :             2.297ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/write_data_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.415ns  (logic 0.191ns (46.048%)  route 0.224ns (53.952%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 9.249 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.515ns = ( 11.985 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         0.666    11.985    my_internal_reset/pclk
    SLICE_X0Y120         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.146    12.131 r  my_internal_reset/reset_out_reg/Q
                         net (fo=236, routed)         0.224    12.355    my_MouseCtl/Q
    SLICE_X3Y121         LUT3 (Prop_lut3_I1_O)        0.045    12.400 r  my_MouseCtl/write_data_i_1/O
                         net (fo=1, routed)           0.000    12.400    my_MouseCtl/write_data_i_1_n_0
    SLICE_X3Y121         FDRE                                         r  my_MouseCtl/write_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.938     9.249    my_MouseCtl/clk100MHz
    SLICE_X3Y121         FDRE                                         r  my_MouseCtl/write_data_reg/C
                         clock pessimism              0.555     9.804    
                         clock uncertainty            0.207    10.011    
    SLICE_X3Y121         FDRE (Hold_fdre_C_D)         0.092    10.103    my_MouseCtl/write_data_reg
  -------------------------------------------------------------------
                         required time                        -10.103    
                         arrival time                          12.400    
  -------------------------------------------------------------------
                         slack                                  2.297    

Slack (MET) :             2.330ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.446ns  (logic 0.191ns (42.844%)  route 0.255ns (57.156%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.515ns = ( 11.985 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         0.666    11.985    my_internal_reset/pclk
    SLICE_X0Y120         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.146    12.131 r  my_internal_reset/reset_out_reg/Q
                         net (fo=236, routed)         0.255    12.386    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X3Y122         LUT6 (Prop_lut6_I4_O)        0.045    12.431 r  my_MouseCtl/Inst_Ps2Interface/ps2_clk_h_i_1/O
                         net (fo=1, routed)           0.000    12.431    my_MouseCtl/Inst_Ps2Interface/ps2_clk_h_i_1_n_0
    SLICE_X3Y122         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.937     9.248    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X3Y122         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg/C
                         clock pessimism              0.555     9.803    
                         clock uncertainty            0.207    10.010    
    SLICE_X3Y122         FDRE (Hold_fdre_C_D)         0.091    10.101    my_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg
  -------------------------------------------------------------------
                         required time                        -10.101    
                         arrival time                          12.431    
  -------------------------------------------------------------------
                         slack                                  2.330    

Slack (MET) :             2.489ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/err_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.496ns  (logic 0.191ns (38.505%)  route 0.305ns (61.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.515ns = ( 11.985 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         0.666    11.985    my_internal_reset/pclk
    SLICE_X0Y120         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.146    12.131 f  my_internal_reset/reset_out_reg/Q
                         net (fo=236, routed)         0.181    12.312    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X3Y120         LUT2 (Prop_lut2_I1_O)        0.045    12.357 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=4, routed)           0.124    12.481    my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1_n_0
    SLICE_X4Y120         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/err_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.937     9.248    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X4Y120         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/err_reg/C
                         clock pessimism              0.555     9.803    
                         clock uncertainty            0.207    10.010    
    SLICE_X4Y120         FDRE (Hold_fdre_C_R)        -0.018     9.992    my_MouseCtl/Inst_Ps2Interface/err_reg
  -------------------------------------------------------------------
                         required time                         -9.992    
                         arrival time                          12.481    
  -------------------------------------------------------------------
                         slack                                  2.489    

Slack (MET) :             2.489ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.496ns  (logic 0.191ns (38.505%)  route 0.305ns (61.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.515ns = ( 11.985 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         0.666    11.985    my_internal_reset/pclk
    SLICE_X0Y120         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.146    12.131 f  my_internal_reset/reset_out_reg/Q
                         net (fo=236, routed)         0.181    12.312    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X3Y120         LUT2 (Prop_lut2_I1_O)        0.045    12.357 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=4, routed)           0.124    12.481    my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1_n_0
    SLICE_X4Y120         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.937     9.248    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X4Y120         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg/C
                         clock pessimism              0.555     9.803    
                         clock uncertainty            0.207    10.010    
    SLICE_X4Y120         FDRE (Hold_fdre_C_R)        -0.018     9.992    my_MouseCtl/Inst_Ps2Interface/load_rx_data_reg
  -------------------------------------------------------------------
                         required time                         -9.992    
                         arrival time                          12.481    
  -------------------------------------------------------------------
                         slack                                  2.489    

Slack (MET) :             2.489ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.496ns  (logic 0.191ns (38.505%)  route 0.305ns (61.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.515ns = ( 11.985 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         0.666    11.985    my_internal_reset/pclk
    SLICE_X0Y120         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.146    12.131 f  my_internal_reset/reset_out_reg/Q
                         net (fo=236, routed)         0.181    12.312    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X3Y120         LUT2 (Prop_lut2_I1_O)        0.045    12.357 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=4, routed)           0.124    12.481    my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1_n_0
    SLICE_X4Y120         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.937     9.248    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X4Y120         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg/C
                         clock pessimism              0.555     9.803    
                         clock uncertainty            0.207    10.010    
    SLICE_X4Y120         FDRE (Hold_fdre_C_R)        -0.018     9.992    my_MouseCtl/Inst_Ps2Interface/load_tx_data_reg
  -------------------------------------------------------------------
                         required time                         -9.992    
                         arrival time                          12.481    
  -------------------------------------------------------------------
                         slack                                  2.489    

Slack (MET) :             2.489ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/read_data_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.496ns  (logic 0.191ns (38.505%)  route 0.305ns (61.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.515ns = ( 11.985 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         0.666    11.985    my_internal_reset/pclk
    SLICE_X0Y120         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.146    12.131 f  my_internal_reset/reset_out_reg/Q
                         net (fo=236, routed)         0.181    12.312    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X3Y120         LUT2 (Prop_lut2_I1_O)        0.045    12.357 r  my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=4, routed)           0.124    12.481    my_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1_n_0
    SLICE_X4Y120         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/read_data_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.937     9.248    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X4Y120         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/read_data_reg/C
                         clock pessimism              0.555     9.803    
                         clock uncertainty            0.207    10.010    
    SLICE_X4Y120         FDRE (Hold_fdre_C_R)        -0.018     9.992    my_MouseCtl/Inst_Ps2Interface/read_data_reg
  -------------------------------------------------------------------
                         required time                         -9.992    
                         arrival time                          12.481    
  -------------------------------------------------------------------
                         slack                                  2.489    

Slack (MET) :             2.536ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/tx_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.524ns  (logic 0.191ns (36.458%)  route 0.333ns (63.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns = ( 9.250 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.515ns = ( 11.985 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         0.666    11.985    my_internal_reset/pclk
    SLICE_X0Y120         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.146    12.131 f  my_internal_reset/reset_out_reg/Q
                         net (fo=236, routed)         0.211    12.342    my_MouseCtl/Q
    SLICE_X3Y119         LUT2 (Prop_lut2_I1_O)        0.045    12.387 r  my_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.122    12.509    my_MouseCtl/tx_data[7]_i_1_n_0
    SLICE_X3Y120         FDRE                                         r  my_MouseCtl/tx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.939     9.250    my_MouseCtl/clk100MHz
    SLICE_X3Y120         FDRE                                         r  my_MouseCtl/tx_data_reg[0]/C
                         clock pessimism              0.555     9.805    
                         clock uncertainty            0.207    10.012    
    SLICE_X3Y120         FDRE (Hold_fdre_C_CE)       -0.039     9.973    my_MouseCtl/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.973    
                         arrival time                          12.509    
  -------------------------------------------------------------------
                         slack                                  2.536    

Slack (MET) :             2.536ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/tx_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.524ns  (logic 0.191ns (36.458%)  route 0.333ns (63.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns = ( 9.250 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.515ns = ( 11.985 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         0.666    11.985    my_internal_reset/pclk
    SLICE_X0Y120         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.146    12.131 f  my_internal_reset/reset_out_reg/Q
                         net (fo=236, routed)         0.211    12.342    my_MouseCtl/Q
    SLICE_X3Y119         LUT2 (Prop_lut2_I1_O)        0.045    12.387 r  my_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.122    12.509    my_MouseCtl/tx_data[7]_i_1_n_0
    SLICE_X3Y120         FDRE                                         r  my_MouseCtl/tx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.939     9.250    my_MouseCtl/clk100MHz
    SLICE_X3Y120         FDRE                                         r  my_MouseCtl/tx_data_reg[1]/C
                         clock pessimism              0.555     9.805    
                         clock uncertainty            0.207    10.012    
    SLICE_X3Y120         FDRE (Hold_fdre_C_CE)       -0.039     9.973    my_MouseCtl/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.973    
                         arrival time                          12.509    
  -------------------------------------------------------------------
                         slack                                  2.536    

Slack (MET) :             2.536ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/tx_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.524ns  (logic 0.191ns (36.458%)  route 0.333ns (63.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns = ( 9.250 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.515ns = ( 11.985 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         0.666    11.985    my_internal_reset/pclk
    SLICE_X0Y120         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.146    12.131 f  my_internal_reset/reset_out_reg/Q
                         net (fo=236, routed)         0.211    12.342    my_MouseCtl/Q
    SLICE_X3Y119         LUT2 (Prop_lut2_I1_O)        0.045    12.387 r  my_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.122    12.509    my_MouseCtl/tx_data[7]_i_1_n_0
    SLICE_X3Y120         FDRE                                         r  my_MouseCtl/tx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.939     9.250    my_MouseCtl/clk100MHz
    SLICE_X3Y120         FDRE                                         r  my_MouseCtl/tx_data_reg[2]/C
                         clock pessimism              0.555     9.805    
                         clock uncertainty            0.207    10.012    
    SLICE_X3Y120         FDRE (Hold_fdre_C_CE)       -0.039     9.973    my_MouseCtl/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -9.973    
                         arrival time                          12.509    
  -------------------------------------------------------------------
                         slack                                  2.536    





---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clk_generator
  To Clock:  clk40MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        1.950ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.950ns  (required time - arrival time)
  Source:                 my_MouseCtl/ypos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.530ns  (logic 0.518ns (20.476%)  route 2.012ns (79.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 23.683 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.708ns = ( 19.292 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.804    19.292    my_MouseCtl/clk100MHz
    SLICE_X6Y112         FDRE                                         r  my_MouseCtl/ypos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE (Prop_fdre_C_Q)         0.518    19.810 r  my_MouseCtl/ypos_reg[6]/Q
                         net (fo=1, routed)           2.012    21.822    my_position_memory/D[6]
    SLICE_X7Y112         FDRE                                         r  my_position_memory/ypos_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         1.678    23.683    my_position_memory/pclk
    SLICE_X7Y112         FDRE                                         r  my_position_memory/ypos_out_reg[6]/C
                         clock pessimism              0.398    24.081    
                         clock uncertainty           -0.207    23.874    
    SLICE_X7Y112         FDRE (Setup_fdre_C_D)       -0.101    23.773    my_position_memory/ypos_out_reg[6]
  -------------------------------------------------------------------
                         required time                         23.773    
                         arrival time                         -21.822    
  -------------------------------------------------------------------
                         slack                                  1.950    

Slack (MET) :             2.135ns  (required time - arrival time)
  Source:                 my_MouseCtl/xpos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.231ns  (logic 0.478ns (21.428%)  route 1.753ns (78.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 23.612 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.781ns = ( 19.219 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.731    19.219    my_MouseCtl/clk100MHz
    SLICE_X12Y117        FDRE                                         r  my_MouseCtl/xpos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y117        FDRE (Prop_fdre_C_Q)         0.478    19.697 r  my_MouseCtl/xpos_reg[9]/Q
                         net (fo=1, routed)           1.753    21.450    my_position_memory/xpos_reg[11][9]
    SLICE_X13Y117        FDRE                                         r  my_position_memory/xpos_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         1.607    23.612    my_position_memory/pclk
    SLICE_X13Y117        FDRE                                         r  my_position_memory/xpos_out_reg[9]/C
                         clock pessimism              0.398    24.010    
                         clock uncertainty           -0.207    23.803    
    SLICE_X13Y117        FDRE (Setup_fdre_C_D)       -0.218    23.585    my_position_memory/xpos_out_reg[9]
  -------------------------------------------------------------------
                         required time                         23.585    
                         arrival time                         -21.450    
  -------------------------------------------------------------------
                         slack                                  2.135    

Slack (MET) :             2.164ns  (required time - arrival time)
  Source:                 my_MouseCtl/ypos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.315ns  (logic 0.518ns (22.376%)  route 1.797ns (77.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 23.682 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.709ns = ( 19.291 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.803    19.291    my_MouseCtl/clk100MHz
    SLICE_X6Y113         FDRE                                         r  my_MouseCtl/ypos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.518    19.809 r  my_MouseCtl/ypos_reg[9]/Q
                         net (fo=1, routed)           1.797    21.606    my_position_memory/D[9]
    SLICE_X7Y113         FDRE                                         r  my_position_memory/ypos_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         1.677    23.682    my_position_memory/pclk
    SLICE_X7Y113         FDRE                                         r  my_position_memory/ypos_out_reg[9]/C
                         clock pessimism              0.398    24.080    
                         clock uncertainty           -0.207    23.873    
    SLICE_X7Y113         FDRE (Setup_fdre_C_D)       -0.102    23.771    my_position_memory/ypos_out_reg[9]
  -------------------------------------------------------------------
                         required time                         23.771    
                         arrival time                         -21.606    
  -------------------------------------------------------------------
                         slack                                  2.164    

Slack (MET) :             2.187ns  (required time - arrival time)
  Source:                 my_MouseCtl/xpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.368ns  (logic 0.518ns (21.875%)  route 1.850ns (78.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 23.615 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( 19.222 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.734    19.222    my_MouseCtl/clk100MHz
    SLICE_X10Y115        FDRE                                         r  my_MouseCtl/xpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.518    19.740 r  my_MouseCtl/xpos_reg[3]/Q
                         net (fo=1, routed)           1.850    21.590    my_position_memory/xpos_reg[11][3]
    SLICE_X10Y114        FDRE                                         r  my_position_memory/xpos_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         1.610    23.615    my_position_memory/pclk
    SLICE_X10Y114        FDRE                                         r  my_position_memory/xpos_out_reg[3]/C
                         clock pessimism              0.398    24.013    
                         clock uncertainty           -0.207    23.806    
    SLICE_X10Y114        FDRE (Setup_fdre_C_D)       -0.028    23.778    my_position_memory/xpos_out_reg[3]
  -------------------------------------------------------------------
                         required time                         23.778    
                         arrival time                         -21.590    
  -------------------------------------------------------------------
                         slack                                  2.187    

Slack (MET) :             2.254ns  (required time - arrival time)
  Source:                 my_MouseCtl/xpos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.248ns  (logic 0.518ns (23.045%)  route 1.730ns (76.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 23.612 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.781ns = ( 19.219 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.731    19.219    my_MouseCtl/clk100MHz
    SLICE_X12Y117        FDRE                                         r  my_MouseCtl/xpos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y117        FDRE (Prop_fdre_C_Q)         0.518    19.737 r  my_MouseCtl/xpos_reg[11]/Q
                         net (fo=1, routed)           1.730    21.467    my_position_memory/xpos_reg[11][11]
    SLICE_X13Y117        FDRE                                         r  my_position_memory/xpos_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         1.607    23.612    my_position_memory/pclk
    SLICE_X13Y117        FDRE                                         r  my_position_memory/xpos_out_reg[11]/C
                         clock pessimism              0.398    24.010    
                         clock uncertainty           -0.207    23.803    
    SLICE_X13Y117        FDRE (Setup_fdre_C_D)       -0.081    23.722    my_position_memory/xpos_out_reg[11]
  -------------------------------------------------------------------
                         required time                         23.722    
                         arrival time                         -21.467    
  -------------------------------------------------------------------
                         slack                                  2.254    

Slack (MET) :             2.264ns  (required time - arrival time)
  Source:                 my_MouseCtl/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.213ns  (logic 0.518ns (23.403%)  route 1.695ns (76.597%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 23.615 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.777ns = ( 19.223 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.735    19.223    my_MouseCtl/clk100MHz
    SLICE_X12Y114        FDRE                                         r  my_MouseCtl/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y114        FDRE (Prop_fdre_C_Q)         0.518    19.741 r  my_MouseCtl/xpos_reg[6]/Q
                         net (fo=1, routed)           1.695    21.437    my_position_memory/xpos_reg[11][6]
    SLICE_X13Y114        FDRE                                         r  my_position_memory/xpos_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         1.610    23.615    my_position_memory/pclk
    SLICE_X13Y114        FDRE                                         r  my_position_memory/xpos_out_reg[6]/C
                         clock pessimism              0.398    24.013    
                         clock uncertainty           -0.207    23.806    
    SLICE_X13Y114        FDRE (Setup_fdre_C_D)       -0.105    23.701    my_position_memory/xpos_out_reg[6]
  -------------------------------------------------------------------
                         required time                         23.701    
                         arrival time                         -21.437    
  -------------------------------------------------------------------
                         slack                                  2.264    

Slack (MET) :             2.306ns  (required time - arrival time)
  Source:                 my_MouseCtl/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.232ns  (logic 0.518ns (23.210%)  route 1.714ns (76.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 23.615 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( 19.222 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.734    19.222    my_MouseCtl/clk100MHz
    SLICE_X10Y115        FDRE                                         r  my_MouseCtl/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.518    19.740 r  my_MouseCtl/xpos_reg[1]/Q
                         net (fo=1, routed)           1.714    21.454    my_position_memory/xpos_reg[11][1]
    SLICE_X10Y114        FDRE                                         r  my_position_memory/xpos_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         1.610    23.615    my_position_memory/pclk
    SLICE_X10Y114        FDRE                                         r  my_position_memory/xpos_out_reg[1]/C
                         clock pessimism              0.398    24.013    
                         clock uncertainty           -0.207    23.806    
    SLICE_X10Y114        FDRE (Setup_fdre_C_D)       -0.045    23.761    my_position_memory/xpos_out_reg[1]
  -------------------------------------------------------------------
                         required time                         23.761    
                         arrival time                         -21.454    
  -------------------------------------------------------------------
                         slack                                  2.306    

Slack (MET) :             2.309ns  (required time - arrival time)
  Source:                 my_MouseCtl/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.246ns  (logic 0.518ns (23.064%)  route 1.728ns (76.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 23.615 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( 19.222 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.734    19.222    my_MouseCtl/clk100MHz
    SLICE_X10Y115        FDRE                                         r  my_MouseCtl/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.518    19.740 r  my_MouseCtl/xpos_reg[2]/Q
                         net (fo=1, routed)           1.728    21.468    my_position_memory/xpos_reg[11][2]
    SLICE_X10Y114        FDRE                                         r  my_position_memory/xpos_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         1.610    23.615    my_position_memory/pclk
    SLICE_X10Y114        FDRE                                         r  my_position_memory/xpos_out_reg[2]/C
                         clock pessimism              0.398    24.013    
                         clock uncertainty           -0.207    23.806    
    SLICE_X10Y114        FDRE (Setup_fdre_C_D)       -0.028    23.778    my_position_memory/xpos_out_reg[2]
  -------------------------------------------------------------------
                         required time                         23.778    
                         arrival time                         -21.468    
  -------------------------------------------------------------------
                         slack                                  2.309    

Slack (MET) :             2.322ns  (required time - arrival time)
  Source:                 my_MouseCtl/ypos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.155ns  (logic 0.518ns (24.042%)  route 1.637ns (75.958%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 23.682 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.709ns = ( 19.291 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.803    19.291    my_MouseCtl/clk100MHz
    SLICE_X6Y113         FDRE                                         r  my_MouseCtl/ypos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.518    19.809 r  my_MouseCtl/ypos_reg[0]/Q
                         net (fo=1, routed)           1.637    21.446    my_position_memory/D[0]
    SLICE_X7Y113         FDRE                                         r  my_position_memory/ypos_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         1.677    23.682    my_position_memory/pclk
    SLICE_X7Y113         FDRE                                         r  my_position_memory/ypos_out_reg[0]/C
                         clock pessimism              0.398    24.080    
                         clock uncertainty           -0.207    23.873    
    SLICE_X7Y113         FDRE (Setup_fdre_C_D)       -0.105    23.768    my_position_memory/ypos_out_reg[0]
  -------------------------------------------------------------------
                         required time                         23.768    
                         arrival time                         -21.446    
  -------------------------------------------------------------------
                         slack                                  2.322    

Slack (MET) :             2.322ns  (required time - arrival time)
  Source:                 my_MouseCtl/ypos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_generator rise@25.000ns - clk100MHz_clk_generator rise@20.000ns)
  Data Path Delay:        2.155ns  (logic 0.518ns (24.042%)  route 1.637ns (75.958%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 23.683 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.708ns = ( 19.292 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.804    19.292    my_MouseCtl/clk100MHz
    SLICE_X6Y112         FDRE                                         r  my_MouseCtl/ypos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE (Prop_fdre_C_Q)         0.518    19.810 r  my_MouseCtl/ypos_reg[3]/Q
                         net (fo=1, routed)           1.637    21.447    my_position_memory/D[3]
    SLICE_X7Y112         FDRE                                         r  my_position_memory/ypos_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         1.678    23.683    my_position_memory/pclk
    SLICE_X7Y112         FDRE                                         r  my_position_memory/ypos_out_reg[3]/C
                         clock pessimism              0.398    24.081    
                         clock uncertainty           -0.207    23.874    
    SLICE_X7Y112         FDRE (Setup_fdre_C_D)       -0.105    23.769    my_position_memory/ypos_out_reg[3]
  -------------------------------------------------------------------
                         required time                         23.769    
                         arrival time                         -21.447    
  -------------------------------------------------------------------
                         slack                                  2.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.164ns (22.352%)  route 0.570ns (77.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.642    -0.539    my_MouseCtl/clk100MHz
    SLICE_X12Y115        FDRE                                         r  my_MouseCtl/xpos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y115        FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  my_MouseCtl/xpos_reg[5]/Q
                         net (fo=1, routed)           0.570     0.195    my_position_memory/xpos_reg[11][5]
    SLICE_X13Y115        FDRE                                         r  my_position_memory/xpos_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         0.914    -0.775    my_position_memory/pclk
    SLICE_X13Y115        FDRE                                         r  my_position_memory/xpos_out_reg[5]/C
                         clock pessimism              0.555    -0.220    
                         clock uncertainty            0.207    -0.013    
    SLICE_X13Y115        FDRE (Hold_fdre_C_D)         0.061     0.048    my_position_memory/xpos_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.195    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.164ns (22.102%)  route 0.578ns (77.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.642    -0.539    my_MouseCtl/clk100MHz
    SLICE_X12Y115        FDRE                                         r  my_MouseCtl/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y115        FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  my_MouseCtl/xpos_reg[4]/Q
                         net (fo=1, routed)           0.578     0.203    my_position_memory/xpos_reg[11][4]
    SLICE_X13Y115        FDRE                                         r  my_position_memory/xpos_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         0.914    -0.775    my_position_memory/pclk
    SLICE_X13Y115        FDRE                                         r  my_position_memory/xpos_out_reg[4]/C
                         clock pessimism              0.555    -0.220    
                         clock uncertainty            0.207    -0.013    
    SLICE_X13Y115        FDRE (Hold_fdre_C_D)         0.059     0.046    my_position_memory/xpos_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.203    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.164ns (21.387%)  route 0.603ns (78.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.640    -0.541    my_MouseCtl/clk100MHz
    SLICE_X12Y117        FDRE                                         r  my_MouseCtl/xpos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y117        FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  my_MouseCtl/xpos_reg[8]/Q
                         net (fo=1, routed)           0.603     0.226    my_position_memory/xpos_reg[11][8]
    SLICE_X13Y117        FDRE                                         r  my_position_memory/xpos_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         0.912    -0.777    my_position_memory/pclk
    SLICE_X13Y117        FDRE                                         r  my_position_memory/xpos_out_reg[8]/C
                         clock pessimism              0.555    -0.222    
                         clock uncertainty            0.207    -0.015    
    SLICE_X13Y117        FDRE (Hold_fdre_C_D)         0.072     0.057    my_position_memory/xpos_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 my_MouseCtl/ypos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.164ns (21.479%)  route 0.600ns (78.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.671    -0.510    my_MouseCtl/clk100MHz
    SLICE_X6Y112         FDRE                                         r  my_MouseCtl/ypos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  my_MouseCtl/ypos_reg[3]/Q
                         net (fo=1, routed)           0.600     0.254    my_position_memory/D[3]
    SLICE_X7Y112         FDRE                                         r  my_position_memory/ypos_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         0.944    -0.745    my_position_memory/pclk
    SLICE_X7Y112         FDRE                                         r  my_position_memory/ypos_out_reg[3]/C
                         clock pessimism              0.555    -0.190    
                         clock uncertainty            0.207     0.017    
    SLICE_X7Y112         FDRE (Hold_fdre_C_D)         0.061     0.078    my_position_memory/ypos_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 my_MouseCtl/ypos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.164ns (21.479%)  route 0.600ns (78.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.670    -0.511    my_MouseCtl/clk100MHz
    SLICE_X6Y113         FDRE                                         r  my_MouseCtl/ypos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.164    -0.347 r  my_MouseCtl/ypos_reg[0]/Q
                         net (fo=1, routed)           0.600     0.253    my_position_memory/D[0]
    SLICE_X7Y113         FDRE                                         r  my_position_memory/ypos_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         0.943    -0.746    my_position_memory/pclk
    SLICE_X7Y113         FDRE                                         r  my_position_memory/ypos_out_reg[0]/C
                         clock pessimism              0.555    -0.191    
                         clock uncertainty            0.207     0.016    
    SLICE_X7Y113         FDRE (Hold_fdre_C_D)         0.061     0.077    my_position_memory/ypos_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.164ns (21.805%)  route 0.588ns (78.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.640    -0.541    my_MouseCtl/clk100MHz
    SLICE_X12Y117        FDRE                                         r  my_MouseCtl/xpos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y117        FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  my_MouseCtl/xpos_reg[10]/Q
                         net (fo=1, routed)           0.588     0.211    my_position_memory/xpos_reg[11][10]
    SLICE_X13Y117        FDRE                                         r  my_position_memory/xpos_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         0.912    -0.777    my_position_memory/pclk
    SLICE_X13Y117        FDRE                                         r  my_position_memory/xpos_out_reg[10]/C
                         clock pessimism              0.555    -0.222    
                         clock uncertainty            0.207    -0.015    
    SLICE_X13Y117        FDRE (Hold_fdre_C_D)         0.046     0.031    my_position_memory/xpos_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.164ns (20.515%)  route 0.635ns (79.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.642    -0.539    my_MouseCtl/clk100MHz
    SLICE_X12Y114        FDRE                                         r  my_MouseCtl/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  my_MouseCtl/xpos_reg[6]/Q
                         net (fo=1, routed)           0.635     0.261    my_position_memory/xpos_reg[11][6]
    SLICE_X13Y114        FDRE                                         r  my_position_memory/xpos_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         0.915    -0.774    my_position_memory/pclk
    SLICE_X13Y114        FDRE                                         r  my_position_memory/xpos_out_reg[6]/C
                         clock pessimism              0.555    -0.219    
                         clock uncertainty            0.207    -0.012    
    SLICE_X13Y114        FDRE (Hold_fdre_C_D)         0.059     0.047    my_position_memory/xpos_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 my_MouseCtl/ypos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.164ns (20.352%)  route 0.642ns (79.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.670    -0.511    my_MouseCtl/clk100MHz
    SLICE_X6Y113         FDRE                                         r  my_MouseCtl/ypos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.164    -0.347 r  my_MouseCtl/ypos_reg[7]/Q
                         net (fo=1, routed)           0.642     0.295    my_position_memory/D[7]
    SLICE_X7Y113         FDRE                                         r  my_position_memory/ypos_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         0.943    -0.746    my_position_memory/pclk
    SLICE_X7Y113         FDRE                                         r  my_position_memory/ypos_out_reg[7]/C
                         clock pessimism              0.555    -0.191    
                         clock uncertainty            0.207     0.016    
    SLICE_X7Y113         FDRE (Hold_fdre_C_D)         0.059     0.075    my_position_memory/ypos_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.295    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/xpos_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.164ns (20.319%)  route 0.643ns (79.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.642    -0.539    my_MouseCtl/clk100MHz
    SLICE_X10Y115        FDRE                                         r  my_MouseCtl/xpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  my_MouseCtl/xpos_reg[0]/Q
                         net (fo=1, routed)           0.643     0.268    my_position_memory/xpos_reg[11][0]
    SLICE_X10Y114        FDRE                                         r  my_position_memory/xpos_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         0.916    -0.773    my_position_memory/pclk
    SLICE_X10Y114        FDRE                                         r  my_position_memory/xpos_out_reg[0]/C
                         clock pessimism              0.555    -0.218    
                         clock uncertainty            0.207    -0.011    
    SLICE_X10Y114        FDRE (Hold_fdre_C_D)         0.059     0.048    my_position_memory/xpos_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 my_MouseCtl/ypos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_position_memory/ypos_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_generator rise@0.000ns - clk100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.164ns (19.926%)  route 0.659ns (80.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.670    -0.511    my_MouseCtl/clk100MHz
    SLICE_X6Y113         FDRE                                         r  my_MouseCtl/ypos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.164    -0.347 r  my_MouseCtl/ypos_reg[1]/Q
                         net (fo=1, routed)           0.659     0.312    my_position_memory/D[1]
    SLICE_X7Y113         FDRE                                         r  my_position_memory/ypos_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         0.943    -0.746    my_position_memory/pclk
    SLICE_X7Y113         FDRE                                         r  my_position_memory/ypos_out_reg[1]/C
                         clock pessimism              0.555    -0.191    
                         clock uncertainty            0.207     0.016    
    SLICE_X7Y113         FDRE (Hold_fdre_C_D)         0.059     0.075    my_position_memory/ypos_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.237    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk40MHz_clk_generator
  To Clock:  clk100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        0.474ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.432ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.474ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.201ns  (logic 0.459ns (38.230%)  route 0.742ns (61.770%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 38.673 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 36.784 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         1.796    36.784    my_internal_reset/pclk
    SLICE_X0Y120         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.459    37.243 f  my_internal_reset/reset_out_reg/Q
                         net (fo=236, routed)         0.742    37.985    my_MouseCtl/Q
    SLICE_X3Y123         FDCE                                         f  my_MouseCtl/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.668    38.673    my_MouseCtl/clk100MHz
    SLICE_X3Y123         FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398    39.071    
                         clock uncertainty           -0.207    38.864    
    SLICE_X3Y123         FDCE (Recov_fdce_C_CLR)     -0.405    38.459    my_MouseCtl/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         38.459    
                         arrival time                         -37.985    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.474ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.201ns  (logic 0.459ns (38.230%)  route 0.742ns (61.770%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 38.673 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 36.784 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         1.796    36.784    my_internal_reset/pclk
    SLICE_X0Y120         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.459    37.243 f  my_internal_reset/reset_out_reg/Q
                         net (fo=236, routed)         0.742    37.985    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X3Y123         FDCE                                         f  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.668    38.673    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X3Y123         FDCE                                         r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    39.071    
                         clock uncertainty           -0.207    38.864    
    SLICE_X3Y123         FDCE (Recov_fdce_C_CLR)     -0.405    38.459    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         38.459    
                         arrival time                         -37.985    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.474ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.201ns  (logic 0.459ns (38.230%)  route 0.742ns (61.770%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 38.673 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 36.784 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         1.796    36.784    my_internal_reset/pclk
    SLICE_X0Y120         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.459    37.243 f  my_internal_reset/reset_out_reg/Q
                         net (fo=236, routed)         0.742    37.985    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X3Y123         FDCE                                         f  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.668    38.673    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X3Y123         FDCE                                         r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    39.071    
                         clock uncertainty           -0.207    38.864    
    SLICE_X3Y123         FDCE (Recov_fdce_C_CLR)     -0.405    38.459    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         38.459    
                         arrival time                         -37.985    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.487ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.190ns  (logic 0.459ns (38.582%)  route 0.731ns (61.418%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 38.675 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 36.784 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         1.796    36.784    my_internal_reset/pclk
    SLICE_X0Y120         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.459    37.243 f  my_internal_reset/reset_out_reg/Q
                         net (fo=236, routed)         0.731    37.974    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X4Y121         FDCE                                         f  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.670    38.675    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X4Y121         FDCE                                         r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398    39.073    
                         clock uncertainty           -0.207    38.866    
    SLICE_X4Y121         FDCE (Recov_fdce_C_CLR)     -0.405    38.461    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         38.461    
                         arrival time                         -37.974    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.190ns  (logic 0.459ns (38.582%)  route 0.731ns (61.418%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 38.675 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 36.784 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         1.796    36.784    my_internal_reset/pclk
    SLICE_X0Y120         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.459    37.243 f  my_internal_reset/reset_out_reg/Q
                         net (fo=236, routed)         0.731    37.974    my_MouseCtl/Inst_Ps2Interface/Q
    SLICE_X4Y121         FDCE                                         f  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.670    38.675    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X4Y121         FDCE                                         r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[4]/C
                         clock pessimism              0.398    39.073    
                         clock uncertainty           -0.207    38.866    
    SLICE_X4Y121         FDCE (Recov_fdce_C_CLR)     -0.405    38.461    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[4]
  -------------------------------------------------------------------
                         required time                         38.461    
                         arrival time                         -37.974    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.533ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/reset_periodic_check_cnt_reg/PRE
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.190ns  (logic 0.459ns (38.582%)  route 0.731ns (61.418%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 38.675 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 36.784 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         1.796    36.784    my_internal_reset/pclk
    SLICE_X0Y120         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.459    37.243 f  my_internal_reset/reset_out_reg/Q
                         net (fo=236, routed)         0.731    37.974    my_MouseCtl/Q
    SLICE_X4Y121         FDPE                                         f  my_MouseCtl/reset_periodic_check_cnt_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.670    38.675    my_MouseCtl/clk100MHz
    SLICE_X4Y121         FDPE                                         r  my_MouseCtl/reset_periodic_check_cnt_reg/C
                         clock pessimism              0.398    39.073    
                         clock uncertainty           -0.207    38.866    
    SLICE_X4Y121         FDPE (Recov_fdpe_C_PRE)     -0.359    38.507    my_MouseCtl/reset_periodic_check_cnt_reg
  -------------------------------------------------------------------
                         required time                         38.507    
                         arrival time                         -37.974    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/reset_timeout_cnt_reg/PRE
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.183ns  (logic 0.459ns (38.793%)  route 0.724ns (61.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 38.673 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 36.784 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         1.796    36.784    my_internal_reset/pclk
    SLICE_X0Y120         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.459    37.243 f  my_internal_reset/reset_out_reg/Q
                         net (fo=236, routed)         0.724    37.968    my_MouseCtl/Q
    SLICE_X1Y123         FDPE                                         f  my_MouseCtl/reset_timeout_cnt_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.668    38.673    my_MouseCtl/clk100MHz
    SLICE_X1Y123         FDPE                                         r  my_MouseCtl/reset_timeout_cnt_reg/C
                         clock pessimism              0.398    39.071    
                         clock uncertainty           -0.207    38.864    
    SLICE_X1Y123         FDPE (Recov_fdpe_C_PRE)     -0.359    38.505    my_MouseCtl/reset_timeout_cnt_reg
  -------------------------------------------------------------------
                         required time                         38.505    
                         arrival time                         -37.968    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/x_inc_reg[0]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.220ns  (logic 0.459ns (37.620%)  route 0.761ns (62.380%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 38.678 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 36.784 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         1.796    36.784    my_internal_reset/pclk
    SLICE_X0Y120         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.459    37.243 f  my_internal_reset/reset_out_reg/Q
                         net (fo=236, routed)         0.761    38.005    my_MouseCtl/Q
    SLICE_X2Y118         FDCE                                         f  my_MouseCtl/x_inc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.673    38.678    my_MouseCtl/clk100MHz
    SLICE_X2Y118         FDCE                                         r  my_MouseCtl/x_inc_reg[0]/C
                         clock pessimism              0.398    39.076    
                         clock uncertainty           -0.207    38.869    
    SLICE_X2Y118         FDCE (Recov_fdce_C_CLR)     -0.319    38.550    my_MouseCtl/x_inc_reg[0]
  -------------------------------------------------------------------
                         required time                         38.550    
                         arrival time                         -38.005    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/y_inc_reg[4]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.201ns  (logic 0.459ns (38.230%)  route 0.742ns (61.770%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 38.673 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 36.784 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         1.796    36.784    my_internal_reset/pclk
    SLICE_X0Y120         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.459    37.243 f  my_internal_reset/reset_out_reg/Q
                         net (fo=236, routed)         0.742    37.985    my_MouseCtl/Q
    SLICE_X2Y123         FDCE                                         f  my_MouseCtl/y_inc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.668    38.673    my_MouseCtl/clk100MHz
    SLICE_X2Y123         FDCE                                         r  my_MouseCtl/y_inc_reg[4]/C
                         clock pessimism              0.398    39.071    
                         clock uncertainty           -0.207    38.864    
    SLICE_X2Y123         FDCE (Recov_fdce_C_CLR)     -0.319    38.545    my_MouseCtl/y_inc_reg[4]
  -------------------------------------------------------------------
                         required time                         38.545    
                         arrival time                         -37.985    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/y_inc_reg[7]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100MHz_clk_generator rise@40.000ns - clk40MHz_clk_generator fall@37.500ns)
  Data Path Delay:        1.201ns  (logic 0.459ns (38.230%)  route 0.742ns (61.770%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 38.673 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 36.784 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     37.500    37.500 f  
    W5                                                0.000    37.500 f  clk (IN)
                         net (fo=0)                   0.000    37.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    38.958 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.191    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    33.231 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    34.892    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    34.988 f  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         1.796    36.784    my_internal_reset/pclk
    SLICE_X0Y120         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.459    37.243 f  my_internal_reset/reset_out_reg/Q
                         net (fo=236, routed)         0.742    37.985    my_MouseCtl/Q
    SLICE_X2Y123         FDCE                                         f  my_MouseCtl/y_inc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.914    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         1.668    38.673    my_MouseCtl/clk100MHz
    SLICE_X2Y123         FDCE                                         r  my_MouseCtl/y_inc_reg[7]/C
                         clock pessimism              0.398    39.071    
                         clock uncertainty           -0.207    38.864    
    SLICE_X2Y123         FDCE (Recov_fdce_C_CLR)     -0.319    38.545    my_MouseCtl/y_inc_reg[7]
  -------------------------------------------------------------------
                         required time                         38.545    
                         arrival time                         -37.985    
  -------------------------------------------------------------------
                         slack                                  0.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.432ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/x_overflow_reg/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.391ns  (logic 0.146ns (37.325%)  route 0.245ns (62.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 9.249 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.515ns = ( 11.985 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         0.666    11.985    my_internal_reset/pclk
    SLICE_X0Y120         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.146    12.131 f  my_internal_reset/reset_out_reg/Q
                         net (fo=236, routed)         0.245    12.376    my_MouseCtl/Q
    SLICE_X2Y121         FDCE                                         f  my_MouseCtl/x_overflow_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.938     9.249    my_MouseCtl/clk100MHz
    SLICE_X2Y121         FDCE                                         r  my_MouseCtl/x_overflow_reg/C
                         clock pessimism              0.555     9.804    
                         clock uncertainty            0.207    10.011    
    SLICE_X2Y121         FDCE (Remov_fdce_C_CLR)     -0.067     9.944    my_MouseCtl/x_overflow_reg
  -------------------------------------------------------------------
                         required time                         -9.944    
                         arrival time                          12.376    
  -------------------------------------------------------------------
                         slack                                  2.432    

Slack (MET) :             2.432ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/x_sign_reg/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.391ns  (logic 0.146ns (37.325%)  route 0.245ns (62.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 9.249 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.515ns = ( 11.985 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         0.666    11.985    my_internal_reset/pclk
    SLICE_X0Y120         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.146    12.131 f  my_internal_reset/reset_out_reg/Q
                         net (fo=236, routed)         0.245    12.376    my_MouseCtl/Q
    SLICE_X2Y121         FDCE                                         f  my_MouseCtl/x_sign_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.938     9.249    my_MouseCtl/clk100MHz
    SLICE_X2Y121         FDCE                                         r  my_MouseCtl/x_sign_reg/C
                         clock pessimism              0.555     9.804    
                         clock uncertainty            0.207    10.011    
    SLICE_X2Y121         FDCE (Remov_fdce_C_CLR)     -0.067     9.944    my_MouseCtl/x_sign_reg
  -------------------------------------------------------------------
                         required time                         -9.944    
                         arrival time                          12.376    
  -------------------------------------------------------------------
                         slack                                  2.432    

Slack (MET) :             2.432ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/y_overflow_reg/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.391ns  (logic 0.146ns (37.325%)  route 0.245ns (62.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 9.249 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.515ns = ( 11.985 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         0.666    11.985    my_internal_reset/pclk
    SLICE_X0Y120         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.146    12.131 f  my_internal_reset/reset_out_reg/Q
                         net (fo=236, routed)         0.245    12.376    my_MouseCtl/Q
    SLICE_X2Y121         FDCE                                         f  my_MouseCtl/y_overflow_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.938     9.249    my_MouseCtl/clk100MHz
    SLICE_X2Y121         FDCE                                         r  my_MouseCtl/y_overflow_reg/C
                         clock pessimism              0.555     9.804    
                         clock uncertainty            0.207    10.011    
    SLICE_X2Y121         FDCE (Remov_fdce_C_CLR)     -0.067     9.944    my_MouseCtl/y_overflow_reg
  -------------------------------------------------------------------
                         required time                         -9.944    
                         arrival time                          12.376    
  -------------------------------------------------------------------
                         slack                                  2.432    

Slack (MET) :             2.432ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/y_sign_reg/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.391ns  (logic 0.146ns (37.325%)  route 0.245ns (62.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 9.249 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.515ns = ( 11.985 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         0.666    11.985    my_internal_reset/pclk
    SLICE_X0Y120         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.146    12.131 f  my_internal_reset/reset_out_reg/Q
                         net (fo=236, routed)         0.245    12.376    my_MouseCtl/Q
    SLICE_X2Y121         FDCE                                         f  my_MouseCtl/y_sign_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.938     9.249    my_MouseCtl/clk100MHz
    SLICE_X2Y121         FDCE                                         r  my_MouseCtl/y_sign_reg/C
                         clock pessimism              0.555     9.804    
                         clock uncertainty            0.207    10.011    
    SLICE_X2Y121         FDCE (Remov_fdce_C_CLR)     -0.067     9.944    my_MouseCtl/y_sign_reg
  -------------------------------------------------------------------
                         required time                         -9.944    
                         arrival time                          12.376    
  -------------------------------------------------------------------
                         slack                                  2.432    

Slack (MET) :             2.443ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/x_inc_reg[2]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.404ns  (logic 0.146ns (36.145%)  route 0.258ns (63.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns = ( 9.251 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.515ns = ( 11.985 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         0.666    11.985    my_internal_reset/pclk
    SLICE_X0Y120         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.146    12.131 f  my_internal_reset/reset_out_reg/Q
                         net (fo=236, routed)         0.258    12.389    my_MouseCtl/Q
    SLICE_X2Y119         FDCE                                         f  my_MouseCtl/x_inc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.940     9.251    my_MouseCtl/clk100MHz
    SLICE_X2Y119         FDCE                                         r  my_MouseCtl/x_inc_reg[2]/C
                         clock pessimism              0.555     9.806    
                         clock uncertainty            0.207    10.013    
    SLICE_X2Y119         FDCE (Remov_fdce_C_CLR)     -0.067     9.946    my_MouseCtl/x_inc_reg[2]
  -------------------------------------------------------------------
                         required time                         -9.946    
                         arrival time                          12.389    
  -------------------------------------------------------------------
                         slack                                  2.443    

Slack (MET) :             2.443ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/x_inc_reg[3]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.404ns  (logic 0.146ns (36.145%)  route 0.258ns (63.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns = ( 9.251 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.515ns = ( 11.985 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         0.666    11.985    my_internal_reset/pclk
    SLICE_X0Y120         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.146    12.131 f  my_internal_reset/reset_out_reg/Q
                         net (fo=236, routed)         0.258    12.389    my_MouseCtl/Q
    SLICE_X2Y119         FDCE                                         f  my_MouseCtl/x_inc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.940     9.251    my_MouseCtl/clk100MHz
    SLICE_X2Y119         FDCE                                         r  my_MouseCtl/x_inc_reg[3]/C
                         clock pessimism              0.555     9.806    
                         clock uncertainty            0.207    10.013    
    SLICE_X2Y119         FDCE (Remov_fdce_C_CLR)     -0.067     9.946    my_MouseCtl/x_inc_reg[3]
  -------------------------------------------------------------------
                         required time                         -9.946    
                         arrival time                          12.389    
  -------------------------------------------------------------------
                         slack                                  2.443    

Slack (MET) :             2.443ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/x_inc_reg[5]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.404ns  (logic 0.146ns (36.145%)  route 0.258ns (63.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns = ( 9.251 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.515ns = ( 11.985 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         0.666    11.985    my_internal_reset/pclk
    SLICE_X0Y120         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.146    12.131 f  my_internal_reset/reset_out_reg/Q
                         net (fo=236, routed)         0.258    12.389    my_MouseCtl/Q
    SLICE_X2Y119         FDCE                                         f  my_MouseCtl/x_inc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.940     9.251    my_MouseCtl/clk100MHz
    SLICE_X2Y119         FDCE                                         r  my_MouseCtl/x_inc_reg[5]/C
                         clock pessimism              0.555     9.806    
                         clock uncertainty            0.207    10.013    
    SLICE_X2Y119         FDCE (Remov_fdce_C_CLR)     -0.067     9.946    my_MouseCtl/x_inc_reg[5]
  -------------------------------------------------------------------
                         required time                         -9.946    
                         arrival time                          12.389    
  -------------------------------------------------------------------
                         slack                                  2.443    

Slack (MET) :             2.443ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/x_inc_reg[6]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.404ns  (logic 0.146ns (36.145%)  route 0.258ns (63.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns = ( 9.251 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.515ns = ( 11.985 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         0.666    11.985    my_internal_reset/pclk
    SLICE_X0Y120         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.146    12.131 f  my_internal_reset/reset_out_reg/Q
                         net (fo=236, routed)         0.258    12.389    my_MouseCtl/Q
    SLICE_X2Y119         FDCE                                         f  my_MouseCtl/x_inc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.940     9.251    my_MouseCtl/clk100MHz
    SLICE_X2Y119         FDCE                                         r  my_MouseCtl/x_inc_reg[6]/C
                         clock pessimism              0.555     9.806    
                         clock uncertainty            0.207    10.013    
    SLICE_X2Y119         FDCE (Remov_fdce_C_CLR)     -0.067     9.946    my_MouseCtl/x_inc_reg[6]
  -------------------------------------------------------------------
                         required time                         -9.946    
                         arrival time                          12.389    
  -------------------------------------------------------------------
                         slack                                  2.443    

Slack (MET) :             2.468ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/x_inc_reg[1]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.404ns  (logic 0.146ns (36.145%)  route 0.258ns (63.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns = ( 9.251 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.515ns = ( 11.985 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         0.666    11.985    my_internal_reset/pclk
    SLICE_X0Y120         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.146    12.131 f  my_internal_reset/reset_out_reg/Q
                         net (fo=236, routed)         0.258    12.389    my_MouseCtl/Q
    SLICE_X3Y119         FDCE                                         f  my_MouseCtl/x_inc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.940     9.251    my_MouseCtl/clk100MHz
    SLICE_X3Y119         FDCE                                         r  my_MouseCtl/x_inc_reg[1]/C
                         clock pessimism              0.555     9.806    
                         clock uncertainty            0.207    10.013    
    SLICE_X3Y119         FDCE (Remov_fdce_C_CLR)     -0.092     9.921    my_MouseCtl/x_inc_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.921    
                         arrival time                          12.389    
  -------------------------------------------------------------------
                         slack                                  2.468    

Slack (MET) :             2.468ns  (arrival time - required time)
  Source:                 my_internal_reset/reset_out_reg/C
                            (falling edge-triggered cell FDPE clocked by clk40MHz_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_MouseCtl/x_inc_reg[4]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100MHz_clk_generator rise@10.000ns - clk40MHz_clk_generator fall@12.500ns)
  Data Path Delay:        0.404ns  (logic 0.146ns (36.145%)  route 0.258ns (63.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns = ( 9.251 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.515ns = ( 11.985 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_generator fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    12.726 f  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.167    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    10.807 f  my_clk_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    11.293    my_clk_generator/clk40MHz_clk_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.319 f  my_clk_generator/clkout2_buf/O
                         net (fo=233, routed)         0.666    11.985    my_internal_reset/pclk
    SLICE_X0Y120         FDPE                                         r  my_internal_reset/reset_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.146    12.131 f  my_internal_reset/reset_out_reg/Q
                         net (fo=236, routed)         0.258    12.389    my_MouseCtl/Q
    SLICE_X3Y119         FDCE                                         f  my_MouseCtl/x_inc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_generator/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  my_clk_generator/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    my_clk_generator/clk_clk_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     7.752 r  my_clk_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     8.282    my_clk_generator/clk100MHz_clk_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     8.311 r  my_clk_generator/clkout1_buf/O
                         net (fo=221, routed)         0.940     9.251    my_MouseCtl/clk100MHz
    SLICE_X3Y119         FDCE                                         r  my_MouseCtl/x_inc_reg[4]/C
                         clock pessimism              0.555     9.806    
                         clock uncertainty            0.207    10.013    
    SLICE_X3Y119         FDCE (Remov_fdce_C_CLR)     -0.092     9.921    my_MouseCtl/x_inc_reg[4]
  -------------------------------------------------------------------
                         required time                         -9.921    
                         arrival time                          12.389    
  -------------------------------------------------------------------
                         slack                                  2.468    





