verilog work "clk_for_d0.v"
verilog work "one_bit_cntr.v"
verilog work "one_bit_cntr_test.v"
verilog work "C:/Xilinx/13.4/ISE_DS/ISE//verilog/src/glbl.v"
