<h1 align="center">Hi 👋, I'm Joey Negm</h1>
<h3 align="center">Network Infrastructure Test Software Developer - CPM @ Nokia</h3>

- 🔭 Developing and automating validation for **Central Processing Modules (Secure Boot, Digital Signatures, OS, and Firmware)** on high-capacity service routers.  
- 🎓 I’m studying **Electrical Engineering at the University of British Columbia (UBC)**
- 🌱 Learning more about **Universal Verification Methodology (UVM)** to better understand hardware validation.  
- 🏍️ Part of **UBC Thunderbikes**, building electric motorcycles
- 🤸‍♂️ Outside of school and projects, I’m usually **on the tennis court, exploring hiking trails, going to concerts, or hanging out with friends**. I also dabble in MMA for fun!
- 💬 Passionate about **hardware systems, embedded systems, and electronics**.  
- 📄 [View my Resume](https://github.com/Sparklyyoyo/Sparklyyoyo/blob/main/Resume.pdf)  
- 📫 Reach me at **ynegm@student.ubc.ca**

---

<h3 align="left">Connect with me:</h3>
<a href="https://linkedin.com/in/joey-n" target="blank">
  <img align="center" src="https://raw.githubusercontent.com/rahuldkjain/github-profile-readme-generator/master/src/images/icons/Social/linked-in-alt.svg" alt="joey-n" height="30" width="40" />
</a>

---

<h3 align="left">Languages and Tools:</h3>

**Languages:** Python, TCL, SystemVerilog, Verilog, C/C++, ARM Assembly

**Tools & Platforms:** Linux, Git, Quartus, Modelsim, MATLAB, Arduino, Flutter 

<p align="left">
  <img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/python/python-original.svg" width="40" height="40"/>
  <img src="https://upload.wikimedia.org/wikipedia/commons/c/c6/Tcl9_logo.png" width="40" height="40"/>
  <img src="https://www.svgrepo.com/show/374115/systemverilog.svg" width="40" height="40"/>
  <img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/linux/linux-original.svg" width="40" height="40"/>
  <img src="https://www.vectorlogo.zone/logos/git-scm/git-scm-icon.svg" width="40" height="40"/>
  <img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/c/c-original.svg" width="40" height="40"/>
  <img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/cplusplus/cplusplus-original.svg" width="40" height="40"/>
  <img src="https://upload.wikimedia.org/wikipedia/commons/2/21/Matlab_Logo.png" width="40" height="40"/>
  <img src="https://www.vectorlogo.zone/logos/flutterio/flutterio-icon.svg" width="40" height="40"/>
  <img src="https://cdn.worldvectorlogo.com/logos/arduino-1.svg" width="40" height="40"/>
</p>

---
### 📂 Projects

- **[Neural Network Hardware Accelerator]((https://github.com/Sparklyyoyo/Neural-Network-Hardware-Accelerator))**
  Built a Nios II SoC with custom SystemVerilog accelerators (dot product, memory copy) for handwritten digit classification.  
  Achieved **53% latency reduction** and **freed 10–30% CPU bandwidth** via DMA + word-copy accelerators.  

- **[Hardware ARC4 Decryption Circuit]((https://github.com/Sparklyyoyo/Hardware-ARC-4-Decryption))**
  Implemented ARC4 decryption in SystemVerilog on DE1-SoC FPGA using state machines for KSA/PRGA.  
  Designed a **parallelized brute-force cracker** reducing decryption time by **50%**, validated with 30+ encryption keys.  

- **[Simple RISC Machine]((https://github.com/Sparklyyoyo/Simple-RISC-Machine))**
  Designed a SystemVerilog RISC machine with datapath + 9+ modules (ALU, shifter, registers).  
  Verified functionality with ModelSim assertions and waveforms, achieving full RTL coverage.  

- **[PID Self-Balancing Two-Wheeled Robot](link-to-repo)**  
  Developed a self-balancing robot with PID motor control in embedded C, maintaining **±0.5° tilt accuracy**.  
  Added **Bluetooth control**, complementary filtering for IMU angle estimation, and real-time dual display dashboard.  

---

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api/top-langs?username=sparklyyoyo&show_icons=true&theme=tokyonight&locale=en&layout=compact" alt="sparklyyoyo" />
</p>
