# Correction file for modeling chassis 2
#
# These changes modify the original wire lists to be more
# amenable to VHDL modeling.
#
