{
  "Top": "Cordic",
  "RtlTop": "Cordic",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg484",
    "Speed": "-1"
  },
  "HlsSolution": {"Directives": [
      "latency Cordic\/cordic {} {}",
      "pipeline Cordic\/cordic {} {}"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "103",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "Cordic",
    "Version": "1.0",
    "DisplayName": "Cordic",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": [
      "..\/Cordic_Float.cpp",
      "..\/testbench.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/Cordic_angulos_V.vhd",
      "impl\/vhdl\/Cordic_dsqrt_64nscud.vhd",
      "impl\/vhdl\/Cordic_mac_mulsubeOg.vhd",
      "impl\/vhdl\/Cordic_mul_mul_18fYi.vhd",
      "impl\/vhdl\/Cordic_sdiv_34ns_dEe.vhd",
      "impl\/vhdl\/Cordic_sitodp_32nbkb.vhd",
      "impl\/vhdl\/Cordic.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Cordic_angulos_V.v",
      "impl\/verilog\/Cordic_angulos_V_rom.dat",
      "impl\/verilog\/Cordic_dsqrt_64nscud.v",
      "impl\/verilog\/Cordic_mac_mulsubeOg.v",
      "impl\/verilog\/Cordic_mul_mul_18fYi.v",
      "impl\/verilog\/Cordic_sdiv_34ns_dEe.v",
      "impl\/verilog\/Cordic_sitodp_32nbkb.v",
      "impl\/verilog\/Cordic.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/Cordic_ap_dsqrt_29_no_dsp_64_ip.tcl",
      "impl\/misc\/Cordic_ap_sitodp_4_no_dsp_32_ip.tcl"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "Cordic_ap_dsqrt_29_no_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 29 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name Cordic_ap_dsqrt_29_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "Cordic_ap_sitodp_4_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name Cordic_ap_sitodp_4_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "x_V": {
      "type": "data",
      "dir": "in",
      "width": "18",
      "ctype": {"DATA": {
          "Type": "real fixed signed 16",
          "Width": "18"
        }}
    },
    "x_out_V": {
      "type": "data",
      "dir": "out",
      "width": "18",
      "ctype": {"DATA": {
          "Type": "real fixed signed 16",
          "Width": "18"
        }}
    },
    "y_V": {
      "type": "data",
      "dir": "in",
      "width": "18",
      "ctype": {"DATA": {
          "Type": "real fixed signed 16",
          "Width": "18"
        }}
    },
    "y_out_V": {
      "type": "data",
      "dir": "out",
      "width": "18",
      "ctype": {"DATA": {
          "Type": "real fixed signed 16",
          "Width": "18"
        }}
    },
    "z_V": {
      "type": "data",
      "dir": "in",
      "width": "18",
      "ctype": {"DATA": {
          "Type": "real fixed signed 15",
          "Width": "18"
        }}
    },
    "z_out_V": {
      "type": "data",
      "dir": "out",
      "width": "18",
      "ctype": {"DATA": {
          "Type": "real fixed signed 15",
          "Width": "18"
        }}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "x_V": {
      "dir": "in",
      "width": "18"
    },
    "y_V": {
      "dir": "in",
      "width": "18"
    },
    "z_V": {
      "dir": "in",
      "width": "18"
    },
    "x_out_V": {
      "dir": "out",
      "width": "18"
    },
    "x_out_V_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "y_out_V": {
      "dir": "out",
      "width": "18"
    },
    "y_out_V_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "z_out_V": {
      "dir": "out",
      "width": "18"
    },
    "z_out_V_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "x_V": {
      "interfaceRef": "x_V",
      "dir": "in",
      "dataWidth": "18",
      "handshakeRef": "ap_none"
    },
    "y_V": {
      "interfaceRef": "y_V",
      "dir": "in",
      "dataWidth": "18",
      "handshakeRef": "ap_none"
    },
    "z_V": {
      "interfaceRef": "z_V",
      "dir": "in",
      "dataWidth": "18",
      "handshakeRef": "ap_none"
    },
    "x_out_V": {
      "interfaceRef": "x_out_V",
      "dir": "out",
      "dataWidth": "18",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "41"
    },
    "y_out_V": {
      "interfaceRef": "y_out_V",
      "dir": "out",
      "dataWidth": "18",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "41"
    },
    "z_out_V": {
      "interfaceRef": "z_out_V",
      "dir": "out",
      "dataWidth": "18",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "3"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "Cordic"},
    "Metrics": {"Cordic": {
        "Latency": {
          "LatencyBest": "103",
          "LatencyAvg": "103",
          "LatencyWorst": "103",
          "PipelineII": "104",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "14.54"
        },
        "Loops": [{
            "Name": "cordic",
            "TripCount": "20",
            "Latency": "62",
            "PipelineII": "1",
            "PipelineDepth": "44"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "4",
          "FF": "4436",
          "LUT": "8179"
        }
      }}
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2021-12-20 22:49:14 +0100",
    "ToolName": "vivado_hls",
    "ToolVersion": "2017.4"
  }
}
