# Microsemi Physical design constraints file

# Version: v11.8 SP1 11.8.1.12

# Design Name: SF2_MSS_sys 

# Input Netlist Format: EDIF 

# Family: SmartFusion2 , Die: M2S010 , Package: 144 TQ , Speed grade: STD 

# Date generated: Fri Dec 08 20:34:23 2017 


#
# I/O constraints
#

set_io GPIO_IN\[0\] -DIRECTION INPUT -pinname 143 -fixed no
set_io GPIO_IN\[1\] -DIRECTION INPUT -pinname 144 -fixed no
set_io GPIO_IN\[2\] -DIRECTION INPUT -pinname 115 -fixed no
set_io GPIO_OUT\[0\] -DIRECTION OUTPUT -pinname 117 -fixed no
set_io GPIO_OUT\[1\] -DIRECTION OUTPUT -pinname 93 -fixed no
set_io GPIO_OUT\[2\] -DIRECTION OUTPUT -pinname 81 -fixed no
set_io PWM\[0\] -DIRECTION OUTPUT -pinname 118 -fixed no
set_io PWM\[1\] -DIRECTION OUTPUT -pinname 122 -fixed no
set_io PWM\[2\] -DIRECTION OUTPUT -pinname 123 -fixed no
set_io PWM\[3\] -DIRECTION OUTPUT -pinname 124 -fixed no
set_io PWM\[4\] -DIRECTION OUTPUT -pinname 125 -fixed no
set_io PWM\[5\] -DIRECTION OUTPUT -pinname 128 -fixed no
set_io PWM\[6\] -DIRECTION OUTPUT -pinname 129 -fixed no
set_io PWM\[7\] -DIRECTION OUTPUT -pinname 116 -fixed no
set_io RX -DIRECTION INPUT -pinname 82 -fixed no
set_io SPI_0_CLK_F2M -DIRECTION INPUT -pinname 103 -fixed no
set_io SPI_0_CLK_M2F -DIRECTION OUTPUT -pinname 101 -fixed no
set_io SPI_0_DI_F2M -DIRECTION INPUT -pinname 102 -fixed no
set_io SPI_0_DO_M2F -DIRECTION OUTPUT -pinname 136 -fixed no
set_io SPI_0_SS0_F2M -DIRECTION INPUT -pinname 100 -fixed no
set_io SPI_0_SS0_M2F -DIRECTION OUTPUT -pinname 135 -fixed no
set_io SPI_0_SS0_M2F_OE -DIRECTION OUTPUT -pinname 130 -fixed no
set_io SPI_0_SS1_M2F -DIRECTION OUTPUT -pinname 112 -fixed no
set_io SPI_0_SS2_M2F -DIRECTION OUTPUT -pinname 111 -fixed no
set_io SPI_0_SS3_M2F -DIRECTION OUTPUT -pinname 134 -fixed no
set_io SPI_0_SS4_M2F -DIRECTION OUTPUT -pinname 131 -fixed no
set_io TX -DIRECTION OUTPUT -pinname 83 -fixed no

#
# Core cell constraints
#

set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl2_0_sqmuxa_0_o2_1 -fixed no 331 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5_1_sqmuxa_0_a2 -fixed no 315 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[3\] -fixed no 332 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[109\] -fixed no 375 49
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[98\] -fixed no 352 49
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNIRTTJ3\[1\] -fixed no 374 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.APB_32.un25_fixed_config -fixed no 392 81
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1\[1\] -fixed no 386 73
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[5\] -fixed no 395 40
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_2_sqmuxa_0_a4_0_a2 -fixed no 312 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3\[1\] -fixed no 389 73
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[78\] -fixed no 356 31
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_23_0\[3\] -fixed no 389 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/un7_psel_0_a2 -fixed no 364 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[123\] -fixed no 364 49
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_17_1_0\[12\] -fixed no 392 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[60\] -fixed no 318 31
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_7 -fixed no 315 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[44\] -fixed no 314 31
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[93\] -fixed no 327 34
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[92\] -fixed no 327 28
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[108\] -fixed no 361 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_iv_0_m2_0\[0\] -fixed no 357 36
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO\[7\] -fixed no 388 72
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_framing_error_i4_i_0 -fixed no 341 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5\[3\] -fixed no 346 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/un3_psel_0_a2 -fixed no 375 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[52\] -fixed no 339 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_17\[10\] -fixed no 380 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/un9_psel_0_o2 -fixed no 351 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int -fixed no 303 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4 -fixed no 353 64
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.APB_32.un155_fixed_config_0_x2 -fixed no 373 84
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[104\] -fixed no 346 43
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/m98_i_a2 -fixed no 373 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[117\] -fixed no 378 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[11\] -fixed no 303 37
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state\[3\] -fixed no 372 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[80\] -fixed no 359 31
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[8\] -fixed no 374 34
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/g1_0_a8_3_1 -fixed no 369 33
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[98\] -fixed no 353 49
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[14\] -fixed no 318 40
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.APB_32.edge_neg_7_iv_i\[0\] -fixed no 374 81
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[121\] -fixed no 351 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2 -fixed no 383 61
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.APB_32.un117_fixed_config_0_a2 -fixed no 375 84
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.REG_INT.intr_3_u_i_0\[1\] -fixed no 389 72
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[24\] -fixed no 337 58
set_location SF2_MSS_sys_sb_0/OR3_1 -fixed no 348 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/N_204_i -fixed no 348 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[50\] -fixed no 343 37
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2 -fixed no 346 64
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/N_189_i -fixed no 376 60
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.APB_32.un15_fixed_config_0_a2_1_a2_1_RNIE43U -fixed no 381 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[10\] -fixed no 323 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[5\] -fixed no 388 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[75\] -fixed no 334 31
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[5\] -fixed no 380 40
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.APB_32.un43_fixed_config -fixed no 393 81
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\] -fixed no 334 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt.receive_count_3_i_0_1\[0\] -fixed no 328 66
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[2\] -fixed no 353 40
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_a2_0 -fixed no 339 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_1_sqmuxa_i_0 -fixed no 345 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_2_i_0 -fixed no 377 72
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO\[6\] -fixed no 375 81
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_0_iv_0_0\[13\] -fixed no 381 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_1_sqmuxa_0_o2_i -fixed no 333 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[13\] -fixed no 381 37
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0\[6\] -fixed no 383 82
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_7\[2\] -fixed no 368 33
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[77\] -fixed no 351 34
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[95\] -fixed no 352 34
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[34\] -fixed no 338 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[59\] -fixed no 325 31
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.APB_32.INTR_reg_48_0_0\[1\] -fixed no 382 72
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[73\] -fixed no 332 34
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl2_0_sqmuxa_0_a2 -fixed no 342 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_i_0 -fixed no 389 81
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GPOUT.GPIO_OUT_i_1\[0\] -fixed no 386 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_int -fixed no 325 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[2\] -fixed no 327 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[28\] -fixed no 338 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[12\] -fixed no 339 52
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0_a2_1\[4\] -fixed no 359 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO\[5\] -fixed no 372 81
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[4\] -fixed no 272 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[12\] -fixed no 280 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[2\] -fixed no 354 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[0\] -fixed no 348 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[11\] -fixed no 340 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[45\] -fixed no 342 31
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_samples8_1_0_0_a2 -fixed no 332 66
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/g1_0_a8_2_2 -fixed no 359 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr\[8\] -fixed no 309 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[93\] -fixed no 326 34
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2\[0\] -fixed no 375 82
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[0\] -fixed no 292 37
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg\[0\] -fixed no 359 58
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/un9_psel_0_a2 -fixed no 352 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_iv_0_1_0\[3\] -fixed no 368 39
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO\[3\] -fixed no 375 72
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_regrff_2 -fixed no 393 58
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[37\] -fixed no 315 31
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr\[0\] -fixed no 306 64
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg\[0\] -fixed no 384 58
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg_0_sqmuxa_7_0_a2 -fixed no 340 30
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[4\] -fixed no 351 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[25\] -fixed no 343 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_INT.intr_1_u_3_RNIKN1H1\[0\] -fixed no 377 81
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[125\] -fixed no 387 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[25\] -fixed no 344 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift\[1\] -fixed no 330 61
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2_0\[6\] -fixed no 365 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift\[4\] -fixed no 364 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/overflow_xhdl1_1_sqmuxa_i_0 -fixed no 320 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_INT.intr_1_u_3\[0\] -fixed no 379 81
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_16\[0\] -fixed no 364 33
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_12\[0\] -fixed no 324 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_22_0_a2_RNIPUU7\[2\] -fixed no 361 33
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl2_0_sqmuxa_1_0_a2 -fixed no 336 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count\[2\] -fixed no 330 67
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[80\] -fixed no 354 34
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[125\] -fixed no 388 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/stop_strobe_i -fixed no 320 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[121\] -fixed no 363 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg_1_sqmuxa_3_0_a2 -fixed no 362 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[3\] -fixed no 295 37
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count\[1\] -fixed no 331 67
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_23_2\[3\] -fixed no 394 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg_1_sqmuxa_6_0_a2_0_1 -fixed no 366 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH\[4\] -fixed no 367 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_iv_0_0\[2\] -fixed no 359 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[23\] -fixed no 366 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[8\] -fixed no 382 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[67\] -fixed no 344 34
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/g0 -fixed no 363 33
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg_RNIESS3A\[2\] -fixed no 374 51
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2\[3\] -fixed no 340 61
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_d_0\[5\] -fixed no 366 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_17_1_0\[11\] -fixed no 367 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[66\] -fixed no 319 37
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3 -fixed no 288 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[32\] -fixed no 335 58
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/un7_psel_0_a2_0 -fixed no 360 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[89\] -fixed no 333 34
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state\[4\] -fixed no 381 61
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1\[6\] -fixed no 392 73
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[87\] -fixed no 336 34
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_enable_reg1\[1\] -fixed no 350 40
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[10\] -fixed no 375 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg\[5\] -fixed no 362 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[6\] -fixed no 362 37
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg_RNIBHFM\[1\] -fixed no 372 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.N_331_i_i -fixed no 302 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr\[6\] -fixed no 307 61
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2_0\[5\] -fixed no 349 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0\[1\] -fixed no 391 58
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[86\] -fixed no 327 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[69\] -fixed no 329 31
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/m109_i -fixed no 380 60
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.APB_32.INTR_reg_60_0_a2_0_0\[2\] -fixed no 394 81
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/m82_0_a2 -fixed no 356 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2\[2\] -fixed no 394 85
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[94\] -fixed no 334 34
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int\[8\] -fixed no 322 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[7\] -fixed no 384 40
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5\[5\] -fixed no 351 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[123\] -fixed no 348 49
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_reg_GEN_BITS.0.REG_GEN.CONFIG_reg_0_0_RNIR5GV -fixed no 355 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int\[4\] -fixed no 359 25
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[117\] -fixed no 379 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA\[7\] -fixed no 348 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[41\] -fixed no 341 28
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[58\] -fixed no 331 28
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[46\] -fixed no 339 28
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/m106_i_a2 -fixed no 379 60
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.APB_32.edge_pos_31_iv_i\[2\] -fixed no 378 84
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[89\] -fixed no 328 34
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[122\] -fixed no 339 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[11\] -fixed no 346 40
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/m59_i_a2_3 -fixed no 352 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_23_0\[7\] -fixed no 391 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_iv_0_0\[4\] -fixed no 355 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_17\[12\] -fixed no 383 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[15\] -fixed no 320 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH\[3\] -fixed no 392 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[53\] -fixed no 331 31
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_iv_0_a3\[1\] -fixed no 354 36
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_regrff_1_RNI77NS -fixed no 393 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[52\] -fixed no 340 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH\[7\] -fixed no 389 37
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.REG_INT.intr_3_u_i_1\[1\] -fixed no 385 72
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift\[7\] -fixed no 365 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[26\] -fixed no 339 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg\[1\] -fixed no 383 73
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2_3\[3\] -fixed no 339 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/RXRDY_NEW.un1_rx_fifo -fixed no 322 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/m123_i -fixed no 365 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_98 -fixed no 315 66
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[115\] -fixed no 360 49
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/un7_psel_0_a2_1 -fixed no 349 36
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/N_199_i -fixed no 383 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[70\] -fixed no 314 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[4\] -fixed no 350 37
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_reg_GEN_BITS.0.REG_GEN.CONFIG_reg_0_0_RNI8JSU4 -fixed no 378 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[2\] -fixed no 358 52
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/m112_0_x2 -fixed no 360 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_0\[1\] -fixed no 329 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA\[6\] -fixed no 353 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[14\] -fixed no 324 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[4\] -fixed no 296 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[2\] -fixed no 286 40
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg\[2\] -fixed no 390 85
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[111\] -fixed no 348 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[51\] -fixed no 339 25
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[3\] -fixed no 365 52
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/m106_i -fixed no 377 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1\[4\] -fixed no 336 61
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/m56_i_0 -fixed no 349 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[40\] -fixed no 357 28
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[1\] -fixed no 371 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[17\] -fixed no 337 49
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[14\] -fixed no 306 37
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[9\] -fixed no 374 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[119\] -fixed no 376 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte\[2\] -fixed no 355 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/N_118_i -fixed no 366 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO\[6\] -fixed no 298 33
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.APB_32.edge_neg_19_iv_i\[1\] -fixed no 373 72
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO\[3\] -fixed no 380 81
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNIFV63\[0\] -fixed no 303 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_a2_1 -fixed no 313 66
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[79\] -fixed no 346 34
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO\[5\] -fixed no 390 72
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[95\] -fixed no 341 34
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5\[6\] -fixed no 349 61
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[14\] -fixed no 353 42
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr\[5\] -fixed no 306 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[30\] -fixed no 337 52
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[0\] -fixed no 363 61
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.REG_GEN.un60_psel_0_a2_2_0_0_a2_0 -fixed no 386 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[67\] -fixed no 340 34
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[0\] -fixed no 268 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_114 -fixed no 371 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_12\[5\] -fixed no 367 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/overflow_xhdl1 -fixed no 356 64
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg\[2\] -fixed no 389 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5\[7\] -fixed no 350 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[88\] -fixed no 325 37
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/m38_0_N_5L8 -fixed no 349 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg_0_sqmuxa_6_0_a2_0 -fixed no 338 30
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/g1_0_a8_2_1 -fixed no 358 33
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_0_iv_0_0\[14\] -fixed no 315 42
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.APB_32.edge_pos_7_iv_i\[0\] -fixed no 386 81
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1\[0\] -fixed no 387 58
set_location SF2_MSS_sys_sb_0/CORERESETP_0/un6_fic_2_apb_m_preset_n_clk_base -fixed no 289 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[4\] -fixed no 338 49
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit\[1\] -fixed no 333 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[113\] -fixed no 350 43
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.APB_32.INTR_reg_48_0\[1\] -fixed no 383 72
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[6\] -fixed no 360 40
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.REG_GPOUT.GPIO_OUT_i_3\[1\] -fixed no 387 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_77 -fixed no 317 66
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[0\] -fixed no 349 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[50\] -fixed no 342 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[39\] -fixed no 340 25
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/m53_i_0 -fixed no 351 60
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.APB_32.edge_both_19_iv_i\[1\] -fixed no 381 72
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[112\] -fixed no 368 49
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[83\] -fixed no 347 34
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_22_0_a2\[5\] -fixed no 395 36
set_location SF2_MSS_sys_sb_0/OR3_0 -fixed no 349 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[11\] -fixed no 332 58
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[82\] -fixed no 334 37
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int -fixed no 288 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[9\] -fixed no 341 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[7\] -fixed no 387 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[13\] -fixed no 305 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2 -fixed no 345 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[120\] -fixed no 390 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[1\] -fixed no 269 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr\[2\] -fixed no 303 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_enable_reg1\[6\] -fixed no 363 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_enable_reg1\[2\] -fixed no 356 40
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1\[6\] -fixed no 352 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int\[5\] -fixed no 299 34
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[9\] -fixed no 301 37
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_INT.intr_1_u_2\[0\] -fixed no 378 81
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[6\] -fixed no 377 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[116\] -fixed no 385 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_16\[6\] -fixed no 353 33
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1 -fixed no 218 84
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[4\] -fixed no 358 40
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1\[5\] -fixed no 385 73
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_12\[1\] -fixed no 330 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_7\[5\] -fixed no 383 42
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit\[0\] -fixed no 328 64
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.REG_GEN.un60_psel_0_a2_2_0_0_a2_0_RNI05JC -fixed no 395 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/g1_0_1 -fixed no 366 33
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[15\] -fixed no 383 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_0\[7\] -fixed no 312 42
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state\[2\] -fixed no 366 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[68\] -fixed no 313 37
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc -fixed no 323 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0\[3\] -fixed no 338 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_17\[8\] -fixed no 382 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr\[4\] -fixed no 305 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[41\] -fixed no 321 31
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_17_1_0\[10\] -fixed no 369 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[8\] -fixed no 338 58
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO\[7\] -fixed no 323 42
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2\[6\] -fixed no 392 85
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_1_i_o2 -fixed no 378 72
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3\[0\] -fixed no 378 82
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_enable_reg1\[8\] -fixed no 370 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[88\] -fixed no 324 37
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0\[3\] -fixed no 334 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[10\] -fixed no 345 58
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_enable_reg1\[4\] -fixed no 368 40
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.REG_GPOUT.GPIO_OUT_i_5\[2\] -fixed no 390 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr\[7\] -fixed no 308 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[96\] -fixed no 345 34
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[6\] -fixed no 343 49
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[21\] -fixed no 343 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_iv_0_a3_2\[4\] -fixed no 370 36
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/g1_0_a8_0_1 -fixed no 348 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_a2_2 -fixed no 324 63
set_location SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base -fixed no 296 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[5\] -fixed no 273 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[9\] -fixed no 277 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[0\] -fixed no 334 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state\[1\] -fixed no 316 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[104\] -fixed no 379 49
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[65\] -fixed no 357 31
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_8 -fixed no 314 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[54\] -fixed no 337 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_17\[13\] -fixed no 378 36
set_location SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select -fixed no 290 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[78\] -fixed no 356 34
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[108\] -fixed no 360 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/sync_update -fixed no 371 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/N_37_i -fixed no 311 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[118\] -fixed no 373 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_iv_0_1_0\[5\] -fixed no 363 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[12\] -fixed no 337 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[31\] -fixed no 334 58
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[47\] -fixed no 340 28
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[114\] -fixed no 394 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[15\] -fixed no 283 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[1\] -fixed no 346 49
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[85\] -fixed no 332 31
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[127\] -fixed no 352 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[46\] -fixed no 353 28
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg_RNIF0V99\[1\] -fixed no 379 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[106\] -fixed no 343 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[73\] -fixed no 343 31
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/un17_prescale_cnt_0_I_21_RNI6H0E -fixed no 308 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[72\] -fixed no 315 37
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/m66_0_0 -fixed no 326 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[63\] -fixed no 348 28
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_2_i_0 -fixed no 376 84
set_location SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base -fixed no 310 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[10\] -fixed no 342 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock.un8_baud_clock_int_0_a2 -fixed no 301 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.APB_32.un15_fixed_config_0_a2_1_a2_RNIGJVQ1 -fixed no 383 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[110\] -fixed no 336 43
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.APB_32.edge_pos_19_iv_i\[1\] -fixed no 393 72
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_i_0 -fixed no 376 72
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0\[5\] -fixed no 381 82
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_samples8_1_0_0 -fixed no 317 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[100\] -fixed no 355 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_0_iv_0_a2\[14\] -fixed no 363 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[49\] -fixed no 346 25
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[6\] -fixed no 361 40
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[3\] -fixed no 332 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2_4\[3\] -fixed no 337 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[38\] -fixed no 346 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_enable_reg1\[3\] -fixed no 359 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_17\[9\] -fixed no 341 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[83\] -fixed no 339 34
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/g1_0_0 -fixed no 358 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[12\] -fixed no 347 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_iv_0_a3_2_N_2L1 -fixed no 352 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_a2_2_0 -fixed no 344 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[60\] -fixed no 325 28
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_c\[7\] -fixed no 369 39
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST -fixed no 219 54
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_0_iv_0_0\[9\] -fixed no 345 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0_.m16_i_2 -fixed no 322 66
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[19\] -fixed no 361 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[33\] -fixed no 339 31
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[74\] -fixed no 328 28
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[57\] -fixed no 320 31
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[32\] -fixed no 336 46
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/N_38_i -fixed no 299 30
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[30\] -fixed no 336 52
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw\[2\] -fixed no 373 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.REG_INT.intr_5_u_2\[2\] -fixed no 391 84
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.APB_32.un15_fixed_config_0_a2_1_a2_1_RNI6FQH -fixed no 394 51
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[8\] -fixed no 363 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg_RNIU72H1\[2\] -fixed no 382 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNIFHO41\[1\] -fixed no 394 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[56\] -fixed no 354 28
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[8\] -fixed no 341 58
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO\[1\] -fixed no 333 51
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/m59_i_o2 -fixed no 354 60
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[5\] -fixed no 379 39
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1\[2\] -fixed no 384 85
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[15\] -fixed no 320 43
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_regrff_0 -fixed no 392 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl2_0_sqmuxa_0_o2 -fixed no 340 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_1 -fixed no 313 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[55\] -fixed no 337 25
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift\[5\] -fixed no 367 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[1\] -fixed no 335 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg_0_sqmuxa_1_0_a2 -fixed no 369 42
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.APB_32.un15_fixed_config_0_a2_1_a2 -fixed no 385 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_0_iv_0_0\[12\] -fixed no 344 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state\[0\] -fixed no 312 67
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO\[3\] -fixed no 389 84
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[69\] -fixed no 341 31
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO\[6\] -fixed no 392 72
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1\[0\] -fixed no 339 61
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg\[0\] -fixed no 374 82
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[94\] -fixed no 357 34
set_location SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1 -fixed no 292 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[59\] -fixed no 316 31
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[84\] -fixed no 331 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[15\] -fixed no 307 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[8\] -fixed no 376 37
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNIOOQI3\[1\] -fixed no 383 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples\[2\] -fixed no 318 67
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA\[5\] -fixed no 355 61
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_6_0_a2_0\[0\] -fixed no 376 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_16\[1\] -fixed no 335 36
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both\[0\] -fixed no 373 82
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/m118_0_a2 -fixed no 381 60
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_regrff_1 -fixed no 395 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[107\] -fixed no 363 49
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2\[1\] -fixed no 390 73
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/N_39_i -fixed no 353 24
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg\[6\] -fixed no 349 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_78 -fixed no 318 66
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_0_iv_0_0\[10\] -fixed no 313 42
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.APB_32.INTR_reg_60_0\[2\] -fixed no 385 81
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA\[3\] -fixed no 338 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO\[2\] -fixed no 311 48
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_sm.overflow_int_3_0_a2 -fixed no 321 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO\[8\] -fixed no 322 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[17\] -fixed no 336 49
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift\[6\] -fixed no 360 64
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.APB_32.edge_neg_31_iv_i\[2\] -fixed no 395 84
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg_RNIT62H1\[1\] -fixed no 380 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/N_41_i -fixed no 309 48
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr\[11\] -fixed no 312 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[16\] -fixed no 354 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/sync_update_0_sqmuxa_0_a2_0 -fixed no 341 30
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[91\] -fixed no 327 31
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[3\] -fixed no 366 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_7\[4\] -fixed no 377 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[24\] -fixed no 336 58
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_iv_0_0\[1\] -fixed no 356 39
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos\[0\] -fixed no 379 82
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[102\] -fixed no 383 43
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1\[1\] -fixed no 388 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1\[7\] -fixed no 384 73
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_0\[6\] -fixed no 370 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos\[1\] -fixed no 393 73
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO\[7\] -fixed no 394 84
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[126\] -fixed no 347 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_iv_0_a3_2_N_3L3_0 -fixed no 368 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[19\] -fixed no 360 52
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.APB_32.un4_fixed_config -fixed no 391 81
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count\[3\] -fixed no 315 67
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[72\] -fixed no 317 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_23_0\[4\] -fixed no 374 42
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit\[3\] -fixed no 326 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg_0_sqmuxa_4_0_a2 -fixed no 355 30
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_iv_0_a3_2\[1\] -fixed no 348 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples\[1\] -fixed no 317 67
set_location ip_interface_inst -fixed no 191 0
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[2\] -fixed no 277 40
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a4_0_a2_0 -fixed no 329 66
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[9\] -fixed no 332 52
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[8\] -fixed no 374 36
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_reg_GEN_BITS.0.REG_GEN.CONFIG_reg_0_0_RNIB5R85 -fixed no 372 51
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNI80T71\[1\] -fixed no 329 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO\[6\] -fixed no 384 84
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[85\] -fixed no 333 31
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[15\] -fixed no 317 43
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/m73_0_a2_0 -fixed no 319 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0_.m16_i_a2 -fixed no 316 66
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[12\] -fixed no 336 40
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg_RNIUB3NB\[0\] -fixed no 377 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[92\] -fixed no 326 28
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[56\] -fixed no 355 28
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int\[2\] -fixed no 311 49
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[3\] -fixed no 390 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[18\] -fixed no 364 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[11\] -fixed no 343 40
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.REG_INT.intr_5_u_3_RNIIS2V1\[2\] -fixed no 388 84
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_1_sqmuxa_i_a2_0 -fixed no 343 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_i_m2\[3\] -fixed no 346 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg_0_sqmuxa_6_0_a2_0_0 -fixed no 338 45
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5\[4\] -fixed no 343 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[74\] -fixed no 350 34
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_16\[2\] -fixed no 365 33
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0\[7\] -fixed no 361 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte\[4\] -fixed no 350 58
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[9\] -fixed no 342 40
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.APB_32.un99_fixed_config_0_x2_0_x2 -fixed no 374 72
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[103\] -fixed no 351 49
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[48\] -fixed no 358 28
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_22_0_a2\[7\] -fixed no 389 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5_RNO\[7\] -fixed no 350 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_0_iv_0_0\[11\] -fixed no 346 39
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3\[2\] -fixed no 391 85
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[13\] -fixed no 334 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int\[7\] -fixed no 323 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[12\] -fixed no 340 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[37\] -fixed no 346 28
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[68\] -fixed no 322 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_0\[2\] -fixed no 310 48
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[2\] -fixed no 327 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[128\] -fixed no 367 49
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_17_1_0\[13\] -fixed no 338 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int\[3\] -fixed no 289 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg_1_sqmuxa_5_0_a2 -fixed no 346 51
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/g1_0_a8_4 -fixed no 371 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2\[4\] -fixed no 333 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg_1_sqmuxa_3_0_a2_1 -fixed no 368 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[13\] -fixed no 375 34
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/m80_0 -fixed no 345 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift\[3\] -fixed no 335 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[36\] -fixed no 341 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[124\] -fixed no 314 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state\[5\] -fixed no 375 61
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift\[8\] -fixed no 363 64
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg_0_sqmuxa_i_i_a2 -fixed no 389 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_108 -fixed no 312 66
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg_RNIOBV93\[0\] -fixed no 376 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[101\] -fixed no 381 43
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0\[0\] -fixed no 386 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.REG_INT.intr_5_u_3\[2\] -fixed no 390 84
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[63\] -fixed no 349 28
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[22\] -fixed no 342 49
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[62\] -fixed no 335 31
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_regrff_0_RNI675B1 -fixed no 392 57
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_c\[6\] -fixed no 360 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1\[7\] -fixed no 356 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[34\] -fixed no 344 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[3\] -fixed no 394 37
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2\[5\] -fixed no 387 85
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[39\] -fixed no 336 25
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_0\[7\] -fixed no 352 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[45\] -fixed no 345 28
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_iv_0_1_0\[7\] -fixed no 370 39
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg_0_sqmuxa_i_i_o2 -fixed no 373 51
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_95 -fixed no 324 66
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_reg_GEN_BITS.0.REG_GEN.CONFIG_reg_0_0_RNI80O75 -fixed no 380 51
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/m38_0_N_4L6 -fixed no 357 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[7\] -fixed no 370 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[5\] -fixed no 344 52
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt.receive_count_3_i_0_1\[3\] -fixed no 323 66
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s2_0_a2_0_a2 -fixed no 309 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift\[0\] -fixed no 324 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[58\] -fixed no 347 28
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5\[2\] -fixed no 318 61
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/m114_i -fixed no 372 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[9\] -fixed no 328 52
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_1_i_0 -fixed no 372 72
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_0\[5\] -fixed no 351 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1\[3\] -fixed no 375 73
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt.receive_count_3_i_0_o2\[3\] -fixed no 314 66
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[43\] -fixed no 342 28
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr\[0\] -fixed no 301 61
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos\[2\] -fixed no 386 85
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[75\] -fixed no 313 31
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO\[5\] -fixed no 386 84
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNIUSB11\[1\] -fixed no 391 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[8\] -fixed no 300 37
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.APB_32.INTR_reg_36_0\[0\] -fixed no 390 81
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[86\] -fixed no 328 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[47\] -fixed no 338 28
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_23_0\[5\] -fixed no 380 42
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.APB_32.INTR_reg_48_0_m2\[1\] -fixed no 387 72
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109 -fixed no 316 63
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0\[4\] -fixed no 355 36
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg\[1\] -fixed no 385 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/m123_i_a2 -fixed no 352 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2\[6\] -fixed no 358 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa_3 -fixed no 389 51
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_i_0 -fixed no 384 81
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg\[3\] -fixed no 354 58
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_22_0_a2\[1\] -fixed no 353 36
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/m98_i -fixed no 378 60
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_1_i_0 -fixed no 377 84
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int\[6\] -fixed no 298 34
set_location SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa -fixed no 390 51
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/m43_0_a2_1 -fixed no 351 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg_0_sqmuxa_2_0_a2 -fixed no 329 33
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[10\] -fixed no 325 40
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2\[0\] -fixed no 390 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/N_179_i -fixed no 359 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.REG_INT.intr_3_u_i_o2\[1\] -fixed no 394 72
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[119\] -fixed no 375 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[55\] -fixed no 341 25
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[5\] -fixed no 297 37
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state\[1\] -fixed no 380 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int\[1\] -fixed no 333 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[27\] -fixed no 352 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg_0_sqmuxa_3_2 -fixed no 344 30
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.APB_32.INTR_reg_48_0_a2_1\[1\] -fixed no 379 72
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/N_330_i -fixed no 362 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH\[6\] -fixed no 393 37
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[2\] -fixed no 369 61
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[3\] -fixed no 361 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[7\] -fixed no 385 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_enable_reg1\[5\] -fixed no 355 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[105\] -fixed no 366 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_23_0_RNITTHQ\[2\] -fixed no 370 33
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[5\] -fixed no 371 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[18\] -fixed no 363 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[0\] -fixed no 352 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[35\] -fixed no 345 25
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_17_1_0\[9\] -fixed no 342 42
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/m31_0_a2 -fixed no 354 57
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[6\] -fixed no 378 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a3_1 -fixed no 344 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[53\] -fixed no 317 31
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte\[3\] -fixed no 356 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/m117_i -fixed no 375 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1 -fixed no 316 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[105\] -fixed no 364 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[9\] -fixed no 345 40
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA -fixed no 220 54
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.APB_32.edge_both_7_iv_i\[0\] -fixed no 373 81
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg_RNILSBS1\[0\] -fixed no 384 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[101\] -fixed no 356 49
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_12_i_o2\[7\] -fixed no 364 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2\[1\] -fixed no 329 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[51\] -fixed no 347 25
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2\[7\] -fixed no 357 61
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.REG_INT.intr_5_2\[2\] -fixed no 392 84
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[3\] -fixed no 361 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_7\[6\] -fixed no 381 42
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5\[1\] -fixed no 319 61
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/m80_0_a2_0 -fixed no 317 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_sm.un47_baud_clock_NE_1 -fixed no 330 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_17_1_0\[8\] -fixed no 370 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[15\] -fixed no 348 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_23_2\[7\] -fixed no 390 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[11\] -fixed no 339 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_17_1_0\[15\] -fixed no 368 51
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/m21_0_a2 -fixed no 336 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.1.PWM_output_generation.un4_pwm_enable_reg -fixed no 326 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2_0_0 -fixed no 359 51
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg\[1\] -fixed no 373 73
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both\[2\] -fixed no 385 85
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw\[1\] -fixed no 379 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH\[5\] -fixed no 395 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa_1 -fixed no 388 51
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg_RNI189L\[2\] -fixed no 378 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_22_0_a2\[6\] -fixed no 393 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1\[2\] -fixed no 331 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[2\] -fixed no 362 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[14\] -fixed no 347 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[76\] -fixed no 344 31
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_22_0_a2\[4\] -fixed no 367 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[14\] -fixed no 322 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[10\] -fixed no 313 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i_0_sqmuxa_0_a2 -fixed no 310 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_iv_0_1_0\[6\] -fixed no 362 39
set_location SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1 -fixed no 297 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[103\] -fixed no 349 49
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[13\] -fixed no 330 52
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.APB_32.un81_fixed_config_0_a2_0_a2 -fixed no 380 72
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[71\] -fixed no 348 34
set_location SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH\[1\] -fixed no 353 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/N_36_i -fixed no 310 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[102\] -fixed no 355 49
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_23_2\[6\] -fixed no 377 39
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.REG_INT.intr_5_u_0\[2\] -fixed no 387 84
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_4_0_a2\[7\] -fixed no 375 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg\[1\] -fixed no 351 58
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[38\] -fixed no 345 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[64\] -fixed no 352 28
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[64\] -fixed no 356 28
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte\[0\] -fixed no 348 58
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[13\] -fixed no 377 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[110\] -fixed no 337 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_0_iv_0_0\[15\] -fixed no 317 42
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/m66_0 -fixed no 327 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[91\] -fixed no 326 31
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift\[2\] -fixed no 328 61
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr\[10\] -fixed no 311 61
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_97 -fixed no 330 66
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO\[3\] -fixed no 289 36
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/m82_0_a2_0 -fixed no 354 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr\[1\] -fixed no 302 64
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[11\] -fixed no 373 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2\[2\] -fixed no 370 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[36\] -fixed no 347 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg_0_sqmuxa_6_0_a2 -fixed no 338 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[84\] -fixed no 330 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_23_2\[5\] -fixed no 381 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr\[9\] -fixed no 310 61
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2\[2\] -fixed no 326 61
set_location SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1 -fixed no 311 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.SUM_0_o2\[1\] -fixed no 304 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[81\] -fixed no 338 34
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/g1_0_a8_1_0 -fixed no 349 33
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/m24_0_a2 -fixed no 361 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0_.m16_i_0 -fixed no 321 66
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5\[0\] -fixed no 317 61
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/m59_i_0 -fixed no 356 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt.receive_count_3_i_0_0\[2\] -fixed no 333 66
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/sync_update_0_sqmuxa_0_a2_1 -fixed no 336 30
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/m22_0_a2 -fixed no 347 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte\[5\] -fixed no 365 61
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_0 -fixed no 338 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.REG_INT.intr_3_u_i_1_RNIRDP61\[1\] -fixed no 384 72
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_17\[15\] -fixed no 371 30
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[35\] -fixed no 342 25
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[40\] -fixed no 337 28
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[70\] -fixed no 318 37
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1\[3\] -fixed no 337 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_enable_reg1\[7\] -fixed no 362 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_23_0\[1\] -fixed no 354 42
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte\[7\] -fixed no 364 61
set_location SF2_MSS_sys_sb_0/FABOSC_0/I_RCOSC_25_50MHZ -fixed no 396 92
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[97\] -fixed no 358 43
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0\[7\] -fixed no 377 82
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA\[2\] -fixed no 327 61
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_12\[3\] -fixed no 335 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[15\] -fixed no 350 52
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i -fixed no 355 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_0\[8\] -fixed no 309 42
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc.un79_baud_clock_0_a2 -fixed no 337 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[21\] -fixed no 342 52
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/m80_0_0 -fixed no 344 60
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2\[7\] -fixed no 388 85
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[5\] -fixed no 341 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[20\] -fixed no 340 49
set_location SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base -fixed no 291 64
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.REG_INT.intr_3_u_i_m2\[1\] -fixed no 386 72
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_0\[5\] -fixed no 297 33
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[33\] -fixed no 343 25
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[90\] -fixed no 332 28
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[49\] -fixed no 338 25
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/m73_0_0 -fixed no 329 60
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/m123_i_a2_i -fixed no 358 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_16\[3\] -fixed no 332 36
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2\[1\] -fixed no 394 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/m89_i_a2 -fixed no 374 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[65\] -fixed no 343 34
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[3\] -fixed no 335 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_7\[1\] -fixed no 395 42
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.APB_32.un15_fixed_config_0_a2_1_a2_RNI6GAG -fixed no 382 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_22_0_a2\[2\] -fixed no 361 36
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/N_208_i -fixed no 355 60
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.APB_32.INTR_reg_36_0_a2_0_0\[0\] -fixed no 387 81
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[1\] -fixed no 391 40
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0\[3\] -fixed no 380 82
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[10\] -fixed no 319 40
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2_0\[7\] -fixed no 353 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[62\] -fixed no 359 28
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2\[3\] -fixed no 389 85
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_23_0\[2\] -fixed no 371 33
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_parity_err.parity_err_xhdl2_9_iv_0_x2 -fixed no 350 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[29\] -fixed no 340 58
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_7\[3\] -fixed no 386 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[14\] -fixed no 315 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_113 -fixed no 363 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int -fixed no 349 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int -fixed no 318 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA\[0\] -fixed no 345 61
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift.un74_baud_clock_i_0_o2 -fixed no 328 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_a2_3 -fixed no 347 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_16\[7\] -fixed no 326 36
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg\[0\] -fixed no 390 82
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1\[5\] -fixed no 354 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[100\] -fixed no 359 43
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/m92_i -fixed no 382 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_7\[7\] -fixed no 386 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA\[1\] -fixed no 325 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[82\] -fixed no 333 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[12\] -fixed no 304 37
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count\[0\] -fixed no 324 67
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[112\] -fixed no 354 49
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/m16_i_0 -fixed no 357 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg\[2\] -fixed no 385 82
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.REG_GEN.un60_psel_0_a2 -fixed no 392 51
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/g1_0_a8_0_0 -fixed no 367 33
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.REG_GEN.un60_psel_0_a2_2_0_0_a2_0_RNIOE4B -fixed no 385 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/m123_i_a2_1 -fixed no 355 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[20\] -fixed no 339 49
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_iv_0_a3_2_N_2L1_0 -fixed no 362 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[11\] -fixed no 279 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[3\] -fixed no 271 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_12\[2\] -fixed no 328 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/un3_psel_0_a2_RNI865N -fixed no 353 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[1\] -fixed no 293 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[71\] -fixed no 359 34
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr\[3\] -fixed no 304 61
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr\[12\] -fixed no 313 61
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA\[4\] -fixed no 341 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[1\] -fixed no 390 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[13\] -fixed no 281 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr\[3\] -fixed no 307 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg_1_sqmuxa_4_0_a2 -fixed no 339 30
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity -fixed no 376 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[6\] -fixed no 344 49
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_2\[7\] -fixed no 365 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt.receive_count_3_i_0_o2_0\[3\] -fixed no 334 66
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_parity_err.parity_err_xhdl2_9_iv_0_a2 -fixed no 346 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/un11_psel_0_a2 -fixed no 356 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg\[2\] -fixed no 352 58
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[16\] -fixed no 355 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[14\] -fixed no 282 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[4\] -fixed no 352 40
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[1\] -fixed no 335 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[6\] -fixed no 274 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[2\] -fixed no 294 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[31\] -fixed no 349 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH\[2\] -fixed no 361 37
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_pulse_0_o2 -fixed no 305 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[113\] -fixed no 377 43
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[12\] -fixed no 379 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH\[0\] -fixed no 359 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/un3_psel_0_a2_RNI6IAK -fixed no 354 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[6\] -fixed no 298 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[124\] -fixed no 371 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_16\[5\] -fixed no 329 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/N_40_i -fixed no 288 36
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNIDDL31\[1\] -fixed no 388 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_1_sqmuxa_0_o2 -fixed no 326 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[128\] -fixed no 366 49
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_INT.intr_1_u_0\[0\] -fixed no 381 81
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[66\] -fixed no 312 37
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_reg_GEN_BITS.0.REG_GEN.CONFIG_reg_0_0_RNIPD554 -fixed no 367 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt.receive_count_3_i_0_a2_0\[3\] -fixed no 320 66
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[77\] -fixed no 358 34
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[8\] -fixed no 276 43
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.APB_32.un61_fixed_config_0_a2_0_a2 -fixed no 395 72
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg\[7\] -fixed no 360 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[0\] -fixed no 360 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[107\] -fixed no 350 49
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[48\] -fixed no 336 28
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[76\] -fixed no 335 28
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg_1_sqmuxa_7_0_a2 -fixed no 335 33
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[111\] -fixed no 349 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[126\] -fixed no 345 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr\[2\] -fixed no 300 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[1\] -fixed no 279 40
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw\[0\] -fixed no 377 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/g1_0_4 -fixed no 362 33
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_2_i_0 -fixed no 372 84
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a3_1_0 -fixed no 353 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[97\] -fixed no 357 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg_1_sqmuxa_1_0_a2 -fixed no 329 27
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a3 -fixed no 357 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[43\] -fixed no 312 31
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[90\] -fixed no 328 31
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[42\] -fixed no 338 31
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[79\] -fixed no 349 34
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[7\] -fixed no 365 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[28\] -fixed no 337 46
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[120\] -fixed no 391 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[7\] -fixed no 386 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[96\] -fixed no 355 34
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/m18_0_a2_1 -fixed no 384 51
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt.receive_count_3_i_0_a2\[0\] -fixed no 325 66
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.SUM_0_x2\[0\] -fixed no 306 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_23_0\[6\] -fixed no 382 42
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1\[0\] -fixed no 376 82
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr\[1\] -fixed no 302 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg_0_sqmuxa_3 -fixed no 337 30
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_1_i_0 -fixed no 388 81
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO\[5\] -fixed no 299 33
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte\[6\] -fixed no 353 58
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[7\] -fixed no 371 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[8\] -fixed no 372 34
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[7\] -fixed no 275 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_76 -fixed no 319 66
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO -fixed no 323 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_17\[11\] -fixed no 372 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[23\] -fixed no 367 52
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both\[1\] -fixed no 381 73
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte\[1\] -fixed no 358 58
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[22\] -fixed no 347 49
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/N_206_i -fixed no 353 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[99\] -fixed no 362 49
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/m18_0_a2_0 -fixed no 387 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/sync_update_0_sqmuxa_0_a2 -fixed no 343 30
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[44\] -fixed no 344 28
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[99\] -fixed no 365 49
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples\[0\] -fixed no 319 67
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_last_bit.un30_baud_clock_0_a4_0_a2 -fixed no 326 66
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/un11_psel_0_a2_RNIHCAK -fixed no 350 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_17\[14\] -fixed no 359 48
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/m66_0_a2_0 -fixed no 318 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_i_m2\[4\] -fixed no 343 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[57\] -fixed no 331 34
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/G2.1.prescale_reg7 -fixed no 347 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_iv_0_1\[4\] -fixed no 350 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/overflow_int -fixed no 321 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state\[0\] -fixed no 377 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[13\] -fixed no 386 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[109\] -fixed no 395 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[10\] -fixed no 302 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_iv_0_a3_2_N_3L3 -fixed no 355 42
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/m15_0_a2_1 -fixed no 391 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[27\] -fixed no 351 52
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.APB_32.edge_both_31_iv_i\[2\] -fixed no 385 84
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock -fixed no 301 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0_.m16_i_o2 -fixed no 327 66
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_17_1_0\[14\] -fixed no 357 48
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/g1_0_a8_4_4 -fixed no 369 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2\[0\] -fixed no 344 61
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a4_0_a2 -fixed no 318 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[26\] -fixed no 346 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_INT.intr_1_2_RNIBL4L\[0\] -fixed no 382 81
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_12\[4\] -fixed no 364 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[7\] -fixed no 299 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg_0_sqmuxa_5_0_a2 -fixed no 366 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/N_32_i -fixed no 298 30
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[114\] -fixed no 393 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg\[4\] -fixed no 368 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[127\] -fixed no 356 43
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.REG_INT.intr_3_u_i_a2_2_0\[1\] -fixed no 391 72
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[118\] -fixed no 372 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_0\[3\] -fixed no 290 36
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_reg_GEN_BITS.0.REG_GEN.CONFIG_reg_0_0_RNO -fixed no 393 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[29\] -fixed no 347 58
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_0_iv_0_0\[8\] -fixed no 376 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[1\] -fixed no 341 49
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/m31_0_a2_0_c -fixed no 364 39
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.APB_32.un15_fixed_config_0_a2_1_a2_1 -fixed no 395 51
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_96 -fixed no 331 66
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_samples8_1_0_0_o2 -fixed no 319 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[54\] -fixed no 336 37
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0_.m16_i_a2_3 -fixed no 314 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[115\] -fixed no 361 49
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO\[7\] -fixed no 376 81
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/m73_0 -fixed no 325 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[4\] -fixed no 345 49
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/m112_0_a2_1 -fixed no 367 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[116\] -fixed no 384 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt.receive_count_3_i_0_a2_1\[0\] -fixed no 335 66
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[15\] -fixed no 321 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[10\] -fixed no 278 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[11\] -fixed no 353 52
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.REG_INT.intr_5_2_RNIT3LP\[2\] -fixed no 393 84
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[9\] -fixed no 338 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[1\] -fixed no 285 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[3\] -fixed no 366 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_0\[4\] -fixed no 358 24
set_location SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state -fixed no 289 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.N_357_i_i -fixed no 307 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[122\] -fixed no 340 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[61\] -fixed no 319 31
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/g1_0_a8_2_3 -fixed no 365 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[12\] -fixed no 344 40
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/m38_0_N_2L1 -fixed no 358 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[106\] -fixed no 344 43
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.APB_32.un137_fixed_config_0_a2 -fixed no 374 84
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_22_0_a2\[3\] -fixed no 392 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1\[1\] -fixed no 332 61
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2_c\[5\] -fixed no 371 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO\[4\] -fixed no 359 24
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[42\] -fixed no 343 28
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[61\] -fixed no 325 34
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/m18_0_a2 -fixed no 381 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/g1_0_a8_3 -fixed no 360 33
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO_0\[6\] -fixed no 297 30
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_0_0\[4\] -fixed no 357 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[13\] -fixed no 373 34
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[81\] -fixed no 342 34
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg_1_sqmuxa_6_0_a2 -fixed no 365 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[87\] -fixed no 337 34
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_INT.intr_1_2\[0\] -fixed no 383 81
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[2\] -fixed no 270 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0\[4\] -fixed no 342 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_115 -fixed no 369 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[6\] -fixed no 360 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift.rx_bit_cnt_4_i_o2\[1\] -fixed no 325 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0\[4\] -fixed no 341 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[14\] -fixed no 345 52
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.N_333_i_i -fixed no 300 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2\[5\] -fixed no 359 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg_1_sqmuxa_2_0_a2 -fixed no 342 30
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1 -fixed no 218 102
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0 -fixed no 336 68
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST -fixed no 300 104
set_location SF2_MSS_sys_sb_0/SYSRESET_POR -fixed no 396 8
set_location SF2_MSS_sys_sb_0/CCC_0/CCC_INST -fixed no 390 92
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_6_0_0_wmux\[3\] -fixed no 384 42
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNI906A -fixed no 300 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.8.PWM_output_generation.un280_pwm_enable_reg_1_I_1 -fixed no 300 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.6.PWM_output_generation.un201_pwm_enable_reg_1_I_1 -fixed no 300 30
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_0_0_wmux\[13\] -fixed no 336 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_15_2_0_wmux\[0\] -fixed no 342 33
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_0_0_wmux\[9\] -fixed no 324 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_15_4_0_wmux\[15\] -fixed no 360 30
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.7.PWM_output_generation.un259_pwm_enable_reg_0_I_1 -fixed no 324 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/sync_pulse_1_cry_0 -fixed no 279 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_s_150 -fixed no 267 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_6_0_0_wmux\[11\] -fixed no 360 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.4.PWM_output_generation.un128_pwm_enable_reg_1_I_1 -fixed no 312 24
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_15_0_0_wmux\[5\] -fixed no 336 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_6_0_0_wmux\[1\] -fixed no 393 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_23_4_1_0_wmux\[3\] -fixed no 387 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_15_2_0_wmux\[2\] -fixed no 339 33
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_15_4_0_wmux\[14\] -fixed no 348 27
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_15_4_0_wmux\[12\] -fixed no 324 33
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.2.PWM_output_generation.un52_pwm_enable_reg_1_I_1 -fixed no 288 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.7.PWM_output_generation.un239_pwm_enable_reg_1_I_1 -fixed no 369 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.1.PWM_output_generation.un11_pwm_enable_reg_1_I_1 -fixed no 312 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.5.PWM_output_generation.un163_pwm_enable_reg_1_I_1 -fixed no 345 30
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_6_0_0_wmux\[2\] -fixed no 360 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_6_0_0_wmux\[0\] -fixed no 357 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.1.PWM_output_generation.un31_pwm_enable_reg_0_I_1 -fixed no 312 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_15_4_0_wmux\[10\] -fixed no 324 30
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_15_4_0_wmux\[4\] -fixed no 330 30
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_0_0_wmux\[7\] -fixed no 336 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.4.PWM_output_generation.un125_pwm_enable_reg_1_I_1 -fixed no 324 24
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.1.PWM_output_generation.un14_pwm_enable_reg_1_I_1 -fixed no 324 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_0_0_wmux\[5\] -fixed no 342 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_15_0_0_wmux\[1\] -fixed no 342 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_15_0_0_wmux\[6\] -fixed no 336 24
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_0_0_wmux\[11\] -fixed no 339 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_6_0_0_wmux\[10\] -fixed no 363 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_6_0_0_wmux\[6\] -fixed no 375 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_0_0_wmux\[3\] -fixed no 339 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_15_4_0_wmux\[8\] -fixed no 330 33
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_15_4_0_wmux\[13\] -fixed no 366 30
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/un1_period_cnt_int_cry_0 -fixed no 309 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_15_4_0_wmux\[11\] -fixed no 324 27
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_6_0_0_wmux\[4\] -fixed no 378 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_6_0_0_wmux\[14\] -fixed no 348 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_0_0_wmux\[15\] -fixed no 354 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_15_0_0_wmux\[7\] -fixed no 354 27
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.7.PWM_output_generation.un242_pwm_enable_reg_1_I_1 -fixed no 312 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_0_0_wmux\[1\] -fixed no 363 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/G2.1.un1_period_cnt_cry_0 -fixed no 327 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_15_2_0_wmux\[5\] -fixed no 327 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_0_0_wmux\[10\] -fixed no 351 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.4.PWM_output_generation.un145_pwm_enable_reg_0_I_1 -fixed no 300 24
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_6_0_0_wmux\[8\] -fixed no 363 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.2.PWM_output_generation.un69_pwm_enable_reg_0_I_1 -fixed no 300 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_15_0_0_wmux\[3\] -fixed no 339 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_23_4_1_0_wmux\[5\] -fixed no 375 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.3.PWM_output_generation.un107_pwm_enable_reg_0_I_1 -fixed no 300 27
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_0_0_wmux\[2\] -fixed no 360 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_15_0_0_wmux\[0\] -fixed no 351 24
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_0_0_wmux\[0\] -fixed no 336 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_0_0_wmux\[14\] -fixed no 348 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.5.PWM_output_generation.un183_pwm_enable_reg_0_I_1 -fixed no 312 33
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_6_0_0_wmux\[9\] -fixed no 339 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.2.PWM_output_generation.un49_pwm_enable_reg_1_I_1 -fixed no 300 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_6_0_0_wmux\[13\] -fixed no 336 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.8.PWM_output_generation.un297_pwm_enable_reg_0_I_1 -fixed no 300 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_23_4_1_0_wmux\[6\] -fixed no 372 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.3.PWM_output_generation.un87_pwm_enable_reg_1_I_1 -fixed no 312 27
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_15_0_0_wmux\[2\] -fixed no 348 24
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_23_4_1_0_wmux\[7\] -fixed no 384 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.5.PWM_output_generation.un166_pwm_enable_reg_1_I_1 -fixed no 300 33
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_15_2_0_wmux\[1\] -fixed no 333 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_15_2_0_wmux\[6\] -fixed no 336 33
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_0_0_wmux\[6\] -fixed no 366 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_0_0_wmux\[12\] -fixed no 330 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/un17_prescale_cnt_0_I_1 -fixed no 288 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.8.PWM_output_generation.un277_pwm_enable_reg_1_I_1 -fixed no 324 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.6.PWM_output_generation.un221_pwm_enable_reg_0_I_1 -fixed no 288 30
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel.tx_xhdl2_1_7_i_m2_4_0_wmux -fixed no 360 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_0_0_wmux\[4\] -fixed no 342 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_15_4_0_wmux\[9\] -fixed no 330 27
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.6.PWM_output_generation.un204_pwm_enable_reg_1_I_1 -fixed no 288 33
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_6_0_0_wmux\[15\] -fixed no 366 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_cry_cy\[0\] -fixed no 291 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_6_0_0_wmux\[7\] -fixed no 390 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_6_0_0_wmux\[12\] -fixed no 387 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_15_2_0_wmux\[7\] -fixed no 324 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_3_0_0_wmux\[8\] -fixed no 327 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_6_0_0_wmux\[5\] -fixed no 372 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.3.PWM_output_generation.un90_pwm_enable_reg_1_I_1 -fixed no 288 27
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_generated_15_2_0_wmux\[3\] -fixed no 330 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux\[9\]_CC_0 -fixed no 339 44
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_1_CC_0 -fixed no 324 50
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux\[0\]_CC_0 -fixed no 336 50
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_1_CC_0 -fixed no 288 53
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux\[2\]_CC_0 -fixed no 360 53
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux\[10\]_CC_0 -fixed no 351 53
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux\[5\]_CC_0 -fixed no 336 38
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux\[12\]_CC_0 -fixed no 330 59
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_1_CC_0 -fixed no 312 50
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux\[11\]_CC_0 -fixed no 360 44
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_1_CC_0 -fixed no 312 59
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_1_CC_0 -fixed no 324 53
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux\[0\]_CC_0 -fixed no 351 26
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_1_CC_0 -fixed no 288 44
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux\[3\]_CC_0 -fixed no 330 38
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_1_CC_0 -fixed no 324 26
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_1_CC_1 -fixed no 372 50
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux\[1\]_CC_0 -fixed no 363 53
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux\[6\]_CC_0 -fixed no 366 53
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_1_CC_0 -fixed no 312 35
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_1_CC_0 -fixed no 300 29
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry_cy\[0\]_CC_1 -fixed no 300 38
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux\[0\]_CC_0 -fixed no 357 44
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux\[2\]_CC_0 -fixed no 360 50
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux\[6\]_CC_0 -fixed no 336 35
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry_cy\[0\]_CC_0 -fixed no 291 38
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux\[2\]_CC_0 -fixed no 348 26
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_0_CC_1 -fixed no 288 41
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux\[14\]_CC_0 -fixed no 348 29
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_0_CC_1 -fixed no 312 41
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_1_CC_0 -fixed no 300 26
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s_150_CC_1 -fixed no 276 44
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux\[7\]_CC_0 -fixed no 354 29
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux\[3\]_CC_0 -fixed no 339 50
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux\[13\]_CC_0 -fixed no 336 44
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux\[5\]_CC_0 -fixed no 372 44
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux\[10\]_CC_0 -fixed no 324 32
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux\[8\]_CC_0 -fixed no 363 44
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux\[14\]_CC_0 -fixed no 348 44
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux\[4\]_CC_0 -fixed no 378 44
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux\[1\]_CC_0 -fixed no 393 44
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_1_CC_0 -fixed no 300 50
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux\[1\]_CC_0 -fixed no 342 38
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux\[11\]_CC_0 -fixed no 324 29
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_1_CC_1 -fixed no 348 32
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_0_CC_0 -fixed no 279 41
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux\[6\]_CC_0 -fixed no 375 44
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux\[5\]_CC_0 -fixed no 375 41
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux\[8\]_CC_0 -fixed no 330 35
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_1_CC_0 -fixed no 300 35
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux\[0\]_CC_0 -fixed no 342 35
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s_150_CC_0 -fixed no 267 44
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_1_CC_0 -fixed no 369 50
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux\[15\]_CC_0 -fixed no 354 53
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux\[2\]_CC_0 -fixed no 339 35
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux\[14\]_CC_0 -fixed no 348 53
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_0_CC_2 -fixed no 324 41
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux\[1\]_CC_0 -fixed no 333 38
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux\[6\]_CC_0 -fixed no 336 26
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_1_CC_0 -fixed no 312 53
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux\[3\]_CC_0 -fixed no 384 44
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux\[15\]_CC_0 -fixed no 366 50
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux\[3\]_CC_0 -fixed no 387 38
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_1_CC_0 -fixed no 300 44
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_1_CC_0 -fixed no 324 44
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux\[13\]_CC_0 -fixed no 336 53
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_1_CC_0 -fixed no 312 26
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux\[12\]_CC_0 -fixed no 387 44
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux\[5\]_CC_0 -fixed no 342 50
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_0_CC_0 -fixed no 327 41
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux\[10\]_CC_0 -fixed no 363 50
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_1_CC_0 -fixed no 312 29
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_1_CC_0 -fixed no 288 32
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_0_CC_1 -fixed no 336 41
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux\[6\]_CC_0 -fixed no 372 41
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_1_CC_0 -fixed no 300 32
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_1_CC_0 -fixed no 300 53
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux\[7\]_CC_0 -fixed no 336 59
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux\[5\]_CC_0 -fixed no 327 38
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux\[4\]_CC_0 -fixed no 330 32
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux\[4\]_CC_0 -fixed no 342 53
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_1_CC_0 -fixed no 288 35
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_1_CC_0 -fixed no 288 29
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_0_CC_0 -fixed no 309 41
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux\[12\]_CC_0 -fixed no 324 35
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_1_CC_0 -fixed no 300 41
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux\[8\]_CC_0 -fixed no 327 59
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux\[13\]_CC_0 -fixed no 366 32
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux\[7\]_CC_0 -fixed no 390 44
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux\[7\]_CC_0 -fixed no 324 38
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux\[9\]_CC_0 -fixed no 324 59
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_1_CC_0 -fixed no 345 32
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux\[11\]_CC_0 -fixed no 339 53
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux\[15\]_CC_0 -fixed no 360 32
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_23_4_1_0_wmux\[7\]_CC_0 -fixed no 384 38
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux\[9\]_CC_0 -fixed no 330 29
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux\[3\]_CC_0 -fixed no 339 38
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0 -fixed no 219 84
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB1 -fixed no 219 81
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB10 -fixed no 219 42
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB11 -fixed no 219 39
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB12 -fixed no 219 36
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB13 -fixed no 219 33
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB14 -fixed no 219 30
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB15 -fixed no 219 27
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB16 -fixed no 219 24
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB2 -fixed no 219 72
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB3 -fixed no 219 66
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB4 -fixed no 219 63
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB5 -fixed no 219 60
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB6 -fixed no 219 57
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB7 -fixed no 219 51
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB8 -fixed no 219 48
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB9 -fixed no 219 45
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1_RGB0 -fixed no 218 81
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1_RGB1 -fixed no 218 72
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1_RGB10 -fixed no 218 39
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1_RGB11 -fixed no 218 36
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1_RGB12 -fixed no 218 33
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1_RGB13 -fixed no 218 30
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1_RGB14 -fixed no 218 27
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1_RGB15 -fixed no 218 24
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1_RGB2 -fixed no 218 66
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1_RGB3 -fixed no 218 63
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1_RGB4 -fixed no 218 60
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1_RGB5 -fixed no 218 57
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1_RGB6 -fixed no 218 51
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1_RGB7 -fixed no 218 48
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1_RGB8 -fixed no 218 45
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1_RGB9 -fixed no 218 42
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNI906A_CC_0 -fixed no 300 62
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNI906A_CC_1 -fixed no 312 62
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_0_wmux_CC_0 -fixed no 360 59
