// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        srcYUV_dout,
        srcYUV_num_data_valid,
        srcYUV_fifo_cap,
        srcYUV_empty_n,
        srcYUV_read,
        ovrlayYUV_din,
        ovrlayYUV_num_data_valid,
        ovrlayYUV_fifo_cap,
        ovrlayYUV_full_n,
        ovrlayYUV_write,
        rampVal_3_flag_0,
        hdata_flag_0,
        rampVal_2_flag_0,
        outpix_val_V_7,
        outpix_val_V_6,
        outpix_val_V_5,
        loopWidth,
        pix_val_V_13,
        pix_val_V_12,
        outpix_val_V_2,
        select_ln507,
        select_ln507_cast,
        outpix_val_V_17,
        select_ln507_2_cast_cast,
        outpix_val_V_1,
        outpix_val_V,
        rampStart_1,
        cmp8,
        bckgndId_load,
        Zplate_Hor_Control_Start,
        cmp2_i381,
        zext_ln1032,
        y,
        colorFormatLocal,
        cmp141_i,
        icmp_ln1217,
        barWidth_cast,
        barWidth,
        shl_ln,
        Zplate_Hor_Control_Delta,
        Zplate_Ver_Control_Start,
        cmp12_i,
        Zplate_Ver_Control_Delta,
        sub_i_i_i,
        barWidthMinSamples,
        icmp_ln1404_1,
        icmp_ln1404,
        sub40_i,
        add_ln1488,
        cmp35_i588,
        fineCourseSel,
        or_ln1639,
        or_ln1639_1,
        or_ln1639_2,
        select_ln1488,
        cmp59_i,
        cmp126_i,
        passthruStartX_load,
        passthruEndX_load,
        icmp_ln691,
        cmp68_not,
        rampVal_3_flag_1_out,
        rampVal_3_flag_1_out_ap_vld,
        rampVal_3_new_1_out,
        rampVal_3_new_1_out_ap_vld,
        rampVal_3_loc_1_out_i,
        rampVal_3_loc_1_out_o,
        rampVal_3_loc_1_out_o_ap_vld,
        rampVal_loc_1_out_i,
        rampVal_loc_1_out_o,
        rampVal_loc_1_out_o_ap_vld,
        hBarSel_4_loc_1_out_i,
        hBarSel_4_loc_1_out_o,
        hBarSel_4_loc_1_out_o_ap_vld,
        zonePlateVAddr_loc_1_out_i,
        zonePlateVAddr_loc_1_out_o,
        zonePlateVAddr_loc_1_out_o_ap_vld,
        vBarSel_loc_1_out_i,
        vBarSel_loc_1_out_o,
        vBarSel_loc_1_out_o_ap_vld,
        hBarSel_loc_1_out_i,
        hBarSel_loc_1_out_o,
        hBarSel_loc_1_out_o_ap_vld,
        hdata_flag_1_out,
        hdata_flag_1_out_ap_vld,
        hdata_new_1_out,
        hdata_new_1_out_ap_vld,
        hdata_loc_1_out_i,
        hdata_loc_1_out_o,
        hdata_loc_1_out_o_ap_vld,
        vBarSel_2_loc_1_out_i,
        vBarSel_2_loc_1_out_o,
        vBarSel_2_loc_1_out_o_ap_vld,
        hBarSel_3_loc_1_out_i,
        hBarSel_3_loc_1_out_o,
        hBarSel_3_loc_1_out_o_ap_vld,
        rampVal_2_flag_1_out,
        rampVal_2_flag_1_out_ap_vld,
        rampVal_2_new_1_out,
        rampVal_2_new_1_out_ap_vld,
        rampVal_2_loc_1_out_i,
        rampVal_2_loc_1_out_o,
        rampVal_2_loc_1_out_o_ap_vld,
        vBarSel_3_loc_1_out_i,
        vBarSel_3_loc_1_out_o,
        vBarSel_3_loc_1_out_o_ap_vld,
        hBarSel_5_loc_1_out_i,
        hBarSel_5_loc_1_out_o,
        hBarSel_5_loc_1_out_o_ap_vld,
        outpix_val_V_10_out,
        outpix_val_V_10_out_ap_vld,
        outpix_val_V_9_out,
        outpix_val_V_9_out_ap_vld,
        outpix_val_V_8_out,
        outpix_val_V_8_out_ap_vld,
        p_0_2_0_0_0133363_out_i,
        p_0_2_0_0_0133363_out_o,
        p_0_2_0_0_0133363_out_o_ap_vld,
        p_0_1_0_0_0131361_out_i,
        p_0_1_0_0_0131361_out_o,
        p_0_1_0_0_0131361_out_o_ap_vld,
        p_0_0_0_0_0129359_out_i,
        p_0_0_0_0_0129359_out_o,
        p_0_0_0_0_0129359_out_o_ap_vld,
        rampVal,
        rampVal_ap_vld,
        hBarSel_2,
        hBarSel_2_ap_vld,
        s,
        zonePlateVAddr,
        zonePlateVAddr_ap_vld,
        hBarSel,
        hBarSel_ap_vld,
        vBarSel,
        vBarSel_ap_vld,
        hBarSel_3,
        hBarSel_3_ap_vld,
        vBarSel_2,
        vBarSel_2_ap_vld,
        hBarSel_1,
        hBarSel_1_ap_vld,
        vBarSel_1,
        vBarSel_1_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [29:0] srcYUV_dout;
input  [5:0] srcYUV_num_data_valid;
input  [4:0] srcYUV_fifo_cap;
input   srcYUV_empty_n;
output   srcYUV_read;
output  [29:0] ovrlayYUV_din;
input  [4:0] ovrlayYUV_num_data_valid;
input  [4:0] ovrlayYUV_fifo_cap;
input   ovrlayYUV_full_n;
output   ovrlayYUV_write;
input  [0:0] rampVal_3_flag_0;
input  [0:0] hdata_flag_0;
input  [0:0] rampVal_2_flag_0;
input  [9:0] outpix_val_V_7;
input  [9:0] outpix_val_V_6;
input  [9:0] outpix_val_V_5;
input  [15:0] loopWidth;
input  [9:0] pix_val_V_13;
input  [9:0] pix_val_V_12;
input  [9:0] outpix_val_V_2;
input  [6:0] select_ln507;
input  [2:0] select_ln507_cast;
input  [9:0] outpix_val_V_17;
input  [4:0] select_ln507_2_cast_cast;
input  [9:0] outpix_val_V_1;
input  [9:0] outpix_val_V;
input  [9:0] rampStart_1;
input  [0:0] cmp8;
input  [7:0] bckgndId_load;
input  [15:0] Zplate_Hor_Control_Start;
input  [0:0] cmp2_i381;
input  [9:0] zext_ln1032;
input  [15:0] y;
input  [7:0] colorFormatLocal;
input  [0:0] cmp141_i;
input  [0:0] icmp_ln1217;
input  [10:0] barWidth_cast;
input  [10:0] barWidth;
input  [15:0] shl_ln;
input  [15:0] Zplate_Hor_Control_Delta;
input  [15:0] Zplate_Ver_Control_Start;
input  [0:0] cmp12_i;
input  [15:0] Zplate_Ver_Control_Delta;
input  [10:0] sub_i_i_i;
input  [9:0] barWidthMinSamples;
input  [0:0] icmp_ln1404_1;
input  [0:0] icmp_ln1404;
input  [16:0] sub40_i;
input  [9:0] add_ln1488;
input  [0:0] cmp35_i588;
input  [0:0] fineCourseSel;
input  [0:0] or_ln1639;
input  [0:0] or_ln1639_1;
input  [0:0] or_ln1639_2;
input  [2:0] select_ln1488;
input  [0:0] cmp59_i;
input  [0:0] cmp126_i;
input  [15:0] passthruStartX_load;
input  [15:0] passthruEndX_load;
input  [0:0] icmp_ln691;
input  [0:0] cmp68_not;
output  [0:0] rampVal_3_flag_1_out;
output   rampVal_3_flag_1_out_ap_vld;
output  [15:0] rampVal_3_new_1_out;
output   rampVal_3_new_1_out_ap_vld;
input  [15:0] rampVal_3_loc_1_out_i;
output  [15:0] rampVal_3_loc_1_out_o;
output   rampVal_3_loc_1_out_o_ap_vld;
input  [15:0] rampVal_loc_1_out_i;
output  [15:0] rampVal_loc_1_out_o;
output   rampVal_loc_1_out_o_ap_vld;
input  [7:0] hBarSel_4_loc_1_out_i;
output  [7:0] hBarSel_4_loc_1_out_o;
output   hBarSel_4_loc_1_out_o_ap_vld;
input  [15:0] zonePlateVAddr_loc_1_out_i;
output  [15:0] zonePlateVAddr_loc_1_out_o;
output   zonePlateVAddr_loc_1_out_o_ap_vld;
input  [7:0] vBarSel_loc_1_out_i;
output  [7:0] vBarSel_loc_1_out_o;
output   vBarSel_loc_1_out_o_ap_vld;
input  [7:0] hBarSel_loc_1_out_i;
output  [7:0] hBarSel_loc_1_out_o;
output   hBarSel_loc_1_out_o_ap_vld;
output  [0:0] hdata_flag_1_out;
output   hdata_flag_1_out_ap_vld;
output  [15:0] hdata_new_1_out;
output   hdata_new_1_out_ap_vld;
input  [15:0] hdata_loc_1_out_i;
output  [15:0] hdata_loc_1_out_o;
output   hdata_loc_1_out_o_ap_vld;
input  [7:0] vBarSel_2_loc_1_out_i;
output  [7:0] vBarSel_2_loc_1_out_o;
output   vBarSel_2_loc_1_out_o_ap_vld;
input  [7:0] hBarSel_3_loc_1_out_i;
output  [7:0] hBarSel_3_loc_1_out_o;
output   hBarSel_3_loc_1_out_o_ap_vld;
output  [0:0] rampVal_2_flag_1_out;
output   rampVal_2_flag_1_out_ap_vld;
output  [15:0] rampVal_2_new_1_out;
output   rampVal_2_new_1_out_ap_vld;
input  [15:0] rampVal_2_loc_1_out_i;
output  [15:0] rampVal_2_loc_1_out_o;
output   rampVal_2_loc_1_out_o_ap_vld;
input  [7:0] vBarSel_3_loc_1_out_i;
output  [7:0] vBarSel_3_loc_1_out_o;
output   vBarSel_3_loc_1_out_o_ap_vld;
input  [7:0] hBarSel_5_loc_1_out_i;
output  [7:0] hBarSel_5_loc_1_out_o;
output   hBarSel_5_loc_1_out_o_ap_vld;
output  [9:0] outpix_val_V_10_out;
output   outpix_val_V_10_out_ap_vld;
output  [9:0] outpix_val_V_9_out;
output   outpix_val_V_9_out_ap_vld;
output  [9:0] outpix_val_V_8_out;
output   outpix_val_V_8_out_ap_vld;
input  [9:0] p_0_2_0_0_0133363_out_i;
output  [9:0] p_0_2_0_0_0133363_out_o;
output   p_0_2_0_0_0133363_out_o_ap_vld;
input  [9:0] p_0_1_0_0_0131361_out_i;
output  [9:0] p_0_1_0_0_0131361_out_o;
output   p_0_1_0_0_0131361_out_o_ap_vld;
input  [9:0] p_0_0_0_0_0129359_out_i;
output  [9:0] p_0_0_0_0_0129359_out_o;
output   p_0_0_0_0_0129359_out_o_ap_vld;
output  [9:0] rampVal;
output   rampVal_ap_vld;
output  [7:0] hBarSel_2;
output   hBarSel_2_ap_vld;
input  [31:0] s;
output  [15:0] zonePlateVAddr;
output   zonePlateVAddr_ap_vld;
output  [2:0] hBarSel;
output   hBarSel_ap_vld;
output  [2:0] vBarSel;
output   vBarSel_ap_vld;
output  [2:0] hBarSel_3;
output   hBarSel_3_ap_vld;
output  [7:0] vBarSel_2;
output   vBarSel_2_ap_vld;
output  [2:0] hBarSel_1;
output   hBarSel_1_ap_vld;
output  [0:0] vBarSel_1;
output   vBarSel_1_ap_vld;

reg ap_idle;
reg srcYUV_read;
reg ovrlayYUV_write;
reg rampVal_3_flag_1_out_ap_vld;
reg rampVal_3_new_1_out_ap_vld;
reg[15:0] rampVal_3_loc_1_out_o;
reg rampVal_3_loc_1_out_o_ap_vld;
reg[15:0] rampVal_loc_1_out_o;
reg rampVal_loc_1_out_o_ap_vld;
reg[7:0] hBarSel_4_loc_1_out_o;
reg hBarSel_4_loc_1_out_o_ap_vld;
reg[15:0] zonePlateVAddr_loc_1_out_o;
reg zonePlateVAddr_loc_1_out_o_ap_vld;
reg[7:0] vBarSel_loc_1_out_o;
reg vBarSel_loc_1_out_o_ap_vld;
reg[7:0] hBarSel_loc_1_out_o;
reg hBarSel_loc_1_out_o_ap_vld;
reg hdata_flag_1_out_ap_vld;
reg hdata_new_1_out_ap_vld;
reg[15:0] hdata_loc_1_out_o;
reg hdata_loc_1_out_o_ap_vld;
reg[7:0] vBarSel_2_loc_1_out_o;
reg vBarSel_2_loc_1_out_o_ap_vld;
reg[7:0] hBarSel_3_loc_1_out_o;
reg hBarSel_3_loc_1_out_o_ap_vld;
reg rampVal_2_flag_1_out_ap_vld;
reg rampVal_2_new_1_out_ap_vld;
reg[15:0] rampVal_2_loc_1_out_o;
reg rampVal_2_loc_1_out_o_ap_vld;
reg[7:0] vBarSel_3_loc_1_out_o;
reg vBarSel_3_loc_1_out_o_ap_vld;
reg[7:0] hBarSel_5_loc_1_out_o;
reg hBarSel_5_loc_1_out_o_ap_vld;
reg outpix_val_V_10_out_ap_vld;
reg outpix_val_V_9_out_ap_vld;
reg outpix_val_V_8_out_ap_vld;
reg[9:0] p_0_2_0_0_0133363_out_o;
reg p_0_2_0_0_0133363_out_o_ap_vld;
reg[9:0] p_0_1_0_0_0131361_out_o;
reg p_0_1_0_0_0131361_out_o_ap_vld;
reg[9:0] p_0_0_0_0_0129359_out_o;
reg p_0_0_0_0_0129359_out_o_ap_vld;
reg[9:0] rampVal;
reg rampVal_ap_vld;
reg[7:0] hBarSel_2;
reg hBarSel_2_ap_vld;
reg[15:0] zonePlateVAddr;
reg zonePlateVAddr_ap_vld;
reg[2:0] hBarSel;
reg hBarSel_ap_vld;
reg[2:0] vBarSel;
reg vBarSel_ap_vld;
reg[2:0] hBarSel_3;
reg hBarSel_3_ap_vld;
reg[7:0] vBarSel_2;
reg vBarSel_2_ap_vld;
reg[2:0] hBarSel_1;
reg hBarSel_1_ap_vld;
reg[0:0] vBarSel_1;
reg vBarSel_1_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
reg   [0:0] icmp_ln520_reg_5189;
reg   [0:0] icmp_ln520_reg_5189_pp0_iter18_reg;
reg   [0:0] cmp8_read_reg_5075;
reg    ap_predicate_op625_read_state20;
reg    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln520_fu_2075_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [1:0] redYuv_address0;
reg    redYuv_ce0;
wire   [9:0] redYuv_q0;
wire   [1:0] grnYuv_address0;
reg    grnYuv_ce0;
wire   [9:0] grnYuv_q0;
wire   [1:0] bluYuv_address0;
reg    bluYuv_ce0;
wire   [9:0] bluYuv_q0;
wire   [1:0] blkYuv_address0;
reg    blkYuv_ce0;
wire   [9:0] blkYuv_q0;
wire   [1:0] whiYuv_address0;
reg    whiYuv_ce0;
wire   [9:0] whiYuv_q0;
reg   [2:0] tpgBarSelRgb_r_address0;
reg    tpgBarSelRgb_r_ce0;
wire   [1:0] tpgBarSelRgb_r_q0;
reg   [2:0] tpgBarSelYuv_y_address0;
reg    tpgBarSelYuv_y_ce0;
wire   [9:0] tpgBarSelYuv_y_q0;
reg   [2:0] tpgBarSelRgb_g_address0;
reg    tpgBarSelRgb_g_ce0;
wire   [1:0] tpgBarSelRgb_g_q0;
reg   [2:0] tpgBarSelYuv_u_address0;
reg    tpgBarSelYuv_u_ce0;
wire   [9:0] tpgBarSelYuv_u_q0;
reg   [2:0] tpgBarSelYuv_v_address0;
reg    tpgBarSelYuv_v_ce0;
wire   [9:0] tpgBarSelYuv_v_q0;
reg   [10:0] xBar_V;
reg   [2:0] tpgBarSelRgb_b_address0;
reg    tpgBarSelRgb_b_ce0;
wire   [1:0] tpgBarSelRgb_b_q0;
wire   [10:0] tpgSinTableArray_address0;
reg    tpgSinTableArray_ce0;
wire  signed [19:0] tpgSinTableArray_q0;
reg   [15:0] zonePlateVDelta;
wire   [5:0] tpgTartanBarArray_address0;
reg    tpgTartanBarArray_ce0;
wire   [2:0] tpgTartanBarArray_q0;
reg   [9:0] xCount_V;
reg   [9:0] yCount_V;
reg   [9:0] xCount_V_2;
reg   [0:0] vHatch;
reg   [9:0] yCount_V_2;
wire   [1:0] whiYuv_1_address0;
reg    whiYuv_1_ce0;
wire   [9:0] whiYuv_1_q0;
wire   [1:0] blkYuv_1_address0;
reg    blkYuv_1_ce0;
wire   [9:0] blkYuv_1_q0;
wire   [8:0] tpgSinTableArray_9bit_0_address0;
reg    tpgSinTableArray_9bit_0_ce0;
wire   [7:0] tpgSinTableArray_9bit_0_q0;
wire   [8:0] tpgSinTableArray_9bit_0_address1;
reg    tpgSinTableArray_9bit_0_ce1;
wire   [7:0] tpgSinTableArray_9bit_0_q1;
wire   [8:0] tpgSinTableArray_9bit_0_address2;
reg    tpgSinTableArray_9bit_0_ce2;
wire   [7:0] tpgSinTableArray_9bit_0_q2;
wire   [8:0] tpgSinTableArray_9bit_1_address0;
reg    tpgSinTableArray_9bit_1_ce0;
wire   [7:0] tpgSinTableArray_9bit_1_q0;
wire   [8:0] tpgSinTableArray_9bit_1_address1;
reg    tpgSinTableArray_9bit_1_ce1;
wire   [7:0] tpgSinTableArray_9bit_1_q1;
wire   [8:0] tpgSinTableArray_9bit_1_address2;
reg    tpgSinTableArray_9bit_1_ce2;
wire   [7:0] tpgSinTableArray_9bit_1_q2;
wire   [8:0] tpgSinTableArray_9bit_2_address0;
reg    tpgSinTableArray_9bit_2_ce0;
wire   [8:0] tpgSinTableArray_9bit_2_q0;
wire   [8:0] tpgSinTableArray_9bit_2_address1;
reg    tpgSinTableArray_9bit_2_ce1;
wire   [8:0] tpgSinTableArray_9bit_2_q1;
wire   [8:0] tpgSinTableArray_9bit_2_address2;
reg    tpgSinTableArray_9bit_2_ce2;
wire   [8:0] tpgSinTableArray_9bit_2_q2;
wire   [8:0] tpgSinTableArray_9bit_3_address0;
reg    tpgSinTableArray_9bit_3_ce0;
wire   [7:0] tpgSinTableArray_9bit_3_q0;
wire   [8:0] tpgSinTableArray_9bit_3_address1;
reg    tpgSinTableArray_9bit_3_ce1;
wire   [7:0] tpgSinTableArray_9bit_3_q1;
wire   [8:0] tpgSinTableArray_9bit_3_address2;
reg    tpgSinTableArray_9bit_3_ce2;
wire   [7:0] tpgSinTableArray_9bit_3_q2;
wire   [8:0] tpgSinTableArray_9bit_4_address0;
reg    tpgSinTableArray_9bit_4_ce0;
wire   [7:0] tpgSinTableArray_9bit_4_q0;
wire   [8:0] tpgSinTableArray_9bit_4_address1;
reg    tpgSinTableArray_9bit_4_ce1;
wire   [7:0] tpgSinTableArray_9bit_4_q1;
wire   [8:0] tpgSinTableArray_9bit_4_address2;
reg    tpgSinTableArray_9bit_4_ce2;
wire   [7:0] tpgSinTableArray_9bit_4_q2;
wire   [4:0] tpgCheckerBoardArray_address0;
reg    tpgCheckerBoardArray_ce0;
wire   [1:0] tpgCheckerBoardArray_q0;
reg   [9:0] xCount_V_3;
reg   [9:0] yCount_V_3;
reg   [27:0] rSerie_V;
reg   [27:0] gSerie_V;
reg   [27:0] bSerie_V;
wire   [2:0] DPtpgBarSelRgb_VESA_r_address0;
reg    DPtpgBarSelRgb_VESA_r_ce0;
wire   [1:0] DPtpgBarSelRgb_VESA_r_q0;
wire   [2:0] DPtpgBarSelRgb_VESA_g_address0;
reg    DPtpgBarSelRgb_VESA_g_ce0;
wire   [1:0] DPtpgBarSelRgb_VESA_g_q0;
wire   [2:0] DPtpgBarSelRgb_VESA_b_address0;
reg    DPtpgBarSelRgb_VESA_b_ce0;
wire   [1:0] DPtpgBarSelRgb_VESA_b_q0;
wire   [3:0] DPtpgBarArray_address0;
reg    DPtpgBarArray_ce0;
wire   [2:0] DPtpgBarArray_q0;
reg   [9:0] xCount_V_1;
reg   [5:0] yCount_V_1;
wire   [2:0] DPtpgBarSelRgb_CEA_r_address0;
reg    DPtpgBarSelRgb_CEA_r_ce0;
wire   [7:0] DPtpgBarSelRgb_CEA_r_q0;
wire   [2:0] DPtpgBarSelRgb_CEA_g_address0;
reg    DPtpgBarSelRgb_CEA_g_ce0;
wire   [7:0] DPtpgBarSelRgb_CEA_g_q0;
wire   [2:0] DPtpgBarSelRgb_CEA_b_address0;
reg    DPtpgBarSelRgb_CEA_b_ce0;
wire   [7:0] DPtpgBarSelRgb_CEA_b_q0;
wire   [2:0] DPtpgBarSelYuv_601_y_address0;
reg    DPtpgBarSelYuv_601_y_ce0;
wire   [9:0] DPtpgBarSelYuv_601_y_q0;
wire   [2:0] DPtpgBarSelYuv_601_v_address0;
reg    DPtpgBarSelYuv_601_v_ce0;
wire   [9:0] DPtpgBarSelYuv_601_v_q0;
wire   [2:0] DPtpgBarSelYuv_601_u_address0;
reg    DPtpgBarSelYuv_601_u_ce0;
wire   [9:0] DPtpgBarSelYuv_601_u_q0;
wire   [2:0] DPtpgBarSelYuv_709_y_address0;
reg    DPtpgBarSelYuv_709_y_ce0;
wire   [9:0] DPtpgBarSelYuv_709_y_q0;
wire   [2:0] DPtpgBarSelYuv_709_v_address0;
reg    DPtpgBarSelYuv_709_v_ce0;
wire   [9:0] DPtpgBarSelYuv_709_v_q0;
wire   [2:0] DPtpgBarSelYuv_709_u_address0;
reg    DPtpgBarSelYuv_709_u_ce0;
wire   [9:0] DPtpgBarSelYuv_709_u_q0;
wire    ovrlayYUV_blk_n;
wire    ap_block_pp0_stage0;
wire    srcYUV_blk_n;
reg   [9:0] outpix_val_V_47_reg_1939;
reg   [9:0] outpix_val_V_46_reg_1950;
reg   [9:0] outpix_val_V_45_reg_1961;
wire   [1:0] grp_fu_1972_p3;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln520_reg_5189_pp0_iter17_reg;
reg   [7:0] bckgndId_load_read_reg_5071;
reg   [7:0] colorFormatLocal_read_reg_5045;
reg   [0:0] or_ln1449_reg_5295;
reg   [0:0] or_ln1449_reg_5295_pp0_iter17_reg;
reg   [0:0] icmp_ln520_reg_5189_pp0_iter19_reg;
reg   [0:0] cmp126_i_read_reg_4950;
reg   [0:0] cmp59_i_read_reg_4954;
reg   [0:0] cmp35_i588_read_reg_4978;
reg   [9:0] barWidthMinSamples_read_reg_4993;
reg   [10:0] sub_i_i_i_read_reg_5002;
reg   [15:0] Zplate_Ver_Control_Delta_read_reg_5009;
reg  signed [15:0] Zplate_Hor_Control_Delta_read_reg_5014;
reg   [10:0] barWidth_read_reg_5025;
reg   [0:0] icmp_ln1217_read_reg_5030;
reg   [0:0] cmp141_i_read_reg_5037;
wire   [7:0] colorFormatLocal_read_read_fu_736_p2;
reg   [0:0] cmp2_i381_read_reg_5049;
reg   [15:0] Zplate_Hor_Control_Start_read_reg_5066;
wire   [7:0] bckgndId_load_read_read_fu_766_p2;
wire   [0:0] cmp8_read_read_fu_772_p2;
reg   [9:0] outpix_val_V_read_reg_5086;
reg   [9:0] outpix_val_V_1_read_reg_5092;
reg   [9:0] outpix_val_V_2_read_reg_5104;
reg   [9:0] pix_val_V_12_read_reg_5110;
reg   [9:0] pix_val_V_13_read_reg_5118;
wire   [15:0] select_ln1488_cast_fu_1992_p1;
reg   [15:0] select_ln1488_cast_reg_5126;
wire   [11:0] barWidth_cast_cast_fu_1996_p1;
reg   [11:0] barWidth_cast_cast_reg_5131;
wire   [15:0] zext_ln1032_cast_fu_2000_p1;
reg   [15:0] zext_ln1032_cast_reg_5136;
wire   [9:0] select_ln507_2_cast_cast_cast_cast_fu_2008_p1;
reg   [9:0] select_ln507_2_cast_cast_cast_cast_reg_5141;
wire  signed [9:0] select_ln507_cast_cast_fu_2012_p1;
reg  signed [9:0] select_ln507_cast_cast_reg_5147;
wire   [9:0] select_ln507_cast1_fu_2016_p1;
reg   [9:0] select_ln507_cast1_reg_5153;
reg   [15:0] x_2_reg_5159;
reg   [15:0] x_2_reg_5159_pp0_iter1_reg;
reg   [15:0] x_2_reg_5159_pp0_iter2_reg;
reg   [15:0] x_2_reg_5159_pp0_iter3_reg;
reg   [15:0] x_2_reg_5159_pp0_iter4_reg;
reg   [15:0] x_2_reg_5159_pp0_iter5_reg;
reg   [15:0] x_2_reg_5159_pp0_iter6_reg;
reg   [15:0] x_2_reg_5159_pp0_iter7_reg;
reg   [15:0] x_2_reg_5159_pp0_iter8_reg;
reg   [15:0] x_2_reg_5159_pp0_iter9_reg;
reg   [15:0] x_2_reg_5159_pp0_iter10_reg;
reg   [15:0] x_2_reg_5159_pp0_iter11_reg;
reg   [15:0] x_2_reg_5159_pp0_iter12_reg;
reg   [15:0] x_2_reg_5159_pp0_iter13_reg;
reg   [15:0] x_2_reg_5159_pp0_iter14_reg;
reg   [15:0] x_2_reg_5159_pp0_iter15_reg;
reg   [15:0] x_2_reg_5159_pp0_iter16_reg;
reg   [15:0] x_2_reg_5159_pp0_iter17_reg;
reg   [15:0] x_2_reg_5159_pp0_iter18_reg;
reg   [15:0] x_2_reg_5159_pp0_iter19_reg;
wire   [16:0] zext_ln1302_fu_2063_p1;
wire   [10:0] trunc_ln520_1_fu_2071_p1;
reg   [10:0] trunc_ln520_1_reg_5182;
reg   [10:0] trunc_ln520_1_reg_5182_pp0_iter1_reg;
reg   [10:0] trunc_ln520_1_reg_5182_pp0_iter2_reg;
reg   [10:0] trunc_ln520_1_reg_5182_pp0_iter3_reg;
reg   [10:0] trunc_ln520_1_reg_5182_pp0_iter4_reg;
reg   [10:0] trunc_ln520_1_reg_5182_pp0_iter5_reg;
reg   [10:0] trunc_ln520_1_reg_5182_pp0_iter6_reg;
reg   [10:0] trunc_ln520_1_reg_5182_pp0_iter7_reg;
reg   [10:0] trunc_ln520_1_reg_5182_pp0_iter8_reg;
reg   [10:0] trunc_ln520_1_reg_5182_pp0_iter9_reg;
reg   [0:0] icmp_ln520_reg_5189_pp0_iter1_reg;
reg   [0:0] icmp_ln520_reg_5189_pp0_iter2_reg;
reg   [0:0] icmp_ln520_reg_5189_pp0_iter3_reg;
reg   [0:0] icmp_ln520_reg_5189_pp0_iter4_reg;
reg   [0:0] icmp_ln520_reg_5189_pp0_iter5_reg;
reg   [0:0] icmp_ln520_reg_5189_pp0_iter6_reg;
reg   [0:0] icmp_ln520_reg_5189_pp0_iter7_reg;
reg   [0:0] icmp_ln520_reg_5189_pp0_iter8_reg;
reg   [0:0] icmp_ln520_reg_5189_pp0_iter9_reg;
reg   [0:0] icmp_ln520_reg_5189_pp0_iter10_reg;
reg   [0:0] icmp_ln520_reg_5189_pp0_iter11_reg;
reg   [0:0] icmp_ln520_reg_5189_pp0_iter12_reg;
reg   [0:0] icmp_ln520_reg_5189_pp0_iter13_reg;
reg   [0:0] icmp_ln520_reg_5189_pp0_iter14_reg;
reg   [0:0] icmp_ln520_reg_5189_pp0_iter15_reg;
reg   [0:0] icmp_ln520_reg_5189_pp0_iter16_reg;
reg   [0:0] icmp_ln520_reg_5189_pp0_iter20_reg;
wire   [0:0] icmp_ln1027_fu_2081_p2;
reg   [0:0] icmp_ln1027_reg_5193;
reg   [0:0] icmp_ln1027_reg_5193_pp0_iter1_reg;
reg   [0:0] icmp_ln1027_reg_5193_pp0_iter2_reg;
reg   [0:0] icmp_ln1027_reg_5193_pp0_iter3_reg;
reg   [0:0] icmp_ln1027_reg_5193_pp0_iter4_reg;
reg   [0:0] icmp_ln1027_reg_5193_pp0_iter5_reg;
reg   [0:0] icmp_ln1027_reg_5193_pp0_iter6_reg;
reg   [0:0] icmp_ln1027_reg_5193_pp0_iter7_reg;
reg   [0:0] icmp_ln1027_reg_5193_pp0_iter8_reg;
reg   [0:0] icmp_ln1027_reg_5193_pp0_iter9_reg;
reg   [0:0] icmp_ln1027_reg_5193_pp0_iter10_reg;
reg   [0:0] icmp_ln1027_reg_5193_pp0_iter11_reg;
reg   [0:0] icmp_ln1027_reg_5193_pp0_iter12_reg;
reg   [0:0] icmp_ln1027_reg_5193_pp0_iter13_reg;
reg   [0:0] icmp_ln1027_reg_5193_pp0_iter14_reg;
reg   [0:0] icmp_ln1027_reg_5193_pp0_iter15_reg;
reg   [0:0] icmp_ln1027_reg_5193_pp0_iter16_reg;
reg   [0:0] icmp_ln1027_reg_5193_pp0_iter17_reg;
reg   [0:0] icmp_ln1027_reg_5193_pp0_iter18_reg;
reg   [0:0] icmp_ln1027_reg_5193_pp0_iter19_reg;
wire   [0:0] icmp_ln1701_fu_2099_p2;
reg   [0:0] icmp_ln1701_reg_5203;
reg   [0:0] icmp_ln1701_reg_5203_pp0_iter1_reg;
reg   [0:0] icmp_ln1701_reg_5203_pp0_iter2_reg;
reg   [0:0] icmp_ln1701_reg_5203_pp0_iter3_reg;
reg   [0:0] icmp_ln1701_reg_5203_pp0_iter4_reg;
reg   [0:0] icmp_ln1701_reg_5203_pp0_iter5_reg;
reg   [0:0] icmp_ln1701_reg_5203_pp0_iter6_reg;
reg   [0:0] icmp_ln1701_reg_5203_pp0_iter7_reg;
reg   [0:0] icmp_ln1701_reg_5203_pp0_iter8_reg;
reg   [0:0] icmp_ln1701_reg_5203_pp0_iter9_reg;
reg   [0:0] icmp_ln1701_reg_5203_pp0_iter10_reg;
reg   [0:0] icmp_ln1701_reg_5203_pp0_iter11_reg;
reg   [0:0] icmp_ln1701_reg_5203_pp0_iter12_reg;
reg   [0:0] icmp_ln1701_reg_5203_pp0_iter13_reg;
reg   [0:0] icmp_ln1701_reg_5203_pp0_iter14_reg;
reg   [0:0] icmp_ln1701_reg_5203_pp0_iter15_reg;
reg   [0:0] icmp_ln1701_reg_5203_pp0_iter16_reg;
wire   [0:0] icmp_ln1629_fu_2111_p2;
reg   [0:0] icmp_ln1629_reg_5207;
reg   [0:0] icmp_ln1629_reg_5207_pp0_iter1_reg;
reg   [0:0] icmp_ln1629_reg_5207_pp0_iter2_reg;
reg   [0:0] icmp_ln1629_reg_5207_pp0_iter3_reg;
reg   [0:0] icmp_ln1629_reg_5207_pp0_iter4_reg;
reg   [0:0] icmp_ln1629_reg_5207_pp0_iter5_reg;
reg   [0:0] icmp_ln1629_reg_5207_pp0_iter6_reg;
reg   [0:0] icmp_ln1629_reg_5207_pp0_iter7_reg;
reg   [0:0] icmp_ln1629_reg_5207_pp0_iter8_reg;
reg   [0:0] icmp_ln1629_reg_5207_pp0_iter9_reg;
reg   [0:0] icmp_ln1629_reg_5207_pp0_iter10_reg;
reg   [0:0] icmp_ln1629_reg_5207_pp0_iter11_reg;
reg   [0:0] icmp_ln1629_reg_5207_pp0_iter12_reg;
reg   [0:0] icmp_ln1629_reg_5207_pp0_iter13_reg;
reg   [0:0] icmp_ln1629_reg_5207_pp0_iter14_reg;
reg   [0:0] icmp_ln1629_reg_5207_pp0_iter15_reg;
reg   [0:0] icmp_ln1629_reg_5207_pp0_iter16_reg;
reg   [0:0] icmp_ln1629_reg_5207_pp0_iter17_reg;
reg   [0:0] icmp_ln1629_reg_5207_pp0_iter18_reg;
reg   [0:0] icmp_ln1629_reg_5207_pp0_iter19_reg;
wire   [0:0] icmp_ln1518_fu_2123_p2;
reg   [0:0] icmp_ln1518_reg_5213;
reg   [0:0] icmp_ln1518_reg_5213_pp0_iter1_reg;
reg   [0:0] icmp_ln1518_reg_5213_pp0_iter2_reg;
reg   [0:0] icmp_ln1518_reg_5213_pp0_iter3_reg;
reg   [0:0] icmp_ln1518_reg_5213_pp0_iter4_reg;
reg   [0:0] icmp_ln1518_reg_5213_pp0_iter5_reg;
reg   [0:0] icmp_ln1518_reg_5213_pp0_iter6_reg;
reg   [0:0] icmp_ln1518_reg_5213_pp0_iter7_reg;
reg   [0:0] icmp_ln1518_reg_5213_pp0_iter8_reg;
reg   [0:0] icmp_ln1518_reg_5213_pp0_iter9_reg;
reg   [0:0] icmp_ln1518_reg_5213_pp0_iter10_reg;
reg   [0:0] icmp_ln1518_reg_5213_pp0_iter11_reg;
reg   [0:0] icmp_ln1518_reg_5213_pp0_iter12_reg;
reg   [0:0] icmp_ln1518_reg_5213_pp0_iter13_reg;
reg   [0:0] icmp_ln1518_reg_5213_pp0_iter14_reg;
reg   [0:0] icmp_ln1518_reg_5213_pp0_iter15_reg;
reg   [0:0] icmp_ln1518_reg_5213_pp0_iter16_reg;
wire   [10:0] add_ln1240_fu_2147_p2;
reg   [10:0] add_ln1240_reg_5217;
reg   [10:0] add_ln1240_reg_5217_pp0_iter1_reg;
reg   [10:0] add_ln1240_reg_5217_pp0_iter2_reg;
reg   [10:0] add_ln1240_reg_5217_pp0_iter3_reg;
reg   [10:0] add_ln1240_reg_5217_pp0_iter4_reg;
reg   [10:0] add_ln1240_reg_5217_pp0_iter5_reg;
reg   [10:0] add_ln1240_reg_5217_pp0_iter6_reg;
reg   [10:0] add_ln1240_reg_5217_pp0_iter7_reg;
reg   [10:0] add_ln1240_reg_5217_pp0_iter8_reg;
reg   [10:0] add_ln1240_reg_5217_pp0_iter9_reg;
wire   [0:0] and_ln1404_fu_2165_p2;
reg   [0:0] and_ln1404_reg_5223;
wire   [0:0] icmp_ln1428_fu_2177_p2;
reg   [0:0] icmp_ln1428_reg_5227;
wire   [0:0] icmp_ln1336_fu_2201_p2;
reg   [0:0] icmp_ln1336_reg_5231;
reg   [0:0] icmp_ln1336_reg_5231_pp0_iter1_reg;
reg   [0:0] icmp_ln1336_reg_5231_pp0_iter2_reg;
reg   [0:0] icmp_ln1336_reg_5231_pp0_iter3_reg;
reg   [0:0] icmp_ln1336_reg_5231_pp0_iter4_reg;
reg   [0:0] icmp_ln1336_reg_5231_pp0_iter5_reg;
reg   [0:0] icmp_ln1336_reg_5231_pp0_iter6_reg;
reg   [0:0] icmp_ln1336_reg_5231_pp0_iter7_reg;
reg   [0:0] icmp_ln1336_reg_5231_pp0_iter8_reg;
reg   [0:0] icmp_ln1336_reg_5231_pp0_iter9_reg;
reg   [0:0] icmp_ln1336_reg_5231_pp0_iter10_reg;
reg   [0:0] icmp_ln1336_reg_5231_pp0_iter11_reg;
reg   [0:0] icmp_ln1336_reg_5231_pp0_iter12_reg;
reg   [0:0] icmp_ln1336_reg_5231_pp0_iter13_reg;
reg   [0:0] icmp_ln1336_reg_5231_pp0_iter14_reg;
reg   [0:0] icmp_ln1336_reg_5231_pp0_iter15_reg;
reg   [0:0] icmp_ln1336_reg_5231_pp0_iter16_reg;
wire   [0:0] icmp_ln1285_fu_2225_p2;
reg   [0:0] icmp_ln1285_reg_5235;
reg   [0:0] icmp_ln1285_reg_5235_pp0_iter1_reg;
reg   [0:0] icmp_ln1285_reg_5235_pp0_iter2_reg;
reg   [0:0] icmp_ln1285_reg_5235_pp0_iter3_reg;
reg   [0:0] icmp_ln1285_reg_5235_pp0_iter4_reg;
wire   [0:0] and_ln1292_fu_2231_p2;
reg   [0:0] and_ln1292_reg_5239;
reg   [0:0] and_ln1292_reg_5239_pp0_iter1_reg;
reg   [0:0] and_ln1292_reg_5239_pp0_iter2_reg;
reg   [0:0] and_ln1292_reg_5239_pp0_iter3_reg;
reg   [0:0] and_ln1292_reg_5239_pp0_iter4_reg;
wire   [0:0] icmp_ln1050_fu_2255_p2;
reg   [0:0] icmp_ln1050_reg_5243;
reg   [0:0] icmp_ln1050_reg_5243_pp0_iter1_reg;
reg   [0:0] icmp_ln1050_reg_5243_pp0_iter2_reg;
reg   [0:0] icmp_ln1050_reg_5243_pp0_iter3_reg;
reg   [0:0] icmp_ln1050_reg_5243_pp0_iter4_reg;
reg   [0:0] icmp_ln1050_reg_5243_pp0_iter5_reg;
reg   [0:0] icmp_ln1050_reg_5243_pp0_iter6_reg;
reg   [0:0] icmp_ln1050_reg_5243_pp0_iter7_reg;
reg   [0:0] icmp_ln1050_reg_5243_pp0_iter8_reg;
reg   [0:0] icmp_ln1050_reg_5243_pp0_iter9_reg;
reg   [0:0] icmp_ln1050_reg_5243_pp0_iter10_reg;
reg   [0:0] icmp_ln1050_reg_5243_pp0_iter11_reg;
reg   [0:0] icmp_ln1050_reg_5243_pp0_iter12_reg;
reg   [0:0] icmp_ln1050_reg_5243_pp0_iter13_reg;
reg   [0:0] icmp_ln1050_reg_5243_pp0_iter14_reg;
reg   [0:0] icmp_ln1050_reg_5243_pp0_iter15_reg;
reg   [0:0] icmp_ln1050_reg_5243_pp0_iter16_reg;
reg   [0:0] icmp_ln1050_reg_5243_pp0_iter17_reg;
reg   [0:0] icmp_ln1050_reg_5243_pp0_iter18_reg;
wire   [0:0] or_ln691_fu_2297_p2;
reg   [0:0] or_ln691_reg_5247;
reg   [0:0] or_ln691_reg_5247_pp0_iter1_reg;
reg   [0:0] or_ln691_reg_5247_pp0_iter2_reg;
reg   [0:0] or_ln691_reg_5247_pp0_iter3_reg;
reg   [0:0] or_ln691_reg_5247_pp0_iter4_reg;
reg   [0:0] or_ln691_reg_5247_pp0_iter5_reg;
reg   [0:0] or_ln691_reg_5247_pp0_iter6_reg;
reg   [0:0] or_ln691_reg_5247_pp0_iter7_reg;
reg   [0:0] or_ln691_reg_5247_pp0_iter8_reg;
reg   [0:0] or_ln691_reg_5247_pp0_iter9_reg;
reg   [0:0] or_ln691_reg_5247_pp0_iter10_reg;
reg   [0:0] or_ln691_reg_5247_pp0_iter11_reg;
reg   [0:0] or_ln691_reg_5247_pp0_iter12_reg;
reg   [0:0] or_ln691_reg_5247_pp0_iter13_reg;
reg   [0:0] or_ln691_reg_5247_pp0_iter14_reg;
reg   [0:0] or_ln691_reg_5247_pp0_iter15_reg;
reg   [0:0] or_ln691_reg_5247_pp0_iter16_reg;
reg   [0:0] or_ln691_reg_5247_pp0_iter17_reg;
reg   [0:0] or_ln691_reg_5247_pp0_iter18_reg;
reg   [0:0] or_ln691_reg_5247_pp0_iter19_reg;
reg   [0:0] or_ln691_reg_5247_pp0_iter20_reg;
wire   [0:0] and_ln1706_fu_2318_p2;
reg   [0:0] and_ln1706_reg_5254;
reg   [0:0] and_ln1706_reg_5254_pp0_iter2_reg;
reg   [0:0] and_ln1706_reg_5254_pp0_iter3_reg;
reg   [0:0] and_ln1706_reg_5254_pp0_iter4_reg;
reg   [0:0] and_ln1706_reg_5254_pp0_iter5_reg;
reg   [0:0] and_ln1706_reg_5254_pp0_iter6_reg;
reg   [0:0] and_ln1706_reg_5254_pp0_iter7_reg;
reg   [0:0] and_ln1706_reg_5254_pp0_iter8_reg;
reg   [0:0] and_ln1706_reg_5254_pp0_iter9_reg;
reg   [0:0] and_ln1706_reg_5254_pp0_iter10_reg;
reg   [0:0] and_ln1706_reg_5254_pp0_iter11_reg;
reg   [0:0] and_ln1706_reg_5254_pp0_iter12_reg;
reg   [0:0] and_ln1706_reg_5254_pp0_iter13_reg;
reg   [0:0] and_ln1706_reg_5254_pp0_iter14_reg;
reg   [0:0] and_ln1706_reg_5254_pp0_iter15_reg;
reg   [0:0] and_ln1706_reg_5254_pp0_iter16_reg;
wire   [0:0] and_ln1523_fu_2354_p2;
reg   [0:0] and_ln1523_reg_5258;
reg   [0:0] and_ln1523_reg_5258_pp0_iter2_reg;
reg   [0:0] and_ln1523_reg_5258_pp0_iter3_reg;
reg   [0:0] and_ln1523_reg_5258_pp0_iter4_reg;
reg   [0:0] and_ln1523_reg_5258_pp0_iter5_reg;
reg   [0:0] and_ln1523_reg_5258_pp0_iter6_reg;
reg   [0:0] and_ln1523_reg_5258_pp0_iter7_reg;
reg   [0:0] and_ln1523_reg_5258_pp0_iter8_reg;
reg   [0:0] and_ln1523_reg_5258_pp0_iter9_reg;
reg   [0:0] and_ln1523_reg_5258_pp0_iter10_reg;
reg   [0:0] and_ln1523_reg_5258_pp0_iter11_reg;
reg   [0:0] and_ln1523_reg_5258_pp0_iter12_reg;
reg   [0:0] and_ln1523_reg_5258_pp0_iter13_reg;
reg   [0:0] and_ln1523_reg_5258_pp0_iter14_reg;
reg   [0:0] and_ln1523_reg_5258_pp0_iter15_reg;
reg   [0:0] and_ln1523_reg_5258_pp0_iter16_reg;
wire   [0:0] icmp_ln1027_6_fu_2381_p2;
reg   [0:0] icmp_ln1027_6_reg_5262;
reg   [0:0] icmp_ln1027_6_reg_5262_pp0_iter2_reg;
reg   [0:0] icmp_ln1027_6_reg_5262_pp0_iter3_reg;
reg   [0:0] icmp_ln1027_6_reg_5262_pp0_iter4_reg;
reg   [0:0] icmp_ln1027_6_reg_5262_pp0_iter5_reg;
reg   [0:0] icmp_ln1027_6_reg_5262_pp0_iter6_reg;
reg   [0:0] icmp_ln1027_6_reg_5262_pp0_iter7_reg;
reg   [0:0] icmp_ln1027_6_reg_5262_pp0_iter8_reg;
reg   [0:0] icmp_ln1027_6_reg_5262_pp0_iter9_reg;
reg   [0:0] icmp_ln1027_6_reg_5262_pp0_iter10_reg;
reg   [0:0] icmp_ln1027_6_reg_5262_pp0_iter11_reg;
reg   [0:0] icmp_ln1027_6_reg_5262_pp0_iter12_reg;
reg   [0:0] icmp_ln1027_6_reg_5262_pp0_iter13_reg;
reg   [0:0] icmp_ln1027_6_reg_5262_pp0_iter14_reg;
reg   [0:0] icmp_ln1027_6_reg_5262_pp0_iter15_reg;
reg   [0:0] icmp_ln1027_6_reg_5262_pp0_iter16_reg;
wire   [10:0] add_ln1244_fu_2409_p2;
reg   [10:0] add_ln1244_reg_5266;
reg   [10:0] add_ln1244_reg_5266_pp0_iter2_reg;
reg   [10:0] add_ln1244_reg_5266_pp0_iter3_reg;
reg   [10:0] add_ln1244_reg_5266_pp0_iter4_reg;
reg   [10:0] add_ln1244_reg_5266_pp0_iter5_reg;
reg   [10:0] add_ln1244_reg_5266_pp0_iter6_reg;
reg   [10:0] add_ln1244_reg_5266_pp0_iter7_reg;
reg   [10:0] add_ln1244_reg_5266_pp0_iter8_reg;
reg   [10:0] add_ln1244_reg_5266_pp0_iter9_reg;
reg   [10:0] add_ln1244_reg_5266_pp0_iter10_reg;
wire   [0:0] icmp_ln1027_8_fu_2478_p2;
wire   [0:0] icmp_ln1019_1_fu_2484_p2;
wire   [0:0] and_ln1341_fu_2533_p2;
reg   [0:0] and_ln1341_reg_5283;
reg   [0:0] and_ln1341_reg_5283_pp0_iter2_reg;
reg   [0:0] and_ln1341_reg_5283_pp0_iter3_reg;
reg   [0:0] and_ln1341_reg_5283_pp0_iter4_reg;
reg   [0:0] and_ln1341_reg_5283_pp0_iter5_reg;
reg   [0:0] and_ln1341_reg_5283_pp0_iter6_reg;
reg   [0:0] and_ln1341_reg_5283_pp0_iter7_reg;
reg   [0:0] and_ln1341_reg_5283_pp0_iter8_reg;
reg   [0:0] and_ln1341_reg_5283_pp0_iter9_reg;
reg   [0:0] and_ln1341_reg_5283_pp0_iter10_reg;
reg   [0:0] and_ln1341_reg_5283_pp0_iter11_reg;
reg   [0:0] and_ln1341_reg_5283_pp0_iter12_reg;
reg   [0:0] and_ln1341_reg_5283_pp0_iter13_reg;
reg   [0:0] and_ln1341_reg_5283_pp0_iter14_reg;
reg   [0:0] and_ln1341_reg_5283_pp0_iter15_reg;
reg   [0:0] and_ln1341_reg_5283_pp0_iter16_reg;
wire   [0:0] icmp_ln1027_5_fu_2560_p2;
reg   [0:0] icmp_ln1027_5_reg_5287;
reg   [0:0] icmp_ln1027_5_reg_5287_pp0_iter2_reg;
reg   [0:0] icmp_ln1027_5_reg_5287_pp0_iter3_reg;
reg   [0:0] icmp_ln1027_5_reg_5287_pp0_iter4_reg;
reg   [0:0] icmp_ln1027_5_reg_5287_pp0_iter5_reg;
reg   [0:0] icmp_ln1027_5_reg_5287_pp0_iter6_reg;
reg   [0:0] icmp_ln1027_5_reg_5287_pp0_iter7_reg;
reg   [0:0] icmp_ln1027_5_reg_5287_pp0_iter8_reg;
reg   [0:0] icmp_ln1027_5_reg_5287_pp0_iter9_reg;
reg   [0:0] icmp_ln1027_5_reg_5287_pp0_iter10_reg;
reg   [0:0] icmp_ln1027_5_reg_5287_pp0_iter11_reg;
reg   [0:0] icmp_ln1027_5_reg_5287_pp0_iter12_reg;
reg   [0:0] icmp_ln1027_5_reg_5287_pp0_iter13_reg;
reg   [0:0] icmp_ln1027_5_reg_5287_pp0_iter14_reg;
reg   [0:0] icmp_ln1027_5_reg_5287_pp0_iter15_reg;
reg   [0:0] icmp_ln1027_5_reg_5287_pp0_iter16_reg;
wire   [0:0] icmp_ln1027_1_fu_2602_p2;
reg   [0:0] icmp_ln1027_1_reg_5291;
reg   [0:0] icmp_ln1027_1_reg_5291_pp0_iter2_reg;
reg   [0:0] icmp_ln1027_1_reg_5291_pp0_iter3_reg;
reg   [0:0] icmp_ln1027_1_reg_5291_pp0_iter4_reg;
reg   [0:0] icmp_ln1027_1_reg_5291_pp0_iter5_reg;
reg   [0:0] icmp_ln1027_1_reg_5291_pp0_iter6_reg;
reg   [0:0] icmp_ln1027_1_reg_5291_pp0_iter7_reg;
reg   [0:0] icmp_ln1027_1_reg_5291_pp0_iter8_reg;
reg   [0:0] icmp_ln1027_1_reg_5291_pp0_iter9_reg;
reg   [0:0] icmp_ln1027_1_reg_5291_pp0_iter10_reg;
reg   [0:0] icmp_ln1027_1_reg_5291_pp0_iter11_reg;
reg   [0:0] icmp_ln1027_1_reg_5291_pp0_iter12_reg;
reg   [0:0] icmp_ln1027_1_reg_5291_pp0_iter13_reg;
reg   [0:0] icmp_ln1027_1_reg_5291_pp0_iter14_reg;
reg   [0:0] icmp_ln1027_1_reg_5291_pp0_iter15_reg;
reg   [0:0] icmp_ln1027_1_reg_5291_pp0_iter16_reg;
reg   [0:0] icmp_ln1027_1_reg_5291_pp0_iter17_reg;
wire   [0:0] or_ln1449_fu_2634_p2;
reg   [0:0] or_ln1449_reg_5295_pp0_iter3_reg;
reg   [0:0] or_ln1449_reg_5295_pp0_iter4_reg;
reg   [0:0] or_ln1449_reg_5295_pp0_iter5_reg;
reg   [0:0] or_ln1449_reg_5295_pp0_iter6_reg;
reg   [0:0] or_ln1449_reg_5295_pp0_iter7_reg;
reg   [0:0] or_ln1449_reg_5295_pp0_iter8_reg;
reg   [0:0] or_ln1449_reg_5295_pp0_iter9_reg;
reg   [0:0] or_ln1449_reg_5295_pp0_iter10_reg;
reg   [0:0] or_ln1449_reg_5295_pp0_iter11_reg;
reg   [0:0] or_ln1449_reg_5295_pp0_iter12_reg;
reg   [0:0] or_ln1449_reg_5295_pp0_iter13_reg;
reg   [0:0] or_ln1449_reg_5295_pp0_iter14_reg;
reg   [0:0] or_ln1449_reg_5295_pp0_iter15_reg;
reg   [0:0] or_ln1449_reg_5295_pp0_iter16_reg;
reg   [0:0] or_ln1449_reg_5295_pp0_iter18_reg;
reg   [0:0] or_ln1449_reg_5295_pp0_iter19_reg;
wire  signed [15:0] grp_reg_int_s_fu_2649_ap_return;
reg   [10:0] lshr_ln1_reg_5309;
reg   [10:0] lshr_ln1_reg_5309_pp0_iter8_reg;
reg   [10:0] lshr_ln1_reg_5309_pp0_iter9_reg;
reg   [10:0] lshr_ln1_reg_5309_pp0_iter10_reg;
reg   [10:0] lshr_ln1_reg_5309_pp0_iter11_reg;
reg   [10:0] lshr_ln1_reg_5309_pp0_iter12_reg;
reg   [10:0] lshr_ln1_reg_5309_pp0_iter13_reg;
reg   [10:0] lshr_ln1_reg_5309_pp0_iter14_reg;
wire   [13:0] trunc_ln1236_2_fu_2828_p1;
reg   [13:0] trunc_ln1236_2_reg_5379;
reg   [21:0] tmp_6_reg_5384;
wire   [13:0] trunc_ln1240_2_fu_2894_p1;
reg   [13:0] trunc_ln1240_2_reg_5389;
reg   [21:0] tmp_8_reg_5394;
wire   [15:0] r_fu_2950_p3;
reg   [15:0] r_reg_5424;
reg   [15:0] r_reg_5424_pp0_iter16_reg;
reg   [15:0] r_reg_5424_pp0_iter17_reg;
reg   [15:0] r_reg_5424_pp0_iter18_reg;
reg   [15:0] r_reg_5424_pp0_iter19_reg;
wire   [15:0] g_fu_2976_p3;
reg   [15:0] g_reg_5430;
reg   [15:0] g_reg_5430_pp0_iter16_reg;
reg   [15:0] g_reg_5430_pp0_iter17_reg;
reg   [15:0] g_reg_5430_pp0_iter18_reg;
reg   [15:0] g_reg_5430_pp0_iter19_reg;
wire   [13:0] trunc_ln1244_2_fu_3030_p1;
reg   [13:0] trunc_ln1244_2_reg_5435;
reg   [21:0] tmp_10_reg_5440;
wire   [22:0] zext_ln1257_fu_3050_p1;
wire   [23:0] zext_ln1257_1_fu_3054_p1;
reg   [23:0] zext_ln1257_1_reg_5451;
wire   [15:0] b_fu_3110_p3;
reg   [15:0] b_reg_5463;
reg   [15:0] b_reg_5463_pp0_iter17_reg;
reg   [15:0] b_reg_5463_pp0_iter18_reg;
reg   [15:0] b_reg_5463_pp0_iter19_reg;
wire  signed [23:0] grp_fu_4847_p2;
wire   [1:0] select_ln1183_fu_3559_p3;
wire   [1:0] select_ln1162_fu_3570_p3;
wire   [1:0] select_ln1141_fu_3581_p3;
wire   [1:0] select_ln1120_fu_3592_p3;
wire   [1:0] select_ln1099_fu_3603_p3;
wire   [0:0] and_ln1756_fu_3672_p2;
reg   [0:0] and_ln1756_reg_5543;
wire   [23:0] grp_fu_4853_p3;
reg   [23:0] add_ln1257_1_reg_5637;
wire   [17:0] trunc_ln1257_1_fu_3691_p1;
reg   [17:0] trunc_ln1257_1_reg_5642;
reg   [16:0] u_reg_5647;
reg   [16:0] v_reg_5652;
wire   [0:0] icmp_ln1261_fu_3774_p2;
reg   [0:0] icmp_ln1261_reg_5657;
wire   [0:0] icmp_ln1262_fu_3790_p2;
reg   [0:0] icmp_ln1262_reg_5662;
wire  signed [27:0] grp_fu_4878_p2;
reg  signed [27:0] mul_ln1311_reg_5707;
reg   [7:0] trunc_ln1311_1_reg_5713;
reg   [9:0] outpix_val_V_16_reg_5773;
reg   [9:0] outpix_val_V_13_reg_5779;
reg   [9:0] outpix_val_V_12_reg_5785;
wire  signed [9:0] pix_val_V_5_cast_fu_3926_p1;
wire  signed [9:0] pix_val_V_6_cast_fu_3930_p1;
wire  signed [9:0] pix_val_V_7_cast_fu_3934_p1;
wire  signed [9:0] sext_ln213_fu_3938_p1;
wire  signed [9:0] sext_ln213_1_fu_3942_p1;
wire  signed [9:0] sext_ln213_2_fu_3946_p1;
wire   [9:0] select_ln507_1_fu_3953_p3;
wire   [9:0] tmp_val_5_fu_3990_p3;
wire   [9:0] tmp_val_4_fu_4004_p3;
wire   [9:0] outpix_val_V_51_fu_4027_p5;
wire   [9:0] outpix_val_V_29_fu_4209_p3;
wire   [9:0] outpix_val_V_49_fu_4235_p3;
wire   [9:0] outpix_val_V_48_fu_4261_p3;
wire   [9:0] outpix_val_V_37_fu_4276_p3;
wire   [9:0] outpix_val_V_60_fu_4304_p3;
wire  signed [9:0] tpgBarSelRgb_b_load_2_cast_fu_4312_p1;
wire   [9:0] outpix_val_V_27_fu_4324_p3;
wire   [9:0] outpix_val_V_28_fu_4330_p3;
wire   [9:0] outpix_val_V_65_fu_4475_p3;
reg   [9:0] outpix_val_V_65_reg_5922;
wire   [9:0] g_2_fu_4482_p3;
reg   [9:0] g_2_reg_5929;
wire   [9:0] outpix_val_V_64_fu_4489_p3;
reg   [9:0] outpix_val_V_64_reg_5935;
wire   [0:0] trunc_ln1267_fu_4496_p1;
reg   [0:0] trunc_ln1267_reg_5943;
wire   [9:0] outpix_val_V_35_fu_4506_p3;
wire   [9:0] outpix_val_V_59_fu_4534_p3;
wire  signed [9:0] tpgBarSelRgb_b_load_1_cast_fu_4542_p1;
wire   [9:0] zext_ln211_fu_4581_p1;
wire   [9:0] outpix_val_V_57_fu_4585_p3;
wire   [9:0] outpix_val_V_33_fu_4596_p3;
wire   [9:0] outpix_val_V_58_fu_4627_p3;
wire  signed [9:0] tpgBarSelRgb_b_load_cast_fu_4635_p1;
wire   [9:0] outpix_val_V_54_fu_4643_p1;
wire   [9:0] outpix_val_V_55_fu_4647_p3;
wire   [9:0] outpix_val_V_18_fu_4662_p3;
wire   [9:0] outpix_val_V_19_fu_4668_p3;
wire   [9:0] grp_reg_ap_uint_10_s_fu_2159_ap_return;
reg    ap_predicate_op126_call_state1;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call0;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call0;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call0;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call0;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call0;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call0;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call0;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call0;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call0;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call0;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call0;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call0;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call0;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call0;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call0;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call0;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call0;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call0;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call0;
reg    ap_block_state20_pp0_stage0_iter19_ignore_call0;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call0;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call0;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call0;
wire    ap_block_pp0_stage0_11001_ignoreCallOp126;
wire   [15:0] grp_reg_int_s_fu_2649_d;
reg    ap_predicate_op277_call_state4;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call5;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call5;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call5;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call5;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call5;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call5;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call5;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call5;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call5;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call5;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call5;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call5;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call5;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call5;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call5;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call5;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call5;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call5;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call5;
reg    ap_block_state20_pp0_stage0_iter19_ignore_call5;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call5;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call5;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call5;
wire    ap_block_pp0_stage0_11001_ignoreCallOp277;
wire   [0:0] ap_phi_reg_pp0_iter0_hHatch_reg_1572;
reg   [0:0] ap_phi_reg_pp0_iter1_hHatch_reg_1572;
reg   [0:0] ap_phi_reg_pp0_iter2_hHatch_reg_1572;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1474_reg_1594;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1474_reg_1594;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1474_reg_1594;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1474_reg_1594;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1474_reg_1594;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1474_reg_1594;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1474_reg_1594;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1474_reg_1594;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1474_reg_1594;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1474_reg_1594;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1474_reg_1594;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1474_reg_1594;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1474_reg_1594;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1474_reg_1594;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1474_reg_1594;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1474_reg_1594;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1474_reg_1594;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1474_reg_1594;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1474_reg_1594;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1474_reg_1594;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1459_reg_1605;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1459_reg_1605;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1459_reg_1605;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1459_reg_1605;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1459_reg_1605;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1459_reg_1605;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1459_reg_1605;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1459_reg_1605;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1459_reg_1605;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1459_reg_1605;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1459_reg_1605;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1459_reg_1605;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1459_reg_1605;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1459_reg_1605;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1459_reg_1605;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1459_reg_1605;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1459_reg_1605;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1459_reg_1605;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1459_reg_1605;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1459_reg_1605;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1183_reg_1616;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1183_reg_1616;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1183_reg_1616;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1183_reg_1616;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1183_reg_1616;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1183_reg_1616;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1183_reg_1616;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1183_reg_1616;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1183_reg_1616;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1183_reg_1616;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1183_reg_1616;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1183_reg_1616;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1183_reg_1616;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1183_reg_1616;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1183_reg_1616;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1183_reg_1616;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1183_reg_1616;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1183_reg_1616;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1183_reg_1616;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1162_reg_1627;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1162_reg_1627;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1162_reg_1627;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1162_reg_1627;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1162_reg_1627;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1162_reg_1627;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1162_reg_1627;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1162_reg_1627;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1162_reg_1627;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1162_reg_1627;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1162_reg_1627;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1162_reg_1627;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1162_reg_1627;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1162_reg_1627;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1162_reg_1627;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1162_reg_1627;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1162_reg_1627;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1162_reg_1627;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1162_reg_1627;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1162_reg_1627;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1141_reg_1638;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1141_reg_1638;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1141_reg_1638;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1141_reg_1638;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1141_reg_1638;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1141_reg_1638;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1141_reg_1638;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1141_reg_1638;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1141_reg_1638;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1141_reg_1638;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1141_reg_1638;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1141_reg_1638;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1141_reg_1638;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1141_reg_1638;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1141_reg_1638;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1141_reg_1638;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1141_reg_1638;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1141_reg_1638;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1141_reg_1638;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1120_reg_1649;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1120_reg_1649;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1120_reg_1649;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1120_reg_1649;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1120_reg_1649;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1120_reg_1649;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1120_reg_1649;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1120_reg_1649;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1120_reg_1649;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1120_reg_1649;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1120_reg_1649;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1120_reg_1649;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1120_reg_1649;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1120_reg_1649;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1120_reg_1649;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1120_reg_1649;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1120_reg_1649;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1120_reg_1649;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1120_reg_1649;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1120_reg_1649;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1099_reg_1660;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1099_reg_1660;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1099_reg_1660;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1099_reg_1660;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1099_reg_1660;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1099_reg_1660;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1099_reg_1660;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1099_reg_1660;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1099_reg_1660;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1099_reg_1660;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1099_reg_1660;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1099_reg_1660;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1099_reg_1660;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1099_reg_1660;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1099_reg_1660;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1099_reg_1660;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1099_reg_1660;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1099_reg_1660;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1099_reg_1660;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660;
reg   [9:0] ap_phi_mux_outpix_val_V_41_phi_fu_1674_p78;
reg   [9:0] ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671;
wire   [9:0] ap_phi_reg_pp0_iter0_outpix_val_V_41_reg_1671;
reg   [9:0] ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671;
reg   [9:0] ap_phi_reg_pp0_iter2_outpix_val_V_41_reg_1671;
reg   [9:0] ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671;
reg   [9:0] ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1671;
reg   [9:0] ap_phi_reg_pp0_iter5_outpix_val_V_41_reg_1671;
reg   [9:0] ap_phi_reg_pp0_iter6_outpix_val_V_41_reg_1671;
reg   [9:0] ap_phi_reg_pp0_iter7_outpix_val_V_41_reg_1671;
reg   [9:0] ap_phi_reg_pp0_iter8_outpix_val_V_41_reg_1671;
reg   [9:0] ap_phi_reg_pp0_iter9_outpix_val_V_41_reg_1671;
reg   [9:0] ap_phi_reg_pp0_iter10_outpix_val_V_41_reg_1671;
reg   [9:0] ap_phi_reg_pp0_iter11_outpix_val_V_41_reg_1671;
reg   [9:0] ap_phi_reg_pp0_iter12_outpix_val_V_41_reg_1671;
reg   [9:0] ap_phi_reg_pp0_iter13_outpix_val_V_41_reg_1671;
reg   [9:0] ap_phi_reg_pp0_iter14_outpix_val_V_41_reg_1671;
reg   [9:0] ap_phi_reg_pp0_iter15_outpix_val_V_41_reg_1671;
reg   [9:0] ap_phi_reg_pp0_iter16_outpix_val_V_41_reg_1671;
reg   [9:0] ap_phi_reg_pp0_iter17_outpix_val_V_41_reg_1671;
reg   [9:0] ap_phi_reg_pp0_iter18_outpix_val_V_41_reg_1671;
reg   [9:0] ap_phi_reg_pp0_iter19_outpix_val_V_41_reg_1671;
reg   [9:0] ap_phi_reg_pp0_iter20_outpix_val_V_41_reg_1671;
reg   [9:0] ap_phi_mux_outpix_val_V_40_phi_fu_1759_p78;
reg   [9:0] ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754;
wire   [9:0] ap_phi_reg_pp0_iter0_outpix_val_V_40_reg_1754;
reg   [9:0] ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754;
reg   [9:0] ap_phi_reg_pp0_iter2_outpix_val_V_40_reg_1754;
reg   [9:0] ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754;
reg   [9:0] ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1754;
reg   [9:0] ap_phi_reg_pp0_iter5_outpix_val_V_40_reg_1754;
reg   [9:0] ap_phi_reg_pp0_iter6_outpix_val_V_40_reg_1754;
reg   [9:0] ap_phi_reg_pp0_iter7_outpix_val_V_40_reg_1754;
reg   [9:0] ap_phi_reg_pp0_iter8_outpix_val_V_40_reg_1754;
reg   [9:0] ap_phi_reg_pp0_iter9_outpix_val_V_40_reg_1754;
reg   [9:0] ap_phi_reg_pp0_iter10_outpix_val_V_40_reg_1754;
reg   [9:0] ap_phi_reg_pp0_iter11_outpix_val_V_40_reg_1754;
reg   [9:0] ap_phi_reg_pp0_iter12_outpix_val_V_40_reg_1754;
reg   [9:0] ap_phi_reg_pp0_iter13_outpix_val_V_40_reg_1754;
reg   [9:0] ap_phi_reg_pp0_iter14_outpix_val_V_40_reg_1754;
reg   [9:0] ap_phi_reg_pp0_iter15_outpix_val_V_40_reg_1754;
reg   [9:0] ap_phi_reg_pp0_iter16_outpix_val_V_40_reg_1754;
reg   [9:0] ap_phi_reg_pp0_iter17_outpix_val_V_40_reg_1754;
reg   [9:0] ap_phi_reg_pp0_iter18_outpix_val_V_40_reg_1754;
reg   [9:0] ap_phi_reg_pp0_iter19_outpix_val_V_40_reg_1754;
reg   [9:0] ap_phi_reg_pp0_iter20_outpix_val_V_40_reg_1754;
reg   [9:0] ap_phi_mux_outpix_val_V_39_phi_fu_1851_p78;
reg   [9:0] ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846;
wire   [9:0] ap_phi_reg_pp0_iter0_outpix_val_V_39_reg_1846;
reg   [9:0] ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846;
reg   [9:0] ap_phi_reg_pp0_iter2_outpix_val_V_39_reg_1846;
reg   [9:0] ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846;
reg   [9:0] ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1846;
reg   [9:0] ap_phi_reg_pp0_iter5_outpix_val_V_39_reg_1846;
reg   [9:0] ap_phi_reg_pp0_iter6_outpix_val_V_39_reg_1846;
reg   [9:0] ap_phi_reg_pp0_iter7_outpix_val_V_39_reg_1846;
reg   [9:0] ap_phi_reg_pp0_iter8_outpix_val_V_39_reg_1846;
reg   [9:0] ap_phi_reg_pp0_iter9_outpix_val_V_39_reg_1846;
reg   [9:0] ap_phi_reg_pp0_iter10_outpix_val_V_39_reg_1846;
reg   [9:0] ap_phi_reg_pp0_iter11_outpix_val_V_39_reg_1846;
reg   [9:0] ap_phi_reg_pp0_iter12_outpix_val_V_39_reg_1846;
reg   [9:0] ap_phi_reg_pp0_iter13_outpix_val_V_39_reg_1846;
reg   [9:0] ap_phi_reg_pp0_iter14_outpix_val_V_39_reg_1846;
reg   [9:0] ap_phi_reg_pp0_iter15_outpix_val_V_39_reg_1846;
reg   [9:0] ap_phi_reg_pp0_iter16_outpix_val_V_39_reg_1846;
reg   [9:0] ap_phi_reg_pp0_iter17_outpix_val_V_39_reg_1846;
reg   [9:0] ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1846;
reg   [9:0] ap_phi_reg_pp0_iter19_outpix_val_V_39_reg_1846;
reg   [9:0] ap_phi_reg_pp0_iter20_outpix_val_V_39_reg_1846;
reg   [9:0] ap_phi_mux_outpix_val_V_47_phi_fu_1942_p4;
wire   [9:0] outpix_val_V_63_fu_4714_p3;
wire   [9:0] ap_phi_reg_pp0_iter21_outpix_val_V_47_reg_1939;
reg   [9:0] ap_phi_mux_outpix_val_V_46_phi_fu_1953_p4;
wire   [9:0] outpix_val_V_62_fu_4721_p3;
wire   [9:0] ap_phi_reg_pp0_iter21_outpix_val_V_46_reg_1950;
reg   [9:0] ap_phi_mux_outpix_val_V_45_phi_fu_1964_p4;
wire   [9:0] outpix_val_V_61_fu_4728_p3;
wire   [9:0] ap_phi_reg_pp0_iter21_outpix_val_V_45_reg_1961;
wire   [63:0] zext_ln1236_fu_2755_p1;
wire   [63:0] zext_ln1240_fu_2773_p1;
wire   [63:0] zext_ln1244_fu_2923_p1;
wire   [63:0] zext_ln1310_fu_3058_p1;
wire   [63:0] zext_ln1739_fu_3421_p1;
wire   [63:0] zext_ln1555_fu_3456_p1;
wire   [63:0] zext_ln1374_fu_3501_p1;
wire   [63:0] zext_ln1739_1_fu_3656_p1;
wire   [63:0] zext_ln1555_1_fu_3681_p1;
wire   [63:0] zext_ln1474_fu_3796_p1;
wire   [63:0] zext_ln1459_fu_3801_p1;
wire   [63:0] zext_ln1374_1_fu_3806_p1;
wire   [63:0] zext_ln1215_fu_3839_p1;
wire   [63:0] zext_ln1183_fu_3849_p1;
wire   [63:0] zext_ln1162_fu_3854_p1;
wire   [63:0] zext_ln1141_fu_3859_p1;
wire   [63:0] zext_ln1120_fu_3864_p1;
wire   [63:0] zext_ln1099_fu_3869_p1;
wire   [15:0] zext_ln507_fu_4681_p1;
wire   [15:0] zext_ln1056_fu_3888_p1;
wire   [7:0] zext_ln1212_fu_3528_p1;
wire   [7:0] empty_fu_3510_p1;
wire   [15:0] add_ln1296_fu_2668_p2;
wire   [7:0] zext_ln1348_fu_3333_p1;
wire   [7:0] zext_ln1367_fu_3369_p1;
wire   [15:0] zext_ln507_1_fu_4343_p1;
wire   [7:0] add_ln1530_fu_3256_p2;
wire   [7:0] zext_ln1548_fu_3294_p1;
wire   [15:0] add_ln1664_fu_4039_p2;
wire   [7:0] zext_ln1713_fu_3152_p1;
wire   [7:0] zext_ln1730_fu_3214_p1;
wire   [0:0] icmp_ln1027_7_fu_3182_p2;
wire   [9:0] trunc_ln526_fu_3611_p1;
wire   [9:0] add_ln1056_fu_3882_p2;
wire   [10:0] sub_ln186_fu_2613_p2;
wire   [10:0] add_ln186_fu_2607_p2;
wire   [15:0] add_ln1298_fu_2680_p2;
wire   [2:0] add_ln1367_fu_3363_p2;
wire   [9:0] sub_ln841_fu_2565_p2;
wire   [9:0] add_ln840_4_fu_2576_p2;
wire   [9:0] add_ln840_fu_2544_p2;
wire   [2:0] add_ln1348_fu_3327_p2;
wire   [9:0] sub_ln841_2_fu_2490_p2;
wire   [9:0] add_ln840_7_fu_2508_p2;
wire   [0:0] and_ln1409_fu_2433_p2;
wire   [9:0] add_ln840_3_fu_2438_p2;
wire   [2:0] add_ln1548_fu_3288_p2;
wire   [9:0] sub_ln841_1_fu_2386_p2;
wire   [9:0] add_ln840_5_fu_2397_p2;
wire   [9:0] add_ln840_1_fu_2365_p2;
wire   [27:0] ret_V_4_fu_4093_p3;
wire   [27:0] ret_V_5_fu_4139_p3;
wire   [27:0] ret_V_6_fu_4185_p3;
wire   [2:0] add_ln1730_fu_3208_p2;
wire   [9:0] add_ln841_fu_3192_p2;
wire   [9:0] zext_ln840_fu_3236_p1;
wire   [5:0] add_ln840_2_fu_2329_p2;
wire   [0:0] xor_ln1713_fu_3146_p2;
reg   [15:0] phi_mul_fu_542;
wire   [15:0] add_ln525_fu_2705_p2;
wire    ap_loop_init;
reg   [15:0] x_fu_546;
wire   [15:0] add_ln520_fu_2087_p2;
reg   [15:0] ap_sig_allocacmp_x_2;
reg   [0:0] rampVal_2_flag_1_fu_550;
reg   [0:0] hdata_flag_1_fu_554;
reg   [0:0] rampVal_3_flag_1_fu_558;
reg   [9:0] outpix_val_V_3_fu_562;
reg   [9:0] outpix_val_V_4_fu_566;
reg   [9:0] outpix_val_V_8_fu_570;
wire    ap_block_pp0_stage0_01001;
wire   [0:0] trunc_ln1423_fu_3467_p1;
wire  signed [6:0] select_ln507_2_cast_cast_cast_fu_2004_p1;
wire   [15:0] or_ln1701_fu_2093_p2;
wire   [7:0] trunc_ln520_fu_2067_p1;
wire   [15:0] or_ln1518_fu_2117_p2;
wire   [3:0] grp_fu_2141_p1;
wire   [10:0] grp_fu_2153_p0;
wire   [3:0] grp_fu_2153_p1;
wire   [15:0] or_ln1336_fu_2195_p2;
wire   [15:0] or_ln1285_fu_2219_p2;
wire   [15:0] or_ln1050_fu_2249_p2;
wire   [0:0] icmp_ln691_1_fu_2261_p2;
wire   [0:0] xor_ln691_1_fu_2267_p2;
wire   [0:0] icmp_ln691_2_fu_2273_p2;
wire   [0:0] and_ln691_fu_2279_p2;
wire   [0:0] and_ln691_1_fu_2285_p2;
wire   [0:0] xor_ln691_fu_2291_p2;
wire   [0:0] icmp_ln1027_4_fu_2312_p2;
wire   [10:0] zext_ln1027_1_fu_2345_p1;
wire   [0:0] icmp_ln1027_3_fu_2349_p2;
wire   [10:0] grp_fu_2414_p0;
wire   [3:0] grp_fu_2414_p1;
wire   [10:0] zext_ln1019_fu_2424_p1;
wire   [0:0] icmp_ln1019_fu_2428_p2;
wire   [10:0] zext_ln1027_fu_2524_p1;
wire   [0:0] icmp_ln1027_2_fu_2528_p2;
wire   [11:0] zext_ln1495_fu_2592_p1;
wire   [11:0] ret_V_fu_2596_p2;
wire  signed [16:0] grp_fu_4791_p3;
wire  signed [15:0] lshr_ln1_fu_2728_p1;
wire   [15:0] grp_fu_4800_p3;
wire   [22:0] tmp_fu_2746_p1;
wire  signed [22:0] grp_fu_4808_p2;
wire   [8:0] tmp_fu_2746_p4;
wire   [22:0] tmp_7_fu_2764_p1;
wire  signed [22:0] grp_fu_4815_p2;
wire   [8:0] tmp_7_fu_2764_p4;
wire   [2:0] grp_fu_2141_p2;
wire  signed [31:0] tmp_2_fu_2806_p1;
wire  signed [31:0] tmp_2_fu_2806_p2;
wire  signed [31:0] tmp_2_fu_2806_p3;
wire  signed [31:0] tmp_2_fu_2806_p4;
wire  signed [31:0] tmp_2_fu_2806_p5;
wire   [2:0] tmp_2_fu_2806_p6;
wire   [31:0] tmp_2_fu_2806_p7;
wire   [31:0] shl_ln1236_fu_2822_p2;
wire   [31:0] add_ln1236_fu_2832_p2;
wire   [2:0] grp_fu_2153_p2;
wire  signed [31:0] tmp_3_fu_2872_p1;
wire  signed [31:0] tmp_3_fu_2872_p2;
wire  signed [31:0] tmp_3_fu_2872_p3;
wire  signed [31:0] tmp_3_fu_2872_p4;
wire  signed [31:0] tmp_3_fu_2872_p5;
wire   [2:0] tmp_3_fu_2872_p6;
wire   [31:0] tmp_3_fu_2872_p7;
wire   [31:0] shl_ln1240_fu_2888_p2;
wire   [31:0] add_ln1240_1_fu_2898_p2;
wire   [22:0] tmp_9_fu_2914_p1;
wire  signed [22:0] grp_fu_4822_p2;
wire   [8:0] tmp_9_fu_2914_p4;
wire   [15:0] trunc_ln1236_1_fu_2932_p3;
wire   [0:0] icmp_ln1236_fu_2939_p2;
wire   [15:0] add_ln1236_1_fu_2944_p2;
wire   [15:0] trunc_ln1240_1_fu_2958_p3;
wire   [0:0] icmp_ln1240_fu_2965_p2;
wire   [15:0] add_ln1240_2_fu_2970_p2;
wire   [2:0] grp_fu_2414_p2;
wire  signed [31:0] tmp_4_fu_3008_p1;
wire  signed [31:0] tmp_4_fu_3008_p2;
wire  signed [31:0] tmp_4_fu_3008_p3;
wire  signed [31:0] tmp_4_fu_3008_p4;
wire  signed [31:0] tmp_4_fu_3008_p5;
wire   [2:0] tmp_4_fu_3008_p6;
wire   [31:0] tmp_4_fu_3008_p7;
wire   [31:0] shl_ln1244_fu_3024_p2;
wire   [31:0] add_ln1244_1_fu_3034_p2;
wire   [15:0] trunc_ln1244_1_fu_3092_p3;
wire   [0:0] icmp_ln1244_fu_3099_p2;
wire   [15:0] add_ln1244_2_fu_3104_p2;
wire   [0:0] trunc_ln520_7_fu_3142_p1;
wire   [2:0] trunc_ln520_10_fu_3204_p1;
wire   [5:0] trunc_ln1027_fu_3178_p1;
wire   [5:0] add_ln840_6_fu_3230_p2;
wire   [2:0] trunc_ln520_9_fu_3284_p1;
wire   [2:0] trunc_ln520_6_fu_3323_p1;
wire   [2:0] trunc_ln520_8_fu_3359_p1;
wire   [0:0] trunc_ln1733_fu_3395_p1;
wire   [3:0] shl_ln8_fu_3399_p3;
wire   [3:0] trunc_ln1733_1_fu_3411_p1;
wire   [3:0] or_ln1733_fu_3415_p2;
wire   [0:0] trunc_ln1551_fu_3430_p1;
wire   [4:0] trunc_ln1551_1_fu_3446_p1;
wire   [4:0] shl_ln7_fu_3434_p3;
wire   [4:0] tBarSel_fu_3450_p2;
wire   [22:0] grp_fu_4829_p3;
wire  signed [22:0] grp_fu_4838_p3;
wire   [2:0] trunc_ln1370_fu_3475_p1;
wire   [5:0] shl_ln6_fu_3479_p3;
wire   [5:0] trunc_ln1370_1_fu_3491_p1;
wire   [5:0] or_ln1370_fu_3495_p2;
wire   [2:0] trunc_ln520_5_fu_3518_p1;
wire   [2:0] add_ln1212_fu_3522_p2;
wire   [0:0] trunc_ln1183_fu_3556_p1;
wire   [0:0] trunc_ln1162_fu_3567_p1;
wire   [0:0] trunc_ln1141_fu_3578_p1;
wire   [0:0] trunc_ln1120_fu_3589_p1;
wire   [0:0] trunc_ln1099_fu_3600_p1;
wire   [0:0] trunc_ln1689_fu_3653_p1;
wire  signed [2:0] sext_ln1555_fu_3677_p1;
wire   [22:0] shl_ln4_fu_3694_p3;
wire  signed [23:0] grp_fu_4861_p3;
wire  signed [24:0] sext_ln1258_1_fu_3705_p1;
wire   [24:0] zext_ln1258_fu_3701_p1;
wire   [24:0] add_ln1258_2_fu_3708_p2;
wire   [22:0] shl_ln5_fu_3724_p3;
wire   [23:0] zext_ln1259_fu_3731_p1;
wire   [23:0] add_ln1259_fu_3735_p2;
wire  signed [23:0] grp_fu_4869_p3;
wire  signed [24:0] sext_ln1259_1_fu_3745_p1;
wire   [24:0] zext_ln1259_1_fu_3741_p1;
wire   [24:0] add_ln1259_2_fu_3748_p2;
wire   [6:0] tmp_17_fu_3764_p4;
wire   [6:0] tmp_18_fu_3780_p4;
wire   [26:0] trunc_ln1311_fu_3816_p1;
wire   [26:0] sub_ln1311_fu_3819_p2;
wire   [9:0] trunc_ln520_4_fu_3878_p1;
wire   [0:0] outpix_val_V_53_fu_3950_p1;
wire   [15:0] select_ln1633_fu_3965_p3;
wire   [15:0] select_ln1629_fu_3972_p3;
wire   [15:0] op_assign_2_fu_3979_p3;
wire   [9:0] tmp_val_fu_3986_p1;
wire   [0:0] trunc_ln1662_fu_4011_p1;
wire   [0:0] and_ln1662_fu_4014_p2;
wire   [9:0] outpix_val_V_51_fu_4027_p2;
wire   [9:0] outpix_val_V_51_fu_4027_p3;
wire   [1:0] outpix_val_V_51_fu_4027_p4;
wire   [0:0] tmp_19_fu_4069_p3;
wire   [0:0] trunc_ln1499_fu_4065_p1;
wire   [0:0] xor_ln1498_fu_4087_p2;
wire   [26:0] lshr_ln_fu_4077_p4;
wire   [0:0] tmp_20_fu_4115_p3;
wire   [0:0] trunc_ln1499_1_fu_4111_p1;
wire   [0:0] xor_ln1498_1_fu_4133_p2;
wire   [26:0] lshr_ln1498_1_fu_4123_p4;
wire   [0:0] tmp_21_fu_4161_p3;
wire   [0:0] trunc_ln1499_2_fu_4157_p1;
wire   [0:0] xor_ln1498_2_fu_4179_p2;
wire   [26:0] lshr_ln1498_2_fu_4169_p4;
wire   [8:0] tmp_s_fu_4199_p4;
wire   [0:0] trunc_ln1817_fu_4217_p1;
wire   [8:0] tmp_1_fu_4225_p4;
wire   [8:0] tmp_13_fu_4243_p4;
wire   [0:0] and_ln1817_fu_4220_p2;
wire   [9:0] tmp_14_fu_4253_p3;
wire  signed [9:0] tpgBarSelRgb_r_load_2_cast_fu_4272_p1;
wire  signed [9:0] tpgBarSelRgb_g_load_2_cast_fu_4283_p1;
wire   [0:0] trunc_ln1518_fu_4269_p1;
wire   [0:0] and_ln1518_fu_4294_p2;
wire   [0:0] and_ln1518_1_fu_4299_p2;
wire   [9:0] select_ln1558_fu_4287_p3;
wire   [9:0] trunc_ln520_3_fu_4320_p1;
wire   [9:0] add_ln1500_fu_4337_p2;
wire   [20:0] grp_fu_4885_p2;
wire   [24:0] zext_ln1257_6_fu_4376_p1;
wire   [24:0] zext_ln1257_4_fu_4373_p1;
wire   [17:0] trunc_ln1257_fu_4379_p1;
wire   [24:0] add_ln1257_2_fu_4382_p2;
wire   [6:0] tmp_11_fu_4393_p4;
wire   [17:0] add_ln1257_3_fu_4388_p2;
wire   [0:0] icmp_ln1260_fu_4403_p2;
wire   [9:0] trunc_ln_fu_4409_p4;
wire   [16:0] select_ln1261_fu_4427_p3;
wire   [0:0] icmp_ln1261_1_fu_4433_p2;
wire   [9:0] trunc_ln1261_fu_4439_p1;
wire   [16:0] select_ln1262_fu_4451_p3;
wire   [0:0] icmp_ln1262_1_fu_4457_p2;
wire   [9:0] trunc_ln1262_fu_4463_p1;
wire   [9:0] trunc_ln1235_fu_4364_p1;
wire   [9:0] r_1_fu_4419_p3;
wire   [9:0] trunc_ln1239_fu_4367_p1;
wire   [9:0] g_1_fu_4443_p3;
wire   [9:0] trunc_ln1243_fu_4370_p1;
wire   [9:0] b_1_fu_4467_p3;
wire  signed [9:0] tpgBarSelRgb_r_load_1_cast_fu_4502_p1;
wire  signed [9:0] tpgBarSelRgb_g_load_1_cast_fu_4513_p1;
wire   [0:0] trunc_ln1336_fu_4499_p1;
wire   [0:0] and_ln1336_fu_4524_p2;
wire   [0:0] and_ln1336_1_fu_4529_p2;
wire   [9:0] select_ln1377_fu_4517_p3;
wire   [0:0] tmp_22_fu_4546_p3;
wire   [7:0] sub_ln1311_1_fu_4553_p2;
wire   [7:0] trunc_ln1311_2_fu_4558_p4;
wire   [7:0] select_ln1311_fu_4567_p3;
wire   [7:0] outpix_val_V_56_fu_4575_p2;
wire  signed [9:0] tpgBarSelRgb_r_load_cast_fu_4592_p1;
wire  signed [9:0] tpgBarSelRgb_g_load_cast_fu_4606_p1;
wire   [0:0] trunc_ln1219_fu_4603_p1;
wire   [0:0] and_ln1219_fu_4617_p2;
wire   [0:0] and_ln1219_1_fu_4622_p2;
wire   [9:0] select_ln1217_fu_4610_p3;
wire   [9:0] trunc_ln520_2_fu_4658_p1;
wire   [9:0] add_ln1039_fu_4675_p2;
wire   [15:0] grp_fu_4791_p0;
wire  signed [0:0] grp_fu_4791_p1;
wire   [15:0] grp_fu_4791_p2;
wire   [15:0] grp_fu_4800_p2;
wire   [10:0] grp_fu_4808_p0;
wire   [11:0] grp_fu_4808_p1;
wire   [10:0] grp_fu_4815_p0;
wire   [11:0] grp_fu_4815_p1;
wire   [10:0] grp_fu_4822_p0;
wire   [11:0] grp_fu_4822_p1;
wire   [15:0] grp_fu_4829_p0;
wire   [6:0] grp_fu_4829_p1;
wire   [14:0] grp_fu_4829_p2;
wire   [15:0] grp_fu_4838_p0;
wire  signed [6:0] grp_fu_4838_p1;
wire   [17:0] grp_fu_4838_p2;
wire   [15:0] grp_fu_4847_p0;
wire  signed [7:0] grp_fu_4847_p1;
wire   [15:0] grp_fu_4853_p0;
wire   [7:0] grp_fu_4853_p1;
wire   [22:0] grp_fu_4853_p2;
wire   [15:0] grp_fu_4861_p0;
wire  signed [7:0] grp_fu_4861_p1;
wire   [15:0] grp_fu_4869_p0;
wire  signed [5:0] grp_fu_4869_p1;
wire   [7:0] grp_fu_4878_p1;
wire   [15:0] grp_fu_4885_p0;
wire   [4:0] grp_fu_4885_p1;
wire    ap_continue_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_done_int_frp;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [22:0] frp_pipeline_valid_U_valid_out;
wire   [5:0] frp_pipeline_valid_U_num_valid_datasets;
wire   [29:0] pf_ovrlayYUV_U_data_out;
wire    pf_ovrlayYUV_U_data_out_vld;
wire    pf_ovrlayYUV_U_pf_ready;
wire    pf_ovrlayYUV_U_pf_done;
reg   [0:0] ap_frp_data_next_issued_srcYUV;
reg    ap_frp_data_issued_nxt_srcYUV_op625;
reg   [4:0] ap_frp_data_req_srcYUV;
reg   [0:0] ap_frp_data_req_srcYUV_op625;
reg    ap_condition_frp_roi_pvb_no_fwd_prs;
reg    ap_condition_frp_pvb_no_bkwd_prs;
reg    ap_condition_frp_pvb_pf_start;
reg    ap_frp_vld_in;
reg    frp_pipeline_valid_U_exitcond;
reg    pf_ovrlayYUV_U_data_in_vld;
wire   [29:0] pf_ovrlayYUV_U_frpsig_data_in;
reg    pf_all_done;
reg    ap_condition_3374;
reg    ap_condition_3357;
reg    ap_condition_3362;
reg    ap_condition_3379;
wire   [22:0] grp_fu_4808_p00;
wire   [22:0] grp_fu_4815_p00;
wire   [22:0] grp_fu_4822_p00;
wire   [23:0] grp_fu_4847_p00;
wire   [23:0] grp_fu_4853_p20;
wire   [21:0] grp_fu_4869_p00;
wire   [20:0] grp_fu_4885_p00;
reg    ap_condition_2131;
reg    ap_condition_2123;
reg    ap_condition_2115;
reg    ap_condition_2107;
reg    ap_condition_2099;
reg    ap_condition_649;
reg    ap_condition_646;
reg    ap_condition_5454;
reg    ap_condition_5455;
reg    ap_condition_5456;
reg    ap_condition_5457;
reg    ap_condition_5458;
reg    ap_condition_5459;
reg    ap_condition_5453;
reg    ap_condition_5451;
reg    ap_condition_5449;
reg    ap_condition_5447;
reg    ap_condition_5445;
reg    ap_condition_2867;
reg    ap_condition_2869;
reg    ap_condition_2651;
reg    ap_condition_2627;
reg    ap_condition_5683;
reg    ap_condition_5687;
reg    ap_condition_5693;
reg    ap_condition_5697;
reg    ap_condition_5703;
reg    ap_condition_5707;
reg    ap_condition_5712;
reg    ap_condition_5717;
reg    ap_condition_5722;
reg    ap_condition_5729;
reg    ap_condition_5733;
reg    ap_condition_5736;
reg    ap_condition_5739;
reg    ap_condition_5742;
reg    ap_condition_5728;
reg    ap_condition_5750;
reg    ap_condition_5754;
reg    ap_condition_5760;
reg    ap_condition_5764;
reg    ap_condition_5770;
reg    ap_condition_5774;
reg    ap_condition_5778;
reg    ap_condition_5782;
reg    ap_condition_5786;
reg    ap_condition_5792;
reg    ap_condition_5798;
reg    ap_condition_5802;
reg    ap_condition_5806;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 xBar_V = 11'd0;
#0 zonePlateVDelta = 16'd0;
#0 xCount_V = 10'd0;
#0 yCount_V = 10'd0;
#0 xCount_V_2 = 10'd0;
#0 vHatch = 1'd0;
#0 yCount_V_2 = 10'd0;
#0 xCount_V_3 = 10'd0;
#0 yCount_V_3 = 10'd0;
#0 rSerie_V = 28'd94741925;
#0 gSerie_V = 28'd178608805;
#0 bSerie_V = 28'd1044495;
#0 xCount_V_1 = 10'd0;
#0 yCount_V_1 = 6'd0;
#0 ap_frp_data_req_srcYUV = 5'd0;
#0 pf_all_done = 1'b0;
end

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
redYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(redYuv_address0),
    .ce0(redYuv_ce0),
    .q0(redYuv_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
grnYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grnYuv_address0),
    .ce0(grnYuv_ce0),
    .q0(grnYuv_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
bluYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bluYuv_address0),
    .ce0(bluYuv_ce0),
    .q0(bluYuv_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
blkYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(blkYuv_address0),
    .ce0(blkYuv_ce0),
    .q0(blkYuv_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
whiYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(whiYuv_address0),
    .ce0(whiYuv_ce0),
    .q0(whiYuv_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelRgb_r_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelRgb_r_address0),
    .ce0(tpgBarSelRgb_r_ce0),
    .q0(tpgBarSelRgb_r_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_y_address0),
    .ce0(tpgBarSelYuv_y_ce0),
    .q0(tpgBarSelYuv_y_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelRgb_g_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelRgb_g_address0),
    .ce0(tpgBarSelRgb_g_ce0),
    .q0(tpgBarSelRgb_g_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_u_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_u_address0),
    .ce0(tpgBarSelYuv_u_ce0),
    .q0(tpgBarSelYuv_u_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_v_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_v_address0),
    .ce0(tpgBarSelYuv_v_ce0),
    .q0(tpgBarSelYuv_v_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelRgb_b_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelRgb_b_address0),
    .ce0(tpgBarSelRgb_b_ce0),
    .q0(tpgBarSelRgb_b_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R #(
    .DataWidth( 20 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
tpgSinTableArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_address0),
    .ce0(tpgSinTableArray_ce0),
    .q0(tpgSinTableArray_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R #(
    .DataWidth( 3 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
tpgTartanBarArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgTartanBarArray_address0),
    .ce0(tpgTartanBarArray_ce0),
    .q0(tpgTartanBarArray_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
whiYuv_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(whiYuv_1_address0),
    .ce0(whiYuv_1_ce0),
    .q0(whiYuv_1_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
blkYuv_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(blkYuv_1_address0),
    .ce0(blkYuv_1_ce0),
    .q0(blkYuv_1_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 410 ),
    .AddressWidth( 9 ))
tpgSinTableArray_9bit_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_0_address0),
    .ce0(tpgSinTableArray_9bit_0_ce0),
    .q0(tpgSinTableArray_9bit_0_q0),
    .address1(tpgSinTableArray_9bit_0_address1),
    .ce1(tpgSinTableArray_9bit_0_ce1),
    .q1(tpgSinTableArray_9bit_0_q1),
    .address2(tpgSinTableArray_9bit_0_address2),
    .ce2(tpgSinTableArray_9bit_0_ce2),
    .q2(tpgSinTableArray_9bit_0_q2)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 410 ),
    .AddressWidth( 9 ))
tpgSinTableArray_9bit_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_1_address0),
    .ce0(tpgSinTableArray_9bit_1_ce0),
    .q0(tpgSinTableArray_9bit_1_q0),
    .address1(tpgSinTableArray_9bit_1_address1),
    .ce1(tpgSinTableArray_9bit_1_ce1),
    .q1(tpgSinTableArray_9bit_1_q1),
    .address2(tpgSinTableArray_9bit_1_address2),
    .ce2(tpgSinTableArray_9bit_1_ce2),
    .q2(tpgSinTableArray_9bit_1_q2)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 410 ),
    .AddressWidth( 9 ))
tpgSinTableArray_9bit_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_2_address0),
    .ce0(tpgSinTableArray_9bit_2_ce0),
    .q0(tpgSinTableArray_9bit_2_q0),
    .address1(tpgSinTableArray_9bit_2_address1),
    .ce1(tpgSinTableArray_9bit_2_ce1),
    .q1(tpgSinTableArray_9bit_2_q1),
    .address2(tpgSinTableArray_9bit_2_address2),
    .ce2(tpgSinTableArray_9bit_2_ce2),
    .q2(tpgSinTableArray_9bit_2_q2)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 410 ),
    .AddressWidth( 9 ))
tpgSinTableArray_9bit_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_3_address0),
    .ce0(tpgSinTableArray_9bit_3_ce0),
    .q0(tpgSinTableArray_9bit_3_q0),
    .address1(tpgSinTableArray_9bit_3_address1),
    .ce1(tpgSinTableArray_9bit_3_ce1),
    .q1(tpgSinTableArray_9bit_3_q1),
    .address2(tpgSinTableArray_9bit_3_address2),
    .ce2(tpgSinTableArray_9bit_3_ce2),
    .q2(tpgSinTableArray_9bit_3_q2)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 410 ),
    .AddressWidth( 9 ))
tpgSinTableArray_9bit_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_4_address0),
    .ce0(tpgSinTableArray_9bit_4_ce0),
    .q0(tpgSinTableArray_9bit_4_q0),
    .address1(tpgSinTableArray_9bit_4_address1),
    .ce1(tpgSinTableArray_9bit_4_ce1),
    .q1(tpgSinTableArray_9bit_4_q1),
    .address2(tpgSinTableArray_9bit_4_address2),
    .ce2(tpgSinTableArray_9bit_4_ce2),
    .q2(tpgSinTableArray_9bit_4_q2)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
tpgCheckerBoardArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgCheckerBoardArray_address0),
    .ce0(tpgCheckerBoardArray_ce0),
    .q0(tpgCheckerBoardArray_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_VESA_r_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_VESA_r_address0),
    .ce0(DPtpgBarSelRgb_VESA_r_ce0),
    .q0(DPtpgBarSelRgb_VESA_r_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_VESA_g_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_VESA_g_address0),
    .ce0(DPtpgBarSelRgb_VESA_g_ce0),
    .q0(DPtpgBarSelRgb_VESA_g_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_VESA_b_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_VESA_b_address0),
    .ce0(DPtpgBarSelRgb_VESA_b_ce0),
    .q0(DPtpgBarSelRgb_VESA_b_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R #(
    .DataWidth( 3 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
DPtpgBarArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarArray_address0),
    .ce0(DPtpgBarArray_ce0),
    .q0(DPtpgBarArray_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_CEA_r_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_CEA_r_address0),
    .ce0(DPtpgBarSelRgb_CEA_r_ce0),
    .q0(DPtpgBarSelRgb_CEA_r_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_CEA_g_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_CEA_g_address0),
    .ce0(DPtpgBarSelRgb_CEA_g_ce0),
    .q0(DPtpgBarSelRgb_CEA_g_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_CEA_b_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_CEA_b_address0),
    .ce0(DPtpgBarSelRgb_CEA_b_ce0),
    .q0(DPtpgBarSelRgb_CEA_b_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_601_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_601_y_address0),
    .ce0(DPtpgBarSelYuv_601_y_ce0),
    .q0(DPtpgBarSelYuv_601_y_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_601_v_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_601_v_address0),
    .ce0(DPtpgBarSelYuv_601_v_ce0),
    .q0(DPtpgBarSelYuv_601_v_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_601_u_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_601_u_address0),
    .ce0(DPtpgBarSelYuv_601_u_ce0),
    .q0(DPtpgBarSelYuv_601_u_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_709_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_709_y_address0),
    .ce0(DPtpgBarSelYuv_709_y_ce0),
    .q0(DPtpgBarSelYuv_709_y_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_709_v_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_709_v_address0),
    .ce0(DPtpgBarSelYuv_709_v_ce0),
    .q0(DPtpgBarSelYuv_709_v_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_709_u_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_709_u_address0),
    .ce0(DPtpgBarSelYuv_709_u_ce0),
    .q0(DPtpgBarSelYuv_709_u_q0)
);

design_1_v_tpg_0_0_reg_ap_uint_10_s grp_reg_ap_uint_10_s_fu_2159(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .d(barWidthMinSamples),
    .ap_return(grp_reg_ap_uint_10_s_fu_2159_ap_return),
    .ap_ce(1'b1)
);

design_1_v_tpg_0_0_reg_int_s grp_reg_int_s_fu_2649(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .d(grp_reg_int_s_fu_2649_d),
    .ap_return(grp_reg_int_s_fu_2649_ap_return),
    .ap_ce(1'b1)
);

design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1 #(
    .ID( 1 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 3 ))
urem_11ns_4ns_3_15_1_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln520_1_fu_2071_p1),
    .din1(grp_fu_2141_p1),
    .ce(1'b1),
    .dout(grp_fu_2141_p2)
);

design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1 #(
    .ID( 1 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 3 ))
urem_11ns_4ns_3_15_1_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2153_p0),
    .din1(grp_fu_2153_p1),
    .ce(1'b1),
    .dout(grp_fu_2153_p2)
);

design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1 #(
    .ID( 1 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 3 ))
urem_11ns_4ns_3_15_1_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2414_p0),
    .din1(grp_fu_2414_p1),
    .ce(1'b1),
    .dout(grp_fu_2414_p2)
);

design_1_v_tpg_0_0_mux_53_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_53_32_1_1_U55(
    .din0(tmp_2_fu_2806_p1),
    .din1(tmp_2_fu_2806_p2),
    .din2(tmp_2_fu_2806_p3),
    .din3(tmp_2_fu_2806_p4),
    .din4(tmp_2_fu_2806_p5),
    .din5(tmp_2_fu_2806_p6),
    .dout(tmp_2_fu_2806_p7)
);

design_1_v_tpg_0_0_mux_53_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_53_32_1_1_U56(
    .din0(tmp_3_fu_2872_p1),
    .din1(tmp_3_fu_2872_p2),
    .din2(tmp_3_fu_2872_p3),
    .din3(tmp_3_fu_2872_p4),
    .din4(tmp_3_fu_2872_p5),
    .din5(tmp_3_fu_2872_p6),
    .dout(tmp_3_fu_2872_p7)
);

design_1_v_tpg_0_0_mux_53_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_53_32_1_1_U57(
    .din0(tmp_4_fu_3008_p1),
    .din1(tmp_4_fu_3008_p2),
    .din2(tmp_4_fu_3008_p3),
    .din3(tmp_4_fu_3008_p4),
    .din4(tmp_4_fu_3008_p5),
    .din5(tmp_4_fu_3008_p6),
    .dout(tmp_4_fu_3008_p7)
);

design_1_v_tpg_0_0_mux_32_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 10 ))
mux_32_10_1_1_U58(
    .din0(10'd0),
    .din1(outpix_val_V_51_fu_4027_p2),
    .din2(outpix_val_V_51_fu_4027_p3),
    .din3(outpix_val_V_51_fu_4027_p4),
    .dout(outpix_val_V_51_fu_4027_p5)
);

design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
am_addmul_16ns_1s_16ns_17_4_1_U59(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4791_p0),
    .din1(grp_fu_4791_p1),
    .din2(grp_fu_4791_p2),
    .ce(1'b1),
    .dout(grp_fu_4791_p3)
);

design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U60(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(Zplate_Hor_Control_Delta_read_reg_5014),
    .din1(grp_reg_int_s_fu_2649_ap_return),
    .din2(grp_fu_4800_p2),
    .ce(1'b1),
    .dout(grp_fu_4800_p3)
);

design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 23 ))
mul_mul_11ns_12ns_23_4_1_U61(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4808_p0),
    .din1(grp_fu_4808_p1),
    .ce(1'b1),
    .dout(grp_fu_4808_p2)
);

design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 23 ))
mul_mul_11ns_12ns_23_4_1_U62(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4815_p0),
    .din1(grp_fu_4815_p1),
    .ce(1'b1),
    .dout(grp_fu_4815_p2)
);

design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 23 ))
mul_mul_11ns_12ns_23_4_1_U63(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4822_p0),
    .din1(grp_fu_4822_p1),
    .ce(1'b1),
    .dout(grp_fu_4822_p2)
);

design_1_v_tpg_0_0_mac_muladd_16ns_7ns_15ns_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 23 ))
mac_muladd_16ns_7ns_15ns_23_4_1_U64(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4829_p0),
    .din1(grp_fu_4829_p1),
    .din2(grp_fu_4829_p2),
    .ce(1'b1),
    .dout(grp_fu_4829_p3)
);

design_1_v_tpg_0_0_mac_muladd_16ns_7s_18ns_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 23 ))
mac_muladd_16ns_7s_18ns_23_4_1_U65(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4838_p0),
    .din1(grp_fu_4838_p1),
    .din2(grp_fu_4838_p2),
    .ce(1'b1),
    .dout(grp_fu_4838_p3)
);

design_1_v_tpg_0_0_mul_mul_16ns_8s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_mul_16ns_8s_24_4_1_U66(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4847_p0),
    .din1(grp_fu_4847_p1),
    .ce(1'b1),
    .dout(grp_fu_4847_p2)
);

design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 24 ))
mac_muladd_16ns_8ns_23ns_24_4_1_U67(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4853_p0),
    .din1(grp_fu_4853_p1),
    .din2(grp_fu_4853_p2),
    .ce(1'b1),
    .dout(grp_fu_4853_p3)
);

design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 24 ))
mac_muladd_16ns_8s_23s_24_4_1_U68(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4861_p0),
    .din1(grp_fu_4861_p1),
    .din2(grp_fu_4838_p3),
    .ce(1'b1),
    .dout(grp_fu_4861_p3)
);

design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16ns_6s_24s_24_4_1_U69(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4869_p0),
    .din1(grp_fu_4869_p1),
    .din2(grp_fu_4847_p2),
    .ce(1'b1),
    .dout(grp_fu_4869_p3)
);

design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
mul_mul_20s_8ns_28_4_1_U70(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tpgSinTableArray_q0),
    .din1(grp_fu_4878_p1),
    .ce(1'b1),
    .dout(grp_fu_4878_p2)
);

design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 21 ))
mul_mul_16ns_5ns_21_4_1_U71(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4885_p0),
    .din1(grp_fu_4885_p1),
    .ce(1'b1),
    .dout(grp_fu_4885_p2)
);

design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(pf_all_done),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(pf_all_done)
);

design_1_v_tpg_0_0_frp_pipeline_valid #(
    .PipelineLatency( 23 ),
    .PipelineII( 1 ),
    .CeilLog2Stages( 5 ),
    .ExitLatency( 21 ))
frp_pipeline_valid_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .valid_in(ap_frp_vld_in),
    .exitcond(frp_pipeline_valid_U_exitcond),
    .valid_out(frp_pipeline_valid_U_valid_out),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

design_1_v_tpg_0_0_frp_fifoout #(
    .BlockingType( 1 ),
    .PipeLatency( 23 ),
    .PipelineII( 1 ),
    .DataWidth( 30 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 5 ),
    .CeilLog2FDepth( 5 ),
    .PfAllDoneEnable( 2 ))
pf_ovrlayYUV_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ovrlayYUV_U_frpsig_data_in),
    .data_out(pf_ovrlayYUV_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(pf_ovrlayYUV_U_data_in_vld),
    .data_out_vld(pf_ovrlayYUV_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(1'b1),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ovrlayYUV_U_pf_ready),
    .pf_done(pf_ovrlayYUV_U_pf_done),
    .data_out_read(ovrlayYUV_full_n),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_frp_data_req_srcYUV <= 5'd0;
    end else begin
        if ((frp_pipeline_valid_U_valid_out[5'd0] == 1'b0)) begin
            ap_frp_data_req_srcYUV <= (ap_frp_data_req_srcYUV - ap_frp_data_next_issued_srcYUV);
        end else begin
            ap_frp_data_req_srcYUV <= ((ap_frp_data_req_srcYUV + ap_frp_data_req_srcYUV_op625) - ap_frp_data_next_issued_srcYUV);
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        pf_all_done <= 1'b0;
    end else begin
        pf_all_done <= pf_ovrlayYUV_U_pf_done;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_2131)) begin
            ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660 <= select_ln1099_fu_3603_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660 <= ap_phi_reg_pp0_iter18_phi_ln1099_reg_1660;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_2123)) begin
            ap_phi_reg_pp0_iter19_phi_ln1120_reg_1649 <= select_ln1120_fu_3592_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1120_reg_1649 <= ap_phi_reg_pp0_iter18_phi_ln1120_reg_1649;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_2115)) begin
            ap_phi_reg_pp0_iter19_phi_ln1141_reg_1638 <= select_ln1141_fu_3581_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1141_reg_1638 <= ap_phi_reg_pp0_iter18_phi_ln1141_reg_1638;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_2107)) begin
            ap_phi_reg_pp0_iter19_phi_ln1162_reg_1627 <= select_ln1162_fu_3570_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1162_reg_1627 <= ap_phi_reg_pp0_iter18_phi_ln1162_reg_1627;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_2099)) begin
            ap_phi_reg_pp0_iter19_phi_ln1183_reg_1616 <= select_ln1183_fu_3559_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1183_reg_1616 <= ap_phi_reg_pp0_iter18_phi_ln1183_reg_1616;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_649)) begin
            ap_phi_reg_pp0_iter19_phi_ln1459_reg_1605 <= grp_fu_1972_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1459_reg_1605 <= ap_phi_reg_pp0_iter18_phi_ln1459_reg_1605;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_646)) begin
            ap_phi_reg_pp0_iter19_phi_ln1474_reg_1594 <= grp_fu_1972_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1474_reg_1594 <= ap_phi_reg_pp0_iter18_phi_ln1474_reg_1594;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((icmp_ln1428_fu_2177_p2 == 1'd1) & (icmp_ln520_fu_2075_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_fu_2081_p2 == 1'd0) & (bckgndId_load == 8'd12))) | ((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((icmp_ln520_fu_2075_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_fu_2081_p2 == 1'd1) & (bckgndId_load == 8'd12))))) begin
        ap_phi_reg_pp0_iter1_hHatch_reg_1572 <= 1'd1;
    end else if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_hHatch_reg_1572 <= ap_phi_reg_pp0_iter0_hHatch_reg_1572;
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1)) begin
        if ((1'b1 == ap_condition_5459)) begin
            ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846 <= 10'd1023;
        end else if ((1'b1 == ap_condition_5458)) begin
            ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846 <= 10'd0;
        end else if ((1'b1 == ap_condition_5457)) begin
            ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846 <= select_ln507_2_cast_cast_cast_cast_fu_2008_p1;
        end else if ((1'b1 == ap_condition_5456)) begin
            ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846 <= outpix_val_V_1;
        end else if ((1'b1 == ap_condition_5455)) begin
            ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846 <= outpix_val_V;
        end else if ((1'b1 == ap_condition_5454)) begin
            ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846 <= rampStart_1;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846 <= ap_phi_reg_pp0_iter0_outpix_val_V_39_reg_1846;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((icmp_ln520_fu_2075_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_766_p2 == 8'd5) & (colorFormatLocal_read_read_fu_736_p2 == 8'd0))) | ((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((icmp_ln520_fu_2075_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_766_p2 == 8'd8) & (colorFormatLocal_read_read_fu_736_p2 == 8'd0))))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754 <= 10'd1023;
    end else if ((((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((icmp_ln520_fu_2075_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_766_p2 == 8'd4) & (colorFormatLocal_read_read_fu_736_p2 == 8'd0))) | ((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((icmp_ln520_fu_2075_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_766_p2 == 8'd6) & (colorFormatLocal_read_read_fu_736_p2 == 8'd0))) | ((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((icmp_ln520_fu_2075_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_766_p2 == 8'd7) & (colorFormatLocal_read_read_fu_736_p2 == 8'd0))))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754 <= 10'd0;
    end else if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((icmp_ln520_fu_2075_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_766_p2 == 8'd3)))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754 <= outpix_val_V_17;
    end else if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754 <= ap_phi_reg_pp0_iter0_outpix_val_V_40_reg_1754;
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1)) begin
        if ((1'b1 == ap_condition_5459)) begin
            ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671 <= pix_val_V_13;
        end else if ((1'b1 == ap_condition_5458)) begin
            ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671 <= pix_val_V_12;
        end else if ((1'b1 == ap_condition_5457)) begin
            ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671 <= outpix_val_V_2;
        end else if ((1'b1 == ap_condition_5456)) begin
            ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671 <= select_ln507_cast1_fu_2016_p1;
        end else if ((1'b1 == ap_condition_5455)) begin
            ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671 <= select_ln507_cast_cast_fu_2012_p1;
        end else if ((1'b1 == ap_condition_5454)) begin
            ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671 <= outpix_val_V_17;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671 <= ap_phi_reg_pp0_iter0_outpix_val_V_41_reg_1671;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1)) begin
        if ((1'b1 == ap_condition_5453)) begin
            ap_phi_reg_pp0_iter1_phi_ln1099_reg_1660 <= 2'd1;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_phi_ln1099_reg_1660 <= ap_phi_reg_pp0_iter0_phi_ln1099_reg_1660;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1)) begin
        if ((1'b1 == ap_condition_5451)) begin
            ap_phi_reg_pp0_iter1_phi_ln1120_reg_1649 <= 2'd1;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_phi_ln1120_reg_1649 <= ap_phi_reg_pp0_iter0_phi_ln1120_reg_1649;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1)) begin
        if ((1'b1 == ap_condition_5449)) begin
            ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638 <= 2'd1;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638 <= ap_phi_reg_pp0_iter0_phi_ln1141_reg_1638;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1)) begin
        if ((1'b1 == ap_condition_5447)) begin
            ap_phi_reg_pp0_iter1_phi_ln1162_reg_1627 <= 2'd1;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_phi_ln1162_reg_1627 <= ap_phi_reg_pp0_iter0_phi_ln1162_reg_1627;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1)) begin
        if ((1'b1 == ap_condition_5445)) begin
            ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616 <= 2'd1;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616 <= ap_phi_reg_pp0_iter0_phi_ln1183_reg_1616;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((cmp126_i_read_reg_4950 == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln1756_reg_5543) & (cmp2_i381_read_reg_5049 == 1'd0)) | ((cmp126_i_read_reg_4950 == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln1756_reg_5543) & (cmp2_i381_read_reg_5049 == 1'd0)))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846 <= DPtpgBarSelYuv_709_y_q0;
    end else if ((((cmp126_i_read_reg_4950 == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln1756_reg_5543) & (cmp2_i381_read_reg_5049 == 1'd0)) | ((cmp126_i_read_reg_4950 == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln1756_reg_5543) & (cmp2_i381_read_reg_5049 == 1'd0)))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846 <= DPtpgBarSelYuv_601_y_q0;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp2_i381_read_reg_5049 == 1'd1)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp2_i381_read_reg_5049 == 1'd0)))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846 <= outpix_val_V_37_fu_4276_p3;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp2_i381_read_reg_5049 == 1'd1)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp2_i381_read_reg_5049 == 1'd0)))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846 <= outpix_val_V_35_fu_4506_p3;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp2_i381_read_reg_5049 == 1'd1)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp2_i381_read_reg_5049 == 1'd0)))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846 <= outpix_val_V_33_fu_4596_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd2) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846 <= outpix_val_V_54_fu_4643_p1;
    end else if ((~(colorFormatLocal_read_reg_5045 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd4) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846 <= outpix_val_V_read_reg_5086;
    end else if ((~(colorFormatLocal_read_reg_5045 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd5) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846 <= outpix_val_V_1_read_reg_5092;
    end else if ((~(colorFormatLocal_read_reg_5045 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd6) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846 <= select_ln507_2_cast_cast_cast_cast_reg_5141;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd10) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846 <= zext_ln211_fu_4581_p1;
    end else if (((~(colorFormatLocal_read_reg_5045 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd12) & (or_ln1449_reg_5295_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_reg_5045 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd7) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846 <= 10'd0;
    end else if (((~(colorFormatLocal_read_reg_5045 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd12) & (or_ln1449_reg_5295_pp0_iter19_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_reg_5045 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd8) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846 <= 10'd1023;
    end else if (((cmp59_i_read_reg_4954 == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp2_i381_read_reg_5049 == 1'd1))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846 <= pix_val_V_5_cast_fu_3926_p1;
    end else if (((cmp59_i_read_reg_4954 == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp2_i381_read_reg_5049 == 1'd1))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846 <= sext_ln213_fu_3938_p1;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846 <= p_0_0_0_0_0129359_out_i;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846 <= outpix_val_V_18_fu_4662_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd14) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846 <= outpix_val_V_27_fu_4324_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd16) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846 <= outpix_val_V_29_fu_4209_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd17) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846 <= tmp_val_4_fu_4004_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd18) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846 <= select_ln507_1_fu_3953_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846 <= ap_phi_reg_pp0_iter20_outpix_val_V_39_reg_1846;
    end
end

always @ (posedge ap_clk) begin
    if (((cmp126_i_read_reg_4950 == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln1756_reg_5543) & (cmp2_i381_read_reg_5049 == 1'd0))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754 <= DPtpgBarSelYuv_709_v_q0;
    end else if (((cmp126_i_read_reg_4950 == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln1756_reg_5543) & (cmp2_i381_read_reg_5049 == 1'd0))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754 <= DPtpgBarSelYuv_601_v_q0;
    end else if (((cmp126_i_read_reg_4950 == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln1756_reg_5543) & (cmp2_i381_read_reg_5049 == 1'd0))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754 <= DPtpgBarSelYuv_709_u_q0;
    end else if (((cmp126_i_read_reg_4950 == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln1756_reg_5543) & (cmp2_i381_read_reg_5049 == 1'd0))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754 <= DPtpgBarSelYuv_601_u_q0;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp2_i381_read_reg_5049 == 1'd1)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp2_i381_read_reg_5049 == 1'd0)))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754 <= outpix_val_V_60_fu_4304_p3;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp2_i381_read_reg_5049 == 1'd1)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp2_i381_read_reg_5049 == 1'd0)))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754 <= outpix_val_V_59_fu_4534_p3;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp2_i381_read_reg_5049 == 1'd1)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp2_i381_read_reg_5049 == 1'd0)))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754 <= outpix_val_V_58_fu_4627_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd2) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754 <= outpix_val_V_55_fu_4647_p3;
    end else if ((~(colorFormatLocal_read_reg_5045 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd4) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754 <= redYuv_q0;
    end else if ((~(colorFormatLocal_read_reg_5045 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd5) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754 <= grnYuv_q0;
    end else if ((~(colorFormatLocal_read_reg_5045 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd6) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754 <= bluYuv_q0;
    end else if ((~(colorFormatLocal_read_reg_5045 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd7) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754 <= blkYuv_q0;
    end else if ((~(colorFormatLocal_read_reg_5045 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd8) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754 <= whiYuv_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd10) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754 <= outpix_val_V_57_fu_4585_p3;
    end else if ((~(colorFormatLocal_read_reg_5045 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd12) & (or_ln1449_reg_5295_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754 <= blkYuv_1_q0;
    end else if ((~(colorFormatLocal_read_reg_5045 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd12) & (or_ln1449_reg_5295_pp0_iter19_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754 <= whiYuv_1_q0;
    end else if (((cmp59_i_read_reg_4954 == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp2_i381_read_reg_5049 == 1'd1))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754 <= pix_val_V_6_cast_fu_3930_p1;
    end else if (((cmp59_i_read_reg_4954 == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp2_i381_read_reg_5049 == 1'd1))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754 <= sext_ln213_1_fu_3942_p1;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754 <= p_0_1_0_0_0131361_out_i;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754 <= outpix_val_V_19_fu_4668_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd14) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754 <= outpix_val_V_28_fu_4330_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd16) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754 <= outpix_val_V_48_fu_4261_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd17) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754 <= outpix_val_V_51_fu_4027_p5;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd18) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754 <= select_ln507_1_fu_3953_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754 <= ap_phi_reg_pp0_iter20_outpix_val_V_40_reg_1754;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp2_i381_read_reg_5049 == 1'd0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp2_i381_read_reg_5049 == 1'd0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp2_i381_read_reg_5049 == 1'd0)))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671 <= tpgBarSelYuv_v_q0;
    end else if ((((cmp126_i_read_reg_4950 == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln1756_reg_5543) & (cmp2_i381_read_reg_5049 == 1'd0)) | ((cmp126_i_read_reg_4950 == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln1756_reg_5543) & (cmp2_i381_read_reg_5049 == 1'd0)))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671 <= DPtpgBarSelYuv_709_v_q0;
    end else if ((((cmp126_i_read_reg_4950 == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln1756_reg_5543) & (cmp2_i381_read_reg_5049 == 1'd0)) | ((cmp126_i_read_reg_4950 == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln1756_reg_5543) & (cmp2_i381_read_reg_5049 == 1'd0)))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671 <= DPtpgBarSelYuv_601_v_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp2_i381_read_reg_5049 == 1'd1))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671 <= tpgBarSelRgb_b_load_2_cast_fu_4312_p1;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp2_i381_read_reg_5049 == 1'd1))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671 <= tpgBarSelRgb_b_load_1_cast_fu_4542_p1;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp2_i381_read_reg_5049 == 1'd1))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671 <= tpgBarSelRgb_b_load_cast_fu_4635_p1;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd2) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671 <= outpix_val_V_55_fu_4647_p3;
    end else if ((~(colorFormatLocal_read_reg_5045 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd4) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671 <= select_ln507_cast_cast_reg_5147;
    end else if ((~(colorFormatLocal_read_reg_5045 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd5) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671 <= select_ln507_cast1_reg_5153;
    end else if ((~(colorFormatLocal_read_reg_5045 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd6) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671 <= outpix_val_V_2_read_reg_5104;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd10) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671 <= outpix_val_V_57_fu_4585_p3;
    end else if (((~(colorFormatLocal_read_reg_5045 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd12) & (or_ln1449_reg_5295_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_reg_5045 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd7) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671 <= pix_val_V_12_read_reg_5110;
    end else if (((~(colorFormatLocal_read_reg_5045 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd12) & (or_ln1449_reg_5295_pp0_iter19_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_reg_5045 == 8'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd8) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671 <= pix_val_V_13_read_reg_5118;
    end else if (((cmp59_i_read_reg_4954 == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp2_i381_read_reg_5049 == 1'd1))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671 <= pix_val_V_7_cast_fu_3934_p1;
    end else if (((cmp59_i_read_reg_4954 == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp2_i381_read_reg_5049 == 1'd1))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671 <= sext_ln213_2_fu_3946_p1;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671 <= p_0_2_0_0_0133363_out_i;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671 <= outpix_val_V_19_fu_4668_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd14) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671 <= outpix_val_V_28_fu_4330_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd16) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671 <= outpix_val_V_49_fu_4235_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd17) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671 <= tmp_val_5_fu_3990_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd18) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671 <= select_ln507_1_fu_3953_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671 <= ap_phi_reg_pp0_iter20_outpix_val_V_41_reg_1671;
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((bckgndId_load_read_reg_5071 == 8'd12) & (icmp_ln1019_1_fu_2484_p2 == 1'd1) & (icmp_ln1027_8_fu_2478_p2 == 1'd0) & (icmp_ln1428_reg_5227 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_5193 == 1'd0) & (icmp_ln520_reg_5189 == 1'd0)))) begin
        ap_phi_reg_pp0_iter2_hHatch_reg_1572 <= 1'd1;
    end else if ((((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((bckgndId_load_read_reg_5071 == 8'd12) & (icmp_ln1019_1_fu_2484_p2 == 1'd0) & (icmp_ln1027_8_fu_2478_p2 == 1'd0) & (icmp_ln1428_reg_5227 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_5193 == 1'd0) & (icmp_ln520_reg_5189 == 1'd0))) | ((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((bckgndId_load_read_reg_5071 == 8'd12) & (icmp_ln1027_8_fu_2478_p2 == 1'd1) & (icmp_ln1428_reg_5227 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_5193 == 1'd0) & (icmp_ln520_reg_5189 == 1'd0))))) begin
        ap_phi_reg_pp0_iter2_hHatch_reg_1572 <= 1'd0;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_hHatch_reg_1572 <= ap_phi_reg_pp0_iter1_hHatch_reg_1572;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_2869)) begin
            ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846 <= 10'd0;
        end else if ((1'b1 == ap_condition_2867)) begin
            ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846 <= 10'd1023;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846 <= ap_phi_reg_pp0_iter2_outpix_val_V_39_reg_1846;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_2869)) begin
            ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754 <= 10'd0;
        end else if ((1'b1 == ap_condition_2867)) begin
            ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754 <= 10'd1023;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754 <= ap_phi_reg_pp0_iter2_outpix_val_V_40_reg_1754;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_2869)) begin
            ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671 <= pix_val_V_12_read_reg_5110;
        end else if ((1'b1 == ap_condition_2867)) begin
            ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671 <= pix_val_V_13_read_reg_5118;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671 <= ap_phi_reg_pp0_iter2_outpix_val_V_41_reg_1671;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_2651)) begin
            ap_phi_reg_pp0_iter3_phi_ln1459_reg_1605 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_phi_ln1459_reg_1605 <= ap_phi_reg_pp0_iter2_phi_ln1459_reg_1605;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_2627)) begin
            ap_phi_reg_pp0_iter3_phi_ln1474_reg_1594 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_phi_ln1474_reg_1594 <= ap_phi_reg_pp0_iter2_phi_ln1474_reg_1594;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            hdata_flag_1_fu_554 <= hdata_flag_0;
        end else if ((1'b1 == ap_condition_5722)) begin
            hdata_flag_1_fu_554 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            outpix_val_V_3_fu_562 <= outpix_val_V_5;
        end else if (((ap_enable_reg_pp0_iter21 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter20_reg == 1'd0))) begin
            outpix_val_V_3_fu_562 <= ap_phi_mux_outpix_val_V_45_phi_fu_1964_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln520_reg_5189_pp0_iter20_reg == 1'd0) & (cmp8_read_reg_5075 == 1'd0))) begin
            outpix_val_V_45_reg_1961 <= ap_phi_mux_outpix_val_V_39_phi_fu_1851_p78;
        end else if (((icmp_ln520_reg_5189_pp0_iter20_reg == 1'd0) & (cmp8_read_reg_5075 == 1'd1))) begin
            outpix_val_V_45_reg_1961 <= outpix_val_V_61_fu_4728_p3;
        end else if (~(icmp_ln520_reg_5189_pp0_iter20_reg == 1'd1)) begin
            outpix_val_V_45_reg_1961 <= ap_phi_reg_pp0_iter21_outpix_val_V_45_reg_1961;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln520_reg_5189_pp0_iter20_reg == 1'd0) & (cmp8_read_reg_5075 == 1'd0))) begin
            outpix_val_V_46_reg_1950 <= ap_phi_mux_outpix_val_V_40_phi_fu_1759_p78;
        end else if (((icmp_ln520_reg_5189_pp0_iter20_reg == 1'd0) & (cmp8_read_reg_5075 == 1'd1))) begin
            outpix_val_V_46_reg_1950 <= outpix_val_V_62_fu_4721_p3;
        end else if (~(icmp_ln520_reg_5189_pp0_iter20_reg == 1'd1)) begin
            outpix_val_V_46_reg_1950 <= ap_phi_reg_pp0_iter21_outpix_val_V_46_reg_1950;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln520_reg_5189_pp0_iter20_reg == 1'd0) & (cmp8_read_reg_5075 == 1'd0))) begin
            outpix_val_V_47_reg_1939 <= ap_phi_mux_outpix_val_V_41_phi_fu_1674_p78;
        end else if (((icmp_ln520_reg_5189_pp0_iter20_reg == 1'd0) & (cmp8_read_reg_5075 == 1'd1))) begin
            outpix_val_V_47_reg_1939 <= outpix_val_V_63_fu_4714_p3;
        end else if (~(icmp_ln520_reg_5189_pp0_iter20_reg == 1'd1)) begin
            outpix_val_V_47_reg_1939 <= ap_phi_reg_pp0_iter21_outpix_val_V_47_reg_1939;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            outpix_val_V_4_fu_566 <= outpix_val_V_6;
        end else if (((ap_enable_reg_pp0_iter21 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter20_reg == 1'd0))) begin
            outpix_val_V_4_fu_566 <= ap_phi_mux_outpix_val_V_46_phi_fu_1953_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            outpix_val_V_8_fu_570 <= outpix_val_V_7;
        end else if (((ap_enable_reg_pp0_iter21 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter20_reg == 1'd0))) begin
            outpix_val_V_8_fu_570 <= ap_phi_mux_outpix_val_V_47_phi_fu_1942_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            phi_mul_fu_542 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter5_reg == 1'd0))) begin
            phi_mul_fu_542 <= add_ln525_fu_2705_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rampVal_2_flag_1_fu_550 <= rampVal_2_flag_0;
        end else if ((1'b1 == ap_condition_5733)) begin
            rampVal_2_flag_1_fu_550 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rampVal_3_flag_1_fu_558 <= rampVal_3_flag_0;
        end else if ((1'b1 == ap_condition_5736)) begin
            rampVal_3_flag_1_fu_558 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((1'b1 == ap_condition_3362) & (1'b0 == ap_block_pp0_stage0_11001))) | ((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((1'b1 == ap_condition_3357) & (1'b0 == ap_block_pp0_stage0_11001))))) begin
        vHatch <= 1'd1;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((icmp_ln1404 == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_5193 == 1'd1) & (1'd0 == and_ln1409_fu_2433_p2) & (1'd0 == and_ln1404_reg_5223) & (icmp_ln520_reg_5189 == 1'd0)))) begin
        vHatch <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((icmp_ln520_fu_2075_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_fu_2081_p2 == 1'd1) & (bckgndId_load_read_read_fu_766_p2 == 8'd9)))) begin
        xBar_V <= 11'd0;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((bckgndId_load_read_reg_5071 == 8'd9) & (icmp_ln1027_1_fu_2602_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_5193 == 1'd0) & (icmp_ln520_reg_5189 == 1'd0)))) begin
        xBar_V <= add_ln186_fu_2607_p2;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((bckgndId_load_read_reg_5071 == 8'd9) & (icmp_ln1027_1_fu_2602_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_5193 == 1'd0) & (icmp_ln520_reg_5189 == 1'd0)))) begin
        xBar_V <= sub_ln186_fu_2613_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((icmp_ln520_fu_2075_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_fu_2081_p2 == 1'd1) & (bckgndId_load_read_read_fu_766_p2 == 8'd11)))) begin
        xCount_V <= 10'd0;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((bckgndId_load_read_reg_5071 == 8'd11) & (icmp_ln1027_5_fu_2560_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_5193 == 1'd0) & (icmp_ln520_reg_5189 == 1'd0)))) begin
        xCount_V <= add_ln840_4_fu_2576_p2;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((bckgndId_load_read_reg_5071 == 8'd11) & (icmp_ln1027_5_fu_2560_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_5193 == 1'd0) & (icmp_ln520_reg_5189 == 1'd0)))) begin
        xCount_V <= sub_ln841_fu_2565_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_5071 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_5687)) begin
            xCount_V_1 <= 10'd0;
        end else if ((1'b1 == ap_condition_5792)) begin
            xCount_V_1 <= zext_ln840_fu_3236_p1;
        end else if ((1'b1 == ap_condition_5693)) begin
            xCount_V_1 <= add_ln841_fu_3192_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((icmp_ln520_fu_2075_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_fu_2081_p2 == 1'd1) & (bckgndId_load == 8'd12)))) begin
        xCount_V_2 <= 10'd0;
    end else if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((icmp_ln1428_fu_2177_p2 == 1'd1) & (icmp_ln520_fu_2075_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_fu_2081_p2 == 1'd0) & (bckgndId_load == 8'd12)))) begin
        xCount_V_2 <= 10'd0;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((bckgndId_load_read_reg_5071 == 8'd12) & (icmp_ln1027_8_fu_2478_p2 == 1'd1) & (icmp_ln1428_reg_5227 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_5193 == 1'd0) & (icmp_ln520_reg_5189 == 1'd0)))) begin
        xCount_V_2 <= add_ln840_7_fu_2508_p2;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((bckgndId_load_read_reg_5071 == 8'd12) & (icmp_ln1019_1_fu_2484_p2 == 1'd1) & (icmp_ln1027_8_fu_2478_p2 == 1'd0) & (icmp_ln1428_reg_5227 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_5193 == 1'd0) & (icmp_ln520_reg_5189 == 1'd0)))) begin
        xCount_V_2 <= 10'd0;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((bckgndId_load_read_reg_5071 == 8'd12) & (icmp_ln1019_1_fu_2484_p2 == 1'd0) & (icmp_ln1027_8_fu_2478_p2 == 1'd0) & (icmp_ln1428_reg_5227 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_5193 == 1'd0) & (icmp_ln520_reg_5189 == 1'd0)))) begin
        xCount_V_2 <= sub_ln841_2_fu_2490_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((icmp_ln520_fu_2075_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_fu_2081_p2 == 1'd1) & (bckgndId_load_read_read_fu_766_p2 == 8'd15)))) begin
        xCount_V_3 <= 10'd0;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((bckgndId_load_read_reg_5071 == 8'd15) & (icmp_ln1027_6_fu_2381_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_5193 == 1'd0) & (icmp_ln520_reg_5189 == 1'd0)))) begin
        xCount_V_3 <= add_ln840_5_fu_2397_p2;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((bckgndId_load_read_reg_5071 == 8'd15) & (icmp_ln1027_6_fu_2381_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_5193 == 1'd0) & (icmp_ln520_reg_5189 == 1'd0)))) begin
        xCount_V_3 <= sub_ln841_1_fu_2386_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((icmp_ln520_fu_2075_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        x_fu_546 <= add_ln520_fu_2087_p2;
    end else if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_fu_546 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((icmp_ln1336_fu_2201_p2 == 1'd1) & (icmp_ln520_fu_2075_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_766_p2 == 8'd11)))) begin
        yCount_V <= 10'd0;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((bckgndId_load_read_reg_5071 == 8'd11) & (icmp_ln1336_reg_5231 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln1341_fu_2533_p2) & (icmp_ln520_reg_5189 == 1'd0)))) begin
        yCount_V <= add_ln840_fu_2544_p2;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((bckgndId_load_read_reg_5071 == 8'd11) & (icmp_ln1336_reg_5231 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_5193 == 1'd1) & (1'd0 == and_ln1341_fu_2533_p2) & (icmp_ln520_reg_5189 == 1'd0)))) begin
        yCount_V <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((icmp_ln520_fu_2075_p2 == 1'd0) & (icmp_ln1701_fu_2099_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_766_p2 == 8'd19)))) begin
        yCount_V_1 <= 6'd0;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((bckgndId_load_read_reg_5071 == 8'd19) & (icmp_ln1701_reg_5203 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln1706_fu_2318_p2) & (icmp_ln520_reg_5189 == 1'd0)))) begin
        yCount_V_1 <= add_ln840_2_fu_2329_p2;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((bckgndId_load_read_reg_5071 == 8'd19) & (icmp_ln1701_reg_5203 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_5193 == 1'd1) & (1'd0 == and_ln1706_fu_2318_p2) & (icmp_ln520_reg_5189 == 1'd0)))) begin
        yCount_V_1 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((1'b1 == ap_condition_3357) & (1'b0 == ap_block_pp0_stage0_11001))) | ((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((1'b1 == ap_condition_3374) & (1'b0 == ap_block_pp0_stage0_11001))))) begin
        yCount_V_2 <= 10'd0;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((icmp_ln1404 == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_5193 == 1'd1) & (1'd0 == and_ln1409_fu_2433_p2) & (1'd0 == and_ln1404_reg_5223) & (icmp_ln520_reg_5189 == 1'd0)))) begin
        yCount_V_2 <= add_ln840_3_fu_2438_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((icmp_ln1518_fu_2123_p2 == 1'd1) & (icmp_ln520_fu_2075_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_766_p2 == 8'd15)))) begin
        yCount_V_3 <= 10'd0;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((bckgndId_load_read_reg_5071 == 8'd15) & (icmp_ln1518_reg_5213 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln1523_fu_2354_p2) & (icmp_ln520_reg_5189 == 1'd0)))) begin
        yCount_V_3 <= add_ln840_1_fu_2365_p2;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((bckgndId_load_read_reg_5071 == 8'd15) & (icmp_ln1518_reg_5213 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_5193 == 1'd1) & (1'd0 == and_ln1523_fu_2354_p2) & (icmp_ln520_reg_5189 == 1'd0)))) begin
        yCount_V_3 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((icmp_ln1285_fu_2225_p2 == 1'd1) & (icmp_ln520_fu_2075_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load == 8'd10)))) begin
        zonePlateVDelta <= Zplate_Ver_Control_Start;
    end else if (((bckgndId_load_read_reg_5071 == 8'd10) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln1285_reg_5235_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter4_reg == 1'd0) & (1'd1 == and_ln1292_reg_5239_pp0_iter4_reg))) begin
        zonePlateVDelta <= add_ln1298_fu_2680_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Zplate_Hor_Control_Delta_read_reg_5014 <= Zplate_Hor_Control_Delta;
        Zplate_Hor_Control_Start_read_reg_5066 <= Zplate_Hor_Control_Start;
        Zplate_Ver_Control_Delta_read_reg_5009 <= Zplate_Ver_Control_Delta;
        add_ln1240_reg_5217_pp0_iter1_reg <= add_ln1240_reg_5217;
        and_ln1292_reg_5239_pp0_iter1_reg <= and_ln1292_reg_5239;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        barWidthMinSamples_read_reg_4993 <= barWidthMinSamples;
        barWidth_cast_cast_reg_5131[10 : 0] <= barWidth_cast_cast_fu_1996_p1[10 : 0];
        barWidth_read_reg_5025 <= barWidth;
        bckgndId_load_read_reg_5071 <= bckgndId_load;
        cmp126_i_read_reg_4950 <= cmp126_i;
        cmp141_i_read_reg_5037 <= cmp141_i;
        cmp2_i381_read_reg_5049 <= cmp2_i381;
        cmp35_i588_read_reg_4978 <= cmp35_i588;
        cmp59_i_read_reg_4954 <= cmp59_i;
        cmp8_read_reg_5075 <= cmp8;
        colorFormatLocal_read_reg_5045 <= colorFormatLocal;
        icmp_ln1027_reg_5193 <= icmp_ln1027_fu_2081_p2;
        icmp_ln1027_reg_5193_pp0_iter1_reg <= icmp_ln1027_reg_5193;
        icmp_ln1050_reg_5243_pp0_iter1_reg <= icmp_ln1050_reg_5243;
        icmp_ln1217_read_reg_5030 <= icmp_ln1217;
        icmp_ln1285_reg_5235_pp0_iter1_reg <= icmp_ln1285_reg_5235;
        icmp_ln1336_reg_5231_pp0_iter1_reg <= icmp_ln1336_reg_5231;
        icmp_ln1518_reg_5213_pp0_iter1_reg <= icmp_ln1518_reg_5213;
        icmp_ln1629_reg_5207_pp0_iter1_reg <= icmp_ln1629_reg_5207;
        icmp_ln1701_reg_5203_pp0_iter1_reg <= icmp_ln1701_reg_5203;
        icmp_ln520_reg_5189 <= icmp_ln520_fu_2075_p2;
        icmp_ln520_reg_5189_pp0_iter1_reg <= icmp_ln520_reg_5189;
        or_ln691_reg_5247_pp0_iter1_reg <= or_ln691_reg_5247;
        outpix_val_V_1_read_reg_5092 <= outpix_val_V_1;
        outpix_val_V_2_read_reg_5104 <= outpix_val_V_2;
        outpix_val_V_read_reg_5086 <= outpix_val_V;
        pix_val_V_12_read_reg_5110 <= pix_val_V_12;
        pix_val_V_13_read_reg_5118 <= pix_val_V_13;
        select_ln1488_cast_reg_5126[2 : 0] <= select_ln1488_cast_fu_1992_p1[2 : 0];
        select_ln507_2_cast_cast_cast_cast_reg_5141[6 : 0] <= select_ln507_2_cast_cast_cast_cast_fu_2008_p1[6 : 0];
        select_ln507_cast1_reg_5153[6 : 0] <= select_ln507_cast1_fu_2016_p1[6 : 0];
        select_ln507_cast_cast_reg_5147 <= select_ln507_cast_cast_fu_2012_p1;
        sub_i_i_i_read_reg_5002 <= sub_i_i_i;
        trunc_ln520_1_reg_5182 <= trunc_ln520_1_fu_2071_p1;
        trunc_ln520_1_reg_5182_pp0_iter1_reg <= trunc_ln520_1_reg_5182;
        x_2_reg_5159 <= ap_sig_allocacmp_x_2;
        x_2_reg_5159_pp0_iter1_reg <= x_2_reg_5159;
        zext_ln1032_cast_reg_5136[9 : 0] <= zext_ln1032_cast_fu_2000_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_2075_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load == 8'd13))) begin
        add_ln1240_reg_5217 <= add_ln1240_fu_2147_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln1240_reg_5217_pp0_iter2_reg <= add_ln1240_reg_5217_pp0_iter1_reg;
        add_ln1240_reg_5217_pp0_iter3_reg <= add_ln1240_reg_5217_pp0_iter2_reg;
        add_ln1240_reg_5217_pp0_iter4_reg <= add_ln1240_reg_5217_pp0_iter3_reg;
        add_ln1240_reg_5217_pp0_iter5_reg <= add_ln1240_reg_5217_pp0_iter4_reg;
        add_ln1240_reg_5217_pp0_iter6_reg <= add_ln1240_reg_5217_pp0_iter5_reg;
        add_ln1240_reg_5217_pp0_iter7_reg <= add_ln1240_reg_5217_pp0_iter6_reg;
        add_ln1240_reg_5217_pp0_iter8_reg <= add_ln1240_reg_5217_pp0_iter7_reg;
        add_ln1240_reg_5217_pp0_iter9_reg <= add_ln1240_reg_5217_pp0_iter8_reg;
        add_ln1244_reg_5266_pp0_iter10_reg <= add_ln1244_reg_5266_pp0_iter9_reg;
        add_ln1244_reg_5266_pp0_iter2_reg <= add_ln1244_reg_5266;
        add_ln1244_reg_5266_pp0_iter3_reg <= add_ln1244_reg_5266_pp0_iter2_reg;
        add_ln1244_reg_5266_pp0_iter4_reg <= add_ln1244_reg_5266_pp0_iter3_reg;
        add_ln1244_reg_5266_pp0_iter5_reg <= add_ln1244_reg_5266_pp0_iter4_reg;
        add_ln1244_reg_5266_pp0_iter6_reg <= add_ln1244_reg_5266_pp0_iter5_reg;
        add_ln1244_reg_5266_pp0_iter7_reg <= add_ln1244_reg_5266_pp0_iter6_reg;
        add_ln1244_reg_5266_pp0_iter8_reg <= add_ln1244_reg_5266_pp0_iter7_reg;
        add_ln1244_reg_5266_pp0_iter9_reg <= add_ln1244_reg_5266_pp0_iter8_reg;
        and_ln1292_reg_5239_pp0_iter2_reg <= and_ln1292_reg_5239_pp0_iter1_reg;
        and_ln1292_reg_5239_pp0_iter3_reg <= and_ln1292_reg_5239_pp0_iter2_reg;
        and_ln1292_reg_5239_pp0_iter4_reg <= and_ln1292_reg_5239_pp0_iter3_reg;
        and_ln1341_reg_5283_pp0_iter10_reg <= and_ln1341_reg_5283_pp0_iter9_reg;
        and_ln1341_reg_5283_pp0_iter11_reg <= and_ln1341_reg_5283_pp0_iter10_reg;
        and_ln1341_reg_5283_pp0_iter12_reg <= and_ln1341_reg_5283_pp0_iter11_reg;
        and_ln1341_reg_5283_pp0_iter13_reg <= and_ln1341_reg_5283_pp0_iter12_reg;
        and_ln1341_reg_5283_pp0_iter14_reg <= and_ln1341_reg_5283_pp0_iter13_reg;
        and_ln1341_reg_5283_pp0_iter15_reg <= and_ln1341_reg_5283_pp0_iter14_reg;
        and_ln1341_reg_5283_pp0_iter16_reg <= and_ln1341_reg_5283_pp0_iter15_reg;
        and_ln1341_reg_5283_pp0_iter2_reg <= and_ln1341_reg_5283;
        and_ln1341_reg_5283_pp0_iter3_reg <= and_ln1341_reg_5283_pp0_iter2_reg;
        and_ln1341_reg_5283_pp0_iter4_reg <= and_ln1341_reg_5283_pp0_iter3_reg;
        and_ln1341_reg_5283_pp0_iter5_reg <= and_ln1341_reg_5283_pp0_iter4_reg;
        and_ln1341_reg_5283_pp0_iter6_reg <= and_ln1341_reg_5283_pp0_iter5_reg;
        and_ln1341_reg_5283_pp0_iter7_reg <= and_ln1341_reg_5283_pp0_iter6_reg;
        and_ln1341_reg_5283_pp0_iter8_reg <= and_ln1341_reg_5283_pp0_iter7_reg;
        and_ln1341_reg_5283_pp0_iter9_reg <= and_ln1341_reg_5283_pp0_iter8_reg;
        and_ln1523_reg_5258_pp0_iter10_reg <= and_ln1523_reg_5258_pp0_iter9_reg;
        and_ln1523_reg_5258_pp0_iter11_reg <= and_ln1523_reg_5258_pp0_iter10_reg;
        and_ln1523_reg_5258_pp0_iter12_reg <= and_ln1523_reg_5258_pp0_iter11_reg;
        and_ln1523_reg_5258_pp0_iter13_reg <= and_ln1523_reg_5258_pp0_iter12_reg;
        and_ln1523_reg_5258_pp0_iter14_reg <= and_ln1523_reg_5258_pp0_iter13_reg;
        and_ln1523_reg_5258_pp0_iter15_reg <= and_ln1523_reg_5258_pp0_iter14_reg;
        and_ln1523_reg_5258_pp0_iter16_reg <= and_ln1523_reg_5258_pp0_iter15_reg;
        and_ln1523_reg_5258_pp0_iter2_reg <= and_ln1523_reg_5258;
        and_ln1523_reg_5258_pp0_iter3_reg <= and_ln1523_reg_5258_pp0_iter2_reg;
        and_ln1523_reg_5258_pp0_iter4_reg <= and_ln1523_reg_5258_pp0_iter3_reg;
        and_ln1523_reg_5258_pp0_iter5_reg <= and_ln1523_reg_5258_pp0_iter4_reg;
        and_ln1523_reg_5258_pp0_iter6_reg <= and_ln1523_reg_5258_pp0_iter5_reg;
        and_ln1523_reg_5258_pp0_iter7_reg <= and_ln1523_reg_5258_pp0_iter6_reg;
        and_ln1523_reg_5258_pp0_iter8_reg <= and_ln1523_reg_5258_pp0_iter7_reg;
        and_ln1523_reg_5258_pp0_iter9_reg <= and_ln1523_reg_5258_pp0_iter8_reg;
        and_ln1706_reg_5254_pp0_iter10_reg <= and_ln1706_reg_5254_pp0_iter9_reg;
        and_ln1706_reg_5254_pp0_iter11_reg <= and_ln1706_reg_5254_pp0_iter10_reg;
        and_ln1706_reg_5254_pp0_iter12_reg <= and_ln1706_reg_5254_pp0_iter11_reg;
        and_ln1706_reg_5254_pp0_iter13_reg <= and_ln1706_reg_5254_pp0_iter12_reg;
        and_ln1706_reg_5254_pp0_iter14_reg <= and_ln1706_reg_5254_pp0_iter13_reg;
        and_ln1706_reg_5254_pp0_iter15_reg <= and_ln1706_reg_5254_pp0_iter14_reg;
        and_ln1706_reg_5254_pp0_iter16_reg <= and_ln1706_reg_5254_pp0_iter15_reg;
        and_ln1706_reg_5254_pp0_iter2_reg <= and_ln1706_reg_5254;
        and_ln1706_reg_5254_pp0_iter3_reg <= and_ln1706_reg_5254_pp0_iter2_reg;
        and_ln1706_reg_5254_pp0_iter4_reg <= and_ln1706_reg_5254_pp0_iter3_reg;
        and_ln1706_reg_5254_pp0_iter5_reg <= and_ln1706_reg_5254_pp0_iter4_reg;
        and_ln1706_reg_5254_pp0_iter6_reg <= and_ln1706_reg_5254_pp0_iter5_reg;
        and_ln1706_reg_5254_pp0_iter7_reg <= and_ln1706_reg_5254_pp0_iter6_reg;
        and_ln1706_reg_5254_pp0_iter8_reg <= and_ln1706_reg_5254_pp0_iter7_reg;
        and_ln1706_reg_5254_pp0_iter9_reg <= and_ln1706_reg_5254_pp0_iter8_reg;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        b_reg_5463_pp0_iter17_reg <= b_reg_5463;
        b_reg_5463_pp0_iter18_reg <= b_reg_5463_pp0_iter17_reg;
        b_reg_5463_pp0_iter19_reg <= b_reg_5463_pp0_iter18_reg;
        g_reg_5430_pp0_iter16_reg <= g_reg_5430;
        g_reg_5430_pp0_iter17_reg <= g_reg_5430_pp0_iter16_reg;
        g_reg_5430_pp0_iter18_reg <= g_reg_5430_pp0_iter17_reg;
        g_reg_5430_pp0_iter19_reg <= g_reg_5430_pp0_iter18_reg;
        icmp_ln1027_1_reg_5291_pp0_iter10_reg <= icmp_ln1027_1_reg_5291_pp0_iter9_reg;
        icmp_ln1027_1_reg_5291_pp0_iter11_reg <= icmp_ln1027_1_reg_5291_pp0_iter10_reg;
        icmp_ln1027_1_reg_5291_pp0_iter12_reg <= icmp_ln1027_1_reg_5291_pp0_iter11_reg;
        icmp_ln1027_1_reg_5291_pp0_iter13_reg <= icmp_ln1027_1_reg_5291_pp0_iter12_reg;
        icmp_ln1027_1_reg_5291_pp0_iter14_reg <= icmp_ln1027_1_reg_5291_pp0_iter13_reg;
        icmp_ln1027_1_reg_5291_pp0_iter15_reg <= icmp_ln1027_1_reg_5291_pp0_iter14_reg;
        icmp_ln1027_1_reg_5291_pp0_iter16_reg <= icmp_ln1027_1_reg_5291_pp0_iter15_reg;
        icmp_ln1027_1_reg_5291_pp0_iter17_reg <= icmp_ln1027_1_reg_5291_pp0_iter16_reg;
        icmp_ln1027_1_reg_5291_pp0_iter2_reg <= icmp_ln1027_1_reg_5291;
        icmp_ln1027_1_reg_5291_pp0_iter3_reg <= icmp_ln1027_1_reg_5291_pp0_iter2_reg;
        icmp_ln1027_1_reg_5291_pp0_iter4_reg <= icmp_ln1027_1_reg_5291_pp0_iter3_reg;
        icmp_ln1027_1_reg_5291_pp0_iter5_reg <= icmp_ln1027_1_reg_5291_pp0_iter4_reg;
        icmp_ln1027_1_reg_5291_pp0_iter6_reg <= icmp_ln1027_1_reg_5291_pp0_iter5_reg;
        icmp_ln1027_1_reg_5291_pp0_iter7_reg <= icmp_ln1027_1_reg_5291_pp0_iter6_reg;
        icmp_ln1027_1_reg_5291_pp0_iter8_reg <= icmp_ln1027_1_reg_5291_pp0_iter7_reg;
        icmp_ln1027_1_reg_5291_pp0_iter9_reg <= icmp_ln1027_1_reg_5291_pp0_iter8_reg;
        icmp_ln1027_5_reg_5287_pp0_iter10_reg <= icmp_ln1027_5_reg_5287_pp0_iter9_reg;
        icmp_ln1027_5_reg_5287_pp0_iter11_reg <= icmp_ln1027_5_reg_5287_pp0_iter10_reg;
        icmp_ln1027_5_reg_5287_pp0_iter12_reg <= icmp_ln1027_5_reg_5287_pp0_iter11_reg;
        icmp_ln1027_5_reg_5287_pp0_iter13_reg <= icmp_ln1027_5_reg_5287_pp0_iter12_reg;
        icmp_ln1027_5_reg_5287_pp0_iter14_reg <= icmp_ln1027_5_reg_5287_pp0_iter13_reg;
        icmp_ln1027_5_reg_5287_pp0_iter15_reg <= icmp_ln1027_5_reg_5287_pp0_iter14_reg;
        icmp_ln1027_5_reg_5287_pp0_iter16_reg <= icmp_ln1027_5_reg_5287_pp0_iter15_reg;
        icmp_ln1027_5_reg_5287_pp0_iter2_reg <= icmp_ln1027_5_reg_5287;
        icmp_ln1027_5_reg_5287_pp0_iter3_reg <= icmp_ln1027_5_reg_5287_pp0_iter2_reg;
        icmp_ln1027_5_reg_5287_pp0_iter4_reg <= icmp_ln1027_5_reg_5287_pp0_iter3_reg;
        icmp_ln1027_5_reg_5287_pp0_iter5_reg <= icmp_ln1027_5_reg_5287_pp0_iter4_reg;
        icmp_ln1027_5_reg_5287_pp0_iter6_reg <= icmp_ln1027_5_reg_5287_pp0_iter5_reg;
        icmp_ln1027_5_reg_5287_pp0_iter7_reg <= icmp_ln1027_5_reg_5287_pp0_iter6_reg;
        icmp_ln1027_5_reg_5287_pp0_iter8_reg <= icmp_ln1027_5_reg_5287_pp0_iter7_reg;
        icmp_ln1027_5_reg_5287_pp0_iter9_reg <= icmp_ln1027_5_reg_5287_pp0_iter8_reg;
        icmp_ln1027_6_reg_5262_pp0_iter10_reg <= icmp_ln1027_6_reg_5262_pp0_iter9_reg;
        icmp_ln1027_6_reg_5262_pp0_iter11_reg <= icmp_ln1027_6_reg_5262_pp0_iter10_reg;
        icmp_ln1027_6_reg_5262_pp0_iter12_reg <= icmp_ln1027_6_reg_5262_pp0_iter11_reg;
        icmp_ln1027_6_reg_5262_pp0_iter13_reg <= icmp_ln1027_6_reg_5262_pp0_iter12_reg;
        icmp_ln1027_6_reg_5262_pp0_iter14_reg <= icmp_ln1027_6_reg_5262_pp0_iter13_reg;
        icmp_ln1027_6_reg_5262_pp0_iter15_reg <= icmp_ln1027_6_reg_5262_pp0_iter14_reg;
        icmp_ln1027_6_reg_5262_pp0_iter16_reg <= icmp_ln1027_6_reg_5262_pp0_iter15_reg;
        icmp_ln1027_6_reg_5262_pp0_iter2_reg <= icmp_ln1027_6_reg_5262;
        icmp_ln1027_6_reg_5262_pp0_iter3_reg <= icmp_ln1027_6_reg_5262_pp0_iter2_reg;
        icmp_ln1027_6_reg_5262_pp0_iter4_reg <= icmp_ln1027_6_reg_5262_pp0_iter3_reg;
        icmp_ln1027_6_reg_5262_pp0_iter5_reg <= icmp_ln1027_6_reg_5262_pp0_iter4_reg;
        icmp_ln1027_6_reg_5262_pp0_iter6_reg <= icmp_ln1027_6_reg_5262_pp0_iter5_reg;
        icmp_ln1027_6_reg_5262_pp0_iter7_reg <= icmp_ln1027_6_reg_5262_pp0_iter6_reg;
        icmp_ln1027_6_reg_5262_pp0_iter8_reg <= icmp_ln1027_6_reg_5262_pp0_iter7_reg;
        icmp_ln1027_6_reg_5262_pp0_iter9_reg <= icmp_ln1027_6_reg_5262_pp0_iter8_reg;
        icmp_ln1027_reg_5193_pp0_iter10_reg <= icmp_ln1027_reg_5193_pp0_iter9_reg;
        icmp_ln1027_reg_5193_pp0_iter11_reg <= icmp_ln1027_reg_5193_pp0_iter10_reg;
        icmp_ln1027_reg_5193_pp0_iter12_reg <= icmp_ln1027_reg_5193_pp0_iter11_reg;
        icmp_ln1027_reg_5193_pp0_iter13_reg <= icmp_ln1027_reg_5193_pp0_iter12_reg;
        icmp_ln1027_reg_5193_pp0_iter14_reg <= icmp_ln1027_reg_5193_pp0_iter13_reg;
        icmp_ln1027_reg_5193_pp0_iter15_reg <= icmp_ln1027_reg_5193_pp0_iter14_reg;
        icmp_ln1027_reg_5193_pp0_iter16_reg <= icmp_ln1027_reg_5193_pp0_iter15_reg;
        icmp_ln1027_reg_5193_pp0_iter17_reg <= icmp_ln1027_reg_5193_pp0_iter16_reg;
        icmp_ln1027_reg_5193_pp0_iter18_reg <= icmp_ln1027_reg_5193_pp0_iter17_reg;
        icmp_ln1027_reg_5193_pp0_iter19_reg <= icmp_ln1027_reg_5193_pp0_iter18_reg;
        icmp_ln1027_reg_5193_pp0_iter2_reg <= icmp_ln1027_reg_5193_pp0_iter1_reg;
        icmp_ln1027_reg_5193_pp0_iter3_reg <= icmp_ln1027_reg_5193_pp0_iter2_reg;
        icmp_ln1027_reg_5193_pp0_iter4_reg <= icmp_ln1027_reg_5193_pp0_iter3_reg;
        icmp_ln1027_reg_5193_pp0_iter5_reg <= icmp_ln1027_reg_5193_pp0_iter4_reg;
        icmp_ln1027_reg_5193_pp0_iter6_reg <= icmp_ln1027_reg_5193_pp0_iter5_reg;
        icmp_ln1027_reg_5193_pp0_iter7_reg <= icmp_ln1027_reg_5193_pp0_iter6_reg;
        icmp_ln1027_reg_5193_pp0_iter8_reg <= icmp_ln1027_reg_5193_pp0_iter7_reg;
        icmp_ln1027_reg_5193_pp0_iter9_reg <= icmp_ln1027_reg_5193_pp0_iter8_reg;
        icmp_ln1050_reg_5243_pp0_iter10_reg <= icmp_ln1050_reg_5243_pp0_iter9_reg;
        icmp_ln1050_reg_5243_pp0_iter11_reg <= icmp_ln1050_reg_5243_pp0_iter10_reg;
        icmp_ln1050_reg_5243_pp0_iter12_reg <= icmp_ln1050_reg_5243_pp0_iter11_reg;
        icmp_ln1050_reg_5243_pp0_iter13_reg <= icmp_ln1050_reg_5243_pp0_iter12_reg;
        icmp_ln1050_reg_5243_pp0_iter14_reg <= icmp_ln1050_reg_5243_pp0_iter13_reg;
        icmp_ln1050_reg_5243_pp0_iter15_reg <= icmp_ln1050_reg_5243_pp0_iter14_reg;
        icmp_ln1050_reg_5243_pp0_iter16_reg <= icmp_ln1050_reg_5243_pp0_iter15_reg;
        icmp_ln1050_reg_5243_pp0_iter17_reg <= icmp_ln1050_reg_5243_pp0_iter16_reg;
        icmp_ln1050_reg_5243_pp0_iter18_reg <= icmp_ln1050_reg_5243_pp0_iter17_reg;
        icmp_ln1050_reg_5243_pp0_iter2_reg <= icmp_ln1050_reg_5243_pp0_iter1_reg;
        icmp_ln1050_reg_5243_pp0_iter3_reg <= icmp_ln1050_reg_5243_pp0_iter2_reg;
        icmp_ln1050_reg_5243_pp0_iter4_reg <= icmp_ln1050_reg_5243_pp0_iter3_reg;
        icmp_ln1050_reg_5243_pp0_iter5_reg <= icmp_ln1050_reg_5243_pp0_iter4_reg;
        icmp_ln1050_reg_5243_pp0_iter6_reg <= icmp_ln1050_reg_5243_pp0_iter5_reg;
        icmp_ln1050_reg_5243_pp0_iter7_reg <= icmp_ln1050_reg_5243_pp0_iter6_reg;
        icmp_ln1050_reg_5243_pp0_iter8_reg <= icmp_ln1050_reg_5243_pp0_iter7_reg;
        icmp_ln1050_reg_5243_pp0_iter9_reg <= icmp_ln1050_reg_5243_pp0_iter8_reg;
        icmp_ln1285_reg_5235_pp0_iter2_reg <= icmp_ln1285_reg_5235_pp0_iter1_reg;
        icmp_ln1285_reg_5235_pp0_iter3_reg <= icmp_ln1285_reg_5235_pp0_iter2_reg;
        icmp_ln1285_reg_5235_pp0_iter4_reg <= icmp_ln1285_reg_5235_pp0_iter3_reg;
        icmp_ln1336_reg_5231_pp0_iter10_reg <= icmp_ln1336_reg_5231_pp0_iter9_reg;
        icmp_ln1336_reg_5231_pp0_iter11_reg <= icmp_ln1336_reg_5231_pp0_iter10_reg;
        icmp_ln1336_reg_5231_pp0_iter12_reg <= icmp_ln1336_reg_5231_pp0_iter11_reg;
        icmp_ln1336_reg_5231_pp0_iter13_reg <= icmp_ln1336_reg_5231_pp0_iter12_reg;
        icmp_ln1336_reg_5231_pp0_iter14_reg <= icmp_ln1336_reg_5231_pp0_iter13_reg;
        icmp_ln1336_reg_5231_pp0_iter15_reg <= icmp_ln1336_reg_5231_pp0_iter14_reg;
        icmp_ln1336_reg_5231_pp0_iter16_reg <= icmp_ln1336_reg_5231_pp0_iter15_reg;
        icmp_ln1336_reg_5231_pp0_iter2_reg <= icmp_ln1336_reg_5231_pp0_iter1_reg;
        icmp_ln1336_reg_5231_pp0_iter3_reg <= icmp_ln1336_reg_5231_pp0_iter2_reg;
        icmp_ln1336_reg_5231_pp0_iter4_reg <= icmp_ln1336_reg_5231_pp0_iter3_reg;
        icmp_ln1336_reg_5231_pp0_iter5_reg <= icmp_ln1336_reg_5231_pp0_iter4_reg;
        icmp_ln1336_reg_5231_pp0_iter6_reg <= icmp_ln1336_reg_5231_pp0_iter5_reg;
        icmp_ln1336_reg_5231_pp0_iter7_reg <= icmp_ln1336_reg_5231_pp0_iter6_reg;
        icmp_ln1336_reg_5231_pp0_iter8_reg <= icmp_ln1336_reg_5231_pp0_iter7_reg;
        icmp_ln1336_reg_5231_pp0_iter9_reg <= icmp_ln1336_reg_5231_pp0_iter8_reg;
        icmp_ln1518_reg_5213_pp0_iter10_reg <= icmp_ln1518_reg_5213_pp0_iter9_reg;
        icmp_ln1518_reg_5213_pp0_iter11_reg <= icmp_ln1518_reg_5213_pp0_iter10_reg;
        icmp_ln1518_reg_5213_pp0_iter12_reg <= icmp_ln1518_reg_5213_pp0_iter11_reg;
        icmp_ln1518_reg_5213_pp0_iter13_reg <= icmp_ln1518_reg_5213_pp0_iter12_reg;
        icmp_ln1518_reg_5213_pp0_iter14_reg <= icmp_ln1518_reg_5213_pp0_iter13_reg;
        icmp_ln1518_reg_5213_pp0_iter15_reg <= icmp_ln1518_reg_5213_pp0_iter14_reg;
        icmp_ln1518_reg_5213_pp0_iter16_reg <= icmp_ln1518_reg_5213_pp0_iter15_reg;
        icmp_ln1518_reg_5213_pp0_iter2_reg <= icmp_ln1518_reg_5213_pp0_iter1_reg;
        icmp_ln1518_reg_5213_pp0_iter3_reg <= icmp_ln1518_reg_5213_pp0_iter2_reg;
        icmp_ln1518_reg_5213_pp0_iter4_reg <= icmp_ln1518_reg_5213_pp0_iter3_reg;
        icmp_ln1518_reg_5213_pp0_iter5_reg <= icmp_ln1518_reg_5213_pp0_iter4_reg;
        icmp_ln1518_reg_5213_pp0_iter6_reg <= icmp_ln1518_reg_5213_pp0_iter5_reg;
        icmp_ln1518_reg_5213_pp0_iter7_reg <= icmp_ln1518_reg_5213_pp0_iter6_reg;
        icmp_ln1518_reg_5213_pp0_iter8_reg <= icmp_ln1518_reg_5213_pp0_iter7_reg;
        icmp_ln1518_reg_5213_pp0_iter9_reg <= icmp_ln1518_reg_5213_pp0_iter8_reg;
        icmp_ln1629_reg_5207_pp0_iter10_reg <= icmp_ln1629_reg_5207_pp0_iter9_reg;
        icmp_ln1629_reg_5207_pp0_iter11_reg <= icmp_ln1629_reg_5207_pp0_iter10_reg;
        icmp_ln1629_reg_5207_pp0_iter12_reg <= icmp_ln1629_reg_5207_pp0_iter11_reg;
        icmp_ln1629_reg_5207_pp0_iter13_reg <= icmp_ln1629_reg_5207_pp0_iter12_reg;
        icmp_ln1629_reg_5207_pp0_iter14_reg <= icmp_ln1629_reg_5207_pp0_iter13_reg;
        icmp_ln1629_reg_5207_pp0_iter15_reg <= icmp_ln1629_reg_5207_pp0_iter14_reg;
        icmp_ln1629_reg_5207_pp0_iter16_reg <= icmp_ln1629_reg_5207_pp0_iter15_reg;
        icmp_ln1629_reg_5207_pp0_iter17_reg <= icmp_ln1629_reg_5207_pp0_iter16_reg;
        icmp_ln1629_reg_5207_pp0_iter18_reg <= icmp_ln1629_reg_5207_pp0_iter17_reg;
        icmp_ln1629_reg_5207_pp0_iter19_reg <= icmp_ln1629_reg_5207_pp0_iter18_reg;
        icmp_ln1629_reg_5207_pp0_iter2_reg <= icmp_ln1629_reg_5207_pp0_iter1_reg;
        icmp_ln1629_reg_5207_pp0_iter3_reg <= icmp_ln1629_reg_5207_pp0_iter2_reg;
        icmp_ln1629_reg_5207_pp0_iter4_reg <= icmp_ln1629_reg_5207_pp0_iter3_reg;
        icmp_ln1629_reg_5207_pp0_iter5_reg <= icmp_ln1629_reg_5207_pp0_iter4_reg;
        icmp_ln1629_reg_5207_pp0_iter6_reg <= icmp_ln1629_reg_5207_pp0_iter5_reg;
        icmp_ln1629_reg_5207_pp0_iter7_reg <= icmp_ln1629_reg_5207_pp0_iter6_reg;
        icmp_ln1629_reg_5207_pp0_iter8_reg <= icmp_ln1629_reg_5207_pp0_iter7_reg;
        icmp_ln1629_reg_5207_pp0_iter9_reg <= icmp_ln1629_reg_5207_pp0_iter8_reg;
        icmp_ln1701_reg_5203_pp0_iter10_reg <= icmp_ln1701_reg_5203_pp0_iter9_reg;
        icmp_ln1701_reg_5203_pp0_iter11_reg <= icmp_ln1701_reg_5203_pp0_iter10_reg;
        icmp_ln1701_reg_5203_pp0_iter12_reg <= icmp_ln1701_reg_5203_pp0_iter11_reg;
        icmp_ln1701_reg_5203_pp0_iter13_reg <= icmp_ln1701_reg_5203_pp0_iter12_reg;
        icmp_ln1701_reg_5203_pp0_iter14_reg <= icmp_ln1701_reg_5203_pp0_iter13_reg;
        icmp_ln1701_reg_5203_pp0_iter15_reg <= icmp_ln1701_reg_5203_pp0_iter14_reg;
        icmp_ln1701_reg_5203_pp0_iter16_reg <= icmp_ln1701_reg_5203_pp0_iter15_reg;
        icmp_ln1701_reg_5203_pp0_iter2_reg <= icmp_ln1701_reg_5203_pp0_iter1_reg;
        icmp_ln1701_reg_5203_pp0_iter3_reg <= icmp_ln1701_reg_5203_pp0_iter2_reg;
        icmp_ln1701_reg_5203_pp0_iter4_reg <= icmp_ln1701_reg_5203_pp0_iter3_reg;
        icmp_ln1701_reg_5203_pp0_iter5_reg <= icmp_ln1701_reg_5203_pp0_iter4_reg;
        icmp_ln1701_reg_5203_pp0_iter6_reg <= icmp_ln1701_reg_5203_pp0_iter5_reg;
        icmp_ln1701_reg_5203_pp0_iter7_reg <= icmp_ln1701_reg_5203_pp0_iter6_reg;
        icmp_ln1701_reg_5203_pp0_iter8_reg <= icmp_ln1701_reg_5203_pp0_iter7_reg;
        icmp_ln1701_reg_5203_pp0_iter9_reg <= icmp_ln1701_reg_5203_pp0_iter8_reg;
        icmp_ln520_reg_5189_pp0_iter10_reg <= icmp_ln520_reg_5189_pp0_iter9_reg;
        icmp_ln520_reg_5189_pp0_iter11_reg <= icmp_ln520_reg_5189_pp0_iter10_reg;
        icmp_ln520_reg_5189_pp0_iter12_reg <= icmp_ln520_reg_5189_pp0_iter11_reg;
        icmp_ln520_reg_5189_pp0_iter13_reg <= icmp_ln520_reg_5189_pp0_iter12_reg;
        icmp_ln520_reg_5189_pp0_iter14_reg <= icmp_ln520_reg_5189_pp0_iter13_reg;
        icmp_ln520_reg_5189_pp0_iter15_reg <= icmp_ln520_reg_5189_pp0_iter14_reg;
        icmp_ln520_reg_5189_pp0_iter16_reg <= icmp_ln520_reg_5189_pp0_iter15_reg;
        icmp_ln520_reg_5189_pp0_iter17_reg <= icmp_ln520_reg_5189_pp0_iter16_reg;
        icmp_ln520_reg_5189_pp0_iter18_reg <= icmp_ln520_reg_5189_pp0_iter17_reg;
        icmp_ln520_reg_5189_pp0_iter19_reg <= icmp_ln520_reg_5189_pp0_iter18_reg;
        icmp_ln520_reg_5189_pp0_iter20_reg <= icmp_ln520_reg_5189_pp0_iter19_reg;
        icmp_ln520_reg_5189_pp0_iter2_reg <= icmp_ln520_reg_5189_pp0_iter1_reg;
        icmp_ln520_reg_5189_pp0_iter3_reg <= icmp_ln520_reg_5189_pp0_iter2_reg;
        icmp_ln520_reg_5189_pp0_iter4_reg <= icmp_ln520_reg_5189_pp0_iter3_reg;
        icmp_ln520_reg_5189_pp0_iter5_reg <= icmp_ln520_reg_5189_pp0_iter4_reg;
        icmp_ln520_reg_5189_pp0_iter6_reg <= icmp_ln520_reg_5189_pp0_iter5_reg;
        icmp_ln520_reg_5189_pp0_iter7_reg <= icmp_ln520_reg_5189_pp0_iter6_reg;
        icmp_ln520_reg_5189_pp0_iter8_reg <= icmp_ln520_reg_5189_pp0_iter7_reg;
        icmp_ln520_reg_5189_pp0_iter9_reg <= icmp_ln520_reg_5189_pp0_iter8_reg;
        lshr_ln1_reg_5309_pp0_iter10_reg <= lshr_ln1_reg_5309_pp0_iter9_reg;
        lshr_ln1_reg_5309_pp0_iter11_reg <= lshr_ln1_reg_5309_pp0_iter10_reg;
        lshr_ln1_reg_5309_pp0_iter12_reg <= lshr_ln1_reg_5309_pp0_iter11_reg;
        lshr_ln1_reg_5309_pp0_iter13_reg <= lshr_ln1_reg_5309_pp0_iter12_reg;
        lshr_ln1_reg_5309_pp0_iter14_reg <= lshr_ln1_reg_5309_pp0_iter13_reg;
        lshr_ln1_reg_5309_pp0_iter8_reg <= lshr_ln1_reg_5309;
        lshr_ln1_reg_5309_pp0_iter9_reg <= lshr_ln1_reg_5309_pp0_iter8_reg;
        or_ln1449_reg_5295_pp0_iter10_reg <= or_ln1449_reg_5295_pp0_iter9_reg;
        or_ln1449_reg_5295_pp0_iter11_reg <= or_ln1449_reg_5295_pp0_iter10_reg;
        or_ln1449_reg_5295_pp0_iter12_reg <= or_ln1449_reg_5295_pp0_iter11_reg;
        or_ln1449_reg_5295_pp0_iter13_reg <= or_ln1449_reg_5295_pp0_iter12_reg;
        or_ln1449_reg_5295_pp0_iter14_reg <= or_ln1449_reg_5295_pp0_iter13_reg;
        or_ln1449_reg_5295_pp0_iter15_reg <= or_ln1449_reg_5295_pp0_iter14_reg;
        or_ln1449_reg_5295_pp0_iter16_reg <= or_ln1449_reg_5295_pp0_iter15_reg;
        or_ln1449_reg_5295_pp0_iter17_reg <= or_ln1449_reg_5295_pp0_iter16_reg;
        or_ln1449_reg_5295_pp0_iter18_reg <= or_ln1449_reg_5295_pp0_iter17_reg;
        or_ln1449_reg_5295_pp0_iter19_reg <= or_ln1449_reg_5295_pp0_iter18_reg;
        or_ln1449_reg_5295_pp0_iter3_reg <= or_ln1449_reg_5295;
        or_ln1449_reg_5295_pp0_iter4_reg <= or_ln1449_reg_5295_pp0_iter3_reg;
        or_ln1449_reg_5295_pp0_iter5_reg <= or_ln1449_reg_5295_pp0_iter4_reg;
        or_ln1449_reg_5295_pp0_iter6_reg <= or_ln1449_reg_5295_pp0_iter5_reg;
        or_ln1449_reg_5295_pp0_iter7_reg <= or_ln1449_reg_5295_pp0_iter6_reg;
        or_ln1449_reg_5295_pp0_iter8_reg <= or_ln1449_reg_5295_pp0_iter7_reg;
        or_ln1449_reg_5295_pp0_iter9_reg <= or_ln1449_reg_5295_pp0_iter8_reg;
        or_ln691_reg_5247_pp0_iter10_reg <= or_ln691_reg_5247_pp0_iter9_reg;
        or_ln691_reg_5247_pp0_iter11_reg <= or_ln691_reg_5247_pp0_iter10_reg;
        or_ln691_reg_5247_pp0_iter12_reg <= or_ln691_reg_5247_pp0_iter11_reg;
        or_ln691_reg_5247_pp0_iter13_reg <= or_ln691_reg_5247_pp0_iter12_reg;
        or_ln691_reg_5247_pp0_iter14_reg <= or_ln691_reg_5247_pp0_iter13_reg;
        or_ln691_reg_5247_pp0_iter15_reg <= or_ln691_reg_5247_pp0_iter14_reg;
        or_ln691_reg_5247_pp0_iter16_reg <= or_ln691_reg_5247_pp0_iter15_reg;
        or_ln691_reg_5247_pp0_iter17_reg <= or_ln691_reg_5247_pp0_iter16_reg;
        or_ln691_reg_5247_pp0_iter18_reg <= or_ln691_reg_5247_pp0_iter17_reg;
        or_ln691_reg_5247_pp0_iter19_reg <= or_ln691_reg_5247_pp0_iter18_reg;
        or_ln691_reg_5247_pp0_iter20_reg <= or_ln691_reg_5247_pp0_iter19_reg;
        or_ln691_reg_5247_pp0_iter2_reg <= or_ln691_reg_5247_pp0_iter1_reg;
        or_ln691_reg_5247_pp0_iter3_reg <= or_ln691_reg_5247_pp0_iter2_reg;
        or_ln691_reg_5247_pp0_iter4_reg <= or_ln691_reg_5247_pp0_iter3_reg;
        or_ln691_reg_5247_pp0_iter5_reg <= or_ln691_reg_5247_pp0_iter4_reg;
        or_ln691_reg_5247_pp0_iter6_reg <= or_ln691_reg_5247_pp0_iter5_reg;
        or_ln691_reg_5247_pp0_iter7_reg <= or_ln691_reg_5247_pp0_iter6_reg;
        or_ln691_reg_5247_pp0_iter8_reg <= or_ln691_reg_5247_pp0_iter7_reg;
        or_ln691_reg_5247_pp0_iter9_reg <= or_ln691_reg_5247_pp0_iter8_reg;
        r_reg_5424_pp0_iter16_reg <= r_reg_5424;
        r_reg_5424_pp0_iter17_reg <= r_reg_5424_pp0_iter16_reg;
        r_reg_5424_pp0_iter18_reg <= r_reg_5424_pp0_iter17_reg;
        r_reg_5424_pp0_iter19_reg <= r_reg_5424_pp0_iter18_reg;
        trunc_ln520_1_reg_5182_pp0_iter2_reg <= trunc_ln520_1_reg_5182_pp0_iter1_reg;
        trunc_ln520_1_reg_5182_pp0_iter3_reg <= trunc_ln520_1_reg_5182_pp0_iter2_reg;
        trunc_ln520_1_reg_5182_pp0_iter4_reg <= trunc_ln520_1_reg_5182_pp0_iter3_reg;
        trunc_ln520_1_reg_5182_pp0_iter5_reg <= trunc_ln520_1_reg_5182_pp0_iter4_reg;
        trunc_ln520_1_reg_5182_pp0_iter6_reg <= trunc_ln520_1_reg_5182_pp0_iter5_reg;
        trunc_ln520_1_reg_5182_pp0_iter7_reg <= trunc_ln520_1_reg_5182_pp0_iter6_reg;
        trunc_ln520_1_reg_5182_pp0_iter8_reg <= trunc_ln520_1_reg_5182_pp0_iter7_reg;
        trunc_ln520_1_reg_5182_pp0_iter9_reg <= trunc_ln520_1_reg_5182_pp0_iter8_reg;
        x_2_reg_5159_pp0_iter10_reg <= x_2_reg_5159_pp0_iter9_reg;
        x_2_reg_5159_pp0_iter11_reg <= x_2_reg_5159_pp0_iter10_reg;
        x_2_reg_5159_pp0_iter12_reg <= x_2_reg_5159_pp0_iter11_reg;
        x_2_reg_5159_pp0_iter13_reg <= x_2_reg_5159_pp0_iter12_reg;
        x_2_reg_5159_pp0_iter14_reg <= x_2_reg_5159_pp0_iter13_reg;
        x_2_reg_5159_pp0_iter15_reg <= x_2_reg_5159_pp0_iter14_reg;
        x_2_reg_5159_pp0_iter16_reg <= x_2_reg_5159_pp0_iter15_reg;
        x_2_reg_5159_pp0_iter17_reg <= x_2_reg_5159_pp0_iter16_reg;
        x_2_reg_5159_pp0_iter18_reg <= x_2_reg_5159_pp0_iter17_reg;
        x_2_reg_5159_pp0_iter19_reg <= x_2_reg_5159_pp0_iter18_reg;
        x_2_reg_5159_pp0_iter2_reg <= x_2_reg_5159_pp0_iter1_reg;
        x_2_reg_5159_pp0_iter3_reg <= x_2_reg_5159_pp0_iter2_reg;
        x_2_reg_5159_pp0_iter4_reg <= x_2_reg_5159_pp0_iter3_reg;
        x_2_reg_5159_pp0_iter5_reg <= x_2_reg_5159_pp0_iter4_reg;
        x_2_reg_5159_pp0_iter6_reg <= x_2_reg_5159_pp0_iter5_reg;
        x_2_reg_5159_pp0_iter7_reg <= x_2_reg_5159_pp0_iter6_reg;
        x_2_reg_5159_pp0_iter8_reg <= x_2_reg_5159_pp0_iter7_reg;
        x_2_reg_5159_pp0_iter9_reg <= x_2_reg_5159_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_5071 == 8'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189 == 1'd0))) begin
        add_ln1244_reg_5266 <= add_ln1244_fu_2409_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter18_reg == 1'd0) & (cmp2_i381_read_reg_5049 == 1'd0))) begin
        add_ln1257_1_reg_5637 <= grp_fu_4853_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1285_fu_2225_p2 == 1'd0) & (icmp_ln520_fu_2075_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load == 8'd10))) begin
        and_ln1292_reg_5239 <= and_ln1292_fu_2231_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_5071 == 8'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1336_reg_5231 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189 == 1'd0))) begin
        and_ln1341_reg_5283 <= and_ln1341_fu_2533_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1404 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_2075_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load == 8'd12))) begin
        and_ln1404_reg_5223 <= and_ln1404_fu_2165_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_5071 == 8'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1518_reg_5213 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189 == 1'd0))) begin
        and_ln1523_reg_5258 <= and_ln1523_fu_2354_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_5071 == 8'd19) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1701_reg_5203 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189 == 1'd0))) begin
        and_ln1706_reg_5254 <= and_ln1706_fu_2318_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_5071 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter18_reg == 1'd0) & (cmp2_i381_read_reg_5049 == 1'd0))) begin
        and_ln1756_reg_5543 <= and_ln1756_fu_3672_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_outpix_val_V_39_reg_1846 <= ap_phi_reg_pp0_iter9_outpix_val_V_39_reg_1846;
        ap_phi_reg_pp0_iter10_outpix_val_V_40_reg_1754 <= ap_phi_reg_pp0_iter9_outpix_val_V_40_reg_1754;
        ap_phi_reg_pp0_iter10_outpix_val_V_41_reg_1671 <= ap_phi_reg_pp0_iter9_outpix_val_V_41_reg_1671;
        ap_phi_reg_pp0_iter10_phi_ln1099_reg_1660 <= ap_phi_reg_pp0_iter9_phi_ln1099_reg_1660;
        ap_phi_reg_pp0_iter10_phi_ln1120_reg_1649 <= ap_phi_reg_pp0_iter9_phi_ln1120_reg_1649;
        ap_phi_reg_pp0_iter10_phi_ln1141_reg_1638 <= ap_phi_reg_pp0_iter9_phi_ln1141_reg_1638;
        ap_phi_reg_pp0_iter10_phi_ln1162_reg_1627 <= ap_phi_reg_pp0_iter9_phi_ln1162_reg_1627;
        ap_phi_reg_pp0_iter10_phi_ln1183_reg_1616 <= ap_phi_reg_pp0_iter9_phi_ln1183_reg_1616;
        ap_phi_reg_pp0_iter10_phi_ln1459_reg_1605 <= ap_phi_reg_pp0_iter9_phi_ln1459_reg_1605;
        ap_phi_reg_pp0_iter10_phi_ln1474_reg_1594 <= ap_phi_reg_pp0_iter9_phi_ln1474_reg_1594;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter11_outpix_val_V_39_reg_1846 <= ap_phi_reg_pp0_iter10_outpix_val_V_39_reg_1846;
        ap_phi_reg_pp0_iter11_outpix_val_V_40_reg_1754 <= ap_phi_reg_pp0_iter10_outpix_val_V_40_reg_1754;
        ap_phi_reg_pp0_iter11_outpix_val_V_41_reg_1671 <= ap_phi_reg_pp0_iter10_outpix_val_V_41_reg_1671;
        ap_phi_reg_pp0_iter11_phi_ln1099_reg_1660 <= ap_phi_reg_pp0_iter10_phi_ln1099_reg_1660;
        ap_phi_reg_pp0_iter11_phi_ln1120_reg_1649 <= ap_phi_reg_pp0_iter10_phi_ln1120_reg_1649;
        ap_phi_reg_pp0_iter11_phi_ln1141_reg_1638 <= ap_phi_reg_pp0_iter10_phi_ln1141_reg_1638;
        ap_phi_reg_pp0_iter11_phi_ln1162_reg_1627 <= ap_phi_reg_pp0_iter10_phi_ln1162_reg_1627;
        ap_phi_reg_pp0_iter11_phi_ln1183_reg_1616 <= ap_phi_reg_pp0_iter10_phi_ln1183_reg_1616;
        ap_phi_reg_pp0_iter11_phi_ln1459_reg_1605 <= ap_phi_reg_pp0_iter10_phi_ln1459_reg_1605;
        ap_phi_reg_pp0_iter11_phi_ln1474_reg_1594 <= ap_phi_reg_pp0_iter10_phi_ln1474_reg_1594;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter12_outpix_val_V_39_reg_1846 <= ap_phi_reg_pp0_iter11_outpix_val_V_39_reg_1846;
        ap_phi_reg_pp0_iter12_outpix_val_V_40_reg_1754 <= ap_phi_reg_pp0_iter11_outpix_val_V_40_reg_1754;
        ap_phi_reg_pp0_iter12_outpix_val_V_41_reg_1671 <= ap_phi_reg_pp0_iter11_outpix_val_V_41_reg_1671;
        ap_phi_reg_pp0_iter12_phi_ln1099_reg_1660 <= ap_phi_reg_pp0_iter11_phi_ln1099_reg_1660;
        ap_phi_reg_pp0_iter12_phi_ln1120_reg_1649 <= ap_phi_reg_pp0_iter11_phi_ln1120_reg_1649;
        ap_phi_reg_pp0_iter12_phi_ln1141_reg_1638 <= ap_phi_reg_pp0_iter11_phi_ln1141_reg_1638;
        ap_phi_reg_pp0_iter12_phi_ln1162_reg_1627 <= ap_phi_reg_pp0_iter11_phi_ln1162_reg_1627;
        ap_phi_reg_pp0_iter12_phi_ln1183_reg_1616 <= ap_phi_reg_pp0_iter11_phi_ln1183_reg_1616;
        ap_phi_reg_pp0_iter12_phi_ln1459_reg_1605 <= ap_phi_reg_pp0_iter11_phi_ln1459_reg_1605;
        ap_phi_reg_pp0_iter12_phi_ln1474_reg_1594 <= ap_phi_reg_pp0_iter11_phi_ln1474_reg_1594;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter13_outpix_val_V_39_reg_1846 <= ap_phi_reg_pp0_iter12_outpix_val_V_39_reg_1846;
        ap_phi_reg_pp0_iter13_outpix_val_V_40_reg_1754 <= ap_phi_reg_pp0_iter12_outpix_val_V_40_reg_1754;
        ap_phi_reg_pp0_iter13_outpix_val_V_41_reg_1671 <= ap_phi_reg_pp0_iter12_outpix_val_V_41_reg_1671;
        ap_phi_reg_pp0_iter13_phi_ln1099_reg_1660 <= ap_phi_reg_pp0_iter12_phi_ln1099_reg_1660;
        ap_phi_reg_pp0_iter13_phi_ln1120_reg_1649 <= ap_phi_reg_pp0_iter12_phi_ln1120_reg_1649;
        ap_phi_reg_pp0_iter13_phi_ln1141_reg_1638 <= ap_phi_reg_pp0_iter12_phi_ln1141_reg_1638;
        ap_phi_reg_pp0_iter13_phi_ln1162_reg_1627 <= ap_phi_reg_pp0_iter12_phi_ln1162_reg_1627;
        ap_phi_reg_pp0_iter13_phi_ln1183_reg_1616 <= ap_phi_reg_pp0_iter12_phi_ln1183_reg_1616;
        ap_phi_reg_pp0_iter13_phi_ln1459_reg_1605 <= ap_phi_reg_pp0_iter12_phi_ln1459_reg_1605;
        ap_phi_reg_pp0_iter13_phi_ln1474_reg_1594 <= ap_phi_reg_pp0_iter12_phi_ln1474_reg_1594;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_outpix_val_V_39_reg_1846 <= ap_phi_reg_pp0_iter13_outpix_val_V_39_reg_1846;
        ap_phi_reg_pp0_iter14_outpix_val_V_40_reg_1754 <= ap_phi_reg_pp0_iter13_outpix_val_V_40_reg_1754;
        ap_phi_reg_pp0_iter14_outpix_val_V_41_reg_1671 <= ap_phi_reg_pp0_iter13_outpix_val_V_41_reg_1671;
        ap_phi_reg_pp0_iter14_phi_ln1099_reg_1660 <= ap_phi_reg_pp0_iter13_phi_ln1099_reg_1660;
        ap_phi_reg_pp0_iter14_phi_ln1120_reg_1649 <= ap_phi_reg_pp0_iter13_phi_ln1120_reg_1649;
        ap_phi_reg_pp0_iter14_phi_ln1141_reg_1638 <= ap_phi_reg_pp0_iter13_phi_ln1141_reg_1638;
        ap_phi_reg_pp0_iter14_phi_ln1162_reg_1627 <= ap_phi_reg_pp0_iter13_phi_ln1162_reg_1627;
        ap_phi_reg_pp0_iter14_phi_ln1183_reg_1616 <= ap_phi_reg_pp0_iter13_phi_ln1183_reg_1616;
        ap_phi_reg_pp0_iter14_phi_ln1459_reg_1605 <= ap_phi_reg_pp0_iter13_phi_ln1459_reg_1605;
        ap_phi_reg_pp0_iter14_phi_ln1474_reg_1594 <= ap_phi_reg_pp0_iter13_phi_ln1474_reg_1594;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter15_outpix_val_V_39_reg_1846 <= ap_phi_reg_pp0_iter14_outpix_val_V_39_reg_1846;
        ap_phi_reg_pp0_iter15_outpix_val_V_40_reg_1754 <= ap_phi_reg_pp0_iter14_outpix_val_V_40_reg_1754;
        ap_phi_reg_pp0_iter15_outpix_val_V_41_reg_1671 <= ap_phi_reg_pp0_iter14_outpix_val_V_41_reg_1671;
        ap_phi_reg_pp0_iter15_phi_ln1099_reg_1660 <= ap_phi_reg_pp0_iter14_phi_ln1099_reg_1660;
        ap_phi_reg_pp0_iter15_phi_ln1120_reg_1649 <= ap_phi_reg_pp0_iter14_phi_ln1120_reg_1649;
        ap_phi_reg_pp0_iter15_phi_ln1141_reg_1638 <= ap_phi_reg_pp0_iter14_phi_ln1141_reg_1638;
        ap_phi_reg_pp0_iter15_phi_ln1162_reg_1627 <= ap_phi_reg_pp0_iter14_phi_ln1162_reg_1627;
        ap_phi_reg_pp0_iter15_phi_ln1183_reg_1616 <= ap_phi_reg_pp0_iter14_phi_ln1183_reg_1616;
        ap_phi_reg_pp0_iter15_phi_ln1459_reg_1605 <= ap_phi_reg_pp0_iter14_phi_ln1459_reg_1605;
        ap_phi_reg_pp0_iter15_phi_ln1474_reg_1594 <= ap_phi_reg_pp0_iter14_phi_ln1474_reg_1594;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter16_outpix_val_V_39_reg_1846 <= ap_phi_reg_pp0_iter15_outpix_val_V_39_reg_1846;
        ap_phi_reg_pp0_iter16_outpix_val_V_40_reg_1754 <= ap_phi_reg_pp0_iter15_outpix_val_V_40_reg_1754;
        ap_phi_reg_pp0_iter16_outpix_val_V_41_reg_1671 <= ap_phi_reg_pp0_iter15_outpix_val_V_41_reg_1671;
        ap_phi_reg_pp0_iter16_phi_ln1099_reg_1660 <= ap_phi_reg_pp0_iter15_phi_ln1099_reg_1660;
        ap_phi_reg_pp0_iter16_phi_ln1120_reg_1649 <= ap_phi_reg_pp0_iter15_phi_ln1120_reg_1649;
        ap_phi_reg_pp0_iter16_phi_ln1141_reg_1638 <= ap_phi_reg_pp0_iter15_phi_ln1141_reg_1638;
        ap_phi_reg_pp0_iter16_phi_ln1162_reg_1627 <= ap_phi_reg_pp0_iter15_phi_ln1162_reg_1627;
        ap_phi_reg_pp0_iter16_phi_ln1183_reg_1616 <= ap_phi_reg_pp0_iter15_phi_ln1183_reg_1616;
        ap_phi_reg_pp0_iter16_phi_ln1459_reg_1605 <= ap_phi_reg_pp0_iter15_phi_ln1459_reg_1605;
        ap_phi_reg_pp0_iter16_phi_ln1474_reg_1594 <= ap_phi_reg_pp0_iter15_phi_ln1474_reg_1594;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter17_outpix_val_V_39_reg_1846 <= ap_phi_reg_pp0_iter16_outpix_val_V_39_reg_1846;
        ap_phi_reg_pp0_iter17_outpix_val_V_40_reg_1754 <= ap_phi_reg_pp0_iter16_outpix_val_V_40_reg_1754;
        ap_phi_reg_pp0_iter17_outpix_val_V_41_reg_1671 <= ap_phi_reg_pp0_iter16_outpix_val_V_41_reg_1671;
        ap_phi_reg_pp0_iter17_phi_ln1099_reg_1660 <= ap_phi_reg_pp0_iter16_phi_ln1099_reg_1660;
        ap_phi_reg_pp0_iter17_phi_ln1120_reg_1649 <= ap_phi_reg_pp0_iter16_phi_ln1120_reg_1649;
        ap_phi_reg_pp0_iter17_phi_ln1141_reg_1638 <= ap_phi_reg_pp0_iter16_phi_ln1141_reg_1638;
        ap_phi_reg_pp0_iter17_phi_ln1162_reg_1627 <= ap_phi_reg_pp0_iter16_phi_ln1162_reg_1627;
        ap_phi_reg_pp0_iter17_phi_ln1183_reg_1616 <= ap_phi_reg_pp0_iter16_phi_ln1183_reg_1616;
        ap_phi_reg_pp0_iter17_phi_ln1459_reg_1605 <= ap_phi_reg_pp0_iter16_phi_ln1459_reg_1605;
        ap_phi_reg_pp0_iter17_phi_ln1474_reg_1594 <= ap_phi_reg_pp0_iter16_phi_ln1474_reg_1594;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1846 <= ap_phi_reg_pp0_iter17_outpix_val_V_39_reg_1846;
        ap_phi_reg_pp0_iter18_outpix_val_V_40_reg_1754 <= ap_phi_reg_pp0_iter17_outpix_val_V_40_reg_1754;
        ap_phi_reg_pp0_iter18_outpix_val_V_41_reg_1671 <= ap_phi_reg_pp0_iter17_outpix_val_V_41_reg_1671;
        ap_phi_reg_pp0_iter18_phi_ln1099_reg_1660 <= ap_phi_reg_pp0_iter17_phi_ln1099_reg_1660;
        ap_phi_reg_pp0_iter18_phi_ln1120_reg_1649 <= ap_phi_reg_pp0_iter17_phi_ln1120_reg_1649;
        ap_phi_reg_pp0_iter18_phi_ln1141_reg_1638 <= ap_phi_reg_pp0_iter17_phi_ln1141_reg_1638;
        ap_phi_reg_pp0_iter18_phi_ln1162_reg_1627 <= ap_phi_reg_pp0_iter17_phi_ln1162_reg_1627;
        ap_phi_reg_pp0_iter18_phi_ln1183_reg_1616 <= ap_phi_reg_pp0_iter17_phi_ln1183_reg_1616;
        ap_phi_reg_pp0_iter18_phi_ln1459_reg_1605 <= ap_phi_reg_pp0_iter17_phi_ln1459_reg_1605;
        ap_phi_reg_pp0_iter18_phi_ln1474_reg_1594 <= ap_phi_reg_pp0_iter17_phi_ln1474_reg_1594;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter19_outpix_val_V_39_reg_1846 <= ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1846;
        ap_phi_reg_pp0_iter19_outpix_val_V_40_reg_1754 <= ap_phi_reg_pp0_iter18_outpix_val_V_40_reg_1754;
        ap_phi_reg_pp0_iter19_outpix_val_V_41_reg_1671 <= ap_phi_reg_pp0_iter18_outpix_val_V_41_reg_1671;
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_phi_ln1459_reg_1605 <= ap_phi_reg_pp0_iter0_phi_ln1459_reg_1605;
        ap_phi_reg_pp0_iter1_phi_ln1474_reg_1594 <= ap_phi_reg_pp0_iter0_phi_ln1474_reg_1594;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_outpix_val_V_39_reg_1846 <= ap_phi_reg_pp0_iter19_outpix_val_V_39_reg_1846;
        ap_phi_reg_pp0_iter20_outpix_val_V_40_reg_1754 <= ap_phi_reg_pp0_iter19_outpix_val_V_40_reg_1754;
        ap_phi_reg_pp0_iter20_outpix_val_V_41_reg_1671 <= ap_phi_reg_pp0_iter19_outpix_val_V_41_reg_1671;
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_outpix_val_V_39_reg_1846 <= ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1846;
        ap_phi_reg_pp0_iter2_outpix_val_V_40_reg_1754 <= ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1754;
        ap_phi_reg_pp0_iter2_outpix_val_V_41_reg_1671 <= ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1671;
        ap_phi_reg_pp0_iter2_phi_ln1099_reg_1660 <= ap_phi_reg_pp0_iter1_phi_ln1099_reg_1660;
        ap_phi_reg_pp0_iter2_phi_ln1120_reg_1649 <= ap_phi_reg_pp0_iter1_phi_ln1120_reg_1649;
        ap_phi_reg_pp0_iter2_phi_ln1141_reg_1638 <= ap_phi_reg_pp0_iter1_phi_ln1141_reg_1638;
        ap_phi_reg_pp0_iter2_phi_ln1162_reg_1627 <= ap_phi_reg_pp0_iter1_phi_ln1162_reg_1627;
        ap_phi_reg_pp0_iter2_phi_ln1183_reg_1616 <= ap_phi_reg_pp0_iter1_phi_ln1183_reg_1616;
        ap_phi_reg_pp0_iter2_phi_ln1459_reg_1605 <= ap_phi_reg_pp0_iter1_phi_ln1459_reg_1605;
        ap_phi_reg_pp0_iter2_phi_ln1474_reg_1594 <= ap_phi_reg_pp0_iter1_phi_ln1474_reg_1594;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_phi_ln1099_reg_1660 <= ap_phi_reg_pp0_iter2_phi_ln1099_reg_1660;
        ap_phi_reg_pp0_iter3_phi_ln1120_reg_1649 <= ap_phi_reg_pp0_iter2_phi_ln1120_reg_1649;
        ap_phi_reg_pp0_iter3_phi_ln1141_reg_1638 <= ap_phi_reg_pp0_iter2_phi_ln1141_reg_1638;
        ap_phi_reg_pp0_iter3_phi_ln1162_reg_1627 <= ap_phi_reg_pp0_iter2_phi_ln1162_reg_1627;
        ap_phi_reg_pp0_iter3_phi_ln1183_reg_1616 <= ap_phi_reg_pp0_iter2_phi_ln1183_reg_1616;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1846 <= ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846;
        ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1754 <= ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1754;
        ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1671 <= ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1671;
        ap_phi_reg_pp0_iter4_phi_ln1099_reg_1660 <= ap_phi_reg_pp0_iter3_phi_ln1099_reg_1660;
        ap_phi_reg_pp0_iter4_phi_ln1120_reg_1649 <= ap_phi_reg_pp0_iter3_phi_ln1120_reg_1649;
        ap_phi_reg_pp0_iter4_phi_ln1141_reg_1638 <= ap_phi_reg_pp0_iter3_phi_ln1141_reg_1638;
        ap_phi_reg_pp0_iter4_phi_ln1162_reg_1627 <= ap_phi_reg_pp0_iter3_phi_ln1162_reg_1627;
        ap_phi_reg_pp0_iter4_phi_ln1183_reg_1616 <= ap_phi_reg_pp0_iter3_phi_ln1183_reg_1616;
        ap_phi_reg_pp0_iter4_phi_ln1459_reg_1605 <= ap_phi_reg_pp0_iter3_phi_ln1459_reg_1605;
        ap_phi_reg_pp0_iter4_phi_ln1474_reg_1594 <= ap_phi_reg_pp0_iter3_phi_ln1474_reg_1594;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_outpix_val_V_39_reg_1846 <= ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1846;
        ap_phi_reg_pp0_iter5_outpix_val_V_40_reg_1754 <= ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1754;
        ap_phi_reg_pp0_iter5_outpix_val_V_41_reg_1671 <= ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1671;
        ap_phi_reg_pp0_iter5_phi_ln1099_reg_1660 <= ap_phi_reg_pp0_iter4_phi_ln1099_reg_1660;
        ap_phi_reg_pp0_iter5_phi_ln1120_reg_1649 <= ap_phi_reg_pp0_iter4_phi_ln1120_reg_1649;
        ap_phi_reg_pp0_iter5_phi_ln1141_reg_1638 <= ap_phi_reg_pp0_iter4_phi_ln1141_reg_1638;
        ap_phi_reg_pp0_iter5_phi_ln1162_reg_1627 <= ap_phi_reg_pp0_iter4_phi_ln1162_reg_1627;
        ap_phi_reg_pp0_iter5_phi_ln1183_reg_1616 <= ap_phi_reg_pp0_iter4_phi_ln1183_reg_1616;
        ap_phi_reg_pp0_iter5_phi_ln1459_reg_1605 <= ap_phi_reg_pp0_iter4_phi_ln1459_reg_1605;
        ap_phi_reg_pp0_iter5_phi_ln1474_reg_1594 <= ap_phi_reg_pp0_iter4_phi_ln1474_reg_1594;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_outpix_val_V_39_reg_1846 <= ap_phi_reg_pp0_iter5_outpix_val_V_39_reg_1846;
        ap_phi_reg_pp0_iter6_outpix_val_V_40_reg_1754 <= ap_phi_reg_pp0_iter5_outpix_val_V_40_reg_1754;
        ap_phi_reg_pp0_iter6_outpix_val_V_41_reg_1671 <= ap_phi_reg_pp0_iter5_outpix_val_V_41_reg_1671;
        ap_phi_reg_pp0_iter6_phi_ln1099_reg_1660 <= ap_phi_reg_pp0_iter5_phi_ln1099_reg_1660;
        ap_phi_reg_pp0_iter6_phi_ln1120_reg_1649 <= ap_phi_reg_pp0_iter5_phi_ln1120_reg_1649;
        ap_phi_reg_pp0_iter6_phi_ln1141_reg_1638 <= ap_phi_reg_pp0_iter5_phi_ln1141_reg_1638;
        ap_phi_reg_pp0_iter6_phi_ln1162_reg_1627 <= ap_phi_reg_pp0_iter5_phi_ln1162_reg_1627;
        ap_phi_reg_pp0_iter6_phi_ln1183_reg_1616 <= ap_phi_reg_pp0_iter5_phi_ln1183_reg_1616;
        ap_phi_reg_pp0_iter6_phi_ln1459_reg_1605 <= ap_phi_reg_pp0_iter5_phi_ln1459_reg_1605;
        ap_phi_reg_pp0_iter6_phi_ln1474_reg_1594 <= ap_phi_reg_pp0_iter5_phi_ln1474_reg_1594;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_outpix_val_V_39_reg_1846 <= ap_phi_reg_pp0_iter6_outpix_val_V_39_reg_1846;
        ap_phi_reg_pp0_iter7_outpix_val_V_40_reg_1754 <= ap_phi_reg_pp0_iter6_outpix_val_V_40_reg_1754;
        ap_phi_reg_pp0_iter7_outpix_val_V_41_reg_1671 <= ap_phi_reg_pp0_iter6_outpix_val_V_41_reg_1671;
        ap_phi_reg_pp0_iter7_phi_ln1099_reg_1660 <= ap_phi_reg_pp0_iter6_phi_ln1099_reg_1660;
        ap_phi_reg_pp0_iter7_phi_ln1120_reg_1649 <= ap_phi_reg_pp0_iter6_phi_ln1120_reg_1649;
        ap_phi_reg_pp0_iter7_phi_ln1141_reg_1638 <= ap_phi_reg_pp0_iter6_phi_ln1141_reg_1638;
        ap_phi_reg_pp0_iter7_phi_ln1162_reg_1627 <= ap_phi_reg_pp0_iter6_phi_ln1162_reg_1627;
        ap_phi_reg_pp0_iter7_phi_ln1183_reg_1616 <= ap_phi_reg_pp0_iter6_phi_ln1183_reg_1616;
        ap_phi_reg_pp0_iter7_phi_ln1459_reg_1605 <= ap_phi_reg_pp0_iter6_phi_ln1459_reg_1605;
        ap_phi_reg_pp0_iter7_phi_ln1474_reg_1594 <= ap_phi_reg_pp0_iter6_phi_ln1474_reg_1594;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_outpix_val_V_39_reg_1846 <= ap_phi_reg_pp0_iter7_outpix_val_V_39_reg_1846;
        ap_phi_reg_pp0_iter8_outpix_val_V_40_reg_1754 <= ap_phi_reg_pp0_iter7_outpix_val_V_40_reg_1754;
        ap_phi_reg_pp0_iter8_outpix_val_V_41_reg_1671 <= ap_phi_reg_pp0_iter7_outpix_val_V_41_reg_1671;
        ap_phi_reg_pp0_iter8_phi_ln1099_reg_1660 <= ap_phi_reg_pp0_iter7_phi_ln1099_reg_1660;
        ap_phi_reg_pp0_iter8_phi_ln1120_reg_1649 <= ap_phi_reg_pp0_iter7_phi_ln1120_reg_1649;
        ap_phi_reg_pp0_iter8_phi_ln1141_reg_1638 <= ap_phi_reg_pp0_iter7_phi_ln1141_reg_1638;
        ap_phi_reg_pp0_iter8_phi_ln1162_reg_1627 <= ap_phi_reg_pp0_iter7_phi_ln1162_reg_1627;
        ap_phi_reg_pp0_iter8_phi_ln1183_reg_1616 <= ap_phi_reg_pp0_iter7_phi_ln1183_reg_1616;
        ap_phi_reg_pp0_iter8_phi_ln1459_reg_1605 <= ap_phi_reg_pp0_iter7_phi_ln1459_reg_1605;
        ap_phi_reg_pp0_iter8_phi_ln1474_reg_1594 <= ap_phi_reg_pp0_iter7_phi_ln1474_reg_1594;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_outpix_val_V_39_reg_1846 <= ap_phi_reg_pp0_iter8_outpix_val_V_39_reg_1846;
        ap_phi_reg_pp0_iter9_outpix_val_V_40_reg_1754 <= ap_phi_reg_pp0_iter8_outpix_val_V_40_reg_1754;
        ap_phi_reg_pp0_iter9_outpix_val_V_41_reg_1671 <= ap_phi_reg_pp0_iter8_outpix_val_V_41_reg_1671;
        ap_phi_reg_pp0_iter9_phi_ln1099_reg_1660 <= ap_phi_reg_pp0_iter8_phi_ln1099_reg_1660;
        ap_phi_reg_pp0_iter9_phi_ln1120_reg_1649 <= ap_phi_reg_pp0_iter8_phi_ln1120_reg_1649;
        ap_phi_reg_pp0_iter9_phi_ln1141_reg_1638 <= ap_phi_reg_pp0_iter8_phi_ln1141_reg_1638;
        ap_phi_reg_pp0_iter9_phi_ln1162_reg_1627 <= ap_phi_reg_pp0_iter8_phi_ln1162_reg_1627;
        ap_phi_reg_pp0_iter9_phi_ln1183_reg_1616 <= ap_phi_reg_pp0_iter8_phi_ln1183_reg_1616;
        ap_phi_reg_pp0_iter9_phi_ln1459_reg_1605 <= ap_phi_reg_pp0_iter8_phi_ln1459_reg_1605;
        ap_phi_reg_pp0_iter9_phi_ln1474_reg_1594 <= ap_phi_reg_pp0_iter8_phi_ln1474_reg_1594;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd16) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bSerie_V <= ret_V_6_fu_4185_p3;
        gSerie_V <= ret_V_5_fu_4139_p3;
        rSerie_V <= ret_V_4_fu_4093_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_5071 == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter15_reg == 1'd0))) begin
        b_reg_5463 <= b_fu_3110_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        g_2_reg_5929 <= g_2_fu_4482_p3;
        outpix_val_V_64_reg_5935 <= outpix_val_V_64_fu_4489_p3;
        outpix_val_V_65_reg_5922 <= outpix_val_V_65_fu_4475_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_5071 == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter14_reg == 1'd0))) begin
        g_reg_5430 <= g_fu_2976_p3;
        r_reg_5424 <= r_fu_2950_p3;
        tmp_10_reg_5440 <= {{add_ln1244_1_fu_3034_p2[31:10]}};
        trunc_ln1244_2_reg_5435 <= trunc_ln1244_2_fu_3030_p1;
        zext_ln1257_1_reg_5451[15 : 0] <= zext_ln1257_1_fu_3054_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_5071 == 8'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_5193 == 1'd0) & (icmp_ln520_reg_5189 == 1'd0))) begin
        icmp_ln1027_1_reg_5291 <= icmp_ln1027_1_fu_2602_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_5071 == 8'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_5193 == 1'd0) & (icmp_ln520_reg_5189 == 1'd0))) begin
        icmp_ln1027_5_reg_5287 <= icmp_ln1027_5_fu_2560_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_5071 == 8'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_5193 == 1'd0) & (icmp_ln520_reg_5189 == 1'd0))) begin
        icmp_ln1027_6_reg_5262 <= icmp_ln1027_6_fu_2381_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_2075_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_766_p2 == 8'd2))) begin
        icmp_ln1050_reg_5243 <= icmp_ln1050_fu_2255_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_5071 == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter18_reg == 1'd0) & (cmp2_i381_read_reg_5049 == 1'd0))) begin
        icmp_ln1261_reg_5657 <= icmp_ln1261_fu_3774_p2;
        icmp_ln1262_reg_5662 <= icmp_ln1262_fu_3790_p2;
        trunc_ln1257_1_reg_5642 <= trunc_ln1257_1_fu_3691_p1;
        u_reg_5647 <= {{add_ln1258_2_fu_3708_p2[24:8]}};
        v_reg_5652 <= {{add_ln1259_2_fu_3748_p2[24:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_2075_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load == 8'd10))) begin
        icmp_ln1285_reg_5235 <= icmp_ln1285_fu_2225_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_2075_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_766_p2 == 8'd11))) begin
        icmp_ln1336_reg_5231 <= icmp_ln1336_fu_2201_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_2075_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_fu_2081_p2 == 1'd0) & (bckgndId_load == 8'd12))) begin
        icmp_ln1428_reg_5227 <= icmp_ln1428_fu_2177_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_2075_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_766_p2 == 8'd15))) begin
        icmp_ln1518_reg_5213 <= icmp_ln1518_fu_2123_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_2075_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_766_p2 == 8'd17))) begin
        icmp_ln1629_reg_5207 <= icmp_ln1629_fu_2111_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_2075_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_766_p2 == 8'd19))) begin
        icmp_ln1701_reg_5203 <= icmp_ln1701_fu_2099_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_5071 == 8'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter6_reg == 1'd0))) begin
        lshr_ln1_reg_5309 <= {{lshr_ln1_fu_2728_p1[15:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_5071 == 8'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter18_reg == 1'd0))) begin
        mul_ln1311_reg_5707 <= grp_fu_4878_p2;
        trunc_ln1311_1_reg_5713 <= {{sub_ln1311_fu_3819_p2[26:19]}};
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_5071 == 8'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter1_reg == 1'd0))) begin
        or_ln1449_reg_5295 <= or_ln1449_fu_2634_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_2075_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp8_read_read_fu_772_p2 == 1'd1))) begin
        or_ln691_reg_5247 <= or_ln691_fu_2297_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_12_reg_5785 <= p_0_2_0_0_0133363_out_i;
        outpix_val_V_13_reg_5779 <= p_0_1_0_0_0131361_out_i;
        outpix_val_V_16_reg_5773 <= p_0_0_0_0_0129359_out_i;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_5071 == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter13_reg == 1'd0))) begin
        tmp_6_reg_5384 <= {{add_ln1236_fu_2832_p2[31:10]}};
        tmp_8_reg_5394 <= {{add_ln1240_1_fu_2898_p2[31:10]}};
        trunc_ln1236_2_reg_5379 <= trunc_ln1236_2_fu_2828_p1;
        trunc_ln1240_2_reg_5389 <= trunc_ln1240_2_fu_2894_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(colorFormatLocal_read_reg_5045 == 8'd1) & ~(colorFormatLocal_read_reg_5045 == 8'd0) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln1267_reg_5943 <= trunc_ln1267_fu_4496_p1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarArray_ce0 = 1'b1;
    end else begin
        DPtpgBarArray_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_CEA_b_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_CEA_b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_CEA_g_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_CEA_g_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_CEA_r_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_CEA_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_VESA_b_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_VESA_b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_VESA_g_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_VESA_g_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_VESA_r_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_VESA_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_601_u_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_601_u_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_601_v_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_601_v_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_601_y_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_601_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_709_u_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_709_u_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_709_v_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_709_v_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_709_y_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_709_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((icmp_ln520_fu_2075_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter21_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int_frp = 1'b1;
    end else begin
        ap_done_int_frp = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1)) begin
        ap_enable_reg_pp0_iter1 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter1 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd10] == 1'b1)) begin
        ap_enable_reg_pp0_iter10 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter10 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd11] == 1'b1)) begin
        ap_enable_reg_pp0_iter11 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter11 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd12] == 1'b1)) begin
        ap_enable_reg_pp0_iter12 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter12 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd13] == 1'b1)) begin
        ap_enable_reg_pp0_iter13 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter13 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd14] == 1'b1)) begin
        ap_enable_reg_pp0_iter14 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter14 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd15] == 1'b1)) begin
        ap_enable_reg_pp0_iter15 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter15 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd16] == 1'b1)) begin
        ap_enable_reg_pp0_iter16 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter16 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd17] == 1'b1)) begin
        ap_enable_reg_pp0_iter17 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter17 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd18] == 1'b1)) begin
        ap_enable_reg_pp0_iter18 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter18 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd19] == 1'b1)) begin
        ap_enable_reg_pp0_iter19 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter19 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd2] == 1'b1)) begin
        ap_enable_reg_pp0_iter2 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter2 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd20] == 1'b1)) begin
        ap_enable_reg_pp0_iter20 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter20 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd21] == 1'b1)) begin
        ap_enable_reg_pp0_iter21 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter21 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd22] == 1'b1)) begin
        ap_enable_reg_pp0_iter22 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter22 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd3] == 1'b1)) begin
        ap_enable_reg_pp0_iter3 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter3 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd4] == 1'b1)) begin
        ap_enable_reg_pp0_iter4 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter4 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd5] == 1'b1)) begin
        ap_enable_reg_pp0_iter5 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter5 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd6] == 1'b1)) begin
        ap_enable_reg_pp0_iter6 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter6 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd7] == 1'b1)) begin
        ap_enable_reg_pp0_iter7 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter7 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd8] == 1'b1)) begin
        ap_enable_reg_pp0_iter8 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter8 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd9] == 1'b1)) begin
        ap_enable_reg_pp0_iter9 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter9 = 1'b0;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[5'd19] == 1'b1) & (ap_predicate_op625_read_state20 == 1'b1))) begin
        ap_frp_data_issued_nxt_srcYUV_op625 = 1'b1;
    end else begin
        ap_frp_data_issued_nxt_srcYUV_op625 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_frp_data_issued_nxt_srcYUV_op625 == 1'b1)) begin
        ap_frp_data_next_issued_srcYUV = 1'd1;
    end else begin
        ap_frp_data_next_issued_srcYUV = 1'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_2075_p2 == 1'd0) & (cmp8_read_read_fu_772_p2 == 1'd1))) begin
        ap_frp_data_req_srcYUV_op625 = 1'd1;
    end else begin
        ap_frp_data_req_srcYUV_op625 = 1'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_condition_frp_pvb_pf_start) & (1'b1 == ap_condition_frp_pvb_no_bkwd_prs) & (1'b1 == ap_condition_frp_roi_pvb_no_fwd_prs))) begin
        ap_frp_vld_in = 1'b1;
    end else begin
        ap_frp_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(colorFormatLocal_read_reg_5045 == 8'd1) & ~(colorFormatLocal_read_reg_5045 == 8'd0) & (bckgndId_load_read_reg_5071 == 8'd13) & (trunc_ln1267_reg_5943 == 1'd1) & (icmp_ln520_reg_5189_pp0_iter20_reg == 1'd0)) | (~(colorFormatLocal_read_reg_5045 == 8'd0) & (colorFormatLocal_read_reg_5045 == 8'd1) & (bckgndId_load_read_reg_5071 == 8'd13) & (icmp_ln520_reg_5189_pp0_iter20_reg == 1'd0)) | (~(colorFormatLocal_read_reg_5045 == 8'd0) & (bckgndId_load_read_reg_5071 == 8'd13) & (trunc_ln1267_reg_5943 == 1'd0) & (icmp_ln520_reg_5189_pp0_iter20_reg == 1'd0)) | ((colorFormatLocal_read_reg_5045 == 8'd0) & (bckgndId_load_read_reg_5071 == 8'd13) & (icmp_ln520_reg_5189_pp0_iter20_reg == 1'd0)))) begin
        ap_phi_mux_outpix_val_V_39_phi_fu_1851_p78 = outpix_val_V_65_reg_5922;
    end else if ((~(bckgndId_load_read_reg_5071 == 8'd9) & ~(bckgndId_load_read_reg_5071 == 8'd11) & ~(bckgndId_load_read_reg_5071 == 8'd15) & ~(bckgndId_load_read_reg_5071 == 8'd12) & ~(bckgndId_load_read_reg_5071 == 8'd3) & ~(bckgndId_load_read_reg_5071 == 8'd0) & ~(bckgndId_load_read_reg_5071 == 8'd1) & ~(bckgndId_load_read_reg_5071 == 8'd2) & ~(bckgndId_load_read_reg_5071 == 8'd14) & ~(bckgndId_load_read_reg_5071 == 8'd16) & ~(bckgndId_load_read_reg_5071 == 8'd17) & ~(bckgndId_load_read_reg_5071 == 8'd18) & ~(bckgndId_load_read_reg_5071 == 8'd4) & ~(bckgndId_load_read_reg_5071 == 8'd5) & ~(bckgndId_load_read_reg_5071 == 8'd6) & ~(bckgndId_load_read_reg_5071 == 8'd7) & ~(bckgndId_load_read_reg_5071 == 8'd8) & ~(bckgndId_load_read_reg_5071 == 8'd10) & ~(bckgndId_load_read_reg_5071 == 8'd13) & ~(bckgndId_load_read_reg_5071 == 8'd19) & (icmp_ln520_reg_5189_pp0_iter20_reg == 1'd0))) begin
        ap_phi_mux_outpix_val_V_39_phi_fu_1851_p78 = outpix_val_V_3_fu_562;
    end else begin
        ap_phi_mux_outpix_val_V_39_phi_fu_1851_p78 = ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_1846;
    end
end

always @ (*) begin
    if (((~(colorFormatLocal_read_reg_5045 == 8'd0) & (colorFormatLocal_read_reg_5045 == 8'd1) & (bckgndId_load_read_reg_5071 == 8'd13) & (icmp_ln520_reg_5189_pp0_iter20_reg == 1'd0)) | (~(colorFormatLocal_read_reg_5045 == 8'd0) & (bckgndId_load_read_reg_5071 == 8'd13) & (trunc_ln1267_reg_5943 == 1'd0) & (icmp_ln520_reg_5189_pp0_iter20_reg == 1'd0)) | ((colorFormatLocal_read_reg_5045 == 8'd0) & (bckgndId_load_read_reg_5071 == 8'd13) & (icmp_ln520_reg_5189_pp0_iter20_reg == 1'd0)))) begin
        ap_phi_mux_outpix_val_V_40_phi_fu_1759_p78 = g_2_reg_5929;
    end else if ((~(colorFormatLocal_read_reg_5045 == 8'd1) & ~(colorFormatLocal_read_reg_5045 == 8'd0) & (bckgndId_load_read_reg_5071 == 8'd13) & (trunc_ln1267_reg_5943 == 1'd1) & (icmp_ln520_reg_5189_pp0_iter20_reg == 1'd0))) begin
        ap_phi_mux_outpix_val_V_40_phi_fu_1759_p78 = outpix_val_V_64_reg_5935;
    end else if ((~(bckgndId_load_read_reg_5071 == 8'd9) & ~(bckgndId_load_read_reg_5071 == 8'd11) & ~(bckgndId_load_read_reg_5071 == 8'd15) & ~(bckgndId_load_read_reg_5071 == 8'd12) & ~(bckgndId_load_read_reg_5071 == 8'd3) & ~(bckgndId_load_read_reg_5071 == 8'd0) & ~(bckgndId_load_read_reg_5071 == 8'd1) & ~(bckgndId_load_read_reg_5071 == 8'd2) & ~(bckgndId_load_read_reg_5071 == 8'd14) & ~(bckgndId_load_read_reg_5071 == 8'd16) & ~(bckgndId_load_read_reg_5071 == 8'd17) & ~(bckgndId_load_read_reg_5071 == 8'd18) & ~(bckgndId_load_read_reg_5071 == 8'd4) & ~(bckgndId_load_read_reg_5071 == 8'd5) & ~(bckgndId_load_read_reg_5071 == 8'd6) & ~(bckgndId_load_read_reg_5071 == 8'd7) & ~(bckgndId_load_read_reg_5071 == 8'd8) & ~(bckgndId_load_read_reg_5071 == 8'd10) & ~(bckgndId_load_read_reg_5071 == 8'd13) & ~(bckgndId_load_read_reg_5071 == 8'd19) & (icmp_ln520_reg_5189_pp0_iter20_reg == 1'd0))) begin
        ap_phi_mux_outpix_val_V_40_phi_fu_1759_p78 = outpix_val_V_4_fu_566;
    end else begin
        ap_phi_mux_outpix_val_V_40_phi_fu_1759_p78 = ap_phi_reg_pp0_iter21_outpix_val_V_40_reg_1754;
    end
end

always @ (*) begin
    if (((~(colorFormatLocal_read_reg_5045 == 8'd1) & ~(colorFormatLocal_read_reg_5045 == 8'd0) & (bckgndId_load_read_reg_5071 == 8'd13) & (trunc_ln1267_reg_5943 == 1'd1) & (icmp_ln520_reg_5189_pp0_iter20_reg == 1'd0)) | (~(colorFormatLocal_read_reg_5045 == 8'd0) & (colorFormatLocal_read_reg_5045 == 8'd1) & (bckgndId_load_read_reg_5071 == 8'd13) & (icmp_ln520_reg_5189_pp0_iter20_reg == 1'd0)) | (~(colorFormatLocal_read_reg_5045 == 8'd0) & (bckgndId_load_read_reg_5071 == 8'd13) & (trunc_ln1267_reg_5943 == 1'd0) & (icmp_ln520_reg_5189_pp0_iter20_reg == 1'd0)) | ((colorFormatLocal_read_reg_5045 == 8'd0) & (bckgndId_load_read_reg_5071 == 8'd13) & (icmp_ln520_reg_5189_pp0_iter20_reg == 1'd0)))) begin
        ap_phi_mux_outpix_val_V_41_phi_fu_1674_p78 = outpix_val_V_64_reg_5935;
    end else if ((~(bckgndId_load_read_reg_5071 == 8'd9) & ~(bckgndId_load_read_reg_5071 == 8'd11) & ~(bckgndId_load_read_reg_5071 == 8'd15) & ~(bckgndId_load_read_reg_5071 == 8'd12) & ~(bckgndId_load_read_reg_5071 == 8'd3) & ~(bckgndId_load_read_reg_5071 == 8'd0) & ~(bckgndId_load_read_reg_5071 == 8'd1) & ~(bckgndId_load_read_reg_5071 == 8'd2) & ~(bckgndId_load_read_reg_5071 == 8'd14) & ~(bckgndId_load_read_reg_5071 == 8'd16) & ~(bckgndId_load_read_reg_5071 == 8'd17) & ~(bckgndId_load_read_reg_5071 == 8'd18) & ~(bckgndId_load_read_reg_5071 == 8'd4) & ~(bckgndId_load_read_reg_5071 == 8'd5) & ~(bckgndId_load_read_reg_5071 == 8'd6) & ~(bckgndId_load_read_reg_5071 == 8'd7) & ~(bckgndId_load_read_reg_5071 == 8'd8) & ~(bckgndId_load_read_reg_5071 == 8'd10) & ~(bckgndId_load_read_reg_5071 == 8'd13) & ~(bckgndId_load_read_reg_5071 == 8'd19) & (icmp_ln520_reg_5189_pp0_iter20_reg == 1'd0))) begin
        ap_phi_mux_outpix_val_V_41_phi_fu_1674_p78 = outpix_val_V_8_fu_570;
    end else begin
        ap_phi_mux_outpix_val_V_41_phi_fu_1674_p78 = ap_phi_reg_pp0_iter21_outpix_val_V_41_reg_1671;
    end
end

always @ (*) begin
    if ((icmp_ln520_reg_5189_pp0_iter20_reg == 1'd0)) begin
        if ((cmp8_read_reg_5075 == 1'd0)) begin
            ap_phi_mux_outpix_val_V_45_phi_fu_1964_p4 = ap_phi_mux_outpix_val_V_39_phi_fu_1851_p78;
        end else if ((cmp8_read_reg_5075 == 1'd1)) begin
            ap_phi_mux_outpix_val_V_45_phi_fu_1964_p4 = outpix_val_V_61_fu_4728_p3;
        end else begin
            ap_phi_mux_outpix_val_V_45_phi_fu_1964_p4 = ap_phi_reg_pp0_iter21_outpix_val_V_45_reg_1961;
        end
    end else begin
        ap_phi_mux_outpix_val_V_45_phi_fu_1964_p4 = ap_phi_reg_pp0_iter21_outpix_val_V_45_reg_1961;
    end
end

always @ (*) begin
    if ((icmp_ln520_reg_5189_pp0_iter20_reg == 1'd0)) begin
        if ((cmp8_read_reg_5075 == 1'd0)) begin
            ap_phi_mux_outpix_val_V_46_phi_fu_1953_p4 = ap_phi_mux_outpix_val_V_40_phi_fu_1759_p78;
        end else if ((cmp8_read_reg_5075 == 1'd1)) begin
            ap_phi_mux_outpix_val_V_46_phi_fu_1953_p4 = outpix_val_V_62_fu_4721_p3;
        end else begin
            ap_phi_mux_outpix_val_V_46_phi_fu_1953_p4 = ap_phi_reg_pp0_iter21_outpix_val_V_46_reg_1950;
        end
    end else begin
        ap_phi_mux_outpix_val_V_46_phi_fu_1953_p4 = ap_phi_reg_pp0_iter21_outpix_val_V_46_reg_1950;
    end
end

always @ (*) begin
    if ((icmp_ln520_reg_5189_pp0_iter20_reg == 1'd0)) begin
        if ((cmp8_read_reg_5075 == 1'd0)) begin
            ap_phi_mux_outpix_val_V_47_phi_fu_1942_p4 = ap_phi_mux_outpix_val_V_41_phi_fu_1674_p78;
        end else if ((cmp8_read_reg_5075 == 1'd1)) begin
            ap_phi_mux_outpix_val_V_47_phi_fu_1942_p4 = outpix_val_V_63_fu_4714_p3;
        end else begin
            ap_phi_mux_outpix_val_V_47_phi_fu_1942_p4 = ap_phi_reg_pp0_iter21_outpix_val_V_47_reg_1939;
        end
    end else begin
        ap_phi_mux_outpix_val_V_47_phi_fu_1942_p4 = ap_phi_reg_pp0_iter21_outpix_val_V_47_reg_1939;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_x_2 = 16'd0;
    end else begin
        ap_sig_allocacmp_x_2 = x_fu_546;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        blkYuv_1_ce0 = 1'b1;
    end else begin
        blkYuv_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        blkYuv_ce0 = 1'b1;
    end else begin
        blkYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bluYuv_ce0 = 1'b1;
    end else begin
        bluYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter20_reg == 1'd1))) begin
        frp_pipeline_valid_U_exitcond = 1'b1;
    end else begin
        frp_pipeline_valid_U_exitcond = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grnYuv_ce0 = 1'b1;
    end else begin
        grnYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((bckgndId_load_read_reg_5071 == 8'd11) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((1'b1 == ap_condition_5687)) begin
            hBarSel = 3'd0;
        end else if ((1'b1 == ap_condition_5683)) begin
            hBarSel = add_ln1367_fu_3363_p2;
        end else begin
            hBarSel = 'bx;
        end
    end else begin
        hBarSel = 'bx;
    end
end

always @ (*) begin
    if (((bckgndId_load_read_reg_5071 == 8'd19) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((1'b1 == ap_condition_5687)) begin
            hBarSel_1 = 3'd0;
        end else if ((1'b1 == ap_condition_5693)) begin
            hBarSel_1 = add_ln1730_fu_3208_p2;
        end else begin
            hBarSel_1 = 'bx;
        end
    end else begin
        hBarSel_1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd19) & (icmp_ln1027_7_fu_3182_p2 == 1'd0) & (icmp_ln1027_reg_5193_pp0_iter16_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter16_reg == 1'd0)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd19) & (icmp_ln1027_reg_5193_pp0_iter15_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter15_reg == 1'd0)))) begin
        hBarSel_1_ap_vld = 1'b1;
    end else begin
        hBarSel_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5697)) begin
        if ((icmp_ln1027_reg_5193_pp0_iter17_reg == 1'd1)) begin
            hBarSel_2 = empty_fu_3510_p1;
        end else if (((icmp_ln1027_1_reg_5291_pp0_iter17_reg == 1'd0) & (icmp_ln1027_reg_5193_pp0_iter17_reg == 1'd0))) begin
            hBarSel_2 = zext_ln1212_fu_3528_p1;
        end else begin
            hBarSel_2 = 'bx;
        end
    end else begin
        hBarSel_2 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter18 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd9) & (icmp_ln520_reg_5189_pp0_iter17_reg == 1'd0) & (icmp_ln1027_reg_5193_pp0_iter17_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter18 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd9) & (icmp_ln520_reg_5189_pp0_iter17_reg == 1'd0) & (icmp_ln1027_1_reg_5291_pp0_iter17_reg == 1'd0) & (icmp_ln1027_reg_5193_pp0_iter17_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_2_ap_vld = 1'b1;
    end else begin
        hBarSel_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((bckgndId_load_read_reg_5071 == 8'd15) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((1'b1 == ap_condition_5687)) begin
            hBarSel_3 = 3'd0;
        end else if ((1'b1 == ap_condition_5703)) begin
            hBarSel_3 = add_ln1548_fu_3288_p2;
        end else begin
            hBarSel_3 = 'bx;
        end
    end else begin
        hBarSel_3 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd15) & (icmp_ln1027_6_reg_5262_pp0_iter16_reg == 1'd0) & (icmp_ln1027_reg_5193_pp0_iter16_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter16_reg == 1'd0)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd15) & (icmp_ln1027_reg_5193_pp0_iter15_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter15_reg == 1'd0)))) begin
        hBarSel_3_ap_vld = 1'b1;
    end else begin
        hBarSel_3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5707)) begin
        if ((icmp_ln1027_reg_5193_pp0_iter16_reg == 1'd1)) begin
            hBarSel_3_loc_1_out_o = 8'd0;
        end else if (((icmp_ln1027_6_reg_5262_pp0_iter16_reg == 1'd0) & (icmp_ln1027_reg_5193_pp0_iter16_reg == 1'd0))) begin
            hBarSel_3_loc_1_out_o = zext_ln1548_fu_3294_p1;
        end else begin
            hBarSel_3_loc_1_out_o = hBarSel_3_loc_1_out_i;
        end
    end else begin
        hBarSel_3_loc_1_out_o = hBarSel_3_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd15) & (icmp_ln1027_6_reg_5262_pp0_iter16_reg == 1'd0) & (icmp_ln1027_reg_5193_pp0_iter16_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter16_reg == 1'd0)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd15) & (icmp_ln1027_reg_5193_pp0_iter16_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter16_reg == 1'd0)))) begin
        hBarSel_3_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hBarSel_3_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5697)) begin
        if ((icmp_ln1027_reg_5193_pp0_iter17_reg == 1'd1)) begin
            hBarSel_4_loc_1_out_o = empty_fu_3510_p1;
        end else if (((icmp_ln1027_1_reg_5291_pp0_iter17_reg == 1'd0) & (icmp_ln1027_reg_5193_pp0_iter17_reg == 1'd0))) begin
            hBarSel_4_loc_1_out_o = zext_ln1212_fu_3528_p1;
        end else begin
            hBarSel_4_loc_1_out_o = hBarSel_4_loc_1_out_i;
        end
    end else begin
        hBarSel_4_loc_1_out_o = hBarSel_4_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter18 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd9) & (icmp_ln520_reg_5189_pp0_iter17_reg == 1'd0) & (icmp_ln1027_reg_5193_pp0_iter17_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter18 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd9) & (icmp_ln520_reg_5189_pp0_iter17_reg == 1'd0) & (icmp_ln1027_1_reg_5291_pp0_iter17_reg == 1'd0) & (icmp_ln1027_reg_5193_pp0_iter17_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_4_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hBarSel_4_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5712)) begin
        if ((icmp_ln1027_reg_5193_pp0_iter16_reg == 1'd1)) begin
            hBarSel_5_loc_1_out_o = 8'd0;
        end else if (((icmp_ln1027_7_fu_3182_p2 == 1'd0) & (icmp_ln1027_reg_5193_pp0_iter16_reg == 1'd0))) begin
            hBarSel_5_loc_1_out_o = zext_ln1730_fu_3214_p1;
        end else begin
            hBarSel_5_loc_1_out_o = hBarSel_5_loc_1_out_i;
        end
    end else begin
        hBarSel_5_loc_1_out_o = hBarSel_5_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd19) & (icmp_ln1027_7_fu_3182_p2 == 1'd0) & (icmp_ln1027_reg_5193_pp0_iter16_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter16_reg == 1'd0)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd19) & (icmp_ln1027_reg_5193_pp0_iter16_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter16_reg == 1'd0)))) begin
        hBarSel_5_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hBarSel_5_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd11) & (icmp_ln1027_5_reg_5287_pp0_iter16_reg == 1'd0) & (icmp_ln1027_reg_5193_pp0_iter16_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter16_reg == 1'd0)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd11) & (icmp_ln1027_reg_5193_pp0_iter15_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter15_reg == 1'd0)))) begin
        hBarSel_ap_vld = 1'b1;
    end else begin
        hBarSel_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5717)) begin
        if ((icmp_ln1027_reg_5193_pp0_iter16_reg == 1'd1)) begin
            hBarSel_loc_1_out_o = 8'd0;
        end else if (((icmp_ln1027_5_reg_5287_pp0_iter16_reg == 1'd0) & (icmp_ln1027_reg_5193_pp0_iter16_reg == 1'd0))) begin
            hBarSel_loc_1_out_o = zext_ln1367_fu_3369_p1;
        end else begin
            hBarSel_loc_1_out_o = hBarSel_loc_1_out_i;
        end
    end else begin
        hBarSel_loc_1_out_o = hBarSel_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd11) & (icmp_ln1027_5_reg_5287_pp0_iter16_reg == 1'd0) & (icmp_ln1027_reg_5193_pp0_iter16_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter16_reg == 1'd0)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd11) & (icmp_ln1027_reg_5193_pp0_iter16_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter16_reg == 1'd0)))) begin
        hBarSel_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hBarSel_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter20_reg == 1'd1))) begin
        hdata_flag_1_out_ap_vld = 1'b1;
    end else begin
        hdata_flag_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd14) & (1'b0 == ap_block_pp0_stage0))) begin
        hdata_loc_1_out_o = zext_ln507_1_fu_4343_p1;
    end else begin
        hdata_loc_1_out_o = hdata_loc_1_out_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd14) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hdata_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hdata_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd14) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hdata_new_1_out_ap_vld = 1'b1;
    end else begin
        hdata_new_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter20_reg == 1'd1))) begin
        outpix_val_V_10_out_ap_vld = 1'b1;
    end else begin
        outpix_val_V_10_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter20_reg == 1'd1))) begin
        outpix_val_V_8_out_ap_vld = 1'b1;
    end else begin
        outpix_val_V_8_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter20_reg == 1'd1))) begin
        outpix_val_V_9_out_ap_vld = 1'b1;
    end else begin
        outpix_val_V_9_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((pf_ovrlayYUV_U_data_out_vld == 1'b1)) begin
        ovrlayYUV_write = 1'b1;
    end else begin
        ovrlayYUV_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (cmp8_read_reg_5075 == 1'd1) & (icmp_ln520_reg_5189_pp0_iter18_reg == 1'd0))) begin
        p_0_0_0_0_0129359_out_o = trunc_ln526_fu_3611_p1;
    end else begin
        p_0_0_0_0_0129359_out_o = p_0_0_0_0_0129359_out_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp8_read_reg_5075 == 1'd1) & (icmp_ln520_reg_5189_pp0_iter18_reg == 1'd0))) begin
        p_0_0_0_0_0129359_out_o_ap_vld = 1'b1;
    end else begin
        p_0_0_0_0_0129359_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (cmp8_read_reg_5075 == 1'd1) & (icmp_ln520_reg_5189_pp0_iter18_reg == 1'd0))) begin
        p_0_1_0_0_0131361_out_o = {{srcYUV_dout[19:10]}};
    end else begin
        p_0_1_0_0_0131361_out_o = p_0_1_0_0_0131361_out_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp8_read_reg_5075 == 1'd1) & (icmp_ln520_reg_5189_pp0_iter18_reg == 1'd0))) begin
        p_0_1_0_0_0131361_out_o_ap_vld = 1'b1;
    end else begin
        p_0_1_0_0_0131361_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (cmp8_read_reg_5075 == 1'd1) & (icmp_ln520_reg_5189_pp0_iter18_reg == 1'd0))) begin
        p_0_2_0_0_0133363_out_o = {{srcYUV_dout[29:20]}};
    end else begin
        p_0_2_0_0_0133363_out_o = p_0_2_0_0_0133363_out_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp8_read_reg_5075 == 1'd1) & (icmp_ln520_reg_5189_pp0_iter18_reg == 1'd0))) begin
        p_0_2_0_0_0133363_out_o_ap_vld = 1'b1;
    end else begin
        p_0_2_0_0_0133363_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pf_ovrlayYUV_U_data_in_vld = 1'b1;
    end else begin
        pf_ovrlayYUV_U_data_in_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5729)) begin
        if ((icmp_ln1050_reg_5243_pp0_iter18_reg == 1'd1)) begin
            rampVal = rampStart_1;
        end else if (((icmp_ln1050_reg_5243_pp0_iter18_reg == 1'd0) & (icmp_ln1027_reg_5193_pp0_iter18_reg == 1'd1))) begin
            rampVal = add_ln1056_fu_3882_p2;
        end else begin
            rampVal = 'bx;
        end
    end else begin
        rampVal = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter20_reg == 1'd1))) begin
        rampVal_2_flag_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_2_flag_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd17) & (1'b0 == ap_block_pp0_stage0))) begin
        rampVal_2_loc_1_out_o = add_ln1664_fu_4039_p2;
    end else begin
        rampVal_2_loc_1_out_o = rampVal_2_loc_1_out_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd17) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_2_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        rampVal_2_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd17) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_2_new_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_2_new_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter20_reg == 1'd1))) begin
        rampVal_3_flag_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_3_flag_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        rampVal_3_loc_1_out_o = zext_ln507_fu_4681_p1;
    end else begin
        rampVal_3_loc_1_out_o = rampVal_3_loc_1_out_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_3_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        rampVal_3_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_3_new_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_3_new_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd2) & (icmp_ln1050_reg_5243_pp0_iter18_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter18_reg == 1'd0)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd2) & (icmp_ln1050_reg_5243_pp0_iter18_reg == 1'd0) & (icmp_ln1027_reg_5193_pp0_iter18_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter18_reg == 1'd0)))) begin
        rampVal_ap_vld = 1'b1;
    end else begin
        rampVal_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5729)) begin
        if ((icmp_ln1050_reg_5243_pp0_iter18_reg == 1'd1)) begin
            rampVal_loc_1_out_o = zext_ln1032_cast_reg_5136;
        end else if (((icmp_ln1050_reg_5243_pp0_iter18_reg == 1'd0) & (icmp_ln1027_reg_5193_pp0_iter18_reg == 1'd1))) begin
            rampVal_loc_1_out_o = zext_ln1056_fu_3888_p1;
        end else begin
            rampVal_loc_1_out_o = rampVal_loc_1_out_i;
        end
    end else begin
        rampVal_loc_1_out_o = rampVal_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd2) & (icmp_ln1050_reg_5243_pp0_iter18_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter18_reg == 1'd0)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd2) & (icmp_ln1050_reg_5243_pp0_iter18_reg == 1'd0) & (icmp_ln1027_reg_5193_pp0_iter18_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter18_reg == 1'd0)))) begin
        rampVal_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        rampVal_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        redYuv_ce0 = 1'b1;
    end else begin
        redYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op625_read_state20 == 1'b1))) begin
        srcYUV_read = 1'b1;
    end else begin
        srcYUV_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5739)) begin
        if ((bckgndId_load_read_reg_5071 == 8'd9)) begin
            tpgBarSelRgb_b_address0 = zext_ln1215_fu_3839_p1;
        end else if ((bckgndId_load_read_reg_5071 == 8'd11)) begin
            tpgBarSelRgb_b_address0 = zext_ln1374_1_fu_3806_p1;
        end else if ((bckgndId_load_read_reg_5071 == 8'd15)) begin
            tpgBarSelRgb_b_address0 = zext_ln1555_1_fu_3681_p1;
        end else begin
            tpgBarSelRgb_b_address0 = 'bx;
        end
    end else begin
        tpgBarSelRgb_b_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter18_reg == 1'd0) & (cmp2_i381_read_reg_5049 == 1'd1)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter18_reg == 1'd0) & (cmp2_i381_read_reg_5049 == 1'd1)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter18_reg == 1'd0) & (cmp2_i381_read_reg_5049 == 1'd1)))) begin
        tpgBarSelRgb_b_ce0 = 1'b1;
    end else begin
        tpgBarSelRgb_b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5739)) begin
        if ((bckgndId_load_read_reg_5071 == 8'd9)) begin
            tpgBarSelRgb_g_address0 = zext_ln1215_fu_3839_p1;
        end else if ((bckgndId_load_read_reg_5071 == 8'd11)) begin
            tpgBarSelRgb_g_address0 = zext_ln1374_1_fu_3806_p1;
        end else if ((bckgndId_load_read_reg_5071 == 8'd15)) begin
            tpgBarSelRgb_g_address0 = zext_ln1555_1_fu_3681_p1;
        end else begin
            tpgBarSelRgb_g_address0 = 'bx;
        end
    end else begin
        tpgBarSelRgb_g_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter18_reg == 1'd0) & (cmp2_i381_read_reg_5049 == 1'd1)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter18_reg == 1'd0) & (cmp2_i381_read_reg_5049 == 1'd1)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter18_reg == 1'd0) & (cmp2_i381_read_reg_5049 == 1'd1)))) begin
        tpgBarSelRgb_g_ce0 = 1'b1;
    end else begin
        tpgBarSelRgb_g_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5739)) begin
        if ((bckgndId_load_read_reg_5071 == 8'd9)) begin
            tpgBarSelRgb_r_address0 = zext_ln1215_fu_3839_p1;
        end else if ((bckgndId_load_read_reg_5071 == 8'd11)) begin
            tpgBarSelRgb_r_address0 = zext_ln1374_1_fu_3806_p1;
        end else if ((bckgndId_load_read_reg_5071 == 8'd15)) begin
            tpgBarSelRgb_r_address0 = zext_ln1555_1_fu_3681_p1;
        end else begin
            tpgBarSelRgb_r_address0 = 'bx;
        end
    end else begin
        tpgBarSelRgb_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter18_reg == 1'd0) & (cmp2_i381_read_reg_5049 == 1'd1)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter18_reg == 1'd0) & (cmp2_i381_read_reg_5049 == 1'd1)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter18_reg == 1'd0) & (cmp2_i381_read_reg_5049 == 1'd1)))) begin
        tpgBarSelRgb_r_ce0 = 1'b1;
    end else begin
        tpgBarSelRgb_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5742)) begin
        if ((bckgndId_load_read_reg_5071 == 8'd9)) begin
            tpgBarSelYuv_u_address0 = zext_ln1215_fu_3839_p1;
        end else if ((bckgndId_load_read_reg_5071 == 8'd11)) begin
            tpgBarSelYuv_u_address0 = zext_ln1374_1_fu_3806_p1;
        end else if ((bckgndId_load_read_reg_5071 == 8'd15)) begin
            tpgBarSelYuv_u_address0 = zext_ln1555_1_fu_3681_p1;
        end else begin
            tpgBarSelYuv_u_address0 = 'bx;
        end
    end else begin
        tpgBarSelYuv_u_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter18_reg == 1'd0) & (cmp2_i381_read_reg_5049 == 1'd0)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter18_reg == 1'd0) & (cmp2_i381_read_reg_5049 == 1'd0)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter18_reg == 1'd0) & (cmp2_i381_read_reg_5049 == 1'd0)))) begin
        tpgBarSelYuv_u_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_u_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5728)) begin
        if ((bckgndId_load_read_reg_5071 == 8'd9)) begin
            tpgBarSelYuv_v_address0 = zext_ln1215_fu_3839_p1;
        end else if ((bckgndId_load_read_reg_5071 == 8'd11)) begin
            tpgBarSelYuv_v_address0 = zext_ln1374_1_fu_3806_p1;
        end else if ((bckgndId_load_read_reg_5071 == 8'd15)) begin
            tpgBarSelYuv_v_address0 = zext_ln1555_1_fu_3681_p1;
        end else begin
            tpgBarSelYuv_v_address0 = 'bx;
        end
    end else begin
        tpgBarSelYuv_v_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter18_reg == 1'd0)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter18_reg == 1'd0)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter18_reg == 1'd0)))) begin
        tpgBarSelYuv_v_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_v_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5742)) begin
        if ((bckgndId_load_read_reg_5071 == 8'd9)) begin
            tpgBarSelYuv_y_address0 = zext_ln1215_fu_3839_p1;
        end else if ((bckgndId_load_read_reg_5071 == 8'd11)) begin
            tpgBarSelYuv_y_address0 = zext_ln1374_1_fu_3806_p1;
        end else if ((bckgndId_load_read_reg_5071 == 8'd15)) begin
            tpgBarSelYuv_y_address0 = zext_ln1555_1_fu_3681_p1;
        end else begin
            tpgBarSelYuv_y_address0 = 'bx;
        end
    end else begin
        tpgBarSelYuv_y_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter18_reg == 1'd0) & (cmp2_i381_read_reg_5049 == 1'd0)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter18_reg == 1'd0) & (cmp2_i381_read_reg_5049 == 1'd0)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter18_reg == 1'd0) & (cmp2_i381_read_reg_5049 == 1'd0)))) begin
        tpgBarSelYuv_y_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgCheckerBoardArray_ce0 = 1'b1;
    end else begin
        tpgCheckerBoardArray_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_0_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_0_ce1 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_0_ce2 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_0_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_1_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_1_ce1 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_1_ce2 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_1_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_2_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_2_ce1 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_2_ce2 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_2_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_3_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_3_ce1 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_3_ce2 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_3_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_4_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_4_ce1 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_4_ce2 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_4_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgTartanBarArray_ce0 = 1'b1;
    end else begin
        tpgTartanBarArray_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((bckgndId_load_read_reg_5071 == 8'd11) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((1'b1 == ap_condition_5754)) begin
            vBarSel = 3'd0;
        end else if ((1'b1 == ap_condition_5750)) begin
            vBarSel = add_ln1348_fu_3327_p2;
        end else begin
            vBarSel = 'bx;
        end
    end else begin
        vBarSel = 'bx;
    end
end

always @ (*) begin
    if (((bckgndId_load_read_reg_5071 == 8'd19) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((1'b1 == ap_condition_5764)) begin
            vBarSel_1 = 1'd0;
        end else if ((1'b1 == ap_condition_5760)) begin
            vBarSel_1 = xor_ln1713_fu_3146_p2;
        end else begin
            vBarSel_1 = 'bx;
        end
    end else begin
        vBarSel_1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd19) & (icmp_ln1701_reg_5203_pp0_iter16_reg == 1'd0) & (icmp_ln1027_reg_5193_pp0_iter16_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter16_reg == 1'd0) & (1'd0 == and_ln1706_reg_5254_pp0_iter16_reg)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd19) & (icmp_ln1701_reg_5203_pp0_iter15_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter15_reg == 1'd0)))) begin
        vBarSel_1_ap_vld = 1'b1;
    end else begin
        vBarSel_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((bckgndId_load_read_reg_5071 == 8'd15) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((1'b1 == ap_condition_5774)) begin
            vBarSel_2 = 8'd0;
        end else if ((1'b1 == ap_condition_5770)) begin
            vBarSel_2 = add_ln1530_fu_3256_p2;
        end else begin
            vBarSel_2 = 'bx;
        end
    end else begin
        vBarSel_2 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd15) & (icmp_ln1518_reg_5213_pp0_iter16_reg == 1'd0) & (icmp_ln1027_reg_5193_pp0_iter16_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter16_reg == 1'd0) & (1'd0 == and_ln1523_reg_5258_pp0_iter16_reg)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd15) & (icmp_ln1518_reg_5213_pp0_iter15_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter15_reg == 1'd0)))) begin
        vBarSel_2_ap_vld = 1'b1;
    end else begin
        vBarSel_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5707)) begin
        if ((icmp_ln1518_reg_5213_pp0_iter16_reg == 1'd1)) begin
            vBarSel_2_loc_1_out_o = 8'd0;
        end else if ((1'b1 == ap_condition_5778)) begin
            vBarSel_2_loc_1_out_o = add_ln1530_fu_3256_p2;
        end else begin
            vBarSel_2_loc_1_out_o = vBarSel_2_loc_1_out_i;
        end
    end else begin
        vBarSel_2_loc_1_out_o = vBarSel_2_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd15) & (icmp_ln1518_reg_5213_pp0_iter16_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter16_reg == 1'd0)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd15) & (icmp_ln1518_reg_5213_pp0_iter16_reg == 1'd0) & (icmp_ln1027_reg_5193_pp0_iter16_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter16_reg == 1'd0) & (1'd0 == and_ln1523_reg_5258_pp0_iter16_reg)))) begin
        vBarSel_2_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        vBarSel_2_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5712)) begin
        if ((icmp_ln1701_reg_5203_pp0_iter16_reg == 1'd1)) begin
            vBarSel_3_loc_1_out_o = 8'd0;
        end else if ((1'b1 == ap_condition_5782)) begin
            vBarSel_3_loc_1_out_o = zext_ln1713_fu_3152_p1;
        end else begin
            vBarSel_3_loc_1_out_o = vBarSel_3_loc_1_out_i;
        end
    end else begin
        vBarSel_3_loc_1_out_o = vBarSel_3_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd19) & (icmp_ln1701_reg_5203_pp0_iter16_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter16_reg == 1'd0)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd19) & (icmp_ln1701_reg_5203_pp0_iter16_reg == 1'd0) & (icmp_ln1027_reg_5193_pp0_iter16_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter16_reg == 1'd0) & (1'd0 == and_ln1706_reg_5254_pp0_iter16_reg)))) begin
        vBarSel_3_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        vBarSel_3_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd11) & (icmp_ln1336_reg_5231_pp0_iter16_reg == 1'd0) & (icmp_ln1027_reg_5193_pp0_iter16_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter16_reg == 1'd0) & (1'd0 == and_ln1341_reg_5283_pp0_iter16_reg)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd11) & (icmp_ln1336_reg_5231_pp0_iter15_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter15_reg == 1'd0)))) begin
        vBarSel_ap_vld = 1'b1;
    end else begin
        vBarSel_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5717)) begin
        if ((icmp_ln1336_reg_5231_pp0_iter16_reg == 1'd1)) begin
            vBarSel_loc_1_out_o = 8'd0;
        end else if ((1'b1 == ap_condition_5786)) begin
            vBarSel_loc_1_out_o = zext_ln1348_fu_3333_p1;
        end else begin
            vBarSel_loc_1_out_o = vBarSel_loc_1_out_i;
        end
    end else begin
        vBarSel_loc_1_out_o = vBarSel_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd11) & (icmp_ln1336_reg_5231_pp0_iter16_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter16_reg == 1'd0)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd11) & (icmp_ln1336_reg_5231_pp0_iter16_reg == 1'd0) & (icmp_ln1027_reg_5193_pp0_iter16_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter16_reg == 1'd0) & (1'd0 == and_ln1341_reg_5283_pp0_iter16_reg)))) begin
        vBarSel_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        vBarSel_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        whiYuv_1_ce0 = 1'b1;
    end else begin
        whiYuv_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        whiYuv_ce0 = 1'b1;
    end else begin
        whiYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((bckgndId_load_read_reg_5071 == 8'd10) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((1'b1 == ap_condition_5802)) begin
            zonePlateVAddr = shl_ln;
        end else if ((1'b1 == ap_condition_5798)) begin
            zonePlateVAddr = add_ln1296_fu_2668_p2;
        end else begin
            zonePlateVAddr = 'bx;
        end
    end else begin
        zonePlateVAddr = 'bx;
    end
end

always @ (*) begin
    if ((((bckgndId_load_read_reg_5071 == 8'd10) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln1285_reg_5235_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter4_reg == 1'd0) & (1'd1 == and_ln1292_reg_5239_pp0_iter4_reg)) | ((bckgndId_load_read_reg_5071 == 8'd10) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln1285_reg_5235_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter3_reg == 1'd0)))) begin
        zonePlateVAddr_ap_vld = 1'b1;
    end else begin
        zonePlateVAddr_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5806)) begin
        if ((icmp_ln1285_reg_5235_pp0_iter4_reg == 1'd1)) begin
            zonePlateVAddr_loc_1_out_o = shl_ln;
        end else if (((icmp_ln1285_reg_5235_pp0_iter4_reg == 1'd0) & (1'd1 == and_ln1292_reg_5239_pp0_iter4_reg))) begin
            zonePlateVAddr_loc_1_out_o = add_ln1296_fu_2668_p2;
        end else begin
            zonePlateVAddr_loc_1_out_o = zonePlateVAddr_loc_1_out_i;
        end
    end else begin
        zonePlateVAddr_loc_1_out_o = zonePlateVAddr_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((bckgndId_load_read_reg_5071 == 8'd10) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln1285_reg_5235_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter4_reg == 1'd0)) | ((bckgndId_load_read_reg_5071 == 8'd10) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln1285_reg_5235_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5189_pp0_iter4_reg == 1'd0) & (1'd1 == and_ln1292_reg_5239_pp0_iter4_reg)))) begin
        zonePlateVAddr_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        zonePlateVAddr_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign DPtpgBarArray_address0 = zext_ln1739_fu_3421_p1;

assign DPtpgBarSelRgb_CEA_b_address0 = zext_ln1739_1_fu_3656_p1;

assign DPtpgBarSelRgb_CEA_g_address0 = zext_ln1739_1_fu_3656_p1;

assign DPtpgBarSelRgb_CEA_r_address0 = zext_ln1739_1_fu_3656_p1;

assign DPtpgBarSelRgb_VESA_b_address0 = zext_ln1739_1_fu_3656_p1;

assign DPtpgBarSelRgb_VESA_g_address0 = zext_ln1739_1_fu_3656_p1;

assign DPtpgBarSelRgb_VESA_r_address0 = zext_ln1739_1_fu_3656_p1;

assign DPtpgBarSelYuv_601_u_address0 = zext_ln1739_1_fu_3656_p1;

assign DPtpgBarSelYuv_601_v_address0 = zext_ln1739_1_fu_3656_p1;

assign DPtpgBarSelYuv_601_y_address0 = zext_ln1739_1_fu_3656_p1;

assign DPtpgBarSelYuv_709_u_address0 = zext_ln1739_1_fu_3656_p1;

assign DPtpgBarSelYuv_709_v_address0 = zext_ln1739_1_fu_3656_p1;

assign DPtpgBarSelYuv_709_y_address0 = zext_ln1739_1_fu_3656_p1;

assign add_ln1039_fu_4675_p2 = (outpix_val_V_18_fu_4662_p3 + 10'd1);

assign add_ln1056_fu_3882_p2 = (trunc_ln520_4_fu_3878_p1 + 10'd1);

assign add_ln1212_fu_3522_p2 = (trunc_ln520_5_fu_3518_p1 + 3'd1);

assign add_ln1236_1_fu_2944_p2 = (trunc_ln1236_1_fu_2932_p3 + 16'd512);

assign add_ln1236_fu_2832_p2 = (shl_ln1236_fu_2822_p2 + 32'd512);

assign add_ln1240_1_fu_2898_p2 = (shl_ln1240_fu_2888_p2 + 32'd512);

assign add_ln1240_2_fu_2970_p2 = (trunc_ln1240_1_fu_2958_p3 + 16'd512);

assign add_ln1240_fu_2147_p2 = (trunc_ln520_1_fu_2071_p1 + 11'd682);

assign add_ln1244_1_fu_3034_p2 = (shl_ln1244_fu_3024_p2 + 32'd512);

assign add_ln1244_2_fu_3104_p2 = (trunc_ln1244_1_fu_3092_p3 + 16'd512);

assign add_ln1244_fu_2409_p2 = ($signed(trunc_ln520_1_reg_5182) + $signed(11'd1364));

assign add_ln1257_2_fu_4382_p2 = (zext_ln1257_6_fu_4376_p1 + zext_ln1257_4_fu_4373_p1);

assign add_ln1257_3_fu_4388_p2 = (trunc_ln1257_1_reg_5642 + trunc_ln1257_fu_4379_p1);

assign add_ln1258_2_fu_3708_p2 = ($signed(sext_ln1258_1_fu_3705_p1) + $signed(zext_ln1258_fu_3701_p1));

assign add_ln1259_2_fu_3748_p2 = ($signed(sext_ln1259_1_fu_3745_p1) + $signed(zext_ln1259_1_fu_3741_p1));

assign add_ln1259_fu_3735_p2 = (zext_ln1259_fu_3731_p1 + 24'd131200);

assign add_ln1296_fu_2668_p2 = (zonePlateVDelta + zonePlateVAddr_loc_1_out_i);

assign add_ln1298_fu_2680_p2 = (zonePlateVDelta + Zplate_Ver_Control_Delta_read_reg_5009);

assign add_ln1348_fu_3327_p2 = (trunc_ln520_6_fu_3323_p1 + 3'd1);

assign add_ln1367_fu_3363_p2 = (trunc_ln520_8_fu_3359_p1 + 3'd1);

assign add_ln1500_fu_4337_p2 = (outpix_val_V_27_fu_4324_p3 + 10'd1);

assign add_ln1530_fu_3256_p2 = (vBarSel_2_loc_1_out_i + 8'd1);

assign add_ln1548_fu_3288_p2 = (trunc_ln520_9_fu_3284_p1 + 3'd1);

assign add_ln1664_fu_4039_p2 = (op_assign_2_fu_3979_p3 + select_ln1488_cast_reg_5126);

assign add_ln1730_fu_3208_p2 = (trunc_ln520_10_fu_3204_p1 + 3'd1);

assign add_ln186_fu_2607_p2 = (xBar_V + 11'd1);

assign add_ln520_fu_2087_p2 = (ap_sig_allocacmp_x_2 + 16'd1);

assign add_ln525_fu_2705_p2 = (phi_mul_fu_542 + Zplate_Hor_Control_Start_read_reg_5066);

assign add_ln840_1_fu_2365_p2 = (yCount_V_3 + 10'd1);

assign add_ln840_2_fu_2329_p2 = (yCount_V_1 + 6'd1);

assign add_ln840_3_fu_2438_p2 = (yCount_V_2 + 10'd1);

assign add_ln840_4_fu_2576_p2 = (xCount_V + 10'd1);

assign add_ln840_5_fu_2397_p2 = (xCount_V_3 + 10'd1);

assign add_ln840_6_fu_3230_p2 = (trunc_ln1027_fu_3178_p1 + 6'd1);

assign add_ln840_7_fu_2508_p2 = (xCount_V_2 + 10'd1);

assign add_ln840_fu_2544_p2 = (yCount_V + 10'd1);

assign add_ln841_fu_3192_p2 = ($signed(xCount_V_1) + $signed(10'd961));

assign and_ln1219_1_fu_4622_p2 = (icmp_ln1217_read_reg_5030 & and_ln1219_fu_4617_p2);

assign and_ln1219_fu_4617_p2 = (trunc_ln1219_fu_4603_p1 & cmp141_i_read_reg_5037);

assign and_ln1292_fu_2231_p2 = (icmp_ln1027_fu_2081_p2 & cmp12_i);

assign and_ln1336_1_fu_4529_p2 = (icmp_ln1217_read_reg_5030 & and_ln1336_fu_4524_p2);

assign and_ln1336_fu_4524_p2 = (trunc_ln1336_fu_4499_p1 & cmp141_i_read_reg_5037);

assign and_ln1341_fu_2533_p2 = (icmp_ln1027_reg_5193 & icmp_ln1027_2_fu_2528_p2);

assign and_ln1404_fu_2165_p2 = (icmp_ln1404_1 & icmp_ln1027_fu_2081_p2);

assign and_ln1409_fu_2433_p2 = (icmp_ln1027_reg_5193 & icmp_ln1019_fu_2428_p2);

assign and_ln1518_1_fu_4299_p2 = (icmp_ln1217_read_reg_5030 & and_ln1518_fu_4294_p2);

assign and_ln1518_fu_4294_p2 = (trunc_ln1518_fu_4269_p1 & cmp141_i_read_reg_5037);

assign and_ln1523_fu_2354_p2 = (icmp_ln1027_reg_5193 & icmp_ln1027_3_fu_2349_p2);

assign and_ln1662_fu_4014_p2 = (trunc_ln1662_fu_4011_p1 & cmp35_i588_read_reg_4978);

assign and_ln1706_fu_2318_p2 = (icmp_ln1027_reg_5193 & icmp_ln1027_4_fu_2312_p2);

assign and_ln1756_fu_3672_p2 = (trunc_ln1689_fu_3653_p1 & cmp141_i_read_reg_5037);

assign and_ln1817_fu_4220_p2 = (trunc_ln1817_fu_4217_p1 & cmp35_i588_read_reg_4978);

assign and_ln691_1_fu_2285_p2 = (icmp_ln691 & and_ln691_fu_2279_p2);

assign and_ln691_fu_2279_p2 = (xor_ln691_1_fu_2267_p2 & icmp_ln691_2_fu_2273_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = 1'b0;

assign ap_block_pp0_stage0_01001 = 1'b0;

assign ap_block_pp0_stage0_11001 = 1'b0;

assign ap_block_pp0_stage0_11001_ignoreCallOp126 = 1'b0;

assign ap_block_pp0_stage0_11001_ignoreCallOp277 = 1'b0;

assign ap_block_pp0_stage0_subdone = 1'b0;

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state20_pp0_stage0_iter19 = ((1'b1 == 1'b0) & (ap_predicate_op625_read_state20 == 1'b1));
end

always @ (*) begin
    ap_block_state20_pp0_stage0_iter19_ignore_call0 = ((1'b1 == 1'b0) & (ap_predicate_op625_read_state20 == 1'b1));
end

always @ (*) begin
    ap_block_state20_pp0_stage0_iter19_ignore_call5 = ((1'b1 == 1'b0) & (ap_predicate_op625_read_state20 == 1'b1));
end

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = (1'b1 == 1'b0);

assign ap_block_state23_pp0_stage0_iter22_ignore_call0 = (1'b1 == 1'b0);

assign ap_block_state23_pp0_stage0_iter22_ignore_call5 = (1'b1 == 1'b0);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_2099 = (~(colorFormatLocal_read_reg_5045 == 8'd1) & ~(colorFormatLocal_read_reg_5045 == 8'd0) & (bckgndId_load_read_reg_5071 == 8'd8) & (icmp_ln520_reg_5189_pp0_iter17_reg == 1'd0));
end

always @ (*) begin
    ap_condition_2107 = (~(colorFormatLocal_read_reg_5045 == 8'd1) & ~(colorFormatLocal_read_reg_5045 == 8'd0) & (bckgndId_load_read_reg_5071 == 8'd7) & (icmp_ln520_reg_5189_pp0_iter17_reg == 1'd0));
end

always @ (*) begin
    ap_condition_2115 = (~(colorFormatLocal_read_reg_5045 == 8'd1) & ~(colorFormatLocal_read_reg_5045 == 8'd0) & (bckgndId_load_read_reg_5071 == 8'd6) & (icmp_ln520_reg_5189_pp0_iter17_reg == 1'd0));
end

always @ (*) begin
    ap_condition_2123 = (~(colorFormatLocal_read_reg_5045 == 8'd1) & ~(colorFormatLocal_read_reg_5045 == 8'd0) & (bckgndId_load_read_reg_5071 == 8'd5) & (icmp_ln520_reg_5189_pp0_iter17_reg == 1'd0));
end

always @ (*) begin
    ap_condition_2131 = (~(colorFormatLocal_read_reg_5045 == 8'd1) & ~(colorFormatLocal_read_reg_5045 == 8'd0) & (bckgndId_load_read_reg_5071 == 8'd4) & (icmp_ln520_reg_5189_pp0_iter17_reg == 1'd0));
end

always @ (*) begin
    ap_condition_2627 = ((colorFormatLocal_read_reg_5045 == 8'd1) & (bckgndId_load_read_reg_5071 == 8'd12) & (or_ln1449_fu_2634_p2 == 1'd0) & (icmp_ln520_reg_5189_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_2651 = ((colorFormatLocal_read_reg_5045 == 8'd1) & (bckgndId_load_read_reg_5071 == 8'd12) & (or_ln1449_fu_2634_p2 == 1'd1) & (icmp_ln520_reg_5189_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_2867 = ((colorFormatLocal_read_reg_5045 == 8'd0) & (bckgndId_load_read_reg_5071 == 8'd12) & (or_ln1449_fu_2634_p2 == 1'd1) & (icmp_ln520_reg_5189_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_2869 = ((colorFormatLocal_read_reg_5045 == 8'd0) & (bckgndId_load_read_reg_5071 == 8'd12) & (or_ln1449_fu_2634_p2 == 1'd0) & (icmp_ln520_reg_5189_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_3357 = (((icmp_ln1404 == 1'd1) & (bckgndId_load_read_reg_5071 == 8'd12) & (icmp_ln1027_reg_5193 == 1'd0) & (1'd1 == and_ln1409_fu_2433_p2) & (icmp_ln520_reg_5189 == 1'd0)) | ((icmp_ln1404 == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd12) & (1'd1 == and_ln1409_fu_2433_p2) & (1'd0 == and_ln1404_reg_5223) & (icmp_ln520_reg_5189 == 1'd0)));
end

always @ (*) begin
    ap_condition_3362 = (((icmp_ln1404 == 1'd1) & (bckgndId_load_read_reg_5071 == 8'd12) & (icmp_ln1027_reg_5193 == 1'd1) & (icmp_ln520_reg_5189 == 1'd0)) | ((icmp_ln1404 == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd12) & (1'd1 == and_ln1404_reg_5223) & (icmp_ln520_reg_5189 == 1'd0)));
end

always @ (*) begin
    ap_condition_3374 = (((icmp_ln1404 == 1'd1) & (icmp_ln520_fu_2075_p2 == 1'd0) & (icmp_ln1027_fu_2081_p2 == 1'd1) & (bckgndId_load == 8'd12)) | ((icmp_ln1404 == 1'd0) & (icmp_ln520_fu_2075_p2 == 1'd0) & (1'd1 == and_ln1404_fu_2165_p2) & (bckgndId_load == 8'd12)));
end

always @ (*) begin
    ap_condition_3379 = (((icmp_ln1404 == 1'd1) & (bckgndId_load_read_reg_5071 == 8'd12) & (icmp_ln1027_reg_5193 == 1'd0) & (icmp_ln520_reg_5189 == 1'd0)) | ((icmp_ln1404 == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd12) & (1'd0 == and_ln1404_reg_5223) & (icmp_ln520_reg_5189 == 1'd0)));
end

always @ (*) begin
    ap_condition_5445 = ((icmp_ln520_fu_2075_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_766_p2 == 8'd8) & (colorFormatLocal_read_read_fu_736_p2 == 8'd1));
end

always @ (*) begin
    ap_condition_5447 = ((icmp_ln520_fu_2075_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_766_p2 == 8'd7) & (colorFormatLocal_read_read_fu_736_p2 == 8'd1));
end

always @ (*) begin
    ap_condition_5449 = ((icmp_ln520_fu_2075_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_766_p2 == 8'd6) & (colorFormatLocal_read_read_fu_736_p2 == 8'd1));
end

always @ (*) begin
    ap_condition_5451 = ((icmp_ln520_fu_2075_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_766_p2 == 8'd5) & (colorFormatLocal_read_read_fu_736_p2 == 8'd1));
end

always @ (*) begin
    ap_condition_5453 = ((icmp_ln520_fu_2075_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_766_p2 == 8'd4) & (colorFormatLocal_read_read_fu_736_p2 == 8'd1));
end

always @ (*) begin
    ap_condition_5454 = ((icmp_ln520_fu_2075_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_766_p2 == 8'd3));
end

always @ (*) begin
    ap_condition_5455 = ((icmp_ln520_fu_2075_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_766_p2 == 8'd4) & (colorFormatLocal_read_read_fu_736_p2 == 8'd0));
end

always @ (*) begin
    ap_condition_5456 = ((icmp_ln520_fu_2075_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_766_p2 == 8'd5) & (colorFormatLocal_read_read_fu_736_p2 == 8'd0));
end

always @ (*) begin
    ap_condition_5457 = ((icmp_ln520_fu_2075_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_766_p2 == 8'd6) & (colorFormatLocal_read_read_fu_736_p2 == 8'd0));
end

always @ (*) begin
    ap_condition_5458 = ((icmp_ln520_fu_2075_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_766_p2 == 8'd7) & (colorFormatLocal_read_read_fu_736_p2 == 8'd0));
end

always @ (*) begin
    ap_condition_5459 = ((icmp_ln520_fu_2075_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_766_p2 == 8'd8) & (colorFormatLocal_read_read_fu_736_p2 == 8'd0));
end

always @ (*) begin
    ap_condition_5683 = ((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln1027_5_reg_5287_pp0_iter16_reg == 1'd0) & (icmp_ln1027_reg_5193_pp0_iter16_reg == 1'd0) & (icmp_ln520_reg_5189_pp0_iter16_reg == 1'd0));
end

always @ (*) begin
    ap_condition_5687 = ((ap_enable_reg_pp0_iter16 == 1'b1) & (icmp_ln1027_reg_5193_pp0_iter15_reg == 1'd1) & (icmp_ln520_reg_5189_pp0_iter15_reg == 1'd0));
end

always @ (*) begin
    ap_condition_5693 = ((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln1027_7_fu_3182_p2 == 1'd0) & (icmp_ln1027_reg_5193_pp0_iter16_reg == 1'd0) & (icmp_ln520_reg_5189_pp0_iter16_reg == 1'd0));
end

always @ (*) begin
    ap_condition_5697 = ((ap_enable_reg_pp0_iter18 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd9) & (icmp_ln520_reg_5189_pp0_iter17_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_5703 = ((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln1027_6_reg_5262_pp0_iter16_reg == 1'd0) & (icmp_ln1027_reg_5193_pp0_iter16_reg == 1'd0) & (icmp_ln520_reg_5189_pp0_iter16_reg == 1'd0));
end

always @ (*) begin
    ap_condition_5707 = ((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd15) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln520_reg_5189_pp0_iter16_reg == 1'd0));
end

always @ (*) begin
    ap_condition_5712 = ((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd19) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln520_reg_5189_pp0_iter16_reg == 1'd0));
end

always @ (*) begin
    ap_condition_5717 = ((ap_enable_reg_pp0_iter17 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd11) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln520_reg_5189_pp0_iter16_reg == 1'd0));
end

always @ (*) begin
    ap_condition_5722 = ((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd14));
end

always @ (*) begin
    ap_condition_5728 = ((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln520_reg_5189_pp0_iter18_reg == 1'd0));
end

always @ (*) begin
    ap_condition_5729 = ((ap_enable_reg_pp0_iter19 == 1'b1) & (bckgndId_load_read_reg_5071 == 8'd2) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln520_reg_5189_pp0_iter18_reg == 1'd0));
end

always @ (*) begin
    ap_condition_5733 = ((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd17));
end

always @ (*) begin
    ap_condition_5736 = ((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln520_reg_5189_pp0_iter19_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd1));
end

always @ (*) begin
    ap_condition_5739 = ((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln520_reg_5189_pp0_iter18_reg == 1'd0) & (cmp2_i381_read_reg_5049 == 1'd1));
end

always @ (*) begin
    ap_condition_5742 = ((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln520_reg_5189_pp0_iter18_reg == 1'd0) & (cmp2_i381_read_reg_5049 == 1'd0));
end

always @ (*) begin
    ap_condition_5750 = ((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln1336_reg_5231_pp0_iter16_reg == 1'd0) & (icmp_ln1027_reg_5193_pp0_iter16_reg == 1'd1) & (icmp_ln520_reg_5189_pp0_iter16_reg == 1'd0) & (1'd0 == and_ln1341_reg_5283_pp0_iter16_reg));
end

always @ (*) begin
    ap_condition_5754 = ((ap_enable_reg_pp0_iter16 == 1'b1) & (icmp_ln1336_reg_5231_pp0_iter15_reg == 1'd1) & (icmp_ln520_reg_5189_pp0_iter15_reg == 1'd0));
end

always @ (*) begin
    ap_condition_5760 = ((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln1701_reg_5203_pp0_iter16_reg == 1'd0) & (icmp_ln1027_reg_5193_pp0_iter16_reg == 1'd1) & (icmp_ln520_reg_5189_pp0_iter16_reg == 1'd0) & (1'd0 == and_ln1706_reg_5254_pp0_iter16_reg));
end

always @ (*) begin
    ap_condition_5764 = ((ap_enable_reg_pp0_iter16 == 1'b1) & (icmp_ln1701_reg_5203_pp0_iter15_reg == 1'd1) & (icmp_ln520_reg_5189_pp0_iter15_reg == 1'd0));
end

always @ (*) begin
    ap_condition_5770 = ((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln1518_reg_5213_pp0_iter16_reg == 1'd0) & (icmp_ln1027_reg_5193_pp0_iter16_reg == 1'd1) & (icmp_ln520_reg_5189_pp0_iter16_reg == 1'd0) & (1'd0 == and_ln1523_reg_5258_pp0_iter16_reg));
end

always @ (*) begin
    ap_condition_5774 = ((ap_enable_reg_pp0_iter16 == 1'b1) & (icmp_ln1518_reg_5213_pp0_iter15_reg == 1'd1) & (icmp_ln520_reg_5189_pp0_iter15_reg == 1'd0));
end

always @ (*) begin
    ap_condition_5778 = ((icmp_ln1518_reg_5213_pp0_iter16_reg == 1'd0) & (icmp_ln1027_reg_5193_pp0_iter16_reg == 1'd1) & (1'd0 == and_ln1523_reg_5258_pp0_iter16_reg));
end

always @ (*) begin
    ap_condition_5782 = ((icmp_ln1701_reg_5203_pp0_iter16_reg == 1'd0) & (icmp_ln1027_reg_5193_pp0_iter16_reg == 1'd1) & (1'd0 == and_ln1706_reg_5254_pp0_iter16_reg));
end

always @ (*) begin
    ap_condition_5786 = ((icmp_ln1336_reg_5231_pp0_iter16_reg == 1'd0) & (icmp_ln1027_reg_5193_pp0_iter16_reg == 1'd1) & (1'd0 == and_ln1341_reg_5283_pp0_iter16_reg));
end

always @ (*) begin
    ap_condition_5792 = ((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln1027_7_fu_3182_p2 == 1'd1) & (icmp_ln1027_reg_5193_pp0_iter16_reg == 1'd0) & (icmp_ln520_reg_5189_pp0_iter16_reg == 1'd0));
end

always @ (*) begin
    ap_condition_5798 = ((ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln1285_reg_5235_pp0_iter4_reg == 1'd0) & (icmp_ln520_reg_5189_pp0_iter4_reg == 1'd0) & (1'd1 == and_ln1292_reg_5239_pp0_iter4_reg));
end

always @ (*) begin
    ap_condition_5802 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln1285_reg_5235_pp0_iter3_reg == 1'd1) & (icmp_ln520_reg_5189_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_condition_5806 = ((bckgndId_load_read_reg_5071 == 8'd10) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln520_reg_5189_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_condition_646 = (~(colorFormatLocal_read_reg_5045 == 8'd1) & ~(colorFormatLocal_read_reg_5045 == 8'd0) & (or_ln1449_reg_5295_pp0_iter17_reg == 1'd0) & (bckgndId_load_read_reg_5071 == 8'd12) & (icmp_ln520_reg_5189_pp0_iter17_reg == 1'd0));
end

always @ (*) begin
    ap_condition_649 = (~(colorFormatLocal_read_reg_5045 == 8'd1) & ~(colorFormatLocal_read_reg_5045 == 8'd0) & (or_ln1449_reg_5295_pp0_iter17_reg == 1'd1) & (bckgndId_load_read_reg_5071 == 8'd12) & (icmp_ln520_reg_5189_pp0_iter17_reg == 1'd0));
end

always @ (*) begin
    ap_condition_frp_pvb_no_bkwd_prs = (pf_ovrlayYUV_U_pf_ready == 1'b1);
end

always @ (*) begin
    ap_condition_frp_pvb_pf_start = ((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_frp_roi_pvb_no_fwd_prs = ~(srcYUV_num_data_valid < (ap_frp_data_req_srcYUV + ap_frp_data_req_srcYUV_op625));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_hHatch_reg_1572 = 'bx;

assign ap_phi_reg_pp0_iter0_outpix_val_V_39_reg_1846 = 'bx;

assign ap_phi_reg_pp0_iter0_outpix_val_V_40_reg_1754 = 'bx;

assign ap_phi_reg_pp0_iter0_outpix_val_V_41_reg_1671 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1099_reg_1660 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1120_reg_1649 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1141_reg_1638 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1162_reg_1627 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1183_reg_1616 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1459_reg_1605 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1474_reg_1594 = 'bx;

assign ap_phi_reg_pp0_iter21_outpix_val_V_45_reg_1961 = 'bx;

assign ap_phi_reg_pp0_iter21_outpix_val_V_46_reg_1950 = 'bx;

assign ap_phi_reg_pp0_iter21_outpix_val_V_47_reg_1939 = 'bx;

always @ (*) begin
    ap_predicate_op126_call_state1 = ((icmp_ln520_fu_2075_p2 == 1'd0) & (bckgndId_load == 8'd12));
end

always @ (*) begin
    ap_predicate_op277_call_state4 = ((bckgndId_load_read_reg_5071 == 8'd10) & (icmp_ln520_reg_5189_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op625_read_state20 = ((cmp8_read_reg_5075 == 1'd1) & (icmp_ln520_reg_5189_pp0_iter18_reg == 1'd0));
end

assign b_1_fu_4467_p3 = ((icmp_ln1262_1_fu_4457_p2[0:0] == 1'b1) ? trunc_ln1262_fu_4463_p1 : 10'd0);

assign b_fu_3110_p3 = ((icmp_ln1244_fu_3099_p2[0:0] == 1'b1) ? 16'd1023 : add_ln1244_2_fu_3104_p2);

assign barWidth_cast_cast_fu_1996_p1 = barWidth_cast;

assign bckgndId_load_read_read_fu_766_p2 = bckgndId_load;

assign blkYuv_1_address0 = zext_ln1474_fu_3796_p1;

assign blkYuv_address0 = zext_ln1162_fu_3854_p1;

assign bluYuv_address0 = zext_ln1141_fu_3859_p1;

assign cmp8_read_read_fu_772_p2 = cmp8;

assign colorFormatLocal_read_read_fu_736_p2 = colorFormatLocal;

assign empty_fu_3510_p1 = s[7:0];

assign g_1_fu_4443_p3 = ((icmp_ln1261_1_fu_4433_p2[0:0] == 1'b1) ? trunc_ln1261_fu_4439_p1 : 10'd0);

assign g_2_fu_4482_p3 = ((cmp2_i381_read_reg_5049[0:0] == 1'b1) ? trunc_ln1239_fu_4367_p1 : g_1_fu_4443_p3);

assign g_fu_2976_p3 = ((icmp_ln1240_fu_2965_p2[0:0] == 1'b1) ? 16'd1023 : add_ln1240_2_fu_2970_p2);

assign grnYuv_address0 = zext_ln1120_fu_3864_p1;

assign grp_fu_1972_p3 = ((trunc_ln1423_fu_3467_p1[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign grp_fu_2141_p1 = 11'd5;

assign grp_fu_2153_p0 = (trunc_ln520_1_fu_2071_p1 + 11'd682);

assign grp_fu_2153_p1 = 11'd5;

assign grp_fu_2414_p0 = ($signed(trunc_ln520_1_reg_5182) + $signed(11'd1364));

assign grp_fu_2414_p1 = 11'd5;

assign grp_fu_4791_p0 = zext_ln1302_fu_2063_p1;

assign grp_fu_4791_p1 = 17'd131071;

assign grp_fu_4791_p2 = zext_ln1302_fu_2063_p1;

assign grp_fu_4800_p2 = (phi_mul_fu_542 + zonePlateVAddr_loc_1_out_i);

assign grp_fu_4808_p0 = grp_fu_4808_p00;

assign grp_fu_4808_p00 = trunc_ln520_1_reg_5182_pp0_iter9_reg;

assign grp_fu_4808_p1 = 23'd3277;

assign grp_fu_4815_p0 = grp_fu_4815_p00;

assign grp_fu_4815_p00 = add_ln1240_reg_5217_pp0_iter9_reg;

assign grp_fu_4815_p1 = 23'd3277;

assign grp_fu_4822_p0 = grp_fu_4822_p00;

assign grp_fu_4822_p00 = add_ln1244_reg_5266_pp0_iter10_reg;

assign grp_fu_4822_p1 = 23'd3277;

assign grp_fu_4829_p0 = zext_ln1257_fu_3050_p1;

assign grp_fu_4829_p1 = 23'd77;

assign grp_fu_4829_p2 = 23'd16512;

assign grp_fu_4838_p0 = zext_ln1257_fu_3050_p1;

assign grp_fu_4838_p1 = 23'd8388565;

assign grp_fu_4838_p2 = 23'd131200;

assign grp_fu_4847_p0 = grp_fu_4847_p00;

assign grp_fu_4847_p00 = g_fu_2976_p3;

assign grp_fu_4847_p1 = 24'd16777109;

assign grp_fu_4853_p0 = zext_ln1257_1_reg_5451;

assign grp_fu_4853_p1 = 24'd150;

assign grp_fu_4853_p2 = grp_fu_4853_p20;

assign grp_fu_4853_p20 = grp_fu_4829_p3;

assign grp_fu_4861_p0 = zext_ln1257_1_reg_5451;

assign grp_fu_4861_p1 = 24'd16777131;

assign grp_fu_4869_p0 = grp_fu_4869_p00;

assign grp_fu_4869_p00 = b_fu_3110_p3;

assign grp_fu_4869_p1 = 22'd4194283;

assign grp_fu_4878_p1 = 28'd221;

assign grp_fu_4885_p0 = grp_fu_4885_p00;

assign grp_fu_4885_p00 = b_reg_5463;

assign grp_fu_4885_p1 = 21'd29;

assign grp_reg_int_s_fu_2649_d = {{grp_fu_4791_p3[16:1]}};

assign hdata_flag_1_out = hdata_flag_1_fu_554;

assign hdata_new_1_out = add_ln1500_fu_4337_p2;

assign icmp_ln1019_1_fu_2484_p2 = ((xCount_V_2 == grp_reg_ap_uint_10_s_fu_2159_ap_return) ? 1'b1 : 1'b0);

assign icmp_ln1019_fu_2428_p2 = ((sub_i_i_i_read_reg_5002 == zext_ln1019_fu_2424_p1) ? 1'b1 : 1'b0);

assign icmp_ln1027_1_fu_2602_p2 = ((ret_V_fu_2596_p2 < barWidth_cast_cast_reg_5131) ? 1'b1 : 1'b0);

assign icmp_ln1027_2_fu_2528_p2 = (($signed(sub_i_i_i_read_reg_5002) > $signed(zext_ln1027_fu_2524_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1027_3_fu_2349_p2 = (($signed(sub_i_i_i_read_reg_5002) > $signed(zext_ln1027_1_fu_2345_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1027_4_fu_2312_p2 = ((yCount_V_1 != 6'd63) ? 1'b1 : 1'b0);

assign icmp_ln1027_5_fu_2560_p2 = ((xCount_V < barWidthMinSamples_read_reg_4993) ? 1'b1 : 1'b0);

assign icmp_ln1027_6_fu_2381_p2 = ((xCount_V_3 < barWidthMinSamples_read_reg_4993) ? 1'b1 : 1'b0);

assign icmp_ln1027_7_fu_3182_p2 = ((xCount_V_1 < 10'd63) ? 1'b1 : 1'b0);

assign icmp_ln1027_8_fu_2478_p2 = ((grp_reg_ap_uint_10_s_fu_2159_ap_return > xCount_V_2) ? 1'b1 : 1'b0);

assign icmp_ln1027_fu_2081_p2 = ((ap_sig_allocacmp_x_2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1050_fu_2255_p2 = ((or_ln1050_fu_2249_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1236_fu_2939_p2 = (($signed(tmp_6_reg_5384) > $signed(22'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1240_fu_2965_p2 = (($signed(tmp_8_reg_5394) > $signed(22'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1244_fu_3099_p2 = (($signed(tmp_10_reg_5440) > $signed(22'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1260_fu_4403_p2 = ((tmp_11_fu_4393_p4 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln1261_1_fu_4433_p2 = (($signed(select_ln1261_fu_4427_p3) > $signed(17'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1261_fu_3774_p2 = (($signed(tmp_17_fu_3764_p4) > $signed(7'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1262_1_fu_4457_p2 = (($signed(select_ln1262_fu_4451_p3) > $signed(17'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1262_fu_3790_p2 = (($signed(tmp_18_fu_3780_p4) > $signed(7'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1285_fu_2225_p2 = ((or_ln1285_fu_2219_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1336_fu_2201_p2 = ((or_ln1336_fu_2195_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1428_fu_2177_p2 = ((sub40_i == zext_ln1302_fu_2063_p1) ? 1'b1 : 1'b0);

assign icmp_ln1518_fu_2123_p2 = ((or_ln1518_fu_2117_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1629_fu_2111_p2 = ((trunc_ln520_fu_2067_p1 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln1701_fu_2099_p2 = ((or_ln1701_fu_2093_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln520_fu_2075_p2 = ((ap_sig_allocacmp_x_2 == loopWidth) ? 1'b1 : 1'b0);

assign icmp_ln691_1_fu_2261_p2 = ((ap_sig_allocacmp_x_2 < passthruStartX_load) ? 1'b1 : 1'b0);

assign icmp_ln691_2_fu_2273_p2 = ((ap_sig_allocacmp_x_2 < passthruEndX_load) ? 1'b1 : 1'b0);

assign lshr_ln1498_1_fu_4123_p4 = {{gSerie_V[27:1]}};

assign lshr_ln1498_2_fu_4169_p4 = {{bSerie_V[27:1]}};

assign lshr_ln1_fu_2728_p1 = grp_fu_4800_p3;

assign lshr_ln_fu_4077_p4 = {{rSerie_V[27:1]}};

assign op_assign_2_fu_3979_p3 = ((fineCourseSel[0:0] == 1'b1) ? select_ln1633_fu_3965_p3 : select_ln1629_fu_3972_p3);

assign or_ln1050_fu_2249_p2 = (y | ap_sig_allocacmp_x_2);

assign or_ln1285_fu_2219_p2 = (y | ap_sig_allocacmp_x_2);

assign or_ln1336_fu_2195_p2 = (y | ap_sig_allocacmp_x_2);

assign or_ln1370_fu_3495_p2 = (trunc_ln1370_1_fu_3491_p1 | shl_ln6_fu_3479_p3);

assign or_ln1449_fu_2634_p2 = (vHatch | ap_phi_reg_pp0_iter2_hHatch_reg_1572);

assign or_ln1518_fu_2117_p2 = (y | ap_sig_allocacmp_x_2);

assign or_ln1701_fu_2093_p2 = (y | ap_sig_allocacmp_x_2);

assign or_ln1733_fu_3415_p2 = (trunc_ln1733_1_fu_3411_p1 | shl_ln8_fu_3399_p3);

assign or_ln691_fu_2297_p2 = (xor_ln691_fu_2291_p2 | cmp68_not);

assign outpix_val_V_10_out = outpix_val_V_8_fu_570;

assign outpix_val_V_18_fu_4662_p3 = ((icmp_ln1027_reg_5193_pp0_iter19_reg[0:0] == 1'b1) ? rampStart_1 : trunc_ln520_2_fu_4658_p1);

assign outpix_val_V_19_fu_4668_p3 = ((cmp2_i381_read_reg_5049[0:0] == 1'b1) ? outpix_val_V_18_fu_4662_p3 : 10'd512);

assign outpix_val_V_27_fu_4324_p3 = ((icmp_ln1027_reg_5193_pp0_iter19_reg[0:0] == 1'b1) ? add_ln1488 : trunc_ln520_3_fu_4320_p1);

assign outpix_val_V_28_fu_4330_p3 = ((cmp2_i381_read_reg_5049[0:0] == 1'b1) ? outpix_val_V_27_fu_4324_p3 : 10'd512);

assign outpix_val_V_29_fu_4209_p3 = {{xor_ln1498_fu_4087_p2}, {tmp_s_fu_4199_p4}};

assign outpix_val_V_33_fu_4596_p3 = ((cmp2_i381_read_reg_5049[0:0] == 1'b1) ? tpgBarSelRgb_r_load_cast_fu_4592_p1 : tpgBarSelYuv_y_q0);

assign outpix_val_V_35_fu_4506_p3 = ((cmp2_i381_read_reg_5049[0:0] == 1'b1) ? tpgBarSelRgb_r_load_1_cast_fu_4502_p1 : tpgBarSelYuv_y_q0);

assign outpix_val_V_37_fu_4276_p3 = ((cmp2_i381_read_reg_5049[0:0] == 1'b1) ? tpgBarSelRgb_r_load_2_cast_fu_4272_p1 : tpgBarSelYuv_y_q0);

assign outpix_val_V_48_fu_4261_p3 = ((and_ln1817_fu_4220_p2[0:0] == 1'b1) ? outpix_val_V_49_fu_4235_p3 : tmp_14_fu_4253_p3);

assign outpix_val_V_49_fu_4235_p3 = {{xor_ln1498_2_fu_4179_p2}, {tmp_1_fu_4225_p4}};

assign outpix_val_V_51_fu_4027_p2 = ((or_ln1639_1[0:0] == 1'b1) ? 10'd0 : tmp_val_fu_3986_p1);

assign outpix_val_V_51_fu_4027_p3 = ((or_ln1639[0:0] == 1'b1) ? 10'd0 : tmp_val_fu_3986_p1);

assign outpix_val_V_51_fu_4027_p4 = ((and_ln1662_fu_4014_p2[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign outpix_val_V_53_fu_3950_p1 = x_2_reg_5159_pp0_iter19_reg[0:0];

assign outpix_val_V_54_fu_4643_p1 = rampVal_loc_1_out_i[9:0];

assign outpix_val_V_55_fu_4647_p3 = ((cmp2_i381_read_reg_5049[0:0] == 1'b1) ? outpix_val_V_54_fu_4643_p1 : 10'd512);

assign outpix_val_V_56_fu_4575_p2 = ($signed(select_ln1311_fu_4567_p3) + $signed(8'd144));

assign outpix_val_V_57_fu_4585_p3 = ((cmp2_i381_read_reg_5049[0:0] == 1'b1) ? zext_ln211_fu_4581_p1 : 10'd512);

assign outpix_val_V_58_fu_4627_p3 = ((and_ln1219_1_fu_4622_p2[0:0] == 1'b1) ? tpgBarSelYuv_v_q0 : select_ln1217_fu_4610_p3);

assign outpix_val_V_59_fu_4534_p3 = ((and_ln1336_1_fu_4529_p2[0:0] == 1'b1) ? tpgBarSelYuv_v_q0 : select_ln1377_fu_4517_p3);

assign outpix_val_V_60_fu_4304_p3 = ((and_ln1518_1_fu_4299_p2[0:0] == 1'b1) ? tpgBarSelYuv_v_q0 : select_ln1558_fu_4287_p3);

assign outpix_val_V_61_fu_4728_p3 = ((or_ln691_reg_5247_pp0_iter20_reg[0:0] == 1'b1) ? ap_phi_mux_outpix_val_V_39_phi_fu_1851_p78 : outpix_val_V_16_reg_5773);

assign outpix_val_V_62_fu_4721_p3 = ((or_ln691_reg_5247_pp0_iter20_reg[0:0] == 1'b1) ? ap_phi_mux_outpix_val_V_40_phi_fu_1759_p78 : outpix_val_V_13_reg_5779);

assign outpix_val_V_63_fu_4714_p3 = ((or_ln691_reg_5247_pp0_iter20_reg[0:0] == 1'b1) ? ap_phi_mux_outpix_val_V_41_phi_fu_1674_p78 : outpix_val_V_12_reg_5785);

assign outpix_val_V_64_fu_4489_p3 = ((cmp2_i381_read_reg_5049[0:0] == 1'b1) ? trunc_ln1243_fu_4370_p1 : b_1_fu_4467_p3);

assign outpix_val_V_65_fu_4475_p3 = ((cmp2_i381_read_reg_5049[0:0] == 1'b1) ? trunc_ln1235_fu_4364_p1 : r_1_fu_4419_p3);

assign outpix_val_V_8_out = outpix_val_V_3_fu_562;

assign outpix_val_V_9_out = outpix_val_V_4_fu_566;

assign ovrlayYUV_blk_n = 1'b1;

assign ovrlayYUV_din = pf_ovrlayYUV_U_data_out;

assign pf_ovrlayYUV_U_frpsig_data_in = {{{outpix_val_V_47_reg_1939}, {outpix_val_V_46_reg_1950}}, {outpix_val_V_45_reg_1961}};

assign pix_val_V_5_cast_fu_3926_p1 = $signed(DPtpgBarSelRgb_CEA_r_q0);

assign pix_val_V_6_cast_fu_3930_p1 = $signed(DPtpgBarSelRgb_CEA_g_q0);

assign pix_val_V_7_cast_fu_3934_p1 = $signed(DPtpgBarSelRgb_CEA_b_q0);

assign r_1_fu_4419_p3 = ((icmp_ln1260_fu_4403_p2[0:0] == 1'b1) ? 10'd1023 : trunc_ln_fu_4409_p4);

assign r_fu_2950_p3 = ((icmp_ln1236_fu_2939_p2[0:0] == 1'b1) ? 16'd1023 : add_ln1236_1_fu_2944_p2);

assign rampVal_2_flag_1_out = rampVal_2_flag_1_fu_550;

assign rampVal_2_new_1_out = (op_assign_2_fu_3979_p3 + select_ln1488_cast_reg_5126);

assign rampVal_3_flag_1_out = rampVal_3_flag_1_fu_558;

assign rampVal_3_new_1_out = add_ln1039_fu_4675_p2;

assign redYuv_address0 = zext_ln1099_fu_3869_p1;

assign ret_V_4_fu_4093_p3 = {{xor_ln1498_fu_4087_p2}, {lshr_ln_fu_4077_p4}};

assign ret_V_5_fu_4139_p3 = {{xor_ln1498_1_fu_4133_p2}, {lshr_ln1498_1_fu_4123_p4}};

assign ret_V_6_fu_4185_p3 = {{xor_ln1498_2_fu_4179_p2}, {lshr_ln1498_2_fu_4169_p4}};

assign ret_V_fu_2596_p2 = (zext_ln1495_fu_2592_p1 + 12'd1);

assign select_ln1099_fu_3603_p3 = ((trunc_ln1099_fu_3600_p1[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign select_ln1120_fu_3592_p3 = ((trunc_ln1120_fu_3589_p1[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign select_ln1141_fu_3581_p3 = ((trunc_ln1141_fu_3578_p1[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign select_ln1162_fu_3570_p3 = ((trunc_ln1162_fu_3567_p1[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign select_ln1183_fu_3559_p3 = ((trunc_ln1183_fu_3556_p1[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign select_ln1217_fu_4610_p3 = ((cmp2_i381_read_reg_5049[0:0] == 1'b1) ? tpgBarSelRgb_g_load_cast_fu_4606_p1 : tpgBarSelYuv_u_q0);

assign select_ln1261_fu_4427_p3 = ((icmp_ln1261_reg_5657[0:0] == 1'b1) ? 17'd1023 : u_reg_5647);

assign select_ln1262_fu_4451_p3 = ((icmp_ln1262_reg_5662[0:0] == 1'b1) ? 17'd1023 : v_reg_5652);

assign select_ln1311_fu_4567_p3 = ((tmp_22_fu_4546_p3[0:0] == 1'b1) ? sub_ln1311_1_fu_4553_p2 : trunc_ln1311_2_fu_4558_p4);

assign select_ln1377_fu_4517_p3 = ((cmp2_i381_read_reg_5049[0:0] == 1'b1) ? tpgBarSelRgb_g_load_1_cast_fu_4513_p1 : tpgBarSelYuv_u_q0);

assign select_ln1488_cast_fu_1992_p1 = select_ln1488;

assign select_ln1558_fu_4287_p3 = ((cmp2_i381_read_reg_5049[0:0] == 1'b1) ? tpgBarSelRgb_g_load_2_cast_fu_4283_p1 : tpgBarSelYuv_u_q0);

assign select_ln1629_fu_3972_p3 = ((icmp_ln1629_reg_5207_pp0_iter19_reg[0:0] == 1'b1) ? 16'd384 : rampVal_2_loc_1_out_i);

assign select_ln1633_fu_3965_p3 = ((icmp_ln1629_reg_5207_pp0_iter19_reg[0:0] == 1'b1) ? 16'd0 : rampVal_2_loc_1_out_i);

assign select_ln507_1_fu_3953_p3 = ((outpix_val_V_53_fu_3950_p1[0:0] == 1'b1) ? 10'd1023 : 10'd0);

assign select_ln507_2_cast_cast_cast_cast_fu_2008_p1 = $unsigned(select_ln507_2_cast_cast_cast_fu_2004_p1);

assign select_ln507_2_cast_cast_cast_fu_2004_p1 = $signed(select_ln507_2_cast_cast);

assign select_ln507_cast1_fu_2016_p1 = select_ln507;

assign select_ln507_cast_cast_fu_2012_p1 = $signed(select_ln507_cast);

assign sext_ln1258_1_fu_3705_p1 = grp_fu_4861_p3;

assign sext_ln1259_1_fu_3745_p1 = grp_fu_4869_p3;

assign sext_ln1555_fu_3677_p1 = $signed(tpgCheckerBoardArray_q0);

assign sext_ln213_1_fu_3942_p1 = $signed(DPtpgBarSelRgb_VESA_g_q0);

assign sext_ln213_2_fu_3946_p1 = $signed(DPtpgBarSelRgb_VESA_b_q0);

assign sext_ln213_fu_3938_p1 = $signed(DPtpgBarSelRgb_VESA_r_q0);

assign shl_ln1236_fu_2822_p2 = tmp_2_fu_2806_p7 << 32'd2;

assign shl_ln1240_fu_2888_p2 = tmp_3_fu_2872_p7 << 32'd2;

assign shl_ln1244_fu_3024_p2 = tmp_4_fu_3008_p7 << 32'd2;

assign shl_ln4_fu_3694_p3 = {{b_reg_5463_pp0_iter18_reg}, {7'd0}};

assign shl_ln5_fu_3724_p3 = {{r_reg_5424_pp0_iter18_reg}, {7'd0}};

assign shl_ln6_fu_3479_p3 = {{trunc_ln1370_fu_3475_p1}, {3'd0}};

assign shl_ln7_fu_3434_p3 = {{trunc_ln1551_fu_3430_p1}, {4'd0}};

assign shl_ln8_fu_3399_p3 = {{trunc_ln1733_fu_3395_p1}, {3'd0}};

assign srcYUV_blk_n = 1'b1;

assign sub_ln1311_1_fu_4553_p2 = (8'd0 - trunc_ln1311_1_reg_5713);

assign sub_ln1311_fu_3819_p2 = (27'd0 - trunc_ln1311_fu_3816_p1);

assign sub_ln186_fu_2613_p2 = (add_ln186_fu_2607_p2 - barWidth_read_reg_5025);

assign sub_ln841_1_fu_2386_p2 = (xCount_V_3 - barWidthMinSamples_read_reg_4993);

assign sub_ln841_2_fu_2490_p2 = (xCount_V_2 - grp_reg_ap_uint_10_s_fu_2159_ap_return);

assign sub_ln841_fu_2565_p2 = (xCount_V - barWidthMinSamples_read_reg_4993);

assign tBarSel_fu_3450_p2 = (trunc_ln1551_1_fu_3446_p1 | shl_ln7_fu_3434_p3);

assign tmp_11_fu_4393_p4 = {{add_ln1257_2_fu_4382_p2[24:18]}};

assign tmp_13_fu_4243_p4 = {{gSerie_V[27:19]}};

assign tmp_14_fu_4253_p3 = {{xor_ln1498_1_fu_4133_p2}, {tmp_13_fu_4243_p4}};

assign tmp_17_fu_3764_p4 = {{add_ln1258_2_fu_3708_p2[24:18]}};

assign tmp_18_fu_3780_p4 = {{add_ln1259_2_fu_3748_p2[24:18]}};

assign tmp_19_fu_4069_p3 = rSerie_V[32'd3];

assign tmp_1_fu_4225_p4 = {{bSerie_V[27:19]}};

assign tmp_20_fu_4115_p3 = gSerie_V[32'd3];

assign tmp_21_fu_4161_p3 = bSerie_V[32'd3];

assign tmp_22_fu_4546_p3 = mul_ln1311_reg_5707[32'd27];

assign tmp_2_fu_2806_p1 = $signed(tpgSinTableArray_9bit_0_q2);

assign tmp_2_fu_2806_p2 = $signed(tpgSinTableArray_9bit_1_q2);

assign tmp_2_fu_2806_p3 = $signed(tpgSinTableArray_9bit_2_q2);

assign tmp_2_fu_2806_p4 = $signed(tpgSinTableArray_9bit_3_q2);

assign tmp_2_fu_2806_p5 = $signed(tpgSinTableArray_9bit_4_q2);

assign tmp_2_fu_2806_p6 = grp_fu_2141_p2[2:0];

assign tmp_3_fu_2872_p1 = $signed(tpgSinTableArray_9bit_0_q1);

assign tmp_3_fu_2872_p2 = $signed(tpgSinTableArray_9bit_1_q1);

assign tmp_3_fu_2872_p3 = $signed(tpgSinTableArray_9bit_2_q1);

assign tmp_3_fu_2872_p4 = $signed(tpgSinTableArray_9bit_3_q1);

assign tmp_3_fu_2872_p5 = $signed(tpgSinTableArray_9bit_4_q1);

assign tmp_3_fu_2872_p6 = grp_fu_2153_p2[2:0];

assign tmp_4_fu_3008_p1 = $signed(tpgSinTableArray_9bit_0_q0);

assign tmp_4_fu_3008_p2 = $signed(tpgSinTableArray_9bit_1_q0);

assign tmp_4_fu_3008_p3 = $signed(tpgSinTableArray_9bit_2_q0);

assign tmp_4_fu_3008_p4 = $signed(tpgSinTableArray_9bit_3_q0);

assign tmp_4_fu_3008_p5 = $signed(tpgSinTableArray_9bit_4_q0);

assign tmp_4_fu_3008_p6 = grp_fu_2414_p2[2:0];

assign tmp_7_fu_2764_p1 = grp_fu_4815_p2;

assign tmp_7_fu_2764_p4 = {{tmp_7_fu_2764_p1[22:14]}};

assign tmp_9_fu_2914_p1 = grp_fu_4822_p2;

assign tmp_9_fu_2914_p4 = {{tmp_9_fu_2914_p1[22:14]}};

assign tmp_fu_2746_p1 = grp_fu_4808_p2;

assign tmp_fu_2746_p4 = {{tmp_fu_2746_p1[22:14]}};

assign tmp_s_fu_4199_p4 = {{rSerie_V[27:19]}};

assign tmp_val_4_fu_4004_p3 = ((or_ln1639_2[0:0] == 1'b1) ? 10'd0 : tmp_val_fu_3986_p1);

assign tmp_val_5_fu_3990_p3 = ((or_ln1639[0:0] == 1'b1) ? 10'd0 : tmp_val_fu_3986_p1);

assign tmp_val_fu_3986_p1 = op_assign_2_fu_3979_p3[9:0];

assign tpgBarSelRgb_b_load_1_cast_fu_4542_p1 = $signed(tpgBarSelRgb_b_q0);

assign tpgBarSelRgb_b_load_2_cast_fu_4312_p1 = $signed(tpgBarSelRgb_b_q0);

assign tpgBarSelRgb_b_load_cast_fu_4635_p1 = $signed(tpgBarSelRgb_b_q0);

assign tpgBarSelRgb_g_load_1_cast_fu_4513_p1 = $signed(tpgBarSelRgb_g_q0);

assign tpgBarSelRgb_g_load_2_cast_fu_4283_p1 = $signed(tpgBarSelRgb_g_q0);

assign tpgBarSelRgb_g_load_cast_fu_4606_p1 = $signed(tpgBarSelRgb_g_q0);

assign tpgBarSelRgb_r_load_1_cast_fu_4502_p1 = $signed(tpgBarSelRgb_r_q0);

assign tpgBarSelRgb_r_load_2_cast_fu_4272_p1 = $signed(tpgBarSelRgb_r_q0);

assign tpgBarSelRgb_r_load_cast_fu_4592_p1 = $signed(tpgBarSelRgb_r_q0);

assign tpgCheckerBoardArray_address0 = zext_ln1555_fu_3456_p1;

assign tpgSinTableArray_9bit_0_address0 = zext_ln1244_fu_2923_p1;

assign tpgSinTableArray_9bit_0_address1 = zext_ln1240_fu_2773_p1;

assign tpgSinTableArray_9bit_0_address2 = zext_ln1236_fu_2755_p1;

assign tpgSinTableArray_9bit_1_address0 = zext_ln1244_fu_2923_p1;

assign tpgSinTableArray_9bit_1_address1 = zext_ln1240_fu_2773_p1;

assign tpgSinTableArray_9bit_1_address2 = zext_ln1236_fu_2755_p1;

assign tpgSinTableArray_9bit_2_address0 = zext_ln1244_fu_2923_p1;

assign tpgSinTableArray_9bit_2_address1 = zext_ln1240_fu_2773_p1;

assign tpgSinTableArray_9bit_2_address2 = zext_ln1236_fu_2755_p1;

assign tpgSinTableArray_9bit_3_address0 = zext_ln1244_fu_2923_p1;

assign tpgSinTableArray_9bit_3_address1 = zext_ln1240_fu_2773_p1;

assign tpgSinTableArray_9bit_3_address2 = zext_ln1236_fu_2755_p1;

assign tpgSinTableArray_9bit_4_address0 = zext_ln1244_fu_2923_p1;

assign tpgSinTableArray_9bit_4_address1 = zext_ln1240_fu_2773_p1;

assign tpgSinTableArray_9bit_4_address2 = zext_ln1236_fu_2755_p1;

assign tpgSinTableArray_address0 = zext_ln1310_fu_3058_p1;

assign tpgTartanBarArray_address0 = zext_ln1374_fu_3501_p1;

assign trunc_ln1027_fu_3178_p1 = xCount_V_1[5:0];

assign trunc_ln1099_fu_3600_p1 = x_2_reg_5159_pp0_iter17_reg[0:0];

assign trunc_ln1120_fu_3589_p1 = x_2_reg_5159_pp0_iter17_reg[0:0];

assign trunc_ln1141_fu_3578_p1 = x_2_reg_5159_pp0_iter17_reg[0:0];

assign trunc_ln1162_fu_3567_p1 = x_2_reg_5159_pp0_iter17_reg[0:0];

assign trunc_ln1183_fu_3556_p1 = x_2_reg_5159_pp0_iter17_reg[0:0];

assign trunc_ln1219_fu_4603_p1 = x_2_reg_5159_pp0_iter19_reg[0:0];

assign trunc_ln1235_fu_4364_p1 = r_reg_5424_pp0_iter19_reg[9:0];

assign trunc_ln1236_1_fu_2932_p3 = {{trunc_ln1236_2_reg_5379}, {2'd0}};

assign trunc_ln1236_2_fu_2828_p1 = tmp_2_fu_2806_p7[13:0];

assign trunc_ln1239_fu_4367_p1 = g_reg_5430_pp0_iter19_reg[9:0];

assign trunc_ln1240_1_fu_2958_p3 = {{trunc_ln1240_2_reg_5389}, {2'd0}};

assign trunc_ln1240_2_fu_2894_p1 = tmp_3_fu_2872_p7[13:0];

assign trunc_ln1243_fu_4370_p1 = b_reg_5463_pp0_iter19_reg[9:0];

assign trunc_ln1244_1_fu_3092_p3 = {{trunc_ln1244_2_reg_5435}, {2'd0}};

assign trunc_ln1244_2_fu_3030_p1 = tmp_4_fu_3008_p7[13:0];

assign trunc_ln1257_1_fu_3691_p1 = grp_fu_4853_p3[17:0];

assign trunc_ln1257_fu_4379_p1 = grp_fu_4885_p2[17:0];

assign trunc_ln1261_fu_4439_p1 = select_ln1261_fu_4427_p3[9:0];

assign trunc_ln1262_fu_4463_p1 = select_ln1262_fu_4451_p3[9:0];

assign trunc_ln1267_fu_4496_p1 = x_2_reg_5159_pp0_iter19_reg[0:0];

assign trunc_ln1311_2_fu_4558_p4 = {{mul_ln1311_reg_5707[26:19]}};

assign trunc_ln1311_fu_3816_p1 = grp_fu_4878_p2[26:0];

assign trunc_ln1336_fu_4499_p1 = x_2_reg_5159_pp0_iter19_reg[0:0];

assign trunc_ln1370_1_fu_3491_p1 = hBarSel_loc_1_out_i[5:0];

assign trunc_ln1370_fu_3475_p1 = vBarSel_loc_1_out_i[2:0];

assign trunc_ln1423_fu_3467_p1 = x_2_reg_5159_pp0_iter17_reg[0:0];

assign trunc_ln1499_1_fu_4111_p1 = gSerie_V[0:0];

assign trunc_ln1499_2_fu_4157_p1 = bSerie_V[0:0];

assign trunc_ln1499_fu_4065_p1 = rSerie_V[0:0];

assign trunc_ln1518_fu_4269_p1 = x_2_reg_5159_pp0_iter19_reg[0:0];

assign trunc_ln1551_1_fu_3446_p1 = hBarSel_3_loc_1_out_i[4:0];

assign trunc_ln1551_fu_3430_p1 = vBarSel_2_loc_1_out_i[0:0];

assign trunc_ln1662_fu_4011_p1 = x_2_reg_5159_pp0_iter19_reg[0:0];

assign trunc_ln1689_fu_3653_p1 = x_2_reg_5159_pp0_iter18_reg[0:0];

assign trunc_ln1733_1_fu_3411_p1 = hBarSel_5_loc_1_out_i[3:0];

assign trunc_ln1733_fu_3395_p1 = vBarSel_3_loc_1_out_i[0:0];

assign trunc_ln1817_fu_4217_p1 = x_2_reg_5159_pp0_iter19_reg[0:0];

assign trunc_ln520_10_fu_3204_p1 = hBarSel_5_loc_1_out_i[2:0];

assign trunc_ln520_1_fu_2071_p1 = ap_sig_allocacmp_x_2[10:0];

assign trunc_ln520_2_fu_4658_p1 = rampVal_3_loc_1_out_i[9:0];

assign trunc_ln520_3_fu_4320_p1 = hdata_loc_1_out_i[9:0];

assign trunc_ln520_4_fu_3878_p1 = rampVal_loc_1_out_i[9:0];

assign trunc_ln520_5_fu_3518_p1 = hBarSel_4_loc_1_out_i[2:0];

assign trunc_ln520_6_fu_3323_p1 = vBarSel_loc_1_out_i[2:0];

assign trunc_ln520_7_fu_3142_p1 = vBarSel_3_loc_1_out_i[0:0];

assign trunc_ln520_8_fu_3359_p1 = hBarSel_loc_1_out_i[2:0];

assign trunc_ln520_9_fu_3284_p1 = hBarSel_3_loc_1_out_i[2:0];

assign trunc_ln520_fu_2067_p1 = ap_sig_allocacmp_x_2[7:0];

assign trunc_ln526_fu_3611_p1 = srcYUV_dout[9:0];

assign trunc_ln_fu_4409_p4 = {{add_ln1257_3_fu_4388_p2[17:8]}};

assign whiYuv_1_address0 = zext_ln1459_fu_3801_p1;

assign whiYuv_address0 = zext_ln1183_fu_3849_p1;

assign xor_ln1498_1_fu_4133_p2 = (trunc_ln1499_1_fu_4111_p1 ^ tmp_20_fu_4115_p3);

assign xor_ln1498_2_fu_4179_p2 = (trunc_ln1499_2_fu_4157_p1 ^ tmp_21_fu_4161_p3);

assign xor_ln1498_fu_4087_p2 = (trunc_ln1499_fu_4065_p1 ^ tmp_19_fu_4069_p3);

assign xor_ln1713_fu_3146_p2 = (trunc_ln520_7_fu_3142_p1 ^ 1'd1);

assign xor_ln691_1_fu_2267_p2 = (icmp_ln691_1_fu_2261_p2 ^ 1'd1);

assign xor_ln691_fu_2291_p2 = (1'd1 ^ and_ln691_1_fu_2285_p2);

assign zext_ln1019_fu_2424_p1 = yCount_V_2;

assign zext_ln1027_1_fu_2345_p1 = yCount_V_3;

assign zext_ln1027_fu_2524_p1 = yCount_V;

assign zext_ln1032_cast_fu_2000_p1 = zext_ln1032;

assign zext_ln1056_fu_3888_p1 = add_ln1056_fu_3882_p2;

assign zext_ln1099_fu_3869_p1 = ap_phi_reg_pp0_iter19_phi_ln1099_reg_1660;

assign zext_ln1120_fu_3864_p1 = ap_phi_reg_pp0_iter19_phi_ln1120_reg_1649;

assign zext_ln1141_fu_3859_p1 = ap_phi_reg_pp0_iter19_phi_ln1141_reg_1638;

assign zext_ln1162_fu_3854_p1 = ap_phi_reg_pp0_iter19_phi_ln1162_reg_1627;

assign zext_ln1183_fu_3849_p1 = ap_phi_reg_pp0_iter19_phi_ln1183_reg_1616;

assign zext_ln1212_fu_3528_p1 = add_ln1212_fu_3522_p2;

assign zext_ln1215_fu_3839_p1 = hBarSel_4_loc_1_out_i;

assign zext_ln1236_fu_2755_p1 = tmp_fu_2746_p4;

assign zext_ln1240_fu_2773_p1 = tmp_7_fu_2764_p4;

assign zext_ln1244_fu_2923_p1 = tmp_9_fu_2914_p4;

assign zext_ln1257_1_fu_3054_p1 = g_fu_2976_p3;

assign zext_ln1257_4_fu_4373_p1 = grp_fu_4885_p2;

assign zext_ln1257_6_fu_4376_p1 = add_ln1257_1_reg_5637;

assign zext_ln1257_fu_3050_p1 = r_fu_2950_p3;

assign zext_ln1258_fu_3701_p1 = shl_ln4_fu_3694_p3;

assign zext_ln1259_1_fu_3741_p1 = add_ln1259_fu_3735_p2;

assign zext_ln1259_fu_3731_p1 = shl_ln5_fu_3724_p3;

assign zext_ln1302_fu_2063_p1 = ap_sig_allocacmp_x_2;

assign zext_ln1310_fu_3058_p1 = lshr_ln1_reg_5309_pp0_iter14_reg;

assign zext_ln1348_fu_3333_p1 = add_ln1348_fu_3327_p2;

assign zext_ln1367_fu_3369_p1 = add_ln1367_fu_3363_p2;

assign zext_ln1374_1_fu_3806_p1 = tpgTartanBarArray_q0;

assign zext_ln1374_fu_3501_p1 = or_ln1370_fu_3495_p2;

assign zext_ln1459_fu_3801_p1 = ap_phi_reg_pp0_iter19_phi_ln1459_reg_1605;

assign zext_ln1474_fu_3796_p1 = ap_phi_reg_pp0_iter19_phi_ln1474_reg_1594;

assign zext_ln1495_fu_2592_p1 = xBar_V;

assign zext_ln1548_fu_3294_p1 = add_ln1548_fu_3288_p2;

assign zext_ln1555_1_fu_3681_p1 = $unsigned(sext_ln1555_fu_3677_p1);

assign zext_ln1555_fu_3456_p1 = tBarSel_fu_3450_p2;

assign zext_ln1713_fu_3152_p1 = xor_ln1713_fu_3146_p2;

assign zext_ln1730_fu_3214_p1 = add_ln1730_fu_3208_p2;

assign zext_ln1739_1_fu_3656_p1 = DPtpgBarArray_q0;

assign zext_ln1739_fu_3421_p1 = or_ln1733_fu_3415_p2;

assign zext_ln211_fu_4581_p1 = outpix_val_V_56_fu_4575_p2;

assign zext_ln507_1_fu_4343_p1 = add_ln1500_fu_4337_p2;

assign zext_ln507_fu_4681_p1 = add_ln1039_fu_4675_p2;

assign zext_ln840_fu_3236_p1 = add_ln840_6_fu_3230_p2;

always @ (posedge ap_clk) begin
    select_ln1488_cast_reg_5126[15:3] <= 13'b0000000000000;
    barWidth_cast_cast_reg_5131[11] <= 1'b0;
    zext_ln1032_cast_reg_5136[15:10] <= 6'b000000;
    select_ln507_2_cast_cast_cast_cast_reg_5141[9:7] <= 3'b000;
    select_ln507_cast1_reg_5153[9:7] <= 3'b000;
    zext_ln1257_1_reg_5451[23:16] <= 8'b00000000;
end

endmodule //design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2
