--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml main_schematic.twx main_schematic.ncd -o
main_schematic.twr main_schematic.pcf -ucf ADC_DAC.ucf -ucf GenIO.ucf

Design file:              main_schematic.ncd
Physical constraint file: main_schematic.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15189 paths analyzed, 1144 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.964ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_21/nextState_1 (SLICE_X28Y48.BY), 253 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_21/playedNoteIndex_1 (FF)
  Destination:          XLXI_21/nextState_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.964ns (Levels of Logic = 18)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_21/playedNoteIndex_1 to XLXI_21/nextState_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y39.YQ      Tcko                  0.587   XLXI_21/playedNoteIndex<0>
                                                       XLXI_21/playedNoteIndex_1
    SLICE_X18Y39.G1      net (fanout=4)        1.182   XLXI_21/playedNoteIndex<1>
    SLICE_X18Y39.COUT    Topcyg                1.131   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<1>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_lut<1>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<1>
    SLICE_X18Y40.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<1>
    SLICE_X18Y40.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<3>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<2>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<3>
    SLICE_X18Y41.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<3>
    SLICE_X18Y41.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<5>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<4>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<5>
    SLICE_X18Y42.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<5>
    SLICE_X18Y42.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<7>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<6>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<7>
    SLICE_X18Y43.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<7>
    SLICE_X18Y43.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<9>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<8>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<9>
    SLICE_X18Y44.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<9>
    SLICE_X18Y44.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<11>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<10>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<11>
    SLICE_X18Y45.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<11>
    SLICE_X18Y45.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<13>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<12>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<13>
    SLICE_X18Y46.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<13>
    SLICE_X18Y46.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<15>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<14>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<15>
    SLICE_X18Y47.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<15>
    SLICE_X18Y47.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<17>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<16>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<17>
    SLICE_X18Y48.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<17>
    SLICE_X18Y48.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<19>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<18>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<19>
    SLICE_X18Y49.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<19>
    SLICE_X18Y49.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<21>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<20>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<21>
    SLICE_X18Y50.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<21>
    SLICE_X18Y50.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<23>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<22>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<23>
    SLICE_X18Y51.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<23>
    SLICE_X18Y51.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<25>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<24>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<25>
    SLICE_X18Y52.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<25>
    SLICE_X18Y52.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<27>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<26>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<27>
    SLICE_X18Y53.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<27>
    SLICE_X18Y53.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<29>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<28>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<29>
    SLICE_X18Y54.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<29>
    SLICE_X18Y54.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<31>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<30>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<31>
    SLICE_X29Y48.G1      net (fanout=6)        2.042   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<31>
    SLICE_X29Y48.Y       Tilo                  0.704   XLXI_21/nextState_mux0006<8>21
                                                       XLXI_21/nextState_mux0006<8>311
    SLICE_X29Y48.F3      net (fanout=9)        0.106   XLXI_21/N59
    SLICE_X29Y48.X       Tilo                  0.704   XLXI_21/nextState_mux0006<8>21
                                                       XLXI_21/nextState_mux0006<8>21
    SLICE_X28Y48.BY      net (fanout=1)        0.441   XLXI_21/nextState_mux0006<8>21
    SLICE_X28Y48.CLK     Tsrck                 1.117   XLXI_21/nextState<1>
                                                       XLXI_21/nextState_1
    -------------------------------------------------  ---------------------------
    Total                                      9.964ns (6.193ns logic, 3.771ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_21/playedNoteIndex_7 (FF)
  Destination:          XLXI_21/nextState_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.752ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_21/playedNoteIndex_7 to XLXI_21/nextState_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y42.YQ      Tcko                  0.587   XLXI_21/playedNoteIndex<6>
                                                       XLXI_21/playedNoteIndex_7
    SLICE_X18Y42.G1      net (fanout=4)        1.360   XLXI_21/playedNoteIndex<7>
    SLICE_X18Y42.COUT    Topcyg                1.131   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<7>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_lut<7>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<7>
    SLICE_X18Y43.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<7>
    SLICE_X18Y43.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<9>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<8>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<9>
    SLICE_X18Y44.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<9>
    SLICE_X18Y44.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<11>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<10>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<11>
    SLICE_X18Y45.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<11>
    SLICE_X18Y45.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<13>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<12>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<13>
    SLICE_X18Y46.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<13>
    SLICE_X18Y46.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<15>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<14>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<15>
    SLICE_X18Y47.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<15>
    SLICE_X18Y47.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<17>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<16>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<17>
    SLICE_X18Y48.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<17>
    SLICE_X18Y48.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<19>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<18>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<19>
    SLICE_X18Y49.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<19>
    SLICE_X18Y49.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<21>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<20>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<21>
    SLICE_X18Y50.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<21>
    SLICE_X18Y50.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<23>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<22>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<23>
    SLICE_X18Y51.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<23>
    SLICE_X18Y51.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<25>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<24>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<25>
    SLICE_X18Y52.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<25>
    SLICE_X18Y52.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<27>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<26>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<27>
    SLICE_X18Y53.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<27>
    SLICE_X18Y53.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<29>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<28>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<29>
    SLICE_X18Y54.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<29>
    SLICE_X18Y54.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<31>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<30>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<31>
    SLICE_X29Y48.G1      net (fanout=6)        2.042   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<31>
    SLICE_X29Y48.Y       Tilo                  0.704   XLXI_21/nextState_mux0006<8>21
                                                       XLXI_21/nextState_mux0006<8>311
    SLICE_X29Y48.F3      net (fanout=9)        0.106   XLXI_21/N59
    SLICE_X29Y48.X       Tilo                  0.704   XLXI_21/nextState_mux0006<8>21
                                                       XLXI_21/nextState_mux0006<8>21
    SLICE_X28Y48.BY      net (fanout=1)        0.441   XLXI_21/nextState_mux0006<8>21
    SLICE_X28Y48.CLK     Tsrck                 1.117   XLXI_21/nextState<1>
                                                       XLXI_21/nextState_1
    -------------------------------------------------  ---------------------------
    Total                                      9.752ns (5.803ns logic, 3.949ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_21/inputNoteIndex_0 (FF)
  Destination:          XLXI_21/nextState_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.734ns (Levels of Logic = 18)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_21/inputNoteIndex_0 to XLXI_21/nextState_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y39.XQ      Tcko                  0.591   XLXI_21/inputNoteIndex<0>
                                                       XLXI_21/inputNoteIndex_0
    SLICE_X18Y39.F1      net (fanout=7)        0.917   XLXI_21/inputNoteIndex<0>
    SLICE_X18Y39.COUT    Topcyf                1.162   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<1>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_lut<0>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<0>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<1>
    SLICE_X18Y40.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<1>
    SLICE_X18Y40.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<3>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<2>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<3>
    SLICE_X18Y41.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<3>
    SLICE_X18Y41.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<5>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<4>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<5>
    SLICE_X18Y42.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<5>
    SLICE_X18Y42.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<7>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<6>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<7>
    SLICE_X18Y43.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<7>
    SLICE_X18Y43.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<9>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<8>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<9>
    SLICE_X18Y44.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<9>
    SLICE_X18Y44.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<11>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<10>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<11>
    SLICE_X18Y45.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<11>
    SLICE_X18Y45.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<13>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<12>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<13>
    SLICE_X18Y46.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<13>
    SLICE_X18Y46.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<15>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<14>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<15>
    SLICE_X18Y47.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<15>
    SLICE_X18Y47.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<17>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<16>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<17>
    SLICE_X18Y48.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<17>
    SLICE_X18Y48.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<19>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<18>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<19>
    SLICE_X18Y49.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<19>
    SLICE_X18Y49.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<21>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<20>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<21>
    SLICE_X18Y50.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<21>
    SLICE_X18Y50.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<23>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<22>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<23>
    SLICE_X18Y51.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<23>
    SLICE_X18Y51.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<25>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<24>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<25>
    SLICE_X18Y52.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<25>
    SLICE_X18Y52.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<27>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<26>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<27>
    SLICE_X18Y53.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<27>
    SLICE_X18Y53.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<29>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<28>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<29>
    SLICE_X18Y54.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<29>
    SLICE_X18Y54.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<31>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<30>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<31>
    SLICE_X29Y48.G1      net (fanout=6)        2.042   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<31>
    SLICE_X29Y48.Y       Tilo                  0.704   XLXI_21/nextState_mux0006<8>21
                                                       XLXI_21/nextState_mux0006<8>311
    SLICE_X29Y48.F3      net (fanout=9)        0.106   XLXI_21/N59
    SLICE_X29Y48.X       Tilo                  0.704   XLXI_21/nextState_mux0006<8>21
                                                       XLXI_21/nextState_mux0006<8>21
    SLICE_X28Y48.BY      net (fanout=1)        0.441   XLXI_21/nextState_mux0006<8>21
    SLICE_X28Y48.CLK     Tsrck                 1.117   XLXI_21/nextState<1>
                                                       XLXI_21/nextState_1
    -------------------------------------------------  ---------------------------
    Total                                      9.734ns (6.228ns logic, 3.506ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_21/nextState_4 (SLICE_X33Y47.F1), 42 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_21/inputNoteIndex_2 (FF)
  Destination:          XLXI_21/nextState_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.796ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_21/inputNoteIndex_2 to XLXI_21/nextState_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y40.XQ      Tcko                  0.591   XLXI_21/inputNoteIndex<2>
                                                       XLXI_21/inputNoteIndex_2
    SLICE_X35Y40.F1      net (fanout=7)        1.347   XLXI_21/inputNoteIndex<2>
    SLICE_X35Y40.X       Tilo                  0.704   XLXI_21/Mrom__varindex000012
                                                       XLXI_21/Mrom__varindex0000121
    SLICE_X43Y40.G4      net (fanout=4)        1.007   XLXI_21/Mrom__varindex000012
    SLICE_X43Y40.COUT    Topcyg                1.001   XLXI_21/Mcompar_nextState_cmp_eq0003_cy<1>
                                                       XLXI_21/Mcompar_nextState_cmp_eq0003_lut<1>
                                                       XLXI_21/Mcompar_nextState_cmp_eq0003_cy<1>
    SLICE_X43Y41.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_eq0003_cy<1>
    SLICE_X43Y41.COUT    Tbyp                  0.118   XLXI_21/Mcompar_nextState_cmp_eq0003_cy<3>
                                                       XLXI_21/Mcompar_nextState_cmp_eq0003_cy<2>
                                                       XLXI_21/Mcompar_nextState_cmp_eq0003_cy<3>
    SLICE_X43Y42.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_eq0003_cy<3>
    SLICE_X43Y42.COUT    Tbyp                  0.118   XLXI_21/Mcompar_nextState_cmp_eq0003_cy<5>
                                                       XLXI_21/Mcompar_nextState_cmp_eq0003_cy<4>
                                                       XLXI_21/Mcompar_nextState_cmp_eq0003_cy<5>
    SLICE_X32Y46.G4      net (fanout=2)        1.542   XLXI_21/Mcompar_nextState_cmp_eq0003_cy<5>
    SLICE_X32Y46.Y       Tilo                  0.759   N57
                                                       XLXI_21/nextState_mux0006<5>_SW2
    SLICE_X32Y46.F4      net (fanout=2)        0.042   N34
    SLICE_X32Y46.X       Tilo                  0.759   N57
                                                       XLXI_21/nextState_mux0006<2>11_SW6
    SLICE_X33Y47.F1      net (fanout=1)        0.971   N57
    SLICE_X33Y47.CLK     Tfck                  0.837   XLXI_21/nextState<4>
                                                       XLXI_21/nextState_mux0006<5>
                                                       XLXI_21/nextState_4
    -------------------------------------------------  ---------------------------
    Total                                      9.796ns (4.887ns logic, 4.909ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_21/inputNoteIndex_2 (FF)
  Destination:          XLXI_21/nextState_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.701ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_21/inputNoteIndex_2 to XLXI_21/nextState_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y40.XQ      Tcko                  0.591   XLXI_21/inputNoteIndex<2>
                                                       XLXI_21/inputNoteIndex_2
    SLICE_X35Y40.F1      net (fanout=7)        1.347   XLXI_21/inputNoteIndex<2>
    SLICE_X35Y40.X       Tilo                  0.704   XLXI_21/Mrom__varindex000012
                                                       XLXI_21/Mrom__varindex0000121
    SLICE_X43Y42.F4      net (fanout=4)        0.987   XLXI_21/Mrom__varindex000012
    SLICE_X43Y42.COUT    Topcyf                1.162   XLXI_21/Mcompar_nextState_cmp_eq0003_cy<5>
                                                       XLXI_21/Mcompar_nextState_cmp_eq0003_lut<4>1
                                                       XLXI_21/Mcompar_nextState_cmp_eq0003_cy<4>
                                                       XLXI_21/Mcompar_nextState_cmp_eq0003_cy<5>
    SLICE_X32Y46.G4      net (fanout=2)        1.542   XLXI_21/Mcompar_nextState_cmp_eq0003_cy<5>
    SLICE_X32Y46.Y       Tilo                  0.759   N57
                                                       XLXI_21/nextState_mux0006<5>_SW2
    SLICE_X32Y46.F4      net (fanout=2)        0.042   N34
    SLICE_X32Y46.X       Tilo                  0.759   N57
                                                       XLXI_21/nextState_mux0006<2>11_SW6
    SLICE_X33Y47.F1      net (fanout=1)        0.971   N57
    SLICE_X33Y47.CLK     Tfck                  0.837   XLXI_21/nextState<4>
                                                       XLXI_21/nextState_mux0006<5>
                                                       XLXI_21/nextState_4
    -------------------------------------------------  ---------------------------
    Total                                      9.701ns (4.812ns logic, 4.889ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_21/inputNoteIndex_1 (FF)
  Destination:          XLXI_21/nextState_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.657ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_21/inputNoteIndex_1 to XLXI_21/nextState_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y39.YQ      Tcko                  0.587   XLXI_21/inputNoteIndex<0>
                                                       XLXI_21/inputNoteIndex_1
    SLICE_X35Y40.F2      net (fanout=6)        1.212   XLXI_21/inputNoteIndex<1>
    SLICE_X35Y40.X       Tilo                  0.704   XLXI_21/Mrom__varindex000012
                                                       XLXI_21/Mrom__varindex0000121
    SLICE_X43Y40.G4      net (fanout=4)        1.007   XLXI_21/Mrom__varindex000012
    SLICE_X43Y40.COUT    Topcyg                1.001   XLXI_21/Mcompar_nextState_cmp_eq0003_cy<1>
                                                       XLXI_21/Mcompar_nextState_cmp_eq0003_lut<1>
                                                       XLXI_21/Mcompar_nextState_cmp_eq0003_cy<1>
    SLICE_X43Y41.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_eq0003_cy<1>
    SLICE_X43Y41.COUT    Tbyp                  0.118   XLXI_21/Mcompar_nextState_cmp_eq0003_cy<3>
                                                       XLXI_21/Mcompar_nextState_cmp_eq0003_cy<2>
                                                       XLXI_21/Mcompar_nextState_cmp_eq0003_cy<3>
    SLICE_X43Y42.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_eq0003_cy<3>
    SLICE_X43Y42.COUT    Tbyp                  0.118   XLXI_21/Mcompar_nextState_cmp_eq0003_cy<5>
                                                       XLXI_21/Mcompar_nextState_cmp_eq0003_cy<4>
                                                       XLXI_21/Mcompar_nextState_cmp_eq0003_cy<5>
    SLICE_X32Y46.G4      net (fanout=2)        1.542   XLXI_21/Mcompar_nextState_cmp_eq0003_cy<5>
    SLICE_X32Y46.Y       Tilo                  0.759   N57
                                                       XLXI_21/nextState_mux0006<5>_SW2
    SLICE_X32Y46.F4      net (fanout=2)        0.042   N34
    SLICE_X32Y46.X       Tilo                  0.759   N57
                                                       XLXI_21/nextState_mux0006<2>11_SW6
    SLICE_X33Y47.F1      net (fanout=1)        0.971   N57
    SLICE_X33Y47.CLK     Tfck                  0.837   XLXI_21/nextState<4>
                                                       XLXI_21/nextState_mux0006<5>
                                                       XLXI_21/nextState_4
    -------------------------------------------------  ---------------------------
    Total                                      9.657ns (4.883ns logic, 4.774ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_21/nextState_2 (SLICE_X29Y47.G4), 109 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_21/playedNoteIndex_1 (FF)
  Destination:          XLXI_21/nextState_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.617ns (Levels of Logic = 18)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_21/playedNoteIndex_1 to XLXI_21/nextState_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y39.YQ      Tcko                  0.587   XLXI_21/playedNoteIndex<0>
                                                       XLXI_21/playedNoteIndex_1
    SLICE_X18Y39.G1      net (fanout=4)        1.182   XLXI_21/playedNoteIndex<1>
    SLICE_X18Y39.COUT    Topcyg                1.131   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<1>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_lut<1>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<1>
    SLICE_X18Y40.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<1>
    SLICE_X18Y40.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<3>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<2>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<3>
    SLICE_X18Y41.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<3>
    SLICE_X18Y41.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<5>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<4>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<5>
    SLICE_X18Y42.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<5>
    SLICE_X18Y42.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<7>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<6>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<7>
    SLICE_X18Y43.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<7>
    SLICE_X18Y43.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<9>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<8>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<9>
    SLICE_X18Y44.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<9>
    SLICE_X18Y44.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<11>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<10>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<11>
    SLICE_X18Y45.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<11>
    SLICE_X18Y45.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<13>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<12>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<13>
    SLICE_X18Y46.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<13>
    SLICE_X18Y46.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<15>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<14>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<15>
    SLICE_X18Y47.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<15>
    SLICE_X18Y47.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<17>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<16>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<17>
    SLICE_X18Y48.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<17>
    SLICE_X18Y48.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<19>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<18>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<19>
    SLICE_X18Y49.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<19>
    SLICE_X18Y49.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<21>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<20>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<21>
    SLICE_X18Y50.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<21>
    SLICE_X18Y50.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<23>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<22>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<23>
    SLICE_X18Y51.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<23>
    SLICE_X18Y51.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<25>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<24>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<25>
    SLICE_X18Y52.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<25>
    SLICE_X18Y52.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<27>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<26>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<27>
    SLICE_X18Y53.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<27>
    SLICE_X18Y53.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<29>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<28>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<29>
    SLICE_X18Y54.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<29>
    SLICE_X18Y54.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<31>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<30>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<31>
    SLICE_X34Y46.F1      net (fanout=6)        2.553   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<31>
    SLICE_X34Y46.X       Tilo                  0.759   XLXI_21/nextState<5>
                                                       XLXI_21/nextState_and000176
    SLICE_X29Y47.G4      net (fanout=2)        0.618   XLXI_21/nextState_and0001
    SLICE_X29Y47.CLK     Tgck                  0.837   XLXI_21/nextState<2>
                                                       XLXI_21/nextState_mux0006<7>4011
                                                       XLXI_21/nextState_2
    -------------------------------------------------  ---------------------------
    Total                                      9.617ns (5.264ns logic, 4.353ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_21/playedNoteIndex_7 (FF)
  Destination:          XLXI_21/nextState_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.405ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_21/playedNoteIndex_7 to XLXI_21/nextState_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y42.YQ      Tcko                  0.587   XLXI_21/playedNoteIndex<6>
                                                       XLXI_21/playedNoteIndex_7
    SLICE_X18Y42.G1      net (fanout=4)        1.360   XLXI_21/playedNoteIndex<7>
    SLICE_X18Y42.COUT    Topcyg                1.131   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<7>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_lut<7>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<7>
    SLICE_X18Y43.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<7>
    SLICE_X18Y43.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<9>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<8>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<9>
    SLICE_X18Y44.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<9>
    SLICE_X18Y44.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<11>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<10>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<11>
    SLICE_X18Y45.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<11>
    SLICE_X18Y45.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<13>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<12>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<13>
    SLICE_X18Y46.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<13>
    SLICE_X18Y46.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<15>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<14>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<15>
    SLICE_X18Y47.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<15>
    SLICE_X18Y47.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<17>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<16>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<17>
    SLICE_X18Y48.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<17>
    SLICE_X18Y48.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<19>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<18>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<19>
    SLICE_X18Y49.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<19>
    SLICE_X18Y49.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<21>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<20>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<21>
    SLICE_X18Y50.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<21>
    SLICE_X18Y50.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<23>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<22>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<23>
    SLICE_X18Y51.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<23>
    SLICE_X18Y51.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<25>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<24>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<25>
    SLICE_X18Y52.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<25>
    SLICE_X18Y52.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<27>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<26>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<27>
    SLICE_X18Y53.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<27>
    SLICE_X18Y53.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<29>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<28>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<29>
    SLICE_X18Y54.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<29>
    SLICE_X18Y54.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<31>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<30>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<31>
    SLICE_X34Y46.F1      net (fanout=6)        2.553   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<31>
    SLICE_X34Y46.X       Tilo                  0.759   XLXI_21/nextState<5>
                                                       XLXI_21/nextState_and000176
    SLICE_X29Y47.G4      net (fanout=2)        0.618   XLXI_21/nextState_and0001
    SLICE_X29Y47.CLK     Tgck                  0.837   XLXI_21/nextState<2>
                                                       XLXI_21/nextState_mux0006<7>4011
                                                       XLXI_21/nextState_2
    -------------------------------------------------  ---------------------------
    Total                                      9.405ns (4.874ns logic, 4.531ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_21/inputNoteIndex_0 (FF)
  Destination:          XLXI_21/nextState_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.387ns (Levels of Logic = 18)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_21/inputNoteIndex_0 to XLXI_21/nextState_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y39.XQ      Tcko                  0.591   XLXI_21/inputNoteIndex<0>
                                                       XLXI_21/inputNoteIndex_0
    SLICE_X18Y39.F1      net (fanout=7)        0.917   XLXI_21/inputNoteIndex<0>
    SLICE_X18Y39.COUT    Topcyf                1.162   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<1>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_lut<0>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<0>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<1>
    SLICE_X18Y40.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<1>
    SLICE_X18Y40.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<3>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<2>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<3>
    SLICE_X18Y41.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<3>
    SLICE_X18Y41.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<5>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<4>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<5>
    SLICE_X18Y42.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<5>
    SLICE_X18Y42.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<7>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<6>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<7>
    SLICE_X18Y43.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<7>
    SLICE_X18Y43.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<9>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<8>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<9>
    SLICE_X18Y44.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<9>
    SLICE_X18Y44.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<11>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<10>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<11>
    SLICE_X18Y45.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<11>
    SLICE_X18Y45.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<13>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<12>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<13>
    SLICE_X18Y46.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<13>
    SLICE_X18Y46.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<15>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<14>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<15>
    SLICE_X18Y47.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<15>
    SLICE_X18Y47.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<17>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<16>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<17>
    SLICE_X18Y48.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<17>
    SLICE_X18Y48.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<19>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<18>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<19>
    SLICE_X18Y49.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<19>
    SLICE_X18Y49.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<21>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<20>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<21>
    SLICE_X18Y50.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<21>
    SLICE_X18Y50.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<23>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<22>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<23>
    SLICE_X18Y51.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<23>
    SLICE_X18Y51.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<25>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<24>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<25>
    SLICE_X18Y52.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<25>
    SLICE_X18Y52.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<27>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<26>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<27>
    SLICE_X18Y53.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<27>
    SLICE_X18Y53.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<29>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<28>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<29>
    SLICE_X18Y54.CIN     net (fanout=1)        0.000   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<29>
    SLICE_X18Y54.COUT    Tbyp                  0.130   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<31>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<30>
                                                       XLXI_21/Mcompar_nextState_cmp_lt0001_cy<31>
    SLICE_X34Y46.F1      net (fanout=6)        2.553   XLXI_21/Mcompar_nextState_cmp_lt0001_cy<31>
    SLICE_X34Y46.X       Tilo                  0.759   XLXI_21/nextState<5>
                                                       XLXI_21/nextState_and000176
    SLICE_X29Y47.G4      net (fanout=2)        0.618   XLXI_21/nextState_and0001
    SLICE_X29Y47.CLK     Tgck                  0.837   XLXI_21/nextState<2>
                                                       XLXI_21/nextState_mux0006<7>4011
                                                       XLXI_21/nextState_2
    -------------------------------------------------  ---------------------------
    Total                                      9.387ns (5.299ns logic, 4.088ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_21/state_3 (SLICE_X33Y46.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.941ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_21/nextState_3 (FF)
  Destination:          XLXI_21/state_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.940ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.123 - 0.124)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_21/nextState_3 to XLXI_21/state_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y46.YQ      Tcko                  0.470   XLXI_21/nextState<3>
                                                       XLXI_21/nextState_3
    SLICE_X33Y46.BX      net (fanout=1)        0.377   XLXI_21/nextState<3>
    SLICE_X33Y46.CLK     Tckdi       (-Th)    -0.093   XLXI_21/state<3>
                                                       XLXI_21/state_3
    -------------------------------------------------  ---------------------------
    Total                                      0.940ns (0.563ns logic, 0.377ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_21/state_0 (SLICE_X27Y49.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.987ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_21/nextState_0 (FF)
  Destination:          XLXI_21/state_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.987ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_21/nextState_0 to XLXI_21/state_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y48.XQ      Tcko                  0.473   XLXI_21/nextState<0>
                                                       XLXI_21/nextState_0
    SLICE_X27Y49.BY      net (fanout=1)        0.379   XLXI_21/nextState<0>
    SLICE_X27Y49.CLK     Tckdi       (-Th)    -0.135   XLXI_21/state<1>
                                                       XLXI_21/state_0
    -------------------------------------------------  ---------------------------
    Total                                      0.987ns (0.608ns logic, 0.379ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/ResStart/DInToggle_SR_1 (SLICE_X7Y3.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.992ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/ResStart/DInToggle (FF)
  Destination:          XLXI_1/ResStart/DInToggle_SR_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.976ns (Levels of Logic = 0)
  Clock Path Skew:      -0.016ns (0.050 - 0.066)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_1/ResStart/DInToggle to XLXI_1/ResStart/DInToggle_SR_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y3.YQ        Tcko                  0.470   XLXI_1/ResStart/DInToggle
                                                       XLXI_1/ResStart/DInToggle
    SLICE_X7Y3.BX        net (fanout=2)        0.413   XLXI_1/ResStart/DInToggle
    SLICE_X7Y3.CLK       Tckdi       (-Th)    -0.093   XLXI_1/ResStart/DInToggle_SR<1>
                                                       XLXI_1/ResStart/DInToggle_SR_1
    -------------------------------------------------  ---------------------------
    Total                                      0.976ns (0.563ns logic, 0.413ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: XLXI_21/noteIndex<0>/CLK
  Logical resource: XLXI_21/noteIndex_0/CK
  Location pin: SLICE_X16Y38.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: XLXI_21/noteIndex<0>/CLK
  Logical resource: XLXI_21/noteIndex_0/CK
  Location pin: SLICE_X16Y38.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: XLXI_21/noteIndex<0>/CLK
  Logical resource: XLXI_21/noteIndex_0/CK
  Location pin: SLICE_X16Y38.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50MHz      |    9.964|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15189 paths, 0 nets, and 1816 connections

Design statistics:
   Minimum period:   9.964ns{1}   (Maximum frequency: 100.361MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun May 26 13:37:34 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4528 MB



