
*** Running vivado
    with args -log embsys_PWM_Analyzer_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source embsys_PWM_Analyzer_0_0.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source embsys_PWM_Analyzer_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1002.012 ; gain = 118.105
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/EMBEDDED_DESIGN/PROJECT_1_DELIVERABLES/ece544w24_proj1_release_1_0/IP/ece544ip_w24'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: embsys_PWM_Analyzer_0_0
Command: synth_design -top embsys_PWM_Analyzer_0_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 56932
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [F:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1837.520 ; gain = 407.859
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'embsys_PWM_Analyzer_0_0' [e:/EMBEDDED_DESIGN/project_2/project_2.gen/sources_1/bd/embsys/ip/embsys_PWM_Analyzer_0_0/synth/embsys_PWM_Analyzer_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'PWM_Analyzer_v1_0' [e:/EMBEDDED_DESIGN/project_2/project_2.gen/sources_1/bd/embsys/ipshared/3593/hdl/PWM_Analyzer_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'PWM_Analyzer_v1_0_S00_AXI' [e:/EMBEDDED_DESIGN/project_2/project_2.gen/sources_1/bd/embsys/ipshared/3593/hdl/PWM_Analyzer_v1_0_S00_AXI.v:4]
INFO: [Synth 8-226] default block is never used [e:/EMBEDDED_DESIGN/project_2/project_2.gen/sources_1/bd/embsys/ipshared/3593/hdl/PWM_Analyzer_v1_0_S00_AXI.v:223]
INFO: [Synth 8-226] default block is never used [e:/EMBEDDED_DESIGN/project_2/project_2.gen/sources_1/bd/embsys/ipshared/3593/hdl/PWM_Analyzer_v1_0_S00_AXI.v:364]
INFO: [Synth 8-6157] synthesizing module 'pulseLength' [e:/EMBEDDED_DESIGN/project_2/project_2.gen/sources_1/bd/embsys/ipshared/3593/hdl/pulseLength.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pulseLength' (0#1) [e:/EMBEDDED_DESIGN/project_2/project_2.gen/sources_1/bd/embsys/ipshared/3593/hdl/pulseLength.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PWM_Analyzer_v1_0_S00_AXI' (0#1) [e:/EMBEDDED_DESIGN/project_2/project_2.gen/sources_1/bd/embsys/ipshared/3593/hdl/PWM_Analyzer_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'PWM_Analyzer_v1_0' (0#1) [e:/EMBEDDED_DESIGN/project_2/project_2.gen/sources_1/bd/embsys/ipshared/3593/hdl/PWM_Analyzer_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'embsys_PWM_Analyzer_0_0' (0#1) [e:/EMBEDDED_DESIGN/project_2/project_2.gen/sources_1/bd/embsys/ip/embsys_PWM_Analyzer_0_0/synth/embsys_PWM_Analyzer_0_0.v:53]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module PWM_Analyzer_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module PWM_Analyzer_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module PWM_Analyzer_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module PWM_Analyzer_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module PWM_Analyzer_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module PWM_Analyzer_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1931.965 ; gain = 502.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1931.965 ; gain = 502.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1931.965 ; gain = 502.305
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1931.965 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1989.723 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1989.723 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [F:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 1989.723 ; gain = 560.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 1989.723 ; gain = 560.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 1989.723 ; gain = 560.062
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'ps_reg' in module 'pulseLength'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                               00 |                               00
                   first |                               01 |                               01
                     low |                               10 |                               10
                    high |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ps_reg' using encoding 'sequential' in module 'pulseLength'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 1989.723 ; gain = 560.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   31 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               31 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 2     
	   4 Input   31 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module embsys_PWM_Analyzer_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module embsys_PWM_Analyzer_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module embsys_PWM_Analyzer_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module embsys_PWM_Analyzer_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module embsys_PWM_Analyzer_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module embsys_PWM_Analyzer_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:46 . Memory (MB): peak = 1989.723 ; gain = 560.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:57 . Memory (MB): peak = 1989.723 ; gain = 560.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:57 . Memory (MB): peak = 1989.723 ; gain = 560.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:57 . Memory (MB): peak = 1989.723 ; gain = 560.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:01:07 . Memory (MB): peak = 1989.723 ; gain = 560.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:01:07 . Memory (MB): peak = 1989.723 ; gain = 560.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:01:07 . Memory (MB): peak = 1989.723 ; gain = 560.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:01:07 . Memory (MB): peak = 1989.723 ; gain = 560.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:01:07 . Memory (MB): peak = 1989.723 ; gain = 560.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:01:07 . Memory (MB): peak = 1989.723 ; gain = 560.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    24|
|2     |LUT1   |     1|
|3     |LUT2   |    63|
|4     |LUT3   |    34|
|5     |LUT4   |    22|
|6     |LUT5   |     7|
|7     |LUT6   |    36|
|8     |FDRE   |   202|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:01:07 . Memory (MB): peak = 1989.723 ; gain = 560.062
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:01:00 . Memory (MB): peak = 1989.723 ; gain = 502.305
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:01:07 . Memory (MB): peak = 1989.723 ; gain = 560.062
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1989.723 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1989.723 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: c0cd1bba
INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:04 ; elapsed = 00:01:25 . Memory (MB): peak = 1989.723 ; gain = 954.312
INFO: [Common 17-1381] The checkpoint 'E:/EMBEDDED_DESIGN/project_2/project_2.runs/embsys_PWM_Analyzer_0_0_synth_1/embsys_PWM_Analyzer_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP embsys_PWM_Analyzer_0_0, cache-ID = ea696580872bd827
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/EMBEDDED_DESIGN/project_2/project_2.runs/embsys_PWM_Analyzer_0_0_synth_1/embsys_PWM_Analyzer_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file embsys_PWM_Analyzer_0_0_utilization_synth.rpt -pb embsys_PWM_Analyzer_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb  9 20:32:18 2024...
