// Seed: 3499814744
module module_0 #(
    parameter id_4 = 32'd82
) (
    output tri id_0,
    input tri id_1,
    output supply1 id_2
);
  wire [1 : -1] _id_4;
  wire [id_4 : -1] id_5;
  logic id_6;
  ;
  assign id_6 = 1;
  assign module_1.id_7 = 0;
  wire id_7;
  wire id_8;
  ;
  logic id_9;
endmodule
module module_1 #(
    parameter id_14 = 32'd25,
    parameter id_17 = 32'd97,
    parameter id_4  = 32'd83,
    parameter id_5  = 32'd12,
    parameter id_9  = 32'd27
) (
    output uwire id_0[id_5  .  id_4 : id_14],
    input tri0 id_1,
    input wire id_2,
    input uwire id_3,
    output uwire _id_4,
    output supply0 _id_5,
    input supply0 id_6,
    output supply0 id_7,
    input wor id_8,
    input tri _id_9,
    input supply1 id_10[id_9 : id_17],
    input tri0 id_11,
    input tri0 id_12,
    output uwire id_13,
    input wor _id_14,
    output wor id_15,
    input supply0 id_16,
    input supply0 _id_17,
    input wand id_18,
    input supply1 id_19,
    output supply1 id_20,
    output wor id_21
);
  assign id_0 = id_16;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_13
  );
endmodule
