# Fri Feb 19 01:22:38 2021


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: /usr/local/diamond/3.11_x64/synpbase
OS: CentOS Linux 7 (Core)
Hostname: b663e0c4e5c9

Implementation : A
Synopsys Lattice Technology Mapper, Version maplat2018q2p1, Build 055R, Built Apr  3 2019 09:24:52


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)

@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)


Available hyper_sources - for debug and ip models
	None Found

@W: FA239 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|ROM decode\.tload_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|ROM decode\.spush_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|ROM decode\.spopp_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|ROM decode\.rload_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|ROM decode\.reset_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|ROM decode\.aload_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|ROM decode\.addr_sel_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|ROM decode\.tload_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|Found ROM decode\.tload_1 (in view: work.ep32(behavioral)) with 29 words by 1 bit.
@W: FA239 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|ROM decode\.spush_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|Found ROM decode\.spush_1 (in view: work.ep32(behavioral)) with 29 words by 1 bit.
@W: FA239 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|ROM decode\.spopp_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|Found ROM decode\.spopp_1 (in view: work.ep32(behavioral)) with 29 words by 1 bit.
@W: FA239 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|ROM decode\.rload_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|Found ROM decode\.rload_1 (in view: work.ep32(behavioral)) with 29 words by 1 bit.
@W: FA239 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|ROM decode\.reset_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|Found ROM decode\.reset_1 (in view: work.ep32(behavioral)) with 29 words by 1 bit.
@W: FA239 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|ROM decode\.aload_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|Found ROM decode\.aload_1 (in view: work.ep32(behavioral)) with 29 words by 1 bit.
@W: FA239 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|ROM decode\.addr_sel_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":290:1:290:4|Found ROM decode\.addr_sel_1 (in view: work.ep32(behavioral)) with 29 words by 1 bit.

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 147MB)

@W: BN132 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd":226:2:226:3|Removing instance uDvi.U_conf.form_hsz[8] because it is equivalent to instance uDvi.U_conf.form_hsz[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd":226:2:226:3|Removing instance uDvi.U_conf.form_hsz[7] because it is equivalent to instance uDvi.U_conf.form_hsz[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd":226:2:226:3|Removing instance uDvi.U_conf.form_hsz[5] because it is equivalent to instance uDvi.U_conf.form_hsz[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd":226:2:226:3|Removing instance uDvi.U_conf.form_hsz[4] because it is equivalent to instance uDvi.U_conf.form_hsz[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd":226:2:226:3|Removing instance uDvi.U_conf.form_hsz[3] because it is equivalent to instance uDvi.U_conf.form_hsz[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd":226:2:226:3|Removing instance uDvi.U_conf.form_hsz[2] because it is equivalent to instance uDvi.U_conf.form_hsz[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd":226:2:226:3|Removing instance uDvi.U_conf.form_hsz[1] because it is equivalent to instance uDvi.U_conf.form_hsz[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd":226:2:226:3|Removing instance uDvi.U_conf.form_hsz[11] because it is equivalent to instance uDvi.U_conf.form_hsz[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Main.vhd":153:2:153:3|Removing instance uDvi.DviResH[2] because it is equivalent to instance uDvi.DviResH[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Main.vhd":153:2:153:3|Removing instance uDvi.DviResH[3] because it is equivalent to instance uDvi.DviResH[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Main.vhd":153:2:153:3|Removing instance uDvi.DviResH[4] because it is equivalent to instance uDvi.DviResH[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Main.vhd":153:2:153:3|Removing instance uDvi.DviResH[5] because it is equivalent to instance uDvi.DviResH[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Main.vhd":153:2:153:3|Removing instance uDvi.DviResH[7] because it is equivalent to instance uDvi.DviResH[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Main.vhd":153:2:153:3|Removing instance uDvi.DviResH[8] because it is equivalent to instance uDvi.DviResH[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Main.vhd":153:2:153:3|Removing instance uDvi.DviResH[11] because it is equivalent to instance uDvi.DviResH[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Main.vhd":153:2:153:3|Removing instance uDvi.DviResH[1] because it is equivalent to instance uDvi.DviResH[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/SeqBlk1204.vhd":97:2:97:3|Found counter in view:work.TestVideoTop(rtl) instance uSeq.lCnt32[31:0] 
@N: BN362 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd":226:2:226:3|Removing sequential instance uDvi.U_conf.form_hsz[10] (in view: work.TestVideoTop(rtl)) because it does not drive other instances.
@N: BN362 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd":226:2:226:3|Removing sequential instance uDvi.U_conf.form_hsz[9] (in view: work.TestVideoTop(rtl)) because it does not drive other instances.
@N: BN362 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd":226:2:226:3|Removing sequential instance uDvi.U_conf.form_hsz[6] (in view: work.TestVideoTop(rtl)) because it does not drive other instances.
@N: BN362 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd":226:2:226:3|Removing sequential instance uDvi.U_conf.form_hsz[0] (in view: work.TestVideoTop(rtl)) because it does not drive other instances.
@N: BN362 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Main.vhd":153:2:153:3|Removing sequential instance uDvi.DviResH[10] (in view: work.TestVideoTop(rtl)) because it does not drive other instances.
@N: BN362 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Main.vhd":153:2:153:3|Removing sequential instance uDvi.DviResH[9] (in view: work.TestVideoTop(rtl)) because it does not drive other instances.
@N: BN362 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Main.vhd":153:2:153:3|Removing sequential instance uDvi.DviResH[6] (in view: work.TestVideoTop(rtl)) because it does not drive other instances.
@N: BN362 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Dvi410/Dvi410Main.vhd":153:2:153:3|Removing sequential instance uDvi.DviResH[0] (in view: work.TestVideoTop(rtl)) because it does not drive other instances.
@N: MF135 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|RAM sync\.r_stack[32:0] (in view: work.ep32(behavioral)) is 32 words by 33 bits.
@N: MF135 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|RAM sync\.s_stack[32:0] (in view: work.ep32(behavioral)) is 32 words by 33 bits.
@N: MO231 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Found counter in view:work.ep32(behavioral) instance r[32:0] 
@W: BN132 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/I2cMasterCommands.vhd":273:0:273:1|Removing instance uMaster.DeviceIdR[6] because it is equivalent to instance uMaster.DeviceIdR[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/I2cMasterCommands.vhd":273:0:273:1|Removing instance uMaster.DeviceIdR[5] because it is equivalent to instance uMaster.DeviceIdR[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/I2cMasterCommands.vhd":273:0:273:1|Removing instance uMaster.DeviceIdR[7] because it is equivalent to instance uMaster.DeviceIdR[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/I2cMasterCommands.vhd":273:0:273:1|Removing instance uMaster.DeviceIdR[3] because it is equivalent to instance uMaster.DeviceIdR[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/I2cMasterCommands.vhd":273:0:273:1|Removing instance uMaster.DeviceIdR[2] because it is equivalent to instance uMaster.DeviceIdR[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/I2cMasterCommands.vhd":183:58:183:72|Found 8 by 8 bit equality operator ('==') pLowLevelFSM\.un73_state (in view: work.I2cMasterCommands(rtl))
@N: BN362 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/I2cMasterCommands.vhd":273:0:273:1|Removing sequential instance DeviceIdR[1] (in view: work.I2cMasterCommands(rtl)) because it does not drive other instances.
@N: MF794 |RAM sync\.r_stack[32:0] required 32 registers during mapping 
@N: MF794 |RAM sync\.s_stack[32:0] required 32 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 149MB peak: 151MB)


Finished factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 157MB peak: 158MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 156MB peak: 165MB)

@N: FA113 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":456:2:456:3|Pipelining module un1_rp1[4:0]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Pushed in register rp1[4:0].
@N: FA113 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":456:2:456:3|Pipelining module un1_sp1[4:0]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Pushed in register sp1[4:0].

Starting Early Timing Optimization (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 160MB peak: 165MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 162MB peak: 165MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 161MB peak: 165MB)

@N: BN362 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/Forth.vhd":156:2:156:3|Removing sequential instance uForth.ItVec (in view: work.TestVideoTop(rtl)) because it does not drive other instances.
@N: BN362 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":241:2:241:3|Removing sequential instance uForth.cpu1.intset (in view: work.TestVideoTop(rtl)) because it does not drive other instances.
@N: BN362 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Removing sequential instance uForth.cpu1.inten (in view: work.TestVideoTop(rtl)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 159MB peak: 165MB)


Finished technology mapping (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:29s; Memory used current: 203MB peak: 205MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:30s		   -11.31ns		1482 /       569
   2		0h:00m:30s		   -11.31ns		1467 /       569
@N: FX271 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Replicating instance uForth.cpu1.slot[1] (in view: work.TestVideoTop(rtl)) with 15 loads 1 time to improve timing.
@N: FX271 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Replicating instance uForth.cpu1.slot[0] (in view: work.TestVideoTop(rtl)) with 17 loads 1 time to improve timing.
@N: FX271 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd":423:0:423:5|Replicating instance uForth.system_data_o_0[7] (in view: work.TestVideoTop(rtl)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd":423:0:423:5|Replicating instance uForth.system_data_o_0[2] (in view: work.TestVideoTop(rtl)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd":423:0:423:5|Replicating instance uForth.system_data_o_0[5] (in view: work.TestVideoTop(rtl)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd":423:0:423:5|Replicating instance uForth.system_data_o_0[3] (in view: work.TestVideoTop(rtl)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd":423:0:423:5|Replicating instance uForth.system_data_o_0[0] (in view: work.TestVideoTop(rtl)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd":423:0:423:5|Replicating instance uForth.g0_14 (in view: work.TestVideoTop(rtl)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd":423:0:423:5|Replicating instance uForth.g0_13 (in view: work.TestVideoTop(rtl)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd":423:0:423:5|Replicating instance uForth.g0_6 (in view: work.TestVideoTop(rtl)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 10 LUTs via timing driven replication

   3		0h:00m:35s		    -9.82ns		1492 /       571
   4		0h:00m:35s		    -9.53ns		1495 /       571
   5		0h:00m:35s		    -9.64ns		1496 /       571
   6		0h:00m:35s		    -9.66ns		1497 /       571
   7		0h:00m:35s		    -9.53ns		1498 /       571
   8		0h:00m:35s		    -9.71ns		1498 /       571


   9		0h:00m:36s		    -6.79ns		1528 /       571
  10		0h:00m:36s		    -6.56ns		1530 /       571
  11		0h:00m:37s		    -7.02ns		1533 /       571
  12		0h:00m:37s		    -6.96ns		1534 /       571
  13		0h:00m:37s		    -6.82ns		1535 /       571
  14		0h:00m:37s		    -6.72ns		1536 /       571

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:38s; CPU Time elapsed 0h:00m:37s; Memory used current: 204MB peak: 205MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: FO126 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Generating RAM uForth.cpu1.sync\.r_stack[32:0]
@N: FO126 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd":455:3:455:4|Generating RAM uForth.cpu1.sync\.s_stack[32:0]
@A: BN291 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/I2CMasterDevice.vhd":150:0:150:1|Boundary register uMaster.uDevice.lScl.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished restoring hierarchy (Real Time elapsed 0h:00m:39s; CPU Time elapsed 0h:00m:39s; Memory used current: 205MB peak: 206MB)


Start Writing Netlists (Real Time elapsed 0h:00m:40s; CPU Time elapsed 0h:00m:39s; Memory used current: 167MB peak: 206MB)

Writing Analyst data base /home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/Diamond1.4/A/synwork/Ext10GenDvi_A_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:41s; CPU Time elapsed 0h:00m:40s; Memory used current: 205MB peak: 207MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: /home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/Diamond1.4/A/Ext10GenDvi_A.edi
N-2018.03L-SP1-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:42s; CPU Time elapsed 0h:00m:41s; Memory used current: 209MB peak: 212MB)


Start final timing analysis (Real Time elapsed 0h:00m:43s; CPU Time elapsed 0h:00m:42s; Memory used current: 206MB peak: 212MB)

@W: MT246 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/TestVideoTop.vhd":509:0:509:9|Blackbox pmi_fifo_work_testvideotop_rtl_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/I2cMasterCommands.vhd":194:0:194:9|Blackbox pmi_fifo_work_testvideotop_rtl_1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/VHDL/Forth120719/VHDL/Forth.vhd":229:0:229:8|Blackbox pmi_ram_dq_work_testvideotop_rtl_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/IpxLpc/Pll125to100x50.vhd":68:4:68:12|Blackbox EHXPLLF is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock Pll125to100x50|CLKOK_inferred_clock with period 5.00ns. Please declare a user-defined clock on net uPll.Clk50.


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 19 01:23:22 2021
#


Top view:               TestVideoTop
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -8.700

                                        Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                          Frequency     Frequency     Period        Period        Slack      Type         Group              
-------------------------------------------------------------------------------------------------------------------------------------------
Pll125to100x50|CLKOK_inferred_clock     200.0 MHz     73.0 MHz      5.000         13.700        -8.700     inferred     Inferred_clkgroup_0
System                                  200.0 MHz     431.6 MHz     5.000         2.317         2.683      system       system_clkgroup    
===========================================================================================================================================





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
System                               System                               |  5.000       2.683   |  No paths    -      |  No paths    -      |  No paths    -    
System                               Pll125to100x50|CLKOK_inferred_clock  |  5.000       1.148   |  No paths    -      |  No paths    -      |  No paths    -    
Pll125to100x50|CLKOK_inferred_clock  System                               |  5.000       -7.344  |  No paths    -      |  No paths    -      |  No paths    -    
Pll125to100x50|CLKOK_inferred_clock  Pll125to100x50|CLKOK_inferred_clock  |  5.000       -8.700  |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Pll125to100x50|CLKOK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                                     Arrival           
Instance                     Reference                               Type        Pin     Net              Time        Slack 
                             Clock                                                                                          
----------------------------------------------------------------------------------------------------------------------------
uForth.cpu1.slot_fast[0]     Pll125to100x50|CLKOK_inferred_clock     FD1S3IX     Q       slot_fast[0]     1.241       -8.700
uForth.cpu1.slot[1]          Pll125to100x50|CLKOK_inferred_clock     FD1S3IX     Q       slot[1]          1.318       -8.642
uForth.cpu1.sp[4]            Pll125to100x50|CLKOK_inferred_clock     FD1S3IX     Q       sp[4]            1.421       -8.566
uForth.cpu1.sp[2]            Pll125to100x50|CLKOK_inferred_clock     FD1S3IX     Q       sp[2]            1.402       -8.547
uForth.cpu1.i[12]            Pll125to100x50|CLKOK_inferred_clock     FD1P3IX     Q       i[12]            1.069       -8.527
uForth.cpu1.i[18]            Pll125to100x50|CLKOK_inferred_clock     FD1P3IX     Q       i[18]            1.069       -8.527
uForth.cpu1.sp[0]            Pll125to100x50|CLKOK_inferred_clock     FD1S3IX     Q       sp[0]            1.379       -8.524
uForth.cpu1.sp[1]            Pll125to100x50|CLKOK_inferred_clock     FD1S3IX     Q       sp[1]            1.413       -8.481
uForth.cpu1.sp[3]            Pll125to100x50|CLKOK_inferred_clock     FD1S3IX     Q       sp[3]            1.410       -8.479
uForth.cpu1.i[24]            Pll125to100x50|CLKOK_inferred_clock     FD1P3IX     Q       i[24]            0.982       -8.440
============================================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                          Required           
Instance              Reference                               Type        Pin     Net                   Time         Slack 
                      Clock                                                                                                
---------------------------------------------------------------------------------------------------------------------------
uForth.cpu1.t[3]      Pll125to100x50|CLKOK_inferred_clock     FD1P3IX     D       t_in[3]               4.954        -8.700
uForth.cpu1.t[30]     Pll125to100x50|CLKOK_inferred_clock     FD1P3IX     D       t_in[30]              5.597        -8.642
uForth.cpu1.i[9]      Pll125to100x50|CLKOK_inferred_clock     FD1P3IX     D       system_data_o[9]      4.954        -8.640
uForth.cpu1.i[14]     Pll125to100x50|CLKOK_inferred_clock     FD1P3IX     D       system_data_o[14]     4.954        -8.640
uForth.cpu1.i[17]     Pll125to100x50|CLKOK_inferred_clock     FD1P3IX     D       system_data_o[17]     4.954        -8.640
uForth.cpu1.i[18]     Pll125to100x50|CLKOK_inferred_clock     FD1P3IX     D       system_data_o[18]     4.954        -8.640
uForth.cpu1.i[19]     Pll125to100x50|CLKOK_inferred_clock     FD1P3IX     D       system_data_o[19]     4.954        -8.640
uForth.cpu1.i[20]     Pll125to100x50|CLKOK_inferred_clock     FD1P3IX     D       system_data_o[20]     4.954        -8.640
uForth.cpu1.i[21]     Pll125to100x50|CLKOK_inferred_clock     FD1P3IX     D       system_data_o[21]     4.954        -8.640
uForth.cpu1.i[22]     Pll125to100x50|CLKOK_inferred_clock     FD1P3IX     D       system_data_o[22]     4.954        -8.640
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.954

    - Propagation time:                      13.653
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -8.700

    Number of logic level(s):                12
    Starting point:                          uForth.cpu1.slot_fast[0] / Q
    Ending point:                            uForth.cpu1.t[3] / D
    The start point is clocked by            Pll125to100x50|CLKOK_inferred_clock [rising] on pin CK
    The end   point is clocked by            Pll125to100x50|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
uForth.cpu1.slot_fast[0]              FD1S3IX      Q        Out     1.241     1.241       -         
slot_fast[0]                          Net          -        -       -         -           6         
uForth.cpu1.i_RNICK5U[12]             ORCALUT4     C        In      0.000     1.241       -         
uForth.cpu1.i_RNICK5U[12]             ORCALUT4     Z        Out     0.923     2.165       -         
i_RNICK5U[12]                         Net          -        -       -         -           1         
uForth.cpu1.slot_fast_RNI9JQQ1[1]     PFUMX        ALUT     In      0.000     2.165       -         
uForth.cpu1.slot_fast_RNI9JQQ1[1]     PFUMX        Z        Out     0.475     2.639       -         
N_921                                 Net          -        -       -         -           10        
uForth.cpu1.code_5[0]                 ORCALUT4     B        In      0.000     2.639       -         
uForth.cpu1.code_5[0]                 ORCALUT4     Z        Out     3.491     6.131       -         
code[0]                               Net          -        -       -         -           159       
uForth.un10_peekdat_4_sx              ORCALUT4     C        In      0.000     6.131       -         
uForth.un10_peekdat_4_sx              ORCALUT4     Z        Out     0.923     7.054       -         
un10_peekdat_4_sx                     Net          -        -       -         -           1         
uForth.un10_peekdat_4                 ORCALUT4     D        In      0.000     7.054       -         
uForth.un10_peekdat_4                 ORCALUT4     Z        Out     1.202     8.256       -         
un1_peekdat_4                         Net          -        -       -         -           7         
uForth.pSetReg\.un15_ppwe_0_a3        ORCALUT4     D        In      0.000     8.256       -         
uForth.pSetReg\.un15_ppwe_0_a3        ORCALUT4     Z        Out     1.591     9.847       -         
un15_ppwe                             Net          -        -       -         -           60        
uForth.PeekDat_0_iv_0_1[3]            ORCALUT4     C        In      0.000     9.847       -         
uForth.PeekDat_0_iv_0_1[3]            ORCALUT4     Z        Out     0.923     10.771      -         
PeekDat_0_iv_0_1[3]                   Net          -        -       -         -           1         
uForth.un1_cpu_data_o_bm[3]           ORCALUT4     C        In      0.000     10.771      -         
uForth.un1_cpu_data_o_bm[3]           ORCALUT4     Z        Out     0.923     11.694      -         
un1_cpu_data_o_bm[3]                  Net          -        -       -         -           1         
uForth.un1_cpu_data_o[3]              PFUMX        ALUT     In      0.000     11.694      -         
uForth.un1_cpu_data_o[3]              PFUMX        Z        Out     0.470     12.164      -         
un1_cpu_data_o[3]                     Net          -        -       -         -           9         
uForth.cpu1.t_in_11_bm[3]             ORCALUT4     A        In      0.000     12.164      -         
uForth.cpu1.t_in_11_bm[3]             ORCALUT4     Z        Out     0.923     13.088      -         
t_in_11_bm[3]                         Net          -        -       -         -           1         
uForth.cpu1.t_in_11[3]                PFUMX        ALUT     In      0.000     13.088      -         
uForth.cpu1.t_in_11[3]                PFUMX        Z        Out     0.163     13.250      -         
N_707                                 Net          -        -       -         -           1         
uForth.cpu1.t_in[3]                   ORCALUT4     A        In      0.000     13.250      -         
uForth.cpu1.t_in[3]                   ORCALUT4     Z        Out     0.403     13.653      -         
t_in[3]                               Net          -        -       -         -           1         
uForth.cpu1.t[3]                      FD1P3IX      D        In      0.000     13.653      -         
====================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.954

    - Propagation time:                      13.653
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -8.700

    Number of logic level(s):                12
    Starting point:                          uForth.cpu1.slot_fast[0] / Q
    Ending point:                            uForth.cpu1.t[3] / D
    The start point is clocked by            Pll125to100x50|CLKOK_inferred_clock [rising] on pin CK
    The end   point is clocked by            Pll125to100x50|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
uForth.cpu1.slot_fast[0]              FD1S3IX      Q        Out     1.241     1.241       -         
slot_fast[0]                          Net          -        -       -         -           6         
uForth.cpu1.i_RNIO6KJ[24]             ORCALUT4     B        In      0.000     1.241       -         
uForth.cpu1.i_RNIO6KJ[24]             ORCALUT4     Z        Out     0.923     2.165       -         
i_RNIO6KJ[24]                         Net          -        -       -         -           1         
uForth.cpu1.slot_fast_RNI9JQQ1[1]     PFUMX        BLUT     In      0.000     2.165       -         
uForth.cpu1.slot_fast_RNI9JQQ1[1]     PFUMX        Z        Out     0.475     2.639       -         
N_921                                 Net          -        -       -         -           10        
uForth.cpu1.code_5[0]                 ORCALUT4     B        In      0.000     2.639       -         
uForth.cpu1.code_5[0]                 ORCALUT4     Z        Out     3.491     6.131       -         
code[0]                               Net          -        -       -         -           159       
uForth.un10_peekdat_4_sx              ORCALUT4     C        In      0.000     6.131       -         
uForth.un10_peekdat_4_sx              ORCALUT4     Z        Out     0.923     7.054       -         
un10_peekdat_4_sx                     Net          -        -       -         -           1         
uForth.un10_peekdat_4                 ORCALUT4     D        In      0.000     7.054       -         
uForth.un10_peekdat_4                 ORCALUT4     Z        Out     1.202     8.256       -         
un1_peekdat_4                         Net          -        -       -         -           7         
uForth.pSetReg\.un15_ppwe_0_a3        ORCALUT4     D        In      0.000     8.256       -         
uForth.pSetReg\.un15_ppwe_0_a3        ORCALUT4     Z        Out     1.591     9.847       -         
un15_ppwe                             Net          -        -       -         -           60        
uForth.PeekDat_0_iv_0_1[3]            ORCALUT4     C        In      0.000     9.847       -         
uForth.PeekDat_0_iv_0_1[3]            ORCALUT4     Z        Out     0.923     10.771      -         
PeekDat_0_iv_0_1[3]                   Net          -        -       -         -           1         
uForth.un1_cpu_data_o_bm[3]           ORCALUT4     C        In      0.000     10.771      -         
uForth.un1_cpu_data_o_bm[3]           ORCALUT4     Z        Out     0.923     11.694      -         
un1_cpu_data_o_bm[3]                  Net          -        -       -         -           1         
uForth.un1_cpu_data_o[3]              PFUMX        ALUT     In      0.000     11.694      -         
uForth.un1_cpu_data_o[3]              PFUMX        Z        Out     0.470     12.164      -         
un1_cpu_data_o[3]                     Net          -        -       -         -           9         
uForth.cpu1.t_in_11_bm[3]             ORCALUT4     A        In      0.000     12.164      -         
uForth.cpu1.t_in_11_bm[3]             ORCALUT4     Z        Out     0.923     13.088      -         
t_in_11_bm[3]                         Net          -        -       -         -           1         
uForth.cpu1.t_in_11[3]                PFUMX        ALUT     In      0.000     13.088      -         
uForth.cpu1.t_in_11[3]                PFUMX        Z        Out     0.163     13.250      -         
N_707                                 Net          -        -       -         -           1         
uForth.cpu1.t_in[3]                   ORCALUT4     A        In      0.000     13.250      -         
uForth.cpu1.t_in[3]                   ORCALUT4     Z        Out     0.403     13.653      -         
t_in[3]                               Net          -        -       -         -           1         
uForth.cpu1.t[3]                      FD1P3IX      D        In      0.000     13.653      -         
====================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            -0.597
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.597

    - Propagation time:                      14.239
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -8.642

    Number of logic level(s):                14
    Starting point:                          uForth.cpu1.slot[1] / Q
    Ending point:                            uForth.cpu1.t[30] / D
    The start point is clocked by            Pll125to100x50|CLKOK_inferred_clock [rising] on pin CK
    The end   point is clocked by            Pll125to100x50|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
uForth.cpu1.slot[1]                         FD1S3IX      Q        Out     1.318     1.318       -         
slot[1]                                     Net          -        -       -         -           13        
uForth.cpu1.code_2[5]                       ORCALUT4     C        In      0.000     1.318       -         
uForth.cpu1.code_2[5]                       ORCALUT4     Z        Out     0.923     2.242       -         
N_920                                       Net          -        -       -         -           1         
uForth.cpu1.code_3[5]                       ORCALUT4     A        In      0.000     2.242       -         
uForth.cpu1.code_3[5]                       ORCALUT4     Z        Out     0.923     3.165       -         
N_926                                       Net          -        -       -         -           1         
uForth.cpu1.code_5[5]                       PFUMX        BLUT     In      0.000     3.165       -         
uForth.cpu1.code_5[5]                       PFUMX        Z        Out     0.555     3.720       -         
code[5]                                     Net          -        -       -         -           25        
uForth.cpu1.decode\.addr_sel_1_0dflt_sx     ORCALUT4     C        In      0.000     3.720       -         
uForth.cpu1.decode\.addr_sel_1_0dflt_sx     ORCALUT4     Z        Out     1.135     4.855       -         
addr_sel_1_0dflt_sx                         Net          -        -       -         -           4         
uForth.cpu1.decode\.addr_sel_1_0dflt        ORCALUT4     C        In      0.000     4.855       -         
uForth.cpu1.decode\.addr_sel_1_0dflt        ORCALUT4     Z        Out     1.331     6.187       -         
addr_sel_1                                  Net          -        -       -         -           29        
uForth.cpu1.addr[3]                         ORCALUT4     B        In      0.000     6.187       -         
uForth.cpu1.addr[3]                         ORCALUT4     Z        Out     1.288     7.475       -         
PpAdd[3]                                    Net          -        -       -         -           19        
uForth.un10_peekdat_0_a2_0                  ORCALUT4     A        In      0.000     7.475       -         
uForth.un10_peekdat_0_a2_0                  ORCALUT4     Z        Out     1.293     8.768       -         
N_172                                       Net          -        -       -         -           20        
uForth.PeekDat_0_iv_0_o3_0_x[2]             ORCALUT4     A        In      0.000     8.768       -         
uForth.PeekDat_0_iv_0_o3_0_x[2]             ORCALUT4     Z        Out     0.923     9.691       -         
PeekDat_0_iv_0_o3_0_x[2]                    Net          -        -       -         -           1         
uForth.un1_cpu_data_o_m0_i_o4_sx[11]        ORCALUT4     B        In      0.000     9.691       -         
uForth.un1_cpu_data_o_m0_i_o4_sx[11]        ORCALUT4     Z        Out     0.923     10.615      -         
un1_cpu_data_o_m0_i_o4_sx[11]               Net          -        -       -         -           1         
uForth.un1_cpu_data_o_m0_i_o4[11]           ORCALUT4     C        In      0.000     10.615      -         
uForth.un1_cpu_data_o_m0_i_o4[11]           ORCALUT4     Z        Out     1.240     11.855      -         
N_20                                        Net          -        -       -         -           11        
uForth.un1_cpu_data_o_bm[30]                ORCALUT4     B        In      0.000     11.855      -         
uForth.un1_cpu_data_o_bm[30]                ORCALUT4     Z        Out     0.923     12.779      -         
un1_cpu_data_o_bm[30]                       Net          -        -       -         -           1         
uForth.un1_cpu_data_o[30]                   PFUMX        ALUT     In      0.000     12.779      -         
uForth.un1_cpu_data_o[30]                   PFUMX        Z        Out     0.374     13.153      -         
un1_cpu_data_o_m2[30]                       Net          -        -       -         -           4         
uForth.cpu1.t_in_bm[30]                     ORCALUT4     C        In      0.000     13.153      -         
uForth.cpu1.t_in_bm[30]                     ORCALUT4     Z        Out     0.923     14.076      -         
t_in_bm[30]                                 Net          -        -       -         -           1         
uForth.cpu1.t_in[30]                        PFUMX        ALUT     In      0.000     14.076      -         
uForth.cpu1.t_in[30]                        PFUMX        Z        Out     0.163     14.239      -         
t_in[30]                                    Net          -        -       -         -           1         
uForth.cpu1.t[30]                           FD1P3IX      D        In      0.000     14.239      -         
==========================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.954

    - Propagation time:                      13.594
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -8.640

    Number of logic level(s):                13
    Starting point:                          uForth.cpu1.slot[1] / Q
    Ending point:                            uForth.cpu1.i[9] / D
    The start point is clocked by            Pll125to100x50|CLKOK_inferred_clock [rising] on pin CK
    The end   point is clocked by            Pll125to100x50|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
uForth.cpu1.slot[1]                         FD1S3IX      Q        Out     1.318     1.318       -         
slot[1]                                     Net          -        -       -         -           13        
uForth.cpu1.code_2[5]                       ORCALUT4     C        In      0.000     1.318       -         
uForth.cpu1.code_2[5]                       ORCALUT4     Z        Out     0.923     2.242       -         
N_920                                       Net          -        -       -         -           1         
uForth.cpu1.code_3[5]                       ORCALUT4     A        In      0.000     2.242       -         
uForth.cpu1.code_3[5]                       ORCALUT4     Z        Out     0.923     3.165       -         
N_926                                       Net          -        -       -         -           1         
uForth.cpu1.code_5[5]                       PFUMX        BLUT     In      0.000     3.165       -         
uForth.cpu1.code_5[5]                       PFUMX        Z        Out     0.555     3.720       -         
code[5]                                     Net          -        -       -         -           25        
uForth.cpu1.decode\.addr_sel_1_0dflt_sx     ORCALUT4     C        In      0.000     3.720       -         
uForth.cpu1.decode\.addr_sel_1_0dflt_sx     ORCALUT4     Z        Out     1.135     4.855       -         
addr_sel_1_0dflt_sx                         Net          -        -       -         -           4         
uForth.cpu1.decode\.addr_sel_1_0dflt        ORCALUT4     C        In      0.000     4.855       -         
uForth.cpu1.decode\.addr_sel_1_0dflt        ORCALUT4     Z        Out     1.331     6.187       -         
addr_sel_1                                  Net          -        -       -         -           29        
uForth.cpu1.addr[3]                         ORCALUT4     B        In      0.000     6.187       -         
uForth.cpu1.addr[3]                         ORCALUT4     Z        Out     1.288     7.475       -         
PpAdd[3]                                    Net          -        -       -         -           19        
uForth.un10_peekdat_0_a2_0                  ORCALUT4     A        In      0.000     7.475       -         
uForth.un10_peekdat_0_a2_0                  ORCALUT4     Z        Out     1.293     8.768       -         
N_172                                       Net          -        -       -         -           20        
uForth.PeekDat_0_iv_0_o3_0_x[2]             ORCALUT4     A        In      0.000     8.768       -         
uForth.PeekDat_0_iv_0_o3_0_x[2]             ORCALUT4     Z        Out     0.923     9.691       -         
PeekDat_0_iv_0_o3_0_x[2]                    Net          -        -       -         -           1         
uForth.un1_cpu_data_o_m0_i_o4_sx[11]        ORCALUT4     B        In      0.000     9.691       -         
uForth.un1_cpu_data_o_m0_i_o4_sx[11]        ORCALUT4     Z        Out     0.923     10.615      -         
un1_cpu_data_o_m0_i_o4_sx[11]               Net          -        -       -         -           1         
uForth.un1_cpu_data_o_m0_i_o4[11]           ORCALUT4     C        In      0.000     10.615      -         
uForth.un1_cpu_data_o_m0_i_o4[11]           ORCALUT4     Z        Out     1.240     11.855      -         
N_20                                        Net          -        -       -         -           11        
uForth.un1_cpu_data_o_bm[9]                 ORCALUT4     B        In      0.000     11.855      -         
uForth.un1_cpu_data_o_bm[9]                 ORCALUT4     Z        Out     0.923     12.779      -         
un1_cpu_data_o_bm[9]                        Net          -        -       -         -           1         
uForth.un1_cpu_data_o[9]                    PFUMX        ALUT     In      0.000     12.779      -         
uForth.un1_cpu_data_o[9]                    PFUMX        Z        Out     0.412     13.191      -         
un1_cpu_data_o_m2[9]                        Net          -        -       -         -           5         
uForth.cpu1.i_RNO[9]                        ORCALUT4     A        In      0.000     13.191      -         
uForth.cpu1.i_RNO[9]                        ORCALUT4     Z        Out     0.403     13.594      -         
system_data_o[9]                            Net          -        -       -         -           1         
uForth.cpu1.i[9]                            FD1P3IX      D        In      0.000     13.594      -         
==========================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.954

    - Propagation time:                      13.594
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -8.640

    Number of logic level(s):                13
    Starting point:                          uForth.cpu1.slot[1] / Q
    Ending point:                            uForth.cpu1.i[23] / D
    The start point is clocked by            Pll125to100x50|CLKOK_inferred_clock [rising] on pin CK
    The end   point is clocked by            Pll125to100x50|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
uForth.cpu1.slot[1]                         FD1S3IX      Q        Out     1.318     1.318       -         
slot[1]                                     Net          -        -       -         -           13        
uForth.cpu1.code_2[5]                       ORCALUT4     C        In      0.000     1.318       -         
uForth.cpu1.code_2[5]                       ORCALUT4     Z        Out     0.923     2.242       -         
N_920                                       Net          -        -       -         -           1         
uForth.cpu1.code_3[5]                       ORCALUT4     A        In      0.000     2.242       -         
uForth.cpu1.code_3[5]                       ORCALUT4     Z        Out     0.923     3.165       -         
N_926                                       Net          -        -       -         -           1         
uForth.cpu1.code_5[5]                       PFUMX        BLUT     In      0.000     3.165       -         
uForth.cpu1.code_5[5]                       PFUMX        Z        Out     0.555     3.720       -         
code[5]                                     Net          -        -       -         -           25        
uForth.cpu1.decode\.addr_sel_1_0dflt_sx     ORCALUT4     C        In      0.000     3.720       -         
uForth.cpu1.decode\.addr_sel_1_0dflt_sx     ORCALUT4     Z        Out     1.135     4.855       -         
addr_sel_1_0dflt_sx                         Net          -        -       -         -           4         
uForth.cpu1.decode\.addr_sel_1_0dflt        ORCALUT4     C        In      0.000     4.855       -         
uForth.cpu1.decode\.addr_sel_1_0dflt        ORCALUT4     Z        Out     1.331     6.187       -         
addr_sel_1                                  Net          -        -       -         -           29        
uForth.cpu1.addr[3]                         ORCALUT4     B        In      0.000     6.187       -         
uForth.cpu1.addr[3]                         ORCALUT4     Z        Out     1.288     7.475       -         
PpAdd[3]                                    Net          -        -       -         -           19        
uForth.un10_peekdat_0_a2_0                  ORCALUT4     A        In      0.000     7.475       -         
uForth.un10_peekdat_0_a2_0                  ORCALUT4     Z        Out     1.293     8.768       -         
N_172                                       Net          -        -       -         -           20        
uForth.PeekDat_0_iv_0_o3_0_x[2]             ORCALUT4     A        In      0.000     8.768       -         
uForth.PeekDat_0_iv_0_o3_0_x[2]             ORCALUT4     Z        Out     0.923     9.691       -         
PeekDat_0_iv_0_o3_0_x[2]                    Net          -        -       -         -           1         
uForth.un1_cpu_data_o_m0_i_o4_sx[11]        ORCALUT4     B        In      0.000     9.691       -         
uForth.un1_cpu_data_o_m0_i_o4_sx[11]        ORCALUT4     Z        Out     0.923     10.615      -         
un1_cpu_data_o_m0_i_o4_sx[11]               Net          -        -       -         -           1         
uForth.un1_cpu_data_o_m0_i_o4[11]           ORCALUT4     C        In      0.000     10.615      -         
uForth.un1_cpu_data_o_m0_i_o4[11]           ORCALUT4     Z        Out     1.240     11.855      -         
N_20                                        Net          -        -       -         -           11        
uForth.un1_cpu_data_o_bm[23]                ORCALUT4     B        In      0.000     11.855      -         
uForth.un1_cpu_data_o_bm[23]                ORCALUT4     Z        Out     0.923     12.779      -         
un1_cpu_data_o_bm[23]                       Net          -        -       -         -           1         
uForth.un1_cpu_data_o[23]                   PFUMX        ALUT     In      0.000     12.779      -         
uForth.un1_cpu_data_o[23]                   PFUMX        Z        Out     0.412     13.191      -         
un1_cpu_data_o_m2[23]                       Net          -        -       -         -           5         
uForth.cpu1.i_RNO[23]                       ORCALUT4     A        In      0.000     13.191      -         
uForth.cpu1.i_RNO[23]                       ORCALUT4     Z        Out     0.403     13.594      -         
system_data_o[23]                           Net          -        -       -         -           1         
uForth.cpu1.i[23]                           FD1P3IX      D        In      0.000     13.594      -         
==========================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                           Arrival          
Instance             Reference     Type                                   Pin      Net                  Time        Slack
                     Clock                                                                                               
-------------------------------------------------------------------------------------------------------------------------
uFifoRxRaw           System        pmi_fifo_work_testvideotop_rtl_0       Q[3]     I2cDataR[3]          0.000       1.148
uForth.uForthMem     System        pmi_ram_dq_work_testvideotop_rtl_0     Q[3]     memory_data_o[3]     0.000       1.148
uFifoRxRaw           System        pmi_fifo_work_testvideotop_rtl_0       Q[1]     I2cDataR[1]          0.000       1.619
uFifoRxRaw           System        pmi_fifo_work_testvideotop_rtl_0       Q[0]     I2cDataR[0]          0.000       2.194
uFifoRxRaw           System        pmi_fifo_work_testvideotop_rtl_0       Q[2]     I2cDataR[2]          0.000       2.194
uFifoRxRaw           System        pmi_fifo_work_testvideotop_rtl_0       Q[5]     I2cDataR[5]          0.000       2.194
uForth.uForthMem     System        pmi_ram_dq_work_testvideotop_rtl_0     Q[0]     memory_data_o[0]     0.000       2.194
uForth.uForthMem     System        pmi_ram_dq_work_testvideotop_rtl_0     Q[2]     memory_data_o[2]     0.000       2.194
uForth.uForthMem     System        pmi_ram_dq_work_testvideotop_rtl_0     Q[5]     memory_data_o[5]     0.000       2.194
uForth.uForthMem     System        pmi_ram_dq_work_testvideotop_rtl_0     Q[1]     memory_data_o[1]     0.000       2.224
=========================================================================================================================


Ending Points with Worst Slack
******************************

                          Starting                                               Required          
Instance                  Reference     Type        Pin     Net                  Time         Slack
                          Clock                                                                    
---------------------------------------------------------------------------------------------------
uForth.cpu1.t[3]          System        FD1P3IX     D       t_in[3]              4.954        1.148
uForth.cpu1.t[1]          System        FD1P3IX     D       t_in[1]              5.597        1.619
uForth.cpu1.t[0]          System        FD1P3IX     D       t_in[0]              5.597        2.194
uForth.cpu1.t[2]          System        FD1P3IX     D       t_in[2]              5.597        2.194
uForth.cpu1.t[5]          System        FD1P3IX     D       t_in[5]              5.597        2.194
uForth.uart1.DatTx[0]     System        FD1P3AX     D       system_data_o[0]     4.954        2.234
uForth.uart1.DatTx[2]     System        FD1P3AX     D       system_data_o[2]     4.954        2.234
uForth.uart1.DatTx[3]     System        FD1P3AX     D       system_data_o[3]     4.954        2.234
uForth.uart1.DatTx[4]     System        FD1P3AX     D       system_data_o[4]     4.954        2.234
uForth.uart1.DatTx[5]     System        FD1P3AX     D       system_data_o[5]     4.954        2.234
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.954

    - Propagation time:                      3.806
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 1.148

    Number of logic level(s):                6
    Starting point:                          uFifoRxRaw / Q[3]
    Ending point:                            uForth.cpu1.t[3] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            Pll125to100x50|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                            Type                                 Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
uFifoRxRaw                      pmi_fifo_work_testvideotop_rtl_0     Q[3]     Out     0.000     0.000       -         
I2cDataR[3]                     Net                                  -        -       -         -           1         
uForth.PeekDat_0_iv_0_0[3]      ORCALUT4                             A        In      0.000     0.000       -         
uForth.PeekDat_0_iv_0_0[3]      ORCALUT4                             Z        Out     0.923     0.923       -         
PeekDat_0_iv_0_0[3]             Net                                  -        -       -         -           1         
uForth.un1_cpu_data_o_bm[3]     ORCALUT4                             B        In      0.000     0.923       -         
uForth.un1_cpu_data_o_bm[3]     ORCALUT4                             Z        Out     0.923     1.847       -         
un1_cpu_data_o_bm[3]            Net                                  -        -       -         -           1         
uForth.un1_cpu_data_o[3]        PFUMX                                ALUT     In      0.000     1.847       -         
uForth.un1_cpu_data_o[3]        PFUMX                                Z        Out     0.470     2.317       -         
un1_cpu_data_o[3]               Net                                  -        -       -         -           9         
uForth.cpu1.t_in_11_bm[3]       ORCALUT4                             A        In      0.000     2.317       -         
uForth.cpu1.t_in_11_bm[3]       ORCALUT4                             Z        Out     0.923     3.240       -         
t_in_11_bm[3]                   Net                                  -        -       -         -           1         
uForth.cpu1.t_in_11[3]          PFUMX                                ALUT     In      0.000     3.240       -         
uForth.cpu1.t_in_11[3]          PFUMX                                Z        Out     0.163     3.403       -         
N_707                           Net                                  -        -       -         -           1         
uForth.cpu1.t_in[3]             ORCALUT4                             A        In      0.000     3.403       -         
uForth.cpu1.t_in[3]             ORCALUT4                             Z        Out     0.403     3.806       -         
t_in[3]                         Net                                  -        -       -         -           1         
uForth.cpu1.t[3]                FD1P3IX                              D        In      0.000     3.806       -         
======================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:43s; CPU Time elapsed 0h:00m:42s; Memory used current: 206MB peak: 212MB)


Finished timing report (Real Time elapsed 0h:00m:43s; CPU Time elapsed 0h:00m:42s; Memory used current: 206MB peak: 212MB)

---------------------------------------
Resource Usage Report
Part: lfe3_70e-8

Register bits: 571 of 62640 (1%)
PIC Latch:       0
I/O cells:       36


Details:
BB:             1
CCU2C:          149
DPR16X4C:       36
FD1P3AX:        97
FD1P3IX:        155
FD1P3JX:        2
FD1S3AX:        58
FD1S3DX:        33
FD1S3IX:        201
FD1S3JX:        21
GSR:            1
IB:             2
IFS1P3DX:       2
INV:            4
L6MUX21:        3
OB:             33
OFS1P3JX:       2
ORCALUT4:       1662
PFUMX:          203
PUR:            1
VHI:            9
VLO:            10
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:44s; CPU Time elapsed 0h:00m:43s; Memory used current: 42MB peak: 212MB)

Process took 0h:00m:44s realtime, 0h:00m:43s cputime
# Fri Feb 19 01:23:23 2021

###########################################################]
