INFO: [VRFC 10-163] Analyzing VHDL file "D:/general/University/VHDL/mean/mean.srcs/sources_1/new/mean.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mean'
