<block name="vpr_tseng_region_place.vpr.net" instance="FPGA_packed_netlist[0]">
	<inputs>
		tin_pv10_4_4_ tin_pv11_4_4_ tin_pv6_7_7_ tin_pv2_0_0_ tin_pv10_3_3_ tin_pv1_2_2_ tin_pv11_3_3_ tin_pv4_3_3_ tin_pv10_2_2_ tin_pv11_2_2_ tin_pv6_0_0_ tin_pv2_1_1_ tin_pv10_1_1_ tin_pv1_3_3_ preset_0_0_ tin_pv11_1_1_ tin_pv4_4_4_ tin_pready_0_0_ tin_pv10_0_0_ tin_pv11_0_0_ tin_pv6_1_1_ tin_pv2_2_2_ tin_pv1_4_4_ tin_pv4_5_5_ tin_pv6_2_2_ tin_pv2_3_3_ tin_pv1_5_5_ tin_pv4_6_6_ tin_pv6_3_3_ tin_pv2_4_4_ tin_pv1_6_6_ pclk tin_pv4_7_7_ tin_pv6_4_4_ tin_pv2_5_5_ tin_pv1_7_7_ tin_pv4_0_0_ tin_pv6_5_5_ tin_pv2_6_6_ tin_pv10_7_7_ tin_pv1_0_0_ tin_pv11_7_7_ tin_pv4_1_1_ tin_pv10_6_6_ tin_pv11_6_6_ tin_pv6_6_6_ tin_pv2_7_7_ preset tin_pv10_5_5_ tin_pv1_1_1_ tin_pv11_5_5_ tin_pv4_2_2_ 
	</inputs>

	<outputs>
		out:pv14_2_2_ out:pv12_3_3_ out:pv10_4_4_ out:pv7_5_5_ out:pv3_6_6_ out:pv15_2_2_ out:pv13_3_3_ out:pv11_4_4_ out:pv6_7_7_ out:pv2_0_0_ out:pv14_1_1_ out:pv12_2_2_ out:pv10_3_3_ out:pv9_0_0_ out:pv5_1_1_ out:pv1_2_2_ out:pv15_1_1_ out:pv13_2_2_ out:pv11_3_3_ out:pv8_2_2_ out:pv4_3_3_ out:pv14_0_0_ out:pv12_1_1_ out:pv10_2_2_ out:pv7_6_6_ out:pv3_7_7_ out:pv15_0_0_ out:pv13_1_1_ out:pv11_2_2_ out:pv6_0_0_ out:pv2_1_1_ out:pv12_0_0_ out:pv10_1_1_ out:pv9_1_1_ out:pv5_2_2_ out:pv1_3_3_ out:pv13_0_0_ out:pv11_1_1_ out:pv8_3_3_ out:pv4_4_4_ out:pready_0_0_ out:pv10_0_0_ out:pv7_7_7_ out:pv3_0_0_ out:pv11_0_0_ out:pv6_1_1_ out:pv2_2_2_ out:pv9_2_2_ out:pv5_3_3_ out:pv1_4_4_ out:pv8_4_4_ out:pv4_5_5_ out:pv7_0_0_ out:pv3_1_1_ out:pv6_2_2_ out:pv2_3_3_ out:pv9_3_3_ out:pv5_4_4_ out:pv1_5_5_ out:pv8_5_5_ out:pv4_6_6_ out:pv7_1_1_ out:pv3_2_2_ out:pv6_3_3_ out:pv2_4_4_ out:pv9_4_4_ out:pv5_5_5_ out:pv1_6_6_ out:pv8_6_6_ out:pv4_7_7_ out:pv7_2_2_ out:pv3_3_3_ out:pv6_4_4_ out:pv2_5_5_ out:pv14_7_7_ 
		out:pv9_5_5_ out:pv5_6_6_ out:pv1_7_7_ out:pv15_7_7_ out:pv8_7_7_ out:pv4_0_0_ out:pv14_6_6_ out:pv12_7_7_ out:pv7_3_3_ out:pv3_4_4_ out:pv15_6_6_ out:pv13_7_7_ out:pv6_5_5_ out:pv2_6_6_ out:pdn out:pv14_5_5_ out:pv12_6_6_ out:pv10_7_7_ out:pv9_6_6_ out:pv5_7_7_ out:pv1_0_0_ out:pv15_5_5_ out:pv13_6_6_ out:pv11_7_7_ out:pv8_0_0_ out:pv4_1_1_ out:pv14_4_4_ out:pv12_5_5_ out:pv10_6_6_ out:pv7_4_4_ out:pv3_5_5_ out:pv15_4_4_ out:pv13_5_5_ out:pv11_6_6_ out:pv6_6_6_ out:pv2_7_7_ out:pv14_3_3_ out:pv12_4_4_ out:pv10_5_5_ out:pv9_7_7_ out:pv5_0_0_ out:pv1_1_1_ out:pv15_3_3_ out:pv13_4_4_ out:pv11_5_5_ out:pv8_1_1_ out:pv4_2_2_ 
	</outputs>

	<clocks>
		pclk 
	</clocks>

	<block name="n_n3184" instance="clb[0]" mode="clb">
		<inputs>
			<port name="I">[1580] [1586] n_n3851 n_n3832 n_n3831 [6257] n_n4026 [1584] [896] n_n3852 [6354] open open [6370] [1492] open [1588] [1582] </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  open ble[5].out[0]->clbouts  open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="[1015]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  clb.I[4]->crossbar  clb.I[6]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1015]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1015]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1015]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1015] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3199" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  ble[2].out[0]->crossbar  clb.I[14]->crossbar  clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3199" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3199" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3199" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3199 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3709" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3709 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[6255]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->crossbar  ble[1].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6255]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6255]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6255]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6255] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3009" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  ble[3].out[0]->crossbar  clb.I[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3009" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3009" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3009" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3009 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4275" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4275 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1042]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  clb.I[7]->crossbar  clb.I[1]->crossbar  clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1042]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1042]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1042]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1042] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[947]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  clb.I[16]->crossbar  ble[2].out[0]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[947]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[947]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[947]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[947] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1280]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[5].out[0]->crossbar  clb.I[7]->crossbar  clb.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1280]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1280]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1280]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1280] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3184" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  ble[6].out[0]->crossbar  clb.I[13]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3184" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3184" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3184" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3184 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3766" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3766 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3466" instance="clb[1]" mode="clb">
		<inputs>
			<port name="I">[6254] n_n3653 [6255] preset [1539] [6257] [905] [1014] n_n4360 [1724] [1022] [2264] [906] n_n4067 open [1726] open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n129" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->crossbar  ble[1].out[0]->crossbar  clb.I[3]->crossbar  clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n129" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n129" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n129" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n129 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3833" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3833 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3563" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[1]->crossbar  clb.I[6]->crossbar  clb.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n3563" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3563" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3563" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3563 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3788" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->crossbar  clb.I[13]->crossbar  ble[1].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n3788" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3788" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3788" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3788 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3832" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  clb.I[11]->crossbar  clb.I[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n3832" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3832" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3832" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3832 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3907" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  clb.I[7]->crossbar  ble[5].out[0]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3907" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3907" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3907" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3907 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4334" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4334 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[982]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  clb.I[15]->crossbar  clb.I[2]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[982]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[982]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[982]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[982] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1538]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[5].out[0]->crossbar  clb.I[4]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1538]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1538]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1538]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1538] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3466" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  ble[7].out[0]->crossbar  clb.I[7]->crossbar  ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3466" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3466" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3466" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3466 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3483" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3483 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3229" instance="clb[2]" mode="clb">
		<inputs>
			<port name="I">n_n3876 open n_n3741 open n_n3976 n_n4069 n_n4258 n_n4116 pv4_0_0_ n_n3756 n_n3743 n_n3946 open [997] [1351] open n_n4256 open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  open open open open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="[901]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  ble[1].out[0]->crossbar  clb.I[0]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[901]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[901]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[901]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[901] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4254" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  ble[3].out[0]->crossbar  clb.I[6]->crossbar  clb.I[16]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n4254" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4254" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4254" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4254 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4231" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  ble[3].out[0]->crossbar  clb.I[6]->crossbar  clb.I[16]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n4231" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4231" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4231" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4231 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[908]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  clb.I[11]->crossbar  clb.I[7]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[908]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[908]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[908]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[908] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[902]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  clb.I[11]->crossbar  clb.I[7]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[902]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[902]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[902]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[902] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3927" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n3927" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3927" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3927" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3927 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6250]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[4]->crossbar  clb.I[9]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6250]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6250]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6250]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[6250] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3229" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[13]->crossbar  clb.I[14]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3229" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3229" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3229" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3229 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4159" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4159 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3016" instance="clb[3]" mode="clb">
		<inputs>
			<port name="I">n_n4316 [1843] open open n_n4155 open n_n4229 [997] pv4_1_1_ n_n4159 pv4_2_2_ open n_n4330 open [1965] open n_n4182 open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n4181" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[5].out[0]->crossbar  clb.I[9]->crossbar  clb.I[16]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n4181" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4181" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4181" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4181 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3923" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  clb.I[0]->crossbar  clb.I[4]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n3923" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3923" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3923" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3923 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1096]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  clb.I[6]->crossbar  ble[0].out[0]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1096]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1096]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1096]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1096] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3420" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  clb.I[12]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n3420" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3420" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3420" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3420 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1116]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[5].out[0]->crossbar  clb.I[9]->crossbar  clb.I[16]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1116]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1116]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1116]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1116] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3022" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->crossbar  clb.I[10]->crossbar  clb.I[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3022" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3022" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3022" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3022 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4383" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4383 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n4315" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[5].out[0]->crossbar  clb.I[9]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n4315" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4315" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4315" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n4315 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3016" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[7]->crossbar  clb.I[14]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3016" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3016" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3016" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3016 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4160" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4160 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3519" instance="clb[4]" mode="clb">
		<inputs>
			<port name="I">n_n4015 [2166] [1963] open n_n4181 open n_n3975 n_n4159 n_n4160 n_n4229 open [1263] n_n4315 [1004] n_n3974 n_n3363 [1128] open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n3518" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[0]->crossbar  clb.I[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3518" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3518" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3518" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3518 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4316" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4316 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n4256" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  clb.I[9]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n4256" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4256" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4256" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n4256 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1079]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  ble[0].out[0]->crossbar  clb.I[12]->crossbar  clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1079]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1079]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1079]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1079] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4116" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  ble[0].out[0]->crossbar  clb.I[12]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n4116" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4116" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4116" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n4116 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3741" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[8]->crossbar  ble[5].out[0]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n3741" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3741" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3741" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3741 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3168" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[15]->crossbar  clb.I[16]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3168" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3168" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3168" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3168 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4222" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4222 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n4155" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[8]->crossbar  ble[5].out[0]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n4155" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4155" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4155" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4155 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3519" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[6]->crossbar  clb.I[14]->crossbar  clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3519" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3519" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3519" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3519 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3976" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3976 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="[2264]" instance="clb[5]" mode="clb">
		<inputs>
			<port name="I">n_n4362 n_n3841 open [1078] preset [907] n_n4067 n_n4360 open [936] [901] n_n4299 n_n4079 n_n4026 open open open n_n3745 </port>
		</inputs>
		<outputs>
			<port name="O">open open ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n3253" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[17]->crossbar  clb.I[10]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n3253" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3253" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3253" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3253 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3240" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[17]->crossbar  clb.I[10]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n3240" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3240" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3240" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3240 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[905]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->crossbar  clb.I[12]->crossbar  ble[1].out[0]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[905]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[905]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[905]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[905] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[906]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->crossbar  clb.I[12]->crossbar  ble[1].out[0]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[906]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[906]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[906]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[906] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3653" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[3]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n3653" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3653" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3653" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3653 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3070" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  ble[6].out[0]->crossbar  clb.I[4]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3070" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3070" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3070" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3070 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3851" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3851 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3852" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->crossbar  ble[4].out[0]->crossbar  ble[2].out[0]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n3852" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3852" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3852" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3852 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[2264]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  clb.I[6]->crossbar  clb.I[13]->crossbar  ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2264]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2264]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2264]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[2264] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n3755" instance="clb[6]" mode="clb">
		<inputs>
			<port name="I">nlc1_2 tin_pv10_0_0_ open open ndn3_8 ngfdn_3 [992] preset_0_0_ ndn3_7 open n_n4282 nrq1_3 open open preset n_n4151 pdn open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open ble[2].out[0]->clbouts  open open ble[5].out[0]->clbouts  open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n126" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[16]->crossbar  clb.I[11]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n126" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n126" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n126" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n126 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="nsr1_2" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">nsr1_2 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3765" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->crossbar  clb.I[0]->crossbar  clb.I[15]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n3765" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3765" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3765" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3765 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[894]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[16]->crossbar  ble[0].out[0]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[894]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[894]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[894]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[894] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1242]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  ble[4].out[0]->crossbar  clb.I[16]->crossbar  clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1242]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1242]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1242]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1242] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4207" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[2].out[0]->crossbar  ble[3].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4207" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4207" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4207" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n4207 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4209" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4209 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv10_0_0_" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[10]->crossbar  ble[4].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv10_0_0_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv10_0_0_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv10_0_0_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">pv10_0_0_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1251]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[14]->crossbar  clb.I[8]->crossbar  clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1251]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1251]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1251]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1251] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3755" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  clb.I[6]->crossbar  ble[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3755" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3755" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3755" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3755 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3756" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3756 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3015" instance="clb[7]" mode="clb">
		<inputs>
			<port name="I">n_n3898 n_n4224 n_n4144 n_n3916 [1116] n_n4267 n_n4270 [997] pv4_3_3_ pv4_4_4_ [1347] n_n4223 open n_n4145 [1214] open n_n4251 [935] </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open ble[2].out[0]->clbouts  open open ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n4034" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  clb.I[3]->crossbar  clb.I[4]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n4034" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4034" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4034" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4034 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4259" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[11]->crossbar  ble[0].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n4259" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4259" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4259" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n4259 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1078]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  clb.I[13]->crossbar  clb.I[2]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1078]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1078]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1078]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1078] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4268" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  clb.I[6]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n4268" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4268" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4268" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n4268 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1109]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  clb.I[1]->crossbar  clb.I[16]->crossbar  clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1109]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1109]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1109]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1109] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3021" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3021" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3021" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3021" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3021 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4330" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4330 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[6251]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[5].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6251]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6251]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6251]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6251] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3015" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[7]->crossbar  clb.I[14]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3015" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3015" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3015" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3015 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4182" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4182 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="[907]" instance="clb[8]" mode="clb">
		<inputs>
			<port name="I">n_n4296 [6289] n_n4038 open n_n4254 n_n3986 n_n4082 n_n3916 n_n3876 [1076] [1096] [6287] n_n3689 n_n4231 open [899] open n_n3898 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  open ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[6290]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->crossbar  clb.I[0]->crossbar  clb.I[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6290]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6290]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6290]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[6290] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[2060]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  ble[2].out[0]->crossbar  clb.I[11]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2060]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2060]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2060]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[2060] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3786" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  clb.I[12]->crossbar  ble[3].out[0]->crossbar  clb.I[15]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n3786" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3786" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3786" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3786 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3745" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->crossbar  clb.I[9]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n3745" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3745" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3745" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3745 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3785" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  clb.I[12]->crossbar  ble[3].out[0]->crossbar  clb.I[15]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n3785" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3785" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3785" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3785 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[900]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  clb.I[2]->crossbar  clb.I[5]->crossbar  clb.I[6]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[900]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[900]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[900]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[900] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4069" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->crossbar  clb.I[10]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n4069" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4069" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4069" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n4069 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[907]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  ble[6].out[0]->crossbar  clb.I[13]->crossbar  clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[907]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[907]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[907]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[907] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n4267" instance="clb[9]" mode="clb">
		<inputs>
			<port name="I">n_n4160 n_n4383 n_n4182 n_n3420 n_n3916 [2122] [997] n_n4034 n_n4229 pv4_5_5_ n_n4330 n_n3898 n_n4251 n_n4181 n_n3923 n_n4145 n_n4159 [6251] </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n4079" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->crossbar  clb.I[15]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n4079" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4079" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4079" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n4079 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1075]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  ble[2].out[0]->crossbar  clb.I[11]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1075]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1075]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1075]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1075] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4144" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  ble[4].out[0]->crossbar  clb.I[12]->crossbar  clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n4144" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4144" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4144" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4144 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3490" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[6]->crossbar  clb.I[5]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3490" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3490" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3490" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3490 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4224" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4224 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[935]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[1]->crossbar  clb.I[16]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[935]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[935]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[935]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[935] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4223" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n4223" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4223" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4223" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4223 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1076]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[4]->crossbar  ble[5].out[0]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1076]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1076]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1076]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1076] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4267" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[13]->crossbar  clb.I[14]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n4267" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4267" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4267" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n4267 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n3292" instance="clb[10]" mode="clb">
		<inputs>
			<port name="I">[1076] n_n3832 n_n4299 n_n3726 [6255] n_n3653 n_n3988 n_n3622 n_n3888 [6257] preset n_n4145 [1075] n_n3898 open [896] n_n4079 open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  open open open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="[6289]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->crossbar  clb.I[3]->crossbar  clb.I[5]->crossbar  clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6289]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6289]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6289]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[6289] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[2061]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[3].out[0]->crossbar  clb.I[11]->crossbar  clb.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2061]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2061]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2061]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[2061] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6287]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[3].out[0]->crossbar  clb.I[11]->crossbar  clb.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6287]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6287]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6287]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[6287] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4078" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[6]->crossbar  clb.I[13]->crossbar  clb.I[0]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n4078" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4078" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4078" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4078 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1167]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[15]->crossbar  clb.I[16]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1167]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1167]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1167]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1167] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1165]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[4]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1165]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1165]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1165]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1165] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1166]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[1]->crossbar  clb.I[4]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1166]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1166]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1166]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1166] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3292" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  ble[6].out[0]->crossbar  ble[4].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3292" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3292" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3292" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3292 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4080" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4080 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3725" instance="clb[11]" mode="clb">
		<inputs>
			<port name="I">preset n_n3832 [1075] [896] n_n3709 nak3_17 n_n4145 n_n4078 [6374] [6257] n_n4360 n_n3841 [1078] n_n4080 [6290] [6255] n_n3653 [1137] </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  open open open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="[6376]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  ble[1].out[0]->crossbar  clb.I[5]->crossbar  clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6376]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6376]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6376]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[6376] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1063]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  clb.I[4]->crossbar  clb.I[17]->crossbar  clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1063]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1063]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1063]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1063] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1136]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[3].out[0]->crossbar  clb.I[11]->crossbar  clb.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1136]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1136]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1136]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1136] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3888" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[6]->crossbar  clb.I[13]->crossbar  clb.I[2]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n3888" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3888" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3888" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3888 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[2242]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[3]->crossbar  clb.I[16]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2242]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2242]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2242]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[2242] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[2240]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[15]->crossbar  clb.I[0]->crossbar  clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2240]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2240]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2240]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[2240] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[2241]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[1]->crossbar  clb.I[15]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2241]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2241]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2241]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[2241] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3725" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  ble[6].out[0]->crossbar  ble[4].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3725" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3725" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3725" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3725 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3726" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3726 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3592" instance="clb[12]" mode="clb">
		<inputs>
			<port name="I">n_n3741 [1172] [6255] n_n3832 n_n4159 [1173] [6257] n_n4229 [1079] n_n3756 open n_n3995 n_n4116 open n_n3574 preset n_n3976 n_n3818 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  open open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n4039" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  clb.I[7]->crossbar  clb.I[17]->crossbar  clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n4039" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4039" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4039" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4039 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4084" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  clb.I[7]->crossbar  clb.I[17]->crossbar  clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n4084" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4084" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4084" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4084 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3595" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  clb.I[11]->crossbar  clb.I[12]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n3595" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3595" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3595" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3595 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3994" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  clb.I[14]->crossbar  clb.I[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n3994" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3994" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3994" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3994 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[923]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[4]->crossbar  clb.I[16]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[923]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[923]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[923]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[923] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1069]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  clb.I[2]->crossbar  clb.I[5]->crossbar  clb.I[6]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1069]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1069]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1069]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1069] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1171]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->crossbar  clb.I[9]->crossbar  clb.I[3]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1171]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1171]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1171]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1171] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3592" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[5].out[0]->crossbar  ble[6].out[0]->crossbar  clb.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3592" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3592" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3592" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3592 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3959" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3959 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3235" instance="clb[13]" mode="clb">
		<inputs>
			<port name="I">[992] pv10_2_2_ n_n3124 n_n4069 [6255] n_n4038 [1773] n_n3832 n_n3994 [6257] preset n_n4256 n_n4084 n_n4116 [904] [1488] open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  open ble[4].out[0]->clbouts  open open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n3986" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  clb.I[11]->crossbar  clb.I[12]->crossbar  clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n3986" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3986" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3986" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3986 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[899]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  clb.I[3]->crossbar  clb.I[5]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[899]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[899]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[899]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[899] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4082" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  clb.I[11]->crossbar  clb.I[12]->crossbar  clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n4082" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4082" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4082" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4082 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[903]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[13]->crossbar  clb.I[2]->crossbar  clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[903]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[903]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[903]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[903] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3025" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[0]->crossbar  clb.I[15]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3025" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3025" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3025" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3025 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3946" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3946 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1771]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->crossbar  clb.I[4]->crossbar  clb.I[10]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1771]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1771]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1771]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1771] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1772]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[7]->crossbar  clb.I[4]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1772]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1772]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1772]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1772] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3235" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  ble[6].out[0]->crossbar  clb.I[6]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3235" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3235" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3235" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3235 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3995" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3995 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3987" instance="clb[14]" mode="clb">
		<inputs>
			<port name="I">[992] pv10_5_5_ n_n3745 [1004] [6255] n_n4039 [896] n_n3832 n_n4345 [6257] preset [1096] n_n3898 [1076] n_n4040 [1541] [1122] [1996] </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  open ble[4].out[0]->clbouts  open open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n3226" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  clb.I[8]->crossbar  clb.I[16]->crossbar  clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3226" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3226" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3226" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3226 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3916" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3916 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3689" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[2].out[0]->crossbar  clb.I[12]->crossbar  clb.I[13]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n3689" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3689" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3689" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3689 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3622" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->crossbar  clb.I[14]->crossbar  clb.I[5]->crossbar  clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n3622" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3622" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3622" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3622 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1754]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[6]->crossbar  clb.I[2]->crossbar  ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1754]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1754]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1754]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1754] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4361" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[0]->crossbar  clb.I[15]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4361" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4361" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4361" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n4361 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4362" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4362 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1752]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->crossbar  clb.I[4]->crossbar  clb.I[10]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1752]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1752]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1752]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1752] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1753]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[7]->crossbar  clb.I[4]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1753]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1753]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1753]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1753] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3987" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  ble[6].out[0]->crossbar  ble[3].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3987" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3987" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3987" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3987 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3988" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3988 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3913" instance="clb[15]" mode="clb">
		<inputs>
			<port name="I">pv10_4_4_ [992] [1096] [1137] [6255] n_n4069 n_n3916 n_n3832 [1136] [6257] [6290] n_n3707 n_n3709 n_n4039 open [1986] preset open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  open ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  open open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n3377" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[16]->crossbar  clb.I[3]->crossbar  clb.I[8]->crossbar  clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3377" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3377" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3377" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3377 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3198" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3198 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[896]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[16]->crossbar  ble[0].out[0]->crossbar  clb.I[11]->crossbar  clb.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[896]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[896]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[896]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[896] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1927]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[13]->crossbar  ble[1].out[0]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1927]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1927]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1927]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1927] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4038" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[6]->crossbar  clb.I[13]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n4038" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4038" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4038" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4038 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3875" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[1]->crossbar  clb.I[15]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3875" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3875" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3875" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3875 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3876" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3876 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1925]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->crossbar  clb.I[4]->crossbar  clb.I[16]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1925]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1925]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1925]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1925] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1926]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[7]->crossbar  clb.I[4]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1926]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1926]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1926]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1926] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3913" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  ble[6].out[0]->crossbar  ble[2].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3913" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3913" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3913" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3913 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4040" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4040 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3444" instance="clb[16]" mode="clb">
		<inputs>
			<port name="I">n_n3995 pv10_1_1_ n_n3741 [992] [6255] [896] n_n3959 n_n3832 [923] [6257] preset n_n3976 open n_n4116 n_n3994 n_n4159 [1451] open </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->clbouts  open ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  open open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="[2263]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[2]->crossbar  clb.I[5]->crossbar  clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2263]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2263]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2263]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[2263] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[904]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  clb.I[0]->crossbar  clb.I[13]->crossbar  clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[904]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[904]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[904]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[904] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4133" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->crossbar  clb.I[11]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n4133" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4133" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4133" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n4133 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3124" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[6]->crossbar  clb.I[2]->crossbar  ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n3124" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3124" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3124" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3124 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3062" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[3]->crossbar  clb.I[16]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3062" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3062" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3062" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3062 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3743" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3743 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[2261]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->crossbar  clb.I[4]->crossbar  clb.I[10]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2261]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2261]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2261]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[2261] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[2262]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[7]->crossbar  clb.I[4]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2262]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2262]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2262]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[2262] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3444" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  ble[6].out[0]->crossbar  ble[0].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3444" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3444" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3444" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3444 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3574" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3574 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n132" instance="clb[17]" mode="clb">
		<inputs>
			<port name="I">n_n3709 n_n135 n_n3851 n_n3707 n_n3831 n_n4026 n_n4067 n_n3788 n_n3832 preset [6290] n_n3852 n_n3563 [1013] open [2264] [6254] open </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="[6386]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[0]->crossbar  clb.I[1]->crossbar  clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6386]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6386]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6386]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[6386] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6389]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[7]->crossbar  clb.I[15]->crossbar  clb.I[13]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6389]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6389]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6389]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[6389] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1082]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  clb.I[2]->crossbar  clb.I[5]->crossbar  clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1082]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1082]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1082]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1082] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6387]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  clb.I[6]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6387]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6387]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6387]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6387] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[922]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->crossbar  clb.I[15]->crossbar  clb.I[16]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[922]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[922]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[922]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[922] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[937]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->crossbar  ble[2].out[0]->crossbar  clb.I[15]->crossbar  clb.I[16]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[937]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[937]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[937]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[937] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[921]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[4]->crossbar  ble[4].out[0]->crossbar  ble[5].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[921]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[921]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[921]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[921] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n132" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  ble[6].out[0]->crossbar  ble[0].out[0]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n132" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n132" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n132" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n132 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4093" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4093 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3817" instance="clb[18]" mode="clb">
		<inputs>
			<port name="I">n_n4256 pv10_3_3_ n_n3709 [992] [6255] nak3_17 n_n135 n_n3832 n_n3595 open preset open [896] [6290] n_n3198 open [2226] open </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  open ble[4].out[0]->clbouts  open open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="[1971]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->crossbar  clb.I[2]->crossbar  clb.I[6]->crossbar  clb.I[13]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1971]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1971]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1971]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1971] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n124" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[5]->crossbar  ble[0].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n124" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n124" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n124" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n124 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3707" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3707 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[6257]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[14]->crossbar  ble[1].out[0]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6257]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6257]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6257]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[6257] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1393]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[12]->crossbar  clb.I[0]->crossbar  clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1393]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1393]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1393]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1393] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3507" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[3]->crossbar  clb.I[16]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3507" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3507" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3507" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3507 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4258" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4258 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1391]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->crossbar  clb.I[4]->crossbar  clb.I[10]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1391]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1391]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1391]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1391] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1392]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[7]->crossbar  clb.I[4]->crossbar  ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1392]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1392]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1392]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1392] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3817" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  ble[6].out[0]->crossbar  ble[3].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3817" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3817" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3817" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3817 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3818" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3818 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n128" instance="clb[19]" mode="clb">
		<inputs>
			<port name="I">n_n4159 n_n3934 n_n4367 n_n3976 [2264] ndn3_10 [6376] preset n_n3788 nsr3_17 n_n4093 n_n3931 n_n3810 nrq3_11 open ndn3_9 open nrq3_15 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  open open ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n3974" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  clb.I[1]->crossbar  clb.I[2]->crossbar  clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n3974" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3974" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3974" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3974 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="ngfdn_3" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="open" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="open" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].in[0]->complete:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="ngfdn_3" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">ngfdn_3 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[6278]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  ble[3].out[0]->crossbar  clb.I[5]->crossbar  clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6278]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6278]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6278]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[6278] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[2182]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->crossbar  clb.I[13]->crossbar  clb.I[0]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2182]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2182]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2182]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[2182] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3635" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  clb.I[7]->crossbar  clb.I[15]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3635" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3635" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3635" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3635 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="nen3_10" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">nen3_10 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[6254]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6254]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6254]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6254]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[6254] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1225]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[8]->crossbar  clb.I[4]->crossbar  ble[5].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1225]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1225]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1225]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1225] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n128" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  clb.I[6]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n128" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n128" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n128" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n128 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3831" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3831 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3813" instance="clb[20]" mode="clb">
		<inputs>
			<port name="I">open open open open n_n3832 open open open open [6255] [6257] n_n4275 n_n3766 open open [896] [947] open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="[1586]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->crossbar  ble[4].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1586]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1586]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1586]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1586] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1230]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[15]->crossbar  ble[4].out[0]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1230]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1230]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1230]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1230] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1726]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->crossbar  ble[5].out[0]->crossbar  clb.I[11]->crossbar  clb.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1726]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1726]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1726]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1726] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3026" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  clb.I[16]->crossbar  ble[1].out[0]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3026" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3026" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3026" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3026 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4227" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4227 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3217" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[15]->crossbar  ble[4].out[0]->crossbar  clb.I[16]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3217" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3217" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3217" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3217 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3724" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3724 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1012]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[4].out[0]->crossbar  ble[3].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1012]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1012]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1012]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[1012] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[946]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[4]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[946]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[946]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[946]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[946] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3813" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[15]->crossbar  ble[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3813" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3813" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3813" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3813 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3814" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3814 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n4011" instance="clb[21]" mode="clb">
		<inputs>
			<port name="I">n_n3851 n_n3766 n_n4026 open [1012] [1825] [982] [896] open open n_n3788 [6252] [6254] open n_n3852 n_n4275 n_n4067 open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  open open open </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n3830" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[2]->crossbar  clb.I[14]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n3830" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3830" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3830" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3830 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1041]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->crossbar  clb.I[16]->crossbar  clb.I[10]->crossbar  clb.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1041]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1041]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1041]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1041] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3206" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[0].out[0]->crossbar  clb.I[5]->crossbar  clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3206" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3206" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3206" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3206 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3207" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3207 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1724]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[7]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1724]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1724]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1724]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1724] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1014]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[7]->crossbar  clb.I[4]->crossbar  ble[5].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1014]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1014]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1014]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1014] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6330]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[15]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6330]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6330]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6330]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6330] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1500]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[7]->crossbar  clb.I[4]->crossbar  ble[5].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1500]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1500]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1500]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1500] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4011" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[6]->crossbar  ble[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4011" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4011" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4011" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n4011 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4012" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4012 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="[1580]" instance="clb[22]" mode="clb">
		<inputs>
			<port name="I">n_n3766 n_n4227 n_n4334 open n_n3724 open open n_n3198 n_n3832 n_n3707 n_n3709 [1012] [896] [6255] n_n3814 n_n4275 open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  open ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[1584]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  clb.I[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1584]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1584]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1584]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1584] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1539]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  clb.I[2]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1539]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1539]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1539]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1539] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6370]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[14]->crossbar  clb.I[4]->crossbar  clb.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6370]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6370]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6370]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[6370] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1588]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  clb.I[14]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1588]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1588]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1588]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1588] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1582]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[12]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1582]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1582]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1582]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1582] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6342]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->crossbar  clb.I[0]->crossbar  clb.I[12]->crossbar  clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6342]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6342]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6342]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[6342] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4296" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n4296" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4296" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4296" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n4296 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1580]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  ble[6].out[0]->crossbar  clb.I[13]->crossbar  ble[5].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1580]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1580]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1580]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1580] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="nak3_17" instance="clb[23]" mode="clb">
		<inputs>
			<port name="I">[944] n_n3788 preset pdn open open nen3_10 open n_n4093 open [1041] [1318] open open open [2264] [1015] [6254] </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  open ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="[6299]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  ble[1].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6299]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6299]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6299]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6299] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n133" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  clb.I[3]->crossbar  clb.I[11]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n133" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n133" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n133" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n133 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="nsr3_14" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">nsr3_14 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1013]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[6]->crossbar  ble[3].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1013]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1013]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1013]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1013] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n127" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[6]->crossbar  ble[3].out[0]->crossbar  clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n127" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n127" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n127" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n127 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="nsr3_17" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">nsr3_17 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1208]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[15]->crossbar  clb.I[16]->crossbar  clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1208]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1208]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1208]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1208] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3140" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[2]->crossbar  ble[5].out[0]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3140" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3140" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3140" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3140 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4026" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4026 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3866" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[2]->crossbar  clb.I[10]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3866" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3866" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3866" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3866 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4067" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4067 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="nak3_17" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[1]->crossbar  ble[2].out[0]->crossbar  clb.I[15]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="nak3_17" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="nak3_17" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="nak3_17" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">nak3_17 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[6374]" instance="clb[24]" mode="clb">
		<inputs>
			<port name="I">ndn3_4 tin_pready_0_0_ open open pdn open open n_n3707 [1015] [6325] open nrq1_3 ndn1_34 nsr3_3 nrq3_2 preset open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open open ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="[1155]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  clb.I[0]->crossbar  clb.I[13]->crossbar  clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1155]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1155]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1155]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1155] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1833]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  clb.I[11]->crossbar  clb.I[12]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1833]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1833]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1833]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1833] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1020]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  clb.I[4]->crossbar  clb.I[11]->crossbar  clb.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1020]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1020]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1020]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1020] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3353" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->crossbar  clb.I[4]->crossbar  clb.I[11]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3353" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3353" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3353" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3353 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3354" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3354 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pready_0_0_" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  clb.I[1]->crossbar  ble[3].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pready_0_0_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pready_0_0_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pready_0_0_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">pready_0_0_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4106" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->crossbar  ble[2].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4106" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4106" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4106" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n4106 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4108" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4108 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[6354]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->crossbar  clb.I[15]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6354]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6354]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6354]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6354] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6374]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[7]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6374]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6374]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6374]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6374] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[936]" instance="clb[25]" mode="clb">
		<inputs>
			<port name="I">[894] [1270] n_n3852 n_n4227 [6254] [1282] [1360] n_n3831 n_n3788 n_n3833 n_n4026 n_n4067 n_n3830 [2264] n_n4275 n_n3814 n_n3563 open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n3821" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  ble[3].out[0]->crossbar  clb.I[3]->crossbar  clb.I[6]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3821" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3821" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3821" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3821 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3823" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3823 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="ble[1]"/>
		<block name="n_n3964" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  ble[3].out[0]->crossbar  clb.I[14]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3964" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3964" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3964" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3964 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3966" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3966 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[6252]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->crossbar  clb.I[9]->crossbar  clb.I[0]->crossbar  clb.I[16]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6252]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6252]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6252]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[6252] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3512" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  clb.I[15]->crossbar  clb.I[1]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3512" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3512" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3512" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3512 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3514" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3514 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1022]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[4]->crossbar  clb.I[11]->crossbar  clb.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1022]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1022]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1022]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1022] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6309]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6309]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6309]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6309]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[6309] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[936]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[13]->crossbar  clb.I[4]->crossbar  ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[936]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[936]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[936]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[936] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[1492]" instance="clb[26]" mode="clb">
		<inputs>
			<port name="I">[1094] n_n3726 n_n3785 n_n3653 [6290] n_n4080 [1075] n_n4079 n_n3709 [1898] n_n3786 n_n4078 [1647] [1136] [1004] [1899] n_n3888 n_n3810 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open open ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  open ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="[1613]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[9]->crossbar  clb.I[15]->crossbar  clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1613]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1613]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1613]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1613] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="open" instance="ble[1]"/>
		<block name="[1648]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[0]->crossbar  clb.I[9]->crossbar  clb.I[15]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1648]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1648]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1648]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1648] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3972" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  ble[2].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3972" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3972" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3972" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3972 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4145" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4145 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n135" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  clb.I[1]->crossbar  clb.I[3]->crossbar  clb.I[16]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n135" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n135" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n135" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n135 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4297" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  clb.I[5]->crossbar  clb.I[6]->crossbar  clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n4297" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4297" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4297" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4297 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1137]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->crossbar  ble[5].out[0]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1137]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1137]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1137]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1137] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1492]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  ble[6].out[0]->crossbar  clb.I[13]->crossbar  clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1492]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1492]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1492]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1492] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n4228" instance="clb[27]" mode="clb">
		<inputs>
			<port name="I">n_n3981 [2184] ngfdn_3 [2185] preset nsr3_14 n_n3974 [1004] [1551] [1110] open [2174] n_n3741 [2183] [6275] n_n3363 open [6281] </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  open ble[5].out[0]->clbouts  open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n3046" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->crossbar  clb.I[2]->crossbar  clb.I[4]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3046" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3046" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3046" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3046 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="nrq3_11" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">nrq3_11 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[2050]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[11]->crossbar  clb.I[17]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2050]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2050]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2050]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[2050] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3362" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->crossbar  clb.I[2]->crossbar  clb.I[12]->crossbar  clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n3362" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3362" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3362" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3362 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[941]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[6]->crossbar  clb.I[13]->crossbar  clb.I[1]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[941]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[941]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[941]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[941] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1088]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[11]->crossbar  clb.I[17]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1088]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1088]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1088]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[1088] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[2049]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->crossbar  ble[2].out[0]->crossbar  ble[4].out[0]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2049]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2049]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2049]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[2049] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1552]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->crossbar  clb.I[9]->crossbar  ble[5].out[0]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1552]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1552]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1552]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1552] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4228" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  ble[6].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4228" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4228" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4228" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n4228 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4229" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4229 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3375" instance="clb[28]" mode="clb">
		<inputs>
			<port name="I">nrq1_3 preset open tin_pv11_7_7_ [6252] open ndn3_15 open n_n3483 open open [988] [1303] n_n3830 n_n3242 [1909] [1910] ngfdn_3 </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  open ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  open open </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="[1908]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  clb.I[6]->crossbar  clb.I[14]->crossbar  clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1908]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1908]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1908]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1908] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3243" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->crossbar  clb.I[15]->crossbar  clb.I[16]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n3243" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3243" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3243" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3243 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3169" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  clb.I[11]->crossbar  clb.I[12]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3169" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3169" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3169" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3169 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3170" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3170 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3359" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  ble[5].out[0]->crossbar  clb.I[0]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3359" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3359" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3359" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3359 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3360" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3360 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv11_7_7_" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[3]->crossbar  ble[3].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv11_7_7_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv11_7_7_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv11_7_7_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">pv11_7_7_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3437" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  ble[5].out[0]->crossbar  clb.I[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3437" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3437" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3437" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3437 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="pdn" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">pdn </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1881]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[1]->crossbar  ble[5].out[0]->crossbar  clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1881]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1881]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1881]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1881] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3375" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[13]->crossbar  ble[6].out[0]->crossbar  clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3375" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3375" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3375" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3375 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3376" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3376 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3582" instance="clb[29]" mode="clb">
		<inputs>
			<port name="I">[1307] tin_pv11_3_3_ [2047] [2048] [6252] open open pdn n_n3766 ngfdn_3 preset open [988] n_n3830 n_n3085 nrq1_3 open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  open ble[3].out[0]->clbouts  open ble[5].out[0]->clbouts  open open </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n4169" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  clb.I[2]->crossbar  clb.I[3]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n4169" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4169" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4169" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n4169 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3084" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  ble[1].out[0]->crossbar  clb.I[9]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3084" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3084" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3084" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3084 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="ndn3_15" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">ndn3_15 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[2046]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  ble[1].out[0]->crossbar  clb.I[14]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2046]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2046]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2046]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[2046] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3249" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  clb.I[12]->crossbar  clb.I[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3249" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3249" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3249" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3249 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3250" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3250 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3431" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[7]->crossbar  clb.I[15]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3431" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3431" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3431" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3431 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3432" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3432 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv11_3_3_" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[1]->crossbar  ble[4].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv11_3_3_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv11_3_3_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv11_3_3_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">pv11_3_3_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1795]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[10]->crossbar  clb.I[7]->crossbar  clb.I[15]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1795]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1795]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1795]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1795] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3582" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[13]->crossbar  ble[6].out[0]->crossbar  clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3582" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3582" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3582" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3582 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3583" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3583 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n4276" instance="clb[30]" mode="clb">
		<inputs>
			<port name="I">[1928] preset n_n4096 pdn [6252] ngfdn_3 [1893] tin_pv11_6_6_ n_n4334 [1898] n_n4122 [1894] [988] n_n3830 ndn3_15 [1899] nrq1_3 open </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  open ble[5].out[0]->clbouts  open open </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n4097" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  clb.I[6]->crossbar  clb.I[11]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n4097" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4097" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4097" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n4097 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[914]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->crossbar  clb.I[2]->crossbar  clb.I[9]->crossbar  clb.I[15]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[914]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[914]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[914]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[914] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1892]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  clb.I[14]->crossbar  clb.I[10]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1892]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1892]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1892]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1892] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3063" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  clb.I[12]->crossbar  clb.I[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3063" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3063" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3063" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3063 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3556" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3556 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3503" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[3]->crossbar  clb.I[16]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3503" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3503" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3503" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3503 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3504" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3504 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv11_6_6_" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[7]->crossbar  ble[4].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv11_6_6_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv11_6_6_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv11_6_6_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">pv11_6_6_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1745]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[1]->crossbar  clb.I[3]->crossbar  clb.I[16]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1745]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1745]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1745]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1745] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4276" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[13]->crossbar  ble[6].out[0]->crossbar  clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4276" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4276" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4276" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4276 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4279" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4279 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n4140" instance="clb[31]" mode="clb">
		<inputs>
			<port name="I">[2270] preset n_n3810 pdn [6252] [2190] [2191] tin_pv11_1_1_ n_n3724 open ngfdn_3 [976] [988] n_n3830 ndn3_15 open nrq1_3 [1128] </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  open ble[3].out[0]->clbouts  open ble[5].out[0]->clbouts  open open </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n3363" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  clb.I[5]->crossbar  clb.I[6]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n3363" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3363" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3363" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3363 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3059" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->crossbar  clb.I[2]->crossbar  clb.I[17]->crossbar  clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3059" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3059" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3059" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3059 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3099" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3099 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[2189]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  clb.I[14]->crossbar  clb.I[10]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2189]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2189]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2189]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[2189] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3935" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  clb.I[12]->crossbar  clb.I[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3935" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3935" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3935" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3935 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3936" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3936 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n4184" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[3]->crossbar  clb.I[16]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4184" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4184" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4184" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4184 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4185" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4185 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv11_1_1_" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[7]->crossbar  ble[4].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv11_1_1_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv11_1_1_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv11_1_1_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">pv11_1_1_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[2275]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[1]->crossbar  clb.I[3]->crossbar  clb.I[16]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2275]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2275]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2275]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[2275] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4140" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[13]->crossbar  ble[6].out[0]->crossbar  clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4140" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4140" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4140" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4140 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4142" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4142 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3526" instance="clb[32]" mode="clb">
		<inputs>
			<port name="I">nrq3_11 n_n3243 [914] ngfdn_3 [1707] [6312] open [1004] [1212] open [1078] open [1884] [1002] open open n_n3810 open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  open ble[3].out[0]->clbouts  open open open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n3271" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  clb.I[4]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3271" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3271" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3271" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3271 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4233" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4233 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="nrq3_12" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[3]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="nrq3_12" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="nrq3_12" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="nrq3_12" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">nrq3_12 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1708]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  clb.I[1]->crossbar  clb.I[2]->crossbar  clb.I[13]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1708]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1708]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1708]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1708] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3241" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  clb.I[12]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3241" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3241" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3241" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3241 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3242" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3242 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1885]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  clb.I[1]->crossbar  clb.I[2]->crossbar  clb.I[16]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1885]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1885]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1885]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1885] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3324" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[1].out[0]->crossbar  clb.I[10]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n3324" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3324" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3324" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3324 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1213]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->crossbar  ble[5].out[0]->crossbar  clb.I[1]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1213]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1213]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1213]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1213] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3526" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  ble[6].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3526" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3526" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3526" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3526 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3841" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3841 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="[1898]" instance="clb[33]" mode="clb">
		<inputs>
			<port name="I">n_n4169 n_n4367 [1076] [6295] [1903] nrq3_12 n_n4019 n_n3898 [1905] [1904] nrq3_15 n_n4229 [1079] n_n3884 [1901] n_n4366 [2049] [2050] </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  open open ble[4].out[0]->clbouts  open open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[1899]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  clb.I[4]->crossbar  clb.I[9]->crossbar  clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1899]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1899]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1899]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1899] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1086]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  clb.I[4]->crossbar  clb.I[9]->crossbar  clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1086]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1086]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1086]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1086] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6317]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->crossbar  clb.I[1]->crossbar  clb.I[10]->crossbar  clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6317]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6317]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6317]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[6317] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4168" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->crossbar  clb.I[11]->crossbar  clb.I[12]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n4168" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4168" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4168" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4168 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4345" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  ble[3].out[0]->crossbar  clb.I[16]->crossbar  clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n4345" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4345" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4345" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4345 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3334" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->crossbar  clb.I[5]->crossbar  clb.I[2]->crossbar  ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n3334" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3334" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3334" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3334 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1104]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  clb.I[4]->crossbar  clb.I[9]->crossbar  clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1104]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1104]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1104]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1104] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1898]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  clb.I[6]->crossbar  clb.I[13]->crossbar  ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1898]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1898]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1898]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1898] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n3049" instance="clb[34]" mode="clb">
		<inputs>
			<port name="I">preset_0_0_ tin_pv4_6_6_ open [894] ndn3_6 pdn [997] open ndn3_5 open open open open n_n4151 preset [1028] open nsr1_2 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  open open open ble[5].out[0]->clbouts  open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="nrq1_3" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  ble[1].out[0]->crossbar  clb.I[17]->crossbar  clb.I[13]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="nrq1_3" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="nrq1_3" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="nrq1_3" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">nrq1_3 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3982" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[5]->crossbar  clb.I[15]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3982" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3982" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3982" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3982 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="nlc1_2" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">nlc1_2 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3773" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  ble[2].out[0]->crossbar  clb.I[5]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3773" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3773" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3773" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3773 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3774" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3774 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1218]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  ble[4].out[0]->crossbar  clb.I[5]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1218]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1218]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1218]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1218] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3412" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[3]->crossbar  ble[3].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3412" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3412" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3412" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3412 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3413" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3413 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv4_6_6_" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  ble[2].out[0]->crossbar  ble[4].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv4_6_6_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv4_6_6_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv4_6_6_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">pv4_6_6_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1736]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[14]->crossbar  clb.I[8]->crossbar  clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1736]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1736]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1736]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1736] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3049" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  clb.I[6]->crossbar  ble[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3049" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3049" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3049" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3049 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4251" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4251 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n4367" instance="clb[35]" mode="clb">
		<inputs>
			<port name="I">[1957] pv6_0_0_ n_n3968 [2162] [6268] [990] n_n3922 open n_n3604 [6361] [1812] n_n3533 pv6_5_5_ pv6_6_6_ [1837] open n_n4201 pv6_7_7_ </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n3216" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->crossbar  clb.I[17]->crossbar  clb.I[10]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3216" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3216" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3216" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3216 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4337" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4337 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[6266]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  clb.I[6]->crossbar  clb.I[16]->crossbar  clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6266]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6266]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6266]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[6266] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3032" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->crossbar  clb.I[13]->crossbar  clb.I[14]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3032" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3032" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3032" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3032 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3892" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3892 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3373" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->crossbar  clb.I[12]->crossbar  clb.I[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3373" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3373" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3373" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3373 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4071" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4071 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n4348" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[5]->crossbar  clb.I[3]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4348" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4348" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4348" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n4348 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4349" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4349 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[6265]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  ble[3].out[0]->crossbar  ble[2].out[0]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6265]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6265]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6265]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[6265] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3684" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  ble[7].out[0]->crossbar  clb.I[4]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3684" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3684" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3684" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3684 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3658" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3658 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n4367" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  ble[6].out[0]->crossbar  ble[5].out[0]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n4367" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4367" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4367" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4367 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[6275]" instance="clb[36]" mode="clb">
		<inputs>
			<port name="I">pv2_2_2_ nen3_10 open pv2_1_1_ preset [1755] [1655] open n_n4125 n_n4367 open open open ndn3_15 n_n3901 ngfdn_3 [999] open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  open ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="[6281]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  ble[3].out[0]->crossbar  ble[2].out[0]->crossbar  clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6281]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6281]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6281]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[6281] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3123" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[16]->crossbar  clb.I[0]->crossbar  clb.I[6]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3123" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3123" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3123" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3123 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3978" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3978 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[2173]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  clb.I[1]->crossbar  ble[1].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2173]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2173]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2173]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[2173] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="nrq3_15" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->crossbar  clb.I[13]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="nrq3_15" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="nrq3_15" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="nrq3_15" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">nrq3_15 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3751" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  clb.I[1]->crossbar  clb.I[4]->crossbar  clb.I[15]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3751" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3751" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3751" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3751 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="ndn3_10" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">ndn3_10 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3327" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  clb.I[16]->crossbar  clb.I[5]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3327" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3327" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3327" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3327 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3328" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3328 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[2187]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  ble[5].out[0]->crossbar  clb.I[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2187]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2187]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2187]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[2187] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6275]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[9]->crossbar  ble[3].out[0]->crossbar  ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6275]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6275]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6275]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[6275] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n3701" instance="clb[37]" mode="clb">
		<inputs>
			<port name="I">pdn tin_pv6_1_1_ open [894] nrq1_3 open [990] open open open open ndn3_5 open open preset open ngfdn_3 open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  open open open ble[5].out[0]->clbouts  open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n3675" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  ble[1].out[0]->crossbar  ble[0].out[0]->crossbar  clb.I[16]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3675" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3675" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3675" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3675 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="ndn3_7" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">ndn3_7 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n4321" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  ble[1].out[0]->crossbar  clb.I[16]->crossbar  clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4321" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4321" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4321" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4321 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="ndn3_6" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">ndn3_6 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3143" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  ble[2].out[0]->crossbar  clb.I[0]->crossbar  clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3143" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3143" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3143" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3143 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3144" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3144 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1604]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  ble[4].out[0]->crossbar  clb.I[0]->crossbar  clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1604]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1604]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1604]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1604] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3950" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[3]->crossbar  ble[3].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3950" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3950" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3950" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3950 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3952" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3952 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv6_1_1_" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  ble[2].out[0]->crossbar  ble[4].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv6_1_1_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv6_1_1_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv6_1_1_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">pv6_1_1_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1547]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[14]->crossbar  ble[1].out[0]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1547]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1547]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1547]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1547] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3701" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  clb.I[6]->crossbar  ble[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3701" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3701" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3701" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3701 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4201" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4201 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3530" instance="clb[38]" mode="clb">
		<inputs>
			<port name="I">open tin_pv6_2_2_ pdn [894] ndn3_7 nrq1_3 open open open open open open open preset ndn3_6 open n_n3656 [2011] </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  open open open ble[5].out[0]->clbouts  open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="[990]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[14]->crossbar  clb.I[4]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[990]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[990]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[990]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[990] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1189]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[16]->crossbar  clb.I[17]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1189]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1189]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1189]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[1189] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3306" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  ble[2].out[0]->crossbar  clb.I[2]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3306" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3306" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3306" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3306 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3307" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3307 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1518]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  ble[4].out[0]->crossbar  clb.I[2]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1518]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1518]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1518]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1518] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3137" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[3]->crossbar  ble[3].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3137" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3137" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3137" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3137 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3138" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3138 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv6_2_2_" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  ble[2].out[0]->crossbar  ble[4].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv6_2_2_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv6_2_2_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv6_2_2_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">pv6_2_2_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1598]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[13]->crossbar  clb.I[14]->crossbar  clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1598]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1598]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1598]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1598] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3530" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  ble[0].out[0]->crossbar  ble[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3530" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3530" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3530" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3530 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3968" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3968 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3374" instance="clb[39]" mode="clb">
		<inputs>
			<port name="I">pdn tin_pv6_3_3_ [1006] [894] preset open [990] nrq1_3 ndn3_6 ndn3_7 open open [6366] open [2011] [1323] open n_n3656 </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->clbouts  open open open ble[5].out[0]->clbouts  open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="[1325]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[17]->crossbar  clb.I[14]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1325]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1325]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1325]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[1325] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4028" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->crossbar  clb.I[2]->crossbar  clb.I[15]->crossbar  clb.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4028" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4028" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4028" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4028 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4029" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4029 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3203" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  ble[2].out[0]->crossbar  clb.I[0]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3203" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3203" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3203" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3203 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3204" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3204 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1179]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  ble[4].out[0]->crossbar  clb.I[0]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1179]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1179]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1179]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1179] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3484" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[3]->crossbar  ble[3].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3484" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3484" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3484" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3484 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3486" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3486 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv6_3_3_" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  ble[2].out[0]->crossbar  ble[4].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv6_3_3_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv6_3_3_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv6_3_3_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">pv6_3_3_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1387]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[4]->crossbar  clb.I[8]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1387]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1387]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1387]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1387] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3374" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  clb.I[6]->crossbar  ble[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3374" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3374" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3374" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3374 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3533" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3533 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3033" instance="clb[40]" mode="clb">
		<inputs>
			<port name="I">pdn tin_pv6_4_4_ [1006] [894] preset open [990] nrq1_3 ndn3_6 ndn3_7 open open [6380] open [2011] [1182] open n_n3656 </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->clbouts  open open open ble[5].out[0]->clbouts  open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="[1184]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[17]->crossbar  clb.I[14]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1184]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1184]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1184]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[1184] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3104" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->crossbar  clb.I[2]->crossbar  clb.I[15]->crossbar  clb.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3104" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3104" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3104" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3104 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3865" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3865 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3092" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  ble[2].out[0]->crossbar  clb.I[0]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3092" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3092" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3092" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3092 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3093" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3093 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1514]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  ble[4].out[0]->crossbar  clb.I[0]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1514]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1514]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1514]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1514] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4063" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[3]->crossbar  ble[3].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4063" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4063" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4063" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n4063 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4065" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4065 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv6_4_4_" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  ble[2].out[0]->crossbar  ble[4].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv6_4_4_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv6_4_4_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv6_4_4_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">pv6_4_4_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1594]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[4]->crossbar  clb.I[8]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1594]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1594]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1594]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1594] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3033" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  clb.I[6]->crossbar  ble[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3033" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3033" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3033" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3033 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3922" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3922 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n4094" instance="clb[41]" mode="clb">
		<inputs>
			<port name="I">n_n4145 nrq3_12 [1892] nrq3_15 pv2_6_6_ [1894] n_n4367 [1002] [1259] [1898] [1899] [999] ndn3_10 nen3_10 n_n3475 [1271] [1075] n_n3919 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  open open ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n3122" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  clb.I[11]->crossbar  clb.I[15]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3122" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3122" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3122" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3122 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4062" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4062 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1893]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  clb.I[13]->crossbar  clb.I[17]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1893]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1893]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1893]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[1893] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1896]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  clb.I[13]->crossbar  ble[0].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1896]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1896]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1896]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[1896] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6318]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[6]->crossbar  clb.I[3]->crossbar  ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6318]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6318]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6318]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[6318] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4096" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[1]->crossbar  clb.I[16]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n4096" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4096" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4096" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4096 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1094]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  clb.I[2]->crossbar  ble[1].out[0]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1094]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1094]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1094]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1094] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1260]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->crossbar  ble[5].out[0]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1260]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1260]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1260]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1260] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4094" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  ble[6].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4094" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4094" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4094" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n4094 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4095" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4095 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n4121" instance="clb[42]" mode="clb">
		<inputs>
			<port name="I">n_n4095 open open open open [894] [1613] tin_pv2_6_6_ nrq3_11 n_n3556 n_n3120 open nrq1_3 open preset open pdn ngfdn_3 </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->clbouts  open open ble[4].out[0]->clbouts  open open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="[1375]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[16]->crossbar  clb.I[12]->crossbar  ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1375]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1375]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1375]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1375] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="pv2_6_6_" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  clb.I[7]->crossbar  clb.I[10]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv2_6_6_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv2_6_6_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv2_6_6_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">pv2_6_6_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3383" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  clb.I[0]->crossbar  clb.I[5]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3383" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3383" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3383" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3383 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3385" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3385 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1524]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  ble[4].out[0]->crossbar  clb.I[16]->crossbar  clb.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1524]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1524]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1524]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1524] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3019" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  clb.I[0]->crossbar  clb.I[5]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3019" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3019" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3019" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3019 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3020" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3020 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[6321]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[9]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6321]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6321]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6321]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6321] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1612]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[14]->crossbar  clb.I[8]->crossbar  clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1612]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1612]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1612]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1612] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4121" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  clb.I[6]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4121" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4121" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4121" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n4121 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4122" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4122 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3459" instance="clb[43]" mode="clb">
		<inputs>
			<port name="I">[1096] ndn3_10 [1333] nen3_10 n_n3884 n_n4047 [1614] n_n4345 n_n4021 [1086] n_n3810 n_n4367 nrq3_15 n_n3916 nrq3_12 [1002] [1673] preset </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->clbouts  open ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="[2039]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[3]->crossbar  clb.I[8]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2039]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2039]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2039]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[2039] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1004]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[3]->crossbar  clb.I[17]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1004]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1004]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1004]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[1004] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6296]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->crossbar  clb.I[11]->crossbar  clb.I[12]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6296]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6296]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6296]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[6296] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4019" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[14]->crossbar  clb.I[0]->crossbar  ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n4019" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4019" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4019" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4019 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3302" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  clb.I[15]->crossbar  clb.I[16]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3302" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3302" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3302" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3302 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4288" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4288 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n4156" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4156" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4156" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4156" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n4156 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4157" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4157 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n4158" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->crossbar  ble[3].out[0]->crossbar  clb.I[4]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n4158" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4158" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4158" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4158 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3459" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->crossbar  ble[6].out[0]->crossbar  clb.I[6]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3459" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3459" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3459" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3459 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3898" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3898 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="[6295]" instance="clb[44]" mode="clb">
		<inputs>
			<port name="I">[2049] pv2_3_3_ [1976] [2050] nen3_10 open n_n4367 n_n4229 ndn3_10 n_n4169 [999] preset nrq3_11 nrq3_15 ngfdn_3 n_n4126 [1402] [1079] </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  open ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="[1487]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  ble[1].out[0]->crossbar  clb.I[0]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1487]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1487]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1487]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1487] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3810" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->crossbar  clb.I[12]->crossbar  clb.I[14]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n3810" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3810" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3810" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3810 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[2045]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->crossbar  clb.I[12]->crossbar  clb.I[14]->crossbar  clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2045]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2045]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2045]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[2045] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1110]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[9]->crossbar  ble[2].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1110]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1110]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1110]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[1110] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3632" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  clb.I[11]->crossbar  clb.I[15]->crossbar  clb.I[16]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3632" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3632" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3632" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3632 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3769" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3769 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3256" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3256" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3256" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3256" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3256 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3281" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3281 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[2044]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  clb.I[8]->crossbar  clb.I[4]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2044]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2044]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2044]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[2044] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6295]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  clb.I[6]->crossbar  clb.I[13]->crossbar  ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6295]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6295]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6295]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[6295] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n3981" instance="clb[45]" mode="clb">
		<inputs>
			<port name="I">[994] pv1_2_2_ nen3_10 n_n3810 nrq3_11 [988] [2000] n_n4316 n_n3363 ndn3_10 ngfdn_3 n_n3362 [1449] ndn3_15 pv11_2_2_ [941] [2023] [1129] </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  open ble[4].out[0]->clbouts  open open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n3017" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  ble[1].out[0]->crossbar  clb.I[12]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3017" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3017" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3017" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3017 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3657" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3657 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n4015" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[11]->crossbar  clb.I[15]->crossbar  clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n4015" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4015" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4015" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4015 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4210" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[5]->crossbar  clb.I[6]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4210" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4210" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4210" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n4210 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4211" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4211 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[2175]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[13]->crossbar  ble[2].out[0]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2175]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2175]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2175]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[2175] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3181" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[0]->crossbar  clb.I[16]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3181" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3181" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3181" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3181 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3858" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3858 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[2176]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  clb.I[9]->crossbar  clb.I[2]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2176]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2176]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2176]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[2176] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[2177]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->crossbar  clb.I[4]->crossbar  clb.I[10]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2177]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2177]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2177]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[2177] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3981" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  ble[5].out[0]->crossbar  ble[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n3981" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3981" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3981" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3981 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[2174]" instance="clb[46]" mode="clb">
		<inputs>
			<port name="I">open open open open [6281] open nrq3_12 open n_n3981 [894] open n_n4155 nrq1_3 n_n4316 n_n4315 preset pdn open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open open ble[3].out[0]->clbouts  open open ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n3462" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[9]->crossbar  ble[1].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3462" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3462" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3462" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3462 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3463" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3463 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1385]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->crossbar  clb.I[16]->crossbar  clb.I[12]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1385]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1385]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1385]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1385] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3189" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->crossbar  clb.I[16]->crossbar  clb.I[12]->crossbar  ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3189" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3189" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3189" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3189 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3190" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3190 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv3_2_2_" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  ble[2].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv3_2_2_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv3_2_2_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv3_2_2_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv3_2_2_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[983]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  clb.I[15]->crossbar  clb.I[16]->crossbar  clb.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[983]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[983]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[983]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[983] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3737" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[9]->crossbar  ble[4].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3737" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3737" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3737" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3737 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3739" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3739 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1129]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[8]->crossbar  clb.I[4]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1129]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1129]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1129]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[1129] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[2174]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[6]->crossbar  clb.I[14]->crossbar  clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2174]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2174]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2174]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[2174] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n3399" instance="clb[47]" mode="clb">
		<inputs>
			<port name="I">[6356] nsr3_17 n_n4367 [6357] open n_n4057 n_n4098 [6265] n_n3658 [6266] open [1068] open preset [6349] open nsr3_14 open </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->clbouts  open ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  open open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="[6355]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  clb.I[5]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6355]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6355]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6355]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6355] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3473" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[5]->crossbar  clb.I[11]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3473" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3473" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3473" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3473 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4056" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4056 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1477]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->crossbar  clb.I[6]->crossbar  clb.I[14]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1477]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1477]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1477]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1477] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n130" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  ble[2].out[0]->crossbar  clb.I[0]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n130" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n130" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n130" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n130 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4045" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4045 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[6268]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  clb.I[1]->crossbar  clb.I[16]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6268]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6268]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6268]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[6268] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4335" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->crossbar  clb.I[9]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n4335" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4335" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4335" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n4335 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1016]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[8]->crossbar  ble[5].out[0]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1016]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1016]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1016]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1016] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3399" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  ble[6].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3399" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3399" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3399" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3399 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3604" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3604 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n4081" instance="clb[48]" mode="clb">
		<inputs>
			<port name="I">[894] tin_pv4_7_7_ pdn open open nrq1_3 [997] open ndn3_6 open open open open open preset open ngfdn_3 [1021] </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  open open open ble[5].out[0]->clbouts  open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n3614" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  ble[0].out[0]->crossbar  ble[1].out[0]->crossbar  clb.I[16]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3614" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3614" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3614" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3614 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="ndn3_5" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">ndn3_5 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3227" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[16]->crossbar  clb.I[17]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3227" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3227" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3227" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3227 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="ndn3_4" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">ndn3_4 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n4113" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  ble[2].out[0]->crossbar  clb.I[2]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4113" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4113" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4113" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4113 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4114" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4114 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1265]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  ble[4].out[0]->crossbar  clb.I[2]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1265]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1265]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1265]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1265] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4165" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[0]->crossbar  ble[3].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4165" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4165" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4165" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n4165 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4166" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4166 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv4_7_7_" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  ble[2].out[0]->crossbar  ble[4].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv4_7_7_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv4_7_7_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv4_7_7_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">pv4_7_7_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1679]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[14]->crossbar  ble[0].out[0]->crossbar  clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1679]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1679]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1679]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1679] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4081" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  clb.I[6]->crossbar  ble[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4081" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4081" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4081" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n4081 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4270" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4270 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3538" instance="clb[49]" mode="clb">
		<inputs>
			<port name="I">[988] preset open tin_pv2_0_0_ ndn3_4 pdn [999] open pv11_0_0_ ndn3_5 [1433] nrq1_3 n_n3608 [894] open open n_n3688 open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  open open open ble[5].out[0]->clbouts  open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="[6272]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->crossbar  clb.I[16]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6272]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6272]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6272]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6272] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3030" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[0]->crossbar  clb.I[10]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3030" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3030" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3030" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3030 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3624" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3624 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1298]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  ble[3].out[0]->crossbar  clb.I[5]->crossbar  clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1298]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1298]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1298]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1298] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3908" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  clb.I[13]->crossbar  ble[2].out[0]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3908" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3908" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3908" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3908 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3910" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3910 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3210" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  ble[4].out[0]->crossbar  clb.I[5]->crossbar  clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3210" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3210" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3210" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3210 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3211" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3211 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv2_0_0_" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  ble[4].out[0]->crossbar  ble[3].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv2_0_0_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv2_0_0_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv2_0_0_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">pv2_0_0_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1191]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[1]->crossbar  clb.I[4]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1191]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1191]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1191]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1191] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3538" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  clb.I[6]->crossbar  ble[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3538" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3538" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3538" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3538 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3931" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3931 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="[2183]" instance="clb[50]" mode="clb">
		<inputs>
			<port name="I">preset ngfdn_3 n_n3974 nrq3_11 [1155] [994] ndn3_10 pv1_0_0_ ndn3_15 open [1949] [2188] [6275] n_n3624 nen3_10 n_n3810 n_n3976 open </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->clbouts  open ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="[1195]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  clb.I[0]->crossbar  clb.I[4]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1195]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1195]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1195]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[1195] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1128]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  clb.I[2]->crossbar  clb.I[11]->crossbar  clb.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1128]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1128]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1128]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1128] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3877" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->crossbar  clb.I[5]->crossbar  ble[0].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3877" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3877" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3877" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3877 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3878" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3878 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[2184]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[6]->crossbar  clb.I[14]->crossbar  ble[2].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2184]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2184]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2184]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[2184] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[2185]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[3]->crossbar  clb.I[16]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2185]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2185]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2185]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[2185] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3975" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[3].out[0]->crossbar  ble[4].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n3975" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3975" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3975" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3975 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3018" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->crossbar  ble[5].out[0]->crossbar  clb.I[2]->crossbar  clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3018" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3018" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3018" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3018 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3688" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3688 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[2183]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  ble[6].out[0]->crossbar  clb.I[13]->crossbar  clb.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2183]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2183]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2183]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[2183] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[1901]" instance="clb[51]" mode="clb">
		<inputs>
			<port name="I">tin_pv2_5_5_ n_n4157 ndn3_5 nrq1_3 [999] [894] n_n3035 open ndn3_10 n_n4288 ndn3_4 open pdn nen3_10 open preset open open </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->clbouts  open open ble[4].out[0]->clbouts  open open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="[2153]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->crossbar  ble[2].out[0]->crossbar  clb.I[12]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2153]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2153]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2153]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[2153] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6259]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[6]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6259]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6259]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6259]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6259] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3778" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[5]->crossbar  ble[0].out[0]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3778" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3778" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3778" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3778 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3780" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3780 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n4058" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->crossbar  ble[3].out[0]->crossbar  clb.I[12]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4058" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4058" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4058" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4058 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4059" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4059 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv2_5_5_" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  ble[2].out[0]->crossbar  ble[3].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv2_5_5_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv2_5_5_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv2_5_5_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">pv2_5_5_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1574]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  clb.I[15]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1574]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1574]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1574]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1574] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3853" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  clb.I[4]->crossbar  ble[5].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3853" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3853" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3853" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3853 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3854" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3854 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1901]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  ble[6].out[0]->crossbar  clb.I[13]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1901]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1901]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1901]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[1901] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[2190]" instance="clb[52]" mode="clb">
		<inputs>
			<port name="I">pready_0_0_ [1315] [911] open [944] open nlc1_2 pv1_1_1_ ndn3_10 [1155] preset ndn3_4 open nen3_10 nsr1_2 preset_0_0_ open [1316] </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  open ble[4].out[0]->clbouts  open open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n123" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->crossbar  ble[2].out[0]->crossbar  clb.I[4]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n123" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n123" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n123" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n123 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="nsr3_3" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">nsr3_3 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n122" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[1]->crossbar  clb.I[17]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n122" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n122" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n122" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n122 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4151" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4151 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="nrq3_2" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->crossbar  clb.I[6]->crossbar  clb.I[14]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="nrq3_2" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="nrq3_2" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="nrq3_2" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">nrq3_2 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6284]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[11]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6284]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6284]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6284]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6284] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[994]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  ble[0].out[0]->crossbar  ble[2].out[0]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[994]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[994]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[994]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[994] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1329]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  clb.I[10]->crossbar  clb.I[9]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1329]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1329]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1329]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[1329] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3045" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->crossbar  ble[4].out[0]->crossbar  ble[5].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3045" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3045" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3045" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3045 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3208" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3208 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[2190]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[13]->crossbar  ble[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2190]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2190]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2190]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[2190] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[2191]" instance="clb[53]" mode="clb">
		<inputs>
			<port name="I">pv1_4_4_ nrq3_11 n_n4229 [994] ndn3_15 [1780] nen3_10 open n_n4222 n_n3741 ngfdn_3 open ndn3_10 open n_n3578 n_n3916 open n_n4074 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n3837" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[3]->crossbar  clb.I[5]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3837" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3837" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3837" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3837 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3886" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3886 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[2035]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[4]->crossbar  clb.I[17]->crossbar  clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2035]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2035]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2035]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[2035] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[2036]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  ble[0].out[0]->crossbar  clb.I[6]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2036]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2036]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2036]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[2036] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3884" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  ble[1].out[0]->crossbar  ble[2].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n3884" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3884" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3884" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3884 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[2037]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[10]->crossbar  clb.I[15]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2037]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2037]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2037]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[2037] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[2048]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2048]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2048]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2048]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[2048] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[2188]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[10]->crossbar  clb.I[9]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2188]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2188]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2188]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[2188] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[2191]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[1]->crossbar  clb.I[10]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2191]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2191]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2191]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[2191] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n3289" instance="clb[54]" mode="clb">
		<inputs>
			<port name="I">n_n3898 [916] n_n3769 open n_n4316 n_n3475 n_n4145 n_n3916 preset n_n3900 n_n4229 n_n3841 [1034] n_n4126 [1365] n_n4047 open [934] </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  open open ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n3585" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  ble[0].out[0]->crossbar  clb.I[1]->crossbar  clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3585" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3585" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3585" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3585 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4324" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4324 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3382" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->crossbar  clb.I[1]->crossbar  clb.I[17]->crossbar  clb.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3382" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3382" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3382" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3382 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4366" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4366 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1062]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  clb.I[5]->crossbar  clb.I[6]->crossbar  clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1062]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1062]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1062]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1062] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3205" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  ble[1].out[0]->crossbar  clb.I[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n3205" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3205" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3205" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3205 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3869" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  clb.I[7]->crossbar  clb.I[15]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n3869" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3869" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3869" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3869 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3870" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n3870" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3870" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3870" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3870 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3899" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[4]->crossbar  clb.I[9]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n3899" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3899" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3899" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3899 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3289" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  ble[7].out[0]->crossbar  clb.I[13]->crossbar  clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3289" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3289" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3289" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3289 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3901" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3901 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3552" instance="clb[55]" mode="clb">
		<inputs>
			<port name="I">n_n4057 open n_n4056 open [6385] n_n4367 [6268] open n_n4222 preset [6349] open open n_n3976 [916] open n_n4099 [1119] </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  open open ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="[6270]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->crossbar  clb.I[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6270]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6270]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6270]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6270] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3355" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[16]->crossbar  clb.I[17]->crossbar  clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3355" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3355" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3355" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3355 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3557" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3557 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n4126" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  clb.I[5]->crossbar  clb.I[6]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n4126" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4126" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4126" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4126 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1363]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[14]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1363]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1363]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1363]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1363] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1362]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[9]->crossbar  ble[2].out[0]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1362]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1362]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1362]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1362] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4124" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  clb.I[9]->crossbar  ble[2].out[0]->crossbar  clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4124" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4124" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4124" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4124 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4125" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4125 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3900" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[13]->crossbar  clb.I[8]->crossbar  ble[5].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n3900" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3900" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3900" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3900 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3552" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[13]->crossbar  clb.I[14]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3552" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3552" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3552" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3552 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3934" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3934 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3308" instance="clb[56]" mode="clb">
		<inputs>
			<port name="I">n_n3975 open preset open [2049] ndn3_15 ngfdn_3 open [1110] [2050] open n_n4015 open n_n3974 open open open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open open ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  open open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n3607" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  clb.I[0]->crossbar  clb.I[13]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3607" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3607" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3607" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3607 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3608" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3608 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1168]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  clb.I[5]->crossbar  clb.I[6]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1168]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1168]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1168]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1168] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1998]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  clb.I[5]->crossbar  clb.I[6]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1998]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1998]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1998]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1998] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3148" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  clb.I[11]->crossbar  ble[2].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3148" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3148" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3148" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3148 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3495" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3495 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1002]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  clb.I[5]->crossbar  clb.I[6]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1002]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1002]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1002]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[1002] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1508]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[2]->crossbar  clb.I[5]->crossbar  clb.I[6]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1508]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1508]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1508]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1508] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1509]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  clb.I[8]->crossbar  clb.I[4]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1509]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1509]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1509]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1509] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3308" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  ble[6].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3308" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3308" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3308" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3308 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4351" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4351 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3058" instance="clb[57]" mode="clb">
		<inputs>
			<port name="I">n_n4351 pdn open [894] open open [1487] tin_pv2_3_3_ nrq3_11 n_n3250 [1859] open nrq1_3 open preset open open ngfdn_3 </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  open open open open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n3873" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[1]->crossbar  clb.I[12]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3873" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3873" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3873" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3873 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3874" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3874 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n4170" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  clb.I[0]->crossbar  clb.I[3]->crossbar  clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4170" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4170" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4170" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4170 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4172" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4172 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv2_3_3_" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  clb.I[7]->crossbar  ble[0].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv2_3_3_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv2_3_3_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv2_3_3_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">pv2_3_3_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1830]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  ble[4].out[0]->crossbar  clb.I[1]->crossbar  clb.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1830]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1830]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1830]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1830] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3464" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  clb.I[0]->crossbar  clb.I[3]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3464" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3464" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3464" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3464 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3465" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3465 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[6322]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[9]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6322]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6322]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6322]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6322] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1486]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[14]->crossbar  clb.I[8]->crossbar  clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1486]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1486]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1486]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1486] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3058" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  clb.I[6]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3058" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3058" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3058" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3058 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3085" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3085 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3147" instance="clb[58]" mode="clb">
		<inputs>
			<port name="I">ngfdn_3 preset [2036] pv11_4_4_ nrq3_11 [2037] n_n3810 n_n4345 [1002] [988] [2035] [1429] open [894] [1248] n_n4019 open ndn3_15 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  open open ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n3494" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  clb.I[9]->crossbar  clb.I[11]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3494" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3494" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3494" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3494 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3578" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3578 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3665" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[2].out[0]->crossbar  clb.I[13]->crossbar  clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3665" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3665" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3665" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3665 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3667" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3667 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[6291]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  ble[0].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6291]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6291]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6291]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6291] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[2029]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  clb.I[1]->crossbar  clb.I[0]->crossbar  clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2029]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2029]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2029]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[2029] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1699]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[1]->crossbar  clb.I[17]->crossbar  clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1699]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1699]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1699]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1699] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4073" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->crossbar  ble[6].out[0]->crossbar  clb.I[6]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4073" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4073" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4073" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4073 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4074" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4074 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1122]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1122]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1122]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1122]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1122] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3147" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[7]->crossbar  ble[6].out[0]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3147" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3147" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3147" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3147 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3458" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3458 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3110" instance="clb[59]" mode="clb">
		<inputs>
			<port name="I">open preset open open open open open open n_n3841 open pdn open open [894] [1078] nrq1_3 open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open open open open ble[5].out[0]->clbouts  open open </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="pv3_7_7_" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  ble[1].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv3_7_7_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv3_7_7_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv3_7_7_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv3_7_7_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3589" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[10]->crossbar  clb.I[15]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3589" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3589" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3589" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3589 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3590" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3590 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1204]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[10]->crossbar  clb.I[15]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1204]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1204]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1204]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1204] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4100" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[13]->crossbar  ble[2].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4100" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4100" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4100" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n4100 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4102" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4102 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n4004" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[10]->crossbar  clb.I[15]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4004" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4004" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4004" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4004 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4005" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4005 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv5_7_7_" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[4].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv5_7_7_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv5_7_7_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv5_7_7_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv5_7_7_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1868]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[1]->crossbar  clb.I[10]->crossbar  clb.I[15]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1868]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1868]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1868]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1868] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3110" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[13]->crossbar  clb.I[14]->crossbar  ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3110" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3110" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3110" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3110 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3111" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3111 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3031" instance="clb[60]" mode="clb">
		<inputs>
			<port name="I">open tin_pv10_6_6_ open [894] preset nrq1_3 open open open open open ngfdn_3 open open ndn3_7 open pdn open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  open open open ble[5].out[0]->clbouts  open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n4218" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  clb.I[14]->crossbar  ble[0].out[0]->crossbar  clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4218" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4218" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4218" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4218 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="ndn3_8" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">ndn3_8 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[992]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  clb.I[14]->crossbar  ble[0].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[992]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[992]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[992]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[992] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3569" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  ble[2].out[0]->crossbar  clb.I[16]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3569" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3569" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3569" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3569 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3570" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3570 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1246]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  ble[4].out[0]->crossbar  clb.I[16]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1246]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1246]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1246]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1246] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3340" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[3]->crossbar  ble[3].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3340" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3340" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3340" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3340 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3342" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3342 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv10_6_6_" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  ble[2].out[0]->crossbar  ble[4].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv10_6_6_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv10_6_6_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv10_6_6_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">pv10_6_6_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1335]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[4]->crossbar  clb.I[14]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1335]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1335]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1335]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1335] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3031" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  ble[1].out[0]->crossbar  ble[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3031" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3031" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3031" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3031 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4299" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4299 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="[2047]" instance="clb[61]" mode="clb">
		<inputs>
			<port name="I">tin_pv1_3_3_ n_n3250 open nrq1_3 [994] [1788] n_n3085 open ndn3_10 [894] [1155] pdn open nen3_10 open preset open open </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->clbouts  open open ble[4].out[0]->clbouts  open open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="[1199]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->crossbar  ble[2].out[0]->crossbar  clb.I[11]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1199]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1199]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1199]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1199] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3314" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[6]->crossbar  clb.I[1]->crossbar  clb.I[9]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3314" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3314" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3314" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3314 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3316" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3316 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n4178" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[6]->crossbar  clb.I[1]->crossbar  clb.I[9]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4178" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4178" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4178" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4178 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4180" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4180 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3440" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->crossbar  ble[3].out[0]->crossbar  clb.I[11]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3440" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3440" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3440" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3440 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3441" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3441 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv1_3_3_" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  ble[3].out[0]->crossbar  ble[2].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv1_3_3_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv1_3_3_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv1_3_3_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">pv1_3_3_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1728]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  clb.I[15]->crossbar  clb.I[10]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1728]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1728]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1728]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[1728] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4293" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  clb.I[4]->crossbar  ble[5].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4293" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4293" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4293" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n4293 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4294" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4294 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[2047]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  ble[6].out[0]->crossbar  clb.I[13]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2047]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2047]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2047]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[2047] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n3010" instance="clb[62]" mode="clb">
		<inputs>
			<port name="I">pv2_7_7_ tin_pv2_4_4_ pdn [6291] preset open open open [1561] ndn3_5 open open [894] open ndn3_4 nrq1_3 open n_n3458 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  open open open ble[5].out[0]->clbouts  open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="[999]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  clb.I[14]->crossbar  clb.I[9]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[999]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[999]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[999]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[999] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3450" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->crossbar  clb.I[0]->crossbar  clb.I[8]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3450" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3450" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3450" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3450 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3451" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3451 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[2051]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  ble[3].out[0]->crossbar  clb.I[2]->crossbar  clb.I[15]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2051]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2051]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2051]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[2051] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3131" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->crossbar  clb.I[12]->crossbar  ble[2].out[0]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3131" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3131" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3131" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3131 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3133" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3133 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3642" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  ble[4].out[0]->crossbar  clb.I[2]->crossbar  clb.I[15]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3642" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3642" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3642" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3642 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3643" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3643 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv2_4_4_" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  ble[3].out[0]->crossbar  ble[4].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv2_4_4_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv2_4_4_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv2_4_4_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">pv2_4_4_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1275]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[4]->crossbar  clb.I[14]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1275]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1275]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1275]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1275] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3010" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  ble[0].out[0]->crossbar  ble[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3010" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3010" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3010" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3010 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4021" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4021 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3236" instance="clb[63]" mode="clb">
		<inputs>
			<port name="I">open preset open open open open open open n_n4145 open pdn open open [894] [1075] nrq1_3 open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open open open open ble[5].out[0]->clbouts  open open </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="pv3_6_6_" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  ble[1].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv3_6_6_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv3_6_6_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv3_6_6_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv3_6_6_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3251" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[10]->crossbar  clb.I[15]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3251" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3251" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3251" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3251 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3252" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3252 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1527]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[10]->crossbar  clb.I[15]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1527]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1527]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1527]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1527] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3056" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[13]->crossbar  ble[2].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3056" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3056" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3056" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3056 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3057" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3057 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3566" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[10]->crossbar  clb.I[15]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3566" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3566" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3566" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3566 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3567" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3567 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv5_6_6_" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[4].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv5_6_6_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv5_6_6_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv5_6_6_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv5_6_6_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1602]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[1]->crossbar  clb.I[10]->crossbar  clb.I[15]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1602]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1602]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1602]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1602] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3236" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[13]->crossbar  clb.I[14]->crossbar  ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3236" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3236" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3236" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3236 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3237" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3237 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3166" instance="clb[64]" mode="clb">
		<inputs>
			<port name="I">n_n4099 [1119] open open n_n4145 n_n4126 n_n4056 n_n4366 open n_n3898 n_n3869 n_n3656 open [6350] [6349] preset n_n3557 open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  open ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n4098" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n4098" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4098" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4098" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n4098 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1068]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[6]->crossbar  ble[0].out[0]->crossbar  clb.I[14]->crossbar  clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1068]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1068]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1068]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1068] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1565]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  clb.I[6]->crossbar  ble[0].out[0]->crossbar  clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1565]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1565]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1565]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1565] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n131" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  clb.I[13]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n131" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n131" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n131" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n131 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4057" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4057 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[916]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->crossbar  ble[3].out[0]->crossbar  clb.I[16]->crossbar  clb.I[6]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[916]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[916]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[916]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[916] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[934]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->crossbar  clb.I[5]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[934]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[934]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[934]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[934] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1019]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->crossbar  clb.I[4]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1019]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1019]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1019]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1019] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3166" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[4].out[0]->crossbar  ble[5].out[0]->crossbar  ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3166" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3166" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3166" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3166 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3475" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3475 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="[6312]" instance="clb[65]" mode="clb">
		<inputs>
			<port name="I">preset [994] [1155] n_n3242 n_n3170 pdn nrq1_3 ndn3_10 n_n4324 n_n3451 nen3_10 open [1283] n_n4367 nrq3_15 open [894] tin_pv1_7_7_ </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  open open ble[5].out[0]->clbouts  open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n3543" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  ble[0].out[0]->crossbar  clb.I[5]->crossbar  clb.I[6]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3543" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3543" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3543" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3543 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3544" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3544 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n4196" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  clb.I[4]->crossbar  clb.I[16]->crossbar  clb.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4196" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4196" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4196" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4196 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4199" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4199 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv1_7_7_" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->crossbar  ble[0].out[0]->crossbar  ble[1].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv1_7_7_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv1_7_7_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv1_7_7_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">pv1_7_7_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1482]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  clb.I[0]->crossbar  clb.I[2]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1482]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1482]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1482]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[1482] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3258" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  clb.I[1]->crossbar  ble[3].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3258" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3258" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3258" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3258 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3259" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3259 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1909]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->crossbar  clb.I[10]->crossbar  ble[4].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1909]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1909]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1909]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[1909] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1912]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1912]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1912]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1912]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[1912] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6312]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[13]->crossbar  clb.I[14]->crossbar  ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6312]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6312]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6312]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[6312] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[1903]" instance="clb[66]" mode="clb">
		<inputs>
			<port name="I">n_n3207 ngfdn_3 open open open open nrq1_3 pdn ndn3_15 open preset open open n_n4157 n_n3936 open ndn3_8 tin_pv11_5_5_ </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  open ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  open ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="[988]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[16]->crossbar  ble[4].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[988]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[988]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[988]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[988] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[2270]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[16]->crossbar  ble[4].out[0]->crossbar  clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2270]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2270]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2270]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[2270] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3080" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  ble[2].out[0]->crossbar  clb.I[7]->crossbar  clb.I[6]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3080" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3080" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3080" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3080 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3081" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3081 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv11_5_5_" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->crossbar  ble[2].out[0]->crossbar  clb.I[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv11_5_5_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv11_5_5_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv11_5_5_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">pv11_5_5_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4086" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[10]->crossbar  clb.I[16]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4086" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4086" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4086" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4086 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="ndn3_9" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">ndn3_9 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1870]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  clb.I[10]->crossbar  clb.I[16]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1870]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1870]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1870]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1870] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3027" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  ble[0].out[0]->crossbar  ble[5].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3027" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3027" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3027" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3027 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3035" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3035 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1903]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  ble[6].out[0]->crossbar  clb.I[13]->crossbar  clb.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1903]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1903]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1903]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1903] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[1905]" instance="clb[67]" mode="clb">
		<inputs>
			<port name="I">n_n3242 open open open open preset n_n3657 ngfdn_3 n_n3898 n_n3841 n_n3099 open open n_n4157 nrq3_11 n_n4145 n_n3688 open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[1333]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[7]->crossbar  clb.I[5]->crossbar  clb.I[13]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1333]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1333]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1333]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1333] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[976]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[7]->crossbar  clb.I[5]->crossbar  clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[976]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[976]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[976]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[976] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1449]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[7]->crossbar  clb.I[5]->crossbar  clb.I[6]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1449]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1449]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1449]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1449] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1884]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[7]->crossbar  clb.I[5]->crossbar  clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1884]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1884]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1884]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1884] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1949]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[7]->crossbar  clb.I[5]->crossbar  clb.I[16]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1949]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1949]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1949]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1949] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1894]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[7]->crossbar  clb.I[15]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1894]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1894]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1894]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[1894] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1910]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[7]->crossbar  clb.I[9]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1910]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1910]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1910]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[1910] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1905]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[14]->crossbar  clb.I[7]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1905]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1905]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1905]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[1905] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[1904]" instance="clb[68]" mode="clb">
		<inputs>
			<port name="I">tin_pv1_5_5_ open [2259] nrq1_3 open pdn ndn3_10 n_n4157 [994] [1155] [894] open n_n3035 nen3_10 open preset open open </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->clbouts  open open ble[4].out[0]->clbouts  open open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="[1944]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->crossbar  ble[2].out[0]->crossbar  clb.I[5]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1944]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1944]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1944]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1944] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3007" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  clb.I[7]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3007" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3007" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3007" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3007 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3008" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3008 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3312" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  clb.I[7]->crossbar  clb.I[10]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3312" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3312" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3312" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3312 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3313" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3313 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3100" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->crossbar  ble[3].out[0]->crossbar  clb.I[5]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3100" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3100" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3100" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3100 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3101" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3101 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv1_5_5_" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  ble[2].out[0]->crossbar  ble[3].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv1_5_5_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv1_5_5_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv1_5_5_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">pv1_5_5_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[2141]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  clb.I[15]->crossbar  clb.I[9]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2141]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2141]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2141]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[2141] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3510" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  clb.I[8]->crossbar  ble[5].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3510" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3510" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3510" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3510 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3511" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3511 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1904]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  clb.I[6]->crossbar  clb.I[13]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1904]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1904]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1904]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[1904] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n4359" instance="clb[69]" mode="clb">
		<inputs>
			<port name="I">open tin_pv10_7_7_ open [894] ndn3_8 open [992] open ndn3_7 open open nrq1_3 open open preset n_n3896 open pdn </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->clbouts  open open open ble[5].out[0]->clbouts  open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n3781" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[17]->crossbar  clb.I[11]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3781" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3781" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3781" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3781 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3782" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3782 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv12_6_6_" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->crossbar  clb.I[15]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv12_6_6_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv12_6_6_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv12_6_6_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv12_6_6_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3520" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  ble[2].out[0]->crossbar  clb.I[17]->crossbar  clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3520" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3520" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3520" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3520 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3521" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3521 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[2224]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  ble[4].out[0]->crossbar  clb.I[17]->crossbar  clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2224]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2224]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2224]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[2224] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3224" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[3]->crossbar  ble[3].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3224" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3224" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3224" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3224 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3225" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3225 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv10_7_7_" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  ble[4].out[0]->crossbar  ble[2].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv10_7_7_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv10_7_7_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv10_7_7_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">pv10_7_7_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1287]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[14]->crossbar  clb.I[8]->crossbar  clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1287]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1287]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1287]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1287] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4359" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  clb.I[6]->crossbar  ble[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4359" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4359" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4359" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n4359 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4360" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4360 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n4046" instance="clb[70]" mode="clb">
		<inputs>
			<port name="I">n_n4367 open n_n3899 open [916] pdn n_n4126 n_n3916 n_n3870 open n_n3769 nrq1_3 open preset [894] n_n4229 n_n3898 open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open open open ble[4].out[0]->clbouts  open open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="pv7_4_4_" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  ble[1].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv7_4_4_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv7_4_4_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv7_4_4_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv7_4_4_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3052" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[5]->crossbar  clb.I[11]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3052" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3052" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3052" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3052 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3053" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3053 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1497]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  ble[3].out[0]->crossbar  clb.I[5]->crossbar  clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1497]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1497]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1497]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1497] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3072" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[14]->crossbar  clb.I[0]->crossbar  ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3072" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3072" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3072" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3072 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3073" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3073 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1034]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[7]->crossbar  clb.I[16]->crossbar  clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1034]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1034]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1034]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1034] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1038]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[15]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1038]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1038]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1038]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1038] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1659]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->crossbar  clb.I[4]->crossbar  ble[5].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1659]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1659]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1659]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[1659] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4046" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  ble[7].out[0]->crossbar  clb.I[6]->crossbar  ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4046" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4046" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4046" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4046 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4047" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4047 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3579" instance="clb[71]" mode="clb">
		<inputs>
			<port name="I">n_n3656 n_n4201 n_n4126 [2011] n_n4349 n_n3500 open open [1006] [1008] preset open open open n_n4305 open open open </port>
		</inputs>
		<outputs>
			<port name="O">open open open ble[3].out[0]->clbouts  open open open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="[1472]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[3]->crossbar  clb.I[4]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1472]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1472]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1472]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[1472] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1470]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1470]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1470]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1470]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1470] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6358]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  clb.I[14]->crossbar  clb.I[9]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6358]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6358]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6358]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[6358] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n121" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  ble[1].out[0]->crossbar  ble[0].out[0]->crossbar  ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n121" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n121" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n121" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n121 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3954" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3954 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1719]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[0]->crossbar  clb.I[3]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1719]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1719]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1719]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[1719] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1716]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1716]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1716]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1716]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1716] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6332]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[3].out[0]->crossbar  clb.I[14]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6332]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6332]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6332]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[6332] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3579" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  ble[5].out[0]->crossbar  ble[4].out[0]->crossbar  ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3579" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3579" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3579" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3579 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3955" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3955 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3296" instance="clb[72]" mode="clb">
		<inputs>
			<port name="I">n_n3656 n_n3892 n_n4126 n_n3865 n_n4305 n_n3500 n_n4052 [984] [1006] [1008] preset open open [6346] open open [2011] open </port>
		</inputs>
		<outputs>
			<port name="O">open open ble[2].out[0]->clbouts  open open open open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n3294" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  clb.I[7]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n3294" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3294" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3294" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3294 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[942]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[6]->crossbar  clb.I[3]->crossbar  clb.I[7]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[942]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[942]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[942]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[942] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6349]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  ble[0].out[0]->crossbar  ble[1].out[0]->crossbar  clb.I[13]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6349]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6349]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6349]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[6349] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4357" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[6]->crossbar  clb.I[3]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n4357" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4357" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4357" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4357 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[2009]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[0]->crossbar  clb.I[16]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2009]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2009]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2009]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[2009] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[2007]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2007]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2007]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2007]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[2007] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6300]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[4]->crossbar  ble[3].out[0]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6300]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6300]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6300]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[6300] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3296" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  ble[5].out[0]->crossbar  ble[4].out[0]->crossbar  ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3296" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3296" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3296" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3296 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4381" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4381 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3680" instance="clb[73]" mode="clb">
		<inputs>
			<port name="I">open open n_n4126 n_n3954 open n_n3500 open preset [1006] [1008] open open open [1189] n_n4029 n_n4305 open n_n3955 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  open ble[3].out[0]->clbouts  open open open open </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n4006" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[17]->crossbar  clb.I[3]->crossbar  clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n4006" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4006" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4006" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4006 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[984]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[17]->crossbar  clb.I[3]->crossbar  clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[984]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[984]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[984]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[984] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6343]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->crossbar  clb.I[3]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6343]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6343]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6343]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6343] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6346]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->crossbar  ble[4].out[0]->crossbar  ble[0].out[0]->crossbar  ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6346]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6346]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6346]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[6346] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3848" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[17]->crossbar  clb.I[3]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n3848" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3848" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3848" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3848 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1187]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[7]->crossbar  clb.I[2]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1187]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1187]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1187]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1187] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6379]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[15]->crossbar  ble[4].out[0]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6379]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6379]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6379]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[6379] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3680" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  ble[5].out[0]->crossbar  clb.I[13]->crossbar  ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3680" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3680" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3680" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3680 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3845" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3845 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3693" instance="clb[74]" mode="clb">
		<inputs>
			<port name="I">n_n3500 n_n4337 n_n4126 [1630] [1633] open [1632] n_n4381 n_n4305 [1008] preset [984] open open n_n3865 n_n3656 [2011] open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  open open open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n3540" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  clb.I[3]->crossbar  clb.I[4]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3540" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3540" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3540" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3540 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4052" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4052 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[6337]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  ble[0].out[0]->crossbar  clb.I[6]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6337]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6337]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6337]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[6337] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1119]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->crossbar  ble[0].out[0]->crossbar  clb.I[14]->crossbar  clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1119]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1119]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1119]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1119] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1006]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[2]->crossbar  clb.I[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1006]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1006]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1006]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[1006] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1623]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[15]->crossbar  clb.I[16]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1623]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1623]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1623]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[1623] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1621]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1621]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1621]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1621]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1621] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6338]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[8]->crossbar  ble[2].out[0]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6338]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6338]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6338]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[6338] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3693" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  ble[5].out[0]->crossbar  ble[4].out[0]->crossbar  ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3693" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3693" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3693" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3693 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4099" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4099 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3309" instance="clb[75]" mode="clb">
		<inputs>
			<port name="I">open preset open open open [894] [6306] open [1002] ndn3_15 ngfdn_3 open nrq1_3 n_n3363 [1128] open pdn open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open open ble[3].out[0]->clbouts  open open open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n3644" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[5]->crossbar  ble[1].out[0]->crossbar  clb.I[6]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3644" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3644" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3644" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3644 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3646" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3646 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[978]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[16]->crossbar  clb.I[12]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[978]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[978]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[978]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[978] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3023" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[16]->crossbar  clb.I[12]->crossbar  ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3023" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3023" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3023" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3023 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3024" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3024 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv9_1_1_" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  ble[2].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv9_1_1_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv9_1_1_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv9_1_1_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv9_1_1_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1876]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  ble[5].out[0]->crossbar  clb.I[16]->crossbar  clb.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1876]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1876]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1876]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1876] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3043" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[5]->crossbar  ble[4].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3043" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3043" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3043" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3043 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3044" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3044 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[2126]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[1]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2126]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2126]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2126]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[2126] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3309" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[13]->crossbar  clb.I[14]->crossbar  ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3309" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3309" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3309" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3309 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4392" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4392 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3500" instance="clb[76]" mode="clb">
		<inputs>
			<port name="I">[6299] open n_n4029 open n_n4052 open n_n4305 [984] open preset n_n4126 open open n_n4045 n_n4367 open n_n3865 open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  open ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="[1008]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  clb.I[13]->crossbar  clb.I[14]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1008]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1008]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1008]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[1008] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6380]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[16]->crossbar  ble[0].out[0]->crossbar  clb.I[7]->crossbar  clb.I[6]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6380]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6380]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6380]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[6380] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6302]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  clb.I[9]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6302]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6302]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6302]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6302] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3076" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[14]->crossbar  clb.I[0]->crossbar  ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3076" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3076" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3076" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3076 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3493" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3493 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1182]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[16]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1182]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1182]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1182]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1182] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1323]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1323]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1323]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1323]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1323] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1630]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[9]->crossbar  clb.I[4]->crossbar  clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1630]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1630]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1630]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1630] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3500" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  clb.I[13]->crossbar  clb.I[14]->crossbar  clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n3500" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3500" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3500" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3500 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[1633]" instance="clb[77]" mode="clb">
		<inputs>
			<port name="I">nsr3_17 n_n4045 n_n3493 nsr3_14 open open open n_n4056 n_n4071 [6268] n_n4367 open [6299] open open open preset open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[1318]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[1]->crossbar  clb.I[0]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1318]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1318]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1318]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1318] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6356]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[3]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6356]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6356]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6356]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6356] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6350]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[1]->crossbar  clb.I[12]->crossbar  clb.I[16]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6350]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6350]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6350]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[6350] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6357]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[1]->crossbar  clb.I[12]->crossbar  clb.I[16]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6357]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6357]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6357]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[6357] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6361]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[1]->crossbar  clb.I[12]->crossbar  clb.I[16]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6361]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6361]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6361]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[6361] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[2011]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[2]->crossbar  clb.I[1]->crossbar  clb.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2011]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2011]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2011]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[2011] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3656" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->crossbar  clb.I[10]->crossbar  clb.I[9]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n3656" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3656" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3656" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3656 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1633]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  ble[6].out[0]->crossbar  ble[5].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1633]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1633]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1633]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[1633] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n3406" instance="clb[78]" mode="clb">
		<inputs>
			<port name="I">open preset open open open open open open n_n3898 open pdn open open [894] [1076] nrq1_3 open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open open open open ble[5].out[0]->clbouts  open open </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="pv13_5_5_" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  ble[1].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv13_5_5_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv13_5_5_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv13_5_5_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv13_5_5_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4137" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[10]->crossbar  clb.I[15]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4137" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4137" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4137" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4137 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4139" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4139 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1494]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[10]->crossbar  clb.I[15]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1494]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1494]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1494]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1494] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3775" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[13]->crossbar  ble[2].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3775" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3775" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3775" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3775 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3777" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3777 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3265" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[10]->crossbar  clb.I[15]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3265" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3265" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3265" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3265 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3266" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3266 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv5_5_5_" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[4].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv5_5_5_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv5_5_5_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv5_5_5_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv5_5_5_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1557]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[1]->crossbar  clb.I[10]->crossbar  clb.I[15]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1557]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1557]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1557]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1557] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3406" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[13]->crossbar  clb.I[14]->crossbar  ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3406" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3406" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3406" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3406 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3408" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3408 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="[6366]" instance="clb[79]" mode="clb">
		<inputs>
			<port name="I">preset open n_n4056 pdn [1008] n_n4052 n_n3865 n_n4057 n_n4029 open n_n3557 [984] n_n4211 n_n4006 n_n3657 [894] open nrq1_3 </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->clbouts  open ble[3].out[0]->clbouts  open ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="[1853]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[3]->crossbar  clb.I[17]->crossbar  ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1853]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1853]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1853]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1853] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6310]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  clb.I[14]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6310]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6310]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6310]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6310] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3575" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  clb.I[14]->crossbar  clb.I[15]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3575" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3575" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3575" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3575 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3576" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3576 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv12_2_2_" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  ble[2].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv12_2_2_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv12_2_2_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv12_2_2_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv12_2_2_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3066" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[3]->crossbar  ble[4].out[0]->crossbar  clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3066" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3066" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3066" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3066 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3067" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3067 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1632]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  clb.I[5]->crossbar  clb.I[6]->crossbar  clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1632]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1632]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1632]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1632] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4305" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n4305" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4305" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4305" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n4305 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6366]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  ble[6].out[0]->crossbar  clb.I[13]->crossbar  clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6366]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6366]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6366]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[6366] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n3508" instance="clb[80]" mode="clb">
		<inputs>
			<port name="I">[894] tin_pv1_6_6_ pdn open preset nrq1_3 [994] open [1155] open open n_n3556 n_n4122 open open open open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open open open open ble[5].out[0]->clbouts  open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n3895" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->crossbar  clb.I[12]->crossbar  clb.I[0]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3895" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3895" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3895" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3895 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3896" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3896 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1742]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  clb.I[2]->crossbar  clb.I[5]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1742]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1742]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1742]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1742] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1882]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  ble[3].out[0]->crossbar  clb.I[2]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1882]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1882]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1882]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1882] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3117" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->crossbar  clb.I[12]->crossbar  clb.I[0]->crossbar  ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3117" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3117" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3117" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3117 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3118" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3118 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n4017" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  ble[4].out[0]->crossbar  clb.I[2]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4017" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4017" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4017" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4017 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4018" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4018 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv1_6_6_" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  ble[3].out[0]->crossbar  ble[4].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv1_6_6_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv1_6_6_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv1_6_6_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">pv1_6_6_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1776]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[4]->crossbar  clb.I[8]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1776]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1776]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1776]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[1776] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3508" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  clb.I[6]->crossbar  ble[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3508" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3508" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3508" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3508 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3919" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3919 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="preset" instance="io[81]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="preset" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">preset </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="n_n3791" instance="clb[82]" mode="clb">
		<inputs>
			<port name="I">open preset open open open open open open n_n3916 open pdn open open [894] [1096] nrq1_3 open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open open open open ble[5].out[0]->clbouts  open open </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="pv13_4_4_" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  ble[1].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv13_4_4_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv13_4_4_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv13_4_4_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv13_4_4_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3074" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[10]->crossbar  clb.I[15]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3074" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3074" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3074" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3074 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3075" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3075 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1301]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[10]->crossbar  clb.I[15]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1301]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1301]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1301]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1301] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3757" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[13]->crossbar  ble[2].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3757" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3757" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3757" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3757 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3758" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3758 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n4212" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[10]->crossbar  clb.I[15]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4212" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4212" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4212" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4212 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4213" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4213 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv5_4_4_" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[4].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv5_4_4_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv5_4_4_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv5_4_4_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv5_4_4_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[2192]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[1]->crossbar  clb.I[10]->crossbar  clb.I[15]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2192]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2192]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2192]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[2192] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3791" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[13]->crossbar  clb.I[14]->crossbar  ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3791" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3791" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3791" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3791 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3793" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3793 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="[1773]" instance="clb[83]" mode="clb">
		<inputs>
			<port name="I">nrq1_3 open preset open open pdn open n_n4116 n_n3995 open [894] open [1455] [896] n_n3994 open open n_n4122 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  open open ble[4].out[0]->clbouts  open open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="pv8_6_6_" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  ble[1].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv8_6_6_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv8_6_6_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv8_6_6_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv8_6_6_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3222" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[17]->crossbar  clb.I[12]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3222" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3222" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3222" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3222 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3223" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3223 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3179" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  clb.I[5]->crossbar  clb.I[0]->crossbar  ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3179" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3179" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3179" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3179 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3180" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3180 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3349" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  clb.I[5]->crossbar  clb.I[0]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3349" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3349" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3349" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3349 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3350" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3350 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv5_2_2_" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  ble[3].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv5_2_2_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv5_2_2_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv5_2_2_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv5_2_2_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1847]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  clb.I[2]->crossbar  clb.I[5]->crossbar  clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1847]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1847]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1847]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1847] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4283" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->crossbar  clb.I[10]->crossbar  ble[5].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4283" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4283" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4283" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n4283 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4286" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4286 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1773]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[13]->crossbar  clb.I[7]->crossbar  clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1773]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1773]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1773]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1773] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[1780]" instance="clb[84]" mode="clb">
		<inputs>
			<port name="I">open open nrq1_3 open n_n3858 open n_n3886 open [1155] pdn open [894] open preset n_n3270 n_n3657 tin_pv10_1_1_ open </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->clbouts  open open ble[4].out[0]->clbouts  open ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n3871" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[9]->crossbar  clb.I[2]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3871" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3871" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3871" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3871 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3872" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3872 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv10_1_1_" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->crossbar  clb.I[16]->crossbar  clb.I[14]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv10_1_1_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv10_1_1_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv10_1_1_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">pv10_1_1_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1381]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[9]->crossbar  clb.I[2]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1381]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1381]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1381]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1381] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3054" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->crossbar  clb.I[11]->crossbar  ble[2].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3054" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3054" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3054" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3054 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3055" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3055 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv8_2_2_" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  ble[3].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv8_2_2_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv8_2_2_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv8_2_2_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv8_2_2_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3455" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[9]->crossbar  ble[5].out[0]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3455" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3455" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3455" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3455 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3456" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3456 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[2023]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[8]->crossbar  clb.I[4]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2023]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2023]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2023]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[2023] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1780]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[6]->crossbar  clb.I[8]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1780]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1780]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1780]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[1780] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[1402]" instance="clb[85]" mode="clb">
		<inputs>
			<port name="I">n_n4125 [916] n_n3901 preset n_n3434 n_n3900 pdn open n_n4229 open n_n3769 n_n4222 n_n3934 n_n3976 nrq1_3 n_n4316 open [894] </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->clbouts  open open ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="[1786]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  clb.I[3]->crossbar  clb.I[6]->crossbar  clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1786]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1786]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1786]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1786] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="pv13_0_0_" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  clb.I[4]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv13_0_0_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv13_0_0_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv13_0_0_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv13_0_0_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3060" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[17]->crossbar  ble[0].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3060" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3060" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3060" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3060 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3061" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3061 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1070]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->crossbar  clb.I[12]->crossbar  clb.I[13]->crossbar  clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1070]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1070]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1070]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1070] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6385]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  ble[3].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6385]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6385]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6385]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6385] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1365]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[15]->crossbar  clb.I[2]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1365]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1365]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1365]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1365] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1051]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1051]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1051]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1051]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1051] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1402]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[1]->crossbar  ble[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1402]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1402]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1402]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[1402] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[1173]" instance="clb[86]" mode="clb">
		<inputs>
			<port name="I">open open open pdn open [894] nrq1_3 open n_n4159 [896] n_n3959 open open open open n_n3976 preset open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open open ble[3].out[0]->clbouts  open open ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n3172" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->crossbar  clb.I[5]->crossbar  ble[1].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3172" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3172" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3172" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3172 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3173" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3173 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1919]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[16]->crossbar  clb.I[3]->crossbar  clb.I[6]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1919]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1919]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1919]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1919] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3194" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[16]->crossbar  clb.I[3]->crossbar  clb.I[6]->crossbar  ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3194" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3194" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3194" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3194 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3195" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3195 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv5_0_0_" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  ble[2].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv5_0_0_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv5_0_0_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv5_0_0_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv5_0_0_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1267]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  clb.I[16]->crossbar  clb.I[3]->crossbar  clb.I[6]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1267]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1267]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1267]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1267] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3571" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[15]->crossbar  clb.I[5]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3571" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3571" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3571" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3571 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3572" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3572 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1172]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[15]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1172]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1172]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1172]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1172] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1173]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[15]->crossbar  clb.I[9]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1173]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1173]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1173]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[1173] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="preset_0_0_" instance="io[87]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="preset_0_0_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">preset_0_0_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tin_pready_0_0_" instance="io[88]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tin_pready_0_0_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tin_pready_0_0_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="n_n4234" instance="clb[89]" mode="clb">
		<inputs>
			<port name="I">open preset open open open open open open n_n4229 open pdn open open [894] [1079] nrq1_3 open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open open open open ble[5].out[0]->clbouts  open open </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="pv3_3_3_" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  ble[1].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv3_3_3_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv3_3_3_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv3_3_3_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv3_3_3_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3273" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[10]->crossbar  clb.I[15]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3273" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3273" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3273" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3273 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3274" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3274 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1206]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[10]->crossbar  clb.I[15]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1206]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1206]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1206]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1206] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4339" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[13]->crossbar  ble[2].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4339" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4339" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4339" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n4339 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4342" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4342 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3320" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[10]->crossbar  clb.I[15]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3320" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3320" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3320" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3320 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3321" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3321 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv5_3_3_" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[4].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv5_3_3_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv5_3_3_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv5_3_3_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv5_3_3_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1463]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[1]->crossbar  clb.I[10]->crossbar  clb.I[15]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1463]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1463]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1463]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1463] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4234" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[13]->crossbar  clb.I[14]->crossbar  ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4234" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4234" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4234" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4234 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4236" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4236 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n4300" instance="clb[90]" mode="clb">
		<inputs>
			<port name="I">n_n3475 preset pdn open open nrq1_3 open open n_n3769 n_n4367 open open open open [894] open open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open open open open ble[5].out[0]->clbouts  open open </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="pv7_6_6_" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  ble[1].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv7_6_6_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv7_6_6_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv7_6_6_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv7_6_6_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3616" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[2]->crossbar  clb.I[5]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3616" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3616" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3616" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3616 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3617" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3617 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[2005]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[2]->crossbar  clb.I[5]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2005]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2005]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2005]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[2005] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3668" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[9]->crossbar  clb.I[0]->crossbar  ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3668" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3668" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3668" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3668 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3670" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3670 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3410" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[2]->crossbar  clb.I[5]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3410" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3410" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3410" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3410 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3411" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3411 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv7_3_3_" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[4].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv7_3_3_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv7_3_3_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv7_3_3_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv7_3_3_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1312]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[1]->crossbar  clb.I[2]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1312]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1312]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1312]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1312] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4300" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[14]->crossbar  clb.I[9]->crossbar  ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4300" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4300" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4300" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4300 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4303" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4303 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3134" instance="clb[91]" mode="clb">
		<inputs>
			<port name="I">n_n3901 preset pdn open open nrq1_3 open open n_n4324 n_n4367 open open open open [894] open open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open open open open ble[5].out[0]->clbouts  open open </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="pv7_2_2_" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  ble[1].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv7_2_2_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv7_2_2_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv7_2_2_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv7_2_2_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4104" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[2]->crossbar  clb.I[5]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4104" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4104" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4104" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4104 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4105" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4105 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[2195]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[2]->crossbar  clb.I[5]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2195]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2195]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2195]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[2195] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3496" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[9]->crossbar  clb.I[0]->crossbar  ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3496" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3496" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3496" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3496 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3497" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3497 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n4076" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[2]->crossbar  clb.I[5]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4076" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4076" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4076" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4076 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4077" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4077 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv7_7_7_" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[4].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv7_7_7_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv7_7_7_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv7_7_7_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv7_7_7_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1468]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[1]->crossbar  clb.I[2]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1468]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1468]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1468]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1468] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3134" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[14]->crossbar  clb.I[9]->crossbar  ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3134" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3134" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3134" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3134 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3136" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3136 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3677" instance="clb[92]" mode="clb">
		<inputs>
			<port name="I">n_n4125 preset pdn open open nrq1_3 open open n_n4366 n_n4367 open open open open [894] open open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open open open open ble[5].out[0]->clbouts  open open </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="pv7_1_1_" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  ble[1].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv7_1_1_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv7_1_1_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv7_1_1_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv7_1_1_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3414" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[2]->crossbar  clb.I[5]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3414" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3414" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3414" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3414 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3415" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3415 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1686]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[2]->crossbar  clb.I[5]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1686]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1686]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1686]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1686] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3969" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[9]->crossbar  clb.I[0]->crossbar  ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3969" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3969" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3969" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3969 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3971" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3971 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3129" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[2]->crossbar  clb.I[5]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3129" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3129" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3129" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3129 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3130" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3130 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv7_5_5_" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[4].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv7_5_5_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv7_5_5_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv7_5_5_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv7_5_5_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1513]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[1]->crossbar  clb.I[2]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1513]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1513]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1513]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1513] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3677" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[14]->crossbar  clb.I[9]->crossbar  ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3677" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3677" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3677" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3677 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3679" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3679 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3068" instance="clb[93]" mode="clb">
		<inputs>
			<port name="I">n_n4362 open pdn open open open open nrq1_3 n_n3934 [894] preset tin_pv10_5_5_ open open n_n4367 open open open </port>
		</inputs>
		<outputs>
			<port name="O">open open ble[2].out[0]->clbouts  open open ble[5].out[0]->clbouts  open open </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n4245" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[0]->crossbar  ble[1].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4245" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4245" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4245" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n4245 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4247" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4247 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1285]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[2]->crossbar  clb.I[7]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1285]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1285]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1285]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1285] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="pv10_5_5_" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  clb.I[11]->crossbar  ble[0].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv10_5_5_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv10_5_5_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv10_5_5_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">pv10_5_5_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3380" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[2]->crossbar  clb.I[7]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3380" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3380" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3380" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3380 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3381" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3381 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3160" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[2]->crossbar  clb.I[7]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3160" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3160" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3160" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3160 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3161" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3161 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv7_0_0_" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[4].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv7_0_0_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv7_0_0_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv7_0_0_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv7_0_0_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1534]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1534]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1534]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1534]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1534] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3068" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[9]->crossbar  clb.I[14]->crossbar  ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3068" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3068" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3068" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3068 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3069" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3069 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3430" instance="clb[94]" mode="clb">
		<inputs>
			<port name="I">nrq3_2 open open open open open open pready_0_0_ preset open n_n4108 [944] open n_n3354 open tin_pready_0_0_ nsr3_3 pdn </port>
		</inputs>
		<outputs>
			<port name="O">open open open open ble[4].out[0]->clbouts  open open open </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n3941" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->crossbar  clb.I[0]->crossbar  ble[1].out[0]->crossbar  clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3941" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3941" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3941" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3941 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="nlc3_3" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">nlc3_3 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[6324]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[16]->crossbar  clb.I[15]->crossbar  clb.I[10]->crossbar  clb.I[13]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6324]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6324]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6324]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[6324] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1064]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->crossbar  ble[3].out[0]->crossbar  clb.I[0]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1064]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1064]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1064]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1064] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4262" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  ble[2].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4262" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4262" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4262" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n4262 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4263" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4263 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n125" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  ble[4].out[0]->crossbar  ble[5].out[0]->crossbar  clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n125" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n125" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n125" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n125 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="nsr4_2" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">nsr4_2 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[973]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  clb.I[7]->crossbar  clb.I[16]->crossbar  clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[973]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[973]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[973]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[973] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6333]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[0].out[0]->crossbar  ble[3].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6333]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6333]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6333]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[6333] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3430" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  ble[4].out[0]->crossbar  ble[5].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3430" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3430" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3430" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3430 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="nlak4_2" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">nlak4_2 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3392" instance="clb[95]" mode="clb">
		<inputs>
			<port name="I">nrq1_3 n_n4349 open open open open open pdn n_n3841 [894] preset tin_pv6_0_0_ open open open open open open </port>
		</inputs>
		<outputs>
			<port name="O">open open ble[2].out[0]->clbouts  open open ble[5].out[0]->clbouts  open open </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n3505" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[1]->crossbar  ble[1].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3505" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3505" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3505" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3505 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3506" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3506 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1693]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[7]->crossbar  clb.I[0]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1693]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1693]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1693]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1693] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="pv6_0_0_" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  clb.I[11]->crossbar  ble[0].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv6_0_0_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv6_0_0_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv6_0_0_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">pv6_0_0_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3028" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[7]->crossbar  clb.I[0]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3028" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3028" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3028" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3028 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3029" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3029 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3371" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[7]->crossbar  clb.I[0]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3371" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3371" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3371" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3371 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3372" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3372 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv13_7_7_" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[4].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv13_7_7_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv13_7_7_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv13_7_7_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv13_7_7_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1261]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[10]->crossbar  clb.I[7]->crossbar  clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1261]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1261]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1261]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1261] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3392" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[9]->crossbar  ble[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3392" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3392" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3392" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3392 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3394" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3394 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3732" instance="clb[96]" mode="clb">
		<inputs>
			<port name="I">nrq1_3 n_n3035 n_n4157 open open tin_pv4_5_5_ open pdn n_n4224 [894] preset open open open open open open open </port>
		</inputs>
		<outputs>
			<port name="O">open open ble[2].out[0]->clbouts  open open ble[5].out[0]->clbouts  open open </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n3336" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[1]->crossbar  clb.I[2]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3336" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3336" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3336" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3336 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3337" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3337 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1232]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[7]->crossbar  clb.I[0]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1232]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1232]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1232]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1232] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="pv12_5_5_" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  ble[0].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv12_5_5_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv12_5_5_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv12_5_5_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv12_5_5_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3618" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[7]->crossbar  clb.I[0]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3618" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3618" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3618" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3618 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3619" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3619 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3086" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[7]->crossbar  clb.I[0]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3086" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3086" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3086" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3086 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3087" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3087 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv4_5_5_" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[5]->crossbar  ble[4].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv4_5_5_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv4_5_5_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv4_5_5_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">pv4_5_5_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1932]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[10]->crossbar  clb.I[7]->crossbar  clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1932]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1932]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1932]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1932] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3732" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[9]->crossbar  ble[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3732" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3732" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3732" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3732 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3733" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3733 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n4317" instance="clb[97]" mode="clb">
		<inputs>
			<port name="I">n_n3624 tin_pv1_0_0_ nrq1_3 open open open open open n_n3688 preset pdn open open [894] open open open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open open open open ble[5].out[0]->clbouts  open open </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="pv1_0_0_" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  clb.I[1]->crossbar  ble[1].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv1_0_0_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv1_0_0_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv1_0_0_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">pv1_0_0_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3550" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3550" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3550" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3550" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3550 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3551" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3551 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1414]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1414]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1414]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1414]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1414] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4190" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[13]->crossbar  clb.I[0]->crossbar  ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4190" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4190" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4190" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4190 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4192" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4192 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3013" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3013" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3013" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3013" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3013 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3014" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3014 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv8_0_0_" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[4].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv8_0_0_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv8_0_0_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv8_0_0_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv8_0_0_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1291]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1291]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1291]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1291]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1291] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4317" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[13]->crossbar  ble[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4317" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4317" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4317" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n4317 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4320" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4320 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3106" instance="clb[98]" mode="clb">
		<inputs>
			<port name="I">nrq1_3 tin_pv1_1_1_ open n_n3099 open n_n3936 open open n_n4392 preset pdn open n_n3215 open [894] open open open </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->clbouts  open open ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  open open </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="[1671]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[0]->crossbar  ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1671]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1671]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1671]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1671] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="pv1_1_1_" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  clb.I[1]->crossbar  clb.I[12]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv1_1_1_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv1_1_1_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv1_1_1_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">pv1_1_1_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3182" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[3]->crossbar  clb.I[5]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3182" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3182" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3182" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3182 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3183" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3183 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3605" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[0]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3605" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3605" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3605" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3605 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3606" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3606 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv15_1_1_" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[3].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv15_1_1_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv15_1_1_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv15_1_1_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv15_1_1_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6306]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  clb.I[5]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6306]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6306]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6306]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6306] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1295]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1295]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1295]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1295]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1295] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3106" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[14]->crossbar  ble[6].out[0]->crossbar  ble[5].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3106" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3106" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3106" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3106 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3108" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3108 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3077" instance="clb[99]" mode="clb">
		<inputs>
			<port name="I">nrq1_3 [894] pdn n_n3648 n_n3170 open tin_pv2_7_7_ open n_n4233 open open open open open open open preset n_n3242 </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  open open open open open </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n4130" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[16]->crossbar  clb.I[2]->crossbar  clb.I[0]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4130" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4130" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4130" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4130 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4131" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4131 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv15_7_7_" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[3]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv15_7_7_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv15_7_7_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv15_7_7_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv15_7_7_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="pv2_7_7_" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  clb.I[6]->crossbar  ble[0].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv2_7_7_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv2_7_7_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv2_7_7_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">pv2_7_7_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1416]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[16]->crossbar  clb.I[2]->crossbar  clb.I[0]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1416]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1416]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1416]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1416] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3125" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[1]->crossbar  ble[5].out[0]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3125" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3125" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3125" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3125 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3126" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3126 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[6303]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  clb.I[17]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6303]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6303]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6303]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6303] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1946]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[16]->crossbar  clb.I[2]->crossbar  clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1946]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1946]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1946]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1946] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3077" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[1]->crossbar  ble[6].out[0]->crossbar  ble[5].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3077" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3077" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3077" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3077 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3079" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3079 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3343" instance="clb[100]" mode="clb">
		<inputs>
			<port name="I">n_n3578 tin_pv1_4_4_ nrq1_3 open open open open open n_n4074 preset pdn open open [894] open open open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open open open open ble[5].out[0]->clbouts  open open </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="pv1_4_4_" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  clb.I[1]->crossbar  ble[1].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv1_4_4_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv1_4_4_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv1_4_4_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">pv1_4_4_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3862" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3862" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3862" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3862" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3862 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3863" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3863 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[971]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[971]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[971]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[971]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[971] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3804" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[13]->crossbar  clb.I[0]->crossbar  ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3804" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3804" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3804" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3804 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3806" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3806 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3094" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3094" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3094" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3094" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3094 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3095" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3095 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv8_4_4_" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[4].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv8_4_4_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv8_4_4_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv8_4_4_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv8_4_4_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1953]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1953]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1953]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1953]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1953] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3343" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[13]->crossbar  ble[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3343" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3343" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3343" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3343 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3344" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3344 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3011" instance="clb[101]" mode="clb">
		<inputs>
			<port name="I">open open nrq1_3 open open open open open n_n3936 preset pdn open open n_n3099 [894] open open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open open open open ble[5].out[0]->clbouts  open open </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="pv12_1_1_" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  ble[1].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv12_1_1_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv12_1_1_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv12_1_1_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv12_1_1_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3263" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3263" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3263" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3263" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3263 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3264" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3264 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1400]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1400]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1400]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1400]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1400] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4387" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[13]->crossbar  clb.I[14]->crossbar  ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4387" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4387" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4387" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4387 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4390" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4390 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3037" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3037" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3037" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3037" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3037 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3038" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3038 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv14_1_1_" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[4].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv14_1_1_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv14_1_1_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv14_1_1_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv14_1_1_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1961]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1961]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1961]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1961]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1961] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3011" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[13]->crossbar  clb.I[14]->crossbar  ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3011" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3011" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3011" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3011 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3012" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3012 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3329" instance="clb[102]" mode="clb">
		<inputs>
			<port name="I">nrq1_3 n_n3085 open open open open open pdn n_n4157 [894] preset open open open open open open open </port>
		</inputs>
		<outputs>
			<port name="O">open open ble[2].out[0]->clbouts  open open ble[5].out[0]->clbouts  open open </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n3090" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[1]->crossbar  ble[1].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3090" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3090" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3090" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3090 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3091" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3091 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1640]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[7]->crossbar  clb.I[0]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1640]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1640]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1640]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1640] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="pv8_3_3_" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  ble[0].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv8_3_3_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv8_3_3_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv8_3_3_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv8_3_3_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3145" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[7]->crossbar  clb.I[0]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3145" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3145" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3145" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3145 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3146" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3146 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3115" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[7]->crossbar  clb.I[0]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3115" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3115" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3115" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3115 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3116" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3116 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv8_5_5_" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[4].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv8_5_5_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv8_5_5_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv8_5_5_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv8_5_5_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1341]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[10]->crossbar  clb.I[7]->crossbar  clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1341]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1341]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1341]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1341] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3329" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[9]->crossbar  ble[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3329" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3329" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3329" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3329 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3331" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3331 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n4307" instance="clb[103]" mode="clb">
		<inputs>
			<port name="I">open open nrq1_3 n_n3823 open open open pdn n_n4182 preset open open open [894] open tin_pv4_3_3_ open tin_pv11_2_2_ </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  open open ble[5].out[0]->clbouts  open open </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="[1360]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[7]->crossbar  clb.I[2]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1360]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1360]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1360]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1360] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4280" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[7]->crossbar  clb.I[2]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4280" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4280" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4280" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4280 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4282" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4282 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv11_2_2_" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  clb.I[17]->crossbar  clb.I[3]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv11_2_2_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv11_2_2_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv11_2_2_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">pv11_2_2_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3151" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[7]->crossbar  clb.I[2]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3151" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3151" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3151" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3151 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3152" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3152 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3488" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[7]->crossbar  clb.I[2]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3488" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3488" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3488" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3488 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3489" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3489 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv4_3_3_" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[15]->crossbar  ble[4].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv4_3_3_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv4_3_3_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv4_3_3_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">pv4_3_3_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1355]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[9]->crossbar  clb.I[7]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1355]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1355]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1355]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1355] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4307" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[13]->crossbar  ble[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4307" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4307" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4307" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n4307 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4309" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4309 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3721" instance="clb[104]" mode="clb">
		<inputs>
			<port name="I">open open nrq1_3 open open open open pdn n_n4160 preset open open open [894] open tin_pv4_1_1_ open n_n3667 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  open open ble[5].out[0]->clbouts  open open </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="[1248]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[7]->crossbar  clb.I[2]->crossbar  clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1248]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1248]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1248]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1248] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3395" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[7]->crossbar  clb.I[2]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3395" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3395" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3395" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3395 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3396" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3396 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv15_4_4_" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  clb.I[17]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv15_4_4_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv15_4_4_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv15_4_4_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv15_4_4_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3304" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[7]->crossbar  clb.I[2]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3304" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3304" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3304" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3304 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3305" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3305 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n4088" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[7]->crossbar  clb.I[2]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4088" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4088" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4088" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4088 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4089" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4089 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv4_1_1_" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[15]->crossbar  ble[4].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv4_1_1_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv4_1_1_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv4_1_1_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">pv4_1_1_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1357]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[9]->crossbar  clb.I[7]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1357]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1357]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1357]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1357] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3721" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[13]->crossbar  ble[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3721" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3721" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3721" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3721 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3722" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3722 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3762" instance="clb[105]" mode="clb">
		<inputs>
			<port name="I">open open nrq1_3 open open open open open n_n3242 preset pdn open open n_n3170 [894] open open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open open open open ble[5].out[0]->clbouts  open open </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="pv14_7_7_" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  ble[1].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv14_7_7_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv14_7_7_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv14_7_7_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv14_7_7_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4239" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4239" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4239" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4239" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4239 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4241" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4241 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1683]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1683]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1683]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1683]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1683] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3447" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[13]->crossbar  clb.I[14]->crossbar  ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3447" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3447" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3447" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3447 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3449" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3449 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3719" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3719" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3719" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3719" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3719 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3720" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3720 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv12_7_7_" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[4].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv12_7_7_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv12_7_7_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv12_7_7_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv12_7_7_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1980]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1980]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1980]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1980]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1980] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3762" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[13]->crossbar  clb.I[14]->crossbar  ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3762" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3762" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3762" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3762 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3764" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3764 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3096" instance="clb[106]" mode="clb">
		<inputs>
			<port name="I">open open nrq1_3 open open open open open n_n3688 preset pdn open open n_n3624 [894] open open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open open open open ble[5].out[0]->clbouts  open open </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="pv14_0_0_" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  ble[1].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv14_0_0_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv14_0_0_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv14_0_0_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv14_0_0_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3902" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3902" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3902" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3902" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3902 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3903" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3903 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1767]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1767]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1767]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1767]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1767] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3759" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[13]->crossbar  clb.I[14]->crossbar  ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3759" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3759" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3759" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3759 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3761" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3761 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3338" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3338" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3338" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3338" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3338 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3339" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3339 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv12_0_0_" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[4].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv12_0_0_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv12_0_0_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv12_0_0_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv12_0_0_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[2198]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2198]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2198]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2198]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[2198] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3096" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[13]->crossbar  clb.I[14]->crossbar  ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3096" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3096" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3096" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3096 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3098" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3098 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3547" instance="clb[107]" mode="clb">
		<inputs>
			<port name="I">open open nrq1_3 open open open open tin_pv10_2_2_ n_n3946 preset pdn open [1510] open [894] open n_n3741 open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  open ble[3].out[0]->clbouts  open ble[5].out[0]->clbouts  open open </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="pv5_1_1_" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  ble[1].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv5_1_1_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv5_1_1_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv5_1_1_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv5_1_1_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3285" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[16]->crossbar  clb.I[12]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3285" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3285" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3285" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3285 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3287" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3287 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3442" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3442" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3442" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3442" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3442 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3443" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3443 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3119" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3119" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3119" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3119" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3119 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3120" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3120 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3064" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3064" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3064" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3064" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3064 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3065" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3065 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv10_2_2_" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[7]->crossbar  ble[4].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv10_2_2_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv10_2_2_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv10_2_2_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">pv10_2_2_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1984]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1984]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1984]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1984]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1984] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3547" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[14]->crossbar  ble[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3547" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3547" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3547" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3547 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3549" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3549 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3200" instance="clb[108]" mode="clb">
		<inputs>
			<port name="I">[6310] open pdn open open nrq1_3 open open n_n3495 open preset open open [894] open tin_pv2_2_2_ open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open open open open ble[5].out[0]->clbouts  open open </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="pv15_2_2_" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  ble[1].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv15_2_2_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv15_2_2_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv15_2_2_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv15_2_2_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4036" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[2]->crossbar  clb.I[5]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4036" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4036" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4036" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4036 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4037" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4037 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1914]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[2]->crossbar  clb.I[5]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1914]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1914]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1914]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1914] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3112" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[13]->crossbar  clb.I[0]->crossbar  ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3112" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3112" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3112" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3112 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3113" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3113 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n4352" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[2]->crossbar  clb.I[5]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4352" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4352" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4352" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4352 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4354" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4354 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv2_2_2_" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[15]->crossbar  ble[4].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv2_2_2_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv2_2_2_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv2_2_2_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">pv2_2_2_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1378]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1378]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1378]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1378]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1378] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3200" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[13]->crossbar  ble[6].out[0]->crossbar  clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3200" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3200" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3200" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3200 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3202" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3202 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3727" instance="clb[109]" mode="clb">
		<inputs>
			<port name="I">tin_pv4_4_4_ open nrq1_3 open open open open open n_n3916 preset pdn open [1874] open [894] open n_n4330 open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  open ble[3].out[0]->clbouts  open ble[5].out[0]->clbouts  open open </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="pv4_4_4_" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  clb.I[0]->crossbar  ble[1].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv4_4_4_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv4_4_4_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv4_4_4_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">pv4_4_4_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3625" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[16]->crossbar  clb.I[12]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3625" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3625" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3625" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3625 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3627" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3627 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n4109" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4109" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4109" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4109" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4109 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4110" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4110 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3214" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3214" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3214" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3214" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3214 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3215" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3215 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n4161" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4161" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4161" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4161" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4161 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4162" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4162 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv3_4_4_" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[4].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv3_4_4_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv3_4_4_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv3_4_4_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv3_4_4_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1990]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1990]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1990]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1990]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1990] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3727" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[14]->crossbar  ble[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3727" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3727" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3727" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3727 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3729" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3729 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3523" instance="clb[110]" mode="clb">
		<inputs>
			<port name="I">nrq1_3 n_n4258 open open open open open pdn n_n3242 [894] preset tin_pv10_3_3_ open open open open open open </port>
		</inputs>
		<outputs>
			<port name="O">open open ble[2].out[0]->clbouts  open open ble[5].out[0]->clbouts  open open </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n3212" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[1]->crossbar  ble[1].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3212" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3212" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3212" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3212 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3213" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3213 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1447]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[7]->crossbar  clb.I[0]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1447]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1447]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1447]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1447] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="pv10_3_3_" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  clb.I[11]->crossbar  ble[0].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv10_3_3_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv10_3_3_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv10_3_3_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">pv10_3_3_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4128" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[7]->crossbar  clb.I[0]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4128" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4128" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4128" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4128 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4129" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4129 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3528" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[7]->crossbar  clb.I[0]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3528" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3528" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3528" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3528 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3529" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3529 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv8_7_7_" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[4].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv8_7_7_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv8_7_7_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv8_7_7_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv8_7_7_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1992]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[10]->crossbar  clb.I[7]->crossbar  clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1992]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1992]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1992]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1992] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3523" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[9]->crossbar  ble[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3523" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3523" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3523" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3523 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3525" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3525 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n4134" instance="clb[111]" mode="clb">
		<inputs>
			<port name="I">open open nrq1_3 n_n3966 open open open pdn n_n3876 preset open open open [894] open tin_pv10_4_4_ open tin_pv11_4_4_ </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  open open ble[5].out[0]->clbouts  open open </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="[1282]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[7]->crossbar  clb.I[2]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1282]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1282]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1282]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1282] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3599" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[7]->crossbar  clb.I[2]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3599" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3599" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3599" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3599 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3600" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3600 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv11_4_4_" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  clb.I[17]->crossbar  clb.I[3]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv11_4_4_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv11_4_4_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv11_4_4_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">pv11_4_4_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4119" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[7]->crossbar  clb.I[2]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4119" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4119" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4119" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4119 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4120" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4120 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3041" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[7]->crossbar  clb.I[2]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3041" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3041" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3041" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3041 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3042" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3042 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv10_4_4_" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[15]->crossbar  ble[4].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv10_4_4_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv10_4_4_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv10_4_4_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">pv10_4_4_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1412]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[9]->crossbar  clb.I[7]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1412]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1412]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1412]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1412] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4134" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[13]->crossbar  ble[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4134" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4134" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4134" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n4134 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4136" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4136 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3088" instance="clb[112]" mode="clb">
		<inputs>
			<port name="I">open open nrq1_3 open open open open open n_n4074 preset pdn open open n_n3578 [894] open open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open open open open ble[5].out[0]->clbouts  open open </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="pv12_4_4_" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  ble[1].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv12_4_4_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv12_4_4_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv12_4_4_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv12_4_4_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3174" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3174" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3174" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3174" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3174 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3175" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3175 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1940]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1940]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1940]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1940]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1940] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3230" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[13]->crossbar  clb.I[14]->crossbar  ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3230" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3230" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3230" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3230 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3231" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3231 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3325" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3325" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3325" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3325" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3325 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3326" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3326 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv14_4_4_" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[4].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv14_4_4_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv14_4_4_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv14_4_4_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv14_4_4_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1425]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1425]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1425]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1425]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1425] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3088" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[13]->crossbar  clb.I[14]->crossbar  ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3088" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3088" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3088" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3088 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3089" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3089 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3515" instance="clb[113]" mode="clb">
		<inputs>
			<port name="I">nrq1_3 n_n4337 open open open tin_pv4_0_0_ open pdn n_n4159 [894] preset open tin_pv6_7_7_ open open open open open </port>
		</inputs>
		<outputs>
			<port name="O">open open ble[2].out[0]->clbouts  open open ble[5].out[0]->clbouts  open open </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n3368" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[1]->crossbar  ble[1].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3368" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3368" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3368" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3368 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3370" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3370 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1437]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[7]->crossbar  clb.I[0]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1437]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1437]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1437]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1437] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="pv6_7_7_" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  clb.I[12]->crossbar  ble[0].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv6_7_7_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv6_7_7_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv6_7_7_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">pv6_7_7_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4163" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[7]->crossbar  clb.I[0]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4163" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4163" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4163" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4163 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4164" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4164 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3825" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[7]->crossbar  clb.I[0]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3825" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3825" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3825" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3825 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3826" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3826 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv4_0_0_" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[5]->crossbar  ble[4].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv4_0_0_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv4_0_0_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv4_0_0_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">pv4_0_0_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1969]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[10]->crossbar  clb.I[7]->crossbar  clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1969]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1969]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1969]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1969] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3515" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[9]->crossbar  ble[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3515" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3515" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3515" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3515 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3517" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3517 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3881" instance="clb[114]" mode="clb">
		<inputs>
			<port name="I">nrq1_3 n_n4095 open open open open open pdn n_n3099 [894] preset open open open open open open open </port>
		</inputs>
		<outputs>
			<port name="O">open open ble[2].out[0]->clbouts  open open ble[5].out[0]->clbouts  open open </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n4242" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[1]->crossbar  ble[1].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4242" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4242" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4242" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n4242 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4243" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4243 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1806]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[7]->crossbar  clb.I[0]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1806]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1806]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1806]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1806] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="pv9_6_6_" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  ble[0].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv9_6_6_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv9_6_6_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv9_6_6_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv9_6_6_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3238" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[7]->crossbar  clb.I[0]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3238" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3238" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3238" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3238 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3239" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3239 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3937" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[7]->crossbar  clb.I[0]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3937" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3937" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3937" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3937 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3938" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3938 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv8_1_1_" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[4].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv8_1_1_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv8_1_1_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv8_1_1_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv8_1_1_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1339]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[10]->crossbar  clb.I[7]->crossbar  clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1339]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1339]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1339]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1339] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3881" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[9]->crossbar  ble[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3881" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3881" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3881" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3881 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3883" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3883 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3711" instance="clb[115]" mode="clb">
		<inputs>
			<port name="I">nrq1_3 preset open open open n_n3020 open open n_n3556 open pdn open open n_n4122 [894] open n_n3985 open </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  open open ble[5].out[0]->clbouts  open open </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n4289" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[10]->crossbar  clb.I[0]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4289" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4289" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4289" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4289 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4290" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4290 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv9_5_5_" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->crossbar  clb.I[16]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv9_5_5_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv9_5_5_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv9_5_5_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv9_5_5_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="pv15_6_6_" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  clb.I[5]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv15_6_6_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv15_6_6_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv15_6_6_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv15_6_6_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4373" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[10]->crossbar  clb.I[0]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4373" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4373" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4373" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4373 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4375" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4375 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3261" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[10]->crossbar  clb.I[0]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3261" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3261" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3261" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3261 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3262" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3262 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv14_6_6_" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[4].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv14_6_6_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv14_6_6_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv14_6_6_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv14_6_6_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1427]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[1]->crossbar  clb.I[10]->crossbar  clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1427]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1427]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1427]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1427] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3711" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[13]->crossbar  clb.I[14]->crossbar  ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3711" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3711" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3711" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3711 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3713" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3713 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3269" instance="clb[116]" mode="clb">
		<inputs>
			<port name="I">n_n4222 open nrq1_3 open pdn open open n_n3173 n_n3743 [894] preset open open open open open open open </port>
		</inputs>
		<outputs>
			<port name="O">open open ble[2].out[0]->clbouts  open ble[4].out[0]->clbouts  open open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n3047" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[0]->crossbar  ble[1].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3047" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3047" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3047" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3047 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3048" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3048 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1784]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[4]->crossbar  clb.I[2]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1784]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1784]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1784]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1784] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="pv3_1_1_" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  ble[0].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv3_1_1_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv3_1_1_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv3_1_1_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv3_1_1_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3460" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[4]->crossbar  clb.I[2]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3460" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3460" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3460" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3460 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3461" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3461 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv3_0_0_" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  clb.I[7]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv3_0_0_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv3_0_0_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv3_0_0_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv3_0_0_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3827" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[4]->crossbar  clb.I[2]->crossbar  ble[5].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3827" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3827" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3827" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3827 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3828" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3828 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[2027]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[10]->crossbar  clb.I[4]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2027]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2027]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2027]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[2027] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3269" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[9]->crossbar  ble[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3269" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3269" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3269" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3269 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3270" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3270 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n4370" instance="clb[117]" mode="clb">
		<inputs>
			<port name="I">open pdn nrq1_3 open n_n3008 open open open n_n4383 open open tin_pv2_1_1_ n_n3646 [894] open preset tin_pv4_2_2_ open </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  open open ble[5].out[0]->clbouts  open open </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n3662" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->crossbar  clb.I[1]->crossbar  clb.I[2]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3662" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3662" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3662" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3662 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3663" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3663 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv14_5_5_" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->crossbar  clb.I[4]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv14_5_5_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv14_5_5_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv14_5_5_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv14_5_5_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="pv2_1_1_" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  clb.I[11]->crossbar  clb.I[12]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv2_1_1_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv2_1_1_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv2_1_1_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">pv2_1_1_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3998" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->crossbar  clb.I[1]->crossbar  clb.I[2]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3998" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3998" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3998" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3998 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3999" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3999 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n4346" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->crossbar  clb.I[1]->crossbar  clb.I[2]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4346" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4346" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4346" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4346 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4347" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4347 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv4_2_2_" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[16]->crossbar  ble[4].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv4_2_2_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv4_2_2_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv4_2_2_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">pv4_2_2_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1465]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[15]->crossbar  clb.I[1]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1465]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1465]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1465]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1465] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4370" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[13]->crossbar  ble[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4370" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4370" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4370" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n4370 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4372" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4372 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3435" instance="clb[118]" mode="clb">
		<inputs>
			<port name="I">tin_pv6_6_6_ open nrq1_3 open open open open open n_n3898 preset pdn open [1687] open [894] open n_n3892 open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  open ble[3].out[0]->clbouts  open ble[5].out[0]->clbouts  open open </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="pv6_6_6_" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  clb.I[0]->crossbar  ble[1].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv6_6_6_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv6_6_6_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv6_6_6_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">pv6_6_6_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3428" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[16]->crossbar  clb.I[12]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3428" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3428" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3428" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3428 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3429" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3429 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3835" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3835" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3835" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3835" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3835 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3836" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3836 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3433" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3433" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3433" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3433" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3433 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3434" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3434 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3141" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3141" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3141" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3141" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3141 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3142" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3142 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv3_5_5_" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[4].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv3_5_5_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv3_5_5_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv3_5_5_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv3_5_5_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1504]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1504]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1504]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1504]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1504] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3435" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[14]->crossbar  ble[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3435" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3435" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3435" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3435 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3436" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3436 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3629" instance="clb[119]" mode="clb">
		<inputs>
			<port name="I">n_n4211 open pdn open open open open nrq1_3 n_n3085 [894] preset open n_n3657 n_n3250 open open open open </port>
		</inputs>
		<outputs>
			<port name="O">open open ble[2].out[0]->clbouts  open open ble[5].out[0]->clbouts  open open </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n3357" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[0]->crossbar  clb.I[12]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3357" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3357" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3357" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3357 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3358" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3358 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1800]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[2]->crossbar  clb.I[7]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1800]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1800]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1800]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1800] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="pv14_2_2_" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  ble[0].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv14_2_2_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv14_2_2_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv14_2_2_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv14_2_2_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n4152" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[2]->crossbar  clb.I[7]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4152" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4152" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4152" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4152 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4153" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4153 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3366" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[2]->crossbar  clb.I[7]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3366" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3366" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3366" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3366 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3367" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3367 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv12_3_3_" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[4].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv12_3_3_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv12_3_3_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv12_3_3_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv12_3_3_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1520]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[10]->crossbar  clb.I[2]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1520]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1520]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1520]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1520] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3629" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[13]->crossbar  clb.I[9]->crossbar  ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3629" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3629" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3629" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3629 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3631" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3631 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3402" instance="clb[120]" mode="clb">
		<inputs>
			<port name="I">open nrq1_3 open open open open open pdn n_n4229 preset open open open open [894] n_n4145 n_n3600 open </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->clbouts  open ble[3].out[0]->clbouts  open ble[5].out[0]->clbouts  open open </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="[1711]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[7]->crossbar  clb.I[1]->crossbar  ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1711]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1711]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1711]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1711] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3673" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[7]->crossbar  clb.I[1]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3673" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3673" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3673" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3673 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3674" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3674 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3154" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[15]->crossbar  ble[0].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3154" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3154" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3154" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3154 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3155" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3155 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv13_6_6_" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  ble[2].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv13_6_6_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv13_6_6_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv13_6_6_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv13_6_6_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3796" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[7]->crossbar  clb.I[1]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3796" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3796" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3796" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3796 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3797" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3797 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv13_3_3_" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[16]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv13_3_3_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv13_3_3_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv13_3_3_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv13_3_3_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1529]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[9]->crossbar  clb.I[7]->crossbar  clb.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1529]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1529]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1529]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1529] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3402" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[14]->crossbar  ble[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3402" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3402" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3402" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3402 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3404" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3404 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3735" instance="clb[121]" mode="clb">
		<inputs>
			<port name="I">open open nrq1_3 open open open open pdn n_n3495 preset open n_n3514 open [894] open open tin_pv11_0_0_ open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  open open ble[5].out[0]->clbouts  open open </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="[1270]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[7]->crossbar  clb.I[2]->crossbar  clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1270]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1270]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1270]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1270] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3149" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[7]->crossbar  clb.I[2]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3149" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3149" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3149" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3149 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3150" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3150 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv11_0_0_" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  clb.I[16]->crossbar  clb.I[11]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv11_0_0_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv11_0_0_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv11_0_0_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">pv11_0_0_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3232" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[7]->crossbar  clb.I[2]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3232" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3232" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3232" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3232 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3233" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3233 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3156" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[7]->crossbar  clb.I[2]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3156" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3156" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3156" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3156 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3157" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3157 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv9_2_2_" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[4].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv9_2_2_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv9_2_2_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv9_2_2_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv9_2_2_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1740]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[9]->crossbar  clb.I[7]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1740]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1740]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1740]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1740] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3735" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[13]->crossbar  ble[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3735" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3735" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3735" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3735 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3736" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3736 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3686" instance="clb[122]" mode="clb">
		<inputs>
			<port name="I">nrq1_3 n_n3608 open open open open open pdn n_n3458 [894] preset open [6272] open open open open open </port>
		</inputs>
		<outputs>
			<port name="O">open open ble[2].out[0]->clbouts  open open ble[5].out[0]->clbouts  open open </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n4001" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[1]->crossbar  ble[1].out[0]->crossbar  clb.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4001" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4001" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4001" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n4001 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4003" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4003 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1642]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[7]->crossbar  clb.I[0]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1642]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1642]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1642]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1642] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="pv15_0_0_" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  ble[0].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv15_0_0_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv15_0_0_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv15_0_0_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv15_0_0_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3187" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[7]->crossbar  clb.I[0]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3187" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3187" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3187" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3187 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3188" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3188 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3649" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[7]->crossbar  clb.I[0]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3649" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3649" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3649" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3649 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3650" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3650 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv9_4_4_" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[4].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv9_4_4_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv9_4_4_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv9_4_4_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv9_4_4_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[2202]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[10]->crossbar  clb.I[7]->crossbar  clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2202]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2202]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2202]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[2202] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3686" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[9]->crossbar  ble[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3686" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3686" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3686" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3686 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3687" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3687 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3983" instance="clb[123]" mode="clb">
		<inputs>
			<port name="I">n_n3319 open open open nrq1_3 open open tin_pv1_2_2_ n_n4288 preset pdn n_n4211 n_n3657 open [894] open open open </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->clbouts  open open ble[4].out[0]->clbouts  open open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n3039" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[4]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3039" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3039" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3039" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3039 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3040" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3040 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv9_7_7_" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->crossbar  clb.I[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv9_7_7_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv9_7_7_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv9_7_7_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv9_7_7_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[974]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[4]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[974]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[974]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[974]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[974] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3535" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[11]->crossbar  clb.I[12]->crossbar  ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3535" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3535" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3535" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3535 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3537" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3537 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv1_2_2_" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  clb.I[7]->crossbar  ble[3].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv1_2_2_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv1_2_2_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv1_2_2_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">pv1_2_2_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3469" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[4]->crossbar  ble[5].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3469" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3469" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3469" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3469 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3470" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3470 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1638]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1638]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1638]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1638]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1638] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3983" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[14]->crossbar  ble[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3983" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3983" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3983" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3983 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3985" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3985 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3127" instance="clb[124]" mode="clb">
		<inputs>
			<port name="I">open open nrq1_3 open open open open pdn n_n3608 preset open open open [894] open open n_n4172 open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  open open ble[5].out[0]->clbouts  open open </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="[1859]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[7]->crossbar  clb.I[2]->crossbar  clb.I[16]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1859]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1859]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1859]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1859] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3378" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[7]->crossbar  clb.I[2]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3378" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3378" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3378" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3378 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3379" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3379 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv15_3_3_" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  clb.I[16]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv15_3_3_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv15_3_3_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv15_3_3_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv15_3_3_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3050" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[7]->crossbar  clb.I[2]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3050" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3050" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3050" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3050 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3051" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3051 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3889" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[7]->crossbar  clb.I[2]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3889" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3889" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3889" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3889 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3890" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3890 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv9_0_0_" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[4].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv9_0_0_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv9_0_0_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv9_0_0_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv9_0_0_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1774]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[9]->crossbar  clb.I[7]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1774]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1774]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1774]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1774] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3127" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[13]->crossbar  ble[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3127" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3127" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3127" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3127 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3128" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3128 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3904" instance="clb[125]" mode="clb">
		<inputs>
			<port name="I">nrq1_3 n_n4071 open open open open open pdn n_n4351 [894] preset tin_pv6_5_5_ open open open open open open </port>
		</inputs>
		<outputs>
			<port name="O">open open ble[2].out[0]->clbouts  open open ble[5].out[0]->clbouts  open open </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="n_n4186" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[1]->crossbar  ble[1].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n4186" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n4186" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n4186" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n4186 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n4189" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n4189 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1849]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[7]->crossbar  clb.I[0]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1849]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1849]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1849]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1849] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="pv6_5_5_" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  clb.I[11]->crossbar  ble[0].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv6_5_5_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv6_5_5_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv6_5_5_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">pv6_5_5_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3347" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[7]->crossbar  clb.I[0]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3347" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3347" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3347" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3347 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3348" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3348 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n_n3748" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[7]->crossbar  clb.I[0]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3748" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3748" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3748" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3748 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3749" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3749 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="pv9_3_3_" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[4].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv9_3_3_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv9_3_3_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv9_3_3_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv9_3_3_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1792]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[10]->crossbar  clb.I[7]->crossbar  clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1792]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1792]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1792]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1792] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3904" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[9]->crossbar  ble[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3904" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3904" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3904" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3904 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3906" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3906 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3318" instance="clb[126]" mode="clb">
		<inputs>
			<port name="I">n_n3150 open nrq1_3 open open open n_n3627 pdn n_n4233 preset open n_n4222 open open [894] n_n3008 open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  open open ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="pv13_1_1_" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  clb.I[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv13_1_1_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv13_1_1_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv13_1_1_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv13_1_1_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1874]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[7]->crossbar  clb.I[2]->crossbar  clb.I[6]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1874]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1874]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1874]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1874] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3220" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  ble[3].out[0]->crossbar  clb.I[11]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3220" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3220" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3220" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3220 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3221" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3221 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1921]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[7]->crossbar  clb.I[2]->crossbar  ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1921]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1921]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1921]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1921] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[2259]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[7]->crossbar  clb.I[2]->crossbar  clb.I[15]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2259]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2259]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2259]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[2259] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3647" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[7]->crossbar  clb.I[2]->crossbar  ble[5].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3647" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3647" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3647" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3647 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3648" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3648 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[1689]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[9]->crossbar  clb.I[7]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1689]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1689]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1689]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1689] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3318" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[14]->crossbar  ble[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3318" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3318" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3318" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3318 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3319" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3319 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n_n3275" instance="clb[127]" mode="clb">
		<inputs>
			<port name="I">n_n3316 pdn open n_n3674 [6259] nrq1_3 n_n3223 open n_n4288 n_n3287 preset open open [894] n_n3429 open n_n3207 open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  open open </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="[1510]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[1]->crossbar  clb.I[5]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1510]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1510]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1510]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1510] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1455]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[1]->crossbar  clb.I[5]->crossbar  clb.I[6]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1455]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1455]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1455]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1455] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1687]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[1]->crossbar  clb.I[5]->crossbar  clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1687]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1687]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1687]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1687] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1788]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[1]->crossbar  clb.I[5]->crossbar  clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1788]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1788]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1788]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1788] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1825]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[1]->crossbar  clb.I[5]->crossbar  clb.I[16]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1825]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1825]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1825]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1825] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="pv15_5_5_" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[3]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv15_5_5_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv15_5_5_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv15_5_5_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv15_5_5_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1201]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[10]->crossbar  clb.I[1]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1201]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1201]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1201]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1201] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3275" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[13]->crossbar  ble[6].out[0]->crossbar  clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3275" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3275" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3275" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">n_n3275 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="n_n3277" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">n_n3277 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="[1021]" instance="clb[128]" mode="clb">
		<inputs>
			<port name="I">preset ndn3_4 ndn3_5 ndn3_6 n_n3451 n_n3328 open open pready_0_0_ n_n4062 n_n3281 n_n4224 open nrq3_2 nsr3_3 n_n3978 open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[997]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[2]->crossbar  clb.I[3]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[997]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[997]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[997]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[997] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[2122]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[2]->crossbar  clb.I[3]->crossbar  clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2122]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2122]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2122]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[2122] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1271]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[0]->crossbar  clb.I[2]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1271]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1271]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1271]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1271] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1561]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[0]->crossbar  clb.I[2]->crossbar  clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1561]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1561]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1561]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1561] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1655]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[0]->crossbar  clb.I[2]->crossbar  clb.I[15]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1655]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1655]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1655]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1655] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1755]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[0]->crossbar  clb.I[2]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1755]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1755]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1755]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1755] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1976]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[0]->crossbar  clb.I[2]->crossbar  clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1976]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1976]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1976]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1976] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1021]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[1]->crossbar  clb.I[14]->crossbar  clb.I[13]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1021]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1021]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1021]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1021] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[1283]" instance="clb[129]" mode="clb">
		<inputs>
			<port name="I">ndn3_9 ndn3_8 open n_n3624 n_n4211 open nrq1_3 pdn open open open n_n3556 n_n3578 preset n_n4199 open open n_n3250 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">pclk </port>
		</clocks>
		<block name="[1429]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[1]->crossbar  clb.I[0]->crossbar  clb.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1429]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1429]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1429]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1429] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1307]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[1]->crossbar  clb.I[0]->crossbar  clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1307]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1307]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1307]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1307] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1928]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[1]->crossbar  clb.I[0]->crossbar  clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1928]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1928]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1928]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1928] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[2000]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[1]->crossbar  clb.I[0]->crossbar  clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2000]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2000]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2000]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[2000] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1433]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[1]->crossbar  clb.I[3]->crossbar  clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1433]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1433]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1433]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1433] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n3036" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[7]->crossbar  ble[5].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n_n3036" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n3036" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n3036" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">n_n3036 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="ndn1_34" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">ndn1_34 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="[944]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[7]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[944]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[944]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[944]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[944] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1283]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[7]->crossbar  clb.I[14]->crossbar  clb.I[6]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1283]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1283]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1283]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1283] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[6325]" instance="clb[130]" mode="clb">
		<inputs>
			<port name="I">n_n3876 open n_n3946 open tin_pready_0_0_ ndn3_7 n_n3743 n_n4258 n_n3354 n_n4108 nsr4_2 n_n4362 ndn3_9 n_n3170 preset ndn3_8 open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[1451]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[5]->crossbar  clb.I[15]->crossbar  clb.I[6]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1451]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1451]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1451]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1451] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1303]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[15]->crossbar  clb.I[12]->crossbar  clb.I[13]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1303]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1303]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1303]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1303] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1488]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[5]->crossbar  clb.I[15]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1488]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1488]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1488]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1488] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1986]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[5]->crossbar  clb.I[15]->crossbar  clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1986]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1986]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1986]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1986] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[2226]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[5]->crossbar  clb.I[15]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2226]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2226]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2226]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[2226] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1541]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[5]->crossbar  clb.I[15]->crossbar  clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1541]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1541]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1541]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1541] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[911]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[4]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[911]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[911]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[911]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[911] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6325]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[14]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6325]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6325]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6325]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6325] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[2166]" instance="clb[131]" mode="clb">
		<inputs>
			<port name="I">n_n3898 n_n3976 open open ndn3_10 open n_n4316 n_n4222 n_n3916 nen3_10 open open n_n4229 preset open n_n4145 n_n3841 open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[1263]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[4]->crossbar  clb.I[9]->crossbar  clb.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1263]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1263]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1263]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1263] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1212]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[4]->crossbar  clb.I[9]->crossbar  clb.I[16]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1212]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1212]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1212]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1212] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1551]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[4]->crossbar  clb.I[9]->crossbar  clb.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1551]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1551]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1551]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1551] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1614]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[4]->crossbar  clb.I[9]->crossbar  clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1614]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1614]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1614]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1614] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1647]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[4]->crossbar  clb.I[9]->crossbar  clb.I[15]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1647]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1647]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1647]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1647] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1963]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[4]->crossbar  clb.I[9]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1963]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1963]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1963]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1963] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1996]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[4]->crossbar  clb.I[9]->crossbar  clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1996]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1996]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1996]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1996] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[2166]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[6]->crossbar  clb.I[4]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2166]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2166]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2166]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[2166] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[2162]" instance="clb[132]" mode="clb">
		<inputs>
			<port name="I">n_n4160 n_n4159 open open ndn3_6 open n_n4349 n_n4337 ndn3_7 n_n4071 n_n3892 open open preset n_n4383 n_n4330 ndn3_5 open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[1351]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[4]->crossbar  clb.I[16]->crossbar  clb.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1351]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1351]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1351]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1351] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1347]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[4]->crossbar  clb.I[16]->crossbar  clb.I[15]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1347]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1347]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1347]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1347] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1843]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[4]->crossbar  clb.I[16]->crossbar  clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1843]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1843]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1843]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1843] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1965]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[4]->crossbar  clb.I[16]->crossbar  clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1965]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1965]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1965]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1965] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1812]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[4]->crossbar  clb.I[8]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1812]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1812]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1812]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1812] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1837]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[4]->crossbar  clb.I[8]->crossbar  clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1837]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1837]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1837]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1837] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1957]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[4]->crossbar  clb.I[8]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1957]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1957]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1957]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1957] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[2162]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[6]->crossbar  clb.I[4]->crossbar  clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[2162]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[2162]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[2162]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[2162] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[1707]" instance="clb[133]" mode="clb">
		<inputs>
			<port name="I">n_n3379 n_n3463 n_n4095 open ndn3_15 nlc1_2 nsr1_2 ndn3_5 preset ngfdn_3 n_n4288 n_n4151 open preset_0_0_ n_n4233 ndn3_6 n_n4182 open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[1315]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[5]->crossbar  clb.I[6]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1315]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1315]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1315]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open </port>
						</inputs>
						<outputs>
							<port name="out">[1315] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="pv13_2_2_" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv13_2_2_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv13_2_2_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv13_2_2_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv13_2_2_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1316]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[5]->crossbar  clb.I[6]->crossbar  clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1316]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1316]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1316]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1316] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1028]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[5]->crossbar  clb.I[6]->crossbar  clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1028]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1028]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1028]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1028] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1214]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[7]->crossbar  clb.I[15]->crossbar  clb.I[16]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1214]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1214]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1214]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1214] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1259]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[4]->crossbar  clb.I[9]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1259]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1259]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1259]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1259] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1673]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[4]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1673]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1673]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1673]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1673] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1707]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[4]->crossbar  clb.I[14]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1707]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1707]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1707]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  </port>
						</inputs>
						<outputs>
							<port name="out">[1707] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="tin_pv1_6_6_" instance="io[134]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tin_pv1_6_6_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tin_pv1_6_6_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tin_pv2_4_4_" instance="io[135]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tin_pv2_4_4_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tin_pv2_4_4_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tin_pv6_3_3_" instance="io[136]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tin_pv6_3_3_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tin_pv6_3_3_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tin_pv1_3_3_" instance="io[137]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tin_pv1_3_3_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tin_pv1_3_3_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tin_pv11_3_3_" instance="io[138]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tin_pv11_3_3_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tin_pv11_3_3_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tin_pv4_6_6_" instance="io[139]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tin_pv4_6_6_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tin_pv4_6_6_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tin_pv1_2_2_" instance="io[140]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tin_pv1_2_2_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tin_pv1_2_2_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tin_pv6_7_7_" instance="io[141]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tin_pv6_7_7_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tin_pv6_7_7_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tin_pv1_5_5_" instance="io[142]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tin_pv1_5_5_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tin_pv1_5_5_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tin_pv2_3_3_" instance="io[143]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tin_pv2_3_3_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tin_pv2_3_3_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tin_pv10_1_1_" instance="io[144]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tin_pv10_1_1_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tin_pv10_1_1_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tin_pv4_2_2_" instance="io[145]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tin_pv4_2_2_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tin_pv4_2_2_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tin_pv11_5_5_" instance="io[146]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tin_pv11_5_5_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tin_pv11_5_5_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tin_pv6_2_2_" instance="io[147]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tin_pv6_2_2_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tin_pv6_2_2_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tin_pv1_1_1_" instance="io[148]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tin_pv1_1_1_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tin_pv1_1_1_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tin_pv10_5_5_" instance="io[149]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tin_pv10_5_5_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tin_pv10_5_5_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tin_pv4_5_5_" instance="io[150]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tin_pv4_5_5_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tin_pv4_5_5_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tin_pv2_1_1_" instance="io[151]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tin_pv2_1_1_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tin_pv2_1_1_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tin_pv2_7_7_" instance="io[152]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tin_pv2_7_7_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tin_pv2_7_7_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tin_pv1_4_4_" instance="io[153]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tin_pv1_4_4_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tin_pv1_4_4_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tin_pv6_6_6_" instance="io[154]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tin_pv6_6_6_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tin_pv6_6_6_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tin_pv11_6_6_" instance="io[155]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tin_pv11_6_6_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tin_pv11_6_6_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tin_pv2_2_2_" instance="io[156]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tin_pv2_2_2_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tin_pv2_2_2_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tin_pv10_6_6_" instance="io[157]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tin_pv10_6_6_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tin_pv10_6_6_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tin_pv6_0_0_" instance="io[158]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tin_pv6_0_0_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tin_pv6_0_0_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tin_pv4_1_1_" instance="io[159]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tin_pv4_1_1_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tin_pv4_1_1_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tin_pv6_1_1_" instance="io[160]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tin_pv6_1_1_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tin_pv6_1_1_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tin_pv11_7_7_" instance="io[161]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tin_pv11_7_7_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tin_pv11_7_7_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tin_pv10_3_3_" instance="io[162]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tin_pv10_3_3_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tin_pv10_3_3_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tin_pv1_0_0_" instance="io[163]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tin_pv1_0_0_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tin_pv1_0_0_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tin_pv11_0_0_" instance="io[164]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tin_pv11_0_0_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tin_pv11_0_0_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tin_pv11_2_2_" instance="io[165]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tin_pv11_2_2_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tin_pv11_2_2_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tin_pv10_7_7_" instance="io[166]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tin_pv10_7_7_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tin_pv10_7_7_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tin_pv2_6_6_" instance="io[167]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tin_pv2_6_6_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tin_pv2_6_6_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tin_pv10_0_0_" instance="io[168]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tin_pv10_0_0_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tin_pv10_0_0_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tin_pv6_5_5_" instance="io[169]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tin_pv6_5_5_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tin_pv6_5_5_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tin_pv4_0_0_" instance="io[170]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tin_pv4_0_0_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tin_pv4_0_0_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tin_pv1_7_7_" instance="io[171]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tin_pv1_7_7_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tin_pv1_7_7_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tin_pv10_2_2_" instance="io[172]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tin_pv10_2_2_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tin_pv10_2_2_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tin_pv2_5_5_" instance="io[173]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tin_pv2_5_5_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tin_pv2_5_5_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tin_pv4_4_4_" instance="io[174]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tin_pv4_4_4_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tin_pv4_4_4_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tin_pv6_4_4_" instance="io[175]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tin_pv6_4_4_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tin_pv6_4_4_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tin_pv11_4_4_" instance="io[176]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tin_pv11_4_4_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tin_pv11_4_4_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tin_pv10_4_4_" instance="io[177]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tin_pv10_4_4_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tin_pv10_4_4_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tin_pv4_7_7_" instance="io[178]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tin_pv4_7_7_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tin_pv4_7_7_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tin_pv4_3_3_" instance="io[179]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tin_pv4_3_3_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tin_pv4_3_3_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tin_pv2_0_0_" instance="io[180]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tin_pv2_0_0_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tin_pv2_0_0_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tin_pv11_1_1_" instance="io[181]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tin_pv11_1_1_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tin_pv11_1_1_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv14_7_7_" instance="io[182]" mode="outpad">
		<inputs>
			<port name="outpad">pv14_7_7_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv14_7_7_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv2_5_5_" instance="io[183]" mode="outpad">
		<inputs>
			<port name="outpad">pv2_5_5_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv2_5_5_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv14_1_1_" instance="io[184]" mode="outpad">
		<inputs>
			<port name="outpad">pv14_1_1_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv14_1_1_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv6_4_4_" instance="io[185]" mode="outpad">
		<inputs>
			<port name="outpad">pv6_4_4_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv6_4_4_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv3_3_3_" instance="io[186]" mode="outpad">
		<inputs>
			<port name="outpad">pv3_3_3_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv3_3_3_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv2_0_0_" instance="io[187]" mode="outpad">
		<inputs>
			<port name="outpad">pv2_0_0_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv2_0_0_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv7_2_2_" instance="io[188]" mode="outpad">
		<inputs>
			<port name="outpad">pv7_2_2_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv7_2_2_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv4_7_7_" instance="io[189]" mode="outpad">
		<inputs>
			<port name="outpad">pv4_7_7_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv4_7_7_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv8_6_6_" instance="io[190]" mode="outpad">
		<inputs>
			<port name="outpad">pv8_6_6_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv8_6_6_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv1_6_6_" instance="io[191]" mode="outpad">
		<inputs>
			<port name="outpad">pv1_6_6_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv1_6_6_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv6_7_7_" instance="io[192]" mode="outpad">
		<inputs>
			<port name="outpad">pv6_7_7_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv6_7_7_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv11_4_4_" instance="io[193]" mode="outpad">
		<inputs>
			<port name="outpad">pv11_4_4_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv11_4_4_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv5_5_5_" instance="io[194]" mode="outpad">
		<inputs>
			<port name="outpad">pv5_5_5_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv5_5_5_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv9_4_4_" instance="io[195]" mode="outpad">
		<inputs>
			<port name="outpad">pv9_4_4_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv9_4_4_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv13_3_3_" instance="io[196]" mode="outpad">
		<inputs>
			<port name="outpad">pv13_3_3_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv13_3_3_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv2_4_4_" instance="io[197]" mode="outpad">
		<inputs>
			<port name="outpad">pv2_4_4_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv2_4_4_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv6_3_3_" instance="io[198]" mode="outpad">
		<inputs>
			<port name="outpad">pv6_3_3_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv6_3_3_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv15_2_2_" instance="io[199]" mode="outpad">
		<inputs>
			<port name="outpad">pv15_2_2_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv15_2_2_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv3_2_2_" instance="io[200]" mode="outpad">
		<inputs>
			<port name="outpad">pv3_2_2_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv3_2_2_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv7_1_1_" instance="io[201]" mode="outpad">
		<inputs>
			<port name="outpad">pv7_1_1_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv7_1_1_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv4_6_6_" instance="io[202]" mode="outpad">
		<inputs>
			<port name="outpad">pv4_6_6_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv4_6_6_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv8_5_5_" instance="io[203]" mode="outpad">
		<inputs>
			<port name="outpad">pv8_5_5_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv8_5_5_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv3_6_6_" instance="io[204]" mode="outpad">
		<inputs>
			<port name="outpad">pv3_6_6_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv3_6_6_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv7_5_5_" instance="io[205]" mode="outpad">
		<inputs>
			<port name="outpad">pv7_5_5_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv7_5_5_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv1_5_5_" instance="io[206]" mode="outpad">
		<inputs>
			<port name="outpad">pv1_5_5_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv1_5_5_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv5_4_4_" instance="io[207]" mode="outpad">
		<inputs>
			<port name="outpad">pv5_4_4_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv5_4_4_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv9_3_3_" instance="io[208]" mode="outpad">
		<inputs>
			<port name="outpad">pv9_3_3_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv9_3_3_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv2_3_3_" instance="io[209]" mode="outpad">
		<inputs>
			<port name="outpad">pv2_3_3_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv2_3_3_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv6_2_2_" instance="io[210]" mode="outpad">
		<inputs>
			<port name="outpad">pv6_2_2_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv6_2_2_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv3_1_1_" instance="io[211]" mode="outpad">
		<inputs>
			<port name="outpad">pv3_1_1_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv3_1_1_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv7_0_0_" instance="io[212]" mode="outpad">
		<inputs>
			<port name="outpad">pv7_0_0_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv7_0_0_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv4_5_5_" instance="io[213]" mode="outpad">
		<inputs>
			<port name="outpad">pv4_5_5_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv4_5_5_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv10_4_4_" instance="io[214]" mode="outpad">
		<inputs>
			<port name="outpad">pv10_4_4_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv10_4_4_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv8_4_4_" instance="io[215]" mode="outpad">
		<inputs>
			<port name="outpad">pv8_4_4_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv8_4_4_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv1_4_4_" instance="io[216]" mode="outpad">
		<inputs>
			<port name="outpad">pv1_4_4_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv1_4_4_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv5_3_3_" instance="io[217]" mode="outpad">
		<inputs>
			<port name="outpad">pv5_3_3_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv5_3_3_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv9_2_2_" instance="io[218]" mode="outpad">
		<inputs>
			<port name="outpad">pv9_2_2_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv9_2_2_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv2_2_2_" instance="io[219]" mode="outpad">
		<inputs>
			<port name="outpad">pv2_2_2_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv2_2_2_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv6_1_1_" instance="io[220]" mode="outpad">
		<inputs>
			<port name="outpad">pv6_1_1_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv6_1_1_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv11_0_0_" instance="io[221]" mode="outpad">
		<inputs>
			<port name="outpad">pv11_0_0_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv11_0_0_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv3_0_0_" instance="io[222]" mode="outpad">
		<inputs>
			<port name="outpad">pv3_0_0_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv3_0_0_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv12_3_3_" instance="io[223]" mode="outpad">
		<inputs>
			<port name="outpad">pv12_3_3_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv12_3_3_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv14_2_2_" instance="io[224]" mode="outpad">
		<inputs>
			<port name="outpad">pv14_2_2_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv14_2_2_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv7_7_7_" instance="io[225]" mode="outpad">
		<inputs>
			<port name="outpad">pv7_7_7_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv7_7_7_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv10_0_0_" instance="io[226]" mode="outpad">
		<inputs>
			<port name="outpad">pv10_0_0_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv10_0_0_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pready_0_0_" instance="io[227]" mode="outpad">
		<inputs>
			<port name="outpad">pready_0_0_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pready_0_0_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv4_4_4_" instance="io[228]" mode="outpad">
		<inputs>
			<port name="outpad">pv4_4_4_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv4_4_4_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv8_3_3_" instance="io[229]" mode="outpad">
		<inputs>
			<port name="outpad">pv8_3_3_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv8_3_3_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv11_1_1_" instance="io[230]" mode="outpad">
		<inputs>
			<port name="outpad">pv11_1_1_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv11_1_1_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv13_0_0_" instance="io[231]" mode="outpad">
		<inputs>
			<port name="outpad">pv13_0_0_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv13_0_0_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv1_3_3_" instance="io[232]" mode="outpad">
		<inputs>
			<port name="outpad">pv1_3_3_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv1_3_3_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv4_2_2_" instance="io[233]" mode="outpad">
		<inputs>
			<port name="outpad">pv4_2_2_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv4_2_2_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv5_2_2_" instance="io[234]" mode="outpad">
		<inputs>
			<port name="outpad">pv5_2_2_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv5_2_2_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv8_1_1_" instance="io[235]" mode="outpad">
		<inputs>
			<port name="outpad">pv8_1_1_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv8_1_1_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv11_5_5_" instance="io[236]" mode="outpad">
		<inputs>
			<port name="outpad">pv11_5_5_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv11_5_5_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv9_1_1_" instance="io[237]" mode="outpad">
		<inputs>
			<port name="outpad">pv9_1_1_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv9_1_1_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv13_4_4_" instance="io[238]" mode="outpad">
		<inputs>
			<port name="outpad">pv13_4_4_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv13_4_4_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv15_3_3_" instance="io[239]" mode="outpad">
		<inputs>
			<port name="outpad">pv15_3_3_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv15_3_3_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv1_1_1_" instance="io[240]" mode="outpad">
		<inputs>
			<port name="outpad">pv1_1_1_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv1_1_1_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv12_0_0_" instance="io[241]" mode="outpad">
		<inputs>
			<port name="outpad">pv12_0_0_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv12_0_0_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv5_0_0_" instance="io[242]" mode="outpad">
		<inputs>
			<port name="outpad">pv5_0_0_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv5_0_0_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv10_1_1_" instance="io[243]" mode="outpad">
		<inputs>
			<port name="outpad">pv10_1_1_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv10_1_1_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv9_7_7_" instance="io[244]" mode="outpad">
		<inputs>
			<port name="outpad">pv9_7_7_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv9_7_7_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv10_5_5_" instance="io[245]" mode="outpad">
		<inputs>
			<port name="outpad">pv10_5_5_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv10_5_5_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv12_4_4_" instance="io[246]" mode="outpad">
		<inputs>
			<port name="outpad">pv12_4_4_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv12_4_4_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv14_3_3_" instance="io[247]" mode="outpad">
		<inputs>
			<port name="outpad">pv14_3_3_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv14_3_3_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv2_1_1_" instance="io[248]" mode="outpad">
		<inputs>
			<port name="outpad">pv2_1_1_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv2_1_1_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv2_7_7_" instance="io[249]" mode="outpad">
		<inputs>
			<port name="outpad">pv2_7_7_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv2_7_7_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv6_6_6_" instance="io[250]" mode="outpad">
		<inputs>
			<port name="outpad">pv6_6_6_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv6_6_6_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv13_1_1_" instance="io[251]" mode="outpad">
		<inputs>
			<port name="outpad">pv13_1_1_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv13_1_1_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv11_2_2_" instance="io[252]" mode="outpad">
		<inputs>
			<port name="outpad">pv11_2_2_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv11_2_2_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv11_6_6_" instance="io[253]" mode="outpad">
		<inputs>
			<port name="outpad">pv11_6_6_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv11_6_6_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv13_5_5_" instance="io[254]" mode="outpad">
		<inputs>
			<port name="outpad">pv13_5_5_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv13_5_5_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv6_0_0_" instance="io[255]" mode="outpad">
		<inputs>
			<port name="outpad">pv6_0_0_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv6_0_0_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv15_4_4_" instance="io[256]" mode="outpad">
		<inputs>
			<port name="outpad">pv15_4_4_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv15_4_4_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv3_5_5_" instance="io[257]" mode="outpad">
		<inputs>
			<port name="outpad">pv3_5_5_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv3_5_5_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv15_0_0_" instance="io[258]" mode="outpad">
		<inputs>
			<port name="outpad">pv15_0_0_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv15_0_0_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv7_4_4_" instance="io[259]" mode="outpad">
		<inputs>
			<port name="outpad">pv7_4_4_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv7_4_4_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv10_6_6_" instance="io[260]" mode="outpad">
		<inputs>
			<port name="outpad">pv10_6_6_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv10_6_6_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv3_7_7_" instance="io[261]" mode="outpad">
		<inputs>
			<port name="outpad">pv3_7_7_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv3_7_7_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv12_5_5_" instance="io[262]" mode="outpad">
		<inputs>
			<port name="outpad">pv12_5_5_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv12_5_5_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv14_4_4_" instance="io[263]" mode="outpad">
		<inputs>
			<port name="outpad">pv14_4_4_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv14_4_4_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv4_1_1_" instance="io[264]" mode="outpad">
		<inputs>
			<port name="outpad">pv4_1_1_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv4_1_1_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv10_2_2_" instance="io[265]" mode="outpad">
		<inputs>
			<port name="outpad">pv10_2_2_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv10_2_2_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv8_0_0_" instance="io[266]" mode="outpad">
		<inputs>
			<port name="outpad">pv8_0_0_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv8_0_0_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv7_6_6_" instance="io[267]" mode="outpad">
		<inputs>
			<port name="outpad">pv7_6_6_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv7_6_6_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv11_7_7_" instance="io[268]" mode="outpad">
		<inputs>
			<port name="outpad">pv11_7_7_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv11_7_7_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv13_6_6_" instance="io[269]" mode="outpad">
		<inputs>
			<port name="outpad">pv13_6_6_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv13_6_6_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv12_1_1_" instance="io[270]" mode="outpad">
		<inputs>
			<port name="outpad">pv12_1_1_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv12_1_1_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv15_5_5_" instance="io[271]" mode="outpad">
		<inputs>
			<port name="outpad">pv15_5_5_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv15_5_5_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv1_0_0_" instance="io[272]" mode="outpad">
		<inputs>
			<port name="outpad">pv1_0_0_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv1_0_0_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv14_0_0_" instance="io[273]" mode="outpad">
		<inputs>
			<port name="outpad">pv14_0_0_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv14_0_0_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv5_7_7_" instance="io[274]" mode="outpad">
		<inputs>
			<port name="outpad">pv5_7_7_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv5_7_7_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv9_6_6_" instance="io[275]" mode="outpad">
		<inputs>
			<port name="outpad">pv9_6_6_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv9_6_6_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv8_2_2_" instance="io[276]" mode="outpad">
		<inputs>
			<port name="outpad">pv8_2_2_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv8_2_2_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv12_6_6_" instance="io[277]" mode="outpad">
		<inputs>
			<port name="outpad">pv12_6_6_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv12_6_6_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv10_7_7_" instance="io[278]" mode="outpad">
		<inputs>
			<port name="outpad">pv10_7_7_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv10_7_7_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv4_3_3_" instance="io[279]" mode="outpad">
		<inputs>
			<port name="outpad">pv4_3_3_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv4_3_3_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv14_5_5_" instance="io[280]" mode="outpad">
		<inputs>
			<port name="outpad">pv14_5_5_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv14_5_5_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv11_3_3_" instance="io[281]" mode="outpad">
		<inputs>
			<port name="outpad">pv11_3_3_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv11_3_3_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv13_2_2_" instance="io[282]" mode="outpad">
		<inputs>
			<port name="outpad">pv13_2_2_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv13_2_2_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv12_2_2_" instance="io[283]" mode="outpad">
		<inputs>
			<port name="outpad">pv12_2_2_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv12_2_2_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv2_6_6_" instance="io[284]" mode="outpad">
		<inputs>
			<port name="outpad">pv2_6_6_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv2_6_6_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv10_3_3_" instance="io[285]" mode="outpad">
		<inputs>
			<port name="outpad">pv10_3_3_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv10_3_3_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv1_2_2_" instance="io[286]" mode="outpad">
		<inputs>
			<port name="outpad">pv1_2_2_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv1_2_2_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv6_5_5_" instance="io[287]" mode="outpad">
		<inputs>
			<port name="outpad">pv6_5_5_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv6_5_5_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv9_0_0_" instance="io[288]" mode="outpad">
		<inputs>
			<port name="outpad">pv9_0_0_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv9_0_0_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv13_7_7_" instance="io[289]" mode="outpad">
		<inputs>
			<port name="outpad">pv13_7_7_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv13_7_7_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv15_6_6_" instance="io[290]" mode="outpad">
		<inputs>
			<port name="outpad">pv15_6_6_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv15_6_6_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv3_4_4_" instance="io[291]" mode="outpad">
		<inputs>
			<port name="outpad">pv3_4_4_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv3_4_4_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv7_3_3_" instance="io[292]" mode="outpad">
		<inputs>
			<port name="outpad">pv7_3_3_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv7_3_3_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv15_1_1_" instance="io[293]" mode="outpad">
		<inputs>
			<port name="outpad">pv15_1_1_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv15_1_1_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv12_7_7_" instance="io[294]" mode="outpad">
		<inputs>
			<port name="outpad">pv12_7_7_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv12_7_7_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv14_6_6_" instance="io[295]" mode="outpad">
		<inputs>
			<port name="outpad">pv14_6_6_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv14_6_6_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv4_0_0_" instance="io[296]" mode="outpad">
		<inputs>
			<port name="outpad">pv4_0_0_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv4_0_0_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv8_7_7_" instance="io[297]" mode="outpad">
		<inputs>
			<port name="outpad">pv8_7_7_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv8_7_7_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv15_7_7_" instance="io[298]" mode="outpad">
		<inputs>
			<port name="outpad">pv15_7_7_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv15_7_7_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv1_7_7_" instance="io[299]" mode="outpad">
		<inputs>
			<port name="outpad">pv1_7_7_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv1_7_7_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv5_6_6_" instance="io[300]" mode="outpad">
		<inputs>
			<port name="outpad">pv5_6_6_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv5_6_6_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv9_5_5_" instance="io[301]" mode="outpad">
		<inputs>
			<port name="outpad">pv9_5_5_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv9_5_5_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:pv5_1_1_" instance="io[302]" mode="outpad">
		<inputs>
			<port name="outpad">pv5_1_1_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pv5_1_1_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="pv14_3_3_" instance="clb[303]" mode="clb">
		<inputs>
			<port name="I">open open open open open open open open n_n3396 open open open open n_n3316 open open open open </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="open" instance="ble[0]"/>
		<block name="open" instance="ble[1]"/>
		<block name="open" instance="ble[2]"/>
		<block name="open" instance="ble[3]"/>
		<block name="open" instance="ble[4]"/>
		<block name="open" instance="ble[5]"/>
		<block name="open" instance="ble[6]"/>
		<block name="pv14_3_3_" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[13]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="pv14_3_3_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="pv14_3_3_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="pv14_3_3_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">pv14_3_3_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="out:pdn" instance="io[304]" mode="outpad">
		<inputs>
			<port name="outpad">pdn </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:pdn" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="pclk" instance="io[305]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="pclk" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">pclk </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
</block>

