# A decoder circuit for a semiconductor memory device.

## Abstract
A decoder circuit for a semiconductor memory device having a short build up time for the potential on the decoder lines whilst using only a limited number of constant current sources in the decoder comprises a sequence of address signal input terminals A₀, A₁, ... a number of address buffers 21,22, ... a number of pairs of decoder lines d₀,