Notice 0: Reading LEF file:  Nangate45/Nangate45.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  Nangate45/Nangate45.lef
Notice 0: 
Reading DEF file: no_sinks.def
Notice 0: Design: test_no_sinks
Notice 0:     Created 1 pins.
Notice 0:     Created 1 components and 6 component-terminals.
Notice 0:     Created 1 nets and 0 connections.
Notice 0: Finished DEF file: no_sinks.def
 *****************
 * TritonCTS 2.0 *
 *****************
 *****************************
 *  Import characterization  *
 *****************************
[INFO CTS-0085]  Reading LUT file "lut.txt"
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           52          1           24          
[WARNING CTS-0044] 180 wires are pure wire and no slew degration.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0049]     Num wire segments: 4994
[INFO CTS-0050]     Num keys in characterization LUT: 1677
[INFO CTS-0051]     Actual min input cap: 8
[INFO CTS-0086]  Reading solution list file "sol_list.txt".
 **********************
 *  Find clock roots  *
 **********************
[INFO CTS-0001]  Running TritonCTS with user-specified clock roots: clk
 ************************
 *  Populate TritonCTS  *
 ************************
 Initializing clock nets
 Looking for clock nets in the design
[INFO CTS-0007]  Net "clk" found
[INFO CTS-0009]  Initializing clock net for : "clk"
[WARNING CTS-0041] Net "clk" has 0 sinks. Skipping...
[ERROR CTS-0083] No clock nets have been found.
CTS-0083
