
ping_pong.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000052  00800100  000008e0  00000974  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000008e0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000e  00800152  00800152  000009c6  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000009c6  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000240  00000000  00000000  000009f6  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000188c  00000000  00000000  00000c36  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000bad  00000000  00000000  000024c2  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000b65  00000000  00000000  0000306f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000550  00000000  00000000  00003bd4  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000005b6  00000000  00000000  00004124  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000dca  00000000  00000000  000046da  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001d8  00000000  00000000  000054a4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 38 00 	jmp	0x70	; 0x70 <__ctors_end>
   4:	0c 94 29 01 	jmp	0x252	; 0x252 <__vector_1>
   8:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
   c:	0c 94 75 00 	jmp	0xea	; 0xea <__vector_3>
  10:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  14:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  18:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  1c:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  20:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  24:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  28:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  2c:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  30:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  34:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  38:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  3c:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  40:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  44:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  48:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  4c:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  50:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  54:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  58:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  5c:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  60:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  64:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  68:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  6c:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>

00000070 <__ctors_end>:
  70:	11 24       	eor	r1, r1
  72:	1f be       	out	0x3f, r1	; 63
  74:	cf ef       	ldi	r28, 0xFF	; 255
  76:	d4 e0       	ldi	r29, 0x04	; 4
  78:	de bf       	out	0x3e, r29	; 62
  7a:	cd bf       	out	0x3d, r28	; 61

0000007c <__do_copy_data>:
  7c:	11 e0       	ldi	r17, 0x01	; 1
  7e:	a0 e0       	ldi	r26, 0x00	; 0
  80:	b1 e0       	ldi	r27, 0x01	; 1
  82:	e0 ee       	ldi	r30, 0xE0	; 224
  84:	f8 e0       	ldi	r31, 0x08	; 8
  86:	02 c0       	rjmp	.+4      	; 0x8c <__do_copy_data+0x10>
  88:	05 90       	lpm	r0, Z+
  8a:	0d 92       	st	X+, r0
  8c:	a2 35       	cpi	r26, 0x52	; 82
  8e:	b1 07       	cpc	r27, r17
  90:	d9 f7       	brne	.-10     	; 0x88 <__do_copy_data+0xc>

00000092 <__do_clear_bss>:
  92:	21 e0       	ldi	r18, 0x01	; 1
  94:	a2 e5       	ldi	r26, 0x52	; 82
  96:	b1 e0       	ldi	r27, 0x01	; 1
  98:	01 c0       	rjmp	.+2      	; 0x9c <.do_clear_bss_start>

0000009a <.do_clear_bss_loop>:
  9a:	1d 92       	st	X+, r1

0000009c <.do_clear_bss_start>:
  9c:	a0 36       	cpi	r26, 0x60	; 96
  9e:	b2 07       	cpc	r27, r18
  a0:	e1 f7       	brne	.-8      	; 0x9a <.do_clear_bss_loop>
  a2:	0e 94 8f 02 	call	0x51e	; 0x51e <main>
  a6:	0c 94 6e 04 	jmp	0x8dc	; 0x8dc <_exit>

000000aa <__bad_interrupt>:
  aa:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ae <ADC_init>:

extern volatile uint8_t ADC_ready;

int ADC_init(void) {
	// Interrupt on rising edge PE0
	EMCUCR |= (1<<ISC2);
  ae:	86 b7       	in	r24, 0x36	; 54
  b0:	81 60       	ori	r24, 0x01	; 1
  b2:	86 bf       	out	0x36, r24	; 54

	// Enable interrupt on PE0
	GICR |= (1<<INT2);
  b4:	8b b7       	in	r24, 0x3b	; 59
  b6:	80 62       	ori	r24, 0x20	; 32
  b8:	8b bf       	out	0x3b, r24	; 59
	
	// Button input
	clr_bit(DDRE, PE0);
  ba:	30 98       	cbi	0x06, 0	; 6
	
	//Enable the external memory interface/4 bits address
	MCUCR |= (1<<SRE);
  bc:	85 b7       	in	r24, 0x35	; 53
  be:	80 68       	ori	r24, 0x80	; 128
  c0:	85 bf       	out	0x35, r24	; 53
	SFIOR |= (1<<XMM2);
  c2:	80 b7       	in	r24, 0x30	; 48
  c4:	80 62       	ori	r24, 0x20	; 32
  c6:	80 bf       	out	0x30, r24	; 48
	
	//Set the interrupt pin to input
	DDRE &= ~(1<<PINE0);
  c8:	30 98       	cbi	0x06, 0	; 6

	//set button pins to input
	clr_bit(DDRB, DDB0);
  ca:	b8 98       	cbi	0x17, 0	; 23
	clr_bit(DDRB, DDB1);
  cc:	b9 98       	cbi	0x17, 1	; 23
	
	//set joystick button to input
	clr_bit(DDRB, DDB2);
  ce:	ba 98       	cbi	0x17, 2	; 23
	return 0;
}
  d0:	80 e0       	ldi	r24, 0x00	; 0
  d2:	90 e0       	ldi	r25, 0x00	; 0
  d4:	08 95       	ret

000000d6 <ADC_read>:
uint8_t ADC_read(uint8_t channel) {
	//Address for the ADC
	volatile char *adc = (char *) 0x1400;
	
	//Choose channel in ADC
	*adc = 0x04 | channel;
  d6:	84 60       	ori	r24, 0x04	; 4
  d8:	80 93 00 14 	sts	0x1400, r24
	while(!ADC_ready);
  dc:	80 91 53 01 	lds	r24, 0x0153
  e0:	88 23       	and	r24, r24
  e2:	e1 f3       	breq	.-8      	; 0xdc <ADC_read+0x6>
		
	return *adc;
  e4:	80 91 00 14 	lds	r24, 0x1400
}
  e8:	08 95       	ret

000000ea <__vector_3>:


ISR(INT2_vect){
  ea:	1f 92       	push	r1
  ec:	0f 92       	push	r0
  ee:	0f b6       	in	r0, 0x3f	; 63
  f0:	0f 92       	push	r0
  f2:	11 24       	eor	r1, r1
  f4:	8f 93       	push	r24
	ADC_ready = 1;
  f6:	81 e0       	ldi	r24, 0x01	; 1
  f8:	80 93 53 01 	sts	0x0153, r24
	//wake up the CPU
}
  fc:	8f 91       	pop	r24
  fe:	0f 90       	pop	r0
 100:	0f be       	out	0x3f, r0	; 63
 102:	0f 90       	pop	r0
 104:	1f 90       	pop	r1
 106:	18 95       	reti

00000108 <CAN_init>:
#include <util/delay.h>
#include <stdio.h>

extern volatile uint8_t rx_int_flag; 

int CAN_init(){
 108:	cf 93       	push	r28
 10a:	df 93       	push	r29
 10c:	1f 92       	push	r1
 10e:	cd b7       	in	r28, 0x3d	; 61
 110:	de b7       	in	r29, 0x3e	; 62
	volatile uint8_t value;
	
	//config-mode
	MCP2515_init();
 112:	0e 94 55 01 	call	0x2aa	; 0x2aa <MCP2515_init>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 116:	89 ef       	ldi	r24, 0xF9	; 249
 118:	90 e0       	ldi	r25, 0x00	; 0
 11a:	01 97       	sbiw	r24, 0x01	; 1
 11c:	f1 f7       	brne	.-4      	; 0x11a <CAN_init+0x12>
 11e:	00 c0       	rjmp	.+0      	; 0x120 <CAN_init+0x18>
 120:	00 00       	nop
	//enable interrupts in MCP
	//Interrupt when message received in RXB0
		
	
	
	value = MCP2515_read(MCP_CANSTAT);
 122:	8e e0       	ldi	r24, 0x0E	; 14
 124:	0e 94 5a 01 	call	0x2b4	; 0x2b4 <MCP2515_read>
 128:	89 83       	std	Y+1, r24	; 0x01
	if ((value & MODE_MASK) != MODE_CONFIG) {
 12a:	89 81       	ldd	r24, Y+1	; 0x01
 12c:	80 7e       	andi	r24, 0xE0	; 224
 12e:	80 38       	cpi	r24, 0x80	; 128
 130:	39 f0       	breq	.+14     	; 0x140 <CAN_init+0x38>
		printf("MCP2515 is NOT in config mode after reset!\n");
 132:	88 e0       	ldi	r24, 0x08	; 8
 134:	91 e0       	ldi	r25, 0x01	; 1
 136:	0e 94 1e 04 	call	0x83c	; 0x83c <puts>
		return 1;
 13a:	81 e0       	ldi	r24, 0x01	; 1
 13c:	90 e0       	ldi	r25, 0x00	; 0
 13e:	1f c0       	rjmp	.+62     	; 0x17e <CAN_init+0x76>
	}
	
	MCP2515_bit_modify(MCP_CANINTE, 0x01, 0x01);
 140:	41 e0       	ldi	r20, 0x01	; 1
 142:	61 e0       	ldi	r22, 0x01	; 1
 144:	8b e2       	ldi	r24, 0x2B	; 43
 146:	0e 94 93 01 	call	0x326	; 0x326 <MCP2515_bit_modify>
	MCP2515_bit_modify(MCP_RXB0CTRL, 0x60, 0xFF);
 14a:	4f ef       	ldi	r20, 0xFF	; 255
 14c:	60 e6       	ldi	r22, 0x60	; 96
 14e:	80 e6       	ldi	r24, 0x60	; 96
 150:	0e 94 93 01 	call	0x326	; 0x326 <MCP2515_bit_modify>
	
	//Set loopback-mode
	MCP2515_bit_modify(MCP_CANCTRL, MODE_MASK , MODE_NORMAL);
 154:	40 e0       	ldi	r20, 0x00	; 0
 156:	60 ee       	ldi	r22, 0xE0	; 224
 158:	8f e0       	ldi	r24, 0x0F	; 15
 15a:	0e 94 93 01 	call	0x326	; 0x326 <MCP2515_bit_modify>
	
	value = MCP2515_read(MCP_CANSTAT);
 15e:	8e e0       	ldi	r24, 0x0E	; 14
 160:	0e 94 5a 01 	call	0x2b4	; 0x2b4 <MCP2515_read>
 164:	89 83       	std	Y+1, r24	; 0x01
	if ((value & MODE_MASK) != MODE_NORMAL) {
 166:	89 81       	ldd	r24, Y+1	; 0x01
 168:	80 7e       	andi	r24, 0xE0	; 224
 16a:	39 f0       	breq	.+14     	; 0x17a <CAN_init+0x72>
		printf("MCP2515 is NOT in normal mode!\n");
 16c:	83 e3       	ldi	r24, 0x33	; 51
 16e:	91 e0       	ldi	r25, 0x01	; 1
 170:	0e 94 1e 04 	call	0x83c	; 0x83c <puts>
		return 1;
 174:	81 e0       	ldi	r24, 0x01	; 1
 176:	90 e0       	ldi	r25, 0x00	; 0
 178:	02 c0       	rjmp	.+4      	; 0x17e <CAN_init+0x76>
	}
	
	return 0;
 17a:	80 e0       	ldi	r24, 0x00	; 0
 17c:	90 e0       	ldi	r25, 0x00	; 0
}
 17e:	0f 90       	pop	r0
 180:	df 91       	pop	r29
 182:	cf 91       	pop	r28
 184:	08 95       	ret

00000186 <CAN_transmit_complete>:
		
	}
}

int CAN_transmit_complete(){
	if ( test_bit(MCP2515_read(MCP_TXB0CTRL), 3)){
 186:	80 e3       	ldi	r24, 0x30	; 48
 188:	0e 94 5a 01 	call	0x2b4	; 0x2b4 <MCP2515_read>
 18c:	86 95       	lsr	r24
 18e:	86 95       	lsr	r24
 190:	86 95       	lsr	r24
 192:	91 e0       	ldi	r25, 0x01	; 1
 194:	89 27       	eor	r24, r25
		return 0;
	}
	return 1;
}
 196:	81 70       	andi	r24, 0x01	; 1
 198:	90 e0       	ldi	r25, 0x00	; 0
 19a:	08 95       	ret

0000019c <CAN_send>:
	
	return 0;
}


void CAN_send(Message* msg){
 19c:	ef 92       	push	r14
 19e:	ff 92       	push	r15
 1a0:	0f 93       	push	r16
 1a2:	1f 93       	push	r17
 1a4:	cf 93       	push	r28
 1a6:	df 93       	push	r29
 1a8:	7c 01       	movw	r14, r24
	if(CAN_transmit_complete()){
 1aa:	0e 94 c3 00 	call	0x186	; 0x186 <CAN_transmit_complete>
 1ae:	89 2b       	or	r24, r25
 1b0:	d9 f1       	breq	.+118    	; 0x228 <CAN_send+0x8c>
		
		//sending ID
		MCP2515_write(MCP_TXB0SIDH, (uint8_t)msg->ID >> 3);
 1b2:	f7 01       	movw	r30, r14
 1b4:	60 81       	ld	r22, Z
 1b6:	66 95       	lsr	r22
 1b8:	66 95       	lsr	r22
 1ba:	66 95       	lsr	r22
 1bc:	81 e3       	ldi	r24, 0x31	; 49
 1be:	0e 94 6d 01 	call	0x2da	; 0x2da <MCP2515_write>
		MCP2515_write(MCP_TXB0SIDL, (uint8_t)msg->ID << 5);
 1c2:	f7 01       	movw	r30, r14
 1c4:	60 81       	ld	r22, Z
 1c6:	62 95       	swap	r22
 1c8:	66 0f       	add	r22, r22
 1ca:	60 7e       	andi	r22, 0xE0	; 224
 1cc:	82 e3       	ldi	r24, 0x32	; 50
 1ce:	0e 94 6d 01 	call	0x2da	; 0x2da <MCP2515_write>
	
		//sending data length
		MCP2515_write(MCP_TXB0DLC, msg->length & 0x0F);
 1d2:	f7 01       	movw	r30, r14
 1d4:	62 81       	ldd	r22, Z+2	; 0x02
 1d6:	6f 70       	andi	r22, 0x0F	; 15
 1d8:	85 e3       	ldi	r24, 0x35	; 53
 1da:	0e 94 6d 01 	call	0x2da	; 0x2da <MCP2515_write>
	
		//Sending data, max 8 bytes
		if(msg->length > 8){
 1de:	f7 01       	movw	r30, r14
 1e0:	82 81       	ldd	r24, Z+2	; 0x02
 1e2:	93 81       	ldd	r25, Z+3	; 0x03
 1e4:	89 30       	cpi	r24, 0x09	; 9
 1e6:	91 05       	cpc	r25, r1
 1e8:	54 f0       	brlt	.+20     	; 0x1fe <CAN_send+0x62>
			msg->length = 8;
 1ea:	88 e0       	ldi	r24, 0x08	; 8
 1ec:	90 e0       	ldi	r25, 0x00	; 0
 1ee:	93 83       	std	Z+3, r25	; 0x03
 1f0:	82 83       	std	Z+2, r24	; 0x02
 1f2:	87 01       	movw	r16, r14
 1f4:	0c 5f       	subi	r16, 0xFC	; 252
 1f6:	1f 4f       	sbci	r17, 0xFF	; 255
	
	return 0;
}


void CAN_send(Message* msg){
 1f8:	c0 e0       	ldi	r28, 0x00	; 0
 1fa:	d0 e0       	ldi	r29, 0x00	; 0
 1fc:	04 c0       	rjmp	.+8      	; 0x206 <CAN_send+0x6a>
	
		//Sending data, max 8 bytes
		if(msg->length > 8){
			msg->length = 8;
		}
		for (int i = 0; i < msg->length; i++){
 1fe:	18 16       	cp	r1, r24
 200:	19 06       	cpc	r1, r25
 202:	bc f3       	brlt	.-18     	; 0x1f2 <CAN_send+0x56>
 204:	0e c0       	rjmp	.+28     	; 0x222 <CAN_send+0x86>
			MCP2515_write(MCP_TXB0D0 + i, msg->data[i]);  
 206:	f8 01       	movw	r30, r16
 208:	61 91       	ld	r22, Z+
 20a:	8f 01       	movw	r16, r30
 20c:	8c 2f       	mov	r24, r28
 20e:	8a 5c       	subi	r24, 0xCA	; 202
 210:	0e 94 6d 01 	call	0x2da	; 0x2da <MCP2515_write>
	
		//Sending data, max 8 bytes
		if(msg->length > 8){
			msg->length = 8;
		}
		for (int i = 0; i < msg->length; i++){
 214:	21 96       	adiw	r28, 0x01	; 1
 216:	f7 01       	movw	r30, r14
 218:	22 81       	ldd	r18, Z+2	; 0x02
 21a:	33 81       	ldd	r19, Z+3	; 0x03
 21c:	c2 17       	cp	r28, r18
 21e:	d3 07       	cpc	r29, r19
 220:	94 f3       	brlt	.-28     	; 0x206 <CAN_send+0x6a>
			MCP2515_write(MCP_TXB0D0 + i, msg->data[i]);  
		}
	
		//initiate message transmission
		
		MCP2515_request_to_send(1);
 222:	81 e0       	ldi	r24, 0x01	; 1
 224:	0e 94 81 01 	call	0x302	; 0x302 <MCP2515_request_to_send>
		
	}
}
 228:	df 91       	pop	r29
 22a:	cf 91       	pop	r28
 22c:	1f 91       	pop	r17
 22e:	0f 91       	pop	r16
 230:	ff 90       	pop	r15
 232:	ef 90       	pop	r14
 234:	08 95       	ret

00000236 <CAN_int_vect>:
	return 0; 
}

void CAN_int_vect(){
	//set recieve flag to 0
	MCP2515_bit_modify(MCP_CANINTF, 0x01, 0x00);
 236:	40 e0       	ldi	r20, 0x00	; 0
 238:	61 e0       	ldi	r22, 0x01	; 1
 23a:	8c e2       	ldi	r24, 0x2C	; 44
 23c:	0e 94 93 01 	call	0x326	; 0x326 <MCP2515_bit_modify>
	//set transmit flag to 0 
	MCP2515_bit_modify(MCP_CANINTF, 0x04, 0x00);
 240:	40 e0       	ldi	r20, 0x00	; 0
 242:	64 e0       	ldi	r22, 0x04	; 4
 244:	8c e2       	ldi	r24, 0x2C	; 44
 246:	0e 94 93 01 	call	0x326	; 0x326 <MCP2515_bit_modify>
	rx_int_flag = 1;
 24a:	81 e0       	ldi	r24, 0x01	; 1
 24c:	80 93 52 01 	sts	0x0152, r24
 250:	08 95       	ret

00000252 <__vector_1>:
	msg.ID = ID;
	
	return msg;
}

ISR(INT0_vect){
 252:	1f 92       	push	r1
 254:	0f 92       	push	r0
 256:	0f b6       	in	r0, 0x3f	; 63
 258:	0f 92       	push	r0
 25a:	11 24       	eor	r1, r1
 25c:	2f 93       	push	r18
 25e:	3f 93       	push	r19
 260:	4f 93       	push	r20
 262:	5f 93       	push	r21
 264:	6f 93       	push	r22
 266:	7f 93       	push	r23
 268:	8f 93       	push	r24
 26a:	9f 93       	push	r25
 26c:	af 93       	push	r26
 26e:	bf 93       	push	r27
 270:	ef 93       	push	r30
 272:	ff 93       	push	r31
	//RX0 interrupt flag set to 0
	CAN_int_vect();
 274:	0e 94 1b 01 	call	0x236	; 0x236 <CAN_int_vect>
 278:	ff 91       	pop	r31
 27a:	ef 91       	pop	r30
 27c:	bf 91       	pop	r27
 27e:	af 91       	pop	r26
 280:	9f 91       	pop	r25
 282:	8f 91       	pop	r24
 284:	7f 91       	pop	r23
 286:	6f 91       	pop	r22
 288:	5f 91       	pop	r21
 28a:	4f 91       	pop	r20
 28c:	3f 91       	pop	r19
 28e:	2f 91       	pop	r18
 290:	0f 90       	pop	r0
 292:	0f be       	out	0x3f, r0	; 63
 294:	0f 90       	pop	r0
 296:	1f 90       	pop	r1
 298:	18 95       	reti

0000029a <MCP2515_reset>:
	//set MCP2515 in configuration mode
	MCP2515_reset(); 
}

void MCP2515_reset(void){
	SPI_activate_SS();
 29a:	0e 94 71 02 	call	0x4e2	; 0x4e2 <SPI_activate_SS>
	SPI_read_write(MCP_RESET);
 29e:	80 ec       	ldi	r24, 0xC0	; 192
 2a0:	0e 94 6c 02 	call	0x4d8	; 0x4d8 <SPI_read_write>
	SPI_deactivate_SS();
 2a4:	0e 94 73 02 	call	0x4e6	; 0x4e6 <SPI_deactivate_SS>
 2a8:	08 95       	ret

000002aa <MCP2515_init>:
#include "MCP2515.h"
#include "MCP2515_driver.h"
#include <string.h>

void MCP2515_init(void){
	SPI_init();
 2aa:	0e 94 75 02 	call	0x4ea	; 0x4ea <SPI_init>
	//set MCP2515 in configuration mode
	MCP2515_reset(); 
 2ae:	0e 94 4d 01 	call	0x29a	; 0x29a <MCP2515_reset>
 2b2:	08 95       	ret

000002b4 <MCP2515_read>:
	SPI_activate_SS();
	SPI_read_write(MCP_RESET);
	SPI_deactivate_SS();
}

uint8_t MCP2515_read(uint8_t address){
 2b4:	cf 93       	push	r28
 2b6:	c8 2f       	mov	r28, r24
	uint8_t data;
	SPI_activate_SS();
 2b8:	0e 94 71 02 	call	0x4e2	; 0x4e2 <SPI_activate_SS>
	SPI_read_write(MCP_READ);
 2bc:	83 e0       	ldi	r24, 0x03	; 3
 2be:	0e 94 6c 02 	call	0x4d8	; 0x4d8 <SPI_read_write>
	SPI_read_write(address);
 2c2:	8c 2f       	mov	r24, r28
 2c4:	0e 94 6c 02 	call	0x4d8	; 0x4d8 <SPI_read_write>
	data = SPI_read_write(0x00);
 2c8:	80 e0       	ldi	r24, 0x00	; 0
 2ca:	0e 94 6c 02 	call	0x4d8	; 0x4d8 <SPI_read_write>
 2ce:	c8 2f       	mov	r28, r24
	SPI_deactivate_SS();
 2d0:	0e 94 73 02 	call	0x4e6	; 0x4e6 <SPI_deactivate_SS>
	return data;
}
 2d4:	8c 2f       	mov	r24, r28
 2d6:	cf 91       	pop	r28
 2d8:	08 95       	ret

000002da <MCP2515_write>:

void MCP2515_write(uint8_t address, char data){
 2da:	cf 93       	push	r28
 2dc:	df 93       	push	r29
 2de:	d8 2f       	mov	r29, r24
 2e0:	c6 2f       	mov	r28, r22
	SPI_activate_SS();
 2e2:	0e 94 71 02 	call	0x4e2	; 0x4e2 <SPI_activate_SS>
	SPI_read_write(MCP_WRITE);
 2e6:	82 e0       	ldi	r24, 0x02	; 2
 2e8:	0e 94 6c 02 	call	0x4d8	; 0x4d8 <SPI_read_write>
	SPI_read_write(address);
 2ec:	8d 2f       	mov	r24, r29
 2ee:	0e 94 6c 02 	call	0x4d8	; 0x4d8 <SPI_read_write>
	SPI_read_write(data);
 2f2:	8c 2f       	mov	r24, r28
 2f4:	0e 94 6c 02 	call	0x4d8	; 0x4d8 <SPI_read_write>
	SPI_deactivate_SS();
 2f8:	0e 94 73 02 	call	0x4e6	; 0x4e6 <SPI_deactivate_SS>
}
 2fc:	df 91       	pop	r29
 2fe:	cf 91       	pop	r28
 300:	08 95       	ret

00000302 <MCP2515_request_to_send>:

 void MCP2515_request_to_send(uint8_t command){
 302:	cf 93       	push	r28
 304:	c8 2f       	mov	r28, r24
	SPI_activate_SS();
 306:	0e 94 71 02 	call	0x4e2	; 0x4e2 <SPI_activate_SS>
	if (command <= 7){
 30a:	c8 30       	cpi	r28, 0x08	; 8
 30c:	28 f4       	brcc	.+10     	; 0x318 <MCP2515_request_to_send+0x16>
		SPI_read_write(MCP_RTS | command);
 30e:	8c 2f       	mov	r24, r28
 310:	80 68       	ori	r24, 0x80	; 128
 312:	0e 94 6c 02 	call	0x4d8	; 0x4d8 <SPI_read_write>
 316:	03 c0       	rjmp	.+6      	; 0x31e <MCP2515_request_to_send+0x1c>
	}
	else{
		SPI_read_write(MCP_RTS);
 318:	80 e8       	ldi	r24, 0x80	; 128
 31a:	0e 94 6c 02 	call	0x4d8	; 0x4d8 <SPI_read_write>
	}
	SPI_deactivate_SS();
 31e:	0e 94 73 02 	call	0x4e6	; 0x4e6 <SPI_deactivate_SS>
}
 322:	cf 91       	pop	r28
 324:	08 95       	ret

00000326 <MCP2515_bit_modify>:
	SPI_deactivate_SS();	
	return status;
}


void MCP2515_bit_modify(uint8_t address, uint8_t mask_byte, uint8_t data_byte){
 326:	1f 93       	push	r17
 328:	cf 93       	push	r28
 32a:	df 93       	push	r29
 32c:	18 2f       	mov	r17, r24
 32e:	d6 2f       	mov	r29, r22
 330:	c4 2f       	mov	r28, r20
	SPI_activate_SS();
 332:	0e 94 71 02 	call	0x4e2	; 0x4e2 <SPI_activate_SS>
	SPI_read_write(MCP_BITMOD);
 336:	85 e0       	ldi	r24, 0x05	; 5
 338:	0e 94 6c 02 	call	0x4d8	; 0x4d8 <SPI_read_write>
	SPI_read_write(address);
 33c:	81 2f       	mov	r24, r17
 33e:	0e 94 6c 02 	call	0x4d8	; 0x4d8 <SPI_read_write>
	SPI_read_write(mask_byte);
 342:	8d 2f       	mov	r24, r29
 344:	0e 94 6c 02 	call	0x4d8	; 0x4d8 <SPI_read_write>
	SPI_read_write(data_byte);
 348:	8c 2f       	mov	r24, r28
 34a:	0e 94 6c 02 	call	0x4d8	; 0x4d8 <SPI_read_write>
	SPI_deactivate_SS();
 34e:	0e 94 73 02 	call	0x4e6	; 0x4e6 <SPI_deactivate_SS>
 352:	df 91       	pop	r29
 354:	cf 91       	pop	r28
 356:	1f 91       	pop	r17
 358:	08 95       	ret

0000035a <UART_transmit>:

int UART_transmit(unsigned char data, FILE *stream){
	
	//Wait for empty transmit buffer
	
	while( !( UCSR0A & (1<<UDRE0)) );
 35a:	5d 9b       	sbis	0x0b, 5	; 11
 35c:	fe cf       	rjmp	.-4      	; 0x35a <UART_transmit>
 
	//Put data into buffer, sends the data
 
	UDR0 = data;
 35e:	8c b9       	out	0x0c, r24	; 12
	return 0; 
}
 360:	80 e0       	ldi	r24, 0x00	; 0
 362:	90 e0       	ldi	r25, 0x00	; 0
 364:	08 95       	ret

00000366 <UART_receive>:

unsigned char UART_receive(){

	//Wait for data to be received

	while( !(UCSR0A & (1<<RXC0)) );
 366:	5f 9b       	sbis	0x0b, 7	; 11
 368:	fe cf       	rjmp	.-4      	; 0x366 <UART_receive>
 
	//Get and return received data from buffer
 
	return UDR0;
 36a:	8c b1       	in	r24, 0x0c	; 12
}
 36c:	08 95       	ret

0000036e <UART_init>:

int UART_init(unsigned int ubrr ){
/* 
Set baud rate
 */
	UBRR0L = ubrr;
 36e:	89 b9       	out	0x09, r24	; 9

/* 
Enable receiver and transmitter
 */
	UCSR0B =(1<<RXEN0)|(1<<TXEN0);
 370:	88 e1       	ldi	r24, 0x18	; 24
 372:	8a b9       	out	0x0a, r24	; 10
	
	uart = fdevopen(&UART_transmit, &UART_receive);
 374:	63 eb       	ldi	r22, 0xB3	; 179
 376:	71 e0       	ldi	r23, 0x01	; 1
 378:	8d ea       	ldi	r24, 0xAD	; 173
 37a:	91 e0       	ldi	r25, 0x01	; 1
 37c:	0e 94 d3 03 	call	0x7a6	; 0x7a6 <fdevopen>
 380:	90 93 55 01 	sts	0x0155, r25
 384:	80 93 54 01 	sts	0x0154, r24
	
	return 0; 
}
 388:	80 e0       	ldi	r24, 0x00	; 0
 38a:	90 e0       	ldi	r25, 0x00	; 0
 38c:	08 95       	ret

0000038e <send_joystick_dir>:
		return LEFT;
	}
	return CENTER;
}

void send_joystick_dir(void){
 38e:	cf 93       	push	r28
 390:	df 93       	push	r29
 392:	cd b7       	in	r28, 0x3d	; 61
 394:	de b7       	in	r29, 0x3e	; 62
 396:	2c 97       	sbiw	r28, 0x0c	; 12
 398:	0f b6       	in	r0, 0x3f	; 63
 39a:	f8 94       	cli
 39c:	de bf       	out	0x3e, r29	; 62
 39e:	0f be       	out	0x3f, r0	; 63
 3a0:	cd bf       	out	0x3d, r28	; 61
*/


int joystick_read(int channel){
	//Return 0-255
	return ADC_read(channel);
 3a2:	84 e0       	ldi	r24, 0x04	; 4
 3a4:	0e 94 6b 00 	call	0xd6	; 0xd6 <ADC_read>

void send_joystick_dir(void){
	joystick_dir joy_pos = joystick_read(4);
	Message msg;
	
	msg.length = 1;
 3a8:	21 e0       	ldi	r18, 0x01	; 1
 3aa:	30 e0       	ldi	r19, 0x00	; 0
 3ac:	3c 83       	std	Y+4, r19	; 0x04
 3ae:	2b 83       	std	Y+3, r18	; 0x03
	msg.data[0] = (uint8_t)joy_pos;
 3b0:	8d 83       	std	Y+5, r24	; 0x05
	msg.ID = 0;
 3b2:	1a 82       	std	Y+2, r1	; 0x02
 3b4:	19 82       	std	Y+1, r1	; 0x01
	
	CAN_send(&msg);
 3b6:	ce 01       	movw	r24, r28
 3b8:	01 96       	adiw	r24, 0x01	; 1
 3ba:	0e 94 ce 00 	call	0x19c	; 0x19c <CAN_send>
}
 3be:	2c 96       	adiw	r28, 0x0c	; 12
 3c0:	0f b6       	in	r0, 0x3f	; 63
 3c2:	f8 94       	cli
 3c4:	de bf       	out	0x3e, r29	; 62
 3c6:	0f be       	out	0x3f, r0	; 63
 3c8:	cd bf       	out	0x3d, r28	; 61
 3ca:	df 91       	pop	r29
 3cc:	cf 91       	pop	r28
 3ce:	08 95       	ret

000003d0 <oled_init>:



void oled_init(){
	//  display  off
	*OLED_c = 0xae;
 3d0:	e0 91 06 01 	lds	r30, 0x0106
 3d4:	f0 91 07 01 	lds	r31, 0x0107
 3d8:	8e ea       	ldi	r24, 0xAE	; 174
 3da:	80 83       	st	Z, r24

	//segment  remap
	*OLED_c = 0xa1;	
 3dc:	e0 91 06 01 	lds	r30, 0x0106
 3e0:	f0 91 07 01 	lds	r31, 0x0107
 3e4:	81 ea       	ldi	r24, 0xA1	; 161
 3e6:	80 83       	st	Z, r24

	//common  pads  hardware:  alternative		
	*OLED_c = 0xda;			
 3e8:	e0 91 06 01 	lds	r30, 0x0106
 3ec:	f0 91 07 01 	lds	r31, 0x0107
 3f0:	8a ed       	ldi	r24, 0xDA	; 218
 3f2:	80 83       	st	Z, r24
	*OLED_c = 0x12;
 3f4:	e0 91 06 01 	lds	r30, 0x0106
 3f8:	f0 91 07 01 	lds	r31, 0x0107
 3fc:	82 e1       	ldi	r24, 0x12	; 18
 3fe:	80 83       	st	Z, r24

	//common output scan direction:com63~com0
	*OLED_c = 0xc8;
 400:	e0 91 06 01 	lds	r30, 0x0106
 404:	f0 91 07 01 	lds	r31, 0x0107
 408:	88 ec       	ldi	r24, 0xC8	; 200
 40a:	80 83       	st	Z, r24

	//multiplex  ration  mode:63
	*OLED_c = 0xa8;
 40c:	e0 91 06 01 	lds	r30, 0x0106
 410:	f0 91 07 01 	lds	r31, 0x0107
 414:	88 ea       	ldi	r24, 0xA8	; 168
 416:	80 83       	st	Z, r24
	*OLED_c = 0x3f;
 418:	e0 91 06 01 	lds	r30, 0x0106
 41c:	f0 91 07 01 	lds	r31, 0x0107
 420:	8f e3       	ldi	r24, 0x3F	; 63
 422:	80 83       	st	Z, r24

	//display divide ratio/osc. freq. mode
	*OLED_c = 0xd5;
 424:	e0 91 06 01 	lds	r30, 0x0106
 428:	f0 91 07 01 	lds	r31, 0x0107
 42c:	85 ed       	ldi	r24, 0xD5	; 213
 42e:	80 83       	st	Z, r24
	*OLED_c = 0x80;
 430:	e0 91 06 01 	lds	r30, 0x0106
 434:	f0 91 07 01 	lds	r31, 0x0107
 438:	80 e8       	ldi	r24, 0x80	; 128
 43a:	80 83       	st	Z, r24

	//contrast  control
	*OLED_c = 0x81;
 43c:	e0 91 06 01 	lds	r30, 0x0106
 440:	f0 91 07 01 	lds	r31, 0x0107
 444:	81 e8       	ldi	r24, 0x81	; 129
 446:	80 83       	st	Z, r24
	*OLED_c = 0x50;
 448:	e0 91 06 01 	lds	r30, 0x0106
 44c:	f0 91 07 01 	lds	r31, 0x0107
 450:	80 e5       	ldi	r24, 0x50	; 80
 452:	80 83       	st	Z, r24

	//set  pre-charge  period
	*OLED_c = 0xd9;
 454:	e0 91 06 01 	lds	r30, 0x0106
 458:	f0 91 07 01 	lds	r31, 0x0107
 45c:	89 ed       	ldi	r24, 0xD9	; 217
 45e:	80 83       	st	Z, r24
	*OLED_c = 0x21;
 460:	e0 91 06 01 	lds	r30, 0x0106
 464:	f0 91 07 01 	lds	r31, 0x0107
 468:	81 e2       	ldi	r24, 0x21	; 33
 46a:	80 83       	st	Z, r24

	 //Set  Memory  Addressing  Mode
	*OLED_c = 0x20;
 46c:	e0 91 06 01 	lds	r30, 0x0106
 470:	f0 91 07 01 	lds	r31, 0x0107
 474:	80 e2       	ldi	r24, 0x20	; 32
 476:	80 83       	st	Z, r24
	*OLED_c = 0x02;
 478:	e0 91 06 01 	lds	r30, 0x0106
 47c:	f0 91 07 01 	lds	r31, 0x0107
 480:	82 e0       	ldi	r24, 0x02	; 2
 482:	80 83       	st	Z, r24

	//VCOM  deselect  level  mode
	*OLED_c = 0xdb;
 484:	e0 91 06 01 	lds	r30, 0x0106
 488:	f0 91 07 01 	lds	r31, 0x0107
 48c:	8b ed       	ldi	r24, 0xDB	; 219
 48e:	80 83       	st	Z, r24
	*OLED_c = 0x30;
 490:	e0 91 06 01 	lds	r30, 0x0106
 494:	f0 91 07 01 	lds	r31, 0x0107
 498:	80 e3       	ldi	r24, 0x30	; 48
 49a:	80 83       	st	Z, r24

	//master  configuration
	*OLED_c = 0xad;
 49c:	e0 91 06 01 	lds	r30, 0x0106
 4a0:	f0 91 07 01 	lds	r31, 0x0107
 4a4:	8d ea       	ldi	r24, 0xAD	; 173
 4a6:	80 83       	st	Z, r24

	//out follows RAM content 
	*OLED_c = 0x00;
 4a8:	e0 91 06 01 	lds	r30, 0x0106
 4ac:	f0 91 07 01 	lds	r31, 0x0107
 4b0:	10 82       	st	Z, r1
	
	//set  normal  display
	*OLED_c = 0xa4;
 4b2:	e0 91 06 01 	lds	r30, 0x0106
 4b6:	f0 91 07 01 	lds	r31, 0x0107
 4ba:	84 ea       	ldi	r24, 0xA4	; 164
 4bc:	80 83       	st	Z, r24
	*OLED_c = 0xa6;
 4be:	e0 91 06 01 	lds	r30, 0x0106
 4c2:	f0 91 07 01 	lds	r31, 0x0107
 4c6:	86 ea       	ldi	r24, 0xA6	; 166
 4c8:	80 83       	st	Z, r24
	
	//  display  on
	*OLED_c = 0xaf;
 4ca:	e0 91 06 01 	lds	r30, 0x0106
 4ce:	f0 91 07 01 	lds	r31, 0x0107
 4d2:	8f ea       	ldi	r24, 0xAF	; 175
 4d4:	80 83       	st	Z, r24
 4d6:	08 95       	ret

000004d8 <SPI_read_write>:
}

uint8_t SPI_read_write(char cData){
	/* Start transmission */
	
	SPDR = cData;
 4d8:	8f b9       	out	0x0f, r24	; 15
	/* Wait for transmission complete */
	while(!(test_bit(SPSR, SPIF)));   //wait until SPIF-flag is set. 
 4da:	77 9b       	sbis	0x0e, 7	; 14
 4dc:	fe cf       	rjmp	.-4      	; 0x4da <SPI_read_write+0x2>
	return SPDR;
 4de:	8f b1       	in	r24, 0x0f	; 15
}
 4e0:	08 95       	ret

000004e2 <SPI_activate_SS>:

void SPI_activate_SS(){
	clr_bit(PORTB, SS);
 4e2:	c4 98       	cbi	0x18, 4	; 24
 4e4:	08 95       	ret

000004e6 <SPI_deactivate_SS>:
}

void SPI_deactivate_SS(){
	set_bit(PORTB, SS);
 4e6:	c4 9a       	sbi	0x18, 4	; 24
 4e8:	08 95       	ret

000004ea <SPI_init>:
#include <avr/io.h>


void SPI_init(void){
	//SPI enable
	set_bit(SPCR, SPE);
 4ea:	6e 9a       	sbi	0x0d, 6	; 13
	//Data order MSB transmitted first
	//clr_bit(SPCR, DORD);
	//Set SPI to master mode
	set_bit(SPCR, MSTR);
 4ec:	6c 9a       	sbi	0x0d, 4	; 13
	
	//set SPI clock rate = Fosc/2
	set_bit(SPSR, SPI2X);
 4ee:	70 9a       	sbi	0x0e, 0	; 14
	
	
	//set MOSI and SCK to output, all others input
	set_bit(DDRB, MOSI);
 4f0:	bd 9a       	sbi	0x17, 5	; 23
	set_bit(DDRB, SCK);
 4f2:	bf 9a       	sbi	0x17, 7	; 23
	set_bit(DDRB, SS);
 4f4:	bc 9a       	sbi	0x17, 4	; 23
	
	SPI_deactivate_SS();
 4f6:	0e 94 73 02 	call	0x4e6	; 0x4e6 <SPI_deactivate_SS>
 4fa:	08 95       	ret

000004fc <register_init>:
#define REGISTER_INIT_H_
void register_init(void);

void register_init(void){
	//enabler externt minne i MCU
	set_bit(MCUCR, SRE);
 4fc:	85 b7       	in	r24, 0x35	; 53
 4fe:	80 68       	ori	r24, 0x80	; 128
 500:	85 bf       	out	0x35, r24	; 53
	set_bit(SFIOR, XMM2);
 502:	80 b7       	in	r24, 0x30	; 48
 504:	80 62       	ori	r24, 0x20	; 32
 506:	80 bf       	out	0x30, r24	; 48

	//enable interrupts in MCU
	clr_bit(MCUCR,ISC00);
 508:	85 b7       	in	r24, 0x35	; 53
 50a:	8e 7f       	andi	r24, 0xFE	; 254
 50c:	85 bf       	out	0x35, r24	; 53
	set_bit(MCUCR,ISC01);
 50e:	85 b7       	in	r24, 0x35	; 53
 510:	82 60       	ori	r24, 0x02	; 2
 512:	85 bf       	out	0x35, r24	; 53
	set_bit(GICR,INT0);
 514:	8b b7       	in	r24, 0x3b	; 59
 516:	80 64       	ori	r24, 0x40	; 64
 518:	8b bf       	out	0x3b, r24	; 59
	
	
	clr_bit(DDRD, DDD2);
 51a:	8a 98       	cbi	0x11, 2	; 17
 51c:	08 95       	ret

0000051e <main>:
volatile uint8_t* a = 0x1400;


int main(void) {
	// Disable global interrupts
	cli();
 51e:	f8 94       	cli
	UART_init(31);
 520:	8f e1       	ldi	r24, 0x1F	; 31
 522:	90 e0       	ldi	r25, 0x00	; 0
 524:	0e 94 b7 01 	call	0x36e	; 0x36e <UART_init>
	register_init();
 528:	0e 94 7e 02 	call	0x4fc	; 0x4fc <register_init>
	oled_init();
 52c:	0e 94 e8 01 	call	0x3d0	; 0x3d0 <oled_init>
	ADC_init();
 530:	0e 94 57 00 	call	0xae	; 0xae <ADC_init>
	
	CAN_init();
 534:	0e 94 84 00 	call	0x108	; 0x108 <CAN_init>
	//Enable global interrupts
	sei();
 538:	78 94       	sei

	while(1){
		send_joystick_dir();
 53a:	0e 94 c7 01 	call	0x38e	; 0x38e <send_joystick_dir>
 53e:	8f ef       	ldi	r24, 0xFF	; 255
 540:	9f e5       	ldi	r25, 0x5F	; 95
 542:	01 97       	sbiw	r24, 0x01	; 1
 544:	f1 f7       	brne	.-4      	; 0x542 <main+0x24>
 546:	00 c0       	rjmp	.+0      	; 0x548 <main+0x2a>
 548:	00 00       	nop
		_delay_ms(20);
		
		if(ADC_ready){
 54a:	80 91 53 01 	lds	r24, 0x0153
 54e:	88 23       	and	r24, r24
 550:	a1 f3       	breq	.-24     	; 0x53a <main+0x1c>
			ADC_ready = 0;
 552:	10 92 53 01 	sts	0x0153, r1
 556:	f1 cf       	rjmp	.-30     	; 0x53a <main+0x1c>

00000558 <malloc>:
 558:	cf 93       	push	r28
 55a:	df 93       	push	r29
 55c:	82 30       	cpi	r24, 0x02	; 2
 55e:	91 05       	cpc	r25, r1
 560:	10 f4       	brcc	.+4      	; 0x566 <malloc+0xe>
 562:	82 e0       	ldi	r24, 0x02	; 2
 564:	90 e0       	ldi	r25, 0x00	; 0
 566:	e0 91 58 01 	lds	r30, 0x0158
 56a:	f0 91 59 01 	lds	r31, 0x0159
 56e:	20 e0       	ldi	r18, 0x00	; 0
 570:	30 e0       	ldi	r19, 0x00	; 0
 572:	a0 e0       	ldi	r26, 0x00	; 0
 574:	b0 e0       	ldi	r27, 0x00	; 0
 576:	30 97       	sbiw	r30, 0x00	; 0
 578:	39 f1       	breq	.+78     	; 0x5c8 <malloc+0x70>
 57a:	40 81       	ld	r20, Z
 57c:	51 81       	ldd	r21, Z+1	; 0x01
 57e:	48 17       	cp	r20, r24
 580:	59 07       	cpc	r21, r25
 582:	b8 f0       	brcs	.+46     	; 0x5b2 <malloc+0x5a>
 584:	48 17       	cp	r20, r24
 586:	59 07       	cpc	r21, r25
 588:	71 f4       	brne	.+28     	; 0x5a6 <malloc+0x4e>
 58a:	82 81       	ldd	r24, Z+2	; 0x02
 58c:	93 81       	ldd	r25, Z+3	; 0x03
 58e:	10 97       	sbiw	r26, 0x00	; 0
 590:	29 f0       	breq	.+10     	; 0x59c <malloc+0x44>
 592:	13 96       	adiw	r26, 0x03	; 3
 594:	9c 93       	st	X, r25
 596:	8e 93       	st	-X, r24
 598:	12 97       	sbiw	r26, 0x02	; 2
 59a:	2c c0       	rjmp	.+88     	; 0x5f4 <malloc+0x9c>
 59c:	90 93 59 01 	sts	0x0159, r25
 5a0:	80 93 58 01 	sts	0x0158, r24
 5a4:	27 c0       	rjmp	.+78     	; 0x5f4 <malloc+0x9c>
 5a6:	21 15       	cp	r18, r1
 5a8:	31 05       	cpc	r19, r1
 5aa:	31 f0       	breq	.+12     	; 0x5b8 <malloc+0x60>
 5ac:	42 17       	cp	r20, r18
 5ae:	53 07       	cpc	r21, r19
 5b0:	18 f0       	brcs	.+6      	; 0x5b8 <malloc+0x60>
 5b2:	a9 01       	movw	r20, r18
 5b4:	db 01       	movw	r26, r22
 5b6:	01 c0       	rjmp	.+2      	; 0x5ba <malloc+0x62>
 5b8:	ef 01       	movw	r28, r30
 5ba:	9a 01       	movw	r18, r20
 5bc:	bd 01       	movw	r22, r26
 5be:	df 01       	movw	r26, r30
 5c0:	02 80       	ldd	r0, Z+2	; 0x02
 5c2:	f3 81       	ldd	r31, Z+3	; 0x03
 5c4:	e0 2d       	mov	r30, r0
 5c6:	d7 cf       	rjmp	.-82     	; 0x576 <malloc+0x1e>
 5c8:	21 15       	cp	r18, r1
 5ca:	31 05       	cpc	r19, r1
 5cc:	f9 f0       	breq	.+62     	; 0x60c <malloc+0xb4>
 5ce:	28 1b       	sub	r18, r24
 5d0:	39 0b       	sbc	r19, r25
 5d2:	24 30       	cpi	r18, 0x04	; 4
 5d4:	31 05       	cpc	r19, r1
 5d6:	80 f4       	brcc	.+32     	; 0x5f8 <malloc+0xa0>
 5d8:	8a 81       	ldd	r24, Y+2	; 0x02
 5da:	9b 81       	ldd	r25, Y+3	; 0x03
 5dc:	61 15       	cp	r22, r1
 5de:	71 05       	cpc	r23, r1
 5e0:	21 f0       	breq	.+8      	; 0x5ea <malloc+0x92>
 5e2:	fb 01       	movw	r30, r22
 5e4:	93 83       	std	Z+3, r25	; 0x03
 5e6:	82 83       	std	Z+2, r24	; 0x02
 5e8:	04 c0       	rjmp	.+8      	; 0x5f2 <malloc+0x9a>
 5ea:	90 93 59 01 	sts	0x0159, r25
 5ee:	80 93 58 01 	sts	0x0158, r24
 5f2:	fe 01       	movw	r30, r28
 5f4:	32 96       	adiw	r30, 0x02	; 2
 5f6:	44 c0       	rjmp	.+136    	; 0x680 <malloc+0x128>
 5f8:	fe 01       	movw	r30, r28
 5fa:	e2 0f       	add	r30, r18
 5fc:	f3 1f       	adc	r31, r19
 5fe:	81 93       	st	Z+, r24
 600:	91 93       	st	Z+, r25
 602:	22 50       	subi	r18, 0x02	; 2
 604:	31 09       	sbc	r19, r1
 606:	39 83       	std	Y+1, r19	; 0x01
 608:	28 83       	st	Y, r18
 60a:	3a c0       	rjmp	.+116    	; 0x680 <malloc+0x128>
 60c:	20 91 56 01 	lds	r18, 0x0156
 610:	30 91 57 01 	lds	r19, 0x0157
 614:	23 2b       	or	r18, r19
 616:	41 f4       	brne	.+16     	; 0x628 <malloc+0xd0>
 618:	20 91 02 01 	lds	r18, 0x0102
 61c:	30 91 03 01 	lds	r19, 0x0103
 620:	30 93 57 01 	sts	0x0157, r19
 624:	20 93 56 01 	sts	0x0156, r18
 628:	20 91 00 01 	lds	r18, 0x0100
 62c:	30 91 01 01 	lds	r19, 0x0101
 630:	21 15       	cp	r18, r1
 632:	31 05       	cpc	r19, r1
 634:	41 f4       	brne	.+16     	; 0x646 <malloc+0xee>
 636:	2d b7       	in	r18, 0x3d	; 61
 638:	3e b7       	in	r19, 0x3e	; 62
 63a:	40 91 04 01 	lds	r20, 0x0104
 63e:	50 91 05 01 	lds	r21, 0x0105
 642:	24 1b       	sub	r18, r20
 644:	35 0b       	sbc	r19, r21
 646:	e0 91 56 01 	lds	r30, 0x0156
 64a:	f0 91 57 01 	lds	r31, 0x0157
 64e:	e2 17       	cp	r30, r18
 650:	f3 07       	cpc	r31, r19
 652:	a0 f4       	brcc	.+40     	; 0x67c <malloc+0x124>
 654:	2e 1b       	sub	r18, r30
 656:	3f 0b       	sbc	r19, r31
 658:	28 17       	cp	r18, r24
 65a:	39 07       	cpc	r19, r25
 65c:	78 f0       	brcs	.+30     	; 0x67c <malloc+0x124>
 65e:	ac 01       	movw	r20, r24
 660:	4e 5f       	subi	r20, 0xFE	; 254
 662:	5f 4f       	sbci	r21, 0xFF	; 255
 664:	24 17       	cp	r18, r20
 666:	35 07       	cpc	r19, r21
 668:	48 f0       	brcs	.+18     	; 0x67c <malloc+0x124>
 66a:	4e 0f       	add	r20, r30
 66c:	5f 1f       	adc	r21, r31
 66e:	50 93 57 01 	sts	0x0157, r21
 672:	40 93 56 01 	sts	0x0156, r20
 676:	81 93       	st	Z+, r24
 678:	91 93       	st	Z+, r25
 67a:	02 c0       	rjmp	.+4      	; 0x680 <malloc+0x128>
 67c:	e0 e0       	ldi	r30, 0x00	; 0
 67e:	f0 e0       	ldi	r31, 0x00	; 0
 680:	cf 01       	movw	r24, r30
 682:	df 91       	pop	r29
 684:	cf 91       	pop	r28
 686:	08 95       	ret

00000688 <free>:
 688:	cf 93       	push	r28
 68a:	df 93       	push	r29
 68c:	00 97       	sbiw	r24, 0x00	; 0
 68e:	09 f4       	brne	.+2      	; 0x692 <free+0xa>
 690:	87 c0       	rjmp	.+270    	; 0x7a0 <free+0x118>
 692:	fc 01       	movw	r30, r24
 694:	32 97       	sbiw	r30, 0x02	; 2
 696:	13 82       	std	Z+3, r1	; 0x03
 698:	12 82       	std	Z+2, r1	; 0x02
 69a:	c0 91 58 01 	lds	r28, 0x0158
 69e:	d0 91 59 01 	lds	r29, 0x0159
 6a2:	20 97       	sbiw	r28, 0x00	; 0
 6a4:	81 f4       	brne	.+32     	; 0x6c6 <free+0x3e>
 6a6:	20 81       	ld	r18, Z
 6a8:	31 81       	ldd	r19, Z+1	; 0x01
 6aa:	28 0f       	add	r18, r24
 6ac:	39 1f       	adc	r19, r25
 6ae:	80 91 56 01 	lds	r24, 0x0156
 6b2:	90 91 57 01 	lds	r25, 0x0157
 6b6:	82 17       	cp	r24, r18
 6b8:	93 07       	cpc	r25, r19
 6ba:	79 f5       	brne	.+94     	; 0x71a <free+0x92>
 6bc:	f0 93 57 01 	sts	0x0157, r31
 6c0:	e0 93 56 01 	sts	0x0156, r30
 6c4:	6d c0       	rjmp	.+218    	; 0x7a0 <free+0x118>
 6c6:	de 01       	movw	r26, r28
 6c8:	20 e0       	ldi	r18, 0x00	; 0
 6ca:	30 e0       	ldi	r19, 0x00	; 0
 6cc:	ae 17       	cp	r26, r30
 6ce:	bf 07       	cpc	r27, r31
 6d0:	50 f4       	brcc	.+20     	; 0x6e6 <free+0x5e>
 6d2:	12 96       	adiw	r26, 0x02	; 2
 6d4:	4d 91       	ld	r20, X+
 6d6:	5c 91       	ld	r21, X
 6d8:	13 97       	sbiw	r26, 0x03	; 3
 6da:	9d 01       	movw	r18, r26
 6dc:	41 15       	cp	r20, r1
 6de:	51 05       	cpc	r21, r1
 6e0:	09 f1       	breq	.+66     	; 0x724 <free+0x9c>
 6e2:	da 01       	movw	r26, r20
 6e4:	f3 cf       	rjmp	.-26     	; 0x6cc <free+0x44>
 6e6:	b3 83       	std	Z+3, r27	; 0x03
 6e8:	a2 83       	std	Z+2, r26	; 0x02
 6ea:	40 81       	ld	r20, Z
 6ec:	51 81       	ldd	r21, Z+1	; 0x01
 6ee:	84 0f       	add	r24, r20
 6f0:	95 1f       	adc	r25, r21
 6f2:	8a 17       	cp	r24, r26
 6f4:	9b 07       	cpc	r25, r27
 6f6:	71 f4       	brne	.+28     	; 0x714 <free+0x8c>
 6f8:	8d 91       	ld	r24, X+
 6fa:	9c 91       	ld	r25, X
 6fc:	11 97       	sbiw	r26, 0x01	; 1
 6fe:	84 0f       	add	r24, r20
 700:	95 1f       	adc	r25, r21
 702:	02 96       	adiw	r24, 0x02	; 2
 704:	91 83       	std	Z+1, r25	; 0x01
 706:	80 83       	st	Z, r24
 708:	12 96       	adiw	r26, 0x02	; 2
 70a:	8d 91       	ld	r24, X+
 70c:	9c 91       	ld	r25, X
 70e:	13 97       	sbiw	r26, 0x03	; 3
 710:	93 83       	std	Z+3, r25	; 0x03
 712:	82 83       	std	Z+2, r24	; 0x02
 714:	21 15       	cp	r18, r1
 716:	31 05       	cpc	r19, r1
 718:	29 f4       	brne	.+10     	; 0x724 <free+0x9c>
 71a:	f0 93 59 01 	sts	0x0159, r31
 71e:	e0 93 58 01 	sts	0x0158, r30
 722:	3e c0       	rjmp	.+124    	; 0x7a0 <free+0x118>
 724:	d9 01       	movw	r26, r18
 726:	13 96       	adiw	r26, 0x03	; 3
 728:	fc 93       	st	X, r31
 72a:	ee 93       	st	-X, r30
 72c:	12 97       	sbiw	r26, 0x02	; 2
 72e:	4d 91       	ld	r20, X+
 730:	5d 91       	ld	r21, X+
 732:	a4 0f       	add	r26, r20
 734:	b5 1f       	adc	r27, r21
 736:	ea 17       	cp	r30, r26
 738:	fb 07       	cpc	r31, r27
 73a:	79 f4       	brne	.+30     	; 0x75a <free+0xd2>
 73c:	80 81       	ld	r24, Z
 73e:	91 81       	ldd	r25, Z+1	; 0x01
 740:	84 0f       	add	r24, r20
 742:	95 1f       	adc	r25, r21
 744:	02 96       	adiw	r24, 0x02	; 2
 746:	d9 01       	movw	r26, r18
 748:	11 96       	adiw	r26, 0x01	; 1
 74a:	9c 93       	st	X, r25
 74c:	8e 93       	st	-X, r24
 74e:	82 81       	ldd	r24, Z+2	; 0x02
 750:	93 81       	ldd	r25, Z+3	; 0x03
 752:	13 96       	adiw	r26, 0x03	; 3
 754:	9c 93       	st	X, r25
 756:	8e 93       	st	-X, r24
 758:	12 97       	sbiw	r26, 0x02	; 2
 75a:	e0 e0       	ldi	r30, 0x00	; 0
 75c:	f0 e0       	ldi	r31, 0x00	; 0
 75e:	8a 81       	ldd	r24, Y+2	; 0x02
 760:	9b 81       	ldd	r25, Y+3	; 0x03
 762:	00 97       	sbiw	r24, 0x00	; 0
 764:	19 f0       	breq	.+6      	; 0x76c <free+0xe4>
 766:	fe 01       	movw	r30, r28
 768:	ec 01       	movw	r28, r24
 76a:	f9 cf       	rjmp	.-14     	; 0x75e <free+0xd6>
 76c:	ce 01       	movw	r24, r28
 76e:	02 96       	adiw	r24, 0x02	; 2
 770:	28 81       	ld	r18, Y
 772:	39 81       	ldd	r19, Y+1	; 0x01
 774:	82 0f       	add	r24, r18
 776:	93 1f       	adc	r25, r19
 778:	20 91 56 01 	lds	r18, 0x0156
 77c:	30 91 57 01 	lds	r19, 0x0157
 780:	28 17       	cp	r18, r24
 782:	39 07       	cpc	r19, r25
 784:	69 f4       	brne	.+26     	; 0x7a0 <free+0x118>
 786:	30 97       	sbiw	r30, 0x00	; 0
 788:	29 f4       	brne	.+10     	; 0x794 <free+0x10c>
 78a:	10 92 59 01 	sts	0x0159, r1
 78e:	10 92 58 01 	sts	0x0158, r1
 792:	02 c0       	rjmp	.+4      	; 0x798 <free+0x110>
 794:	13 82       	std	Z+3, r1	; 0x03
 796:	12 82       	std	Z+2, r1	; 0x02
 798:	d0 93 57 01 	sts	0x0157, r29
 79c:	c0 93 56 01 	sts	0x0156, r28
 7a0:	df 91       	pop	r29
 7a2:	cf 91       	pop	r28
 7a4:	08 95       	ret

000007a6 <fdevopen>:
 7a6:	0f 93       	push	r16
 7a8:	1f 93       	push	r17
 7aa:	cf 93       	push	r28
 7ac:	df 93       	push	r29
 7ae:	ec 01       	movw	r28, r24
 7b0:	8b 01       	movw	r16, r22
 7b2:	00 97       	sbiw	r24, 0x00	; 0
 7b4:	31 f4       	brne	.+12     	; 0x7c2 <fdevopen+0x1c>
 7b6:	61 15       	cp	r22, r1
 7b8:	71 05       	cpc	r23, r1
 7ba:	19 f4       	brne	.+6      	; 0x7c2 <fdevopen+0x1c>
 7bc:	80 e0       	ldi	r24, 0x00	; 0
 7be:	90 e0       	ldi	r25, 0x00	; 0
 7c0:	38 c0       	rjmp	.+112    	; 0x832 <fdevopen+0x8c>
 7c2:	6e e0       	ldi	r22, 0x0E	; 14
 7c4:	70 e0       	ldi	r23, 0x00	; 0
 7c6:	81 e0       	ldi	r24, 0x01	; 1
 7c8:	90 e0       	ldi	r25, 0x00	; 0
 7ca:	0e 94 4b 04 	call	0x896	; 0x896 <calloc>
 7ce:	fc 01       	movw	r30, r24
 7d0:	00 97       	sbiw	r24, 0x00	; 0
 7d2:	a1 f3       	breq	.-24     	; 0x7bc <fdevopen+0x16>
 7d4:	80 e8       	ldi	r24, 0x80	; 128
 7d6:	83 83       	std	Z+3, r24	; 0x03
 7d8:	01 15       	cp	r16, r1
 7da:	11 05       	cpc	r17, r1
 7dc:	71 f0       	breq	.+28     	; 0x7fa <fdevopen+0x54>
 7de:	13 87       	std	Z+11, r17	; 0x0b
 7e0:	02 87       	std	Z+10, r16	; 0x0a
 7e2:	81 e8       	ldi	r24, 0x81	; 129
 7e4:	83 83       	std	Z+3, r24	; 0x03
 7e6:	80 91 5a 01 	lds	r24, 0x015A
 7ea:	90 91 5b 01 	lds	r25, 0x015B
 7ee:	89 2b       	or	r24, r25
 7f0:	21 f4       	brne	.+8      	; 0x7fa <fdevopen+0x54>
 7f2:	f0 93 5b 01 	sts	0x015B, r31
 7f6:	e0 93 5a 01 	sts	0x015A, r30
 7fa:	20 97       	sbiw	r28, 0x00	; 0
 7fc:	c9 f0       	breq	.+50     	; 0x830 <fdevopen+0x8a>
 7fe:	d1 87       	std	Z+9, r29	; 0x09
 800:	c0 87       	std	Z+8, r28	; 0x08
 802:	83 81       	ldd	r24, Z+3	; 0x03
 804:	82 60       	ori	r24, 0x02	; 2
 806:	83 83       	std	Z+3, r24	; 0x03
 808:	80 91 5c 01 	lds	r24, 0x015C
 80c:	90 91 5d 01 	lds	r25, 0x015D
 810:	89 2b       	or	r24, r25
 812:	71 f4       	brne	.+28     	; 0x830 <fdevopen+0x8a>
 814:	f0 93 5d 01 	sts	0x015D, r31
 818:	e0 93 5c 01 	sts	0x015C, r30
 81c:	80 91 5e 01 	lds	r24, 0x015E
 820:	90 91 5f 01 	lds	r25, 0x015F
 824:	89 2b       	or	r24, r25
 826:	21 f4       	brne	.+8      	; 0x830 <fdevopen+0x8a>
 828:	f0 93 5f 01 	sts	0x015F, r31
 82c:	e0 93 5e 01 	sts	0x015E, r30
 830:	cf 01       	movw	r24, r30
 832:	df 91       	pop	r29
 834:	cf 91       	pop	r28
 836:	1f 91       	pop	r17
 838:	0f 91       	pop	r16
 83a:	08 95       	ret

0000083c <puts>:
 83c:	0f 93       	push	r16
 83e:	1f 93       	push	r17
 840:	cf 93       	push	r28
 842:	df 93       	push	r29
 844:	e0 91 5c 01 	lds	r30, 0x015C
 848:	f0 91 5d 01 	lds	r31, 0x015D
 84c:	23 81       	ldd	r18, Z+3	; 0x03
 84e:	21 ff       	sbrs	r18, 1
 850:	1b c0       	rjmp	.+54     	; 0x888 <puts+0x4c>
 852:	ec 01       	movw	r28, r24
 854:	00 e0       	ldi	r16, 0x00	; 0
 856:	10 e0       	ldi	r17, 0x00	; 0
 858:	89 91       	ld	r24, Y+
 85a:	60 91 5c 01 	lds	r22, 0x015C
 85e:	70 91 5d 01 	lds	r23, 0x015D
 862:	db 01       	movw	r26, r22
 864:	18 96       	adiw	r26, 0x08	; 8
 866:	ed 91       	ld	r30, X+
 868:	fc 91       	ld	r31, X
 86a:	19 97       	sbiw	r26, 0x09	; 9
 86c:	88 23       	and	r24, r24
 86e:	31 f0       	breq	.+12     	; 0x87c <puts+0x40>
 870:	09 95       	icall
 872:	89 2b       	or	r24, r25
 874:	89 f3       	breq	.-30     	; 0x858 <puts+0x1c>
 876:	0f ef       	ldi	r16, 0xFF	; 255
 878:	1f ef       	ldi	r17, 0xFF	; 255
 87a:	ee cf       	rjmp	.-36     	; 0x858 <puts+0x1c>
 87c:	8a e0       	ldi	r24, 0x0A	; 10
 87e:	09 95       	icall
 880:	89 2b       	or	r24, r25
 882:	11 f4       	brne	.+4      	; 0x888 <puts+0x4c>
 884:	c8 01       	movw	r24, r16
 886:	02 c0       	rjmp	.+4      	; 0x88c <puts+0x50>
 888:	8f ef       	ldi	r24, 0xFF	; 255
 88a:	9f ef       	ldi	r25, 0xFF	; 255
 88c:	df 91       	pop	r29
 88e:	cf 91       	pop	r28
 890:	1f 91       	pop	r17
 892:	0f 91       	pop	r16
 894:	08 95       	ret

00000896 <calloc>:
 896:	0f 93       	push	r16
 898:	1f 93       	push	r17
 89a:	cf 93       	push	r28
 89c:	df 93       	push	r29
 89e:	86 9f       	mul	r24, r22
 8a0:	80 01       	movw	r16, r0
 8a2:	87 9f       	mul	r24, r23
 8a4:	10 0d       	add	r17, r0
 8a6:	96 9f       	mul	r25, r22
 8a8:	10 0d       	add	r17, r0
 8aa:	11 24       	eor	r1, r1
 8ac:	c8 01       	movw	r24, r16
 8ae:	0e 94 ac 02 	call	0x558	; 0x558 <malloc>
 8b2:	ec 01       	movw	r28, r24
 8b4:	00 97       	sbiw	r24, 0x00	; 0
 8b6:	29 f0       	breq	.+10     	; 0x8c2 <calloc+0x2c>
 8b8:	a8 01       	movw	r20, r16
 8ba:	60 e0       	ldi	r22, 0x00	; 0
 8bc:	70 e0       	ldi	r23, 0x00	; 0
 8be:	0e 94 67 04 	call	0x8ce	; 0x8ce <memset>
 8c2:	ce 01       	movw	r24, r28
 8c4:	df 91       	pop	r29
 8c6:	cf 91       	pop	r28
 8c8:	1f 91       	pop	r17
 8ca:	0f 91       	pop	r16
 8cc:	08 95       	ret

000008ce <memset>:
 8ce:	dc 01       	movw	r26, r24
 8d0:	01 c0       	rjmp	.+2      	; 0x8d4 <memset+0x6>
 8d2:	6d 93       	st	X+, r22
 8d4:	41 50       	subi	r20, 0x01	; 1
 8d6:	50 40       	sbci	r21, 0x00	; 0
 8d8:	e0 f7       	brcc	.-8      	; 0x8d2 <memset+0x4>
 8da:	08 95       	ret

000008dc <_exit>:
 8dc:	f8 94       	cli

000008de <__stop_program>:
 8de:	ff cf       	rjmp	.-2      	; 0x8de <__stop_program>
