{"sha": "dc4f75b473d74b7076d34918f676468504967321", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZGM0Zjc1YjQ3M2Q3NGI3MDc2ZDM0OTE4ZjY3NjQ2ODUwNDk2NzMyMQ==", "commit": {"author": {"name": "Jim Wilson", "email": "wilson@gcc.gnu.org", "date": "1993-07-21T19:49:28Z"}, "committer": {"name": "Jim Wilson", "email": "wilson@gcc.gnu.org", "date": "1993-07-21T19:49:28Z"}, "message": "(ashldi3, lshrdi3): Obsolete, deleted.\n\nFrom-SVN: r4950", "tree": {"sha": "7bbed5444eee7b00e559e584db28989aab82cbba", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/7bbed5444eee7b00e559e584db28989aab82cbba"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/dc4f75b473d74b7076d34918f676468504967321", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/dc4f75b473d74b7076d34918f676468504967321", "html_url": "https://github.com/Rust-GCC/gccrs/commit/dc4f75b473d74b7076d34918f676468504967321", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/dc4f75b473d74b7076d34918f676468504967321/comments", "author": null, "committer": null, "parents": [{"sha": "8c597270e28181591e6c6a2de8567666c0d26ced", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/8c597270e28181591e6c6a2de8567666c0d26ced", "html_url": "https://github.com/Rust-GCC/gccrs/commit/8c597270e28181591e6c6a2de8567666c0d26ced"}], "stats": {"total": 80, "additions": 0, "deletions": 80}, "files": [{"sha": "eb16e1a9b9cd8ce0f8b75ae0ce724c60af0e7568", "filename": "gcc/config/sparc/sparc.md", "status": "modified", "additions": 0, "deletions": 80, "changes": 80, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/dc4f75b473d74b7076d34918f676468504967321/gcc%2Fconfig%2Fsparc%2Fsparc.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/dc4f75b473d74b7076d34918f676468504967321/gcc%2Fconfig%2Fsparc%2Fsparc.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fsparc%2Fsparc.md?ref=dc4f75b473d74b7076d34918f676468504967321", "patch": "@@ -2542,46 +2542,6 @@\n   \"\"\n   \"sll %1,%2,%0\")\n \n-(define_expand \"ashldi3\"\n-  [(parallel [(set (match_operand:DI 0 \"register_operand\" \"\")\n-\t\t   (ashift:DI (match_operand:DI 1 \"register_operand\" \"\")\n-\t\t\t      (match_operand:DI 2 \"const_int_operand\" \"\")))\n-\t      (clobber (match_scratch:SI 3 \"\"))])]\n-  \"\"\n-  \"\n-{\n-  if (GET_CODE (operands[2]) != CONST_INT)\n-    FAIL;\n-}\")\n-\n-(define_insn \"\"\n-  [(set (match_operand:DI 0 \"register_operand\" \"=r\")\n-\t(ashift:DI (match_operand:DI 1 \"register_operand\" \"r\")\n-\t\t     (match_operand:DI 2 \"const_int_operand\" \"I\")))\n-   (clobber (match_scratch:SI 3 \"=r\"))]\n-  \"INTVAL (operands[2]) < 32\"\n-  \"*\n-{\n-  operands[4] = GEN_INT (32 - INTVAL (operands[2]));\n-  return \\\"srl %R1,%4,%3\\;sll %R1,%2,%R0\\;sll %1,%2,%0\\;or %3,%0,%0\\\";\n-}\"\n- [(set_attr \"type\" \"multi\")\n-  (set_attr \"length\" \"4\")])\n-\n-(define_insn \"\"\n-  [(set (match_operand:DI 0 \"register_operand\" \"=r\")\n-\t(ashift:DI (match_operand:DI 1 \"register_operand\" \"r\")\n-\t\t     (match_operand:DI 2 \"const_int_operand\" \"I\")))\n-   (clobber (match_scratch:SI 3 \"=X\"))]\n-  \"INTVAL (operands[2]) >= 32\"\n-  \"*\n-{\n-  operands[4] = GEN_INT (INTVAL (operands[2]) - 32);\n-  return \\\"sll %R1,%4,%0\\;mov %%g0,%R0\\\";\n-}\"\n- [(set_attr \"type\" \"multi\")\n-  (set_attr \"length\" \"2\")])\n-\n (define_insn \"ashrsi3\"\n   [(set (match_operand:SI 0 \"register_operand\" \"=r\")\n \t(ashiftrt:SI (match_operand:SI 1 \"register_operand\" \"r\")\n@@ -2595,46 +2555,6 @@\n \t\t     (match_operand:SI 2 \"arith_operand\" \"rI\")))]\n   \"\"\n   \"srl %1,%2,%0\")\n-\n-(define_expand \"lshrdi3\"\n-  [(parallel [(set (match_operand:DI 0 \"register_operand\" \"\")\n-\t\t   (lshiftrt:DI (match_operand:DI 1 \"register_operand\" \"\")\n-\t\t\t\t(match_operand:DI 2 \"const_int_operand\" \"\")))\n-\t      (clobber (match_scratch:SI 3 \"\"))])]\n-  \"\"\n-  \"\n-{\n-  if (GET_CODE (operands[2]) != CONST_INT)\n-    FAIL;\n-}\")\n-\n-(define_insn \"\"\n-  [(set (match_operand:DI 0 \"register_operand\" \"=r\")\n-\t(lshiftrt:DI (match_operand:DI 1 \"register_operand\" \"r\")\n-\t\t     (match_operand:DI 2 \"const_int_operand\" \"I\")))\n-   (clobber (match_scratch:SI 3 \"=r\"))]\n-  \"INTVAL (operands[2]) < 32\"\n-  \"*\n-{\n-  operands[4] = GEN_INT (32 - INTVAL (operands[2]));\n-  return \\\"sll %1,%4,%3\\;srl %1,%2,%0\\;srl %R1,%2,%R0\\;or %3,%R0,%R0\\\";\n-}\"\n- [(set_attr \"type\" \"multi\")\n-  (set_attr \"length\" \"4\")])\n-\n-(define_insn \"\"\n-  [(set (match_operand:DI 0 \"register_operand\" \"=r\")\n-\t(lshiftrt:DI (match_operand:DI 1 \"register_operand\" \"r\")\n-\t\t     (match_operand:DI 2 \"const_int_operand\" \"I\")))\n-   (clobber (match_scratch:SI 3 \"=X\"))]\n-  \"INTVAL (operands[2]) >= 32\"\n-  \"*\n-{\n-  operands[4] = GEN_INT (INTVAL (operands[2]) - 32);\n-  return \\\"srl %1,%4,%R0\\;mov %%g0,%0\\\";\n-}\"\n- [(set_attr \"type\" \"multi\")\n-  (set_attr \"length\" \"2\")])\n \f\n ;; Unconditional and other jump instructions\n ;; On the Sparc, by setting the annul bit on an unconditional branch, the"}]}