// Seed: 3543065048
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2;
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    output logic id_0,
    output tri1 id_1,
    input wand id_2,
    input supply0 id_3,
    input tri0 id_4,
    inout supply1 id_5,
    output supply1 id_6,
    output tri0 id_7,
    output supply0 id_8,
    output tri0 id_9,
    output tri id_10,
    output supply0 id_11
);
  always id_0 <= -1'd0;
  wire id_13;
  tri  id_14 = id_3;
  wire id_15, id_16;
  logic [7:0][-1 : 1] id_17 ((id_8));
  module_0 modCall_1 (id_15);
  logic [7:0] id_18, id_19;
  assign id_7 = id_18[-1];
endmodule
