{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 15 13:20:47 2022 " "Info: Processing started: Sun May 15 13:20:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FSR_reg -c FSR_reg " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FSR_reg -c FSR_reg" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fsr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSR_reg-Arch1 " "Info: Found design unit 1: FSR_reg-Arch1" {  } { { "FSR_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_2/VHDL__W_reg---FSR_reg--Status_reg--Stack--PC_reg/FSR_reg/FSR_reg.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FSR_reg " "Info: Found entity 1: FSR_reg" {  } { { "FSR_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_2/VHDL__W_reg---FSR_reg--Status_reg--Stack--PC_reg/FSR_reg/FSR_reg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "FSR_reg " "Info: Elaborating entity \"FSR_reg\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "fsr_out_tmp\[0\] FSR_reg.vhd(27) " "Error (10818): Can't infer register for \"fsr_out_tmp\[0\]\" at FSR_reg.vhd(27) because it does not hold its value outside the clock edge" {  } { { "FSR_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_2/VHDL__W_reg---FSR_reg--Status_reg--Stack--PC_reg/FSR_reg/FSR_reg.vhd" 27 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "fsr_out_tmp\[1\] FSR_reg.vhd(27) " "Error (10818): Can't infer register for \"fsr_out_tmp\[1\]\" at FSR_reg.vhd(27) because it does not hold its value outside the clock edge" {  } { { "FSR_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_2/VHDL__W_reg---FSR_reg--Status_reg--Stack--PC_reg/FSR_reg/FSR_reg.vhd" 27 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "fsr_out_tmp\[2\] FSR_reg.vhd(27) " "Error (10818): Can't infer register for \"fsr_out_tmp\[2\]\" at FSR_reg.vhd(27) because it does not hold its value outside the clock edge" {  } { { "FSR_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_2/VHDL__W_reg---FSR_reg--Status_reg--Stack--PC_reg/FSR_reg/FSR_reg.vhd" 27 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "fsr_out_tmp\[3\] FSR_reg.vhd(27) " "Error (10818): Can't infer register for \"fsr_out_tmp\[3\]\" at FSR_reg.vhd(27) because it does not hold its value outside the clock edge" {  } { { "FSR_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_2/VHDL__W_reg---FSR_reg--Status_reg--Stack--PC_reg/FSR_reg/FSR_reg.vhd" 27 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "fsr_out_tmp\[4\] FSR_reg.vhd(27) " "Error (10818): Can't infer register for \"fsr_out_tmp\[4\]\" at FSR_reg.vhd(27) because it does not hold its value outside the clock edge" {  } { { "FSR_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_2/VHDL__W_reg---FSR_reg--Status_reg--Stack--PC_reg/FSR_reg/FSR_reg.vhd" 27 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "fsr_out_tmp\[5\] FSR_reg.vhd(27) " "Error (10818): Can't infer register for \"fsr_out_tmp\[5\]\" at FSR_reg.vhd(27) because it does not hold its value outside the clock edge" {  } { { "FSR_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_2/VHDL__W_reg---FSR_reg--Status_reg--Stack--PC_reg/FSR_reg/FSR_reg.vhd" 27 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "fsr_out_tmp\[6\] FSR_reg.vhd(27) " "Error (10818): Can't infer register for \"fsr_out_tmp\[6\]\" at FSR_reg.vhd(27) because it does not hold its value outside the clock edge" {  } { { "FSR_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_2/VHDL__W_reg---FSR_reg--Status_reg--Stack--PC_reg/FSR_reg/FSR_reg.vhd" 27 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "fsr_out_tmp\[7\] FSR_reg.vhd(27) " "Error (10818): Can't infer register for \"fsr_out_tmp\[7\]\" at FSR_reg.vhd(27) because it does not hold its value outside the clock edge" {  } { { "FSR_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_2/VHDL__W_reg---FSR_reg--Status_reg--Stack--PC_reg/FSR_reg/FSR_reg.vhd" 27 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "FSR_reg.vhd(27) " "Error (10822): HDL error at FSR_reg.vhd(27): couldn't implement registers for assignments on this clock edge" {  } { { "FSR_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_2/VHDL__W_reg---FSR_reg--Status_reg--Stack--PC_reg/FSR_reg/FSR_reg.vhd" 27 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 10 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Error: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 15 13:20:48 2022 " "Error: Processing ended: Sun May 15 13:20:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
