{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605019084637 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605019084642 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 10 15:38:04 2020 " "Processing started: Tue Nov 10 15:38:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605019084642 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019084642 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uartsw -c uartsw " "Command: quartus_map --read_settings_files=on --write_settings_files=off uartsw -c uartsw" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019084653 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605019098952 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605019098952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/nios_hps_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_hps_system/synthesis/nios_hps_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_hps_system-rtl " "Found design unit 1: nios_hps_system-rtl" {  } { { "nios_hps_system/synthesis/nios_hps_system.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/nios_hps_system.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019117120 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system " "Found entity 1: nios_hps_system" {  } { { "nios_hps_system/synthesis/nios_hps_system.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/nios_hps_system.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019117120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019117120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/nios_hps_system_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_hps_system/synthesis/nios_hps_system_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_hps_system_rst_controller-rtl " "Found design unit 1: nios_hps_system_rst_controller-rtl" {  } { { "nios_hps_system/synthesis/nios_hps_system_rst_controller.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/nios_hps_system_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019117153 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_rst_controller " "Found entity 1: nios_hps_system_rst_controller" {  } { { "nios_hps_system/synthesis/nios_hps_system_rst_controller.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/nios_hps_system_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019117153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019117153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/nios_hps_system_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_hps_system/synthesis/nios_hps_system_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_hps_system_rst_controller_001-rtl " "Found design unit 1: nios_hps_system_rst_controller_001-rtl" {  } { { "nios_hps_system/synthesis/nios_hps_system_rst_controller_001.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/nios_hps_system_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019117171 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_rst_controller_001 " "Found entity 1: nios_hps_system_rst_controller_001" {  } { { "nios_hps_system/synthesis/nios_hps_system_rst_controller_001.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/nios_hps_system_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019117171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019117171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_hps_system/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019117298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019117298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_hps_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019117326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019117326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "nios_hps_system/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019117350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019117350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_irq_mapper " "Found entity 1: nios_hps_system_irq_mapper" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_irq_mapper.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019117370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019117370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_mm_interconnect_0 " "Found entity 1: nios_hps_system_mm_interconnect_0" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019117469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019117469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: nios_hps_system_mm_interconnect_0_avalon_st_adapter_004" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019117492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019117492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: nios_hps_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019117513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019117513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_hps_system_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019117532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019117532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_hps_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019117545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019117545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019117560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019117560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019117584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019117584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019117614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019117614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "nios_hps_system/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019117644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019117644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "nios_hps_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019117701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019117701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "nios_hps_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019117734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019117734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_hps_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019117754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019117754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_hps_system_mm_interconnect_0_rsp_mux_001" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019117768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019117768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_hps_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_hps_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019117800 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_hps_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019117800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019117800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_mm_interconnect_0_rsp_mux " "Found entity 1: nios_hps_system_mm_interconnect_0_rsp_mux" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019117834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019117834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_mm_interconnect_0_rsp_demux " "Found entity 1: nios_hps_system_mm_interconnect_0_rsp_demux" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019117851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019117851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_mm_interconnect_0_cmd_mux_003 " "Found entity 1: nios_hps_system_mm_interconnect_0_cmd_mux_003" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_cmd_mux_003.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019117871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019117871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_mm_interconnect_0_cmd_mux " "Found entity 1: nios_hps_system_mm_interconnect_0_cmd_mux" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019117891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019117891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_hps_system_mm_interconnect_0_cmd_demux_001" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019117903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019117903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_mm_interconnect_0_cmd_demux " "Found entity 1: nios_hps_system_mm_interconnect_0_cmd_demux" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019117918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019117918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019117939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019117939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019117951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019117951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019117998 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019117998 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019117998 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019117998 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019117998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019117998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605019118050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019118065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "nios_hps_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019118095 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "nios_hps_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605019118123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "nios_hps_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019118124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "nios_hps_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019118151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019118179 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_hps_system_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at nios_hps_system_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_006.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605019118203 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_hps_system_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at nios_hps_system_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_006.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605019118204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_mm_interconnect_0_router_006_default_decode " "Found entity 1: nios_hps_system_mm_interconnect_0_router_006_default_decode" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_006.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118206 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_hps_system_mm_interconnect_0_router_006 " "Found entity 2: nios_hps_system_mm_interconnect_0_router_006" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_006.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019118206 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_hps_system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at nios_hps_system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_005.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605019118219 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_hps_system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at nios_hps_system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_005.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605019118219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_mm_interconnect_0_router_005_default_decode " "Found entity 1: nios_hps_system_mm_interconnect_0_router_005_default_decode" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_005.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118222 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_hps_system_mm_interconnect_0_router_005 " "Found entity 2: nios_hps_system_mm_interconnect_0_router_005" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_005.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019118222 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_hps_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_hps_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_002.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605019118234 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_hps_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_hps_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_002.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605019118235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_hps_system_mm_interconnect_0_router_002_default_decode" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_002.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118236 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_hps_system_mm_interconnect_0_router_002 " "Found entity 2: nios_hps_system_mm_interconnect_0_router_002" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_002.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019118236 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_hps_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_hps_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_001.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605019118275 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_hps_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_hps_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_001.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605019118276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_hps_system_mm_interconnect_0_router_001_default_decode" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_001.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118277 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_hps_system_mm_interconnect_0_router_001 " "Found entity 2: nios_hps_system_mm_interconnect_0_router_001" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_001.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019118277 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_hps_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_hps_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605019118317 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_hps_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_hps_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605019118318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_mm_interconnect_0_router_default_decode " "Found entity 1: nios_hps_system_mm_interconnect_0_router_default_decode" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118320 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_hps_system_mm_interconnect_0_router " "Found entity 2: nios_hps_system_mm_interconnect_0_router" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019118320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019118339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_hps_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019118359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_hps_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019118385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_hps_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019118410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_hps_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019118435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_uart_0_tx " "Found entity 1: nios_hps_system_uart_0_tx" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_uart_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118452 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_hps_system_uart_0_rx_stimulus_source " "Found entity 2: nios_hps_system_uart_0_rx_stimulus_source" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_uart_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_uart_0.v" 195 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118452 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_hps_system_uart_0_rx " "Found entity 3: nios_hps_system_uart_0_rx" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_uart_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_uart_0.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118452 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_hps_system_uart_0_regs " "Found entity 4: nios_hps_system_uart_0_regs" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_uart_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_uart_0.v" 565 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118452 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_hps_system_uart_0 " "Found entity 5: nios_hps_system_uart_0" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_uart_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_uart_0.v" 822 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019118452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_timer_0 " "Found entity 1: nios_hps_system_timer_0" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_timer_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019118467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_sysid_qsys_0 " "Found entity 1: nios_hps_system_sysid_qsys_0" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_sysid_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019118489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_spi_0 " "Found entity 1: nios_hps_system_spi_0" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_spi_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019118505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_sdram_controller_0_input_efifo_module " "Found entity 1: nios_hps_system_sdram_controller_0_input_efifo_module" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_sdram_controller_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118524 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_hps_system_sdram_controller_0 " "Found entity 2: nios_hps_system_sdram_controller_0" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_sdram_controller_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019118524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_pll_0 " "Found entity 1: nios_hps_system_pll_0" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_pll_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019118546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_nios_uartrx.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_nios_uartrx.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_nios_uartrx " "Found entity 1: nios_hps_system_nios_uartrx" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios_uartrx.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios_uartrx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019118569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_nios_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_nios_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_nios_switches " "Found entity 1: nios_hps_system_nios_switches" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios_switches.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019118582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_nios_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_nios_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_nios_leds " "Found entity 1: nios_hps_system_nios_leds" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios_leds.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019118598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_nios_i2cdat.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_nios_i2cdat.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_nios_i2cdat " "Found entity 1: nios_hps_system_nios_i2cdat" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios_i2cdat.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios_i2cdat.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019118612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_nios_i2cclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_nios_i2cclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_nios_i2cclk " "Found entity 1: nios_hps_system_nios_i2cclk" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios_i2cclk.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios_i2cclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019118625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_nios_header_conn.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_nios_header_conn.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_nios_header_conn " "Found entity 1: nios_hps_system_nios_header_conn" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios_header_conn.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios_header_conn.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019118639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_nios_buttons.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_nios_buttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_nios_buttons " "Found entity 1: nios_hps_system_nios_buttons" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios_buttons.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios_buttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019118652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_nios_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_nios_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_nios_7seg " "Found entity 1: nios_hps_system_nios_7seg" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios_7seg.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios_7seg.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019118665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_nios2_qsys_0_register_bank_a_module " "Found entity 1: nios_hps_system_nios2_qsys_0_register_bank_a_module" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118727 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_hps_system_nios2_qsys_0_register_bank_b_module " "Found entity 2: nios_hps_system_nios2_qsys_0_register_bank_b_module" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118727 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_hps_system_nios2_qsys_0_nios2_oci_debug " "Found entity 3: nios_hps_system_nios2_qsys_0_nios2_oci_debug" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118727 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_hps_system_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: nios_hps_system_nios2_qsys_0_ociram_sp_ram_module" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118727 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_hps_system_nios2_qsys_0_nios2_ocimem " "Found entity 5: nios_hps_system_nios2_qsys_0_nios2_ocimem" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118727 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_hps_system_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: nios_hps_system_nios2_qsys_0_nios2_avalon_reg" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 543 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118727 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_hps_system_nios2_qsys_0_nios2_oci_break " "Found entity 7: nios_hps_system_nios2_qsys_0_nios2_oci_break" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 636 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118727 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_hps_system_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: nios_hps_system_nios2_qsys_0_nios2_oci_xbrk" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118727 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_hps_system_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: nios_hps_system_nios2_qsys_0_nios2_oci_dbrk" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 1138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118727 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_hps_system_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: nios_hps_system_nios2_qsys_0_nios2_oci_itrace" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 1325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118727 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_hps_system_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: nios_hps_system_nios2_qsys_0_nios2_oci_td_mode" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 1649 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118727 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_hps_system_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: nios_hps_system_nios2_qsys_0_nios2_oci_dtrace" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 1717 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118727 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_hps_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: nios_hps_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 1812 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118727 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_hps_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: nios_hps_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118727 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_hps_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 15: nios_hps_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 1927 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118727 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_hps_system_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: nios_hps_system_nios2_qsys_0_nios2_oci_fifo" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 1974 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118727 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_hps_system_nios2_qsys_0_nios2_oci_pib " "Found entity 17: nios_hps_system_nios2_qsys_0_nios2_oci_pib" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 2476 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118727 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_hps_system_nios2_qsys_0_nios2_oci_im " "Found entity 18: nios_hps_system_nios2_qsys_0_nios2_oci_im" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 2545 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118727 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_hps_system_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: nios_hps_system_nios2_qsys_0_nios2_performance_monitors" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 2662 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118727 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_hps_system_nios2_qsys_0_nios2_oci " "Found entity 20: nios_hps_system_nios2_qsys_0_nios2_oci" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 2679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118727 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_hps_system_nios2_qsys_0 " "Found entity 21: nios_hps_system_nios2_qsys_0" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 3188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019118727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019118757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: nios_hps_system_nios2_qsys_0_jtag_debug_module_tck" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019118783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019118797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_nios2_qsys_0_oci_test_bench " "Found entity 1: nios_hps_system_nios2_qsys_0_oci_test_bench" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_oci_test_bench.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019118821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_nios2_qsys_0_test_bench " "Found entity 1: nios_hps_system_nios2_qsys_0_test_bench" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_test_bench.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019118845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios_hps_system_jtag_uart_0_sim_scfifo_w" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_jtag_uart_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118864 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_hps_system_jtag_uart_0_scfifo_w " "Found entity 2: nios_hps_system_jtag_uart_0_scfifo_w" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_jtag_uart_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118864 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_hps_system_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios_hps_system_jtag_uart_0_sim_scfifo_r" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_jtag_uart_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118864 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_hps_system_jtag_uart_0_scfifo_r " "Found entity 4: nios_hps_system_jtag_uart_0_scfifo_r" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_jtag_uart_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118864 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_hps_system_jtag_uart_0 " "Found entity 5: nios_hps_system_jtag_uart_0" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_jtag_uart_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019118864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_avalon_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_avalon_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c " "Found entity 1: altera_avalon_i2c" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019118884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_avalon_i2c_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_avalon_i2c_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_csr " "Found entity 1: altera_avalon_i2c_csr" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019118900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_avalon_i2c_clk_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_clk_cnt " "Found entity 1: altera_avalon_i2c_clk_cnt" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019118930 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_det.v(157) " "Verilog HDL warning at altera_avalon_i2c_condt_det.v(157): extended using \"x\" or \"z\"" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_condt_det.v" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605019118984 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bus_idle BUS_IDLE altera_avalon_i2c_condt_det.v(38) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_det.v(38): object \"bus_idle\" differs only in case from object \"BUS_IDLE\" in the same scope" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_condt_det.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605019118984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_avalon_i2c_condt_det.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_avalon_i2c_condt_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_det " "Found entity 1: altera_avalon_i2c_condt_det" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_condt_det.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019118986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019118986 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(127) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(127): extended using \"x\" or \"z\"" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605019119001 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(244) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(244): extended using \"x\" or \"z\"" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 244 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605019119001 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(418) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(418): extended using \"x\" or \"z\"" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605019119001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_done START_DONE altera_avalon_i2c_condt_gen.v(36) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(36): object \"start_done\" differs only in case from object \"START_DONE\" in the same scope" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605019119002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "restart_done RESTART_DONE altera_avalon_i2c_condt_gen.v(45) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(45): object \"restart_done\" differs only in case from object \"RESTART_DONE\" in the same scope" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605019119002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stop_done STOP_DONE altera_avalon_i2c_condt_gen.v(53) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(53): object \"stop_done\" differs only in case from object \"STOP_DONE\" in the same scope" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605019119002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_avalon_i2c_condt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_avalon_i2c_condt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_gen " "Found entity 1: altera_avalon_i2c_condt_gen" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019119003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019119003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_avalon_i2c_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_avalon_i2c_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_fifo " "Found entity 1: altera_avalon_i2c_fifo" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_fifo.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019119034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019119034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_avalon_i2c_mstfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_avalon_i2c_mstfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_mstfsm " "Found entity 1: altera_avalon_i2c_mstfsm" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_mstfsm.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_mstfsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019119052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019119052 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_rxshifter.v(197) " "Verilog HDL warning at altera_avalon_i2c_rxshifter.v(197): extended using \"x\" or \"z\"" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 197 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605019119077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_avalon_i2c_rxshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_avalon_i2c_rxshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_rxshifter " "Found entity 1: altera_avalon_i2c_rxshifter" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019119079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019119079 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_txshifter.v(175) " "Verilog HDL warning at altera_avalon_i2c_txshifter.v(175): extended using \"x\" or \"z\"" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_txshifter.v" 175 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605019119092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_avalon_i2c_txshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_avalon_i2c_txshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txshifter " "Found entity 1: altera_avalon_i2c_txshifter" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_txshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019119094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019119094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_avalon_i2c_spksupp.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_avalon_i2c_spksupp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_spksupp " "Found entity 1: altera_avalon_i2c_spksupp" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_spksupp.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019119154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019119154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_avalon_i2c_txout.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_avalon_i2c_txout.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txout " "Found entity 1: altera_avalon_i2c_txout" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_txout.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_txout.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019119174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019119174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_hps_0 " "Found entity 1: nios_hps_system_hps_0" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_hps_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019119188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019119188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_hps_0_hps_io " "Found entity 1: nios_hps_system_hps_0_hps_io" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_hps_0_hps_io.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019119216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019119216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019119257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019119257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "nios_hps_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019119277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019119277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "nios_hps_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019119328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019119328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "nios_hps_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019119375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019119375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "nios_hps_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019119388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019119388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "nios_hps_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019119412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019119412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019119427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019119427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019119450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019119450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019119470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019119470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019119489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019119489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019119503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019119503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019119526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019119526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019119811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019119811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019119864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019119864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019119891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019119891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019119932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019119932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019119948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019119948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019119972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019119972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019120001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019120001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_hps_0_hps_io_border " "Found entity 1: nios_hps_system_hps_0_hps_io_border" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_hps_0_hps_io_border.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019120017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019120017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_hps_0_fpga_interfaces " "Found entity 1: nios_hps_system_hps_0_fpga_interfaces" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_hps_0_fpga_interfaces.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019120036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019120036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartsw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uartsw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uartsw-rtl " "Found design unit 1: uartsw-rtl" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 149 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019120040 ""} { "Info" "ISGN_ENTITY_NAME" "1 uartsw " "Found entity 1: uartsw" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019120040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019120040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdisp7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexdisp7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexdisp7seg-rtl " "Found design unit 1: hexdisp7seg-rtl" {  } { { "hexdisp7seg.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/hexdisp7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019120059 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexdisp7seg " "Found entity 1: hexdisp7seg" {  } { { "hexdisp7seg.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/hexdisp7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019120059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019120059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019120063 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_hps_system_spi_0.v(402) " "Verilog HDL or VHDL warning at nios_hps_system_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_spi_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1605019120165 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_hps_system_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at nios_hps_system_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_sdram_controller_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1605019120166 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_hps_system_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at nios_hps_system_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_sdram_controller_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1605019120166 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_hps_system_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at nios_hps_system_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_sdram_controller_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1605019120166 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_hps_system_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at nios_hps_system_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_sdram_controller_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1605019120168 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_hps_system_nios2_qsys_0.v(1617) " "Verilog HDL or VHDL warning at nios_hps_system_nios2_qsys_0.v(1617): conditional expression evaluates to a constant" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 1617 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1605019120178 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_hps_system_nios2_qsys_0.v(1619) " "Verilog HDL or VHDL warning at nios_hps_system_nios2_qsys_0.v(1619): conditional expression evaluates to a constant" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 1619 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1605019120178 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_hps_system_nios2_qsys_0.v(1777) " "Verilog HDL or VHDL warning at nios_hps_system_nios2_qsys_0.v(1777): conditional expression evaluates to a constant" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 1777 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1605019120179 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_hps_system_nios2_qsys_0.v(2607) " "Verilog HDL or VHDL warning at nios_hps_system_nios2_qsys_0.v(2607): conditional expression evaluates to a constant" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 2607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1605019120185 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uartsw " "Elaborating entity \"uartsw\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605019120752 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uartper_rx uartsw.vhd(236) " "VHDL Signal Declaration warning at uartsw.vhd(236): used implicit default value for signal \"uartper_rx\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 236 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605019120818 "|uartsw"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "i2cper_sclin uartsw.vhd(237) " "VHDL Signal Declaration warning at uartsw.vhd(237): used implicit default value for signal \"i2cper_sclin\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 237 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605019120818 "|uartsw"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "i2cper_sdain uartsw.vhd(237) " "VHDL Signal Declaration warning at uartsw.vhd(237): used implicit default value for signal \"i2cper_sdain\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 237 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605019120818 "|uartsw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i2cper_scloe uartsw.vhd(237) " "Verilog HDL or VHDL warning at uartsw.vhd(237): object \"i2cper_scloe\" assigned a value but never read" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 237 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605019120819 "|uartsw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i2cper_sdaoe uartsw.vhd(237) " "Verilog HDL or VHDL warning at uartsw.vhd(237): object \"i2cper_sdaoe\" assigned a value but never read" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 237 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605019120819 "|uartsw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spiper_clk uartsw.vhd(238) " "Verilog HDL or VHDL warning at uartsw.vhd(238): object \"spiper_clk\" assigned a value but never read" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 238 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605019120819 "|uartsw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spiper_mosi uartsw.vhd(238) " "Verilog HDL or VHDL warning at uartsw.vhd(238): object \"spiper_mosi\" assigned a value but never read" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 238 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605019120819 "|uartsw"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "spiper_miso uartsw.vhd(238) " "VHDL Signal Declaration warning at uartsw.vhd(238): used implicit default value for signal \"spiper_miso\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 238 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605019120819 "|uartsw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spiper_ssn uartsw.vhd(238) " "Verilog HDL or VHDL warning at uartsw.vhd(238): object \"spiper_ssn\" assigned a value but never read" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 238 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605019120819 "|uartsw"}
{ "Error" "EVRFX_VHDL_TARGET_SLICE_IS_A_ELEMENTS_VALUE_IS_B_ELEMENTS" "32 36 uartsw.vhd(328) " "VHDL error at uartsw.vhd(328): slice that is assigned to target slice has 36 elements, but must have same number of elements as target slice (32)" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 328 0 0 } }  } 0 10504 "VHDL error at %3!s!: slice that is assigned to target slice has %2!d! elements, but must have same number of elements as target slice (%1!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605019120844 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605019120847 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/output_files/uartsw.map.smsg " "Generated suppressed messages file E:/intelFPGA_lite/projects_DE1-SoC/uartsw/output_files/uartsw.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019121196 ""}
