#! /mingw64/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-66-gd67d3323a)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\msys64\mingw64\lib\ivl\system.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2005_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\va_math.vpi";
S_000001b90bef85a0 .scope module, "TB" "TB" 2 5;
 .timescale -9 -9;
v000001b90c1786c0_0 .var "S", 0 0;
v000001b90c178760_0 .var "clk", 0 0;
v000001b90c178800_0 .var "reset", 0 0;
S_000001b90bf02f80 .scope module, "dut" "CPU" 2 15, 3 5 0, S_000001b90bef85a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "S";
P_000001b90bee73e0 .param/l "W_EXMEM" 1 3 204, +C4<000000000000000000000000000001000111>;
P_000001b90bee7418 .param/l "W_IDEX" 1 3 141, +C4<00000000000000000000000000000000000000011111000>;
P_000001b90bee7450 .param/l "W_MEMWB" 1 3 230, +C4<000000000000000000000000000001000111>;
L_000001b90c17a3a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001b90bef9740 .functor XNOR 1, L_000001b90c1c3cc0, L_000001b90c17a3a8, C4<0>, C4<0>;
L_000001b90bef8c50 .functor AND 1, v000001b90beff910_0, L_000001b90bef9740, C4<1>, C4<1>;
L_000001b90bef9190 .functor BUFZ 248, v000001b90beffc30_0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_000001b90bef8e80 .functor BUFZ 71, v000001b90beff190_0, C4<00000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000>;
L_000001b90bef8ef0 .functor BUFZ 71, v000001b90beff5f0_0, C4<00000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000>;
v000001b90c177e70_0 .net "S", 0 0, v000001b90c1786c0_0;  1 drivers
L_000001b90c17a048 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001b90c1771f0_0 .net/2u *"_ivl_0", 31 0, L_000001b90c17a048;  1 drivers
v000001b90c1764d0_0 .net *"_ivl_18", 31 0, L_000001b90c1c3040;  1 drivers
v000001b90c1770b0_0 .net *"_ivl_20", 29 0, L_000001b90c1c2780;  1 drivers
L_000001b90c17a318 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b90c177dd0_0 .net *"_ivl_22", 1 0, L_000001b90c17a318;  1 drivers
v000001b90c176ed0_0 .net *"_ivl_26", 31 0, L_000001b90c1c2820;  1 drivers
v000001b90c177150_0 .net *"_ivl_28", 29 0, L_000001b90c1c3900;  1 drivers
L_000001b90c17a360 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b90c176bb0_0 .net *"_ivl_30", 1 0, L_000001b90c17a360;  1 drivers
v000001b90c176430_0 .net/2u *"_ivl_38", 0 0, L_000001b90c17a3a8;  1 drivers
L_000001b90c17a090 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001b90c176930_0 .net/2u *"_ivl_4", 31 0, L_000001b90c17a090;  1 drivers
v000001b90c176570_0 .net *"_ivl_40", 0 0, L_000001b90bef9740;  1 drivers
v000001b90c176390_0 .net *"_ivl_64", 247 0, L_000001b90bef9190;  1 drivers
v000001b90c176f70_0 .net *"_ivl_65", 31 0, L_000001b90c1c2fa0;  1 drivers
v000001b90c177290_0 .net *"_ivl_67", 31 0, L_000001b90c1c3180;  1 drivers
v000001b90c1773d0_0 .net *"_ivl_84", 70 0, L_000001b90bef8e80;  1 drivers
v000001b90c176d90_0 .net *"_ivl_94", 70 0, L_000001b90bef8ef0;  1 drivers
v000001b90c176610_0 .net "a_EXs", 31 0, L_000001b90c1c2f00;  1 drivers
v000001b90c177a10_0 .net "addr_MEM", 31 0, L_000001b90c1c3ae0;  1 drivers
v000001b90c176a70_0 .net "alu_b", 31 0, L_000001b90c1c35e0;  1 drivers
v000001b90c177510_0 .net "alu_op_EX", 3 0, v000001b90bf00450_0;  1 drivers
v000001b90c1766b0_0 .net "alu_op_EXs", 3 0, L_000001b90c1c2aa0;  1 drivers
v000001b90c1775b0_0 .net "alu_src_EX", 0 0, v000001b90beff730_0;  1 drivers
v000001b90c176750_0 .net "alu_src_EXs", 0 0, L_000001b90c1c21e0;  1 drivers
v000001b90c176b10_0 .net "alu_y", 31 0, v000001b90bf00310_0;  1 drivers
v000001b90c177330_0 .net "alu_y_WB", 31 0, L_000001b90c1c6980;  1 drivers
v000001b90c1767f0_0 .net "alu_zf", 0 0, L_000001b90c1c3d60;  1 drivers
v000001b90c176e30_0 .net "b_EXs", 31 0, L_000001b90c1c2be0;  1 drivers
v000001b90c176890_0 .net "branch_EX", 0 0, v000001b90beff910_0;  1 drivers
v000001b90c177f10_0 .net "branch_EXs", 0 0, L_000001b90c1c2dc0;  1 drivers
v000001b90c177650_0 .net "branch_compare_equal", 0 0, L_000001b90c1c3cc0;  1 drivers
v000001b90c1776f0_0 .net "branch_taken_EXs", 0 0, L_000001b90c1c2d20;  1 drivers
v000001b90c177790_0 .net "branch_taken_ID", 0 0, L_000001b90bef8c50;  1 drivers
v000001b90c177830_0 .net "branch_target_EXs", 31 0, L_000001b90c1c2c80;  1 drivers
v000001b90c176070_0 .net "branch_target_ID", 31 0, L_000001b90c1c2a00;  1 drivers
v000001b90c177ab0_0 .net "call_EX", 0 0, v000001b90beff9b0_0;  1 drivers
v000001b90c177b50_0 .net "call_EXs", 0 0, L_000001b90c1c3680;  1 drivers
v000001b90c1761b0_0 .net "call_target_EXs", 31 0, L_000001b90c1c3b80;  1 drivers
v000001b90c177bf0_0 .net "call_target_ID", 31 0, L_000001b90c1c3360;  1 drivers
v000001b90c177d30_0 .net "clk", 0 0, v000001b90c178760_0;  1 drivers
v000001b90c176250_0 .net "exmem_in", 70 0, L_000001b90c1c3720;  1 drivers
v000001b90c1797a0_0 .net "exmem_out", 70 0, v000001b90beff190_0;  1 drivers
v000001b90c178080_0 .net "idex_in", 247 0, L_000001b90c1c20a0;  1 drivers
v000001b90c179e80_0 .net "idex_out", 247 0, v000001b90beffc30_0;  1 drivers
v000001b90c179840_0 .net "ifid_in", 63 0, L_000001b90c1c2320;  1 drivers
v000001b90c1788a0_0 .net "ifid_out", 63 0, v000001b90bf004f0_0;  1 drivers
v000001b90c179b60_0 .net "imm_EXs", 31 0, L_000001b90c1c30e0;  1 drivers
v000001b90c1784e0_0 .net "imm_ext", 31 0, v000001b90beffa50_0;  1 drivers
v000001b90c178940_0 .net "instr_ID", 31 0, L_000001b90c1c3400;  1 drivers
v000001b90c178120_0 .net "instr_IF", 31 0, L_000001b90bef8b70;  1 drivers
v000001b90c178d00_0 .net "jmpl_EX", 0 0, v000001b90beffb90_0;  1 drivers
v000001b90c1795c0_0 .net "jmpl_EXs", 0 0, L_000001b90c1c2280;  1 drivers
v000001b90c179980_0 .net "jmpl_target_EXs", 31 0, L_000001b90c1c3540;  1 drivers
v000001b90c178580_0 .net "jmpl_target_ID", 31 0, L_000001b90c1c3f40;  1 drivers
v000001b90c178ee0_0 .net "keyword", 79 0, v000001b90bf00c70_0;  1 drivers
v000001b90c1789e0_0 .net "mem_rdata", 31 0, L_000001b90c1c7880;  1 drivers
v000001b90c178b20_0 .net "mem_rdata_WB", 31 0, L_000001b90c1c6160;  1 drivers
v000001b90c179c00_0 .net "mem_read_MEM", 0 0, v000001b90beffcd0_0;  1 drivers
v000001b90c1798e0_0 .net "mem_read_MEMs", 0 0, L_000001b90c1c3e00;  1 drivers
v000001b90c178bc0_0 .net "mem_to_reg_WB", 0 0, v000001b90bf00810_0;  1 drivers
v000001b90c179f20_0 .net "mem_to_reg_WBs", 0 0, L_000001b90c1c76a0;  1 drivers
v000001b90c179a20_0 .net "mem_write_MEM", 0 0, v000001b90bf008b0_0;  1 drivers
v000001b90c178c60_0 .net "mem_write_MEMs", 0 0, L_000001b90c1c6340;  1 drivers
v000001b90c179020_0 .net "memwb_in", 70 0, L_000001b90c1c7d80;  1 drivers
v000001b90c178a80_0 .net "memwb_out", 70 0, v000001b90beff5f0_0;  1 drivers
v000001b90c178da0_0 .net "npc_EXs", 31 0, L_000001b90c1c2b40;  1 drivers
v000001b90c1781c0_0 .net "npc_ID", 31 0, L_000001b90c1c3c20;  1 drivers
v000001b90c178e40_0 .net "npc_cur", 31 0, v000001b90c177c90_0;  1 drivers
v000001b90c179ca0_0 .net "npc_next_seq", 31 0, L_000001b90c1c3ea0;  1 drivers
v000001b90c178f80_0 .net "pc_cur", 31 0, v000001b90c1778d0_0;  1 drivers
v000001b90c179160_0 .net "pc_next_mux", 31 0, L_000001b90c1c32c0;  1 drivers
v000001b90c179ac0_0 .net "pc_plus4", 31 0, L_000001b90c1c37c0;  1 drivers
v000001b90c178260_0 .net "pc_target", 31 0, L_000001b90c1c3220;  1 drivers
v000001b90c179660_0 .net "rd", 4 0, v000001b90bf00b30_0;  1 drivers
v000001b90c179d40_0 .net "rd_EXs", 4 0, L_000001b90c1c3a40;  1 drivers
v000001b90c1792a0_0 .net "rd_MEMs", 4 0, L_000001b90c1c7c40;  1 drivers
v000001b90c1790c0_0 .net "rd_WBs", 4 0, L_000001b90c1c62a0;  1 drivers
v000001b90c179200_0 .net "rdata1", 31 0, L_000001b90c1c25a0;  1 drivers
v000001b90c178300_0 .net "rdata2", 31 0, L_000001b90c1c2500;  1 drivers
v000001b90c179340_0 .net "reg_write_WB", 0 0, v000001b90bf00bd0_0;  1 drivers
v000001b90c1793e0_0 .net "reg_write_WBs", 0 0, L_000001b90c1c6de0;  1 drivers
v000001b90c179480_0 .net "reset", 0 0, v000001b90c178800_0;  1 drivers
v000001b90c179520_0 .net "rs1", 4 0, v000001b90becd590_0;  1 drivers
v000001b90c1783a0_0 .net "rs1_EXs", 4 0, L_000001b90c1c2e60;  1 drivers
v000001b90c179700_0 .net "rs2", 4 0, v000001b90becd6d0_0;  1 drivers
v000001b90c178620_0 .net "rs2_EXs", 4 0, L_000001b90c1c39a0;  1 drivers
v000001b90c179de0_0 .net "store_data_MEMs", 31 0, L_000001b90c1c6f20;  1 drivers
v000001b90c178440_0 .net "wb_data", 31 0, L_000001b90c1c7100;  1 drivers
L_000001b90c1c37c0 .arith/sum 32, v000001b90c1778d0_0, L_000001b90c17a048;
L_000001b90c1c3ea0 .arith/sum 32, v000001b90c177c90_0, L_000001b90c17a090;
L_000001b90c1c2320 .concat [ 32 32 0 0], L_000001b90bef8b70, v000001b90c177c90_0;
L_000001b90c1c3c20 .part v000001b90bf004f0_0, 32, 32;
L_000001b90c1c3400 .part v000001b90bf004f0_0, 0, 32;
L_000001b90c1c2780 .part v000001b90beffa50_0, 0, 30;
L_000001b90c1c3040 .concat [ 2 30 0 0], L_000001b90c17a318, L_000001b90c1c2780;
L_000001b90c1c2a00 .arith/sum 32, L_000001b90c1c3c20, L_000001b90c1c3040;
L_000001b90c1c3900 .part v000001b90beffa50_0, 0, 30;
L_000001b90c1c2820 .concat [ 2 30 0 0], L_000001b90c17a360, L_000001b90c1c3900;
L_000001b90c1c3360 .arith/sum 32, L_000001b90c1c3c20, L_000001b90c1c2820;
L_000001b90c1c3f40 .arith/sum 32, L_000001b90c1c25a0, v000001b90beffa50_0;
L_000001b90c1c3cc0 .cmp/eq 32, L_000001b90c1c25a0, L_000001b90c1c2500;
LS_000001b90c1c20a0_0_0 .concat [ 1 32 32 32], L_000001b90bef8c50, L_000001b90c1c3f40, L_000001b90c1c3360, L_000001b90c1c2a00;
LS_000001b90c1c20a0_0_4 .concat [ 32 32 32 32], L_000001b90c1c3c20, v000001b90beffa50_0, L_000001b90c1c2500, L_000001b90c1c25a0;
LS_000001b90c1c20a0_0_8 .concat [ 5 5 5 1], v000001b90bf00b30_0, v000001b90becd6d0_0, v000001b90becd590_0, v000001b90beffb90_0;
LS_000001b90c1c20a0_0_12 .concat [ 1 1 1 4], v000001b90beff9b0_0, v000001b90beff910_0, v000001b90beff730_0, v000001b90bf00450_0;
L_000001b90c1c20a0 .concat [ 97 128 16 7], LS_000001b90c1c20a0_0_0, LS_000001b90c1c20a0_0_4, LS_000001b90c1c20a0_0_8, LS_000001b90c1c20a0_0_12;
L_000001b90c1c2aa0 .part L_000001b90bef9190, 244, 4;
L_000001b90c1c21e0 .part L_000001b90bef9190, 243, 1;
L_000001b90c1c2dc0 .part L_000001b90bef9190, 242, 1;
L_000001b90c1c3680 .part L_000001b90bef9190, 241, 1;
L_000001b90c1c2280 .part L_000001b90bef9190, 240, 1;
L_000001b90c1c2e60 .part L_000001b90bef9190, 235, 5;
L_000001b90c1c39a0 .part L_000001b90bef9190, 230, 5;
L_000001b90c1c3a40 .part L_000001b90bef9190, 225, 5;
L_000001b90c1c2f00 .part L_000001b90bef9190, 193, 32;
L_000001b90c1c2be0 .part L_000001b90bef9190, 161, 32;
L_000001b90c1c30e0 .part L_000001b90bef9190, 129, 32;
L_000001b90c1c2b40 .part L_000001b90bef9190, 97, 32;
L_000001b90c1c2c80 .part L_000001b90bef9190, 65, 32;
L_000001b90c1c3b80 .part L_000001b90bef9190, 33, 32;
L_000001b90c1c3540 .part L_000001b90bef9190, 1, 32;
L_000001b90c1c2d20 .part L_000001b90bef9190, 0, 1;
L_000001b90c1c2fa0 .functor MUXZ 32, L_000001b90c1c37c0, L_000001b90c1c2a00, L_000001b90bef8c50, C4<>;
L_000001b90c1c3180 .functor MUXZ 32, L_000001b90c1c2fa0, L_000001b90c1c3360, v000001b90beff9b0_0, C4<>;
L_000001b90c1c3220 .functor MUXZ 32, L_000001b90c1c3180, L_000001b90c1c3f40, v000001b90beffb90_0, C4<>;
L_000001b90c1c35e0 .functor MUXZ 32, L_000001b90c1c2be0, L_000001b90c1c30e0, L_000001b90c1c21e0, C4<>;
LS_000001b90c1c3720_0_0 .concat [ 32 5 1 1], L_000001b90c1c2be0, L_000001b90c1c3a40, v000001b90bf008b0_0, v000001b90beffcd0_0;
LS_000001b90c1c3720_0_4 .concat [ 32 0 0 0], v000001b90bf00310_0;
L_000001b90c1c3720 .concat [ 39 32 0 0], LS_000001b90c1c3720_0_0, LS_000001b90c1c3720_0_4;
L_000001b90c1c3ae0 .part L_000001b90bef8e80, 39, 32;
L_000001b90c1c3e00 .part L_000001b90bef8e80, 38, 1;
L_000001b90c1c6340 .part L_000001b90bef8e80, 37, 1;
L_000001b90c1c7c40 .part L_000001b90bef8e80, 32, 5;
L_000001b90c1c6f20 .part L_000001b90bef8e80, 0, 32;
LS_000001b90c1c7d80_0_0 .concat [ 5 1 1 32], L_000001b90c1c7c40, v000001b90bf00810_0, v000001b90bf00bd0_0, L_000001b90c1c7880;
LS_000001b90c1c7d80_0_4 .concat [ 32 0 0 0], L_000001b90c1c3ae0;
L_000001b90c1c7d80 .concat [ 39 32 0 0], LS_000001b90c1c7d80_0_0, LS_000001b90c1c7d80_0_4;
L_000001b90c1c6980 .part L_000001b90bef8ef0, 39, 32;
L_000001b90c1c6160 .part L_000001b90bef8ef0, 7, 32;
L_000001b90c1c6de0 .part L_000001b90bef8ef0, 6, 1;
L_000001b90c1c76a0 .part L_000001b90bef8ef0, 5, 1;
L_000001b90c1c62a0 .part L_000001b90bef8ef0, 0, 5;
L_000001b90c1c7100 .functor MUXZ 32, L_000001b90c1c6980, L_000001b90c1c6160, L_000001b90c1c76a0, C4<>;
S_000001b90bf03110 .scope module, "EX_MEM" "PipeReg" 3 210, 4 3 0, S_000001b90bf02f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 71 "din";
    .port_info 3 /OUTPUT 71 "dout";
P_000001b90bf05c50 .param/l "W" 0 4 3, +C4<000000000000000000000000000001000111>;
v000001b90beffaf0_0 .net "clk", 0 0, v000001b90c178760_0;  alias, 1 drivers
v000001b90beff550_0 .net "din", 70 0, L_000001b90c1c3720;  alias, 1 drivers
v000001b90beff190_0 .var "dout", 70 0;
v000001b90bf00770_0 .net "reset", 0 0, v000001b90c178800_0;  alias, 1 drivers
E_000001b90bf05e90 .event posedge, v000001b90beffaf0_0;
S_000001b90bf036e0 .scope module, "ID_EX" "PipeReg" 3 147, 4 3 0, S_000001b90bf02f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 248 "din";
    .port_info 3 /OUTPUT 248 "dout";
P_000001b90bf05710 .param/l "W" 0 4 3, +C4<00000000000000000000000000000000000000011111000>;
v000001b90bf00d10_0 .net "clk", 0 0, v000001b90c178760_0;  alias, 1 drivers
v000001b90bf00e50_0 .net "din", 247 0, L_000001b90c1c20a0;  alias, 1 drivers
v000001b90beffc30_0 .var "dout", 247 0;
v000001b90bf00130_0 .net "reset", 0 0, v000001b90c178800_0;  alias, 1 drivers
S_000001b90bf03870 .scope module, "IF_ID" "PipeReg" 3 47, 4 3 0, S_000001b90bf02f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "din";
    .port_info 3 /OUTPUT 64 "dout";
P_000001b90bf054d0 .param/l "W" 0 4 3, +C4<00000000000000000000000001000000>;
v000001b90bf006d0_0 .net "clk", 0 0, v000001b90c178760_0;  alias, 1 drivers
v000001b90bf001d0_0 .net "din", 63 0, L_000001b90c1c2320;  alias, 1 drivers
v000001b90bf004f0_0 .var "dout", 63 0;
v000001b90beffd70_0 .net "reset", 0 0, v000001b90c178800_0;  alias, 1 drivers
S_000001b90bebf400 .scope module, "MEM_WB" "PipeReg" 3 236, 4 3 0, S_000001b90bf02f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 71 "din";
    .port_info 3 /OUTPUT 71 "dout";
P_000001b90bf058d0 .param/l "W" 0 4 3, +C4<000000000000000000000000000001000111>;
v000001b90beff870_0 .net "clk", 0 0, v000001b90c178760_0;  alias, 1 drivers
v000001b90beffe10_0 .net "din", 70 0, L_000001b90c1c7d80;  alias, 1 drivers
v000001b90beff5f0_0 .var "dout", 70 0;
v000001b90bf00590_0 .net "reset", 0 0, v000001b90c178800_0;  alias, 1 drivers
S_000001b90bebf590 .scope module, "alu" "ALU" 3 195, 5 3 0, S_000001b90bf02f80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "alu_op";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "y";
    .port_info 4 /OUTPUT 1 "zf";
L_000001b90c17a438 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b90bf00090_0 .net/2u *"_ivl_0", 31 0, L_000001b90c17a438;  1 drivers
v000001b90bf00db0_0 .net "a", 31 0, L_000001b90c1c2f00;  alias, 1 drivers
v000001b90beff690_0 .net "alu_op", 3 0, L_000001b90c1c2aa0;  alias, 1 drivers
v000001b90bf00a90_0 .net "b", 31 0, L_000001b90c1c35e0;  alias, 1 drivers
v000001b90bf00310_0 .var "y", 31 0;
v000001b90bf003b0_0 .net "zf", 0 0, L_000001b90c1c3d60;  alias, 1 drivers
E_000001b90bf05450 .event anyedge, v000001b90beff690_0, v000001b90bf00db0_0, v000001b90bf00a90_0;
L_000001b90c1c3d60 .cmp/eq 32, v000001b90bf00310_0, L_000001b90c17a438;
S_000001b90bebf720 .scope module, "ctrl" "Control" 3 73, 6 3 0, S_000001b90bf02f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 4 "alu_op_EX";
    .port_info 2 /OUTPUT 1 "alu_src_EX";
    .port_info 3 /OUTPUT 1 "branch_EX";
    .port_info 4 /OUTPUT 1 "call_EX";
    .port_info 5 /OUTPUT 1 "jmpl_EX";
    .port_info 6 /OUTPUT 1 "mem_read_MEM";
    .port_info 7 /OUTPUT 1 "mem_write_MEM";
    .port_info 8 /OUTPUT 1 "reg_write_WB";
    .port_info 9 /OUTPUT 1 "mem_to_reg_WB";
    .port_info 10 /OUTPUT 32 "imm_ext";
    .port_info 11 /OUTPUT 5 "rs1";
    .port_info 12 /OUTPUT 5 "rs2";
    .port_info 13 /OUTPUT 5 "rd";
    .port_info 14 /OUTPUT 80 "keyword";
v000001b90bf00450_0 .var "alu_op_EX", 3 0;
v000001b90beff730_0 .var "alu_src_EX", 0 0;
v000001b90beff910_0 .var "branch_EX", 0 0;
v000001b90beff9b0_0 .var "call_EX", 0 0;
v000001b90beffa50_0 .var "imm_ext", 31 0;
v000001b90bf00630_0 .net "instr", 31 0, L_000001b90c1c3400;  alias, 1 drivers
v000001b90beffb90_0 .var "jmpl_EX", 0 0;
v000001b90bf00c70_0 .var "keyword", 79 0;
v000001b90beffcd0_0 .var "mem_read_MEM", 0 0;
v000001b90bf00810_0 .var "mem_to_reg_WB", 0 0;
v000001b90bf008b0_0 .var "mem_write_MEM", 0 0;
v000001b90bf00950_0 .net "op", 7 0, L_000001b90c1c2460;  1 drivers
v000001b90bf00b30_0 .var "rd", 4 0;
v000001b90bf00bd0_0 .var "reg_write_WB", 0 0;
v000001b90becd590_0 .var "rs1", 4 0;
v000001b90becd6d0_0 .var "rs2", 4 0;
E_000001b90bf05910 .event anyedge, v000001b90bf00950_0;
L_000001b90c1c2460 .part L_000001b90c1c3400, 24, 8;
S_000001b90beb76c0 .scope task, "defaults" "defaults" 6 47, 6 47 0, S_000001b90bebf720;
 .timescale 0 0;
TD_TB.dut.ctrl.defaults ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001b90bf00450_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b90beff730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b90beff910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b90beff9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b90beffb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b90beffcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b90bf008b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b90bf00bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b90bf00810_0, 0, 1;
    %load/vec4 v000001b90bf00630_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v000001b90bf00630_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001b90beffa50_0, 0, 32;
    %load/vec4 v000001b90bf00630_0;
    %parti/s 5, 19, 6;
    %store/vec4 v000001b90becd590_0, 0, 5;
    %load/vec4 v000001b90bf00630_0;
    %parti/s 5, 14, 5;
    %store/vec4 v000001b90becd6d0_0, 0, 5;
    %load/vec4 v000001b90bf00630_0;
    %parti/s 5, 0, 2;
    %store/vec4 v000001b90bf00b30_0, 0, 5;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 110, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 28528, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001b90bf00c70_0, 0, 80;
    %end;
S_000001b90beb7850 .scope module, "dmem" "D_MEM" 3 224, 7 3 0, S_000001b90bf02f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mem_read";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "wdata";
    .port_info 5 /OUTPUT 32 "rdata";
v000001b90bef2b00_0 .net *"_ivl_0", 7 0, L_000001b90c1c7060;  1 drivers
v000001b90bef2ba0_0 .net *"_ivl_10", 31 0, L_000001b90c1c6200;  1 drivers
v000001b90c175c80_0 .net *"_ivl_12", 7 0, L_000001b90c1c6b60;  1 drivers
L_000001b90c17a510 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b90c175320_0 .net/2u *"_ivl_14", 31 0, L_000001b90c17a510;  1 drivers
v000001b90c175aa0_0 .net *"_ivl_16", 31 0, L_000001b90c1c6ac0;  1 drivers
v000001b90c1742e0_0 .net *"_ivl_18", 7 0, L_000001b90c1c7e20;  1 drivers
L_000001b90c17a480 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000001b90c1756e0_0 .net/2u *"_ivl_2", 31 0, L_000001b90c17a480;  1 drivers
L_000001b90c17a558 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b90c1758c0_0 .net/2u *"_ivl_20", 31 0, L_000001b90c17a558;  1 drivers
v000001b90c175820_0 .net *"_ivl_22", 31 0, L_000001b90c1c6480;  1 drivers
v000001b90c174d80_0 .net *"_ivl_24", 31 0, L_000001b90c1c60c0;  1 drivers
L_000001b90c17a5a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b90c174ba0_0 .net/2u *"_ivl_26", 31 0, L_000001b90c17a5a0;  1 drivers
v000001b90c175d20_0 .net *"_ivl_4", 31 0, L_000001b90c1c68e0;  1 drivers
v000001b90c175000_0 .net *"_ivl_6", 7 0, L_000001b90c1c77e0;  1 drivers
L_000001b90c17a4c8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001b90c174240_0 .net/2u *"_ivl_8", 31 0, L_000001b90c17a4c8;  1 drivers
v000001b90c174740_0 .net "addr", 31 0, L_000001b90c1c3ae0;  alias, 1 drivers
v000001b90c175a00_0 .net "clk", 0 0, v000001b90c178760_0;  alias, 1 drivers
v000001b90c174b00_0 .net "mem_read", 0 0, L_000001b90c1c3e00;  alias, 1 drivers
v000001b90c175960_0 .net "mem_write", 0 0, L_000001b90c1c6340;  alias, 1 drivers
v000001b90c174f60 .array "ram", 255 0, 7 0;
v000001b90c1747e0_0 .net "rdata", 31 0, L_000001b90c1c7880;  alias, 1 drivers
v000001b90c175b40_0 .net "wdata", 31 0, L_000001b90c1c6f20;  alias, 1 drivers
L_000001b90c1c7060 .array/port v000001b90c174f60, L_000001b90c1c68e0;
L_000001b90c1c68e0 .arith/sum 32, L_000001b90c1c3ae0, L_000001b90c17a480;
L_000001b90c1c77e0 .array/port v000001b90c174f60, L_000001b90c1c6200;
L_000001b90c1c6200 .arith/sum 32, L_000001b90c1c3ae0, L_000001b90c17a4c8;
L_000001b90c1c6b60 .array/port v000001b90c174f60, L_000001b90c1c6ac0;
L_000001b90c1c6ac0 .arith/sum 32, L_000001b90c1c3ae0, L_000001b90c17a510;
L_000001b90c1c7e20 .array/port v000001b90c174f60, L_000001b90c1c6480;
L_000001b90c1c6480 .arith/sum 32, L_000001b90c1c3ae0, L_000001b90c17a558;
L_000001b90c1c60c0 .concat [ 8 8 8 8], L_000001b90c1c7e20, L_000001b90c1c6b60, L_000001b90c1c77e0, L_000001b90c1c7060;
L_000001b90c1c7880 .functor MUXZ 32, L_000001b90c17a5a0, L_000001b90c1c60c0, L_000001b90c1c3e00, C4<>;
S_000001b90beb3060 .scope module, "imem" "I_MEM" 3 37, 8 3 0, S_000001b90bf02f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instr";
L_000001b90bef8b70 .functor BUFZ 32, L_000001b90c1c2140, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b90c175140_0 .net *"_ivl_0", 31 0, L_000001b90c1c2140;  1 drivers
v000001b90c1750a0_0 .net *"_ivl_3", 29 0, L_000001b90c1c2640;  1 drivers
v000001b90c174100_0 .net "addr", 31 0, v000001b90c1778d0_0;  alias, 1 drivers
v000001b90c175dc0_0 .net "instr", 31 0, L_000001b90bef8b70;  alias, 1 drivers
v000001b90c175be0 .array "rom", 63 0, 31 0;
L_000001b90c1c2140 .array/port v000001b90c175be0, L_000001b90c1c2640;
L_000001b90c1c2640 .part v000001b90c1778d0_0, 2, 30;
S_000001b90beb31f0 .scope module, "pc_mux" "Mux2" 3 185, 9 3 0, S_000001b90bf02f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000001b90bf05a10 .param/l "W" 0 9 3, +C4<00000000000000000000000000100000>;
v000001b90c175e60_0 .net "a", 31 0, L_000001b90c1c3220;  alias, 1 drivers
L_000001b90c17a3f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b90c175780_0 .net "b", 31 0, L_000001b90c17a3f0;  1 drivers
v000001b90c175f00_0 .net "s", 0 0, v000001b90c1786c0_0;  alias, 1 drivers
v000001b90c174c40_0 .net "y", 31 0, L_000001b90c1c32c0;  alias, 1 drivers
L_000001b90c1c32c0 .functor MUXZ 32, L_000001b90c1c3220, L_000001b90c17a3f0, v000001b90c1786c0_0, C4<>;
S_000001b90beb3380 .scope module, "rf" "RegFile" 3 97, 10 3 0, S_000001b90bf02f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 5 "waddr";
    .port_info 3 /INPUT 32 "wdata";
    .port_info 4 /INPUT 5 "raddr1";
    .port_info 5 /INPUT 5 "raddr2";
    .port_info 6 /OUTPUT 32 "rdata1";
    .port_info 7 /OUTPUT 32 "rdata2";
L_000001b90c17a168 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001b90c174560_0 .net/2u *"_ivl_0", 4 0, L_000001b90c17a168;  1 drivers
L_000001b90c17a1f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b90c174060_0 .net *"_ivl_11", 1 0, L_000001b90c17a1f8;  1 drivers
L_000001b90c17a240 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001b90c1741a0_0 .net/2u *"_ivl_14", 4 0, L_000001b90c17a240;  1 drivers
v000001b90c174380_0 .net *"_ivl_16", 0 0, L_000001b90c1c23c0;  1 drivers
L_000001b90c17a288 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b90c174600_0 .net/2u *"_ivl_18", 31 0, L_000001b90c17a288;  1 drivers
v000001b90c174a60_0 .net *"_ivl_2", 0 0, L_000001b90c1c2960;  1 drivers
v000001b90c174ec0_0 .net *"_ivl_20", 31 0, L_000001b90c1c34a0;  1 drivers
v000001b90c1755a0_0 .net *"_ivl_22", 6 0, L_000001b90c1c26e0;  1 drivers
L_000001b90c17a2d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b90c174420_0 .net *"_ivl_25", 1 0, L_000001b90c17a2d0;  1 drivers
L_000001b90c17a1b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b90c174ce0_0 .net/2u *"_ivl_4", 31 0, L_000001b90c17a1b0;  1 drivers
v000001b90c1753c0_0 .net *"_ivl_6", 31 0, L_000001b90c1c28c0;  1 drivers
v000001b90c174e20_0 .net *"_ivl_8", 6 0, L_000001b90c1c3860;  1 drivers
v000001b90c1751e0_0 .net "clk", 0 0, v000001b90c178760_0;  alias, 1 drivers
v000001b90c1744c0_0 .var/i "i", 31 0;
v000001b90c175280_0 .net "raddr1", 4 0, v000001b90becd590_0;  alias, 1 drivers
v000001b90c1746a0_0 .net "raddr2", 4 0, v000001b90becd6d0_0;  alias, 1 drivers
v000001b90c174880_0 .net "rdata1", 31 0, L_000001b90c1c25a0;  alias, 1 drivers
v000001b90c174920_0 .net "rdata2", 31 0, L_000001b90c1c2500;  alias, 1 drivers
v000001b90c1749c0 .array "regs", 0 31, 31 0;
v000001b90c175460_0 .net "waddr", 4 0, v000001b90bf00b30_0;  alias, 1 drivers
v000001b90c175500_0 .net "wdata", 31 0, L_000001b90c1c7100;  alias, 1 drivers
v000001b90c175640_0 .net "we", 0 0, v000001b90bf00bd0_0;  alias, 1 drivers
L_000001b90c1c2960 .cmp/eq 5, v000001b90becd590_0, L_000001b90c17a168;
L_000001b90c1c28c0 .array/port v000001b90c1749c0, L_000001b90c1c3860;
L_000001b90c1c3860 .concat [ 5 2 0 0], v000001b90becd590_0, L_000001b90c17a1f8;
L_000001b90c1c25a0 .functor MUXZ 32, L_000001b90c1c28c0, L_000001b90c17a1b0, L_000001b90c1c2960, C4<>;
L_000001b90c1c23c0 .cmp/eq 5, v000001b90becd6d0_0, L_000001b90c17a240;
L_000001b90c1c34a0 .array/port v000001b90c1749c0, L_000001b90c1c26e0;
L_000001b90c1c26e0 .concat [ 5 2 0 0], v000001b90becd6d0_0, L_000001b90c17a2d0;
L_000001b90c1c2500 .functor MUXZ 32, L_000001b90c1c34a0, L_000001b90c17a288, L_000001b90c1c23c0, C4<>;
S_000001b90bec04f0 .scope module, "uNPC" "NPC" 3 29, 11 3 0, S_000001b90bf02f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "le";
    .port_info 3 /INPUT 32 "next_npc";
    .port_info 4 /OUTPUT 32 "npc";
v000001b90c176c50_0 .net "clk", 0 0, v000001b90c178760_0;  alias, 1 drivers
L_000001b90c17a120 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001b90c176110_0 .net "le", 0 0, L_000001b90c17a120;  1 drivers
v000001b90c1769d0_0 .net "next_npc", 31 0, L_000001b90c1c3ea0;  alias, 1 drivers
v000001b90c177c90_0 .var "npc", 31 0;
v000001b90c177010_0 .net "reset", 0 0, v000001b90c178800_0;  alias, 1 drivers
S_000001b90be9b260 .scope module, "uPC" "PC" 3 27, 12 3 0, S_000001b90bf02f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "le";
    .port_info 3 /INPUT 32 "next_pc";
    .port_info 4 /OUTPUT 32 "pc";
v000001b90c1762f0_0 .net "clk", 0 0, v000001b90c178760_0;  alias, 1 drivers
L_000001b90c17a0d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001b90c177970_0 .net "le", 0 0, L_000001b90c17a0d8;  1 drivers
v000001b90c176cf0_0 .net "next_pc", 31 0, L_000001b90c1c32c0;  alias, 1 drivers
v000001b90c1778d0_0 .var "pc", 31 0;
v000001b90c177470_0 .net "reset", 0 0, v000001b90c178800_0;  alias, 1 drivers
    .scope S_000001b90be9b260;
T_1 ;
    %wait E_000001b90bf05e90;
    %load/vec4 v000001b90c177470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b90c1778d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001b90c177970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001b90c176cf0_0;
    %assign/vec4 v000001b90c1778d0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001b90bec04f0;
T_2 ;
    %wait E_000001b90bf05e90;
    %load/vec4 v000001b90c177010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000001b90c177c90_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001b90c176110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001b90c1769d0_0;
    %assign/vec4 v000001b90c177c90_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001b90beb3060;
T_3 ;
    %pushi/vec4 2315255808, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b90c175be0, 4, 0;
    %pushi/vec4 2258690049, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b90c175be0, 4, 0;
    %pushi/vec4 3288858625, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b90c175be0, 4, 0;
    %pushi/vec4 3391643649, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b90c175be0, 4, 0;
    %pushi/vec4 314572798, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b90c175be0, 4, 0;
    %pushi/vec4 185536262, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b90c175be0, 4, 0;
    %pushi/vec4 1073741828, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b90c175be0, 4, 0;
    %pushi/vec4 2176843791, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b90c175be0, 4, 0;
    %pushi/vec4 2315255808, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b90c175be0, 4, 0;
    %pushi/vec4 2258690049, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b90c175be0, 4, 0;
    %pushi/vec4 3288858625, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b90c175be0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b90c175be0, 4, 0;
    %pushi/vec4 314572798, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b90c175be0, 4, 0;
    %end;
    .thread T_3;
    .scope S_000001b90bf03870;
T_4 ;
    %wait E_000001b90bf05e90;
    %load/vec4 v000001b90beffd70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v000001b90bf004f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001b90bf001d0_0;
    %assign/vec4 v000001b90bf004f0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001b90bebf720;
T_5 ;
    %wait E_000001b90bf05910;
    %fork TD_TB.dut.ctrl.defaults, S_000001b90beb76c0;
    %join;
    %load/vec4 v000001b90bf00950_0;
    %dup/vec4;
    %pushi/vec4 138, 0, 8;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 134, 0, 8;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 196, 0, 8;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 202, 0, 8;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 129, 0, 8;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 117, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 28267, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001b90bf00c70_0, 0, 80;
    %jmp T_5.10;
T_5.0 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 97, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 25700, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001b90bf00c70_0, 0, 80;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001b90bf00450_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b90beff730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b90bf00bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b90bf00810_0, 0, 1;
    %jmp T_5.10;
T_5.1 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 7566690, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 25443, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001b90bf00c70_0, 0, 80;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001b90bf00450_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b90beff730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b90bf00bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b90bf00810_0, 0, 1;
    %jmp T_5.10;
T_5.2 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 27748, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 30050, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001b90bf00c70_0, 0, 80;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001b90bf00450_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b90beff730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b90beffcd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b90bf00bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b90bf00810_0, 0, 1;
    %jmp T_5.10;
T_5.3 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 115, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 29794, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001b90bf00c70_0, 0, 80;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001b90bf00450_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b90beff730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b90bf008b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b90bf00bd0_0, 0, 1;
    %jmp T_5.10;
T_5.4 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 98, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 28261, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001b90bf00c70_0, 0, 80;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b90beff910_0, 0, 1;
    %jmp T_5.10;
T_5.5 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 7562612, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 26729, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001b90bf00c70_0, 0, 80;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001b90bf00450_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b90beff730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b90bf00bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b90bf00810_0, 0, 1;
    %jmp T_5.10;
T_5.6 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 25441, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 27756, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001b90bf00c70_0, 0, 80;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b90beff9b0_0, 0, 1;
    %jmp T_5.10;
T_5.7 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 27245, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 28780, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001b90bf00c70_0, 0, 80;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b90beffb90_0, 0, 1;
    %jmp T_5.10;
T_5.8 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 110, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 28528, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v000001b90bf00c70_0, 0, 80;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001b90beb3380;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b90c1744c0_0, 0, 32;
T_6.0 ; Top of for-loop
    %load/vec4 v000001b90c1744c0_0;
    %cmpi/s 32, 0, 32;
	  %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001b90c1744c0_0;
    %store/vec4a v000001b90c1749c0, 4, 0;
T_6.2 ; for-loop step statement
    %load/vec4 v000001b90c1744c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b90c1744c0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ; for-loop exit label
    %end;
    .thread T_6;
    .scope S_000001b90beb3380;
T_7 ;
    %wait E_000001b90bf05e90;
    %load/vec4 v000001b90c175640_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v000001b90c175460_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001b90c175500_0;
    %load/vec4 v000001b90c175460_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b90c1749c0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001b90bf036e0;
T_8 ;
    %wait E_000001b90bf05e90;
    %load/vec4 v000001b90bf00130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 248;
    %assign/vec4 v000001b90beffc30_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001b90bf00e50_0;
    %assign/vec4 v000001b90beffc30_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001b90bebf590;
T_9 ;
    %wait E_000001b90bf05450;
    %load/vec4 v000001b90beff690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b90bf00310_0, 0, 32;
    %jmp T_9.7;
T_9.0 ;
    %load/vec4 v000001b90bf00db0_0;
    %load/vec4 v000001b90bf00a90_0;
    %add;
    %store/vec4 v000001b90bf00310_0, 0, 32;
    %jmp T_9.7;
T_9.1 ;
    %load/vec4 v000001b90bf00db0_0;
    %load/vec4 v000001b90bf00a90_0;
    %sub;
    %store/vec4 v000001b90bf00310_0, 0, 32;
    %jmp T_9.7;
T_9.2 ;
    %load/vec4 v000001b90bf00db0_0;
    %load/vec4 v000001b90bf00a90_0;
    %and;
    %store/vec4 v000001b90bf00310_0, 0, 32;
    %jmp T_9.7;
T_9.3 ;
    %load/vec4 v000001b90bf00db0_0;
    %load/vec4 v000001b90bf00a90_0;
    %or;
    %store/vec4 v000001b90bf00310_0, 0, 32;
    %jmp T_9.7;
T_9.4 ;
    %load/vec4 v000001b90bf00db0_0;
    %load/vec4 v000001b90bf00a90_0;
    %xor;
    %store/vec4 v000001b90bf00310_0, 0, 32;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v000001b90bf00a90_0;
    %store/vec4 v000001b90bf00310_0, 0, 32;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001b90bf03110;
T_10 ;
    %wait E_000001b90bf05e90;
    %load/vec4 v000001b90bf00770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 71;
    %assign/vec4 v000001b90beff190_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001b90beff550_0;
    %assign/vec4 v000001b90beff190_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001b90beb7850;
T_11 ;
    %wait E_000001b90bf05e90;
    %load/vec4 v000001b90c175960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000001b90c175b40_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001b90c174740_0;
    %addi 0, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b90c174f60, 0, 4;
    %load/vec4 v000001b90c175b40_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000001b90c174740_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b90c174f60, 0, 4;
    %load/vec4 v000001b90c175b40_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000001b90c174740_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b90c174f60, 0, 4;
    %load/vec4 v000001b90c175b40_0;
    %parti/s 8, 24, 6;
    %load/vec4 v000001b90c174740_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b90c174f60, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001b90bebf400;
T_12 ;
    %wait E_000001b90bf05e90;
    %load/vec4 v000001b90bf00590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 71;
    %assign/vec4 v000001b90beff5f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001b90beffe10_0;
    %assign/vec4 v000001b90beff5f0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001b90bf02f80;
T_13 ;
    %wait E_000001b90bf05e90;
    %load/vec4 v000001b90c179480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %vpi_call 3 258 "$write", "INST=" {0 0 0};
    %vpi_call 3 260 "$write", "%s", v000001b90c178ee0_0 {0 0 0};
    %vpi_call 3 262 "$write", "  PC=%0d  nPC=%0d  CTRL(ID): ", v000001b90c178f80_0, v000001b90c178e40_0 {0 0 0};
    %vpi_call 3 264 "$display", "ALUop=%b ALUSrc=%b BR=%b CALL=%b JMPL=%b MemR=%b MemW=%b RegW=%b M2R=%b", v000001b90c177510_0, v000001b90c1775b0_0, v000001b90c176890_0, v000001b90c177ab0_0, v000001b90c178d00_0, v000001b90c179c00_0, v000001b90c179a20_0, v000001b90c179340_0, v000001b90c178bc0_0 {0 0 0};
    %vpi_call 3 270 "$display", "  EX : ALUop=%b ALUSrc=%b", v000001b90c1766b0_0, v000001b90c176750_0 {0 0 0};
    %vpi_call 3 272 "$display", "  MEM: MemRead=%b MemWrite=%b", v000001b90c1798e0_0, v000001b90c178c60_0 {0 0 0};
    %vpi_call 3 274 "$display", "  WB : RegWrite=%b MemToReg=%b", v000001b90c1793e0_0, v000001b90c179f20_0 {0 0 0};
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001b90bef85a0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b90c178760_0, 0, 1;
T_14.0 ;
    %delay 2, 0;
    %load/vec4 v000001b90c178760_0;
    %inv;
    %store/vec4 v000001b90c178760_0, 0, 1;
    %jmp T_14.0;
T_14.1 ;
    %end;
    .thread T_14;
    .scope S_000001b90bef85a0;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b90c178800_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b90c178800_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_000001b90bef85a0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b90c1786c0_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b90c1786c0_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_000001b90bef85a0;
T_17 ;
    %vpi_call 2 61 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 63 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001b90bef85a0 {0 0 0};
    %delay 48, 0;
    %vpi_call 2 65 "$finish" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "tb.v";
    "src/cpu.v";
    "src/pipe_reg.v";
    "src/alu.v";
    "src/control.v";
    "src/dmem.v";
    "src/imem.v";
    "src/mux2.v";
    "src/regfile.v";
    "src/npc.v";
    "src/pc.v";
