#
# Octeon CN31XX CSR detail for Windriver Ejtag probes
#
# Copyright (c) 2016, Cavium Networks. All rights reserved.
#
(ASX0_GMII_RX_CLK_SET),2,GMII Clock delay setting,ASX,ASX_ASX0_GMII_RX_CLK_SET_HELP
T,Reserved-Reserved,1,59,Hex,15,ASX_ASX0_GMII_RX_CLK_SET_HELP,
T,SETTING-Setting to place on the RXCLK (GMII receive clk),60,5,Hex,2,ASX_ASX0_GMII_RX_CLK_SET_HELP,

(ASX0_GMII_RX_DAT_SET),2,GMII Clock delay setting,ASX,ASX_ASX0_GMII_RX_DAT_SET_HELP
T,Reserved-Reserved,1,59,Hex,15,ASX_ASX0_GMII_RX_DAT_SET_HELP,
T,SETTING-Setting to place on the RXD (GMII receive data),60,5,Hex,2,ASX_ASX0_GMII_RX_DAT_SET_HELP,

(ASX0_INT_EN),6,Interrupt Enable,ASX,ASX_ASX0_INT_EN_HELP
T,Reserved-Reserved,1,53,Hex,14,ASX_ASX0_INT_EN_HELP,
T,TXPSH-TX FIFO overflow on RMGII port,54,3,Hex,1,ASX_ASX0_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,ASX_ASX0_INT_EN_HELP,
T,TXPOP-TX FIFO underflow on RMGII port,58,3,Hex,1,ASX_ASX0_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,ASX_ASX0_INT_EN_HELP,
T,OVRFLW-RX FIFO overflow on RMGII port,62,3,Hex,1,ASX_ASX0_INT_EN_HELP,

(ASX0_INT_REG),6,Interrupt Register,ASX,ASX_ASX0_INT_REG_HELP
T,Reserved-Reserved,1,53,Hex,14,ASX_ASX0_INT_REG_HELP,
T,TXPSH-TX FIFO overflow on RMGII port,54,3,Hex,1,ASX_ASX0_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,ASX_ASX0_INT_REG_HELP,
T,TXPOP-TX FIFO underflow on RMGII port,58,3,Hex,1,ASX_ASX0_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,ASX_ASX0_INT_REG_HELP,
T,OVRFLW-RX FIFO overflow on RMGII port,62,3,Hex,1,ASX_ASX0_INT_REG_HELP,

(ASX0_PRT_LOOP),4,Internal Loopback mode - TX FIFO output goes into RX FIFO (and maybe pins),ASX,ASX_ASX0_PRT_LOOP_HELP
T,Reserved-Reserved,1,57,Hex,15,ASX_ASX0_PRT_LOOP_HELP,
T,EXT_LOOP-External Loopback Enable,58,3,Hex,1,ASX_ASX0_PRT_LOOP_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,ASX_ASX0_PRT_LOOP_HELP,
T,INT_LOOP-Internal Loopback Enable,62,3,Hex,1,ASX_ASX0_PRT_LOOP_HELP,

(ASX0_RX_CLK_SET000),2,RGMII Clock delay setting,ASX,ASX_ASX0_RX_CLK_SET000_HELP
T,Reserved-Reserved,1,59,Hex,15,ASX_ASX0_RX_CLK_SET000_HELP,
T,SETTING-Setting to place on the RXC (RGMII receive clk),60,5,Hex,2,ASX_ASX0_RX_CLK_SET000_HELP,

(ASX0_RX_CLK_SET001),2,RGMII Clock delay setting,ASX,ASX_ASX0_RX_CLK_SET001_HELP
T,Reserved-Reserved,1,59,Hex,15,ASX_ASX0_RX_CLK_SET001_HELP,
T,SETTING-Setting to place on the RXC (RGMII receive clk),60,5,Hex,2,ASX_ASX0_RX_CLK_SET001_HELP,

(ASX0_RX_CLK_SET002),2,RGMII Clock delay setting,ASX,ASX_ASX0_RX_CLK_SET002_HELP
T,Reserved-Reserved,1,59,Hex,15,ASX_ASX0_RX_CLK_SET002_HELP,
T,SETTING-Setting to place on the RXC (RGMII receive clk),60,5,Hex,2,ASX_ASX0_RX_CLK_SET002_HELP,

(ASX0_RX_PRT_EN),2,RGMII Port Enable,ASX,ASX_ASX0_RX_PRT_EN_HELP
T,Reserved-Reserved,1,61,Hex,16,ASX_ASX0_RX_PRT_EN_HELP,
T,PRT_EN-Port enable.  Must be set for Octane to receive,62,3,Hex,1,ASX_ASX0_RX_PRT_EN_HELP,

(ASX0_TX_CLK_SET000),2,RGMII Clock delay setting,ASX,ASX_ASX0_TX_CLK_SET000_HELP
T,Reserved-Reserved,1,59,Hex,15,ASX_ASX0_TX_CLK_SET000_HELP,
T,SETTING-Setting to place on the TXC (RGMII transmit clk),60,5,Hex,2,ASX_ASX0_TX_CLK_SET000_HELP,

(ASX0_TX_CLK_SET001),2,RGMII Clock delay setting,ASX,ASX_ASX0_TX_CLK_SET001_HELP
T,Reserved-Reserved,1,59,Hex,15,ASX_ASX0_TX_CLK_SET001_HELP,
T,SETTING-Setting to place on the TXC (RGMII transmit clk),60,5,Hex,2,ASX_ASX0_TX_CLK_SET001_HELP,

(ASX0_TX_CLK_SET002),2,RGMII Clock delay setting,ASX,ASX_ASX0_TX_CLK_SET002_HELP
T,Reserved-Reserved,1,59,Hex,15,ASX_ASX0_TX_CLK_SET002_HELP,
T,SETTING-Setting to place on the TXC (RGMII transmit clk),60,5,Hex,2,ASX_ASX0_TX_CLK_SET002_HELP,

(ASX0_TX_COMP_BYP),4,RGMII Clock delay setting,ASX,ASX_ASX0_TX_COMP_BYP_HELP
T,Reserved-Reserved,1,55,Hex,14,ASX_ASX0_TX_COMP_BYP_HELP,
O,BYPASS-Compensation bypass,Enable,Disable,56,1,ASX_ASX0_TX_COMP_BYP_HELP,
T,PCTL-PCTL Compensation Value (see Duke),57,4,Hex,1,ASX_ASX0_TX_COMP_BYP_HELP,
T,NCTL-NCTL Compensation Value (see Duke),61,4,Hex,1,ASX_ASX0_TX_COMP_BYP_HELP,

(ASX0_TX_HI_WATER000),2,RGMII TX FIFO Hi WaterMark,ASX,ASX_ASX0_TX_HI_WATER000_HELP
T,Reserved-Reserved,1,61,Hex,16,ASX_ASX0_TX_HI_WATER000_HELP,
T,MARK-TX FIFO HiWatermark to stall GMX,62,3,Hex,1,ASX_ASX0_TX_HI_WATER000_HELP,

(ASX0_TX_HI_WATER001),2,RGMII TX FIFO Hi WaterMark,ASX,ASX_ASX0_TX_HI_WATER001_HELP
T,Reserved-Reserved,1,61,Hex,16,ASX_ASX0_TX_HI_WATER001_HELP,
T,MARK-TX FIFO HiWatermark to stall GMX,62,3,Hex,1,ASX_ASX0_TX_HI_WATER001_HELP,

(ASX0_TX_HI_WATER002),2,RGMII TX FIFO Hi WaterMark,ASX,ASX_ASX0_TX_HI_WATER002_HELP
T,Reserved-Reserved,1,61,Hex,16,ASX_ASX0_TX_HI_WATER002_HELP,
T,MARK-TX FIFO HiWatermark to stall GMX,62,3,Hex,1,ASX_ASX0_TX_HI_WATER002_HELP,

(ASX0_TX_PRT_EN),2,RGMII Port Enable,ASX,ASX_ASX0_TX_PRT_EN_HELP
T,Reserved-Reserved,1,61,Hex,16,ASX_ASX0_TX_PRT_EN_HELP,
T,PRT_EN-Port enable.  Must be set for Octane to send,62,3,Hex,1,ASX_ASX0_TX_PRT_EN_HELP,

(CIU_BIST),2,Type=NCB,CIU,CIU_CIU_BIST_HELP
T,Reserved-Reserved,1,60,Hex,15,CIU_CIU_BIST_HELP,
T,BIST-BIST Results.,61,4,Hex,1,CIU_CIU_BIST_HELP,

(CIU_DINT),2,Type=NCB,CIU,CIU_CIU_DINT_HELP
T,Reserved-Reserved,1,62,Hex,16,CIU_CIU_DINT_HELP,
T,DINT-Send DINT pulse to PP vector,63,2,Hex,1,CIU_CIU_DINT_HELP,

(CIU_FUSE),2,Type=NCB,CIU,CIU_CIU_FUSE_HELP
T,Reserved-Reserved,1,62,Hex,16,CIU_CIU_FUSE_HELP,
T,FUSE-Physical PP is present,63,2,Hex,1,CIU_CIU_FUSE_HELP,

(CIU_GSTOP),2,Type=NCB,CIU,CIU_CIU_GSTOP_HELP
T,Reserved-Reserved,1,63,Hex,16,CIU_CIU_GSTOP_HELP,
O,GSTOP-GSTOP bit,Enable,Disable,64,1,CIU_CIU_GSTOP_HELP,

(CIU_INT0_EN0),19,Type=NCB,CIU,CIU_CIU_INT0_EN0_HELP
T,Reserved-Reserved,1,5,Hex,2,CIU_CIU_INT0_EN0_HELP,
O,MPI-MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT0_EN0_HELP,
O,PCM-PCM/TDM interrupt,Enable,Disable,7,1,CIU_CIU_INT0_EN0_HELP,
O,USB-USB interrupt,Enable,Disable,8,1,CIU_CIU_INT0_EN0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT0_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT0_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT0_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,15,1,CIU_CIU_INT0_EN0_HELP,
O,GMX_DRP-GMX packet drop,Enable,Disable,16,1,CIU_CIU_INT0_EN0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT0_EN0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT0_EN0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT0_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT0_EN0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT0_EN0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT0_EN0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT0_EN0_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT0_EN0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT0_EN0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT0_EN0_HELP,

(CIU_INT1_EN0),19,Type=NCB,CIU,CIU_CIU_INT1_EN0_HELP
T,Reserved-Reserved,1,5,Hex,2,CIU_CIU_INT1_EN0_HELP,
O,MPI-MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT1_EN0_HELP,
O,PCM-PCM/TDM interrupt,Enable,Disable,7,1,CIU_CIU_INT1_EN0_HELP,
O,USB-USB interrupt,Enable,Disable,8,1,CIU_CIU_INT1_EN0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT1_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT1_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT1_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,15,1,CIU_CIU_INT1_EN0_HELP,
O,GMX_DRP-GMX packet drop,Enable,Disable,16,1,CIU_CIU_INT1_EN0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT1_EN0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT1_EN0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT1_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT1_EN0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT1_EN0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT1_EN0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT1_EN0_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT1_EN0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT1_EN0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT1_EN0_HELP,

(CIU_INT2_EN0),19,Type=NCB,CIU,CIU_CIU_INT2_EN0_HELP
T,Reserved-Reserved,1,5,Hex,2,CIU_CIU_INT2_EN0_HELP,
O,MPI-MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT2_EN0_HELP,
O,PCM-PCM/TDM interrupt,Enable,Disable,7,1,CIU_CIU_INT2_EN0_HELP,
O,USB-USB interrupt,Enable,Disable,8,1,CIU_CIU_INT2_EN0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT2_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT2_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT2_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,15,1,CIU_CIU_INT2_EN0_HELP,
O,GMX_DRP-GMX packet drop,Enable,Disable,16,1,CIU_CIU_INT2_EN0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT2_EN0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT2_EN0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT2_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT2_EN0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT2_EN0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT2_EN0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT2_EN0_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT2_EN0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT2_EN0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT2_EN0_HELP,

(CIU_INT3_EN0),19,Type=NCB,CIU,CIU_CIU_INT3_EN0_HELP
T,Reserved-Reserved,1,5,Hex,2,CIU_CIU_INT3_EN0_HELP,
O,MPI-MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT3_EN0_HELP,
O,PCM-PCM/TDM interrupt,Enable,Disable,7,1,CIU_CIU_INT3_EN0_HELP,
O,USB-USB interrupt,Enable,Disable,8,1,CIU_CIU_INT3_EN0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT3_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT3_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT3_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,15,1,CIU_CIU_INT3_EN0_HELP,
O,GMX_DRP-GMX packet drop,Enable,Disable,16,1,CIU_CIU_INT3_EN0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT3_EN0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT3_EN0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT3_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT3_EN0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT3_EN0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT3_EN0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT3_EN0_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT3_EN0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT3_EN0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT3_EN0_HELP,

(CIU_INT32_EN0),19,Type=NCB,CIU,CIU_CIU_INT32_EN0_HELP
T,Reserved-Reserved,1,5,Hex,2,CIU_CIU_INT32_EN0_HELP,
O,MPI-MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT32_EN0_HELP,
O,PCM-PCM/TDM interrupt,Enable,Disable,7,1,CIU_CIU_INT32_EN0_HELP,
O,USB-USB interrupt,Enable,Disable,8,1,CIU_CIU_INT32_EN0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT32_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT32_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT32_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,15,1,CIU_CIU_INT32_EN0_HELP,
O,GMX_DRP-GMX packet drop,Enable,Disable,16,1,CIU_CIU_INT32_EN0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT32_EN0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT32_EN0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT32_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT32_EN0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT32_EN0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT32_EN0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT32_EN0_HELP,
T,MBOX-Two mailbox/PCI interrupts,31,2,Hex,1,CIU_CIU_INT32_EN0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT32_EN0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT32_EN0_HELP,

(CIU_INT0_EN1),2,Type=NCB,CIU,CIU_CIU_INT0_EN1_HELP
T,Reserved-Reserved,1,62,Hex,16,CIU_CIU_INT0_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,63,2,Hex,1,CIU_CIU_INT0_EN1_HELP,

(CIU_INT1_EN1),2,Type=NCB,CIU,CIU_CIU_INT1_EN1_HELP
T,Reserved-Reserved,1,62,Hex,16,CIU_CIU_INT1_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,63,2,Hex,1,CIU_CIU_INT1_EN1_HELP,

(CIU_INT2_EN1),2,Type=NCB,CIU,CIU_CIU_INT2_EN1_HELP
T,Reserved-Reserved,1,62,Hex,16,CIU_CIU_INT2_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,63,2,Hex,1,CIU_CIU_INT2_EN1_HELP,

(CIU_INT3_EN1),2,Type=NCB,CIU,CIU_CIU_INT3_EN1_HELP
T,Reserved-Reserved,1,62,Hex,16,CIU_CIU_INT3_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,63,2,Hex,1,CIU_CIU_INT3_EN1_HELP,

(CIU_INT32_EN1),2,Type=NCB,CIU,CIU_CIU_INT32_EN1_HELP
T,Reserved-Reserved,1,62,Hex,16,CIU_CIU_INT32_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vectory,63,2,Hex,1,CIU_CIU_INT32_EN1_HELP,

(CIU_INT0_SUM0),19,Type=NCB,CIU,CIU_CIU_INT0_SUM0_HELP
T,Reserved-Reserved,1,5,Hex,2,CIU_CIU_INT0_SUM0_HELP,
O,MPI-MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT0_SUM0_HELP,
O,PCM-PCM/TDM interrupt,Enable,Disable,7,1,CIU_CIU_INT0_SUM0_HELP,
O,USB-USB interrupt,Enable,Disable,8,1,CIU_CIU_INT0_SUM0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT0_SUM0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT0_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT0_SUM0_HELP,
O,Reserved-Reserved,Enable,Disable,15,1,CIU_CIU_INT0_SUM0_HELP,
O,GMX_DRP-GMX packet drop,Enable,Disable,16,1,CIU_CIU_INT0_SUM0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT0_SUM0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT0_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT0_SUM0_HELP,
O,WDOG_SUM-Watchdog summary,Enable,Disable,20,1,CIU_CIU_INT0_SUM0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT0_SUM0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT0_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT0_SUM0_HELP,
T,MBOX-Two mailbox interrupts for entries 0=31,31,2,Hex,1,CIU_CIU_INT0_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT0_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT0_SUM0_HELP,

(CIU_INT1_SUM0),19,Type=NCB,CIU,CIU_CIU_INT1_SUM0_HELP
T,Reserved-Reserved,1,5,Hex,2,CIU_CIU_INT1_SUM0_HELP,
O,MPI-MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT1_SUM0_HELP,
O,PCM-PCM/TDM interrupt,Enable,Disable,7,1,CIU_CIU_INT1_SUM0_HELP,
O,USB-USB interrupt,Enable,Disable,8,1,CIU_CIU_INT1_SUM0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT1_SUM0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT1_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT1_SUM0_HELP,
O,Reserved-Reserved,Enable,Disable,15,1,CIU_CIU_INT1_SUM0_HELP,
O,GMX_DRP-GMX packet drop,Enable,Disable,16,1,CIU_CIU_INT1_SUM0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT1_SUM0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT1_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT1_SUM0_HELP,
O,WDOG_SUM-Watchdog summary,Enable,Disable,20,1,CIU_CIU_INT1_SUM0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT1_SUM0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT1_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT1_SUM0_HELP,
T,MBOX-Two mailbox interrupts for entries 0=31,31,2,Hex,1,CIU_CIU_INT1_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT1_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT1_SUM0_HELP,

(CIU_INT2_SUM0),19,Type=NCB,CIU,CIU_CIU_INT2_SUM0_HELP
T,Reserved-Reserved,1,5,Hex,2,CIU_CIU_INT2_SUM0_HELP,
O,MPI-MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT2_SUM0_HELP,
O,PCM-PCM/TDM interrupt,Enable,Disable,7,1,CIU_CIU_INT2_SUM0_HELP,
O,USB-USB interrupt,Enable,Disable,8,1,CIU_CIU_INT2_SUM0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT2_SUM0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT2_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT2_SUM0_HELP,
O,Reserved-Reserved,Enable,Disable,15,1,CIU_CIU_INT2_SUM0_HELP,
O,GMX_DRP-GMX packet drop,Enable,Disable,16,1,CIU_CIU_INT2_SUM0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT2_SUM0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT2_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT2_SUM0_HELP,
O,WDOG_SUM-Watchdog summary,Enable,Disable,20,1,CIU_CIU_INT2_SUM0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT2_SUM0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT2_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT2_SUM0_HELP,
T,MBOX-Two mailbox interrupts for entries 0=31,31,2,Hex,1,CIU_CIU_INT2_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT2_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT2_SUM0_HELP,

(CIU_INT3_SUM0),19,Type=NCB,CIU,CIU_CIU_INT3_SUM0_HELP
T,Reserved-Reserved,1,5,Hex,2,CIU_CIU_INT3_SUM0_HELP,
O,MPI-MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT3_SUM0_HELP,
O,PCM-PCM/TDM interrupt,Enable,Disable,7,1,CIU_CIU_INT3_SUM0_HELP,
O,USB-USB interrupt,Enable,Disable,8,1,CIU_CIU_INT3_SUM0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT3_SUM0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT3_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT3_SUM0_HELP,
O,Reserved-Reserved,Enable,Disable,15,1,CIU_CIU_INT3_SUM0_HELP,
O,GMX_DRP-GMX packet drop,Enable,Disable,16,1,CIU_CIU_INT3_SUM0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT3_SUM0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT3_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT3_SUM0_HELP,
O,WDOG_SUM-Watchdog summary,Enable,Disable,20,1,CIU_CIU_INT3_SUM0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT3_SUM0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT3_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT3_SUM0_HELP,
T,MBOX-Two mailbox interrupts for entries 0=31,31,2,Hex,1,CIU_CIU_INT3_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT3_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT3_SUM0_HELP,

(CIU_INT32_SUM0),19,Type=NCB,CIU,CIU_CIU_INT32_SUM0_HELP
T,Reserved-Reserved,1,5,Hex,2,CIU_CIU_INT32_SUM0_HELP,
O,MPI-MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT32_SUM0_HELP,
O,PCM-PCM/TDM interrupt,Enable,Disable,7,1,CIU_CIU_INT32_SUM0_HELP,
O,USB-USB interrupt,Enable,Disable,8,1,CIU_CIU_INT32_SUM0_HELP,
T,TIMER-General timer interrupts,9,4,Hex,1,CIU_CIU_INT32_SUM0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT32_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop,Enable,Disable,14,1,CIU_CIU_INT32_SUM0_HELP,
O,Reserved-Reserved,Enable,Disable,15,1,CIU_CIU_INT32_SUM0_HELP,
O,GMX_DRP-GMX packet drop,Enable,Disable,16,1,CIU_CIU_INT32_SUM0_HELP,
O,TRACE-L2C has the CMB trace buffer,Enable,Disable,17,1,CIU_CIU_INT32_SUM0_HELP,
O,RML-RML Interrupt,Enable,Disable,18,1,CIU_CIU_INT32_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT32_SUM0_HELP,
O,WDOG_SUM-Watchdog summary,Enable,Disable,20,1,CIU_CIU_INT32_SUM0_HELP,
T,PCI_MSI-PCI MSI,21,4,Hex,1,CIU_CIU_INT32_SUM0_HELP,
T,PCI_INT-PCI INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT32_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT32_SUM0_HELP,
T,MBOX-Two mailbox interrupts for entries 0=31,31,2,Hex,1,CIU_CIU_INT32_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT32_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT32_SUM0_HELP,

(CIU_INT_SUM1),2,Type=NCB,CIU,CIU_CIU_INT_SUM1_HELP
T,Reserved-Reserved,1,62,Hex,16,CIU_CIU_INT_SUM1_HELP,
T,WDOG-2 watchdog interrupts,63,2,Hex,1,CIU_CIU_INT_SUM1_HELP,

(CIU_MBOX_CLR0),2,Type=NCB,CIU,CIU_CIU_MBOX_CLR0_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_CLR0_HELP,
T,BITS-On writes clr corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_CLR0_HELP,

(CIU_MBOX_CLR1),2,Type=NCB,CIU,CIU_CIU_MBOX_CLR1_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_CLR1_HELP,
T,BITS-On writes clr corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_CLR1_HELP,

(CIU_MBOX_SET0),2,Type=NCB,CIU,CIU_CIU_MBOX_SET0_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_SET0_HELP,
T,BITS-On writes set corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_SET0_HELP,

(CIU_MBOX_SET1),2,Type=NCB,CIU,CIU_CIU_MBOX_SET1_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_SET1_HELP,
T,BITS-On writes set corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_SET1_HELP,

(CIU_NMI),2,Type=NCB,CIU,CIU_CIU_NMI_HELP
T,Reserved-Reserved,1,62,Hex,16,CIU_CIU_NMI_HELP,
T,NMI-Send NMI pulse to PP vector,63,2,Hex,1,CIU_CIU_NMI_HELP,

(CIU_PCI_INTA),2,Type=NCB,CIU,CIU_CIU_PCI_INTA_HELP
T,Reserved-Reserved,1,62,Hex,16,CIU_CIU_PCI_INTA_HELP,
T,INTR-PCI interrupt,63,2,Hex,1,CIU_CIU_PCI_INTA_HELP,

(CIU_PP_DBG),2,Type=NCB,CIU,CIU_CIU_PP_DBG_HELP
T,Reserved-Reserved,1,62,Hex,16,CIU_CIU_PP_DBG_HELP,
T,PPDBG-Debug[DM] value for each PP,63,2,Hex,1,CIU_CIU_PP_DBG_HELP,

(CIU_PP_POKE0),1,Type=NCB,CIU,CIU_CIU_PP_POKE0_HELP
T,POKE-Reserved,1,64,Hex,16,CIU_CIU_PP_POKE0_HELP,

(CIU_PP_POKE1),1,Type=NCB,CIU,CIU_CIU_PP_POKE1_HELP
T,POKE-Reserved,1,64,Hex,16,CIU_CIU_PP_POKE1_HELP,

(CIU_PP_RST),3,Contains the reset control for each PP.  Value of '1' will hold a PP in reset '0' will release.,CIU,CIU_CIU_PP_RST_HELP
T,Reserved-Reserved,1,62,Hex,16,CIU_CIU_PP_RST_HELP,
O,RST-PP Rst for PP1,Enable,Disable,63,1,CIU_CIU_PP_RST_HELP,
O,RST0-PP Rst for PP0,Enable,Disable,64,1,CIU_CIU_PP_RST_HELP,

(CIU_SOFT_BIST),2,Type=NCB,CIU,CIU_CIU_SOFT_BIST_HELP
T,Reserved-Reserved,1,63,Hex,16,CIU_CIU_SOFT_BIST_HELP,
O,SOFT_BIST-Run BIST on soft reset.,Enable,Disable,64,1,CIU_CIU_SOFT_BIST_HELP,

(CIU_SOFT_PRST),4,Type=NCB,CIU,CIU_CIU_SOFT_PRST_HELP
T,Reserved-Reserved,1,61,Hex,16,CIU_CIU_SOFT_PRST_HELP,
O,HOST64-PCX Host Mode Device Capability (always 0=32b),Enable,Disable,62,1,CIU_CIU_SOFT_PRST_HELP,
O,NPI-When PCI soft reset is asserted also reset the,Enable,Disable,63,1,CIU_CIU_SOFT_PRST_HELP,
O,SOFT_PRST-Reset the PCI bus.  Only works when Octane is,Enable,Disable,64,1,CIU_CIU_SOFT_PRST_HELP,

(CIU_SOFT_RST),2,Type=NCB,CIU,CIU_CIU_SOFT_RST_HELP
T,Reserved-Reserved,1,63,Hex,16,CIU_CIU_SOFT_RST_HELP,
O,SOFT_RST-Resets Octeon,Enable,Disable,64,1,CIU_CIU_SOFT_RST_HELP,

(CIU_TIM0),3,Type=NCB,CIU,CIU_CIU_TIM0_HELP
T,Reserved-Reserved,1,27,Hex,7,CIU_CIU_TIM0_HELP,
O,ONE_SHOT-One=shot mode,Enable,Disable,28,1,CIU_CIU_TIM0_HELP,
T,LEN-Timeout length in core clock cycles,29,36,Hex,9,CIU_CIU_TIM0_HELP,

(CIU_TIM1),3,Type=NCB,CIU,CIU_CIU_TIM1_HELP
T,Reserved-Reserved,1,27,Hex,7,CIU_CIU_TIM1_HELP,
O,ONE_SHOT-One=shot mode,Enable,Disable,28,1,CIU_CIU_TIM1_HELP,
T,LEN-Timeout length in core clock cycles,29,36,Hex,9,CIU_CIU_TIM1_HELP,

(CIU_TIM2),3,Type=NCB,CIU,CIU_CIU_TIM2_HELP
T,Reserved-Reserved,1,27,Hex,7,CIU_CIU_TIM2_HELP,
O,ONE_SHOT-One=shot mode,Enable,Disable,28,1,CIU_CIU_TIM2_HELP,
T,LEN-Timeout length in core clock cycles,29,36,Hex,9,CIU_CIU_TIM2_HELP,

(CIU_TIM3),3,Type=NCB,CIU,CIU_CIU_TIM3_HELP
T,Reserved-Reserved,1,27,Hex,7,CIU_CIU_TIM3_HELP,
O,ONE_SHOT-One=shot mode,Enable,Disable,28,1,CIU_CIU_TIM3_HELP,
T,LEN-Timeout length in core clock cycles,29,36,Hex,9,CIU_CIU_TIM3_HELP,

(CIU_WDOG0),7,Type=NCB,CIU,CIU_CIU_WDOG0_HELP
T,Reserved-Reserved,1,18,Hex,5,CIU_CIU_WDOG0_HELP,
O,GSTOPEN-GSTOPEN,Enable,Disable,19,1,CIU_CIU_WDOG0_HELP,
O,DSTOP-DSTOP,Enable,Disable,20,1,CIU_CIU_WDOG0_HELP,
T,CNT-Number of 256=cycle intervals until next watchdog,21,24,Hex,6,CIU_CIU_WDOG0_HELP,
T,LEN-Watchdog time expiration length,45,16,Hex,4,CIU_CIU_WDOG0_HELP,
T,STATE-Watchdog state,61,2,Hex,1,CIU_CIU_WDOG0_HELP,
T,MODE-Watchdog mode,63,2,Hex,1,CIU_CIU_WDOG0_HELP,

(CIU_WDOG1),7,Type=NCB,CIU,CIU_CIU_WDOG1_HELP
T,Reserved-Reserved,1,18,Hex,5,CIU_CIU_WDOG1_HELP,
O,GSTOPEN-GSTOPEN,Enable,Disable,19,1,CIU_CIU_WDOG1_HELP,
O,DSTOP-DSTOP,Enable,Disable,20,1,CIU_CIU_WDOG1_HELP,
T,CNT-Number of 256=cycle intervals until next watchdog,21,24,Hex,6,CIU_CIU_WDOG1_HELP,
T,LEN-Watchdog time expiration length,45,16,Hex,4,CIU_CIU_WDOG1_HELP,
T,STATE-Watchdog state,61,2,Hex,1,CIU_CIU_WDOG1_HELP,
T,MODE-Watchdog mode,63,2,Hex,1,CIU_CIU_WDOG1_HELP,

(DBG_DATA),6,Debug Data Register,DBG,DBG_DBG_DATA_HELP
T,Reserved-Reserved,1,33,Hex,9,DBG_DBG_DATA_HELP,
T,PLL_MUL-pll_mul pins sampled at DCOK assertion,34,3,Hex,1,DBG_DBG_DATA_HELP,
T,Reserved-Reserved,37,5,Hex,2,DBG_DBG_DATA_HELP,
T,C_MUL-Core PLL multiplier sampled at DCOK assertion,42,5,Hex,2,DBG_DBG_DATA_HELP,
O,DSEL_EXT-Allows changes in the external pins to set the,Enable,Disable,47,1,DBG_DBG_DATA_HELP,
T,DATA-Value on the debug data lines.,48,17,Hex,5,DBG_DBG_DATA_HELP,

(DFA_BST0),3,DFA Bist Status,DFA,DFA_DFA_BST0_HELP
T,Reserved-Reserved,1,32,Hex,8,DFA_DFA_BST0_HELP,
T,RDF-Bist Results for RDF RAM(s),33,16,Hex,4,DFA_DFA_BST0_HELP,
T,PDF-Bist Results for PDF RAM(s),49,16,Hex,4,DFA_DFA_BST0_HELP,

(DFA_BST1),7,DFA Bist Status,DFA,DFA_DFA_BST1_HELP
T,Reserved-Reserved,1,41,Hex,11,DFA_DFA_BST1_HELP,
O,CRQ-Bist Results for CRQ RAM,Enable,Disable,42,1,DFA_DFA_BST1_HELP,
O,IFU-Bist Results for IFU RAM,Enable,Disable,43,1,DFA_DFA_BST1_HELP,
O,GFU-Bist Results for GFU RAM,Enable,Disable,44,1,DFA_DFA_BST1_HELP,
O,DRF-Bist Results for DRF RAM,Enable,Disable,45,1,DFA_DFA_BST1_HELP,
O,CRF-Bist Results for CRF RAM,Enable,Disable,46,1,DFA_DFA_BST1_HELP,
T,Reserved-Reserved,47,18,Hex,5,DFA_DFA_BST1_HELP,

(DFA_DBELL),2,DFA Doorbell Register,DFA,DFA_DFA_DBELL_HELP
T,Reserved-Reserved,1,44,Hex,11,DFA_DFA_DBELL_HELP,
T,DBELL-Represents the cumulative total of pending,45,20,Hex,5,DFA_DFA_DBELL_HELP,

(DFA_DDR2_ADDR),6,DFA DDR2  fclk-domain Memory Address Config Register,DFA,DFA_DFA_DDR2_ADDR_HELP
T,Reserved-Reserved,1,55,Hex,14,DFA_DFA_DDR2_ADDR_HELP,
O,RDIMM_ENA-If there is a need to insert a register chip on the,Enable,Disable,56,1,DFA_DFA_DDR2_ADDR_HELP,
T,NUM_RNKS-NUM_RNKS is programmed based on how many ranks there,57,2,Hex,1,DFA_DFA_DDR2_ADDR_HELP,
O,RNK_LO-When this mode is turned on consecutive addresses,Enable,Disable,59,1,DFA_DFA_DDR2_ADDR_HELP,
T,NUM_COLROWS-NUM_COLROWS    is used to set the MSB of the ROW_ADDR,60,3,Hex,1,DFA_DFA_DDR2_ADDR_HELP,
T,NUM_COLS-The Long word address that the controller receives,63,2,Hex,1,DFA_DFA_DDR2_ADDR_HELP,

(DFA_DDR2_BUS),2,DFA DDR Bus Activity Counter,DFA,DFA_DFA_DDR2_BUS_HELP
T,Reserved-Reserved,1,17,Hex,5,DFA_DFA_DDR2_BUS_HELP,
T,BUS_CNT-Counter counts the \# cycles of Data transfer,18,47,Hex,12,DFA_DFA_DDR2_BUS_HELP,

(DFA_DDR2_CFG),16,DFA DDR2 fclk-domain Memory Configuration \#0 Register,DFA,DFA_DFA_DDR2_CFG_HELP
T,Reserved-Reserved,1,23,Hex,6,DFA_DFA_DDR2_CFG_HELP,
T,TRFC-Establishes tRFC(from DDR2 data sheets) in \# of,24,5,Hex,2,DFA_DFA_DDR2_CFG_HELP,
O,MRS_PGM-When clear the HW initialization sequence fixes,Enable,Disable,29,1,DFA_DFA_DDR2_CFG_HELP,
T,FPIP-Early Fill Programmable Pipe [\#fclks],30,3,Hex,1,DFA_DFA_DDR2_CFG_HELP,
T,Reserved-Reserved,33,3,Hex,1,DFA_DFA_DDR2_CFG_HELP,
T,REF_INT-Refresh Interval (represented in \#of fclk,36,13,Hex,4,DFA_DFA_DDR2_CFG_HELP,
T,Reserved-Reserved,49,2,Hex,1,DFA_DFA_DDR2_CFG_HELP,
T,TSKW-Board Skew (represented in \#fclks),51,2,Hex,1,DFA_DFA_DDR2_CFG_HELP,
T,RNK_MSK-Controls the CS_N[3:0] during a) a HW Initialization,53,4,Hex,1,DFA_DFA_DDR2_CFG_HELP,
O,SILO_QC-Enables Quarter Cycle move of the Rd sampling window,Enable,Disable,57,1,DFA_DFA_DDR2_CFG_HELP,
O,SILO_HC-A combination of SILO_HC SILO_QC and TSKW,Enable,Disable,58,1,DFA_DFA_DDR2_CFG_HELP,
T,SIL_LAT-Silo Latency (\#fclks): On reads determines how many,59,2,Hex,1,DFA_DFA_DDR2_CFG_HELP,
O,BPRCH-Tristate Enable (back porch) (\#fclks),Enable,Disable,61,1,DFA_DFA_DDR2_CFG_HELP,
O,FPRCH-Tristate Enable (front porch) (\#fclks),Enable,Disable,62,1,DFA_DFA_DDR2_CFG_HELP,
O,INIT-When a '1' is written (and the previous value was '0'),Enable,Disable,63,1,DFA_DFA_DDR2_CFG_HELP,
O,PRTENA-Enable DFA Memory,Enable,Disable,64,1,DFA_DFA_DDR2_CFG_HELP,

(DFA_DDR2_COMP),6,DFA DDR2 I/O PVT Compensation Configuration,DFA,DFA_DFA_DDR2_COMP_HELP
T,DFA__PCTL-DFA DDR pctl from compensation circuit,1,4,Hex,1,DFA_DFA_DDR2_COMP_HELP,
T,DFA__NCTL-DFA DDR nctl from compensation circuit,5,4,Hex,1,DFA_DFA_DDR2_COMP_HELP,
T,Reserved-Reserved,9,47,Hex,12,DFA_DFA_DDR2_COMP_HELP,
T,PCTL_CSR-Compensation control bits,56,4,Hex,1,DFA_DFA_DDR2_COMP_HELP,
T,NCTL_CSR-Compensation control bits,60,4,Hex,1,DFA_DFA_DDR2_COMP_HELP,
O,COMP_BYPASS-Compensation Bypass,Enable,Disable,64,1,DFA_DFA_DDR2_COMP_HELP,

(DFA_DDR2_EMRS),4,DDR2 EMRS Register(s) EMRS1[14:0] EMRS1_OCD[14:0],DFA,DFA_DFA_DDR2_EMRS_HELP
T,Reserved-Reserved,1,33,Hex,9,DFA_DFA_DDR2_EMRS_HELP,
T,EMRS1_OCD-Memory Address[14:0] during "EMRS1 (OCD Calibration)",34,15,Hex,4,DFA_DFA_DDR2_EMRS_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,DFA_DFA_DDR2_EMRS_HELP,
T,EMRS1-Memory Address[14:0] during:,50,15,Hex,4,DFA_DFA_DDR2_EMRS_HELP,

(DFA_DDR2_FCNT),2,DFA FCLK Counter,DFA,DFA_DFA_DDR2_FCNT_HELP
T,Reserved-Reserved,1,17,Hex,5,DFA_DFA_DDR2_FCNT_HELP,
T,FCYC_CNT-Counter counts FCLK cycles or \# cycles that the memory,18,47,Hex,12,DFA_DFA_DDR2_FCNT_HELP,

(DFA_DDR2_MRS),4,DDR2 MRS Register(s) MRS_DLL[14:0] MRS[14:0],DFA,DFA_DFA_DDR2_MRS_HELP
T,Reserved-Reserved,1,33,Hex,9,DFA_DFA_DDR2_MRS_HELP,
T,MRS-Memory Address[14:0] during "MRS without resetting,34,15,Hex,4,DFA_DFA_DDR2_MRS_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,DFA_DFA_DDR2_MRS_HELP,
T,MRS_DLL-Memory Address[14:0] during "MRS for DLL_RESET A[8]=1",50,15,Hex,4,DFA_DFA_DDR2_MRS_HELP,

(DFA_DDR2_OPT),3,DFA DDR2 Optimization Registers,DFA,DFA_DFA_DDR2_OPT_HELP
T,Reserved-Reserved,1,54,Hex,14,DFA_DFA_DDR2_OPT_HELP,
T,MAX_READ_BATCH-Maximum number of consecutive read to service before,55,5,Hex,2,DFA_DFA_DDR2_OPT_HELP,
T,MAX_WRITE_BATCH-Maximum number of consecutive writes to service before,60,5,Hex,2,DFA_DFA_DDR2_OPT_HELP,

(DFA_DDR2_PLL),14,DFA DDR2 PLL and DLL Configuration,DFA,DFA_DFA_DDR2_PLL_HELP
T,PLL_SETTING-Internal Debug Use Only,1,17,Hex,5,DFA_DFA_DDR2_PLL_HELP,
T,Reserved-Reserved,18,15,Hex,4,DFA_DFA_DDR2_PLL_HELP,
T,SETTING90-Contains the setting of DDR DLL; Internal DBG only,33,5,Hex,2,DFA_DFA_DDR2_PLL_HELP,
T,Reserved-Reserved,38,6,Hex,2,DFA_DFA_DDR2_PLL_HELP,
T,DLL_SETTING-Contains the open loop setting value for the DDR90 delay,44,5,Hex,2,DFA_DFA_DDR2_PLL_HELP,
O,DLL_BYP-DLL Bypass. When set the DDR90 DLL is bypassed and,Enable,Disable,49,1,DFA_DFA_DDR2_PLL_HELP,
O,QDLL_ENA-DDR Quad DLL Enable: A 0=>1 transition on this bit after,Enable,Disable,50,1,DFA_DFA_DDR2_PLL_HELP,
T,BW_CTL-Internal Use Only = for Debug,51,4,Hex,1,DFA_DFA_DDR2_PLL_HELP,
O,BW_UPD-Internal Use Only = for Debug,Enable,Disable,55,1,DFA_DFA_DDR2_PLL_HELP,
O,PLL_DIV2-PLL Output is further divided by 2. Useful for slow,Enable,Disable,56,1,DFA_DFA_DDR2_PLL_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,DFA_DFA_DDR2_PLL_HELP,
T,PLL_RATIO-Bits <6:2> sets the clk multiplication ratio,58,5,Hex,2,DFA_DFA_DDR2_PLL_HELP,
O,PLL_BYPASS-PLL Bypass. Uses the ref_clk without multiplication.,Enable,Disable,63,1,DFA_DFA_DDR2_PLL_HELP,
O,PLL_INIT-Need a 0 to 1 pulse on this CSR to get the DFA,Enable,Disable,64,1,DFA_DFA_DDR2_PLL_HELP,

(DFA_DDR2_TMG),21,DFA DDR2 Memory Timing Config Register,DFA,DFA_DFA_DDR2_TMG_HELP
T,Reserved-Reserved,1,17,Hex,5,DFA_DFA_DDR2_TMG_HELP,
O,FCNT_MODE-If FCNT_MODE = 0 this counter counts the \# FCLK cycles,Enable,Disable,18,1,DFA_DFA_DDR2_TMG_HELP,
O,CNT_CLR-Clears the FCLK Cyc & Bus Util counter,Enable,Disable,19,1,DFA_DFA_DDR2_TMG_HELP,
O,CAVMIPO-RESERVED,Enable,Disable,20,1,DFA_DFA_DDR2_TMG_HELP,
O,CTR_RST-Reset oneshot pulse for refresh counter & Perf counters,Enable,Disable,21,1,DFA_DFA_DDR2_TMG_HELP,
T,ODT_RTT-DDR2 Termination Resistor Setting,22,2,Hex,1,DFA_DFA_DDR2_TMG_HELP,
O,DQSN_ENA-For DDR=II Mode DIC[1] is used to load into EMRS,Enable,Disable,24,1,DFA_DFA_DDR2_TMG_HELP,
O,DIC-Drive Strength Control:,Enable,Disable,25,1,DFA_DFA_DDR2_TMG_HELP,
O,R2R_SLOT-A 1 on this register will force the controller to,Enable,Disable,26,1,DFA_DFA_DDR2_TMG_HELP,
T,TFAW-tFAW = Cycles = RNDUP[tFAW(ns)/tcyc(ns)] = 1,27,5,Hex,2,DFA_DFA_DDR2_TMG_HELP,
T,TWTR-tWTR Cycles = RNDUP[tWTR(ns)/tcyc(ns)],32,4,Hex,1,DFA_DFA_DDR2_TMG_HELP,
T,TWR-DDR Write Recovery time (tWR). Last Wr Brst to Prech,36,3,Hex,1,DFA_DFA_DDR2_TMG_HELP,
T,TRP-tRP Cycles = RNDUP[tRP(ns)/tcyc(ns)],39,4,Hex,1,DFA_DFA_DDR2_TMG_HELP,
T,TRAS-tRAS Cycles = RNDUP[tRAS(ns)/tcyc(ns)],43,5,Hex,2,DFA_DFA_DDR2_TMG_HELP,
T,TRRD-tRRD cycles: ACT=ACT timing parameter for different,48,3,Hex,1,DFA_DFA_DDR2_TMG_HELP,
T,TRCD-tRCD Cycles = RNDUP[tRCD(ns)/tcyc(ns)],51,4,Hex,1,DFA_DFA_DDR2_TMG_HELP,
T,ADDLAT-When in Posted CAS mode ADDLAT needs to be programmed,55,3,Hex,1,DFA_DFA_DDR2_TMG_HELP,
O,POCAS-Posted CAS mode. When 1 we use DDR2's Posted CAS,Enable,Disable,58,1,DFA_DFA_DDR2_TMG_HELP,
T,CASLAT-CAS Latency in \# fclk Cycles,59,3,Hex,1,DFA_DFA_DDR2_TMG_HELP,
T,TMRD-tMRD Cycles,62,2,Hex,1,DFA_DFA_DDR2_TMG_HELP,
O,DDR2T-When 2T mode is turned on command signals are,Enable,Disable,64,1,DFA_DFA_DDR2_TMG_HELP,

(DFA_DIFCTL),4,DFA Instruction FIFO (DIF) Control Register,DFA,DFA_DFA_DIFCTL_HELP
T,Reserved-Reserved,1,44,Hex,11,DFA_DFA_DIFCTL_HELP,
T,DWBCNT-Represents the \# of cache lines in the instruction,45,8,Hex,2,DFA_DFA_DIFCTL_HELP,
T,POOL-Represents the 3bit buffer pool=id  used by DFA HW,53,3,Hex,1,DFA_DFA_DIFCTL_HELP,
T,SIZE-Represents the \# of 32B instructions contained,56,9,Hex,3,DFA_DFA_DIFCTL_HELP,

(DFA_DIFRDPTR),3,DFA Instruction FIFO (DIF) RDPTR Register,DFA,DFA_DFA_DIFRDPTR_HELP
T,Reserved-Reserved,1,28,Hex,7,DFA_DFA_DIFRDPTR_HELP,
T,RDPTR-Represents the 32B=aligned address of the current,29,31,Hex,8,DFA_DFA_DIFRDPTR_HELP,
T,Reserved-Reserved,60,5,Hex,2,DFA_DFA_DIFRDPTR_HELP,

(DFA_ECLKCFG),14,Specify the RSL base addresses for the block,DFA,DFA_DFA_ECLKCFG_HELP
T,Reserved-Reserved,1,45,Hex,12,DFA_DFA_ECLKCFG_HELP,
T,SBDNUM-SBD Debug Entry#,46,3,Hex,1,DFA_DFA_ECLKCFG_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,DFA_DFA_ECLKCFG_HELP,
O,SBDLCK-DFA Scoreboard LOCK Strobe,Enable,Disable,50,1,DFA_DFA_ECLKCFG_HELP,
O,DCMODE-DRF=CRQ/DTE Arbiter Mode,Enable,Disable,51,1,DFA_DFA_ECLKCFG_HELP,
O,DTMODE-DRF=DTE Arbiter Mode,Enable,Disable,52,1,DFA_DFA_ECLKCFG_HELP,
O,PMODE-NCB=NRP Arbiter Mode,Enable,Disable,53,1,DFA_DFA_ECLKCFG_HELP,
O,QMODE-NCB=NRQ Arbiter Mode,Enable,Disable,54,1,DFA_DFA_ECLKCFG_HELP,
O,IMODE-NCB=Inbound Arbiter,Enable,Disable,55,1,DFA_DFA_ECLKCFG_HELP,
O,SARB-DFA Source Arbiter Mode,Enable,Disable,56,1,DFA_DFA_ECLKCFG_HELP,
T,Reserved-Reserved,57,5,Hex,2,DFA_DFA_ECLKCFG_HELP,
O,DTECLKDIS-DFA DTE Clock Disable,Enable,Disable,62,1,DFA_DFA_ECLKCFG_HELP,
O,MAXBNK-Maximum Banks per=device (used by the address mapper,Enable,Disable,63,1,DFA_DFA_ECLKCFG_HELP,
O,DFA_FRSTN-Hold this 0 until the DFA DDR PLL and DLL lock,Enable,Disable,64,1,DFA_DFA_ECLKCFG_HELP,

(DFA_ERR),21,DFA ERROR Register,DFA,DFA_DFA_ERR_HELP
T,Reserved-Reserved,1,31,Hex,8,DFA_DFA_ERR_HELP,
O,DBLINA-Doorbell Overflow Interrupt Enable bit.,Enable,Disable,32,1,DFA_DFA_ERR_HELP,
O,DBLOVF-Doorbell Overflow detected = Status bit,Enable,Disable,33,1,DFA_DFA_ERR_HELP,
O,CP2PINA-CP2 LW Mode Parity Error Interrupt Enable bit.,Enable,Disable,34,1,DFA_DFA_ERR_HELP,
O,CP2PERR-PP=CP2 Parity Error Detected = Status bit,Enable,Disable,35,1,DFA_DFA_ERR_HELP,
O,CP2PARENA-CP2 LW Mode Parity Error Enable,Enable,Disable,36,1,DFA_DFA_ERR_HELP,
O,DTEPINA-DTE Parity Error Interrupt Enable bit,Enable,Disable,37,1,DFA_DFA_ERR_HELP,
O,DTEPERR-DTE Parity Error Detected (for 16b SIMPLE mode ONLY),Enable,Disable,38,1,DFA_DFA_ERR_HELP,
O,DTEPARENA-DTE Parity Error Enable (for 16b SIMPLE mode ONLY),Enable,Disable,39,1,DFA_DFA_ERR_HELP,
T,DTESYN-DTE 25b ECC Failing 6bit Syndrome,40,7,Hex,2,DFA_DFA_ERR_HELP,
O,DTEDBINA-DTE 25b Double Bit Error Interrupt Enable bit,Enable,Disable,47,1,DFA_DFA_ERR_HELP,
O,DTESBINA-DTE 25b Single Bit Error Interrupt Enable bit,Enable,Disable,48,1,DFA_DFA_ERR_HELP,
O,DTEDBE-DTE 25b Double Bit Error Detected = Status bit,Enable,Disable,49,1,DFA_DFA_ERR_HELP,
O,DTESBE-DTE 25b Single Bit Error Corrected = Status bit,Enable,Disable,50,1,DFA_DFA_ERR_HELP,
O,DTEECCENA-DTE 25b ECC Enable (for 32b SIMPLE mode ONLY),Enable,Disable,51,1,DFA_DFA_ERR_HELP,
T,CP2SYN-PP=CP2 QW ECC Failing 8bit Syndrome,52,8,Hex,2,DFA_DFA_ERR_HELP,
O,CP2DBINA-PP=CP2 Double Bit Error Interrupt Enable bit,Enable,Disable,60,1,DFA_DFA_ERR_HELP,
O,CP2SBINA-PP=CP2 Single Bit Error Interrupt Enable bit,Enable,Disable,61,1,DFA_DFA_ERR_HELP,
O,CP2DBE-PP=CP2 Double Bit Error Detected = Status bit,Enable,Disable,62,1,DFA_DFA_ERR_HELP,
O,CP2SBE-PP=CP2 Single Bit Error Corrected = Status bit,Enable,Disable,63,1,DFA_DFA_ERR_HELP,
O,CP2ECCENA-PP=CP2 QW ECC Enable (for QW Mode transactions),Enable,Disable,64,1,DFA_DFA_ERR_HELP,

(DFA_MEMFADR),6,Memory Failing Address/Control Register,DFA,DFA_DFA_MEMFADR_HELP
T,Reserved-Reserved,1,24,Hex,6,DFA_DFA_MEMFADR_HELP,
T,FDST-Fill=Destination,25,9,Hex,3,DFA_DFA_MEMFADR_HELP,
T,FSRC-Fill=Source (0=NCB=DTE/1=NCB=CSR/2=RESERVED/3=PP=CP2),34,2,Hex,1,DFA_DFA_MEMFADR_HELP,
O,PNUM-Memory Port,Enable,Disable,36,1,DFA_DFA_MEMFADR_HELP,
T,BNUM-Memory Bank,37,3,Hex,1,DFA_DFA_MEMFADR_HELP,
T,MADDR-Memory Address,40,25,Hex,7,DFA_DFA_MEMFADR_HELP,

(DFA_SBD_DBG0),1,DFA Scoreboard Debug \#0 Register,DFA,DFA_DFA_SBD_DBG0_HELP
T,SBD0-DFA ScoreBoard \#0 Data,1,64,Hex,16,DFA_DFA_SBD_DBG0_HELP,

(DFA_SBD_DBG1),1,DFA Scoreboard Debug \#1 Register,DFA,DFA_DFA_SBD_DBG1_HELP
T,SBD1-DFA ScoreBoard \#1 Data,1,64,Hex,16,DFA_DFA_SBD_DBG1_HELP,

(DFA_SBD_DBG2),1,DFA Scoreboard Debug \#2 Register,DFA,DFA_DFA_SBD_DBG2_HELP
T,SBD2-DFA ScoreBoard \#2 Data,1,64,Hex,16,DFA_DFA_SBD_DBG2_HELP,

(DFA_SBD_DBG3),1,DFA Scoreboard Debug \#3 Register,DFA,DFA_DFA_SBD_DBG3_HELP
T,SBD3-DFA ScoreBoard \#3 Data,1,64,Hex,16,DFA_DFA_SBD_DBG3_HELP,

(FPA_BIST_STATUS),6,BIST Status of FPA Memories,FPA,FPA_FPA_BIST_STATUS_HELP
T,Reserved-Reserved,1,59,Hex,15,FPA_FPA_BIST_STATUS_HELP,
O,FRD-fpa_frd  memory bist status.,Enable,Disable,60,1,FPA_FPA_BIST_STATUS_HELP,
O,FPF0-fpa_fpf0 memory bist status.,Enable,Disable,61,1,FPA_FPA_BIST_STATUS_HELP,
O,FPF1-fpa_fpf1 memory bist status.,Enable,Disable,62,1,FPA_FPA_BIST_STATUS_HELP,
O,FFR-fpa_ffr  memory bist status.,Enable,Disable,63,1,FPA_FPA_BIST_STATUS_HELP,
O,FDR-fpa_fdr  memory bist status.,Enable,Disable,64,1,FPA_FPA_BIST_STATUS_HELP,

(FPA_CTL_STATUS),7,FPA's Control/Status Register,FPA,FPA_FPA_CTL_STATUS_HELP
T,Reserved-Reserved,1,46,Hex,12,FPA_FPA_CTL_STATUS_HELP,
O,RESET-When set causes a reset of the FPA with the,Enable,Disable,47,1,FPA_FPA_CTL_STATUS_HELP,
O,USE_LDT-When clear '0' the FPA will use LDT to load,Enable,Disable,48,1,FPA_FPA_CTL_STATUS_HELP,
O,USE_STT-When clear '0' the FPA will use STT to store,Enable,Disable,49,1,FPA_FPA_CTL_STATUS_HELP,
O,ENB-Must be set to 1 AFTER writing all config registers,Enable,Disable,50,1,FPA_FPA_CTL_STATUS_HELP,
T,MEM1_ERR-Causes a flip of the ECC bit associated 38:32,51,7,Hex,2,FPA_FPA_CTL_STATUS_HELP,
T,MEM0_ERR-Causes a flip of the ECC bit associated 38:32,58,7,Hex,2,FPA_FPA_CTL_STATUS_HELP,

(FPA_INT_ENB),29,FPA's Interrupt Enable,FPA,FPA_FPA_INT_ENB_HELP
T,Reserved-Reserved,1,36,Hex,9,FPA_FPA_INT_ENB_HELP,
O,Q7_PERR-When set (1) and bit 27 of the FPA_INT_SUM,Enable,Disable,37,1,FPA_FPA_INT_ENB_HELP,
O,Q7_COFF-When set (1) and bit 26 of the FPA_INT_SUM,Enable,Disable,38,1,FPA_FPA_INT_ENB_HELP,
O,Q7_UND-When set (1) and bit 25 of the FPA_INT_SUM,Enable,Disable,39,1,FPA_FPA_INT_ENB_HELP,
O,Q6_PERR-When set (1) and bit 24 of the FPA_INT_SUM,Enable,Disable,40,1,FPA_FPA_INT_ENB_HELP,
O,Q6_COFF-When set (1) and bit 23 of the FPA_INT_SUM,Enable,Disable,41,1,FPA_FPA_INT_ENB_HELP,
O,Q6_UND-When set (1) and bit 22 of the FPA_INT_SUM,Enable,Disable,42,1,FPA_FPA_INT_ENB_HELP,
O,Q5_PERR-When set (1) and bit 21 of the FPA_INT_SUM,Enable,Disable,43,1,FPA_FPA_INT_ENB_HELP,
O,Q5_COFF-When set (1) and bit 20 of the FPA_INT_SUM,Enable,Disable,44,1,FPA_FPA_INT_ENB_HELP,
O,Q5_UND-When set (1) and bit 19 of the FPA_INT_SUM,Enable,Disable,45,1,FPA_FPA_INT_ENB_HELP,
O,Q4_PERR-When set (1) and bit 18 of the FPA_INT_SUM,Enable,Disable,46,1,FPA_FPA_INT_ENB_HELP,
O,Q4_COFF-When set (1) and bit 17 of the FPA_INT_SUM,Enable,Disable,47,1,FPA_FPA_INT_ENB_HELP,
O,Q4_UND-When set (1) and bit 16 of the FPA_INT_SUM,Enable,Disable,48,1,FPA_FPA_INT_ENB_HELP,
O,Q3_PERR-When set (1) and bit 15 of the FPA_INT_SUM,Enable,Disable,49,1,FPA_FPA_INT_ENB_HELP,
O,Q3_COFF-When set (1) and bit 14 of the FPA_INT_SUM,Enable,Disable,50,1,FPA_FPA_INT_ENB_HELP,
O,Q3_UND-When set (1) and bit 13 of the FPA_INT_SUM,Enable,Disable,51,1,FPA_FPA_INT_ENB_HELP,
O,Q2_PERR-When set (1) and bit 12 of the FPA_INT_SUM,Enable,Disable,52,1,FPA_FPA_INT_ENB_HELP,
O,Q2_COFF-When set (1) and bit 11 of the FPA_INT_SUM,Enable,Disable,53,1,FPA_FPA_INT_ENB_HELP,
O,Q2_UND-When set (1) and bit 10 of the FPA_INT_SUM,Enable,Disable,54,1,FPA_FPA_INT_ENB_HELP,
O,Q1_PERR-When set (1) and bit 9 of the FPA_INT_SUM,Enable,Disable,55,1,FPA_FPA_INT_ENB_HELP,
O,Q1_COFF-When set (1) and bit 8 of the FPA_INT_SUM,Enable,Disable,56,1,FPA_FPA_INT_ENB_HELP,
O,Q1_UND-When set (1) and bit 7 of the FPA_INT_SUM,Enable,Disable,57,1,FPA_FPA_INT_ENB_HELP,
O,Q0_PERR-When set (1) and bit 6 of the FPA_INT_SUM,Enable,Disable,58,1,FPA_FPA_INT_ENB_HELP,
O,Q0_COFF-When set (1) and bit 5 of the FPA_INT_SUM,Enable,Disable,59,1,FPA_FPA_INT_ENB_HELP,
O,Q0_UND-When set (1) and bit 4 of the FPA_INT_SUM,Enable,Disable,60,1,FPA_FPA_INT_ENB_HELP,
O,FED1_DBE-When set (1) and bit 3 of the FPA_INT_SUM,Enable,Disable,61,1,FPA_FPA_INT_ENB_HELP,
O,FED1_SBE-When set (1) and bit 2 of the FPA_INT_SUM,Enable,Disable,62,1,FPA_FPA_INT_ENB_HELP,
O,FED0_DBE-When set (1) and bit 1 of the FPA_INT_SUM,Enable,Disable,63,1,FPA_FPA_INT_ENB_HELP,
O,FED0_SBE-When set (1) and bit 0 of the FPA_INT_SUM,Enable,Disable,64,1,FPA_FPA_INT_ENB_HELP,

(FPA_INT_SUM),29,FPA's Interrupt Summary Register,FPA,FPA_FPA_INT_SUM_HELP
T,Reserved-Reserved,1,36,Hex,9,FPA_FPA_INT_SUM_HELP,
O,Q7_PERR-Set when a Queue0 pointer read from the stack in,Enable,Disable,37,1,FPA_FPA_INT_SUM_HELP,
O,Q7_COFF-Set when a Queue0 stack end tag is present and,Enable,Disable,38,1,FPA_FPA_INT_SUM_HELP,
O,Q7_UND-Set when a Queue0 page count available goes,Enable,Disable,39,1,FPA_FPA_INT_SUM_HELP,
O,Q6_PERR-Set when a Queue0 pointer read from the stack in,Enable,Disable,40,1,FPA_FPA_INT_SUM_HELP,
O,Q6_COFF-Set when a Queue0 stack end tag is present and,Enable,Disable,41,1,FPA_FPA_INT_SUM_HELP,
O,Q6_UND-Set when a Queue0 page count available goes,Enable,Disable,42,1,FPA_FPA_INT_SUM_HELP,
O,Q5_PERR-Set when a Queue0 pointer read from the stack in,Enable,Disable,43,1,FPA_FPA_INT_SUM_HELP,
O,Q5_COFF-Set when a Queue0 stack end tag is present and,Enable,Disable,44,1,FPA_FPA_INT_SUM_HELP,
O,Q5_UND-Set when a Queue0 page count available goes,Enable,Disable,45,1,FPA_FPA_INT_SUM_HELP,
O,Q4_PERR-Set when a Queue0 pointer read from the stack in,Enable,Disable,46,1,FPA_FPA_INT_SUM_HELP,
O,Q4_COFF-Set when a Queue0 stack end tag is present and,Enable,Disable,47,1,FPA_FPA_INT_SUM_HELP,
O,Q4_UND-Set when a Queue0 page count available goes,Enable,Disable,48,1,FPA_FPA_INT_SUM_HELP,
O,Q3_PERR-Set when a Queue0 pointer read from the stack in,Enable,Disable,49,1,FPA_FPA_INT_SUM_HELP,
O,Q3_COFF-Set when a Queue0 stack end tag is present and,Enable,Disable,50,1,FPA_FPA_INT_SUM_HELP,
O,Q3_UND-Set when a Queue0 page count available goes,Enable,Disable,51,1,FPA_FPA_INT_SUM_HELP,
O,Q2_PERR-Set when a Queue0 pointer read from the stack in,Enable,Disable,52,1,FPA_FPA_INT_SUM_HELP,
O,Q2_COFF-Set when a Queue0 stack end tag is present and,Enable,Disable,53,1,FPA_FPA_INT_SUM_HELP,
O,Q2_UND-Set when a Queue0 page count available goes,Enable,Disable,54,1,FPA_FPA_INT_SUM_HELP,
O,Q1_PERR-Set when a Queue0 pointer read from the stack in,Enable,Disable,55,1,FPA_FPA_INT_SUM_HELP,
O,Q1_COFF-Set when a Queue0 stack end tag is present and,Enable,Disable,56,1,FPA_FPA_INT_SUM_HELP,
O,Q1_UND-Set when a Queue0 page count available goes,Enable,Disable,57,1,FPA_FPA_INT_SUM_HELP,
O,Q0_PERR-Set when a Queue0 pointer read from the stack in,Enable,Disable,58,1,FPA_FPA_INT_SUM_HELP,
O,Q0_COFF-Set when a Queue0 stack end tag is present and,Enable,Disable,59,1,FPA_FPA_INT_SUM_HELP,
O,Q0_UND-Set when a Queue0 page count available goes,Enable,Disable,60,1,FPA_FPA_INT_SUM_HELP,
O,FED1_DBE-Set when a Double Bit Error is detected in FPF1.,Enable,Disable,61,1,FPA_FPA_INT_SUM_HELP,
O,FED1_SBE-Set when a Single Bit Error is detected in FPF1.,Enable,Disable,62,1,FPA_FPA_INT_SUM_HELP,
O,FED0_DBE-Set when a Double Bit Error is detected in FPF0.,Enable,Disable,63,1,FPA_FPA_INT_SUM_HELP,
O,FED0_SBE-Set when a Single Bit Error is detected in FPF0.,Enable,Disable,64,1,FPA_FPA_INT_SUM_HELP,

(FPA_QUE0_AVAILABLE),2,FPA_QUEX_PAGES_AVAILABLE = FPA's Queue 0-7 Free Page Available Register,FPA,FPA_FPA_QUE0_AVAILABLE_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_QUE0_AVAILABLE_HELP,
T,QUE_SIZ-The number of free pages available in this Queue.,36,29,Hex,8,FPA_FPA_QUE0_AVAILABLE_HELP,

(FPA_QUE1_AVAILABLE),2,FPA_QUEX_PAGES_AVAILABLE = FPA's Queue 0-7 Free Page Available Register,FPA,FPA_FPA_QUE1_AVAILABLE_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_QUE1_AVAILABLE_HELP,
T,QUE_SIZ-The number of free pages available in this Queue.,36,29,Hex,8,FPA_FPA_QUE1_AVAILABLE_HELP,

(FPA_QUE2_AVAILABLE),2,FPA_QUEX_PAGES_AVAILABLE = FPA's Queue 0-7 Free Page Available Register,FPA,FPA_FPA_QUE2_AVAILABLE_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_QUE2_AVAILABLE_HELP,
T,QUE_SIZ-The number of free pages available in this Queue.,36,29,Hex,8,FPA_FPA_QUE2_AVAILABLE_HELP,

(FPA_QUE3_AVAILABLE),2,FPA_QUEX_PAGES_AVAILABLE = FPA's Queue 0-7 Free Page Available Register,FPA,FPA_FPA_QUE3_AVAILABLE_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_QUE3_AVAILABLE_HELP,
T,QUE_SIZ-The number of free pages available in this Queue.,36,29,Hex,8,FPA_FPA_QUE3_AVAILABLE_HELP,

(FPA_QUE4_AVAILABLE),2,FPA_QUEX_PAGES_AVAILABLE = FPA's Queue 0-7 Free Page Available Register,FPA,FPA_FPA_QUE4_AVAILABLE_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_QUE4_AVAILABLE_HELP,
T,QUE_SIZ-The number of free pages available in this Queue.,36,29,Hex,8,FPA_FPA_QUE4_AVAILABLE_HELP,

(FPA_QUE5_AVAILABLE),2,FPA_QUEX_PAGES_AVAILABLE = FPA's Queue 0-7 Free Page Available Register,FPA,FPA_FPA_QUE5_AVAILABLE_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_QUE5_AVAILABLE_HELP,
T,QUE_SIZ-The number of free pages available in this Queue.,36,29,Hex,8,FPA_FPA_QUE5_AVAILABLE_HELP,

(FPA_QUE6_AVAILABLE),2,FPA_QUEX_PAGES_AVAILABLE = FPA's Queue 0-7 Free Page Available Register,FPA,FPA_FPA_QUE6_AVAILABLE_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_QUE6_AVAILABLE_HELP,
T,QUE_SIZ-The number of free pages available in this Queue.,36,29,Hex,8,FPA_FPA_QUE6_AVAILABLE_HELP,

(FPA_QUE7_AVAILABLE),2,FPA_QUEX_PAGES_AVAILABLE = FPA's Queue 0-7 Free Page Available Register,FPA,FPA_FPA_QUE7_AVAILABLE_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_QUE7_AVAILABLE_HELP,
T,QUE_SIZ-The number of free pages available in this Queue.,36,29,Hex,8,FPA_FPA_QUE7_AVAILABLE_HELP,

(FPA_QUE0_PAGE_INDEX),2,FPA_QUE0_PAGE_INDEX = FPA's Queue0 Page Index,FPA,FPA_FPA_QUE0_PAGE_INDEX_HELP
T,Reserved-Reserved,1,39,Hex,10,FPA_FPA_QUE0_PAGE_INDEX_HELP,
T,PG_NUM-Page number.,40,25,Hex,7,FPA_FPA_QUE0_PAGE_INDEX_HELP,

(FPA_QUE1_PAGE_INDEX),2,FPA_QUE0_PAGE_INDEX = FPA's Queue0 Page Index,FPA,FPA_FPA_QUE1_PAGE_INDEX_HELP
T,Reserved-Reserved,1,39,Hex,10,FPA_FPA_QUE1_PAGE_INDEX_HELP,
T,PG_NUM-Page number.,40,25,Hex,7,FPA_FPA_QUE1_PAGE_INDEX_HELP,

(FPA_QUE2_PAGE_INDEX),2,FPA_QUE0_PAGE_INDEX = FPA's Queue0 Page Index,FPA,FPA_FPA_QUE2_PAGE_INDEX_HELP
T,Reserved-Reserved,1,39,Hex,10,FPA_FPA_QUE2_PAGE_INDEX_HELP,
T,PG_NUM-Page number.,40,25,Hex,7,FPA_FPA_QUE2_PAGE_INDEX_HELP,

(FPA_QUE3_PAGE_INDEX),2,FPA_QUE0_PAGE_INDEX = FPA's Queue0 Page Index,FPA,FPA_FPA_QUE3_PAGE_INDEX_HELP
T,Reserved-Reserved,1,39,Hex,10,FPA_FPA_QUE3_PAGE_INDEX_HELP,
T,PG_NUM-Page number.,40,25,Hex,7,FPA_FPA_QUE3_PAGE_INDEX_HELP,

(FPA_QUE4_PAGE_INDEX),2,FPA_QUE0_PAGE_INDEX = FPA's Queue0 Page Index,FPA,FPA_FPA_QUE4_PAGE_INDEX_HELP
T,Reserved-Reserved,1,39,Hex,10,FPA_FPA_QUE4_PAGE_INDEX_HELP,
T,PG_NUM-Page number.,40,25,Hex,7,FPA_FPA_QUE4_PAGE_INDEX_HELP,

(FPA_QUE5_PAGE_INDEX),2,FPA_QUE0_PAGE_INDEX = FPA's Queue0 Page Index,FPA,FPA_FPA_QUE5_PAGE_INDEX_HELP
T,Reserved-Reserved,1,39,Hex,10,FPA_FPA_QUE5_PAGE_INDEX_HELP,
T,PG_NUM-Page number.,40,25,Hex,7,FPA_FPA_QUE5_PAGE_INDEX_HELP,

(FPA_QUE6_PAGE_INDEX),2,FPA_QUE0_PAGE_INDEX = FPA's Queue0 Page Index,FPA,FPA_FPA_QUE6_PAGE_INDEX_HELP
T,Reserved-Reserved,1,39,Hex,10,FPA_FPA_QUE6_PAGE_INDEX_HELP,
T,PG_NUM-Page number.,40,25,Hex,7,FPA_FPA_QUE6_PAGE_INDEX_HELP,

(FPA_QUE7_PAGE_INDEX),2,FPA_QUE0_PAGE_INDEX = FPA's Queue0 Page Index,FPA,FPA_FPA_QUE7_PAGE_INDEX_HELP
T,Reserved-Reserved,1,39,Hex,10,FPA_FPA_QUE7_PAGE_INDEX_HELP,
T,PG_NUM-Page number.,40,25,Hex,7,FPA_FPA_QUE7_PAGE_INDEX_HELP,

(FPA_QUE_ACT),3,FPA's Queue# Actual Page Index,FPA,FPA_FPA_QUE_ACT_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_QUE_ACT_HELP,
T,ACT_QUE-FPA=queue=number read from memory.,36,3,Hex,1,FPA_FPA_QUE_ACT_HELP,
T,ACT_INDX-Page number read from memory.,39,26,Hex,7,FPA_FPA_QUE_ACT_HELP,

(FPA_QUE_EXP),3,FPA's Queue# Expected Page Index,FPA,FPA_FPA_QUE_EXP_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_QUE_EXP_HELP,
T,EXP_QUE-Expected fpa=queue=number read from memory.,36,3,Hex,1,FPA_FPA_QUE_EXP_HELP,
T,EXP_INDX-Expected page number read from memory.,39,26,Hex,7,FPA_FPA_QUE_EXP_HELP,

(FPA_WART_CTL),2,FPA's WART Control,FPA,FPA_FPA_WART_CTL_HELP
T,Reserved-Reserved,1,48,Hex,12,FPA_FPA_WART_CTL_HELP,
T,CTL-Control information.,49,16,Hex,4,FPA_FPA_WART_CTL_HELP,

(FPA_WART_STATUS),2,FPA's WART Status,FPA,FPA_FPA_WART_STATUS_HELP
T,Reserved-Reserved,1,32,Hex,8,FPA_FPA_WART_STATUS_HELP,
T,STATUS-Status information.,33,32,Hex,8,FPA_FPA_WART_STATUS_HELP,

(GMX0_BAD_REG),8,A collection of things that have gone very very wrong,GMX,GMX_GMX0_BAD_REG_HELP
T,Reserved-Reserved,1,33,Hex,9,GMX_GMX0_BAD_REG_HELP,
T,INB_NXA-Inbound port > GMX_RX_PRTS,34,4,Hex,1,GMX_GMX0_BAD_REG_HELP,
O,STATOVR-TX Statistics overflow,Enable,Disable,38,1,GMX_GMX0_BAD_REG_HELP,
O,Reserved-Reserved,Enable,Disable,39,1,GMX_GMX0_BAD_REG_HELP,
T,LOSTSTAT-TX Statistics data was over=written (per RGM port),40,3,Hex,1,GMX_GMX0_BAD_REG_HELP,
T,Reserved-Reserved,43,17,Hex,5,GMX_GMX0_BAD_REG_HELP,
T,OUT_OVR-Outbound data FIFO overflow (per port),60,3,Hex,1,GMX_GMX0_BAD_REG_HELP,
T,Reserved-Reserved,63,2,Hex,1,GMX_GMX0_BAD_REG_HELP,

(GMX0_BIST),2,GMX BIST Results,GMX,GMX_GMX0_BIST_HELP
T,Reserved-Reserved,1,54,Hex,14,GMX_GMX0_BIST_HELP,
T,STATUS-BIST Results.,55,10,Hex,3,GMX_GMX0_BIST_HELP,

(GMX0_INF_MODE),3,Interface Mode,GMX,GMX_GMX0_INF_MODE_HELP
T,Reserved-Reserved,1,62,Hex,16,GMX_GMX0_INF_MODE_HELP,
O,EN-Interface Enable,Enable,Disable,63,1,GMX_GMX0_INF_MODE_HELP,
O,TYPE-Interface Mode,Enable,Disable,64,1,GMX_GMX0_INF_MODE_HELP,

(GMX0_NXA_ADR),2,NXA Port Address,GMX,GMX_GMX0_NXA_ADR_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX0_NXA_ADR_HELP,
T,PRT-Logged address for NXA exceptions,59,6,Hex,2,GMX_GMX0_NXA_ADR_HELP,

(GMX0_PRT000_CFG),5,Port description,GMX,GMX_GMX0_PRT000_CFG_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_PRT000_CFG_HELP,
O,SLOTTIME-Slot Time for Half=Duplex operation,Enable,Disable,61,1,GMX_GMX0_PRT000_CFG_HELP,
O,DUPLEX-Duplex,Enable,Disable,62,1,GMX_GMX0_PRT000_CFG_HELP,
O,SPEED-Link Speed,Enable,Disable,63,1,GMX_GMX0_PRT000_CFG_HELP,
O,EN-Link Enable,Enable,Disable,64,1,GMX_GMX0_PRT000_CFG_HELP,

(GMX0_PRT001_CFG),5,Port description,GMX,GMX_GMX0_PRT001_CFG_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_PRT001_CFG_HELP,
O,SLOTTIME-Slot Time for Half=Duplex operation,Enable,Disable,61,1,GMX_GMX0_PRT001_CFG_HELP,
O,DUPLEX-Duplex,Enable,Disable,62,1,GMX_GMX0_PRT001_CFG_HELP,
O,SPEED-Link Speed,Enable,Disable,63,1,GMX_GMX0_PRT001_CFG_HELP,
O,EN-Link Enable,Enable,Disable,64,1,GMX_GMX0_PRT001_CFG_HELP,

(GMX0_PRT002_CFG),5,Port description,GMX,GMX_GMX0_PRT002_CFG_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_PRT002_CFG_HELP,
O,SLOTTIME-Slot Time for Half=Duplex operation,Enable,Disable,61,1,GMX_GMX0_PRT002_CFG_HELP,
O,DUPLEX-Duplex,Enable,Disable,62,1,GMX_GMX0_PRT002_CFG_HELP,
O,SPEED-Link Speed,Enable,Disable,63,1,GMX_GMX0_PRT002_CFG_HELP,
O,EN-Link Enable,Enable,Disable,64,1,GMX_GMX0_PRT002_CFG_HELP,

(GMX0_RX000_ADR_CAM0),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX000_ADR_CAM0_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX000_ADR_CAM0_HELP,

(GMX0_RX001_ADR_CAM0),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX001_ADR_CAM0_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX001_ADR_CAM0_HELP,

(GMX0_RX002_ADR_CAM0),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX002_ADR_CAM0_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX002_ADR_CAM0_HELP,

(GMX0_RX000_ADR_CAM1),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX000_ADR_CAM1_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX000_ADR_CAM1_HELP,

(GMX0_RX001_ADR_CAM1),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX001_ADR_CAM1_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX001_ADR_CAM1_HELP,

(GMX0_RX002_ADR_CAM1),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX002_ADR_CAM1_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX002_ADR_CAM1_HELP,

(GMX0_RX000_ADR_CAM2),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX000_ADR_CAM2_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX000_ADR_CAM2_HELP,

(GMX0_RX001_ADR_CAM2),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX001_ADR_CAM2_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX001_ADR_CAM2_HELP,

(GMX0_RX002_ADR_CAM2),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX002_ADR_CAM2_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX002_ADR_CAM2_HELP,

(GMX0_RX000_ADR_CAM3),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX000_ADR_CAM3_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX000_ADR_CAM3_HELP,

(GMX0_RX001_ADR_CAM3),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX001_ADR_CAM3_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX001_ADR_CAM3_HELP,

(GMX0_RX002_ADR_CAM3),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX002_ADR_CAM3_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX002_ADR_CAM3_HELP,

(GMX0_RX000_ADR_CAM4),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX000_ADR_CAM4_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX000_ADR_CAM4_HELP,

(GMX0_RX001_ADR_CAM4),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX001_ADR_CAM4_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX001_ADR_CAM4_HELP,

(GMX0_RX002_ADR_CAM4),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX002_ADR_CAM4_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX002_ADR_CAM4_HELP,

(GMX0_RX000_ADR_CAM5),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX000_ADR_CAM5_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX000_ADR_CAM5_HELP,

(GMX0_RX001_ADR_CAM5),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX001_ADR_CAM5_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX001_ADR_CAM5_HELP,

(GMX0_RX002_ADR_CAM5),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX002_ADR_CAM5_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX002_ADR_CAM5_HELP,

(GMX0_RX000_ADR_CAM_EN),2,Address Filtering Control Enable,GMX,GMX_GMX0_RX000_ADR_CAM_EN_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX0_RX000_ADR_CAM_EN_HELP,
T,EN-CAM Entry Enables,57,8,Hex,2,GMX_GMX0_RX000_ADR_CAM_EN_HELP,

(GMX0_RX001_ADR_CAM_EN),2,Address Filtering Control Enable,GMX,GMX_GMX0_RX001_ADR_CAM_EN_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX0_RX001_ADR_CAM_EN_HELP,
T,EN-CAM Entry Enables,57,8,Hex,2,GMX_GMX0_RX001_ADR_CAM_EN_HELP,

(GMX0_RX002_ADR_CAM_EN),2,Address Filtering Control Enable,GMX,GMX_GMX0_RX002_ADR_CAM_EN_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX0_RX002_ADR_CAM_EN_HELP,
T,EN-CAM Entry Enables,57,8,Hex,2,GMX_GMX0_RX002_ADR_CAM_EN_HELP,

(GMX0_RX000_ADR_CTL),4,Address Filtering Control,GMX,GMX_GMX0_RX000_ADR_CTL_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_RX000_ADR_CTL_HELP,
O,CAM_MODE-Allow or deny DMAC address filter,Enable,Disable,61,1,GMX_GMX0_RX000_ADR_CTL_HELP,
T,MCST-Multicast Mode,62,2,Hex,1,GMX_GMX0_RX000_ADR_CTL_HELP,
O,BCST-Accept All Broadcast Packets,Enable,Disable,64,1,GMX_GMX0_RX000_ADR_CTL_HELP,

(GMX0_RX001_ADR_CTL),4,Address Filtering Control,GMX,GMX_GMX0_RX001_ADR_CTL_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_RX001_ADR_CTL_HELP,
O,CAM_MODE-Allow or deny DMAC address filter,Enable,Disable,61,1,GMX_GMX0_RX001_ADR_CTL_HELP,
T,MCST-Multicast Mode,62,2,Hex,1,GMX_GMX0_RX001_ADR_CTL_HELP,
O,BCST-Accept All Broadcast Packets,Enable,Disable,64,1,GMX_GMX0_RX001_ADR_CTL_HELP,

(GMX0_RX002_ADR_CTL),4,Address Filtering Control,GMX,GMX_GMX0_RX002_ADR_CTL_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_RX002_ADR_CTL_HELP,
O,CAM_MODE-Allow or deny DMAC address filter,Enable,Disable,61,1,GMX_GMX0_RX002_ADR_CTL_HELP,
T,MCST-Multicast Mode,62,2,Hex,1,GMX_GMX0_RX002_ADR_CTL_HELP,
O,BCST-Accept All Broadcast Packets,Enable,Disable,64,1,GMX_GMX0_RX002_ADR_CTL_HELP,

(GMX0_RX000_DECISION),2,The byte count to decide when to accept or filter a packet,GMX,GMX_GMX0_RX000_DECISION_HELP
T,Reserved-Reserved,1,59,Hex,15,GMX_GMX0_RX000_DECISION_HELP,
T,CNT-The byte count to decide when to accept or filter,60,5,Hex,2,GMX_GMX0_RX000_DECISION_HELP,

(GMX0_RX001_DECISION),2,The byte count to decide when to accept or filter a packet,GMX,GMX_GMX0_RX001_DECISION_HELP
T,Reserved-Reserved,1,59,Hex,15,GMX_GMX0_RX001_DECISION_HELP,
T,CNT-The byte count to decide when to accept or filter,60,5,Hex,2,GMX_GMX0_RX001_DECISION_HELP,

(GMX0_RX002_DECISION),2,The byte count to decide when to accept or filter a packet,GMX,GMX_GMX0_RX002_DECISION_HELP
T,Reserved-Reserved,1,59,Hex,15,GMX_GMX0_RX002_DECISION_HELP,
T,CNT-The byte count to decide when to accept or filter,60,5,Hex,2,GMX_GMX0_RX002_DECISION_HELP,

(GMX0_RX000_FRM_CHK),11,Which frame errors will set the ERR bit of the frame,GMX,GMX_GMX0_RX000_FRM_CHK_HELP
T,Reserved-Reserved,1,54,Hex,14,GMX_GMX0_RX000_FRM_CHK_HELP,
O,NIBERR-Nibble error (hi_nibble != lo_nibble),Enable,Disable,55,1,GMX_GMX0_RX000_FRM_CHK_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX0_RX000_FRM_CHK_HELP,
O,RCVERR-Frame was received with RMGII Data reception error,Enable,Disable,57,1,GMX_GMX0_RX000_FRM_CHK_HELP,
O,LENERR-Frame was received with length error,Enable,Disable,58,1,GMX_GMX0_RX000_FRM_CHK_HELP,
O,ALNERR-Frame was received with an alignment error,Enable,Disable,59,1,GMX_GMX0_RX000_FRM_CHK_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX0_RX000_FRM_CHK_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX0_RX000_FRM_CHK_HELP,
O,MAXERR-Frame was received with length > max_length,Enable,Disable,62,1,GMX_GMX0_RX000_FRM_CHK_HELP,
O,CAREXT-RGMII carrier extend error,Enable,Disable,63,1,GMX_GMX0_RX000_FRM_CHK_HELP,
O,MINERR-Frame was received with length < min_length,Enable,Disable,64,1,GMX_GMX0_RX000_FRM_CHK_HELP,

(GMX0_RX001_FRM_CHK),11,Which frame errors will set the ERR bit of the frame,GMX,GMX_GMX0_RX001_FRM_CHK_HELP
T,Reserved-Reserved,1,54,Hex,14,GMX_GMX0_RX001_FRM_CHK_HELP,
O,NIBERR-Nibble error (hi_nibble != lo_nibble),Enable,Disable,55,1,GMX_GMX0_RX001_FRM_CHK_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX0_RX001_FRM_CHK_HELP,
O,RCVERR-Frame was received with RMGII Data reception error,Enable,Disable,57,1,GMX_GMX0_RX001_FRM_CHK_HELP,
O,LENERR-Frame was received with length error,Enable,Disable,58,1,GMX_GMX0_RX001_FRM_CHK_HELP,
O,ALNERR-Frame was received with an alignment error,Enable,Disable,59,1,GMX_GMX0_RX001_FRM_CHK_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX0_RX001_FRM_CHK_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX0_RX001_FRM_CHK_HELP,
O,MAXERR-Frame was received with length > max_length,Enable,Disable,62,1,GMX_GMX0_RX001_FRM_CHK_HELP,
O,CAREXT-RGMII carrier extend error,Enable,Disable,63,1,GMX_GMX0_RX001_FRM_CHK_HELP,
O,MINERR-Frame was received with length < min_length,Enable,Disable,64,1,GMX_GMX0_RX001_FRM_CHK_HELP,

(GMX0_RX002_FRM_CHK),11,Which frame errors will set the ERR bit of the frame,GMX,GMX_GMX0_RX002_FRM_CHK_HELP
T,Reserved-Reserved,1,54,Hex,14,GMX_GMX0_RX002_FRM_CHK_HELP,
O,NIBERR-Nibble error (hi_nibble != lo_nibble),Enable,Disable,55,1,GMX_GMX0_RX002_FRM_CHK_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX0_RX002_FRM_CHK_HELP,
O,RCVERR-Frame was received with RMGII Data reception error,Enable,Disable,57,1,GMX_GMX0_RX002_FRM_CHK_HELP,
O,LENERR-Frame was received with length error,Enable,Disable,58,1,GMX_GMX0_RX002_FRM_CHK_HELP,
O,ALNERR-Frame was received with an alignment error,Enable,Disable,59,1,GMX_GMX0_RX002_FRM_CHK_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX0_RX002_FRM_CHK_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX0_RX002_FRM_CHK_HELP,
O,MAXERR-Frame was received with length > max_length,Enable,Disable,62,1,GMX_GMX0_RX002_FRM_CHK_HELP,
O,CAREXT-RGMII carrier extend error,Enable,Disable,63,1,GMX_GMX0_RX002_FRM_CHK_HELP,
O,MINERR-Frame was received with length < min_length,Enable,Disable,64,1,GMX_GMX0_RX002_FRM_CHK_HELP,

(GMX0_RX000_FRM_CTL),9,Frame Control,GMX,GMX_GMX0_RX000_FRM_CTL_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX0_RX000_FRM_CTL_HELP,
O,VLAN_LEN-When set disables the length check for VLAN pkts,Enable,Disable,57,1,GMX_GMX0_RX000_FRM_CTL_HELP,
O,PRE_FREE-Allows for less strict PREAMBLE checking.,Enable,Disable,58,1,GMX_GMX0_RX000_FRM_CTL_HELP,
O,CTL_SMAC-Control Pause Frames can match station SMAC,Enable,Disable,59,1,GMX_GMX0_RX000_FRM_CTL_HELP,
O,CTL_MCST-Control Pause Frames can match globally assign,Enable,Disable,60,1,GMX_GMX0_RX000_FRM_CTL_HELP,
O,CTL_BCK-Forward pause information to TX block,Enable,Disable,61,1,GMX_GMX0_RX000_FRM_CTL_HELP,
O,CTL_DRP-Drop Control Pause Frames,Enable,Disable,62,1,GMX_GMX0_RX000_FRM_CTL_HELP,
O,PRE_STRP-Strip off the preamble (when present),Enable,Disable,63,1,GMX_GMX0_RX000_FRM_CTL_HELP,
O,PRE_CHK-This port is configured to send PREAMBLE+SFD,Enable,Disable,64,1,GMX_GMX0_RX000_FRM_CTL_HELP,

(GMX0_RX001_FRM_CTL),9,Frame Control,GMX,GMX_GMX0_RX001_FRM_CTL_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX0_RX001_FRM_CTL_HELP,
O,VLAN_LEN-When set disables the length check for VLAN pkts,Enable,Disable,57,1,GMX_GMX0_RX001_FRM_CTL_HELP,
O,PRE_FREE-Allows for less strict PREAMBLE checking.,Enable,Disable,58,1,GMX_GMX0_RX001_FRM_CTL_HELP,
O,CTL_SMAC-Control Pause Frames can match station SMAC,Enable,Disable,59,1,GMX_GMX0_RX001_FRM_CTL_HELP,
O,CTL_MCST-Control Pause Frames can match globally assign,Enable,Disable,60,1,GMX_GMX0_RX001_FRM_CTL_HELP,
O,CTL_BCK-Forward pause information to TX block,Enable,Disable,61,1,GMX_GMX0_RX001_FRM_CTL_HELP,
O,CTL_DRP-Drop Control Pause Frames,Enable,Disable,62,1,GMX_GMX0_RX001_FRM_CTL_HELP,
O,PRE_STRP-Strip off the preamble (when present),Enable,Disable,63,1,GMX_GMX0_RX001_FRM_CTL_HELP,
O,PRE_CHK-This port is configured to send PREAMBLE+SFD,Enable,Disable,64,1,GMX_GMX0_RX001_FRM_CTL_HELP,

(GMX0_RX002_FRM_CTL),9,Frame Control,GMX,GMX_GMX0_RX002_FRM_CTL_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX0_RX002_FRM_CTL_HELP,
O,VLAN_LEN-When set disables the length check for VLAN pkts,Enable,Disable,57,1,GMX_GMX0_RX002_FRM_CTL_HELP,
O,PRE_FREE-Allows for less strict PREAMBLE checking.,Enable,Disable,58,1,GMX_GMX0_RX002_FRM_CTL_HELP,
O,CTL_SMAC-Control Pause Frames can match station SMAC,Enable,Disable,59,1,GMX_GMX0_RX002_FRM_CTL_HELP,
O,CTL_MCST-Control Pause Frames can match globally assign,Enable,Disable,60,1,GMX_GMX0_RX002_FRM_CTL_HELP,
O,CTL_BCK-Forward pause information to TX block,Enable,Disable,61,1,GMX_GMX0_RX002_FRM_CTL_HELP,
O,CTL_DRP-Drop Control Pause Frames,Enable,Disable,62,1,GMX_GMX0_RX002_FRM_CTL_HELP,
O,PRE_STRP-Strip off the preamble (when present),Enable,Disable,63,1,GMX_GMX0_RX002_FRM_CTL_HELP,
O,PRE_CHK-This port is configured to send PREAMBLE+SFD,Enable,Disable,64,1,GMX_GMX0_RX002_FRM_CTL_HELP,

(GMX0_RX000_FRM_MAX),2,Frame Max length,GMX,GMX_GMX0_RX000_FRM_MAX_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_RX000_FRM_MAX_HELP,
T,LEN-Byte count for Max=sized frame check,49,16,Hex,4,GMX_GMX0_RX000_FRM_MAX_HELP,

(GMX0_RX001_FRM_MAX),2,Frame Max length,GMX,GMX_GMX0_RX001_FRM_MAX_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_RX001_FRM_MAX_HELP,
T,LEN-Byte count for Max=sized frame check,49,16,Hex,4,GMX_GMX0_RX001_FRM_MAX_HELP,

(GMX0_RX002_FRM_MAX),2,Frame Max length,GMX,GMX_GMX0_RX002_FRM_MAX_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_RX002_FRM_MAX_HELP,
T,LEN-Byte count for Max=sized frame check,49,16,Hex,4,GMX_GMX0_RX002_FRM_MAX_HELP,

(GMX0_RX000_FRM_MIN),2,Frame Min length,GMX,GMX_GMX0_RX000_FRM_MIN_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_RX000_FRM_MIN_HELP,
T,LEN-Byte count for Min=sized frame check,49,16,Hex,4,GMX_GMX0_RX000_FRM_MIN_HELP,

(GMX0_RX001_FRM_MIN),2,Frame Min length,GMX,GMX_GMX0_RX001_FRM_MIN_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_RX001_FRM_MIN_HELP,
T,LEN-Byte count for Min=sized frame check,49,16,Hex,4,GMX_GMX0_RX001_FRM_MIN_HELP,

(GMX0_RX002_FRM_MIN),2,Frame Min length,GMX,GMX_GMX0_RX002_FRM_MIN_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_RX002_FRM_MIN_HELP,
T,LEN-Byte count for Min=sized frame check,49,16,Hex,4,GMX_GMX0_RX002_FRM_MIN_HELP,

(GMX0_RX000_IFG),2,RX Min IFG,GMX,GMX_GMX0_RX000_IFG_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_RX000_IFG_HELP,
T,IFG-Min IFG between packets used to determine IFGERR,61,4,Hex,1,GMX_GMX0_RX000_IFG_HELP,

(GMX0_RX001_IFG),2,RX Min IFG,GMX,GMX_GMX0_RX001_IFG_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_RX001_IFG_HELP,
T,IFG-Min IFG between packets used to determine IFGERR,61,4,Hex,1,GMX_GMX0_RX001_IFG_HELP,

(GMX0_RX002_IFG),2,RX Min IFG,GMX,GMX_GMX0_RX002_IFG_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_RX002_IFG_HELP,
T,IFG-Min IFG between packets used to determine IFGERR,61,4,Hex,1,GMX_GMX0_RX002_IFG_HELP,

(GMX0_RX000_INT_EN),20,Interrupt Enable,GMX,GMX_GMX0_RX000_INT_EN_HELP
T,Reserved-Reserved,1,45,Hex,12,GMX_GMX0_RX000_INT_EN_HELP,
O,PHY_DUPX-Change in the RMGII inbound LinkDuplex,Enable,Disable,46,1,GMX_GMX0_RX000_INT_EN_HELP,
O,PHY_SPD-Change in the RMGII inbound LinkSpeed,Enable,Disable,47,1,GMX_GMX0_RX000_INT_EN_HELP,
O,PHY_LINK-Change in the RMGII inbound LinkStatus,Enable,Disable,48,1,GMX_GMX0_RX000_INT_EN_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX0_RX000_INT_EN_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX0_RX000_INT_EN_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX0_RX000_INT_EN_HELP,
O,RSVERR-RGMII reserved opcodes,Enable,Disable,52,1,GMX_GMX0_RX000_INT_EN_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX0_RX000_INT_EN_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX0_RX000_INT_EN_HELP,
O,NIBERR-Nibble error (hi_nibble != lo_nibble),Enable,Disable,55,1,GMX_GMX0_RX000_INT_EN_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX0_RX000_INT_EN_HELP,
O,RCVERR-Frame was received with RMGII Data reception error,Enable,Disable,57,1,GMX_GMX0_RX000_INT_EN_HELP,
O,LENERR-Frame was received with length error,Enable,Disable,58,1,GMX_GMX0_RX000_INT_EN_HELP,
O,ALNERR-Frame was received with an alignment error,Enable,Disable,59,1,GMX_GMX0_RX000_INT_EN_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX0_RX000_INT_EN_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX0_RX000_INT_EN_HELP,
O,MAXERR-Frame was received with length > max_length,Enable,Disable,62,1,GMX_GMX0_RX000_INT_EN_HELP,
O,CAREXT-RGMII carrier extend error,Enable,Disable,63,1,GMX_GMX0_RX000_INT_EN_HELP,
O,MINERR-Frame was received with length < min_length,Enable,Disable,64,1,GMX_GMX0_RX000_INT_EN_HELP,

(GMX0_RX001_INT_EN),20,Interrupt Enable,GMX,GMX_GMX0_RX001_INT_EN_HELP
T,Reserved-Reserved,1,45,Hex,12,GMX_GMX0_RX001_INT_EN_HELP,
O,PHY_DUPX-Change in the RMGII inbound LinkDuplex,Enable,Disable,46,1,GMX_GMX0_RX001_INT_EN_HELP,
O,PHY_SPD-Change in the RMGII inbound LinkSpeed,Enable,Disable,47,1,GMX_GMX0_RX001_INT_EN_HELP,
O,PHY_LINK-Change in the RMGII inbound LinkStatus,Enable,Disable,48,1,GMX_GMX0_RX001_INT_EN_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX0_RX001_INT_EN_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX0_RX001_INT_EN_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX0_RX001_INT_EN_HELP,
O,RSVERR-RGMII reserved opcodes,Enable,Disable,52,1,GMX_GMX0_RX001_INT_EN_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX0_RX001_INT_EN_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX0_RX001_INT_EN_HELP,
O,NIBERR-Nibble error (hi_nibble != lo_nibble),Enable,Disable,55,1,GMX_GMX0_RX001_INT_EN_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX0_RX001_INT_EN_HELP,
O,RCVERR-Frame was received with RMGII Data reception error,Enable,Disable,57,1,GMX_GMX0_RX001_INT_EN_HELP,
O,LENERR-Frame was received with length error,Enable,Disable,58,1,GMX_GMX0_RX001_INT_EN_HELP,
O,ALNERR-Frame was received with an alignment error,Enable,Disable,59,1,GMX_GMX0_RX001_INT_EN_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX0_RX001_INT_EN_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX0_RX001_INT_EN_HELP,
O,MAXERR-Frame was received with length > max_length,Enable,Disable,62,1,GMX_GMX0_RX001_INT_EN_HELP,
O,CAREXT-RGMII carrier extend error,Enable,Disable,63,1,GMX_GMX0_RX001_INT_EN_HELP,
O,MINERR-Frame was received with length < min_length,Enable,Disable,64,1,GMX_GMX0_RX001_INT_EN_HELP,

(GMX0_RX002_INT_EN),20,Interrupt Enable,GMX,GMX_GMX0_RX002_INT_EN_HELP
T,Reserved-Reserved,1,45,Hex,12,GMX_GMX0_RX002_INT_EN_HELP,
O,PHY_DUPX-Change in the RMGII inbound LinkDuplex,Enable,Disable,46,1,GMX_GMX0_RX002_INT_EN_HELP,
O,PHY_SPD-Change in the RMGII inbound LinkSpeed,Enable,Disable,47,1,GMX_GMX0_RX002_INT_EN_HELP,
O,PHY_LINK-Change in the RMGII inbound LinkStatus,Enable,Disable,48,1,GMX_GMX0_RX002_INT_EN_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX0_RX002_INT_EN_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX0_RX002_INT_EN_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX0_RX002_INT_EN_HELP,
O,RSVERR-RGMII reserved opcodes,Enable,Disable,52,1,GMX_GMX0_RX002_INT_EN_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX0_RX002_INT_EN_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX0_RX002_INT_EN_HELP,
O,NIBERR-Nibble error (hi_nibble != lo_nibble),Enable,Disable,55,1,GMX_GMX0_RX002_INT_EN_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX0_RX002_INT_EN_HELP,
O,RCVERR-Frame was received with RMGII Data reception error,Enable,Disable,57,1,GMX_GMX0_RX002_INT_EN_HELP,
O,LENERR-Frame was received with length error,Enable,Disable,58,1,GMX_GMX0_RX002_INT_EN_HELP,
O,ALNERR-Frame was received with an alignment error,Enable,Disable,59,1,GMX_GMX0_RX002_INT_EN_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX0_RX002_INT_EN_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX0_RX002_INT_EN_HELP,
O,MAXERR-Frame was received with length > max_length,Enable,Disable,62,1,GMX_GMX0_RX002_INT_EN_HELP,
O,CAREXT-RGMII carrier extend error,Enable,Disable,63,1,GMX_GMX0_RX002_INT_EN_HELP,
O,MINERR-Frame was received with length < min_length,Enable,Disable,64,1,GMX_GMX0_RX002_INT_EN_HELP,

(GMX0_RX000_INT_REG),20,Interrupt Register,GMX,GMX_GMX0_RX000_INT_REG_HELP
T,Reserved-Reserved,1,45,Hex,12,GMX_GMX0_RX000_INT_REG_HELP,
O,PHY_DUPX-Change in the RMGII inbound LinkDuplex,Enable,Disable,46,1,GMX_GMX0_RX000_INT_REG_HELP,
O,PHY_SPD-Change in the RMGII inbound LinkSpeed,Enable,Disable,47,1,GMX_GMX0_RX000_INT_REG_HELP,
O,PHY_LINK-Change in the RMGII inbound LinkStatus,Enable,Disable,48,1,GMX_GMX0_RX000_INT_REG_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX0_RX000_INT_REG_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX0_RX000_INT_REG_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX0_RX000_INT_REG_HELP,
O,RSVERR-RGMII reserved opcodes,Enable,Disable,52,1,GMX_GMX0_RX000_INT_REG_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX0_RX000_INT_REG_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX0_RX000_INT_REG_HELP,
O,NIBERR-Nibble error (hi_nibble != lo_nibble),Enable,Disable,55,1,GMX_GMX0_RX000_INT_REG_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX0_RX000_INT_REG_HELP,
O,RCVERR-Frame was received with RMGII Data reception error,Enable,Disable,57,1,GMX_GMX0_RX000_INT_REG_HELP,
O,LENERR-Frame was received with length error,Enable,Disable,58,1,GMX_GMX0_RX000_INT_REG_HELP,
O,ALNERR-Frame was received with an alignment error,Enable,Disable,59,1,GMX_GMX0_RX000_INT_REG_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX0_RX000_INT_REG_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX0_RX000_INT_REG_HELP,
O,MAXERR-Frame was received with length > max_length,Enable,Disable,62,1,GMX_GMX0_RX000_INT_REG_HELP,
O,CAREXT-RGMII carrier extend error,Enable,Disable,63,1,GMX_GMX0_RX000_INT_REG_HELP,
O,MINERR-Frame was received with length < min_length,Enable,Disable,64,1,GMX_GMX0_RX000_INT_REG_HELP,

(GMX0_RX001_INT_REG),20,Interrupt Register,GMX,GMX_GMX0_RX001_INT_REG_HELP
T,Reserved-Reserved,1,45,Hex,12,GMX_GMX0_RX001_INT_REG_HELP,
O,PHY_DUPX-Change in the RMGII inbound LinkDuplex,Enable,Disable,46,1,GMX_GMX0_RX001_INT_REG_HELP,
O,PHY_SPD-Change in the RMGII inbound LinkSpeed,Enable,Disable,47,1,GMX_GMX0_RX001_INT_REG_HELP,
O,PHY_LINK-Change in the RMGII inbound LinkStatus,Enable,Disable,48,1,GMX_GMX0_RX001_INT_REG_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX0_RX001_INT_REG_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX0_RX001_INT_REG_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX0_RX001_INT_REG_HELP,
O,RSVERR-RGMII reserved opcodes,Enable,Disable,52,1,GMX_GMX0_RX001_INT_REG_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX0_RX001_INT_REG_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX0_RX001_INT_REG_HELP,
O,NIBERR-Nibble error (hi_nibble != lo_nibble),Enable,Disable,55,1,GMX_GMX0_RX001_INT_REG_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX0_RX001_INT_REG_HELP,
O,RCVERR-Frame was received with RMGII Data reception error,Enable,Disable,57,1,GMX_GMX0_RX001_INT_REG_HELP,
O,LENERR-Frame was received with length error,Enable,Disable,58,1,GMX_GMX0_RX001_INT_REG_HELP,
O,ALNERR-Frame was received with an alignment error,Enable,Disable,59,1,GMX_GMX0_RX001_INT_REG_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX0_RX001_INT_REG_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX0_RX001_INT_REG_HELP,
O,MAXERR-Frame was received with length > max_length,Enable,Disable,62,1,GMX_GMX0_RX001_INT_REG_HELP,
O,CAREXT-RGMII carrier extend error,Enable,Disable,63,1,GMX_GMX0_RX001_INT_REG_HELP,
O,MINERR-Frame was received with length < min_length,Enable,Disable,64,1,GMX_GMX0_RX001_INT_REG_HELP,

(GMX0_RX002_INT_REG),20,Interrupt Register,GMX,GMX_GMX0_RX002_INT_REG_HELP
T,Reserved-Reserved,1,45,Hex,12,GMX_GMX0_RX002_INT_REG_HELP,
O,PHY_DUPX-Change in the RMGII inbound LinkDuplex,Enable,Disable,46,1,GMX_GMX0_RX002_INT_REG_HELP,
O,PHY_SPD-Change in the RMGII inbound LinkSpeed,Enable,Disable,47,1,GMX_GMX0_RX002_INT_REG_HELP,
O,PHY_LINK-Change in the RMGII inbound LinkStatus,Enable,Disable,48,1,GMX_GMX0_RX002_INT_REG_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX0_RX002_INT_REG_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX0_RX002_INT_REG_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX0_RX002_INT_REG_HELP,
O,RSVERR-RGMII reserved opcodes,Enable,Disable,52,1,GMX_GMX0_RX002_INT_REG_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX0_RX002_INT_REG_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX0_RX002_INT_REG_HELP,
O,NIBERR-Nibble error (hi_nibble != lo_nibble),Enable,Disable,55,1,GMX_GMX0_RX002_INT_REG_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX0_RX002_INT_REG_HELP,
O,RCVERR-Frame was received with RMGII Data reception error,Enable,Disable,57,1,GMX_GMX0_RX002_INT_REG_HELP,
O,LENERR-Frame was received with length error,Enable,Disable,58,1,GMX_GMX0_RX002_INT_REG_HELP,
O,ALNERR-Frame was received with an alignment error,Enable,Disable,59,1,GMX_GMX0_RX002_INT_REG_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX0_RX002_INT_REG_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX0_RX002_INT_REG_HELP,
O,MAXERR-Frame was received with length > max_length,Enable,Disable,62,1,GMX_GMX0_RX002_INT_REG_HELP,
O,CAREXT-RGMII carrier extend error,Enable,Disable,63,1,GMX_GMX0_RX002_INT_REG_HELP,
O,MINERR-Frame was received with length < min_length,Enable,Disable,64,1,GMX_GMX0_RX002_INT_REG_HELP,

(GMX0_RX000_JABBER),2,The max size packet after which GMX will truncate,GMX,GMX_GMX0_RX000_JABBER_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_RX000_JABBER_HELP,
T,CNT-Byte count for jabber check,49,16,Hex,4,GMX_GMX0_RX000_JABBER_HELP,

(GMX0_RX001_JABBER),2,The max size packet after which GMX will truncate,GMX,GMX_GMX0_RX001_JABBER_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_RX001_JABBER_HELP,
T,CNT-Byte count for jabber check,49,16,Hex,4,GMX_GMX0_RX001_JABBER_HELP,

(GMX0_RX002_JABBER),2,The max size packet after which GMX will truncate,GMX,GMX_GMX0_RX002_JABBER_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_RX002_JABBER_HELP,
T,CNT-Byte count for jabber check,49,16,Hex,4,GMX_GMX0_RX002_JABBER_HELP,

(GMX0_RX000_RX_INBND),4,GMX_RX_INBND = RGMII InBand Link Status,GMX,GMX_GMX0_RX000_RX_INBND_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_RX000_RX_INBND_HELP,
O,DUPLEX-RGMII Inbound LinkDuplex,Enable,Disable,61,1,GMX_GMX0_RX000_RX_INBND_HELP,
T,SPEED-RGMII Inbound LinkSpeed,62,2,Hex,1,GMX_GMX0_RX000_RX_INBND_HELP,
O,STATUS-RGMII Inbound LinkStatus,Enable,Disable,64,1,GMX_GMX0_RX000_RX_INBND_HELP,

(GMX0_RX001_RX_INBND),4,GMX_RX_INBND = RGMII InBand Link Status,GMX,GMX_GMX0_RX001_RX_INBND_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_RX001_RX_INBND_HELP,
O,DUPLEX-RGMII Inbound LinkDuplex,Enable,Disable,61,1,GMX_GMX0_RX001_RX_INBND_HELP,
T,SPEED-RGMII Inbound LinkSpeed,62,2,Hex,1,GMX_GMX0_RX001_RX_INBND_HELP,
O,STATUS-RGMII Inbound LinkStatus,Enable,Disable,64,1,GMX_GMX0_RX001_RX_INBND_HELP,

(GMX0_RX002_RX_INBND),4,GMX_RX_INBND = RGMII InBand Link Status,GMX,GMX_GMX0_RX002_RX_INBND_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_RX002_RX_INBND_HELP,
O,DUPLEX-RGMII Inbound LinkDuplex,Enable,Disable,61,1,GMX_GMX0_RX002_RX_INBND_HELP,
T,SPEED-RGMII Inbound LinkSpeed,62,2,Hex,1,GMX_GMX0_RX002_RX_INBND_HELP,
O,STATUS-RGMII Inbound LinkStatus,Enable,Disable,64,1,GMX_GMX0_RX002_RX_INBND_HELP,

(GMX0_RX000_STATS_CTL),2,RX Stats Control register,GMX,GMX_GMX0_RX000_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_RX000_STATS_CTL_HELP,
O,RD_CLR-RX Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX0_RX000_STATS_CTL_HELP,

(GMX0_RX001_STATS_CTL),2,RX Stats Control register,GMX,GMX_GMX0_RX001_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_RX001_STATS_CTL_HELP,
O,RD_CLR-RX Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX0_RX001_STATS_CTL_HELP,

(GMX0_RX002_STATS_CTL),2,RX Stats Control register,GMX,GMX_GMX0_RX002_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_RX002_STATS_CTL_HELP,
O,RD_CLR-RX Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX0_RX002_STATS_CTL_HELP,

(GMX0_RX000_STATS_OCTS),2,Type=RSL,GMX,GMX_GMX0_RX000_STATS_OCTS_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX000_STATS_OCTS_HELP,
T,CNT-Octet count of received good packets,17,48,Hex,12,GMX_GMX0_RX000_STATS_OCTS_HELP,

(GMX0_RX001_STATS_OCTS),2,Type=RSL,GMX,GMX_GMX0_RX001_STATS_OCTS_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX001_STATS_OCTS_HELP,
T,CNT-Octet count of received good packets,17,48,Hex,12,GMX_GMX0_RX001_STATS_OCTS_HELP,

(GMX0_RX002_STATS_OCTS),2,Type=RSL,GMX,GMX_GMX0_RX002_STATS_OCTS_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX002_STATS_OCTS_HELP,
T,CNT-Octet count of received good packets,17,48,Hex,12,GMX_GMX0_RX002_STATS_OCTS_HELP,

(GMX0_RX000_STATS_OCTS_CTL),2,Type=RSL,GMX,GMX_GMX0_RX000_STATS_OCTS_CTL_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX000_STATS_OCTS_CTL_HELP,
T,CNT-Octet count of received pause packets,17,48,Hex,12,GMX_GMX0_RX000_STATS_OCTS_CTL_HELP,

(GMX0_RX001_STATS_OCTS_CTL),2,Type=RSL,GMX,GMX_GMX0_RX001_STATS_OCTS_CTL_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX001_STATS_OCTS_CTL_HELP,
T,CNT-Octet count of received pause packets,17,48,Hex,12,GMX_GMX0_RX001_STATS_OCTS_CTL_HELP,

(GMX0_RX002_STATS_OCTS_CTL),2,Type=RSL,GMX,GMX_GMX0_RX002_STATS_OCTS_CTL_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX002_STATS_OCTS_CTL_HELP,
T,CNT-Octet count of received pause packets,17,48,Hex,12,GMX_GMX0_RX002_STATS_OCTS_CTL_HELP,

(GMX0_RX000_STATS_OCTS_DMAC),2,Type=RSL,GMX,GMX_GMX0_RX000_STATS_OCTS_DMAC_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX000_STATS_OCTS_DMAC_HELP,
T,CNT-Octet count of filtered dmac packets,17,48,Hex,12,GMX_GMX0_RX000_STATS_OCTS_DMAC_HELP,

(GMX0_RX001_STATS_OCTS_DMAC),2,Type=RSL,GMX,GMX_GMX0_RX001_STATS_OCTS_DMAC_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX001_STATS_OCTS_DMAC_HELP,
T,CNT-Octet count of filtered dmac packets,17,48,Hex,12,GMX_GMX0_RX001_STATS_OCTS_DMAC_HELP,

(GMX0_RX002_STATS_OCTS_DMAC),2,Type=RSL,GMX,GMX_GMX0_RX002_STATS_OCTS_DMAC_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX002_STATS_OCTS_DMAC_HELP,
T,CNT-Octet count of filtered dmac packets,17,48,Hex,12,GMX_GMX0_RX002_STATS_OCTS_DMAC_HELP,

(GMX0_RX000_STATS_OCTS_DRP),2,Type=RSL,GMX,GMX_GMX0_RX000_STATS_OCTS_DRP_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX000_STATS_OCTS_DRP_HELP,
T,CNT-Octet count of dropped packets,17,48,Hex,12,GMX_GMX0_RX000_STATS_OCTS_DRP_HELP,

(GMX0_RX001_STATS_OCTS_DRP),2,Type=RSL,GMX,GMX_GMX0_RX001_STATS_OCTS_DRP_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX001_STATS_OCTS_DRP_HELP,
T,CNT-Octet count of dropped packets,17,48,Hex,12,GMX_GMX0_RX001_STATS_OCTS_DRP_HELP,

(GMX0_RX002_STATS_OCTS_DRP),2,Type=RSL,GMX,GMX_GMX0_RX002_STATS_OCTS_DRP_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX002_STATS_OCTS_DRP_HELP,
T,CNT-Octet count of dropped packets,17,48,Hex,12,GMX_GMX0_RX002_STATS_OCTS_DRP_HELP,

(GMX0_RX000_STATS_PKTS),2,Type=RSL,GMX,GMX_GMX0_RX000_STATS_PKTS_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX000_STATS_PKTS_HELP,
T,CNT-Count of received good packets,33,32,Hex,8,GMX_GMX0_RX000_STATS_PKTS_HELP,

(GMX0_RX001_STATS_PKTS),2,Type=RSL,GMX,GMX_GMX0_RX001_STATS_PKTS_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX001_STATS_PKTS_HELP,
T,CNT-Count of received good packets,33,32,Hex,8,GMX_GMX0_RX001_STATS_PKTS_HELP,

(GMX0_RX002_STATS_PKTS),2,Type=RSL,GMX,GMX_GMX0_RX002_STATS_PKTS_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX002_STATS_PKTS_HELP,
T,CNT-Count of received good packets,33,32,Hex,8,GMX_GMX0_RX002_STATS_PKTS_HELP,

(GMX0_RX000_STATS_PKTS_BAD),2,Type=RSL,GMX,GMX_GMX0_RX000_STATS_PKTS_BAD_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX000_STATS_PKTS_BAD_HELP,
T,CNT-Count of bad packets,33,32,Hex,8,GMX_GMX0_RX000_STATS_PKTS_BAD_HELP,

(GMX0_RX001_STATS_PKTS_BAD),2,Type=RSL,GMX,GMX_GMX0_RX001_STATS_PKTS_BAD_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX001_STATS_PKTS_BAD_HELP,
T,CNT-Count of bad packets,33,32,Hex,8,GMX_GMX0_RX001_STATS_PKTS_BAD_HELP,

(GMX0_RX002_STATS_PKTS_BAD),2,Type=RSL,GMX,GMX_GMX0_RX002_STATS_PKTS_BAD_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX002_STATS_PKTS_BAD_HELP,
T,CNT-Count of bad packets,33,32,Hex,8,GMX_GMX0_RX002_STATS_PKTS_BAD_HELP,

(GMX0_RX000_STATS_PKTS_CTL),2,Type=RSL,GMX,GMX_GMX0_RX000_STATS_PKTS_CTL_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX000_STATS_PKTS_CTL_HELP,
T,CNT-Count of received pause packets,33,32,Hex,8,GMX_GMX0_RX000_STATS_PKTS_CTL_HELP,

(GMX0_RX001_STATS_PKTS_CTL),2,Type=RSL,GMX,GMX_GMX0_RX001_STATS_PKTS_CTL_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX001_STATS_PKTS_CTL_HELP,
T,CNT-Count of received pause packets,33,32,Hex,8,GMX_GMX0_RX001_STATS_PKTS_CTL_HELP,

(GMX0_RX002_STATS_PKTS_CTL),2,Type=RSL,GMX,GMX_GMX0_RX002_STATS_PKTS_CTL_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX002_STATS_PKTS_CTL_HELP,
T,CNT-Count of received pause packets,33,32,Hex,8,GMX_GMX0_RX002_STATS_PKTS_CTL_HELP,

(GMX0_RX000_STATS_PKTS_DMAC),2,Type=RSL,GMX,GMX_GMX0_RX000_STATS_PKTS_DMAC_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX000_STATS_PKTS_DMAC_HELP,
T,CNT-Count of filtered dmac packets,33,32,Hex,8,GMX_GMX0_RX000_STATS_PKTS_DMAC_HELP,

(GMX0_RX001_STATS_PKTS_DMAC),2,Type=RSL,GMX,GMX_GMX0_RX001_STATS_PKTS_DMAC_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX001_STATS_PKTS_DMAC_HELP,
T,CNT-Count of filtered dmac packets,33,32,Hex,8,GMX_GMX0_RX001_STATS_PKTS_DMAC_HELP,

(GMX0_RX002_STATS_PKTS_DMAC),2,Type=RSL,GMX,GMX_GMX0_RX002_STATS_PKTS_DMAC_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX002_STATS_PKTS_DMAC_HELP,
T,CNT-Count of filtered dmac packets,33,32,Hex,8,GMX_GMX0_RX002_STATS_PKTS_DMAC_HELP,

(GMX0_RX000_STATS_PKTS_DRP),2,Type=RSL,GMX,GMX_GMX0_RX000_STATS_PKTS_DRP_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX000_STATS_PKTS_DRP_HELP,
T,CNT-Count of dropped packets,33,32,Hex,8,GMX_GMX0_RX000_STATS_PKTS_DRP_HELP,

(GMX0_RX001_STATS_PKTS_DRP),2,Type=RSL,GMX,GMX_GMX0_RX001_STATS_PKTS_DRP_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX001_STATS_PKTS_DRP_HELP,
T,CNT-Count of dropped packets,33,32,Hex,8,GMX_GMX0_RX001_STATS_PKTS_DRP_HELP,

(GMX0_RX002_STATS_PKTS_DRP),2,Type=RSL,GMX,GMX_GMX0_RX002_STATS_PKTS_DRP_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX002_STATS_PKTS_DRP_HELP,
T,CNT-Count of dropped packets,33,32,Hex,8,GMX_GMX0_RX002_STATS_PKTS_DRP_HELP,

(GMX0_RX000_UDD_SKP),4,Amount of User-defined data before the start of the L2 data,GMX,GMX_GMX0_RX000_UDD_SKP_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_RX000_UDD_SKP_HELP,
O,FCSSEL-Include the skip bytes in the FCS calculation,Enable,Disable,56,1,GMX_GMX0_RX000_UDD_SKP_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,GMX_GMX0_RX000_UDD_SKP_HELP,
T,LEN-Amount of User=defined data before the start of,58,7,Hex,2,GMX_GMX0_RX000_UDD_SKP_HELP,

(GMX0_RX001_UDD_SKP),4,Amount of User-defined data before the start of the L2 data,GMX,GMX_GMX0_RX001_UDD_SKP_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_RX001_UDD_SKP_HELP,
O,FCSSEL-Include the skip bytes in the FCS calculation,Enable,Disable,56,1,GMX_GMX0_RX001_UDD_SKP_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,GMX_GMX0_RX001_UDD_SKP_HELP,
T,LEN-Amount of User=defined data before the start of,58,7,Hex,2,GMX_GMX0_RX001_UDD_SKP_HELP,

(GMX0_RX002_UDD_SKP),4,Amount of User-defined data before the start of the L2 data,GMX,GMX_GMX0_RX002_UDD_SKP_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_RX002_UDD_SKP_HELP,
O,FCSSEL-Include the skip bytes in the FCS calculation,Enable,Disable,56,1,GMX_GMX0_RX002_UDD_SKP_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,GMX_GMX0_RX002_UDD_SKP_HELP,
T,LEN-Amount of User=defined data before the start of,58,7,Hex,2,GMX_GMX0_RX002_UDD_SKP_HELP,

(GMX0_RX_BP_DROP000),2,FIFO mark for packet drop,GMX,GMX_GMX0_RX_BP_DROP000_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX0_RX_BP_DROP000_HELP,
T,MARK-Number of 8B ticks to reserve in the RX FIFO.,59,6,Hex,2,GMX_GMX0_RX_BP_DROP000_HELP,

(GMX0_RX_BP_DROP001),2,FIFO mark for packet drop,GMX,GMX_GMX0_RX_BP_DROP001_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX0_RX_BP_DROP001_HELP,
T,MARK-Number of 8B ticks to reserve in the RX FIFO.,59,6,Hex,2,GMX_GMX0_RX_BP_DROP001_HELP,

(GMX0_RX_BP_DROP002),2,FIFO mark for packet drop,GMX,GMX_GMX0_RX_BP_DROP002_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX0_RX_BP_DROP002_HELP,
T,MARK-Number of 8B ticks to reserve in the RX FIFO.,59,6,Hex,2,GMX_GMX0_RX_BP_DROP002_HELP,

(GMX0_RX_BP_OFF000),2,Lowater mark for packet drop,GMX,GMX_GMX0_RX_BP_OFF000_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX0_RX_BP_OFF000_HELP,
T,MARK-Water mark (8B ticks) to deassert backpressure,59,6,Hex,2,GMX_GMX0_RX_BP_OFF000_HELP,

(GMX0_RX_BP_OFF001),2,Lowater mark for packet drop,GMX,GMX_GMX0_RX_BP_OFF001_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX0_RX_BP_OFF001_HELP,
T,MARK-Water mark (8B ticks) to deassert backpressure,59,6,Hex,2,GMX_GMX0_RX_BP_OFF001_HELP,

(GMX0_RX_BP_OFF002),2,Lowater mark for packet drop,GMX,GMX_GMX0_RX_BP_OFF002_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX0_RX_BP_OFF002_HELP,
T,MARK-Water mark (8B ticks) to deassert backpressure,59,6,Hex,2,GMX_GMX0_RX_BP_OFF002_HELP,

(GMX0_RX_BP_ON000),2,Hiwater mark for port/interface backpressure,GMX,GMX_GMX0_RX_BP_ON000_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_RX_BP_ON000_HELP,
T,MARK-Hiwater mark (8B ticks) for backpressure.,56,9,Hex,3,GMX_GMX0_RX_BP_ON000_HELP,

(GMX0_RX_BP_ON001),2,Hiwater mark for port/interface backpressure,GMX,GMX_GMX0_RX_BP_ON001_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_RX_BP_ON001_HELP,
T,MARK-Hiwater mark (8B ticks) for backpressure.,56,9,Hex,3,GMX_GMX0_RX_BP_ON001_HELP,

(GMX0_RX_BP_ON002),2,Hiwater mark for port/interface backpressure,GMX,GMX_GMX0_RX_BP_ON002_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_RX_BP_ON002_HELP,
T,MARK-Hiwater mark (8B ticks) for backpressure.,56,9,Hex,3,GMX_GMX0_RX_BP_ON002_HELP,

(GMX0_RX_PRT_INFO),4,port state information,GMX,GMX_GMX0_RX_PRT_INFO_HELP
T,Reserved-Reserved,1,45,Hex,12,GMX_GMX0_RX_PRT_INFO_HELP,
T,DROP-Per port indication that data was dropped,46,3,Hex,1,GMX_GMX0_RX_PRT_INFO_HELP,
T,Reserved-Reserved,49,13,Hex,4,GMX_GMX0_RX_PRT_INFO_HELP,
T,COMMIT-Per port indication that SOP was accepted,62,3,Hex,1,GMX_GMX0_RX_PRT_INFO_HELP,

(GMX0_RX_PRTS),2,Number of FIFOs to carve the RX buffer into,GMX,GMX_GMX0_RX_PRTS_HELP
T,Reserved-Reserved,1,61,Hex,16,GMX_GMX0_RX_PRTS_HELP,
T,PRTS-In RGMII mode the RX buffer can be carved into,62,3,Hex,1,GMX_GMX0_RX_PRTS_HELP,

(GMX0_RX_TX_STATUS),4,GMX RX/TX Status,GMX,GMX_GMX0_RX_TX_STATUS_HELP
T,Reserved-Reserved,1,57,Hex,15,GMX_GMX0_RX_TX_STATUS_HELP,
T,TX-Transmit data since last read,58,3,Hex,1,GMX_GMX0_RX_TX_STATUS_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,GMX_GMX0_RX_TX_STATUS_HELP,
T,RX-Receive data since last read,62,3,Hex,1,GMX_GMX0_RX_TX_STATUS_HELP,

(GMX0_SMAC000),2,RGMII SMAC,GMX,GMX_GMX0_SMAC000_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_SMAC000_HELP,
T,SMAC-The SMAC field is used for generating and,17,48,Hex,12,GMX_GMX0_SMAC000_HELP,

(GMX0_SMAC001),2,RGMII SMAC,GMX,GMX_GMX0_SMAC001_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_SMAC001_HELP,
T,SMAC-The SMAC field is used for generating and,17,48,Hex,12,GMX_GMX0_SMAC001_HELP,

(GMX0_SMAC002),2,RGMII SMAC,GMX,GMX_GMX0_SMAC002_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_SMAC002_HELP,
T,SMAC-The SMAC field is used for generating and,17,48,Hex,12,GMX_GMX0_SMAC002_HELP,

(GMX0_STAT_BP),3,Number of cycles that the TX/Stats block has help up operation,GMX,GMX_GMX0_STAT_BP_HELP
T,Reserved-Reserved,1,47,Hex,12,GMX_GMX0_STAT_BP_HELP,
O,BP-Current BP state,Enable,Disable,48,1,GMX_GMX0_STAT_BP_HELP,
T,CNT-Number of cycles that BP has been asserted,49,16,Hex,4,GMX_GMX0_STAT_BP_HELP,

(GMX0_TX000_APPEND),5,RGMII TX Append Control,GMX,GMX_GMX0_TX000_APPEND_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_TX000_APPEND_HELP,
O,FORCE_FCS-Append the Ethernet FCS on each pause packet,Enable,Disable,61,1,GMX_GMX0_TX000_APPEND_HELP,
O,FCS-Append the Ethernet FCS on each packet,Enable,Disable,62,1,GMX_GMX0_TX000_APPEND_HELP,
O,PAD-Append PAD bytes such that min sized,Enable,Disable,63,1,GMX_GMX0_TX000_APPEND_HELP,
O,PREAMBLE-Prepend the Ethernet preamble on each transfer,Enable,Disable,64,1,GMX_GMX0_TX000_APPEND_HELP,

(GMX0_TX001_APPEND),5,RGMII TX Append Control,GMX,GMX_GMX0_TX001_APPEND_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_TX001_APPEND_HELP,
O,FORCE_FCS-Append the Ethernet FCS on each pause packet,Enable,Disable,61,1,GMX_GMX0_TX001_APPEND_HELP,
O,FCS-Append the Ethernet FCS on each packet,Enable,Disable,62,1,GMX_GMX0_TX001_APPEND_HELP,
O,PAD-Append PAD bytes such that min sized,Enable,Disable,63,1,GMX_GMX0_TX001_APPEND_HELP,
O,PREAMBLE-Prepend the Ethernet preamble on each transfer,Enable,Disable,64,1,GMX_GMX0_TX001_APPEND_HELP,

(GMX0_TX002_APPEND),5,RGMII TX Append Control,GMX,GMX_GMX0_TX002_APPEND_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_TX002_APPEND_HELP,
O,FORCE_FCS-Append the Ethernet FCS on each pause packet,Enable,Disable,61,1,GMX_GMX0_TX002_APPEND_HELP,
O,FCS-Append the Ethernet FCS on each packet,Enable,Disable,62,1,GMX_GMX0_TX002_APPEND_HELP,
O,PAD-Append PAD bytes such that min sized,Enable,Disable,63,1,GMX_GMX0_TX002_APPEND_HELP,
O,PREAMBLE-Prepend the Ethernet preamble on each transfer,Enable,Disable,64,1,GMX_GMX0_TX002_APPEND_HELP,

(GMX0_TX000_BURST),2,RGMII TX Burst Counter,GMX,GMX_GMX0_TX000_BURST_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX000_BURST_HELP,
T,BURST-Burst (refer to 802.3 to set correctly),49,16,Hex,4,GMX_GMX0_TX000_BURST_HELP,

(GMX0_TX001_BURST),2,RGMII TX Burst Counter,GMX,GMX_GMX0_TX001_BURST_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX001_BURST_HELP,
T,BURST-Burst (refer to 802.3 to set correctly),49,16,Hex,4,GMX_GMX0_TX001_BURST_HELP,

(GMX0_TX002_BURST),2,RGMII TX Burst Counter,GMX,GMX_GMX0_TX002_BURST_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX002_BURST_HELP,
T,BURST-Burst (refer to 802.3 to set correctly),49,16,Hex,4,GMX_GMX0_TX002_BURST_HELP,

(GMX0_TX000_CLK),2,Per Port,GMX,GMX_GMX0_TX000_CLK_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX0_TX000_CLK_HELP,
T,CLK_CNT-Controls the RGMII TXC frequency,59,6,Hex,2,GMX_GMX0_TX000_CLK_HELP,

(GMX0_TX001_CLK),2,Per Port,GMX,GMX_GMX0_TX001_CLK_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX0_TX001_CLK_HELP,
T,CLK_CNT-Controls the RGMII TXC frequency,59,6,Hex,2,GMX_GMX0_TX001_CLK_HELP,

(GMX0_TX002_CLK),2,Per Port,GMX,GMX_GMX0_TX002_CLK_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX0_TX002_CLK_HELP,
T,CLK_CNT-Controls the RGMII TXC frequency,59,6,Hex,2,GMX_GMX0_TX002_CLK_HELP,

(GMX0_TX000_CTL),3,TX Control register,GMX,GMX_GMX0_TX000_CTL_HELP
T,Reserved-Reserved,1,62,Hex,16,GMX_GMX0_TX000_CTL_HELP,
O,XSDEF_EN-Enables the excessive deferral check for stats,Enable,Disable,63,1,GMX_GMX0_TX000_CTL_HELP,
O,XSCOL_EN-Enables the excessive collision check for stats,Enable,Disable,64,1,GMX_GMX0_TX000_CTL_HELP,

(GMX0_TX001_CTL),3,TX Control register,GMX,GMX_GMX0_TX001_CTL_HELP
T,Reserved-Reserved,1,62,Hex,16,GMX_GMX0_TX001_CTL_HELP,
O,XSDEF_EN-Enables the excessive deferral check for stats,Enable,Disable,63,1,GMX_GMX0_TX001_CTL_HELP,
O,XSCOL_EN-Enables the excessive collision check for stats,Enable,Disable,64,1,GMX_GMX0_TX001_CTL_HELP,

(GMX0_TX002_CTL),3,TX Control register,GMX,GMX_GMX0_TX002_CTL_HELP
T,Reserved-Reserved,1,62,Hex,16,GMX_GMX0_TX002_CTL_HELP,
O,XSDEF_EN-Enables the excessive deferral check for stats,Enable,Disable,63,1,GMX_GMX0_TX002_CTL_HELP,
O,XSCOL_EN-Enables the excessive collision check for stats,Enable,Disable,64,1,GMX_GMX0_TX002_CTL_HELP,

(GMX0_TX000_MIN_PKT),2,RGMII TX Min Size Packet (PAD upto min size),GMX,GMX_GMX0_TX000_MIN_PKT_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX0_TX000_MIN_PKT_HELP,
T,MIN_SIZE-Min frame in bytes before the FCS is applied,57,8,Hex,2,GMX_GMX0_TX000_MIN_PKT_HELP,

(GMX0_TX001_MIN_PKT),2,RGMII TX Min Size Packet (PAD upto min size),GMX,GMX_GMX0_TX001_MIN_PKT_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX0_TX001_MIN_PKT_HELP,
T,MIN_SIZE-Min frame in bytes before the FCS is applied,57,8,Hex,2,GMX_GMX0_TX001_MIN_PKT_HELP,

(GMX0_TX002_MIN_PKT),2,RGMII TX Min Size Packet (PAD upto min size),GMX,GMX_GMX0_TX002_MIN_PKT_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX0_TX002_MIN_PKT_HELP,
T,MIN_SIZE-Min frame in bytes before the FCS is applied,57,8,Hex,2,GMX_GMX0_TX002_MIN_PKT_HELP,

(GMX0_TX000_PAUSE_PKT_INTERVAL),2,RGMII TX Pause Packet transmission interval - how often PAUSE packets will be sent,GMX,GMX_GMX0_TX000_PAUSE_PKT_INTERVAL_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX000_PAUSE_PKT_INTERVAL_HELP,
T,INTERVAL-Arbitrate for a pause packet every (INTERVAL*512),49,16,Hex,4,GMX_GMX0_TX000_PAUSE_PKT_INTERVAL_HELP,

(GMX0_TX001_PAUSE_PKT_INTERVAL),2,RGMII TX Pause Packet transmission interval - how often PAUSE packets will be sent,GMX,GMX_GMX0_TX001_PAUSE_PKT_INTERVAL_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX001_PAUSE_PKT_INTERVAL_HELP,
T,INTERVAL-Arbitrate for a pause packet every (INTERVAL*512),49,16,Hex,4,GMX_GMX0_TX001_PAUSE_PKT_INTERVAL_HELP,

(GMX0_TX002_PAUSE_PKT_INTERVAL),2,RGMII TX Pause Packet transmission interval - how often PAUSE packets will be sent,GMX,GMX_GMX0_TX002_PAUSE_PKT_INTERVAL_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX002_PAUSE_PKT_INTERVAL_HELP,
T,INTERVAL-Arbitrate for a pause packet every (INTERVAL*512),49,16,Hex,4,GMX_GMX0_TX002_PAUSE_PKT_INTERVAL_HELP,

(GMX0_TX000_PAUSE_PKT_TIME),2,RGMII TX Pause Packet pause_time field,GMX,GMX_GMX0_TX000_PAUSE_PKT_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX000_PAUSE_PKT_TIME_HELP,
T,TIME-The pause_time field placed is outbnd pause pkts,49,16,Hex,4,GMX_GMX0_TX000_PAUSE_PKT_TIME_HELP,

(GMX0_TX001_PAUSE_PKT_TIME),2,RGMII TX Pause Packet pause_time field,GMX,GMX_GMX0_TX001_PAUSE_PKT_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX001_PAUSE_PKT_TIME_HELP,
T,TIME-The pause_time field placed is outbnd pause pkts,49,16,Hex,4,GMX_GMX0_TX001_PAUSE_PKT_TIME_HELP,

(GMX0_TX002_PAUSE_PKT_TIME),2,RGMII TX Pause Packet pause_time field,GMX,GMX_GMX0_TX002_PAUSE_PKT_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX002_PAUSE_PKT_TIME_HELP,
T,TIME-The pause_time field placed is outbnd pause pkts,49,16,Hex,4,GMX_GMX0_TX002_PAUSE_PKT_TIME_HELP,

(GMX0_TX000_PAUSE_TOGO),2,RGMII TX Amount of time remaining to backpressure,GMX,GMX_GMX0_TX000_PAUSE_TOGO_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX000_PAUSE_TOGO_HELP,
T,TIME-Amount of time remaining to backpressure,49,16,Hex,4,GMX_GMX0_TX000_PAUSE_TOGO_HELP,

(GMX0_TX001_PAUSE_TOGO),2,RGMII TX Amount of time remaining to backpressure,GMX,GMX_GMX0_TX001_PAUSE_TOGO_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX001_PAUSE_TOGO_HELP,
T,TIME-Amount of time remaining to backpressure,49,16,Hex,4,GMX_GMX0_TX001_PAUSE_TOGO_HELP,

(GMX0_TX002_PAUSE_TOGO),2,RGMII TX Amount of time remaining to backpressure,GMX,GMX_GMX0_TX002_PAUSE_TOGO_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX002_PAUSE_TOGO_HELP,
T,TIME-Amount of time remaining to backpressure,49,16,Hex,4,GMX_GMX0_TX002_PAUSE_TOGO_HELP,

(GMX0_TX000_PAUSE_ZERO),2,RGMII TX Amount of time remaining to backpressure,GMX,GMX_GMX0_TX000_PAUSE_ZERO_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_TX000_PAUSE_ZERO_HELP,
O,SEND-When backpressure condition clear send PAUSE,Enable,Disable,64,1,GMX_GMX0_TX000_PAUSE_ZERO_HELP,

(GMX0_TX001_PAUSE_ZERO),2,RGMII TX Amount of time remaining to backpressure,GMX,GMX_GMX0_TX001_PAUSE_ZERO_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_TX001_PAUSE_ZERO_HELP,
O,SEND-When backpressure condition clear send PAUSE,Enable,Disable,64,1,GMX_GMX0_TX001_PAUSE_ZERO_HELP,

(GMX0_TX002_PAUSE_ZERO),2,RGMII TX Amount of time remaining to backpressure,GMX,GMX_GMX0_TX002_PAUSE_ZERO_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_TX002_PAUSE_ZERO_HELP,
O,SEND-When backpressure condition clear send PAUSE,Enable,Disable,64,1,GMX_GMX0_TX002_PAUSE_ZERO_HELP,

(GMX0_TX000_SLOT),2,RGMII TX Slottime Counter,GMX,GMX_GMX0_TX000_SLOT_HELP
T,Reserved-Reserved,1,54,Hex,14,GMX_GMX0_TX000_SLOT_HELP,
T,SLOT-Slottime (refer to 802.3 to set correctly),55,10,Hex,3,GMX_GMX0_TX000_SLOT_HELP,

(GMX0_TX001_SLOT),2,RGMII TX Slottime Counter,GMX,GMX_GMX0_TX001_SLOT_HELP
T,Reserved-Reserved,1,54,Hex,14,GMX_GMX0_TX001_SLOT_HELP,
T,SLOT-Slottime (refer to 802.3 to set correctly),55,10,Hex,3,GMX_GMX0_TX001_SLOT_HELP,

(GMX0_TX002_SLOT),2,RGMII TX Slottime Counter,GMX,GMX_GMX0_TX002_SLOT_HELP
T,Reserved-Reserved,1,54,Hex,14,GMX_GMX0_TX002_SLOT_HELP,
T,SLOT-Slottime (refer to 802.3 to set correctly),55,10,Hex,3,GMX_GMX0_TX002_SLOT_HELP,

(GMX0_TX000_SOFT_PAUSE),2,RGMII TX Software Pause,GMX,GMX_GMX0_TX000_SOFT_PAUSE_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX000_SOFT_PAUSE_HELP,
T,TIME-Back off the TX bus for (TIME*512) bit=times,49,16,Hex,4,GMX_GMX0_TX000_SOFT_PAUSE_HELP,

(GMX0_TX001_SOFT_PAUSE),2,RGMII TX Software Pause,GMX,GMX_GMX0_TX001_SOFT_PAUSE_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX001_SOFT_PAUSE_HELP,
T,TIME-Back off the TX bus for (TIME*512) bit=times,49,16,Hex,4,GMX_GMX0_TX001_SOFT_PAUSE_HELP,

(GMX0_TX002_SOFT_PAUSE),2,RGMII TX Software Pause,GMX,GMX_GMX0_TX002_SOFT_PAUSE_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX002_SOFT_PAUSE_HELP,
T,TIME-Back off the TX bus for (TIME*512) bit=times,49,16,Hex,4,GMX_GMX0_TX002_SOFT_PAUSE_HELP,

(GMX0_TX000_STAT0),2,GMX_TX_STATS_XSDEF / GMX_TX_STATS_XSCOL,GMX,GMX_GMX0_TX000_STAT0_HELP
T,XSDEF-Number of packets dropped (never successfully,1,32,Hex,8,GMX_GMX0_TX000_STAT0_HELP,
T,XSCOL-Number of packets dropped (never successfully,33,32,Hex,8,GMX_GMX0_TX000_STAT0_HELP,

(GMX0_TX001_STAT0),2,GMX_TX_STATS_XSDEF / GMX_TX_STATS_XSCOL,GMX,GMX_GMX0_TX001_STAT0_HELP
T,XSDEF-Number of packets dropped (never successfully,1,32,Hex,8,GMX_GMX0_TX001_STAT0_HELP,
T,XSCOL-Number of packets dropped (never successfully,33,32,Hex,8,GMX_GMX0_TX001_STAT0_HELP,

(GMX0_TX002_STAT0),2,GMX_TX_STATS_XSDEF / GMX_TX_STATS_XSCOL,GMX,GMX_GMX0_TX002_STAT0_HELP
T,XSDEF-Number of packets dropped (never successfully,1,32,Hex,8,GMX_GMX0_TX002_STAT0_HELP,
T,XSCOL-Number of packets dropped (never successfully,33,32,Hex,8,GMX_GMX0_TX002_STAT0_HELP,

(GMX0_TX000_STAT1),2,GMX_TX_STATS_SCOL  / GMX_TX_STATS_MCOL,GMX,GMX_GMX0_TX000_STAT1_HELP
T,SCOL-Number of packets sent with a single collision,1,32,Hex,8,GMX_GMX0_TX000_STAT1_HELP,
T,MCOL-Number of packets sent with multiple collisions,33,32,Hex,8,GMX_GMX0_TX000_STAT1_HELP,

(GMX0_TX001_STAT1),2,GMX_TX_STATS_SCOL  / GMX_TX_STATS_MCOL,GMX,GMX_GMX0_TX001_STAT1_HELP
T,SCOL-Number of packets sent with a single collision,1,32,Hex,8,GMX_GMX0_TX001_STAT1_HELP,
T,MCOL-Number of packets sent with multiple collisions,33,32,Hex,8,GMX_GMX0_TX001_STAT1_HELP,

(GMX0_TX002_STAT1),2,GMX_TX_STATS_SCOL  / GMX_TX_STATS_MCOL,GMX,GMX_GMX0_TX002_STAT1_HELP
T,SCOL-Number of packets sent with a single collision,1,32,Hex,8,GMX_GMX0_TX002_STAT1_HELP,
T,MCOL-Number of packets sent with multiple collisions,33,32,Hex,8,GMX_GMX0_TX002_STAT1_HELP,

(GMX0_TX000_STAT2),2,GMX_TX_STATS_OCTS,GMX,GMX_GMX0_TX000_STAT2_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_TX000_STAT2_HELP,
T,OCTS-Number of total octets sent on the interface.,17,48,Hex,12,GMX_GMX0_TX000_STAT2_HELP,

(GMX0_TX001_STAT2),2,GMX_TX_STATS_OCTS,GMX,GMX_GMX0_TX001_STAT2_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_TX001_STAT2_HELP,
T,OCTS-Number of total octets sent on the interface.,17,48,Hex,12,GMX_GMX0_TX001_STAT2_HELP,

(GMX0_TX002_STAT2),2,GMX_TX_STATS_OCTS,GMX,GMX_GMX0_TX002_STAT2_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_TX002_STAT2_HELP,
T,OCTS-Number of total octets sent on the interface.,17,48,Hex,12,GMX_GMX0_TX002_STAT2_HELP,

(GMX0_TX000_STAT3),2,GMX_TX_STATS_PKTS,GMX,GMX_GMX0_TX000_STAT3_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_TX000_STAT3_HELP,
T,PKTS-Number of total frames sent on the interface.,33,32,Hex,8,GMX_GMX0_TX000_STAT3_HELP,

(GMX0_TX001_STAT3),2,GMX_TX_STATS_PKTS,GMX,GMX_GMX0_TX001_STAT3_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_TX001_STAT3_HELP,
T,PKTS-Number of total frames sent on the interface.,33,32,Hex,8,GMX_GMX0_TX001_STAT3_HELP,

(GMX0_TX002_STAT3),2,GMX_TX_STATS_PKTS,GMX,GMX_GMX0_TX002_STAT3_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_TX002_STAT3_HELP,
T,PKTS-Number of total frames sent on the interface.,33,32,Hex,8,GMX_GMX0_TX002_STAT3_HELP,

(GMX0_TX000_STAT4),2,GMX_TX_STATS_HIST1 (64) / GMX_TX_STATS_HIST0 (<64),GMX,GMX_GMX0_TX000_STAT4_HELP
T,HIST1-Number of packets sent with an octet count of 64.,1,32,Hex,8,GMX_GMX0_TX000_STAT4_HELP,
T,HIST0-Number of packets sent with an octet count,33,32,Hex,8,GMX_GMX0_TX000_STAT4_HELP,

(GMX0_TX001_STAT4),2,GMX_TX_STATS_HIST1 (64) / GMX_TX_STATS_HIST0 (<64),GMX,GMX_GMX0_TX001_STAT4_HELP
T,HIST1-Number of packets sent with an octet count of 64.,1,32,Hex,8,GMX_GMX0_TX001_STAT4_HELP,
T,HIST0-Number of packets sent with an octet count,33,32,Hex,8,GMX_GMX0_TX001_STAT4_HELP,

(GMX0_TX002_STAT4),2,GMX_TX_STATS_HIST1 (64) / GMX_TX_STATS_HIST0 (<64),GMX,GMX_GMX0_TX002_STAT4_HELP
T,HIST1-Number of packets sent with an octet count of 64.,1,32,Hex,8,GMX_GMX0_TX002_STAT4_HELP,
T,HIST0-Number of packets sent with an octet count,33,32,Hex,8,GMX_GMX0_TX002_STAT4_HELP,

(GMX0_TX000_STAT5),2,GMX_TX_STATS_HIST3 (128- 255) / GMX_TX_STATS_HIST2 (65- 127),GMX,GMX_GMX0_TX000_STAT5_HELP
T,HIST3-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX0_TX000_STAT5_HELP,
T,HIST2-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX0_TX000_STAT5_HELP,

(GMX0_TX001_STAT5),2,GMX_TX_STATS_HIST3 (128- 255) / GMX_TX_STATS_HIST2 (65- 127),GMX,GMX_GMX0_TX001_STAT5_HELP
T,HIST3-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX0_TX001_STAT5_HELP,
T,HIST2-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX0_TX001_STAT5_HELP,

(GMX0_TX002_STAT5),2,GMX_TX_STATS_HIST3 (128- 255) / GMX_TX_STATS_HIST2 (65- 127),GMX,GMX_GMX0_TX002_STAT5_HELP
T,HIST3-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX0_TX002_STAT5_HELP,
T,HIST2-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX0_TX002_STAT5_HELP,

(GMX0_TX000_STAT6),2,GMX_TX_STATS_HIST5 (512-1023) / GMX_TX_STATS_HIST4 (256-511),GMX,GMX_GMX0_TX000_STAT6_HELP
T,HIST5-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX0_TX000_STAT6_HELP,
T,HIST4-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX0_TX000_STAT6_HELP,

(GMX0_TX001_STAT6),2,GMX_TX_STATS_HIST5 (512-1023) / GMX_TX_STATS_HIST4 (256-511),GMX,GMX_GMX0_TX001_STAT6_HELP
T,HIST5-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX0_TX001_STAT6_HELP,
T,HIST4-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX0_TX001_STAT6_HELP,

(GMX0_TX002_STAT6),2,GMX_TX_STATS_HIST5 (512-1023) / GMX_TX_STATS_HIST4 (256-511),GMX,GMX_GMX0_TX002_STAT6_HELP
T,HIST5-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX0_TX002_STAT6_HELP,
T,HIST4-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX0_TX002_STAT6_HELP,

(GMX0_TX000_STAT7),2,GMX_TX_STATS_HIST7 (1024-1518) / GMX_TX_STATS_HIST6 (>1518),GMX,GMX_GMX0_TX000_STAT7_HELP
T,HIST7-Number of packets sent with an octet count,1,32,Hex,8,GMX_GMX0_TX000_STAT7_HELP,
T,HIST6-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX0_TX000_STAT7_HELP,

(GMX0_TX001_STAT7),2,GMX_TX_STATS_HIST7 (1024-1518) / GMX_TX_STATS_HIST6 (>1518),GMX,GMX_GMX0_TX001_STAT7_HELP
T,HIST7-Number of packets sent with an octet count,1,32,Hex,8,GMX_GMX0_TX001_STAT7_HELP,
T,HIST6-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX0_TX001_STAT7_HELP,

(GMX0_TX002_STAT7),2,GMX_TX_STATS_HIST7 (1024-1518) / GMX_TX_STATS_HIST6 (>1518),GMX,GMX_GMX0_TX002_STAT7_HELP
T,HIST7-Number of packets sent with an octet count,1,32,Hex,8,GMX_GMX0_TX002_STAT7_HELP,
T,HIST6-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX0_TX002_STAT7_HELP,

(GMX0_TX000_STAT8),2,GMX_TX_STATS_MCST  / GMX_TX_STATS_BCST,GMX,GMX_GMX0_TX000_STAT8_HELP
T,MCST-Number of packets sent to multicast DMAC.,1,32,Hex,8,GMX_GMX0_TX000_STAT8_HELP,
T,BCST-Number of packets sent to broadcast DMAC.,33,32,Hex,8,GMX_GMX0_TX000_STAT8_HELP,

(GMX0_TX001_STAT8),2,GMX_TX_STATS_MCST  / GMX_TX_STATS_BCST,GMX,GMX_GMX0_TX001_STAT8_HELP
T,MCST-Number of packets sent to multicast DMAC.,1,32,Hex,8,GMX_GMX0_TX001_STAT8_HELP,
T,BCST-Number of packets sent to broadcast DMAC.,33,32,Hex,8,GMX_GMX0_TX001_STAT8_HELP,

(GMX0_TX002_STAT8),2,GMX_TX_STATS_MCST  / GMX_TX_STATS_BCST,GMX,GMX_GMX0_TX002_STAT8_HELP
T,MCST-Number of packets sent to multicast DMAC.,1,32,Hex,8,GMX_GMX0_TX002_STAT8_HELP,
T,BCST-Number of packets sent to broadcast DMAC.,33,32,Hex,8,GMX_GMX0_TX002_STAT8_HELP,

(GMX0_TX000_STAT9),2,GMX_TX_STATS_UNDFLW / GMX_TX_STATS_CTL,GMX,GMX_GMX0_TX000_STAT9_HELP
T,UNDFLW-Number of underflow packets,1,32,Hex,8,GMX_GMX0_TX000_STAT9_HELP,
T,CTL-Number of Control packets (PAUSE flow control),33,32,Hex,8,GMX_GMX0_TX000_STAT9_HELP,

(GMX0_TX001_STAT9),2,GMX_TX_STATS_UNDFLW / GMX_TX_STATS_CTL,GMX,GMX_GMX0_TX001_STAT9_HELP
T,UNDFLW-Number of underflow packets,1,32,Hex,8,GMX_GMX0_TX001_STAT9_HELP,
T,CTL-Number of Control packets (PAUSE flow control),33,32,Hex,8,GMX_GMX0_TX001_STAT9_HELP,

(GMX0_TX002_STAT9),2,GMX_TX_STATS_UNDFLW / GMX_TX_STATS_CTL,GMX,GMX_GMX0_TX002_STAT9_HELP
T,UNDFLW-Number of underflow packets,1,32,Hex,8,GMX_GMX0_TX002_STAT9_HELP,
T,CTL-Number of Control packets (PAUSE flow control),33,32,Hex,8,GMX_GMX0_TX002_STAT9_HELP,

(GMX0_TX000_STATS_CTL),2,TX Stats Control register,GMX,GMX_GMX0_TX000_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_TX000_STATS_CTL_HELP,
O,RD_CLR-Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX0_TX000_STATS_CTL_HELP,

(GMX0_TX001_STATS_CTL),2,TX Stats Control register,GMX,GMX_GMX0_TX001_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_TX001_STATS_CTL_HELP,
O,RD_CLR-Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX0_TX001_STATS_CTL_HELP,

(GMX0_TX002_STATS_CTL),2,TX Stats Control register,GMX,GMX_GMX0_TX002_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_TX002_STATS_CTL_HELP,
O,RD_CLR-Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX0_TX002_STATS_CTL_HELP,

(GMX0_TX000_THRESH),2,RGMII TX Threshold,GMX,GMX_GMX0_TX000_THRESH_HELP
T,Reserved-Reserved,1,57,Hex,15,GMX_GMX0_TX000_THRESH_HELP,
T,CNT-Number of 16B ticks to accumulate in the TX FIFO,58,7,Hex,2,GMX_GMX0_TX000_THRESH_HELP,

(GMX0_TX001_THRESH),2,RGMII TX Threshold,GMX,GMX_GMX0_TX001_THRESH_HELP
T,Reserved-Reserved,1,57,Hex,15,GMX_GMX0_TX001_THRESH_HELP,
T,CNT-Number of 16B ticks to accumulate in the TX FIFO,58,7,Hex,2,GMX_GMX0_TX001_THRESH_HELP,

(GMX0_TX002_THRESH),2,RGMII TX Threshold,GMX,GMX_GMX0_TX002_THRESH_HELP
T,Reserved-Reserved,1,57,Hex,15,GMX_GMX0_TX002_THRESH_HELP,
T,CNT-Number of 16B ticks to accumulate in the TX FIFO,58,7,Hex,2,GMX_GMX0_TX002_THRESH_HELP,

(GMX0_TX_BP),2,RGMII TX BackPressure Register,GMX,GMX_GMX0_TX_BP_HELP
T,Reserved-Reserved,1,61,Hex,16,GMX_GMX0_TX_BP_HELP,
T,BP-Per port BackPressure status,62,3,Hex,1,GMX_GMX0_TX_BP_HELP,

(GMX0_TX_COL_ATTEMPT),2,RGMII TX collision attempts before dropping frame,GMX,GMX_GMX0_TX_COL_ATTEMPT_HELP
T,Reserved-Reserved,1,59,Hex,15,GMX_GMX0_TX_COL_ATTEMPT_HELP,
T,LIMIT-Collision Attempts,60,5,Hex,2,GMX_GMX0_TX_COL_ATTEMPT_HELP,

(GMX0_TX_CORRUPT),2,TX - Corrupt TX packets with the ERR bit set,GMX,GMX_GMX0_TX_CORRUPT_HELP
T,Reserved-Reserved,1,61,Hex,16,GMX_GMX0_TX_CORRUPT_HELP,
T,CORRUPT-Per port error propagation,62,3,Hex,1,GMX_GMX0_TX_CORRUPT_HELP,

(GMX0_TX_IFG),3,RGMII TX Interframe Gap,GMX,GMX_GMX0_TX_IFG_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX0_TX_IFG_HELP,
T,IFG2-1/3 of the interframe gap timing (in IFG2*8 bits),57,4,Hex,1,GMX_GMX0_TX_IFG_HELP,
T,IFG1-2/3 of the interframe gap timing (in IFG1*8 bits),61,4,Hex,1,GMX_GMX0_TX_IFG_HELP,

(GMX0_TX_INT_EN),8,Interrupt Enable,GMX,GMX_GMX0_TX_INT_EN_HELP
T,Reserved-Reserved,1,49,Hex,13,GMX_GMX0_TX_INT_EN_HELP,
T,XSDEF-TX Excessive deferral (RGMII/halfdup mode only),50,3,Hex,1,GMX_GMX0_TX_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,GMX_GMX0_TX_INT_EN_HELP,
T,XSCOL-TX Excessive collisions (RGMII/halfdup mode only),54,3,Hex,1,GMX_GMX0_TX_INT_EN_HELP,
T,Reserved-Reserved,57,3,Hex,1,GMX_GMX0_TX_INT_EN_HELP,
T,UNDFLW-TX Underflow (RGMII mode only),60,3,Hex,1,GMX_GMX0_TX_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,GMX_GMX0_TX_INT_EN_HELP,
O,PKO_NXA-Port address out=of=range from PKO Interface,Enable,Disable,64,1,GMX_GMX0_TX_INT_EN_HELP,

(GMX0_TX_INT_REG),8,Interrupt Register,GMX,GMX_GMX0_TX_INT_REG_HELP
T,Reserved-Reserved,1,49,Hex,13,GMX_GMX0_TX_INT_REG_HELP,
T,XSDEF-TX Excessive deferral (RGMII/halfdup mode only),50,3,Hex,1,GMX_GMX0_TX_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,GMX_GMX0_TX_INT_REG_HELP,
T,XSCOL-TX Excessive collisions (RGMII/halfdup mode only),54,3,Hex,1,GMX_GMX0_TX_INT_REG_HELP,
T,Reserved-Reserved,57,3,Hex,1,GMX_GMX0_TX_INT_REG_HELP,
T,UNDFLW-TX Underflow (RGMII mode only),60,3,Hex,1,GMX_GMX0_TX_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,GMX_GMX0_TX_INT_REG_HELP,
O,PKO_NXA-Port address out=of=range from PKO Interface,Enable,Disable,64,1,GMX_GMX0_TX_INT_REG_HELP,

(GMX0_TX_JAM),2,RGMII TX Jam Pattern,GMX,GMX_GMX0_TX_JAM_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX0_TX_JAM_HELP,
T,JAM-Jam pattern,57,8,Hex,2,GMX_GMX0_TX_JAM_HELP,

(GMX0_TX_LFSR),2,LFSR used to implement truncated binary exponential backoff,GMX,GMX_GMX0_TX_LFSR_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX_LFSR_HELP,
T,LFSR-The current state of the LFSR used to feed random,49,16,Hex,4,GMX_GMX0_TX_LFSR_HELP,

(GMX0_TX_OVR_BP),6,RGMII TX Override BackPressure,GMX,GMX_GMX0_TX_OVR_BP_HELP
T,Reserved-Reserved,1,53,Hex,14,GMX_GMX0_TX_OVR_BP_HELP,
T,EN-Per port Enable back pressure override,54,3,Hex,1,GMX_GMX0_TX_OVR_BP_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,GMX_GMX0_TX_OVR_BP_HELP,
T,BP-Per port BackPressure status to use,58,3,Hex,1,GMX_GMX0_TX_OVR_BP_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,GMX_GMX0_TX_OVR_BP_HELP,
T,IGN_FULL-Ignore the RX FIFO full when computing BP,62,3,Hex,1,GMX_GMX0_TX_OVR_BP_HELP,

(GMX0_TX_PAUSE_PKT_DMAC),2,RGMII TX Pause Packet DMAC field,GMX,GMX_GMX0_TX_PAUSE_PKT_DMAC_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_TX_PAUSE_PKT_DMAC_HELP,
T,DMAC-The DMAC field placed is outbnd pause pkts,17,48,Hex,12,GMX_GMX0_TX_PAUSE_PKT_DMAC_HELP,

(GMX0_TX_PAUSE_PKT_TYPE),2,RGMII TX Pause Packet TYPE field,GMX,GMX_GMX0_TX_PAUSE_PKT_TYPE_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX_PAUSE_PKT_TYPE_HELP,
T,TYPE-The TYPE field placed is outbnd pause pkts,49,16,Hex,4,GMX_GMX0_TX_PAUSE_PKT_TYPE_HELP,

(GMX0_TX_PRTS),2,Common,GMX,GMX_GMX0_TX_PRTS_HELP
T,Reserved-Reserved,1,59,Hex,15,GMX_GMX0_TX_PRTS_HELP,
T,PRTS-Number of ports allowed on the interface,60,5,Hex,2,GMX_GMX0_TX_PRTS_HELP,

(GPIO_BIT_CFG0),7,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG0_HELP
T,Reserved-Reserved,1,52,Hex,13,GPIO_GPIO_BIT_CFG0_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_BIT_CFG0_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_BIT_CFG0_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG0_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG0_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG0_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG0_HELP,

(GPIO_BIT_CFG1),7,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG1_HELP
T,Reserved-Reserved,1,52,Hex,13,GPIO_GPIO_BIT_CFG1_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_BIT_CFG1_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_BIT_CFG1_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG1_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG1_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG1_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG1_HELP,

(GPIO_BIT_CFG2),7,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG2_HELP
T,Reserved-Reserved,1,52,Hex,13,GPIO_GPIO_BIT_CFG2_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_BIT_CFG2_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_BIT_CFG2_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG2_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG2_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG2_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG2_HELP,

(GPIO_BIT_CFG3),7,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG3_HELP
T,Reserved-Reserved,1,52,Hex,13,GPIO_GPIO_BIT_CFG3_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_BIT_CFG3_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_BIT_CFG3_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG3_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG3_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG3_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG3_HELP,

(GPIO_BIT_CFG4),7,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG4_HELP
T,Reserved-Reserved,1,52,Hex,13,GPIO_GPIO_BIT_CFG4_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_BIT_CFG4_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_BIT_CFG4_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG4_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG4_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG4_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG4_HELP,

(GPIO_BIT_CFG5),7,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG5_HELP
T,Reserved-Reserved,1,52,Hex,13,GPIO_GPIO_BIT_CFG5_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_BIT_CFG5_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_BIT_CFG5_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG5_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG5_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG5_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG5_HELP,

(GPIO_BIT_CFG6),7,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG6_HELP
T,Reserved-Reserved,1,52,Hex,13,GPIO_GPIO_BIT_CFG6_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_BIT_CFG6_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_BIT_CFG6_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG6_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG6_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG6_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG6_HELP,

(GPIO_BIT_CFG7),7,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG7_HELP
T,Reserved-Reserved,1,52,Hex,13,GPIO_GPIO_BIT_CFG7_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_BIT_CFG7_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_BIT_CFG7_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG7_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG7_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG7_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG7_HELP,

(GPIO_BIT_CFG8),7,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG8_HELP
T,Reserved-Reserved,1,52,Hex,13,GPIO_GPIO_BIT_CFG8_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_BIT_CFG8_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_BIT_CFG8_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG8_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG8_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG8_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG8_HELP,

(GPIO_BIT_CFG9),7,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG9_HELP
T,Reserved-Reserved,1,52,Hex,13,GPIO_GPIO_BIT_CFG9_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_BIT_CFG9_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_BIT_CFG9_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG9_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG9_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG9_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG9_HELP,

(GPIO_BIT_CFG10),7,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG10_HELP
T,Reserved-Reserved,1,52,Hex,13,GPIO_GPIO_BIT_CFG10_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_BIT_CFG10_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_BIT_CFG10_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG10_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG10_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG10_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG10_HELP,

(GPIO_BIT_CFG11),7,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG11_HELP
T,Reserved-Reserved,1,52,Hex,13,GPIO_GPIO_BIT_CFG11_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_BIT_CFG11_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_BIT_CFG11_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG11_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG11_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG11_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG11_HELP,

(GPIO_BIT_CFG12),7,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG12_HELP
T,Reserved-Reserved,1,52,Hex,13,GPIO_GPIO_BIT_CFG12_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_BIT_CFG12_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_BIT_CFG12_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG12_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG12_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG12_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG12_HELP,

(GPIO_BIT_CFG13),7,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG13_HELP
T,Reserved-Reserved,1,52,Hex,13,GPIO_GPIO_BIT_CFG13_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_BIT_CFG13_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_BIT_CFG13_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG13_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG13_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG13_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG13_HELP,

(GPIO_BIT_CFG14),7,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG14_HELP
T,Reserved-Reserved,1,52,Hex,13,GPIO_GPIO_BIT_CFG14_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_BIT_CFG14_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_BIT_CFG14_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG14_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG14_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG14_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG14_HELP,

(GPIO_BIT_CFG15),7,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG15_HELP
T,Reserved-Reserved,1,52,Hex,13,GPIO_GPIO_BIT_CFG15_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_BIT_CFG15_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_BIT_CFG15_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG15_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG15_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG15_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG15_HELP,

(GPIO_BOOT_ENA),3,Type=NCB,GPIO,GPIO_GPIO_BOOT_ENA_HELP
T,Reserved-Reserved,1,52,Hex,13,GPIO_GPIO_BOOT_ENA_HELP,
T,BOOT_ENA-Drive boot bus chip enables [7:4] on gpio [11:8],53,4,Hex,1,GPIO_GPIO_BOOT_ENA_HELP,
T,Reserved-Reserved,57,8,Hex,2,GPIO_GPIO_BOOT_ENA_HELP,

(GPIO_DBG_ENA),2,Type=NCB,GPIO,GPIO_GPIO_DBG_ENA_HELP
T,Reserved-Reserved,1,43,Hex,11,GPIO_GPIO_DBG_ENA_HELP,
T,DBG_ENA-Enable the debug port to be driven on the gpio,44,21,Hex,6,GPIO_GPIO_DBG_ENA_HELP,

(GPIO_INT_CLR),2,Type=NCB,GPIO,GPIO_GPIO_INT_CLR_HELP
T,Reserved-Reserved,1,48,Hex,12,GPIO_GPIO_INT_CLR_HELP,
T,TYPE-Clear the interrupt rising edge detector,49,16,Hex,4,GPIO_GPIO_INT_CLR_HELP,

(GPIO_RX_DAT),2,Type=NCB,GPIO,GPIO_GPIO_RX_DAT_HELP
T,Reserved-Reserved,1,40,Hex,10,GPIO_GPIO_RX_DAT_HELP,
T,DAT-GPIO Read Data,41,24,Hex,6,GPIO_GPIO_RX_DAT_HELP,

(GPIO_TX_CLR),2,Type=NCB,GPIO,GPIO_GPIO_TX_CLR_HELP
T,Reserved-Reserved,1,40,Hex,10,GPIO_GPIO_TX_CLR_HELP,
T,CLR-Bit mask to indicate which bits to drive to '0'.,41,24,Hex,6,GPIO_GPIO_TX_CLR_HELP,

(GPIO_TX_SET),2,Type=NCB,GPIO,GPIO_GPIO_TX_SET_HELP
T,Reserved-Reserved,1,40,Hex,10,GPIO_GPIO_TX_SET_HELP,
T,SET-Bit mask to indicate which bits to drive to '1'.,41,24,Hex,6,GPIO_GPIO_TX_SET_HELP,

(GPIO_XBIT_CFG16),6,Type=NCB,GPIO,GPIO_GPIO_XBIT_CFG16_HELP
T,Reserved-Reserved,1,52,Hex,13,GPIO_GPIO_XBIT_CFG16_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_XBIT_CFG16_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_XBIT_CFG16_HELP,
T,Reserved-Reserved,61,2,Hex,1,GPIO_GPIO_XBIT_CFG16_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_XBIT_CFG16_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_XBIT_CFG16_HELP,

(GPIO_XBIT_CFG17),6,Type=NCB,GPIO,GPIO_GPIO_XBIT_CFG17_HELP
T,Reserved-Reserved,1,52,Hex,13,GPIO_GPIO_XBIT_CFG17_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_XBIT_CFG17_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_XBIT_CFG17_HELP,
T,Reserved-Reserved,61,2,Hex,1,GPIO_GPIO_XBIT_CFG17_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_XBIT_CFG17_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_XBIT_CFG17_HELP,

(GPIO_XBIT_CFG18),6,Type=NCB,GPIO,GPIO_GPIO_XBIT_CFG18_HELP
T,Reserved-Reserved,1,52,Hex,13,GPIO_GPIO_XBIT_CFG18_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_XBIT_CFG18_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_XBIT_CFG18_HELP,
T,Reserved-Reserved,61,2,Hex,1,GPIO_GPIO_XBIT_CFG18_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_XBIT_CFG18_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_XBIT_CFG18_HELP,

(GPIO_XBIT_CFG19),6,Type=NCB,GPIO,GPIO_GPIO_XBIT_CFG19_HELP
T,Reserved-Reserved,1,52,Hex,13,GPIO_GPIO_XBIT_CFG19_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_XBIT_CFG19_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_XBIT_CFG19_HELP,
T,Reserved-Reserved,61,2,Hex,1,GPIO_GPIO_XBIT_CFG19_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_XBIT_CFG19_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_XBIT_CFG19_HELP,

(GPIO_XBIT_CFG20),6,Type=NCB,GPIO,GPIO_GPIO_XBIT_CFG20_HELP
T,Reserved-Reserved,1,52,Hex,13,GPIO_GPIO_XBIT_CFG20_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_XBIT_CFG20_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_XBIT_CFG20_HELP,
T,Reserved-Reserved,61,2,Hex,1,GPIO_GPIO_XBIT_CFG20_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_XBIT_CFG20_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_XBIT_CFG20_HELP,

(GPIO_XBIT_CFG21),6,Type=NCB,GPIO,GPIO_GPIO_XBIT_CFG21_HELP
T,Reserved-Reserved,1,52,Hex,13,GPIO_GPIO_XBIT_CFG21_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_XBIT_CFG21_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_XBIT_CFG21_HELP,
T,Reserved-Reserved,61,2,Hex,1,GPIO_GPIO_XBIT_CFG21_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_XBIT_CFG21_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_XBIT_CFG21_HELP,

(GPIO_XBIT_CFG22),6,Type=NCB,GPIO,GPIO_GPIO_XBIT_CFG22_HELP
T,Reserved-Reserved,1,52,Hex,13,GPIO_GPIO_XBIT_CFG22_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_XBIT_CFG22_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_XBIT_CFG22_HELP,
T,Reserved-Reserved,61,2,Hex,1,GPIO_GPIO_XBIT_CFG22_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_XBIT_CFG22_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_XBIT_CFG22_HELP,

(GPIO_XBIT_CFG23),6,Type=NCB,GPIO,GPIO_GPIO_XBIT_CFG23_HELP
T,Reserved-Reserved,1,52,Hex,13,GPIO_GPIO_XBIT_CFG23_HELP,
T,FIL_SEL-Global counter bit=select (controls sample rate),53,4,Hex,1,GPIO_GPIO_XBIT_CFG23_HELP,
T,FIL_CNT-Number of consecutive samples to change state,57,4,Hex,1,GPIO_GPIO_XBIT_CFG23_HELP,
T,Reserved-Reserved,61,2,Hex,1,GPIO_GPIO_XBIT_CFG23_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_XBIT_CFG23_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_XBIT_CFG23_HELP,

(IOB_BIST_STATUS),19,BIST Status of IOB Memories,IOB,IOB_IOB_BIST_STATUS_HELP
T,Reserved-Reserved,1,46,Hex,12,IOB_IOB_BIST_STATUS_HELP,
O,ICNRCB-icnr_cb_reg_fifo_bist_status,Enable,Disable,47,1,IOB_IOB_BIST_STATUS_HELP,
O,ICR0-Reserved,Enable,Disable,48,1,IOB_IOB_BIST_STATUS_HELP,
O,ICR1-Reserved,Enable,Disable,49,1,IOB_IOB_BIST_STATUS_HELP,
O,ICNR1-icnr_reg_mem1_bist_status,Enable,Disable,50,1,IOB_IOB_BIST_STATUS_HELP,
O,ICNR0-icnr_reg_mem0_bist_status,Enable,Disable,51,1,IOB_IOB_BIST_STATUS_HELP,
O,IBDR0-ibdr_bist_req_fifo0_status,Enable,Disable,52,1,IOB_IOB_BIST_STATUS_HELP,
O,IBDR1-ibdr_bist_req_fifo1_status,Enable,Disable,53,1,IOB_IOB_BIST_STATUS_HELP,
O,IBR0-ibr_bist_rsp_fifo0_status,Enable,Disable,54,1,IOB_IOB_BIST_STATUS_HELP,
O,IBR1-ibr_bist_rsp_fifo1_status,Enable,Disable,55,1,IOB_IOB_BIST_STATUS_HELP,
O,ICNRT-icnr_tag_cb_reg_fifo_bist_status,Enable,Disable,56,1,IOB_IOB_BIST_STATUS_HELP,
O,IBRQ0-ibrq_bist_req_fifo0_status,Enable,Disable,57,1,IOB_IOB_BIST_STATUS_HELP,
O,IBRQ1-ibrq_bist_req_fifo1_status,Enable,Disable,58,1,IOB_IOB_BIST_STATUS_HELP,
O,ICRN0-icr_ncb_bist_mem0_status,Enable,Disable,59,1,IOB_IOB_BIST_STATUS_HELP,
O,ICRN1-icr_ncb_bist_mem1_status,Enable,Disable,60,1,IOB_IOB_BIST_STATUS_HELP,
O,ICRP0-icr_pko_bist_mem0_status,Enable,Disable,61,1,IOB_IOB_BIST_STATUS_HELP,
O,ICRP1-icr_pko_bist_mem1_status,Enable,Disable,62,1,IOB_IOB_BIST_STATUS_HELP,
O,IBD-ibd_bist_mem0_status,Enable,Disable,63,1,IOB_IOB_BIST_STATUS_HELP,
O,ICD-icd_ncb_fifo_bist_status,Enable,Disable,64,1,IOB_IOB_BIST_STATUS_HELP,

(IOB_CTL_STATUS),6,IOB Control Status = IOB Control and Status Register,IOB,IOB_IOB_CTL_STATUS_HELP
T,Reserved-Reserved,1,59,Hex,15,IOB_IOB_CTL_STATUS_HELP,
O,OUTB_MAT-Was a match on the outbound bus to the inb pattern,Enable,Disable,60,1,IOB_IOB_CTL_STATUS_HELP,
O,INB_MAT-Was a match on the inbound bus to the inb pattern,Enable,Disable,61,1,IOB_IOB_CTL_STATUS_HELP,
O,PKO_ENB-Toggles the endian style of the FAU for the PKO.,Enable,Disable,62,1,IOB_IOB_CTL_STATUS_HELP,
O,DWB_ENB-Enables the DWB function of the IOB.,Enable,Disable,63,1,IOB_IOB_CTL_STATUS_HELP,
O,FAU_END-Toggles the endian style of the FAU. '0' is for,Enable,Disable,64,1,IOB_IOB_CTL_STATUS_HELP,

(IOB_FAU_TIMEOUT),3,FAU Timeout = Fetch and Add Unit Tag-Switch Timeout,IOB,IOB_IOB_FAU_TIMEOUT_HELP
T,Reserved-Reserved,1,51,Hex,13,IOB_IOB_FAU_TIMEOUT_HELP,
O,TOUT_ENB-The enable for the FAU timeout feature.,Enable,Disable,52,1,IOB_IOB_FAU_TIMEOUT_HELP,
T,TOUT_VAL-When a tag request arrives from the PP a timer is,53,12,Hex,3,IOB_IOB_FAU_TIMEOUT_HELP,

(IOB_INB_CONTROL_MATCH),5,IOB Inbound Control Match,IOB,IOB_IOB_INB_CONTROL_MATCH_HELP
T,Reserved-Reserved,1,35,Hex,9,IOB_IOB_INB_CONTROL_MATCH_HELP,
T,MASK-Pattern to match on the inbound NCB.,36,8,Hex,2,IOB_IOB_INB_CONTROL_MATCH_HELP,
T,OPC-Pattern to match on the inbound NCB.,44,4,Hex,1,IOB_IOB_INB_CONTROL_MATCH_HELP,
T,DST-Pattern to match on the inbound NCB.,48,9,Hex,3,IOB_IOB_INB_CONTROL_MATCH_HELP,
T,SRC-Pattern to match on the inbound NCB.,57,8,Hex,2,IOB_IOB_INB_CONTROL_MATCH_HELP,

(IOB_INB_CONTROL_MATCH_ENB),5,IOB Inbound Control Match Enable,IOB,IOB_IOB_INB_CONTROL_MATCH_ENB_HELP
T,Reserved-Reserved,1,35,Hex,9,IOB_IOB_INB_CONTROL_MATCH_ENB_HELP,
T,MASK-Pattern to match on the inbound NCB.,36,8,Hex,2,IOB_IOB_INB_CONTROL_MATCH_ENB_HELP,
T,OPC-Pattern to match on the inbound NCB.,44,4,Hex,1,IOB_IOB_INB_CONTROL_MATCH_ENB_HELP,
T,DST-Pattern to match on the inbound NCB.,48,9,Hex,3,IOB_IOB_INB_CONTROL_MATCH_ENB_HELP,
T,SRC-Pattern to match on the inbound NCB.,57,8,Hex,2,IOB_IOB_INB_CONTROL_MATCH_ENB_HELP,

(IOB_INB_DATA_MATCH),1,IOB Inbound Data Match,IOB,IOB_IOB_INB_DATA_MATCH_HELP
T,DATA-Pattern to match on the inbound NCB.,1,64,Hex,16,IOB_IOB_INB_DATA_MATCH_HELP,

(IOB_INB_DATA_MATCH_ENB),1,IOB Inbound Data Match Enable,IOB,IOB_IOB_INB_DATA_MATCH_ENB_HELP
T,DATA-Bit to enable match of.,1,64,Hex,16,IOB_IOB_INB_DATA_MATCH_ENB_HELP,

(IOB_INT_ENB),5,IOB's Interrupt Enable,IOB,IOB_IOB_INT_ENB_HELP
T,Reserved-Reserved,1,60,Hex,15,IOB_IOB_INT_ENB_HELP,
O,P_EOP-When set (1) and bit 3 of the IOB_INT_SUM,Enable,Disable,61,1,IOB_IOB_INT_ENB_HELP,
O,P_SOP-When set (1) and bit 2 of the IOB_INT_SUM,Enable,Disable,62,1,IOB_IOB_INT_ENB_HELP,
O,NP_EOP-When set (1) and bit 1 of the IOB_INT_SUM,Enable,Disable,63,1,IOB_IOB_INT_ENB_HELP,
O,NP_SOP-When set (1) and bit 0 of the IOB_INT_SUM,Enable,Disable,64,1,IOB_IOB_INT_ENB_HELP,

(IOB_INT_SUM),5,IOB's Interrupt Summary Register,IOB,IOB_IOB_INT_SUM_HELP
T,Reserved-Reserved,1,60,Hex,15,IOB_IOB_INT_SUM_HELP,
O,P_EOP-Set when a EOP is followed by an EOP for the same,Enable,Disable,61,1,IOB_IOB_INT_SUM_HELP,
O,P_SOP-Set when a SOP is followed by an SOP for the same,Enable,Disable,62,1,IOB_IOB_INT_SUM_HELP,
O,NP_EOP-Set when a EOP is followed by an EOP for the same,Enable,Disable,63,1,IOB_IOB_INT_SUM_HELP,
O,NP_SOP-Set when a SOP is followed by an SOP for the same,Enable,Disable,64,1,IOB_IOB_INT_SUM_HELP,

(IOB_OUTB_CONTROL_MATCH),5,IOB Outbound Control Match,IOB,IOB_IOB_OUTB_CONTROL_MATCH_HELP
T,Reserved-Reserved,1,38,Hex,10,IOB_IOB_OUTB_CONTROL_MATCH_HELP,
T,MASK-Pattern to match on the outbound NCB.,39,8,Hex,2,IOB_IOB_OUTB_CONTROL_MATCH_HELP,
O,EOT-Pattern to match on the outbound NCB.,Enable,Disable,47,1,IOB_IOB_OUTB_CONTROL_MATCH_HELP,
T,DST-Pattern to match on the outbound NCB.,48,8,Hex,2,IOB_IOB_OUTB_CONTROL_MATCH_HELP,
T,SRC-Pattern to match on the outbound NCB.,56,9,Hex,3,IOB_IOB_OUTB_CONTROL_MATCH_HELP,

(IOB_OUTB_CONTROL_MATCH_ENB),5,IOB Outbound Control Match Enable,IOB,IOB_IOB_OUTB_CONTROL_MATCH_ENB_HELP
T,Reserved-Reserved,1,38,Hex,10,IOB_IOB_OUTB_CONTROL_MATCH_ENB_HELP,
T,MASK-Pattern to match on the outbound NCB.,39,8,Hex,2,IOB_IOB_OUTB_CONTROL_MATCH_ENB_HELP,
O,EOT-Pattern to match on the outbound NCB.,Enable,Disable,47,1,IOB_IOB_OUTB_CONTROL_MATCH_ENB_HELP,
T,DST-Pattern to match on the outbound NCB.,48,8,Hex,2,IOB_IOB_OUTB_CONTROL_MATCH_ENB_HELP,
T,SRC-Pattern to match on the outbound NCB.,56,9,Hex,3,IOB_IOB_OUTB_CONTROL_MATCH_ENB_HELP,

(IOB_OUTB_DATA_MATCH),1,IOB Outbound Data Match,IOB,IOB_IOB_OUTB_DATA_MATCH_HELP
T,DATA-Pattern to match on the outbound NCB.,1,64,Hex,16,IOB_IOB_OUTB_DATA_MATCH_HELP,

(IOB_OUTB_DATA_MATCH_ENB),1,IOB Outbound Data Match Enable,IOB,IOB_IOB_OUTB_DATA_MATCH_ENB_HELP
T,DATA-Bit to enable match of.,1,64,Hex,16,IOB_IOB_OUTB_DATA_MATCH_ENB_HELP,

(IOB_PKT_ERR),2,IOB Packet Error Register,IOB,IOB_IOB_PKT_ERR_HELP
T,Reserved-Reserved,1,58,Hex,15,IOB_IOB_PKT_ERR_HELP,
T,PORT-When IOB_INT_SUM[3:0] bit is set this field,59,6,Hex,2,IOB_IOB_PKT_ERR_HELP,

(IPD_1ST_MBUFF_SKIP),2,IPD First MBUFF Word Skip Size,IPD,IPD_IPD_1ST_MBUFF_SKIP_HELP
T,Reserved-Reserved,1,58,Hex,15,IPD_IPD_1ST_MBUFF_SKIP_HELP,
T,SKIP_SZ-The number of 8=byte words from the top of the,59,6,Hex,2,IPD_IPD_1ST_MBUFF_SKIP_HELP,

(IPD_1ST_NEXT_PTR_BACK),2,IPD_1st_NEXT_PTR_BACK = IPD First Next Pointer Back Values,IPD,IPD_IPD_1ST_NEXT_PTR_BACK_HELP
T,Reserved-Reserved,1,60,Hex,15,IPD_IPD_1ST_NEXT_PTR_BACK_HELP,
T,BACK-Used to find head of buffer from the nxt=hdr=ptr.,61,4,Hex,1,IPD_IPD_1ST_NEXT_PTR_BACK_HELP,

(IPD_2ND_NEXT_PTR_BACK),2,IPD_2nd_NEXT_PTR_BACK = IPD Second Next Pointer Back Value,IPD,IPD_IPD_2ND_NEXT_PTR_BACK_HELP
T,Reserved-Reserved,1,60,Hex,15,IPD_IPD_2ND_NEXT_PTR_BACK_HELP,
T,BACK-Used to find head of buffer from the nxt=hdr=ptr.,61,4,Hex,1,IPD_IPD_2ND_NEXT_PTR_BACK_HELP,

(IPD_BIST_STATUS),17,IPD BIST STATUS,IPD,IPD_IPD_BIST_STATUS_HELP
T,Reserved-Reserved,1,48,Hex,12,IPD_IPD_BIST_STATUS_HELP,
O,PWQ_WQED-PWQ PIP WQE DONE Memory Bist Status.,Enable,Disable,49,1,IPD_IPD_BIST_STATUS_HELP,
O,PWQ_WP1-PWQ WQE PAGE1 PTR Memory Bist Status.,Enable,Disable,50,1,IPD_IPD_BIST_STATUS_HELP,
O,PWQ_POW-PWQ POW MEM Memory Bist Status.,Enable,Disable,51,1,IPD_IPD_BIST_STATUS_HELP,
O,IPQ_PBE1-IPQ PBE1 Memory Bist Status.,Enable,Disable,52,1,IPD_IPD_BIST_STATUS_HELP,
O,IPQ_PBE0-IPQ PBE0 Memory Bist Status.,Enable,Disable,53,1,IPD_IPD_BIST_STATUS_HELP,
O,PBM3-PBM3 Memory Bist Status.,Enable,Disable,54,1,IPD_IPD_BIST_STATUS_HELP,
O,PBM2-PBM2 Memory Bist Status.,Enable,Disable,55,1,IPD_IPD_BIST_STATUS_HELP,
O,PBM1-PBM1 Memory Bist Status.,Enable,Disable,56,1,IPD_IPD_BIST_STATUS_HELP,
O,PBM0-PBM0 Memory Bist Status.,Enable,Disable,57,1,IPD_IPD_BIST_STATUS_HELP,
O,PBM_WORD-PBM_WORD Memory Bist Status.,Enable,Disable,58,1,IPD_IPD_BIST_STATUS_HELP,
O,PWQ1-PWQ1 Memory Bist Status.,Enable,Disable,59,1,IPD_IPD_BIST_STATUS_HELP,
O,PWQ0-PWQ0 Memory Bist Status.,Enable,Disable,60,1,IPD_IPD_BIST_STATUS_HELP,
O,PRC_OFF-PRC_OFF Memory Bist Status.,Enable,Disable,61,1,IPD_IPD_BIST_STATUS_HELP,
O,IPD_OLD-IPD_OLD Memory Bist Status.,Enable,Disable,62,1,IPD_IPD_BIST_STATUS_HELP,
O,IPD_NEW-IPD_NEW Memory Bist Status.,Enable,Disable,63,1,IPD_IPD_BIST_STATUS_HELP,
O,PWP-PWP Memory Bist Status.,Enable,Disable,64,1,IPD_IPD_BIST_STATUS_HELP,

(IPD_BP_PRT_RED_END),2,IPD Backpressure Port RED Enable,IPD,IPD_IPD_BP_PRT_RED_END_HELP
T,Reserved-Reserved,1,28,Hex,7,IPD_IPD_BP_PRT_RED_END_HELP,
T,PRT_ENB-The port corresponding to the bit position in this,29,36,Hex,9,IPD_IPD_BP_PRT_RED_END_HELP,

(IPD_CLK_COUNT),1,IPD Clock Count,IPD,IPD_IPD_CLK_COUNT_HELP
T,CLK_CNT-This counter will be zeroed when reset is applied,1,64,Hex,16,IPD_IPD_CLK_COUNT_HELP,

(IPD_CTL_STATUS),10,IPS'd Control Status Register,IPD,IPD_IPD_CTL_STATUS_HELP
T,Reserved-Reserved,1,54,Hex,14,IPD_IPD_CTL_STATUS_HELP,
O,LEN_M8-Setting of this bit will subtract 8 from the,Enable,Disable,55,1,IPD_IPD_CTL_STATUS_HELP,
O,RESET-When set '1' causes a reset of the IPD except,Enable,Disable,56,1,IPD_IPD_CTL_STATUS_HELP,
O,ADDPKT-When IPD_CTL_STATUS[ADDPKT] is set,Enable,Disable,57,1,IPD_IPD_CTL_STATUS_HELP,
O,NADDBUF-When IPD_CTL_STATUS[NADDBUF] is set,Enable,Disable,58,1,IPD_IPD_CTL_STATUS_HELP,
O,PKT_LEND-Changes PKT to little endian writes to L2C,Enable,Disable,59,1,IPD_IPD_CTL_STATUS_HELP,
O,WQE_LEND-Changes WQE to little endian writes to L2C,Enable,Disable,60,1,IPD_IPD_CTL_STATUS_HELP,
O,PBP_EN-Port back pressure enable. When set '1' enables,Enable,Disable,61,1,IPD_IPD_CTL_STATUS_HELP,
T,OPC_MODE-0 ==> All packet data (and next buffer pointers),62,2,Hex,1,IPD_IPD_CTL_STATUS_HELP,
O,IPD_EN-When set '1' enable the operation of the IPD.,Enable,Disable,64,1,IPD_IPD_CTL_STATUS_HELP,

(IPD_INT_ENB),6,IPD_INTERRUPT_ENB = IPD Interrupt Enable Register,IPD,IPD_IPD_INT_ENB_HELP
T,Reserved-Reserved,1,59,Hex,15,IPD_IPD_INT_ENB_HELP,
O,BP_SUB-Enables interrupts when a backpressure subtract,Enable,Disable,60,1,IPD_IPD_INT_ENB_HELP,
O,PRC_PAR3-Enable parity error interrupts for bits,Enable,Disable,61,1,IPD_IPD_INT_ENB_HELP,
O,PRC_PAR2-Enable parity error interrupts for bits,Enable,Disable,62,1,IPD_IPD_INT_ENB_HELP,
O,PRC_PAR1-Enable parity error interrupts for bits,Enable,Disable,63,1,IPD_IPD_INT_ENB_HELP,
O,PRC_PAR0-Enable parity error interrupts for bits,Enable,Disable,64,1,IPD_IPD_INT_ENB_HELP,

(IPD_INT_SUM),6,IPD_INTERRUPT_SUM = IPD Interrupt Summary Register,IPD,IPD_IPD_INT_SUM_HELP
T,Reserved-Reserved,1,59,Hex,15,IPD_IPD_INT_SUM_HELP,
O,BP_SUB-Set when a backpressure subtract is done with a,Enable,Disable,60,1,IPD_IPD_INT_SUM_HELP,
O,PRC_PAR3-Set when a parity error is dected for bits,Enable,Disable,61,1,IPD_IPD_INT_SUM_HELP,
O,PRC_PAR2-Set when a parity error is dected for bits,Enable,Disable,62,1,IPD_IPD_INT_SUM_HELP,
O,PRC_PAR1-Set when a parity error is dected for bits,Enable,Disable,63,1,IPD_IPD_INT_SUM_HELP,
O,PRC_PAR0-Set when a parity error is dected for bits,Enable,Disable,64,1,IPD_IPD_INT_SUM_HELP,

(IPD_NOT_1ST_MBUFF_SKIP),2,IPD Not First MBUFF Word Skip Size,IPD,IPD_IPD_NOT_1ST_MBUFF_SKIP_HELP
T,Reserved-Reserved,1,58,Hex,15,IPD_IPD_NOT_1ST_MBUFF_SKIP_HELP,
T,SKIP_SZ-The number of 8=byte words from the top of any,59,6,Hex,2,IPD_IPD_NOT_1ST_MBUFF_SKIP_HELP,

(IPD_PACKET_MBUFF_SIZE),2,IPD's PACKET MUBUF Size In Words,IPD,IPD_IPD_PACKET_MBUFF_SIZE_HELP
T,Reserved-Reserved,1,52,Hex,13,IPD_IPD_PACKET_MBUFF_SIZE_HELP,
T,MB_SIZE-The number of 8=byte words in a MBUF.,53,12,Hex,3,IPD_IPD_PACKET_MBUFF_SIZE_HELP,

(IPD_PKT_PTR_VALID),2,IPD's Packet Pointer Valid,IPD,IPD_IPD_PKT_PTR_VALID_HELP
T,Reserved-Reserved,1,35,Hex,9,IPD_IPD_PKT_PTR_VALID_HELP,
T,PTR-Pointer value.,36,29,Hex,8,IPD_IPD_PKT_PTR_VALID_HELP,

(IPD_PORT0_BP_PAGE_CNT),3,IPD_PORTX_BP_PAGE_CNT = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT0_BP_PAGE_CNT_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT0_BP_PAGE_CNT_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT0_BP_PAGE_CNT_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT0_BP_PAGE_CNT_HELP,

(IPD_PORT1_BP_PAGE_CNT),3,IPD_PORTX_BP_PAGE_CNT = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT1_BP_PAGE_CNT_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT1_BP_PAGE_CNT_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT1_BP_PAGE_CNT_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT1_BP_PAGE_CNT_HELP,

(IPD_PORT2_BP_PAGE_CNT),3,IPD_PORTX_BP_PAGE_CNT = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT2_BP_PAGE_CNT_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT2_BP_PAGE_CNT_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT2_BP_PAGE_CNT_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT2_BP_PAGE_CNT_HELP,

(IPD_PORT32_BP_PAGE_CNT),3,IPD_PORTX_BP_PAGE_CNT = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT32_BP_PAGE_CNT_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT32_BP_PAGE_CNT_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT32_BP_PAGE_CNT_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT32_BP_PAGE_CNT_HELP,

(IPD_PORT33_BP_PAGE_CNT),3,IPD_PORTX_BP_PAGE_CNT = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT33_BP_PAGE_CNT_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT33_BP_PAGE_CNT_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT33_BP_PAGE_CNT_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT33_BP_PAGE_CNT_HELP,

(IPD_PORT_BP_COUNTERS_PAIR0),2,X = MBUF Counters port Ports used to generate Back Pressure Per Port.,IPD,IPD_IPD_PORT_BP_COUNTERS_PAIR0_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS_PAIR0_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS_PAIR0_HELP,

(IPD_PORT_BP_COUNTERS_PAIR1),2,X = MBUF Counters port Ports used to generate Back Pressure Per Port.,IPD,IPD_IPD_PORT_BP_COUNTERS_PAIR1_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS_PAIR1_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS_PAIR1_HELP,

(IPD_PORT_BP_COUNTERS_PAIR2),2,X = MBUF Counters port Ports used to generate Back Pressure Per Port.,IPD,IPD_IPD_PORT_BP_COUNTERS_PAIR2_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS_PAIR2_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS_PAIR2_HELP,

(IPD_PORT_BP_COUNTERS_PAIR32),2,X = MBUF Counters port Ports used to generate Back Pressure Per Port.,IPD,IPD_IPD_PORT_BP_COUNTERS_PAIR32_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS_PAIR32_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS_PAIR32_HELP,

(IPD_PORT_BP_COUNTERS_PAIR33),2,X = MBUF Counters port Ports used to generate Back Pressure Per Port.,IPD,IPD_IPD_PORT_BP_COUNTERS_PAIR33_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS_PAIR33_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS_PAIR33_HELP,

(IPD_PRC_HOLD_PTR_FIFO_CTL),6,IPD's PRC Holding Pointer FIFO Control,IPD,IPD_IPD_PRC_HOLD_PTR_FIFO_CTL_HELP
T,Reserved-Reserved,1,25,Hex,7,IPD_IPD_PRC_HOLD_PTR_FIFO_CTL_HELP,
T,MAX_PKT-Maximum number of Packet=Pointers that COULD be,26,3,Hex,1,IPD_IPD_PRC_HOLD_PTR_FIFO_CTL_HELP,
T,PRADDR-Present Packet=Pointer read address.,29,3,Hex,1,IPD_IPD_PRC_HOLD_PTR_FIFO_CTL_HELP,
T,PTR-The output of the prc=holding=fifo.,32,29,Hex,8,IPD_IPD_PRC_HOLD_PTR_FIFO_CTL_HELP,
O,CENA-Active low Chip Enable that controls the,Enable,Disable,61,1,IPD_IPD_PRC_HOLD_PTR_FIFO_CTL_HELP,
T,RADDR-Sets the address to read from in the holding.,62,3,Hex,1,IPD_IPD_PRC_HOLD_PTR_FIFO_CTL_HELP,

(IPD_PRC_PORT_PTR_FIFO_CTL),5,IPD's PRC PORT Pointer FIFO Control,IPD,IPD_IPD_PRC_PORT_PTR_FIFO_CTL_HELP
T,Reserved-Reserved,1,20,Hex,5,IPD_IPD_PRC_PORT_PTR_FIFO_CTL_HELP,
T,MAX_PKT-Maximum number of Packet=Pointers that are in,21,7,Hex,2,IPD_IPD_PRC_PORT_PTR_FIFO_CTL_HELP,
T,PTR-The output of the prc=port=ptr=fifo.,28,29,Hex,8,IPD_IPD_PRC_PORT_PTR_FIFO_CTL_HELP,
O,CENA-Active low Chip Enable to the read port of the,Enable,Disable,57,1,IPD_IPD_PRC_PORT_PTR_FIFO_CTL_HELP,
T,RADDR-Sets the address to read from in the port,58,7,Hex,2,IPD_IPD_PRC_PORT_PTR_FIFO_CTL_HELP,

(IPD_PTR_COUNT),6,IPD Page Pointer Count,IPD,IPD_IPD_PTR_COUNT_HELP
T,Reserved-Reserved,1,45,Hex,12,IPD_IPD_PTR_COUNT_HELP,
O,PKTV_CNT-PKT Ptr Valid.,Enable,Disable,46,1,IPD_IPD_PTR_COUNT_HELP,
O,WQEV_CNT-WQE Ptr Valid. This value is '1' when a WQE,Enable,Disable,47,1,IPD_IPD_PTR_COUNT_HELP,
T,PFIF_CNT-See PKT_PCNT.,48,3,Hex,1,IPD_IPD_PTR_COUNT_HELP,
T,PKT_PCNT-This value plus PFIF_CNT plus 5 is the number,51,7,Hex,2,IPD_IPD_PTR_COUNT_HELP,
T,WQE_PCNT-Number of page pointers for WQE storage that are,58,7,Hex,2,IPD_IPD_PTR_COUNT_HELP,

(IPD_PWP_PTR_FIFO_CTL),7,IPD's PWP Pointer FIFO Control,IPD,IPD_IPD_PWP_PTR_FIFO_CTL_HELP
T,Reserved-Reserved,1,3,Hex,1,IPD_IPD_PWP_PTR_FIFO_CTL_HELP,
T,MAX_CNTS-Maximum number of Packet=Pointers or WQE=Pointers,4,7,Hex,2,IPD_IPD_PWP_PTR_FIFO_CTL_HELP,
T,WRADDR-Present FIFO WQE Read address.,11,8,Hex,2,IPD_IPD_PWP_PTR_FIFO_CTL_HELP,
T,PRADDR-Present FIFO Packet Read address.,19,8,Hex,2,IPD_IPD_PWP_PTR_FIFO_CTL_HELP,
T,PTR-The output of the pwp_fifo.,27,29,Hex,8,IPD_IPD_PWP_PTR_FIFO_CTL_HELP,
O,CENA-Active low Chip Enable to the read port of the,Enable,Disable,56,1,IPD_IPD_PWP_PTR_FIFO_CTL_HELP,
T,RADDR-Sets the address to read from in the pwp_fifo.,57,8,Hex,2,IPD_IPD_PWP_PTR_FIFO_CTL_HELP,

(IPD_QOS0_RED_MARKS),2,IPD_QOS0_RED_MARKS = IPD QOS 0 Marks Red High Low,IPD,IPD_IPD_QOS0_RED_MARKS_HELP
T,DROP-Packets will be dropped when the average value of,1,32,Hex,8,IPD_IPD_QOS0_RED_MARKS_HELP,
T,PASS-Packets will be passed when the average value of,33,32,Hex,8,IPD_IPD_QOS0_RED_MARKS_HELP,

(IPD_QOS1_RED_MARKS),2,IPD_QOS0_RED_MARKS = IPD QOS 0 Marks Red High Low,IPD,IPD_IPD_QOS1_RED_MARKS_HELP
T,DROP-Packets will be dropped when the average value of,1,32,Hex,8,IPD_IPD_QOS1_RED_MARKS_HELP,
T,PASS-Packets will be passed when the average value of,33,32,Hex,8,IPD_IPD_QOS1_RED_MARKS_HELP,

(IPD_QOS2_RED_MARKS),2,IPD_QOS0_RED_MARKS = IPD QOS 0 Marks Red High Low,IPD,IPD_IPD_QOS2_RED_MARKS_HELP
T,DROP-Packets will be dropped when the average value of,1,32,Hex,8,IPD_IPD_QOS2_RED_MARKS_HELP,
T,PASS-Packets will be passed when the average value of,33,32,Hex,8,IPD_IPD_QOS2_RED_MARKS_HELP,

(IPD_QOS3_RED_MARKS),2,IPD_QOS0_RED_MARKS = IPD QOS 0 Marks Red High Low,IPD,IPD_IPD_QOS3_RED_MARKS_HELP
T,DROP-Packets will be dropped when the average value of,1,32,Hex,8,IPD_IPD_QOS3_RED_MARKS_HELP,
T,PASS-Packets will be passed when the average value of,33,32,Hex,8,IPD_IPD_QOS3_RED_MARKS_HELP,

(IPD_QOS4_RED_MARKS),2,IPD_QOS0_RED_MARKS = IPD QOS 0 Marks Red High Low,IPD,IPD_IPD_QOS4_RED_MARKS_HELP
T,DROP-Packets will be dropped when the average value of,1,32,Hex,8,IPD_IPD_QOS4_RED_MARKS_HELP,
T,PASS-Packets will be passed when the average value of,33,32,Hex,8,IPD_IPD_QOS4_RED_MARKS_HELP,

(IPD_QOS5_RED_MARKS),2,IPD_QOS0_RED_MARKS = IPD QOS 0 Marks Red High Low,IPD,IPD_IPD_QOS5_RED_MARKS_HELP
T,DROP-Packets will be dropped when the average value of,1,32,Hex,8,IPD_IPD_QOS5_RED_MARKS_HELP,
T,PASS-Packets will be passed when the average value of,33,32,Hex,8,IPD_IPD_QOS5_RED_MARKS_HELP,

(IPD_QOS6_RED_MARKS),2,IPD_QOS0_RED_MARKS = IPD QOS 0 Marks Red High Low,IPD,IPD_IPD_QOS6_RED_MARKS_HELP
T,DROP-Packets will be dropped when the average value of,1,32,Hex,8,IPD_IPD_QOS6_RED_MARKS_HELP,
T,PASS-Packets will be passed when the average value of,33,32,Hex,8,IPD_IPD_QOS6_RED_MARKS_HELP,

(IPD_QOS7_RED_MARKS),2,IPD_QOS0_RED_MARKS = IPD QOS 0 Marks Red High Low,IPD,IPD_IPD_QOS7_RED_MARKS_HELP
T,DROP-Packets will be dropped when the average value of,1,32,Hex,8,IPD_IPD_QOS7_RED_MARKS_HELP,
T,PASS-Packets will be passed when the average value of,33,32,Hex,8,IPD_IPD_QOS7_RED_MARKS_HELP,

(IPD_QUE0_FREE_PAGE_CNT),2,IPD Queue0 Free Page Count,IPD,IPD_IPD_QUE0_FREE_PAGE_CNT_HELP
T,Reserved-Reserved,1,32,Hex,8,IPD_IPD_QUE0_FREE_PAGE_CNT_HELP,
T,Q0_PCNT-Number of Queue=0 Page Pointers Available.,33,32,Hex,8,IPD_IPD_QUE0_FREE_PAGE_CNT_HELP,

(IPD_RED_PORT_ENABLE),3,IPD RED Port Enable,IPD,IPD_IPD_RED_PORT_ENABLE_HELP
T,PRB_DLY-Number (core clocks periods + 68) * 8 to wait,1,14,Hex,4,IPD_IPD_RED_PORT_ENABLE_HELP,
T,AVG_DLY-Number (core clocks periods + 10) * 8 to wait,15,14,Hex,4,IPD_IPD_RED_PORT_ENABLE_HELP,
T,PRT_ENB-The bit position will enable the corresponding,29,36,Hex,9,IPD_IPD_RED_PORT_ENABLE_HELP,

(IPD_RED_QUE0_PARAM),5,IPD_RED_QUE0_PARAM = IPD RED Queue-0 Parameters,IPD,IPD_IPD_RED_QUE0_PARAM_HELP
T,Reserved-Reserved,1,15,Hex,4,IPD_IPD_RED_QUE0_PARAM_HELP,
O,USE_PCNT-When set '1' red will use the actual Packet=Page,Enable,Disable,16,1,IPD_IPD_RED_QUE0_PARAM_HELP,
T,NEW_CON-This value is used control how much of the present,17,8,Hex,2,IPD_IPD_RED_QUE0_PARAM_HELP,
T,AVG_CON-This value is used control how much of the present,25,8,Hex,2,IPD_IPD_RED_QUE0_PARAM_HELP,
T,PRB_CON-Used in computing the probability of a packet being,33,32,Hex,8,IPD_IPD_RED_QUE0_PARAM_HELP,

(IPD_RED_QUE1_PARAM),5,IPD_RED_QUE0_PARAM = IPD RED Queue-0 Parameters,IPD,IPD_IPD_RED_QUE1_PARAM_HELP
T,Reserved-Reserved,1,15,Hex,4,IPD_IPD_RED_QUE1_PARAM_HELP,
O,USE_PCNT-When set '1' red will use the actual Packet=Page,Enable,Disable,16,1,IPD_IPD_RED_QUE1_PARAM_HELP,
T,NEW_CON-This value is used control how much of the present,17,8,Hex,2,IPD_IPD_RED_QUE1_PARAM_HELP,
T,AVG_CON-This value is used control how much of the present,25,8,Hex,2,IPD_IPD_RED_QUE1_PARAM_HELP,
T,PRB_CON-Used in computing the probability of a packet being,33,32,Hex,8,IPD_IPD_RED_QUE1_PARAM_HELP,

(IPD_RED_QUE2_PARAM),5,IPD_RED_QUE0_PARAM = IPD RED Queue-0 Parameters,IPD,IPD_IPD_RED_QUE2_PARAM_HELP
T,Reserved-Reserved,1,15,Hex,4,IPD_IPD_RED_QUE2_PARAM_HELP,
O,USE_PCNT-When set '1' red will use the actual Packet=Page,Enable,Disable,16,1,IPD_IPD_RED_QUE2_PARAM_HELP,
T,NEW_CON-This value is used control how much of the present,17,8,Hex,2,IPD_IPD_RED_QUE2_PARAM_HELP,
T,AVG_CON-This value is used control how much of the present,25,8,Hex,2,IPD_IPD_RED_QUE2_PARAM_HELP,
T,PRB_CON-Used in computing the probability of a packet being,33,32,Hex,8,IPD_IPD_RED_QUE2_PARAM_HELP,

(IPD_RED_QUE3_PARAM),5,IPD_RED_QUE0_PARAM = IPD RED Queue-0 Parameters,IPD,IPD_IPD_RED_QUE3_PARAM_HELP
T,Reserved-Reserved,1,15,Hex,4,IPD_IPD_RED_QUE3_PARAM_HELP,
O,USE_PCNT-When set '1' red will use the actual Packet=Page,Enable,Disable,16,1,IPD_IPD_RED_QUE3_PARAM_HELP,
T,NEW_CON-This value is used control how much of the present,17,8,Hex,2,IPD_IPD_RED_QUE3_PARAM_HELP,
T,AVG_CON-This value is used control how much of the present,25,8,Hex,2,IPD_IPD_RED_QUE3_PARAM_HELP,
T,PRB_CON-Used in computing the probability of a packet being,33,32,Hex,8,IPD_IPD_RED_QUE3_PARAM_HELP,

(IPD_RED_QUE4_PARAM),5,IPD_RED_QUE0_PARAM = IPD RED Queue-0 Parameters,IPD,IPD_IPD_RED_QUE4_PARAM_HELP
T,Reserved-Reserved,1,15,Hex,4,IPD_IPD_RED_QUE4_PARAM_HELP,
O,USE_PCNT-When set '1' red will use the actual Packet=Page,Enable,Disable,16,1,IPD_IPD_RED_QUE4_PARAM_HELP,
T,NEW_CON-This value is used control how much of the present,17,8,Hex,2,IPD_IPD_RED_QUE4_PARAM_HELP,
T,AVG_CON-This value is used control how much of the present,25,8,Hex,2,IPD_IPD_RED_QUE4_PARAM_HELP,
T,PRB_CON-Used in computing the probability of a packet being,33,32,Hex,8,IPD_IPD_RED_QUE4_PARAM_HELP,

(IPD_RED_QUE5_PARAM),5,IPD_RED_QUE0_PARAM = IPD RED Queue-0 Parameters,IPD,IPD_IPD_RED_QUE5_PARAM_HELP
T,Reserved-Reserved,1,15,Hex,4,IPD_IPD_RED_QUE5_PARAM_HELP,
O,USE_PCNT-When set '1' red will use the actual Packet=Page,Enable,Disable,16,1,IPD_IPD_RED_QUE5_PARAM_HELP,
T,NEW_CON-This value is used control how much of the present,17,8,Hex,2,IPD_IPD_RED_QUE5_PARAM_HELP,
T,AVG_CON-This value is used control how much of the present,25,8,Hex,2,IPD_IPD_RED_QUE5_PARAM_HELP,
T,PRB_CON-Used in computing the probability of a packet being,33,32,Hex,8,IPD_IPD_RED_QUE5_PARAM_HELP,

(IPD_RED_QUE6_PARAM),5,IPD_RED_QUE0_PARAM = IPD RED Queue-0 Parameters,IPD,IPD_IPD_RED_QUE6_PARAM_HELP
T,Reserved-Reserved,1,15,Hex,4,IPD_IPD_RED_QUE6_PARAM_HELP,
O,USE_PCNT-When set '1' red will use the actual Packet=Page,Enable,Disable,16,1,IPD_IPD_RED_QUE6_PARAM_HELP,
T,NEW_CON-This value is used control how much of the present,17,8,Hex,2,IPD_IPD_RED_QUE6_PARAM_HELP,
T,AVG_CON-This value is used control how much of the present,25,8,Hex,2,IPD_IPD_RED_QUE6_PARAM_HELP,
T,PRB_CON-Used in computing the probability of a packet being,33,32,Hex,8,IPD_IPD_RED_QUE6_PARAM_HELP,

(IPD_RED_QUE7_PARAM),5,IPD_RED_QUE0_PARAM = IPD RED Queue-0 Parameters,IPD,IPD_IPD_RED_QUE7_PARAM_HELP
T,Reserved-Reserved,1,15,Hex,4,IPD_IPD_RED_QUE7_PARAM_HELP,
O,USE_PCNT-When set '1' red will use the actual Packet=Page,Enable,Disable,16,1,IPD_IPD_RED_QUE7_PARAM_HELP,
T,NEW_CON-This value is used control how much of the present,17,8,Hex,2,IPD_IPD_RED_QUE7_PARAM_HELP,
T,AVG_CON-This value is used control how much of the present,25,8,Hex,2,IPD_IPD_RED_QUE7_PARAM_HELP,
T,PRB_CON-Used in computing the probability of a packet being,33,32,Hex,8,IPD_IPD_RED_QUE7_PARAM_HELP,

(IPD_SUB_PORT_BP_PAGE_CNT),3,IPD Subtract Port Backpressure Page Count,IPD,IPD_IPD_SUB_PORT_BP_PAGE_CNT_HELP
T,Reserved-Reserved,1,33,Hex,9,IPD_IPD_SUB_PORT_BP_PAGE_CNT_HELP,
T,PORT-The port to add the PAGE_CNT field to.,34,6,Hex,2,IPD_IPD_SUB_PORT_BP_PAGE_CNT_HELP,
T,PAGE_CNT-The number of page pointers to add to,40,25,Hex,7,IPD_IPD_SUB_PORT_BP_PAGE_CNT_HELP,

(IPD_SUB_PORT_FCS),2,IPD Subtract Ports FCS Register,IPD,IPD_IPD_SUB_PORT_FCS_HELP
T,Reserved-Reserved,1,61,Hex,16,IPD_IPD_SUB_PORT_FCS_HELP,
T,PORT_BIT-When set '1' the port corresponding to the bit,62,3,Hex,1,IPD_IPD_SUB_PORT_FCS_HELP,

(IPD_WQE_FPA_QUEUE),2,IPD Work-Queue-Entry FPA Page Size,IPD,IPD_IPD_WQE_FPA_QUEUE_HELP
T,Reserved-Reserved,1,61,Hex,16,IPD_IPD_WQE_FPA_QUEUE_HELP,
T,WQE_POOL-Which FPA Queue to fetch page=pointers,62,3,Hex,1,IPD_IPD_WQE_FPA_QUEUE_HELP,

(IPD_WQE_PTR_VALID),2,IPD's WQE Pointer Valid,IPD,IPD_IPD_WQE_PTR_VALID_HELP
T,Reserved-Reserved,1,35,Hex,9,IPD_IPD_WQE_PTR_VALID_HELP,
T,PTR-Pointer value.,36,29,Hex,8,IPD_IPD_WQE_PTR_VALID_HELP,

(L2C_BST0),7,L2C BIST 0 CTL/STAT,L2C,L2C_L2C_BST0_HELP
T,Reserved-Reserved,1,41,Hex,11,L2C_L2C_BST0_HELP,
T,WLB_MSK-Bist Results for WLB=MSK RAM [DP0=3],42,4,Hex,1,L2C_L2C_BST0_HELP,
T,Reserved-Reserved,46,3,Hex,1,L2C_L2C_BST0_HELP,
T,DTCNT-DuTag BiST Counter (used to help isolate the failure),49,10,Hex,3,L2C_L2C_BST0_HELP,
O,DT-Bist Results for DuTAG RAM(s),Enable,Disable,59,1,L2C_L2C_BST0_HELP,
O,STIN_MSK-Bist Results for STIN=MSK RAM,Enable,Disable,60,1,L2C_L2C_BST0_HELP,
T,WLB_DAT-Bist Results for WLB=DAT RAM [DP0=3],61,4,Hex,1,L2C_L2C_BST0_HELP,

(L2C_BST1),6,L2C BIST 1 CTL/STAT,L2C,L2C_L2C_BST1_HELP
T,Reserved-Reserved,1,48,Hex,12,L2C_L2C_BST1_HELP,
T,VWDF-Bist Results for VWDF RAMs,49,4,Hex,1,L2C_L2C_BST1_HELP,
T,LRF-Bist Results for LRF RAMs (PLC+ILC),53,2,Hex,1,L2C_L2C_BST1_HELP,
O,VAB_VWCF-Bist Results for VAB VWCF_MEM,Enable,Disable,55,1,L2C_L2C_BST1_HELP,
T,Reserved-Reserved,56,4,Hex,1,L2C_L2C_BST1_HELP,
T,L2T-Bist Results for L2T (USE+4SET RAMs),60,5,Hex,2,L2C_L2C_BST1_HELP,

(L2C_BST2),8,L2C BIST 2 CTL/STAT,L2C,L2C_L2C_BST2_HELP
T,Reserved-Reserved,1,48,Hex,12,L2C_L2C_BST2_HELP,
T,MRB-Bist Results for MRB RAMs,49,4,Hex,1,L2C_L2C_BST2_HELP,
T,RMDF-Bist Results for RMDF RAMs,53,4,Hex,1,L2C_L2C_BST2_HELP,
T,Reserved-Reserved,57,4,Hex,1,L2C_L2C_BST2_HELP,
O,IPCBST-Bist Results for RFB IPC RAM,Enable,Disable,61,1,L2C_L2C_BST2_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,L2C_L2C_BST2_HELP,
O,XRDMSK-Bist Results for RFB XRD=MSK RAM,Enable,Disable,63,1,L2C_L2C_BST2_HELP,
O,XRDDAT-Bist Results for RFB XRD=DAT RAM,Enable,Disable,64,1,L2C_L2C_BST2_HELP,

(L2C_CFG),9,Specify the RSL base addresses for the block,L2C,L2C_L2C_CFG_HELP
T,Reserved-Reserved,1,50,Hex,13,L2C_L2C_CFG_HELP,
T,FPEXP-[CYA] Forward Progress Counter Exponent,51,4,Hex,1,L2C_L2C_CFG_HELP,
O,FPEMPTY-[CYA] Forward Progress Counter Empty,Enable,Disable,55,1,L2C_L2C_CFG_HELP,
O,FPEN-[CYA] Forward Progress Counter Enable,Enable,Disable,56,1,L2C_L2C_CFG_HELP,
O,IDXALIAS-L2C Index Alias Enable,Enable,Disable,57,1,L2C_L2C_CFG_HELP,
T,MWF_CRD-MWF Credit Threshold: When the remaining MWF credits,58,4,Hex,1,L2C_L2C_CFG_HELP,
O,RSP_ARB_MODE-RSP Arbitration Mode:,Enable,Disable,62,1,L2C_L2C_CFG_HELP,
O,RFB_ARB_MODE-RFB Arbitration Mode:,Enable,Disable,63,1,L2C_L2C_CFG_HELP,
O,LRF_ARB_MODE-RF Arbitration Mode:,Enable,Disable,64,1,L2C_L2C_CFG_HELP,

(L2C_DBG),10,L2C DEBUG Register,L2C,L2C_L2C_DBG_HELP
T,Reserved-Reserved,1,50,Hex,13,L2C_L2C_DBG_HELP,
T,LFB_ENUM-Specifies the LFB Entry# which is to be captured.,51,3,Hex,1,L2C_L2C_DBG_HELP,
O,LFB_DMP-LFB Dump Enable: When written(=1) the contents of,Enable,Disable,54,1,L2C_L2C_DBG_HELP,
T,Reserved-Reserved,55,3,Hex,1,L2C_L2C_DBG_HELP,
O,PPNUM-When L2C_DBG[L2T] or L2C_DBG[L2D] or L2C_DBG[FINV],Enable,Disable,58,1,L2C_L2C_DBG_HELP,
O,Reserved-Reserved,Enable,Disable,59,1,L2C_L2C_DBG_HELP,
T,SET-When L2C_DBG[L2T] or L2C_DBG[L2D] or L2C_DBG[FINV],60,2,Hex,1,L2C_L2C_DBG_HELP,
O,FINV-Flush=Invalidate.,Enable,Disable,62,1,L2C_L2C_DBG_HELP,
O,L2D-When enabled (and L2C_DBG[L2T]=0) fill data is,Enable,Disable,63,1,L2C_L2C_DBG_HELP,
O,L2T-When enabled L2 Tag information [VDLUphys_addr[33:16]],Enable,Disable,64,1,L2C_L2C_DBG_HELP,

(L2C_DUT),5,L2C DUTAG Register,L2C,L2C_L2C_DUT_HELP
T,Reserved-Reserved,1,32,Hex,8,L2C_L2C_DUT_HELP,
O,DTENA-DuTa3/dtg Diagnostic read enable.,Enable,Disable,33,1,L2C_L2C_DUT_HELP,
O,Reserved-Reserved,Enable,Disable,34,1,L2C_L2C_DUT_HELP,
O,DT_VLD-Duplicate L1 Tag Valid bit latched in for previous,Enable,Disable,35,1,L2C_L2C_DUT_HELP,
T,DT_TAG-Duplicate L1 Tag[35:7] latched in for previous LDD,36,29,Hex,8,L2C_L2C_DUT_HELP,

(L2C_LCKBASE),4,L2C LockDown Base Register,L2C,L2C_L2C_LCKBASE_HELP
T,Reserved-Reserved,1,33,Hex,9,L2C_L2C_LCKBASE_HELP,
T,LCK_BASE-Base Memory block address[33:7]. Specifies the,34,27,Hex,7,L2C_L2C_LCKBASE_HELP,
T,Reserved-Reserved,61,3,Hex,1,L2C_L2C_LCKBASE_HELP,
O,LCK_ENA-L2 Cache Lock Enable,Enable,Disable,64,1,L2C_L2C_LCKBASE_HELP,

(L2C_LCKOFF),2,L2C LockDown OFFSET Register,L2C,L2C_L2C_LCKOFF_HELP
T,Reserved-Reserved,1,54,Hex,14,L2C_L2C_LCKOFF_HELP,
T,LCK_OFFSET-LockDown block Offset. Used in determining,55,10,Hex,3,L2C_L2C_LCKOFF_HELP,

(L2C_LFB0),17,L2C LFB DEBUG 0 Register,L2C,L2C_L2C_LFB0_HELP
T,Reserved-Reserved,1,32,Hex,8,L2C_L2C_LFB0_HELP,
O,STCPND-LFB STC Pending Status,Enable,Disable,33,1,L2C_L2C_LFB0_HELP,
O,STPND-LFB ST* Pending Status,Enable,Disable,34,1,L2C_L2C_LFB0_HELP,
O,STINV-LFB ST* Invalidate Status,Enable,Disable,35,1,L2C_L2C_LFB0_HELP,
O,STCFL-LFB STC=FAIL Status,Enable,Disable,36,1,L2C_L2C_LFB0_HELP,
O,VAM-Valid Full Address Match Status,Enable,Disable,37,1,L2C_L2C_LFB0_HELP,
O,Reserved-Reserved,Enable,Disable,38,1,L2C_L2C_LFB0_HELP,
T,INXT-Next LFB Pointer(invalid if ITL=1),39,3,Hex,1,L2C_L2C_LFB0_HELP,
O,ITL-LFB Tail of List Indicator,Enable,Disable,42,1,L2C_L2C_LFB0_HELP,
O,IHD-LFB Head of List Indicator,Enable,Disable,43,1,L2C_L2C_LFB0_HELP,
O,Reserved-Reserved,Enable,Disable,44,1,L2C_L2C_LFB0_HELP,
T,SET-SET# used for DS=OP (hit=hset/miss=rset),45,2,Hex,1,L2C_L2C_LFB0_HELP,
O,Reserved-Reserved,Enable,Disable,47,1,L2C_L2C_LFB0_HELP,
T,VABNUM-VAB# used for LMC Miss Launch(valid only if VAM=1),48,3,Hex,1,L2C_L2C_LFB0_HELP,
T,SID-LFB Source ID,51,9,Hex,3,L2C_L2C_LFB0_HELP,
T,CMD-LFB Command,60,4,Hex,1,L2C_L2C_LFB0_HELP,
O,VLD-LFB Valid,Enable,Disable,64,1,L2C_L2C_LFB0_HELP,

(L2C_LFB1),19,L2C LFB DEBUG 1 Register,L2C,L2C_L2C_LFB1_HELP
T,Reserved-Reserved,1,45,Hex,12,L2C_L2C_LFB1_HELP,
O,DSGOING-LFB DS Going (in flight),Enable,Disable,46,1,L2C_L2C_LFB1_HELP,
T,BID-LFB DS Bid#,47,2,Hex,1,L2C_L2C_LFB1_HELP,
O,WTRSP-LFB Waiting for RSC Response [FILLSTRSP] completion,Enable,Disable,49,1,L2C_L2C_LFB1_HELP,
O,WTDW-LFB Waiting for DS=WR completion,Enable,Disable,50,1,L2C_L2C_LFB1_HELP,
O,WTDQ-LFB Waiting for LFB=DQ,Enable,Disable,51,1,L2C_L2C_LFB1_HELP,
O,WTWHP-LFB Waiting for Write=Hit Partial L2 DS=WR completion,Enable,Disable,52,1,L2C_L2C_LFB1_HELP,
O,WTWHF-LFB Waiting for Write=Hit Full L2 DS=WR completion,Enable,Disable,53,1,L2C_L2C_LFB1_HELP,
O,WTWRM-LFB Waiting for Write=Miss L2 DS=WR completion,Enable,Disable,54,1,L2C_L2C_LFB1_HELP,
O,WTSTM-LFB Waiting for Write=Miss L2 DS=WR completion,Enable,Disable,55,1,L2C_L2C_LFB1_HELP,
O,WTRDA-LFB Waiting for Read=Miss L2 DS=WR completion,Enable,Disable,56,1,L2C_L2C_LFB1_HELP,
O,WTSTDT-LFB Waiting for all ST write Data to arrive on XMD bus,Enable,Disable,57,1,L2C_L2C_LFB1_HELP,
O,WTSTRSP-LFB Waiting for ST RSC/RSD to be issued on RSP,Enable,Disable,58,1,L2C_L2C_LFB1_HELP,
O,WTSTRSC-LFB Waiting for ST RSC=Only to be issued on RSP,Enable,Disable,59,1,L2C_L2C_LFB1_HELP,
O,WTVTM-LFB Waiting for Victim Read L2 DS=RD completion,Enable,Disable,60,1,L2C_L2C_LFB1_HELP,
O,WTMFL-LFB Waiting for Memory Fill completion to MRB,Enable,Disable,61,1,L2C_L2C_LFB1_HELP,
O,PRBRTY-Probe=Retry Detected = waiting for probe completion,Enable,Disable,62,1,L2C_L2C_LFB1_HELP,
O,WTPRB-LFB Waiting for Probe,Enable,Disable,63,1,L2C_L2C_LFB1_HELP,
O,VLD-LFB Valid,Enable,Disable,64,1,L2C_L2C_LFB1_HELP,

(L2C_LFB2),3,L2C LFB DEBUG 2 Register,L2C,L2C_L2C_LFB2_HELP
T,Reserved-Reserved,1,37,Hex,10,L2C_L2C_LFB2_HELP,
T,LFB_TAG-LFB TAG[33:16],38,17,Hex,5,L2C_L2C_LFB2_HELP,
T,LFB_IDX-LFB IDX[15:7],55,10,Hex,3,L2C_L2C_LFB2_HELP,

(L2C_LFB3),4,L2C LFB DEBUG 3 Register,L2C,L2C_L2C_LFB3_HELP
T,Reserved-Reserved,1,59,Hex,15,L2C_L2C_LFB3_HELP,
O,STPARTDIS-STP/C Performance Enhancement Disable,Enable,Disable,60,1,L2C_L2C_LFB3_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,L2C_L2C_LFB3_HELP,
T,LFB_HWM-LFB High Water Mark,62,3,Hex,1,L2C_L2C_LFB3_HELP,

(L2C_PFC0),2,0 = L2 Performance Counter \#0,L2C,L2C_L2C_PFC0_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_PFC0_HELP,
T,PFCNT0-Performance Counter \#0,29,36,Hex,9,L2C_L2C_PFC0_HELP,

(L2C_PFC1),2,0 = L2 Performance Counter \#0,L2C,L2C_L2C_PFC1_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_PFC1_HELP,
T,PFCNT0-Performance Counter \#0,29,36,Hex,9,L2C_L2C_PFC1_HELP,

(L2C_PFC2),2,0 = L2 Performance Counter \#0,L2C,L2C_L2C_PFC2_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_PFC2_HELP,
T,PFCNT0-Performance Counter \#0,29,36,Hex,9,L2C_L2C_PFC2_HELP,

(L2C_PFC3),2,0 = L2 Performance Counter \#0,L2C,L2C_L2C_PFC3_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_PFC3_HELP,
T,PFCNT0-Performance Counter \#0,29,36,Hex,9,L2C_L2C_PFC3_HELP,

(L2C_PFCTL),17,L2 Performance Counter Control Register,L2C,L2C_L2C_PFCTL_HELP
T,Reserved-Reserved,1,28,Hex,7,L2C_L2C_PFCTL_HELP,
O,CNT3RDCLR-Performance Counter 3 Read Clear,Enable,Disable,29,1,L2C_L2C_PFCTL_HELP,
O,CNT2RDCLR-Performance Counter 2 Read Clear,Enable,Disable,30,1,L2C_L2C_PFCTL_HELP,
O,CNT1RDCLR-Performance Counter 1 Read Clear,Enable,Disable,31,1,L2C_L2C_PFCTL_HELP,
O,CNT0RDCLR-Performance Counter 0 Read Clear,Enable,Disable,32,1,L2C_L2C_PFCTL_HELP,
O,CNT3ENA-Performance Counter 3 Enable,Enable,Disable,33,1,L2C_L2C_PFCTL_HELP,
O,CNT3CLR-Performance Counter 3 Clear,Enable,Disable,34,1,L2C_L2C_PFCTL_HELP,
T,CNT3SEL-Performance Counter 3 Event Selector,35,6,Hex,2,L2C_L2C_PFCTL_HELP,
O,CNT2ENA-Performance Counter 2 Enable,Enable,Disable,41,1,L2C_L2C_PFCTL_HELP,
O,CNT2CLR-Performance Counter 2 Clear,Enable,Disable,42,1,L2C_L2C_PFCTL_HELP,
T,CNT2SEL-Performance Counter 2 Event Selector,43,6,Hex,2,L2C_L2C_PFCTL_HELP,
O,CNT1ENA-Performance Counter 1 Enable,Enable,Disable,49,1,L2C_L2C_PFCTL_HELP,
O,CNT1CLR-Performance Counter 1 Clear,Enable,Disable,50,1,L2C_L2C_PFCTL_HELP,
T,CNT1SEL-Performance Counter 1 Event Selector,51,6,Hex,2,L2C_L2C_PFCTL_HELP,
O,CNT0ENA-Performance Counter 0 Enable,Enable,Disable,57,1,L2C_L2C_PFCTL_HELP,
O,CNT0CLR-Performance Counter 0 Clear,Enable,Disable,58,1,L2C_L2C_PFCTL_HELP,
T,CNT0SEL-Performance Counter 0 Event Selector,59,6,Hex,2,L2C_L2C_PFCTL_HELP,

(L2C_SPAR0),4,L2 Set Partitioning Register (PP0-3),L2C,L2C_L2C_SPAR0_HELP
T,Reserved-Reserved,1,52,Hex,13,L2C_L2C_SPAR0_HELP,
T,UMSK1-PP[1] L2 'DO NOT USE' set partition mask,53,4,Hex,1,L2C_L2C_SPAR0_HELP,
T,Reserved-Reserved,57,4,Hex,1,L2C_L2C_SPAR0_HELP,
T,UMSK0-PP[0] L2 'DO NOT USE' set partition mask,61,4,Hex,1,L2C_L2C_SPAR0_HELP,

(L2C_SPAR4),2,L2 Set Partitioning Register (IOB),L2C,L2C_L2C_SPAR4_HELP
T,Reserved-Reserved,1,60,Hex,15,L2C_L2C_SPAR4_HELP,
T,UMSKIOB-IOB L2 'DO NOT USE' set partition mask,61,4,Hex,1,L2C_L2C_SPAR4_HELP,

(L2D_BST0),3,L2C Data Store QUAD0 BIST Status Register,L2C,L2C_L2D_BST0_HELP
T,Reserved-Reserved,1,29,Hex,8,L2C_L2D_BST0_HELP,
O,FTL-L2C Data Store Fatal Defect(across all QUADs),Enable,Disable,30,1,L2C_L2D_BST0_HELP,
T,Q0STAT-Bist Results for QUAD0,31,34,Hex,9,L2C_L2D_BST0_HELP,

(L2D_BST1),2,L2C Data Store QUAD1 BIST Status Register,L2C,L2C_L2D_BST1_HELP
T,Reserved-Reserved,1,30,Hex,8,L2C_L2D_BST1_HELP,
T,Q1STAT-Bist Results for QUAD1,31,34,Hex,9,L2C_L2D_BST1_HELP,

(L2D_BST2),2,L2C Data Store QUAD2 BIST Status Register,L2C,L2C_L2D_BST2_HELP
T,Reserved-Reserved,1,30,Hex,8,L2C_L2D_BST2_HELP,
T,Q2STAT-Bist Results for QUAD2,31,34,Hex,9,L2C_L2D_BST2_HELP,

(L2D_BST3),2,L2C Data Store QUAD3 BIST Status Register,L2C,L2C_L2D_BST3_HELP
T,Reserved-Reserved,1,30,Hex,8,L2C_L2D_BST3_HELP,
T,Q3STAT-Bist Results for QUAD3,31,34,Hex,9,L2C_L2D_BST3_HELP,

(L2D_ERR),7,L2 Data Errors,L2C,L2C_L2D_ERR_HELP
T,Reserved-Reserved,1,58,Hex,15,L2C_L2D_ERR_HELP,
O,BMHCLSEL-L2 Bit Map Half CacheLine ECC Selector,Enable,Disable,59,1,L2C_L2D_ERR_HELP,
O,DED_ERR-L2D Double Error detected (DED),Enable,Disable,60,1,L2C_L2D_ERR_HELP,
O,SEC_ERR-L2D Single Error corrected (SEC),Enable,Disable,61,1,L2C_L2D_ERR_HELP,
O,DED_INTENA-L2 Data ECC Double Error Detect(DED) Interrupt Enable bit,Enable,Disable,62,1,L2C_L2D_ERR_HELP,
O,SEC_INTENA-L2 Data ECC Single Error Correct(SEC) Interrupt Enable bit,Enable,Disable,63,1,L2C_L2D_ERR_HELP,
O,ECC_ENA-L2 Data ECC Enable,Enable,Disable,64,1,L2C_L2D_ERR_HELP,

(L2D_FADR),6,L2 Failing Address,L2C,L2C_L2D_FADR_HELP
T,Reserved-Reserved,1,46,Hex,12,L2C_L2D_FADR_HELP,
T,FOWMSK-Failing OW Mask (which one of 4 OWs contained SEC/DED,47,4,Hex,1,L2C_L2D_FADR_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,L2C_L2D_FADR_HELP,
T,FSET-Failing SET#,52,2,Hex,1,L2C_L2D_FADR_HELP,
O,Reserved-Reserved,Enable,Disable,54,1,L2C_L2D_FADR_HELP,
T,FADR-Failing L2 Data Store Index,55,10,Hex,3,L2C_L2D_FADR_HELP,

(L2D_FSYN0),3,L2 Failing Syndrome [OW04 / OW15],L2C,L2C_L2D_FSYN0_HELP
T,Reserved-Reserved,1,44,Hex,11,L2C_L2D_FSYN0_HELP,
T,FSYN_OW1-Failing L2 Data Store SYNDROME OW[15],45,10,Hex,3,L2C_L2D_FSYN0_HELP,
T,FSYN_OW0-Failing L2 Data Store SYNDROME OW[04],55,10,Hex,3,L2C_L2D_FSYN0_HELP,

(L2D_FSYN1),3,L2 Failing Syndrome [OW26 / OW37],L2C,L2C_L2D_FSYN1_HELP
T,Reserved-Reserved,1,44,Hex,11,L2C_L2D_FSYN1_HELP,
T,FSYN_OW3-Failing L2 Data Store SYNDROME OW[37],45,10,Hex,3,L2C_L2D_FSYN1_HELP,
T,FSYN_OW2-Failing L2 Data Store SYNDROME OW[25],55,10,Hex,3,L2C_L2D_FSYN1_HELP,

(L2D_FUS0),2,L2C Data Store QUAD0 Fuse Register,L2C,L2C_L2D_FUS0_HELP
T,Reserved-Reserved,1,30,Hex,8,L2C_L2D_FUS0_HELP,
T,Q0FUS-Fuse Register for QUAD0,31,34,Hex,9,L2C_L2D_FUS0_HELP,

(L2D_FUS1),2,L2C Data Store QUAD1 Fuse Register,L2C,L2C_L2D_FUS1_HELP
T,Reserved-Reserved,1,30,Hex,8,L2C_L2D_FUS1_HELP,
T,Q1FUS-Fuse Register for QUAD1,31,34,Hex,9,L2C_L2D_FUS1_HELP,

(L2D_FUS2),2,L2C Data Store QUAD2 Fuse Register,L2C,L2C_L2D_FUS2_HELP
T,Reserved-Reserved,1,30,Hex,8,L2C_L2D_FUS2_HELP,
T,Q2FUS-Fuse Register for QUAD2,31,34,Hex,9,L2C_L2D_FUS2_HELP,

(L2D_FUS3),3,L2C Data Store QUAD3 Fuse Register,L2C,L2C_L2D_FUS3_HELP
T,Reserved-Reserved,1,29,Hex,8,L2C_L2D_FUS3_HELP,
O,CRIP_128K-This is purely for debug and not needed in the general,Enable,Disable,30,1,L2C_L2D_FUS3_HELP,
T,Q3FUS-Fuse Register for QUAD3,31,34,Hex,9,L2C_L2D_FUS3_HELP,

(L2T_ERR),15,L2 Tag Errors,L2C,L2C_L2T_ERR_HELP
T,Reserved-Reserved,1,36,Hex,9,L2C_L2T_ERR_HELP,
O,LCK_INTENA2-L2 Tag Lock Error2 Interrupt Enable bit,Enable,Disable,37,1,L2C_L2T_ERR_HELP,
O,LCKERR2-HW detected a case where a Rd/Wr Miss from PP#n,Enable,Disable,38,1,L2C_L2T_ERR_HELP,
O,LCK_INTENA-L2 Tag Lock Error Interrupt Enable bit,Enable,Disable,39,1,L2C_L2T_ERR_HELP,
O,LCKERR-SW attempted to LOCK DOWN the last available set of,Enable,Disable,40,1,L2C_L2T_ERR_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,L2C_L2T_ERR_HELP,
T,FSET-Failing L2 Tag Hit Set# (1=of=4),42,2,Hex,1,L2C_L2T_ERR_HELP,
O,Reserved-Reserved,Enable,Disable,44,1,L2C_L2T_ERR_HELP,
T,FADR-Failing L2 Tag Address (9=bit Index),45,9,Hex,3,L2C_L2T_ERR_HELP,
T,FSYN-When L2T_ERR[SEC_ERR] or L2T_ERR[DED_ERR] are set,54,6,Hex,2,L2C_L2T_ERR_HELP,
O,DED_ERR-L2T Double Bit Error detected (DED),Enable,Disable,60,1,L2C_L2T_ERR_HELP,
O,SEC_ERR-L2T Single Bit Error corrected (SEC),Enable,Disable,61,1,L2C_L2T_ERR_HELP,
O,DED_INTENA-L2 Tag ECC Double Error Detect(DED) Interrupt,Enable,Disable,62,1,L2C_L2T_ERR_HELP,
O,SEC_INTENA-L2 Tag ECC Single Error Correct(SEC) Interrupt,Enable,Disable,63,1,L2C_L2T_ERR_HELP,
O,ECC_ENA-L2 Tag ECC Enable,Enable,Disable,64,1,L2C_L2T_ERR_HELP,

(LMC0_COMP_CTL),9,LMC Compensation control,LMC,LMC_LMC0_COMP_CTL_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC0_COMP_CTL_HELP,
T,NCTL_CSR-Compensation control bits,33,4,Hex,1,LMC_LMC0_COMP_CTL_HELP,
T,NCTL_CLK-Compensation control bits,37,4,Hex,1,LMC_LMC0_COMP_CTL_HELP,
T,NCTL_CMD-Compensation control bits,41,4,Hex,1,LMC_LMC0_COMP_CTL_HELP,
T,NCTL_DAT-Compensation control bits,45,4,Hex,1,LMC_LMC0_COMP_CTL_HELP,
T,PCTL_CSR-Compensation control bits,49,4,Hex,1,LMC_LMC0_COMP_CTL_HELP,
T,PCTL_CLK-Compensation control bits,53,4,Hex,1,LMC_LMC0_COMP_CTL_HELP,
T,PCTL_CMD-Compensation control bits,57,4,Hex,1,LMC_LMC0_COMP_CTL_HELP,
T,PCTL_DAT-Compensation control bits,61,4,Hex,1,LMC_LMC0_COMP_CTL_HELP,

(LMC0_CTL),20,LMC Control,LMC,LMC_LMC0_CTL_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC0_CTL_HELP,
T,DDR__NCTL-DDR nctl from compensation circuit,33,4,Hex,1,LMC_LMC0_CTL_HELP,
T,DDR__PCTL-DDR pctl from compensation circuit,37,4,Hex,1,LMC_LMC0_CTL_HELP,
O,SLOW_SCF-1=SCF has pass1 latency 0=SCF has 1 cycle lower latency,Enable,Disable,41,1,LMC_LMC0_CTL_HELP,
O,XOR_BANK-If (XOR_BANK == 1) then,Enable,Disable,42,1,LMC_LMC0_CTL_HELP,
T,MAX_WRITE_BATCH-Maximum number of consecutive writes to service before,43,4,Hex,1,LMC_LMC0_CTL_HELP,
O,PLL_DIV2-PLL Div2.,Enable,Disable,47,1,LMC_LMC0_CTL_HELP,
O,PLL_BYPASS-PLL Bypass.,Enable,Disable,48,1,LMC_LMC0_CTL_HELP,
O,RDIMM_ENA-Registered DIMM Enable = When set allows the use,Enable,Disable,49,1,LMC_LMC0_CTL_HELP,
O,R2R_SLOT-R2R Slot Enable: When set all read=to=read trans,Enable,Disable,50,1,LMC_LMC0_CTL_HELP,
O,INORDER_MWF-Reads as zero,Enable,Disable,51,1,LMC_LMC0_CTL_HELP,
O,INORDER_MRF-Always set to zero,Enable,Disable,52,1,LMC_LMC0_CTL_HELP,
O,DRESET-Dclk domain reset.  The reset signal that is used by the,Enable,Disable,53,1,LMC_LMC0_CTL_HELP,
O,MODE32B-32b data Path Mode,Enable,Disable,54,1,LMC_LMC0_CTL_HELP,
O,FPRCH2-Front Porch Enable: When set the turn=off,Enable,Disable,55,1,LMC_LMC0_CTL_HELP,
O,BPRCH-Back Porch Enable: When set the turn=on time for,Enable,Disable,56,1,LMC_LMC0_CTL_HELP,
T,SIL_LAT-SILO Latency: On reads determines how many additional,57,2,Hex,1,LMC_LMC0_CTL_HELP,
T,TSKW-This component is a representation of total BOARD,59,2,Hex,1,LMC_LMC0_CTL_HELP,
T,QS_DIC-QS Drive Strength Control (DDR1):,61,2,Hex,1,LMC_LMC0_CTL_HELP,
T,DIC-Drive Strength Control:,63,2,Hex,1,LMC_LMC0_CTL_HELP,

(LMC0_DCLK_CNT_HI),2,Performance Counters,LMC,LMC_LMC0_DCLK_CNT_HI_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC0_DCLK_CNT_HI_HELP,
T,DCLKCNT_HI-Performance Counter that counts dclks,33,32,Hex,8,LMC_LMC0_DCLK_CNT_HI_HELP,

(LMC0_DCLK_CNT_LO),2,Performance Counters,LMC,LMC_LMC0_DCLK_CNT_LO_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC0_DCLK_CNT_LO_HELP,
T,DCLKCNT_LO-Performance Counter that counts dclks,33,32,Hex,8,LMC_LMC0_DCLK_CNT_LO_HELP,

(LMC0_DDR2_CTL),18,LMC DDR2 & DLL Control Register,LMC,LMC_LMC0_DDR2_CTL_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC0_DDR2_CTL_HELP,
O,BANK8-For 8 bank DDR2 parts,Enable,Disable,33,1,LMC_LMC0_DDR2_CTL_HELP,
O,BURST8-8=burst mode.,Enable,Disable,34,1,LMC_LMC0_DDR2_CTL_HELP,
T,ADDLAT-Additional Latency for posted CAS,35,3,Hex,1,LMC_LMC0_DDR2_CTL_HELP,
O,POCAS-Enable the Posted CAS feature of DDR2.,Enable,Disable,38,1,LMC_LMC0_DDR2_CTL_HELP,
O,BWCNT-Bus utilization counter Clear.,Enable,Disable,39,1,LMC_LMC0_DDR2_CTL_HELP,
T,TWR-DDR Write Recovery time (tWR). Last Wr Brst to Pre delay,40,3,Hex,1,LMC_LMC0_DDR2_CTL_HELP,
O,SILO_HC-Delays the read sample window by a Half Cycle.,Enable,Disable,43,1,LMC_LMC0_DDR2_CTL_HELP,
T,DDR_EOF-Early Fill Counter Init.,44,4,Hex,1,LMC_LMC0_DDR2_CTL_HELP,
T,TFAW-tFAW = Cycles = RNDUP[tFAW(ns)/tcyc(ns)] = 1,48,5,Hex,2,LMC_LMC0_DDR2_CTL_HELP,
O,CRIP_MODE-Cripple Mode = When set the LMC allows only,Enable,Disable,53,1,LMC_LMC0_DDR2_CTL_HELP,
O,DDR2T-Turn on the DDR 2T mode. 2 cycle window for CMD and,Enable,Disable,54,1,LMC_LMC0_DDR2_CTL_HELP,
O,ODT_ENA-Enable ODT for DDR2 on Reads,Enable,Disable,55,1,LMC_LMC0_DDR2_CTL_HELP,
O,QDLL_ENA-DDR Quad DLL Enable: A 0=>1 transition on this bit after,Enable,Disable,56,1,LMC_LMC0_DDR2_CTL_HELP,
T,DLL90_VLU-Contains the open loop setting value for the DDR90 delay,57,5,Hex,2,LMC_LMC0_DDR2_CTL_HELP,
O,DLL90_BYP-DDR DLL90 Bypass: When set the DDR90 DLL is to be,Enable,Disable,62,1,LMC_LMC0_DDR2_CTL_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,LMC_LMC0_DDR2_CTL_HELP,
O,DDR2-DDR2 Enable: When set configures memory subsystem for,Enable,Disable,64,1,LMC_LMC0_DDR2_CTL_HELP,

(LMC0_ECC_SYND),5,MRD ECC Syndromes,LMC,LMC_LMC0_ECC_SYND_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC0_ECC_SYND_HELP,
T,MRDSYN3-MRD ECC Syndrome Quad3,33,8,Hex,2,LMC_LMC0_ECC_SYND_HELP,
T,MRDSYN2-MRD ECC Syndrome Quad2,41,8,Hex,2,LMC_LMC0_ECC_SYND_HELP,
T,MRDSYN1-MRD ECC Syndrome Quad1,49,8,Hex,2,LMC_LMC0_ECC_SYND_HELP,
T,MRDSYN0-MRD ECC Syndrome Quad0,57,8,Hex,2,LMC_LMC0_ECC_SYND_HELP,

(LMC0_FADR),6,LMC Failing Address Register (SEC/DED),LMC,LMC_LMC0_FADR_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC0_FADR_HELP,
T,FDIMM-Failing DIMM#,33,2,Hex,1,LMC_LMC0_FADR_HELP,
O,FBUNK-Failing Rank,Enable,Disable,35,1,LMC_LMC0_FADR_HELP,
T,FBANK-Failing Bank[2:0],36,3,Hex,1,LMC_LMC0_FADR_HELP,
T,FROW-Failing Row Address[13:0],39,14,Hex,4,LMC_LMC0_FADR_HELP,
T,FCOL-Failing Column Start Address[11:0],53,12,Hex,3,LMC_LMC0_FADR_HELP,

(LMC0_IFB_CNT_HI),2,Performance Counters,LMC,LMC_LMC0_IFB_CNT_HI_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC0_IFB_CNT_HI_HELP,
T,IFBCNT_HI-Performance Counter to measure Bus Utilization,33,32,Hex,8,LMC_LMC0_IFB_CNT_HI_HELP,

(LMC0_IFB_CNT_LO),2,Performance Counters,LMC,LMC_LMC0_IFB_CNT_LO_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC0_IFB_CNT_LO_HELP,
T,IFBCNT_LO-Performance Counter,33,32,Hex,8,LMC_LMC0_IFB_CNT_LO_HELP,

(LMC0_MEM_CFG0),14,Specify the RSL base addresses for the block,LMC,LMC_LMC0_MEM_CFG0_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC0_MEM_CFG0_HELP,
O,RESET-Reset oneshot pulse for refresh counter,Enable,Disable,33,1,LMC_LMC0_MEM_CFG0_HELP,
O,SILO_QC-Adds a Quarter Cycle granularity to generate,Enable,Disable,34,1,LMC_LMC0_MEM_CFG0_HELP,
O,BUNK_ENA-Bunk Enable aka RANK ena (for use with dual=rank DIMMs),Enable,Disable,35,1,LMC_LMC0_MEM_CFG0_HELP,
T,DED_ERR-Double Error detected (DED) of Rd Data,36,4,Hex,1,LMC_LMC0_MEM_CFG0_HELP,
T,SEC_ERR-Single Error (corrected) of Rd Data,40,4,Hex,1,LMC_LMC0_MEM_CFG0_HELP,
O,INTR_DED_ENA-ECC Double Error Detect(DED) Interrupt Enable bit,Enable,Disable,44,1,LMC_LMC0_MEM_CFG0_HELP,
O,INTR_SEC_ENA-ECC Single Error Correct(SEC) Interrupt Enable bit,Enable,Disable,45,1,LMC_LMC0_MEM_CFG0_HELP,
T,TCL-Set this to zero,46,4,Hex,1,LMC_LMC0_MEM_CFG0_HELP,
T,REF_INT-Refresh interval represented in \#of 512 dclk increments.,50,6,Hex,2,LMC_LMC0_MEM_CFG0_HELP,
T,PBANK_LSB-Physical Bank address select,56,4,Hex,1,LMC_LMC0_MEM_CFG0_HELP,
T,ROW_LSB-Encoding used to determine which memory address,60,3,Hex,1,LMC_LMC0_MEM_CFG0_HELP,
O,ECC_ENA-ECC Enable: When set will enable the 8b ECC,Enable,Disable,63,1,LMC_LMC0_MEM_CFG0_HELP,
O,INIT_START-A 0=>1 transition starts the DDR memory initialization,Enable,Disable,64,1,LMC_LMC0_MEM_CFG0_HELP,

(LMC0_MEM_CFG1),10,LMC Memory Configuration Register1,LMC,LMC_LMC0_MEM_CFG1_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC0_MEM_CFG1_HELP,
O,COMP_BYPASS-Compensation bypass.,Enable,Disable,33,1,LMC_LMC0_MEM_CFG1_HELP,
T,TRRD-tRRD cycles: ACT=ACT timing parameter for different,34,3,Hex,1,LMC_LMC0_MEM_CFG1_HELP,
T,CASLAT-CAS Latency Encoding which is loaded into each DDR,37,3,Hex,1,LMC_LMC0_MEM_CFG1_HELP,
T,TMRD-tMRD Cycles,40,3,Hex,1,LMC_LMC0_MEM_CFG1_HELP,
T,TRFC-Indicates tRFC constraints.,43,5,Hex,2,LMC_LMC0_MEM_CFG1_HELP,
T,TRP-tRP Cycles = RNDUP[tRP(ns)/tcyc(ns)],48,4,Hex,1,LMC_LMC0_MEM_CFG1_HELP,
T,TWTR-tWTR Cycles = RNDUP[tWTR(ns)/tcyc(ns)],52,4,Hex,1,LMC_LMC0_MEM_CFG1_HELP,
T,TRCD-tRCD Cycles = RNDUP[tRCD(ns)/tcyc(ns)],56,4,Hex,1,LMC_LMC0_MEM_CFG1_HELP,
T,TRAS-tRAS Cycles = RNDUP[tRAS(ns)/tcyc(ns)],60,5,Hex,2,LMC_LMC0_MEM_CFG1_HELP,

(LMC0_OPS_CNT_HI),2,Performance Counters,LMC,LMC_LMC0_OPS_CNT_HI_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC0_OPS_CNT_HI_HELP,
T,OPSCNT_HI-Performance Counter to measure Bus Utilization,33,32,Hex,8,LMC_LMC0_OPS_CNT_HI_HELP,

(LMC0_OPS_CNT_LO),2,Performance Counters,LMC,LMC_LMC0_OPS_CNT_LO_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC0_OPS_CNT_LO_HELP,
T,OPSCNT_LO-Performance Counter,33,32,Hex,8,LMC_LMC0_OPS_CNT_LO_HELP,

(LMC0_PLL_BWCTL),3,DDR PLL Bandwidth Control Register,LMC,LMC_LMC0_PLL_BWCTL_HELP
T,Reserved-Reserved,1,59,Hex,15,LMC_LMC0_PLL_BWCTL_HELP,
O,BWUPD-Load this Bandwidth Register value into the PLL,Enable,Disable,60,1,LMC_LMC0_PLL_BWCTL_HELP,
T,BWCTL-Bandwidth Control Register for DDR PLL,61,4,Hex,1,LMC_LMC0_PLL_BWCTL_HELP,

(LMC0_RODT_CTL),9,LMC Read OnDieTermination control,LMC,LMC_LMC0_RODT_CTL_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC0_RODT_CTL_HELP,
T,RODT_HI3-Read ODT mask for position 3 data[127:64],33,4,Hex,1,LMC_LMC0_RODT_CTL_HELP,
T,RODT_HI2-Read ODT mask for position 2 data[127:64],37,4,Hex,1,LMC_LMC0_RODT_CTL_HELP,
T,RODT_HI1-Read ODT mask for position 1 data[127:64],41,4,Hex,1,LMC_LMC0_RODT_CTL_HELP,
T,RODT_HI0-Read ODT mask for position 0 data[127:64],45,4,Hex,1,LMC_LMC0_RODT_CTL_HELP,
T,RODT_LO3-Read ODT mask for position 3 data[ 63: 0],49,4,Hex,1,LMC_LMC0_RODT_CTL_HELP,
T,RODT_LO2-Read ODT mask for position 2 data[ 63: 0],53,4,Hex,1,LMC_LMC0_RODT_CTL_HELP,
T,RODT_LO1-Read ODT mask for position 1 data[ 63: 0],57,4,Hex,1,LMC_LMC0_RODT_CTL_HELP,
T,RODT_LO0-Read ODT mask for position 0 data[ 63: 0],61,4,Hex,1,LMC_LMC0_RODT_CTL_HELP,

(LMC0_WODT_CTL0),5,LMC Write OnDieTermination control,LMC,LMC_LMC0_WODT_CTL0_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC0_WODT_CTL0_HELP,
T,WODT_D1_R1-Write ODT mask DIMM1 RANK1/DIMM1 in SingleRanked,33,8,Hex,2,LMC_LMC0_WODT_CTL0_HELP,
T,WODT_D1_R0-Write ODT mask DIMM1 RANK0,41,8,Hex,2,LMC_LMC0_WODT_CTL0_HELP,
T,WODT_D0_R1-Write ODT mask DIMM0 RANK1/DIMM0 in SingleRanked,49,8,Hex,2,LMC_LMC0_WODT_CTL0_HELP,
T,WODT_D0_R0-Write ODT mask DIMM0 RANK0,57,8,Hex,2,LMC_LMC0_WODT_CTL0_HELP,

(LMC0_WODT_CTL1),5,LMC Write OnDieTermination control,LMC,LMC_LMC0_WODT_CTL1_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC0_WODT_CTL1_HELP,
T,WODT_D3_R1-Write ODT mask DIMM3 RANK1/DIMM3 in SingleRanked,33,8,Hex,2,LMC_LMC0_WODT_CTL1_HELP,
T,WODT_D3_R0-Write ODT mask DIMM3 RANK0,41,8,Hex,2,LMC_LMC0_WODT_CTL1_HELP,
T,WODT_D2_R1-Write ODT mask DIMM2 RANK1/DIMM2 in SingleRanked,49,8,Hex,2,LMC_LMC0_WODT_CTL1_HELP,
T,WODT_D2_R0-Write ODT mask DIMM2 RANK0,57,8,Hex,2,LMC_LMC0_WODT_CTL1_HELP,

(MIO_BOOT_BIST_STAT),5,MIO Boot BIST Status Register,MIO,MIO_MIO_BOOT_BIST_STAT_HELP
T,Reserved-Reserved,1,60,Hex,15,MIO_MIO_BOOT_BIST_STAT_HELP,
O,NCBO_1-NCB output FIFO 1 BIST status,Enable,Disable,61,1,MIO_MIO_BOOT_BIST_STAT_HELP,
O,NCBO_0-NCB output FIFO 0 BIST status,Enable,Disable,62,1,MIO_MIO_BOOT_BIST_STAT_HELP,
O,LOC-Local memory BIST status,Enable,Disable,63,1,MIO_MIO_BOOT_BIST_STAT_HELP,
O,NCBI-NCB input FIFO BIST status,Enable,Disable,64,1,MIO_MIO_BOOT_BIST_STAT_HELP,

(MIO_BOOT_ERR),3,MIO Boot Error Register,MIO,MIO_MIO_BOOT_ERR_HELP
T,Reserved-Reserved,1,62,Hex,16,MIO_MIO_BOOT_ERR_HELP,
O,WAIT_ERR-Wait mode error,Enable,Disable,63,1,MIO_MIO_BOOT_ERR_HELP,
O,ADR_ERR-Address decode error,Enable,Disable,64,1,MIO_MIO_BOOT_ERR_HELP,

(MIO_BOOT_INT),3,MIO Boot Interrupt Register,MIO,MIO_MIO_BOOT_INT_HELP
T,Reserved-Reserved,1,62,Hex,16,MIO_MIO_BOOT_INT_HELP,
O,WAIT_INT-Wait mode error interrupt enable,Enable,Disable,63,1,MIO_MIO_BOOT_INT_HELP,
O,ADR_INT-Address decode error interrupt enable,Enable,Disable,64,1,MIO_MIO_BOOT_INT_HELP,

(MIO_BOOT_LOC_ADR),3,MIO Boot Local Memory Address Register,MIO,MIO_MIO_BOOT_LOC_ADR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_BOOT_LOC_ADR_HELP,
T,ADR-Local memory address,57,5,Hex,2,MIO_MIO_BOOT_LOC_ADR_HELP,
T,Reserved-Reserved,62,3,Hex,1,MIO_MIO_BOOT_LOC_ADR_HELP,

(MIO_BOOT_LOC_CFG0),5,MIO Boot Local Region Config Register (1 per region * 2 regions),MIO,MIO_MIO_BOOT_LOC_CFG0_HELP
T,Reserved-Reserved,1,32,Hex,8,MIO_MIO_BOOT_LOC_CFG0_HELP,
O,EN-Local region X enable,Enable,Disable,33,1,MIO_MIO_BOOT_LOC_CFG0_HELP,
T,Reserved-Reserved,34,3,Hex,1,MIO_MIO_BOOT_LOC_CFG0_HELP,
T,BASE-Local region X base address,37,25,Hex,7,MIO_MIO_BOOT_LOC_CFG0_HELP,
T,Reserved-Reserved,62,3,Hex,1,MIO_MIO_BOOT_LOC_CFG0_HELP,

(MIO_BOOT_LOC_CFG1),5,MIO Boot Local Region Config Register (1 per region * 2 regions),MIO,MIO_MIO_BOOT_LOC_CFG1_HELP
T,Reserved-Reserved,1,32,Hex,8,MIO_MIO_BOOT_LOC_CFG1_HELP,
O,EN-Local region X enable,Enable,Disable,33,1,MIO_MIO_BOOT_LOC_CFG1_HELP,
T,Reserved-Reserved,34,3,Hex,1,MIO_MIO_BOOT_LOC_CFG1_HELP,
T,BASE-Local region X base address,37,25,Hex,7,MIO_MIO_BOOT_LOC_CFG1_HELP,
T,Reserved-Reserved,62,3,Hex,1,MIO_MIO_BOOT_LOC_CFG1_HELP,

(MIO_BOOT_LOC_DAT),1,MIO Boot Local Memory Data Register,MIO,MIO_MIO_BOOT_LOC_DAT_HELP
T,DATA-Local memory data,1,64,Hex,16,MIO_MIO_BOOT_LOC_DAT_HELP,

(MIO_BOOT_REG_CFG0),10,Type=RSL,MIO,MIO_MIO_BOOT_REG_CFG0_HELP
T,Reserved-Reserved,1,27,Hex,7,MIO_MIO_BOOT_REG_CFG0_HELP,
O,SAM-Region X SAM mode,Enable,Disable,28,1,MIO_MIO_BOOT_REG_CFG0_HELP,
T,WE_EXT-Region X write enable count extension,29,2,Hex,1,MIO_MIO_BOOT_REG_CFG0_HELP,
T,OE_EXT-Region X output enable count extension,31,2,Hex,1,MIO_MIO_BOOT_REG_CFG0_HELP,
O,EN-Region X enable,Enable,Disable,33,1,MIO_MIO_BOOT_REG_CFG0_HELP,
O,ORBIT-Region X or bit,Enable,Disable,34,1,MIO_MIO_BOOT_REG_CFG0_HELP,
O,ALE-Region X ALE mode,Enable,Disable,35,1,MIO_MIO_BOOT_REG_CFG0_HELP,
O,WIDTH-Region X bus width,Enable,Disable,36,1,MIO_MIO_BOOT_REG_CFG0_HELP,
T,SIZE-Region X size,37,12,Hex,3,MIO_MIO_BOOT_REG_CFG0_HELP,
T,BASE-Region X base address,49,16,Hex,4,MIO_MIO_BOOT_REG_CFG0_HELP,

(MIO_BOOT_REG_CFG1),10,Type=RSL,MIO,MIO_MIO_BOOT_REG_CFG1_HELP
T,Reserved-Reserved,1,27,Hex,7,MIO_MIO_BOOT_REG_CFG1_HELP,
O,SAM-Region X SAM mode,Enable,Disable,28,1,MIO_MIO_BOOT_REG_CFG1_HELP,
T,WE_EXT-Region X write enable count extension,29,2,Hex,1,MIO_MIO_BOOT_REG_CFG1_HELP,
T,OE_EXT-Region X output enable count extension,31,2,Hex,1,MIO_MIO_BOOT_REG_CFG1_HELP,
O,EN-Region X enable,Enable,Disable,33,1,MIO_MIO_BOOT_REG_CFG1_HELP,
O,ORBIT-Region X or bit,Enable,Disable,34,1,MIO_MIO_BOOT_REG_CFG1_HELP,
O,ALE-Region X ALE mode,Enable,Disable,35,1,MIO_MIO_BOOT_REG_CFG1_HELP,
O,WIDTH-Region X bus width,Enable,Disable,36,1,MIO_MIO_BOOT_REG_CFG1_HELP,
T,SIZE-Region X size,37,12,Hex,3,MIO_MIO_BOOT_REG_CFG1_HELP,
T,BASE-Region X base address,49,16,Hex,4,MIO_MIO_BOOT_REG_CFG1_HELP,

(MIO_BOOT_REG_CFG2),10,Type=RSL,MIO,MIO_MIO_BOOT_REG_CFG2_HELP
T,Reserved-Reserved,1,27,Hex,7,MIO_MIO_BOOT_REG_CFG2_HELP,
O,SAM-Region X SAM mode,Enable,Disable,28,1,MIO_MIO_BOOT_REG_CFG2_HELP,
T,WE_EXT-Region X write enable count extension,29,2,Hex,1,MIO_MIO_BOOT_REG_CFG2_HELP,
T,OE_EXT-Region X output enable count extension,31,2,Hex,1,MIO_MIO_BOOT_REG_CFG2_HELP,
O,EN-Region X enable,Enable,Disable,33,1,MIO_MIO_BOOT_REG_CFG2_HELP,
O,ORBIT-Region X or bit,Enable,Disable,34,1,MIO_MIO_BOOT_REG_CFG2_HELP,
O,ALE-Region X ALE mode,Enable,Disable,35,1,MIO_MIO_BOOT_REG_CFG2_HELP,
O,WIDTH-Region X bus width,Enable,Disable,36,1,MIO_MIO_BOOT_REG_CFG2_HELP,
T,SIZE-Region X size,37,12,Hex,3,MIO_MIO_BOOT_REG_CFG2_HELP,
T,BASE-Region X base address,49,16,Hex,4,MIO_MIO_BOOT_REG_CFG2_HELP,

(MIO_BOOT_REG_CFG3),10,Type=RSL,MIO,MIO_MIO_BOOT_REG_CFG3_HELP
T,Reserved-Reserved,1,27,Hex,7,MIO_MIO_BOOT_REG_CFG3_HELP,
O,SAM-Region X SAM mode,Enable,Disable,28,1,MIO_MIO_BOOT_REG_CFG3_HELP,
T,WE_EXT-Region X write enable count extension,29,2,Hex,1,MIO_MIO_BOOT_REG_CFG3_HELP,
T,OE_EXT-Region X output enable count extension,31,2,Hex,1,MIO_MIO_BOOT_REG_CFG3_HELP,
O,EN-Region X enable,Enable,Disable,33,1,MIO_MIO_BOOT_REG_CFG3_HELP,
O,ORBIT-Region X or bit,Enable,Disable,34,1,MIO_MIO_BOOT_REG_CFG3_HELP,
O,ALE-Region X ALE mode,Enable,Disable,35,1,MIO_MIO_BOOT_REG_CFG3_HELP,
O,WIDTH-Region X bus width,Enable,Disable,36,1,MIO_MIO_BOOT_REG_CFG3_HELP,
T,SIZE-Region X size,37,12,Hex,3,MIO_MIO_BOOT_REG_CFG3_HELP,
T,BASE-Region X base address,49,16,Hex,4,MIO_MIO_BOOT_REG_CFG3_HELP,

(MIO_BOOT_REG_CFG4),10,Type=RSL,MIO,MIO_MIO_BOOT_REG_CFG4_HELP
T,Reserved-Reserved,1,27,Hex,7,MIO_MIO_BOOT_REG_CFG4_HELP,
O,SAM-Region X SAM mode,Enable,Disable,28,1,MIO_MIO_BOOT_REG_CFG4_HELP,
T,WE_EXT-Region X write enable count extension,29,2,Hex,1,MIO_MIO_BOOT_REG_CFG4_HELP,
T,OE_EXT-Region X output enable count extension,31,2,Hex,1,MIO_MIO_BOOT_REG_CFG4_HELP,
O,EN-Region X enable,Enable,Disable,33,1,MIO_MIO_BOOT_REG_CFG4_HELP,
O,ORBIT-Region X or bit,Enable,Disable,34,1,MIO_MIO_BOOT_REG_CFG4_HELP,
O,ALE-Region X ALE mode,Enable,Disable,35,1,MIO_MIO_BOOT_REG_CFG4_HELP,
O,WIDTH-Region X bus width,Enable,Disable,36,1,MIO_MIO_BOOT_REG_CFG4_HELP,
T,SIZE-Region X size,37,12,Hex,3,MIO_MIO_BOOT_REG_CFG4_HELP,
T,BASE-Region X base address,49,16,Hex,4,MIO_MIO_BOOT_REG_CFG4_HELP,

(MIO_BOOT_REG_CFG5),10,Type=RSL,MIO,MIO_MIO_BOOT_REG_CFG5_HELP
T,Reserved-Reserved,1,27,Hex,7,MIO_MIO_BOOT_REG_CFG5_HELP,
O,SAM-Region X SAM mode,Enable,Disable,28,1,MIO_MIO_BOOT_REG_CFG5_HELP,
T,WE_EXT-Region X write enable count extension,29,2,Hex,1,MIO_MIO_BOOT_REG_CFG5_HELP,
T,OE_EXT-Region X output enable count extension,31,2,Hex,1,MIO_MIO_BOOT_REG_CFG5_HELP,
O,EN-Region X enable,Enable,Disable,33,1,MIO_MIO_BOOT_REG_CFG5_HELP,
O,ORBIT-Region X or bit,Enable,Disable,34,1,MIO_MIO_BOOT_REG_CFG5_HELP,
O,ALE-Region X ALE mode,Enable,Disable,35,1,MIO_MIO_BOOT_REG_CFG5_HELP,
O,WIDTH-Region X bus width,Enable,Disable,36,1,MIO_MIO_BOOT_REG_CFG5_HELP,
T,SIZE-Region X size,37,12,Hex,3,MIO_MIO_BOOT_REG_CFG5_HELP,
T,BASE-Region X base address,49,16,Hex,4,MIO_MIO_BOOT_REG_CFG5_HELP,

(MIO_BOOT_REG_CFG6),10,Type=RSL,MIO,MIO_MIO_BOOT_REG_CFG6_HELP
T,Reserved-Reserved,1,27,Hex,7,MIO_MIO_BOOT_REG_CFG6_HELP,
O,SAM-Region X SAM mode,Enable,Disable,28,1,MIO_MIO_BOOT_REG_CFG6_HELP,
T,WE_EXT-Region X write enable count extension,29,2,Hex,1,MIO_MIO_BOOT_REG_CFG6_HELP,
T,OE_EXT-Region X output enable count extension,31,2,Hex,1,MIO_MIO_BOOT_REG_CFG6_HELP,
O,EN-Region X enable,Enable,Disable,33,1,MIO_MIO_BOOT_REG_CFG6_HELP,
O,ORBIT-Region X or bit,Enable,Disable,34,1,MIO_MIO_BOOT_REG_CFG6_HELP,
O,ALE-Region X ALE mode,Enable,Disable,35,1,MIO_MIO_BOOT_REG_CFG6_HELP,
O,WIDTH-Region X bus width,Enable,Disable,36,1,MIO_MIO_BOOT_REG_CFG6_HELP,
T,SIZE-Region X size,37,12,Hex,3,MIO_MIO_BOOT_REG_CFG6_HELP,
T,BASE-Region X base address,49,16,Hex,4,MIO_MIO_BOOT_REG_CFG6_HELP,

(MIO_BOOT_REG_CFG7),10,Type=RSL,MIO,MIO_MIO_BOOT_REG_CFG7_HELP
T,Reserved-Reserved,1,27,Hex,7,MIO_MIO_BOOT_REG_CFG7_HELP,
O,SAM-Region X SAM mode,Enable,Disable,28,1,MIO_MIO_BOOT_REG_CFG7_HELP,
T,WE_EXT-Region X write enable count extension,29,2,Hex,1,MIO_MIO_BOOT_REG_CFG7_HELP,
T,OE_EXT-Region X output enable count extension,31,2,Hex,1,MIO_MIO_BOOT_REG_CFG7_HELP,
O,EN-Region X enable,Enable,Disable,33,1,MIO_MIO_BOOT_REG_CFG7_HELP,
O,ORBIT-Region X or bit,Enable,Disable,34,1,MIO_MIO_BOOT_REG_CFG7_HELP,
O,ALE-Region X ALE mode,Enable,Disable,35,1,MIO_MIO_BOOT_REG_CFG7_HELP,
O,WIDTH-Region X bus width,Enable,Disable,36,1,MIO_MIO_BOOT_REG_CFG7_HELP,
T,SIZE-Region X size,37,12,Hex,3,MIO_MIO_BOOT_REG_CFG7_HELP,
T,BASE-Region X base address,49,16,Hex,4,MIO_MIO_BOOT_REG_CFG7_HELP,

(MIO_BOOT_REG_TIM0),13,Type=RSL,MIO,MIO_MIO_BOOT_REG_TIM0_HELP
O,PAGEM-Region X page mode,Enable,Disable,1,1,MIO_MIO_BOOT_REG_TIM0_HELP,
O,WAITM-Region X wait mode,Enable,Disable,2,1,MIO_MIO_BOOT_REG_TIM0_HELP,
T,PAGES-Region X page size,3,2,Hex,1,MIO_MIO_BOOT_REG_TIM0_HELP,
T,ALE-Region X ALE count,5,6,Hex,2,MIO_MIO_BOOT_REG_TIM0_HELP,
T,PAGE-Region X page count,11,6,Hex,2,MIO_MIO_BOOT_REG_TIM0_HELP,
T,WAIT-Region X wait count,17,6,Hex,2,MIO_MIO_BOOT_REG_TIM0_HELP,
T,PAUSE-Region X pause count,23,6,Hex,2,MIO_MIO_BOOT_REG_TIM0_HELP,
T,WR_HLD-Region X write hold count,29,6,Hex,2,MIO_MIO_BOOT_REG_TIM0_HELP,
T,RD_HLD-Region X read hold count,35,6,Hex,2,MIO_MIO_BOOT_REG_TIM0_HELP,
T,WE-Region X write enable count,41,6,Hex,2,MIO_MIO_BOOT_REG_TIM0_HELP,
T,OE-Region X output enable count,47,6,Hex,2,MIO_MIO_BOOT_REG_TIM0_HELP,
T,CE-Region X chip enable count,53,6,Hex,2,MIO_MIO_BOOT_REG_TIM0_HELP,
T,ADR-Region X address count,59,6,Hex,2,MIO_MIO_BOOT_REG_TIM0_HELP,

(MIO_BOOT_REG_TIM1),13,Type=RSL,MIO,MIO_MIO_BOOT_REG_TIM1_HELP
O,PAGEM-Region X page mode,Enable,Disable,1,1,MIO_MIO_BOOT_REG_TIM1_HELP,
O,WAITM-Region X wait mode,Enable,Disable,2,1,MIO_MIO_BOOT_REG_TIM1_HELP,
T,PAGES-Region X page size,3,2,Hex,1,MIO_MIO_BOOT_REG_TIM1_HELP,
T,ALE-Region X ALE count,5,6,Hex,2,MIO_MIO_BOOT_REG_TIM1_HELP,
T,PAGE-Region X page count,11,6,Hex,2,MIO_MIO_BOOT_REG_TIM1_HELP,
T,WAIT-Region X wait count,17,6,Hex,2,MIO_MIO_BOOT_REG_TIM1_HELP,
T,PAUSE-Region X pause count,23,6,Hex,2,MIO_MIO_BOOT_REG_TIM1_HELP,
T,WR_HLD-Region X write hold count,29,6,Hex,2,MIO_MIO_BOOT_REG_TIM1_HELP,
T,RD_HLD-Region X read hold count,35,6,Hex,2,MIO_MIO_BOOT_REG_TIM1_HELP,
T,WE-Region X write enable count,41,6,Hex,2,MIO_MIO_BOOT_REG_TIM1_HELP,
T,OE-Region X output enable count,47,6,Hex,2,MIO_MIO_BOOT_REG_TIM1_HELP,
T,CE-Region X chip enable count,53,6,Hex,2,MIO_MIO_BOOT_REG_TIM1_HELP,
T,ADR-Region X address count,59,6,Hex,2,MIO_MIO_BOOT_REG_TIM1_HELP,

(MIO_BOOT_REG_TIM2),13,Type=RSL,MIO,MIO_MIO_BOOT_REG_TIM2_HELP
O,PAGEM-Region X page mode,Enable,Disable,1,1,MIO_MIO_BOOT_REG_TIM2_HELP,
O,WAITM-Region X wait mode,Enable,Disable,2,1,MIO_MIO_BOOT_REG_TIM2_HELP,
T,PAGES-Region X page size,3,2,Hex,1,MIO_MIO_BOOT_REG_TIM2_HELP,
T,ALE-Region X ALE count,5,6,Hex,2,MIO_MIO_BOOT_REG_TIM2_HELP,
T,PAGE-Region X page count,11,6,Hex,2,MIO_MIO_BOOT_REG_TIM2_HELP,
T,WAIT-Region X wait count,17,6,Hex,2,MIO_MIO_BOOT_REG_TIM2_HELP,
T,PAUSE-Region X pause count,23,6,Hex,2,MIO_MIO_BOOT_REG_TIM2_HELP,
T,WR_HLD-Region X write hold count,29,6,Hex,2,MIO_MIO_BOOT_REG_TIM2_HELP,
T,RD_HLD-Region X read hold count,35,6,Hex,2,MIO_MIO_BOOT_REG_TIM2_HELP,
T,WE-Region X write enable count,41,6,Hex,2,MIO_MIO_BOOT_REG_TIM2_HELP,
T,OE-Region X output enable count,47,6,Hex,2,MIO_MIO_BOOT_REG_TIM2_HELP,
T,CE-Region X chip enable count,53,6,Hex,2,MIO_MIO_BOOT_REG_TIM2_HELP,
T,ADR-Region X address count,59,6,Hex,2,MIO_MIO_BOOT_REG_TIM2_HELP,

(MIO_BOOT_REG_TIM3),13,Type=RSL,MIO,MIO_MIO_BOOT_REG_TIM3_HELP
O,PAGEM-Region X page mode,Enable,Disable,1,1,MIO_MIO_BOOT_REG_TIM3_HELP,
O,WAITM-Region X wait mode,Enable,Disable,2,1,MIO_MIO_BOOT_REG_TIM3_HELP,
T,PAGES-Region X page size,3,2,Hex,1,MIO_MIO_BOOT_REG_TIM3_HELP,
T,ALE-Region X ALE count,5,6,Hex,2,MIO_MIO_BOOT_REG_TIM3_HELP,
T,PAGE-Region X page count,11,6,Hex,2,MIO_MIO_BOOT_REG_TIM3_HELP,
T,WAIT-Region X wait count,17,6,Hex,2,MIO_MIO_BOOT_REG_TIM3_HELP,
T,PAUSE-Region X pause count,23,6,Hex,2,MIO_MIO_BOOT_REG_TIM3_HELP,
T,WR_HLD-Region X write hold count,29,6,Hex,2,MIO_MIO_BOOT_REG_TIM3_HELP,
T,RD_HLD-Region X read hold count,35,6,Hex,2,MIO_MIO_BOOT_REG_TIM3_HELP,
T,WE-Region X write enable count,41,6,Hex,2,MIO_MIO_BOOT_REG_TIM3_HELP,
T,OE-Region X output enable count,47,6,Hex,2,MIO_MIO_BOOT_REG_TIM3_HELP,
T,CE-Region X chip enable count,53,6,Hex,2,MIO_MIO_BOOT_REG_TIM3_HELP,
T,ADR-Region X address count,59,6,Hex,2,MIO_MIO_BOOT_REG_TIM3_HELP,

(MIO_BOOT_REG_TIM4),13,Type=RSL,MIO,MIO_MIO_BOOT_REG_TIM4_HELP
O,PAGEM-Region X page mode,Enable,Disable,1,1,MIO_MIO_BOOT_REG_TIM4_HELP,
O,WAITM-Region X wait mode,Enable,Disable,2,1,MIO_MIO_BOOT_REG_TIM4_HELP,
T,PAGES-Region X page size,3,2,Hex,1,MIO_MIO_BOOT_REG_TIM4_HELP,
T,ALE-Region X ALE count,5,6,Hex,2,MIO_MIO_BOOT_REG_TIM4_HELP,
T,PAGE-Region X page count,11,6,Hex,2,MIO_MIO_BOOT_REG_TIM4_HELP,
T,WAIT-Region X wait count,17,6,Hex,2,MIO_MIO_BOOT_REG_TIM4_HELP,
T,PAUSE-Region X pause count,23,6,Hex,2,MIO_MIO_BOOT_REG_TIM4_HELP,
T,WR_HLD-Region X write hold count,29,6,Hex,2,MIO_MIO_BOOT_REG_TIM4_HELP,
T,RD_HLD-Region X read hold count,35,6,Hex,2,MIO_MIO_BOOT_REG_TIM4_HELP,
T,WE-Region X write enable count,41,6,Hex,2,MIO_MIO_BOOT_REG_TIM4_HELP,
T,OE-Region X output enable count,47,6,Hex,2,MIO_MIO_BOOT_REG_TIM4_HELP,
T,CE-Region X chip enable count,53,6,Hex,2,MIO_MIO_BOOT_REG_TIM4_HELP,
T,ADR-Region X address count,59,6,Hex,2,MIO_MIO_BOOT_REG_TIM4_HELP,

(MIO_BOOT_REG_TIM5),13,Type=RSL,MIO,MIO_MIO_BOOT_REG_TIM5_HELP
O,PAGEM-Region X page mode,Enable,Disable,1,1,MIO_MIO_BOOT_REG_TIM5_HELP,
O,WAITM-Region X wait mode,Enable,Disable,2,1,MIO_MIO_BOOT_REG_TIM5_HELP,
T,PAGES-Region X page size,3,2,Hex,1,MIO_MIO_BOOT_REG_TIM5_HELP,
T,ALE-Region X ALE count,5,6,Hex,2,MIO_MIO_BOOT_REG_TIM5_HELP,
T,PAGE-Region X page count,11,6,Hex,2,MIO_MIO_BOOT_REG_TIM5_HELP,
T,WAIT-Region X wait count,17,6,Hex,2,MIO_MIO_BOOT_REG_TIM5_HELP,
T,PAUSE-Region X pause count,23,6,Hex,2,MIO_MIO_BOOT_REG_TIM5_HELP,
T,WR_HLD-Region X write hold count,29,6,Hex,2,MIO_MIO_BOOT_REG_TIM5_HELP,
T,RD_HLD-Region X read hold count,35,6,Hex,2,MIO_MIO_BOOT_REG_TIM5_HELP,
T,WE-Region X write enable count,41,6,Hex,2,MIO_MIO_BOOT_REG_TIM5_HELP,
T,OE-Region X output enable count,47,6,Hex,2,MIO_MIO_BOOT_REG_TIM5_HELP,
T,CE-Region X chip enable count,53,6,Hex,2,MIO_MIO_BOOT_REG_TIM5_HELP,
T,ADR-Region X address count,59,6,Hex,2,MIO_MIO_BOOT_REG_TIM5_HELP,

(MIO_BOOT_REG_TIM6),13,Type=RSL,MIO,MIO_MIO_BOOT_REG_TIM6_HELP
O,PAGEM-Region X page mode,Enable,Disable,1,1,MIO_MIO_BOOT_REG_TIM6_HELP,
O,WAITM-Region X wait mode,Enable,Disable,2,1,MIO_MIO_BOOT_REG_TIM6_HELP,
T,PAGES-Region X page size,3,2,Hex,1,MIO_MIO_BOOT_REG_TIM6_HELP,
T,ALE-Region X ALE count,5,6,Hex,2,MIO_MIO_BOOT_REG_TIM6_HELP,
T,PAGE-Region X page count,11,6,Hex,2,MIO_MIO_BOOT_REG_TIM6_HELP,
T,WAIT-Region X wait count,17,6,Hex,2,MIO_MIO_BOOT_REG_TIM6_HELP,
T,PAUSE-Region X pause count,23,6,Hex,2,MIO_MIO_BOOT_REG_TIM6_HELP,
T,WR_HLD-Region X write hold count,29,6,Hex,2,MIO_MIO_BOOT_REG_TIM6_HELP,
T,RD_HLD-Region X read hold count,35,6,Hex,2,MIO_MIO_BOOT_REG_TIM6_HELP,
T,WE-Region X write enable count,41,6,Hex,2,MIO_MIO_BOOT_REG_TIM6_HELP,
T,OE-Region X output enable count,47,6,Hex,2,MIO_MIO_BOOT_REG_TIM6_HELP,
T,CE-Region X chip enable count,53,6,Hex,2,MIO_MIO_BOOT_REG_TIM6_HELP,
T,ADR-Region X address count,59,6,Hex,2,MIO_MIO_BOOT_REG_TIM6_HELP,

(MIO_BOOT_REG_TIM7),13,Type=RSL,MIO,MIO_MIO_BOOT_REG_TIM7_HELP
O,PAGEM-Region X page mode,Enable,Disable,1,1,MIO_MIO_BOOT_REG_TIM7_HELP,
O,WAITM-Region X wait mode,Enable,Disable,2,1,MIO_MIO_BOOT_REG_TIM7_HELP,
T,PAGES-Region X page size,3,2,Hex,1,MIO_MIO_BOOT_REG_TIM7_HELP,
T,ALE-Region X ALE count,5,6,Hex,2,MIO_MIO_BOOT_REG_TIM7_HELP,
T,PAGE-Region X page count,11,6,Hex,2,MIO_MIO_BOOT_REG_TIM7_HELP,
T,WAIT-Region X wait count,17,6,Hex,2,MIO_MIO_BOOT_REG_TIM7_HELP,
T,PAUSE-Region X pause count,23,6,Hex,2,MIO_MIO_BOOT_REG_TIM7_HELP,
T,WR_HLD-Region X write hold count,29,6,Hex,2,MIO_MIO_BOOT_REG_TIM7_HELP,
T,RD_HLD-Region X read hold count,35,6,Hex,2,MIO_MIO_BOOT_REG_TIM7_HELP,
T,WE-Region X write enable count,41,6,Hex,2,MIO_MIO_BOOT_REG_TIM7_HELP,
T,OE-Region X output enable count,47,6,Hex,2,MIO_MIO_BOOT_REG_TIM7_HELP,
T,CE-Region X chip enable count,53,6,Hex,2,MIO_MIO_BOOT_REG_TIM7_HELP,
T,ADR-Region X address count,59,6,Hex,2,MIO_MIO_BOOT_REG_TIM7_HELP,

(MIO_BOOT_THR),4,MIO Boot Threshold Register,MIO,MIO_MIO_BOOT_THR_HELP
T,Reserved-Reserved,1,50,Hex,13,MIO_MIO_BOOT_THR_HELP,
T,FIF_CNT-Current NCB FIFO count,51,6,Hex,2,MIO_MIO_BOOT_THR_HELP,
T,Reserved-Reserved,57,2,Hex,1,MIO_MIO_BOOT_THR_HELP,
T,FIF_THR-NCB busy threshold,59,6,Hex,2,MIO_MIO_BOOT_THR_HELP,

(MIO_FUS_DAT0),2,Type=RSL,MIO,MIO_MIO_FUS_DAT0_HELP
T,Reserved-Reserved,1,32,Hex,8,MIO_MIO_FUS_DAT0_HELP,
T,MAN_INFO-Fuse information = manufacturing info [31:0],33,32,Hex,8,MIO_MIO_FUS_DAT0_HELP,

(MIO_FUS_DAT1),2,Type=RSL,MIO,MIO_MIO_FUS_DAT1_HELP
T,Reserved-Reserved,1,32,Hex,8,MIO_MIO_FUS_DAT1_HELP,
T,MAN_INFO-Fuse information = manufacturing info [63:32],33,32,Hex,8,MIO_MIO_FUS_DAT1_HELP,

(MIO_FUS_DAT2),10,Type=RSL,MIO,MIO_MIO_FUS_DAT2_HELP
T,Reserved-Reserved,1,35,Hex,9,MIO_MIO_FUS_DAT2_HELP,
O,NODFA_CP2-Fuse information = DFA Disable (CP2),Enable,Disable,36,1,MIO_MIO_FUS_DAT2_HELP,
O,NOMUL-Fuse information = VMUL disable,Enable,Disable,37,1,MIO_MIO_FUS_DAT2_HELP,
O,NOCRYPTO-Fuse information = AES/DES/HASH disable,Enable,Disable,38,1,MIO_MIO_FUS_DAT2_HELP,
O,RST_SHT-Fuse information = When set use short reset count,Enable,Disable,39,1,MIO_MIO_FUS_DAT2_HELP,
O,BIST_DIS-Fuse information = BIST Disable,Enable,Disable,40,1,MIO_MIO_FUS_DAT2_HELP,
T,CHIP_ID-Fuse information = CHIP_ID,41,8,Hex,2,MIO_MIO_FUS_DAT2_HELP,
T,PLL_OFF-Fuse information = core pll offset,49,4,Hex,1,MIO_MIO_FUS_DAT2_HELP,
T,Reserved-Reserved,53,10,Hex,3,MIO_MIO_FUS_DAT2_HELP,
T,PP_DIS-Fuse information = PP_DISABLES,63,2,Hex,1,MIO_MIO_FUS_DAT2_HELP,

(MIO_FUS_DAT3),9,Type=RSL,MIO,MIO_MIO_FUS_DAT3_HELP
T,Reserved-Reserved,1,32,Hex,8,MIO_MIO_FUS_DAT3_HELP,
O,PLL_DIV4-Fuse information = PLL DIV4 mode,Enable,Disable,33,1,MIO_MIO_FUS_DAT3_HELP,
T,ZIP_CRIP-Fuse information = Zip Cripple,34,2,Hex,1,MIO_MIO_FUS_DAT3_HELP,
O,BAR2_EN-Fuse information = BAR2 Enable (when blown '1'),Enable,Disable,36,1,MIO_MIO_FUS_DAT3_HELP,
O,EFUS_LCK-Fuse information = efuse lockdown,Enable,Disable,37,1,MIO_MIO_FUS_DAT3_HELP,
O,EFUS_IGN-Fuse information = efuse ignore,Enable,Disable,38,1,MIO_MIO_FUS_DAT3_HELP,
O,NOZIP-Fuse information = ZIP disable,Enable,Disable,39,1,MIO_MIO_FUS_DAT3_HELP,
O,NODFA_DTE-Fuse information = DFA Disable (DTE),Enable,Disable,40,1,MIO_MIO_FUS_DAT3_HELP,
T,ICACHE-Fuse information = ICACHE Hard Repair Data,41,24,Hex,6,MIO_MIO_FUS_DAT3_HELP,

(MIO_FUS_PROG),2,Type=RSL,MIO,MIO_MIO_FUS_PROG_HELP
T,Reserved-Reserved,1,63,Hex,16,MIO_MIO_FUS_PROG_HELP,
O,PROG-Blow the fuse,Enable,Disable,64,1,MIO_MIO_FUS_PROG_HELP,

(MIO_FUS_RCMD),8,Type=RSL,MIO,MIO_MIO_FUS_RCMD_HELP
T,Reserved-Reserved,1,40,Hex,10,MIO_MIO_FUS_RCMD_HELP,
T,DAT-8bits of fuse data,41,8,Hex,2,MIO_MIO_FUS_RCMD_HELP,
T,Reserved-Reserved,49,3,Hex,1,MIO_MIO_FUS_RCMD_HELP,
O,PEND-SW sets this bit on a write to start FUSE read,Enable,Disable,52,1,MIO_MIO_FUS_RCMD_HELP,
T,Reserved-Reserved,53,3,Hex,1,MIO_MIO_FUS_RCMD_HELP,
O,EFUSE-When set return data from the efuse storage,Enable,Disable,56,1,MIO_MIO_FUS_RCMD_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,MIO_MIO_FUS_RCMD_HELP,
T,ADDR-The byte address of the fuse to read,58,7,Hex,2,MIO_MIO_FUS_RCMD_HELP,

(MIO_FUS_SPR_REPAIR_RES),4,Type=RSL,MIO,MIO_MIO_FUS_SPR_REPAIR_RES_HELP
T,Reserved-Reserved,1,22,Hex,6,MIO_MIO_FUS_SPR_REPAIR_RES_HELP,
T,REPAIR2-SPR BISR Results,23,14,Hex,4,MIO_MIO_FUS_SPR_REPAIR_RES_HELP,
T,REPAIR1-SPR BISR Results,37,14,Hex,4,MIO_MIO_FUS_SPR_REPAIR_RES_HELP,
T,REPAIR0-SPR BISR Results,51,14,Hex,4,MIO_MIO_FUS_SPR_REPAIR_RES_HELP,

(MIO_FUS_SPR_REPAIR_SUM),2,Type=RSL,MIO,MIO_MIO_FUS_SPR_REPAIR_SUM_HELP
T,Reserved-Reserved,1,63,Hex,16,MIO_MIO_FUS_SPR_REPAIR_SUM_HELP,
O,TOO_MANY-Too Many Defects = cannot repair = bad part,Enable,Disable,64,1,MIO_MIO_FUS_SPR_REPAIR_SUM_HELP,

(MIO_FUS_UNLOCK),2,Type=RSL,MIO,MIO_MIO_FUS_UNLOCK_HELP
T,Reserved-Reserved,1,40,Hex,10,MIO_MIO_FUS_UNLOCK_HELP,
T,KEY-When set to the typical value allows SW to,41,24,Hex,6,MIO_MIO_FUS_UNLOCK_HELP,

(MIO_FUS_WADR),2,Type=RSL,MIO,MIO_MIO_FUS_WADR_HELP
T,Reserved-Reserved,1,54,Hex,14,MIO_MIO_FUS_WADR_HELP,
T,ADDR-The address of the individual fuse to blow,55,10,Hex,3,MIO_MIO_FUS_WADR_HELP,

(MIO_PLL_CTL),2,Type=RSL,MIO,MIO_MIO_PLL_CTL_HELP
T,Reserved-Reserved,1,59,Hex,15,MIO_MIO_PLL_CTL_HELP,
T,BW_CTL-Core PLL bandwidth control,60,5,Hex,2,MIO_MIO_PLL_CTL_HELP,

(MIO_PLL_SETTING),2,Type=RSL,MIO,MIO_MIO_PLL_SETTING_HELP
T,Reserved-Reserved,1,47,Hex,12,MIO_MIO_PLL_SETTING_HELP,
T,SETTING-Core PLL setting,48,17,Hex,5,MIO_MIO_PLL_SETTING_HELP,

(MIO_TWS0_INT),13,TWSI Interrupt Register,MIO,MIO_MIO_TWS0_INT_HELP
T,Reserved-Reserved,1,52,Hex,13,MIO_MIO_TWS0_INT_HELP,
O,SCL-SCL,Enable,Disable,53,1,MIO_MIO_TWS0_INT_HELP,
O,SDA-SDA,Enable,Disable,54,1,MIO_MIO_TWS0_INT_HELP,
O,SCL_OVR-SCL override,Enable,Disable,55,1,MIO_MIO_TWS0_INT_HELP,
O,SDA_OVR-SDA override,Enable,Disable,56,1,MIO_MIO_TWS0_INT_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,MIO_MIO_TWS0_INT_HELP,
O,CORE_EN-TWSI core interrupt enable,Enable,Disable,58,1,MIO_MIO_TWS0_INT_HELP,
O,TS_EN-MIO_TWS_TWSI_SW register update interrupt enable,Enable,Disable,59,1,MIO_MIO_TWS0_INT_HELP,
O,ST_EN-MIO_TWS_SW_TWSI register update interrupt enable,Enable,Disable,60,1,MIO_MIO_TWS0_INT_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,MIO_MIO_TWS0_INT_HELP,
O,CORE_INT-TWSI core interrupt,Enable,Disable,62,1,MIO_MIO_TWS0_INT_HELP,
O,TS_INT-MIO_TWS_TWSI_SW register update interrupt,Enable,Disable,63,1,MIO_MIO_TWS0_INT_HELP,
O,ST_INT-MIO_TWS_SW_TWSI register update interrupt,Enable,Disable,64,1,MIO_MIO_TWS0_INT_HELP,

(MIO_TWS0_SW_TWSI),12,Software to TWSI Register,MIO,MIO_MIO_TWS0_SW_TWSI_HELP
O,V-Valid bit,Enable,Disable,1,1,MIO_MIO_TWS0_SW_TWSI_HELP,
O,SLONLY-Slave Only Mode,Enable,Disable,2,1,MIO_MIO_TWS0_SW_TWSI_HELP,
O,EIA-Extended Internal Address = send additional,Enable,Disable,3,1,MIO_MIO_TWS0_SW_TWSI_HELP,
T,OP-Opcode field = When the register is written with,4,4,Hex,1,MIO_MIO_TWS0_SW_TWSI_HELP,
O,R-Read bit or result,Enable,Disable,8,1,MIO_MIO_TWS0_SW_TWSI_HELP,
O,SOVR-Size Override = if set use the SIZE field to,Enable,Disable,9,1,MIO_MIO_TWS0_SW_TWSI_HELP,
T,SIZE-Size in bytes of Master Mode Op if the Size,10,3,Hex,1,MIO_MIO_TWS0_SW_TWSI_HELP,
T,SCR-Scratch = unused but retain state,13,2,Hex,1,MIO_MIO_TWS0_SW_TWSI_HELP,
T,A-Address field,15,10,Hex,3,MIO_MIO_TWS0_SW_TWSI_HELP,
T,IA-Internal Address = Used when launching a master,25,5,Hex,2,MIO_MIO_TWS0_SW_TWSI_HELP,
T,EOP_IA-Extra opcode (when OP<3:0> == 0110 and SLONLY==0):,30,3,Hex,1,MIO_MIO_TWS0_SW_TWSI_HELP,
T,D-Data Field,33,32,Hex,8,MIO_MIO_TWS0_SW_TWSI_HELP,

(MIO_TWS0_SW_TWSI_EXT),3,Software to TWSI Extension Register,MIO,MIO_MIO_TWS0_SW_TWSI_EXT_HELP
T,Reserved-Reserved,1,24,Hex,6,MIO_MIO_TWS0_SW_TWSI_EXT_HELP,
T,IA-Extended Internal Address,25,8,Hex,2,MIO_MIO_TWS0_SW_TWSI_EXT_HELP,
T,D-Extended Data Field,33,32,Hex,8,MIO_MIO_TWS0_SW_TWSI_EXT_HELP,

(MIO_TWS0_TWSI_SW),3,TWSI to Software Register,MIO,MIO_MIO_TWS0_TWSI_SW_HELP
T,V-Valid Bits,1,2,Hex,1,MIO_MIO_TWS0_TWSI_SW_HELP,
T,Reserved-Reserved,3,30,Hex,8,MIO_MIO_TWS0_TWSI_SW_HELP,
T,D-Data Field = updated on a write by the TWSI device,33,32,Hex,8,MIO_MIO_TWS0_TWSI_SW_HELP,

(MIO_UART0_DLH),2,MIO_UARTX_DLH = MIO UARTX Divisor Latch High Register,MIO,MIO_MIO_UART0_DLH_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART0_DLH_HELP,
T,DLH-Divisor Latch High Register,57,8,Hex,2,MIO_MIO_UART0_DLH_HELP,

(MIO_UART1_DLH),2,MIO_UARTX_DLH = MIO UARTX Divisor Latch High Register,MIO,MIO_MIO_UART1_DLH_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART1_DLH_HELP,
T,DLH-Divisor Latch High Register,57,8,Hex,2,MIO_MIO_UART1_DLH_HELP,

(MIO_UART0_DLL),2,MIO_UARTX_DLL = MIO UARTX Divisor Latch Low Register,MIO,MIO_MIO_UART0_DLL_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART0_DLL_HELP,
T,DLL-Divisor Latch Low Register,57,8,Hex,2,MIO_MIO_UART0_DLL_HELP,

(MIO_UART1_DLL),2,MIO_UARTX_DLL = MIO UARTX Divisor Latch Low Register,MIO,MIO_MIO_UART1_DLL_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART1_DLL_HELP,
T,DLL-Divisor Latch Low Register,57,8,Hex,2,MIO_MIO_UART1_DLL_HELP,

(MIO_UART0_FAR),2,MIO_UARTX_FAR = MIO UARTX FIFO Access Register,MIO,MIO_MIO_UART0_FAR_HELP
T,Reserved-Reserved,1,63,Hex,16,MIO_MIO_UART0_FAR_HELP,
O,FAR-FIFO Access Register,Enable,Disable,64,1,MIO_MIO_UART0_FAR_HELP,

(MIO_UART1_FAR),2,MIO_UARTX_FAR = MIO UARTX FIFO Access Register,MIO,MIO_MIO_UART1_FAR_HELP
T,Reserved-Reserved,1,63,Hex,16,MIO_MIO_UART1_FAR_HELP,
O,FAR-FIFO Access Register,Enable,Disable,64,1,MIO_MIO_UART1_FAR_HELP,

(MIO_UART0_FCR),7,MIO_UARTX_FCR = MIO UARTX FIFO Control Register,MIO,MIO_MIO_UART0_FCR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART0_FCR_HELP,
T,RXTRIG-RX Trigger,57,2,Hex,1,MIO_MIO_UART0_FCR_HELP,
T,TXTRIG-TX Trigger,59,2,Hex,1,MIO_MIO_UART0_FCR_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,MIO_MIO_UART0_FCR_HELP,
O,TXFR-TX FIFO reset,Enable,Disable,62,1,MIO_MIO_UART0_FCR_HELP,
O,RXFR-RX FIFO reset,Enable,Disable,63,1,MIO_MIO_UART0_FCR_HELP,
O,EN-FIFO enable,Enable,Disable,64,1,MIO_MIO_UART0_FCR_HELP,

(MIO_UART1_FCR),7,MIO_UARTX_FCR = MIO UARTX FIFO Control Register,MIO,MIO_MIO_UART1_FCR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART1_FCR_HELP,
T,RXTRIG-RX Trigger,57,2,Hex,1,MIO_MIO_UART1_FCR_HELP,
T,TXTRIG-TX Trigger,59,2,Hex,1,MIO_MIO_UART1_FCR_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,MIO_MIO_UART1_FCR_HELP,
O,TXFR-TX FIFO reset,Enable,Disable,62,1,MIO_MIO_UART1_FCR_HELP,
O,RXFR-RX FIFO reset,Enable,Disable,63,1,MIO_MIO_UART1_FCR_HELP,
O,EN-FIFO enable,Enable,Disable,64,1,MIO_MIO_UART1_FCR_HELP,

(MIO_UART0_HTX),2,MIO_UARTX_HTX = MIO UARTX Halt TX Register,MIO,MIO_MIO_UART0_HTX_HELP
T,Reserved-Reserved,1,63,Hex,16,MIO_MIO_UART0_HTX_HELP,
O,HTX-Halt TX,Enable,Disable,64,1,MIO_MIO_UART0_HTX_HELP,

(MIO_UART1_HTX),2,MIO_UARTX_HTX = MIO UARTX Halt TX Register,MIO,MIO_MIO_UART1_HTX_HELP
T,Reserved-Reserved,1,63,Hex,16,MIO_MIO_UART1_HTX_HELP,
O,HTX-Halt TX,Enable,Disable,64,1,MIO_MIO_UART1_HTX_HELP,

(MIO_UART0_IER),7,MIO_UARTX_IER = MIO UARTX Interrupt Enable Register,MIO,MIO_MIO_UART0_IER_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART0_IER_HELP,
O,PTIME-Programmable THRE Interrupt mode enable,Enable,Disable,57,1,MIO_MIO_UART0_IER_HELP,
T,Reserved-Reserved,58,3,Hex,1,MIO_MIO_UART0_IER_HELP,
O,EDSSI-Enable Modem Status Interrupt,Enable,Disable,61,1,MIO_MIO_UART0_IER_HELP,
O,ELSI-Enable Receiver Line Status Interrupt,Enable,Disable,62,1,MIO_MIO_UART0_IER_HELP,
O,ETBEI-Enable Transmitter Holding Register Empty Interrupt,Enable,Disable,63,1,MIO_MIO_UART0_IER_HELP,
O,ERBFI-Enable Received Data Available Interrupt,Enable,Disable,64,1,MIO_MIO_UART0_IER_HELP,

(MIO_UART1_IER),7,MIO_UARTX_IER = MIO UARTX Interrupt Enable Register,MIO,MIO_MIO_UART1_IER_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART1_IER_HELP,
O,PTIME-Programmable THRE Interrupt mode enable,Enable,Disable,57,1,MIO_MIO_UART1_IER_HELP,
T,Reserved-Reserved,58,3,Hex,1,MIO_MIO_UART1_IER_HELP,
O,EDSSI-Enable Modem Status Interrupt,Enable,Disable,61,1,MIO_MIO_UART1_IER_HELP,
O,ELSI-Enable Receiver Line Status Interrupt,Enable,Disable,62,1,MIO_MIO_UART1_IER_HELP,
O,ETBEI-Enable Transmitter Holding Register Empty Interrupt,Enable,Disable,63,1,MIO_MIO_UART1_IER_HELP,
O,ERBFI-Enable Received Data Available Interrupt,Enable,Disable,64,1,MIO_MIO_UART1_IER_HELP,

(MIO_UART0_IIR),4,MIO_UARTX_IIR = MIO UARTX Interrupt Identity Register,MIO,MIO_MIO_UART0_IIR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART0_IIR_HELP,
T,FEN-FIFO=enabled bits,57,2,Hex,1,MIO_MIO_UART0_IIR_HELP,
T,Reserved-Reserved,59,2,Hex,1,MIO_MIO_UART0_IIR_HELP,
T,IID-Interrupt ID,61,4,Hex,1,MIO_MIO_UART0_IIR_HELP,

(MIO_UART1_IIR),4,MIO_UARTX_IIR = MIO UARTX Interrupt Identity Register,MIO,MIO_MIO_UART1_IIR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART1_IIR_HELP,
T,FEN-FIFO=enabled bits,57,2,Hex,1,MIO_MIO_UART1_IIR_HELP,
T,Reserved-Reserved,59,2,Hex,1,MIO_MIO_UART1_IIR_HELP,
T,IID-Interrupt ID,61,4,Hex,1,MIO_MIO_UART1_IIR_HELP,

(MIO_UART0_LCR),8,MIO_UARTX_LCR = MIO UARTX Line Control Register,MIO,MIO_MIO_UART0_LCR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART0_LCR_HELP,
O,DLAB-Divisor Latch Address bit,Enable,Disable,57,1,MIO_MIO_UART0_LCR_HELP,
O,BRK-Break Control bit,Enable,Disable,58,1,MIO_MIO_UART0_LCR_HELP,
O,Reserved-Reserved,Enable,Disable,59,1,MIO_MIO_UART0_LCR_HELP,
O,EPS-Even Parity Select bit,Enable,Disable,60,1,MIO_MIO_UART0_LCR_HELP,
O,PEN-Parity Enable bit,Enable,Disable,61,1,MIO_MIO_UART0_LCR_HELP,
O,STOP-Stop Control bit,Enable,Disable,62,1,MIO_MIO_UART0_LCR_HELP,
T,CLS-Character Length Select,63,2,Hex,1,MIO_MIO_UART0_LCR_HELP,

(MIO_UART1_LCR),8,MIO_UARTX_LCR = MIO UARTX Line Control Register,MIO,MIO_MIO_UART1_LCR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART1_LCR_HELP,
O,DLAB-Divisor Latch Address bit,Enable,Disable,57,1,MIO_MIO_UART1_LCR_HELP,
O,BRK-Break Control bit,Enable,Disable,58,1,MIO_MIO_UART1_LCR_HELP,
O,Reserved-Reserved,Enable,Disable,59,1,MIO_MIO_UART1_LCR_HELP,
O,EPS-Even Parity Select bit,Enable,Disable,60,1,MIO_MIO_UART1_LCR_HELP,
O,PEN-Parity Enable bit,Enable,Disable,61,1,MIO_MIO_UART1_LCR_HELP,
O,STOP-Stop Control bit,Enable,Disable,62,1,MIO_MIO_UART1_LCR_HELP,
T,CLS-Character Length Select,63,2,Hex,1,MIO_MIO_UART1_LCR_HELP,

(MIO_UART0_LSR),9,MIO_UARTX_LSR = MIO UARTX Line Status Register,MIO,MIO_MIO_UART0_LSR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART0_LSR_HELP,
O,FERR-Error in Receiver FIFO bit,Enable,Disable,57,1,MIO_MIO_UART0_LSR_HELP,
O,TEMT-Transmitter Empty bit,Enable,Disable,58,1,MIO_MIO_UART0_LSR_HELP,
O,THRE-Transmitter Holding Register Empty bit,Enable,Disable,59,1,MIO_MIO_UART0_LSR_HELP,
O,BI-Break Interrupt bit,Enable,Disable,60,1,MIO_MIO_UART0_LSR_HELP,
O,FE-Framing Error bit,Enable,Disable,61,1,MIO_MIO_UART0_LSR_HELP,
O,PE-Parity Error bit,Enable,Disable,62,1,MIO_MIO_UART0_LSR_HELP,
O,OE-Overrun Error bit,Enable,Disable,63,1,MIO_MIO_UART0_LSR_HELP,
O,DR-Data Ready bit,Enable,Disable,64,1,MIO_MIO_UART0_LSR_HELP,

(MIO_UART1_LSR),9,MIO_UARTX_LSR = MIO UARTX Line Status Register,MIO,MIO_MIO_UART1_LSR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART1_LSR_HELP,
O,FERR-Error in Receiver FIFO bit,Enable,Disable,57,1,MIO_MIO_UART1_LSR_HELP,
O,TEMT-Transmitter Empty bit,Enable,Disable,58,1,MIO_MIO_UART1_LSR_HELP,
O,THRE-Transmitter Holding Register Empty bit,Enable,Disable,59,1,MIO_MIO_UART1_LSR_HELP,
O,BI-Break Interrupt bit,Enable,Disable,60,1,MIO_MIO_UART1_LSR_HELP,
O,FE-Framing Error bit,Enable,Disable,61,1,MIO_MIO_UART1_LSR_HELP,
O,PE-Parity Error bit,Enable,Disable,62,1,MIO_MIO_UART1_LSR_HELP,
O,OE-Overrun Error bit,Enable,Disable,63,1,MIO_MIO_UART1_LSR_HELP,
O,DR-Data Ready bit,Enable,Disable,64,1,MIO_MIO_UART1_LSR_HELP,

(MIO_UART0_MCR),7,MIO_UARTX_MCR = MIO UARTX Modem Control Register,MIO,MIO_MIO_UART0_MCR_HELP
T,Reserved-Reserved,1,58,Hex,15,MIO_MIO_UART0_MCR_HELP,
O,AFCE-Auto Flow Control Enable bit,Enable,Disable,59,1,MIO_MIO_UART0_MCR_HELP,
O,LOOP-Loopback bit,Enable,Disable,60,1,MIO_MIO_UART0_MCR_HELP,
O,OUT2-OUT2 output bit,Enable,Disable,61,1,MIO_MIO_UART0_MCR_HELP,
O,OUT1-OUT1 output bit,Enable,Disable,62,1,MIO_MIO_UART0_MCR_HELP,
O,RTS-Request To Send output bit,Enable,Disable,63,1,MIO_MIO_UART0_MCR_HELP,
O,DTR-Data Terminal Ready output bit,Enable,Disable,64,1,MIO_MIO_UART0_MCR_HELP,

(MIO_UART1_MCR),7,MIO_UARTX_MCR = MIO UARTX Modem Control Register,MIO,MIO_MIO_UART1_MCR_HELP
T,Reserved-Reserved,1,58,Hex,15,MIO_MIO_UART1_MCR_HELP,
O,AFCE-Auto Flow Control Enable bit,Enable,Disable,59,1,MIO_MIO_UART1_MCR_HELP,
O,LOOP-Loopback bit,Enable,Disable,60,1,MIO_MIO_UART1_MCR_HELP,
O,OUT2-OUT2 output bit,Enable,Disable,61,1,MIO_MIO_UART1_MCR_HELP,
O,OUT1-OUT1 output bit,Enable,Disable,62,1,MIO_MIO_UART1_MCR_HELP,
O,RTS-Request To Send output bit,Enable,Disable,63,1,MIO_MIO_UART1_MCR_HELP,
O,DTR-Data Terminal Ready output bit,Enable,Disable,64,1,MIO_MIO_UART1_MCR_HELP,

(MIO_UART0_MSR),9,MIO_UARTX_MSR = MIO UARTX Modem Status Register,MIO,MIO_MIO_UART0_MSR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART0_MSR_HELP,
O,DCD-Data Carrier Detect input bit,Enable,Disable,57,1,MIO_MIO_UART0_MSR_HELP,
O,RI-Ring Indicator input bit,Enable,Disable,58,1,MIO_MIO_UART0_MSR_HELP,
O,DSR-Data Set Ready input bit,Enable,Disable,59,1,MIO_MIO_UART0_MSR_HELP,
O,CTS-Clear To Send input bit,Enable,Disable,60,1,MIO_MIO_UART0_MSR_HELP,
O,DDCD-Delta Data Carrier Detect bit,Enable,Disable,61,1,MIO_MIO_UART0_MSR_HELP,
O,TERI-Trailing Edge of Ring Indicator bit,Enable,Disable,62,1,MIO_MIO_UART0_MSR_HELP,
O,DDSR-Delta Data Set Ready bit,Enable,Disable,63,1,MIO_MIO_UART0_MSR_HELP,
O,DCTS-Delta Clear To Send bit,Enable,Disable,64,1,MIO_MIO_UART0_MSR_HELP,

(MIO_UART1_MSR),9,MIO_UARTX_MSR = MIO UARTX Modem Status Register,MIO,MIO_MIO_UART1_MSR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART1_MSR_HELP,
O,DCD-Data Carrier Detect input bit,Enable,Disable,57,1,MIO_MIO_UART1_MSR_HELP,
O,RI-Ring Indicator input bit,Enable,Disable,58,1,MIO_MIO_UART1_MSR_HELP,
O,DSR-Data Set Ready input bit,Enable,Disable,59,1,MIO_MIO_UART1_MSR_HELP,
O,CTS-Clear To Send input bit,Enable,Disable,60,1,MIO_MIO_UART1_MSR_HELP,
O,DDCD-Delta Data Carrier Detect bit,Enable,Disable,61,1,MIO_MIO_UART1_MSR_HELP,
O,TERI-Trailing Edge of Ring Indicator bit,Enable,Disable,62,1,MIO_MIO_UART1_MSR_HELP,
O,DDSR-Delta Data Set Ready bit,Enable,Disable,63,1,MIO_MIO_UART1_MSR_HELP,
O,DCTS-Delta Clear To Send bit,Enable,Disable,64,1,MIO_MIO_UART1_MSR_HELP,

(MIO_UART0_RBR),2,MIO_UARTX_RBR = MIO UARTX Receive Buffer Register,MIO,MIO_MIO_UART0_RBR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART0_RBR_HELP,
T,RBR-Receive Buffer Register,57,8,Hex,2,MIO_MIO_UART0_RBR_HELP,

(MIO_UART1_RBR),2,MIO_UARTX_RBR = MIO UARTX Receive Buffer Register,MIO,MIO_MIO_UART1_RBR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART1_RBR_HELP,
T,RBR-Receive Buffer Register,57,8,Hex,2,MIO_MIO_UART1_RBR_HELP,

(MIO_UART0_RFL),2,MIO_UARTX_RFL = MIO UARTX Receive FIFO Level Register,MIO,MIO_MIO_UART0_RFL_HELP
T,Reserved-Reserved,1,57,Hex,15,MIO_MIO_UART0_RFL_HELP,
T,RFL-Receive FIFO Level Register,58,7,Hex,2,MIO_MIO_UART0_RFL_HELP,

(MIO_UART1_RFL),2,MIO_UARTX_RFL = MIO UARTX Receive FIFO Level Register,MIO,MIO_MIO_UART1_RFL_HELP
T,Reserved-Reserved,1,57,Hex,15,MIO_MIO_UART1_RFL_HELP,
T,RFL-Receive FIFO Level Register,58,7,Hex,2,MIO_MIO_UART1_RFL_HELP,

(MIO_UART0_RFW),4,MIO_UARTX_RFW = MIO UARTX Receive FIFO Write Register,MIO,MIO_MIO_UART0_RFW_HELP
T,Reserved-Reserved,1,54,Hex,14,MIO_MIO_UART0_RFW_HELP,
O,RFFE-Receive FIFO Framing Error,Enable,Disable,55,1,MIO_MIO_UART0_RFW_HELP,
O,RFPE-Receive FIFO Parity Error,Enable,Disable,56,1,MIO_MIO_UART0_RFW_HELP,
T,RFWD-Receive FIFO Write Data,57,8,Hex,2,MIO_MIO_UART0_RFW_HELP,

(MIO_UART1_RFW),4,MIO_UARTX_RFW = MIO UARTX Receive FIFO Write Register,MIO,MIO_MIO_UART1_RFW_HELP
T,Reserved-Reserved,1,54,Hex,14,MIO_MIO_UART1_RFW_HELP,
O,RFFE-Receive FIFO Framing Error,Enable,Disable,55,1,MIO_MIO_UART1_RFW_HELP,
O,RFPE-Receive FIFO Parity Error,Enable,Disable,56,1,MIO_MIO_UART1_RFW_HELP,
T,RFWD-Receive FIFO Write Data,57,8,Hex,2,MIO_MIO_UART1_RFW_HELP,

(MIO_UART0_SBCR),2,MIO_UARTX_SBCR = MIO UARTX Shadow Break Control Register,MIO,MIO_MIO_UART0_SBCR_HELP
T,Reserved-Reserved,1,63,Hex,16,MIO_MIO_UART0_SBCR_HELP,
O,SBCR-Shadow Break Control,Enable,Disable,64,1,MIO_MIO_UART0_SBCR_HELP,

(MIO_UART1_SBCR),2,MIO_UARTX_SBCR = MIO UARTX Shadow Break Control Register,MIO,MIO_MIO_UART1_SBCR_HELP
T,Reserved-Reserved,1,63,Hex,16,MIO_MIO_UART1_SBCR_HELP,
O,SBCR-Shadow Break Control,Enable,Disable,64,1,MIO_MIO_UART1_SBCR_HELP,

(MIO_UART0_SCR),2,MIO_UARTX_SCR = MIO UARTX Scratchpad Register,MIO,MIO_MIO_UART0_SCR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART0_SCR_HELP,
T,SCR-Scratchpad Register,57,8,Hex,2,MIO_MIO_UART0_SCR_HELP,

(MIO_UART1_SCR),2,MIO_UARTX_SCR = MIO UARTX Scratchpad Register,MIO,MIO_MIO_UART1_SCR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART1_SCR_HELP,
T,SCR-Scratchpad Register,57,8,Hex,2,MIO_MIO_UART1_SCR_HELP,

(MIO_UART0_SFE),2,MIO_UARTX_SFE = MIO UARTX Shadow FIFO Enable Register,MIO,MIO_MIO_UART0_SFE_HELP
T,Reserved-Reserved,1,63,Hex,16,MIO_MIO_UART0_SFE_HELP,
O,SFE-Shadow FIFO Enable,Enable,Disable,64,1,MIO_MIO_UART0_SFE_HELP,

(MIO_UART1_SFE),2,MIO_UARTX_SFE = MIO UARTX Shadow FIFO Enable Register,MIO,MIO_MIO_UART1_SFE_HELP
T,Reserved-Reserved,1,63,Hex,16,MIO_MIO_UART1_SFE_HELP,
O,SFE-Shadow FIFO Enable,Enable,Disable,64,1,MIO_MIO_UART1_SFE_HELP,

(MIO_UART0_SRR),4,MIO_UARTX_SRR = MIO UARTX Software Reset Register,MIO,MIO_MIO_UART0_SRR_HELP
T,Reserved-Reserved,1,61,Hex,16,MIO_MIO_UART0_SRR_HELP,
O,STFR-Shadow TX FIFO Reset,Enable,Disable,62,1,MIO_MIO_UART0_SRR_HELP,
O,SRFR-Shadow RX FIFO Reset,Enable,Disable,63,1,MIO_MIO_UART0_SRR_HELP,
O,USR-UART Soft Reset,Enable,Disable,64,1,MIO_MIO_UART0_SRR_HELP,

(MIO_UART1_SRR),4,MIO_UARTX_SRR = MIO UARTX Software Reset Register,MIO,MIO_MIO_UART1_SRR_HELP
T,Reserved-Reserved,1,61,Hex,16,MIO_MIO_UART1_SRR_HELP,
O,STFR-Shadow TX FIFO Reset,Enable,Disable,62,1,MIO_MIO_UART1_SRR_HELP,
O,SRFR-Shadow RX FIFO Reset,Enable,Disable,63,1,MIO_MIO_UART1_SRR_HELP,
O,USR-UART Soft Reset,Enable,Disable,64,1,MIO_MIO_UART1_SRR_HELP,

(MIO_UART0_SRT),2,MIO_UARTX_SRT = MIO UARTX Shadow RX Trigger Register,MIO,MIO_MIO_UART0_SRT_HELP
T,Reserved-Reserved,1,62,Hex,16,MIO_MIO_UART0_SRT_HELP,
T,SRT-Shadow RX Trigger,63,2,Hex,1,MIO_MIO_UART0_SRT_HELP,

(MIO_UART1_SRT),2,MIO_UARTX_SRT = MIO UARTX Shadow RX Trigger Register,MIO,MIO_MIO_UART1_SRT_HELP
T,Reserved-Reserved,1,62,Hex,16,MIO_MIO_UART1_SRT_HELP,
T,SRT-Shadow RX Trigger,63,2,Hex,1,MIO_MIO_UART1_SRT_HELP,

(MIO_UART0_SRTS),2,MIO_UARTX_SRTS = MIO UARTX Shadow Request To Send Register,MIO,MIO_MIO_UART0_SRTS_HELP
T,Reserved-Reserved,1,63,Hex,16,MIO_MIO_UART0_SRTS_HELP,
O,SRTS-Shadow Request To Send,Enable,Disable,64,1,MIO_MIO_UART0_SRTS_HELP,

(MIO_UART1_SRTS),2,MIO_UARTX_SRTS = MIO UARTX Shadow Request To Send Register,MIO,MIO_MIO_UART1_SRTS_HELP
T,Reserved-Reserved,1,63,Hex,16,MIO_MIO_UART1_SRTS_HELP,
O,SRTS-Shadow Request To Send,Enable,Disable,64,1,MIO_MIO_UART1_SRTS_HELP,

(MIO_UART0_STT),2,MIO_UARTX_STT = MIO UARTX Shadow TX Trigger Register,MIO,MIO_MIO_UART0_STT_HELP
T,Reserved-Reserved,1,62,Hex,16,MIO_MIO_UART0_STT_HELP,
T,STT-Shadow TX Trigger,63,2,Hex,1,MIO_MIO_UART0_STT_HELP,

(MIO_UART1_STT),2,MIO_UARTX_STT = MIO UARTX Shadow TX Trigger Register,MIO,MIO_MIO_UART1_STT_HELP
T,Reserved-Reserved,1,62,Hex,16,MIO_MIO_UART1_STT_HELP,
T,STT-Shadow TX Trigger,63,2,Hex,1,MIO_MIO_UART1_STT_HELP,

(MIO_UART0_TFL),2,MIO_UARTX_TFL = MIO UARTX Transmit FIFO Level Register,MIO,MIO_MIO_UART0_TFL_HELP
T,Reserved-Reserved,1,57,Hex,15,MIO_MIO_UART0_TFL_HELP,
T,TFL-Transmit FIFO Level Register,58,7,Hex,2,MIO_MIO_UART0_TFL_HELP,

(MIO_UART1_TFL),2,MIO_UARTX_TFL = MIO UARTX Transmit FIFO Level Register,MIO,MIO_MIO_UART1_TFL_HELP
T,Reserved-Reserved,1,57,Hex,15,MIO_MIO_UART1_TFL_HELP,
T,TFL-Transmit FIFO Level Register,58,7,Hex,2,MIO_MIO_UART1_TFL_HELP,

(MIO_UART0_TFR),2,MIO_UARTX_TFR = MIO UARTX Transmit FIFO Read Register,MIO,MIO_MIO_UART0_TFR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART0_TFR_HELP,
T,TFR-Transmit FIFO Read Register,57,8,Hex,2,MIO_MIO_UART0_TFR_HELP,

(MIO_UART1_TFR),2,MIO_UARTX_TFR = MIO UARTX Transmit FIFO Read Register,MIO,MIO_MIO_UART1_TFR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART1_TFR_HELP,
T,TFR-Transmit FIFO Read Register,57,8,Hex,2,MIO_MIO_UART1_TFR_HELP,

(MIO_UART0_THR),2,MIO_UARTX_THR = MIO UARTX Transmit Holding Register,MIO,MIO_MIO_UART0_THR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART0_THR_HELP,
T,THR-Transmit Holding Register,57,8,Hex,2,MIO_MIO_UART0_THR_HELP,

(MIO_UART1_THR),2,MIO_UARTX_THR = MIO UARTX Transmit Holding Register,MIO,MIO_MIO_UART1_THR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART1_THR_HELP,
T,THR-Transmit Holding Register,57,8,Hex,2,MIO_MIO_UART1_THR_HELP,

(MIO_UART0_USR),6,MIO_UARTX_USR = MIO UARTX UART Status Register,MIO,MIO_MIO_UART0_USR_HELP
T,Reserved-Reserved,1,59,Hex,15,MIO_MIO_UART0_USR_HELP,
O,RFF-RX FIFO Full,Enable,Disable,60,1,MIO_MIO_UART0_USR_HELP,
O,RFNE-RX FIFO Not Empty,Enable,Disable,61,1,MIO_MIO_UART0_USR_HELP,
O,TFE-TX FIFO Empty,Enable,Disable,62,1,MIO_MIO_UART0_USR_HELP,
O,TFNF-TX FIFO Not Full,Enable,Disable,63,1,MIO_MIO_UART0_USR_HELP,
O,BUSY-Busy bit,Enable,Disable,64,1,MIO_MIO_UART0_USR_HELP,

(MIO_UART1_USR),6,MIO_UARTX_USR = MIO UARTX UART Status Register,MIO,MIO_MIO_UART1_USR_HELP
T,Reserved-Reserved,1,59,Hex,15,MIO_MIO_UART1_USR_HELP,
O,RFF-RX FIFO Full,Enable,Disable,60,1,MIO_MIO_UART1_USR_HELP,
O,RFNE-RX FIFO Not Empty,Enable,Disable,61,1,MIO_MIO_UART1_USR_HELP,
O,TFE-TX FIFO Empty,Enable,Disable,62,1,MIO_MIO_UART1_USR_HELP,
O,TFNF-TX FIFO Not Full,Enable,Disable,63,1,MIO_MIO_UART1_USR_HELP,
O,BUSY-Busy bit,Enable,Disable,64,1,MIO_MIO_UART1_USR_HELP,

(MPI_CFG),13,Type=NCB,MPI,MPI_MPI_CFG_HELP
T,Reserved-Reserved,1,35,Hex,9,MPI_MPI_CFG_HELP,
T,CLKDIV-Fsclk = Feclk / (2 * CLKDIV),36,13,Hex,4,MPI_MPI_CFG_HELP,
T,Reserved-Reserved,49,5,Hex,2,MPI_MPI_CFG_HELP,
O,TRITX-If 0 MPI_TX pin is driven when slave is not,Enable,Disable,54,1,MPI_MPI_CFG_HELP,
T,IDLECLKS-Guarantee IDLECLKS idle sclk cycles between,55,2,Hex,1,MPI_MPI_CFG_HELP,
O,CSHI-If 0 CS is low asserted,Enable,Disable,57,1,MPI_MPI_CFG_HELP,
O,CSENA-If 0 the MPI_CS is a GPIO not used by MPI_TX,Enable,Disable,58,1,MPI_MPI_CFG_HELP,
O,INT_ENA-If 0 polling is required,Enable,Disable,59,1,MPI_MPI_CFG_HELP,
O,LSBFIRST-If 0 shift MSB first,Enable,Disable,60,1,MPI_MPI_CFG_HELP,
O,WIREOR-If 0 MPI_TX and MPI_RX are separate wires (SPI),Enable,Disable,61,1,MPI_MPI_CFG_HELP,
O,CLK_CONT-If 0 clock idles to value given by IDLELO after,Enable,Disable,62,1,MPI_MPI_CFG_HELP,
O,IDLELO-If 0 MPI_CLK idles high 1st transition is hi=>lo,Enable,Disable,63,1,MPI_MPI_CFG_HELP,
O,ENABLE-If 0 all MPI pins are GPIOs,Enable,Disable,64,1,MPI_MPI_CFG_HELP,

(MPI_DAT0),2,Type=NCB,MPI,MPI_MPI_DAT0_HELP
T,Reserved-Reserved,1,56,Hex,14,MPI_MPI_DAT0_HELP,
T,DATA-Data to transmit/received,57,8,Hex,2,MPI_MPI_DAT0_HELP,

(MPI_DAT1),2,Type=NCB,MPI,MPI_MPI_DAT1_HELP
T,Reserved-Reserved,1,56,Hex,14,MPI_MPI_DAT1_HELP,
T,DATA-Data to transmit/received,57,8,Hex,2,MPI_MPI_DAT1_HELP,

(MPI_DAT2),2,Type=NCB,MPI,MPI_MPI_DAT2_HELP
T,Reserved-Reserved,1,56,Hex,14,MPI_MPI_DAT2_HELP,
T,DATA-Data to transmit/received,57,8,Hex,2,MPI_MPI_DAT2_HELP,

(MPI_DAT3),2,Type=NCB,MPI,MPI_MPI_DAT3_HELP
T,Reserved-Reserved,1,56,Hex,14,MPI_MPI_DAT3_HELP,
T,DATA-Data to transmit/received,57,8,Hex,2,MPI_MPI_DAT3_HELP,

(MPI_DAT4),2,Type=NCB,MPI,MPI_MPI_DAT4_HELP
T,Reserved-Reserved,1,56,Hex,14,MPI_MPI_DAT4_HELP,
T,DATA-Data to transmit/received,57,8,Hex,2,MPI_MPI_DAT4_HELP,

(MPI_DAT5),2,Type=NCB,MPI,MPI_MPI_DAT5_HELP
T,Reserved-Reserved,1,56,Hex,14,MPI_MPI_DAT5_HELP,
T,DATA-Data to transmit/received,57,8,Hex,2,MPI_MPI_DAT5_HELP,

(MPI_DAT6),2,Type=NCB,MPI,MPI_MPI_DAT6_HELP
T,Reserved-Reserved,1,56,Hex,14,MPI_MPI_DAT6_HELP,
T,DATA-Data to transmit/received,57,8,Hex,2,MPI_MPI_DAT6_HELP,

(MPI_DAT7),2,Type=NCB,MPI,MPI_MPI_DAT7_HELP
T,Reserved-Reserved,1,56,Hex,14,MPI_MPI_DAT7_HELP,
T,DATA-Data to transmit/received,57,8,Hex,2,MPI_MPI_DAT7_HELP,

(MPI_DAT8),2,Type=NCB,MPI,MPI_MPI_DAT8_HELP
T,Reserved-Reserved,1,56,Hex,14,MPI_MPI_DAT8_HELP,
T,DATA-Data to transmit/received,57,8,Hex,2,MPI_MPI_DAT8_HELP,

(MPI_STS),4,Type=NCB,MPI,MPI_MPI_STS_HELP
T,Reserved-Reserved,1,51,Hex,13,MPI_MPI_STS_HELP,
T,RXNUM-Number of bytes written for transaction,52,5,Hex,2,MPI_MPI_STS_HELP,
T,Reserved-Reserved,57,7,Hex,2,MPI_MPI_STS_HELP,
O,BUSY-If 0 no MPI transaction in progress,Enable,Disable,64,1,MPI_MPI_STS_HELP,

(MPI_TX),6,Type=NCB,MPI,MPI_MPI_TX_HELP
T,Reserved-Reserved,1,47,Hex,12,MPI_MPI_TX_HELP,
O,LEAVECS-If 0 deassert CS after transaction is done,Enable,Disable,48,1,MPI_MPI_TX_HELP,
T,Reserved-Reserved,49,3,Hex,1,MPI_MPI_TX_HELP,
T,TXNUM-Number of bytes to transmit,52,5,Hex,2,MPI_MPI_TX_HELP,
T,Reserved-Reserved,57,3,Hex,1,MPI_MPI_TX_HELP,
T,TOTNUM-Number of bytes to shift (transmit + receive),60,5,Hex,2,MPI_MPI_TX_HELP,

(NPI_BASE_ADDR_INPUT0),2,0 = NPI's Base Address Input 0 Register,NPI,NPI_NPI_BASE_ADDR_INPUT0_HELP
T,BADDR-The address to read Instruction from for output 0.,1,61,Hex,16,NPI_NPI_BASE_ADDR_INPUT0_HELP,
T,Reserved-Reserved,62,3,Hex,1,NPI_NPI_BASE_ADDR_INPUT0_HELP,

(NPI_BASE_ADDR_INPUT1),2,0 = NPI's Base Address Input 0 Register,NPI,NPI_NPI_BASE_ADDR_INPUT1_HELP
T,BADDR-The address to read Instruction from for output 0.,1,61,Hex,16,NPI_NPI_BASE_ADDR_INPUT1_HELP,
T,Reserved-Reserved,62,3,Hex,1,NPI_NPI_BASE_ADDR_INPUT1_HELP,

(NPI_BASE_ADDR_OUTPUT0),2,0 = NPI's Base Address Output 0 Register,NPI,NPI_NPI_BASE_ADDR_OUTPUT0_HELP
T,BADDR-The address to read Instruction from for output 0.,1,61,Hex,16,NPI_NPI_BASE_ADDR_OUTPUT0_HELP,
T,Reserved-Reserved,62,3,Hex,1,NPI_NPI_BASE_ADDR_OUTPUT0_HELP,

(NPI_BASE_ADDR_OUTPUT1),2,0 = NPI's Base Address Output 0 Register,NPI,NPI_NPI_BASE_ADDR_OUTPUT1_HELP
T,BADDR-The address to read Instruction from for output 0.,1,61,Hex,16,NPI_NPI_BASE_ADDR_OUTPUT1_HELP,
T,Reserved-Reserved,62,3,Hex,1,NPI_NPI_BASE_ADDR_OUTPUT1_HELP,

(NPI_BIST_STATUS),21,NPI's BIST Status Register,NPI,NPI_NPI_BIST_STATUS_HELP
T,Reserved-Reserved,1,44,Hex,11,NPI_NPI_BIST_STATUS_HELP,
O,CSR_BS-BIST Status for the csr_fifo,Enable,Disable,45,1,NPI_NPI_BIST_STATUS_HELP,
O,DIF_BS-BIST Status for the dif_fifo,Enable,Disable,46,1,NPI_NPI_BIST_STATUS_HELP,
O,RDP_BS-BIST Status for the rdp_fifo,Enable,Disable,47,1,NPI_NPI_BIST_STATUS_HELP,
O,PCNC_BS-BIST Status for the pcn_cnt_fifo,Enable,Disable,48,1,NPI_NPI_BIST_STATUS_HELP,
O,PCN_BS-BIST Status for the pcn_fifo,Enable,Disable,49,1,NPI_NPI_BIST_STATUS_HELP,
O,RDN_BS-BIST Status for the rdn_fifo,Enable,Disable,50,1,NPI_NPI_BIST_STATUS_HELP,
O,PCAC_BS-BIST Status for the pca_cmd_fifo,Enable,Disable,51,1,NPI_NPI_BIST_STATUS_HELP,
O,PCAD_BS-BIST Status for the pca_data_fifo,Enable,Disable,52,1,NPI_NPI_BIST_STATUS_HELP,
O,RDNL_BS-BIST Status for the rdn_length_fifo,Enable,Disable,53,1,NPI_NPI_BIST_STATUS_HELP,
O,PGF_BS-BIST Status for the pgf_fifo,Enable,Disable,54,1,NPI_NPI_BIST_STATUS_HELP,
O,PIG_BS-BIST Status for the pig_fifo,Enable,Disable,55,1,NPI_NPI_BIST_STATUS_HELP,
O,POF0_BS-BIST Status for the pof0_fifo,Enable,Disable,56,1,NPI_NPI_BIST_STATUS_HELP,
O,POF1_BS-BIST Status for the pof1_fifo,Enable,Disable,57,1,NPI_NPI_BIST_STATUS_HELP,
O,POF2_BS-BIST Status for the pof2_fifo,Enable,Disable,58,1,NPI_NPI_BIST_STATUS_HELP,
O,POF3_BS-BIST Status for the pof3_fifo,Enable,Disable,59,1,NPI_NPI_BIST_STATUS_HELP,
O,POS_BS-BIST Status for the pos_fifo,Enable,Disable,60,1,NPI_NPI_BIST_STATUS_HELP,
O,NUS_BS-BIST Status for the nus_fifo,Enable,Disable,61,1,NPI_NPI_BIST_STATUS_HELP,
O,DOB_BS-BIST Status for the dob_fifo,Enable,Disable,62,1,NPI_NPI_BIST_STATUS_HELP,
O,PDF_BS-BIST Status for the pdf_fifo,Enable,Disable,63,1,NPI_NPI_BIST_STATUS_HELP,
O,DPI_BS-BIST Status for the dpi_fifo,Enable,Disable,64,1,NPI_NPI_BIST_STATUS_HELP,

(NPI_BUFF_SIZE_OUTPUT0),3,0 = NPI's D/I Buffer Sizes For Output 0,NPI,NPI_NPI_BUFF_SIZE_OUTPUT0_HELP
T,Reserved-Reserved,1,41,Hex,11,NPI_NPI_BUFF_SIZE_OUTPUT0_HELP,
T,ISIZE-The number of bytes to move to the Info=Pointer,42,7,Hex,2,NPI_NPI_BUFF_SIZE_OUTPUT0_HELP,
T,BSIZE-The size in bytes of the area pointed to by,49,16,Hex,4,NPI_NPI_BUFF_SIZE_OUTPUT0_HELP,

(NPI_BUFF_SIZE_OUTPUT1),3,0 = NPI's D/I Buffer Sizes For Output 0,NPI,NPI_NPI_BUFF_SIZE_OUTPUT1_HELP
T,Reserved-Reserved,1,41,Hex,11,NPI_NPI_BUFF_SIZE_OUTPUT1_HELP,
T,ISIZE-The number of bytes to move to the Info=Pointer,42,7,Hex,2,NPI_NPI_BUFF_SIZE_OUTPUT1_HELP,
T,BSIZE-The size in bytes of the area pointed to by,49,16,Hex,4,NPI_NPI_BUFF_SIZE_OUTPUT1_HELP,

(NPI_CTL_STATUS),18,NPI's Control Status Register,NPI,NPI_NPI_CTL_STATUS_HELP
O,Reserved-Reserved,Enable,Disable,1,1,NPI_NPI_CTL_STATUS_HELP,
T,CHIP_REV-The revision of the N3.,2,8,Hex,2,NPI_NPI_CTL_STATUS_HELP,
O,DIS_PNIW-When asserted '1' access from the PNI Window,Enable,Disable,10,1,NPI_NPI_CTL_STATUS_HELP,
T,Reserved-Reserved,11,2,Hex,1,NPI_NPI_CTL_STATUS_HELP,
O,OUT1_ENB-When asserted '1' the output1 engine is enabled.,Enable,Disable,13,1,NPI_NPI_CTL_STATUS_HELP,
O,OUT0_ENB-When asserted '1' the output0 engine is enabled.,Enable,Disable,14,1,NPI_NPI_CTL_STATUS_HELP,
T,Reserved-Reserved,15,2,Hex,1,NPI_NPI_CTL_STATUS_HELP,
O,INS1_ENB-When asserted '1' the gather1 engine is enabled.,Enable,Disable,17,1,NPI_NPI_CTL_STATUS_HELP,
O,INS0_ENB-When asserted '1' the gather0 engine is enabled.,Enable,Disable,18,1,NPI_NPI_CTL_STATUS_HELP,
T,Reserved-Reserved,19,2,Hex,1,NPI_NPI_CTL_STATUS_HELP,
O,INS1_64B-When asserted '1' the instructions read by the,Enable,Disable,21,1,NPI_NPI_CTL_STATUS_HELP,
O,INS0_64B-When asserted '1' the instructions read by the,Enable,Disable,22,1,NPI_NPI_CTL_STATUS_HELP,
O,PCI_WDIS-When set '1' disables access to registers in,Enable,Disable,23,1,NPI_NPI_CTL_STATUS_HELP,
O,WAIT_COM-When set '1' casues the NPI to wait for a commit,Enable,Disable,24,1,NPI_NPI_CTL_STATUS_HELP,
T,Reserved-Reserved,25,3,Hex,1,NPI_NPI_CTL_STATUS_HELP,
T,MAX_WORD-The maximum number of words to merge into a single,28,5,Hex,2,NPI_NPI_CTL_STATUS_HELP,
T,Reserved-Reserved,33,22,Hex,6,NPI_NPI_CTL_STATUS_HELP,
T,TIMER-When the NPI starts a PP to PCI write it will wait,55,10,Hex,3,NPI_NPI_CTL_STATUS_HELP,

(NPI_DBG_SELECT),2,Debug Select Register,NPI,NPI_NPI_DBG_SELECT_HELP
T,Reserved-Reserved,1,48,Hex,12,NPI_NPI_DBG_SELECT_HELP,
T,DBG_SEL-When this register is written its value is sent to,49,16,Hex,4,NPI_NPI_DBG_SELECT_HELP,

(NPI_DMA_CONTROL),13,DMA Control Register,NPI,NPI_NPI_DMA_CONTROL_HELP
T,Reserved-Reserved,1,28,Hex,7,NPI_NPI_DMA_CONTROL_HELP,
O,B0_LEND-When set '1' and the NPI is in the mode to write,Enable,Disable,29,1,NPI_NPI_DMA_CONTROL_HELP,
O,DWB_DENB-When set '1' the NPI will send a value in the DWB,Enable,Disable,30,1,NPI_NPI_DMA_CONTROL_HELP,
T,DWB_ICHK-When Instruction Chunks for DMA operations are freed,31,9,Hex,3,NPI_NPI_DMA_CONTROL_HELP,
T,FPA_QUE-The FPA queue that the instruction=chunk page will,40,3,Hex,1,NPI_NPI_DMA_CONTROL_HELP,
O,O_ADD1-When set '1' 1 will be added to the DMA counters,Enable,Disable,43,1,NPI_NPI_DMA_CONTROL_HELP,
O,O_RO-Relaxed Ordering Mode for DMA.,Enable,Disable,44,1,NPI_NPI_DMA_CONTROL_HELP,
O,O_NS-Nosnoop For DMA.,Enable,Disable,45,1,NPI_NPI_DMA_CONTROL_HELP,
T,O_ES-Endian Swap Mode for DMA.,46,2,Hex,1,NPI_NPI_DMA_CONTROL_HELP,
O,O_MODE-Select PCI_POINTER MODE to be used.,Enable,Disable,48,1,NPI_NPI_DMA_CONTROL_HELP,
O,HP_ENB-Enables the High Priority DMA.,Enable,Disable,49,1,NPI_NPI_DMA_CONTROL_HELP,
O,LP_ENB-Enables the Low Priority DMA.,Enable,Disable,50,1,NPI_NPI_DMA_CONTROL_HELP,
T,CSIZE-The size in words of the DMA Instruction Chunk.,51,14,Hex,4,NPI_NPI_DMA_CONTROL_HELP,

(NPI_DMA_HIGHP_COUNTS),3,NPI's High Priority DMA Counts,NPI,NPI_NPI_DMA_HIGHP_COUNTS_HELP
T,Reserved-Reserved,1,25,Hex,7,NPI_NPI_DMA_HIGHP_COUNTS_HELP,
T,FCNT-Number of words in the Instruction FIFO.,26,7,Hex,2,NPI_NPI_DMA_HIGHP_COUNTS_HELP,
T,DBELL-Number of available words of Instructions to read.,33,32,Hex,8,NPI_NPI_DMA_HIGHP_COUNTS_HELP,

(NPI_DMA_HIGHP_NADDR),3,NPI's High Priority DMA Next Ichunk Address,NPI,NPI_NPI_DMA_HIGHP_NADDR_HELP
T,Reserved-Reserved,1,24,Hex,6,NPI_NPI_DMA_HIGHP_NADDR_HELP,
T,STATE-The DMA instruction engine state vector.,25,4,Hex,1,NPI_NPI_DMA_HIGHP_NADDR_HELP,
T,ADDR-The next L2C address to read DMA instructions,29,36,Hex,9,NPI_NPI_DMA_HIGHP_NADDR_HELP,

(NPI_DMA_LOWP_COUNTS),3,NPI's Low Priority DMA Counts,NPI,NPI_NPI_DMA_LOWP_COUNTS_HELP
T,Reserved-Reserved,1,25,Hex,7,NPI_NPI_DMA_LOWP_COUNTS_HELP,
T,FCNT-Number of words in the Instruction FIFO.,26,7,Hex,2,NPI_NPI_DMA_LOWP_COUNTS_HELP,
T,DBELL-Number of available words of Instructions to read.,33,32,Hex,8,NPI_NPI_DMA_LOWP_COUNTS_HELP,

(NPI_DMA_LOWP_NADDR),3,NPI's Low Priority DMA Next Ichunk Address,NPI,NPI_NPI_DMA_LOWP_NADDR_HELP
T,Reserved-Reserved,1,24,Hex,6,NPI_NPI_DMA_LOWP_NADDR_HELP,
T,STATE-The DMA instruction engine state vector.,25,4,Hex,1,NPI_NPI_DMA_LOWP_NADDR_HELP,
T,ADDR-The next L2C address to read DMA instructions,29,36,Hex,9,NPI_NPI_DMA_LOWP_NADDR_HELP,

(NPI_HIGHP_DBELL),2,High Priority Door Bell,NPI,NPI_NPI_HIGHP_DBELL_HELP
T,Reserved-Reserved,1,48,Hex,12,NPI_NPI_HIGHP_DBELL_HELP,
T,DBELL-The value written to this register is added to the,49,16,Hex,4,NPI_NPI_HIGHP_DBELL_HELP,

(NPI_HIGHP_IBUFF_SADDR),2,DMA High Priority Instruction Buffer Starting Address,NPI,NPI_NPI_HIGHP_IBUFF_SADDR_HELP
T,Reserved-Reserved,1,28,Hex,7,NPI_NPI_HIGHP_IBUFF_SADDR_HELP,
T,SADDR-The starting address to read the first instruction.,29,36,Hex,9,NPI_NPI_HIGHP_IBUFF_SADDR_HELP,

(NPI_INPUT_CONTROL),9,NPI's Input Control Register,NPI,NPI_NPI_INPUT_CONTROL_HELP
T,Reserved-Reserved,1,42,Hex,11,NPI_NPI_INPUT_CONTROL_HELP,
T,PBP_DHI-Field when in [PBP] is set to be used in,43,13,Hex,4,NPI_NPI_INPUT_CONTROL_HELP,
O,D_NSR-Enables '1' NoSnoop for reading of,Enable,Disable,56,1,NPI_NPI_INPUT_CONTROL_HELP,
T,D_ESR-The Endian=Swap=Mode for reading of,57,2,Hex,1,NPI_NPI_INPUT_CONTROL_HELP,
O,D_ROR-Enables '1' Relaxed Ordering for reading of,Enable,Disable,59,1,NPI_NPI_INPUT_CONTROL_HELP,
O,USE_CSR-When set '1' the csr value will be used for,Enable,Disable,60,1,NPI_NPI_INPUT_CONTROL_HELP,
O,NSR-Enables '1' NoSnoop for reading of,Enable,Disable,61,1,NPI_NPI_INPUT_CONTROL_HELP,
T,ESR-The Endian=Swap=Mode for reading of,62,2,Hex,1,NPI_NPI_INPUT_CONTROL_HELP,
O,ROR-Enables '1' Relaxed Ordering for reading of,Enable,Disable,64,1,NPI_NPI_INPUT_CONTROL_HELP,

(NPI_INT_ENB),54,NPI_INTERRUPT_ENB = NPI's Interrupt Enable Register,NPI,NPI_NPI_INT_ENB_HELP
T,Reserved-Reserved,1,2,Hex,1,NPI_NPI_INT_ENB_HELP,
O,Q1_A_F-Enables NPI_INT_SUM[Q1_A_F] to generate an,Enable,Disable,3,1,NPI_NPI_INT_ENB_HELP,
O,Q1_S_E-Enables NPI_INT_SUM[Q1_S_E] to generate an,Enable,Disable,4,1,NPI_NPI_INT_ENB_HELP,
O,PDF_P_F-Enables NPI_INT_SUM[PDF_P_F] to generate an,Enable,Disable,5,1,NPI_NPI_INT_ENB_HELP,
O,PDF_P_E-Enables NPI_INT_SUM[PDF_P_E] to generate an,Enable,Disable,6,1,NPI_NPI_INT_ENB_HELP,
O,PCF_P_F-Enables NPI_INT_SUM[PCF_P_F] to generate an,Enable,Disable,7,1,NPI_NPI_INT_ENB_HELP,
O,PCF_P_E-Enables NPI_INT_SUM[PCF_P_E] to generate an,Enable,Disable,8,1,NPI_NPI_INT_ENB_HELP,
O,RDX_S_E-Enables NPI_INT_SUM[RDX_S_E] to generate an,Enable,Disable,9,1,NPI_NPI_INT_ENB_HELP,
O,RWX_S_E-Enables NPI_INT_SUM[RWX_S_E] to generate an,Enable,Disable,10,1,NPI_NPI_INT_ENB_HELP,
O,PNC_A_F-Enables NPI_INT_SUM[PNC_A_F] to generate an,Enable,Disable,11,1,NPI_NPI_INT_ENB_HELP,
O,PNC_S_E-Enables NPI_INT_SUM[PNC_S_E] to generate an,Enable,Disable,12,1,NPI_NPI_INT_ENB_HELP,
O,COM_A_F-Enables NPI_INT_SUM[COM_A_F] to generate an,Enable,Disable,13,1,NPI_NPI_INT_ENB_HELP,
O,COM_S_E-Enables NPI_INT_SUM[COM_S_E] to generate an,Enable,Disable,14,1,NPI_NPI_INT_ENB_HELP,
O,Q3_A_F-Enables NPI_INT_SUM[Q3_A_F] to generate an,Enable,Disable,15,1,NPI_NPI_INT_ENB_HELP,
O,Q3_S_E-Enables NPI_INT_SUM[Q3_S_E] to generate an,Enable,Disable,16,1,NPI_NPI_INT_ENB_HELP,
O,Q2_A_F-Enables NPI_INT_SUM[Q2_A_F] to generate an,Enable,Disable,17,1,NPI_NPI_INT_ENB_HELP,
O,Q2_S_E-Enables NPI_INT_SUM[Q2_S_E] to generate an,Enable,Disable,18,1,NPI_NPI_INT_ENB_HELP,
O,PCR_A_F-Enables NPI_INT_SUM[PCR_A_F] to generate an,Enable,Disable,19,1,NPI_NPI_INT_ENB_HELP,
O,PCR_S_E-Enables NPI_INT_SUM[PCR_S_E] to generate an,Enable,Disable,20,1,NPI_NPI_INT_ENB_HELP,
O,FCR_A_F-Enables NPI_INT_SUM[FCR_A_F] to generate an,Enable,Disable,21,1,NPI_NPI_INT_ENB_HELP,
O,FCR_S_E-Enables NPI_INT_SUM[FCR_S_E] to generate an,Enable,Disable,22,1,NPI_NPI_INT_ENB_HELP,
O,IOBDMA-Enables NPI_INT_SUM[IOBDMA] to generate an,Enable,Disable,23,1,NPI_NPI_INT_ENB_HELP,
O,P_DPERR-Enables NPI_INT_SUM[P_DPERR] to generate an,Enable,Disable,24,1,NPI_NPI_INT_ENB_HELP,
O,WIN_RTO-Enables NPI_INT_SUM[WIN_RTO] to generate an,Enable,Disable,25,1,NPI_NPI_INT_ENB_HELP,
T,Reserved-Reserved,26,2,Hex,1,NPI_NPI_INT_ENB_HELP,
O,I1_PPERR-Enables NPI_INT_SUM[I1_PPERR] to generate an,Enable,Disable,28,1,NPI_NPI_INT_ENB_HELP,
O,I0_PPERR-Enables NPI_INT_SUM[I0_PPERR] to generate an,Enable,Disable,29,1,NPI_NPI_INT_ENB_HELP,
T,Reserved-Reserved,30,2,Hex,1,NPI_NPI_INT_ENB_HELP,
O,P1_PTOUT-Enables NPI_INT_SUM[P1_PTOUT] to generate an,Enable,Disable,32,1,NPI_NPI_INT_ENB_HELP,
O,P0_PTOUT-Enables NPI_INT_SUM[P0_PTOUT] to generate an,Enable,Disable,33,1,NPI_NPI_INT_ENB_HELP,
T,Reserved-Reserved,34,2,Hex,1,NPI_NPI_INT_ENB_HELP,
O,P1_PPERR-Enables NPI_INT_SUM[P1_PPERR] to generate an,Enable,Disable,36,1,NPI_NPI_INT_ENB_HELP,
O,P0_PPERR-Enables NPI_INT_SUM[P0_PPERR] to generate an,Enable,Disable,37,1,NPI_NPI_INT_ENB_HELP,
T,Reserved-Reserved,38,2,Hex,1,NPI_NPI_INT_ENB_HELP,
O,G1_RTOUT-Enables NPI_INT_SUM[G1_RTOUT] to generate an,Enable,Disable,40,1,NPI_NPI_INT_ENB_HELP,
O,G0_RTOUT-Enables NPI_INT_SUM[G0_RTOUT] to generate an,Enable,Disable,41,1,NPI_NPI_INT_ENB_HELP,
T,Reserved-Reserved,42,2,Hex,1,NPI_NPI_INT_ENB_HELP,
O,P1_PERR-Enables NPI_INT_SUM[P1_PERR] to generate an,Enable,Disable,44,1,NPI_NPI_INT_ENB_HELP,
O,P0_PERR-Enables NPI_INT_SUM[P0_PERR] to generate an,Enable,Disable,45,1,NPI_NPI_INT_ENB_HELP,
T,Reserved-Reserved,46,2,Hex,1,NPI_NPI_INT_ENB_HELP,
O,P1_RTOUT-Enables NPI_INT_SUM[P1_RTOUT] to generate an,Enable,Disable,48,1,NPI_NPI_INT_ENB_HELP,
O,P0_RTOUT-Enables NPI_INT_SUM[P0_RTOUT] to generate an,Enable,Disable,49,1,NPI_NPI_INT_ENB_HELP,
T,Reserved-Reserved,50,2,Hex,1,NPI_NPI_INT_ENB_HELP,
O,I1_OVERF-Enables NPI_INT_SUM[I1_OVERF] to generate an,Enable,Disable,52,1,NPI_NPI_INT_ENB_HELP,
O,I0_OVERF-Enables NPI_INT_SUM[I0_OVERF] to generate an,Enable,Disable,53,1,NPI_NPI_INT_ENB_HELP,
T,Reserved-Reserved,54,2,Hex,1,NPI_NPI_INT_ENB_HELP,
O,I1_RTOUT-Enables NPI_INT_SUM[I1_RTOUT] to generate an,Enable,Disable,56,1,NPI_NPI_INT_ENB_HELP,
O,I0_RTOUT-Enables NPI_INT_SUM[I0_RTOUT] to generate an,Enable,Disable,57,1,NPI_NPI_INT_ENB_HELP,
T,Reserved-Reserved,58,2,Hex,1,NPI_NPI_INT_ENB_HELP,
O,PO1_2SML-Enables NPI_INT_SUM[PO1_2SML] to generate an,Enable,Disable,60,1,NPI_NPI_INT_ENB_HELP,
O,PO0_2SML-Enables NPI_INT_SUM[PO0_2SML] to generate an,Enable,Disable,61,1,NPI_NPI_INT_ENB_HELP,
O,PCI_RSL-Enables NPI_INT_SUM[PCI_RSL] to generate an,Enable,Disable,62,1,NPI_NPI_INT_ENB_HELP,
O,RML_WTO-Enables NPI_INT_SUM[RML_WTO] to generate an,Enable,Disable,63,1,NPI_NPI_INT_ENB_HELP,
O,RML_RTO-Enables NPI_INT_SUM[RML_RTO] to generate an,Enable,Disable,64,1,NPI_NPI_INT_ENB_HELP,

(NPI_INT_SUM),54,NPI_INTERRUPT_SUM = NPI Interrupt Summary Register,NPI,NPI_NPI_INT_SUM_HELP
T,Reserved-Reserved,1,2,Hex,1,NPI_NPI_INT_SUM_HELP,
O,Q1_A_F-Attempted to add when Queue=1 FIFO is full.,Enable,Disable,3,1,NPI_NPI_INT_SUM_HELP,
O,Q1_S_E-Attempted to subtract when Queue=1 FIFO is empty.,Enable,Disable,4,1,NPI_NPI_INT_SUM_HELP,
O,PDF_P_F-Attempted to push a full PCN=DATA=FIFO.,Enable,Disable,5,1,NPI_NPI_INT_SUM_HELP,
O,PDF_P_E-Attempted to pop an empty PCN=DATA=FIFO.,Enable,Disable,6,1,NPI_NPI_INT_SUM_HELP,
O,PCF_P_F-Attempted to push a full PCN=CNT=FIFO.,Enable,Disable,7,1,NPI_NPI_INT_SUM_HELP,
O,PCF_P_E-Attempted to pop an empty PCN=CNT=FIFO.,Enable,Disable,8,1,NPI_NPI_INT_SUM_HELP,
O,RDX_S_E-Attempted to subtract when DPI=XFR=Wait count is 0.,Enable,Disable,9,1,NPI_NPI_INT_SUM_HELP,
O,RWX_S_E-Attempted to subtract when RDN=XFR=Wait count is 0.,Enable,Disable,10,1,NPI_NPI_INT_SUM_HELP,
O,PNC_A_F-Attempted to add when PNI=NPI Credits are max.,Enable,Disable,11,1,NPI_NPI_INT_SUM_HELP,
O,PNC_S_E-Attempted to subtract when PNI=NPI Credits are 0.,Enable,Disable,12,1,NPI_NPI_INT_SUM_HELP,
O,COM_A_F-Attempted to add when PCN=Commit Counter is max.,Enable,Disable,13,1,NPI_NPI_INT_SUM_HELP,
O,COM_S_E-Attempted to subtract when PCN=Commit Counter is 0.,Enable,Disable,14,1,NPI_NPI_INT_SUM_HELP,
O,Q3_A_F-Attempted to add when Queue=3 FIFO is full.,Enable,Disable,15,1,NPI_NPI_INT_SUM_HELP,
O,Q3_S_E-Attempted to subtract when Queue=3 FIFO is empty.,Enable,Disable,16,1,NPI_NPI_INT_SUM_HELP,
O,Q2_A_F-Attempted to add when Queue=2 FIFO is full.,Enable,Disable,17,1,NPI_NPI_INT_SUM_HELP,
O,Q2_S_E-Attempted to subtract when Queue=2 FIFO is empty.,Enable,Disable,18,1,NPI_NPI_INT_SUM_HELP,
O,PCR_A_F-Attempted to add when POW Credits is full.,Enable,Disable,19,1,NPI_NPI_INT_SUM_HELP,
O,PCR_S_E-Attempted to subtract when POW Credits is empty.,Enable,Disable,20,1,NPI_NPI_INT_SUM_HELP,
O,FCR_A_F-Attempted to add when FPA Credits is full.,Enable,Disable,21,1,NPI_NPI_INT_SUM_HELP,
O,FCR_S_E-Attempted to subtract when FPA Credits is empty.,Enable,Disable,22,1,NPI_NPI_INT_SUM_HELP,
O,IOBDMA-Requested IOBDMA read size exceeded 128 words.,Enable,Disable,23,1,NPI_NPI_INT_SUM_HELP,
O,P_DPERR-If a parity error occured on data written to L2C,Enable,Disable,24,1,NPI_NPI_INT_SUM_HELP,
O,WIN_RTO-Windowed Load Timed Out.,Enable,Disable,25,1,NPI_NPI_INT_SUM_HELP,
T,Reserved-Reserved,26,2,Hex,1,NPI_NPI_INT_SUM_HELP,
O,I1_PPERR-If a parity error occured on the port's instruction,Enable,Disable,28,1,NPI_NPI_INT_SUM_HELP,
O,I0_PPERR-If a parity error occured on the port's instruction,Enable,Disable,29,1,NPI_NPI_INT_SUM_HELP,
T,Reserved-Reserved,30,2,Hex,1,NPI_NPI_INT_SUM_HELP,
O,P1_PTOUT-Port=1 output had a read timeout on a DATA/INFO,Enable,Disable,32,1,NPI_NPI_INT_SUM_HELP,
O,P0_PTOUT-Port=0 output had a read timeout on a DATA/INFO,Enable,Disable,33,1,NPI_NPI_INT_SUM_HELP,
T,Reserved-Reserved,34,2,Hex,1,NPI_NPI_INT_SUM_HELP,
O,P1_PPERR-If a parity error occured on the port DATA/INFO,Enable,Disable,36,1,NPI_NPI_INT_SUM_HELP,
O,P0_PPERR-If a parity error occured on the port DATA/INFO,Enable,Disable,37,1,NPI_NPI_INT_SUM_HELP,
T,Reserved-Reserved,38,2,Hex,1,NPI_NPI_INT_SUM_HELP,
O,G1_RTOUT-Port=1 had a read timeout while attempting to,Enable,Disable,40,1,NPI_NPI_INT_SUM_HELP,
O,G0_RTOUT-Port=0 had a read timeout while attempting to,Enable,Disable,41,1,NPI_NPI_INT_SUM_HELP,
T,Reserved-Reserved,42,2,Hex,1,NPI_NPI_INT_SUM_HELP,
O,P1_PERR-If a parity error occured on the port's packet,Enable,Disable,44,1,NPI_NPI_INT_SUM_HELP,
O,P0_PERR-If a parity error occured on the port's packet,Enable,Disable,45,1,NPI_NPI_INT_SUM_HELP,
T,Reserved-Reserved,46,2,Hex,1,NPI_NPI_INT_SUM_HELP,
O,P1_RTOUT-Port=1 had a read timeout while attempting to,Enable,Disable,48,1,NPI_NPI_INT_SUM_HELP,
O,P0_RTOUT-Port=0 had a read timeout while attempting to,Enable,Disable,49,1,NPI_NPI_INT_SUM_HELP,
T,Reserved-Reserved,50,2,Hex,1,NPI_NPI_INT_SUM_HELP,
O,I1_OVERF-Port=1 had a doorbell overflow. Bit[31] of the,Enable,Disable,52,1,NPI_NPI_INT_SUM_HELP,
O,I0_OVERF-Port=0 had a doorbell overflow. Bit[31] of the,Enable,Disable,53,1,NPI_NPI_INT_SUM_HELP,
T,Reserved-Reserved,54,2,Hex,1,NPI_NPI_INT_SUM_HELP,
O,I1_RTOUT-Port=1 had a read timeout while attempting to,Enable,Disable,56,1,NPI_NPI_INT_SUM_HELP,
O,I0_RTOUT-Port=0 had a read timeout while attempting to,Enable,Disable,57,1,NPI_NPI_INT_SUM_HELP,
T,Reserved-Reserved,58,2,Hex,1,NPI_NPI_INT_SUM_HELP,
O,PO1_2SML-The packet being sent out on Port1 is smaller,Enable,Disable,60,1,NPI_NPI_INT_SUM_HELP,
O,PO0_2SML-The packet being sent out on Port0 is smaller,Enable,Disable,61,1,NPI_NPI_INT_SUM_HELP,
O,PCI_RSL-This '1' when a bit in PCI_INT_SUM2 is SET and the,Enable,Disable,62,1,NPI_NPI_INT_SUM_HELP,
O,RML_WTO-Set '1' when the RML does not receive a commit,Enable,Disable,63,1,NPI_NPI_INT_SUM_HELP,
O,RML_RTO-Set '1' when the RML does not receive read data,Enable,Disable,64,1,NPI_NPI_INT_SUM_HELP,

(NPI_LOWP_DBELL),2,Low Priority Door Bell,NPI,NPI_NPI_LOWP_DBELL_HELP
T,Reserved-Reserved,1,48,Hex,12,NPI_NPI_LOWP_DBELL_HELP,
T,DBELL-The value written to this register is added to the,49,16,Hex,4,NPI_NPI_LOWP_DBELL_HELP,

(NPI_LOWP_IBUFF_SADDR),2,DMA Low Priority's Instruction Buffer Starting Address,NPI,NPI_NPI_LOWP_IBUFF_SADDR_HELP
T,Reserved-Reserved,1,28,Hex,7,NPI_NPI_LOWP_IBUFF_SADDR_HELP,
T,SADDR-The starting address to read the first instruction.,29,36,Hex,9,NPI_NPI_LOWP_IBUFF_SADDR_HELP,

(NPI_MEM_ACCESS_SUBID3),8,3 = Memory Access SubId 3Register,NPI,NPI_NPI_MEM_ACCESS_SUBID3_HELP
T,Reserved-Reserved,1,28,Hex,7,NPI_NPI_MEM_ACCESS_SUBID3_HELP,
T,ESR-Endian=Swap on read.,29,2,Hex,1,NPI_NPI_MEM_ACCESS_SUBID3_HELP,
T,ESW-Endian=Swap on write.,31,2,Hex,1,NPI_NPI_MEM_ACCESS_SUBID3_HELP,
O,NSR-No=Snoop on read.,Enable,Disable,33,1,NPI_NPI_MEM_ACCESS_SUBID3_HELP,
O,NSW-No=Snoop on write.,Enable,Disable,34,1,NPI_NPI_MEM_ACCESS_SUBID3_HELP,
O,ROR-Relax Read on read.,Enable,Disable,35,1,NPI_NPI_MEM_ACCESS_SUBID3_HELP,
O,ROW-Relax Order on write.,Enable,Disable,36,1,NPI_NPI_MEM_ACCESS_SUBID3_HELP,
T,BA-PCI Address bits [63:36].,37,28,Hex,7,NPI_NPI_MEM_ACCESS_SUBID3_HELP,

(NPI_MEM_ACCESS_SUBID4),8,3 = Memory Access SubId 3Register,NPI,NPI_NPI_MEM_ACCESS_SUBID4_HELP
T,Reserved-Reserved,1,28,Hex,7,NPI_NPI_MEM_ACCESS_SUBID4_HELP,
T,ESR-Endian=Swap on read.,29,2,Hex,1,NPI_NPI_MEM_ACCESS_SUBID4_HELP,
T,ESW-Endian=Swap on write.,31,2,Hex,1,NPI_NPI_MEM_ACCESS_SUBID4_HELP,
O,NSR-No=Snoop on read.,Enable,Disable,33,1,NPI_NPI_MEM_ACCESS_SUBID4_HELP,
O,NSW-No=Snoop on write.,Enable,Disable,34,1,NPI_NPI_MEM_ACCESS_SUBID4_HELP,
O,ROR-Relax Read on read.,Enable,Disable,35,1,NPI_NPI_MEM_ACCESS_SUBID4_HELP,
O,ROW-Relax Order on write.,Enable,Disable,36,1,NPI_NPI_MEM_ACCESS_SUBID4_HELP,
T,BA-PCI Address bits [63:36].,37,28,Hex,7,NPI_NPI_MEM_ACCESS_SUBID4_HELP,

(NPI_MEM_ACCESS_SUBID5),8,3 = Memory Access SubId 3Register,NPI,NPI_NPI_MEM_ACCESS_SUBID5_HELP
T,Reserved-Reserved,1,28,Hex,7,NPI_NPI_MEM_ACCESS_SUBID5_HELP,
T,ESR-Endian=Swap on read.,29,2,Hex,1,NPI_NPI_MEM_ACCESS_SUBID5_HELP,
T,ESW-Endian=Swap on write.,31,2,Hex,1,NPI_NPI_MEM_ACCESS_SUBID5_HELP,
O,NSR-No=Snoop on read.,Enable,Disable,33,1,NPI_NPI_MEM_ACCESS_SUBID5_HELP,
O,NSW-No=Snoop on write.,Enable,Disable,34,1,NPI_NPI_MEM_ACCESS_SUBID5_HELP,
O,ROR-Relax Read on read.,Enable,Disable,35,1,NPI_NPI_MEM_ACCESS_SUBID5_HELP,
O,ROW-Relax Order on write.,Enable,Disable,36,1,NPI_NPI_MEM_ACCESS_SUBID5_HELP,
T,BA-PCI Address bits [63:36].,37,28,Hex,7,NPI_NPI_MEM_ACCESS_SUBID5_HELP,

(NPI_MEM_ACCESS_SUBID6),8,3 = Memory Access SubId 3Register,NPI,NPI_NPI_MEM_ACCESS_SUBID6_HELP
T,Reserved-Reserved,1,28,Hex,7,NPI_NPI_MEM_ACCESS_SUBID6_HELP,
T,ESR-Endian=Swap on read.,29,2,Hex,1,NPI_NPI_MEM_ACCESS_SUBID6_HELP,
T,ESW-Endian=Swap on write.,31,2,Hex,1,NPI_NPI_MEM_ACCESS_SUBID6_HELP,
O,NSR-No=Snoop on read.,Enable,Disable,33,1,NPI_NPI_MEM_ACCESS_SUBID6_HELP,
O,NSW-No=Snoop on write.,Enable,Disable,34,1,NPI_NPI_MEM_ACCESS_SUBID6_HELP,
O,ROR-Relax Read on read.,Enable,Disable,35,1,NPI_NPI_MEM_ACCESS_SUBID6_HELP,
O,ROW-Relax Order on write.,Enable,Disable,36,1,NPI_NPI_MEM_ACCESS_SUBID6_HELP,
T,BA-PCI Address bits [63:36].,37,28,Hex,7,NPI_NPI_MEM_ACCESS_SUBID6_HELP,

(NPI_MSI_RCV),1,NPI MSI Receive Vector Register,NPI,NPI_NPI_MSI_RCV_HELP
T,INT_VEC-Refer to PCI_MSI_RCV,1,64,Hex,16,NPI_NPI_MSI_RCV_HELP,

(NPI_NUM_DESC_OUTPUT0),2,NUM_DESC_OUTPUT0 = Number Of Descriptors Available For Output 0,NPI,NPI_NPI_NUM_DESC_OUTPUT0_HELP
T,Reserved-Reserved,1,32,Hex,8,NPI_NPI_NUM_DESC_OUTPUT0_HELP,
T,SIZE-The size of the Buffer/Info Pointer Pair ring.,33,32,Hex,8,NPI_NPI_NUM_DESC_OUTPUT0_HELP,

(NPI_NUM_DESC_OUTPUT1),2,NUM_DESC_OUTPUT0 = Number Of Descriptors Available For Output 0,NPI,NPI_NPI_NUM_DESC_OUTPUT1_HELP
T,Reserved-Reserved,1,32,Hex,8,NPI_NPI_NUM_DESC_OUTPUT1_HELP,
T,SIZE-The size of the Buffer/Info Pointer Pair ring.,33,32,Hex,8,NPI_NPI_NUM_DESC_OUTPUT1_HELP,

(NPI_OUTPUT_CONTROL),23,NPI's Output Control Register,NPI,NPI_NPI_OUTPUT_CONTROL_HELP
T,Reserved-Reserved,1,18,Hex,5,NPI_NPI_OUTPUT_CONTROL_HELP,
O,P1_BMODE-When set '1' PCI_PKTS_SENT1 register will be,Enable,Disable,19,1,NPI_NPI_OUTPUT_CONTROL_HELP,
O,P0_BMODE-When set '1' PCI_PKTS_SENT0 register will be,Enable,Disable,20,1,NPI_NPI_OUTPUT_CONTROL_HELP,
T,Reserved-Reserved,21,8,Hex,2,NPI_NPI_OUTPUT_CONTROL_HELP,
T,O1_ES-Endian Swap for Output1 Data.,29,2,Hex,1,NPI_NPI_OUTPUT_CONTROL_HELP,
O,O1_NS-NoSnoop Enable for Output1 Data.,Enable,Disable,31,1,NPI_NPI_OUTPUT_CONTROL_HELP,
O,O1_RO-Relaxed Ordering Enable for Output1 Data.,Enable,Disable,32,1,NPI_NPI_OUTPUT_CONTROL_HELP,
T,O0_ES-Endian Swap for Output0 Data.,33,2,Hex,1,NPI_NPI_OUTPUT_CONTROL_HELP,
O,O0_NS-NoSnoop Enable for Output0 Data.,Enable,Disable,35,1,NPI_NPI_OUTPUT_CONTROL_HELP,
O,O0_RO-Relaxed Ordering Enable for Output0 Data.,Enable,Disable,36,1,NPI_NPI_OUTPUT_CONTROL_HELP,
T,Reserved-Reserved,37,2,Hex,1,NPI_NPI_OUTPUT_CONTROL_HELP,
O,O1_CSRM-When '1' the address[63:60] to write packet data,Enable,Disable,39,1,NPI_NPI_OUTPUT_CONTROL_HELP,
O,O0_CSRM-When '1' the address[63:60] to write packet data,Enable,Disable,40,1,NPI_NPI_OUTPUT_CONTROL_HELP,
T,Reserved-Reserved,41,6,Hex,2,NPI_NPI_OUTPUT_CONTROL_HELP,
O,IPTR_O1-Uses the Info=Pointer to store length and data,Enable,Disable,47,1,NPI_NPI_OUTPUT_CONTROL_HELP,
O,IPTR_O0-Uses the Info=Pointer to store length and data,Enable,Disable,48,1,NPI_NPI_OUTPUT_CONTROL_HELP,
T,Reserved-Reserved,49,8,Hex,2,NPI_NPI_OUTPUT_CONTROL_HELP,
T,ESR_SL1-The Endian=Swap=Mode for Slist1 reads.,57,2,Hex,1,NPI_NPI_OUTPUT_CONTROL_HELP,
O,NSR_SL1-Enables '1' NoSnoop for Slist1 reads.,Enable,Disable,59,1,NPI_NPI_OUTPUT_CONTROL_HELP,
O,ROR_SL1-Enables '1' Relaxed Ordering for Slist1 reads.,Enable,Disable,60,1,NPI_NPI_OUTPUT_CONTROL_HELP,
T,ESR_SL0-The Endian=Swap=Mode for Slist0 reads.,61,2,Hex,1,NPI_NPI_OUTPUT_CONTROL_HELP,
O,NSR_SL0-Enables '1' NoSnoop for Slist0 reads.,Enable,Disable,63,1,NPI_NPI_OUTPUT_CONTROL_HELP,
O,ROR_SL0-Enables '1' Relaxed Ordering for Slist0 reads.,Enable,Disable,64,1,NPI_NPI_OUTPUT_CONTROL_HELP,

(NPI_P0_DBPAIR_ADDR),3,NPI_P0_DBPAIR_ADDR = NPI's Port-0 DATA-BUFFER Pair Next Read Address.,NPI,NPI_NPI_P0_DBPAIR_ADDR_HELP
O,Reserved-Reserved,Enable,Disable,1,1,NPI_NPI_P0_DBPAIR_ADDR_HELP,
T,STATE-POS state machine vector. Used to tell when NADDR,2,2,Hex,1,NPI_NPI_P0_DBPAIR_ADDR_HELP,
T,NADDR-Bits [63:3] of the next Data=Info Pair to read.,4,61,Hex,16,NPI_NPI_P0_DBPAIR_ADDR_HELP,

(NPI_P1_DBPAIR_ADDR),3,NPI_P0_DBPAIR_ADDR = NPI's Port-0 DATA-BUFFER Pair Next Read Address.,NPI,NPI_NPI_P1_DBPAIR_ADDR_HELP
O,Reserved-Reserved,Enable,Disable,1,1,NPI_NPI_P1_DBPAIR_ADDR_HELP,
T,STATE-POS state machine vector. Used to tell when NADDR,2,2,Hex,1,NPI_NPI_P1_DBPAIR_ADDR_HELP,
T,NADDR-Bits [63:3] of the next Data=Info Pair to read.,4,61,Hex,16,NPI_NPI_P1_DBPAIR_ADDR_HELP,

(NPI_P0_INSTR_ADDR),2,NPI_P0_INSTR_ADDR = NPI's Port-0 Instruction Next Read Address.,NPI,NPI_NPI_P0_INSTR_ADDR_HELP
T,STATE-Gather engine state vector. Used to tell when,1,3,Hex,1,NPI_NPI_P0_INSTR_ADDR_HELP,
T,NADDR-Bits [63:3] of the next Instruction to read.,4,61,Hex,16,NPI_NPI_P0_INSTR_ADDR_HELP,

(NPI_P1_INSTR_ADDR),2,NPI_P0_INSTR_ADDR = NPI's Port-0 Instruction Next Read Address.,NPI,NPI_NPI_P1_INSTR_ADDR_HELP
T,STATE-Gather engine state vector. Used to tell when,1,3,Hex,1,NPI_NPI_P1_INSTR_ADDR_HELP,
T,NADDR-Bits [63:3] of the next Instruction to read.,4,61,Hex,16,NPI_NPI_P1_INSTR_ADDR_HELP,

(NPI_P0_INSTR_CNTS),3,NPI_P0_INSTR_CNTS = NPI's Port-0 Instruction Counts For Packets In.,NPI,NPI_NPI_P0_INSTR_CNTS_HELP
T,Reserved-Reserved,1,26,Hex,7,NPI_NPI_P0_INSTR_CNTS_HELP,
T,FCNT-Number entries in the Instruction FIFO.,27,6,Hex,2,NPI_NPI_P0_INSTR_CNTS_HELP,
T,AVAIL-Doorbell count to be read.,33,32,Hex,8,NPI_NPI_P0_INSTR_CNTS_HELP,

(NPI_P1_INSTR_CNTS),3,NPI_P0_INSTR_CNTS = NPI's Port-0 Instruction Counts For Packets In.,NPI,NPI_NPI_P1_INSTR_CNTS_HELP
T,Reserved-Reserved,1,26,Hex,7,NPI_NPI_P1_INSTR_CNTS_HELP,
T,FCNT-Number entries in the Instruction FIFO.,27,6,Hex,2,NPI_NPI_P1_INSTR_CNTS_HELP,
T,AVAIL-Doorbell count to be read.,33,32,Hex,8,NPI_NPI_P1_INSTR_CNTS_HELP,

(NPI_P0_PAIR_CNTS),3,NPI_P0_PAIR_CNTS = NPI's Port-0 Instruction Counts For Packets Out.,NPI,NPI_NPI_P0_PAIR_CNTS_HELP
T,Reserved-Reserved,1,27,Hex,7,NPI_NPI_P0_PAIR_CNTS_HELP,
T,FCNT-16 = number entries in the D/I Pair FIFO.,28,5,Hex,2,NPI_NPI_P0_PAIR_CNTS_HELP,
T,AVAIL-Doorbell count to be read.,33,32,Hex,8,NPI_NPI_P0_PAIR_CNTS_HELP,

(NPI_P1_PAIR_CNTS),3,NPI_P0_PAIR_CNTS = NPI's Port-0 Instruction Counts For Packets Out.,NPI,NPI_NPI_P1_PAIR_CNTS_HELP
T,Reserved-Reserved,1,27,Hex,7,NPI_NPI_P1_PAIR_CNTS_HELP,
T,FCNT-16 = number entries in the D/I Pair FIFO.,28,5,Hex,2,NPI_NPI_P1_PAIR_CNTS_HELP,
T,AVAIL-Doorbell count to be read.,33,32,Hex,8,NPI_NPI_P1_PAIR_CNTS_HELP,

(NPI_PCI_BURST_SIZE),3,NPI PCI Burst Size Register,NPI,NPI_NPI_PCI_BURST_SIZE_HELP
T,Reserved-Reserved,1,50,Hex,13,NPI_NPI_PCI_BURST_SIZE_HELP,
T,WR_BRST-The number of 8B words to write to PCI in any one,51,7,Hex,2,NPI_NPI_PCI_BURST_SIZE_HELP,
T,RD_BRST-Number of 8B words to read from PCI in any one,58,7,Hex,2,NPI_NPI_PCI_BURST_SIZE_HELP,

(NPI_PCI_INT_ARB_CFG),4,Configuration For PCI Arbiter,NPI,NPI_NPI_PCI_INT_ARB_CFG_HELP
T,Reserved-Reserved,1,59,Hex,15,NPI_NPI_PCI_INT_ARB_CFG_HELP,
O,EN-Internal arbiter enable.,Enable,Disable,60,1,NPI_NPI_PCI_INT_ARB_CFG_HELP,
O,PARK_MOD-Bus park mode. 0=park on last 1=park on device.,Enable,Disable,61,1,NPI_NPI_PCI_INT_ARB_CFG_HELP,
T,PARK_DEV-Bus park device. 0=3 External device 4 = Octane.,62,3,Hex,1,NPI_NPI_PCI_INT_ARB_CFG_HELP,

(NPI_PCI_READ_CMD),2,NPI PCI Read Command Register,NPI,NPI_NPI_PCI_READ_CMD_HELP
T,Reserved-Reserved,1,53,Hex,14,NPI_NPI_PCI_READ_CMD_HELP,
T,CMD_SIZE-Number bytes to be read is equal to or exceeds this,54,11,Hex,3,NPI_NPI_PCI_READ_CMD_HELP,

(NPI_PORT32_INSTR_HDR),13,NPI Port 32 Instruction Header,NPI,NPI_NPI_PORT32_INSTR_HDR_HELP
T,Reserved-Reserved,1,20,Hex,5,NPI_NPI_PORT32_INSTR_HDR_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,NPI_NPI_PORT32_INSTR_HDR_HELP,
T,RSV_F-Reserved,22,5,Hex,2,NPI_NPI_PORT32_INSTR_HDR_HELP,
T,RPARMODE-Parse Mode. Used when packet is raw and PBP==0.,27,2,Hex,1,NPI_NPI_PORT32_INSTR_HDR_HELP,
O,RSV_E-Reserved,Enable,Disable,29,1,NPI_NPI_PORT32_INSTR_HDR_HELP,
T,RSKP_LEN-Skip Length. Used when packet is raw and PBP==0.,30,7,Hex,2,NPI_NPI_PORT32_INSTR_HDR_HELP,
T,RSV_D-Reserved,37,6,Hex,2,NPI_NPI_PORT32_INSTR_HDR_HELP,
O,USE_IHDR-When set '1' the instruction header will be sent,Enable,Disable,43,1,NPI_NPI_PORT32_INSTR_HDR_HELP,
T,RSV_C-Reserved,44,5,Hex,2,NPI_NPI_PORT32_INSTR_HDR_HELP,
T,PAR_MODE-Parse Mode. Used when USE_IHDR is set and packet,49,2,Hex,1,NPI_NPI_PORT32_INSTR_HDR_HELP,
O,RSV_B-Reserved,Enable,Disable,51,1,NPI_NPI_PORT32_INSTR_HDR_HELP,
T,SKP_LEN-Skip Length. Used when USE_IHDR is set and packet,52,7,Hex,2,NPI_NPI_PORT32_INSTR_HDR_HELP,
T,RSV_A-Reserved,59,6,Hex,2,NPI_NPI_PORT32_INSTR_HDR_HELP,

(NPI_PORT33_INSTR_HDR),13,NPI Port 33 Instruction Header,NPI,NPI_NPI_PORT33_INSTR_HDR_HELP
T,Reserved-Reserved,1,20,Hex,5,NPI_NPI_PORT33_INSTR_HDR_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,NPI_NPI_PORT33_INSTR_HDR_HELP,
T,RSV_F-Reserved,22,5,Hex,2,NPI_NPI_PORT33_INSTR_HDR_HELP,
T,RPARMODE-Parse Mode. Used when packet is raw and PBP==0.,27,2,Hex,1,NPI_NPI_PORT33_INSTR_HDR_HELP,
O,RSV_E-Reserved,Enable,Disable,29,1,NPI_NPI_PORT33_INSTR_HDR_HELP,
T,RSKP_LEN-Skip Length. Used when packet is raw and PBP==0.,30,7,Hex,2,NPI_NPI_PORT33_INSTR_HDR_HELP,
T,RSV_D-Reserved,37,6,Hex,2,NPI_NPI_PORT33_INSTR_HDR_HELP,
O,USE_IHDR-When set '1' the instruction header will be sent,Enable,Disable,43,1,NPI_NPI_PORT33_INSTR_HDR_HELP,
T,RSV_C-Reserved,44,5,Hex,2,NPI_NPI_PORT33_INSTR_HDR_HELP,
T,PAR_MODE-Parse Mode. Used when USE_IHDR is set and packet,49,2,Hex,1,NPI_NPI_PORT33_INSTR_HDR_HELP,
O,RSV_B-Reserved,Enable,Disable,51,1,NPI_NPI_PORT33_INSTR_HDR_HELP,
T,SKP_LEN-Skip Length. Used when USE_IHDR is set and packet,52,7,Hex,2,NPI_NPI_PORT33_INSTR_HDR_HELP,
T,RSV_A-Reserved,59,6,Hex,2,NPI_NPI_PORT33_INSTR_HDR_HELP,

(NPI_PORT_BP_CONTROL),3,Port Backpressure Control,NPI,NPI_NPI_PORT_BP_CONTROL_HELP
T,Reserved-Reserved,1,56,Hex,14,NPI_NPI_PORT_BP_CONTROL_HELP,
T,BP_ON-Port 35=32 port level backpressure applied.,57,4,Hex,1,NPI_NPI_PORT_BP_CONTROL_HELP,
T,ENB-Enables port level backpressure from the IPD.,61,4,Hex,1,NPI_NPI_PORT_BP_CONTROL_HELP,

(NPI_RSL_INT_BLOCKS),33,RSL_INT_BLOCKS = RSL Interrupt Blocks Register,NPI,NPI_NPI_RSL_INT_BLOCKS_HELP
T,Reserved-Reserved,1,32,Hex,8,NPI_NPI_RSL_INT_BLOCKS_HELP,
O,RINT_31-Set '1' when RSL bLock has an interrupt.,Enable,Disable,33,1,NPI_NPI_RSL_INT_BLOCKS_HELP,
O,IOB-IOB_INT_SUM,Enable,Disable,34,1,NPI_NPI_RSL_INT_BLOCKS_HELP,
O,RINT_29-Set '1' when RSL bLock has an interrupt.,Enable,Disable,35,1,NPI_NPI_RSL_INT_BLOCKS_HELP,
O,RINT_28-Set '1' when RSL bLock has an interrupt.,Enable,Disable,36,1,NPI_NPI_RSL_INT_BLOCKS_HELP,
O,RINT_27-Set '1' when RSL bLock has an interrupt.,Enable,Disable,37,1,NPI_NPI_RSL_INT_BLOCKS_HELP,
O,RINT_26-Set '1' when RSL bLock has an interrupt.,Enable,Disable,38,1,NPI_NPI_RSL_INT_BLOCKS_HELP,
O,RINT_25-Set '1' when RSL bLock has an interrupt.,Enable,Disable,39,1,NPI_NPI_RSL_INT_BLOCKS_HELP,
O,RINT_24-Set '1' when RSL bLock has an interrupt.,Enable,Disable,40,1,NPI_NPI_RSL_INT_BLOCKS_HELP,
O,ASX1-ASX1_INT_REG,Enable,Disable,41,1,NPI_NPI_RSL_INT_BLOCKS_HELP,
O,ASX0-ASX0_INT_REG,Enable,Disable,42,1,NPI_NPI_RSL_INT_BLOCKS_HELP,
O,RINT_21-Set '1' when RSL bLock has an interrupt.,Enable,Disable,43,1,NPI_NPI_RSL_INT_BLOCKS_HELP,
O,PIP-PIP_INT_REG.,Enable,Disable,44,1,NPI_NPI_RSL_INT_BLOCKS_HELP,
O,SPX1-SPX1_INT_REG & STX1_INT_REG,Enable,Disable,45,1,NPI_NPI_RSL_INT_BLOCKS_HELP,
O,SPX0-SPX0_INT_REG & STX0_INT_REG,Enable,Disable,46,1,NPI_NPI_RSL_INT_BLOCKS_HELP,
O,LMC-LMC_MEM_CFG0,Enable,Disable,47,1,NPI_NPI_RSL_INT_BLOCKS_HELP,
O,L2C-L2T_ERR & L2D_ERR,Enable,Disable,48,1,NPI_NPI_RSL_INT_BLOCKS_HELP,
O,RINT_15-Set '1' when RSL bLock has an interrupt.,Enable,Disable,49,1,NPI_NPI_RSL_INT_BLOCKS_HELP,
O,RINT_14-Set '1' when RSL bLock has an interrupt.,Enable,Disable,50,1,NPI_NPI_RSL_INT_BLOCKS_HELP,
O,USB-USBN_INT_SUM,Enable,Disable,51,1,NPI_NPI_RSL_INT_BLOCKS_HELP,
O,POW-POW_ECC_ERR,Enable,Disable,52,1,NPI_NPI_RSL_INT_BLOCKS_HELP,
O,TIM-TIM_REG_ERROR,Enable,Disable,53,1,NPI_NPI_RSL_INT_BLOCKS_HELP,
O,PKO-PKO_REG_ERROR,Enable,Disable,54,1,NPI_NPI_RSL_INT_BLOCKS_HELP,
O,IPD-IPD_INT_SUM,Enable,Disable,55,1,NPI_NPI_RSL_INT_BLOCKS_HELP,
O,RINT_8-Set '1' when RSL bLock has an interrupt.,Enable,Disable,56,1,NPI_NPI_RSL_INT_BLOCKS_HELP,
O,ZIP-ZIP_ERROR,Enable,Disable,57,1,NPI_NPI_RSL_INT_BLOCKS_HELP,
O,DFA-DFA_ERR,Enable,Disable,58,1,NPI_NPI_RSL_INT_BLOCKS_HELP,
O,FPA-FPA_INT_SUM,Enable,Disable,59,1,NPI_NPI_RSL_INT_BLOCKS_HELP,
O,KEY-Set '1' when RSL bLock has an interrupt.,Enable,Disable,60,1,NPI_NPI_RSL_INT_BLOCKS_HELP,
O,NPI-NPI_INT_SUM,Enable,Disable,61,1,NPI_NPI_RSL_INT_BLOCKS_HELP,
O,GMX1-GMX1_RX*_INT_REG & GMX1_TX_INT_REG,Enable,Disable,62,1,NPI_NPI_RSL_INT_BLOCKS_HELP,
O,GMX0-GMX0_RX*_INT_REG & GMX0_TX_INT_REG,Enable,Disable,63,1,NPI_NPI_RSL_INT_BLOCKS_HELP,
O,MIO-MIO_BOOT_ERR,Enable,Disable,64,1,NPI_NPI_RSL_INT_BLOCKS_HELP,

(NPI_SIZE_INPUT0),2,0 = NPI's Size for Input 0 Register,NPI,NPI_NPI_SIZE_INPUT0_HELP
T,Reserved-Reserved,1,32,Hex,8,NPI_NPI_SIZE_INPUT0_HELP,
T,SIZE-The size of the Instruction Queue used by Octane.,33,32,Hex,8,NPI_NPI_SIZE_INPUT0_HELP,

(NPI_SIZE_INPUT1),2,0 = NPI's Size for Input 0 Register,NPI,NPI_NPI_SIZE_INPUT1_HELP
T,Reserved-Reserved,1,32,Hex,8,NPI_NPI_SIZE_INPUT1_HELP,
T,SIZE-The size of the Instruction Queue used by Octane.,33,32,Hex,8,NPI_NPI_SIZE_INPUT1_HELP,

(NPI_WIN_READ_TO),2,NPI WINDOW READ Timeout Register,NPI,NPI_NPI_WIN_READ_TO_HELP
T,Reserved-Reserved,1,32,Hex,8,NPI_NPI_WIN_READ_TO_HELP,
T,TIME-Time to wait in core clocks. A value of 0 will,33,32,Hex,8,NPI_NPI_WIN_READ_TO_HELP,

(PCI_BAR1_INDEX0),5,X = PCI IndexX Register,PCI,PCI_PCI_BAR1_INDEX0_HELP
T,Reserved-Reserved,1,14,Hex,4,PCI_PCI_BAR1_INDEX0_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,PCI_PCI_BAR1_INDEX0_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,PCI_PCI_BAR1_INDEX0_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,PCI_PCI_BAR1_INDEX0_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,PCI_PCI_BAR1_INDEX0_HELP,

(PCI_BAR1_INDEX1),5,X = PCI IndexX Register,PCI,PCI_PCI_BAR1_INDEX1_HELP
T,Reserved-Reserved,1,14,Hex,4,PCI_PCI_BAR1_INDEX1_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,PCI_PCI_BAR1_INDEX1_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,PCI_PCI_BAR1_INDEX1_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,PCI_PCI_BAR1_INDEX1_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,PCI_PCI_BAR1_INDEX1_HELP,

(PCI_BAR1_INDEX2),5,X = PCI IndexX Register,PCI,PCI_PCI_BAR1_INDEX2_HELP
T,Reserved-Reserved,1,14,Hex,4,PCI_PCI_BAR1_INDEX2_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,PCI_PCI_BAR1_INDEX2_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,PCI_PCI_BAR1_INDEX2_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,PCI_PCI_BAR1_INDEX2_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,PCI_PCI_BAR1_INDEX2_HELP,

(PCI_BAR1_INDEX3),5,X = PCI IndexX Register,PCI,PCI_PCI_BAR1_INDEX3_HELP
T,Reserved-Reserved,1,14,Hex,4,PCI_PCI_BAR1_INDEX3_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,PCI_PCI_BAR1_INDEX3_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,PCI_PCI_BAR1_INDEX3_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,PCI_PCI_BAR1_INDEX3_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,PCI_PCI_BAR1_INDEX3_HELP,

(PCI_BAR1_INDEX4),5,X = PCI IndexX Register,PCI,PCI_PCI_BAR1_INDEX4_HELP
T,Reserved-Reserved,1,14,Hex,4,PCI_PCI_BAR1_INDEX4_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,PCI_PCI_BAR1_INDEX4_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,PCI_PCI_BAR1_INDEX4_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,PCI_PCI_BAR1_INDEX4_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,PCI_PCI_BAR1_INDEX4_HELP,

(PCI_BAR1_INDEX5),5,X = PCI IndexX Register,PCI,PCI_PCI_BAR1_INDEX5_HELP
T,Reserved-Reserved,1,14,Hex,4,PCI_PCI_BAR1_INDEX5_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,PCI_PCI_BAR1_INDEX5_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,PCI_PCI_BAR1_INDEX5_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,PCI_PCI_BAR1_INDEX5_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,PCI_PCI_BAR1_INDEX5_HELP,

(PCI_BAR1_INDEX6),5,X = PCI IndexX Register,PCI,PCI_PCI_BAR1_INDEX6_HELP
T,Reserved-Reserved,1,14,Hex,4,PCI_PCI_BAR1_INDEX6_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,PCI_PCI_BAR1_INDEX6_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,PCI_PCI_BAR1_INDEX6_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,PCI_PCI_BAR1_INDEX6_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,PCI_PCI_BAR1_INDEX6_HELP,

(PCI_BAR1_INDEX7),5,X = PCI IndexX Register,PCI,PCI_PCI_BAR1_INDEX7_HELP
T,Reserved-Reserved,1,14,Hex,4,PCI_PCI_BAR1_INDEX7_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,PCI_PCI_BAR1_INDEX7_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,PCI_PCI_BAR1_INDEX7_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,PCI_PCI_BAR1_INDEX7_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,PCI_PCI_BAR1_INDEX7_HELP,

(PCI_BAR1_INDEX8),5,X = PCI IndexX Register,PCI,PCI_PCI_BAR1_INDEX8_HELP
T,Reserved-Reserved,1,14,Hex,4,PCI_PCI_BAR1_INDEX8_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,PCI_PCI_BAR1_INDEX8_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,PCI_PCI_BAR1_INDEX8_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,PCI_PCI_BAR1_INDEX8_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,PCI_PCI_BAR1_INDEX8_HELP,

(PCI_BAR1_INDEX9),5,X = PCI IndexX Register,PCI,PCI_PCI_BAR1_INDEX9_HELP
T,Reserved-Reserved,1,14,Hex,4,PCI_PCI_BAR1_INDEX9_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,PCI_PCI_BAR1_INDEX9_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,PCI_PCI_BAR1_INDEX9_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,PCI_PCI_BAR1_INDEX9_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,PCI_PCI_BAR1_INDEX9_HELP,

(PCI_BAR1_INDEX10),5,X = PCI IndexX Register,PCI,PCI_PCI_BAR1_INDEX10_HELP
T,Reserved-Reserved,1,14,Hex,4,PCI_PCI_BAR1_INDEX10_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,PCI_PCI_BAR1_INDEX10_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,PCI_PCI_BAR1_INDEX10_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,PCI_PCI_BAR1_INDEX10_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,PCI_PCI_BAR1_INDEX10_HELP,

(PCI_BAR1_INDEX11),5,X = PCI IndexX Register,PCI,PCI_PCI_BAR1_INDEX11_HELP
T,Reserved-Reserved,1,14,Hex,4,PCI_PCI_BAR1_INDEX11_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,PCI_PCI_BAR1_INDEX11_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,PCI_PCI_BAR1_INDEX11_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,PCI_PCI_BAR1_INDEX11_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,PCI_PCI_BAR1_INDEX11_HELP,

(PCI_BAR1_INDEX12),5,X = PCI IndexX Register,PCI,PCI_PCI_BAR1_INDEX12_HELP
T,Reserved-Reserved,1,14,Hex,4,PCI_PCI_BAR1_INDEX12_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,PCI_PCI_BAR1_INDEX12_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,PCI_PCI_BAR1_INDEX12_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,PCI_PCI_BAR1_INDEX12_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,PCI_PCI_BAR1_INDEX12_HELP,

(PCI_BAR1_INDEX13),5,X = PCI IndexX Register,PCI,PCI_PCI_BAR1_INDEX13_HELP
T,Reserved-Reserved,1,14,Hex,4,PCI_PCI_BAR1_INDEX13_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,PCI_PCI_BAR1_INDEX13_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,PCI_PCI_BAR1_INDEX13_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,PCI_PCI_BAR1_INDEX13_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,PCI_PCI_BAR1_INDEX13_HELP,

(PCI_BAR1_INDEX14),5,X = PCI IndexX Register,PCI,PCI_PCI_BAR1_INDEX14_HELP
T,Reserved-Reserved,1,14,Hex,4,PCI_PCI_BAR1_INDEX14_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,PCI_PCI_BAR1_INDEX14_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,PCI_PCI_BAR1_INDEX14_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,PCI_PCI_BAR1_INDEX14_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,PCI_PCI_BAR1_INDEX14_HELP,

(PCI_BAR1_INDEX15),5,X = PCI IndexX Register,PCI,PCI_PCI_BAR1_INDEX15_HELP
T,Reserved-Reserved,1,14,Hex,4,PCI_PCI_BAR1_INDEX15_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,PCI_PCI_BAR1_INDEX15_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,PCI_PCI_BAR1_INDEX15_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,PCI_PCI_BAR1_INDEX15_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,PCI_PCI_BAR1_INDEX15_HELP,

(PCI_BAR1_INDEX16),5,X = PCI IndexX Register,PCI,PCI_PCI_BAR1_INDEX16_HELP
T,Reserved-Reserved,1,14,Hex,4,PCI_PCI_BAR1_INDEX16_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,PCI_PCI_BAR1_INDEX16_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,PCI_PCI_BAR1_INDEX16_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,PCI_PCI_BAR1_INDEX16_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,PCI_PCI_BAR1_INDEX16_HELP,

(PCI_BAR1_INDEX17),5,X = PCI IndexX Register,PCI,PCI_PCI_BAR1_INDEX17_HELP
T,Reserved-Reserved,1,14,Hex,4,PCI_PCI_BAR1_INDEX17_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,PCI_PCI_BAR1_INDEX17_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,PCI_PCI_BAR1_INDEX17_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,PCI_PCI_BAR1_INDEX17_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,PCI_PCI_BAR1_INDEX17_HELP,

(PCI_BAR1_INDEX18),5,X = PCI IndexX Register,PCI,PCI_PCI_BAR1_INDEX18_HELP
T,Reserved-Reserved,1,14,Hex,4,PCI_PCI_BAR1_INDEX18_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,PCI_PCI_BAR1_INDEX18_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,PCI_PCI_BAR1_INDEX18_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,PCI_PCI_BAR1_INDEX18_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,PCI_PCI_BAR1_INDEX18_HELP,

(PCI_BAR1_INDEX19),5,X = PCI IndexX Register,PCI,PCI_PCI_BAR1_INDEX19_HELP
T,Reserved-Reserved,1,14,Hex,4,PCI_PCI_BAR1_INDEX19_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,PCI_PCI_BAR1_INDEX19_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,PCI_PCI_BAR1_INDEX19_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,PCI_PCI_BAR1_INDEX19_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,PCI_PCI_BAR1_INDEX19_HELP,

(PCI_BAR1_INDEX20),5,X = PCI IndexX Register,PCI,PCI_PCI_BAR1_INDEX20_HELP
T,Reserved-Reserved,1,14,Hex,4,PCI_PCI_BAR1_INDEX20_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,PCI_PCI_BAR1_INDEX20_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,PCI_PCI_BAR1_INDEX20_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,PCI_PCI_BAR1_INDEX20_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,PCI_PCI_BAR1_INDEX20_HELP,

(PCI_BAR1_INDEX21),5,X = PCI IndexX Register,PCI,PCI_PCI_BAR1_INDEX21_HELP
T,Reserved-Reserved,1,14,Hex,4,PCI_PCI_BAR1_INDEX21_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,PCI_PCI_BAR1_INDEX21_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,PCI_PCI_BAR1_INDEX21_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,PCI_PCI_BAR1_INDEX21_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,PCI_PCI_BAR1_INDEX21_HELP,

(PCI_BAR1_INDEX22),5,X = PCI IndexX Register,PCI,PCI_PCI_BAR1_INDEX22_HELP
T,Reserved-Reserved,1,14,Hex,4,PCI_PCI_BAR1_INDEX22_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,PCI_PCI_BAR1_INDEX22_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,PCI_PCI_BAR1_INDEX22_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,PCI_PCI_BAR1_INDEX22_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,PCI_PCI_BAR1_INDEX22_HELP,

(PCI_BAR1_INDEX23),5,X = PCI IndexX Register,PCI,PCI_PCI_BAR1_INDEX23_HELP
T,Reserved-Reserved,1,14,Hex,4,PCI_PCI_BAR1_INDEX23_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,PCI_PCI_BAR1_INDEX23_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,PCI_PCI_BAR1_INDEX23_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,PCI_PCI_BAR1_INDEX23_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,PCI_PCI_BAR1_INDEX23_HELP,

(PCI_BAR1_INDEX24),5,X = PCI IndexX Register,PCI,PCI_PCI_BAR1_INDEX24_HELP
T,Reserved-Reserved,1,14,Hex,4,PCI_PCI_BAR1_INDEX24_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,PCI_PCI_BAR1_INDEX24_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,PCI_PCI_BAR1_INDEX24_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,PCI_PCI_BAR1_INDEX24_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,PCI_PCI_BAR1_INDEX24_HELP,

(PCI_BAR1_INDEX25),5,X = PCI IndexX Register,PCI,PCI_PCI_BAR1_INDEX25_HELP
T,Reserved-Reserved,1,14,Hex,4,PCI_PCI_BAR1_INDEX25_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,PCI_PCI_BAR1_INDEX25_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,PCI_PCI_BAR1_INDEX25_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,PCI_PCI_BAR1_INDEX25_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,PCI_PCI_BAR1_INDEX25_HELP,

(PCI_BAR1_INDEX26),5,X = PCI IndexX Register,PCI,PCI_PCI_BAR1_INDEX26_HELP
T,Reserved-Reserved,1,14,Hex,4,PCI_PCI_BAR1_INDEX26_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,PCI_PCI_BAR1_INDEX26_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,PCI_PCI_BAR1_INDEX26_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,PCI_PCI_BAR1_INDEX26_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,PCI_PCI_BAR1_INDEX26_HELP,

(PCI_BAR1_INDEX27),5,X = PCI IndexX Register,PCI,PCI_PCI_BAR1_INDEX27_HELP
T,Reserved-Reserved,1,14,Hex,4,PCI_PCI_BAR1_INDEX27_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,PCI_PCI_BAR1_INDEX27_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,PCI_PCI_BAR1_INDEX27_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,PCI_PCI_BAR1_INDEX27_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,PCI_PCI_BAR1_INDEX27_HELP,

(PCI_BAR1_INDEX28),5,X = PCI IndexX Register,PCI,PCI_PCI_BAR1_INDEX28_HELP
T,Reserved-Reserved,1,14,Hex,4,PCI_PCI_BAR1_INDEX28_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,PCI_PCI_BAR1_INDEX28_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,PCI_PCI_BAR1_INDEX28_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,PCI_PCI_BAR1_INDEX28_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,PCI_PCI_BAR1_INDEX28_HELP,

(PCI_BAR1_INDEX29),5,X = PCI IndexX Register,PCI,PCI_PCI_BAR1_INDEX29_HELP
T,Reserved-Reserved,1,14,Hex,4,PCI_PCI_BAR1_INDEX29_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,PCI_PCI_BAR1_INDEX29_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,PCI_PCI_BAR1_INDEX29_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,PCI_PCI_BAR1_INDEX29_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,PCI_PCI_BAR1_INDEX29_HELP,

(PCI_BAR1_INDEX30),5,X = PCI IndexX Register,PCI,PCI_PCI_BAR1_INDEX30_HELP
T,Reserved-Reserved,1,14,Hex,4,PCI_PCI_BAR1_INDEX30_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,PCI_PCI_BAR1_INDEX30_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,PCI_PCI_BAR1_INDEX30_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,PCI_PCI_BAR1_INDEX30_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,PCI_PCI_BAR1_INDEX30_HELP,

(PCI_BAR1_INDEX31),5,X = PCI IndexX Register,PCI,PCI_PCI_BAR1_INDEX31_HELP
T,Reserved-Reserved,1,14,Hex,4,PCI_PCI_BAR1_INDEX31_HELP,
T,ADDR_IDX-Address bits [35:22] sent to L2C,15,14,Hex,4,PCI_PCI_BAR1_INDEX31_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,29,1,PCI_PCI_BAR1_INDEX31_HELP,
T,END_SWP-Endian Swap Mode,30,2,Hex,1,PCI_PCI_BAR1_INDEX31_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,32,1,PCI_PCI_BAR1_INDEX31_HELP,

(PCI_CFG00),2,Registers at address 0x1000 -> 0x17FF are PNI,PCI,PCI_PCI_CFG00_HELP
T,DEVID-This is the device ID for OCTEON=2P,1,16,Hex,4,PCI_PCI_CFG00_HELP,
T,VENDID-This is the Cavium's vendor ID,17,16,Hex,4,PCI_PCI_CFG00_HELP,

(PCI_CFG01),24,Second 32-bits of PCI config space (Command/Status Register),PCI,PCI_PCI_CFG01_HELP
O,DPE-Detected Parity Error,Enable,Disable,1,1,PCI_PCI_CFG01_HELP,
O,SSE-Signaled System Error,Enable,Disable,2,1,PCI_PCI_CFG01_HELP,
O,RMA-Received Master Abort,Enable,Disable,3,1,PCI_PCI_CFG01_HELP,
O,RTA-Received Target Abort,Enable,Disable,4,1,PCI_PCI_CFG01_HELP,
O,STA-Signaled Target Abort,Enable,Disable,5,1,PCI_PCI_CFG01_HELP,
T,DEVT-DEVSEL# timing (for PCI only/for PCIX = don't care),6,2,Hex,1,PCI_PCI_CFG01_HELP,
O,MDPE-Master Data Parity Error,Enable,Disable,8,1,PCI_PCI_CFG01_HELP,
O,FBB-Fast Back=to=Back Transactions Capable,Enable,Disable,9,1,PCI_PCI_CFG01_HELP,
O,Reserved-Reserved,Enable,Disable,10,1,PCI_PCI_CFG01_HELP,
O,M66-66MHz Capable,Enable,Disable,11,1,PCI_PCI_CFG01_HELP,
O,CLE-Capabilities List Enable,Enable,Disable,12,1,PCI_PCI_CFG01_HELP,
O,I_STAT-When INTx# is asserted by OCTEON this bit will be set.,Enable,Disable,13,1,PCI_PCI_CFG01_HELP,
T,Reserved-Reserved,14,8,Hex,2,PCI_PCI_CFG01_HELP,
O,I_DIS-When asserted '1' disables the generation of INTx#,Enable,Disable,22,1,PCI_PCI_CFG01_HELP,
O,FBBE-Fast Back to Back Transaction Enable,Enable,Disable,23,1,PCI_PCI_CFG01_HELP,
O,SEE-System Error Enable,Enable,Disable,24,1,PCI_PCI_CFG01_HELP,
O,ADS-Address/Data Stepping,Enable,Disable,25,1,PCI_PCI_CFG01_HELP,
O,PEE-PERR# Enable,Enable,Disable,26,1,PCI_PCI_CFG01_HELP,
O,VPS-VGA Palette Snooping,Enable,Disable,27,1,PCI_PCI_CFG01_HELP,
O,MWICE-Memory Write & Invalidate Command Enable,Enable,Disable,28,1,PCI_PCI_CFG01_HELP,
O,SCSE-Special Cycle Snooping Enable,Enable,Disable,29,1,PCI_PCI_CFG01_HELP,
O,ME-Master Enable,Enable,Disable,30,1,PCI_PCI_CFG01_HELP,
O,MSAE-Memory Space Access Enable,Enable,Disable,31,1,PCI_PCI_CFG01_HELP,
O,ISAE-I/O Space Access Enable,Enable,Disable,32,1,PCI_PCI_CFG01_HELP,

(PCI_CFG02),2,Third 32-bits of PCI config space (Class Code / Revision ID),PCI,PCI_PCI_CFG02_HELP
T,CC-Class Code (Network Encryption/Decryption Class),1,24,Hex,6,PCI_PCI_CFG02_HELP,
T,RID-Revision ID,25,8,Hex,2,PCI_PCI_CFG02_HELP,

(PCI_CFG03),7,Fourth 32-bits of PCI config space (BIST HEADER Type Latency timer line size),PCI,PCI_PCI_CFG03_HELP
O,BCAP-BIST Capable,Enable,Disable,1,1,PCI_PCI_CFG03_HELP,
O,BRB-BIST Request/busy bit,Enable,Disable,2,1,PCI_PCI_CFG03_HELP,
T,Reserved-Reserved,3,2,Hex,1,PCI_PCI_CFG03_HELP,
T,BCOD-BIST Code,5,4,Hex,1,PCI_PCI_CFG03_HELP,
T,HT-Header Type (Type 0),9,8,Hex,2,PCI_PCI_CFG03_HELP,
T,LT-Latency Timer,17,8,Hex,2,PCI_PCI_CFG03_HELP,
T,CLS-Cache Line Size,25,8,Hex,2,PCI_PCI_CFG03_HELP,

(PCI_CFG04),5,Fifth 32-bits of PCI config space (Base Address Register 0 - Low),PCI,PCI_PCI_CFG04_HELP
T,LBASE-Base Address[31:12],1,20,Hex,5,PCI_PCI_CFG04_HELP,
T,LBASEZ-Base Address[11:4] (Read as Zero),21,8,Hex,2,PCI_PCI_CFG04_HELP,
O,PF-Prefetchable Space,Enable,Disable,29,1,PCI_PCI_CFG04_HELP,
T,TYP-Type (00=32b/01=below 1MB/10=64b/11=RSV),30,2,Hex,1,PCI_PCI_CFG04_HELP,
O,MSPC-Memory Space Indicator,Enable,Disable,32,1,PCI_PCI_CFG04_HELP,

(PCI_CFG05),1,Sixth 32-bits of PCI config space (Base Address Register 0 - High),PCI,PCI_PCI_CFG05_HELP
T,HBASE-Base Address[63:32],1,32,Hex,8,PCI_PCI_CFG05_HELP,

(PCI_CFG06),5,Seventh 32-bits of PCI config space (Base Address Register 1 - Low),PCI,PCI_PCI_CFG06_HELP
T,LBASE-Base Address[31:27],1,5,Hex,2,PCI_PCI_CFG06_HELP,
T,LBASEZ-Base Address[26:4] (Read as Zero),6,23,Hex,6,PCI_PCI_CFG06_HELP,
O,PF-Prefetchable Space,Enable,Disable,29,1,PCI_PCI_CFG06_HELP,
T,TYP-Type (00=32b/01=below 1MB/10=64b/11=RSV),30,2,Hex,1,PCI_PCI_CFG06_HELP,
O,MSPC-Memory Space Indicator,Enable,Disable,32,1,PCI_PCI_CFG06_HELP,

(PCI_CFG07),1,Eighth 32-bits of PCI config space (Base Address Register 1 - High),PCI,PCI_PCI_CFG07_HELP
T,HBASE-Base Address[63:32],1,32,Hex,8,PCI_PCI_CFG07_HELP,

(PCI_CFG08),4,Ninth 32-bits of PCI config space (Base Address Register 2 - Low),PCI,PCI_PCI_CFG08_HELP
T,LBASEZ-Base Address[31:4] (Read as Zero),1,28,Hex,7,PCI_PCI_CFG08_HELP,
O,PF-Prefetchable Space,Enable,Disable,29,1,PCI_PCI_CFG08_HELP,
T,TYP-Type (00=32b/01=below 1MB/10=64b/11=RSV),30,2,Hex,1,PCI_PCI_CFG08_HELP,
O,MSPC-Memory Space Indicator,Enable,Disable,32,1,PCI_PCI_CFG08_HELP,

(PCI_CFG09),2,Tenth 32-bits of PCI config space (Base Address Register 2 - High),PCI,PCI_PCI_CFG09_HELP
T,HBASE-Base Address[63:39],1,25,Hex,7,PCI_PCI_CFG09_HELP,
T,HBASEZ-Base Address[38:31]  (Read as Zero),26,7,Hex,2,PCI_PCI_CFG09_HELP,

(PCI_CFG10),1,Eleventh 32-bits of PCI config space (Card Bus CIS Pointer),PCI,PCI_PCI_CFG10_HELP
T,CISP-CardBus CIS Pointer (UNUSED),1,32,Hex,8,PCI_PCI_CFG10_HELP,

(PCI_CFG11),2,Twelfth 32-bits of PCI config space (SubSystem ID/Subsystem Vendor ID Register),PCI,PCI_PCI_CFG11_HELP
T,SSID-SubSystem ID,1,16,Hex,4,PCI_PCI_CFG11_HELP,
T,SSVID-Subsystem Vendor ID,17,16,Hex,4,PCI_PCI_CFG11_HELP,

(PCI_CFG12),4,Thirteenth 32-bits of PCI config space (Expansion ROM Base Address Register),PCI,PCI_PCI_CFG12_HELP
T,ERBAR-Expansion ROM Base Address[31:16] 64KB in size,1,16,Hex,4,PCI_PCI_CFG12_HELP,
T,ERBARZ-Expansion ROM Base Base Address (Read as Zero),17,5,Hex,2,PCI_PCI_CFG12_HELP,
T,Reserved-Reserved,22,10,Hex,3,PCI_PCI_CFG12_HELP,
O,ERBAR_EN-Expansion ROM Address Decode Enable,Enable,Disable,32,1,PCI_PCI_CFG12_HELP,

(PCI_CFG13),2,Fourteenth 32-bits of PCI config space (Capabilities Pointer Register),PCI,PCI_PCI_CFG13_HELP
T,Reserved-Reserved,1,24,Hex,6,PCI_PCI_CFG13_HELP,
T,CP-Capabilities Pointer,25,8,Hex,2,PCI_PCI_CFG13_HELP,

(PCI_CFG15),4,Sixteenth 32-bits of PCI config space (INT/ARB/LATENCY Register),PCI,PCI_PCI_CFG15_HELP
T,ML-Maximum Latency,1,8,Hex,2,PCI_PCI_CFG15_HELP,
T,MG-Minimum Grant,9,8,Hex,2,PCI_PCI_CFG15_HELP,
T,INTA-Interrupt Pin (INTA#),17,8,Hex,2,PCI_PCI_CFG15_HELP,
T,IL-Interrupt Line,25,8,Hex,2,PCI_PCI_CFG15_HELP,

(PCI_CFG16),16,Seventeenth 32-bits of PCI config space (Target Implementation Register),PCI,PCI_PCI_CFG16_HELP
O,TRDNPR-Target Read Delayed Transaction for I/O and,Enable,Disable,1,1,PCI_PCI_CFG16_HELP,
O,TRDARD-Target Read Delayed Transaction for all regions,Enable,Disable,2,1,PCI_PCI_CFG16_HELP,
O,RDSATI-Target(I/O and Memory) Read Delayed/Split at,Enable,Disable,3,1,PCI_PCI_CFG16_HELP,
O,TRDRS-Target(I/O and Memory) Read Delayed/Split or Retry,Enable,Disable,4,1,PCI_PCI_CFG16_HELP,
O,TRTAE-Target(I/O and Memory) Read Target Abort Enable,Enable,Disable,5,1,PCI_PCI_CFG16_HELP,
O,TWSEI-Target(I/O) Write Split Enable (at timeout /,Enable,Disable,6,1,PCI_PCI_CFG16_HELP,
O,TWSEN-T(I/O) write split Enable (if the application,Enable,Disable,7,1,PCI_PCI_CFG16_HELP,
O,TWTAE-Target(I/O and Memory) Write Target Abort Enable,Enable,Disable,8,1,PCI_PCI_CFG16_HELP,
O,TMAE-Target(Read/Write) Master Abort Enable; check,Enable,Disable,9,1,PCI_PCI_CFG16_HELP,
T,TSLTE-Target Subsequent(2nd=last) Latency Timeout Enable,10,3,Hex,1,PCI_PCI_CFG16_HELP,
T,TILT-Target Initial(1st data) Latency Timeout in PCI,13,4,Hex,1,PCI_PCI_CFG16_HELP,
T,PBE-Programmable Boundary Enable to disconnect/prefetch,17,12,Hex,3,PCI_PCI_CFG16_HELP,
O,DPPMR-Disconnect/Prefetch to prefetchable memory,Enable,Disable,29,1,PCI_PCI_CFG16_HELP,
O,Reserved-Reserved,Enable,Disable,30,1,PCI_PCI_CFG16_HELP,
O,TSWC-Target Split Write Control,Enable,Disable,31,1,PCI_PCI_CFG16_HELP,
O,MLTD-Master Latency Timer Disable,Enable,Disable,32,1,PCI_PCI_CFG16_HELP,

(PCI_CFG17),1,Eighteenth 32-bits of PCI config space (Target Split Completion Message,PCI,PCI_PCI_CFG17_HELP
T,TSCME-Target Split Completion Message Enable,1,32,Hex,8,PCI_PCI_CFG17_HELP,

(PCI_CFG18),1,Nineteenth 32-bits of PCI config space (Target Delayed/Split Request,PCI,PCI_PCI_CFG18_HELP
T,TDSRPS-Target Delayed/Split Request Pending Sequences,1,32,Hex,8,PCI_PCI_CFG18_HELP,

(PCI_CFG19),18,Twentieth 32-bits of PCI config space (Master/Target Implementation Register),PCI,PCI_PCI_CFG19_HELP
O,MRBCM-Master Request (Memory Read) Byte Count/Byte,Enable,Disable,1,1,PCI_PCI_CFG19_HELP,
O,MRBCI-Master Request (I/O and CR cycles) byte count/byte,Enable,Disable,2,1,PCI_PCI_CFG19_HELP,
O,MDWE-Master (Retry) Deferred Write Enable (allow,Enable,Disable,3,1,PCI_PCI_CFG19_HELP,
O,MDRE-Master (Retry) Deferred Read Enable (Allows,Enable,Disable,4,1,PCI_PCI_CFG19_HELP,
O,MDRIMC-Master I/O Deferred/Split Request Outstanding,Enable,Disable,5,1,PCI_PCI_CFG19_HELP,
T,MDRRMC-Master Deferred Read Request Outstanding Max,6,3,Hex,1,PCI_PCI_CFG19_HELP,
T,TMES-Target/Master Error Sequence \#,9,8,Hex,2,PCI_PCI_CFG19_HELP,
O,TECI-Target Error Command Indication,Enable,Disable,17,1,PCI_PCI_CFG19_HELP,
O,TMEI-Target/Master Error Indication,Enable,Disable,18,1,PCI_PCI_CFG19_HELP,
O,TMSE-Target/Master System Error. This bit is set,Enable,Disable,19,1,PCI_PCI_CFG19_HELP,
O,TMDPES-Target/Master Data PERR# error status. This,Enable,Disable,20,1,PCI_PCI_CFG19_HELP,
O,TMAPES-Target/Master Address PERR# error status. This,Enable,Disable,21,1,PCI_PCI_CFG19_HELP,
T,Reserved-Reserved,22,2,Hex,1,PCI_PCI_CFG19_HELP,
O,TIBCD-Target Illegal I/O DWORD byte combinations detected.,Enable,Disable,24,1,PCI_PCI_CFG19_HELP,
O,TIBDE-Target Illegal I/O DWORD byte detection enable,Enable,Disable,25,1,PCI_PCI_CFG19_HELP,
O,Reserved-Reserved,Enable,Disable,26,1,PCI_PCI_CFG19_HELP,
O,TIDOMC-Target I/O Delayed/Split request outstanding,Enable,Disable,27,1,PCI_PCI_CFG19_HELP,
T,TDOMC-Target Delayed/Split request outstanding maximum,28,5,Hex,2,PCI_PCI_CFG19_HELP,

(PCI_CFG20),1,Twenty-first 32-bits of PCI config space (Master Deferred/Split Sequence Pending),PCI,PCI_PCI_CFG20_HELP
T,MDSP-Master Deferred/Split sequence Pending,1,32,Hex,8,PCI_PCI_CFG20_HELP,

(PCI_CFG21),1,Twenty-second 32-bits of PCI config space (Master Split Completion Message Register),PCI,PCI_PCI_CFG21_HELP
T,SCMRE-Master Split Completion message received with,1,32,Hex,8,PCI_PCI_CFG21_HELP,

(PCI_CFG22),7,Twenty-third 32-bits of PCI config space (Master Arbiter Control Register),PCI,PCI_PCI_CFG22_HELP
T,MAC-Master Arbiter Control,1,7,Hex,2,PCI_PCI_CFG22_HELP,
T,Reserved-Reserved,8,6,Hex,2,PCI_PCI_CFG22_HELP,
O,FLUSH-AM_DO_FLUSH_I control,Enable,Disable,14,1,PCI_PCI_CFG22_HELP,
O,MRA-Master Retry Aborted,Enable,Disable,15,1,PCI_PCI_CFG22_HELP,
O,MTTA-Master TRDY timeout aborted,Enable,Disable,16,1,PCI_PCI_CFG22_HELP,
T,MRV-Master Retry Value [1..255] and 0=infinite,17,8,Hex,2,PCI_PCI_CFG22_HELP,
T,MTTV-Master TRDY timeout value [1..255] and 0=disabled,25,8,Hex,2,PCI_PCI_CFG22_HELP,

(PCI_CFG56),7,Fifty-seventh 32-bits of PCI config space (PCIX Capabilities Register),PCI,PCI_PCI_CFG56_HELP
T,Reserved-Reserved,1,9,Hex,3,PCI_PCI_CFG56_HELP,
T,MOST-Maximum outstanding Split transactions,10,3,Hex,1,PCI_PCI_CFG56_HELP,
T,MMBC-Maximum Memory Byte Count,13,2,Hex,1,PCI_PCI_CFG56_HELP,
O,ROE-Relaxed Ordering Enable,Enable,Disable,15,1,PCI_PCI_CFG56_HELP,
O,DPERE-Data Parity Error Recovery Enable,Enable,Disable,16,1,PCI_PCI_CFG56_HELP,
T,NCP-Next Capability Pointer,17,8,Hex,2,PCI_PCI_CFG56_HELP,
T,PXCID-PCI=X Capability ID,25,8,Hex,2,PCI_PCI_CFG56_HELP,

(PCI_CFG57),13,Fifty-eigth 32-bits of PCI config space (PCIX Status Register),PCI,PCI_PCI_CFG57_HELP
T,Reserved-Reserved,1,2,Hex,1,PCI_PCI_CFG57_HELP,
O,SCEMR-Split Completion Error Message Received,Enable,Disable,3,1,PCI_PCI_CFG57_HELP,
T,MCRSD-Maximum Cumulative Read Size designed,4,3,Hex,1,PCI_PCI_CFG57_HELP,
T,MOSTD-Maximum Outstanding Split transaction designed,7,3,Hex,1,PCI_PCI_CFG57_HELP,
T,MMRBCD-Maximum Memory Read byte count designed,10,2,Hex,1,PCI_PCI_CFG57_HELP,
O,DC-Device Complexity,Enable,Disable,12,1,PCI_PCI_CFG57_HELP,
O,USC-Unexpected Split Completion,Enable,Disable,13,1,PCI_PCI_CFG57_HELP,
O,SCD-Split Completion Discarded,Enable,Disable,14,1,PCI_PCI_CFG57_HELP,
O,M133-133MHz Capable,Enable,Disable,15,1,PCI_PCI_CFG57_HELP,
O,W64-Indicates a 32b(=0) or 64b(=1) device,Enable,Disable,16,1,PCI_PCI_CFG57_HELP,
T,BN-Bus Number. Updated on all configuration write,17,8,Hex,2,PCI_PCI_CFG57_HELP,
T,DN-Device Number. Updated on all configuration,25,5,Hex,2,PCI_PCI_CFG57_HELP,
T,FN-Function Number,30,3,Hex,1,PCI_PCI_CFG57_HELP,

(PCI_CFG58),10,Fifty-ninth 32-bits of PCI config space (Power Management Capabilities Register),PCI,PCI_PCI_CFG58_HELP
T,PMES-PME Support (D0 to D3cold),1,5,Hex,2,PCI_PCI_CFG58_HELP,
O,D2S-D2_Support,Enable,Disable,6,1,PCI_PCI_CFG58_HELP,
O,D1S-D1_Support,Enable,Disable,7,1,PCI_PCI_CFG58_HELP,
T,AUXC-AUX_Current (0..375mA),8,3,Hex,1,PCI_PCI_CFG58_HELP,
O,DSI-Device Specific Initialization,Enable,Disable,11,1,PCI_PCI_CFG58_HELP,
O,Reserved-Reserved,Enable,Disable,12,1,PCI_PCI_CFG58_HELP,
O,PMEC-PME Clock,Enable,Disable,13,1,PCI_PCI_CFG58_HELP,
T,PCIMIV-Indicates the version of the PCI,14,3,Hex,1,PCI_PCI_CFG58_HELP,
T,NCP-Next Capability Pointer,17,8,Hex,2,PCI_PCI_CFG58_HELP,
T,PMCID-Power Management Capability ID,25,8,Hex,2,PCI_PCI_CFG58_HELP,

(PCI_CFG59),10,Sixtieth 32-bits of PCI config space (Power Management Data/PMCSR Register(s)),PCI,PCI_PCI_CFG59_HELP
T,PMDIA-Power Management data input from application,1,8,Hex,2,PCI_PCI_CFG59_HELP,
O,BPCCEN-BPCC_En (bus power/clock control) enable,Enable,Disable,9,1,PCI_PCI_CFG59_HELP,
O,BD3H-B2_B3\# B2/B3 Support for D3hot,Enable,Disable,10,1,PCI_PCI_CFG59_HELP,
T,Reserved-Reserved,11,6,Hex,2,PCI_PCI_CFG59_HELP,
O,PMESS-PME_Status sticky bit,Enable,Disable,17,1,PCI_PCI_CFG59_HELP,
T,PMEDSIA-PME_Data_Scale input from application,18,2,Hex,1,PCI_PCI_CFG59_HELP,
T,PMDS-Power Management Data_select,20,4,Hex,1,PCI_PCI_CFG59_HELP,
O,PMEENS-PME_En sticky bit,Enable,Disable,24,1,PCI_PCI_CFG59_HELP,
T,Reserved-Reserved,25,6,Hex,2,PCI_PCI_CFG59_HELP,
T,PS-Power State (D0 to D3),31,2,Hex,1,PCI_PCI_CFG59_HELP,

(PCI_CFG60),7,Sixty-first 32-bits of PCI config space (MSI Capabilities Register),PCI,PCI_PCI_CFG60_HELP
T,Reserved-Reserved,1,8,Hex,2,PCI_PCI_CFG60_HELP,
O,M64-32/64 b message,Enable,Disable,9,1,PCI_PCI_CFG60_HELP,
T,MME-Multiple Message Enable(12481632),10,3,Hex,1,PCI_PCI_CFG60_HELP,
T,MMC-Multiple Message Capable(0=11=22=43=84=165=32),13,3,Hex,1,PCI_PCI_CFG60_HELP,
O,MSIEN-MSI Enable,Enable,Disable,16,1,PCI_PCI_CFG60_HELP,
T,NCP-Next Capability Pointer,17,8,Hex,2,PCI_PCI_CFG60_HELP,
T,MSICID-MSI Capability ID,25,8,Hex,2,PCI_PCI_CFG60_HELP,

(PCI_CFG61),2,Sixty-second 32-bits of PCI config space (MSI Lower Address Register),PCI,PCI_PCI_CFG61_HELP
T,MSI31T2-App Specific    MSI Address [31:2],1,30,Hex,8,PCI_PCI_CFG61_HELP,
T,Reserved-Reserved,31,2,Hex,1,PCI_PCI_CFG61_HELP,

(PCI_CFG62),1,Sixty-third 32-bits of PCI config space (MSI Upper Address Register),PCI,PCI_PCI_CFG62_HELP
T,MSI-MSI Address [63:32],1,32,Hex,8,PCI_PCI_CFG62_HELP,

(PCI_CFG63),2,Sixty-fourth 32-bits of PCI config space (MSI Message Data Register),PCI,PCI_PCI_CFG63_HELP
T,Reserved-Reserved,1,16,Hex,4,PCI_PCI_CFG63_HELP,
T,MSIMD-MSI Message Data,17,16,Hex,4,PCI_PCI_CFG63_HELP,

(PCI_CTL_STATUS_2),16,PCI Control Status 2 Register,PCI,PCI_PCI_CTL_STATUS_2_HELP
T,Reserved-Reserved,1,12,Hex,3,PCI_PCI_CTL_STATUS_2_HELP,
O,ERST_N-Reset active Low.,Enable,Disable,13,1,PCI_PCI_CTL_STATUS_2_HELP,
O,BAR2PRES-From fuse block. When fuse(MIO_FUS_DAT3[BAR2_EN]),Enable,Disable,14,1,PCI_PCI_CTL_STATUS_2_HELP,
O,SCMTYP-Split Completion Message CMD Type (0=RD/1=WR),Enable,Disable,15,1,PCI_PCI_CTL_STATUS_2_HELP,
O,SCM-Split Completion Message Detected (Read or Write),Enable,Disable,16,1,PCI_PCI_CTL_STATUS_2_HELP,
O,EN_WFILT-When '1' the window=access filter is enabled.,Enable,Disable,17,1,PCI_PCI_CTL_STATUS_2_HELP,
O,Reserved-Reserved,Enable,Disable,18,1,PCI_PCI_CTL_STATUS_2_HELP,
O,AP_PCIX-PCX Core Mode status (0=PCI Bus/1=PCIX),Enable,Disable,19,1,PCI_PCI_CTL_STATUS_2_HELP,
O,AP_64AD-PCX Core Bus status (0=32b Bus/1=64b Bus),Enable,Disable,20,1,PCI_PCI_CTL_STATUS_2_HELP,
O,B12_BIST-Bist Status For Memeory In B12,Enable,Disable,21,1,PCI_PCI_CTL_STATUS_2_HELP,
O,PMO_AMOD-PMO=ARB Mode (0=FP[HP=CMD1LP=CMD0]/1=RR),Enable,Disable,22,1,PCI_PCI_CTL_STATUS_2_HELP,
T,PMO_FPC-PMO=ARB Fixed Priority Counter,23,3,Hex,1,PCI_PCI_CTL_STATUS_2_HELP,
T,TSR_HWM-Target Split=Read ADB(allowable disconnect boundary),26,3,Hex,1,PCI_PCI_CTL_STATUS_2_HELP,
O,BAR2_ENB-When set '1' BAR2 is enable and will respond when,Enable,Disable,29,1,PCI_PCI_CTL_STATUS_2_HELP,
T,BAR2_ESX-Value will be XORed with pci=address[37:36] to,30,2,Hex,1,PCI_PCI_CTL_STATUS_2_HELP,
O,BAR2_CAX-Value will be XORed with pci=address[38] to,Enable,Disable,32,1,PCI_PCI_CTL_STATUS_2_HELP,

(PCI_INT_ENB2),33,PCI Interrupt Enable2 Register,PCI,PCI_PCI_INT_ENB2_HELP
T,Reserved-Reserved,1,30,Hex,8,PCI_PCI_INT_ENB2_HELP,
O,ILL_RD-RSL Chain Interrupt Enable for PCI_INT_SUM2[33],Enable,Disable,31,1,PCI_PCI_INT_ENB2_HELP,
O,ILL_WR-RSL Chain Interrupt Enable for PCI_INT_SUM2[32],Enable,Disable,32,1,PCI_PCI_INT_ENB2_HELP,
O,WIN_WR-RSL Chain Interrupt Enable for PCI_INT_SUM2[31],Enable,Disable,33,1,PCI_PCI_INT_ENB2_HELP,
O,DMA1_FI-RSL Chain Interrupt Enable for PCI_INT_SUM2[30],Enable,Disable,34,1,PCI_PCI_INT_ENB2_HELP,
O,DMA0_FI-RSL Chain Interrupt Enable for PCI_INT_SUM2[29],Enable,Disable,35,1,PCI_PCI_INT_ENB2_HELP,
O,RDTIME1-RSL Chain Interrupt Enable for PCI_INT_SUM2[28],Enable,Disable,36,1,PCI_PCI_INT_ENB2_HELP,
O,RDTIME0-RSL Chain Interrupt Enable for PCI_INT_SUM2[27],Enable,Disable,37,1,PCI_PCI_INT_ENB2_HELP,
O,RDCNT1-RSL Chain Interrupt Enable for PCI_INT_SUM2[26],Enable,Disable,38,1,PCI_PCI_INT_ENB2_HELP,
O,RDCNT0-RSL Chain Interrupt Enable for PCI_INT_SUM2[25],Enable,Disable,39,1,PCI_PCI_INT_ENB2_HELP,
T,Reserved-Reserved,40,2,Hex,1,PCI_PCI_INT_ENB2_HELP,
O,RPTIME1-RSL Chain Interrupt Enable for PCI_INT_SUM2[22],Enable,Disable,42,1,PCI_PCI_INT_ENB2_HELP,
O,RPTIME0-RSL Chain Interrupt Enable for PCI_INT_SUM2[21],Enable,Disable,43,1,PCI_PCI_INT_ENB2_HELP,
T,Reserved-Reserved,44,2,Hex,1,PCI_PCI_INT_ENB2_HELP,
O,RPCNT1-RSL Chain Interrupt Enable for PCI_INT_SUM2[18],Enable,Disable,46,1,PCI_PCI_INT_ENB2_HELP,
O,RPCNT0-RSL Chain Interrupt Enable for PCI_INT_SUM2[17],Enable,Disable,47,1,PCI_PCI_INT_ENB2_HELP,
O,RRSL_INT-RSL Chain Interrupt Enable for PCI_INT_SUM2[16],Enable,Disable,48,1,PCI_PCI_INT_ENB2_HELP,
O,ILL_RRD-RSL Chain Interrupt Enable for PCI_INT_SUM2[15],Enable,Disable,49,1,PCI_PCI_INT_ENB2_HELP,
O,ILL_RWR-RSL Chain Interrupt Enable for PCI_INT_SUM2[14],Enable,Disable,50,1,PCI_PCI_INT_ENB2_HELP,
O,RDPERR-RSL Chain Interrupt Enable for PCI_INT_SUM2[13],Enable,Disable,51,1,PCI_PCI_INT_ENB2_HELP,
O,RAPERR-RSL Chain Interrupt Enable for PCI_INT_SUM2[12],Enable,Disable,52,1,PCI_PCI_INT_ENB2_HELP,
O,RSERR-RSL Chain Interrupt Enable for PCI_INT_SUM2[11],Enable,Disable,53,1,PCI_PCI_INT_ENB2_HELP,
O,RTSR_ABT-RSL Chain Interrupt Enable for PCI_INT_SUM2[10],Enable,Disable,54,1,PCI_PCI_INT_ENB2_HELP,
O,RMSC_MSG-RSL Chain Interrupt Enable for PCI_INT_SUM2[9],Enable,Disable,55,1,PCI_PCI_INT_ENB2_HELP,
O,RMSI_MABT-RSL Chain Interrupt Enable for PCI_INT_SUM2[8],Enable,Disable,56,1,PCI_PCI_INT_ENB2_HELP,
O,RMSI_TABT-RSL Chain Interrupt Enable for PCI_INT_SUM2[7],Enable,Disable,57,1,PCI_PCI_INT_ENB2_HELP,
O,RMSI_PER-RSL Chain Interrupt Enable for PCI_INT_SUM2[6],Enable,Disable,58,1,PCI_PCI_INT_ENB2_HELP,
O,RMR_TTO-RSL Chain Interrupt Enable for PCI_INT_SUM2[5],Enable,Disable,59,1,PCI_PCI_INT_ENB2_HELP,
O,RMR_ABT-RSL Chain Interrupt Enable for PCI_INT_SUM2[4],Enable,Disable,60,1,PCI_PCI_INT_ENB2_HELP,
O,RTR_ABT-RSL Chain Interrupt Enable for PCI_INT_SUM2[3],Enable,Disable,61,1,PCI_PCI_INT_ENB2_HELP,
O,RMR_WTTO-RSL Chain Interrupt Enable for PCI_INT_SUM2[2],Enable,Disable,62,1,PCI_PCI_INT_ENB2_HELP,
O,RMR_WABT-RSL Chain Interrupt Enable for PCI_INT_SUM2[1],Enable,Disable,63,1,PCI_PCI_INT_ENB2_HELP,
O,RTR_WABT-RSL Chain Interrupt Enable for PCI_INT_SUM2[0],Enable,Disable,64,1,PCI_PCI_INT_ENB2_HELP,

(PCI_INT_SUM2),33,PCI Interrupt Summary2 Register,PCI,PCI_PCI_INT_SUM2_HELP
T,Reserved-Reserved,1,30,Hex,8,PCI_PCI_INT_SUM2_HELP,
O,ILL_RD-A read to a disabled area of bar1 or bar2,Enable,Disable,31,1,PCI_PCI_INT_SUM2_HELP,
O,ILL_WR-A write to a disabled area of bar1 or bar2,Enable,Disable,32,1,PCI_PCI_INT_SUM2_HELP,
O,WIN_WR-A write to the disabled Window Write Data or,Enable,Disable,33,1,PCI_PCI_INT_SUM2_HELP,
O,DMA1_FI-A DMA operation operation finished that was,Enable,Disable,34,1,PCI_PCI_INT_SUM2_HELP,
O,DMA0_FI-A DMA operation operation finished that was,Enable,Disable,35,1,PCI_PCI_INT_SUM2_HELP,
O,DTIME1-When the value in the PCI_DMA_CNT1,Enable,Disable,36,1,PCI_PCI_INT_SUM2_HELP,
O,DTIME0-When the value in the PCI_DMA_CNT0,Enable,Disable,37,1,PCI_PCI_INT_SUM2_HELP,
O,DCNT1-This bit indicates that PCI_DMA_CNT1,Enable,Disable,38,1,PCI_PCI_INT_SUM2_HELP,
O,DCNT0-This bit indicates that PCI_DMA_CNT0,Enable,Disable,39,1,PCI_PCI_INT_SUM2_HELP,
T,Reserved-Reserved,40,2,Hex,1,PCI_PCI_INT_SUM2_HELP,
O,PTIME1-When the value in the PCI_PKTS_SENT1,Enable,Disable,42,1,PCI_PCI_INT_SUM2_HELP,
O,PTIME0-When the value in the PCI_PKTS_SENT0,Enable,Disable,43,1,PCI_PCI_INT_SUM2_HELP,
T,Reserved-Reserved,44,2,Hex,1,PCI_PCI_INT_SUM2_HELP,
O,PCNT1-This bit indicates that PCI_PKTS_SENT1,Enable,Disable,46,1,PCI_PCI_INT_SUM2_HELP,
O,PCNT0-This bit indicates that PCI_PKTS_SENT0,Enable,Disable,47,1,PCI_PCI_INT_SUM2_HELP,
O,RSL_INT-This bit is set when the RSL Chain has,Enable,Disable,48,1,PCI_PCI_INT_SUM2_HELP,
O,ILL_RRD-A read  to the disabled PCI registers took place.,Enable,Disable,49,1,PCI_PCI_INT_SUM2_HELP,
O,ILL_RWR-A write to the disabled PCI registers took place.,Enable,Disable,50,1,PCI_PCI_INT_SUM2_HELP,
O,DPERR-Data Parity Error detected by PCX Core,Enable,Disable,51,1,PCI_PCI_INT_SUM2_HELP,
O,APERR-Address Parity Error detected by PCX Core,Enable,Disable,52,1,PCI_PCI_INT_SUM2_HELP,
O,SERR-SERR# detected by PCX Core,Enable,Disable,53,1,PCI_PCI_INT_SUM2_HELP,
O,TSR_ABT-Target Split=Read Abort Detected,Enable,Disable,54,1,PCI_PCI_INT_SUM2_HELP,
O,MSC_MSG-Master Split Completion Message Detected,Enable,Disable,55,1,PCI_PCI_INT_SUM2_HELP,
O,MSI_MABT-PCI MSI Master Abort.,Enable,Disable,56,1,PCI_PCI_INT_SUM2_HELP,
O,MSI_TABT-PCI MSI Target Abort.,Enable,Disable,57,1,PCI_PCI_INT_SUM2_HELP,
O,MSI_PER-PCI MSI Parity Error.,Enable,Disable,58,1,PCI_PCI_INT_SUM2_HELP,
O,MR_TTO-PCI Master Retry Timeout On Read.,Enable,Disable,59,1,PCI_PCI_INT_SUM2_HELP,
O,MR_ABT-PCI Master Abort On Read.,Enable,Disable,60,1,PCI_PCI_INT_SUM2_HELP,
O,TR_ABT-PCI Target Abort On Read.,Enable,Disable,61,1,PCI_PCI_INT_SUM2_HELP,
O,MR_WTTO-PCI Master Retry Timeout on write.,Enable,Disable,62,1,PCI_PCI_INT_SUM2_HELP,
O,MR_WABT-PCI Master Abort detected on write.,Enable,Disable,63,1,PCI_PCI_INT_SUM2_HELP,
O,TR_WABT-PCI Target Abort detected on write.,Enable,Disable,64,1,PCI_PCI_INT_SUM2_HELP,

(PCI_READ_CMD_6),3,PCI Read Command 6 Register,PCI,PCI_PCI_READ_CMD_6_HELP
T,Reserved-Reserved,1,23,Hex,6,PCI_PCI_READ_CMD_6_HELP,
T,MIN_DATA-The number of words to have buffered in the PNI,24,6,Hex,2,PCI_PCI_READ_CMD_6_HELP,
T,PREFETCH-Control the amount of data to be preteched when,30,3,Hex,1,PCI_PCI_READ_CMD_6_HELP,

(PCI_READ_CMD_C),3,PCI Read Command C Register,PCI,PCI_PCI_READ_CMD_C_HELP
T,Reserved-Reserved,1,23,Hex,6,PCI_PCI_READ_CMD_C_HELP,
T,MIN_DATA-The number of words to have buffered in the PNI,24,6,Hex,2,PCI_PCI_READ_CMD_C_HELP,
T,PREFETCH-Control the amount of data to be preteched when,30,3,Hex,1,PCI_PCI_READ_CMD_C_HELP,

(PCI_READ_CMD_E),3,PCI Read Command E Register,PCI,PCI_PCI_READ_CMD_E_HELP
T,Reserved-Reserved,1,23,Hex,6,PCI_PCI_READ_CMD_E_HELP,
T,MIN_DATA-The number of words to have buffered in the PNI,24,6,Hex,2,PCI_PCI_READ_CMD_E_HELP,
T,PREFETCH-Control the amount of data to be preteched when,30,3,Hex,1,PCI_PCI_READ_CMD_E_HELP,

(PCI_READ_TIMEOUT),3,PCI Read Timeour Register,PCI,PCI_PCI_READ_TIMEOUT_HELP
T,Reserved-Reserved,1,32,Hex,8,PCI_PCI_READ_TIMEOUT_HELP,
O,ENB-Enable the use of the Timeout function.,Enable,Disable,33,1,PCI_PCI_READ_TIMEOUT_HELP,
T,CNT-The number of eclk cycles to wait after issuing,34,31,Hex,8,PCI_PCI_READ_TIMEOUT_HELP,

(PCI_SCM_REG),2,PCI Master Split Completion Message Register,PCI,PCI_PCI_SCM_REG_HELP
T,Reserved-Reserved,1,32,Hex,8,PCI_PCI_SCM_REG_HELP,
T,SCM-Contains the Split Completion Message (SCM),33,32,Hex,8,PCI_PCI_SCM_REG_HELP,

(PCI_TSR_REG),2,PCI Target Split Attribute Register,PCI,PCI_PCI_TSR_REG_HELP
T,Reserved-Reserved,1,28,Hex,7,PCI_PCI_TSR_REG_HELP,
T,TSR-Contains the Target Split Attribute field when a,29,36,Hex,9,PCI_PCI_TSR_REG_HELP,

(PCM0_DMA_CFG),12,Type=NCB,PCM,PCM_PCM0_DMA_CFG_HELP
O,RDPEND-If 0 no L2C read responses pending,Enable,Disable,1,1,PCM_PCM0_DMA_CFG_HELP,
T,Reserved-Reserved,2,9,Hex,3,PCM_PCM0_DMA_CFG_HELP,
T,RXSLOTS-Number of 8=bit slots to receive per frame,11,10,Hex,3,PCM_PCM0_DMA_CFG_HELP,
T,Reserved-Reserved,21,2,Hex,1,PCM_PCM0_DMA_CFG_HELP,
T,TXSLOTS-Number of 8=bit slots to transmit per frame,23,10,Hex,3,PCM_PCM0_DMA_CFG_HELP,
T,Reserved-Reserved,33,2,Hex,1,PCM_PCM0_DMA_CFG_HELP,
T,RXST-Number of frame writes for interrupt,35,10,Hex,3,PCM_PCM0_DMA_CFG_HELP,
O,Reserved-Reserved,Enable,Disable,45,1,PCM_PCM0_DMA_CFG_HELP,
O,USELDT-If 0 use LDI command to read from L2C,Enable,Disable,46,1,PCM_PCM0_DMA_CFG_HELP,
T,TXRD-Number of frame reads for interrupt,47,10,Hex,3,PCM_PCM0_DMA_CFG_HELP,
T,FETCHSIZ-FETCHSIZ+1 timeslots are read when threshold is,57,4,Hex,1,PCM_PCM0_DMA_CFG_HELP,
T,THRESH-If number of bytes remaining in the DMA fifo is <=,61,4,Hex,1,PCM_PCM0_DMA_CFG_HELP,

(PCM1_DMA_CFG),12,Type=NCB,PCM,PCM_PCM1_DMA_CFG_HELP
O,RDPEND-If 0 no L2C read responses pending,Enable,Disable,1,1,PCM_PCM1_DMA_CFG_HELP,
T,Reserved-Reserved,2,9,Hex,3,PCM_PCM1_DMA_CFG_HELP,
T,RXSLOTS-Number of 8=bit slots to receive per frame,11,10,Hex,3,PCM_PCM1_DMA_CFG_HELP,
T,Reserved-Reserved,21,2,Hex,1,PCM_PCM1_DMA_CFG_HELP,
T,TXSLOTS-Number of 8=bit slots to transmit per frame,23,10,Hex,3,PCM_PCM1_DMA_CFG_HELP,
T,Reserved-Reserved,33,2,Hex,1,PCM_PCM1_DMA_CFG_HELP,
T,RXST-Number of frame writes for interrupt,35,10,Hex,3,PCM_PCM1_DMA_CFG_HELP,
O,Reserved-Reserved,Enable,Disable,45,1,PCM_PCM1_DMA_CFG_HELP,
O,USELDT-If 0 use LDI command to read from L2C,Enable,Disable,46,1,PCM_PCM1_DMA_CFG_HELP,
T,TXRD-Number of frame reads for interrupt,47,10,Hex,3,PCM_PCM1_DMA_CFG_HELP,
T,FETCHSIZ-FETCHSIZ+1 timeslots are read when threshold is,57,4,Hex,1,PCM_PCM1_DMA_CFG_HELP,
T,THRESH-If number of bytes remaining in the DMA fifo is <=,61,4,Hex,1,PCM_PCM1_DMA_CFG_HELP,

(PCM2_DMA_CFG),12,Type=NCB,PCM,PCM_PCM2_DMA_CFG_HELP
O,RDPEND-If 0 no L2C read responses pending,Enable,Disable,1,1,PCM_PCM2_DMA_CFG_HELP,
T,Reserved-Reserved,2,9,Hex,3,PCM_PCM2_DMA_CFG_HELP,
T,RXSLOTS-Number of 8=bit slots to receive per frame,11,10,Hex,3,PCM_PCM2_DMA_CFG_HELP,
T,Reserved-Reserved,21,2,Hex,1,PCM_PCM2_DMA_CFG_HELP,
T,TXSLOTS-Number of 8=bit slots to transmit per frame,23,10,Hex,3,PCM_PCM2_DMA_CFG_HELP,
T,Reserved-Reserved,33,2,Hex,1,PCM_PCM2_DMA_CFG_HELP,
T,RXST-Number of frame writes for interrupt,35,10,Hex,3,PCM_PCM2_DMA_CFG_HELP,
O,Reserved-Reserved,Enable,Disable,45,1,PCM_PCM2_DMA_CFG_HELP,
O,USELDT-If 0 use LDI command to read from L2C,Enable,Disable,46,1,PCM_PCM2_DMA_CFG_HELP,
T,TXRD-Number of frame reads for interrupt,47,10,Hex,3,PCM_PCM2_DMA_CFG_HELP,
T,FETCHSIZ-FETCHSIZ+1 timeslots are read when threshold is,57,4,Hex,1,PCM_PCM2_DMA_CFG_HELP,
T,THRESH-If number of bytes remaining in the DMA fifo is <=,61,4,Hex,1,PCM_PCM2_DMA_CFG_HELP,

(PCM3_DMA_CFG),12,Type=NCB,PCM,PCM_PCM3_DMA_CFG_HELP
O,RDPEND-If 0 no L2C read responses pending,Enable,Disable,1,1,PCM_PCM3_DMA_CFG_HELP,
T,Reserved-Reserved,2,9,Hex,3,PCM_PCM3_DMA_CFG_HELP,
T,RXSLOTS-Number of 8=bit slots to receive per frame,11,10,Hex,3,PCM_PCM3_DMA_CFG_HELP,
T,Reserved-Reserved,21,2,Hex,1,PCM_PCM3_DMA_CFG_HELP,
T,TXSLOTS-Number of 8=bit slots to transmit per frame,23,10,Hex,3,PCM_PCM3_DMA_CFG_HELP,
T,Reserved-Reserved,33,2,Hex,1,PCM_PCM3_DMA_CFG_HELP,
T,RXST-Number of frame writes for interrupt,35,10,Hex,3,PCM_PCM3_DMA_CFG_HELP,
O,Reserved-Reserved,Enable,Disable,45,1,PCM_PCM3_DMA_CFG_HELP,
O,USELDT-If 0 use LDI command to read from L2C,Enable,Disable,46,1,PCM_PCM3_DMA_CFG_HELP,
T,TXRD-Number of frame reads for interrupt,47,10,Hex,3,PCM_PCM3_DMA_CFG_HELP,
T,FETCHSIZ-FETCHSIZ+1 timeslots are read when threshold is,57,4,Hex,1,PCM_PCM3_DMA_CFG_HELP,
T,THRESH-If number of bytes remaining in the DMA fifo is <=,61,4,Hex,1,PCM_PCM3_DMA_CFG_HELP,

(PCM0_INT_ENA),9,Type=NCB,PCM,PCM_PCM0_INT_ENA_HELP
T,Reserved-Reserved,1,56,Hex,14,PCM_PCM0_INT_ENA_HELP,
O,RXOVF-Enable interrupt if RX byte overflows,Enable,Disable,57,1,PCM_PCM0_INT_ENA_HELP,
O,TXEMPTY-Enable interrupt on TX byte empty,Enable,Disable,58,1,PCM_PCM0_INT_ENA_HELP,
O,TXRD-Enable DMA engine frame read interrupts,Enable,Disable,59,1,PCM_PCM0_INT_ENA_HELP,
O,TXWRAP-Enable TX region wrap interrupts,Enable,Disable,60,1,PCM_PCM0_INT_ENA_HELP,
O,RXST-Enable DMA engine frame store interrupts,Enable,Disable,61,1,PCM_PCM0_INT_ENA_HELP,
O,RXWRAP-Enable RX region wrap interrupts,Enable,Disable,62,1,PCM_PCM0_INT_ENA_HELP,
O,FSYNCEXTRA-Enable FSYNC extra interrupts,Enable,Disable,63,1,PCM_PCM0_INT_ENA_HELP,
O,FSYNCMISSED-Enable FSYNC missed interrupts,Enable,Disable,64,1,PCM_PCM0_INT_ENA_HELP,

(PCM1_INT_ENA),9,Type=NCB,PCM,PCM_PCM1_INT_ENA_HELP
T,Reserved-Reserved,1,56,Hex,14,PCM_PCM1_INT_ENA_HELP,
O,RXOVF-Enable interrupt if RX byte overflows,Enable,Disable,57,1,PCM_PCM1_INT_ENA_HELP,
O,TXEMPTY-Enable interrupt on TX byte empty,Enable,Disable,58,1,PCM_PCM1_INT_ENA_HELP,
O,TXRD-Enable DMA engine frame read interrupts,Enable,Disable,59,1,PCM_PCM1_INT_ENA_HELP,
O,TXWRAP-Enable TX region wrap interrupts,Enable,Disable,60,1,PCM_PCM1_INT_ENA_HELP,
O,RXST-Enable DMA engine frame store interrupts,Enable,Disable,61,1,PCM_PCM1_INT_ENA_HELP,
O,RXWRAP-Enable RX region wrap interrupts,Enable,Disable,62,1,PCM_PCM1_INT_ENA_HELP,
O,FSYNCEXTRA-Enable FSYNC extra interrupts,Enable,Disable,63,1,PCM_PCM1_INT_ENA_HELP,
O,FSYNCMISSED-Enable FSYNC missed interrupts,Enable,Disable,64,1,PCM_PCM1_INT_ENA_HELP,

(PCM2_INT_ENA),9,Type=NCB,PCM,PCM_PCM2_INT_ENA_HELP
T,Reserved-Reserved,1,56,Hex,14,PCM_PCM2_INT_ENA_HELP,
O,RXOVF-Enable interrupt if RX byte overflows,Enable,Disable,57,1,PCM_PCM2_INT_ENA_HELP,
O,TXEMPTY-Enable interrupt on TX byte empty,Enable,Disable,58,1,PCM_PCM2_INT_ENA_HELP,
O,TXRD-Enable DMA engine frame read interrupts,Enable,Disable,59,1,PCM_PCM2_INT_ENA_HELP,
O,TXWRAP-Enable TX region wrap interrupts,Enable,Disable,60,1,PCM_PCM2_INT_ENA_HELP,
O,RXST-Enable DMA engine frame store interrupts,Enable,Disable,61,1,PCM_PCM2_INT_ENA_HELP,
O,RXWRAP-Enable RX region wrap interrupts,Enable,Disable,62,1,PCM_PCM2_INT_ENA_HELP,
O,FSYNCEXTRA-Enable FSYNC extra interrupts,Enable,Disable,63,1,PCM_PCM2_INT_ENA_HELP,
O,FSYNCMISSED-Enable FSYNC missed interrupts,Enable,Disable,64,1,PCM_PCM2_INT_ENA_HELP,

(PCM3_INT_ENA),9,Type=NCB,PCM,PCM_PCM3_INT_ENA_HELP
T,Reserved-Reserved,1,56,Hex,14,PCM_PCM3_INT_ENA_HELP,
O,RXOVF-Enable interrupt if RX byte overflows,Enable,Disable,57,1,PCM_PCM3_INT_ENA_HELP,
O,TXEMPTY-Enable interrupt on TX byte empty,Enable,Disable,58,1,PCM_PCM3_INT_ENA_HELP,
O,TXRD-Enable DMA engine frame read interrupts,Enable,Disable,59,1,PCM_PCM3_INT_ENA_HELP,
O,TXWRAP-Enable TX region wrap interrupts,Enable,Disable,60,1,PCM_PCM3_INT_ENA_HELP,
O,RXST-Enable DMA engine frame store interrupts,Enable,Disable,61,1,PCM_PCM3_INT_ENA_HELP,
O,RXWRAP-Enable RX region wrap interrupts,Enable,Disable,62,1,PCM_PCM3_INT_ENA_HELP,
O,FSYNCEXTRA-Enable FSYNC extra interrupts,Enable,Disable,63,1,PCM_PCM3_INT_ENA_HELP,
O,FSYNCMISSED-Enable FSYNC missed interrupts,Enable,Disable,64,1,PCM_PCM3_INT_ENA_HELP,

(PCM0_INT_SUM),9,Type=NCB,PCM,PCM_PCM0_INT_SUM_HELP
T,Reserved-Reserved,1,56,Hex,14,PCM_PCM0_INT_SUM_HELP,
O,RXOVF-RX byte overflowed,Enable,Disable,57,1,PCM_PCM0_INT_SUM_HELP,
O,TXEMPTY-TX byte was empty when sampled,Enable,Disable,58,1,PCM_PCM0_INT_SUM_HELP,
O,TXRD-DMA engine frame read interrupt occurred,Enable,Disable,59,1,PCM_PCM0_INT_SUM_HELP,
O,TXWRAP-TX region wrap interrupt occurred,Enable,Disable,60,1,PCM_PCM0_INT_SUM_HELP,
O,RXST-DMA engine frame store interrupt occurred,Enable,Disable,61,1,PCM_PCM0_INT_SUM_HELP,
O,RXWRAP-RX region wrap interrupt occurred,Enable,Disable,62,1,PCM_PCM0_INT_SUM_HELP,
O,FSYNCEXTRA-FSYNC extra interrupt occurred,Enable,Disable,63,1,PCM_PCM0_INT_SUM_HELP,
O,FSYNCMISSED-FSYNC missed interrupt occurred,Enable,Disable,64,1,PCM_PCM0_INT_SUM_HELP,

(PCM1_INT_SUM),9,Type=NCB,PCM,PCM_PCM1_INT_SUM_HELP
T,Reserved-Reserved,1,56,Hex,14,PCM_PCM1_INT_SUM_HELP,
O,RXOVF-RX byte overflowed,Enable,Disable,57,1,PCM_PCM1_INT_SUM_HELP,
O,TXEMPTY-TX byte was empty when sampled,Enable,Disable,58,1,PCM_PCM1_INT_SUM_HELP,
O,TXRD-DMA engine frame read interrupt occurred,Enable,Disable,59,1,PCM_PCM1_INT_SUM_HELP,
O,TXWRAP-TX region wrap interrupt occurred,Enable,Disable,60,1,PCM_PCM1_INT_SUM_HELP,
O,RXST-DMA engine frame store interrupt occurred,Enable,Disable,61,1,PCM_PCM1_INT_SUM_HELP,
O,RXWRAP-RX region wrap interrupt occurred,Enable,Disable,62,1,PCM_PCM1_INT_SUM_HELP,
O,FSYNCEXTRA-FSYNC extra interrupt occurred,Enable,Disable,63,1,PCM_PCM1_INT_SUM_HELP,
O,FSYNCMISSED-FSYNC missed interrupt occurred,Enable,Disable,64,1,PCM_PCM1_INT_SUM_HELP,

(PCM2_INT_SUM),9,Type=NCB,PCM,PCM_PCM2_INT_SUM_HELP
T,Reserved-Reserved,1,56,Hex,14,PCM_PCM2_INT_SUM_HELP,
O,RXOVF-RX byte overflowed,Enable,Disable,57,1,PCM_PCM2_INT_SUM_HELP,
O,TXEMPTY-TX byte was empty when sampled,Enable,Disable,58,1,PCM_PCM2_INT_SUM_HELP,
O,TXRD-DMA engine frame read interrupt occurred,Enable,Disable,59,1,PCM_PCM2_INT_SUM_HELP,
O,TXWRAP-TX region wrap interrupt occurred,Enable,Disable,60,1,PCM_PCM2_INT_SUM_HELP,
O,RXST-DMA engine frame store interrupt occurred,Enable,Disable,61,1,PCM_PCM2_INT_SUM_HELP,
O,RXWRAP-RX region wrap interrupt occurred,Enable,Disable,62,1,PCM_PCM2_INT_SUM_HELP,
O,FSYNCEXTRA-FSYNC extra interrupt occurred,Enable,Disable,63,1,PCM_PCM2_INT_SUM_HELP,
O,FSYNCMISSED-FSYNC missed interrupt occurred,Enable,Disable,64,1,PCM_PCM2_INT_SUM_HELP,

(PCM3_INT_SUM),9,Type=NCB,PCM,PCM_PCM3_INT_SUM_HELP
T,Reserved-Reserved,1,56,Hex,14,PCM_PCM3_INT_SUM_HELP,
O,RXOVF-RX byte overflowed,Enable,Disable,57,1,PCM_PCM3_INT_SUM_HELP,
O,TXEMPTY-TX byte was empty when sampled,Enable,Disable,58,1,PCM_PCM3_INT_SUM_HELP,
O,TXRD-DMA engine frame read interrupt occurred,Enable,Disable,59,1,PCM_PCM3_INT_SUM_HELP,
O,TXWRAP-TX region wrap interrupt occurred,Enable,Disable,60,1,PCM_PCM3_INT_SUM_HELP,
O,RXST-DMA engine frame store interrupt occurred,Enable,Disable,61,1,PCM_PCM3_INT_SUM_HELP,
O,RXWRAP-RX region wrap interrupt occurred,Enable,Disable,62,1,PCM_PCM3_INT_SUM_HELP,
O,FSYNCEXTRA-FSYNC extra interrupt occurred,Enable,Disable,63,1,PCM_PCM3_INT_SUM_HELP,
O,FSYNCMISSED-FSYNC missed interrupt occurred,Enable,Disable,64,1,PCM_PCM3_INT_SUM_HELP,

(PCM0_RXADDR),2,Type=NCB,PCM,PCM_PCM0_RXADDR_HELP
T,Reserved-Reserved,1,28,Hex,7,PCM_PCM0_RXADDR_HELP,
T,ADDR-Address of the next write to the receive memory,29,36,Hex,9,PCM_PCM0_RXADDR_HELP,

(PCM1_RXADDR),2,Type=NCB,PCM,PCM_PCM1_RXADDR_HELP
T,Reserved-Reserved,1,28,Hex,7,PCM_PCM1_RXADDR_HELP,
T,ADDR-Address of the next write to the receive memory,29,36,Hex,9,PCM_PCM1_RXADDR_HELP,

(PCM2_RXADDR),2,Type=NCB,PCM,PCM_PCM2_RXADDR_HELP
T,Reserved-Reserved,1,28,Hex,7,PCM_PCM2_RXADDR_HELP,
T,ADDR-Address of the next write to the receive memory,29,36,Hex,9,PCM_PCM2_RXADDR_HELP,

(PCM3_RXADDR),2,Type=NCB,PCM,PCM_PCM3_RXADDR_HELP
T,Reserved-Reserved,1,28,Hex,7,PCM_PCM3_RXADDR_HELP,
T,ADDR-Address of the next write to the receive memory,29,36,Hex,9,PCM_PCM3_RXADDR_HELP,

(PCM0_RXCNT),2,Type=NCB,PCM,PCM_PCM0_RXCNT_HELP
T,Reserved-Reserved,1,48,Hex,12,PCM_PCM0_RXCNT_HELP,
T,CNT-Number of superframes in receive memory region,49,16,Hex,4,PCM_PCM0_RXCNT_HELP,

(PCM1_RXCNT),2,Type=NCB,PCM,PCM_PCM1_RXCNT_HELP
T,Reserved-Reserved,1,48,Hex,12,PCM_PCM1_RXCNT_HELP,
T,CNT-Number of superframes in receive memory region,49,16,Hex,4,PCM_PCM1_RXCNT_HELP,

(PCM2_RXCNT),2,Type=NCB,PCM,PCM_PCM2_RXCNT_HELP
T,Reserved-Reserved,1,48,Hex,12,PCM_PCM2_RXCNT_HELP,
T,CNT-Number of superframes in receive memory region,49,16,Hex,4,PCM_PCM2_RXCNT_HELP,

(PCM3_RXCNT),2,Type=NCB,PCM,PCM_PCM3_RXCNT_HELP
T,Reserved-Reserved,1,48,Hex,12,PCM_PCM3_RXCNT_HELP,
T,CNT-Number of superframes in receive memory region,49,16,Hex,4,PCM_PCM3_RXCNT_HELP,

(PCM0_RXMSK0),1,Type=NCB,PCM,PCM_PCM0_RXMSK0_HELP
T,MASK-Receive mask bits for slots 63 to 0,1,64,Hex,16,PCM_PCM0_RXMSK0_HELP,

(PCM1_RXMSK0),1,Type=NCB,PCM,PCM_PCM1_RXMSK0_HELP
T,MASK-Receive mask bits for slots 63 to 0,1,64,Hex,16,PCM_PCM1_RXMSK0_HELP,

(PCM2_RXMSK0),1,Type=NCB,PCM,PCM_PCM2_RXMSK0_HELP
T,MASK-Receive mask bits for slots 63 to 0,1,64,Hex,16,PCM_PCM2_RXMSK0_HELP,

(PCM3_RXMSK0),1,Type=NCB,PCM,PCM_PCM3_RXMSK0_HELP
T,MASK-Receive mask bits for slots 63 to 0,1,64,Hex,16,PCM_PCM3_RXMSK0_HELP,

(PCM0_RXMSK1),1,Type=NCB,PCM,PCM_PCM0_RXMSK1_HELP
T,MASK-Receive mask bits for slots 127 to 64,1,64,Hex,16,PCM_PCM0_RXMSK1_HELP,

(PCM1_RXMSK1),1,Type=NCB,PCM,PCM_PCM1_RXMSK1_HELP
T,MASK-Receive mask bits for slots 127 to 64,1,64,Hex,16,PCM_PCM1_RXMSK1_HELP,

(PCM2_RXMSK1),1,Type=NCB,PCM,PCM_PCM2_RXMSK1_HELP
T,MASK-Receive mask bits for slots 127 to 64,1,64,Hex,16,PCM_PCM2_RXMSK1_HELP,

(PCM3_RXMSK1),1,Type=NCB,PCM,PCM_PCM3_RXMSK1_HELP
T,MASK-Receive mask bits for slots 127 to 64,1,64,Hex,16,PCM_PCM3_RXMSK1_HELP,

(PCM0_RXMSK2),1,Type=NCB,PCM,PCM_PCM0_RXMSK2_HELP
T,MASK-Receive mask bits for slots 191 to 128,1,64,Hex,16,PCM_PCM0_RXMSK2_HELP,

(PCM1_RXMSK2),1,Type=NCB,PCM,PCM_PCM1_RXMSK2_HELP
T,MASK-Receive mask bits for slots 191 to 128,1,64,Hex,16,PCM_PCM1_RXMSK2_HELP,

(PCM2_RXMSK2),1,Type=NCB,PCM,PCM_PCM2_RXMSK2_HELP
T,MASK-Receive mask bits for slots 191 to 128,1,64,Hex,16,PCM_PCM2_RXMSK2_HELP,

(PCM3_RXMSK2),1,Type=NCB,PCM,PCM_PCM3_RXMSK2_HELP
T,MASK-Receive mask bits for slots 191 to 128,1,64,Hex,16,PCM_PCM3_RXMSK2_HELP,

(PCM0_RXMSK3),1,Type=NCB,PCM,PCM_PCM0_RXMSK3_HELP
T,MASK-Receive mask bits for slots 255 to 192,1,64,Hex,16,PCM_PCM0_RXMSK3_HELP,

(PCM1_RXMSK3),1,Type=NCB,PCM,PCM_PCM1_RXMSK3_HELP
T,MASK-Receive mask bits for slots 255 to 192,1,64,Hex,16,PCM_PCM1_RXMSK3_HELP,

(PCM2_RXMSK3),1,Type=NCB,PCM,PCM_PCM2_RXMSK3_HELP
T,MASK-Receive mask bits for slots 255 to 192,1,64,Hex,16,PCM_PCM2_RXMSK3_HELP,

(PCM3_RXMSK3),1,Type=NCB,PCM,PCM_PCM3_RXMSK3_HELP
T,MASK-Receive mask bits for slots 255 to 192,1,64,Hex,16,PCM_PCM3_RXMSK3_HELP,

(PCM0_RXMSK4),1,Type=NCB,PCM,PCM_PCM0_RXMSK4_HELP
T,MASK-Receive mask bits for slots 319 to 256,1,64,Hex,16,PCM_PCM0_RXMSK4_HELP,

(PCM1_RXMSK4),1,Type=NCB,PCM,PCM_PCM1_RXMSK4_HELP
T,MASK-Receive mask bits for slots 319 to 256,1,64,Hex,16,PCM_PCM1_RXMSK4_HELP,

(PCM2_RXMSK4),1,Type=NCB,PCM,PCM_PCM2_RXMSK4_HELP
T,MASK-Receive mask bits for slots 319 to 256,1,64,Hex,16,PCM_PCM2_RXMSK4_HELP,

(PCM3_RXMSK4),1,Type=NCB,PCM,PCM_PCM3_RXMSK4_HELP
T,MASK-Receive mask bits for slots 319 to 256,1,64,Hex,16,PCM_PCM3_RXMSK4_HELP,

(PCM0_RXMSK5),1,Type=NCB,PCM,PCM_PCM0_RXMSK5_HELP
T,MASK-Receive mask bits for slots 383 to 320,1,64,Hex,16,PCM_PCM0_RXMSK5_HELP,

(PCM1_RXMSK5),1,Type=NCB,PCM,PCM_PCM1_RXMSK5_HELP
T,MASK-Receive mask bits for slots 383 to 320,1,64,Hex,16,PCM_PCM1_RXMSK5_HELP,

(PCM2_RXMSK5),1,Type=NCB,PCM,PCM_PCM2_RXMSK5_HELP
T,MASK-Receive mask bits for slots 383 to 320,1,64,Hex,16,PCM_PCM2_RXMSK5_HELP,

(PCM3_RXMSK5),1,Type=NCB,PCM,PCM_PCM3_RXMSK5_HELP
T,MASK-Receive mask bits for slots 383 to 320,1,64,Hex,16,PCM_PCM3_RXMSK5_HELP,

(PCM0_RXMSK6),1,Type=NCB,PCM,PCM_PCM0_RXMSK6_HELP
T,MASK-Receive mask bits for slots 447 to 384,1,64,Hex,16,PCM_PCM0_RXMSK6_HELP,

(PCM1_RXMSK6),1,Type=NCB,PCM,PCM_PCM1_RXMSK6_HELP
T,MASK-Receive mask bits for slots 447 to 384,1,64,Hex,16,PCM_PCM1_RXMSK6_HELP,

(PCM2_RXMSK6),1,Type=NCB,PCM,PCM_PCM2_RXMSK6_HELP
T,MASK-Receive mask bits for slots 447 to 384,1,64,Hex,16,PCM_PCM2_RXMSK6_HELP,

(PCM3_RXMSK6),1,Type=NCB,PCM,PCM_PCM3_RXMSK6_HELP
T,MASK-Receive mask bits for slots 447 to 384,1,64,Hex,16,PCM_PCM3_RXMSK6_HELP,

(PCM0_RXMSK7),1,Type=NCB,PCM,PCM_PCM0_RXMSK7_HELP
T,MASK-Receive mask bits for slots 511 to 448,1,64,Hex,16,PCM_PCM0_RXMSK7_HELP,

(PCM1_RXMSK7),1,Type=NCB,PCM,PCM_PCM1_RXMSK7_HELP
T,MASK-Receive mask bits for slots 511 to 448,1,64,Hex,16,PCM_PCM1_RXMSK7_HELP,

(PCM2_RXMSK7),1,Type=NCB,PCM,PCM_PCM2_RXMSK7_HELP
T,MASK-Receive mask bits for slots 511 to 448,1,64,Hex,16,PCM_PCM2_RXMSK7_HELP,

(PCM3_RXMSK7),1,Type=NCB,PCM,PCM_PCM3_RXMSK7_HELP
T,MASK-Receive mask bits for slots 511 to 448,1,64,Hex,16,PCM_PCM3_RXMSK7_HELP,

(PCM0_RXSTART),3,Type=NCB,PCM,PCM_PCM0_RXSTART_HELP
T,Reserved-Reserved,1,28,Hex,7,PCM_PCM0_RXSTART_HELP,
T,ADDR-Starting address for the receive memory region,29,33,Hex,9,PCM_PCM0_RXSTART_HELP,
T,Reserved-Reserved,62,3,Hex,1,PCM_PCM0_RXSTART_HELP,

(PCM1_RXSTART),3,Type=NCB,PCM,PCM_PCM1_RXSTART_HELP
T,Reserved-Reserved,1,28,Hex,7,PCM_PCM1_RXSTART_HELP,
T,ADDR-Starting address for the receive memory region,29,33,Hex,9,PCM_PCM1_RXSTART_HELP,
T,Reserved-Reserved,62,3,Hex,1,PCM_PCM1_RXSTART_HELP,

(PCM2_RXSTART),3,Type=NCB,PCM,PCM_PCM2_RXSTART_HELP
T,Reserved-Reserved,1,28,Hex,7,PCM_PCM2_RXSTART_HELP,
T,ADDR-Starting address for the receive memory region,29,33,Hex,9,PCM_PCM2_RXSTART_HELP,
T,Reserved-Reserved,62,3,Hex,1,PCM_PCM2_RXSTART_HELP,

(PCM3_RXSTART),3,Type=NCB,PCM,PCM_PCM3_RXSTART_HELP
T,Reserved-Reserved,1,28,Hex,7,PCM_PCM3_RXSTART_HELP,
T,ADDR-Starting address for the receive memory region,29,33,Hex,9,PCM_PCM3_RXSTART_HELP,
T,Reserved-Reserved,62,3,Hex,1,PCM_PCM3_RXSTART_HELP,

(PCM0_TDM_CFG),6,Type=NCB,PCM,PCM_PCM0_TDM_CFG_HELP
T,DRVTIM-Number of ECLKs from start of bit time to stop,1,16,Hex,4,PCM_PCM0_TDM_CFG_HELP,
T,SAMPPT-Number of ECLKs from start of bit time to sample,17,16,Hex,4,PCM_PCM0_TDM_CFG_HELP,
T,Reserved-Reserved,33,29,Hex,8,PCM_PCM0_TDM_CFG_HELP,
O,LSBFIRST-If 0 shift/receive MSB first,Enable,Disable,62,1,PCM_PCM0_TDM_CFG_HELP,
O,USECLK1-If 0 this PCM is based on BCLK/FSYNC0,Enable,Disable,63,1,PCM_PCM0_TDM_CFG_HELP,
O,ENABLE-If 1 PCM is enabled otherwise pins are GPIOs,Enable,Disable,64,1,PCM_PCM0_TDM_CFG_HELP,

(PCM1_TDM_CFG),6,Type=NCB,PCM,PCM_PCM1_TDM_CFG_HELP
T,DRVTIM-Number of ECLKs from start of bit time to stop,1,16,Hex,4,PCM_PCM1_TDM_CFG_HELP,
T,SAMPPT-Number of ECLKs from start of bit time to sample,17,16,Hex,4,PCM_PCM1_TDM_CFG_HELP,
T,Reserved-Reserved,33,29,Hex,8,PCM_PCM1_TDM_CFG_HELP,
O,LSBFIRST-If 0 shift/receive MSB first,Enable,Disable,62,1,PCM_PCM1_TDM_CFG_HELP,
O,USECLK1-If 0 this PCM is based on BCLK/FSYNC0,Enable,Disable,63,1,PCM_PCM1_TDM_CFG_HELP,
O,ENABLE-If 1 PCM is enabled otherwise pins are GPIOs,Enable,Disable,64,1,PCM_PCM1_TDM_CFG_HELP,

(PCM2_TDM_CFG),6,Type=NCB,PCM,PCM_PCM2_TDM_CFG_HELP
T,DRVTIM-Number of ECLKs from start of bit time to stop,1,16,Hex,4,PCM_PCM2_TDM_CFG_HELP,
T,SAMPPT-Number of ECLKs from start of bit time to sample,17,16,Hex,4,PCM_PCM2_TDM_CFG_HELP,
T,Reserved-Reserved,33,29,Hex,8,PCM_PCM2_TDM_CFG_HELP,
O,LSBFIRST-If 0 shift/receive MSB first,Enable,Disable,62,1,PCM_PCM2_TDM_CFG_HELP,
O,USECLK1-If 0 this PCM is based on BCLK/FSYNC0,Enable,Disable,63,1,PCM_PCM2_TDM_CFG_HELP,
O,ENABLE-If 1 PCM is enabled otherwise pins are GPIOs,Enable,Disable,64,1,PCM_PCM2_TDM_CFG_HELP,

(PCM3_TDM_CFG),6,Type=NCB,PCM,PCM_PCM3_TDM_CFG_HELP
T,DRVTIM-Number of ECLKs from start of bit time to stop,1,16,Hex,4,PCM_PCM3_TDM_CFG_HELP,
T,SAMPPT-Number of ECLKs from start of bit time to sample,17,16,Hex,4,PCM_PCM3_TDM_CFG_HELP,
T,Reserved-Reserved,33,29,Hex,8,PCM_PCM3_TDM_CFG_HELP,
O,LSBFIRST-If 0 shift/receive MSB first,Enable,Disable,62,1,PCM_PCM3_TDM_CFG_HELP,
O,USECLK1-If 0 this PCM is based on BCLK/FSYNC0,Enable,Disable,63,1,PCM_PCM3_TDM_CFG_HELP,
O,ENABLE-If 1 PCM is enabled otherwise pins are GPIOs,Enable,Disable,64,1,PCM_PCM3_TDM_CFG_HELP,

(PCM0_TDM_DBG),1,Type=NCB,PCM,PCM_PCM0_TDM_DBG_HELP
T,DEBUGINFO-Miscellaneous debug information,1,64,Hex,16,PCM_PCM0_TDM_DBG_HELP,

(PCM1_TDM_DBG),1,Type=NCB,PCM,PCM_PCM1_TDM_DBG_HELP
T,DEBUGINFO-Miscellaneous debug information,1,64,Hex,16,PCM_PCM1_TDM_DBG_HELP,

(PCM2_TDM_DBG),1,Type=NCB,PCM,PCM_PCM2_TDM_DBG_HELP
T,DEBUGINFO-Miscellaneous debug information,1,64,Hex,16,PCM_PCM2_TDM_DBG_HELP,

(PCM3_TDM_DBG),1,Type=NCB,PCM,PCM_PCM3_TDM_DBG_HELP
T,DEBUGINFO-Miscellaneous debug information,1,64,Hex,16,PCM_PCM3_TDM_DBG_HELP,

(PCM0_TXADDR),3,Type=NCB,PCM,PCM_PCM0_TXADDR_HELP
T,Reserved-Reserved,1,28,Hex,7,PCM_PCM0_TXADDR_HELP,
T,ADDR-Address of the next read from the transmit memory,29,33,Hex,9,PCM_PCM0_TXADDR_HELP,
T,FRAM-Frame offset,62,3,Hex,1,PCM_PCM0_TXADDR_HELP,

(PCM1_TXADDR),3,Type=NCB,PCM,PCM_PCM1_TXADDR_HELP
T,Reserved-Reserved,1,28,Hex,7,PCM_PCM1_TXADDR_HELP,
T,ADDR-Address of the next read from the transmit memory,29,33,Hex,9,PCM_PCM1_TXADDR_HELP,
T,FRAM-Frame offset,62,3,Hex,1,PCM_PCM1_TXADDR_HELP,

(PCM2_TXADDR),3,Type=NCB,PCM,PCM_PCM2_TXADDR_HELP
T,Reserved-Reserved,1,28,Hex,7,PCM_PCM2_TXADDR_HELP,
T,ADDR-Address of the next read from the transmit memory,29,33,Hex,9,PCM_PCM2_TXADDR_HELP,
T,FRAM-Frame offset,62,3,Hex,1,PCM_PCM2_TXADDR_HELP,

(PCM3_TXADDR),3,Type=NCB,PCM,PCM_PCM3_TXADDR_HELP
T,Reserved-Reserved,1,28,Hex,7,PCM_PCM3_TXADDR_HELP,
T,ADDR-Address of the next read from the transmit memory,29,33,Hex,9,PCM_PCM3_TXADDR_HELP,
T,FRAM-Frame offset,62,3,Hex,1,PCM_PCM3_TXADDR_HELP,

(PCM0_TXCNT),2,Type=NCB,PCM,PCM_PCM0_TXCNT_HELP
T,Reserved-Reserved,1,48,Hex,12,PCM_PCM0_TXCNT_HELP,
T,CNT-Number of superframes in transmit memory region,49,16,Hex,4,PCM_PCM0_TXCNT_HELP,

(PCM1_TXCNT),2,Type=NCB,PCM,PCM_PCM1_TXCNT_HELP
T,Reserved-Reserved,1,48,Hex,12,PCM_PCM1_TXCNT_HELP,
T,CNT-Number of superframes in transmit memory region,49,16,Hex,4,PCM_PCM1_TXCNT_HELP,

(PCM2_TXCNT),2,Type=NCB,PCM,PCM_PCM2_TXCNT_HELP
T,Reserved-Reserved,1,48,Hex,12,PCM_PCM2_TXCNT_HELP,
T,CNT-Number of superframes in transmit memory region,49,16,Hex,4,PCM_PCM2_TXCNT_HELP,

(PCM3_TXCNT),2,Type=NCB,PCM,PCM_PCM3_TXCNT_HELP
T,Reserved-Reserved,1,48,Hex,12,PCM_PCM3_TXCNT_HELP,
T,CNT-Number of superframes in transmit memory region,49,16,Hex,4,PCM_PCM3_TXCNT_HELP,

(PCM0_TXMSK0),1,Type=NCB,PCM,PCM_PCM0_TXMSK0_HELP
T,MASK-Transmit mask bits for slots 63 to 0,1,64,Hex,16,PCM_PCM0_TXMSK0_HELP,

(PCM1_TXMSK0),1,Type=NCB,PCM,PCM_PCM1_TXMSK0_HELP
T,MASK-Transmit mask bits for slots 63 to 0,1,64,Hex,16,PCM_PCM1_TXMSK0_HELP,

(PCM2_TXMSK0),1,Type=NCB,PCM,PCM_PCM2_TXMSK0_HELP
T,MASK-Transmit mask bits for slots 63 to 0,1,64,Hex,16,PCM_PCM2_TXMSK0_HELP,

(PCM3_TXMSK0),1,Type=NCB,PCM,PCM_PCM3_TXMSK0_HELP
T,MASK-Transmit mask bits for slots 63 to 0,1,64,Hex,16,PCM_PCM3_TXMSK0_HELP,

(PCM0_TXMSK1),1,Type=NCB,PCM,PCM_PCM0_TXMSK1_HELP
T,MASK-Transmit mask bits for slots 127 to 64,1,64,Hex,16,PCM_PCM0_TXMSK1_HELP,

(PCM1_TXMSK1),1,Type=NCB,PCM,PCM_PCM1_TXMSK1_HELP
T,MASK-Transmit mask bits for slots 127 to 64,1,64,Hex,16,PCM_PCM1_TXMSK1_HELP,

(PCM2_TXMSK1),1,Type=NCB,PCM,PCM_PCM2_TXMSK1_HELP
T,MASK-Transmit mask bits for slots 127 to 64,1,64,Hex,16,PCM_PCM2_TXMSK1_HELP,

(PCM3_TXMSK1),1,Type=NCB,PCM,PCM_PCM3_TXMSK1_HELP
T,MASK-Transmit mask bits for slots 127 to 64,1,64,Hex,16,PCM_PCM3_TXMSK1_HELP,

(PCM0_TXMSK2),1,Type=NCB,PCM,PCM_PCM0_TXMSK2_HELP
T,MASK-Transmit mask bits for slots 191 to 128,1,64,Hex,16,PCM_PCM0_TXMSK2_HELP,

(PCM1_TXMSK2),1,Type=NCB,PCM,PCM_PCM1_TXMSK2_HELP
T,MASK-Transmit mask bits for slots 191 to 128,1,64,Hex,16,PCM_PCM1_TXMSK2_HELP,

(PCM2_TXMSK2),1,Type=NCB,PCM,PCM_PCM2_TXMSK2_HELP
T,MASK-Transmit mask bits for slots 191 to 128,1,64,Hex,16,PCM_PCM2_TXMSK2_HELP,

(PCM3_TXMSK2),1,Type=NCB,PCM,PCM_PCM3_TXMSK2_HELP
T,MASK-Transmit mask bits for slots 191 to 128,1,64,Hex,16,PCM_PCM3_TXMSK2_HELP,

(PCM0_TXMSK3),1,Type=NCB,PCM,PCM_PCM0_TXMSK3_HELP
T,MASK-Transmit mask bits for slots 255 to 192,1,64,Hex,16,PCM_PCM0_TXMSK3_HELP,

(PCM1_TXMSK3),1,Type=NCB,PCM,PCM_PCM1_TXMSK3_HELP
T,MASK-Transmit mask bits for slots 255 to 192,1,64,Hex,16,PCM_PCM1_TXMSK3_HELP,

(PCM2_TXMSK3),1,Type=NCB,PCM,PCM_PCM2_TXMSK3_HELP
T,MASK-Transmit mask bits for slots 255 to 192,1,64,Hex,16,PCM_PCM2_TXMSK3_HELP,

(PCM3_TXMSK3),1,Type=NCB,PCM,PCM_PCM3_TXMSK3_HELP
T,MASK-Transmit mask bits for slots 255 to 192,1,64,Hex,16,PCM_PCM3_TXMSK3_HELP,

(PCM0_TXMSK4),1,Type=NCB,PCM,PCM_PCM0_TXMSK4_HELP
T,MASK-Transmit mask bits for slots 319 to 256,1,64,Hex,16,PCM_PCM0_TXMSK4_HELP,

(PCM1_TXMSK4),1,Type=NCB,PCM,PCM_PCM1_TXMSK4_HELP
T,MASK-Transmit mask bits for slots 319 to 256,1,64,Hex,16,PCM_PCM1_TXMSK4_HELP,

(PCM2_TXMSK4),1,Type=NCB,PCM,PCM_PCM2_TXMSK4_HELP
T,MASK-Transmit mask bits for slots 319 to 256,1,64,Hex,16,PCM_PCM2_TXMSK4_HELP,

(PCM3_TXMSK4),1,Type=NCB,PCM,PCM_PCM3_TXMSK4_HELP
T,MASK-Transmit mask bits for slots 319 to 256,1,64,Hex,16,PCM_PCM3_TXMSK4_HELP,

(PCM0_TXMSK5),1,Type=NCB,PCM,PCM_PCM0_TXMSK5_HELP
T,MASK-Transmit mask bits for slots 383 to 320,1,64,Hex,16,PCM_PCM0_TXMSK5_HELP,

(PCM1_TXMSK5),1,Type=NCB,PCM,PCM_PCM1_TXMSK5_HELP
T,MASK-Transmit mask bits for slots 383 to 320,1,64,Hex,16,PCM_PCM1_TXMSK5_HELP,

(PCM2_TXMSK5),1,Type=NCB,PCM,PCM_PCM2_TXMSK5_HELP
T,MASK-Transmit mask bits for slots 383 to 320,1,64,Hex,16,PCM_PCM2_TXMSK5_HELP,

(PCM3_TXMSK5),1,Type=NCB,PCM,PCM_PCM3_TXMSK5_HELP
T,MASK-Transmit mask bits for slots 383 to 320,1,64,Hex,16,PCM_PCM3_TXMSK5_HELP,

(PCM0_TXMSK6),1,Type=NCB,PCM,PCM_PCM0_TXMSK6_HELP
T,MASK-Transmit mask bits for slots 447 to 384,1,64,Hex,16,PCM_PCM0_TXMSK6_HELP,

(PCM1_TXMSK6),1,Type=NCB,PCM,PCM_PCM1_TXMSK6_HELP
T,MASK-Transmit mask bits for slots 447 to 384,1,64,Hex,16,PCM_PCM1_TXMSK6_HELP,

(PCM2_TXMSK6),1,Type=NCB,PCM,PCM_PCM2_TXMSK6_HELP
T,MASK-Transmit mask bits for slots 447 to 384,1,64,Hex,16,PCM_PCM2_TXMSK6_HELP,

(PCM3_TXMSK6),1,Type=NCB,PCM,PCM_PCM3_TXMSK6_HELP
T,MASK-Transmit mask bits for slots 447 to 384,1,64,Hex,16,PCM_PCM3_TXMSK6_HELP,

(PCM0_TXMSK7),1,Type=NCB,PCM,PCM_PCM0_TXMSK7_HELP
T,MASK-Transmit mask bits for slots 511 to 448,1,64,Hex,16,PCM_PCM0_TXMSK7_HELP,

(PCM1_TXMSK7),1,Type=NCB,PCM,PCM_PCM1_TXMSK7_HELP
T,MASK-Transmit mask bits for slots 511 to 448,1,64,Hex,16,PCM_PCM1_TXMSK7_HELP,

(PCM2_TXMSK7),1,Type=NCB,PCM,PCM_PCM2_TXMSK7_HELP
T,MASK-Transmit mask bits for slots 511 to 448,1,64,Hex,16,PCM_PCM2_TXMSK7_HELP,

(PCM3_TXMSK7),1,Type=NCB,PCM,PCM_PCM3_TXMSK7_HELP
T,MASK-Transmit mask bits for slots 511 to 448,1,64,Hex,16,PCM_PCM3_TXMSK7_HELP,

(PCM0_TXSTART),3,Type=NCB,PCM,PCM_PCM0_TXSTART_HELP
T,Reserved-Reserved,1,28,Hex,7,PCM_PCM0_TXSTART_HELP,
T,ADDR-Starting address for the transmit memory region,29,33,Hex,9,PCM_PCM0_TXSTART_HELP,
T,Reserved-Reserved,62,3,Hex,1,PCM_PCM0_TXSTART_HELP,

(PCM1_TXSTART),3,Type=NCB,PCM,PCM_PCM1_TXSTART_HELP
T,Reserved-Reserved,1,28,Hex,7,PCM_PCM1_TXSTART_HELP,
T,ADDR-Starting address for the transmit memory region,29,33,Hex,9,PCM_PCM1_TXSTART_HELP,
T,Reserved-Reserved,62,3,Hex,1,PCM_PCM1_TXSTART_HELP,

(PCM2_TXSTART),3,Type=NCB,PCM,PCM_PCM2_TXSTART_HELP
T,Reserved-Reserved,1,28,Hex,7,PCM_PCM2_TXSTART_HELP,
T,ADDR-Starting address for the transmit memory region,29,33,Hex,9,PCM_PCM2_TXSTART_HELP,
T,Reserved-Reserved,62,3,Hex,1,PCM_PCM2_TXSTART_HELP,

(PCM3_TXSTART),3,Type=NCB,PCM,PCM_PCM3_TXSTART_HELP
T,Reserved-Reserved,1,28,Hex,7,PCM_PCM3_TXSTART_HELP,
T,ADDR-Starting address for the transmit memory region,29,33,Hex,9,PCM_PCM3_TXSTART_HELP,
T,Reserved-Reserved,62,3,Hex,1,PCM_PCM3_TXSTART_HELP,

(PCM_CLK0_CFG),12,Type=NCB,PCM,PCM_PCM_CLK0_CFG_HELP
O,FSYNCGOOD-FSYNC status,Enable,Disable,1,1,PCM_PCM_CLK0_CFG_HELP,
T,Reserved-Reserved,2,15,Hex,4,PCM_PCM_CLK0_CFG_HELP,
T,FSYNCSAMP-Number of ECLKs from internal BCLK edge to,17,16,Hex,4,PCM_PCM_CLK0_CFG_HELP,
T,Reserved-Reserved,33,6,Hex,2,PCM_PCM_CLK0_CFG_HELP,
T,FSYNCLEN-Number of 1/2 BCLKs FSYNC is asserted for,39,5,Hex,2,PCM_PCM_CLK0_CFG_HELP,
T,FSYNCLOC-FSYNC location in 1/2 BCLKS before timeslot 0,44,5,Hex,2,PCM_PCM_CLK0_CFG_HELP,
T,NUMSLOTS-Number of 8=bit slots in a frame,49,10,Hex,3,PCM_PCM_CLK0_CFG_HELP,
O,EXTRABIT-If 0 no frame bit,Enable,Disable,59,1,PCM_PCM_CLK0_CFG_HELP,
T,BITLEN-Number of BCLKs in a bit time.,60,2,Hex,1,PCM_PCM_CLK0_CFG_HELP,
O,BCLKPOL-If 0 BCLK rise edge is start of bit time,Enable,Disable,62,1,PCM_PCM_CLK0_CFG_HELP,
O,FSYNCPOL-If 0 FSYNC idles low asserts high,Enable,Disable,63,1,PCM_PCM_CLK0_CFG_HELP,
O,ENA-If 0 Clock receiving logic is doing nothing,Enable,Disable,64,1,PCM_PCM_CLK0_CFG_HELP,

(PCM_CLK1_CFG),12,Type=NCB,PCM,PCM_PCM_CLK1_CFG_HELP
O,FSYNCGOOD-FSYNC status,Enable,Disable,1,1,PCM_PCM_CLK1_CFG_HELP,
T,Reserved-Reserved,2,15,Hex,4,PCM_PCM_CLK1_CFG_HELP,
T,FSYNCSAMP-Number of ECLKs from internal BCLK edge to,17,16,Hex,4,PCM_PCM_CLK1_CFG_HELP,
T,Reserved-Reserved,33,6,Hex,2,PCM_PCM_CLK1_CFG_HELP,
T,FSYNCLEN-Number of 1/2 BCLKs FSYNC is asserted for,39,5,Hex,2,PCM_PCM_CLK1_CFG_HELP,
T,FSYNCLOC-FSYNC location in 1/2 BCLKS before timeslot 0,44,5,Hex,2,PCM_PCM_CLK1_CFG_HELP,
T,NUMSLOTS-Number of 8=bit slots in a frame,49,10,Hex,3,PCM_PCM_CLK1_CFG_HELP,
O,EXTRABIT-If 0 no frame bit,Enable,Disable,59,1,PCM_PCM_CLK1_CFG_HELP,
T,BITLEN-Number of BCLKs in a bit time.,60,2,Hex,1,PCM_PCM_CLK1_CFG_HELP,
O,BCLKPOL-If 0 BCLK rise edge is start of bit time,Enable,Disable,62,1,PCM_PCM_CLK1_CFG_HELP,
O,FSYNCPOL-If 0 FSYNC idles low asserts high,Enable,Disable,63,1,PCM_PCM_CLK1_CFG_HELP,
O,ENA-If 0 Clock receiving logic is doing nothing,Enable,Disable,64,1,PCM_PCM_CLK1_CFG_HELP,

(PCM_CLK0_DBG),1,Type=NCB,PCM,PCM_PCM_CLK0_DBG_HELP
T,DEBUGINFO-Miscellaneous debug information,1,64,Hex,16,PCM_PCM_CLK0_DBG_HELP,

(PCM_CLK1_DBG),1,Type=NCB,PCM,PCM_PCM_CLK1_DBG_HELP
T,DEBUGINFO-Miscellaneous debug information,1,64,Hex,16,PCM_PCM_CLK1_DBG_HELP,

(PCM_CLK0_GEN),3,Type=NCB,PCM,PCM_PCM_CLK0_GEN_HELP
T,DELTASAMP-Signed number of ECLKs to move sampled BCLK edge,1,16,Hex,4,PCM_PCM_CLK0_GEN_HELP,
T,NUMSAMP-Number of ECLK samples to detect BCLK change when,17,16,Hex,4,PCM_PCM_CLK0_GEN_HELP,
T,N-Determines BCLK frequency when generating clock,33,32,Hex,8,PCM_PCM_CLK0_GEN_HELP,

(PCM_CLK1_GEN),3,Type=NCB,PCM,PCM_PCM_CLK1_GEN_HELP
T,DELTASAMP-Signed number of ECLKs to move sampled BCLK edge,1,16,Hex,4,PCM_PCM_CLK1_GEN_HELP,
T,NUMSAMP-Number of ECLK samples to detect BCLK change when,17,16,Hex,4,PCM_PCM_CLK1_GEN_HELP,
T,N-Determines BCLK frequency when generating clock,33,32,Hex,8,PCM_PCM_CLK1_GEN_HELP,

(PIP_BIST_STATUS),2,PIP's BIST Results,PIP,PIP_PIP_BIST_STATUS_HELP
T,Reserved-Reserved,1,46,Hex,12,PIP_PIP_BIST_STATUS_HELP,
T,BIST-BIST Results.,47,18,Hex,5,PIP_PIP_BIST_STATUS_HELP,

(PIP_DEC_IPSEC0),4,UDP or TCP ports to watch for DEC IPSEC,PIP,PIP_PIP_DEC_IPSEC0_HELP
T,Reserved-Reserved,1,46,Hex,12,PIP_PIP_DEC_IPSEC0_HELP,
O,TCP-This DPRT should be used for TCP packets,Enable,Disable,47,1,PIP_PIP_DEC_IPSEC0_HELP,
O,UDP-This DPRT should be used for UDP packets,Enable,Disable,48,1,PIP_PIP_DEC_IPSEC0_HELP,
T,DPRT-UDP or TCP destination port to match on,49,16,Hex,4,PIP_PIP_DEC_IPSEC0_HELP,

(PIP_DEC_IPSEC1),4,UDP or TCP ports to watch for DEC IPSEC,PIP,PIP_PIP_DEC_IPSEC1_HELP
T,Reserved-Reserved,1,46,Hex,12,PIP_PIP_DEC_IPSEC1_HELP,
O,TCP-This DPRT should be used for TCP packets,Enable,Disable,47,1,PIP_PIP_DEC_IPSEC1_HELP,
O,UDP-This DPRT should be used for UDP packets,Enable,Disable,48,1,PIP_PIP_DEC_IPSEC1_HELP,
T,DPRT-UDP or TCP destination port to match on,49,16,Hex,4,PIP_PIP_DEC_IPSEC1_HELP,

(PIP_DEC_IPSEC2),4,UDP or TCP ports to watch for DEC IPSEC,PIP,PIP_PIP_DEC_IPSEC2_HELP
T,Reserved-Reserved,1,46,Hex,12,PIP_PIP_DEC_IPSEC2_HELP,
O,TCP-This DPRT should be used for TCP packets,Enable,Disable,47,1,PIP_PIP_DEC_IPSEC2_HELP,
O,UDP-This DPRT should be used for UDP packets,Enable,Disable,48,1,PIP_PIP_DEC_IPSEC2_HELP,
T,DPRT-UDP or TCP destination port to match on,49,16,Hex,4,PIP_PIP_DEC_IPSEC2_HELP,

(PIP_DEC_IPSEC3),4,UDP or TCP ports to watch for DEC IPSEC,PIP,PIP_PIP_DEC_IPSEC3_HELP
T,Reserved-Reserved,1,46,Hex,12,PIP_PIP_DEC_IPSEC3_HELP,
O,TCP-This DPRT should be used for TCP packets,Enable,Disable,47,1,PIP_PIP_DEC_IPSEC3_HELP,
O,UDP-This DPRT should be used for UDP packets,Enable,Disable,48,1,PIP_PIP_DEC_IPSEC3_HELP,
T,DPRT-UDP or TCP destination port to match on,49,16,Hex,4,PIP_PIP_DEC_IPSEC3_HELP,

(PIP_GBL_CFG),8,PIP's Global Config Register,PIP,PIP_PIP_GBL_CFG_HELP
T,Reserved-Reserved,1,45,Hex,12,PIP_PIP_GBL_CFG_HELP,
O,TAG_SYN-Do not include src_crc for TCP/SYN&!ACK packets,Enable,Disable,46,1,PIP_PIP_GBL_CFG_HELP,
O,IP6_UDP-IPv6/UDP checksum is not optional,Enable,Disable,47,1,PIP_PIP_GBL_CFG_HELP,
O,MAX_L2-Config bit to choose the largest L2 frame size,Enable,Disable,48,1,PIP_PIP_GBL_CFG_HELP,
T,Reserved-Reserved,49,5,Hex,2,PIP_PIP_GBL_CFG_HELP,
T,RAW_SHF-RAW Packet shift amount,54,3,Hex,1,PIP_PIP_GBL_CFG_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_GBL_CFG_HELP,
T,NIP_SHF-Non=IP shift amount,62,3,Hex,1,PIP_PIP_GBL_CFG_HELP,

(PIP_GBL_CTL),16,PIP's Global Control Register,PIP,PIP_PIP_GBL_CTL_HELP
T,Reserved-Reserved,1,47,Hex,12,PIP_PIP_GBL_CTL_HELP,
O,IGNRS-Ignore the PKT_INST_HDR[RS] bit when set,Enable,Disable,48,1,PIP_PIP_GBL_CTL_HELP,
O,VS_WQE-Which VLAN CFI and ID to use when VLAN Stacking,Enable,Disable,49,1,PIP_PIP_GBL_CTL_HELP,
O,VS_QOS-Which VLAN priority to use when VLAN Stacking,Enable,Disable,50,1,PIP_PIP_GBL_CTL_HELP,
O,L2_MAL-Enable L2 malformed packet check,Enable,Disable,51,1,PIP_PIP_GBL_CTL_HELP,
O,TCP_FLAG-Enable TCP flags checks,Enable,Disable,52,1,PIP_PIP_GBL_CTL_HELP,
O,L4_LEN-Enable TCP/UDP length check,Enable,Disable,53,1,PIP_PIP_GBL_CTL_HELP,
O,L4_CHK-Enable TCP/UDP checksum check,Enable,Disable,54,1,PIP_PIP_GBL_CTL_HELP,
O,L4_PRT-Enable TCP/UDP illegal port check,Enable,Disable,55,1,PIP_PIP_GBL_CTL_HELP,
O,L4_MAL-Enable TCP/UDP malformed packet check,Enable,Disable,56,1,PIP_PIP_GBL_CTL_HELP,
T,Reserved-Reserved,57,2,Hex,1,PIP_PIP_GBL_CTL_HELP,
T,IP6_EEXT-Enable IPv6 early extension headers,59,2,Hex,1,PIP_PIP_GBL_CTL_HELP,
O,IP4_OPTS-Enable IPv4 options check,Enable,Disable,61,1,PIP_PIP_GBL_CTL_HELP,
O,IP_HOP-Enable TTL (IPv4) / hop (IPv6) check,Enable,Disable,62,1,PIP_PIP_GBL_CTL_HELP,
O,IP_MAL-Enable malformed check,Enable,Disable,63,1,PIP_PIP_GBL_CTL_HELP,
O,IP_CHK-Enable IPv4 header checksum check,Enable,Disable,64,1,PIP_PIP_GBL_CTL_HELP,

(PIP_INT_EN),10,PIP's Interrupt Enable Register,PIP,PIP_PIP_INT_EN_HELP
T,Reserved-Reserved,1,55,Hex,14,PIP_PIP_INT_EN_HELP,
O,BEPERR-Parity Error in back end memory,Enable,Disable,56,1,PIP_PIP_INT_EN_HELP,
O,FEPERR-Parity Error in front end memory,Enable,Disable,57,1,PIP_PIP_INT_EN_HELP,
O,TODOOVR-Todo list overflow,Enable,Disable,58,1,PIP_PIP_INT_EN_HELP,
O,SKPRUNT-Packet was engulfed by skipper,Enable,Disable,59,1,PIP_PIP_INT_EN_HELP,
O,BADTAG-A bad tag was sent from IPD,Enable,Disable,60,1,PIP_PIP_INT_EN_HELP,
O,PRTNXA-Non=existent port,Enable,Disable,61,1,PIP_PIP_INT_EN_HELP,
O,BCKPRS-PIP asserted backpressure,Enable,Disable,62,1,PIP_PIP_INT_EN_HELP,
O,CRCERR-PIP calculated bad CRC,Enable,Disable,63,1,PIP_PIP_INT_EN_HELP,
O,PKTDRP-Packet Dropped due to QOS,Enable,Disable,64,1,PIP_PIP_INT_EN_HELP,

(PIP_INT_REG),10,PIP's Interrupt Register,PIP,PIP_PIP_INT_REG_HELP
T,Reserved-Reserved,1,55,Hex,14,PIP_PIP_INT_REG_HELP,
O,BEPERR-Parity Error in back end memory,Enable,Disable,56,1,PIP_PIP_INT_REG_HELP,
O,FEPERR-Parity Error in front end memory,Enable,Disable,57,1,PIP_PIP_INT_REG_HELP,
O,TODOOVR-Todo list overflow,Enable,Disable,58,1,PIP_PIP_INT_REG_HELP,
O,SKPRUNT-Packet was engulfed by skipper,Enable,Disable,59,1,PIP_PIP_INT_REG_HELP,
O,BADTAG-A bad tag was sent from IPD,Enable,Disable,60,1,PIP_PIP_INT_REG_HELP,
O,PRTNXA-Non=existent port,Enable,Disable,61,1,PIP_PIP_INT_REG_HELP,
O,BCKPRS-PIP asserted backpressure,Enable,Disable,62,1,PIP_PIP_INT_REG_HELP,
O,CRCERR-PIP calculated bad CRC,Enable,Disable,63,1,PIP_PIP_INT_REG_HELP,
O,PKTDRP-Packet Dropped due to QOS,Enable,Disable,64,1,PIP_PIP_INT_REG_HELP,

(PIP_IP_OFFSET),2,Location of the IP in the workQ entry,PIP,PIP_PIP_IP_OFFSET_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_IP_OFFSET_HELP,
T,OFFSET-Number of 8B ticks to include in workQ entry,62,3,Hex,1,PIP_PIP_IP_OFFSET_HELP,

(PIP_PRT_CFG0),16,X = Per port config information,PIP,PIP_PIP_PRT_CFG0_HELP
T,Reserved-Reserved,1,27,Hex,7,PIP_PIP_PRT_CFG0_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG0_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG0_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG0_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG0_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG0_HELP,
O,Reserved-Reserved,Enable,Disable,37,1,PIP_PIP_PRT_CFG0_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG0_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG0_HELP,
T,Reserved-Reserved,45,2,Hex,1,PIP_PIP_PRT_CFG0_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG0_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG0_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_PRT_CFG0_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG0_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG0_HELP,
T,SKIP-Optional Skip I amount for packets.  Does not,58,7,Hex,2,PIP_PIP_PRT_CFG0_HELP,

(PIP_PRT_CFG1),16,X = Per port config information,PIP,PIP_PIP_PRT_CFG1_HELP
T,Reserved-Reserved,1,27,Hex,7,PIP_PIP_PRT_CFG1_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG1_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG1_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG1_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG1_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG1_HELP,
O,Reserved-Reserved,Enable,Disable,37,1,PIP_PIP_PRT_CFG1_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG1_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG1_HELP,
T,Reserved-Reserved,45,2,Hex,1,PIP_PIP_PRT_CFG1_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG1_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG1_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_PRT_CFG1_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG1_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG1_HELP,
T,SKIP-Optional Skip I amount for packets.  Does not,58,7,Hex,2,PIP_PIP_PRT_CFG1_HELP,

(PIP_PRT_CFG2),16,X = Per port config information,PIP,PIP_PIP_PRT_CFG2_HELP
T,Reserved-Reserved,1,27,Hex,7,PIP_PIP_PRT_CFG2_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG2_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG2_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG2_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG2_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG2_HELP,
O,Reserved-Reserved,Enable,Disable,37,1,PIP_PIP_PRT_CFG2_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG2_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG2_HELP,
T,Reserved-Reserved,45,2,Hex,1,PIP_PIP_PRT_CFG2_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG2_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG2_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_PRT_CFG2_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG2_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG2_HELP,
T,SKIP-Optional Skip I amount for packets.  Does not,58,7,Hex,2,PIP_PIP_PRT_CFG2_HELP,

(PIP_PRT_CFG32),16,X = Per port config information,PIP,PIP_PIP_PRT_CFG32_HELP
T,Reserved-Reserved,1,27,Hex,7,PIP_PIP_PRT_CFG32_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG32_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG32_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG32_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG32_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG32_HELP,
O,Reserved-Reserved,Enable,Disable,37,1,PIP_PIP_PRT_CFG32_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG32_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG32_HELP,
T,Reserved-Reserved,45,2,Hex,1,PIP_PIP_PRT_CFG32_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG32_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG32_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_PRT_CFG32_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG32_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG32_HELP,
T,SKIP-Optional Skip I amount for packets.  Does not,58,7,Hex,2,PIP_PIP_PRT_CFG32_HELP,

(PIP_PRT_CFG33),16,X = Per port config information,PIP,PIP_PIP_PRT_CFG33_HELP
T,Reserved-Reserved,1,27,Hex,7,PIP_PIP_PRT_CFG33_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG33_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG33_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG33_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG33_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG33_HELP,
O,Reserved-Reserved,Enable,Disable,37,1,PIP_PIP_PRT_CFG33_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG33_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG33_HELP,
T,Reserved-Reserved,45,2,Hex,1,PIP_PIP_PRT_CFG33_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG33_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG33_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_PRT_CFG33_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG33_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG33_HELP,
T,SKIP-Optional Skip I amount for packets.  Does not,58,7,Hex,2,PIP_PIP_PRT_CFG33_HELP,

(PIP_PRT_TAG0),25,X = Per port config information,PIP,PIP_PIP_PRT_TAG0_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG0_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG0_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG0_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG0_HELP,
O,Reserved-Reserved,Enable,Disable,34,1,PIP_PIP_PRT_TAG0_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG0_HELP,
T,INC_VS-determines the VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG0_HELP,
O,INC_VLAN-when set the VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG0_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG0_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG0_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG0_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG0_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG0_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG0_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG0_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG0_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG0_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG0_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG0_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG0_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG0_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG0_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG0_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG0_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG0_HELP,

(PIP_PRT_TAG1),25,X = Per port config information,PIP,PIP_PIP_PRT_TAG1_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG1_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG1_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG1_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG1_HELP,
O,Reserved-Reserved,Enable,Disable,34,1,PIP_PIP_PRT_TAG1_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG1_HELP,
T,INC_VS-determines the VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG1_HELP,
O,INC_VLAN-when set the VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG1_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG1_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG1_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG1_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG1_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG1_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG1_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG1_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG1_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG1_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG1_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG1_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG1_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG1_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG1_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG1_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG1_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG1_HELP,

(PIP_PRT_TAG2),25,X = Per port config information,PIP,PIP_PIP_PRT_TAG2_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG2_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG2_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG2_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG2_HELP,
O,Reserved-Reserved,Enable,Disable,34,1,PIP_PIP_PRT_TAG2_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG2_HELP,
T,INC_VS-determines the VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG2_HELP,
O,INC_VLAN-when set the VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG2_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG2_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG2_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG2_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG2_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG2_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG2_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG2_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG2_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG2_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG2_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG2_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG2_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG2_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG2_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG2_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG2_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG2_HELP,

(PIP_PRT_TAG32),25,X = Per port config information,PIP,PIP_PIP_PRT_TAG32_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG32_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG32_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG32_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG32_HELP,
O,Reserved-Reserved,Enable,Disable,34,1,PIP_PIP_PRT_TAG32_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG32_HELP,
T,INC_VS-determines the VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG32_HELP,
O,INC_VLAN-when set the VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG32_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG32_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG32_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG32_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG32_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG32_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG32_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG32_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG32_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG32_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG32_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG32_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG32_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG32_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG32_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG32_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG32_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG32_HELP,

(PIP_PRT_TAG33),25,X = Per port config information,PIP,PIP_PIP_PRT_TAG33_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG33_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG33_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG33_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG33_HELP,
O,Reserved-Reserved,Enable,Disable,34,1,PIP_PIP_PRT_TAG33_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG33_HELP,
T,INC_VS-determines the VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG33_HELP,
O,INC_VLAN-when set the VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG33_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG33_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG33_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG33_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG33_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG33_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG33_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG33_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG33_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG33_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG33_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG33_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG33_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG33_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG33_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG33_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG33_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG33_HELP,

(PIP_QOS_DIFF0),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF0_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF0_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF0_HELP,

(PIP_QOS_DIFF1),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF1_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF1_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF1_HELP,

(PIP_QOS_DIFF2),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF2_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF2_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF2_HELP,

(PIP_QOS_DIFF3),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF3_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF3_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF3_HELP,

(PIP_QOS_DIFF4),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF4_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF4_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF4_HELP,

(PIP_QOS_DIFF5),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF5_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF5_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF5_HELP,

(PIP_QOS_DIFF6),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF6_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF6_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF6_HELP,

(PIP_QOS_DIFF7),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF7_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF7_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF7_HELP,

(PIP_QOS_DIFF8),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF8_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF8_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF8_HELP,

(PIP_QOS_DIFF9),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF9_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF9_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF9_HELP,

(PIP_QOS_DIFF10),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF10_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF10_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF10_HELP,

(PIP_QOS_DIFF11),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF11_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF11_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF11_HELP,

(PIP_QOS_DIFF12),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF12_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF12_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF12_HELP,

(PIP_QOS_DIFF13),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF13_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF13_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF13_HELP,

(PIP_QOS_DIFF14),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF14_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF14_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF14_HELP,

(PIP_QOS_DIFF15),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF15_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF15_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF15_HELP,

(PIP_QOS_DIFF16),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF16_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF16_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF16_HELP,

(PIP_QOS_DIFF17),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF17_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF17_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF17_HELP,

(PIP_QOS_DIFF18),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF18_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF18_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF18_HELP,

(PIP_QOS_DIFF19),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF19_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF19_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF19_HELP,

(PIP_QOS_DIFF20),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF20_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF20_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF20_HELP,

(PIP_QOS_DIFF21),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF21_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF21_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF21_HELP,

(PIP_QOS_DIFF22),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF22_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF22_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF22_HELP,

(PIP_QOS_DIFF23),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF23_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF23_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF23_HELP,

(PIP_QOS_DIFF24),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF24_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF24_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF24_HELP,

(PIP_QOS_DIFF25),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF25_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF25_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF25_HELP,

(PIP_QOS_DIFF26),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF26_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF26_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF26_HELP,

(PIP_QOS_DIFF27),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF27_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF27_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF27_HELP,

(PIP_QOS_DIFF28),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF28_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF28_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF28_HELP,

(PIP_QOS_DIFF29),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF29_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF29_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF29_HELP,

(PIP_QOS_DIFF30),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF30_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF30_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF30_HELP,

(PIP_QOS_DIFF31),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF31_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF31_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF31_HELP,

(PIP_QOS_DIFF32),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF32_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF32_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF32_HELP,

(PIP_QOS_DIFF33),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF33_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF33_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF33_HELP,

(PIP_QOS_DIFF34),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF34_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF34_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF34_HELP,

(PIP_QOS_DIFF35),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF35_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF35_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF35_HELP,

(PIP_QOS_DIFF36),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF36_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF36_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF36_HELP,

(PIP_QOS_DIFF37),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF37_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF37_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF37_HELP,

(PIP_QOS_DIFF38),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF38_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF38_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF38_HELP,

(PIP_QOS_DIFF39),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF39_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF39_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF39_HELP,

(PIP_QOS_DIFF40),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF40_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF40_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF40_HELP,

(PIP_QOS_DIFF41),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF41_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF41_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF41_HELP,

(PIP_QOS_DIFF42),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF42_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF42_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF42_HELP,

(PIP_QOS_DIFF43),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF43_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF43_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF43_HELP,

(PIP_QOS_DIFF44),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF44_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF44_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF44_HELP,

(PIP_QOS_DIFF45),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF45_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF45_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF45_HELP,

(PIP_QOS_DIFF46),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF46_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF46_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF46_HELP,

(PIP_QOS_DIFF47),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF47_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF47_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF47_HELP,

(PIP_QOS_DIFF48),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF48_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF48_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF48_HELP,

(PIP_QOS_DIFF49),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF49_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF49_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF49_HELP,

(PIP_QOS_DIFF50),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF50_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF50_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF50_HELP,

(PIP_QOS_DIFF51),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF51_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF51_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF51_HELP,

(PIP_QOS_DIFF52),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF52_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF52_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF52_HELP,

(PIP_QOS_DIFF53),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF53_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF53_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF53_HELP,

(PIP_QOS_DIFF54),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF54_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF54_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF54_HELP,

(PIP_QOS_DIFF55),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF55_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF55_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF55_HELP,

(PIP_QOS_DIFF56),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF56_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF56_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF56_HELP,

(PIP_QOS_DIFF57),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF57_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF57_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF57_HELP,

(PIP_QOS_DIFF58),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF58_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF58_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF58_HELP,

(PIP_QOS_DIFF59),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF59_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF59_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF59_HELP,

(PIP_QOS_DIFF60),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF60_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF60_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF60_HELP,

(PIP_QOS_DIFF61),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF61_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF61_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF61_HELP,

(PIP_QOS_DIFF62),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF62_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF62_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF62_HELP,

(PIP_QOS_DIFF63),2,X = QOS Diffserv Tables,PIP,PIP_PIP_QOS_DIFF63_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF63_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF63_HELP,

(PIP_QOS_VLAN0),2,X = QOS VLAN Tables,PIP,PIP_PIP_QOS_VLAN0_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_VLAN0_HELP,
T,QOS-VLAN QOS level,62,3,Hex,1,PIP_PIP_QOS_VLAN0_HELP,

(PIP_QOS_VLAN1),2,X = QOS VLAN Tables,PIP,PIP_PIP_QOS_VLAN1_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_VLAN1_HELP,
T,QOS-VLAN QOS level,62,3,Hex,1,PIP_PIP_QOS_VLAN1_HELP,

(PIP_QOS_VLAN2),2,X = QOS VLAN Tables,PIP,PIP_PIP_QOS_VLAN2_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_VLAN2_HELP,
T,QOS-VLAN QOS level,62,3,Hex,1,PIP_PIP_QOS_VLAN2_HELP,

(PIP_QOS_VLAN3),2,X = QOS VLAN Tables,PIP,PIP_PIP_QOS_VLAN3_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_VLAN3_HELP,
T,QOS-VLAN QOS level,62,3,Hex,1,PIP_PIP_QOS_VLAN3_HELP,

(PIP_QOS_VLAN4),2,X = QOS VLAN Tables,PIP,PIP_PIP_QOS_VLAN4_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_VLAN4_HELP,
T,QOS-VLAN QOS level,62,3,Hex,1,PIP_PIP_QOS_VLAN4_HELP,

(PIP_QOS_VLAN5),2,X = QOS VLAN Tables,PIP,PIP_PIP_QOS_VLAN5_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_VLAN5_HELP,
T,QOS-VLAN QOS level,62,3,Hex,1,PIP_PIP_QOS_VLAN5_HELP,

(PIP_QOS_VLAN6),2,X = QOS VLAN Tables,PIP,PIP_PIP_QOS_VLAN6_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_VLAN6_HELP,
T,QOS-VLAN QOS level,62,3,Hex,1,PIP_PIP_QOS_VLAN6_HELP,

(PIP_QOS_VLAN7),2,X = QOS VLAN Tables,PIP,PIP_PIP_QOS_VLAN7_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_VLAN7_HELP,
T,QOS-VLAN QOS level,62,3,Hex,1,PIP_PIP_QOS_VLAN7_HELP,

(PIP_QOS_WATCH0),9,X = QOS Watcher Tables,PIP,PIP_PIP_QOS_WATCH0_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_QOS_WATCH0_HELP,
T,MASK-Mask off a range of values,17,16,Hex,4,PIP_PIP_QOS_WATCH0_HELP,
T,Reserved-Reserved,33,4,Hex,1,PIP_PIP_QOS_WATCH0_HELP,
T,GRP-The GRP number of the watcher,37,4,Hex,1,PIP_PIP_QOS_WATCH0_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,PIP_PIP_QOS_WATCH0_HELP,
T,QOS-The QOS level of the watcher,42,3,Hex,1,PIP_PIP_QOS_WATCH0_HELP,
T,Reserved-Reserved,45,2,Hex,1,PIP_PIP_QOS_WATCH0_HELP,
T,MATCH_TYPE-The field for the watcher match against,47,2,Hex,1,PIP_PIP_QOS_WATCH0_HELP,
T,MATCH_VALUE-The value to watch for,49,16,Hex,4,PIP_PIP_QOS_WATCH0_HELP,

(PIP_QOS_WATCH1),9,X = QOS Watcher Tables,PIP,PIP_PIP_QOS_WATCH1_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_QOS_WATCH1_HELP,
T,MASK-Mask off a range of values,17,16,Hex,4,PIP_PIP_QOS_WATCH1_HELP,
T,Reserved-Reserved,33,4,Hex,1,PIP_PIP_QOS_WATCH1_HELP,
T,GRP-The GRP number of the watcher,37,4,Hex,1,PIP_PIP_QOS_WATCH1_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,PIP_PIP_QOS_WATCH1_HELP,
T,QOS-The QOS level of the watcher,42,3,Hex,1,PIP_PIP_QOS_WATCH1_HELP,
T,Reserved-Reserved,45,2,Hex,1,PIP_PIP_QOS_WATCH1_HELP,
T,MATCH_TYPE-The field for the watcher match against,47,2,Hex,1,PIP_PIP_QOS_WATCH1_HELP,
T,MATCH_VALUE-The value to watch for,49,16,Hex,4,PIP_PIP_QOS_WATCH1_HELP,

(PIP_QOS_WATCH2),9,X = QOS Watcher Tables,PIP,PIP_PIP_QOS_WATCH2_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_QOS_WATCH2_HELP,
T,MASK-Mask off a range of values,17,16,Hex,4,PIP_PIP_QOS_WATCH2_HELP,
T,Reserved-Reserved,33,4,Hex,1,PIP_PIP_QOS_WATCH2_HELP,
T,GRP-The GRP number of the watcher,37,4,Hex,1,PIP_PIP_QOS_WATCH2_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,PIP_PIP_QOS_WATCH2_HELP,
T,QOS-The QOS level of the watcher,42,3,Hex,1,PIP_PIP_QOS_WATCH2_HELP,
T,Reserved-Reserved,45,2,Hex,1,PIP_PIP_QOS_WATCH2_HELP,
T,MATCH_TYPE-The field for the watcher match against,47,2,Hex,1,PIP_PIP_QOS_WATCH2_HELP,
T,MATCH_VALUE-The value to watch for,49,16,Hex,4,PIP_PIP_QOS_WATCH2_HELP,

(PIP_QOS_WATCH3),9,X = QOS Watcher Tables,PIP,PIP_PIP_QOS_WATCH3_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_QOS_WATCH3_HELP,
T,MASK-Mask off a range of values,17,16,Hex,4,PIP_PIP_QOS_WATCH3_HELP,
T,Reserved-Reserved,33,4,Hex,1,PIP_PIP_QOS_WATCH3_HELP,
T,GRP-The GRP number of the watcher,37,4,Hex,1,PIP_PIP_QOS_WATCH3_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,PIP_PIP_QOS_WATCH3_HELP,
T,QOS-The QOS level of the watcher,42,3,Hex,1,PIP_PIP_QOS_WATCH3_HELP,
T,Reserved-Reserved,45,2,Hex,1,PIP_PIP_QOS_WATCH3_HELP,
T,MATCH_TYPE-The field for the watcher match against,47,2,Hex,1,PIP_PIP_QOS_WATCH3_HELP,
T,MATCH_VALUE-The value to watch for,49,16,Hex,4,PIP_PIP_QOS_WATCH3_HELP,

(PIP_RAW_WORD),2,The RAW Word2 of the workQ entry.,PIP,PIP_PIP_RAW_WORD_HELP
T,Reserved-Reserved,1,8,Hex,2,PIP_PIP_RAW_WORD_HELP,
T,WORD-Word2 of the workQ entry,9,56,Hex,14,PIP_PIP_RAW_WORD_HELP,

(PIP_SFT_RST),2,PIP Soft Reset,PIP,PIP_PIP_SFT_RST_HELP
T,Reserved-Reserved,1,63,Hex,16,PIP_PIP_SFT_RST_HELP,
O,RST-Soft Reset,Enable,Disable,64,1,PIP_PIP_SFT_RST_HELP,

(PIP_STAT0_PRT0),2,PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT0_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT0_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT0_HELP,

(PIP_STAT0_PRT1),2,PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT1_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT1_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT1_HELP,

(PIP_STAT0_PRT2),2,PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT2_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT2_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT2_HELP,

(PIP_STAT0_PRT32),2,PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT32_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT32_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT32_HELP,

(PIP_STAT0_PRT33),2,PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT33_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT33_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT33_HELP,

(PIP_STAT1_PRT0),2,X = PIP_STAT_OCTS,PIP,PIP_PIP_STAT1_PRT0_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT0_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT0_HELP,

(PIP_STAT1_PRT1),2,X = PIP_STAT_OCTS,PIP,PIP_PIP_STAT1_PRT1_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT1_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT1_HELP,

(PIP_STAT1_PRT2),2,X = PIP_STAT_OCTS,PIP,PIP_PIP_STAT1_PRT2_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT2_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT2_HELP,

(PIP_STAT1_PRT32),2,X = PIP_STAT_OCTS,PIP,PIP_PIP_STAT1_PRT32_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT32_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT32_HELP,

(PIP_STAT1_PRT33),2,X = PIP_STAT_OCTS,PIP,PIP_PIP_STAT1_PRT33_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT33_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT33_HELP,

(PIP_STAT2_PRT0),2,X = PIP_STAT_PKTS     / PIP_STAT_RAW,PIP,PIP_PIP_STAT2_PRT0_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT0_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT0_HELP,

(PIP_STAT2_PRT1),2,X = PIP_STAT_PKTS     / PIP_STAT_RAW,PIP,PIP_PIP_STAT2_PRT1_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT1_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT1_HELP,

(PIP_STAT2_PRT2),2,X = PIP_STAT_PKTS     / PIP_STAT_RAW,PIP,PIP_PIP_STAT2_PRT2_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT2_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT2_HELP,

(PIP_STAT2_PRT32),2,X = PIP_STAT_PKTS     / PIP_STAT_RAW,PIP,PIP_PIP_STAT2_PRT32_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT32_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT32_HELP,

(PIP_STAT2_PRT33),2,X = PIP_STAT_PKTS     / PIP_STAT_RAW,PIP,PIP_PIP_STAT2_PRT33_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT33_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT33_HELP,

(PIP_STAT3_PRT0),2,X = PIP_STAT_BCST     / PIP_STAT_MCST,PIP,PIP_PIP_STAT3_PRT0_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT0_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT0_HELP,

(PIP_STAT3_PRT1),2,X = PIP_STAT_BCST     / PIP_STAT_MCST,PIP,PIP_PIP_STAT3_PRT1_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT1_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT1_HELP,

(PIP_STAT3_PRT2),2,X = PIP_STAT_BCST     / PIP_STAT_MCST,PIP,PIP_PIP_STAT3_PRT2_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT2_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT2_HELP,

(PIP_STAT3_PRT32),2,X = PIP_STAT_BCST     / PIP_STAT_MCST,PIP,PIP_PIP_STAT3_PRT32_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT32_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT32_HELP,

(PIP_STAT3_PRT33),2,X = PIP_STAT_BCST     / PIP_STAT_MCST,PIP,PIP_PIP_STAT3_PRT33_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT33_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT33_HELP,

(PIP_STAT4_PRT0),2,X = PIP_STAT_HIST1    / PIP_STAT_HIST0,PIP,PIP_PIP_STAT4_PRT0_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT0_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT0_HELP,

(PIP_STAT4_PRT1),2,X = PIP_STAT_HIST1    / PIP_STAT_HIST0,PIP,PIP_PIP_STAT4_PRT1_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT1_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT1_HELP,

(PIP_STAT4_PRT2),2,X = PIP_STAT_HIST1    / PIP_STAT_HIST0,PIP,PIP_PIP_STAT4_PRT2_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT2_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT2_HELP,

(PIP_STAT4_PRT32),2,X = PIP_STAT_HIST1    / PIP_STAT_HIST0,PIP,PIP_PIP_STAT4_PRT32_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT32_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT32_HELP,

(PIP_STAT4_PRT33),2,X = PIP_STAT_HIST1    / PIP_STAT_HIST0,PIP,PIP_PIP_STAT4_PRT33_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT33_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT33_HELP,

(PIP_STAT5_PRT0),2,X = PIP_STAT_HIST3    / PIP_STAT_HIST2,PIP,PIP_PIP_STAT5_PRT0_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT0_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT0_HELP,

(PIP_STAT5_PRT1),2,X = PIP_STAT_HIST3    / PIP_STAT_HIST2,PIP,PIP_PIP_STAT5_PRT1_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT1_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT1_HELP,

(PIP_STAT5_PRT2),2,X = PIP_STAT_HIST3    / PIP_STAT_HIST2,PIP,PIP_PIP_STAT5_PRT2_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT2_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT2_HELP,

(PIP_STAT5_PRT32),2,X = PIP_STAT_HIST3    / PIP_STAT_HIST2,PIP,PIP_PIP_STAT5_PRT32_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT32_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT32_HELP,

(PIP_STAT5_PRT33),2,X = PIP_STAT_HIST3    / PIP_STAT_HIST2,PIP,PIP_PIP_STAT5_PRT33_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT33_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT33_HELP,

(PIP_STAT6_PRT0),2,X = PIP_STAT_HIST5    / PIP_STAT_HIST4,PIP,PIP_PIP_STAT6_PRT0_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT0_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT0_HELP,

(PIP_STAT6_PRT1),2,X = PIP_STAT_HIST5    / PIP_STAT_HIST4,PIP,PIP_PIP_STAT6_PRT1_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT1_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT1_HELP,

(PIP_STAT6_PRT2),2,X = PIP_STAT_HIST5    / PIP_STAT_HIST4,PIP,PIP_PIP_STAT6_PRT2_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT2_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT2_HELP,

(PIP_STAT6_PRT32),2,X = PIP_STAT_HIST5    / PIP_STAT_HIST4,PIP,PIP_PIP_STAT6_PRT32_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT32_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT32_HELP,

(PIP_STAT6_PRT33),2,X = PIP_STAT_HIST5    / PIP_STAT_HIST4,PIP,PIP_PIP_STAT6_PRT33_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT33_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT33_HELP,

(PIP_STAT7_PRT0),2,X = PIP_STAT_FCS      / PIP_STAT_HIST6,PIP,PIP_PIP_STAT7_PRT0_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT0_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT0_HELP,

(PIP_STAT7_PRT1),2,X = PIP_STAT_FCS      / PIP_STAT_HIST6,PIP,PIP_PIP_STAT7_PRT1_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT1_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT1_HELP,

(PIP_STAT7_PRT2),2,X = PIP_STAT_FCS      / PIP_STAT_HIST6,PIP,PIP_PIP_STAT7_PRT2_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT2_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT2_HELP,

(PIP_STAT7_PRT32),2,X = PIP_STAT_FCS      / PIP_STAT_HIST6,PIP,PIP_PIP_STAT7_PRT32_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT32_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT32_HELP,

(PIP_STAT7_PRT33),2,X = PIP_STAT_FCS      / PIP_STAT_HIST6,PIP,PIP_PIP_STAT7_PRT33_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT33_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT33_HELP,

(PIP_STAT8_PRT0),2,X = PIP_STAT_FRAG     / PIP_STAT_UNDER,PIP,PIP_PIP_STAT8_PRT0_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT0_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT0_HELP,

(PIP_STAT8_PRT1),2,X = PIP_STAT_FRAG     / PIP_STAT_UNDER,PIP,PIP_PIP_STAT8_PRT1_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT1_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT1_HELP,

(PIP_STAT8_PRT2),2,X = PIP_STAT_FRAG     / PIP_STAT_UNDER,PIP,PIP_PIP_STAT8_PRT2_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT2_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT2_HELP,

(PIP_STAT8_PRT32),2,X = PIP_STAT_FRAG     / PIP_STAT_UNDER,PIP,PIP_PIP_STAT8_PRT32_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT32_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT32_HELP,

(PIP_STAT8_PRT33),2,X = PIP_STAT_FRAG     / PIP_STAT_UNDER,PIP,PIP_PIP_STAT8_PRT33_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT33_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT33_HELP,

(PIP_STAT9_PRT0),2,X = PIP_STAT_JABBER   / PIP_STAT_OVER,PIP,PIP_PIP_STAT9_PRT0_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT0_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT0_HELP,

(PIP_STAT9_PRT1),2,X = PIP_STAT_JABBER   / PIP_STAT_OVER,PIP,PIP_PIP_STAT9_PRT1_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT1_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT1_HELP,

(PIP_STAT9_PRT2),2,X = PIP_STAT_JABBER   / PIP_STAT_OVER,PIP,PIP_PIP_STAT9_PRT2_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT2_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT2_HELP,

(PIP_STAT9_PRT32),2,X = PIP_STAT_JABBER   / PIP_STAT_OVER,PIP,PIP_PIP_STAT9_PRT32_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT32_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT32_HELP,

(PIP_STAT9_PRT33),2,X = PIP_STAT_JABBER   / PIP_STAT_OVER,PIP,PIP_PIP_STAT9_PRT33_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT33_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT33_HELP,

(PIP_STAT_CTL),2,PIP's Stat Control Register,PIP,PIP_PIP_STAT_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,PIP_PIP_STAT_CTL_HELP,
O,RDCLR-Stat registers are read and clear,Enable,Disable,64,1,PIP_PIP_STAT_CTL_HELP,

(PIP_STAT_INB_ERRS0),2,X = Inbound error packets received by PIP per port,PIP,PIP_PIP_STAT_INB_ERRS0_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS0_HELP,
T,ERRS-Number of packets with GMX/SPX/PCI errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS0_HELP,

(PIP_STAT_INB_ERRS1),2,X = Inbound error packets received by PIP per port,PIP,PIP_PIP_STAT_INB_ERRS1_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS1_HELP,
T,ERRS-Number of packets with GMX/SPX/PCI errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS1_HELP,

(PIP_STAT_INB_ERRS2),2,X = Inbound error packets received by PIP per port,PIP,PIP_PIP_STAT_INB_ERRS2_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS2_HELP,
T,ERRS-Number of packets with GMX/SPX/PCI errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS2_HELP,

(PIP_STAT_INB_ERRS32),2,X = Inbound error packets received by PIP per port,PIP,PIP_PIP_STAT_INB_ERRS32_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS32_HELP,
T,ERRS-Number of packets with GMX/SPX/PCI errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS32_HELP,

(PIP_STAT_INB_ERRS33),2,X = Inbound error packets received by PIP per port,PIP,PIP_PIP_STAT_INB_ERRS33_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS33_HELP,
T,ERRS-Number of packets with GMX/SPX/PCI errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS33_HELP,

(PIP_STAT_INB_OCTS0),2,X = Inbound octets received by PIP per port,PIP,PIP_PIP_STAT_INB_OCTS0_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS0_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS0_HELP,

(PIP_STAT_INB_OCTS1),2,X = Inbound octets received by PIP per port,PIP,PIP_PIP_STAT_INB_OCTS1_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS1_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS1_HELP,

(PIP_STAT_INB_OCTS2),2,X = Inbound octets received by PIP per port,PIP,PIP_PIP_STAT_INB_OCTS2_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS2_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS2_HELP,

(PIP_STAT_INB_OCTS32),2,X = Inbound octets received by PIP per port,PIP,PIP_PIP_STAT_INB_OCTS32_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS32_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS32_HELP,

(PIP_STAT_INB_OCTS33),2,X = Inbound octets received by PIP per port,PIP,PIP_PIP_STAT_INB_OCTS33_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS33_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS33_HELP,

(PIP_STAT_INB_PKTS0),2,X = Inbound packets received by PIP per port,PIP,PIP_PIP_STAT_INB_PKTS0_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS0_HELP,
T,PKTS-Number of packets without GMX/SPX/PCI errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS0_HELP,

(PIP_STAT_INB_PKTS1),2,X = Inbound packets received by PIP per port,PIP,PIP_PIP_STAT_INB_PKTS1_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS1_HELP,
T,PKTS-Number of packets without GMX/SPX/PCI errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS1_HELP,

(PIP_STAT_INB_PKTS2),2,X = Inbound packets received by PIP per port,PIP,PIP_PIP_STAT_INB_PKTS2_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS2_HELP,
T,PKTS-Number of packets without GMX/SPX/PCI errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS2_HELP,

(PIP_STAT_INB_PKTS32),2,X = Inbound packets received by PIP per port,PIP,PIP_PIP_STAT_INB_PKTS32_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS32_HELP,
T,PKTS-Number of packets without GMX/SPX/PCI errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS32_HELP,

(PIP_STAT_INB_PKTS33),2,X = Inbound packets received by PIP per port,PIP,PIP_PIP_STAT_INB_PKTS33_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS33_HELP,
T,PKTS-Number of packets without GMX/SPX/PCI errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS33_HELP,

(PIP_TAG_INC0),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC0_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC0_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC0_HELP,

(PIP_TAG_INC1),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC1_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC1_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC1_HELP,

(PIP_TAG_INC2),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC2_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC2_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC2_HELP,

(PIP_TAG_INC3),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC3_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC3_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC3_HELP,

(PIP_TAG_INC4),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC4_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC4_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC4_HELP,

(PIP_TAG_INC5),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC5_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC5_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC5_HELP,

(PIP_TAG_INC6),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC6_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC6_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC6_HELP,

(PIP_TAG_INC7),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC7_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC7_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC7_HELP,

(PIP_TAG_INC8),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC8_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC8_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC8_HELP,

(PIP_TAG_INC9),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC9_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC9_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC9_HELP,

(PIP_TAG_INC10),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC10_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC10_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC10_HELP,

(PIP_TAG_INC11),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC11_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC11_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC11_HELP,

(PIP_TAG_INC12),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC12_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC12_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC12_HELP,

(PIP_TAG_INC13),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC13_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC13_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC13_HELP,

(PIP_TAG_INC14),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC14_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC14_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC14_HELP,

(PIP_TAG_INC15),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC15_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC15_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC15_HELP,

(PIP_TAG_INC16),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC16_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC16_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC16_HELP,

(PIP_TAG_INC17),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC17_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC17_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC17_HELP,

(PIP_TAG_INC18),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC18_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC18_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC18_HELP,

(PIP_TAG_INC19),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC19_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC19_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC19_HELP,

(PIP_TAG_INC20),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC20_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC20_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC20_HELP,

(PIP_TAG_INC21),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC21_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC21_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC21_HELP,

(PIP_TAG_INC22),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC22_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC22_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC22_HELP,

(PIP_TAG_INC23),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC23_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC23_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC23_HELP,

(PIP_TAG_INC24),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC24_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC24_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC24_HELP,

(PIP_TAG_INC25),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC25_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC25_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC25_HELP,

(PIP_TAG_INC26),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC26_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC26_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC26_HELP,

(PIP_TAG_INC27),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC27_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC27_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC27_HELP,

(PIP_TAG_INC28),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC28_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC28_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC28_HELP,

(PIP_TAG_INC29),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC29_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC29_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC29_HELP,

(PIP_TAG_INC30),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC30_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC30_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC30_HELP,

(PIP_TAG_INC31),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC31_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC31_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC31_HELP,

(PIP_TAG_INC32),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC32_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC32_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC32_HELP,

(PIP_TAG_INC33),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC33_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC33_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC33_HELP,

(PIP_TAG_INC34),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC34_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC34_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC34_HELP,

(PIP_TAG_INC35),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC35_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC35_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC35_HELP,

(PIP_TAG_INC36),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC36_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC36_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC36_HELP,

(PIP_TAG_INC37),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC37_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC37_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC37_HELP,

(PIP_TAG_INC38),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC38_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC38_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC38_HELP,

(PIP_TAG_INC39),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC39_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC39_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC39_HELP,

(PIP_TAG_INC40),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC40_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC40_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC40_HELP,

(PIP_TAG_INC41),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC41_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC41_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC41_HELP,

(PIP_TAG_INC42),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC42_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC42_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC42_HELP,

(PIP_TAG_INC43),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC43_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC43_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC43_HELP,

(PIP_TAG_INC44),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC44_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC44_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC44_HELP,

(PIP_TAG_INC45),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC45_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC45_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC45_HELP,

(PIP_TAG_INC46),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC46_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC46_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC46_HELP,

(PIP_TAG_INC47),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC47_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC47_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC47_HELP,

(PIP_TAG_INC48),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC48_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC48_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC48_HELP,

(PIP_TAG_INC49),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC49_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC49_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC49_HELP,

(PIP_TAG_INC50),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC50_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC50_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC50_HELP,

(PIP_TAG_INC51),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC51_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC51_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC51_HELP,

(PIP_TAG_INC52),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC52_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC52_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC52_HELP,

(PIP_TAG_INC53),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC53_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC53_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC53_HELP,

(PIP_TAG_INC54),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC54_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC54_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC54_HELP,

(PIP_TAG_INC55),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC55_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC55_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC55_HELP,

(PIP_TAG_INC56),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC56_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC56_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC56_HELP,

(PIP_TAG_INC57),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC57_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC57_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC57_HELP,

(PIP_TAG_INC58),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC58_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC58_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC58_HELP,

(PIP_TAG_INC59),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC59_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC59_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC59_HELP,

(PIP_TAG_INC60),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC60_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC60_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC60_HELP,

(PIP_TAG_INC61),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC61_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC61_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC61_HELP,

(PIP_TAG_INC62),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC62_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC62_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC62_HELP,

(PIP_TAG_INC63),2,Which bytes to include in the new tag hash algorithm,PIP,PIP_PIP_TAG_INC63_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC63_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC63_HELP,

(PIP_TAG_MASK),2,Mask bit in the tag generation,PIP,PIP_PIP_TAG_MASK_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_TAG_MASK_HELP,
T,MASK-When set MASK clears individual bits of lower 16,49,16,Hex,4,PIP_PIP_TAG_MASK_HELP,

(PIP_TAG_SECRET),3,Initial value in tag generation,PIP,PIP_PIP_TAG_SECRET_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_TAG_SECRET_HELP,
T,DST-Secret for the destination tuple tag CRC calc,33,16,Hex,4,PIP_PIP_TAG_SECRET_HELP,
T,SRC-Secret for the source tuple tag CRC calc,49,16,Hex,4,PIP_PIP_TAG_SECRET_HELP,

(PIP_TODO_ENTRY),3,Head entry of the Todo list (debug only),PIP,PIP_PIP_TODO_ENTRY_HELP
O,VAL-Entry is valid,Enable,Disable,1,1,PIP_PIP_TODO_ENTRY_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,PIP_PIP_TODO_ENTRY_HELP,
T,ENTRY-Todo list entry summary,3,62,Hex,16,PIP_PIP_TODO_ENTRY_HELP,

(PKO_MEM_COUNT0),2,Type=RSL,PKO,PKO_PKO_MEM_COUNT0_HELP
T,Reserved-Reserved,1,32,Hex,8,PKO_PKO_MEM_COUNT0_HELP,
T,COUNT-Total number of packets seen by PKO,33,32,Hex,8,PKO_PKO_MEM_COUNT0_HELP,

(PKO_MEM_COUNT1),2,Type=RSL,PKO,PKO_PKO_MEM_COUNT1_HELP
T,Reserved-Reserved,1,16,Hex,4,PKO_PKO_MEM_COUNT1_HELP,
T,COUNT-Total number of bytes seen by PKO,17,48,Hex,12,PKO_PKO_MEM_COUNT1_HELP,

(PKO_MEM_DEBUG0),4,Type=RSL,PKO,PKO_PKO_MEM_DEBUG0_HELP
T,FAU-Fetch and add command words,1,28,Hex,7,PKO_PKO_MEM_DEBUG0_HELP,
T,CMD-Command word,29,14,Hex,4,PKO_PKO_MEM_DEBUG0_HELP,
T,SEGS-Number of segments/gather size,43,6,Hex,2,PKO_PKO_MEM_DEBUG0_HELP,
T,SIZE-Packet length in bytes,49,16,Hex,4,PKO_PKO_MEM_DEBUG0_HELP,

(PKO_MEM_DEBUG1),5,Type=RSL,PKO,PKO_PKO_MEM_DEBUG1_HELP
O,I-"I"  value used for free operation,Enable,Disable,1,1,PKO_PKO_MEM_DEBUG1_HELP,
T,BACK-Back value used for free operation,2,4,Hex,1,PKO_PKO_MEM_DEBUG1_HELP,
T,POOL-Pool value used for free operation,6,3,Hex,1,PKO_PKO_MEM_DEBUG1_HELP,
T,SIZE-Size in bytes,9,16,Hex,4,PKO_PKO_MEM_DEBUG1_HELP,
T,PTR-Data pointer,25,40,Hex,10,PKO_PKO_MEM_DEBUG1_HELP,

(PKO_MEM_DEBUG10),4,Type=RSL,PKO,PKO_PKO_MEM_DEBUG10_HELP
T,FAU-Fetch and add command words,1,28,Hex,7,PKO_PKO_MEM_DEBUG10_HELP,
T,CMD-Command word,29,14,Hex,4,PKO_PKO_MEM_DEBUG10_HELP,
T,SEGS-Number of segments/gather size,43,6,Hex,2,PKO_PKO_MEM_DEBUG10_HELP,
T,SIZE-Packet length in bytes,49,16,Hex,4,PKO_PKO_MEM_DEBUG10_HELP,

(PKO_MEM_DEBUG11),5,Type=RSL,PKO,PKO_PKO_MEM_DEBUG11_HELP
O,I-"I"  value used for free operation,Enable,Disable,1,1,PKO_PKO_MEM_DEBUG11_HELP,
T,BACK-Back value used for free operation,2,4,Hex,1,PKO_PKO_MEM_DEBUG11_HELP,
T,POOL-Pool value used for free operation,6,3,Hex,1,PKO_PKO_MEM_DEBUG11_HELP,
T,SIZE-Size in bytes,9,16,Hex,4,PKO_PKO_MEM_DEBUG11_HELP,
T,PTR-Data pointer,25,40,Hex,10,PKO_PKO_MEM_DEBUG11_HELP,

(PKO_MEM_DEBUG12),1,Type=RSL,PKO,PKO_PKO_MEM_DEBUG12_HELP
T,DATA-WorkQ data or Store0 pointer,1,64,Hex,16,PKO_PKO_MEM_DEBUG12_HELP,

(PKO_MEM_DEBUG13),4,Type=RSL,PKO,PKO_PKO_MEM_DEBUG13_HELP
T,Reserved-Reserved,1,13,Hex,4,PKO_PKO_MEM_DEBUG13_HELP,
T,WIDX-PDB widx,14,17,Hex,5,PKO_PKO_MEM_DEBUG13_HELP,
T,RIDX2-PDB ridx2,31,17,Hex,5,PKO_PKO_MEM_DEBUG13_HELP,
T,WIDX2-PDB widx2,48,17,Hex,5,PKO_PKO_MEM_DEBUG13_HELP,

(PKO_MEM_DEBUG14),2,Type=RSL,PKO,PKO_PKO_MEM_DEBUG14_HELP
T,Reserved-Reserved,1,47,Hex,12,PKO_PKO_MEM_DEBUG14_HELP,
T,RIDX-PDB ridx,48,17,Hex,5,PKO_PKO_MEM_DEBUG14_HELP,

(PKO_MEM_DEBUG2),5,Type=RSL,PKO,PKO_PKO_MEM_DEBUG2_HELP
O,I-"I"  value used for free operation,Enable,Disable,1,1,PKO_PKO_MEM_DEBUG2_HELP,
T,BACK-Back value used for free operation,2,4,Hex,1,PKO_PKO_MEM_DEBUG2_HELP,
T,POOL-Pool value used for free operation,6,3,Hex,1,PKO_PKO_MEM_DEBUG2_HELP,
T,SIZE-Size in bytes,9,16,Hex,4,PKO_PKO_MEM_DEBUG2_HELP,
T,PTR-Data pointer,25,40,Hex,10,PKO_PKO_MEM_DEBUG2_HELP,

(PKO_MEM_DEBUG3),5,Type=RSL,PKO,PKO_PKO_MEM_DEBUG3_HELP
O,I-"I"  value used for free operation,Enable,Disable,1,1,PKO_PKO_MEM_DEBUG3_HELP,
T,BACK-Back value used for free operation,2,4,Hex,1,PKO_PKO_MEM_DEBUG3_HELP,
T,POOL-Pool value used for free operation,6,3,Hex,1,PKO_PKO_MEM_DEBUG3_HELP,
T,SIZE-Size in bytes,9,16,Hex,4,PKO_PKO_MEM_DEBUG3_HELP,
T,PTR-Data pointer,25,40,Hex,10,PKO_PKO_MEM_DEBUG3_HELP,

(PKO_MEM_DEBUG4),1,Type=RSL,PKO,PKO_PKO_MEM_DEBUG4_HELP
T,DATA-WorkQ data or Store0 pointer,1,64,Hex,16,PKO_PKO_MEM_DEBUG4_HELP,

(PKO_MEM_DEBUG5),19,Type=RSL,PKO,PKO_PKO_MEM_DEBUG5_HELP
O,DWRI_MOD-Dwrite mod,Enable,Disable,1,1,PKO_PKO_MEM_DEBUG5_HELP,
O,DWRI_SOP-Dwrite sop needed,Enable,Disable,2,1,PKO_PKO_MEM_DEBUG5_HELP,
O,DWRI_LEN-Dwrite len,Enable,Disable,3,1,PKO_PKO_MEM_DEBUG5_HELP,
T,DWRI_CNT-Dwrite count,4,13,Hex,4,PKO_PKO_MEM_DEBUG5_HELP,
T,CMND_SIZ-Copy of cmnd.size,17,16,Hex,4,PKO_PKO_MEM_DEBUG5_HELP,
O,UID-UID,Enable,Disable,33,1,PKO_PKO_MEM_DEBUG5_HELP,
O,XFER_WOR-Transfer work needed,Enable,Disable,34,1,PKO_PKO_MEM_DEBUG5_HELP,
O,XFER_DWR-Transfer dwrite needed,Enable,Disable,35,1,PKO_PKO_MEM_DEBUG5_HELP,
O,CBUF_FRE-Cbuf needs free,Enable,Disable,36,1,PKO_PKO_MEM_DEBUG5_HELP,
O,Reserved-Reserved,Enable,Disable,37,1,PKO_PKO_MEM_DEBUG5_HELP,
O,CHK_MODE-Checksum mode,Enable,Disable,38,1,PKO_PKO_MEM_DEBUG5_HELP,
O,ACTIVE-Port is active,Enable,Disable,39,1,PKO_PKO_MEM_DEBUG5_HELP,
T,QOS-Current QOS round,40,3,Hex,1,PKO_PKO_MEM_DEBUG5_HELP,
T,QCB_RIDX-Buffer read  index for QCB,43,5,Hex,2,PKO_PKO_MEM_DEBUG5_HELP,
T,QID_OFF-Offset to be added to QID_BASE for current queue,48,3,Hex,1,PKO_PKO_MEM_DEBUG5_HELP,
T,QID_BASE-Absolute QID of the queue array base = &QUEUES[0],51,7,Hex,2,PKO_PKO_MEM_DEBUG5_HELP,
O,WAIT-State wait when set,Enable,Disable,58,1,PKO_PKO_MEM_DEBUG5_HELP,
T,MINOR-State minor code,59,2,Hex,1,PKO_PKO_MEM_DEBUG5_HELP,
T,MAJOR-State major code,61,4,Hex,1,PKO_PKO_MEM_DEBUG5_HELP,

(PKO_MEM_DEBUG6),7,Type=RSL,PKO,PKO_PKO_MEM_DEBUG6_HELP
T,Reserved-Reserved,1,53,Hex,14,PKO_PKO_MEM_DEBUG6_HELP,
T,QID_OFFM-Qid offset max,54,3,Hex,1,PKO_PKO_MEM_DEBUG6_HELP,
O,STATIC_P-Static port when set,Enable,Disable,57,1,PKO_PKO_MEM_DEBUG6_HELP,
T,WORK_MIN-Work minor,58,3,Hex,1,PKO_PKO_MEM_DEBUG6_HELP,
O,DWRI_CHK-Dwrite checksum mode,Enable,Disable,61,1,PKO_PKO_MEM_DEBUG6_HELP,
O,DWRI_UID-Dwrite UID,Enable,Disable,62,1,PKO_PKO_MEM_DEBUG6_HELP,
T,DWRI_MOD-Dwrite mod,63,2,Hex,1,PKO_PKO_MEM_DEBUG6_HELP,

(PKO_MEM_DEBUG7),4,Type=RSL,PKO,PKO_PKO_MEM_DEBUG7_HELP
T,Reserved-Reserved,1,6,Hex,2,PKO_PKO_MEM_DEBUG7_HELP,
T,DWB-Calculated DWB count used for free operation,7,9,Hex,3,PKO_PKO_MEM_DEBUG7_HELP,
T,START-Calculated start address used for free operation,16,33,Hex,9,PKO_PKO_MEM_DEBUG7_HELP,
T,SIZE-Packet length in bytes,49,16,Hex,4,PKO_PKO_MEM_DEBUG7_HELP,

(PKO_MEM_DEBUG8),6,Type=RSL,PKO,PKO_PKO_MEM_DEBUG8_HELP
T,QOS-QOS mask to enable the queue when set,1,5,Hex,2,PKO_PKO_MEM_DEBUG8_HELP,
O,TAIL-This queue is the last (tail) in the queue array,Enable,Disable,6,1,PKO_PKO_MEM_DEBUG8_HELP,
T,BUF_SIZ-Command buffer remaining size in words,7,13,Hex,4,PKO_PKO_MEM_DEBUG8_HELP,
T,BUF_PTR-Command word pointer,20,33,Hex,9,PKO_PKO_MEM_DEBUG8_HELP,
T,QCB_WIDX-Buffer write index for QCB,53,6,Hex,2,PKO_PKO_MEM_DEBUG8_HELP,
T,QCB_RIDX-Buffer read  index for QCB,59,6,Hex,2,PKO_PKO_MEM_DEBUG8_HELP,

(PKO_MEM_DEBUG9),6,Type=RSL,PKO,PKO_PKO_MEM_DEBUG9_HELP
T,Reserved-Reserved,1,36,Hex,9,PKO_PKO_MEM_DEBUG9_HELP,
T,DOORBELL-Doorbell count,37,20,Hex,5,PKO_PKO_MEM_DEBUG9_HELP,
T,Reserved-Reserved,57,3,Hex,1,PKO_PKO_MEM_DEBUG9_HELP,
O,S_TAIL-reads as zero (S_TAIL cannot be read),Enable,Disable,60,1,PKO_PKO_MEM_DEBUG9_HELP,
O,STATIC_Q-reads as zero (STATIC_Q cannot be read),Enable,Disable,61,1,PKO_PKO_MEM_DEBUG9_HELP,
T,QOS-QOS mask to enable the queue when set,62,3,Hex,1,PKO_PKO_MEM_DEBUG9_HELP,

(PKO_MEM_QUEUE_PTRS),9,Type=RSL,PKO,PKO_PKO_MEM_QUEUE_PTRS_HELP
O,S_TAIL-Set if this QID is the tail of the static queues,Enable,Disable,1,1,PKO_PKO_MEM_QUEUE_PTRS_HELP,
O,STATIC_P-Set if any QID in this PID has static priority,Enable,Disable,2,1,PKO_PKO_MEM_QUEUE_PTRS_HELP,
O,STATIC_Q-Set if this QID has static priority,Enable,Disable,3,1,PKO_PKO_MEM_QUEUE_PTRS_HELP,
T,QOS_MASK-Mask to control priority across 8 QOS rounds,4,8,Hex,2,PKO_PKO_MEM_QUEUE_PTRS_HELP,
T,BUF_PTR-Command buffer pointer <23:17> MBZ,12,36,Hex,9,PKO_PKO_MEM_QUEUE_PTRS_HELP,
O,TAIL-Set if this QID is the tail of the queue array,Enable,Disable,48,1,PKO_PKO_MEM_QUEUE_PTRS_HELP,
T,INDEX-Index (distance from head) in the queue array,49,3,Hex,1,PKO_PKO_MEM_QUEUE_PTRS_HELP,
T,PORT-Port ID to which this queue is mapped,52,6,Hex,2,PKO_PKO_MEM_QUEUE_PTRS_HELP,
T,QUEUE-Queue ID,58,7,Hex,2,PKO_PKO_MEM_QUEUE_PTRS_HELP,

(PKO_MEM_QUEUE_QOS),5,Type=RSL,PKO,PKO_PKO_MEM_QUEUE_QOS_HELP
T,Reserved-Reserved,1,3,Hex,1,PKO_PKO_MEM_QUEUE_QOS_HELP,
T,QOS_MASK-Mask to control priority across 8 QOS rounds,4,8,Hex,2,PKO_PKO_MEM_QUEUE_QOS_HELP,
T,Reserved-Reserved,12,40,Hex,10,PKO_PKO_MEM_QUEUE_QOS_HELP,
T,PID-Port ID to which this queue is mapped,52,6,Hex,2,PKO_PKO_MEM_QUEUE_QOS_HELP,
T,QID-Queue ID,58,7,Hex,2,PKO_PKO_MEM_QUEUE_QOS_HELP,

(PKO_REG_BIST_RESULT),13,Type=RSL,PKO,PKO_PKO_REG_BIST_RESULT_HELP
T,Reserved-Reserved,1,37,Hex,10,PKO_PKO_REG_BIST_RESULT_HELP,
T,PSB2-BiST result of the PSB   memories (0=pass !0=fail),38,5,Hex,2,PKO_PKO_REG_BIST_RESULT_HELP,
O,COUNT-BiST result of the COUNT memories (0=pass !0=fail),Enable,Disable,43,1,PKO_PKO_REG_BIST_RESULT_HELP,
O,RIF-BiST result of the RIF   memories (0=pass !0=fail),Enable,Disable,44,1,PKO_PKO_REG_BIST_RESULT_HELP,
O,WIF-BiST result of the WIF   memories (0=pass !0=fail),Enable,Disable,45,1,PKO_PKO_REG_BIST_RESULT_HELP,
O,NCB-BiST result of the NCB   memories (0=pass !0=fail),Enable,Disable,46,1,PKO_PKO_REG_BIST_RESULT_HELP,
O,OUT-BiST result of the OUT   memories (0=pass !0=fail),Enable,Disable,47,1,PKO_PKO_REG_BIST_RESULT_HELP,
O,CRC-BiST result of the CRC   memories (0=pass !0=fail),Enable,Disable,48,1,PKO_PKO_REG_BIST_RESULT_HELP,
O,CHK-BiST result of the CHK   memories (0=pass !0=fail),Enable,Disable,49,1,PKO_PKO_REG_BIST_RESULT_HELP,
T,QSB-BiST result of the QSB   memories (0=pass !0=fail),50,2,Hex,1,PKO_PKO_REG_BIST_RESULT_HELP,
T,QCB-BiST result of the QCB   memories (0=pass !0=fail),52,2,Hex,1,PKO_PKO_REG_BIST_RESULT_HELP,
T,PDB-BiST result of the PDB   memories (0=pass !0=fail),54,4,Hex,1,PKO_PKO_REG_BIST_RESULT_HELP,
T,PSB-BiST result of the PSB   memories (0=pass !0=fail),58,7,Hex,2,PKO_PKO_REG_BIST_RESULT_HELP,

(PKO_REG_CMD_BUF),4,Type=RSL,PKO,PKO_PKO_REG_CMD_BUF_HELP
T,Reserved-Reserved,1,41,Hex,11,PKO_PKO_REG_CMD_BUF_HELP,
T,POOL-Free list used to free command buffer segments,42,3,Hex,1,PKO_PKO_REG_CMD_BUF_HELP,
T,Reserved-Reserved,45,7,Hex,2,PKO_PKO_REG_CMD_BUF_HELP,
T,SIZE-Number of uint64s per command buffer segment,52,13,Hex,4,PKO_PKO_REG_CMD_BUF_HELP,

(PKO_REG_DEBUG0),2,Type=RSL,PKO,PKO_PKO_REG_DEBUG0_HELP
T,Reserved-Reserved,1,47,Hex,12,PKO_PKO_REG_DEBUG0_HELP,
T,ASSERTS-Various assertion checks,48,17,Hex,5,PKO_PKO_REG_DEBUG0_HELP,

(PKO_REG_ERROR),3,Type=RSL,PKO,PKO_PKO_REG_ERROR_HELP
T,Reserved-Reserved,1,62,Hex,16,PKO_PKO_REG_ERROR_HELP,
O,DOORBELL-A doorbell count has overflowed,Enable,Disable,63,1,PKO_PKO_REG_ERROR_HELP,
O,PARITY-Read parity error at port data buffer,Enable,Disable,64,1,PKO_PKO_REG_ERROR_HELP,

(PKO_REG_FLAGS),5,Type=RSL,PKO,PKO_PKO_REG_FLAGS_HELP
T,Reserved-Reserved,1,60,Hex,15,PKO_PKO_REG_FLAGS_HELP,
O,RESET-Reset oneshot pulse,Enable,Disable,61,1,PKO_PKO_REG_FLAGS_HELP,
O,STORE_BE-Force STORE0 byte write address to big endian,Enable,Disable,62,1,PKO_PKO_REG_FLAGS_HELP,
O,ENA_DWB-Set to enable DontWriteBacks,Enable,Disable,63,1,PKO_PKO_REG_FLAGS_HELP,
O,ENA_PKO-Set to enable the PKO picker,Enable,Disable,64,1,PKO_PKO_REG_FLAGS_HELP,

(PKO_REG_GMX_PORT_MODE),3,Type=RSL,PKO,PKO_PKO_REG_GMX_PORT_MODE_HELP
T,Reserved-Reserved,1,58,Hex,15,PKO_PKO_REG_GMX_PORT_MODE_HELP,
T,MODE1-MBZ,59,3,Hex,1,PKO_PKO_REG_GMX_PORT_MODE_HELP,
T,MODE0-MBZ,62,3,Hex,1,PKO_PKO_REG_GMX_PORT_MODE_HELP,

(PKO_REG_INT_MASK),3,Type=RSL,PKO,PKO_PKO_REG_INT_MASK_HELP
T,Reserved-Reserved,1,62,Hex,16,PKO_PKO_REG_INT_MASK_HELP,
O,DOORBELL-Bit mask corresponding to PKO_REG_ERROR[1] above,Enable,Disable,63,1,PKO_PKO_REG_INT_MASK_HELP,
O,PARITY-Bit mask corresponding to PKO_REG_ERROR[0] above,Enable,Disable,64,1,PKO_PKO_REG_INT_MASK_HELP,

(PKO_REG_QUEUE_MODE),2,Type=RSL,PKO,PKO_PKO_REG_QUEUE_MODE_HELP
T,Reserved-Reserved,1,62,Hex,16,PKO_PKO_REG_QUEUE_MODE_HELP,
T,MODE-MBZ,63,2,Hex,1,PKO_PKO_REG_QUEUE_MODE_HELP,

(PKO_REG_READ_IDX),3,Type=RSL,PKO,PKO_PKO_REG_READ_IDX_HELP
T,Reserved-Reserved,1,48,Hex,12,PKO_PKO_REG_READ_IDX_HELP,
T,INC-Increment to add to current index for next index,49,8,Hex,2,PKO_PKO_REG_READ_IDX_HELP,
T,INDEX-Index to use for next memory CSR read,57,8,Hex,2,PKO_PKO_REG_READ_IDX_HELP,

(POW_BIST_STAT),12,POW BIST Status Register,POW,POW_POW_BIST_STAT_HELP
T,Reserved-Reserved,1,46,Hex,12,POW_POW_BIST_STAT_HELP,
T,PP-Physical PP BIST status,47,2,Hex,1,POW_POW_BIST_STAT_HELP,
T,Reserved-Reserved,49,7,Hex,2,POW_POW_BIST_STAT_HELP,
O,CAM-POW CAM BIST status,Enable,Disable,56,1,POW_POW_BIST_STAT_HELP,
O,NBT1-NCB transmitter memory 1 BIST status,Enable,Disable,57,1,POW_POW_BIST_STAT_HELP,
O,NBT0-NCB transmitter memory 0 BIST status,Enable,Disable,58,1,POW_POW_BIST_STAT_HELP,
O,INDEX-Index memory BIST status,Enable,Disable,59,1,POW_POW_BIST_STAT_HELP,
O,FIDX-Forward index memory BIST status,Enable,Disable,60,1,POW_POW_BIST_STAT_HELP,
O,NBR1-NCB receiver memory 1 BIST status,Enable,Disable,61,1,POW_POW_BIST_STAT_HELP,
O,NBR0-NCB receiver memory 0 BIST status,Enable,Disable,62,1,POW_POW_BIST_STAT_HELP,
O,PEND-Pending switch memory BIST status,Enable,Disable,63,1,POW_POW_BIST_STAT_HELP,
O,ADR-Address memory BIST status,Enable,Disable,64,1,POW_POW_BIST_STAT_HELP,

(POW_DS_PC),2,POW De-Schedule Performance Counter,POW,POW_POW_DS_PC_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_DS_PC_HELP,
T,DS_PC-De=schedule performance counter,33,32,Hex,8,POW_POW_DS_PC_HELP,

(POW_ECC_ERR),9,POW ECC Error Register,POW,POW_POW_ECC_ERR_HELP
T,Reserved-Reserved,1,50,Hex,13,POW_POW_ECC_ERR_HELP,
O,RPE_IE-Remote pointer error interrupt enable,Enable,Disable,51,1,POW_POW_ECC_ERR_HELP,
O,RPE-Remote pointer error,Enable,Disable,52,1,POW_POW_ECC_ERR_HELP,
T,Reserved-Reserved,53,3,Hex,1,POW_POW_ECC_ERR_HELP,
T,SYN-Syndrome value (only valid when DBE or SBE is set),56,5,Hex,2,POW_POW_ECC_ERR_HELP,
O,DBE_IE-Double bit error interrupt enable,Enable,Disable,61,1,POW_POW_ECC_ERR_HELP,
O,SBE_IE-Single bit error interrupt enable,Enable,Disable,62,1,POW_POW_ECC_ERR_HELP,
O,DBE-Double bit error,Enable,Disable,63,1,POW_POW_ECC_ERR_HELP,
O,SBE-Single bit error,Enable,Disable,64,1,POW_POW_ECC_ERR_HELP,

(POW_INT_CTL),3,POW Internal Control Register,POW,POW_POW_INT_CTL_HELP
T,Reserved-Reserved,1,58,Hex,15,POW_POW_INT_CTL_HELP,
O,PFR_DIS-High=perf pre=fetch reset mode disable,Enable,Disable,59,1,POW_POW_INT_CTL_HELP,
T,NBR_THR-NBR busy threshold,60,5,Hex,2,POW_POW_INT_CTL_HELP,

(POW_IQ_CNT0),2,X = POW Input Queue Count Register (1 per QOS level),POW,POW_POW_IQ_CNT0_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_CNT0_HELP,
T,IQ_CNT-Input queue count for QOS level X,33,32,Hex,8,POW_POW_IQ_CNT0_HELP,

(POW_IQ_CNT1),2,X = POW Input Queue Count Register (1 per QOS level),POW,POW_POW_IQ_CNT1_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_CNT1_HELP,
T,IQ_CNT-Input queue count for QOS level X,33,32,Hex,8,POW_POW_IQ_CNT1_HELP,

(POW_IQ_CNT2),2,X = POW Input Queue Count Register (1 per QOS level),POW,POW_POW_IQ_CNT2_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_CNT2_HELP,
T,IQ_CNT-Input queue count for QOS level X,33,32,Hex,8,POW_POW_IQ_CNT2_HELP,

(POW_IQ_CNT3),2,X = POW Input Queue Count Register (1 per QOS level),POW,POW_POW_IQ_CNT3_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_CNT3_HELP,
T,IQ_CNT-Input queue count for QOS level X,33,32,Hex,8,POW_POW_IQ_CNT3_HELP,

(POW_IQ_CNT4),2,X = POW Input Queue Count Register (1 per QOS level),POW,POW_POW_IQ_CNT4_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_CNT4_HELP,
T,IQ_CNT-Input queue count for QOS level X,33,32,Hex,8,POW_POW_IQ_CNT4_HELP,

(POW_IQ_CNT5),2,X = POW Input Queue Count Register (1 per QOS level),POW,POW_POW_IQ_CNT5_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_CNT5_HELP,
T,IQ_CNT-Input queue count for QOS level X,33,32,Hex,8,POW_POW_IQ_CNT5_HELP,

(POW_IQ_CNT6),2,X = POW Input Queue Count Register (1 per QOS level),POW,POW_POW_IQ_CNT6_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_CNT6_HELP,
T,IQ_CNT-Input queue count for QOS level X,33,32,Hex,8,POW_POW_IQ_CNT6_HELP,

(POW_IQ_CNT7),2,X = POW Input Queue Count Register (1 per QOS level),POW,POW_POW_IQ_CNT7_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_CNT7_HELP,
T,IQ_CNT-Input queue count for QOS level X,33,32,Hex,8,POW_POW_IQ_CNT7_HELP,

(POW_IQ_COM_CNT),2,POW Input Queue Combined Count Register,POW,POW_POW_IQ_COM_CNT_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_COM_CNT_HELP,
T,IQ_CNT-Input queue combined count,33,32,Hex,8,POW_POW_IQ_COM_CNT_HELP,

(POW_NOS_CNT),2,POW No-schedule Count Register,POW,POW_POW_NOS_CNT_HELP
T,Reserved-Reserved,1,55,Hex,14,POW_POW_NOS_CNT_HELP,
T,NOS_CNT-# of work queue entries on the no=schedule list,56,9,Hex,3,POW_POW_NOS_CNT_HELP,

(POW_NW_TIM),2,POW New Work Timer Period Register,POW,POW_POW_NW_TIM_HELP
T,Reserved-Reserved,1,54,Hex,14,POW_POW_NW_TIM_HELP,
T,NW_TIM-New work timer period,55,10,Hex,3,POW_POW_NW_TIM_HELP,

(POW_PP_GRP_MSK0),2,X = POW PP Group Mask Register (1 per PP),POW,POW_POW_PP_GRP_MSK0_HELP
T,Reserved-Reserved,1,48,Hex,12,POW_POW_PP_GRP_MSK0_HELP,
T,GRP_MSK-PPX group mask,49,16,Hex,4,POW_POW_PP_GRP_MSK0_HELP,

(POW_PP_GRP_MSK1),2,X = POW PP Group Mask Register (1 per PP),POW,POW_POW_PP_GRP_MSK1_HELP
T,Reserved-Reserved,1,48,Hex,12,POW_POW_PP_GRP_MSK1_HELP,
T,GRP_MSK-PPX group mask,49,16,Hex,4,POW_POW_PP_GRP_MSK1_HELP,

(POW_QOS_RND0),5,X = POW QOS Issue Round Register (4 rounds per register x 8 registers = 32 rounds),POW,POW_POW_QOS_RND0_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_QOS_RND0_HELP,
T,RND_P3-Round mask for round Xx4+3,33,8,Hex,2,POW_POW_QOS_RND0_HELP,
T,RND_P2-Round mask for round Xx4+2,41,8,Hex,2,POW_POW_QOS_RND0_HELP,
T,RND_P1-Round mask for round Xx4+1,49,8,Hex,2,POW_POW_QOS_RND0_HELP,
T,RND-Round mask for round Xx4,57,8,Hex,2,POW_POW_QOS_RND0_HELP,

(POW_QOS_RND1),5,X = POW QOS Issue Round Register (4 rounds per register x 8 registers = 32 rounds),POW,POW_POW_QOS_RND1_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_QOS_RND1_HELP,
T,RND_P3-Round mask for round Xx4+3,33,8,Hex,2,POW_POW_QOS_RND1_HELP,
T,RND_P2-Round mask for round Xx4+2,41,8,Hex,2,POW_POW_QOS_RND1_HELP,
T,RND_P1-Round mask for round Xx4+1,49,8,Hex,2,POW_POW_QOS_RND1_HELP,
T,RND-Round mask for round Xx4,57,8,Hex,2,POW_POW_QOS_RND1_HELP,

(POW_QOS_RND2),5,X = POW QOS Issue Round Register (4 rounds per register x 8 registers = 32 rounds),POW,POW_POW_QOS_RND2_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_QOS_RND2_HELP,
T,RND_P3-Round mask for round Xx4+3,33,8,Hex,2,POW_POW_QOS_RND2_HELP,
T,RND_P2-Round mask for round Xx4+2,41,8,Hex,2,POW_POW_QOS_RND2_HELP,
T,RND_P1-Round mask for round Xx4+1,49,8,Hex,2,POW_POW_QOS_RND2_HELP,
T,RND-Round mask for round Xx4,57,8,Hex,2,POW_POW_QOS_RND2_HELP,

(POW_QOS_RND3),5,X = POW QOS Issue Round Register (4 rounds per register x 8 registers = 32 rounds),POW,POW_POW_QOS_RND3_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_QOS_RND3_HELP,
T,RND_P3-Round mask for round Xx4+3,33,8,Hex,2,POW_POW_QOS_RND3_HELP,
T,RND_P2-Round mask for round Xx4+2,41,8,Hex,2,POW_POW_QOS_RND3_HELP,
T,RND_P1-Round mask for round Xx4+1,49,8,Hex,2,POW_POW_QOS_RND3_HELP,
T,RND-Round mask for round Xx4,57,8,Hex,2,POW_POW_QOS_RND3_HELP,

(POW_QOS_RND4),5,X = POW QOS Issue Round Register (4 rounds per register x 8 registers = 32 rounds),POW,POW_POW_QOS_RND4_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_QOS_RND4_HELP,
T,RND_P3-Round mask for round Xx4+3,33,8,Hex,2,POW_POW_QOS_RND4_HELP,
T,RND_P2-Round mask for round Xx4+2,41,8,Hex,2,POW_POW_QOS_RND4_HELP,
T,RND_P1-Round mask for round Xx4+1,49,8,Hex,2,POW_POW_QOS_RND4_HELP,
T,RND-Round mask for round Xx4,57,8,Hex,2,POW_POW_QOS_RND4_HELP,

(POW_QOS_RND5),5,X = POW QOS Issue Round Register (4 rounds per register x 8 registers = 32 rounds),POW,POW_POW_QOS_RND5_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_QOS_RND5_HELP,
T,RND_P3-Round mask for round Xx4+3,33,8,Hex,2,POW_POW_QOS_RND5_HELP,
T,RND_P2-Round mask for round Xx4+2,41,8,Hex,2,POW_POW_QOS_RND5_HELP,
T,RND_P1-Round mask for round Xx4+1,49,8,Hex,2,POW_POW_QOS_RND5_HELP,
T,RND-Round mask for round Xx4,57,8,Hex,2,POW_POW_QOS_RND5_HELP,

(POW_QOS_RND6),5,X = POW QOS Issue Round Register (4 rounds per register x 8 registers = 32 rounds),POW,POW_POW_QOS_RND6_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_QOS_RND6_HELP,
T,RND_P3-Round mask for round Xx4+3,33,8,Hex,2,POW_POW_QOS_RND6_HELP,
T,RND_P2-Round mask for round Xx4+2,41,8,Hex,2,POW_POW_QOS_RND6_HELP,
T,RND_P1-Round mask for round Xx4+1,49,8,Hex,2,POW_POW_QOS_RND6_HELP,
T,RND-Round mask for round Xx4,57,8,Hex,2,POW_POW_QOS_RND6_HELP,

(POW_QOS_RND7),5,X = POW QOS Issue Round Register (4 rounds per register x 8 registers = 32 rounds),POW,POW_POW_QOS_RND7_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_QOS_RND7_HELP,
T,RND_P3-Round mask for round Xx4+3,33,8,Hex,2,POW_POW_QOS_RND7_HELP,
T,RND_P2-Round mask for round Xx4+2,41,8,Hex,2,POW_POW_QOS_RND7_HELP,
T,RND_P1-Round mask for round Xx4+1,49,8,Hex,2,POW_POW_QOS_RND7_HELP,
T,RND-Round mask for round Xx4,57,8,Hex,2,POW_POW_QOS_RND7_HELP,

(POW_QOS_THR0),10,X = POW QOS Threshold Register (1 per QOS level),POW,POW_POW_QOS_THR0_HELP
T,Reserved-Reserved,1,7,Hex,2,POW_POW_QOS_THR0_HELP,
T,DES_CNT-# of buffers on de=schedule list,8,9,Hex,3,POW_POW_QOS_THR0_HELP,
T,Reserved-Reserved,17,3,Hex,1,POW_POW_QOS_THR0_HELP,
T,BUF_CNT-# of internal buffers allocated to QOS level X,20,9,Hex,3,POW_POW_QOS_THR0_HELP,
T,Reserved-Reserved,29,3,Hex,1,POW_POW_QOS_THR0_HELP,
T,FREE_CNT-# of total free buffers,32,9,Hex,3,POW_POW_QOS_THR0_HELP,
T,Reserved-Reserved,41,4,Hex,1,POW_POW_QOS_THR0_HELP,
T,MAX_THR-Max threshold for QOS level X,45,8,Hex,2,POW_POW_QOS_THR0_HELP,
T,Reserved-Reserved,53,4,Hex,1,POW_POW_QOS_THR0_HELP,
T,MIN_THR-Min threshold for QOS level X,57,8,Hex,2,POW_POW_QOS_THR0_HELP,

(POW_QOS_THR1),10,X = POW QOS Threshold Register (1 per QOS level),POW,POW_POW_QOS_THR1_HELP
T,Reserved-Reserved,1,7,Hex,2,POW_POW_QOS_THR1_HELP,
T,DES_CNT-# of buffers on de=schedule list,8,9,Hex,3,POW_POW_QOS_THR1_HELP,
T,Reserved-Reserved,17,3,Hex,1,POW_POW_QOS_THR1_HELP,
T,BUF_CNT-# of internal buffers allocated to QOS level X,20,9,Hex,3,POW_POW_QOS_THR1_HELP,
T,Reserved-Reserved,29,3,Hex,1,POW_POW_QOS_THR1_HELP,
T,FREE_CNT-# of total free buffers,32,9,Hex,3,POW_POW_QOS_THR1_HELP,
T,Reserved-Reserved,41,4,Hex,1,POW_POW_QOS_THR1_HELP,
T,MAX_THR-Max threshold for QOS level X,45,8,Hex,2,POW_POW_QOS_THR1_HELP,
T,Reserved-Reserved,53,4,Hex,1,POW_POW_QOS_THR1_HELP,
T,MIN_THR-Min threshold for QOS level X,57,8,Hex,2,POW_POW_QOS_THR1_HELP,

(POW_QOS_THR2),10,X = POW QOS Threshold Register (1 per QOS level),POW,POW_POW_QOS_THR2_HELP
T,Reserved-Reserved,1,7,Hex,2,POW_POW_QOS_THR2_HELP,
T,DES_CNT-# of buffers on de=schedule list,8,9,Hex,3,POW_POW_QOS_THR2_HELP,
T,Reserved-Reserved,17,3,Hex,1,POW_POW_QOS_THR2_HELP,
T,BUF_CNT-# of internal buffers allocated to QOS level X,20,9,Hex,3,POW_POW_QOS_THR2_HELP,
T,Reserved-Reserved,29,3,Hex,1,POW_POW_QOS_THR2_HELP,
T,FREE_CNT-# of total free buffers,32,9,Hex,3,POW_POW_QOS_THR2_HELP,
T,Reserved-Reserved,41,4,Hex,1,POW_POW_QOS_THR2_HELP,
T,MAX_THR-Max threshold for QOS level X,45,8,Hex,2,POW_POW_QOS_THR2_HELP,
T,Reserved-Reserved,53,4,Hex,1,POW_POW_QOS_THR2_HELP,
T,MIN_THR-Min threshold for QOS level X,57,8,Hex,2,POW_POW_QOS_THR2_HELP,

(POW_QOS_THR3),10,X = POW QOS Threshold Register (1 per QOS level),POW,POW_POW_QOS_THR3_HELP
T,Reserved-Reserved,1,7,Hex,2,POW_POW_QOS_THR3_HELP,
T,DES_CNT-# of buffers on de=schedule list,8,9,Hex,3,POW_POW_QOS_THR3_HELP,
T,Reserved-Reserved,17,3,Hex,1,POW_POW_QOS_THR3_HELP,
T,BUF_CNT-# of internal buffers allocated to QOS level X,20,9,Hex,3,POW_POW_QOS_THR3_HELP,
T,Reserved-Reserved,29,3,Hex,1,POW_POW_QOS_THR3_HELP,
T,FREE_CNT-# of total free buffers,32,9,Hex,3,POW_POW_QOS_THR3_HELP,
T,Reserved-Reserved,41,4,Hex,1,POW_POW_QOS_THR3_HELP,
T,MAX_THR-Max threshold for QOS level X,45,8,Hex,2,POW_POW_QOS_THR3_HELP,
T,Reserved-Reserved,53,4,Hex,1,POW_POW_QOS_THR3_HELP,
T,MIN_THR-Min threshold for QOS level X,57,8,Hex,2,POW_POW_QOS_THR3_HELP,

(POW_QOS_THR4),10,X = POW QOS Threshold Register (1 per QOS level),POW,POW_POW_QOS_THR4_HELP
T,Reserved-Reserved,1,7,Hex,2,POW_POW_QOS_THR4_HELP,
T,DES_CNT-# of buffers on de=schedule list,8,9,Hex,3,POW_POW_QOS_THR4_HELP,
T,Reserved-Reserved,17,3,Hex,1,POW_POW_QOS_THR4_HELP,
T,BUF_CNT-# of internal buffers allocated to QOS level X,20,9,Hex,3,POW_POW_QOS_THR4_HELP,
T,Reserved-Reserved,29,3,Hex,1,POW_POW_QOS_THR4_HELP,
T,FREE_CNT-# of total free buffers,32,9,Hex,3,POW_POW_QOS_THR4_HELP,
T,Reserved-Reserved,41,4,Hex,1,POW_POW_QOS_THR4_HELP,
T,MAX_THR-Max threshold for QOS level X,45,8,Hex,2,POW_POW_QOS_THR4_HELP,
T,Reserved-Reserved,53,4,Hex,1,POW_POW_QOS_THR4_HELP,
T,MIN_THR-Min threshold for QOS level X,57,8,Hex,2,POW_POW_QOS_THR4_HELP,

(POW_QOS_THR5),10,X = POW QOS Threshold Register (1 per QOS level),POW,POW_POW_QOS_THR5_HELP
T,Reserved-Reserved,1,7,Hex,2,POW_POW_QOS_THR5_HELP,
T,DES_CNT-# of buffers on de=schedule list,8,9,Hex,3,POW_POW_QOS_THR5_HELP,
T,Reserved-Reserved,17,3,Hex,1,POW_POW_QOS_THR5_HELP,
T,BUF_CNT-# of internal buffers allocated to QOS level X,20,9,Hex,3,POW_POW_QOS_THR5_HELP,
T,Reserved-Reserved,29,3,Hex,1,POW_POW_QOS_THR5_HELP,
T,FREE_CNT-# of total free buffers,32,9,Hex,3,POW_POW_QOS_THR5_HELP,
T,Reserved-Reserved,41,4,Hex,1,POW_POW_QOS_THR5_HELP,
T,MAX_THR-Max threshold for QOS level X,45,8,Hex,2,POW_POW_QOS_THR5_HELP,
T,Reserved-Reserved,53,4,Hex,1,POW_POW_QOS_THR5_HELP,
T,MIN_THR-Min threshold for QOS level X,57,8,Hex,2,POW_POW_QOS_THR5_HELP,

(POW_QOS_THR6),10,X = POW QOS Threshold Register (1 per QOS level),POW,POW_POW_QOS_THR6_HELP
T,Reserved-Reserved,1,7,Hex,2,POW_POW_QOS_THR6_HELP,
T,DES_CNT-# of buffers on de=schedule list,8,9,Hex,3,POW_POW_QOS_THR6_HELP,
T,Reserved-Reserved,17,3,Hex,1,POW_POW_QOS_THR6_HELP,
T,BUF_CNT-# of internal buffers allocated to QOS level X,20,9,Hex,3,POW_POW_QOS_THR6_HELP,
T,Reserved-Reserved,29,3,Hex,1,POW_POW_QOS_THR6_HELP,
T,FREE_CNT-# of total free buffers,32,9,Hex,3,POW_POW_QOS_THR6_HELP,
T,Reserved-Reserved,41,4,Hex,1,POW_POW_QOS_THR6_HELP,
T,MAX_THR-Max threshold for QOS level X,45,8,Hex,2,POW_POW_QOS_THR6_HELP,
T,Reserved-Reserved,53,4,Hex,1,POW_POW_QOS_THR6_HELP,
T,MIN_THR-Min threshold for QOS level X,57,8,Hex,2,POW_POW_QOS_THR6_HELP,

(POW_QOS_THR7),10,X = POW QOS Threshold Register (1 per QOS level),POW,POW_POW_QOS_THR7_HELP
T,Reserved-Reserved,1,7,Hex,2,POW_POW_QOS_THR7_HELP,
T,DES_CNT-# of buffers on de=schedule list,8,9,Hex,3,POW_POW_QOS_THR7_HELP,
T,Reserved-Reserved,17,3,Hex,1,POW_POW_QOS_THR7_HELP,
T,BUF_CNT-# of internal buffers allocated to QOS level X,20,9,Hex,3,POW_POW_QOS_THR7_HELP,
T,Reserved-Reserved,29,3,Hex,1,POW_POW_QOS_THR7_HELP,
T,FREE_CNT-# of total free buffers,32,9,Hex,3,POW_POW_QOS_THR7_HELP,
T,Reserved-Reserved,41,4,Hex,1,POW_POW_QOS_THR7_HELP,
T,MAX_THR-Max threshold for QOS level X,45,8,Hex,2,POW_POW_QOS_THR7_HELP,
T,Reserved-Reserved,53,4,Hex,1,POW_POW_QOS_THR7_HELP,
T,MIN_THR-Min threshold for QOS level X,57,8,Hex,2,POW_POW_QOS_THR7_HELP,

(POW_TS_PC),2,POW Tag Switch Performance Counter,POW,POW_POW_TS_PC_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_TS_PC_HELP,
T,TS_PC-Tag switch performance counter,33,32,Hex,8,POW_POW_TS_PC_HELP,

(POW_WA_COM_PC),2,POW Work Add Combined Performance Counter,POW,POW_POW_WA_COM_PC_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WA_COM_PC_HELP,
T,WA_PC-Work add combined performance counter,33,32,Hex,8,POW_POW_WA_COM_PC_HELP,

(POW_WA_PC0),2,X = POW Work Add Performance Counter (1 per QOS level),POW,POW_POW_WA_PC0_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WA_PC0_HELP,
T,WA_PC-Work add performance counter for QOS level X,33,32,Hex,8,POW_POW_WA_PC0_HELP,

(POW_WA_PC1),2,X = POW Work Add Performance Counter (1 per QOS level),POW,POW_POW_WA_PC1_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WA_PC1_HELP,
T,WA_PC-Work add performance counter for QOS level X,33,32,Hex,8,POW_POW_WA_PC1_HELP,

(POW_WA_PC2),2,X = POW Work Add Performance Counter (1 per QOS level),POW,POW_POW_WA_PC2_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WA_PC2_HELP,
T,WA_PC-Work add performance counter for QOS level X,33,32,Hex,8,POW_POW_WA_PC2_HELP,

(POW_WA_PC3),2,X = POW Work Add Performance Counter (1 per QOS level),POW,POW_POW_WA_PC3_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WA_PC3_HELP,
T,WA_PC-Work add performance counter for QOS level X,33,32,Hex,8,POW_POW_WA_PC3_HELP,

(POW_WA_PC4),2,X = POW Work Add Performance Counter (1 per QOS level),POW,POW_POW_WA_PC4_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WA_PC4_HELP,
T,WA_PC-Work add performance counter for QOS level X,33,32,Hex,8,POW_POW_WA_PC4_HELP,

(POW_WA_PC5),2,X = POW Work Add Performance Counter (1 per QOS level),POW,POW_POW_WA_PC5_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WA_PC5_HELP,
T,WA_PC-Work add performance counter for QOS level X,33,32,Hex,8,POW_POW_WA_PC5_HELP,

(POW_WA_PC6),2,X = POW Work Add Performance Counter (1 per QOS level),POW,POW_POW_WA_PC6_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WA_PC6_HELP,
T,WA_PC-Work add performance counter for QOS level X,33,32,Hex,8,POW_POW_WA_PC6_HELP,

(POW_WA_PC7),2,X = POW Work Add Performance Counter (1 per QOS level),POW,POW_POW_WA_PC7_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WA_PC7_HELP,
T,WA_PC-Work add performance counter for QOS level X,33,32,Hex,8,POW_POW_WA_PC7_HELP,

(POW_WQ_INT),3,POW Work Queue Interrupt Register,POW,POW_POW_WQ_INT_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WQ_INT_HELP,
T,IQ_DIS-Input queue interrupt temporary disable mask,33,16,Hex,4,POW_POW_WQ_INT_HELP,
T,WQ_INT-Work queue interrupt bits,49,16,Hex,4,POW_POW_WQ_INT_HELP,

(POW_WQ_INT_CNT0),6,X = POW Work Queue Interrupt Count Register (1 per group),POW,POW_POW_WQ_INT_CNT0_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT0_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT0_HELP,
T,Reserved-Reserved,41,3,Hex,1,POW_POW_WQ_INT_CNT0_HELP,
T,DS_CNT-De=schedule executable count for group X,44,9,Hex,3,POW_POW_WQ_INT_CNT0_HELP,
T,Reserved-Reserved,53,3,Hex,1,POW_POW_WQ_INT_CNT0_HELP,
T,IQ_CNT-Input queue executable count for group X,56,9,Hex,3,POW_POW_WQ_INT_CNT0_HELP,

(POW_WQ_INT_CNT1),6,X = POW Work Queue Interrupt Count Register (1 per group),POW,POW_POW_WQ_INT_CNT1_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT1_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT1_HELP,
T,Reserved-Reserved,41,3,Hex,1,POW_POW_WQ_INT_CNT1_HELP,
T,DS_CNT-De=schedule executable count for group X,44,9,Hex,3,POW_POW_WQ_INT_CNT1_HELP,
T,Reserved-Reserved,53,3,Hex,1,POW_POW_WQ_INT_CNT1_HELP,
T,IQ_CNT-Input queue executable count for group X,56,9,Hex,3,POW_POW_WQ_INT_CNT1_HELP,

(POW_WQ_INT_CNT2),6,X = POW Work Queue Interrupt Count Register (1 per group),POW,POW_POW_WQ_INT_CNT2_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT2_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT2_HELP,
T,Reserved-Reserved,41,3,Hex,1,POW_POW_WQ_INT_CNT2_HELP,
T,DS_CNT-De=schedule executable count for group X,44,9,Hex,3,POW_POW_WQ_INT_CNT2_HELP,
T,Reserved-Reserved,53,3,Hex,1,POW_POW_WQ_INT_CNT2_HELP,
T,IQ_CNT-Input queue executable count for group X,56,9,Hex,3,POW_POW_WQ_INT_CNT2_HELP,

(POW_WQ_INT_CNT3),6,X = POW Work Queue Interrupt Count Register (1 per group),POW,POW_POW_WQ_INT_CNT3_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT3_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT3_HELP,
T,Reserved-Reserved,41,3,Hex,1,POW_POW_WQ_INT_CNT3_HELP,
T,DS_CNT-De=schedule executable count for group X,44,9,Hex,3,POW_POW_WQ_INT_CNT3_HELP,
T,Reserved-Reserved,53,3,Hex,1,POW_POW_WQ_INT_CNT3_HELP,
T,IQ_CNT-Input queue executable count for group X,56,9,Hex,3,POW_POW_WQ_INT_CNT3_HELP,

(POW_WQ_INT_CNT4),6,X = POW Work Queue Interrupt Count Register (1 per group),POW,POW_POW_WQ_INT_CNT4_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT4_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT4_HELP,
T,Reserved-Reserved,41,3,Hex,1,POW_POW_WQ_INT_CNT4_HELP,
T,DS_CNT-De=schedule executable count for group X,44,9,Hex,3,POW_POW_WQ_INT_CNT4_HELP,
T,Reserved-Reserved,53,3,Hex,1,POW_POW_WQ_INT_CNT4_HELP,
T,IQ_CNT-Input queue executable count for group X,56,9,Hex,3,POW_POW_WQ_INT_CNT4_HELP,

(POW_WQ_INT_CNT5),6,X = POW Work Queue Interrupt Count Register (1 per group),POW,POW_POW_WQ_INT_CNT5_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT5_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT5_HELP,
T,Reserved-Reserved,41,3,Hex,1,POW_POW_WQ_INT_CNT5_HELP,
T,DS_CNT-De=schedule executable count for group X,44,9,Hex,3,POW_POW_WQ_INT_CNT5_HELP,
T,Reserved-Reserved,53,3,Hex,1,POW_POW_WQ_INT_CNT5_HELP,
T,IQ_CNT-Input queue executable count for group X,56,9,Hex,3,POW_POW_WQ_INT_CNT5_HELP,

(POW_WQ_INT_CNT6),6,X = POW Work Queue Interrupt Count Register (1 per group),POW,POW_POW_WQ_INT_CNT6_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT6_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT6_HELP,
T,Reserved-Reserved,41,3,Hex,1,POW_POW_WQ_INT_CNT6_HELP,
T,DS_CNT-De=schedule executable count for group X,44,9,Hex,3,POW_POW_WQ_INT_CNT6_HELP,
T,Reserved-Reserved,53,3,Hex,1,POW_POW_WQ_INT_CNT6_HELP,
T,IQ_CNT-Input queue executable count for group X,56,9,Hex,3,POW_POW_WQ_INT_CNT6_HELP,

(POW_WQ_INT_CNT7),6,X = POW Work Queue Interrupt Count Register (1 per group),POW,POW_POW_WQ_INT_CNT7_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT7_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT7_HELP,
T,Reserved-Reserved,41,3,Hex,1,POW_POW_WQ_INT_CNT7_HELP,
T,DS_CNT-De=schedule executable count for group X,44,9,Hex,3,POW_POW_WQ_INT_CNT7_HELP,
T,Reserved-Reserved,53,3,Hex,1,POW_POW_WQ_INT_CNT7_HELP,
T,IQ_CNT-Input queue executable count for group X,56,9,Hex,3,POW_POW_WQ_INT_CNT7_HELP,

(POW_WQ_INT_CNT8),6,X = POW Work Queue Interrupt Count Register (1 per group),POW,POW_POW_WQ_INT_CNT8_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT8_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT8_HELP,
T,Reserved-Reserved,41,3,Hex,1,POW_POW_WQ_INT_CNT8_HELP,
T,DS_CNT-De=schedule executable count for group X,44,9,Hex,3,POW_POW_WQ_INT_CNT8_HELP,
T,Reserved-Reserved,53,3,Hex,1,POW_POW_WQ_INT_CNT8_HELP,
T,IQ_CNT-Input queue executable count for group X,56,9,Hex,3,POW_POW_WQ_INT_CNT8_HELP,

(POW_WQ_INT_CNT9),6,X = POW Work Queue Interrupt Count Register (1 per group),POW,POW_POW_WQ_INT_CNT9_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT9_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT9_HELP,
T,Reserved-Reserved,41,3,Hex,1,POW_POW_WQ_INT_CNT9_HELP,
T,DS_CNT-De=schedule executable count for group X,44,9,Hex,3,POW_POW_WQ_INT_CNT9_HELP,
T,Reserved-Reserved,53,3,Hex,1,POW_POW_WQ_INT_CNT9_HELP,
T,IQ_CNT-Input queue executable count for group X,56,9,Hex,3,POW_POW_WQ_INT_CNT9_HELP,

(POW_WQ_INT_CNT10),6,X = POW Work Queue Interrupt Count Register (1 per group),POW,POW_POW_WQ_INT_CNT10_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT10_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT10_HELP,
T,Reserved-Reserved,41,3,Hex,1,POW_POW_WQ_INT_CNT10_HELP,
T,DS_CNT-De=schedule executable count for group X,44,9,Hex,3,POW_POW_WQ_INT_CNT10_HELP,
T,Reserved-Reserved,53,3,Hex,1,POW_POW_WQ_INT_CNT10_HELP,
T,IQ_CNT-Input queue executable count for group X,56,9,Hex,3,POW_POW_WQ_INT_CNT10_HELP,

(POW_WQ_INT_CNT11),6,X = POW Work Queue Interrupt Count Register (1 per group),POW,POW_POW_WQ_INT_CNT11_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT11_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT11_HELP,
T,Reserved-Reserved,41,3,Hex,1,POW_POW_WQ_INT_CNT11_HELP,
T,DS_CNT-De=schedule executable count for group X,44,9,Hex,3,POW_POW_WQ_INT_CNT11_HELP,
T,Reserved-Reserved,53,3,Hex,1,POW_POW_WQ_INT_CNT11_HELP,
T,IQ_CNT-Input queue executable count for group X,56,9,Hex,3,POW_POW_WQ_INT_CNT11_HELP,

(POW_WQ_INT_CNT12),6,X = POW Work Queue Interrupt Count Register (1 per group),POW,POW_POW_WQ_INT_CNT12_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT12_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT12_HELP,
T,Reserved-Reserved,41,3,Hex,1,POW_POW_WQ_INT_CNT12_HELP,
T,DS_CNT-De=schedule executable count for group X,44,9,Hex,3,POW_POW_WQ_INT_CNT12_HELP,
T,Reserved-Reserved,53,3,Hex,1,POW_POW_WQ_INT_CNT12_HELP,
T,IQ_CNT-Input queue executable count for group X,56,9,Hex,3,POW_POW_WQ_INT_CNT12_HELP,

(POW_WQ_INT_CNT13),6,X = POW Work Queue Interrupt Count Register (1 per group),POW,POW_POW_WQ_INT_CNT13_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT13_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT13_HELP,
T,Reserved-Reserved,41,3,Hex,1,POW_POW_WQ_INT_CNT13_HELP,
T,DS_CNT-De=schedule executable count for group X,44,9,Hex,3,POW_POW_WQ_INT_CNT13_HELP,
T,Reserved-Reserved,53,3,Hex,1,POW_POW_WQ_INT_CNT13_HELP,
T,IQ_CNT-Input queue executable count for group X,56,9,Hex,3,POW_POW_WQ_INT_CNT13_HELP,

(POW_WQ_INT_CNT14),6,X = POW Work Queue Interrupt Count Register (1 per group),POW,POW_POW_WQ_INT_CNT14_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT14_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT14_HELP,
T,Reserved-Reserved,41,3,Hex,1,POW_POW_WQ_INT_CNT14_HELP,
T,DS_CNT-De=schedule executable count for group X,44,9,Hex,3,POW_POW_WQ_INT_CNT14_HELP,
T,Reserved-Reserved,53,3,Hex,1,POW_POW_WQ_INT_CNT14_HELP,
T,IQ_CNT-Input queue executable count for group X,56,9,Hex,3,POW_POW_WQ_INT_CNT14_HELP,

(POW_WQ_INT_CNT15),6,X = POW Work Queue Interrupt Count Register (1 per group),POW,POW_POW_WQ_INT_CNT15_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT15_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT15_HELP,
T,Reserved-Reserved,41,3,Hex,1,POW_POW_WQ_INT_CNT15_HELP,
T,DS_CNT-De=schedule executable count for group X,44,9,Hex,3,POW_POW_WQ_INT_CNT15_HELP,
T,Reserved-Reserved,53,3,Hex,1,POW_POW_WQ_INT_CNT15_HELP,
T,IQ_CNT-Input queue executable count for group X,56,9,Hex,3,POW_POW_WQ_INT_CNT15_HELP,

(POW_WQ_INT_PC),5,POW Work Queue Interrupt Periodic Counter Register,POW,POW_POW_WQ_INT_PC_HELP
T,Reserved-Reserved,1,4,Hex,1,POW_POW_WQ_INT_PC_HELP,
T,PC-Work queue interrupt periodic counter,5,28,Hex,7,POW_POW_WQ_INT_PC_HELP,
T,Reserved-Reserved,33,4,Hex,1,POW_POW_WQ_INT_PC_HELP,
T,PC_THR-Work queue interrupt periodic counter threshold,37,20,Hex,5,POW_POW_WQ_INT_PC_HELP,
T,Reserved-Reserved,57,8,Hex,2,POW_POW_WQ_INT_PC_HELP,

(POW_WQ_INT_THR0),7,X = POW Work Queue Interrupt Threshold Register (1 per group),POW,POW_POW_WQ_INT_THR0_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR0_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR0_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR0_HELP,
T,Reserved-Reserved,41,4,Hex,1,POW_POW_WQ_INT_THR0_HELP,
T,DS_THR-De=schedule count threshold for group X,45,8,Hex,2,POW_POW_WQ_INT_THR0_HELP,
T,Reserved-Reserved,53,4,Hex,1,POW_POW_WQ_INT_THR0_HELP,
T,IQ_THR-Input queue count threshold for group X,57,8,Hex,2,POW_POW_WQ_INT_THR0_HELP,

(POW_WQ_INT_THR1),7,X = POW Work Queue Interrupt Threshold Register (1 per group),POW,POW_POW_WQ_INT_THR1_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR1_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR1_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR1_HELP,
T,Reserved-Reserved,41,4,Hex,1,POW_POW_WQ_INT_THR1_HELP,
T,DS_THR-De=schedule count threshold for group X,45,8,Hex,2,POW_POW_WQ_INT_THR1_HELP,
T,Reserved-Reserved,53,4,Hex,1,POW_POW_WQ_INT_THR1_HELP,
T,IQ_THR-Input queue count threshold for group X,57,8,Hex,2,POW_POW_WQ_INT_THR1_HELP,

(POW_WQ_INT_THR2),7,X = POW Work Queue Interrupt Threshold Register (1 per group),POW,POW_POW_WQ_INT_THR2_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR2_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR2_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR2_HELP,
T,Reserved-Reserved,41,4,Hex,1,POW_POW_WQ_INT_THR2_HELP,
T,DS_THR-De=schedule count threshold for group X,45,8,Hex,2,POW_POW_WQ_INT_THR2_HELP,
T,Reserved-Reserved,53,4,Hex,1,POW_POW_WQ_INT_THR2_HELP,
T,IQ_THR-Input queue count threshold for group X,57,8,Hex,2,POW_POW_WQ_INT_THR2_HELP,

(POW_WQ_INT_THR3),7,X = POW Work Queue Interrupt Threshold Register (1 per group),POW,POW_POW_WQ_INT_THR3_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR3_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR3_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR3_HELP,
T,Reserved-Reserved,41,4,Hex,1,POW_POW_WQ_INT_THR3_HELP,
T,DS_THR-De=schedule count threshold for group X,45,8,Hex,2,POW_POW_WQ_INT_THR3_HELP,
T,Reserved-Reserved,53,4,Hex,1,POW_POW_WQ_INT_THR3_HELP,
T,IQ_THR-Input queue count threshold for group X,57,8,Hex,2,POW_POW_WQ_INT_THR3_HELP,

(POW_WQ_INT_THR4),7,X = POW Work Queue Interrupt Threshold Register (1 per group),POW,POW_POW_WQ_INT_THR4_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR4_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR4_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR4_HELP,
T,Reserved-Reserved,41,4,Hex,1,POW_POW_WQ_INT_THR4_HELP,
T,DS_THR-De=schedule count threshold for group X,45,8,Hex,2,POW_POW_WQ_INT_THR4_HELP,
T,Reserved-Reserved,53,4,Hex,1,POW_POW_WQ_INT_THR4_HELP,
T,IQ_THR-Input queue count threshold for group X,57,8,Hex,2,POW_POW_WQ_INT_THR4_HELP,

(POW_WQ_INT_THR5),7,X = POW Work Queue Interrupt Threshold Register (1 per group),POW,POW_POW_WQ_INT_THR5_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR5_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR5_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR5_HELP,
T,Reserved-Reserved,41,4,Hex,1,POW_POW_WQ_INT_THR5_HELP,
T,DS_THR-De=schedule count threshold for group X,45,8,Hex,2,POW_POW_WQ_INT_THR5_HELP,
T,Reserved-Reserved,53,4,Hex,1,POW_POW_WQ_INT_THR5_HELP,
T,IQ_THR-Input queue count threshold for group X,57,8,Hex,2,POW_POW_WQ_INT_THR5_HELP,

(POW_WQ_INT_THR6),7,X = POW Work Queue Interrupt Threshold Register (1 per group),POW,POW_POW_WQ_INT_THR6_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR6_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR6_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR6_HELP,
T,Reserved-Reserved,41,4,Hex,1,POW_POW_WQ_INT_THR6_HELP,
T,DS_THR-De=schedule count threshold for group X,45,8,Hex,2,POW_POW_WQ_INT_THR6_HELP,
T,Reserved-Reserved,53,4,Hex,1,POW_POW_WQ_INT_THR6_HELP,
T,IQ_THR-Input queue count threshold for group X,57,8,Hex,2,POW_POW_WQ_INT_THR6_HELP,

(POW_WQ_INT_THR7),7,X = POW Work Queue Interrupt Threshold Register (1 per group),POW,POW_POW_WQ_INT_THR7_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR7_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR7_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR7_HELP,
T,Reserved-Reserved,41,4,Hex,1,POW_POW_WQ_INT_THR7_HELP,
T,DS_THR-De=schedule count threshold for group X,45,8,Hex,2,POW_POW_WQ_INT_THR7_HELP,
T,Reserved-Reserved,53,4,Hex,1,POW_POW_WQ_INT_THR7_HELP,
T,IQ_THR-Input queue count threshold for group X,57,8,Hex,2,POW_POW_WQ_INT_THR7_HELP,

(POW_WQ_INT_THR8),7,X = POW Work Queue Interrupt Threshold Register (1 per group),POW,POW_POW_WQ_INT_THR8_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR8_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR8_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR8_HELP,
T,Reserved-Reserved,41,4,Hex,1,POW_POW_WQ_INT_THR8_HELP,
T,DS_THR-De=schedule count threshold for group X,45,8,Hex,2,POW_POW_WQ_INT_THR8_HELP,
T,Reserved-Reserved,53,4,Hex,1,POW_POW_WQ_INT_THR8_HELP,
T,IQ_THR-Input queue count threshold for group X,57,8,Hex,2,POW_POW_WQ_INT_THR8_HELP,

(POW_WQ_INT_THR9),7,X = POW Work Queue Interrupt Threshold Register (1 per group),POW,POW_POW_WQ_INT_THR9_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR9_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR9_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR9_HELP,
T,Reserved-Reserved,41,4,Hex,1,POW_POW_WQ_INT_THR9_HELP,
T,DS_THR-De=schedule count threshold for group X,45,8,Hex,2,POW_POW_WQ_INT_THR9_HELP,
T,Reserved-Reserved,53,4,Hex,1,POW_POW_WQ_INT_THR9_HELP,
T,IQ_THR-Input queue count threshold for group X,57,8,Hex,2,POW_POW_WQ_INT_THR9_HELP,

(POW_WQ_INT_THR10),7,X = POW Work Queue Interrupt Threshold Register (1 per group),POW,POW_POW_WQ_INT_THR10_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR10_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR10_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR10_HELP,
T,Reserved-Reserved,41,4,Hex,1,POW_POW_WQ_INT_THR10_HELP,
T,DS_THR-De=schedule count threshold for group X,45,8,Hex,2,POW_POW_WQ_INT_THR10_HELP,
T,Reserved-Reserved,53,4,Hex,1,POW_POW_WQ_INT_THR10_HELP,
T,IQ_THR-Input queue count threshold for group X,57,8,Hex,2,POW_POW_WQ_INT_THR10_HELP,

(POW_WQ_INT_THR11),7,X = POW Work Queue Interrupt Threshold Register (1 per group),POW,POW_POW_WQ_INT_THR11_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR11_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR11_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR11_HELP,
T,Reserved-Reserved,41,4,Hex,1,POW_POW_WQ_INT_THR11_HELP,
T,DS_THR-De=schedule count threshold for group X,45,8,Hex,2,POW_POW_WQ_INT_THR11_HELP,
T,Reserved-Reserved,53,4,Hex,1,POW_POW_WQ_INT_THR11_HELP,
T,IQ_THR-Input queue count threshold for group X,57,8,Hex,2,POW_POW_WQ_INT_THR11_HELP,

(POW_WQ_INT_THR12),7,X = POW Work Queue Interrupt Threshold Register (1 per group),POW,POW_POW_WQ_INT_THR12_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR12_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR12_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR12_HELP,
T,Reserved-Reserved,41,4,Hex,1,POW_POW_WQ_INT_THR12_HELP,
T,DS_THR-De=schedule count threshold for group X,45,8,Hex,2,POW_POW_WQ_INT_THR12_HELP,
T,Reserved-Reserved,53,4,Hex,1,POW_POW_WQ_INT_THR12_HELP,
T,IQ_THR-Input queue count threshold for group X,57,8,Hex,2,POW_POW_WQ_INT_THR12_HELP,

(POW_WQ_INT_THR13),7,X = POW Work Queue Interrupt Threshold Register (1 per group),POW,POW_POW_WQ_INT_THR13_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR13_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR13_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR13_HELP,
T,Reserved-Reserved,41,4,Hex,1,POW_POW_WQ_INT_THR13_HELP,
T,DS_THR-De=schedule count threshold for group X,45,8,Hex,2,POW_POW_WQ_INT_THR13_HELP,
T,Reserved-Reserved,53,4,Hex,1,POW_POW_WQ_INT_THR13_HELP,
T,IQ_THR-Input queue count threshold for group X,57,8,Hex,2,POW_POW_WQ_INT_THR13_HELP,

(POW_WQ_INT_THR14),7,X = POW Work Queue Interrupt Threshold Register (1 per group),POW,POW_POW_WQ_INT_THR14_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR14_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR14_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR14_HELP,
T,Reserved-Reserved,41,4,Hex,1,POW_POW_WQ_INT_THR14_HELP,
T,DS_THR-De=schedule count threshold for group X,45,8,Hex,2,POW_POW_WQ_INT_THR14_HELP,
T,Reserved-Reserved,53,4,Hex,1,POW_POW_WQ_INT_THR14_HELP,
T,IQ_THR-Input queue count threshold for group X,57,8,Hex,2,POW_POW_WQ_INT_THR14_HELP,

(POW_WQ_INT_THR15),7,X = POW Work Queue Interrupt Threshold Register (1 per group),POW,POW_POW_WQ_INT_THR15_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR15_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR15_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR15_HELP,
T,Reserved-Reserved,41,4,Hex,1,POW_POW_WQ_INT_THR15_HELP,
T,DS_THR-De=schedule count threshold for group X,45,8,Hex,2,POW_POW_WQ_INT_THR15_HELP,
T,Reserved-Reserved,53,4,Hex,1,POW_POW_WQ_INT_THR15_HELP,
T,IQ_THR-Input queue count threshold for group X,57,8,Hex,2,POW_POW_WQ_INT_THR15_HELP,

(POW_WS_PC0),2,X = POW Work Schedule Performance Counter (1 per group),POW,POW_POW_WS_PC0_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC0_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC0_HELP,

(POW_WS_PC1),2,X = POW Work Schedule Performance Counter (1 per group),POW,POW_POW_WS_PC1_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC1_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC1_HELP,

(POW_WS_PC2),2,X = POW Work Schedule Performance Counter (1 per group),POW,POW_POW_WS_PC2_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC2_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC2_HELP,

(POW_WS_PC3),2,X = POW Work Schedule Performance Counter (1 per group),POW,POW_POW_WS_PC3_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC3_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC3_HELP,

(POW_WS_PC4),2,X = POW Work Schedule Performance Counter (1 per group),POW,POW_POW_WS_PC4_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC4_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC4_HELP,

(POW_WS_PC5),2,X = POW Work Schedule Performance Counter (1 per group),POW,POW_POW_WS_PC5_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC5_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC5_HELP,

(POW_WS_PC6),2,X = POW Work Schedule Performance Counter (1 per group),POW,POW_POW_WS_PC6_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC6_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC6_HELP,

(POW_WS_PC7),2,X = POW Work Schedule Performance Counter (1 per group),POW,POW_POW_WS_PC7_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC7_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC7_HELP,

(POW_WS_PC8),2,X = POW Work Schedule Performance Counter (1 per group),POW,POW_POW_WS_PC8_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC8_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC8_HELP,

(POW_WS_PC9),2,X = POW Work Schedule Performance Counter (1 per group),POW,POW_POW_WS_PC9_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC9_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC9_HELP,

(POW_WS_PC10),2,X = POW Work Schedule Performance Counter (1 per group),POW,POW_POW_WS_PC10_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC10_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC10_HELP,

(POW_WS_PC11),2,X = POW Work Schedule Performance Counter (1 per group),POW,POW_POW_WS_PC11_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC11_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC11_HELP,

(POW_WS_PC12),2,X = POW Work Schedule Performance Counter (1 per group),POW,POW_POW_WS_PC12_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC12_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC12_HELP,

(POW_WS_PC13),2,X = POW Work Schedule Performance Counter (1 per group),POW,POW_POW_WS_PC13_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC13_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC13_HELP,

(POW_WS_PC14),2,X = POW Work Schedule Performance Counter (1 per group),POW,POW_POW_WS_PC14_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC14_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC14_HELP,

(POW_WS_PC15),2,X = POW Work Schedule Performance Counter (1 per group),POW,POW_POW_WS_PC15_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC15_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC15_HELP,

(RNM_BIST_STATUS),3,RNM's BIST Status Register,RNM,RNM_RNM_BIST_STATUS_HELP
T,Reserved-Reserved,1,62,Hex,16,RNM_RNM_BIST_STATUS_HELP,
O,RRC-Status of RRC block bist.,Enable,Disable,63,1,RNM_RNM_BIST_STATUS_HELP,
O,MEM-Status of MEM block bist.,Enable,Disable,64,1,RNM_RNM_BIST_STATUS_HELP,

(RNM_CTL_STATUS),5,RNM's Control/Status Register,RNM,RNM_RNM_CTL_STATUS_HELP
T,Reserved-Reserved,1,60,Hex,15,RNM_RNM_CTL_STATUS_HELP,
O,RNG_RST-Reset RNG as core reset.,Enable,Disable,61,1,RNM_RNM_CTL_STATUS_HELP,
O,RNM_RST-Reset the RNM as core reset except for register,Enable,Disable,62,1,RNM_RNM_CTL_STATUS_HELP,
O,RNG_EN-Enable the output of the RNG.,Enable,Disable,63,1,RNM_RNM_CTL_STATUS_HELP,
O,ENT_EN-Entropy enable for random number generator.,Enable,Disable,64,1,RNM_RNM_CTL_STATUS_HELP,

(SMI0_CLK),8,Clock Control Register,SMI,SMI_SMI0_CLK_HELP
T,Reserved-Reserved,1,43,Hex,11,SMI_SMI0_CLK_HELP,
T,SAMPLE_HI-When to sample read data (extended bits),44,5,Hex,2,SMI_SMI0_CLK_HELP,
O,SAMPLE_MODE-Read Data sampling mode,Enable,Disable,49,1,SMI_SMI0_CLK_HELP,
O,Reserved-Reserved,Enable,Disable,50,1,SMI_SMI0_CLK_HELP,
O,CLK_IDLE-Do not toggle MDC on idle cycles,Enable,Disable,51,1,SMI_SMI0_CLK_HELP,
O,PREAMBLE-Send PREAMBLE on SMI transacton,Enable,Disable,52,1,SMI_SMI0_CLK_HELP,
T,SAMPLE-When to sample read data,53,4,Hex,1,SMI_SMI0_CLK_HELP,
T,PHASE-MDC Clock Phase,57,8,Hex,2,SMI_SMI0_CLK_HELP,

(SMI0_CMD),6,Force a Read/Write command to the PHY,SMI,SMI_SMI0_CMD_HELP
T,Reserved-Reserved,1,47,Hex,12,SMI_SMI0_CMD_HELP,
O,PHY_OP-PHY Opcode,Enable,Disable,48,1,SMI_SMI0_CMD_HELP,
T,Reserved-Reserved,49,3,Hex,1,SMI_SMI0_CMD_HELP,
T,PHY_ADR-PHY Address,52,5,Hex,2,SMI_SMI0_CMD_HELP,
T,Reserved-Reserved,57,3,Hex,1,SMI_SMI0_CMD_HELP,
T,REG_ADR-PHY Register Offset,60,5,Hex,2,SMI_SMI0_CMD_HELP,

(SMI0_EN),2,Enable the SMI interface,SMI,SMI_SMI0_EN_HELP
T,Reserved-Reserved,1,63,Hex,16,SMI_SMI0_EN_HELP,
O,EN-Interface enable,Enable,Disable,64,1,SMI_SMI0_EN_HELP,

(SMI0_RD_DAT),4,SMI Read Data,SMI,SMI_SMI0_RD_DAT_HELP
T,Reserved-Reserved,1,46,Hex,12,SMI_SMI0_RD_DAT_HELP,
O,PENDING-Read Xaction Pending,Enable,Disable,47,1,SMI_SMI0_RD_DAT_HELP,
O,VAL-Read Data Valid,Enable,Disable,48,1,SMI_SMI0_RD_DAT_HELP,
T,DAT-Read Data,49,16,Hex,4,SMI_SMI0_RD_DAT_HELP,

(SMI0_WR_DAT),4,SMI Write Data,SMI,SMI_SMI0_WR_DAT_HELP
T,Reserved-Reserved,1,46,Hex,12,SMI_SMI0_WR_DAT_HELP,
O,PENDING-Write Xaction Pending,Enable,Disable,47,1,SMI_SMI0_WR_DAT_HELP,
O,VAL-Write Data Valid,Enable,Disable,48,1,SMI_SMI0_WR_DAT_HELP,
T,DAT-Write Data,49,16,Hex,4,SMI_SMI0_WR_DAT_HELP,

(TIM_MEM_DEBUG0),6,Type=RSL,TIM,TIM_TIM_MEM_DEBUG0_HELP
T,Reserved-Reserved,1,16,Hex,4,TIM_TIM_MEM_DEBUG0_HELP,
O,ENA-Ring timer enable,Enable,Disable,17,1,TIM_TIM_MEM_DEBUG0_HELP,
O,Reserved-Reserved,Enable,Disable,18,1,TIM_TIM_MEM_DEBUG0_HELP,
T,COUNT-Time offset for the ring,19,22,Hex,6,TIM_TIM_MEM_DEBUG0_HELP,
T,Reserved-Reserved,41,2,Hex,1,TIM_TIM_MEM_DEBUG0_HELP,
T,INTERVAL-Timer interval = 1,43,22,Hex,6,TIM_TIM_MEM_DEBUG0_HELP,

(TIM_MEM_DEBUG1),3,Type=RSL,TIM,TIM_TIM_MEM_DEBUG1_HELP
T,BUCKET-Current bucket[12:0],1,13,Hex,4,TIM_TIM_MEM_DEBUG1_HELP,
T,BASE-Pointer[35:5] to bucket[0],14,31,Hex,8,TIM_TIM_MEM_DEBUG1_HELP,
T,BSIZE-Number of buckets = 1,45,20,Hex,5,TIM_TIM_MEM_DEBUG1_HELP,

(TIM_MEM_DEBUG2),5,Type=RSL,TIM,TIM_TIM_MEM_DEBUG2_HELP
T,Reserved-Reserved,1,40,Hex,10,TIM_TIM_MEM_DEBUG2_HELP,
T,CPOOL-Free list used to free chunks,41,3,Hex,1,TIM_TIM_MEM_DEBUG2_HELP,
T,CSIZE-Number of words per chunk,44,13,Hex,4,TIM_TIM_MEM_DEBUG2_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,TIM_TIM_MEM_DEBUG2_HELP,
T,BUCKET-Current bucket[19:13],58,7,Hex,2,TIM_TIM_MEM_DEBUG2_HELP,

(TIM_MEM_RING0),4,Type=RSL,TIM,TIM_TIM_MEM_RING0_HELP
T,Reserved-Reserved,1,9,Hex,3,TIM_TIM_MEM_RING0_HELP,
T,FIRST_BUCKET-Pointer[35:5] to bucket[0],10,31,Hex,8,TIM_TIM_MEM_RING0_HELP,
T,NUM_BUCKETS-Number of buckets = 1,41,20,Hex,5,TIM_TIM_MEM_RING0_HELP,
T,RING-Ring ID,61,4,Hex,1,TIM_TIM_MEM_RING0_HELP,

(TIM_MEM_RING1),6,Type=RSL,TIM,TIM_TIM_MEM_RING1_HELP
T,Reserved-Reserved,1,21,Hex,6,TIM_TIM_MEM_RING1_HELP,
O,ENABLE-Ring timer enable,Enable,Disable,22,1,TIM_TIM_MEM_RING1_HELP,
T,POOL-Free list used to free chunks,23,3,Hex,1,TIM_TIM_MEM_RING1_HELP,
T,WORDS_PER_CHUNK-Number of words per chunk,26,13,Hex,4,TIM_TIM_MEM_RING1_HELP,
T,INTERVAL-Timer interval = 1 measured in 1024 cycle ticks,39,22,Hex,6,TIM_TIM_MEM_RING1_HELP,
T,RING-Ring ID,61,4,Hex,1,TIM_TIM_MEM_RING1_HELP,

(TIM_REG_BIST_RESULT),4,Type=RSL,TIM,TIM_TIM_REG_BIST_RESULT_HELP
T,Reserved-Reserved,1,60,Hex,15,TIM_TIM_REG_BIST_RESULT_HELP,
T,STA-BiST result of the STA   memories (0=pass !0=fail),61,2,Hex,1,TIM_TIM_REG_BIST_RESULT_HELP,
O,NCB-BiST result of the NCB   memories (0=pass !0=fail),Enable,Disable,63,1,TIM_TIM_REG_BIST_RESULT_HELP,
O,CTL-BiST result of the CTL   memories (0=pass !0=fail),Enable,Disable,64,1,TIM_TIM_REG_BIST_RESULT_HELP,

(TIM_REG_ERROR),2,Type=RSL,TIM,TIM_TIM_REG_ERROR_HELP
T,Reserved-Reserved,1,48,Hex,12,TIM_TIM_REG_ERROR_HELP,
T,MASK-Bit mask indicating the rings in error,49,16,Hex,4,TIM_TIM_REG_ERROR_HELP,

(TIM_REG_FLAGS),4,Type=RSL,TIM,TIM_TIM_REG_FLAGS_HELP
T,Reserved-Reserved,1,61,Hex,16,TIM_TIM_REG_FLAGS_HELP,
O,RESET-Reset oneshot pulse for free=running structures,Enable,Disable,62,1,TIM_TIM_REG_FLAGS_HELP,
O,ENABLE_DWB-Enables non=zero DonwWriteBacks when set,Enable,Disable,63,1,TIM_TIM_REG_FLAGS_HELP,
O,ENABLE_TIMERS-Enables the TIM section when set,Enable,Disable,64,1,TIM_TIM_REG_FLAGS_HELP,

(TIM_REG_INT_MASK),2,Type=RSL,TIM,TIM_TIM_REG_INT_MASK_HELP
T,Reserved-Reserved,1,48,Hex,12,TIM_TIM_REG_INT_MASK_HELP,
T,MASK-Bit mask corresponding to TIM_REG_ERROR.MASK above,49,16,Hex,4,TIM_TIM_REG_INT_MASK_HELP,

(TIM_REG_READ_IDX),3,Type=RSL,TIM,TIM_TIM_REG_READ_IDX_HELP
T,Reserved-Reserved,1,48,Hex,12,TIM_TIM_REG_READ_IDX_HELP,
T,INC-Increment to add to current index for next index,49,8,Hex,2,TIM_TIM_REG_READ_IDX_HELP,
T,INDEX-Index to use for next memory CSR read,57,8,Hex,2,TIM_TIM_REG_READ_IDX_HELP,

(TRA0_BIST_STATUS),4,TRA(0..0)_BIST_STATUS = Trace Buffer BiST Status,TRA,TRA_TRA0_BIST_STATUS_HELP
T,Reserved-Reserved,1,61,Hex,16,TRA_TRA0_BIST_STATUS_HELP,
O,TCF-Bist Results for TCF memory,Enable,Disable,62,1,TRA_TRA0_BIST_STATUS_HELP,
O,TDF1-Bist Results for TDF memory 1,Enable,Disable,63,1,TRA_TRA0_BIST_STATUS_HELP,
O,TDF0-Bist Results for TCF memory 0,Enable,Disable,64,1,TRA_TRA0_BIST_STATUS_HELP,

(TRA0_CTL),12,TRA(0..0)_CTL = Trace Buffer Control,TRA,TRA_TRA0_CTL_HELP
T,Reserved-Reserved,1,49,Hex,13,TRA_TRA0_CTL_HELP,
O,IGNORE_O-Ignore overflow during wrap mode,Enable,Disable,50,1,TRA_TRA0_CTL_HELP,
O,MCD0_ENA-MCD0 enable,Enable,Disable,51,1,TRA_TRA0_CTL_HELP,
O,MCD0_THR-MCD0_threshold,Enable,Disable,52,1,TRA_TRA0_CTL_HELP,
O,MCD0_TRG-MCD0_trigger,Enable,Disable,53,1,TRA_TRA0_CTL_HELP,
O,CIU_THR-CIU_threshold,Enable,Disable,54,1,TRA_TRA0_CTL_HELP,
O,CIU_TRG-CIU_trigger,Enable,Disable,55,1,TRA_TRA0_CTL_HELP,
T,FULL_THR-Full Threshhold,56,2,Hex,1,TRA_TRA0_CTL_HELP,
T,TIME_GRN-Timestamp granularity,58,3,Hex,1,TRA_TRA0_CTL_HELP,
T,TRIG_CTL-Trigger Control,61,2,Hex,1,TRA_TRA0_CTL_HELP,
O,WRAP-Wrap mode,Enable,Disable,63,1,TRA_TRA0_CTL_HELP,
O,ENA-Enable Trace,Enable,Disable,64,1,TRA_TRA0_CTL_HELP,

(TRA0_CYCLES_SINCE),3,TRA(0..0)_CYCLES_SINCE = Trace Buffer Cycles Since Last Write Read/Write pointers,TRA,TRA_TRA0_CYCLES_SINCE_HELP
T,CYCLES-Cycles since the last entry was written,1,48,Hex,12,TRA_TRA0_CYCLES_SINCE_HELP,
T,RPTR-Read pointer,49,8,Hex,2,TRA_TRA0_CYCLES_SINCE_HELP,
T,WPTR-Write pointer,57,8,Hex,2,TRA_TRA0_CYCLES_SINCE_HELP,

(TRA0_FILT_ADR_ADR),2,TRA(0..0)_FILT_ADR_ADR = Trace Buffer Filter Address Address,TRA,TRA_TRA0_FILT_ADR_ADR_HELP
T,Reserved-Reserved,1,28,Hex,7,TRA_TRA0_FILT_ADR_ADR_HELP,
T,ADR-Unmasked Address,29,36,Hex,9,TRA_TRA0_FILT_ADR_ADR_HELP,

(TRA0_FILT_ADR_MSK),2,TRA(0..0)_FILT_ADR_MSK = Trace Buffer Filter Address Mask,TRA,TRA_TRA0_FILT_ADR_MSK_HELP
T,Reserved-Reserved,1,28,Hex,7,TRA_TRA0_FILT_ADR_MSK_HELP,
T,ADR-Address Mask,29,36,Hex,9,TRA_TRA0_FILT_ADR_MSK_HELP,

(TRA0_FILT_CMD),17,TRA(0..0)_FILT_CMD = Trace Buffer Filter Command Mask,TRA,TRA_TRA0_FILT_CMD_HELP
T,Reserved-Reserved,1,48,Hex,12,TRA_TRA0_FILT_CMD_HELP,
O,IOBDMA-Enable IOBDMA  tracing,Enable,Disable,49,1,TRA_TRA0_FILT_CMD_HELP,
O,IOBST-Enable IOBST   tracing,Enable,Disable,50,1,TRA_TRA0_FILT_CMD_HELP,
O,IOBLD64-Enable IOBLD64 tracing,Enable,Disable,51,1,TRA_TRA0_FILT_CMD_HELP,
O,IOBLD32-Enable IOBLD32 tracing,Enable,Disable,52,1,TRA_TRA0_FILT_CMD_HELP,
O,IOBLD16-Enable IOBLD16 tracing,Enable,Disable,53,1,TRA_TRA0_FILT_CMD_HELP,
O,IOBLD8-Enable IOBLD8  tracing,Enable,Disable,54,1,TRA_TRA0_FILT_CMD_HELP,
O,STT-Enable STT     tracing,Enable,Disable,55,1,TRA_TRA0_FILT_CMD_HELP,
O,STP-Enable STP     tracing,Enable,Disable,56,1,TRA_TRA0_FILT_CMD_HELP,
O,STC-Enable STC     tracing,Enable,Disable,57,1,TRA_TRA0_FILT_CMD_HELP,
O,STF-Enable STF     tracing,Enable,Disable,58,1,TRA_TRA0_FILT_CMD_HELP,
O,LDT-Enable LDT     tracing,Enable,Disable,59,1,TRA_TRA0_FILT_CMD_HELP,
O,LDI-Enable LDI     tracing,Enable,Disable,60,1,TRA_TRA0_FILT_CMD_HELP,
O,LDD-Enable LDD     tracing,Enable,Disable,61,1,TRA_TRA0_FILT_CMD_HELP,
O,PSL1-Enable PSL1    tracing,Enable,Disable,62,1,TRA_TRA0_FILT_CMD_HELP,
O,PL2-Enable PL2     tracing,Enable,Disable,63,1,TRA_TRA0_FILT_CMD_HELP,
O,DWB-Enable DWB     tracing,Enable,Disable,64,1,TRA_TRA0_FILT_CMD_HELP,

(TRA0_FILT_DID),12,TRA(0..0)_FILT_DID = Trace Buffer Filter DestinationId Mask,TRA,TRA_TRA0_FILT_DID_HELP
T,Reserved-Reserved,1,32,Hex,8,TRA_TRA0_FILT_DID_HELP,
T,ILLEGAL-Illegal destinations,33,19,Hex,5,TRA_TRA0_FILT_DID_HELP,
O,POW-Enable tracing of requests to POW,Enable,Disable,52,1,TRA_TRA0_FILT_DID_HELP,
T,ILLEGAL2-Illegal destinations,53,3,Hex,1,TRA_TRA0_FILT_DID_HELP,
O,RNG-Enable tracing of requests to RNG,Enable,Disable,56,1,TRA_TRA0_FILT_DID_HELP,
O,ZIP-Enable tracing of requests to ZIP,Enable,Disable,57,1,TRA_TRA0_FILT_DID_HELP,
O,DFA-Enable tracing of requests to DFA,Enable,Disable,58,1,TRA_TRA0_FILT_DID_HELP,
O,FPA-Enable tracing of requests to FPA,Enable,Disable,59,1,TRA_TRA0_FILT_DID_HELP,
O,KEY-Enable tracing of requests to KEY memory,Enable,Disable,60,1,TRA_TRA0_FILT_DID_HELP,
O,PCI-Enable tracing of requests to PCI and RSL=type,Enable,Disable,61,1,TRA_TRA0_FILT_DID_HELP,
T,ILLEGAL3-Illegal destinations,62,2,Hex,1,TRA_TRA0_FILT_DID_HELP,
O,MIO-Enable tracing of CIU and GPIO CSR's,Enable,Disable,64,1,TRA_TRA0_FILT_DID_HELP,

(TRA0_FILT_SID),6,TRA(0..0)_FILT_SID = Trace Buffer Filter SourceId Mask,TRA,TRA_TRA0_FILT_SID_HELP
T,Reserved-Reserved,1,44,Hex,11,TRA_TRA0_FILT_SID_HELP,
O,DWB-Enable tracing of requests from the IOB DWB engine,Enable,Disable,45,1,TRA_TRA0_FILT_SID_HELP,
O,IOBREQ-Enable tracing of requests from FPATIMDFA,Enable,Disable,46,1,TRA_TRA0_FILT_SID_HELP,
O,PKO-Enable tracing of read requests from PKO,Enable,Disable,47,1,TRA_TRA0_FILT_SID_HELP,
O,PKI-Enable tracing of write requests from PIP/IPD,Enable,Disable,48,1,TRA_TRA0_FILT_SID_HELP,
T,PP-Enable tracing from PP[N] with matching SourceID,49,16,Hex,4,TRA_TRA0_FILT_SID_HELP,

(TRA0_INT_STATUS),5,TRA(0..0)_INT_STATUS = Trace Buffer Interrupt Status,TRA,TRA_TRA0_INT_STATUS_HELP
T,Reserved-Reserved,1,60,Hex,15,TRA_TRA0_INT_STATUS_HELP,
O,MCD0_THR-MCD0 full threshold interrupt status,Enable,Disable,61,1,TRA_TRA0_INT_STATUS_HELP,
O,MCD0_TRG-MCD0 end trigger interrupt status,Enable,Disable,62,1,TRA_TRA0_INT_STATUS_HELP,
O,CIU_THR-CIU full threshold interrupt status,Enable,Disable,63,1,TRA_TRA0_INT_STATUS_HELP,
O,CIU_TRG-CIU end trigger interrupt status,Enable,Disable,64,1,TRA_TRA0_INT_STATUS_HELP,

(TRA0_READ_DAT),1,TRA(0..0)_READ_DAT = Trace Buffer Read Data,TRA,TRA_TRA0_READ_DAT_HELP
T,DATA-Trace buffer data for current entry,1,64,Hex,16,TRA_TRA0_READ_DAT_HELP,

(TRA0_TRIG0_ADR_ADR),2,TRA(0..0)_TRIG0_ADR_ADR = Trace Buffer Filter Address Address,TRA,TRA_TRA0_TRIG0_ADR_ADR_HELP
T,Reserved-Reserved,1,28,Hex,7,TRA_TRA0_TRIG0_ADR_ADR_HELP,
T,ADR-Unmasked Address,29,36,Hex,9,TRA_TRA0_TRIG0_ADR_ADR_HELP,

(TRA0_TRIG0_ADR_MSK),2,TRA(0..0)_TRIG0_ADR_MSK = Trace Buffer Filter Address Mask,TRA,TRA_TRA0_TRIG0_ADR_MSK_HELP
T,Reserved-Reserved,1,28,Hex,7,TRA_TRA0_TRIG0_ADR_MSK_HELP,
T,ADR-Address Mask,29,36,Hex,9,TRA_TRA0_TRIG0_ADR_MSK_HELP,

(TRA0_TRIG0_CMD),17,TRA(0..0)_TRIG0_CMD = Trace Buffer Filter Command Mask,TRA,TRA_TRA0_TRIG0_CMD_HELP
T,Reserved-Reserved,1,48,Hex,12,TRA_TRA0_TRIG0_CMD_HELP,
O,IOBDMA-Enable IOBDMA  tracing,Enable,Disable,49,1,TRA_TRA0_TRIG0_CMD_HELP,
O,IOBST-Enable IOBST   tracing,Enable,Disable,50,1,TRA_TRA0_TRIG0_CMD_HELP,
O,IOBLD64-Enable IOBLD64 tracing,Enable,Disable,51,1,TRA_TRA0_TRIG0_CMD_HELP,
O,IOBLD32-Enable IOBLD32 tracing,Enable,Disable,52,1,TRA_TRA0_TRIG0_CMD_HELP,
O,IOBLD16-Enable IOBLD16 tracing,Enable,Disable,53,1,TRA_TRA0_TRIG0_CMD_HELP,
O,IOBLD8-Enable IOBLD8  tracing,Enable,Disable,54,1,TRA_TRA0_TRIG0_CMD_HELP,
O,STT-Enable STT     tracing,Enable,Disable,55,1,TRA_TRA0_TRIG0_CMD_HELP,
O,STP-Enable STP     tracing,Enable,Disable,56,1,TRA_TRA0_TRIG0_CMD_HELP,
O,STC-Enable STC     tracing,Enable,Disable,57,1,TRA_TRA0_TRIG0_CMD_HELP,
O,STF-Enable STF     tracing,Enable,Disable,58,1,TRA_TRA0_TRIG0_CMD_HELP,
O,LDT-Enable LDT     tracing,Enable,Disable,59,1,TRA_TRA0_TRIG0_CMD_HELP,
O,LDI-Enable LDI     tracing,Enable,Disable,60,1,TRA_TRA0_TRIG0_CMD_HELP,
O,LDD-Enable LDD     tracing,Enable,Disable,61,1,TRA_TRA0_TRIG0_CMD_HELP,
O,PSL1-Enable PSL1    tracing,Enable,Disable,62,1,TRA_TRA0_TRIG0_CMD_HELP,
O,PL2-Enable PL2     tracing,Enable,Disable,63,1,TRA_TRA0_TRIG0_CMD_HELP,
O,DWB-Enable DWB     tracing,Enable,Disable,64,1,TRA_TRA0_TRIG0_CMD_HELP,

(TRA0_TRIG0_DID),12,TRA(0..0)_TRIG0_DID = Trace Buffer Filter DestinationId Mask,TRA,TRA_TRA0_TRIG0_DID_HELP
T,Reserved-Reserved,1,32,Hex,8,TRA_TRA0_TRIG0_DID_HELP,
T,ILLEGAL-Illegal destinations,33,19,Hex,5,TRA_TRA0_TRIG0_DID_HELP,
O,POW-Enable triggering on requests to POW,Enable,Disable,52,1,TRA_TRA0_TRIG0_DID_HELP,
T,ILLEGAL2-Illegal destinations,53,3,Hex,1,TRA_TRA0_TRIG0_DID_HELP,
O,RNG-Enable triggering on requests to RNG,Enable,Disable,56,1,TRA_TRA0_TRIG0_DID_HELP,
O,ZIP-Enable triggering on requests to ZIP,Enable,Disable,57,1,TRA_TRA0_TRIG0_DID_HELP,
O,DFA-Enable triggering on requests to DFA,Enable,Disable,58,1,TRA_TRA0_TRIG0_DID_HELP,
O,FPA-Enable triggering on requests to FPA,Enable,Disable,59,1,TRA_TRA0_TRIG0_DID_HELP,
O,KEY-Enable triggering on requests to KEY memory,Enable,Disable,60,1,TRA_TRA0_TRIG0_DID_HELP,
O,PCI-Enable triggering on requests to PCI and RSL=type,Enable,Disable,61,1,TRA_TRA0_TRIG0_DID_HELP,
T,ILLEGAL3-Illegal destinations,62,2,Hex,1,TRA_TRA0_TRIG0_DID_HELP,
O,MIO-Enable triggering on CIU and GPIO CSR's,Enable,Disable,64,1,TRA_TRA0_TRIG0_DID_HELP,

(TRA0_TRIG0_SID),6,TRA(0..0)_TRIG0_SID = Trace Buffer Filter SourceId Mask,TRA,TRA_TRA0_TRIG0_SID_HELP
T,Reserved-Reserved,1,44,Hex,11,TRA_TRA0_TRIG0_SID_HELP,
O,DWB-Enable triggering on requests from the IOB DWB engine,Enable,Disable,45,1,TRA_TRA0_TRIG0_SID_HELP,
O,IOBREQ-Enable triggering on requests from FPATIMDFA,Enable,Disable,46,1,TRA_TRA0_TRIG0_SID_HELP,
O,PKO-Enable triggering on read requests from PKO,Enable,Disable,47,1,TRA_TRA0_TRIG0_SID_HELP,
O,PKI-Enable triggering on write requests from PIP/IPD,Enable,Disable,48,1,TRA_TRA0_TRIG0_SID_HELP,
T,PP-Enable triggering from PP[N] with matching SourceID,49,16,Hex,4,TRA_TRA0_TRIG0_SID_HELP,

(TRA0_TRIG1_ADR_ADR),2,TRA(0..0)_TRIG1_ADR_ADR = Trace Buffer Filter Address Address,TRA,TRA_TRA0_TRIG1_ADR_ADR_HELP
T,Reserved-Reserved,1,28,Hex,7,TRA_TRA0_TRIG1_ADR_ADR_HELP,
T,ADR-Unmasked Address,29,36,Hex,9,TRA_TRA0_TRIG1_ADR_ADR_HELP,

(TRA0_TRIG1_ADR_MSK),2,TRA(0..0)_TRIG1_ADR_MSK = Trace Buffer Filter Address Mask,TRA,TRA_TRA0_TRIG1_ADR_MSK_HELP
T,Reserved-Reserved,1,28,Hex,7,TRA_TRA0_TRIG1_ADR_MSK_HELP,
T,ADR-Address Mask,29,36,Hex,9,TRA_TRA0_TRIG1_ADR_MSK_HELP,

(TRA0_TRIG1_CMD),17,TRA(0..0)_TRIG1_CMD = Trace Buffer Filter Command Mask,TRA,TRA_TRA0_TRIG1_CMD_HELP
T,Reserved-Reserved,1,48,Hex,12,TRA_TRA0_TRIG1_CMD_HELP,
O,IOBDMA-Enable IOBDMA  tracing,Enable,Disable,49,1,TRA_TRA0_TRIG1_CMD_HELP,
O,IOBST-Enable IOBST   tracing,Enable,Disable,50,1,TRA_TRA0_TRIG1_CMD_HELP,
O,IOBLD64-Enable IOBLD64 tracing,Enable,Disable,51,1,TRA_TRA0_TRIG1_CMD_HELP,
O,IOBLD32-Enable IOBLD32 tracing,Enable,Disable,52,1,TRA_TRA0_TRIG1_CMD_HELP,
O,IOBLD16-Enable IOBLD16 tracing,Enable,Disable,53,1,TRA_TRA0_TRIG1_CMD_HELP,
O,IOBLD8-Enable IOBLD8  tracing,Enable,Disable,54,1,TRA_TRA0_TRIG1_CMD_HELP,
O,STT-Enable STT     tracing,Enable,Disable,55,1,TRA_TRA0_TRIG1_CMD_HELP,
O,STP-Enable STP     tracing,Enable,Disable,56,1,TRA_TRA0_TRIG1_CMD_HELP,
O,STC-Enable STC     tracing,Enable,Disable,57,1,TRA_TRA0_TRIG1_CMD_HELP,
O,STF-Enable STF     tracing,Enable,Disable,58,1,TRA_TRA0_TRIG1_CMD_HELP,
O,LDT-Enable LDT     tracing,Enable,Disable,59,1,TRA_TRA0_TRIG1_CMD_HELP,
O,LDI-Enable LDI     tracing,Enable,Disable,60,1,TRA_TRA0_TRIG1_CMD_HELP,
O,LDD-Enable LDD     tracing,Enable,Disable,61,1,TRA_TRA0_TRIG1_CMD_HELP,
O,PSL1-Enable PSL1    tracing,Enable,Disable,62,1,TRA_TRA0_TRIG1_CMD_HELP,
O,PL2-Enable PL2     tracing,Enable,Disable,63,1,TRA_TRA0_TRIG1_CMD_HELP,
O,DWB-Enable DWB     tracing,Enable,Disable,64,1,TRA_TRA0_TRIG1_CMD_HELP,

(TRA0_TRIG1_DID),12,TRA(0..0)_TRIG1_DID = Trace Buffer Filter DestinationId Mask,TRA,TRA_TRA0_TRIG1_DID_HELP
T,Reserved-Reserved,1,32,Hex,8,TRA_TRA0_TRIG1_DID_HELP,
T,ILLEGAL-Illegal destinations,33,19,Hex,5,TRA_TRA0_TRIG1_DID_HELP,
O,POW-Enable triggering on requests to POW,Enable,Disable,52,1,TRA_TRA0_TRIG1_DID_HELP,
T,ILLEGAL2-Illegal destinations,53,3,Hex,1,TRA_TRA0_TRIG1_DID_HELP,
O,RNG-Enable triggering on requests to RNG,Enable,Disable,56,1,TRA_TRA0_TRIG1_DID_HELP,
O,ZIP-Enable triggering on requests to ZIP,Enable,Disable,57,1,TRA_TRA0_TRIG1_DID_HELP,
O,DFA-Enable triggering on requests to DFA,Enable,Disable,58,1,TRA_TRA0_TRIG1_DID_HELP,
O,FPA-Enable triggering on requests to FPA,Enable,Disable,59,1,TRA_TRA0_TRIG1_DID_HELP,
O,KEY-Enable triggering on requests to KEY memory,Enable,Disable,60,1,TRA_TRA0_TRIG1_DID_HELP,
O,PCI-Enable triggering on requests to PCI and RSL=type,Enable,Disable,61,1,TRA_TRA0_TRIG1_DID_HELP,
T,ILLEGAL3-Illegal destinations,62,2,Hex,1,TRA_TRA0_TRIG1_DID_HELP,
O,MIO-Enable triggering on CIU and GPIO CSR's,Enable,Disable,64,1,TRA_TRA0_TRIG1_DID_HELP,

(TRA0_TRIG1_SID),6,TRA(0..0)_TRIG1_SID = Trace Buffer Filter SourceId Mask,TRA,TRA_TRA0_TRIG1_SID_HELP
T,Reserved-Reserved,1,44,Hex,11,TRA_TRA0_TRIG1_SID_HELP,
O,DWB-Enable triggering on requests from the IOB DWB engine,Enable,Disable,45,1,TRA_TRA0_TRIG1_SID_HELP,
O,IOBREQ-Enable triggering on requests from FPATIMDFA,Enable,Disable,46,1,TRA_TRA0_TRIG1_SID_HELP,
O,PKO-Enable triggering on read requests from PKO,Enable,Disable,47,1,TRA_TRA0_TRIG1_SID_HELP,
O,PKI-Enable triggering on write requests from PIP/IPD,Enable,Disable,48,1,TRA_TRA0_TRIG1_SID_HELP,
T,PP-Enable trigering from PP[N] with matching SourceID,49,16,Hex,4,TRA_TRA0_TRIG1_SID_HELP,

(USBC0_DAINT),2,Device All Endpoints Interrupt Register (DAINT),USB,USB_USBC0_DAINT_HELP
T,OUTEPINT-OUT Endpoint Interrupt Bits (OutEPInt),1,16,Hex,4,USB_USBC0_DAINT_HELP,
T,INEPINT-IN Endpoint Interrupt Bits (InEpInt),17,16,Hex,4,USB_USBC0_DAINT_HELP,

(USBC0_DAINTMSK),2,Device All Endpoints Interrupt Mask Register (DAINTMSK),USB,USB_USBC0_DAINTMSK_HELP
T,OUTEPMSK-OUT EP Interrupt Mask Bits (OutEpMsk),1,16,Hex,4,USB_USBC0_DAINTMSK_HELP,
T,INEPMSK-IN EP Interrupt Mask Bits (InEpMsk),17,16,Hex,4,USB_USBC0_DAINTMSK_HELP,

(USBC0_DCFG),8,Device Configuration Register (DCFG),USB,USB_USBC0_DCFG_HELP
T,Reserved-Reserved,1,9,Hex,3,USB_USBC0_DCFG_HELP,
T,EPMISCNT-IN Endpoint Mismatch Count (EPMisCnt),10,5,Hex,2,USB_USBC0_DCFG_HELP,
T,Reserved-Reserved,15,5,Hex,2,USB_USBC0_DCFG_HELP,
T,PERFRINT-Periodic Frame Interval (PerFrInt),20,2,Hex,1,USB_USBC0_DCFG_HELP,
T,DEVADDR-Device Address (DevAddr),22,7,Hex,2,USB_USBC0_DCFG_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,USB_USBC0_DCFG_HELP,
O,NZSTSOUTHSHK-Non=Zero=Length Status OUT Handshake (NZStsOUTHShk),Enable,Disable,30,1,USB_USBC0_DCFG_HELP,
T,DEVSPD-Device Speed (DevSpd),31,2,Hex,1,USB_USBC0_DCFG_HELP,

(USBC0_DCTL),11,Device Control Register (DCTL),USB,USB_USBC0_DCTL_HELP
T,Reserved-Reserved,1,20,Hex,5,USB_USBC0_DCTL_HELP,
O,PWRONPRGDONE-Power=On Programming Done (PWROnPrgDone),Enable,Disable,21,1,USB_USBC0_DCTL_HELP,
O,CGOUTNAK-Clear Global OUT NAK (CGOUTNak),Enable,Disable,22,1,USB_USBC0_DCTL_HELP,
O,SGOUTNAK-Set Global OUT NAK (SGOUTNak),Enable,Disable,23,1,USB_USBC0_DCTL_HELP,
O,CGNPINNAK-Clear Global Non=Periodic IN NAK (CGNPInNak),Enable,Disable,24,1,USB_USBC0_DCTL_HELP,
O,SGNPINNAK-Set Global Non=Periodic IN NAK (SGNPInNak),Enable,Disable,25,1,USB_USBC0_DCTL_HELP,
T,TSTCTL-Test Control (TstCtl),26,3,Hex,1,USB_USBC0_DCTL_HELP,
O,GOUTNAKSTS-Global OUT NAK Status (GOUTNakSts),Enable,Disable,29,1,USB_USBC0_DCTL_HELP,
O,GNPINNAKSTS-Global Non=Periodic IN NAK Status (GNPINNakSts),Enable,Disable,30,1,USB_USBC0_DCTL_HELP,
O,SFTDISCON-Soft Disconnect (SftDiscon),Enable,Disable,31,1,USB_USBC0_DCTL_HELP,
O,RMTWKUPSIG-Remote Wakeup Signaling (RmtWkUpSig),Enable,Disable,32,1,USB_USBC0_DCTL_HELP,

(USBC0_DIEPCTL000),15,Device IN Endpoint-n Control Register (DIEPCTLn),USB,USB_USBC0_DIEPCTL000_HELP
O,EPENA-Endpoint Enable (EPEna),Enable,Disable,1,1,USB_USBC0_DIEPCTL000_HELP,
O,EPDIS-Endpoint Disable (EPDis),Enable,Disable,2,1,USB_USBC0_DIEPCTL000_HELP,
O,SETD1PID-For Interrupt/BULK enpoints:,Enable,Disable,3,1,USB_USBC0_DIEPCTL000_HELP,
O,SETD0PID-For Interrupt/BULK enpoints:,Enable,Disable,4,1,USB_USBC0_DIEPCTL000_HELP,
O,SNAK-Set NAK (SNAK),Enable,Disable,5,1,USB_USBC0_DIEPCTL000_HELP,
O,CNAK-Clear NAK (CNAK),Enable,Disable,6,1,USB_USBC0_DIEPCTL000_HELP,
T,TXFNUM-TxFIFO Number (TxFNum),7,4,Hex,1,USB_USBC0_DIEPCTL000_HELP,
O,STALL-STALL Handshake (Stall),Enable,Disable,11,1,USB_USBC0_DIEPCTL000_HELP,
O,Reserved-Reserved,Enable,Disable,12,1,USB_USBC0_DIEPCTL000_HELP,
T,EPTYPE-Endpoint Type (EPType),13,2,Hex,1,USB_USBC0_DIEPCTL000_HELP,
O,NAKSTS-NAK Status (NAKSts),Enable,Disable,15,1,USB_USBC0_DIEPCTL000_HELP,
O,DPID-For interrupt/bulk IN and OUT endpoints:,Enable,Disable,16,1,USB_USBC0_DIEPCTL000_HELP,
O,USBACTEP-USB Active Endpoint (USBActEP),Enable,Disable,17,1,USB_USBC0_DIEPCTL000_HELP,
T,NEXTEP-Next Endpoint (NextEp),18,4,Hex,1,USB_USBC0_DIEPCTL000_HELP,
T,MPS-Maximum Packet Size (MPS),22,11,Hex,3,USB_USBC0_DIEPCTL000_HELP,

(USBC0_DIEPCTL001),15,Device IN Endpoint-n Control Register (DIEPCTLn),USB,USB_USBC0_DIEPCTL001_HELP
O,EPENA-Endpoint Enable (EPEna),Enable,Disable,1,1,USB_USBC0_DIEPCTL001_HELP,
O,EPDIS-Endpoint Disable (EPDis),Enable,Disable,2,1,USB_USBC0_DIEPCTL001_HELP,
O,SETD1PID-For Interrupt/BULK enpoints:,Enable,Disable,3,1,USB_USBC0_DIEPCTL001_HELP,
O,SETD0PID-For Interrupt/BULK enpoints:,Enable,Disable,4,1,USB_USBC0_DIEPCTL001_HELP,
O,SNAK-Set NAK (SNAK),Enable,Disable,5,1,USB_USBC0_DIEPCTL001_HELP,
O,CNAK-Clear NAK (CNAK),Enable,Disable,6,1,USB_USBC0_DIEPCTL001_HELP,
T,TXFNUM-TxFIFO Number (TxFNum),7,4,Hex,1,USB_USBC0_DIEPCTL001_HELP,
O,STALL-STALL Handshake (Stall),Enable,Disable,11,1,USB_USBC0_DIEPCTL001_HELP,
O,Reserved-Reserved,Enable,Disable,12,1,USB_USBC0_DIEPCTL001_HELP,
T,EPTYPE-Endpoint Type (EPType),13,2,Hex,1,USB_USBC0_DIEPCTL001_HELP,
O,NAKSTS-NAK Status (NAKSts),Enable,Disable,15,1,USB_USBC0_DIEPCTL001_HELP,
O,DPID-For interrupt/bulk IN and OUT endpoints:,Enable,Disable,16,1,USB_USBC0_DIEPCTL001_HELP,
O,USBACTEP-USB Active Endpoint (USBActEP),Enable,Disable,17,1,USB_USBC0_DIEPCTL001_HELP,
T,NEXTEP-Next Endpoint (NextEp),18,4,Hex,1,USB_USBC0_DIEPCTL001_HELP,
T,MPS-Maximum Packet Size (MPS),22,11,Hex,3,USB_USBC0_DIEPCTL001_HELP,

(USBC0_DIEPCTL002),15,Device IN Endpoint-n Control Register (DIEPCTLn),USB,USB_USBC0_DIEPCTL002_HELP
O,EPENA-Endpoint Enable (EPEna),Enable,Disable,1,1,USB_USBC0_DIEPCTL002_HELP,
O,EPDIS-Endpoint Disable (EPDis),Enable,Disable,2,1,USB_USBC0_DIEPCTL002_HELP,
O,SETD1PID-For Interrupt/BULK enpoints:,Enable,Disable,3,1,USB_USBC0_DIEPCTL002_HELP,
O,SETD0PID-For Interrupt/BULK enpoints:,Enable,Disable,4,1,USB_USBC0_DIEPCTL002_HELP,
O,SNAK-Set NAK (SNAK),Enable,Disable,5,1,USB_USBC0_DIEPCTL002_HELP,
O,CNAK-Clear NAK (CNAK),Enable,Disable,6,1,USB_USBC0_DIEPCTL002_HELP,
T,TXFNUM-TxFIFO Number (TxFNum),7,4,Hex,1,USB_USBC0_DIEPCTL002_HELP,
O,STALL-STALL Handshake (Stall),Enable,Disable,11,1,USB_USBC0_DIEPCTL002_HELP,
O,Reserved-Reserved,Enable,Disable,12,1,USB_USBC0_DIEPCTL002_HELP,
T,EPTYPE-Endpoint Type (EPType),13,2,Hex,1,USB_USBC0_DIEPCTL002_HELP,
O,NAKSTS-NAK Status (NAKSts),Enable,Disable,15,1,USB_USBC0_DIEPCTL002_HELP,
O,DPID-For interrupt/bulk IN and OUT endpoints:,Enable,Disable,16,1,USB_USBC0_DIEPCTL002_HELP,
O,USBACTEP-USB Active Endpoint (USBActEP),Enable,Disable,17,1,USB_USBC0_DIEPCTL002_HELP,
T,NEXTEP-Next Endpoint (NextEp),18,4,Hex,1,USB_USBC0_DIEPCTL002_HELP,
T,MPS-Maximum Packet Size (MPS),22,11,Hex,3,USB_USBC0_DIEPCTL002_HELP,

(USBC0_DIEPCTL003),15,Device IN Endpoint-n Control Register (DIEPCTLn),USB,USB_USBC0_DIEPCTL003_HELP
O,EPENA-Endpoint Enable (EPEna),Enable,Disable,1,1,USB_USBC0_DIEPCTL003_HELP,
O,EPDIS-Endpoint Disable (EPDis),Enable,Disable,2,1,USB_USBC0_DIEPCTL003_HELP,
O,SETD1PID-For Interrupt/BULK enpoints:,Enable,Disable,3,1,USB_USBC0_DIEPCTL003_HELP,
O,SETD0PID-For Interrupt/BULK enpoints:,Enable,Disable,4,1,USB_USBC0_DIEPCTL003_HELP,
O,SNAK-Set NAK (SNAK),Enable,Disable,5,1,USB_USBC0_DIEPCTL003_HELP,
O,CNAK-Clear NAK (CNAK),Enable,Disable,6,1,USB_USBC0_DIEPCTL003_HELP,
T,TXFNUM-TxFIFO Number (TxFNum),7,4,Hex,1,USB_USBC0_DIEPCTL003_HELP,
O,STALL-STALL Handshake (Stall),Enable,Disable,11,1,USB_USBC0_DIEPCTL003_HELP,
O,Reserved-Reserved,Enable,Disable,12,1,USB_USBC0_DIEPCTL003_HELP,
T,EPTYPE-Endpoint Type (EPType),13,2,Hex,1,USB_USBC0_DIEPCTL003_HELP,
O,NAKSTS-NAK Status (NAKSts),Enable,Disable,15,1,USB_USBC0_DIEPCTL003_HELP,
O,DPID-For interrupt/bulk IN and OUT endpoints:,Enable,Disable,16,1,USB_USBC0_DIEPCTL003_HELP,
O,USBACTEP-USB Active Endpoint (USBActEP),Enable,Disable,17,1,USB_USBC0_DIEPCTL003_HELP,
T,NEXTEP-Next Endpoint (NextEp),18,4,Hex,1,USB_USBC0_DIEPCTL003_HELP,
T,MPS-Maximum Packet Size (MPS),22,11,Hex,3,USB_USBC0_DIEPCTL003_HELP,

(USBC0_DIEPCTL004),15,Device IN Endpoint-n Control Register (DIEPCTLn),USB,USB_USBC0_DIEPCTL004_HELP
O,EPENA-Endpoint Enable (EPEna),Enable,Disable,1,1,USB_USBC0_DIEPCTL004_HELP,
O,EPDIS-Endpoint Disable (EPDis),Enable,Disable,2,1,USB_USBC0_DIEPCTL004_HELP,
O,SETD1PID-For Interrupt/BULK enpoints:,Enable,Disable,3,1,USB_USBC0_DIEPCTL004_HELP,
O,SETD0PID-For Interrupt/BULK enpoints:,Enable,Disable,4,1,USB_USBC0_DIEPCTL004_HELP,
O,SNAK-Set NAK (SNAK),Enable,Disable,5,1,USB_USBC0_DIEPCTL004_HELP,
O,CNAK-Clear NAK (CNAK),Enable,Disable,6,1,USB_USBC0_DIEPCTL004_HELP,
T,TXFNUM-TxFIFO Number (TxFNum),7,4,Hex,1,USB_USBC0_DIEPCTL004_HELP,
O,STALL-STALL Handshake (Stall),Enable,Disable,11,1,USB_USBC0_DIEPCTL004_HELP,
O,Reserved-Reserved,Enable,Disable,12,1,USB_USBC0_DIEPCTL004_HELP,
T,EPTYPE-Endpoint Type (EPType),13,2,Hex,1,USB_USBC0_DIEPCTL004_HELP,
O,NAKSTS-NAK Status (NAKSts),Enable,Disable,15,1,USB_USBC0_DIEPCTL004_HELP,
O,DPID-For interrupt/bulk IN and OUT endpoints:,Enable,Disable,16,1,USB_USBC0_DIEPCTL004_HELP,
O,USBACTEP-USB Active Endpoint (USBActEP),Enable,Disable,17,1,USB_USBC0_DIEPCTL004_HELP,
T,NEXTEP-Next Endpoint (NextEp),18,4,Hex,1,USB_USBC0_DIEPCTL004_HELP,
T,MPS-Maximum Packet Size (MPS),22,11,Hex,3,USB_USBC0_DIEPCTL004_HELP,

(USBC0_DIEPINT000),8,Device Endpoint-n Interrupt Register (DIEPINTn),USB,USB_USBC0_DIEPINT000_HELP
T,Reserved-Reserved,1,25,Hex,7,USB_USBC0_DIEPINT000_HELP,
O,INEPNAKEFF-IN Endpoint NAK Effective (INEPNakEff),Enable,Disable,26,1,USB_USBC0_DIEPINT000_HELP,
O,INTKNEPMIS-IN Token Received with EP Mismatch (INTknEPMis),Enable,Disable,27,1,USB_USBC0_DIEPINT000_HELP,
O,INTKNTXFEMP-IN Token Received When TxFIFO is Empty (INTknTXFEmp),Enable,Disable,28,1,USB_USBC0_DIEPINT000_HELP,
O,TIMEOUT-Timeout Condition (TimeOUT),Enable,Disable,29,1,USB_USBC0_DIEPINT000_HELP,
O,AHBERR-AHB Error (AHBErr),Enable,Disable,30,1,USB_USBC0_DIEPINT000_HELP,
O,EPDISBLD-Endpoint Disabled Interrupt (EPDisbld),Enable,Disable,31,1,USB_USBC0_DIEPINT000_HELP,
O,XFERCOMPL-Transfer Completed Interrupt (XferCompl),Enable,Disable,32,1,USB_USBC0_DIEPINT000_HELP,

(USBC0_DIEPINT001),8,Device Endpoint-n Interrupt Register (DIEPINTn),USB,USB_USBC0_DIEPINT001_HELP
T,Reserved-Reserved,1,25,Hex,7,USB_USBC0_DIEPINT001_HELP,
O,INEPNAKEFF-IN Endpoint NAK Effective (INEPNakEff),Enable,Disable,26,1,USB_USBC0_DIEPINT001_HELP,
O,INTKNEPMIS-IN Token Received with EP Mismatch (INTknEPMis),Enable,Disable,27,1,USB_USBC0_DIEPINT001_HELP,
O,INTKNTXFEMP-IN Token Received When TxFIFO is Empty (INTknTXFEmp),Enable,Disable,28,1,USB_USBC0_DIEPINT001_HELP,
O,TIMEOUT-Timeout Condition (TimeOUT),Enable,Disable,29,1,USB_USBC0_DIEPINT001_HELP,
O,AHBERR-AHB Error (AHBErr),Enable,Disable,30,1,USB_USBC0_DIEPINT001_HELP,
O,EPDISBLD-Endpoint Disabled Interrupt (EPDisbld),Enable,Disable,31,1,USB_USBC0_DIEPINT001_HELP,
O,XFERCOMPL-Transfer Completed Interrupt (XferCompl),Enable,Disable,32,1,USB_USBC0_DIEPINT001_HELP,

(USBC0_DIEPINT002),8,Device Endpoint-n Interrupt Register (DIEPINTn),USB,USB_USBC0_DIEPINT002_HELP
T,Reserved-Reserved,1,25,Hex,7,USB_USBC0_DIEPINT002_HELP,
O,INEPNAKEFF-IN Endpoint NAK Effective (INEPNakEff),Enable,Disable,26,1,USB_USBC0_DIEPINT002_HELP,
O,INTKNEPMIS-IN Token Received with EP Mismatch (INTknEPMis),Enable,Disable,27,1,USB_USBC0_DIEPINT002_HELP,
O,INTKNTXFEMP-IN Token Received When TxFIFO is Empty (INTknTXFEmp),Enable,Disable,28,1,USB_USBC0_DIEPINT002_HELP,
O,TIMEOUT-Timeout Condition (TimeOUT),Enable,Disable,29,1,USB_USBC0_DIEPINT002_HELP,
O,AHBERR-AHB Error (AHBErr),Enable,Disable,30,1,USB_USBC0_DIEPINT002_HELP,
O,EPDISBLD-Endpoint Disabled Interrupt (EPDisbld),Enable,Disable,31,1,USB_USBC0_DIEPINT002_HELP,
O,XFERCOMPL-Transfer Completed Interrupt (XferCompl),Enable,Disable,32,1,USB_USBC0_DIEPINT002_HELP,

(USBC0_DIEPINT003),8,Device Endpoint-n Interrupt Register (DIEPINTn),USB,USB_USBC0_DIEPINT003_HELP
T,Reserved-Reserved,1,25,Hex,7,USB_USBC0_DIEPINT003_HELP,
O,INEPNAKEFF-IN Endpoint NAK Effective (INEPNakEff),Enable,Disable,26,1,USB_USBC0_DIEPINT003_HELP,
O,INTKNEPMIS-IN Token Received with EP Mismatch (INTknEPMis),Enable,Disable,27,1,USB_USBC0_DIEPINT003_HELP,
O,INTKNTXFEMP-IN Token Received When TxFIFO is Empty (INTknTXFEmp),Enable,Disable,28,1,USB_USBC0_DIEPINT003_HELP,
O,TIMEOUT-Timeout Condition (TimeOUT),Enable,Disable,29,1,USB_USBC0_DIEPINT003_HELP,
O,AHBERR-AHB Error (AHBErr),Enable,Disable,30,1,USB_USBC0_DIEPINT003_HELP,
O,EPDISBLD-Endpoint Disabled Interrupt (EPDisbld),Enable,Disable,31,1,USB_USBC0_DIEPINT003_HELP,
O,XFERCOMPL-Transfer Completed Interrupt (XferCompl),Enable,Disable,32,1,USB_USBC0_DIEPINT003_HELP,

(USBC0_DIEPINT004),8,Device Endpoint-n Interrupt Register (DIEPINTn),USB,USB_USBC0_DIEPINT004_HELP
T,Reserved-Reserved,1,25,Hex,7,USB_USBC0_DIEPINT004_HELP,
O,INEPNAKEFF-IN Endpoint NAK Effective (INEPNakEff),Enable,Disable,26,1,USB_USBC0_DIEPINT004_HELP,
O,INTKNEPMIS-IN Token Received with EP Mismatch (INTknEPMis),Enable,Disable,27,1,USB_USBC0_DIEPINT004_HELP,
O,INTKNTXFEMP-IN Token Received When TxFIFO is Empty (INTknTXFEmp),Enable,Disable,28,1,USB_USBC0_DIEPINT004_HELP,
O,TIMEOUT-Timeout Condition (TimeOUT),Enable,Disable,29,1,USB_USBC0_DIEPINT004_HELP,
O,AHBERR-AHB Error (AHBErr),Enable,Disable,30,1,USB_USBC0_DIEPINT004_HELP,
O,EPDISBLD-Endpoint Disabled Interrupt (EPDisbld),Enable,Disable,31,1,USB_USBC0_DIEPINT004_HELP,
O,XFERCOMPL-Transfer Completed Interrupt (XferCompl),Enable,Disable,32,1,USB_USBC0_DIEPINT004_HELP,

(USBC0_DIEPMSK),8,Device IN Endpoint Common Interrupt Mask Register (DIEPMSK),USB,USB_USBC0_DIEPMSK_HELP
T,Reserved-Reserved,1,25,Hex,7,USB_USBC0_DIEPMSK_HELP,
O,INEPNAKEFFMSK-IN Endpoint NAK Effective Mask (INEPNakEffMsk),Enable,Disable,26,1,USB_USBC0_DIEPMSK_HELP,
O,INTKNEPMISMSK-IN Token received with EP Mismatch Mask (INTknEPMisMsk),Enable,Disable,27,1,USB_USBC0_DIEPMSK_HELP,
O,INTKNTXFEMPMSK-IN Token Received When TxFIFO Empty Mask,Enable,Disable,28,1,USB_USBC0_DIEPMSK_HELP,
O,TIMEOUTMSK-Timeout Condition Mask (TimeOUTMsk),Enable,Disable,29,1,USB_USBC0_DIEPMSK_HELP,
O,AHBERRMSK-AHB Error Mask (AHBErrMsk),Enable,Disable,30,1,USB_USBC0_DIEPMSK_HELP,
O,EPDISBLDMSK-Endpoint Disabled Interrupt Mask (EPDisbldMsk),Enable,Disable,31,1,USB_USBC0_DIEPMSK_HELP,
O,XFERCOMPLMSK-Transfer Completed Interrupt Mask (XferComplMsk),Enable,Disable,32,1,USB_USBC0_DIEPMSK_HELP,

(USBC0_DIEPTSIZ000),4,Device Endpoint-n Transfer Size Register (DIEPTSIZn),USB,USB_USBC0_DIEPTSIZ000_HELP
O,Reserved-Reserved,Enable,Disable,1,1,USB_USBC0_DIEPTSIZ000_HELP,
T,MC-Multi Count (MC),2,2,Hex,1,USB_USBC0_DIEPTSIZ000_HELP,
T,PKTCNT-Packet Count (PktCnt),4,10,Hex,3,USB_USBC0_DIEPTSIZ000_HELP,
T,XFERSIZE-Transfer Size (XferSize),14,19,Hex,5,USB_USBC0_DIEPTSIZ000_HELP,

(USBC0_DIEPTSIZ001),4,Device Endpoint-n Transfer Size Register (DIEPTSIZn),USB,USB_USBC0_DIEPTSIZ001_HELP
O,Reserved-Reserved,Enable,Disable,1,1,USB_USBC0_DIEPTSIZ001_HELP,
T,MC-Multi Count (MC),2,2,Hex,1,USB_USBC0_DIEPTSIZ001_HELP,
T,PKTCNT-Packet Count (PktCnt),4,10,Hex,3,USB_USBC0_DIEPTSIZ001_HELP,
T,XFERSIZE-Transfer Size (XferSize),14,19,Hex,5,USB_USBC0_DIEPTSIZ001_HELP,

(USBC0_DIEPTSIZ002),4,Device Endpoint-n Transfer Size Register (DIEPTSIZn),USB,USB_USBC0_DIEPTSIZ002_HELP
O,Reserved-Reserved,Enable,Disable,1,1,USB_USBC0_DIEPTSIZ002_HELP,
T,MC-Multi Count (MC),2,2,Hex,1,USB_USBC0_DIEPTSIZ002_HELP,
T,PKTCNT-Packet Count (PktCnt),4,10,Hex,3,USB_USBC0_DIEPTSIZ002_HELP,
T,XFERSIZE-Transfer Size (XferSize),14,19,Hex,5,USB_USBC0_DIEPTSIZ002_HELP,

(USBC0_DIEPTSIZ003),4,Device Endpoint-n Transfer Size Register (DIEPTSIZn),USB,USB_USBC0_DIEPTSIZ003_HELP
O,Reserved-Reserved,Enable,Disable,1,1,USB_USBC0_DIEPTSIZ003_HELP,
T,MC-Multi Count (MC),2,2,Hex,1,USB_USBC0_DIEPTSIZ003_HELP,
T,PKTCNT-Packet Count (PktCnt),4,10,Hex,3,USB_USBC0_DIEPTSIZ003_HELP,
T,XFERSIZE-Transfer Size (XferSize),14,19,Hex,5,USB_USBC0_DIEPTSIZ003_HELP,

(USBC0_DIEPTSIZ004),4,Device Endpoint-n Transfer Size Register (DIEPTSIZn),USB,USB_USBC0_DIEPTSIZ004_HELP
O,Reserved-Reserved,Enable,Disable,1,1,USB_USBC0_DIEPTSIZ004_HELP,
T,MC-Multi Count (MC),2,2,Hex,1,USB_USBC0_DIEPTSIZ004_HELP,
T,PKTCNT-Packet Count (PktCnt),4,10,Hex,3,USB_USBC0_DIEPTSIZ004_HELP,
T,XFERSIZE-Transfer Size (XferSize),14,19,Hex,5,USB_USBC0_DIEPTSIZ004_HELP,

(USBC0_DOEPCTL000),15,Device OUT Endpoint-n Control Register (DOEPCTLn),USB,USB_USBC0_DOEPCTL000_HELP
O,EPENA-Endpoint Enable (EPEna),Enable,Disable,1,1,USB_USBC0_DOEPCTL000_HELP,
O,EPDIS-Endpoint Disable (EPDis),Enable,Disable,2,1,USB_USBC0_DOEPCTL000_HELP,
O,SETD1PID-For Interrupt/BULK enpoints:,Enable,Disable,3,1,USB_USBC0_DOEPCTL000_HELP,
O,SETD0PID-For Interrupt/BULK enpoints:,Enable,Disable,4,1,USB_USBC0_DOEPCTL000_HELP,
O,SNAK-Set NAK (SNAK),Enable,Disable,5,1,USB_USBC0_DOEPCTL000_HELP,
O,CNAK-Clear NAK (CNAK),Enable,Disable,6,1,USB_USBC0_DOEPCTL000_HELP,
T,Reserved-Reserved,7,4,Hex,1,USB_USBC0_DOEPCTL000_HELP,
O,STALL-STALL Handshake (Stall),Enable,Disable,11,1,USB_USBC0_DOEPCTL000_HELP,
O,SNP-Snoop Mode (Snp),Enable,Disable,12,1,USB_USBC0_DOEPCTL000_HELP,
T,EPTYPE-Endpoint Type (EPType),13,2,Hex,1,USB_USBC0_DOEPCTL000_HELP,
O,NAKSTS-NAK Status (NAKSts),Enable,Disable,15,1,USB_USBC0_DOEPCTL000_HELP,
O,DPID-For interrupt/bulk IN and OUT endpoints:,Enable,Disable,16,1,USB_USBC0_DOEPCTL000_HELP,
O,USBACTEP-USB Active Endpoint (USBActEP),Enable,Disable,17,1,USB_USBC0_DOEPCTL000_HELP,
T,Reserved-Reserved,18,4,Hex,1,USB_USBC0_DOEPCTL000_HELP,
T,MPS-Maximum Packet Size (MPS),22,11,Hex,3,USB_USBC0_DOEPCTL000_HELP,

(USBC0_DOEPCTL001),15,Device OUT Endpoint-n Control Register (DOEPCTLn),USB,USB_USBC0_DOEPCTL001_HELP
O,EPENA-Endpoint Enable (EPEna),Enable,Disable,1,1,USB_USBC0_DOEPCTL001_HELP,
O,EPDIS-Endpoint Disable (EPDis),Enable,Disable,2,1,USB_USBC0_DOEPCTL001_HELP,
O,SETD1PID-For Interrupt/BULK enpoints:,Enable,Disable,3,1,USB_USBC0_DOEPCTL001_HELP,
O,SETD0PID-For Interrupt/BULK enpoints:,Enable,Disable,4,1,USB_USBC0_DOEPCTL001_HELP,
O,SNAK-Set NAK (SNAK),Enable,Disable,5,1,USB_USBC0_DOEPCTL001_HELP,
O,CNAK-Clear NAK (CNAK),Enable,Disable,6,1,USB_USBC0_DOEPCTL001_HELP,
T,Reserved-Reserved,7,4,Hex,1,USB_USBC0_DOEPCTL001_HELP,
O,STALL-STALL Handshake (Stall),Enable,Disable,11,1,USB_USBC0_DOEPCTL001_HELP,
O,SNP-Snoop Mode (Snp),Enable,Disable,12,1,USB_USBC0_DOEPCTL001_HELP,
T,EPTYPE-Endpoint Type (EPType),13,2,Hex,1,USB_USBC0_DOEPCTL001_HELP,
O,NAKSTS-NAK Status (NAKSts),Enable,Disable,15,1,USB_USBC0_DOEPCTL001_HELP,
O,DPID-For interrupt/bulk IN and OUT endpoints:,Enable,Disable,16,1,USB_USBC0_DOEPCTL001_HELP,
O,USBACTEP-USB Active Endpoint (USBActEP),Enable,Disable,17,1,USB_USBC0_DOEPCTL001_HELP,
T,Reserved-Reserved,18,4,Hex,1,USB_USBC0_DOEPCTL001_HELP,
T,MPS-Maximum Packet Size (MPS),22,11,Hex,3,USB_USBC0_DOEPCTL001_HELP,

(USBC0_DOEPCTL002),15,Device OUT Endpoint-n Control Register (DOEPCTLn),USB,USB_USBC0_DOEPCTL002_HELP
O,EPENA-Endpoint Enable (EPEna),Enable,Disable,1,1,USB_USBC0_DOEPCTL002_HELP,
O,EPDIS-Endpoint Disable (EPDis),Enable,Disable,2,1,USB_USBC0_DOEPCTL002_HELP,
O,SETD1PID-For Interrupt/BULK enpoints:,Enable,Disable,3,1,USB_USBC0_DOEPCTL002_HELP,
O,SETD0PID-For Interrupt/BULK enpoints:,Enable,Disable,4,1,USB_USBC0_DOEPCTL002_HELP,
O,SNAK-Set NAK (SNAK),Enable,Disable,5,1,USB_USBC0_DOEPCTL002_HELP,
O,CNAK-Clear NAK (CNAK),Enable,Disable,6,1,USB_USBC0_DOEPCTL002_HELP,
T,Reserved-Reserved,7,4,Hex,1,USB_USBC0_DOEPCTL002_HELP,
O,STALL-STALL Handshake (Stall),Enable,Disable,11,1,USB_USBC0_DOEPCTL002_HELP,
O,SNP-Snoop Mode (Snp),Enable,Disable,12,1,USB_USBC0_DOEPCTL002_HELP,
T,EPTYPE-Endpoint Type (EPType),13,2,Hex,1,USB_USBC0_DOEPCTL002_HELP,
O,NAKSTS-NAK Status (NAKSts),Enable,Disable,15,1,USB_USBC0_DOEPCTL002_HELP,
O,DPID-For interrupt/bulk IN and OUT endpoints:,Enable,Disable,16,1,USB_USBC0_DOEPCTL002_HELP,
O,USBACTEP-USB Active Endpoint (USBActEP),Enable,Disable,17,1,USB_USBC0_DOEPCTL002_HELP,
T,Reserved-Reserved,18,4,Hex,1,USB_USBC0_DOEPCTL002_HELP,
T,MPS-Maximum Packet Size (MPS),22,11,Hex,3,USB_USBC0_DOEPCTL002_HELP,

(USBC0_DOEPCTL003),15,Device OUT Endpoint-n Control Register (DOEPCTLn),USB,USB_USBC0_DOEPCTL003_HELP
O,EPENA-Endpoint Enable (EPEna),Enable,Disable,1,1,USB_USBC0_DOEPCTL003_HELP,
O,EPDIS-Endpoint Disable (EPDis),Enable,Disable,2,1,USB_USBC0_DOEPCTL003_HELP,
O,SETD1PID-For Interrupt/BULK enpoints:,Enable,Disable,3,1,USB_USBC0_DOEPCTL003_HELP,
O,SETD0PID-For Interrupt/BULK enpoints:,Enable,Disable,4,1,USB_USBC0_DOEPCTL003_HELP,
O,SNAK-Set NAK (SNAK),Enable,Disable,5,1,USB_USBC0_DOEPCTL003_HELP,
O,CNAK-Clear NAK (CNAK),Enable,Disable,6,1,USB_USBC0_DOEPCTL003_HELP,
T,Reserved-Reserved,7,4,Hex,1,USB_USBC0_DOEPCTL003_HELP,
O,STALL-STALL Handshake (Stall),Enable,Disable,11,1,USB_USBC0_DOEPCTL003_HELP,
O,SNP-Snoop Mode (Snp),Enable,Disable,12,1,USB_USBC0_DOEPCTL003_HELP,
T,EPTYPE-Endpoint Type (EPType),13,2,Hex,1,USB_USBC0_DOEPCTL003_HELP,
O,NAKSTS-NAK Status (NAKSts),Enable,Disable,15,1,USB_USBC0_DOEPCTL003_HELP,
O,DPID-For interrupt/bulk IN and OUT endpoints:,Enable,Disable,16,1,USB_USBC0_DOEPCTL003_HELP,
O,USBACTEP-USB Active Endpoint (USBActEP),Enable,Disable,17,1,USB_USBC0_DOEPCTL003_HELP,
T,Reserved-Reserved,18,4,Hex,1,USB_USBC0_DOEPCTL003_HELP,
T,MPS-Maximum Packet Size (MPS),22,11,Hex,3,USB_USBC0_DOEPCTL003_HELP,

(USBC0_DOEPCTL004),15,Device OUT Endpoint-n Control Register (DOEPCTLn),USB,USB_USBC0_DOEPCTL004_HELP
O,EPENA-Endpoint Enable (EPEna),Enable,Disable,1,1,USB_USBC0_DOEPCTL004_HELP,
O,EPDIS-Endpoint Disable (EPDis),Enable,Disable,2,1,USB_USBC0_DOEPCTL004_HELP,
O,SETD1PID-For Interrupt/BULK enpoints:,Enable,Disable,3,1,USB_USBC0_DOEPCTL004_HELP,
O,SETD0PID-For Interrupt/BULK enpoints:,Enable,Disable,4,1,USB_USBC0_DOEPCTL004_HELP,
O,SNAK-Set NAK (SNAK),Enable,Disable,5,1,USB_USBC0_DOEPCTL004_HELP,
O,CNAK-Clear NAK (CNAK),Enable,Disable,6,1,USB_USBC0_DOEPCTL004_HELP,
T,Reserved-Reserved,7,4,Hex,1,USB_USBC0_DOEPCTL004_HELP,
O,STALL-STALL Handshake (Stall),Enable,Disable,11,1,USB_USBC0_DOEPCTL004_HELP,
O,SNP-Snoop Mode (Snp),Enable,Disable,12,1,USB_USBC0_DOEPCTL004_HELP,
T,EPTYPE-Endpoint Type (EPType),13,2,Hex,1,USB_USBC0_DOEPCTL004_HELP,
O,NAKSTS-NAK Status (NAKSts),Enable,Disable,15,1,USB_USBC0_DOEPCTL004_HELP,
O,DPID-For interrupt/bulk IN and OUT endpoints:,Enable,Disable,16,1,USB_USBC0_DOEPCTL004_HELP,
O,USBACTEP-USB Active Endpoint (USBActEP),Enable,Disable,17,1,USB_USBC0_DOEPCTL004_HELP,
T,Reserved-Reserved,18,4,Hex,1,USB_USBC0_DOEPCTL004_HELP,
T,MPS-Maximum Packet Size (MPS),22,11,Hex,3,USB_USBC0_DOEPCTL004_HELP,

(USBC0_DOEPINT000),6,Device Endpoint-n Interrupt Register (DOEPINTn),USB,USB_USBC0_DOEPINT000_HELP
T,Reserved-Reserved,1,27,Hex,7,USB_USBC0_DOEPINT000_HELP,
O,OUTTKNEPDIS-OUT Token Received When Endpoint Disabled (OUTTknEPdis),Enable,Disable,28,1,USB_USBC0_DOEPINT000_HELP,
O,SETUP-SETUP Phase Done (SetUp),Enable,Disable,29,1,USB_USBC0_DOEPINT000_HELP,
O,AHBERR-AHB Error (AHBErr),Enable,Disable,30,1,USB_USBC0_DOEPINT000_HELP,
O,EPDISBLD-Endpoint Disabled Interrupt (EPDisbld),Enable,Disable,31,1,USB_USBC0_DOEPINT000_HELP,
O,XFERCOMPL-Transfer Completed Interrupt (XferCompl),Enable,Disable,32,1,USB_USBC0_DOEPINT000_HELP,

(USBC0_DOEPINT001),6,Device Endpoint-n Interrupt Register (DOEPINTn),USB,USB_USBC0_DOEPINT001_HELP
T,Reserved-Reserved,1,27,Hex,7,USB_USBC0_DOEPINT001_HELP,
O,OUTTKNEPDIS-OUT Token Received When Endpoint Disabled (OUTTknEPdis),Enable,Disable,28,1,USB_USBC0_DOEPINT001_HELP,
O,SETUP-SETUP Phase Done (SetUp),Enable,Disable,29,1,USB_USBC0_DOEPINT001_HELP,
O,AHBERR-AHB Error (AHBErr),Enable,Disable,30,1,USB_USBC0_DOEPINT001_HELP,
O,EPDISBLD-Endpoint Disabled Interrupt (EPDisbld),Enable,Disable,31,1,USB_USBC0_DOEPINT001_HELP,
O,XFERCOMPL-Transfer Completed Interrupt (XferCompl),Enable,Disable,32,1,USB_USBC0_DOEPINT001_HELP,

(USBC0_DOEPINT002),6,Device Endpoint-n Interrupt Register (DOEPINTn),USB,USB_USBC0_DOEPINT002_HELP
T,Reserved-Reserved,1,27,Hex,7,USB_USBC0_DOEPINT002_HELP,
O,OUTTKNEPDIS-OUT Token Received When Endpoint Disabled (OUTTknEPdis),Enable,Disable,28,1,USB_USBC0_DOEPINT002_HELP,
O,SETUP-SETUP Phase Done (SetUp),Enable,Disable,29,1,USB_USBC0_DOEPINT002_HELP,
O,AHBERR-AHB Error (AHBErr),Enable,Disable,30,1,USB_USBC0_DOEPINT002_HELP,
O,EPDISBLD-Endpoint Disabled Interrupt (EPDisbld),Enable,Disable,31,1,USB_USBC0_DOEPINT002_HELP,
O,XFERCOMPL-Transfer Completed Interrupt (XferCompl),Enable,Disable,32,1,USB_USBC0_DOEPINT002_HELP,

(USBC0_DOEPINT003),6,Device Endpoint-n Interrupt Register (DOEPINTn),USB,USB_USBC0_DOEPINT003_HELP
T,Reserved-Reserved,1,27,Hex,7,USB_USBC0_DOEPINT003_HELP,
O,OUTTKNEPDIS-OUT Token Received When Endpoint Disabled (OUTTknEPdis),Enable,Disable,28,1,USB_USBC0_DOEPINT003_HELP,
O,SETUP-SETUP Phase Done (SetUp),Enable,Disable,29,1,USB_USBC0_DOEPINT003_HELP,
O,AHBERR-AHB Error (AHBErr),Enable,Disable,30,1,USB_USBC0_DOEPINT003_HELP,
O,EPDISBLD-Endpoint Disabled Interrupt (EPDisbld),Enable,Disable,31,1,USB_USBC0_DOEPINT003_HELP,
O,XFERCOMPL-Transfer Completed Interrupt (XferCompl),Enable,Disable,32,1,USB_USBC0_DOEPINT003_HELP,

(USBC0_DOEPINT004),6,Device Endpoint-n Interrupt Register (DOEPINTn),USB,USB_USBC0_DOEPINT004_HELP
T,Reserved-Reserved,1,27,Hex,7,USB_USBC0_DOEPINT004_HELP,
O,OUTTKNEPDIS-OUT Token Received When Endpoint Disabled (OUTTknEPdis),Enable,Disable,28,1,USB_USBC0_DOEPINT004_HELP,
O,SETUP-SETUP Phase Done (SetUp),Enable,Disable,29,1,USB_USBC0_DOEPINT004_HELP,
O,AHBERR-AHB Error (AHBErr),Enable,Disable,30,1,USB_USBC0_DOEPINT004_HELP,
O,EPDISBLD-Endpoint Disabled Interrupt (EPDisbld),Enable,Disable,31,1,USB_USBC0_DOEPINT004_HELP,
O,XFERCOMPL-Transfer Completed Interrupt (XferCompl),Enable,Disable,32,1,USB_USBC0_DOEPINT004_HELP,

(USBC0_DOEPMSK),6,Device OUT Endpoint Common Interrupt Mask Register (DOEPMSK),USB,USB_USBC0_DOEPMSK_HELP
T,Reserved-Reserved,1,27,Hex,7,USB_USBC0_DOEPMSK_HELP,
O,OUTTKNEPDISMSK-OUT Token Received when Endpoint Disabled Mask,Enable,Disable,28,1,USB_USBC0_DOEPMSK_HELP,
O,SETUPMSK-SETUP Phase Done Mask (SetUPMsk),Enable,Disable,29,1,USB_USBC0_DOEPMSK_HELP,
O,AHBERRMSK-AHB Error (AHBErrMsk),Enable,Disable,30,1,USB_USBC0_DOEPMSK_HELP,
O,EPDISBLDMSK-Endpoint Disabled Interrupt Mask (EPDisbldMsk),Enable,Disable,31,1,USB_USBC0_DOEPMSK_HELP,
O,XFERCOMPLMSK-Transfer Completed Interrupt Mask (XferComplMsk),Enable,Disable,32,1,USB_USBC0_DOEPMSK_HELP,

(USBC0_DOEPTSIZ000),4,Device Endpoint-n Transfer Size Register (DOEPTSIZn),USB,USB_USBC0_DOEPTSIZ000_HELP
O,Reserved-Reserved,Enable,Disable,1,1,USB_USBC0_DOEPTSIZ000_HELP,
T,MC-Multi Count (MC),2,2,Hex,1,USB_USBC0_DOEPTSIZ000_HELP,
T,PKTCNT-Packet Count (PktCnt),4,10,Hex,3,USB_USBC0_DOEPTSIZ000_HELP,
T,XFERSIZE-Transfer Size (XferSize),14,19,Hex,5,USB_USBC0_DOEPTSIZ000_HELP,

(USBC0_DOEPTSIZ001),4,Device Endpoint-n Transfer Size Register (DOEPTSIZn),USB,USB_USBC0_DOEPTSIZ001_HELP
O,Reserved-Reserved,Enable,Disable,1,1,USB_USBC0_DOEPTSIZ001_HELP,
T,MC-Multi Count (MC),2,2,Hex,1,USB_USBC0_DOEPTSIZ001_HELP,
T,PKTCNT-Packet Count (PktCnt),4,10,Hex,3,USB_USBC0_DOEPTSIZ001_HELP,
T,XFERSIZE-Transfer Size (XferSize),14,19,Hex,5,USB_USBC0_DOEPTSIZ001_HELP,

(USBC0_DOEPTSIZ002),4,Device Endpoint-n Transfer Size Register (DOEPTSIZn),USB,USB_USBC0_DOEPTSIZ002_HELP
O,Reserved-Reserved,Enable,Disable,1,1,USB_USBC0_DOEPTSIZ002_HELP,
T,MC-Multi Count (MC),2,2,Hex,1,USB_USBC0_DOEPTSIZ002_HELP,
T,PKTCNT-Packet Count (PktCnt),4,10,Hex,3,USB_USBC0_DOEPTSIZ002_HELP,
T,XFERSIZE-Transfer Size (XferSize),14,19,Hex,5,USB_USBC0_DOEPTSIZ002_HELP,

(USBC0_DOEPTSIZ003),4,Device Endpoint-n Transfer Size Register (DOEPTSIZn),USB,USB_USBC0_DOEPTSIZ003_HELP
O,Reserved-Reserved,Enable,Disable,1,1,USB_USBC0_DOEPTSIZ003_HELP,
T,MC-Multi Count (MC),2,2,Hex,1,USB_USBC0_DOEPTSIZ003_HELP,
T,PKTCNT-Packet Count (PktCnt),4,10,Hex,3,USB_USBC0_DOEPTSIZ003_HELP,
T,XFERSIZE-Transfer Size (XferSize),14,19,Hex,5,USB_USBC0_DOEPTSIZ003_HELP,

(USBC0_DOEPTSIZ004),4,Device Endpoint-n Transfer Size Register (DOEPTSIZn),USB,USB_USBC0_DOEPTSIZ004_HELP
O,Reserved-Reserved,Enable,Disable,1,1,USB_USBC0_DOEPTSIZ004_HELP,
T,MC-Multi Count (MC),2,2,Hex,1,USB_USBC0_DOEPTSIZ004_HELP,
T,PKTCNT-Packet Count (PktCnt),4,10,Hex,3,USB_USBC0_DOEPTSIZ004_HELP,
T,XFERSIZE-Transfer Size (XferSize),14,19,Hex,5,USB_USBC0_DOEPTSIZ004_HELP,

(USBC0_DPTXFSIZ001),2,Device Periodic Transmit FIFO-n Size Register (DPTXFSIZ),USB,USB_USBC0_DPTXFSIZ001_HELP
T,DPTXFSIZE-Device Periodic TxFIFO Size (DPTxFSize),1,16,Hex,4,USB_USBC0_DPTXFSIZ001_HELP,
T,DPTXFSTADDR-Device Periodic TxFIFO RAM Start Address (DPTxFStAddr),17,16,Hex,4,USB_USBC0_DPTXFSIZ001_HELP,

(USBC0_DPTXFSIZ002),2,Device Periodic Transmit FIFO-n Size Register (DPTXFSIZ),USB,USB_USBC0_DPTXFSIZ002_HELP
T,DPTXFSIZE-Device Periodic TxFIFO Size (DPTxFSize),1,16,Hex,4,USB_USBC0_DPTXFSIZ002_HELP,
T,DPTXFSTADDR-Device Periodic TxFIFO RAM Start Address (DPTxFStAddr),17,16,Hex,4,USB_USBC0_DPTXFSIZ002_HELP,

(USBC0_DPTXFSIZ003),2,Device Periodic Transmit FIFO-n Size Register (DPTXFSIZ),USB,USB_USBC0_DPTXFSIZ003_HELP
T,DPTXFSIZE-Device Periodic TxFIFO Size (DPTxFSize),1,16,Hex,4,USB_USBC0_DPTXFSIZ003_HELP,
T,DPTXFSTADDR-Device Periodic TxFIFO RAM Start Address (DPTxFStAddr),17,16,Hex,4,USB_USBC0_DPTXFSIZ003_HELP,

(USBC0_DPTXFSIZ004),2,Device Periodic Transmit FIFO-n Size Register (DPTXFSIZ),USB,USB_USBC0_DPTXFSIZ004_HELP
T,DPTXFSIZE-Device Periodic TxFIFO Size (DPTxFSize),1,16,Hex,4,USB_USBC0_DPTXFSIZ004_HELP,
T,DPTXFSTADDR-Device Periodic TxFIFO RAM Start Address (DPTxFStAddr),17,16,Hex,4,USB_USBC0_DPTXFSIZ004_HELP,

(USBC0_DSTS),6,Device Status Register (DSTS),USB,USB_USBC0_DSTS_HELP
T,Reserved-Reserved,1,10,Hex,3,USB_USBC0_DSTS_HELP,
T,SOFFN-Frame or Microframe Number of the Received SOF (SOFFN),11,14,Hex,4,USB_USBC0_DSTS_HELP,
T,Reserved-Reserved,25,4,Hex,1,USB_USBC0_DSTS_HELP,
O,ERRTICERR-Erratic Error (ErrticErr),Enable,Disable,29,1,USB_USBC0_DSTS_HELP,
T,ENUMSPD-Enumerated Speed (EnumSpd),30,2,Hex,1,USB_USBC0_DSTS_HELP,
O,SUSPSTS-Suspend Status (SuspSts),Enable,Disable,32,1,USB_USBC0_DSTS_HELP,

(USBC0_DTKNQR1),4,Device IN Token Sequence Learning Queue Read Register 1 (DTKNQR1),USB,USB_USBC0_DTKNQR1_HELP
T,EPTKN-Endpoint Token (EPTkn),1,24,Hex,6,USB_USBC0_DTKNQR1_HELP,
O,WRAPBIT-Wrap Bit (WrapBit),Enable,Disable,25,1,USB_USBC0_DTKNQR1_HELP,
T,Reserved-Reserved,26,2,Hex,1,USB_USBC0_DTKNQR1_HELP,
T,INTKNWPTR-IN Token Queue Write Pointer (INTknWPtr),28,5,Hex,2,USB_USBC0_DTKNQR1_HELP,

(USBC0_DTKNQR2),1,Device IN Token Sequence Learning Queue Read Register 2 (DTKNQR2),USB,USB_USBC0_DTKNQR2_HELP
T,EPTKN-Endpoint Token (EPTkn),1,32,Hex,8,USB_USBC0_DTKNQR2_HELP,

(USBC0_DTKNQR3),1,Device IN Token Sequence Learning Queue Read Register 3 (DTKNQR3),USB,USB_USBC0_DTKNQR3_HELP
T,EPTKN-Endpoint Token (EPTkn),1,32,Hex,8,USB_USBC0_DTKNQR3_HELP,

(USBC0_DTKNQR4),1,Device IN Token Sequence Learning Queue Read Register 4 (DTKNQR4),USB,USB_USBC0_DTKNQR4_HELP
T,EPTKN-Endpoint Token (EPTkn),1,32,Hex,8,USB_USBC0_DTKNQR4_HELP,

(USBC0_GAHBCFG),7,Core AHB Configuration Register (GAHBCFG),USB,USB_USBC0_GAHBCFG_HELP
T,Reserved-Reserved,1,23,Hex,6,USB_USBC0_GAHBCFG_HELP,
O,PTXFEMPLVL-Periodic TxFIFO Empty Level (PTxFEmpLvl),Enable,Disable,24,1,USB_USBC0_GAHBCFG_HELP,
O,NPTXFEMPLVL-Non=Periodic TxFIFO Empty Level (NPTxFEmpLvl),Enable,Disable,25,1,USB_USBC0_GAHBCFG_HELP,
O,Reserved-Reserved,Enable,Disable,26,1,USB_USBC0_GAHBCFG_HELP,
O,DMAEN-DMA Enable (DMAEn),Enable,Disable,27,1,USB_USBC0_GAHBCFG_HELP,
T,HBSTLEN-Burst Length/Type (HBstLen),28,4,Hex,1,USB_USBC0_GAHBCFG_HELP,
O,GLBLINTRMSK-Global Interrupt Mask (GlblIntrMsk),Enable,Disable,32,1,USB_USBC0_GAHBCFG_HELP,

(USBC0_GHWCFG1),1,User HW Config1 Register (GHWCFG1),USB,USB_USBC0_GHWCFG1_HELP
T,EPDIR-Endpoint Direction (epdir),1,32,Hex,8,USB_USBC0_GHWCFG1_HELP,

(USBC0_GHWCFG2),14,User HW Config2 Register (GHWCFG2),USB,USB_USBC0_GHWCFG2_HELP
O,Reserved-Reserved,Enable,Disable,1,1,USB_USBC0_GHWCFG2_HELP,
T,TKNQDEPTH-Device Mode IN Token Sequence Learning Queue Depth,2,5,Hex,2,USB_USBC0_GHWCFG2_HELP,
T,PTXQDEPTH-Host Mode Periodic Request Queue Depth (PTxQDepth),7,2,Hex,1,USB_USBC0_GHWCFG2_HELP,
T,NPTXQDEPTH-Non=Periodic Request Queue Depth (NPTxQDepth),9,2,Hex,1,USB_USBC0_GHWCFG2_HELP,
T,Reserved-Reserved,11,2,Hex,1,USB_USBC0_GHWCFG2_HELP,
O,DYNFIFOSIZING-Dynamic FIFO Sizing Enabled (DynFifoSizing),Enable,Disable,13,1,USB_USBC0_GHWCFG2_HELP,
O,PERIOSUPPORT-Periodic OUT Channels Supported in Host Mode,Enable,Disable,14,1,USB_USBC0_GHWCFG2_HELP,
T,NUMHSTCHNL-Number of Host Channels (NumHstChnl),15,4,Hex,1,USB_USBC0_GHWCFG2_HELP,
T,NUMDEVEPS-Number of Device Endpoints (NumDevEps),19,4,Hex,1,USB_USBC0_GHWCFG2_HELP,
T,FSPHYTYPE-Full=Speed PHY Interface Type (FSPhyType),23,2,Hex,1,USB_USBC0_GHWCFG2_HELP,
T,HSPHYTYPE-High=Speed PHY Interface Type (HSPhyType),25,2,Hex,1,USB_USBC0_GHWCFG2_HELP,
O,SINGPNT-Point=to=Point (SingPnt),Enable,Disable,27,1,USB_USBC0_GHWCFG2_HELP,
T,OTGARCH-Architecture (OtgArch),28,2,Hex,1,USB_USBC0_GHWCFG2_HELP,
T,OTGMODE-Mode of Operation (OtgMode),30,3,Hex,1,USB_USBC0_GHWCFG2_HELP,

(USBC0_GHWCFG3),10,User HW Config3 Register (GHWCFG3),USB,USB_USBC0_GHWCFG3_HELP
T,DFIFODEPTH-DFIFO Depth (DfifoDepth),1,16,Hex,4,USB_USBC0_GHWCFG3_HELP,
T,Reserved-Reserved,17,3,Hex,1,USB_USBC0_GHWCFG3_HELP,
O,AHBPHYSYNC-AHB and PHY Synchronous (AhbPhySync),Enable,Disable,20,1,USB_USBC0_GHWCFG3_HELP,
O,RSTTYPE-Reset Style for Clocked always Blocks in RTL (RstType),Enable,Disable,21,1,USB_USBC0_GHWCFG3_HELP,
O,OPTFEATURE-Optional Features Removed (OptFeature),Enable,Disable,22,1,USB_USBC0_GHWCFG3_HELP,
O,VENDOR_CONTROL_INTERFACE_SUPPORT-Vendor Control Interface Support,Enable,Disable,23,1,USB_USBC0_GHWCFG3_HELP,
O,I2C_SELECTION-I2C Selection,Enable,Disable,24,1,USB_USBC0_GHWCFG3_HELP,
O,OTGEN-OTG Function Enabled (OtgEn),Enable,Disable,25,1,USB_USBC0_GHWCFG3_HELP,
T,PKTSIZEWIDTH-Width of Packet Size Counters (PktSizeWidth),26,3,Hex,1,USB_USBC0_GHWCFG3_HELP,
T,XFERSIZEWIDTH-Width of Transfer Size Counters (XferSizeWidth),29,4,Hex,1,USB_USBC0_GHWCFG3_HELP,

(USBC0_GHWCFG4),12,User HW Config4 Register (GHWCFG4),USB,USB_USBC0_GHWCFG4_HELP
T,Reserved-Reserved,1,7,Hex,2,USB_USBC0_GHWCFG4_HELP,
O,SESSENDFLTR-"session_end" Filter Enabled (SessEndFltr),Enable,Disable,8,1,USB_USBC0_GHWCFG4_HELP,
O,BVALIDFLTR-"b_valid" Filter Enabled (BValidFltr),Enable,Disable,9,1,USB_USBC0_GHWCFG4_HELP,
O,AVALIDFLTR-"a_valid" Filter Enabled (AValidFltr),Enable,Disable,10,1,USB_USBC0_GHWCFG4_HELP,
O,VBUSVALIDFLTR-"vbus_valid" Filter Enabled (VBusValidFltr),Enable,Disable,11,1,USB_USBC0_GHWCFG4_HELP,
O,IDDGFLTR-"iddig" Filter Enable (IddgFltr),Enable,Disable,12,1,USB_USBC0_GHWCFG4_HELP,
T,NUMCTLEPS-Number of Device Mode Control Endpoints in Addition to,13,4,Hex,1,USB_USBC0_GHWCFG4_HELP,
T,PHYDATAWIDTH-UTMI+ PHY/ULPI=to=Internal UTMI+ Wrapper Data Width,17,2,Hex,1,USB_USBC0_GHWCFG4_HELP,
T,Reserved-Reserved,19,8,Hex,2,USB_USBC0_GHWCFG4_HELP,
O,AHBFREQ-Minimum AHB Frequency Less Than 60 MHz (AhbFreq),Enable,Disable,27,1,USB_USBC0_GHWCFG4_HELP,
O,ENABLEPWROPT-Enable Power Optimization? (EnablePwrOpt),Enable,Disable,28,1,USB_USBC0_GHWCFG4_HELP,
T,NUMDEVPERIOEPS-Number of Device Mode Periodic IN Endpoints,29,4,Hex,1,USB_USBC0_GHWCFG4_HELP,

(USBC0_GINTMSK),32,Core Interrupt Mask Register (GINTMSK),USB,USB_USBC0_GINTMSK_HELP
O,WKUPINTMSK-Resume/Remote Wakeup Detected Interrupt Mask,Enable,Disable,1,1,USB_USBC0_GINTMSK_HELP,
O,SESSREQINTMSK-Session Request/New Session Detected Interrupt Mask,Enable,Disable,2,1,USB_USBC0_GINTMSK_HELP,
O,DISCONNINTMSK-Disconnect Detected Interrupt Mask (DisconnIntMsk),Enable,Disable,3,1,USB_USBC0_GINTMSK_HELP,
O,CONIDSTSCHNGMSK-Connector ID Status Change Mask (ConIDStsChngMsk),Enable,Disable,4,1,USB_USBC0_GINTMSK_HELP,
O,Reserved-Reserved,Enable,Disable,5,1,USB_USBC0_GINTMSK_HELP,
O,PTXFEMPMSK-Periodic TxFIFO Empty Mask (PTxFEmpMsk),Enable,Disable,6,1,USB_USBC0_GINTMSK_HELP,
O,HCHINTMSK-Host Channels Interrupt Mask (HChIntMsk),Enable,Disable,7,1,USB_USBC0_GINTMSK_HELP,
O,PRTINTMSK-Host Port Interrupt Mask (PrtIntMsk),Enable,Disable,8,1,USB_USBC0_GINTMSK_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,USB_USBC0_GINTMSK_HELP,
O,FETSUSPMSK-Data Fetch Suspended Mask (FetSuspMsk),Enable,Disable,10,1,USB_USBC0_GINTMSK_HELP,
O,INCOMPLPMSK-Incomplete Periodic Transfer Mask (incomplPMsk),Enable,Disable,11,1,USB_USBC0_GINTMSK_HELP,
O,INCOMPISOINMSK-Incomplete Isochronous IN Transfer Mask (incompISOINMsk),Enable,Disable,12,1,USB_USBC0_GINTMSK_HELP,
O,OEPINTMSK-OUT Endpoints Interrupt Mask (OEPIntMsk),Enable,Disable,13,1,USB_USBC0_GINTMSK_HELP,
O,INEPINTMSK-IN Endpoints Interrupt Mask (INEPIntMsk),Enable,Disable,14,1,USB_USBC0_GINTMSK_HELP,
O,EPMISMSK-Endpoint Mismatch Interrupt Mask (EPMisMsk),Enable,Disable,15,1,USB_USBC0_GINTMSK_HELP,
O,Reserved-Reserved,Enable,Disable,16,1,USB_USBC0_GINTMSK_HELP,
O,EOPFMSK-End of Periodic Frame Interrupt Mask (EOPFMsk),Enable,Disable,17,1,USB_USBC0_GINTMSK_HELP,
O,ISOOUTDROPMSK-Isochronous OUT Packet Dropped Interrupt Mask,Enable,Disable,18,1,USB_USBC0_GINTMSK_HELP,
O,ENUMDONEMSK-Enumeration Done Mask (EnumDoneMsk),Enable,Disable,19,1,USB_USBC0_GINTMSK_HELP,
O,USBRSTMSK-USB Reset Mask (USBRstMsk),Enable,Disable,20,1,USB_USBC0_GINTMSK_HELP,
O,USBSUSPMSK-USB Suspend Mask (USBSuspMsk),Enable,Disable,21,1,USB_USBC0_GINTMSK_HELP,
O,ERLYSUSPMSK-Early Suspend Mask (ErlySuspMsk),Enable,Disable,22,1,USB_USBC0_GINTMSK_HELP,
O,I2CINT-I2C Interrupt Mask (I2CINT),Enable,Disable,23,1,USB_USBC0_GINTMSK_HELP,
O,ULPICKINTMSK-ULPI Carkit Interrupt Mask (ULPICKINTMsk),Enable,Disable,24,1,USB_USBC0_GINTMSK_HELP,
O,GOUTNAKEFFMSK-Global OUT NAK Effective Mask (GOUTNakEffMsk),Enable,Disable,25,1,USB_USBC0_GINTMSK_HELP,
O,GINNAKEFFMSK-Global Non=Periodic IN NAK Effective Mask (GINNakEffMsk),Enable,Disable,26,1,USB_USBC0_GINTMSK_HELP,
O,NPTXFEMPMSK-Non=Periodic TxFIFO Empty Mask (NPTxFEmpMsk),Enable,Disable,27,1,USB_USBC0_GINTMSK_HELP,
O,RXFLVLMSK-Receive FIFO Non=Empty Mask (RxFLvlMsk),Enable,Disable,28,1,USB_USBC0_GINTMSK_HELP,
O,SOFMSK-Start of (micro)Frame Mask (SofMsk),Enable,Disable,29,1,USB_USBC0_GINTMSK_HELP,
O,OTGINTMSK-OTG Interrupt Mask (OTGIntMsk),Enable,Disable,30,1,USB_USBC0_GINTMSK_HELP,
O,MODEMISMSK-Mode Mismatch Interrupt Mask (ModeMisMsk),Enable,Disable,31,1,USB_USBC0_GINTMSK_HELP,
O,Reserved-Reserved,Enable,Disable,32,1,USB_USBC0_GINTMSK_HELP,

(USBC0_GINTSTS),32,Core Interrupt Register (GINTSTS),USB,USB_USBC0_GINTSTS_HELP
O,WKUPINT-Resume/Remote Wakeup Detected Interrupt (WkUpInt),Enable,Disable,1,1,USB_USBC0_GINTSTS_HELP,
O,SESSREQINT-Session Request/New Session Detected Interrupt (SessReqInt),Enable,Disable,2,1,USB_USBC0_GINTSTS_HELP,
O,DISCONNINT-Disconnect Detected Interrupt (DisconnInt),Enable,Disable,3,1,USB_USBC0_GINTSTS_HELP,
O,CONIDSTSCHNG-Connector ID Status Change (ConIDStsChng),Enable,Disable,4,1,USB_USBC0_GINTSTS_HELP,
O,Reserved-Reserved,Enable,Disable,5,1,USB_USBC0_GINTSTS_HELP,
O,PTXFEMP-Periodic TxFIFO Empty (PTxFEmp),Enable,Disable,6,1,USB_USBC0_GINTSTS_HELP,
O,HCHINT-Host Channels Interrupt (HChInt),Enable,Disable,7,1,USB_USBC0_GINTSTS_HELP,
O,PRTINT-Host Port Interrupt (PrtInt),Enable,Disable,8,1,USB_USBC0_GINTSTS_HELP,
O,Reserved-Reserved,Enable,Disable,9,1,USB_USBC0_GINTSTS_HELP,
O,FETSUSP-Data Fetch Suspended (FetSusp),Enable,Disable,10,1,USB_USBC0_GINTSTS_HELP,
O,INCOMPLP-Incomplete Periodic Transfer (incomplP),Enable,Disable,11,1,USB_USBC0_GINTSTS_HELP,
O,INCOMPISOIN-Incomplete Isochronous IN Transfer (incompISOIN),Enable,Disable,12,1,USB_USBC0_GINTSTS_HELP,
O,OEPINT-OUT Endpoints Interrupt (OEPInt),Enable,Disable,13,1,USB_USBC0_GINTSTS_HELP,
O,IEPINT-IN Endpoints Interrupt (IEPInt),Enable,Disable,14,1,USB_USBC0_GINTSTS_HELP,
O,EPMIS-Endpoint Mismatch Interrupt (EPMis),Enable,Disable,15,1,USB_USBC0_GINTSTS_HELP,
O,Reserved-Reserved,Enable,Disable,16,1,USB_USBC0_GINTSTS_HELP,
O,EOPF-End of Periodic Frame Interrupt (EOPF),Enable,Disable,17,1,USB_USBC0_GINTSTS_HELP,
O,ISOOUTDROP-Isochronous OUT Packet Dropped Interrupt (ISOOutDrop),Enable,Disable,18,1,USB_USBC0_GINTSTS_HELP,
O,ENUMDONE-Enumeration Done (EnumDone),Enable,Disable,19,1,USB_USBC0_GINTSTS_HELP,
O,USBRST-USB Reset (USBRst),Enable,Disable,20,1,USB_USBC0_GINTSTS_HELP,
O,USBSUSP-USB Suspend (USBSusp),Enable,Disable,21,1,USB_USBC0_GINTSTS_HELP,
O,ERLYSUSP-Early Suspend (ErlySusp),Enable,Disable,22,1,USB_USBC0_GINTSTS_HELP,
O,I2CINT-I2C Interrupt (I2CINT),Enable,Disable,23,1,USB_USBC0_GINTSTS_HELP,
O,ULPICKINT-ULPI Carkit Interrupt (ULPICKINT),Enable,Disable,24,1,USB_USBC0_GINTSTS_HELP,
O,GOUTNAKEFF-Global OUT NAK Effective (GOUTNakEff),Enable,Disable,25,1,USB_USBC0_GINTSTS_HELP,
O,GINNAKEFF-Global IN Non=Periodic NAK Effective (GINNakEff),Enable,Disable,26,1,USB_USBC0_GINTSTS_HELP,
O,NPTXFEMP-Non=Periodic TxFIFO Empty (NPTxFEmp),Enable,Disable,27,1,USB_USBC0_GINTSTS_HELP,
O,RXFLVL-RxFIFO Non=Empty (RxFLvl),Enable,Disable,28,1,USB_USBC0_GINTSTS_HELP,
O,SOF-Start of (micro)Frame (Sof),Enable,Disable,29,1,USB_USBC0_GINTSTS_HELP,
O,OTGINT-OTG Interrupt (OTGInt),Enable,Disable,30,1,USB_USBC0_GINTSTS_HELP,
O,MODEMIS-Mode Mismatch Interrupt (ModeMis),Enable,Disable,31,1,USB_USBC0_GINTSTS_HELP,
O,CURMOD-Current Mode of Operation (CurMod),Enable,Disable,32,1,USB_USBC0_GINTSTS_HELP,

(USBC0_GNPTXFSIZ),2,Non-Periodic Transmit FIFO Size Register (GNPTXFSIZ),USB,USB_USBC0_GNPTXFSIZ_HELP
T,NPTXFDEP-Non=Periodic TxFIFO Depth (NPTxFDep),1,16,Hex,4,USB_USBC0_GNPTXFSIZ_HELP,
T,NPTXFSTADDR-Non=Periodic Transmit RAM Start Address (NPTxFStAddr),17,16,Hex,4,USB_USBC0_GNPTXFSIZ_HELP,

(USBC0_GNPTXSTS),4,Non-Periodic Transmit FIFO/Queue Status Register (GNPTXSTS),USB,USB_USBC0_GNPTXSTS_HELP
O,Reserved-Reserved,Enable,Disable,1,1,USB_USBC0_GNPTXSTS_HELP,
T,NPTXQTOP-Top of the Non=Periodic Transmit Request Queue (NPTxQTop),2,7,Hex,2,USB_USBC0_GNPTXSTS_HELP,
T,NPTXQSPCAVAIL-Non=Periodic Transmit Request Queue Space Available,9,8,Hex,2,USB_USBC0_GNPTXSTS_HELP,
T,NPTXFSPCAVAIL-Non=Periodic TxFIFO Space Avail (NPTxFSpcAvail),17,16,Hex,4,USB_USBC0_GNPTXSTS_HELP,

(USBC0_GOTGCTL),13,OTG Control and Status Register (GOTGCTL),USB,USB_USBC0_GOTGCTL_HELP
T,Reserved-Reserved,1,12,Hex,3,USB_USBC0_GOTGCTL_HELP,
O,BSESVLD-B=Session Valid (BSesVld),Enable,Disable,13,1,USB_USBC0_GOTGCTL_HELP,
O,ASESVLD-A=Session Valid (ASesVld),Enable,Disable,14,1,USB_USBC0_GOTGCTL_HELP,
O,DBNCTIME-Long/Short Debounce Time (DbncTime),Enable,Disable,15,1,USB_USBC0_GOTGCTL_HELP,
O,CONIDSTS-Connector ID Status (ConIDSts),Enable,Disable,16,1,USB_USBC0_GOTGCTL_HELP,
T,Reserved-Reserved,17,4,Hex,1,USB_USBC0_GOTGCTL_HELP,
O,DEVHNPEN-Device HNP Enabled (DevHNPEn),Enable,Disable,21,1,USB_USBC0_GOTGCTL_HELP,
O,HSTSETHNPEN-Host Set HNP Enable (HstSetHNPEn),Enable,Disable,22,1,USB_USBC0_GOTGCTL_HELP,
O,HNPREQ-HNP Request (HNPReq),Enable,Disable,23,1,USB_USBC0_GOTGCTL_HELP,
O,HSTNEGSCS-Host Negotiation Success (HstNegScs),Enable,Disable,24,1,USB_USBC0_GOTGCTL_HELP,
T,Reserved-Reserved,25,6,Hex,2,USB_USBC0_GOTGCTL_HELP,
O,SESREQ-Session Request (SesReq),Enable,Disable,31,1,USB_USBC0_GOTGCTL_HELP,
O,SESREQSCS-Session Request Success (SesReqScs),Enable,Disable,32,1,USB_USBC0_GOTGCTL_HELP,

(USBC0_GOTGINT),10,OTG Interrupt Register (GOTGINT),USB,USB_USBC0_GOTGINT_HELP
T,Reserved-Reserved,1,12,Hex,3,USB_USBC0_GOTGINT_HELP,
O,DBNCEDONE-Debounce Done (DbnceDone),Enable,Disable,13,1,USB_USBC0_GOTGINT_HELP,
O,ADEVTOUTCHG-A=Device Timeout Change (ADevTOUTChg),Enable,Disable,14,1,USB_USBC0_GOTGINT_HELP,
O,HSTNEGDET-Host Negotiation Detected (HstNegDet),Enable,Disable,15,1,USB_USBC0_GOTGINT_HELP,
T,Reserved-Reserved,16,7,Hex,2,USB_USBC0_GOTGINT_HELP,
O,HSTNEGSUCSTSCHNG-Host Negotiation Success Status Change (HstNegSucStsChng),Enable,Disable,23,1,USB_USBC0_GOTGINT_HELP,
O,SESREQSUCSTSCHNG-Session Request Success Status Change,Enable,Disable,24,1,USB_USBC0_GOTGINT_HELP,
T,Reserved-Reserved,25,5,Hex,2,USB_USBC0_GOTGINT_HELP,
O,SESENDDET-Session End Detected (SesEndDet),Enable,Disable,30,1,USB_USBC0_GOTGINT_HELP,
T,Reserved-Reserved,31,2,Hex,1,USB_USBC0_GOTGINT_HELP,

(USBC0_GRSTCTL),10,Core Reset Register (GRSTCTL),USB,USB_USBC0_GRSTCTL_HELP
O,AHBIDLE-AHB Master Idle (AHBIdle),Enable,Disable,1,1,USB_USBC0_GRSTCTL_HELP,
O,DMAREQ-DMA Request Signal (DMAReq),Enable,Disable,2,1,USB_USBC0_GRSTCTL_HELP,
T,Reserved-Reserved,3,19,Hex,5,USB_USBC0_GRSTCTL_HELP,
T,TXFNUM-TxFIFO Number (TxFNum),22,5,Hex,2,USB_USBC0_GRSTCTL_HELP,
O,TXFFLSH-TxFIFO Flush (TxFFlsh),Enable,Disable,27,1,USB_USBC0_GRSTCTL_HELP,
O,RXFFLSH-RxFIFO Flush (RxFFlsh),Enable,Disable,28,1,USB_USBC0_GRSTCTL_HELP,
O,INTKNQFLSH-IN Token Sequence Learning Queue Flush (INTknQFlsh),Enable,Disable,29,1,USB_USBC0_GRSTCTL_HELP,
O,FRMCNTRRST-Host Frame Counter Reset (FrmCntrRst),Enable,Disable,30,1,USB_USBC0_GRSTCTL_HELP,
O,HSFTRST-HClk Soft Reset (HSftRst),Enable,Disable,31,1,USB_USBC0_GRSTCTL_HELP,
O,CSFTRST-Core Soft Reset (CSftRst),Enable,Disable,32,1,USB_USBC0_GRSTCTL_HELP,

(USBC0_GRXFSIZ),2,Receive FIFO Size Register (GRXFSIZ),USB,USB_USBC0_GRXFSIZ_HELP
T,Reserved-Reserved,1,16,Hex,4,USB_USBC0_GRXFSIZ_HELP,
T,RXFDEP-RxFIFO Depth (RxFDep),17,16,Hex,4,USB_USBC0_GRXFSIZ_HELP,

(USBC0_GRXSTSPD),6,Receive Status Debug Read Register Device Mode (GRXSTSPD),USB,USB_USBC0_GRXSTSPD_HELP
T,Reserved-Reserved,1,7,Hex,2,USB_USBC0_GRXSTSPD_HELP,
T,FN-Frame Number (FN),8,4,Hex,1,USB_USBC0_GRXSTSPD_HELP,
T,PKTSTS-Packet Status (PktSts),12,4,Hex,1,USB_USBC0_GRXSTSPD_HELP,
T,DPID-Data PID (DPID),16,2,Hex,1,USB_USBC0_GRXSTSPD_HELP,
T,BCNT-Byte Count (BCnt),18,11,Hex,3,USB_USBC0_GRXSTSPD_HELP,
T,EPNUM-Endpoint Number (EPNum),29,4,Hex,1,USB_USBC0_GRXSTSPD_HELP,

(USBC0_GRXSTSPH),5,Receive Status Read and Pop Register Host Mode (GRXSTSPH),USB,USB_USBC0_GRXSTSPH_HELP
T,Reserved-Reserved,1,11,Hex,3,USB_USBC0_GRXSTSPH_HELP,
T,PKTSTS-Packet Status (PktSts),12,4,Hex,1,USB_USBC0_GRXSTSPH_HELP,
T,DPID-Data PID (DPID),16,2,Hex,1,USB_USBC0_GRXSTSPH_HELP,
T,BCNT-Byte Count (BCnt),18,11,Hex,3,USB_USBC0_GRXSTSPH_HELP,
T,CHNUM-Channel Number (ChNum),29,4,Hex,1,USB_USBC0_GRXSTSPH_HELP,

(USBC0_GRXSTSRD),6,Receive Status Debug Read Register Device Mode (GRXSTSRD),USB,USB_USBC0_GRXSTSRD_HELP
T,Reserved-Reserved,1,7,Hex,2,USB_USBC0_GRXSTSRD_HELP,
T,FN-Frame Number (FN),8,4,Hex,1,USB_USBC0_GRXSTSRD_HELP,
T,PKTSTS-Packet Status (PktSts),12,4,Hex,1,USB_USBC0_GRXSTSRD_HELP,
T,DPID-Data PID (DPID),16,2,Hex,1,USB_USBC0_GRXSTSRD_HELP,
T,BCNT-Byte Count (BCnt),18,11,Hex,3,USB_USBC0_GRXSTSRD_HELP,
T,EPNUM-Endpoint Number (EPNum),29,4,Hex,1,USB_USBC0_GRXSTSRD_HELP,

(USBC0_GRXSTSRH),5,Receive Status Debug Read Register Host Mode (GRXSTSRH),USB,USB_USBC0_GRXSTSRH_HELP
T,Reserved-Reserved,1,11,Hex,3,USB_USBC0_GRXSTSRH_HELP,
T,PKTSTS-Packet Status (PktSts),12,4,Hex,1,USB_USBC0_GRXSTSRH_HELP,
T,DPID-Data PID (DPID),16,2,Hex,1,USB_USBC0_GRXSTSRH_HELP,
T,BCNT-Byte Count (BCnt),18,11,Hex,3,USB_USBC0_GRXSTSRH_HELP,
T,CHNUM-Channel Number (ChNum),29,4,Hex,1,USB_USBC0_GRXSTSRH_HELP,

(USBC0_GSNPSID),1,Synopsys ID Register (GSNPSID),USB,USB_USBC0_GSNPSID_HELP
T,SYNOPSYSID-0x4F54\<version\>A release number of the core being used.,1,32,Hex,8,USB_USBC0_GSNPSID_HELP,

(USBC0_GUSBCFG),13,Core USB Configuration Register (GUSBCFG),USB,USB_USBC0_GUSBCFG_HELP
T,Reserved-Reserved,1,15,Hex,4,USB_USBC0_GUSBCFG_HELP,
O,OTGI2CSEL-UTMIFS or I2C Interface Select (OtgI2CSel),Enable,Disable,16,1,USB_USBC0_GUSBCFG_HELP,
O,PHYLPWRCLKSEL-PHY Low=Power Clock Select (PhyLPwrClkSel),Enable,Disable,17,1,USB_USBC0_GUSBCFG_HELP,
O,Reserved-Reserved,Enable,Disable,18,1,USB_USBC0_GUSBCFG_HELP,
T,USBTRDTIM-USB Turnaround Time (USBTrdTim),19,4,Hex,1,USB_USBC0_GUSBCFG_HELP,
O,HNPCAP-HNP=Capable (HNPCap),Enable,Disable,23,1,USB_USBC0_GUSBCFG_HELP,
O,SRPCAP-SRP=Capable (SRPCap),Enable,Disable,24,1,USB_USBC0_GUSBCFG_HELP,
O,DDRSEL-ULPI DDR Select (DDRSel),Enable,Disable,25,1,USB_USBC0_GUSBCFG_HELP,
O,PHYSEL-USB 2.0 High=Speed PHY or USB 1.1 Full=Speed Serial,Enable,Disable,26,1,USB_USBC0_GUSBCFG_HELP,
O,FSINTF-Full=Speed Serial Interface Select (FSIntf),Enable,Disable,27,1,USB_USBC0_GUSBCFG_HELP,
O,ULPI_UTMI_SEL-ULPI or UTMI+ Select (ULPI_UTMI_Sel),Enable,Disable,28,1,USB_USBC0_GUSBCFG_HELP,
O,PHYIF-PHY Interface (PHYIf),Enable,Disable,29,1,USB_USBC0_GUSBCFG_HELP,
T,TOUTCAL-HS/FS Timeout Calibration (TOutCal),30,3,Hex,1,USB_USBC0_GUSBCFG_HELP,

(USBC0_HAINT),2,Host All Channels Interrupt Register (HAINT),USB,USB_USBC0_HAINT_HELP
T,Reserved-Reserved,1,16,Hex,4,USB_USBC0_HAINT_HELP,
T,HAINT-Channel Interrupts (HAINT),17,16,Hex,4,USB_USBC0_HAINT_HELP,

(USBC0_HAINTMSK),2,Host All Channels Interrupt Mask Register (HAINTMSK),USB,USB_USBC0_HAINTMSK_HELP
T,Reserved-Reserved,1,16,Hex,4,USB_USBC0_HAINTMSK_HELP,
T,HAINTMSK-Channel Interrupt Mask (HAINTMsk),17,16,Hex,4,USB_USBC0_HAINTMSK_HELP,

(USBC0_HCCHAR000),11,Host Channel-n Characteristics Register (HCCHAR),USB,USB_USBC0_HCCHAR000_HELP
O,CHENA-Channel Enable (ChEna),Enable,Disable,1,1,USB_USBC0_HCCHAR000_HELP,
O,CHDIS-Channel Disable (ChDis),Enable,Disable,2,1,USB_USBC0_HCCHAR000_HELP,
O,ODDFRM-Odd Frame (OddFrm),Enable,Disable,3,1,USB_USBC0_HCCHAR000_HELP,
T,DEVADDR-Device Address (DevAddr),4,7,Hex,2,USB_USBC0_HCCHAR000_HELP,
T,EC-Multi Count (MC) / Error Count (EC),11,2,Hex,1,USB_USBC0_HCCHAR000_HELP,
T,EPTYPE-Endpoint Type (EPType),13,2,Hex,1,USB_USBC0_HCCHAR000_HELP,
O,LSPDDEV-Low=Speed Device (LSpdDev),Enable,Disable,15,1,USB_USBC0_HCCHAR000_HELP,
O,Reserved-Reserved,Enable,Disable,16,1,USB_USBC0_HCCHAR000_HELP,
O,EPDIR-Endpoint Direction (EPDir),Enable,Disable,17,1,USB_USBC0_HCCHAR000_HELP,
T,EPNUM-Endpoint Number (EPNum),18,4,Hex,1,USB_USBC0_HCCHAR000_HELP,
T,MPS-Maximum Packet Size (MPS),22,11,Hex,3,USB_USBC0_HCCHAR000_HELP,

(USBC0_HCCHAR001),11,Host Channel-n Characteristics Register (HCCHAR),USB,USB_USBC0_HCCHAR001_HELP
O,CHENA-Channel Enable (ChEna),Enable,Disable,1,1,USB_USBC0_HCCHAR001_HELP,
O,CHDIS-Channel Disable (ChDis),Enable,Disable,2,1,USB_USBC0_HCCHAR001_HELP,
O,ODDFRM-Odd Frame (OddFrm),Enable,Disable,3,1,USB_USBC0_HCCHAR001_HELP,
T,DEVADDR-Device Address (DevAddr),4,7,Hex,2,USB_USBC0_HCCHAR001_HELP,
T,EC-Multi Count (MC) / Error Count (EC),11,2,Hex,1,USB_USBC0_HCCHAR001_HELP,
T,EPTYPE-Endpoint Type (EPType),13,2,Hex,1,USB_USBC0_HCCHAR001_HELP,
O,LSPDDEV-Low=Speed Device (LSpdDev),Enable,Disable,15,1,USB_USBC0_HCCHAR001_HELP,
O,Reserved-Reserved,Enable,Disable,16,1,USB_USBC0_HCCHAR001_HELP,
O,EPDIR-Endpoint Direction (EPDir),Enable,Disable,17,1,USB_USBC0_HCCHAR001_HELP,
T,EPNUM-Endpoint Number (EPNum),18,4,Hex,1,USB_USBC0_HCCHAR001_HELP,
T,MPS-Maximum Packet Size (MPS),22,11,Hex,3,USB_USBC0_HCCHAR001_HELP,

(USBC0_HCCHAR002),11,Host Channel-n Characteristics Register (HCCHAR),USB,USB_USBC0_HCCHAR002_HELP
O,CHENA-Channel Enable (ChEna),Enable,Disable,1,1,USB_USBC0_HCCHAR002_HELP,
O,CHDIS-Channel Disable (ChDis),Enable,Disable,2,1,USB_USBC0_HCCHAR002_HELP,
O,ODDFRM-Odd Frame (OddFrm),Enable,Disable,3,1,USB_USBC0_HCCHAR002_HELP,
T,DEVADDR-Device Address (DevAddr),4,7,Hex,2,USB_USBC0_HCCHAR002_HELP,
T,EC-Multi Count (MC) / Error Count (EC),11,2,Hex,1,USB_USBC0_HCCHAR002_HELP,
T,EPTYPE-Endpoint Type (EPType),13,2,Hex,1,USB_USBC0_HCCHAR002_HELP,
O,LSPDDEV-Low=Speed Device (LSpdDev),Enable,Disable,15,1,USB_USBC0_HCCHAR002_HELP,
O,Reserved-Reserved,Enable,Disable,16,1,USB_USBC0_HCCHAR002_HELP,
O,EPDIR-Endpoint Direction (EPDir),Enable,Disable,17,1,USB_USBC0_HCCHAR002_HELP,
T,EPNUM-Endpoint Number (EPNum),18,4,Hex,1,USB_USBC0_HCCHAR002_HELP,
T,MPS-Maximum Packet Size (MPS),22,11,Hex,3,USB_USBC0_HCCHAR002_HELP,

(USBC0_HCCHAR003),11,Host Channel-n Characteristics Register (HCCHAR),USB,USB_USBC0_HCCHAR003_HELP
O,CHENA-Channel Enable (ChEna),Enable,Disable,1,1,USB_USBC0_HCCHAR003_HELP,
O,CHDIS-Channel Disable (ChDis),Enable,Disable,2,1,USB_USBC0_HCCHAR003_HELP,
O,ODDFRM-Odd Frame (OddFrm),Enable,Disable,3,1,USB_USBC0_HCCHAR003_HELP,
T,DEVADDR-Device Address (DevAddr),4,7,Hex,2,USB_USBC0_HCCHAR003_HELP,
T,EC-Multi Count (MC) / Error Count (EC),11,2,Hex,1,USB_USBC0_HCCHAR003_HELP,
T,EPTYPE-Endpoint Type (EPType),13,2,Hex,1,USB_USBC0_HCCHAR003_HELP,
O,LSPDDEV-Low=Speed Device (LSpdDev),Enable,Disable,15,1,USB_USBC0_HCCHAR003_HELP,
O,Reserved-Reserved,Enable,Disable,16,1,USB_USBC0_HCCHAR003_HELP,
O,EPDIR-Endpoint Direction (EPDir),Enable,Disable,17,1,USB_USBC0_HCCHAR003_HELP,
T,EPNUM-Endpoint Number (EPNum),18,4,Hex,1,USB_USBC0_HCCHAR003_HELP,
T,MPS-Maximum Packet Size (MPS),22,11,Hex,3,USB_USBC0_HCCHAR003_HELP,

(USBC0_HCCHAR004),11,Host Channel-n Characteristics Register (HCCHAR),USB,USB_USBC0_HCCHAR004_HELP
O,CHENA-Channel Enable (ChEna),Enable,Disable,1,1,USB_USBC0_HCCHAR004_HELP,
O,CHDIS-Channel Disable (ChDis),Enable,Disable,2,1,USB_USBC0_HCCHAR004_HELP,
O,ODDFRM-Odd Frame (OddFrm),Enable,Disable,3,1,USB_USBC0_HCCHAR004_HELP,
T,DEVADDR-Device Address (DevAddr),4,7,Hex,2,USB_USBC0_HCCHAR004_HELP,
T,EC-Multi Count (MC) / Error Count (EC),11,2,Hex,1,USB_USBC0_HCCHAR004_HELP,
T,EPTYPE-Endpoint Type (EPType),13,2,Hex,1,USB_USBC0_HCCHAR004_HELP,
O,LSPDDEV-Low=Speed Device (LSpdDev),Enable,Disable,15,1,USB_USBC0_HCCHAR004_HELP,
O,Reserved-Reserved,Enable,Disable,16,1,USB_USBC0_HCCHAR004_HELP,
O,EPDIR-Endpoint Direction (EPDir),Enable,Disable,17,1,USB_USBC0_HCCHAR004_HELP,
T,EPNUM-Endpoint Number (EPNum),18,4,Hex,1,USB_USBC0_HCCHAR004_HELP,
T,MPS-Maximum Packet Size (MPS),22,11,Hex,3,USB_USBC0_HCCHAR004_HELP,

(USBC0_HCCHAR005),11,Host Channel-n Characteristics Register (HCCHAR),USB,USB_USBC0_HCCHAR005_HELP
O,CHENA-Channel Enable (ChEna),Enable,Disable,1,1,USB_USBC0_HCCHAR005_HELP,
O,CHDIS-Channel Disable (ChDis),Enable,Disable,2,1,USB_USBC0_HCCHAR005_HELP,
O,ODDFRM-Odd Frame (OddFrm),Enable,Disable,3,1,USB_USBC0_HCCHAR005_HELP,
T,DEVADDR-Device Address (DevAddr),4,7,Hex,2,USB_USBC0_HCCHAR005_HELP,
T,EC-Multi Count (MC) / Error Count (EC),11,2,Hex,1,USB_USBC0_HCCHAR005_HELP,
T,EPTYPE-Endpoint Type (EPType),13,2,Hex,1,USB_USBC0_HCCHAR005_HELP,
O,LSPDDEV-Low=Speed Device (LSpdDev),Enable,Disable,15,1,USB_USBC0_HCCHAR005_HELP,
O,Reserved-Reserved,Enable,Disable,16,1,USB_USBC0_HCCHAR005_HELP,
O,EPDIR-Endpoint Direction (EPDir),Enable,Disable,17,1,USB_USBC0_HCCHAR005_HELP,
T,EPNUM-Endpoint Number (EPNum),18,4,Hex,1,USB_USBC0_HCCHAR005_HELP,
T,MPS-Maximum Packet Size (MPS),22,11,Hex,3,USB_USBC0_HCCHAR005_HELP,

(USBC0_HCCHAR006),11,Host Channel-n Characteristics Register (HCCHAR),USB,USB_USBC0_HCCHAR006_HELP
O,CHENA-Channel Enable (ChEna),Enable,Disable,1,1,USB_USBC0_HCCHAR006_HELP,
O,CHDIS-Channel Disable (ChDis),Enable,Disable,2,1,USB_USBC0_HCCHAR006_HELP,
O,ODDFRM-Odd Frame (OddFrm),Enable,Disable,3,1,USB_USBC0_HCCHAR006_HELP,
T,DEVADDR-Device Address (DevAddr),4,7,Hex,2,USB_USBC0_HCCHAR006_HELP,
T,EC-Multi Count (MC) / Error Count (EC),11,2,Hex,1,USB_USBC0_HCCHAR006_HELP,
T,EPTYPE-Endpoint Type (EPType),13,2,Hex,1,USB_USBC0_HCCHAR006_HELP,
O,LSPDDEV-Low=Speed Device (LSpdDev),Enable,Disable,15,1,USB_USBC0_HCCHAR006_HELP,
O,Reserved-Reserved,Enable,Disable,16,1,USB_USBC0_HCCHAR006_HELP,
O,EPDIR-Endpoint Direction (EPDir),Enable,Disable,17,1,USB_USBC0_HCCHAR006_HELP,
T,EPNUM-Endpoint Number (EPNum),18,4,Hex,1,USB_USBC0_HCCHAR006_HELP,
T,MPS-Maximum Packet Size (MPS),22,11,Hex,3,USB_USBC0_HCCHAR006_HELP,

(USBC0_HCCHAR007),11,Host Channel-n Characteristics Register (HCCHAR),USB,USB_USBC0_HCCHAR007_HELP
O,CHENA-Channel Enable (ChEna),Enable,Disable,1,1,USB_USBC0_HCCHAR007_HELP,
O,CHDIS-Channel Disable (ChDis),Enable,Disable,2,1,USB_USBC0_HCCHAR007_HELP,
O,ODDFRM-Odd Frame (OddFrm),Enable,Disable,3,1,USB_USBC0_HCCHAR007_HELP,
T,DEVADDR-Device Address (DevAddr),4,7,Hex,2,USB_USBC0_HCCHAR007_HELP,
T,EC-Multi Count (MC) / Error Count (EC),11,2,Hex,1,USB_USBC0_HCCHAR007_HELP,
T,EPTYPE-Endpoint Type (EPType),13,2,Hex,1,USB_USBC0_HCCHAR007_HELP,
O,LSPDDEV-Low=Speed Device (LSpdDev),Enable,Disable,15,1,USB_USBC0_HCCHAR007_HELP,
O,Reserved-Reserved,Enable,Disable,16,1,USB_USBC0_HCCHAR007_HELP,
O,EPDIR-Endpoint Direction (EPDir),Enable,Disable,17,1,USB_USBC0_HCCHAR007_HELP,
T,EPNUM-Endpoint Number (EPNum),18,4,Hex,1,USB_USBC0_HCCHAR007_HELP,
T,MPS-Maximum Packet Size (MPS),22,11,Hex,3,USB_USBC0_HCCHAR007_HELP,

(USBC0_HCFG),3,Host Configuration Register (HCFG),USB,USB_USBC0_HCFG_HELP
T,Reserved-Reserved,1,29,Hex,8,USB_USBC0_HCFG_HELP,
O,FSLSSUPP-FS= and LS=Only Support (FSLSSupp),Enable,Disable,30,1,USB_USBC0_HCFG_HELP,
T,FSLSPCLKSEL-FS/LS PHY Clock Select (FSLSPclkSel),31,2,Hex,1,USB_USBC0_HCFG_HELP,

(USBC0_HCINT000),12,Host Channel-n Interrupt Register (HCINT),USB,USB_USBC0_HCINT000_HELP
T,Reserved-Reserved,1,21,Hex,6,USB_USBC0_HCINT000_HELP,
O,DATATGLERR-Data Toggle Error (DataTglErr),Enable,Disable,22,1,USB_USBC0_HCINT000_HELP,
O,FRMOVRUN-Frame Overrun (FrmOvrun),Enable,Disable,23,1,USB_USBC0_HCINT000_HELP,
O,BBLERR-Babble Error (BblErr),Enable,Disable,24,1,USB_USBC0_HCINT000_HELP,
O,XACTERR-Transaction Error (XactErr),Enable,Disable,25,1,USB_USBC0_HCINT000_HELP,
O,NYET-NYET Response Received Interrupt (NYET),Enable,Disable,26,1,USB_USBC0_HCINT000_HELP,
O,ACK-ACK Response Received Interrupt (ACK),Enable,Disable,27,1,USB_USBC0_HCINT000_HELP,
O,NAK-NAK Response Received Interrupt (NAK),Enable,Disable,28,1,USB_USBC0_HCINT000_HELP,
O,STALL-STALL Response Received Interrupt (STALL),Enable,Disable,29,1,USB_USBC0_HCINT000_HELP,
O,AHBERR-This bit is always 0x0.,Enable,Disable,30,1,USB_USBC0_HCINT000_HELP,
O,CHHLTD-Channel Halted (ChHltd),Enable,Disable,31,1,USB_USBC0_HCINT000_HELP,
O,XFERCOMPL-Transfer Completed (XferCompl),Enable,Disable,32,1,USB_USBC0_HCINT000_HELP,

(USBC0_HCINT001),12,Host Channel-n Interrupt Register (HCINT),USB,USB_USBC0_HCINT001_HELP
T,Reserved-Reserved,1,21,Hex,6,USB_USBC0_HCINT001_HELP,
O,DATATGLERR-Data Toggle Error (DataTglErr),Enable,Disable,22,1,USB_USBC0_HCINT001_HELP,
O,FRMOVRUN-Frame Overrun (FrmOvrun),Enable,Disable,23,1,USB_USBC0_HCINT001_HELP,
O,BBLERR-Babble Error (BblErr),Enable,Disable,24,1,USB_USBC0_HCINT001_HELP,
O,XACTERR-Transaction Error (XactErr),Enable,Disable,25,1,USB_USBC0_HCINT001_HELP,
O,NYET-NYET Response Received Interrupt (NYET),Enable,Disable,26,1,USB_USBC0_HCINT001_HELP,
O,ACK-ACK Response Received Interrupt (ACK),Enable,Disable,27,1,USB_USBC0_HCINT001_HELP,
O,NAK-NAK Response Received Interrupt (NAK),Enable,Disable,28,1,USB_USBC0_HCINT001_HELP,
O,STALL-STALL Response Received Interrupt (STALL),Enable,Disable,29,1,USB_USBC0_HCINT001_HELP,
O,AHBERR-This bit is always 0x0.,Enable,Disable,30,1,USB_USBC0_HCINT001_HELP,
O,CHHLTD-Channel Halted (ChHltd),Enable,Disable,31,1,USB_USBC0_HCINT001_HELP,
O,XFERCOMPL-Transfer Completed (XferCompl),Enable,Disable,32,1,USB_USBC0_HCINT001_HELP,

(USBC0_HCINT002),12,Host Channel-n Interrupt Register (HCINT),USB,USB_USBC0_HCINT002_HELP
T,Reserved-Reserved,1,21,Hex,6,USB_USBC0_HCINT002_HELP,
O,DATATGLERR-Data Toggle Error (DataTglErr),Enable,Disable,22,1,USB_USBC0_HCINT002_HELP,
O,FRMOVRUN-Frame Overrun (FrmOvrun),Enable,Disable,23,1,USB_USBC0_HCINT002_HELP,
O,BBLERR-Babble Error (BblErr),Enable,Disable,24,1,USB_USBC0_HCINT002_HELP,
O,XACTERR-Transaction Error (XactErr),Enable,Disable,25,1,USB_USBC0_HCINT002_HELP,
O,NYET-NYET Response Received Interrupt (NYET),Enable,Disable,26,1,USB_USBC0_HCINT002_HELP,
O,ACK-ACK Response Received Interrupt (ACK),Enable,Disable,27,1,USB_USBC0_HCINT002_HELP,
O,NAK-NAK Response Received Interrupt (NAK),Enable,Disable,28,1,USB_USBC0_HCINT002_HELP,
O,STALL-STALL Response Received Interrupt (STALL),Enable,Disable,29,1,USB_USBC0_HCINT002_HELP,
O,AHBERR-This bit is always 0x0.,Enable,Disable,30,1,USB_USBC0_HCINT002_HELP,
O,CHHLTD-Channel Halted (ChHltd),Enable,Disable,31,1,USB_USBC0_HCINT002_HELP,
O,XFERCOMPL-Transfer Completed (XferCompl),Enable,Disable,32,1,USB_USBC0_HCINT002_HELP,

(USBC0_HCINT003),12,Host Channel-n Interrupt Register (HCINT),USB,USB_USBC0_HCINT003_HELP
T,Reserved-Reserved,1,21,Hex,6,USB_USBC0_HCINT003_HELP,
O,DATATGLERR-Data Toggle Error (DataTglErr),Enable,Disable,22,1,USB_USBC0_HCINT003_HELP,
O,FRMOVRUN-Frame Overrun (FrmOvrun),Enable,Disable,23,1,USB_USBC0_HCINT003_HELP,
O,BBLERR-Babble Error (BblErr),Enable,Disable,24,1,USB_USBC0_HCINT003_HELP,
O,XACTERR-Transaction Error (XactErr),Enable,Disable,25,1,USB_USBC0_HCINT003_HELP,
O,NYET-NYET Response Received Interrupt (NYET),Enable,Disable,26,1,USB_USBC0_HCINT003_HELP,
O,ACK-ACK Response Received Interrupt (ACK),Enable,Disable,27,1,USB_USBC0_HCINT003_HELP,
O,NAK-NAK Response Received Interrupt (NAK),Enable,Disable,28,1,USB_USBC0_HCINT003_HELP,
O,STALL-STALL Response Received Interrupt (STALL),Enable,Disable,29,1,USB_USBC0_HCINT003_HELP,
O,AHBERR-This bit is always 0x0.,Enable,Disable,30,1,USB_USBC0_HCINT003_HELP,
O,CHHLTD-Channel Halted (ChHltd),Enable,Disable,31,1,USB_USBC0_HCINT003_HELP,
O,XFERCOMPL-Transfer Completed (XferCompl),Enable,Disable,32,1,USB_USBC0_HCINT003_HELP,

(USBC0_HCINT004),12,Host Channel-n Interrupt Register (HCINT),USB,USB_USBC0_HCINT004_HELP
T,Reserved-Reserved,1,21,Hex,6,USB_USBC0_HCINT004_HELP,
O,DATATGLERR-Data Toggle Error (DataTglErr),Enable,Disable,22,1,USB_USBC0_HCINT004_HELP,
O,FRMOVRUN-Frame Overrun (FrmOvrun),Enable,Disable,23,1,USB_USBC0_HCINT004_HELP,
O,BBLERR-Babble Error (BblErr),Enable,Disable,24,1,USB_USBC0_HCINT004_HELP,
O,XACTERR-Transaction Error (XactErr),Enable,Disable,25,1,USB_USBC0_HCINT004_HELP,
O,NYET-NYET Response Received Interrupt (NYET),Enable,Disable,26,1,USB_USBC0_HCINT004_HELP,
O,ACK-ACK Response Received Interrupt (ACK),Enable,Disable,27,1,USB_USBC0_HCINT004_HELP,
O,NAK-NAK Response Received Interrupt (NAK),Enable,Disable,28,1,USB_USBC0_HCINT004_HELP,
O,STALL-STALL Response Received Interrupt (STALL),Enable,Disable,29,1,USB_USBC0_HCINT004_HELP,
O,AHBERR-This bit is always 0x0.,Enable,Disable,30,1,USB_USBC0_HCINT004_HELP,
O,CHHLTD-Channel Halted (ChHltd),Enable,Disable,31,1,USB_USBC0_HCINT004_HELP,
O,XFERCOMPL-Transfer Completed (XferCompl),Enable,Disable,32,1,USB_USBC0_HCINT004_HELP,

(USBC0_HCINT005),12,Host Channel-n Interrupt Register (HCINT),USB,USB_USBC0_HCINT005_HELP
T,Reserved-Reserved,1,21,Hex,6,USB_USBC0_HCINT005_HELP,
O,DATATGLERR-Data Toggle Error (DataTglErr),Enable,Disable,22,1,USB_USBC0_HCINT005_HELP,
O,FRMOVRUN-Frame Overrun (FrmOvrun),Enable,Disable,23,1,USB_USBC0_HCINT005_HELP,
O,BBLERR-Babble Error (BblErr),Enable,Disable,24,1,USB_USBC0_HCINT005_HELP,
O,XACTERR-Transaction Error (XactErr),Enable,Disable,25,1,USB_USBC0_HCINT005_HELP,
O,NYET-NYET Response Received Interrupt (NYET),Enable,Disable,26,1,USB_USBC0_HCINT005_HELP,
O,ACK-ACK Response Received Interrupt (ACK),Enable,Disable,27,1,USB_USBC0_HCINT005_HELP,
O,NAK-NAK Response Received Interrupt (NAK),Enable,Disable,28,1,USB_USBC0_HCINT005_HELP,
O,STALL-STALL Response Received Interrupt (STALL),Enable,Disable,29,1,USB_USBC0_HCINT005_HELP,
O,AHBERR-This bit is always 0x0.,Enable,Disable,30,1,USB_USBC0_HCINT005_HELP,
O,CHHLTD-Channel Halted (ChHltd),Enable,Disable,31,1,USB_USBC0_HCINT005_HELP,
O,XFERCOMPL-Transfer Completed (XferCompl),Enable,Disable,32,1,USB_USBC0_HCINT005_HELP,

(USBC0_HCINT006),12,Host Channel-n Interrupt Register (HCINT),USB,USB_USBC0_HCINT006_HELP
T,Reserved-Reserved,1,21,Hex,6,USB_USBC0_HCINT006_HELP,
O,DATATGLERR-Data Toggle Error (DataTglErr),Enable,Disable,22,1,USB_USBC0_HCINT006_HELP,
O,FRMOVRUN-Frame Overrun (FrmOvrun),Enable,Disable,23,1,USB_USBC0_HCINT006_HELP,
O,BBLERR-Babble Error (BblErr),Enable,Disable,24,1,USB_USBC0_HCINT006_HELP,
O,XACTERR-Transaction Error (XactErr),Enable,Disable,25,1,USB_USBC0_HCINT006_HELP,
O,NYET-NYET Response Received Interrupt (NYET),Enable,Disable,26,1,USB_USBC0_HCINT006_HELP,
O,ACK-ACK Response Received Interrupt (ACK),Enable,Disable,27,1,USB_USBC0_HCINT006_HELP,
O,NAK-NAK Response Received Interrupt (NAK),Enable,Disable,28,1,USB_USBC0_HCINT006_HELP,
O,STALL-STALL Response Received Interrupt (STALL),Enable,Disable,29,1,USB_USBC0_HCINT006_HELP,
O,AHBERR-This bit is always 0x0.,Enable,Disable,30,1,USB_USBC0_HCINT006_HELP,
O,CHHLTD-Channel Halted (ChHltd),Enable,Disable,31,1,USB_USBC0_HCINT006_HELP,
O,XFERCOMPL-Transfer Completed (XferCompl),Enable,Disable,32,1,USB_USBC0_HCINT006_HELP,

(USBC0_HCINT007),12,Host Channel-n Interrupt Register (HCINT),USB,USB_USBC0_HCINT007_HELP
T,Reserved-Reserved,1,21,Hex,6,USB_USBC0_HCINT007_HELP,
O,DATATGLERR-Data Toggle Error (DataTglErr),Enable,Disable,22,1,USB_USBC0_HCINT007_HELP,
O,FRMOVRUN-Frame Overrun (FrmOvrun),Enable,Disable,23,1,USB_USBC0_HCINT007_HELP,
O,BBLERR-Babble Error (BblErr),Enable,Disable,24,1,USB_USBC0_HCINT007_HELP,
O,XACTERR-Transaction Error (XactErr),Enable,Disable,25,1,USB_USBC0_HCINT007_HELP,
O,NYET-NYET Response Received Interrupt (NYET),Enable,Disable,26,1,USB_USBC0_HCINT007_HELP,
O,ACK-ACK Response Received Interrupt (ACK),Enable,Disable,27,1,USB_USBC0_HCINT007_HELP,
O,NAK-NAK Response Received Interrupt (NAK),Enable,Disable,28,1,USB_USBC0_HCINT007_HELP,
O,STALL-STALL Response Received Interrupt (STALL),Enable,Disable,29,1,USB_USBC0_HCINT007_HELP,
O,AHBERR-This bit is always 0x0.,Enable,Disable,30,1,USB_USBC0_HCINT007_HELP,
O,CHHLTD-Channel Halted (ChHltd),Enable,Disable,31,1,USB_USBC0_HCINT007_HELP,
O,XFERCOMPL-Transfer Completed (XferCompl),Enable,Disable,32,1,USB_USBC0_HCINT007_HELP,

(USBC0_HCINTMSK000),12,Host Channel-n Interrupt Mask Register (HCINTMSKn),USB,USB_USBC0_HCINTMSK000_HELP
T,Reserved-Reserved,1,21,Hex,6,USB_USBC0_HCINTMSK000_HELP,
O,DATATGLERRMSK-Data Toggle Error Mask (DataTglErrMsk),Enable,Disable,22,1,USB_USBC0_HCINTMSK000_HELP,
O,FRMOVRUNMSK-Frame Overrun Mask (FrmOvrunMsk),Enable,Disable,23,1,USB_USBC0_HCINTMSK000_HELP,
O,BBLERRMSK-Babble Error Mask (BblErrMsk),Enable,Disable,24,1,USB_USBC0_HCINTMSK000_HELP,
O,XACTERRMSK-Transaction Error Mask (XactErrMsk),Enable,Disable,25,1,USB_USBC0_HCINTMSK000_HELP,
O,NYETMSK-NYET Response Received Interrupt Mask (NyetMsk),Enable,Disable,26,1,USB_USBC0_HCINTMSK000_HELP,
O,ACKMSK-ACK Response Received Interrupt Mask (AckMsk),Enable,Disable,27,1,USB_USBC0_HCINTMSK000_HELP,
O,NAKMSK-NAK Response Received Interrupt Mask (NakMsk),Enable,Disable,28,1,USB_USBC0_HCINTMSK000_HELP,
O,STALLMSK-STALL Response Received Interrupt Mask (StallMsk),Enable,Disable,29,1,USB_USBC0_HCINTMSK000_HELP,
O,AHBERRMSK-AHB Error Mask (AHBErrMsk),Enable,Disable,30,1,USB_USBC0_HCINTMSK000_HELP,
O,CHHLTDMSK-Channel Halted Mask (ChHltdMsk),Enable,Disable,31,1,USB_USBC0_HCINTMSK000_HELP,
O,XFERCOMPLMSK-Transfer Completed Mask (XferComplMsk),Enable,Disable,32,1,USB_USBC0_HCINTMSK000_HELP,

(USBC0_HCINTMSK001),12,Host Channel-n Interrupt Mask Register (HCINTMSKn),USB,USB_USBC0_HCINTMSK001_HELP
T,Reserved-Reserved,1,21,Hex,6,USB_USBC0_HCINTMSK001_HELP,
O,DATATGLERRMSK-Data Toggle Error Mask (DataTglErrMsk),Enable,Disable,22,1,USB_USBC0_HCINTMSK001_HELP,
O,FRMOVRUNMSK-Frame Overrun Mask (FrmOvrunMsk),Enable,Disable,23,1,USB_USBC0_HCINTMSK001_HELP,
O,BBLERRMSK-Babble Error Mask (BblErrMsk),Enable,Disable,24,1,USB_USBC0_HCINTMSK001_HELP,
O,XACTERRMSK-Transaction Error Mask (XactErrMsk),Enable,Disable,25,1,USB_USBC0_HCINTMSK001_HELP,
O,NYETMSK-NYET Response Received Interrupt Mask (NyetMsk),Enable,Disable,26,1,USB_USBC0_HCINTMSK001_HELP,
O,ACKMSK-ACK Response Received Interrupt Mask (AckMsk),Enable,Disable,27,1,USB_USBC0_HCINTMSK001_HELP,
O,NAKMSK-NAK Response Received Interrupt Mask (NakMsk),Enable,Disable,28,1,USB_USBC0_HCINTMSK001_HELP,
O,STALLMSK-STALL Response Received Interrupt Mask (StallMsk),Enable,Disable,29,1,USB_USBC0_HCINTMSK001_HELP,
O,AHBERRMSK-AHB Error Mask (AHBErrMsk),Enable,Disable,30,1,USB_USBC0_HCINTMSK001_HELP,
O,CHHLTDMSK-Channel Halted Mask (ChHltdMsk),Enable,Disable,31,1,USB_USBC0_HCINTMSK001_HELP,
O,XFERCOMPLMSK-Transfer Completed Mask (XferComplMsk),Enable,Disable,32,1,USB_USBC0_HCINTMSK001_HELP,

(USBC0_HCINTMSK002),12,Host Channel-n Interrupt Mask Register (HCINTMSKn),USB,USB_USBC0_HCINTMSK002_HELP
T,Reserved-Reserved,1,21,Hex,6,USB_USBC0_HCINTMSK002_HELP,
O,DATATGLERRMSK-Data Toggle Error Mask (DataTglErrMsk),Enable,Disable,22,1,USB_USBC0_HCINTMSK002_HELP,
O,FRMOVRUNMSK-Frame Overrun Mask (FrmOvrunMsk),Enable,Disable,23,1,USB_USBC0_HCINTMSK002_HELP,
O,BBLERRMSK-Babble Error Mask (BblErrMsk),Enable,Disable,24,1,USB_USBC0_HCINTMSK002_HELP,
O,XACTERRMSK-Transaction Error Mask (XactErrMsk),Enable,Disable,25,1,USB_USBC0_HCINTMSK002_HELP,
O,NYETMSK-NYET Response Received Interrupt Mask (NyetMsk),Enable,Disable,26,1,USB_USBC0_HCINTMSK002_HELP,
O,ACKMSK-ACK Response Received Interrupt Mask (AckMsk),Enable,Disable,27,1,USB_USBC0_HCINTMSK002_HELP,
O,NAKMSK-NAK Response Received Interrupt Mask (NakMsk),Enable,Disable,28,1,USB_USBC0_HCINTMSK002_HELP,
O,STALLMSK-STALL Response Received Interrupt Mask (StallMsk),Enable,Disable,29,1,USB_USBC0_HCINTMSK002_HELP,
O,AHBERRMSK-AHB Error Mask (AHBErrMsk),Enable,Disable,30,1,USB_USBC0_HCINTMSK002_HELP,
O,CHHLTDMSK-Channel Halted Mask (ChHltdMsk),Enable,Disable,31,1,USB_USBC0_HCINTMSK002_HELP,
O,XFERCOMPLMSK-Transfer Completed Mask (XferComplMsk),Enable,Disable,32,1,USB_USBC0_HCINTMSK002_HELP,

(USBC0_HCINTMSK003),12,Host Channel-n Interrupt Mask Register (HCINTMSKn),USB,USB_USBC0_HCINTMSK003_HELP
T,Reserved-Reserved,1,21,Hex,6,USB_USBC0_HCINTMSK003_HELP,
O,DATATGLERRMSK-Data Toggle Error Mask (DataTglErrMsk),Enable,Disable,22,1,USB_USBC0_HCINTMSK003_HELP,
O,FRMOVRUNMSK-Frame Overrun Mask (FrmOvrunMsk),Enable,Disable,23,1,USB_USBC0_HCINTMSK003_HELP,
O,BBLERRMSK-Babble Error Mask (BblErrMsk),Enable,Disable,24,1,USB_USBC0_HCINTMSK003_HELP,
O,XACTERRMSK-Transaction Error Mask (XactErrMsk),Enable,Disable,25,1,USB_USBC0_HCINTMSK003_HELP,
O,NYETMSK-NYET Response Received Interrupt Mask (NyetMsk),Enable,Disable,26,1,USB_USBC0_HCINTMSK003_HELP,
O,ACKMSK-ACK Response Received Interrupt Mask (AckMsk),Enable,Disable,27,1,USB_USBC0_HCINTMSK003_HELP,
O,NAKMSK-NAK Response Received Interrupt Mask (NakMsk),Enable,Disable,28,1,USB_USBC0_HCINTMSK003_HELP,
O,STALLMSK-STALL Response Received Interrupt Mask (StallMsk),Enable,Disable,29,1,USB_USBC0_HCINTMSK003_HELP,
O,AHBERRMSK-AHB Error Mask (AHBErrMsk),Enable,Disable,30,1,USB_USBC0_HCINTMSK003_HELP,
O,CHHLTDMSK-Channel Halted Mask (ChHltdMsk),Enable,Disable,31,1,USB_USBC0_HCINTMSK003_HELP,
O,XFERCOMPLMSK-Transfer Completed Mask (XferComplMsk),Enable,Disable,32,1,USB_USBC0_HCINTMSK003_HELP,

(USBC0_HCINTMSK004),12,Host Channel-n Interrupt Mask Register (HCINTMSKn),USB,USB_USBC0_HCINTMSK004_HELP
T,Reserved-Reserved,1,21,Hex,6,USB_USBC0_HCINTMSK004_HELP,
O,DATATGLERRMSK-Data Toggle Error Mask (DataTglErrMsk),Enable,Disable,22,1,USB_USBC0_HCINTMSK004_HELP,
O,FRMOVRUNMSK-Frame Overrun Mask (FrmOvrunMsk),Enable,Disable,23,1,USB_USBC0_HCINTMSK004_HELP,
O,BBLERRMSK-Babble Error Mask (BblErrMsk),Enable,Disable,24,1,USB_USBC0_HCINTMSK004_HELP,
O,XACTERRMSK-Transaction Error Mask (XactErrMsk),Enable,Disable,25,1,USB_USBC0_HCINTMSK004_HELP,
O,NYETMSK-NYET Response Received Interrupt Mask (NyetMsk),Enable,Disable,26,1,USB_USBC0_HCINTMSK004_HELP,
O,ACKMSK-ACK Response Received Interrupt Mask (AckMsk),Enable,Disable,27,1,USB_USBC0_HCINTMSK004_HELP,
O,NAKMSK-NAK Response Received Interrupt Mask (NakMsk),Enable,Disable,28,1,USB_USBC0_HCINTMSK004_HELP,
O,STALLMSK-STALL Response Received Interrupt Mask (StallMsk),Enable,Disable,29,1,USB_USBC0_HCINTMSK004_HELP,
O,AHBERRMSK-AHB Error Mask (AHBErrMsk),Enable,Disable,30,1,USB_USBC0_HCINTMSK004_HELP,
O,CHHLTDMSK-Channel Halted Mask (ChHltdMsk),Enable,Disable,31,1,USB_USBC0_HCINTMSK004_HELP,
O,XFERCOMPLMSK-Transfer Completed Mask (XferComplMsk),Enable,Disable,32,1,USB_USBC0_HCINTMSK004_HELP,

(USBC0_HCINTMSK005),12,Host Channel-n Interrupt Mask Register (HCINTMSKn),USB,USB_USBC0_HCINTMSK005_HELP
T,Reserved-Reserved,1,21,Hex,6,USB_USBC0_HCINTMSK005_HELP,
O,DATATGLERRMSK-Data Toggle Error Mask (DataTglErrMsk),Enable,Disable,22,1,USB_USBC0_HCINTMSK005_HELP,
O,FRMOVRUNMSK-Frame Overrun Mask (FrmOvrunMsk),Enable,Disable,23,1,USB_USBC0_HCINTMSK005_HELP,
O,BBLERRMSK-Babble Error Mask (BblErrMsk),Enable,Disable,24,1,USB_USBC0_HCINTMSK005_HELP,
O,XACTERRMSK-Transaction Error Mask (XactErrMsk),Enable,Disable,25,1,USB_USBC0_HCINTMSK005_HELP,
O,NYETMSK-NYET Response Received Interrupt Mask (NyetMsk),Enable,Disable,26,1,USB_USBC0_HCINTMSK005_HELP,
O,ACKMSK-ACK Response Received Interrupt Mask (AckMsk),Enable,Disable,27,1,USB_USBC0_HCINTMSK005_HELP,
O,NAKMSK-NAK Response Received Interrupt Mask (NakMsk),Enable,Disable,28,1,USB_USBC0_HCINTMSK005_HELP,
O,STALLMSK-STALL Response Received Interrupt Mask (StallMsk),Enable,Disable,29,1,USB_USBC0_HCINTMSK005_HELP,
O,AHBERRMSK-AHB Error Mask (AHBErrMsk),Enable,Disable,30,1,USB_USBC0_HCINTMSK005_HELP,
O,CHHLTDMSK-Channel Halted Mask (ChHltdMsk),Enable,Disable,31,1,USB_USBC0_HCINTMSK005_HELP,
O,XFERCOMPLMSK-Transfer Completed Mask (XferComplMsk),Enable,Disable,32,1,USB_USBC0_HCINTMSK005_HELP,

(USBC0_HCINTMSK006),12,Host Channel-n Interrupt Mask Register (HCINTMSKn),USB,USB_USBC0_HCINTMSK006_HELP
T,Reserved-Reserved,1,21,Hex,6,USB_USBC0_HCINTMSK006_HELP,
O,DATATGLERRMSK-Data Toggle Error Mask (DataTglErrMsk),Enable,Disable,22,1,USB_USBC0_HCINTMSK006_HELP,
O,FRMOVRUNMSK-Frame Overrun Mask (FrmOvrunMsk),Enable,Disable,23,1,USB_USBC0_HCINTMSK006_HELP,
O,BBLERRMSK-Babble Error Mask (BblErrMsk),Enable,Disable,24,1,USB_USBC0_HCINTMSK006_HELP,
O,XACTERRMSK-Transaction Error Mask (XactErrMsk),Enable,Disable,25,1,USB_USBC0_HCINTMSK006_HELP,
O,NYETMSK-NYET Response Received Interrupt Mask (NyetMsk),Enable,Disable,26,1,USB_USBC0_HCINTMSK006_HELP,
O,ACKMSK-ACK Response Received Interrupt Mask (AckMsk),Enable,Disable,27,1,USB_USBC0_HCINTMSK006_HELP,
O,NAKMSK-NAK Response Received Interrupt Mask (NakMsk),Enable,Disable,28,1,USB_USBC0_HCINTMSK006_HELP,
O,STALLMSK-STALL Response Received Interrupt Mask (StallMsk),Enable,Disable,29,1,USB_USBC0_HCINTMSK006_HELP,
O,AHBERRMSK-AHB Error Mask (AHBErrMsk),Enable,Disable,30,1,USB_USBC0_HCINTMSK006_HELP,
O,CHHLTDMSK-Channel Halted Mask (ChHltdMsk),Enable,Disable,31,1,USB_USBC0_HCINTMSK006_HELP,
O,XFERCOMPLMSK-Transfer Completed Mask (XferComplMsk),Enable,Disable,32,1,USB_USBC0_HCINTMSK006_HELP,

(USBC0_HCINTMSK007),12,Host Channel-n Interrupt Mask Register (HCINTMSKn),USB,USB_USBC0_HCINTMSK007_HELP
T,Reserved-Reserved,1,21,Hex,6,USB_USBC0_HCINTMSK007_HELP,
O,DATATGLERRMSK-Data Toggle Error Mask (DataTglErrMsk),Enable,Disable,22,1,USB_USBC0_HCINTMSK007_HELP,
O,FRMOVRUNMSK-Frame Overrun Mask (FrmOvrunMsk),Enable,Disable,23,1,USB_USBC0_HCINTMSK007_HELP,
O,BBLERRMSK-Babble Error Mask (BblErrMsk),Enable,Disable,24,1,USB_USBC0_HCINTMSK007_HELP,
O,XACTERRMSK-Transaction Error Mask (XactErrMsk),Enable,Disable,25,1,USB_USBC0_HCINTMSK007_HELP,
O,NYETMSK-NYET Response Received Interrupt Mask (NyetMsk),Enable,Disable,26,1,USB_USBC0_HCINTMSK007_HELP,
O,ACKMSK-ACK Response Received Interrupt Mask (AckMsk),Enable,Disable,27,1,USB_USBC0_HCINTMSK007_HELP,
O,NAKMSK-NAK Response Received Interrupt Mask (NakMsk),Enable,Disable,28,1,USB_USBC0_HCINTMSK007_HELP,
O,STALLMSK-STALL Response Received Interrupt Mask (StallMsk),Enable,Disable,29,1,USB_USBC0_HCINTMSK007_HELP,
O,AHBERRMSK-AHB Error Mask (AHBErrMsk),Enable,Disable,30,1,USB_USBC0_HCINTMSK007_HELP,
O,CHHLTDMSK-Channel Halted Mask (ChHltdMsk),Enable,Disable,31,1,USB_USBC0_HCINTMSK007_HELP,
O,XFERCOMPLMSK-Transfer Completed Mask (XferComplMsk),Enable,Disable,32,1,USB_USBC0_HCINTMSK007_HELP,

(USBC0_HCSPLT000),6,Host Channel-n Split Control Register (HCSPLT),USB,USB_USBC0_HCSPLT000_HELP
O,SPLTENA-Split Enable (SpltEna),Enable,Disable,1,1,USB_USBC0_HCSPLT000_HELP,
T,Reserved-Reserved,2,14,Hex,4,USB_USBC0_HCSPLT000_HELP,
O,COMPSPLT-Do Complete Split (CompSplt),Enable,Disable,16,1,USB_USBC0_HCSPLT000_HELP,
T,XACTPOS-Transaction Position (XactPos),17,2,Hex,1,USB_USBC0_HCSPLT000_HELP,
T,HUBADDR-Hub Address (HubAddr),19,7,Hex,2,USB_USBC0_HCSPLT000_HELP,
T,PRTADDR-Port Address (PrtAddr),26,7,Hex,2,USB_USBC0_HCSPLT000_HELP,

(USBC0_HCSPLT001),6,Host Channel-n Split Control Register (HCSPLT),USB,USB_USBC0_HCSPLT001_HELP
O,SPLTENA-Split Enable (SpltEna),Enable,Disable,1,1,USB_USBC0_HCSPLT001_HELP,
T,Reserved-Reserved,2,14,Hex,4,USB_USBC0_HCSPLT001_HELP,
O,COMPSPLT-Do Complete Split (CompSplt),Enable,Disable,16,1,USB_USBC0_HCSPLT001_HELP,
T,XACTPOS-Transaction Position (XactPos),17,2,Hex,1,USB_USBC0_HCSPLT001_HELP,
T,HUBADDR-Hub Address (HubAddr),19,7,Hex,2,USB_USBC0_HCSPLT001_HELP,
T,PRTADDR-Port Address (PrtAddr),26,7,Hex,2,USB_USBC0_HCSPLT001_HELP,

(USBC0_HCSPLT002),6,Host Channel-n Split Control Register (HCSPLT),USB,USB_USBC0_HCSPLT002_HELP
O,SPLTENA-Split Enable (SpltEna),Enable,Disable,1,1,USB_USBC0_HCSPLT002_HELP,
T,Reserved-Reserved,2,14,Hex,4,USB_USBC0_HCSPLT002_HELP,
O,COMPSPLT-Do Complete Split (CompSplt),Enable,Disable,16,1,USB_USBC0_HCSPLT002_HELP,
T,XACTPOS-Transaction Position (XactPos),17,2,Hex,1,USB_USBC0_HCSPLT002_HELP,
T,HUBADDR-Hub Address (HubAddr),19,7,Hex,2,USB_USBC0_HCSPLT002_HELP,
T,PRTADDR-Port Address (PrtAddr),26,7,Hex,2,USB_USBC0_HCSPLT002_HELP,

(USBC0_HCSPLT003),6,Host Channel-n Split Control Register (HCSPLT),USB,USB_USBC0_HCSPLT003_HELP
O,SPLTENA-Split Enable (SpltEna),Enable,Disable,1,1,USB_USBC0_HCSPLT003_HELP,
T,Reserved-Reserved,2,14,Hex,4,USB_USBC0_HCSPLT003_HELP,
O,COMPSPLT-Do Complete Split (CompSplt),Enable,Disable,16,1,USB_USBC0_HCSPLT003_HELP,
T,XACTPOS-Transaction Position (XactPos),17,2,Hex,1,USB_USBC0_HCSPLT003_HELP,
T,HUBADDR-Hub Address (HubAddr),19,7,Hex,2,USB_USBC0_HCSPLT003_HELP,
T,PRTADDR-Port Address (PrtAddr),26,7,Hex,2,USB_USBC0_HCSPLT003_HELP,

(USBC0_HCSPLT004),6,Host Channel-n Split Control Register (HCSPLT),USB,USB_USBC0_HCSPLT004_HELP
O,SPLTENA-Split Enable (SpltEna),Enable,Disable,1,1,USB_USBC0_HCSPLT004_HELP,
T,Reserved-Reserved,2,14,Hex,4,USB_USBC0_HCSPLT004_HELP,
O,COMPSPLT-Do Complete Split (CompSplt),Enable,Disable,16,1,USB_USBC0_HCSPLT004_HELP,
T,XACTPOS-Transaction Position (XactPos),17,2,Hex,1,USB_USBC0_HCSPLT004_HELP,
T,HUBADDR-Hub Address (HubAddr),19,7,Hex,2,USB_USBC0_HCSPLT004_HELP,
T,PRTADDR-Port Address (PrtAddr),26,7,Hex,2,USB_USBC0_HCSPLT004_HELP,

(USBC0_HCSPLT005),6,Host Channel-n Split Control Register (HCSPLT),USB,USB_USBC0_HCSPLT005_HELP
O,SPLTENA-Split Enable (SpltEna),Enable,Disable,1,1,USB_USBC0_HCSPLT005_HELP,
T,Reserved-Reserved,2,14,Hex,4,USB_USBC0_HCSPLT005_HELP,
O,COMPSPLT-Do Complete Split (CompSplt),Enable,Disable,16,1,USB_USBC0_HCSPLT005_HELP,
T,XACTPOS-Transaction Position (XactPos),17,2,Hex,1,USB_USBC0_HCSPLT005_HELP,
T,HUBADDR-Hub Address (HubAddr),19,7,Hex,2,USB_USBC0_HCSPLT005_HELP,
T,PRTADDR-Port Address (PrtAddr),26,7,Hex,2,USB_USBC0_HCSPLT005_HELP,

(USBC0_HCSPLT006),6,Host Channel-n Split Control Register (HCSPLT),USB,USB_USBC0_HCSPLT006_HELP
O,SPLTENA-Split Enable (SpltEna),Enable,Disable,1,1,USB_USBC0_HCSPLT006_HELP,
T,Reserved-Reserved,2,14,Hex,4,USB_USBC0_HCSPLT006_HELP,
O,COMPSPLT-Do Complete Split (CompSplt),Enable,Disable,16,1,USB_USBC0_HCSPLT006_HELP,
T,XACTPOS-Transaction Position (XactPos),17,2,Hex,1,USB_USBC0_HCSPLT006_HELP,
T,HUBADDR-Hub Address (HubAddr),19,7,Hex,2,USB_USBC0_HCSPLT006_HELP,
T,PRTADDR-Port Address (PrtAddr),26,7,Hex,2,USB_USBC0_HCSPLT006_HELP,

(USBC0_HCSPLT007),6,Host Channel-n Split Control Register (HCSPLT),USB,USB_USBC0_HCSPLT007_HELP
O,SPLTENA-Split Enable (SpltEna),Enable,Disable,1,1,USB_USBC0_HCSPLT007_HELP,
T,Reserved-Reserved,2,14,Hex,4,USB_USBC0_HCSPLT007_HELP,
O,COMPSPLT-Do Complete Split (CompSplt),Enable,Disable,16,1,USB_USBC0_HCSPLT007_HELP,
T,XACTPOS-Transaction Position (XactPos),17,2,Hex,1,USB_USBC0_HCSPLT007_HELP,
T,HUBADDR-Hub Address (HubAddr),19,7,Hex,2,USB_USBC0_HCSPLT007_HELP,
T,PRTADDR-Port Address (PrtAddr),26,7,Hex,2,USB_USBC0_HCSPLT007_HELP,

(USBC0_HCTSIZ000),4,Host Channel-n Transfer Size Register (HCTSIZ),USB,USB_USBC0_HCTSIZ000_HELP
O,DOPNG-Do Ping (DoPng),Enable,Disable,1,1,USB_USBC0_HCTSIZ000_HELP,
T,PID-PID (Pid),2,2,Hex,1,USB_USBC0_HCTSIZ000_HELP,
T,PKTCNT-Packet Count (PktCnt),4,10,Hex,3,USB_USBC0_HCTSIZ000_HELP,
T,XFERSIZE-Transfer Size (XferSize),14,19,Hex,5,USB_USBC0_HCTSIZ000_HELP,

(USBC0_HCTSIZ001),4,Host Channel-n Transfer Size Register (HCTSIZ),USB,USB_USBC0_HCTSIZ001_HELP
O,DOPNG-Do Ping (DoPng),Enable,Disable,1,1,USB_USBC0_HCTSIZ001_HELP,
T,PID-PID (Pid),2,2,Hex,1,USB_USBC0_HCTSIZ001_HELP,
T,PKTCNT-Packet Count (PktCnt),4,10,Hex,3,USB_USBC0_HCTSIZ001_HELP,
T,XFERSIZE-Transfer Size (XferSize),14,19,Hex,5,USB_USBC0_HCTSIZ001_HELP,

(USBC0_HCTSIZ002),4,Host Channel-n Transfer Size Register (HCTSIZ),USB,USB_USBC0_HCTSIZ002_HELP
O,DOPNG-Do Ping (DoPng),Enable,Disable,1,1,USB_USBC0_HCTSIZ002_HELP,
T,PID-PID (Pid),2,2,Hex,1,USB_USBC0_HCTSIZ002_HELP,
T,PKTCNT-Packet Count (PktCnt),4,10,Hex,3,USB_USBC0_HCTSIZ002_HELP,
T,XFERSIZE-Transfer Size (XferSize),14,19,Hex,5,USB_USBC0_HCTSIZ002_HELP,

(USBC0_HCTSIZ003),4,Host Channel-n Transfer Size Register (HCTSIZ),USB,USB_USBC0_HCTSIZ003_HELP
O,DOPNG-Do Ping (DoPng),Enable,Disable,1,1,USB_USBC0_HCTSIZ003_HELP,
T,PID-PID (Pid),2,2,Hex,1,USB_USBC0_HCTSIZ003_HELP,
T,PKTCNT-Packet Count (PktCnt),4,10,Hex,3,USB_USBC0_HCTSIZ003_HELP,
T,XFERSIZE-Transfer Size (XferSize),14,19,Hex,5,USB_USBC0_HCTSIZ003_HELP,

(USBC0_HCTSIZ004),4,Host Channel-n Transfer Size Register (HCTSIZ),USB,USB_USBC0_HCTSIZ004_HELP
O,DOPNG-Do Ping (DoPng),Enable,Disable,1,1,USB_USBC0_HCTSIZ004_HELP,
T,PID-PID (Pid),2,2,Hex,1,USB_USBC0_HCTSIZ004_HELP,
T,PKTCNT-Packet Count (PktCnt),4,10,Hex,3,USB_USBC0_HCTSIZ004_HELP,
T,XFERSIZE-Transfer Size (XferSize),14,19,Hex,5,USB_USBC0_HCTSIZ004_HELP,

(USBC0_HCTSIZ005),4,Host Channel-n Transfer Size Register (HCTSIZ),USB,USB_USBC0_HCTSIZ005_HELP
O,DOPNG-Do Ping (DoPng),Enable,Disable,1,1,USB_USBC0_HCTSIZ005_HELP,
T,PID-PID (Pid),2,2,Hex,1,USB_USBC0_HCTSIZ005_HELP,
T,PKTCNT-Packet Count (PktCnt),4,10,Hex,3,USB_USBC0_HCTSIZ005_HELP,
T,XFERSIZE-Transfer Size (XferSize),14,19,Hex,5,USB_USBC0_HCTSIZ005_HELP,

(USBC0_HCTSIZ006),4,Host Channel-n Transfer Size Register (HCTSIZ),USB,USB_USBC0_HCTSIZ006_HELP
O,DOPNG-Do Ping (DoPng),Enable,Disable,1,1,USB_USBC0_HCTSIZ006_HELP,
T,PID-PID (Pid),2,2,Hex,1,USB_USBC0_HCTSIZ006_HELP,
T,PKTCNT-Packet Count (PktCnt),4,10,Hex,3,USB_USBC0_HCTSIZ006_HELP,
T,XFERSIZE-Transfer Size (XferSize),14,19,Hex,5,USB_USBC0_HCTSIZ006_HELP,

(USBC0_HCTSIZ007),4,Host Channel-n Transfer Size Register (HCTSIZ),USB,USB_USBC0_HCTSIZ007_HELP
O,DOPNG-Do Ping (DoPng),Enable,Disable,1,1,USB_USBC0_HCTSIZ007_HELP,
T,PID-PID (Pid),2,2,Hex,1,USB_USBC0_HCTSIZ007_HELP,
T,PKTCNT-Packet Count (PktCnt),4,10,Hex,3,USB_USBC0_HCTSIZ007_HELP,
T,XFERSIZE-Transfer Size (XferSize),14,19,Hex,5,USB_USBC0_HCTSIZ007_HELP,

(USBC0_HFIR),2,Host Frame Interval Register (HFIR),USB,USB_USBC0_HFIR_HELP
T,Reserved-Reserved,1,16,Hex,4,USB_USBC0_HFIR_HELP,
T,FRINT-Frame Interval (FrInt),17,16,Hex,4,USB_USBC0_HFIR_HELP,

(USBC0_HFNUM),2,Host Frame Number/Frame Time Remaining Register (HFNUM),USB,USB_USBC0_HFNUM_HELP
T,FRREM-Frame Time Remaining (FrRem),1,16,Hex,4,USB_USBC0_HFNUM_HELP,
T,FRNUM-Frame Number (FrNum),17,16,Hex,4,USB_USBC0_HFNUM_HELP,

(USBC0_HPRT),15,Host Port Control and Status Register (HPRT),USB,USB_USBC0_HPRT_HELP
T,Reserved-Reserved,1,13,Hex,4,USB_USBC0_HPRT_HELP,
T,PRTSPD-Port Speed (PrtSpd),14,2,Hex,1,USB_USBC0_HPRT_HELP,
T,PRTTSTCTL-Port Test Control (PrtTstCtl),16,4,Hex,1,USB_USBC0_HPRT_HELP,
O,PRTPWR-Port Power (PrtPwr),Enable,Disable,20,1,USB_USBC0_HPRT_HELP,
T,PRTLNSTS-Port Line Status (PrtLnSts),21,2,Hex,1,USB_USBC0_HPRT_HELP,
O,Reserved-Reserved,Enable,Disable,23,1,USB_USBC0_HPRT_HELP,
O,PRTRST-Port Reset (PrtRst),Enable,Disable,24,1,USB_USBC0_HPRT_HELP,
O,PRTSUSP-Port Suspend (PrtSusp),Enable,Disable,25,1,USB_USBC0_HPRT_HELP,
O,PRTRES-Port Resume (PrtRes),Enable,Disable,26,1,USB_USBC0_HPRT_HELP,
O,PRTOVRCURRCHNG-Port Overcurrent Change (PrtOvrCurrChng),Enable,Disable,27,1,USB_USBC0_HPRT_HELP,
O,PRTOVRCURRACT-Port Overcurrent Active (PrtOvrCurrAct),Enable,Disable,28,1,USB_USBC0_HPRT_HELP,
O,PRTENCHNG-Port Enable/Disable Change (PrtEnChng),Enable,Disable,29,1,USB_USBC0_HPRT_HELP,
O,PRTENA-Port Enable (PrtEna),Enable,Disable,30,1,USB_USBC0_HPRT_HELP,
O,PRTCONNDET-Port Connect Detected (PrtConnDet),Enable,Disable,31,1,USB_USBC0_HPRT_HELP,
O,PRTCONNSTS-Port Connect Status (PrtConnSts),Enable,Disable,32,1,USB_USBC0_HPRT_HELP,

(USBC0_HPTXFSIZ),2,Host Periodic Transmit FIFO Size Register (HPTXFSIZ),USB,USB_USBC0_HPTXFSIZ_HELP
T,PTXFSIZE-Host Periodic TxFIFO Depth (PTxFSize),1,16,Hex,4,USB_USBC0_HPTXFSIZ_HELP,
T,PTXFSTADDR-Host Periodic TxFIFO Start Address (PTxFStAddr),17,16,Hex,4,USB_USBC0_HPTXFSIZ_HELP,

(USBC0_HPTXSTS),3,Host Periodic Transmit FIFO/Queue Status Register (HPTXSTS),USB,USB_USBC0_HPTXSTS_HELP
T,PTXQTOP-Top of the Periodic Transmit Request Queue (PTxQTop),1,8,Hex,2,USB_USBC0_HPTXSTS_HELP,
T,PTXQSPCAVAIL-Periodic Transmit Request Queue Space Available,9,8,Hex,2,USB_USBC0_HPTXSTS_HELP,
T,PTXFSPCAVAIL-Periodic Transmit Data FIFO Space Available (PTxFSpcAvail),17,16,Hex,4,USB_USBC0_HPTXSTS_HELP,

(USBC0_NPTXDFIFO000),1,NPTX Data Fifo (NPTXDFIFO),USB,USB_USBC0_NPTXDFIFO000_HELP
T,DATA-Reserved,1,32,Hex,8,USB_USBC0_NPTXDFIFO000_HELP,

(USBC0_NPTXDFIFO001),1,NPTX Data Fifo (NPTXDFIFO),USB,USB_USBC0_NPTXDFIFO001_HELP
T,DATA-Reserved,1,32,Hex,8,USB_USBC0_NPTXDFIFO001_HELP,

(USBC0_NPTXDFIFO002),1,NPTX Data Fifo (NPTXDFIFO),USB,USB_USBC0_NPTXDFIFO002_HELP
T,DATA-Reserved,1,32,Hex,8,USB_USBC0_NPTXDFIFO002_HELP,

(USBC0_NPTXDFIFO003),1,NPTX Data Fifo (NPTXDFIFO),USB,USB_USBC0_NPTXDFIFO003_HELP
T,DATA-Reserved,1,32,Hex,8,USB_USBC0_NPTXDFIFO003_HELP,

(USBC0_NPTXDFIFO004),1,NPTX Data Fifo (NPTXDFIFO),USB,USB_USBC0_NPTXDFIFO004_HELP
T,DATA-Reserved,1,32,Hex,8,USB_USBC0_NPTXDFIFO004_HELP,

(USBC0_NPTXDFIFO005),1,NPTX Data Fifo (NPTXDFIFO),USB,USB_USBC0_NPTXDFIFO005_HELP
T,DATA-Reserved,1,32,Hex,8,USB_USBC0_NPTXDFIFO005_HELP,

(USBC0_NPTXDFIFO006),1,NPTX Data Fifo (NPTXDFIFO),USB,USB_USBC0_NPTXDFIFO006_HELP
T,DATA-Reserved,1,32,Hex,8,USB_USBC0_NPTXDFIFO006_HELP,

(USBC0_NPTXDFIFO007),1,NPTX Data Fifo (NPTXDFIFO),USB,USB_USBC0_NPTXDFIFO007_HELP
T,DATA-Reserved,1,32,Hex,8,USB_USBC0_NPTXDFIFO007_HELP,

(USBC0_PCGCCTL),6,Power and Clock Gating Control Register (PCGCCTL),USB,USB_USBC0_PCGCCTL_HELP
T,Reserved-Reserved,1,27,Hex,7,USB_USBC0_PCGCCTL_HELP,
O,PHYSUSPENDED-PHY Suspended. (PhySuspended),Enable,Disable,28,1,USB_USBC0_PCGCCTL_HELP,
O,RSTPDWNMODULE-Reset Power=Down Modules (RstPdwnModule),Enable,Disable,29,1,USB_USBC0_PCGCCTL_HELP,
O,PWRCLMP-Power Clamp (PwrClmp),Enable,Disable,30,1,USB_USBC0_PCGCCTL_HELP,
O,GATEHCLK-Gate Hclk (GateHclk),Enable,Disable,31,1,USB_USBC0_PCGCCTL_HELP,
O,STOPPCLK-Stop Pclk (StopPclk),Enable,Disable,32,1,USB_USBC0_PCGCCTL_HELP,

(USBN0_BIST_STATUS),4,USBN's Control and Status,USB,USB_USBN0_BIST_STATUS_HELP
T,Reserved-Reserved,1,61,Hex,16,USB_USBN0_BIST_STATUS_HELP,
O,USBC_BIS-Bist status USBC FIFO Memory.,Enable,Disable,62,1,USB_USBN0_BIST_STATUS_HELP,
O,NIF_BIS-Bist status for Inbound Memory.,Enable,Disable,63,1,USB_USBN0_BIST_STATUS_HELP,
O,NOF_BIS-Bist status for Outbound Memory.,Enable,Disable,64,1,USB_USBN0_BIST_STATUS_HELP,

(USBN0_CLK_CTL),15,USBN's Clock Control,USB,USB_USBN0_CLK_CTL_HELP
T,Reserved-Reserved,1,46,Hex,12,USB_USBN0_CLK_CTL_HELP,
O,HCLK_RST-When this field is '0' the HCLK=DIVIDER used to,Enable,Disable,47,1,USB_USBN0_CLK_CTL_HELP,
O,P_X_ON-Force USB=PHY on during suspend.,Enable,Disable,48,1,USB_USBN0_CLK_CTL_HELP,
O,P_RCLK-Phy refrence clock enable.,Enable,Disable,49,1,USB_USBN0_CLK_CTL_HELP,
O,P_XENBN-Phy external clock enable.,Enable,Disable,50,1,USB_USBN0_CLK_CTL_HELP,
O,P_COM_ON-'0' Force USB=PHY XO Bias Bandgap and PLL to,Enable,Disable,51,1,USB_USBN0_CLK_CTL_HELP,
T,P_C_SEL-Phy clock speed select.,52,2,Hex,1,USB_USBN0_CLK_CTL_HELP,
O,CDIV_BYP-Used to enable the bypass input to the USB_CLK_DIV.,Enable,Disable,54,1,USB_USBN0_CLK_CTL_HELP,
T,SD_MODE-Scaledown mode for the USBC. Control timing events,55,2,Hex,1,USB_USBN0_CLK_CTL_HELP,
O,S_BIST-Starts bist on the hclk memories during the '0',Enable,Disable,57,1,USB_USBN0_CLK_CTL_HELP,
O,POR-Power On Reset for the PHY.,Enable,Disable,58,1,USB_USBN0_CLK_CTL_HELP,
O,ENABLE-When '1' allows the generation of the hclk. When,Enable,Disable,59,1,USB_USBN0_CLK_CTL_HELP,
O,PRST-When this field is '0' the reset associated with,Enable,Disable,60,1,USB_USBN0_CLK_CTL_HELP,
O,HRST-When this field is '0' the reset associated with,Enable,Disable,61,1,USB_USBN0_CLK_CTL_HELP,
T,DIVIDE-The 'hclk' used by the USB subsystem is derived,62,3,Hex,1,USB_USBN0_CLK_CTL_HELP,

(USBN0_CTL_STATUS),6,USBN's Control And Status Register,USB,USB_USBN0_CTL_STATUS_HELP
T,Reserved-Reserved,1,58,Hex,15,USB_USBN0_CTL_STATUS_HELP,
O,DMA_0PAG-When '1' sets the DMA engine will set the zero=Page,Enable,Disable,59,1,USB_USBN0_CTL_STATUS_HELP,
O,DMA_STT-When '1' sets the DMA engine to use STT operations.,Enable,Disable,60,1,USB_USBN0_CTL_STATUS_HELP,
O,DMA_TEST-When '1' sets the DMA engine into Test=Mode.,Enable,Disable,61,1,USB_USBN0_CTL_STATUS_HELP,
O,INV_A2-When '1' causes the address[2] driven on the AHB,Enable,Disable,62,1,USB_USBN0_CTL_STATUS_HELP,
T,L2C_EMOD-Endian format for data from/to the L2C.,63,2,Hex,1,USB_USBN0_CTL_STATUS_HELP,

(USBN0_DMA0_INB_CHN0),2,USBN's Inbound DMA for USB0 Channel0,USB,USB_USBN0_DMA0_INB_CHN0_HELP
T,Reserved-Reserved,1,28,Hex,7,USB_USBN0_DMA0_INB_CHN0_HELP,
T,ADDR-Base address for DMA Write to L2C.,29,36,Hex,9,USB_USBN0_DMA0_INB_CHN0_HELP,

(USBN0_DMA0_INB_CHN1),2,USBN's Inbound DMA for USB0 Channel1,USB,USB_USBN0_DMA0_INB_CHN1_HELP
T,Reserved-Reserved,1,28,Hex,7,USB_USBN0_DMA0_INB_CHN1_HELP,
T,ADDR-Base address for DMA Write to L2C.,29,36,Hex,9,USB_USBN0_DMA0_INB_CHN1_HELP,

(USBN0_DMA0_INB_CHN2),2,USBN's Inbound DMA for USB0 Channel2,USB,USB_USBN0_DMA0_INB_CHN2_HELP
T,Reserved-Reserved,1,28,Hex,7,USB_USBN0_DMA0_INB_CHN2_HELP,
T,ADDR-Base address for DMA Write to L2C.,29,36,Hex,9,USB_USBN0_DMA0_INB_CHN2_HELP,

(USBN0_DMA0_INB_CHN3),2,USBN's Inbound DMA for USB0 Channel3,USB,USB_USBN0_DMA0_INB_CHN3_HELP
T,Reserved-Reserved,1,28,Hex,7,USB_USBN0_DMA0_INB_CHN3_HELP,
T,ADDR-Base address for DMA Write to L2C.,29,36,Hex,9,USB_USBN0_DMA0_INB_CHN3_HELP,

(USBN0_DMA0_INB_CHN4),2,USBN's Inbound DMA for USB0 Channel4,USB,USB_USBN0_DMA0_INB_CHN4_HELP
T,Reserved-Reserved,1,28,Hex,7,USB_USBN0_DMA0_INB_CHN4_HELP,
T,ADDR-Base address for DMA Write to L2C.,29,36,Hex,9,USB_USBN0_DMA0_INB_CHN4_HELP,

(USBN0_DMA0_INB_CHN5),2,USBN's Inbound DMA for USB0 Channel5,USB,USB_USBN0_DMA0_INB_CHN5_HELP
T,Reserved-Reserved,1,28,Hex,7,USB_USBN0_DMA0_INB_CHN5_HELP,
T,ADDR-Base address for DMA Write to L2C.,29,36,Hex,9,USB_USBN0_DMA0_INB_CHN5_HELP,

(USBN0_DMA0_INB_CHN6),2,USBN's Inbound DMA for USB0 Channel6,USB,USB_USBN0_DMA0_INB_CHN6_HELP
T,Reserved-Reserved,1,28,Hex,7,USB_USBN0_DMA0_INB_CHN6_HELP,
T,ADDR-Base address for DMA Write to L2C.,29,36,Hex,9,USB_USBN0_DMA0_INB_CHN6_HELP,

(USBN0_DMA0_INB_CHN7),2,USBN's Inbound DMA for USB0 Channel7,USB,USB_USBN0_DMA0_INB_CHN7_HELP
T,Reserved-Reserved,1,28,Hex,7,USB_USBN0_DMA0_INB_CHN7_HELP,
T,ADDR-Base address for DMA Write to L2C.,29,36,Hex,9,USB_USBN0_DMA0_INB_CHN7_HELP,

(USBN0_DMA0_OUTB_CHN0),2,USBN's Outbound DMA for USB0 Channel0,USB,USB_USBN0_DMA0_OUTB_CHN0_HELP
T,Reserved-Reserved,1,28,Hex,7,USB_USBN0_DMA0_OUTB_CHN0_HELP,
T,ADDR-Base address for DMA Read from L2C.,29,36,Hex,9,USB_USBN0_DMA0_OUTB_CHN0_HELP,

(USBN0_DMA0_OUTB_CHN1),2,USBN's Outbound DMA for USB0 Channel1,USB,USB_USBN0_DMA0_OUTB_CHN1_HELP
T,Reserved-Reserved,1,28,Hex,7,USB_USBN0_DMA0_OUTB_CHN1_HELP,
T,ADDR-Base address for DMA Read from L2C.,29,36,Hex,9,USB_USBN0_DMA0_OUTB_CHN1_HELP,

(USBN0_DMA0_OUTB_CHN2),2,USBN's Outbound DMA for USB0 Channel2,USB,USB_USBN0_DMA0_OUTB_CHN2_HELP
T,Reserved-Reserved,1,28,Hex,7,USB_USBN0_DMA0_OUTB_CHN2_HELP,
T,ADDR-Base address for DMA Read from L2C.,29,36,Hex,9,USB_USBN0_DMA0_OUTB_CHN2_HELP,

(USBN0_DMA0_OUTB_CHN3),2,USBN's Outbound DMA for USB0 Channel3,USB,USB_USBN0_DMA0_OUTB_CHN3_HELP
T,Reserved-Reserved,1,28,Hex,7,USB_USBN0_DMA0_OUTB_CHN3_HELP,
T,ADDR-Base address for DMA Read from L2C.,29,36,Hex,9,USB_USBN0_DMA0_OUTB_CHN3_HELP,

(USBN0_DMA0_OUTB_CHN4),2,USBN's Outbound DMA for USB0 Channel4,USB,USB_USBN0_DMA0_OUTB_CHN4_HELP
T,Reserved-Reserved,1,28,Hex,7,USB_USBN0_DMA0_OUTB_CHN4_HELP,
T,ADDR-Base address for DMA Read from L2C.,29,36,Hex,9,USB_USBN0_DMA0_OUTB_CHN4_HELP,

(USBN0_DMA0_OUTB_CHN5),2,USBN's Outbound DMA for USB0 Channel5,USB,USB_USBN0_DMA0_OUTB_CHN5_HELP
T,Reserved-Reserved,1,28,Hex,7,USB_USBN0_DMA0_OUTB_CHN5_HELP,
T,ADDR-Base address for DMA Read from L2C.,29,36,Hex,9,USB_USBN0_DMA0_OUTB_CHN5_HELP,

(USBN0_DMA0_OUTB_CHN6),2,USBN's Outbound DMA for USB0 Channel6,USB,USB_USBN0_DMA0_OUTB_CHN6_HELP
T,Reserved-Reserved,1,28,Hex,7,USB_USBN0_DMA0_OUTB_CHN6_HELP,
T,ADDR-Base address for DMA Read from L2C.,29,36,Hex,9,USB_USBN0_DMA0_OUTB_CHN6_HELP,

(USBN0_DMA0_OUTB_CHN7),2,USBN's Outbound DMA for USB0 Channel7,USB,USB_USBN0_DMA0_OUTB_CHN7_HELP
T,Reserved-Reserved,1,28,Hex,7,USB_USBN0_DMA0_OUTB_CHN7_HELP,
T,ADDR-Base address for DMA Read from L2C.,29,36,Hex,9,USB_USBN0_DMA0_OUTB_CHN7_HELP,

(USBN0_DMA_TEST),7,USBN's DMA TestRegister,USB,USB_USBN0_DMA_TEST_HELP
T,Reserved-Reserved,1,24,Hex,6,USB_USBN0_DMA_TEST_HELP,
O,DONE-This field is set when a DMA completes. Writing a,Enable,Disable,25,1,USB_USBN0_DMA_TEST_HELP,
O,REQ-DMA Request. Writing a 1 to this register,Enable,Disable,26,1,USB_USBN0_DMA_TEST_HELP,
T,F_ADDR-The address to read from in the Data=Fifo.,27,18,Hex,5,USB_USBN0_DMA_TEST_HELP,
T,COUNT-DMA Request Count.,45,11,Hex,3,USB_USBN0_DMA_TEST_HELP,
T,CHANNEL-DMA Channel/Enpoint.,56,5,Hex,2,USB_USBN0_DMA_TEST_HELP,
T,BURST-DMA Burst Size.,61,4,Hex,1,USB_USBN0_DMA_TEST_HELP,

(USBN0_INT_ENB),39,USBN's Interrupt Enable,USB,USB_USBN0_INT_ENB_HELP
T,Reserved-Reserved,1,26,Hex,7,USB_USBN0_INT_ENB_HELP,
O,ND4O_DPF-When set (1) and bit 37 of the USBN_INT_SUM,Enable,Disable,27,1,USB_USBN0_INT_ENB_HELP,
O,ND4O_DPE-When set (1) and bit 36 of the USBN_INT_SUM,Enable,Disable,28,1,USB_USBN0_INT_ENB_HELP,
O,ND4O_RPF-When set (1) and bit 35 of the USBN_INT_SUM,Enable,Disable,29,1,USB_USBN0_INT_ENB_HELP,
O,ND4O_RPE-When set (1) and bit 34 of the USBN_INT_SUM,Enable,Disable,30,1,USB_USBN0_INT_ENB_HELP,
O,LTL_F_PF-When set (1) and bit 33 of the USBN_INT_SUM,Enable,Disable,31,1,USB_USBN0_INT_ENB_HELP,
O,LTL_F_PE-When set (1) and bit 32 of the USBN_INT_SUM,Enable,Disable,32,1,USB_USBN0_INT_ENB_HELP,
O,U2N_C_PE-When set (1) and bit 31 of the USBN_INT_SUM,Enable,Disable,33,1,USB_USBN0_INT_ENB_HELP,
O,U2N_C_PF-When set (1) and bit 30 of the USBN_INT_SUM,Enable,Disable,34,1,USB_USBN0_INT_ENB_HELP,
O,U2N_D_PF-When set (1) and bit 29 of the USBN_INT_SUM,Enable,Disable,35,1,USB_USBN0_INT_ENB_HELP,
O,U2N_D_PE-When set (1) and bit 28 of the USBN_INT_SUM,Enable,Disable,36,1,USB_USBN0_INT_ENB_HELP,
O,N2U_PE-When set (1) and bit 27 of the USBN_INT_SUM,Enable,Disable,37,1,USB_USBN0_INT_ENB_HELP,
O,N2U_PF-When set (1) and bit 26 of the USBN_INT_SUM,Enable,Disable,38,1,USB_USBN0_INT_ENB_HELP,
O,UOD_PF-When set (1) and bit 25 of the USBN_INT_SUM,Enable,Disable,39,1,USB_USBN0_INT_ENB_HELP,
O,UOD_PE-When set (1) and bit 24 of the USBN_INT_SUM,Enable,Disable,40,1,USB_USBN0_INT_ENB_HELP,
O,RQ_Q3_E-When set (1) and bit 23 of the USBN_INT_SUM,Enable,Disable,41,1,USB_USBN0_INT_ENB_HELP,
O,RQ_Q3_F-When set (1) and bit 22 of the USBN_INT_SUM,Enable,Disable,42,1,USB_USBN0_INT_ENB_HELP,
O,RQ_Q2_E-When set (1) and bit 21 of the USBN_INT_SUM,Enable,Disable,43,1,USB_USBN0_INT_ENB_HELP,
O,RQ_Q2_F-When set (1) and bit 20 of the USBN_INT_SUM,Enable,Disable,44,1,USB_USBN0_INT_ENB_HELP,
O,RG_FI_F-When set (1) and bit 19 of the USBN_INT_SUM,Enable,Disable,45,1,USB_USBN0_INT_ENB_HELP,
O,RG_FI_E-When set (1) and bit 18 of the USBN_INT_SUM,Enable,Disable,46,1,USB_USBN0_INT_ENB_HELP,
O,L2_FI_F-When set (1) and bit 17 of the USBN_INT_SUM,Enable,Disable,47,1,USB_USBN0_INT_ENB_HELP,
O,L2_FI_E-When set (1) and bit 16 of the USBN_INT_SUM,Enable,Disable,48,1,USB_USBN0_INT_ENB_HELP,
O,L2C_A_F-When set (1) and bit 15 of the USBN_INT_SUM,Enable,Disable,49,1,USB_USBN0_INT_ENB_HELP,
O,L2C_S_E-When set (1) and bit 14 of the USBN_INT_SUM,Enable,Disable,50,1,USB_USBN0_INT_ENB_HELP,
O,DCRED_F-When set (1) and bit 13 of the USBN_INT_SUM,Enable,Disable,51,1,USB_USBN0_INT_ENB_HELP,
O,DCRED_E-When set (1) and bit 12 of the USBN_INT_SUM,Enable,Disable,52,1,USB_USBN0_INT_ENB_HELP,
O,LT_PU_F-When set (1) and bit 11 of the USBN_INT_SUM,Enable,Disable,53,1,USB_USBN0_INT_ENB_HELP,
O,LT_PO_E-When set (1) and bit 10 of the USBN_INT_SUM,Enable,Disable,54,1,USB_USBN0_INT_ENB_HELP,
O,NT_PU_F-When set (1) and bit 9 of the USBN_INT_SUM,Enable,Disable,55,1,USB_USBN0_INT_ENB_HELP,
O,NT_PO_E-When set (1) and bit 8 of the USBN_INT_SUM,Enable,Disable,56,1,USB_USBN0_INT_ENB_HELP,
O,PT_PU_F-When set (1) and bit 7 of the USBN_INT_SUM,Enable,Disable,57,1,USB_USBN0_INT_ENB_HELP,
O,PT_PO_E-When set (1) and bit 6 of the USBN_INT_SUM,Enable,Disable,58,1,USB_USBN0_INT_ENB_HELP,
O,LR_PU_F-When set (1) and bit 5 of the USBN_INT_SUM,Enable,Disable,59,1,USB_USBN0_INT_ENB_HELP,
O,LR_PO_E-When set (1) and bit 4 of the USBN_INT_SUM,Enable,Disable,60,1,USB_USBN0_INT_ENB_HELP,
O,NR_PU_F-When set (1) and bit 3 of the USBN_INT_SUM,Enable,Disable,61,1,USB_USBN0_INT_ENB_HELP,
O,NR_PO_E-When set (1) and bit 2 of the USBN_INT_SUM,Enable,Disable,62,1,USB_USBN0_INT_ENB_HELP,
O,PR_PU_F-When set (1) and bit 1 of the USBN_INT_SUM,Enable,Disable,63,1,USB_USBN0_INT_ENB_HELP,
O,PR_PO_E-When set (1) and bit 0 of the USBN_INT_SUM,Enable,Disable,64,1,USB_USBN0_INT_ENB_HELP,

(USBN0_INT_SUM),39,USBN's Interrupt Summary Register,USB,USB_USBN0_INT_SUM_HELP
T,Reserved-Reserved,1,26,Hex,7,USB_USBN0_INT_SUM_HELP,
O,ND4O_DPF-NCB DMA Out Data Fifo Push Full.,Enable,Disable,27,1,USB_USBN0_INT_SUM_HELP,
O,ND4O_DPE-NCB DMA Out Data Fifo Pop Empty.,Enable,Disable,28,1,USB_USBN0_INT_SUM_HELP,
O,ND4O_RPF-NCB DMA Out Request Fifo Push Full.,Enable,Disable,29,1,USB_USBN0_INT_SUM_HELP,
O,ND4O_RPE-NCB DMA Out Request Fifo Pop Empty.,Enable,Disable,30,1,USB_USBN0_INT_SUM_HELP,
O,LTL_F_PF-L2C Transfer Length Fifo Push Full.,Enable,Disable,31,1,USB_USBN0_INT_SUM_HELP,
O,LTL_F_PE-L2C Transfer Length Fifo Pop Empty.,Enable,Disable,32,1,USB_USBN0_INT_SUM_HELP,
O,U2N_C_PE-U2N Control Fifo Pop Empty.,Enable,Disable,33,1,USB_USBN0_INT_SUM_HELP,
O,U2N_C_PF-U2N Control Fifo Push Full.,Enable,Disable,34,1,USB_USBN0_INT_SUM_HELP,
O,U2N_D_PF-U2N Data Fifo Push Full.,Enable,Disable,35,1,USB_USBN0_INT_SUM_HELP,
O,U2N_D_PE-U2N Data Fifo Pop Empty.,Enable,Disable,36,1,USB_USBN0_INT_SUM_HELP,
O,N2U_PE-N2U Fifo Pop Empty.,Enable,Disable,37,1,USB_USBN0_INT_SUM_HELP,
O,N2U_PF-N2U Fifo Push Full.,Enable,Disable,38,1,USB_USBN0_INT_SUM_HELP,
O,UOD_PF-UOD Fifo Push Full.,Enable,Disable,39,1,USB_USBN0_INT_SUM_HELP,
O,UOD_PE-UOD Fifo Pop Empty.,Enable,Disable,40,1,USB_USBN0_INT_SUM_HELP,
O,RQ_Q3_E-Request Queue=3 Fifo Pushed When Full.,Enable,Disable,41,1,USB_USBN0_INT_SUM_HELP,
O,RQ_Q3_F-Request Queue=3 Fifo Pushed When Full.,Enable,Disable,42,1,USB_USBN0_INT_SUM_HELP,
O,RQ_Q2_E-Request Queue=2 Fifo Pushed When Full.,Enable,Disable,43,1,USB_USBN0_INT_SUM_HELP,
O,RQ_Q2_F-Request Queue=2 Fifo Pushed When Full.,Enable,Disable,44,1,USB_USBN0_INT_SUM_HELP,
O,RG_FI_F-Register Request Fifo Pushed When Full.,Enable,Disable,45,1,USB_USBN0_INT_SUM_HELP,
O,RG_FI_E-Register Request Fifo Pushed When Full.,Enable,Disable,46,1,USB_USBN0_INT_SUM_HELP,
O,LT_FI_F-L2C Request Fifo Pushed When Full.,Enable,Disable,47,1,USB_USBN0_INT_SUM_HELP,
O,LT_FI_E-L2C Request Fifo Pushed When Full.,Enable,Disable,48,1,USB_USBN0_INT_SUM_HELP,
O,L2C_A_F-L2C Credit Count Added When Full.,Enable,Disable,49,1,USB_USBN0_INT_SUM_HELP,
O,L2C_S_E-L2C Credit Count Subtracted When Empty.,Enable,Disable,50,1,USB_USBN0_INT_SUM_HELP,
O,DCRED_F-Data CreditFifo Pushed When Full.,Enable,Disable,51,1,USB_USBN0_INT_SUM_HELP,
O,DCRED_E-Data Credit Fifo Pushed When Full.,Enable,Disable,52,1,USB_USBN0_INT_SUM_HELP,
O,LT_PU_F-L2C Trasaction Fifo Pushed When Full.,Enable,Disable,53,1,USB_USBN0_INT_SUM_HELP,
O,LT_PO_E-L2C Trasaction Fifo Popped When Full.,Enable,Disable,54,1,USB_USBN0_INT_SUM_HELP,
O,NT_PU_F-NPI Trasaction Fifo Pushed When Full.,Enable,Disable,55,1,USB_USBN0_INT_SUM_HELP,
O,NT_PO_E-NPI Trasaction Fifo Popped When Full.,Enable,Disable,56,1,USB_USBN0_INT_SUM_HELP,
O,PT_PU_F-PP  Trasaction Fifo Pushed When Full.,Enable,Disable,57,1,USB_USBN0_INT_SUM_HELP,
O,PT_PO_E-PP  Trasaction Fifo Popped When Full.,Enable,Disable,58,1,USB_USBN0_INT_SUM_HELP,
O,LR_PU_F-L2C Request Fifo Pushed When Full.,Enable,Disable,59,1,USB_USBN0_INT_SUM_HELP,
O,LR_PO_E-L2C Request Fifo Popped When Empty.,Enable,Disable,60,1,USB_USBN0_INT_SUM_HELP,
O,NR_PU_F-NPI Request Fifo Pushed When Full.,Enable,Disable,61,1,USB_USBN0_INT_SUM_HELP,
O,NR_PO_E-NPI Request Fifo Popped When Empty.,Enable,Disable,62,1,USB_USBN0_INT_SUM_HELP,
O,PR_PU_F-PP  Request Fifo Pushed When Full.,Enable,Disable,63,1,USB_USBN0_INT_SUM_HELP,
O,PR_PO_E-PP  Request Fifo Popped When Empty.,Enable,Disable,64,1,USB_USBN0_INT_SUM_HELP,

(USBN0_USBP_CTL_STATUS),22,USBP Control And Status Register,USB,USB_USBN0_USBP_CTL_STATUS_HELP
T,Reserved-Reserved,1,26,Hex,7,USB_USBN0_USBP_CTL_STATUS_HELP,
O,BIST_DONE-PHY Bist Done.,Enable,Disable,27,1,USB_USBN0_USBP_CTL_STATUS_HELP,
O,BIST_ERR-PHY Bist Error.,Enable,Disable,28,1,USB_USBN0_USBP_CTL_STATUS_HELP,
T,TDATA_OUT-PHY Test Data Out.,29,4,Hex,1,USB_USBN0_USBP_CTL_STATUS_HELP,
T,Reserved-Reserved,33,2,Hex,1,USB_USBN0_USBP_CTL_STATUS_HELP,
O,DMA_BMODE-When set to 1 the L2C DMA address will be updated,Enable,Disable,35,1,USB_USBN0_USBP_CTL_STATUS_HELP,
O,USBC_END-Bigendian input to the USB Core. This should be,Enable,Disable,36,1,USB_USBN0_USBP_CTL_STATUS_HELP,
O,USBP_BIST-PHY This is cleared '0' to run BIST on the USBP.,Enable,Disable,37,1,USB_USBN0_USBP_CTL_STATUS_HELP,
O,TCLK-PHY Test Clock used to load TDATA_IN to the USBP.,Enable,Disable,38,1,USB_USBN0_USBP_CTL_STATUS_HELP,
O,DP_PULLD-PHY DP_PULLDOWN input to the USB=PHY.,Enable,Disable,39,1,USB_USBN0_USBP_CTL_STATUS_HELP,
O,DM_PULLD-PHY DM_PULLDOWN input to the USB=PHY.,Enable,Disable,40,1,USB_USBN0_USBP_CTL_STATUS_HELP,
O,HST_MODE-When '0' the USB is acting as HOST when '1',Enable,Disable,41,1,USB_USBN0_USBP_CTL_STATUS_HELP,
T,TUNING-Transmitter Tuning for High=Speed Operation.,42,4,Hex,1,USB_USBN0_USBP_CTL_STATUS_HELP,
O,TX_BS_ENH-Transmit Bit Stuffing on [15:8].,Enable,Disable,46,1,USB_USBN0_USBP_CTL_STATUS_HELP,
O,TX_BS_EN-Transmit Bit Stuffing on [7:0].,Enable,Disable,47,1,USB_USBN0_USBP_CTL_STATUS_HELP,
O,LOOP_ENB-PHY Loopback Test Enable.,Enable,Disable,48,1,USB_USBN0_USBP_CTL_STATUS_HELP,
O,VTEST_ENB-Analog Test Pin Enable.,Enable,Disable,49,1,USB_USBN0_USBP_CTL_STATUS_HELP,
O,BIST_ENB-Built=In Self Test Enable.,Enable,Disable,50,1,USB_USBN0_USBP_CTL_STATUS_HELP,
O,TDATA_SEL-Test Data Out Select.,Enable,Disable,51,1,USB_USBN0_USBP_CTL_STATUS_HELP,
T,TADDR_IN-Mode Address for Test Interface.,52,4,Hex,1,USB_USBN0_USBP_CTL_STATUS_HELP,
T,TDATA_IN-Internal Testing Register Input Data and Select,56,8,Hex,2,USB_USBN0_USBP_CTL_STATUS_HELP,
O,ATE_RESET-Reset input from automatic test equipment.,Enable,Disable,64,1,USB_USBN0_USBP_CTL_STATUS_HELP,

(ZIP_CMD_BIST_RESULT),3,Type=RSL,ZIP,ZIP_ZIP_CMD_BIST_RESULT_HELP
T,Reserved-Reserved,1,33,Hex,9,ZIP_ZIP_CMD_BIST_RESULT_HELP,
T,ZIP_CORE-BiST result of the ZIP_CORE memories,34,27,Hex,7,ZIP_ZIP_CMD_BIST_RESULT_HELP,
T,ZIP_CTL-BiST result of the ZIP_CTL  memories,61,4,Hex,1,ZIP_ZIP_CMD_BIST_RESULT_HELP,

(ZIP_CMD_BUF),5,Type=RSL,ZIP,ZIP_ZIP_CMD_BUF_HELP
T,Reserved-Reserved,1,6,Hex,2,ZIP_ZIP_CMD_BUF_HELP,
T,DWB-Number of DontWriteBacks,7,9,Hex,3,ZIP_ZIP_CMD_BUF_HELP,
T,POOL-Free list used to free command buffer segments,16,3,Hex,1,ZIP_ZIP_CMD_BUF_HELP,
T,SIZE-Number of uint64s per command buffer segment,19,13,Hex,4,ZIP_ZIP_CMD_BUF_HELP,
T,PTR-Initial command buffer pointer[39:7] (128B=aligned),32,33,Hex,9,ZIP_ZIP_CMD_BUF_HELP,

(ZIP_CMD_CTL),3,Type=RSL,ZIP,ZIP_ZIP_CMD_CTL_HELP
T,Reserved-Reserved,1,62,Hex,16,ZIP_ZIP_CMD_CTL_HELP,
O,FORCECLK-Force zip_ctl__clock_on_b == 1 when set,Enable,Disable,63,1,ZIP_ZIP_CMD_CTL_HELP,
O,RESET-Reset oneshot pulse for zip core,Enable,Disable,64,1,ZIP_ZIP_CMD_CTL_HELP,

(ZIP_CONSTANTS),6,Type=RSL,ZIP,ZIP_ZIP_CONSTANTS_HELP
T,Reserved-Reserved,1,16,Hex,4,ZIP_ZIP_CONSTANTS_HELP,
T,DEPTH-Maximum search depth for compression,17,16,Hex,4,ZIP_ZIP_CONSTANTS_HELP,
T,ONFSIZE-Output near full threshhold in bytes,33,12,Hex,3,ZIP_ZIP_CONSTANTS_HELP,
T,CTXSIZE-Context size in bytes,45,12,Hex,3,ZIP_ZIP_CONSTANTS_HELP,
T,Reserved-Reserved,57,7,Hex,2,ZIP_ZIP_CONSTANTS_HELP,
O,DISABLED-1=zip unit isdisabled 0=zip unit not disabled,Enable,Disable,64,1,ZIP_ZIP_CONSTANTS_HELP,

(ZIP_DEBUG0),2,Type=RSL,ZIP,ZIP_ZIP_DEBUG0_HELP
T,Reserved-Reserved,1,50,Hex,13,ZIP_ZIP_DEBUG0_HELP,
T,ASSERTS-FIFO assertion checks,51,14,Hex,4,ZIP_ZIP_DEBUG0_HELP,

(ZIP_ERROR),2,Type=RSL,ZIP,ZIP_ZIP_ERROR_HELP
T,Reserved-Reserved,1,63,Hex,16,ZIP_ZIP_ERROR_HELP,
O,DOORBELL-A doorbell count has overflowed,Enable,Disable,64,1,ZIP_ZIP_ERROR_HELP,

(ZIP_INT_MASK),2,Type=RSL,ZIP,ZIP_ZIP_INT_MASK_HELP
T,Reserved-Reserved,1,63,Hex,16,ZIP_ZIP_INT_MASK_HELP,
O,DOORBELL-Bit mask corresponding to PKO_REG_ERROR[1] above,Enable,Disable,64,1,ZIP_ZIP_INT_MASK_HELP,

