
*** Running vivado
    with args -log wrapper_timer_7seg.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source wrapper_timer_7seg.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source wrapper_timer_7seg.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 454.070 ; gain = 182.738
Command: read_checkpoint -auto_incremental -incremental {C:/Universitet/3. Reliable System/DVA494/Lab4/Step4.2/Step4.2.srcs/utils_1/imports/synth_1/wrapper_timer_7seg.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Universitet/3. Reliable System/DVA494/Lab4/Step4.2/Step4.2.srcs/utils_1/imports/synth_1/wrapper_timer_7seg.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top wrapper_timer_7seg -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5140
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1290.176 ; gain = 439.609
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'wrapper_timer_7seg' [C:/Universitet/3. Reliable System/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/Step4.vhd:134]
	Parameter sec_delay bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'timer' declared at 'C:/Universitet/3. Reliable System/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/Step4.vhd:95' bound to instance 'inst_timer' of component 'timer' [C:/Universitet/3. Reliable System/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/Step4.vhd:163]
INFO: [Synth 8-638] synthesizing module 'timer' [C:/Universitet/3. Reliable System/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/Step4.vhd:103]
	Parameter sec_delay bound to: 100000000 - type: integer 
	Parameter scalar bound to: 100000000 - type: integer 
	Parameter resetval bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'clock_counter' declared at 'C:/Universitet/3. Reliable System/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/Step4.vhd:47' bound to instance 'sec_ones' of component 'clock_counter' [C:/Universitet/3. Reliable System/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/Step4.vhd:115]
INFO: [Synth 8-638] synthesizing module 'clock_counter' [C:/Universitet/3. Reliable System/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/Step4.vhd:56]
	Parameter scalar bound to: 100000000 - type: integer 
	Parameter resetval bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_counter' (0#1) [C:/Universitet/3. Reliable System/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/Step4.vhd:56]
	Parameter scalar bound to: 0 - type: integer 
	Parameter resetval bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'clock_counter' declared at 'C:/Universitet/3. Reliable System/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/Step4.vhd:47' bound to instance 'sec_tens' of component 'clock_counter' [C:/Universitet/3. Reliable System/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/Step4.vhd:116]
INFO: [Synth 8-638] synthesizing module 'clock_counter__parameterized1' [C:/Universitet/3. Reliable System/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/Step4.vhd:56]
	Parameter scalar bound to: 0 - type: integer 
	Parameter resetval bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_counter__parameterized1' (0#1) [C:/Universitet/3. Reliable System/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/Step4.vhd:56]
	Parameter scalar bound to: 0 - type: integer 
	Parameter resetval bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'clock_counter' declared at 'C:/Universitet/3. Reliable System/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/Step4.vhd:47' bound to instance 'min_ones' of component 'clock_counter' [C:/Universitet/3. Reliable System/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/Step4.vhd:117]
INFO: [Synth 8-638] synthesizing module 'clock_counter__parameterized3' [C:/Universitet/3. Reliable System/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/Step4.vhd:56]
	Parameter scalar bound to: 0 - type: integer 
	Parameter resetval bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_counter__parameterized3' (0#1) [C:/Universitet/3. Reliable System/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/Step4.vhd:56]
	Parameter scalar bound to: 0 - type: integer 
	Parameter resetval bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'clock_counter' declared at 'C:/Universitet/3. Reliable System/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/Step4.vhd:47' bound to instance 'min_tens' of component 'clock_counter' [C:/Universitet/3. Reliable System/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/Step4.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'timer' (0#1) [C:/Universitet/3. Reliable System/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/Step4.vhd:103]
	Parameter G_REFRESH_SCALE_FACTOR bound to: 10000 - type: integer 
INFO: [Synth 8-3491] module 'seg7_ctler' declared at 'C:/Universitet/3. Reliable System/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/seg7_ctler.vhd:14' bound to instance 'inst_seg7' of component 'seg7_ctler' [C:/Universitet/3. Reliable System/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/Step4.vhd:165]
INFO: [Synth 8-638] synthesizing module 'seg7_ctler' [C:/Universitet/3. Reliable System/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/seg7_ctler.vhd:25]
	Parameter G_REFRESH_SCALE_FACTOR bound to: 10000 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Universitet/3. Reliable System/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/seg7_ctler.vhd:77]
WARNING: [Synth 8-614] signal 'switch16_i' is read in the process but is not in the sensitivity list [C:/Universitet/3. Reliable System/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/seg7_ctler.vhd:75]
INFO: [Synth 8-3491] module 'bcd_to_7seg_decoder' declared at 'C:/Universitet/3. Reliable System/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/Step4.vhd:6' bound to instance 'i_bcd_to_7seg' of component 'bcd_to_7seg_decoder' [C:/Universitet/3. Reliable System/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/seg7_ctler.vhd:102]
INFO: [Synth 8-638] synthesizing module 'bcd_to_7seg_decoder' [C:/Universitet/3. Reliable System/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/Step4.vhd:12]
INFO: [Synth 8-226] default block is never used [C:/Universitet/3. Reliable System/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/Step4.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'bcd_to_7seg_decoder' (0#1) [C:/Universitet/3. Reliable System/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/Step4.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'seg7_ctler' (0#1) [C:/Universitet/3. Reliable System/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/seg7_ctler.vhd:25]
WARNING: [Synth 8-614] signal 's_counter' is read in the process but is not in the sensitivity list [C:/Universitet/3. Reliable System/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/Step4.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'wrapper_timer_7seg' (0#1) [C:/Universitet/3. Reliable System/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/Step4.vhd:134]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Universitet/3. Reliable System/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/Step4.vhd:67]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Universitet/3. Reliable System/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/Step4.vhd:67]
WARNING: [Synth 8-7129] Port en_i in module clock_counter__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port en_i in module clock_counter__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port en_i in module clock_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_n in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port en_i in module timer is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1396.320 ; gain = 545.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1396.320 ; gain = 545.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1396.320 ; gain = 545.754
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1396.320 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Universitet/3. Reliable System/DVA494/Lab4/Step4.2/Step4.2.srcs/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Universitet/3. Reliable System/DVA494/Lab4/Step4.2/Step4.2.srcs/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Universitet/3. Reliable System/DVA494/Lab4/Step4.2/Step4.2.srcs/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/wrapper_timer_7seg_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/wrapper_timer_7seg_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1458.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

ètkomst nekad.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1458.066 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1458.066 ; gain = 607.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1458.066 ; gain = 607.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1458.066 ; gain = 607.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint C:/Universitet/3. Reliable System/DVA494/Lab4/Step4.2/Step4.2.srcs/utils_1/imports/synth_1/wrapper_timer_7seg.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1458.066 ; gain = 607.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1458.066 ; gain = 607.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1458.066 ; gain = 607.500
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   27 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1458.066 ; gain = 607.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1458.066 ; gain = 607.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1458.066 ; gain = 607.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1458.066 ; gain = 607.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1458.066 ; gain = 607.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1458.066 ; gain = 607.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1458.066 ; gain = 607.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1458.066 ; gain = 607.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1458.066 ; gain = 607.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1458.066 ; gain = 607.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    15|
|3     |LUT2   |    32|
|4     |LUT3   |    10|
|5     |LUT4   |    23|
|6     |LUT5   |     4|
|7     |LUT6   |     8|
|8     |FDRE   |    78|
|9     |IBUF   |     1|
|10    |OBUF   |    11|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1458.066 ; gain = 607.500
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1458.066 ; gain = 545.754
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1458.066 ; gain = 607.500
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1458.066 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1458.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

ètkomst nekad.
Synth Design complete | Checksum: 63818eca
INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 10 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1458.066 ; gain = 1000.039
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1458.066 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Universitet/3. Reliable System/DVA494/Lab4/Step4.2/Step4.2.runs/synth_1/wrapper_timer_7seg.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file wrapper_timer_7seg_utilization_synth.rpt -pb wrapper_timer_7seg_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 27 13:06:49 2024...
