// Seed: 4268885395
module module_0 ();
  logic id_1;
  parameter id_2#(
      .id_3(id_2),
      .id_4(1)
  ) = (id_2);
  always begin : LABEL_0
    id_1 <= 1'h0;
  end
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    input wire id_2,
    input wire id_3,
    input uwire id_4,
    output tri0 id_5,
    output supply1 id_6,
    input wor id_7,
    output supply1 id_8,
    input tri1 id_9,
    input tri1 id_10,
    input wor id_11,
    input wor id_12,
    input uwire id_13,
    output tri1 id_14,
    input supply1 id_15,
    output wor id_16,
    input wor id_17,
    output wor id_18
);
  assign id_8 = id_4;
  xor primCall (id_14, id_15, id_17, id_2, id_3, id_4, id_7, id_9);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
