// Seed: 1061947171
module module_0 (
    input logic id_0,
    output id_1,
    output id_2,
    input logic id_3,
    input logic id_4,
    output id_5,
    output id_6,
    input logic id_7,
    output id_8,
    input id_9,
    output id_10,
    input logic id_11
);
  assign id_5.id_9 = 1 == id_7;
  logic id_12;
  initial id_6 = 1;
  logic id_13;
  type_21(
      id_3, id_3, id_10, id_1, id_11, 1
  );
endmodule
