simSeconds 0.22030343424500004
simTicks 220303404295.844
finalTick 1061315669389159.0
simFreq 1000001000000.0
hostSeconds 392.67294645
hostTickRate 563574761.3279271
hostMemory 53075415.577744
simInsts 110000130.45740001
simOps 114976601.620321
hostInstRate 290106.19983500004
hostOpRate 303477.689977
system.clk_domain.clock 1000.001
system.cpu_clk_domain.clock 500.0005
system.cpu_voltage_domain.voltage 1.0000010000000001
system.l2.demandMisses::cpu.inst 2.3093829999999995
system.l2.demandMisses::switch_cpus.inst 19.762383999999997
system.l2.demandMisses::switch_cpus.data 6458822.555552001
system.l2.demandMisses::total 6458823.198501001
system.l2.overallMisses::cpu.inst 2.3093829999999995
system.l2.overallMisses::switch_cpus.inst 19.762383999999997
system.l2.overallMisses::switch_cpus.data 6458822.555552001
system.l2.overallMisses::total 6458823.198501001
system.l2.demandMissLatency::switch_cpus.inst 1521498.4855
system.l2.demandMissLatency::switch_cpus.data 588228048218.7225
system.l2.demandMissLatency::total 588228105120.1909
system.l2.overallMissLatency::switch_cpus.inst 1521498.4855
system.l2.overallMissLatency::switch_cpus.data 588228048218.7225
system.l2.overallMissLatency::total 588228105120.1909
system.l2.demandAccesses::cpu.inst 2.3093829999999995
system.l2.demandAccesses::switch_cpus.inst 19.774286
system.l2.demandAccesses::switch_cpus.data 10660795.294647
system.l2.demandAccesses::total 10660795.949498001
system.l2.overallAccesses::cpu.inst 2.3093829999999995
system.l2.overallAccesses::switch_cpus.inst 19.774286
system.l2.overallAccesses::switch_cpus.data 10660795.294647
system.l2.overallAccesses::total 10660795.949498001
system.l2.demandMissRate::cpu.inst 1.0000010000000001
system.l2.demandMissRate::switch_cpus.inst 0.999954688236
system.l2.demandMissRate::switch_cpus.data 0.6073304127610001
system.l2.demandMissRate::total 0.607330494196
system.l2.overallMissRate::cpu.inst 1.0000010000000001
system.l2.overallMissRate::switch_cpus.inst 0.999954688236
system.l2.overallMissRate::switch_cpus.data 0.6073304127610001
system.l2.overallMissRate::total 0.607330494196
system.l2.demandAvgMissLatency::switch_cpus.inst 77895.36806123093
system.l2.demandAvgMissLatency::switch_cpus.data 91148.86866191722
system.l2.demandAvgMissLatency::total 91148.86875182114
system.l2.overallAvgMissLatency::switch_cpus.inst 77895.36806123093
system.l2.overallAvgMissLatency::switch_cpus.data 91148.86866191722
system.l2.overallAvgMissLatency::total 91148.86875182114
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.writebacks::writebacks 4824435.032279
system.l2.writebacks::total 4824435.032279
system.l2.demandMshrMisses::switch_cpus.inst 19.762383999999997
system.l2.demandMshrMisses::switch_cpus.data 6458822.555552001
system.l2.demandMshrMisses::total 6458823.198501001
system.l2.overallMshrMisses::switch_cpus.inst 19.762383999999997
system.l2.overallMshrMisses::switch_cpus.data 6458822.555552001
system.l2.overallMshrMisses::total 6458823.198501001
system.l2.demandMshrMissLatency::switch_cpus.inst 1323874.6454999999
system.l2.demandMshrMissLatency::switch_cpus.data 523639827720.08246
system.l2.demandMshrMissLatency::total 523639878192.06104
system.l2.overallMshrMissLatency::switch_cpus.inst 1323874.6454999999
system.l2.overallMshrMissLatency::switch_cpus.data 523639827720.08246
system.l2.overallMshrMissLatency::total 523639878192.06104
system.l2.demandMshrMissRate::switch_cpus.inst 0.999954688236
system.l2.demandMshrMissRate::switch_cpus.data 0.6073304127610001
system.l2.demandMshrMissRate::total 0.607330494196
system.l2.overallMshrMissRate::switch_cpus.inst 0.999954688236
system.l2.overallMshrMissRate::switch_cpus.data 0.6073304127610001
system.l2.overallMshrMissRate::total 0.607330494196
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 67895.35806123093
system.l2.demandAvgMshrMissLatency::switch_cpus.data 81148.8596658762
system.l2.demandAvgMshrMissLatency::total 81148.8597557277
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 67895.35806123093
system.l2.overallAvgMshrMissLatency::switch_cpus.data 81148.8596658762
system.l2.overallAvgMshrMissLatency::total 81148.8597557277
system.l2.replacements 6458821.459609
system.l2.ReadCleanReq.misses::cpu.inst 2.3093829999999995
system.l2.ReadCleanReq.misses::switch_cpus.inst 19.762383999999997
system.l2.ReadCleanReq.misses::total 21.930967999999996
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 1521498.4855
system.l2.ReadCleanReq.missLatency::total 1521498.4855
system.l2.ReadCleanReq.accesses::cpu.inst 2.3093829999999995
system.l2.ReadCleanReq.accesses::switch_cpus.inst 19.774286
system.l2.ReadCleanReq.accesses::total 21.94287
system.l2.ReadCleanReq.missRate::cpu.inst 1.0000010000000001
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.999954688236
system.l2.ReadCleanReq.missRate::total 0.999954688236
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 77895.36806123093
system.l2.ReadCleanReq.avgMissLatency::total 70502.00701040498
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 19.762383999999997
system.l2.ReadCleanReq.mshrMisses::total 19.762383999999997
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 1323874.6454999999
system.l2.ReadCleanReq.mshrMissLatency::total 1323874.6454999999
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.999954688236
system.l2.ReadCleanReq.mshrMissRate::total 0.9036351162410001
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 67895.35806123093
system.l2.ReadCleanReq.avgMshrMissLatency::total 67895.35806123093
system.l2.ReadSharedReq.misses::switch_cpus.data 1634680.0220600003
system.l2.ReadSharedReq.misses::total 1634680.0220600003
system.l2.ReadSharedReq.missLatency::switch_cpus.data 149705170451.172
system.l2.ReadSharedReq.missLatency::total 149705170451.172
system.l2.ReadSharedReq.accesses::switch_cpus.data 1652097.9295730002
system.l2.ReadSharedReq.accesses::total 1652097.9295730002
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.989823546918
system.l2.ReadSharedReq.missRate::total 0.989823546918
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 91933.28200805622
system.l2.ReadSharedReq.avgMissLatency::total 91933.28200805622
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 1634680.0220600003
system.l2.ReadSharedReq.mshrMisses::total 1634680.0220600003
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 133358367960.342
system.l2.ReadSharedReq.mshrMissLatency::total 133358367960.342
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.989823546918
system.l2.ReadSharedReq.mshrMissRate::total 0.989823546918
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 81933.27073744658
system.l2.ReadSharedReq.avgMshrMissLatency::total 81933.27073744658
system.l2.WritebackDirty.hits::writebacks 9016049.986577999
system.l2.WritebackDirty.hits::total 9016049.986577999
system.l2.WritebackDirty.accesses::writebacks 9016049.986577999
system.l2.WritebackDirty.accesses::total 9016049.986577999
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 220303404295.844
system.l2.tags.tagsInUse 32767.96112973906
system.l2.tags.totalRefs 21429383.893156003
system.l2.tags.sampledRefs 6491589.492377001
system.l2.tags.avgRefs 3.298040388985
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::cpu.inst 0.101646347974
system.l2.tags.occupancies::switch_cpus.inst 0.8352192483109999
system.l2.tags.occupancies::switch_cpus.data 32767.67812620361
system.l2.tags.avgOccs::cpu.inst 3.079409e-06
system.l2.tags.avgOccs::switch_cpus.inst 2.5353166000000004e-05
system.l2.tags.avgOccs::switch_cpus.data 0.999990038862
system.l2.tags.avgOccs::total 0.999998813758
system.l2.tags.occupanciesTaskId::1024 32768.032768000005
system.l2.tags.ageTaskId_1024::0 288.818337
system.l2.tags.ageTaskId_1024::1 2646.4226019999996
system.l2.tags.ageTaskId_1024::2 26200.353159999995
system.l2.tags.ageTaskId_1024::3 3652.8891709999994
system.l2.tags.ratioOccsTaskId::1024 1.0000010000000001
system.l2.tags.tagAccesses 177031550.577192
system.l2.tags.dataAccesses 177031550.577192
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 220303404295.844
system.mem_ctrls.avgPriority_writebacks::samples 4824435.4051709995
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 19.762383999999997
system.mem_ctrls.avgPriority_switch_cpus.data::samples 6458822.298366001
system.mem_ctrls.priorityMinLatency 1.875001875e-08
system.mem_ctrls.priorityMaxLatency 1.2625323715e-05
system.mem_ctrls.numReadWriteTurnArounds 298402.09735000005
system.mem_ctrls.numWriteReadTurnArounds 298402.077386
system.mem_ctrls.numStayReadState 16255999.652327
system.mem_ctrls.numStayWriteState 4537649.448567
system.mem_ctrls.readReqs 6458822.941315001
system.mem_ctrls.writeReqs 4824435.4051709995
system.mem_ctrls.readBursts 6458822.941315001
system.mem_ctrls.writeBursts 4824435.4051709995
system.mem_ctrls.servicedByWrQ 0.0
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 2.18665721
system.mem_ctrls.avgWrQLen 26.301185469999997
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 6458822.941315001
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 4824435.4051709995
system.mem_ctrls.rdQLenPdf::0 2922295.043268
system.mem_ctrls.rdQLenPdf::1 2148265.0905640004
system.mem_ctrls.rdQLenPdf::2 1149075.2664490002
system.mem_ctrls.rdQLenPdf::3 239187.45091500002
system.mem_ctrls.rdQLenPdf::4 0.089037
system.mem_ctrls.rdQLenPdf::5 0.001082
system.mem_ctrls.rdQLenPdf::6 0.0
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.001082
system.mem_ctrls.wrQLenPdf::1 0.001082
system.mem_ctrls.wrQLenPdf::2 0.001082
system.mem_ctrls.wrQLenPdf::3 0.001082
system.mem_ctrls.wrQLenPdf::4 0.001082
system.mem_ctrls.wrQLenPdf::5 0.001082
system.mem_ctrls.wrQLenPdf::6 0.001082
system.mem_ctrls.wrQLenPdf::7 0.001082
system.mem_ctrls.wrQLenPdf::8 0.001082
system.mem_ctrls.wrQLenPdf::9 0.001082
system.mem_ctrls.wrQLenPdf::10 0.001082
system.mem_ctrls.wrQLenPdf::11 0.001082
system.mem_ctrls.wrQLenPdf::12 0.001082
system.mem_ctrls.wrQLenPdf::13 0.001082
system.mem_ctrls.wrQLenPdf::14 0.001082
system.mem_ctrls.wrQLenPdf::15 14485.593026000004
system.mem_ctrls.wrQLenPdf::16 15997.018677000002
system.mem_ctrls.wrQLenPdf::17 66356.455752
system.mem_ctrls.wrQLenPdf::18 169124.992768
system.mem_ctrls.wrQLenPdf::19 262617.135877
system.mem_ctrls.wrQLenPdf::20 306446.77178899996
system.mem_ctrls.wrQLenPdf::21 314258.61164
system.mem_ctrls.wrQLenPdf::22 330064.909658
system.mem_ctrls.wrQLenPdf::23 344967.94098
system.mem_ctrls.wrQLenPdf::24 333579.89689699997
system.mem_ctrls.wrQLenPdf::25 330881.089859
system.mem_ctrls.wrQLenPdf::26 326450.15920700005
system.mem_ctrls.wrQLenPdf::27 352312.52390499995
system.mem_ctrls.wrQLenPdf::28 330298.7916480001
system.mem_ctrls.wrQLenPdf::29 325522.71687
system.mem_ctrls.wrQLenPdf::30 330308.313783
system.mem_ctrls.wrQLenPdf::31 369332.138244
system.mem_ctrls.wrQLenPdf::32 299606.552865
system.mem_ctrls.wrQLenPdf::33 1377.145878
system.mem_ctrls.wrQLenPdf::34 406.982677
system.mem_ctrls.wrQLenPdf::35 39.623453
system.mem_ctrls.wrQLenPdf::36 0.023488
system.mem_ctrls.wrQLenPdf::37 0.0
system.mem_ctrls.wrQLenPdf::38 0.0
system.mem_ctrls.wrQLenPdf::39 0.0
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.rdPerTurnAround::samples 298402.077386
system.mem_ctrls.rdPerTurnAround::mean 21.474395977632
system.mem_ctrls.rdPerTurnAround::gmean 21.388380144480998
system.mem_ctrls.rdPerTurnAround::stdev 9.190692854856001
system.mem_ctrls.rdPerTurnAround::0-1023 27450.637294
system.mem_ctrls.rdPerTurnAround::17408-18431 0.000124
system.mem_ctrls.rdPerTurnAround::total 298402.077386
system.mem_ctrls.wrPerTurnAround::samples 298402.09735000005
system.mem_ctrls.wrPerTurnAround::mean 16.088547374155002
system.mem_ctrls.wrPerTurnAround::gmean 16.074662331631
system.mem_ctrls.wrPerTurnAround::stdev 0.698085452037
system.mem_ctrls.wrPerTurnAround::16 280730.8608600001
system.mem_ctrls.wrPerTurnAround::17 1125.27828
system.mem_ctrls.wrPerTurnAround::18 2826.1935690000005
system.mem_ctrls.wrPerTurnAround::19 12006.840646000002
system.mem_ctrls.wrPerTurnAround::total 298402.09735000005
system.mem_ctrls.bytesReadWrQ 0.0
system.mem_ctrls.bytesReadSys 413364668.24416006
system.mem_ctrls.bytesWrittenSys 308763865.93094397
system.mem_ctrls.avgRdBWSys 1866922432.2563908
system.mem_ctrls.avgWrBWSys 1389696902.0196645
system.mem_ctrls.totGap 220303419167.4345
system.mem_ctrls.avgGap 19697.24203282
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 1264.7925759999998
system.mem_ctrls.requestorReadBytes::switch_cpus.data 413364628.64608
system.mem_ctrls.requestorWriteBytes::writebacks 308763914.82528
system.mem_ctrls.requestorReadRate::switch_cpus.inst 58617.12906429818
system.mem_ctrls.requestorReadRate::switch_cpus.data 1866922158.5042212
system.mem_ctrls.requestorWriteRate::writebacks 1389696934.2164931
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 19.762383999999997
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 6458822.298366001
system.mem_ctrls.requestorWriteAccesses::writebacks 4824435.4051709995
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 514252.61499999993
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 256270757965.7965
system.mem_ctrls.requestorWriteTotalLat::writebacks 5610284724509.754
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 26899.90484843
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 39756.142350359994
system.mem_ctrls.requestorWriteAvgLat::writebacks 1164407.2545409
system.mem_ctrls.dram.bytesRead::cpu.inst 147.80051199999997
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 1264.7925759999998
system.mem_ctrls.dram.bytesRead::switch_cpus.data 413364621.697728
system.mem_ctrls.dram.bytesRead::total 413364662.8464641
system.mem_ctrls.dram.bytesInstRead::cpu.inst 147.80051199999997
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 1264.7925759999998
system.mem_ctrls.dram.bytesInstRead::total 1403.5819519999998
system.mem_ctrls.dram.bytesWritten::writebacks 308763865.93094397
system.mem_ctrls.dram.bytesWritten::total 308763865.93094397
system.mem_ctrls.dram.numReads::cpu.inst 2.3093829999999995
system.mem_ctrls.dram.numReads::switch_cpus.inst 19.762383999999997
system.mem_ctrls.dram.numReads::switch_cpus.data 6458822.214027
system.mem_ctrls.dram.numReads::total 6458822.8569760015
system.mem_ctrls.dram.numWrites::writebacks 4824435.4051709995
system.mem_ctrls.dram.numWrites::total 4824435.4051709995
system.mem_ctrls.dram.bwRead::cpu.inst 7145.5238229999995
system.mem_ctrls.dram.bwRead::switch_cpus.inst 58617.01786100001
system.mem_ctrls.dram.bwRead::switch_cpus.data 1866922112.033342
system.mem_ctrls.dram.bwRead::total 1866922395.550038
system.mem_ctrls.dram.bwInstRead::cpu.inst 7145.5238229999995
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 58617.01786100001
system.mem_ctrls.dram.bwInstRead::total 65087.619245999995
system.mem_ctrls.dram.bwWrite::writebacks 1389696901.983273
system.mem_ctrls.dram.bwWrite::total 1389696901.983273
system.mem_ctrls.dram.bwTotal::writebacks 1389696901.983273
system.mem_ctrls.dram.bwTotal::cpu.inst 7145.5238229999995
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 58617.01786100001
system.mem_ctrls.dram.bwTotal::switch_cpus.data 1866922112.033342
system.mem_ctrls.dram.bwTotal::total 3256619297.6654577
system.mem_ctrls.dram.readBursts 6458822.965544001
system.mem_ctrls.dram.writeBursts 4824436.169145
system.mem_ctrls.dram.perBankRdBursts::0 403655.28411400004
system.mem_ctrls.dram.perBankRdBursts::1 403649.09551500005
system.mem_ctrls.dram.perBankRdBursts::2 403637.43954600004
system.mem_ctrls.dram.perBankRdBursts::3 403660.72730599996
system.mem_ctrls.dram.perBankRdBursts::4 403664.36720199994
system.mem_ctrls.dram.perBankRdBursts::5 403696.2544229999
system.mem_ctrls.dram.perBankRdBursts::6 403696.37971800007
system.mem_ctrls.dram.perBankRdBursts::7 403695.485682
system.mem_ctrls.dram.perBankRdBursts::8 403685.6060080001
system.mem_ctrls.dram.perBankRdBursts::9 403677.582792
system.mem_ctrls.dram.perBankRdBursts::10 403684.8197399999
system.mem_ctrls.dram.perBankRdBursts::11 403681.726926
system.mem_ctrls.dram.perBankRdBursts::12 403694.15217799996
system.mem_ctrls.dram.perBankRdBursts::13 403679.064833
system.mem_ctrls.dram.perBankRdBursts::14 403683.964728
system.mem_ctrls.dram.perBankRdBursts::15 403681.014833
system.mem_ctrls.dram.perBankWrBursts::0 301519.580531
system.mem_ctrls.dram.perBankWrBursts::1 301521.79929600004
system.mem_ctrls.dram.perBankWrBursts::2 301520.650386
system.mem_ctrls.dram.perBankWrBursts::3 301534.388424
system.mem_ctrls.dram.perBankWrBursts::4 301541.055478
system.mem_ctrls.dram.perBankWrBursts::5 301552.80863900005
system.mem_ctrls.dram.perBankWrBursts::6 301550.457303
system.mem_ctrls.dram.perBankWrBursts::7 301548.944846
system.mem_ctrls.dram.perBankWrBursts::8 301536.111952
system.mem_ctrls.dram.perBankWrBursts::9 301517.897199
system.mem_ctrls.dram.perBankWrBursts::10 301516.568804
system.mem_ctrls.dram.perBankWrBursts::11 301503.820917
system.mem_ctrls.dram.perBankWrBursts::12 301514.759987
system.mem_ctrls.dram.perBankWrBursts::13 301509.449416
system.mem_ctrls.dram.perBankWrBursts::14 301519.85201400006
system.mem_ctrls.dram.perBankWrBursts::15 301528.0239530001
system.mem_ctrls.dram.totQLat 135167851251.53702
system.mem_ctrls.dram.totBusLat 32294114827.719994
system.mem_ctrls.dram.totMemAccLat 256270781855.48703
system.mem_ctrls.dram.avgQLat 21006.12325592
system.mem_ctrls.dram.avgBusLat 5000.004999999999
system.mem_ctrls.dram.avgMemAccLat 39756.142005919995
system.mem_ctrls.dram.readRowHits 5265625.243956
system.mem_ctrls.dram.writeRowHits 3971551.9761440004
system.mem_ctrls.dram.readRowHitRate 81.38540337
system.mem_ctrls.dram.writeRowHitRate 81.91398006
system.mem_ctrls.dram.bytesPerActivate::samples 2046081.9178970002
system.mem_ctrls.dram.bytesPerActivate::mean 355.70361366390097
system.mem_ctrls.dram.bytesPerActivate::gmean 273.46587125938305
system.mem_ctrls.dram.bytesPerActivate::stdev 241.48910774817506
system.mem_ctrls.dram.bytesPerActivate::0-127 265791.37889
system.mem_ctrls.dram.bytesPerActivate::128-255 524377.753063
system.mem_ctrls.dram.bytesPerActivate::256-383 361607.3381200001
system.mem_ctrls.dram.bytesPerActivate::384-511 355800.1610380001
system.mem_ctrls.dram.bytesPerActivate::512-639 206796.899576
system.mem_ctrls.dram.bytesPerActivate::640-767 154130.93267600003
system.mem_ctrls.dram.bytesPerActivate::768-895 87310.47941300001
system.mem_ctrls.dram.bytesPerActivate::896-1023 39757.00153
system.mem_ctrls.dram.bytesPerActivate::1024-1151 50509.97359100001
system.mem_ctrls.dram.bytesPerActivate::total 2046081.9178970002
system.mem_ctrls.dram.dramBytesRead 413364669.7948161
system.mem_ctrls.dram.dramBytesWritten 308763914.82528
system.mem_ctrls.dram.avgRdBW 1866.922441932731
system.mem_ctrls.dram.avgWrBW 1389.6969340997398
system.mem_ctrls.dram.peakBW 12800.012799999997
system.mem_ctrls.dram.busUtil 25.442565960000003
system.mem_ctrls.dram.busUtilRead 14.58621571
system.mem_ctrls.dram.busUtilWrite 10.856744280000003
system.mem_ctrls.dram.pageHitRate 81.83265325
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 220303404295.844
system.mem_ctrls.dram.rank0.actEnergy 7300575918.7158
system.mem_ctrls.dram.rank0.preEnergy 3880349912.471835
system.mem_ctrls.dram.rank0.readEnergy 23057594660.101677
system.mem_ctrls.dram.rank0.writeEnergy 12592152383.62608
system.mem_ctrls.dram.rank0.refreshEnergy 17390625046.310883
system.mem_ctrls.dram.rank0.actBackEnergy 99807656288.33221
system.mem_ctrls.dram.rank0.preBackEnergy 547954639.3147199
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 164576908848.87323
system.mem_ctrls.dram.rank0.averagePower 745.6898423149679
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 631056016.93125
system.mem_ctrls.dram.rank0.pwrStateTime::REF 7356440374.92
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 212315907903.9928
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 7308448526.2412405
system.mem_ctrls.dram.rank1.preEnergy 3884530938.5018406
system.mem_ctrls.dram.rank1.readEnergy 23058401285.193962
system.mem_ctrls.dram.rank1.writeEnergy 12591404954.569622
system.mem_ctrls.dram.rank1.refreshEnergy 17390625046.310883
system.mem_ctrls.dram.rank1.actBackEnergy 99805836420.5421
system.mem_ctrls.dram.rank1.preBackEnergy 549487159.55904
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 164588734330.91867
system.mem_ctrls.dram.rank1.averagePower 745.7452139106891
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 634434971.8947501
system.mem_ctrls.dram.rank1.pwrStateTime::REF 7356440374.92
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 212312528949.02927
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 220303404295.844
system.membus.transDist::ReadResp 1634680.8920320002
system.membus.transDist::WritebackDirty 4824435.4051709995
system.membus.transDist::CleanEvict 1634385.8384460001
system.membus.transDist::ReadSharedReq 1634680.665009
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 19376466.825083997
system.membus.pktCount::total 19376466.825083997
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 722128514.9006721
system.membus.pktSize::total 722128514.9006721
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 6458822.941315001
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 6458822.941315001
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 6458822.941315001
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 220303404295.844
system.membus.reqLayer0.occupancy 33786757462.454
system.membus.reqLayer0.utilization 0.17426920000000004
system.membus.respLayer1.occupancy 34342587952.6415
system.membus.respLayer1.utilization 0.17678490000000002
system.membus.snoop_filter.totRequests 12917644.184932001
system.membus.snoop_filter.hitSingleRequests 6458821.243617
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 440606808.59277004
system.switch_cpus.cpi 4.406067842540001
system.switch_cpus.ipc 0.237489754841
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 106536760.53523798
system.switch_cpus.instsIssued 111975523.18672201
system.switch_cpus.squashedInstsExamined 2015786.2312370006
system.switch_cpus.squashedOperandsExamined 6600208.426299
system.switch_cpus.numIssuedDist::samples 440606738.720168
system.switch_cpus.numIssuedDist::mean 0.265294938124
system.switch_cpus.numIssuedDist::stdev 0.740837593458
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 368898980.1683479
system.switch_cpus.numIssuedDist::1 50980830.94319701
system.switch_cpus.numIssuedDist::2 11167095.978339998
system.switch_cpus.numIssuedDist::3 4143816.4982200004
system.switch_cpus.numIssuedDist::4 2055906.0850299997
system.switch_cpus.numIssuedDist::5 2289088.9123170003
system.switch_cpus.numIssuedDist::6 942010.032163
system.switch_cpus.numIssuedDist::7 124159.12292199998
system.switch_cpus.numIssuedDist::8 4850.979631
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 8.000008000000001
system.switch_cpus.numIssuedDist::total 440606738.720168
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 0.0
system.switch_cpus.statFuBusy::IntDiv 0.0
system.switch_cpus.statFuBusy::FloatAdd 3297.0374240000006
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 867416.5857480001
system.switch_cpus.statFuBusy::FloatMultAcc 740.387616
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 1495.0804590000002
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 0.0
system.switch_cpus.statFuBusy::SimdAddAcc 0.0
system.switch_cpus.statFuBusy::SimdAlu 0.0
system.switch_cpus.statFuBusy::SimdCmp 0.0
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 0.0
system.switch_cpus.statFuBusy::SimdMult 0.0
system.switch_cpus.statFuBusy::SimdMultAcc 0.0
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 0.0
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 419067.3791280001
system.switch_cpus.statFuBusy::MemWrite 0.0
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 0.009923
system.switch_cpus.statIssuedInstType_0::IntAlu 9894949.08276
system.switch_cpus.statIssuedInstType_0::IntMult 0.226138
system.switch_cpus.statIssuedInstType_0::IntDiv 0.003246
system.switch_cpus.statIssuedInstType_0::FloatAdd 30874139.648732003
system.switch_cpus.statIssuedInstType_0::FloatCmp 30821.19255
system.switch_cpus.statIssuedInstType_0::FloatCvt 25946.609836
system.switch_cpus.statIssuedInstType_0::FloatMult 15628846.049185999
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 14155342.092075003
system.switch_cpus.statIssuedInstType_0::FloatDiv 875238.1714090001
system.switch_cpus.statIssuedInstType_0::FloatMisc 2063013.306245
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.002164
system.switch_cpus.statIssuedInstType_0::SimdAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdAlu 0.022907000000000004
system.switch_cpus.statIssuedInstType_0::SimdCmp 0.094504
system.switch_cpus.statIssuedInstType_0::SimdCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdMisc 326723.898353
system.switch_cpus.statIssuedInstType_0::SimdMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 0.017497000000000002
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 24691215.039529
system.switch_cpus.statIssuedInstType_0::MemWrite 13409287.719668
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 111975523.18672201
system.switch_cpus.issueRate 0.265294821115
system.switch_cpus.fuBusy 1292016.4703750003
system.switch_cpus.fuBusyRate 0.011554479094
system.switch_cpus.intInstQueueReads 462012614.645138
system.switch_cpus.intInstQueueWrites 10982906.574894
system.switch_cpus.intInstQueueWakeupAccesses 10557527.994330002
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 203843078.613191
system.switch_cpus.vecInstQueueWrites 97569640.277976
system.switch_cpus.vecInstQueueWakeupAccesses 94431365.16903701
system.switch_cpus.intAluAccesses 10702932.081528999
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 102564607.565645
system.switch_cpus.numSquashedInsts 1560.365999
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 28.820195000000005
system.switch_cpus.idleCycles 2021.0952690000001
system.switch_cpus.MemDepUnit__0.insertedLoads 18209523.247497004
system.switch_cpus.MemDepUnit__0.insertedStores 13588019.662597999
system.switch_cpus.MemDepUnit__0.conflictingLoads 16702217.634064002
system.switch_cpus.MemDepUnit__0.conflictingStores 0.00037
system.switch_cpus.MemDepUnit__0.MDPLookups 17444145.020234004
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 765378.227263
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 16198653.638515001
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 0.094491
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 748.2030330000001
system.switch_cpus.branchPred.lookups_0::CallDirect 799.822973
system.switch_cpus.branchPred.lookups_0::CallIndirect 0.170015
system.switch_cpus.branchPred.lookups_0::DirectCond 1719685.8862150002
system.switch_cpus.branchPred.lookups_0::DirectUncond 1426.222054
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 0.186438
system.switch_cpus.branchPred.lookups_0::total 1722660.4907280004
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 55.707544
system.switch_cpus.branchPred.squashes_0::CallDirect 107.497314
system.switch_cpus.branchPred.squashes_0::CallIndirect 0.000185
system.switch_cpus.branchPred.squashes_0::DirectCond 106696.97821100001
system.switch_cpus.branchPred.squashes_0::DirectUncond 86.31643600000001
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 0.052121
system.switch_cpus.branchPred.squashes_0::total 106946.55181100001
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 0.070184
system.switch_cpus.branchPred.corrected_0::CallDirect 0.143087
system.switch_cpus.branchPred.corrected_0::CallIndirect 0.001295
system.switch_cpus.branchPred.corrected_0::DirectCond 69147.36891
system.switch_cpus.branchPred.corrected_0::DirectUncond 0.14319
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 0.030666000000000002
system.switch_cpus.branchPred.corrected_0::total 69147.75733200001
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 692.4949340000001
system.switch_cpus.branchPred.committed_0::CallDirect 692.3252890000001
system.switch_cpus.branchPred.committed_0::CallIndirect 0.16983
system.switch_cpus.branchPred.committed_0::DirectCond 1612989.9541190001
system.switch_cpus.branchPred.committed_0::DirectUncond 1339.905311
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 0.134317
system.switch_cpus.branchPred.committed_0::total 1615714.9838
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 0.070184
system.switch_cpus.branchPred.mispredicted_0::CallDirect 0.11613799999999999
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 0.001295
system.switch_cpus.branchPred.mispredicted_0::DirectCond 69147.184236
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 0.12291099999999999
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 0.028502
system.switch_cpus.branchPred.mispredicted_0::total 69147.523266
system.switch_cpus.branchPred.targetProvider_0::NoTarget 1019391.6952810001
system.switch_cpus.branchPred.targetProvider_0::BTB 702520.3835499999
system.switch_cpus.branchPred.targetProvider_0::RAS 748.1328490000001
system.switch_cpus.branchPred.targetProvider_0::Indirect 0.27904799999999996
system.switch_cpus.branchPred.targetProvider_0::total 1722660.4907280004
system.switch_cpus.branchPred.targetWrong_0::NoBranch 32594.779828000006
system.switch_cpus.branchPred.targetWrong_0::Return 36552.974258
system.switch_cpus.branchPred.targetWrong_0::CallDirect 0.0
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 0.003246
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 69147.75733200001
system.switch_cpus.branchPred.condPredicted 1719685.8862150002
system.switch_cpus.branchPred.condPredictedTaken 700294.8642589999
system.switch_cpus.branchPred.condIncorrect 69147.75733200001
system.switch_cpus.branchPred.predTakenBTBMiss 0.35465300000000005
system.switch_cpus.branchPred.NotTakenMispredicted 32594.783074000006
system.switch_cpus.branchPred.TakenMispredicted 36552.974258
system.switch_cpus.branchPred.BTBLookups 1722660.4907280004
system.switch_cpus.branchPred.BTBUpdates 32594.680929000002
system.switch_cpus.branchPred.BTBHits 1020676.075192
system.switch_cpus.branchPred.BTBHitRatio 0.601815315189
system.switch_cpus.branchPred.BTBMispredicted 0.586409
system.switch_cpus.branchPred.indirectLookups 0.356453
system.switch_cpus.branchPred.indirectHits 0.27904799999999996
system.switch_cpus.branchPred.indirectMisses 0.077405
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 748.2030330000001
system.switch_cpus.branchPred.btb.lookups::CallDirect 799.822973
system.switch_cpus.branchPred.btb.lookups::CallIndirect 0.170015
system.switch_cpus.branchPred.btb.lookups::DirectCond 1719685.8862150002
system.switch_cpus.branchPred.btb.lookups::DirectUncond 1426.222054
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 0.186438
system.switch_cpus.branchPred.btb.lookups::total 1722660.4907280004
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 748.2030330000001
system.switch_cpus.branchPred.btb.misses::CallDirect 0.15557200000000002
system.switch_cpus.branchPred.btb.misses::CallIndirect 0.170015
system.switch_cpus.branchPred.btb.misses::DirectCond 701235.5433139999
system.switch_cpus.branchPred.btb.misses::DirectUncond 0.157164
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 0.186438
system.switch_cpus.branchPred.btb.misses::total 701984.4155359999
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 0.143087
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 32594.394652000003
system.switch_cpus.branchPred.btb.updates::DirectUncond 0.14319
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 32594.680929000002
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 0.143087
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 32594.394652000003
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 0.14319
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 32594.680929000002
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 220303404295.844
system.switch_cpus.branchPred.indirectBranchPred.lookups 0.356453
system.switch_cpus.branchPred.indirectBranchPred.hits 0.27904799999999996
system.switch_cpus.branchPred.indirectBranchPred.misses 0.077405
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 0.031961
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 0.388414
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.001082
system.switch_cpus.branchPred.ras.pushes 855.7005320000001
system.switch_cpus.branchPred.ras.pops 855.7005320000001
system.switch_cpus.branchPred.ras.squashes 163.20504300000002
system.switch_cpus.branchPred.ras.used 692.4949340000001
system.switch_cpus.branchPred.ras.correct 692.42475
system.switch_cpus.branchPred.ras.incorrect 0.070184
system.switch_cpus.commit.commitSquashedInsts 2116854.1943620006
system.switch_cpus.commit.branchMispredicts 69147.471055
system.switch_cpus.commit.numCommittedDist::samples 439878256.987886
system.switch_cpus.commit.numCommittedDist::mean 0.24893364718299998
system.switch_cpus.commit.numCommittedDist::stdev 0.72126426107
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 385434977.705576
system.switch_cpus.commit.numCommittedDist::1 25676988.95993
system.switch_cpus.commit.numCommittedDist::2 7454892.366785
system.switch_cpus.commit.numCommittedDist::3 21311397.955594998
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 3.0000030000000004
system.switch_cpus.commit.numCommittedDist::total 439878256.987886
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 0.0
system.switch_cpus.commit.functionCalls 692.495119
system.switch_cpus.commit.committedInstType_0::No_OpClass 0.009923
system.switch_cpus.commit.committedInstType_0::IntAlu 9472632.429360999
system.switch_cpus.commit.committedInstType_0::IntMult 0.223974
system.switch_cpus.commit.committedInstType_0::IntDiv 0.002164
system.switch_cpus.commit.committedInstType_0::FloatAdd 30870693.125442006
system.switch_cpus.commit.committedInstType_0::FloatCmp 30821.19255
system.switch_cpus.commit.committedInstType_0::FloatCvt 25946.609836
system.switch_cpus.commit.committedInstType_0::FloatMult 15628839.672706999
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 14155340.201136
system.switch_cpus.commit.committedInstType_0::FloatDiv 875237.663807
system.switch_cpus.commit.committedInstType_0::FloatMisc 2062899.086826
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.002164
system.switch_cpus.commit.committedInstType_0::SimdAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdAlu 0.022907000000000004
system.switch_cpus.commit.committedInstType_0::SimdCmp 0.089094
system.switch_cpus.commit.committedInstType_0::SimdCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdMisc 294699.986109
system.switch_cpus.commit.committedInstType_0::SimdMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 0.016415000000000003
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 17699680.019271
system.switch_cpus.commit.committedInstType_0::MemWrite 13404177.206599003
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 104520967.56028502
system.switch_cpus.commit.commitEligibleSamples 21311397.955594998
system.switch_cpus.commit.memOrderViolationEvents 0.0
system.switch_cpus.commit.PNDLoadViolations 0.0
system.switch_cpus.commitStats0.numInsts 100000100.37
system.switch_cpus.commitStats0.numOps 104520967.56028502
system.switch_cpus.commitStats0.numInstsNotNOP 100000100.319858
system.switch_cpus.commitStats0.numOpsNotNOP 104520967.51014301
system.switch_cpus.commitStats0.cpi 4.406067842540001
system.switch_cpus.commitStats0.ipc 0.237489754841
system.switch_cpus.commitStats0.numMemRefs 31103857.22587
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 40501745.008293
system.switch_cpus.commitStats0.numLoadInsts 17699680.019271
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 13404177.206599003
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 94385627.39561102
system.switch_cpus.commitStats0.committedInstType::No_OpClass 0.009923
system.switch_cpus.commitStats0.committedInstType::IntAlu 9472632.429360999
system.switch_cpus.commitStats0.committedInstType::IntMult 0.223974
system.switch_cpus.commitStats0.committedInstType::IntDiv 0.002164
system.switch_cpus.commitStats0.committedInstType::FloatAdd 30870693.125442006
system.switch_cpus.commitStats0.committedInstType::FloatCmp 30821.19255
system.switch_cpus.commitStats0.committedInstType::FloatCvt 25946.609836
system.switch_cpus.commitStats0.committedInstType::FloatMult 15628839.672706999
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 14155340.201136
system.switch_cpus.commitStats0.committedInstType::FloatDiv 875237.663807
system.switch_cpus.commitStats0.committedInstType::FloatMisc 2062899.086826
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.002164
system.switch_cpus.commitStats0.committedInstType::SimdAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAlu 0.022907000000000004
system.switch_cpus.commitStats0.committedInstType::SimdCmp 0.089094
system.switch_cpus.commitStats0.committedInstType::SimdCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMisc 294699.986109
system.switch_cpus.commitStats0.committedInstType::SimdMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 0.016415000000000003
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 17699680.019271
system.switch_cpus.commitStats0.committedInstType::MemWrite 13404177.206599003
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 104520967.56028502
system.switch_cpus.commitStats0.committedControl::IsControl 1615715.173366
system.switch_cpus.commitStats0.committedControl::IsDirectControl 1615022.374285
system.switch_cpus.commitStats0.committedControl::IsCondControl 1612990.143809
system.switch_cpus.commitStats0.committedControl::IsUncondControl 2725.029557
system.switch_cpus.decode.idleCycles 7966052.549977002
system.switch_cpus.decode.blockedCycles 396647572.222171
system.switch_cpus.decode.runCycles 17060523.795692
system.switch_cpus.decode.unblockCycles 18863442.596173003
system.switch_cpus.decode.squashCycles 69147.55615500001
system.switch_cpus.decode.branchResolved 665643.84412
system.switch_cpus.decode.branchMispred 0.296724
system.switch_cpus.decode.decodedInsts 106883951.956468
system.switch_cpus.decode.squashedInsts 0.248843
system.switch_cpus.executeStats0.numInsts 111973960.68322702
system.switch_cpus.executeStats0.numNop 0.05484
system.switch_cpus.executeStats0.numBranches 1635998.2342829995
system.switch_cpus.executeStats0.numLoadInsts 24690533.455178007
system.switch_cpus.executeStats0.numStoreInsts 13408664.468268998
system.switch_cpus.executeStats0.instRate 0.265291383823
system.switch_cpus.executeStats0.numCCRegReads 2068260.5655659996
system.switch_cpus.executeStats0.numCCRegWrites 2099091.513231
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 56379209.58145501
system.switch_cpus.executeStats0.numIntRegWrites 8261956.124822001
system.switch_cpus.executeStats0.numMemRefs 38099197.923447005
system.switch_cpus.executeStats0.numMiscRegReads 264717390.227969
system.switch_cpus.executeStats0.numMiscRegWrites 61560931.863400996
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 703268.795447
system.switch_cpus.fetch.cycles 413613357.23471594
system.switch_cpus.fetch.squashCycles 138295.684864
system.switch_cpus.fetch.cacheLines 26855516.317834
system.switch_cpus.fetch.icacheSquashes 360.35221400000006
system.switch_cpus.fetch.nisnDist::samples 440606738.720168
system.switch_cpus.fetch.nisnDist::mean 0.25901954859399995
system.switch_cpus.fetch.nisnDist::stdev 0.7514121219009999
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 386851508.62240005
system.switch_cpus.fetch.nisnDist::1 22869733.770339
system.switch_cpus.fetch.nisnDist::2 6109957.351396999
system.switch_cpus.fetch.nisnDist::3 24775538.976031996
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 3.0000030000000004
system.switch_cpus.fetch.nisnDist::total 440606738.720168
system.switch_cpus.fetchStats0.numInsts 104480935.221652
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 0.24703390149099996
system.switch_cpus.fetchStats0.numBranches 1722660.4907280004
system.switch_cpus.fetchStats0.branchRate 0.003984241655
system.switch_cpus.fetchStats0.icacheStallCycles 26924233.64302
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 69147.55615500001
system.switch_cpus.iew.blockCycles 9328888.472293
system.switch_cpus.iew.unblockCycles 157292638.52286
system.switch_cpus.iew.dispatchedInsts 106536760.67647299
system.switch_cpus.iew.dispSquashedInsts 55.237165999999995
system.switch_cpus.iew.dispLoadInsts 18209523.247497004
system.switch_cpus.iew.dispStoreInsts 13588019.662597999
system.switch_cpus.iew.dispNonSpecInsts 0.086395
system.switch_cpus.iew.iqFullEvents 40944.451175
system.switch_cpus.iew.lsqFullEvents 156437770.771468
system.switch_cpus.iew.predictedTakenIncorrect 36553.40307300001
system.switch_cpus.iew.predictedNotTakenIncorrect 32594.500598000002
system.switch_cpus.iew.branchMispredicts 69147.90367100001
system.switch_cpus.iew.instsToCommit 104990193.929582
system.switch_cpus.iew.writebackCount 104988893.163367
system.switch_cpus.iew.producerInst 69262435.651348
system.switch_cpus.iew.consumerInst 96051060.39026402
system.switch_cpus.iew.wbRate 0.24958457803200002
system.switch_cpus.iew.wbFanout 0.721842513979
system.switch_cpus.lsq0.forwLoads 328.128542
system.switch_cpus.lsq0.squashedLoads 509847.88102399994
system.switch_cpus.lsq0.ignoredResponses 0.0
system.switch_cpus.lsq0.memOrderViolation 0.0
system.switch_cpus.lsq0.squashedStores 183843.81659200002
system.switch_cpus.lsq0.rescheduledLoads 655.139009
system.switch_cpus.lsq0.blockedByCache 5307359.622322001
system.switch_cpus.lsq0.loadToUse::samples 17699680.149903
system.switch_cpus.lsq0.loadToUse::mean 51.403749895509996
system.switch_cpus.lsq0.loadToUse::stdev 91.95011316182799
system.switch_cpus.lsq0.loadToUse::140-149 1007771.816721
system.switch_cpus.lsq0.loadToUse::150-159 600525.454371
system.switch_cpus.lsq0.loadToUse::170-179 272175.493651
system.switch_cpus.lsq0.loadToUse::180-189 57469.63140200001
system.switch_cpus.lsq0.loadToUse::200-209 255117.032424
system.switch_cpus.lsq0.loadToUse::210-219 123608.63963100003
system.switch_cpus.lsq0.loadToUse::220-229 80602.586896
system.switch_cpus.lsq0.loadToUse::260-269 59880.813230000014
system.switch_cpus.lsq0.loadToUse::270-279 48319.36021199999
system.switch_cpus.lsq0.loadToUse::overflows 509931.86078000005
system.switch_cpus.lsq0.loadToUse::min_value 2.9976540000000003
system.switch_cpus.lsq0.loadToUse::max_value 1114.779401
system.switch_cpus.lsq0.loadToUse::total 17699680.149903
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.0
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 220303404295.844
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.0
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 220303404295.844
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.0
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.0
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 220303404295.844
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.0
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 220303404295.844
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 220303404295.844
system.switch_cpus.rename.squashCycles 69147.55615500001
system.switch_cpus.rename.idleCycles 15432407.077649
system.switch_cpus.rename.blockCycles 167755808.06779003
system.switch_cpus.rename.serializeStallCycles 8.485118
system.switch_cpus.rename.runCycles 27872948.852887005
system.switch_cpus.rename.unblockCycles 229476418.680569
system.switch_cpus.rename.renamedInsts 106660152.648576
system.switch_cpus.rename.ROBFullEvents 488178.3742890001
system.switch_cpus.rename.SQFullEvents 61703521.83119801
system.switch_cpus.rename.renamedOperands 159567671.217358
system.switch_cpus.rename.lookups 459679279.655349
system.switch_cpus.rename.intLookups 50268779.409368
system.switch_cpus.rename.committedMaps 156467571.86305597
system.switch_cpus.rename.undoneMaps 3100075.370623
system.switch_cpus.rename.serializing 0.11511
system.switch_cpus.rename.tempSerializing 0.0851
system.switch_cpus.rename.skidInsts 47990868.338566996
system.switch_cpus.rob.reads 525204679.68063796
system.switch_cpus.rob.writes 214004132.08449796
system.switch_cpus.rob.squashedLoads 559958.967592
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 234792.22788400005
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 100000100.319858
system.switch_cpus.thread_0.numOps 104520967.51014301
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 1652098.9829660002
system.tol2bus.transDist::WritebackDirty 13840485.018857
system.tol2bus.transDist::CleanEvict 3279131.456673001
system.tol2bus.transDist::ReadCleanReq 21.94287
system.tol2bus.transDist::ReadSharedReq 1652097.9295730002
system.tol2bus.pktCount::total 31982386.684993003
system.tol2bus.pktSize::total 1259318125.193728
system.tol2bus.snoops 6458821.459609
system.tol2bus.snoopTraffic 308763842.065856
system.tol2bus.snoopFanout::samples 17119617.409107
system.tol2bus.snoopFanout::mean 4.0995e-08
system.tol2bus.snoopFanout::stdev 5.3102655e-05
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 17119616.766728
system.tol2bus.snoopFanout::1 0.642379
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 0.070369
system.tol2bus.snoopFanout::total 17119617.409107
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 220303404295.844
system.tol2bus.reqLayer0.occupancy 19676845498.266
system.tol2bus.reqLayer0.utilization 0.0994191
system.tol2bus.respLayer0.occupancy 29661.429000000004
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 15991192568.106
system.tol2bus.respLayer1.utilization 0.0999692
system.tol2bus.snoop_filter.totRequests 21321590.984738
system.tol2bus.snoop_filter.hitSingleRequests 10660795.035240002
system.tol2bus.snoop_filter.hitMultiRequests 0.0
system.tol2bus.snoop_filter.totSnoops 0.642379
system.tol2bus.snoop_filter.hitSingleSnoops 0.642379
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 1.0000010000000001
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.ReadExReq.misses::switch_cpus.data 4824142.533492
system.l2.ReadExReq.misses::total 4824142.533492
system.l2.ReadExReq.missLatency::switch_cpus.data 438522877767.55054
system.l2.ReadExReq.missLatency::total 438522877767.55054
system.l2.ReadExReq.accesses::switch_cpus.data 9008697.365074001
system.l2.ReadExReq.accesses::total 9008697.365074001
system.l2.ReadExReq.missRate::switch_cpus.data 0.532504623942
system.l2.ReadExReq.missRate::total 0.532504623942
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 90477.85109180884
system.l2.ReadExReq.avgMissLatency::total 90477.85109180884
system.l2.ReadExReq.mshrMisses::switch_cpus.data 4824142.533492
system.l2.ReadExReq.mshrMisses::total 4824142.533492
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 390281459759.74054
system.l2.ReadExReq.mshrMissLatency::total 390281459759.74054
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.532504623942
system.l2.ReadExReq.mshrMissRate::total 0.532504623942
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 80532.85285756274
system.l2.ReadExReq.avgMshrMissLatency::total 80532.85285756274
system.mem_ctrls.rdPerTurnAround::10-11 0.000248
system.mem_ctrls.rdPerTurnAround::12-13 0.00062
system.mem_ctrls.rdPerTurnAround::14-15 2.109267
system.mem_ctrls.rdPerTurnAround::16-17 15.184557999999999
system.mem_ctrls.rdPerTurnAround::18-19 95.127218
system.mem_ctrls.rdPerTurnAround::20-21 6829.717562
system.mem_ctrls.rdPerTurnAround::22-23 1948.72392
system.mem_ctrls.rdPerTurnAround::24-25 1161.059324
system.mem_ctrls.rdPerTurnAround::26-27 667.672955
system.mem_ctrls.rdPerTurnAround::28-29 8.457418
system.mem_ctrls.rdPerTurnAround::30-31 1.018513
system.mem_ctrls.rdPerTurnAround::32-33 0.32922700000000005
system.mem_ctrls.rdPerTurnAround::34-35 0.000496
system.mem_ctrls.wrPerTurnAround::20 1443.92254
system.membus.transDist::ReadExReq 4824142.276306
system.membus.transDist::ReadExResp 4824141.74812
system.switch_cpus.squashedInstsIssued 5893.831837999999
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 692.799081
system.switch_cpus.commitStats0.committedControl::IsCall 692.495119
system.switch_cpus.commitStats0.committedControl::IsReturn 692.4949340000001
system.switch_cpus.executeStats0.numVecRegReads 150740041.11223704
system.switch_cpus.executeStats0.numVecRegWrites 84337670.030304
system.switch_cpus.lsq0.loadToUse::0-9 11335679.967724
system.switch_cpus.lsq0.loadToUse::10-19 232891.62723600003
system.switch_cpus.lsq0.loadToUse::20-29 894317.3621200002
system.switch_cpus.lsq0.loadToUse::30-39 190800.08762
system.switch_cpus.lsq0.loadToUse::40-49 448901.4645770001
system.switch_cpus.lsq0.loadToUse::50-59 383314.987123
system.switch_cpus.lsq0.loadToUse::60-69 103158.621748
system.switch_cpus.lsq0.loadToUse::70-79 237972.62179900002
system.switch_cpus.lsq0.loadToUse::80-89 100937.25888200002
system.switch_cpus.lsq0.loadToUse::90-99 97782.17389199999
system.switch_cpus.lsq0.loadToUse::100-109 106149.17537499999
system.switch_cpus.lsq0.loadToUse::110-119 46552.621015
system.switch_cpus.lsq0.loadToUse::120-129 17888.064342000005
system.switch_cpus.lsq0.loadToUse::130-139 27160.833241999997
system.switch_cpus.lsq0.loadToUse::160-169 121767.03669899999
system.switch_cpus.lsq0.loadToUse::190-199 95127.091169
system.switch_cpus.lsq0.loadToUse::230-239 38322.21158200001
system.switch_cpus.lsq0.loadToUse::240-249 49090.145722
system.switch_cpus.lsq0.loadToUse::250-259 62026.60585199999
system.switch_cpus.lsq0.loadToUse::280-289 42731.404854
system.switch_cpus.lsq0.loadToUse::290-299 51706.13149700001
system.switch_cpus.rename.IQFullEvents 4954065.856817
system.switch_cpus.rename.fullRegistersEvents 162266246.045967
system.switch_cpus.rename.vecLookups 152741438.594753
system.tol2bus.transDist::ReadExReq 9008697.365074001
system.tol2bus.transDist::ReadExResp 9008696.717289003
system.l2.demandHits::switch_cpus.data 4201972.739095
system.l2.demandHits::total 4201972.750996999
system.l2.overallHits::switch_cpus.data 4201972.739095
system.l2.overallHits::total 4201972.750996999
system.l2.ReadExReq.hits::switch_cpus.data 4184554.831582
system.l2.ReadExReq.hits::total 4184554.831582
system.l2.ReadSharedReq.hits::switch_cpus.data 17417.907513
system.l2.ReadSharedReq.hits::total 17417.907513
system.l2.tags.ageTaskId_1024::4 2.013542
system.mem_ctrls.rdPerTurnAround::29696-30719 0.993109
system.mem_ctrls.wrPerTurnAround::21 189.823285
system.mem_ctrls.wrPerTurnAround::22 74.350613
system.mem_ctrls.wrPerTurnAround::23 4.790750000000001
system.mem_ctrls.rdPerTurnAround::16 47.95308700000001
system.mem_ctrls.rdPerTurnAround::17 81.04110100000001
system.mem_ctrls.rdPerTurnAround::18 464.45817400000004
system.mem_ctrls.rdPerTurnAround::19 4136.194889000001
system.mem_ctrls.rdPerTurnAround::20 78229.174669
system.mem_ctrls.rdPerTurnAround::21 102130.18837300001
system.mem_ctrls.rdPerTurnAround::22 29711.298047
system.mem_ctrls.rdPerTurnAround::23 28721.316388000007
system.mem_ctrls.rdPerTurnAround::24 26231.742855000004
system.mem_ctrls.rdPerTurnAround::25 8218.205876000002
system.mem_ctrls.rdPerTurnAround::26 9040.239109999999
system.mem_ctrls.rdPerTurnAround::27 389.315391
system.mem_ctrls.rdPerTurnAround::28 119.00516699999999
system.mem_ctrls.rdPerTurnAround::29 47.013639
system.mem_ctrls.rdPerTurnAround::30 2.142098
system.l2.demandMisses::cpu.data 4.276750000000001
system.l2.overallMisses::cpu.data 4.276750000000001
system.l2.demandAccesses::cpu.data 4.276750000000001
system.l2.overallAccesses::cpu.data 4.276750000000001
system.l2.demandMissRate::cpu.data 0.8161510000000001
system.l2.overallMissRate::cpu.data 0.8161510000000001
system.l2.ReadExReq.misses::cpu.data 2.3961630000000005
system.l2.ReadExReq.accesses::cpu.data 2.3961630000000005
system.l2.ReadExReq.missRate::cpu.data 0.759379
system.l2.ReadSharedReq.misses::cpu.data 1.8805870000000002
system.l2.ReadSharedReq.accesses::cpu.data 1.8805870000000002
system.l2.ReadSharedReq.missRate::cpu.data 0.7626560000000001
system.l2.tags.occupancies::cpu.data 0.41139495971000006
system.l2.tags.avgOccs::cpu.data 1.2666459000000001e-05
system.mem_ctrls.dram.bytesRead::cpu.data 273.71200000000005
system.mem_ctrls.dram.numReads::cpu.data 4.276750000000001
system.mem_ctrls.dram.bwRead::cpu.data 12797.96947
system.mem_ctrls.dram.bwTotal::cpu.data 12797.96947
system.mem_ctrls.rdPerTurnAround::15 2.1824520000000005
system.mem_ctrls.rdPerTurnAround::18432-19455 0.000185
system.switch_cpus.nonSpecInstsAdded 0.086395
system.switch_cpus.commit.commitNonSpecStalls 0.0851
system.switch_cpus.fetch.miscStallCycles 0.00185
system.switch_cpus.fetch.pendingTrapStallCycles 0.01036
system.l2.WritebackClean.hits::writebacks 0.019319
system.l2.WritebackClean.hits::total 0.019319
system.l2.WritebackClean.accesses::writebacks 0.019319
system.l2.WritebackClean.accesses::total 0.019319
system.l2.tags.occupancies::writebacks 0.00016001038500000001
system.l2.tags.avgOccs::writebacks 4.81e-09
system.mem_ctrls.rdPerTurnAround::14 0.09400800000000001
system.switch_cpus.squashedNonSpecRemoved 0.001295
system.tol2bus.transDist::WritebackClean 0.019319
system.l2.demandHits::switch_cpus.inst 0.011902000000000001
system.l2.overallHits::switch_cpus.inst 0.011902000000000001
system.l2.ReadCleanReq.hits::switch_cpus.inst 0.011902000000000001
system.l2.ReadCleanReq.hits::total 0.011902000000000001
system.mem_ctrls.rdPerTurnAround::0-131071 101.109654
system.switch_cpus.executeStats0.numVecPredRegReads 0.12984
system.switch_cpus.executeStats0.numVecPredRegWrites 0.045444000000000005
system.switch_cpus.rename.vecPredLookups 0.09088800000000001
system.mem_ctrls.wrPerTurnAround::24 0.036807
CPI 4.406063665770888

Per-Address PND Load Violations:
