<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver ttcps v2_0: xttcps_hw.h File Reference
</title>
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>xttcps_hw.h File Reference</h1><code>#include &quot;xil_types.h&quot;</code><br/>
<code>#include &quot;xil_assert.h&quot;</code><br/>
<code>#include &quot;xil_io.h&quot;</code><br/>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xttcps__hw_8h.html#a3b66142479393f005ea6b6f5eb924ecd">XTTCPS_HW_H</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xttcps__hw_8h.html#a43586f12a9aab60acf515b80f25bc0a6">XTtcPs_ReadReg</a>(BaseAddress, RegOffset)&nbsp;&nbsp;&nbsp;(Xil_In32((BaseAddress) + (RegOffset)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xttcps__hw_8h.html#ae272f5debb32f8d43e5df1e85df75922">XTtcPs_WriteReg</a>(BaseAddress, RegOffset, Data)&nbsp;&nbsp;&nbsp;(Xil_Out32((BaseAddress) + (RegOffset), (Data)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xttcps__hw_8h.html#a85163a69a7f9df09f56528bee3a7a861">XTtcPs_Match_N_Offset</a>(MatchIndex)&nbsp;&nbsp;&nbsp;(XTTCPS_MATCH_0_OFFSET + (12 * (MatchIndex)))</td></tr>
<tr><td colspan="2"><div class="groupHeader">Register Map</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp092729737d14686054aa21531a3582c6"></a> Register offsets from the base address of the device. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xttcps__hw_8h.html#a3dcabe06c5c961d7613cd0d42a6b6e8e">XTTCPS_CLK_CNTRL_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xttcps__hw_8h.html#a5ffa2c9626e069f82893b9411e022744">XTTCPS_CNT_CNTRL_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0000000C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xttcps__hw_8h.html#a5d75d0aff87c36aee0b898282dae8c24">XTTCPS_COUNT_VALUE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000018</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xttcps__hw_8h.html#a3c55063adfc9bfeaf38a1712ab7345e6">XTTCPS_INTERVAL_VAL_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000024</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xttcps__hw_8h.html#a2f72db91933c04a01af506b070b51847">XTTCPS_MATCH_0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000030</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xttcps__hw_8h.html#ab73fbdbe507a47e44388793fc3411a31">XTTCPS_MATCH_1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0000003C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xttcps__hw_8h.html#a9a2228115d5fb78821c859ed72014224">XTTCPS_MATCH_2_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000048</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xttcps__hw_8h.html#adeae55c98cafd198b2afa7d0175f1d15">XTTCPS_ISR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000054</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xttcps__hw_8h.html#a9f30e22f168427395bfe9e6cfeacdce4">XTTCPS_IER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000060</td></tr>
<tr><td colspan="2"><div class="groupHeader">Clock Control Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp6531d239960a55b85f2327d8190f929e"></a> Clock Control Register definitions </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xttcps__hw_8h.html#af88edd6685cf410553a53f457aada794">XTTCPS_CLK_CNTRL_PS_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xttcps__hw_8h.html#a96a6a02566f44a4a2cfc7df72df0b7f5">XTTCPS_CLK_CNTRL_PS_VAL_MASK</a>&nbsp;&nbsp;&nbsp;0x0000001E</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xttcps__hw_8h.html#a07e8e493ecd0674215853210e2371a96">XTTCPS_CLK_CNTRL_PS_VAL_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xttcps__hw_8h.html#adc32c3958d06e5b137993806c2637244">XTTCPS_CLK_CNTRL_PS_DISABLE</a>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xttcps__hw_8h.html#a0ad0d2fc32052665beb38425b8355808">XTTCPS_CLK_CNTRL_SRC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xttcps__hw_8h.html#a29a848536966e6edb1a59971931eb6ef">XTTCPS_CLK_CNTRL_EXT_EDGE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td colspan="2"><div class="groupHeader">Counter Control Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpb13edda123d6052a1eebc9a7528b6d59"></a> Counter Control Register definitions </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xttcps__hw_8h.html#aa6a24e2b904e40bf5e4f6cf184f94b1a">XTTCPS_CNT_CNTRL_DIS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xttcps__hw_8h.html#a47b98db0d18d856c81c04b0e5e49a875">XTTCPS_CNT_CNTRL_INT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xttcps__hw_8h.html#a74e687181d1a3883c83b29bfaf501418">XTTCPS_CNT_CNTRL_DECR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xttcps__hw_8h.html#a0fcc8d087e0c9f3241abc1af5fac18c5">XTTCPS_CNT_CNTRL_MATCH_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xttcps__hw_8h.html#a8a626958a0fe9e03e87b11dcc6fbd270">XTTCPS_CNT_CNTRL_RST_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xttcps__hw_8h.html#af70f141431c9cc3c460f4eca42e8aefb">XTTCPS_CNT_CNTRL_EN_WAVE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xttcps__hw_8h.html#a28cbcfa250bc16b43297a408903156c1">XTTCPS_CNT_CNTRL_POL_WAVE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xttcps__hw_8h.html#ace44171924227dbc5056fbdef14e7ab0">XTTCPS_CNT_CNTRL_RESET_VALUE</a>&nbsp;&nbsp;&nbsp;0x00000021</td></tr>
<tr><td colspan="2"><div class="groupHeader">Current Counter Value Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp12ccac23c2d21fcc702be6eebc99d802"></a> Current Counter Value Register definitions </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xttcps__hw_8h.html#aa0257d9068c3a973050dbc4bc74d13bb">XTTCPS_COUNT_VALUE_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>
<tr><td colspan="2"><div class="groupHeader">Interval Value Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp827891d4a90ddac1ca8fae50f4c3e3c6"></a> Interval Value Register is the maximum value the counter will count up or down to. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xttcps__hw_8h.html#adf5cbda1580ca50f6cbf1d5935c9462e">XTTCPS_INTERVAL_VAL_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>
<tr><td colspan="2"><div class="groupHeader">Match Registers</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp98b0685d22462154b468d9ab1e10ec1a"></a> Definitions for Match registers, each timer counter has three match registers. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xttcps__hw_8h.html#a20dd2f46682a5bb9c981ed460ab223e6">XTTCPS_MATCH_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xttcps__hw_8h.html#a3bdd5da79d4f22d353877b2bd26cd812">XTTCPS_NUM_MATCH_REG</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td colspan="2"><div class="groupHeader">Interrupt Registers</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpb7f2dfe000192c9354c2f2cd581ede41"></a> Following register bit mask is for all interrupt registers. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xttcps__hw_8h.html#ad6a7f6c0d9e3102383bb507f039fc155">XTTCPS_IXR_INTERVAL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xttcps__hw_8h.html#a4eca7b067508c34c19d50d6ad3b49aae">XTTCPS_IXR_MATCH_0_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xttcps__hw_8h.html#af4e6314712e430e9c137ec68025a57d7">XTTCPS_IXR_MATCH_1_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xttcps__hw_8h.html#ab61357b4c938288f51da57d228ecbece">XTTCPS_IXR_MATCH_2_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xttcps__hw_8h.html#a747415f67bf02a86b7c36d72a4ec3f2b">XTTCPS_IXR_CNT_OVR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xttcps__hw_8h.html#a5958a45b189301b731803a4368b2d799">XTTCPS_IXR_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0x0000001F</td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>This file defines the hardware interface to one of the three timer counters in the Ps block.</p>
<pre>
 MODIFICATION HISTORY:</pre><pre> Ver   Who    Date     Changes
 ----- ------ -------- -------------------------------------------------
 1.00a drg/jz 01/21/10 First release</pre><pre> </pre> <hr/><h2>Define Documentation</h2>
<a class="anchor" id="a29a848536966e6edb1a59971931eb6ef"></a><!-- doxytag: member="xttcps_hw.h::XTTCPS_CLK_CNTRL_EXT_EDGE_MASK" ref="a29a848536966e6edb1a59971931eb6ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTTCPS_CLK_CNTRL_EXT_EDGE_MASK&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>External Clock edge </p>

</div>
</div>
<a class="anchor" id="a3dcabe06c5c961d7613cd0d42a6b6e8e"></a><!-- doxytag: member="xttcps_hw.h::XTTCPS_CLK_CNTRL_OFFSET" ref="a3dcabe06c5c961d7613cd0d42a6b6e8e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTTCPS_CLK_CNTRL_OFFSET&nbsp;&nbsp;&nbsp;0x00000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clock Control Register </p>

</div>
</div>
<a class="anchor" id="adc32c3958d06e5b137993806c2637244"></a><!-- doxytag: member="xttcps_hw.h::XTTCPS_CLK_CNTRL_PS_DISABLE" ref="adc32c3958d06e5b137993806c2637244" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTTCPS_CLK_CNTRL_PS_DISABLE&nbsp;&nbsp;&nbsp;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Prescale disable </p>

</div>
</div>
<a class="anchor" id="af88edd6685cf410553a53f457aada794"></a><!-- doxytag: member="xttcps_hw.h::XTTCPS_CLK_CNTRL_PS_EN_MASK" ref="af88edd6685cf410553a53f457aada794" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTTCPS_CLK_CNTRL_PS_EN_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Prescale enable </p>

</div>
</div>
<a class="anchor" id="a96a6a02566f44a4a2cfc7df72df0b7f5"></a><!-- doxytag: member="xttcps_hw.h::XTTCPS_CLK_CNTRL_PS_VAL_MASK" ref="a96a6a02566f44a4a2cfc7df72df0b7f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTTCPS_CLK_CNTRL_PS_VAL_MASK&nbsp;&nbsp;&nbsp;0x0000001E</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Prescale value </p>

</div>
</div>
<a class="anchor" id="a07e8e493ecd0674215853210e2371a96"></a><!-- doxytag: member="xttcps_hw.h::XTTCPS_CLK_CNTRL_PS_VAL_SHIFT" ref="a07e8e493ecd0674215853210e2371a96" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTTCPS_CLK_CNTRL_PS_VAL_SHIFT&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Prescale shift </p>

</div>
</div>
<a class="anchor" id="a0ad0d2fc32052665beb38425b8355808"></a><!-- doxytag: member="xttcps_hw.h::XTTCPS_CLK_CNTRL_SRC_MASK" ref="a0ad0d2fc32052665beb38425b8355808" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTTCPS_CLK_CNTRL_SRC_MASK&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clock source </p>

</div>
</div>
<a class="anchor" id="a74e687181d1a3883c83b29bfaf501418"></a><!-- doxytag: member="xttcps_hw.h::XTTCPS_CNT_CNTRL_DECR_MASK" ref="a74e687181d1a3883c83b29bfaf501418" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTTCPS_CNT_CNTRL_DECR_MASK&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Decrement mode </p>

</div>
</div>
<a class="anchor" id="aa6a24e2b904e40bf5e4f6cf184f94b1a"></a><!-- doxytag: member="xttcps_hw.h::XTTCPS_CNT_CNTRL_DIS_MASK" ref="aa6a24e2b904e40bf5e4f6cf184f94b1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTTCPS_CNT_CNTRL_DIS_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Disable the counter </p>

</div>
</div>
<a class="anchor" id="af70f141431c9cc3c460f4eca42e8aefb"></a><!-- doxytag: member="xttcps_hw.h::XTTCPS_CNT_CNTRL_EN_WAVE_MASK" ref="af70f141431c9cc3c460f4eca42e8aefb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTTCPS_CNT_CNTRL_EN_WAVE_MASK&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enable waveform </p>

</div>
</div>
<a class="anchor" id="a47b98db0d18d856c81c04b0e5e49a875"></a><!-- doxytag: member="xttcps_hw.h::XTTCPS_CNT_CNTRL_INT_MASK" ref="a47b98db0d18d856c81c04b0e5e49a875" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTTCPS_CNT_CNTRL_INT_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interval mode </p>

</div>
</div>
<a class="anchor" id="a0fcc8d087e0c9f3241abc1af5fac18c5"></a><!-- doxytag: member="xttcps_hw.h::XTTCPS_CNT_CNTRL_MATCH_MASK" ref="a0fcc8d087e0c9f3241abc1af5fac18c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTTCPS_CNT_CNTRL_MATCH_MASK&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Match mode </p>

</div>
</div>
<a class="anchor" id="a5ffa2c9626e069f82893b9411e022744"></a><!-- doxytag: member="xttcps_hw.h::XTTCPS_CNT_CNTRL_OFFSET" ref="a5ffa2c9626e069f82893b9411e022744" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTTCPS_CNT_CNTRL_OFFSET&nbsp;&nbsp;&nbsp;0x0000000C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Counter Control Register </p>

</div>
</div>
<a class="anchor" id="a28cbcfa250bc16b43297a408903156c1"></a><!-- doxytag: member="xttcps_hw.h::XTTCPS_CNT_CNTRL_POL_WAVE_MASK" ref="a28cbcfa250bc16b43297a408903156c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTTCPS_CNT_CNTRL_POL_WAVE_MASK&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Waveform polarity </p>

</div>
</div>
<a class="anchor" id="ace44171924227dbc5056fbdef14e7ab0"></a><!-- doxytag: member="xttcps_hw.h::XTTCPS_CNT_CNTRL_RESET_VALUE" ref="ace44171924227dbc5056fbdef14e7ab0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTTCPS_CNT_CNTRL_RESET_VALUE&nbsp;&nbsp;&nbsp;0x00000021</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reset value </p>

</div>
</div>
<a class="anchor" id="a8a626958a0fe9e03e87b11dcc6fbd270"></a><!-- doxytag: member="xttcps_hw.h::XTTCPS_CNT_CNTRL_RST_MASK" ref="a8a626958a0fe9e03e87b11dcc6fbd270" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTTCPS_CNT_CNTRL_RST_MASK&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reset counter </p>

</div>
</div>
<a class="anchor" id="aa0257d9068c3a973050dbc4bc74d13bb"></a><!-- doxytag: member="xttcps_hw.h::XTTCPS_COUNT_VALUE_MASK" ref="aa0257d9068c3a973050dbc4bc74d13bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTTCPS_COUNT_VALUE_MASK&nbsp;&nbsp;&nbsp;0x0000FFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>16-bit counter value </p>

</div>
</div>
<a class="anchor" id="a5d75d0aff87c36aee0b898282dae8c24"></a><!-- doxytag: member="xttcps_hw.h::XTTCPS_COUNT_VALUE_OFFSET" ref="a5d75d0aff87c36aee0b898282dae8c24" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTTCPS_COUNT_VALUE_OFFSET&nbsp;&nbsp;&nbsp;0x00000018</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Current Counter Value </p>

</div>
</div>
<a class="anchor" id="a3b66142479393f005ea6b6f5eb924ecd"></a><!-- doxytag: member="xttcps_hw.h::XTTCPS_HW_H" ref="a3b66142479393f005ea6b6f5eb924ecd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTTCPS_HW_H</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9f30e22f168427395bfe9e6cfeacdce4"></a><!-- doxytag: member="xttcps_hw.h::XTTCPS_IER_OFFSET" ref="a9f30e22f168427395bfe9e6cfeacdce4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTTCPS_IER_OFFSET&nbsp;&nbsp;&nbsp;0x00000060</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Enable Register </p>

</div>
</div>
<a class="anchor" id="adf5cbda1580ca50f6cbf1d5935c9462e"></a><!-- doxytag: member="xttcps_hw.h::XTTCPS_INTERVAL_VAL_MASK" ref="adf5cbda1580ca50f6cbf1d5935c9462e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTTCPS_INTERVAL_VAL_MASK&nbsp;&nbsp;&nbsp;0x0000FFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>16-bit Interval value </p>

</div>
</div>
<a class="anchor" id="a3c55063adfc9bfeaf38a1712ab7345e6"></a><!-- doxytag: member="xttcps_hw.h::XTTCPS_INTERVAL_VAL_OFFSET" ref="a3c55063adfc9bfeaf38a1712ab7345e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTTCPS_INTERVAL_VAL_OFFSET&nbsp;&nbsp;&nbsp;0x00000024</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interval Count Value </p>

</div>
</div>
<a class="anchor" id="adeae55c98cafd198b2afa7d0175f1d15"></a><!-- doxytag: member="xttcps_hw.h::XTTCPS_ISR_OFFSET" ref="adeae55c98cafd198b2afa7d0175f1d15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTTCPS_ISR_OFFSET&nbsp;&nbsp;&nbsp;0x00000054</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Status Register </p>

</div>
</div>
<a class="anchor" id="a5958a45b189301b731803a4368b2d799"></a><!-- doxytag: member="xttcps_hw.h::XTTCPS_IXR_ALL_MASK" ref="a5958a45b189301b731803a4368b2d799" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTTCPS_IXR_ALL_MASK&nbsp;&nbsp;&nbsp;0x0000001F</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>All valid Interrupts </p>

</div>
</div>
<a class="anchor" id="a747415f67bf02a86b7c36d72a4ec3f2b"></a><!-- doxytag: member="xttcps_hw.h::XTTCPS_IXR_CNT_OVR_MASK" ref="a747415f67bf02a86b7c36d72a4ec3f2b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTTCPS_IXR_CNT_OVR_MASK&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Counter Overflow </p>

</div>
</div>
<a class="anchor" id="ad6a7f6c0d9e3102383bb507f039fc155"></a><!-- doxytag: member="xttcps_hw.h::XTTCPS_IXR_INTERVAL_MASK" ref="ad6a7f6c0d9e3102383bb507f039fc155" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTTCPS_IXR_INTERVAL_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interval Interrupt </p>

</div>
</div>
<a class="anchor" id="a4eca7b067508c34c19d50d6ad3b49aae"></a><!-- doxytag: member="xttcps_hw.h::XTTCPS_IXR_MATCH_0_MASK" ref="a4eca7b067508c34c19d50d6ad3b49aae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTTCPS_IXR_MATCH_0_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Match 1 Interrupt </p>

</div>
</div>
<a class="anchor" id="af4e6314712e430e9c137ec68025a57d7"></a><!-- doxytag: member="xttcps_hw.h::XTTCPS_IXR_MATCH_1_MASK" ref="af4e6314712e430e9c137ec68025a57d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTTCPS_IXR_MATCH_1_MASK&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Match 2 Interrupt </p>

</div>
</div>
<a class="anchor" id="ab61357b4c938288f51da57d228ecbece"></a><!-- doxytag: member="xttcps_hw.h::XTTCPS_IXR_MATCH_2_MASK" ref="ab61357b4c938288f51da57d228ecbece" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTTCPS_IXR_MATCH_2_MASK&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Match 3 Interrupt </p>

</div>
</div>
<a class="anchor" id="a2f72db91933c04a01af506b070b51847"></a><!-- doxytag: member="xttcps_hw.h::XTTCPS_MATCH_0_OFFSET" ref="a2f72db91933c04a01af506b070b51847" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTTCPS_MATCH_0_OFFSET&nbsp;&nbsp;&nbsp;0x00000030</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Match 1 value </p>

</div>
</div>
<a class="anchor" id="ab73fbdbe507a47e44388793fc3411a31"></a><!-- doxytag: member="xttcps_hw.h::XTTCPS_MATCH_1_OFFSET" ref="ab73fbdbe507a47e44388793fc3411a31" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTTCPS_MATCH_1_OFFSET&nbsp;&nbsp;&nbsp;0x0000003C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Match 2 value </p>

</div>
</div>
<a class="anchor" id="a9a2228115d5fb78821c859ed72014224"></a><!-- doxytag: member="xttcps_hw.h::XTTCPS_MATCH_2_OFFSET" ref="a9a2228115d5fb78821c859ed72014224" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTTCPS_MATCH_2_OFFSET&nbsp;&nbsp;&nbsp;0x00000048</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Match 3 value </p>

</div>
</div>
<a class="anchor" id="a20dd2f46682a5bb9c981ed460ab223e6"></a><!-- doxytag: member="xttcps_hw.h::XTTCPS_MATCH_MASK" ref="a20dd2f46682a5bb9c981ed460ab223e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTTCPS_MATCH_MASK&nbsp;&nbsp;&nbsp;0x0000FFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>16-bit Match value </p>

</div>
</div>
<a class="anchor" id="a85163a69a7f9df09f56528bee3a7a861"></a><!-- doxytag: member="xttcps_hw.h::XTtcPs_Match_N_Offset" ref="a85163a69a7f9df09f56528bee3a7a861" args="(MatchIndex)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTtcPs_Match_N_Offset</td>
          <td>(</td>
          <td class="paramtype">MatchIndex&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(XTTCPS_MATCH_0_OFFSET + (12 * (MatchIndex)))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Calculate a match register offset using the Match Register index.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>MatchIndex</em>&nbsp;</td><td>is the 0-2 value of the match register</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>MATCH_N_OFFSET.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: u32 <a class="el" href="xttcps__hw_8h.html#a85163a69a7f9df09f56528bee3a7a861">XTtcPs_Match_N_Offset(u8 MatchIndex)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="a3bdd5da79d4f22d353877b2bd26cd812"></a><!-- doxytag: member="xttcps_hw.h::XTTCPS_NUM_MATCH_REG" ref="a3bdd5da79d4f22d353877b2bd26cd812" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTTCPS_NUM_MATCH_REG&nbsp;&nbsp;&nbsp;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Num of Match reg </p>

</div>
</div>
<a class="anchor" id="a43586f12a9aab60acf515b80f25bc0a6"></a><!-- doxytag: member="xttcps_hw.h::XTtcPs_ReadReg" ref="a43586f12a9aab60acf515b80f25bc0a6" args="(BaseAddress, RegOffset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTtcPs_ReadReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(Xil_In32((BaseAddress) + (RegOffset)))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read the given Timer Counter register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the timer counter device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset to be read</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>The 32-bit value of the register</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: u32 <a class="el" href="xttcps__hw_8h.html#a43586f12a9aab60acf515b80f25bc0a6">XTtcPs_ReadReg(u32 BaseAddress, u32 RegOffset)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="ae272f5debb32f8d43e5df1e85df75922"></a><!-- doxytag: member="xttcps_hw.h::XTtcPs_WriteReg" ref="ae272f5debb32f8d43e5df1e85df75922" args="(BaseAddress, RegOffset, Data)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTtcPs_WriteReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Data&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(Xil_Out32((BaseAddress) + (RegOffset), (Data)))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write the given Timer Counter register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the timer counter device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset to be written </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Data</em>&nbsp;</td><td>is the 32-bit value to write to the register</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: void XTtcPs_WriteReg(<a class="el" href="struct_x_ttc_ps.html">XTtcPs</a> BaseAddress, u32 RegOffset, u32 Data) </dd></dl>

</div>
</div>
</div>
<p class="Copyright">
Copyright &copy; 1995-2014 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>
