EESchema Schematic File Version 4
LIBS:synth-wavetable-cache
EELAYER 26 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 7
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 3600 3500 1400 2200
U 5DDBDEEA
F0 "Control" 50
F1 "control-mcu.sch" 50
F2 "UART_TX" O R 5000 4050 50 
F3 "UART_RX" I R 5000 4150 50 
F4 "osc1_tune" I L 3600 3550 50 
F5 "osc1_waveshape" I L 3600 3650 50 
F6 "osc2_tune" I L 3600 3750 50 
F7 "osc2_waveshape" I L 3600 3850 50 
F8 "attack" I L 3600 3950 50 
F9 "decay" I L 3600 4050 50 
F10 "sustain" I L 3600 4150 50 
F11 "release" I L 3600 4250 50 
F12 "lfo_rate" I L 3600 4350 50 
F13 "lfo_depth" I L 3600 4450 50 
F14 "global_lfo_rate" I L 3600 4550 50 
F15 "global_lfo_depth" I L 3600 4650 50 
F16 "FREQ_CTRL" B R 5000 4750 50 
F17 "mod1" B L 3600 4750 50 
F18 "mod2" B L 3600 4850 50 
F19 "mod3" B L 3600 4950 50 
F20 "mod4" B L 3600 5050 50 
F21 "mod5" B L 3600 5150 50 
F22 "mod6" B L 3600 5250 50 
F23 "mod7" B L 3600 5350 50 
F24 "mod8" B L 3600 5450 50 
$EndSheet
$Sheet
S 5200 3500 1350 1400
U 5DDC7BB6
F0 "Audio Engine" 50
F1 "audio-engine.sch" 50
F2 "PDN" B R 6550 3700 50 
F3 "I2S_BCLK" B R 6550 3800 50 
F4 "I2S_SDA" B R 6550 3900 50 
F5 "I2S_LRCLK" B R 6550 4000 50 
F6 "I2S_WCLK" B R 6550 4100 50 
F7 "CSN" B R 6550 4200 50 
F8 "I2C_SCL" B R 6550 4300 50 
F9 "I2C_SDA" B R 6550 4400 50 
F10 "DIF0" B R 6550 4500 50 
F11 "DIF1" B R 6550 4600 50 
F12 "DIF2" B R 6550 4700 50 
F13 "MCLK" B R 6550 3600 50 
F14 "CAD1" B R 6550 4800 50 
F15 "UART_TX" O L 5200 4150 50 
F16 "UART_RX" I L 5200 4050 50 
$EndSheet
$Sheet
S 8750 3500 1350 1400
U 5DDC7E61
F0 "Filter" 50
F1 "filter.sch" 50
F2 "AOUT_L" I L 8750 4050 50 
F3 "AOUT_R" I L 8750 4150 50 
F4 "FREQ_CTRL" I L 8750 4650 50 
F5 "filter_freq" B L 8750 4750 50 
F6 "filter_resonance" B L 8750 4850 50 
$EndSheet
$Sheet
S 900  900  1200 850 
U 5DDC7F6C
F0 "Power" 50
F1 "power.sch" 50
$EndSheet
$Sheet
S 6750 3500 1350 1400
U 5DD9C8DD
F0 "DAC" 50
F1 "dac.sch" 50
F2 "MCLK" B L 6750 3600 50 
F3 "PDN" B L 6750 3700 50 
F4 "I2S_BCLK" B L 6750 3800 50 
F5 "I2S_SDA" B L 6750 3900 50 
F6 "I2S_LRCLK" B L 6750 4000 50 
F7 "I2S_WCLK" B L 6750 4100 50 
F8 "CSN" B L 6750 4200 50 
F9 "I2C_SCL" B L 6750 4300 50 
F10 "I2C_SDA" B L 6750 4400 50 
F11 "DIF0" B L 6750 4500 50 
F12 "DIF1" B L 6750 4600 50 
F13 "DIF2" B L 6750 4700 50 
F14 "CAD1" B L 6750 4800 50 
F15 "AOUT_L" O R 8100 4050 50 
F16 "AOUT_R" O R 8100 4150 50 
$EndSheet
Wire Wire Line
	6550 3600 6750 3600
Wire Wire Line
	6750 3700 6550 3700
Wire Wire Line
	6550 3800 6750 3800
Wire Wire Line
	6750 3900 6550 3900
Wire Wire Line
	6550 4000 6750 4000
Wire Wire Line
	6750 4100 6550 4100
Wire Wire Line
	6550 4200 6750 4200
Wire Wire Line
	6750 4300 6550 4300
Wire Wire Line
	6550 4400 6750 4400
Wire Wire Line
	6750 4500 6550 4500
Wire Wire Line
	6550 4600 6750 4600
Wire Wire Line
	6750 4700 6550 4700
Wire Wire Line
	6550 4800 6750 4800
Wire Wire Line
	8100 4050 8750 4050
Wire Wire Line
	8100 4150 8750 4150
Wire Wire Line
	4950 4150 5200 4150
Wire Wire Line
	5200 4050 4950 4050
$Sheet
S 1850 3500 1350 2550
U 5DDCA8E8
F0 "Connectors" 50
F1 "connectors.sch" 50
F2 "osc1_tune" O R 3200 3550 50 
F3 "osc1_waveshape" O R 3200 3650 50 
F4 "osc2_tune" O R 3200 3750 50 
F5 "osc2_waveshape" O R 3200 3850 50 
F6 "attack" O R 3200 3950 50 
F7 "decay" O R 3200 4050 50 
F8 "sustain" O R 3200 4150 50 
F9 "release" O R 3200 4250 50 
F10 "lfo_rate" O R 3200 4350 50 
F11 "lfo_depth" O R 3200 4450 50 
F12 "global_lfo_rate" O R 3200 4550 50 
F13 "global_lfo_depth" O R 3200 4650 50 
F14 "filter_freq" B R 3200 5800 50 
F15 "filter_resonance" B R 3200 5900 50 
F16 "mod1" B R 3200 4750 50 
F17 "mod2" B R 3200 4850 50 
F18 "mod3" B R 3200 4950 50 
F19 "mod4" B R 3200 5050 50 
F20 "mod5" B R 3200 5150 50 
F21 "mod6" B R 3200 5250 50 
F22 "mod7" B R 3200 5350 50 
F23 "mod8" B R 3200 5450 50 
$EndSheet
Wire Wire Line
	3200 3550 3600 3550
Wire Wire Line
	3200 3650 3600 3650
Wire Wire Line
	3200 3750 3600 3750
Wire Wire Line
	3200 3850 3600 3850
Wire Wire Line
	3200 3950 3600 3950
Wire Wire Line
	3200 4050 3600 4050
Wire Wire Line
	3200 4150 3600 4150
Wire Wire Line
	3200 4250 3600 4250
Wire Wire Line
	3200 4350 3600 4350
Wire Wire Line
	3200 4450 3600 4450
Wire Wire Line
	3200 4550 3600 4550
Wire Wire Line
	3200 4650 3600 4650
Wire Wire Line
	8400 5800 8400 4750
Wire Wire Line
	8400 4750 8750 4750
Wire Wire Line
	8500 5900 8500 4850
Wire Wire Line
	8500 4850 8750 4850
Wire Wire Line
	4950 4750 5050 4750
Wire Wire Line
	5050 4750 5050 5100
Wire Wire Line
	5050 5100 8300 5100
Wire Wire Line
	8300 5100 8300 4650
Wire Wire Line
	8300 4650 8750 4650
Wire Wire Line
	3200 5900 8500 5900
Wire Wire Line
	3200 5800 8400 5800
Wire Wire Line
	3200 4750 3600 4750
Wire Wire Line
	3600 4850 3200 4850
Wire Wire Line
	3200 4950 3600 4950
Wire Wire Line
	3600 5050 3200 5050
Wire Wire Line
	3200 5150 3600 5150
Wire Wire Line
	3600 5250 3200 5250
Wire Wire Line
	3200 5350 3600 5350
Wire Wire Line
	3600 5450 3200 5450
$EndSCHEMATC
