{"additions": 18128, "auther_ref": "master", "auther_sha": "d3707bf60aeafeb45542b7806b17d68222313f79", "author": "jbsauvan", "body": "Adding json file containing all the hardware connections between HGCal modules, lpGBT links and backend FPGAs.", "branch": "master", "changed_files": 1, "closed_at": "1628405383", "comments": 3, "commits": 1, "created_at": "1627042998", "deletions": 0, "labels": ["pending-signatures", "externals-pending", "tests-pending", "orp-approved", "l1-pending", "upgrade-pending"], "merge_commit_sha": "941eecc1de0c7a10e72a2fde764d4cac1284f47f", "merged_at": "1628405383", "merged_by": "cmsbuild", "number": 22, "release-notes": [], "review_comments": 0, "state": "closed", "title": "Add information on links and backend FPGA mappings", "updated_at": "1628405383", "user": "jbsauvan"}