#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Sep  4 12:13:43 2023
# Process ID: 10780
# Current directory: D:/vivado_projects/display_7seg
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17632 D:\vivado_projects\display_7seg\display_7seg.xpr
# Log file: D:/vivado_projects/display_7seg/vivado.log
# Journal file: D:/vivado_projects/display_7seg\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivado_projects/display_7seg/display_7seg.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx_Vivado_SDK_2017.4_1216_1/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/vivado_projects/display_7seg/display_7seg.srcs/constrs_1/new/display_7seg.xdc]
Finished Parsing XDC File [D:/vivado_projects/display_7seg/display_7seg.srcs/constrs_1/new/display_7seg.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1422.141 ; gain = 459.836
set_property target_constrs_file D:/vivado_projects/display_7seg/display_7seg.srcs/constrs_1/new/display_7seg.xdc [current_fileset -constrset]
INFO: [Timing 38-35] Done setting XDC timing constraints.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep  5 01:02:27 2023...
