# =======================================================
# XDL REPORT MODE $Revision: 1.8 $
# time: Sat Jan 30 18:01:58 2016
# cmd: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\xdl.exe -report xc6vlx75tff484-3 xc6vlx75tff484-3.xdl
# =======================================================
(xdl_resource_report v0.2 xc6vlx75tff484-3 virtex6
# **************************************************************************
# *                                                                        *
# * Tile Resources                                                         *
# *                                                                        *
# **************************************************************************
(tiles 127 179
	(tile 0 0 NULL_X0Y126 NULL 0
	)
	(tile 0 1 NULL_X1Y126 NULL 0
	)
	(tile 0 2 NULL_X2Y126 NULL 0
	)
	(tile 0 3 T_TERM_INT_X0Y119 T_TERM_INT 0
	)
	(tile 0 4 IOI_L_INT_INTERFACE_TERM_X0Y119 IOI_L_INT_INTERFACE_TERM 0
	)
	(tile 0 5 NULL_X5Y126 NULL 0
	)
	(tile 0 6 T_TERM_INT_X1Y119 T_TERM_INT 0
	)
	(tile 0 7 NULL_X7Y126 NULL 0
	)
	(tile 0 8 T_TERM_INT_X2Y119 T_TERM_INT 0
	)
	(tile 0 9 NULL_X9Y126 NULL 0
	)
	(tile 0 10 T_TERM_INT_X3Y119 T_TERM_INT 0
	)
	(tile 0 11 NULL_X11Y126 NULL 0
	)
	(tile 0 12 T_TERM_INT_X4Y119 T_TERM_INT 0
	)
	(tile 0 13 NULL_X13Y126 NULL 0
	)
	(tile 0 14 T_TERM_INT_X5Y119 T_TERM_INT 0
	)
	(tile 0 15 INT_INTERFACE_TERM_X5Y119 INT_INTERFACE_TERM 0
	)
	(tile 0 16 NULL_X16Y126 NULL 0
	)
	(tile 0 17 T_TERM_INT_X6Y119 T_TERM_INT 0
	)
	(tile 0 18 NULL_X18Y126 NULL 0
	)
	(tile 0 19 T_TERM_INT_X7Y119 T_TERM_INT 0
	)
	(tile 0 20 NULL_X20Y126 NULL 0
	)
	(tile 0 21 NULL_X21Y126 NULL 0
	)
	(tile 0 22 T_TERM_INT_X8Y119 T_TERM_INT 0
	)
	(tile 0 23 INT_INTERFACE_TERM_X8Y119 INT_INTERFACE_TERM 0
	)
	(tile 0 24 T_TERM_DSP_X8Y119 T_TERM_DSP 0
	)
	(tile 0 25 T_TERM_INT_X9Y119 T_TERM_INT 0
	)
	(tile 0 26 NULL_X26Y126 NULL 0
	)
	(tile 0 27 T_TERM_INT_X10Y119 T_TERM_INT 0
	)
	(tile 0 28 NULL_X28Y126 NULL 0
	)
	(tile 0 29 T_TERM_INT_X11Y119 T_TERM_INT 0
	)
	(tile 0 30 NULL_X30Y126 NULL 0
	)
	(tile 0 31 T_TERM_INT_X12Y119 T_TERM_INT 0
	)
	(tile 0 32 NULL_X32Y126 NULL 0
	)
	(tile 0 33 NULL_X33Y126 NULL 0
	)
	(tile 0 34 T_TERM_INT_X13Y119 T_TERM_INT 0
	)
	(tile 0 35 INT_INTERFACE_TERM_X13Y119 INT_INTERFACE_TERM 0
	)
	(tile 0 36 T_TERM_DSP_X13Y119 T_TERM_DSP 0
	)
	(tile 0 37 T_TERM_INT_X14Y119 T_TERM_INT 0
	)
	(tile 0 38 NULL_X38Y126 NULL 0
	)
	(tile 0 39 T_TERM_INT_X15Y119 T_TERM_INT 0
	)
	(tile 0 40 NULL_X40Y126 NULL 0
	)
	(tile 0 41 T_TERM_INT_X16Y119 T_TERM_INT 0
	)
	(tile 0 42 INT_INTERFACE_TERM_X16Y119 INT_INTERFACE_TERM 0
	)
	(tile 0 43 NULL_X43Y126 NULL 0
	)
	(tile 0 44 T_TERM_INT_X17Y119 T_TERM_INT 0
	)
	(tile 0 45 NULL_X45Y126 NULL 0
	)
	(tile 0 46 T_TERM_INT_X18Y119 T_TERM_INT 0
	)
	(tile 0 47 NULL_X47Y126 NULL 0
	)
	(tile 0 48 NULL_X48Y126 NULL 0
	)
	(tile 0 49 T_TERM_INT_X19Y119 T_TERM_INT 0
	)
	(tile 0 50 INT_INTERFACE_TERM_X19Y119 INT_INTERFACE_TERM 0
	)
	(tile 0 51 T_TERM_DSP_X19Y119 T_TERM_DSP 0
	)
	(tile 0 52 T_TERM_INT_X20Y119 T_TERM_INT 0
	)
	(tile 0 53 NULL_X53Y126 NULL 0
	)
	(tile 0 54 T_TERM_INT_X21Y119 T_TERM_INT 0
	)
	(tile 0 55 NULL_X55Y126 NULL 0
	)
	(tile 0 56 T_TERM_INT_X22Y119 T_TERM_INT 0
	)
	(tile 0 57 INT_INTERFACE_TERM_X22Y119 INT_INTERFACE_TERM 0
	)
	(tile 0 58 NULL_X58Y126 NULL 0
	)
	(tile 0 59 T_TERM_INT_X23Y119 T_TERM_INT 0
	)
	(tile 0 60 NULL_X60Y126 NULL 0
	)
	(tile 0 61 T_TERM_INT_X24Y119 T_TERM_INT 0
	)
	(tile 0 62 NULL_X62Y126 NULL 0
	)
	(tile 0 63 NULL_X63Y126 NULL 0
	)
	(tile 0 64 NULL_X64Y126 NULL 0
	)
	(tile 0 65 NULL_X65Y126 NULL 0
	)
	(tile 0 66 T_TERM_INT_X25Y119 T_TERM_INT 0
	)
	(tile 0 67 IOI_L_INT_INTERFACE_TERM_X25Y119 IOI_L_INT_INTERFACE_TERM 0
	)
	(tile 0 68 NULL_X68Y126 NULL 0
	)
	(tile 0 69 T_TERM_INT_X26Y119 T_TERM_INT 0
	)
	(tile 0 70 NULL_X70Y126 NULL 0
	)
	(tile 0 71 T_TERM_INT_X27Y119 T_TERM_INT 0
	)
	(tile 0 72 NULL_X72Y126 NULL 0
	)
	(tile 0 73 T_TERM_INT_X28Y119 T_TERM_INT 0
	)
	(tile 0 74 NULL_X74Y126 NULL 0
	)
	(tile 0 75 T_TERM_INT_X29Y119 T_TERM_INT 0
	)
	(tile 0 76 NULL_X76Y126 NULL 0
	)
	(tile 0 77 NULL_X77Y126 NULL 0
	)
	(tile 0 78 T_TERM_INT_X30Y119 T_TERM_INT 0
	)
	(tile 0 79 NULL_X79Y126 NULL 0
	)
	(tile 0 80 T_TERM_INT_X31Y119 T_TERM_INT 0
	)
	(tile 0 81 NULL_X81Y126 NULL 0
	)
	(tile 0 82 T_TERM_INT_X32Y119 T_TERM_INT 0
	)
	(tile 0 83 NULL_X83Y126 NULL 0
	)
	(tile 0 84 T_TERM_INT_X33Y119 T_TERM_INT 0
	)
	(tile 0 85 NULL_X85Y126 NULL 0
	)
	(tile 0 86 T_TERM_INT_X34Y119 T_TERM_INT 0
	)
	(tile 0 87 NULL_X87Y126 NULL 0
	)
	(tile 0 88 T_TERM_INT_X35Y119 T_TERM_INT 0
	)
	(tile 0 89 NULL_X89Y126 NULL 0
	)
	(tile 0 90 NULL_X90Y126 NULL 0
	)
	(tile 0 91 T_TERM_INT_X36Y119 T_TERM_INT 0
	)
	(tile 0 92 INT_INTERFACE_TERM_X36Y119 INT_INTERFACE_TERM 0
	)
	(tile 0 93 NULL_X93Y126 NULL 0
	)
	(tile 0 94 T_TERM_INT_X37Y119 T_TERM_INT 0
	)
	(tile 0 95 NULL_X95Y126 NULL 0
	)
	(tile 0 96 T_TERM_INT_X38Y119 T_TERM_INT 0
	)
	(tile 0 97 NULL_X97Y126 NULL 0
	)
	(tile 0 98 T_TERM_INT_X39Y119 T_TERM_INT 0
	)
	(tile 0 99 NULL_X99Y126 NULL 0
	)
	(tile 0 100 T_TERM_INT_X40Y119 T_TERM_INT 0
	)
	(tile 0 101 NULL_X101Y126 NULL 0
	)
	(tile 0 102 NULL_X102Y126 NULL 0
	)
	(tile 0 103 T_TERM_INT_X41Y119 T_TERM_INT 0
	)
	(tile 0 104 INT_INTERFACE_TERM_X41Y119 INT_INTERFACE_TERM 0
	)
	(tile 0 105 NULL_X105Y126 NULL 0
	)
	(tile 0 106 NULL_X106Y126 NULL 0
	)
	(tile 0 107 NULL_X107Y126 NULL 0
	)
	(tile 0 108 T_TERM_INT_X42Y119 T_TERM_INT 0
	)
	(tile 0 109 NULL_X109Y126 NULL 0
	)
	(tile 0 110 T_TERM_INT_X43Y119 T_TERM_INT 0
	)
	(tile 0 111 NULL_X111Y126 NULL 0
	)
	(tile 0 112 T_TERM_INT_X44Y119 T_TERM_INT 0
	)
	(tile 0 113 INT_INTERFACE_TERM_X44Y119 INT_INTERFACE_TERM 0
	)
	(tile 0 114 NULL_X114Y126 NULL 0
	)
	(tile 0 115 T_TERM_INT_X45Y119 T_TERM_INT 0
	)
	(tile 0 116 NULL_X116Y126 NULL 0
	)
	(tile 0 117 T_TERM_INT_X46Y119 T_TERM_INT 0
	)
	(tile 0 118 NULL_X118Y126 NULL 0
	)
	(tile 0 119 T_TERM_INT_X47Y119 T_TERM_INT 0
	)
	(tile 0 120 INT_INTERFACE_TERM_X47Y119 INT_INTERFACE_TERM 0
	)
	(tile 0 121 T_TERM_DSP_X47Y119 T_TERM_DSP 0
	)
	(tile 0 122 NULL_X122Y126 NULL 0
	)
	(tile 0 123 T_TERM_INT_X48Y119 T_TERM_INT 0
	)
	(tile 0 124 NULL_X124Y126 NULL 0
	)
	(tile 0 125 T_TERM_INT_X49Y119 T_TERM_INT 0
	)
	(tile 0 126 NULL_X126Y126 NULL 0
	)
	(tile 0 127 T_TERM_INT_X50Y119 T_TERM_INT 0
	)
	(tile 0 128 INT_INTERFACE_TERM_X50Y119 INT_INTERFACE_TERM 0
	)
	(tile 0 129 NULL_X129Y126 NULL 0
	)
	(tile 0 130 T_TERM_INT_X51Y119 T_TERM_INT 0
	)
	(tile 0 131 NULL_X131Y126 NULL 0
	)
	(tile 0 132 T_TERM_INT_X52Y119 T_TERM_INT 0
	)
	(tile 0 133 NULL_X133Y126 NULL 0
	)
	(tile 0 134 T_TERM_INT_X53Y119 T_TERM_INT 0
	)
	(tile 0 135 INT_INTERFACE_TERM_X53Y119 INT_INTERFACE_TERM 0
	)
	(tile 0 136 T_TERM_DSP_X53Y119 T_TERM_DSP 0
	)
	(tile 0 137 NULL_X137Y126 NULL 0
	)
	(tile 0 138 T_TERM_INT_X54Y119 T_TERM_INT 0
	)
	(tile 0 139 NULL_X139Y126 NULL 0
	)
	(tile 0 140 T_TERM_INT_X55Y119 T_TERM_INT 0
	)
	(tile 0 141 NULL_X141Y126 NULL 0
	)
	(tile 0 142 T_TERM_INT_X56Y119 T_TERM_INT 0
	)
	(tile 0 143 NULL_X143Y126 NULL 0
	)
	(tile 0 144 T_TERM_INT_X57Y119 T_TERM_INT 0
	)
	(tile 0 145 NULL_X145Y126 NULL 0
	)
	(tile 0 146 T_TERM_INT_X58Y119 T_TERM_INT 0
	)
	(tile 0 147 INT_INTERFACE_TERM_X58Y119 INT_INTERFACE_TERM 0
	)
	(tile 0 148 T_TERM_DSP_X58Y119 T_TERM_DSP 0
	)
	(tile 0 149 NULL_X149Y126 NULL 0
	)
	(tile 0 150 T_TERM_INT_X59Y119 T_TERM_INT 0
	)
	(tile 0 151 NULL_X151Y126 NULL 0
	)
	(tile 0 152 T_TERM_INT_X60Y119 T_TERM_INT 0
	)
	(tile 0 153 NULL_X153Y126 NULL 0
	)
	(tile 0 154 T_TERM_INT_X61Y119 T_TERM_INT 0
	)
	(tile 0 155 INT_INTERFACE_TERM_X61Y119 INT_INTERFACE_TERM 0
	)
	(tile 0 156 NULL_X156Y126 NULL 0
	)
	(tile 0 157 T_TERM_INT_X62Y119 T_TERM_INT 0
	)
	(tile 0 158 NULL_X158Y126 NULL 0
	)
	(tile 0 159 T_TERM_INT_X63Y119 T_TERM_INT 0
	)
	(tile 0 160 NULL_X160Y126 NULL 0
	)
	(tile 0 161 NULL_X161Y126 NULL 0
	)
	(tile 0 162 T_TERM_INT_X64Y119 T_TERM_INT 0
	)
	(tile 0 163 NULL_X163Y126 NULL 0
	)
	(tile 0 164 T_TERM_INT_X65Y119 T_TERM_INT 0
	)
	(tile 0 165 NULL_X165Y126 NULL 0
	)
	(tile 0 166 T_TERM_INT_X66Y119 T_TERM_INT 0
	)
	(tile 0 167 NULL_X167Y126 NULL 0
	)
	(tile 0 168 T_TERM_INT_X67Y119 T_TERM_INT 0
	)
	(tile 0 169 NULL_X169Y126 NULL 0
	)
	(tile 0 170 T_TERM_INT_X68Y119 T_TERM_INT 0
	)
	(tile 0 171 NULL_X171Y126 NULL 0
	)
	(tile 0 172 T_TERM_INT_X69Y119 T_TERM_INT 0
	)
	(tile 0 173 INT_INTERFACE_TERM_X69Y119 INT_INTERFACE_TERM 0
	)
	(tile 0 174 NULL_X174Y126 NULL 0
	)
	(tile 0 175 T_TERM_INT_X70Y119 T_TERM_INT 0
	)
	(tile 0 176 INT_INTERFACE_TERM_X70Y119 INT_INTERFACE_TERM 0
	)
	(tile 0 177 NULL_X177Y126 NULL 0
	)
	(tile 0 178 NULL_X178Y126 NULL 0
	)
	(tile 1 0 NULL_X0Y125 NULL 0
	)
	(tile 1 1 NULL_X1Y125 NULL 0
	)
	(tile 1 2 L_TERM_INT_X0Y119 L_TERM_INT 0
	)
	(tile 1 3 INT_X0Y119 INT 1
		(primitive_site TIEOFF_X0Y119 TIEOFF internal 2)
	)
	(tile 1 4 IOI_L_INT_INTERFACE_X0Y119 IOI_L_INT_INTERFACE 0
	)
	(tile 1 5 VBRK_X0Y119 VBRK 0
	)
	(tile 1 6 INT_X1Y119 INT 1
		(primitive_site TIEOFF_X1Y119 TIEOFF internal 2)
	)
	(tile 1 7 CLBLM_X1Y119 CLBLM 2
		(primitive_site SLICE_X0Y119 SLICEM internal 50)
		(primitive_site SLICE_X1Y119 SLICEL internal 45)
	)
	(tile 1 8 INT_X2Y119 INT 1
		(primitive_site TIEOFF_X2Y119 TIEOFF internal 2)
	)
	(tile 1 9 CLBLL_X2Y119 CLBLL 2
		(primitive_site SLICE_X2Y119 SLICEL internal 45)
		(primitive_site SLICE_X3Y119 SLICEL internal 45)
	)
	(tile 1 10 INT_X3Y119 INT 1
		(primitive_site TIEOFF_X3Y119 TIEOFF internal 2)
	)
	(tile 1 11 CLBLM_X3Y119 CLBLM 2
		(primitive_site SLICE_X4Y119 SLICEM internal 50)
		(primitive_site SLICE_X5Y119 SLICEL internal 45)
	)
	(tile 1 12 INT_X4Y119 INT 1
		(primitive_site TIEOFF_X4Y119 TIEOFF internal 2)
	)
	(tile 1 13 CLBLL_X4Y119 CLBLL 2
		(primitive_site SLICE_X6Y119 SLICEL internal 45)
		(primitive_site SLICE_X7Y119 SLICEL internal 45)
	)
	(tile 1 14 INT_X5Y119 INT 1
		(primitive_site TIEOFF_X5Y119 TIEOFF internal 2)
	)
	(tile 1 15 INT_INTERFACE_X5Y119 INT_INTERFACE 0
	)
	(tile 1 16 NULL_X16Y125 NULL 0
	)
	(tile 1 17 INT_X6Y119 INT 1
		(primitive_site TIEOFF_X6Y119 TIEOFF internal 2)
	)
	(tile 1 18 CLBLM_X6Y119 CLBLM 2
		(primitive_site SLICE_X8Y119 SLICEM internal 50)
		(primitive_site SLICE_X9Y119 SLICEL internal 45)
	)
	(tile 1 19 INT_X7Y119 INT 1
		(primitive_site TIEOFF_X7Y119 TIEOFF internal 2)
	)
	(tile 1 20 CLBLM_X7Y119 CLBLM 2
		(primitive_site SLICE_X10Y119 SLICEM internal 50)
		(primitive_site SLICE_X11Y119 SLICEL internal 45)
	)
	(tile 1 21 VBRK_X7Y119 VBRK 0
	)
	(tile 1 22 INT_X8Y119 INT 1
		(primitive_site TIEOFF_X8Y119 TIEOFF internal 2)
	)
	(tile 1 23 INT_INTERFACE_X8Y119 INT_INTERFACE 0
	)
	(tile 1 24 NULL_X24Y125 NULL 0
	)
	(tile 1 25 INT_X9Y119 INT 1
		(primitive_site TIEOFF_X10Y119 TIEOFF internal 2)
	)
	(tile 1 26 CLBLM_X9Y119 CLBLM 2
		(primitive_site SLICE_X12Y119 SLICEM internal 50)
		(primitive_site SLICE_X13Y119 SLICEL internal 45)
	)
	(tile 1 27 INT_X10Y119 INT 1
		(primitive_site TIEOFF_X11Y119 TIEOFF internal 2)
	)
	(tile 1 28 CLBLM_X10Y119 CLBLM 2
		(primitive_site SLICE_X14Y119 SLICEM internal 50)
		(primitive_site SLICE_X15Y119 SLICEL internal 45)
	)
	(tile 1 29 INT_X11Y119 INT 1
		(primitive_site TIEOFF_X12Y119 TIEOFF internal 2)
	)
	(tile 1 30 CLBLM_X11Y119 CLBLM 2
		(primitive_site SLICE_X16Y119 SLICEM internal 50)
		(primitive_site SLICE_X17Y119 SLICEL internal 45)
	)
	(tile 1 31 INT_X12Y119 INT 1
		(primitive_site TIEOFF_X13Y119 TIEOFF internal 2)
	)
	(tile 1 32 CLBLM_X12Y119 CLBLM 2
		(primitive_site SLICE_X18Y119 SLICEM internal 50)
		(primitive_site SLICE_X19Y119 SLICEL internal 45)
	)
	(tile 1 33 VBRK_X12Y119 VBRK 0
	)
	(tile 1 34 INT_X13Y119 INT 1
		(primitive_site TIEOFF_X14Y119 TIEOFF internal 2)
	)
	(tile 1 35 INT_INTERFACE_X13Y119 INT_INTERFACE 0
	)
	(tile 1 36 NULL_X36Y125 NULL 0
	)
	(tile 1 37 INT_X14Y119 INT 1
		(primitive_site TIEOFF_X16Y119 TIEOFF internal 2)
	)
	(tile 1 38 CLBLM_X14Y119 CLBLM 2
		(primitive_site SLICE_X20Y119 SLICEM internal 50)
		(primitive_site SLICE_X21Y119 SLICEL internal 45)
	)
	(tile 1 39 INT_X15Y119 INT 1
		(primitive_site TIEOFF_X17Y119 TIEOFF internal 2)
	)
	(tile 1 40 CLBLM_X15Y119 CLBLM 2
		(primitive_site SLICE_X22Y119 SLICEM internal 50)
		(primitive_site SLICE_X23Y119 SLICEL internal 45)
	)
	(tile 1 41 INT_X16Y119 INT 1
		(primitive_site TIEOFF_X18Y119 TIEOFF internal 2)
	)
	(tile 1 42 INT_INTERFACE_X16Y119 INT_INTERFACE 0
	)
	(tile 1 43 NULL_X43Y125 NULL 0
	)
	(tile 1 44 INT_X17Y119 INT 1
		(primitive_site TIEOFF_X19Y119 TIEOFF internal 2)
	)
	(tile 1 45 CLBLM_X17Y119 CLBLM 2
		(primitive_site SLICE_X24Y119 SLICEM internal 50)
		(primitive_site SLICE_X25Y119 SLICEL internal 45)
	)
	(tile 1 46 INT_X18Y119 INT 1
		(primitive_site TIEOFF_X20Y119 TIEOFF internal 2)
	)
	(tile 1 47 CLBLM_X18Y119 CLBLM 2
		(primitive_site SLICE_X26Y119 SLICEM internal 50)
		(primitive_site SLICE_X27Y119 SLICEL internal 45)
	)
	(tile 1 48 VBRK_X18Y119 VBRK 0
	)
	(tile 1 49 INT_X19Y119 INT 1
		(primitive_site TIEOFF_X21Y119 TIEOFF internal 2)
	)
	(tile 1 50 INT_INTERFACE_X19Y119 INT_INTERFACE 0
	)
	(tile 1 51 NULL_X51Y125 NULL 0
	)
	(tile 1 52 INT_X20Y119 INT 1
		(primitive_site TIEOFF_X23Y119 TIEOFF internal 2)
	)
	(tile 1 53 CLBLM_X20Y119 CLBLM 2
		(primitive_site SLICE_X28Y119 SLICEM internal 50)
		(primitive_site SLICE_X29Y119 SLICEL internal 45)
	)
	(tile 1 54 INT_X21Y119 INT 1
		(primitive_site TIEOFF_X24Y119 TIEOFF internal 2)
	)
	(tile 1 55 CLBLM_X21Y119 CLBLM 2
		(primitive_site SLICE_X30Y119 SLICEM internal 50)
		(primitive_site SLICE_X31Y119 SLICEL internal 45)
	)
	(tile 1 56 INT_X22Y119 INT 1
		(primitive_site TIEOFF_X25Y119 TIEOFF internal 2)
	)
	(tile 1 57 INT_INTERFACE_X22Y119 INT_INTERFACE 0
	)
	(tile 1 58 NULL_X58Y125 NULL 0
	)
	(tile 1 59 INT_X23Y119 INT 1
		(primitive_site TIEOFF_X26Y119 TIEOFF internal 2)
	)
	(tile 1 60 CLBLM_X23Y119 CLBLM 2
		(primitive_site SLICE_X32Y119 SLICEM internal 50)
		(primitive_site SLICE_X33Y119 SLICEL internal 45)
	)
	(tile 1 61 INT_X24Y119 INT 1
		(primitive_site TIEOFF_X27Y119 TIEOFF internal 2)
	)
	(tile 1 62 CLBLL_X24Y119 CLBLL 2
		(primitive_site SLICE_X34Y119 SLICEL internal 45)
		(primitive_site SLICE_X35Y119 SLICEL internal 45)
	)
	(tile 1 63 VBRK_X24Y119 VBRK 0
	)
	(tile 1 64 NULL_X64Y125 NULL 0
	)
	(tile 1 65 NULL_X65Y125 NULL 0
	)
	(tile 1 66 INT_X25Y119 INT 1
		(primitive_site TIEOFF_X28Y119 TIEOFF internal 2)
	)
	(tile 1 67 IOI_L_INT_INTERFACE_X25Y119 IOI_L_INT_INTERFACE 0
	)
	(tile 1 68 VBRK_X25Y119 VBRK 0
	)
	(tile 1 69 INT_X26Y119 INT 1
		(primitive_site TIEOFF_X29Y119 TIEOFF internal 2)
	)
	(tile 1 70 CLBLM_X26Y119 CLBLM 2
		(primitive_site SLICE_X36Y119 SLICEM internal 50)
		(primitive_site SLICE_X37Y119 SLICEL internal 45)
	)
	(tile 1 71 INT_X27Y119 INT 1
		(primitive_site TIEOFF_X30Y119 TIEOFF internal 2)
	)
	(tile 1 72 CLBLL_X27Y119 CLBLL 2
		(primitive_site SLICE_X38Y119 SLICEL internal 45)
		(primitive_site SLICE_X39Y119 SLICEL internal 45)
	)
	(tile 1 73 INT_X28Y119 INT 1
		(primitive_site TIEOFF_X31Y119 TIEOFF internal 2)
	)
	(tile 1 74 CLBLM_X28Y119 CLBLM 2
		(primitive_site SLICE_X40Y119 SLICEM internal 50)
		(primitive_site SLICE_X41Y119 SLICEL internal 45)
	)
	(tile 1 75 INT_X29Y119 INT 1
		(primitive_site TIEOFF_X32Y119 TIEOFF internal 2)
	)
	(tile 1 76 CLBLL_X29Y119 CLBLL 2
		(primitive_site SLICE_X42Y119 SLICEL internal 45)
		(primitive_site SLICE_X43Y119 SLICEL internal 45)
	)
	(tile 1 77 VBRK_X29Y119 VBRK 0
	)
	(tile 1 78 INT_X30Y119 INT 1
		(primitive_site TIEOFF_X33Y119 TIEOFF internal 2)
	)
	(tile 1 79 CLBLL_X30Y119 CLBLL 2
		(primitive_site SLICE_X44Y119 SLICEL internal 45)
		(primitive_site SLICE_X45Y119 SLICEL internal 45)
	)
	(tile 1 80 INT_X31Y119 INT 1
		(primitive_site TIEOFF_X34Y119 TIEOFF internal 2)
	)
	(tile 1 81 CLBLL_X31Y119 CLBLL 2
		(primitive_site SLICE_X46Y119 SLICEL internal 45)
		(primitive_site SLICE_X47Y119 SLICEL internal 45)
	)
	(tile 1 82 INT_X32Y119 INT 1
		(primitive_site TIEOFF_X35Y119 TIEOFF internal 2)
	)
	(tile 1 83 CLBLL_X32Y119 CLBLL 2
		(primitive_site SLICE_X48Y119 SLICEL internal 45)
		(primitive_site SLICE_X49Y119 SLICEL internal 45)
	)
	(tile 1 84 INT_X33Y119 INT 1
		(primitive_site TIEOFF_X36Y119 TIEOFF internal 2)
	)
	(tile 1 85 CLBLL_X33Y119 CLBLL 2
		(primitive_site SLICE_X50Y119 SLICEL internal 45)
		(primitive_site SLICE_X51Y119 SLICEL internal 45)
	)
	(tile 1 86 INT_X34Y119 INT 1
		(primitive_site TIEOFF_X37Y119 TIEOFF internal 2)
	)
	(tile 1 87 CLBLL_X34Y119 CLBLL 2
		(primitive_site SLICE_X52Y119 SLICEL internal 45)
		(primitive_site SLICE_X53Y119 SLICEL internal 45)
	)
	(tile 1 88 INT_X35Y119 INT 1
		(primitive_site TIEOFF_X38Y119 TIEOFF internal 2)
	)
	(tile 1 89 CLBLL_X35Y119 CLBLL 2
		(primitive_site SLICE_X54Y119 SLICEL internal 45)
		(primitive_site SLICE_X55Y119 SLICEL internal 45)
	)
	(tile 1 90 VFRAME_NOMON_X35Y119 VFRAME_NOMON 0
	)
	(tile 1 91 INT_X36Y119 INT 1
		(primitive_site TIEOFF_X39Y119 TIEOFF internal 2)
	)
	(tile 1 92 INT_INTERFACE_X36Y119 INT_INTERFACE 0
	)
	(tile 1 93 NULL_X93Y125 NULL 0
	)
	(tile 1 94 INT_X37Y119 INT 1
		(primitive_site TIEOFF_X40Y119 TIEOFF internal 2)
	)
	(tile 1 95 CLBLM_X37Y119 CLBLM 2
		(primitive_site SLICE_X56Y119 SLICEM internal 50)
		(primitive_site SLICE_X57Y119 SLICEL internal 45)
	)
	(tile 1 96 INT_X38Y119 INT 1
		(primitive_site TIEOFF_X41Y119 TIEOFF internal 2)
	)
	(tile 1 97 CLBLL_X38Y119 CLBLL 2
		(primitive_site SLICE_X58Y119 SLICEL internal 45)
		(primitive_site SLICE_X59Y119 SLICEL internal 45)
	)
	(tile 1 98 INT_X39Y119 INT 1
		(primitive_site TIEOFF_X42Y119 TIEOFF internal 2)
	)
	(tile 1 99 CLBLM_X39Y119 CLBLM 2
		(primitive_site SLICE_X60Y119 SLICEM internal 50)
		(primitive_site SLICE_X61Y119 SLICEL internal 45)
	)
	(tile 1 100 INT_X40Y119 INT 1
		(primitive_site TIEOFF_X43Y119 TIEOFF internal 2)
	)
	(tile 1 101 CLBLL_X40Y119 CLBLL 2
		(primitive_site SLICE_X62Y119 SLICEL internal 45)
		(primitive_site SLICE_X63Y119 SLICEL internal 45)
	)
	(tile 1 102 VBRK_X40Y119 VBRK 0
	)
	(tile 1 103 INT_X41Y119 INT 1
		(primitive_site TIEOFF_X44Y119 TIEOFF internal 2)
	)
	(tile 1 104 INT_INTERFACE_X41Y119 INT_INTERFACE 0
	)
	(tile 1 105 NULL_X105Y125 NULL 0
	)
	(tile 1 106 NULL_X106Y125 NULL 0
	)
	(tile 1 107 VBRK_X106Y125 VBRK 0
	)
	(tile 1 108 INT_X42Y119 INT 1
		(primitive_site TIEOFF_X45Y119 TIEOFF internal 2)
	)
	(tile 1 109 CLBLM_X42Y119 CLBLM 2
		(primitive_site SLICE_X64Y119 SLICEM internal 50)
		(primitive_site SLICE_X65Y119 SLICEL internal 45)
	)
	(tile 1 110 INT_X43Y119 INT 1
		(primitive_site TIEOFF_X46Y119 TIEOFF internal 2)
	)
	(tile 1 111 CLBLL_X43Y119 CLBLL 2
		(primitive_site SLICE_X66Y119 SLICEL internal 45)
		(primitive_site SLICE_X67Y119 SLICEL internal 45)
	)
	(tile 1 112 INT_X44Y119 INT 1
		(primitive_site TIEOFF_X47Y119 TIEOFF internal 2)
	)
	(tile 1 113 INT_INTERFACE_X44Y119 INT_INTERFACE 0
	)
	(tile 1 114 NULL_X114Y125 NULL 0
	)
	(tile 1 115 INT_X45Y119 INT 1
		(primitive_site TIEOFF_X48Y119 TIEOFF internal 2)
	)
	(tile 1 116 CLBLM_X45Y119 CLBLM 2
		(primitive_site SLICE_X68Y119 SLICEM internal 50)
		(primitive_site SLICE_X69Y119 SLICEL internal 45)
	)
	(tile 1 117 INT_X46Y119 INT 1
		(primitive_site TIEOFF_X49Y119 TIEOFF internal 2)
	)
	(tile 1 118 CLBLM_X46Y119 CLBLM 2
		(primitive_site SLICE_X70Y119 SLICEM internal 50)
		(primitive_site SLICE_X71Y119 SLICEL internal 45)
	)
	(tile 1 119 INT_X47Y119 INT 1
		(primitive_site TIEOFF_X50Y119 TIEOFF internal 2)
	)
	(tile 1 120 INT_INTERFACE_X47Y119 INT_INTERFACE 0
	)
	(tile 1 121 NULL_X121Y125 NULL 0
	)
	(tile 1 122 VBRK_X47Y119 VBRK 0
	)
	(tile 1 123 INT_X48Y119 INT 1
		(primitive_site TIEOFF_X52Y119 TIEOFF internal 2)
	)
	(tile 1 124 CLBLM_X48Y119 CLBLM 2
		(primitive_site SLICE_X72Y119 SLICEM internal 50)
		(primitive_site SLICE_X73Y119 SLICEL internal 45)
	)
	(tile 1 125 INT_X49Y119 INT 1
		(primitive_site TIEOFF_X53Y119 TIEOFF internal 2)
	)
	(tile 1 126 CLBLM_X49Y119 CLBLM 2
		(primitive_site SLICE_X74Y119 SLICEM internal 50)
		(primitive_site SLICE_X75Y119 SLICEL internal 45)
	)
	(tile 1 127 INT_X50Y119 INT 1
		(primitive_site TIEOFF_X54Y119 TIEOFF internal 2)
	)
	(tile 1 128 INT_INTERFACE_X50Y119 INT_INTERFACE 0
	)
	(tile 1 129 NULL_X129Y125 NULL 0
	)
	(tile 1 130 INT_X51Y119 INT 1
		(primitive_site TIEOFF_X55Y119 TIEOFF internal 2)
	)
	(tile 1 131 CLBLM_X51Y119 CLBLM 2
		(primitive_site SLICE_X76Y119 SLICEM internal 50)
		(primitive_site SLICE_X77Y119 SLICEL internal 45)
	)
	(tile 1 132 INT_X52Y119 INT 1
		(primitive_site TIEOFF_X56Y119 TIEOFF internal 2)
	)
	(tile 1 133 CLBLM_X52Y119 CLBLM 2
		(primitive_site SLICE_X78Y119 SLICEM internal 50)
		(primitive_site SLICE_X79Y119 SLICEL internal 45)
	)
	(tile 1 134 INT_X53Y119 INT 1
		(primitive_site TIEOFF_X57Y119 TIEOFF internal 2)
	)
	(tile 1 135 INT_INTERFACE_X53Y119 INT_INTERFACE 0
	)
	(tile 1 136 NULL_X136Y125 NULL 0
	)
	(tile 1 137 VBRK_X53Y119 VBRK 0
	)
	(tile 1 138 INT_X54Y119 INT 1
		(primitive_site TIEOFF_X59Y119 TIEOFF internal 2)
	)
	(tile 1 139 CLBLM_X54Y119 CLBLM 2
		(primitive_site SLICE_X80Y119 SLICEM internal 50)
		(primitive_site SLICE_X81Y119 SLICEL internal 45)
	)
	(tile 1 140 INT_X55Y119 INT 1
		(primitive_site TIEOFF_X60Y119 TIEOFF internal 2)
	)
	(tile 1 141 CLBLM_X55Y119 CLBLM 2
		(primitive_site SLICE_X82Y119 SLICEM internal 50)
		(primitive_site SLICE_X83Y119 SLICEL internal 45)
	)
	(tile 1 142 INT_X56Y119 INT 1
		(primitive_site TIEOFF_X61Y119 TIEOFF internal 2)
	)
	(tile 1 143 CLBLM_X56Y119 CLBLM 2
		(primitive_site SLICE_X84Y119 SLICEM internal 50)
		(primitive_site SLICE_X85Y119 SLICEL internal 45)
	)
	(tile 1 144 INT_X57Y119 INT 1
		(primitive_site TIEOFF_X62Y119 TIEOFF internal 2)
	)
	(tile 1 145 CLBLM_X57Y119 CLBLM 2
		(primitive_site SLICE_X86Y119 SLICEM internal 50)
		(primitive_site SLICE_X87Y119 SLICEL internal 45)
	)
	(tile 1 146 INT_X58Y119 INT 1
		(primitive_site TIEOFF_X63Y119 TIEOFF internal 2)
	)
	(tile 1 147 INT_INTERFACE_X58Y119 INT_INTERFACE 0
	)
	(tile 1 148 NULL_X148Y125 NULL 0
	)
	(tile 1 149 VBRK_X58Y119 VBRK 0
	)
	(tile 1 150 INT_X59Y119 INT 1
		(primitive_site TIEOFF_X65Y119 TIEOFF internal 2)
	)
	(tile 1 151 CLBLM_X59Y119 CLBLM 2
		(primitive_site SLICE_X88Y119 SLICEM internal 50)
		(primitive_site SLICE_X89Y119 SLICEL internal 45)
	)
	(tile 1 152 INT_X60Y119 INT 1
		(primitive_site TIEOFF_X66Y119 TIEOFF internal 2)
	)
	(tile 1 153 CLBLM_X60Y119 CLBLM 2
		(primitive_site SLICE_X90Y119 SLICEM internal 50)
		(primitive_site SLICE_X91Y119 SLICEL internal 45)
	)
	(tile 1 154 INT_X61Y119 INT 1
		(primitive_site TIEOFF_X67Y119 TIEOFF internal 2)
	)
	(tile 1 155 INT_INTERFACE_X61Y119 INT_INTERFACE 0
	)
	(tile 1 156 NULL_X156Y125 NULL 0
	)
	(tile 1 157 INT_X62Y119 INT 1
		(primitive_site TIEOFF_X68Y119 TIEOFF internal 2)
	)
	(tile 1 158 CLBLM_X62Y119 CLBLM 2
		(primitive_site SLICE_X92Y119 SLICEM internal 50)
		(primitive_site SLICE_X93Y119 SLICEL internal 45)
	)
	(tile 1 159 INT_X63Y119 INT 1
		(primitive_site TIEOFF_X69Y119 TIEOFF internal 2)
	)
	(tile 1 160 CLBLL_X63Y119 CLBLL 2
		(primitive_site SLICE_X94Y119 SLICEL internal 45)
		(primitive_site SLICE_X95Y119 SLICEL internal 45)
	)
	(tile 1 161 VBRK_X63Y119 VBRK 0
	)
	(tile 1 162 INT_X64Y119 INT 1
		(primitive_site TIEOFF_X70Y119 TIEOFF internal 2)
	)
	(tile 1 163 CLBLM_X64Y119 CLBLM 2
		(primitive_site SLICE_X96Y119 SLICEM internal 50)
		(primitive_site SLICE_X97Y119 SLICEL internal 45)
	)
	(tile 1 164 INT_X65Y119 INT 1
		(primitive_site TIEOFF_X71Y119 TIEOFF internal 2)
	)
	(tile 1 165 CLBLL_X65Y119 CLBLL 2
		(primitive_site SLICE_X98Y119 SLICEL internal 45)
		(primitive_site SLICE_X99Y119 SLICEL internal 45)
	)
	(tile 1 166 INT_X66Y119 INT 1
		(primitive_site TIEOFF_X72Y119 TIEOFF internal 2)
	)
	(tile 1 167 CLBLL_X66Y119 CLBLL 2
		(primitive_site SLICE_X100Y119 SLICEL internal 45)
		(primitive_site SLICE_X101Y119 SLICEL internal 45)
	)
	(tile 1 168 INT_X67Y119 INT 1
		(primitive_site TIEOFF_X73Y119 TIEOFF internal 2)
	)
	(tile 1 169 CLBLM_X67Y119 CLBLM 2
		(primitive_site SLICE_X102Y119 SLICEM internal 50)
		(primitive_site SLICE_X103Y119 SLICEL internal 45)
	)
	(tile 1 170 INT_X68Y119 INT 1
		(primitive_site TIEOFF_X74Y119 TIEOFF internal 2)
	)
	(tile 1 171 CLBLL_X68Y119 CLBLL 2
		(primitive_site SLICE_X104Y119 SLICEL internal 45)
		(primitive_site SLICE_X105Y119 SLICEL internal 45)
	)
	(tile 1 172 INT_X69Y119 INT 1
		(primitive_site TIEOFF_X75Y119 TIEOFF internal 2)
	)
	(tile 1 173 INT_INTERFACE_X69Y119 INT_INTERFACE 0
	)
	(tile 1 174 NULL_X174Y125 NULL 0
	)
	(tile 1 175 INT_X70Y119 INT 1
		(primitive_site TIEOFF_X76Y119 TIEOFF internal 2)
	)
	(tile 1 176 GTX_INT_INTERFACE_X70Y119 GTX_INT_INTERFACE 0
	)
	(tile 1 177 R_TERM_INT_X70Y119 R_TERM_INT 0
	)
	(tile 1 178 NULL_X178Y125 NULL 0
	)
	(tile 2 0 LIOB_X0Y118 LIOB 2
		(primitive_site IOB_X0Y118 IOBS unbonded 13)
		(primitive_site IOB_X0Y119 IOBM unbonded 13)
	)
	(tile 2 1 LIOI_X0Y118 LIOI 6
		(primitive_site IODELAY_X0Y118 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y118 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y119 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y119 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y119 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y118 OLOGICE1 internal 32)
	)
	(tile 2 2 L_TERM_INT_X0Y118 L_TERM_INT 0
	)
	(tile 2 3 INT_X0Y118 INT 1
		(primitive_site TIEOFF_X0Y118 TIEOFF internal 2)
	)
	(tile 2 4 IOI_L_INT_INTERFACE_X0Y118 IOI_L_INT_INTERFACE 0
	)
	(tile 2 5 VBRK_X0Y118 VBRK 0
	)
	(tile 2 6 INT_X1Y118 INT 1
		(primitive_site TIEOFF_X1Y118 TIEOFF internal 2)
	)
	(tile 2 7 CLBLM_X1Y118 CLBLM 2
		(primitive_site SLICE_X0Y118 SLICEM internal 50)
		(primitive_site SLICE_X1Y118 SLICEL internal 45)
	)
	(tile 2 8 INT_X2Y118 INT 1
		(primitive_site TIEOFF_X2Y118 TIEOFF internal 2)
	)
	(tile 2 9 CLBLL_X2Y118 CLBLL 2
		(primitive_site SLICE_X2Y118 SLICEL internal 45)
		(primitive_site SLICE_X3Y118 SLICEL internal 45)
	)
	(tile 2 10 INT_X3Y118 INT 1
		(primitive_site TIEOFF_X3Y118 TIEOFF internal 2)
	)
	(tile 2 11 CLBLM_X3Y118 CLBLM 2
		(primitive_site SLICE_X4Y118 SLICEM internal 50)
		(primitive_site SLICE_X5Y118 SLICEL internal 45)
	)
	(tile 2 12 INT_X4Y118 INT 1
		(primitive_site TIEOFF_X4Y118 TIEOFF internal 2)
	)
	(tile 2 13 CLBLL_X4Y118 CLBLL 2
		(primitive_site SLICE_X6Y118 SLICEL internal 45)
		(primitive_site SLICE_X7Y118 SLICEL internal 45)
	)
	(tile 2 14 INT_X5Y118 INT 1
		(primitive_site TIEOFF_X5Y118 TIEOFF internal 2)
	)
	(tile 2 15 INT_INTERFACE_X5Y118 INT_INTERFACE 0
	)
	(tile 2 16 NULL_X16Y124 NULL 0
	)
	(tile 2 17 INT_X6Y118 INT 1
		(primitive_site TIEOFF_X6Y118 TIEOFF internal 2)
	)
	(tile 2 18 CLBLM_X6Y118 CLBLM 2
		(primitive_site SLICE_X8Y118 SLICEM internal 50)
		(primitive_site SLICE_X9Y118 SLICEL internal 45)
	)
	(tile 2 19 INT_X7Y118 INT 1
		(primitive_site TIEOFF_X7Y118 TIEOFF internal 2)
	)
	(tile 2 20 CLBLM_X7Y118 CLBLM 2
		(primitive_site SLICE_X10Y118 SLICEM internal 50)
		(primitive_site SLICE_X11Y118 SLICEL internal 45)
	)
	(tile 2 21 VBRK_X7Y118 VBRK 0
	)
	(tile 2 22 INT_X8Y118 INT 1
		(primitive_site TIEOFF_X8Y118 TIEOFF internal 2)
	)
	(tile 2 23 INT_INTERFACE_X8Y118 INT_INTERFACE 0
	)
	(tile 2 24 NULL_X24Y124 NULL 0
	)
	(tile 2 25 INT_X9Y118 INT 1
		(primitive_site TIEOFF_X10Y118 TIEOFF internal 2)
	)
	(tile 2 26 CLBLM_X9Y118 CLBLM 2
		(primitive_site SLICE_X12Y118 SLICEM internal 50)
		(primitive_site SLICE_X13Y118 SLICEL internal 45)
	)
	(tile 2 27 INT_X10Y118 INT 1
		(primitive_site TIEOFF_X11Y118 TIEOFF internal 2)
	)
	(tile 2 28 CLBLM_X10Y118 CLBLM 2
		(primitive_site SLICE_X14Y118 SLICEM internal 50)
		(primitive_site SLICE_X15Y118 SLICEL internal 45)
	)
	(tile 2 29 INT_X11Y118 INT 1
		(primitive_site TIEOFF_X12Y118 TIEOFF internal 2)
	)
	(tile 2 30 CLBLM_X11Y118 CLBLM 2
		(primitive_site SLICE_X16Y118 SLICEM internal 50)
		(primitive_site SLICE_X17Y118 SLICEL internal 45)
	)
	(tile 2 31 INT_X12Y118 INT 1
		(primitive_site TIEOFF_X13Y118 TIEOFF internal 2)
	)
	(tile 2 32 CLBLM_X12Y118 CLBLM 2
		(primitive_site SLICE_X18Y118 SLICEM internal 50)
		(primitive_site SLICE_X19Y118 SLICEL internal 45)
	)
	(tile 2 33 VBRK_X12Y118 VBRK 0
	)
	(tile 2 34 INT_X13Y118 INT 1
		(primitive_site TIEOFF_X14Y118 TIEOFF internal 2)
	)
	(tile 2 35 INT_INTERFACE_X13Y118 INT_INTERFACE 0
	)
	(tile 2 36 NULL_X36Y124 NULL 0
	)
	(tile 2 37 INT_X14Y118 INT 1
		(primitive_site TIEOFF_X16Y118 TIEOFF internal 2)
	)
	(tile 2 38 CLBLM_X14Y118 CLBLM 2
		(primitive_site SLICE_X20Y118 SLICEM internal 50)
		(primitive_site SLICE_X21Y118 SLICEL internal 45)
	)
	(tile 2 39 INT_X15Y118 INT 1
		(primitive_site TIEOFF_X17Y118 TIEOFF internal 2)
	)
	(tile 2 40 CLBLM_X15Y118 CLBLM 2
		(primitive_site SLICE_X22Y118 SLICEM internal 50)
		(primitive_site SLICE_X23Y118 SLICEL internal 45)
	)
	(tile 2 41 INT_X16Y118 INT 1
		(primitive_site TIEOFF_X18Y118 TIEOFF internal 2)
	)
	(tile 2 42 INT_INTERFACE_X16Y118 INT_INTERFACE 0
	)
	(tile 2 43 NULL_X43Y124 NULL 0
	)
	(tile 2 44 INT_X17Y118 INT 1
		(primitive_site TIEOFF_X19Y118 TIEOFF internal 2)
	)
	(tile 2 45 CLBLM_X17Y118 CLBLM 2
		(primitive_site SLICE_X24Y118 SLICEM internal 50)
		(primitive_site SLICE_X25Y118 SLICEL internal 45)
	)
	(tile 2 46 INT_X18Y118 INT 1
		(primitive_site TIEOFF_X20Y118 TIEOFF internal 2)
	)
	(tile 2 47 CLBLM_X18Y118 CLBLM 2
		(primitive_site SLICE_X26Y118 SLICEM internal 50)
		(primitive_site SLICE_X27Y118 SLICEL internal 45)
	)
	(tile 2 48 VBRK_X18Y118 VBRK 0
	)
	(tile 2 49 INT_X19Y118 INT 1
		(primitive_site TIEOFF_X21Y118 TIEOFF internal 2)
	)
	(tile 2 50 INT_INTERFACE_X19Y118 INT_INTERFACE 0
	)
	(tile 2 51 NULL_X51Y124 NULL 0
	)
	(tile 2 52 INT_X20Y118 INT 1
		(primitive_site TIEOFF_X23Y118 TIEOFF internal 2)
	)
	(tile 2 53 CLBLM_X20Y118 CLBLM 2
		(primitive_site SLICE_X28Y118 SLICEM internal 50)
		(primitive_site SLICE_X29Y118 SLICEL internal 45)
	)
	(tile 2 54 INT_X21Y118 INT 1
		(primitive_site TIEOFF_X24Y118 TIEOFF internal 2)
	)
	(tile 2 55 CLBLM_X21Y118 CLBLM 2
		(primitive_site SLICE_X30Y118 SLICEM internal 50)
		(primitive_site SLICE_X31Y118 SLICEL internal 45)
	)
	(tile 2 56 INT_X22Y118 INT 1
		(primitive_site TIEOFF_X25Y118 TIEOFF internal 2)
	)
	(tile 2 57 INT_INTERFACE_X22Y118 INT_INTERFACE 0
	)
	(tile 2 58 NULL_X58Y124 NULL 0
	)
	(tile 2 59 INT_X23Y118 INT 1
		(primitive_site TIEOFF_X26Y118 TIEOFF internal 2)
	)
	(tile 2 60 CLBLM_X23Y118 CLBLM 2
		(primitive_site SLICE_X32Y118 SLICEM internal 50)
		(primitive_site SLICE_X33Y118 SLICEL internal 45)
	)
	(tile 2 61 INT_X24Y118 INT 1
		(primitive_site TIEOFF_X27Y118 TIEOFF internal 2)
	)
	(tile 2 62 CLBLL_X24Y118 CLBLL 2
		(primitive_site SLICE_X34Y118 SLICEL internal 45)
		(primitive_site SLICE_X35Y118 SLICEL internal 45)
	)
	(tile 2 63 VBRK_X24Y118 VBRK 0
	)
	(tile 2 64 LIOB_FT_X25Y118 LIOB_FT 2
		(primitive_site IOB_X1Y118 IOBS unbonded 13)
		(primitive_site IOB_X1Y119 IOBM unbonded 13)
	)
	(tile 2 65 LIOI_X25Y118 LIOI 6
		(primitive_site IODELAY_X1Y118 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y118 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y119 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y119 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y119 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y118 OLOGICE1 internal 32)
	)
	(tile 2 66 INT_X25Y118 INT 1
		(primitive_site TIEOFF_X28Y118 TIEOFF internal 2)
	)
	(tile 2 67 IOI_L_INT_INTERFACE_X25Y118 IOI_L_INT_INTERFACE 0
	)
	(tile 2 68 VBRK_X25Y118 VBRK 0
	)
	(tile 2 69 INT_X26Y118 INT 1
		(primitive_site TIEOFF_X29Y118 TIEOFF internal 2)
	)
	(tile 2 70 CLBLM_X26Y118 CLBLM 2
		(primitive_site SLICE_X36Y118 SLICEM internal 50)
		(primitive_site SLICE_X37Y118 SLICEL internal 45)
	)
	(tile 2 71 INT_X27Y118 INT 1
		(primitive_site TIEOFF_X30Y118 TIEOFF internal 2)
	)
	(tile 2 72 CLBLL_X27Y118 CLBLL 2
		(primitive_site SLICE_X38Y118 SLICEL internal 45)
		(primitive_site SLICE_X39Y118 SLICEL internal 45)
	)
	(tile 2 73 INT_X28Y118 INT 1
		(primitive_site TIEOFF_X31Y118 TIEOFF internal 2)
	)
	(tile 2 74 CLBLM_X28Y118 CLBLM 2
		(primitive_site SLICE_X40Y118 SLICEM internal 50)
		(primitive_site SLICE_X41Y118 SLICEL internal 45)
	)
	(tile 2 75 INT_X29Y118 INT 1
		(primitive_site TIEOFF_X32Y118 TIEOFF internal 2)
	)
	(tile 2 76 CLBLL_X29Y118 CLBLL 2
		(primitive_site SLICE_X42Y118 SLICEL internal 45)
		(primitive_site SLICE_X43Y118 SLICEL internal 45)
	)
	(tile 2 77 VBRK_X29Y118 VBRK 0
	)
	(tile 2 78 INT_X30Y118 INT 1
		(primitive_site TIEOFF_X33Y118 TIEOFF internal 2)
	)
	(tile 2 79 CLBLL_X30Y118 CLBLL 2
		(primitive_site SLICE_X44Y118 SLICEL internal 45)
		(primitive_site SLICE_X45Y118 SLICEL internal 45)
	)
	(tile 2 80 INT_X31Y118 INT 1
		(primitive_site TIEOFF_X34Y118 TIEOFF internal 2)
	)
	(tile 2 81 CLBLL_X31Y118 CLBLL 2
		(primitive_site SLICE_X46Y118 SLICEL internal 45)
		(primitive_site SLICE_X47Y118 SLICEL internal 45)
	)
	(tile 2 82 INT_X32Y118 INT 1
		(primitive_site TIEOFF_X35Y118 TIEOFF internal 2)
	)
	(tile 2 83 CLBLL_X32Y118 CLBLL 2
		(primitive_site SLICE_X48Y118 SLICEL internal 45)
		(primitive_site SLICE_X49Y118 SLICEL internal 45)
	)
	(tile 2 84 INT_X33Y118 INT 1
		(primitive_site TIEOFF_X36Y118 TIEOFF internal 2)
	)
	(tile 2 85 CLBLL_X33Y118 CLBLL 2
		(primitive_site SLICE_X50Y118 SLICEL internal 45)
		(primitive_site SLICE_X51Y118 SLICEL internal 45)
	)
	(tile 2 86 INT_X34Y118 INT 1
		(primitive_site TIEOFF_X37Y118 TIEOFF internal 2)
	)
	(tile 2 87 CLBLL_X34Y118 CLBLL 2
		(primitive_site SLICE_X52Y118 SLICEL internal 45)
		(primitive_site SLICE_X53Y118 SLICEL internal 45)
	)
	(tile 2 88 INT_X35Y118 INT 1
		(primitive_site TIEOFF_X38Y118 TIEOFF internal 2)
	)
	(tile 2 89 CLBLL_X35Y118 CLBLL 2
		(primitive_site SLICE_X54Y118 SLICEL internal 45)
		(primitive_site SLICE_X55Y118 SLICEL internal 45)
	)
	(tile 2 90 VFRAME_NOMON_X35Y118 VFRAME_NOMON 0
	)
	(tile 2 91 INT_X36Y118 INT 1
		(primitive_site TIEOFF_X39Y118 TIEOFF internal 2)
	)
	(tile 2 92 INT_INTERFACE_X36Y118 INT_INTERFACE 0
	)
	(tile 2 93 CMT_PMVA_X36Y118 CMT_PMVA 1
		(primitive_site PMVIOB_X0Y1 PMVIOB internal 6)
	)
	(tile 2 94 INT_X37Y118 INT 1
		(primitive_site TIEOFF_X40Y118 TIEOFF internal 2)
	)
	(tile 2 95 CLBLM_X37Y118 CLBLM 2
		(primitive_site SLICE_X56Y118 SLICEM internal 50)
		(primitive_site SLICE_X57Y118 SLICEL internal 45)
	)
	(tile 2 96 INT_X38Y118 INT 1
		(primitive_site TIEOFF_X41Y118 TIEOFF internal 2)
	)
	(tile 2 97 CLBLL_X38Y118 CLBLL 2
		(primitive_site SLICE_X58Y118 SLICEL internal 45)
		(primitive_site SLICE_X59Y118 SLICEL internal 45)
	)
	(tile 2 98 INT_X39Y118 INT 1
		(primitive_site TIEOFF_X42Y118 TIEOFF internal 2)
	)
	(tile 2 99 CLBLM_X39Y118 CLBLM 2
		(primitive_site SLICE_X60Y118 SLICEM internal 50)
		(primitive_site SLICE_X61Y118 SLICEL internal 45)
	)
	(tile 2 100 INT_X40Y118 INT 1
		(primitive_site TIEOFF_X43Y118 TIEOFF internal 2)
	)
	(tile 2 101 CLBLL_X40Y118 CLBLL 2
		(primitive_site SLICE_X62Y118 SLICEL internal 45)
		(primitive_site SLICE_X63Y118 SLICEL internal 45)
	)
	(tile 2 102 VBRK_X40Y118 VBRK 0
	)
	(tile 2 103 INT_X41Y118 INT 1
		(primitive_site TIEOFF_X44Y118 TIEOFF internal 2)
	)
	(tile 2 104 INT_INTERFACE_X41Y118 INT_INTERFACE 0
	)
	(tile 2 105 RIOI_X41Y118 RIOI 6
		(primitive_site OLOGIC_X2Y118 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y118 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y118 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y119 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y119 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y119 ILOGICE1 internal 28)
	)
	(tile 2 106 RIOB_X41Y118 RIOB 2
		(primitive_site IOB_X2Y118 IOBS unbonded 13)
		(primitive_site IOB_X2Y119 IOBM unbonded 13)
	)
	(tile 2 107 VBRK_X41Y118 VBRK 0
	)
	(tile 2 108 INT_X42Y118 INT 1
		(primitive_site TIEOFF_X45Y118 TIEOFF internal 2)
	)
	(tile 2 109 CLBLM_X42Y118 CLBLM 2
		(primitive_site SLICE_X64Y118 SLICEM internal 50)
		(primitive_site SLICE_X65Y118 SLICEL internal 45)
	)
	(tile 2 110 INT_X43Y118 INT 1
		(primitive_site TIEOFF_X46Y118 TIEOFF internal 2)
	)
	(tile 2 111 CLBLL_X43Y118 CLBLL 2
		(primitive_site SLICE_X66Y118 SLICEL internal 45)
		(primitive_site SLICE_X67Y118 SLICEL internal 45)
	)
	(tile 2 112 INT_X44Y118 INT 1
		(primitive_site TIEOFF_X47Y118 TIEOFF internal 2)
	)
	(tile 2 113 INT_INTERFACE_X44Y118 INT_INTERFACE 0
	)
	(tile 2 114 NULL_X114Y124 NULL 0
	)
	(tile 2 115 INT_X45Y118 INT 1
		(primitive_site TIEOFF_X48Y118 TIEOFF internal 2)
	)
	(tile 2 116 CLBLM_X45Y118 CLBLM 2
		(primitive_site SLICE_X68Y118 SLICEM internal 50)
		(primitive_site SLICE_X69Y118 SLICEL internal 45)
	)
	(tile 2 117 INT_X46Y118 INT 1
		(primitive_site TIEOFF_X49Y118 TIEOFF internal 2)
	)
	(tile 2 118 CLBLM_X46Y118 CLBLM 2
		(primitive_site SLICE_X70Y118 SLICEM internal 50)
		(primitive_site SLICE_X71Y118 SLICEL internal 45)
	)
	(tile 2 119 INT_X47Y118 INT 1
		(primitive_site TIEOFF_X50Y118 TIEOFF internal 2)
	)
	(tile 2 120 INT_INTERFACE_X47Y118 INT_INTERFACE 0
	)
	(tile 2 121 NULL_X121Y124 NULL 0
	)
	(tile 2 122 VBRK_X47Y118 VBRK 0
	)
	(tile 2 123 INT_X48Y118 INT 1
		(primitive_site TIEOFF_X52Y118 TIEOFF internal 2)
	)
	(tile 2 124 CLBLM_X48Y118 CLBLM 2
		(primitive_site SLICE_X72Y118 SLICEM internal 50)
		(primitive_site SLICE_X73Y118 SLICEL internal 45)
	)
	(tile 2 125 INT_X49Y118 INT 1
		(primitive_site TIEOFF_X53Y118 TIEOFF internal 2)
	)
	(tile 2 126 CLBLM_X49Y118 CLBLM 2
		(primitive_site SLICE_X74Y118 SLICEM internal 50)
		(primitive_site SLICE_X75Y118 SLICEL internal 45)
	)
	(tile 2 127 INT_X50Y118 INT 1
		(primitive_site TIEOFF_X54Y118 TIEOFF internal 2)
	)
	(tile 2 128 INT_INTERFACE_X50Y118 INT_INTERFACE 0
	)
	(tile 2 129 NULL_X129Y124 NULL 0
	)
	(tile 2 130 INT_X51Y118 INT 1
		(primitive_site TIEOFF_X55Y118 TIEOFF internal 2)
	)
	(tile 2 131 CLBLM_X51Y118 CLBLM 2
		(primitive_site SLICE_X76Y118 SLICEM internal 50)
		(primitive_site SLICE_X77Y118 SLICEL internal 45)
	)
	(tile 2 132 INT_X52Y118 INT 1
		(primitive_site TIEOFF_X56Y118 TIEOFF internal 2)
	)
	(tile 2 133 CLBLM_X52Y118 CLBLM 2
		(primitive_site SLICE_X78Y118 SLICEM internal 50)
		(primitive_site SLICE_X79Y118 SLICEL internal 45)
	)
	(tile 2 134 INT_X53Y118 INT 1
		(primitive_site TIEOFF_X57Y118 TIEOFF internal 2)
	)
	(tile 2 135 INT_INTERFACE_X53Y118 INT_INTERFACE 0
	)
	(tile 2 136 NULL_X136Y124 NULL 0
	)
	(tile 2 137 VBRK_X53Y118 VBRK 0
	)
	(tile 2 138 INT_X54Y118 INT 1
		(primitive_site TIEOFF_X59Y118 TIEOFF internal 2)
	)
	(tile 2 139 CLBLM_X54Y118 CLBLM 2
		(primitive_site SLICE_X80Y118 SLICEM internal 50)
		(primitive_site SLICE_X81Y118 SLICEL internal 45)
	)
	(tile 2 140 INT_X55Y118 INT 1
		(primitive_site TIEOFF_X60Y118 TIEOFF internal 2)
	)
	(tile 2 141 CLBLM_X55Y118 CLBLM 2
		(primitive_site SLICE_X82Y118 SLICEM internal 50)
		(primitive_site SLICE_X83Y118 SLICEL internal 45)
	)
	(tile 2 142 INT_X56Y118 INT 1
		(primitive_site TIEOFF_X61Y118 TIEOFF internal 2)
	)
	(tile 2 143 CLBLM_X56Y118 CLBLM 2
		(primitive_site SLICE_X84Y118 SLICEM internal 50)
		(primitive_site SLICE_X85Y118 SLICEL internal 45)
	)
	(tile 2 144 INT_X57Y118 INT 1
		(primitive_site TIEOFF_X62Y118 TIEOFF internal 2)
	)
	(tile 2 145 CLBLM_X57Y118 CLBLM 2
		(primitive_site SLICE_X86Y118 SLICEM internal 50)
		(primitive_site SLICE_X87Y118 SLICEL internal 45)
	)
	(tile 2 146 INT_X58Y118 INT 1
		(primitive_site TIEOFF_X63Y118 TIEOFF internal 2)
	)
	(tile 2 147 INT_INTERFACE_X58Y118 INT_INTERFACE 0
	)
	(tile 2 148 NULL_X148Y124 NULL 0
	)
	(tile 2 149 VBRK_X58Y118 VBRK 0
	)
	(tile 2 150 INT_X59Y118 INT 1
		(primitive_site TIEOFF_X65Y118 TIEOFF internal 2)
	)
	(tile 2 151 CLBLM_X59Y118 CLBLM 2
		(primitive_site SLICE_X88Y118 SLICEM internal 50)
		(primitive_site SLICE_X89Y118 SLICEL internal 45)
	)
	(tile 2 152 INT_X60Y118 INT 1
		(primitive_site TIEOFF_X66Y118 TIEOFF internal 2)
	)
	(tile 2 153 CLBLM_X60Y118 CLBLM 2
		(primitive_site SLICE_X90Y118 SLICEM internal 50)
		(primitive_site SLICE_X91Y118 SLICEL internal 45)
	)
	(tile 2 154 INT_X61Y118 INT 1
		(primitive_site TIEOFF_X67Y118 TIEOFF internal 2)
	)
	(tile 2 155 INT_INTERFACE_X61Y118 INT_INTERFACE 0
	)
	(tile 2 156 NULL_X156Y124 NULL 0
	)
	(tile 2 157 INT_X62Y118 INT 1
		(primitive_site TIEOFF_X68Y118 TIEOFF internal 2)
	)
	(tile 2 158 CLBLM_X62Y118 CLBLM 2
		(primitive_site SLICE_X92Y118 SLICEM internal 50)
		(primitive_site SLICE_X93Y118 SLICEL internal 45)
	)
	(tile 2 159 INT_X63Y118 INT 1
		(primitive_site TIEOFF_X69Y118 TIEOFF internal 2)
	)
	(tile 2 160 CLBLL_X63Y118 CLBLL 2
		(primitive_site SLICE_X94Y118 SLICEL internal 45)
		(primitive_site SLICE_X95Y118 SLICEL internal 45)
	)
	(tile 2 161 VBRK_X63Y118 VBRK 0
	)
	(tile 2 162 INT_X64Y118 INT 1
		(primitive_site TIEOFF_X70Y118 TIEOFF internal 2)
	)
	(tile 2 163 CLBLM_X64Y118 CLBLM 2
		(primitive_site SLICE_X96Y118 SLICEM internal 50)
		(primitive_site SLICE_X97Y118 SLICEL internal 45)
	)
	(tile 2 164 INT_X65Y118 INT 1
		(primitive_site TIEOFF_X71Y118 TIEOFF internal 2)
	)
	(tile 2 165 CLBLL_X65Y118 CLBLL 2
		(primitive_site SLICE_X98Y118 SLICEL internal 45)
		(primitive_site SLICE_X99Y118 SLICEL internal 45)
	)
	(tile 2 166 INT_X66Y118 INT 1
		(primitive_site TIEOFF_X72Y118 TIEOFF internal 2)
	)
	(tile 2 167 CLBLL_X66Y118 CLBLL 2
		(primitive_site SLICE_X100Y118 SLICEL internal 45)
		(primitive_site SLICE_X101Y118 SLICEL internal 45)
	)
	(tile 2 168 INT_X67Y118 INT 1
		(primitive_site TIEOFF_X73Y118 TIEOFF internal 2)
	)
	(tile 2 169 CLBLM_X67Y118 CLBLM 2
		(primitive_site SLICE_X102Y118 SLICEM internal 50)
		(primitive_site SLICE_X103Y118 SLICEL internal 45)
	)
	(tile 2 170 INT_X68Y118 INT 1
		(primitive_site TIEOFF_X74Y118 TIEOFF internal 2)
	)
	(tile 2 171 CLBLL_X68Y118 CLBLL 2
		(primitive_site SLICE_X104Y118 SLICEL internal 45)
		(primitive_site SLICE_X105Y118 SLICEL internal 45)
	)
	(tile 2 172 INT_X69Y118 INT 1
		(primitive_site TIEOFF_X75Y118 TIEOFF internal 2)
	)
	(tile 2 173 INT_INTERFACE_X69Y118 INT_INTERFACE 0
	)
	(tile 2 174 NULL_X174Y124 NULL 0
	)
	(tile 2 175 INT_X70Y118 INT 1
		(primitive_site TIEOFF_X76Y118 TIEOFF internal 2)
	)
	(tile 2 176 GTX_INT_INTERFACE_X70Y118 GTX_INT_INTERFACE 0
	)
	(tile 2 177 R_TERM_INT_X70Y118 R_TERM_INT 0
	)
	(tile 2 178 NULL_X178Y124 NULL 0
	)
	(tile 3 0 NULL_X0Y123 NULL 0
	)
	(tile 3 1 NULL_X1Y123 NULL 0
	)
	(tile 3 2 L_TERM_INT_X0Y117 L_TERM_INT 0
	)
	(tile 3 3 INT_X0Y117 INT 1
		(primitive_site TIEOFF_X0Y117 TIEOFF internal 2)
	)
	(tile 3 4 IOI_L_INT_INTERFACE_X0Y117 IOI_L_INT_INTERFACE 0
	)
	(tile 3 5 VBRK_X0Y117 VBRK 0
	)
	(tile 3 6 INT_X1Y117 INT 1
		(primitive_site TIEOFF_X1Y117 TIEOFF internal 2)
	)
	(tile 3 7 CLBLM_X1Y117 CLBLM 2
		(primitive_site SLICE_X0Y117 SLICEM internal 50)
		(primitive_site SLICE_X1Y117 SLICEL internal 45)
	)
	(tile 3 8 INT_X2Y117 INT 1
		(primitive_site TIEOFF_X2Y117 TIEOFF internal 2)
	)
	(tile 3 9 CLBLL_X2Y117 CLBLL 2
		(primitive_site SLICE_X2Y117 SLICEL internal 45)
		(primitive_site SLICE_X3Y117 SLICEL internal 45)
	)
	(tile 3 10 INT_X3Y117 INT 1
		(primitive_site TIEOFF_X3Y117 TIEOFF internal 2)
	)
	(tile 3 11 CLBLM_X3Y117 CLBLM 2
		(primitive_site SLICE_X4Y117 SLICEM internal 50)
		(primitive_site SLICE_X5Y117 SLICEL internal 45)
	)
	(tile 3 12 INT_X4Y117 INT 1
		(primitive_site TIEOFF_X4Y117 TIEOFF internal 2)
	)
	(tile 3 13 CLBLL_X4Y117 CLBLL 2
		(primitive_site SLICE_X6Y117 SLICEL internal 45)
		(primitive_site SLICE_X7Y117 SLICEL internal 45)
	)
	(tile 3 14 INT_X5Y117 INT 1
		(primitive_site TIEOFF_X5Y117 TIEOFF internal 2)
	)
	(tile 3 15 INT_INTERFACE_X5Y117 INT_INTERFACE 0
	)
	(tile 3 16 NULL_X16Y123 NULL 0
	)
	(tile 3 17 INT_X6Y117 INT 1
		(primitive_site TIEOFF_X6Y117 TIEOFF internal 2)
	)
	(tile 3 18 CLBLM_X6Y117 CLBLM 2
		(primitive_site SLICE_X8Y117 SLICEM internal 50)
		(primitive_site SLICE_X9Y117 SLICEL internal 45)
	)
	(tile 3 19 INT_X7Y117 INT 1
		(primitive_site TIEOFF_X7Y117 TIEOFF internal 2)
	)
	(tile 3 20 CLBLM_X7Y117 CLBLM 2
		(primitive_site SLICE_X10Y117 SLICEM internal 50)
		(primitive_site SLICE_X11Y117 SLICEL internal 45)
	)
	(tile 3 21 VBRK_X7Y117 VBRK 0
	)
	(tile 3 22 INT_X8Y117 INT 1
		(primitive_site TIEOFF_X8Y117 TIEOFF internal 2)
	)
	(tile 3 23 INT_INTERFACE_X8Y117 INT_INTERFACE 0
	)
	(tile 3 24 NULL_X24Y123 NULL 0
	)
	(tile 3 25 INT_X9Y117 INT 1
		(primitive_site TIEOFF_X10Y117 TIEOFF internal 2)
	)
	(tile 3 26 CLBLM_X9Y117 CLBLM 2
		(primitive_site SLICE_X12Y117 SLICEM internal 50)
		(primitive_site SLICE_X13Y117 SLICEL internal 45)
	)
	(tile 3 27 INT_X10Y117 INT 1
		(primitive_site TIEOFF_X11Y117 TIEOFF internal 2)
	)
	(tile 3 28 CLBLM_X10Y117 CLBLM 2
		(primitive_site SLICE_X14Y117 SLICEM internal 50)
		(primitive_site SLICE_X15Y117 SLICEL internal 45)
	)
	(tile 3 29 INT_X11Y117 INT 1
		(primitive_site TIEOFF_X12Y117 TIEOFF internal 2)
	)
	(tile 3 30 CLBLM_X11Y117 CLBLM 2
		(primitive_site SLICE_X16Y117 SLICEM internal 50)
		(primitive_site SLICE_X17Y117 SLICEL internal 45)
	)
	(tile 3 31 INT_X12Y117 INT 1
		(primitive_site TIEOFF_X13Y117 TIEOFF internal 2)
	)
	(tile 3 32 CLBLM_X12Y117 CLBLM 2
		(primitive_site SLICE_X18Y117 SLICEM internal 50)
		(primitive_site SLICE_X19Y117 SLICEL internal 45)
	)
	(tile 3 33 VBRK_X12Y117 VBRK 0
	)
	(tile 3 34 INT_X13Y117 INT 1
		(primitive_site TIEOFF_X14Y117 TIEOFF internal 2)
	)
	(tile 3 35 INT_INTERFACE_X13Y117 INT_INTERFACE 0
	)
	(tile 3 36 NULL_X36Y123 NULL 0
	)
	(tile 3 37 INT_X14Y117 INT 1
		(primitive_site TIEOFF_X16Y117 TIEOFF internal 2)
	)
	(tile 3 38 CLBLM_X14Y117 CLBLM 2
		(primitive_site SLICE_X20Y117 SLICEM internal 50)
		(primitive_site SLICE_X21Y117 SLICEL internal 45)
	)
	(tile 3 39 INT_X15Y117 INT 1
		(primitive_site TIEOFF_X17Y117 TIEOFF internal 2)
	)
	(tile 3 40 CLBLM_X15Y117 CLBLM 2
		(primitive_site SLICE_X22Y117 SLICEM internal 50)
		(primitive_site SLICE_X23Y117 SLICEL internal 45)
	)
	(tile 3 41 INT_X16Y117 INT 1
		(primitive_site TIEOFF_X18Y117 TIEOFF internal 2)
	)
	(tile 3 42 INT_INTERFACE_X16Y117 INT_INTERFACE 0
	)
	(tile 3 43 NULL_X43Y123 NULL 0
	)
	(tile 3 44 INT_X17Y117 INT 1
		(primitive_site TIEOFF_X19Y117 TIEOFF internal 2)
	)
	(tile 3 45 CLBLM_X17Y117 CLBLM 2
		(primitive_site SLICE_X24Y117 SLICEM internal 50)
		(primitive_site SLICE_X25Y117 SLICEL internal 45)
	)
	(tile 3 46 INT_X18Y117 INT 1
		(primitive_site TIEOFF_X20Y117 TIEOFF internal 2)
	)
	(tile 3 47 CLBLM_X18Y117 CLBLM 2
		(primitive_site SLICE_X26Y117 SLICEM internal 50)
		(primitive_site SLICE_X27Y117 SLICEL internal 45)
	)
	(tile 3 48 VBRK_X18Y117 VBRK 0
	)
	(tile 3 49 INT_X19Y117 INT 1
		(primitive_site TIEOFF_X21Y117 TIEOFF internal 2)
	)
	(tile 3 50 INT_INTERFACE_X19Y117 INT_INTERFACE 0
	)
	(tile 3 51 NULL_X51Y123 NULL 0
	)
	(tile 3 52 INT_X20Y117 INT 1
		(primitive_site TIEOFF_X23Y117 TIEOFF internal 2)
	)
	(tile 3 53 CLBLM_X20Y117 CLBLM 2
		(primitive_site SLICE_X28Y117 SLICEM internal 50)
		(primitive_site SLICE_X29Y117 SLICEL internal 45)
	)
	(tile 3 54 INT_X21Y117 INT 1
		(primitive_site TIEOFF_X24Y117 TIEOFF internal 2)
	)
	(tile 3 55 CLBLM_X21Y117 CLBLM 2
		(primitive_site SLICE_X30Y117 SLICEM internal 50)
		(primitive_site SLICE_X31Y117 SLICEL internal 45)
	)
	(tile 3 56 INT_X22Y117 INT 1
		(primitive_site TIEOFF_X25Y117 TIEOFF internal 2)
	)
	(tile 3 57 INT_INTERFACE_X22Y117 INT_INTERFACE 0
	)
	(tile 3 58 NULL_X58Y123 NULL 0
	)
	(tile 3 59 INT_X23Y117 INT 1
		(primitive_site TIEOFF_X26Y117 TIEOFF internal 2)
	)
	(tile 3 60 CLBLM_X23Y117 CLBLM 2
		(primitive_site SLICE_X32Y117 SLICEM internal 50)
		(primitive_site SLICE_X33Y117 SLICEL internal 45)
	)
	(tile 3 61 INT_X24Y117 INT 1
		(primitive_site TIEOFF_X27Y117 TIEOFF internal 2)
	)
	(tile 3 62 CLBLL_X24Y117 CLBLL 2
		(primitive_site SLICE_X34Y117 SLICEL internal 45)
		(primitive_site SLICE_X35Y117 SLICEL internal 45)
	)
	(tile 3 63 VBRK_X24Y117 VBRK 0
	)
	(tile 3 64 NULL_X64Y123 NULL 0
	)
	(tile 3 65 NULL_X65Y123 NULL 0
	)
	(tile 3 66 INT_X25Y117 INT 1
		(primitive_site TIEOFF_X28Y117 TIEOFF internal 2)
	)
	(tile 3 67 IOI_L_INT_INTERFACE_X25Y117 IOI_L_INT_INTERFACE 0
	)
	(tile 3 68 VBRK_X25Y117 VBRK 0
	)
	(tile 3 69 INT_X26Y117 INT 1
		(primitive_site TIEOFF_X29Y117 TIEOFF internal 2)
	)
	(tile 3 70 CLBLM_X26Y117 CLBLM 2
		(primitive_site SLICE_X36Y117 SLICEM internal 50)
		(primitive_site SLICE_X37Y117 SLICEL internal 45)
	)
	(tile 3 71 INT_X27Y117 INT 1
		(primitive_site TIEOFF_X30Y117 TIEOFF internal 2)
	)
	(tile 3 72 CLBLL_X27Y117 CLBLL 2
		(primitive_site SLICE_X38Y117 SLICEL internal 45)
		(primitive_site SLICE_X39Y117 SLICEL internal 45)
	)
	(tile 3 73 INT_X28Y117 INT 1
		(primitive_site TIEOFF_X31Y117 TIEOFF internal 2)
	)
	(tile 3 74 CLBLM_X28Y117 CLBLM 2
		(primitive_site SLICE_X40Y117 SLICEM internal 50)
		(primitive_site SLICE_X41Y117 SLICEL internal 45)
	)
	(tile 3 75 INT_X29Y117 INT 1
		(primitive_site TIEOFF_X32Y117 TIEOFF internal 2)
	)
	(tile 3 76 CLBLL_X29Y117 CLBLL 2
		(primitive_site SLICE_X42Y117 SLICEL internal 45)
		(primitive_site SLICE_X43Y117 SLICEL internal 45)
	)
	(tile 3 77 VBRK_X29Y117 VBRK 0
	)
	(tile 3 78 INT_X30Y117 INT 1
		(primitive_site TIEOFF_X33Y117 TIEOFF internal 2)
	)
	(tile 3 79 CLBLL_X30Y117 CLBLL 2
		(primitive_site SLICE_X44Y117 SLICEL internal 45)
		(primitive_site SLICE_X45Y117 SLICEL internal 45)
	)
	(tile 3 80 INT_X31Y117 INT 1
		(primitive_site TIEOFF_X34Y117 TIEOFF internal 2)
	)
	(tile 3 81 CLBLL_X31Y117 CLBLL 2
		(primitive_site SLICE_X46Y117 SLICEL internal 45)
		(primitive_site SLICE_X47Y117 SLICEL internal 45)
	)
	(tile 3 82 INT_X32Y117 INT 1
		(primitive_site TIEOFF_X35Y117 TIEOFF internal 2)
	)
	(tile 3 83 CLBLL_X32Y117 CLBLL 2
		(primitive_site SLICE_X48Y117 SLICEL internal 45)
		(primitive_site SLICE_X49Y117 SLICEL internal 45)
	)
	(tile 3 84 INT_X33Y117 INT 1
		(primitive_site TIEOFF_X36Y117 TIEOFF internal 2)
	)
	(tile 3 85 CLBLL_X33Y117 CLBLL 2
		(primitive_site SLICE_X50Y117 SLICEL internal 45)
		(primitive_site SLICE_X51Y117 SLICEL internal 45)
	)
	(tile 3 86 INT_X34Y117 INT 1
		(primitive_site TIEOFF_X37Y117 TIEOFF internal 2)
	)
	(tile 3 87 CLBLL_X34Y117 CLBLL 2
		(primitive_site SLICE_X52Y117 SLICEL internal 45)
		(primitive_site SLICE_X53Y117 SLICEL internal 45)
	)
	(tile 3 88 INT_X35Y117 INT 1
		(primitive_site TIEOFF_X38Y117 TIEOFF internal 2)
	)
	(tile 3 89 CLBLL_X35Y117 CLBLL 2
		(primitive_site SLICE_X54Y117 SLICEL internal 45)
		(primitive_site SLICE_X55Y117 SLICEL internal 45)
	)
	(tile 3 90 VFRAME_NOMON_X35Y117 VFRAME_NOMON 0
	)
	(tile 3 91 INT_X36Y117 INT 1
		(primitive_site TIEOFF_X39Y117 TIEOFF internal 2)
	)
	(tile 3 92 INT_INTERFACE_X36Y117 INT_INTERFACE 0
	)
	(tile 3 93 NULL_X93Y123 NULL 0
	)
	(tile 3 94 INT_X37Y117 INT 1
		(primitive_site TIEOFF_X40Y117 TIEOFF internal 2)
	)
	(tile 3 95 CLBLM_X37Y117 CLBLM 2
		(primitive_site SLICE_X56Y117 SLICEM internal 50)
		(primitive_site SLICE_X57Y117 SLICEL internal 45)
	)
	(tile 3 96 INT_X38Y117 INT 1
		(primitive_site TIEOFF_X41Y117 TIEOFF internal 2)
	)
	(tile 3 97 CLBLL_X38Y117 CLBLL 2
		(primitive_site SLICE_X58Y117 SLICEL internal 45)
		(primitive_site SLICE_X59Y117 SLICEL internal 45)
	)
	(tile 3 98 INT_X39Y117 INT 1
		(primitive_site TIEOFF_X42Y117 TIEOFF internal 2)
	)
	(tile 3 99 CLBLM_X39Y117 CLBLM 2
		(primitive_site SLICE_X60Y117 SLICEM internal 50)
		(primitive_site SLICE_X61Y117 SLICEL internal 45)
	)
	(tile 3 100 INT_X40Y117 INT 1
		(primitive_site TIEOFF_X43Y117 TIEOFF internal 2)
	)
	(tile 3 101 CLBLL_X40Y117 CLBLL 2
		(primitive_site SLICE_X62Y117 SLICEL internal 45)
		(primitive_site SLICE_X63Y117 SLICEL internal 45)
	)
	(tile 3 102 VBRK_X40Y117 VBRK 0
	)
	(tile 3 103 INT_X41Y117 INT 1
		(primitive_site TIEOFF_X44Y117 TIEOFF internal 2)
	)
	(tile 3 104 INT_INTERFACE_X41Y117 INT_INTERFACE 0
	)
	(tile 3 105 NULL_X105Y123 NULL 0
	)
	(tile 3 106 NULL_X106Y123 NULL 0
	)
	(tile 3 107 VBRK_X106Y123 VBRK 0
	)
	(tile 3 108 INT_X42Y117 INT 1
		(primitive_site TIEOFF_X45Y117 TIEOFF internal 2)
	)
	(tile 3 109 CLBLM_X42Y117 CLBLM 2
		(primitive_site SLICE_X64Y117 SLICEM internal 50)
		(primitive_site SLICE_X65Y117 SLICEL internal 45)
	)
	(tile 3 110 INT_X43Y117 INT 1
		(primitive_site TIEOFF_X46Y117 TIEOFF internal 2)
	)
	(tile 3 111 CLBLL_X43Y117 CLBLL 2
		(primitive_site SLICE_X66Y117 SLICEL internal 45)
		(primitive_site SLICE_X67Y117 SLICEL internal 45)
	)
	(tile 3 112 INT_X44Y117 INT 1
		(primitive_site TIEOFF_X47Y117 TIEOFF internal 2)
	)
	(tile 3 113 INT_INTERFACE_X44Y117 INT_INTERFACE 0
	)
	(tile 3 114 NULL_X114Y123 NULL 0
	)
	(tile 3 115 INT_X45Y117 INT 1
		(primitive_site TIEOFF_X48Y117 TIEOFF internal 2)
	)
	(tile 3 116 CLBLM_X45Y117 CLBLM 2
		(primitive_site SLICE_X68Y117 SLICEM internal 50)
		(primitive_site SLICE_X69Y117 SLICEL internal 45)
	)
	(tile 3 117 INT_X46Y117 INT 1
		(primitive_site TIEOFF_X49Y117 TIEOFF internal 2)
	)
	(tile 3 118 CLBLM_X46Y117 CLBLM 2
		(primitive_site SLICE_X70Y117 SLICEM internal 50)
		(primitive_site SLICE_X71Y117 SLICEL internal 45)
	)
	(tile 3 119 INT_X47Y117 INT 1
		(primitive_site TIEOFF_X50Y117 TIEOFF internal 2)
	)
	(tile 3 120 INT_INTERFACE_X47Y117 INT_INTERFACE 0
	)
	(tile 3 121 NULL_X121Y123 NULL 0
	)
	(tile 3 122 VBRK_X47Y117 VBRK 0
	)
	(tile 3 123 INT_X48Y117 INT 1
		(primitive_site TIEOFF_X52Y117 TIEOFF internal 2)
	)
	(tile 3 124 CLBLM_X48Y117 CLBLM 2
		(primitive_site SLICE_X72Y117 SLICEM internal 50)
		(primitive_site SLICE_X73Y117 SLICEL internal 45)
	)
	(tile 3 125 INT_X49Y117 INT 1
		(primitive_site TIEOFF_X53Y117 TIEOFF internal 2)
	)
	(tile 3 126 CLBLM_X49Y117 CLBLM 2
		(primitive_site SLICE_X74Y117 SLICEM internal 50)
		(primitive_site SLICE_X75Y117 SLICEL internal 45)
	)
	(tile 3 127 INT_X50Y117 INT 1
		(primitive_site TIEOFF_X54Y117 TIEOFF internal 2)
	)
	(tile 3 128 INT_INTERFACE_X50Y117 INT_INTERFACE 0
	)
	(tile 3 129 NULL_X129Y123 NULL 0
	)
	(tile 3 130 INT_X51Y117 INT 1
		(primitive_site TIEOFF_X55Y117 TIEOFF internal 2)
	)
	(tile 3 131 CLBLM_X51Y117 CLBLM 2
		(primitive_site SLICE_X76Y117 SLICEM internal 50)
		(primitive_site SLICE_X77Y117 SLICEL internal 45)
	)
	(tile 3 132 INT_X52Y117 INT 1
		(primitive_site TIEOFF_X56Y117 TIEOFF internal 2)
	)
	(tile 3 133 CLBLM_X52Y117 CLBLM 2
		(primitive_site SLICE_X78Y117 SLICEM internal 50)
		(primitive_site SLICE_X79Y117 SLICEL internal 45)
	)
	(tile 3 134 INT_X53Y117 INT 1
		(primitive_site TIEOFF_X57Y117 TIEOFF internal 2)
	)
	(tile 3 135 INT_INTERFACE_X53Y117 INT_INTERFACE 0
	)
	(tile 3 136 NULL_X136Y123 NULL 0
	)
	(tile 3 137 VBRK_X53Y117 VBRK 0
	)
	(tile 3 138 INT_X54Y117 INT 1
		(primitive_site TIEOFF_X59Y117 TIEOFF internal 2)
	)
	(tile 3 139 CLBLM_X54Y117 CLBLM 2
		(primitive_site SLICE_X80Y117 SLICEM internal 50)
		(primitive_site SLICE_X81Y117 SLICEL internal 45)
	)
	(tile 3 140 INT_X55Y117 INT 1
		(primitive_site TIEOFF_X60Y117 TIEOFF internal 2)
	)
	(tile 3 141 CLBLM_X55Y117 CLBLM 2
		(primitive_site SLICE_X82Y117 SLICEM internal 50)
		(primitive_site SLICE_X83Y117 SLICEL internal 45)
	)
	(tile 3 142 INT_X56Y117 INT 1
		(primitive_site TIEOFF_X61Y117 TIEOFF internal 2)
	)
	(tile 3 143 CLBLM_X56Y117 CLBLM 2
		(primitive_site SLICE_X84Y117 SLICEM internal 50)
		(primitive_site SLICE_X85Y117 SLICEL internal 45)
	)
	(tile 3 144 INT_X57Y117 INT 1
		(primitive_site TIEOFF_X62Y117 TIEOFF internal 2)
	)
	(tile 3 145 CLBLM_X57Y117 CLBLM 2
		(primitive_site SLICE_X86Y117 SLICEM internal 50)
		(primitive_site SLICE_X87Y117 SLICEL internal 45)
	)
	(tile 3 146 INT_X58Y117 INT 1
		(primitive_site TIEOFF_X63Y117 TIEOFF internal 2)
	)
	(tile 3 147 INT_INTERFACE_X58Y117 INT_INTERFACE 0
	)
	(tile 3 148 NULL_X148Y123 NULL 0
	)
	(tile 3 149 VBRK_X58Y117 VBRK 0
	)
	(tile 3 150 INT_X59Y117 INT 1
		(primitive_site TIEOFF_X65Y117 TIEOFF internal 2)
	)
	(tile 3 151 CLBLM_X59Y117 CLBLM 2
		(primitive_site SLICE_X88Y117 SLICEM internal 50)
		(primitive_site SLICE_X89Y117 SLICEL internal 45)
	)
	(tile 3 152 INT_X60Y117 INT 1
		(primitive_site TIEOFF_X66Y117 TIEOFF internal 2)
	)
	(tile 3 153 CLBLM_X60Y117 CLBLM 2
		(primitive_site SLICE_X90Y117 SLICEM internal 50)
		(primitive_site SLICE_X91Y117 SLICEL internal 45)
	)
	(tile 3 154 INT_X61Y117 INT 1
		(primitive_site TIEOFF_X67Y117 TIEOFF internal 2)
	)
	(tile 3 155 INT_INTERFACE_X61Y117 INT_INTERFACE 0
	)
	(tile 3 156 NULL_X156Y123 NULL 0
	)
	(tile 3 157 INT_X62Y117 INT 1
		(primitive_site TIEOFF_X68Y117 TIEOFF internal 2)
	)
	(tile 3 158 CLBLM_X62Y117 CLBLM 2
		(primitive_site SLICE_X92Y117 SLICEM internal 50)
		(primitive_site SLICE_X93Y117 SLICEL internal 45)
	)
	(tile 3 159 INT_X63Y117 INT 1
		(primitive_site TIEOFF_X69Y117 TIEOFF internal 2)
	)
	(tile 3 160 CLBLL_X63Y117 CLBLL 2
		(primitive_site SLICE_X94Y117 SLICEL internal 45)
		(primitive_site SLICE_X95Y117 SLICEL internal 45)
	)
	(tile 3 161 VBRK_X63Y117 VBRK 0
	)
	(tile 3 162 INT_X64Y117 INT 1
		(primitive_site TIEOFF_X70Y117 TIEOFF internal 2)
	)
	(tile 3 163 CLBLM_X64Y117 CLBLM 2
		(primitive_site SLICE_X96Y117 SLICEM internal 50)
		(primitive_site SLICE_X97Y117 SLICEL internal 45)
	)
	(tile 3 164 INT_X65Y117 INT 1
		(primitive_site TIEOFF_X71Y117 TIEOFF internal 2)
	)
	(tile 3 165 CLBLL_X65Y117 CLBLL 2
		(primitive_site SLICE_X98Y117 SLICEL internal 45)
		(primitive_site SLICE_X99Y117 SLICEL internal 45)
	)
	(tile 3 166 INT_X66Y117 INT 1
		(primitive_site TIEOFF_X72Y117 TIEOFF internal 2)
	)
	(tile 3 167 CLBLL_X66Y117 CLBLL 2
		(primitive_site SLICE_X100Y117 SLICEL internal 45)
		(primitive_site SLICE_X101Y117 SLICEL internal 45)
	)
	(tile 3 168 INT_X67Y117 INT 1
		(primitive_site TIEOFF_X73Y117 TIEOFF internal 2)
	)
	(tile 3 169 CLBLM_X67Y117 CLBLM 2
		(primitive_site SLICE_X102Y117 SLICEM internal 50)
		(primitive_site SLICE_X103Y117 SLICEL internal 45)
	)
	(tile 3 170 INT_X68Y117 INT 1
		(primitive_site TIEOFF_X74Y117 TIEOFF internal 2)
	)
	(tile 3 171 CLBLL_X68Y117 CLBLL 2
		(primitive_site SLICE_X104Y117 SLICEL internal 45)
		(primitive_site SLICE_X105Y117 SLICEL internal 45)
	)
	(tile 3 172 INT_X69Y117 INT 1
		(primitive_site TIEOFF_X75Y117 TIEOFF internal 2)
	)
	(tile 3 173 INT_INTERFACE_X69Y117 INT_INTERFACE 0
	)
	(tile 3 174 NULL_X174Y123 NULL 0
	)
	(tile 3 175 INT_X70Y117 INT 1
		(primitive_site TIEOFF_X76Y117 TIEOFF internal 2)
	)
	(tile 3 176 GTX_INT_INTERFACE_X70Y117 GTX_INT_INTERFACE 0
	)
	(tile 3 177 R_TERM_INT_X70Y117 R_TERM_INT 0
	)
	(tile 3 178 NULL_X178Y123 NULL 0
	)
	(tile 4 0 LIOB_X0Y116 LIOB 2
		(primitive_site IOB_X0Y116 IOBS unbonded 13)
		(primitive_site IOB_X0Y117 IOBM unbonded 13)
	)
	(tile 4 1 LIOI_X0Y116 LIOI 6
		(primitive_site IODELAY_X0Y116 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y116 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y117 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y117 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y117 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y116 OLOGICE1 internal 32)
	)
	(tile 4 2 L_TERM_INT_X0Y116 L_TERM_INT 0
	)
	(tile 4 3 INT_X0Y116 INT 1
		(primitive_site TIEOFF_X0Y116 TIEOFF internal 2)
	)
	(tile 4 4 IOI_L_INT_INTERFACE_X0Y116 IOI_L_INT_INTERFACE 0
	)
	(tile 4 5 VBRK_X0Y116 VBRK 0
	)
	(tile 4 6 INT_X1Y116 INT 1
		(primitive_site TIEOFF_X1Y116 TIEOFF internal 2)
	)
	(tile 4 7 CLBLM_X1Y116 CLBLM 2
		(primitive_site SLICE_X0Y116 SLICEM internal 50)
		(primitive_site SLICE_X1Y116 SLICEL internal 45)
	)
	(tile 4 8 INT_X2Y116 INT 1
		(primitive_site TIEOFF_X2Y116 TIEOFF internal 2)
	)
	(tile 4 9 CLBLL_X2Y116 CLBLL 2
		(primitive_site SLICE_X2Y116 SLICEL internal 45)
		(primitive_site SLICE_X3Y116 SLICEL internal 45)
	)
	(tile 4 10 INT_X3Y116 INT 1
		(primitive_site TIEOFF_X3Y116 TIEOFF internal 2)
	)
	(tile 4 11 CLBLM_X3Y116 CLBLM 2
		(primitive_site SLICE_X4Y116 SLICEM internal 50)
		(primitive_site SLICE_X5Y116 SLICEL internal 45)
	)
	(tile 4 12 INT_X4Y116 INT 1
		(primitive_site TIEOFF_X4Y116 TIEOFF internal 2)
	)
	(tile 4 13 CLBLL_X4Y116 CLBLL 2
		(primitive_site SLICE_X6Y116 SLICEL internal 45)
		(primitive_site SLICE_X7Y116 SLICEL internal 45)
	)
	(tile 4 14 INT_X5Y116 INT 1
		(primitive_site TIEOFF_X5Y116 TIEOFF internal 2)
	)
	(tile 4 15 INT_INTERFACE_X5Y116 INT_INTERFACE 0
	)
	(tile 4 16 NULL_X16Y122 NULL 0
	)
	(tile 4 17 INT_X6Y116 INT 1
		(primitive_site TIEOFF_X6Y116 TIEOFF internal 2)
	)
	(tile 4 18 CLBLM_X6Y116 CLBLM 2
		(primitive_site SLICE_X8Y116 SLICEM internal 50)
		(primitive_site SLICE_X9Y116 SLICEL internal 45)
	)
	(tile 4 19 INT_X7Y116 INT 1
		(primitive_site TIEOFF_X7Y116 TIEOFF internal 2)
	)
	(tile 4 20 CLBLM_X7Y116 CLBLM 2
		(primitive_site SLICE_X10Y116 SLICEM internal 50)
		(primitive_site SLICE_X11Y116 SLICEL internal 45)
	)
	(tile 4 21 VBRK_X7Y116 VBRK 0
	)
	(tile 4 22 INT_X8Y116 INT 1
		(primitive_site TIEOFF_X8Y116 TIEOFF internal 2)
	)
	(tile 4 23 INT_INTERFACE_X8Y116 INT_INTERFACE 0
	)
	(tile 4 24 NULL_X24Y122 NULL 0
	)
	(tile 4 25 INT_X9Y116 INT 1
		(primitive_site TIEOFF_X10Y116 TIEOFF internal 2)
	)
	(tile 4 26 CLBLM_X9Y116 CLBLM 2
		(primitive_site SLICE_X12Y116 SLICEM internal 50)
		(primitive_site SLICE_X13Y116 SLICEL internal 45)
	)
	(tile 4 27 INT_X10Y116 INT 1
		(primitive_site TIEOFF_X11Y116 TIEOFF internal 2)
	)
	(tile 4 28 CLBLM_X10Y116 CLBLM 2
		(primitive_site SLICE_X14Y116 SLICEM internal 50)
		(primitive_site SLICE_X15Y116 SLICEL internal 45)
	)
	(tile 4 29 INT_X11Y116 INT 1
		(primitive_site TIEOFF_X12Y116 TIEOFF internal 2)
	)
	(tile 4 30 CLBLM_X11Y116 CLBLM 2
		(primitive_site SLICE_X16Y116 SLICEM internal 50)
		(primitive_site SLICE_X17Y116 SLICEL internal 45)
	)
	(tile 4 31 INT_X12Y116 INT 1
		(primitive_site TIEOFF_X13Y116 TIEOFF internal 2)
	)
	(tile 4 32 CLBLM_X12Y116 CLBLM 2
		(primitive_site SLICE_X18Y116 SLICEM internal 50)
		(primitive_site SLICE_X19Y116 SLICEL internal 45)
	)
	(tile 4 33 VBRK_X12Y116 VBRK 0
	)
	(tile 4 34 INT_X13Y116 INT 1
		(primitive_site TIEOFF_X14Y116 TIEOFF internal 2)
	)
	(tile 4 35 INT_INTERFACE_X13Y116 INT_INTERFACE 0
	)
	(tile 4 36 NULL_X36Y122 NULL 0
	)
	(tile 4 37 INT_X14Y116 INT 1
		(primitive_site TIEOFF_X16Y116 TIEOFF internal 2)
	)
	(tile 4 38 CLBLM_X14Y116 CLBLM 2
		(primitive_site SLICE_X20Y116 SLICEM internal 50)
		(primitive_site SLICE_X21Y116 SLICEL internal 45)
	)
	(tile 4 39 INT_X15Y116 INT 1
		(primitive_site TIEOFF_X17Y116 TIEOFF internal 2)
	)
	(tile 4 40 CLBLM_X15Y116 CLBLM 2
		(primitive_site SLICE_X22Y116 SLICEM internal 50)
		(primitive_site SLICE_X23Y116 SLICEL internal 45)
	)
	(tile 4 41 INT_X16Y116 INT 1
		(primitive_site TIEOFF_X18Y116 TIEOFF internal 2)
	)
	(tile 4 42 INT_INTERFACE_X16Y116 INT_INTERFACE 0
	)
	(tile 4 43 NULL_X43Y122 NULL 0
	)
	(tile 4 44 INT_X17Y116 INT 1
		(primitive_site TIEOFF_X19Y116 TIEOFF internal 2)
	)
	(tile 4 45 CLBLM_X17Y116 CLBLM 2
		(primitive_site SLICE_X24Y116 SLICEM internal 50)
		(primitive_site SLICE_X25Y116 SLICEL internal 45)
	)
	(tile 4 46 INT_X18Y116 INT 1
		(primitive_site TIEOFF_X20Y116 TIEOFF internal 2)
	)
	(tile 4 47 CLBLM_X18Y116 CLBLM 2
		(primitive_site SLICE_X26Y116 SLICEM internal 50)
		(primitive_site SLICE_X27Y116 SLICEL internal 45)
	)
	(tile 4 48 VBRK_X18Y116 VBRK 0
	)
	(tile 4 49 INT_X19Y116 INT 1
		(primitive_site TIEOFF_X21Y116 TIEOFF internal 2)
	)
	(tile 4 50 INT_INTERFACE_X19Y116 INT_INTERFACE 0
	)
	(tile 4 51 NULL_X51Y122 NULL 0
	)
	(tile 4 52 INT_X20Y116 INT 1
		(primitive_site TIEOFF_X23Y116 TIEOFF internal 2)
	)
	(tile 4 53 CLBLM_X20Y116 CLBLM 2
		(primitive_site SLICE_X28Y116 SLICEM internal 50)
		(primitive_site SLICE_X29Y116 SLICEL internal 45)
	)
	(tile 4 54 INT_X21Y116 INT 1
		(primitive_site TIEOFF_X24Y116 TIEOFF internal 2)
	)
	(tile 4 55 CLBLM_X21Y116 CLBLM 2
		(primitive_site SLICE_X30Y116 SLICEM internal 50)
		(primitive_site SLICE_X31Y116 SLICEL internal 45)
	)
	(tile 4 56 INT_X22Y116 INT 1
		(primitive_site TIEOFF_X25Y116 TIEOFF internal 2)
	)
	(tile 4 57 INT_INTERFACE_X22Y116 INT_INTERFACE 0
	)
	(tile 4 58 NULL_X58Y122 NULL 0
	)
	(tile 4 59 INT_X23Y116 INT 1
		(primitive_site TIEOFF_X26Y116 TIEOFF internal 2)
	)
	(tile 4 60 CLBLM_X23Y116 CLBLM 2
		(primitive_site SLICE_X32Y116 SLICEM internal 50)
		(primitive_site SLICE_X33Y116 SLICEL internal 45)
	)
	(tile 4 61 INT_X24Y116 INT 1
		(primitive_site TIEOFF_X27Y116 TIEOFF internal 2)
	)
	(tile 4 62 CLBLL_X24Y116 CLBLL 2
		(primitive_site SLICE_X34Y116 SLICEL internal 45)
		(primitive_site SLICE_X35Y116 SLICEL internal 45)
	)
	(tile 4 63 VBRK_X24Y116 VBRK 0
	)
	(tile 4 64 LIOB_FT_X25Y116 LIOB_FT 2
		(primitive_site IOB_X1Y116 IOBS unbonded 13)
		(primitive_site IOB_X1Y117 IOBM unbonded 13)
	)
	(tile 4 65 LIOI_X25Y116 LIOI 6
		(primitive_site IODELAY_X1Y116 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y116 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y117 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y117 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y117 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y116 OLOGICE1 internal 32)
	)
	(tile 4 66 INT_X25Y116 INT 1
		(primitive_site TIEOFF_X28Y116 TIEOFF internal 2)
	)
	(tile 4 67 IOI_L_INT_INTERFACE_X25Y116 IOI_L_INT_INTERFACE 0
	)
	(tile 4 68 VBRK_X25Y116 VBRK 0
	)
	(tile 4 69 INT_X26Y116 INT 1
		(primitive_site TIEOFF_X29Y116 TIEOFF internal 2)
	)
	(tile 4 70 CLBLM_X26Y116 CLBLM 2
		(primitive_site SLICE_X36Y116 SLICEM internal 50)
		(primitive_site SLICE_X37Y116 SLICEL internal 45)
	)
	(tile 4 71 INT_X27Y116 INT 1
		(primitive_site TIEOFF_X30Y116 TIEOFF internal 2)
	)
	(tile 4 72 CLBLL_X27Y116 CLBLL 2
		(primitive_site SLICE_X38Y116 SLICEL internal 45)
		(primitive_site SLICE_X39Y116 SLICEL internal 45)
	)
	(tile 4 73 INT_X28Y116 INT 1
		(primitive_site TIEOFF_X31Y116 TIEOFF internal 2)
	)
	(tile 4 74 CLBLM_X28Y116 CLBLM 2
		(primitive_site SLICE_X40Y116 SLICEM internal 50)
		(primitive_site SLICE_X41Y116 SLICEL internal 45)
	)
	(tile 4 75 INT_X29Y116 INT 1
		(primitive_site TIEOFF_X32Y116 TIEOFF internal 2)
	)
	(tile 4 76 CLBLL_X29Y116 CLBLL 2
		(primitive_site SLICE_X42Y116 SLICEL internal 45)
		(primitive_site SLICE_X43Y116 SLICEL internal 45)
	)
	(tile 4 77 VBRK_X29Y116 VBRK 0
	)
	(tile 4 78 INT_X30Y116 INT 1
		(primitive_site TIEOFF_X33Y116 TIEOFF internal 2)
	)
	(tile 4 79 CLBLL_X30Y116 CLBLL 2
		(primitive_site SLICE_X44Y116 SLICEL internal 45)
		(primitive_site SLICE_X45Y116 SLICEL internal 45)
	)
	(tile 4 80 INT_X31Y116 INT 1
		(primitive_site TIEOFF_X34Y116 TIEOFF internal 2)
	)
	(tile 4 81 CLBLL_X31Y116 CLBLL 2
		(primitive_site SLICE_X46Y116 SLICEL internal 45)
		(primitive_site SLICE_X47Y116 SLICEL internal 45)
	)
	(tile 4 82 INT_X32Y116 INT 1
		(primitive_site TIEOFF_X35Y116 TIEOFF internal 2)
	)
	(tile 4 83 CLBLL_X32Y116 CLBLL 2
		(primitive_site SLICE_X48Y116 SLICEL internal 45)
		(primitive_site SLICE_X49Y116 SLICEL internal 45)
	)
	(tile 4 84 INT_X33Y116 INT 1
		(primitive_site TIEOFF_X36Y116 TIEOFF internal 2)
	)
	(tile 4 85 CLBLL_X33Y116 CLBLL 2
		(primitive_site SLICE_X50Y116 SLICEL internal 45)
		(primitive_site SLICE_X51Y116 SLICEL internal 45)
	)
	(tile 4 86 INT_X34Y116 INT 1
		(primitive_site TIEOFF_X37Y116 TIEOFF internal 2)
	)
	(tile 4 87 CLBLL_X34Y116 CLBLL 2
		(primitive_site SLICE_X52Y116 SLICEL internal 45)
		(primitive_site SLICE_X53Y116 SLICEL internal 45)
	)
	(tile 4 88 INT_X35Y116 INT 1
		(primitive_site TIEOFF_X38Y116 TIEOFF internal 2)
	)
	(tile 4 89 CLBLL_X35Y116 CLBLL 2
		(primitive_site SLICE_X54Y116 SLICEL internal 45)
		(primitive_site SLICE_X55Y116 SLICEL internal 45)
	)
	(tile 4 90 VFRAME_NOMON_X35Y116 VFRAME_NOMON 0
	)
	(tile 4 91 INT_X36Y116 INT 1
		(primitive_site TIEOFF_X39Y116 TIEOFF internal 2)
	)
	(tile 4 92 INT_INTERFACE_X36Y116 INT_INTERFACE 0
	)
	(tile 4 93 NULL_X93Y122 NULL 0
	)
	(tile 4 94 INT_X37Y116 INT 1
		(primitive_site TIEOFF_X40Y116 TIEOFF internal 2)
	)
	(tile 4 95 CLBLM_X37Y116 CLBLM 2
		(primitive_site SLICE_X56Y116 SLICEM internal 50)
		(primitive_site SLICE_X57Y116 SLICEL internal 45)
	)
	(tile 4 96 INT_X38Y116 INT 1
		(primitive_site TIEOFF_X41Y116 TIEOFF internal 2)
	)
	(tile 4 97 CLBLL_X38Y116 CLBLL 2
		(primitive_site SLICE_X58Y116 SLICEL internal 45)
		(primitive_site SLICE_X59Y116 SLICEL internal 45)
	)
	(tile 4 98 INT_X39Y116 INT 1
		(primitive_site TIEOFF_X42Y116 TIEOFF internal 2)
	)
	(tile 4 99 CLBLM_X39Y116 CLBLM 2
		(primitive_site SLICE_X60Y116 SLICEM internal 50)
		(primitive_site SLICE_X61Y116 SLICEL internal 45)
	)
	(tile 4 100 INT_X40Y116 INT 1
		(primitive_site TIEOFF_X43Y116 TIEOFF internal 2)
	)
	(tile 4 101 CLBLL_X40Y116 CLBLL 2
		(primitive_site SLICE_X62Y116 SLICEL internal 45)
		(primitive_site SLICE_X63Y116 SLICEL internal 45)
	)
	(tile 4 102 VBRK_X40Y116 VBRK 0
	)
	(tile 4 103 INT_X41Y116 INT 1
		(primitive_site TIEOFF_X44Y116 TIEOFF internal 2)
	)
	(tile 4 104 INT_INTERFACE_X41Y116 INT_INTERFACE 0
	)
	(tile 4 105 RIOI_X41Y116 RIOI 6
		(primitive_site OLOGIC_X2Y116 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y116 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y116 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y117 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y117 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y117 ILOGICE1 internal 28)
	)
	(tile 4 106 RIOB_X41Y116 RIOB 2
		(primitive_site IOB_X2Y116 IOBS unbonded 13)
		(primitive_site IOB_X2Y117 IOBM unbonded 13)
	)
	(tile 4 107 VBRK_X41Y116 VBRK 0
	)
	(tile 4 108 INT_X42Y116 INT 1
		(primitive_site TIEOFF_X45Y116 TIEOFF internal 2)
	)
	(tile 4 109 CLBLM_X42Y116 CLBLM 2
		(primitive_site SLICE_X64Y116 SLICEM internal 50)
		(primitive_site SLICE_X65Y116 SLICEL internal 45)
	)
	(tile 4 110 INT_X43Y116 INT 1
		(primitive_site TIEOFF_X46Y116 TIEOFF internal 2)
	)
	(tile 4 111 CLBLL_X43Y116 CLBLL 2
		(primitive_site SLICE_X66Y116 SLICEL internal 45)
		(primitive_site SLICE_X67Y116 SLICEL internal 45)
	)
	(tile 4 112 INT_X44Y116 INT 1
		(primitive_site TIEOFF_X47Y116 TIEOFF internal 2)
	)
	(tile 4 113 INT_INTERFACE_X44Y116 INT_INTERFACE 0
	)
	(tile 4 114 NULL_X114Y122 NULL 0
	)
	(tile 4 115 INT_X45Y116 INT 1
		(primitive_site TIEOFF_X48Y116 TIEOFF internal 2)
	)
	(tile 4 116 CLBLM_X45Y116 CLBLM 2
		(primitive_site SLICE_X68Y116 SLICEM internal 50)
		(primitive_site SLICE_X69Y116 SLICEL internal 45)
	)
	(tile 4 117 INT_X46Y116 INT 1
		(primitive_site TIEOFF_X49Y116 TIEOFF internal 2)
	)
	(tile 4 118 CLBLM_X46Y116 CLBLM 2
		(primitive_site SLICE_X70Y116 SLICEM internal 50)
		(primitive_site SLICE_X71Y116 SLICEL internal 45)
	)
	(tile 4 119 INT_X47Y116 INT 1
		(primitive_site TIEOFF_X50Y116 TIEOFF internal 2)
	)
	(tile 4 120 INT_INTERFACE_X47Y116 INT_INTERFACE 0
	)
	(tile 4 121 NULL_X121Y122 NULL 0
	)
	(tile 4 122 VBRK_X47Y116 VBRK 0
	)
	(tile 4 123 INT_X48Y116 INT 1
		(primitive_site TIEOFF_X52Y116 TIEOFF internal 2)
	)
	(tile 4 124 CLBLM_X48Y116 CLBLM 2
		(primitive_site SLICE_X72Y116 SLICEM internal 50)
		(primitive_site SLICE_X73Y116 SLICEL internal 45)
	)
	(tile 4 125 INT_X49Y116 INT 1
		(primitive_site TIEOFF_X53Y116 TIEOFF internal 2)
	)
	(tile 4 126 CLBLM_X49Y116 CLBLM 2
		(primitive_site SLICE_X74Y116 SLICEM internal 50)
		(primitive_site SLICE_X75Y116 SLICEL internal 45)
	)
	(tile 4 127 INT_X50Y116 INT 1
		(primitive_site TIEOFF_X54Y116 TIEOFF internal 2)
	)
	(tile 4 128 INT_INTERFACE_X50Y116 INT_INTERFACE 0
	)
	(tile 4 129 NULL_X129Y122 NULL 0
	)
	(tile 4 130 INT_X51Y116 INT 1
		(primitive_site TIEOFF_X55Y116 TIEOFF internal 2)
	)
	(tile 4 131 CLBLM_X51Y116 CLBLM 2
		(primitive_site SLICE_X76Y116 SLICEM internal 50)
		(primitive_site SLICE_X77Y116 SLICEL internal 45)
	)
	(tile 4 132 INT_X52Y116 INT 1
		(primitive_site TIEOFF_X56Y116 TIEOFF internal 2)
	)
	(tile 4 133 CLBLM_X52Y116 CLBLM 2
		(primitive_site SLICE_X78Y116 SLICEM internal 50)
		(primitive_site SLICE_X79Y116 SLICEL internal 45)
	)
	(tile 4 134 INT_X53Y116 INT 1
		(primitive_site TIEOFF_X57Y116 TIEOFF internal 2)
	)
	(tile 4 135 INT_INTERFACE_X53Y116 INT_INTERFACE 0
	)
	(tile 4 136 NULL_X136Y122 NULL 0
	)
	(tile 4 137 VBRK_X53Y116 VBRK 0
	)
	(tile 4 138 INT_X54Y116 INT 1
		(primitive_site TIEOFF_X59Y116 TIEOFF internal 2)
	)
	(tile 4 139 CLBLM_X54Y116 CLBLM 2
		(primitive_site SLICE_X80Y116 SLICEM internal 50)
		(primitive_site SLICE_X81Y116 SLICEL internal 45)
	)
	(tile 4 140 INT_X55Y116 INT 1
		(primitive_site TIEOFF_X60Y116 TIEOFF internal 2)
	)
	(tile 4 141 CLBLM_X55Y116 CLBLM 2
		(primitive_site SLICE_X82Y116 SLICEM internal 50)
		(primitive_site SLICE_X83Y116 SLICEL internal 45)
	)
	(tile 4 142 INT_X56Y116 INT 1
		(primitive_site TIEOFF_X61Y116 TIEOFF internal 2)
	)
	(tile 4 143 CLBLM_X56Y116 CLBLM 2
		(primitive_site SLICE_X84Y116 SLICEM internal 50)
		(primitive_site SLICE_X85Y116 SLICEL internal 45)
	)
	(tile 4 144 INT_X57Y116 INT 1
		(primitive_site TIEOFF_X62Y116 TIEOFF internal 2)
	)
	(tile 4 145 CLBLM_X57Y116 CLBLM 2
		(primitive_site SLICE_X86Y116 SLICEM internal 50)
		(primitive_site SLICE_X87Y116 SLICEL internal 45)
	)
	(tile 4 146 INT_X58Y116 INT 1
		(primitive_site TIEOFF_X63Y116 TIEOFF internal 2)
	)
	(tile 4 147 INT_INTERFACE_X58Y116 INT_INTERFACE 0
	)
	(tile 4 148 NULL_X148Y122 NULL 0
	)
	(tile 4 149 VBRK_X58Y116 VBRK 0
	)
	(tile 4 150 INT_X59Y116 INT 1
		(primitive_site TIEOFF_X65Y116 TIEOFF internal 2)
	)
	(tile 4 151 CLBLM_X59Y116 CLBLM 2
		(primitive_site SLICE_X88Y116 SLICEM internal 50)
		(primitive_site SLICE_X89Y116 SLICEL internal 45)
	)
	(tile 4 152 INT_X60Y116 INT 1
		(primitive_site TIEOFF_X66Y116 TIEOFF internal 2)
	)
	(tile 4 153 CLBLM_X60Y116 CLBLM 2
		(primitive_site SLICE_X90Y116 SLICEM internal 50)
		(primitive_site SLICE_X91Y116 SLICEL internal 45)
	)
	(tile 4 154 INT_X61Y116 INT 1
		(primitive_site TIEOFF_X67Y116 TIEOFF internal 2)
	)
	(tile 4 155 INT_INTERFACE_X61Y116 INT_INTERFACE 0
	)
	(tile 4 156 NULL_X156Y122 NULL 0
	)
	(tile 4 157 INT_X62Y116 INT 1
		(primitive_site TIEOFF_X68Y116 TIEOFF internal 2)
	)
	(tile 4 158 CLBLM_X62Y116 CLBLM 2
		(primitive_site SLICE_X92Y116 SLICEM internal 50)
		(primitive_site SLICE_X93Y116 SLICEL internal 45)
	)
	(tile 4 159 INT_X63Y116 INT 1
		(primitive_site TIEOFF_X69Y116 TIEOFF internal 2)
	)
	(tile 4 160 CLBLL_X63Y116 CLBLL 2
		(primitive_site SLICE_X94Y116 SLICEL internal 45)
		(primitive_site SLICE_X95Y116 SLICEL internal 45)
	)
	(tile 4 161 VBRK_X63Y116 VBRK 0
	)
	(tile 4 162 INT_X64Y116 INT 1
		(primitive_site TIEOFF_X70Y116 TIEOFF internal 2)
	)
	(tile 4 163 CLBLM_X64Y116 CLBLM 2
		(primitive_site SLICE_X96Y116 SLICEM internal 50)
		(primitive_site SLICE_X97Y116 SLICEL internal 45)
	)
	(tile 4 164 INT_X65Y116 INT 1
		(primitive_site TIEOFF_X71Y116 TIEOFF internal 2)
	)
	(tile 4 165 CLBLL_X65Y116 CLBLL 2
		(primitive_site SLICE_X98Y116 SLICEL internal 45)
		(primitive_site SLICE_X99Y116 SLICEL internal 45)
	)
	(tile 4 166 INT_X66Y116 INT 1
		(primitive_site TIEOFF_X72Y116 TIEOFF internal 2)
	)
	(tile 4 167 CLBLL_X66Y116 CLBLL 2
		(primitive_site SLICE_X100Y116 SLICEL internal 45)
		(primitive_site SLICE_X101Y116 SLICEL internal 45)
	)
	(tile 4 168 INT_X67Y116 INT 1
		(primitive_site TIEOFF_X73Y116 TIEOFF internal 2)
	)
	(tile 4 169 CLBLM_X67Y116 CLBLM 2
		(primitive_site SLICE_X102Y116 SLICEM internal 50)
		(primitive_site SLICE_X103Y116 SLICEL internal 45)
	)
	(tile 4 170 INT_X68Y116 INT 1
		(primitive_site TIEOFF_X74Y116 TIEOFF internal 2)
	)
	(tile 4 171 CLBLL_X68Y116 CLBLL 2
		(primitive_site SLICE_X104Y116 SLICEL internal 45)
		(primitive_site SLICE_X105Y116 SLICEL internal 45)
	)
	(tile 4 172 INT_X69Y116 INT 1
		(primitive_site TIEOFF_X75Y116 TIEOFF internal 2)
	)
	(tile 4 173 INT_INTERFACE_X69Y116 INT_INTERFACE 0
	)
	(tile 4 174 NULL_X174Y122 NULL 0
	)
	(tile 4 175 INT_X70Y116 INT 1
		(primitive_site TIEOFF_X76Y116 TIEOFF internal 2)
	)
	(tile 4 176 GTX_INT_INTERFACE_X70Y116 GTX_INT_INTERFACE 0
	)
	(tile 4 177 R_TERM_INT_X70Y116 R_TERM_INT 0
	)
	(tile 4 178 NULL_X178Y122 NULL 0
	)
	(tile 5 0 NULL_X0Y121 NULL 0
	)
	(tile 5 1 NULL_X1Y121 NULL 0
	)
	(tile 5 2 L_TERM_INT_X0Y115 L_TERM_INT 0
	)
	(tile 5 3 INT_X0Y115 INT 1
		(primitive_site TIEOFF_X0Y115 TIEOFF internal 2)
	)
	(tile 5 4 IOI_L_INT_INTERFACE_X0Y115 IOI_L_INT_INTERFACE 0
	)
	(tile 5 5 VBRK_X0Y115 VBRK 0
	)
	(tile 5 6 INT_X1Y115 INT 1
		(primitive_site TIEOFF_X1Y115 TIEOFF internal 2)
	)
	(tile 5 7 CLBLM_X1Y115 CLBLM 2
		(primitive_site SLICE_X0Y115 SLICEM internal 50)
		(primitive_site SLICE_X1Y115 SLICEL internal 45)
	)
	(tile 5 8 INT_X2Y115 INT 1
		(primitive_site TIEOFF_X2Y115 TIEOFF internal 2)
	)
	(tile 5 9 CLBLL_X2Y115 CLBLL 2
		(primitive_site SLICE_X2Y115 SLICEL internal 45)
		(primitive_site SLICE_X3Y115 SLICEL internal 45)
	)
	(tile 5 10 INT_X3Y115 INT 1
		(primitive_site TIEOFF_X3Y115 TIEOFF internal 2)
	)
	(tile 5 11 CLBLM_X3Y115 CLBLM 2
		(primitive_site SLICE_X4Y115 SLICEM internal 50)
		(primitive_site SLICE_X5Y115 SLICEL internal 45)
	)
	(tile 5 12 INT_X4Y115 INT 1
		(primitive_site TIEOFF_X4Y115 TIEOFF internal 2)
	)
	(tile 5 13 CLBLL_X4Y115 CLBLL 2
		(primitive_site SLICE_X6Y115 SLICEL internal 45)
		(primitive_site SLICE_X7Y115 SLICEL internal 45)
	)
	(tile 5 14 INT_X5Y115 INT 1
		(primitive_site TIEOFF_X5Y115 TIEOFF internal 2)
	)
	(tile 5 15 INT_INTERFACE_X5Y115 INT_INTERFACE 0
	)
	(tile 5 16 BRAM_X5Y115 BRAM 3
		(primitive_site RAMB18_X0Y46 FIFO18E1 internal 158)
		(primitive_site RAMB18_X0Y47 RAMB18E1 internal 158)
		(primitive_site RAMB36_X0Y23 RAMBFIFO36E1 internal 356)
	)
	(tile 5 17 INT_X6Y115 INT 1
		(primitive_site TIEOFF_X6Y115 TIEOFF internal 2)
	)
	(tile 5 18 CLBLM_X6Y115 CLBLM 2
		(primitive_site SLICE_X8Y115 SLICEM internal 50)
		(primitive_site SLICE_X9Y115 SLICEL internal 45)
	)
	(tile 5 19 INT_X7Y115 INT 1
		(primitive_site TIEOFF_X7Y115 TIEOFF internal 2)
	)
	(tile 5 20 CLBLM_X7Y115 CLBLM 2
		(primitive_site SLICE_X10Y115 SLICEM internal 50)
		(primitive_site SLICE_X11Y115 SLICEL internal 45)
	)
	(tile 5 21 VBRK_X7Y115 VBRK 0
	)
	(tile 5 22 INT_X8Y115 INT 1
		(primitive_site TIEOFF_X8Y115 TIEOFF internal 2)
	)
	(tile 5 23 INT_INTERFACE_X8Y115 INT_INTERFACE 0
	)
	(tile 5 24 DSP_X8Y115 DSP 3
		(primitive_site DSP48_X0Y46 DSP48E1 internal 417)
		(primitive_site DSP48_X0Y47 DSP48E1 internal 417)
		(primitive_site TIEOFF_X9Y115 TIEOFF internal 2)
	)
	(tile 5 25 INT_X9Y115 INT 1
		(primitive_site TIEOFF_X10Y115 TIEOFF internal 2)
	)
	(tile 5 26 CLBLM_X9Y115 CLBLM 2
		(primitive_site SLICE_X12Y115 SLICEM internal 50)
		(primitive_site SLICE_X13Y115 SLICEL internal 45)
	)
	(tile 5 27 INT_X10Y115 INT 1
		(primitive_site TIEOFF_X11Y115 TIEOFF internal 2)
	)
	(tile 5 28 CLBLM_X10Y115 CLBLM 2
		(primitive_site SLICE_X14Y115 SLICEM internal 50)
		(primitive_site SLICE_X15Y115 SLICEL internal 45)
	)
	(tile 5 29 INT_X11Y115 INT 1
		(primitive_site TIEOFF_X12Y115 TIEOFF internal 2)
	)
	(tile 5 30 CLBLM_X11Y115 CLBLM 2
		(primitive_site SLICE_X16Y115 SLICEM internal 50)
		(primitive_site SLICE_X17Y115 SLICEL internal 45)
	)
	(tile 5 31 INT_X12Y115 INT 1
		(primitive_site TIEOFF_X13Y115 TIEOFF internal 2)
	)
	(tile 5 32 CLBLM_X12Y115 CLBLM 2
		(primitive_site SLICE_X18Y115 SLICEM internal 50)
		(primitive_site SLICE_X19Y115 SLICEL internal 45)
	)
	(tile 5 33 VBRK_X12Y115 VBRK 0
	)
	(tile 5 34 INT_X13Y115 INT 1
		(primitive_site TIEOFF_X14Y115 TIEOFF internal 2)
	)
	(tile 5 35 INT_INTERFACE_X13Y115 INT_INTERFACE 0
	)
	(tile 5 36 DSP_X13Y115 DSP 3
		(primitive_site DSP48_X1Y46 DSP48E1 internal 417)
		(primitive_site DSP48_X1Y47 DSP48E1 internal 417)
		(primitive_site TIEOFF_X15Y115 TIEOFF internal 2)
	)
	(tile 5 37 INT_X14Y115 INT 1
		(primitive_site TIEOFF_X16Y115 TIEOFF internal 2)
	)
	(tile 5 38 CLBLM_X14Y115 CLBLM 2
		(primitive_site SLICE_X20Y115 SLICEM internal 50)
		(primitive_site SLICE_X21Y115 SLICEL internal 45)
	)
	(tile 5 39 INT_X15Y115 INT 1
		(primitive_site TIEOFF_X17Y115 TIEOFF internal 2)
	)
	(tile 5 40 CLBLM_X15Y115 CLBLM 2
		(primitive_site SLICE_X22Y115 SLICEM internal 50)
		(primitive_site SLICE_X23Y115 SLICEL internal 45)
	)
	(tile 5 41 INT_X16Y115 INT 1
		(primitive_site TIEOFF_X18Y115 TIEOFF internal 2)
	)
	(tile 5 42 INT_INTERFACE_X16Y115 INT_INTERFACE 0
	)
	(tile 5 43 BRAM_X16Y115 BRAM 3
		(primitive_site RAMB18_X1Y46 FIFO18E1 internal 158)
		(primitive_site RAMB18_X1Y47 RAMB18E1 internal 158)
		(primitive_site RAMB36_X1Y23 RAMBFIFO36E1 internal 356)
	)
	(tile 5 44 INT_X17Y115 INT 1
		(primitive_site TIEOFF_X19Y115 TIEOFF internal 2)
	)
	(tile 5 45 CLBLM_X17Y115 CLBLM 2
		(primitive_site SLICE_X24Y115 SLICEM internal 50)
		(primitive_site SLICE_X25Y115 SLICEL internal 45)
	)
	(tile 5 46 INT_X18Y115 INT 1
		(primitive_site TIEOFF_X20Y115 TIEOFF internal 2)
	)
	(tile 5 47 CLBLM_X18Y115 CLBLM 2
		(primitive_site SLICE_X26Y115 SLICEM internal 50)
		(primitive_site SLICE_X27Y115 SLICEL internal 45)
	)
	(tile 5 48 VBRK_X18Y115 VBRK 0
	)
	(tile 5 49 INT_X19Y115 INT 1
		(primitive_site TIEOFF_X21Y115 TIEOFF internal 2)
	)
	(tile 5 50 INT_INTERFACE_X19Y115 INT_INTERFACE 0
	)
	(tile 5 51 DSP_X19Y115 DSP 3
		(primitive_site DSP48_X2Y46 DSP48E1 internal 417)
		(primitive_site DSP48_X2Y47 DSP48E1 internal 417)
		(primitive_site TIEOFF_X22Y115 TIEOFF internal 2)
	)
	(tile 5 52 INT_X20Y115 INT 1
		(primitive_site TIEOFF_X23Y115 TIEOFF internal 2)
	)
	(tile 5 53 CLBLM_X20Y115 CLBLM 2
		(primitive_site SLICE_X28Y115 SLICEM internal 50)
		(primitive_site SLICE_X29Y115 SLICEL internal 45)
	)
	(tile 5 54 INT_X21Y115 INT 1
		(primitive_site TIEOFF_X24Y115 TIEOFF internal 2)
	)
	(tile 5 55 CLBLM_X21Y115 CLBLM 2
		(primitive_site SLICE_X30Y115 SLICEM internal 50)
		(primitive_site SLICE_X31Y115 SLICEL internal 45)
	)
	(tile 5 56 INT_X22Y115 INT 1
		(primitive_site TIEOFF_X25Y115 TIEOFF internal 2)
	)
	(tile 5 57 INT_INTERFACE_X22Y115 INT_INTERFACE 0
	)
	(tile 5 58 BRAM_X22Y115 BRAM 3
		(primitive_site RAMB18_X2Y46 FIFO18E1 internal 158)
		(primitive_site RAMB18_X2Y47 RAMB18E1 internal 158)
		(primitive_site RAMB36_X2Y23 RAMBFIFO36E1 internal 356)
	)
	(tile 5 59 INT_X23Y115 INT 1
		(primitive_site TIEOFF_X26Y115 TIEOFF internal 2)
	)
	(tile 5 60 CLBLM_X23Y115 CLBLM 2
		(primitive_site SLICE_X32Y115 SLICEM internal 50)
		(primitive_site SLICE_X33Y115 SLICEL internal 45)
	)
	(tile 5 61 INT_X24Y115 INT 1
		(primitive_site TIEOFF_X27Y115 TIEOFF internal 2)
	)
	(tile 5 62 CLBLL_X24Y115 CLBLL 2
		(primitive_site SLICE_X34Y115 SLICEL internal 45)
		(primitive_site SLICE_X35Y115 SLICEL internal 45)
	)
	(tile 5 63 VBRK_X24Y115 VBRK 0
	)
	(tile 5 64 NULL_X64Y121 NULL 0
	)
	(tile 5 65 NULL_X65Y121 NULL 0
	)
	(tile 5 66 INT_X25Y115 INT 1
		(primitive_site TIEOFF_X28Y115 TIEOFF internal 2)
	)
	(tile 5 67 IOI_L_INT_INTERFACE_X25Y115 IOI_L_INT_INTERFACE 0
	)
	(tile 5 68 VBRK_X25Y115 VBRK 0
	)
	(tile 5 69 INT_X26Y115 INT 1
		(primitive_site TIEOFF_X29Y115 TIEOFF internal 2)
	)
	(tile 5 70 CLBLM_X26Y115 CLBLM 2
		(primitive_site SLICE_X36Y115 SLICEM internal 50)
		(primitive_site SLICE_X37Y115 SLICEL internal 45)
	)
	(tile 5 71 INT_X27Y115 INT 1
		(primitive_site TIEOFF_X30Y115 TIEOFF internal 2)
	)
	(tile 5 72 CLBLL_X27Y115 CLBLL 2
		(primitive_site SLICE_X38Y115 SLICEL internal 45)
		(primitive_site SLICE_X39Y115 SLICEL internal 45)
	)
	(tile 5 73 INT_X28Y115 INT 1
		(primitive_site TIEOFF_X31Y115 TIEOFF internal 2)
	)
	(tile 5 74 CLBLM_X28Y115 CLBLM 2
		(primitive_site SLICE_X40Y115 SLICEM internal 50)
		(primitive_site SLICE_X41Y115 SLICEL internal 45)
	)
	(tile 5 75 INT_X29Y115 INT 1
		(primitive_site TIEOFF_X32Y115 TIEOFF internal 2)
	)
	(tile 5 76 CLBLL_X29Y115 CLBLL 2
		(primitive_site SLICE_X42Y115 SLICEL internal 45)
		(primitive_site SLICE_X43Y115 SLICEL internal 45)
	)
	(tile 5 77 VBRK_X29Y115 VBRK 0
	)
	(tile 5 78 INT_X30Y115 INT 1
		(primitive_site TIEOFF_X33Y115 TIEOFF internal 2)
	)
	(tile 5 79 CLBLL_X30Y115 CLBLL 2
		(primitive_site SLICE_X44Y115 SLICEL internal 45)
		(primitive_site SLICE_X45Y115 SLICEL internal 45)
	)
	(tile 5 80 INT_X31Y115 INT 1
		(primitive_site TIEOFF_X34Y115 TIEOFF internal 2)
	)
	(tile 5 81 CLBLL_X31Y115 CLBLL 2
		(primitive_site SLICE_X46Y115 SLICEL internal 45)
		(primitive_site SLICE_X47Y115 SLICEL internal 45)
	)
	(tile 5 82 INT_X32Y115 INT 1
		(primitive_site TIEOFF_X35Y115 TIEOFF internal 2)
	)
	(tile 5 83 CLBLL_X32Y115 CLBLL 2
		(primitive_site SLICE_X48Y115 SLICEL internal 45)
		(primitive_site SLICE_X49Y115 SLICEL internal 45)
	)
	(tile 5 84 INT_X33Y115 INT 1
		(primitive_site TIEOFF_X36Y115 TIEOFF internal 2)
	)
	(tile 5 85 CLBLL_X33Y115 CLBLL 2
		(primitive_site SLICE_X50Y115 SLICEL internal 45)
		(primitive_site SLICE_X51Y115 SLICEL internal 45)
	)
	(tile 5 86 INT_X34Y115 INT 1
		(primitive_site TIEOFF_X37Y115 TIEOFF internal 2)
	)
	(tile 5 87 CLBLL_X34Y115 CLBLL 2
		(primitive_site SLICE_X52Y115 SLICEL internal 45)
		(primitive_site SLICE_X53Y115 SLICEL internal 45)
	)
	(tile 5 88 INT_X35Y115 INT 1
		(primitive_site TIEOFF_X38Y115 TIEOFF internal 2)
	)
	(tile 5 89 CLBLL_X35Y115 CLBLL 2
		(primitive_site SLICE_X54Y115 SLICEL internal 45)
		(primitive_site SLICE_X55Y115 SLICEL internal 45)
	)
	(tile 5 90 VFRAME_NOMON_X35Y115 VFRAME_NOMON 0
	)
	(tile 5 91 INT_X36Y115 INT 1
		(primitive_site TIEOFF_X39Y115 TIEOFF internal 2)
	)
	(tile 5 92 INT_INTERFACE_X36Y115 INT_INTERFACE 0
	)
	(tile 5 93 NULL_X93Y121 NULL 0
	)
	(tile 5 94 INT_X37Y115 INT 1
		(primitive_site TIEOFF_X40Y115 TIEOFF internal 2)
	)
	(tile 5 95 CLBLM_X37Y115 CLBLM 2
		(primitive_site SLICE_X56Y115 SLICEM internal 50)
		(primitive_site SLICE_X57Y115 SLICEL internal 45)
	)
	(tile 5 96 INT_X38Y115 INT 1
		(primitive_site TIEOFF_X41Y115 TIEOFF internal 2)
	)
	(tile 5 97 CLBLL_X38Y115 CLBLL 2
		(primitive_site SLICE_X58Y115 SLICEL internal 45)
		(primitive_site SLICE_X59Y115 SLICEL internal 45)
	)
	(tile 5 98 INT_X39Y115 INT 1
		(primitive_site TIEOFF_X42Y115 TIEOFF internal 2)
	)
	(tile 5 99 CLBLM_X39Y115 CLBLM 2
		(primitive_site SLICE_X60Y115 SLICEM internal 50)
		(primitive_site SLICE_X61Y115 SLICEL internal 45)
	)
	(tile 5 100 INT_X40Y115 INT 1
		(primitive_site TIEOFF_X43Y115 TIEOFF internal 2)
	)
	(tile 5 101 CLBLL_X40Y115 CLBLL 2
		(primitive_site SLICE_X62Y115 SLICEL internal 45)
		(primitive_site SLICE_X63Y115 SLICEL internal 45)
	)
	(tile 5 102 VBRK_X40Y115 VBRK 0
	)
	(tile 5 103 INT_X41Y115 INT 1
		(primitive_site TIEOFF_X44Y115 TIEOFF internal 2)
	)
	(tile 5 104 INT_INTERFACE_X41Y115 INT_INTERFACE 0
	)
	(tile 5 105 NULL_X105Y121 NULL 0
	)
	(tile 5 106 NULL_X106Y121 NULL 0
	)
	(tile 5 107 VBRK_X106Y121 VBRK 0
	)
	(tile 5 108 INT_X42Y115 INT 1
		(primitive_site TIEOFF_X45Y115 TIEOFF internal 2)
	)
	(tile 5 109 CLBLM_X42Y115 CLBLM 2
		(primitive_site SLICE_X64Y115 SLICEM internal 50)
		(primitive_site SLICE_X65Y115 SLICEL internal 45)
	)
	(tile 5 110 INT_X43Y115 INT 1
		(primitive_site TIEOFF_X46Y115 TIEOFF internal 2)
	)
	(tile 5 111 CLBLL_X43Y115 CLBLL 2
		(primitive_site SLICE_X66Y115 SLICEL internal 45)
		(primitive_site SLICE_X67Y115 SLICEL internal 45)
	)
	(tile 5 112 INT_X44Y115 INT 1
		(primitive_site TIEOFF_X47Y115 TIEOFF internal 2)
	)
	(tile 5 113 INT_INTERFACE_X44Y115 INT_INTERFACE 0
	)
	(tile 5 114 BRAM_X44Y115 BRAM 3
		(primitive_site RAMB18_X3Y46 FIFO18E1 internal 158)
		(primitive_site RAMB18_X3Y47 RAMB18E1 internal 158)
		(primitive_site RAMB36_X3Y23 RAMBFIFO36E1 internal 356)
	)
	(tile 5 115 INT_X45Y115 INT 1
		(primitive_site TIEOFF_X48Y115 TIEOFF internal 2)
	)
	(tile 5 116 CLBLM_X45Y115 CLBLM 2
		(primitive_site SLICE_X68Y115 SLICEM internal 50)
		(primitive_site SLICE_X69Y115 SLICEL internal 45)
	)
	(tile 5 117 INT_X46Y115 INT 1
		(primitive_site TIEOFF_X49Y115 TIEOFF internal 2)
	)
	(tile 5 118 CLBLM_X46Y115 CLBLM 2
		(primitive_site SLICE_X70Y115 SLICEM internal 50)
		(primitive_site SLICE_X71Y115 SLICEL internal 45)
	)
	(tile 5 119 INT_X47Y115 INT 1
		(primitive_site TIEOFF_X50Y115 TIEOFF internal 2)
	)
	(tile 5 120 INT_INTERFACE_X47Y115 INT_INTERFACE 0
	)
	(tile 5 121 DSP_X47Y115 DSP 3
		(primitive_site DSP48_X3Y46 DSP48E1 internal 417)
		(primitive_site DSP48_X3Y47 DSP48E1 internal 417)
		(primitive_site TIEOFF_X51Y115 TIEOFF internal 2)
	)
	(tile 5 122 VBRK_X47Y115 VBRK 0
	)
	(tile 5 123 INT_X48Y115 INT 1
		(primitive_site TIEOFF_X52Y115 TIEOFF internal 2)
	)
	(tile 5 124 CLBLM_X48Y115 CLBLM 2
		(primitive_site SLICE_X72Y115 SLICEM internal 50)
		(primitive_site SLICE_X73Y115 SLICEL internal 45)
	)
	(tile 5 125 INT_X49Y115 INT 1
		(primitive_site TIEOFF_X53Y115 TIEOFF internal 2)
	)
	(tile 5 126 CLBLM_X49Y115 CLBLM 2
		(primitive_site SLICE_X74Y115 SLICEM internal 50)
		(primitive_site SLICE_X75Y115 SLICEL internal 45)
	)
	(tile 5 127 INT_X50Y115 INT 1
		(primitive_site TIEOFF_X54Y115 TIEOFF internal 2)
	)
	(tile 5 128 INT_INTERFACE_X50Y115 INT_INTERFACE 0
	)
	(tile 5 129 BRAM_X50Y115 BRAM 3
		(primitive_site RAMB18_X4Y46 FIFO18E1 internal 158)
		(primitive_site RAMB18_X4Y47 RAMB18E1 internal 158)
		(primitive_site RAMB36_X4Y23 RAMBFIFO36E1 internal 356)
	)
	(tile 5 130 INT_X51Y115 INT 1
		(primitive_site TIEOFF_X55Y115 TIEOFF internal 2)
	)
	(tile 5 131 CLBLM_X51Y115 CLBLM 2
		(primitive_site SLICE_X76Y115 SLICEM internal 50)
		(primitive_site SLICE_X77Y115 SLICEL internal 45)
	)
	(tile 5 132 INT_X52Y115 INT 1
		(primitive_site TIEOFF_X56Y115 TIEOFF internal 2)
	)
	(tile 5 133 CLBLM_X52Y115 CLBLM 2
		(primitive_site SLICE_X78Y115 SLICEM internal 50)
		(primitive_site SLICE_X79Y115 SLICEL internal 45)
	)
	(tile 5 134 INT_X53Y115 INT 1
		(primitive_site TIEOFF_X57Y115 TIEOFF internal 2)
	)
	(tile 5 135 INT_INTERFACE_X53Y115 INT_INTERFACE 0
	)
	(tile 5 136 DSP_X53Y115 DSP 3
		(primitive_site DSP48_X4Y46 DSP48E1 internal 417)
		(primitive_site DSP48_X4Y47 DSP48E1 internal 417)
		(primitive_site TIEOFF_X58Y115 TIEOFF internal 2)
	)
	(tile 5 137 VBRK_X53Y115 VBRK 0
	)
	(tile 5 138 INT_X54Y115 INT 1
		(primitive_site TIEOFF_X59Y115 TIEOFF internal 2)
	)
	(tile 5 139 CLBLM_X54Y115 CLBLM 2
		(primitive_site SLICE_X80Y115 SLICEM internal 50)
		(primitive_site SLICE_X81Y115 SLICEL internal 45)
	)
	(tile 5 140 INT_X55Y115 INT 1
		(primitive_site TIEOFF_X60Y115 TIEOFF internal 2)
	)
	(tile 5 141 CLBLM_X55Y115 CLBLM 2
		(primitive_site SLICE_X82Y115 SLICEM internal 50)
		(primitive_site SLICE_X83Y115 SLICEL internal 45)
	)
	(tile 5 142 INT_X56Y115 INT 1
		(primitive_site TIEOFF_X61Y115 TIEOFF internal 2)
	)
	(tile 5 143 CLBLM_X56Y115 CLBLM 2
		(primitive_site SLICE_X84Y115 SLICEM internal 50)
		(primitive_site SLICE_X85Y115 SLICEL internal 45)
	)
	(tile 5 144 INT_X57Y115 INT 1
		(primitive_site TIEOFF_X62Y115 TIEOFF internal 2)
	)
	(tile 5 145 CLBLM_X57Y115 CLBLM 2
		(primitive_site SLICE_X86Y115 SLICEM internal 50)
		(primitive_site SLICE_X87Y115 SLICEL internal 45)
	)
	(tile 5 146 INT_X58Y115 INT 1
		(primitive_site TIEOFF_X63Y115 TIEOFF internal 2)
	)
	(tile 5 147 INT_INTERFACE_X58Y115 INT_INTERFACE 0
	)
	(tile 5 148 DSP_X58Y115 DSP 3
		(primitive_site DSP48_X5Y46 DSP48E1 internal 417)
		(primitive_site DSP48_X5Y47 DSP48E1 internal 417)
		(primitive_site TIEOFF_X64Y115 TIEOFF internal 2)
	)
	(tile 5 149 VBRK_X58Y115 VBRK 0
	)
	(tile 5 150 INT_X59Y115 INT 1
		(primitive_site TIEOFF_X65Y115 TIEOFF internal 2)
	)
	(tile 5 151 CLBLM_X59Y115 CLBLM 2
		(primitive_site SLICE_X88Y115 SLICEM internal 50)
		(primitive_site SLICE_X89Y115 SLICEL internal 45)
	)
	(tile 5 152 INT_X60Y115 INT 1
		(primitive_site TIEOFF_X66Y115 TIEOFF internal 2)
	)
	(tile 5 153 CLBLM_X60Y115 CLBLM 2
		(primitive_site SLICE_X90Y115 SLICEM internal 50)
		(primitive_site SLICE_X91Y115 SLICEL internal 45)
	)
	(tile 5 154 INT_X61Y115 INT 1
		(primitive_site TIEOFF_X67Y115 TIEOFF internal 2)
	)
	(tile 5 155 INT_INTERFACE_X61Y115 INT_INTERFACE 0
	)
	(tile 5 156 BRAM_X61Y115 BRAM 3
		(primitive_site RAMB18_X5Y46 FIFO18E1 internal 158)
		(primitive_site RAMB18_X5Y47 RAMB18E1 internal 158)
		(primitive_site RAMB36_X5Y23 RAMBFIFO36E1 internal 356)
	)
	(tile 5 157 INT_X62Y115 INT 1
		(primitive_site TIEOFF_X68Y115 TIEOFF internal 2)
	)
	(tile 5 158 CLBLM_X62Y115 CLBLM 2
		(primitive_site SLICE_X92Y115 SLICEM internal 50)
		(primitive_site SLICE_X93Y115 SLICEL internal 45)
	)
	(tile 5 159 INT_X63Y115 INT 1
		(primitive_site TIEOFF_X69Y115 TIEOFF internal 2)
	)
	(tile 5 160 CLBLL_X63Y115 CLBLL 2
		(primitive_site SLICE_X94Y115 SLICEL internal 45)
		(primitive_site SLICE_X95Y115 SLICEL internal 45)
	)
	(tile 5 161 VBRK_X63Y115 VBRK 0
	)
	(tile 5 162 INT_X64Y115 INT 1
		(primitive_site TIEOFF_X70Y115 TIEOFF internal 2)
	)
	(tile 5 163 CLBLM_X64Y115 CLBLM 2
		(primitive_site SLICE_X96Y115 SLICEM internal 50)
		(primitive_site SLICE_X97Y115 SLICEL internal 45)
	)
	(tile 5 164 INT_X65Y115 INT 1
		(primitive_site TIEOFF_X71Y115 TIEOFF internal 2)
	)
	(tile 5 165 CLBLL_X65Y115 CLBLL 2
		(primitive_site SLICE_X98Y115 SLICEL internal 45)
		(primitive_site SLICE_X99Y115 SLICEL internal 45)
	)
	(tile 5 166 INT_X66Y115 INT 1
		(primitive_site TIEOFF_X72Y115 TIEOFF internal 2)
	)
	(tile 5 167 CLBLL_X66Y115 CLBLL 2
		(primitive_site SLICE_X100Y115 SLICEL internal 45)
		(primitive_site SLICE_X101Y115 SLICEL internal 45)
	)
	(tile 5 168 INT_X67Y115 INT 1
		(primitive_site TIEOFF_X73Y115 TIEOFF internal 2)
	)
	(tile 5 169 CLBLM_X67Y115 CLBLM 2
		(primitive_site SLICE_X102Y115 SLICEM internal 50)
		(primitive_site SLICE_X103Y115 SLICEL internal 45)
	)
	(tile 5 170 INT_X68Y115 INT 1
		(primitive_site TIEOFF_X74Y115 TIEOFF internal 2)
	)
	(tile 5 171 CLBLL_X68Y115 CLBLL 2
		(primitive_site SLICE_X104Y115 SLICEL internal 45)
		(primitive_site SLICE_X105Y115 SLICEL internal 45)
	)
	(tile 5 172 INT_X69Y115 INT 1
		(primitive_site TIEOFF_X75Y115 TIEOFF internal 2)
	)
	(tile 5 173 INT_INTERFACE_X69Y115 INT_INTERFACE 0
	)
	(tile 5 174 BRAM_X69Y115 BRAM 3
		(primitive_site RAMB18_X6Y46 FIFO18E1 internal 158)
		(primitive_site RAMB18_X6Y47 RAMB18E1 internal 158)
		(primitive_site RAMB36_X6Y23 RAMBFIFO36E1 internal 356)
	)
	(tile 5 175 INT_X70Y115 INT 1
		(primitive_site TIEOFF_X76Y115 TIEOFF internal 2)
	)
	(tile 5 176 GTX_INT_INTERFACE_X70Y115 GTX_INT_INTERFACE 0
	)
	(tile 5 177 R_TERM_INT_X70Y115 R_TERM_INT 0
	)
	(tile 5 178 NULL_X178Y121 NULL 0
	)
	(tile 6 0 LIOB_X0Y114 LIOB 2
		(primitive_site IOB_X0Y114 IOBS unbonded 13)
		(primitive_site IOB_X0Y115 IOBM unbonded 13)
	)
	(tile 6 1 LIOI_X0Y114 LIOI 6
		(primitive_site IODELAY_X0Y114 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y114 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y115 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y115 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y115 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y114 OLOGICE1 internal 32)
	)
	(tile 6 2 L_TERM_INT_X0Y114 L_TERM_INT 0
	)
	(tile 6 3 INT_X0Y114 INT 1
		(primitive_site TIEOFF_X0Y114 TIEOFF internal 2)
	)
	(tile 6 4 IOI_L_INT_INTERFACE_X0Y114 IOI_L_INT_INTERFACE 0
	)
	(tile 6 5 VBRK_X0Y114 VBRK 0
	)
	(tile 6 6 INT_X1Y114 INT 1
		(primitive_site TIEOFF_X1Y114 TIEOFF internal 2)
	)
	(tile 6 7 CLBLM_X1Y114 CLBLM 2
		(primitive_site SLICE_X0Y114 SLICEM internal 50)
		(primitive_site SLICE_X1Y114 SLICEL internal 45)
	)
	(tile 6 8 INT_X2Y114 INT 1
		(primitive_site TIEOFF_X2Y114 TIEOFF internal 2)
	)
	(tile 6 9 CLBLL_X2Y114 CLBLL 2
		(primitive_site SLICE_X2Y114 SLICEL internal 45)
		(primitive_site SLICE_X3Y114 SLICEL internal 45)
	)
	(tile 6 10 INT_X3Y114 INT 1
		(primitive_site TIEOFF_X3Y114 TIEOFF internal 2)
	)
	(tile 6 11 CLBLM_X3Y114 CLBLM 2
		(primitive_site SLICE_X4Y114 SLICEM internal 50)
		(primitive_site SLICE_X5Y114 SLICEL internal 45)
	)
	(tile 6 12 INT_X4Y114 INT 1
		(primitive_site TIEOFF_X4Y114 TIEOFF internal 2)
	)
	(tile 6 13 CLBLL_X4Y114 CLBLL 2
		(primitive_site SLICE_X6Y114 SLICEL internal 45)
		(primitive_site SLICE_X7Y114 SLICEL internal 45)
	)
	(tile 6 14 INT_X5Y114 INT 1
		(primitive_site TIEOFF_X5Y114 TIEOFF internal 2)
	)
	(tile 6 15 INT_INTERFACE_X5Y114 INT_INTERFACE 0
	)
	(tile 6 16 NULL_X16Y120 NULL 0
	)
	(tile 6 17 INT_X6Y114 INT 1
		(primitive_site TIEOFF_X6Y114 TIEOFF internal 2)
	)
	(tile 6 18 CLBLM_X6Y114 CLBLM 2
		(primitive_site SLICE_X8Y114 SLICEM internal 50)
		(primitive_site SLICE_X9Y114 SLICEL internal 45)
	)
	(tile 6 19 INT_X7Y114 INT 1
		(primitive_site TIEOFF_X7Y114 TIEOFF internal 2)
	)
	(tile 6 20 CLBLM_X7Y114 CLBLM 2
		(primitive_site SLICE_X10Y114 SLICEM internal 50)
		(primitive_site SLICE_X11Y114 SLICEL internal 45)
	)
	(tile 6 21 VBRK_X7Y114 VBRK 0
	)
	(tile 6 22 INT_X8Y114 INT 1
		(primitive_site TIEOFF_X8Y114 TIEOFF internal 2)
	)
	(tile 6 23 INT_INTERFACE_X8Y114 INT_INTERFACE 0
	)
	(tile 6 24 NULL_X24Y120 NULL 0
	)
	(tile 6 25 INT_X9Y114 INT 1
		(primitive_site TIEOFF_X10Y114 TIEOFF internal 2)
	)
	(tile 6 26 CLBLM_X9Y114 CLBLM 2
		(primitive_site SLICE_X12Y114 SLICEM internal 50)
		(primitive_site SLICE_X13Y114 SLICEL internal 45)
	)
	(tile 6 27 INT_X10Y114 INT 1
		(primitive_site TIEOFF_X11Y114 TIEOFF internal 2)
	)
	(tile 6 28 CLBLM_X10Y114 CLBLM 2
		(primitive_site SLICE_X14Y114 SLICEM internal 50)
		(primitive_site SLICE_X15Y114 SLICEL internal 45)
	)
	(tile 6 29 INT_X11Y114 INT 1
		(primitive_site TIEOFF_X12Y114 TIEOFF internal 2)
	)
	(tile 6 30 CLBLM_X11Y114 CLBLM 2
		(primitive_site SLICE_X16Y114 SLICEM internal 50)
		(primitive_site SLICE_X17Y114 SLICEL internal 45)
	)
	(tile 6 31 INT_X12Y114 INT 1
		(primitive_site TIEOFF_X13Y114 TIEOFF internal 2)
	)
	(tile 6 32 CLBLM_X12Y114 CLBLM 2
		(primitive_site SLICE_X18Y114 SLICEM internal 50)
		(primitive_site SLICE_X19Y114 SLICEL internal 45)
	)
	(tile 6 33 VBRK_X12Y114 VBRK 0
	)
	(tile 6 34 INT_X13Y114 INT 1
		(primitive_site TIEOFF_X14Y114 TIEOFF internal 2)
	)
	(tile 6 35 INT_INTERFACE_X13Y114 INT_INTERFACE 0
	)
	(tile 6 36 NULL_X36Y120 NULL 0
	)
	(tile 6 37 INT_X14Y114 INT 1
		(primitive_site TIEOFF_X16Y114 TIEOFF internal 2)
	)
	(tile 6 38 CLBLM_X14Y114 CLBLM 2
		(primitive_site SLICE_X20Y114 SLICEM internal 50)
		(primitive_site SLICE_X21Y114 SLICEL internal 45)
	)
	(tile 6 39 INT_X15Y114 INT 1
		(primitive_site TIEOFF_X17Y114 TIEOFF internal 2)
	)
	(tile 6 40 CLBLM_X15Y114 CLBLM 2
		(primitive_site SLICE_X22Y114 SLICEM internal 50)
		(primitive_site SLICE_X23Y114 SLICEL internal 45)
	)
	(tile 6 41 INT_X16Y114 INT 1
		(primitive_site TIEOFF_X18Y114 TIEOFF internal 2)
	)
	(tile 6 42 INT_INTERFACE_X16Y114 INT_INTERFACE 0
	)
	(tile 6 43 NULL_X43Y120 NULL 0
	)
	(tile 6 44 INT_X17Y114 INT 1
		(primitive_site TIEOFF_X19Y114 TIEOFF internal 2)
	)
	(tile 6 45 CLBLM_X17Y114 CLBLM 2
		(primitive_site SLICE_X24Y114 SLICEM internal 50)
		(primitive_site SLICE_X25Y114 SLICEL internal 45)
	)
	(tile 6 46 INT_X18Y114 INT 1
		(primitive_site TIEOFF_X20Y114 TIEOFF internal 2)
	)
	(tile 6 47 CLBLM_X18Y114 CLBLM 2
		(primitive_site SLICE_X26Y114 SLICEM internal 50)
		(primitive_site SLICE_X27Y114 SLICEL internal 45)
	)
	(tile 6 48 VBRK_X18Y114 VBRK 0
	)
	(tile 6 49 INT_X19Y114 INT 1
		(primitive_site TIEOFF_X21Y114 TIEOFF internal 2)
	)
	(tile 6 50 INT_INTERFACE_X19Y114 INT_INTERFACE 0
	)
	(tile 6 51 NULL_X51Y120 NULL 0
	)
	(tile 6 52 INT_X20Y114 INT 1
		(primitive_site TIEOFF_X23Y114 TIEOFF internal 2)
	)
	(tile 6 53 CLBLM_X20Y114 CLBLM 2
		(primitive_site SLICE_X28Y114 SLICEM internal 50)
		(primitive_site SLICE_X29Y114 SLICEL internal 45)
	)
	(tile 6 54 INT_X21Y114 INT 1
		(primitive_site TIEOFF_X24Y114 TIEOFF internal 2)
	)
	(tile 6 55 CLBLM_X21Y114 CLBLM 2
		(primitive_site SLICE_X30Y114 SLICEM internal 50)
		(primitive_site SLICE_X31Y114 SLICEL internal 45)
	)
	(tile 6 56 INT_X22Y114 INT 1
		(primitive_site TIEOFF_X25Y114 TIEOFF internal 2)
	)
	(tile 6 57 INT_INTERFACE_X22Y114 INT_INTERFACE 0
	)
	(tile 6 58 NULL_X58Y120 NULL 0
	)
	(tile 6 59 INT_X23Y114 INT 1
		(primitive_site TIEOFF_X26Y114 TIEOFF internal 2)
	)
	(tile 6 60 CLBLM_X23Y114 CLBLM 2
		(primitive_site SLICE_X32Y114 SLICEM internal 50)
		(primitive_site SLICE_X33Y114 SLICEL internal 45)
	)
	(tile 6 61 INT_X24Y114 INT 1
		(primitive_site TIEOFF_X27Y114 TIEOFF internal 2)
	)
	(tile 6 62 CLBLL_X24Y114 CLBLL 2
		(primitive_site SLICE_X34Y114 SLICEL internal 45)
		(primitive_site SLICE_X35Y114 SLICEL internal 45)
	)
	(tile 6 63 VBRK_X24Y114 VBRK 0
	)
	(tile 6 64 LIOB_FT_X25Y114 LIOB_FT 2
		(primitive_site IOB_X1Y114 IOBS unbonded 13)
		(primitive_site IOB_X1Y115 IOBM unbonded 13)
	)
	(tile 6 65 LIOI_X25Y114 LIOI 6
		(primitive_site IODELAY_X1Y114 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y114 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y115 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y115 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y115 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y114 OLOGICE1 internal 32)
	)
	(tile 6 66 INT_X25Y114 INT 1
		(primitive_site TIEOFF_X28Y114 TIEOFF internal 2)
	)
	(tile 6 67 IOI_L_INT_INTERFACE_X25Y114 IOI_L_INT_INTERFACE 0
	)
	(tile 6 68 VBRK_X25Y114 VBRK 0
	)
	(tile 6 69 INT_X26Y114 INT 1
		(primitive_site TIEOFF_X29Y114 TIEOFF internal 2)
	)
	(tile 6 70 CLBLM_X26Y114 CLBLM 2
		(primitive_site SLICE_X36Y114 SLICEM internal 50)
		(primitive_site SLICE_X37Y114 SLICEL internal 45)
	)
	(tile 6 71 INT_X27Y114 INT 1
		(primitive_site TIEOFF_X30Y114 TIEOFF internal 2)
	)
	(tile 6 72 CLBLL_X27Y114 CLBLL 2
		(primitive_site SLICE_X38Y114 SLICEL internal 45)
		(primitive_site SLICE_X39Y114 SLICEL internal 45)
	)
	(tile 6 73 INT_X28Y114 INT 1
		(primitive_site TIEOFF_X31Y114 TIEOFF internal 2)
	)
	(tile 6 74 CLBLM_X28Y114 CLBLM 2
		(primitive_site SLICE_X40Y114 SLICEM internal 50)
		(primitive_site SLICE_X41Y114 SLICEL internal 45)
	)
	(tile 6 75 INT_X29Y114 INT 1
		(primitive_site TIEOFF_X32Y114 TIEOFF internal 2)
	)
	(tile 6 76 CLBLL_X29Y114 CLBLL 2
		(primitive_site SLICE_X42Y114 SLICEL internal 45)
		(primitive_site SLICE_X43Y114 SLICEL internal 45)
	)
	(tile 6 77 VBRK_X29Y114 VBRK 0
	)
	(tile 6 78 INT_X30Y114 INT 1
		(primitive_site TIEOFF_X33Y114 TIEOFF internal 2)
	)
	(tile 6 79 CLBLL_X30Y114 CLBLL 2
		(primitive_site SLICE_X44Y114 SLICEL internal 45)
		(primitive_site SLICE_X45Y114 SLICEL internal 45)
	)
	(tile 6 80 INT_X31Y114 INT 1
		(primitive_site TIEOFF_X34Y114 TIEOFF internal 2)
	)
	(tile 6 81 CLBLL_X31Y114 CLBLL 2
		(primitive_site SLICE_X46Y114 SLICEL internal 45)
		(primitive_site SLICE_X47Y114 SLICEL internal 45)
	)
	(tile 6 82 INT_X32Y114 INT 1
		(primitive_site TIEOFF_X35Y114 TIEOFF internal 2)
	)
	(tile 6 83 CLBLL_X32Y114 CLBLL 2
		(primitive_site SLICE_X48Y114 SLICEL internal 45)
		(primitive_site SLICE_X49Y114 SLICEL internal 45)
	)
	(tile 6 84 INT_X33Y114 INT 1
		(primitive_site TIEOFF_X36Y114 TIEOFF internal 2)
	)
	(tile 6 85 CLBLL_X33Y114 CLBLL 2
		(primitive_site SLICE_X50Y114 SLICEL internal 45)
		(primitive_site SLICE_X51Y114 SLICEL internal 45)
	)
	(tile 6 86 INT_X34Y114 INT 1
		(primitive_site TIEOFF_X37Y114 TIEOFF internal 2)
	)
	(tile 6 87 CLBLL_X34Y114 CLBLL 2
		(primitive_site SLICE_X52Y114 SLICEL internal 45)
		(primitive_site SLICE_X53Y114 SLICEL internal 45)
	)
	(tile 6 88 INT_X35Y114 INT 1
		(primitive_site TIEOFF_X38Y114 TIEOFF internal 2)
	)
	(tile 6 89 CLBLL_X35Y114 CLBLL 2
		(primitive_site SLICE_X54Y114 SLICEL internal 45)
		(primitive_site SLICE_X55Y114 SLICEL internal 45)
	)
	(tile 6 90 VFRAME_NOMON_X35Y114 VFRAME_NOMON 0
	)
	(tile 6 91 INT_X36Y114 INT 1
		(primitive_site TIEOFF_X39Y114 TIEOFF internal 2)
	)
	(tile 6 92 INT_INTERFACE_X36Y114 INT_INTERFACE 0
	)
	(tile 6 93 NULL_X93Y120 NULL 0
	)
	(tile 6 94 INT_X37Y114 INT 1
		(primitive_site TIEOFF_X40Y114 TIEOFF internal 2)
	)
	(tile 6 95 CLBLM_X37Y114 CLBLM 2
		(primitive_site SLICE_X56Y114 SLICEM internal 50)
		(primitive_site SLICE_X57Y114 SLICEL internal 45)
	)
	(tile 6 96 INT_X38Y114 INT 1
		(primitive_site TIEOFF_X41Y114 TIEOFF internal 2)
	)
	(tile 6 97 CLBLL_X38Y114 CLBLL 2
		(primitive_site SLICE_X58Y114 SLICEL internal 45)
		(primitive_site SLICE_X59Y114 SLICEL internal 45)
	)
	(tile 6 98 INT_X39Y114 INT 1
		(primitive_site TIEOFF_X42Y114 TIEOFF internal 2)
	)
	(tile 6 99 CLBLM_X39Y114 CLBLM 2
		(primitive_site SLICE_X60Y114 SLICEM internal 50)
		(primitive_site SLICE_X61Y114 SLICEL internal 45)
	)
	(tile 6 100 INT_X40Y114 INT 1
		(primitive_site TIEOFF_X43Y114 TIEOFF internal 2)
	)
	(tile 6 101 CLBLL_X40Y114 CLBLL 2
		(primitive_site SLICE_X62Y114 SLICEL internal 45)
		(primitive_site SLICE_X63Y114 SLICEL internal 45)
	)
	(tile 6 102 VBRK_X40Y114 VBRK 0
	)
	(tile 6 103 INT_X41Y114 INT 1
		(primitive_site TIEOFF_X44Y114 TIEOFF internal 2)
	)
	(tile 6 104 INT_INTERFACE_X41Y114 INT_INTERFACE 0
	)
	(tile 6 105 RIOI_X41Y114 RIOI 6
		(primitive_site OLOGIC_X2Y114 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y114 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y114 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y115 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y115 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y115 ILOGICE1 internal 28)
	)
	(tile 6 106 RIOB_X41Y114 RIOB 2
		(primitive_site IOB_X2Y114 IOBS unbonded 13)
		(primitive_site IOB_X2Y115 IOBM unbonded 13)
	)
	(tile 6 107 VBRK_X41Y114 VBRK 0
	)
	(tile 6 108 INT_X42Y114 INT 1
		(primitive_site TIEOFF_X45Y114 TIEOFF internal 2)
	)
	(tile 6 109 CLBLM_X42Y114 CLBLM 2
		(primitive_site SLICE_X64Y114 SLICEM internal 50)
		(primitive_site SLICE_X65Y114 SLICEL internal 45)
	)
	(tile 6 110 INT_X43Y114 INT 1
		(primitive_site TIEOFF_X46Y114 TIEOFF internal 2)
	)
	(tile 6 111 CLBLL_X43Y114 CLBLL 2
		(primitive_site SLICE_X66Y114 SLICEL internal 45)
		(primitive_site SLICE_X67Y114 SLICEL internal 45)
	)
	(tile 6 112 INT_X44Y114 INT 1
		(primitive_site TIEOFF_X47Y114 TIEOFF internal 2)
	)
	(tile 6 113 INT_INTERFACE_X44Y114 INT_INTERFACE 0
	)
	(tile 6 114 NULL_X114Y120 NULL 0
	)
	(tile 6 115 INT_X45Y114 INT 1
		(primitive_site TIEOFF_X48Y114 TIEOFF internal 2)
	)
	(tile 6 116 CLBLM_X45Y114 CLBLM 2
		(primitive_site SLICE_X68Y114 SLICEM internal 50)
		(primitive_site SLICE_X69Y114 SLICEL internal 45)
	)
	(tile 6 117 INT_X46Y114 INT 1
		(primitive_site TIEOFF_X49Y114 TIEOFF internal 2)
	)
	(tile 6 118 CLBLM_X46Y114 CLBLM 2
		(primitive_site SLICE_X70Y114 SLICEM internal 50)
		(primitive_site SLICE_X71Y114 SLICEL internal 45)
	)
	(tile 6 119 INT_X47Y114 INT 1
		(primitive_site TIEOFF_X50Y114 TIEOFF internal 2)
	)
	(tile 6 120 INT_INTERFACE_X47Y114 INT_INTERFACE 0
	)
	(tile 6 121 NULL_X121Y120 NULL 0
	)
	(tile 6 122 VBRK_X47Y114 VBRK 0
	)
	(tile 6 123 INT_X48Y114 INT 1
		(primitive_site TIEOFF_X52Y114 TIEOFF internal 2)
	)
	(tile 6 124 CLBLM_X48Y114 CLBLM 2
		(primitive_site SLICE_X72Y114 SLICEM internal 50)
		(primitive_site SLICE_X73Y114 SLICEL internal 45)
	)
	(tile 6 125 INT_X49Y114 INT 1
		(primitive_site TIEOFF_X53Y114 TIEOFF internal 2)
	)
	(tile 6 126 CLBLM_X49Y114 CLBLM 2
		(primitive_site SLICE_X74Y114 SLICEM internal 50)
		(primitive_site SLICE_X75Y114 SLICEL internal 45)
	)
	(tile 6 127 INT_X50Y114 INT 1
		(primitive_site TIEOFF_X54Y114 TIEOFF internal 2)
	)
	(tile 6 128 INT_INTERFACE_X50Y114 INT_INTERFACE 0
	)
	(tile 6 129 NULL_X129Y120 NULL 0
	)
	(tile 6 130 INT_X51Y114 INT 1
		(primitive_site TIEOFF_X55Y114 TIEOFF internal 2)
	)
	(tile 6 131 CLBLM_X51Y114 CLBLM 2
		(primitive_site SLICE_X76Y114 SLICEM internal 50)
		(primitive_site SLICE_X77Y114 SLICEL internal 45)
	)
	(tile 6 132 INT_X52Y114 INT 1
		(primitive_site TIEOFF_X56Y114 TIEOFF internal 2)
	)
	(tile 6 133 CLBLM_X52Y114 CLBLM 2
		(primitive_site SLICE_X78Y114 SLICEM internal 50)
		(primitive_site SLICE_X79Y114 SLICEL internal 45)
	)
	(tile 6 134 INT_X53Y114 INT 1
		(primitive_site TIEOFF_X57Y114 TIEOFF internal 2)
	)
	(tile 6 135 INT_INTERFACE_X53Y114 INT_INTERFACE 0
	)
	(tile 6 136 NULL_X136Y120 NULL 0
	)
	(tile 6 137 VBRK_X53Y114 VBRK 0
	)
	(tile 6 138 INT_X54Y114 INT 1
		(primitive_site TIEOFF_X59Y114 TIEOFF internal 2)
	)
	(tile 6 139 CLBLM_X54Y114 CLBLM 2
		(primitive_site SLICE_X80Y114 SLICEM internal 50)
		(primitive_site SLICE_X81Y114 SLICEL internal 45)
	)
	(tile 6 140 INT_X55Y114 INT 1
		(primitive_site TIEOFF_X60Y114 TIEOFF internal 2)
	)
	(tile 6 141 CLBLM_X55Y114 CLBLM 2
		(primitive_site SLICE_X82Y114 SLICEM internal 50)
		(primitive_site SLICE_X83Y114 SLICEL internal 45)
	)
	(tile 6 142 INT_X56Y114 INT 1
		(primitive_site TIEOFF_X61Y114 TIEOFF internal 2)
	)
	(tile 6 143 CLBLM_X56Y114 CLBLM 2
		(primitive_site SLICE_X84Y114 SLICEM internal 50)
		(primitive_site SLICE_X85Y114 SLICEL internal 45)
	)
	(tile 6 144 INT_X57Y114 INT 1
		(primitive_site TIEOFF_X62Y114 TIEOFF internal 2)
	)
	(tile 6 145 CLBLM_X57Y114 CLBLM 2
		(primitive_site SLICE_X86Y114 SLICEM internal 50)
		(primitive_site SLICE_X87Y114 SLICEL internal 45)
	)
	(tile 6 146 INT_X58Y114 INT 1
		(primitive_site TIEOFF_X63Y114 TIEOFF internal 2)
	)
	(tile 6 147 INT_INTERFACE_X58Y114 INT_INTERFACE 0
	)
	(tile 6 148 NULL_X148Y120 NULL 0
	)
	(tile 6 149 VBRK_X58Y114 VBRK 0
	)
	(tile 6 150 INT_X59Y114 INT 1
		(primitive_site TIEOFF_X65Y114 TIEOFF internal 2)
	)
	(tile 6 151 CLBLM_X59Y114 CLBLM 2
		(primitive_site SLICE_X88Y114 SLICEM internal 50)
		(primitive_site SLICE_X89Y114 SLICEL internal 45)
	)
	(tile 6 152 INT_X60Y114 INT 1
		(primitive_site TIEOFF_X66Y114 TIEOFF internal 2)
	)
	(tile 6 153 CLBLM_X60Y114 CLBLM 2
		(primitive_site SLICE_X90Y114 SLICEM internal 50)
		(primitive_site SLICE_X91Y114 SLICEL internal 45)
	)
	(tile 6 154 INT_X61Y114 INT 1
		(primitive_site TIEOFF_X67Y114 TIEOFF internal 2)
	)
	(tile 6 155 INT_INTERFACE_X61Y114 INT_INTERFACE 0
	)
	(tile 6 156 NULL_X156Y120 NULL 0
	)
	(tile 6 157 INT_X62Y114 INT 1
		(primitive_site TIEOFF_X68Y114 TIEOFF internal 2)
	)
	(tile 6 158 CLBLM_X62Y114 CLBLM 2
		(primitive_site SLICE_X92Y114 SLICEM internal 50)
		(primitive_site SLICE_X93Y114 SLICEL internal 45)
	)
	(tile 6 159 INT_X63Y114 INT 1
		(primitive_site TIEOFF_X69Y114 TIEOFF internal 2)
	)
	(tile 6 160 CLBLL_X63Y114 CLBLL 2
		(primitive_site SLICE_X94Y114 SLICEL internal 45)
		(primitive_site SLICE_X95Y114 SLICEL internal 45)
	)
	(tile 6 161 VBRK_X63Y114 VBRK 0
	)
	(tile 6 162 INT_X64Y114 INT 1
		(primitive_site TIEOFF_X70Y114 TIEOFF internal 2)
	)
	(tile 6 163 CLBLM_X64Y114 CLBLM 2
		(primitive_site SLICE_X96Y114 SLICEM internal 50)
		(primitive_site SLICE_X97Y114 SLICEL internal 45)
	)
	(tile 6 164 INT_X65Y114 INT 1
		(primitive_site TIEOFF_X71Y114 TIEOFF internal 2)
	)
	(tile 6 165 CLBLL_X65Y114 CLBLL 2
		(primitive_site SLICE_X98Y114 SLICEL internal 45)
		(primitive_site SLICE_X99Y114 SLICEL internal 45)
	)
	(tile 6 166 INT_X66Y114 INT 1
		(primitive_site TIEOFF_X72Y114 TIEOFF internal 2)
	)
	(tile 6 167 CLBLL_X66Y114 CLBLL 2
		(primitive_site SLICE_X100Y114 SLICEL internal 45)
		(primitive_site SLICE_X101Y114 SLICEL internal 45)
	)
	(tile 6 168 INT_X67Y114 INT 1
		(primitive_site TIEOFF_X73Y114 TIEOFF internal 2)
	)
	(tile 6 169 CLBLM_X67Y114 CLBLM 2
		(primitive_site SLICE_X102Y114 SLICEM internal 50)
		(primitive_site SLICE_X103Y114 SLICEL internal 45)
	)
	(tile 6 170 INT_X68Y114 INT 1
		(primitive_site TIEOFF_X74Y114 TIEOFF internal 2)
	)
	(tile 6 171 CLBLL_X68Y114 CLBLL 2
		(primitive_site SLICE_X104Y114 SLICEL internal 45)
		(primitive_site SLICE_X105Y114 SLICEL internal 45)
	)
	(tile 6 172 INT_X69Y114 INT 1
		(primitive_site TIEOFF_X75Y114 TIEOFF internal 2)
	)
	(tile 6 173 INT_INTERFACE_X69Y114 INT_INTERFACE 0
	)
	(tile 6 174 NULL_X174Y120 NULL 0
	)
	(tile 6 175 INT_X70Y114 INT 1
		(primitive_site TIEOFF_X76Y114 TIEOFF internal 2)
	)
	(tile 6 176 GTX_INT_INTERFACE_X70Y114 GTX_INT_INTERFACE 0
	)
	(tile 6 177 R_TERM_INT_X70Y114 R_TERM_INT 0
	)
	(tile 6 178 NULL_X178Y120 NULL 0
	)
	(tile 7 0 NULL_X0Y119 NULL 0
	)
	(tile 7 1 NULL_X1Y119 NULL 0
	)
	(tile 7 2 L_TERM_INT_X0Y113 L_TERM_INT 0
	)
	(tile 7 3 INT_X0Y113 INT 1
		(primitive_site TIEOFF_X0Y113 TIEOFF internal 2)
	)
	(tile 7 4 IOI_L_INT_INTERFACE_X0Y113 IOI_L_INT_INTERFACE 0
	)
	(tile 7 5 VBRK_X0Y113 VBRK 0
	)
	(tile 7 6 INT_X1Y113 INT 1
		(primitive_site TIEOFF_X1Y113 TIEOFF internal 2)
	)
	(tile 7 7 CLBLM_X1Y113 CLBLM 2
		(primitive_site SLICE_X0Y113 SLICEM internal 50)
		(primitive_site SLICE_X1Y113 SLICEL internal 45)
	)
	(tile 7 8 INT_X2Y113 INT 1
		(primitive_site TIEOFF_X2Y113 TIEOFF internal 2)
	)
	(tile 7 9 CLBLL_X2Y113 CLBLL 2
		(primitive_site SLICE_X2Y113 SLICEL internal 45)
		(primitive_site SLICE_X3Y113 SLICEL internal 45)
	)
	(tile 7 10 INT_X3Y113 INT 1
		(primitive_site TIEOFF_X3Y113 TIEOFF internal 2)
	)
	(tile 7 11 CLBLM_X3Y113 CLBLM 2
		(primitive_site SLICE_X4Y113 SLICEM internal 50)
		(primitive_site SLICE_X5Y113 SLICEL internal 45)
	)
	(tile 7 12 INT_X4Y113 INT 1
		(primitive_site TIEOFF_X4Y113 TIEOFF internal 2)
	)
	(tile 7 13 CLBLL_X4Y113 CLBLL 2
		(primitive_site SLICE_X6Y113 SLICEL internal 45)
		(primitive_site SLICE_X7Y113 SLICEL internal 45)
	)
	(tile 7 14 INT_X5Y113 INT 1
		(primitive_site TIEOFF_X5Y113 TIEOFF internal 2)
	)
	(tile 7 15 INT_INTERFACE_X5Y113 INT_INTERFACE 0
	)
	(tile 7 16 NULL_X16Y119 NULL 0
	)
	(tile 7 17 INT_X6Y113 INT 1
		(primitive_site TIEOFF_X6Y113 TIEOFF internal 2)
	)
	(tile 7 18 CLBLM_X6Y113 CLBLM 2
		(primitive_site SLICE_X8Y113 SLICEM internal 50)
		(primitive_site SLICE_X9Y113 SLICEL internal 45)
	)
	(tile 7 19 INT_X7Y113 INT 1
		(primitive_site TIEOFF_X7Y113 TIEOFF internal 2)
	)
	(tile 7 20 CLBLM_X7Y113 CLBLM 2
		(primitive_site SLICE_X10Y113 SLICEM internal 50)
		(primitive_site SLICE_X11Y113 SLICEL internal 45)
	)
	(tile 7 21 VBRK_X7Y113 VBRK 0
	)
	(tile 7 22 INT_X8Y113 INT 1
		(primitive_site TIEOFF_X8Y113 TIEOFF internal 2)
	)
	(tile 7 23 INT_INTERFACE_X8Y113 INT_INTERFACE 0
	)
	(tile 7 24 NULL_X24Y119 NULL 0
	)
	(tile 7 25 INT_X9Y113 INT 1
		(primitive_site TIEOFF_X10Y113 TIEOFF internal 2)
	)
	(tile 7 26 CLBLM_X9Y113 CLBLM 2
		(primitive_site SLICE_X12Y113 SLICEM internal 50)
		(primitive_site SLICE_X13Y113 SLICEL internal 45)
	)
	(tile 7 27 INT_X10Y113 INT 1
		(primitive_site TIEOFF_X11Y113 TIEOFF internal 2)
	)
	(tile 7 28 CLBLM_X10Y113 CLBLM 2
		(primitive_site SLICE_X14Y113 SLICEM internal 50)
		(primitive_site SLICE_X15Y113 SLICEL internal 45)
	)
	(tile 7 29 INT_X11Y113 INT 1
		(primitive_site TIEOFF_X12Y113 TIEOFF internal 2)
	)
	(tile 7 30 CLBLM_X11Y113 CLBLM 2
		(primitive_site SLICE_X16Y113 SLICEM internal 50)
		(primitive_site SLICE_X17Y113 SLICEL internal 45)
	)
	(tile 7 31 INT_X12Y113 INT 1
		(primitive_site TIEOFF_X13Y113 TIEOFF internal 2)
	)
	(tile 7 32 CLBLM_X12Y113 CLBLM 2
		(primitive_site SLICE_X18Y113 SLICEM internal 50)
		(primitive_site SLICE_X19Y113 SLICEL internal 45)
	)
	(tile 7 33 VBRK_X12Y113 VBRK 0
	)
	(tile 7 34 INT_X13Y113 INT 1
		(primitive_site TIEOFF_X14Y113 TIEOFF internal 2)
	)
	(tile 7 35 INT_INTERFACE_X13Y113 INT_INTERFACE 0
	)
	(tile 7 36 NULL_X36Y119 NULL 0
	)
	(tile 7 37 INT_X14Y113 INT 1
		(primitive_site TIEOFF_X16Y113 TIEOFF internal 2)
	)
	(tile 7 38 CLBLM_X14Y113 CLBLM 2
		(primitive_site SLICE_X20Y113 SLICEM internal 50)
		(primitive_site SLICE_X21Y113 SLICEL internal 45)
	)
	(tile 7 39 INT_X15Y113 INT 1
		(primitive_site TIEOFF_X17Y113 TIEOFF internal 2)
	)
	(tile 7 40 CLBLM_X15Y113 CLBLM 2
		(primitive_site SLICE_X22Y113 SLICEM internal 50)
		(primitive_site SLICE_X23Y113 SLICEL internal 45)
	)
	(tile 7 41 INT_X16Y113 INT 1
		(primitive_site TIEOFF_X18Y113 TIEOFF internal 2)
	)
	(tile 7 42 INT_INTERFACE_X16Y113 INT_INTERFACE 0
	)
	(tile 7 43 NULL_X43Y119 NULL 0
	)
	(tile 7 44 INT_X17Y113 INT 1
		(primitive_site TIEOFF_X19Y113 TIEOFF internal 2)
	)
	(tile 7 45 CLBLM_X17Y113 CLBLM 2
		(primitive_site SLICE_X24Y113 SLICEM internal 50)
		(primitive_site SLICE_X25Y113 SLICEL internal 45)
	)
	(tile 7 46 INT_X18Y113 INT 1
		(primitive_site TIEOFF_X20Y113 TIEOFF internal 2)
	)
	(tile 7 47 CLBLM_X18Y113 CLBLM 2
		(primitive_site SLICE_X26Y113 SLICEM internal 50)
		(primitive_site SLICE_X27Y113 SLICEL internal 45)
	)
	(tile 7 48 VBRK_X18Y113 VBRK 0
	)
	(tile 7 49 INT_X19Y113 INT 1
		(primitive_site TIEOFF_X21Y113 TIEOFF internal 2)
	)
	(tile 7 50 INT_INTERFACE_X19Y113 INT_INTERFACE 0
	)
	(tile 7 51 NULL_X51Y119 NULL 0
	)
	(tile 7 52 INT_X20Y113 INT 1
		(primitive_site TIEOFF_X23Y113 TIEOFF internal 2)
	)
	(tile 7 53 CLBLM_X20Y113 CLBLM 2
		(primitive_site SLICE_X28Y113 SLICEM internal 50)
		(primitive_site SLICE_X29Y113 SLICEL internal 45)
	)
	(tile 7 54 INT_X21Y113 INT 1
		(primitive_site TIEOFF_X24Y113 TIEOFF internal 2)
	)
	(tile 7 55 CLBLM_X21Y113 CLBLM 2
		(primitive_site SLICE_X30Y113 SLICEM internal 50)
		(primitive_site SLICE_X31Y113 SLICEL internal 45)
	)
	(tile 7 56 INT_X22Y113 INT 1
		(primitive_site TIEOFF_X25Y113 TIEOFF internal 2)
	)
	(tile 7 57 INT_INTERFACE_X22Y113 INT_INTERFACE 0
	)
	(tile 7 58 NULL_X58Y119 NULL 0
	)
	(tile 7 59 INT_X23Y113 INT 1
		(primitive_site TIEOFF_X26Y113 TIEOFF internal 2)
	)
	(tile 7 60 CLBLM_X23Y113 CLBLM 2
		(primitive_site SLICE_X32Y113 SLICEM internal 50)
		(primitive_site SLICE_X33Y113 SLICEL internal 45)
	)
	(tile 7 61 INT_X24Y113 INT 1
		(primitive_site TIEOFF_X27Y113 TIEOFF internal 2)
	)
	(tile 7 62 CLBLL_X24Y113 CLBLL 2
		(primitive_site SLICE_X34Y113 SLICEL internal 45)
		(primitive_site SLICE_X35Y113 SLICEL internal 45)
	)
	(tile 7 63 VBRK_X24Y113 VBRK 0
	)
	(tile 7 64 NULL_X64Y119 NULL 0
	)
	(tile 7 65 NULL_X65Y119 NULL 0
	)
	(tile 7 66 INT_X25Y113 INT 1
		(primitive_site TIEOFF_X28Y113 TIEOFF internal 2)
	)
	(tile 7 67 IOI_L_INT_INTERFACE_X25Y113 IOI_L_INT_INTERFACE 0
	)
	(tile 7 68 VBRK_X25Y113 VBRK 0
	)
	(tile 7 69 INT_X26Y113 INT 1
		(primitive_site TIEOFF_X29Y113 TIEOFF internal 2)
	)
	(tile 7 70 CLBLM_X26Y113 CLBLM 2
		(primitive_site SLICE_X36Y113 SLICEM internal 50)
		(primitive_site SLICE_X37Y113 SLICEL internal 45)
	)
	(tile 7 71 INT_X27Y113 INT 1
		(primitive_site TIEOFF_X30Y113 TIEOFF internal 2)
	)
	(tile 7 72 CLBLL_X27Y113 CLBLL 2
		(primitive_site SLICE_X38Y113 SLICEL internal 45)
		(primitive_site SLICE_X39Y113 SLICEL internal 45)
	)
	(tile 7 73 INT_X28Y113 INT 1
		(primitive_site TIEOFF_X31Y113 TIEOFF internal 2)
	)
	(tile 7 74 CLBLM_X28Y113 CLBLM 2
		(primitive_site SLICE_X40Y113 SLICEM internal 50)
		(primitive_site SLICE_X41Y113 SLICEL internal 45)
	)
	(tile 7 75 INT_X29Y113 INT 1
		(primitive_site TIEOFF_X32Y113 TIEOFF internal 2)
	)
	(tile 7 76 CLBLL_X29Y113 CLBLL 2
		(primitive_site SLICE_X42Y113 SLICEL internal 45)
		(primitive_site SLICE_X43Y113 SLICEL internal 45)
	)
	(tile 7 77 VBRK_X29Y113 VBRK 0
	)
	(tile 7 78 INT_X30Y113 INT 1
		(primitive_site TIEOFF_X33Y113 TIEOFF internal 2)
	)
	(tile 7 79 CLBLL_X30Y113 CLBLL 2
		(primitive_site SLICE_X44Y113 SLICEL internal 45)
		(primitive_site SLICE_X45Y113 SLICEL internal 45)
	)
	(tile 7 80 INT_X31Y113 INT 1
		(primitive_site TIEOFF_X34Y113 TIEOFF internal 2)
	)
	(tile 7 81 CLBLL_X31Y113 CLBLL 2
		(primitive_site SLICE_X46Y113 SLICEL internal 45)
		(primitive_site SLICE_X47Y113 SLICEL internal 45)
	)
	(tile 7 82 INT_X32Y113 INT 1
		(primitive_site TIEOFF_X35Y113 TIEOFF internal 2)
	)
	(tile 7 83 CLBLL_X32Y113 CLBLL 2
		(primitive_site SLICE_X48Y113 SLICEL internal 45)
		(primitive_site SLICE_X49Y113 SLICEL internal 45)
	)
	(tile 7 84 INT_X33Y113 INT 1
		(primitive_site TIEOFF_X36Y113 TIEOFF internal 2)
	)
	(tile 7 85 CLBLL_X33Y113 CLBLL 2
		(primitive_site SLICE_X50Y113 SLICEL internal 45)
		(primitive_site SLICE_X51Y113 SLICEL internal 45)
	)
	(tile 7 86 INT_X34Y113 INT 1
		(primitive_site TIEOFF_X37Y113 TIEOFF internal 2)
	)
	(tile 7 87 CLBLL_X34Y113 CLBLL 2
		(primitive_site SLICE_X52Y113 SLICEL internal 45)
		(primitive_site SLICE_X53Y113 SLICEL internal 45)
	)
	(tile 7 88 INT_X35Y113 INT 1
		(primitive_site TIEOFF_X38Y113 TIEOFF internal 2)
	)
	(tile 7 89 CLBLL_X35Y113 CLBLL 2
		(primitive_site SLICE_X54Y113 SLICEL internal 45)
		(primitive_site SLICE_X55Y113 SLICEL internal 45)
	)
	(tile 7 90 VFRAME_NOMON_X35Y113 VFRAME_NOMON 0
	)
	(tile 7 91 INT_X36Y113 INT 1
		(primitive_site TIEOFF_X39Y113 TIEOFF internal 2)
	)
	(tile 7 92 INT_INTERFACE_X36Y113 INT_INTERFACE 0
	)
	(tile 7 93 NULL_X93Y119 NULL 0
	)
	(tile 7 94 INT_X37Y113 INT 1
		(primitive_site TIEOFF_X40Y113 TIEOFF internal 2)
	)
	(tile 7 95 CLBLM_X37Y113 CLBLM 2
		(primitive_site SLICE_X56Y113 SLICEM internal 50)
		(primitive_site SLICE_X57Y113 SLICEL internal 45)
	)
	(tile 7 96 INT_X38Y113 INT 1
		(primitive_site TIEOFF_X41Y113 TIEOFF internal 2)
	)
	(tile 7 97 CLBLL_X38Y113 CLBLL 2
		(primitive_site SLICE_X58Y113 SLICEL internal 45)
		(primitive_site SLICE_X59Y113 SLICEL internal 45)
	)
	(tile 7 98 INT_X39Y113 INT 1
		(primitive_site TIEOFF_X42Y113 TIEOFF internal 2)
	)
	(tile 7 99 CLBLM_X39Y113 CLBLM 2
		(primitive_site SLICE_X60Y113 SLICEM internal 50)
		(primitive_site SLICE_X61Y113 SLICEL internal 45)
	)
	(tile 7 100 INT_X40Y113 INT 1
		(primitive_site TIEOFF_X43Y113 TIEOFF internal 2)
	)
	(tile 7 101 CLBLL_X40Y113 CLBLL 2
		(primitive_site SLICE_X62Y113 SLICEL internal 45)
		(primitive_site SLICE_X63Y113 SLICEL internal 45)
	)
	(tile 7 102 VBRK_X40Y113 VBRK 0
	)
	(tile 7 103 INT_X41Y113 INT 1
		(primitive_site TIEOFF_X44Y113 TIEOFF internal 2)
	)
	(tile 7 104 INT_INTERFACE_X41Y113 INT_INTERFACE 0
	)
	(tile 7 105 NULL_X105Y119 NULL 0
	)
	(tile 7 106 NULL_X106Y119 NULL 0
	)
	(tile 7 107 VBRK_X106Y119 VBRK 0
	)
	(tile 7 108 INT_X42Y113 INT 1
		(primitive_site TIEOFF_X45Y113 TIEOFF internal 2)
	)
	(tile 7 109 CLBLM_X42Y113 CLBLM 2
		(primitive_site SLICE_X64Y113 SLICEM internal 50)
		(primitive_site SLICE_X65Y113 SLICEL internal 45)
	)
	(tile 7 110 INT_X43Y113 INT 1
		(primitive_site TIEOFF_X46Y113 TIEOFF internal 2)
	)
	(tile 7 111 CLBLL_X43Y113 CLBLL 2
		(primitive_site SLICE_X66Y113 SLICEL internal 45)
		(primitive_site SLICE_X67Y113 SLICEL internal 45)
	)
	(tile 7 112 INT_X44Y113 INT 1
		(primitive_site TIEOFF_X47Y113 TIEOFF internal 2)
	)
	(tile 7 113 INT_INTERFACE_X44Y113 INT_INTERFACE 0
	)
	(tile 7 114 NULL_X114Y119 NULL 0
	)
	(tile 7 115 INT_X45Y113 INT 1
		(primitive_site TIEOFF_X48Y113 TIEOFF internal 2)
	)
	(tile 7 116 CLBLM_X45Y113 CLBLM 2
		(primitive_site SLICE_X68Y113 SLICEM internal 50)
		(primitive_site SLICE_X69Y113 SLICEL internal 45)
	)
	(tile 7 117 INT_X46Y113 INT 1
		(primitive_site TIEOFF_X49Y113 TIEOFF internal 2)
	)
	(tile 7 118 CLBLM_X46Y113 CLBLM 2
		(primitive_site SLICE_X70Y113 SLICEM internal 50)
		(primitive_site SLICE_X71Y113 SLICEL internal 45)
	)
	(tile 7 119 INT_X47Y113 INT 1
		(primitive_site TIEOFF_X50Y113 TIEOFF internal 2)
	)
	(tile 7 120 INT_INTERFACE_X47Y113 INT_INTERFACE 0
	)
	(tile 7 121 NULL_X121Y119 NULL 0
	)
	(tile 7 122 VBRK_X47Y113 VBRK 0
	)
	(tile 7 123 INT_X48Y113 INT 1
		(primitive_site TIEOFF_X52Y113 TIEOFF internal 2)
	)
	(tile 7 124 CLBLM_X48Y113 CLBLM 2
		(primitive_site SLICE_X72Y113 SLICEM internal 50)
		(primitive_site SLICE_X73Y113 SLICEL internal 45)
	)
	(tile 7 125 INT_X49Y113 INT 1
		(primitive_site TIEOFF_X53Y113 TIEOFF internal 2)
	)
	(tile 7 126 CLBLM_X49Y113 CLBLM 2
		(primitive_site SLICE_X74Y113 SLICEM internal 50)
		(primitive_site SLICE_X75Y113 SLICEL internal 45)
	)
	(tile 7 127 INT_X50Y113 INT 1
		(primitive_site TIEOFF_X54Y113 TIEOFF internal 2)
	)
	(tile 7 128 INT_INTERFACE_X50Y113 INT_INTERFACE 0
	)
	(tile 7 129 NULL_X129Y119 NULL 0
	)
	(tile 7 130 INT_X51Y113 INT 1
		(primitive_site TIEOFF_X55Y113 TIEOFF internal 2)
	)
	(tile 7 131 CLBLM_X51Y113 CLBLM 2
		(primitive_site SLICE_X76Y113 SLICEM internal 50)
		(primitive_site SLICE_X77Y113 SLICEL internal 45)
	)
	(tile 7 132 INT_X52Y113 INT 1
		(primitive_site TIEOFF_X56Y113 TIEOFF internal 2)
	)
	(tile 7 133 CLBLM_X52Y113 CLBLM 2
		(primitive_site SLICE_X78Y113 SLICEM internal 50)
		(primitive_site SLICE_X79Y113 SLICEL internal 45)
	)
	(tile 7 134 INT_X53Y113 INT 1
		(primitive_site TIEOFF_X57Y113 TIEOFF internal 2)
	)
	(tile 7 135 INT_INTERFACE_X53Y113 INT_INTERFACE 0
	)
	(tile 7 136 NULL_X136Y119 NULL 0
	)
	(tile 7 137 VBRK_X53Y113 VBRK 0
	)
	(tile 7 138 INT_X54Y113 INT 1
		(primitive_site TIEOFF_X59Y113 TIEOFF internal 2)
	)
	(tile 7 139 CLBLM_X54Y113 CLBLM 2
		(primitive_site SLICE_X80Y113 SLICEM internal 50)
		(primitive_site SLICE_X81Y113 SLICEL internal 45)
	)
	(tile 7 140 INT_X55Y113 INT 1
		(primitive_site TIEOFF_X60Y113 TIEOFF internal 2)
	)
	(tile 7 141 CLBLM_X55Y113 CLBLM 2
		(primitive_site SLICE_X82Y113 SLICEM internal 50)
		(primitive_site SLICE_X83Y113 SLICEL internal 45)
	)
	(tile 7 142 INT_X56Y113 INT 1
		(primitive_site TIEOFF_X61Y113 TIEOFF internal 2)
	)
	(tile 7 143 CLBLM_X56Y113 CLBLM 2
		(primitive_site SLICE_X84Y113 SLICEM internal 50)
		(primitive_site SLICE_X85Y113 SLICEL internal 45)
	)
	(tile 7 144 INT_X57Y113 INT 1
		(primitive_site TIEOFF_X62Y113 TIEOFF internal 2)
	)
	(tile 7 145 CLBLM_X57Y113 CLBLM 2
		(primitive_site SLICE_X86Y113 SLICEM internal 50)
		(primitive_site SLICE_X87Y113 SLICEL internal 45)
	)
	(tile 7 146 INT_X58Y113 INT 1
		(primitive_site TIEOFF_X63Y113 TIEOFF internal 2)
	)
	(tile 7 147 INT_INTERFACE_X58Y113 INT_INTERFACE 0
	)
	(tile 7 148 NULL_X148Y119 NULL 0
	)
	(tile 7 149 VBRK_X58Y113 VBRK 0
	)
	(tile 7 150 INT_X59Y113 INT 1
		(primitive_site TIEOFF_X65Y113 TIEOFF internal 2)
	)
	(tile 7 151 CLBLM_X59Y113 CLBLM 2
		(primitive_site SLICE_X88Y113 SLICEM internal 50)
		(primitive_site SLICE_X89Y113 SLICEL internal 45)
	)
	(tile 7 152 INT_X60Y113 INT 1
		(primitive_site TIEOFF_X66Y113 TIEOFF internal 2)
	)
	(tile 7 153 CLBLM_X60Y113 CLBLM 2
		(primitive_site SLICE_X90Y113 SLICEM internal 50)
		(primitive_site SLICE_X91Y113 SLICEL internal 45)
	)
	(tile 7 154 INT_X61Y113 INT 1
		(primitive_site TIEOFF_X67Y113 TIEOFF internal 2)
	)
	(tile 7 155 INT_INTERFACE_X61Y113 INT_INTERFACE 0
	)
	(tile 7 156 NULL_X156Y119 NULL 0
	)
	(tile 7 157 INT_X62Y113 INT 1
		(primitive_site TIEOFF_X68Y113 TIEOFF internal 2)
	)
	(tile 7 158 CLBLM_X62Y113 CLBLM 2
		(primitive_site SLICE_X92Y113 SLICEM internal 50)
		(primitive_site SLICE_X93Y113 SLICEL internal 45)
	)
	(tile 7 159 INT_X63Y113 INT 1
		(primitive_site TIEOFF_X69Y113 TIEOFF internal 2)
	)
	(tile 7 160 CLBLL_X63Y113 CLBLL 2
		(primitive_site SLICE_X94Y113 SLICEL internal 45)
		(primitive_site SLICE_X95Y113 SLICEL internal 45)
	)
	(tile 7 161 VBRK_X63Y113 VBRK 0
	)
	(tile 7 162 INT_X64Y113 INT 1
		(primitive_site TIEOFF_X70Y113 TIEOFF internal 2)
	)
	(tile 7 163 CLBLM_X64Y113 CLBLM 2
		(primitive_site SLICE_X96Y113 SLICEM internal 50)
		(primitive_site SLICE_X97Y113 SLICEL internal 45)
	)
	(tile 7 164 INT_X65Y113 INT 1
		(primitive_site TIEOFF_X71Y113 TIEOFF internal 2)
	)
	(tile 7 165 CLBLL_X65Y113 CLBLL 2
		(primitive_site SLICE_X98Y113 SLICEL internal 45)
		(primitive_site SLICE_X99Y113 SLICEL internal 45)
	)
	(tile 7 166 INT_X66Y113 INT 1
		(primitive_site TIEOFF_X72Y113 TIEOFF internal 2)
	)
	(tile 7 167 CLBLL_X66Y113 CLBLL 2
		(primitive_site SLICE_X100Y113 SLICEL internal 45)
		(primitive_site SLICE_X101Y113 SLICEL internal 45)
	)
	(tile 7 168 INT_X67Y113 INT 1
		(primitive_site TIEOFF_X73Y113 TIEOFF internal 2)
	)
	(tile 7 169 CLBLM_X67Y113 CLBLM 2
		(primitive_site SLICE_X102Y113 SLICEM internal 50)
		(primitive_site SLICE_X103Y113 SLICEL internal 45)
	)
	(tile 7 170 INT_X68Y113 INT 1
		(primitive_site TIEOFF_X74Y113 TIEOFF internal 2)
	)
	(tile 7 171 CLBLL_X68Y113 CLBLL 2
		(primitive_site SLICE_X104Y113 SLICEL internal 45)
		(primitive_site SLICE_X105Y113 SLICEL internal 45)
	)
	(tile 7 172 INT_X69Y113 INT 1
		(primitive_site TIEOFF_X75Y113 TIEOFF internal 2)
	)
	(tile 7 173 INT_INTERFACE_X69Y113 INT_INTERFACE 0
	)
	(tile 7 174 NULL_X174Y119 NULL 0
	)
	(tile 7 175 INT_X70Y113 INT 1
		(primitive_site TIEOFF_X76Y113 TIEOFF internal 2)
	)
	(tile 7 176 GTX_INT_INTERFACE_X70Y113 GTX_INT_INTERFACE 0
	)
	(tile 7 177 R_TERM_INT_X70Y113 R_TERM_INT 0
	)
	(tile 7 178 NULL_X178Y119 NULL 0
	)
	(tile 8 0 LIOB_X0Y112 LIOB 2
		(primitive_site IOB_X0Y112 IOBS unbonded 13)
		(primitive_site IOB_X0Y113 IOBM unbonded 13)
	)
	(tile 8 1 LIOI_X0Y112 LIOI 6
		(primitive_site IODELAY_X0Y112 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y112 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y113 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y113 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y113 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y112 OLOGICE1 internal 32)
	)
	(tile 8 2 L_TERM_INT_X0Y112 L_TERM_INT 0
	)
	(tile 8 3 INT_X0Y112 INT 1
		(primitive_site TIEOFF_X0Y112 TIEOFF internal 2)
	)
	(tile 8 4 IOI_L_INT_INTERFACE_X0Y112 IOI_L_INT_INTERFACE 0
	)
	(tile 8 5 VBRK_X0Y112 VBRK 0
	)
	(tile 8 6 INT_X1Y112 INT 1
		(primitive_site TIEOFF_X1Y112 TIEOFF internal 2)
	)
	(tile 8 7 CLBLM_X1Y112 CLBLM 2
		(primitive_site SLICE_X0Y112 SLICEM internal 50)
		(primitive_site SLICE_X1Y112 SLICEL internal 45)
	)
	(tile 8 8 INT_X2Y112 INT 1
		(primitive_site TIEOFF_X2Y112 TIEOFF internal 2)
	)
	(tile 8 9 CLBLL_X2Y112 CLBLL 2
		(primitive_site SLICE_X2Y112 SLICEL internal 45)
		(primitive_site SLICE_X3Y112 SLICEL internal 45)
	)
	(tile 8 10 INT_X3Y112 INT 1
		(primitive_site TIEOFF_X3Y112 TIEOFF internal 2)
	)
	(tile 8 11 CLBLM_X3Y112 CLBLM 2
		(primitive_site SLICE_X4Y112 SLICEM internal 50)
		(primitive_site SLICE_X5Y112 SLICEL internal 45)
	)
	(tile 8 12 INT_X4Y112 INT 1
		(primitive_site TIEOFF_X4Y112 TIEOFF internal 2)
	)
	(tile 8 13 CLBLL_X4Y112 CLBLL 2
		(primitive_site SLICE_X6Y112 SLICEL internal 45)
		(primitive_site SLICE_X7Y112 SLICEL internal 45)
	)
	(tile 8 14 INT_X5Y112 INT 1
		(primitive_site TIEOFF_X5Y112 TIEOFF internal 2)
	)
	(tile 8 15 INT_INTERFACE_X5Y112 INT_INTERFACE 0
	)
	(tile 8 16 NULL_X16Y118 NULL 0
	)
	(tile 8 17 INT_X6Y112 INT 1
		(primitive_site TIEOFF_X6Y112 TIEOFF internal 2)
	)
	(tile 8 18 CLBLM_X6Y112 CLBLM 2
		(primitive_site SLICE_X8Y112 SLICEM internal 50)
		(primitive_site SLICE_X9Y112 SLICEL internal 45)
	)
	(tile 8 19 INT_X7Y112 INT 1
		(primitive_site TIEOFF_X7Y112 TIEOFF internal 2)
	)
	(tile 8 20 CLBLM_X7Y112 CLBLM 2
		(primitive_site SLICE_X10Y112 SLICEM internal 50)
		(primitive_site SLICE_X11Y112 SLICEL internal 45)
	)
	(tile 8 21 VBRK_X7Y112 VBRK 0
	)
	(tile 8 22 INT_X8Y112 INT 1
		(primitive_site TIEOFF_X8Y112 TIEOFF internal 2)
	)
	(tile 8 23 INT_INTERFACE_X8Y112 INT_INTERFACE 0
	)
	(tile 8 24 NULL_X24Y118 NULL 0
	)
	(tile 8 25 INT_X9Y112 INT 1
		(primitive_site TIEOFF_X10Y112 TIEOFF internal 2)
	)
	(tile 8 26 CLBLM_X9Y112 CLBLM 2
		(primitive_site SLICE_X12Y112 SLICEM internal 50)
		(primitive_site SLICE_X13Y112 SLICEL internal 45)
	)
	(tile 8 27 INT_X10Y112 INT 1
		(primitive_site TIEOFF_X11Y112 TIEOFF internal 2)
	)
	(tile 8 28 CLBLM_X10Y112 CLBLM 2
		(primitive_site SLICE_X14Y112 SLICEM internal 50)
		(primitive_site SLICE_X15Y112 SLICEL internal 45)
	)
	(tile 8 29 INT_X11Y112 INT 1
		(primitive_site TIEOFF_X12Y112 TIEOFF internal 2)
	)
	(tile 8 30 CLBLM_X11Y112 CLBLM 2
		(primitive_site SLICE_X16Y112 SLICEM internal 50)
		(primitive_site SLICE_X17Y112 SLICEL internal 45)
	)
	(tile 8 31 INT_X12Y112 INT 1
		(primitive_site TIEOFF_X13Y112 TIEOFF internal 2)
	)
	(tile 8 32 CLBLM_X12Y112 CLBLM 2
		(primitive_site SLICE_X18Y112 SLICEM internal 50)
		(primitive_site SLICE_X19Y112 SLICEL internal 45)
	)
	(tile 8 33 VBRK_X12Y112 VBRK 0
	)
	(tile 8 34 INT_X13Y112 INT 1
		(primitive_site TIEOFF_X14Y112 TIEOFF internal 2)
	)
	(tile 8 35 INT_INTERFACE_X13Y112 INT_INTERFACE 0
	)
	(tile 8 36 NULL_X36Y118 NULL 0
	)
	(tile 8 37 INT_X14Y112 INT 1
		(primitive_site TIEOFF_X16Y112 TIEOFF internal 2)
	)
	(tile 8 38 CLBLM_X14Y112 CLBLM 2
		(primitive_site SLICE_X20Y112 SLICEM internal 50)
		(primitive_site SLICE_X21Y112 SLICEL internal 45)
	)
	(tile 8 39 INT_X15Y112 INT 1
		(primitive_site TIEOFF_X17Y112 TIEOFF internal 2)
	)
	(tile 8 40 CLBLM_X15Y112 CLBLM 2
		(primitive_site SLICE_X22Y112 SLICEM internal 50)
		(primitive_site SLICE_X23Y112 SLICEL internal 45)
	)
	(tile 8 41 INT_X16Y112 INT 1
		(primitive_site TIEOFF_X18Y112 TIEOFF internal 2)
	)
	(tile 8 42 INT_INTERFACE_X16Y112 INT_INTERFACE 0
	)
	(tile 8 43 NULL_X43Y118 NULL 0
	)
	(tile 8 44 INT_X17Y112 INT 1
		(primitive_site TIEOFF_X19Y112 TIEOFF internal 2)
	)
	(tile 8 45 CLBLM_X17Y112 CLBLM 2
		(primitive_site SLICE_X24Y112 SLICEM internal 50)
		(primitive_site SLICE_X25Y112 SLICEL internal 45)
	)
	(tile 8 46 INT_X18Y112 INT 1
		(primitive_site TIEOFF_X20Y112 TIEOFF internal 2)
	)
	(tile 8 47 CLBLM_X18Y112 CLBLM 2
		(primitive_site SLICE_X26Y112 SLICEM internal 50)
		(primitive_site SLICE_X27Y112 SLICEL internal 45)
	)
	(tile 8 48 VBRK_X18Y112 VBRK 0
	)
	(tile 8 49 INT_X19Y112 INT 1
		(primitive_site TIEOFF_X21Y112 TIEOFF internal 2)
	)
	(tile 8 50 INT_INTERFACE_X19Y112 INT_INTERFACE 0
	)
	(tile 8 51 NULL_X51Y118 NULL 0
	)
	(tile 8 52 INT_X20Y112 INT 1
		(primitive_site TIEOFF_X23Y112 TIEOFF internal 2)
	)
	(tile 8 53 CLBLM_X20Y112 CLBLM 2
		(primitive_site SLICE_X28Y112 SLICEM internal 50)
		(primitive_site SLICE_X29Y112 SLICEL internal 45)
	)
	(tile 8 54 INT_X21Y112 INT 1
		(primitive_site TIEOFF_X24Y112 TIEOFF internal 2)
	)
	(tile 8 55 CLBLM_X21Y112 CLBLM 2
		(primitive_site SLICE_X30Y112 SLICEM internal 50)
		(primitive_site SLICE_X31Y112 SLICEL internal 45)
	)
	(tile 8 56 INT_X22Y112 INT 1
		(primitive_site TIEOFF_X25Y112 TIEOFF internal 2)
	)
	(tile 8 57 INT_INTERFACE_X22Y112 INT_INTERFACE 0
	)
	(tile 8 58 NULL_X58Y118 NULL 0
	)
	(tile 8 59 INT_X23Y112 INT 1
		(primitive_site TIEOFF_X26Y112 TIEOFF internal 2)
	)
	(tile 8 60 CLBLM_X23Y112 CLBLM 2
		(primitive_site SLICE_X32Y112 SLICEM internal 50)
		(primitive_site SLICE_X33Y112 SLICEL internal 45)
	)
	(tile 8 61 INT_X24Y112 INT 1
		(primitive_site TIEOFF_X27Y112 TIEOFF internal 2)
	)
	(tile 8 62 CLBLL_X24Y112 CLBLL 2
		(primitive_site SLICE_X34Y112 SLICEL internal 45)
		(primitive_site SLICE_X35Y112 SLICEL internal 45)
	)
	(tile 8 63 VBRK_X24Y112 VBRK 0
	)
	(tile 8 64 LIOB_FT_X25Y112 LIOB_FT 2
		(primitive_site IOB_X1Y112 IOBS unbonded 13)
		(primitive_site IOB_X1Y113 IOBM unbonded 13)
	)
	(tile 8 65 LIOI_X25Y112 LIOI 6
		(primitive_site IODELAY_X1Y112 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y112 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y113 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y113 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y113 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y112 OLOGICE1 internal 32)
	)
	(tile 8 66 INT_X25Y112 INT 1
		(primitive_site TIEOFF_X28Y112 TIEOFF internal 2)
	)
	(tile 8 67 IOI_L_INT_INTERFACE_X25Y112 IOI_L_INT_INTERFACE 0
	)
	(tile 8 68 VBRK_X25Y112 VBRK 0
	)
	(tile 8 69 INT_X26Y112 INT 1
		(primitive_site TIEOFF_X29Y112 TIEOFF internal 2)
	)
	(tile 8 70 CLBLM_X26Y112 CLBLM 2
		(primitive_site SLICE_X36Y112 SLICEM internal 50)
		(primitive_site SLICE_X37Y112 SLICEL internal 45)
	)
	(tile 8 71 INT_X27Y112 INT 1
		(primitive_site TIEOFF_X30Y112 TIEOFF internal 2)
	)
	(tile 8 72 CLBLL_X27Y112 CLBLL 2
		(primitive_site SLICE_X38Y112 SLICEL internal 45)
		(primitive_site SLICE_X39Y112 SLICEL internal 45)
	)
	(tile 8 73 INT_X28Y112 INT 1
		(primitive_site TIEOFF_X31Y112 TIEOFF internal 2)
	)
	(tile 8 74 CLBLM_X28Y112 CLBLM 2
		(primitive_site SLICE_X40Y112 SLICEM internal 50)
		(primitive_site SLICE_X41Y112 SLICEL internal 45)
	)
	(tile 8 75 INT_X29Y112 INT 1
		(primitive_site TIEOFF_X32Y112 TIEOFF internal 2)
	)
	(tile 8 76 CLBLL_X29Y112 CLBLL 2
		(primitive_site SLICE_X42Y112 SLICEL internal 45)
		(primitive_site SLICE_X43Y112 SLICEL internal 45)
	)
	(tile 8 77 VBRK_X29Y112 VBRK 0
	)
	(tile 8 78 INT_X30Y112 INT 1
		(primitive_site TIEOFF_X33Y112 TIEOFF internal 2)
	)
	(tile 8 79 CLBLL_X30Y112 CLBLL 2
		(primitive_site SLICE_X44Y112 SLICEL internal 45)
		(primitive_site SLICE_X45Y112 SLICEL internal 45)
	)
	(tile 8 80 INT_X31Y112 INT 1
		(primitive_site TIEOFF_X34Y112 TIEOFF internal 2)
	)
	(tile 8 81 CLBLL_X31Y112 CLBLL 2
		(primitive_site SLICE_X46Y112 SLICEL internal 45)
		(primitive_site SLICE_X47Y112 SLICEL internal 45)
	)
	(tile 8 82 INT_X32Y112 INT 1
		(primitive_site TIEOFF_X35Y112 TIEOFF internal 2)
	)
	(tile 8 83 CLBLL_X32Y112 CLBLL 2
		(primitive_site SLICE_X48Y112 SLICEL internal 45)
		(primitive_site SLICE_X49Y112 SLICEL internal 45)
	)
	(tile 8 84 INT_X33Y112 INT 1
		(primitive_site TIEOFF_X36Y112 TIEOFF internal 2)
	)
	(tile 8 85 CLBLL_X33Y112 CLBLL 2
		(primitive_site SLICE_X50Y112 SLICEL internal 45)
		(primitive_site SLICE_X51Y112 SLICEL internal 45)
	)
	(tile 8 86 INT_X34Y112 INT 1
		(primitive_site TIEOFF_X37Y112 TIEOFF internal 2)
	)
	(tile 8 87 CLBLL_X34Y112 CLBLL 2
		(primitive_site SLICE_X52Y112 SLICEL internal 45)
		(primitive_site SLICE_X53Y112 SLICEL internal 45)
	)
	(tile 8 88 INT_X35Y112 INT 1
		(primitive_site TIEOFF_X38Y112 TIEOFF internal 2)
	)
	(tile 8 89 CLBLL_X35Y112 CLBLL 2
		(primitive_site SLICE_X54Y112 SLICEL internal 45)
		(primitive_site SLICE_X55Y112 SLICEL internal 45)
	)
	(tile 8 90 VFRAME_NOMON_X35Y112 VFRAME_NOMON 0
	)
	(tile 8 91 INT_X36Y112 INT 1
		(primitive_site TIEOFF_X39Y112 TIEOFF internal 2)
	)
	(tile 8 92 INT_INTERFACE_X36Y112 INT_INTERFACE 0
	)
	(tile 8 93 NULL_X93Y118 NULL 0
	)
	(tile 8 94 INT_X37Y112 INT 1
		(primitive_site TIEOFF_X40Y112 TIEOFF internal 2)
	)
	(tile 8 95 CLBLM_X37Y112 CLBLM 2
		(primitive_site SLICE_X56Y112 SLICEM internal 50)
		(primitive_site SLICE_X57Y112 SLICEL internal 45)
	)
	(tile 8 96 INT_X38Y112 INT 1
		(primitive_site TIEOFF_X41Y112 TIEOFF internal 2)
	)
	(tile 8 97 CLBLL_X38Y112 CLBLL 2
		(primitive_site SLICE_X58Y112 SLICEL internal 45)
		(primitive_site SLICE_X59Y112 SLICEL internal 45)
	)
	(tile 8 98 INT_X39Y112 INT 1
		(primitive_site TIEOFF_X42Y112 TIEOFF internal 2)
	)
	(tile 8 99 CLBLM_X39Y112 CLBLM 2
		(primitive_site SLICE_X60Y112 SLICEM internal 50)
		(primitive_site SLICE_X61Y112 SLICEL internal 45)
	)
	(tile 8 100 INT_X40Y112 INT 1
		(primitive_site TIEOFF_X43Y112 TIEOFF internal 2)
	)
	(tile 8 101 CLBLL_X40Y112 CLBLL 2
		(primitive_site SLICE_X62Y112 SLICEL internal 45)
		(primitive_site SLICE_X63Y112 SLICEL internal 45)
	)
	(tile 8 102 VBRK_X40Y112 VBRK 0
	)
	(tile 8 103 INT_X41Y112 INT 1
		(primitive_site TIEOFF_X44Y112 TIEOFF internal 2)
	)
	(tile 8 104 INT_INTERFACE_X41Y112 INT_INTERFACE 0
	)
	(tile 8 105 RIOI_X41Y112 RIOI 6
		(primitive_site OLOGIC_X2Y112 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y112 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y112 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y113 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y113 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y113 ILOGICE1 internal 28)
	)
	(tile 8 106 RIOB_X41Y112 RIOB 2
		(primitive_site IOB_X2Y112 IOBS unbonded 13)
		(primitive_site IOB_X2Y113 IOBM unbonded 13)
	)
	(tile 8 107 VBRK_X41Y112 VBRK 0
	)
	(tile 8 108 INT_X42Y112 INT 1
		(primitive_site TIEOFF_X45Y112 TIEOFF internal 2)
	)
	(tile 8 109 CLBLM_X42Y112 CLBLM 2
		(primitive_site SLICE_X64Y112 SLICEM internal 50)
		(primitive_site SLICE_X65Y112 SLICEL internal 45)
	)
	(tile 8 110 INT_X43Y112 INT 1
		(primitive_site TIEOFF_X46Y112 TIEOFF internal 2)
	)
	(tile 8 111 CLBLL_X43Y112 CLBLL 2
		(primitive_site SLICE_X66Y112 SLICEL internal 45)
		(primitive_site SLICE_X67Y112 SLICEL internal 45)
	)
	(tile 8 112 INT_X44Y112 INT 1
		(primitive_site TIEOFF_X47Y112 TIEOFF internal 2)
	)
	(tile 8 113 INT_INTERFACE_X44Y112 INT_INTERFACE 0
	)
	(tile 8 114 NULL_X114Y118 NULL 0
	)
	(tile 8 115 INT_X45Y112 INT 1
		(primitive_site TIEOFF_X48Y112 TIEOFF internal 2)
	)
	(tile 8 116 CLBLM_X45Y112 CLBLM 2
		(primitive_site SLICE_X68Y112 SLICEM internal 50)
		(primitive_site SLICE_X69Y112 SLICEL internal 45)
	)
	(tile 8 117 INT_X46Y112 INT 1
		(primitive_site TIEOFF_X49Y112 TIEOFF internal 2)
	)
	(tile 8 118 CLBLM_X46Y112 CLBLM 2
		(primitive_site SLICE_X70Y112 SLICEM internal 50)
		(primitive_site SLICE_X71Y112 SLICEL internal 45)
	)
	(tile 8 119 INT_X47Y112 INT 1
		(primitive_site TIEOFF_X50Y112 TIEOFF internal 2)
	)
	(tile 8 120 INT_INTERFACE_X47Y112 INT_INTERFACE 0
	)
	(tile 8 121 NULL_X121Y118 NULL 0
	)
	(tile 8 122 VBRK_X47Y112 VBRK 0
	)
	(tile 8 123 INT_X48Y112 INT 1
		(primitive_site TIEOFF_X52Y112 TIEOFF internal 2)
	)
	(tile 8 124 CLBLM_X48Y112 CLBLM 2
		(primitive_site SLICE_X72Y112 SLICEM internal 50)
		(primitive_site SLICE_X73Y112 SLICEL internal 45)
	)
	(tile 8 125 INT_X49Y112 INT 1
		(primitive_site TIEOFF_X53Y112 TIEOFF internal 2)
	)
	(tile 8 126 CLBLM_X49Y112 CLBLM 2
		(primitive_site SLICE_X74Y112 SLICEM internal 50)
		(primitive_site SLICE_X75Y112 SLICEL internal 45)
	)
	(tile 8 127 INT_X50Y112 INT 1
		(primitive_site TIEOFF_X54Y112 TIEOFF internal 2)
	)
	(tile 8 128 INT_INTERFACE_X50Y112 INT_INTERFACE 0
	)
	(tile 8 129 NULL_X129Y118 NULL 0
	)
	(tile 8 130 INT_X51Y112 INT 1
		(primitive_site TIEOFF_X55Y112 TIEOFF internal 2)
	)
	(tile 8 131 CLBLM_X51Y112 CLBLM 2
		(primitive_site SLICE_X76Y112 SLICEM internal 50)
		(primitive_site SLICE_X77Y112 SLICEL internal 45)
	)
	(tile 8 132 INT_X52Y112 INT 1
		(primitive_site TIEOFF_X56Y112 TIEOFF internal 2)
	)
	(tile 8 133 CLBLM_X52Y112 CLBLM 2
		(primitive_site SLICE_X78Y112 SLICEM internal 50)
		(primitive_site SLICE_X79Y112 SLICEL internal 45)
	)
	(tile 8 134 INT_X53Y112 INT 1
		(primitive_site TIEOFF_X57Y112 TIEOFF internal 2)
	)
	(tile 8 135 INT_INTERFACE_X53Y112 INT_INTERFACE 0
	)
	(tile 8 136 NULL_X136Y118 NULL 0
	)
	(tile 8 137 VBRK_X53Y112 VBRK 0
	)
	(tile 8 138 INT_X54Y112 INT 1
		(primitive_site TIEOFF_X59Y112 TIEOFF internal 2)
	)
	(tile 8 139 CLBLM_X54Y112 CLBLM 2
		(primitive_site SLICE_X80Y112 SLICEM internal 50)
		(primitive_site SLICE_X81Y112 SLICEL internal 45)
	)
	(tile 8 140 INT_X55Y112 INT 1
		(primitive_site TIEOFF_X60Y112 TIEOFF internal 2)
	)
	(tile 8 141 CLBLM_X55Y112 CLBLM 2
		(primitive_site SLICE_X82Y112 SLICEM internal 50)
		(primitive_site SLICE_X83Y112 SLICEL internal 45)
	)
	(tile 8 142 INT_X56Y112 INT 1
		(primitive_site TIEOFF_X61Y112 TIEOFF internal 2)
	)
	(tile 8 143 CLBLM_X56Y112 CLBLM 2
		(primitive_site SLICE_X84Y112 SLICEM internal 50)
		(primitive_site SLICE_X85Y112 SLICEL internal 45)
	)
	(tile 8 144 INT_X57Y112 INT 1
		(primitive_site TIEOFF_X62Y112 TIEOFF internal 2)
	)
	(tile 8 145 CLBLM_X57Y112 CLBLM 2
		(primitive_site SLICE_X86Y112 SLICEM internal 50)
		(primitive_site SLICE_X87Y112 SLICEL internal 45)
	)
	(tile 8 146 INT_X58Y112 INT 1
		(primitive_site TIEOFF_X63Y112 TIEOFF internal 2)
	)
	(tile 8 147 INT_INTERFACE_X58Y112 INT_INTERFACE 0
	)
	(tile 8 148 NULL_X148Y118 NULL 0
	)
	(tile 8 149 VBRK_X58Y112 VBRK 0
	)
	(tile 8 150 INT_X59Y112 INT 1
		(primitive_site TIEOFF_X65Y112 TIEOFF internal 2)
	)
	(tile 8 151 CLBLM_X59Y112 CLBLM 2
		(primitive_site SLICE_X88Y112 SLICEM internal 50)
		(primitive_site SLICE_X89Y112 SLICEL internal 45)
	)
	(tile 8 152 INT_X60Y112 INT 1
		(primitive_site TIEOFF_X66Y112 TIEOFF internal 2)
	)
	(tile 8 153 CLBLM_X60Y112 CLBLM 2
		(primitive_site SLICE_X90Y112 SLICEM internal 50)
		(primitive_site SLICE_X91Y112 SLICEL internal 45)
	)
	(tile 8 154 INT_X61Y112 INT 1
		(primitive_site TIEOFF_X67Y112 TIEOFF internal 2)
	)
	(tile 8 155 INT_INTERFACE_X61Y112 INT_INTERFACE 0
	)
	(tile 8 156 NULL_X156Y118 NULL 0
	)
	(tile 8 157 INT_X62Y112 INT 1
		(primitive_site TIEOFF_X68Y112 TIEOFF internal 2)
	)
	(tile 8 158 CLBLM_X62Y112 CLBLM 2
		(primitive_site SLICE_X92Y112 SLICEM internal 50)
		(primitive_site SLICE_X93Y112 SLICEL internal 45)
	)
	(tile 8 159 INT_X63Y112 INT 1
		(primitive_site TIEOFF_X69Y112 TIEOFF internal 2)
	)
	(tile 8 160 CLBLL_X63Y112 CLBLL 2
		(primitive_site SLICE_X94Y112 SLICEL internal 45)
		(primitive_site SLICE_X95Y112 SLICEL internal 45)
	)
	(tile 8 161 VBRK_X63Y112 VBRK 0
	)
	(tile 8 162 INT_X64Y112 INT 1
		(primitive_site TIEOFF_X70Y112 TIEOFF internal 2)
	)
	(tile 8 163 CLBLM_X64Y112 CLBLM 2
		(primitive_site SLICE_X96Y112 SLICEM internal 50)
		(primitive_site SLICE_X97Y112 SLICEL internal 45)
	)
	(tile 8 164 INT_X65Y112 INT 1
		(primitive_site TIEOFF_X71Y112 TIEOFF internal 2)
	)
	(tile 8 165 CLBLL_X65Y112 CLBLL 2
		(primitive_site SLICE_X98Y112 SLICEL internal 45)
		(primitive_site SLICE_X99Y112 SLICEL internal 45)
	)
	(tile 8 166 INT_X66Y112 INT 1
		(primitive_site TIEOFF_X72Y112 TIEOFF internal 2)
	)
	(tile 8 167 CLBLL_X66Y112 CLBLL 2
		(primitive_site SLICE_X100Y112 SLICEL internal 45)
		(primitive_site SLICE_X101Y112 SLICEL internal 45)
	)
	(tile 8 168 INT_X67Y112 INT 1
		(primitive_site TIEOFF_X73Y112 TIEOFF internal 2)
	)
	(tile 8 169 CLBLM_X67Y112 CLBLM 2
		(primitive_site SLICE_X102Y112 SLICEM internal 50)
		(primitive_site SLICE_X103Y112 SLICEL internal 45)
	)
	(tile 8 170 INT_X68Y112 INT 1
		(primitive_site TIEOFF_X74Y112 TIEOFF internal 2)
	)
	(tile 8 171 CLBLL_X68Y112 CLBLL 2
		(primitive_site SLICE_X104Y112 SLICEL internal 45)
		(primitive_site SLICE_X105Y112 SLICEL internal 45)
	)
	(tile 8 172 INT_X69Y112 INT 1
		(primitive_site TIEOFF_X75Y112 TIEOFF internal 2)
	)
	(tile 8 173 INT_INTERFACE_X69Y112 INT_INTERFACE 0
	)
	(tile 8 174 NULL_X174Y118 NULL 0
	)
	(tile 8 175 INT_X70Y112 INT 1
		(primitive_site TIEOFF_X76Y112 TIEOFF internal 2)
	)
	(tile 8 176 GTX_INT_INTERFACE_X70Y112 GTX_INT_INTERFACE 0
	)
	(tile 8 177 R_TERM_INT_X70Y112 R_TERM_INT 0
	)
	(tile 8 178 NULL_X178Y118 NULL 0
	)
	(tile 9 0 NULL_X0Y117 NULL 0
	)
	(tile 9 1 NULL_X1Y117 NULL 0
	)
	(tile 9 2 L_TERM_INT_X0Y111 L_TERM_INT 0
	)
	(tile 9 3 INT_X0Y111 INT 1
		(primitive_site TIEOFF_X0Y111 TIEOFF internal 2)
	)
	(tile 9 4 IOI_L_INT_INTERFACE_X0Y111 IOI_L_INT_INTERFACE 0
	)
	(tile 9 5 VBRK_X0Y111 VBRK 0
	)
	(tile 9 6 INT_X1Y111 INT 1
		(primitive_site TIEOFF_X1Y111 TIEOFF internal 2)
	)
	(tile 9 7 CLBLM_X1Y111 CLBLM 2
		(primitive_site SLICE_X0Y111 SLICEM internal 50)
		(primitive_site SLICE_X1Y111 SLICEL internal 45)
	)
	(tile 9 8 INT_X2Y111 INT 1
		(primitive_site TIEOFF_X2Y111 TIEOFF internal 2)
	)
	(tile 9 9 CLBLL_X2Y111 CLBLL 2
		(primitive_site SLICE_X2Y111 SLICEL internal 45)
		(primitive_site SLICE_X3Y111 SLICEL internal 45)
	)
	(tile 9 10 INT_X3Y111 INT 1
		(primitive_site TIEOFF_X3Y111 TIEOFF internal 2)
	)
	(tile 9 11 CLBLM_X3Y111 CLBLM 2
		(primitive_site SLICE_X4Y111 SLICEM internal 50)
		(primitive_site SLICE_X5Y111 SLICEL internal 45)
	)
	(tile 9 12 INT_X4Y111 INT 1
		(primitive_site TIEOFF_X4Y111 TIEOFF internal 2)
	)
	(tile 9 13 CLBLL_X4Y111 CLBLL 2
		(primitive_site SLICE_X6Y111 SLICEL internal 45)
		(primitive_site SLICE_X7Y111 SLICEL internal 45)
	)
	(tile 9 14 INT_X5Y111 INT 1
		(primitive_site TIEOFF_X5Y111 TIEOFF internal 2)
	)
	(tile 9 15 INT_INTERFACE_X5Y111 INT_INTERFACE 0
	)
	(tile 9 16 NULL_X16Y117 NULL 0
	)
	(tile 9 17 INT_X6Y111 INT 1
		(primitive_site TIEOFF_X6Y111 TIEOFF internal 2)
	)
	(tile 9 18 CLBLM_X6Y111 CLBLM 2
		(primitive_site SLICE_X8Y111 SLICEM internal 50)
		(primitive_site SLICE_X9Y111 SLICEL internal 45)
	)
	(tile 9 19 INT_X7Y111 INT 1
		(primitive_site TIEOFF_X7Y111 TIEOFF internal 2)
	)
	(tile 9 20 CLBLM_X7Y111 CLBLM 2
		(primitive_site SLICE_X10Y111 SLICEM internal 50)
		(primitive_site SLICE_X11Y111 SLICEL internal 45)
	)
	(tile 9 21 VBRK_X7Y111 VBRK 0
	)
	(tile 9 22 INT_X8Y111 INT 1
		(primitive_site TIEOFF_X8Y111 TIEOFF internal 2)
	)
	(tile 9 23 INT_INTERFACE_X8Y111 INT_INTERFACE 0
	)
	(tile 9 24 NULL_X24Y117 NULL 0
	)
	(tile 9 25 INT_X9Y111 INT 1
		(primitive_site TIEOFF_X10Y111 TIEOFF internal 2)
	)
	(tile 9 26 CLBLM_X9Y111 CLBLM 2
		(primitive_site SLICE_X12Y111 SLICEM internal 50)
		(primitive_site SLICE_X13Y111 SLICEL internal 45)
	)
	(tile 9 27 INT_X10Y111 INT 1
		(primitive_site TIEOFF_X11Y111 TIEOFF internal 2)
	)
	(tile 9 28 CLBLM_X10Y111 CLBLM 2
		(primitive_site SLICE_X14Y111 SLICEM internal 50)
		(primitive_site SLICE_X15Y111 SLICEL internal 45)
	)
	(tile 9 29 INT_X11Y111 INT 1
		(primitive_site TIEOFF_X12Y111 TIEOFF internal 2)
	)
	(tile 9 30 CLBLM_X11Y111 CLBLM 2
		(primitive_site SLICE_X16Y111 SLICEM internal 50)
		(primitive_site SLICE_X17Y111 SLICEL internal 45)
	)
	(tile 9 31 INT_X12Y111 INT 1
		(primitive_site TIEOFF_X13Y111 TIEOFF internal 2)
	)
	(tile 9 32 CLBLM_X12Y111 CLBLM 2
		(primitive_site SLICE_X18Y111 SLICEM internal 50)
		(primitive_site SLICE_X19Y111 SLICEL internal 45)
	)
	(tile 9 33 VBRK_X12Y111 VBRK 0
	)
	(tile 9 34 INT_X13Y111 INT 1
		(primitive_site TIEOFF_X14Y111 TIEOFF internal 2)
	)
	(tile 9 35 INT_INTERFACE_X13Y111 INT_INTERFACE 0
	)
	(tile 9 36 NULL_X36Y117 NULL 0
	)
	(tile 9 37 INT_X14Y111 INT 1
		(primitive_site TIEOFF_X16Y111 TIEOFF internal 2)
	)
	(tile 9 38 CLBLM_X14Y111 CLBLM 2
		(primitive_site SLICE_X20Y111 SLICEM internal 50)
		(primitive_site SLICE_X21Y111 SLICEL internal 45)
	)
	(tile 9 39 INT_X15Y111 INT 1
		(primitive_site TIEOFF_X17Y111 TIEOFF internal 2)
	)
	(tile 9 40 CLBLM_X15Y111 CLBLM 2
		(primitive_site SLICE_X22Y111 SLICEM internal 50)
		(primitive_site SLICE_X23Y111 SLICEL internal 45)
	)
	(tile 9 41 INT_X16Y111 INT 1
		(primitive_site TIEOFF_X18Y111 TIEOFF internal 2)
	)
	(tile 9 42 INT_INTERFACE_X16Y111 INT_INTERFACE 0
	)
	(tile 9 43 NULL_X43Y117 NULL 0
	)
	(tile 9 44 INT_X17Y111 INT 1
		(primitive_site TIEOFF_X19Y111 TIEOFF internal 2)
	)
	(tile 9 45 CLBLM_X17Y111 CLBLM 2
		(primitive_site SLICE_X24Y111 SLICEM internal 50)
		(primitive_site SLICE_X25Y111 SLICEL internal 45)
	)
	(tile 9 46 INT_X18Y111 INT 1
		(primitive_site TIEOFF_X20Y111 TIEOFF internal 2)
	)
	(tile 9 47 CLBLM_X18Y111 CLBLM 2
		(primitive_site SLICE_X26Y111 SLICEM internal 50)
		(primitive_site SLICE_X27Y111 SLICEL internal 45)
	)
	(tile 9 48 VBRK_X18Y111 VBRK 0
	)
	(tile 9 49 INT_X19Y111 INT 1
		(primitive_site TIEOFF_X21Y111 TIEOFF internal 2)
	)
	(tile 9 50 INT_INTERFACE_X19Y111 INT_INTERFACE 0
	)
	(tile 9 51 NULL_X51Y117 NULL 0
	)
	(tile 9 52 INT_X20Y111 INT 1
		(primitive_site TIEOFF_X23Y111 TIEOFF internal 2)
	)
	(tile 9 53 CLBLM_X20Y111 CLBLM 2
		(primitive_site SLICE_X28Y111 SLICEM internal 50)
		(primitive_site SLICE_X29Y111 SLICEL internal 45)
	)
	(tile 9 54 INT_X21Y111 INT 1
		(primitive_site TIEOFF_X24Y111 TIEOFF internal 2)
	)
	(tile 9 55 CLBLM_X21Y111 CLBLM 2
		(primitive_site SLICE_X30Y111 SLICEM internal 50)
		(primitive_site SLICE_X31Y111 SLICEL internal 45)
	)
	(tile 9 56 INT_X22Y111 INT 1
		(primitive_site TIEOFF_X25Y111 TIEOFF internal 2)
	)
	(tile 9 57 INT_INTERFACE_X22Y111 INT_INTERFACE 0
	)
	(tile 9 58 NULL_X58Y117 NULL 0
	)
	(tile 9 59 INT_X23Y111 INT 1
		(primitive_site TIEOFF_X26Y111 TIEOFF internal 2)
	)
	(tile 9 60 CLBLM_X23Y111 CLBLM 2
		(primitive_site SLICE_X32Y111 SLICEM internal 50)
		(primitive_site SLICE_X33Y111 SLICEL internal 45)
	)
	(tile 9 61 INT_X24Y111 INT 1
		(primitive_site TIEOFF_X27Y111 TIEOFF internal 2)
	)
	(tile 9 62 CLBLL_X24Y111 CLBLL 2
		(primitive_site SLICE_X34Y111 SLICEL internal 45)
		(primitive_site SLICE_X35Y111 SLICEL internal 45)
	)
	(tile 9 63 VBRK_X24Y111 VBRK 0
	)
	(tile 9 64 NULL_X64Y117 NULL 0
	)
	(tile 9 65 NULL_X65Y117 NULL 0
	)
	(tile 9 66 INT_X25Y111 INT 1
		(primitive_site TIEOFF_X28Y111 TIEOFF internal 2)
	)
	(tile 9 67 IOI_L_INT_INTERFACE_X25Y111 IOI_L_INT_INTERFACE 0
	)
	(tile 9 68 VBRK_X25Y111 VBRK 0
	)
	(tile 9 69 INT_X26Y111 INT 1
		(primitive_site TIEOFF_X29Y111 TIEOFF internal 2)
	)
	(tile 9 70 CLBLM_X26Y111 CLBLM 2
		(primitive_site SLICE_X36Y111 SLICEM internal 50)
		(primitive_site SLICE_X37Y111 SLICEL internal 45)
	)
	(tile 9 71 INT_X27Y111 INT 1
		(primitive_site TIEOFF_X30Y111 TIEOFF internal 2)
	)
	(tile 9 72 CLBLL_X27Y111 CLBLL 2
		(primitive_site SLICE_X38Y111 SLICEL internal 45)
		(primitive_site SLICE_X39Y111 SLICEL internal 45)
	)
	(tile 9 73 INT_X28Y111 INT 1
		(primitive_site TIEOFF_X31Y111 TIEOFF internal 2)
	)
	(tile 9 74 CLBLM_X28Y111 CLBLM 2
		(primitive_site SLICE_X40Y111 SLICEM internal 50)
		(primitive_site SLICE_X41Y111 SLICEL internal 45)
	)
	(tile 9 75 INT_X29Y111 INT 1
		(primitive_site TIEOFF_X32Y111 TIEOFF internal 2)
	)
	(tile 9 76 CLBLL_X29Y111 CLBLL 2
		(primitive_site SLICE_X42Y111 SLICEL internal 45)
		(primitive_site SLICE_X43Y111 SLICEL internal 45)
	)
	(tile 9 77 VBRK_X29Y111 VBRK 0
	)
	(tile 9 78 INT_X30Y111 INT 1
		(primitive_site TIEOFF_X33Y111 TIEOFF internal 2)
	)
	(tile 9 79 CLBLL_X30Y111 CLBLL 2
		(primitive_site SLICE_X44Y111 SLICEL internal 45)
		(primitive_site SLICE_X45Y111 SLICEL internal 45)
	)
	(tile 9 80 INT_X31Y111 INT 1
		(primitive_site TIEOFF_X34Y111 TIEOFF internal 2)
	)
	(tile 9 81 CLBLL_X31Y111 CLBLL 2
		(primitive_site SLICE_X46Y111 SLICEL internal 45)
		(primitive_site SLICE_X47Y111 SLICEL internal 45)
	)
	(tile 9 82 INT_X32Y111 INT 1
		(primitive_site TIEOFF_X35Y111 TIEOFF internal 2)
	)
	(tile 9 83 CLBLL_X32Y111 CLBLL 2
		(primitive_site SLICE_X48Y111 SLICEL internal 45)
		(primitive_site SLICE_X49Y111 SLICEL internal 45)
	)
	(tile 9 84 INT_X33Y111 INT 1
		(primitive_site TIEOFF_X36Y111 TIEOFF internal 2)
	)
	(tile 9 85 CLBLL_X33Y111 CLBLL 2
		(primitive_site SLICE_X50Y111 SLICEL internal 45)
		(primitive_site SLICE_X51Y111 SLICEL internal 45)
	)
	(tile 9 86 INT_X34Y111 INT 1
		(primitive_site TIEOFF_X37Y111 TIEOFF internal 2)
	)
	(tile 9 87 CLBLL_X34Y111 CLBLL 2
		(primitive_site SLICE_X52Y111 SLICEL internal 45)
		(primitive_site SLICE_X53Y111 SLICEL internal 45)
	)
	(tile 9 88 INT_X35Y111 INT 1
		(primitive_site TIEOFF_X38Y111 TIEOFF internal 2)
	)
	(tile 9 89 CLBLL_X35Y111 CLBLL 2
		(primitive_site SLICE_X54Y111 SLICEL internal 45)
		(primitive_site SLICE_X55Y111 SLICEL internal 45)
	)
	(tile 9 90 VFRAME_NOMON_X35Y111 VFRAME_NOMON 0
	)
	(tile 9 91 INT_X36Y111 INT 1
		(primitive_site TIEOFF_X39Y111 TIEOFF internal 2)
	)
	(tile 9 92 INT_INTERFACE_X36Y111 INT_INTERFACE 0
	)
	(tile 9 93 NULL_X93Y117 NULL 0
	)
	(tile 9 94 INT_X37Y111 INT 1
		(primitive_site TIEOFF_X40Y111 TIEOFF internal 2)
	)
	(tile 9 95 CLBLM_X37Y111 CLBLM 2
		(primitive_site SLICE_X56Y111 SLICEM internal 50)
		(primitive_site SLICE_X57Y111 SLICEL internal 45)
	)
	(tile 9 96 INT_X38Y111 INT 1
		(primitive_site TIEOFF_X41Y111 TIEOFF internal 2)
	)
	(tile 9 97 CLBLL_X38Y111 CLBLL 2
		(primitive_site SLICE_X58Y111 SLICEL internal 45)
		(primitive_site SLICE_X59Y111 SLICEL internal 45)
	)
	(tile 9 98 INT_X39Y111 INT 1
		(primitive_site TIEOFF_X42Y111 TIEOFF internal 2)
	)
	(tile 9 99 CLBLM_X39Y111 CLBLM 2
		(primitive_site SLICE_X60Y111 SLICEM internal 50)
		(primitive_site SLICE_X61Y111 SLICEL internal 45)
	)
	(tile 9 100 INT_X40Y111 INT 1
		(primitive_site TIEOFF_X43Y111 TIEOFF internal 2)
	)
	(tile 9 101 CLBLL_X40Y111 CLBLL 2
		(primitive_site SLICE_X62Y111 SLICEL internal 45)
		(primitive_site SLICE_X63Y111 SLICEL internal 45)
	)
	(tile 9 102 VBRK_X40Y111 VBRK 0
	)
	(tile 9 103 INT_X41Y111 INT 1
		(primitive_site TIEOFF_X44Y111 TIEOFF internal 2)
	)
	(tile 9 104 INT_INTERFACE_X41Y111 INT_INTERFACE 0
	)
	(tile 9 105 NULL_X105Y117 NULL 0
	)
	(tile 9 106 NULL_X106Y117 NULL 0
	)
	(tile 9 107 VBRK_X106Y117 VBRK 0
	)
	(tile 9 108 INT_X42Y111 INT 1
		(primitive_site TIEOFF_X45Y111 TIEOFF internal 2)
	)
	(tile 9 109 CLBLM_X42Y111 CLBLM 2
		(primitive_site SLICE_X64Y111 SLICEM internal 50)
		(primitive_site SLICE_X65Y111 SLICEL internal 45)
	)
	(tile 9 110 INT_X43Y111 INT 1
		(primitive_site TIEOFF_X46Y111 TIEOFF internal 2)
	)
	(tile 9 111 CLBLL_X43Y111 CLBLL 2
		(primitive_site SLICE_X66Y111 SLICEL internal 45)
		(primitive_site SLICE_X67Y111 SLICEL internal 45)
	)
	(tile 9 112 INT_X44Y111 INT 1
		(primitive_site TIEOFF_X47Y111 TIEOFF internal 2)
	)
	(tile 9 113 INT_INTERFACE_X44Y111 INT_INTERFACE 0
	)
	(tile 9 114 NULL_X114Y117 NULL 0
	)
	(tile 9 115 INT_X45Y111 INT 1
		(primitive_site TIEOFF_X48Y111 TIEOFF internal 2)
	)
	(tile 9 116 CLBLM_X45Y111 CLBLM 2
		(primitive_site SLICE_X68Y111 SLICEM internal 50)
		(primitive_site SLICE_X69Y111 SLICEL internal 45)
	)
	(tile 9 117 INT_X46Y111 INT 1
		(primitive_site TIEOFF_X49Y111 TIEOFF internal 2)
	)
	(tile 9 118 CLBLM_X46Y111 CLBLM 2
		(primitive_site SLICE_X70Y111 SLICEM internal 50)
		(primitive_site SLICE_X71Y111 SLICEL internal 45)
	)
	(tile 9 119 INT_X47Y111 INT 1
		(primitive_site TIEOFF_X50Y111 TIEOFF internal 2)
	)
	(tile 9 120 INT_INTERFACE_X47Y111 INT_INTERFACE 0
	)
	(tile 9 121 NULL_X121Y117 NULL 0
	)
	(tile 9 122 VBRK_X47Y111 VBRK 0
	)
	(tile 9 123 INT_X48Y111 INT 1
		(primitive_site TIEOFF_X52Y111 TIEOFF internal 2)
	)
	(tile 9 124 CLBLM_X48Y111 CLBLM 2
		(primitive_site SLICE_X72Y111 SLICEM internal 50)
		(primitive_site SLICE_X73Y111 SLICEL internal 45)
	)
	(tile 9 125 INT_X49Y111 INT 1
		(primitive_site TIEOFF_X53Y111 TIEOFF internal 2)
	)
	(tile 9 126 CLBLM_X49Y111 CLBLM 2
		(primitive_site SLICE_X74Y111 SLICEM internal 50)
		(primitive_site SLICE_X75Y111 SLICEL internal 45)
	)
	(tile 9 127 INT_X50Y111 INT 1
		(primitive_site TIEOFF_X54Y111 TIEOFF internal 2)
	)
	(tile 9 128 INT_INTERFACE_X50Y111 INT_INTERFACE 0
	)
	(tile 9 129 NULL_X129Y117 NULL 0
	)
	(tile 9 130 INT_X51Y111 INT 1
		(primitive_site TIEOFF_X55Y111 TIEOFF internal 2)
	)
	(tile 9 131 CLBLM_X51Y111 CLBLM 2
		(primitive_site SLICE_X76Y111 SLICEM internal 50)
		(primitive_site SLICE_X77Y111 SLICEL internal 45)
	)
	(tile 9 132 INT_X52Y111 INT 1
		(primitive_site TIEOFF_X56Y111 TIEOFF internal 2)
	)
	(tile 9 133 CLBLM_X52Y111 CLBLM 2
		(primitive_site SLICE_X78Y111 SLICEM internal 50)
		(primitive_site SLICE_X79Y111 SLICEL internal 45)
	)
	(tile 9 134 INT_X53Y111 INT 1
		(primitive_site TIEOFF_X57Y111 TIEOFF internal 2)
	)
	(tile 9 135 INT_INTERFACE_X53Y111 INT_INTERFACE 0
	)
	(tile 9 136 NULL_X136Y117 NULL 0
	)
	(tile 9 137 VBRK_X53Y111 VBRK 0
	)
	(tile 9 138 INT_X54Y111 INT 1
		(primitive_site TIEOFF_X59Y111 TIEOFF internal 2)
	)
	(tile 9 139 CLBLM_X54Y111 CLBLM 2
		(primitive_site SLICE_X80Y111 SLICEM internal 50)
		(primitive_site SLICE_X81Y111 SLICEL internal 45)
	)
	(tile 9 140 INT_X55Y111 INT 1
		(primitive_site TIEOFF_X60Y111 TIEOFF internal 2)
	)
	(tile 9 141 CLBLM_X55Y111 CLBLM 2
		(primitive_site SLICE_X82Y111 SLICEM internal 50)
		(primitive_site SLICE_X83Y111 SLICEL internal 45)
	)
	(tile 9 142 INT_X56Y111 INT 1
		(primitive_site TIEOFF_X61Y111 TIEOFF internal 2)
	)
	(tile 9 143 CLBLM_X56Y111 CLBLM 2
		(primitive_site SLICE_X84Y111 SLICEM internal 50)
		(primitive_site SLICE_X85Y111 SLICEL internal 45)
	)
	(tile 9 144 INT_X57Y111 INT 1
		(primitive_site TIEOFF_X62Y111 TIEOFF internal 2)
	)
	(tile 9 145 CLBLM_X57Y111 CLBLM 2
		(primitive_site SLICE_X86Y111 SLICEM internal 50)
		(primitive_site SLICE_X87Y111 SLICEL internal 45)
	)
	(tile 9 146 INT_X58Y111 INT 1
		(primitive_site TIEOFF_X63Y111 TIEOFF internal 2)
	)
	(tile 9 147 INT_INTERFACE_X58Y111 INT_INTERFACE 0
	)
	(tile 9 148 NULL_X148Y117 NULL 0
	)
	(tile 9 149 VBRK_X58Y111 VBRK 0
	)
	(tile 9 150 INT_X59Y111 INT 1
		(primitive_site TIEOFF_X65Y111 TIEOFF internal 2)
	)
	(tile 9 151 CLBLM_X59Y111 CLBLM 2
		(primitive_site SLICE_X88Y111 SLICEM internal 50)
		(primitive_site SLICE_X89Y111 SLICEL internal 45)
	)
	(tile 9 152 INT_X60Y111 INT 1
		(primitive_site TIEOFF_X66Y111 TIEOFF internal 2)
	)
	(tile 9 153 CLBLM_X60Y111 CLBLM 2
		(primitive_site SLICE_X90Y111 SLICEM internal 50)
		(primitive_site SLICE_X91Y111 SLICEL internal 45)
	)
	(tile 9 154 INT_X61Y111 INT 1
		(primitive_site TIEOFF_X67Y111 TIEOFF internal 2)
	)
	(tile 9 155 INT_INTERFACE_X61Y111 INT_INTERFACE 0
	)
	(tile 9 156 NULL_X156Y117 NULL 0
	)
	(tile 9 157 INT_X62Y111 INT 1
		(primitive_site TIEOFF_X68Y111 TIEOFF internal 2)
	)
	(tile 9 158 CLBLM_X62Y111 CLBLM 2
		(primitive_site SLICE_X92Y111 SLICEM internal 50)
		(primitive_site SLICE_X93Y111 SLICEL internal 45)
	)
	(tile 9 159 INT_X63Y111 INT 1
		(primitive_site TIEOFF_X69Y111 TIEOFF internal 2)
	)
	(tile 9 160 CLBLL_X63Y111 CLBLL 2
		(primitive_site SLICE_X94Y111 SLICEL internal 45)
		(primitive_site SLICE_X95Y111 SLICEL internal 45)
	)
	(tile 9 161 VBRK_X63Y111 VBRK 0
	)
	(tile 9 162 INT_X64Y111 INT 1
		(primitive_site TIEOFF_X70Y111 TIEOFF internal 2)
	)
	(tile 9 163 CLBLM_X64Y111 CLBLM 2
		(primitive_site SLICE_X96Y111 SLICEM internal 50)
		(primitive_site SLICE_X97Y111 SLICEL internal 45)
	)
	(tile 9 164 INT_X65Y111 INT 1
		(primitive_site TIEOFF_X71Y111 TIEOFF internal 2)
	)
	(tile 9 165 CLBLL_X65Y111 CLBLL 2
		(primitive_site SLICE_X98Y111 SLICEL internal 45)
		(primitive_site SLICE_X99Y111 SLICEL internal 45)
	)
	(tile 9 166 INT_X66Y111 INT 1
		(primitive_site TIEOFF_X72Y111 TIEOFF internal 2)
	)
	(tile 9 167 CLBLL_X66Y111 CLBLL 2
		(primitive_site SLICE_X100Y111 SLICEL internal 45)
		(primitive_site SLICE_X101Y111 SLICEL internal 45)
	)
	(tile 9 168 INT_X67Y111 INT 1
		(primitive_site TIEOFF_X73Y111 TIEOFF internal 2)
	)
	(tile 9 169 CLBLM_X67Y111 CLBLM 2
		(primitive_site SLICE_X102Y111 SLICEM internal 50)
		(primitive_site SLICE_X103Y111 SLICEL internal 45)
	)
	(tile 9 170 INT_X68Y111 INT 1
		(primitive_site TIEOFF_X74Y111 TIEOFF internal 2)
	)
	(tile 9 171 CLBLL_X68Y111 CLBLL 2
		(primitive_site SLICE_X104Y111 SLICEL internal 45)
		(primitive_site SLICE_X105Y111 SLICEL internal 45)
	)
	(tile 9 172 INT_X69Y111 INT 1
		(primitive_site TIEOFF_X75Y111 TIEOFF internal 2)
	)
	(tile 9 173 INT_INTERFACE_X69Y111 INT_INTERFACE 0
	)
	(tile 9 174 NULL_X174Y117 NULL 0
	)
	(tile 9 175 INT_X70Y111 INT 1
		(primitive_site TIEOFF_X76Y111 TIEOFF internal 2)
	)
	(tile 9 176 GTX_INT_INTERFACE_X70Y111 GTX_INT_INTERFACE 0
	)
	(tile 9 177 R_TERM_INT_X70Y111 R_TERM_INT 0
	)
	(tile 9 178 NULL_X178Y117 NULL 0
	)
	(tile 10 0 LIOB_X0Y110 LIOB 2
		(primitive_site IOB_X0Y110 IOBS unbonded 13)
		(primitive_site IOB_X0Y111 IOBM unbonded 13)
	)
	(tile 10 1 LIOI_X0Y110 LIOI 6
		(primitive_site IODELAY_X0Y110 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y110 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y111 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y111 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y111 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y110 OLOGICE1 internal 32)
	)
	(tile 10 2 L_TERM_INT_X0Y110 L_TERM_INT 0
	)
	(tile 10 3 INT_X0Y110 INT 1
		(primitive_site TIEOFF_X0Y110 TIEOFF internal 2)
	)
	(tile 10 4 IOI_L_INT_INTERFACE_X0Y110 IOI_L_INT_INTERFACE 0
	)
	(tile 10 5 VBRK_X0Y110 VBRK 0
	)
	(tile 10 6 INT_X1Y110 INT 1
		(primitive_site TIEOFF_X1Y110 TIEOFF internal 2)
	)
	(tile 10 7 CLBLM_X1Y110 CLBLM 2
		(primitive_site SLICE_X0Y110 SLICEM internal 50)
		(primitive_site SLICE_X1Y110 SLICEL internal 45)
	)
	(tile 10 8 INT_X2Y110 INT 1
		(primitive_site TIEOFF_X2Y110 TIEOFF internal 2)
	)
	(tile 10 9 CLBLL_X2Y110 CLBLL 2
		(primitive_site SLICE_X2Y110 SLICEL internal 45)
		(primitive_site SLICE_X3Y110 SLICEL internal 45)
	)
	(tile 10 10 INT_X3Y110 INT 1
		(primitive_site TIEOFF_X3Y110 TIEOFF internal 2)
	)
	(tile 10 11 CLBLM_X3Y110 CLBLM 2
		(primitive_site SLICE_X4Y110 SLICEM internal 50)
		(primitive_site SLICE_X5Y110 SLICEL internal 45)
	)
	(tile 10 12 INT_X4Y110 INT 1
		(primitive_site TIEOFF_X4Y110 TIEOFF internal 2)
	)
	(tile 10 13 CLBLL_X4Y110 CLBLL 2
		(primitive_site SLICE_X6Y110 SLICEL internal 45)
		(primitive_site SLICE_X7Y110 SLICEL internal 45)
	)
	(tile 10 14 INT_X5Y110 INT 1
		(primitive_site TIEOFF_X5Y110 TIEOFF internal 2)
	)
	(tile 10 15 INT_INTERFACE_X5Y110 INT_INTERFACE 0
	)
	(tile 10 16 BRAM_X5Y110 BRAM 3
		(primitive_site RAMB18_X0Y44 FIFO18E1 internal 158)
		(primitive_site RAMB18_X0Y45 RAMB18E1 internal 158)
		(primitive_site RAMB36_X0Y22 RAMBFIFO36E1 internal 356)
	)
	(tile 10 17 INT_X6Y110 INT 1
		(primitive_site TIEOFF_X6Y110 TIEOFF internal 2)
	)
	(tile 10 18 CLBLM_X6Y110 CLBLM 2
		(primitive_site SLICE_X8Y110 SLICEM internal 50)
		(primitive_site SLICE_X9Y110 SLICEL internal 45)
	)
	(tile 10 19 INT_X7Y110 INT 1
		(primitive_site TIEOFF_X7Y110 TIEOFF internal 2)
	)
	(tile 10 20 CLBLM_X7Y110 CLBLM 2
		(primitive_site SLICE_X10Y110 SLICEM internal 50)
		(primitive_site SLICE_X11Y110 SLICEL internal 45)
	)
	(tile 10 21 VBRK_X7Y110 VBRK 0
	)
	(tile 10 22 INT_X8Y110 INT 1
		(primitive_site TIEOFF_X8Y110 TIEOFF internal 2)
	)
	(tile 10 23 INT_INTERFACE_X8Y110 INT_INTERFACE 0
	)
	(tile 10 24 DSP_X8Y110 DSP 3
		(primitive_site DSP48_X0Y44 DSP48E1 internal 417)
		(primitive_site DSP48_X0Y45 DSP48E1 internal 417)
		(primitive_site TIEOFF_X9Y110 TIEOFF internal 2)
	)
	(tile 10 25 INT_X9Y110 INT 1
		(primitive_site TIEOFF_X10Y110 TIEOFF internal 2)
	)
	(tile 10 26 CLBLM_X9Y110 CLBLM 2
		(primitive_site SLICE_X12Y110 SLICEM internal 50)
		(primitive_site SLICE_X13Y110 SLICEL internal 45)
	)
	(tile 10 27 INT_X10Y110 INT 1
		(primitive_site TIEOFF_X11Y110 TIEOFF internal 2)
	)
	(tile 10 28 CLBLM_X10Y110 CLBLM 2
		(primitive_site SLICE_X14Y110 SLICEM internal 50)
		(primitive_site SLICE_X15Y110 SLICEL internal 45)
	)
	(tile 10 29 INT_X11Y110 INT 1
		(primitive_site TIEOFF_X12Y110 TIEOFF internal 2)
	)
	(tile 10 30 CLBLM_X11Y110 CLBLM 2
		(primitive_site SLICE_X16Y110 SLICEM internal 50)
		(primitive_site SLICE_X17Y110 SLICEL internal 45)
	)
	(tile 10 31 INT_X12Y110 INT 1
		(primitive_site TIEOFF_X13Y110 TIEOFF internal 2)
	)
	(tile 10 32 CLBLM_X12Y110 CLBLM 2
		(primitive_site SLICE_X18Y110 SLICEM internal 50)
		(primitive_site SLICE_X19Y110 SLICEL internal 45)
	)
	(tile 10 33 VBRK_X12Y110 VBRK 0
	)
	(tile 10 34 INT_X13Y110 INT 1
		(primitive_site TIEOFF_X14Y110 TIEOFF internal 2)
	)
	(tile 10 35 INT_INTERFACE_X13Y110 INT_INTERFACE 0
	)
	(tile 10 36 DSP_X13Y110 DSP 3
		(primitive_site DSP48_X1Y44 DSP48E1 internal 417)
		(primitive_site DSP48_X1Y45 DSP48E1 internal 417)
		(primitive_site TIEOFF_X15Y110 TIEOFF internal 2)
	)
	(tile 10 37 INT_X14Y110 INT 1
		(primitive_site TIEOFF_X16Y110 TIEOFF internal 2)
	)
	(tile 10 38 CLBLM_X14Y110 CLBLM 2
		(primitive_site SLICE_X20Y110 SLICEM internal 50)
		(primitive_site SLICE_X21Y110 SLICEL internal 45)
	)
	(tile 10 39 INT_X15Y110 INT 1
		(primitive_site TIEOFF_X17Y110 TIEOFF internal 2)
	)
	(tile 10 40 CLBLM_X15Y110 CLBLM 2
		(primitive_site SLICE_X22Y110 SLICEM internal 50)
		(primitive_site SLICE_X23Y110 SLICEL internal 45)
	)
	(tile 10 41 INT_X16Y110 INT 1
		(primitive_site TIEOFF_X18Y110 TIEOFF internal 2)
	)
	(tile 10 42 INT_INTERFACE_X16Y110 INT_INTERFACE 0
	)
	(tile 10 43 BRAM_X16Y110 BRAM 3
		(primitive_site RAMB18_X1Y44 FIFO18E1 internal 158)
		(primitive_site RAMB18_X1Y45 RAMB18E1 internal 158)
		(primitive_site RAMB36_X1Y22 RAMBFIFO36E1 internal 356)
	)
	(tile 10 44 INT_X17Y110 INT 1
		(primitive_site TIEOFF_X19Y110 TIEOFF internal 2)
	)
	(tile 10 45 CLBLM_X17Y110 CLBLM 2
		(primitive_site SLICE_X24Y110 SLICEM internal 50)
		(primitive_site SLICE_X25Y110 SLICEL internal 45)
	)
	(tile 10 46 INT_X18Y110 INT 1
		(primitive_site TIEOFF_X20Y110 TIEOFF internal 2)
	)
	(tile 10 47 CLBLM_X18Y110 CLBLM 2
		(primitive_site SLICE_X26Y110 SLICEM internal 50)
		(primitive_site SLICE_X27Y110 SLICEL internal 45)
	)
	(tile 10 48 VBRK_X18Y110 VBRK 0
	)
	(tile 10 49 INT_X19Y110 INT 1
		(primitive_site TIEOFF_X21Y110 TIEOFF internal 2)
	)
	(tile 10 50 INT_INTERFACE_X19Y110 INT_INTERFACE 0
	)
	(tile 10 51 DSP_X19Y110 DSP 3
		(primitive_site DSP48_X2Y44 DSP48E1 internal 417)
		(primitive_site DSP48_X2Y45 DSP48E1 internal 417)
		(primitive_site TIEOFF_X22Y110 TIEOFF internal 2)
	)
	(tile 10 52 INT_X20Y110 INT 1
		(primitive_site TIEOFF_X23Y110 TIEOFF internal 2)
	)
	(tile 10 53 CLBLM_X20Y110 CLBLM 2
		(primitive_site SLICE_X28Y110 SLICEM internal 50)
		(primitive_site SLICE_X29Y110 SLICEL internal 45)
	)
	(tile 10 54 INT_X21Y110 INT 1
		(primitive_site TIEOFF_X24Y110 TIEOFF internal 2)
	)
	(tile 10 55 CLBLM_X21Y110 CLBLM 2
		(primitive_site SLICE_X30Y110 SLICEM internal 50)
		(primitive_site SLICE_X31Y110 SLICEL internal 45)
	)
	(tile 10 56 INT_X22Y110 INT 1
		(primitive_site TIEOFF_X25Y110 TIEOFF internal 2)
	)
	(tile 10 57 INT_INTERFACE_X22Y110 INT_INTERFACE 0
	)
	(tile 10 58 BRAM_X22Y110 BRAM 3
		(primitive_site RAMB18_X2Y44 FIFO18E1 internal 158)
		(primitive_site RAMB18_X2Y45 RAMB18E1 internal 158)
		(primitive_site RAMB36_X2Y22 RAMBFIFO36E1 internal 356)
	)
	(tile 10 59 INT_X23Y110 INT 1
		(primitive_site TIEOFF_X26Y110 TIEOFF internal 2)
	)
	(tile 10 60 CLBLM_X23Y110 CLBLM 2
		(primitive_site SLICE_X32Y110 SLICEM internal 50)
		(primitive_site SLICE_X33Y110 SLICEL internal 45)
	)
	(tile 10 61 INT_X24Y110 INT 1
		(primitive_site TIEOFF_X27Y110 TIEOFF internal 2)
	)
	(tile 10 62 CLBLL_X24Y110 CLBLL 2
		(primitive_site SLICE_X34Y110 SLICEL internal 45)
		(primitive_site SLICE_X35Y110 SLICEL internal 45)
	)
	(tile 10 63 VBRK_X24Y110 VBRK 0
	)
	(tile 10 64 LIOB_FT_X25Y110 LIOB_FT 2
		(primitive_site IOB_X1Y110 IOBS unbonded 13)
		(primitive_site IOB_X1Y111 IOBM unbonded 13)
	)
	(tile 10 65 LIOI_X25Y110 LIOI 6
		(primitive_site IODELAY_X1Y110 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y110 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y111 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y111 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y111 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y110 OLOGICE1 internal 32)
	)
	(tile 10 66 INT_X25Y110 INT 1
		(primitive_site TIEOFF_X28Y110 TIEOFF internal 2)
	)
	(tile 10 67 IOI_L_INT_INTERFACE_X25Y110 IOI_L_INT_INTERFACE 0
	)
	(tile 10 68 VBRK_X25Y110 VBRK 0
	)
	(tile 10 69 INT_X26Y110 INT 1
		(primitive_site TIEOFF_X29Y110 TIEOFF internal 2)
	)
	(tile 10 70 CLBLM_X26Y110 CLBLM 2
		(primitive_site SLICE_X36Y110 SLICEM internal 50)
		(primitive_site SLICE_X37Y110 SLICEL internal 45)
	)
	(tile 10 71 INT_X27Y110 INT 1
		(primitive_site TIEOFF_X30Y110 TIEOFF internal 2)
	)
	(tile 10 72 CLBLL_X27Y110 CLBLL 2
		(primitive_site SLICE_X38Y110 SLICEL internal 45)
		(primitive_site SLICE_X39Y110 SLICEL internal 45)
	)
	(tile 10 73 INT_X28Y110 INT 1
		(primitive_site TIEOFF_X31Y110 TIEOFF internal 2)
	)
	(tile 10 74 CLBLM_X28Y110 CLBLM 2
		(primitive_site SLICE_X40Y110 SLICEM internal 50)
		(primitive_site SLICE_X41Y110 SLICEL internal 45)
	)
	(tile 10 75 INT_X29Y110 INT 1
		(primitive_site TIEOFF_X32Y110 TIEOFF internal 2)
	)
	(tile 10 76 CLBLL_X29Y110 CLBLL 2
		(primitive_site SLICE_X42Y110 SLICEL internal 45)
		(primitive_site SLICE_X43Y110 SLICEL internal 45)
	)
	(tile 10 77 VBRK_X29Y110 VBRK 0
	)
	(tile 10 78 INT_X30Y110 INT 1
		(primitive_site TIEOFF_X33Y110 TIEOFF internal 2)
	)
	(tile 10 79 CLBLL_X30Y110 CLBLL 2
		(primitive_site SLICE_X44Y110 SLICEL internal 45)
		(primitive_site SLICE_X45Y110 SLICEL internal 45)
	)
	(tile 10 80 INT_X31Y110 INT 1
		(primitive_site TIEOFF_X34Y110 TIEOFF internal 2)
	)
	(tile 10 81 CLBLL_X31Y110 CLBLL 2
		(primitive_site SLICE_X46Y110 SLICEL internal 45)
		(primitive_site SLICE_X47Y110 SLICEL internal 45)
	)
	(tile 10 82 INT_X32Y110 INT 1
		(primitive_site TIEOFF_X35Y110 TIEOFF internal 2)
	)
	(tile 10 83 CLBLL_X32Y110 CLBLL 2
		(primitive_site SLICE_X48Y110 SLICEL internal 45)
		(primitive_site SLICE_X49Y110 SLICEL internal 45)
	)
	(tile 10 84 INT_X33Y110 INT 1
		(primitive_site TIEOFF_X36Y110 TIEOFF internal 2)
	)
	(tile 10 85 CLBLL_X33Y110 CLBLL 2
		(primitive_site SLICE_X50Y110 SLICEL internal 45)
		(primitive_site SLICE_X51Y110 SLICEL internal 45)
	)
	(tile 10 86 INT_X34Y110 INT 1
		(primitive_site TIEOFF_X37Y110 TIEOFF internal 2)
	)
	(tile 10 87 CLBLL_X34Y110 CLBLL 2
		(primitive_site SLICE_X52Y110 SLICEL internal 45)
		(primitive_site SLICE_X53Y110 SLICEL internal 45)
	)
	(tile 10 88 INT_X35Y110 INT 1
		(primitive_site TIEOFF_X38Y110 TIEOFF internal 2)
	)
	(tile 10 89 CLBLL_X35Y110 CLBLL 2
		(primitive_site SLICE_X54Y110 SLICEL internal 45)
		(primitive_site SLICE_X55Y110 SLICEL internal 45)
	)
	(tile 10 90 VFRAME_NOMON_X35Y110 VFRAME_NOMON 0
	)
	(tile 10 91 INT_X36Y110 INT 1
		(primitive_site TIEOFF_X39Y110 TIEOFF internal 2)
	)
	(tile 10 92 INT_INTERFACE_X36Y110 INT_INTERFACE 0
	)
	(tile 10 93 NULL_X93Y116 NULL 0
	)
	(tile 10 94 INT_X37Y110 INT 1
		(primitive_site TIEOFF_X40Y110 TIEOFF internal 2)
	)
	(tile 10 95 CLBLM_X37Y110 CLBLM 2
		(primitive_site SLICE_X56Y110 SLICEM internal 50)
		(primitive_site SLICE_X57Y110 SLICEL internal 45)
	)
	(tile 10 96 INT_X38Y110 INT 1
		(primitive_site TIEOFF_X41Y110 TIEOFF internal 2)
	)
	(tile 10 97 CLBLL_X38Y110 CLBLL 2
		(primitive_site SLICE_X58Y110 SLICEL internal 45)
		(primitive_site SLICE_X59Y110 SLICEL internal 45)
	)
	(tile 10 98 INT_X39Y110 INT 1
		(primitive_site TIEOFF_X42Y110 TIEOFF internal 2)
	)
	(tile 10 99 CLBLM_X39Y110 CLBLM 2
		(primitive_site SLICE_X60Y110 SLICEM internal 50)
		(primitive_site SLICE_X61Y110 SLICEL internal 45)
	)
	(tile 10 100 INT_X40Y110 INT 1
		(primitive_site TIEOFF_X43Y110 TIEOFF internal 2)
	)
	(tile 10 101 CLBLL_X40Y110 CLBLL 2
		(primitive_site SLICE_X62Y110 SLICEL internal 45)
		(primitive_site SLICE_X63Y110 SLICEL internal 45)
	)
	(tile 10 102 VBRK_X40Y110 VBRK 0
	)
	(tile 10 103 INT_X41Y110 INT 1
		(primitive_site TIEOFF_X44Y110 TIEOFF internal 2)
	)
	(tile 10 104 INT_INTERFACE_X41Y110 INT_INTERFACE 0
	)
	(tile 10 105 RIOI_X41Y110 RIOI 6
		(primitive_site OLOGIC_X2Y110 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y110 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y110 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y111 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y111 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y111 ILOGICE1 internal 28)
	)
	(tile 10 106 RIOB_X41Y110 RIOB 2
		(primitive_site IOB_X2Y110 IOBS unbonded 13)
		(primitive_site IOB_X2Y111 IOBM unbonded 13)
	)
	(tile 10 107 VBRK_X41Y110 VBRK 0
	)
	(tile 10 108 INT_X42Y110 INT 1
		(primitive_site TIEOFF_X45Y110 TIEOFF internal 2)
	)
	(tile 10 109 CLBLM_X42Y110 CLBLM 2
		(primitive_site SLICE_X64Y110 SLICEM internal 50)
		(primitive_site SLICE_X65Y110 SLICEL internal 45)
	)
	(tile 10 110 INT_X43Y110 INT 1
		(primitive_site TIEOFF_X46Y110 TIEOFF internal 2)
	)
	(tile 10 111 CLBLL_X43Y110 CLBLL 2
		(primitive_site SLICE_X66Y110 SLICEL internal 45)
		(primitive_site SLICE_X67Y110 SLICEL internal 45)
	)
	(tile 10 112 INT_X44Y110 INT 1
		(primitive_site TIEOFF_X47Y110 TIEOFF internal 2)
	)
	(tile 10 113 INT_INTERFACE_X44Y110 INT_INTERFACE 0
	)
	(tile 10 114 BRAM_X44Y110 BRAM 3
		(primitive_site RAMB18_X3Y44 FIFO18E1 internal 158)
		(primitive_site RAMB18_X3Y45 RAMB18E1 internal 158)
		(primitive_site RAMB36_X3Y22 RAMBFIFO36E1 internal 356)
	)
	(tile 10 115 INT_X45Y110 INT 1
		(primitive_site TIEOFF_X48Y110 TIEOFF internal 2)
	)
	(tile 10 116 CLBLM_X45Y110 CLBLM 2
		(primitive_site SLICE_X68Y110 SLICEM internal 50)
		(primitive_site SLICE_X69Y110 SLICEL internal 45)
	)
	(tile 10 117 INT_X46Y110 INT 1
		(primitive_site TIEOFF_X49Y110 TIEOFF internal 2)
	)
	(tile 10 118 CLBLM_X46Y110 CLBLM 2
		(primitive_site SLICE_X70Y110 SLICEM internal 50)
		(primitive_site SLICE_X71Y110 SLICEL internal 45)
	)
	(tile 10 119 INT_X47Y110 INT 1
		(primitive_site TIEOFF_X50Y110 TIEOFF internal 2)
	)
	(tile 10 120 INT_INTERFACE_X47Y110 INT_INTERFACE 0
	)
	(tile 10 121 DSP_X47Y110 DSP 3
		(primitive_site DSP48_X3Y44 DSP48E1 internal 417)
		(primitive_site DSP48_X3Y45 DSP48E1 internal 417)
		(primitive_site TIEOFF_X51Y110 TIEOFF internal 2)
	)
	(tile 10 122 VBRK_X47Y110 VBRK 0
	)
	(tile 10 123 INT_X48Y110 INT 1
		(primitive_site TIEOFF_X52Y110 TIEOFF internal 2)
	)
	(tile 10 124 CLBLM_X48Y110 CLBLM 2
		(primitive_site SLICE_X72Y110 SLICEM internal 50)
		(primitive_site SLICE_X73Y110 SLICEL internal 45)
	)
	(tile 10 125 INT_X49Y110 INT 1
		(primitive_site TIEOFF_X53Y110 TIEOFF internal 2)
	)
	(tile 10 126 CLBLM_X49Y110 CLBLM 2
		(primitive_site SLICE_X74Y110 SLICEM internal 50)
		(primitive_site SLICE_X75Y110 SLICEL internal 45)
	)
	(tile 10 127 INT_X50Y110 INT 1
		(primitive_site TIEOFF_X54Y110 TIEOFF internal 2)
	)
	(tile 10 128 INT_INTERFACE_X50Y110 INT_INTERFACE 0
	)
	(tile 10 129 BRAM_X50Y110 BRAM 3
		(primitive_site RAMB18_X4Y44 FIFO18E1 internal 158)
		(primitive_site RAMB18_X4Y45 RAMB18E1 internal 158)
		(primitive_site RAMB36_X4Y22 RAMBFIFO36E1 internal 356)
	)
	(tile 10 130 INT_X51Y110 INT 1
		(primitive_site TIEOFF_X55Y110 TIEOFF internal 2)
	)
	(tile 10 131 CLBLM_X51Y110 CLBLM 2
		(primitive_site SLICE_X76Y110 SLICEM internal 50)
		(primitive_site SLICE_X77Y110 SLICEL internal 45)
	)
	(tile 10 132 INT_X52Y110 INT 1
		(primitive_site TIEOFF_X56Y110 TIEOFF internal 2)
	)
	(tile 10 133 CLBLM_X52Y110 CLBLM 2
		(primitive_site SLICE_X78Y110 SLICEM internal 50)
		(primitive_site SLICE_X79Y110 SLICEL internal 45)
	)
	(tile 10 134 INT_X53Y110 INT 1
		(primitive_site TIEOFF_X57Y110 TIEOFF internal 2)
	)
	(tile 10 135 INT_INTERFACE_X53Y110 INT_INTERFACE 0
	)
	(tile 10 136 DSP_X53Y110 DSP 3
		(primitive_site DSP48_X4Y44 DSP48E1 internal 417)
		(primitive_site DSP48_X4Y45 DSP48E1 internal 417)
		(primitive_site TIEOFF_X58Y110 TIEOFF internal 2)
	)
	(tile 10 137 VBRK_X53Y110 VBRK 0
	)
	(tile 10 138 INT_X54Y110 INT 1
		(primitive_site TIEOFF_X59Y110 TIEOFF internal 2)
	)
	(tile 10 139 CLBLM_X54Y110 CLBLM 2
		(primitive_site SLICE_X80Y110 SLICEM internal 50)
		(primitive_site SLICE_X81Y110 SLICEL internal 45)
	)
	(tile 10 140 INT_X55Y110 INT 1
		(primitive_site TIEOFF_X60Y110 TIEOFF internal 2)
	)
	(tile 10 141 CLBLM_X55Y110 CLBLM 2
		(primitive_site SLICE_X82Y110 SLICEM internal 50)
		(primitive_site SLICE_X83Y110 SLICEL internal 45)
	)
	(tile 10 142 INT_X56Y110 INT 1
		(primitive_site TIEOFF_X61Y110 TIEOFF internal 2)
	)
	(tile 10 143 CLBLM_X56Y110 CLBLM 2
		(primitive_site SLICE_X84Y110 SLICEM internal 50)
		(primitive_site SLICE_X85Y110 SLICEL internal 45)
	)
	(tile 10 144 INT_X57Y110 INT 1
		(primitive_site TIEOFF_X62Y110 TIEOFF internal 2)
	)
	(tile 10 145 CLBLM_X57Y110 CLBLM 2
		(primitive_site SLICE_X86Y110 SLICEM internal 50)
		(primitive_site SLICE_X87Y110 SLICEL internal 45)
	)
	(tile 10 146 INT_X58Y110 INT 1
		(primitive_site TIEOFF_X63Y110 TIEOFF internal 2)
	)
	(tile 10 147 INT_INTERFACE_X58Y110 INT_INTERFACE 0
	)
	(tile 10 148 DSP_X58Y110 DSP 3
		(primitive_site DSP48_X5Y44 DSP48E1 internal 417)
		(primitive_site DSP48_X5Y45 DSP48E1 internal 417)
		(primitive_site TIEOFF_X64Y110 TIEOFF internal 2)
	)
	(tile 10 149 VBRK_X58Y110 VBRK 0
	)
	(tile 10 150 INT_X59Y110 INT 1
		(primitive_site TIEOFF_X65Y110 TIEOFF internal 2)
	)
	(tile 10 151 CLBLM_X59Y110 CLBLM 2
		(primitive_site SLICE_X88Y110 SLICEM internal 50)
		(primitive_site SLICE_X89Y110 SLICEL internal 45)
	)
	(tile 10 152 INT_X60Y110 INT 1
		(primitive_site TIEOFF_X66Y110 TIEOFF internal 2)
	)
	(tile 10 153 CLBLM_X60Y110 CLBLM 2
		(primitive_site SLICE_X90Y110 SLICEM internal 50)
		(primitive_site SLICE_X91Y110 SLICEL internal 45)
	)
	(tile 10 154 INT_X61Y110 INT 1
		(primitive_site TIEOFF_X67Y110 TIEOFF internal 2)
	)
	(tile 10 155 INT_INTERFACE_X61Y110 INT_INTERFACE 0
	)
	(tile 10 156 BRAM_X61Y110 BRAM 3
		(primitive_site RAMB18_X5Y44 FIFO18E1 internal 158)
		(primitive_site RAMB18_X5Y45 RAMB18E1 internal 158)
		(primitive_site RAMB36_X5Y22 RAMBFIFO36E1 internal 356)
	)
	(tile 10 157 INT_X62Y110 INT 1
		(primitive_site TIEOFF_X68Y110 TIEOFF internal 2)
	)
	(tile 10 158 CLBLM_X62Y110 CLBLM 2
		(primitive_site SLICE_X92Y110 SLICEM internal 50)
		(primitive_site SLICE_X93Y110 SLICEL internal 45)
	)
	(tile 10 159 INT_X63Y110 INT 1
		(primitive_site TIEOFF_X69Y110 TIEOFF internal 2)
	)
	(tile 10 160 CLBLL_X63Y110 CLBLL 2
		(primitive_site SLICE_X94Y110 SLICEL internal 45)
		(primitive_site SLICE_X95Y110 SLICEL internal 45)
	)
	(tile 10 161 VBRK_X63Y110 VBRK 0
	)
	(tile 10 162 INT_X64Y110 INT 1
		(primitive_site TIEOFF_X70Y110 TIEOFF internal 2)
	)
	(tile 10 163 CLBLM_X64Y110 CLBLM 2
		(primitive_site SLICE_X96Y110 SLICEM internal 50)
		(primitive_site SLICE_X97Y110 SLICEL internal 45)
	)
	(tile 10 164 INT_X65Y110 INT 1
		(primitive_site TIEOFF_X71Y110 TIEOFF internal 2)
	)
	(tile 10 165 CLBLL_X65Y110 CLBLL 2
		(primitive_site SLICE_X98Y110 SLICEL internal 45)
		(primitive_site SLICE_X99Y110 SLICEL internal 45)
	)
	(tile 10 166 INT_X66Y110 INT 1
		(primitive_site TIEOFF_X72Y110 TIEOFF internal 2)
	)
	(tile 10 167 CLBLL_X66Y110 CLBLL 2
		(primitive_site SLICE_X100Y110 SLICEL internal 45)
		(primitive_site SLICE_X101Y110 SLICEL internal 45)
	)
	(tile 10 168 INT_X67Y110 INT 1
		(primitive_site TIEOFF_X73Y110 TIEOFF internal 2)
	)
	(tile 10 169 CLBLM_X67Y110 CLBLM 2
		(primitive_site SLICE_X102Y110 SLICEM internal 50)
		(primitive_site SLICE_X103Y110 SLICEL internal 45)
	)
	(tile 10 170 INT_X68Y110 INT 1
		(primitive_site TIEOFF_X74Y110 TIEOFF internal 2)
	)
	(tile 10 171 CLBLL_X68Y110 CLBLL 2
		(primitive_site SLICE_X104Y110 SLICEL internal 45)
		(primitive_site SLICE_X105Y110 SLICEL internal 45)
	)
	(tile 10 172 INT_X69Y110 INT 1
		(primitive_site TIEOFF_X75Y110 TIEOFF internal 2)
	)
	(tile 10 173 INT_INTERFACE_X69Y110 INT_INTERFACE 0
	)
	(tile 10 174 BRAM_X69Y110 BRAM 3
		(primitive_site RAMB18_X6Y44 FIFO18E1 internal 158)
		(primitive_site RAMB18_X6Y45 RAMB18E1 internal 158)
		(primitive_site RAMB36_X6Y22 RAMBFIFO36E1 internal 356)
	)
	(tile 10 175 INT_X70Y110 INT 1
		(primitive_site TIEOFF_X76Y110 TIEOFF internal 2)
	)
	(tile 10 176 GTX_INT_INTERFACE_X70Y110 GTX_INT_INTERFACE 0
	)
	(tile 10 177 R_TERM_INT_X70Y110 R_TERM_INT 0
	)
	(tile 10 178 GTX_X70Y110 GTX 5
		(primitive_site GTXE1_X0Y11 GTXE1 internal 496)
		(primitive_site IPAD_X1Y66 IPAD unbonded 1)
		(primitive_site IPAD_X1Y67 IPAD unbonded 1)
		(primitive_site OPAD_X0Y22 OPAD unbonded 1)
		(primitive_site OPAD_X0Y23 OPAD unbonded 1)
	)
	(tile 11 0 NULL_X0Y115 NULL 0
	)
	(tile 11 1 NULL_X1Y115 NULL 0
	)
	(tile 11 2 L_TERM_INT_X0Y109 L_TERM_INT 0
	)
	(tile 11 3 INT_X0Y109 INT 1
		(primitive_site TIEOFF_X0Y109 TIEOFF internal 2)
	)
	(tile 11 4 IOI_L_INT_INTERFACE_X0Y109 IOI_L_INT_INTERFACE 0
	)
	(tile 11 5 VBRK_X0Y109 VBRK 0
	)
	(tile 11 6 INT_X1Y109 INT 1
		(primitive_site TIEOFF_X1Y109 TIEOFF internal 2)
	)
	(tile 11 7 CLBLM_X1Y109 CLBLM 2
		(primitive_site SLICE_X0Y109 SLICEM internal 50)
		(primitive_site SLICE_X1Y109 SLICEL internal 45)
	)
	(tile 11 8 INT_X2Y109 INT 1
		(primitive_site TIEOFF_X2Y109 TIEOFF internal 2)
	)
	(tile 11 9 CLBLL_X2Y109 CLBLL 2
		(primitive_site SLICE_X2Y109 SLICEL internal 45)
		(primitive_site SLICE_X3Y109 SLICEL internal 45)
	)
	(tile 11 10 INT_X3Y109 INT 1
		(primitive_site TIEOFF_X3Y109 TIEOFF internal 2)
	)
	(tile 11 11 CLBLM_X3Y109 CLBLM 2
		(primitive_site SLICE_X4Y109 SLICEM internal 50)
		(primitive_site SLICE_X5Y109 SLICEL internal 45)
	)
	(tile 11 12 INT_X4Y109 INT 1
		(primitive_site TIEOFF_X4Y109 TIEOFF internal 2)
	)
	(tile 11 13 CLBLL_X4Y109 CLBLL 2
		(primitive_site SLICE_X6Y109 SLICEL internal 45)
		(primitive_site SLICE_X7Y109 SLICEL internal 45)
	)
	(tile 11 14 INT_X5Y109 INT 1
		(primitive_site TIEOFF_X5Y109 TIEOFF internal 2)
	)
	(tile 11 15 INT_INTERFACE_X5Y109 INT_INTERFACE 0
	)
	(tile 11 16 NULL_X16Y115 NULL 0
	)
	(tile 11 17 INT_X6Y109 INT 1
		(primitive_site TIEOFF_X6Y109 TIEOFF internal 2)
	)
	(tile 11 18 CLBLM_X6Y109 CLBLM 2
		(primitive_site SLICE_X8Y109 SLICEM internal 50)
		(primitive_site SLICE_X9Y109 SLICEL internal 45)
	)
	(tile 11 19 INT_X7Y109 INT 1
		(primitive_site TIEOFF_X7Y109 TIEOFF internal 2)
	)
	(tile 11 20 CLBLM_X7Y109 CLBLM 2
		(primitive_site SLICE_X10Y109 SLICEM internal 50)
		(primitive_site SLICE_X11Y109 SLICEL internal 45)
	)
	(tile 11 21 VBRK_X7Y109 VBRK 0
	)
	(tile 11 22 INT_X8Y109 INT 1
		(primitive_site TIEOFF_X8Y109 TIEOFF internal 2)
	)
	(tile 11 23 INT_INTERFACE_X8Y109 INT_INTERFACE 0
	)
	(tile 11 24 NULL_X24Y115 NULL 0
	)
	(tile 11 25 INT_X9Y109 INT 1
		(primitive_site TIEOFF_X10Y109 TIEOFF internal 2)
	)
	(tile 11 26 CLBLM_X9Y109 CLBLM 2
		(primitive_site SLICE_X12Y109 SLICEM internal 50)
		(primitive_site SLICE_X13Y109 SLICEL internal 45)
	)
	(tile 11 27 INT_X10Y109 INT 1
		(primitive_site TIEOFF_X11Y109 TIEOFF internal 2)
	)
	(tile 11 28 CLBLM_X10Y109 CLBLM 2
		(primitive_site SLICE_X14Y109 SLICEM internal 50)
		(primitive_site SLICE_X15Y109 SLICEL internal 45)
	)
	(tile 11 29 INT_X11Y109 INT 1
		(primitive_site TIEOFF_X12Y109 TIEOFF internal 2)
	)
	(tile 11 30 CLBLM_X11Y109 CLBLM 2
		(primitive_site SLICE_X16Y109 SLICEM internal 50)
		(primitive_site SLICE_X17Y109 SLICEL internal 45)
	)
	(tile 11 31 INT_X12Y109 INT 1
		(primitive_site TIEOFF_X13Y109 TIEOFF internal 2)
	)
	(tile 11 32 CLBLM_X12Y109 CLBLM 2
		(primitive_site SLICE_X18Y109 SLICEM internal 50)
		(primitive_site SLICE_X19Y109 SLICEL internal 45)
	)
	(tile 11 33 VBRK_X12Y109 VBRK 0
	)
	(tile 11 34 INT_X13Y109 INT 1
		(primitive_site TIEOFF_X14Y109 TIEOFF internal 2)
	)
	(tile 11 35 INT_INTERFACE_X13Y109 INT_INTERFACE 0
	)
	(tile 11 36 NULL_X36Y115 NULL 0
	)
	(tile 11 37 INT_X14Y109 INT 1
		(primitive_site TIEOFF_X16Y109 TIEOFF internal 2)
	)
	(tile 11 38 CLBLM_X14Y109 CLBLM 2
		(primitive_site SLICE_X20Y109 SLICEM internal 50)
		(primitive_site SLICE_X21Y109 SLICEL internal 45)
	)
	(tile 11 39 INT_X15Y109 INT 1
		(primitive_site TIEOFF_X17Y109 TIEOFF internal 2)
	)
	(tile 11 40 CLBLM_X15Y109 CLBLM 2
		(primitive_site SLICE_X22Y109 SLICEM internal 50)
		(primitive_site SLICE_X23Y109 SLICEL internal 45)
	)
	(tile 11 41 INT_X16Y109 INT 1
		(primitive_site TIEOFF_X18Y109 TIEOFF internal 2)
	)
	(tile 11 42 INT_INTERFACE_X16Y109 INT_INTERFACE 0
	)
	(tile 11 43 NULL_X43Y115 NULL 0
	)
	(tile 11 44 INT_X17Y109 INT 1
		(primitive_site TIEOFF_X19Y109 TIEOFF internal 2)
	)
	(tile 11 45 CLBLM_X17Y109 CLBLM 2
		(primitive_site SLICE_X24Y109 SLICEM internal 50)
		(primitive_site SLICE_X25Y109 SLICEL internal 45)
	)
	(tile 11 46 INT_X18Y109 INT 1
		(primitive_site TIEOFF_X20Y109 TIEOFF internal 2)
	)
	(tile 11 47 CLBLM_X18Y109 CLBLM 2
		(primitive_site SLICE_X26Y109 SLICEM internal 50)
		(primitive_site SLICE_X27Y109 SLICEL internal 45)
	)
	(tile 11 48 VBRK_X18Y109 VBRK 0
	)
	(tile 11 49 INT_X19Y109 INT 1
		(primitive_site TIEOFF_X21Y109 TIEOFF internal 2)
	)
	(tile 11 50 INT_INTERFACE_X19Y109 INT_INTERFACE 0
	)
	(tile 11 51 NULL_X51Y115 NULL 0
	)
	(tile 11 52 INT_X20Y109 INT 1
		(primitive_site TIEOFF_X23Y109 TIEOFF internal 2)
	)
	(tile 11 53 CLBLM_X20Y109 CLBLM 2
		(primitive_site SLICE_X28Y109 SLICEM internal 50)
		(primitive_site SLICE_X29Y109 SLICEL internal 45)
	)
	(tile 11 54 INT_X21Y109 INT 1
		(primitive_site TIEOFF_X24Y109 TIEOFF internal 2)
	)
	(tile 11 55 CLBLM_X21Y109 CLBLM 2
		(primitive_site SLICE_X30Y109 SLICEM internal 50)
		(primitive_site SLICE_X31Y109 SLICEL internal 45)
	)
	(tile 11 56 INT_X22Y109 INT 1
		(primitive_site TIEOFF_X25Y109 TIEOFF internal 2)
	)
	(tile 11 57 INT_INTERFACE_X22Y109 INT_INTERFACE 0
	)
	(tile 11 58 NULL_X58Y115 NULL 0
	)
	(tile 11 59 INT_X23Y109 INT 1
		(primitive_site TIEOFF_X26Y109 TIEOFF internal 2)
	)
	(tile 11 60 CLBLM_X23Y109 CLBLM 2
		(primitive_site SLICE_X32Y109 SLICEM internal 50)
		(primitive_site SLICE_X33Y109 SLICEL internal 45)
	)
	(tile 11 61 INT_X24Y109 INT 1
		(primitive_site TIEOFF_X27Y109 TIEOFF internal 2)
	)
	(tile 11 62 CLBLL_X24Y109 CLBLL 2
		(primitive_site SLICE_X34Y109 SLICEL internal 45)
		(primitive_site SLICE_X35Y109 SLICEL internal 45)
	)
	(tile 11 63 VBRK_X24Y109 VBRK 0
	)
	(tile 11 64 NULL_X64Y115 NULL 0
	)
	(tile 11 65 NULL_X65Y115 NULL 0
	)
	(tile 11 66 INT_X25Y109 INT 1
		(primitive_site TIEOFF_X28Y109 TIEOFF internal 2)
	)
	(tile 11 67 IOI_L_INT_INTERFACE_X25Y109 IOI_L_INT_INTERFACE 0
	)
	(tile 11 68 VBRK_X25Y109 VBRK 0
	)
	(tile 11 69 INT_X26Y109 INT 1
		(primitive_site TIEOFF_X29Y109 TIEOFF internal 2)
	)
	(tile 11 70 CLBLM_X26Y109 CLBLM 2
		(primitive_site SLICE_X36Y109 SLICEM internal 50)
		(primitive_site SLICE_X37Y109 SLICEL internal 45)
	)
	(tile 11 71 INT_X27Y109 INT 1
		(primitive_site TIEOFF_X30Y109 TIEOFF internal 2)
	)
	(tile 11 72 CLBLL_X27Y109 CLBLL 2
		(primitive_site SLICE_X38Y109 SLICEL internal 45)
		(primitive_site SLICE_X39Y109 SLICEL internal 45)
	)
	(tile 11 73 INT_X28Y109 INT 1
		(primitive_site TIEOFF_X31Y109 TIEOFF internal 2)
	)
	(tile 11 74 CLBLM_X28Y109 CLBLM 2
		(primitive_site SLICE_X40Y109 SLICEM internal 50)
		(primitive_site SLICE_X41Y109 SLICEL internal 45)
	)
	(tile 11 75 INT_X29Y109 INT 1
		(primitive_site TIEOFF_X32Y109 TIEOFF internal 2)
	)
	(tile 11 76 CLBLL_X29Y109 CLBLL 2
		(primitive_site SLICE_X42Y109 SLICEL internal 45)
		(primitive_site SLICE_X43Y109 SLICEL internal 45)
	)
	(tile 11 77 VBRK_X29Y109 VBRK 0
	)
	(tile 11 78 INT_X30Y109 INT 1
		(primitive_site TIEOFF_X33Y109 TIEOFF internal 2)
	)
	(tile 11 79 CLBLL_X30Y109 CLBLL 2
		(primitive_site SLICE_X44Y109 SLICEL internal 45)
		(primitive_site SLICE_X45Y109 SLICEL internal 45)
	)
	(tile 11 80 INT_X31Y109 INT 1
		(primitive_site TIEOFF_X34Y109 TIEOFF internal 2)
	)
	(tile 11 81 CLBLL_X31Y109 CLBLL 2
		(primitive_site SLICE_X46Y109 SLICEL internal 45)
		(primitive_site SLICE_X47Y109 SLICEL internal 45)
	)
	(tile 11 82 INT_X32Y109 INT 1
		(primitive_site TIEOFF_X35Y109 TIEOFF internal 2)
	)
	(tile 11 83 CLBLL_X32Y109 CLBLL 2
		(primitive_site SLICE_X48Y109 SLICEL internal 45)
		(primitive_site SLICE_X49Y109 SLICEL internal 45)
	)
	(tile 11 84 INT_X33Y109 INT 1
		(primitive_site TIEOFF_X36Y109 TIEOFF internal 2)
	)
	(tile 11 85 CLBLL_X33Y109 CLBLL 2
		(primitive_site SLICE_X50Y109 SLICEL internal 45)
		(primitive_site SLICE_X51Y109 SLICEL internal 45)
	)
	(tile 11 86 INT_X34Y109 INT 1
		(primitive_site TIEOFF_X37Y109 TIEOFF internal 2)
	)
	(tile 11 87 CLBLL_X34Y109 CLBLL 2
		(primitive_site SLICE_X52Y109 SLICEL internal 45)
		(primitive_site SLICE_X53Y109 SLICEL internal 45)
	)
	(tile 11 88 INT_X35Y109 INT 1
		(primitive_site TIEOFF_X38Y109 TIEOFF internal 2)
	)
	(tile 11 89 CLBLL_X35Y109 CLBLL 2
		(primitive_site SLICE_X54Y109 SLICEL internal 45)
		(primitive_site SLICE_X55Y109 SLICEL internal 45)
	)
	(tile 11 90 VFRAME_NOMON_X35Y109 VFRAME_NOMON 0
	)
	(tile 11 91 INT_X36Y109 INT 1
		(primitive_site TIEOFF_X39Y109 TIEOFF internal 2)
	)
	(tile 11 92 INT_INTERFACE_X36Y109 INT_INTERFACE 0
	)
	(tile 11 93 CMT_X36Y109 CMT_TOP 2
		(primitive_site PPR_FRAME_X0Y2 PPR_FRAME internal 167)
		(primitive_site MMCM_ADV_X0Y5 MMCM_ADV internal 166)
	)
	(tile 11 94 INT_X37Y109 INT 1
		(primitive_site TIEOFF_X40Y109 TIEOFF internal 2)
	)
	(tile 11 95 CLBLM_X37Y109 CLBLM 2
		(primitive_site SLICE_X56Y109 SLICEM internal 50)
		(primitive_site SLICE_X57Y109 SLICEL internal 45)
	)
	(tile 11 96 INT_X38Y109 INT 1
		(primitive_site TIEOFF_X41Y109 TIEOFF internal 2)
	)
	(tile 11 97 CLBLL_X38Y109 CLBLL 2
		(primitive_site SLICE_X58Y109 SLICEL internal 45)
		(primitive_site SLICE_X59Y109 SLICEL internal 45)
	)
	(tile 11 98 INT_X39Y109 INT 1
		(primitive_site TIEOFF_X42Y109 TIEOFF internal 2)
	)
	(tile 11 99 CLBLM_X39Y109 CLBLM 2
		(primitive_site SLICE_X60Y109 SLICEM internal 50)
		(primitive_site SLICE_X61Y109 SLICEL internal 45)
	)
	(tile 11 100 INT_X40Y109 INT 1
		(primitive_site TIEOFF_X43Y109 TIEOFF internal 2)
	)
	(tile 11 101 CLBLL_X40Y109 CLBLL 2
		(primitive_site SLICE_X62Y109 SLICEL internal 45)
		(primitive_site SLICE_X63Y109 SLICEL internal 45)
	)
	(tile 11 102 VBRK_X40Y109 VBRK 0
	)
	(tile 11 103 INT_X41Y109 INT 1
		(primitive_site TIEOFF_X44Y109 TIEOFF internal 2)
	)
	(tile 11 104 INT_INTERFACE_X41Y109 INT_INTERFACE 0
	)
	(tile 11 105 NULL_X105Y115 NULL 0
	)
	(tile 11 106 NULL_X106Y115 NULL 0
	)
	(tile 11 107 VBRK_X106Y115 VBRK 0
	)
	(tile 11 108 INT_X42Y109 INT 1
		(primitive_site TIEOFF_X45Y109 TIEOFF internal 2)
	)
	(tile 11 109 CLBLM_X42Y109 CLBLM 2
		(primitive_site SLICE_X64Y109 SLICEM internal 50)
		(primitive_site SLICE_X65Y109 SLICEL internal 45)
	)
	(tile 11 110 INT_X43Y109 INT 1
		(primitive_site TIEOFF_X46Y109 TIEOFF internal 2)
	)
	(tile 11 111 CLBLL_X43Y109 CLBLL 2
		(primitive_site SLICE_X66Y109 SLICEL internal 45)
		(primitive_site SLICE_X67Y109 SLICEL internal 45)
	)
	(tile 11 112 INT_X44Y109 INT 1
		(primitive_site TIEOFF_X47Y109 TIEOFF internal 2)
	)
	(tile 11 113 INT_INTERFACE_X44Y109 INT_INTERFACE 0
	)
	(tile 11 114 NULL_X114Y115 NULL 0
	)
	(tile 11 115 INT_X45Y109 INT 1
		(primitive_site TIEOFF_X48Y109 TIEOFF internal 2)
	)
	(tile 11 116 CLBLM_X45Y109 CLBLM 2
		(primitive_site SLICE_X68Y109 SLICEM internal 50)
		(primitive_site SLICE_X69Y109 SLICEL internal 45)
	)
	(tile 11 117 INT_X46Y109 INT 1
		(primitive_site TIEOFF_X49Y109 TIEOFF internal 2)
	)
	(tile 11 118 CLBLM_X46Y109 CLBLM 2
		(primitive_site SLICE_X70Y109 SLICEM internal 50)
		(primitive_site SLICE_X71Y109 SLICEL internal 45)
	)
	(tile 11 119 INT_X47Y109 INT 1
		(primitive_site TIEOFF_X50Y109 TIEOFF internal 2)
	)
	(tile 11 120 INT_INTERFACE_X47Y109 INT_INTERFACE 0
	)
	(tile 11 121 NULL_X121Y115 NULL 0
	)
	(tile 11 122 VBRK_X47Y109 VBRK 0
	)
	(tile 11 123 INT_X48Y109 INT 1
		(primitive_site TIEOFF_X52Y109 TIEOFF internal 2)
	)
	(tile 11 124 CLBLM_X48Y109 CLBLM 2
		(primitive_site SLICE_X72Y109 SLICEM internal 50)
		(primitive_site SLICE_X73Y109 SLICEL internal 45)
	)
	(tile 11 125 INT_X49Y109 INT 1
		(primitive_site TIEOFF_X53Y109 TIEOFF internal 2)
	)
	(tile 11 126 CLBLM_X49Y109 CLBLM 2
		(primitive_site SLICE_X74Y109 SLICEM internal 50)
		(primitive_site SLICE_X75Y109 SLICEL internal 45)
	)
	(tile 11 127 INT_X50Y109 INT 1
		(primitive_site TIEOFF_X54Y109 TIEOFF internal 2)
	)
	(tile 11 128 INT_INTERFACE_X50Y109 INT_INTERFACE 0
	)
	(tile 11 129 NULL_X129Y115 NULL 0
	)
	(tile 11 130 INT_X51Y109 INT 1
		(primitive_site TIEOFF_X55Y109 TIEOFF internal 2)
	)
	(tile 11 131 CLBLM_X51Y109 CLBLM 2
		(primitive_site SLICE_X76Y109 SLICEM internal 50)
		(primitive_site SLICE_X77Y109 SLICEL internal 45)
	)
	(tile 11 132 INT_X52Y109 INT 1
		(primitive_site TIEOFF_X56Y109 TIEOFF internal 2)
	)
	(tile 11 133 CLBLM_X52Y109 CLBLM 2
		(primitive_site SLICE_X78Y109 SLICEM internal 50)
		(primitive_site SLICE_X79Y109 SLICEL internal 45)
	)
	(tile 11 134 INT_X53Y109 INT 1
		(primitive_site TIEOFF_X57Y109 TIEOFF internal 2)
	)
	(tile 11 135 INT_INTERFACE_X53Y109 INT_INTERFACE 0
	)
	(tile 11 136 NULL_X136Y115 NULL 0
	)
	(tile 11 137 VBRK_X53Y109 VBRK 0
	)
	(tile 11 138 INT_X54Y109 INT 1
		(primitive_site TIEOFF_X59Y109 TIEOFF internal 2)
	)
	(tile 11 139 CLBLM_X54Y109 CLBLM 2
		(primitive_site SLICE_X80Y109 SLICEM internal 50)
		(primitive_site SLICE_X81Y109 SLICEL internal 45)
	)
	(tile 11 140 INT_X55Y109 INT 1
		(primitive_site TIEOFF_X60Y109 TIEOFF internal 2)
	)
	(tile 11 141 CLBLM_X55Y109 CLBLM 2
		(primitive_site SLICE_X82Y109 SLICEM internal 50)
		(primitive_site SLICE_X83Y109 SLICEL internal 45)
	)
	(tile 11 142 INT_X56Y109 INT 1
		(primitive_site TIEOFF_X61Y109 TIEOFF internal 2)
	)
	(tile 11 143 CLBLM_X56Y109 CLBLM 2
		(primitive_site SLICE_X84Y109 SLICEM internal 50)
		(primitive_site SLICE_X85Y109 SLICEL internal 45)
	)
	(tile 11 144 INT_X57Y109 INT 1
		(primitive_site TIEOFF_X62Y109 TIEOFF internal 2)
	)
	(tile 11 145 CLBLM_X57Y109 CLBLM 2
		(primitive_site SLICE_X86Y109 SLICEM internal 50)
		(primitive_site SLICE_X87Y109 SLICEL internal 45)
	)
	(tile 11 146 INT_X58Y109 INT 1
		(primitive_site TIEOFF_X63Y109 TIEOFF internal 2)
	)
	(tile 11 147 INT_INTERFACE_X58Y109 INT_INTERFACE 0
	)
	(tile 11 148 NULL_X148Y115 NULL 0
	)
	(tile 11 149 VBRK_X58Y109 VBRK 0
	)
	(tile 11 150 INT_X59Y109 INT 1
		(primitive_site TIEOFF_X65Y109 TIEOFF internal 2)
	)
	(tile 11 151 CLBLM_X59Y109 CLBLM 2
		(primitive_site SLICE_X88Y109 SLICEM internal 50)
		(primitive_site SLICE_X89Y109 SLICEL internal 45)
	)
	(tile 11 152 INT_X60Y109 INT 1
		(primitive_site TIEOFF_X66Y109 TIEOFF internal 2)
	)
	(tile 11 153 CLBLM_X60Y109 CLBLM 2
		(primitive_site SLICE_X90Y109 SLICEM internal 50)
		(primitive_site SLICE_X91Y109 SLICEL internal 45)
	)
	(tile 11 154 INT_X61Y109 INT 1
		(primitive_site TIEOFF_X67Y109 TIEOFF internal 2)
	)
	(tile 11 155 INT_INTERFACE_X61Y109 INT_INTERFACE 0
	)
	(tile 11 156 NULL_X156Y115 NULL 0
	)
	(tile 11 157 INT_X62Y109 INT 1
		(primitive_site TIEOFF_X68Y109 TIEOFF internal 2)
	)
	(tile 11 158 CLBLM_X62Y109 CLBLM 2
		(primitive_site SLICE_X92Y109 SLICEM internal 50)
		(primitive_site SLICE_X93Y109 SLICEL internal 45)
	)
	(tile 11 159 INT_X63Y109 INT 1
		(primitive_site TIEOFF_X69Y109 TIEOFF internal 2)
	)
	(tile 11 160 CLBLL_X63Y109 CLBLL 2
		(primitive_site SLICE_X94Y109 SLICEL internal 45)
		(primitive_site SLICE_X95Y109 SLICEL internal 45)
	)
	(tile 11 161 VBRK_X63Y109 VBRK 0
	)
	(tile 11 162 INT_X64Y109 INT 1
		(primitive_site TIEOFF_X70Y109 TIEOFF internal 2)
	)
	(tile 11 163 CLBLM_X64Y109 CLBLM 2
		(primitive_site SLICE_X96Y109 SLICEM internal 50)
		(primitive_site SLICE_X97Y109 SLICEL internal 45)
	)
	(tile 11 164 INT_X65Y109 INT 1
		(primitive_site TIEOFF_X71Y109 TIEOFF internal 2)
	)
	(tile 11 165 CLBLL_X65Y109 CLBLL 2
		(primitive_site SLICE_X98Y109 SLICEL internal 45)
		(primitive_site SLICE_X99Y109 SLICEL internal 45)
	)
	(tile 11 166 INT_X66Y109 INT 1
		(primitive_site TIEOFF_X72Y109 TIEOFF internal 2)
	)
	(tile 11 167 CLBLL_X66Y109 CLBLL 2
		(primitive_site SLICE_X100Y109 SLICEL internal 45)
		(primitive_site SLICE_X101Y109 SLICEL internal 45)
	)
	(tile 11 168 INT_X67Y109 INT 1
		(primitive_site TIEOFF_X73Y109 TIEOFF internal 2)
	)
	(tile 11 169 CLBLM_X67Y109 CLBLM 2
		(primitive_site SLICE_X102Y109 SLICEM internal 50)
		(primitive_site SLICE_X103Y109 SLICEL internal 45)
	)
	(tile 11 170 INT_X68Y109 INT 1
		(primitive_site TIEOFF_X74Y109 TIEOFF internal 2)
	)
	(tile 11 171 CLBLL_X68Y109 CLBLL 2
		(primitive_site SLICE_X104Y109 SLICEL internal 45)
		(primitive_site SLICE_X105Y109 SLICEL internal 45)
	)
	(tile 11 172 INT_X69Y109 INT 1
		(primitive_site TIEOFF_X75Y109 TIEOFF internal 2)
	)
	(tile 11 173 INT_INTERFACE_X69Y109 INT_INTERFACE 0
	)
	(tile 11 174 NULL_X174Y115 NULL 0
	)
	(tile 11 175 INT_X70Y109 INT 1
		(primitive_site TIEOFF_X76Y109 TIEOFF internal 2)
	)
	(tile 11 176 GTX_INT_INTERFACE_X70Y109 GTX_INT_INTERFACE 0
	)
	(tile 11 177 R_TERM_INT_X70Y109 R_TERM_INT 0
	)
	(tile 11 178 NULL_X178Y115 NULL 0
	)
	(tile 12 0 LIOB_X0Y108 LIOB 2
		(primitive_site IOB_X0Y108 IOBS unbonded 13)
		(primitive_site IOB_X0Y109 IOBM unbonded 13)
	)
	(tile 12 1 LIOI_X0Y108 LIOI 6
		(primitive_site IODELAY_X0Y108 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y108 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y109 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y109 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y109 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y108 OLOGICE1 internal 32)
	)
	(tile 12 2 L_TERM_INT_X0Y108 L_TERM_INT 0
	)
	(tile 12 3 INT_X0Y108 INT 1
		(primitive_site TIEOFF_X0Y108 TIEOFF internal 2)
	)
	(tile 12 4 IOI_L_INT_INTERFACE_X0Y108 IOI_L_INT_INTERFACE 0
	)
	(tile 12 5 VBRK_X0Y108 VBRK 0
	)
	(tile 12 6 INT_X1Y108 INT 1
		(primitive_site TIEOFF_X1Y108 TIEOFF internal 2)
	)
	(tile 12 7 CLBLM_X1Y108 CLBLM 2
		(primitive_site SLICE_X0Y108 SLICEM internal 50)
		(primitive_site SLICE_X1Y108 SLICEL internal 45)
	)
	(tile 12 8 INT_X2Y108 INT 1
		(primitive_site TIEOFF_X2Y108 TIEOFF internal 2)
	)
	(tile 12 9 CLBLL_X2Y108 CLBLL 2
		(primitive_site SLICE_X2Y108 SLICEL internal 45)
		(primitive_site SLICE_X3Y108 SLICEL internal 45)
	)
	(tile 12 10 INT_X3Y108 INT 1
		(primitive_site TIEOFF_X3Y108 TIEOFF internal 2)
	)
	(tile 12 11 CLBLM_X3Y108 CLBLM 2
		(primitive_site SLICE_X4Y108 SLICEM internal 50)
		(primitive_site SLICE_X5Y108 SLICEL internal 45)
	)
	(tile 12 12 INT_X4Y108 INT 1
		(primitive_site TIEOFF_X4Y108 TIEOFF internal 2)
	)
	(tile 12 13 CLBLL_X4Y108 CLBLL 2
		(primitive_site SLICE_X6Y108 SLICEL internal 45)
		(primitive_site SLICE_X7Y108 SLICEL internal 45)
	)
	(tile 12 14 INT_X5Y108 INT 1
		(primitive_site TIEOFF_X5Y108 TIEOFF internal 2)
	)
	(tile 12 15 INT_INTERFACE_X5Y108 INT_INTERFACE 0
	)
	(tile 12 16 NULL_X16Y114 NULL 0
	)
	(tile 12 17 INT_X6Y108 INT 1
		(primitive_site TIEOFF_X6Y108 TIEOFF internal 2)
	)
	(tile 12 18 CLBLM_X6Y108 CLBLM 2
		(primitive_site SLICE_X8Y108 SLICEM internal 50)
		(primitive_site SLICE_X9Y108 SLICEL internal 45)
	)
	(tile 12 19 INT_X7Y108 INT 1
		(primitive_site TIEOFF_X7Y108 TIEOFF internal 2)
	)
	(tile 12 20 CLBLM_X7Y108 CLBLM 2
		(primitive_site SLICE_X10Y108 SLICEM internal 50)
		(primitive_site SLICE_X11Y108 SLICEL internal 45)
	)
	(tile 12 21 VBRK_X7Y108 VBRK 0
	)
	(tile 12 22 INT_X8Y108 INT 1
		(primitive_site TIEOFF_X8Y108 TIEOFF internal 2)
	)
	(tile 12 23 INT_INTERFACE_X8Y108 INT_INTERFACE 0
	)
	(tile 12 24 NULL_X24Y114 NULL 0
	)
	(tile 12 25 INT_X9Y108 INT 1
		(primitive_site TIEOFF_X10Y108 TIEOFF internal 2)
	)
	(tile 12 26 CLBLM_X9Y108 CLBLM 2
		(primitive_site SLICE_X12Y108 SLICEM internal 50)
		(primitive_site SLICE_X13Y108 SLICEL internal 45)
	)
	(tile 12 27 INT_X10Y108 INT 1
		(primitive_site TIEOFF_X11Y108 TIEOFF internal 2)
	)
	(tile 12 28 CLBLM_X10Y108 CLBLM 2
		(primitive_site SLICE_X14Y108 SLICEM internal 50)
		(primitive_site SLICE_X15Y108 SLICEL internal 45)
	)
	(tile 12 29 INT_X11Y108 INT 1
		(primitive_site TIEOFF_X12Y108 TIEOFF internal 2)
	)
	(tile 12 30 CLBLM_X11Y108 CLBLM 2
		(primitive_site SLICE_X16Y108 SLICEM internal 50)
		(primitive_site SLICE_X17Y108 SLICEL internal 45)
	)
	(tile 12 31 INT_X12Y108 INT 1
		(primitive_site TIEOFF_X13Y108 TIEOFF internal 2)
	)
	(tile 12 32 CLBLM_X12Y108 CLBLM 2
		(primitive_site SLICE_X18Y108 SLICEM internal 50)
		(primitive_site SLICE_X19Y108 SLICEL internal 45)
	)
	(tile 12 33 VBRK_X12Y108 VBRK 0
	)
	(tile 12 34 INT_X13Y108 INT 1
		(primitive_site TIEOFF_X14Y108 TIEOFF internal 2)
	)
	(tile 12 35 INT_INTERFACE_X13Y108 INT_INTERFACE 0
	)
	(tile 12 36 NULL_X36Y114 NULL 0
	)
	(tile 12 37 INT_X14Y108 INT 1
		(primitive_site TIEOFF_X16Y108 TIEOFF internal 2)
	)
	(tile 12 38 CLBLM_X14Y108 CLBLM 2
		(primitive_site SLICE_X20Y108 SLICEM internal 50)
		(primitive_site SLICE_X21Y108 SLICEL internal 45)
	)
	(tile 12 39 INT_X15Y108 INT 1
		(primitive_site TIEOFF_X17Y108 TIEOFF internal 2)
	)
	(tile 12 40 CLBLM_X15Y108 CLBLM 2
		(primitive_site SLICE_X22Y108 SLICEM internal 50)
		(primitive_site SLICE_X23Y108 SLICEL internal 45)
	)
	(tile 12 41 INT_X16Y108 INT 1
		(primitive_site TIEOFF_X18Y108 TIEOFF internal 2)
	)
	(tile 12 42 INT_INTERFACE_X16Y108 INT_INTERFACE 0
	)
	(tile 12 43 NULL_X43Y114 NULL 0
	)
	(tile 12 44 INT_X17Y108 INT 1
		(primitive_site TIEOFF_X19Y108 TIEOFF internal 2)
	)
	(tile 12 45 CLBLM_X17Y108 CLBLM 2
		(primitive_site SLICE_X24Y108 SLICEM internal 50)
		(primitive_site SLICE_X25Y108 SLICEL internal 45)
	)
	(tile 12 46 INT_X18Y108 INT 1
		(primitive_site TIEOFF_X20Y108 TIEOFF internal 2)
	)
	(tile 12 47 CLBLM_X18Y108 CLBLM 2
		(primitive_site SLICE_X26Y108 SLICEM internal 50)
		(primitive_site SLICE_X27Y108 SLICEL internal 45)
	)
	(tile 12 48 VBRK_X18Y108 VBRK 0
	)
	(tile 12 49 INT_X19Y108 INT 1
		(primitive_site TIEOFF_X21Y108 TIEOFF internal 2)
	)
	(tile 12 50 INT_INTERFACE_X19Y108 INT_INTERFACE 0
	)
	(tile 12 51 NULL_X51Y114 NULL 0
	)
	(tile 12 52 INT_X20Y108 INT 1
		(primitive_site TIEOFF_X23Y108 TIEOFF internal 2)
	)
	(tile 12 53 CLBLM_X20Y108 CLBLM 2
		(primitive_site SLICE_X28Y108 SLICEM internal 50)
		(primitive_site SLICE_X29Y108 SLICEL internal 45)
	)
	(tile 12 54 INT_X21Y108 INT 1
		(primitive_site TIEOFF_X24Y108 TIEOFF internal 2)
	)
	(tile 12 55 CLBLM_X21Y108 CLBLM 2
		(primitive_site SLICE_X30Y108 SLICEM internal 50)
		(primitive_site SLICE_X31Y108 SLICEL internal 45)
	)
	(tile 12 56 INT_X22Y108 INT 1
		(primitive_site TIEOFF_X25Y108 TIEOFF internal 2)
	)
	(tile 12 57 INT_INTERFACE_X22Y108 INT_INTERFACE 0
	)
	(tile 12 58 NULL_X58Y114 NULL 0
	)
	(tile 12 59 INT_X23Y108 INT 1
		(primitive_site TIEOFF_X26Y108 TIEOFF internal 2)
	)
	(tile 12 60 CLBLM_X23Y108 CLBLM 2
		(primitive_site SLICE_X32Y108 SLICEM internal 50)
		(primitive_site SLICE_X33Y108 SLICEL internal 45)
	)
	(tile 12 61 INT_X24Y108 INT 1
		(primitive_site TIEOFF_X27Y108 TIEOFF internal 2)
	)
	(tile 12 62 CLBLL_X24Y108 CLBLL 2
		(primitive_site SLICE_X34Y108 SLICEL internal 45)
		(primitive_site SLICE_X35Y108 SLICEL internal 45)
	)
	(tile 12 63 VBRK_X24Y108 VBRK 0
	)
	(tile 12 64 LIOB_FT_X25Y108 LIOB_FT 2
		(primitive_site IOB_X1Y108 IOBS unbonded 13)
		(primitive_site IOB_X1Y109 IOBM unbonded 13)
	)
	(tile 12 65 LIOI_X25Y108 LIOI 6
		(primitive_site IODELAY_X1Y108 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y108 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y109 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y109 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y109 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y108 OLOGICE1 internal 32)
	)
	(tile 12 66 INT_X25Y108 INT 1
		(primitive_site TIEOFF_X28Y108 TIEOFF internal 2)
	)
	(tile 12 67 IOI_L_INT_INTERFACE_X25Y108 IOI_L_INT_INTERFACE 0
	)
	(tile 12 68 VBRK_X25Y108 VBRK 0
	)
	(tile 12 69 INT_X26Y108 INT 1
		(primitive_site TIEOFF_X29Y108 TIEOFF internal 2)
	)
	(tile 12 70 CLBLM_X26Y108 CLBLM 2
		(primitive_site SLICE_X36Y108 SLICEM internal 50)
		(primitive_site SLICE_X37Y108 SLICEL internal 45)
	)
	(tile 12 71 INT_X27Y108 INT 1
		(primitive_site TIEOFF_X30Y108 TIEOFF internal 2)
	)
	(tile 12 72 CLBLL_X27Y108 CLBLL 2
		(primitive_site SLICE_X38Y108 SLICEL internal 45)
		(primitive_site SLICE_X39Y108 SLICEL internal 45)
	)
	(tile 12 73 INT_X28Y108 INT 1
		(primitive_site TIEOFF_X31Y108 TIEOFF internal 2)
	)
	(tile 12 74 CLBLM_X28Y108 CLBLM 2
		(primitive_site SLICE_X40Y108 SLICEM internal 50)
		(primitive_site SLICE_X41Y108 SLICEL internal 45)
	)
	(tile 12 75 INT_X29Y108 INT 1
		(primitive_site TIEOFF_X32Y108 TIEOFF internal 2)
	)
	(tile 12 76 CLBLL_X29Y108 CLBLL 2
		(primitive_site SLICE_X42Y108 SLICEL internal 45)
		(primitive_site SLICE_X43Y108 SLICEL internal 45)
	)
	(tile 12 77 VBRK_X29Y108 VBRK 0
	)
	(tile 12 78 INT_X30Y108 INT 1
		(primitive_site TIEOFF_X33Y108 TIEOFF internal 2)
	)
	(tile 12 79 CLBLL_X30Y108 CLBLL 2
		(primitive_site SLICE_X44Y108 SLICEL internal 45)
		(primitive_site SLICE_X45Y108 SLICEL internal 45)
	)
	(tile 12 80 INT_X31Y108 INT 1
		(primitive_site TIEOFF_X34Y108 TIEOFF internal 2)
	)
	(tile 12 81 CLBLL_X31Y108 CLBLL 2
		(primitive_site SLICE_X46Y108 SLICEL internal 45)
		(primitive_site SLICE_X47Y108 SLICEL internal 45)
	)
	(tile 12 82 INT_X32Y108 INT 1
		(primitive_site TIEOFF_X35Y108 TIEOFF internal 2)
	)
	(tile 12 83 CLBLL_X32Y108 CLBLL 2
		(primitive_site SLICE_X48Y108 SLICEL internal 45)
		(primitive_site SLICE_X49Y108 SLICEL internal 45)
	)
	(tile 12 84 INT_X33Y108 INT 1
		(primitive_site TIEOFF_X36Y108 TIEOFF internal 2)
	)
	(tile 12 85 CLBLL_X33Y108 CLBLL 2
		(primitive_site SLICE_X50Y108 SLICEL internal 45)
		(primitive_site SLICE_X51Y108 SLICEL internal 45)
	)
	(tile 12 86 INT_X34Y108 INT 1
		(primitive_site TIEOFF_X37Y108 TIEOFF internal 2)
	)
	(tile 12 87 CLBLL_X34Y108 CLBLL 2
		(primitive_site SLICE_X52Y108 SLICEL internal 45)
		(primitive_site SLICE_X53Y108 SLICEL internal 45)
	)
	(tile 12 88 INT_X35Y108 INT 1
		(primitive_site TIEOFF_X38Y108 TIEOFF internal 2)
	)
	(tile 12 89 CLBLL_X35Y108 CLBLL 2
		(primitive_site SLICE_X54Y108 SLICEL internal 45)
		(primitive_site SLICE_X55Y108 SLICEL internal 45)
	)
	(tile 12 90 VFRAME_NOMON_X35Y108 VFRAME_NOMON 0
	)
	(tile 12 91 INT_X36Y108 INT 1
		(primitive_site TIEOFF_X39Y108 TIEOFF internal 2)
	)
	(tile 12 92 INT_INTERFACE_X36Y108 INT_INTERFACE 0
	)
	(tile 12 93 NULL_X93Y114 NULL 0
	)
	(tile 12 94 INT_X37Y108 INT 1
		(primitive_site TIEOFF_X40Y108 TIEOFF internal 2)
	)
	(tile 12 95 CLBLM_X37Y108 CLBLM 2
		(primitive_site SLICE_X56Y108 SLICEM internal 50)
		(primitive_site SLICE_X57Y108 SLICEL internal 45)
	)
	(tile 12 96 INT_X38Y108 INT 1
		(primitive_site TIEOFF_X41Y108 TIEOFF internal 2)
	)
	(tile 12 97 CLBLL_X38Y108 CLBLL 2
		(primitive_site SLICE_X58Y108 SLICEL internal 45)
		(primitive_site SLICE_X59Y108 SLICEL internal 45)
	)
	(tile 12 98 INT_X39Y108 INT 1
		(primitive_site TIEOFF_X42Y108 TIEOFF internal 2)
	)
	(tile 12 99 CLBLM_X39Y108 CLBLM 2
		(primitive_site SLICE_X60Y108 SLICEM internal 50)
		(primitive_site SLICE_X61Y108 SLICEL internal 45)
	)
	(tile 12 100 INT_X40Y108 INT 1
		(primitive_site TIEOFF_X43Y108 TIEOFF internal 2)
	)
	(tile 12 101 CLBLL_X40Y108 CLBLL 2
		(primitive_site SLICE_X62Y108 SLICEL internal 45)
		(primitive_site SLICE_X63Y108 SLICEL internal 45)
	)
	(tile 12 102 VBRK_X40Y108 VBRK 0
	)
	(tile 12 103 INT_X41Y108 INT 1
		(primitive_site TIEOFF_X44Y108 TIEOFF internal 2)
	)
	(tile 12 104 INT_INTERFACE_X41Y108 INT_INTERFACE 0
	)
	(tile 12 105 RIOI_X41Y108 RIOI 6
		(primitive_site OLOGIC_X2Y108 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y108 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y108 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y109 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y109 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y109 ILOGICE1 internal 28)
	)
	(tile 12 106 RIOB_X41Y108 RIOB 2
		(primitive_site IOB_X2Y108 IOBS unbonded 13)
		(primitive_site IOB_X2Y109 IOBM unbonded 13)
	)
	(tile 12 107 VBRK_X41Y108 VBRK 0
	)
	(tile 12 108 INT_X42Y108 INT 1
		(primitive_site TIEOFF_X45Y108 TIEOFF internal 2)
	)
	(tile 12 109 CLBLM_X42Y108 CLBLM 2
		(primitive_site SLICE_X64Y108 SLICEM internal 50)
		(primitive_site SLICE_X65Y108 SLICEL internal 45)
	)
	(tile 12 110 INT_X43Y108 INT 1
		(primitive_site TIEOFF_X46Y108 TIEOFF internal 2)
	)
	(tile 12 111 CLBLL_X43Y108 CLBLL 2
		(primitive_site SLICE_X66Y108 SLICEL internal 45)
		(primitive_site SLICE_X67Y108 SLICEL internal 45)
	)
	(tile 12 112 INT_X44Y108 INT 1
		(primitive_site TIEOFF_X47Y108 TIEOFF internal 2)
	)
	(tile 12 113 INT_INTERFACE_X44Y108 INT_INTERFACE 0
	)
	(tile 12 114 NULL_X114Y114 NULL 0
	)
	(tile 12 115 INT_X45Y108 INT 1
		(primitive_site TIEOFF_X48Y108 TIEOFF internal 2)
	)
	(tile 12 116 CLBLM_X45Y108 CLBLM 2
		(primitive_site SLICE_X68Y108 SLICEM internal 50)
		(primitive_site SLICE_X69Y108 SLICEL internal 45)
	)
	(tile 12 117 INT_X46Y108 INT 1
		(primitive_site TIEOFF_X49Y108 TIEOFF internal 2)
	)
	(tile 12 118 CLBLM_X46Y108 CLBLM 2
		(primitive_site SLICE_X70Y108 SLICEM internal 50)
		(primitive_site SLICE_X71Y108 SLICEL internal 45)
	)
	(tile 12 119 INT_X47Y108 INT 1
		(primitive_site TIEOFF_X50Y108 TIEOFF internal 2)
	)
	(tile 12 120 INT_INTERFACE_X47Y108 INT_INTERFACE 0
	)
	(tile 12 121 NULL_X121Y114 NULL 0
	)
	(tile 12 122 VBRK_X47Y108 VBRK 0
	)
	(tile 12 123 INT_X48Y108 INT 1
		(primitive_site TIEOFF_X52Y108 TIEOFF internal 2)
	)
	(tile 12 124 CLBLM_X48Y108 CLBLM 2
		(primitive_site SLICE_X72Y108 SLICEM internal 50)
		(primitive_site SLICE_X73Y108 SLICEL internal 45)
	)
	(tile 12 125 INT_X49Y108 INT 1
		(primitive_site TIEOFF_X53Y108 TIEOFF internal 2)
	)
	(tile 12 126 CLBLM_X49Y108 CLBLM 2
		(primitive_site SLICE_X74Y108 SLICEM internal 50)
		(primitive_site SLICE_X75Y108 SLICEL internal 45)
	)
	(tile 12 127 INT_X50Y108 INT 1
		(primitive_site TIEOFF_X54Y108 TIEOFF internal 2)
	)
	(tile 12 128 INT_INTERFACE_X50Y108 INT_INTERFACE 0
	)
	(tile 12 129 NULL_X129Y114 NULL 0
	)
	(tile 12 130 INT_X51Y108 INT 1
		(primitive_site TIEOFF_X55Y108 TIEOFF internal 2)
	)
	(tile 12 131 CLBLM_X51Y108 CLBLM 2
		(primitive_site SLICE_X76Y108 SLICEM internal 50)
		(primitive_site SLICE_X77Y108 SLICEL internal 45)
	)
	(tile 12 132 INT_X52Y108 INT 1
		(primitive_site TIEOFF_X56Y108 TIEOFF internal 2)
	)
	(tile 12 133 CLBLM_X52Y108 CLBLM 2
		(primitive_site SLICE_X78Y108 SLICEM internal 50)
		(primitive_site SLICE_X79Y108 SLICEL internal 45)
	)
	(tile 12 134 INT_X53Y108 INT 1
		(primitive_site TIEOFF_X57Y108 TIEOFF internal 2)
	)
	(tile 12 135 INT_INTERFACE_X53Y108 INT_INTERFACE 0
	)
	(tile 12 136 NULL_X136Y114 NULL 0
	)
	(tile 12 137 VBRK_X53Y108 VBRK 0
	)
	(tile 12 138 INT_X54Y108 INT 1
		(primitive_site TIEOFF_X59Y108 TIEOFF internal 2)
	)
	(tile 12 139 CLBLM_X54Y108 CLBLM 2
		(primitive_site SLICE_X80Y108 SLICEM internal 50)
		(primitive_site SLICE_X81Y108 SLICEL internal 45)
	)
	(tile 12 140 INT_X55Y108 INT 1
		(primitive_site TIEOFF_X60Y108 TIEOFF internal 2)
	)
	(tile 12 141 CLBLM_X55Y108 CLBLM 2
		(primitive_site SLICE_X82Y108 SLICEM internal 50)
		(primitive_site SLICE_X83Y108 SLICEL internal 45)
	)
	(tile 12 142 INT_X56Y108 INT 1
		(primitive_site TIEOFF_X61Y108 TIEOFF internal 2)
	)
	(tile 12 143 CLBLM_X56Y108 CLBLM 2
		(primitive_site SLICE_X84Y108 SLICEM internal 50)
		(primitive_site SLICE_X85Y108 SLICEL internal 45)
	)
	(tile 12 144 INT_X57Y108 INT 1
		(primitive_site TIEOFF_X62Y108 TIEOFF internal 2)
	)
	(tile 12 145 CLBLM_X57Y108 CLBLM 2
		(primitive_site SLICE_X86Y108 SLICEM internal 50)
		(primitive_site SLICE_X87Y108 SLICEL internal 45)
	)
	(tile 12 146 INT_X58Y108 INT 1
		(primitive_site TIEOFF_X63Y108 TIEOFF internal 2)
	)
	(tile 12 147 INT_INTERFACE_X58Y108 INT_INTERFACE 0
	)
	(tile 12 148 NULL_X148Y114 NULL 0
	)
	(tile 12 149 VBRK_X58Y108 VBRK 0
	)
	(tile 12 150 INT_X59Y108 INT 1
		(primitive_site TIEOFF_X65Y108 TIEOFF internal 2)
	)
	(tile 12 151 CLBLM_X59Y108 CLBLM 2
		(primitive_site SLICE_X88Y108 SLICEM internal 50)
		(primitive_site SLICE_X89Y108 SLICEL internal 45)
	)
	(tile 12 152 INT_X60Y108 INT 1
		(primitive_site TIEOFF_X66Y108 TIEOFF internal 2)
	)
	(tile 12 153 CLBLM_X60Y108 CLBLM 2
		(primitive_site SLICE_X90Y108 SLICEM internal 50)
		(primitive_site SLICE_X91Y108 SLICEL internal 45)
	)
	(tile 12 154 INT_X61Y108 INT 1
		(primitive_site TIEOFF_X67Y108 TIEOFF internal 2)
	)
	(tile 12 155 INT_INTERFACE_X61Y108 INT_INTERFACE 0
	)
	(tile 12 156 NULL_X156Y114 NULL 0
	)
	(tile 12 157 INT_X62Y108 INT 1
		(primitive_site TIEOFF_X68Y108 TIEOFF internal 2)
	)
	(tile 12 158 CLBLM_X62Y108 CLBLM 2
		(primitive_site SLICE_X92Y108 SLICEM internal 50)
		(primitive_site SLICE_X93Y108 SLICEL internal 45)
	)
	(tile 12 159 INT_X63Y108 INT 1
		(primitive_site TIEOFF_X69Y108 TIEOFF internal 2)
	)
	(tile 12 160 CLBLL_X63Y108 CLBLL 2
		(primitive_site SLICE_X94Y108 SLICEL internal 45)
		(primitive_site SLICE_X95Y108 SLICEL internal 45)
	)
	(tile 12 161 VBRK_X63Y108 VBRK 0
	)
	(tile 12 162 INT_X64Y108 INT 1
		(primitive_site TIEOFF_X70Y108 TIEOFF internal 2)
	)
	(tile 12 163 CLBLM_X64Y108 CLBLM 2
		(primitive_site SLICE_X96Y108 SLICEM internal 50)
		(primitive_site SLICE_X97Y108 SLICEL internal 45)
	)
	(tile 12 164 INT_X65Y108 INT 1
		(primitive_site TIEOFF_X71Y108 TIEOFF internal 2)
	)
	(tile 12 165 CLBLL_X65Y108 CLBLL 2
		(primitive_site SLICE_X98Y108 SLICEL internal 45)
		(primitive_site SLICE_X99Y108 SLICEL internal 45)
	)
	(tile 12 166 INT_X66Y108 INT 1
		(primitive_site TIEOFF_X72Y108 TIEOFF internal 2)
	)
	(tile 12 167 CLBLL_X66Y108 CLBLL 2
		(primitive_site SLICE_X100Y108 SLICEL internal 45)
		(primitive_site SLICE_X101Y108 SLICEL internal 45)
	)
	(tile 12 168 INT_X67Y108 INT 1
		(primitive_site TIEOFF_X73Y108 TIEOFF internal 2)
	)
	(tile 12 169 CLBLM_X67Y108 CLBLM 2
		(primitive_site SLICE_X102Y108 SLICEM internal 50)
		(primitive_site SLICE_X103Y108 SLICEL internal 45)
	)
	(tile 12 170 INT_X68Y108 INT 1
		(primitive_site TIEOFF_X74Y108 TIEOFF internal 2)
	)
	(tile 12 171 CLBLL_X68Y108 CLBLL 2
		(primitive_site SLICE_X104Y108 SLICEL internal 45)
		(primitive_site SLICE_X105Y108 SLICEL internal 45)
	)
	(tile 12 172 INT_X69Y108 INT 1
		(primitive_site TIEOFF_X75Y108 TIEOFF internal 2)
	)
	(tile 12 173 INT_INTERFACE_X69Y108 INT_INTERFACE 0
	)
	(tile 12 174 NULL_X174Y114 NULL 0
	)
	(tile 12 175 INT_X70Y108 INT 1
		(primitive_site TIEOFF_X76Y108 TIEOFF internal 2)
	)
	(tile 12 176 GTX_INT_INTERFACE_X70Y108 GTX_INT_INTERFACE 0
	)
	(tile 12 177 R_TERM_INT_X70Y108 R_TERM_INT 0
	)
	(tile 12 178 NULL_X178Y114 NULL 0
	)
	(tile 13 0 NULL_X0Y113 NULL 0
	)
	(tile 13 1 NULL_X1Y113 NULL 0
	)
	(tile 13 2 L_TERM_INT_X0Y107 L_TERM_INT 0
	)
	(tile 13 3 INT_X0Y107 INT 1
		(primitive_site TIEOFF_X0Y107 TIEOFF internal 2)
	)
	(tile 13 4 IOI_L_INT_INTERFACE_X0Y107 IOI_L_INT_INTERFACE 0
	)
	(tile 13 5 VBRK_X0Y107 VBRK 0
	)
	(tile 13 6 INT_X1Y107 INT 1
		(primitive_site TIEOFF_X1Y107 TIEOFF internal 2)
	)
	(tile 13 7 CLBLM_X1Y107 CLBLM 2
		(primitive_site SLICE_X0Y107 SLICEM internal 50)
		(primitive_site SLICE_X1Y107 SLICEL internal 45)
	)
	(tile 13 8 INT_X2Y107 INT 1
		(primitive_site TIEOFF_X2Y107 TIEOFF internal 2)
	)
	(tile 13 9 CLBLL_X2Y107 CLBLL 2
		(primitive_site SLICE_X2Y107 SLICEL internal 45)
		(primitive_site SLICE_X3Y107 SLICEL internal 45)
	)
	(tile 13 10 INT_X3Y107 INT 1
		(primitive_site TIEOFF_X3Y107 TIEOFF internal 2)
	)
	(tile 13 11 CLBLM_X3Y107 CLBLM 2
		(primitive_site SLICE_X4Y107 SLICEM internal 50)
		(primitive_site SLICE_X5Y107 SLICEL internal 45)
	)
	(tile 13 12 INT_X4Y107 INT 1
		(primitive_site TIEOFF_X4Y107 TIEOFF internal 2)
	)
	(tile 13 13 CLBLL_X4Y107 CLBLL 2
		(primitive_site SLICE_X6Y107 SLICEL internal 45)
		(primitive_site SLICE_X7Y107 SLICEL internal 45)
	)
	(tile 13 14 INT_X5Y107 INT 1
		(primitive_site TIEOFF_X5Y107 TIEOFF internal 2)
	)
	(tile 13 15 INT_INTERFACE_X5Y107 INT_INTERFACE 0
	)
	(tile 13 16 NULL_X16Y113 NULL 0
	)
	(tile 13 17 INT_X6Y107 INT 1
		(primitive_site TIEOFF_X6Y107 TIEOFF internal 2)
	)
	(tile 13 18 CLBLM_X6Y107 CLBLM 2
		(primitive_site SLICE_X8Y107 SLICEM internal 50)
		(primitive_site SLICE_X9Y107 SLICEL internal 45)
	)
	(tile 13 19 INT_X7Y107 INT 1
		(primitive_site TIEOFF_X7Y107 TIEOFF internal 2)
	)
	(tile 13 20 CLBLM_X7Y107 CLBLM 2
		(primitive_site SLICE_X10Y107 SLICEM internal 50)
		(primitive_site SLICE_X11Y107 SLICEL internal 45)
	)
	(tile 13 21 VBRK_X7Y107 VBRK 0
	)
	(tile 13 22 INT_X8Y107 INT 1
		(primitive_site TIEOFF_X8Y107 TIEOFF internal 2)
	)
	(tile 13 23 INT_INTERFACE_X8Y107 INT_INTERFACE 0
	)
	(tile 13 24 NULL_X24Y113 NULL 0
	)
	(tile 13 25 INT_X9Y107 INT 1
		(primitive_site TIEOFF_X10Y107 TIEOFF internal 2)
	)
	(tile 13 26 CLBLM_X9Y107 CLBLM 2
		(primitive_site SLICE_X12Y107 SLICEM internal 50)
		(primitive_site SLICE_X13Y107 SLICEL internal 45)
	)
	(tile 13 27 INT_X10Y107 INT 1
		(primitive_site TIEOFF_X11Y107 TIEOFF internal 2)
	)
	(tile 13 28 CLBLM_X10Y107 CLBLM 2
		(primitive_site SLICE_X14Y107 SLICEM internal 50)
		(primitive_site SLICE_X15Y107 SLICEL internal 45)
	)
	(tile 13 29 INT_X11Y107 INT 1
		(primitive_site TIEOFF_X12Y107 TIEOFF internal 2)
	)
	(tile 13 30 CLBLM_X11Y107 CLBLM 2
		(primitive_site SLICE_X16Y107 SLICEM internal 50)
		(primitive_site SLICE_X17Y107 SLICEL internal 45)
	)
	(tile 13 31 INT_X12Y107 INT 1
		(primitive_site TIEOFF_X13Y107 TIEOFF internal 2)
	)
	(tile 13 32 CLBLM_X12Y107 CLBLM 2
		(primitive_site SLICE_X18Y107 SLICEM internal 50)
		(primitive_site SLICE_X19Y107 SLICEL internal 45)
	)
	(tile 13 33 VBRK_X12Y107 VBRK 0
	)
	(tile 13 34 INT_X13Y107 INT 1
		(primitive_site TIEOFF_X14Y107 TIEOFF internal 2)
	)
	(tile 13 35 INT_INTERFACE_X13Y107 INT_INTERFACE 0
	)
	(tile 13 36 NULL_X36Y113 NULL 0
	)
	(tile 13 37 INT_X14Y107 INT 1
		(primitive_site TIEOFF_X16Y107 TIEOFF internal 2)
	)
	(tile 13 38 CLBLM_X14Y107 CLBLM 2
		(primitive_site SLICE_X20Y107 SLICEM internal 50)
		(primitive_site SLICE_X21Y107 SLICEL internal 45)
	)
	(tile 13 39 INT_X15Y107 INT 1
		(primitive_site TIEOFF_X17Y107 TIEOFF internal 2)
	)
	(tile 13 40 CLBLM_X15Y107 CLBLM 2
		(primitive_site SLICE_X22Y107 SLICEM internal 50)
		(primitive_site SLICE_X23Y107 SLICEL internal 45)
	)
	(tile 13 41 INT_X16Y107 INT 1
		(primitive_site TIEOFF_X18Y107 TIEOFF internal 2)
	)
	(tile 13 42 INT_INTERFACE_X16Y107 INT_INTERFACE 0
	)
	(tile 13 43 NULL_X43Y113 NULL 0
	)
	(tile 13 44 INT_X17Y107 INT 1
		(primitive_site TIEOFF_X19Y107 TIEOFF internal 2)
	)
	(tile 13 45 CLBLM_X17Y107 CLBLM 2
		(primitive_site SLICE_X24Y107 SLICEM internal 50)
		(primitive_site SLICE_X25Y107 SLICEL internal 45)
	)
	(tile 13 46 INT_X18Y107 INT 1
		(primitive_site TIEOFF_X20Y107 TIEOFF internal 2)
	)
	(tile 13 47 CLBLM_X18Y107 CLBLM 2
		(primitive_site SLICE_X26Y107 SLICEM internal 50)
		(primitive_site SLICE_X27Y107 SLICEL internal 45)
	)
	(tile 13 48 VBRK_X18Y107 VBRK 0
	)
	(tile 13 49 INT_X19Y107 INT 1
		(primitive_site TIEOFF_X21Y107 TIEOFF internal 2)
	)
	(tile 13 50 INT_INTERFACE_X19Y107 INT_INTERFACE 0
	)
	(tile 13 51 NULL_X51Y113 NULL 0
	)
	(tile 13 52 INT_X20Y107 INT 1
		(primitive_site TIEOFF_X23Y107 TIEOFF internal 2)
	)
	(tile 13 53 CLBLM_X20Y107 CLBLM 2
		(primitive_site SLICE_X28Y107 SLICEM internal 50)
		(primitive_site SLICE_X29Y107 SLICEL internal 45)
	)
	(tile 13 54 INT_X21Y107 INT 1
		(primitive_site TIEOFF_X24Y107 TIEOFF internal 2)
	)
	(tile 13 55 CLBLM_X21Y107 CLBLM 2
		(primitive_site SLICE_X30Y107 SLICEM internal 50)
		(primitive_site SLICE_X31Y107 SLICEL internal 45)
	)
	(tile 13 56 INT_X22Y107 INT 1
		(primitive_site TIEOFF_X25Y107 TIEOFF internal 2)
	)
	(tile 13 57 INT_INTERFACE_X22Y107 INT_INTERFACE 0
	)
	(tile 13 58 NULL_X58Y113 NULL 0
	)
	(tile 13 59 INT_X23Y107 INT 1
		(primitive_site TIEOFF_X26Y107 TIEOFF internal 2)
	)
	(tile 13 60 CLBLM_X23Y107 CLBLM 2
		(primitive_site SLICE_X32Y107 SLICEM internal 50)
		(primitive_site SLICE_X33Y107 SLICEL internal 45)
	)
	(tile 13 61 INT_X24Y107 INT 1
		(primitive_site TIEOFF_X27Y107 TIEOFF internal 2)
	)
	(tile 13 62 CLBLL_X24Y107 CLBLL 2
		(primitive_site SLICE_X34Y107 SLICEL internal 45)
		(primitive_site SLICE_X35Y107 SLICEL internal 45)
	)
	(tile 13 63 VBRK_X24Y107 VBRK 0
	)
	(tile 13 64 NULL_X64Y113 NULL 0
	)
	(tile 13 65 NULL_X65Y113 NULL 0
	)
	(tile 13 66 INT_X25Y107 INT 1
		(primitive_site TIEOFF_X28Y107 TIEOFF internal 2)
	)
	(tile 13 67 IOI_L_INT_INTERFACE_X25Y107 IOI_L_INT_INTERFACE 0
	)
	(tile 13 68 VBRK_X25Y107 VBRK 0
	)
	(tile 13 69 INT_X26Y107 INT 1
		(primitive_site TIEOFF_X29Y107 TIEOFF internal 2)
	)
	(tile 13 70 CLBLM_X26Y107 CLBLM 2
		(primitive_site SLICE_X36Y107 SLICEM internal 50)
		(primitive_site SLICE_X37Y107 SLICEL internal 45)
	)
	(tile 13 71 INT_X27Y107 INT 1
		(primitive_site TIEOFF_X30Y107 TIEOFF internal 2)
	)
	(tile 13 72 CLBLL_X27Y107 CLBLL 2
		(primitive_site SLICE_X38Y107 SLICEL internal 45)
		(primitive_site SLICE_X39Y107 SLICEL internal 45)
	)
	(tile 13 73 INT_X28Y107 INT 1
		(primitive_site TIEOFF_X31Y107 TIEOFF internal 2)
	)
	(tile 13 74 CLBLM_X28Y107 CLBLM 2
		(primitive_site SLICE_X40Y107 SLICEM internal 50)
		(primitive_site SLICE_X41Y107 SLICEL internal 45)
	)
	(tile 13 75 INT_X29Y107 INT 1
		(primitive_site TIEOFF_X32Y107 TIEOFF internal 2)
	)
	(tile 13 76 CLBLL_X29Y107 CLBLL 2
		(primitive_site SLICE_X42Y107 SLICEL internal 45)
		(primitive_site SLICE_X43Y107 SLICEL internal 45)
	)
	(tile 13 77 VBRK_X29Y107 VBRK 0
	)
	(tile 13 78 INT_X30Y107 INT 1
		(primitive_site TIEOFF_X33Y107 TIEOFF internal 2)
	)
	(tile 13 79 CLBLL_X30Y107 CLBLL 2
		(primitive_site SLICE_X44Y107 SLICEL internal 45)
		(primitive_site SLICE_X45Y107 SLICEL internal 45)
	)
	(tile 13 80 INT_X31Y107 INT 1
		(primitive_site TIEOFF_X34Y107 TIEOFF internal 2)
	)
	(tile 13 81 CLBLL_X31Y107 CLBLL 2
		(primitive_site SLICE_X46Y107 SLICEL internal 45)
		(primitive_site SLICE_X47Y107 SLICEL internal 45)
	)
	(tile 13 82 INT_X32Y107 INT 1
		(primitive_site TIEOFF_X35Y107 TIEOFF internal 2)
	)
	(tile 13 83 CLBLL_X32Y107 CLBLL 2
		(primitive_site SLICE_X48Y107 SLICEL internal 45)
		(primitive_site SLICE_X49Y107 SLICEL internal 45)
	)
	(tile 13 84 INT_X33Y107 INT 1
		(primitive_site TIEOFF_X36Y107 TIEOFF internal 2)
	)
	(tile 13 85 CLBLL_X33Y107 CLBLL 2
		(primitive_site SLICE_X50Y107 SLICEL internal 45)
		(primitive_site SLICE_X51Y107 SLICEL internal 45)
	)
	(tile 13 86 INT_X34Y107 INT 1
		(primitive_site TIEOFF_X37Y107 TIEOFF internal 2)
	)
	(tile 13 87 CLBLL_X34Y107 CLBLL 2
		(primitive_site SLICE_X52Y107 SLICEL internal 45)
		(primitive_site SLICE_X53Y107 SLICEL internal 45)
	)
	(tile 13 88 INT_X35Y107 INT 1
		(primitive_site TIEOFF_X38Y107 TIEOFF internal 2)
	)
	(tile 13 89 CLBLL_X35Y107 CLBLL 2
		(primitive_site SLICE_X54Y107 SLICEL internal 45)
		(primitive_site SLICE_X55Y107 SLICEL internal 45)
	)
	(tile 13 90 VFRAME_NOMON_X35Y107 VFRAME_NOMON 0
	)
	(tile 13 91 INT_X36Y107 INT 1
		(primitive_site TIEOFF_X39Y107 TIEOFF internal 2)
	)
	(tile 13 92 INT_INTERFACE_X36Y107 INT_INTERFACE 0
	)
	(tile 13 93 NULL_X93Y113 NULL 0
	)
	(tile 13 94 INT_X37Y107 INT 1
		(primitive_site TIEOFF_X40Y107 TIEOFF internal 2)
	)
	(tile 13 95 CLBLM_X37Y107 CLBLM 2
		(primitive_site SLICE_X56Y107 SLICEM internal 50)
		(primitive_site SLICE_X57Y107 SLICEL internal 45)
	)
	(tile 13 96 INT_X38Y107 INT 1
		(primitive_site TIEOFF_X41Y107 TIEOFF internal 2)
	)
	(tile 13 97 CLBLL_X38Y107 CLBLL 2
		(primitive_site SLICE_X58Y107 SLICEL internal 45)
		(primitive_site SLICE_X59Y107 SLICEL internal 45)
	)
	(tile 13 98 INT_X39Y107 INT 1
		(primitive_site TIEOFF_X42Y107 TIEOFF internal 2)
	)
	(tile 13 99 CLBLM_X39Y107 CLBLM 2
		(primitive_site SLICE_X60Y107 SLICEM internal 50)
		(primitive_site SLICE_X61Y107 SLICEL internal 45)
	)
	(tile 13 100 INT_X40Y107 INT 1
		(primitive_site TIEOFF_X43Y107 TIEOFF internal 2)
	)
	(tile 13 101 CLBLL_X40Y107 CLBLL 2
		(primitive_site SLICE_X62Y107 SLICEL internal 45)
		(primitive_site SLICE_X63Y107 SLICEL internal 45)
	)
	(tile 13 102 VBRK_X40Y107 VBRK 0
	)
	(tile 13 103 INT_X41Y107 INT 1
		(primitive_site TIEOFF_X44Y107 TIEOFF internal 2)
	)
	(tile 13 104 INT_INTERFACE_X41Y107 INT_INTERFACE 0
	)
	(tile 13 105 NULL_X105Y113 NULL 0
	)
	(tile 13 106 NULL_X106Y113 NULL 0
	)
	(tile 13 107 VBRK_X106Y113 VBRK 0
	)
	(tile 13 108 INT_X42Y107 INT 1
		(primitive_site TIEOFF_X45Y107 TIEOFF internal 2)
	)
	(tile 13 109 CLBLM_X42Y107 CLBLM 2
		(primitive_site SLICE_X64Y107 SLICEM internal 50)
		(primitive_site SLICE_X65Y107 SLICEL internal 45)
	)
	(tile 13 110 INT_X43Y107 INT 1
		(primitive_site TIEOFF_X46Y107 TIEOFF internal 2)
	)
	(tile 13 111 CLBLL_X43Y107 CLBLL 2
		(primitive_site SLICE_X66Y107 SLICEL internal 45)
		(primitive_site SLICE_X67Y107 SLICEL internal 45)
	)
	(tile 13 112 INT_X44Y107 INT 1
		(primitive_site TIEOFF_X47Y107 TIEOFF internal 2)
	)
	(tile 13 113 INT_INTERFACE_X44Y107 INT_INTERFACE 0
	)
	(tile 13 114 NULL_X114Y113 NULL 0
	)
	(tile 13 115 INT_X45Y107 INT 1
		(primitive_site TIEOFF_X48Y107 TIEOFF internal 2)
	)
	(tile 13 116 CLBLM_X45Y107 CLBLM 2
		(primitive_site SLICE_X68Y107 SLICEM internal 50)
		(primitive_site SLICE_X69Y107 SLICEL internal 45)
	)
	(tile 13 117 INT_X46Y107 INT 1
		(primitive_site TIEOFF_X49Y107 TIEOFF internal 2)
	)
	(tile 13 118 CLBLM_X46Y107 CLBLM 2
		(primitive_site SLICE_X70Y107 SLICEM internal 50)
		(primitive_site SLICE_X71Y107 SLICEL internal 45)
	)
	(tile 13 119 INT_X47Y107 INT 1
		(primitive_site TIEOFF_X50Y107 TIEOFF internal 2)
	)
	(tile 13 120 INT_INTERFACE_X47Y107 INT_INTERFACE 0
	)
	(tile 13 121 NULL_X121Y113 NULL 0
	)
	(tile 13 122 VBRK_X47Y107 VBRK 0
	)
	(tile 13 123 INT_X48Y107 INT 1
		(primitive_site TIEOFF_X52Y107 TIEOFF internal 2)
	)
	(tile 13 124 CLBLM_X48Y107 CLBLM 2
		(primitive_site SLICE_X72Y107 SLICEM internal 50)
		(primitive_site SLICE_X73Y107 SLICEL internal 45)
	)
	(tile 13 125 INT_X49Y107 INT 1
		(primitive_site TIEOFF_X53Y107 TIEOFF internal 2)
	)
	(tile 13 126 CLBLM_X49Y107 CLBLM 2
		(primitive_site SLICE_X74Y107 SLICEM internal 50)
		(primitive_site SLICE_X75Y107 SLICEL internal 45)
	)
	(tile 13 127 INT_X50Y107 INT 1
		(primitive_site TIEOFF_X54Y107 TIEOFF internal 2)
	)
	(tile 13 128 INT_INTERFACE_X50Y107 INT_INTERFACE 0
	)
	(tile 13 129 NULL_X129Y113 NULL 0
	)
	(tile 13 130 INT_X51Y107 INT 1
		(primitive_site TIEOFF_X55Y107 TIEOFF internal 2)
	)
	(tile 13 131 CLBLM_X51Y107 CLBLM 2
		(primitive_site SLICE_X76Y107 SLICEM internal 50)
		(primitive_site SLICE_X77Y107 SLICEL internal 45)
	)
	(tile 13 132 INT_X52Y107 INT 1
		(primitive_site TIEOFF_X56Y107 TIEOFF internal 2)
	)
	(tile 13 133 CLBLM_X52Y107 CLBLM 2
		(primitive_site SLICE_X78Y107 SLICEM internal 50)
		(primitive_site SLICE_X79Y107 SLICEL internal 45)
	)
	(tile 13 134 INT_X53Y107 INT 1
		(primitive_site TIEOFF_X57Y107 TIEOFF internal 2)
	)
	(tile 13 135 INT_INTERFACE_X53Y107 INT_INTERFACE 0
	)
	(tile 13 136 NULL_X136Y113 NULL 0
	)
	(tile 13 137 VBRK_X53Y107 VBRK 0
	)
	(tile 13 138 INT_X54Y107 INT 1
		(primitive_site TIEOFF_X59Y107 TIEOFF internal 2)
	)
	(tile 13 139 CLBLM_X54Y107 CLBLM 2
		(primitive_site SLICE_X80Y107 SLICEM internal 50)
		(primitive_site SLICE_X81Y107 SLICEL internal 45)
	)
	(tile 13 140 INT_X55Y107 INT 1
		(primitive_site TIEOFF_X60Y107 TIEOFF internal 2)
	)
	(tile 13 141 CLBLM_X55Y107 CLBLM 2
		(primitive_site SLICE_X82Y107 SLICEM internal 50)
		(primitive_site SLICE_X83Y107 SLICEL internal 45)
	)
	(tile 13 142 INT_X56Y107 INT 1
		(primitive_site TIEOFF_X61Y107 TIEOFF internal 2)
	)
	(tile 13 143 CLBLM_X56Y107 CLBLM 2
		(primitive_site SLICE_X84Y107 SLICEM internal 50)
		(primitive_site SLICE_X85Y107 SLICEL internal 45)
	)
	(tile 13 144 INT_X57Y107 INT 1
		(primitive_site TIEOFF_X62Y107 TIEOFF internal 2)
	)
	(tile 13 145 CLBLM_X57Y107 CLBLM 2
		(primitive_site SLICE_X86Y107 SLICEM internal 50)
		(primitive_site SLICE_X87Y107 SLICEL internal 45)
	)
	(tile 13 146 INT_X58Y107 INT 1
		(primitive_site TIEOFF_X63Y107 TIEOFF internal 2)
	)
	(tile 13 147 INT_INTERFACE_X58Y107 INT_INTERFACE 0
	)
	(tile 13 148 NULL_X148Y113 NULL 0
	)
	(tile 13 149 VBRK_X58Y107 VBRK 0
	)
	(tile 13 150 INT_X59Y107 INT 1
		(primitive_site TIEOFF_X65Y107 TIEOFF internal 2)
	)
	(tile 13 151 CLBLM_X59Y107 CLBLM 2
		(primitive_site SLICE_X88Y107 SLICEM internal 50)
		(primitive_site SLICE_X89Y107 SLICEL internal 45)
	)
	(tile 13 152 INT_X60Y107 INT 1
		(primitive_site TIEOFF_X66Y107 TIEOFF internal 2)
	)
	(tile 13 153 CLBLM_X60Y107 CLBLM 2
		(primitive_site SLICE_X90Y107 SLICEM internal 50)
		(primitive_site SLICE_X91Y107 SLICEL internal 45)
	)
	(tile 13 154 INT_X61Y107 INT 1
		(primitive_site TIEOFF_X67Y107 TIEOFF internal 2)
	)
	(tile 13 155 INT_INTERFACE_X61Y107 INT_INTERFACE 0
	)
	(tile 13 156 NULL_X156Y113 NULL 0
	)
	(tile 13 157 INT_X62Y107 INT 1
		(primitive_site TIEOFF_X68Y107 TIEOFF internal 2)
	)
	(tile 13 158 CLBLM_X62Y107 CLBLM 2
		(primitive_site SLICE_X92Y107 SLICEM internal 50)
		(primitive_site SLICE_X93Y107 SLICEL internal 45)
	)
	(tile 13 159 INT_X63Y107 INT 1
		(primitive_site TIEOFF_X69Y107 TIEOFF internal 2)
	)
	(tile 13 160 CLBLL_X63Y107 CLBLL 2
		(primitive_site SLICE_X94Y107 SLICEL internal 45)
		(primitive_site SLICE_X95Y107 SLICEL internal 45)
	)
	(tile 13 161 VBRK_X63Y107 VBRK 0
	)
	(tile 13 162 INT_X64Y107 INT 1
		(primitive_site TIEOFF_X70Y107 TIEOFF internal 2)
	)
	(tile 13 163 CLBLM_X64Y107 CLBLM 2
		(primitive_site SLICE_X96Y107 SLICEM internal 50)
		(primitive_site SLICE_X97Y107 SLICEL internal 45)
	)
	(tile 13 164 INT_X65Y107 INT 1
		(primitive_site TIEOFF_X71Y107 TIEOFF internal 2)
	)
	(tile 13 165 CLBLL_X65Y107 CLBLL 2
		(primitive_site SLICE_X98Y107 SLICEL internal 45)
		(primitive_site SLICE_X99Y107 SLICEL internal 45)
	)
	(tile 13 166 INT_X66Y107 INT 1
		(primitive_site TIEOFF_X72Y107 TIEOFF internal 2)
	)
	(tile 13 167 CLBLL_X66Y107 CLBLL 2
		(primitive_site SLICE_X100Y107 SLICEL internal 45)
		(primitive_site SLICE_X101Y107 SLICEL internal 45)
	)
	(tile 13 168 INT_X67Y107 INT 1
		(primitive_site TIEOFF_X73Y107 TIEOFF internal 2)
	)
	(tile 13 169 CLBLM_X67Y107 CLBLM 2
		(primitive_site SLICE_X102Y107 SLICEM internal 50)
		(primitive_site SLICE_X103Y107 SLICEL internal 45)
	)
	(tile 13 170 INT_X68Y107 INT 1
		(primitive_site TIEOFF_X74Y107 TIEOFF internal 2)
	)
	(tile 13 171 CLBLL_X68Y107 CLBLL 2
		(primitive_site SLICE_X104Y107 SLICEL internal 45)
		(primitive_site SLICE_X105Y107 SLICEL internal 45)
	)
	(tile 13 172 INT_X69Y107 INT 1
		(primitive_site TIEOFF_X75Y107 TIEOFF internal 2)
	)
	(tile 13 173 INT_INTERFACE_X69Y107 INT_INTERFACE 0
	)
	(tile 13 174 NULL_X174Y113 NULL 0
	)
	(tile 13 175 INT_X70Y107 INT 1
		(primitive_site TIEOFF_X76Y107 TIEOFF internal 2)
	)
	(tile 13 176 GTX_INT_INTERFACE_X70Y107 GTX_INT_INTERFACE 0
	)
	(tile 13 177 R_TERM_INT_X70Y107 R_TERM_INT 0
	)
	(tile 13 178 NULL_X178Y113 NULL 0
	)
	(tile 14 0 LIOB_X0Y106 LIOB 2
		(primitive_site IOB_X0Y106 IOBS unbonded 13)
		(primitive_site IOB_X0Y107 IOBM unbonded 13)
	)
	(tile 14 1 LIOI_X0Y106 LIOI 6
		(primitive_site IODELAY_X0Y106 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y106 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y107 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y107 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y107 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y106 OLOGICE1 internal 32)
	)
	(tile 14 2 L_TERM_INT_X0Y106 L_TERM_INT 0
	)
	(tile 14 3 INT_X0Y106 INT 1
		(primitive_site TIEOFF_X0Y106 TIEOFF internal 2)
	)
	(tile 14 4 IOI_L_INT_INTERFACE_X0Y106 IOI_L_INT_INTERFACE 0
	)
	(tile 14 5 VBRK_X0Y106 VBRK 0
	)
	(tile 14 6 INT_X1Y106 INT 1
		(primitive_site TIEOFF_X1Y106 TIEOFF internal 2)
	)
	(tile 14 7 CLBLM_X1Y106 CLBLM 2
		(primitive_site SLICE_X0Y106 SLICEM internal 50)
		(primitive_site SLICE_X1Y106 SLICEL internal 45)
	)
	(tile 14 8 INT_X2Y106 INT 1
		(primitive_site TIEOFF_X2Y106 TIEOFF internal 2)
	)
	(tile 14 9 CLBLL_X2Y106 CLBLL 2
		(primitive_site SLICE_X2Y106 SLICEL internal 45)
		(primitive_site SLICE_X3Y106 SLICEL internal 45)
	)
	(tile 14 10 INT_X3Y106 INT 1
		(primitive_site TIEOFF_X3Y106 TIEOFF internal 2)
	)
	(tile 14 11 CLBLM_X3Y106 CLBLM 2
		(primitive_site SLICE_X4Y106 SLICEM internal 50)
		(primitive_site SLICE_X5Y106 SLICEL internal 45)
	)
	(tile 14 12 INT_X4Y106 INT 1
		(primitive_site TIEOFF_X4Y106 TIEOFF internal 2)
	)
	(tile 14 13 CLBLL_X4Y106 CLBLL 2
		(primitive_site SLICE_X6Y106 SLICEL internal 45)
		(primitive_site SLICE_X7Y106 SLICEL internal 45)
	)
	(tile 14 14 INT_X5Y106 INT 1
		(primitive_site TIEOFF_X5Y106 TIEOFF internal 2)
	)
	(tile 14 15 INT_INTERFACE_X5Y106 INT_INTERFACE 0
	)
	(tile 14 16 NULL_X16Y112 NULL 0
	)
	(tile 14 17 INT_X6Y106 INT 1
		(primitive_site TIEOFF_X6Y106 TIEOFF internal 2)
	)
	(tile 14 18 CLBLM_X6Y106 CLBLM 2
		(primitive_site SLICE_X8Y106 SLICEM internal 50)
		(primitive_site SLICE_X9Y106 SLICEL internal 45)
	)
	(tile 14 19 INT_X7Y106 INT 1
		(primitive_site TIEOFF_X7Y106 TIEOFF internal 2)
	)
	(tile 14 20 CLBLM_X7Y106 CLBLM 2
		(primitive_site SLICE_X10Y106 SLICEM internal 50)
		(primitive_site SLICE_X11Y106 SLICEL internal 45)
	)
	(tile 14 21 VBRK_X7Y106 VBRK 0
	)
	(tile 14 22 INT_X8Y106 INT 1
		(primitive_site TIEOFF_X8Y106 TIEOFF internal 2)
	)
	(tile 14 23 INT_INTERFACE_X8Y106 INT_INTERFACE 0
	)
	(tile 14 24 NULL_X24Y112 NULL 0
	)
	(tile 14 25 INT_X9Y106 INT 1
		(primitive_site TIEOFF_X10Y106 TIEOFF internal 2)
	)
	(tile 14 26 CLBLM_X9Y106 CLBLM 2
		(primitive_site SLICE_X12Y106 SLICEM internal 50)
		(primitive_site SLICE_X13Y106 SLICEL internal 45)
	)
	(tile 14 27 INT_X10Y106 INT 1
		(primitive_site TIEOFF_X11Y106 TIEOFF internal 2)
	)
	(tile 14 28 CLBLM_X10Y106 CLBLM 2
		(primitive_site SLICE_X14Y106 SLICEM internal 50)
		(primitive_site SLICE_X15Y106 SLICEL internal 45)
	)
	(tile 14 29 INT_X11Y106 INT 1
		(primitive_site TIEOFF_X12Y106 TIEOFF internal 2)
	)
	(tile 14 30 CLBLM_X11Y106 CLBLM 2
		(primitive_site SLICE_X16Y106 SLICEM internal 50)
		(primitive_site SLICE_X17Y106 SLICEL internal 45)
	)
	(tile 14 31 INT_X12Y106 INT 1
		(primitive_site TIEOFF_X13Y106 TIEOFF internal 2)
	)
	(tile 14 32 CLBLM_X12Y106 CLBLM 2
		(primitive_site SLICE_X18Y106 SLICEM internal 50)
		(primitive_site SLICE_X19Y106 SLICEL internal 45)
	)
	(tile 14 33 VBRK_X12Y106 VBRK 0
	)
	(tile 14 34 INT_X13Y106 INT 1
		(primitive_site TIEOFF_X14Y106 TIEOFF internal 2)
	)
	(tile 14 35 INT_INTERFACE_X13Y106 INT_INTERFACE 0
	)
	(tile 14 36 NULL_X36Y112 NULL 0
	)
	(tile 14 37 INT_X14Y106 INT 1
		(primitive_site TIEOFF_X16Y106 TIEOFF internal 2)
	)
	(tile 14 38 CLBLM_X14Y106 CLBLM 2
		(primitive_site SLICE_X20Y106 SLICEM internal 50)
		(primitive_site SLICE_X21Y106 SLICEL internal 45)
	)
	(tile 14 39 INT_X15Y106 INT 1
		(primitive_site TIEOFF_X17Y106 TIEOFF internal 2)
	)
	(tile 14 40 CLBLM_X15Y106 CLBLM 2
		(primitive_site SLICE_X22Y106 SLICEM internal 50)
		(primitive_site SLICE_X23Y106 SLICEL internal 45)
	)
	(tile 14 41 INT_X16Y106 INT 1
		(primitive_site TIEOFF_X18Y106 TIEOFF internal 2)
	)
	(tile 14 42 INT_INTERFACE_X16Y106 INT_INTERFACE 0
	)
	(tile 14 43 NULL_X43Y112 NULL 0
	)
	(tile 14 44 INT_X17Y106 INT 1
		(primitive_site TIEOFF_X19Y106 TIEOFF internal 2)
	)
	(tile 14 45 CLBLM_X17Y106 CLBLM 2
		(primitive_site SLICE_X24Y106 SLICEM internal 50)
		(primitive_site SLICE_X25Y106 SLICEL internal 45)
	)
	(tile 14 46 INT_X18Y106 INT 1
		(primitive_site TIEOFF_X20Y106 TIEOFF internal 2)
	)
	(tile 14 47 CLBLM_X18Y106 CLBLM 2
		(primitive_site SLICE_X26Y106 SLICEM internal 50)
		(primitive_site SLICE_X27Y106 SLICEL internal 45)
	)
	(tile 14 48 VBRK_X18Y106 VBRK 0
	)
	(tile 14 49 INT_X19Y106 INT 1
		(primitive_site TIEOFF_X21Y106 TIEOFF internal 2)
	)
	(tile 14 50 INT_INTERFACE_X19Y106 INT_INTERFACE 0
	)
	(tile 14 51 NULL_X51Y112 NULL 0
	)
	(tile 14 52 INT_X20Y106 INT 1
		(primitive_site TIEOFF_X23Y106 TIEOFF internal 2)
	)
	(tile 14 53 CLBLM_X20Y106 CLBLM 2
		(primitive_site SLICE_X28Y106 SLICEM internal 50)
		(primitive_site SLICE_X29Y106 SLICEL internal 45)
	)
	(tile 14 54 INT_X21Y106 INT 1
		(primitive_site TIEOFF_X24Y106 TIEOFF internal 2)
	)
	(tile 14 55 CLBLM_X21Y106 CLBLM 2
		(primitive_site SLICE_X30Y106 SLICEM internal 50)
		(primitive_site SLICE_X31Y106 SLICEL internal 45)
	)
	(tile 14 56 INT_X22Y106 INT 1
		(primitive_site TIEOFF_X25Y106 TIEOFF internal 2)
	)
	(tile 14 57 INT_INTERFACE_X22Y106 INT_INTERFACE 0
	)
	(tile 14 58 NULL_X58Y112 NULL 0
	)
	(tile 14 59 INT_X23Y106 INT 1
		(primitive_site TIEOFF_X26Y106 TIEOFF internal 2)
	)
	(tile 14 60 CLBLM_X23Y106 CLBLM 2
		(primitive_site SLICE_X32Y106 SLICEM internal 50)
		(primitive_site SLICE_X33Y106 SLICEL internal 45)
	)
	(tile 14 61 INT_X24Y106 INT 1
		(primitive_site TIEOFF_X27Y106 TIEOFF internal 2)
	)
	(tile 14 62 CLBLL_X24Y106 CLBLL 2
		(primitive_site SLICE_X34Y106 SLICEL internal 45)
		(primitive_site SLICE_X35Y106 SLICEL internal 45)
	)
	(tile 14 63 VBRK_X24Y106 VBRK 0
	)
	(tile 14 64 LIOB_FT_X25Y106 LIOB_FT 2
		(primitive_site IOB_X1Y106 IOBS unbonded 13)
		(primitive_site IOB_X1Y107 IOBM unbonded 13)
	)
	(tile 14 65 LIOI_X25Y106 LIOI 6
		(primitive_site IODELAY_X1Y106 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y106 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y107 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y107 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y107 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y106 OLOGICE1 internal 32)
	)
	(tile 14 66 INT_X25Y106 INT 1
		(primitive_site TIEOFF_X28Y106 TIEOFF internal 2)
	)
	(tile 14 67 IOI_L_INT_INTERFACE_X25Y106 IOI_L_INT_INTERFACE 0
	)
	(tile 14 68 VBRK_X25Y106 VBRK 0
	)
	(tile 14 69 INT_X26Y106 INT 1
		(primitive_site TIEOFF_X29Y106 TIEOFF internal 2)
	)
	(tile 14 70 CLBLM_X26Y106 CLBLM 2
		(primitive_site SLICE_X36Y106 SLICEM internal 50)
		(primitive_site SLICE_X37Y106 SLICEL internal 45)
	)
	(tile 14 71 INT_X27Y106 INT 1
		(primitive_site TIEOFF_X30Y106 TIEOFF internal 2)
	)
	(tile 14 72 CLBLL_X27Y106 CLBLL 2
		(primitive_site SLICE_X38Y106 SLICEL internal 45)
		(primitive_site SLICE_X39Y106 SLICEL internal 45)
	)
	(tile 14 73 INT_X28Y106 INT 1
		(primitive_site TIEOFF_X31Y106 TIEOFF internal 2)
	)
	(tile 14 74 CLBLM_X28Y106 CLBLM 2
		(primitive_site SLICE_X40Y106 SLICEM internal 50)
		(primitive_site SLICE_X41Y106 SLICEL internal 45)
	)
	(tile 14 75 INT_X29Y106 INT 1
		(primitive_site TIEOFF_X32Y106 TIEOFF internal 2)
	)
	(tile 14 76 CLBLL_X29Y106 CLBLL 2
		(primitive_site SLICE_X42Y106 SLICEL internal 45)
		(primitive_site SLICE_X43Y106 SLICEL internal 45)
	)
	(tile 14 77 VBRK_X29Y106 VBRK 0
	)
	(tile 14 78 INT_X30Y106 INT 1
		(primitive_site TIEOFF_X33Y106 TIEOFF internal 2)
	)
	(tile 14 79 CLBLL_X30Y106 CLBLL 2
		(primitive_site SLICE_X44Y106 SLICEL internal 45)
		(primitive_site SLICE_X45Y106 SLICEL internal 45)
	)
	(tile 14 80 INT_X31Y106 INT 1
		(primitive_site TIEOFF_X34Y106 TIEOFF internal 2)
	)
	(tile 14 81 CLBLL_X31Y106 CLBLL 2
		(primitive_site SLICE_X46Y106 SLICEL internal 45)
		(primitive_site SLICE_X47Y106 SLICEL internal 45)
	)
	(tile 14 82 INT_X32Y106 INT 1
		(primitive_site TIEOFF_X35Y106 TIEOFF internal 2)
	)
	(tile 14 83 CLBLL_X32Y106 CLBLL 2
		(primitive_site SLICE_X48Y106 SLICEL internal 45)
		(primitive_site SLICE_X49Y106 SLICEL internal 45)
	)
	(tile 14 84 INT_X33Y106 INT 1
		(primitive_site TIEOFF_X36Y106 TIEOFF internal 2)
	)
	(tile 14 85 CLBLL_X33Y106 CLBLL 2
		(primitive_site SLICE_X50Y106 SLICEL internal 45)
		(primitive_site SLICE_X51Y106 SLICEL internal 45)
	)
	(tile 14 86 INT_X34Y106 INT 1
		(primitive_site TIEOFF_X37Y106 TIEOFF internal 2)
	)
	(tile 14 87 CLBLL_X34Y106 CLBLL 2
		(primitive_site SLICE_X52Y106 SLICEL internal 45)
		(primitive_site SLICE_X53Y106 SLICEL internal 45)
	)
	(tile 14 88 INT_X35Y106 INT 1
		(primitive_site TIEOFF_X38Y106 TIEOFF internal 2)
	)
	(tile 14 89 CLBLL_X35Y106 CLBLL 2
		(primitive_site SLICE_X54Y106 SLICEL internal 45)
		(primitive_site SLICE_X55Y106 SLICEL internal 45)
	)
	(tile 14 90 VFRAME_NOMON_X35Y106 VFRAME_NOMON 0
	)
	(tile 14 91 INT_X36Y106 INT 1
		(primitive_site TIEOFF_X39Y106 TIEOFF internal 2)
	)
	(tile 14 92 INT_INTERFACE_X36Y106 INT_INTERFACE 0
	)
	(tile 14 93 NULL_X93Y112 NULL 0
	)
	(tile 14 94 INT_X37Y106 INT 1
		(primitive_site TIEOFF_X40Y106 TIEOFF internal 2)
	)
	(tile 14 95 CLBLM_X37Y106 CLBLM 2
		(primitive_site SLICE_X56Y106 SLICEM internal 50)
		(primitive_site SLICE_X57Y106 SLICEL internal 45)
	)
	(tile 14 96 INT_X38Y106 INT 1
		(primitive_site TIEOFF_X41Y106 TIEOFF internal 2)
	)
	(tile 14 97 CLBLL_X38Y106 CLBLL 2
		(primitive_site SLICE_X58Y106 SLICEL internal 45)
		(primitive_site SLICE_X59Y106 SLICEL internal 45)
	)
	(tile 14 98 INT_X39Y106 INT 1
		(primitive_site TIEOFF_X42Y106 TIEOFF internal 2)
	)
	(tile 14 99 CLBLM_X39Y106 CLBLM 2
		(primitive_site SLICE_X60Y106 SLICEM internal 50)
		(primitive_site SLICE_X61Y106 SLICEL internal 45)
	)
	(tile 14 100 INT_X40Y106 INT 1
		(primitive_site TIEOFF_X43Y106 TIEOFF internal 2)
	)
	(tile 14 101 CLBLL_X40Y106 CLBLL 2
		(primitive_site SLICE_X62Y106 SLICEL internal 45)
		(primitive_site SLICE_X63Y106 SLICEL internal 45)
	)
	(tile 14 102 VBRK_X40Y106 VBRK 0
	)
	(tile 14 103 INT_X41Y106 INT 1
		(primitive_site TIEOFF_X44Y106 TIEOFF internal 2)
	)
	(tile 14 104 INT_INTERFACE_X41Y106 INT_INTERFACE 0
	)
	(tile 14 105 RIOI_X41Y106 RIOI 6
		(primitive_site OLOGIC_X2Y106 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y106 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y106 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y107 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y107 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y107 ILOGICE1 internal 28)
	)
	(tile 14 106 RIOB_X41Y106 RIOB 2
		(primitive_site IOB_X2Y106 IOBS unbonded 13)
		(primitive_site IOB_X2Y107 IOBM unbonded 13)
	)
	(tile 14 107 VBRK_X41Y106 VBRK 0
	)
	(tile 14 108 INT_X42Y106 INT 1
		(primitive_site TIEOFF_X45Y106 TIEOFF internal 2)
	)
	(tile 14 109 CLBLM_X42Y106 CLBLM 2
		(primitive_site SLICE_X64Y106 SLICEM internal 50)
		(primitive_site SLICE_X65Y106 SLICEL internal 45)
	)
	(tile 14 110 INT_X43Y106 INT 1
		(primitive_site TIEOFF_X46Y106 TIEOFF internal 2)
	)
	(tile 14 111 CLBLL_X43Y106 CLBLL 2
		(primitive_site SLICE_X66Y106 SLICEL internal 45)
		(primitive_site SLICE_X67Y106 SLICEL internal 45)
	)
	(tile 14 112 INT_X44Y106 INT 1
		(primitive_site TIEOFF_X47Y106 TIEOFF internal 2)
	)
	(tile 14 113 INT_INTERFACE_X44Y106 INT_INTERFACE 0
	)
	(tile 14 114 NULL_X114Y112 NULL 0
	)
	(tile 14 115 INT_X45Y106 INT 1
		(primitive_site TIEOFF_X48Y106 TIEOFF internal 2)
	)
	(tile 14 116 CLBLM_X45Y106 CLBLM 2
		(primitive_site SLICE_X68Y106 SLICEM internal 50)
		(primitive_site SLICE_X69Y106 SLICEL internal 45)
	)
	(tile 14 117 INT_X46Y106 INT 1
		(primitive_site TIEOFF_X49Y106 TIEOFF internal 2)
	)
	(tile 14 118 CLBLM_X46Y106 CLBLM 2
		(primitive_site SLICE_X70Y106 SLICEM internal 50)
		(primitive_site SLICE_X71Y106 SLICEL internal 45)
	)
	(tile 14 119 INT_X47Y106 INT 1
		(primitive_site TIEOFF_X50Y106 TIEOFF internal 2)
	)
	(tile 14 120 INT_INTERFACE_X47Y106 INT_INTERFACE 0
	)
	(tile 14 121 NULL_X121Y112 NULL 0
	)
	(tile 14 122 VBRK_X47Y106 VBRK 0
	)
	(tile 14 123 INT_X48Y106 INT 1
		(primitive_site TIEOFF_X52Y106 TIEOFF internal 2)
	)
	(tile 14 124 CLBLM_X48Y106 CLBLM 2
		(primitive_site SLICE_X72Y106 SLICEM internal 50)
		(primitive_site SLICE_X73Y106 SLICEL internal 45)
	)
	(tile 14 125 INT_X49Y106 INT 1
		(primitive_site TIEOFF_X53Y106 TIEOFF internal 2)
	)
	(tile 14 126 CLBLM_X49Y106 CLBLM 2
		(primitive_site SLICE_X74Y106 SLICEM internal 50)
		(primitive_site SLICE_X75Y106 SLICEL internal 45)
	)
	(tile 14 127 INT_X50Y106 INT 1
		(primitive_site TIEOFF_X54Y106 TIEOFF internal 2)
	)
	(tile 14 128 INT_INTERFACE_X50Y106 INT_INTERFACE 0
	)
	(tile 14 129 NULL_X129Y112 NULL 0
	)
	(tile 14 130 INT_X51Y106 INT 1
		(primitive_site TIEOFF_X55Y106 TIEOFF internal 2)
	)
	(tile 14 131 CLBLM_X51Y106 CLBLM 2
		(primitive_site SLICE_X76Y106 SLICEM internal 50)
		(primitive_site SLICE_X77Y106 SLICEL internal 45)
	)
	(tile 14 132 INT_X52Y106 INT 1
		(primitive_site TIEOFF_X56Y106 TIEOFF internal 2)
	)
	(tile 14 133 CLBLM_X52Y106 CLBLM 2
		(primitive_site SLICE_X78Y106 SLICEM internal 50)
		(primitive_site SLICE_X79Y106 SLICEL internal 45)
	)
	(tile 14 134 INT_X53Y106 INT 1
		(primitive_site TIEOFF_X57Y106 TIEOFF internal 2)
	)
	(tile 14 135 INT_INTERFACE_X53Y106 INT_INTERFACE 0
	)
	(tile 14 136 NULL_X136Y112 NULL 0
	)
	(tile 14 137 VBRK_X53Y106 VBRK 0
	)
	(tile 14 138 INT_X54Y106 INT 1
		(primitive_site TIEOFF_X59Y106 TIEOFF internal 2)
	)
	(tile 14 139 CLBLM_X54Y106 CLBLM 2
		(primitive_site SLICE_X80Y106 SLICEM internal 50)
		(primitive_site SLICE_X81Y106 SLICEL internal 45)
	)
	(tile 14 140 INT_X55Y106 INT 1
		(primitive_site TIEOFF_X60Y106 TIEOFF internal 2)
	)
	(tile 14 141 CLBLM_X55Y106 CLBLM 2
		(primitive_site SLICE_X82Y106 SLICEM internal 50)
		(primitive_site SLICE_X83Y106 SLICEL internal 45)
	)
	(tile 14 142 INT_X56Y106 INT 1
		(primitive_site TIEOFF_X61Y106 TIEOFF internal 2)
	)
	(tile 14 143 CLBLM_X56Y106 CLBLM 2
		(primitive_site SLICE_X84Y106 SLICEM internal 50)
		(primitive_site SLICE_X85Y106 SLICEL internal 45)
	)
	(tile 14 144 INT_X57Y106 INT 1
		(primitive_site TIEOFF_X62Y106 TIEOFF internal 2)
	)
	(tile 14 145 CLBLM_X57Y106 CLBLM 2
		(primitive_site SLICE_X86Y106 SLICEM internal 50)
		(primitive_site SLICE_X87Y106 SLICEL internal 45)
	)
	(tile 14 146 INT_X58Y106 INT 1
		(primitive_site TIEOFF_X63Y106 TIEOFF internal 2)
	)
	(tile 14 147 INT_INTERFACE_X58Y106 INT_INTERFACE 0
	)
	(tile 14 148 NULL_X148Y112 NULL 0
	)
	(tile 14 149 VBRK_X58Y106 VBRK 0
	)
	(tile 14 150 INT_X59Y106 INT 1
		(primitive_site TIEOFF_X65Y106 TIEOFF internal 2)
	)
	(tile 14 151 CLBLM_X59Y106 CLBLM 2
		(primitive_site SLICE_X88Y106 SLICEM internal 50)
		(primitive_site SLICE_X89Y106 SLICEL internal 45)
	)
	(tile 14 152 INT_X60Y106 INT 1
		(primitive_site TIEOFF_X66Y106 TIEOFF internal 2)
	)
	(tile 14 153 CLBLM_X60Y106 CLBLM 2
		(primitive_site SLICE_X90Y106 SLICEM internal 50)
		(primitive_site SLICE_X91Y106 SLICEL internal 45)
	)
	(tile 14 154 INT_X61Y106 INT 1
		(primitive_site TIEOFF_X67Y106 TIEOFF internal 2)
	)
	(tile 14 155 INT_INTERFACE_X61Y106 INT_INTERFACE 0
	)
	(tile 14 156 NULL_X156Y112 NULL 0
	)
	(tile 14 157 INT_X62Y106 INT 1
		(primitive_site TIEOFF_X68Y106 TIEOFF internal 2)
	)
	(tile 14 158 CLBLM_X62Y106 CLBLM 2
		(primitive_site SLICE_X92Y106 SLICEM internal 50)
		(primitive_site SLICE_X93Y106 SLICEL internal 45)
	)
	(tile 14 159 INT_X63Y106 INT 1
		(primitive_site TIEOFF_X69Y106 TIEOFF internal 2)
	)
	(tile 14 160 CLBLL_X63Y106 CLBLL 2
		(primitive_site SLICE_X94Y106 SLICEL internal 45)
		(primitive_site SLICE_X95Y106 SLICEL internal 45)
	)
	(tile 14 161 VBRK_X63Y106 VBRK 0
	)
	(tile 14 162 INT_X64Y106 INT 1
		(primitive_site TIEOFF_X70Y106 TIEOFF internal 2)
	)
	(tile 14 163 CLBLM_X64Y106 CLBLM 2
		(primitive_site SLICE_X96Y106 SLICEM internal 50)
		(primitive_site SLICE_X97Y106 SLICEL internal 45)
	)
	(tile 14 164 INT_X65Y106 INT 1
		(primitive_site TIEOFF_X71Y106 TIEOFF internal 2)
	)
	(tile 14 165 CLBLL_X65Y106 CLBLL 2
		(primitive_site SLICE_X98Y106 SLICEL internal 45)
		(primitive_site SLICE_X99Y106 SLICEL internal 45)
	)
	(tile 14 166 INT_X66Y106 INT 1
		(primitive_site TIEOFF_X72Y106 TIEOFF internal 2)
	)
	(tile 14 167 CLBLL_X66Y106 CLBLL 2
		(primitive_site SLICE_X100Y106 SLICEL internal 45)
		(primitive_site SLICE_X101Y106 SLICEL internal 45)
	)
	(tile 14 168 INT_X67Y106 INT 1
		(primitive_site TIEOFF_X73Y106 TIEOFF internal 2)
	)
	(tile 14 169 CLBLM_X67Y106 CLBLM 2
		(primitive_site SLICE_X102Y106 SLICEM internal 50)
		(primitive_site SLICE_X103Y106 SLICEL internal 45)
	)
	(tile 14 170 INT_X68Y106 INT 1
		(primitive_site TIEOFF_X74Y106 TIEOFF internal 2)
	)
	(tile 14 171 CLBLL_X68Y106 CLBLL 2
		(primitive_site SLICE_X104Y106 SLICEL internal 45)
		(primitive_site SLICE_X105Y106 SLICEL internal 45)
	)
	(tile 14 172 INT_X69Y106 INT 1
		(primitive_site TIEOFF_X75Y106 TIEOFF internal 2)
	)
	(tile 14 173 INT_INTERFACE_X69Y106 INT_INTERFACE 0
	)
	(tile 14 174 NULL_X174Y112 NULL 0
	)
	(tile 14 175 INT_X70Y106 INT 1
		(primitive_site TIEOFF_X76Y106 TIEOFF internal 2)
	)
	(tile 14 176 GTX_INT_INTERFACE_X70Y106 GTX_INT_INTERFACE 0
	)
	(tile 14 177 R_TERM_INT_X70Y106 R_TERM_INT 0
	)
	(tile 14 178 NULL_X178Y112 NULL 0
	)
	(tile 15 0 NULL_X0Y111 NULL 0
	)
	(tile 15 1 NULL_X1Y111 NULL 0
	)
	(tile 15 2 L_TERM_INT_X0Y105 L_TERM_INT 0
	)
	(tile 15 3 INT_X0Y105 INT 1
		(primitive_site TIEOFF_X0Y105 TIEOFF internal 2)
	)
	(tile 15 4 IOI_L_INT_INTERFACE_X0Y105 IOI_L_INT_INTERFACE 0
	)
	(tile 15 5 VBRK_X0Y105 VBRK 0
	)
	(tile 15 6 INT_X1Y105 INT 1
		(primitive_site TIEOFF_X1Y105 TIEOFF internal 2)
	)
	(tile 15 7 CLBLM_X1Y105 CLBLM 2
		(primitive_site SLICE_X0Y105 SLICEM internal 50)
		(primitive_site SLICE_X1Y105 SLICEL internal 45)
	)
	(tile 15 8 INT_X2Y105 INT 1
		(primitive_site TIEOFF_X2Y105 TIEOFF internal 2)
	)
	(tile 15 9 CLBLL_X2Y105 CLBLL 2
		(primitive_site SLICE_X2Y105 SLICEL internal 45)
		(primitive_site SLICE_X3Y105 SLICEL internal 45)
	)
	(tile 15 10 INT_X3Y105 INT 1
		(primitive_site TIEOFF_X3Y105 TIEOFF internal 2)
	)
	(tile 15 11 CLBLM_X3Y105 CLBLM 2
		(primitive_site SLICE_X4Y105 SLICEM internal 50)
		(primitive_site SLICE_X5Y105 SLICEL internal 45)
	)
	(tile 15 12 INT_X4Y105 INT 1
		(primitive_site TIEOFF_X4Y105 TIEOFF internal 2)
	)
	(tile 15 13 CLBLL_X4Y105 CLBLL 2
		(primitive_site SLICE_X6Y105 SLICEL internal 45)
		(primitive_site SLICE_X7Y105 SLICEL internal 45)
	)
	(tile 15 14 INT_X5Y105 INT 1
		(primitive_site TIEOFF_X5Y105 TIEOFF internal 2)
	)
	(tile 15 15 INT_INTERFACE_X5Y105 INT_INTERFACE 0
	)
	(tile 15 16 BRAM_X5Y105 BRAM 3
		(primitive_site RAMB18_X0Y42 FIFO18E1 internal 158)
		(primitive_site RAMB18_X0Y43 RAMB18E1 internal 158)
		(primitive_site RAMB36_X0Y21 RAMBFIFO36E1 internal 356)
	)
	(tile 15 17 INT_X6Y105 INT 1
		(primitive_site TIEOFF_X6Y105 TIEOFF internal 2)
	)
	(tile 15 18 CLBLM_X6Y105 CLBLM 2
		(primitive_site SLICE_X8Y105 SLICEM internal 50)
		(primitive_site SLICE_X9Y105 SLICEL internal 45)
	)
	(tile 15 19 INT_X7Y105 INT 1
		(primitive_site TIEOFF_X7Y105 TIEOFF internal 2)
	)
	(tile 15 20 CLBLM_X7Y105 CLBLM 2
		(primitive_site SLICE_X10Y105 SLICEM internal 50)
		(primitive_site SLICE_X11Y105 SLICEL internal 45)
	)
	(tile 15 21 VBRK_X7Y105 VBRK 0
	)
	(tile 15 22 INT_X8Y105 INT 1
		(primitive_site TIEOFF_X8Y105 TIEOFF internal 2)
	)
	(tile 15 23 INT_INTERFACE_X8Y105 INT_INTERFACE 0
	)
	(tile 15 24 DSP_X8Y105 DSP 3
		(primitive_site DSP48_X0Y42 DSP48E1 internal 417)
		(primitive_site DSP48_X0Y43 DSP48E1 internal 417)
		(primitive_site TIEOFF_X9Y105 TIEOFF internal 2)
	)
	(tile 15 25 INT_X9Y105 INT 1
		(primitive_site TIEOFF_X10Y105 TIEOFF internal 2)
	)
	(tile 15 26 CLBLM_X9Y105 CLBLM 2
		(primitive_site SLICE_X12Y105 SLICEM internal 50)
		(primitive_site SLICE_X13Y105 SLICEL internal 45)
	)
	(tile 15 27 INT_X10Y105 INT 1
		(primitive_site TIEOFF_X11Y105 TIEOFF internal 2)
	)
	(tile 15 28 CLBLM_X10Y105 CLBLM 2
		(primitive_site SLICE_X14Y105 SLICEM internal 50)
		(primitive_site SLICE_X15Y105 SLICEL internal 45)
	)
	(tile 15 29 INT_X11Y105 INT 1
		(primitive_site TIEOFF_X12Y105 TIEOFF internal 2)
	)
	(tile 15 30 CLBLM_X11Y105 CLBLM 2
		(primitive_site SLICE_X16Y105 SLICEM internal 50)
		(primitive_site SLICE_X17Y105 SLICEL internal 45)
	)
	(tile 15 31 INT_X12Y105 INT 1
		(primitive_site TIEOFF_X13Y105 TIEOFF internal 2)
	)
	(tile 15 32 CLBLM_X12Y105 CLBLM 2
		(primitive_site SLICE_X18Y105 SLICEM internal 50)
		(primitive_site SLICE_X19Y105 SLICEL internal 45)
	)
	(tile 15 33 VBRK_X12Y105 VBRK 0
	)
	(tile 15 34 INT_X13Y105 INT 1
		(primitive_site TIEOFF_X14Y105 TIEOFF internal 2)
	)
	(tile 15 35 INT_INTERFACE_X13Y105 INT_INTERFACE 0
	)
	(tile 15 36 DSP_X13Y105 DSP 3
		(primitive_site DSP48_X1Y42 DSP48E1 internal 417)
		(primitive_site DSP48_X1Y43 DSP48E1 internal 417)
		(primitive_site TIEOFF_X15Y105 TIEOFF internal 2)
	)
	(tile 15 37 INT_X14Y105 INT 1
		(primitive_site TIEOFF_X16Y105 TIEOFF internal 2)
	)
	(tile 15 38 CLBLM_X14Y105 CLBLM 2
		(primitive_site SLICE_X20Y105 SLICEM internal 50)
		(primitive_site SLICE_X21Y105 SLICEL internal 45)
	)
	(tile 15 39 INT_X15Y105 INT 1
		(primitive_site TIEOFF_X17Y105 TIEOFF internal 2)
	)
	(tile 15 40 CLBLM_X15Y105 CLBLM 2
		(primitive_site SLICE_X22Y105 SLICEM internal 50)
		(primitive_site SLICE_X23Y105 SLICEL internal 45)
	)
	(tile 15 41 INT_X16Y105 INT 1
		(primitive_site TIEOFF_X18Y105 TIEOFF internal 2)
	)
	(tile 15 42 INT_INTERFACE_X16Y105 INT_INTERFACE 0
	)
	(tile 15 43 BRAM_X16Y105 BRAM 3
		(primitive_site RAMB18_X1Y42 FIFO18E1 internal 158)
		(primitive_site RAMB18_X1Y43 RAMB18E1 internal 158)
		(primitive_site RAMB36_X1Y21 RAMBFIFO36E1 internal 356)
	)
	(tile 15 44 INT_X17Y105 INT 1
		(primitive_site TIEOFF_X19Y105 TIEOFF internal 2)
	)
	(tile 15 45 CLBLM_X17Y105 CLBLM 2
		(primitive_site SLICE_X24Y105 SLICEM internal 50)
		(primitive_site SLICE_X25Y105 SLICEL internal 45)
	)
	(tile 15 46 INT_X18Y105 INT 1
		(primitive_site TIEOFF_X20Y105 TIEOFF internal 2)
	)
	(tile 15 47 CLBLM_X18Y105 CLBLM 2
		(primitive_site SLICE_X26Y105 SLICEM internal 50)
		(primitive_site SLICE_X27Y105 SLICEL internal 45)
	)
	(tile 15 48 VBRK_X18Y105 VBRK 0
	)
	(tile 15 49 INT_X19Y105 INT 1
		(primitive_site TIEOFF_X21Y105 TIEOFF internal 2)
	)
	(tile 15 50 INT_INTERFACE_X19Y105 INT_INTERFACE 0
	)
	(tile 15 51 DSP_X19Y105 DSP 3
		(primitive_site DSP48_X2Y42 DSP48E1 internal 417)
		(primitive_site DSP48_X2Y43 DSP48E1 internal 417)
		(primitive_site TIEOFF_X22Y105 TIEOFF internal 2)
	)
	(tile 15 52 INT_X20Y105 INT 1
		(primitive_site TIEOFF_X23Y105 TIEOFF internal 2)
	)
	(tile 15 53 CLBLM_X20Y105 CLBLM 2
		(primitive_site SLICE_X28Y105 SLICEM internal 50)
		(primitive_site SLICE_X29Y105 SLICEL internal 45)
	)
	(tile 15 54 INT_X21Y105 INT 1
		(primitive_site TIEOFF_X24Y105 TIEOFF internal 2)
	)
	(tile 15 55 CLBLM_X21Y105 CLBLM 2
		(primitive_site SLICE_X30Y105 SLICEM internal 50)
		(primitive_site SLICE_X31Y105 SLICEL internal 45)
	)
	(tile 15 56 INT_X22Y105 INT 1
		(primitive_site TIEOFF_X25Y105 TIEOFF internal 2)
	)
	(tile 15 57 INT_INTERFACE_X22Y105 INT_INTERFACE 0
	)
	(tile 15 58 BRAM_X22Y105 BRAM 3
		(primitive_site RAMB18_X2Y42 FIFO18E1 internal 158)
		(primitive_site RAMB18_X2Y43 RAMB18E1 internal 158)
		(primitive_site RAMB36_X2Y21 RAMBFIFO36E1 internal 356)
	)
	(tile 15 59 INT_X23Y105 INT 1
		(primitive_site TIEOFF_X26Y105 TIEOFF internal 2)
	)
	(tile 15 60 CLBLM_X23Y105 CLBLM 2
		(primitive_site SLICE_X32Y105 SLICEM internal 50)
		(primitive_site SLICE_X33Y105 SLICEL internal 45)
	)
	(tile 15 61 INT_X24Y105 INT 1
		(primitive_site TIEOFF_X27Y105 TIEOFF internal 2)
	)
	(tile 15 62 CLBLL_X24Y105 CLBLL 2
		(primitive_site SLICE_X34Y105 SLICEL internal 45)
		(primitive_site SLICE_X35Y105 SLICEL internal 45)
	)
	(tile 15 63 VBRK_X24Y105 VBRK 0
	)
	(tile 15 64 NULL_X64Y111 NULL 0
	)
	(tile 15 65 NULL_X65Y111 NULL 0
	)
	(tile 15 66 INT_X25Y105 INT 1
		(primitive_site TIEOFF_X28Y105 TIEOFF internal 2)
	)
	(tile 15 67 IOI_L_INT_INTERFACE_X25Y105 IOI_L_INT_INTERFACE 0
	)
	(tile 15 68 VBRK_X25Y105 VBRK 0
	)
	(tile 15 69 INT_X26Y105 INT 1
		(primitive_site TIEOFF_X29Y105 TIEOFF internal 2)
	)
	(tile 15 70 CLBLM_X26Y105 CLBLM 2
		(primitive_site SLICE_X36Y105 SLICEM internal 50)
		(primitive_site SLICE_X37Y105 SLICEL internal 45)
	)
	(tile 15 71 INT_X27Y105 INT 1
		(primitive_site TIEOFF_X30Y105 TIEOFF internal 2)
	)
	(tile 15 72 CLBLL_X27Y105 CLBLL 2
		(primitive_site SLICE_X38Y105 SLICEL internal 45)
		(primitive_site SLICE_X39Y105 SLICEL internal 45)
	)
	(tile 15 73 INT_X28Y105 INT 1
		(primitive_site TIEOFF_X31Y105 TIEOFF internal 2)
	)
	(tile 15 74 CLBLM_X28Y105 CLBLM 2
		(primitive_site SLICE_X40Y105 SLICEM internal 50)
		(primitive_site SLICE_X41Y105 SLICEL internal 45)
	)
	(tile 15 75 INT_X29Y105 INT 1
		(primitive_site TIEOFF_X32Y105 TIEOFF internal 2)
	)
	(tile 15 76 CLBLL_X29Y105 CLBLL 2
		(primitive_site SLICE_X42Y105 SLICEL internal 45)
		(primitive_site SLICE_X43Y105 SLICEL internal 45)
	)
	(tile 15 77 VBRK_X29Y105 VBRK 0
	)
	(tile 15 78 INT_X30Y105 INT 1
		(primitive_site TIEOFF_X33Y105 TIEOFF internal 2)
	)
	(tile 15 79 CLBLL_X30Y105 CLBLL 2
		(primitive_site SLICE_X44Y105 SLICEL internal 45)
		(primitive_site SLICE_X45Y105 SLICEL internal 45)
	)
	(tile 15 80 INT_X31Y105 INT 1
		(primitive_site TIEOFF_X34Y105 TIEOFF internal 2)
	)
	(tile 15 81 CLBLL_X31Y105 CLBLL 2
		(primitive_site SLICE_X46Y105 SLICEL internal 45)
		(primitive_site SLICE_X47Y105 SLICEL internal 45)
	)
	(tile 15 82 INT_X32Y105 INT 1
		(primitive_site TIEOFF_X35Y105 TIEOFF internal 2)
	)
	(tile 15 83 CLBLL_X32Y105 CLBLL 2
		(primitive_site SLICE_X48Y105 SLICEL internal 45)
		(primitive_site SLICE_X49Y105 SLICEL internal 45)
	)
	(tile 15 84 INT_X33Y105 INT 1
		(primitive_site TIEOFF_X36Y105 TIEOFF internal 2)
	)
	(tile 15 85 CLBLL_X33Y105 CLBLL 2
		(primitive_site SLICE_X50Y105 SLICEL internal 45)
		(primitive_site SLICE_X51Y105 SLICEL internal 45)
	)
	(tile 15 86 INT_X34Y105 INT 1
		(primitive_site TIEOFF_X37Y105 TIEOFF internal 2)
	)
	(tile 15 87 CLBLL_X34Y105 CLBLL 2
		(primitive_site SLICE_X52Y105 SLICEL internal 45)
		(primitive_site SLICE_X53Y105 SLICEL internal 45)
	)
	(tile 15 88 INT_X35Y105 INT 1
		(primitive_site TIEOFF_X38Y105 TIEOFF internal 2)
	)
	(tile 15 89 CLBLL_X35Y105 CLBLL 2
		(primitive_site SLICE_X54Y105 SLICEL internal 45)
		(primitive_site SLICE_X55Y105 SLICEL internal 45)
	)
	(tile 15 90 VFRAME_NOMON_X35Y105 VFRAME_NOMON 0
	)
	(tile 15 91 INT_X36Y105 INT 1
		(primitive_site TIEOFF_X39Y105 TIEOFF internal 2)
	)
	(tile 15 92 INT_INTERFACE_X36Y105 INT_INTERFACE 0
	)
	(tile 15 93 NULL_X93Y111 NULL 0
	)
	(tile 15 94 INT_X37Y105 INT 1
		(primitive_site TIEOFF_X40Y105 TIEOFF internal 2)
	)
	(tile 15 95 CLBLM_X37Y105 CLBLM 2
		(primitive_site SLICE_X56Y105 SLICEM internal 50)
		(primitive_site SLICE_X57Y105 SLICEL internal 45)
	)
	(tile 15 96 INT_X38Y105 INT 1
		(primitive_site TIEOFF_X41Y105 TIEOFF internal 2)
	)
	(tile 15 97 CLBLL_X38Y105 CLBLL 2
		(primitive_site SLICE_X58Y105 SLICEL internal 45)
		(primitive_site SLICE_X59Y105 SLICEL internal 45)
	)
	(tile 15 98 INT_X39Y105 INT 1
		(primitive_site TIEOFF_X42Y105 TIEOFF internal 2)
	)
	(tile 15 99 CLBLM_X39Y105 CLBLM 2
		(primitive_site SLICE_X60Y105 SLICEM internal 50)
		(primitive_site SLICE_X61Y105 SLICEL internal 45)
	)
	(tile 15 100 INT_X40Y105 INT 1
		(primitive_site TIEOFF_X43Y105 TIEOFF internal 2)
	)
	(tile 15 101 CLBLL_X40Y105 CLBLL 2
		(primitive_site SLICE_X62Y105 SLICEL internal 45)
		(primitive_site SLICE_X63Y105 SLICEL internal 45)
	)
	(tile 15 102 VBRK_X40Y105 VBRK 0
	)
	(tile 15 103 INT_X41Y105 INT 1
		(primitive_site TIEOFF_X44Y105 TIEOFF internal 2)
	)
	(tile 15 104 INT_INTERFACE_X41Y105 INT_INTERFACE 0
	)
	(tile 15 105 NULL_X105Y111 NULL 0
	)
	(tile 15 106 NULL_X106Y111 NULL 0
	)
	(tile 15 107 VBRK_X106Y111 VBRK 0
	)
	(tile 15 108 INT_X42Y105 INT 1
		(primitive_site TIEOFF_X45Y105 TIEOFF internal 2)
	)
	(tile 15 109 CLBLM_X42Y105 CLBLM 2
		(primitive_site SLICE_X64Y105 SLICEM internal 50)
		(primitive_site SLICE_X65Y105 SLICEL internal 45)
	)
	(tile 15 110 INT_X43Y105 INT 1
		(primitive_site TIEOFF_X46Y105 TIEOFF internal 2)
	)
	(tile 15 111 CLBLL_X43Y105 CLBLL 2
		(primitive_site SLICE_X66Y105 SLICEL internal 45)
		(primitive_site SLICE_X67Y105 SLICEL internal 45)
	)
	(tile 15 112 INT_X44Y105 INT 1
		(primitive_site TIEOFF_X47Y105 TIEOFF internal 2)
	)
	(tile 15 113 INT_INTERFACE_X44Y105 INT_INTERFACE 0
	)
	(tile 15 114 BRAM_X44Y105 BRAM 3
		(primitive_site RAMB18_X3Y42 FIFO18E1 internal 158)
		(primitive_site RAMB18_X3Y43 RAMB18E1 internal 158)
		(primitive_site RAMB36_X3Y21 RAMBFIFO36E1 internal 356)
	)
	(tile 15 115 INT_X45Y105 INT 1
		(primitive_site TIEOFF_X48Y105 TIEOFF internal 2)
	)
	(tile 15 116 CLBLM_X45Y105 CLBLM 2
		(primitive_site SLICE_X68Y105 SLICEM internal 50)
		(primitive_site SLICE_X69Y105 SLICEL internal 45)
	)
	(tile 15 117 INT_X46Y105 INT 1
		(primitive_site TIEOFF_X49Y105 TIEOFF internal 2)
	)
	(tile 15 118 CLBLM_X46Y105 CLBLM 2
		(primitive_site SLICE_X70Y105 SLICEM internal 50)
		(primitive_site SLICE_X71Y105 SLICEL internal 45)
	)
	(tile 15 119 INT_X47Y105 INT 1
		(primitive_site TIEOFF_X50Y105 TIEOFF internal 2)
	)
	(tile 15 120 INT_INTERFACE_X47Y105 INT_INTERFACE 0
	)
	(tile 15 121 DSP_X47Y105 DSP 3
		(primitive_site DSP48_X3Y42 DSP48E1 internal 417)
		(primitive_site DSP48_X3Y43 DSP48E1 internal 417)
		(primitive_site TIEOFF_X51Y105 TIEOFF internal 2)
	)
	(tile 15 122 VBRK_X47Y105 VBRK 0
	)
	(tile 15 123 INT_X48Y105 INT 1
		(primitive_site TIEOFF_X52Y105 TIEOFF internal 2)
	)
	(tile 15 124 CLBLM_X48Y105 CLBLM 2
		(primitive_site SLICE_X72Y105 SLICEM internal 50)
		(primitive_site SLICE_X73Y105 SLICEL internal 45)
	)
	(tile 15 125 INT_X49Y105 INT 1
		(primitive_site TIEOFF_X53Y105 TIEOFF internal 2)
	)
	(tile 15 126 CLBLM_X49Y105 CLBLM 2
		(primitive_site SLICE_X74Y105 SLICEM internal 50)
		(primitive_site SLICE_X75Y105 SLICEL internal 45)
	)
	(tile 15 127 INT_X50Y105 INT 1
		(primitive_site TIEOFF_X54Y105 TIEOFF internal 2)
	)
	(tile 15 128 INT_INTERFACE_X50Y105 INT_INTERFACE 0
	)
	(tile 15 129 BRAM_X50Y105 BRAM 3
		(primitive_site RAMB18_X4Y42 FIFO18E1 internal 158)
		(primitive_site RAMB18_X4Y43 RAMB18E1 internal 158)
		(primitive_site RAMB36_X4Y21 RAMBFIFO36E1 internal 356)
	)
	(tile 15 130 INT_X51Y105 INT 1
		(primitive_site TIEOFF_X55Y105 TIEOFF internal 2)
	)
	(tile 15 131 CLBLM_X51Y105 CLBLM 2
		(primitive_site SLICE_X76Y105 SLICEM internal 50)
		(primitive_site SLICE_X77Y105 SLICEL internal 45)
	)
	(tile 15 132 INT_X52Y105 INT 1
		(primitive_site TIEOFF_X56Y105 TIEOFF internal 2)
	)
	(tile 15 133 CLBLM_X52Y105 CLBLM 2
		(primitive_site SLICE_X78Y105 SLICEM internal 50)
		(primitive_site SLICE_X79Y105 SLICEL internal 45)
	)
	(tile 15 134 INT_X53Y105 INT 1
		(primitive_site TIEOFF_X57Y105 TIEOFF internal 2)
	)
	(tile 15 135 INT_INTERFACE_X53Y105 INT_INTERFACE 0
	)
	(tile 15 136 DSP_X53Y105 DSP 3
		(primitive_site DSP48_X4Y42 DSP48E1 internal 417)
		(primitive_site DSP48_X4Y43 DSP48E1 internal 417)
		(primitive_site TIEOFF_X58Y105 TIEOFF internal 2)
	)
	(tile 15 137 VBRK_X53Y105 VBRK 0
	)
	(tile 15 138 INT_X54Y105 INT 1
		(primitive_site TIEOFF_X59Y105 TIEOFF internal 2)
	)
	(tile 15 139 CLBLM_X54Y105 CLBLM 2
		(primitive_site SLICE_X80Y105 SLICEM internal 50)
		(primitive_site SLICE_X81Y105 SLICEL internal 45)
	)
	(tile 15 140 INT_X55Y105 INT 1
		(primitive_site TIEOFF_X60Y105 TIEOFF internal 2)
	)
	(tile 15 141 CLBLM_X55Y105 CLBLM 2
		(primitive_site SLICE_X82Y105 SLICEM internal 50)
		(primitive_site SLICE_X83Y105 SLICEL internal 45)
	)
	(tile 15 142 INT_X56Y105 INT 1
		(primitive_site TIEOFF_X61Y105 TIEOFF internal 2)
	)
	(tile 15 143 CLBLM_X56Y105 CLBLM 2
		(primitive_site SLICE_X84Y105 SLICEM internal 50)
		(primitive_site SLICE_X85Y105 SLICEL internal 45)
	)
	(tile 15 144 INT_X57Y105 INT 1
		(primitive_site TIEOFF_X62Y105 TIEOFF internal 2)
	)
	(tile 15 145 CLBLM_X57Y105 CLBLM 2
		(primitive_site SLICE_X86Y105 SLICEM internal 50)
		(primitive_site SLICE_X87Y105 SLICEL internal 45)
	)
	(tile 15 146 INT_X58Y105 INT 1
		(primitive_site TIEOFF_X63Y105 TIEOFF internal 2)
	)
	(tile 15 147 INT_INTERFACE_X58Y105 INT_INTERFACE 0
	)
	(tile 15 148 DSP_X58Y105 DSP 3
		(primitive_site DSP48_X5Y42 DSP48E1 internal 417)
		(primitive_site DSP48_X5Y43 DSP48E1 internal 417)
		(primitive_site TIEOFF_X64Y105 TIEOFF internal 2)
	)
	(tile 15 149 VBRK_X58Y105 VBRK 0
	)
	(tile 15 150 INT_X59Y105 INT 1
		(primitive_site TIEOFF_X65Y105 TIEOFF internal 2)
	)
	(tile 15 151 CLBLM_X59Y105 CLBLM 2
		(primitive_site SLICE_X88Y105 SLICEM internal 50)
		(primitive_site SLICE_X89Y105 SLICEL internal 45)
	)
	(tile 15 152 INT_X60Y105 INT 1
		(primitive_site TIEOFF_X66Y105 TIEOFF internal 2)
	)
	(tile 15 153 CLBLM_X60Y105 CLBLM 2
		(primitive_site SLICE_X90Y105 SLICEM internal 50)
		(primitive_site SLICE_X91Y105 SLICEL internal 45)
	)
	(tile 15 154 INT_X61Y105 INT 1
		(primitive_site TIEOFF_X67Y105 TIEOFF internal 2)
	)
	(tile 15 155 INT_INTERFACE_X61Y105 INT_INTERFACE 0
	)
	(tile 15 156 BRAM_X61Y105 BRAM 3
		(primitive_site RAMB18_X5Y42 FIFO18E1 internal 158)
		(primitive_site RAMB18_X5Y43 RAMB18E1 internal 158)
		(primitive_site RAMB36_X5Y21 RAMBFIFO36E1 internal 356)
	)
	(tile 15 157 INT_X62Y105 INT 1
		(primitive_site TIEOFF_X68Y105 TIEOFF internal 2)
	)
	(tile 15 158 CLBLM_X62Y105 CLBLM 2
		(primitive_site SLICE_X92Y105 SLICEM internal 50)
		(primitive_site SLICE_X93Y105 SLICEL internal 45)
	)
	(tile 15 159 INT_X63Y105 INT 1
		(primitive_site TIEOFF_X69Y105 TIEOFF internal 2)
	)
	(tile 15 160 CLBLL_X63Y105 CLBLL 2
		(primitive_site SLICE_X94Y105 SLICEL internal 45)
		(primitive_site SLICE_X95Y105 SLICEL internal 45)
	)
	(tile 15 161 VBRK_X63Y105 VBRK 0
	)
	(tile 15 162 INT_X64Y105 INT 1
		(primitive_site TIEOFF_X70Y105 TIEOFF internal 2)
	)
	(tile 15 163 CLBLM_X64Y105 CLBLM 2
		(primitive_site SLICE_X96Y105 SLICEM internal 50)
		(primitive_site SLICE_X97Y105 SLICEL internal 45)
	)
	(tile 15 164 INT_X65Y105 INT 1
		(primitive_site TIEOFF_X71Y105 TIEOFF internal 2)
	)
	(tile 15 165 CLBLL_X65Y105 CLBLL 2
		(primitive_site SLICE_X98Y105 SLICEL internal 45)
		(primitive_site SLICE_X99Y105 SLICEL internal 45)
	)
	(tile 15 166 INT_X66Y105 INT 1
		(primitive_site TIEOFF_X72Y105 TIEOFF internal 2)
	)
	(tile 15 167 CLBLL_X66Y105 CLBLL 2
		(primitive_site SLICE_X100Y105 SLICEL internal 45)
		(primitive_site SLICE_X101Y105 SLICEL internal 45)
	)
	(tile 15 168 INT_X67Y105 INT 1
		(primitive_site TIEOFF_X73Y105 TIEOFF internal 2)
	)
	(tile 15 169 CLBLM_X67Y105 CLBLM 2
		(primitive_site SLICE_X102Y105 SLICEM internal 50)
		(primitive_site SLICE_X103Y105 SLICEL internal 45)
	)
	(tile 15 170 INT_X68Y105 INT 1
		(primitive_site TIEOFF_X74Y105 TIEOFF internal 2)
	)
	(tile 15 171 CLBLL_X68Y105 CLBLL 2
		(primitive_site SLICE_X104Y105 SLICEL internal 45)
		(primitive_site SLICE_X105Y105 SLICEL internal 45)
	)
	(tile 15 172 INT_X69Y105 INT 1
		(primitive_site TIEOFF_X75Y105 TIEOFF internal 2)
	)
	(tile 15 173 INT_INTERFACE_X69Y105 INT_INTERFACE 0
	)
	(tile 15 174 BRAM_X69Y105 BRAM 3
		(primitive_site RAMB18_X6Y42 FIFO18E1 internal 158)
		(primitive_site RAMB18_X6Y43 RAMB18E1 internal 158)
		(primitive_site RAMB36_X6Y21 RAMBFIFO36E1 internal 356)
	)
	(tile 15 175 INT_X70Y105 INT 1
		(primitive_site TIEOFF_X76Y105 TIEOFF internal 2)
	)
	(tile 15 176 GTX_INT_INTERFACE_X70Y105 GTX_INT_INTERFACE 0
	)
	(tile 15 177 R_TERM_INT_X70Y105 R_TERM_INT 0
	)
	(tile 15 178 NULL_X178Y111 NULL 0
	)
	(tile 16 0 LIOB_X0Y104 LIOB 2
		(primitive_site IOB_X0Y104 IOBS unbonded 13)
		(primitive_site IOB_X0Y105 IOBM unbonded 13)
	)
	(tile 16 1 LIOI_X0Y104 LIOI 6
		(primitive_site IODELAY_X0Y104 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y104 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y105 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y105 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y105 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y104 OLOGICE1 internal 32)
	)
	(tile 16 2 L_TERM_INT_X0Y104 L_TERM_INT 0
	)
	(tile 16 3 INT_X0Y104 INT 1
		(primitive_site TIEOFF_X0Y104 TIEOFF internal 2)
	)
	(tile 16 4 IOI_L_INT_INTERFACE_X0Y104 IOI_L_INT_INTERFACE 0
	)
	(tile 16 5 VBRK_X0Y104 VBRK 0
	)
	(tile 16 6 INT_X1Y104 INT 1
		(primitive_site TIEOFF_X1Y104 TIEOFF internal 2)
	)
	(tile 16 7 CLBLM_X1Y104 CLBLM 2
		(primitive_site SLICE_X0Y104 SLICEM internal 50)
		(primitive_site SLICE_X1Y104 SLICEL internal 45)
	)
	(tile 16 8 INT_X2Y104 INT 1
		(primitive_site TIEOFF_X2Y104 TIEOFF internal 2)
	)
	(tile 16 9 CLBLL_X2Y104 CLBLL 2
		(primitive_site SLICE_X2Y104 SLICEL internal 45)
		(primitive_site SLICE_X3Y104 SLICEL internal 45)
	)
	(tile 16 10 INT_X3Y104 INT 1
		(primitive_site TIEOFF_X3Y104 TIEOFF internal 2)
	)
	(tile 16 11 CLBLM_X3Y104 CLBLM 2
		(primitive_site SLICE_X4Y104 SLICEM internal 50)
		(primitive_site SLICE_X5Y104 SLICEL internal 45)
	)
	(tile 16 12 INT_X4Y104 INT 1
		(primitive_site TIEOFF_X4Y104 TIEOFF internal 2)
	)
	(tile 16 13 CLBLL_X4Y104 CLBLL 2
		(primitive_site SLICE_X6Y104 SLICEL internal 45)
		(primitive_site SLICE_X7Y104 SLICEL internal 45)
	)
	(tile 16 14 INT_X5Y104 INT 1
		(primitive_site TIEOFF_X5Y104 TIEOFF internal 2)
	)
	(tile 16 15 INT_INTERFACE_X5Y104 INT_INTERFACE 0
	)
	(tile 16 16 NULL_X16Y110 NULL 0
	)
	(tile 16 17 INT_X6Y104 INT 1
		(primitive_site TIEOFF_X6Y104 TIEOFF internal 2)
	)
	(tile 16 18 CLBLM_X6Y104 CLBLM 2
		(primitive_site SLICE_X8Y104 SLICEM internal 50)
		(primitive_site SLICE_X9Y104 SLICEL internal 45)
	)
	(tile 16 19 INT_X7Y104 INT 1
		(primitive_site TIEOFF_X7Y104 TIEOFF internal 2)
	)
	(tile 16 20 CLBLM_X7Y104 CLBLM 2
		(primitive_site SLICE_X10Y104 SLICEM internal 50)
		(primitive_site SLICE_X11Y104 SLICEL internal 45)
	)
	(tile 16 21 VBRK_X7Y104 VBRK 0
	)
	(tile 16 22 INT_X8Y104 INT 1
		(primitive_site TIEOFF_X8Y104 TIEOFF internal 2)
	)
	(tile 16 23 INT_INTERFACE_X8Y104 INT_INTERFACE 0
	)
	(tile 16 24 NULL_X24Y110 NULL 0
	)
	(tile 16 25 INT_X9Y104 INT 1
		(primitive_site TIEOFF_X10Y104 TIEOFF internal 2)
	)
	(tile 16 26 CLBLM_X9Y104 CLBLM 2
		(primitive_site SLICE_X12Y104 SLICEM internal 50)
		(primitive_site SLICE_X13Y104 SLICEL internal 45)
	)
	(tile 16 27 INT_X10Y104 INT 1
		(primitive_site TIEOFF_X11Y104 TIEOFF internal 2)
	)
	(tile 16 28 CLBLM_X10Y104 CLBLM 2
		(primitive_site SLICE_X14Y104 SLICEM internal 50)
		(primitive_site SLICE_X15Y104 SLICEL internal 45)
	)
	(tile 16 29 INT_X11Y104 INT 1
		(primitive_site TIEOFF_X12Y104 TIEOFF internal 2)
	)
	(tile 16 30 CLBLM_X11Y104 CLBLM 2
		(primitive_site SLICE_X16Y104 SLICEM internal 50)
		(primitive_site SLICE_X17Y104 SLICEL internal 45)
	)
	(tile 16 31 INT_X12Y104 INT 1
		(primitive_site TIEOFF_X13Y104 TIEOFF internal 2)
	)
	(tile 16 32 CLBLM_X12Y104 CLBLM 2
		(primitive_site SLICE_X18Y104 SLICEM internal 50)
		(primitive_site SLICE_X19Y104 SLICEL internal 45)
	)
	(tile 16 33 VBRK_X12Y104 VBRK 0
	)
	(tile 16 34 INT_X13Y104 INT 1
		(primitive_site TIEOFF_X14Y104 TIEOFF internal 2)
	)
	(tile 16 35 INT_INTERFACE_X13Y104 INT_INTERFACE 0
	)
	(tile 16 36 NULL_X36Y110 NULL 0
	)
	(tile 16 37 INT_X14Y104 INT 1
		(primitive_site TIEOFF_X16Y104 TIEOFF internal 2)
	)
	(tile 16 38 CLBLM_X14Y104 CLBLM 2
		(primitive_site SLICE_X20Y104 SLICEM internal 50)
		(primitive_site SLICE_X21Y104 SLICEL internal 45)
	)
	(tile 16 39 INT_X15Y104 INT 1
		(primitive_site TIEOFF_X17Y104 TIEOFF internal 2)
	)
	(tile 16 40 CLBLM_X15Y104 CLBLM 2
		(primitive_site SLICE_X22Y104 SLICEM internal 50)
		(primitive_site SLICE_X23Y104 SLICEL internal 45)
	)
	(tile 16 41 INT_X16Y104 INT 1
		(primitive_site TIEOFF_X18Y104 TIEOFF internal 2)
	)
	(tile 16 42 INT_INTERFACE_X16Y104 INT_INTERFACE 0
	)
	(tile 16 43 NULL_X43Y110 NULL 0
	)
	(tile 16 44 INT_X17Y104 INT 1
		(primitive_site TIEOFF_X19Y104 TIEOFF internal 2)
	)
	(tile 16 45 CLBLM_X17Y104 CLBLM 2
		(primitive_site SLICE_X24Y104 SLICEM internal 50)
		(primitive_site SLICE_X25Y104 SLICEL internal 45)
	)
	(tile 16 46 INT_X18Y104 INT 1
		(primitive_site TIEOFF_X20Y104 TIEOFF internal 2)
	)
	(tile 16 47 CLBLM_X18Y104 CLBLM 2
		(primitive_site SLICE_X26Y104 SLICEM internal 50)
		(primitive_site SLICE_X27Y104 SLICEL internal 45)
	)
	(tile 16 48 VBRK_X18Y104 VBRK 0
	)
	(tile 16 49 INT_X19Y104 INT 1
		(primitive_site TIEOFF_X21Y104 TIEOFF internal 2)
	)
	(tile 16 50 INT_INTERFACE_X19Y104 INT_INTERFACE 0
	)
	(tile 16 51 NULL_X51Y110 NULL 0
	)
	(tile 16 52 INT_X20Y104 INT 1
		(primitive_site TIEOFF_X23Y104 TIEOFF internal 2)
	)
	(tile 16 53 CLBLM_X20Y104 CLBLM 2
		(primitive_site SLICE_X28Y104 SLICEM internal 50)
		(primitive_site SLICE_X29Y104 SLICEL internal 45)
	)
	(tile 16 54 INT_X21Y104 INT 1
		(primitive_site TIEOFF_X24Y104 TIEOFF internal 2)
	)
	(tile 16 55 CLBLM_X21Y104 CLBLM 2
		(primitive_site SLICE_X30Y104 SLICEM internal 50)
		(primitive_site SLICE_X31Y104 SLICEL internal 45)
	)
	(tile 16 56 INT_X22Y104 INT 1
		(primitive_site TIEOFF_X25Y104 TIEOFF internal 2)
	)
	(tile 16 57 INT_INTERFACE_X22Y104 INT_INTERFACE 0
	)
	(tile 16 58 NULL_X58Y110 NULL 0
	)
	(tile 16 59 INT_X23Y104 INT 1
		(primitive_site TIEOFF_X26Y104 TIEOFF internal 2)
	)
	(tile 16 60 CLBLM_X23Y104 CLBLM 2
		(primitive_site SLICE_X32Y104 SLICEM internal 50)
		(primitive_site SLICE_X33Y104 SLICEL internal 45)
	)
	(tile 16 61 INT_X24Y104 INT 1
		(primitive_site TIEOFF_X27Y104 TIEOFF internal 2)
	)
	(tile 16 62 CLBLL_X24Y104 CLBLL 2
		(primitive_site SLICE_X34Y104 SLICEL internal 45)
		(primitive_site SLICE_X35Y104 SLICEL internal 45)
	)
	(tile 16 63 VBRK_X24Y104 VBRK 0
	)
	(tile 16 64 LIOB_FT_X25Y104 LIOB_FT 2
		(primitive_site IOB_X1Y104 IOBS unbonded 13)
		(primitive_site IOB_X1Y105 IOBM unbonded 13)
	)
	(tile 16 65 LIOI_X25Y104 LIOI 6
		(primitive_site IODELAY_X1Y104 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y104 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y105 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y105 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y105 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y104 OLOGICE1 internal 32)
	)
	(tile 16 66 INT_X25Y104 INT 1
		(primitive_site TIEOFF_X28Y104 TIEOFF internal 2)
	)
	(tile 16 67 IOI_L_INT_INTERFACE_X25Y104 IOI_L_INT_INTERFACE 0
	)
	(tile 16 68 VBRK_X25Y104 VBRK 0
	)
	(tile 16 69 INT_X26Y104 INT 1
		(primitive_site TIEOFF_X29Y104 TIEOFF internal 2)
	)
	(tile 16 70 CLBLM_X26Y104 CLBLM 2
		(primitive_site SLICE_X36Y104 SLICEM internal 50)
		(primitive_site SLICE_X37Y104 SLICEL internal 45)
	)
	(tile 16 71 INT_X27Y104 INT 1
		(primitive_site TIEOFF_X30Y104 TIEOFF internal 2)
	)
	(tile 16 72 CLBLL_X27Y104 CLBLL 2
		(primitive_site SLICE_X38Y104 SLICEL internal 45)
		(primitive_site SLICE_X39Y104 SLICEL internal 45)
	)
	(tile 16 73 INT_X28Y104 INT 1
		(primitive_site TIEOFF_X31Y104 TIEOFF internal 2)
	)
	(tile 16 74 CLBLM_X28Y104 CLBLM 2
		(primitive_site SLICE_X40Y104 SLICEM internal 50)
		(primitive_site SLICE_X41Y104 SLICEL internal 45)
	)
	(tile 16 75 INT_X29Y104 INT 1
		(primitive_site TIEOFF_X32Y104 TIEOFF internal 2)
	)
	(tile 16 76 CLBLL_X29Y104 CLBLL 2
		(primitive_site SLICE_X42Y104 SLICEL internal 45)
		(primitive_site SLICE_X43Y104 SLICEL internal 45)
	)
	(tile 16 77 VBRK_X29Y104 VBRK 0
	)
	(tile 16 78 INT_X30Y104 INT 1
		(primitive_site TIEOFF_X33Y104 TIEOFF internal 2)
	)
	(tile 16 79 CLBLL_X30Y104 CLBLL 2
		(primitive_site SLICE_X44Y104 SLICEL internal 45)
		(primitive_site SLICE_X45Y104 SLICEL internal 45)
	)
	(tile 16 80 INT_X31Y104 INT 1
		(primitive_site TIEOFF_X34Y104 TIEOFF internal 2)
	)
	(tile 16 81 CLBLL_X31Y104 CLBLL 2
		(primitive_site SLICE_X46Y104 SLICEL internal 45)
		(primitive_site SLICE_X47Y104 SLICEL internal 45)
	)
	(tile 16 82 INT_X32Y104 INT 1
		(primitive_site TIEOFF_X35Y104 TIEOFF internal 2)
	)
	(tile 16 83 CLBLL_X32Y104 CLBLL 2
		(primitive_site SLICE_X48Y104 SLICEL internal 45)
		(primitive_site SLICE_X49Y104 SLICEL internal 45)
	)
	(tile 16 84 INT_X33Y104 INT 1
		(primitive_site TIEOFF_X36Y104 TIEOFF internal 2)
	)
	(tile 16 85 CLBLL_X33Y104 CLBLL 2
		(primitive_site SLICE_X50Y104 SLICEL internal 45)
		(primitive_site SLICE_X51Y104 SLICEL internal 45)
	)
	(tile 16 86 INT_X34Y104 INT 1
		(primitive_site TIEOFF_X37Y104 TIEOFF internal 2)
	)
	(tile 16 87 CLBLL_X34Y104 CLBLL 2
		(primitive_site SLICE_X52Y104 SLICEL internal 45)
		(primitive_site SLICE_X53Y104 SLICEL internal 45)
	)
	(tile 16 88 INT_X35Y104 INT 1
		(primitive_site TIEOFF_X38Y104 TIEOFF internal 2)
	)
	(tile 16 89 CLBLL_X35Y104 CLBLL 2
		(primitive_site SLICE_X54Y104 SLICEL internal 45)
		(primitive_site SLICE_X55Y104 SLICEL internal 45)
	)
	(tile 16 90 VFRAME_NOMON_X35Y104 VFRAME_NOMON 0
	)
	(tile 16 91 INT_X36Y104 INT 1
		(primitive_site TIEOFF_X39Y104 TIEOFF internal 2)
	)
	(tile 16 92 INT_INTERFACE_X36Y104 INT_INTERFACE 0
	)
	(tile 16 93 NULL_X93Y110 NULL 0
	)
	(tile 16 94 INT_X37Y104 INT 1
		(primitive_site TIEOFF_X40Y104 TIEOFF internal 2)
	)
	(tile 16 95 CLBLM_X37Y104 CLBLM 2
		(primitive_site SLICE_X56Y104 SLICEM internal 50)
		(primitive_site SLICE_X57Y104 SLICEL internal 45)
	)
	(tile 16 96 INT_X38Y104 INT 1
		(primitive_site TIEOFF_X41Y104 TIEOFF internal 2)
	)
	(tile 16 97 CLBLL_X38Y104 CLBLL 2
		(primitive_site SLICE_X58Y104 SLICEL internal 45)
		(primitive_site SLICE_X59Y104 SLICEL internal 45)
	)
	(tile 16 98 INT_X39Y104 INT 1
		(primitive_site TIEOFF_X42Y104 TIEOFF internal 2)
	)
	(tile 16 99 CLBLM_X39Y104 CLBLM 2
		(primitive_site SLICE_X60Y104 SLICEM internal 50)
		(primitive_site SLICE_X61Y104 SLICEL internal 45)
	)
	(tile 16 100 INT_X40Y104 INT 1
		(primitive_site TIEOFF_X43Y104 TIEOFF internal 2)
	)
	(tile 16 101 CLBLL_X40Y104 CLBLL 2
		(primitive_site SLICE_X62Y104 SLICEL internal 45)
		(primitive_site SLICE_X63Y104 SLICEL internal 45)
	)
	(tile 16 102 VBRK_X40Y104 VBRK 0
	)
	(tile 16 103 INT_X41Y104 INT 1
		(primitive_site TIEOFF_X44Y104 TIEOFF internal 2)
	)
	(tile 16 104 INT_INTERFACE_X41Y104 INT_INTERFACE 0
	)
	(tile 16 105 RIOI_X41Y104 RIOI 6
		(primitive_site OLOGIC_X2Y104 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y104 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y104 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y105 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y105 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y105 ILOGICE1 internal 28)
	)
	(tile 16 106 RIOB_X41Y104 RIOB 2
		(primitive_site IOB_X2Y104 IOBS unbonded 13)
		(primitive_site IOB_X2Y105 IOBM unbonded 13)
	)
	(tile 16 107 VBRK_X41Y104 VBRK 0
	)
	(tile 16 108 INT_X42Y104 INT 1
		(primitive_site TIEOFF_X45Y104 TIEOFF internal 2)
	)
	(tile 16 109 CLBLM_X42Y104 CLBLM 2
		(primitive_site SLICE_X64Y104 SLICEM internal 50)
		(primitive_site SLICE_X65Y104 SLICEL internal 45)
	)
	(tile 16 110 INT_X43Y104 INT 1
		(primitive_site TIEOFF_X46Y104 TIEOFF internal 2)
	)
	(tile 16 111 CLBLL_X43Y104 CLBLL 2
		(primitive_site SLICE_X66Y104 SLICEL internal 45)
		(primitive_site SLICE_X67Y104 SLICEL internal 45)
	)
	(tile 16 112 INT_X44Y104 INT 1
		(primitive_site TIEOFF_X47Y104 TIEOFF internal 2)
	)
	(tile 16 113 INT_INTERFACE_X44Y104 INT_INTERFACE 0
	)
	(tile 16 114 NULL_X114Y110 NULL 0
	)
	(tile 16 115 INT_X45Y104 INT 1
		(primitive_site TIEOFF_X48Y104 TIEOFF internal 2)
	)
	(tile 16 116 CLBLM_X45Y104 CLBLM 2
		(primitive_site SLICE_X68Y104 SLICEM internal 50)
		(primitive_site SLICE_X69Y104 SLICEL internal 45)
	)
	(tile 16 117 INT_X46Y104 INT 1
		(primitive_site TIEOFF_X49Y104 TIEOFF internal 2)
	)
	(tile 16 118 CLBLM_X46Y104 CLBLM 2
		(primitive_site SLICE_X70Y104 SLICEM internal 50)
		(primitive_site SLICE_X71Y104 SLICEL internal 45)
	)
	(tile 16 119 INT_X47Y104 INT 1
		(primitive_site TIEOFF_X50Y104 TIEOFF internal 2)
	)
	(tile 16 120 INT_INTERFACE_X47Y104 INT_INTERFACE 0
	)
	(tile 16 121 NULL_X121Y110 NULL 0
	)
	(tile 16 122 VBRK_X47Y104 VBRK 0
	)
	(tile 16 123 INT_X48Y104 INT 1
		(primitive_site TIEOFF_X52Y104 TIEOFF internal 2)
	)
	(tile 16 124 CLBLM_X48Y104 CLBLM 2
		(primitive_site SLICE_X72Y104 SLICEM internal 50)
		(primitive_site SLICE_X73Y104 SLICEL internal 45)
	)
	(tile 16 125 INT_X49Y104 INT 1
		(primitive_site TIEOFF_X53Y104 TIEOFF internal 2)
	)
	(tile 16 126 CLBLM_X49Y104 CLBLM 2
		(primitive_site SLICE_X74Y104 SLICEM internal 50)
		(primitive_site SLICE_X75Y104 SLICEL internal 45)
	)
	(tile 16 127 INT_X50Y104 INT 1
		(primitive_site TIEOFF_X54Y104 TIEOFF internal 2)
	)
	(tile 16 128 INT_INTERFACE_X50Y104 INT_INTERFACE 0
	)
	(tile 16 129 NULL_X129Y110 NULL 0
	)
	(tile 16 130 INT_X51Y104 INT 1
		(primitive_site TIEOFF_X55Y104 TIEOFF internal 2)
	)
	(tile 16 131 CLBLM_X51Y104 CLBLM 2
		(primitive_site SLICE_X76Y104 SLICEM internal 50)
		(primitive_site SLICE_X77Y104 SLICEL internal 45)
	)
	(tile 16 132 INT_X52Y104 INT 1
		(primitive_site TIEOFF_X56Y104 TIEOFF internal 2)
	)
	(tile 16 133 CLBLM_X52Y104 CLBLM 2
		(primitive_site SLICE_X78Y104 SLICEM internal 50)
		(primitive_site SLICE_X79Y104 SLICEL internal 45)
	)
	(tile 16 134 INT_X53Y104 INT 1
		(primitive_site TIEOFF_X57Y104 TIEOFF internal 2)
	)
	(tile 16 135 INT_INTERFACE_X53Y104 INT_INTERFACE 0
	)
	(tile 16 136 NULL_X136Y110 NULL 0
	)
	(tile 16 137 VBRK_X53Y104 VBRK 0
	)
	(tile 16 138 INT_X54Y104 INT 1
		(primitive_site TIEOFF_X59Y104 TIEOFF internal 2)
	)
	(tile 16 139 CLBLM_X54Y104 CLBLM 2
		(primitive_site SLICE_X80Y104 SLICEM internal 50)
		(primitive_site SLICE_X81Y104 SLICEL internal 45)
	)
	(tile 16 140 INT_X55Y104 INT 1
		(primitive_site TIEOFF_X60Y104 TIEOFF internal 2)
	)
	(tile 16 141 CLBLM_X55Y104 CLBLM 2
		(primitive_site SLICE_X82Y104 SLICEM internal 50)
		(primitive_site SLICE_X83Y104 SLICEL internal 45)
	)
	(tile 16 142 INT_X56Y104 INT 1
		(primitive_site TIEOFF_X61Y104 TIEOFF internal 2)
	)
	(tile 16 143 CLBLM_X56Y104 CLBLM 2
		(primitive_site SLICE_X84Y104 SLICEM internal 50)
		(primitive_site SLICE_X85Y104 SLICEL internal 45)
	)
	(tile 16 144 INT_X57Y104 INT 1
		(primitive_site TIEOFF_X62Y104 TIEOFF internal 2)
	)
	(tile 16 145 CLBLM_X57Y104 CLBLM 2
		(primitive_site SLICE_X86Y104 SLICEM internal 50)
		(primitive_site SLICE_X87Y104 SLICEL internal 45)
	)
	(tile 16 146 INT_X58Y104 INT 1
		(primitive_site TIEOFF_X63Y104 TIEOFF internal 2)
	)
	(tile 16 147 INT_INTERFACE_X58Y104 INT_INTERFACE 0
	)
	(tile 16 148 NULL_X148Y110 NULL 0
	)
	(tile 16 149 VBRK_X58Y104 VBRK 0
	)
	(tile 16 150 INT_X59Y104 INT 1
		(primitive_site TIEOFF_X65Y104 TIEOFF internal 2)
	)
	(tile 16 151 CLBLM_X59Y104 CLBLM 2
		(primitive_site SLICE_X88Y104 SLICEM internal 50)
		(primitive_site SLICE_X89Y104 SLICEL internal 45)
	)
	(tile 16 152 INT_X60Y104 INT 1
		(primitive_site TIEOFF_X66Y104 TIEOFF internal 2)
	)
	(tile 16 153 CLBLM_X60Y104 CLBLM 2
		(primitive_site SLICE_X90Y104 SLICEM internal 50)
		(primitive_site SLICE_X91Y104 SLICEL internal 45)
	)
	(tile 16 154 INT_X61Y104 INT 1
		(primitive_site TIEOFF_X67Y104 TIEOFF internal 2)
	)
	(tile 16 155 INT_INTERFACE_X61Y104 INT_INTERFACE 0
	)
	(tile 16 156 NULL_X156Y110 NULL 0
	)
	(tile 16 157 INT_X62Y104 INT 1
		(primitive_site TIEOFF_X68Y104 TIEOFF internal 2)
	)
	(tile 16 158 CLBLM_X62Y104 CLBLM 2
		(primitive_site SLICE_X92Y104 SLICEM internal 50)
		(primitive_site SLICE_X93Y104 SLICEL internal 45)
	)
	(tile 16 159 INT_X63Y104 INT 1
		(primitive_site TIEOFF_X69Y104 TIEOFF internal 2)
	)
	(tile 16 160 CLBLL_X63Y104 CLBLL 2
		(primitive_site SLICE_X94Y104 SLICEL internal 45)
		(primitive_site SLICE_X95Y104 SLICEL internal 45)
	)
	(tile 16 161 VBRK_X63Y104 VBRK 0
	)
	(tile 16 162 INT_X64Y104 INT 1
		(primitive_site TIEOFF_X70Y104 TIEOFF internal 2)
	)
	(tile 16 163 CLBLM_X64Y104 CLBLM 2
		(primitive_site SLICE_X96Y104 SLICEM internal 50)
		(primitive_site SLICE_X97Y104 SLICEL internal 45)
	)
	(tile 16 164 INT_X65Y104 INT 1
		(primitive_site TIEOFF_X71Y104 TIEOFF internal 2)
	)
	(tile 16 165 CLBLL_X65Y104 CLBLL 2
		(primitive_site SLICE_X98Y104 SLICEL internal 45)
		(primitive_site SLICE_X99Y104 SLICEL internal 45)
	)
	(tile 16 166 INT_X66Y104 INT 1
		(primitive_site TIEOFF_X72Y104 TIEOFF internal 2)
	)
	(tile 16 167 CLBLL_X66Y104 CLBLL 2
		(primitive_site SLICE_X100Y104 SLICEL internal 45)
		(primitive_site SLICE_X101Y104 SLICEL internal 45)
	)
	(tile 16 168 INT_X67Y104 INT 1
		(primitive_site TIEOFF_X73Y104 TIEOFF internal 2)
	)
	(tile 16 169 CLBLM_X67Y104 CLBLM 2
		(primitive_site SLICE_X102Y104 SLICEM internal 50)
		(primitive_site SLICE_X103Y104 SLICEL internal 45)
	)
	(tile 16 170 INT_X68Y104 INT 1
		(primitive_site TIEOFF_X74Y104 TIEOFF internal 2)
	)
	(tile 16 171 CLBLL_X68Y104 CLBLL 2
		(primitive_site SLICE_X104Y104 SLICEL internal 45)
		(primitive_site SLICE_X105Y104 SLICEL internal 45)
	)
	(tile 16 172 INT_X69Y104 INT 1
		(primitive_site TIEOFF_X75Y104 TIEOFF internal 2)
	)
	(tile 16 173 INT_INTERFACE_X69Y104 INT_INTERFACE 0
	)
	(tile 16 174 NULL_X174Y110 NULL 0
	)
	(tile 16 175 INT_X70Y104 INT 1
		(primitive_site TIEOFF_X76Y104 TIEOFF internal 2)
	)
	(tile 16 176 GTX_INT_INTERFACE_X70Y104 GTX_INT_INTERFACE 0
	)
	(tile 16 177 R_TERM_INT_X70Y104 R_TERM_INT 0
	)
	(tile 16 178 NULL_X178Y110 NULL 0
	)
	(tile 17 0 NULL_X0Y109 NULL 0
	)
	(tile 17 1 NULL_X1Y109 NULL 0
	)
	(tile 17 2 L_TERM_INT_X0Y103 L_TERM_INT 0
	)
	(tile 17 3 INT_X0Y103 INT 1
		(primitive_site TIEOFF_X0Y103 TIEOFF internal 2)
	)
	(tile 17 4 IOI_L_INT_INTERFACE_X0Y103 IOI_L_INT_INTERFACE 0
	)
	(tile 17 5 VBRK_X0Y103 VBRK 0
	)
	(tile 17 6 INT_X1Y103 INT 1
		(primitive_site TIEOFF_X1Y103 TIEOFF internal 2)
	)
	(tile 17 7 CLBLM_X1Y103 CLBLM 2
		(primitive_site SLICE_X0Y103 SLICEM internal 50)
		(primitive_site SLICE_X1Y103 SLICEL internal 45)
	)
	(tile 17 8 INT_X2Y103 INT 1
		(primitive_site TIEOFF_X2Y103 TIEOFF internal 2)
	)
	(tile 17 9 CLBLL_X2Y103 CLBLL 2
		(primitive_site SLICE_X2Y103 SLICEL internal 45)
		(primitive_site SLICE_X3Y103 SLICEL internal 45)
	)
	(tile 17 10 INT_X3Y103 INT 1
		(primitive_site TIEOFF_X3Y103 TIEOFF internal 2)
	)
	(tile 17 11 CLBLM_X3Y103 CLBLM 2
		(primitive_site SLICE_X4Y103 SLICEM internal 50)
		(primitive_site SLICE_X5Y103 SLICEL internal 45)
	)
	(tile 17 12 INT_X4Y103 INT 1
		(primitive_site TIEOFF_X4Y103 TIEOFF internal 2)
	)
	(tile 17 13 CLBLL_X4Y103 CLBLL 2
		(primitive_site SLICE_X6Y103 SLICEL internal 45)
		(primitive_site SLICE_X7Y103 SLICEL internal 45)
	)
	(tile 17 14 INT_X5Y103 INT 1
		(primitive_site TIEOFF_X5Y103 TIEOFF internal 2)
	)
	(tile 17 15 INT_INTERFACE_X5Y103 INT_INTERFACE 0
	)
	(tile 17 16 NULL_X16Y109 NULL 0
	)
	(tile 17 17 INT_X6Y103 INT 1
		(primitive_site TIEOFF_X6Y103 TIEOFF internal 2)
	)
	(tile 17 18 CLBLM_X6Y103 CLBLM 2
		(primitive_site SLICE_X8Y103 SLICEM internal 50)
		(primitive_site SLICE_X9Y103 SLICEL internal 45)
	)
	(tile 17 19 INT_X7Y103 INT 1
		(primitive_site TIEOFF_X7Y103 TIEOFF internal 2)
	)
	(tile 17 20 CLBLM_X7Y103 CLBLM 2
		(primitive_site SLICE_X10Y103 SLICEM internal 50)
		(primitive_site SLICE_X11Y103 SLICEL internal 45)
	)
	(tile 17 21 VBRK_X7Y103 VBRK 0
	)
	(tile 17 22 INT_X8Y103 INT 1
		(primitive_site TIEOFF_X8Y103 TIEOFF internal 2)
	)
	(tile 17 23 INT_INTERFACE_X8Y103 INT_INTERFACE 0
	)
	(tile 17 24 NULL_X24Y109 NULL 0
	)
	(tile 17 25 INT_X9Y103 INT 1
		(primitive_site TIEOFF_X10Y103 TIEOFF internal 2)
	)
	(tile 17 26 CLBLM_X9Y103 CLBLM 2
		(primitive_site SLICE_X12Y103 SLICEM internal 50)
		(primitive_site SLICE_X13Y103 SLICEL internal 45)
	)
	(tile 17 27 INT_X10Y103 INT 1
		(primitive_site TIEOFF_X11Y103 TIEOFF internal 2)
	)
	(tile 17 28 CLBLM_X10Y103 CLBLM 2
		(primitive_site SLICE_X14Y103 SLICEM internal 50)
		(primitive_site SLICE_X15Y103 SLICEL internal 45)
	)
	(tile 17 29 INT_X11Y103 INT 1
		(primitive_site TIEOFF_X12Y103 TIEOFF internal 2)
	)
	(tile 17 30 CLBLM_X11Y103 CLBLM 2
		(primitive_site SLICE_X16Y103 SLICEM internal 50)
		(primitive_site SLICE_X17Y103 SLICEL internal 45)
	)
	(tile 17 31 INT_X12Y103 INT 1
		(primitive_site TIEOFF_X13Y103 TIEOFF internal 2)
	)
	(tile 17 32 CLBLM_X12Y103 CLBLM 2
		(primitive_site SLICE_X18Y103 SLICEM internal 50)
		(primitive_site SLICE_X19Y103 SLICEL internal 45)
	)
	(tile 17 33 VBRK_X12Y103 VBRK 0
	)
	(tile 17 34 INT_X13Y103 INT 1
		(primitive_site TIEOFF_X14Y103 TIEOFF internal 2)
	)
	(tile 17 35 INT_INTERFACE_X13Y103 INT_INTERFACE 0
	)
	(tile 17 36 NULL_X36Y109 NULL 0
	)
	(tile 17 37 INT_X14Y103 INT 1
		(primitive_site TIEOFF_X16Y103 TIEOFF internal 2)
	)
	(tile 17 38 CLBLM_X14Y103 CLBLM 2
		(primitive_site SLICE_X20Y103 SLICEM internal 50)
		(primitive_site SLICE_X21Y103 SLICEL internal 45)
	)
	(tile 17 39 INT_X15Y103 INT 1
		(primitive_site TIEOFF_X17Y103 TIEOFF internal 2)
	)
	(tile 17 40 CLBLM_X15Y103 CLBLM 2
		(primitive_site SLICE_X22Y103 SLICEM internal 50)
		(primitive_site SLICE_X23Y103 SLICEL internal 45)
	)
	(tile 17 41 INT_X16Y103 INT 1
		(primitive_site TIEOFF_X18Y103 TIEOFF internal 2)
	)
	(tile 17 42 INT_INTERFACE_X16Y103 INT_INTERFACE 0
	)
	(tile 17 43 NULL_X43Y109 NULL 0
	)
	(tile 17 44 INT_X17Y103 INT 1
		(primitive_site TIEOFF_X19Y103 TIEOFF internal 2)
	)
	(tile 17 45 CLBLM_X17Y103 CLBLM 2
		(primitive_site SLICE_X24Y103 SLICEM internal 50)
		(primitive_site SLICE_X25Y103 SLICEL internal 45)
	)
	(tile 17 46 INT_X18Y103 INT 1
		(primitive_site TIEOFF_X20Y103 TIEOFF internal 2)
	)
	(tile 17 47 CLBLM_X18Y103 CLBLM 2
		(primitive_site SLICE_X26Y103 SLICEM internal 50)
		(primitive_site SLICE_X27Y103 SLICEL internal 45)
	)
	(tile 17 48 VBRK_X18Y103 VBRK 0
	)
	(tile 17 49 INT_X19Y103 INT 1
		(primitive_site TIEOFF_X21Y103 TIEOFF internal 2)
	)
	(tile 17 50 INT_INTERFACE_X19Y103 INT_INTERFACE 0
	)
	(tile 17 51 NULL_X51Y109 NULL 0
	)
	(tile 17 52 INT_X20Y103 INT 1
		(primitive_site TIEOFF_X23Y103 TIEOFF internal 2)
	)
	(tile 17 53 CLBLM_X20Y103 CLBLM 2
		(primitive_site SLICE_X28Y103 SLICEM internal 50)
		(primitive_site SLICE_X29Y103 SLICEL internal 45)
	)
	(tile 17 54 INT_X21Y103 INT 1
		(primitive_site TIEOFF_X24Y103 TIEOFF internal 2)
	)
	(tile 17 55 CLBLM_X21Y103 CLBLM 2
		(primitive_site SLICE_X30Y103 SLICEM internal 50)
		(primitive_site SLICE_X31Y103 SLICEL internal 45)
	)
	(tile 17 56 INT_X22Y103 INT 1
		(primitive_site TIEOFF_X25Y103 TIEOFF internal 2)
	)
	(tile 17 57 INT_INTERFACE_X22Y103 INT_INTERFACE 0
	)
	(tile 17 58 NULL_X58Y109 NULL 0
	)
	(tile 17 59 INT_X23Y103 INT 1
		(primitive_site TIEOFF_X26Y103 TIEOFF internal 2)
	)
	(tile 17 60 CLBLM_X23Y103 CLBLM 2
		(primitive_site SLICE_X32Y103 SLICEM internal 50)
		(primitive_site SLICE_X33Y103 SLICEL internal 45)
	)
	(tile 17 61 INT_X24Y103 INT 1
		(primitive_site TIEOFF_X27Y103 TIEOFF internal 2)
	)
	(tile 17 62 CLBLL_X24Y103 CLBLL 2
		(primitive_site SLICE_X34Y103 SLICEL internal 45)
		(primitive_site SLICE_X35Y103 SLICEL internal 45)
	)
	(tile 17 63 VBRK_X24Y103 VBRK 0
	)
	(tile 17 64 NULL_X64Y109 NULL 0
	)
	(tile 17 65 NULL_X65Y109 NULL 0
	)
	(tile 17 66 INT_X25Y103 INT 1
		(primitive_site TIEOFF_X28Y103 TIEOFF internal 2)
	)
	(tile 17 67 IOI_L_INT_INTERFACE_X25Y103 IOI_L_INT_INTERFACE 0
	)
	(tile 17 68 VBRK_X25Y103 VBRK 0
	)
	(tile 17 69 INT_X26Y103 INT 1
		(primitive_site TIEOFF_X29Y103 TIEOFF internal 2)
	)
	(tile 17 70 CLBLM_X26Y103 CLBLM 2
		(primitive_site SLICE_X36Y103 SLICEM internal 50)
		(primitive_site SLICE_X37Y103 SLICEL internal 45)
	)
	(tile 17 71 INT_X27Y103 INT 1
		(primitive_site TIEOFF_X30Y103 TIEOFF internal 2)
	)
	(tile 17 72 CLBLL_X27Y103 CLBLL 2
		(primitive_site SLICE_X38Y103 SLICEL internal 45)
		(primitive_site SLICE_X39Y103 SLICEL internal 45)
	)
	(tile 17 73 INT_X28Y103 INT 1
		(primitive_site TIEOFF_X31Y103 TIEOFF internal 2)
	)
	(tile 17 74 CLBLM_X28Y103 CLBLM 2
		(primitive_site SLICE_X40Y103 SLICEM internal 50)
		(primitive_site SLICE_X41Y103 SLICEL internal 45)
	)
	(tile 17 75 INT_X29Y103 INT 1
		(primitive_site TIEOFF_X32Y103 TIEOFF internal 2)
	)
	(tile 17 76 CLBLL_X29Y103 CLBLL 2
		(primitive_site SLICE_X42Y103 SLICEL internal 45)
		(primitive_site SLICE_X43Y103 SLICEL internal 45)
	)
	(tile 17 77 VBRK_X29Y103 VBRK 0
	)
	(tile 17 78 INT_X30Y103 INT 1
		(primitive_site TIEOFF_X33Y103 TIEOFF internal 2)
	)
	(tile 17 79 CLBLL_X30Y103 CLBLL 2
		(primitive_site SLICE_X44Y103 SLICEL internal 45)
		(primitive_site SLICE_X45Y103 SLICEL internal 45)
	)
	(tile 17 80 INT_X31Y103 INT 1
		(primitive_site TIEOFF_X34Y103 TIEOFF internal 2)
	)
	(tile 17 81 CLBLL_X31Y103 CLBLL 2
		(primitive_site SLICE_X46Y103 SLICEL internal 45)
		(primitive_site SLICE_X47Y103 SLICEL internal 45)
	)
	(tile 17 82 INT_X32Y103 INT 1
		(primitive_site TIEOFF_X35Y103 TIEOFF internal 2)
	)
	(tile 17 83 CLBLL_X32Y103 CLBLL 2
		(primitive_site SLICE_X48Y103 SLICEL internal 45)
		(primitive_site SLICE_X49Y103 SLICEL internal 45)
	)
	(tile 17 84 INT_X33Y103 INT 1
		(primitive_site TIEOFF_X36Y103 TIEOFF internal 2)
	)
	(tile 17 85 CLBLL_X33Y103 CLBLL 2
		(primitive_site SLICE_X50Y103 SLICEL internal 45)
		(primitive_site SLICE_X51Y103 SLICEL internal 45)
	)
	(tile 17 86 INT_X34Y103 INT 1
		(primitive_site TIEOFF_X37Y103 TIEOFF internal 2)
	)
	(tile 17 87 CLBLL_X34Y103 CLBLL 2
		(primitive_site SLICE_X52Y103 SLICEL internal 45)
		(primitive_site SLICE_X53Y103 SLICEL internal 45)
	)
	(tile 17 88 INT_X35Y103 INT 1
		(primitive_site TIEOFF_X38Y103 TIEOFF internal 2)
	)
	(tile 17 89 CLBLL_X35Y103 CLBLL 2
		(primitive_site SLICE_X54Y103 SLICEL internal 45)
		(primitive_site SLICE_X55Y103 SLICEL internal 45)
	)
	(tile 17 90 VFRAME_NOMON_X35Y103 VFRAME_NOMON 0
	)
	(tile 17 91 INT_X36Y103 INT 1
		(primitive_site TIEOFF_X39Y103 TIEOFF internal 2)
	)
	(tile 17 92 INT_INTERFACE_X36Y103 INT_INTERFACE 0
	)
	(tile 17 93 NULL_X93Y109 NULL 0
	)
	(tile 17 94 INT_X37Y103 INT 1
		(primitive_site TIEOFF_X40Y103 TIEOFF internal 2)
	)
	(tile 17 95 CLBLM_X37Y103 CLBLM 2
		(primitive_site SLICE_X56Y103 SLICEM internal 50)
		(primitive_site SLICE_X57Y103 SLICEL internal 45)
	)
	(tile 17 96 INT_X38Y103 INT 1
		(primitive_site TIEOFF_X41Y103 TIEOFF internal 2)
	)
	(tile 17 97 CLBLL_X38Y103 CLBLL 2
		(primitive_site SLICE_X58Y103 SLICEL internal 45)
		(primitive_site SLICE_X59Y103 SLICEL internal 45)
	)
	(tile 17 98 INT_X39Y103 INT 1
		(primitive_site TIEOFF_X42Y103 TIEOFF internal 2)
	)
	(tile 17 99 CLBLM_X39Y103 CLBLM 2
		(primitive_site SLICE_X60Y103 SLICEM internal 50)
		(primitive_site SLICE_X61Y103 SLICEL internal 45)
	)
	(tile 17 100 INT_X40Y103 INT 1
		(primitive_site TIEOFF_X43Y103 TIEOFF internal 2)
	)
	(tile 17 101 CLBLL_X40Y103 CLBLL 2
		(primitive_site SLICE_X62Y103 SLICEL internal 45)
		(primitive_site SLICE_X63Y103 SLICEL internal 45)
	)
	(tile 17 102 VBRK_X40Y103 VBRK 0
	)
	(tile 17 103 INT_X41Y103 INT 1
		(primitive_site TIEOFF_X44Y103 TIEOFF internal 2)
	)
	(tile 17 104 INT_INTERFACE_X41Y103 INT_INTERFACE 0
	)
	(tile 17 105 NULL_X105Y109 NULL 0
	)
	(tile 17 106 NULL_X106Y109 NULL 0
	)
	(tile 17 107 VBRK_X106Y109 VBRK 0
	)
	(tile 17 108 INT_X42Y103 INT 1
		(primitive_site TIEOFF_X45Y103 TIEOFF internal 2)
	)
	(tile 17 109 CLBLM_X42Y103 CLBLM 2
		(primitive_site SLICE_X64Y103 SLICEM internal 50)
		(primitive_site SLICE_X65Y103 SLICEL internal 45)
	)
	(tile 17 110 INT_X43Y103 INT 1
		(primitive_site TIEOFF_X46Y103 TIEOFF internal 2)
	)
	(tile 17 111 CLBLL_X43Y103 CLBLL 2
		(primitive_site SLICE_X66Y103 SLICEL internal 45)
		(primitive_site SLICE_X67Y103 SLICEL internal 45)
	)
	(tile 17 112 INT_X44Y103 INT 1
		(primitive_site TIEOFF_X47Y103 TIEOFF internal 2)
	)
	(tile 17 113 INT_INTERFACE_X44Y103 INT_INTERFACE 0
	)
	(tile 17 114 NULL_X114Y109 NULL 0
	)
	(tile 17 115 INT_X45Y103 INT 1
		(primitive_site TIEOFF_X48Y103 TIEOFF internal 2)
	)
	(tile 17 116 CLBLM_X45Y103 CLBLM 2
		(primitive_site SLICE_X68Y103 SLICEM internal 50)
		(primitive_site SLICE_X69Y103 SLICEL internal 45)
	)
	(tile 17 117 INT_X46Y103 INT 1
		(primitive_site TIEOFF_X49Y103 TIEOFF internal 2)
	)
	(tile 17 118 CLBLM_X46Y103 CLBLM 2
		(primitive_site SLICE_X70Y103 SLICEM internal 50)
		(primitive_site SLICE_X71Y103 SLICEL internal 45)
	)
	(tile 17 119 INT_X47Y103 INT 1
		(primitive_site TIEOFF_X50Y103 TIEOFF internal 2)
	)
	(tile 17 120 INT_INTERFACE_X47Y103 INT_INTERFACE 0
	)
	(tile 17 121 NULL_X121Y109 NULL 0
	)
	(tile 17 122 VBRK_X47Y103 VBRK 0
	)
	(tile 17 123 INT_X48Y103 INT 1
		(primitive_site TIEOFF_X52Y103 TIEOFF internal 2)
	)
	(tile 17 124 CLBLM_X48Y103 CLBLM 2
		(primitive_site SLICE_X72Y103 SLICEM internal 50)
		(primitive_site SLICE_X73Y103 SLICEL internal 45)
	)
	(tile 17 125 INT_X49Y103 INT 1
		(primitive_site TIEOFF_X53Y103 TIEOFF internal 2)
	)
	(tile 17 126 CLBLM_X49Y103 CLBLM 2
		(primitive_site SLICE_X74Y103 SLICEM internal 50)
		(primitive_site SLICE_X75Y103 SLICEL internal 45)
	)
	(tile 17 127 INT_X50Y103 INT 1
		(primitive_site TIEOFF_X54Y103 TIEOFF internal 2)
	)
	(tile 17 128 INT_INTERFACE_X50Y103 INT_INTERFACE 0
	)
	(tile 17 129 NULL_X129Y109 NULL 0
	)
	(tile 17 130 INT_X51Y103 INT 1
		(primitive_site TIEOFF_X55Y103 TIEOFF internal 2)
	)
	(tile 17 131 CLBLM_X51Y103 CLBLM 2
		(primitive_site SLICE_X76Y103 SLICEM internal 50)
		(primitive_site SLICE_X77Y103 SLICEL internal 45)
	)
	(tile 17 132 INT_X52Y103 INT 1
		(primitive_site TIEOFF_X56Y103 TIEOFF internal 2)
	)
	(tile 17 133 CLBLM_X52Y103 CLBLM 2
		(primitive_site SLICE_X78Y103 SLICEM internal 50)
		(primitive_site SLICE_X79Y103 SLICEL internal 45)
	)
	(tile 17 134 INT_X53Y103 INT 1
		(primitive_site TIEOFF_X57Y103 TIEOFF internal 2)
	)
	(tile 17 135 INT_INTERFACE_X53Y103 INT_INTERFACE 0
	)
	(tile 17 136 NULL_X136Y109 NULL 0
	)
	(tile 17 137 VBRK_X53Y103 VBRK 0
	)
	(tile 17 138 INT_X54Y103 INT 1
		(primitive_site TIEOFF_X59Y103 TIEOFF internal 2)
	)
	(tile 17 139 CLBLM_X54Y103 CLBLM 2
		(primitive_site SLICE_X80Y103 SLICEM internal 50)
		(primitive_site SLICE_X81Y103 SLICEL internal 45)
	)
	(tile 17 140 INT_X55Y103 INT 1
		(primitive_site TIEOFF_X60Y103 TIEOFF internal 2)
	)
	(tile 17 141 CLBLM_X55Y103 CLBLM 2
		(primitive_site SLICE_X82Y103 SLICEM internal 50)
		(primitive_site SLICE_X83Y103 SLICEL internal 45)
	)
	(tile 17 142 INT_X56Y103 INT 1
		(primitive_site TIEOFF_X61Y103 TIEOFF internal 2)
	)
	(tile 17 143 CLBLM_X56Y103 CLBLM 2
		(primitive_site SLICE_X84Y103 SLICEM internal 50)
		(primitive_site SLICE_X85Y103 SLICEL internal 45)
	)
	(tile 17 144 INT_X57Y103 INT 1
		(primitive_site TIEOFF_X62Y103 TIEOFF internal 2)
	)
	(tile 17 145 CLBLM_X57Y103 CLBLM 2
		(primitive_site SLICE_X86Y103 SLICEM internal 50)
		(primitive_site SLICE_X87Y103 SLICEL internal 45)
	)
	(tile 17 146 INT_X58Y103 INT 1
		(primitive_site TIEOFF_X63Y103 TIEOFF internal 2)
	)
	(tile 17 147 INT_INTERFACE_X58Y103 INT_INTERFACE 0
	)
	(tile 17 148 NULL_X148Y109 NULL 0
	)
	(tile 17 149 VBRK_X58Y103 VBRK 0
	)
	(tile 17 150 INT_X59Y103 INT 1
		(primitive_site TIEOFF_X65Y103 TIEOFF internal 2)
	)
	(tile 17 151 CLBLM_X59Y103 CLBLM 2
		(primitive_site SLICE_X88Y103 SLICEM internal 50)
		(primitive_site SLICE_X89Y103 SLICEL internal 45)
	)
	(tile 17 152 INT_X60Y103 INT 1
		(primitive_site TIEOFF_X66Y103 TIEOFF internal 2)
	)
	(tile 17 153 CLBLM_X60Y103 CLBLM 2
		(primitive_site SLICE_X90Y103 SLICEM internal 50)
		(primitive_site SLICE_X91Y103 SLICEL internal 45)
	)
	(tile 17 154 INT_X61Y103 INT 1
		(primitive_site TIEOFF_X67Y103 TIEOFF internal 2)
	)
	(tile 17 155 INT_INTERFACE_X61Y103 INT_INTERFACE 0
	)
	(tile 17 156 NULL_X156Y109 NULL 0
	)
	(tile 17 157 INT_X62Y103 INT 1
		(primitive_site TIEOFF_X68Y103 TIEOFF internal 2)
	)
	(tile 17 158 CLBLM_X62Y103 CLBLM 2
		(primitive_site SLICE_X92Y103 SLICEM internal 50)
		(primitive_site SLICE_X93Y103 SLICEL internal 45)
	)
	(tile 17 159 INT_X63Y103 INT 1
		(primitive_site TIEOFF_X69Y103 TIEOFF internal 2)
	)
	(tile 17 160 CLBLL_X63Y103 CLBLL 2
		(primitive_site SLICE_X94Y103 SLICEL internal 45)
		(primitive_site SLICE_X95Y103 SLICEL internal 45)
	)
	(tile 17 161 VBRK_X63Y103 VBRK 0
	)
	(tile 17 162 INT_X64Y103 INT 1
		(primitive_site TIEOFF_X70Y103 TIEOFF internal 2)
	)
	(tile 17 163 CLBLM_X64Y103 CLBLM 2
		(primitive_site SLICE_X96Y103 SLICEM internal 50)
		(primitive_site SLICE_X97Y103 SLICEL internal 45)
	)
	(tile 17 164 INT_X65Y103 INT 1
		(primitive_site TIEOFF_X71Y103 TIEOFF internal 2)
	)
	(tile 17 165 CLBLL_X65Y103 CLBLL 2
		(primitive_site SLICE_X98Y103 SLICEL internal 45)
		(primitive_site SLICE_X99Y103 SLICEL internal 45)
	)
	(tile 17 166 INT_X66Y103 INT 1
		(primitive_site TIEOFF_X72Y103 TIEOFF internal 2)
	)
	(tile 17 167 CLBLL_X66Y103 CLBLL 2
		(primitive_site SLICE_X100Y103 SLICEL internal 45)
		(primitive_site SLICE_X101Y103 SLICEL internal 45)
	)
	(tile 17 168 INT_X67Y103 INT 1
		(primitive_site TIEOFF_X73Y103 TIEOFF internal 2)
	)
	(tile 17 169 CLBLM_X67Y103 CLBLM 2
		(primitive_site SLICE_X102Y103 SLICEM internal 50)
		(primitive_site SLICE_X103Y103 SLICEL internal 45)
	)
	(tile 17 170 INT_X68Y103 INT 1
		(primitive_site TIEOFF_X74Y103 TIEOFF internal 2)
	)
	(tile 17 171 CLBLL_X68Y103 CLBLL 2
		(primitive_site SLICE_X104Y103 SLICEL internal 45)
		(primitive_site SLICE_X105Y103 SLICEL internal 45)
	)
	(tile 17 172 INT_X69Y103 INT 1
		(primitive_site TIEOFF_X75Y103 TIEOFF internal 2)
	)
	(tile 17 173 INT_INTERFACE_X69Y103 INT_INTERFACE 0
	)
	(tile 17 174 NULL_X174Y109 NULL 0
	)
	(tile 17 175 INT_X70Y103 INT 1
		(primitive_site TIEOFF_X76Y103 TIEOFF internal 2)
	)
	(tile 17 176 GTX_INT_INTERFACE_X70Y103 GTX_INT_INTERFACE 0
	)
	(tile 17 177 R_TERM_INT_X70Y103 R_TERM_INT 0
	)
	(tile 17 178 NULL_X178Y109 NULL 0
	)
	(tile 18 0 LIOB_X0Y102 LIOB 2
		(primitive_site IOB_X0Y102 IOBS unbonded 13)
		(primitive_site IOB_X0Y103 IOBM unbonded 13)
	)
	(tile 18 1 LIOI_X0Y102 LIOI 6
		(primitive_site IODELAY_X0Y102 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y102 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y103 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y103 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y103 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y102 OLOGICE1 internal 32)
	)
	(tile 18 2 L_TERM_INT_X0Y102 L_TERM_INT 0
	)
	(tile 18 3 INT_X0Y102 INT 1
		(primitive_site TIEOFF_X0Y102 TIEOFF internal 2)
	)
	(tile 18 4 IOI_L_INT_INTERFACE_X0Y102 IOI_L_INT_INTERFACE 0
	)
	(tile 18 5 VBRK_X0Y102 VBRK 0
	)
	(tile 18 6 INT_X1Y102 INT 1
		(primitive_site TIEOFF_X1Y102 TIEOFF internal 2)
	)
	(tile 18 7 CLBLM_X1Y102 CLBLM 2
		(primitive_site SLICE_X0Y102 SLICEM internal 50)
		(primitive_site SLICE_X1Y102 SLICEL internal 45)
	)
	(tile 18 8 INT_X2Y102 INT 1
		(primitive_site TIEOFF_X2Y102 TIEOFF internal 2)
	)
	(tile 18 9 CLBLL_X2Y102 CLBLL 2
		(primitive_site SLICE_X2Y102 SLICEL internal 45)
		(primitive_site SLICE_X3Y102 SLICEL internal 45)
	)
	(tile 18 10 INT_X3Y102 INT 1
		(primitive_site TIEOFF_X3Y102 TIEOFF internal 2)
	)
	(tile 18 11 CLBLM_X3Y102 CLBLM 2
		(primitive_site SLICE_X4Y102 SLICEM internal 50)
		(primitive_site SLICE_X5Y102 SLICEL internal 45)
	)
	(tile 18 12 INT_X4Y102 INT 1
		(primitive_site TIEOFF_X4Y102 TIEOFF internal 2)
	)
	(tile 18 13 CLBLL_X4Y102 CLBLL 2
		(primitive_site SLICE_X6Y102 SLICEL internal 45)
		(primitive_site SLICE_X7Y102 SLICEL internal 45)
	)
	(tile 18 14 INT_X5Y102 INT 1
		(primitive_site TIEOFF_X5Y102 TIEOFF internal 2)
	)
	(tile 18 15 INT_INTERFACE_X5Y102 INT_INTERFACE 0
	)
	(tile 18 16 NULL_X16Y108 NULL 0
	)
	(tile 18 17 INT_X6Y102 INT 1
		(primitive_site TIEOFF_X6Y102 TIEOFF internal 2)
	)
	(tile 18 18 CLBLM_X6Y102 CLBLM 2
		(primitive_site SLICE_X8Y102 SLICEM internal 50)
		(primitive_site SLICE_X9Y102 SLICEL internal 45)
	)
	(tile 18 19 INT_X7Y102 INT 1
		(primitive_site TIEOFF_X7Y102 TIEOFF internal 2)
	)
	(tile 18 20 CLBLM_X7Y102 CLBLM 2
		(primitive_site SLICE_X10Y102 SLICEM internal 50)
		(primitive_site SLICE_X11Y102 SLICEL internal 45)
	)
	(tile 18 21 VBRK_X7Y102 VBRK 0
	)
	(tile 18 22 INT_X8Y102 INT 1
		(primitive_site TIEOFF_X8Y102 TIEOFF internal 2)
	)
	(tile 18 23 INT_INTERFACE_X8Y102 INT_INTERFACE 0
	)
	(tile 18 24 NULL_X24Y108 NULL 0
	)
	(tile 18 25 INT_X9Y102 INT 1
		(primitive_site TIEOFF_X10Y102 TIEOFF internal 2)
	)
	(tile 18 26 CLBLM_X9Y102 CLBLM 2
		(primitive_site SLICE_X12Y102 SLICEM internal 50)
		(primitive_site SLICE_X13Y102 SLICEL internal 45)
	)
	(tile 18 27 INT_X10Y102 INT 1
		(primitive_site TIEOFF_X11Y102 TIEOFF internal 2)
	)
	(tile 18 28 CLBLM_X10Y102 CLBLM 2
		(primitive_site SLICE_X14Y102 SLICEM internal 50)
		(primitive_site SLICE_X15Y102 SLICEL internal 45)
	)
	(tile 18 29 INT_X11Y102 INT 1
		(primitive_site TIEOFF_X12Y102 TIEOFF internal 2)
	)
	(tile 18 30 CLBLM_X11Y102 CLBLM 2
		(primitive_site SLICE_X16Y102 SLICEM internal 50)
		(primitive_site SLICE_X17Y102 SLICEL internal 45)
	)
	(tile 18 31 INT_X12Y102 INT 1
		(primitive_site TIEOFF_X13Y102 TIEOFF internal 2)
	)
	(tile 18 32 CLBLM_X12Y102 CLBLM 2
		(primitive_site SLICE_X18Y102 SLICEM internal 50)
		(primitive_site SLICE_X19Y102 SLICEL internal 45)
	)
	(tile 18 33 VBRK_X12Y102 VBRK 0
	)
	(tile 18 34 INT_X13Y102 INT 1
		(primitive_site TIEOFF_X14Y102 TIEOFF internal 2)
	)
	(tile 18 35 INT_INTERFACE_X13Y102 INT_INTERFACE 0
	)
	(tile 18 36 NULL_X36Y108 NULL 0
	)
	(tile 18 37 INT_X14Y102 INT 1
		(primitive_site TIEOFF_X16Y102 TIEOFF internal 2)
	)
	(tile 18 38 CLBLM_X14Y102 CLBLM 2
		(primitive_site SLICE_X20Y102 SLICEM internal 50)
		(primitive_site SLICE_X21Y102 SLICEL internal 45)
	)
	(tile 18 39 INT_X15Y102 INT 1
		(primitive_site TIEOFF_X17Y102 TIEOFF internal 2)
	)
	(tile 18 40 CLBLM_X15Y102 CLBLM 2
		(primitive_site SLICE_X22Y102 SLICEM internal 50)
		(primitive_site SLICE_X23Y102 SLICEL internal 45)
	)
	(tile 18 41 INT_X16Y102 INT 1
		(primitive_site TIEOFF_X18Y102 TIEOFF internal 2)
	)
	(tile 18 42 INT_INTERFACE_X16Y102 INT_INTERFACE 0
	)
	(tile 18 43 NULL_X43Y108 NULL 0
	)
	(tile 18 44 INT_X17Y102 INT 1
		(primitive_site TIEOFF_X19Y102 TIEOFF internal 2)
	)
	(tile 18 45 CLBLM_X17Y102 CLBLM 2
		(primitive_site SLICE_X24Y102 SLICEM internal 50)
		(primitive_site SLICE_X25Y102 SLICEL internal 45)
	)
	(tile 18 46 INT_X18Y102 INT 1
		(primitive_site TIEOFF_X20Y102 TIEOFF internal 2)
	)
	(tile 18 47 CLBLM_X18Y102 CLBLM 2
		(primitive_site SLICE_X26Y102 SLICEM internal 50)
		(primitive_site SLICE_X27Y102 SLICEL internal 45)
	)
	(tile 18 48 VBRK_X18Y102 VBRK 0
	)
	(tile 18 49 INT_X19Y102 INT 1
		(primitive_site TIEOFF_X21Y102 TIEOFF internal 2)
	)
	(tile 18 50 INT_INTERFACE_X19Y102 INT_INTERFACE 0
	)
	(tile 18 51 NULL_X51Y108 NULL 0
	)
	(tile 18 52 INT_X20Y102 INT 1
		(primitive_site TIEOFF_X23Y102 TIEOFF internal 2)
	)
	(tile 18 53 CLBLM_X20Y102 CLBLM 2
		(primitive_site SLICE_X28Y102 SLICEM internal 50)
		(primitive_site SLICE_X29Y102 SLICEL internal 45)
	)
	(tile 18 54 INT_X21Y102 INT 1
		(primitive_site TIEOFF_X24Y102 TIEOFF internal 2)
	)
	(tile 18 55 CLBLM_X21Y102 CLBLM 2
		(primitive_site SLICE_X30Y102 SLICEM internal 50)
		(primitive_site SLICE_X31Y102 SLICEL internal 45)
	)
	(tile 18 56 INT_X22Y102 INT 1
		(primitive_site TIEOFF_X25Y102 TIEOFF internal 2)
	)
	(tile 18 57 INT_INTERFACE_X22Y102 INT_INTERFACE 0
	)
	(tile 18 58 NULL_X58Y108 NULL 0
	)
	(tile 18 59 INT_X23Y102 INT 1
		(primitive_site TIEOFF_X26Y102 TIEOFF internal 2)
	)
	(tile 18 60 CLBLM_X23Y102 CLBLM 2
		(primitive_site SLICE_X32Y102 SLICEM internal 50)
		(primitive_site SLICE_X33Y102 SLICEL internal 45)
	)
	(tile 18 61 INT_X24Y102 INT 1
		(primitive_site TIEOFF_X27Y102 TIEOFF internal 2)
	)
	(tile 18 62 CLBLL_X24Y102 CLBLL 2
		(primitive_site SLICE_X34Y102 SLICEL internal 45)
		(primitive_site SLICE_X35Y102 SLICEL internal 45)
	)
	(tile 18 63 VBRK_X24Y102 VBRK 0
	)
	(tile 18 64 LIOB_FT_X25Y102 LIOB_FT 2
		(primitive_site IOB_X1Y102 IOBS unbonded 13)
		(primitive_site IOB_X1Y103 IOBM unbonded 13)
	)
	(tile 18 65 LIOI_X25Y102 LIOI 6
		(primitive_site IODELAY_X1Y102 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y102 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y103 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y103 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y103 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y102 OLOGICE1 internal 32)
	)
	(tile 18 66 INT_X25Y102 INT 1
		(primitive_site TIEOFF_X28Y102 TIEOFF internal 2)
	)
	(tile 18 67 IOI_L_INT_INTERFACE_X25Y102 IOI_L_INT_INTERFACE 0
	)
	(tile 18 68 VBRK_X25Y102 VBRK 0
	)
	(tile 18 69 INT_X26Y102 INT 1
		(primitive_site TIEOFF_X29Y102 TIEOFF internal 2)
	)
	(tile 18 70 CLBLM_X26Y102 CLBLM 2
		(primitive_site SLICE_X36Y102 SLICEM internal 50)
		(primitive_site SLICE_X37Y102 SLICEL internal 45)
	)
	(tile 18 71 INT_X27Y102 INT 1
		(primitive_site TIEOFF_X30Y102 TIEOFF internal 2)
	)
	(tile 18 72 CLBLL_X27Y102 CLBLL 2
		(primitive_site SLICE_X38Y102 SLICEL internal 45)
		(primitive_site SLICE_X39Y102 SLICEL internal 45)
	)
	(tile 18 73 INT_X28Y102 INT 1
		(primitive_site TIEOFF_X31Y102 TIEOFF internal 2)
	)
	(tile 18 74 CLBLM_X28Y102 CLBLM 2
		(primitive_site SLICE_X40Y102 SLICEM internal 50)
		(primitive_site SLICE_X41Y102 SLICEL internal 45)
	)
	(tile 18 75 INT_X29Y102 INT 1
		(primitive_site TIEOFF_X32Y102 TIEOFF internal 2)
	)
	(tile 18 76 CLBLL_X29Y102 CLBLL 2
		(primitive_site SLICE_X42Y102 SLICEL internal 45)
		(primitive_site SLICE_X43Y102 SLICEL internal 45)
	)
	(tile 18 77 VBRK_X29Y102 VBRK 0
	)
	(tile 18 78 INT_X30Y102 INT 1
		(primitive_site TIEOFF_X33Y102 TIEOFF internal 2)
	)
	(tile 18 79 CLBLL_X30Y102 CLBLL 2
		(primitive_site SLICE_X44Y102 SLICEL internal 45)
		(primitive_site SLICE_X45Y102 SLICEL internal 45)
	)
	(tile 18 80 INT_X31Y102 INT 1
		(primitive_site TIEOFF_X34Y102 TIEOFF internal 2)
	)
	(tile 18 81 CLBLL_X31Y102 CLBLL 2
		(primitive_site SLICE_X46Y102 SLICEL internal 45)
		(primitive_site SLICE_X47Y102 SLICEL internal 45)
	)
	(tile 18 82 INT_X32Y102 INT 1
		(primitive_site TIEOFF_X35Y102 TIEOFF internal 2)
	)
	(tile 18 83 CLBLL_X32Y102 CLBLL 2
		(primitive_site SLICE_X48Y102 SLICEL internal 45)
		(primitive_site SLICE_X49Y102 SLICEL internal 45)
	)
	(tile 18 84 INT_X33Y102 INT 1
		(primitive_site TIEOFF_X36Y102 TIEOFF internal 2)
	)
	(tile 18 85 CLBLL_X33Y102 CLBLL 2
		(primitive_site SLICE_X50Y102 SLICEL internal 45)
		(primitive_site SLICE_X51Y102 SLICEL internal 45)
	)
	(tile 18 86 INT_X34Y102 INT 1
		(primitive_site TIEOFF_X37Y102 TIEOFF internal 2)
	)
	(tile 18 87 CLBLL_X34Y102 CLBLL 2
		(primitive_site SLICE_X52Y102 SLICEL internal 45)
		(primitive_site SLICE_X53Y102 SLICEL internal 45)
	)
	(tile 18 88 INT_X35Y102 INT 1
		(primitive_site TIEOFF_X38Y102 TIEOFF internal 2)
	)
	(tile 18 89 CLBLL_X35Y102 CLBLL 2
		(primitive_site SLICE_X54Y102 SLICEL internal 45)
		(primitive_site SLICE_X55Y102 SLICEL internal 45)
	)
	(tile 18 90 VFRAME_NOMON_X35Y102 VFRAME_NOMON 0
	)
	(tile 18 91 INT_X36Y102 INT 1
		(primitive_site TIEOFF_X39Y102 TIEOFF internal 2)
	)
	(tile 18 92 INT_INTERFACE_X36Y102 INT_INTERFACE 0
	)
	(tile 18 93 NULL_X93Y108 NULL 0
	)
	(tile 18 94 INT_X37Y102 INT 1
		(primitive_site TIEOFF_X40Y102 TIEOFF internal 2)
	)
	(tile 18 95 CLBLM_X37Y102 CLBLM 2
		(primitive_site SLICE_X56Y102 SLICEM internal 50)
		(primitive_site SLICE_X57Y102 SLICEL internal 45)
	)
	(tile 18 96 INT_X38Y102 INT 1
		(primitive_site TIEOFF_X41Y102 TIEOFF internal 2)
	)
	(tile 18 97 CLBLL_X38Y102 CLBLL 2
		(primitive_site SLICE_X58Y102 SLICEL internal 45)
		(primitive_site SLICE_X59Y102 SLICEL internal 45)
	)
	(tile 18 98 INT_X39Y102 INT 1
		(primitive_site TIEOFF_X42Y102 TIEOFF internal 2)
	)
	(tile 18 99 CLBLM_X39Y102 CLBLM 2
		(primitive_site SLICE_X60Y102 SLICEM internal 50)
		(primitive_site SLICE_X61Y102 SLICEL internal 45)
	)
	(tile 18 100 INT_X40Y102 INT 1
		(primitive_site TIEOFF_X43Y102 TIEOFF internal 2)
	)
	(tile 18 101 CLBLL_X40Y102 CLBLL 2
		(primitive_site SLICE_X62Y102 SLICEL internal 45)
		(primitive_site SLICE_X63Y102 SLICEL internal 45)
	)
	(tile 18 102 VBRK_X40Y102 VBRK 0
	)
	(tile 18 103 INT_X41Y102 INT 1
		(primitive_site TIEOFF_X44Y102 TIEOFF internal 2)
	)
	(tile 18 104 INT_INTERFACE_X41Y102 INT_INTERFACE 0
	)
	(tile 18 105 RIOI_X41Y102 RIOI 6
		(primitive_site OLOGIC_X2Y102 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y102 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y102 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y103 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y103 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y103 ILOGICE1 internal 28)
	)
	(tile 18 106 RIOB_X41Y102 RIOB 2
		(primitive_site IOB_X2Y102 IOBS unbonded 13)
		(primitive_site IOB_X2Y103 IOBM unbonded 13)
	)
	(tile 18 107 VBRK_X41Y102 VBRK 0
	)
	(tile 18 108 INT_X42Y102 INT 1
		(primitive_site TIEOFF_X45Y102 TIEOFF internal 2)
	)
	(tile 18 109 CLBLM_X42Y102 CLBLM 2
		(primitive_site SLICE_X64Y102 SLICEM internal 50)
		(primitive_site SLICE_X65Y102 SLICEL internal 45)
	)
	(tile 18 110 INT_X43Y102 INT 1
		(primitive_site TIEOFF_X46Y102 TIEOFF internal 2)
	)
	(tile 18 111 CLBLL_X43Y102 CLBLL 2
		(primitive_site SLICE_X66Y102 SLICEL internal 45)
		(primitive_site SLICE_X67Y102 SLICEL internal 45)
	)
	(tile 18 112 INT_X44Y102 INT 1
		(primitive_site TIEOFF_X47Y102 TIEOFF internal 2)
	)
	(tile 18 113 INT_INTERFACE_X44Y102 INT_INTERFACE 0
	)
	(tile 18 114 NULL_X114Y108 NULL 0
	)
	(tile 18 115 INT_X45Y102 INT 1
		(primitive_site TIEOFF_X48Y102 TIEOFF internal 2)
	)
	(tile 18 116 CLBLM_X45Y102 CLBLM 2
		(primitive_site SLICE_X68Y102 SLICEM internal 50)
		(primitive_site SLICE_X69Y102 SLICEL internal 45)
	)
	(tile 18 117 INT_X46Y102 INT 1
		(primitive_site TIEOFF_X49Y102 TIEOFF internal 2)
	)
	(tile 18 118 CLBLM_X46Y102 CLBLM 2
		(primitive_site SLICE_X70Y102 SLICEM internal 50)
		(primitive_site SLICE_X71Y102 SLICEL internal 45)
	)
	(tile 18 119 INT_X47Y102 INT 1
		(primitive_site TIEOFF_X50Y102 TIEOFF internal 2)
	)
	(tile 18 120 INT_INTERFACE_X47Y102 INT_INTERFACE 0
	)
	(tile 18 121 NULL_X121Y108 NULL 0
	)
	(tile 18 122 VBRK_X47Y102 VBRK 0
	)
	(tile 18 123 INT_X48Y102 INT 1
		(primitive_site TIEOFF_X52Y102 TIEOFF internal 2)
	)
	(tile 18 124 CLBLM_X48Y102 CLBLM 2
		(primitive_site SLICE_X72Y102 SLICEM internal 50)
		(primitive_site SLICE_X73Y102 SLICEL internal 45)
	)
	(tile 18 125 INT_X49Y102 INT 1
		(primitive_site TIEOFF_X53Y102 TIEOFF internal 2)
	)
	(tile 18 126 CLBLM_X49Y102 CLBLM 2
		(primitive_site SLICE_X74Y102 SLICEM internal 50)
		(primitive_site SLICE_X75Y102 SLICEL internal 45)
	)
	(tile 18 127 INT_X50Y102 INT 1
		(primitive_site TIEOFF_X54Y102 TIEOFF internal 2)
	)
	(tile 18 128 INT_INTERFACE_X50Y102 INT_INTERFACE 0
	)
	(tile 18 129 NULL_X129Y108 NULL 0
	)
	(tile 18 130 INT_X51Y102 INT 1
		(primitive_site TIEOFF_X55Y102 TIEOFF internal 2)
	)
	(tile 18 131 CLBLM_X51Y102 CLBLM 2
		(primitive_site SLICE_X76Y102 SLICEM internal 50)
		(primitive_site SLICE_X77Y102 SLICEL internal 45)
	)
	(tile 18 132 INT_X52Y102 INT 1
		(primitive_site TIEOFF_X56Y102 TIEOFF internal 2)
	)
	(tile 18 133 CLBLM_X52Y102 CLBLM 2
		(primitive_site SLICE_X78Y102 SLICEM internal 50)
		(primitive_site SLICE_X79Y102 SLICEL internal 45)
	)
	(tile 18 134 INT_X53Y102 INT 1
		(primitive_site TIEOFF_X57Y102 TIEOFF internal 2)
	)
	(tile 18 135 INT_INTERFACE_X53Y102 INT_INTERFACE 0
	)
	(tile 18 136 NULL_X136Y108 NULL 0
	)
	(tile 18 137 VBRK_X53Y102 VBRK 0
	)
	(tile 18 138 INT_X54Y102 INT 1
		(primitive_site TIEOFF_X59Y102 TIEOFF internal 2)
	)
	(tile 18 139 CLBLM_X54Y102 CLBLM 2
		(primitive_site SLICE_X80Y102 SLICEM internal 50)
		(primitive_site SLICE_X81Y102 SLICEL internal 45)
	)
	(tile 18 140 INT_X55Y102 INT 1
		(primitive_site TIEOFF_X60Y102 TIEOFF internal 2)
	)
	(tile 18 141 CLBLM_X55Y102 CLBLM 2
		(primitive_site SLICE_X82Y102 SLICEM internal 50)
		(primitive_site SLICE_X83Y102 SLICEL internal 45)
	)
	(tile 18 142 INT_X56Y102 INT 1
		(primitive_site TIEOFF_X61Y102 TIEOFF internal 2)
	)
	(tile 18 143 CLBLM_X56Y102 CLBLM 2
		(primitive_site SLICE_X84Y102 SLICEM internal 50)
		(primitive_site SLICE_X85Y102 SLICEL internal 45)
	)
	(tile 18 144 INT_X57Y102 INT 1
		(primitive_site TIEOFF_X62Y102 TIEOFF internal 2)
	)
	(tile 18 145 CLBLM_X57Y102 CLBLM 2
		(primitive_site SLICE_X86Y102 SLICEM internal 50)
		(primitive_site SLICE_X87Y102 SLICEL internal 45)
	)
	(tile 18 146 INT_X58Y102 INT 1
		(primitive_site TIEOFF_X63Y102 TIEOFF internal 2)
	)
	(tile 18 147 INT_INTERFACE_X58Y102 INT_INTERFACE 0
	)
	(tile 18 148 NULL_X148Y108 NULL 0
	)
	(tile 18 149 VBRK_X58Y102 VBRK 0
	)
	(tile 18 150 INT_X59Y102 INT 1
		(primitive_site TIEOFF_X65Y102 TIEOFF internal 2)
	)
	(tile 18 151 CLBLM_X59Y102 CLBLM 2
		(primitive_site SLICE_X88Y102 SLICEM internal 50)
		(primitive_site SLICE_X89Y102 SLICEL internal 45)
	)
	(tile 18 152 INT_X60Y102 INT 1
		(primitive_site TIEOFF_X66Y102 TIEOFF internal 2)
	)
	(tile 18 153 CLBLM_X60Y102 CLBLM 2
		(primitive_site SLICE_X90Y102 SLICEM internal 50)
		(primitive_site SLICE_X91Y102 SLICEL internal 45)
	)
	(tile 18 154 INT_X61Y102 INT 1
		(primitive_site TIEOFF_X67Y102 TIEOFF internal 2)
	)
	(tile 18 155 INT_INTERFACE_X61Y102 INT_INTERFACE 0
	)
	(tile 18 156 NULL_X156Y108 NULL 0
	)
	(tile 18 157 INT_X62Y102 INT 1
		(primitive_site TIEOFF_X68Y102 TIEOFF internal 2)
	)
	(tile 18 158 CLBLM_X62Y102 CLBLM 2
		(primitive_site SLICE_X92Y102 SLICEM internal 50)
		(primitive_site SLICE_X93Y102 SLICEL internal 45)
	)
	(tile 18 159 INT_X63Y102 INT 1
		(primitive_site TIEOFF_X69Y102 TIEOFF internal 2)
	)
	(tile 18 160 CLBLL_X63Y102 CLBLL 2
		(primitive_site SLICE_X94Y102 SLICEL internal 45)
		(primitive_site SLICE_X95Y102 SLICEL internal 45)
	)
	(tile 18 161 VBRK_X63Y102 VBRK 0
	)
	(tile 18 162 INT_X64Y102 INT 1
		(primitive_site TIEOFF_X70Y102 TIEOFF internal 2)
	)
	(tile 18 163 CLBLM_X64Y102 CLBLM 2
		(primitive_site SLICE_X96Y102 SLICEM internal 50)
		(primitive_site SLICE_X97Y102 SLICEL internal 45)
	)
	(tile 18 164 INT_X65Y102 INT 1
		(primitive_site TIEOFF_X71Y102 TIEOFF internal 2)
	)
	(tile 18 165 CLBLL_X65Y102 CLBLL 2
		(primitive_site SLICE_X98Y102 SLICEL internal 45)
		(primitive_site SLICE_X99Y102 SLICEL internal 45)
	)
	(tile 18 166 INT_X66Y102 INT 1
		(primitive_site TIEOFF_X72Y102 TIEOFF internal 2)
	)
	(tile 18 167 CLBLL_X66Y102 CLBLL 2
		(primitive_site SLICE_X100Y102 SLICEL internal 45)
		(primitive_site SLICE_X101Y102 SLICEL internal 45)
	)
	(tile 18 168 INT_X67Y102 INT 1
		(primitive_site TIEOFF_X73Y102 TIEOFF internal 2)
	)
	(tile 18 169 CLBLM_X67Y102 CLBLM 2
		(primitive_site SLICE_X102Y102 SLICEM internal 50)
		(primitive_site SLICE_X103Y102 SLICEL internal 45)
	)
	(tile 18 170 INT_X68Y102 INT 1
		(primitive_site TIEOFF_X74Y102 TIEOFF internal 2)
	)
	(tile 18 171 CLBLL_X68Y102 CLBLL 2
		(primitive_site SLICE_X104Y102 SLICEL internal 45)
		(primitive_site SLICE_X105Y102 SLICEL internal 45)
	)
	(tile 18 172 INT_X69Y102 INT 1
		(primitive_site TIEOFF_X75Y102 TIEOFF internal 2)
	)
	(tile 18 173 INT_INTERFACE_X69Y102 INT_INTERFACE 0
	)
	(tile 18 174 NULL_X174Y108 NULL 0
	)
	(tile 18 175 INT_X70Y102 INT 1
		(primitive_site TIEOFF_X76Y102 TIEOFF internal 2)
	)
	(tile 18 176 GTX_INT_INTERFACE_X70Y102 GTX_INT_INTERFACE 0
	)
	(tile 18 177 R_TERM_INT_X70Y102 R_TERM_INT 0
	)
	(tile 18 178 NULL_X178Y108 NULL 0
	)
	(tile 19 0 NULL_X0Y107 NULL 0
	)
	(tile 19 1 NULL_X1Y107 NULL 0
	)
	(tile 19 2 L_TERM_INT_X0Y101 L_TERM_INT 0
	)
	(tile 19 3 INT_X0Y101 INT 1
		(primitive_site TIEOFF_X0Y101 TIEOFF internal 2)
	)
	(tile 19 4 IOI_L_INT_INTERFACE_X0Y101 IOI_L_INT_INTERFACE 0
	)
	(tile 19 5 VBRK_X0Y101 VBRK 0
	)
	(tile 19 6 INT_X1Y101 INT 1
		(primitive_site TIEOFF_X1Y101 TIEOFF internal 2)
	)
	(tile 19 7 CLBLM_X1Y101 CLBLM 2
		(primitive_site SLICE_X0Y101 SLICEM internal 50)
		(primitive_site SLICE_X1Y101 SLICEL internal 45)
	)
	(tile 19 8 INT_X2Y101 INT 1
		(primitive_site TIEOFF_X2Y101 TIEOFF internal 2)
	)
	(tile 19 9 CLBLL_X2Y101 CLBLL 2
		(primitive_site SLICE_X2Y101 SLICEL internal 45)
		(primitive_site SLICE_X3Y101 SLICEL internal 45)
	)
	(tile 19 10 INT_X3Y101 INT 1
		(primitive_site TIEOFF_X3Y101 TIEOFF internal 2)
	)
	(tile 19 11 CLBLM_X3Y101 CLBLM 2
		(primitive_site SLICE_X4Y101 SLICEM internal 50)
		(primitive_site SLICE_X5Y101 SLICEL internal 45)
	)
	(tile 19 12 INT_X4Y101 INT 1
		(primitive_site TIEOFF_X4Y101 TIEOFF internal 2)
	)
	(tile 19 13 CLBLL_X4Y101 CLBLL 2
		(primitive_site SLICE_X6Y101 SLICEL internal 45)
		(primitive_site SLICE_X7Y101 SLICEL internal 45)
	)
	(tile 19 14 INT_X5Y101 INT 1
		(primitive_site TIEOFF_X5Y101 TIEOFF internal 2)
	)
	(tile 19 15 INT_INTERFACE_X5Y101 INT_INTERFACE 0
	)
	(tile 19 16 NULL_X16Y107 NULL 0
	)
	(tile 19 17 INT_X6Y101 INT 1
		(primitive_site TIEOFF_X6Y101 TIEOFF internal 2)
	)
	(tile 19 18 CLBLM_X6Y101 CLBLM 2
		(primitive_site SLICE_X8Y101 SLICEM internal 50)
		(primitive_site SLICE_X9Y101 SLICEL internal 45)
	)
	(tile 19 19 INT_X7Y101 INT 1
		(primitive_site TIEOFF_X7Y101 TIEOFF internal 2)
	)
	(tile 19 20 CLBLM_X7Y101 CLBLM 2
		(primitive_site SLICE_X10Y101 SLICEM internal 50)
		(primitive_site SLICE_X11Y101 SLICEL internal 45)
	)
	(tile 19 21 VBRK_X7Y101 VBRK 0
	)
	(tile 19 22 INT_X8Y101 INT 1
		(primitive_site TIEOFF_X8Y101 TIEOFF internal 2)
	)
	(tile 19 23 INT_INTERFACE_X8Y101 INT_INTERFACE 0
	)
	(tile 19 24 NULL_X24Y107 NULL 0
	)
	(tile 19 25 INT_X9Y101 INT 1
		(primitive_site TIEOFF_X10Y101 TIEOFF internal 2)
	)
	(tile 19 26 CLBLM_X9Y101 CLBLM 2
		(primitive_site SLICE_X12Y101 SLICEM internal 50)
		(primitive_site SLICE_X13Y101 SLICEL internal 45)
	)
	(tile 19 27 INT_X10Y101 INT 1
		(primitive_site TIEOFF_X11Y101 TIEOFF internal 2)
	)
	(tile 19 28 CLBLM_X10Y101 CLBLM 2
		(primitive_site SLICE_X14Y101 SLICEM internal 50)
		(primitive_site SLICE_X15Y101 SLICEL internal 45)
	)
	(tile 19 29 INT_X11Y101 INT 1
		(primitive_site TIEOFF_X12Y101 TIEOFF internal 2)
	)
	(tile 19 30 CLBLM_X11Y101 CLBLM 2
		(primitive_site SLICE_X16Y101 SLICEM internal 50)
		(primitive_site SLICE_X17Y101 SLICEL internal 45)
	)
	(tile 19 31 INT_X12Y101 INT 1
		(primitive_site TIEOFF_X13Y101 TIEOFF internal 2)
	)
	(tile 19 32 CLBLM_X12Y101 CLBLM 2
		(primitive_site SLICE_X18Y101 SLICEM internal 50)
		(primitive_site SLICE_X19Y101 SLICEL internal 45)
	)
	(tile 19 33 VBRK_X12Y101 VBRK 0
	)
	(tile 19 34 INT_X13Y101 INT 1
		(primitive_site TIEOFF_X14Y101 TIEOFF internal 2)
	)
	(tile 19 35 INT_INTERFACE_X13Y101 INT_INTERFACE 0
	)
	(tile 19 36 NULL_X36Y107 NULL 0
	)
	(tile 19 37 INT_X14Y101 INT 1
		(primitive_site TIEOFF_X16Y101 TIEOFF internal 2)
	)
	(tile 19 38 CLBLM_X14Y101 CLBLM 2
		(primitive_site SLICE_X20Y101 SLICEM internal 50)
		(primitive_site SLICE_X21Y101 SLICEL internal 45)
	)
	(tile 19 39 INT_X15Y101 INT 1
		(primitive_site TIEOFF_X17Y101 TIEOFF internal 2)
	)
	(tile 19 40 CLBLM_X15Y101 CLBLM 2
		(primitive_site SLICE_X22Y101 SLICEM internal 50)
		(primitive_site SLICE_X23Y101 SLICEL internal 45)
	)
	(tile 19 41 INT_X16Y101 INT 1
		(primitive_site TIEOFF_X18Y101 TIEOFF internal 2)
	)
	(tile 19 42 INT_INTERFACE_X16Y101 INT_INTERFACE 0
	)
	(tile 19 43 NULL_X43Y107 NULL 0
	)
	(tile 19 44 INT_X17Y101 INT 1
		(primitive_site TIEOFF_X19Y101 TIEOFF internal 2)
	)
	(tile 19 45 CLBLM_X17Y101 CLBLM 2
		(primitive_site SLICE_X24Y101 SLICEM internal 50)
		(primitive_site SLICE_X25Y101 SLICEL internal 45)
	)
	(tile 19 46 INT_X18Y101 INT 1
		(primitive_site TIEOFF_X20Y101 TIEOFF internal 2)
	)
	(tile 19 47 CLBLM_X18Y101 CLBLM 2
		(primitive_site SLICE_X26Y101 SLICEM internal 50)
		(primitive_site SLICE_X27Y101 SLICEL internal 45)
	)
	(tile 19 48 VBRK_X18Y101 VBRK 0
	)
	(tile 19 49 INT_X19Y101 INT 1
		(primitive_site TIEOFF_X21Y101 TIEOFF internal 2)
	)
	(tile 19 50 INT_INTERFACE_X19Y101 INT_INTERFACE 0
	)
	(tile 19 51 NULL_X51Y107 NULL 0
	)
	(tile 19 52 INT_X20Y101 INT 1
		(primitive_site TIEOFF_X23Y101 TIEOFF internal 2)
	)
	(tile 19 53 CLBLM_X20Y101 CLBLM 2
		(primitive_site SLICE_X28Y101 SLICEM internal 50)
		(primitive_site SLICE_X29Y101 SLICEL internal 45)
	)
	(tile 19 54 INT_X21Y101 INT 1
		(primitive_site TIEOFF_X24Y101 TIEOFF internal 2)
	)
	(tile 19 55 CLBLM_X21Y101 CLBLM 2
		(primitive_site SLICE_X30Y101 SLICEM internal 50)
		(primitive_site SLICE_X31Y101 SLICEL internal 45)
	)
	(tile 19 56 INT_X22Y101 INT 1
		(primitive_site TIEOFF_X25Y101 TIEOFF internal 2)
	)
	(tile 19 57 INT_INTERFACE_X22Y101 INT_INTERFACE 0
	)
	(tile 19 58 NULL_X58Y107 NULL 0
	)
	(tile 19 59 INT_X23Y101 INT 1
		(primitive_site TIEOFF_X26Y101 TIEOFF internal 2)
	)
	(tile 19 60 CLBLM_X23Y101 CLBLM 2
		(primitive_site SLICE_X32Y101 SLICEM internal 50)
		(primitive_site SLICE_X33Y101 SLICEL internal 45)
	)
	(tile 19 61 INT_X24Y101 INT 1
		(primitive_site TIEOFF_X27Y101 TIEOFF internal 2)
	)
	(tile 19 62 CLBLL_X24Y101 CLBLL 2
		(primitive_site SLICE_X34Y101 SLICEL internal 45)
		(primitive_site SLICE_X35Y101 SLICEL internal 45)
	)
	(tile 19 63 VBRK_X24Y101 VBRK 0
	)
	(tile 19 64 NULL_X64Y107 NULL 0
	)
	(tile 19 65 NULL_X65Y107 NULL 0
	)
	(tile 19 66 INT_X25Y101 INT 1
		(primitive_site TIEOFF_X28Y101 TIEOFF internal 2)
	)
	(tile 19 67 IOI_L_INT_INTERFACE_X25Y101 IOI_L_INT_INTERFACE 0
	)
	(tile 19 68 VBRK_X25Y101 VBRK 0
	)
	(tile 19 69 INT_X26Y101 INT 1
		(primitive_site TIEOFF_X29Y101 TIEOFF internal 2)
	)
	(tile 19 70 CLBLM_X26Y101 CLBLM 2
		(primitive_site SLICE_X36Y101 SLICEM internal 50)
		(primitive_site SLICE_X37Y101 SLICEL internal 45)
	)
	(tile 19 71 INT_X27Y101 INT 1
		(primitive_site TIEOFF_X30Y101 TIEOFF internal 2)
	)
	(tile 19 72 CLBLL_X27Y101 CLBLL 2
		(primitive_site SLICE_X38Y101 SLICEL internal 45)
		(primitive_site SLICE_X39Y101 SLICEL internal 45)
	)
	(tile 19 73 INT_X28Y101 INT 1
		(primitive_site TIEOFF_X31Y101 TIEOFF internal 2)
	)
	(tile 19 74 CLBLM_X28Y101 CLBLM 2
		(primitive_site SLICE_X40Y101 SLICEM internal 50)
		(primitive_site SLICE_X41Y101 SLICEL internal 45)
	)
	(tile 19 75 INT_X29Y101 INT 1
		(primitive_site TIEOFF_X32Y101 TIEOFF internal 2)
	)
	(tile 19 76 CLBLL_X29Y101 CLBLL 2
		(primitive_site SLICE_X42Y101 SLICEL internal 45)
		(primitive_site SLICE_X43Y101 SLICEL internal 45)
	)
	(tile 19 77 VBRK_X29Y101 VBRK 0
	)
	(tile 19 78 INT_X30Y101 INT 1
		(primitive_site TIEOFF_X33Y101 TIEOFF internal 2)
	)
	(tile 19 79 CLBLL_X30Y101 CLBLL 2
		(primitive_site SLICE_X44Y101 SLICEL internal 45)
		(primitive_site SLICE_X45Y101 SLICEL internal 45)
	)
	(tile 19 80 INT_X31Y101 INT 1
		(primitive_site TIEOFF_X34Y101 TIEOFF internal 2)
	)
	(tile 19 81 CLBLL_X31Y101 CLBLL 2
		(primitive_site SLICE_X46Y101 SLICEL internal 45)
		(primitive_site SLICE_X47Y101 SLICEL internal 45)
	)
	(tile 19 82 INT_X32Y101 INT 1
		(primitive_site TIEOFF_X35Y101 TIEOFF internal 2)
	)
	(tile 19 83 CLBLL_X32Y101 CLBLL 2
		(primitive_site SLICE_X48Y101 SLICEL internal 45)
		(primitive_site SLICE_X49Y101 SLICEL internal 45)
	)
	(tile 19 84 INT_X33Y101 INT 1
		(primitive_site TIEOFF_X36Y101 TIEOFF internal 2)
	)
	(tile 19 85 CLBLL_X33Y101 CLBLL 2
		(primitive_site SLICE_X50Y101 SLICEL internal 45)
		(primitive_site SLICE_X51Y101 SLICEL internal 45)
	)
	(tile 19 86 INT_X34Y101 INT 1
		(primitive_site TIEOFF_X37Y101 TIEOFF internal 2)
	)
	(tile 19 87 CLBLL_X34Y101 CLBLL 2
		(primitive_site SLICE_X52Y101 SLICEL internal 45)
		(primitive_site SLICE_X53Y101 SLICEL internal 45)
	)
	(tile 19 88 INT_X35Y101 INT 1
		(primitive_site TIEOFF_X38Y101 TIEOFF internal 2)
	)
	(tile 19 89 CLBLL_X35Y101 CLBLL 2
		(primitive_site SLICE_X54Y101 SLICEL internal 45)
		(primitive_site SLICE_X55Y101 SLICEL internal 45)
	)
	(tile 19 90 VFRAME_NOMON_X35Y101 VFRAME_NOMON 0
	)
	(tile 19 91 INT_X36Y101 INT 1
		(primitive_site TIEOFF_X39Y101 TIEOFF internal 2)
	)
	(tile 19 92 INT_INTERFACE_X36Y101 INT_INTERFACE 0
	)
	(tile 19 93 NULL_X93Y107 NULL 0
	)
	(tile 19 94 INT_X37Y101 INT 1
		(primitive_site TIEOFF_X40Y101 TIEOFF internal 2)
	)
	(tile 19 95 CLBLM_X37Y101 CLBLM 2
		(primitive_site SLICE_X56Y101 SLICEM internal 50)
		(primitive_site SLICE_X57Y101 SLICEL internal 45)
	)
	(tile 19 96 INT_X38Y101 INT 1
		(primitive_site TIEOFF_X41Y101 TIEOFF internal 2)
	)
	(tile 19 97 CLBLL_X38Y101 CLBLL 2
		(primitive_site SLICE_X58Y101 SLICEL internal 45)
		(primitive_site SLICE_X59Y101 SLICEL internal 45)
	)
	(tile 19 98 INT_X39Y101 INT 1
		(primitive_site TIEOFF_X42Y101 TIEOFF internal 2)
	)
	(tile 19 99 CLBLM_X39Y101 CLBLM 2
		(primitive_site SLICE_X60Y101 SLICEM internal 50)
		(primitive_site SLICE_X61Y101 SLICEL internal 45)
	)
	(tile 19 100 INT_X40Y101 INT 1
		(primitive_site TIEOFF_X43Y101 TIEOFF internal 2)
	)
	(tile 19 101 CLBLL_X40Y101 CLBLL 2
		(primitive_site SLICE_X62Y101 SLICEL internal 45)
		(primitive_site SLICE_X63Y101 SLICEL internal 45)
	)
	(tile 19 102 VBRK_X40Y101 VBRK 0
	)
	(tile 19 103 INT_X41Y101 INT 1
		(primitive_site TIEOFF_X44Y101 TIEOFF internal 2)
	)
	(tile 19 104 INT_INTERFACE_X41Y101 INT_INTERFACE 0
	)
	(tile 19 105 NULL_X105Y107 NULL 0
	)
	(tile 19 106 NULL_X106Y107 NULL 0
	)
	(tile 19 107 VBRK_X106Y107 VBRK 0
	)
	(tile 19 108 INT_X42Y101 INT 1
		(primitive_site TIEOFF_X45Y101 TIEOFF internal 2)
	)
	(tile 19 109 CLBLM_X42Y101 CLBLM 2
		(primitive_site SLICE_X64Y101 SLICEM internal 50)
		(primitive_site SLICE_X65Y101 SLICEL internal 45)
	)
	(tile 19 110 INT_X43Y101 INT 1
		(primitive_site TIEOFF_X46Y101 TIEOFF internal 2)
	)
	(tile 19 111 CLBLL_X43Y101 CLBLL 2
		(primitive_site SLICE_X66Y101 SLICEL internal 45)
		(primitive_site SLICE_X67Y101 SLICEL internal 45)
	)
	(tile 19 112 INT_X44Y101 INT 1
		(primitive_site TIEOFF_X47Y101 TIEOFF internal 2)
	)
	(tile 19 113 INT_INTERFACE_X44Y101 INT_INTERFACE 0
	)
	(tile 19 114 NULL_X114Y107 NULL 0
	)
	(tile 19 115 INT_X45Y101 INT 1
		(primitive_site TIEOFF_X48Y101 TIEOFF internal 2)
	)
	(tile 19 116 CLBLM_X45Y101 CLBLM 2
		(primitive_site SLICE_X68Y101 SLICEM internal 50)
		(primitive_site SLICE_X69Y101 SLICEL internal 45)
	)
	(tile 19 117 INT_X46Y101 INT 1
		(primitive_site TIEOFF_X49Y101 TIEOFF internal 2)
	)
	(tile 19 118 CLBLM_X46Y101 CLBLM 2
		(primitive_site SLICE_X70Y101 SLICEM internal 50)
		(primitive_site SLICE_X71Y101 SLICEL internal 45)
	)
	(tile 19 119 INT_X47Y101 INT 1
		(primitive_site TIEOFF_X50Y101 TIEOFF internal 2)
	)
	(tile 19 120 INT_INTERFACE_X47Y101 INT_INTERFACE 0
	)
	(tile 19 121 NULL_X121Y107 NULL 0
	)
	(tile 19 122 VBRK_X47Y101 VBRK 0
	)
	(tile 19 123 INT_X48Y101 INT 1
		(primitive_site TIEOFF_X52Y101 TIEOFF internal 2)
	)
	(tile 19 124 CLBLM_X48Y101 CLBLM 2
		(primitive_site SLICE_X72Y101 SLICEM internal 50)
		(primitive_site SLICE_X73Y101 SLICEL internal 45)
	)
	(tile 19 125 INT_X49Y101 INT 1
		(primitive_site TIEOFF_X53Y101 TIEOFF internal 2)
	)
	(tile 19 126 CLBLM_X49Y101 CLBLM 2
		(primitive_site SLICE_X74Y101 SLICEM internal 50)
		(primitive_site SLICE_X75Y101 SLICEL internal 45)
	)
	(tile 19 127 INT_X50Y101 INT 1
		(primitive_site TIEOFF_X54Y101 TIEOFF internal 2)
	)
	(tile 19 128 INT_INTERFACE_X50Y101 INT_INTERFACE 0
	)
	(tile 19 129 NULL_X129Y107 NULL 0
	)
	(tile 19 130 INT_X51Y101 INT 1
		(primitive_site TIEOFF_X55Y101 TIEOFF internal 2)
	)
	(tile 19 131 CLBLM_X51Y101 CLBLM 2
		(primitive_site SLICE_X76Y101 SLICEM internal 50)
		(primitive_site SLICE_X77Y101 SLICEL internal 45)
	)
	(tile 19 132 INT_X52Y101 INT 1
		(primitive_site TIEOFF_X56Y101 TIEOFF internal 2)
	)
	(tile 19 133 CLBLM_X52Y101 CLBLM 2
		(primitive_site SLICE_X78Y101 SLICEM internal 50)
		(primitive_site SLICE_X79Y101 SLICEL internal 45)
	)
	(tile 19 134 INT_X53Y101 INT 1
		(primitive_site TIEOFF_X57Y101 TIEOFF internal 2)
	)
	(tile 19 135 INT_INTERFACE_X53Y101 INT_INTERFACE 0
	)
	(tile 19 136 NULL_X136Y107 NULL 0
	)
	(tile 19 137 VBRK_X53Y101 VBRK 0
	)
	(tile 19 138 INT_X54Y101 INT 1
		(primitive_site TIEOFF_X59Y101 TIEOFF internal 2)
	)
	(tile 19 139 CLBLM_X54Y101 CLBLM 2
		(primitive_site SLICE_X80Y101 SLICEM internal 50)
		(primitive_site SLICE_X81Y101 SLICEL internal 45)
	)
	(tile 19 140 INT_X55Y101 INT 1
		(primitive_site TIEOFF_X60Y101 TIEOFF internal 2)
	)
	(tile 19 141 CLBLM_X55Y101 CLBLM 2
		(primitive_site SLICE_X82Y101 SLICEM internal 50)
		(primitive_site SLICE_X83Y101 SLICEL internal 45)
	)
	(tile 19 142 INT_X56Y101 INT 1
		(primitive_site TIEOFF_X61Y101 TIEOFF internal 2)
	)
	(tile 19 143 CLBLM_X56Y101 CLBLM 2
		(primitive_site SLICE_X84Y101 SLICEM internal 50)
		(primitive_site SLICE_X85Y101 SLICEL internal 45)
	)
	(tile 19 144 INT_X57Y101 INT 1
		(primitive_site TIEOFF_X62Y101 TIEOFF internal 2)
	)
	(tile 19 145 CLBLM_X57Y101 CLBLM 2
		(primitive_site SLICE_X86Y101 SLICEM internal 50)
		(primitive_site SLICE_X87Y101 SLICEL internal 45)
	)
	(tile 19 146 INT_X58Y101 INT 1
		(primitive_site TIEOFF_X63Y101 TIEOFF internal 2)
	)
	(tile 19 147 INT_INTERFACE_X58Y101 INT_INTERFACE 0
	)
	(tile 19 148 NULL_X148Y107 NULL 0
	)
	(tile 19 149 VBRK_X58Y101 VBRK 0
	)
	(tile 19 150 INT_X59Y101 INT 1
		(primitive_site TIEOFF_X65Y101 TIEOFF internal 2)
	)
	(tile 19 151 CLBLM_X59Y101 CLBLM 2
		(primitive_site SLICE_X88Y101 SLICEM internal 50)
		(primitive_site SLICE_X89Y101 SLICEL internal 45)
	)
	(tile 19 152 INT_X60Y101 INT 1
		(primitive_site TIEOFF_X66Y101 TIEOFF internal 2)
	)
	(tile 19 153 CLBLM_X60Y101 CLBLM 2
		(primitive_site SLICE_X90Y101 SLICEM internal 50)
		(primitive_site SLICE_X91Y101 SLICEL internal 45)
	)
	(tile 19 154 INT_X61Y101 INT 1
		(primitive_site TIEOFF_X67Y101 TIEOFF internal 2)
	)
	(tile 19 155 INT_INTERFACE_X61Y101 INT_INTERFACE 0
	)
	(tile 19 156 NULL_X156Y107 NULL 0
	)
	(tile 19 157 INT_X62Y101 INT 1
		(primitive_site TIEOFF_X68Y101 TIEOFF internal 2)
	)
	(tile 19 158 CLBLM_X62Y101 CLBLM 2
		(primitive_site SLICE_X92Y101 SLICEM internal 50)
		(primitive_site SLICE_X93Y101 SLICEL internal 45)
	)
	(tile 19 159 INT_X63Y101 INT 1
		(primitive_site TIEOFF_X69Y101 TIEOFF internal 2)
	)
	(tile 19 160 CLBLL_X63Y101 CLBLL 2
		(primitive_site SLICE_X94Y101 SLICEL internal 45)
		(primitive_site SLICE_X95Y101 SLICEL internal 45)
	)
	(tile 19 161 VBRK_X63Y101 VBRK 0
	)
	(tile 19 162 INT_X64Y101 INT 1
		(primitive_site TIEOFF_X70Y101 TIEOFF internal 2)
	)
	(tile 19 163 CLBLM_X64Y101 CLBLM 2
		(primitive_site SLICE_X96Y101 SLICEM internal 50)
		(primitive_site SLICE_X97Y101 SLICEL internal 45)
	)
	(tile 19 164 INT_X65Y101 INT 1
		(primitive_site TIEOFF_X71Y101 TIEOFF internal 2)
	)
	(tile 19 165 CLBLL_X65Y101 CLBLL 2
		(primitive_site SLICE_X98Y101 SLICEL internal 45)
		(primitive_site SLICE_X99Y101 SLICEL internal 45)
	)
	(tile 19 166 INT_X66Y101 INT 1
		(primitive_site TIEOFF_X72Y101 TIEOFF internal 2)
	)
	(tile 19 167 CLBLL_X66Y101 CLBLL 2
		(primitive_site SLICE_X100Y101 SLICEL internal 45)
		(primitive_site SLICE_X101Y101 SLICEL internal 45)
	)
	(tile 19 168 INT_X67Y101 INT 1
		(primitive_site TIEOFF_X73Y101 TIEOFF internal 2)
	)
	(tile 19 169 CLBLM_X67Y101 CLBLM 2
		(primitive_site SLICE_X102Y101 SLICEM internal 50)
		(primitive_site SLICE_X103Y101 SLICEL internal 45)
	)
	(tile 19 170 INT_X68Y101 INT 1
		(primitive_site TIEOFF_X74Y101 TIEOFF internal 2)
	)
	(tile 19 171 CLBLL_X68Y101 CLBLL 2
		(primitive_site SLICE_X104Y101 SLICEL internal 45)
		(primitive_site SLICE_X105Y101 SLICEL internal 45)
	)
	(tile 19 172 INT_X69Y101 INT 1
		(primitive_site TIEOFF_X75Y101 TIEOFF internal 2)
	)
	(tile 19 173 INT_INTERFACE_X69Y101 INT_INTERFACE 0
	)
	(tile 19 174 NULL_X174Y107 NULL 0
	)
	(tile 19 175 INT_X70Y101 INT 1
		(primitive_site TIEOFF_X76Y101 TIEOFF internal 2)
	)
	(tile 19 176 GTX_INT_INTERFACE_X70Y101 GTX_INT_INTERFACE 0
	)
	(tile 19 177 R_TERM_INT_X70Y101 R_TERM_INT 0
	)
	(tile 19 178 NULL_X178Y107 NULL 0
	)
	(tile 20 0 LIOB_X0Y100 LIOB 2
		(primitive_site IOB_X0Y100 IOBS unbonded 13)
		(primitive_site IOB_X0Y101 IOBM unbonded 13)
	)
	(tile 20 1 LIOI_X0Y100 LIOI 6
		(primitive_site IODELAY_X0Y100 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y100 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y101 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y101 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y101 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y100 OLOGICE1 internal 32)
	)
	(tile 20 2 L_TERM_INT_X0Y100 L_TERM_INT 0
	)
	(tile 20 3 INT_X0Y100 INT 1
		(primitive_site TIEOFF_X0Y100 TIEOFF internal 2)
	)
	(tile 20 4 IOI_L_INT_INTERFACE_X0Y100 IOI_L_INT_INTERFACE 0
	)
	(tile 20 5 VBRK_X0Y100 VBRK 0
	)
	(tile 20 6 INT_X1Y100 INT 1
		(primitive_site TIEOFF_X1Y100 TIEOFF internal 2)
	)
	(tile 20 7 CLBLM_X1Y100 CLBLM 2
		(primitive_site SLICE_X0Y100 SLICEM internal 50)
		(primitive_site SLICE_X1Y100 SLICEL internal 45)
	)
	(tile 20 8 INT_X2Y100 INT 1
		(primitive_site TIEOFF_X2Y100 TIEOFF internal 2)
	)
	(tile 20 9 CLBLL_X2Y100 CLBLL 2
		(primitive_site SLICE_X2Y100 SLICEL internal 45)
		(primitive_site SLICE_X3Y100 SLICEL internal 45)
	)
	(tile 20 10 INT_X3Y100 INT 1
		(primitive_site TIEOFF_X3Y100 TIEOFF internal 2)
	)
	(tile 20 11 CLBLM_X3Y100 CLBLM 2
		(primitive_site SLICE_X4Y100 SLICEM internal 50)
		(primitive_site SLICE_X5Y100 SLICEL internal 45)
	)
	(tile 20 12 INT_X4Y100 INT 1
		(primitive_site TIEOFF_X4Y100 TIEOFF internal 2)
	)
	(tile 20 13 CLBLL_X4Y100 CLBLL 2
		(primitive_site SLICE_X6Y100 SLICEL internal 45)
		(primitive_site SLICE_X7Y100 SLICEL internal 45)
	)
	(tile 20 14 INT_X5Y100 INT 1
		(primitive_site TIEOFF_X5Y100 TIEOFF internal 2)
	)
	(tile 20 15 INT_INTERFACE_X5Y100 INT_INTERFACE 0
	)
	(tile 20 16 BRAM_X5Y100 BRAM 3
		(primitive_site RAMB18_X0Y40 FIFO18E1 internal 158)
		(primitive_site RAMB18_X0Y41 RAMB18E1 internal 158)
		(primitive_site RAMB36_X0Y20 RAMBFIFO36E1 internal 356)
	)
	(tile 20 17 INT_X6Y100 INT 1
		(primitive_site TIEOFF_X6Y100 TIEOFF internal 2)
	)
	(tile 20 18 CLBLM_X6Y100 CLBLM 2
		(primitive_site SLICE_X8Y100 SLICEM internal 50)
		(primitive_site SLICE_X9Y100 SLICEL internal 45)
	)
	(tile 20 19 INT_X7Y100 INT 1
		(primitive_site TIEOFF_X7Y100 TIEOFF internal 2)
	)
	(tile 20 20 CLBLM_X7Y100 CLBLM 2
		(primitive_site SLICE_X10Y100 SLICEM internal 50)
		(primitive_site SLICE_X11Y100 SLICEL internal 45)
	)
	(tile 20 21 VBRK_X7Y100 VBRK 0
	)
	(tile 20 22 INT_X8Y100 INT 1
		(primitive_site TIEOFF_X8Y100 TIEOFF internal 2)
	)
	(tile 20 23 INT_INTERFACE_X8Y100 INT_INTERFACE 0
	)
	(tile 20 24 DSP_X8Y100 DSP 3
		(primitive_site DSP48_X0Y40 DSP48E1 internal 417)
		(primitive_site DSP48_X0Y41 DSP48E1 internal 417)
		(primitive_site TIEOFF_X9Y100 TIEOFF internal 2)
	)
	(tile 20 25 INT_X9Y100 INT 1
		(primitive_site TIEOFF_X10Y100 TIEOFF internal 2)
	)
	(tile 20 26 CLBLM_X9Y100 CLBLM 2
		(primitive_site SLICE_X12Y100 SLICEM internal 50)
		(primitive_site SLICE_X13Y100 SLICEL internal 45)
	)
	(tile 20 27 INT_X10Y100 INT 1
		(primitive_site TIEOFF_X11Y100 TIEOFF internal 2)
	)
	(tile 20 28 CLBLM_X10Y100 CLBLM 2
		(primitive_site SLICE_X14Y100 SLICEM internal 50)
		(primitive_site SLICE_X15Y100 SLICEL internal 45)
	)
	(tile 20 29 INT_X11Y100 INT 1
		(primitive_site TIEOFF_X12Y100 TIEOFF internal 2)
	)
	(tile 20 30 CLBLM_X11Y100 CLBLM 2
		(primitive_site SLICE_X16Y100 SLICEM internal 50)
		(primitive_site SLICE_X17Y100 SLICEL internal 45)
	)
	(tile 20 31 INT_X12Y100 INT 1
		(primitive_site TIEOFF_X13Y100 TIEOFF internal 2)
	)
	(tile 20 32 CLBLM_X12Y100 CLBLM 2
		(primitive_site SLICE_X18Y100 SLICEM internal 50)
		(primitive_site SLICE_X19Y100 SLICEL internal 45)
	)
	(tile 20 33 VBRK_X12Y100 VBRK 0
	)
	(tile 20 34 INT_X13Y100 INT 1
		(primitive_site TIEOFF_X14Y100 TIEOFF internal 2)
	)
	(tile 20 35 INT_INTERFACE_X13Y100 INT_INTERFACE 0
	)
	(tile 20 36 DSP_X13Y100 DSP 3
		(primitive_site DSP48_X1Y40 DSP48E1 internal 417)
		(primitive_site DSP48_X1Y41 DSP48E1 internal 417)
		(primitive_site TIEOFF_X15Y100 TIEOFF internal 2)
	)
	(tile 20 37 INT_X14Y100 INT 1
		(primitive_site TIEOFF_X16Y100 TIEOFF internal 2)
	)
	(tile 20 38 CLBLM_X14Y100 CLBLM 2
		(primitive_site SLICE_X20Y100 SLICEM internal 50)
		(primitive_site SLICE_X21Y100 SLICEL internal 45)
	)
	(tile 20 39 INT_X15Y100 INT 1
		(primitive_site TIEOFF_X17Y100 TIEOFF internal 2)
	)
	(tile 20 40 CLBLM_X15Y100 CLBLM 2
		(primitive_site SLICE_X22Y100 SLICEM internal 50)
		(primitive_site SLICE_X23Y100 SLICEL internal 45)
	)
	(tile 20 41 INT_X16Y100 INT 1
		(primitive_site TIEOFF_X18Y100 TIEOFF internal 2)
	)
	(tile 20 42 INT_INTERFACE_X16Y100 INT_INTERFACE 0
	)
	(tile 20 43 BRAM_X16Y100 BRAM 3
		(primitive_site RAMB18_X1Y40 FIFO18E1 internal 158)
		(primitive_site RAMB18_X1Y41 RAMB18E1 internal 158)
		(primitive_site RAMB36_X1Y20 RAMBFIFO36E1 internal 356)
	)
	(tile 20 44 INT_X17Y100 INT 1
		(primitive_site TIEOFF_X19Y100 TIEOFF internal 2)
	)
	(tile 20 45 CLBLM_X17Y100 CLBLM 2
		(primitive_site SLICE_X24Y100 SLICEM internal 50)
		(primitive_site SLICE_X25Y100 SLICEL internal 45)
	)
	(tile 20 46 INT_X18Y100 INT 1
		(primitive_site TIEOFF_X20Y100 TIEOFF internal 2)
	)
	(tile 20 47 CLBLM_X18Y100 CLBLM 2
		(primitive_site SLICE_X26Y100 SLICEM internal 50)
		(primitive_site SLICE_X27Y100 SLICEL internal 45)
	)
	(tile 20 48 VBRK_X18Y100 VBRK 0
	)
	(tile 20 49 INT_X19Y100 INT 1
		(primitive_site TIEOFF_X21Y100 TIEOFF internal 2)
	)
	(tile 20 50 INT_INTERFACE_X19Y100 INT_INTERFACE 0
	)
	(tile 20 51 DSP_X19Y100 DSP 3
		(primitive_site DSP48_X2Y40 DSP48E1 internal 417)
		(primitive_site DSP48_X2Y41 DSP48E1 internal 417)
		(primitive_site TIEOFF_X22Y100 TIEOFF internal 2)
	)
	(tile 20 52 INT_X20Y100 INT 1
		(primitive_site TIEOFF_X23Y100 TIEOFF internal 2)
	)
	(tile 20 53 CLBLM_X20Y100 CLBLM 2
		(primitive_site SLICE_X28Y100 SLICEM internal 50)
		(primitive_site SLICE_X29Y100 SLICEL internal 45)
	)
	(tile 20 54 INT_X21Y100 INT 1
		(primitive_site TIEOFF_X24Y100 TIEOFF internal 2)
	)
	(tile 20 55 CLBLM_X21Y100 CLBLM 2
		(primitive_site SLICE_X30Y100 SLICEM internal 50)
		(primitive_site SLICE_X31Y100 SLICEL internal 45)
	)
	(tile 20 56 INT_X22Y100 INT 1
		(primitive_site TIEOFF_X25Y100 TIEOFF internal 2)
	)
	(tile 20 57 INT_INTERFACE_X22Y100 INT_INTERFACE 0
	)
	(tile 20 58 BRAM_X22Y100 BRAM 3
		(primitive_site RAMB18_X2Y40 FIFO18E1 internal 158)
		(primitive_site RAMB18_X2Y41 RAMB18E1 internal 158)
		(primitive_site RAMB36_X2Y20 RAMBFIFO36E1 internal 356)
	)
	(tile 20 59 INT_X23Y100 INT 1
		(primitive_site TIEOFF_X26Y100 TIEOFF internal 2)
	)
	(tile 20 60 CLBLM_X23Y100 CLBLM 2
		(primitive_site SLICE_X32Y100 SLICEM internal 50)
		(primitive_site SLICE_X33Y100 SLICEL internal 45)
	)
	(tile 20 61 INT_X24Y100 INT 1
		(primitive_site TIEOFF_X27Y100 TIEOFF internal 2)
	)
	(tile 20 62 CLBLL_X24Y100 CLBLL 2
		(primitive_site SLICE_X34Y100 SLICEL internal 45)
		(primitive_site SLICE_X35Y100 SLICEL internal 45)
	)
	(tile 20 63 VBRK_X24Y100 VBRK 0
	)
	(tile 20 64 LIOB_FT_X25Y100 LIOB_FT 2
		(primitive_site IOB_X1Y100 IOBS unbonded 13)
		(primitive_site IOB_X1Y101 IOBM unbonded 13)
	)
	(tile 20 65 LIOI_X25Y100 LIOI 6
		(primitive_site IODELAY_X1Y100 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y100 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y101 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y101 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y101 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y100 OLOGICE1 internal 32)
	)
	(tile 20 66 INT_X25Y100 INT 1
		(primitive_site TIEOFF_X28Y100 TIEOFF internal 2)
	)
	(tile 20 67 IOI_L_INT_INTERFACE_X25Y100 IOI_L_INT_INTERFACE 0
	)
	(tile 20 68 VBRK_X25Y100 VBRK 0
	)
	(tile 20 69 INT_X26Y100 INT 1
		(primitive_site TIEOFF_X29Y100 TIEOFF internal 2)
	)
	(tile 20 70 CLBLM_X26Y100 CLBLM 2
		(primitive_site SLICE_X36Y100 SLICEM internal 50)
		(primitive_site SLICE_X37Y100 SLICEL internal 45)
	)
	(tile 20 71 INT_X27Y100 INT 1
		(primitive_site TIEOFF_X30Y100 TIEOFF internal 2)
	)
	(tile 20 72 CLBLL_X27Y100 CLBLL 2
		(primitive_site SLICE_X38Y100 SLICEL internal 45)
		(primitive_site SLICE_X39Y100 SLICEL internal 45)
	)
	(tile 20 73 INT_X28Y100 INT 1
		(primitive_site TIEOFF_X31Y100 TIEOFF internal 2)
	)
	(tile 20 74 CLBLM_X28Y100 CLBLM 2
		(primitive_site SLICE_X40Y100 SLICEM internal 50)
		(primitive_site SLICE_X41Y100 SLICEL internal 45)
	)
	(tile 20 75 INT_X29Y100 INT 1
		(primitive_site TIEOFF_X32Y100 TIEOFF internal 2)
	)
	(tile 20 76 CLBLL_X29Y100 CLBLL 2
		(primitive_site SLICE_X42Y100 SLICEL internal 45)
		(primitive_site SLICE_X43Y100 SLICEL internal 45)
	)
	(tile 20 77 VBRK_X29Y100 VBRK 0
	)
	(tile 20 78 INT_X30Y100 INT 1
		(primitive_site TIEOFF_X33Y100 TIEOFF internal 2)
	)
	(tile 20 79 CLBLL_X30Y100 CLBLL 2
		(primitive_site SLICE_X44Y100 SLICEL internal 45)
		(primitive_site SLICE_X45Y100 SLICEL internal 45)
	)
	(tile 20 80 INT_X31Y100 INT 1
		(primitive_site TIEOFF_X34Y100 TIEOFF internal 2)
	)
	(tile 20 81 CLBLL_X31Y100 CLBLL 2
		(primitive_site SLICE_X46Y100 SLICEL internal 45)
		(primitive_site SLICE_X47Y100 SLICEL internal 45)
	)
	(tile 20 82 INT_X32Y100 INT 1
		(primitive_site TIEOFF_X35Y100 TIEOFF internal 2)
	)
	(tile 20 83 CLBLL_X32Y100 CLBLL 2
		(primitive_site SLICE_X48Y100 SLICEL internal 45)
		(primitive_site SLICE_X49Y100 SLICEL internal 45)
	)
	(tile 20 84 INT_X33Y100 INT 1
		(primitive_site TIEOFF_X36Y100 TIEOFF internal 2)
	)
	(tile 20 85 CLBLL_X33Y100 CLBLL 2
		(primitive_site SLICE_X50Y100 SLICEL internal 45)
		(primitive_site SLICE_X51Y100 SLICEL internal 45)
	)
	(tile 20 86 INT_X34Y100 INT 1
		(primitive_site TIEOFF_X37Y100 TIEOFF internal 2)
	)
	(tile 20 87 CLBLL_X34Y100 CLBLL 2
		(primitive_site SLICE_X52Y100 SLICEL internal 45)
		(primitive_site SLICE_X53Y100 SLICEL internal 45)
	)
	(tile 20 88 INT_X35Y100 INT 1
		(primitive_site TIEOFF_X38Y100 TIEOFF internal 2)
	)
	(tile 20 89 CLBLL_X35Y100 CLBLL 2
		(primitive_site SLICE_X54Y100 SLICEL internal 45)
		(primitive_site SLICE_X55Y100 SLICEL internal 45)
	)
	(tile 20 90 VFRAME_NOMON_X35Y100 VFRAME_NOMON 0
	)
	(tile 20 91 INT_X36Y100 INT 1
		(primitive_site TIEOFF_X39Y100 TIEOFF internal 2)
	)
	(tile 20 92 INT_INTERFACE_X36Y100 INT_INTERFACE 0
	)
	(tile 20 93 NULL_X93Y106 NULL 0
	)
	(tile 20 94 INT_X37Y100 INT 1
		(primitive_site TIEOFF_X40Y100 TIEOFF internal 2)
	)
	(tile 20 95 CLBLM_X37Y100 CLBLM 2
		(primitive_site SLICE_X56Y100 SLICEM internal 50)
		(primitive_site SLICE_X57Y100 SLICEL internal 45)
	)
	(tile 20 96 INT_X38Y100 INT 1
		(primitive_site TIEOFF_X41Y100 TIEOFF internal 2)
	)
	(tile 20 97 CLBLL_X38Y100 CLBLL 2
		(primitive_site SLICE_X58Y100 SLICEL internal 45)
		(primitive_site SLICE_X59Y100 SLICEL internal 45)
	)
	(tile 20 98 INT_X39Y100 INT 1
		(primitive_site TIEOFF_X42Y100 TIEOFF internal 2)
	)
	(tile 20 99 CLBLM_X39Y100 CLBLM 2
		(primitive_site SLICE_X60Y100 SLICEM internal 50)
		(primitive_site SLICE_X61Y100 SLICEL internal 45)
	)
	(tile 20 100 INT_X40Y100 INT 1
		(primitive_site TIEOFF_X43Y100 TIEOFF internal 2)
	)
	(tile 20 101 CLBLL_X40Y100 CLBLL 2
		(primitive_site SLICE_X62Y100 SLICEL internal 45)
		(primitive_site SLICE_X63Y100 SLICEL internal 45)
	)
	(tile 20 102 VBRK_X40Y100 VBRK 0
	)
	(tile 20 103 INT_X41Y100 INT 1
		(primitive_site TIEOFF_X44Y100 TIEOFF internal 2)
	)
	(tile 20 104 INT_INTERFACE_X41Y100 INT_INTERFACE 0
	)
	(tile 20 105 RIOI_X41Y100 RIOI 6
		(primitive_site OLOGIC_X2Y100 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y100 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y100 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y101 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y101 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y101 ILOGICE1 internal 28)
	)
	(tile 20 106 RIOB_X41Y100 RIOB 2
		(primitive_site IOB_X2Y100 IOBS unbonded 13)
		(primitive_site IOB_X2Y101 IOBM unbonded 13)
	)
	(tile 20 107 VBRK_X41Y100 VBRK 0
	)
	(tile 20 108 INT_X42Y100 INT 1
		(primitive_site TIEOFF_X45Y100 TIEOFF internal 2)
	)
	(tile 20 109 CLBLM_X42Y100 CLBLM 2
		(primitive_site SLICE_X64Y100 SLICEM internal 50)
		(primitive_site SLICE_X65Y100 SLICEL internal 45)
	)
	(tile 20 110 INT_X43Y100 INT 1
		(primitive_site TIEOFF_X46Y100 TIEOFF internal 2)
	)
	(tile 20 111 CLBLL_X43Y100 CLBLL 2
		(primitive_site SLICE_X66Y100 SLICEL internal 45)
		(primitive_site SLICE_X67Y100 SLICEL internal 45)
	)
	(tile 20 112 INT_X44Y100 INT 1
		(primitive_site TIEOFF_X47Y100 TIEOFF internal 2)
	)
	(tile 20 113 INT_INTERFACE_X44Y100 INT_INTERFACE 0
	)
	(tile 20 114 BRAM_X44Y100 BRAM 3
		(primitive_site RAMB18_X3Y40 FIFO18E1 internal 158)
		(primitive_site RAMB18_X3Y41 RAMB18E1 internal 158)
		(primitive_site RAMB36_X3Y20 RAMBFIFO36E1 internal 356)
	)
	(tile 20 115 INT_X45Y100 INT 1
		(primitive_site TIEOFF_X48Y100 TIEOFF internal 2)
	)
	(tile 20 116 CLBLM_X45Y100 CLBLM 2
		(primitive_site SLICE_X68Y100 SLICEM internal 50)
		(primitive_site SLICE_X69Y100 SLICEL internal 45)
	)
	(tile 20 117 INT_X46Y100 INT 1
		(primitive_site TIEOFF_X49Y100 TIEOFF internal 2)
	)
	(tile 20 118 CLBLM_X46Y100 CLBLM 2
		(primitive_site SLICE_X70Y100 SLICEM internal 50)
		(primitive_site SLICE_X71Y100 SLICEL internal 45)
	)
	(tile 20 119 INT_X47Y100 INT 1
		(primitive_site TIEOFF_X50Y100 TIEOFF internal 2)
	)
	(tile 20 120 INT_INTERFACE_X47Y100 INT_INTERFACE 0
	)
	(tile 20 121 DSP_X47Y100 DSP 3
		(primitive_site DSP48_X3Y40 DSP48E1 internal 417)
		(primitive_site DSP48_X3Y41 DSP48E1 internal 417)
		(primitive_site TIEOFF_X51Y100 TIEOFF internal 2)
	)
	(tile 20 122 VBRK_X47Y100 VBRK 0
	)
	(tile 20 123 INT_X48Y100 INT 1
		(primitive_site TIEOFF_X52Y100 TIEOFF internal 2)
	)
	(tile 20 124 CLBLM_X48Y100 CLBLM 2
		(primitive_site SLICE_X72Y100 SLICEM internal 50)
		(primitive_site SLICE_X73Y100 SLICEL internal 45)
	)
	(tile 20 125 INT_X49Y100 INT 1
		(primitive_site TIEOFF_X53Y100 TIEOFF internal 2)
	)
	(tile 20 126 CLBLM_X49Y100 CLBLM 2
		(primitive_site SLICE_X74Y100 SLICEM internal 50)
		(primitive_site SLICE_X75Y100 SLICEL internal 45)
	)
	(tile 20 127 INT_X50Y100 INT 1
		(primitive_site TIEOFF_X54Y100 TIEOFF internal 2)
	)
	(tile 20 128 INT_INTERFACE_X50Y100 INT_INTERFACE 0
	)
	(tile 20 129 BRAM_X50Y100 BRAM 3
		(primitive_site RAMB18_X4Y40 FIFO18E1 internal 158)
		(primitive_site RAMB18_X4Y41 RAMB18E1 internal 158)
		(primitive_site RAMB36_X4Y20 RAMBFIFO36E1 internal 356)
	)
	(tile 20 130 INT_X51Y100 INT 1
		(primitive_site TIEOFF_X55Y100 TIEOFF internal 2)
	)
	(tile 20 131 CLBLM_X51Y100 CLBLM 2
		(primitive_site SLICE_X76Y100 SLICEM internal 50)
		(primitive_site SLICE_X77Y100 SLICEL internal 45)
	)
	(tile 20 132 INT_X52Y100 INT 1
		(primitive_site TIEOFF_X56Y100 TIEOFF internal 2)
	)
	(tile 20 133 CLBLM_X52Y100 CLBLM 2
		(primitive_site SLICE_X78Y100 SLICEM internal 50)
		(primitive_site SLICE_X79Y100 SLICEL internal 45)
	)
	(tile 20 134 INT_X53Y100 INT 1
		(primitive_site TIEOFF_X57Y100 TIEOFF internal 2)
	)
	(tile 20 135 INT_INTERFACE_X53Y100 INT_INTERFACE 0
	)
	(tile 20 136 DSP_X53Y100 DSP 3
		(primitive_site DSP48_X4Y40 DSP48E1 internal 417)
		(primitive_site DSP48_X4Y41 DSP48E1 internal 417)
		(primitive_site TIEOFF_X58Y100 TIEOFF internal 2)
	)
	(tile 20 137 VBRK_X53Y100 VBRK 0
	)
	(tile 20 138 INT_X54Y100 INT 1
		(primitive_site TIEOFF_X59Y100 TIEOFF internal 2)
	)
	(tile 20 139 CLBLM_X54Y100 CLBLM 2
		(primitive_site SLICE_X80Y100 SLICEM internal 50)
		(primitive_site SLICE_X81Y100 SLICEL internal 45)
	)
	(tile 20 140 INT_X55Y100 INT 1
		(primitive_site TIEOFF_X60Y100 TIEOFF internal 2)
	)
	(tile 20 141 CLBLM_X55Y100 CLBLM 2
		(primitive_site SLICE_X82Y100 SLICEM internal 50)
		(primitive_site SLICE_X83Y100 SLICEL internal 45)
	)
	(tile 20 142 INT_X56Y100 INT 1
		(primitive_site TIEOFF_X61Y100 TIEOFF internal 2)
	)
	(tile 20 143 CLBLM_X56Y100 CLBLM 2
		(primitive_site SLICE_X84Y100 SLICEM internal 50)
		(primitive_site SLICE_X85Y100 SLICEL internal 45)
	)
	(tile 20 144 INT_X57Y100 INT 1
		(primitive_site TIEOFF_X62Y100 TIEOFF internal 2)
	)
	(tile 20 145 CLBLM_X57Y100 CLBLM 2
		(primitive_site SLICE_X86Y100 SLICEM internal 50)
		(primitive_site SLICE_X87Y100 SLICEL internal 45)
	)
	(tile 20 146 INT_X58Y100 INT 1
		(primitive_site TIEOFF_X63Y100 TIEOFF internal 2)
	)
	(tile 20 147 INT_INTERFACE_X58Y100 INT_INTERFACE 0
	)
	(tile 20 148 DSP_X58Y100 DSP 3
		(primitive_site DSP48_X5Y40 DSP48E1 internal 417)
		(primitive_site DSP48_X5Y41 DSP48E1 internal 417)
		(primitive_site TIEOFF_X64Y100 TIEOFF internal 2)
	)
	(tile 20 149 VBRK_X58Y100 VBRK 0
	)
	(tile 20 150 INT_X59Y100 INT 1
		(primitive_site TIEOFF_X65Y100 TIEOFF internal 2)
	)
	(tile 20 151 CLBLM_X59Y100 CLBLM 2
		(primitive_site SLICE_X88Y100 SLICEM internal 50)
		(primitive_site SLICE_X89Y100 SLICEL internal 45)
	)
	(tile 20 152 INT_X60Y100 INT 1
		(primitive_site TIEOFF_X66Y100 TIEOFF internal 2)
	)
	(tile 20 153 CLBLM_X60Y100 CLBLM 2
		(primitive_site SLICE_X90Y100 SLICEM internal 50)
		(primitive_site SLICE_X91Y100 SLICEL internal 45)
	)
	(tile 20 154 INT_X61Y100 INT 1
		(primitive_site TIEOFF_X67Y100 TIEOFF internal 2)
	)
	(tile 20 155 INT_INTERFACE_X61Y100 INT_INTERFACE 0
	)
	(tile 20 156 BRAM_X61Y100 BRAM 3
		(primitive_site RAMB18_X5Y40 FIFO18E1 internal 158)
		(primitive_site RAMB18_X5Y41 RAMB18E1 internal 158)
		(primitive_site RAMB36_X5Y20 RAMBFIFO36E1 internal 356)
	)
	(tile 20 157 INT_X62Y100 INT 1
		(primitive_site TIEOFF_X68Y100 TIEOFF internal 2)
	)
	(tile 20 158 CLBLM_X62Y100 CLBLM 2
		(primitive_site SLICE_X92Y100 SLICEM internal 50)
		(primitive_site SLICE_X93Y100 SLICEL internal 45)
	)
	(tile 20 159 INT_X63Y100 INT 1
		(primitive_site TIEOFF_X69Y100 TIEOFF internal 2)
	)
	(tile 20 160 CLBLL_X63Y100 CLBLL 2
		(primitive_site SLICE_X94Y100 SLICEL internal 45)
		(primitive_site SLICE_X95Y100 SLICEL internal 45)
	)
	(tile 20 161 VBRK_X63Y100 VBRK 0
	)
	(tile 20 162 INT_X64Y100 INT 1
		(primitive_site TIEOFF_X70Y100 TIEOFF internal 2)
	)
	(tile 20 163 CLBLM_X64Y100 CLBLM 2
		(primitive_site SLICE_X96Y100 SLICEM internal 50)
		(primitive_site SLICE_X97Y100 SLICEL internal 45)
	)
	(tile 20 164 INT_X65Y100 INT 1
		(primitive_site TIEOFF_X71Y100 TIEOFF internal 2)
	)
	(tile 20 165 CLBLL_X65Y100 CLBLL 2
		(primitive_site SLICE_X98Y100 SLICEL internal 45)
		(primitive_site SLICE_X99Y100 SLICEL internal 45)
	)
	(tile 20 166 INT_X66Y100 INT 1
		(primitive_site TIEOFF_X72Y100 TIEOFF internal 2)
	)
	(tile 20 167 CLBLL_X66Y100 CLBLL 2
		(primitive_site SLICE_X100Y100 SLICEL internal 45)
		(primitive_site SLICE_X101Y100 SLICEL internal 45)
	)
	(tile 20 168 INT_X67Y100 INT 1
		(primitive_site TIEOFF_X73Y100 TIEOFF internal 2)
	)
	(tile 20 169 CLBLM_X67Y100 CLBLM 2
		(primitive_site SLICE_X102Y100 SLICEM internal 50)
		(primitive_site SLICE_X103Y100 SLICEL internal 45)
	)
	(tile 20 170 INT_X68Y100 INT 1
		(primitive_site TIEOFF_X74Y100 TIEOFF internal 2)
	)
	(tile 20 171 CLBLL_X68Y100 CLBLL 2
		(primitive_site SLICE_X104Y100 SLICEL internal 45)
		(primitive_site SLICE_X105Y100 SLICEL internal 45)
	)
	(tile 20 172 INT_X69Y100 INT 1
		(primitive_site TIEOFF_X75Y100 TIEOFF internal 2)
	)
	(tile 20 173 INT_INTERFACE_X69Y100 INT_INTERFACE 0
	)
	(tile 20 174 BRAM_X69Y100 BRAM 3
		(primitive_site RAMB18_X6Y40 FIFO18E1 internal 158)
		(primitive_site RAMB18_X6Y41 RAMB18E1 internal 158)
		(primitive_site RAMB36_X6Y20 RAMBFIFO36E1 internal 356)
	)
	(tile 20 175 INT_X70Y100 INT 1
		(primitive_site TIEOFF_X76Y100 TIEOFF internal 2)
	)
	(tile 20 176 GTX_INT_INTERFACE_X70Y100 GTX_INT_INTERFACE 0
	)
	(tile 20 177 R_TERM_INT_X70Y100 R_TERM_INT 0
	)
	(tile 20 178 GTX_X70Y100 GTX 5
		(primitive_site GTXE1_X0Y10 GTXE1 internal 496)
		(primitive_site IPAD_X1Y60 IPAD unbonded 1)
		(primitive_site IPAD_X1Y61 IPAD unbonded 1)
		(primitive_site OPAD_X0Y20 OPAD unbonded 1)
		(primitive_site OPAD_X0Y21 OPAD unbonded 1)
	)
	(tile 21 0 HCLK_IOB_X0Y99 HCLK_IOB 0
	)
	(tile 21 1 HCLK_OUTER_IOI_X0Y99 HCLK_OUTER_IOI 10
		(primitive_site BUFO_X0Y4 BUFO internal 2)
		(primitive_site BUFO_X0Y5 BUFO internal 2)
		(primitive_site BUFIODQS_X0Y9 BUFIODQS internal 3)
		(primitive_site BUFIODQS_X0Y8 BUFIODQS internal 3)
		(primitive_site BUFIODQS_X0Y11 BUFIODQS internal 3)
		(primitive_site BUFIODQS_X0Y10 BUFIODQS internal 3)
		(primitive_site BUFR_X0Y4 BUFR internal 4)
		(primitive_site BUFR_X0Y5 BUFR internal 4)
		(primitive_site IDELAYCTRL_X0Y2 IDELAYCTRL internal 7)
		(primitive_site DCI_X0Y2 DCI internal 13)
	)
	(tile 21 2 HCLK_TERM_X0Y99 HCLK_TERM 0
	)
	(tile 21 3 HCLK_X0Y99 HCLK 1
		(primitive_site GLOBALSIG_X0Y2 GLOBALSIG internal 0)
	)
	(tile 21 4 HCLK_INT_INTERFACE_X0Y99 HCLK_INT_INTERFACE 0
	)
	(tile 21 5 HCLK_VBRK_X0Y99 HCLK_VBRK 0
	)
	(tile 21 6 HCLK_X1Y99 HCLK 1
		(primitive_site GLOBALSIG_X1Y2 GLOBALSIG internal 0)
	)
	(tile 21 7 HCLK_CLB_X1Y99 HCLK_CLBLM 0
	)
	(tile 21 8 HCLK_X2Y99 HCLK 1
		(primitive_site GLOBALSIG_X2Y2 GLOBALSIG internal 0)
	)
	(tile 21 9 HCLK_CLB_X2Y99 HCLK_CLBLL 0
	)
	(tile 21 10 HCLK_X3Y99 HCLK 1
		(primitive_site GLOBALSIG_X3Y2 GLOBALSIG internal 0)
	)
	(tile 21 11 HCLK_CLB_X3Y99 HCLK_CLBLM 0
	)
	(tile 21 12 HCLK_X4Y99 HCLK 1
		(primitive_site GLOBALSIG_X4Y2 GLOBALSIG internal 0)
	)
	(tile 21 13 HCLK_CLB_X4Y99 HCLK_CLBLL 0
	)
	(tile 21 14 HCLK_X5Y99 HCLK 1
		(primitive_site GLOBALSIG_X5Y2 GLOBALSIG internal 0)
	)
	(tile 21 15 HCLK_INT_INTERFACE_X5Y99 HCLK_INT_INTERFACE 0
	)
	(tile 21 16 HCLK_BRAM_X5Y99 HCLK_BRAM 1
		(primitive_site PMVBRAM_X0Y2 PMVBRAM internal 7)
	)
	(tile 21 17 HCLK_X6Y99 HCLK 1
		(primitive_site GLOBALSIG_X6Y2 GLOBALSIG internal 0)
	)
	(tile 21 18 HCLK_CLB_X6Y99 HCLK_CLBLM 0
	)
	(tile 21 19 HCLK_X7Y99 HCLK 1
		(primitive_site GLOBALSIG_X7Y2 GLOBALSIG internal 0)
	)
	(tile 21 20 HCLK_CLB_X7Y99 HCLK_CLBLM 0
	)
	(tile 21 21 HCLK_VBRK_X7Y99 HCLK_VBRK 0
	)
	(tile 21 22 HCLK_X8Y99 HCLK 1
		(primitive_site GLOBALSIG_X8Y2 GLOBALSIG internal 0)
	)
	(tile 21 23 HCLK_INT_INTERFACE_X8Y99 HCLK_INT_INTERFACE 0
	)
	(tile 21 24 HCLK_DSP_X8Y99 HCLK_DSP 0
	)
	(tile 21 25 HCLK_X9Y99 HCLK 1
		(primitive_site GLOBALSIG_X9Y2 GLOBALSIG internal 0)
	)
	(tile 21 26 HCLK_CLB_X9Y99 HCLK_CLBLM 0
	)
	(tile 21 27 HCLK_X10Y99 HCLK 1
		(primitive_site GLOBALSIG_X10Y2 GLOBALSIG internal 0)
	)
	(tile 21 28 HCLK_CLB_X10Y99 HCLK_CLBLM 0
	)
	(tile 21 29 HCLK_X11Y99 HCLK 1
		(primitive_site GLOBALSIG_X11Y2 GLOBALSIG internal 0)
	)
	(tile 21 30 HCLK_CLB_X11Y99 HCLK_CLBLM 0
	)
	(tile 21 31 HCLK_X12Y99 HCLK 1
		(primitive_site GLOBALSIG_X12Y2 GLOBALSIG internal 0)
	)
	(tile 21 32 HCLK_CLB_X12Y99 HCLK_CLBLM 0
	)
	(tile 21 33 HCLK_VBRK_X12Y99 HCLK_VBRK 0
	)
	(tile 21 34 HCLK_X13Y99 HCLK 1
		(primitive_site GLOBALSIG_X13Y2 GLOBALSIG internal 0)
	)
	(tile 21 35 HCLK_INT_INTERFACE_X13Y99 HCLK_INT_INTERFACE 0
	)
	(tile 21 36 HCLK_DSP_X13Y99 HCLK_DSP 0
	)
	(tile 21 37 HCLK_QBUF_X14Y99 HCLK_QBUF_L 1
		(primitive_site GLOBALSIG_X14Y2 GLOBALSIG internal 0)
	)
	(tile 21 38 HCLK_CLB_X14Y99 HCLK_CLBLM 0
	)
	(tile 21 39 HCLK_X15Y99 HCLK 1
		(primitive_site GLOBALSIG_X15Y2 GLOBALSIG internal 0)
	)
	(tile 21 40 HCLK_CLB_X15Y99 HCLK_CLBLM 0
	)
	(tile 21 41 HCLK_X16Y99 HCLK 1
		(primitive_site GLOBALSIG_X16Y2 GLOBALSIG internal 0)
	)
	(tile 21 42 HCLK_INT_INTERFACE_X16Y99 HCLK_INT_INTERFACE 0
	)
	(tile 21 43 HCLK_BRAM_X16Y99 HCLK_BRAM 1
		(primitive_site PMVBRAM_X1Y2 PMVBRAM internal 7)
	)
	(tile 21 44 HCLK_X17Y99 HCLK 1
		(primitive_site GLOBALSIG_X17Y2 GLOBALSIG internal 0)
	)
	(tile 21 45 HCLK_CLB_X17Y99 HCLK_CLBLM 0
	)
	(tile 21 46 HCLK_X18Y99 HCLK 1
		(primitive_site GLOBALSIG_X18Y2 GLOBALSIG internal 0)
	)
	(tile 21 47 HCLK_CLB_X18Y99 HCLK_CLBLM 0
	)
	(tile 21 48 HCLK_VBRK_X18Y99 HCLK_VBRK 0
	)
	(tile 21 49 HCLK_X19Y99 HCLK 1
		(primitive_site GLOBALSIG_X19Y2 GLOBALSIG internal 0)
	)
	(tile 21 50 HCLK_INT_INTERFACE_X19Y99 HCLK_INT_INTERFACE 0
	)
	(tile 21 51 HCLK_DSP_X19Y99 HCLK_DSP 0
	)
	(tile 21 52 HCLK_X20Y99 HCLK 1
		(primitive_site GLOBALSIG_X20Y2 GLOBALSIG internal 0)
	)
	(tile 21 53 HCLK_CLB_X20Y99 HCLK_CLBLM 0
	)
	(tile 21 54 HCLK_X21Y99 HCLK 1
		(primitive_site GLOBALSIG_X21Y2 GLOBALSIG internal 0)
	)
	(tile 21 55 HCLK_CLB_X21Y99 HCLK_CLBLM 0
	)
	(tile 21 56 HCLK_X22Y99 HCLK 1
		(primitive_site GLOBALSIG_X22Y2 GLOBALSIG internal 0)
	)
	(tile 21 57 HCLK_INT_INTERFACE_X22Y99 HCLK_INT_INTERFACE 0
	)
	(tile 21 58 HCLK_BRAM_X22Y99 HCLK_BRAM 1
		(primitive_site PMVBRAM_X2Y2 PMVBRAM internal 7)
	)
	(tile 21 59 HCLK_X23Y99 HCLK 1
		(primitive_site GLOBALSIG_X23Y2 GLOBALSIG internal 0)
	)
	(tile 21 60 HCLK_CLB_X23Y99 HCLK_CLBLM 0
	)
	(tile 21 61 HCLK_X24Y99 HCLK 1
		(primitive_site GLOBALSIG_X24Y2 GLOBALSIG internal 0)
	)
	(tile 21 62 HCLK_CLB_X24Y99 HCLK_CLBLL 0
	)
	(tile 21 63 HCLK_VBRK_X24Y99 HCLK_VBRK 0
	)
	(tile 21 64 HCLK_IOB_X24Y99 HCLK_IOB 0
	)
	(tile 21 65 HCLK_INNER_IOI_X24Y99 HCLK_INNER_IOI 10
		(primitive_site BUFO_X1Y4 BUFO internal 2)
		(primitive_site BUFO_X1Y5 BUFO internal 2)
		(primitive_site BUFIODQS_X1Y9 BUFIODQS internal 3)
		(primitive_site BUFIODQS_X1Y8 BUFIODQS internal 3)
		(primitive_site BUFIODQS_X1Y11 BUFIODQS internal 3)
		(primitive_site BUFIODQS_X1Y10 BUFIODQS internal 3)
		(primitive_site BUFR_X1Y4 BUFR internal 4)
		(primitive_site BUFR_X1Y5 BUFR internal 4)
		(primitive_site IDELAYCTRL_X1Y2 IDELAYCTRL internal 7)
		(primitive_site DCI_X1Y2 DCI internal 13)
	)
	(tile 21 66 HCLK_X25Y99 HCLK 1
		(primitive_site GLOBALSIG_X25Y2 GLOBALSIG internal 0)
	)
	(tile 21 67 HCLK_INT_INTERFACE_X25Y99 HCLK_INT_INTERFACE 0
	)
	(tile 21 68 HCLK_VBRK_X25Y99 HCLK_VBRK 0
	)
	(tile 21 69 HCLK_X26Y99 HCLK 1
		(primitive_site GLOBALSIG_X26Y2 GLOBALSIG internal 0)
	)
	(tile 21 70 HCLK_CLB_X26Y99 HCLK_CLBLM 0
	)
	(tile 21 71 HCLK_X27Y99 HCLK 1
		(primitive_site GLOBALSIG_X27Y2 GLOBALSIG internal 0)
	)
	(tile 21 72 HCLK_CLB_X27Y99 HCLK_CLBLL 0
	)
	(tile 21 73 HCLK_X28Y99 HCLK 1
		(primitive_site GLOBALSIG_X28Y2 GLOBALSIG internal 0)
	)
	(tile 21 74 HCLK_CLB_X28Y99 HCLK_CLBLM 0
	)
	(tile 21 75 HCLK_X29Y99 HCLK 1
		(primitive_site GLOBALSIG_X29Y2 GLOBALSIG internal 0)
	)
	(tile 21 76 HCLK_CLB_X29Y99 HCLK_CLBLL 0
	)
	(tile 21 77 HCLK_VBRK_X29Y99 HCLK_VBRK 0
	)
	(tile 21 78 HCLK_X30Y99 HCLK 1
		(primitive_site GLOBALSIG_X30Y2 GLOBALSIG internal 0)
	)
	(tile 21 79 HCLK_CLB_X30Y99 HCLK_CLBLL 0
	)
	(tile 21 80 HCLK_X31Y99 HCLK 1
		(primitive_site GLOBALSIG_X31Y2 GLOBALSIG internal 0)
	)
	(tile 21 81 HCLK_CLB_X31Y99 HCLK_CLBLL 0
	)
	(tile 21 82 HCLK_X32Y99 HCLK 1
		(primitive_site GLOBALSIG_X32Y2 GLOBALSIG internal 0)
	)
	(tile 21 83 HCLK_CLB_X32Y99 HCLK_CLBLL 0
	)
	(tile 21 84 HCLK_X33Y99 HCLK 1
		(primitive_site GLOBALSIG_X33Y2 GLOBALSIG internal 0)
	)
	(tile 21 85 HCLK_CLB_X33Y99 HCLK_CLBLL 0
	)
	(tile 21 86 HCLK_X34Y99 HCLK 1
		(primitive_site GLOBALSIG_X34Y2 GLOBALSIG internal 0)
	)
	(tile 21 87 HCLK_CLB_X34Y99 HCLK_CLBLL 0
	)
	(tile 21 88 HCLK_X35Y99 HCLK 1
		(primitive_site GLOBALSIG_X35Y2 GLOBALSIG internal 0)
	)
	(tile 21 89 HCLK_CLB_X35Y99 HCLK_CLBLL 0
	)
	(tile 21 90 HCLK_VFRAME_X35Y99 HCLK_VFRAME 0
	)
	(tile 21 91 HCLK_X36Y99 HCLK 1
		(primitive_site GLOBALSIG_X36Y2 GLOBALSIG internal 0)
	)
	(tile 21 92 HCLK_INT_INTERFACE_X36Y99 HCLK_INT_INTERFACE 0
	)
	(tile 21 93 HCLK_CMT_TOP_X36Y99 HCLK_CMT_TOP 24
		(primitive_site BUFHCE_X0Y24 BUFHCE internal 3)
		(primitive_site BUFHCE_X0Y25 BUFHCE internal 3)
		(primitive_site BUFHCE_X0Y26 BUFHCE internal 3)
		(primitive_site BUFHCE_X0Y27 BUFHCE internal 3)
		(primitive_site BUFHCE_X0Y28 BUFHCE internal 3)
		(primitive_site BUFHCE_X0Y29 BUFHCE internal 3)
		(primitive_site BUFHCE_X0Y30 BUFHCE internal 3)
		(primitive_site BUFHCE_X0Y31 BUFHCE internal 3)
		(primitive_site BUFHCE_X0Y32 BUFHCE internal 3)
		(primitive_site BUFHCE_X0Y33 BUFHCE internal 3)
		(primitive_site BUFHCE_X0Y34 BUFHCE internal 3)
		(primitive_site BUFHCE_X0Y35 BUFHCE internal 3)
		(primitive_site BUFHCE_X1Y35 BUFHCE internal 3)
		(primitive_site BUFHCE_X1Y34 BUFHCE internal 3)
		(primitive_site BUFHCE_X1Y33 BUFHCE internal 3)
		(primitive_site BUFHCE_X1Y32 BUFHCE internal 3)
		(primitive_site BUFHCE_X1Y31 BUFHCE internal 3)
		(primitive_site BUFHCE_X1Y30 BUFHCE internal 3)
		(primitive_site BUFHCE_X1Y29 BUFHCE internal 3)
		(primitive_site BUFHCE_X1Y28 BUFHCE internal 3)
		(primitive_site BUFHCE_X1Y27 BUFHCE internal 3)
		(primitive_site BUFHCE_X1Y26 BUFHCE internal 3)
		(primitive_site BUFHCE_X1Y25 BUFHCE internal 3)
		(primitive_site BUFHCE_X1Y24 BUFHCE internal 3)
	)
	(tile 21 94 HCLK_X37Y99 HCLK 1
		(primitive_site GLOBALSIG_X37Y2 GLOBALSIG internal 0)
	)
	(tile 21 95 HCLK_CLB_X37Y99 HCLK_CLBLM 0
	)
	(tile 21 96 HCLK_X38Y99 HCLK 1
		(primitive_site GLOBALSIG_X38Y2 GLOBALSIG internal 0)
	)
	(tile 21 97 HCLK_CLB_X38Y99 HCLK_CLBLL 0
	)
	(tile 21 98 HCLK_X39Y99 HCLK 1
		(primitive_site GLOBALSIG_X39Y2 GLOBALSIG internal 0)
	)
	(tile 21 99 HCLK_CLB_X39Y99 HCLK_CLBLM 0
	)
	(tile 21 100 HCLK_X40Y99 HCLK 1
		(primitive_site GLOBALSIG_X40Y2 GLOBALSIG internal 0)
	)
	(tile 21 101 HCLK_CLB_X40Y99 HCLK_CLBLL 0
	)
	(tile 21 102 HCLK_VBRK_X40Y99 HCLK_VBRK 0
	)
	(tile 21 103 HCLK_X41Y99 HCLK 1
		(primitive_site GLOBALSIG_X41Y2 GLOBALSIG internal 0)
	)
	(tile 21 104 HCLK_INT_INTERFACE_X41Y99 HCLK_INT_INTERFACE 0
	)
	(tile 21 105 HCLK_INNER_IOI_X41Y99 HCLK_INNER_IOI 10
		(primitive_site BUFO_X2Y4 BUFO internal 2)
		(primitive_site BUFO_X2Y5 BUFO internal 2)
		(primitive_site BUFIODQS_X2Y9 BUFIODQS internal 3)
		(primitive_site BUFIODQS_X2Y8 BUFIODQS internal 3)
		(primitive_site BUFIODQS_X2Y11 BUFIODQS internal 3)
		(primitive_site BUFIODQS_X2Y10 BUFIODQS internal 3)
		(primitive_site BUFR_X2Y4 BUFR internal 4)
		(primitive_site BUFR_X2Y5 BUFR internal 4)
		(primitive_site IDELAYCTRL_X2Y2 IDELAYCTRL internal 7)
		(primitive_site DCI_X2Y2 DCI internal 13)
	)
	(tile 21 106 HCLK_IOB_X41Y99 HCLK_IOB 0
	)
	(tile 21 107 HCLK_VBRK_X41Y99 HCLK_VBRK 0
	)
	(tile 21 108 HCLK_X42Y99 HCLK 1
		(primitive_site GLOBALSIG_X42Y2 GLOBALSIG internal 0)
	)
	(tile 21 109 HCLK_CLB_X42Y99 HCLK_CLBLM_MGT 0
	)
	(tile 21 110 HCLK_X43Y99 HCLK 1
		(primitive_site GLOBALSIG_X43Y2 GLOBALSIG internal 0)
	)
	(tile 21 111 HCLK_CLB_X43Y99 HCLK_CLBLL 0
	)
	(tile 21 112 HCLK_X44Y99 HCLK 1
		(primitive_site GLOBALSIG_X44Y2 GLOBALSIG internal 0)
	)
	(tile 21 113 HCLK_INT_INTERFACE_X44Y99 HCLK_INT_INTERFACE 0
	)
	(tile 21 114 HCLK_BRAM_X44Y99 HCLK_BRAM 1
		(primitive_site PMVBRAM_X3Y2 PMVBRAM internal 7)
	)
	(tile 21 115 HCLK_X45Y99 HCLK 1
		(primitive_site GLOBALSIG_X45Y2 GLOBALSIG internal 0)
	)
	(tile 21 116 HCLK_CLB_X45Y99 HCLK_CLBLM 0
	)
	(tile 21 117 HCLK_X46Y99 HCLK 1
		(primitive_site GLOBALSIG_X46Y2 GLOBALSIG internal 0)
	)
	(tile 21 118 HCLK_CLB_X46Y99 HCLK_CLBLM 0
	)
	(tile 21 119 HCLK_X47Y99 HCLK 1
		(primitive_site GLOBALSIG_X47Y2 GLOBALSIG internal 0)
	)
	(tile 21 120 HCLK_INT_INTERFACE_X47Y99 HCLK_INT_INTERFACE 0
	)
	(tile 21 121 HCLK_DSP_X47Y99 HCLK_DSP 0
	)
	(tile 21 122 HCLK_VBRK_X47Y99 HCLK_VBRK 0
	)
	(tile 21 123 HCLK_X48Y99 HCLK 1
		(primitive_site GLOBALSIG_X48Y2 GLOBALSIG internal 0)
	)
	(tile 21 124 HCLK_CLB_X48Y99 HCLK_CLBLM 0
	)
	(tile 21 125 HCLK_X49Y99 HCLK 1
		(primitive_site GLOBALSIG_X49Y2 GLOBALSIG internal 0)
	)
	(tile 21 126 HCLK_CLB_X49Y99 HCLK_CLBLM 0
	)
	(tile 21 127 HCLK_X50Y99 HCLK 1
		(primitive_site GLOBALSIG_X50Y2 GLOBALSIG internal 0)
	)
	(tile 21 128 HCLK_INT_INTERFACE_X50Y99 HCLK_INT_INTERFACE 0
	)
	(tile 21 129 HCLK_BRAM_X50Y99 HCLK_BRAM 1
		(primitive_site PMVBRAM_X4Y2 PMVBRAM internal 7)
	)
	(tile 21 130 HCLK_X51Y99 HCLK 1
		(primitive_site GLOBALSIG_X51Y2 GLOBALSIG internal 0)
	)
	(tile 21 131 HCLK_CLB_X51Y99 HCLK_CLBLM 0
	)
	(tile 21 132 HCLK_X52Y99 HCLK 1
		(primitive_site GLOBALSIG_X52Y2 GLOBALSIG internal 0)
	)
	(tile 21 133 HCLK_CLB_X52Y99 HCLK_CLBLM 0
	)
	(tile 21 134 HCLK_X53Y99 HCLK 1
		(primitive_site GLOBALSIG_X53Y2 GLOBALSIG internal 0)
	)
	(tile 21 135 HCLK_INT_INTERFACE_X53Y99 HCLK_INT_INTERFACE 0
	)
	(tile 21 136 HCLK_DSP_X53Y99 HCLK_DSP 0
	)
	(tile 21 137 HCLK_VBRK_X53Y99 HCLK_VBRK 0
	)
	(tile 21 138 HCLK_QBUF_X54Y99 HCLK_QBUF_R 1
		(primitive_site GLOBALSIG_X54Y2 GLOBALSIG internal 0)
	)
	(tile 21 139 HCLK_CLB_X54Y99 HCLK_CLBLM 0
	)
	(tile 21 140 HCLK_X55Y99 HCLK 1
		(primitive_site GLOBALSIG_X55Y2 GLOBALSIG internal 0)
	)
	(tile 21 141 HCLK_CLB_X55Y99 HCLK_CLBLM 0
	)
	(tile 21 142 HCLK_X56Y99 HCLK 1
		(primitive_site GLOBALSIG_X56Y2 GLOBALSIG internal 0)
	)
	(tile 21 143 HCLK_CLB_X56Y99 HCLK_CLBLM 0
	)
	(tile 21 144 HCLK_X57Y99 HCLK 1
		(primitive_site GLOBALSIG_X57Y2 GLOBALSIG internal 0)
	)
	(tile 21 145 HCLK_CLB_X57Y99 HCLK_CLBLM 0
	)
	(tile 21 146 HCLK_X58Y99 HCLK 1
		(primitive_site GLOBALSIG_X58Y2 GLOBALSIG internal 0)
	)
	(tile 21 147 HCLK_INT_INTERFACE_X58Y99 HCLK_INT_INTERFACE 0
	)
	(tile 21 148 HCLK_DSP_X58Y99 HCLK_DSP 0
	)
	(tile 21 149 HCLK_VBRK_X58Y99 HCLK_VBRK 0
	)
	(tile 21 150 HCLK_X59Y99 HCLK 1
		(primitive_site GLOBALSIG_X59Y2 GLOBALSIG internal 0)
	)
	(tile 21 151 HCLK_CLB_X59Y99 HCLK_CLBLM 0
	)
	(tile 21 152 HCLK_X60Y99 HCLK 1
		(primitive_site GLOBALSIG_X60Y2 GLOBALSIG internal 0)
	)
	(tile 21 153 HCLK_CLB_X60Y99 HCLK_CLBLM 0
	)
	(tile 21 154 HCLK_X61Y99 HCLK 1
		(primitive_site GLOBALSIG_X61Y2 GLOBALSIG internal 0)
	)
	(tile 21 155 HCLK_INT_INTERFACE_X61Y99 HCLK_INT_INTERFACE 0
	)
	(tile 21 156 HCLK_BRAM_X61Y99 HCLK_BRAM 1
		(primitive_site PMVBRAM_X5Y2 PMVBRAM internal 7)
	)
	(tile 21 157 HCLK_X62Y99 HCLK 1
		(primitive_site GLOBALSIG_X62Y2 GLOBALSIG internal 0)
	)
	(tile 21 158 HCLK_CLB_X62Y99 HCLK_CLBLM 0
	)
	(tile 21 159 HCLK_X63Y99 HCLK 1
		(primitive_site GLOBALSIG_X63Y2 GLOBALSIG internal 0)
	)
	(tile 21 160 HCLK_CLB_X63Y99 HCLK_CLBLL 0
	)
	(tile 21 161 HCLK_VBRK_X63Y99 HCLK_VBRK 0
	)
	(tile 21 162 HCLK_X64Y99 HCLK 1
		(primitive_site GLOBALSIG_X64Y2 GLOBALSIG internal 0)
	)
	(tile 21 163 HCLK_CLB_X64Y99 HCLK_CLBLM_MGT 0
	)
	(tile 21 164 HCLK_X65Y99 HCLK 1
		(primitive_site GLOBALSIG_X65Y2 GLOBALSIG internal 0)
	)
	(tile 21 165 HCLK_CLB_X65Y99 HCLK_CLBLL 0
	)
	(tile 21 166 HCLK_X66Y99 HCLK 1
		(primitive_site GLOBALSIG_X66Y2 GLOBALSIG internal 0)
	)
	(tile 21 167 HCLK_CLB_X66Y99 HCLK_CLBLL 0
	)
	(tile 21 168 HCLK_X67Y99 HCLK 1
		(primitive_site GLOBALSIG_X67Y2 GLOBALSIG internal 0)
	)
	(tile 21 169 HCLK_CLB_X67Y99 HCLK_CLBLM 0
	)
	(tile 21 170 HCLK_X68Y99 HCLK 1
		(primitive_site GLOBALSIG_X68Y2 GLOBALSIG internal 0)
	)
	(tile 21 171 HCLK_CLB_X68Y99 HCLK_CLBLL 0
	)
	(tile 21 172 HCLK_X69Y99 HCLK 1
		(primitive_site GLOBALSIG_X69Y2 GLOBALSIG internal 0)
	)
	(tile 21 173 HCLK_INT_INTERFACE_X69Y99 HCLK_INT_INTERFACE 0
	)
	(tile 21 174 HCLK_BRAM_X69Y99 HCLK_BRAM 1
		(primitive_site PMVBRAM_X6Y2 PMVBRAM internal 7)
	)
	(tile 21 175 HCLK_X70Y99 HCLK 1
		(primitive_site GLOBALSIG_X70Y2 GLOBALSIG internal 0)
	)
	(tile 21 176 HCLK_INT_INTERFACE_X70Y99 HCLK_INT_INTERFACE 0
	)
	(tile 21 177 NULL_X177Y105 NULL 0
	)
	(tile 21 178 HCLK_GTX_X177Y105 HCLK_GTX 6
		(primitive_site IPAD_X1Y57 IPAD unbonded 1)
		(primitive_site IPAD_X1Y56 IPAD unbonded 1)
		(primitive_site IPAD_X1Y59 IPAD unbonded 1)
		(primitive_site IPAD_X1Y58 IPAD unbonded 1)
		(primitive_site IBUFDS_GTXE1_X0Y5 IBUFDS_GTXE1 internal 6)
		(primitive_site IBUFDS_GTXE1_X0Y4 IBUFDS_GTXE1 internal 6)
	)
	(tile 22 0 NULL_X0Y104 NULL 0
	)
	(tile 22 1 NULL_X1Y104 NULL 0
	)
	(tile 22 2 L_TERM_INT_X0Y99 L_TERM_INT 0
	)
	(tile 22 3 INT_X0Y99 INT 1
		(primitive_site TIEOFF_X0Y99 TIEOFF internal 2)
	)
	(tile 22 4 IOI_L_INT_INTERFACE_X0Y99 IOI_L_INT_INTERFACE 0
	)
	(tile 22 5 VBRK_X0Y99 VBRK 0
	)
	(tile 22 6 INT_X1Y99 INT 1
		(primitive_site TIEOFF_X1Y99 TIEOFF internal 2)
	)
	(tile 22 7 CLBLM_X1Y99 CLBLM 2
		(primitive_site SLICE_X0Y99 SLICEM internal 50)
		(primitive_site SLICE_X1Y99 SLICEL internal 45)
	)
	(tile 22 8 INT_X2Y99 INT 1
		(primitive_site TIEOFF_X2Y99 TIEOFF internal 2)
	)
	(tile 22 9 CLBLL_X2Y99 CLBLL 2
		(primitive_site SLICE_X2Y99 SLICEL internal 45)
		(primitive_site SLICE_X3Y99 SLICEL internal 45)
	)
	(tile 22 10 INT_X3Y99 INT 1
		(primitive_site TIEOFF_X3Y99 TIEOFF internal 2)
	)
	(tile 22 11 CLBLM_X3Y99 CLBLM 2
		(primitive_site SLICE_X4Y99 SLICEM internal 50)
		(primitive_site SLICE_X5Y99 SLICEL internal 45)
	)
	(tile 22 12 INT_X4Y99 INT 1
		(primitive_site TIEOFF_X4Y99 TIEOFF internal 2)
	)
	(tile 22 13 CLBLL_X4Y99 CLBLL 2
		(primitive_site SLICE_X6Y99 SLICEL internal 45)
		(primitive_site SLICE_X7Y99 SLICEL internal 45)
	)
	(tile 22 14 INT_X5Y99 INT 1
		(primitive_site TIEOFF_X5Y99 TIEOFF internal 2)
	)
	(tile 22 15 INT_INTERFACE_X5Y99 INT_INTERFACE 0
	)
	(tile 22 16 NULL_X16Y104 NULL 0
	)
	(tile 22 17 INT_X6Y99 INT 1
		(primitive_site TIEOFF_X6Y99 TIEOFF internal 2)
	)
	(tile 22 18 CLBLM_X6Y99 CLBLM 2
		(primitive_site SLICE_X8Y99 SLICEM internal 50)
		(primitive_site SLICE_X9Y99 SLICEL internal 45)
	)
	(tile 22 19 INT_X7Y99 INT 1
		(primitive_site TIEOFF_X7Y99 TIEOFF internal 2)
	)
	(tile 22 20 CLBLM_X7Y99 CLBLM 2
		(primitive_site SLICE_X10Y99 SLICEM internal 50)
		(primitive_site SLICE_X11Y99 SLICEL internal 45)
	)
	(tile 22 21 VBRK_X7Y99 VBRK 0
	)
	(tile 22 22 INT_X8Y99 INT 1
		(primitive_site TIEOFF_X8Y99 TIEOFF internal 2)
	)
	(tile 22 23 INT_INTERFACE_X8Y99 INT_INTERFACE 0
	)
	(tile 22 24 NULL_X24Y104 NULL 0
	)
	(tile 22 25 INT_X9Y99 INT 1
		(primitive_site TIEOFF_X10Y99 TIEOFF internal 2)
	)
	(tile 22 26 CLBLM_X9Y99 CLBLM 2
		(primitive_site SLICE_X12Y99 SLICEM internal 50)
		(primitive_site SLICE_X13Y99 SLICEL internal 45)
	)
	(tile 22 27 INT_X10Y99 INT 1
		(primitive_site TIEOFF_X11Y99 TIEOFF internal 2)
	)
	(tile 22 28 CLBLM_X10Y99 CLBLM 2
		(primitive_site SLICE_X14Y99 SLICEM internal 50)
		(primitive_site SLICE_X15Y99 SLICEL internal 45)
	)
	(tile 22 29 INT_X11Y99 INT 1
		(primitive_site TIEOFF_X12Y99 TIEOFF internal 2)
	)
	(tile 22 30 CLBLM_X11Y99 CLBLM 2
		(primitive_site SLICE_X16Y99 SLICEM internal 50)
		(primitive_site SLICE_X17Y99 SLICEL internal 45)
	)
	(tile 22 31 INT_X12Y99 INT 1
		(primitive_site TIEOFF_X13Y99 TIEOFF internal 2)
	)
	(tile 22 32 CLBLM_X12Y99 CLBLM 2
		(primitive_site SLICE_X18Y99 SLICEM internal 50)
		(primitive_site SLICE_X19Y99 SLICEL internal 45)
	)
	(tile 22 33 VBRK_X12Y99 VBRK 0
	)
	(tile 22 34 INT_X13Y99 INT 1
		(primitive_site TIEOFF_X14Y99 TIEOFF internal 2)
	)
	(tile 22 35 INT_INTERFACE_X13Y99 INT_INTERFACE 0
	)
	(tile 22 36 NULL_X36Y104 NULL 0
	)
	(tile 22 37 INT_X14Y99 INT 1
		(primitive_site TIEOFF_X16Y99 TIEOFF internal 2)
	)
	(tile 22 38 CLBLM_X14Y99 CLBLM 2
		(primitive_site SLICE_X20Y99 SLICEM internal 50)
		(primitive_site SLICE_X21Y99 SLICEL internal 45)
	)
	(tile 22 39 INT_X15Y99 INT 1
		(primitive_site TIEOFF_X17Y99 TIEOFF internal 2)
	)
	(tile 22 40 CLBLM_X15Y99 CLBLM 2
		(primitive_site SLICE_X22Y99 SLICEM internal 50)
		(primitive_site SLICE_X23Y99 SLICEL internal 45)
	)
	(tile 22 41 INT_X16Y99 INT 1
		(primitive_site TIEOFF_X18Y99 TIEOFF internal 2)
	)
	(tile 22 42 INT_INTERFACE_X16Y99 INT_INTERFACE 0
	)
	(tile 22 43 NULL_X43Y104 NULL 0
	)
	(tile 22 44 INT_X17Y99 INT 1
		(primitive_site TIEOFF_X19Y99 TIEOFF internal 2)
	)
	(tile 22 45 CLBLM_X17Y99 CLBLM 2
		(primitive_site SLICE_X24Y99 SLICEM internal 50)
		(primitive_site SLICE_X25Y99 SLICEL internal 45)
	)
	(tile 22 46 INT_X18Y99 INT 1
		(primitive_site TIEOFF_X20Y99 TIEOFF internal 2)
	)
	(tile 22 47 CLBLM_X18Y99 CLBLM 2
		(primitive_site SLICE_X26Y99 SLICEM internal 50)
		(primitive_site SLICE_X27Y99 SLICEL internal 45)
	)
	(tile 22 48 VBRK_X18Y99 VBRK 0
	)
	(tile 22 49 INT_X19Y99 INT 1
		(primitive_site TIEOFF_X21Y99 TIEOFF internal 2)
	)
	(tile 22 50 INT_INTERFACE_X19Y99 INT_INTERFACE 0
	)
	(tile 22 51 NULL_X51Y104 NULL 0
	)
	(tile 22 52 INT_X20Y99 INT 1
		(primitive_site TIEOFF_X23Y99 TIEOFF internal 2)
	)
	(tile 22 53 CLBLM_X20Y99 CLBLM 2
		(primitive_site SLICE_X28Y99 SLICEM internal 50)
		(primitive_site SLICE_X29Y99 SLICEL internal 45)
	)
	(tile 22 54 INT_X21Y99 INT 1
		(primitive_site TIEOFF_X24Y99 TIEOFF internal 2)
	)
	(tile 22 55 CLBLM_X21Y99 CLBLM 2
		(primitive_site SLICE_X30Y99 SLICEM internal 50)
		(primitive_site SLICE_X31Y99 SLICEL internal 45)
	)
	(tile 22 56 INT_X22Y99 INT 1
		(primitive_site TIEOFF_X25Y99 TIEOFF internal 2)
	)
	(tile 22 57 INT_INTERFACE_X22Y99 INT_INTERFACE 0
	)
	(tile 22 58 NULL_X58Y104 NULL 0
	)
	(tile 22 59 INT_X23Y99 INT 1
		(primitive_site TIEOFF_X26Y99 TIEOFF internal 2)
	)
	(tile 22 60 CLBLM_X23Y99 CLBLM 2
		(primitive_site SLICE_X32Y99 SLICEM internal 50)
		(primitive_site SLICE_X33Y99 SLICEL internal 45)
	)
	(tile 22 61 INT_X24Y99 INT 1
		(primitive_site TIEOFF_X27Y99 TIEOFF internal 2)
	)
	(tile 22 62 CLBLL_X24Y99 CLBLL 2
		(primitive_site SLICE_X34Y99 SLICEL internal 45)
		(primitive_site SLICE_X35Y99 SLICEL internal 45)
	)
	(tile 22 63 VBRK_X24Y99 VBRK 0
	)
	(tile 22 64 NULL_X64Y104 NULL 0
	)
	(tile 22 65 NULL_X65Y104 NULL 0
	)
	(tile 22 66 INT_X25Y99 INT 1
		(primitive_site TIEOFF_X28Y99 TIEOFF internal 2)
	)
	(tile 22 67 IOI_L_INT_INTERFACE_X25Y99 IOI_L_INT_INTERFACE 0
	)
	(tile 22 68 VBRK_X25Y99 VBRK 0
	)
	(tile 22 69 INT_X26Y99 INT 1
		(primitive_site TIEOFF_X29Y99 TIEOFF internal 2)
	)
	(tile 22 70 CLBLM_X26Y99 CLBLM 2
		(primitive_site SLICE_X36Y99 SLICEM internal 50)
		(primitive_site SLICE_X37Y99 SLICEL internal 45)
	)
	(tile 22 71 INT_X27Y99 INT 1
		(primitive_site TIEOFF_X30Y99 TIEOFF internal 2)
	)
	(tile 22 72 CLBLL_X27Y99 CLBLL 2
		(primitive_site SLICE_X38Y99 SLICEL internal 45)
		(primitive_site SLICE_X39Y99 SLICEL internal 45)
	)
	(tile 22 73 INT_X28Y99 INT 1
		(primitive_site TIEOFF_X31Y99 TIEOFF internal 2)
	)
	(tile 22 74 CLBLM_X28Y99 CLBLM 2
		(primitive_site SLICE_X40Y99 SLICEM internal 50)
		(primitive_site SLICE_X41Y99 SLICEL internal 45)
	)
	(tile 22 75 INT_X29Y99 INT 1
		(primitive_site TIEOFF_X32Y99 TIEOFF internal 2)
	)
	(tile 22 76 CLBLL_X29Y99 CLBLL 2
		(primitive_site SLICE_X42Y99 SLICEL internal 45)
		(primitive_site SLICE_X43Y99 SLICEL internal 45)
	)
	(tile 22 77 VBRK_X29Y99 VBRK 0
	)
	(tile 22 78 INT_X30Y99 INT 1
		(primitive_site TIEOFF_X33Y99 TIEOFF internal 2)
	)
	(tile 22 79 CLBLL_X30Y99 CLBLL 2
		(primitive_site SLICE_X44Y99 SLICEL internal 45)
		(primitive_site SLICE_X45Y99 SLICEL internal 45)
	)
	(tile 22 80 INT_X31Y99 INT 1
		(primitive_site TIEOFF_X34Y99 TIEOFF internal 2)
	)
	(tile 22 81 CLBLL_X31Y99 CLBLL 2
		(primitive_site SLICE_X46Y99 SLICEL internal 45)
		(primitive_site SLICE_X47Y99 SLICEL internal 45)
	)
	(tile 22 82 INT_X32Y99 INT 1
		(primitive_site TIEOFF_X35Y99 TIEOFF internal 2)
	)
	(tile 22 83 CLBLL_X32Y99 CLBLL 2
		(primitive_site SLICE_X48Y99 SLICEL internal 45)
		(primitive_site SLICE_X49Y99 SLICEL internal 45)
	)
	(tile 22 84 INT_X33Y99 INT 1
		(primitive_site TIEOFF_X36Y99 TIEOFF internal 2)
	)
	(tile 22 85 CLBLL_X33Y99 CLBLL 2
		(primitive_site SLICE_X50Y99 SLICEL internal 45)
		(primitive_site SLICE_X51Y99 SLICEL internal 45)
	)
	(tile 22 86 INT_X34Y99 INT 1
		(primitive_site TIEOFF_X37Y99 TIEOFF internal 2)
	)
	(tile 22 87 CLBLL_X34Y99 CLBLL 2
		(primitive_site SLICE_X52Y99 SLICEL internal 45)
		(primitive_site SLICE_X53Y99 SLICEL internal 45)
	)
	(tile 22 88 INT_X35Y99 INT 1
		(primitive_site TIEOFF_X38Y99 TIEOFF internal 2)
	)
	(tile 22 89 CLBLL_X35Y99 CLBLL 2
		(primitive_site SLICE_X54Y99 SLICEL internal 45)
		(primitive_site SLICE_X55Y99 SLICEL internal 45)
	)
	(tile 22 90 VFRAME_NOMON_X35Y99 VFRAME_NOMON 0
	)
	(tile 22 91 INT_X36Y99 INT 1
		(primitive_site TIEOFF_X39Y99 TIEOFF internal 2)
	)
	(tile 22 92 INT_INTERFACE_X36Y99 INT_INTERFACE 0
	)
	(tile 22 93 NULL_X93Y104 NULL 0
	)
	(tile 22 94 INT_X37Y99 INT 1
		(primitive_site TIEOFF_X40Y99 TIEOFF internal 2)
	)
	(tile 22 95 CLBLM_X37Y99 CLBLM 2
		(primitive_site SLICE_X56Y99 SLICEM internal 50)
		(primitive_site SLICE_X57Y99 SLICEL internal 45)
	)
	(tile 22 96 INT_X38Y99 INT 1
		(primitive_site TIEOFF_X41Y99 TIEOFF internal 2)
	)
	(tile 22 97 CLBLL_X38Y99 CLBLL 2
		(primitive_site SLICE_X58Y99 SLICEL internal 45)
		(primitive_site SLICE_X59Y99 SLICEL internal 45)
	)
	(tile 22 98 INT_X39Y99 INT 1
		(primitive_site TIEOFF_X42Y99 TIEOFF internal 2)
	)
	(tile 22 99 CLBLM_X39Y99 CLBLM 2
		(primitive_site SLICE_X60Y99 SLICEM internal 50)
		(primitive_site SLICE_X61Y99 SLICEL internal 45)
	)
	(tile 22 100 INT_X40Y99 INT 1
		(primitive_site TIEOFF_X43Y99 TIEOFF internal 2)
	)
	(tile 22 101 CLBLL_X40Y99 CLBLL 2
		(primitive_site SLICE_X62Y99 SLICEL internal 45)
		(primitive_site SLICE_X63Y99 SLICEL internal 45)
	)
	(tile 22 102 VBRK_X40Y99 VBRK 0
	)
	(tile 22 103 INT_X41Y99 INT 1
		(primitive_site TIEOFF_X44Y99 TIEOFF internal 2)
	)
	(tile 22 104 INT_INTERFACE_X41Y99 INT_INTERFACE 0
	)
	(tile 22 105 NULL_X105Y104 NULL 0
	)
	(tile 22 106 NULL_X106Y104 NULL 0
	)
	(tile 22 107 VBRK_X106Y104 VBRK 0
	)
	(tile 22 108 INT_X42Y99 INT 1
		(primitive_site TIEOFF_X45Y99 TIEOFF internal 2)
	)
	(tile 22 109 CLBLM_X42Y99 CLBLM 2
		(primitive_site SLICE_X64Y99 SLICEM internal 50)
		(primitive_site SLICE_X65Y99 SLICEL internal 45)
	)
	(tile 22 110 INT_X43Y99 INT 1
		(primitive_site TIEOFF_X46Y99 TIEOFF internal 2)
	)
	(tile 22 111 CLBLL_X43Y99 CLBLL 2
		(primitive_site SLICE_X66Y99 SLICEL internal 45)
		(primitive_site SLICE_X67Y99 SLICEL internal 45)
	)
	(tile 22 112 INT_X44Y99 INT 1
		(primitive_site TIEOFF_X47Y99 TIEOFF internal 2)
	)
	(tile 22 113 INT_INTERFACE_X44Y99 INT_INTERFACE 0
	)
	(tile 22 114 NULL_X114Y104 NULL 0
	)
	(tile 22 115 INT_X45Y99 INT 1
		(primitive_site TIEOFF_X48Y99 TIEOFF internal 2)
	)
	(tile 22 116 CLBLM_X45Y99 CLBLM 2
		(primitive_site SLICE_X68Y99 SLICEM internal 50)
		(primitive_site SLICE_X69Y99 SLICEL internal 45)
	)
	(tile 22 117 INT_X46Y99 INT 1
		(primitive_site TIEOFF_X49Y99 TIEOFF internal 2)
	)
	(tile 22 118 CLBLM_X46Y99 CLBLM 2
		(primitive_site SLICE_X70Y99 SLICEM internal 50)
		(primitive_site SLICE_X71Y99 SLICEL internal 45)
	)
	(tile 22 119 INT_X47Y99 INT 1
		(primitive_site TIEOFF_X50Y99 TIEOFF internal 2)
	)
	(tile 22 120 INT_INTERFACE_X47Y99 INT_INTERFACE 0
	)
	(tile 22 121 NULL_X121Y104 NULL 0
	)
	(tile 22 122 VBRK_X47Y99 VBRK 0
	)
	(tile 22 123 INT_X48Y99 INT 1
		(primitive_site TIEOFF_X52Y99 TIEOFF internal 2)
	)
	(tile 22 124 CLBLM_X48Y99 CLBLM 2
		(primitive_site SLICE_X72Y99 SLICEM internal 50)
		(primitive_site SLICE_X73Y99 SLICEL internal 45)
	)
	(tile 22 125 INT_X49Y99 INT 1
		(primitive_site TIEOFF_X53Y99 TIEOFF internal 2)
	)
	(tile 22 126 CLBLM_X49Y99 CLBLM 2
		(primitive_site SLICE_X74Y99 SLICEM internal 50)
		(primitive_site SLICE_X75Y99 SLICEL internal 45)
	)
	(tile 22 127 INT_X50Y99 INT 1
		(primitive_site TIEOFF_X54Y99 TIEOFF internal 2)
	)
	(tile 22 128 INT_INTERFACE_X50Y99 INT_INTERFACE 0
	)
	(tile 22 129 NULL_X129Y104 NULL 0
	)
	(tile 22 130 INT_X51Y99 INT 1
		(primitive_site TIEOFF_X55Y99 TIEOFF internal 2)
	)
	(tile 22 131 CLBLM_X51Y99 CLBLM 2
		(primitive_site SLICE_X76Y99 SLICEM internal 50)
		(primitive_site SLICE_X77Y99 SLICEL internal 45)
	)
	(tile 22 132 INT_X52Y99 INT 1
		(primitive_site TIEOFF_X56Y99 TIEOFF internal 2)
	)
	(tile 22 133 CLBLM_X52Y99 CLBLM 2
		(primitive_site SLICE_X78Y99 SLICEM internal 50)
		(primitive_site SLICE_X79Y99 SLICEL internal 45)
	)
	(tile 22 134 INT_X53Y99 INT 1
		(primitive_site TIEOFF_X57Y99 TIEOFF internal 2)
	)
	(tile 22 135 INT_INTERFACE_X53Y99 INT_INTERFACE 0
	)
	(tile 22 136 NULL_X136Y104 NULL 0
	)
	(tile 22 137 VBRK_X53Y99 VBRK 0
	)
	(tile 22 138 INT_X54Y99 INT 1
		(primitive_site TIEOFF_X59Y99 TIEOFF internal 2)
	)
	(tile 22 139 CLBLM_X54Y99 CLBLM 2
		(primitive_site SLICE_X80Y99 SLICEM internal 50)
		(primitive_site SLICE_X81Y99 SLICEL internal 45)
	)
	(tile 22 140 INT_X55Y99 INT 1
		(primitive_site TIEOFF_X60Y99 TIEOFF internal 2)
	)
	(tile 22 141 CLBLM_X55Y99 CLBLM 2
		(primitive_site SLICE_X82Y99 SLICEM internal 50)
		(primitive_site SLICE_X83Y99 SLICEL internal 45)
	)
	(tile 22 142 INT_X56Y99 INT 1
		(primitive_site TIEOFF_X61Y99 TIEOFF internal 2)
	)
	(tile 22 143 CLBLM_X56Y99 CLBLM 2
		(primitive_site SLICE_X84Y99 SLICEM internal 50)
		(primitive_site SLICE_X85Y99 SLICEL internal 45)
	)
	(tile 22 144 INT_X57Y99 INT 1
		(primitive_site TIEOFF_X62Y99 TIEOFF internal 2)
	)
	(tile 22 145 CLBLM_X57Y99 CLBLM 2
		(primitive_site SLICE_X86Y99 SLICEM internal 50)
		(primitive_site SLICE_X87Y99 SLICEL internal 45)
	)
	(tile 22 146 INT_X58Y99 INT 1
		(primitive_site TIEOFF_X63Y99 TIEOFF internal 2)
	)
	(tile 22 147 INT_INTERFACE_X58Y99 INT_INTERFACE 0
	)
	(tile 22 148 NULL_X148Y104 NULL 0
	)
	(tile 22 149 VBRK_X58Y99 VBRK 0
	)
	(tile 22 150 INT_X59Y99 INT 1
		(primitive_site TIEOFF_X65Y99 TIEOFF internal 2)
	)
	(tile 22 151 CLBLM_X59Y99 CLBLM 2
		(primitive_site SLICE_X88Y99 SLICEM internal 50)
		(primitive_site SLICE_X89Y99 SLICEL internal 45)
	)
	(tile 22 152 INT_X60Y99 INT 1
		(primitive_site TIEOFF_X66Y99 TIEOFF internal 2)
	)
	(tile 22 153 CLBLM_X60Y99 CLBLM 2
		(primitive_site SLICE_X90Y99 SLICEM internal 50)
		(primitive_site SLICE_X91Y99 SLICEL internal 45)
	)
	(tile 22 154 INT_X61Y99 INT 1
		(primitive_site TIEOFF_X67Y99 TIEOFF internal 2)
	)
	(tile 22 155 INT_INTERFACE_X61Y99 INT_INTERFACE 0
	)
	(tile 22 156 NULL_X156Y104 NULL 0
	)
	(tile 22 157 INT_X62Y99 INT 1
		(primitive_site TIEOFF_X68Y99 TIEOFF internal 2)
	)
	(tile 22 158 CLBLM_X62Y99 CLBLM 2
		(primitive_site SLICE_X92Y99 SLICEM internal 50)
		(primitive_site SLICE_X93Y99 SLICEL internal 45)
	)
	(tile 22 159 INT_X63Y99 INT 1
		(primitive_site TIEOFF_X69Y99 TIEOFF internal 2)
	)
	(tile 22 160 CLBLL_X63Y99 CLBLL 2
		(primitive_site SLICE_X94Y99 SLICEL internal 45)
		(primitive_site SLICE_X95Y99 SLICEL internal 45)
	)
	(tile 22 161 VBRK_X63Y99 VBRK 0
	)
	(tile 22 162 INT_X64Y99 INT 1
		(primitive_site TIEOFF_X70Y99 TIEOFF internal 2)
	)
	(tile 22 163 CLBLM_X64Y99 CLBLM 2
		(primitive_site SLICE_X96Y99 SLICEM internal 50)
		(primitive_site SLICE_X97Y99 SLICEL internal 45)
	)
	(tile 22 164 INT_X65Y99 INT 1
		(primitive_site TIEOFF_X71Y99 TIEOFF internal 2)
	)
	(tile 22 165 CLBLL_X65Y99 CLBLL 2
		(primitive_site SLICE_X98Y99 SLICEL internal 45)
		(primitive_site SLICE_X99Y99 SLICEL internal 45)
	)
	(tile 22 166 INT_X66Y99 INT 1
		(primitive_site TIEOFF_X72Y99 TIEOFF internal 2)
	)
	(tile 22 167 CLBLL_X66Y99 CLBLL 2
		(primitive_site SLICE_X100Y99 SLICEL internal 45)
		(primitive_site SLICE_X101Y99 SLICEL internal 45)
	)
	(tile 22 168 INT_X67Y99 INT 1
		(primitive_site TIEOFF_X73Y99 TIEOFF internal 2)
	)
	(tile 22 169 CLBLM_X67Y99 CLBLM 2
		(primitive_site SLICE_X102Y99 SLICEM internal 50)
		(primitive_site SLICE_X103Y99 SLICEL internal 45)
	)
	(tile 22 170 INT_X68Y99 INT 1
		(primitive_site TIEOFF_X74Y99 TIEOFF internal 2)
	)
	(tile 22 171 CLBLL_X68Y99 CLBLL 2
		(primitive_site SLICE_X104Y99 SLICEL internal 45)
		(primitive_site SLICE_X105Y99 SLICEL internal 45)
	)
	(tile 22 172 INT_X69Y99 INT 1
		(primitive_site TIEOFF_X75Y99 TIEOFF internal 2)
	)
	(tile 22 173 EMAC_INT_INTERFACE_X69Y99 EMAC_INT_INTERFACE 0
	)
	(tile 22 174 NULL_X174Y104 NULL 0
	)
	(tile 22 175 INT_X70Y99 INT 1
		(primitive_site TIEOFF_X76Y99 TIEOFF internal 2)
	)
	(tile 22 176 GTX_INT_INTERFACE_X70Y99 GTX_INT_INTERFACE 0
	)
	(tile 22 177 R_TERM_INT_X70Y99 R_TERM_INT 0
	)
	(tile 22 178 NULL_X178Y104 NULL 0
	)
	(tile 23 0 LIOB_X0Y98 LIOB 2
		(primitive_site IOB_X0Y98 IOBS unbonded 13)
		(primitive_site IOB_X0Y99 IOBM unbonded 13)
	)
	(tile 23 1 LIOI_X0Y98 LIOI 6
		(primitive_site IODELAY_X0Y98 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y98 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y99 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y99 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y99 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y98 OLOGICE1 internal 32)
	)
	(tile 23 2 L_TERM_INT_X0Y98 L_TERM_INT 0
	)
	(tile 23 3 INT_X0Y98 INT 1
		(primitive_site TIEOFF_X0Y98 TIEOFF internal 2)
	)
	(tile 23 4 IOI_L_INT_INTERFACE_X0Y98 IOI_L_INT_INTERFACE 0
	)
	(tile 23 5 VBRK_X0Y98 VBRK 0
	)
	(tile 23 6 INT_X1Y98 INT 1
		(primitive_site TIEOFF_X1Y98 TIEOFF internal 2)
	)
	(tile 23 7 CLBLM_X1Y98 CLBLM 2
		(primitive_site SLICE_X0Y98 SLICEM internal 50)
		(primitive_site SLICE_X1Y98 SLICEL internal 45)
	)
	(tile 23 8 INT_X2Y98 INT 1
		(primitive_site TIEOFF_X2Y98 TIEOFF internal 2)
	)
	(tile 23 9 CLBLL_X2Y98 CLBLL 2
		(primitive_site SLICE_X2Y98 SLICEL internal 45)
		(primitive_site SLICE_X3Y98 SLICEL internal 45)
	)
	(tile 23 10 INT_X3Y98 INT 1
		(primitive_site TIEOFF_X3Y98 TIEOFF internal 2)
	)
	(tile 23 11 CLBLM_X3Y98 CLBLM 2
		(primitive_site SLICE_X4Y98 SLICEM internal 50)
		(primitive_site SLICE_X5Y98 SLICEL internal 45)
	)
	(tile 23 12 INT_X4Y98 INT 1
		(primitive_site TIEOFF_X4Y98 TIEOFF internal 2)
	)
	(tile 23 13 CLBLL_X4Y98 CLBLL 2
		(primitive_site SLICE_X6Y98 SLICEL internal 45)
		(primitive_site SLICE_X7Y98 SLICEL internal 45)
	)
	(tile 23 14 INT_X5Y98 INT 1
		(primitive_site TIEOFF_X5Y98 TIEOFF internal 2)
	)
	(tile 23 15 INT_INTERFACE_X5Y98 INT_INTERFACE 0
	)
	(tile 23 16 NULL_X16Y103 NULL 0
	)
	(tile 23 17 INT_X6Y98 INT 1
		(primitive_site TIEOFF_X6Y98 TIEOFF internal 2)
	)
	(tile 23 18 CLBLM_X6Y98 CLBLM 2
		(primitive_site SLICE_X8Y98 SLICEM internal 50)
		(primitive_site SLICE_X9Y98 SLICEL internal 45)
	)
	(tile 23 19 INT_X7Y98 INT 1
		(primitive_site TIEOFF_X7Y98 TIEOFF internal 2)
	)
	(tile 23 20 CLBLM_X7Y98 CLBLM 2
		(primitive_site SLICE_X10Y98 SLICEM internal 50)
		(primitive_site SLICE_X11Y98 SLICEL internal 45)
	)
	(tile 23 21 VBRK_X7Y98 VBRK 0
	)
	(tile 23 22 INT_X8Y98 INT 1
		(primitive_site TIEOFF_X8Y98 TIEOFF internal 2)
	)
	(tile 23 23 INT_INTERFACE_X8Y98 INT_INTERFACE 0
	)
	(tile 23 24 NULL_X24Y103 NULL 0
	)
	(tile 23 25 INT_X9Y98 INT 1
		(primitive_site TIEOFF_X10Y98 TIEOFF internal 2)
	)
	(tile 23 26 CLBLM_X9Y98 CLBLM 2
		(primitive_site SLICE_X12Y98 SLICEM internal 50)
		(primitive_site SLICE_X13Y98 SLICEL internal 45)
	)
	(tile 23 27 INT_X10Y98 INT 1
		(primitive_site TIEOFF_X11Y98 TIEOFF internal 2)
	)
	(tile 23 28 CLBLM_X10Y98 CLBLM 2
		(primitive_site SLICE_X14Y98 SLICEM internal 50)
		(primitive_site SLICE_X15Y98 SLICEL internal 45)
	)
	(tile 23 29 INT_X11Y98 INT 1
		(primitive_site TIEOFF_X12Y98 TIEOFF internal 2)
	)
	(tile 23 30 CLBLM_X11Y98 CLBLM 2
		(primitive_site SLICE_X16Y98 SLICEM internal 50)
		(primitive_site SLICE_X17Y98 SLICEL internal 45)
	)
	(tile 23 31 INT_X12Y98 INT 1
		(primitive_site TIEOFF_X13Y98 TIEOFF internal 2)
	)
	(tile 23 32 CLBLM_X12Y98 CLBLM 2
		(primitive_site SLICE_X18Y98 SLICEM internal 50)
		(primitive_site SLICE_X19Y98 SLICEL internal 45)
	)
	(tile 23 33 VBRK_X12Y98 VBRK 0
	)
	(tile 23 34 INT_X13Y98 INT 1
		(primitive_site TIEOFF_X14Y98 TIEOFF internal 2)
	)
	(tile 23 35 INT_INTERFACE_X13Y98 INT_INTERFACE 0
	)
	(tile 23 36 NULL_X36Y103 NULL 0
	)
	(tile 23 37 INT_X14Y98 INT 1
		(primitive_site TIEOFF_X16Y98 TIEOFF internal 2)
	)
	(tile 23 38 CLBLM_X14Y98 CLBLM 2
		(primitive_site SLICE_X20Y98 SLICEM internal 50)
		(primitive_site SLICE_X21Y98 SLICEL internal 45)
	)
	(tile 23 39 INT_X15Y98 INT 1
		(primitive_site TIEOFF_X17Y98 TIEOFF internal 2)
	)
	(tile 23 40 CLBLM_X15Y98 CLBLM 2
		(primitive_site SLICE_X22Y98 SLICEM internal 50)
		(primitive_site SLICE_X23Y98 SLICEL internal 45)
	)
	(tile 23 41 INT_X16Y98 INT 1
		(primitive_site TIEOFF_X18Y98 TIEOFF internal 2)
	)
	(tile 23 42 INT_INTERFACE_X16Y98 INT_INTERFACE 0
	)
	(tile 23 43 NULL_X43Y103 NULL 0
	)
	(tile 23 44 INT_X17Y98 INT 1
		(primitive_site TIEOFF_X19Y98 TIEOFF internal 2)
	)
	(tile 23 45 CLBLM_X17Y98 CLBLM 2
		(primitive_site SLICE_X24Y98 SLICEM internal 50)
		(primitive_site SLICE_X25Y98 SLICEL internal 45)
	)
	(tile 23 46 INT_X18Y98 INT 1
		(primitive_site TIEOFF_X20Y98 TIEOFF internal 2)
	)
	(tile 23 47 CLBLM_X18Y98 CLBLM 2
		(primitive_site SLICE_X26Y98 SLICEM internal 50)
		(primitive_site SLICE_X27Y98 SLICEL internal 45)
	)
	(tile 23 48 VBRK_X18Y98 VBRK 0
	)
	(tile 23 49 INT_X19Y98 INT 1
		(primitive_site TIEOFF_X21Y98 TIEOFF internal 2)
	)
	(tile 23 50 INT_INTERFACE_X19Y98 INT_INTERFACE 0
	)
	(tile 23 51 NULL_X51Y103 NULL 0
	)
	(tile 23 52 INT_X20Y98 INT 1
		(primitive_site TIEOFF_X23Y98 TIEOFF internal 2)
	)
	(tile 23 53 CLBLM_X20Y98 CLBLM 2
		(primitive_site SLICE_X28Y98 SLICEM internal 50)
		(primitive_site SLICE_X29Y98 SLICEL internal 45)
	)
	(tile 23 54 INT_X21Y98 INT 1
		(primitive_site TIEOFF_X24Y98 TIEOFF internal 2)
	)
	(tile 23 55 CLBLM_X21Y98 CLBLM 2
		(primitive_site SLICE_X30Y98 SLICEM internal 50)
		(primitive_site SLICE_X31Y98 SLICEL internal 45)
	)
	(tile 23 56 INT_X22Y98 INT 1
		(primitive_site TIEOFF_X25Y98 TIEOFF internal 2)
	)
	(tile 23 57 INT_INTERFACE_X22Y98 INT_INTERFACE 0
	)
	(tile 23 58 NULL_X58Y103 NULL 0
	)
	(tile 23 59 INT_X23Y98 INT 1
		(primitive_site TIEOFF_X26Y98 TIEOFF internal 2)
	)
	(tile 23 60 CLBLM_X23Y98 CLBLM 2
		(primitive_site SLICE_X32Y98 SLICEM internal 50)
		(primitive_site SLICE_X33Y98 SLICEL internal 45)
	)
	(tile 23 61 INT_X24Y98 INT 1
		(primitive_site TIEOFF_X27Y98 TIEOFF internal 2)
	)
	(tile 23 62 CLBLL_X24Y98 CLBLL 2
		(primitive_site SLICE_X34Y98 SLICEL internal 45)
		(primitive_site SLICE_X35Y98 SLICEL internal 45)
	)
	(tile 23 63 VBRK_X24Y98 VBRK 0
	)
	(tile 23 64 LIOB_FT_X25Y98 LIOB_FT 2
		(primitive_site IOB_X1Y98 IOBS unbonded 13)
		(primitive_site IOB_X1Y99 IOBM unbonded 13)
	)
	(tile 23 65 LIOI_X25Y98 LIOI 6
		(primitive_site IODELAY_X1Y98 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y98 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y99 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y99 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y99 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y98 OLOGICE1 internal 32)
	)
	(tile 23 66 INT_X25Y98 INT 1
		(primitive_site TIEOFF_X28Y98 TIEOFF internal 2)
	)
	(tile 23 67 IOI_L_INT_INTERFACE_X25Y98 IOI_L_INT_INTERFACE 0
	)
	(tile 23 68 VBRK_X25Y98 VBRK 0
	)
	(tile 23 69 INT_X26Y98 INT 1
		(primitive_site TIEOFF_X29Y98 TIEOFF internal 2)
	)
	(tile 23 70 CLBLM_X26Y98 CLBLM 2
		(primitive_site SLICE_X36Y98 SLICEM internal 50)
		(primitive_site SLICE_X37Y98 SLICEL internal 45)
	)
	(tile 23 71 INT_X27Y98 INT 1
		(primitive_site TIEOFF_X30Y98 TIEOFF internal 2)
	)
	(tile 23 72 CLBLL_X27Y98 CLBLL 2
		(primitive_site SLICE_X38Y98 SLICEL internal 45)
		(primitive_site SLICE_X39Y98 SLICEL internal 45)
	)
	(tile 23 73 INT_X28Y98 INT 1
		(primitive_site TIEOFF_X31Y98 TIEOFF internal 2)
	)
	(tile 23 74 CLBLM_X28Y98 CLBLM 2
		(primitive_site SLICE_X40Y98 SLICEM internal 50)
		(primitive_site SLICE_X41Y98 SLICEL internal 45)
	)
	(tile 23 75 INT_X29Y98 INT 1
		(primitive_site TIEOFF_X32Y98 TIEOFF internal 2)
	)
	(tile 23 76 CLBLL_X29Y98 CLBLL 2
		(primitive_site SLICE_X42Y98 SLICEL internal 45)
		(primitive_site SLICE_X43Y98 SLICEL internal 45)
	)
	(tile 23 77 VBRK_X29Y98 VBRK 0
	)
	(tile 23 78 INT_X30Y98 INT 1
		(primitive_site TIEOFF_X33Y98 TIEOFF internal 2)
	)
	(tile 23 79 CLBLL_X30Y98 CLBLL 2
		(primitive_site SLICE_X44Y98 SLICEL internal 45)
		(primitive_site SLICE_X45Y98 SLICEL internal 45)
	)
	(tile 23 80 INT_X31Y98 INT 1
		(primitive_site TIEOFF_X34Y98 TIEOFF internal 2)
	)
	(tile 23 81 CLBLL_X31Y98 CLBLL 2
		(primitive_site SLICE_X46Y98 SLICEL internal 45)
		(primitive_site SLICE_X47Y98 SLICEL internal 45)
	)
	(tile 23 82 INT_X32Y98 INT 1
		(primitive_site TIEOFF_X35Y98 TIEOFF internal 2)
	)
	(tile 23 83 CLBLL_X32Y98 CLBLL 2
		(primitive_site SLICE_X48Y98 SLICEL internal 45)
		(primitive_site SLICE_X49Y98 SLICEL internal 45)
	)
	(tile 23 84 INT_X33Y98 INT 1
		(primitive_site TIEOFF_X36Y98 TIEOFF internal 2)
	)
	(tile 23 85 CLBLL_X33Y98 CLBLL 2
		(primitive_site SLICE_X50Y98 SLICEL internal 45)
		(primitive_site SLICE_X51Y98 SLICEL internal 45)
	)
	(tile 23 86 INT_X34Y98 INT 1
		(primitive_site TIEOFF_X37Y98 TIEOFF internal 2)
	)
	(tile 23 87 CLBLL_X34Y98 CLBLL 2
		(primitive_site SLICE_X52Y98 SLICEL internal 45)
		(primitive_site SLICE_X53Y98 SLICEL internal 45)
	)
	(tile 23 88 INT_X35Y98 INT 1
		(primitive_site TIEOFF_X38Y98 TIEOFF internal 2)
	)
	(tile 23 89 CLBLL_X35Y98 CLBLL 2
		(primitive_site SLICE_X54Y98 SLICEL internal 45)
		(primitive_site SLICE_X55Y98 SLICEL internal 45)
	)
	(tile 23 90 VFRAME_NOMON_X35Y98 VFRAME_NOMON 0
	)
	(tile 23 91 INT_X36Y98 INT 1
		(primitive_site TIEOFF_X39Y98 TIEOFF internal 2)
	)
	(tile 23 92 INT_INTERFACE_X36Y98 INT_INTERFACE 0
	)
	(tile 23 93 NULL_X93Y103 NULL 0
	)
	(tile 23 94 INT_X37Y98 INT 1
		(primitive_site TIEOFF_X40Y98 TIEOFF internal 2)
	)
	(tile 23 95 CLBLM_X37Y98 CLBLM 2
		(primitive_site SLICE_X56Y98 SLICEM internal 50)
		(primitive_site SLICE_X57Y98 SLICEL internal 45)
	)
	(tile 23 96 INT_X38Y98 INT 1
		(primitive_site TIEOFF_X41Y98 TIEOFF internal 2)
	)
	(tile 23 97 CLBLL_X38Y98 CLBLL 2
		(primitive_site SLICE_X58Y98 SLICEL internal 45)
		(primitive_site SLICE_X59Y98 SLICEL internal 45)
	)
	(tile 23 98 INT_X39Y98 INT 1
		(primitive_site TIEOFF_X42Y98 TIEOFF internal 2)
	)
	(tile 23 99 CLBLM_X39Y98 CLBLM 2
		(primitive_site SLICE_X60Y98 SLICEM internal 50)
		(primitive_site SLICE_X61Y98 SLICEL internal 45)
	)
	(tile 23 100 INT_X40Y98 INT 1
		(primitive_site TIEOFF_X43Y98 TIEOFF internal 2)
	)
	(tile 23 101 CLBLL_X40Y98 CLBLL 2
		(primitive_site SLICE_X62Y98 SLICEL internal 45)
		(primitive_site SLICE_X63Y98 SLICEL internal 45)
	)
	(tile 23 102 VBRK_X40Y98 VBRK 0
	)
	(tile 23 103 INT_X41Y98 INT 1
		(primitive_site TIEOFF_X44Y98 TIEOFF internal 2)
	)
	(tile 23 104 INT_INTERFACE_X41Y98 INT_INTERFACE 0
	)
	(tile 23 105 RIOI_X41Y98 RIOI 6
		(primitive_site OLOGIC_X2Y98 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y98 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y98 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y99 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y99 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y99 ILOGICE1 internal 28)
	)
	(tile 23 106 RIOB_X41Y98 RIOB 2
		(primitive_site IOB_X2Y98 IOBS unbonded 13)
		(primitive_site IOB_X2Y99 IOBM unbonded 13)
	)
	(tile 23 107 VBRK_X41Y98 VBRK 0
	)
	(tile 23 108 INT_X42Y98 INT 1
		(primitive_site TIEOFF_X45Y98 TIEOFF internal 2)
	)
	(tile 23 109 CLBLM_X42Y98 CLBLM 2
		(primitive_site SLICE_X64Y98 SLICEM internal 50)
		(primitive_site SLICE_X65Y98 SLICEL internal 45)
	)
	(tile 23 110 INT_X43Y98 INT 1
		(primitive_site TIEOFF_X46Y98 TIEOFF internal 2)
	)
	(tile 23 111 CLBLL_X43Y98 CLBLL 2
		(primitive_site SLICE_X66Y98 SLICEL internal 45)
		(primitive_site SLICE_X67Y98 SLICEL internal 45)
	)
	(tile 23 112 INT_X44Y98 INT 1
		(primitive_site TIEOFF_X47Y98 TIEOFF internal 2)
	)
	(tile 23 113 INT_INTERFACE_X44Y98 INT_INTERFACE 0
	)
	(tile 23 114 NULL_X114Y103 NULL 0
	)
	(tile 23 115 INT_X45Y98 INT 1
		(primitive_site TIEOFF_X48Y98 TIEOFF internal 2)
	)
	(tile 23 116 CLBLM_X45Y98 CLBLM 2
		(primitive_site SLICE_X68Y98 SLICEM internal 50)
		(primitive_site SLICE_X69Y98 SLICEL internal 45)
	)
	(tile 23 117 INT_X46Y98 INT 1
		(primitive_site TIEOFF_X49Y98 TIEOFF internal 2)
	)
	(tile 23 118 CLBLM_X46Y98 CLBLM 2
		(primitive_site SLICE_X70Y98 SLICEM internal 50)
		(primitive_site SLICE_X71Y98 SLICEL internal 45)
	)
	(tile 23 119 INT_X47Y98 INT 1
		(primitive_site TIEOFF_X50Y98 TIEOFF internal 2)
	)
	(tile 23 120 INT_INTERFACE_X47Y98 INT_INTERFACE 0
	)
	(tile 23 121 NULL_X121Y103 NULL 0
	)
	(tile 23 122 VBRK_X47Y98 VBRK 0
	)
	(tile 23 123 INT_X48Y98 INT 1
		(primitive_site TIEOFF_X52Y98 TIEOFF internal 2)
	)
	(tile 23 124 CLBLM_X48Y98 CLBLM 2
		(primitive_site SLICE_X72Y98 SLICEM internal 50)
		(primitive_site SLICE_X73Y98 SLICEL internal 45)
	)
	(tile 23 125 INT_X49Y98 INT 1
		(primitive_site TIEOFF_X53Y98 TIEOFF internal 2)
	)
	(tile 23 126 CLBLM_X49Y98 CLBLM 2
		(primitive_site SLICE_X74Y98 SLICEM internal 50)
		(primitive_site SLICE_X75Y98 SLICEL internal 45)
	)
	(tile 23 127 INT_X50Y98 INT 1
		(primitive_site TIEOFF_X54Y98 TIEOFF internal 2)
	)
	(tile 23 128 INT_INTERFACE_X50Y98 INT_INTERFACE 0
	)
	(tile 23 129 NULL_X129Y103 NULL 0
	)
	(tile 23 130 INT_X51Y98 INT 1
		(primitive_site TIEOFF_X55Y98 TIEOFF internal 2)
	)
	(tile 23 131 CLBLM_X51Y98 CLBLM 2
		(primitive_site SLICE_X76Y98 SLICEM internal 50)
		(primitive_site SLICE_X77Y98 SLICEL internal 45)
	)
	(tile 23 132 INT_X52Y98 INT 1
		(primitive_site TIEOFF_X56Y98 TIEOFF internal 2)
	)
	(tile 23 133 CLBLM_X52Y98 CLBLM 2
		(primitive_site SLICE_X78Y98 SLICEM internal 50)
		(primitive_site SLICE_X79Y98 SLICEL internal 45)
	)
	(tile 23 134 INT_X53Y98 INT 1
		(primitive_site TIEOFF_X57Y98 TIEOFF internal 2)
	)
	(tile 23 135 INT_INTERFACE_X53Y98 INT_INTERFACE 0
	)
	(tile 23 136 NULL_X136Y103 NULL 0
	)
	(tile 23 137 VBRK_X53Y98 VBRK 0
	)
	(tile 23 138 INT_X54Y98 INT 1
		(primitive_site TIEOFF_X59Y98 TIEOFF internal 2)
	)
	(tile 23 139 CLBLM_X54Y98 CLBLM 2
		(primitive_site SLICE_X80Y98 SLICEM internal 50)
		(primitive_site SLICE_X81Y98 SLICEL internal 45)
	)
	(tile 23 140 INT_X55Y98 INT 1
		(primitive_site TIEOFF_X60Y98 TIEOFF internal 2)
	)
	(tile 23 141 CLBLM_X55Y98 CLBLM 2
		(primitive_site SLICE_X82Y98 SLICEM internal 50)
		(primitive_site SLICE_X83Y98 SLICEL internal 45)
	)
	(tile 23 142 INT_X56Y98 INT 1
		(primitive_site TIEOFF_X61Y98 TIEOFF internal 2)
	)
	(tile 23 143 CLBLM_X56Y98 CLBLM 2
		(primitive_site SLICE_X84Y98 SLICEM internal 50)
		(primitive_site SLICE_X85Y98 SLICEL internal 45)
	)
	(tile 23 144 INT_X57Y98 INT 1
		(primitive_site TIEOFF_X62Y98 TIEOFF internal 2)
	)
	(tile 23 145 CLBLM_X57Y98 CLBLM 2
		(primitive_site SLICE_X86Y98 SLICEM internal 50)
		(primitive_site SLICE_X87Y98 SLICEL internal 45)
	)
	(tile 23 146 INT_X58Y98 INT 1
		(primitive_site TIEOFF_X63Y98 TIEOFF internal 2)
	)
	(tile 23 147 INT_INTERFACE_X58Y98 INT_INTERFACE 0
	)
	(tile 23 148 NULL_X148Y103 NULL 0
	)
	(tile 23 149 VBRK_X58Y98 VBRK 0
	)
	(tile 23 150 INT_X59Y98 INT 1
		(primitive_site TIEOFF_X65Y98 TIEOFF internal 2)
	)
	(tile 23 151 CLBLM_X59Y98 CLBLM 2
		(primitive_site SLICE_X88Y98 SLICEM internal 50)
		(primitive_site SLICE_X89Y98 SLICEL internal 45)
	)
	(tile 23 152 INT_X60Y98 INT 1
		(primitive_site TIEOFF_X66Y98 TIEOFF internal 2)
	)
	(tile 23 153 CLBLM_X60Y98 CLBLM 2
		(primitive_site SLICE_X90Y98 SLICEM internal 50)
		(primitive_site SLICE_X91Y98 SLICEL internal 45)
	)
	(tile 23 154 INT_X61Y98 INT 1
		(primitive_site TIEOFF_X67Y98 TIEOFF internal 2)
	)
	(tile 23 155 INT_INTERFACE_X61Y98 INT_INTERFACE 0
	)
	(tile 23 156 NULL_X156Y103 NULL 0
	)
	(tile 23 157 INT_X62Y98 INT 1
		(primitive_site TIEOFF_X68Y98 TIEOFF internal 2)
	)
	(tile 23 158 CLBLM_X62Y98 CLBLM 2
		(primitive_site SLICE_X92Y98 SLICEM internal 50)
		(primitive_site SLICE_X93Y98 SLICEL internal 45)
	)
	(tile 23 159 INT_X63Y98 INT 1
		(primitive_site TIEOFF_X69Y98 TIEOFF internal 2)
	)
	(tile 23 160 CLBLL_X63Y98 CLBLL 2
		(primitive_site SLICE_X94Y98 SLICEL internal 45)
		(primitive_site SLICE_X95Y98 SLICEL internal 45)
	)
	(tile 23 161 VBRK_X63Y98 VBRK 0
	)
	(tile 23 162 INT_X64Y98 INT 1
		(primitive_site TIEOFF_X70Y98 TIEOFF internal 2)
	)
	(tile 23 163 CLBLM_X64Y98 CLBLM 2
		(primitive_site SLICE_X96Y98 SLICEM internal 50)
		(primitive_site SLICE_X97Y98 SLICEL internal 45)
	)
	(tile 23 164 INT_X65Y98 INT 1
		(primitive_site TIEOFF_X71Y98 TIEOFF internal 2)
	)
	(tile 23 165 CLBLL_X65Y98 CLBLL 2
		(primitive_site SLICE_X98Y98 SLICEL internal 45)
		(primitive_site SLICE_X99Y98 SLICEL internal 45)
	)
	(tile 23 166 INT_X66Y98 INT 1
		(primitive_site TIEOFF_X72Y98 TIEOFF internal 2)
	)
	(tile 23 167 CLBLL_X66Y98 CLBLL 2
		(primitive_site SLICE_X100Y98 SLICEL internal 45)
		(primitive_site SLICE_X101Y98 SLICEL internal 45)
	)
	(tile 23 168 INT_X67Y98 INT 1
		(primitive_site TIEOFF_X73Y98 TIEOFF internal 2)
	)
	(tile 23 169 CLBLM_X67Y98 CLBLM 2
		(primitive_site SLICE_X102Y98 SLICEM internal 50)
		(primitive_site SLICE_X103Y98 SLICEL internal 45)
	)
	(tile 23 170 INT_X68Y98 INT 1
		(primitive_site TIEOFF_X74Y98 TIEOFF internal 2)
	)
	(tile 23 171 CLBLL_X68Y98 CLBLL 2
		(primitive_site SLICE_X104Y98 SLICEL internal 45)
		(primitive_site SLICE_X105Y98 SLICEL internal 45)
	)
	(tile 23 172 INT_X69Y98 INT 1
		(primitive_site TIEOFF_X75Y98 TIEOFF internal 2)
	)
	(tile 23 173 EMAC_INT_INTERFACE_X69Y98 EMAC_INT_INTERFACE 0
	)
	(tile 23 174 NULL_X174Y103 NULL 0
	)
	(tile 23 175 INT_X70Y98 INT 1
		(primitive_site TIEOFF_X76Y98 TIEOFF internal 2)
	)
	(tile 23 176 GTX_INT_INTERFACE_X70Y98 GTX_INT_INTERFACE 0
	)
	(tile 23 177 R_TERM_INT_X70Y98 R_TERM_INT 0
	)
	(tile 23 178 NULL_X178Y103 NULL 0
	)
	(tile 24 0 NULL_X0Y102 NULL 0
	)
	(tile 24 1 NULL_X1Y102 NULL 0
	)
	(tile 24 2 L_TERM_INT_X0Y97 L_TERM_INT 0
	)
	(tile 24 3 INT_X0Y97 INT 1
		(primitive_site TIEOFF_X0Y97 TIEOFF internal 2)
	)
	(tile 24 4 IOI_L_INT_INTERFACE_X0Y97 IOI_L_INT_INTERFACE 0
	)
	(tile 24 5 VBRK_X0Y97 VBRK 0
	)
	(tile 24 6 INT_X1Y97 INT 1
		(primitive_site TIEOFF_X1Y97 TIEOFF internal 2)
	)
	(tile 24 7 CLBLM_X1Y97 CLBLM 2
		(primitive_site SLICE_X0Y97 SLICEM internal 50)
		(primitive_site SLICE_X1Y97 SLICEL internal 45)
	)
	(tile 24 8 INT_X2Y97 INT 1
		(primitive_site TIEOFF_X2Y97 TIEOFF internal 2)
	)
	(tile 24 9 CLBLL_X2Y97 CLBLL 2
		(primitive_site SLICE_X2Y97 SLICEL internal 45)
		(primitive_site SLICE_X3Y97 SLICEL internal 45)
	)
	(tile 24 10 INT_X3Y97 INT 1
		(primitive_site TIEOFF_X3Y97 TIEOFF internal 2)
	)
	(tile 24 11 CLBLM_X3Y97 CLBLM 2
		(primitive_site SLICE_X4Y97 SLICEM internal 50)
		(primitive_site SLICE_X5Y97 SLICEL internal 45)
	)
	(tile 24 12 INT_X4Y97 INT 1
		(primitive_site TIEOFF_X4Y97 TIEOFF internal 2)
	)
	(tile 24 13 CLBLL_X4Y97 CLBLL 2
		(primitive_site SLICE_X6Y97 SLICEL internal 45)
		(primitive_site SLICE_X7Y97 SLICEL internal 45)
	)
	(tile 24 14 INT_X5Y97 INT 1
		(primitive_site TIEOFF_X5Y97 TIEOFF internal 2)
	)
	(tile 24 15 INT_INTERFACE_X5Y97 INT_INTERFACE 0
	)
	(tile 24 16 NULL_X16Y102 NULL 0
	)
	(tile 24 17 INT_X6Y97 INT 1
		(primitive_site TIEOFF_X6Y97 TIEOFF internal 2)
	)
	(tile 24 18 CLBLM_X6Y97 CLBLM 2
		(primitive_site SLICE_X8Y97 SLICEM internal 50)
		(primitive_site SLICE_X9Y97 SLICEL internal 45)
	)
	(tile 24 19 INT_X7Y97 INT 1
		(primitive_site TIEOFF_X7Y97 TIEOFF internal 2)
	)
	(tile 24 20 CLBLM_X7Y97 CLBLM 2
		(primitive_site SLICE_X10Y97 SLICEM internal 50)
		(primitive_site SLICE_X11Y97 SLICEL internal 45)
	)
	(tile 24 21 VBRK_X7Y97 VBRK 0
	)
	(tile 24 22 INT_X8Y97 INT 1
		(primitive_site TIEOFF_X8Y97 TIEOFF internal 2)
	)
	(tile 24 23 INT_INTERFACE_X8Y97 INT_INTERFACE 0
	)
	(tile 24 24 NULL_X24Y102 NULL 0
	)
	(tile 24 25 INT_X9Y97 INT 1
		(primitive_site TIEOFF_X10Y97 TIEOFF internal 2)
	)
	(tile 24 26 CLBLM_X9Y97 CLBLM 2
		(primitive_site SLICE_X12Y97 SLICEM internal 50)
		(primitive_site SLICE_X13Y97 SLICEL internal 45)
	)
	(tile 24 27 INT_X10Y97 INT 1
		(primitive_site TIEOFF_X11Y97 TIEOFF internal 2)
	)
	(tile 24 28 CLBLM_X10Y97 CLBLM 2
		(primitive_site SLICE_X14Y97 SLICEM internal 50)
		(primitive_site SLICE_X15Y97 SLICEL internal 45)
	)
	(tile 24 29 INT_X11Y97 INT 1
		(primitive_site TIEOFF_X12Y97 TIEOFF internal 2)
	)
	(tile 24 30 CLBLM_X11Y97 CLBLM 2
		(primitive_site SLICE_X16Y97 SLICEM internal 50)
		(primitive_site SLICE_X17Y97 SLICEL internal 45)
	)
	(tile 24 31 INT_X12Y97 INT 1
		(primitive_site TIEOFF_X13Y97 TIEOFF internal 2)
	)
	(tile 24 32 CLBLM_X12Y97 CLBLM 2
		(primitive_site SLICE_X18Y97 SLICEM internal 50)
		(primitive_site SLICE_X19Y97 SLICEL internal 45)
	)
	(tile 24 33 VBRK_X12Y97 VBRK 0
	)
	(tile 24 34 INT_X13Y97 INT 1
		(primitive_site TIEOFF_X14Y97 TIEOFF internal 2)
	)
	(tile 24 35 INT_INTERFACE_X13Y97 INT_INTERFACE 0
	)
	(tile 24 36 NULL_X36Y102 NULL 0
	)
	(tile 24 37 INT_X14Y97 INT 1
		(primitive_site TIEOFF_X16Y97 TIEOFF internal 2)
	)
	(tile 24 38 CLBLM_X14Y97 CLBLM 2
		(primitive_site SLICE_X20Y97 SLICEM internal 50)
		(primitive_site SLICE_X21Y97 SLICEL internal 45)
	)
	(tile 24 39 INT_X15Y97 INT 1
		(primitive_site TIEOFF_X17Y97 TIEOFF internal 2)
	)
	(tile 24 40 CLBLM_X15Y97 CLBLM 2
		(primitive_site SLICE_X22Y97 SLICEM internal 50)
		(primitive_site SLICE_X23Y97 SLICEL internal 45)
	)
	(tile 24 41 INT_X16Y97 INT 1
		(primitive_site TIEOFF_X18Y97 TIEOFF internal 2)
	)
	(tile 24 42 INT_INTERFACE_X16Y97 INT_INTERFACE 0
	)
	(tile 24 43 NULL_X43Y102 NULL 0
	)
	(tile 24 44 INT_X17Y97 INT 1
		(primitive_site TIEOFF_X19Y97 TIEOFF internal 2)
	)
	(tile 24 45 CLBLM_X17Y97 CLBLM 2
		(primitive_site SLICE_X24Y97 SLICEM internal 50)
		(primitive_site SLICE_X25Y97 SLICEL internal 45)
	)
	(tile 24 46 INT_X18Y97 INT 1
		(primitive_site TIEOFF_X20Y97 TIEOFF internal 2)
	)
	(tile 24 47 CLBLM_X18Y97 CLBLM 2
		(primitive_site SLICE_X26Y97 SLICEM internal 50)
		(primitive_site SLICE_X27Y97 SLICEL internal 45)
	)
	(tile 24 48 VBRK_X18Y97 VBRK 0
	)
	(tile 24 49 INT_X19Y97 INT 1
		(primitive_site TIEOFF_X21Y97 TIEOFF internal 2)
	)
	(tile 24 50 INT_INTERFACE_X19Y97 INT_INTERFACE 0
	)
	(tile 24 51 NULL_X51Y102 NULL 0
	)
	(tile 24 52 INT_X20Y97 INT 1
		(primitive_site TIEOFF_X23Y97 TIEOFF internal 2)
	)
	(tile 24 53 CLBLM_X20Y97 CLBLM 2
		(primitive_site SLICE_X28Y97 SLICEM internal 50)
		(primitive_site SLICE_X29Y97 SLICEL internal 45)
	)
	(tile 24 54 INT_X21Y97 INT 1
		(primitive_site TIEOFF_X24Y97 TIEOFF internal 2)
	)
	(tile 24 55 CLBLM_X21Y97 CLBLM 2
		(primitive_site SLICE_X30Y97 SLICEM internal 50)
		(primitive_site SLICE_X31Y97 SLICEL internal 45)
	)
	(tile 24 56 INT_X22Y97 INT 1
		(primitive_site TIEOFF_X25Y97 TIEOFF internal 2)
	)
	(tile 24 57 INT_INTERFACE_X22Y97 INT_INTERFACE 0
	)
	(tile 24 58 NULL_X58Y102 NULL 0
	)
	(tile 24 59 INT_X23Y97 INT 1
		(primitive_site TIEOFF_X26Y97 TIEOFF internal 2)
	)
	(tile 24 60 CLBLM_X23Y97 CLBLM 2
		(primitive_site SLICE_X32Y97 SLICEM internal 50)
		(primitive_site SLICE_X33Y97 SLICEL internal 45)
	)
	(tile 24 61 INT_X24Y97 INT 1
		(primitive_site TIEOFF_X27Y97 TIEOFF internal 2)
	)
	(tile 24 62 CLBLL_X24Y97 CLBLL 2
		(primitive_site SLICE_X34Y97 SLICEL internal 45)
		(primitive_site SLICE_X35Y97 SLICEL internal 45)
	)
	(tile 24 63 VBRK_X24Y97 VBRK 0
	)
	(tile 24 64 NULL_X64Y102 NULL 0
	)
	(tile 24 65 NULL_X65Y102 NULL 0
	)
	(tile 24 66 INT_X25Y97 INT 1
		(primitive_site TIEOFF_X28Y97 TIEOFF internal 2)
	)
	(tile 24 67 IOI_L_INT_INTERFACE_X25Y97 IOI_L_INT_INTERFACE 0
	)
	(tile 24 68 VBRK_X25Y97 VBRK 0
	)
	(tile 24 69 INT_X26Y97 INT 1
		(primitive_site TIEOFF_X29Y97 TIEOFF internal 2)
	)
	(tile 24 70 CLBLM_X26Y97 CLBLM 2
		(primitive_site SLICE_X36Y97 SLICEM internal 50)
		(primitive_site SLICE_X37Y97 SLICEL internal 45)
	)
	(tile 24 71 INT_X27Y97 INT 1
		(primitive_site TIEOFF_X30Y97 TIEOFF internal 2)
	)
	(tile 24 72 CLBLL_X27Y97 CLBLL 2
		(primitive_site SLICE_X38Y97 SLICEL internal 45)
		(primitive_site SLICE_X39Y97 SLICEL internal 45)
	)
	(tile 24 73 INT_X28Y97 INT 1
		(primitive_site TIEOFF_X31Y97 TIEOFF internal 2)
	)
	(tile 24 74 CLBLM_X28Y97 CLBLM 2
		(primitive_site SLICE_X40Y97 SLICEM internal 50)
		(primitive_site SLICE_X41Y97 SLICEL internal 45)
	)
	(tile 24 75 INT_X29Y97 INT 1
		(primitive_site TIEOFF_X32Y97 TIEOFF internal 2)
	)
	(tile 24 76 CLBLL_X29Y97 CLBLL 2
		(primitive_site SLICE_X42Y97 SLICEL internal 45)
		(primitive_site SLICE_X43Y97 SLICEL internal 45)
	)
	(tile 24 77 VBRK_X29Y97 VBRK 0
	)
	(tile 24 78 INT_X30Y97 INT 1
		(primitive_site TIEOFF_X33Y97 TIEOFF internal 2)
	)
	(tile 24 79 CLBLL_X30Y97 CLBLL 2
		(primitive_site SLICE_X44Y97 SLICEL internal 45)
		(primitive_site SLICE_X45Y97 SLICEL internal 45)
	)
	(tile 24 80 INT_X31Y97 INT 1
		(primitive_site TIEOFF_X34Y97 TIEOFF internal 2)
	)
	(tile 24 81 CLBLL_X31Y97 CLBLL 2
		(primitive_site SLICE_X46Y97 SLICEL internal 45)
		(primitive_site SLICE_X47Y97 SLICEL internal 45)
	)
	(tile 24 82 INT_X32Y97 INT 1
		(primitive_site TIEOFF_X35Y97 TIEOFF internal 2)
	)
	(tile 24 83 CLBLL_X32Y97 CLBLL 2
		(primitive_site SLICE_X48Y97 SLICEL internal 45)
		(primitive_site SLICE_X49Y97 SLICEL internal 45)
	)
	(tile 24 84 INT_X33Y97 INT 1
		(primitive_site TIEOFF_X36Y97 TIEOFF internal 2)
	)
	(tile 24 85 CLBLL_X33Y97 CLBLL 2
		(primitive_site SLICE_X50Y97 SLICEL internal 45)
		(primitive_site SLICE_X51Y97 SLICEL internal 45)
	)
	(tile 24 86 INT_X34Y97 INT 1
		(primitive_site TIEOFF_X37Y97 TIEOFF internal 2)
	)
	(tile 24 87 CLBLL_X34Y97 CLBLL 2
		(primitive_site SLICE_X52Y97 SLICEL internal 45)
		(primitive_site SLICE_X53Y97 SLICEL internal 45)
	)
	(tile 24 88 INT_X35Y97 INT 1
		(primitive_site TIEOFF_X38Y97 TIEOFF internal 2)
	)
	(tile 24 89 CLBLL_X35Y97 CLBLL 2
		(primitive_site SLICE_X54Y97 SLICEL internal 45)
		(primitive_site SLICE_X55Y97 SLICEL internal 45)
	)
	(tile 24 90 VFRAME_NOMON_X35Y97 VFRAME_NOMON 0
	)
	(tile 24 91 INT_X36Y97 INT 1
		(primitive_site TIEOFF_X39Y97 TIEOFF internal 2)
	)
	(tile 24 92 INT_INTERFACE_X36Y97 INT_INTERFACE 0
	)
	(tile 24 93 NULL_X93Y102 NULL 0
	)
	(tile 24 94 INT_X37Y97 INT 1
		(primitive_site TIEOFF_X40Y97 TIEOFF internal 2)
	)
	(tile 24 95 CLBLM_X37Y97 CLBLM 2
		(primitive_site SLICE_X56Y97 SLICEM internal 50)
		(primitive_site SLICE_X57Y97 SLICEL internal 45)
	)
	(tile 24 96 INT_X38Y97 INT 1
		(primitive_site TIEOFF_X41Y97 TIEOFF internal 2)
	)
	(tile 24 97 CLBLL_X38Y97 CLBLL 2
		(primitive_site SLICE_X58Y97 SLICEL internal 45)
		(primitive_site SLICE_X59Y97 SLICEL internal 45)
	)
	(tile 24 98 INT_X39Y97 INT 1
		(primitive_site TIEOFF_X42Y97 TIEOFF internal 2)
	)
	(tile 24 99 CLBLM_X39Y97 CLBLM 2
		(primitive_site SLICE_X60Y97 SLICEM internal 50)
		(primitive_site SLICE_X61Y97 SLICEL internal 45)
	)
	(tile 24 100 INT_X40Y97 INT 1
		(primitive_site TIEOFF_X43Y97 TIEOFF internal 2)
	)
	(tile 24 101 CLBLL_X40Y97 CLBLL 2
		(primitive_site SLICE_X62Y97 SLICEL internal 45)
		(primitive_site SLICE_X63Y97 SLICEL internal 45)
	)
	(tile 24 102 VBRK_X40Y97 VBRK 0
	)
	(tile 24 103 INT_X41Y97 INT 1
		(primitive_site TIEOFF_X44Y97 TIEOFF internal 2)
	)
	(tile 24 104 INT_INTERFACE_X41Y97 INT_INTERFACE 0
	)
	(tile 24 105 NULL_X105Y102 NULL 0
	)
	(tile 24 106 NULL_X106Y102 NULL 0
	)
	(tile 24 107 VBRK_X106Y102 VBRK 0
	)
	(tile 24 108 INT_X42Y97 INT 1
		(primitive_site TIEOFF_X45Y97 TIEOFF internal 2)
	)
	(tile 24 109 CLBLM_X42Y97 CLBLM 2
		(primitive_site SLICE_X64Y97 SLICEM internal 50)
		(primitive_site SLICE_X65Y97 SLICEL internal 45)
	)
	(tile 24 110 INT_X43Y97 INT 1
		(primitive_site TIEOFF_X46Y97 TIEOFF internal 2)
	)
	(tile 24 111 CLBLL_X43Y97 CLBLL 2
		(primitive_site SLICE_X66Y97 SLICEL internal 45)
		(primitive_site SLICE_X67Y97 SLICEL internal 45)
	)
	(tile 24 112 INT_X44Y97 INT 1
		(primitive_site TIEOFF_X47Y97 TIEOFF internal 2)
	)
	(tile 24 113 INT_INTERFACE_X44Y97 INT_INTERFACE 0
	)
	(tile 24 114 NULL_X114Y102 NULL 0
	)
	(tile 24 115 INT_X45Y97 INT 1
		(primitive_site TIEOFF_X48Y97 TIEOFF internal 2)
	)
	(tile 24 116 CLBLM_X45Y97 CLBLM 2
		(primitive_site SLICE_X68Y97 SLICEM internal 50)
		(primitive_site SLICE_X69Y97 SLICEL internal 45)
	)
	(tile 24 117 INT_X46Y97 INT 1
		(primitive_site TIEOFF_X49Y97 TIEOFF internal 2)
	)
	(tile 24 118 CLBLM_X46Y97 CLBLM 2
		(primitive_site SLICE_X70Y97 SLICEM internal 50)
		(primitive_site SLICE_X71Y97 SLICEL internal 45)
	)
	(tile 24 119 INT_X47Y97 INT 1
		(primitive_site TIEOFF_X50Y97 TIEOFF internal 2)
	)
	(tile 24 120 INT_INTERFACE_X47Y97 INT_INTERFACE 0
	)
	(tile 24 121 NULL_X121Y102 NULL 0
	)
	(tile 24 122 VBRK_X47Y97 VBRK 0
	)
	(tile 24 123 INT_X48Y97 INT 1
		(primitive_site TIEOFF_X52Y97 TIEOFF internal 2)
	)
	(tile 24 124 CLBLM_X48Y97 CLBLM 2
		(primitive_site SLICE_X72Y97 SLICEM internal 50)
		(primitive_site SLICE_X73Y97 SLICEL internal 45)
	)
	(tile 24 125 INT_X49Y97 INT 1
		(primitive_site TIEOFF_X53Y97 TIEOFF internal 2)
	)
	(tile 24 126 CLBLM_X49Y97 CLBLM 2
		(primitive_site SLICE_X74Y97 SLICEM internal 50)
		(primitive_site SLICE_X75Y97 SLICEL internal 45)
	)
	(tile 24 127 INT_X50Y97 INT 1
		(primitive_site TIEOFF_X54Y97 TIEOFF internal 2)
	)
	(tile 24 128 INT_INTERFACE_X50Y97 INT_INTERFACE 0
	)
	(tile 24 129 NULL_X129Y102 NULL 0
	)
	(tile 24 130 INT_X51Y97 INT 1
		(primitive_site TIEOFF_X55Y97 TIEOFF internal 2)
	)
	(tile 24 131 CLBLM_X51Y97 CLBLM 2
		(primitive_site SLICE_X76Y97 SLICEM internal 50)
		(primitive_site SLICE_X77Y97 SLICEL internal 45)
	)
	(tile 24 132 INT_X52Y97 INT 1
		(primitive_site TIEOFF_X56Y97 TIEOFF internal 2)
	)
	(tile 24 133 CLBLM_X52Y97 CLBLM 2
		(primitive_site SLICE_X78Y97 SLICEM internal 50)
		(primitive_site SLICE_X79Y97 SLICEL internal 45)
	)
	(tile 24 134 INT_X53Y97 INT 1
		(primitive_site TIEOFF_X57Y97 TIEOFF internal 2)
	)
	(tile 24 135 INT_INTERFACE_X53Y97 INT_INTERFACE 0
	)
	(tile 24 136 NULL_X136Y102 NULL 0
	)
	(tile 24 137 VBRK_X53Y97 VBRK 0
	)
	(tile 24 138 INT_X54Y97 INT 1
		(primitive_site TIEOFF_X59Y97 TIEOFF internal 2)
	)
	(tile 24 139 CLBLM_X54Y97 CLBLM 2
		(primitive_site SLICE_X80Y97 SLICEM internal 50)
		(primitive_site SLICE_X81Y97 SLICEL internal 45)
	)
	(tile 24 140 INT_X55Y97 INT 1
		(primitive_site TIEOFF_X60Y97 TIEOFF internal 2)
	)
	(tile 24 141 CLBLM_X55Y97 CLBLM 2
		(primitive_site SLICE_X82Y97 SLICEM internal 50)
		(primitive_site SLICE_X83Y97 SLICEL internal 45)
	)
	(tile 24 142 INT_X56Y97 INT 1
		(primitive_site TIEOFF_X61Y97 TIEOFF internal 2)
	)
	(tile 24 143 CLBLM_X56Y97 CLBLM 2
		(primitive_site SLICE_X84Y97 SLICEM internal 50)
		(primitive_site SLICE_X85Y97 SLICEL internal 45)
	)
	(tile 24 144 INT_X57Y97 INT 1
		(primitive_site TIEOFF_X62Y97 TIEOFF internal 2)
	)
	(tile 24 145 CLBLM_X57Y97 CLBLM 2
		(primitive_site SLICE_X86Y97 SLICEM internal 50)
		(primitive_site SLICE_X87Y97 SLICEL internal 45)
	)
	(tile 24 146 INT_X58Y97 INT 1
		(primitive_site TIEOFF_X63Y97 TIEOFF internal 2)
	)
	(tile 24 147 INT_INTERFACE_X58Y97 INT_INTERFACE 0
	)
	(tile 24 148 NULL_X148Y102 NULL 0
	)
	(tile 24 149 VBRK_X58Y97 VBRK 0
	)
	(tile 24 150 INT_X59Y97 INT 1
		(primitive_site TIEOFF_X65Y97 TIEOFF internal 2)
	)
	(tile 24 151 CLBLM_X59Y97 CLBLM 2
		(primitive_site SLICE_X88Y97 SLICEM internal 50)
		(primitive_site SLICE_X89Y97 SLICEL internal 45)
	)
	(tile 24 152 INT_X60Y97 INT 1
		(primitive_site TIEOFF_X66Y97 TIEOFF internal 2)
	)
	(tile 24 153 CLBLM_X60Y97 CLBLM 2
		(primitive_site SLICE_X90Y97 SLICEM internal 50)
		(primitive_site SLICE_X91Y97 SLICEL internal 45)
	)
	(tile 24 154 INT_X61Y97 INT 1
		(primitive_site TIEOFF_X67Y97 TIEOFF internal 2)
	)
	(tile 24 155 INT_INTERFACE_X61Y97 INT_INTERFACE 0
	)
	(tile 24 156 NULL_X156Y102 NULL 0
	)
	(tile 24 157 INT_X62Y97 INT 1
		(primitive_site TIEOFF_X68Y97 TIEOFF internal 2)
	)
	(tile 24 158 CLBLM_X62Y97 CLBLM 2
		(primitive_site SLICE_X92Y97 SLICEM internal 50)
		(primitive_site SLICE_X93Y97 SLICEL internal 45)
	)
	(tile 24 159 INT_X63Y97 INT 1
		(primitive_site TIEOFF_X69Y97 TIEOFF internal 2)
	)
	(tile 24 160 CLBLL_X63Y97 CLBLL 2
		(primitive_site SLICE_X94Y97 SLICEL internal 45)
		(primitive_site SLICE_X95Y97 SLICEL internal 45)
	)
	(tile 24 161 VBRK_X63Y97 VBRK 0
	)
	(tile 24 162 INT_X64Y97 INT 1
		(primitive_site TIEOFF_X70Y97 TIEOFF internal 2)
	)
	(tile 24 163 CLBLM_X64Y97 CLBLM 2
		(primitive_site SLICE_X96Y97 SLICEM internal 50)
		(primitive_site SLICE_X97Y97 SLICEL internal 45)
	)
	(tile 24 164 INT_X65Y97 INT 1
		(primitive_site TIEOFF_X71Y97 TIEOFF internal 2)
	)
	(tile 24 165 CLBLL_X65Y97 CLBLL 2
		(primitive_site SLICE_X98Y97 SLICEL internal 45)
		(primitive_site SLICE_X99Y97 SLICEL internal 45)
	)
	(tile 24 166 INT_X66Y97 INT 1
		(primitive_site TIEOFF_X72Y97 TIEOFF internal 2)
	)
	(tile 24 167 CLBLL_X66Y97 CLBLL 2
		(primitive_site SLICE_X100Y97 SLICEL internal 45)
		(primitive_site SLICE_X101Y97 SLICEL internal 45)
	)
	(tile 24 168 INT_X67Y97 INT 1
		(primitive_site TIEOFF_X73Y97 TIEOFF internal 2)
	)
	(tile 24 169 CLBLM_X67Y97 CLBLM 2
		(primitive_site SLICE_X102Y97 SLICEM internal 50)
		(primitive_site SLICE_X103Y97 SLICEL internal 45)
	)
	(tile 24 170 INT_X68Y97 INT 1
		(primitive_site TIEOFF_X74Y97 TIEOFF internal 2)
	)
	(tile 24 171 CLBLL_X68Y97 CLBLL 2
		(primitive_site SLICE_X104Y97 SLICEL internal 45)
		(primitive_site SLICE_X105Y97 SLICEL internal 45)
	)
	(tile 24 172 INT_X69Y97 INT 1
		(primitive_site TIEOFF_X75Y97 TIEOFF internal 2)
	)
	(tile 24 173 EMAC_INT_INTERFACE_X69Y97 EMAC_INT_INTERFACE 0
	)
	(tile 24 174 NULL_X174Y102 NULL 0
	)
	(tile 24 175 INT_X70Y97 INT 1
		(primitive_site TIEOFF_X76Y97 TIEOFF internal 2)
	)
	(tile 24 176 GTX_INT_INTERFACE_X70Y97 GTX_INT_INTERFACE 0
	)
	(tile 24 177 R_TERM_INT_X70Y97 R_TERM_INT 0
	)
	(tile 24 178 NULL_X178Y102 NULL 0
	)
	(tile 25 0 LIOB_X0Y96 LIOB 2
		(primitive_site IOB_X0Y96 IOBS unbonded 13)
		(primitive_site IOB_X0Y97 IOBM unbonded 13)
	)
	(tile 25 1 LIOI_X0Y96 LIOI 6
		(primitive_site IODELAY_X0Y96 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y96 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y97 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y97 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y97 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y96 OLOGICE1 internal 32)
	)
	(tile 25 2 L_TERM_INT_X0Y96 L_TERM_INT 0
	)
	(tile 25 3 INT_X0Y96 INT 1
		(primitive_site TIEOFF_X0Y96 TIEOFF internal 2)
	)
	(tile 25 4 IOI_L_INT_INTERFACE_X0Y96 IOI_L_INT_INTERFACE 0
	)
	(tile 25 5 VBRK_X0Y96 VBRK 0
	)
	(tile 25 6 INT_X1Y96 INT 1
		(primitive_site TIEOFF_X1Y96 TIEOFF internal 2)
	)
	(tile 25 7 CLBLM_X1Y96 CLBLM 2
		(primitive_site SLICE_X0Y96 SLICEM internal 50)
		(primitive_site SLICE_X1Y96 SLICEL internal 45)
	)
	(tile 25 8 INT_X2Y96 INT 1
		(primitive_site TIEOFF_X2Y96 TIEOFF internal 2)
	)
	(tile 25 9 CLBLL_X2Y96 CLBLL 2
		(primitive_site SLICE_X2Y96 SLICEL internal 45)
		(primitive_site SLICE_X3Y96 SLICEL internal 45)
	)
	(tile 25 10 INT_X3Y96 INT 1
		(primitive_site TIEOFF_X3Y96 TIEOFF internal 2)
	)
	(tile 25 11 CLBLM_X3Y96 CLBLM 2
		(primitive_site SLICE_X4Y96 SLICEM internal 50)
		(primitive_site SLICE_X5Y96 SLICEL internal 45)
	)
	(tile 25 12 INT_X4Y96 INT 1
		(primitive_site TIEOFF_X4Y96 TIEOFF internal 2)
	)
	(tile 25 13 CLBLL_X4Y96 CLBLL 2
		(primitive_site SLICE_X6Y96 SLICEL internal 45)
		(primitive_site SLICE_X7Y96 SLICEL internal 45)
	)
	(tile 25 14 INT_X5Y96 INT 1
		(primitive_site TIEOFF_X5Y96 TIEOFF internal 2)
	)
	(tile 25 15 INT_INTERFACE_X5Y96 INT_INTERFACE 0
	)
	(tile 25 16 NULL_X16Y101 NULL 0
	)
	(tile 25 17 INT_X6Y96 INT 1
		(primitive_site TIEOFF_X6Y96 TIEOFF internal 2)
	)
	(tile 25 18 CLBLM_X6Y96 CLBLM 2
		(primitive_site SLICE_X8Y96 SLICEM internal 50)
		(primitive_site SLICE_X9Y96 SLICEL internal 45)
	)
	(tile 25 19 INT_X7Y96 INT 1
		(primitive_site TIEOFF_X7Y96 TIEOFF internal 2)
	)
	(tile 25 20 CLBLM_X7Y96 CLBLM 2
		(primitive_site SLICE_X10Y96 SLICEM internal 50)
		(primitive_site SLICE_X11Y96 SLICEL internal 45)
	)
	(tile 25 21 VBRK_X7Y96 VBRK 0
	)
	(tile 25 22 INT_X8Y96 INT 1
		(primitive_site TIEOFF_X8Y96 TIEOFF internal 2)
	)
	(tile 25 23 INT_INTERFACE_X8Y96 INT_INTERFACE 0
	)
	(tile 25 24 NULL_X24Y101 NULL 0
	)
	(tile 25 25 INT_X9Y96 INT 1
		(primitive_site TIEOFF_X10Y96 TIEOFF internal 2)
	)
	(tile 25 26 CLBLM_X9Y96 CLBLM 2
		(primitive_site SLICE_X12Y96 SLICEM internal 50)
		(primitive_site SLICE_X13Y96 SLICEL internal 45)
	)
	(tile 25 27 INT_X10Y96 INT 1
		(primitive_site TIEOFF_X11Y96 TIEOFF internal 2)
	)
	(tile 25 28 CLBLM_X10Y96 CLBLM 2
		(primitive_site SLICE_X14Y96 SLICEM internal 50)
		(primitive_site SLICE_X15Y96 SLICEL internal 45)
	)
	(tile 25 29 INT_X11Y96 INT 1
		(primitive_site TIEOFF_X12Y96 TIEOFF internal 2)
	)
	(tile 25 30 CLBLM_X11Y96 CLBLM 2
		(primitive_site SLICE_X16Y96 SLICEM internal 50)
		(primitive_site SLICE_X17Y96 SLICEL internal 45)
	)
	(tile 25 31 INT_X12Y96 INT 1
		(primitive_site TIEOFF_X13Y96 TIEOFF internal 2)
	)
	(tile 25 32 CLBLM_X12Y96 CLBLM 2
		(primitive_site SLICE_X18Y96 SLICEM internal 50)
		(primitive_site SLICE_X19Y96 SLICEL internal 45)
	)
	(tile 25 33 VBRK_X12Y96 VBRK 0
	)
	(tile 25 34 INT_X13Y96 INT 1
		(primitive_site TIEOFF_X14Y96 TIEOFF internal 2)
	)
	(tile 25 35 INT_INTERFACE_X13Y96 INT_INTERFACE 0
	)
	(tile 25 36 NULL_X36Y101 NULL 0
	)
	(tile 25 37 INT_X14Y96 INT 1
		(primitive_site TIEOFF_X16Y96 TIEOFF internal 2)
	)
	(tile 25 38 CLBLM_X14Y96 CLBLM 2
		(primitive_site SLICE_X20Y96 SLICEM internal 50)
		(primitive_site SLICE_X21Y96 SLICEL internal 45)
	)
	(tile 25 39 INT_X15Y96 INT 1
		(primitive_site TIEOFF_X17Y96 TIEOFF internal 2)
	)
	(tile 25 40 CLBLM_X15Y96 CLBLM 2
		(primitive_site SLICE_X22Y96 SLICEM internal 50)
		(primitive_site SLICE_X23Y96 SLICEL internal 45)
	)
	(tile 25 41 INT_X16Y96 INT 1
		(primitive_site TIEOFF_X18Y96 TIEOFF internal 2)
	)
	(tile 25 42 INT_INTERFACE_X16Y96 INT_INTERFACE 0
	)
	(tile 25 43 NULL_X43Y101 NULL 0
	)
	(tile 25 44 INT_X17Y96 INT 1
		(primitive_site TIEOFF_X19Y96 TIEOFF internal 2)
	)
	(tile 25 45 CLBLM_X17Y96 CLBLM 2
		(primitive_site SLICE_X24Y96 SLICEM internal 50)
		(primitive_site SLICE_X25Y96 SLICEL internal 45)
	)
	(tile 25 46 INT_X18Y96 INT 1
		(primitive_site TIEOFF_X20Y96 TIEOFF internal 2)
	)
	(tile 25 47 CLBLM_X18Y96 CLBLM 2
		(primitive_site SLICE_X26Y96 SLICEM internal 50)
		(primitive_site SLICE_X27Y96 SLICEL internal 45)
	)
	(tile 25 48 VBRK_X18Y96 VBRK 0
	)
	(tile 25 49 INT_X19Y96 INT 1
		(primitive_site TIEOFF_X21Y96 TIEOFF internal 2)
	)
	(tile 25 50 INT_INTERFACE_X19Y96 INT_INTERFACE 0
	)
	(tile 25 51 NULL_X51Y101 NULL 0
	)
	(tile 25 52 INT_X20Y96 INT 1
		(primitive_site TIEOFF_X23Y96 TIEOFF internal 2)
	)
	(tile 25 53 CLBLM_X20Y96 CLBLM 2
		(primitive_site SLICE_X28Y96 SLICEM internal 50)
		(primitive_site SLICE_X29Y96 SLICEL internal 45)
	)
	(tile 25 54 INT_X21Y96 INT 1
		(primitive_site TIEOFF_X24Y96 TIEOFF internal 2)
	)
	(tile 25 55 CLBLM_X21Y96 CLBLM 2
		(primitive_site SLICE_X30Y96 SLICEM internal 50)
		(primitive_site SLICE_X31Y96 SLICEL internal 45)
	)
	(tile 25 56 INT_X22Y96 INT 1
		(primitive_site TIEOFF_X25Y96 TIEOFF internal 2)
	)
	(tile 25 57 INT_INTERFACE_X22Y96 INT_INTERFACE 0
	)
	(tile 25 58 NULL_X58Y101 NULL 0
	)
	(tile 25 59 INT_X23Y96 INT 1
		(primitive_site TIEOFF_X26Y96 TIEOFF internal 2)
	)
	(tile 25 60 CLBLM_X23Y96 CLBLM 2
		(primitive_site SLICE_X32Y96 SLICEM internal 50)
		(primitive_site SLICE_X33Y96 SLICEL internal 45)
	)
	(tile 25 61 INT_X24Y96 INT 1
		(primitive_site TIEOFF_X27Y96 TIEOFF internal 2)
	)
	(tile 25 62 CLBLL_X24Y96 CLBLL 2
		(primitive_site SLICE_X34Y96 SLICEL internal 45)
		(primitive_site SLICE_X35Y96 SLICEL internal 45)
	)
	(tile 25 63 VBRK_X24Y96 VBRK 0
	)
	(tile 25 64 LIOB_FT_X25Y96 LIOB_FT 2
		(primitive_site IOB_X1Y96 IOBS unbonded 13)
		(primitive_site IOB_X1Y97 IOBM unbonded 13)
	)
	(tile 25 65 LIOI_X25Y96 LIOI 6
		(primitive_site IODELAY_X1Y96 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y96 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y97 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y97 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y97 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y96 OLOGICE1 internal 32)
	)
	(tile 25 66 INT_X25Y96 INT 1
		(primitive_site TIEOFF_X28Y96 TIEOFF internal 2)
	)
	(tile 25 67 IOI_L_INT_INTERFACE_X25Y96 IOI_L_INT_INTERFACE 0
	)
	(tile 25 68 VBRK_X25Y96 VBRK 0
	)
	(tile 25 69 INT_X26Y96 INT 1
		(primitive_site TIEOFF_X29Y96 TIEOFF internal 2)
	)
	(tile 25 70 CLBLM_X26Y96 CLBLM 2
		(primitive_site SLICE_X36Y96 SLICEM internal 50)
		(primitive_site SLICE_X37Y96 SLICEL internal 45)
	)
	(tile 25 71 INT_X27Y96 INT 1
		(primitive_site TIEOFF_X30Y96 TIEOFF internal 2)
	)
	(tile 25 72 CLBLL_X27Y96 CLBLL 2
		(primitive_site SLICE_X38Y96 SLICEL internal 45)
		(primitive_site SLICE_X39Y96 SLICEL internal 45)
	)
	(tile 25 73 INT_X28Y96 INT 1
		(primitive_site TIEOFF_X31Y96 TIEOFF internal 2)
	)
	(tile 25 74 CLBLM_X28Y96 CLBLM 2
		(primitive_site SLICE_X40Y96 SLICEM internal 50)
		(primitive_site SLICE_X41Y96 SLICEL internal 45)
	)
	(tile 25 75 INT_X29Y96 INT 1
		(primitive_site TIEOFF_X32Y96 TIEOFF internal 2)
	)
	(tile 25 76 CLBLL_X29Y96 CLBLL 2
		(primitive_site SLICE_X42Y96 SLICEL internal 45)
		(primitive_site SLICE_X43Y96 SLICEL internal 45)
	)
	(tile 25 77 VBRK_X29Y96 VBRK 0
	)
	(tile 25 78 INT_X30Y96 INT 1
		(primitive_site TIEOFF_X33Y96 TIEOFF internal 2)
	)
	(tile 25 79 CLBLL_X30Y96 CLBLL 2
		(primitive_site SLICE_X44Y96 SLICEL internal 45)
		(primitive_site SLICE_X45Y96 SLICEL internal 45)
	)
	(tile 25 80 INT_X31Y96 INT 1
		(primitive_site TIEOFF_X34Y96 TIEOFF internal 2)
	)
	(tile 25 81 CLBLL_X31Y96 CLBLL 2
		(primitive_site SLICE_X46Y96 SLICEL internal 45)
		(primitive_site SLICE_X47Y96 SLICEL internal 45)
	)
	(tile 25 82 INT_X32Y96 INT 1
		(primitive_site TIEOFF_X35Y96 TIEOFF internal 2)
	)
	(tile 25 83 CLBLL_X32Y96 CLBLL 2
		(primitive_site SLICE_X48Y96 SLICEL internal 45)
		(primitive_site SLICE_X49Y96 SLICEL internal 45)
	)
	(tile 25 84 INT_X33Y96 INT 1
		(primitive_site TIEOFF_X36Y96 TIEOFF internal 2)
	)
	(tile 25 85 CLBLL_X33Y96 CLBLL 2
		(primitive_site SLICE_X50Y96 SLICEL internal 45)
		(primitive_site SLICE_X51Y96 SLICEL internal 45)
	)
	(tile 25 86 INT_X34Y96 INT 1
		(primitive_site TIEOFF_X37Y96 TIEOFF internal 2)
	)
	(tile 25 87 CLBLL_X34Y96 CLBLL 2
		(primitive_site SLICE_X52Y96 SLICEL internal 45)
		(primitive_site SLICE_X53Y96 SLICEL internal 45)
	)
	(tile 25 88 INT_X35Y96 INT 1
		(primitive_site TIEOFF_X38Y96 TIEOFF internal 2)
	)
	(tile 25 89 CLBLL_X35Y96 CLBLL 2
		(primitive_site SLICE_X54Y96 SLICEL internal 45)
		(primitive_site SLICE_X55Y96 SLICEL internal 45)
	)
	(tile 25 90 VFRAME_NOMON_X35Y96 VFRAME_NOMON 0
	)
	(tile 25 91 INT_X36Y96 INT 1
		(primitive_site TIEOFF_X39Y96 TIEOFF internal 2)
	)
	(tile 25 92 INT_INTERFACE_X36Y96 INT_INTERFACE 0
	)
	(tile 25 93 NULL_X93Y101 NULL 0
	)
	(tile 25 94 INT_X37Y96 INT 1
		(primitive_site TIEOFF_X40Y96 TIEOFF internal 2)
	)
	(tile 25 95 CLBLM_X37Y96 CLBLM 2
		(primitive_site SLICE_X56Y96 SLICEM internal 50)
		(primitive_site SLICE_X57Y96 SLICEL internal 45)
	)
	(tile 25 96 INT_X38Y96 INT 1
		(primitive_site TIEOFF_X41Y96 TIEOFF internal 2)
	)
	(tile 25 97 CLBLL_X38Y96 CLBLL 2
		(primitive_site SLICE_X58Y96 SLICEL internal 45)
		(primitive_site SLICE_X59Y96 SLICEL internal 45)
	)
	(tile 25 98 INT_X39Y96 INT 1
		(primitive_site TIEOFF_X42Y96 TIEOFF internal 2)
	)
	(tile 25 99 CLBLM_X39Y96 CLBLM 2
		(primitive_site SLICE_X60Y96 SLICEM internal 50)
		(primitive_site SLICE_X61Y96 SLICEL internal 45)
	)
	(tile 25 100 INT_X40Y96 INT 1
		(primitive_site TIEOFF_X43Y96 TIEOFF internal 2)
	)
	(tile 25 101 CLBLL_X40Y96 CLBLL 2
		(primitive_site SLICE_X62Y96 SLICEL internal 45)
		(primitive_site SLICE_X63Y96 SLICEL internal 45)
	)
	(tile 25 102 VBRK_X40Y96 VBRK 0
	)
	(tile 25 103 INT_X41Y96 INT 1
		(primitive_site TIEOFF_X44Y96 TIEOFF internal 2)
	)
	(tile 25 104 INT_INTERFACE_X41Y96 INT_INTERFACE 0
	)
	(tile 25 105 RIOI_X41Y96 RIOI 6
		(primitive_site OLOGIC_X2Y96 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y96 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y96 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y97 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y97 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y97 ILOGICE1 internal 28)
	)
	(tile 25 106 RIOB_X41Y96 RIOB 2
		(primitive_site IOB_X2Y96 IOBS unbonded 13)
		(primitive_site IOB_X2Y97 IOBM unbonded 13)
	)
	(tile 25 107 VBRK_X41Y96 VBRK 0
	)
	(tile 25 108 INT_X42Y96 INT 1
		(primitive_site TIEOFF_X45Y96 TIEOFF internal 2)
	)
	(tile 25 109 CLBLM_X42Y96 CLBLM 2
		(primitive_site SLICE_X64Y96 SLICEM internal 50)
		(primitive_site SLICE_X65Y96 SLICEL internal 45)
	)
	(tile 25 110 INT_X43Y96 INT 1
		(primitive_site TIEOFF_X46Y96 TIEOFF internal 2)
	)
	(tile 25 111 CLBLL_X43Y96 CLBLL 2
		(primitive_site SLICE_X66Y96 SLICEL internal 45)
		(primitive_site SLICE_X67Y96 SLICEL internal 45)
	)
	(tile 25 112 INT_X44Y96 INT 1
		(primitive_site TIEOFF_X47Y96 TIEOFF internal 2)
	)
	(tile 25 113 INT_INTERFACE_X44Y96 INT_INTERFACE 0
	)
	(tile 25 114 NULL_X114Y101 NULL 0
	)
	(tile 25 115 INT_X45Y96 INT 1
		(primitive_site TIEOFF_X48Y96 TIEOFF internal 2)
	)
	(tile 25 116 CLBLM_X45Y96 CLBLM 2
		(primitive_site SLICE_X68Y96 SLICEM internal 50)
		(primitive_site SLICE_X69Y96 SLICEL internal 45)
	)
	(tile 25 117 INT_X46Y96 INT 1
		(primitive_site TIEOFF_X49Y96 TIEOFF internal 2)
	)
	(tile 25 118 CLBLM_X46Y96 CLBLM 2
		(primitive_site SLICE_X70Y96 SLICEM internal 50)
		(primitive_site SLICE_X71Y96 SLICEL internal 45)
	)
	(tile 25 119 INT_X47Y96 INT 1
		(primitive_site TIEOFF_X50Y96 TIEOFF internal 2)
	)
	(tile 25 120 INT_INTERFACE_X47Y96 INT_INTERFACE 0
	)
	(tile 25 121 NULL_X121Y101 NULL 0
	)
	(tile 25 122 VBRK_X47Y96 VBRK 0
	)
	(tile 25 123 INT_X48Y96 INT 1
		(primitive_site TIEOFF_X52Y96 TIEOFF internal 2)
	)
	(tile 25 124 CLBLM_X48Y96 CLBLM 2
		(primitive_site SLICE_X72Y96 SLICEM internal 50)
		(primitive_site SLICE_X73Y96 SLICEL internal 45)
	)
	(tile 25 125 INT_X49Y96 INT 1
		(primitive_site TIEOFF_X53Y96 TIEOFF internal 2)
	)
	(tile 25 126 CLBLM_X49Y96 CLBLM 2
		(primitive_site SLICE_X74Y96 SLICEM internal 50)
		(primitive_site SLICE_X75Y96 SLICEL internal 45)
	)
	(tile 25 127 INT_X50Y96 INT 1
		(primitive_site TIEOFF_X54Y96 TIEOFF internal 2)
	)
	(tile 25 128 INT_INTERFACE_X50Y96 INT_INTERFACE 0
	)
	(tile 25 129 NULL_X129Y101 NULL 0
	)
	(tile 25 130 INT_X51Y96 INT 1
		(primitive_site TIEOFF_X55Y96 TIEOFF internal 2)
	)
	(tile 25 131 CLBLM_X51Y96 CLBLM 2
		(primitive_site SLICE_X76Y96 SLICEM internal 50)
		(primitive_site SLICE_X77Y96 SLICEL internal 45)
	)
	(tile 25 132 INT_X52Y96 INT 1
		(primitive_site TIEOFF_X56Y96 TIEOFF internal 2)
	)
	(tile 25 133 CLBLM_X52Y96 CLBLM 2
		(primitive_site SLICE_X78Y96 SLICEM internal 50)
		(primitive_site SLICE_X79Y96 SLICEL internal 45)
	)
	(tile 25 134 INT_X53Y96 INT 1
		(primitive_site TIEOFF_X57Y96 TIEOFF internal 2)
	)
	(tile 25 135 INT_INTERFACE_X53Y96 INT_INTERFACE 0
	)
	(tile 25 136 NULL_X136Y101 NULL 0
	)
	(tile 25 137 VBRK_X53Y96 VBRK 0
	)
	(tile 25 138 INT_X54Y96 INT 1
		(primitive_site TIEOFF_X59Y96 TIEOFF internal 2)
	)
	(tile 25 139 CLBLM_X54Y96 CLBLM 2
		(primitive_site SLICE_X80Y96 SLICEM internal 50)
		(primitive_site SLICE_X81Y96 SLICEL internal 45)
	)
	(tile 25 140 INT_X55Y96 INT 1
		(primitive_site TIEOFF_X60Y96 TIEOFF internal 2)
	)
	(tile 25 141 CLBLM_X55Y96 CLBLM 2
		(primitive_site SLICE_X82Y96 SLICEM internal 50)
		(primitive_site SLICE_X83Y96 SLICEL internal 45)
	)
	(tile 25 142 INT_X56Y96 INT 1
		(primitive_site TIEOFF_X61Y96 TIEOFF internal 2)
	)
	(tile 25 143 CLBLM_X56Y96 CLBLM 2
		(primitive_site SLICE_X84Y96 SLICEM internal 50)
		(primitive_site SLICE_X85Y96 SLICEL internal 45)
	)
	(tile 25 144 INT_X57Y96 INT 1
		(primitive_site TIEOFF_X62Y96 TIEOFF internal 2)
	)
	(tile 25 145 CLBLM_X57Y96 CLBLM 2
		(primitive_site SLICE_X86Y96 SLICEM internal 50)
		(primitive_site SLICE_X87Y96 SLICEL internal 45)
	)
	(tile 25 146 INT_X58Y96 INT 1
		(primitive_site TIEOFF_X63Y96 TIEOFF internal 2)
	)
	(tile 25 147 INT_INTERFACE_X58Y96 INT_INTERFACE 0
	)
	(tile 25 148 NULL_X148Y101 NULL 0
	)
	(tile 25 149 VBRK_X58Y96 VBRK 0
	)
	(tile 25 150 INT_X59Y96 INT 1
		(primitive_site TIEOFF_X65Y96 TIEOFF internal 2)
	)
	(tile 25 151 CLBLM_X59Y96 CLBLM 2
		(primitive_site SLICE_X88Y96 SLICEM internal 50)
		(primitive_site SLICE_X89Y96 SLICEL internal 45)
	)
	(tile 25 152 INT_X60Y96 INT 1
		(primitive_site TIEOFF_X66Y96 TIEOFF internal 2)
	)
	(tile 25 153 CLBLM_X60Y96 CLBLM 2
		(primitive_site SLICE_X90Y96 SLICEM internal 50)
		(primitive_site SLICE_X91Y96 SLICEL internal 45)
	)
	(tile 25 154 INT_X61Y96 INT 1
		(primitive_site TIEOFF_X67Y96 TIEOFF internal 2)
	)
	(tile 25 155 INT_INTERFACE_X61Y96 INT_INTERFACE 0
	)
	(tile 25 156 NULL_X156Y101 NULL 0
	)
	(tile 25 157 INT_X62Y96 INT 1
		(primitive_site TIEOFF_X68Y96 TIEOFF internal 2)
	)
	(tile 25 158 CLBLM_X62Y96 CLBLM 2
		(primitive_site SLICE_X92Y96 SLICEM internal 50)
		(primitive_site SLICE_X93Y96 SLICEL internal 45)
	)
	(tile 25 159 INT_X63Y96 INT 1
		(primitive_site TIEOFF_X69Y96 TIEOFF internal 2)
	)
	(tile 25 160 CLBLL_X63Y96 CLBLL 2
		(primitive_site SLICE_X94Y96 SLICEL internal 45)
		(primitive_site SLICE_X95Y96 SLICEL internal 45)
	)
	(tile 25 161 VBRK_X63Y96 VBRK 0
	)
	(tile 25 162 INT_X64Y96 INT 1
		(primitive_site TIEOFF_X70Y96 TIEOFF internal 2)
	)
	(tile 25 163 CLBLM_X64Y96 CLBLM 2
		(primitive_site SLICE_X96Y96 SLICEM internal 50)
		(primitive_site SLICE_X97Y96 SLICEL internal 45)
	)
	(tile 25 164 INT_X65Y96 INT 1
		(primitive_site TIEOFF_X71Y96 TIEOFF internal 2)
	)
	(tile 25 165 CLBLL_X65Y96 CLBLL 2
		(primitive_site SLICE_X98Y96 SLICEL internal 45)
		(primitive_site SLICE_X99Y96 SLICEL internal 45)
	)
	(tile 25 166 INT_X66Y96 INT 1
		(primitive_site TIEOFF_X72Y96 TIEOFF internal 2)
	)
	(tile 25 167 CLBLL_X66Y96 CLBLL 2
		(primitive_site SLICE_X100Y96 SLICEL internal 45)
		(primitive_site SLICE_X101Y96 SLICEL internal 45)
	)
	(tile 25 168 INT_X67Y96 INT 1
		(primitive_site TIEOFF_X73Y96 TIEOFF internal 2)
	)
	(tile 25 169 CLBLM_X67Y96 CLBLM 2
		(primitive_site SLICE_X102Y96 SLICEM internal 50)
		(primitive_site SLICE_X103Y96 SLICEL internal 45)
	)
	(tile 25 170 INT_X68Y96 INT 1
		(primitive_site TIEOFF_X74Y96 TIEOFF internal 2)
	)
	(tile 25 171 CLBLL_X68Y96 CLBLL 2
		(primitive_site SLICE_X104Y96 SLICEL internal 45)
		(primitive_site SLICE_X105Y96 SLICEL internal 45)
	)
	(tile 25 172 INT_X69Y96 INT 1
		(primitive_site TIEOFF_X75Y96 TIEOFF internal 2)
	)
	(tile 25 173 EMAC_INT_INTERFACE_X69Y96 EMAC_INT_INTERFACE 0
	)
	(tile 25 174 NULL_X174Y101 NULL 0
	)
	(tile 25 175 INT_X70Y96 INT 1
		(primitive_site TIEOFF_X76Y96 TIEOFF internal 2)
	)
	(tile 25 176 GTX_INT_INTERFACE_X70Y96 GTX_INT_INTERFACE 0
	)
	(tile 25 177 R_TERM_INT_X70Y96 R_TERM_INT 0
	)
	(tile 25 178 NULL_X178Y101 NULL 0
	)
	(tile 26 0 NULL_X0Y100 NULL 0
	)
	(tile 26 1 NULL_X1Y100 NULL 0
	)
	(tile 26 2 L_TERM_INT_X0Y95 L_TERM_INT 0
	)
	(tile 26 3 INT_X0Y95 INT 1
		(primitive_site TIEOFF_X0Y95 TIEOFF internal 2)
	)
	(tile 26 4 IOI_L_INT_INTERFACE_X0Y95 IOI_L_INT_INTERFACE 0
	)
	(tile 26 5 VBRK_X0Y95 VBRK 0
	)
	(tile 26 6 INT_X1Y95 INT 1
		(primitive_site TIEOFF_X1Y95 TIEOFF internal 2)
	)
	(tile 26 7 CLBLM_X1Y95 CLBLM 2
		(primitive_site SLICE_X0Y95 SLICEM internal 50)
		(primitive_site SLICE_X1Y95 SLICEL internal 45)
	)
	(tile 26 8 INT_X2Y95 INT 1
		(primitive_site TIEOFF_X2Y95 TIEOFF internal 2)
	)
	(tile 26 9 CLBLL_X2Y95 CLBLL 2
		(primitive_site SLICE_X2Y95 SLICEL internal 45)
		(primitive_site SLICE_X3Y95 SLICEL internal 45)
	)
	(tile 26 10 INT_X3Y95 INT 1
		(primitive_site TIEOFF_X3Y95 TIEOFF internal 2)
	)
	(tile 26 11 CLBLM_X3Y95 CLBLM 2
		(primitive_site SLICE_X4Y95 SLICEM internal 50)
		(primitive_site SLICE_X5Y95 SLICEL internal 45)
	)
	(tile 26 12 INT_X4Y95 INT 1
		(primitive_site TIEOFF_X4Y95 TIEOFF internal 2)
	)
	(tile 26 13 CLBLL_X4Y95 CLBLL 2
		(primitive_site SLICE_X6Y95 SLICEL internal 45)
		(primitive_site SLICE_X7Y95 SLICEL internal 45)
	)
	(tile 26 14 INT_X5Y95 INT 1
		(primitive_site TIEOFF_X5Y95 TIEOFF internal 2)
	)
	(tile 26 15 INT_INTERFACE_X5Y95 INT_INTERFACE 0
	)
	(tile 26 16 BRAM_X5Y95 BRAM 3
		(primitive_site RAMB18_X0Y38 FIFO18E1 internal 158)
		(primitive_site RAMB18_X0Y39 RAMB18E1 internal 158)
		(primitive_site RAMB36_X0Y19 RAMBFIFO36E1 internal 356)
	)
	(tile 26 17 INT_X6Y95 INT 1
		(primitive_site TIEOFF_X6Y95 TIEOFF internal 2)
	)
	(tile 26 18 CLBLM_X6Y95 CLBLM 2
		(primitive_site SLICE_X8Y95 SLICEM internal 50)
		(primitive_site SLICE_X9Y95 SLICEL internal 45)
	)
	(tile 26 19 INT_X7Y95 INT 1
		(primitive_site TIEOFF_X7Y95 TIEOFF internal 2)
	)
	(tile 26 20 CLBLM_X7Y95 CLBLM 2
		(primitive_site SLICE_X10Y95 SLICEM internal 50)
		(primitive_site SLICE_X11Y95 SLICEL internal 45)
	)
	(tile 26 21 VBRK_X7Y95 VBRK 0
	)
	(tile 26 22 INT_X8Y95 INT 1
		(primitive_site TIEOFF_X8Y95 TIEOFF internal 2)
	)
	(tile 26 23 INT_INTERFACE_X8Y95 INT_INTERFACE 0
	)
	(tile 26 24 DSP_X8Y95 DSP 3
		(primitive_site DSP48_X0Y38 DSP48E1 internal 417)
		(primitive_site DSP48_X0Y39 DSP48E1 internal 417)
		(primitive_site TIEOFF_X9Y95 TIEOFF internal 2)
	)
	(tile 26 25 INT_X9Y95 INT 1
		(primitive_site TIEOFF_X10Y95 TIEOFF internal 2)
	)
	(tile 26 26 CLBLM_X9Y95 CLBLM 2
		(primitive_site SLICE_X12Y95 SLICEM internal 50)
		(primitive_site SLICE_X13Y95 SLICEL internal 45)
	)
	(tile 26 27 INT_X10Y95 INT 1
		(primitive_site TIEOFF_X11Y95 TIEOFF internal 2)
	)
	(tile 26 28 CLBLM_X10Y95 CLBLM 2
		(primitive_site SLICE_X14Y95 SLICEM internal 50)
		(primitive_site SLICE_X15Y95 SLICEL internal 45)
	)
	(tile 26 29 INT_X11Y95 INT 1
		(primitive_site TIEOFF_X12Y95 TIEOFF internal 2)
	)
	(tile 26 30 CLBLM_X11Y95 CLBLM 2
		(primitive_site SLICE_X16Y95 SLICEM internal 50)
		(primitive_site SLICE_X17Y95 SLICEL internal 45)
	)
	(tile 26 31 INT_X12Y95 INT 1
		(primitive_site TIEOFF_X13Y95 TIEOFF internal 2)
	)
	(tile 26 32 CLBLM_X12Y95 CLBLM 2
		(primitive_site SLICE_X18Y95 SLICEM internal 50)
		(primitive_site SLICE_X19Y95 SLICEL internal 45)
	)
	(tile 26 33 VBRK_X12Y95 VBRK 0
	)
	(tile 26 34 INT_X13Y95 INT 1
		(primitive_site TIEOFF_X14Y95 TIEOFF internal 2)
	)
	(tile 26 35 INT_INTERFACE_X13Y95 INT_INTERFACE 0
	)
	(tile 26 36 DSP_X13Y95 DSP 3
		(primitive_site DSP48_X1Y38 DSP48E1 internal 417)
		(primitive_site DSP48_X1Y39 DSP48E1 internal 417)
		(primitive_site TIEOFF_X15Y95 TIEOFF internal 2)
	)
	(tile 26 37 INT_X14Y95 INT 1
		(primitive_site TIEOFF_X16Y95 TIEOFF internal 2)
	)
	(tile 26 38 CLBLM_X14Y95 CLBLM 2
		(primitive_site SLICE_X20Y95 SLICEM internal 50)
		(primitive_site SLICE_X21Y95 SLICEL internal 45)
	)
	(tile 26 39 INT_X15Y95 INT 1
		(primitive_site TIEOFF_X17Y95 TIEOFF internal 2)
	)
	(tile 26 40 CLBLM_X15Y95 CLBLM 2
		(primitive_site SLICE_X22Y95 SLICEM internal 50)
		(primitive_site SLICE_X23Y95 SLICEL internal 45)
	)
	(tile 26 41 INT_X16Y95 INT 1
		(primitive_site TIEOFF_X18Y95 TIEOFF internal 2)
	)
	(tile 26 42 INT_INTERFACE_X16Y95 INT_INTERFACE 0
	)
	(tile 26 43 BRAM_X16Y95 BRAM 3
		(primitive_site RAMB18_X1Y38 FIFO18E1 internal 158)
		(primitive_site RAMB18_X1Y39 RAMB18E1 internal 158)
		(primitive_site RAMB36_X1Y19 RAMBFIFO36E1 internal 356)
	)
	(tile 26 44 INT_X17Y95 INT 1
		(primitive_site TIEOFF_X19Y95 TIEOFF internal 2)
	)
	(tile 26 45 CLBLM_X17Y95 CLBLM 2
		(primitive_site SLICE_X24Y95 SLICEM internal 50)
		(primitive_site SLICE_X25Y95 SLICEL internal 45)
	)
	(tile 26 46 INT_X18Y95 INT 1
		(primitive_site TIEOFF_X20Y95 TIEOFF internal 2)
	)
	(tile 26 47 CLBLM_X18Y95 CLBLM 2
		(primitive_site SLICE_X26Y95 SLICEM internal 50)
		(primitive_site SLICE_X27Y95 SLICEL internal 45)
	)
	(tile 26 48 VBRK_X18Y95 VBRK 0
	)
	(tile 26 49 INT_X19Y95 INT 1
		(primitive_site TIEOFF_X21Y95 TIEOFF internal 2)
	)
	(tile 26 50 INT_INTERFACE_X19Y95 INT_INTERFACE 0
	)
	(tile 26 51 DSP_X19Y95 DSP 3
		(primitive_site DSP48_X2Y38 DSP48E1 internal 417)
		(primitive_site DSP48_X2Y39 DSP48E1 internal 417)
		(primitive_site TIEOFF_X22Y95 TIEOFF internal 2)
	)
	(tile 26 52 INT_X20Y95 INT 1
		(primitive_site TIEOFF_X23Y95 TIEOFF internal 2)
	)
	(tile 26 53 CLBLM_X20Y95 CLBLM 2
		(primitive_site SLICE_X28Y95 SLICEM internal 50)
		(primitive_site SLICE_X29Y95 SLICEL internal 45)
	)
	(tile 26 54 INT_X21Y95 INT 1
		(primitive_site TIEOFF_X24Y95 TIEOFF internal 2)
	)
	(tile 26 55 CLBLM_X21Y95 CLBLM 2
		(primitive_site SLICE_X30Y95 SLICEM internal 50)
		(primitive_site SLICE_X31Y95 SLICEL internal 45)
	)
	(tile 26 56 INT_X22Y95 INT 1
		(primitive_site TIEOFF_X25Y95 TIEOFF internal 2)
	)
	(tile 26 57 INT_INTERFACE_X22Y95 INT_INTERFACE 0
	)
	(tile 26 58 BRAM_X22Y95 BRAM 3
		(primitive_site RAMB18_X2Y38 FIFO18E1 internal 158)
		(primitive_site RAMB18_X2Y39 RAMB18E1 internal 158)
		(primitive_site RAMB36_X2Y19 RAMBFIFO36E1 internal 356)
	)
	(tile 26 59 INT_X23Y95 INT 1
		(primitive_site TIEOFF_X26Y95 TIEOFF internal 2)
	)
	(tile 26 60 CLBLM_X23Y95 CLBLM 2
		(primitive_site SLICE_X32Y95 SLICEM internal 50)
		(primitive_site SLICE_X33Y95 SLICEL internal 45)
	)
	(tile 26 61 INT_X24Y95 INT 1
		(primitive_site TIEOFF_X27Y95 TIEOFF internal 2)
	)
	(tile 26 62 CLBLL_X24Y95 CLBLL 2
		(primitive_site SLICE_X34Y95 SLICEL internal 45)
		(primitive_site SLICE_X35Y95 SLICEL internal 45)
	)
	(tile 26 63 VBRK_X24Y95 VBRK 0
	)
	(tile 26 64 NULL_X64Y100 NULL 0
	)
	(tile 26 65 NULL_X65Y100 NULL 0
	)
	(tile 26 66 INT_X25Y95 INT 1
		(primitive_site TIEOFF_X28Y95 TIEOFF internal 2)
	)
	(tile 26 67 IOI_L_INT_INTERFACE_X25Y95 IOI_L_INT_INTERFACE 0
	)
	(tile 26 68 VBRK_X25Y95 VBRK 0
	)
	(tile 26 69 INT_X26Y95 INT 1
		(primitive_site TIEOFF_X29Y95 TIEOFF internal 2)
	)
	(tile 26 70 CLBLM_X26Y95 CLBLM 2
		(primitive_site SLICE_X36Y95 SLICEM internal 50)
		(primitive_site SLICE_X37Y95 SLICEL internal 45)
	)
	(tile 26 71 INT_X27Y95 INT 1
		(primitive_site TIEOFF_X30Y95 TIEOFF internal 2)
	)
	(tile 26 72 CLBLL_X27Y95 CLBLL 2
		(primitive_site SLICE_X38Y95 SLICEL internal 45)
		(primitive_site SLICE_X39Y95 SLICEL internal 45)
	)
	(tile 26 73 INT_X28Y95 INT 1
		(primitive_site TIEOFF_X31Y95 TIEOFF internal 2)
	)
	(tile 26 74 CLBLM_X28Y95 CLBLM 2
		(primitive_site SLICE_X40Y95 SLICEM internal 50)
		(primitive_site SLICE_X41Y95 SLICEL internal 45)
	)
	(tile 26 75 INT_X29Y95 INT 1
		(primitive_site TIEOFF_X32Y95 TIEOFF internal 2)
	)
	(tile 26 76 CLBLL_X29Y95 CLBLL 2
		(primitive_site SLICE_X42Y95 SLICEL internal 45)
		(primitive_site SLICE_X43Y95 SLICEL internal 45)
	)
	(tile 26 77 VBRK_X29Y95 VBRK 0
	)
	(tile 26 78 INT_X30Y95 INT 1
		(primitive_site TIEOFF_X33Y95 TIEOFF internal 2)
	)
	(tile 26 79 CLBLL_X30Y95 CLBLL 2
		(primitive_site SLICE_X44Y95 SLICEL internal 45)
		(primitive_site SLICE_X45Y95 SLICEL internal 45)
	)
	(tile 26 80 INT_X31Y95 INT 1
		(primitive_site TIEOFF_X34Y95 TIEOFF internal 2)
	)
	(tile 26 81 CLBLL_X31Y95 CLBLL 2
		(primitive_site SLICE_X46Y95 SLICEL internal 45)
		(primitive_site SLICE_X47Y95 SLICEL internal 45)
	)
	(tile 26 82 INT_X32Y95 INT 1
		(primitive_site TIEOFF_X35Y95 TIEOFF internal 2)
	)
	(tile 26 83 CLBLL_X32Y95 CLBLL 2
		(primitive_site SLICE_X48Y95 SLICEL internal 45)
		(primitive_site SLICE_X49Y95 SLICEL internal 45)
	)
	(tile 26 84 INT_X33Y95 INT 1
		(primitive_site TIEOFF_X36Y95 TIEOFF internal 2)
	)
	(tile 26 85 CLBLL_X33Y95 CLBLL 2
		(primitive_site SLICE_X50Y95 SLICEL internal 45)
		(primitive_site SLICE_X51Y95 SLICEL internal 45)
	)
	(tile 26 86 INT_X34Y95 INT 1
		(primitive_site TIEOFF_X37Y95 TIEOFF internal 2)
	)
	(tile 26 87 CLBLL_X34Y95 CLBLL 2
		(primitive_site SLICE_X52Y95 SLICEL internal 45)
		(primitive_site SLICE_X53Y95 SLICEL internal 45)
	)
	(tile 26 88 INT_X35Y95 INT 1
		(primitive_site TIEOFF_X38Y95 TIEOFF internal 2)
	)
	(tile 26 89 CLBLL_X35Y95 CLBLL 2
		(primitive_site SLICE_X54Y95 SLICEL internal 45)
		(primitive_site SLICE_X55Y95 SLICEL internal 45)
	)
	(tile 26 90 VFRAME_NOMON_X35Y95 VFRAME_NOMON 0
	)
	(tile 26 91 INT_X36Y95 INT 1
		(primitive_site TIEOFF_X39Y95 TIEOFF internal 2)
	)
	(tile 26 92 INT_INTERFACE_X36Y95 INT_INTERFACE 0
	)
	(tile 26 93 NULL_X93Y100 NULL 0
	)
	(tile 26 94 INT_X37Y95 INT 1
		(primitive_site TIEOFF_X40Y95 TIEOFF internal 2)
	)
	(tile 26 95 CLBLM_X37Y95 CLBLM 2
		(primitive_site SLICE_X56Y95 SLICEM internal 50)
		(primitive_site SLICE_X57Y95 SLICEL internal 45)
	)
	(tile 26 96 INT_X38Y95 INT 1
		(primitive_site TIEOFF_X41Y95 TIEOFF internal 2)
	)
	(tile 26 97 CLBLL_X38Y95 CLBLL 2
		(primitive_site SLICE_X58Y95 SLICEL internal 45)
		(primitive_site SLICE_X59Y95 SLICEL internal 45)
	)
	(tile 26 98 INT_X39Y95 INT 1
		(primitive_site TIEOFF_X42Y95 TIEOFF internal 2)
	)
	(tile 26 99 CLBLM_X39Y95 CLBLM 2
		(primitive_site SLICE_X60Y95 SLICEM internal 50)
		(primitive_site SLICE_X61Y95 SLICEL internal 45)
	)
	(tile 26 100 INT_X40Y95 INT 1
		(primitive_site TIEOFF_X43Y95 TIEOFF internal 2)
	)
	(tile 26 101 CLBLL_X40Y95 CLBLL 2
		(primitive_site SLICE_X62Y95 SLICEL internal 45)
		(primitive_site SLICE_X63Y95 SLICEL internal 45)
	)
	(tile 26 102 VBRK_X40Y95 VBRK 0
	)
	(tile 26 103 INT_X41Y95 INT 1
		(primitive_site TIEOFF_X44Y95 TIEOFF internal 2)
	)
	(tile 26 104 INT_INTERFACE_X41Y95 INT_INTERFACE 0
	)
	(tile 26 105 NULL_X105Y100 NULL 0
	)
	(tile 26 106 NULL_X106Y100 NULL 0
	)
	(tile 26 107 VBRK_X106Y100 VBRK 0
	)
	(tile 26 108 INT_X42Y95 INT 1
		(primitive_site TIEOFF_X45Y95 TIEOFF internal 2)
	)
	(tile 26 109 CLBLM_X42Y95 CLBLM 2
		(primitive_site SLICE_X64Y95 SLICEM internal 50)
		(primitive_site SLICE_X65Y95 SLICEL internal 45)
	)
	(tile 26 110 INT_X43Y95 INT 1
		(primitive_site TIEOFF_X46Y95 TIEOFF internal 2)
	)
	(tile 26 111 CLBLL_X43Y95 CLBLL 2
		(primitive_site SLICE_X66Y95 SLICEL internal 45)
		(primitive_site SLICE_X67Y95 SLICEL internal 45)
	)
	(tile 26 112 INT_X44Y95 INT 1
		(primitive_site TIEOFF_X47Y95 TIEOFF internal 2)
	)
	(tile 26 113 INT_INTERFACE_X44Y95 INT_INTERFACE 0
	)
	(tile 26 114 BRAM_X44Y95 BRAM 3
		(primitive_site RAMB18_X3Y38 FIFO18E1 internal 158)
		(primitive_site RAMB18_X3Y39 RAMB18E1 internal 158)
		(primitive_site RAMB36_X3Y19 RAMBFIFO36E1 internal 356)
	)
	(tile 26 115 INT_X45Y95 INT 1
		(primitive_site TIEOFF_X48Y95 TIEOFF internal 2)
	)
	(tile 26 116 CLBLM_X45Y95 CLBLM 2
		(primitive_site SLICE_X68Y95 SLICEM internal 50)
		(primitive_site SLICE_X69Y95 SLICEL internal 45)
	)
	(tile 26 117 INT_X46Y95 INT 1
		(primitive_site TIEOFF_X49Y95 TIEOFF internal 2)
	)
	(tile 26 118 CLBLM_X46Y95 CLBLM 2
		(primitive_site SLICE_X70Y95 SLICEM internal 50)
		(primitive_site SLICE_X71Y95 SLICEL internal 45)
	)
	(tile 26 119 INT_X47Y95 INT 1
		(primitive_site TIEOFF_X50Y95 TIEOFF internal 2)
	)
	(tile 26 120 INT_INTERFACE_X47Y95 INT_INTERFACE 0
	)
	(tile 26 121 DSP_X47Y95 DSP 3
		(primitive_site DSP48_X3Y38 DSP48E1 internal 417)
		(primitive_site DSP48_X3Y39 DSP48E1 internal 417)
		(primitive_site TIEOFF_X51Y95 TIEOFF internal 2)
	)
	(tile 26 122 VBRK_X47Y95 VBRK 0
	)
	(tile 26 123 INT_X48Y95 INT 1
		(primitive_site TIEOFF_X52Y95 TIEOFF internal 2)
	)
	(tile 26 124 CLBLM_X48Y95 CLBLM 2
		(primitive_site SLICE_X72Y95 SLICEM internal 50)
		(primitive_site SLICE_X73Y95 SLICEL internal 45)
	)
	(tile 26 125 INT_X49Y95 INT 1
		(primitive_site TIEOFF_X53Y95 TIEOFF internal 2)
	)
	(tile 26 126 CLBLM_X49Y95 CLBLM 2
		(primitive_site SLICE_X74Y95 SLICEM internal 50)
		(primitive_site SLICE_X75Y95 SLICEL internal 45)
	)
	(tile 26 127 INT_X50Y95 INT 1
		(primitive_site TIEOFF_X54Y95 TIEOFF internal 2)
	)
	(tile 26 128 INT_INTERFACE_X50Y95 INT_INTERFACE 0
	)
	(tile 26 129 BRAM_X50Y95 BRAM 3
		(primitive_site RAMB18_X4Y38 FIFO18E1 internal 158)
		(primitive_site RAMB18_X4Y39 RAMB18E1 internal 158)
		(primitive_site RAMB36_X4Y19 RAMBFIFO36E1 internal 356)
	)
	(tile 26 130 INT_X51Y95 INT 1
		(primitive_site TIEOFF_X55Y95 TIEOFF internal 2)
	)
	(tile 26 131 CLBLM_X51Y95 CLBLM 2
		(primitive_site SLICE_X76Y95 SLICEM internal 50)
		(primitive_site SLICE_X77Y95 SLICEL internal 45)
	)
	(tile 26 132 INT_X52Y95 INT 1
		(primitive_site TIEOFF_X56Y95 TIEOFF internal 2)
	)
	(tile 26 133 CLBLM_X52Y95 CLBLM 2
		(primitive_site SLICE_X78Y95 SLICEM internal 50)
		(primitive_site SLICE_X79Y95 SLICEL internal 45)
	)
	(tile 26 134 INT_X53Y95 INT 1
		(primitive_site TIEOFF_X57Y95 TIEOFF internal 2)
	)
	(tile 26 135 INT_INTERFACE_X53Y95 INT_INTERFACE 0
	)
	(tile 26 136 DSP_X53Y95 DSP 3
		(primitive_site DSP48_X4Y38 DSP48E1 internal 417)
		(primitive_site DSP48_X4Y39 DSP48E1 internal 417)
		(primitive_site TIEOFF_X58Y95 TIEOFF internal 2)
	)
	(tile 26 137 VBRK_X53Y95 VBRK 0
	)
	(tile 26 138 INT_X54Y95 INT 1
		(primitive_site TIEOFF_X59Y95 TIEOFF internal 2)
	)
	(tile 26 139 CLBLM_X54Y95 CLBLM 2
		(primitive_site SLICE_X80Y95 SLICEM internal 50)
		(primitive_site SLICE_X81Y95 SLICEL internal 45)
	)
	(tile 26 140 INT_X55Y95 INT 1
		(primitive_site TIEOFF_X60Y95 TIEOFF internal 2)
	)
	(tile 26 141 CLBLM_X55Y95 CLBLM 2
		(primitive_site SLICE_X82Y95 SLICEM internal 50)
		(primitive_site SLICE_X83Y95 SLICEL internal 45)
	)
	(tile 26 142 INT_X56Y95 INT 1
		(primitive_site TIEOFF_X61Y95 TIEOFF internal 2)
	)
	(tile 26 143 CLBLM_X56Y95 CLBLM 2
		(primitive_site SLICE_X84Y95 SLICEM internal 50)
		(primitive_site SLICE_X85Y95 SLICEL internal 45)
	)
	(tile 26 144 INT_X57Y95 INT 1
		(primitive_site TIEOFF_X62Y95 TIEOFF internal 2)
	)
	(tile 26 145 CLBLM_X57Y95 CLBLM 2
		(primitive_site SLICE_X86Y95 SLICEM internal 50)
		(primitive_site SLICE_X87Y95 SLICEL internal 45)
	)
	(tile 26 146 INT_X58Y95 INT 1
		(primitive_site TIEOFF_X63Y95 TIEOFF internal 2)
	)
	(tile 26 147 INT_INTERFACE_X58Y95 INT_INTERFACE 0
	)
	(tile 26 148 DSP_X58Y95 DSP 3
		(primitive_site DSP48_X5Y38 DSP48E1 internal 417)
		(primitive_site DSP48_X5Y39 DSP48E1 internal 417)
		(primitive_site TIEOFF_X64Y95 TIEOFF internal 2)
	)
	(tile 26 149 VBRK_X58Y95 VBRK 0
	)
	(tile 26 150 INT_X59Y95 INT 1
		(primitive_site TIEOFF_X65Y95 TIEOFF internal 2)
	)
	(tile 26 151 CLBLM_X59Y95 CLBLM 2
		(primitive_site SLICE_X88Y95 SLICEM internal 50)
		(primitive_site SLICE_X89Y95 SLICEL internal 45)
	)
	(tile 26 152 INT_X60Y95 INT 1
		(primitive_site TIEOFF_X66Y95 TIEOFF internal 2)
	)
	(tile 26 153 CLBLM_X60Y95 CLBLM 2
		(primitive_site SLICE_X90Y95 SLICEM internal 50)
		(primitive_site SLICE_X91Y95 SLICEL internal 45)
	)
	(tile 26 154 INT_X61Y95 INT 1
		(primitive_site TIEOFF_X67Y95 TIEOFF internal 2)
	)
	(tile 26 155 INT_INTERFACE_X61Y95 INT_INTERFACE 0
	)
	(tile 26 156 BRAM_X61Y95 BRAM 3
		(primitive_site RAMB18_X5Y38 FIFO18E1 internal 158)
		(primitive_site RAMB18_X5Y39 RAMB18E1 internal 158)
		(primitive_site RAMB36_X5Y19 RAMBFIFO36E1 internal 356)
	)
	(tile 26 157 INT_X62Y95 INT 1
		(primitive_site TIEOFF_X68Y95 TIEOFF internal 2)
	)
	(tile 26 158 CLBLM_X62Y95 CLBLM 2
		(primitive_site SLICE_X92Y95 SLICEM internal 50)
		(primitive_site SLICE_X93Y95 SLICEL internal 45)
	)
	(tile 26 159 INT_X63Y95 INT 1
		(primitive_site TIEOFF_X69Y95 TIEOFF internal 2)
	)
	(tile 26 160 CLBLL_X63Y95 CLBLL 2
		(primitive_site SLICE_X94Y95 SLICEL internal 45)
		(primitive_site SLICE_X95Y95 SLICEL internal 45)
	)
	(tile 26 161 VBRK_X63Y95 VBRK 0
	)
	(tile 26 162 INT_X64Y95 INT 1
		(primitive_site TIEOFF_X70Y95 TIEOFF internal 2)
	)
	(tile 26 163 CLBLM_X64Y95 CLBLM 2
		(primitive_site SLICE_X96Y95 SLICEM internal 50)
		(primitive_site SLICE_X97Y95 SLICEL internal 45)
	)
	(tile 26 164 INT_X65Y95 INT 1
		(primitive_site TIEOFF_X71Y95 TIEOFF internal 2)
	)
	(tile 26 165 CLBLL_X65Y95 CLBLL 2
		(primitive_site SLICE_X98Y95 SLICEL internal 45)
		(primitive_site SLICE_X99Y95 SLICEL internal 45)
	)
	(tile 26 166 INT_X66Y95 INT 1
		(primitive_site TIEOFF_X72Y95 TIEOFF internal 2)
	)
	(tile 26 167 CLBLL_X66Y95 CLBLL 2
		(primitive_site SLICE_X100Y95 SLICEL internal 45)
		(primitive_site SLICE_X101Y95 SLICEL internal 45)
	)
	(tile 26 168 INT_X67Y95 INT 1
		(primitive_site TIEOFF_X73Y95 TIEOFF internal 2)
	)
	(tile 26 169 CLBLM_X67Y95 CLBLM 2
		(primitive_site SLICE_X102Y95 SLICEM internal 50)
		(primitive_site SLICE_X103Y95 SLICEL internal 45)
	)
	(tile 26 170 INT_X68Y95 INT 1
		(primitive_site TIEOFF_X74Y95 TIEOFF internal 2)
	)
	(tile 26 171 CLBLL_X68Y95 CLBLL 2
		(primitive_site SLICE_X104Y95 SLICEL internal 45)
		(primitive_site SLICE_X105Y95 SLICEL internal 45)
	)
	(tile 26 172 INT_X69Y95 INT 1
		(primitive_site TIEOFF_X75Y95 TIEOFF internal 2)
	)
	(tile 26 173 EMAC_INT_INTERFACE_X69Y95 EMAC_INT_INTERFACE 0
	)
	(tile 26 174 NULL_X174Y100 NULL 0
	)
	(tile 26 175 INT_X70Y95 INT 1
		(primitive_site TIEOFF_X76Y95 TIEOFF internal 2)
	)
	(tile 26 176 GTX_INT_INTERFACE_X70Y95 GTX_INT_INTERFACE 0
	)
	(tile 26 177 R_TERM_INT_X70Y95 R_TERM_INT 0
	)
	(tile 26 178 NULL_X178Y100 NULL 0
	)
	(tile 27 0 LIOB_X0Y94 LIOB 2
		(primitive_site IOB_X0Y94 IOBS unbonded 13)
		(primitive_site IOB_X0Y95 IOBM unbonded 13)
	)
	(tile 27 1 LIOI_X0Y94 LIOI 6
		(primitive_site IODELAY_X0Y94 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y94 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y95 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y95 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y95 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y94 OLOGICE1 internal 32)
	)
	(tile 27 2 L_TERM_INT_X0Y94 L_TERM_INT 0
	)
	(tile 27 3 INT_X0Y94 INT 1
		(primitive_site TIEOFF_X0Y94 TIEOFF internal 2)
	)
	(tile 27 4 IOI_L_INT_INTERFACE_X0Y94 IOI_L_INT_INTERFACE 0
	)
	(tile 27 5 VBRK_X0Y94 VBRK 0
	)
	(tile 27 6 INT_X1Y94 INT 1
		(primitive_site TIEOFF_X1Y94 TIEOFF internal 2)
	)
	(tile 27 7 CLBLM_X1Y94 CLBLM 2
		(primitive_site SLICE_X0Y94 SLICEM internal 50)
		(primitive_site SLICE_X1Y94 SLICEL internal 45)
	)
	(tile 27 8 INT_X2Y94 INT 1
		(primitive_site TIEOFF_X2Y94 TIEOFF internal 2)
	)
	(tile 27 9 CLBLL_X2Y94 CLBLL 2
		(primitive_site SLICE_X2Y94 SLICEL internal 45)
		(primitive_site SLICE_X3Y94 SLICEL internal 45)
	)
	(tile 27 10 INT_X3Y94 INT 1
		(primitive_site TIEOFF_X3Y94 TIEOFF internal 2)
	)
	(tile 27 11 CLBLM_X3Y94 CLBLM 2
		(primitive_site SLICE_X4Y94 SLICEM internal 50)
		(primitive_site SLICE_X5Y94 SLICEL internal 45)
	)
	(tile 27 12 INT_X4Y94 INT 1
		(primitive_site TIEOFF_X4Y94 TIEOFF internal 2)
	)
	(tile 27 13 CLBLL_X4Y94 CLBLL 2
		(primitive_site SLICE_X6Y94 SLICEL internal 45)
		(primitive_site SLICE_X7Y94 SLICEL internal 45)
	)
	(tile 27 14 INT_X5Y94 INT 1
		(primitive_site TIEOFF_X5Y94 TIEOFF internal 2)
	)
	(tile 27 15 INT_INTERFACE_X5Y94 INT_INTERFACE 0
	)
	(tile 27 16 NULL_X16Y99 NULL 0
	)
	(tile 27 17 INT_X6Y94 INT 1
		(primitive_site TIEOFF_X6Y94 TIEOFF internal 2)
	)
	(tile 27 18 CLBLM_X6Y94 CLBLM 2
		(primitive_site SLICE_X8Y94 SLICEM internal 50)
		(primitive_site SLICE_X9Y94 SLICEL internal 45)
	)
	(tile 27 19 INT_X7Y94 INT 1
		(primitive_site TIEOFF_X7Y94 TIEOFF internal 2)
	)
	(tile 27 20 CLBLM_X7Y94 CLBLM 2
		(primitive_site SLICE_X10Y94 SLICEM internal 50)
		(primitive_site SLICE_X11Y94 SLICEL internal 45)
	)
	(tile 27 21 VBRK_X7Y94 VBRK 0
	)
	(tile 27 22 INT_X8Y94 INT 1
		(primitive_site TIEOFF_X8Y94 TIEOFF internal 2)
	)
	(tile 27 23 INT_INTERFACE_X8Y94 INT_INTERFACE 0
	)
	(tile 27 24 NULL_X24Y99 NULL 0
	)
	(tile 27 25 INT_X9Y94 INT 1
		(primitive_site TIEOFF_X10Y94 TIEOFF internal 2)
	)
	(tile 27 26 CLBLM_X9Y94 CLBLM 2
		(primitive_site SLICE_X12Y94 SLICEM internal 50)
		(primitive_site SLICE_X13Y94 SLICEL internal 45)
	)
	(tile 27 27 INT_X10Y94 INT 1
		(primitive_site TIEOFF_X11Y94 TIEOFF internal 2)
	)
	(tile 27 28 CLBLM_X10Y94 CLBLM 2
		(primitive_site SLICE_X14Y94 SLICEM internal 50)
		(primitive_site SLICE_X15Y94 SLICEL internal 45)
	)
	(tile 27 29 INT_X11Y94 INT 1
		(primitive_site TIEOFF_X12Y94 TIEOFF internal 2)
	)
	(tile 27 30 CLBLM_X11Y94 CLBLM 2
		(primitive_site SLICE_X16Y94 SLICEM internal 50)
		(primitive_site SLICE_X17Y94 SLICEL internal 45)
	)
	(tile 27 31 INT_X12Y94 INT 1
		(primitive_site TIEOFF_X13Y94 TIEOFF internal 2)
	)
	(tile 27 32 CLBLM_X12Y94 CLBLM 2
		(primitive_site SLICE_X18Y94 SLICEM internal 50)
		(primitive_site SLICE_X19Y94 SLICEL internal 45)
	)
	(tile 27 33 VBRK_X12Y94 VBRK 0
	)
	(tile 27 34 INT_X13Y94 INT 1
		(primitive_site TIEOFF_X14Y94 TIEOFF internal 2)
	)
	(tile 27 35 INT_INTERFACE_X13Y94 INT_INTERFACE 0
	)
	(tile 27 36 NULL_X36Y99 NULL 0
	)
	(tile 27 37 INT_X14Y94 INT 1
		(primitive_site TIEOFF_X16Y94 TIEOFF internal 2)
	)
	(tile 27 38 CLBLM_X14Y94 CLBLM 2
		(primitive_site SLICE_X20Y94 SLICEM internal 50)
		(primitive_site SLICE_X21Y94 SLICEL internal 45)
	)
	(tile 27 39 INT_X15Y94 INT 1
		(primitive_site TIEOFF_X17Y94 TIEOFF internal 2)
	)
	(tile 27 40 CLBLM_X15Y94 CLBLM 2
		(primitive_site SLICE_X22Y94 SLICEM internal 50)
		(primitive_site SLICE_X23Y94 SLICEL internal 45)
	)
	(tile 27 41 INT_X16Y94 INT 1
		(primitive_site TIEOFF_X18Y94 TIEOFF internal 2)
	)
	(tile 27 42 INT_INTERFACE_X16Y94 INT_INTERFACE 0
	)
	(tile 27 43 NULL_X43Y99 NULL 0
	)
	(tile 27 44 INT_X17Y94 INT 1
		(primitive_site TIEOFF_X19Y94 TIEOFF internal 2)
	)
	(tile 27 45 CLBLM_X17Y94 CLBLM 2
		(primitive_site SLICE_X24Y94 SLICEM internal 50)
		(primitive_site SLICE_X25Y94 SLICEL internal 45)
	)
	(tile 27 46 INT_X18Y94 INT 1
		(primitive_site TIEOFF_X20Y94 TIEOFF internal 2)
	)
	(tile 27 47 CLBLM_X18Y94 CLBLM 2
		(primitive_site SLICE_X26Y94 SLICEM internal 50)
		(primitive_site SLICE_X27Y94 SLICEL internal 45)
	)
	(tile 27 48 VBRK_X18Y94 VBRK 0
	)
	(tile 27 49 INT_X19Y94 INT 1
		(primitive_site TIEOFF_X21Y94 TIEOFF internal 2)
	)
	(tile 27 50 INT_INTERFACE_X19Y94 INT_INTERFACE 0
	)
	(tile 27 51 NULL_X51Y99 NULL 0
	)
	(tile 27 52 INT_X20Y94 INT 1
		(primitive_site TIEOFF_X23Y94 TIEOFF internal 2)
	)
	(tile 27 53 CLBLM_X20Y94 CLBLM 2
		(primitive_site SLICE_X28Y94 SLICEM internal 50)
		(primitive_site SLICE_X29Y94 SLICEL internal 45)
	)
	(tile 27 54 INT_X21Y94 INT 1
		(primitive_site TIEOFF_X24Y94 TIEOFF internal 2)
	)
	(tile 27 55 CLBLM_X21Y94 CLBLM 2
		(primitive_site SLICE_X30Y94 SLICEM internal 50)
		(primitive_site SLICE_X31Y94 SLICEL internal 45)
	)
	(tile 27 56 INT_X22Y94 INT 1
		(primitive_site TIEOFF_X25Y94 TIEOFF internal 2)
	)
	(tile 27 57 INT_INTERFACE_X22Y94 INT_INTERFACE 0
	)
	(tile 27 58 NULL_X58Y99 NULL 0
	)
	(tile 27 59 INT_X23Y94 INT 1
		(primitive_site TIEOFF_X26Y94 TIEOFF internal 2)
	)
	(tile 27 60 CLBLM_X23Y94 CLBLM 2
		(primitive_site SLICE_X32Y94 SLICEM internal 50)
		(primitive_site SLICE_X33Y94 SLICEL internal 45)
	)
	(tile 27 61 INT_X24Y94 INT 1
		(primitive_site TIEOFF_X27Y94 TIEOFF internal 2)
	)
	(tile 27 62 CLBLL_X24Y94 CLBLL 2
		(primitive_site SLICE_X34Y94 SLICEL internal 45)
		(primitive_site SLICE_X35Y94 SLICEL internal 45)
	)
	(tile 27 63 VBRK_X24Y94 VBRK 0
	)
	(tile 27 64 LIOB_FT_X25Y94 LIOB_FT 2
		(primitive_site IOB_X1Y94 IOBS unbonded 13)
		(primitive_site IOB_X1Y95 IOBM unbonded 13)
	)
	(tile 27 65 LIOI_X25Y94 LIOI 6
		(primitive_site IODELAY_X1Y94 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y94 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y95 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y95 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y95 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y94 OLOGICE1 internal 32)
	)
	(tile 27 66 INT_X25Y94 INT 1
		(primitive_site TIEOFF_X28Y94 TIEOFF internal 2)
	)
	(tile 27 67 IOI_L_INT_INTERFACE_X25Y94 IOI_L_INT_INTERFACE 0
	)
	(tile 27 68 VBRK_X25Y94 VBRK 0
	)
	(tile 27 69 INT_X26Y94 INT 1
		(primitive_site TIEOFF_X29Y94 TIEOFF internal 2)
	)
	(tile 27 70 CLBLM_X26Y94 CLBLM 2
		(primitive_site SLICE_X36Y94 SLICEM internal 50)
		(primitive_site SLICE_X37Y94 SLICEL internal 45)
	)
	(tile 27 71 INT_X27Y94 INT 1
		(primitive_site TIEOFF_X30Y94 TIEOFF internal 2)
	)
	(tile 27 72 CLBLL_X27Y94 CLBLL 2
		(primitive_site SLICE_X38Y94 SLICEL internal 45)
		(primitive_site SLICE_X39Y94 SLICEL internal 45)
	)
	(tile 27 73 INT_X28Y94 INT 1
		(primitive_site TIEOFF_X31Y94 TIEOFF internal 2)
	)
	(tile 27 74 CLBLM_X28Y94 CLBLM 2
		(primitive_site SLICE_X40Y94 SLICEM internal 50)
		(primitive_site SLICE_X41Y94 SLICEL internal 45)
	)
	(tile 27 75 INT_X29Y94 INT 1
		(primitive_site TIEOFF_X32Y94 TIEOFF internal 2)
	)
	(tile 27 76 CLBLL_X29Y94 CLBLL 2
		(primitive_site SLICE_X42Y94 SLICEL internal 45)
		(primitive_site SLICE_X43Y94 SLICEL internal 45)
	)
	(tile 27 77 VBRK_X29Y94 VBRK 0
	)
	(tile 27 78 INT_X30Y94 INT 1
		(primitive_site TIEOFF_X33Y94 TIEOFF internal 2)
	)
	(tile 27 79 CLBLL_X30Y94 CLBLL 2
		(primitive_site SLICE_X44Y94 SLICEL internal 45)
		(primitive_site SLICE_X45Y94 SLICEL internal 45)
	)
	(tile 27 80 INT_X31Y94 INT 1
		(primitive_site TIEOFF_X34Y94 TIEOFF internal 2)
	)
	(tile 27 81 CLBLL_X31Y94 CLBLL 2
		(primitive_site SLICE_X46Y94 SLICEL internal 45)
		(primitive_site SLICE_X47Y94 SLICEL internal 45)
	)
	(tile 27 82 INT_X32Y94 INT 1
		(primitive_site TIEOFF_X35Y94 TIEOFF internal 2)
	)
	(tile 27 83 CLBLL_X32Y94 CLBLL 2
		(primitive_site SLICE_X48Y94 SLICEL internal 45)
		(primitive_site SLICE_X49Y94 SLICEL internal 45)
	)
	(tile 27 84 INT_X33Y94 INT 1
		(primitive_site TIEOFF_X36Y94 TIEOFF internal 2)
	)
	(tile 27 85 CLBLL_X33Y94 CLBLL 2
		(primitive_site SLICE_X50Y94 SLICEL internal 45)
		(primitive_site SLICE_X51Y94 SLICEL internal 45)
	)
	(tile 27 86 INT_X34Y94 INT 1
		(primitive_site TIEOFF_X37Y94 TIEOFF internal 2)
	)
	(tile 27 87 CLBLL_X34Y94 CLBLL 2
		(primitive_site SLICE_X52Y94 SLICEL internal 45)
		(primitive_site SLICE_X53Y94 SLICEL internal 45)
	)
	(tile 27 88 INT_X35Y94 INT 1
		(primitive_site TIEOFF_X38Y94 TIEOFF internal 2)
	)
	(tile 27 89 CLBLL_X35Y94 CLBLL 2
		(primitive_site SLICE_X54Y94 SLICEL internal 45)
		(primitive_site SLICE_X55Y94 SLICEL internal 45)
	)
	(tile 27 90 VFRAME_NOMON_X35Y94 VFRAME_NOMON 0
	)
	(tile 27 91 INT_X36Y94 INT 1
		(primitive_site TIEOFF_X39Y94 TIEOFF internal 2)
	)
	(tile 27 92 INT_INTERFACE_X36Y94 INT_INTERFACE 0
	)
	(tile 27 93 NULL_X93Y99 NULL 0
	)
	(tile 27 94 INT_X37Y94 INT 1
		(primitive_site TIEOFF_X40Y94 TIEOFF internal 2)
	)
	(tile 27 95 CLBLM_X37Y94 CLBLM 2
		(primitive_site SLICE_X56Y94 SLICEM internal 50)
		(primitive_site SLICE_X57Y94 SLICEL internal 45)
	)
	(tile 27 96 INT_X38Y94 INT 1
		(primitive_site TIEOFF_X41Y94 TIEOFF internal 2)
	)
	(tile 27 97 CLBLL_X38Y94 CLBLL 2
		(primitive_site SLICE_X58Y94 SLICEL internal 45)
		(primitive_site SLICE_X59Y94 SLICEL internal 45)
	)
	(tile 27 98 INT_X39Y94 INT 1
		(primitive_site TIEOFF_X42Y94 TIEOFF internal 2)
	)
	(tile 27 99 CLBLM_X39Y94 CLBLM 2
		(primitive_site SLICE_X60Y94 SLICEM internal 50)
		(primitive_site SLICE_X61Y94 SLICEL internal 45)
	)
	(tile 27 100 INT_X40Y94 INT 1
		(primitive_site TIEOFF_X43Y94 TIEOFF internal 2)
	)
	(tile 27 101 CLBLL_X40Y94 CLBLL 2
		(primitive_site SLICE_X62Y94 SLICEL internal 45)
		(primitive_site SLICE_X63Y94 SLICEL internal 45)
	)
	(tile 27 102 VBRK_X40Y94 VBRK 0
	)
	(tile 27 103 INT_X41Y94 INT 1
		(primitive_site TIEOFF_X44Y94 TIEOFF internal 2)
	)
	(tile 27 104 INT_INTERFACE_X41Y94 INT_INTERFACE 0
	)
	(tile 27 105 RIOI_X41Y94 RIOI 6
		(primitive_site OLOGIC_X2Y94 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y94 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y94 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y95 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y95 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y95 ILOGICE1 internal 28)
	)
	(tile 27 106 RIOB_X41Y94 RIOB 2
		(primitive_site IOB_X2Y94 IOBS unbonded 13)
		(primitive_site IOB_X2Y95 IOBM unbonded 13)
	)
	(tile 27 107 VBRK_X41Y94 VBRK 0
	)
	(tile 27 108 INT_X42Y94 INT 1
		(primitive_site TIEOFF_X45Y94 TIEOFF internal 2)
	)
	(tile 27 109 CLBLM_X42Y94 CLBLM 2
		(primitive_site SLICE_X64Y94 SLICEM internal 50)
		(primitive_site SLICE_X65Y94 SLICEL internal 45)
	)
	(tile 27 110 INT_X43Y94 INT 1
		(primitive_site TIEOFF_X46Y94 TIEOFF internal 2)
	)
	(tile 27 111 CLBLL_X43Y94 CLBLL 2
		(primitive_site SLICE_X66Y94 SLICEL internal 45)
		(primitive_site SLICE_X67Y94 SLICEL internal 45)
	)
	(tile 27 112 INT_X44Y94 INT 1
		(primitive_site TIEOFF_X47Y94 TIEOFF internal 2)
	)
	(tile 27 113 INT_INTERFACE_X44Y94 INT_INTERFACE 0
	)
	(tile 27 114 NULL_X114Y99 NULL 0
	)
	(tile 27 115 INT_X45Y94 INT 1
		(primitive_site TIEOFF_X48Y94 TIEOFF internal 2)
	)
	(tile 27 116 CLBLM_X45Y94 CLBLM 2
		(primitive_site SLICE_X68Y94 SLICEM internal 50)
		(primitive_site SLICE_X69Y94 SLICEL internal 45)
	)
	(tile 27 117 INT_X46Y94 INT 1
		(primitive_site TIEOFF_X49Y94 TIEOFF internal 2)
	)
	(tile 27 118 CLBLM_X46Y94 CLBLM 2
		(primitive_site SLICE_X70Y94 SLICEM internal 50)
		(primitive_site SLICE_X71Y94 SLICEL internal 45)
	)
	(tile 27 119 INT_X47Y94 INT 1
		(primitive_site TIEOFF_X50Y94 TIEOFF internal 2)
	)
	(tile 27 120 INT_INTERFACE_X47Y94 INT_INTERFACE 0
	)
	(tile 27 121 NULL_X121Y99 NULL 0
	)
	(tile 27 122 VBRK_X47Y94 VBRK 0
	)
	(tile 27 123 INT_X48Y94 INT 1
		(primitive_site TIEOFF_X52Y94 TIEOFF internal 2)
	)
	(tile 27 124 CLBLM_X48Y94 CLBLM 2
		(primitive_site SLICE_X72Y94 SLICEM internal 50)
		(primitive_site SLICE_X73Y94 SLICEL internal 45)
	)
	(tile 27 125 INT_X49Y94 INT 1
		(primitive_site TIEOFF_X53Y94 TIEOFF internal 2)
	)
	(tile 27 126 CLBLM_X49Y94 CLBLM 2
		(primitive_site SLICE_X74Y94 SLICEM internal 50)
		(primitive_site SLICE_X75Y94 SLICEL internal 45)
	)
	(tile 27 127 INT_X50Y94 INT 1
		(primitive_site TIEOFF_X54Y94 TIEOFF internal 2)
	)
	(tile 27 128 INT_INTERFACE_X50Y94 INT_INTERFACE 0
	)
	(tile 27 129 NULL_X129Y99 NULL 0
	)
	(tile 27 130 INT_X51Y94 INT 1
		(primitive_site TIEOFF_X55Y94 TIEOFF internal 2)
	)
	(tile 27 131 CLBLM_X51Y94 CLBLM 2
		(primitive_site SLICE_X76Y94 SLICEM internal 50)
		(primitive_site SLICE_X77Y94 SLICEL internal 45)
	)
	(tile 27 132 INT_X52Y94 INT 1
		(primitive_site TIEOFF_X56Y94 TIEOFF internal 2)
	)
	(tile 27 133 CLBLM_X52Y94 CLBLM 2
		(primitive_site SLICE_X78Y94 SLICEM internal 50)
		(primitive_site SLICE_X79Y94 SLICEL internal 45)
	)
	(tile 27 134 INT_X53Y94 INT 1
		(primitive_site TIEOFF_X57Y94 TIEOFF internal 2)
	)
	(tile 27 135 INT_INTERFACE_X53Y94 INT_INTERFACE 0
	)
	(tile 27 136 NULL_X136Y99 NULL 0
	)
	(tile 27 137 VBRK_X53Y94 VBRK 0
	)
	(tile 27 138 INT_X54Y94 INT 1
		(primitive_site TIEOFF_X59Y94 TIEOFF internal 2)
	)
	(tile 27 139 CLBLM_X54Y94 CLBLM 2
		(primitive_site SLICE_X80Y94 SLICEM internal 50)
		(primitive_site SLICE_X81Y94 SLICEL internal 45)
	)
	(tile 27 140 INT_X55Y94 INT 1
		(primitive_site TIEOFF_X60Y94 TIEOFF internal 2)
	)
	(tile 27 141 CLBLM_X55Y94 CLBLM 2
		(primitive_site SLICE_X82Y94 SLICEM internal 50)
		(primitive_site SLICE_X83Y94 SLICEL internal 45)
	)
	(tile 27 142 INT_X56Y94 INT 1
		(primitive_site TIEOFF_X61Y94 TIEOFF internal 2)
	)
	(tile 27 143 CLBLM_X56Y94 CLBLM 2
		(primitive_site SLICE_X84Y94 SLICEM internal 50)
		(primitive_site SLICE_X85Y94 SLICEL internal 45)
	)
	(tile 27 144 INT_X57Y94 INT 1
		(primitive_site TIEOFF_X62Y94 TIEOFF internal 2)
	)
	(tile 27 145 CLBLM_X57Y94 CLBLM 2
		(primitive_site SLICE_X86Y94 SLICEM internal 50)
		(primitive_site SLICE_X87Y94 SLICEL internal 45)
	)
	(tile 27 146 INT_X58Y94 INT 1
		(primitive_site TIEOFF_X63Y94 TIEOFF internal 2)
	)
	(tile 27 147 INT_INTERFACE_X58Y94 INT_INTERFACE 0
	)
	(tile 27 148 NULL_X148Y99 NULL 0
	)
	(tile 27 149 VBRK_X58Y94 VBRK 0
	)
	(tile 27 150 INT_X59Y94 INT 1
		(primitive_site TIEOFF_X65Y94 TIEOFF internal 2)
	)
	(tile 27 151 CLBLM_X59Y94 CLBLM 2
		(primitive_site SLICE_X88Y94 SLICEM internal 50)
		(primitive_site SLICE_X89Y94 SLICEL internal 45)
	)
	(tile 27 152 INT_X60Y94 INT 1
		(primitive_site TIEOFF_X66Y94 TIEOFF internal 2)
	)
	(tile 27 153 CLBLM_X60Y94 CLBLM 2
		(primitive_site SLICE_X90Y94 SLICEM internal 50)
		(primitive_site SLICE_X91Y94 SLICEL internal 45)
	)
	(tile 27 154 INT_X61Y94 INT 1
		(primitive_site TIEOFF_X67Y94 TIEOFF internal 2)
	)
	(tile 27 155 INT_INTERFACE_X61Y94 INT_INTERFACE 0
	)
	(tile 27 156 NULL_X156Y99 NULL 0
	)
	(tile 27 157 INT_X62Y94 INT 1
		(primitive_site TIEOFF_X68Y94 TIEOFF internal 2)
	)
	(tile 27 158 CLBLM_X62Y94 CLBLM 2
		(primitive_site SLICE_X92Y94 SLICEM internal 50)
		(primitive_site SLICE_X93Y94 SLICEL internal 45)
	)
	(tile 27 159 INT_X63Y94 INT 1
		(primitive_site TIEOFF_X69Y94 TIEOFF internal 2)
	)
	(tile 27 160 CLBLL_X63Y94 CLBLL 2
		(primitive_site SLICE_X94Y94 SLICEL internal 45)
		(primitive_site SLICE_X95Y94 SLICEL internal 45)
	)
	(tile 27 161 VBRK_X63Y94 VBRK 0
	)
	(tile 27 162 INT_X64Y94 INT 1
		(primitive_site TIEOFF_X70Y94 TIEOFF internal 2)
	)
	(tile 27 163 CLBLM_X64Y94 CLBLM 2
		(primitive_site SLICE_X96Y94 SLICEM internal 50)
		(primitive_site SLICE_X97Y94 SLICEL internal 45)
	)
	(tile 27 164 INT_X65Y94 INT 1
		(primitive_site TIEOFF_X71Y94 TIEOFF internal 2)
	)
	(tile 27 165 CLBLL_X65Y94 CLBLL 2
		(primitive_site SLICE_X98Y94 SLICEL internal 45)
		(primitive_site SLICE_X99Y94 SLICEL internal 45)
	)
	(tile 27 166 INT_X66Y94 INT 1
		(primitive_site TIEOFF_X72Y94 TIEOFF internal 2)
	)
	(tile 27 167 CLBLL_X66Y94 CLBLL 2
		(primitive_site SLICE_X100Y94 SLICEL internal 45)
		(primitive_site SLICE_X101Y94 SLICEL internal 45)
	)
	(tile 27 168 INT_X67Y94 INT 1
		(primitive_site TIEOFF_X73Y94 TIEOFF internal 2)
	)
	(tile 27 169 CLBLM_X67Y94 CLBLM 2
		(primitive_site SLICE_X102Y94 SLICEM internal 50)
		(primitive_site SLICE_X103Y94 SLICEL internal 45)
	)
	(tile 27 170 INT_X68Y94 INT 1
		(primitive_site TIEOFF_X74Y94 TIEOFF internal 2)
	)
	(tile 27 171 CLBLL_X68Y94 CLBLL 2
		(primitive_site SLICE_X104Y94 SLICEL internal 45)
		(primitive_site SLICE_X105Y94 SLICEL internal 45)
	)
	(tile 27 172 INT_X69Y94 INT 1
		(primitive_site TIEOFF_X75Y94 TIEOFF internal 2)
	)
	(tile 27 173 EMAC_INT_INTERFACE_X69Y94 EMAC_INT_INTERFACE 0
	)
	(tile 27 174 NULL_X174Y99 NULL 0
	)
	(tile 27 175 INT_X70Y94 INT 1
		(primitive_site TIEOFF_X76Y94 TIEOFF internal 2)
	)
	(tile 27 176 GTX_INT_INTERFACE_X70Y94 GTX_INT_INTERFACE 0
	)
	(tile 27 177 R_TERM_INT_X70Y94 R_TERM_INT 0
	)
	(tile 27 178 NULL_X178Y99 NULL 0
	)
	(tile 28 0 NULL_X0Y98 NULL 0
	)
	(tile 28 1 NULL_X1Y98 NULL 0
	)
	(tile 28 2 L_TERM_INT_X0Y93 L_TERM_INT 0
	)
	(tile 28 3 INT_X0Y93 INT 1
		(primitive_site TIEOFF_X0Y93 TIEOFF internal 2)
	)
	(tile 28 4 IOI_L_INT_INTERFACE_X0Y93 IOI_L_INT_INTERFACE 0
	)
	(tile 28 5 VBRK_X0Y93 VBRK 0
	)
	(tile 28 6 INT_X1Y93 INT 1
		(primitive_site TIEOFF_X1Y93 TIEOFF internal 2)
	)
	(tile 28 7 CLBLM_X1Y93 CLBLM 2
		(primitive_site SLICE_X0Y93 SLICEM internal 50)
		(primitive_site SLICE_X1Y93 SLICEL internal 45)
	)
	(tile 28 8 INT_X2Y93 INT 1
		(primitive_site TIEOFF_X2Y93 TIEOFF internal 2)
	)
	(tile 28 9 CLBLL_X2Y93 CLBLL 2
		(primitive_site SLICE_X2Y93 SLICEL internal 45)
		(primitive_site SLICE_X3Y93 SLICEL internal 45)
	)
	(tile 28 10 INT_X3Y93 INT 1
		(primitive_site TIEOFF_X3Y93 TIEOFF internal 2)
	)
	(tile 28 11 CLBLM_X3Y93 CLBLM 2
		(primitive_site SLICE_X4Y93 SLICEM internal 50)
		(primitive_site SLICE_X5Y93 SLICEL internal 45)
	)
	(tile 28 12 INT_X4Y93 INT 1
		(primitive_site TIEOFF_X4Y93 TIEOFF internal 2)
	)
	(tile 28 13 CLBLL_X4Y93 CLBLL 2
		(primitive_site SLICE_X6Y93 SLICEL internal 45)
		(primitive_site SLICE_X7Y93 SLICEL internal 45)
	)
	(tile 28 14 INT_X5Y93 INT 1
		(primitive_site TIEOFF_X5Y93 TIEOFF internal 2)
	)
	(tile 28 15 INT_INTERFACE_X5Y93 INT_INTERFACE 0
	)
	(tile 28 16 NULL_X16Y98 NULL 0
	)
	(tile 28 17 INT_X6Y93 INT 1
		(primitive_site TIEOFF_X6Y93 TIEOFF internal 2)
	)
	(tile 28 18 CLBLM_X6Y93 CLBLM 2
		(primitive_site SLICE_X8Y93 SLICEM internal 50)
		(primitive_site SLICE_X9Y93 SLICEL internal 45)
	)
	(tile 28 19 INT_X7Y93 INT 1
		(primitive_site TIEOFF_X7Y93 TIEOFF internal 2)
	)
	(tile 28 20 CLBLM_X7Y93 CLBLM 2
		(primitive_site SLICE_X10Y93 SLICEM internal 50)
		(primitive_site SLICE_X11Y93 SLICEL internal 45)
	)
	(tile 28 21 VBRK_X7Y93 VBRK 0
	)
	(tile 28 22 INT_X8Y93 INT 1
		(primitive_site TIEOFF_X8Y93 TIEOFF internal 2)
	)
	(tile 28 23 INT_INTERFACE_X8Y93 INT_INTERFACE 0
	)
	(tile 28 24 NULL_X24Y98 NULL 0
	)
	(tile 28 25 INT_X9Y93 INT 1
		(primitive_site TIEOFF_X10Y93 TIEOFF internal 2)
	)
	(tile 28 26 CLBLM_X9Y93 CLBLM 2
		(primitive_site SLICE_X12Y93 SLICEM internal 50)
		(primitive_site SLICE_X13Y93 SLICEL internal 45)
	)
	(tile 28 27 INT_X10Y93 INT 1
		(primitive_site TIEOFF_X11Y93 TIEOFF internal 2)
	)
	(tile 28 28 CLBLM_X10Y93 CLBLM 2
		(primitive_site SLICE_X14Y93 SLICEM internal 50)
		(primitive_site SLICE_X15Y93 SLICEL internal 45)
	)
	(tile 28 29 INT_X11Y93 INT 1
		(primitive_site TIEOFF_X12Y93 TIEOFF internal 2)
	)
	(tile 28 30 CLBLM_X11Y93 CLBLM 2
		(primitive_site SLICE_X16Y93 SLICEM internal 50)
		(primitive_site SLICE_X17Y93 SLICEL internal 45)
	)
	(tile 28 31 INT_X12Y93 INT 1
		(primitive_site TIEOFF_X13Y93 TIEOFF internal 2)
	)
	(tile 28 32 CLBLM_X12Y93 CLBLM 2
		(primitive_site SLICE_X18Y93 SLICEM internal 50)
		(primitive_site SLICE_X19Y93 SLICEL internal 45)
	)
	(tile 28 33 VBRK_X12Y93 VBRK 0
	)
	(tile 28 34 INT_X13Y93 INT 1
		(primitive_site TIEOFF_X14Y93 TIEOFF internal 2)
	)
	(tile 28 35 INT_INTERFACE_X13Y93 INT_INTERFACE 0
	)
	(tile 28 36 NULL_X36Y98 NULL 0
	)
	(tile 28 37 INT_X14Y93 INT 1
		(primitive_site TIEOFF_X16Y93 TIEOFF internal 2)
	)
	(tile 28 38 CLBLM_X14Y93 CLBLM 2
		(primitive_site SLICE_X20Y93 SLICEM internal 50)
		(primitive_site SLICE_X21Y93 SLICEL internal 45)
	)
	(tile 28 39 INT_X15Y93 INT 1
		(primitive_site TIEOFF_X17Y93 TIEOFF internal 2)
	)
	(tile 28 40 CLBLM_X15Y93 CLBLM 2
		(primitive_site SLICE_X22Y93 SLICEM internal 50)
		(primitive_site SLICE_X23Y93 SLICEL internal 45)
	)
	(tile 28 41 INT_X16Y93 INT 1
		(primitive_site TIEOFF_X18Y93 TIEOFF internal 2)
	)
	(tile 28 42 INT_INTERFACE_X16Y93 INT_INTERFACE 0
	)
	(tile 28 43 NULL_X43Y98 NULL 0
	)
	(tile 28 44 INT_X17Y93 INT 1
		(primitive_site TIEOFF_X19Y93 TIEOFF internal 2)
	)
	(tile 28 45 CLBLM_X17Y93 CLBLM 2
		(primitive_site SLICE_X24Y93 SLICEM internal 50)
		(primitive_site SLICE_X25Y93 SLICEL internal 45)
	)
	(tile 28 46 INT_X18Y93 INT 1
		(primitive_site TIEOFF_X20Y93 TIEOFF internal 2)
	)
	(tile 28 47 CLBLM_X18Y93 CLBLM 2
		(primitive_site SLICE_X26Y93 SLICEM internal 50)
		(primitive_site SLICE_X27Y93 SLICEL internal 45)
	)
	(tile 28 48 VBRK_X18Y93 VBRK 0
	)
	(tile 28 49 INT_X19Y93 INT 1
		(primitive_site TIEOFF_X21Y93 TIEOFF internal 2)
	)
	(tile 28 50 INT_INTERFACE_X19Y93 INT_INTERFACE 0
	)
	(tile 28 51 NULL_X51Y98 NULL 0
	)
	(tile 28 52 INT_X20Y93 INT 1
		(primitive_site TIEOFF_X23Y93 TIEOFF internal 2)
	)
	(tile 28 53 CLBLM_X20Y93 CLBLM 2
		(primitive_site SLICE_X28Y93 SLICEM internal 50)
		(primitive_site SLICE_X29Y93 SLICEL internal 45)
	)
	(tile 28 54 INT_X21Y93 INT 1
		(primitive_site TIEOFF_X24Y93 TIEOFF internal 2)
	)
	(tile 28 55 CLBLM_X21Y93 CLBLM 2
		(primitive_site SLICE_X30Y93 SLICEM internal 50)
		(primitive_site SLICE_X31Y93 SLICEL internal 45)
	)
	(tile 28 56 INT_X22Y93 INT 1
		(primitive_site TIEOFF_X25Y93 TIEOFF internal 2)
	)
	(tile 28 57 INT_INTERFACE_X22Y93 INT_INTERFACE 0
	)
	(tile 28 58 NULL_X58Y98 NULL 0
	)
	(tile 28 59 INT_X23Y93 INT 1
		(primitive_site TIEOFF_X26Y93 TIEOFF internal 2)
	)
	(tile 28 60 CLBLM_X23Y93 CLBLM 2
		(primitive_site SLICE_X32Y93 SLICEM internal 50)
		(primitive_site SLICE_X33Y93 SLICEL internal 45)
	)
	(tile 28 61 INT_X24Y93 INT 1
		(primitive_site TIEOFF_X27Y93 TIEOFF internal 2)
	)
	(tile 28 62 CLBLL_X24Y93 CLBLL 2
		(primitive_site SLICE_X34Y93 SLICEL internal 45)
		(primitive_site SLICE_X35Y93 SLICEL internal 45)
	)
	(tile 28 63 VBRK_X24Y93 VBRK 0
	)
	(tile 28 64 NULL_X64Y98 NULL 0
	)
	(tile 28 65 NULL_X65Y98 NULL 0
	)
	(tile 28 66 INT_X25Y93 INT 1
		(primitive_site TIEOFF_X28Y93 TIEOFF internal 2)
	)
	(tile 28 67 IOI_L_INT_INTERFACE_X25Y93 IOI_L_INT_INTERFACE 0
	)
	(tile 28 68 VBRK_X25Y93 VBRK 0
	)
	(tile 28 69 INT_X26Y93 INT 1
		(primitive_site TIEOFF_X29Y93 TIEOFF internal 2)
	)
	(tile 28 70 CLBLM_X26Y93 CLBLM 2
		(primitive_site SLICE_X36Y93 SLICEM internal 50)
		(primitive_site SLICE_X37Y93 SLICEL internal 45)
	)
	(tile 28 71 INT_X27Y93 INT 1
		(primitive_site TIEOFF_X30Y93 TIEOFF internal 2)
	)
	(tile 28 72 CLBLL_X27Y93 CLBLL 2
		(primitive_site SLICE_X38Y93 SLICEL internal 45)
		(primitive_site SLICE_X39Y93 SLICEL internal 45)
	)
	(tile 28 73 INT_X28Y93 INT 1
		(primitive_site TIEOFF_X31Y93 TIEOFF internal 2)
	)
	(tile 28 74 CLBLM_X28Y93 CLBLM 2
		(primitive_site SLICE_X40Y93 SLICEM internal 50)
		(primitive_site SLICE_X41Y93 SLICEL internal 45)
	)
	(tile 28 75 INT_X29Y93 INT 1
		(primitive_site TIEOFF_X32Y93 TIEOFF internal 2)
	)
	(tile 28 76 CLBLL_X29Y93 CLBLL 2
		(primitive_site SLICE_X42Y93 SLICEL internal 45)
		(primitive_site SLICE_X43Y93 SLICEL internal 45)
	)
	(tile 28 77 VBRK_X29Y93 VBRK 0
	)
	(tile 28 78 INT_X30Y93 INT 1
		(primitive_site TIEOFF_X33Y93 TIEOFF internal 2)
	)
	(tile 28 79 CLBLL_X30Y93 CLBLL 2
		(primitive_site SLICE_X44Y93 SLICEL internal 45)
		(primitive_site SLICE_X45Y93 SLICEL internal 45)
	)
	(tile 28 80 INT_X31Y93 INT 1
		(primitive_site TIEOFF_X34Y93 TIEOFF internal 2)
	)
	(tile 28 81 CLBLL_X31Y93 CLBLL 2
		(primitive_site SLICE_X46Y93 SLICEL internal 45)
		(primitive_site SLICE_X47Y93 SLICEL internal 45)
	)
	(tile 28 82 INT_X32Y93 INT 1
		(primitive_site TIEOFF_X35Y93 TIEOFF internal 2)
	)
	(tile 28 83 CLBLL_X32Y93 CLBLL 2
		(primitive_site SLICE_X48Y93 SLICEL internal 45)
		(primitive_site SLICE_X49Y93 SLICEL internal 45)
	)
	(tile 28 84 INT_X33Y93 INT 1
		(primitive_site TIEOFF_X36Y93 TIEOFF internal 2)
	)
	(tile 28 85 CLBLL_X33Y93 CLBLL 2
		(primitive_site SLICE_X50Y93 SLICEL internal 45)
		(primitive_site SLICE_X51Y93 SLICEL internal 45)
	)
	(tile 28 86 INT_X34Y93 INT 1
		(primitive_site TIEOFF_X37Y93 TIEOFF internal 2)
	)
	(tile 28 87 CLBLL_X34Y93 CLBLL 2
		(primitive_site SLICE_X52Y93 SLICEL internal 45)
		(primitive_site SLICE_X53Y93 SLICEL internal 45)
	)
	(tile 28 88 INT_X35Y93 INT 1
		(primitive_site TIEOFF_X38Y93 TIEOFF internal 2)
	)
	(tile 28 89 CLBLL_X35Y93 CLBLL 2
		(primitive_site SLICE_X54Y93 SLICEL internal 45)
		(primitive_site SLICE_X55Y93 SLICEL internal 45)
	)
	(tile 28 90 VFRAME_NOMON_X35Y93 VFRAME_NOMON 0
	)
	(tile 28 91 INT_X36Y93 INT 1
		(primitive_site TIEOFF_X39Y93 TIEOFF internal 2)
	)
	(tile 28 92 INT_INTERFACE_X36Y93 INT_INTERFACE 0
	)
	(tile 28 93 NULL_X93Y98 NULL 0
	)
	(tile 28 94 INT_X37Y93 INT 1
		(primitive_site TIEOFF_X40Y93 TIEOFF internal 2)
	)
	(tile 28 95 CLBLM_X37Y93 CLBLM 2
		(primitive_site SLICE_X56Y93 SLICEM internal 50)
		(primitive_site SLICE_X57Y93 SLICEL internal 45)
	)
	(tile 28 96 INT_X38Y93 INT 1
		(primitive_site TIEOFF_X41Y93 TIEOFF internal 2)
	)
	(tile 28 97 CLBLL_X38Y93 CLBLL 2
		(primitive_site SLICE_X58Y93 SLICEL internal 45)
		(primitive_site SLICE_X59Y93 SLICEL internal 45)
	)
	(tile 28 98 INT_X39Y93 INT 1
		(primitive_site TIEOFF_X42Y93 TIEOFF internal 2)
	)
	(tile 28 99 CLBLM_X39Y93 CLBLM 2
		(primitive_site SLICE_X60Y93 SLICEM internal 50)
		(primitive_site SLICE_X61Y93 SLICEL internal 45)
	)
	(tile 28 100 INT_X40Y93 INT 1
		(primitive_site TIEOFF_X43Y93 TIEOFF internal 2)
	)
	(tile 28 101 CLBLL_X40Y93 CLBLL 2
		(primitive_site SLICE_X62Y93 SLICEL internal 45)
		(primitive_site SLICE_X63Y93 SLICEL internal 45)
	)
	(tile 28 102 VBRK_X40Y93 VBRK 0
	)
	(tile 28 103 INT_X41Y93 INT 1
		(primitive_site TIEOFF_X44Y93 TIEOFF internal 2)
	)
	(tile 28 104 INT_INTERFACE_X41Y93 INT_INTERFACE 0
	)
	(tile 28 105 NULL_X105Y98 NULL 0
	)
	(tile 28 106 NULL_X106Y98 NULL 0
	)
	(tile 28 107 VBRK_X106Y98 VBRK 0
	)
	(tile 28 108 INT_X42Y93 INT 1
		(primitive_site TIEOFF_X45Y93 TIEOFF internal 2)
	)
	(tile 28 109 CLBLM_X42Y93 CLBLM 2
		(primitive_site SLICE_X64Y93 SLICEM internal 50)
		(primitive_site SLICE_X65Y93 SLICEL internal 45)
	)
	(tile 28 110 INT_X43Y93 INT 1
		(primitive_site TIEOFF_X46Y93 TIEOFF internal 2)
	)
	(tile 28 111 CLBLL_X43Y93 CLBLL 2
		(primitive_site SLICE_X66Y93 SLICEL internal 45)
		(primitive_site SLICE_X67Y93 SLICEL internal 45)
	)
	(tile 28 112 INT_X44Y93 INT 1
		(primitive_site TIEOFF_X47Y93 TIEOFF internal 2)
	)
	(tile 28 113 INT_INTERFACE_X44Y93 INT_INTERFACE 0
	)
	(tile 28 114 NULL_X114Y98 NULL 0
	)
	(tile 28 115 INT_X45Y93 INT 1
		(primitive_site TIEOFF_X48Y93 TIEOFF internal 2)
	)
	(tile 28 116 CLBLM_X45Y93 CLBLM 2
		(primitive_site SLICE_X68Y93 SLICEM internal 50)
		(primitive_site SLICE_X69Y93 SLICEL internal 45)
	)
	(tile 28 117 INT_X46Y93 INT 1
		(primitive_site TIEOFF_X49Y93 TIEOFF internal 2)
	)
	(tile 28 118 CLBLM_X46Y93 CLBLM 2
		(primitive_site SLICE_X70Y93 SLICEM internal 50)
		(primitive_site SLICE_X71Y93 SLICEL internal 45)
	)
	(tile 28 119 INT_X47Y93 INT 1
		(primitive_site TIEOFF_X50Y93 TIEOFF internal 2)
	)
	(tile 28 120 INT_INTERFACE_X47Y93 INT_INTERFACE 0
	)
	(tile 28 121 NULL_X121Y98 NULL 0
	)
	(tile 28 122 VBRK_X47Y93 VBRK 0
	)
	(tile 28 123 INT_X48Y93 INT 1
		(primitive_site TIEOFF_X52Y93 TIEOFF internal 2)
	)
	(tile 28 124 CLBLM_X48Y93 CLBLM 2
		(primitive_site SLICE_X72Y93 SLICEM internal 50)
		(primitive_site SLICE_X73Y93 SLICEL internal 45)
	)
	(tile 28 125 INT_X49Y93 INT 1
		(primitive_site TIEOFF_X53Y93 TIEOFF internal 2)
	)
	(tile 28 126 CLBLM_X49Y93 CLBLM 2
		(primitive_site SLICE_X74Y93 SLICEM internal 50)
		(primitive_site SLICE_X75Y93 SLICEL internal 45)
	)
	(tile 28 127 INT_X50Y93 INT 1
		(primitive_site TIEOFF_X54Y93 TIEOFF internal 2)
	)
	(tile 28 128 INT_INTERFACE_X50Y93 INT_INTERFACE 0
	)
	(tile 28 129 NULL_X129Y98 NULL 0
	)
	(tile 28 130 INT_X51Y93 INT 1
		(primitive_site TIEOFF_X55Y93 TIEOFF internal 2)
	)
	(tile 28 131 CLBLM_X51Y93 CLBLM 2
		(primitive_site SLICE_X76Y93 SLICEM internal 50)
		(primitive_site SLICE_X77Y93 SLICEL internal 45)
	)
	(tile 28 132 INT_X52Y93 INT 1
		(primitive_site TIEOFF_X56Y93 TIEOFF internal 2)
	)
	(tile 28 133 CLBLM_X52Y93 CLBLM 2
		(primitive_site SLICE_X78Y93 SLICEM internal 50)
		(primitive_site SLICE_X79Y93 SLICEL internal 45)
	)
	(tile 28 134 INT_X53Y93 INT 1
		(primitive_site TIEOFF_X57Y93 TIEOFF internal 2)
	)
	(tile 28 135 INT_INTERFACE_X53Y93 INT_INTERFACE 0
	)
	(tile 28 136 NULL_X136Y98 NULL 0
	)
	(tile 28 137 VBRK_X53Y93 VBRK 0
	)
	(tile 28 138 INT_X54Y93 INT 1
		(primitive_site TIEOFF_X59Y93 TIEOFF internal 2)
	)
	(tile 28 139 CLBLM_X54Y93 CLBLM 2
		(primitive_site SLICE_X80Y93 SLICEM internal 50)
		(primitive_site SLICE_X81Y93 SLICEL internal 45)
	)
	(tile 28 140 INT_X55Y93 INT 1
		(primitive_site TIEOFF_X60Y93 TIEOFF internal 2)
	)
	(tile 28 141 CLBLM_X55Y93 CLBLM 2
		(primitive_site SLICE_X82Y93 SLICEM internal 50)
		(primitive_site SLICE_X83Y93 SLICEL internal 45)
	)
	(tile 28 142 INT_X56Y93 INT 1
		(primitive_site TIEOFF_X61Y93 TIEOFF internal 2)
	)
	(tile 28 143 CLBLM_X56Y93 CLBLM 2
		(primitive_site SLICE_X84Y93 SLICEM internal 50)
		(primitive_site SLICE_X85Y93 SLICEL internal 45)
	)
	(tile 28 144 INT_X57Y93 INT 1
		(primitive_site TIEOFF_X62Y93 TIEOFF internal 2)
	)
	(tile 28 145 CLBLM_X57Y93 CLBLM 2
		(primitive_site SLICE_X86Y93 SLICEM internal 50)
		(primitive_site SLICE_X87Y93 SLICEL internal 45)
	)
	(tile 28 146 INT_X58Y93 INT 1
		(primitive_site TIEOFF_X63Y93 TIEOFF internal 2)
	)
	(tile 28 147 INT_INTERFACE_X58Y93 INT_INTERFACE 0
	)
	(tile 28 148 NULL_X148Y98 NULL 0
	)
	(tile 28 149 VBRK_X58Y93 VBRK 0
	)
	(tile 28 150 INT_X59Y93 INT 1
		(primitive_site TIEOFF_X65Y93 TIEOFF internal 2)
	)
	(tile 28 151 CLBLM_X59Y93 CLBLM 2
		(primitive_site SLICE_X88Y93 SLICEM internal 50)
		(primitive_site SLICE_X89Y93 SLICEL internal 45)
	)
	(tile 28 152 INT_X60Y93 INT 1
		(primitive_site TIEOFF_X66Y93 TIEOFF internal 2)
	)
	(tile 28 153 CLBLM_X60Y93 CLBLM 2
		(primitive_site SLICE_X90Y93 SLICEM internal 50)
		(primitive_site SLICE_X91Y93 SLICEL internal 45)
	)
	(tile 28 154 INT_X61Y93 INT 1
		(primitive_site TIEOFF_X67Y93 TIEOFF internal 2)
	)
	(tile 28 155 INT_INTERFACE_X61Y93 INT_INTERFACE 0
	)
	(tile 28 156 NULL_X156Y98 NULL 0
	)
	(tile 28 157 INT_X62Y93 INT 1
		(primitive_site TIEOFF_X68Y93 TIEOFF internal 2)
	)
	(tile 28 158 CLBLM_X62Y93 CLBLM 2
		(primitive_site SLICE_X92Y93 SLICEM internal 50)
		(primitive_site SLICE_X93Y93 SLICEL internal 45)
	)
	(tile 28 159 INT_X63Y93 INT 1
		(primitive_site TIEOFF_X69Y93 TIEOFF internal 2)
	)
	(tile 28 160 CLBLL_X63Y93 CLBLL 2
		(primitive_site SLICE_X94Y93 SLICEL internal 45)
		(primitive_site SLICE_X95Y93 SLICEL internal 45)
	)
	(tile 28 161 VBRK_X63Y93 VBRK 0
	)
	(tile 28 162 INT_X64Y93 INT 1
		(primitive_site TIEOFF_X70Y93 TIEOFF internal 2)
	)
	(tile 28 163 CLBLM_X64Y93 CLBLM 2
		(primitive_site SLICE_X96Y93 SLICEM internal 50)
		(primitive_site SLICE_X97Y93 SLICEL internal 45)
	)
	(tile 28 164 INT_X65Y93 INT 1
		(primitive_site TIEOFF_X71Y93 TIEOFF internal 2)
	)
	(tile 28 165 CLBLL_X65Y93 CLBLL 2
		(primitive_site SLICE_X98Y93 SLICEL internal 45)
		(primitive_site SLICE_X99Y93 SLICEL internal 45)
	)
	(tile 28 166 INT_X66Y93 INT 1
		(primitive_site TIEOFF_X72Y93 TIEOFF internal 2)
	)
	(tile 28 167 CLBLL_X66Y93 CLBLL 2
		(primitive_site SLICE_X100Y93 SLICEL internal 45)
		(primitive_site SLICE_X101Y93 SLICEL internal 45)
	)
	(tile 28 168 INT_X67Y93 INT 1
		(primitive_site TIEOFF_X73Y93 TIEOFF internal 2)
	)
	(tile 28 169 CLBLM_X67Y93 CLBLM 2
		(primitive_site SLICE_X102Y93 SLICEM internal 50)
		(primitive_site SLICE_X103Y93 SLICEL internal 45)
	)
	(tile 28 170 INT_X68Y93 INT 1
		(primitive_site TIEOFF_X74Y93 TIEOFF internal 2)
	)
	(tile 28 171 CLBLL_X68Y93 CLBLL 2
		(primitive_site SLICE_X104Y93 SLICEL internal 45)
		(primitive_site SLICE_X105Y93 SLICEL internal 45)
	)
	(tile 28 172 INT_X69Y93 INT 1
		(primitive_site TIEOFF_X75Y93 TIEOFF internal 2)
	)
	(tile 28 173 EMAC_INT_INTERFACE_X69Y93 EMAC_INT_INTERFACE 0
	)
	(tile 28 174 NULL_X174Y98 NULL 0
	)
	(tile 28 175 INT_X70Y93 INT 1
		(primitive_site TIEOFF_X76Y93 TIEOFF internal 2)
	)
	(tile 28 176 GTX_INT_INTERFACE_X70Y93 GTX_INT_INTERFACE 0
	)
	(tile 28 177 R_TERM_INT_X70Y93 R_TERM_INT 0
	)
	(tile 28 178 NULL_X178Y98 NULL 0
	)
	(tile 29 0 LIOB_X0Y92 LIOB 2
		(primitive_site IOB_X0Y92 IOBS unbonded 13)
		(primitive_site IOB_X0Y93 IOBM unbonded 13)
	)
	(tile 29 1 LIOI_X0Y92 LIOI 6
		(primitive_site IODELAY_X0Y92 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y92 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y93 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y93 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y93 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y92 OLOGICE1 internal 32)
	)
	(tile 29 2 L_TERM_INT_X0Y92 L_TERM_INT 0
	)
	(tile 29 3 INT_X0Y92 INT 1
		(primitive_site TIEOFF_X0Y92 TIEOFF internal 2)
	)
	(tile 29 4 IOI_L_INT_INTERFACE_X0Y92 IOI_L_INT_INTERFACE 0
	)
	(tile 29 5 VBRK_X0Y92 VBRK 0
	)
	(tile 29 6 INT_X1Y92 INT 1
		(primitive_site TIEOFF_X1Y92 TIEOFF internal 2)
	)
	(tile 29 7 CLBLM_X1Y92 CLBLM 2
		(primitive_site SLICE_X0Y92 SLICEM internal 50)
		(primitive_site SLICE_X1Y92 SLICEL internal 45)
	)
	(tile 29 8 INT_X2Y92 INT 1
		(primitive_site TIEOFF_X2Y92 TIEOFF internal 2)
	)
	(tile 29 9 CLBLL_X2Y92 CLBLL 2
		(primitive_site SLICE_X2Y92 SLICEL internal 45)
		(primitive_site SLICE_X3Y92 SLICEL internal 45)
	)
	(tile 29 10 INT_X3Y92 INT 1
		(primitive_site TIEOFF_X3Y92 TIEOFF internal 2)
	)
	(tile 29 11 CLBLM_X3Y92 CLBLM 2
		(primitive_site SLICE_X4Y92 SLICEM internal 50)
		(primitive_site SLICE_X5Y92 SLICEL internal 45)
	)
	(tile 29 12 INT_X4Y92 INT 1
		(primitive_site TIEOFF_X4Y92 TIEOFF internal 2)
	)
	(tile 29 13 CLBLL_X4Y92 CLBLL 2
		(primitive_site SLICE_X6Y92 SLICEL internal 45)
		(primitive_site SLICE_X7Y92 SLICEL internal 45)
	)
	(tile 29 14 INT_X5Y92 INT 1
		(primitive_site TIEOFF_X5Y92 TIEOFF internal 2)
	)
	(tile 29 15 INT_INTERFACE_X5Y92 INT_INTERFACE 0
	)
	(tile 29 16 NULL_X16Y97 NULL 0
	)
	(tile 29 17 INT_X6Y92 INT 1
		(primitive_site TIEOFF_X6Y92 TIEOFF internal 2)
	)
	(tile 29 18 CLBLM_X6Y92 CLBLM 2
		(primitive_site SLICE_X8Y92 SLICEM internal 50)
		(primitive_site SLICE_X9Y92 SLICEL internal 45)
	)
	(tile 29 19 INT_X7Y92 INT 1
		(primitive_site TIEOFF_X7Y92 TIEOFF internal 2)
	)
	(tile 29 20 CLBLM_X7Y92 CLBLM 2
		(primitive_site SLICE_X10Y92 SLICEM internal 50)
		(primitive_site SLICE_X11Y92 SLICEL internal 45)
	)
	(tile 29 21 VBRK_X7Y92 VBRK 0
	)
	(tile 29 22 INT_X8Y92 INT 1
		(primitive_site TIEOFF_X8Y92 TIEOFF internal 2)
	)
	(tile 29 23 INT_INTERFACE_X8Y92 INT_INTERFACE 0
	)
	(tile 29 24 NULL_X24Y97 NULL 0
	)
	(tile 29 25 INT_X9Y92 INT 1
		(primitive_site TIEOFF_X10Y92 TIEOFF internal 2)
	)
	(tile 29 26 CLBLM_X9Y92 CLBLM 2
		(primitive_site SLICE_X12Y92 SLICEM internal 50)
		(primitive_site SLICE_X13Y92 SLICEL internal 45)
	)
	(tile 29 27 INT_X10Y92 INT 1
		(primitive_site TIEOFF_X11Y92 TIEOFF internal 2)
	)
	(tile 29 28 CLBLM_X10Y92 CLBLM 2
		(primitive_site SLICE_X14Y92 SLICEM internal 50)
		(primitive_site SLICE_X15Y92 SLICEL internal 45)
	)
	(tile 29 29 INT_X11Y92 INT 1
		(primitive_site TIEOFF_X12Y92 TIEOFF internal 2)
	)
	(tile 29 30 CLBLM_X11Y92 CLBLM 2
		(primitive_site SLICE_X16Y92 SLICEM internal 50)
		(primitive_site SLICE_X17Y92 SLICEL internal 45)
	)
	(tile 29 31 INT_X12Y92 INT 1
		(primitive_site TIEOFF_X13Y92 TIEOFF internal 2)
	)
	(tile 29 32 CLBLM_X12Y92 CLBLM 2
		(primitive_site SLICE_X18Y92 SLICEM internal 50)
		(primitive_site SLICE_X19Y92 SLICEL internal 45)
	)
	(tile 29 33 VBRK_X12Y92 VBRK 0
	)
	(tile 29 34 INT_X13Y92 INT 1
		(primitive_site TIEOFF_X14Y92 TIEOFF internal 2)
	)
	(tile 29 35 INT_INTERFACE_X13Y92 INT_INTERFACE 0
	)
	(tile 29 36 NULL_X36Y97 NULL 0
	)
	(tile 29 37 INT_X14Y92 INT 1
		(primitive_site TIEOFF_X16Y92 TIEOFF internal 2)
	)
	(tile 29 38 CLBLM_X14Y92 CLBLM 2
		(primitive_site SLICE_X20Y92 SLICEM internal 50)
		(primitive_site SLICE_X21Y92 SLICEL internal 45)
	)
	(tile 29 39 INT_X15Y92 INT 1
		(primitive_site TIEOFF_X17Y92 TIEOFF internal 2)
	)
	(tile 29 40 CLBLM_X15Y92 CLBLM 2
		(primitive_site SLICE_X22Y92 SLICEM internal 50)
		(primitive_site SLICE_X23Y92 SLICEL internal 45)
	)
	(tile 29 41 INT_X16Y92 INT 1
		(primitive_site TIEOFF_X18Y92 TIEOFF internal 2)
	)
	(tile 29 42 INT_INTERFACE_X16Y92 INT_INTERFACE 0
	)
	(tile 29 43 NULL_X43Y97 NULL 0
	)
	(tile 29 44 INT_X17Y92 INT 1
		(primitive_site TIEOFF_X19Y92 TIEOFF internal 2)
	)
	(tile 29 45 CLBLM_X17Y92 CLBLM 2
		(primitive_site SLICE_X24Y92 SLICEM internal 50)
		(primitive_site SLICE_X25Y92 SLICEL internal 45)
	)
	(tile 29 46 INT_X18Y92 INT 1
		(primitive_site TIEOFF_X20Y92 TIEOFF internal 2)
	)
	(tile 29 47 CLBLM_X18Y92 CLBLM 2
		(primitive_site SLICE_X26Y92 SLICEM internal 50)
		(primitive_site SLICE_X27Y92 SLICEL internal 45)
	)
	(tile 29 48 VBRK_X18Y92 VBRK 0
	)
	(tile 29 49 INT_X19Y92 INT 1
		(primitive_site TIEOFF_X21Y92 TIEOFF internal 2)
	)
	(tile 29 50 INT_INTERFACE_X19Y92 INT_INTERFACE 0
	)
	(tile 29 51 NULL_X51Y97 NULL 0
	)
	(tile 29 52 INT_X20Y92 INT 1
		(primitive_site TIEOFF_X23Y92 TIEOFF internal 2)
	)
	(tile 29 53 CLBLM_X20Y92 CLBLM 2
		(primitive_site SLICE_X28Y92 SLICEM internal 50)
		(primitive_site SLICE_X29Y92 SLICEL internal 45)
	)
	(tile 29 54 INT_X21Y92 INT 1
		(primitive_site TIEOFF_X24Y92 TIEOFF internal 2)
	)
	(tile 29 55 CLBLM_X21Y92 CLBLM 2
		(primitive_site SLICE_X30Y92 SLICEM internal 50)
		(primitive_site SLICE_X31Y92 SLICEL internal 45)
	)
	(tile 29 56 INT_X22Y92 INT 1
		(primitive_site TIEOFF_X25Y92 TIEOFF internal 2)
	)
	(tile 29 57 INT_INTERFACE_X22Y92 INT_INTERFACE 0
	)
	(tile 29 58 NULL_X58Y97 NULL 0
	)
	(tile 29 59 INT_X23Y92 INT 1
		(primitive_site TIEOFF_X26Y92 TIEOFF internal 2)
	)
	(tile 29 60 CLBLM_X23Y92 CLBLM 2
		(primitive_site SLICE_X32Y92 SLICEM internal 50)
		(primitive_site SLICE_X33Y92 SLICEL internal 45)
	)
	(tile 29 61 INT_X24Y92 INT 1
		(primitive_site TIEOFF_X27Y92 TIEOFF internal 2)
	)
	(tile 29 62 CLBLL_X24Y92 CLBLL 2
		(primitive_site SLICE_X34Y92 SLICEL internal 45)
		(primitive_site SLICE_X35Y92 SLICEL internal 45)
	)
	(tile 29 63 VBRK_X24Y92 VBRK 0
	)
	(tile 29 64 LIOB_FT_X25Y92 LIOB_FT 2
		(primitive_site IOB_X1Y92 IOBS unbonded 13)
		(primitive_site IOB_X1Y93 IOBM unbonded 13)
	)
	(tile 29 65 LIOI_X25Y92 LIOI 6
		(primitive_site IODELAY_X1Y92 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y92 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y93 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y93 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y93 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y92 OLOGICE1 internal 32)
	)
	(tile 29 66 INT_X25Y92 INT 1
		(primitive_site TIEOFF_X28Y92 TIEOFF internal 2)
	)
	(tile 29 67 IOI_L_INT_INTERFACE_X25Y92 IOI_L_INT_INTERFACE 0
	)
	(tile 29 68 VBRK_X25Y92 VBRK 0
	)
	(tile 29 69 INT_X26Y92 INT 1
		(primitive_site TIEOFF_X29Y92 TIEOFF internal 2)
	)
	(tile 29 70 CLBLM_X26Y92 CLBLM 2
		(primitive_site SLICE_X36Y92 SLICEM internal 50)
		(primitive_site SLICE_X37Y92 SLICEL internal 45)
	)
	(tile 29 71 INT_X27Y92 INT 1
		(primitive_site TIEOFF_X30Y92 TIEOFF internal 2)
	)
	(tile 29 72 CLBLL_X27Y92 CLBLL 2
		(primitive_site SLICE_X38Y92 SLICEL internal 45)
		(primitive_site SLICE_X39Y92 SLICEL internal 45)
	)
	(tile 29 73 INT_X28Y92 INT 1
		(primitive_site TIEOFF_X31Y92 TIEOFF internal 2)
	)
	(tile 29 74 CLBLM_X28Y92 CLBLM 2
		(primitive_site SLICE_X40Y92 SLICEM internal 50)
		(primitive_site SLICE_X41Y92 SLICEL internal 45)
	)
	(tile 29 75 INT_X29Y92 INT 1
		(primitive_site TIEOFF_X32Y92 TIEOFF internal 2)
	)
	(tile 29 76 CLBLL_X29Y92 CLBLL 2
		(primitive_site SLICE_X42Y92 SLICEL internal 45)
		(primitive_site SLICE_X43Y92 SLICEL internal 45)
	)
	(tile 29 77 VBRK_X29Y92 VBRK 0
	)
	(tile 29 78 INT_X30Y92 INT 1
		(primitive_site TIEOFF_X33Y92 TIEOFF internal 2)
	)
	(tile 29 79 CLBLL_X30Y92 CLBLL 2
		(primitive_site SLICE_X44Y92 SLICEL internal 45)
		(primitive_site SLICE_X45Y92 SLICEL internal 45)
	)
	(tile 29 80 INT_X31Y92 INT 1
		(primitive_site TIEOFF_X34Y92 TIEOFF internal 2)
	)
	(tile 29 81 CLBLL_X31Y92 CLBLL 2
		(primitive_site SLICE_X46Y92 SLICEL internal 45)
		(primitive_site SLICE_X47Y92 SLICEL internal 45)
	)
	(tile 29 82 INT_X32Y92 INT 1
		(primitive_site TIEOFF_X35Y92 TIEOFF internal 2)
	)
	(tile 29 83 CLBLL_X32Y92 CLBLL 2
		(primitive_site SLICE_X48Y92 SLICEL internal 45)
		(primitive_site SLICE_X49Y92 SLICEL internal 45)
	)
	(tile 29 84 INT_X33Y92 INT 1
		(primitive_site TIEOFF_X36Y92 TIEOFF internal 2)
	)
	(tile 29 85 CLBLL_X33Y92 CLBLL 2
		(primitive_site SLICE_X50Y92 SLICEL internal 45)
		(primitive_site SLICE_X51Y92 SLICEL internal 45)
	)
	(tile 29 86 INT_X34Y92 INT 1
		(primitive_site TIEOFF_X37Y92 TIEOFF internal 2)
	)
	(tile 29 87 CLBLL_X34Y92 CLBLL 2
		(primitive_site SLICE_X52Y92 SLICEL internal 45)
		(primitive_site SLICE_X53Y92 SLICEL internal 45)
	)
	(tile 29 88 INT_X35Y92 INT 1
		(primitive_site TIEOFF_X38Y92 TIEOFF internal 2)
	)
	(tile 29 89 CLBLL_X35Y92 CLBLL 2
		(primitive_site SLICE_X54Y92 SLICEL internal 45)
		(primitive_site SLICE_X55Y92 SLICEL internal 45)
	)
	(tile 29 90 VFRAME_NOMON_X35Y92 VFRAME_NOMON 0
	)
	(tile 29 91 INT_X36Y92 INT 1
		(primitive_site TIEOFF_X39Y92 TIEOFF internal 2)
	)
	(tile 29 92 INT_INTERFACE_X36Y92 INT_INTERFACE 0
	)
	(tile 29 93 NULL_X93Y97 NULL 0
	)
	(tile 29 94 INT_X37Y92 INT 1
		(primitive_site TIEOFF_X40Y92 TIEOFF internal 2)
	)
	(tile 29 95 CLBLM_X37Y92 CLBLM 2
		(primitive_site SLICE_X56Y92 SLICEM internal 50)
		(primitive_site SLICE_X57Y92 SLICEL internal 45)
	)
	(tile 29 96 INT_X38Y92 INT 1
		(primitive_site TIEOFF_X41Y92 TIEOFF internal 2)
	)
	(tile 29 97 CLBLL_X38Y92 CLBLL 2
		(primitive_site SLICE_X58Y92 SLICEL internal 45)
		(primitive_site SLICE_X59Y92 SLICEL internal 45)
	)
	(tile 29 98 INT_X39Y92 INT 1
		(primitive_site TIEOFF_X42Y92 TIEOFF internal 2)
	)
	(tile 29 99 CLBLM_X39Y92 CLBLM 2
		(primitive_site SLICE_X60Y92 SLICEM internal 50)
		(primitive_site SLICE_X61Y92 SLICEL internal 45)
	)
	(tile 29 100 INT_X40Y92 INT 1
		(primitive_site TIEOFF_X43Y92 TIEOFF internal 2)
	)
	(tile 29 101 CLBLL_X40Y92 CLBLL 2
		(primitive_site SLICE_X62Y92 SLICEL internal 45)
		(primitive_site SLICE_X63Y92 SLICEL internal 45)
	)
	(tile 29 102 VBRK_X40Y92 VBRK 0
	)
	(tile 29 103 INT_X41Y92 INT 1
		(primitive_site TIEOFF_X44Y92 TIEOFF internal 2)
	)
	(tile 29 104 INT_INTERFACE_X41Y92 INT_INTERFACE 0
	)
	(tile 29 105 RIOI_X41Y92 RIOI 6
		(primitive_site OLOGIC_X2Y92 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y92 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y92 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y93 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y93 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y93 ILOGICE1 internal 28)
	)
	(tile 29 106 RIOB_X41Y92 RIOB 2
		(primitive_site IOB_X2Y92 IOBS unbonded 13)
		(primitive_site IOB_X2Y93 IOBM unbonded 13)
	)
	(tile 29 107 VBRK_X41Y92 VBRK 0
	)
	(tile 29 108 INT_X42Y92 INT 1
		(primitive_site TIEOFF_X45Y92 TIEOFF internal 2)
	)
	(tile 29 109 CLBLM_X42Y92 CLBLM 2
		(primitive_site SLICE_X64Y92 SLICEM internal 50)
		(primitive_site SLICE_X65Y92 SLICEL internal 45)
	)
	(tile 29 110 INT_X43Y92 INT 1
		(primitive_site TIEOFF_X46Y92 TIEOFF internal 2)
	)
	(tile 29 111 CLBLL_X43Y92 CLBLL 2
		(primitive_site SLICE_X66Y92 SLICEL internal 45)
		(primitive_site SLICE_X67Y92 SLICEL internal 45)
	)
	(tile 29 112 INT_X44Y92 INT 1
		(primitive_site TIEOFF_X47Y92 TIEOFF internal 2)
	)
	(tile 29 113 INT_INTERFACE_X44Y92 INT_INTERFACE 0
	)
	(tile 29 114 NULL_X114Y97 NULL 0
	)
	(tile 29 115 INT_X45Y92 INT 1
		(primitive_site TIEOFF_X48Y92 TIEOFF internal 2)
	)
	(tile 29 116 CLBLM_X45Y92 CLBLM 2
		(primitive_site SLICE_X68Y92 SLICEM internal 50)
		(primitive_site SLICE_X69Y92 SLICEL internal 45)
	)
	(tile 29 117 INT_X46Y92 INT 1
		(primitive_site TIEOFF_X49Y92 TIEOFF internal 2)
	)
	(tile 29 118 CLBLM_X46Y92 CLBLM 2
		(primitive_site SLICE_X70Y92 SLICEM internal 50)
		(primitive_site SLICE_X71Y92 SLICEL internal 45)
	)
	(tile 29 119 INT_X47Y92 INT 1
		(primitive_site TIEOFF_X50Y92 TIEOFF internal 2)
	)
	(tile 29 120 INT_INTERFACE_X47Y92 INT_INTERFACE 0
	)
	(tile 29 121 NULL_X121Y97 NULL 0
	)
	(tile 29 122 VBRK_X47Y92 VBRK 0
	)
	(tile 29 123 INT_X48Y92 INT 1
		(primitive_site TIEOFF_X52Y92 TIEOFF internal 2)
	)
	(tile 29 124 CLBLM_X48Y92 CLBLM 2
		(primitive_site SLICE_X72Y92 SLICEM internal 50)
		(primitive_site SLICE_X73Y92 SLICEL internal 45)
	)
	(tile 29 125 INT_X49Y92 INT 1
		(primitive_site TIEOFF_X53Y92 TIEOFF internal 2)
	)
	(tile 29 126 CLBLM_X49Y92 CLBLM 2
		(primitive_site SLICE_X74Y92 SLICEM internal 50)
		(primitive_site SLICE_X75Y92 SLICEL internal 45)
	)
	(tile 29 127 INT_X50Y92 INT 1
		(primitive_site TIEOFF_X54Y92 TIEOFF internal 2)
	)
	(tile 29 128 INT_INTERFACE_X50Y92 INT_INTERFACE 0
	)
	(tile 29 129 NULL_X129Y97 NULL 0
	)
	(tile 29 130 INT_X51Y92 INT 1
		(primitive_site TIEOFF_X55Y92 TIEOFF internal 2)
	)
	(tile 29 131 CLBLM_X51Y92 CLBLM 2
		(primitive_site SLICE_X76Y92 SLICEM internal 50)
		(primitive_site SLICE_X77Y92 SLICEL internal 45)
	)
	(tile 29 132 INT_X52Y92 INT 1
		(primitive_site TIEOFF_X56Y92 TIEOFF internal 2)
	)
	(tile 29 133 CLBLM_X52Y92 CLBLM 2
		(primitive_site SLICE_X78Y92 SLICEM internal 50)
		(primitive_site SLICE_X79Y92 SLICEL internal 45)
	)
	(tile 29 134 INT_X53Y92 INT 1
		(primitive_site TIEOFF_X57Y92 TIEOFF internal 2)
	)
	(tile 29 135 INT_INTERFACE_X53Y92 INT_INTERFACE 0
	)
	(tile 29 136 NULL_X136Y97 NULL 0
	)
	(tile 29 137 VBRK_X53Y92 VBRK 0
	)
	(tile 29 138 INT_X54Y92 INT 1
		(primitive_site TIEOFF_X59Y92 TIEOFF internal 2)
	)
	(tile 29 139 CLBLM_X54Y92 CLBLM 2
		(primitive_site SLICE_X80Y92 SLICEM internal 50)
		(primitive_site SLICE_X81Y92 SLICEL internal 45)
	)
	(tile 29 140 INT_X55Y92 INT 1
		(primitive_site TIEOFF_X60Y92 TIEOFF internal 2)
	)
	(tile 29 141 CLBLM_X55Y92 CLBLM 2
		(primitive_site SLICE_X82Y92 SLICEM internal 50)
		(primitive_site SLICE_X83Y92 SLICEL internal 45)
	)
	(tile 29 142 INT_X56Y92 INT 1
		(primitive_site TIEOFF_X61Y92 TIEOFF internal 2)
	)
	(tile 29 143 CLBLM_X56Y92 CLBLM 2
		(primitive_site SLICE_X84Y92 SLICEM internal 50)
		(primitive_site SLICE_X85Y92 SLICEL internal 45)
	)
	(tile 29 144 INT_X57Y92 INT 1
		(primitive_site TIEOFF_X62Y92 TIEOFF internal 2)
	)
	(tile 29 145 CLBLM_X57Y92 CLBLM 2
		(primitive_site SLICE_X86Y92 SLICEM internal 50)
		(primitive_site SLICE_X87Y92 SLICEL internal 45)
	)
	(tile 29 146 INT_X58Y92 INT 1
		(primitive_site TIEOFF_X63Y92 TIEOFF internal 2)
	)
	(tile 29 147 INT_INTERFACE_X58Y92 INT_INTERFACE 0
	)
	(tile 29 148 NULL_X148Y97 NULL 0
	)
	(tile 29 149 VBRK_X58Y92 VBRK 0
	)
	(tile 29 150 INT_X59Y92 INT 1
		(primitive_site TIEOFF_X65Y92 TIEOFF internal 2)
	)
	(tile 29 151 CLBLM_X59Y92 CLBLM 2
		(primitive_site SLICE_X88Y92 SLICEM internal 50)
		(primitive_site SLICE_X89Y92 SLICEL internal 45)
	)
	(tile 29 152 INT_X60Y92 INT 1
		(primitive_site TIEOFF_X66Y92 TIEOFF internal 2)
	)
	(tile 29 153 CLBLM_X60Y92 CLBLM 2
		(primitive_site SLICE_X90Y92 SLICEM internal 50)
		(primitive_site SLICE_X91Y92 SLICEL internal 45)
	)
	(tile 29 154 INT_X61Y92 INT 1
		(primitive_site TIEOFF_X67Y92 TIEOFF internal 2)
	)
	(tile 29 155 INT_INTERFACE_X61Y92 INT_INTERFACE 0
	)
	(tile 29 156 NULL_X156Y97 NULL 0
	)
	(tile 29 157 INT_X62Y92 INT 1
		(primitive_site TIEOFF_X68Y92 TIEOFF internal 2)
	)
	(tile 29 158 CLBLM_X62Y92 CLBLM 2
		(primitive_site SLICE_X92Y92 SLICEM internal 50)
		(primitive_site SLICE_X93Y92 SLICEL internal 45)
	)
	(tile 29 159 INT_X63Y92 INT 1
		(primitive_site TIEOFF_X69Y92 TIEOFF internal 2)
	)
	(tile 29 160 CLBLL_X63Y92 CLBLL 2
		(primitive_site SLICE_X94Y92 SLICEL internal 45)
		(primitive_site SLICE_X95Y92 SLICEL internal 45)
	)
	(tile 29 161 VBRK_X63Y92 VBRK 0
	)
	(tile 29 162 INT_X64Y92 INT 1
		(primitive_site TIEOFF_X70Y92 TIEOFF internal 2)
	)
	(tile 29 163 CLBLM_X64Y92 CLBLM 2
		(primitive_site SLICE_X96Y92 SLICEM internal 50)
		(primitive_site SLICE_X97Y92 SLICEL internal 45)
	)
	(tile 29 164 INT_X65Y92 INT 1
		(primitive_site TIEOFF_X71Y92 TIEOFF internal 2)
	)
	(tile 29 165 CLBLL_X65Y92 CLBLL 2
		(primitive_site SLICE_X98Y92 SLICEL internal 45)
		(primitive_site SLICE_X99Y92 SLICEL internal 45)
	)
	(tile 29 166 INT_X66Y92 INT 1
		(primitive_site TIEOFF_X72Y92 TIEOFF internal 2)
	)
	(tile 29 167 CLBLL_X66Y92 CLBLL 2
		(primitive_site SLICE_X100Y92 SLICEL internal 45)
		(primitive_site SLICE_X101Y92 SLICEL internal 45)
	)
	(tile 29 168 INT_X67Y92 INT 1
		(primitive_site TIEOFF_X73Y92 TIEOFF internal 2)
	)
	(tile 29 169 CLBLM_X67Y92 CLBLM 2
		(primitive_site SLICE_X102Y92 SLICEM internal 50)
		(primitive_site SLICE_X103Y92 SLICEL internal 45)
	)
	(tile 29 170 INT_X68Y92 INT 1
		(primitive_site TIEOFF_X74Y92 TIEOFF internal 2)
	)
	(tile 29 171 CLBLL_X68Y92 CLBLL 2
		(primitive_site SLICE_X104Y92 SLICEL internal 45)
		(primitive_site SLICE_X105Y92 SLICEL internal 45)
	)
	(tile 29 172 INT_X69Y92 INT 1
		(primitive_site TIEOFF_X75Y92 TIEOFF internal 2)
	)
	(tile 29 173 EMAC_INT_INTERFACE_X69Y92 EMAC_INT_INTERFACE 0
	)
	(tile 29 174 NULL_X174Y97 NULL 0
	)
	(tile 29 175 INT_X70Y92 INT 1
		(primitive_site TIEOFF_X76Y92 TIEOFF internal 2)
	)
	(tile 29 176 GTX_INT_INTERFACE_X70Y92 GTX_INT_INTERFACE 0
	)
	(tile 29 177 R_TERM_INT_X70Y92 R_TERM_INT 0
	)
	(tile 29 178 NULL_X178Y97 NULL 0
	)
	(tile 30 0 NULL_X0Y96 NULL 0
	)
	(tile 30 1 NULL_X1Y96 NULL 0
	)
	(tile 30 2 L_TERM_INT_X0Y91 L_TERM_INT 0
	)
	(tile 30 3 INT_X0Y91 INT 1
		(primitive_site TIEOFF_X0Y91 TIEOFF internal 2)
	)
	(tile 30 4 IOI_L_INT_INTERFACE_X0Y91 IOI_L_INT_INTERFACE 0
	)
	(tile 30 5 VBRK_X0Y91 VBRK 0
	)
	(tile 30 6 INT_X1Y91 INT 1
		(primitive_site TIEOFF_X1Y91 TIEOFF internal 2)
	)
	(tile 30 7 CLBLM_X1Y91 CLBLM 2
		(primitive_site SLICE_X0Y91 SLICEM internal 50)
		(primitive_site SLICE_X1Y91 SLICEL internal 45)
	)
	(tile 30 8 INT_X2Y91 INT 1
		(primitive_site TIEOFF_X2Y91 TIEOFF internal 2)
	)
	(tile 30 9 CLBLL_X2Y91 CLBLL 2
		(primitive_site SLICE_X2Y91 SLICEL internal 45)
		(primitive_site SLICE_X3Y91 SLICEL internal 45)
	)
	(tile 30 10 INT_X3Y91 INT 1
		(primitive_site TIEOFF_X3Y91 TIEOFF internal 2)
	)
	(tile 30 11 CLBLM_X3Y91 CLBLM 2
		(primitive_site SLICE_X4Y91 SLICEM internal 50)
		(primitive_site SLICE_X5Y91 SLICEL internal 45)
	)
	(tile 30 12 INT_X4Y91 INT 1
		(primitive_site TIEOFF_X4Y91 TIEOFF internal 2)
	)
	(tile 30 13 CLBLL_X4Y91 CLBLL 2
		(primitive_site SLICE_X6Y91 SLICEL internal 45)
		(primitive_site SLICE_X7Y91 SLICEL internal 45)
	)
	(tile 30 14 INT_X5Y91 INT 1
		(primitive_site TIEOFF_X5Y91 TIEOFF internal 2)
	)
	(tile 30 15 INT_INTERFACE_X5Y91 INT_INTERFACE 0
	)
	(tile 30 16 NULL_X16Y96 NULL 0
	)
	(tile 30 17 INT_X6Y91 INT 1
		(primitive_site TIEOFF_X6Y91 TIEOFF internal 2)
	)
	(tile 30 18 CLBLM_X6Y91 CLBLM 2
		(primitive_site SLICE_X8Y91 SLICEM internal 50)
		(primitive_site SLICE_X9Y91 SLICEL internal 45)
	)
	(tile 30 19 INT_X7Y91 INT 1
		(primitive_site TIEOFF_X7Y91 TIEOFF internal 2)
	)
	(tile 30 20 CLBLM_X7Y91 CLBLM 2
		(primitive_site SLICE_X10Y91 SLICEM internal 50)
		(primitive_site SLICE_X11Y91 SLICEL internal 45)
	)
	(tile 30 21 VBRK_X7Y91 VBRK 0
	)
	(tile 30 22 INT_X8Y91 INT 1
		(primitive_site TIEOFF_X8Y91 TIEOFF internal 2)
	)
	(tile 30 23 INT_INTERFACE_X8Y91 INT_INTERFACE 0
	)
	(tile 30 24 NULL_X24Y96 NULL 0
	)
	(tile 30 25 INT_X9Y91 INT 1
		(primitive_site TIEOFF_X10Y91 TIEOFF internal 2)
	)
	(tile 30 26 CLBLM_X9Y91 CLBLM 2
		(primitive_site SLICE_X12Y91 SLICEM internal 50)
		(primitive_site SLICE_X13Y91 SLICEL internal 45)
	)
	(tile 30 27 INT_X10Y91 INT 1
		(primitive_site TIEOFF_X11Y91 TIEOFF internal 2)
	)
	(tile 30 28 CLBLM_X10Y91 CLBLM 2
		(primitive_site SLICE_X14Y91 SLICEM internal 50)
		(primitive_site SLICE_X15Y91 SLICEL internal 45)
	)
	(tile 30 29 INT_X11Y91 INT 1
		(primitive_site TIEOFF_X12Y91 TIEOFF internal 2)
	)
	(tile 30 30 CLBLM_X11Y91 CLBLM 2
		(primitive_site SLICE_X16Y91 SLICEM internal 50)
		(primitive_site SLICE_X17Y91 SLICEL internal 45)
	)
	(tile 30 31 INT_X12Y91 INT 1
		(primitive_site TIEOFF_X13Y91 TIEOFF internal 2)
	)
	(tile 30 32 CLBLM_X12Y91 CLBLM 2
		(primitive_site SLICE_X18Y91 SLICEM internal 50)
		(primitive_site SLICE_X19Y91 SLICEL internal 45)
	)
	(tile 30 33 VBRK_X12Y91 VBRK 0
	)
	(tile 30 34 INT_X13Y91 INT 1
		(primitive_site TIEOFF_X14Y91 TIEOFF internal 2)
	)
	(tile 30 35 INT_INTERFACE_X13Y91 INT_INTERFACE 0
	)
	(tile 30 36 NULL_X36Y96 NULL 0
	)
	(tile 30 37 INT_X14Y91 INT 1
		(primitive_site TIEOFF_X16Y91 TIEOFF internal 2)
	)
	(tile 30 38 CLBLM_X14Y91 CLBLM 2
		(primitive_site SLICE_X20Y91 SLICEM internal 50)
		(primitive_site SLICE_X21Y91 SLICEL internal 45)
	)
	(tile 30 39 INT_X15Y91 INT 1
		(primitive_site TIEOFF_X17Y91 TIEOFF internal 2)
	)
	(tile 30 40 CLBLM_X15Y91 CLBLM 2
		(primitive_site SLICE_X22Y91 SLICEM internal 50)
		(primitive_site SLICE_X23Y91 SLICEL internal 45)
	)
	(tile 30 41 INT_X16Y91 INT 1
		(primitive_site TIEOFF_X18Y91 TIEOFF internal 2)
	)
	(tile 30 42 INT_INTERFACE_X16Y91 INT_INTERFACE 0
	)
	(tile 30 43 NULL_X43Y96 NULL 0
	)
	(tile 30 44 INT_X17Y91 INT 1
		(primitive_site TIEOFF_X19Y91 TIEOFF internal 2)
	)
	(tile 30 45 CLBLM_X17Y91 CLBLM 2
		(primitive_site SLICE_X24Y91 SLICEM internal 50)
		(primitive_site SLICE_X25Y91 SLICEL internal 45)
	)
	(tile 30 46 INT_X18Y91 INT 1
		(primitive_site TIEOFF_X20Y91 TIEOFF internal 2)
	)
	(tile 30 47 CLBLM_X18Y91 CLBLM 2
		(primitive_site SLICE_X26Y91 SLICEM internal 50)
		(primitive_site SLICE_X27Y91 SLICEL internal 45)
	)
	(tile 30 48 VBRK_X18Y91 VBRK 0
	)
	(tile 30 49 INT_X19Y91 INT 1
		(primitive_site TIEOFF_X21Y91 TIEOFF internal 2)
	)
	(tile 30 50 INT_INTERFACE_X19Y91 INT_INTERFACE 0
	)
	(tile 30 51 NULL_X51Y96 NULL 0
	)
	(tile 30 52 INT_X20Y91 INT 1
		(primitive_site TIEOFF_X23Y91 TIEOFF internal 2)
	)
	(tile 30 53 CLBLM_X20Y91 CLBLM 2
		(primitive_site SLICE_X28Y91 SLICEM internal 50)
		(primitive_site SLICE_X29Y91 SLICEL internal 45)
	)
	(tile 30 54 INT_X21Y91 INT 1
		(primitive_site TIEOFF_X24Y91 TIEOFF internal 2)
	)
	(tile 30 55 CLBLM_X21Y91 CLBLM 2
		(primitive_site SLICE_X30Y91 SLICEM internal 50)
		(primitive_site SLICE_X31Y91 SLICEL internal 45)
	)
	(tile 30 56 INT_X22Y91 INT 1
		(primitive_site TIEOFF_X25Y91 TIEOFF internal 2)
	)
	(tile 30 57 INT_INTERFACE_X22Y91 INT_INTERFACE 0
	)
	(tile 30 58 NULL_X58Y96 NULL 0
	)
	(tile 30 59 INT_X23Y91 INT 1
		(primitive_site TIEOFF_X26Y91 TIEOFF internal 2)
	)
	(tile 30 60 CLBLM_X23Y91 CLBLM 2
		(primitive_site SLICE_X32Y91 SLICEM internal 50)
		(primitive_site SLICE_X33Y91 SLICEL internal 45)
	)
	(tile 30 61 INT_X24Y91 INT 1
		(primitive_site TIEOFF_X27Y91 TIEOFF internal 2)
	)
	(tile 30 62 CLBLL_X24Y91 CLBLL 2
		(primitive_site SLICE_X34Y91 SLICEL internal 45)
		(primitive_site SLICE_X35Y91 SLICEL internal 45)
	)
	(tile 30 63 VBRK_X24Y91 VBRK 0
	)
	(tile 30 64 NULL_X64Y96 NULL 0
	)
	(tile 30 65 NULL_X65Y96 NULL 0
	)
	(tile 30 66 INT_X25Y91 INT 1
		(primitive_site TIEOFF_X28Y91 TIEOFF internal 2)
	)
	(tile 30 67 IOI_L_INT_INTERFACE_X25Y91 IOI_L_INT_INTERFACE 0
	)
	(tile 30 68 VBRK_X25Y91 VBRK 0
	)
	(tile 30 69 INT_X26Y91 INT 1
		(primitive_site TIEOFF_X29Y91 TIEOFF internal 2)
	)
	(tile 30 70 CLBLM_X26Y91 CLBLM 2
		(primitive_site SLICE_X36Y91 SLICEM internal 50)
		(primitive_site SLICE_X37Y91 SLICEL internal 45)
	)
	(tile 30 71 INT_X27Y91 INT 1
		(primitive_site TIEOFF_X30Y91 TIEOFF internal 2)
	)
	(tile 30 72 CLBLL_X27Y91 CLBLL 2
		(primitive_site SLICE_X38Y91 SLICEL internal 45)
		(primitive_site SLICE_X39Y91 SLICEL internal 45)
	)
	(tile 30 73 INT_X28Y91 INT 1
		(primitive_site TIEOFF_X31Y91 TIEOFF internal 2)
	)
	(tile 30 74 CLBLM_X28Y91 CLBLM 2
		(primitive_site SLICE_X40Y91 SLICEM internal 50)
		(primitive_site SLICE_X41Y91 SLICEL internal 45)
	)
	(tile 30 75 INT_X29Y91 INT 1
		(primitive_site TIEOFF_X32Y91 TIEOFF internal 2)
	)
	(tile 30 76 CLBLL_X29Y91 CLBLL 2
		(primitive_site SLICE_X42Y91 SLICEL internal 45)
		(primitive_site SLICE_X43Y91 SLICEL internal 45)
	)
	(tile 30 77 VBRK_X29Y91 VBRK 0
	)
	(tile 30 78 INT_X30Y91 INT 1
		(primitive_site TIEOFF_X33Y91 TIEOFF internal 2)
	)
	(tile 30 79 CLBLL_X30Y91 CLBLL 2
		(primitive_site SLICE_X44Y91 SLICEL internal 45)
		(primitive_site SLICE_X45Y91 SLICEL internal 45)
	)
	(tile 30 80 INT_X31Y91 INT 1
		(primitive_site TIEOFF_X34Y91 TIEOFF internal 2)
	)
	(tile 30 81 CLBLL_X31Y91 CLBLL 2
		(primitive_site SLICE_X46Y91 SLICEL internal 45)
		(primitive_site SLICE_X47Y91 SLICEL internal 45)
	)
	(tile 30 82 INT_X32Y91 INT 1
		(primitive_site TIEOFF_X35Y91 TIEOFF internal 2)
	)
	(tile 30 83 CLBLL_X32Y91 CLBLL 2
		(primitive_site SLICE_X48Y91 SLICEL internal 45)
		(primitive_site SLICE_X49Y91 SLICEL internal 45)
	)
	(tile 30 84 INT_X33Y91 INT 1
		(primitive_site TIEOFF_X36Y91 TIEOFF internal 2)
	)
	(tile 30 85 CLBLL_X33Y91 CLBLL 2
		(primitive_site SLICE_X50Y91 SLICEL internal 45)
		(primitive_site SLICE_X51Y91 SLICEL internal 45)
	)
	(tile 30 86 INT_X34Y91 INT 1
		(primitive_site TIEOFF_X37Y91 TIEOFF internal 2)
	)
	(tile 30 87 CLBLL_X34Y91 CLBLL 2
		(primitive_site SLICE_X52Y91 SLICEL internal 45)
		(primitive_site SLICE_X53Y91 SLICEL internal 45)
	)
	(tile 30 88 INT_X35Y91 INT 1
		(primitive_site TIEOFF_X38Y91 TIEOFF internal 2)
	)
	(tile 30 89 CLBLL_X35Y91 CLBLL 2
		(primitive_site SLICE_X54Y91 SLICEL internal 45)
		(primitive_site SLICE_X55Y91 SLICEL internal 45)
	)
	(tile 30 90 VFRAME_NOMON_X35Y91 VFRAME_NOMON 0
	)
	(tile 30 91 INT_X36Y91 INT 1
		(primitive_site TIEOFF_X39Y91 TIEOFF internal 2)
	)
	(tile 30 92 INT_INTERFACE_X36Y91 INT_INTERFACE 0
	)
	(tile 30 93 CMT_X36Y91 CMT_BOT 1
		(primitive_site MMCM_ADV_X0Y4 MMCM_ADV internal 166)
	)
	(tile 30 94 INT_X37Y91 INT 1
		(primitive_site TIEOFF_X40Y91 TIEOFF internal 2)
	)
	(tile 30 95 CLBLM_X37Y91 CLBLM 2
		(primitive_site SLICE_X56Y91 SLICEM internal 50)
		(primitive_site SLICE_X57Y91 SLICEL internal 45)
	)
	(tile 30 96 INT_X38Y91 INT 1
		(primitive_site TIEOFF_X41Y91 TIEOFF internal 2)
	)
	(tile 30 97 CLBLL_X38Y91 CLBLL 2
		(primitive_site SLICE_X58Y91 SLICEL internal 45)
		(primitive_site SLICE_X59Y91 SLICEL internal 45)
	)
	(tile 30 98 INT_X39Y91 INT 1
		(primitive_site TIEOFF_X42Y91 TIEOFF internal 2)
	)
	(tile 30 99 CLBLM_X39Y91 CLBLM 2
		(primitive_site SLICE_X60Y91 SLICEM internal 50)
		(primitive_site SLICE_X61Y91 SLICEL internal 45)
	)
	(tile 30 100 INT_X40Y91 INT 1
		(primitive_site TIEOFF_X43Y91 TIEOFF internal 2)
	)
	(tile 30 101 CLBLL_X40Y91 CLBLL 2
		(primitive_site SLICE_X62Y91 SLICEL internal 45)
		(primitive_site SLICE_X63Y91 SLICEL internal 45)
	)
	(tile 30 102 VBRK_X40Y91 VBRK 0
	)
	(tile 30 103 INT_X41Y91 INT 1
		(primitive_site TIEOFF_X44Y91 TIEOFF internal 2)
	)
	(tile 30 104 INT_INTERFACE_X41Y91 INT_INTERFACE 0
	)
	(tile 30 105 NULL_X105Y96 NULL 0
	)
	(tile 30 106 NULL_X106Y96 NULL 0
	)
	(tile 30 107 VBRK_X106Y96 VBRK 0
	)
	(tile 30 108 INT_X42Y91 INT 1
		(primitive_site TIEOFF_X45Y91 TIEOFF internal 2)
	)
	(tile 30 109 CLBLM_X42Y91 CLBLM 2
		(primitive_site SLICE_X64Y91 SLICEM internal 50)
		(primitive_site SLICE_X65Y91 SLICEL internal 45)
	)
	(tile 30 110 INT_X43Y91 INT 1
		(primitive_site TIEOFF_X46Y91 TIEOFF internal 2)
	)
	(tile 30 111 CLBLL_X43Y91 CLBLL 2
		(primitive_site SLICE_X66Y91 SLICEL internal 45)
		(primitive_site SLICE_X67Y91 SLICEL internal 45)
	)
	(tile 30 112 INT_X44Y91 INT 1
		(primitive_site TIEOFF_X47Y91 TIEOFF internal 2)
	)
	(tile 30 113 INT_INTERFACE_X44Y91 INT_INTERFACE 0
	)
	(tile 30 114 NULL_X114Y96 NULL 0
	)
	(tile 30 115 INT_X45Y91 INT 1
		(primitive_site TIEOFF_X48Y91 TIEOFF internal 2)
	)
	(tile 30 116 CLBLM_X45Y91 CLBLM 2
		(primitive_site SLICE_X68Y91 SLICEM internal 50)
		(primitive_site SLICE_X69Y91 SLICEL internal 45)
	)
	(tile 30 117 INT_X46Y91 INT 1
		(primitive_site TIEOFF_X49Y91 TIEOFF internal 2)
	)
	(tile 30 118 CLBLM_X46Y91 CLBLM 2
		(primitive_site SLICE_X70Y91 SLICEM internal 50)
		(primitive_site SLICE_X71Y91 SLICEL internal 45)
	)
	(tile 30 119 INT_X47Y91 INT 1
		(primitive_site TIEOFF_X50Y91 TIEOFF internal 2)
	)
	(tile 30 120 INT_INTERFACE_X47Y91 INT_INTERFACE 0
	)
	(tile 30 121 NULL_X121Y96 NULL 0
	)
	(tile 30 122 VBRK_X47Y91 VBRK 0
	)
	(tile 30 123 INT_X48Y91 INT 1
		(primitive_site TIEOFF_X52Y91 TIEOFF internal 2)
	)
	(tile 30 124 CLBLM_X48Y91 CLBLM 2
		(primitive_site SLICE_X72Y91 SLICEM internal 50)
		(primitive_site SLICE_X73Y91 SLICEL internal 45)
	)
	(tile 30 125 INT_X49Y91 INT 1
		(primitive_site TIEOFF_X53Y91 TIEOFF internal 2)
	)
	(tile 30 126 CLBLM_X49Y91 CLBLM 2
		(primitive_site SLICE_X74Y91 SLICEM internal 50)
		(primitive_site SLICE_X75Y91 SLICEL internal 45)
	)
	(tile 30 127 INT_X50Y91 INT 1
		(primitive_site TIEOFF_X54Y91 TIEOFF internal 2)
	)
	(tile 30 128 INT_INTERFACE_X50Y91 INT_INTERFACE 0
	)
	(tile 30 129 NULL_X129Y96 NULL 0
	)
	(tile 30 130 INT_X51Y91 INT 1
		(primitive_site TIEOFF_X55Y91 TIEOFF internal 2)
	)
	(tile 30 131 CLBLM_X51Y91 CLBLM 2
		(primitive_site SLICE_X76Y91 SLICEM internal 50)
		(primitive_site SLICE_X77Y91 SLICEL internal 45)
	)
	(tile 30 132 INT_X52Y91 INT 1
		(primitive_site TIEOFF_X56Y91 TIEOFF internal 2)
	)
	(tile 30 133 CLBLM_X52Y91 CLBLM 2
		(primitive_site SLICE_X78Y91 SLICEM internal 50)
		(primitive_site SLICE_X79Y91 SLICEL internal 45)
	)
	(tile 30 134 INT_X53Y91 INT 1
		(primitive_site TIEOFF_X57Y91 TIEOFF internal 2)
	)
	(tile 30 135 INT_INTERFACE_X53Y91 INT_INTERFACE 0
	)
	(tile 30 136 NULL_X136Y96 NULL 0
	)
	(tile 30 137 VBRK_X53Y91 VBRK 0
	)
	(tile 30 138 INT_X54Y91 INT 1
		(primitive_site TIEOFF_X59Y91 TIEOFF internal 2)
	)
	(tile 30 139 CLBLM_X54Y91 CLBLM 2
		(primitive_site SLICE_X80Y91 SLICEM internal 50)
		(primitive_site SLICE_X81Y91 SLICEL internal 45)
	)
	(tile 30 140 INT_X55Y91 INT 1
		(primitive_site TIEOFF_X60Y91 TIEOFF internal 2)
	)
	(tile 30 141 CLBLM_X55Y91 CLBLM 2
		(primitive_site SLICE_X82Y91 SLICEM internal 50)
		(primitive_site SLICE_X83Y91 SLICEL internal 45)
	)
	(tile 30 142 INT_X56Y91 INT 1
		(primitive_site TIEOFF_X61Y91 TIEOFF internal 2)
	)
	(tile 30 143 CLBLM_X56Y91 CLBLM 2
		(primitive_site SLICE_X84Y91 SLICEM internal 50)
		(primitive_site SLICE_X85Y91 SLICEL internal 45)
	)
	(tile 30 144 INT_X57Y91 INT 1
		(primitive_site TIEOFF_X62Y91 TIEOFF internal 2)
	)
	(tile 30 145 CLBLM_X57Y91 CLBLM 2
		(primitive_site SLICE_X86Y91 SLICEM internal 50)
		(primitive_site SLICE_X87Y91 SLICEL internal 45)
	)
	(tile 30 146 INT_X58Y91 INT 1
		(primitive_site TIEOFF_X63Y91 TIEOFF internal 2)
	)
	(tile 30 147 INT_INTERFACE_X58Y91 INT_INTERFACE 0
	)
	(tile 30 148 NULL_X148Y96 NULL 0
	)
	(tile 30 149 VBRK_X58Y91 VBRK 0
	)
	(tile 30 150 INT_X59Y91 INT 1
		(primitive_site TIEOFF_X65Y91 TIEOFF internal 2)
	)
	(tile 30 151 CLBLM_X59Y91 CLBLM 2
		(primitive_site SLICE_X88Y91 SLICEM internal 50)
		(primitive_site SLICE_X89Y91 SLICEL internal 45)
	)
	(tile 30 152 INT_X60Y91 INT 1
		(primitive_site TIEOFF_X66Y91 TIEOFF internal 2)
	)
	(tile 30 153 CLBLM_X60Y91 CLBLM 2
		(primitive_site SLICE_X90Y91 SLICEM internal 50)
		(primitive_site SLICE_X91Y91 SLICEL internal 45)
	)
	(tile 30 154 INT_X61Y91 INT 1
		(primitive_site TIEOFF_X67Y91 TIEOFF internal 2)
	)
	(tile 30 155 INT_INTERFACE_X61Y91 INT_INTERFACE 0
	)
	(tile 30 156 NULL_X156Y96 NULL 0
	)
	(tile 30 157 INT_X62Y91 INT 1
		(primitive_site TIEOFF_X68Y91 TIEOFF internal 2)
	)
	(tile 30 158 CLBLM_X62Y91 CLBLM 2
		(primitive_site SLICE_X92Y91 SLICEM internal 50)
		(primitive_site SLICE_X93Y91 SLICEL internal 45)
	)
	(tile 30 159 INT_X63Y91 INT 1
		(primitive_site TIEOFF_X69Y91 TIEOFF internal 2)
	)
	(tile 30 160 CLBLL_X63Y91 CLBLL 2
		(primitive_site SLICE_X94Y91 SLICEL internal 45)
		(primitive_site SLICE_X95Y91 SLICEL internal 45)
	)
	(tile 30 161 VBRK_X63Y91 VBRK 0
	)
	(tile 30 162 INT_X64Y91 INT 1
		(primitive_site TIEOFF_X70Y91 TIEOFF internal 2)
	)
	(tile 30 163 CLBLM_X64Y91 CLBLM 2
		(primitive_site SLICE_X96Y91 SLICEM internal 50)
		(primitive_site SLICE_X97Y91 SLICEL internal 45)
	)
	(tile 30 164 INT_X65Y91 INT 1
		(primitive_site TIEOFF_X71Y91 TIEOFF internal 2)
	)
	(tile 30 165 CLBLL_X65Y91 CLBLL 2
		(primitive_site SLICE_X98Y91 SLICEL internal 45)
		(primitive_site SLICE_X99Y91 SLICEL internal 45)
	)
	(tile 30 166 INT_X66Y91 INT 1
		(primitive_site TIEOFF_X72Y91 TIEOFF internal 2)
	)
	(tile 30 167 CLBLL_X66Y91 CLBLL 2
		(primitive_site SLICE_X100Y91 SLICEL internal 45)
		(primitive_site SLICE_X101Y91 SLICEL internal 45)
	)
	(tile 30 168 INT_X67Y91 INT 1
		(primitive_site TIEOFF_X73Y91 TIEOFF internal 2)
	)
	(tile 30 169 CLBLM_X67Y91 CLBLM 2
		(primitive_site SLICE_X102Y91 SLICEM internal 50)
		(primitive_site SLICE_X103Y91 SLICEL internal 45)
	)
	(tile 30 170 INT_X68Y91 INT 1
		(primitive_site TIEOFF_X74Y91 TIEOFF internal 2)
	)
	(tile 30 171 CLBLL_X68Y91 CLBLL 2
		(primitive_site SLICE_X104Y91 SLICEL internal 45)
		(primitive_site SLICE_X105Y91 SLICEL internal 45)
	)
	(tile 30 172 INT_X69Y91 INT 1
		(primitive_site TIEOFF_X75Y91 TIEOFF internal 2)
	)
	(tile 30 173 EMAC_INT_INTERFACE_X69Y91 EMAC_INT_INTERFACE 0
	)
	(tile 30 174 NULL_X174Y96 NULL 0
	)
	(tile 30 175 INT_X70Y91 INT 1
		(primitive_site TIEOFF_X76Y91 TIEOFF internal 2)
	)
	(tile 30 176 GTX_INT_INTERFACE_X70Y91 GTX_INT_INTERFACE 0
	)
	(tile 30 177 R_TERM_INT_X70Y91 R_TERM_INT 0
	)
	(tile 30 178 NULL_X178Y96 NULL 0
	)
	(tile 31 0 LIOB_X0Y90 LIOB 2
		(primitive_site IOB_X0Y90 IOBS unbonded 13)
		(primitive_site IOB_X0Y91 IOBM unbonded 13)
	)
	(tile 31 1 LIOI_X0Y90 LIOI 6
		(primitive_site IODELAY_X0Y90 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y90 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y91 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y91 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y91 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y90 OLOGICE1 internal 32)
	)
	(tile 31 2 L_TERM_INT_X0Y90 L_TERM_INT 0
	)
	(tile 31 3 INT_X0Y90 INT 1
		(primitive_site TIEOFF_X0Y90 TIEOFF internal 2)
	)
	(tile 31 4 IOI_L_INT_INTERFACE_X0Y90 IOI_L_INT_INTERFACE 0
	)
	(tile 31 5 VBRK_X0Y90 VBRK 0
	)
	(tile 31 6 INT_X1Y90 INT 1
		(primitive_site TIEOFF_X1Y90 TIEOFF internal 2)
	)
	(tile 31 7 CLBLM_X1Y90 CLBLM 2
		(primitive_site SLICE_X0Y90 SLICEM internal 50)
		(primitive_site SLICE_X1Y90 SLICEL internal 45)
	)
	(tile 31 8 INT_X2Y90 INT 1
		(primitive_site TIEOFF_X2Y90 TIEOFF internal 2)
	)
	(tile 31 9 CLBLL_X2Y90 CLBLL 2
		(primitive_site SLICE_X2Y90 SLICEL internal 45)
		(primitive_site SLICE_X3Y90 SLICEL internal 45)
	)
	(tile 31 10 INT_X3Y90 INT 1
		(primitive_site TIEOFF_X3Y90 TIEOFF internal 2)
	)
	(tile 31 11 CLBLM_X3Y90 CLBLM 2
		(primitive_site SLICE_X4Y90 SLICEM internal 50)
		(primitive_site SLICE_X5Y90 SLICEL internal 45)
	)
	(tile 31 12 INT_X4Y90 INT 1
		(primitive_site TIEOFF_X4Y90 TIEOFF internal 2)
	)
	(tile 31 13 CLBLL_X4Y90 CLBLL 2
		(primitive_site SLICE_X6Y90 SLICEL internal 45)
		(primitive_site SLICE_X7Y90 SLICEL internal 45)
	)
	(tile 31 14 INT_X5Y90 INT 1
		(primitive_site TIEOFF_X5Y90 TIEOFF internal 2)
	)
	(tile 31 15 INT_INTERFACE_X5Y90 INT_INTERFACE 0
	)
	(tile 31 16 BRAM_X5Y90 BRAM 3
		(primitive_site RAMB18_X0Y36 FIFO18E1 internal 158)
		(primitive_site RAMB18_X0Y37 RAMB18E1 internal 158)
		(primitive_site RAMB36_X0Y18 RAMBFIFO36E1 internal 356)
	)
	(tile 31 17 INT_X6Y90 INT 1
		(primitive_site TIEOFF_X6Y90 TIEOFF internal 2)
	)
	(tile 31 18 CLBLM_X6Y90 CLBLM 2
		(primitive_site SLICE_X8Y90 SLICEM internal 50)
		(primitive_site SLICE_X9Y90 SLICEL internal 45)
	)
	(tile 31 19 INT_X7Y90 INT 1
		(primitive_site TIEOFF_X7Y90 TIEOFF internal 2)
	)
	(tile 31 20 CLBLM_X7Y90 CLBLM 2
		(primitive_site SLICE_X10Y90 SLICEM internal 50)
		(primitive_site SLICE_X11Y90 SLICEL internal 45)
	)
	(tile 31 21 VBRK_X7Y90 VBRK 0
	)
	(tile 31 22 INT_X8Y90 INT 1
		(primitive_site TIEOFF_X8Y90 TIEOFF internal 2)
	)
	(tile 31 23 INT_INTERFACE_X8Y90 INT_INTERFACE 0
	)
	(tile 31 24 DSP_X8Y90 DSP 3
		(primitive_site DSP48_X0Y36 DSP48E1 internal 417)
		(primitive_site DSP48_X0Y37 DSP48E1 internal 417)
		(primitive_site TIEOFF_X9Y90 TIEOFF internal 2)
	)
	(tile 31 25 INT_X9Y90 INT 1
		(primitive_site TIEOFF_X10Y90 TIEOFF internal 2)
	)
	(tile 31 26 CLBLM_X9Y90 CLBLM 2
		(primitive_site SLICE_X12Y90 SLICEM internal 50)
		(primitive_site SLICE_X13Y90 SLICEL internal 45)
	)
	(tile 31 27 INT_X10Y90 INT 1
		(primitive_site TIEOFF_X11Y90 TIEOFF internal 2)
	)
	(tile 31 28 CLBLM_X10Y90 CLBLM 2
		(primitive_site SLICE_X14Y90 SLICEM internal 50)
		(primitive_site SLICE_X15Y90 SLICEL internal 45)
	)
	(tile 31 29 INT_X11Y90 INT 1
		(primitive_site TIEOFF_X12Y90 TIEOFF internal 2)
	)
	(tile 31 30 CLBLM_X11Y90 CLBLM 2
		(primitive_site SLICE_X16Y90 SLICEM internal 50)
		(primitive_site SLICE_X17Y90 SLICEL internal 45)
	)
	(tile 31 31 INT_X12Y90 INT 1
		(primitive_site TIEOFF_X13Y90 TIEOFF internal 2)
	)
	(tile 31 32 CLBLM_X12Y90 CLBLM 2
		(primitive_site SLICE_X18Y90 SLICEM internal 50)
		(primitive_site SLICE_X19Y90 SLICEL internal 45)
	)
	(tile 31 33 VBRK_X12Y90 VBRK 0
	)
	(tile 31 34 INT_X13Y90 INT 1
		(primitive_site TIEOFF_X14Y90 TIEOFF internal 2)
	)
	(tile 31 35 INT_INTERFACE_X13Y90 INT_INTERFACE 0
	)
	(tile 31 36 DSP_X13Y90 DSP 3
		(primitive_site DSP48_X1Y36 DSP48E1 internal 417)
		(primitive_site DSP48_X1Y37 DSP48E1 internal 417)
		(primitive_site TIEOFF_X15Y90 TIEOFF internal 2)
	)
	(tile 31 37 INT_X14Y90 INT 1
		(primitive_site TIEOFF_X16Y90 TIEOFF internal 2)
	)
	(tile 31 38 CLBLM_X14Y90 CLBLM 2
		(primitive_site SLICE_X20Y90 SLICEM internal 50)
		(primitive_site SLICE_X21Y90 SLICEL internal 45)
	)
	(tile 31 39 INT_X15Y90 INT 1
		(primitive_site TIEOFF_X17Y90 TIEOFF internal 2)
	)
	(tile 31 40 CLBLM_X15Y90 CLBLM 2
		(primitive_site SLICE_X22Y90 SLICEM internal 50)
		(primitive_site SLICE_X23Y90 SLICEL internal 45)
	)
	(tile 31 41 INT_X16Y90 INT 1
		(primitive_site TIEOFF_X18Y90 TIEOFF internal 2)
	)
	(tile 31 42 INT_INTERFACE_X16Y90 INT_INTERFACE 0
	)
	(tile 31 43 BRAM_X16Y90 BRAM 3
		(primitive_site RAMB18_X1Y36 FIFO18E1 internal 158)
		(primitive_site RAMB18_X1Y37 RAMB18E1 internal 158)
		(primitive_site RAMB36_X1Y18 RAMBFIFO36E1 internal 356)
	)
	(tile 31 44 INT_X17Y90 INT 1
		(primitive_site TIEOFF_X19Y90 TIEOFF internal 2)
	)
	(tile 31 45 CLBLM_X17Y90 CLBLM 2
		(primitive_site SLICE_X24Y90 SLICEM internal 50)
		(primitive_site SLICE_X25Y90 SLICEL internal 45)
	)
	(tile 31 46 INT_X18Y90 INT 1
		(primitive_site TIEOFF_X20Y90 TIEOFF internal 2)
	)
	(tile 31 47 CLBLM_X18Y90 CLBLM 2
		(primitive_site SLICE_X26Y90 SLICEM internal 50)
		(primitive_site SLICE_X27Y90 SLICEL internal 45)
	)
	(tile 31 48 VBRK_X18Y90 VBRK 0
	)
	(tile 31 49 INT_X19Y90 INT 1
		(primitive_site TIEOFF_X21Y90 TIEOFF internal 2)
	)
	(tile 31 50 INT_INTERFACE_X19Y90 INT_INTERFACE 0
	)
	(tile 31 51 DSP_X19Y90 DSP 3
		(primitive_site DSP48_X2Y36 DSP48E1 internal 417)
		(primitive_site DSP48_X2Y37 DSP48E1 internal 417)
		(primitive_site TIEOFF_X22Y90 TIEOFF internal 2)
	)
	(tile 31 52 INT_X20Y90 INT 1
		(primitive_site TIEOFF_X23Y90 TIEOFF internal 2)
	)
	(tile 31 53 CLBLM_X20Y90 CLBLM 2
		(primitive_site SLICE_X28Y90 SLICEM internal 50)
		(primitive_site SLICE_X29Y90 SLICEL internal 45)
	)
	(tile 31 54 INT_X21Y90 INT 1
		(primitive_site TIEOFF_X24Y90 TIEOFF internal 2)
	)
	(tile 31 55 CLBLM_X21Y90 CLBLM 2
		(primitive_site SLICE_X30Y90 SLICEM internal 50)
		(primitive_site SLICE_X31Y90 SLICEL internal 45)
	)
	(tile 31 56 INT_X22Y90 INT 1
		(primitive_site TIEOFF_X25Y90 TIEOFF internal 2)
	)
	(tile 31 57 INT_INTERFACE_X22Y90 INT_INTERFACE 0
	)
	(tile 31 58 BRAM_X22Y90 BRAM 3
		(primitive_site RAMB18_X2Y36 FIFO18E1 internal 158)
		(primitive_site RAMB18_X2Y37 RAMB18E1 internal 158)
		(primitive_site RAMB36_X2Y18 RAMBFIFO36E1 internal 356)
	)
	(tile 31 59 INT_X23Y90 INT 1
		(primitive_site TIEOFF_X26Y90 TIEOFF internal 2)
	)
	(tile 31 60 CLBLM_X23Y90 CLBLM 2
		(primitive_site SLICE_X32Y90 SLICEM internal 50)
		(primitive_site SLICE_X33Y90 SLICEL internal 45)
	)
	(tile 31 61 INT_X24Y90 INT 1
		(primitive_site TIEOFF_X27Y90 TIEOFF internal 2)
	)
	(tile 31 62 CLBLL_X24Y90 CLBLL 2
		(primitive_site SLICE_X34Y90 SLICEL internal 45)
		(primitive_site SLICE_X35Y90 SLICEL internal 45)
	)
	(tile 31 63 VBRK_X24Y90 VBRK 0
	)
	(tile 31 64 LIOB_FT_X25Y90 LIOB_FT 2
		(primitive_site IOB_X1Y90 IOBS unbonded 13)
		(primitive_site IOB_X1Y91 IOBM unbonded 13)
	)
	(tile 31 65 LIOI_X25Y90 LIOI 6
		(primitive_site IODELAY_X1Y90 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y90 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y91 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y91 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y91 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y90 OLOGICE1 internal 32)
	)
	(tile 31 66 INT_X25Y90 INT 1
		(primitive_site TIEOFF_X28Y90 TIEOFF internal 2)
	)
	(tile 31 67 IOI_L_INT_INTERFACE_X25Y90 IOI_L_INT_INTERFACE 0
	)
	(tile 31 68 VBRK_X25Y90 VBRK 0
	)
	(tile 31 69 INT_X26Y90 INT 1
		(primitive_site TIEOFF_X29Y90 TIEOFF internal 2)
	)
	(tile 31 70 CLBLM_X26Y90 CLBLM 2
		(primitive_site SLICE_X36Y90 SLICEM internal 50)
		(primitive_site SLICE_X37Y90 SLICEL internal 45)
	)
	(tile 31 71 INT_X27Y90 INT 1
		(primitive_site TIEOFF_X30Y90 TIEOFF internal 2)
	)
	(tile 31 72 CLBLL_X27Y90 CLBLL 2
		(primitive_site SLICE_X38Y90 SLICEL internal 45)
		(primitive_site SLICE_X39Y90 SLICEL internal 45)
	)
	(tile 31 73 INT_X28Y90 INT 1
		(primitive_site TIEOFF_X31Y90 TIEOFF internal 2)
	)
	(tile 31 74 CLBLM_X28Y90 CLBLM 2
		(primitive_site SLICE_X40Y90 SLICEM internal 50)
		(primitive_site SLICE_X41Y90 SLICEL internal 45)
	)
	(tile 31 75 INT_X29Y90 INT 1
		(primitive_site TIEOFF_X32Y90 TIEOFF internal 2)
	)
	(tile 31 76 CLBLL_X29Y90 CLBLL 2
		(primitive_site SLICE_X42Y90 SLICEL internal 45)
		(primitive_site SLICE_X43Y90 SLICEL internal 45)
	)
	(tile 31 77 VBRK_X29Y90 VBRK 0
	)
	(tile 31 78 INT_X30Y90 INT 1
		(primitive_site TIEOFF_X33Y90 TIEOFF internal 2)
	)
	(tile 31 79 CLBLL_X30Y90 CLBLL 2
		(primitive_site SLICE_X44Y90 SLICEL internal 45)
		(primitive_site SLICE_X45Y90 SLICEL internal 45)
	)
	(tile 31 80 INT_X31Y90 INT 1
		(primitive_site TIEOFF_X34Y90 TIEOFF internal 2)
	)
	(tile 31 81 CLBLL_X31Y90 CLBLL 2
		(primitive_site SLICE_X46Y90 SLICEL internal 45)
		(primitive_site SLICE_X47Y90 SLICEL internal 45)
	)
	(tile 31 82 INT_X32Y90 INT 1
		(primitive_site TIEOFF_X35Y90 TIEOFF internal 2)
	)
	(tile 31 83 CLBLL_X32Y90 CLBLL 2
		(primitive_site SLICE_X48Y90 SLICEL internal 45)
		(primitive_site SLICE_X49Y90 SLICEL internal 45)
	)
	(tile 31 84 INT_X33Y90 INT 1
		(primitive_site TIEOFF_X36Y90 TIEOFF internal 2)
	)
	(tile 31 85 CLBLL_X33Y90 CLBLL 2
		(primitive_site SLICE_X50Y90 SLICEL internal 45)
		(primitive_site SLICE_X51Y90 SLICEL internal 45)
	)
	(tile 31 86 INT_X34Y90 INT 1
		(primitive_site TIEOFF_X37Y90 TIEOFF internal 2)
	)
	(tile 31 87 CLBLL_X34Y90 CLBLL 2
		(primitive_site SLICE_X52Y90 SLICEL internal 45)
		(primitive_site SLICE_X53Y90 SLICEL internal 45)
	)
	(tile 31 88 INT_X35Y90 INT 1
		(primitive_site TIEOFF_X38Y90 TIEOFF internal 2)
	)
	(tile 31 89 CLBLL_X35Y90 CLBLL 2
		(primitive_site SLICE_X54Y90 SLICEL internal 45)
		(primitive_site SLICE_X55Y90 SLICEL internal 45)
	)
	(tile 31 90 VFRAME_NOMON_X35Y90 VFRAME_NOMON 0
	)
	(tile 31 91 INT_X36Y90 INT 1
		(primitive_site TIEOFF_X39Y90 TIEOFF internal 2)
	)
	(tile 31 92 INT_INTERFACE_X36Y90 INT_INTERFACE 0
	)
	(tile 31 93 NULL_X93Y95 NULL 0
	)
	(tile 31 94 INT_X37Y90 INT 1
		(primitive_site TIEOFF_X40Y90 TIEOFF internal 2)
	)
	(tile 31 95 CLBLM_X37Y90 CLBLM 2
		(primitive_site SLICE_X56Y90 SLICEM internal 50)
		(primitive_site SLICE_X57Y90 SLICEL internal 45)
	)
	(tile 31 96 INT_X38Y90 INT 1
		(primitive_site TIEOFF_X41Y90 TIEOFF internal 2)
	)
	(tile 31 97 CLBLL_X38Y90 CLBLL 2
		(primitive_site SLICE_X58Y90 SLICEL internal 45)
		(primitive_site SLICE_X59Y90 SLICEL internal 45)
	)
	(tile 31 98 INT_X39Y90 INT 1
		(primitive_site TIEOFF_X42Y90 TIEOFF internal 2)
	)
	(tile 31 99 CLBLM_X39Y90 CLBLM 2
		(primitive_site SLICE_X60Y90 SLICEM internal 50)
		(primitive_site SLICE_X61Y90 SLICEL internal 45)
	)
	(tile 31 100 INT_X40Y90 INT 1
		(primitive_site TIEOFF_X43Y90 TIEOFF internal 2)
	)
	(tile 31 101 CLBLL_X40Y90 CLBLL 2
		(primitive_site SLICE_X62Y90 SLICEL internal 45)
		(primitive_site SLICE_X63Y90 SLICEL internal 45)
	)
	(tile 31 102 VBRK_X40Y90 VBRK 0
	)
	(tile 31 103 INT_X41Y90 INT 1
		(primitive_site TIEOFF_X44Y90 TIEOFF internal 2)
	)
	(tile 31 104 INT_INTERFACE_X41Y90 INT_INTERFACE 0
	)
	(tile 31 105 RIOI_X41Y90 RIOI 6
		(primitive_site OLOGIC_X2Y90 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y90 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y90 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y91 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y91 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y91 ILOGICE1 internal 28)
	)
	(tile 31 106 RIOB_X41Y90 RIOB 2
		(primitive_site IOB_X2Y90 IOBS unbonded 13)
		(primitive_site IOB_X2Y91 IOBM unbonded 13)
	)
	(tile 31 107 VBRK_X41Y90 VBRK 0
	)
	(tile 31 108 INT_X42Y90 INT 1
		(primitive_site TIEOFF_X45Y90 TIEOFF internal 2)
	)
	(tile 31 109 CLBLM_X42Y90 CLBLM 2
		(primitive_site SLICE_X64Y90 SLICEM internal 50)
		(primitive_site SLICE_X65Y90 SLICEL internal 45)
	)
	(tile 31 110 INT_X43Y90 INT 1
		(primitive_site TIEOFF_X46Y90 TIEOFF internal 2)
	)
	(tile 31 111 CLBLL_X43Y90 CLBLL 2
		(primitive_site SLICE_X66Y90 SLICEL internal 45)
		(primitive_site SLICE_X67Y90 SLICEL internal 45)
	)
	(tile 31 112 INT_X44Y90 INT 1
		(primitive_site TIEOFF_X47Y90 TIEOFF internal 2)
	)
	(tile 31 113 INT_INTERFACE_X44Y90 INT_INTERFACE 0
	)
	(tile 31 114 BRAM_X44Y90 BRAM 3
		(primitive_site RAMB18_X3Y36 FIFO18E1 internal 158)
		(primitive_site RAMB18_X3Y37 RAMB18E1 internal 158)
		(primitive_site RAMB36_X3Y18 RAMBFIFO36E1 internal 356)
	)
	(tile 31 115 INT_X45Y90 INT 1
		(primitive_site TIEOFF_X48Y90 TIEOFF internal 2)
	)
	(tile 31 116 CLBLM_X45Y90 CLBLM 2
		(primitive_site SLICE_X68Y90 SLICEM internal 50)
		(primitive_site SLICE_X69Y90 SLICEL internal 45)
	)
	(tile 31 117 INT_X46Y90 INT 1
		(primitive_site TIEOFF_X49Y90 TIEOFF internal 2)
	)
	(tile 31 118 CLBLM_X46Y90 CLBLM 2
		(primitive_site SLICE_X70Y90 SLICEM internal 50)
		(primitive_site SLICE_X71Y90 SLICEL internal 45)
	)
	(tile 31 119 INT_X47Y90 INT 1
		(primitive_site TIEOFF_X50Y90 TIEOFF internal 2)
	)
	(tile 31 120 INT_INTERFACE_X47Y90 INT_INTERFACE 0
	)
	(tile 31 121 DSP_X47Y90 DSP 3
		(primitive_site DSP48_X3Y36 DSP48E1 internal 417)
		(primitive_site DSP48_X3Y37 DSP48E1 internal 417)
		(primitive_site TIEOFF_X51Y90 TIEOFF internal 2)
	)
	(tile 31 122 VBRK_X47Y90 VBRK 0
	)
	(tile 31 123 INT_X48Y90 INT 1
		(primitive_site TIEOFF_X52Y90 TIEOFF internal 2)
	)
	(tile 31 124 CLBLM_X48Y90 CLBLM 2
		(primitive_site SLICE_X72Y90 SLICEM internal 50)
		(primitive_site SLICE_X73Y90 SLICEL internal 45)
	)
	(tile 31 125 INT_X49Y90 INT 1
		(primitive_site TIEOFF_X53Y90 TIEOFF internal 2)
	)
	(tile 31 126 CLBLM_X49Y90 CLBLM 2
		(primitive_site SLICE_X74Y90 SLICEM internal 50)
		(primitive_site SLICE_X75Y90 SLICEL internal 45)
	)
	(tile 31 127 INT_X50Y90 INT 1
		(primitive_site TIEOFF_X54Y90 TIEOFF internal 2)
	)
	(tile 31 128 INT_INTERFACE_X50Y90 INT_INTERFACE 0
	)
	(tile 31 129 BRAM_X50Y90 BRAM 3
		(primitive_site RAMB18_X4Y36 FIFO18E1 internal 158)
		(primitive_site RAMB18_X4Y37 RAMB18E1 internal 158)
		(primitive_site RAMB36_X4Y18 RAMBFIFO36E1 internal 356)
	)
	(tile 31 130 INT_X51Y90 INT 1
		(primitive_site TIEOFF_X55Y90 TIEOFF internal 2)
	)
	(tile 31 131 CLBLM_X51Y90 CLBLM 2
		(primitive_site SLICE_X76Y90 SLICEM internal 50)
		(primitive_site SLICE_X77Y90 SLICEL internal 45)
	)
	(tile 31 132 INT_X52Y90 INT 1
		(primitive_site TIEOFF_X56Y90 TIEOFF internal 2)
	)
	(tile 31 133 CLBLM_X52Y90 CLBLM 2
		(primitive_site SLICE_X78Y90 SLICEM internal 50)
		(primitive_site SLICE_X79Y90 SLICEL internal 45)
	)
	(tile 31 134 INT_X53Y90 INT 1
		(primitive_site TIEOFF_X57Y90 TIEOFF internal 2)
	)
	(tile 31 135 INT_INTERFACE_X53Y90 INT_INTERFACE 0
	)
	(tile 31 136 DSP_X53Y90 DSP 3
		(primitive_site DSP48_X4Y36 DSP48E1 internal 417)
		(primitive_site DSP48_X4Y37 DSP48E1 internal 417)
		(primitive_site TIEOFF_X58Y90 TIEOFF internal 2)
	)
	(tile 31 137 VBRK_X53Y90 VBRK 0
	)
	(tile 31 138 INT_X54Y90 INT 1
		(primitive_site TIEOFF_X59Y90 TIEOFF internal 2)
	)
	(tile 31 139 CLBLM_X54Y90 CLBLM 2
		(primitive_site SLICE_X80Y90 SLICEM internal 50)
		(primitive_site SLICE_X81Y90 SLICEL internal 45)
	)
	(tile 31 140 INT_X55Y90 INT 1
		(primitive_site TIEOFF_X60Y90 TIEOFF internal 2)
	)
	(tile 31 141 CLBLM_X55Y90 CLBLM 2
		(primitive_site SLICE_X82Y90 SLICEM internal 50)
		(primitive_site SLICE_X83Y90 SLICEL internal 45)
	)
	(tile 31 142 INT_X56Y90 INT 1
		(primitive_site TIEOFF_X61Y90 TIEOFF internal 2)
	)
	(tile 31 143 CLBLM_X56Y90 CLBLM 2
		(primitive_site SLICE_X84Y90 SLICEM internal 50)
		(primitive_site SLICE_X85Y90 SLICEL internal 45)
	)
	(tile 31 144 INT_X57Y90 INT 1
		(primitive_site TIEOFF_X62Y90 TIEOFF internal 2)
	)
	(tile 31 145 CLBLM_X57Y90 CLBLM 2
		(primitive_site SLICE_X86Y90 SLICEM internal 50)
		(primitive_site SLICE_X87Y90 SLICEL internal 45)
	)
	(tile 31 146 INT_X58Y90 INT 1
		(primitive_site TIEOFF_X63Y90 TIEOFF internal 2)
	)
	(tile 31 147 INT_INTERFACE_X58Y90 INT_INTERFACE 0
	)
	(tile 31 148 DSP_X58Y90 DSP 3
		(primitive_site DSP48_X5Y36 DSP48E1 internal 417)
		(primitive_site DSP48_X5Y37 DSP48E1 internal 417)
		(primitive_site TIEOFF_X64Y90 TIEOFF internal 2)
	)
	(tile 31 149 VBRK_X58Y90 VBRK 0
	)
	(tile 31 150 INT_X59Y90 INT 1
		(primitive_site TIEOFF_X65Y90 TIEOFF internal 2)
	)
	(tile 31 151 CLBLM_X59Y90 CLBLM 2
		(primitive_site SLICE_X88Y90 SLICEM internal 50)
		(primitive_site SLICE_X89Y90 SLICEL internal 45)
	)
	(tile 31 152 INT_X60Y90 INT 1
		(primitive_site TIEOFF_X66Y90 TIEOFF internal 2)
	)
	(tile 31 153 CLBLM_X60Y90 CLBLM 2
		(primitive_site SLICE_X90Y90 SLICEM internal 50)
		(primitive_site SLICE_X91Y90 SLICEL internal 45)
	)
	(tile 31 154 INT_X61Y90 INT 1
		(primitive_site TIEOFF_X67Y90 TIEOFF internal 2)
	)
	(tile 31 155 INT_INTERFACE_X61Y90 INT_INTERFACE 0
	)
	(tile 31 156 BRAM_X61Y90 BRAM 3
		(primitive_site RAMB18_X5Y36 FIFO18E1 internal 158)
		(primitive_site RAMB18_X5Y37 RAMB18E1 internal 158)
		(primitive_site RAMB36_X5Y18 RAMBFIFO36E1 internal 356)
	)
	(tile 31 157 INT_X62Y90 INT 1
		(primitive_site TIEOFF_X68Y90 TIEOFF internal 2)
	)
	(tile 31 158 CLBLM_X62Y90 CLBLM 2
		(primitive_site SLICE_X92Y90 SLICEM internal 50)
		(primitive_site SLICE_X93Y90 SLICEL internal 45)
	)
	(tile 31 159 INT_X63Y90 INT 1
		(primitive_site TIEOFF_X69Y90 TIEOFF internal 2)
	)
	(tile 31 160 CLBLL_X63Y90 CLBLL 2
		(primitive_site SLICE_X94Y90 SLICEL internal 45)
		(primitive_site SLICE_X95Y90 SLICEL internal 45)
	)
	(tile 31 161 VBRK_X63Y90 VBRK 0
	)
	(tile 31 162 INT_X64Y90 INT 1
		(primitive_site TIEOFF_X70Y90 TIEOFF internal 2)
	)
	(tile 31 163 CLBLM_X64Y90 CLBLM 2
		(primitive_site SLICE_X96Y90 SLICEM internal 50)
		(primitive_site SLICE_X97Y90 SLICEL internal 45)
	)
	(tile 31 164 INT_X65Y90 INT 1
		(primitive_site TIEOFF_X71Y90 TIEOFF internal 2)
	)
	(tile 31 165 CLBLL_X65Y90 CLBLL 2
		(primitive_site SLICE_X98Y90 SLICEL internal 45)
		(primitive_site SLICE_X99Y90 SLICEL internal 45)
	)
	(tile 31 166 INT_X66Y90 INT 1
		(primitive_site TIEOFF_X72Y90 TIEOFF internal 2)
	)
	(tile 31 167 CLBLL_X66Y90 CLBLL 2
		(primitive_site SLICE_X100Y90 SLICEL internal 45)
		(primitive_site SLICE_X101Y90 SLICEL internal 45)
	)
	(tile 31 168 INT_X67Y90 INT 1
		(primitive_site TIEOFF_X73Y90 TIEOFF internal 2)
	)
	(tile 31 169 CLBLM_X67Y90 CLBLM 2
		(primitive_site SLICE_X102Y90 SLICEM internal 50)
		(primitive_site SLICE_X103Y90 SLICEL internal 45)
	)
	(tile 31 170 INT_X68Y90 INT 1
		(primitive_site TIEOFF_X74Y90 TIEOFF internal 2)
	)
	(tile 31 171 CLBLL_X68Y90 CLBLL 2
		(primitive_site SLICE_X104Y90 SLICEL internal 45)
		(primitive_site SLICE_X105Y90 SLICEL internal 45)
	)
	(tile 31 172 INT_X69Y90 INT 1
		(primitive_site TIEOFF_X75Y90 TIEOFF internal 2)
	)
	(tile 31 173 EMAC_INT_INTERFACE_X69Y90 EMAC_INT_INTERFACE 0
	)
	(tile 31 174 EMAC_X69Y90 EMAC 1
		(primitive_site TEMAC_X0Y3 TEMAC_SINGLE internal 335)
	)
	(tile 31 175 INT_X70Y90 INT 1
		(primitive_site TIEOFF_X76Y90 TIEOFF internal 2)
	)
	(tile 31 176 GTX_INT_INTERFACE_X70Y90 GTX_INT_INTERFACE 0
	)
	(tile 31 177 R_TERM_INT_X70Y90 R_TERM_INT 0
	)
	(tile 31 178 GTX_X70Y90 GTX 5
		(primitive_site GTXE1_X0Y9 GTXE1 internal 496)
		(primitive_site IPAD_X1Y54 IPAD unbonded 1)
		(primitive_site IPAD_X1Y55 IPAD unbonded 1)
		(primitive_site OPAD_X0Y18 OPAD unbonded 1)
		(primitive_site OPAD_X0Y19 OPAD unbonded 1)
	)
	(tile 32 0 NULL_X0Y94 NULL 0
	)
	(tile 32 1 NULL_X1Y94 NULL 0
	)
	(tile 32 2 L_TERM_INT_X0Y89 L_TERM_INT 0
	)
	(tile 32 3 INT_X0Y89 INT 1
		(primitive_site TIEOFF_X0Y89 TIEOFF internal 2)
	)
	(tile 32 4 IOI_L_INT_INTERFACE_X0Y89 IOI_L_INT_INTERFACE 0
	)
	(tile 32 5 VBRK_X0Y89 VBRK 0
	)
	(tile 32 6 INT_X1Y89 INT 1
		(primitive_site TIEOFF_X1Y89 TIEOFF internal 2)
	)
	(tile 32 7 CLBLM_X1Y89 CLBLM 2
		(primitive_site SLICE_X0Y89 SLICEM internal 50)
		(primitive_site SLICE_X1Y89 SLICEL internal 45)
	)
	(tile 32 8 INT_X2Y89 INT 1
		(primitive_site TIEOFF_X2Y89 TIEOFF internal 2)
	)
	(tile 32 9 CLBLL_X2Y89 CLBLL 2
		(primitive_site SLICE_X2Y89 SLICEL internal 45)
		(primitive_site SLICE_X3Y89 SLICEL internal 45)
	)
	(tile 32 10 INT_X3Y89 INT 1
		(primitive_site TIEOFF_X3Y89 TIEOFF internal 2)
	)
	(tile 32 11 CLBLM_X3Y89 CLBLM 2
		(primitive_site SLICE_X4Y89 SLICEM internal 50)
		(primitive_site SLICE_X5Y89 SLICEL internal 45)
	)
	(tile 32 12 INT_X4Y89 INT 1
		(primitive_site TIEOFF_X4Y89 TIEOFF internal 2)
	)
	(tile 32 13 CLBLL_X4Y89 CLBLL 2
		(primitive_site SLICE_X6Y89 SLICEL internal 45)
		(primitive_site SLICE_X7Y89 SLICEL internal 45)
	)
	(tile 32 14 INT_X5Y89 INT 1
		(primitive_site TIEOFF_X5Y89 TIEOFF internal 2)
	)
	(tile 32 15 INT_INTERFACE_X5Y89 INT_INTERFACE 0
	)
	(tile 32 16 NULL_X16Y94 NULL 0
	)
	(tile 32 17 INT_X6Y89 INT 1
		(primitive_site TIEOFF_X6Y89 TIEOFF internal 2)
	)
	(tile 32 18 CLBLM_X6Y89 CLBLM 2
		(primitive_site SLICE_X8Y89 SLICEM internal 50)
		(primitive_site SLICE_X9Y89 SLICEL internal 45)
	)
	(tile 32 19 INT_X7Y89 INT 1
		(primitive_site TIEOFF_X7Y89 TIEOFF internal 2)
	)
	(tile 32 20 CLBLM_X7Y89 CLBLM 2
		(primitive_site SLICE_X10Y89 SLICEM internal 50)
		(primitive_site SLICE_X11Y89 SLICEL internal 45)
	)
	(tile 32 21 VBRK_X7Y89 VBRK 0
	)
	(tile 32 22 INT_X8Y89 INT 1
		(primitive_site TIEOFF_X8Y89 TIEOFF internal 2)
	)
	(tile 32 23 INT_INTERFACE_X8Y89 INT_INTERFACE 0
	)
	(tile 32 24 NULL_X24Y94 NULL 0
	)
	(tile 32 25 INT_X9Y89 INT 1
		(primitive_site TIEOFF_X10Y89 TIEOFF internal 2)
	)
	(tile 32 26 CLBLM_X9Y89 CLBLM 2
		(primitive_site SLICE_X12Y89 SLICEM internal 50)
		(primitive_site SLICE_X13Y89 SLICEL internal 45)
	)
	(tile 32 27 INT_X10Y89 INT 1
		(primitive_site TIEOFF_X11Y89 TIEOFF internal 2)
	)
	(tile 32 28 CLBLM_X10Y89 CLBLM 2
		(primitive_site SLICE_X14Y89 SLICEM internal 50)
		(primitive_site SLICE_X15Y89 SLICEL internal 45)
	)
	(tile 32 29 INT_X11Y89 INT 1
		(primitive_site TIEOFF_X12Y89 TIEOFF internal 2)
	)
	(tile 32 30 CLBLM_X11Y89 CLBLM 2
		(primitive_site SLICE_X16Y89 SLICEM internal 50)
		(primitive_site SLICE_X17Y89 SLICEL internal 45)
	)
	(tile 32 31 INT_X12Y89 INT 1
		(primitive_site TIEOFF_X13Y89 TIEOFF internal 2)
	)
	(tile 32 32 CLBLM_X12Y89 CLBLM 2
		(primitive_site SLICE_X18Y89 SLICEM internal 50)
		(primitive_site SLICE_X19Y89 SLICEL internal 45)
	)
	(tile 32 33 VBRK_X12Y89 VBRK 0
	)
	(tile 32 34 INT_X13Y89 INT 1
		(primitive_site TIEOFF_X14Y89 TIEOFF internal 2)
	)
	(tile 32 35 INT_INTERFACE_X13Y89 INT_INTERFACE 0
	)
	(tile 32 36 NULL_X36Y94 NULL 0
	)
	(tile 32 37 INT_X14Y89 INT 1
		(primitive_site TIEOFF_X16Y89 TIEOFF internal 2)
	)
	(tile 32 38 CLBLM_X14Y89 CLBLM 2
		(primitive_site SLICE_X20Y89 SLICEM internal 50)
		(primitive_site SLICE_X21Y89 SLICEL internal 45)
	)
	(tile 32 39 INT_X15Y89 INT 1
		(primitive_site TIEOFF_X17Y89 TIEOFF internal 2)
	)
	(tile 32 40 CLBLM_X15Y89 CLBLM 2
		(primitive_site SLICE_X22Y89 SLICEM internal 50)
		(primitive_site SLICE_X23Y89 SLICEL internal 45)
	)
	(tile 32 41 INT_X16Y89 INT 1
		(primitive_site TIEOFF_X18Y89 TIEOFF internal 2)
	)
	(tile 32 42 INT_INTERFACE_X16Y89 INT_INTERFACE 0
	)
	(tile 32 43 NULL_X43Y94 NULL 0
	)
	(tile 32 44 INT_X17Y89 INT 1
		(primitive_site TIEOFF_X19Y89 TIEOFF internal 2)
	)
	(tile 32 45 CLBLM_X17Y89 CLBLM 2
		(primitive_site SLICE_X24Y89 SLICEM internal 50)
		(primitive_site SLICE_X25Y89 SLICEL internal 45)
	)
	(tile 32 46 INT_X18Y89 INT 1
		(primitive_site TIEOFF_X20Y89 TIEOFF internal 2)
	)
	(tile 32 47 CLBLM_X18Y89 CLBLM 2
		(primitive_site SLICE_X26Y89 SLICEM internal 50)
		(primitive_site SLICE_X27Y89 SLICEL internal 45)
	)
	(tile 32 48 VBRK_X18Y89 VBRK 0
	)
	(tile 32 49 INT_X19Y89 INT 1
		(primitive_site TIEOFF_X21Y89 TIEOFF internal 2)
	)
	(tile 32 50 INT_INTERFACE_X19Y89 INT_INTERFACE 0
	)
	(tile 32 51 NULL_X51Y94 NULL 0
	)
	(tile 32 52 INT_X20Y89 INT 1
		(primitive_site TIEOFF_X23Y89 TIEOFF internal 2)
	)
	(tile 32 53 CLBLM_X20Y89 CLBLM 2
		(primitive_site SLICE_X28Y89 SLICEM internal 50)
		(primitive_site SLICE_X29Y89 SLICEL internal 45)
	)
	(tile 32 54 INT_X21Y89 INT 1
		(primitive_site TIEOFF_X24Y89 TIEOFF internal 2)
	)
	(tile 32 55 CLBLM_X21Y89 CLBLM 2
		(primitive_site SLICE_X30Y89 SLICEM internal 50)
		(primitive_site SLICE_X31Y89 SLICEL internal 45)
	)
	(tile 32 56 INT_X22Y89 INT 1
		(primitive_site TIEOFF_X25Y89 TIEOFF internal 2)
	)
	(tile 32 57 INT_INTERFACE_X22Y89 INT_INTERFACE 0
	)
	(tile 32 58 NULL_X58Y94 NULL 0
	)
	(tile 32 59 INT_X23Y89 INT 1
		(primitive_site TIEOFF_X26Y89 TIEOFF internal 2)
	)
	(tile 32 60 CLBLM_X23Y89 CLBLM 2
		(primitive_site SLICE_X32Y89 SLICEM internal 50)
		(primitive_site SLICE_X33Y89 SLICEL internal 45)
	)
	(tile 32 61 INT_X24Y89 INT 1
		(primitive_site TIEOFF_X27Y89 TIEOFF internal 2)
	)
	(tile 32 62 CLBLL_X24Y89 CLBLL 2
		(primitive_site SLICE_X34Y89 SLICEL internal 45)
		(primitive_site SLICE_X35Y89 SLICEL internal 45)
	)
	(tile 32 63 VBRK_X24Y89 VBRK 0
	)
	(tile 32 64 NULL_X64Y94 NULL 0
	)
	(tile 32 65 NULL_X65Y94 NULL 0
	)
	(tile 32 66 INT_X25Y89 INT 1
		(primitive_site TIEOFF_X28Y89 TIEOFF internal 2)
	)
	(tile 32 67 IOI_L_INT_INTERFACE_X25Y89 IOI_L_INT_INTERFACE 0
	)
	(tile 32 68 VBRK_X25Y89 VBRK 0
	)
	(tile 32 69 INT_X26Y89 INT 1
		(primitive_site TIEOFF_X29Y89 TIEOFF internal 2)
	)
	(tile 32 70 CLBLM_X26Y89 CLBLM 2
		(primitive_site SLICE_X36Y89 SLICEM internal 50)
		(primitive_site SLICE_X37Y89 SLICEL internal 45)
	)
	(tile 32 71 INT_X27Y89 INT 1
		(primitive_site TIEOFF_X30Y89 TIEOFF internal 2)
	)
	(tile 32 72 CLBLL_X27Y89 CLBLL 2
		(primitive_site SLICE_X38Y89 SLICEL internal 45)
		(primitive_site SLICE_X39Y89 SLICEL internal 45)
	)
	(tile 32 73 INT_X28Y89 INT 1
		(primitive_site TIEOFF_X31Y89 TIEOFF internal 2)
	)
	(tile 32 74 CLBLM_X28Y89 CLBLM 2
		(primitive_site SLICE_X40Y89 SLICEM internal 50)
		(primitive_site SLICE_X41Y89 SLICEL internal 45)
	)
	(tile 32 75 INT_X29Y89 INT 1
		(primitive_site TIEOFF_X32Y89 TIEOFF internal 2)
	)
	(tile 32 76 CLBLL_X29Y89 CLBLL 2
		(primitive_site SLICE_X42Y89 SLICEL internal 45)
		(primitive_site SLICE_X43Y89 SLICEL internal 45)
	)
	(tile 32 77 VBRK_X29Y89 VBRK 0
	)
	(tile 32 78 INT_X30Y89 INT 1
		(primitive_site TIEOFF_X33Y89 TIEOFF internal 2)
	)
	(tile 32 79 CLBLL_X30Y89 CLBLL 2
		(primitive_site SLICE_X44Y89 SLICEL internal 45)
		(primitive_site SLICE_X45Y89 SLICEL internal 45)
	)
	(tile 32 80 INT_X31Y89 INT 1
		(primitive_site TIEOFF_X34Y89 TIEOFF internal 2)
	)
	(tile 32 81 CLBLL_X31Y89 CLBLL 2
		(primitive_site SLICE_X46Y89 SLICEL internal 45)
		(primitive_site SLICE_X47Y89 SLICEL internal 45)
	)
	(tile 32 82 INT_X32Y89 INT 1
		(primitive_site TIEOFF_X35Y89 TIEOFF internal 2)
	)
	(tile 32 83 CLBLL_X32Y89 CLBLL 2
		(primitive_site SLICE_X48Y89 SLICEL internal 45)
		(primitive_site SLICE_X49Y89 SLICEL internal 45)
	)
	(tile 32 84 INT_X33Y89 INT 1
		(primitive_site TIEOFF_X36Y89 TIEOFF internal 2)
	)
	(tile 32 85 CLBLL_X33Y89 CLBLL 2
		(primitive_site SLICE_X50Y89 SLICEL internal 45)
		(primitive_site SLICE_X51Y89 SLICEL internal 45)
	)
	(tile 32 86 INT_X34Y89 INT 1
		(primitive_site TIEOFF_X37Y89 TIEOFF internal 2)
	)
	(tile 32 87 CLBLL_X34Y89 CLBLL 2
		(primitive_site SLICE_X52Y89 SLICEL internal 45)
		(primitive_site SLICE_X53Y89 SLICEL internal 45)
	)
	(tile 32 88 INT_X35Y89 INT 1
		(primitive_site TIEOFF_X38Y89 TIEOFF internal 2)
	)
	(tile 32 89 CLBLL_X35Y89 CLBLL 2
		(primitive_site SLICE_X54Y89 SLICEL internal 45)
		(primitive_site SLICE_X55Y89 SLICEL internal 45)
	)
	(tile 32 90 VFRAME_NOMON_X35Y89 VFRAME_NOMON 0
	)
	(tile 32 91 INT_X36Y89 INT 1
		(primitive_site TIEOFF_X39Y89 TIEOFF internal 2)
	)
	(tile 32 92 INT_INTERFACE_X36Y89 INT_INTERFACE 0
	)
	(tile 32 93 NULL_X93Y94 NULL 0
	)
	(tile 32 94 INT_X37Y89 INT 1
		(primitive_site TIEOFF_X40Y89 TIEOFF internal 2)
	)
	(tile 32 95 CLBLM_X37Y89 CLBLM 2
		(primitive_site SLICE_X56Y89 SLICEM internal 50)
		(primitive_site SLICE_X57Y89 SLICEL internal 45)
	)
	(tile 32 96 INT_X38Y89 INT 1
		(primitive_site TIEOFF_X41Y89 TIEOFF internal 2)
	)
	(tile 32 97 CLBLL_X38Y89 CLBLL 2
		(primitive_site SLICE_X58Y89 SLICEL internal 45)
		(primitive_site SLICE_X59Y89 SLICEL internal 45)
	)
	(tile 32 98 INT_X39Y89 INT 1
		(primitive_site TIEOFF_X42Y89 TIEOFF internal 2)
	)
	(tile 32 99 CLBLM_X39Y89 CLBLM 2
		(primitive_site SLICE_X60Y89 SLICEM internal 50)
		(primitive_site SLICE_X61Y89 SLICEL internal 45)
	)
	(tile 32 100 INT_X40Y89 INT 1
		(primitive_site TIEOFF_X43Y89 TIEOFF internal 2)
	)
	(tile 32 101 CLBLL_X40Y89 CLBLL 2
		(primitive_site SLICE_X62Y89 SLICEL internal 45)
		(primitive_site SLICE_X63Y89 SLICEL internal 45)
	)
	(tile 32 102 VBRK_X40Y89 VBRK 0
	)
	(tile 32 103 INT_X41Y89 INT 1
		(primitive_site TIEOFF_X44Y89 TIEOFF internal 2)
	)
	(tile 32 104 INT_INTERFACE_X41Y89 INT_INTERFACE 0
	)
	(tile 32 105 NULL_X105Y94 NULL 0
	)
	(tile 32 106 NULL_X106Y94 NULL 0
	)
	(tile 32 107 VBRK_X106Y94 VBRK 0
	)
	(tile 32 108 INT_X42Y89 INT 1
		(primitive_site TIEOFF_X45Y89 TIEOFF internal 2)
	)
	(tile 32 109 CLBLM_X42Y89 CLBLM 2
		(primitive_site SLICE_X64Y89 SLICEM internal 50)
		(primitive_site SLICE_X65Y89 SLICEL internal 45)
	)
	(tile 32 110 INT_X43Y89 INT 1
		(primitive_site TIEOFF_X46Y89 TIEOFF internal 2)
	)
	(tile 32 111 CLBLL_X43Y89 CLBLL 2
		(primitive_site SLICE_X66Y89 SLICEL internal 45)
		(primitive_site SLICE_X67Y89 SLICEL internal 45)
	)
	(tile 32 112 INT_X44Y89 INT 1
		(primitive_site TIEOFF_X47Y89 TIEOFF internal 2)
	)
	(tile 32 113 INT_INTERFACE_X44Y89 INT_INTERFACE 0
	)
	(tile 32 114 NULL_X114Y94 NULL 0
	)
	(tile 32 115 INT_X45Y89 INT 1
		(primitive_site TIEOFF_X48Y89 TIEOFF internal 2)
	)
	(tile 32 116 CLBLM_X45Y89 CLBLM 2
		(primitive_site SLICE_X68Y89 SLICEM internal 50)
		(primitive_site SLICE_X69Y89 SLICEL internal 45)
	)
	(tile 32 117 INT_X46Y89 INT 1
		(primitive_site TIEOFF_X49Y89 TIEOFF internal 2)
	)
	(tile 32 118 CLBLM_X46Y89 CLBLM 2
		(primitive_site SLICE_X70Y89 SLICEM internal 50)
		(primitive_site SLICE_X71Y89 SLICEL internal 45)
	)
	(tile 32 119 INT_X47Y89 INT 1
		(primitive_site TIEOFF_X50Y89 TIEOFF internal 2)
	)
	(tile 32 120 INT_INTERFACE_X47Y89 INT_INTERFACE 0
	)
	(tile 32 121 NULL_X121Y94 NULL 0
	)
	(tile 32 122 VBRK_X47Y89 VBRK 0
	)
	(tile 32 123 INT_X48Y89 INT 1
		(primitive_site TIEOFF_X52Y89 TIEOFF internal 2)
	)
	(tile 32 124 CLBLM_X48Y89 CLBLM 2
		(primitive_site SLICE_X72Y89 SLICEM internal 50)
		(primitive_site SLICE_X73Y89 SLICEL internal 45)
	)
	(tile 32 125 INT_X49Y89 INT 1
		(primitive_site TIEOFF_X53Y89 TIEOFF internal 2)
	)
	(tile 32 126 CLBLM_X49Y89 CLBLM 2
		(primitive_site SLICE_X74Y89 SLICEM internal 50)
		(primitive_site SLICE_X75Y89 SLICEL internal 45)
	)
	(tile 32 127 INT_X50Y89 INT 1
		(primitive_site TIEOFF_X54Y89 TIEOFF internal 2)
	)
	(tile 32 128 INT_INTERFACE_X50Y89 INT_INTERFACE 0
	)
	(tile 32 129 NULL_X129Y94 NULL 0
	)
	(tile 32 130 INT_X51Y89 INT 1
		(primitive_site TIEOFF_X55Y89 TIEOFF internal 2)
	)
	(tile 32 131 CLBLM_X51Y89 CLBLM 2
		(primitive_site SLICE_X76Y89 SLICEM internal 50)
		(primitive_site SLICE_X77Y89 SLICEL internal 45)
	)
	(tile 32 132 INT_X52Y89 INT 1
		(primitive_site TIEOFF_X56Y89 TIEOFF internal 2)
	)
	(tile 32 133 CLBLM_X52Y89 CLBLM 2
		(primitive_site SLICE_X78Y89 SLICEM internal 50)
		(primitive_site SLICE_X79Y89 SLICEL internal 45)
	)
	(tile 32 134 INT_X53Y89 INT 1
		(primitive_site TIEOFF_X57Y89 TIEOFF internal 2)
	)
	(tile 32 135 INT_INTERFACE_X53Y89 INT_INTERFACE 0
	)
	(tile 32 136 NULL_X136Y94 NULL 0
	)
	(tile 32 137 VBRK_X53Y89 VBRK 0
	)
	(tile 32 138 INT_X54Y89 INT 1
		(primitive_site TIEOFF_X59Y89 TIEOFF internal 2)
	)
	(tile 32 139 CLBLM_X54Y89 CLBLM 2
		(primitive_site SLICE_X80Y89 SLICEM internal 50)
		(primitive_site SLICE_X81Y89 SLICEL internal 45)
	)
	(tile 32 140 INT_X55Y89 INT 1
		(primitive_site TIEOFF_X60Y89 TIEOFF internal 2)
	)
	(tile 32 141 CLBLM_X55Y89 CLBLM 2
		(primitive_site SLICE_X82Y89 SLICEM internal 50)
		(primitive_site SLICE_X83Y89 SLICEL internal 45)
	)
	(tile 32 142 INT_X56Y89 INT 1
		(primitive_site TIEOFF_X61Y89 TIEOFF internal 2)
	)
	(tile 32 143 CLBLM_X56Y89 CLBLM 2
		(primitive_site SLICE_X84Y89 SLICEM internal 50)
		(primitive_site SLICE_X85Y89 SLICEL internal 45)
	)
	(tile 32 144 INT_X57Y89 INT 1
		(primitive_site TIEOFF_X62Y89 TIEOFF internal 2)
	)
	(tile 32 145 CLBLM_X57Y89 CLBLM 2
		(primitive_site SLICE_X86Y89 SLICEM internal 50)
		(primitive_site SLICE_X87Y89 SLICEL internal 45)
	)
	(tile 32 146 INT_X58Y89 INT 1
		(primitive_site TIEOFF_X63Y89 TIEOFF internal 2)
	)
	(tile 32 147 INT_INTERFACE_X58Y89 INT_INTERFACE 0
	)
	(tile 32 148 NULL_X148Y94 NULL 0
	)
	(tile 32 149 VBRK_X58Y89 VBRK 0
	)
	(tile 32 150 INT_X59Y89 INT 1
		(primitive_site TIEOFF_X65Y89 TIEOFF internal 2)
	)
	(tile 32 151 CLBLM_X59Y89 CLBLM 2
		(primitive_site SLICE_X88Y89 SLICEM internal 50)
		(primitive_site SLICE_X89Y89 SLICEL internal 45)
	)
	(tile 32 152 INT_X60Y89 INT 1
		(primitive_site TIEOFF_X66Y89 TIEOFF internal 2)
	)
	(tile 32 153 CLBLM_X60Y89 CLBLM 2
		(primitive_site SLICE_X90Y89 SLICEM internal 50)
		(primitive_site SLICE_X91Y89 SLICEL internal 45)
	)
	(tile 32 154 INT_X61Y89 INT 1
		(primitive_site TIEOFF_X67Y89 TIEOFF internal 2)
	)
	(tile 32 155 INT_INTERFACE_X61Y89 INT_INTERFACE 0
	)
	(tile 32 156 NULL_X156Y94 NULL 0
	)
	(tile 32 157 INT_X62Y89 INT 1
		(primitive_site TIEOFF_X68Y89 TIEOFF internal 2)
	)
	(tile 32 158 CLBLM_X62Y89 CLBLM 2
		(primitive_site SLICE_X92Y89 SLICEM internal 50)
		(primitive_site SLICE_X93Y89 SLICEL internal 45)
	)
	(tile 32 159 INT_X63Y89 INT 1
		(primitive_site TIEOFF_X69Y89 TIEOFF internal 2)
	)
	(tile 32 160 CLBLL_X63Y89 CLBLL 2
		(primitive_site SLICE_X94Y89 SLICEL internal 45)
		(primitive_site SLICE_X95Y89 SLICEL internal 45)
	)
	(tile 32 161 VBRK_X63Y89 VBRK 0
	)
	(tile 32 162 INT_X64Y89 INT 1
		(primitive_site TIEOFF_X70Y89 TIEOFF internal 2)
	)
	(tile 32 163 CLBLM_X64Y89 CLBLM 2
		(primitive_site SLICE_X96Y89 SLICEM internal 50)
		(primitive_site SLICE_X97Y89 SLICEL internal 45)
	)
	(tile 32 164 INT_X65Y89 INT 1
		(primitive_site TIEOFF_X71Y89 TIEOFF internal 2)
	)
	(tile 32 165 CLBLL_X65Y89 CLBLL 2
		(primitive_site SLICE_X98Y89 SLICEL internal 45)
		(primitive_site SLICE_X99Y89 SLICEL internal 45)
	)
	(tile 32 166 INT_X66Y89 INT 1
		(primitive_site TIEOFF_X72Y89 TIEOFF internal 2)
	)
	(tile 32 167 CLBLL_X66Y89 CLBLL 2
		(primitive_site SLICE_X100Y89 SLICEL internal 45)
		(primitive_site SLICE_X101Y89 SLICEL internal 45)
	)
	(tile 32 168 INT_X67Y89 INT 1
		(primitive_site TIEOFF_X73Y89 TIEOFF internal 2)
	)
	(tile 32 169 CLBLM_X67Y89 CLBLM 2
		(primitive_site SLICE_X102Y89 SLICEM internal 50)
		(primitive_site SLICE_X103Y89 SLICEL internal 45)
	)
	(tile 32 170 INT_X68Y89 INT 1
		(primitive_site TIEOFF_X74Y89 TIEOFF internal 2)
	)
	(tile 32 171 CLBLL_X68Y89 CLBLL 2
		(primitive_site SLICE_X104Y89 SLICEL internal 45)
		(primitive_site SLICE_X105Y89 SLICEL internal 45)
	)
	(tile 32 172 INT_X69Y89 INT 1
		(primitive_site TIEOFF_X75Y89 TIEOFF internal 2)
	)
	(tile 32 173 EMAC_INT_INTERFACE_X69Y89 EMAC_INT_INTERFACE 0
	)
	(tile 32 174 NULL_X174Y94 NULL 0
	)
	(tile 32 175 INT_X70Y89 INT 1
		(primitive_site TIEOFF_X76Y89 TIEOFF internal 2)
	)
	(tile 32 176 GTX_INT_INTERFACE_X70Y89 GTX_INT_INTERFACE 0
	)
	(tile 32 177 R_TERM_INT_X70Y89 R_TERM_INT 0
	)
	(tile 32 178 NULL_X178Y94 NULL 0
	)
	(tile 33 0 LIOB_X0Y88 LIOB 2
		(primitive_site IOB_X0Y88 IOBS unbonded 13)
		(primitive_site IOB_X0Y89 IOBM unbonded 13)
	)
	(tile 33 1 LIOI_X0Y88 LIOI 6
		(primitive_site IODELAY_X0Y88 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y88 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y89 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y89 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y89 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y88 OLOGICE1 internal 32)
	)
	(tile 33 2 L_TERM_INT_X0Y88 L_TERM_INT 0
	)
	(tile 33 3 INT_X0Y88 INT 1
		(primitive_site TIEOFF_X0Y88 TIEOFF internal 2)
	)
	(tile 33 4 IOI_L_INT_INTERFACE_X0Y88 IOI_L_INT_INTERFACE 0
	)
	(tile 33 5 VBRK_X0Y88 VBRK 0
	)
	(tile 33 6 INT_X1Y88 INT 1
		(primitive_site TIEOFF_X1Y88 TIEOFF internal 2)
	)
	(tile 33 7 CLBLM_X1Y88 CLBLM 2
		(primitive_site SLICE_X0Y88 SLICEM internal 50)
		(primitive_site SLICE_X1Y88 SLICEL internal 45)
	)
	(tile 33 8 INT_X2Y88 INT 1
		(primitive_site TIEOFF_X2Y88 TIEOFF internal 2)
	)
	(tile 33 9 CLBLL_X2Y88 CLBLL 2
		(primitive_site SLICE_X2Y88 SLICEL internal 45)
		(primitive_site SLICE_X3Y88 SLICEL internal 45)
	)
	(tile 33 10 INT_X3Y88 INT 1
		(primitive_site TIEOFF_X3Y88 TIEOFF internal 2)
	)
	(tile 33 11 CLBLM_X3Y88 CLBLM 2
		(primitive_site SLICE_X4Y88 SLICEM internal 50)
		(primitive_site SLICE_X5Y88 SLICEL internal 45)
	)
	(tile 33 12 INT_X4Y88 INT 1
		(primitive_site TIEOFF_X4Y88 TIEOFF internal 2)
	)
	(tile 33 13 CLBLL_X4Y88 CLBLL 2
		(primitive_site SLICE_X6Y88 SLICEL internal 45)
		(primitive_site SLICE_X7Y88 SLICEL internal 45)
	)
	(tile 33 14 INT_X5Y88 INT 1
		(primitive_site TIEOFF_X5Y88 TIEOFF internal 2)
	)
	(tile 33 15 INT_INTERFACE_X5Y88 INT_INTERFACE 0
	)
	(tile 33 16 NULL_X16Y93 NULL 0
	)
	(tile 33 17 INT_X6Y88 INT 1
		(primitive_site TIEOFF_X6Y88 TIEOFF internal 2)
	)
	(tile 33 18 CLBLM_X6Y88 CLBLM 2
		(primitive_site SLICE_X8Y88 SLICEM internal 50)
		(primitive_site SLICE_X9Y88 SLICEL internal 45)
	)
	(tile 33 19 INT_X7Y88 INT 1
		(primitive_site TIEOFF_X7Y88 TIEOFF internal 2)
	)
	(tile 33 20 CLBLM_X7Y88 CLBLM 2
		(primitive_site SLICE_X10Y88 SLICEM internal 50)
		(primitive_site SLICE_X11Y88 SLICEL internal 45)
	)
	(tile 33 21 VBRK_X7Y88 VBRK 0
	)
	(tile 33 22 INT_X8Y88 INT 1
		(primitive_site TIEOFF_X8Y88 TIEOFF internal 2)
	)
	(tile 33 23 INT_INTERFACE_X8Y88 INT_INTERFACE 0
	)
	(tile 33 24 NULL_X24Y93 NULL 0
	)
	(tile 33 25 INT_X9Y88 INT 1
		(primitive_site TIEOFF_X10Y88 TIEOFF internal 2)
	)
	(tile 33 26 CLBLM_X9Y88 CLBLM 2
		(primitive_site SLICE_X12Y88 SLICEM internal 50)
		(primitive_site SLICE_X13Y88 SLICEL internal 45)
	)
	(tile 33 27 INT_X10Y88 INT 1
		(primitive_site TIEOFF_X11Y88 TIEOFF internal 2)
	)
	(tile 33 28 CLBLM_X10Y88 CLBLM 2
		(primitive_site SLICE_X14Y88 SLICEM internal 50)
		(primitive_site SLICE_X15Y88 SLICEL internal 45)
	)
	(tile 33 29 INT_X11Y88 INT 1
		(primitive_site TIEOFF_X12Y88 TIEOFF internal 2)
	)
	(tile 33 30 CLBLM_X11Y88 CLBLM 2
		(primitive_site SLICE_X16Y88 SLICEM internal 50)
		(primitive_site SLICE_X17Y88 SLICEL internal 45)
	)
	(tile 33 31 INT_X12Y88 INT 1
		(primitive_site TIEOFF_X13Y88 TIEOFF internal 2)
	)
	(tile 33 32 CLBLM_X12Y88 CLBLM 2
		(primitive_site SLICE_X18Y88 SLICEM internal 50)
		(primitive_site SLICE_X19Y88 SLICEL internal 45)
	)
	(tile 33 33 VBRK_X12Y88 VBRK 0
	)
	(tile 33 34 INT_X13Y88 INT 1
		(primitive_site TIEOFF_X14Y88 TIEOFF internal 2)
	)
	(tile 33 35 INT_INTERFACE_X13Y88 INT_INTERFACE 0
	)
	(tile 33 36 NULL_X36Y93 NULL 0
	)
	(tile 33 37 INT_X14Y88 INT 1
		(primitive_site TIEOFF_X16Y88 TIEOFF internal 2)
	)
	(tile 33 38 CLBLM_X14Y88 CLBLM 2
		(primitive_site SLICE_X20Y88 SLICEM internal 50)
		(primitive_site SLICE_X21Y88 SLICEL internal 45)
	)
	(tile 33 39 INT_X15Y88 INT 1
		(primitive_site TIEOFF_X17Y88 TIEOFF internal 2)
	)
	(tile 33 40 CLBLM_X15Y88 CLBLM 2
		(primitive_site SLICE_X22Y88 SLICEM internal 50)
		(primitive_site SLICE_X23Y88 SLICEL internal 45)
	)
	(tile 33 41 INT_X16Y88 INT 1
		(primitive_site TIEOFF_X18Y88 TIEOFF internal 2)
	)
	(tile 33 42 INT_INTERFACE_X16Y88 INT_INTERFACE 0
	)
	(tile 33 43 NULL_X43Y93 NULL 0
	)
	(tile 33 44 INT_X17Y88 INT 1
		(primitive_site TIEOFF_X19Y88 TIEOFF internal 2)
	)
	(tile 33 45 CLBLM_X17Y88 CLBLM 2
		(primitive_site SLICE_X24Y88 SLICEM internal 50)
		(primitive_site SLICE_X25Y88 SLICEL internal 45)
	)
	(tile 33 46 INT_X18Y88 INT 1
		(primitive_site TIEOFF_X20Y88 TIEOFF internal 2)
	)
	(tile 33 47 CLBLM_X18Y88 CLBLM 2
		(primitive_site SLICE_X26Y88 SLICEM internal 50)
		(primitive_site SLICE_X27Y88 SLICEL internal 45)
	)
	(tile 33 48 VBRK_X18Y88 VBRK 0
	)
	(tile 33 49 INT_X19Y88 INT 1
		(primitive_site TIEOFF_X21Y88 TIEOFF internal 2)
	)
	(tile 33 50 INT_INTERFACE_X19Y88 INT_INTERFACE 0
	)
	(tile 33 51 NULL_X51Y93 NULL 0
	)
	(tile 33 52 INT_X20Y88 INT 1
		(primitive_site TIEOFF_X23Y88 TIEOFF internal 2)
	)
	(tile 33 53 CLBLM_X20Y88 CLBLM 2
		(primitive_site SLICE_X28Y88 SLICEM internal 50)
		(primitive_site SLICE_X29Y88 SLICEL internal 45)
	)
	(tile 33 54 INT_X21Y88 INT 1
		(primitive_site TIEOFF_X24Y88 TIEOFF internal 2)
	)
	(tile 33 55 CLBLM_X21Y88 CLBLM 2
		(primitive_site SLICE_X30Y88 SLICEM internal 50)
		(primitive_site SLICE_X31Y88 SLICEL internal 45)
	)
	(tile 33 56 INT_X22Y88 INT 1
		(primitive_site TIEOFF_X25Y88 TIEOFF internal 2)
	)
	(tile 33 57 INT_INTERFACE_X22Y88 INT_INTERFACE 0
	)
	(tile 33 58 NULL_X58Y93 NULL 0
	)
	(tile 33 59 INT_X23Y88 INT 1
		(primitive_site TIEOFF_X26Y88 TIEOFF internal 2)
	)
	(tile 33 60 CLBLM_X23Y88 CLBLM 2
		(primitive_site SLICE_X32Y88 SLICEM internal 50)
		(primitive_site SLICE_X33Y88 SLICEL internal 45)
	)
	(tile 33 61 INT_X24Y88 INT 1
		(primitive_site TIEOFF_X27Y88 TIEOFF internal 2)
	)
	(tile 33 62 CLBLL_X24Y88 CLBLL 2
		(primitive_site SLICE_X34Y88 SLICEL internal 45)
		(primitive_site SLICE_X35Y88 SLICEL internal 45)
	)
	(tile 33 63 VBRK_X24Y88 VBRK 0
	)
	(tile 33 64 LIOB_FT_X25Y88 LIOB_FT 2
		(primitive_site IOB_X1Y88 IOBS unbonded 13)
		(primitive_site IOB_X1Y89 IOBM unbonded 13)
	)
	(tile 33 65 LIOI_X25Y88 LIOI 6
		(primitive_site IODELAY_X1Y88 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y88 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y89 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y89 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y89 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y88 OLOGICE1 internal 32)
	)
	(tile 33 66 INT_X25Y88 INT 1
		(primitive_site TIEOFF_X28Y88 TIEOFF internal 2)
	)
	(tile 33 67 IOI_L_INT_INTERFACE_X25Y88 IOI_L_INT_INTERFACE 0
	)
	(tile 33 68 VBRK_X25Y88 VBRK 0
	)
	(tile 33 69 INT_X26Y88 INT 1
		(primitive_site TIEOFF_X29Y88 TIEOFF internal 2)
	)
	(tile 33 70 CLBLM_X26Y88 CLBLM 2
		(primitive_site SLICE_X36Y88 SLICEM internal 50)
		(primitive_site SLICE_X37Y88 SLICEL internal 45)
	)
	(tile 33 71 INT_X27Y88 INT 1
		(primitive_site TIEOFF_X30Y88 TIEOFF internal 2)
	)
	(tile 33 72 CLBLL_X27Y88 CLBLL 2
		(primitive_site SLICE_X38Y88 SLICEL internal 45)
		(primitive_site SLICE_X39Y88 SLICEL internal 45)
	)
	(tile 33 73 INT_X28Y88 INT 1
		(primitive_site TIEOFF_X31Y88 TIEOFF internal 2)
	)
	(tile 33 74 CLBLM_X28Y88 CLBLM 2
		(primitive_site SLICE_X40Y88 SLICEM internal 50)
		(primitive_site SLICE_X41Y88 SLICEL internal 45)
	)
	(tile 33 75 INT_X29Y88 INT 1
		(primitive_site TIEOFF_X32Y88 TIEOFF internal 2)
	)
	(tile 33 76 CLBLL_X29Y88 CLBLL 2
		(primitive_site SLICE_X42Y88 SLICEL internal 45)
		(primitive_site SLICE_X43Y88 SLICEL internal 45)
	)
	(tile 33 77 VBRK_X29Y88 VBRK 0
	)
	(tile 33 78 INT_X30Y88 INT 1
		(primitive_site TIEOFF_X33Y88 TIEOFF internal 2)
	)
	(tile 33 79 CLBLL_X30Y88 CLBLL 2
		(primitive_site SLICE_X44Y88 SLICEL internal 45)
		(primitive_site SLICE_X45Y88 SLICEL internal 45)
	)
	(tile 33 80 INT_X31Y88 INT 1
		(primitive_site TIEOFF_X34Y88 TIEOFF internal 2)
	)
	(tile 33 81 CLBLL_X31Y88 CLBLL 2
		(primitive_site SLICE_X46Y88 SLICEL internal 45)
		(primitive_site SLICE_X47Y88 SLICEL internal 45)
	)
	(tile 33 82 INT_X32Y88 INT 1
		(primitive_site TIEOFF_X35Y88 TIEOFF internal 2)
	)
	(tile 33 83 CLBLL_X32Y88 CLBLL 2
		(primitive_site SLICE_X48Y88 SLICEL internal 45)
		(primitive_site SLICE_X49Y88 SLICEL internal 45)
	)
	(tile 33 84 INT_X33Y88 INT 1
		(primitive_site TIEOFF_X36Y88 TIEOFF internal 2)
	)
	(tile 33 85 CLBLL_X33Y88 CLBLL 2
		(primitive_site SLICE_X50Y88 SLICEL internal 45)
		(primitive_site SLICE_X51Y88 SLICEL internal 45)
	)
	(tile 33 86 INT_X34Y88 INT 1
		(primitive_site TIEOFF_X37Y88 TIEOFF internal 2)
	)
	(tile 33 87 CLBLL_X34Y88 CLBLL 2
		(primitive_site SLICE_X52Y88 SLICEL internal 45)
		(primitive_site SLICE_X53Y88 SLICEL internal 45)
	)
	(tile 33 88 INT_X35Y88 INT 1
		(primitive_site TIEOFF_X38Y88 TIEOFF internal 2)
	)
	(tile 33 89 CLBLL_X35Y88 CLBLL 2
		(primitive_site SLICE_X54Y88 SLICEL internal 45)
		(primitive_site SLICE_X55Y88 SLICEL internal 45)
	)
	(tile 33 90 VFRAME_NOMON_X35Y88 VFRAME_NOMON 0
	)
	(tile 33 91 INT_X36Y88 INT 1
		(primitive_site TIEOFF_X39Y88 TIEOFF internal 2)
	)
	(tile 33 92 INT_INTERFACE_X36Y88 INT_INTERFACE 0
	)
	(tile 33 93 NULL_X93Y93 NULL 0
	)
	(tile 33 94 INT_X37Y88 INT 1
		(primitive_site TIEOFF_X40Y88 TIEOFF internal 2)
	)
	(tile 33 95 CLBLM_X37Y88 CLBLM 2
		(primitive_site SLICE_X56Y88 SLICEM internal 50)
		(primitive_site SLICE_X57Y88 SLICEL internal 45)
	)
	(tile 33 96 INT_X38Y88 INT 1
		(primitive_site TIEOFF_X41Y88 TIEOFF internal 2)
	)
	(tile 33 97 CLBLL_X38Y88 CLBLL 2
		(primitive_site SLICE_X58Y88 SLICEL internal 45)
		(primitive_site SLICE_X59Y88 SLICEL internal 45)
	)
	(tile 33 98 INT_X39Y88 INT 1
		(primitive_site TIEOFF_X42Y88 TIEOFF internal 2)
	)
	(tile 33 99 CLBLM_X39Y88 CLBLM 2
		(primitive_site SLICE_X60Y88 SLICEM internal 50)
		(primitive_site SLICE_X61Y88 SLICEL internal 45)
	)
	(tile 33 100 INT_X40Y88 INT 1
		(primitive_site TIEOFF_X43Y88 TIEOFF internal 2)
	)
	(tile 33 101 CLBLL_X40Y88 CLBLL 2
		(primitive_site SLICE_X62Y88 SLICEL internal 45)
		(primitive_site SLICE_X63Y88 SLICEL internal 45)
	)
	(tile 33 102 VBRK_X40Y88 VBRK 0
	)
	(tile 33 103 INT_X41Y88 INT 1
		(primitive_site TIEOFF_X44Y88 TIEOFF internal 2)
	)
	(tile 33 104 INT_INTERFACE_X41Y88 INT_INTERFACE 0
	)
	(tile 33 105 RIOI_X41Y88 RIOI 6
		(primitive_site OLOGIC_X2Y88 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y88 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y88 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y89 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y89 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y89 ILOGICE1 internal 28)
	)
	(tile 33 106 RIOB_X41Y88 RIOB 2
		(primitive_site IOB_X2Y88 IOBS unbonded 13)
		(primitive_site IOB_X2Y89 IOBM unbonded 13)
	)
	(tile 33 107 VBRK_X41Y88 VBRK 0
	)
	(tile 33 108 INT_X42Y88 INT 1
		(primitive_site TIEOFF_X45Y88 TIEOFF internal 2)
	)
	(tile 33 109 CLBLM_X42Y88 CLBLM 2
		(primitive_site SLICE_X64Y88 SLICEM internal 50)
		(primitive_site SLICE_X65Y88 SLICEL internal 45)
	)
	(tile 33 110 INT_X43Y88 INT 1
		(primitive_site TIEOFF_X46Y88 TIEOFF internal 2)
	)
	(tile 33 111 CLBLL_X43Y88 CLBLL 2
		(primitive_site SLICE_X66Y88 SLICEL internal 45)
		(primitive_site SLICE_X67Y88 SLICEL internal 45)
	)
	(tile 33 112 INT_X44Y88 INT 1
		(primitive_site TIEOFF_X47Y88 TIEOFF internal 2)
	)
	(tile 33 113 INT_INTERFACE_X44Y88 INT_INTERFACE 0
	)
	(tile 33 114 NULL_X114Y93 NULL 0
	)
	(tile 33 115 INT_X45Y88 INT 1
		(primitive_site TIEOFF_X48Y88 TIEOFF internal 2)
	)
	(tile 33 116 CLBLM_X45Y88 CLBLM 2
		(primitive_site SLICE_X68Y88 SLICEM internal 50)
		(primitive_site SLICE_X69Y88 SLICEL internal 45)
	)
	(tile 33 117 INT_X46Y88 INT 1
		(primitive_site TIEOFF_X49Y88 TIEOFF internal 2)
	)
	(tile 33 118 CLBLM_X46Y88 CLBLM 2
		(primitive_site SLICE_X70Y88 SLICEM internal 50)
		(primitive_site SLICE_X71Y88 SLICEL internal 45)
	)
	(tile 33 119 INT_X47Y88 INT 1
		(primitive_site TIEOFF_X50Y88 TIEOFF internal 2)
	)
	(tile 33 120 INT_INTERFACE_X47Y88 INT_INTERFACE 0
	)
	(tile 33 121 NULL_X121Y93 NULL 0
	)
	(tile 33 122 VBRK_X47Y88 VBRK 0
	)
	(tile 33 123 INT_X48Y88 INT 1
		(primitive_site TIEOFF_X52Y88 TIEOFF internal 2)
	)
	(tile 33 124 CLBLM_X48Y88 CLBLM 2
		(primitive_site SLICE_X72Y88 SLICEM internal 50)
		(primitive_site SLICE_X73Y88 SLICEL internal 45)
	)
	(tile 33 125 INT_X49Y88 INT 1
		(primitive_site TIEOFF_X53Y88 TIEOFF internal 2)
	)
	(tile 33 126 CLBLM_X49Y88 CLBLM 2
		(primitive_site SLICE_X74Y88 SLICEM internal 50)
		(primitive_site SLICE_X75Y88 SLICEL internal 45)
	)
	(tile 33 127 INT_X50Y88 INT 1
		(primitive_site TIEOFF_X54Y88 TIEOFF internal 2)
	)
	(tile 33 128 INT_INTERFACE_X50Y88 INT_INTERFACE 0
	)
	(tile 33 129 NULL_X129Y93 NULL 0
	)
	(tile 33 130 INT_X51Y88 INT 1
		(primitive_site TIEOFF_X55Y88 TIEOFF internal 2)
	)
	(tile 33 131 CLBLM_X51Y88 CLBLM 2
		(primitive_site SLICE_X76Y88 SLICEM internal 50)
		(primitive_site SLICE_X77Y88 SLICEL internal 45)
	)
	(tile 33 132 INT_X52Y88 INT 1
		(primitive_site TIEOFF_X56Y88 TIEOFF internal 2)
	)
	(tile 33 133 CLBLM_X52Y88 CLBLM 2
		(primitive_site SLICE_X78Y88 SLICEM internal 50)
		(primitive_site SLICE_X79Y88 SLICEL internal 45)
	)
	(tile 33 134 INT_X53Y88 INT 1
		(primitive_site TIEOFF_X57Y88 TIEOFF internal 2)
	)
	(tile 33 135 INT_INTERFACE_X53Y88 INT_INTERFACE 0
	)
	(tile 33 136 NULL_X136Y93 NULL 0
	)
	(tile 33 137 VBRK_X53Y88 VBRK 0
	)
	(tile 33 138 INT_X54Y88 INT 1
		(primitive_site TIEOFF_X59Y88 TIEOFF internal 2)
	)
	(tile 33 139 CLBLM_X54Y88 CLBLM 2
		(primitive_site SLICE_X80Y88 SLICEM internal 50)
		(primitive_site SLICE_X81Y88 SLICEL internal 45)
	)
	(tile 33 140 INT_X55Y88 INT 1
		(primitive_site TIEOFF_X60Y88 TIEOFF internal 2)
	)
	(tile 33 141 CLBLM_X55Y88 CLBLM 2
		(primitive_site SLICE_X82Y88 SLICEM internal 50)
		(primitive_site SLICE_X83Y88 SLICEL internal 45)
	)
	(tile 33 142 INT_X56Y88 INT 1
		(primitive_site TIEOFF_X61Y88 TIEOFF internal 2)
	)
	(tile 33 143 CLBLM_X56Y88 CLBLM 2
		(primitive_site SLICE_X84Y88 SLICEM internal 50)
		(primitive_site SLICE_X85Y88 SLICEL internal 45)
	)
	(tile 33 144 INT_X57Y88 INT 1
		(primitive_site TIEOFF_X62Y88 TIEOFF internal 2)
	)
	(tile 33 145 CLBLM_X57Y88 CLBLM 2
		(primitive_site SLICE_X86Y88 SLICEM internal 50)
		(primitive_site SLICE_X87Y88 SLICEL internal 45)
	)
	(tile 33 146 INT_X58Y88 INT 1
		(primitive_site TIEOFF_X63Y88 TIEOFF internal 2)
	)
	(tile 33 147 INT_INTERFACE_X58Y88 INT_INTERFACE 0
	)
	(tile 33 148 NULL_X148Y93 NULL 0
	)
	(tile 33 149 VBRK_X58Y88 VBRK 0
	)
	(tile 33 150 INT_X59Y88 INT 1
		(primitive_site TIEOFF_X65Y88 TIEOFF internal 2)
	)
	(tile 33 151 CLBLM_X59Y88 CLBLM 2
		(primitive_site SLICE_X88Y88 SLICEM internal 50)
		(primitive_site SLICE_X89Y88 SLICEL internal 45)
	)
	(tile 33 152 INT_X60Y88 INT 1
		(primitive_site TIEOFF_X66Y88 TIEOFF internal 2)
	)
	(tile 33 153 CLBLM_X60Y88 CLBLM 2
		(primitive_site SLICE_X90Y88 SLICEM internal 50)
		(primitive_site SLICE_X91Y88 SLICEL internal 45)
	)
	(tile 33 154 INT_X61Y88 INT 1
		(primitive_site TIEOFF_X67Y88 TIEOFF internal 2)
	)
	(tile 33 155 INT_INTERFACE_X61Y88 INT_INTERFACE 0
	)
	(tile 33 156 NULL_X156Y93 NULL 0
	)
	(tile 33 157 INT_X62Y88 INT 1
		(primitive_site TIEOFF_X68Y88 TIEOFF internal 2)
	)
	(tile 33 158 CLBLM_X62Y88 CLBLM 2
		(primitive_site SLICE_X92Y88 SLICEM internal 50)
		(primitive_site SLICE_X93Y88 SLICEL internal 45)
	)
	(tile 33 159 INT_X63Y88 INT 1
		(primitive_site TIEOFF_X69Y88 TIEOFF internal 2)
	)
	(tile 33 160 CLBLL_X63Y88 CLBLL 2
		(primitive_site SLICE_X94Y88 SLICEL internal 45)
		(primitive_site SLICE_X95Y88 SLICEL internal 45)
	)
	(tile 33 161 VBRK_X63Y88 VBRK 0
	)
	(tile 33 162 INT_X64Y88 INT 1
		(primitive_site TIEOFF_X70Y88 TIEOFF internal 2)
	)
	(tile 33 163 CLBLM_X64Y88 CLBLM 2
		(primitive_site SLICE_X96Y88 SLICEM internal 50)
		(primitive_site SLICE_X97Y88 SLICEL internal 45)
	)
	(tile 33 164 INT_X65Y88 INT 1
		(primitive_site TIEOFF_X71Y88 TIEOFF internal 2)
	)
	(tile 33 165 CLBLL_X65Y88 CLBLL 2
		(primitive_site SLICE_X98Y88 SLICEL internal 45)
		(primitive_site SLICE_X99Y88 SLICEL internal 45)
	)
	(tile 33 166 INT_X66Y88 INT 1
		(primitive_site TIEOFF_X72Y88 TIEOFF internal 2)
	)
	(tile 33 167 CLBLL_X66Y88 CLBLL 2
		(primitive_site SLICE_X100Y88 SLICEL internal 45)
		(primitive_site SLICE_X101Y88 SLICEL internal 45)
	)
	(tile 33 168 INT_X67Y88 INT 1
		(primitive_site TIEOFF_X73Y88 TIEOFF internal 2)
	)
	(tile 33 169 CLBLM_X67Y88 CLBLM 2
		(primitive_site SLICE_X102Y88 SLICEM internal 50)
		(primitive_site SLICE_X103Y88 SLICEL internal 45)
	)
	(tile 33 170 INT_X68Y88 INT 1
		(primitive_site TIEOFF_X74Y88 TIEOFF internal 2)
	)
	(tile 33 171 CLBLL_X68Y88 CLBLL 2
		(primitive_site SLICE_X104Y88 SLICEL internal 45)
		(primitive_site SLICE_X105Y88 SLICEL internal 45)
	)
	(tile 33 172 INT_X69Y88 INT 1
		(primitive_site TIEOFF_X75Y88 TIEOFF internal 2)
	)
	(tile 33 173 EMAC_INT_INTERFACE_X69Y88 EMAC_INT_INTERFACE 0
	)
	(tile 33 174 NULL_X174Y93 NULL 0
	)
	(tile 33 175 INT_X70Y88 INT 1
		(primitive_site TIEOFF_X76Y88 TIEOFF internal 2)
	)
	(tile 33 176 GTX_INT_INTERFACE_X70Y88 GTX_INT_INTERFACE 0
	)
	(tile 33 177 R_TERM_INT_X70Y88 R_TERM_INT 0
	)
	(tile 33 178 NULL_X178Y93 NULL 0
	)
	(tile 34 0 NULL_X0Y92 NULL 0
	)
	(tile 34 1 NULL_X1Y92 NULL 0
	)
	(tile 34 2 L_TERM_INT_X0Y87 L_TERM_INT 0
	)
	(tile 34 3 INT_X0Y87 INT 1
		(primitive_site TIEOFF_X0Y87 TIEOFF internal 2)
	)
	(tile 34 4 IOI_L_INT_INTERFACE_X0Y87 IOI_L_INT_INTERFACE 0
	)
	(tile 34 5 VBRK_X0Y87 VBRK 0
	)
	(tile 34 6 INT_X1Y87 INT 1
		(primitive_site TIEOFF_X1Y87 TIEOFF internal 2)
	)
	(tile 34 7 CLBLM_X1Y87 CLBLM 2
		(primitive_site SLICE_X0Y87 SLICEM internal 50)
		(primitive_site SLICE_X1Y87 SLICEL internal 45)
	)
	(tile 34 8 INT_X2Y87 INT 1
		(primitive_site TIEOFF_X2Y87 TIEOFF internal 2)
	)
	(tile 34 9 CLBLL_X2Y87 CLBLL 2
		(primitive_site SLICE_X2Y87 SLICEL internal 45)
		(primitive_site SLICE_X3Y87 SLICEL internal 45)
	)
	(tile 34 10 INT_X3Y87 INT 1
		(primitive_site TIEOFF_X3Y87 TIEOFF internal 2)
	)
	(tile 34 11 CLBLM_X3Y87 CLBLM 2
		(primitive_site SLICE_X4Y87 SLICEM internal 50)
		(primitive_site SLICE_X5Y87 SLICEL internal 45)
	)
	(tile 34 12 INT_X4Y87 INT 1
		(primitive_site TIEOFF_X4Y87 TIEOFF internal 2)
	)
	(tile 34 13 CLBLL_X4Y87 CLBLL 2
		(primitive_site SLICE_X6Y87 SLICEL internal 45)
		(primitive_site SLICE_X7Y87 SLICEL internal 45)
	)
	(tile 34 14 INT_X5Y87 INT 1
		(primitive_site TIEOFF_X5Y87 TIEOFF internal 2)
	)
	(tile 34 15 INT_INTERFACE_X5Y87 INT_INTERFACE 0
	)
	(tile 34 16 NULL_X16Y92 NULL 0
	)
	(tile 34 17 INT_X6Y87 INT 1
		(primitive_site TIEOFF_X6Y87 TIEOFF internal 2)
	)
	(tile 34 18 CLBLM_X6Y87 CLBLM 2
		(primitive_site SLICE_X8Y87 SLICEM internal 50)
		(primitive_site SLICE_X9Y87 SLICEL internal 45)
	)
	(tile 34 19 INT_X7Y87 INT 1
		(primitive_site TIEOFF_X7Y87 TIEOFF internal 2)
	)
	(tile 34 20 CLBLM_X7Y87 CLBLM 2
		(primitive_site SLICE_X10Y87 SLICEM internal 50)
		(primitive_site SLICE_X11Y87 SLICEL internal 45)
	)
	(tile 34 21 VBRK_X7Y87 VBRK 0
	)
	(tile 34 22 INT_X8Y87 INT 1
		(primitive_site TIEOFF_X8Y87 TIEOFF internal 2)
	)
	(tile 34 23 INT_INTERFACE_X8Y87 INT_INTERFACE 0
	)
	(tile 34 24 NULL_X24Y92 NULL 0
	)
	(tile 34 25 INT_X9Y87 INT 1
		(primitive_site TIEOFF_X10Y87 TIEOFF internal 2)
	)
	(tile 34 26 CLBLM_X9Y87 CLBLM 2
		(primitive_site SLICE_X12Y87 SLICEM internal 50)
		(primitive_site SLICE_X13Y87 SLICEL internal 45)
	)
	(tile 34 27 INT_X10Y87 INT 1
		(primitive_site TIEOFF_X11Y87 TIEOFF internal 2)
	)
	(tile 34 28 CLBLM_X10Y87 CLBLM 2
		(primitive_site SLICE_X14Y87 SLICEM internal 50)
		(primitive_site SLICE_X15Y87 SLICEL internal 45)
	)
	(tile 34 29 INT_X11Y87 INT 1
		(primitive_site TIEOFF_X12Y87 TIEOFF internal 2)
	)
	(tile 34 30 CLBLM_X11Y87 CLBLM 2
		(primitive_site SLICE_X16Y87 SLICEM internal 50)
		(primitive_site SLICE_X17Y87 SLICEL internal 45)
	)
	(tile 34 31 INT_X12Y87 INT 1
		(primitive_site TIEOFF_X13Y87 TIEOFF internal 2)
	)
	(tile 34 32 CLBLM_X12Y87 CLBLM 2
		(primitive_site SLICE_X18Y87 SLICEM internal 50)
		(primitive_site SLICE_X19Y87 SLICEL internal 45)
	)
	(tile 34 33 VBRK_X12Y87 VBRK 0
	)
	(tile 34 34 INT_X13Y87 INT 1
		(primitive_site TIEOFF_X14Y87 TIEOFF internal 2)
	)
	(tile 34 35 INT_INTERFACE_X13Y87 INT_INTERFACE 0
	)
	(tile 34 36 NULL_X36Y92 NULL 0
	)
	(tile 34 37 INT_X14Y87 INT 1
		(primitive_site TIEOFF_X16Y87 TIEOFF internal 2)
	)
	(tile 34 38 CLBLM_X14Y87 CLBLM 2
		(primitive_site SLICE_X20Y87 SLICEM internal 50)
		(primitive_site SLICE_X21Y87 SLICEL internal 45)
	)
	(tile 34 39 INT_X15Y87 INT 1
		(primitive_site TIEOFF_X17Y87 TIEOFF internal 2)
	)
	(tile 34 40 CLBLM_X15Y87 CLBLM 2
		(primitive_site SLICE_X22Y87 SLICEM internal 50)
		(primitive_site SLICE_X23Y87 SLICEL internal 45)
	)
	(tile 34 41 INT_X16Y87 INT 1
		(primitive_site TIEOFF_X18Y87 TIEOFF internal 2)
	)
	(tile 34 42 INT_INTERFACE_X16Y87 INT_INTERFACE 0
	)
	(tile 34 43 NULL_X43Y92 NULL 0
	)
	(tile 34 44 INT_X17Y87 INT 1
		(primitive_site TIEOFF_X19Y87 TIEOFF internal 2)
	)
	(tile 34 45 CLBLM_X17Y87 CLBLM 2
		(primitive_site SLICE_X24Y87 SLICEM internal 50)
		(primitive_site SLICE_X25Y87 SLICEL internal 45)
	)
	(tile 34 46 INT_X18Y87 INT 1
		(primitive_site TIEOFF_X20Y87 TIEOFF internal 2)
	)
	(tile 34 47 CLBLM_X18Y87 CLBLM 2
		(primitive_site SLICE_X26Y87 SLICEM internal 50)
		(primitive_site SLICE_X27Y87 SLICEL internal 45)
	)
	(tile 34 48 VBRK_X18Y87 VBRK 0
	)
	(tile 34 49 INT_X19Y87 INT 1
		(primitive_site TIEOFF_X21Y87 TIEOFF internal 2)
	)
	(tile 34 50 INT_INTERFACE_X19Y87 INT_INTERFACE 0
	)
	(tile 34 51 NULL_X51Y92 NULL 0
	)
	(tile 34 52 INT_X20Y87 INT 1
		(primitive_site TIEOFF_X23Y87 TIEOFF internal 2)
	)
	(tile 34 53 CLBLM_X20Y87 CLBLM 2
		(primitive_site SLICE_X28Y87 SLICEM internal 50)
		(primitive_site SLICE_X29Y87 SLICEL internal 45)
	)
	(tile 34 54 INT_X21Y87 INT 1
		(primitive_site TIEOFF_X24Y87 TIEOFF internal 2)
	)
	(tile 34 55 CLBLM_X21Y87 CLBLM 2
		(primitive_site SLICE_X30Y87 SLICEM internal 50)
		(primitive_site SLICE_X31Y87 SLICEL internal 45)
	)
	(tile 34 56 INT_X22Y87 INT 1
		(primitive_site TIEOFF_X25Y87 TIEOFF internal 2)
	)
	(tile 34 57 INT_INTERFACE_X22Y87 INT_INTERFACE 0
	)
	(tile 34 58 NULL_X58Y92 NULL 0
	)
	(tile 34 59 INT_X23Y87 INT 1
		(primitive_site TIEOFF_X26Y87 TIEOFF internal 2)
	)
	(tile 34 60 CLBLM_X23Y87 CLBLM 2
		(primitive_site SLICE_X32Y87 SLICEM internal 50)
		(primitive_site SLICE_X33Y87 SLICEL internal 45)
	)
	(tile 34 61 INT_X24Y87 INT 1
		(primitive_site TIEOFF_X27Y87 TIEOFF internal 2)
	)
	(tile 34 62 CLBLL_X24Y87 CLBLL 2
		(primitive_site SLICE_X34Y87 SLICEL internal 45)
		(primitive_site SLICE_X35Y87 SLICEL internal 45)
	)
	(tile 34 63 VBRK_X24Y87 VBRK 0
	)
	(tile 34 64 NULL_X64Y92 NULL 0
	)
	(tile 34 65 NULL_X65Y92 NULL 0
	)
	(tile 34 66 INT_X25Y87 INT 1
		(primitive_site TIEOFF_X28Y87 TIEOFF internal 2)
	)
	(tile 34 67 IOI_L_INT_INTERFACE_X25Y87 IOI_L_INT_INTERFACE 0
	)
	(tile 34 68 VBRK_X25Y87 VBRK 0
	)
	(tile 34 69 INT_X26Y87 INT 1
		(primitive_site TIEOFF_X29Y87 TIEOFF internal 2)
	)
	(tile 34 70 CLBLM_X26Y87 CLBLM 2
		(primitive_site SLICE_X36Y87 SLICEM internal 50)
		(primitive_site SLICE_X37Y87 SLICEL internal 45)
	)
	(tile 34 71 INT_X27Y87 INT 1
		(primitive_site TIEOFF_X30Y87 TIEOFF internal 2)
	)
	(tile 34 72 CLBLL_X27Y87 CLBLL 2
		(primitive_site SLICE_X38Y87 SLICEL internal 45)
		(primitive_site SLICE_X39Y87 SLICEL internal 45)
	)
	(tile 34 73 INT_X28Y87 INT 1
		(primitive_site TIEOFF_X31Y87 TIEOFF internal 2)
	)
	(tile 34 74 CLBLM_X28Y87 CLBLM 2
		(primitive_site SLICE_X40Y87 SLICEM internal 50)
		(primitive_site SLICE_X41Y87 SLICEL internal 45)
	)
	(tile 34 75 INT_X29Y87 INT 1
		(primitive_site TIEOFF_X32Y87 TIEOFF internal 2)
	)
	(tile 34 76 CLBLL_X29Y87 CLBLL 2
		(primitive_site SLICE_X42Y87 SLICEL internal 45)
		(primitive_site SLICE_X43Y87 SLICEL internal 45)
	)
	(tile 34 77 VBRK_X29Y87 VBRK 0
	)
	(tile 34 78 INT_X30Y87 INT 1
		(primitive_site TIEOFF_X33Y87 TIEOFF internal 2)
	)
	(tile 34 79 CLBLL_X30Y87 CLBLL 2
		(primitive_site SLICE_X44Y87 SLICEL internal 45)
		(primitive_site SLICE_X45Y87 SLICEL internal 45)
	)
	(tile 34 80 INT_X31Y87 INT 1
		(primitive_site TIEOFF_X34Y87 TIEOFF internal 2)
	)
	(tile 34 81 CLBLL_X31Y87 CLBLL 2
		(primitive_site SLICE_X46Y87 SLICEL internal 45)
		(primitive_site SLICE_X47Y87 SLICEL internal 45)
	)
	(tile 34 82 INT_X32Y87 INT 1
		(primitive_site TIEOFF_X35Y87 TIEOFF internal 2)
	)
	(tile 34 83 CLBLL_X32Y87 CLBLL 2
		(primitive_site SLICE_X48Y87 SLICEL internal 45)
		(primitive_site SLICE_X49Y87 SLICEL internal 45)
	)
	(tile 34 84 INT_X33Y87 INT 1
		(primitive_site TIEOFF_X36Y87 TIEOFF internal 2)
	)
	(tile 34 85 CLBLL_X33Y87 CLBLL 2
		(primitive_site SLICE_X50Y87 SLICEL internal 45)
		(primitive_site SLICE_X51Y87 SLICEL internal 45)
	)
	(tile 34 86 INT_X34Y87 INT 1
		(primitive_site TIEOFF_X37Y87 TIEOFF internal 2)
	)
	(tile 34 87 CLBLL_X34Y87 CLBLL 2
		(primitive_site SLICE_X52Y87 SLICEL internal 45)
		(primitive_site SLICE_X53Y87 SLICEL internal 45)
	)
	(tile 34 88 INT_X35Y87 INT 1
		(primitive_site TIEOFF_X38Y87 TIEOFF internal 2)
	)
	(tile 34 89 CLBLL_X35Y87 CLBLL 2
		(primitive_site SLICE_X54Y87 SLICEL internal 45)
		(primitive_site SLICE_X55Y87 SLICEL internal 45)
	)
	(tile 34 90 VFRAME_NOMON_X35Y87 VFRAME_NOMON 0
	)
	(tile 34 91 INT_X36Y87 INT 1
		(primitive_site TIEOFF_X39Y87 TIEOFF internal 2)
	)
	(tile 34 92 INT_INTERFACE_X36Y87 INT_INTERFACE 0
	)
	(tile 34 93 NULL_X93Y92 NULL 0
	)
	(tile 34 94 INT_X37Y87 INT 1
		(primitive_site TIEOFF_X40Y87 TIEOFF internal 2)
	)
	(tile 34 95 CLBLM_X37Y87 CLBLM 2
		(primitive_site SLICE_X56Y87 SLICEM internal 50)
		(primitive_site SLICE_X57Y87 SLICEL internal 45)
	)
	(tile 34 96 INT_X38Y87 INT 1
		(primitive_site TIEOFF_X41Y87 TIEOFF internal 2)
	)
	(tile 34 97 CLBLL_X38Y87 CLBLL 2
		(primitive_site SLICE_X58Y87 SLICEL internal 45)
		(primitive_site SLICE_X59Y87 SLICEL internal 45)
	)
	(tile 34 98 INT_X39Y87 INT 1
		(primitive_site TIEOFF_X42Y87 TIEOFF internal 2)
	)
	(tile 34 99 CLBLM_X39Y87 CLBLM 2
		(primitive_site SLICE_X60Y87 SLICEM internal 50)
		(primitive_site SLICE_X61Y87 SLICEL internal 45)
	)
	(tile 34 100 INT_X40Y87 INT 1
		(primitive_site TIEOFF_X43Y87 TIEOFF internal 2)
	)
	(tile 34 101 CLBLL_X40Y87 CLBLL 2
		(primitive_site SLICE_X62Y87 SLICEL internal 45)
		(primitive_site SLICE_X63Y87 SLICEL internal 45)
	)
	(tile 34 102 VBRK_X40Y87 VBRK 0
	)
	(tile 34 103 INT_X41Y87 INT 1
		(primitive_site TIEOFF_X44Y87 TIEOFF internal 2)
	)
	(tile 34 104 INT_INTERFACE_X41Y87 INT_INTERFACE 0
	)
	(tile 34 105 NULL_X105Y92 NULL 0
	)
	(tile 34 106 NULL_X106Y92 NULL 0
	)
	(tile 34 107 VBRK_X106Y92 VBRK 0
	)
	(tile 34 108 INT_X42Y87 INT 1
		(primitive_site TIEOFF_X45Y87 TIEOFF internal 2)
	)
	(tile 34 109 CLBLM_X42Y87 CLBLM 2
		(primitive_site SLICE_X64Y87 SLICEM internal 50)
		(primitive_site SLICE_X65Y87 SLICEL internal 45)
	)
	(tile 34 110 INT_X43Y87 INT 1
		(primitive_site TIEOFF_X46Y87 TIEOFF internal 2)
	)
	(tile 34 111 CLBLL_X43Y87 CLBLL 2
		(primitive_site SLICE_X66Y87 SLICEL internal 45)
		(primitive_site SLICE_X67Y87 SLICEL internal 45)
	)
	(tile 34 112 INT_X44Y87 INT 1
		(primitive_site TIEOFF_X47Y87 TIEOFF internal 2)
	)
	(tile 34 113 INT_INTERFACE_X44Y87 INT_INTERFACE 0
	)
	(tile 34 114 NULL_X114Y92 NULL 0
	)
	(tile 34 115 INT_X45Y87 INT 1
		(primitive_site TIEOFF_X48Y87 TIEOFF internal 2)
	)
	(tile 34 116 CLBLM_X45Y87 CLBLM 2
		(primitive_site SLICE_X68Y87 SLICEM internal 50)
		(primitive_site SLICE_X69Y87 SLICEL internal 45)
	)
	(tile 34 117 INT_X46Y87 INT 1
		(primitive_site TIEOFF_X49Y87 TIEOFF internal 2)
	)
	(tile 34 118 CLBLM_X46Y87 CLBLM 2
		(primitive_site SLICE_X70Y87 SLICEM internal 50)
		(primitive_site SLICE_X71Y87 SLICEL internal 45)
	)
	(tile 34 119 INT_X47Y87 INT 1
		(primitive_site TIEOFF_X50Y87 TIEOFF internal 2)
	)
	(tile 34 120 INT_INTERFACE_X47Y87 INT_INTERFACE 0
	)
	(tile 34 121 NULL_X121Y92 NULL 0
	)
	(tile 34 122 VBRK_X47Y87 VBRK 0
	)
	(tile 34 123 INT_X48Y87 INT 1
		(primitive_site TIEOFF_X52Y87 TIEOFF internal 2)
	)
	(tile 34 124 CLBLM_X48Y87 CLBLM 2
		(primitive_site SLICE_X72Y87 SLICEM internal 50)
		(primitive_site SLICE_X73Y87 SLICEL internal 45)
	)
	(tile 34 125 INT_X49Y87 INT 1
		(primitive_site TIEOFF_X53Y87 TIEOFF internal 2)
	)
	(tile 34 126 CLBLM_X49Y87 CLBLM 2
		(primitive_site SLICE_X74Y87 SLICEM internal 50)
		(primitive_site SLICE_X75Y87 SLICEL internal 45)
	)
	(tile 34 127 INT_X50Y87 INT 1
		(primitive_site TIEOFF_X54Y87 TIEOFF internal 2)
	)
	(tile 34 128 INT_INTERFACE_X50Y87 INT_INTERFACE 0
	)
	(tile 34 129 NULL_X129Y92 NULL 0
	)
	(tile 34 130 INT_X51Y87 INT 1
		(primitive_site TIEOFF_X55Y87 TIEOFF internal 2)
	)
	(tile 34 131 CLBLM_X51Y87 CLBLM 2
		(primitive_site SLICE_X76Y87 SLICEM internal 50)
		(primitive_site SLICE_X77Y87 SLICEL internal 45)
	)
	(tile 34 132 INT_X52Y87 INT 1
		(primitive_site TIEOFF_X56Y87 TIEOFF internal 2)
	)
	(tile 34 133 CLBLM_X52Y87 CLBLM 2
		(primitive_site SLICE_X78Y87 SLICEM internal 50)
		(primitive_site SLICE_X79Y87 SLICEL internal 45)
	)
	(tile 34 134 INT_X53Y87 INT 1
		(primitive_site TIEOFF_X57Y87 TIEOFF internal 2)
	)
	(tile 34 135 INT_INTERFACE_X53Y87 INT_INTERFACE 0
	)
	(tile 34 136 NULL_X136Y92 NULL 0
	)
	(tile 34 137 VBRK_X53Y87 VBRK 0
	)
	(tile 34 138 INT_X54Y87 INT 1
		(primitive_site TIEOFF_X59Y87 TIEOFF internal 2)
	)
	(tile 34 139 CLBLM_X54Y87 CLBLM 2
		(primitive_site SLICE_X80Y87 SLICEM internal 50)
		(primitive_site SLICE_X81Y87 SLICEL internal 45)
	)
	(tile 34 140 INT_X55Y87 INT 1
		(primitive_site TIEOFF_X60Y87 TIEOFF internal 2)
	)
	(tile 34 141 CLBLM_X55Y87 CLBLM 2
		(primitive_site SLICE_X82Y87 SLICEM internal 50)
		(primitive_site SLICE_X83Y87 SLICEL internal 45)
	)
	(tile 34 142 INT_X56Y87 INT 1
		(primitive_site TIEOFF_X61Y87 TIEOFF internal 2)
	)
	(tile 34 143 CLBLM_X56Y87 CLBLM 2
		(primitive_site SLICE_X84Y87 SLICEM internal 50)
		(primitive_site SLICE_X85Y87 SLICEL internal 45)
	)
	(tile 34 144 INT_X57Y87 INT 1
		(primitive_site TIEOFF_X62Y87 TIEOFF internal 2)
	)
	(tile 34 145 CLBLM_X57Y87 CLBLM 2
		(primitive_site SLICE_X86Y87 SLICEM internal 50)
		(primitive_site SLICE_X87Y87 SLICEL internal 45)
	)
	(tile 34 146 INT_X58Y87 INT 1
		(primitive_site TIEOFF_X63Y87 TIEOFF internal 2)
	)
	(tile 34 147 INT_INTERFACE_X58Y87 INT_INTERFACE 0
	)
	(tile 34 148 NULL_X148Y92 NULL 0
	)
	(tile 34 149 VBRK_X58Y87 VBRK 0
	)
	(tile 34 150 INT_X59Y87 INT 1
		(primitive_site TIEOFF_X65Y87 TIEOFF internal 2)
	)
	(tile 34 151 CLBLM_X59Y87 CLBLM 2
		(primitive_site SLICE_X88Y87 SLICEM internal 50)
		(primitive_site SLICE_X89Y87 SLICEL internal 45)
	)
	(tile 34 152 INT_X60Y87 INT 1
		(primitive_site TIEOFF_X66Y87 TIEOFF internal 2)
	)
	(tile 34 153 CLBLM_X60Y87 CLBLM 2
		(primitive_site SLICE_X90Y87 SLICEM internal 50)
		(primitive_site SLICE_X91Y87 SLICEL internal 45)
	)
	(tile 34 154 INT_X61Y87 INT 1
		(primitive_site TIEOFF_X67Y87 TIEOFF internal 2)
	)
	(tile 34 155 INT_INTERFACE_X61Y87 INT_INTERFACE 0
	)
	(tile 34 156 NULL_X156Y92 NULL 0
	)
	(tile 34 157 INT_X62Y87 INT 1
		(primitive_site TIEOFF_X68Y87 TIEOFF internal 2)
	)
	(tile 34 158 CLBLM_X62Y87 CLBLM 2
		(primitive_site SLICE_X92Y87 SLICEM internal 50)
		(primitive_site SLICE_X93Y87 SLICEL internal 45)
	)
	(tile 34 159 INT_X63Y87 INT 1
		(primitive_site TIEOFF_X69Y87 TIEOFF internal 2)
	)
	(tile 34 160 CLBLL_X63Y87 CLBLL 2
		(primitive_site SLICE_X94Y87 SLICEL internal 45)
		(primitive_site SLICE_X95Y87 SLICEL internal 45)
	)
	(tile 34 161 VBRK_X63Y87 VBRK 0
	)
	(tile 34 162 INT_X64Y87 INT 1
		(primitive_site TIEOFF_X70Y87 TIEOFF internal 2)
	)
	(tile 34 163 CLBLM_X64Y87 CLBLM 2
		(primitive_site SLICE_X96Y87 SLICEM internal 50)
		(primitive_site SLICE_X97Y87 SLICEL internal 45)
	)
	(tile 34 164 INT_X65Y87 INT 1
		(primitive_site TIEOFF_X71Y87 TIEOFF internal 2)
	)
	(tile 34 165 CLBLL_X65Y87 CLBLL 2
		(primitive_site SLICE_X98Y87 SLICEL internal 45)
		(primitive_site SLICE_X99Y87 SLICEL internal 45)
	)
	(tile 34 166 INT_X66Y87 INT 1
		(primitive_site TIEOFF_X72Y87 TIEOFF internal 2)
	)
	(tile 34 167 CLBLL_X66Y87 CLBLL 2
		(primitive_site SLICE_X100Y87 SLICEL internal 45)
		(primitive_site SLICE_X101Y87 SLICEL internal 45)
	)
	(tile 34 168 INT_X67Y87 INT 1
		(primitive_site TIEOFF_X73Y87 TIEOFF internal 2)
	)
	(tile 34 169 CLBLM_X67Y87 CLBLM 2
		(primitive_site SLICE_X102Y87 SLICEM internal 50)
		(primitive_site SLICE_X103Y87 SLICEL internal 45)
	)
	(tile 34 170 INT_X68Y87 INT 1
		(primitive_site TIEOFF_X74Y87 TIEOFF internal 2)
	)
	(tile 34 171 CLBLL_X68Y87 CLBLL 2
		(primitive_site SLICE_X104Y87 SLICEL internal 45)
		(primitive_site SLICE_X105Y87 SLICEL internal 45)
	)
	(tile 34 172 INT_X69Y87 INT 1
		(primitive_site TIEOFF_X75Y87 TIEOFF internal 2)
	)
	(tile 34 173 EMAC_INT_INTERFACE_X69Y87 EMAC_INT_INTERFACE 0
	)
	(tile 34 174 NULL_X174Y92 NULL 0
	)
	(tile 34 175 INT_X70Y87 INT 1
		(primitive_site TIEOFF_X76Y87 TIEOFF internal 2)
	)
	(tile 34 176 GTX_INT_INTERFACE_X70Y87 GTX_INT_INTERFACE 0
	)
	(tile 34 177 R_TERM_INT_X70Y87 R_TERM_INT 0
	)
	(tile 34 178 NULL_X178Y92 NULL 0
	)
	(tile 35 0 LIOB_X0Y86 LIOB 2
		(primitive_site IOB_X0Y86 IOBS unbonded 13)
		(primitive_site IOB_X0Y87 IOBM unbonded 13)
	)
	(tile 35 1 LIOI_X0Y86 LIOI 6
		(primitive_site IODELAY_X0Y86 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y86 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y87 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y87 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y87 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y86 OLOGICE1 internal 32)
	)
	(tile 35 2 L_TERM_INT_X0Y86 L_TERM_INT 0
	)
	(tile 35 3 INT_X0Y86 INT 1
		(primitive_site TIEOFF_X0Y86 TIEOFF internal 2)
	)
	(tile 35 4 IOI_L_INT_INTERFACE_X0Y86 IOI_L_INT_INTERFACE 0
	)
	(tile 35 5 VBRK_X0Y86 VBRK 0
	)
	(tile 35 6 INT_X1Y86 INT 1
		(primitive_site TIEOFF_X1Y86 TIEOFF internal 2)
	)
	(tile 35 7 CLBLM_X1Y86 CLBLM 2
		(primitive_site SLICE_X0Y86 SLICEM internal 50)
		(primitive_site SLICE_X1Y86 SLICEL internal 45)
	)
	(tile 35 8 INT_X2Y86 INT 1
		(primitive_site TIEOFF_X2Y86 TIEOFF internal 2)
	)
	(tile 35 9 CLBLL_X2Y86 CLBLL 2
		(primitive_site SLICE_X2Y86 SLICEL internal 45)
		(primitive_site SLICE_X3Y86 SLICEL internal 45)
	)
	(tile 35 10 INT_X3Y86 INT 1
		(primitive_site TIEOFF_X3Y86 TIEOFF internal 2)
	)
	(tile 35 11 CLBLM_X3Y86 CLBLM 2
		(primitive_site SLICE_X4Y86 SLICEM internal 50)
		(primitive_site SLICE_X5Y86 SLICEL internal 45)
	)
	(tile 35 12 INT_X4Y86 INT 1
		(primitive_site TIEOFF_X4Y86 TIEOFF internal 2)
	)
	(tile 35 13 CLBLL_X4Y86 CLBLL 2
		(primitive_site SLICE_X6Y86 SLICEL internal 45)
		(primitive_site SLICE_X7Y86 SLICEL internal 45)
	)
	(tile 35 14 INT_X5Y86 INT 1
		(primitive_site TIEOFF_X5Y86 TIEOFF internal 2)
	)
	(tile 35 15 INT_INTERFACE_X5Y86 INT_INTERFACE 0
	)
	(tile 35 16 NULL_X16Y91 NULL 0
	)
	(tile 35 17 INT_X6Y86 INT 1
		(primitive_site TIEOFF_X6Y86 TIEOFF internal 2)
	)
	(tile 35 18 CLBLM_X6Y86 CLBLM 2
		(primitive_site SLICE_X8Y86 SLICEM internal 50)
		(primitive_site SLICE_X9Y86 SLICEL internal 45)
	)
	(tile 35 19 INT_X7Y86 INT 1
		(primitive_site TIEOFF_X7Y86 TIEOFF internal 2)
	)
	(tile 35 20 CLBLM_X7Y86 CLBLM 2
		(primitive_site SLICE_X10Y86 SLICEM internal 50)
		(primitive_site SLICE_X11Y86 SLICEL internal 45)
	)
	(tile 35 21 VBRK_X7Y86 VBRK 0
	)
	(tile 35 22 INT_X8Y86 INT 1
		(primitive_site TIEOFF_X8Y86 TIEOFF internal 2)
	)
	(tile 35 23 INT_INTERFACE_X8Y86 INT_INTERFACE 0
	)
	(tile 35 24 NULL_X24Y91 NULL 0
	)
	(tile 35 25 INT_X9Y86 INT 1
		(primitive_site TIEOFF_X10Y86 TIEOFF internal 2)
	)
	(tile 35 26 CLBLM_X9Y86 CLBLM 2
		(primitive_site SLICE_X12Y86 SLICEM internal 50)
		(primitive_site SLICE_X13Y86 SLICEL internal 45)
	)
	(tile 35 27 INT_X10Y86 INT 1
		(primitive_site TIEOFF_X11Y86 TIEOFF internal 2)
	)
	(tile 35 28 CLBLM_X10Y86 CLBLM 2
		(primitive_site SLICE_X14Y86 SLICEM internal 50)
		(primitive_site SLICE_X15Y86 SLICEL internal 45)
	)
	(tile 35 29 INT_X11Y86 INT 1
		(primitive_site TIEOFF_X12Y86 TIEOFF internal 2)
	)
	(tile 35 30 CLBLM_X11Y86 CLBLM 2
		(primitive_site SLICE_X16Y86 SLICEM internal 50)
		(primitive_site SLICE_X17Y86 SLICEL internal 45)
	)
	(tile 35 31 INT_X12Y86 INT 1
		(primitive_site TIEOFF_X13Y86 TIEOFF internal 2)
	)
	(tile 35 32 CLBLM_X12Y86 CLBLM 2
		(primitive_site SLICE_X18Y86 SLICEM internal 50)
		(primitive_site SLICE_X19Y86 SLICEL internal 45)
	)
	(tile 35 33 VBRK_X12Y86 VBRK 0
	)
	(tile 35 34 INT_X13Y86 INT 1
		(primitive_site TIEOFF_X14Y86 TIEOFF internal 2)
	)
	(tile 35 35 INT_INTERFACE_X13Y86 INT_INTERFACE 0
	)
	(tile 35 36 NULL_X36Y91 NULL 0
	)
	(tile 35 37 INT_X14Y86 INT 1
		(primitive_site TIEOFF_X16Y86 TIEOFF internal 2)
	)
	(tile 35 38 CLBLM_X14Y86 CLBLM 2
		(primitive_site SLICE_X20Y86 SLICEM internal 50)
		(primitive_site SLICE_X21Y86 SLICEL internal 45)
	)
	(tile 35 39 INT_X15Y86 INT 1
		(primitive_site TIEOFF_X17Y86 TIEOFF internal 2)
	)
	(tile 35 40 CLBLM_X15Y86 CLBLM 2
		(primitive_site SLICE_X22Y86 SLICEM internal 50)
		(primitive_site SLICE_X23Y86 SLICEL internal 45)
	)
	(tile 35 41 INT_X16Y86 INT 1
		(primitive_site TIEOFF_X18Y86 TIEOFF internal 2)
	)
	(tile 35 42 INT_INTERFACE_X16Y86 INT_INTERFACE 0
	)
	(tile 35 43 NULL_X43Y91 NULL 0
	)
	(tile 35 44 INT_X17Y86 INT 1
		(primitive_site TIEOFF_X19Y86 TIEOFF internal 2)
	)
	(tile 35 45 CLBLM_X17Y86 CLBLM 2
		(primitive_site SLICE_X24Y86 SLICEM internal 50)
		(primitive_site SLICE_X25Y86 SLICEL internal 45)
	)
	(tile 35 46 INT_X18Y86 INT 1
		(primitive_site TIEOFF_X20Y86 TIEOFF internal 2)
	)
	(tile 35 47 CLBLM_X18Y86 CLBLM 2
		(primitive_site SLICE_X26Y86 SLICEM internal 50)
		(primitive_site SLICE_X27Y86 SLICEL internal 45)
	)
	(tile 35 48 VBRK_X18Y86 VBRK 0
	)
	(tile 35 49 INT_X19Y86 INT 1
		(primitive_site TIEOFF_X21Y86 TIEOFF internal 2)
	)
	(tile 35 50 INT_INTERFACE_X19Y86 INT_INTERFACE 0
	)
	(tile 35 51 NULL_X51Y91 NULL 0
	)
	(tile 35 52 INT_X20Y86 INT 1
		(primitive_site TIEOFF_X23Y86 TIEOFF internal 2)
	)
	(tile 35 53 CLBLM_X20Y86 CLBLM 2
		(primitive_site SLICE_X28Y86 SLICEM internal 50)
		(primitive_site SLICE_X29Y86 SLICEL internal 45)
	)
	(tile 35 54 INT_X21Y86 INT 1
		(primitive_site TIEOFF_X24Y86 TIEOFF internal 2)
	)
	(tile 35 55 CLBLM_X21Y86 CLBLM 2
		(primitive_site SLICE_X30Y86 SLICEM internal 50)
		(primitive_site SLICE_X31Y86 SLICEL internal 45)
	)
	(tile 35 56 INT_X22Y86 INT 1
		(primitive_site TIEOFF_X25Y86 TIEOFF internal 2)
	)
	(tile 35 57 INT_INTERFACE_X22Y86 INT_INTERFACE 0
	)
	(tile 35 58 NULL_X58Y91 NULL 0
	)
	(tile 35 59 INT_X23Y86 INT 1
		(primitive_site TIEOFF_X26Y86 TIEOFF internal 2)
	)
	(tile 35 60 CLBLM_X23Y86 CLBLM 2
		(primitive_site SLICE_X32Y86 SLICEM internal 50)
		(primitive_site SLICE_X33Y86 SLICEL internal 45)
	)
	(tile 35 61 INT_X24Y86 INT 1
		(primitive_site TIEOFF_X27Y86 TIEOFF internal 2)
	)
	(tile 35 62 CLBLL_X24Y86 CLBLL 2
		(primitive_site SLICE_X34Y86 SLICEL internal 45)
		(primitive_site SLICE_X35Y86 SLICEL internal 45)
	)
	(tile 35 63 VBRK_X24Y86 VBRK 0
	)
	(tile 35 64 LIOB_FT_X25Y86 LIOB_FT 2
		(primitive_site IOB_X1Y86 IOBS unbonded 13)
		(primitive_site IOB_X1Y87 IOBM unbonded 13)
	)
	(tile 35 65 LIOI_X25Y86 LIOI 6
		(primitive_site IODELAY_X1Y86 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y86 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y87 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y87 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y87 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y86 OLOGICE1 internal 32)
	)
	(tile 35 66 INT_X25Y86 INT 1
		(primitive_site TIEOFF_X28Y86 TIEOFF internal 2)
	)
	(tile 35 67 IOI_L_INT_INTERFACE_X25Y86 IOI_L_INT_INTERFACE 0
	)
	(tile 35 68 VBRK_X25Y86 VBRK 0
	)
	(tile 35 69 INT_X26Y86 INT 1
		(primitive_site TIEOFF_X29Y86 TIEOFF internal 2)
	)
	(tile 35 70 CLBLM_X26Y86 CLBLM 2
		(primitive_site SLICE_X36Y86 SLICEM internal 50)
		(primitive_site SLICE_X37Y86 SLICEL internal 45)
	)
	(tile 35 71 INT_X27Y86 INT 1
		(primitive_site TIEOFF_X30Y86 TIEOFF internal 2)
	)
	(tile 35 72 CLBLL_X27Y86 CLBLL 2
		(primitive_site SLICE_X38Y86 SLICEL internal 45)
		(primitive_site SLICE_X39Y86 SLICEL internal 45)
	)
	(tile 35 73 INT_X28Y86 INT 1
		(primitive_site TIEOFF_X31Y86 TIEOFF internal 2)
	)
	(tile 35 74 CLBLM_X28Y86 CLBLM 2
		(primitive_site SLICE_X40Y86 SLICEM internal 50)
		(primitive_site SLICE_X41Y86 SLICEL internal 45)
	)
	(tile 35 75 INT_X29Y86 INT 1
		(primitive_site TIEOFF_X32Y86 TIEOFF internal 2)
	)
	(tile 35 76 CLBLL_X29Y86 CLBLL 2
		(primitive_site SLICE_X42Y86 SLICEL internal 45)
		(primitive_site SLICE_X43Y86 SLICEL internal 45)
	)
	(tile 35 77 VBRK_X29Y86 VBRK 0
	)
	(tile 35 78 INT_X30Y86 INT 1
		(primitive_site TIEOFF_X33Y86 TIEOFF internal 2)
	)
	(tile 35 79 CLBLL_X30Y86 CLBLL 2
		(primitive_site SLICE_X44Y86 SLICEL internal 45)
		(primitive_site SLICE_X45Y86 SLICEL internal 45)
	)
	(tile 35 80 INT_X31Y86 INT 1
		(primitive_site TIEOFF_X34Y86 TIEOFF internal 2)
	)
	(tile 35 81 CLBLL_X31Y86 CLBLL 2
		(primitive_site SLICE_X46Y86 SLICEL internal 45)
		(primitive_site SLICE_X47Y86 SLICEL internal 45)
	)
	(tile 35 82 INT_X32Y86 INT 1
		(primitive_site TIEOFF_X35Y86 TIEOFF internal 2)
	)
	(tile 35 83 CLBLL_X32Y86 CLBLL 2
		(primitive_site SLICE_X48Y86 SLICEL internal 45)
		(primitive_site SLICE_X49Y86 SLICEL internal 45)
	)
	(tile 35 84 INT_X33Y86 INT 1
		(primitive_site TIEOFF_X36Y86 TIEOFF internal 2)
	)
	(tile 35 85 CLBLL_X33Y86 CLBLL 2
		(primitive_site SLICE_X50Y86 SLICEL internal 45)
		(primitive_site SLICE_X51Y86 SLICEL internal 45)
	)
	(tile 35 86 INT_X34Y86 INT 1
		(primitive_site TIEOFF_X37Y86 TIEOFF internal 2)
	)
	(tile 35 87 CLBLL_X34Y86 CLBLL 2
		(primitive_site SLICE_X52Y86 SLICEL internal 45)
		(primitive_site SLICE_X53Y86 SLICEL internal 45)
	)
	(tile 35 88 INT_X35Y86 INT 1
		(primitive_site TIEOFF_X38Y86 TIEOFF internal 2)
	)
	(tile 35 89 CLBLL_X35Y86 CLBLL 2
		(primitive_site SLICE_X54Y86 SLICEL internal 45)
		(primitive_site SLICE_X55Y86 SLICEL internal 45)
	)
	(tile 35 90 VFRAME_NOMON_X35Y86 VFRAME_NOMON 0
	)
	(tile 35 91 INT_X36Y86 INT 1
		(primitive_site TIEOFF_X39Y86 TIEOFF internal 2)
	)
	(tile 35 92 INT_INTERFACE_X36Y86 INT_INTERFACE 0
	)
	(tile 35 93 NULL_X93Y91 NULL 0
	)
	(tile 35 94 INT_X37Y86 INT 1
		(primitive_site TIEOFF_X40Y86 TIEOFF internal 2)
	)
	(tile 35 95 CLBLM_X37Y86 CLBLM 2
		(primitive_site SLICE_X56Y86 SLICEM internal 50)
		(primitive_site SLICE_X57Y86 SLICEL internal 45)
	)
	(tile 35 96 INT_X38Y86 INT 1
		(primitive_site TIEOFF_X41Y86 TIEOFF internal 2)
	)
	(tile 35 97 CLBLL_X38Y86 CLBLL 2
		(primitive_site SLICE_X58Y86 SLICEL internal 45)
		(primitive_site SLICE_X59Y86 SLICEL internal 45)
	)
	(tile 35 98 INT_X39Y86 INT 1
		(primitive_site TIEOFF_X42Y86 TIEOFF internal 2)
	)
	(tile 35 99 CLBLM_X39Y86 CLBLM 2
		(primitive_site SLICE_X60Y86 SLICEM internal 50)
		(primitive_site SLICE_X61Y86 SLICEL internal 45)
	)
	(tile 35 100 INT_X40Y86 INT 1
		(primitive_site TIEOFF_X43Y86 TIEOFF internal 2)
	)
	(tile 35 101 CLBLL_X40Y86 CLBLL 2
		(primitive_site SLICE_X62Y86 SLICEL internal 45)
		(primitive_site SLICE_X63Y86 SLICEL internal 45)
	)
	(tile 35 102 VBRK_X40Y86 VBRK 0
	)
	(tile 35 103 INT_X41Y86 INT 1
		(primitive_site TIEOFF_X44Y86 TIEOFF internal 2)
	)
	(tile 35 104 INT_INTERFACE_X41Y86 INT_INTERFACE 0
	)
	(tile 35 105 RIOI_X41Y86 RIOI 6
		(primitive_site OLOGIC_X2Y86 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y86 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y86 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y87 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y87 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y87 ILOGICE1 internal 28)
	)
	(tile 35 106 RIOB_X41Y86 RIOB 2
		(primitive_site IOB_X2Y86 IOBS unbonded 13)
		(primitive_site IOB_X2Y87 IOBM unbonded 13)
	)
	(tile 35 107 VBRK_X41Y86 VBRK 0
	)
	(tile 35 108 INT_X42Y86 INT 1
		(primitive_site TIEOFF_X45Y86 TIEOFF internal 2)
	)
	(tile 35 109 CLBLM_X42Y86 CLBLM 2
		(primitive_site SLICE_X64Y86 SLICEM internal 50)
		(primitive_site SLICE_X65Y86 SLICEL internal 45)
	)
	(tile 35 110 INT_X43Y86 INT 1
		(primitive_site TIEOFF_X46Y86 TIEOFF internal 2)
	)
	(tile 35 111 CLBLL_X43Y86 CLBLL 2
		(primitive_site SLICE_X66Y86 SLICEL internal 45)
		(primitive_site SLICE_X67Y86 SLICEL internal 45)
	)
	(tile 35 112 INT_X44Y86 INT 1
		(primitive_site TIEOFF_X47Y86 TIEOFF internal 2)
	)
	(tile 35 113 INT_INTERFACE_X44Y86 INT_INTERFACE 0
	)
	(tile 35 114 NULL_X114Y91 NULL 0
	)
	(tile 35 115 INT_X45Y86 INT 1
		(primitive_site TIEOFF_X48Y86 TIEOFF internal 2)
	)
	(tile 35 116 CLBLM_X45Y86 CLBLM 2
		(primitive_site SLICE_X68Y86 SLICEM internal 50)
		(primitive_site SLICE_X69Y86 SLICEL internal 45)
	)
	(tile 35 117 INT_X46Y86 INT 1
		(primitive_site TIEOFF_X49Y86 TIEOFF internal 2)
	)
	(tile 35 118 CLBLM_X46Y86 CLBLM 2
		(primitive_site SLICE_X70Y86 SLICEM internal 50)
		(primitive_site SLICE_X71Y86 SLICEL internal 45)
	)
	(tile 35 119 INT_X47Y86 INT 1
		(primitive_site TIEOFF_X50Y86 TIEOFF internal 2)
	)
	(tile 35 120 INT_INTERFACE_X47Y86 INT_INTERFACE 0
	)
	(tile 35 121 NULL_X121Y91 NULL 0
	)
	(tile 35 122 VBRK_X47Y86 VBRK 0
	)
	(tile 35 123 INT_X48Y86 INT 1
		(primitive_site TIEOFF_X52Y86 TIEOFF internal 2)
	)
	(tile 35 124 CLBLM_X48Y86 CLBLM 2
		(primitive_site SLICE_X72Y86 SLICEM internal 50)
		(primitive_site SLICE_X73Y86 SLICEL internal 45)
	)
	(tile 35 125 INT_X49Y86 INT 1
		(primitive_site TIEOFF_X53Y86 TIEOFF internal 2)
	)
	(tile 35 126 CLBLM_X49Y86 CLBLM 2
		(primitive_site SLICE_X74Y86 SLICEM internal 50)
		(primitive_site SLICE_X75Y86 SLICEL internal 45)
	)
	(tile 35 127 INT_X50Y86 INT 1
		(primitive_site TIEOFF_X54Y86 TIEOFF internal 2)
	)
	(tile 35 128 INT_INTERFACE_X50Y86 INT_INTERFACE 0
	)
	(tile 35 129 NULL_X129Y91 NULL 0
	)
	(tile 35 130 INT_X51Y86 INT 1
		(primitive_site TIEOFF_X55Y86 TIEOFF internal 2)
	)
	(tile 35 131 CLBLM_X51Y86 CLBLM 2
		(primitive_site SLICE_X76Y86 SLICEM internal 50)
		(primitive_site SLICE_X77Y86 SLICEL internal 45)
	)
	(tile 35 132 INT_X52Y86 INT 1
		(primitive_site TIEOFF_X56Y86 TIEOFF internal 2)
	)
	(tile 35 133 CLBLM_X52Y86 CLBLM 2
		(primitive_site SLICE_X78Y86 SLICEM internal 50)
		(primitive_site SLICE_X79Y86 SLICEL internal 45)
	)
	(tile 35 134 INT_X53Y86 INT 1
		(primitive_site TIEOFF_X57Y86 TIEOFF internal 2)
	)
	(tile 35 135 INT_INTERFACE_X53Y86 INT_INTERFACE 0
	)
	(tile 35 136 NULL_X136Y91 NULL 0
	)
	(tile 35 137 VBRK_X53Y86 VBRK 0
	)
	(tile 35 138 INT_X54Y86 INT 1
		(primitive_site TIEOFF_X59Y86 TIEOFF internal 2)
	)
	(tile 35 139 CLBLM_X54Y86 CLBLM 2
		(primitive_site SLICE_X80Y86 SLICEM internal 50)
		(primitive_site SLICE_X81Y86 SLICEL internal 45)
	)
	(tile 35 140 INT_X55Y86 INT 1
		(primitive_site TIEOFF_X60Y86 TIEOFF internal 2)
	)
	(tile 35 141 CLBLM_X55Y86 CLBLM 2
		(primitive_site SLICE_X82Y86 SLICEM internal 50)
		(primitive_site SLICE_X83Y86 SLICEL internal 45)
	)
	(tile 35 142 INT_X56Y86 INT 1
		(primitive_site TIEOFF_X61Y86 TIEOFF internal 2)
	)
	(tile 35 143 CLBLM_X56Y86 CLBLM 2
		(primitive_site SLICE_X84Y86 SLICEM internal 50)
		(primitive_site SLICE_X85Y86 SLICEL internal 45)
	)
	(tile 35 144 INT_X57Y86 INT 1
		(primitive_site TIEOFF_X62Y86 TIEOFF internal 2)
	)
	(tile 35 145 CLBLM_X57Y86 CLBLM 2
		(primitive_site SLICE_X86Y86 SLICEM internal 50)
		(primitive_site SLICE_X87Y86 SLICEL internal 45)
	)
	(tile 35 146 INT_X58Y86 INT 1
		(primitive_site TIEOFF_X63Y86 TIEOFF internal 2)
	)
	(tile 35 147 INT_INTERFACE_X58Y86 INT_INTERFACE 0
	)
	(tile 35 148 NULL_X148Y91 NULL 0
	)
	(tile 35 149 VBRK_X58Y86 VBRK 0
	)
	(tile 35 150 INT_X59Y86 INT 1
		(primitive_site TIEOFF_X65Y86 TIEOFF internal 2)
	)
	(tile 35 151 CLBLM_X59Y86 CLBLM 2
		(primitive_site SLICE_X88Y86 SLICEM internal 50)
		(primitive_site SLICE_X89Y86 SLICEL internal 45)
	)
	(tile 35 152 INT_X60Y86 INT 1
		(primitive_site TIEOFF_X66Y86 TIEOFF internal 2)
	)
	(tile 35 153 CLBLM_X60Y86 CLBLM 2
		(primitive_site SLICE_X90Y86 SLICEM internal 50)
		(primitive_site SLICE_X91Y86 SLICEL internal 45)
	)
	(tile 35 154 INT_X61Y86 INT 1
		(primitive_site TIEOFF_X67Y86 TIEOFF internal 2)
	)
	(tile 35 155 INT_INTERFACE_X61Y86 INT_INTERFACE 0
	)
	(tile 35 156 NULL_X156Y91 NULL 0
	)
	(tile 35 157 INT_X62Y86 INT 1
		(primitive_site TIEOFF_X68Y86 TIEOFF internal 2)
	)
	(tile 35 158 CLBLM_X62Y86 CLBLM 2
		(primitive_site SLICE_X92Y86 SLICEM internal 50)
		(primitive_site SLICE_X93Y86 SLICEL internal 45)
	)
	(tile 35 159 INT_X63Y86 INT 1
		(primitive_site TIEOFF_X69Y86 TIEOFF internal 2)
	)
	(tile 35 160 CLBLL_X63Y86 CLBLL 2
		(primitive_site SLICE_X94Y86 SLICEL internal 45)
		(primitive_site SLICE_X95Y86 SLICEL internal 45)
	)
	(tile 35 161 VBRK_X63Y86 VBRK 0
	)
	(tile 35 162 INT_X64Y86 INT 1
		(primitive_site TIEOFF_X70Y86 TIEOFF internal 2)
	)
	(tile 35 163 CLBLM_X64Y86 CLBLM 2
		(primitive_site SLICE_X96Y86 SLICEM internal 50)
		(primitive_site SLICE_X97Y86 SLICEL internal 45)
	)
	(tile 35 164 INT_X65Y86 INT 1
		(primitive_site TIEOFF_X71Y86 TIEOFF internal 2)
	)
	(tile 35 165 CLBLL_X65Y86 CLBLL 2
		(primitive_site SLICE_X98Y86 SLICEL internal 45)
		(primitive_site SLICE_X99Y86 SLICEL internal 45)
	)
	(tile 35 166 INT_X66Y86 INT 1
		(primitive_site TIEOFF_X72Y86 TIEOFF internal 2)
	)
	(tile 35 167 CLBLL_X66Y86 CLBLL 2
		(primitive_site SLICE_X100Y86 SLICEL internal 45)
		(primitive_site SLICE_X101Y86 SLICEL internal 45)
	)
	(tile 35 168 INT_X67Y86 INT 1
		(primitive_site TIEOFF_X73Y86 TIEOFF internal 2)
	)
	(tile 35 169 CLBLM_X67Y86 CLBLM 2
		(primitive_site SLICE_X102Y86 SLICEM internal 50)
		(primitive_site SLICE_X103Y86 SLICEL internal 45)
	)
	(tile 35 170 INT_X68Y86 INT 1
		(primitive_site TIEOFF_X74Y86 TIEOFF internal 2)
	)
	(tile 35 171 CLBLL_X68Y86 CLBLL 2
		(primitive_site SLICE_X104Y86 SLICEL internal 45)
		(primitive_site SLICE_X105Y86 SLICEL internal 45)
	)
	(tile 35 172 INT_X69Y86 INT 1
		(primitive_site TIEOFF_X75Y86 TIEOFF internal 2)
	)
	(tile 35 173 EMAC_INT_INTERFACE_X69Y86 EMAC_INT_INTERFACE 0
	)
	(tile 35 174 NULL_X174Y91 NULL 0
	)
	(tile 35 175 INT_X70Y86 INT 1
		(primitive_site TIEOFF_X76Y86 TIEOFF internal 2)
	)
	(tile 35 176 GTX_INT_INTERFACE_X70Y86 GTX_INT_INTERFACE 0
	)
	(tile 35 177 R_TERM_INT_X70Y86 R_TERM_INT 0
	)
	(tile 35 178 NULL_X178Y91 NULL 0
	)
	(tile 36 0 NULL_X0Y90 NULL 0
	)
	(tile 36 1 NULL_X1Y90 NULL 0
	)
	(tile 36 2 L_TERM_INT_X0Y85 L_TERM_INT 0
	)
	(tile 36 3 INT_X0Y85 INT 1
		(primitive_site TIEOFF_X0Y85 TIEOFF internal 2)
	)
	(tile 36 4 IOI_L_INT_INTERFACE_X0Y85 IOI_L_INT_INTERFACE 0
	)
	(tile 36 5 VBRK_X0Y85 VBRK 0
	)
	(tile 36 6 INT_X1Y85 INT 1
		(primitive_site TIEOFF_X1Y85 TIEOFF internal 2)
	)
	(tile 36 7 CLBLM_X1Y85 CLBLM 2
		(primitive_site SLICE_X0Y85 SLICEM internal 50)
		(primitive_site SLICE_X1Y85 SLICEL internal 45)
	)
	(tile 36 8 INT_X2Y85 INT 1
		(primitive_site TIEOFF_X2Y85 TIEOFF internal 2)
	)
	(tile 36 9 CLBLL_X2Y85 CLBLL 2
		(primitive_site SLICE_X2Y85 SLICEL internal 45)
		(primitive_site SLICE_X3Y85 SLICEL internal 45)
	)
	(tile 36 10 INT_X3Y85 INT 1
		(primitive_site TIEOFF_X3Y85 TIEOFF internal 2)
	)
	(tile 36 11 CLBLM_X3Y85 CLBLM 2
		(primitive_site SLICE_X4Y85 SLICEM internal 50)
		(primitive_site SLICE_X5Y85 SLICEL internal 45)
	)
	(tile 36 12 INT_X4Y85 INT 1
		(primitive_site TIEOFF_X4Y85 TIEOFF internal 2)
	)
	(tile 36 13 CLBLL_X4Y85 CLBLL 2
		(primitive_site SLICE_X6Y85 SLICEL internal 45)
		(primitive_site SLICE_X7Y85 SLICEL internal 45)
	)
	(tile 36 14 INT_X5Y85 INT 1
		(primitive_site TIEOFF_X5Y85 TIEOFF internal 2)
	)
	(tile 36 15 INT_INTERFACE_X5Y85 INT_INTERFACE 0
	)
	(tile 36 16 BRAM_X5Y85 BRAM 3
		(primitive_site RAMB18_X0Y34 FIFO18E1 internal 158)
		(primitive_site RAMB18_X0Y35 RAMB18E1 internal 158)
		(primitive_site RAMB36_X0Y17 RAMBFIFO36E1 internal 356)
	)
	(tile 36 17 INT_X6Y85 INT 1
		(primitive_site TIEOFF_X6Y85 TIEOFF internal 2)
	)
	(tile 36 18 CLBLM_X6Y85 CLBLM 2
		(primitive_site SLICE_X8Y85 SLICEM internal 50)
		(primitive_site SLICE_X9Y85 SLICEL internal 45)
	)
	(tile 36 19 INT_X7Y85 INT 1
		(primitive_site TIEOFF_X7Y85 TIEOFF internal 2)
	)
	(tile 36 20 CLBLM_X7Y85 CLBLM 2
		(primitive_site SLICE_X10Y85 SLICEM internal 50)
		(primitive_site SLICE_X11Y85 SLICEL internal 45)
	)
	(tile 36 21 VBRK_X7Y85 VBRK 0
	)
	(tile 36 22 INT_X8Y85 INT 1
		(primitive_site TIEOFF_X8Y85 TIEOFF internal 2)
	)
	(tile 36 23 INT_INTERFACE_X8Y85 INT_INTERFACE 0
	)
	(tile 36 24 DSP_X8Y85 DSP 3
		(primitive_site DSP48_X0Y34 DSP48E1 internal 417)
		(primitive_site DSP48_X0Y35 DSP48E1 internal 417)
		(primitive_site TIEOFF_X9Y85 TIEOFF internal 2)
	)
	(tile 36 25 INT_X9Y85 INT 1
		(primitive_site TIEOFF_X10Y85 TIEOFF internal 2)
	)
	(tile 36 26 CLBLM_X9Y85 CLBLM 2
		(primitive_site SLICE_X12Y85 SLICEM internal 50)
		(primitive_site SLICE_X13Y85 SLICEL internal 45)
	)
	(tile 36 27 INT_X10Y85 INT 1
		(primitive_site TIEOFF_X11Y85 TIEOFF internal 2)
	)
	(tile 36 28 CLBLM_X10Y85 CLBLM 2
		(primitive_site SLICE_X14Y85 SLICEM internal 50)
		(primitive_site SLICE_X15Y85 SLICEL internal 45)
	)
	(tile 36 29 INT_X11Y85 INT 1
		(primitive_site TIEOFF_X12Y85 TIEOFF internal 2)
	)
	(tile 36 30 CLBLM_X11Y85 CLBLM 2
		(primitive_site SLICE_X16Y85 SLICEM internal 50)
		(primitive_site SLICE_X17Y85 SLICEL internal 45)
	)
	(tile 36 31 INT_X12Y85 INT 1
		(primitive_site TIEOFF_X13Y85 TIEOFF internal 2)
	)
	(tile 36 32 CLBLM_X12Y85 CLBLM 2
		(primitive_site SLICE_X18Y85 SLICEM internal 50)
		(primitive_site SLICE_X19Y85 SLICEL internal 45)
	)
	(tile 36 33 VBRK_X12Y85 VBRK 0
	)
	(tile 36 34 INT_X13Y85 INT 1
		(primitive_site TIEOFF_X14Y85 TIEOFF internal 2)
	)
	(tile 36 35 INT_INTERFACE_X13Y85 INT_INTERFACE 0
	)
	(tile 36 36 DSP_X13Y85 DSP 3
		(primitive_site DSP48_X1Y34 DSP48E1 internal 417)
		(primitive_site DSP48_X1Y35 DSP48E1 internal 417)
		(primitive_site TIEOFF_X15Y85 TIEOFF internal 2)
	)
	(tile 36 37 INT_X14Y85 INT 1
		(primitive_site TIEOFF_X16Y85 TIEOFF internal 2)
	)
	(tile 36 38 CLBLM_X14Y85 CLBLM 2
		(primitive_site SLICE_X20Y85 SLICEM internal 50)
		(primitive_site SLICE_X21Y85 SLICEL internal 45)
	)
	(tile 36 39 INT_X15Y85 INT 1
		(primitive_site TIEOFF_X17Y85 TIEOFF internal 2)
	)
	(tile 36 40 CLBLM_X15Y85 CLBLM 2
		(primitive_site SLICE_X22Y85 SLICEM internal 50)
		(primitive_site SLICE_X23Y85 SLICEL internal 45)
	)
	(tile 36 41 INT_X16Y85 INT 1
		(primitive_site TIEOFF_X18Y85 TIEOFF internal 2)
	)
	(tile 36 42 INT_INTERFACE_X16Y85 INT_INTERFACE 0
	)
	(tile 36 43 BRAM_X16Y85 BRAM 3
		(primitive_site RAMB18_X1Y34 FIFO18E1 internal 158)
		(primitive_site RAMB18_X1Y35 RAMB18E1 internal 158)
		(primitive_site RAMB36_X1Y17 RAMBFIFO36E1 internal 356)
	)
	(tile 36 44 INT_X17Y85 INT 1
		(primitive_site TIEOFF_X19Y85 TIEOFF internal 2)
	)
	(tile 36 45 CLBLM_X17Y85 CLBLM 2
		(primitive_site SLICE_X24Y85 SLICEM internal 50)
		(primitive_site SLICE_X25Y85 SLICEL internal 45)
	)
	(tile 36 46 INT_X18Y85 INT 1
		(primitive_site TIEOFF_X20Y85 TIEOFF internal 2)
	)
	(tile 36 47 CLBLM_X18Y85 CLBLM 2
		(primitive_site SLICE_X26Y85 SLICEM internal 50)
		(primitive_site SLICE_X27Y85 SLICEL internal 45)
	)
	(tile 36 48 VBRK_X18Y85 VBRK 0
	)
	(tile 36 49 INT_X19Y85 INT 1
		(primitive_site TIEOFF_X21Y85 TIEOFF internal 2)
	)
	(tile 36 50 INT_INTERFACE_X19Y85 INT_INTERFACE 0
	)
	(tile 36 51 DSP_X19Y85 DSP 3
		(primitive_site DSP48_X2Y34 DSP48E1 internal 417)
		(primitive_site DSP48_X2Y35 DSP48E1 internal 417)
		(primitive_site TIEOFF_X22Y85 TIEOFF internal 2)
	)
	(tile 36 52 INT_X20Y85 INT 1
		(primitive_site TIEOFF_X23Y85 TIEOFF internal 2)
	)
	(tile 36 53 CLBLM_X20Y85 CLBLM 2
		(primitive_site SLICE_X28Y85 SLICEM internal 50)
		(primitive_site SLICE_X29Y85 SLICEL internal 45)
	)
	(tile 36 54 INT_X21Y85 INT 1
		(primitive_site TIEOFF_X24Y85 TIEOFF internal 2)
	)
	(tile 36 55 CLBLM_X21Y85 CLBLM 2
		(primitive_site SLICE_X30Y85 SLICEM internal 50)
		(primitive_site SLICE_X31Y85 SLICEL internal 45)
	)
	(tile 36 56 INT_X22Y85 INT 1
		(primitive_site TIEOFF_X25Y85 TIEOFF internal 2)
	)
	(tile 36 57 INT_INTERFACE_X22Y85 INT_INTERFACE 0
	)
	(tile 36 58 BRAM_X22Y85 BRAM 3
		(primitive_site RAMB18_X2Y34 FIFO18E1 internal 158)
		(primitive_site RAMB18_X2Y35 RAMB18E1 internal 158)
		(primitive_site RAMB36_X2Y17 RAMBFIFO36E1 internal 356)
	)
	(tile 36 59 INT_X23Y85 INT 1
		(primitive_site TIEOFF_X26Y85 TIEOFF internal 2)
	)
	(tile 36 60 CLBLM_X23Y85 CLBLM 2
		(primitive_site SLICE_X32Y85 SLICEM internal 50)
		(primitive_site SLICE_X33Y85 SLICEL internal 45)
	)
	(tile 36 61 INT_X24Y85 INT 1
		(primitive_site TIEOFF_X27Y85 TIEOFF internal 2)
	)
	(tile 36 62 CLBLL_X24Y85 CLBLL 2
		(primitive_site SLICE_X34Y85 SLICEL internal 45)
		(primitive_site SLICE_X35Y85 SLICEL internal 45)
	)
	(tile 36 63 VBRK_X24Y85 VBRK 0
	)
	(tile 36 64 NULL_X64Y90 NULL 0
	)
	(tile 36 65 NULL_X65Y90 NULL 0
	)
	(tile 36 66 INT_X25Y85 INT 1
		(primitive_site TIEOFF_X28Y85 TIEOFF internal 2)
	)
	(tile 36 67 IOI_L_INT_INTERFACE_X25Y85 IOI_L_INT_INTERFACE 0
	)
	(tile 36 68 VBRK_X25Y85 VBRK 0
	)
	(tile 36 69 INT_X26Y85 INT 1
		(primitive_site TIEOFF_X29Y85 TIEOFF internal 2)
	)
	(tile 36 70 CLBLM_X26Y85 CLBLM 2
		(primitive_site SLICE_X36Y85 SLICEM internal 50)
		(primitive_site SLICE_X37Y85 SLICEL internal 45)
	)
	(tile 36 71 INT_X27Y85 INT 1
		(primitive_site TIEOFF_X30Y85 TIEOFF internal 2)
	)
	(tile 36 72 CLBLL_X27Y85 CLBLL 2
		(primitive_site SLICE_X38Y85 SLICEL internal 45)
		(primitive_site SLICE_X39Y85 SLICEL internal 45)
	)
	(tile 36 73 INT_X28Y85 INT 1
		(primitive_site TIEOFF_X31Y85 TIEOFF internal 2)
	)
	(tile 36 74 CLBLM_X28Y85 CLBLM 2
		(primitive_site SLICE_X40Y85 SLICEM internal 50)
		(primitive_site SLICE_X41Y85 SLICEL internal 45)
	)
	(tile 36 75 INT_X29Y85 INT 1
		(primitive_site TIEOFF_X32Y85 TIEOFF internal 2)
	)
	(tile 36 76 CLBLL_X29Y85 CLBLL 2
		(primitive_site SLICE_X42Y85 SLICEL internal 45)
		(primitive_site SLICE_X43Y85 SLICEL internal 45)
	)
	(tile 36 77 VBRK_X29Y85 VBRK 0
	)
	(tile 36 78 INT_X30Y85 INT 1
		(primitive_site TIEOFF_X33Y85 TIEOFF internal 2)
	)
	(tile 36 79 CLBLL_X30Y85 CLBLL 2
		(primitive_site SLICE_X44Y85 SLICEL internal 45)
		(primitive_site SLICE_X45Y85 SLICEL internal 45)
	)
	(tile 36 80 INT_X31Y85 INT 1
		(primitive_site TIEOFF_X34Y85 TIEOFF internal 2)
	)
	(tile 36 81 CLBLL_X31Y85 CLBLL 2
		(primitive_site SLICE_X46Y85 SLICEL internal 45)
		(primitive_site SLICE_X47Y85 SLICEL internal 45)
	)
	(tile 36 82 INT_X32Y85 INT 1
		(primitive_site TIEOFF_X35Y85 TIEOFF internal 2)
	)
	(tile 36 83 CLBLL_X32Y85 CLBLL 2
		(primitive_site SLICE_X48Y85 SLICEL internal 45)
		(primitive_site SLICE_X49Y85 SLICEL internal 45)
	)
	(tile 36 84 INT_X33Y85 INT 1
		(primitive_site TIEOFF_X36Y85 TIEOFF internal 2)
	)
	(tile 36 85 CLBLL_X33Y85 CLBLL 2
		(primitive_site SLICE_X50Y85 SLICEL internal 45)
		(primitive_site SLICE_X51Y85 SLICEL internal 45)
	)
	(tile 36 86 INT_X34Y85 INT 1
		(primitive_site TIEOFF_X37Y85 TIEOFF internal 2)
	)
	(tile 36 87 CLBLL_X34Y85 CLBLL 2
		(primitive_site SLICE_X52Y85 SLICEL internal 45)
		(primitive_site SLICE_X53Y85 SLICEL internal 45)
	)
	(tile 36 88 INT_X35Y85 INT 1
		(primitive_site TIEOFF_X38Y85 TIEOFF internal 2)
	)
	(tile 36 89 CLBLL_X35Y85 CLBLL 2
		(primitive_site SLICE_X54Y85 SLICEL internal 45)
		(primitive_site SLICE_X55Y85 SLICEL internal 45)
	)
	(tile 36 90 VFRAME_NOMON_X35Y85 VFRAME_NOMON 0
	)
	(tile 36 91 INT_X36Y85 INT 1
		(primitive_site TIEOFF_X39Y85 TIEOFF internal 2)
	)
	(tile 36 92 INT_INTERFACE_X36Y85 INT_INTERFACE 0
	)
	(tile 36 93 NULL_X93Y90 NULL 0
	)
	(tile 36 94 INT_X37Y85 INT 1
		(primitive_site TIEOFF_X40Y85 TIEOFF internal 2)
	)
	(tile 36 95 CLBLM_X37Y85 CLBLM 2
		(primitive_site SLICE_X56Y85 SLICEM internal 50)
		(primitive_site SLICE_X57Y85 SLICEL internal 45)
	)
	(tile 36 96 INT_X38Y85 INT 1
		(primitive_site TIEOFF_X41Y85 TIEOFF internal 2)
	)
	(tile 36 97 CLBLL_X38Y85 CLBLL 2
		(primitive_site SLICE_X58Y85 SLICEL internal 45)
		(primitive_site SLICE_X59Y85 SLICEL internal 45)
	)
	(tile 36 98 INT_X39Y85 INT 1
		(primitive_site TIEOFF_X42Y85 TIEOFF internal 2)
	)
	(tile 36 99 CLBLM_X39Y85 CLBLM 2
		(primitive_site SLICE_X60Y85 SLICEM internal 50)
		(primitive_site SLICE_X61Y85 SLICEL internal 45)
	)
	(tile 36 100 INT_X40Y85 INT 1
		(primitive_site TIEOFF_X43Y85 TIEOFF internal 2)
	)
	(tile 36 101 CLBLL_X40Y85 CLBLL 2
		(primitive_site SLICE_X62Y85 SLICEL internal 45)
		(primitive_site SLICE_X63Y85 SLICEL internal 45)
	)
	(tile 36 102 VBRK_X40Y85 VBRK 0
	)
	(tile 36 103 INT_X41Y85 INT 1
		(primitive_site TIEOFF_X44Y85 TIEOFF internal 2)
	)
	(tile 36 104 INT_INTERFACE_X41Y85 INT_INTERFACE 0
	)
	(tile 36 105 NULL_X105Y90 NULL 0
	)
	(tile 36 106 NULL_X106Y90 NULL 0
	)
	(tile 36 107 VBRK_X106Y90 VBRK 0
	)
	(tile 36 108 INT_X42Y85 INT 1
		(primitive_site TIEOFF_X45Y85 TIEOFF internal 2)
	)
	(tile 36 109 CLBLM_X42Y85 CLBLM 2
		(primitive_site SLICE_X64Y85 SLICEM internal 50)
		(primitive_site SLICE_X65Y85 SLICEL internal 45)
	)
	(tile 36 110 INT_X43Y85 INT 1
		(primitive_site TIEOFF_X46Y85 TIEOFF internal 2)
	)
	(tile 36 111 CLBLL_X43Y85 CLBLL 2
		(primitive_site SLICE_X66Y85 SLICEL internal 45)
		(primitive_site SLICE_X67Y85 SLICEL internal 45)
	)
	(tile 36 112 INT_X44Y85 INT 1
		(primitive_site TIEOFF_X47Y85 TIEOFF internal 2)
	)
	(tile 36 113 INT_INTERFACE_X44Y85 INT_INTERFACE 0
	)
	(tile 36 114 BRAM_X44Y85 BRAM 3
		(primitive_site RAMB18_X3Y34 FIFO18E1 internal 158)
		(primitive_site RAMB18_X3Y35 RAMB18E1 internal 158)
		(primitive_site RAMB36_X3Y17 RAMBFIFO36E1 internal 356)
	)
	(tile 36 115 INT_X45Y85 INT 1
		(primitive_site TIEOFF_X48Y85 TIEOFF internal 2)
	)
	(tile 36 116 CLBLM_X45Y85 CLBLM 2
		(primitive_site SLICE_X68Y85 SLICEM internal 50)
		(primitive_site SLICE_X69Y85 SLICEL internal 45)
	)
	(tile 36 117 INT_X46Y85 INT 1
		(primitive_site TIEOFF_X49Y85 TIEOFF internal 2)
	)
	(tile 36 118 CLBLM_X46Y85 CLBLM 2
		(primitive_site SLICE_X70Y85 SLICEM internal 50)
		(primitive_site SLICE_X71Y85 SLICEL internal 45)
	)
	(tile 36 119 INT_X47Y85 INT 1
		(primitive_site TIEOFF_X50Y85 TIEOFF internal 2)
	)
	(tile 36 120 INT_INTERFACE_X47Y85 INT_INTERFACE 0
	)
	(tile 36 121 DSP_X47Y85 DSP 3
		(primitive_site DSP48_X3Y34 DSP48E1 internal 417)
		(primitive_site DSP48_X3Y35 DSP48E1 internal 417)
		(primitive_site TIEOFF_X51Y85 TIEOFF internal 2)
	)
	(tile 36 122 VBRK_X47Y85 VBRK 0
	)
	(tile 36 123 INT_X48Y85 INT 1
		(primitive_site TIEOFF_X52Y85 TIEOFF internal 2)
	)
	(tile 36 124 CLBLM_X48Y85 CLBLM 2
		(primitive_site SLICE_X72Y85 SLICEM internal 50)
		(primitive_site SLICE_X73Y85 SLICEL internal 45)
	)
	(tile 36 125 INT_X49Y85 INT 1
		(primitive_site TIEOFF_X53Y85 TIEOFF internal 2)
	)
	(tile 36 126 CLBLM_X49Y85 CLBLM 2
		(primitive_site SLICE_X74Y85 SLICEM internal 50)
		(primitive_site SLICE_X75Y85 SLICEL internal 45)
	)
	(tile 36 127 INT_X50Y85 INT 1
		(primitive_site TIEOFF_X54Y85 TIEOFF internal 2)
	)
	(tile 36 128 INT_INTERFACE_X50Y85 INT_INTERFACE 0
	)
	(tile 36 129 BRAM_X50Y85 BRAM 3
		(primitive_site RAMB18_X4Y34 FIFO18E1 internal 158)
		(primitive_site RAMB18_X4Y35 RAMB18E1 internal 158)
		(primitive_site RAMB36_X4Y17 RAMBFIFO36E1 internal 356)
	)
	(tile 36 130 INT_X51Y85 INT 1
		(primitive_site TIEOFF_X55Y85 TIEOFF internal 2)
	)
	(tile 36 131 CLBLM_X51Y85 CLBLM 2
		(primitive_site SLICE_X76Y85 SLICEM internal 50)
		(primitive_site SLICE_X77Y85 SLICEL internal 45)
	)
	(tile 36 132 INT_X52Y85 INT 1
		(primitive_site TIEOFF_X56Y85 TIEOFF internal 2)
	)
	(tile 36 133 CLBLM_X52Y85 CLBLM 2
		(primitive_site SLICE_X78Y85 SLICEM internal 50)
		(primitive_site SLICE_X79Y85 SLICEL internal 45)
	)
	(tile 36 134 INT_X53Y85 INT 1
		(primitive_site TIEOFF_X57Y85 TIEOFF internal 2)
	)
	(tile 36 135 INT_INTERFACE_X53Y85 INT_INTERFACE 0
	)
	(tile 36 136 DSP_X53Y85 DSP 3
		(primitive_site DSP48_X4Y34 DSP48E1 internal 417)
		(primitive_site DSP48_X4Y35 DSP48E1 internal 417)
		(primitive_site TIEOFF_X58Y85 TIEOFF internal 2)
	)
	(tile 36 137 VBRK_X53Y85 VBRK 0
	)
	(tile 36 138 INT_X54Y85 INT 1
		(primitive_site TIEOFF_X59Y85 TIEOFF internal 2)
	)
	(tile 36 139 CLBLM_X54Y85 CLBLM 2
		(primitive_site SLICE_X80Y85 SLICEM internal 50)
		(primitive_site SLICE_X81Y85 SLICEL internal 45)
	)
	(tile 36 140 INT_X55Y85 INT 1
		(primitive_site TIEOFF_X60Y85 TIEOFF internal 2)
	)
	(tile 36 141 CLBLM_X55Y85 CLBLM 2
		(primitive_site SLICE_X82Y85 SLICEM internal 50)
		(primitive_site SLICE_X83Y85 SLICEL internal 45)
	)
	(tile 36 142 INT_X56Y85 INT 1
		(primitive_site TIEOFF_X61Y85 TIEOFF internal 2)
	)
	(tile 36 143 CLBLM_X56Y85 CLBLM 2
		(primitive_site SLICE_X84Y85 SLICEM internal 50)
		(primitive_site SLICE_X85Y85 SLICEL internal 45)
	)
	(tile 36 144 INT_X57Y85 INT 1
		(primitive_site TIEOFF_X62Y85 TIEOFF internal 2)
	)
	(tile 36 145 CLBLM_X57Y85 CLBLM 2
		(primitive_site SLICE_X86Y85 SLICEM internal 50)
		(primitive_site SLICE_X87Y85 SLICEL internal 45)
	)
	(tile 36 146 INT_X58Y85 INT 1
		(primitive_site TIEOFF_X63Y85 TIEOFF internal 2)
	)
	(tile 36 147 INT_INTERFACE_X58Y85 INT_INTERFACE 0
	)
	(tile 36 148 DSP_X58Y85 DSP 3
		(primitive_site DSP48_X5Y34 DSP48E1 internal 417)
		(primitive_site DSP48_X5Y35 DSP48E1 internal 417)
		(primitive_site TIEOFF_X64Y85 TIEOFF internal 2)
	)
	(tile 36 149 VBRK_X58Y85 VBRK 0
	)
	(tile 36 150 INT_X59Y85 INT 1
		(primitive_site TIEOFF_X65Y85 TIEOFF internal 2)
	)
	(tile 36 151 CLBLM_X59Y85 CLBLM 2
		(primitive_site SLICE_X88Y85 SLICEM internal 50)
		(primitive_site SLICE_X89Y85 SLICEL internal 45)
	)
	(tile 36 152 INT_X60Y85 INT 1
		(primitive_site TIEOFF_X66Y85 TIEOFF internal 2)
	)
	(tile 36 153 CLBLM_X60Y85 CLBLM 2
		(primitive_site SLICE_X90Y85 SLICEM internal 50)
		(primitive_site SLICE_X91Y85 SLICEL internal 45)
	)
	(tile 36 154 INT_X61Y85 INT 1
		(primitive_site TIEOFF_X67Y85 TIEOFF internal 2)
	)
	(tile 36 155 INT_INTERFACE_X61Y85 INT_INTERFACE 0
	)
	(tile 36 156 BRAM_X61Y85 BRAM 3
		(primitive_site RAMB18_X5Y34 FIFO18E1 internal 158)
		(primitive_site RAMB18_X5Y35 RAMB18E1 internal 158)
		(primitive_site RAMB36_X5Y17 RAMBFIFO36E1 internal 356)
	)
	(tile 36 157 INT_X62Y85 INT 1
		(primitive_site TIEOFF_X68Y85 TIEOFF internal 2)
	)
	(tile 36 158 CLBLM_X62Y85 CLBLM 2
		(primitive_site SLICE_X92Y85 SLICEM internal 50)
		(primitive_site SLICE_X93Y85 SLICEL internal 45)
	)
	(tile 36 159 INT_X63Y85 INT 1
		(primitive_site TIEOFF_X69Y85 TIEOFF internal 2)
	)
	(tile 36 160 CLBLL_X63Y85 CLBLL 2
		(primitive_site SLICE_X94Y85 SLICEL internal 45)
		(primitive_site SLICE_X95Y85 SLICEL internal 45)
	)
	(tile 36 161 VBRK_X63Y85 VBRK 0
	)
	(tile 36 162 INT_X64Y85 INT 1
		(primitive_site TIEOFF_X70Y85 TIEOFF internal 2)
	)
	(tile 36 163 CLBLM_X64Y85 CLBLM 2
		(primitive_site SLICE_X96Y85 SLICEM internal 50)
		(primitive_site SLICE_X97Y85 SLICEL internal 45)
	)
	(tile 36 164 INT_X65Y85 INT 1
		(primitive_site TIEOFF_X71Y85 TIEOFF internal 2)
	)
	(tile 36 165 CLBLL_X65Y85 CLBLL 2
		(primitive_site SLICE_X98Y85 SLICEL internal 45)
		(primitive_site SLICE_X99Y85 SLICEL internal 45)
	)
	(tile 36 166 INT_X66Y85 INT 1
		(primitive_site TIEOFF_X72Y85 TIEOFF internal 2)
	)
	(tile 36 167 CLBLL_X66Y85 CLBLL 2
		(primitive_site SLICE_X100Y85 SLICEL internal 45)
		(primitive_site SLICE_X101Y85 SLICEL internal 45)
	)
	(tile 36 168 INT_X67Y85 INT 1
		(primitive_site TIEOFF_X73Y85 TIEOFF internal 2)
	)
	(tile 36 169 CLBLM_X67Y85 CLBLM 2
		(primitive_site SLICE_X102Y85 SLICEM internal 50)
		(primitive_site SLICE_X103Y85 SLICEL internal 45)
	)
	(tile 36 170 INT_X68Y85 INT 1
		(primitive_site TIEOFF_X74Y85 TIEOFF internal 2)
	)
	(tile 36 171 CLBLL_X68Y85 CLBLL 2
		(primitive_site SLICE_X104Y85 SLICEL internal 45)
		(primitive_site SLICE_X105Y85 SLICEL internal 45)
	)
	(tile 36 172 INT_X69Y85 INT 1
		(primitive_site TIEOFF_X75Y85 TIEOFF internal 2)
	)
	(tile 36 173 EMAC_INT_INTERFACE_X69Y85 EMAC_INT_INTERFACE 0
	)
	(tile 36 174 NULL_X174Y90 NULL 0
	)
	(tile 36 175 INT_X70Y85 INT 1
		(primitive_site TIEOFF_X76Y85 TIEOFF internal 2)
	)
	(tile 36 176 GTX_INT_INTERFACE_X70Y85 GTX_INT_INTERFACE 0
	)
	(tile 36 177 R_TERM_INT_X70Y85 R_TERM_INT 0
	)
	(tile 36 178 NULL_X178Y90 NULL 0
	)
	(tile 37 0 LIOB_X0Y84 LIOB 2
		(primitive_site IOB_X0Y84 IOBS unbonded 13)
		(primitive_site IOB_X0Y85 IOBM unbonded 13)
	)
	(tile 37 1 LIOI_X0Y84 LIOI 6
		(primitive_site IODELAY_X0Y84 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y84 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y85 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y85 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y85 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y84 OLOGICE1 internal 32)
	)
	(tile 37 2 L_TERM_INT_X0Y84 L_TERM_INT 0
	)
	(tile 37 3 INT_X0Y84 INT 1
		(primitive_site TIEOFF_X0Y84 TIEOFF internal 2)
	)
	(tile 37 4 IOI_L_INT_INTERFACE_X0Y84 IOI_L_INT_INTERFACE 0
	)
	(tile 37 5 VBRK_X0Y84 VBRK 0
	)
	(tile 37 6 INT_X1Y84 INT 1
		(primitive_site TIEOFF_X1Y84 TIEOFF internal 2)
	)
	(tile 37 7 CLBLM_X1Y84 CLBLM 2
		(primitive_site SLICE_X0Y84 SLICEM internal 50)
		(primitive_site SLICE_X1Y84 SLICEL internal 45)
	)
	(tile 37 8 INT_X2Y84 INT 1
		(primitive_site TIEOFF_X2Y84 TIEOFF internal 2)
	)
	(tile 37 9 CLBLL_X2Y84 CLBLL 2
		(primitive_site SLICE_X2Y84 SLICEL internal 45)
		(primitive_site SLICE_X3Y84 SLICEL internal 45)
	)
	(tile 37 10 INT_X3Y84 INT 1
		(primitive_site TIEOFF_X3Y84 TIEOFF internal 2)
	)
	(tile 37 11 CLBLM_X3Y84 CLBLM 2
		(primitive_site SLICE_X4Y84 SLICEM internal 50)
		(primitive_site SLICE_X5Y84 SLICEL internal 45)
	)
	(tile 37 12 INT_X4Y84 INT 1
		(primitive_site TIEOFF_X4Y84 TIEOFF internal 2)
	)
	(tile 37 13 CLBLL_X4Y84 CLBLL 2
		(primitive_site SLICE_X6Y84 SLICEL internal 45)
		(primitive_site SLICE_X7Y84 SLICEL internal 45)
	)
	(tile 37 14 INT_X5Y84 INT 1
		(primitive_site TIEOFF_X5Y84 TIEOFF internal 2)
	)
	(tile 37 15 INT_INTERFACE_X5Y84 INT_INTERFACE 0
	)
	(tile 37 16 NULL_X16Y89 NULL 0
	)
	(tile 37 17 INT_X6Y84 INT 1
		(primitive_site TIEOFF_X6Y84 TIEOFF internal 2)
	)
	(tile 37 18 CLBLM_X6Y84 CLBLM 2
		(primitive_site SLICE_X8Y84 SLICEM internal 50)
		(primitive_site SLICE_X9Y84 SLICEL internal 45)
	)
	(tile 37 19 INT_X7Y84 INT 1
		(primitive_site TIEOFF_X7Y84 TIEOFF internal 2)
	)
	(tile 37 20 CLBLM_X7Y84 CLBLM 2
		(primitive_site SLICE_X10Y84 SLICEM internal 50)
		(primitive_site SLICE_X11Y84 SLICEL internal 45)
	)
	(tile 37 21 VBRK_X7Y84 VBRK 0
	)
	(tile 37 22 INT_X8Y84 INT 1
		(primitive_site TIEOFF_X8Y84 TIEOFF internal 2)
	)
	(tile 37 23 INT_INTERFACE_X8Y84 INT_INTERFACE 0
	)
	(tile 37 24 NULL_X24Y89 NULL 0
	)
	(tile 37 25 INT_X9Y84 INT 1
		(primitive_site TIEOFF_X10Y84 TIEOFF internal 2)
	)
	(tile 37 26 CLBLM_X9Y84 CLBLM 2
		(primitive_site SLICE_X12Y84 SLICEM internal 50)
		(primitive_site SLICE_X13Y84 SLICEL internal 45)
	)
	(tile 37 27 INT_X10Y84 INT 1
		(primitive_site TIEOFF_X11Y84 TIEOFF internal 2)
	)
	(tile 37 28 CLBLM_X10Y84 CLBLM 2
		(primitive_site SLICE_X14Y84 SLICEM internal 50)
		(primitive_site SLICE_X15Y84 SLICEL internal 45)
	)
	(tile 37 29 INT_X11Y84 INT 1
		(primitive_site TIEOFF_X12Y84 TIEOFF internal 2)
	)
	(tile 37 30 CLBLM_X11Y84 CLBLM 2
		(primitive_site SLICE_X16Y84 SLICEM internal 50)
		(primitive_site SLICE_X17Y84 SLICEL internal 45)
	)
	(tile 37 31 INT_X12Y84 INT 1
		(primitive_site TIEOFF_X13Y84 TIEOFF internal 2)
	)
	(tile 37 32 CLBLM_X12Y84 CLBLM 2
		(primitive_site SLICE_X18Y84 SLICEM internal 50)
		(primitive_site SLICE_X19Y84 SLICEL internal 45)
	)
	(tile 37 33 VBRK_X12Y84 VBRK 0
	)
	(tile 37 34 INT_X13Y84 INT 1
		(primitive_site TIEOFF_X14Y84 TIEOFF internal 2)
	)
	(tile 37 35 INT_INTERFACE_X13Y84 INT_INTERFACE 0
	)
	(tile 37 36 NULL_X36Y89 NULL 0
	)
	(tile 37 37 INT_X14Y84 INT 1
		(primitive_site TIEOFF_X16Y84 TIEOFF internal 2)
	)
	(tile 37 38 CLBLM_X14Y84 CLBLM 2
		(primitive_site SLICE_X20Y84 SLICEM internal 50)
		(primitive_site SLICE_X21Y84 SLICEL internal 45)
	)
	(tile 37 39 INT_X15Y84 INT 1
		(primitive_site TIEOFF_X17Y84 TIEOFF internal 2)
	)
	(tile 37 40 CLBLM_X15Y84 CLBLM 2
		(primitive_site SLICE_X22Y84 SLICEM internal 50)
		(primitive_site SLICE_X23Y84 SLICEL internal 45)
	)
	(tile 37 41 INT_X16Y84 INT 1
		(primitive_site TIEOFF_X18Y84 TIEOFF internal 2)
	)
	(tile 37 42 INT_INTERFACE_X16Y84 INT_INTERFACE 0
	)
	(tile 37 43 NULL_X43Y89 NULL 0
	)
	(tile 37 44 INT_X17Y84 INT 1
		(primitive_site TIEOFF_X19Y84 TIEOFF internal 2)
	)
	(tile 37 45 CLBLM_X17Y84 CLBLM 2
		(primitive_site SLICE_X24Y84 SLICEM internal 50)
		(primitive_site SLICE_X25Y84 SLICEL internal 45)
	)
	(tile 37 46 INT_X18Y84 INT 1
		(primitive_site TIEOFF_X20Y84 TIEOFF internal 2)
	)
	(tile 37 47 CLBLM_X18Y84 CLBLM 2
		(primitive_site SLICE_X26Y84 SLICEM internal 50)
		(primitive_site SLICE_X27Y84 SLICEL internal 45)
	)
	(tile 37 48 VBRK_X18Y84 VBRK 0
	)
	(tile 37 49 INT_X19Y84 INT 1
		(primitive_site TIEOFF_X21Y84 TIEOFF internal 2)
	)
	(tile 37 50 INT_INTERFACE_X19Y84 INT_INTERFACE 0
	)
	(tile 37 51 NULL_X51Y89 NULL 0
	)
	(tile 37 52 INT_X20Y84 INT 1
		(primitive_site TIEOFF_X23Y84 TIEOFF internal 2)
	)
	(tile 37 53 CLBLM_X20Y84 CLBLM 2
		(primitive_site SLICE_X28Y84 SLICEM internal 50)
		(primitive_site SLICE_X29Y84 SLICEL internal 45)
	)
	(tile 37 54 INT_X21Y84 INT 1
		(primitive_site TIEOFF_X24Y84 TIEOFF internal 2)
	)
	(tile 37 55 CLBLM_X21Y84 CLBLM 2
		(primitive_site SLICE_X30Y84 SLICEM internal 50)
		(primitive_site SLICE_X31Y84 SLICEL internal 45)
	)
	(tile 37 56 INT_X22Y84 INT 1
		(primitive_site TIEOFF_X25Y84 TIEOFF internal 2)
	)
	(tile 37 57 INT_INTERFACE_X22Y84 INT_INTERFACE 0
	)
	(tile 37 58 NULL_X58Y89 NULL 0
	)
	(tile 37 59 INT_X23Y84 INT 1
		(primitive_site TIEOFF_X26Y84 TIEOFF internal 2)
	)
	(tile 37 60 CLBLM_X23Y84 CLBLM 2
		(primitive_site SLICE_X32Y84 SLICEM internal 50)
		(primitive_site SLICE_X33Y84 SLICEL internal 45)
	)
	(tile 37 61 INT_X24Y84 INT 1
		(primitive_site TIEOFF_X27Y84 TIEOFF internal 2)
	)
	(tile 37 62 CLBLL_X24Y84 CLBLL 2
		(primitive_site SLICE_X34Y84 SLICEL internal 45)
		(primitive_site SLICE_X35Y84 SLICEL internal 45)
	)
	(tile 37 63 VBRK_X24Y84 VBRK 0
	)
	(tile 37 64 LIOB_FT_X25Y84 LIOB_FT 2
		(primitive_site IOB_X1Y84 IOBS unbonded 13)
		(primitive_site IOB_X1Y85 IOBM unbonded 13)
	)
	(tile 37 65 LIOI_X25Y84 LIOI 6
		(primitive_site IODELAY_X1Y84 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y84 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y85 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y85 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y85 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y84 OLOGICE1 internal 32)
	)
	(tile 37 66 INT_X25Y84 INT 1
		(primitive_site TIEOFF_X28Y84 TIEOFF internal 2)
	)
	(tile 37 67 IOI_L_INT_INTERFACE_X25Y84 IOI_L_INT_INTERFACE 0
	)
	(tile 37 68 VBRK_X25Y84 VBRK 0
	)
	(tile 37 69 INT_X26Y84 INT 1
		(primitive_site TIEOFF_X29Y84 TIEOFF internal 2)
	)
	(tile 37 70 CLBLM_X26Y84 CLBLM 2
		(primitive_site SLICE_X36Y84 SLICEM internal 50)
		(primitive_site SLICE_X37Y84 SLICEL internal 45)
	)
	(tile 37 71 INT_X27Y84 INT 1
		(primitive_site TIEOFF_X30Y84 TIEOFF internal 2)
	)
	(tile 37 72 CLBLL_X27Y84 CLBLL 2
		(primitive_site SLICE_X38Y84 SLICEL internal 45)
		(primitive_site SLICE_X39Y84 SLICEL internal 45)
	)
	(tile 37 73 INT_X28Y84 INT 1
		(primitive_site TIEOFF_X31Y84 TIEOFF internal 2)
	)
	(tile 37 74 CLBLM_X28Y84 CLBLM 2
		(primitive_site SLICE_X40Y84 SLICEM internal 50)
		(primitive_site SLICE_X41Y84 SLICEL internal 45)
	)
	(tile 37 75 INT_X29Y84 INT 1
		(primitive_site TIEOFF_X32Y84 TIEOFF internal 2)
	)
	(tile 37 76 CLBLL_X29Y84 CLBLL 2
		(primitive_site SLICE_X42Y84 SLICEL internal 45)
		(primitive_site SLICE_X43Y84 SLICEL internal 45)
	)
	(tile 37 77 VBRK_X29Y84 VBRK 0
	)
	(tile 37 78 INT_X30Y84 INT 1
		(primitive_site TIEOFF_X33Y84 TIEOFF internal 2)
	)
	(tile 37 79 CLBLL_X30Y84 CLBLL 2
		(primitive_site SLICE_X44Y84 SLICEL internal 45)
		(primitive_site SLICE_X45Y84 SLICEL internal 45)
	)
	(tile 37 80 INT_X31Y84 INT 1
		(primitive_site TIEOFF_X34Y84 TIEOFF internal 2)
	)
	(tile 37 81 CLBLL_X31Y84 CLBLL 2
		(primitive_site SLICE_X46Y84 SLICEL internal 45)
		(primitive_site SLICE_X47Y84 SLICEL internal 45)
	)
	(tile 37 82 INT_X32Y84 INT 1
		(primitive_site TIEOFF_X35Y84 TIEOFF internal 2)
	)
	(tile 37 83 CLBLL_X32Y84 CLBLL 2
		(primitive_site SLICE_X48Y84 SLICEL internal 45)
		(primitive_site SLICE_X49Y84 SLICEL internal 45)
	)
	(tile 37 84 INT_X33Y84 INT 1
		(primitive_site TIEOFF_X36Y84 TIEOFF internal 2)
	)
	(tile 37 85 CLBLL_X33Y84 CLBLL 2
		(primitive_site SLICE_X50Y84 SLICEL internal 45)
		(primitive_site SLICE_X51Y84 SLICEL internal 45)
	)
	(tile 37 86 INT_X34Y84 INT 1
		(primitive_site TIEOFF_X37Y84 TIEOFF internal 2)
	)
	(tile 37 87 CLBLL_X34Y84 CLBLL 2
		(primitive_site SLICE_X52Y84 SLICEL internal 45)
		(primitive_site SLICE_X53Y84 SLICEL internal 45)
	)
	(tile 37 88 INT_X35Y84 INT 1
		(primitive_site TIEOFF_X38Y84 TIEOFF internal 2)
	)
	(tile 37 89 CLBLL_X35Y84 CLBLL 2
		(primitive_site SLICE_X54Y84 SLICEL internal 45)
		(primitive_site SLICE_X55Y84 SLICEL internal 45)
	)
	(tile 37 90 VFRAME_NOMON_X35Y84 VFRAME_NOMON 0
	)
	(tile 37 91 INT_X36Y84 INT 1
		(primitive_site TIEOFF_X39Y84 TIEOFF internal 2)
	)
	(tile 37 92 INT_INTERFACE_X36Y84 INT_INTERFACE 0
	)
	(tile 37 93 NULL_X93Y89 NULL 0
	)
	(tile 37 94 INT_X37Y84 INT 1
		(primitive_site TIEOFF_X40Y84 TIEOFF internal 2)
	)
	(tile 37 95 CLBLM_X37Y84 CLBLM 2
		(primitive_site SLICE_X56Y84 SLICEM internal 50)
		(primitive_site SLICE_X57Y84 SLICEL internal 45)
	)
	(tile 37 96 INT_X38Y84 INT 1
		(primitive_site TIEOFF_X41Y84 TIEOFF internal 2)
	)
	(tile 37 97 CLBLL_X38Y84 CLBLL 2
		(primitive_site SLICE_X58Y84 SLICEL internal 45)
		(primitive_site SLICE_X59Y84 SLICEL internal 45)
	)
	(tile 37 98 INT_X39Y84 INT 1
		(primitive_site TIEOFF_X42Y84 TIEOFF internal 2)
	)
	(tile 37 99 CLBLM_X39Y84 CLBLM 2
		(primitive_site SLICE_X60Y84 SLICEM internal 50)
		(primitive_site SLICE_X61Y84 SLICEL internal 45)
	)
	(tile 37 100 INT_X40Y84 INT 1
		(primitive_site TIEOFF_X43Y84 TIEOFF internal 2)
	)
	(tile 37 101 CLBLL_X40Y84 CLBLL 2
		(primitive_site SLICE_X62Y84 SLICEL internal 45)
		(primitive_site SLICE_X63Y84 SLICEL internal 45)
	)
	(tile 37 102 VBRK_X40Y84 VBRK 0
	)
	(tile 37 103 INT_X41Y84 INT 1
		(primitive_site TIEOFF_X44Y84 TIEOFF internal 2)
	)
	(tile 37 104 INT_INTERFACE_X41Y84 INT_INTERFACE 0
	)
	(tile 37 105 RIOI_X41Y84 RIOI 6
		(primitive_site OLOGIC_X2Y84 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y84 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y84 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y85 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y85 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y85 ILOGICE1 internal 28)
	)
	(tile 37 106 RIOB_X41Y84 RIOB 2
		(primitive_site IOB_X2Y84 IOBS unbonded 13)
		(primitive_site IOB_X2Y85 IOBM unbonded 13)
	)
	(tile 37 107 VBRK_X41Y84 VBRK 0
	)
	(tile 37 108 INT_X42Y84 INT 1
		(primitive_site TIEOFF_X45Y84 TIEOFF internal 2)
	)
	(tile 37 109 CLBLM_X42Y84 CLBLM 2
		(primitive_site SLICE_X64Y84 SLICEM internal 50)
		(primitive_site SLICE_X65Y84 SLICEL internal 45)
	)
	(tile 37 110 INT_X43Y84 INT 1
		(primitive_site TIEOFF_X46Y84 TIEOFF internal 2)
	)
	(tile 37 111 CLBLL_X43Y84 CLBLL 2
		(primitive_site SLICE_X66Y84 SLICEL internal 45)
		(primitive_site SLICE_X67Y84 SLICEL internal 45)
	)
	(tile 37 112 INT_X44Y84 INT 1
		(primitive_site TIEOFF_X47Y84 TIEOFF internal 2)
	)
	(tile 37 113 INT_INTERFACE_X44Y84 INT_INTERFACE 0
	)
	(tile 37 114 NULL_X114Y89 NULL 0
	)
	(tile 37 115 INT_X45Y84 INT 1
		(primitive_site TIEOFF_X48Y84 TIEOFF internal 2)
	)
	(tile 37 116 CLBLM_X45Y84 CLBLM 2
		(primitive_site SLICE_X68Y84 SLICEM internal 50)
		(primitive_site SLICE_X69Y84 SLICEL internal 45)
	)
	(tile 37 117 INT_X46Y84 INT 1
		(primitive_site TIEOFF_X49Y84 TIEOFF internal 2)
	)
	(tile 37 118 CLBLM_X46Y84 CLBLM 2
		(primitive_site SLICE_X70Y84 SLICEM internal 50)
		(primitive_site SLICE_X71Y84 SLICEL internal 45)
	)
	(tile 37 119 INT_X47Y84 INT 1
		(primitive_site TIEOFF_X50Y84 TIEOFF internal 2)
	)
	(tile 37 120 INT_INTERFACE_X47Y84 INT_INTERFACE 0
	)
	(tile 37 121 NULL_X121Y89 NULL 0
	)
	(tile 37 122 VBRK_X47Y84 VBRK 0
	)
	(tile 37 123 INT_X48Y84 INT 1
		(primitive_site TIEOFF_X52Y84 TIEOFF internal 2)
	)
	(tile 37 124 CLBLM_X48Y84 CLBLM 2
		(primitive_site SLICE_X72Y84 SLICEM internal 50)
		(primitive_site SLICE_X73Y84 SLICEL internal 45)
	)
	(tile 37 125 INT_X49Y84 INT 1
		(primitive_site TIEOFF_X53Y84 TIEOFF internal 2)
	)
	(tile 37 126 CLBLM_X49Y84 CLBLM 2
		(primitive_site SLICE_X74Y84 SLICEM internal 50)
		(primitive_site SLICE_X75Y84 SLICEL internal 45)
	)
	(tile 37 127 INT_X50Y84 INT 1
		(primitive_site TIEOFF_X54Y84 TIEOFF internal 2)
	)
	(tile 37 128 INT_INTERFACE_X50Y84 INT_INTERFACE 0
	)
	(tile 37 129 NULL_X129Y89 NULL 0
	)
	(tile 37 130 INT_X51Y84 INT 1
		(primitive_site TIEOFF_X55Y84 TIEOFF internal 2)
	)
	(tile 37 131 CLBLM_X51Y84 CLBLM 2
		(primitive_site SLICE_X76Y84 SLICEM internal 50)
		(primitive_site SLICE_X77Y84 SLICEL internal 45)
	)
	(tile 37 132 INT_X52Y84 INT 1
		(primitive_site TIEOFF_X56Y84 TIEOFF internal 2)
	)
	(tile 37 133 CLBLM_X52Y84 CLBLM 2
		(primitive_site SLICE_X78Y84 SLICEM internal 50)
		(primitive_site SLICE_X79Y84 SLICEL internal 45)
	)
	(tile 37 134 INT_X53Y84 INT 1
		(primitive_site TIEOFF_X57Y84 TIEOFF internal 2)
	)
	(tile 37 135 INT_INTERFACE_X53Y84 INT_INTERFACE 0
	)
	(tile 37 136 NULL_X136Y89 NULL 0
	)
	(tile 37 137 VBRK_X53Y84 VBRK 0
	)
	(tile 37 138 INT_X54Y84 INT 1
		(primitive_site TIEOFF_X59Y84 TIEOFF internal 2)
	)
	(tile 37 139 CLBLM_X54Y84 CLBLM 2
		(primitive_site SLICE_X80Y84 SLICEM internal 50)
		(primitive_site SLICE_X81Y84 SLICEL internal 45)
	)
	(tile 37 140 INT_X55Y84 INT 1
		(primitive_site TIEOFF_X60Y84 TIEOFF internal 2)
	)
	(tile 37 141 CLBLM_X55Y84 CLBLM 2
		(primitive_site SLICE_X82Y84 SLICEM internal 50)
		(primitive_site SLICE_X83Y84 SLICEL internal 45)
	)
	(tile 37 142 INT_X56Y84 INT 1
		(primitive_site TIEOFF_X61Y84 TIEOFF internal 2)
	)
	(tile 37 143 CLBLM_X56Y84 CLBLM 2
		(primitive_site SLICE_X84Y84 SLICEM internal 50)
		(primitive_site SLICE_X85Y84 SLICEL internal 45)
	)
	(tile 37 144 INT_X57Y84 INT 1
		(primitive_site TIEOFF_X62Y84 TIEOFF internal 2)
	)
	(tile 37 145 CLBLM_X57Y84 CLBLM 2
		(primitive_site SLICE_X86Y84 SLICEM internal 50)
		(primitive_site SLICE_X87Y84 SLICEL internal 45)
	)
	(tile 37 146 INT_X58Y84 INT 1
		(primitive_site TIEOFF_X63Y84 TIEOFF internal 2)
	)
	(tile 37 147 INT_INTERFACE_X58Y84 INT_INTERFACE 0
	)
	(tile 37 148 NULL_X148Y89 NULL 0
	)
	(tile 37 149 VBRK_X58Y84 VBRK 0
	)
	(tile 37 150 INT_X59Y84 INT 1
		(primitive_site TIEOFF_X65Y84 TIEOFF internal 2)
	)
	(tile 37 151 CLBLM_X59Y84 CLBLM 2
		(primitive_site SLICE_X88Y84 SLICEM internal 50)
		(primitive_site SLICE_X89Y84 SLICEL internal 45)
	)
	(tile 37 152 INT_X60Y84 INT 1
		(primitive_site TIEOFF_X66Y84 TIEOFF internal 2)
	)
	(tile 37 153 CLBLM_X60Y84 CLBLM 2
		(primitive_site SLICE_X90Y84 SLICEM internal 50)
		(primitive_site SLICE_X91Y84 SLICEL internal 45)
	)
	(tile 37 154 INT_X61Y84 INT 1
		(primitive_site TIEOFF_X67Y84 TIEOFF internal 2)
	)
	(tile 37 155 INT_INTERFACE_X61Y84 INT_INTERFACE 0
	)
	(tile 37 156 NULL_X156Y89 NULL 0
	)
	(tile 37 157 INT_X62Y84 INT 1
		(primitive_site TIEOFF_X68Y84 TIEOFF internal 2)
	)
	(tile 37 158 CLBLM_X62Y84 CLBLM 2
		(primitive_site SLICE_X92Y84 SLICEM internal 50)
		(primitive_site SLICE_X93Y84 SLICEL internal 45)
	)
	(tile 37 159 INT_X63Y84 INT 1
		(primitive_site TIEOFF_X69Y84 TIEOFF internal 2)
	)
	(tile 37 160 CLBLL_X63Y84 CLBLL 2
		(primitive_site SLICE_X94Y84 SLICEL internal 45)
		(primitive_site SLICE_X95Y84 SLICEL internal 45)
	)
	(tile 37 161 VBRK_X63Y84 VBRK 0
	)
	(tile 37 162 INT_X64Y84 INT 1
		(primitive_site TIEOFF_X70Y84 TIEOFF internal 2)
	)
	(tile 37 163 CLBLM_X64Y84 CLBLM 2
		(primitive_site SLICE_X96Y84 SLICEM internal 50)
		(primitive_site SLICE_X97Y84 SLICEL internal 45)
	)
	(tile 37 164 INT_X65Y84 INT 1
		(primitive_site TIEOFF_X71Y84 TIEOFF internal 2)
	)
	(tile 37 165 CLBLL_X65Y84 CLBLL 2
		(primitive_site SLICE_X98Y84 SLICEL internal 45)
		(primitive_site SLICE_X99Y84 SLICEL internal 45)
	)
	(tile 37 166 INT_X66Y84 INT 1
		(primitive_site TIEOFF_X72Y84 TIEOFF internal 2)
	)
	(tile 37 167 CLBLL_X66Y84 CLBLL 2
		(primitive_site SLICE_X100Y84 SLICEL internal 45)
		(primitive_site SLICE_X101Y84 SLICEL internal 45)
	)
	(tile 37 168 INT_X67Y84 INT 1
		(primitive_site TIEOFF_X73Y84 TIEOFF internal 2)
	)
	(tile 37 169 CLBLM_X67Y84 CLBLM 2
		(primitive_site SLICE_X102Y84 SLICEM internal 50)
		(primitive_site SLICE_X103Y84 SLICEL internal 45)
	)
	(tile 37 170 INT_X68Y84 INT 1
		(primitive_site TIEOFF_X74Y84 TIEOFF internal 2)
	)
	(tile 37 171 CLBLL_X68Y84 CLBLL 2
		(primitive_site SLICE_X104Y84 SLICEL internal 45)
		(primitive_site SLICE_X105Y84 SLICEL internal 45)
	)
	(tile 37 172 INT_X69Y84 INT 1
		(primitive_site TIEOFF_X75Y84 TIEOFF internal 2)
	)
	(tile 37 173 EMAC_INT_INTERFACE_X69Y84 EMAC_INT_INTERFACE 0
	)
	(tile 37 174 NULL_X174Y89 NULL 0
	)
	(tile 37 175 INT_X70Y84 INT 1
		(primitive_site TIEOFF_X76Y84 TIEOFF internal 2)
	)
	(tile 37 176 GTX_INT_INTERFACE_X70Y84 GTX_INT_INTERFACE 0
	)
	(tile 37 177 R_TERM_INT_X70Y84 R_TERM_INT 0
	)
	(tile 37 178 NULL_X178Y89 NULL 0
	)
	(tile 38 0 NULL_X0Y88 NULL 0
	)
	(tile 38 1 NULL_X1Y88 NULL 0
	)
	(tile 38 2 L_TERM_INT_X0Y83 L_TERM_INT 0
	)
	(tile 38 3 INT_X0Y83 INT 1
		(primitive_site TIEOFF_X0Y83 TIEOFF internal 2)
	)
	(tile 38 4 IOI_L_INT_INTERFACE_X0Y83 IOI_L_INT_INTERFACE 0
	)
	(tile 38 5 VBRK_X0Y83 VBRK 0
	)
	(tile 38 6 INT_X1Y83 INT 1
		(primitive_site TIEOFF_X1Y83 TIEOFF internal 2)
	)
	(tile 38 7 CLBLM_X1Y83 CLBLM 2
		(primitive_site SLICE_X0Y83 SLICEM internal 50)
		(primitive_site SLICE_X1Y83 SLICEL internal 45)
	)
	(tile 38 8 INT_X2Y83 INT 1
		(primitive_site TIEOFF_X2Y83 TIEOFF internal 2)
	)
	(tile 38 9 CLBLL_X2Y83 CLBLL 2
		(primitive_site SLICE_X2Y83 SLICEL internal 45)
		(primitive_site SLICE_X3Y83 SLICEL internal 45)
	)
	(tile 38 10 INT_X3Y83 INT 1
		(primitive_site TIEOFF_X3Y83 TIEOFF internal 2)
	)
	(tile 38 11 CLBLM_X3Y83 CLBLM 2
		(primitive_site SLICE_X4Y83 SLICEM internal 50)
		(primitive_site SLICE_X5Y83 SLICEL internal 45)
	)
	(tile 38 12 INT_X4Y83 INT 1
		(primitive_site TIEOFF_X4Y83 TIEOFF internal 2)
	)
	(tile 38 13 CLBLL_X4Y83 CLBLL 2
		(primitive_site SLICE_X6Y83 SLICEL internal 45)
		(primitive_site SLICE_X7Y83 SLICEL internal 45)
	)
	(tile 38 14 INT_X5Y83 INT 1
		(primitive_site TIEOFF_X5Y83 TIEOFF internal 2)
	)
	(tile 38 15 INT_INTERFACE_X5Y83 INT_INTERFACE 0
	)
	(tile 38 16 NULL_X16Y88 NULL 0
	)
	(tile 38 17 INT_X6Y83 INT 1
		(primitive_site TIEOFF_X6Y83 TIEOFF internal 2)
	)
	(tile 38 18 CLBLM_X6Y83 CLBLM 2
		(primitive_site SLICE_X8Y83 SLICEM internal 50)
		(primitive_site SLICE_X9Y83 SLICEL internal 45)
	)
	(tile 38 19 INT_X7Y83 INT 1
		(primitive_site TIEOFF_X7Y83 TIEOFF internal 2)
	)
	(tile 38 20 CLBLM_X7Y83 CLBLM 2
		(primitive_site SLICE_X10Y83 SLICEM internal 50)
		(primitive_site SLICE_X11Y83 SLICEL internal 45)
	)
	(tile 38 21 VBRK_X7Y83 VBRK 0
	)
	(tile 38 22 INT_X8Y83 INT 1
		(primitive_site TIEOFF_X8Y83 TIEOFF internal 2)
	)
	(tile 38 23 INT_INTERFACE_X8Y83 INT_INTERFACE 0
	)
	(tile 38 24 NULL_X24Y88 NULL 0
	)
	(tile 38 25 INT_X9Y83 INT 1
		(primitive_site TIEOFF_X10Y83 TIEOFF internal 2)
	)
	(tile 38 26 CLBLM_X9Y83 CLBLM 2
		(primitive_site SLICE_X12Y83 SLICEM internal 50)
		(primitive_site SLICE_X13Y83 SLICEL internal 45)
	)
	(tile 38 27 INT_X10Y83 INT 1
		(primitive_site TIEOFF_X11Y83 TIEOFF internal 2)
	)
	(tile 38 28 CLBLM_X10Y83 CLBLM 2
		(primitive_site SLICE_X14Y83 SLICEM internal 50)
		(primitive_site SLICE_X15Y83 SLICEL internal 45)
	)
	(tile 38 29 INT_X11Y83 INT 1
		(primitive_site TIEOFF_X12Y83 TIEOFF internal 2)
	)
	(tile 38 30 CLBLM_X11Y83 CLBLM 2
		(primitive_site SLICE_X16Y83 SLICEM internal 50)
		(primitive_site SLICE_X17Y83 SLICEL internal 45)
	)
	(tile 38 31 INT_X12Y83 INT 1
		(primitive_site TIEOFF_X13Y83 TIEOFF internal 2)
	)
	(tile 38 32 CLBLM_X12Y83 CLBLM 2
		(primitive_site SLICE_X18Y83 SLICEM internal 50)
		(primitive_site SLICE_X19Y83 SLICEL internal 45)
	)
	(tile 38 33 VBRK_X12Y83 VBRK 0
	)
	(tile 38 34 INT_X13Y83 INT 1
		(primitive_site TIEOFF_X14Y83 TIEOFF internal 2)
	)
	(tile 38 35 INT_INTERFACE_X13Y83 INT_INTERFACE 0
	)
	(tile 38 36 NULL_X36Y88 NULL 0
	)
	(tile 38 37 INT_X14Y83 INT 1
		(primitive_site TIEOFF_X16Y83 TIEOFF internal 2)
	)
	(tile 38 38 CLBLM_X14Y83 CLBLM 2
		(primitive_site SLICE_X20Y83 SLICEM internal 50)
		(primitive_site SLICE_X21Y83 SLICEL internal 45)
	)
	(tile 38 39 INT_X15Y83 INT 1
		(primitive_site TIEOFF_X17Y83 TIEOFF internal 2)
	)
	(tile 38 40 CLBLM_X15Y83 CLBLM 2
		(primitive_site SLICE_X22Y83 SLICEM internal 50)
		(primitive_site SLICE_X23Y83 SLICEL internal 45)
	)
	(tile 38 41 INT_X16Y83 INT 1
		(primitive_site TIEOFF_X18Y83 TIEOFF internal 2)
	)
	(tile 38 42 INT_INTERFACE_X16Y83 INT_INTERFACE 0
	)
	(tile 38 43 NULL_X43Y88 NULL 0
	)
	(tile 38 44 INT_X17Y83 INT 1
		(primitive_site TIEOFF_X19Y83 TIEOFF internal 2)
	)
	(tile 38 45 CLBLM_X17Y83 CLBLM 2
		(primitive_site SLICE_X24Y83 SLICEM internal 50)
		(primitive_site SLICE_X25Y83 SLICEL internal 45)
	)
	(tile 38 46 INT_X18Y83 INT 1
		(primitive_site TIEOFF_X20Y83 TIEOFF internal 2)
	)
	(tile 38 47 CLBLM_X18Y83 CLBLM 2
		(primitive_site SLICE_X26Y83 SLICEM internal 50)
		(primitive_site SLICE_X27Y83 SLICEL internal 45)
	)
	(tile 38 48 VBRK_X18Y83 VBRK 0
	)
	(tile 38 49 INT_X19Y83 INT 1
		(primitive_site TIEOFF_X21Y83 TIEOFF internal 2)
	)
	(tile 38 50 INT_INTERFACE_X19Y83 INT_INTERFACE 0
	)
	(tile 38 51 NULL_X51Y88 NULL 0
	)
	(tile 38 52 INT_X20Y83 INT 1
		(primitive_site TIEOFF_X23Y83 TIEOFF internal 2)
	)
	(tile 38 53 CLBLM_X20Y83 CLBLM 2
		(primitive_site SLICE_X28Y83 SLICEM internal 50)
		(primitive_site SLICE_X29Y83 SLICEL internal 45)
	)
	(tile 38 54 INT_X21Y83 INT 1
		(primitive_site TIEOFF_X24Y83 TIEOFF internal 2)
	)
	(tile 38 55 CLBLM_X21Y83 CLBLM 2
		(primitive_site SLICE_X30Y83 SLICEM internal 50)
		(primitive_site SLICE_X31Y83 SLICEL internal 45)
	)
	(tile 38 56 INT_X22Y83 INT 1
		(primitive_site TIEOFF_X25Y83 TIEOFF internal 2)
	)
	(tile 38 57 INT_INTERFACE_X22Y83 INT_INTERFACE 0
	)
	(tile 38 58 NULL_X58Y88 NULL 0
	)
	(tile 38 59 INT_X23Y83 INT 1
		(primitive_site TIEOFF_X26Y83 TIEOFF internal 2)
	)
	(tile 38 60 CLBLM_X23Y83 CLBLM 2
		(primitive_site SLICE_X32Y83 SLICEM internal 50)
		(primitive_site SLICE_X33Y83 SLICEL internal 45)
	)
	(tile 38 61 INT_X24Y83 INT 1
		(primitive_site TIEOFF_X27Y83 TIEOFF internal 2)
	)
	(tile 38 62 CLBLL_X24Y83 CLBLL 2
		(primitive_site SLICE_X34Y83 SLICEL internal 45)
		(primitive_site SLICE_X35Y83 SLICEL internal 45)
	)
	(tile 38 63 VBRK_X24Y83 VBRK 0
	)
	(tile 38 64 NULL_X64Y88 NULL 0
	)
	(tile 38 65 NULL_X65Y88 NULL 0
	)
	(tile 38 66 INT_X25Y83 INT 1
		(primitive_site TIEOFF_X28Y83 TIEOFF internal 2)
	)
	(tile 38 67 IOI_L_INT_INTERFACE_X25Y83 IOI_L_INT_INTERFACE 0
	)
	(tile 38 68 VBRK_X25Y83 VBRK 0
	)
	(tile 38 69 INT_X26Y83 INT 1
		(primitive_site TIEOFF_X29Y83 TIEOFF internal 2)
	)
	(tile 38 70 CLBLM_X26Y83 CLBLM 2
		(primitive_site SLICE_X36Y83 SLICEM internal 50)
		(primitive_site SLICE_X37Y83 SLICEL internal 45)
	)
	(tile 38 71 INT_X27Y83 INT 1
		(primitive_site TIEOFF_X30Y83 TIEOFF internal 2)
	)
	(tile 38 72 CLBLL_X27Y83 CLBLL 2
		(primitive_site SLICE_X38Y83 SLICEL internal 45)
		(primitive_site SLICE_X39Y83 SLICEL internal 45)
	)
	(tile 38 73 INT_X28Y83 INT 1
		(primitive_site TIEOFF_X31Y83 TIEOFF internal 2)
	)
	(tile 38 74 CLBLM_X28Y83 CLBLM 2
		(primitive_site SLICE_X40Y83 SLICEM internal 50)
		(primitive_site SLICE_X41Y83 SLICEL internal 45)
	)
	(tile 38 75 INT_X29Y83 INT 1
		(primitive_site TIEOFF_X32Y83 TIEOFF internal 2)
	)
	(tile 38 76 CLBLL_X29Y83 CLBLL 2
		(primitive_site SLICE_X42Y83 SLICEL internal 45)
		(primitive_site SLICE_X43Y83 SLICEL internal 45)
	)
	(tile 38 77 VBRK_X29Y83 VBRK 0
	)
	(tile 38 78 INT_X30Y83 INT 1
		(primitive_site TIEOFF_X33Y83 TIEOFF internal 2)
	)
	(tile 38 79 CLBLL_X30Y83 CLBLL 2
		(primitive_site SLICE_X44Y83 SLICEL internal 45)
		(primitive_site SLICE_X45Y83 SLICEL internal 45)
	)
	(tile 38 80 INT_X31Y83 INT 1
		(primitive_site TIEOFF_X34Y83 TIEOFF internal 2)
	)
	(tile 38 81 CLBLL_X31Y83 CLBLL 2
		(primitive_site SLICE_X46Y83 SLICEL internal 45)
		(primitive_site SLICE_X47Y83 SLICEL internal 45)
	)
	(tile 38 82 INT_X32Y83 INT 1
		(primitive_site TIEOFF_X35Y83 TIEOFF internal 2)
	)
	(tile 38 83 CLBLL_X32Y83 CLBLL 2
		(primitive_site SLICE_X48Y83 SLICEL internal 45)
		(primitive_site SLICE_X49Y83 SLICEL internal 45)
	)
	(tile 38 84 INT_X33Y83 INT 1
		(primitive_site TIEOFF_X36Y83 TIEOFF internal 2)
	)
	(tile 38 85 CLBLL_X33Y83 CLBLL 2
		(primitive_site SLICE_X50Y83 SLICEL internal 45)
		(primitive_site SLICE_X51Y83 SLICEL internal 45)
	)
	(tile 38 86 INT_X34Y83 INT 1
		(primitive_site TIEOFF_X37Y83 TIEOFF internal 2)
	)
	(tile 38 87 CLBLL_X34Y83 CLBLL 2
		(primitive_site SLICE_X52Y83 SLICEL internal 45)
		(primitive_site SLICE_X53Y83 SLICEL internal 45)
	)
	(tile 38 88 INT_X35Y83 INT 1
		(primitive_site TIEOFF_X38Y83 TIEOFF internal 2)
	)
	(tile 38 89 CLBLL_X35Y83 CLBLL 2
		(primitive_site SLICE_X54Y83 SLICEL internal 45)
		(primitive_site SLICE_X55Y83 SLICEL internal 45)
	)
	(tile 38 90 VFRAME_NOMON_X35Y83 VFRAME_NOMON 0
	)
	(tile 38 91 INT_X36Y83 INT 1
		(primitive_site TIEOFF_X39Y83 TIEOFF internal 2)
	)
	(tile 38 92 INT_INTERFACE_X36Y83 INT_INTERFACE 0
	)
	(tile 38 93 NULL_X93Y88 NULL 0
	)
	(tile 38 94 INT_X37Y83 INT 1
		(primitive_site TIEOFF_X40Y83 TIEOFF internal 2)
	)
	(tile 38 95 CLBLM_X37Y83 CLBLM 2
		(primitive_site SLICE_X56Y83 SLICEM internal 50)
		(primitive_site SLICE_X57Y83 SLICEL internal 45)
	)
	(tile 38 96 INT_X38Y83 INT 1
		(primitive_site TIEOFF_X41Y83 TIEOFF internal 2)
	)
	(tile 38 97 CLBLL_X38Y83 CLBLL 2
		(primitive_site SLICE_X58Y83 SLICEL internal 45)
		(primitive_site SLICE_X59Y83 SLICEL internal 45)
	)
	(tile 38 98 INT_X39Y83 INT 1
		(primitive_site TIEOFF_X42Y83 TIEOFF internal 2)
	)
	(tile 38 99 CLBLM_X39Y83 CLBLM 2
		(primitive_site SLICE_X60Y83 SLICEM internal 50)
		(primitive_site SLICE_X61Y83 SLICEL internal 45)
	)
	(tile 38 100 INT_X40Y83 INT 1
		(primitive_site TIEOFF_X43Y83 TIEOFF internal 2)
	)
	(tile 38 101 CLBLL_X40Y83 CLBLL 2
		(primitive_site SLICE_X62Y83 SLICEL internal 45)
		(primitive_site SLICE_X63Y83 SLICEL internal 45)
	)
	(tile 38 102 VBRK_X40Y83 VBRK 0
	)
	(tile 38 103 INT_X41Y83 INT 1
		(primitive_site TIEOFF_X44Y83 TIEOFF internal 2)
	)
	(tile 38 104 INT_INTERFACE_X41Y83 INT_INTERFACE 0
	)
	(tile 38 105 NULL_X105Y88 NULL 0
	)
	(tile 38 106 NULL_X106Y88 NULL 0
	)
	(tile 38 107 VBRK_X106Y88 VBRK 0
	)
	(tile 38 108 INT_X42Y83 INT 1
		(primitive_site TIEOFF_X45Y83 TIEOFF internal 2)
	)
	(tile 38 109 CLBLM_X42Y83 CLBLM 2
		(primitive_site SLICE_X64Y83 SLICEM internal 50)
		(primitive_site SLICE_X65Y83 SLICEL internal 45)
	)
	(tile 38 110 INT_X43Y83 INT 1
		(primitive_site TIEOFF_X46Y83 TIEOFF internal 2)
	)
	(tile 38 111 CLBLL_X43Y83 CLBLL 2
		(primitive_site SLICE_X66Y83 SLICEL internal 45)
		(primitive_site SLICE_X67Y83 SLICEL internal 45)
	)
	(tile 38 112 INT_X44Y83 INT 1
		(primitive_site TIEOFF_X47Y83 TIEOFF internal 2)
	)
	(tile 38 113 INT_INTERFACE_X44Y83 INT_INTERFACE 0
	)
	(tile 38 114 NULL_X114Y88 NULL 0
	)
	(tile 38 115 INT_X45Y83 INT 1
		(primitive_site TIEOFF_X48Y83 TIEOFF internal 2)
	)
	(tile 38 116 CLBLM_X45Y83 CLBLM 2
		(primitive_site SLICE_X68Y83 SLICEM internal 50)
		(primitive_site SLICE_X69Y83 SLICEL internal 45)
	)
	(tile 38 117 INT_X46Y83 INT 1
		(primitive_site TIEOFF_X49Y83 TIEOFF internal 2)
	)
	(tile 38 118 CLBLM_X46Y83 CLBLM 2
		(primitive_site SLICE_X70Y83 SLICEM internal 50)
		(primitive_site SLICE_X71Y83 SLICEL internal 45)
	)
	(tile 38 119 INT_X47Y83 INT 1
		(primitive_site TIEOFF_X50Y83 TIEOFF internal 2)
	)
	(tile 38 120 INT_INTERFACE_X47Y83 INT_INTERFACE 0
	)
	(tile 38 121 NULL_X121Y88 NULL 0
	)
	(tile 38 122 VBRK_X47Y83 VBRK 0
	)
	(tile 38 123 INT_X48Y83 INT 1
		(primitive_site TIEOFF_X52Y83 TIEOFF internal 2)
	)
	(tile 38 124 CLBLM_X48Y83 CLBLM 2
		(primitive_site SLICE_X72Y83 SLICEM internal 50)
		(primitive_site SLICE_X73Y83 SLICEL internal 45)
	)
	(tile 38 125 INT_X49Y83 INT 1
		(primitive_site TIEOFF_X53Y83 TIEOFF internal 2)
	)
	(tile 38 126 CLBLM_X49Y83 CLBLM 2
		(primitive_site SLICE_X74Y83 SLICEM internal 50)
		(primitive_site SLICE_X75Y83 SLICEL internal 45)
	)
	(tile 38 127 INT_X50Y83 INT 1
		(primitive_site TIEOFF_X54Y83 TIEOFF internal 2)
	)
	(tile 38 128 INT_INTERFACE_X50Y83 INT_INTERFACE 0
	)
	(tile 38 129 NULL_X129Y88 NULL 0
	)
	(tile 38 130 INT_X51Y83 INT 1
		(primitive_site TIEOFF_X55Y83 TIEOFF internal 2)
	)
	(tile 38 131 CLBLM_X51Y83 CLBLM 2
		(primitive_site SLICE_X76Y83 SLICEM internal 50)
		(primitive_site SLICE_X77Y83 SLICEL internal 45)
	)
	(tile 38 132 INT_X52Y83 INT 1
		(primitive_site TIEOFF_X56Y83 TIEOFF internal 2)
	)
	(tile 38 133 CLBLM_X52Y83 CLBLM 2
		(primitive_site SLICE_X78Y83 SLICEM internal 50)
		(primitive_site SLICE_X79Y83 SLICEL internal 45)
	)
	(tile 38 134 INT_X53Y83 INT 1
		(primitive_site TIEOFF_X57Y83 TIEOFF internal 2)
	)
	(tile 38 135 INT_INTERFACE_X53Y83 INT_INTERFACE 0
	)
	(tile 38 136 NULL_X136Y88 NULL 0
	)
	(tile 38 137 VBRK_X53Y83 VBRK 0
	)
	(tile 38 138 INT_X54Y83 INT 1
		(primitive_site TIEOFF_X59Y83 TIEOFF internal 2)
	)
	(tile 38 139 CLBLM_X54Y83 CLBLM 2
		(primitive_site SLICE_X80Y83 SLICEM internal 50)
		(primitive_site SLICE_X81Y83 SLICEL internal 45)
	)
	(tile 38 140 INT_X55Y83 INT 1
		(primitive_site TIEOFF_X60Y83 TIEOFF internal 2)
	)
	(tile 38 141 CLBLM_X55Y83 CLBLM 2
		(primitive_site SLICE_X82Y83 SLICEM internal 50)
		(primitive_site SLICE_X83Y83 SLICEL internal 45)
	)
	(tile 38 142 INT_X56Y83 INT 1
		(primitive_site TIEOFF_X61Y83 TIEOFF internal 2)
	)
	(tile 38 143 CLBLM_X56Y83 CLBLM 2
		(primitive_site SLICE_X84Y83 SLICEM internal 50)
		(primitive_site SLICE_X85Y83 SLICEL internal 45)
	)
	(tile 38 144 INT_X57Y83 INT 1
		(primitive_site TIEOFF_X62Y83 TIEOFF internal 2)
	)
	(tile 38 145 CLBLM_X57Y83 CLBLM 2
		(primitive_site SLICE_X86Y83 SLICEM internal 50)
		(primitive_site SLICE_X87Y83 SLICEL internal 45)
	)
	(tile 38 146 INT_X58Y83 INT 1
		(primitive_site TIEOFF_X63Y83 TIEOFF internal 2)
	)
	(tile 38 147 INT_INTERFACE_X58Y83 INT_INTERFACE 0
	)
	(tile 38 148 NULL_X148Y88 NULL 0
	)
	(tile 38 149 VBRK_X58Y83 VBRK 0
	)
	(tile 38 150 INT_X59Y83 INT 1
		(primitive_site TIEOFF_X65Y83 TIEOFF internal 2)
	)
	(tile 38 151 CLBLM_X59Y83 CLBLM 2
		(primitive_site SLICE_X88Y83 SLICEM internal 50)
		(primitive_site SLICE_X89Y83 SLICEL internal 45)
	)
	(tile 38 152 INT_X60Y83 INT 1
		(primitive_site TIEOFF_X66Y83 TIEOFF internal 2)
	)
	(tile 38 153 CLBLM_X60Y83 CLBLM 2
		(primitive_site SLICE_X90Y83 SLICEM internal 50)
		(primitive_site SLICE_X91Y83 SLICEL internal 45)
	)
	(tile 38 154 INT_X61Y83 INT 1
		(primitive_site TIEOFF_X67Y83 TIEOFF internal 2)
	)
	(tile 38 155 INT_INTERFACE_X61Y83 INT_INTERFACE 0
	)
	(tile 38 156 NULL_X156Y88 NULL 0
	)
	(tile 38 157 INT_X62Y83 INT 1
		(primitive_site TIEOFF_X68Y83 TIEOFF internal 2)
	)
	(tile 38 158 CLBLM_X62Y83 CLBLM 2
		(primitive_site SLICE_X92Y83 SLICEM internal 50)
		(primitive_site SLICE_X93Y83 SLICEL internal 45)
	)
	(tile 38 159 INT_X63Y83 INT 1
		(primitive_site TIEOFF_X69Y83 TIEOFF internal 2)
	)
	(tile 38 160 CLBLL_X63Y83 CLBLL 2
		(primitive_site SLICE_X94Y83 SLICEL internal 45)
		(primitive_site SLICE_X95Y83 SLICEL internal 45)
	)
	(tile 38 161 VBRK_X63Y83 VBRK 0
	)
	(tile 38 162 INT_X64Y83 INT 1
		(primitive_site TIEOFF_X70Y83 TIEOFF internal 2)
	)
	(tile 38 163 CLBLM_X64Y83 CLBLM 2
		(primitive_site SLICE_X96Y83 SLICEM internal 50)
		(primitive_site SLICE_X97Y83 SLICEL internal 45)
	)
	(tile 38 164 INT_X65Y83 INT 1
		(primitive_site TIEOFF_X71Y83 TIEOFF internal 2)
	)
	(tile 38 165 CLBLL_X65Y83 CLBLL 2
		(primitive_site SLICE_X98Y83 SLICEL internal 45)
		(primitive_site SLICE_X99Y83 SLICEL internal 45)
	)
	(tile 38 166 INT_X66Y83 INT 1
		(primitive_site TIEOFF_X72Y83 TIEOFF internal 2)
	)
	(tile 38 167 CLBLL_X66Y83 CLBLL 2
		(primitive_site SLICE_X100Y83 SLICEL internal 45)
		(primitive_site SLICE_X101Y83 SLICEL internal 45)
	)
	(tile 38 168 INT_X67Y83 INT 1
		(primitive_site TIEOFF_X73Y83 TIEOFF internal 2)
	)
	(tile 38 169 CLBLM_X67Y83 CLBLM 2
		(primitive_site SLICE_X102Y83 SLICEM internal 50)
		(primitive_site SLICE_X103Y83 SLICEL internal 45)
	)
	(tile 38 170 INT_X68Y83 INT 1
		(primitive_site TIEOFF_X74Y83 TIEOFF internal 2)
	)
	(tile 38 171 CLBLL_X68Y83 CLBLL 2
		(primitive_site SLICE_X104Y83 SLICEL internal 45)
		(primitive_site SLICE_X105Y83 SLICEL internal 45)
	)
	(tile 38 172 INT_X69Y83 INT 1
		(primitive_site TIEOFF_X75Y83 TIEOFF internal 2)
	)
	(tile 38 173 EMAC_INT_INTERFACE_X69Y83 EMAC_INT_INTERFACE 0
	)
	(tile 38 174 NULL_X174Y88 NULL 0
	)
	(tile 38 175 INT_X70Y83 INT 1
		(primitive_site TIEOFF_X76Y83 TIEOFF internal 2)
	)
	(tile 38 176 GTX_INT_INTERFACE_X70Y83 GTX_INT_INTERFACE 0
	)
	(tile 38 177 R_TERM_INT_X70Y83 R_TERM_INT 0
	)
	(tile 38 178 NULL_X178Y88 NULL 0
	)
	(tile 39 0 LIOB_X0Y82 LIOB 2
		(primitive_site IOB_X0Y82 IOBS unbonded 13)
		(primitive_site IOB_X0Y83 IOBM unbonded 13)
	)
	(tile 39 1 LIOI_X0Y82 LIOI 6
		(primitive_site IODELAY_X0Y82 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y82 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y83 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y83 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y83 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y82 OLOGICE1 internal 32)
	)
	(tile 39 2 L_TERM_INT_X0Y82 L_TERM_INT 0
	)
	(tile 39 3 INT_X0Y82 INT 1
		(primitive_site TIEOFF_X0Y82 TIEOFF internal 2)
	)
	(tile 39 4 IOI_L_INT_INTERFACE_X0Y82 IOI_L_INT_INTERFACE 0
	)
	(tile 39 5 VBRK_X0Y82 VBRK 0
	)
	(tile 39 6 INT_X1Y82 INT 1
		(primitive_site TIEOFF_X1Y82 TIEOFF internal 2)
	)
	(tile 39 7 CLBLM_X1Y82 CLBLM 2
		(primitive_site SLICE_X0Y82 SLICEM internal 50)
		(primitive_site SLICE_X1Y82 SLICEL internal 45)
	)
	(tile 39 8 INT_X2Y82 INT 1
		(primitive_site TIEOFF_X2Y82 TIEOFF internal 2)
	)
	(tile 39 9 CLBLL_X2Y82 CLBLL 2
		(primitive_site SLICE_X2Y82 SLICEL internal 45)
		(primitive_site SLICE_X3Y82 SLICEL internal 45)
	)
	(tile 39 10 INT_X3Y82 INT 1
		(primitive_site TIEOFF_X3Y82 TIEOFF internal 2)
	)
	(tile 39 11 CLBLM_X3Y82 CLBLM 2
		(primitive_site SLICE_X4Y82 SLICEM internal 50)
		(primitive_site SLICE_X5Y82 SLICEL internal 45)
	)
	(tile 39 12 INT_X4Y82 INT 1
		(primitive_site TIEOFF_X4Y82 TIEOFF internal 2)
	)
	(tile 39 13 CLBLL_X4Y82 CLBLL 2
		(primitive_site SLICE_X6Y82 SLICEL internal 45)
		(primitive_site SLICE_X7Y82 SLICEL internal 45)
	)
	(tile 39 14 INT_X5Y82 INT 1
		(primitive_site TIEOFF_X5Y82 TIEOFF internal 2)
	)
	(tile 39 15 INT_INTERFACE_X5Y82 INT_INTERFACE 0
	)
	(tile 39 16 NULL_X16Y87 NULL 0
	)
	(tile 39 17 INT_X6Y82 INT 1
		(primitive_site TIEOFF_X6Y82 TIEOFF internal 2)
	)
	(tile 39 18 CLBLM_X6Y82 CLBLM 2
		(primitive_site SLICE_X8Y82 SLICEM internal 50)
		(primitive_site SLICE_X9Y82 SLICEL internal 45)
	)
	(tile 39 19 INT_X7Y82 INT 1
		(primitive_site TIEOFF_X7Y82 TIEOFF internal 2)
	)
	(tile 39 20 CLBLM_X7Y82 CLBLM 2
		(primitive_site SLICE_X10Y82 SLICEM internal 50)
		(primitive_site SLICE_X11Y82 SLICEL internal 45)
	)
	(tile 39 21 VBRK_X7Y82 VBRK 0
	)
	(tile 39 22 INT_X8Y82 INT 1
		(primitive_site TIEOFF_X8Y82 TIEOFF internal 2)
	)
	(tile 39 23 INT_INTERFACE_X8Y82 INT_INTERFACE 0
	)
	(tile 39 24 NULL_X24Y87 NULL 0
	)
	(tile 39 25 INT_X9Y82 INT 1
		(primitive_site TIEOFF_X10Y82 TIEOFF internal 2)
	)
	(tile 39 26 CLBLM_X9Y82 CLBLM 2
		(primitive_site SLICE_X12Y82 SLICEM internal 50)
		(primitive_site SLICE_X13Y82 SLICEL internal 45)
	)
	(tile 39 27 INT_X10Y82 INT 1
		(primitive_site TIEOFF_X11Y82 TIEOFF internal 2)
	)
	(tile 39 28 CLBLM_X10Y82 CLBLM 2
		(primitive_site SLICE_X14Y82 SLICEM internal 50)
		(primitive_site SLICE_X15Y82 SLICEL internal 45)
	)
	(tile 39 29 INT_X11Y82 INT 1
		(primitive_site TIEOFF_X12Y82 TIEOFF internal 2)
	)
	(tile 39 30 CLBLM_X11Y82 CLBLM 2
		(primitive_site SLICE_X16Y82 SLICEM internal 50)
		(primitive_site SLICE_X17Y82 SLICEL internal 45)
	)
	(tile 39 31 INT_X12Y82 INT 1
		(primitive_site TIEOFF_X13Y82 TIEOFF internal 2)
	)
	(tile 39 32 CLBLM_X12Y82 CLBLM 2
		(primitive_site SLICE_X18Y82 SLICEM internal 50)
		(primitive_site SLICE_X19Y82 SLICEL internal 45)
	)
	(tile 39 33 VBRK_X12Y82 VBRK 0
	)
	(tile 39 34 INT_X13Y82 INT 1
		(primitive_site TIEOFF_X14Y82 TIEOFF internal 2)
	)
	(tile 39 35 INT_INTERFACE_X13Y82 INT_INTERFACE 0
	)
	(tile 39 36 NULL_X36Y87 NULL 0
	)
	(tile 39 37 INT_X14Y82 INT 1
		(primitive_site TIEOFF_X16Y82 TIEOFF internal 2)
	)
	(tile 39 38 CLBLM_X14Y82 CLBLM 2
		(primitive_site SLICE_X20Y82 SLICEM internal 50)
		(primitive_site SLICE_X21Y82 SLICEL internal 45)
	)
	(tile 39 39 INT_X15Y82 INT 1
		(primitive_site TIEOFF_X17Y82 TIEOFF internal 2)
	)
	(tile 39 40 CLBLM_X15Y82 CLBLM 2
		(primitive_site SLICE_X22Y82 SLICEM internal 50)
		(primitive_site SLICE_X23Y82 SLICEL internal 45)
	)
	(tile 39 41 INT_X16Y82 INT 1
		(primitive_site TIEOFF_X18Y82 TIEOFF internal 2)
	)
	(tile 39 42 INT_INTERFACE_X16Y82 INT_INTERFACE 0
	)
	(tile 39 43 NULL_X43Y87 NULL 0
	)
	(tile 39 44 INT_X17Y82 INT 1
		(primitive_site TIEOFF_X19Y82 TIEOFF internal 2)
	)
	(tile 39 45 CLBLM_X17Y82 CLBLM 2
		(primitive_site SLICE_X24Y82 SLICEM internal 50)
		(primitive_site SLICE_X25Y82 SLICEL internal 45)
	)
	(tile 39 46 INT_X18Y82 INT 1
		(primitive_site TIEOFF_X20Y82 TIEOFF internal 2)
	)
	(tile 39 47 CLBLM_X18Y82 CLBLM 2
		(primitive_site SLICE_X26Y82 SLICEM internal 50)
		(primitive_site SLICE_X27Y82 SLICEL internal 45)
	)
	(tile 39 48 VBRK_X18Y82 VBRK 0
	)
	(tile 39 49 INT_X19Y82 INT 1
		(primitive_site TIEOFF_X21Y82 TIEOFF internal 2)
	)
	(tile 39 50 INT_INTERFACE_X19Y82 INT_INTERFACE 0
	)
	(tile 39 51 NULL_X51Y87 NULL 0
	)
	(tile 39 52 INT_X20Y82 INT 1
		(primitive_site TIEOFF_X23Y82 TIEOFF internal 2)
	)
	(tile 39 53 CLBLM_X20Y82 CLBLM 2
		(primitive_site SLICE_X28Y82 SLICEM internal 50)
		(primitive_site SLICE_X29Y82 SLICEL internal 45)
	)
	(tile 39 54 INT_X21Y82 INT 1
		(primitive_site TIEOFF_X24Y82 TIEOFF internal 2)
	)
	(tile 39 55 CLBLM_X21Y82 CLBLM 2
		(primitive_site SLICE_X30Y82 SLICEM internal 50)
		(primitive_site SLICE_X31Y82 SLICEL internal 45)
	)
	(tile 39 56 INT_X22Y82 INT 1
		(primitive_site TIEOFF_X25Y82 TIEOFF internal 2)
	)
	(tile 39 57 INT_INTERFACE_X22Y82 INT_INTERFACE 0
	)
	(tile 39 58 NULL_X58Y87 NULL 0
	)
	(tile 39 59 INT_X23Y82 INT 1
		(primitive_site TIEOFF_X26Y82 TIEOFF internal 2)
	)
	(tile 39 60 CLBLM_X23Y82 CLBLM 2
		(primitive_site SLICE_X32Y82 SLICEM internal 50)
		(primitive_site SLICE_X33Y82 SLICEL internal 45)
	)
	(tile 39 61 INT_X24Y82 INT 1
		(primitive_site TIEOFF_X27Y82 TIEOFF internal 2)
	)
	(tile 39 62 CLBLL_X24Y82 CLBLL 2
		(primitive_site SLICE_X34Y82 SLICEL internal 45)
		(primitive_site SLICE_X35Y82 SLICEL internal 45)
	)
	(tile 39 63 VBRK_X24Y82 VBRK 0
	)
	(tile 39 64 LIOB_FT_X25Y82 LIOB_FT 2
		(primitive_site IOB_X1Y82 IOBS unbonded 13)
		(primitive_site IOB_X1Y83 IOBM unbonded 13)
	)
	(tile 39 65 LIOI_X25Y82 LIOI 6
		(primitive_site IODELAY_X1Y82 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y82 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y83 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y83 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y83 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y82 OLOGICE1 internal 32)
	)
	(tile 39 66 INT_X25Y82 INT 1
		(primitive_site TIEOFF_X28Y82 TIEOFF internal 2)
	)
	(tile 39 67 IOI_L_INT_INTERFACE_X25Y82 IOI_L_INT_INTERFACE 0
	)
	(tile 39 68 VBRK_X25Y82 VBRK 0
	)
	(tile 39 69 INT_X26Y82 INT 1
		(primitive_site TIEOFF_X29Y82 TIEOFF internal 2)
	)
	(tile 39 70 CLBLM_X26Y82 CLBLM 2
		(primitive_site SLICE_X36Y82 SLICEM internal 50)
		(primitive_site SLICE_X37Y82 SLICEL internal 45)
	)
	(tile 39 71 INT_X27Y82 INT 1
		(primitive_site TIEOFF_X30Y82 TIEOFF internal 2)
	)
	(tile 39 72 CLBLL_X27Y82 CLBLL 2
		(primitive_site SLICE_X38Y82 SLICEL internal 45)
		(primitive_site SLICE_X39Y82 SLICEL internal 45)
	)
	(tile 39 73 INT_X28Y82 INT 1
		(primitive_site TIEOFF_X31Y82 TIEOFF internal 2)
	)
	(tile 39 74 CLBLM_X28Y82 CLBLM 2
		(primitive_site SLICE_X40Y82 SLICEM internal 50)
		(primitive_site SLICE_X41Y82 SLICEL internal 45)
	)
	(tile 39 75 INT_X29Y82 INT 1
		(primitive_site TIEOFF_X32Y82 TIEOFF internal 2)
	)
	(tile 39 76 CLBLL_X29Y82 CLBLL 2
		(primitive_site SLICE_X42Y82 SLICEL internal 45)
		(primitive_site SLICE_X43Y82 SLICEL internal 45)
	)
	(tile 39 77 VBRK_X29Y82 VBRK 0
	)
	(tile 39 78 INT_X30Y82 INT 1
		(primitive_site TIEOFF_X33Y82 TIEOFF internal 2)
	)
	(tile 39 79 CLBLL_X30Y82 CLBLL 2
		(primitive_site SLICE_X44Y82 SLICEL internal 45)
		(primitive_site SLICE_X45Y82 SLICEL internal 45)
	)
	(tile 39 80 INT_X31Y82 INT 1
		(primitive_site TIEOFF_X34Y82 TIEOFF internal 2)
	)
	(tile 39 81 CLBLL_X31Y82 CLBLL 2
		(primitive_site SLICE_X46Y82 SLICEL internal 45)
		(primitive_site SLICE_X47Y82 SLICEL internal 45)
	)
	(tile 39 82 INT_X32Y82 INT 1
		(primitive_site TIEOFF_X35Y82 TIEOFF internal 2)
	)
	(tile 39 83 CLBLL_X32Y82 CLBLL 2
		(primitive_site SLICE_X48Y82 SLICEL internal 45)
		(primitive_site SLICE_X49Y82 SLICEL internal 45)
	)
	(tile 39 84 INT_X33Y82 INT 1
		(primitive_site TIEOFF_X36Y82 TIEOFF internal 2)
	)
	(tile 39 85 CLBLL_X33Y82 CLBLL 2
		(primitive_site SLICE_X50Y82 SLICEL internal 45)
		(primitive_site SLICE_X51Y82 SLICEL internal 45)
	)
	(tile 39 86 INT_X34Y82 INT 1
		(primitive_site TIEOFF_X37Y82 TIEOFF internal 2)
	)
	(tile 39 87 CLBLL_X34Y82 CLBLL 2
		(primitive_site SLICE_X52Y82 SLICEL internal 45)
		(primitive_site SLICE_X53Y82 SLICEL internal 45)
	)
	(tile 39 88 INT_X35Y82 INT 1
		(primitive_site TIEOFF_X38Y82 TIEOFF internal 2)
	)
	(tile 39 89 CLBLL_X35Y82 CLBLL 2
		(primitive_site SLICE_X54Y82 SLICEL internal 45)
		(primitive_site SLICE_X55Y82 SLICEL internal 45)
	)
	(tile 39 90 VFRAME_NOMON_X35Y82 VFRAME_NOMON 0
	)
	(tile 39 91 INT_X36Y82 INT 1
		(primitive_site TIEOFF_X39Y82 TIEOFF internal 2)
	)
	(tile 39 92 INT_INTERFACE_X36Y82 INT_INTERFACE 0
	)
	(tile 39 93 NULL_X93Y87 NULL 0
	)
	(tile 39 94 INT_X37Y82 INT 1
		(primitive_site TIEOFF_X40Y82 TIEOFF internal 2)
	)
	(tile 39 95 CLBLM_X37Y82 CLBLM 2
		(primitive_site SLICE_X56Y82 SLICEM internal 50)
		(primitive_site SLICE_X57Y82 SLICEL internal 45)
	)
	(tile 39 96 INT_X38Y82 INT 1
		(primitive_site TIEOFF_X41Y82 TIEOFF internal 2)
	)
	(tile 39 97 CLBLL_X38Y82 CLBLL 2
		(primitive_site SLICE_X58Y82 SLICEL internal 45)
		(primitive_site SLICE_X59Y82 SLICEL internal 45)
	)
	(tile 39 98 INT_X39Y82 INT 1
		(primitive_site TIEOFF_X42Y82 TIEOFF internal 2)
	)
	(tile 39 99 CLBLM_X39Y82 CLBLM 2
		(primitive_site SLICE_X60Y82 SLICEM internal 50)
		(primitive_site SLICE_X61Y82 SLICEL internal 45)
	)
	(tile 39 100 INT_X40Y82 INT 1
		(primitive_site TIEOFF_X43Y82 TIEOFF internal 2)
	)
	(tile 39 101 CLBLL_X40Y82 CLBLL 2
		(primitive_site SLICE_X62Y82 SLICEL internal 45)
		(primitive_site SLICE_X63Y82 SLICEL internal 45)
	)
	(tile 39 102 VBRK_X40Y82 VBRK 0
	)
	(tile 39 103 INT_X41Y82 INT 1
		(primitive_site TIEOFF_X44Y82 TIEOFF internal 2)
	)
	(tile 39 104 INT_INTERFACE_X41Y82 INT_INTERFACE 0
	)
	(tile 39 105 RIOI_X41Y82 RIOI 6
		(primitive_site OLOGIC_X2Y82 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y82 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y82 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y83 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y83 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y83 ILOGICE1 internal 28)
	)
	(tile 39 106 RIOB_X41Y82 RIOB 2
		(primitive_site IOB_X2Y82 IOBS unbonded 13)
		(primitive_site IOB_X2Y83 IOBM unbonded 13)
	)
	(tile 39 107 VBRK_X41Y82 VBRK 0
	)
	(tile 39 108 INT_X42Y82 INT 1
		(primitive_site TIEOFF_X45Y82 TIEOFF internal 2)
	)
	(tile 39 109 CLBLM_X42Y82 CLBLM 2
		(primitive_site SLICE_X64Y82 SLICEM internal 50)
		(primitive_site SLICE_X65Y82 SLICEL internal 45)
	)
	(tile 39 110 INT_X43Y82 INT 1
		(primitive_site TIEOFF_X46Y82 TIEOFF internal 2)
	)
	(tile 39 111 CLBLL_X43Y82 CLBLL 2
		(primitive_site SLICE_X66Y82 SLICEL internal 45)
		(primitive_site SLICE_X67Y82 SLICEL internal 45)
	)
	(tile 39 112 INT_X44Y82 INT 1
		(primitive_site TIEOFF_X47Y82 TIEOFF internal 2)
	)
	(tile 39 113 INT_INTERFACE_X44Y82 INT_INTERFACE 0
	)
	(tile 39 114 NULL_X114Y87 NULL 0
	)
	(tile 39 115 INT_X45Y82 INT 1
		(primitive_site TIEOFF_X48Y82 TIEOFF internal 2)
	)
	(tile 39 116 CLBLM_X45Y82 CLBLM 2
		(primitive_site SLICE_X68Y82 SLICEM internal 50)
		(primitive_site SLICE_X69Y82 SLICEL internal 45)
	)
	(tile 39 117 INT_X46Y82 INT 1
		(primitive_site TIEOFF_X49Y82 TIEOFF internal 2)
	)
	(tile 39 118 CLBLM_X46Y82 CLBLM 2
		(primitive_site SLICE_X70Y82 SLICEM internal 50)
		(primitive_site SLICE_X71Y82 SLICEL internal 45)
	)
	(tile 39 119 INT_X47Y82 INT 1
		(primitive_site TIEOFF_X50Y82 TIEOFF internal 2)
	)
	(tile 39 120 INT_INTERFACE_X47Y82 INT_INTERFACE 0
	)
	(tile 39 121 NULL_X121Y87 NULL 0
	)
	(tile 39 122 VBRK_X47Y82 VBRK 0
	)
	(tile 39 123 INT_X48Y82 INT 1
		(primitive_site TIEOFF_X52Y82 TIEOFF internal 2)
	)
	(tile 39 124 CLBLM_X48Y82 CLBLM 2
		(primitive_site SLICE_X72Y82 SLICEM internal 50)
		(primitive_site SLICE_X73Y82 SLICEL internal 45)
	)
	(tile 39 125 INT_X49Y82 INT 1
		(primitive_site TIEOFF_X53Y82 TIEOFF internal 2)
	)
	(tile 39 126 CLBLM_X49Y82 CLBLM 2
		(primitive_site SLICE_X74Y82 SLICEM internal 50)
		(primitive_site SLICE_X75Y82 SLICEL internal 45)
	)
	(tile 39 127 INT_X50Y82 INT 1
		(primitive_site TIEOFF_X54Y82 TIEOFF internal 2)
	)
	(tile 39 128 INT_INTERFACE_X50Y82 INT_INTERFACE 0
	)
	(tile 39 129 NULL_X129Y87 NULL 0
	)
	(tile 39 130 INT_X51Y82 INT 1
		(primitive_site TIEOFF_X55Y82 TIEOFF internal 2)
	)
	(tile 39 131 CLBLM_X51Y82 CLBLM 2
		(primitive_site SLICE_X76Y82 SLICEM internal 50)
		(primitive_site SLICE_X77Y82 SLICEL internal 45)
	)
	(tile 39 132 INT_X52Y82 INT 1
		(primitive_site TIEOFF_X56Y82 TIEOFF internal 2)
	)
	(tile 39 133 CLBLM_X52Y82 CLBLM 2
		(primitive_site SLICE_X78Y82 SLICEM internal 50)
		(primitive_site SLICE_X79Y82 SLICEL internal 45)
	)
	(tile 39 134 INT_X53Y82 INT 1
		(primitive_site TIEOFF_X57Y82 TIEOFF internal 2)
	)
	(tile 39 135 INT_INTERFACE_X53Y82 INT_INTERFACE 0
	)
	(tile 39 136 NULL_X136Y87 NULL 0
	)
	(tile 39 137 VBRK_X53Y82 VBRK 0
	)
	(tile 39 138 INT_X54Y82 INT 1
		(primitive_site TIEOFF_X59Y82 TIEOFF internal 2)
	)
	(tile 39 139 CLBLM_X54Y82 CLBLM 2
		(primitive_site SLICE_X80Y82 SLICEM internal 50)
		(primitive_site SLICE_X81Y82 SLICEL internal 45)
	)
	(tile 39 140 INT_X55Y82 INT 1
		(primitive_site TIEOFF_X60Y82 TIEOFF internal 2)
	)
	(tile 39 141 CLBLM_X55Y82 CLBLM 2
		(primitive_site SLICE_X82Y82 SLICEM internal 50)
		(primitive_site SLICE_X83Y82 SLICEL internal 45)
	)
	(tile 39 142 INT_X56Y82 INT 1
		(primitive_site TIEOFF_X61Y82 TIEOFF internal 2)
	)
	(tile 39 143 CLBLM_X56Y82 CLBLM 2
		(primitive_site SLICE_X84Y82 SLICEM internal 50)
		(primitive_site SLICE_X85Y82 SLICEL internal 45)
	)
	(tile 39 144 INT_X57Y82 INT 1
		(primitive_site TIEOFF_X62Y82 TIEOFF internal 2)
	)
	(tile 39 145 CLBLM_X57Y82 CLBLM 2
		(primitive_site SLICE_X86Y82 SLICEM internal 50)
		(primitive_site SLICE_X87Y82 SLICEL internal 45)
	)
	(tile 39 146 INT_X58Y82 INT 1
		(primitive_site TIEOFF_X63Y82 TIEOFF internal 2)
	)
	(tile 39 147 INT_INTERFACE_X58Y82 INT_INTERFACE 0
	)
	(tile 39 148 NULL_X148Y87 NULL 0
	)
	(tile 39 149 VBRK_X58Y82 VBRK 0
	)
	(tile 39 150 INT_X59Y82 INT 1
		(primitive_site TIEOFF_X65Y82 TIEOFF internal 2)
	)
	(tile 39 151 CLBLM_X59Y82 CLBLM 2
		(primitive_site SLICE_X88Y82 SLICEM internal 50)
		(primitive_site SLICE_X89Y82 SLICEL internal 45)
	)
	(tile 39 152 INT_X60Y82 INT 1
		(primitive_site TIEOFF_X66Y82 TIEOFF internal 2)
	)
	(tile 39 153 CLBLM_X60Y82 CLBLM 2
		(primitive_site SLICE_X90Y82 SLICEM internal 50)
		(primitive_site SLICE_X91Y82 SLICEL internal 45)
	)
	(tile 39 154 INT_X61Y82 INT 1
		(primitive_site TIEOFF_X67Y82 TIEOFF internal 2)
	)
	(tile 39 155 INT_INTERFACE_X61Y82 INT_INTERFACE 0
	)
	(tile 39 156 NULL_X156Y87 NULL 0
	)
	(tile 39 157 INT_X62Y82 INT 1
		(primitive_site TIEOFF_X68Y82 TIEOFF internal 2)
	)
	(tile 39 158 CLBLM_X62Y82 CLBLM 2
		(primitive_site SLICE_X92Y82 SLICEM internal 50)
		(primitive_site SLICE_X93Y82 SLICEL internal 45)
	)
	(tile 39 159 INT_X63Y82 INT 1
		(primitive_site TIEOFF_X69Y82 TIEOFF internal 2)
	)
	(tile 39 160 CLBLL_X63Y82 CLBLL 2
		(primitive_site SLICE_X94Y82 SLICEL internal 45)
		(primitive_site SLICE_X95Y82 SLICEL internal 45)
	)
	(tile 39 161 VBRK_X63Y82 VBRK 0
	)
	(tile 39 162 INT_X64Y82 INT 1
		(primitive_site TIEOFF_X70Y82 TIEOFF internal 2)
	)
	(tile 39 163 CLBLM_X64Y82 CLBLM 2
		(primitive_site SLICE_X96Y82 SLICEM internal 50)
		(primitive_site SLICE_X97Y82 SLICEL internal 45)
	)
	(tile 39 164 INT_X65Y82 INT 1
		(primitive_site TIEOFF_X71Y82 TIEOFF internal 2)
	)
	(tile 39 165 CLBLL_X65Y82 CLBLL 2
		(primitive_site SLICE_X98Y82 SLICEL internal 45)
		(primitive_site SLICE_X99Y82 SLICEL internal 45)
	)
	(tile 39 166 INT_X66Y82 INT 1
		(primitive_site TIEOFF_X72Y82 TIEOFF internal 2)
	)
	(tile 39 167 CLBLL_X66Y82 CLBLL 2
		(primitive_site SLICE_X100Y82 SLICEL internal 45)
		(primitive_site SLICE_X101Y82 SLICEL internal 45)
	)
	(tile 39 168 INT_X67Y82 INT 1
		(primitive_site TIEOFF_X73Y82 TIEOFF internal 2)
	)
	(tile 39 169 CLBLM_X67Y82 CLBLM 2
		(primitive_site SLICE_X102Y82 SLICEM internal 50)
		(primitive_site SLICE_X103Y82 SLICEL internal 45)
	)
	(tile 39 170 INT_X68Y82 INT 1
		(primitive_site TIEOFF_X74Y82 TIEOFF internal 2)
	)
	(tile 39 171 CLBLL_X68Y82 CLBLL 2
		(primitive_site SLICE_X104Y82 SLICEL internal 45)
		(primitive_site SLICE_X105Y82 SLICEL internal 45)
	)
	(tile 39 172 INT_X69Y82 INT 1
		(primitive_site TIEOFF_X75Y82 TIEOFF internal 2)
	)
	(tile 39 173 EMAC_INT_INTERFACE_X69Y82 EMAC_INT_INTERFACE 0
	)
	(tile 39 174 NULL_X174Y87 NULL 0
	)
	(tile 39 175 INT_X70Y82 INT 1
		(primitive_site TIEOFF_X76Y82 TIEOFF internal 2)
	)
	(tile 39 176 GTX_INT_INTERFACE_X70Y82 GTX_INT_INTERFACE 0
	)
	(tile 39 177 R_TERM_INT_X70Y82 R_TERM_INT 0
	)
	(tile 39 178 NULL_X178Y87 NULL 0
	)
	(tile 40 0 NULL_X0Y86 NULL 0
	)
	(tile 40 1 NULL_X1Y86 NULL 0
	)
	(tile 40 2 L_TERM_INT_X0Y81 L_TERM_INT 0
	)
	(tile 40 3 INT_X0Y81 INT 1
		(primitive_site TIEOFF_X0Y81 TIEOFF internal 2)
	)
	(tile 40 4 IOI_L_INT_INTERFACE_X0Y81 IOI_L_INT_INTERFACE 0
	)
	(tile 40 5 VBRK_X0Y81 VBRK 0
	)
	(tile 40 6 INT_X1Y81 INT 1
		(primitive_site TIEOFF_X1Y81 TIEOFF internal 2)
	)
	(tile 40 7 CLBLM_X1Y81 CLBLM 2
		(primitive_site SLICE_X0Y81 SLICEM internal 50)
		(primitive_site SLICE_X1Y81 SLICEL internal 45)
	)
	(tile 40 8 INT_X2Y81 INT 1
		(primitive_site TIEOFF_X2Y81 TIEOFF internal 2)
	)
	(tile 40 9 CLBLL_X2Y81 CLBLL 2
		(primitive_site SLICE_X2Y81 SLICEL internal 45)
		(primitive_site SLICE_X3Y81 SLICEL internal 45)
	)
	(tile 40 10 INT_X3Y81 INT 1
		(primitive_site TIEOFF_X3Y81 TIEOFF internal 2)
	)
	(tile 40 11 CLBLM_X3Y81 CLBLM 2
		(primitive_site SLICE_X4Y81 SLICEM internal 50)
		(primitive_site SLICE_X5Y81 SLICEL internal 45)
	)
	(tile 40 12 INT_X4Y81 INT 1
		(primitive_site TIEOFF_X4Y81 TIEOFF internal 2)
	)
	(tile 40 13 CLBLL_X4Y81 CLBLL 2
		(primitive_site SLICE_X6Y81 SLICEL internal 45)
		(primitive_site SLICE_X7Y81 SLICEL internal 45)
	)
	(tile 40 14 INT_X5Y81 INT 1
		(primitive_site TIEOFF_X5Y81 TIEOFF internal 2)
	)
	(tile 40 15 INT_INTERFACE_X5Y81 INT_INTERFACE 0
	)
	(tile 40 16 NULL_X16Y86 NULL 0
	)
	(tile 40 17 INT_X6Y81 INT 1
		(primitive_site TIEOFF_X6Y81 TIEOFF internal 2)
	)
	(tile 40 18 CLBLM_X6Y81 CLBLM 2
		(primitive_site SLICE_X8Y81 SLICEM internal 50)
		(primitive_site SLICE_X9Y81 SLICEL internal 45)
	)
	(tile 40 19 INT_X7Y81 INT 1
		(primitive_site TIEOFF_X7Y81 TIEOFF internal 2)
	)
	(tile 40 20 CLBLM_X7Y81 CLBLM 2
		(primitive_site SLICE_X10Y81 SLICEM internal 50)
		(primitive_site SLICE_X11Y81 SLICEL internal 45)
	)
	(tile 40 21 VBRK_X7Y81 VBRK 0
	)
	(tile 40 22 INT_X8Y81 INT 1
		(primitive_site TIEOFF_X8Y81 TIEOFF internal 2)
	)
	(tile 40 23 INT_INTERFACE_X8Y81 INT_INTERFACE 0
	)
	(tile 40 24 NULL_X24Y86 NULL 0
	)
	(tile 40 25 INT_X9Y81 INT 1
		(primitive_site TIEOFF_X10Y81 TIEOFF internal 2)
	)
	(tile 40 26 CLBLM_X9Y81 CLBLM 2
		(primitive_site SLICE_X12Y81 SLICEM internal 50)
		(primitive_site SLICE_X13Y81 SLICEL internal 45)
	)
	(tile 40 27 INT_X10Y81 INT 1
		(primitive_site TIEOFF_X11Y81 TIEOFF internal 2)
	)
	(tile 40 28 CLBLM_X10Y81 CLBLM 2
		(primitive_site SLICE_X14Y81 SLICEM internal 50)
		(primitive_site SLICE_X15Y81 SLICEL internal 45)
	)
	(tile 40 29 INT_X11Y81 INT 1
		(primitive_site TIEOFF_X12Y81 TIEOFF internal 2)
	)
	(tile 40 30 CLBLM_X11Y81 CLBLM 2
		(primitive_site SLICE_X16Y81 SLICEM internal 50)
		(primitive_site SLICE_X17Y81 SLICEL internal 45)
	)
	(tile 40 31 INT_X12Y81 INT 1
		(primitive_site TIEOFF_X13Y81 TIEOFF internal 2)
	)
	(tile 40 32 CLBLM_X12Y81 CLBLM 2
		(primitive_site SLICE_X18Y81 SLICEM internal 50)
		(primitive_site SLICE_X19Y81 SLICEL internal 45)
	)
	(tile 40 33 VBRK_X12Y81 VBRK 0
	)
	(tile 40 34 INT_X13Y81 INT 1
		(primitive_site TIEOFF_X14Y81 TIEOFF internal 2)
	)
	(tile 40 35 INT_INTERFACE_X13Y81 INT_INTERFACE 0
	)
	(tile 40 36 NULL_X36Y86 NULL 0
	)
	(tile 40 37 INT_X14Y81 INT 1
		(primitive_site TIEOFF_X16Y81 TIEOFF internal 2)
	)
	(tile 40 38 CLBLM_X14Y81 CLBLM 2
		(primitive_site SLICE_X20Y81 SLICEM internal 50)
		(primitive_site SLICE_X21Y81 SLICEL internal 45)
	)
	(tile 40 39 INT_X15Y81 INT 1
		(primitive_site TIEOFF_X17Y81 TIEOFF internal 2)
	)
	(tile 40 40 CLBLM_X15Y81 CLBLM 2
		(primitive_site SLICE_X22Y81 SLICEM internal 50)
		(primitive_site SLICE_X23Y81 SLICEL internal 45)
	)
	(tile 40 41 INT_X16Y81 INT 1
		(primitive_site TIEOFF_X18Y81 TIEOFF internal 2)
	)
	(tile 40 42 INT_INTERFACE_X16Y81 INT_INTERFACE 0
	)
	(tile 40 43 NULL_X43Y86 NULL 0
	)
	(tile 40 44 INT_X17Y81 INT 1
		(primitive_site TIEOFF_X19Y81 TIEOFF internal 2)
	)
	(tile 40 45 CLBLM_X17Y81 CLBLM 2
		(primitive_site SLICE_X24Y81 SLICEM internal 50)
		(primitive_site SLICE_X25Y81 SLICEL internal 45)
	)
	(tile 40 46 INT_X18Y81 INT 1
		(primitive_site TIEOFF_X20Y81 TIEOFF internal 2)
	)
	(tile 40 47 CLBLM_X18Y81 CLBLM 2
		(primitive_site SLICE_X26Y81 SLICEM internal 50)
		(primitive_site SLICE_X27Y81 SLICEL internal 45)
	)
	(tile 40 48 VBRK_X18Y81 VBRK 0
	)
	(tile 40 49 INT_X19Y81 INT 1
		(primitive_site TIEOFF_X21Y81 TIEOFF internal 2)
	)
	(tile 40 50 INT_INTERFACE_X19Y81 INT_INTERFACE 0
	)
	(tile 40 51 NULL_X51Y86 NULL 0
	)
	(tile 40 52 INT_X20Y81 INT 1
		(primitive_site TIEOFF_X23Y81 TIEOFF internal 2)
	)
	(tile 40 53 CLBLM_X20Y81 CLBLM 2
		(primitive_site SLICE_X28Y81 SLICEM internal 50)
		(primitive_site SLICE_X29Y81 SLICEL internal 45)
	)
	(tile 40 54 INT_X21Y81 INT 1
		(primitive_site TIEOFF_X24Y81 TIEOFF internal 2)
	)
	(tile 40 55 CLBLM_X21Y81 CLBLM 2
		(primitive_site SLICE_X30Y81 SLICEM internal 50)
		(primitive_site SLICE_X31Y81 SLICEL internal 45)
	)
	(tile 40 56 INT_X22Y81 INT 1
		(primitive_site TIEOFF_X25Y81 TIEOFF internal 2)
	)
	(tile 40 57 INT_INTERFACE_X22Y81 INT_INTERFACE 0
	)
	(tile 40 58 NULL_X58Y86 NULL 0
	)
	(tile 40 59 INT_X23Y81 INT 1
		(primitive_site TIEOFF_X26Y81 TIEOFF internal 2)
	)
	(tile 40 60 CLBLM_X23Y81 CLBLM 2
		(primitive_site SLICE_X32Y81 SLICEM internal 50)
		(primitive_site SLICE_X33Y81 SLICEL internal 45)
	)
	(tile 40 61 INT_X24Y81 INT 1
		(primitive_site TIEOFF_X27Y81 TIEOFF internal 2)
	)
	(tile 40 62 CLBLL_X24Y81 CLBLL 2
		(primitive_site SLICE_X34Y81 SLICEL internal 45)
		(primitive_site SLICE_X35Y81 SLICEL internal 45)
	)
	(tile 40 63 VBRK_X24Y81 VBRK 0
	)
	(tile 40 64 NULL_X64Y86 NULL 0
	)
	(tile 40 65 NULL_X65Y86 NULL 0
	)
	(tile 40 66 INT_X25Y81 INT 1
		(primitive_site TIEOFF_X28Y81 TIEOFF internal 2)
	)
	(tile 40 67 IOI_L_INT_INTERFACE_X25Y81 IOI_L_INT_INTERFACE 0
	)
	(tile 40 68 VBRK_X25Y81 VBRK 0
	)
	(tile 40 69 INT_X26Y81 INT 1
		(primitive_site TIEOFF_X29Y81 TIEOFF internal 2)
	)
	(tile 40 70 CLBLM_X26Y81 CLBLM 2
		(primitive_site SLICE_X36Y81 SLICEM internal 50)
		(primitive_site SLICE_X37Y81 SLICEL internal 45)
	)
	(tile 40 71 INT_X27Y81 INT 1
		(primitive_site TIEOFF_X30Y81 TIEOFF internal 2)
	)
	(tile 40 72 CLBLL_X27Y81 CLBLL 2
		(primitive_site SLICE_X38Y81 SLICEL internal 45)
		(primitive_site SLICE_X39Y81 SLICEL internal 45)
	)
	(tile 40 73 INT_X28Y81 INT 1
		(primitive_site TIEOFF_X31Y81 TIEOFF internal 2)
	)
	(tile 40 74 CLBLM_X28Y81 CLBLM 2
		(primitive_site SLICE_X40Y81 SLICEM internal 50)
		(primitive_site SLICE_X41Y81 SLICEL internal 45)
	)
	(tile 40 75 INT_X29Y81 INT 1
		(primitive_site TIEOFF_X32Y81 TIEOFF internal 2)
	)
	(tile 40 76 CLBLL_X29Y81 CLBLL 2
		(primitive_site SLICE_X42Y81 SLICEL internal 45)
		(primitive_site SLICE_X43Y81 SLICEL internal 45)
	)
	(tile 40 77 VBRK_X29Y81 VBRK 0
	)
	(tile 40 78 INT_X30Y81 INT 1
		(primitive_site TIEOFF_X33Y81 TIEOFF internal 2)
	)
	(tile 40 79 CLBLL_X30Y81 CLBLL 2
		(primitive_site SLICE_X44Y81 SLICEL internal 45)
		(primitive_site SLICE_X45Y81 SLICEL internal 45)
	)
	(tile 40 80 INT_X31Y81 INT 1
		(primitive_site TIEOFF_X34Y81 TIEOFF internal 2)
	)
	(tile 40 81 CLBLL_X31Y81 CLBLL 2
		(primitive_site SLICE_X46Y81 SLICEL internal 45)
		(primitive_site SLICE_X47Y81 SLICEL internal 45)
	)
	(tile 40 82 INT_X32Y81 INT 1
		(primitive_site TIEOFF_X35Y81 TIEOFF internal 2)
	)
	(tile 40 83 CLBLL_X32Y81 CLBLL 2
		(primitive_site SLICE_X48Y81 SLICEL internal 45)
		(primitive_site SLICE_X49Y81 SLICEL internal 45)
	)
	(tile 40 84 INT_X33Y81 INT 1
		(primitive_site TIEOFF_X36Y81 TIEOFF internal 2)
	)
	(tile 40 85 CLBLL_X33Y81 CLBLL 2
		(primitive_site SLICE_X50Y81 SLICEL internal 45)
		(primitive_site SLICE_X51Y81 SLICEL internal 45)
	)
	(tile 40 86 INT_X34Y81 INT 1
		(primitive_site TIEOFF_X37Y81 TIEOFF internal 2)
	)
	(tile 40 87 CLBLL_X34Y81 CLBLL 2
		(primitive_site SLICE_X52Y81 SLICEL internal 45)
		(primitive_site SLICE_X53Y81 SLICEL internal 45)
	)
	(tile 40 88 INT_X35Y81 INT 1
		(primitive_site TIEOFF_X38Y81 TIEOFF internal 2)
	)
	(tile 40 89 CLBLL_X35Y81 CLBLL 2
		(primitive_site SLICE_X54Y81 SLICEL internal 45)
		(primitive_site SLICE_X55Y81 SLICEL internal 45)
	)
	(tile 40 90 VFRAME_NOMON_X35Y81 VFRAME_NOMON 0
	)
	(tile 40 91 INT_X36Y81 INT 1
		(primitive_site TIEOFF_X39Y81 TIEOFF internal 2)
	)
	(tile 40 92 INT_INTERFACE_X36Y81 INT_INTERFACE 0
	)
	(tile 40 93 NULL_X93Y86 NULL 0
	)
	(tile 40 94 INT_X37Y81 INT 1
		(primitive_site TIEOFF_X40Y81 TIEOFF internal 2)
	)
	(tile 40 95 CLBLM_X37Y81 CLBLM 2
		(primitive_site SLICE_X56Y81 SLICEM internal 50)
		(primitive_site SLICE_X57Y81 SLICEL internal 45)
	)
	(tile 40 96 INT_X38Y81 INT 1
		(primitive_site TIEOFF_X41Y81 TIEOFF internal 2)
	)
	(tile 40 97 CLBLL_X38Y81 CLBLL 2
		(primitive_site SLICE_X58Y81 SLICEL internal 45)
		(primitive_site SLICE_X59Y81 SLICEL internal 45)
	)
	(tile 40 98 INT_X39Y81 INT 1
		(primitive_site TIEOFF_X42Y81 TIEOFF internal 2)
	)
	(tile 40 99 CLBLM_X39Y81 CLBLM 2
		(primitive_site SLICE_X60Y81 SLICEM internal 50)
		(primitive_site SLICE_X61Y81 SLICEL internal 45)
	)
	(tile 40 100 INT_X40Y81 INT 1
		(primitive_site TIEOFF_X43Y81 TIEOFF internal 2)
	)
	(tile 40 101 CLBLL_X40Y81 CLBLL 2
		(primitive_site SLICE_X62Y81 SLICEL internal 45)
		(primitive_site SLICE_X63Y81 SLICEL internal 45)
	)
	(tile 40 102 VBRK_X40Y81 VBRK 0
	)
	(tile 40 103 INT_X41Y81 INT 1
		(primitive_site TIEOFF_X44Y81 TIEOFF internal 2)
	)
	(tile 40 104 INT_INTERFACE_X41Y81 INT_INTERFACE 0
	)
	(tile 40 105 NULL_X105Y86 NULL 0
	)
	(tile 40 106 NULL_X106Y86 NULL 0
	)
	(tile 40 107 VBRK_X106Y86 VBRK 0
	)
	(tile 40 108 INT_X42Y81 INT 1
		(primitive_site TIEOFF_X45Y81 TIEOFF internal 2)
	)
	(tile 40 109 CLBLM_X42Y81 CLBLM 2
		(primitive_site SLICE_X64Y81 SLICEM internal 50)
		(primitive_site SLICE_X65Y81 SLICEL internal 45)
	)
	(tile 40 110 INT_X43Y81 INT 1
		(primitive_site TIEOFF_X46Y81 TIEOFF internal 2)
	)
	(tile 40 111 CLBLL_X43Y81 CLBLL 2
		(primitive_site SLICE_X66Y81 SLICEL internal 45)
		(primitive_site SLICE_X67Y81 SLICEL internal 45)
	)
	(tile 40 112 INT_X44Y81 INT 1
		(primitive_site TIEOFF_X47Y81 TIEOFF internal 2)
	)
	(tile 40 113 INT_INTERFACE_X44Y81 INT_INTERFACE 0
	)
	(tile 40 114 NULL_X114Y86 NULL 0
	)
	(tile 40 115 INT_X45Y81 INT 1
		(primitive_site TIEOFF_X48Y81 TIEOFF internal 2)
	)
	(tile 40 116 CLBLM_X45Y81 CLBLM 2
		(primitive_site SLICE_X68Y81 SLICEM internal 50)
		(primitive_site SLICE_X69Y81 SLICEL internal 45)
	)
	(tile 40 117 INT_X46Y81 INT 1
		(primitive_site TIEOFF_X49Y81 TIEOFF internal 2)
	)
	(tile 40 118 CLBLM_X46Y81 CLBLM 2
		(primitive_site SLICE_X70Y81 SLICEM internal 50)
		(primitive_site SLICE_X71Y81 SLICEL internal 45)
	)
	(tile 40 119 INT_X47Y81 INT 1
		(primitive_site TIEOFF_X50Y81 TIEOFF internal 2)
	)
	(tile 40 120 INT_INTERFACE_X47Y81 INT_INTERFACE 0
	)
	(tile 40 121 NULL_X121Y86 NULL 0
	)
	(tile 40 122 VBRK_X47Y81 VBRK 0
	)
	(tile 40 123 INT_X48Y81 INT 1
		(primitive_site TIEOFF_X52Y81 TIEOFF internal 2)
	)
	(tile 40 124 CLBLM_X48Y81 CLBLM 2
		(primitive_site SLICE_X72Y81 SLICEM internal 50)
		(primitive_site SLICE_X73Y81 SLICEL internal 45)
	)
	(tile 40 125 INT_X49Y81 INT 1
		(primitive_site TIEOFF_X53Y81 TIEOFF internal 2)
	)
	(tile 40 126 CLBLM_X49Y81 CLBLM 2
		(primitive_site SLICE_X74Y81 SLICEM internal 50)
		(primitive_site SLICE_X75Y81 SLICEL internal 45)
	)
	(tile 40 127 INT_X50Y81 INT 1
		(primitive_site TIEOFF_X54Y81 TIEOFF internal 2)
	)
	(tile 40 128 INT_INTERFACE_X50Y81 INT_INTERFACE 0
	)
	(tile 40 129 NULL_X129Y86 NULL 0
	)
	(tile 40 130 INT_X51Y81 INT 1
		(primitive_site TIEOFF_X55Y81 TIEOFF internal 2)
	)
	(tile 40 131 CLBLM_X51Y81 CLBLM 2
		(primitive_site SLICE_X76Y81 SLICEM internal 50)
		(primitive_site SLICE_X77Y81 SLICEL internal 45)
	)
	(tile 40 132 INT_X52Y81 INT 1
		(primitive_site TIEOFF_X56Y81 TIEOFF internal 2)
	)
	(tile 40 133 CLBLM_X52Y81 CLBLM 2
		(primitive_site SLICE_X78Y81 SLICEM internal 50)
		(primitive_site SLICE_X79Y81 SLICEL internal 45)
	)
	(tile 40 134 INT_X53Y81 INT 1
		(primitive_site TIEOFF_X57Y81 TIEOFF internal 2)
	)
	(tile 40 135 INT_INTERFACE_X53Y81 INT_INTERFACE 0
	)
	(tile 40 136 NULL_X136Y86 NULL 0
	)
	(tile 40 137 VBRK_X53Y81 VBRK 0
	)
	(tile 40 138 INT_X54Y81 INT 1
		(primitive_site TIEOFF_X59Y81 TIEOFF internal 2)
	)
	(tile 40 139 CLBLM_X54Y81 CLBLM 2
		(primitive_site SLICE_X80Y81 SLICEM internal 50)
		(primitive_site SLICE_X81Y81 SLICEL internal 45)
	)
	(tile 40 140 INT_X55Y81 INT 1
		(primitive_site TIEOFF_X60Y81 TIEOFF internal 2)
	)
	(tile 40 141 CLBLM_X55Y81 CLBLM 2
		(primitive_site SLICE_X82Y81 SLICEM internal 50)
		(primitive_site SLICE_X83Y81 SLICEL internal 45)
	)
	(tile 40 142 INT_X56Y81 INT 1
		(primitive_site TIEOFF_X61Y81 TIEOFF internal 2)
	)
	(tile 40 143 CLBLM_X56Y81 CLBLM 2
		(primitive_site SLICE_X84Y81 SLICEM internal 50)
		(primitive_site SLICE_X85Y81 SLICEL internal 45)
	)
	(tile 40 144 INT_X57Y81 INT 1
		(primitive_site TIEOFF_X62Y81 TIEOFF internal 2)
	)
	(tile 40 145 CLBLM_X57Y81 CLBLM 2
		(primitive_site SLICE_X86Y81 SLICEM internal 50)
		(primitive_site SLICE_X87Y81 SLICEL internal 45)
	)
	(tile 40 146 INT_X58Y81 INT 1
		(primitive_site TIEOFF_X63Y81 TIEOFF internal 2)
	)
	(tile 40 147 INT_INTERFACE_X58Y81 INT_INTERFACE 0
	)
	(tile 40 148 NULL_X148Y86 NULL 0
	)
	(tile 40 149 VBRK_X58Y81 VBRK 0
	)
	(tile 40 150 INT_X59Y81 INT 1
		(primitive_site TIEOFF_X65Y81 TIEOFF internal 2)
	)
	(tile 40 151 CLBLM_X59Y81 CLBLM 2
		(primitive_site SLICE_X88Y81 SLICEM internal 50)
		(primitive_site SLICE_X89Y81 SLICEL internal 45)
	)
	(tile 40 152 INT_X60Y81 INT 1
		(primitive_site TIEOFF_X66Y81 TIEOFF internal 2)
	)
	(tile 40 153 CLBLM_X60Y81 CLBLM 2
		(primitive_site SLICE_X90Y81 SLICEM internal 50)
		(primitive_site SLICE_X91Y81 SLICEL internal 45)
	)
	(tile 40 154 INT_X61Y81 INT 1
		(primitive_site TIEOFF_X67Y81 TIEOFF internal 2)
	)
	(tile 40 155 INT_INTERFACE_X61Y81 INT_INTERFACE 0
	)
	(tile 40 156 NULL_X156Y86 NULL 0
	)
	(tile 40 157 INT_X62Y81 INT 1
		(primitive_site TIEOFF_X68Y81 TIEOFF internal 2)
	)
	(tile 40 158 CLBLM_X62Y81 CLBLM 2
		(primitive_site SLICE_X92Y81 SLICEM internal 50)
		(primitive_site SLICE_X93Y81 SLICEL internal 45)
	)
	(tile 40 159 INT_X63Y81 INT 1
		(primitive_site TIEOFF_X69Y81 TIEOFF internal 2)
	)
	(tile 40 160 CLBLL_X63Y81 CLBLL 2
		(primitive_site SLICE_X94Y81 SLICEL internal 45)
		(primitive_site SLICE_X95Y81 SLICEL internal 45)
	)
	(tile 40 161 VBRK_X63Y81 VBRK 0
	)
	(tile 40 162 INT_X64Y81 INT 1
		(primitive_site TIEOFF_X70Y81 TIEOFF internal 2)
	)
	(tile 40 163 CLBLM_X64Y81 CLBLM 2
		(primitive_site SLICE_X96Y81 SLICEM internal 50)
		(primitive_site SLICE_X97Y81 SLICEL internal 45)
	)
	(tile 40 164 INT_X65Y81 INT 1
		(primitive_site TIEOFF_X71Y81 TIEOFF internal 2)
	)
	(tile 40 165 CLBLL_X65Y81 CLBLL 2
		(primitive_site SLICE_X98Y81 SLICEL internal 45)
		(primitive_site SLICE_X99Y81 SLICEL internal 45)
	)
	(tile 40 166 INT_X66Y81 INT 1
		(primitive_site TIEOFF_X72Y81 TIEOFF internal 2)
	)
	(tile 40 167 CLBLL_X66Y81 CLBLL 2
		(primitive_site SLICE_X100Y81 SLICEL internal 45)
		(primitive_site SLICE_X101Y81 SLICEL internal 45)
	)
	(tile 40 168 INT_X67Y81 INT 1
		(primitive_site TIEOFF_X73Y81 TIEOFF internal 2)
	)
	(tile 40 169 CLBLM_X67Y81 CLBLM 2
		(primitive_site SLICE_X102Y81 SLICEM internal 50)
		(primitive_site SLICE_X103Y81 SLICEL internal 45)
	)
	(tile 40 170 INT_X68Y81 INT 1
		(primitive_site TIEOFF_X74Y81 TIEOFF internal 2)
	)
	(tile 40 171 CLBLL_X68Y81 CLBLL 2
		(primitive_site SLICE_X104Y81 SLICEL internal 45)
		(primitive_site SLICE_X105Y81 SLICEL internal 45)
	)
	(tile 40 172 INT_X69Y81 INT 1
		(primitive_site TIEOFF_X75Y81 TIEOFF internal 2)
	)
	(tile 40 173 EMAC_INT_INTERFACE_X69Y81 EMAC_INT_INTERFACE 0
	)
	(tile 40 174 NULL_X174Y86 NULL 0
	)
	(tile 40 175 INT_X70Y81 INT 1
		(primitive_site TIEOFF_X76Y81 TIEOFF internal 2)
	)
	(tile 40 176 GTX_INT_INTERFACE_X70Y81 GTX_INT_INTERFACE 0
	)
	(tile 40 177 R_TERM_INT_X70Y81 R_TERM_INT 0
	)
	(tile 40 178 NULL_X178Y86 NULL 0
	)
	(tile 41 0 LIOB_X0Y80 LIOB 2
		(primitive_site IOB_X0Y80 IOBS unbonded 13)
		(primitive_site IOB_X0Y81 IOBM unbonded 13)
	)
	(tile 41 1 LIOI_X0Y80 LIOI 6
		(primitive_site IODELAY_X0Y80 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y80 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y81 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y81 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y81 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y80 OLOGICE1 internal 32)
	)
	(tile 41 2 L_TERM_INT_X0Y80 L_TERM_INT 0
	)
	(tile 41 3 INT_X0Y80 INT 1
		(primitive_site TIEOFF_X0Y80 TIEOFF internal 2)
	)
	(tile 41 4 IOI_L_INT_INTERFACE_X0Y80 IOI_L_INT_INTERFACE 0
	)
	(tile 41 5 VBRK_X0Y80 VBRK 0
	)
	(tile 41 6 INT_X1Y80 INT 1
		(primitive_site TIEOFF_X1Y80 TIEOFF internal 2)
	)
	(tile 41 7 CLBLM_X1Y80 CLBLM 2
		(primitive_site SLICE_X0Y80 SLICEM internal 50)
		(primitive_site SLICE_X1Y80 SLICEL internal 45)
	)
	(tile 41 8 INT_X2Y80 INT 1
		(primitive_site TIEOFF_X2Y80 TIEOFF internal 2)
	)
	(tile 41 9 CLBLL_X2Y80 CLBLL 2
		(primitive_site SLICE_X2Y80 SLICEL internal 45)
		(primitive_site SLICE_X3Y80 SLICEL internal 45)
	)
	(tile 41 10 INT_X3Y80 INT 1
		(primitive_site TIEOFF_X3Y80 TIEOFF internal 2)
	)
	(tile 41 11 CLBLM_X3Y80 CLBLM 2
		(primitive_site SLICE_X4Y80 SLICEM internal 50)
		(primitive_site SLICE_X5Y80 SLICEL internal 45)
	)
	(tile 41 12 INT_X4Y80 INT 1
		(primitive_site TIEOFF_X4Y80 TIEOFF internal 2)
	)
	(tile 41 13 CLBLL_X4Y80 CLBLL 2
		(primitive_site SLICE_X6Y80 SLICEL internal 45)
		(primitive_site SLICE_X7Y80 SLICEL internal 45)
	)
	(tile 41 14 INT_X5Y80 INT 1
		(primitive_site TIEOFF_X5Y80 TIEOFF internal 2)
	)
	(tile 41 15 INT_INTERFACE_X5Y80 INT_INTERFACE 0
	)
	(tile 41 16 BRAM_X5Y80 BRAM 3
		(primitive_site RAMB18_X0Y32 FIFO18E1 internal 158)
		(primitive_site RAMB18_X0Y33 RAMB18E1 internal 158)
		(primitive_site RAMB36_X0Y16 RAMBFIFO36E1 internal 356)
	)
	(tile 41 17 INT_X6Y80 INT 1
		(primitive_site TIEOFF_X6Y80 TIEOFF internal 2)
	)
	(tile 41 18 CLBLM_X6Y80 CLBLM 2
		(primitive_site SLICE_X8Y80 SLICEM internal 50)
		(primitive_site SLICE_X9Y80 SLICEL internal 45)
	)
	(tile 41 19 INT_X7Y80 INT 1
		(primitive_site TIEOFF_X7Y80 TIEOFF internal 2)
	)
	(tile 41 20 CLBLM_X7Y80 CLBLM 2
		(primitive_site SLICE_X10Y80 SLICEM internal 50)
		(primitive_site SLICE_X11Y80 SLICEL internal 45)
	)
	(tile 41 21 VBRK_X7Y80 VBRK 0
	)
	(tile 41 22 INT_X8Y80 INT 1
		(primitive_site TIEOFF_X8Y80 TIEOFF internal 2)
	)
	(tile 41 23 INT_INTERFACE_X8Y80 INT_INTERFACE 0
	)
	(tile 41 24 DSP_X8Y80 DSP 3
		(primitive_site DSP48_X0Y32 DSP48E1 internal 417)
		(primitive_site DSP48_X0Y33 DSP48E1 internal 417)
		(primitive_site TIEOFF_X9Y80 TIEOFF internal 2)
	)
	(tile 41 25 INT_X9Y80 INT 1
		(primitive_site TIEOFF_X10Y80 TIEOFF internal 2)
	)
	(tile 41 26 CLBLM_X9Y80 CLBLM 2
		(primitive_site SLICE_X12Y80 SLICEM internal 50)
		(primitive_site SLICE_X13Y80 SLICEL internal 45)
	)
	(tile 41 27 INT_X10Y80 INT 1
		(primitive_site TIEOFF_X11Y80 TIEOFF internal 2)
	)
	(tile 41 28 CLBLM_X10Y80 CLBLM 2
		(primitive_site SLICE_X14Y80 SLICEM internal 50)
		(primitive_site SLICE_X15Y80 SLICEL internal 45)
	)
	(tile 41 29 INT_X11Y80 INT 1
		(primitive_site TIEOFF_X12Y80 TIEOFF internal 2)
	)
	(tile 41 30 CLBLM_X11Y80 CLBLM 2
		(primitive_site SLICE_X16Y80 SLICEM internal 50)
		(primitive_site SLICE_X17Y80 SLICEL internal 45)
	)
	(tile 41 31 INT_X12Y80 INT 1
		(primitive_site TIEOFF_X13Y80 TIEOFF internal 2)
	)
	(tile 41 32 CLBLM_X12Y80 CLBLM 2
		(primitive_site SLICE_X18Y80 SLICEM internal 50)
		(primitive_site SLICE_X19Y80 SLICEL internal 45)
	)
	(tile 41 33 VBRK_X12Y80 VBRK 0
	)
	(tile 41 34 INT_X13Y80 INT 1
		(primitive_site TIEOFF_X14Y80 TIEOFF internal 2)
	)
	(tile 41 35 INT_INTERFACE_X13Y80 INT_INTERFACE 0
	)
	(tile 41 36 DSP_X13Y80 DSP 3
		(primitive_site DSP48_X1Y32 DSP48E1 internal 417)
		(primitive_site DSP48_X1Y33 DSP48E1 internal 417)
		(primitive_site TIEOFF_X15Y80 TIEOFF internal 2)
	)
	(tile 41 37 INT_X14Y80 INT 1
		(primitive_site TIEOFF_X16Y80 TIEOFF internal 2)
	)
	(tile 41 38 CLBLM_X14Y80 CLBLM 2
		(primitive_site SLICE_X20Y80 SLICEM internal 50)
		(primitive_site SLICE_X21Y80 SLICEL internal 45)
	)
	(tile 41 39 INT_X15Y80 INT 1
		(primitive_site TIEOFF_X17Y80 TIEOFF internal 2)
	)
	(tile 41 40 CLBLM_X15Y80 CLBLM 2
		(primitive_site SLICE_X22Y80 SLICEM internal 50)
		(primitive_site SLICE_X23Y80 SLICEL internal 45)
	)
	(tile 41 41 INT_X16Y80 INT 1
		(primitive_site TIEOFF_X18Y80 TIEOFF internal 2)
	)
	(tile 41 42 INT_INTERFACE_X16Y80 INT_INTERFACE 0
	)
	(tile 41 43 BRAM_X16Y80 BRAM 3
		(primitive_site RAMB18_X1Y32 FIFO18E1 internal 158)
		(primitive_site RAMB18_X1Y33 RAMB18E1 internal 158)
		(primitive_site RAMB36_X1Y16 RAMBFIFO36E1 internal 356)
	)
	(tile 41 44 INT_X17Y80 INT 1
		(primitive_site TIEOFF_X19Y80 TIEOFF internal 2)
	)
	(tile 41 45 CLBLM_X17Y80 CLBLM 2
		(primitive_site SLICE_X24Y80 SLICEM internal 50)
		(primitive_site SLICE_X25Y80 SLICEL internal 45)
	)
	(tile 41 46 INT_X18Y80 INT 1
		(primitive_site TIEOFF_X20Y80 TIEOFF internal 2)
	)
	(tile 41 47 CLBLM_X18Y80 CLBLM 2
		(primitive_site SLICE_X26Y80 SLICEM internal 50)
		(primitive_site SLICE_X27Y80 SLICEL internal 45)
	)
	(tile 41 48 VBRK_X18Y80 VBRK 0
	)
	(tile 41 49 INT_X19Y80 INT 1
		(primitive_site TIEOFF_X21Y80 TIEOFF internal 2)
	)
	(tile 41 50 INT_INTERFACE_X19Y80 INT_INTERFACE 0
	)
	(tile 41 51 DSP_X19Y80 DSP 3
		(primitive_site DSP48_X2Y32 DSP48E1 internal 417)
		(primitive_site DSP48_X2Y33 DSP48E1 internal 417)
		(primitive_site TIEOFF_X22Y80 TIEOFF internal 2)
	)
	(tile 41 52 INT_X20Y80 INT 1
		(primitive_site TIEOFF_X23Y80 TIEOFF internal 2)
	)
	(tile 41 53 CLBLM_X20Y80 CLBLM 2
		(primitive_site SLICE_X28Y80 SLICEM internal 50)
		(primitive_site SLICE_X29Y80 SLICEL internal 45)
	)
	(tile 41 54 INT_X21Y80 INT 1
		(primitive_site TIEOFF_X24Y80 TIEOFF internal 2)
	)
	(tile 41 55 CLBLM_X21Y80 CLBLM 2
		(primitive_site SLICE_X30Y80 SLICEM internal 50)
		(primitive_site SLICE_X31Y80 SLICEL internal 45)
	)
	(tile 41 56 INT_X22Y80 INT 1
		(primitive_site TIEOFF_X25Y80 TIEOFF internal 2)
	)
	(tile 41 57 INT_INTERFACE_X22Y80 INT_INTERFACE 0
	)
	(tile 41 58 BRAM_X22Y80 BRAM 3
		(primitive_site RAMB18_X2Y32 FIFO18E1 internal 158)
		(primitive_site RAMB18_X2Y33 RAMB18E1 internal 158)
		(primitive_site RAMB36_X2Y16 RAMBFIFO36E1 internal 356)
	)
	(tile 41 59 INT_X23Y80 INT 1
		(primitive_site TIEOFF_X26Y80 TIEOFF internal 2)
	)
	(tile 41 60 CLBLM_X23Y80 CLBLM 2
		(primitive_site SLICE_X32Y80 SLICEM internal 50)
		(primitive_site SLICE_X33Y80 SLICEL internal 45)
	)
	(tile 41 61 INT_X24Y80 INT 1
		(primitive_site TIEOFF_X27Y80 TIEOFF internal 2)
	)
	(tile 41 62 CLBLL_X24Y80 CLBLL 2
		(primitive_site SLICE_X34Y80 SLICEL internal 45)
		(primitive_site SLICE_X35Y80 SLICEL internal 45)
	)
	(tile 41 63 VBRK_X24Y80 VBRK 0
	)
	(tile 41 64 LIOB_FT_X25Y80 LIOB_FT 2
		(primitive_site IOB_X1Y80 IOBS unbonded 13)
		(primitive_site IOB_X1Y81 IOBM unbonded 13)
	)
	(tile 41 65 LIOI_X25Y80 LIOI 6
		(primitive_site IODELAY_X1Y80 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y80 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y81 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y81 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y81 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y80 OLOGICE1 internal 32)
	)
	(tile 41 66 INT_X25Y80 INT 1
		(primitive_site TIEOFF_X28Y80 TIEOFF internal 2)
	)
	(tile 41 67 IOI_L_INT_INTERFACE_X25Y80 IOI_L_INT_INTERFACE 0
	)
	(tile 41 68 VBRK_X25Y80 VBRK 0
	)
	(tile 41 69 INT_X26Y80 INT 1
		(primitive_site TIEOFF_X29Y80 TIEOFF internal 2)
	)
	(tile 41 70 CLBLM_X26Y80 CLBLM 2
		(primitive_site SLICE_X36Y80 SLICEM internal 50)
		(primitive_site SLICE_X37Y80 SLICEL internal 45)
	)
	(tile 41 71 INT_X27Y80 INT 1
		(primitive_site TIEOFF_X30Y80 TIEOFF internal 2)
	)
	(tile 41 72 CLBLL_X27Y80 CLBLL 2
		(primitive_site SLICE_X38Y80 SLICEL internal 45)
		(primitive_site SLICE_X39Y80 SLICEL internal 45)
	)
	(tile 41 73 INT_X28Y80 INT 1
		(primitive_site TIEOFF_X31Y80 TIEOFF internal 2)
	)
	(tile 41 74 CLBLM_X28Y80 CLBLM 2
		(primitive_site SLICE_X40Y80 SLICEM internal 50)
		(primitive_site SLICE_X41Y80 SLICEL internal 45)
	)
	(tile 41 75 INT_X29Y80 INT 1
		(primitive_site TIEOFF_X32Y80 TIEOFF internal 2)
	)
	(tile 41 76 CLBLL_X29Y80 CLBLL 2
		(primitive_site SLICE_X42Y80 SLICEL internal 45)
		(primitive_site SLICE_X43Y80 SLICEL internal 45)
	)
	(tile 41 77 VBRK_X29Y80 VBRK 0
	)
	(tile 41 78 INT_X30Y80 INT 1
		(primitive_site TIEOFF_X33Y80 TIEOFF internal 2)
	)
	(tile 41 79 CLBLL_X30Y80 CLBLL 2
		(primitive_site SLICE_X44Y80 SLICEL internal 45)
		(primitive_site SLICE_X45Y80 SLICEL internal 45)
	)
	(tile 41 80 INT_X31Y80 INT 1
		(primitive_site TIEOFF_X34Y80 TIEOFF internal 2)
	)
	(tile 41 81 CLBLL_X31Y80 CLBLL 2
		(primitive_site SLICE_X46Y80 SLICEL internal 45)
		(primitive_site SLICE_X47Y80 SLICEL internal 45)
	)
	(tile 41 82 INT_X32Y80 INT 1
		(primitive_site TIEOFF_X35Y80 TIEOFF internal 2)
	)
	(tile 41 83 CLBLL_X32Y80 CLBLL 2
		(primitive_site SLICE_X48Y80 SLICEL internal 45)
		(primitive_site SLICE_X49Y80 SLICEL internal 45)
	)
	(tile 41 84 INT_X33Y80 INT 1
		(primitive_site TIEOFF_X36Y80 TIEOFF internal 2)
	)
	(tile 41 85 CLBLL_X33Y80 CLBLL 2
		(primitive_site SLICE_X50Y80 SLICEL internal 45)
		(primitive_site SLICE_X51Y80 SLICEL internal 45)
	)
	(tile 41 86 INT_X34Y80 INT 1
		(primitive_site TIEOFF_X37Y80 TIEOFF internal 2)
	)
	(tile 41 87 CLBLL_X34Y80 CLBLL 2
		(primitive_site SLICE_X52Y80 SLICEL internal 45)
		(primitive_site SLICE_X53Y80 SLICEL internal 45)
	)
	(tile 41 88 INT_X35Y80 INT 1
		(primitive_site TIEOFF_X38Y80 TIEOFF internal 2)
	)
	(tile 41 89 CLBLL_X35Y80 CLBLL 2
		(primitive_site SLICE_X54Y80 SLICEL internal 45)
		(primitive_site SLICE_X55Y80 SLICEL internal 45)
	)
	(tile 41 90 VFRAME_NOMON_X35Y80 VFRAME_NOMON 0
	)
	(tile 41 91 INT_X36Y80 INT 1
		(primitive_site TIEOFF_X39Y80 TIEOFF internal 2)
	)
	(tile 41 92 INT_INTERFACE_X36Y80 INT_INTERFACE 0
	)
	(tile 41 93 CMT_PMVB_BUF_ABOVE_X36Y80 CMT_PMVB_BUF_ABOVE 0
	)
	(tile 41 94 INT_X37Y80 INT 1
		(primitive_site TIEOFF_X40Y80 TIEOFF internal 2)
	)
	(tile 41 95 CLBLM_X37Y80 CLBLM 2
		(primitive_site SLICE_X56Y80 SLICEM internal 50)
		(primitive_site SLICE_X57Y80 SLICEL internal 45)
	)
	(tile 41 96 INT_X38Y80 INT 1
		(primitive_site TIEOFF_X41Y80 TIEOFF internal 2)
	)
	(tile 41 97 CLBLL_X38Y80 CLBLL 2
		(primitive_site SLICE_X58Y80 SLICEL internal 45)
		(primitive_site SLICE_X59Y80 SLICEL internal 45)
	)
	(tile 41 98 INT_X39Y80 INT 1
		(primitive_site TIEOFF_X42Y80 TIEOFF internal 2)
	)
	(tile 41 99 CLBLM_X39Y80 CLBLM 2
		(primitive_site SLICE_X60Y80 SLICEM internal 50)
		(primitive_site SLICE_X61Y80 SLICEL internal 45)
	)
	(tile 41 100 INT_X40Y80 INT 1
		(primitive_site TIEOFF_X43Y80 TIEOFF internal 2)
	)
	(tile 41 101 CLBLL_X40Y80 CLBLL 2
		(primitive_site SLICE_X62Y80 SLICEL internal 45)
		(primitive_site SLICE_X63Y80 SLICEL internal 45)
	)
	(tile 41 102 VBRK_X40Y80 VBRK 0
	)
	(tile 41 103 INT_X41Y80 INT 1
		(primitive_site TIEOFF_X44Y80 TIEOFF internal 2)
	)
	(tile 41 104 INT_INTERFACE_X41Y80 INT_INTERFACE 0
	)
	(tile 41 105 RIOI_X41Y80 RIOI 6
		(primitive_site OLOGIC_X2Y80 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y80 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y80 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y81 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y81 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y81 ILOGICE1 internal 28)
	)
	(tile 41 106 RIOB_X41Y80 RIOB 2
		(primitive_site IOB_X2Y80 IOBS unbonded 13)
		(primitive_site IOB_X2Y81 IOBM unbonded 13)
	)
	(tile 41 107 VBRK_X41Y80 VBRK 0
	)
	(tile 41 108 INT_X42Y80 INT 1
		(primitive_site TIEOFF_X45Y80 TIEOFF internal 2)
	)
	(tile 41 109 CLBLM_X42Y80 CLBLM 2
		(primitive_site SLICE_X64Y80 SLICEM internal 50)
		(primitive_site SLICE_X65Y80 SLICEL internal 45)
	)
	(tile 41 110 INT_X43Y80 INT 1
		(primitive_site TIEOFF_X46Y80 TIEOFF internal 2)
	)
	(tile 41 111 CLBLL_X43Y80 CLBLL 2
		(primitive_site SLICE_X66Y80 SLICEL internal 45)
		(primitive_site SLICE_X67Y80 SLICEL internal 45)
	)
	(tile 41 112 INT_X44Y80 INT 1
		(primitive_site TIEOFF_X47Y80 TIEOFF internal 2)
	)
	(tile 41 113 INT_INTERFACE_X44Y80 INT_INTERFACE 0
	)
	(tile 41 114 BRAM_X44Y80 BRAM 3
		(primitive_site RAMB18_X3Y32 FIFO18E1 internal 158)
		(primitive_site RAMB18_X3Y33 RAMB18E1 internal 158)
		(primitive_site RAMB36_X3Y16 RAMBFIFO36E1 internal 356)
	)
	(tile 41 115 INT_X45Y80 INT 1
		(primitive_site TIEOFF_X48Y80 TIEOFF internal 2)
	)
	(tile 41 116 CLBLM_X45Y80 CLBLM 2
		(primitive_site SLICE_X68Y80 SLICEM internal 50)
		(primitive_site SLICE_X69Y80 SLICEL internal 45)
	)
	(tile 41 117 INT_X46Y80 INT 1
		(primitive_site TIEOFF_X49Y80 TIEOFF internal 2)
	)
	(tile 41 118 CLBLM_X46Y80 CLBLM 2
		(primitive_site SLICE_X70Y80 SLICEM internal 50)
		(primitive_site SLICE_X71Y80 SLICEL internal 45)
	)
	(tile 41 119 INT_X47Y80 INT 1
		(primitive_site TIEOFF_X50Y80 TIEOFF internal 2)
	)
	(tile 41 120 INT_INTERFACE_X47Y80 INT_INTERFACE 0
	)
	(tile 41 121 DSP_X47Y80 DSP 3
		(primitive_site DSP48_X3Y32 DSP48E1 internal 417)
		(primitive_site DSP48_X3Y33 DSP48E1 internal 417)
		(primitive_site TIEOFF_X51Y80 TIEOFF internal 2)
	)
	(tile 41 122 VBRK_X47Y80 VBRK 0
	)
	(tile 41 123 INT_X48Y80 INT 1
		(primitive_site TIEOFF_X52Y80 TIEOFF internal 2)
	)
	(tile 41 124 CLBLM_X48Y80 CLBLM 2
		(primitive_site SLICE_X72Y80 SLICEM internal 50)
		(primitive_site SLICE_X73Y80 SLICEL internal 45)
	)
	(tile 41 125 INT_X49Y80 INT 1
		(primitive_site TIEOFF_X53Y80 TIEOFF internal 2)
	)
	(tile 41 126 CLBLM_X49Y80 CLBLM 2
		(primitive_site SLICE_X74Y80 SLICEM internal 50)
		(primitive_site SLICE_X75Y80 SLICEL internal 45)
	)
	(tile 41 127 INT_X50Y80 INT 1
		(primitive_site TIEOFF_X54Y80 TIEOFF internal 2)
	)
	(tile 41 128 INT_INTERFACE_X50Y80 INT_INTERFACE 0
	)
	(tile 41 129 BRAM_X50Y80 BRAM 3
		(primitive_site RAMB18_X4Y32 FIFO18E1 internal 158)
		(primitive_site RAMB18_X4Y33 RAMB18E1 internal 158)
		(primitive_site RAMB36_X4Y16 RAMBFIFO36E1 internal 356)
	)
	(tile 41 130 INT_X51Y80 INT 1
		(primitive_site TIEOFF_X55Y80 TIEOFF internal 2)
	)
	(tile 41 131 CLBLM_X51Y80 CLBLM 2
		(primitive_site SLICE_X76Y80 SLICEM internal 50)
		(primitive_site SLICE_X77Y80 SLICEL internal 45)
	)
	(tile 41 132 INT_X52Y80 INT 1
		(primitive_site TIEOFF_X56Y80 TIEOFF internal 2)
	)
	(tile 41 133 CLBLM_X52Y80 CLBLM 2
		(primitive_site SLICE_X78Y80 SLICEM internal 50)
		(primitive_site SLICE_X79Y80 SLICEL internal 45)
	)
	(tile 41 134 INT_X53Y80 INT 1
		(primitive_site TIEOFF_X57Y80 TIEOFF internal 2)
	)
	(tile 41 135 INT_INTERFACE_X53Y80 INT_INTERFACE 0
	)
	(tile 41 136 DSP_X53Y80 DSP 3
		(primitive_site DSP48_X4Y32 DSP48E1 internal 417)
		(primitive_site DSP48_X4Y33 DSP48E1 internal 417)
		(primitive_site TIEOFF_X58Y80 TIEOFF internal 2)
	)
	(tile 41 137 VBRK_X53Y80 VBRK 0
	)
	(tile 41 138 INT_X54Y80 INT 1
		(primitive_site TIEOFF_X59Y80 TIEOFF internal 2)
	)
	(tile 41 139 CLBLM_X54Y80 CLBLM 2
		(primitive_site SLICE_X80Y80 SLICEM internal 50)
		(primitive_site SLICE_X81Y80 SLICEL internal 45)
	)
	(tile 41 140 INT_X55Y80 INT 1
		(primitive_site TIEOFF_X60Y80 TIEOFF internal 2)
	)
	(tile 41 141 CLBLM_X55Y80 CLBLM 2
		(primitive_site SLICE_X82Y80 SLICEM internal 50)
		(primitive_site SLICE_X83Y80 SLICEL internal 45)
	)
	(tile 41 142 INT_X56Y80 INT 1
		(primitive_site TIEOFF_X61Y80 TIEOFF internal 2)
	)
	(tile 41 143 CLBLM_X56Y80 CLBLM 2
		(primitive_site SLICE_X84Y80 SLICEM internal 50)
		(primitive_site SLICE_X85Y80 SLICEL internal 45)
	)
	(tile 41 144 INT_X57Y80 INT 1
		(primitive_site TIEOFF_X62Y80 TIEOFF internal 2)
	)
	(tile 41 145 CLBLM_X57Y80 CLBLM 2
		(primitive_site SLICE_X86Y80 SLICEM internal 50)
		(primitive_site SLICE_X87Y80 SLICEL internal 45)
	)
	(tile 41 146 INT_X58Y80 INT 1
		(primitive_site TIEOFF_X63Y80 TIEOFF internal 2)
	)
	(tile 41 147 INT_INTERFACE_X58Y80 INT_INTERFACE 0
	)
	(tile 41 148 DSP_X58Y80 DSP 3
		(primitive_site DSP48_X5Y32 DSP48E1 internal 417)
		(primitive_site DSP48_X5Y33 DSP48E1 internal 417)
		(primitive_site TIEOFF_X64Y80 TIEOFF internal 2)
	)
	(tile 41 149 VBRK_X58Y80 VBRK 0
	)
	(tile 41 150 INT_X59Y80 INT 1
		(primitive_site TIEOFF_X65Y80 TIEOFF internal 2)
	)
	(tile 41 151 CLBLM_X59Y80 CLBLM 2
		(primitive_site SLICE_X88Y80 SLICEM internal 50)
		(primitive_site SLICE_X89Y80 SLICEL internal 45)
	)
	(tile 41 152 INT_X60Y80 INT 1
		(primitive_site TIEOFF_X66Y80 TIEOFF internal 2)
	)
	(tile 41 153 CLBLM_X60Y80 CLBLM 2
		(primitive_site SLICE_X90Y80 SLICEM internal 50)
		(primitive_site SLICE_X91Y80 SLICEL internal 45)
	)
	(tile 41 154 INT_X61Y80 INT 1
		(primitive_site TIEOFF_X67Y80 TIEOFF internal 2)
	)
	(tile 41 155 INT_INTERFACE_X61Y80 INT_INTERFACE 0
	)
	(tile 41 156 BRAM_X61Y80 BRAM 3
		(primitive_site RAMB18_X5Y32 FIFO18E1 internal 158)
		(primitive_site RAMB18_X5Y33 RAMB18E1 internal 158)
		(primitive_site RAMB36_X5Y16 RAMBFIFO36E1 internal 356)
	)
	(tile 41 157 INT_X62Y80 INT 1
		(primitive_site TIEOFF_X68Y80 TIEOFF internal 2)
	)
	(tile 41 158 CLBLM_X62Y80 CLBLM 2
		(primitive_site SLICE_X92Y80 SLICEM internal 50)
		(primitive_site SLICE_X93Y80 SLICEL internal 45)
	)
	(tile 41 159 INT_X63Y80 INT 1
		(primitive_site TIEOFF_X69Y80 TIEOFF internal 2)
	)
	(tile 41 160 CLBLL_X63Y80 CLBLL 2
		(primitive_site SLICE_X94Y80 SLICEL internal 45)
		(primitive_site SLICE_X95Y80 SLICEL internal 45)
	)
	(tile 41 161 VBRK_X63Y80 VBRK 0
	)
	(tile 41 162 INT_X64Y80 INT 1
		(primitive_site TIEOFF_X70Y80 TIEOFF internal 2)
	)
	(tile 41 163 CLBLM_X64Y80 CLBLM 2
		(primitive_site SLICE_X96Y80 SLICEM internal 50)
		(primitive_site SLICE_X97Y80 SLICEL internal 45)
	)
	(tile 41 164 INT_X65Y80 INT 1
		(primitive_site TIEOFF_X71Y80 TIEOFF internal 2)
	)
	(tile 41 165 CLBLL_X65Y80 CLBLL 2
		(primitive_site SLICE_X98Y80 SLICEL internal 45)
		(primitive_site SLICE_X99Y80 SLICEL internal 45)
	)
	(tile 41 166 INT_X66Y80 INT 1
		(primitive_site TIEOFF_X72Y80 TIEOFF internal 2)
	)
	(tile 41 167 CLBLL_X66Y80 CLBLL 2
		(primitive_site SLICE_X100Y80 SLICEL internal 45)
		(primitive_site SLICE_X101Y80 SLICEL internal 45)
	)
	(tile 41 168 INT_X67Y80 INT 1
		(primitive_site TIEOFF_X73Y80 TIEOFF internal 2)
	)
	(tile 41 169 CLBLM_X67Y80 CLBLM 2
		(primitive_site SLICE_X102Y80 SLICEM internal 50)
		(primitive_site SLICE_X103Y80 SLICEL internal 45)
	)
	(tile 41 170 INT_X68Y80 INT 1
		(primitive_site TIEOFF_X74Y80 TIEOFF internal 2)
	)
	(tile 41 171 CLBLL_X68Y80 CLBLL 2
		(primitive_site SLICE_X104Y80 SLICEL internal 45)
		(primitive_site SLICE_X105Y80 SLICEL internal 45)
	)
	(tile 41 172 INT_X69Y80 INT 1
		(primitive_site TIEOFF_X75Y80 TIEOFF internal 2)
	)
	(tile 41 173 EMAC_INT_INTERFACE_X69Y80 EMAC_INT_INTERFACE 0
	)
	(tile 41 174 EMAC_X69Y80 EMAC 1
		(primitive_site TEMAC_X0Y2 TEMAC_SINGLE internal 335)
	)
	(tile 41 175 INT_X70Y80 INT 1
		(primitive_site TIEOFF_X76Y80 TIEOFF internal 2)
	)
	(tile 41 176 GTX_INT_INTERFACE_X70Y80 GTX_INT_INTERFACE 0
	)
	(tile 41 177 R_TERM_INT_X70Y80 R_TERM_INT 0
	)
	(tile 41 178 GTX_X70Y80 GTX 5
		(primitive_site GTXE1_X0Y8 GTXE1 internal 496)
		(primitive_site IPAD_X1Y48 IPAD unbonded 1)
		(primitive_site IPAD_X1Y49 IPAD unbonded 1)
		(primitive_site OPAD_X0Y16 OPAD unbonded 1)
		(primitive_site OPAD_X0Y17 OPAD unbonded 1)
	)
	(tile 42 0 BRKH_IOB_X0Y79 BRKH_IOB 0
	)
	(tile 42 1 BRKH_IOI_X0Y79 BRKH_IOI 0
	)
	(tile 42 2 NULL_X2Y84 NULL 0
	)
	(tile 42 3 BRKH_INT_X0Y79 BRKH_INT 0
	)
	(tile 42 4 BRKH_INT_INTERFACE_X0Y79 BRKH_INT_INTERFACE 0
	)
	(tile 42 5 BRKH_X0Y79 BRKH 0
	)
	(tile 42 6 BRKH_INT_X1Y79 BRKH_INT 0
	)
	(tile 42 7 BRKH_CLB_X1Y79 BRKH_CLB 0
	)
	(tile 42 8 BRKH_INT_X2Y79 BRKH_INT 0
	)
	(tile 42 9 BRKH_CLB_X2Y79 BRKH_CLB 0
	)
	(tile 42 10 BRKH_INT_X3Y79 BRKH_INT 0
	)
	(tile 42 11 BRKH_CLB_X3Y79 BRKH_CLB 0
	)
	(tile 42 12 BRKH_INT_X4Y79 BRKH_INT 0
	)
	(tile 42 13 BRKH_CLB_X4Y79 BRKH_CLB 0
	)
	(tile 42 14 BRKH_INT_X5Y79 BRKH_INT 0
	)
	(tile 42 15 BRKH_INT_INTERFACE_X5Y79 BRKH_INT_INTERFACE 0
	)
	(tile 42 16 BRKH_BRAM_X5Y79 BRKH_BRAM 0
	)
	(tile 42 17 BRKH_INT_X6Y79 BRKH_INT 0
	)
	(tile 42 18 BRKH_CLB_X6Y79 BRKH_CLB 0
	)
	(tile 42 19 BRKH_INT_X7Y79 BRKH_INT 0
	)
	(tile 42 20 BRKH_CLB_X7Y79 BRKH_CLB 0
	)
	(tile 42 21 BRKH_X7Y79 BRKH 0
	)
	(tile 42 22 BRKH_INT_X8Y79 BRKH_INT 0
	)
	(tile 42 23 BRKH_INT_INTERFACE_X8Y79 BRKH_INT_INTERFACE 0
	)
	(tile 42 24 BRKH_DSP_X8Y79 BRKH_DSP 0
	)
	(tile 42 25 BRKH_INT_X9Y79 BRKH_INT 0
	)
	(tile 42 26 BRKH_CLB_X9Y79 BRKH_CLB 0
	)
	(tile 42 27 BRKH_INT_X10Y79 BRKH_INT 0
	)
	(tile 42 28 BRKH_CLB_X10Y79 BRKH_CLB 0
	)
	(tile 42 29 BRKH_INT_X11Y79 BRKH_INT 0
	)
	(tile 42 30 BRKH_CLB_X11Y79 BRKH_CLB 0
	)
	(tile 42 31 BRKH_INT_X12Y79 BRKH_INT 0
	)
	(tile 42 32 BRKH_CLB_X12Y79 BRKH_CLB 0
	)
	(tile 42 33 BRKH_X12Y79 BRKH 0
	)
	(tile 42 34 BRKH_INT_X13Y79 BRKH_INT 0
	)
	(tile 42 35 BRKH_INT_INTERFACE_X13Y79 BRKH_INT_INTERFACE 0
	)
	(tile 42 36 BRKH_DSP_X13Y79 BRKH_DSP 0
	)
	(tile 42 37 BRKH_INT_X14Y79 BRKH_INT 0
	)
	(tile 42 38 BRKH_CLB_X14Y79 BRKH_CLB 0
	)
	(tile 42 39 BRKH_INT_X15Y79 BRKH_INT 0
	)
	(tile 42 40 BRKH_CLB_X15Y79 BRKH_CLB 0
	)
	(tile 42 41 BRKH_INT_X16Y79 BRKH_INT 0
	)
	(tile 42 42 BRKH_INT_INTERFACE_X16Y79 BRKH_INT_INTERFACE 0
	)
	(tile 42 43 BRKH_BRAM_X16Y79 BRKH_BRAM 0
	)
	(tile 42 44 BRKH_INT_X17Y79 BRKH_INT 0
	)
	(tile 42 45 BRKH_CLB_X17Y79 BRKH_CLB 0
	)
	(tile 42 46 BRKH_INT_X18Y79 BRKH_INT 0
	)
	(tile 42 47 BRKH_CLB_X18Y79 BRKH_CLB 0
	)
	(tile 42 48 BRKH_X18Y79 BRKH 0
	)
	(tile 42 49 BRKH_INT_X19Y79 BRKH_INT 0
	)
	(tile 42 50 BRKH_INT_INTERFACE_X19Y79 BRKH_INT_INTERFACE 0
	)
	(tile 42 51 BRKH_DSP_X19Y79 BRKH_DSP 0
	)
	(tile 42 52 BRKH_INT_X20Y79 BRKH_INT 0
	)
	(tile 42 53 BRKH_CLB_X20Y79 BRKH_CLB 0
	)
	(tile 42 54 BRKH_INT_X21Y79 BRKH_INT 0
	)
	(tile 42 55 BRKH_CLB_X21Y79 BRKH_CLB 0
	)
	(tile 42 56 BRKH_INT_X22Y79 BRKH_INT 0
	)
	(tile 42 57 BRKH_INT_INTERFACE_X22Y79 BRKH_INT_INTERFACE 0
	)
	(tile 42 58 BRKH_BRAM_X22Y79 BRKH_BRAM 0
	)
	(tile 42 59 BRKH_INT_X23Y79 BRKH_INT 0
	)
	(tile 42 60 BRKH_CLB_X23Y79 BRKH_CLB 0
	)
	(tile 42 61 BRKH_INT_X24Y79 BRKH_INT 0
	)
	(tile 42 62 BRKH_CLB_X24Y79 BRKH_CLB 0
	)
	(tile 42 63 BRKH_X24Y79 BRKH 0
	)
	(tile 42 64 BRKH_IOB_X24Y79 BRKH_IOB 0
	)
	(tile 42 65 BRKH_IOI_X24Y79 BRKH_IOI 0
	)
	(tile 42 66 BRKH_INT_X25Y79 BRKH_INT 0
	)
	(tile 42 67 BRKH_INT_INTERFACE_X25Y79 BRKH_INT_INTERFACE 0
	)
	(tile 42 68 BRKH_X25Y79 BRKH 0
	)
	(tile 42 69 BRKH_INT_X26Y79 BRKH_INT 0
	)
	(tile 42 70 BRKH_CLB_X26Y79 BRKH_CLB 0
	)
	(tile 42 71 BRKH_INT_X27Y79 BRKH_INT 0
	)
	(tile 42 72 BRKH_CLB_X27Y79 BRKH_CLB 0
	)
	(tile 42 73 BRKH_INT_X28Y79 BRKH_INT 0
	)
	(tile 42 74 BRKH_CLB_X28Y79 BRKH_CLB 0
	)
	(tile 42 75 BRKH_INT_X29Y79 BRKH_INT 0
	)
	(tile 42 76 BRKH_CLB_X29Y79 BRKH_CLB 0
	)
	(tile 42 77 BRKH_X29Y79 BRKH 0
	)
	(tile 42 78 BRKH_T_TERM_INT_X30Y80 BRKH_T_TERM_INT 0
	)
	(tile 42 79 NULL_X79Y84 NULL 0
	)
	(tile 42 80 BRKH_T_TERM_INT_X31Y80 BRKH_T_TERM_INT 0
	)
	(tile 42 81 NULL_X81Y84 NULL 0
	)
	(tile 42 82 BRKH_T_TERM_INT_X32Y80 BRKH_T_TERM_INT 0
	)
	(tile 42 83 NULL_X83Y84 NULL 0
	)
	(tile 42 84 BRKH_T_TERM_INT_X33Y80 BRKH_T_TERM_INT 0
	)
	(tile 42 85 NULL_X85Y84 NULL 0
	)
	(tile 42 86 BRKH_T_TERM_INT_X34Y80 BRKH_T_TERM_INT 0
	)
	(tile 42 87 NULL_X87Y84 NULL 0
	)
	(tile 42 88 BRKH_T_TERM_INT_X35Y80 BRKH_T_TERM_INT 0
	)
	(tile 42 89 NULL_X89Y84 NULL 0
	)
	(tile 42 90 NULL_X90Y84 NULL 0
	)
	(tile 42 91 BRKH_INT_X36Y79 BRKH_INT 0
	)
	(tile 42 92 BRKH_INT_INTERFACE_X36Y79 BRKH_INT_INTERFACE 0
	)
	(tile 42 93 BRKH_CMT_X36Y79 BRKH_CMT 0
	)
	(tile 42 94 BRKH_INT_X37Y79 BRKH_INT 0
	)
	(tile 42 95 BRKH_CLB_X37Y79 BRKH_CLB 0
	)
	(tile 42 96 BRKH_INT_X38Y79 BRKH_INT 0
	)
	(tile 42 97 BRKH_CLB_X38Y79 BRKH_CLB 0
	)
	(tile 42 98 BRKH_INT_X39Y79 BRKH_INT 0
	)
	(tile 42 99 BRKH_CLB_X39Y79 BRKH_CLB 0
	)
	(tile 42 100 BRKH_INT_X40Y79 BRKH_INT 0
	)
	(tile 42 101 BRKH_CLB_X40Y79 BRKH_CLB 0
	)
	(tile 42 102 BRKH_X40Y79 BRKH 0
	)
	(tile 42 103 BRKH_INT_X41Y79 BRKH_INT 0
	)
	(tile 42 104 BRKH_INT_INTERFACE_X41Y79 BRKH_INT_INTERFACE 0
	)
	(tile 42 105 BRKH_IOI_X41Y79 BRKH_IOI 0
	)
	(tile 42 106 BRKH_IOB_X41Y79 BRKH_IOB 0
	)
	(tile 42 107 BRKH_X41Y79 BRKH 0
	)
	(tile 42 108 BRKH_INT_X42Y79 BRKH_INT 0
	)
	(tile 42 109 BRKH_CLB_X42Y79 BRKH_CLB 0
	)
	(tile 42 110 BRKH_INT_X43Y79 BRKH_INT 0
	)
	(tile 42 111 BRKH_CLB_X43Y79 BRKH_CLB 0
	)
	(tile 42 112 BRKH_INT_X44Y79 BRKH_INT 0
	)
	(tile 42 113 BRKH_INT_INTERFACE_X44Y79 BRKH_INT_INTERFACE 0
	)
	(tile 42 114 BRKH_BRAM_X44Y79 BRKH_BRAM 0
	)
	(tile 42 115 BRKH_INT_X45Y79 BRKH_INT 0
	)
	(tile 42 116 BRKH_CLB_X45Y79 BRKH_CLB 0
	)
	(tile 42 117 BRKH_INT_X46Y79 BRKH_INT 0
	)
	(tile 42 118 BRKH_CLB_X46Y79 BRKH_CLB 0
	)
	(tile 42 119 BRKH_INT_X47Y79 BRKH_INT 0
	)
	(tile 42 120 BRKH_INT_INTERFACE_X47Y79 BRKH_INT_INTERFACE 0
	)
	(tile 42 121 BRKH_DSP_X47Y79 BRKH_DSP 0
	)
	(tile 42 122 BRKH_X47Y79 BRKH 0
	)
	(tile 42 123 BRKH_INT_X48Y79 BRKH_INT 0
	)
	(tile 42 124 BRKH_CLB_X48Y79 BRKH_CLB 0
	)
	(tile 42 125 BRKH_INT_X49Y79 BRKH_INT 0
	)
	(tile 42 126 BRKH_CLB_X49Y79 BRKH_CLB 0
	)
	(tile 42 127 BRKH_INT_X50Y79 BRKH_INT 0
	)
	(tile 42 128 BRKH_INT_INTERFACE_X50Y79 BRKH_INT_INTERFACE 0
	)
	(tile 42 129 BRKH_BRAM_X50Y79 BRKH_BRAM 0
	)
	(tile 42 130 BRKH_INT_X51Y79 BRKH_INT 0
	)
	(tile 42 131 BRKH_CLB_X51Y79 BRKH_CLB 0
	)
	(tile 42 132 BRKH_INT_X52Y79 BRKH_INT 0
	)
	(tile 42 133 BRKH_CLB_X52Y79 BRKH_CLB 0
	)
	(tile 42 134 BRKH_INT_X53Y79 BRKH_INT 0
	)
	(tile 42 135 BRKH_INT_INTERFACE_X53Y79 BRKH_INT_INTERFACE 0
	)
	(tile 42 136 BRKH_DSP_X53Y79 BRKH_DSP 0
	)
	(tile 42 137 BRKH_X53Y79 BRKH 0
	)
	(tile 42 138 BRKH_INT_X54Y79 BRKH_INT 0
	)
	(tile 42 139 BRKH_CLB_X54Y79 BRKH_CLB 0
	)
	(tile 42 140 BRKH_INT_X55Y79 BRKH_INT 0
	)
	(tile 42 141 BRKH_CLB_X55Y79 BRKH_CLB 0
	)
	(tile 42 142 BRKH_INT_X56Y79 BRKH_INT 0
	)
	(tile 42 143 BRKH_CLB_X56Y79 BRKH_CLB 0
	)
	(tile 42 144 BRKH_INT_X57Y79 BRKH_INT 0
	)
	(tile 42 145 BRKH_CLB_X57Y79 BRKH_CLB 0
	)
	(tile 42 146 BRKH_INT_X58Y79 BRKH_INT 0
	)
	(tile 42 147 BRKH_INT_INTERFACE_X58Y79 BRKH_INT_INTERFACE 0
	)
	(tile 42 148 BRKH_DSP_X58Y79 BRKH_DSP 0
	)
	(tile 42 149 BRKH_X58Y79 BRKH 0
	)
	(tile 42 150 BRKH_INT_X59Y79 BRKH_INT 0
	)
	(tile 42 151 BRKH_CLB_X59Y79 BRKH_CLB 0
	)
	(tile 42 152 BRKH_INT_X60Y79 BRKH_INT 0
	)
	(tile 42 153 BRKH_CLB_X60Y79 BRKH_CLB 0
	)
	(tile 42 154 BRKH_INT_X61Y79 BRKH_INT 0
	)
	(tile 42 155 BRKH_INT_INTERFACE_X61Y79 BRKH_INT_INTERFACE 0
	)
	(tile 42 156 BRKH_BRAM_X61Y79 BRKH_BRAM 0
	)
	(tile 42 157 BRKH_INT_X62Y79 BRKH_INT 0
	)
	(tile 42 158 BRKH_CLB_X62Y79 BRKH_CLB 0
	)
	(tile 42 159 BRKH_INT_X63Y79 BRKH_INT 0
	)
	(tile 42 160 BRKH_CLB_X63Y79 BRKH_CLB 0
	)
	(tile 42 161 BRKH_X63Y79 BRKH 0
	)
	(tile 42 162 BRKH_INT_X64Y79 BRKH_INT 0
	)
	(tile 42 163 BRKH_CLB_X64Y79 BRKH_CLB 0
	)
	(tile 42 164 BRKH_INT_X65Y79 BRKH_INT 0
	)
	(tile 42 165 BRKH_CLB_X65Y79 BRKH_CLB 0
	)
	(tile 42 166 BRKH_INT_X66Y79 BRKH_INT 0
	)
	(tile 42 167 BRKH_CLB_X66Y79 BRKH_CLB 0
	)
	(tile 42 168 BRKH_INT_X67Y79 BRKH_INT 0
	)
	(tile 42 169 BRKH_CLB_X67Y79 BRKH_CLB 0
	)
	(tile 42 170 BRKH_INT_X68Y79 BRKH_INT 0
	)
	(tile 42 171 BRKH_CLB_X68Y79 BRKH_CLB 0
	)
	(tile 42 172 BRKH_INT_X69Y79 BRKH_INT 0
	)
	(tile 42 173 BRKH_INT_INTERFACE_X69Y79 BRKH_INT_INTERFACE 0
	)
	(tile 42 174 BRKH_BRAM_X69Y79 BRKH_BRAM 0
	)
	(tile 42 175 BRKH_INT_X70Y79 BRKH_INT 0
	)
	(tile 42 176 BRKH_INT_INTERFACE_X70Y79 BRKH_INT_INTERFACE 0
	)
	(tile 42 177 NULL_X177Y84 NULL 0
	)
	(tile 42 178 BRKH_GTX_X177Y84 BRKH_GTX 0
	)
	(tile 43 0 NULL_X0Y83 NULL 0
	)
	(tile 43 1 NULL_X1Y83 NULL 0
	)
	(tile 43 2 L_TERM_INT_X0Y79 L_TERM_INT 0
	)
	(tile 43 3 INT_X0Y79 INT 1
		(primitive_site TIEOFF_X0Y79 TIEOFF internal 2)
	)
	(tile 43 4 IOI_L_INT_INTERFACE_X0Y79 IOI_L_INT_INTERFACE 0
	)
	(tile 43 5 VBRK_X0Y79 VBRK 0
	)
	(tile 43 6 INT_X1Y79 INT 1
		(primitive_site TIEOFF_X1Y79 TIEOFF internal 2)
	)
	(tile 43 7 CLBLM_X1Y79 CLBLM 2
		(primitive_site SLICE_X0Y79 SLICEM internal 50)
		(primitive_site SLICE_X1Y79 SLICEL internal 45)
	)
	(tile 43 8 INT_X2Y79 INT 1
		(primitive_site TIEOFF_X2Y79 TIEOFF internal 2)
	)
	(tile 43 9 CLBLL_X2Y79 CLBLL 2
		(primitive_site SLICE_X2Y79 SLICEL internal 45)
		(primitive_site SLICE_X3Y79 SLICEL internal 45)
	)
	(tile 43 10 INT_X3Y79 INT 1
		(primitive_site TIEOFF_X3Y79 TIEOFF internal 2)
	)
	(tile 43 11 CLBLM_X3Y79 CLBLM 2
		(primitive_site SLICE_X4Y79 SLICEM internal 50)
		(primitive_site SLICE_X5Y79 SLICEL internal 45)
	)
	(tile 43 12 INT_X4Y79 INT 1
		(primitive_site TIEOFF_X4Y79 TIEOFF internal 2)
	)
	(tile 43 13 CLBLL_X4Y79 CLBLL 2
		(primitive_site SLICE_X6Y79 SLICEL internal 45)
		(primitive_site SLICE_X7Y79 SLICEL internal 45)
	)
	(tile 43 14 INT_X5Y79 INT 1
		(primitive_site TIEOFF_X5Y79 TIEOFF internal 2)
	)
	(tile 43 15 INT_INTERFACE_X5Y79 INT_INTERFACE 0
	)
	(tile 43 16 NULL_X16Y83 NULL 0
	)
	(tile 43 17 INT_X6Y79 INT 1
		(primitive_site TIEOFF_X6Y79 TIEOFF internal 2)
	)
	(tile 43 18 CLBLM_X6Y79 CLBLM 2
		(primitive_site SLICE_X8Y79 SLICEM internal 50)
		(primitive_site SLICE_X9Y79 SLICEL internal 45)
	)
	(tile 43 19 INT_X7Y79 INT 1
		(primitive_site TIEOFF_X7Y79 TIEOFF internal 2)
	)
	(tile 43 20 CLBLM_X7Y79 CLBLM 2
		(primitive_site SLICE_X10Y79 SLICEM internal 50)
		(primitive_site SLICE_X11Y79 SLICEL internal 45)
	)
	(tile 43 21 VBRK_X7Y79 VBRK 0
	)
	(tile 43 22 INT_X8Y79 INT 1
		(primitive_site TIEOFF_X8Y79 TIEOFF internal 2)
	)
	(tile 43 23 INT_INTERFACE_X8Y79 INT_INTERFACE 0
	)
	(tile 43 24 NULL_X24Y83 NULL 0
	)
	(tile 43 25 INT_X9Y79 INT 1
		(primitive_site TIEOFF_X10Y79 TIEOFF internal 2)
	)
	(tile 43 26 CLBLM_X9Y79 CLBLM 2
		(primitive_site SLICE_X12Y79 SLICEM internal 50)
		(primitive_site SLICE_X13Y79 SLICEL internal 45)
	)
	(tile 43 27 INT_X10Y79 INT 1
		(primitive_site TIEOFF_X11Y79 TIEOFF internal 2)
	)
	(tile 43 28 CLBLM_X10Y79 CLBLM 2
		(primitive_site SLICE_X14Y79 SLICEM internal 50)
		(primitive_site SLICE_X15Y79 SLICEL internal 45)
	)
	(tile 43 29 INT_X11Y79 INT 1
		(primitive_site TIEOFF_X12Y79 TIEOFF internal 2)
	)
	(tile 43 30 CLBLM_X11Y79 CLBLM 2
		(primitive_site SLICE_X16Y79 SLICEM internal 50)
		(primitive_site SLICE_X17Y79 SLICEL internal 45)
	)
	(tile 43 31 INT_X12Y79 INT 1
		(primitive_site TIEOFF_X13Y79 TIEOFF internal 2)
	)
	(tile 43 32 CLBLM_X12Y79 CLBLM 2
		(primitive_site SLICE_X18Y79 SLICEM internal 50)
		(primitive_site SLICE_X19Y79 SLICEL internal 45)
	)
	(tile 43 33 VBRK_X12Y79 VBRK 0
	)
	(tile 43 34 INT_X13Y79 INT 1
		(primitive_site TIEOFF_X14Y79 TIEOFF internal 2)
	)
	(tile 43 35 INT_INTERFACE_X13Y79 INT_INTERFACE 0
	)
	(tile 43 36 NULL_X36Y83 NULL 0
	)
	(tile 43 37 INT_X14Y79 INT 1
		(primitive_site TIEOFF_X16Y79 TIEOFF internal 2)
	)
	(tile 43 38 CLBLM_X14Y79 CLBLM 2
		(primitive_site SLICE_X20Y79 SLICEM internal 50)
		(primitive_site SLICE_X21Y79 SLICEL internal 45)
	)
	(tile 43 39 INT_X15Y79 INT 1
		(primitive_site TIEOFF_X17Y79 TIEOFF internal 2)
	)
	(tile 43 40 CLBLM_X15Y79 CLBLM 2
		(primitive_site SLICE_X22Y79 SLICEM internal 50)
		(primitive_site SLICE_X23Y79 SLICEL internal 45)
	)
	(tile 43 41 INT_X16Y79 INT 1
		(primitive_site TIEOFF_X18Y79 TIEOFF internal 2)
	)
	(tile 43 42 INT_INTERFACE_X16Y79 INT_INTERFACE 0
	)
	(tile 43 43 NULL_X43Y83 NULL 0
	)
	(tile 43 44 INT_X17Y79 INT 1
		(primitive_site TIEOFF_X19Y79 TIEOFF internal 2)
	)
	(tile 43 45 CLBLM_X17Y79 CLBLM 2
		(primitive_site SLICE_X24Y79 SLICEM internal 50)
		(primitive_site SLICE_X25Y79 SLICEL internal 45)
	)
	(tile 43 46 INT_X18Y79 INT 1
		(primitive_site TIEOFF_X20Y79 TIEOFF internal 2)
	)
	(tile 43 47 CLBLM_X18Y79 CLBLM 2
		(primitive_site SLICE_X26Y79 SLICEM internal 50)
		(primitive_site SLICE_X27Y79 SLICEL internal 45)
	)
	(tile 43 48 VBRK_X18Y79 VBRK 0
	)
	(tile 43 49 INT_X19Y79 INT 1
		(primitive_site TIEOFF_X21Y79 TIEOFF internal 2)
	)
	(tile 43 50 INT_INTERFACE_X19Y79 INT_INTERFACE 0
	)
	(tile 43 51 NULL_X51Y83 NULL 0
	)
	(tile 43 52 INT_X20Y79 INT 1
		(primitive_site TIEOFF_X23Y79 TIEOFF internal 2)
	)
	(tile 43 53 CLBLM_X20Y79 CLBLM 2
		(primitive_site SLICE_X28Y79 SLICEM internal 50)
		(primitive_site SLICE_X29Y79 SLICEL internal 45)
	)
	(tile 43 54 INT_X21Y79 INT 1
		(primitive_site TIEOFF_X24Y79 TIEOFF internal 2)
	)
	(tile 43 55 CLBLM_X21Y79 CLBLM 2
		(primitive_site SLICE_X30Y79 SLICEM internal 50)
		(primitive_site SLICE_X31Y79 SLICEL internal 45)
	)
	(tile 43 56 INT_X22Y79 INT 1
		(primitive_site TIEOFF_X25Y79 TIEOFF internal 2)
	)
	(tile 43 57 INT_INTERFACE_X22Y79 INT_INTERFACE 0
	)
	(tile 43 58 NULL_X58Y83 NULL 0
	)
	(tile 43 59 INT_X23Y79 INT 1
		(primitive_site TIEOFF_X26Y79 TIEOFF internal 2)
	)
	(tile 43 60 CLBLM_X23Y79 CLBLM 2
		(primitive_site SLICE_X32Y79 SLICEM internal 50)
		(primitive_site SLICE_X33Y79 SLICEL internal 45)
	)
	(tile 43 61 INT_X24Y79 INT 1
		(primitive_site TIEOFF_X27Y79 TIEOFF internal 2)
	)
	(tile 43 62 CLBLL_X24Y79 CLBLL 2
		(primitive_site SLICE_X34Y79 SLICEL internal 45)
		(primitive_site SLICE_X35Y79 SLICEL internal 45)
	)
	(tile 43 63 VBRK_X24Y79 VBRK 0
	)
	(tile 43 64 NULL_X64Y83 NULL 0
	)
	(tile 43 65 NULL_X65Y83 NULL 0
	)
	(tile 43 66 INT_X25Y79 INT 1
		(primitive_site TIEOFF_X28Y79 TIEOFF internal 2)
	)
	(tile 43 67 IOI_L_INT_INTERFACE_X25Y79 IOI_L_INT_INTERFACE 0
	)
	(tile 43 68 VBRK_X25Y79 VBRK 0
	)
	(tile 43 69 INT_X26Y79 INT 1
		(primitive_site TIEOFF_X29Y79 TIEOFF internal 2)
	)
	(tile 43 70 CLBLM_X26Y79 CLBLM 2
		(primitive_site SLICE_X36Y79 SLICEM internal 50)
		(primitive_site SLICE_X37Y79 SLICEL internal 45)
	)
	(tile 43 71 INT_X27Y79 INT 1
		(primitive_site TIEOFF_X30Y79 TIEOFF internal 2)
	)
	(tile 43 72 CLBLL_X27Y79 CLBLL 2
		(primitive_site SLICE_X38Y79 SLICEL internal 45)
		(primitive_site SLICE_X39Y79 SLICEL internal 45)
	)
	(tile 43 73 INT_X28Y79 INT 1
		(primitive_site TIEOFF_X31Y79 TIEOFF internal 2)
	)
	(tile 43 74 CLBLM_X28Y79 CLBLM 2
		(primitive_site SLICE_X40Y79 SLICEM internal 50)
		(primitive_site SLICE_X41Y79 SLICEL internal 45)
	)
	(tile 43 75 INT_X29Y79 INT 1
		(primitive_site TIEOFF_X32Y79 TIEOFF internal 2)
	)
	(tile 43 76 CLBLL_X29Y79 CLBLL 2
		(primitive_site SLICE_X42Y79 SLICEL internal 45)
		(primitive_site SLICE_X43Y79 SLICEL internal 45)
	)
	(tile 43 77 VBRK_X29Y79 VBRK 0
	)
	(tile 43 78 CENTER_SPACE2_X78Y83 CENTER_SPACE2 0
	)
	(tile 43 79 CENTER_SPACE1_X79Y83 CENTER_SPACE1 0
	)
	(tile 43 80 CENTER_SPACE2_X80Y83 CENTER_SPACE2 0
	)
	(tile 43 81 CENTER_SPACE1_X81Y83 CENTER_SPACE1 0
	)
	(tile 43 82 CENTER_SPACE2_X82Y83 CENTER_SPACE2 0
	)
	(tile 43 83 CENTER_SPACE1_X83Y83 CENTER_SPACE1 0
	)
	(tile 43 84 CENTER_SPACE2_X84Y83 CENTER_SPACE2 0
	)
	(tile 43 85 CENTER_SPACE1_X85Y83 CENTER_SPACE1 0
	)
	(tile 43 86 CENTER_SPACE2_X86Y83 CENTER_SPACE2 0
	)
	(tile 43 87 CENTER_SPACE1_X87Y83 CENTER_SPACE1 0
	)
	(tile 43 88 CENTER_SPACE2_X88Y83 CENTER_SPACE2 0
	)
	(tile 43 89 NULL_X89Y83 NULL 0
	)
	(tile 43 90 VFRAME_X89Y83 VFRAME 0
	)
	(tile 43 91 INT_X36Y79 INT 1
		(primitive_site TIEOFF_X39Y79 TIEOFF internal 2)
	)
	(tile 43 92 INT_INTERFACE_X36Y79 INT_INTERFACE 0
	)
	(tile 43 93 NULL_X93Y83 NULL 0
	)
	(tile 43 94 INT_X37Y79 INT 1
		(primitive_site TIEOFF_X40Y79 TIEOFF internal 2)
	)
	(tile 43 95 CLBLM_X37Y79 CLBLM 2
		(primitive_site SLICE_X56Y79 SLICEM internal 50)
		(primitive_site SLICE_X57Y79 SLICEL internal 45)
	)
	(tile 43 96 INT_X38Y79 INT 1
		(primitive_site TIEOFF_X41Y79 TIEOFF internal 2)
	)
	(tile 43 97 CLBLL_X38Y79 CLBLL 2
		(primitive_site SLICE_X58Y79 SLICEL internal 45)
		(primitive_site SLICE_X59Y79 SLICEL internal 45)
	)
	(tile 43 98 INT_X39Y79 INT 1
		(primitive_site TIEOFF_X42Y79 TIEOFF internal 2)
	)
	(tile 43 99 CLBLM_X39Y79 CLBLM 2
		(primitive_site SLICE_X60Y79 SLICEM internal 50)
		(primitive_site SLICE_X61Y79 SLICEL internal 45)
	)
	(tile 43 100 INT_X40Y79 INT 1
		(primitive_site TIEOFF_X43Y79 TIEOFF internal 2)
	)
	(tile 43 101 CLBLL_X40Y79 CLBLL 2
		(primitive_site SLICE_X62Y79 SLICEL internal 45)
		(primitive_site SLICE_X63Y79 SLICEL internal 45)
	)
	(tile 43 102 VBRK_X40Y79 VBRK 0
	)
	(tile 43 103 INT_X41Y79 INT 1
		(primitive_site TIEOFF_X44Y79 TIEOFF internal 2)
	)
	(tile 43 104 INT_INTERFACE_X41Y79 INT_INTERFACE 0
	)
	(tile 43 105 NULL_X105Y83 NULL 0
	)
	(tile 43 106 NULL_X106Y83 NULL 0
	)
	(tile 43 107 VBRK_X106Y83 VBRK 0
	)
	(tile 43 108 INT_X42Y79 INT 1
		(primitive_site TIEOFF_X45Y79 TIEOFF internal 2)
	)
	(tile 43 109 CLBLM_X42Y79 CLBLM 2
		(primitive_site SLICE_X64Y79 SLICEM internal 50)
		(primitive_site SLICE_X65Y79 SLICEL internal 45)
	)
	(tile 43 110 INT_X43Y79 INT 1
		(primitive_site TIEOFF_X46Y79 TIEOFF internal 2)
	)
	(tile 43 111 CLBLL_X43Y79 CLBLL 2
		(primitive_site SLICE_X66Y79 SLICEL internal 45)
		(primitive_site SLICE_X67Y79 SLICEL internal 45)
	)
	(tile 43 112 INT_X44Y79 INT 1
		(primitive_site TIEOFF_X47Y79 TIEOFF internal 2)
	)
	(tile 43 113 INT_INTERFACE_X44Y79 INT_INTERFACE 0
	)
	(tile 43 114 NULL_X114Y83 NULL 0
	)
	(tile 43 115 INT_X45Y79 INT 1
		(primitive_site TIEOFF_X48Y79 TIEOFF internal 2)
	)
	(tile 43 116 CLBLM_X45Y79 CLBLM 2
		(primitive_site SLICE_X68Y79 SLICEM internal 50)
		(primitive_site SLICE_X69Y79 SLICEL internal 45)
	)
	(tile 43 117 INT_X46Y79 INT 1
		(primitive_site TIEOFF_X49Y79 TIEOFF internal 2)
	)
	(tile 43 118 CLBLM_X46Y79 CLBLM 2
		(primitive_site SLICE_X70Y79 SLICEM internal 50)
		(primitive_site SLICE_X71Y79 SLICEL internal 45)
	)
	(tile 43 119 INT_X47Y79 INT 1
		(primitive_site TIEOFF_X50Y79 TIEOFF internal 2)
	)
	(tile 43 120 INT_INTERFACE_X47Y79 INT_INTERFACE 0
	)
	(tile 43 121 NULL_X121Y83 NULL 0
	)
	(tile 43 122 VBRK_X47Y79 VBRK 0
	)
	(tile 43 123 INT_X48Y79 INT 1
		(primitive_site TIEOFF_X52Y79 TIEOFF internal 2)
	)
	(tile 43 124 CLBLM_X48Y79 CLBLM 2
		(primitive_site SLICE_X72Y79 SLICEM internal 50)
		(primitive_site SLICE_X73Y79 SLICEL internal 45)
	)
	(tile 43 125 INT_X49Y79 INT 1
		(primitive_site TIEOFF_X53Y79 TIEOFF internal 2)
	)
	(tile 43 126 CLBLM_X49Y79 CLBLM 2
		(primitive_site SLICE_X74Y79 SLICEM internal 50)
		(primitive_site SLICE_X75Y79 SLICEL internal 45)
	)
	(tile 43 127 INT_X50Y79 INT 1
		(primitive_site TIEOFF_X54Y79 TIEOFF internal 2)
	)
	(tile 43 128 INT_INTERFACE_X50Y79 INT_INTERFACE 0
	)
	(tile 43 129 NULL_X129Y83 NULL 0
	)
	(tile 43 130 INT_X51Y79 INT 1
		(primitive_site TIEOFF_X55Y79 TIEOFF internal 2)
	)
	(tile 43 131 CLBLM_X51Y79 CLBLM 2
		(primitive_site SLICE_X76Y79 SLICEM internal 50)
		(primitive_site SLICE_X77Y79 SLICEL internal 45)
	)
	(tile 43 132 INT_X52Y79 INT 1
		(primitive_site TIEOFF_X56Y79 TIEOFF internal 2)
	)
	(tile 43 133 CLBLM_X52Y79 CLBLM 2
		(primitive_site SLICE_X78Y79 SLICEM internal 50)
		(primitive_site SLICE_X79Y79 SLICEL internal 45)
	)
	(tile 43 134 INT_X53Y79 INT 1
		(primitive_site TIEOFF_X57Y79 TIEOFF internal 2)
	)
	(tile 43 135 INT_INTERFACE_X53Y79 INT_INTERFACE 0
	)
	(tile 43 136 NULL_X136Y83 NULL 0
	)
	(tile 43 137 VBRK_X53Y79 VBRK 0
	)
	(tile 43 138 INT_X54Y79 INT 1
		(primitive_site TIEOFF_X59Y79 TIEOFF internal 2)
	)
	(tile 43 139 CLBLM_X54Y79 CLBLM 2
		(primitive_site SLICE_X80Y79 SLICEM internal 50)
		(primitive_site SLICE_X81Y79 SLICEL internal 45)
	)
	(tile 43 140 INT_X55Y79 INT 1
		(primitive_site TIEOFF_X60Y79 TIEOFF internal 2)
	)
	(tile 43 141 CLBLM_X55Y79 CLBLM 2
		(primitive_site SLICE_X82Y79 SLICEM internal 50)
		(primitive_site SLICE_X83Y79 SLICEL internal 45)
	)
	(tile 43 142 INT_X56Y79 INT 1
		(primitive_site TIEOFF_X61Y79 TIEOFF internal 2)
	)
	(tile 43 143 CLBLM_X56Y79 CLBLM 2
		(primitive_site SLICE_X84Y79 SLICEM internal 50)
		(primitive_site SLICE_X85Y79 SLICEL internal 45)
	)
	(tile 43 144 INT_X57Y79 INT 1
		(primitive_site TIEOFF_X62Y79 TIEOFF internal 2)
	)
	(tile 43 145 CLBLM_X57Y79 CLBLM 2
		(primitive_site SLICE_X86Y79 SLICEM internal 50)
		(primitive_site SLICE_X87Y79 SLICEL internal 45)
	)
	(tile 43 146 INT_X58Y79 INT 1
		(primitive_site TIEOFF_X63Y79 TIEOFF internal 2)
	)
	(tile 43 147 INT_INTERFACE_X58Y79 INT_INTERFACE 0
	)
	(tile 43 148 NULL_X148Y83 NULL 0
	)
	(tile 43 149 VBRK_X58Y79 VBRK 0
	)
	(tile 43 150 INT_X59Y79 INT 1
		(primitive_site TIEOFF_X65Y79 TIEOFF internal 2)
	)
	(tile 43 151 CLBLM_X59Y79 CLBLM 2
		(primitive_site SLICE_X88Y79 SLICEM internal 50)
		(primitive_site SLICE_X89Y79 SLICEL internal 45)
	)
	(tile 43 152 INT_X60Y79 INT 1
		(primitive_site TIEOFF_X66Y79 TIEOFF internal 2)
	)
	(tile 43 153 CLBLM_X60Y79 CLBLM 2
		(primitive_site SLICE_X90Y79 SLICEM internal 50)
		(primitive_site SLICE_X91Y79 SLICEL internal 45)
	)
	(tile 43 154 INT_X61Y79 INT 1
		(primitive_site TIEOFF_X67Y79 TIEOFF internal 2)
	)
	(tile 43 155 INT_INTERFACE_X61Y79 INT_INTERFACE 0
	)
	(tile 43 156 NULL_X156Y83 NULL 0
	)
	(tile 43 157 INT_X62Y79 INT 1
		(primitive_site TIEOFF_X68Y79 TIEOFF internal 2)
	)
	(tile 43 158 CLBLM_X62Y79 CLBLM 2
		(primitive_site SLICE_X92Y79 SLICEM internal 50)
		(primitive_site SLICE_X93Y79 SLICEL internal 45)
	)
	(tile 43 159 INT_X63Y79 INT 1
		(primitive_site TIEOFF_X69Y79 TIEOFF internal 2)
	)
	(tile 43 160 CLBLL_X63Y79 CLBLL 2
		(primitive_site SLICE_X94Y79 SLICEL internal 45)
		(primitive_site SLICE_X95Y79 SLICEL internal 45)
	)
	(tile 43 161 VBRK_X63Y79 VBRK 0
	)
	(tile 43 162 INT_X64Y79 INT 1
		(primitive_site TIEOFF_X70Y79 TIEOFF internal 2)
	)
	(tile 43 163 CLBLM_X64Y79 CLBLM 2
		(primitive_site SLICE_X96Y79 SLICEM internal 50)
		(primitive_site SLICE_X97Y79 SLICEL internal 45)
	)
	(tile 43 164 INT_X65Y79 INT 1
		(primitive_site TIEOFF_X71Y79 TIEOFF internal 2)
	)
	(tile 43 165 CLBLL_X65Y79 CLBLL 2
		(primitive_site SLICE_X98Y79 SLICEL internal 45)
		(primitive_site SLICE_X99Y79 SLICEL internal 45)
	)
	(tile 43 166 INT_X66Y79 INT 1
		(primitive_site TIEOFF_X72Y79 TIEOFF internal 2)
	)
	(tile 43 167 CLBLL_X66Y79 CLBLL 2
		(primitive_site SLICE_X100Y79 SLICEL internal 45)
		(primitive_site SLICE_X101Y79 SLICEL internal 45)
	)
	(tile 43 168 INT_X67Y79 INT 1
		(primitive_site TIEOFF_X73Y79 TIEOFF internal 2)
	)
	(tile 43 169 CLBLM_X67Y79 CLBLM 2
		(primitive_site SLICE_X102Y79 SLICEM internal 50)
		(primitive_site SLICE_X103Y79 SLICEL internal 45)
	)
	(tile 43 170 INT_X68Y79 INT 1
		(primitive_site TIEOFF_X74Y79 TIEOFF internal 2)
	)
	(tile 43 171 CLBLL_X68Y79 CLBLL 2
		(primitive_site SLICE_X104Y79 SLICEL internal 45)
		(primitive_site SLICE_X105Y79 SLICEL internal 45)
	)
	(tile 43 172 INT_X69Y79 INT 1
		(primitive_site TIEOFF_X75Y79 TIEOFF internal 2)
	)
	(tile 43 173 INT_INTERFACE_X69Y79 INT_INTERFACE 0
	)
	(tile 43 174 NULL_X174Y83 NULL 0
	)
	(tile 43 175 INT_X70Y79 INT 1
		(primitive_site TIEOFF_X76Y79 TIEOFF internal 2)
	)
	(tile 43 176 GTX_INT_INTERFACE_X70Y79 GTX_INT_INTERFACE 0
	)
	(tile 43 177 R_TERM_INT_X70Y79 R_TERM_INT 0
	)
	(tile 43 178 NULL_X178Y83 NULL 0
	)
	(tile 44 0 LIOB_X0Y78 LIOB 2
		(primitive_site C20 IOBS bonded 13)
		(primitive_site B20 IOBM bonded 13)
	)
	(tile 44 1 LIOI_X0Y78 LIOI 6
		(primitive_site IODELAY_X0Y78 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y78 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y79 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y79 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y79 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y78 OLOGICE1 internal 32)
	)
	(tile 44 2 L_TERM_INT_X0Y78 L_TERM_INT 0
	)
	(tile 44 3 INT_X0Y78 INT 1
		(primitive_site TIEOFF_X0Y78 TIEOFF internal 2)
	)
	(tile 44 4 IOI_L_INT_INTERFACE_X0Y78 IOI_L_INT_INTERFACE 0
	)
	(tile 44 5 VBRK_X0Y78 VBRK 0
	)
	(tile 44 6 INT_X1Y78 INT 1
		(primitive_site TIEOFF_X1Y78 TIEOFF internal 2)
	)
	(tile 44 7 CLBLM_X1Y78 CLBLM 2
		(primitive_site SLICE_X0Y78 SLICEM internal 50)
		(primitive_site SLICE_X1Y78 SLICEL internal 45)
	)
	(tile 44 8 INT_X2Y78 INT 1
		(primitive_site TIEOFF_X2Y78 TIEOFF internal 2)
	)
	(tile 44 9 CLBLL_X2Y78 CLBLL 2
		(primitive_site SLICE_X2Y78 SLICEL internal 45)
		(primitive_site SLICE_X3Y78 SLICEL internal 45)
	)
	(tile 44 10 INT_X3Y78 INT 1
		(primitive_site TIEOFF_X3Y78 TIEOFF internal 2)
	)
	(tile 44 11 CLBLM_X3Y78 CLBLM 2
		(primitive_site SLICE_X4Y78 SLICEM internal 50)
		(primitive_site SLICE_X5Y78 SLICEL internal 45)
	)
	(tile 44 12 INT_X4Y78 INT 1
		(primitive_site TIEOFF_X4Y78 TIEOFF internal 2)
	)
	(tile 44 13 CLBLL_X4Y78 CLBLL 2
		(primitive_site SLICE_X6Y78 SLICEL internal 45)
		(primitive_site SLICE_X7Y78 SLICEL internal 45)
	)
	(tile 44 14 INT_X5Y78 INT 1
		(primitive_site TIEOFF_X5Y78 TIEOFF internal 2)
	)
	(tile 44 15 INT_INTERFACE_X5Y78 INT_INTERFACE 0
	)
	(tile 44 16 NULL_X16Y82 NULL 0
	)
	(tile 44 17 INT_X6Y78 INT 1
		(primitive_site TIEOFF_X6Y78 TIEOFF internal 2)
	)
	(tile 44 18 CLBLM_X6Y78 CLBLM 2
		(primitive_site SLICE_X8Y78 SLICEM internal 50)
		(primitive_site SLICE_X9Y78 SLICEL internal 45)
	)
	(tile 44 19 INT_X7Y78 INT 1
		(primitive_site TIEOFF_X7Y78 TIEOFF internal 2)
	)
	(tile 44 20 CLBLM_X7Y78 CLBLM 2
		(primitive_site SLICE_X10Y78 SLICEM internal 50)
		(primitive_site SLICE_X11Y78 SLICEL internal 45)
	)
	(tile 44 21 VBRK_X7Y78 VBRK 0
	)
	(tile 44 22 INT_X8Y78 INT 1
		(primitive_site TIEOFF_X8Y78 TIEOFF internal 2)
	)
	(tile 44 23 INT_INTERFACE_X8Y78 INT_INTERFACE 0
	)
	(tile 44 24 NULL_X24Y82 NULL 0
	)
	(tile 44 25 INT_X9Y78 INT 1
		(primitive_site TIEOFF_X10Y78 TIEOFF internal 2)
	)
	(tile 44 26 CLBLM_X9Y78 CLBLM 2
		(primitive_site SLICE_X12Y78 SLICEM internal 50)
		(primitive_site SLICE_X13Y78 SLICEL internal 45)
	)
	(tile 44 27 INT_X10Y78 INT 1
		(primitive_site TIEOFF_X11Y78 TIEOFF internal 2)
	)
	(tile 44 28 CLBLM_X10Y78 CLBLM 2
		(primitive_site SLICE_X14Y78 SLICEM internal 50)
		(primitive_site SLICE_X15Y78 SLICEL internal 45)
	)
	(tile 44 29 INT_X11Y78 INT 1
		(primitive_site TIEOFF_X12Y78 TIEOFF internal 2)
	)
	(tile 44 30 CLBLM_X11Y78 CLBLM 2
		(primitive_site SLICE_X16Y78 SLICEM internal 50)
		(primitive_site SLICE_X17Y78 SLICEL internal 45)
	)
	(tile 44 31 INT_X12Y78 INT 1
		(primitive_site TIEOFF_X13Y78 TIEOFF internal 2)
	)
	(tile 44 32 CLBLM_X12Y78 CLBLM 2
		(primitive_site SLICE_X18Y78 SLICEM internal 50)
		(primitive_site SLICE_X19Y78 SLICEL internal 45)
	)
	(tile 44 33 VBRK_X12Y78 VBRK 0
	)
	(tile 44 34 INT_X13Y78 INT 1
		(primitive_site TIEOFF_X14Y78 TIEOFF internal 2)
	)
	(tile 44 35 INT_INTERFACE_X13Y78 INT_INTERFACE 0
	)
	(tile 44 36 NULL_X36Y82 NULL 0
	)
	(tile 44 37 INT_X14Y78 INT 1
		(primitive_site TIEOFF_X16Y78 TIEOFF internal 2)
	)
	(tile 44 38 CLBLM_X14Y78 CLBLM 2
		(primitive_site SLICE_X20Y78 SLICEM internal 50)
		(primitive_site SLICE_X21Y78 SLICEL internal 45)
	)
	(tile 44 39 INT_X15Y78 INT 1
		(primitive_site TIEOFF_X17Y78 TIEOFF internal 2)
	)
	(tile 44 40 CLBLM_X15Y78 CLBLM 2
		(primitive_site SLICE_X22Y78 SLICEM internal 50)
		(primitive_site SLICE_X23Y78 SLICEL internal 45)
	)
	(tile 44 41 INT_X16Y78 INT 1
		(primitive_site TIEOFF_X18Y78 TIEOFF internal 2)
	)
	(tile 44 42 INT_INTERFACE_X16Y78 INT_INTERFACE 0
	)
	(tile 44 43 NULL_X43Y82 NULL 0
	)
	(tile 44 44 INT_X17Y78 INT 1
		(primitive_site TIEOFF_X19Y78 TIEOFF internal 2)
	)
	(tile 44 45 CLBLM_X17Y78 CLBLM 2
		(primitive_site SLICE_X24Y78 SLICEM internal 50)
		(primitive_site SLICE_X25Y78 SLICEL internal 45)
	)
	(tile 44 46 INT_X18Y78 INT 1
		(primitive_site TIEOFF_X20Y78 TIEOFF internal 2)
	)
	(tile 44 47 CLBLM_X18Y78 CLBLM 2
		(primitive_site SLICE_X26Y78 SLICEM internal 50)
		(primitive_site SLICE_X27Y78 SLICEL internal 45)
	)
	(tile 44 48 VBRK_X18Y78 VBRK 0
	)
	(tile 44 49 INT_X19Y78 INT 1
		(primitive_site TIEOFF_X21Y78 TIEOFF internal 2)
	)
	(tile 44 50 INT_INTERFACE_X19Y78 INT_INTERFACE 0
	)
	(tile 44 51 NULL_X51Y82 NULL 0
	)
	(tile 44 52 INT_X20Y78 INT 1
		(primitive_site TIEOFF_X23Y78 TIEOFF internal 2)
	)
	(tile 44 53 CLBLM_X20Y78 CLBLM 2
		(primitive_site SLICE_X28Y78 SLICEM internal 50)
		(primitive_site SLICE_X29Y78 SLICEL internal 45)
	)
	(tile 44 54 INT_X21Y78 INT 1
		(primitive_site TIEOFF_X24Y78 TIEOFF internal 2)
	)
	(tile 44 55 CLBLM_X21Y78 CLBLM 2
		(primitive_site SLICE_X30Y78 SLICEM internal 50)
		(primitive_site SLICE_X31Y78 SLICEL internal 45)
	)
	(tile 44 56 INT_X22Y78 INT 1
		(primitive_site TIEOFF_X25Y78 TIEOFF internal 2)
	)
	(tile 44 57 INT_INTERFACE_X22Y78 INT_INTERFACE 0
	)
	(tile 44 58 NULL_X58Y82 NULL 0
	)
	(tile 44 59 INT_X23Y78 INT 1
		(primitive_site TIEOFF_X26Y78 TIEOFF internal 2)
	)
	(tile 44 60 CLBLM_X23Y78 CLBLM 2
		(primitive_site SLICE_X32Y78 SLICEM internal 50)
		(primitive_site SLICE_X33Y78 SLICEL internal 45)
	)
	(tile 44 61 INT_X24Y78 INT 1
		(primitive_site TIEOFF_X27Y78 TIEOFF internal 2)
	)
	(tile 44 62 CLBLL_X24Y78 CLBLL 2
		(primitive_site SLICE_X34Y78 SLICEL internal 45)
		(primitive_site SLICE_X35Y78 SLICEL internal 45)
	)
	(tile 44 63 VBRK_X24Y78 VBRK 0
	)
	(tile 44 64 LIOB_FT_X25Y78 LIOB_FT 2
		(primitive_site E14 IOBS bonded 13)
		(primitive_site D14 IOBM bonded 13)
	)
	(tile 44 65 LIOI_X25Y78 LIOI 6
		(primitive_site IODELAY_X1Y78 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y78 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y79 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y79 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y79 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y78 OLOGICE1 internal 32)
	)
	(tile 44 66 INT_X25Y78 INT 1
		(primitive_site TIEOFF_X28Y78 TIEOFF internal 2)
	)
	(tile 44 67 IOI_L_INT_INTERFACE_X25Y78 IOI_L_INT_INTERFACE 0
	)
	(tile 44 68 VBRK_X25Y78 VBRK 0
	)
	(tile 44 69 INT_X26Y78 INT 1
		(primitive_site TIEOFF_X29Y78 TIEOFF internal 2)
	)
	(tile 44 70 CLBLM_X26Y78 CLBLM 2
		(primitive_site SLICE_X36Y78 SLICEM internal 50)
		(primitive_site SLICE_X37Y78 SLICEL internal 45)
	)
	(tile 44 71 INT_X27Y78 INT 1
		(primitive_site TIEOFF_X30Y78 TIEOFF internal 2)
	)
	(tile 44 72 CLBLL_X27Y78 CLBLL 2
		(primitive_site SLICE_X38Y78 SLICEL internal 45)
		(primitive_site SLICE_X39Y78 SLICEL internal 45)
	)
	(tile 44 73 INT_X28Y78 INT 1
		(primitive_site TIEOFF_X31Y78 TIEOFF internal 2)
	)
	(tile 44 74 CLBLM_X28Y78 CLBLM 2
		(primitive_site SLICE_X40Y78 SLICEM internal 50)
		(primitive_site SLICE_X41Y78 SLICEL internal 45)
	)
	(tile 44 75 INT_X29Y78 INT 1
		(primitive_site TIEOFF_X32Y78 TIEOFF internal 2)
	)
	(tile 44 76 CLBLL_X29Y78 CLBLL 2
		(primitive_site SLICE_X42Y78 SLICEL internal 45)
		(primitive_site SLICE_X43Y78 SLICEL internal 45)
	)
	(tile 44 77 VBRK_X29Y78 VBRK 0
	)
	(tile 44 78 CENTER_SPACE2_X78Y82 CENTER_SPACE2 0
	)
	(tile 44 79 CENTER_SPACE1_X79Y82 CENTER_SPACE1 0
	)
	(tile 44 80 CENTER_SPACE2_X80Y82 CENTER_SPACE2 0
	)
	(tile 44 81 CENTER_SPACE1_X81Y82 CENTER_SPACE1 0
	)
	(tile 44 82 CENTER_SPACE2_X82Y82 CENTER_SPACE2 0
	)
	(tile 44 83 CENTER_SPACE1_X83Y82 CENTER_SPACE1 0
	)
	(tile 44 84 CENTER_SPACE2_X84Y82 CENTER_SPACE2 0
	)
	(tile 44 85 CENTER_SPACE1_X85Y82 CENTER_SPACE1 0
	)
	(tile 44 86 CENTER_SPACE2_X86Y82 CENTER_SPACE2 0
	)
	(tile 44 87 CENTER_SPACE1_X87Y82 CENTER_SPACE1 0
	)
	(tile 44 88 CENTER_SPACE2_X88Y82 CENTER_SPACE2 0
	)
	(tile 44 89 NULL_X89Y82 NULL 0
	)
	(tile 44 90 VFRAME_X89Y82 VFRAME 0
	)
	(tile 44 91 INT_X36Y78 INT 1
		(primitive_site TIEOFF_X39Y78 TIEOFF internal 2)
	)
	(tile 44 92 INT_INTERFACE_X36Y78 INT_INTERFACE 0
	)
	(tile 44 93 CMT_PMVA_X36Y78 CMT_PMVA 1
		(primitive_site PMVIOB_X0Y0 PMVIOB internal 6)
	)
	(tile 44 94 INT_X37Y78 INT 1
		(primitive_site TIEOFF_X40Y78 TIEOFF internal 2)
	)
	(tile 44 95 CLBLM_X37Y78 CLBLM 2
		(primitive_site SLICE_X56Y78 SLICEM internal 50)
		(primitive_site SLICE_X57Y78 SLICEL internal 45)
	)
	(tile 44 96 INT_X38Y78 INT 1
		(primitive_site TIEOFF_X41Y78 TIEOFF internal 2)
	)
	(tile 44 97 CLBLL_X38Y78 CLBLL 2
		(primitive_site SLICE_X58Y78 SLICEL internal 45)
		(primitive_site SLICE_X59Y78 SLICEL internal 45)
	)
	(tile 44 98 INT_X39Y78 INT 1
		(primitive_site TIEOFF_X42Y78 TIEOFF internal 2)
	)
	(tile 44 99 CLBLM_X39Y78 CLBLM 2
		(primitive_site SLICE_X60Y78 SLICEM internal 50)
		(primitive_site SLICE_X61Y78 SLICEL internal 45)
	)
	(tile 44 100 INT_X40Y78 INT 1
		(primitive_site TIEOFF_X43Y78 TIEOFF internal 2)
	)
	(tile 44 101 CLBLL_X40Y78 CLBLL 2
		(primitive_site SLICE_X62Y78 SLICEL internal 45)
		(primitive_site SLICE_X63Y78 SLICEL internal 45)
	)
	(tile 44 102 VBRK_X40Y78 VBRK 0
	)
	(tile 44 103 INT_X41Y78 INT 1
		(primitive_site TIEOFF_X44Y78 TIEOFF internal 2)
	)
	(tile 44 104 INT_INTERFACE_X41Y78 INT_INTERFACE 0
	)
	(tile 44 105 RIOI_X41Y78 RIOI 6
		(primitive_site OLOGIC_X2Y78 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y78 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y78 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y79 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y79 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y79 ILOGICE1 internal 28)
	)
	(tile 44 106 RIOB_X41Y78 RIOB 2
		(primitive_site A11 IOBS bonded 13)
		(primitive_site A12 IOBM bonded 13)
	)
	(tile 44 107 VBRK_X41Y78 VBRK 0
	)
	(tile 44 108 INT_X42Y78 INT 1
		(primitive_site TIEOFF_X45Y78 TIEOFF internal 2)
	)
	(tile 44 109 CLBLM_X42Y78 CLBLM 2
		(primitive_site SLICE_X64Y78 SLICEM internal 50)
		(primitive_site SLICE_X65Y78 SLICEL internal 45)
	)
	(tile 44 110 INT_X43Y78 INT 1
		(primitive_site TIEOFF_X46Y78 TIEOFF internal 2)
	)
	(tile 44 111 CLBLL_X43Y78 CLBLL 2
		(primitive_site SLICE_X66Y78 SLICEL internal 45)
		(primitive_site SLICE_X67Y78 SLICEL internal 45)
	)
	(tile 44 112 INT_X44Y78 INT 1
		(primitive_site TIEOFF_X47Y78 TIEOFF internal 2)
	)
	(tile 44 113 INT_INTERFACE_X44Y78 INT_INTERFACE 0
	)
	(tile 44 114 NULL_X114Y82 NULL 0
	)
	(tile 44 115 INT_X45Y78 INT 1
		(primitive_site TIEOFF_X48Y78 TIEOFF internal 2)
	)
	(tile 44 116 CLBLM_X45Y78 CLBLM 2
		(primitive_site SLICE_X68Y78 SLICEM internal 50)
		(primitive_site SLICE_X69Y78 SLICEL internal 45)
	)
	(tile 44 117 INT_X46Y78 INT 1
		(primitive_site TIEOFF_X49Y78 TIEOFF internal 2)
	)
	(tile 44 118 CLBLM_X46Y78 CLBLM 2
		(primitive_site SLICE_X70Y78 SLICEM internal 50)
		(primitive_site SLICE_X71Y78 SLICEL internal 45)
	)
	(tile 44 119 INT_X47Y78 INT 1
		(primitive_site TIEOFF_X50Y78 TIEOFF internal 2)
	)
	(tile 44 120 INT_INTERFACE_X47Y78 INT_INTERFACE 0
	)
	(tile 44 121 NULL_X121Y82 NULL 0
	)
	(tile 44 122 VBRK_X47Y78 VBRK 0
	)
	(tile 44 123 INT_X48Y78 INT 1
		(primitive_site TIEOFF_X52Y78 TIEOFF internal 2)
	)
	(tile 44 124 CLBLM_X48Y78 CLBLM 2
		(primitive_site SLICE_X72Y78 SLICEM internal 50)
		(primitive_site SLICE_X73Y78 SLICEL internal 45)
	)
	(tile 44 125 INT_X49Y78 INT 1
		(primitive_site TIEOFF_X53Y78 TIEOFF internal 2)
	)
	(tile 44 126 CLBLM_X49Y78 CLBLM 2
		(primitive_site SLICE_X74Y78 SLICEM internal 50)
		(primitive_site SLICE_X75Y78 SLICEL internal 45)
	)
	(tile 44 127 INT_X50Y78 INT 1
		(primitive_site TIEOFF_X54Y78 TIEOFF internal 2)
	)
	(tile 44 128 INT_INTERFACE_X50Y78 INT_INTERFACE 0
	)
	(tile 44 129 NULL_X129Y82 NULL 0
	)
	(tile 44 130 INT_X51Y78 INT 1
		(primitive_site TIEOFF_X55Y78 TIEOFF internal 2)
	)
	(tile 44 131 CLBLM_X51Y78 CLBLM 2
		(primitive_site SLICE_X76Y78 SLICEM internal 50)
		(primitive_site SLICE_X77Y78 SLICEL internal 45)
	)
	(tile 44 132 INT_X52Y78 INT 1
		(primitive_site TIEOFF_X56Y78 TIEOFF internal 2)
	)
	(tile 44 133 CLBLM_X52Y78 CLBLM 2
		(primitive_site SLICE_X78Y78 SLICEM internal 50)
		(primitive_site SLICE_X79Y78 SLICEL internal 45)
	)
	(tile 44 134 INT_X53Y78 INT 1
		(primitive_site TIEOFF_X57Y78 TIEOFF internal 2)
	)
	(tile 44 135 INT_INTERFACE_X53Y78 INT_INTERFACE 0
	)
	(tile 44 136 NULL_X136Y82 NULL 0
	)
	(tile 44 137 VBRK_X53Y78 VBRK 0
	)
	(tile 44 138 INT_X54Y78 INT 1
		(primitive_site TIEOFF_X59Y78 TIEOFF internal 2)
	)
	(tile 44 139 CLBLM_X54Y78 CLBLM 2
		(primitive_site SLICE_X80Y78 SLICEM internal 50)
		(primitive_site SLICE_X81Y78 SLICEL internal 45)
	)
	(tile 44 140 INT_X55Y78 INT 1
		(primitive_site TIEOFF_X60Y78 TIEOFF internal 2)
	)
	(tile 44 141 CLBLM_X55Y78 CLBLM 2
		(primitive_site SLICE_X82Y78 SLICEM internal 50)
		(primitive_site SLICE_X83Y78 SLICEL internal 45)
	)
	(tile 44 142 INT_X56Y78 INT 1
		(primitive_site TIEOFF_X61Y78 TIEOFF internal 2)
	)
	(tile 44 143 CLBLM_X56Y78 CLBLM 2
		(primitive_site SLICE_X84Y78 SLICEM internal 50)
		(primitive_site SLICE_X85Y78 SLICEL internal 45)
	)
	(tile 44 144 INT_X57Y78 INT 1
		(primitive_site TIEOFF_X62Y78 TIEOFF internal 2)
	)
	(tile 44 145 CLBLM_X57Y78 CLBLM 2
		(primitive_site SLICE_X86Y78 SLICEM internal 50)
		(primitive_site SLICE_X87Y78 SLICEL internal 45)
	)
	(tile 44 146 INT_X58Y78 INT 1
		(primitive_site TIEOFF_X63Y78 TIEOFF internal 2)
	)
	(tile 44 147 INT_INTERFACE_X58Y78 INT_INTERFACE 0
	)
	(tile 44 148 NULL_X148Y82 NULL 0
	)
	(tile 44 149 VBRK_X58Y78 VBRK 0
	)
	(tile 44 150 INT_X59Y78 INT 1
		(primitive_site TIEOFF_X65Y78 TIEOFF internal 2)
	)
	(tile 44 151 CLBLM_X59Y78 CLBLM 2
		(primitive_site SLICE_X88Y78 SLICEM internal 50)
		(primitive_site SLICE_X89Y78 SLICEL internal 45)
	)
	(tile 44 152 INT_X60Y78 INT 1
		(primitive_site TIEOFF_X66Y78 TIEOFF internal 2)
	)
	(tile 44 153 CLBLM_X60Y78 CLBLM 2
		(primitive_site SLICE_X90Y78 SLICEM internal 50)
		(primitive_site SLICE_X91Y78 SLICEL internal 45)
	)
	(tile 44 154 INT_X61Y78 INT 1
		(primitive_site TIEOFF_X67Y78 TIEOFF internal 2)
	)
	(tile 44 155 INT_INTERFACE_X61Y78 INT_INTERFACE 0
	)
	(tile 44 156 NULL_X156Y82 NULL 0
	)
	(tile 44 157 INT_X62Y78 INT 1
		(primitive_site TIEOFF_X68Y78 TIEOFF internal 2)
	)
	(tile 44 158 CLBLM_X62Y78 CLBLM 2
		(primitive_site SLICE_X92Y78 SLICEM internal 50)
		(primitive_site SLICE_X93Y78 SLICEL internal 45)
	)
	(tile 44 159 INT_X63Y78 INT 1
		(primitive_site TIEOFF_X69Y78 TIEOFF internal 2)
	)
	(tile 44 160 CLBLL_X63Y78 CLBLL 2
		(primitive_site SLICE_X94Y78 SLICEL internal 45)
		(primitive_site SLICE_X95Y78 SLICEL internal 45)
	)
	(tile 44 161 VBRK_X63Y78 VBRK 0
	)
	(tile 44 162 INT_X64Y78 INT 1
		(primitive_site TIEOFF_X70Y78 TIEOFF internal 2)
	)
	(tile 44 163 CLBLM_X64Y78 CLBLM 2
		(primitive_site SLICE_X96Y78 SLICEM internal 50)
		(primitive_site SLICE_X97Y78 SLICEL internal 45)
	)
	(tile 44 164 INT_X65Y78 INT 1
		(primitive_site TIEOFF_X71Y78 TIEOFF internal 2)
	)
	(tile 44 165 CLBLL_X65Y78 CLBLL 2
		(primitive_site SLICE_X98Y78 SLICEL internal 45)
		(primitive_site SLICE_X99Y78 SLICEL internal 45)
	)
	(tile 44 166 INT_X66Y78 INT 1
		(primitive_site TIEOFF_X72Y78 TIEOFF internal 2)
	)
	(tile 44 167 CLBLL_X66Y78 CLBLL 2
		(primitive_site SLICE_X100Y78 SLICEL internal 45)
		(primitive_site SLICE_X101Y78 SLICEL internal 45)
	)
	(tile 44 168 INT_X67Y78 INT 1
		(primitive_site TIEOFF_X73Y78 TIEOFF internal 2)
	)
	(tile 44 169 CLBLM_X67Y78 CLBLM 2
		(primitive_site SLICE_X102Y78 SLICEM internal 50)
		(primitive_site SLICE_X103Y78 SLICEL internal 45)
	)
	(tile 44 170 INT_X68Y78 INT 1
		(primitive_site TIEOFF_X74Y78 TIEOFF internal 2)
	)
	(tile 44 171 CLBLL_X68Y78 CLBLL 2
		(primitive_site SLICE_X104Y78 SLICEL internal 45)
		(primitive_site SLICE_X105Y78 SLICEL internal 45)
	)
	(tile 44 172 INT_X69Y78 INT 1
		(primitive_site TIEOFF_X75Y78 TIEOFF internal 2)
	)
	(tile 44 173 INT_INTERFACE_X69Y78 INT_INTERFACE 0
	)
	(tile 44 174 NULL_X174Y82 NULL 0
	)
	(tile 44 175 INT_X70Y78 INT 1
		(primitive_site TIEOFF_X76Y78 TIEOFF internal 2)
	)
	(tile 44 176 GTX_INT_INTERFACE_X70Y78 GTX_INT_INTERFACE 0
	)
	(tile 44 177 R_TERM_INT_X70Y78 R_TERM_INT 0
	)
	(tile 44 178 NULL_X178Y82 NULL 0
	)
	(tile 45 0 NULL_X0Y81 NULL 0
	)
	(tile 45 1 NULL_X1Y81 NULL 0
	)
	(tile 45 2 L_TERM_INT_X0Y77 L_TERM_INT 0
	)
	(tile 45 3 INT_X0Y77 INT 1
		(primitive_site TIEOFF_X0Y77 TIEOFF internal 2)
	)
	(tile 45 4 IOI_L_INT_INTERFACE_X0Y77 IOI_L_INT_INTERFACE 0
	)
	(tile 45 5 VBRK_X0Y77 VBRK 0
	)
	(tile 45 6 INT_X1Y77 INT 1
		(primitive_site TIEOFF_X1Y77 TIEOFF internal 2)
	)
	(tile 45 7 CLBLM_X1Y77 CLBLM 2
		(primitive_site SLICE_X0Y77 SLICEM internal 50)
		(primitive_site SLICE_X1Y77 SLICEL internal 45)
	)
	(tile 45 8 INT_X2Y77 INT 1
		(primitive_site TIEOFF_X2Y77 TIEOFF internal 2)
	)
	(tile 45 9 CLBLL_X2Y77 CLBLL 2
		(primitive_site SLICE_X2Y77 SLICEL internal 45)
		(primitive_site SLICE_X3Y77 SLICEL internal 45)
	)
	(tile 45 10 INT_X3Y77 INT 1
		(primitive_site TIEOFF_X3Y77 TIEOFF internal 2)
	)
	(tile 45 11 CLBLM_X3Y77 CLBLM 2
		(primitive_site SLICE_X4Y77 SLICEM internal 50)
		(primitive_site SLICE_X5Y77 SLICEL internal 45)
	)
	(tile 45 12 INT_X4Y77 INT 1
		(primitive_site TIEOFF_X4Y77 TIEOFF internal 2)
	)
	(tile 45 13 CLBLL_X4Y77 CLBLL 2
		(primitive_site SLICE_X6Y77 SLICEL internal 45)
		(primitive_site SLICE_X7Y77 SLICEL internal 45)
	)
	(tile 45 14 INT_X5Y77 INT 1
		(primitive_site TIEOFF_X5Y77 TIEOFF internal 2)
	)
	(tile 45 15 INT_INTERFACE_X5Y77 INT_INTERFACE 0
	)
	(tile 45 16 NULL_X16Y81 NULL 0
	)
	(tile 45 17 INT_X6Y77 INT 1
		(primitive_site TIEOFF_X6Y77 TIEOFF internal 2)
	)
	(tile 45 18 CLBLM_X6Y77 CLBLM 2
		(primitive_site SLICE_X8Y77 SLICEM internal 50)
		(primitive_site SLICE_X9Y77 SLICEL internal 45)
	)
	(tile 45 19 INT_X7Y77 INT 1
		(primitive_site TIEOFF_X7Y77 TIEOFF internal 2)
	)
	(tile 45 20 CLBLM_X7Y77 CLBLM 2
		(primitive_site SLICE_X10Y77 SLICEM internal 50)
		(primitive_site SLICE_X11Y77 SLICEL internal 45)
	)
	(tile 45 21 VBRK_X7Y77 VBRK 0
	)
	(tile 45 22 INT_X8Y77 INT 1
		(primitive_site TIEOFF_X8Y77 TIEOFF internal 2)
	)
	(tile 45 23 INT_INTERFACE_X8Y77 INT_INTERFACE 0
	)
	(tile 45 24 NULL_X24Y81 NULL 0
	)
	(tile 45 25 INT_X9Y77 INT 1
		(primitive_site TIEOFF_X10Y77 TIEOFF internal 2)
	)
	(tile 45 26 CLBLM_X9Y77 CLBLM 2
		(primitive_site SLICE_X12Y77 SLICEM internal 50)
		(primitive_site SLICE_X13Y77 SLICEL internal 45)
	)
	(tile 45 27 INT_X10Y77 INT 1
		(primitive_site TIEOFF_X11Y77 TIEOFF internal 2)
	)
	(tile 45 28 CLBLM_X10Y77 CLBLM 2
		(primitive_site SLICE_X14Y77 SLICEM internal 50)
		(primitive_site SLICE_X15Y77 SLICEL internal 45)
	)
	(tile 45 29 INT_X11Y77 INT 1
		(primitive_site TIEOFF_X12Y77 TIEOFF internal 2)
	)
	(tile 45 30 CLBLM_X11Y77 CLBLM 2
		(primitive_site SLICE_X16Y77 SLICEM internal 50)
		(primitive_site SLICE_X17Y77 SLICEL internal 45)
	)
	(tile 45 31 INT_X12Y77 INT 1
		(primitive_site TIEOFF_X13Y77 TIEOFF internal 2)
	)
	(tile 45 32 CLBLM_X12Y77 CLBLM 2
		(primitive_site SLICE_X18Y77 SLICEM internal 50)
		(primitive_site SLICE_X19Y77 SLICEL internal 45)
	)
	(tile 45 33 VBRK_X12Y77 VBRK 0
	)
	(tile 45 34 INT_X13Y77 INT 1
		(primitive_site TIEOFF_X14Y77 TIEOFF internal 2)
	)
	(tile 45 35 INT_INTERFACE_X13Y77 INT_INTERFACE 0
	)
	(tile 45 36 NULL_X36Y81 NULL 0
	)
	(tile 45 37 INT_X14Y77 INT 1
		(primitive_site TIEOFF_X16Y77 TIEOFF internal 2)
	)
	(tile 45 38 CLBLM_X14Y77 CLBLM 2
		(primitive_site SLICE_X20Y77 SLICEM internal 50)
		(primitive_site SLICE_X21Y77 SLICEL internal 45)
	)
	(tile 45 39 INT_X15Y77 INT 1
		(primitive_site TIEOFF_X17Y77 TIEOFF internal 2)
	)
	(tile 45 40 CLBLM_X15Y77 CLBLM 2
		(primitive_site SLICE_X22Y77 SLICEM internal 50)
		(primitive_site SLICE_X23Y77 SLICEL internal 45)
	)
	(tile 45 41 INT_X16Y77 INT 1
		(primitive_site TIEOFF_X18Y77 TIEOFF internal 2)
	)
	(tile 45 42 INT_INTERFACE_X16Y77 INT_INTERFACE 0
	)
	(tile 45 43 NULL_X43Y81 NULL 0
	)
	(tile 45 44 INT_X17Y77 INT 1
		(primitive_site TIEOFF_X19Y77 TIEOFF internal 2)
	)
	(tile 45 45 CLBLM_X17Y77 CLBLM 2
		(primitive_site SLICE_X24Y77 SLICEM internal 50)
		(primitive_site SLICE_X25Y77 SLICEL internal 45)
	)
	(tile 45 46 INT_X18Y77 INT 1
		(primitive_site TIEOFF_X20Y77 TIEOFF internal 2)
	)
	(tile 45 47 CLBLM_X18Y77 CLBLM 2
		(primitive_site SLICE_X26Y77 SLICEM internal 50)
		(primitive_site SLICE_X27Y77 SLICEL internal 45)
	)
	(tile 45 48 VBRK_X18Y77 VBRK 0
	)
	(tile 45 49 INT_X19Y77 INT 1
		(primitive_site TIEOFF_X21Y77 TIEOFF internal 2)
	)
	(tile 45 50 INT_INTERFACE_X19Y77 INT_INTERFACE 0
	)
	(tile 45 51 NULL_X51Y81 NULL 0
	)
	(tile 45 52 INT_X20Y77 INT 1
		(primitive_site TIEOFF_X23Y77 TIEOFF internal 2)
	)
	(tile 45 53 CLBLM_X20Y77 CLBLM 2
		(primitive_site SLICE_X28Y77 SLICEM internal 50)
		(primitive_site SLICE_X29Y77 SLICEL internal 45)
	)
	(tile 45 54 INT_X21Y77 INT 1
		(primitive_site TIEOFF_X24Y77 TIEOFF internal 2)
	)
	(tile 45 55 CLBLM_X21Y77 CLBLM 2
		(primitive_site SLICE_X30Y77 SLICEM internal 50)
		(primitive_site SLICE_X31Y77 SLICEL internal 45)
	)
	(tile 45 56 INT_X22Y77 INT 1
		(primitive_site TIEOFF_X25Y77 TIEOFF internal 2)
	)
	(tile 45 57 INT_INTERFACE_X22Y77 INT_INTERFACE 0
	)
	(tile 45 58 NULL_X58Y81 NULL 0
	)
	(tile 45 59 INT_X23Y77 INT 1
		(primitive_site TIEOFF_X26Y77 TIEOFF internal 2)
	)
	(tile 45 60 CLBLM_X23Y77 CLBLM 2
		(primitive_site SLICE_X32Y77 SLICEM internal 50)
		(primitive_site SLICE_X33Y77 SLICEL internal 45)
	)
	(tile 45 61 INT_X24Y77 INT 1
		(primitive_site TIEOFF_X27Y77 TIEOFF internal 2)
	)
	(tile 45 62 CLBLL_X24Y77 CLBLL 2
		(primitive_site SLICE_X34Y77 SLICEL internal 45)
		(primitive_site SLICE_X35Y77 SLICEL internal 45)
	)
	(tile 45 63 VBRK_X24Y77 VBRK 0
	)
	(tile 45 64 NULL_X64Y81 NULL 0
	)
	(tile 45 65 NULL_X65Y81 NULL 0
	)
	(tile 45 66 INT_X25Y77 INT 1
		(primitive_site TIEOFF_X28Y77 TIEOFF internal 2)
	)
	(tile 45 67 IOI_L_INT_INTERFACE_X25Y77 IOI_L_INT_INTERFACE 0
	)
	(tile 45 68 VBRK_X25Y77 VBRK 0
	)
	(tile 45 69 INT_X26Y77 INT 1
		(primitive_site TIEOFF_X29Y77 TIEOFF internal 2)
	)
	(tile 45 70 CLBLM_X26Y77 CLBLM 2
		(primitive_site SLICE_X36Y77 SLICEM internal 50)
		(primitive_site SLICE_X37Y77 SLICEL internal 45)
	)
	(tile 45 71 INT_X27Y77 INT 1
		(primitive_site TIEOFF_X30Y77 TIEOFF internal 2)
	)
	(tile 45 72 CLBLL_X27Y77 CLBLL 2
		(primitive_site SLICE_X38Y77 SLICEL internal 45)
		(primitive_site SLICE_X39Y77 SLICEL internal 45)
	)
	(tile 45 73 INT_X28Y77 INT 1
		(primitive_site TIEOFF_X31Y77 TIEOFF internal 2)
	)
	(tile 45 74 CLBLM_X28Y77 CLBLM 2
		(primitive_site SLICE_X40Y77 SLICEM internal 50)
		(primitive_site SLICE_X41Y77 SLICEL internal 45)
	)
	(tile 45 75 INT_X29Y77 INT 1
		(primitive_site TIEOFF_X32Y77 TIEOFF internal 2)
	)
	(tile 45 76 CLBLL_X29Y77 CLBLL 2
		(primitive_site SLICE_X42Y77 SLICEL internal 45)
		(primitive_site SLICE_X43Y77 SLICEL internal 45)
	)
	(tile 45 77 VBRK_X29Y77 VBRK 0
	)
	(tile 45 78 CENTER_SPACE2_X78Y81 CENTER_SPACE2 0
	)
	(tile 45 79 CENTER_SPACE1_X79Y81 CENTER_SPACE1 0
	)
	(tile 45 80 CENTER_SPACE2_X80Y81 CENTER_SPACE2 0
	)
	(tile 45 81 CENTER_SPACE1_X81Y81 CENTER_SPACE1 0
	)
	(tile 45 82 CENTER_SPACE2_X82Y81 CENTER_SPACE2 0
	)
	(tile 45 83 CENTER_SPACE1_X83Y81 CENTER_SPACE1 0
	)
	(tile 45 84 CENTER_SPACE2_X84Y81 CENTER_SPACE2 0
	)
	(tile 45 85 CENTER_SPACE1_X85Y81 CENTER_SPACE1 0
	)
	(tile 45 86 CENTER_SPACE2_X86Y81 CENTER_SPACE2 0
	)
	(tile 45 87 CENTER_SPACE1_X87Y81 CENTER_SPACE1 0
	)
	(tile 45 88 CENTER_SPACE2_X88Y81 CENTER_SPACE2 0
	)
	(tile 45 89 NULL_X89Y81 NULL 0
	)
	(tile 45 90 VFRAME_X89Y81 VFRAME 0
	)
	(tile 45 91 INT_X36Y77 INT 1
		(primitive_site TIEOFF_X39Y77 TIEOFF internal 2)
	)
	(tile 45 92 INT_INTERFACE_X36Y77 INT_INTERFACE 0
	)
	(tile 45 93 NULL_X93Y81 NULL 0
	)
	(tile 45 94 INT_X37Y77 INT 1
		(primitive_site TIEOFF_X40Y77 TIEOFF internal 2)
	)
	(tile 45 95 CLBLM_X37Y77 CLBLM 2
		(primitive_site SLICE_X56Y77 SLICEM internal 50)
		(primitive_site SLICE_X57Y77 SLICEL internal 45)
	)
	(tile 45 96 INT_X38Y77 INT 1
		(primitive_site TIEOFF_X41Y77 TIEOFF internal 2)
	)
	(tile 45 97 CLBLL_X38Y77 CLBLL 2
		(primitive_site SLICE_X58Y77 SLICEL internal 45)
		(primitive_site SLICE_X59Y77 SLICEL internal 45)
	)
	(tile 45 98 INT_X39Y77 INT 1
		(primitive_site TIEOFF_X42Y77 TIEOFF internal 2)
	)
	(tile 45 99 CLBLM_X39Y77 CLBLM 2
		(primitive_site SLICE_X60Y77 SLICEM internal 50)
		(primitive_site SLICE_X61Y77 SLICEL internal 45)
	)
	(tile 45 100 INT_X40Y77 INT 1
		(primitive_site TIEOFF_X43Y77 TIEOFF internal 2)
	)
	(tile 45 101 CLBLL_X40Y77 CLBLL 2
		(primitive_site SLICE_X62Y77 SLICEL internal 45)
		(primitive_site SLICE_X63Y77 SLICEL internal 45)
	)
	(tile 45 102 VBRK_X40Y77 VBRK 0
	)
	(tile 45 103 INT_X41Y77 INT 1
		(primitive_site TIEOFF_X44Y77 TIEOFF internal 2)
	)
	(tile 45 104 INT_INTERFACE_X41Y77 INT_INTERFACE 0
	)
	(tile 45 105 NULL_X105Y81 NULL 0
	)
	(tile 45 106 NULL_X106Y81 NULL 0
	)
	(tile 45 107 VBRK_X106Y81 VBRK 0
	)
	(tile 45 108 INT_X42Y77 INT 1
		(primitive_site TIEOFF_X45Y77 TIEOFF internal 2)
	)
	(tile 45 109 CLBLM_X42Y77 CLBLM 2
		(primitive_site SLICE_X64Y77 SLICEM internal 50)
		(primitive_site SLICE_X65Y77 SLICEL internal 45)
	)
	(tile 45 110 INT_X43Y77 INT 1
		(primitive_site TIEOFF_X46Y77 TIEOFF internal 2)
	)
	(tile 45 111 CLBLL_X43Y77 CLBLL 2
		(primitive_site SLICE_X66Y77 SLICEL internal 45)
		(primitive_site SLICE_X67Y77 SLICEL internal 45)
	)
	(tile 45 112 INT_X44Y77 INT 1
		(primitive_site TIEOFF_X47Y77 TIEOFF internal 2)
	)
	(tile 45 113 INT_INTERFACE_X44Y77 INT_INTERFACE 0
	)
	(tile 45 114 NULL_X114Y81 NULL 0
	)
	(tile 45 115 INT_X45Y77 INT 1
		(primitive_site TIEOFF_X48Y77 TIEOFF internal 2)
	)
	(tile 45 116 CLBLM_X45Y77 CLBLM 2
		(primitive_site SLICE_X68Y77 SLICEM internal 50)
		(primitive_site SLICE_X69Y77 SLICEL internal 45)
	)
	(tile 45 117 INT_X46Y77 INT 1
		(primitive_site TIEOFF_X49Y77 TIEOFF internal 2)
	)
	(tile 45 118 CLBLM_X46Y77 CLBLM 2
		(primitive_site SLICE_X70Y77 SLICEM internal 50)
		(primitive_site SLICE_X71Y77 SLICEL internal 45)
	)
	(tile 45 119 INT_X47Y77 INT 1
		(primitive_site TIEOFF_X50Y77 TIEOFF internal 2)
	)
	(tile 45 120 INT_INTERFACE_X47Y77 INT_INTERFACE 0
	)
	(tile 45 121 NULL_X121Y81 NULL 0
	)
	(tile 45 122 VBRK_X47Y77 VBRK 0
	)
	(tile 45 123 INT_X48Y77 INT 1
		(primitive_site TIEOFF_X52Y77 TIEOFF internal 2)
	)
	(tile 45 124 CLBLM_X48Y77 CLBLM 2
		(primitive_site SLICE_X72Y77 SLICEM internal 50)
		(primitive_site SLICE_X73Y77 SLICEL internal 45)
	)
	(tile 45 125 INT_X49Y77 INT 1
		(primitive_site TIEOFF_X53Y77 TIEOFF internal 2)
	)
	(tile 45 126 CLBLM_X49Y77 CLBLM 2
		(primitive_site SLICE_X74Y77 SLICEM internal 50)
		(primitive_site SLICE_X75Y77 SLICEL internal 45)
	)
	(tile 45 127 INT_X50Y77 INT 1
		(primitive_site TIEOFF_X54Y77 TIEOFF internal 2)
	)
	(tile 45 128 INT_INTERFACE_X50Y77 INT_INTERFACE 0
	)
	(tile 45 129 NULL_X129Y81 NULL 0
	)
	(tile 45 130 INT_X51Y77 INT 1
		(primitive_site TIEOFF_X55Y77 TIEOFF internal 2)
	)
	(tile 45 131 CLBLM_X51Y77 CLBLM 2
		(primitive_site SLICE_X76Y77 SLICEM internal 50)
		(primitive_site SLICE_X77Y77 SLICEL internal 45)
	)
	(tile 45 132 INT_X52Y77 INT 1
		(primitive_site TIEOFF_X56Y77 TIEOFF internal 2)
	)
	(tile 45 133 CLBLM_X52Y77 CLBLM 2
		(primitive_site SLICE_X78Y77 SLICEM internal 50)
		(primitive_site SLICE_X79Y77 SLICEL internal 45)
	)
	(tile 45 134 INT_X53Y77 INT 1
		(primitive_site TIEOFF_X57Y77 TIEOFF internal 2)
	)
	(tile 45 135 INT_INTERFACE_X53Y77 INT_INTERFACE 0
	)
	(tile 45 136 NULL_X136Y81 NULL 0
	)
	(tile 45 137 VBRK_X53Y77 VBRK 0
	)
	(tile 45 138 INT_X54Y77 INT 1
		(primitive_site TIEOFF_X59Y77 TIEOFF internal 2)
	)
	(tile 45 139 CLBLM_X54Y77 CLBLM 2
		(primitive_site SLICE_X80Y77 SLICEM internal 50)
		(primitive_site SLICE_X81Y77 SLICEL internal 45)
	)
	(tile 45 140 INT_X55Y77 INT 1
		(primitive_site TIEOFF_X60Y77 TIEOFF internal 2)
	)
	(tile 45 141 CLBLM_X55Y77 CLBLM 2
		(primitive_site SLICE_X82Y77 SLICEM internal 50)
		(primitive_site SLICE_X83Y77 SLICEL internal 45)
	)
	(tile 45 142 INT_X56Y77 INT 1
		(primitive_site TIEOFF_X61Y77 TIEOFF internal 2)
	)
	(tile 45 143 CLBLM_X56Y77 CLBLM 2
		(primitive_site SLICE_X84Y77 SLICEM internal 50)
		(primitive_site SLICE_X85Y77 SLICEL internal 45)
	)
	(tile 45 144 INT_X57Y77 INT 1
		(primitive_site TIEOFF_X62Y77 TIEOFF internal 2)
	)
	(tile 45 145 CLBLM_X57Y77 CLBLM 2
		(primitive_site SLICE_X86Y77 SLICEM internal 50)
		(primitive_site SLICE_X87Y77 SLICEL internal 45)
	)
	(tile 45 146 INT_X58Y77 INT 1
		(primitive_site TIEOFF_X63Y77 TIEOFF internal 2)
	)
	(tile 45 147 INT_INTERFACE_X58Y77 INT_INTERFACE 0
	)
	(tile 45 148 NULL_X148Y81 NULL 0
	)
	(tile 45 149 VBRK_X58Y77 VBRK 0
	)
	(tile 45 150 INT_X59Y77 INT 1
		(primitive_site TIEOFF_X65Y77 TIEOFF internal 2)
	)
	(tile 45 151 CLBLM_X59Y77 CLBLM 2
		(primitive_site SLICE_X88Y77 SLICEM internal 50)
		(primitive_site SLICE_X89Y77 SLICEL internal 45)
	)
	(tile 45 152 INT_X60Y77 INT 1
		(primitive_site TIEOFF_X66Y77 TIEOFF internal 2)
	)
	(tile 45 153 CLBLM_X60Y77 CLBLM 2
		(primitive_site SLICE_X90Y77 SLICEM internal 50)
		(primitive_site SLICE_X91Y77 SLICEL internal 45)
	)
	(tile 45 154 INT_X61Y77 INT 1
		(primitive_site TIEOFF_X67Y77 TIEOFF internal 2)
	)
	(tile 45 155 INT_INTERFACE_X61Y77 INT_INTERFACE 0
	)
	(tile 45 156 NULL_X156Y81 NULL 0
	)
	(tile 45 157 INT_X62Y77 INT 1
		(primitive_site TIEOFF_X68Y77 TIEOFF internal 2)
	)
	(tile 45 158 CLBLM_X62Y77 CLBLM 2
		(primitive_site SLICE_X92Y77 SLICEM internal 50)
		(primitive_site SLICE_X93Y77 SLICEL internal 45)
	)
	(tile 45 159 INT_X63Y77 INT 1
		(primitive_site TIEOFF_X69Y77 TIEOFF internal 2)
	)
	(tile 45 160 CLBLL_X63Y77 CLBLL 2
		(primitive_site SLICE_X94Y77 SLICEL internal 45)
		(primitive_site SLICE_X95Y77 SLICEL internal 45)
	)
	(tile 45 161 VBRK_X63Y77 VBRK 0
	)
	(tile 45 162 INT_X64Y77 INT 1
		(primitive_site TIEOFF_X70Y77 TIEOFF internal 2)
	)
	(tile 45 163 CLBLM_X64Y77 CLBLM 2
		(primitive_site SLICE_X96Y77 SLICEM internal 50)
		(primitive_site SLICE_X97Y77 SLICEL internal 45)
	)
	(tile 45 164 INT_X65Y77 INT 1
		(primitive_site TIEOFF_X71Y77 TIEOFF internal 2)
	)
	(tile 45 165 CLBLL_X65Y77 CLBLL 2
		(primitive_site SLICE_X98Y77 SLICEL internal 45)
		(primitive_site SLICE_X99Y77 SLICEL internal 45)
	)
	(tile 45 166 INT_X66Y77 INT 1
		(primitive_site TIEOFF_X72Y77 TIEOFF internal 2)
	)
	(tile 45 167 CLBLL_X66Y77 CLBLL 2
		(primitive_site SLICE_X100Y77 SLICEL internal 45)
		(primitive_site SLICE_X101Y77 SLICEL internal 45)
	)
	(tile 45 168 INT_X67Y77 INT 1
		(primitive_site TIEOFF_X73Y77 TIEOFF internal 2)
	)
	(tile 45 169 CLBLM_X67Y77 CLBLM 2
		(primitive_site SLICE_X102Y77 SLICEM internal 50)
		(primitive_site SLICE_X103Y77 SLICEL internal 45)
	)
	(tile 45 170 INT_X68Y77 INT 1
		(primitive_site TIEOFF_X74Y77 TIEOFF internal 2)
	)
	(tile 45 171 CLBLL_X68Y77 CLBLL 2
		(primitive_site SLICE_X104Y77 SLICEL internal 45)
		(primitive_site SLICE_X105Y77 SLICEL internal 45)
	)
	(tile 45 172 INT_X69Y77 INT 1
		(primitive_site TIEOFF_X75Y77 TIEOFF internal 2)
	)
	(tile 45 173 INT_INTERFACE_X69Y77 INT_INTERFACE 0
	)
	(tile 45 174 NULL_X174Y81 NULL 0
	)
	(tile 45 175 INT_X70Y77 INT 1
		(primitive_site TIEOFF_X76Y77 TIEOFF internal 2)
	)
	(tile 45 176 GTX_INT_INTERFACE_X70Y77 GTX_INT_INTERFACE 0
	)
	(tile 45 177 R_TERM_INT_X70Y77 R_TERM_INT 0
	)
	(tile 45 178 NULL_X178Y81 NULL 0
	)
	(tile 46 0 LIOB_X0Y76 LIOB 2
		(primitive_site F18 IOBS bonded 13)
		(primitive_site G18 IOBM bonded 13)
	)
	(tile 46 1 LIOI_X0Y76 LIOI 6
		(primitive_site IODELAY_X0Y76 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y76 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y77 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y77 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y77 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y76 OLOGICE1 internal 32)
	)
	(tile 46 2 L_TERM_INT_X0Y76 L_TERM_INT 0
	)
	(tile 46 3 INT_X0Y76 INT 1
		(primitive_site TIEOFF_X0Y76 TIEOFF internal 2)
	)
	(tile 46 4 IOI_L_INT_INTERFACE_X0Y76 IOI_L_INT_INTERFACE 0
	)
	(tile 46 5 VBRK_X0Y76 VBRK 0
	)
	(tile 46 6 INT_X1Y76 INT 1
		(primitive_site TIEOFF_X1Y76 TIEOFF internal 2)
	)
	(tile 46 7 CLBLM_X1Y76 CLBLM 2
		(primitive_site SLICE_X0Y76 SLICEM internal 50)
		(primitive_site SLICE_X1Y76 SLICEL internal 45)
	)
	(tile 46 8 INT_X2Y76 INT 1
		(primitive_site TIEOFF_X2Y76 TIEOFF internal 2)
	)
	(tile 46 9 CLBLL_X2Y76 CLBLL 2
		(primitive_site SLICE_X2Y76 SLICEL internal 45)
		(primitive_site SLICE_X3Y76 SLICEL internal 45)
	)
	(tile 46 10 INT_X3Y76 INT 1
		(primitive_site TIEOFF_X3Y76 TIEOFF internal 2)
	)
	(tile 46 11 CLBLM_X3Y76 CLBLM 2
		(primitive_site SLICE_X4Y76 SLICEM internal 50)
		(primitive_site SLICE_X5Y76 SLICEL internal 45)
	)
	(tile 46 12 INT_X4Y76 INT 1
		(primitive_site TIEOFF_X4Y76 TIEOFF internal 2)
	)
	(tile 46 13 CLBLL_X4Y76 CLBLL 2
		(primitive_site SLICE_X6Y76 SLICEL internal 45)
		(primitive_site SLICE_X7Y76 SLICEL internal 45)
	)
	(tile 46 14 INT_X5Y76 INT 1
		(primitive_site TIEOFF_X5Y76 TIEOFF internal 2)
	)
	(tile 46 15 INT_INTERFACE_X5Y76 INT_INTERFACE 0
	)
	(tile 46 16 NULL_X16Y80 NULL 0
	)
	(tile 46 17 INT_X6Y76 INT 1
		(primitive_site TIEOFF_X6Y76 TIEOFF internal 2)
	)
	(tile 46 18 CLBLM_X6Y76 CLBLM 2
		(primitive_site SLICE_X8Y76 SLICEM internal 50)
		(primitive_site SLICE_X9Y76 SLICEL internal 45)
	)
	(tile 46 19 INT_X7Y76 INT 1
		(primitive_site TIEOFF_X7Y76 TIEOFF internal 2)
	)
	(tile 46 20 CLBLM_X7Y76 CLBLM 2
		(primitive_site SLICE_X10Y76 SLICEM internal 50)
		(primitive_site SLICE_X11Y76 SLICEL internal 45)
	)
	(tile 46 21 VBRK_X7Y76 VBRK 0
	)
	(tile 46 22 INT_X8Y76 INT 1
		(primitive_site TIEOFF_X8Y76 TIEOFF internal 2)
	)
	(tile 46 23 INT_INTERFACE_X8Y76 INT_INTERFACE 0
	)
	(tile 46 24 NULL_X24Y80 NULL 0
	)
	(tile 46 25 INT_X9Y76 INT 1
		(primitive_site TIEOFF_X10Y76 TIEOFF internal 2)
	)
	(tile 46 26 CLBLM_X9Y76 CLBLM 2
		(primitive_site SLICE_X12Y76 SLICEM internal 50)
		(primitive_site SLICE_X13Y76 SLICEL internal 45)
	)
	(tile 46 27 INT_X10Y76 INT 1
		(primitive_site TIEOFF_X11Y76 TIEOFF internal 2)
	)
	(tile 46 28 CLBLM_X10Y76 CLBLM 2
		(primitive_site SLICE_X14Y76 SLICEM internal 50)
		(primitive_site SLICE_X15Y76 SLICEL internal 45)
	)
	(tile 46 29 INT_X11Y76 INT 1
		(primitive_site TIEOFF_X12Y76 TIEOFF internal 2)
	)
	(tile 46 30 CLBLM_X11Y76 CLBLM 2
		(primitive_site SLICE_X16Y76 SLICEM internal 50)
		(primitive_site SLICE_X17Y76 SLICEL internal 45)
	)
	(tile 46 31 INT_X12Y76 INT 1
		(primitive_site TIEOFF_X13Y76 TIEOFF internal 2)
	)
	(tile 46 32 CLBLM_X12Y76 CLBLM 2
		(primitive_site SLICE_X18Y76 SLICEM internal 50)
		(primitive_site SLICE_X19Y76 SLICEL internal 45)
	)
	(tile 46 33 VBRK_X12Y76 VBRK 0
	)
	(tile 46 34 INT_X13Y76 INT 1
		(primitive_site TIEOFF_X14Y76 TIEOFF internal 2)
	)
	(tile 46 35 INT_INTERFACE_X13Y76 INT_INTERFACE 0
	)
	(tile 46 36 NULL_X36Y80 NULL 0
	)
	(tile 46 37 INT_X14Y76 INT 1
		(primitive_site TIEOFF_X16Y76 TIEOFF internal 2)
	)
	(tile 46 38 CLBLM_X14Y76 CLBLM 2
		(primitive_site SLICE_X20Y76 SLICEM internal 50)
		(primitive_site SLICE_X21Y76 SLICEL internal 45)
	)
	(tile 46 39 INT_X15Y76 INT 1
		(primitive_site TIEOFF_X17Y76 TIEOFF internal 2)
	)
	(tile 46 40 CLBLM_X15Y76 CLBLM 2
		(primitive_site SLICE_X22Y76 SLICEM internal 50)
		(primitive_site SLICE_X23Y76 SLICEL internal 45)
	)
	(tile 46 41 INT_X16Y76 INT 1
		(primitive_site TIEOFF_X18Y76 TIEOFF internal 2)
	)
	(tile 46 42 INT_INTERFACE_X16Y76 INT_INTERFACE 0
	)
	(tile 46 43 NULL_X43Y80 NULL 0
	)
	(tile 46 44 INT_X17Y76 INT 1
		(primitive_site TIEOFF_X19Y76 TIEOFF internal 2)
	)
	(tile 46 45 CLBLM_X17Y76 CLBLM 2
		(primitive_site SLICE_X24Y76 SLICEM internal 50)
		(primitive_site SLICE_X25Y76 SLICEL internal 45)
	)
	(tile 46 46 INT_X18Y76 INT 1
		(primitive_site TIEOFF_X20Y76 TIEOFF internal 2)
	)
	(tile 46 47 CLBLM_X18Y76 CLBLM 2
		(primitive_site SLICE_X26Y76 SLICEM internal 50)
		(primitive_site SLICE_X27Y76 SLICEL internal 45)
	)
	(tile 46 48 VBRK_X18Y76 VBRK 0
	)
	(tile 46 49 INT_X19Y76 INT 1
		(primitive_site TIEOFF_X21Y76 TIEOFF internal 2)
	)
	(tile 46 50 INT_INTERFACE_X19Y76 INT_INTERFACE 0
	)
	(tile 46 51 NULL_X51Y80 NULL 0
	)
	(tile 46 52 INT_X20Y76 INT 1
		(primitive_site TIEOFF_X23Y76 TIEOFF internal 2)
	)
	(tile 46 53 CLBLM_X20Y76 CLBLM 2
		(primitive_site SLICE_X28Y76 SLICEM internal 50)
		(primitive_site SLICE_X29Y76 SLICEL internal 45)
	)
	(tile 46 54 INT_X21Y76 INT 1
		(primitive_site TIEOFF_X24Y76 TIEOFF internal 2)
	)
	(tile 46 55 CLBLM_X21Y76 CLBLM 2
		(primitive_site SLICE_X30Y76 SLICEM internal 50)
		(primitive_site SLICE_X31Y76 SLICEL internal 45)
	)
	(tile 46 56 INT_X22Y76 INT 1
		(primitive_site TIEOFF_X25Y76 TIEOFF internal 2)
	)
	(tile 46 57 INT_INTERFACE_X22Y76 INT_INTERFACE 0
	)
	(tile 46 58 NULL_X58Y80 NULL 0
	)
	(tile 46 59 INT_X23Y76 INT 1
		(primitive_site TIEOFF_X26Y76 TIEOFF internal 2)
	)
	(tile 46 60 CLBLM_X23Y76 CLBLM 2
		(primitive_site SLICE_X32Y76 SLICEM internal 50)
		(primitive_site SLICE_X33Y76 SLICEL internal 45)
	)
	(tile 46 61 INT_X24Y76 INT 1
		(primitive_site TIEOFF_X27Y76 TIEOFF internal 2)
	)
	(tile 46 62 CLBLL_X24Y76 CLBLL 2
		(primitive_site SLICE_X34Y76 SLICEL internal 45)
		(primitive_site SLICE_X35Y76 SLICEL internal 45)
	)
	(tile 46 63 VBRK_X24Y76 VBRK 0
	)
	(tile 46 64 LIOB_FT_X25Y76 LIOB_FT 2
		(primitive_site C15 IOBS bonded 13)
		(primitive_site B15 IOBM bonded 13)
	)
	(tile 46 65 LIOI_X25Y76 LIOI 6
		(primitive_site IODELAY_X1Y76 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y76 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y77 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y77 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y77 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y76 OLOGICE1 internal 32)
	)
	(tile 46 66 INT_X25Y76 INT 1
		(primitive_site TIEOFF_X28Y76 TIEOFF internal 2)
	)
	(tile 46 67 IOI_L_INT_INTERFACE_X25Y76 IOI_L_INT_INTERFACE 0
	)
	(tile 46 68 VBRK_X25Y76 VBRK 0
	)
	(tile 46 69 INT_X26Y76 INT 1
		(primitive_site TIEOFF_X29Y76 TIEOFF internal 2)
	)
	(tile 46 70 CLBLM_X26Y76 CLBLM 2
		(primitive_site SLICE_X36Y76 SLICEM internal 50)
		(primitive_site SLICE_X37Y76 SLICEL internal 45)
	)
	(tile 46 71 INT_X27Y76 INT 1
		(primitive_site TIEOFF_X30Y76 TIEOFF internal 2)
	)
	(tile 46 72 CLBLL_X27Y76 CLBLL 2
		(primitive_site SLICE_X38Y76 SLICEL internal 45)
		(primitive_site SLICE_X39Y76 SLICEL internal 45)
	)
	(tile 46 73 INT_X28Y76 INT 1
		(primitive_site TIEOFF_X31Y76 TIEOFF internal 2)
	)
	(tile 46 74 CLBLM_X28Y76 CLBLM 2
		(primitive_site SLICE_X40Y76 SLICEM internal 50)
		(primitive_site SLICE_X41Y76 SLICEL internal 45)
	)
	(tile 46 75 INT_X29Y76 INT 1
		(primitive_site TIEOFF_X32Y76 TIEOFF internal 2)
	)
	(tile 46 76 CLBLL_X29Y76 CLBLL 2
		(primitive_site SLICE_X42Y76 SLICEL internal 45)
		(primitive_site SLICE_X43Y76 SLICEL internal 45)
	)
	(tile 46 77 VBRK_X29Y76 VBRK 0
	)
	(tile 46 78 CENTER_SPACE2_X78Y80 CENTER_SPACE2 0
	)
	(tile 46 79 CENTER_SPACE1_X79Y80 CENTER_SPACE1 0
	)
	(tile 46 80 CENTER_SPACE2_X80Y80 CENTER_SPACE2 0
	)
	(tile 46 81 CENTER_SPACE1_X81Y80 CENTER_SPACE1 0
	)
	(tile 46 82 CENTER_SPACE2_X82Y80 CENTER_SPACE2 0
	)
	(tile 46 83 CENTER_SPACE1_X83Y80 CENTER_SPACE1 0
	)
	(tile 46 84 CENTER_SPACE2_X84Y80 CENTER_SPACE2 0
	)
	(tile 46 85 CENTER_SPACE1_X85Y80 CENTER_SPACE1 0
	)
	(tile 46 86 CENTER_SPACE2_X86Y80 CENTER_SPACE2 0
	)
	(tile 46 87 CENTER_SPACE1_X87Y80 CENTER_SPACE1 0
	)
	(tile 46 88 CENTER_SPACE2_X88Y80 CENTER_SPACE2 0
	)
	(tile 46 89 NULL_X89Y80 NULL 0
	)
	(tile 46 90 VFRAME_X89Y80 VFRAME 0
	)
	(tile 46 91 INT_X36Y76 INT 1
		(primitive_site TIEOFF_X39Y76 TIEOFF internal 2)
	)
	(tile 46 92 INT_INTERFACE_X36Y76 INT_INTERFACE 0
	)
	(tile 46 93 NULL_X93Y80 NULL 0
	)
	(tile 46 94 INT_X37Y76 INT 1
		(primitive_site TIEOFF_X40Y76 TIEOFF internal 2)
	)
	(tile 46 95 CLBLM_X37Y76 CLBLM 2
		(primitive_site SLICE_X56Y76 SLICEM internal 50)
		(primitive_site SLICE_X57Y76 SLICEL internal 45)
	)
	(tile 46 96 INT_X38Y76 INT 1
		(primitive_site TIEOFF_X41Y76 TIEOFF internal 2)
	)
	(tile 46 97 CLBLL_X38Y76 CLBLL 2
		(primitive_site SLICE_X58Y76 SLICEL internal 45)
		(primitive_site SLICE_X59Y76 SLICEL internal 45)
	)
	(tile 46 98 INT_X39Y76 INT 1
		(primitive_site TIEOFF_X42Y76 TIEOFF internal 2)
	)
	(tile 46 99 CLBLM_X39Y76 CLBLM 2
		(primitive_site SLICE_X60Y76 SLICEM internal 50)
		(primitive_site SLICE_X61Y76 SLICEL internal 45)
	)
	(tile 46 100 INT_X40Y76 INT 1
		(primitive_site TIEOFF_X43Y76 TIEOFF internal 2)
	)
	(tile 46 101 CLBLL_X40Y76 CLBLL 2
		(primitive_site SLICE_X62Y76 SLICEL internal 45)
		(primitive_site SLICE_X63Y76 SLICEL internal 45)
	)
	(tile 46 102 VBRK_X40Y76 VBRK 0
	)
	(tile 46 103 INT_X41Y76 INT 1
		(primitive_site TIEOFF_X44Y76 TIEOFF internal 2)
	)
	(tile 46 104 INT_INTERFACE_X41Y76 INT_INTERFACE 0
	)
	(tile 46 105 RIOI_X41Y76 RIOI 6
		(primitive_site OLOGIC_X2Y76 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y76 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y76 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y77 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y77 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y77 ILOGICE1 internal 28)
	)
	(tile 46 106 RIOB_X41Y76 RIOB 2
		(primitive_site C10 IOBS bonded 13)
		(primitive_site B10 IOBM bonded 13)
	)
	(tile 46 107 VBRK_X41Y76 VBRK 0
	)
	(tile 46 108 INT_X42Y76 INT 1
		(primitive_site TIEOFF_X45Y76 TIEOFF internal 2)
	)
	(tile 46 109 CLBLM_X42Y76 CLBLM 2
		(primitive_site SLICE_X64Y76 SLICEM internal 50)
		(primitive_site SLICE_X65Y76 SLICEL internal 45)
	)
	(tile 46 110 INT_X43Y76 INT 1
		(primitive_site TIEOFF_X46Y76 TIEOFF internal 2)
	)
	(tile 46 111 CLBLL_X43Y76 CLBLL 2
		(primitive_site SLICE_X66Y76 SLICEL internal 45)
		(primitive_site SLICE_X67Y76 SLICEL internal 45)
	)
	(tile 46 112 INT_X44Y76 INT 1
		(primitive_site TIEOFF_X47Y76 TIEOFF internal 2)
	)
	(tile 46 113 INT_INTERFACE_X44Y76 INT_INTERFACE 0
	)
	(tile 46 114 NULL_X114Y80 NULL 0
	)
	(tile 46 115 INT_X45Y76 INT 1
		(primitive_site TIEOFF_X48Y76 TIEOFF internal 2)
	)
	(tile 46 116 CLBLM_X45Y76 CLBLM 2
		(primitive_site SLICE_X68Y76 SLICEM internal 50)
		(primitive_site SLICE_X69Y76 SLICEL internal 45)
	)
	(tile 46 117 INT_X46Y76 INT 1
		(primitive_site TIEOFF_X49Y76 TIEOFF internal 2)
	)
	(tile 46 118 CLBLM_X46Y76 CLBLM 2
		(primitive_site SLICE_X70Y76 SLICEM internal 50)
		(primitive_site SLICE_X71Y76 SLICEL internal 45)
	)
	(tile 46 119 INT_X47Y76 INT 1
		(primitive_site TIEOFF_X50Y76 TIEOFF internal 2)
	)
	(tile 46 120 INT_INTERFACE_X47Y76 INT_INTERFACE 0
	)
	(tile 46 121 NULL_X121Y80 NULL 0
	)
	(tile 46 122 VBRK_X47Y76 VBRK 0
	)
	(tile 46 123 INT_X48Y76 INT 1
		(primitive_site TIEOFF_X52Y76 TIEOFF internal 2)
	)
	(tile 46 124 CLBLM_X48Y76 CLBLM 2
		(primitive_site SLICE_X72Y76 SLICEM internal 50)
		(primitive_site SLICE_X73Y76 SLICEL internal 45)
	)
	(tile 46 125 INT_X49Y76 INT 1
		(primitive_site TIEOFF_X53Y76 TIEOFF internal 2)
	)
	(tile 46 126 CLBLM_X49Y76 CLBLM 2
		(primitive_site SLICE_X74Y76 SLICEM internal 50)
		(primitive_site SLICE_X75Y76 SLICEL internal 45)
	)
	(tile 46 127 INT_X50Y76 INT 1
		(primitive_site TIEOFF_X54Y76 TIEOFF internal 2)
	)
	(tile 46 128 INT_INTERFACE_X50Y76 INT_INTERFACE 0
	)
	(tile 46 129 NULL_X129Y80 NULL 0
	)
	(tile 46 130 INT_X51Y76 INT 1
		(primitive_site TIEOFF_X55Y76 TIEOFF internal 2)
	)
	(tile 46 131 CLBLM_X51Y76 CLBLM 2
		(primitive_site SLICE_X76Y76 SLICEM internal 50)
		(primitive_site SLICE_X77Y76 SLICEL internal 45)
	)
	(tile 46 132 INT_X52Y76 INT 1
		(primitive_site TIEOFF_X56Y76 TIEOFF internal 2)
	)
	(tile 46 133 CLBLM_X52Y76 CLBLM 2
		(primitive_site SLICE_X78Y76 SLICEM internal 50)
		(primitive_site SLICE_X79Y76 SLICEL internal 45)
	)
	(tile 46 134 INT_X53Y76 INT 1
		(primitive_site TIEOFF_X57Y76 TIEOFF internal 2)
	)
	(tile 46 135 INT_INTERFACE_X53Y76 INT_INTERFACE 0
	)
	(tile 46 136 NULL_X136Y80 NULL 0
	)
	(tile 46 137 VBRK_X53Y76 VBRK 0
	)
	(tile 46 138 INT_X54Y76 INT 1
		(primitive_site TIEOFF_X59Y76 TIEOFF internal 2)
	)
	(tile 46 139 CLBLM_X54Y76 CLBLM 2
		(primitive_site SLICE_X80Y76 SLICEM internal 50)
		(primitive_site SLICE_X81Y76 SLICEL internal 45)
	)
	(tile 46 140 INT_X55Y76 INT 1
		(primitive_site TIEOFF_X60Y76 TIEOFF internal 2)
	)
	(tile 46 141 CLBLM_X55Y76 CLBLM 2
		(primitive_site SLICE_X82Y76 SLICEM internal 50)
		(primitive_site SLICE_X83Y76 SLICEL internal 45)
	)
	(tile 46 142 INT_X56Y76 INT 1
		(primitive_site TIEOFF_X61Y76 TIEOFF internal 2)
	)
	(tile 46 143 CLBLM_X56Y76 CLBLM 2
		(primitive_site SLICE_X84Y76 SLICEM internal 50)
		(primitive_site SLICE_X85Y76 SLICEL internal 45)
	)
	(tile 46 144 INT_X57Y76 INT 1
		(primitive_site TIEOFF_X62Y76 TIEOFF internal 2)
	)
	(tile 46 145 CLBLM_X57Y76 CLBLM 2
		(primitive_site SLICE_X86Y76 SLICEM internal 50)
		(primitive_site SLICE_X87Y76 SLICEL internal 45)
	)
	(tile 46 146 INT_X58Y76 INT 1
		(primitive_site TIEOFF_X63Y76 TIEOFF internal 2)
	)
	(tile 46 147 INT_INTERFACE_X58Y76 INT_INTERFACE 0
	)
	(tile 46 148 NULL_X148Y80 NULL 0
	)
	(tile 46 149 VBRK_X58Y76 VBRK 0
	)
	(tile 46 150 INT_X59Y76 INT 1
		(primitive_site TIEOFF_X65Y76 TIEOFF internal 2)
	)
	(tile 46 151 CLBLM_X59Y76 CLBLM 2
		(primitive_site SLICE_X88Y76 SLICEM internal 50)
		(primitive_site SLICE_X89Y76 SLICEL internal 45)
	)
	(tile 46 152 INT_X60Y76 INT 1
		(primitive_site TIEOFF_X66Y76 TIEOFF internal 2)
	)
	(tile 46 153 CLBLM_X60Y76 CLBLM 2
		(primitive_site SLICE_X90Y76 SLICEM internal 50)
		(primitive_site SLICE_X91Y76 SLICEL internal 45)
	)
	(tile 46 154 INT_X61Y76 INT 1
		(primitive_site TIEOFF_X67Y76 TIEOFF internal 2)
	)
	(tile 46 155 INT_INTERFACE_X61Y76 INT_INTERFACE 0
	)
	(tile 46 156 NULL_X156Y80 NULL 0
	)
	(tile 46 157 INT_X62Y76 INT 1
		(primitive_site TIEOFF_X68Y76 TIEOFF internal 2)
	)
	(tile 46 158 CLBLM_X62Y76 CLBLM 2
		(primitive_site SLICE_X92Y76 SLICEM internal 50)
		(primitive_site SLICE_X93Y76 SLICEL internal 45)
	)
	(tile 46 159 INT_X63Y76 INT 1
		(primitive_site TIEOFF_X69Y76 TIEOFF internal 2)
	)
	(tile 46 160 CLBLL_X63Y76 CLBLL 2
		(primitive_site SLICE_X94Y76 SLICEL internal 45)
		(primitive_site SLICE_X95Y76 SLICEL internal 45)
	)
	(tile 46 161 VBRK_X63Y76 VBRK 0
	)
	(tile 46 162 INT_X64Y76 INT 1
		(primitive_site TIEOFF_X70Y76 TIEOFF internal 2)
	)
	(tile 46 163 CLBLM_X64Y76 CLBLM 2
		(primitive_site SLICE_X96Y76 SLICEM internal 50)
		(primitive_site SLICE_X97Y76 SLICEL internal 45)
	)
	(tile 46 164 INT_X65Y76 INT 1
		(primitive_site TIEOFF_X71Y76 TIEOFF internal 2)
	)
	(tile 46 165 CLBLL_X65Y76 CLBLL 2
		(primitive_site SLICE_X98Y76 SLICEL internal 45)
		(primitive_site SLICE_X99Y76 SLICEL internal 45)
	)
	(tile 46 166 INT_X66Y76 INT 1
		(primitive_site TIEOFF_X72Y76 TIEOFF internal 2)
	)
	(tile 46 167 CLBLL_X66Y76 CLBLL 2
		(primitive_site SLICE_X100Y76 SLICEL internal 45)
		(primitive_site SLICE_X101Y76 SLICEL internal 45)
	)
	(tile 46 168 INT_X67Y76 INT 1
		(primitive_site TIEOFF_X73Y76 TIEOFF internal 2)
	)
	(tile 46 169 CLBLM_X67Y76 CLBLM 2
		(primitive_site SLICE_X102Y76 SLICEM internal 50)
		(primitive_site SLICE_X103Y76 SLICEL internal 45)
	)
	(tile 46 170 INT_X68Y76 INT 1
		(primitive_site TIEOFF_X74Y76 TIEOFF internal 2)
	)
	(tile 46 171 CLBLL_X68Y76 CLBLL 2
		(primitive_site SLICE_X104Y76 SLICEL internal 45)
		(primitive_site SLICE_X105Y76 SLICEL internal 45)
	)
	(tile 46 172 INT_X69Y76 INT 1
		(primitive_site TIEOFF_X75Y76 TIEOFF internal 2)
	)
	(tile 46 173 INT_INTERFACE_X69Y76 INT_INTERFACE 0
	)
	(tile 46 174 NULL_X174Y80 NULL 0
	)
	(tile 46 175 INT_X70Y76 INT 1
		(primitive_site TIEOFF_X76Y76 TIEOFF internal 2)
	)
	(tile 46 176 GTX_INT_INTERFACE_X70Y76 GTX_INT_INTERFACE 0
	)
	(tile 46 177 R_TERM_INT_X70Y76 R_TERM_INT 0
	)
	(tile 46 178 NULL_X178Y80 NULL 0
	)
	(tile 47 0 NULL_X0Y79 NULL 0
	)
	(tile 47 1 NULL_X1Y79 NULL 0
	)
	(tile 47 2 L_TERM_INT_X0Y75 L_TERM_INT 0
	)
	(tile 47 3 INT_X0Y75 INT 1
		(primitive_site TIEOFF_X0Y75 TIEOFF internal 2)
	)
	(tile 47 4 IOI_L_INT_INTERFACE_X0Y75 IOI_L_INT_INTERFACE 0
	)
	(tile 47 5 VBRK_X0Y75 VBRK 0
	)
	(tile 47 6 INT_X1Y75 INT 1
		(primitive_site TIEOFF_X1Y75 TIEOFF internal 2)
	)
	(tile 47 7 CLBLM_X1Y75 CLBLM 2
		(primitive_site SLICE_X0Y75 SLICEM internal 50)
		(primitive_site SLICE_X1Y75 SLICEL internal 45)
	)
	(tile 47 8 INT_X2Y75 INT 1
		(primitive_site TIEOFF_X2Y75 TIEOFF internal 2)
	)
	(tile 47 9 CLBLL_X2Y75 CLBLL 2
		(primitive_site SLICE_X2Y75 SLICEL internal 45)
		(primitive_site SLICE_X3Y75 SLICEL internal 45)
	)
	(tile 47 10 INT_X3Y75 INT 1
		(primitive_site TIEOFF_X3Y75 TIEOFF internal 2)
	)
	(tile 47 11 CLBLM_X3Y75 CLBLM 2
		(primitive_site SLICE_X4Y75 SLICEM internal 50)
		(primitive_site SLICE_X5Y75 SLICEL internal 45)
	)
	(tile 47 12 INT_X4Y75 INT 1
		(primitive_site TIEOFF_X4Y75 TIEOFF internal 2)
	)
	(tile 47 13 CLBLL_X4Y75 CLBLL 2
		(primitive_site SLICE_X6Y75 SLICEL internal 45)
		(primitive_site SLICE_X7Y75 SLICEL internal 45)
	)
	(tile 47 14 INT_X5Y75 INT 1
		(primitive_site TIEOFF_X5Y75 TIEOFF internal 2)
	)
	(tile 47 15 INT_INTERFACE_X5Y75 INT_INTERFACE 0
	)
	(tile 47 16 BRAM_X5Y75 BRAM 3
		(primitive_site RAMB18_X0Y30 FIFO18E1 internal 158)
		(primitive_site RAMB18_X0Y31 RAMB18E1 internal 158)
		(primitive_site RAMB36_X0Y15 RAMBFIFO36E1 internal 356)
	)
	(tile 47 17 INT_X6Y75 INT 1
		(primitive_site TIEOFF_X6Y75 TIEOFF internal 2)
	)
	(tile 47 18 CLBLM_X6Y75 CLBLM 2
		(primitive_site SLICE_X8Y75 SLICEM internal 50)
		(primitive_site SLICE_X9Y75 SLICEL internal 45)
	)
	(tile 47 19 INT_X7Y75 INT 1
		(primitive_site TIEOFF_X7Y75 TIEOFF internal 2)
	)
	(tile 47 20 CLBLM_X7Y75 CLBLM 2
		(primitive_site SLICE_X10Y75 SLICEM internal 50)
		(primitive_site SLICE_X11Y75 SLICEL internal 45)
	)
	(tile 47 21 VBRK_X7Y75 VBRK 0
	)
	(tile 47 22 INT_X8Y75 INT 1
		(primitive_site TIEOFF_X8Y75 TIEOFF internal 2)
	)
	(tile 47 23 INT_INTERFACE_X8Y75 INT_INTERFACE 0
	)
	(tile 47 24 DSP_X8Y75 DSP 3
		(primitive_site DSP48_X0Y30 DSP48E1 internal 417)
		(primitive_site DSP48_X0Y31 DSP48E1 internal 417)
		(primitive_site TIEOFF_X9Y75 TIEOFF internal 2)
	)
	(tile 47 25 INT_X9Y75 INT 1
		(primitive_site TIEOFF_X10Y75 TIEOFF internal 2)
	)
	(tile 47 26 CLBLM_X9Y75 CLBLM 2
		(primitive_site SLICE_X12Y75 SLICEM internal 50)
		(primitive_site SLICE_X13Y75 SLICEL internal 45)
	)
	(tile 47 27 INT_X10Y75 INT 1
		(primitive_site TIEOFF_X11Y75 TIEOFF internal 2)
	)
	(tile 47 28 CLBLM_X10Y75 CLBLM 2
		(primitive_site SLICE_X14Y75 SLICEM internal 50)
		(primitive_site SLICE_X15Y75 SLICEL internal 45)
	)
	(tile 47 29 INT_X11Y75 INT 1
		(primitive_site TIEOFF_X12Y75 TIEOFF internal 2)
	)
	(tile 47 30 CLBLM_X11Y75 CLBLM 2
		(primitive_site SLICE_X16Y75 SLICEM internal 50)
		(primitive_site SLICE_X17Y75 SLICEL internal 45)
	)
	(tile 47 31 INT_X12Y75 INT 1
		(primitive_site TIEOFF_X13Y75 TIEOFF internal 2)
	)
	(tile 47 32 CLBLM_X12Y75 CLBLM 2
		(primitive_site SLICE_X18Y75 SLICEM internal 50)
		(primitive_site SLICE_X19Y75 SLICEL internal 45)
	)
	(tile 47 33 VBRK_X12Y75 VBRK 0
	)
	(tile 47 34 INT_X13Y75 INT 1
		(primitive_site TIEOFF_X14Y75 TIEOFF internal 2)
	)
	(tile 47 35 INT_INTERFACE_X13Y75 INT_INTERFACE 0
	)
	(tile 47 36 DSP_X13Y75 DSP 3
		(primitive_site DSP48_X1Y30 DSP48E1 internal 417)
		(primitive_site DSP48_X1Y31 DSP48E1 internal 417)
		(primitive_site TIEOFF_X15Y75 TIEOFF internal 2)
	)
	(tile 47 37 INT_X14Y75 INT 1
		(primitive_site TIEOFF_X16Y75 TIEOFF internal 2)
	)
	(tile 47 38 CLBLM_X14Y75 CLBLM 2
		(primitive_site SLICE_X20Y75 SLICEM internal 50)
		(primitive_site SLICE_X21Y75 SLICEL internal 45)
	)
	(tile 47 39 INT_X15Y75 INT 1
		(primitive_site TIEOFF_X17Y75 TIEOFF internal 2)
	)
	(tile 47 40 CLBLM_X15Y75 CLBLM 2
		(primitive_site SLICE_X22Y75 SLICEM internal 50)
		(primitive_site SLICE_X23Y75 SLICEL internal 45)
	)
	(tile 47 41 INT_X16Y75 INT 1
		(primitive_site TIEOFF_X18Y75 TIEOFF internal 2)
	)
	(tile 47 42 INT_INTERFACE_X16Y75 INT_INTERFACE 0
	)
	(tile 47 43 BRAM_X16Y75 BRAM 3
		(primitive_site RAMB18_X1Y30 FIFO18E1 internal 158)
		(primitive_site RAMB18_X1Y31 RAMB18E1 internal 158)
		(primitive_site RAMB36_X1Y15 RAMBFIFO36E1 internal 356)
	)
	(tile 47 44 INT_X17Y75 INT 1
		(primitive_site TIEOFF_X19Y75 TIEOFF internal 2)
	)
	(tile 47 45 CLBLM_X17Y75 CLBLM 2
		(primitive_site SLICE_X24Y75 SLICEM internal 50)
		(primitive_site SLICE_X25Y75 SLICEL internal 45)
	)
	(tile 47 46 INT_X18Y75 INT 1
		(primitive_site TIEOFF_X20Y75 TIEOFF internal 2)
	)
	(tile 47 47 CLBLM_X18Y75 CLBLM 2
		(primitive_site SLICE_X26Y75 SLICEM internal 50)
		(primitive_site SLICE_X27Y75 SLICEL internal 45)
	)
	(tile 47 48 VBRK_X18Y75 VBRK 0
	)
	(tile 47 49 INT_X19Y75 INT 1
		(primitive_site TIEOFF_X21Y75 TIEOFF internal 2)
	)
	(tile 47 50 INT_INTERFACE_X19Y75 INT_INTERFACE 0
	)
	(tile 47 51 DSP_X19Y75 DSP 3
		(primitive_site DSP48_X2Y30 DSP48E1 internal 417)
		(primitive_site DSP48_X2Y31 DSP48E1 internal 417)
		(primitive_site TIEOFF_X22Y75 TIEOFF internal 2)
	)
	(tile 47 52 INT_X20Y75 INT 1
		(primitive_site TIEOFF_X23Y75 TIEOFF internal 2)
	)
	(tile 47 53 CLBLM_X20Y75 CLBLM 2
		(primitive_site SLICE_X28Y75 SLICEM internal 50)
		(primitive_site SLICE_X29Y75 SLICEL internal 45)
	)
	(tile 47 54 INT_X21Y75 INT 1
		(primitive_site TIEOFF_X24Y75 TIEOFF internal 2)
	)
	(tile 47 55 CLBLM_X21Y75 CLBLM 2
		(primitive_site SLICE_X30Y75 SLICEM internal 50)
		(primitive_site SLICE_X31Y75 SLICEL internal 45)
	)
	(tile 47 56 INT_X22Y75 INT 1
		(primitive_site TIEOFF_X25Y75 TIEOFF internal 2)
	)
	(tile 47 57 INT_INTERFACE_X22Y75 INT_INTERFACE 0
	)
	(tile 47 58 BRAM_X22Y75 BRAM 3
		(primitive_site RAMB18_X2Y30 FIFO18E1 internal 158)
		(primitive_site RAMB18_X2Y31 RAMB18E1 internal 158)
		(primitive_site RAMB36_X2Y15 RAMBFIFO36E1 internal 356)
	)
	(tile 47 59 INT_X23Y75 INT 1
		(primitive_site TIEOFF_X26Y75 TIEOFF internal 2)
	)
	(tile 47 60 CLBLM_X23Y75 CLBLM 2
		(primitive_site SLICE_X32Y75 SLICEM internal 50)
		(primitive_site SLICE_X33Y75 SLICEL internal 45)
	)
	(tile 47 61 INT_X24Y75 INT 1
		(primitive_site TIEOFF_X27Y75 TIEOFF internal 2)
	)
	(tile 47 62 CLBLL_X24Y75 CLBLL 2
		(primitive_site SLICE_X34Y75 SLICEL internal 45)
		(primitive_site SLICE_X35Y75 SLICEL internal 45)
	)
	(tile 47 63 VBRK_X24Y75 VBRK 0
	)
	(tile 47 64 NULL_X64Y79 NULL 0
	)
	(tile 47 65 NULL_X65Y79 NULL 0
	)
	(tile 47 66 INT_X25Y75 INT 1
		(primitive_site TIEOFF_X28Y75 TIEOFF internal 2)
	)
	(tile 47 67 IOI_L_INT_INTERFACE_X25Y75 IOI_L_INT_INTERFACE 0
	)
	(tile 47 68 VBRK_X25Y75 VBRK 0
	)
	(tile 47 69 INT_X26Y75 INT 1
		(primitive_site TIEOFF_X29Y75 TIEOFF internal 2)
	)
	(tile 47 70 CLBLM_X26Y75 CLBLM 2
		(primitive_site SLICE_X36Y75 SLICEM internal 50)
		(primitive_site SLICE_X37Y75 SLICEL internal 45)
	)
	(tile 47 71 INT_X27Y75 INT 1
		(primitive_site TIEOFF_X30Y75 TIEOFF internal 2)
	)
	(tile 47 72 CLBLL_X27Y75 CLBLL 2
		(primitive_site SLICE_X38Y75 SLICEL internal 45)
		(primitive_site SLICE_X39Y75 SLICEL internal 45)
	)
	(tile 47 73 INT_X28Y75 INT 1
		(primitive_site TIEOFF_X31Y75 TIEOFF internal 2)
	)
	(tile 47 74 CLBLM_X28Y75 CLBLM 2
		(primitive_site SLICE_X40Y75 SLICEM internal 50)
		(primitive_site SLICE_X41Y75 SLICEL internal 45)
	)
	(tile 47 75 INT_X29Y75 INT 1
		(primitive_site TIEOFF_X32Y75 TIEOFF internal 2)
	)
	(tile 47 76 CLBLL_X29Y75 CLBLL 2
		(primitive_site SLICE_X42Y75 SLICEL internal 45)
		(primitive_site SLICE_X43Y75 SLICEL internal 45)
	)
	(tile 47 77 VBRK_X29Y75 VBRK 0
	)
	(tile 47 78 CENTER_SPACE2_X78Y79 CENTER_SPACE2 0
	)
	(tile 47 79 CENTER_SPACE1_X79Y79 CENTER_SPACE1 0
	)
	(tile 47 80 CENTER_SPACE2_X80Y79 CENTER_SPACE2 0
	)
	(tile 47 81 CENTER_SPACE1_X81Y79 CENTER_SPACE1 0
	)
	(tile 47 82 CENTER_SPACE2_X82Y79 CENTER_SPACE2 0
	)
	(tile 47 83 CENTER_SPACE1_X83Y79 CENTER_SPACE1 0
	)
	(tile 47 84 CENTER_SPACE2_X84Y79 CENTER_SPACE2 0
	)
	(tile 47 85 CENTER_SPACE1_X85Y79 CENTER_SPACE1 0
	)
	(tile 47 86 CENTER_SPACE2_X86Y79 CENTER_SPACE2 0
	)
	(tile 47 87 CENTER_SPACE1_X87Y79 CENTER_SPACE1 0
	)
	(tile 47 88 CENTER_SPACE2_X88Y79 CENTER_SPACE2 0
	)
	(tile 47 89 NULL_X89Y79 NULL 0
	)
	(tile 47 90 VFRAME_X89Y79 VFRAME 0
	)
	(tile 47 91 INT_X36Y75 INT 1
		(primitive_site TIEOFF_X39Y75 TIEOFF internal 2)
	)
	(tile 47 92 INT_INTERFACE_X36Y75 INT_INTERFACE 0
	)
	(tile 47 93 NULL_X93Y79 NULL 0
	)
	(tile 47 94 INT_X37Y75 INT 1
		(primitive_site TIEOFF_X40Y75 TIEOFF internal 2)
	)
	(tile 47 95 CLBLM_X37Y75 CLBLM 2
		(primitive_site SLICE_X56Y75 SLICEM internal 50)
		(primitive_site SLICE_X57Y75 SLICEL internal 45)
	)
	(tile 47 96 INT_X38Y75 INT 1
		(primitive_site TIEOFF_X41Y75 TIEOFF internal 2)
	)
	(tile 47 97 CLBLL_X38Y75 CLBLL 2
		(primitive_site SLICE_X58Y75 SLICEL internal 45)
		(primitive_site SLICE_X59Y75 SLICEL internal 45)
	)
	(tile 47 98 INT_X39Y75 INT 1
		(primitive_site TIEOFF_X42Y75 TIEOFF internal 2)
	)
	(tile 47 99 CLBLM_X39Y75 CLBLM 2
		(primitive_site SLICE_X60Y75 SLICEM internal 50)
		(primitive_site SLICE_X61Y75 SLICEL internal 45)
	)
	(tile 47 100 INT_X40Y75 INT 1
		(primitive_site TIEOFF_X43Y75 TIEOFF internal 2)
	)
	(tile 47 101 CLBLL_X40Y75 CLBLL 2
		(primitive_site SLICE_X62Y75 SLICEL internal 45)
		(primitive_site SLICE_X63Y75 SLICEL internal 45)
	)
	(tile 47 102 VBRK_X40Y75 VBRK 0
	)
	(tile 47 103 INT_X41Y75 INT 1
		(primitive_site TIEOFF_X44Y75 TIEOFF internal 2)
	)
	(tile 47 104 INT_INTERFACE_X41Y75 INT_INTERFACE 0
	)
	(tile 47 105 NULL_X105Y79 NULL 0
	)
	(tile 47 106 NULL_X106Y79 NULL 0
	)
	(tile 47 107 VBRK_X106Y79 VBRK 0
	)
	(tile 47 108 INT_X42Y75 INT 1
		(primitive_site TIEOFF_X45Y75 TIEOFF internal 2)
	)
	(tile 47 109 CLBLM_X42Y75 CLBLM 2
		(primitive_site SLICE_X64Y75 SLICEM internal 50)
		(primitive_site SLICE_X65Y75 SLICEL internal 45)
	)
	(tile 47 110 INT_X43Y75 INT 1
		(primitive_site TIEOFF_X46Y75 TIEOFF internal 2)
	)
	(tile 47 111 CLBLL_X43Y75 CLBLL 2
		(primitive_site SLICE_X66Y75 SLICEL internal 45)
		(primitive_site SLICE_X67Y75 SLICEL internal 45)
	)
	(tile 47 112 INT_X44Y75 INT 1
		(primitive_site TIEOFF_X47Y75 TIEOFF internal 2)
	)
	(tile 47 113 INT_INTERFACE_X44Y75 INT_INTERFACE 0
	)
	(tile 47 114 BRAM_X44Y75 BRAM 3
		(primitive_site RAMB18_X3Y30 FIFO18E1 internal 158)
		(primitive_site RAMB18_X3Y31 RAMB18E1 internal 158)
		(primitive_site RAMB36_X3Y15 RAMBFIFO36E1 internal 356)
	)
	(tile 47 115 INT_X45Y75 INT 1
		(primitive_site TIEOFF_X48Y75 TIEOFF internal 2)
	)
	(tile 47 116 CLBLM_X45Y75 CLBLM 2
		(primitive_site SLICE_X68Y75 SLICEM internal 50)
		(primitive_site SLICE_X69Y75 SLICEL internal 45)
	)
	(tile 47 117 INT_X46Y75 INT 1
		(primitive_site TIEOFF_X49Y75 TIEOFF internal 2)
	)
	(tile 47 118 CLBLM_X46Y75 CLBLM 2
		(primitive_site SLICE_X70Y75 SLICEM internal 50)
		(primitive_site SLICE_X71Y75 SLICEL internal 45)
	)
	(tile 47 119 INT_X47Y75 INT 1
		(primitive_site TIEOFF_X50Y75 TIEOFF internal 2)
	)
	(tile 47 120 INT_INTERFACE_X47Y75 INT_INTERFACE 0
	)
	(tile 47 121 DSP_X47Y75 DSP 3
		(primitive_site DSP48_X3Y30 DSP48E1 internal 417)
		(primitive_site DSP48_X3Y31 DSP48E1 internal 417)
		(primitive_site TIEOFF_X51Y75 TIEOFF internal 2)
	)
	(tile 47 122 VBRK_X47Y75 VBRK 0
	)
	(tile 47 123 INT_X48Y75 INT 1
		(primitive_site TIEOFF_X52Y75 TIEOFF internal 2)
	)
	(tile 47 124 CLBLM_X48Y75 CLBLM 2
		(primitive_site SLICE_X72Y75 SLICEM internal 50)
		(primitive_site SLICE_X73Y75 SLICEL internal 45)
	)
	(tile 47 125 INT_X49Y75 INT 1
		(primitive_site TIEOFF_X53Y75 TIEOFF internal 2)
	)
	(tile 47 126 CLBLM_X49Y75 CLBLM 2
		(primitive_site SLICE_X74Y75 SLICEM internal 50)
		(primitive_site SLICE_X75Y75 SLICEL internal 45)
	)
	(tile 47 127 INT_X50Y75 INT 1
		(primitive_site TIEOFF_X54Y75 TIEOFF internal 2)
	)
	(tile 47 128 INT_INTERFACE_X50Y75 INT_INTERFACE 0
	)
	(tile 47 129 BRAM_X50Y75 BRAM 3
		(primitive_site RAMB18_X4Y30 FIFO18E1 internal 158)
		(primitive_site RAMB18_X4Y31 RAMB18E1 internal 158)
		(primitive_site RAMB36_X4Y15 RAMBFIFO36E1 internal 356)
	)
	(tile 47 130 INT_X51Y75 INT 1
		(primitive_site TIEOFF_X55Y75 TIEOFF internal 2)
	)
	(tile 47 131 CLBLM_X51Y75 CLBLM 2
		(primitive_site SLICE_X76Y75 SLICEM internal 50)
		(primitive_site SLICE_X77Y75 SLICEL internal 45)
	)
	(tile 47 132 INT_X52Y75 INT 1
		(primitive_site TIEOFF_X56Y75 TIEOFF internal 2)
	)
	(tile 47 133 CLBLM_X52Y75 CLBLM 2
		(primitive_site SLICE_X78Y75 SLICEM internal 50)
		(primitive_site SLICE_X79Y75 SLICEL internal 45)
	)
	(tile 47 134 INT_X53Y75 INT 1
		(primitive_site TIEOFF_X57Y75 TIEOFF internal 2)
	)
	(tile 47 135 INT_INTERFACE_X53Y75 INT_INTERFACE 0
	)
	(tile 47 136 DSP_X53Y75 DSP 3
		(primitive_site DSP48_X4Y30 DSP48E1 internal 417)
		(primitive_site DSP48_X4Y31 DSP48E1 internal 417)
		(primitive_site TIEOFF_X58Y75 TIEOFF internal 2)
	)
	(tile 47 137 VBRK_X53Y75 VBRK 0
	)
	(tile 47 138 INT_X54Y75 INT 1
		(primitive_site TIEOFF_X59Y75 TIEOFF internal 2)
	)
	(tile 47 139 CLBLM_X54Y75 CLBLM 2
		(primitive_site SLICE_X80Y75 SLICEM internal 50)
		(primitive_site SLICE_X81Y75 SLICEL internal 45)
	)
	(tile 47 140 INT_X55Y75 INT 1
		(primitive_site TIEOFF_X60Y75 TIEOFF internal 2)
	)
	(tile 47 141 CLBLM_X55Y75 CLBLM 2
		(primitive_site SLICE_X82Y75 SLICEM internal 50)
		(primitive_site SLICE_X83Y75 SLICEL internal 45)
	)
	(tile 47 142 INT_X56Y75 INT 1
		(primitive_site TIEOFF_X61Y75 TIEOFF internal 2)
	)
	(tile 47 143 CLBLM_X56Y75 CLBLM 2
		(primitive_site SLICE_X84Y75 SLICEM internal 50)
		(primitive_site SLICE_X85Y75 SLICEL internal 45)
	)
	(tile 47 144 INT_X57Y75 INT 1
		(primitive_site TIEOFF_X62Y75 TIEOFF internal 2)
	)
	(tile 47 145 CLBLM_X57Y75 CLBLM 2
		(primitive_site SLICE_X86Y75 SLICEM internal 50)
		(primitive_site SLICE_X87Y75 SLICEL internal 45)
	)
	(tile 47 146 INT_X58Y75 INT 1
		(primitive_site TIEOFF_X63Y75 TIEOFF internal 2)
	)
	(tile 47 147 INT_INTERFACE_X58Y75 INT_INTERFACE 0
	)
	(tile 47 148 DSP_X58Y75 DSP 3
		(primitive_site DSP48_X5Y30 DSP48E1 internal 417)
		(primitive_site DSP48_X5Y31 DSP48E1 internal 417)
		(primitive_site TIEOFF_X64Y75 TIEOFF internal 2)
	)
	(tile 47 149 VBRK_X58Y75 VBRK 0
	)
	(tile 47 150 INT_X59Y75 INT 1
		(primitive_site TIEOFF_X65Y75 TIEOFF internal 2)
	)
	(tile 47 151 CLBLM_X59Y75 CLBLM 2
		(primitive_site SLICE_X88Y75 SLICEM internal 50)
		(primitive_site SLICE_X89Y75 SLICEL internal 45)
	)
	(tile 47 152 INT_X60Y75 INT 1
		(primitive_site TIEOFF_X66Y75 TIEOFF internal 2)
	)
	(tile 47 153 CLBLM_X60Y75 CLBLM 2
		(primitive_site SLICE_X90Y75 SLICEM internal 50)
		(primitive_site SLICE_X91Y75 SLICEL internal 45)
	)
	(tile 47 154 INT_X61Y75 INT 1
		(primitive_site TIEOFF_X67Y75 TIEOFF internal 2)
	)
	(tile 47 155 INT_INTERFACE_X61Y75 INT_INTERFACE 0
	)
	(tile 47 156 BRAM_X61Y75 BRAM 3
		(primitive_site RAMB18_X5Y30 FIFO18E1 internal 158)
		(primitive_site RAMB18_X5Y31 RAMB18E1 internal 158)
		(primitive_site RAMB36_X5Y15 RAMBFIFO36E1 internal 356)
	)
	(tile 47 157 INT_X62Y75 INT 1
		(primitive_site TIEOFF_X68Y75 TIEOFF internal 2)
	)
	(tile 47 158 CLBLM_X62Y75 CLBLM 2
		(primitive_site SLICE_X92Y75 SLICEM internal 50)
		(primitive_site SLICE_X93Y75 SLICEL internal 45)
	)
	(tile 47 159 INT_X63Y75 INT 1
		(primitive_site TIEOFF_X69Y75 TIEOFF internal 2)
	)
	(tile 47 160 CLBLL_X63Y75 CLBLL 2
		(primitive_site SLICE_X94Y75 SLICEL internal 45)
		(primitive_site SLICE_X95Y75 SLICEL internal 45)
	)
	(tile 47 161 VBRK_X63Y75 VBRK 0
	)
	(tile 47 162 INT_X64Y75 INT 1
		(primitive_site TIEOFF_X70Y75 TIEOFF internal 2)
	)
	(tile 47 163 CLBLM_X64Y75 CLBLM 2
		(primitive_site SLICE_X96Y75 SLICEM internal 50)
		(primitive_site SLICE_X97Y75 SLICEL internal 45)
	)
	(tile 47 164 INT_X65Y75 INT 1
		(primitive_site TIEOFF_X71Y75 TIEOFF internal 2)
	)
	(tile 47 165 CLBLL_X65Y75 CLBLL 2
		(primitive_site SLICE_X98Y75 SLICEL internal 45)
		(primitive_site SLICE_X99Y75 SLICEL internal 45)
	)
	(tile 47 166 INT_X66Y75 INT 1
		(primitive_site TIEOFF_X72Y75 TIEOFF internal 2)
	)
	(tile 47 167 CLBLL_X66Y75 CLBLL 2
		(primitive_site SLICE_X100Y75 SLICEL internal 45)
		(primitive_site SLICE_X101Y75 SLICEL internal 45)
	)
	(tile 47 168 INT_X67Y75 INT 1
		(primitive_site TIEOFF_X73Y75 TIEOFF internal 2)
	)
	(tile 47 169 CLBLM_X67Y75 CLBLM 2
		(primitive_site SLICE_X102Y75 SLICEM internal 50)
		(primitive_site SLICE_X103Y75 SLICEL internal 45)
	)
	(tile 47 170 INT_X68Y75 INT 1
		(primitive_site TIEOFF_X74Y75 TIEOFF internal 2)
	)
	(tile 47 171 CLBLL_X68Y75 CLBLL 2
		(primitive_site SLICE_X104Y75 SLICEL internal 45)
		(primitive_site SLICE_X105Y75 SLICEL internal 45)
	)
	(tile 47 172 INT_X69Y75 INT 1
		(primitive_site TIEOFF_X75Y75 TIEOFF internal 2)
	)
	(tile 47 173 INT_INTERFACE_X69Y75 INT_INTERFACE 0
	)
	(tile 47 174 BRAM_X69Y75 BRAM 3
		(primitive_site RAMB18_X6Y30 FIFO18E1 internal 158)
		(primitive_site RAMB18_X6Y31 RAMB18E1 internal 158)
		(primitive_site RAMB36_X6Y15 RAMBFIFO36E1 internal 356)
	)
	(tile 47 175 INT_X70Y75 INT 1
		(primitive_site TIEOFF_X76Y75 TIEOFF internal 2)
	)
	(tile 47 176 GTX_INT_INTERFACE_X70Y75 GTX_INT_INTERFACE 0
	)
	(tile 47 177 R_TERM_INT_X70Y75 R_TERM_INT 0
	)
	(tile 47 178 NULL_X178Y79 NULL 0
	)
	(tile 48 0 LIOB_X0Y74 LIOB 2
		(primitive_site B21 IOBS bonded 13)
		(primitive_site A21 IOBM bonded 13)
	)
	(tile 48 1 LIOI_X0Y74 LIOI 6
		(primitive_site IODELAY_X0Y74 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y74 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y75 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y75 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y75 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y74 OLOGICE1 internal 32)
	)
	(tile 48 2 L_TERM_INT_X0Y74 L_TERM_INT 0
	)
	(tile 48 3 INT_X0Y74 INT 1
		(primitive_site TIEOFF_X0Y74 TIEOFF internal 2)
	)
	(tile 48 4 IOI_L_INT_INTERFACE_X0Y74 IOI_L_INT_INTERFACE 0
	)
	(tile 48 5 VBRK_X0Y74 VBRK 0
	)
	(tile 48 6 INT_X1Y74 INT 1
		(primitive_site TIEOFF_X1Y74 TIEOFF internal 2)
	)
	(tile 48 7 CLBLM_X1Y74 CLBLM 2
		(primitive_site SLICE_X0Y74 SLICEM internal 50)
		(primitive_site SLICE_X1Y74 SLICEL internal 45)
	)
	(tile 48 8 INT_X2Y74 INT 1
		(primitive_site TIEOFF_X2Y74 TIEOFF internal 2)
	)
	(tile 48 9 CLBLL_X2Y74 CLBLL 2
		(primitive_site SLICE_X2Y74 SLICEL internal 45)
		(primitive_site SLICE_X3Y74 SLICEL internal 45)
	)
	(tile 48 10 INT_X3Y74 INT 1
		(primitive_site TIEOFF_X3Y74 TIEOFF internal 2)
	)
	(tile 48 11 CLBLM_X3Y74 CLBLM 2
		(primitive_site SLICE_X4Y74 SLICEM internal 50)
		(primitive_site SLICE_X5Y74 SLICEL internal 45)
	)
	(tile 48 12 INT_X4Y74 INT 1
		(primitive_site TIEOFF_X4Y74 TIEOFF internal 2)
	)
	(tile 48 13 CLBLL_X4Y74 CLBLL 2
		(primitive_site SLICE_X6Y74 SLICEL internal 45)
		(primitive_site SLICE_X7Y74 SLICEL internal 45)
	)
	(tile 48 14 INT_X5Y74 INT 1
		(primitive_site TIEOFF_X5Y74 TIEOFF internal 2)
	)
	(tile 48 15 INT_INTERFACE_X5Y74 INT_INTERFACE 0
	)
	(tile 48 16 NULL_X16Y78 NULL 0
	)
	(tile 48 17 INT_X6Y74 INT 1
		(primitive_site TIEOFF_X6Y74 TIEOFF internal 2)
	)
	(tile 48 18 CLBLM_X6Y74 CLBLM 2
		(primitive_site SLICE_X8Y74 SLICEM internal 50)
		(primitive_site SLICE_X9Y74 SLICEL internal 45)
	)
	(tile 48 19 INT_X7Y74 INT 1
		(primitive_site TIEOFF_X7Y74 TIEOFF internal 2)
	)
	(tile 48 20 CLBLM_X7Y74 CLBLM 2
		(primitive_site SLICE_X10Y74 SLICEM internal 50)
		(primitive_site SLICE_X11Y74 SLICEL internal 45)
	)
	(tile 48 21 VBRK_X7Y74 VBRK 0
	)
	(tile 48 22 INT_X8Y74 INT 1
		(primitive_site TIEOFF_X8Y74 TIEOFF internal 2)
	)
	(tile 48 23 INT_INTERFACE_X8Y74 INT_INTERFACE 0
	)
	(tile 48 24 NULL_X24Y78 NULL 0
	)
	(tile 48 25 INT_X9Y74 INT 1
		(primitive_site TIEOFF_X10Y74 TIEOFF internal 2)
	)
	(tile 48 26 CLBLM_X9Y74 CLBLM 2
		(primitive_site SLICE_X12Y74 SLICEM internal 50)
		(primitive_site SLICE_X13Y74 SLICEL internal 45)
	)
	(tile 48 27 INT_X10Y74 INT 1
		(primitive_site TIEOFF_X11Y74 TIEOFF internal 2)
	)
	(tile 48 28 CLBLM_X10Y74 CLBLM 2
		(primitive_site SLICE_X14Y74 SLICEM internal 50)
		(primitive_site SLICE_X15Y74 SLICEL internal 45)
	)
	(tile 48 29 INT_X11Y74 INT 1
		(primitive_site TIEOFF_X12Y74 TIEOFF internal 2)
	)
	(tile 48 30 CLBLM_X11Y74 CLBLM 2
		(primitive_site SLICE_X16Y74 SLICEM internal 50)
		(primitive_site SLICE_X17Y74 SLICEL internal 45)
	)
	(tile 48 31 INT_X12Y74 INT 1
		(primitive_site TIEOFF_X13Y74 TIEOFF internal 2)
	)
	(tile 48 32 CLBLM_X12Y74 CLBLM 2
		(primitive_site SLICE_X18Y74 SLICEM internal 50)
		(primitive_site SLICE_X19Y74 SLICEL internal 45)
	)
	(tile 48 33 VBRK_X12Y74 VBRK 0
	)
	(tile 48 34 INT_X13Y74 INT 1
		(primitive_site TIEOFF_X14Y74 TIEOFF internal 2)
	)
	(tile 48 35 INT_INTERFACE_X13Y74 INT_INTERFACE 0
	)
	(tile 48 36 NULL_X36Y78 NULL 0
	)
	(tile 48 37 INT_X14Y74 INT 1
		(primitive_site TIEOFF_X16Y74 TIEOFF internal 2)
	)
	(tile 48 38 CLBLM_X14Y74 CLBLM 2
		(primitive_site SLICE_X20Y74 SLICEM internal 50)
		(primitive_site SLICE_X21Y74 SLICEL internal 45)
	)
	(tile 48 39 INT_X15Y74 INT 1
		(primitive_site TIEOFF_X17Y74 TIEOFF internal 2)
	)
	(tile 48 40 CLBLM_X15Y74 CLBLM 2
		(primitive_site SLICE_X22Y74 SLICEM internal 50)
		(primitive_site SLICE_X23Y74 SLICEL internal 45)
	)
	(tile 48 41 INT_X16Y74 INT 1
		(primitive_site TIEOFF_X18Y74 TIEOFF internal 2)
	)
	(tile 48 42 INT_INTERFACE_X16Y74 INT_INTERFACE 0
	)
	(tile 48 43 NULL_X43Y78 NULL 0
	)
	(tile 48 44 INT_X17Y74 INT 1
		(primitive_site TIEOFF_X19Y74 TIEOFF internal 2)
	)
	(tile 48 45 CLBLM_X17Y74 CLBLM 2
		(primitive_site SLICE_X24Y74 SLICEM internal 50)
		(primitive_site SLICE_X25Y74 SLICEL internal 45)
	)
	(tile 48 46 INT_X18Y74 INT 1
		(primitive_site TIEOFF_X20Y74 TIEOFF internal 2)
	)
	(tile 48 47 CLBLM_X18Y74 CLBLM 2
		(primitive_site SLICE_X26Y74 SLICEM internal 50)
		(primitive_site SLICE_X27Y74 SLICEL internal 45)
	)
	(tile 48 48 VBRK_X18Y74 VBRK 0
	)
	(tile 48 49 INT_X19Y74 INT 1
		(primitive_site TIEOFF_X21Y74 TIEOFF internal 2)
	)
	(tile 48 50 INT_INTERFACE_X19Y74 INT_INTERFACE 0
	)
	(tile 48 51 NULL_X51Y78 NULL 0
	)
	(tile 48 52 INT_X20Y74 INT 1
		(primitive_site TIEOFF_X23Y74 TIEOFF internal 2)
	)
	(tile 48 53 CLBLM_X20Y74 CLBLM 2
		(primitive_site SLICE_X28Y74 SLICEM internal 50)
		(primitive_site SLICE_X29Y74 SLICEL internal 45)
	)
	(tile 48 54 INT_X21Y74 INT 1
		(primitive_site TIEOFF_X24Y74 TIEOFF internal 2)
	)
	(tile 48 55 CLBLM_X21Y74 CLBLM 2
		(primitive_site SLICE_X30Y74 SLICEM internal 50)
		(primitive_site SLICE_X31Y74 SLICEL internal 45)
	)
	(tile 48 56 INT_X22Y74 INT 1
		(primitive_site TIEOFF_X25Y74 TIEOFF internal 2)
	)
	(tile 48 57 INT_INTERFACE_X22Y74 INT_INTERFACE 0
	)
	(tile 48 58 NULL_X58Y78 NULL 0
	)
	(tile 48 59 INT_X23Y74 INT 1
		(primitive_site TIEOFF_X26Y74 TIEOFF internal 2)
	)
	(tile 48 60 CLBLM_X23Y74 CLBLM 2
		(primitive_site SLICE_X32Y74 SLICEM internal 50)
		(primitive_site SLICE_X33Y74 SLICEL internal 45)
	)
	(tile 48 61 INT_X24Y74 INT 1
		(primitive_site TIEOFF_X27Y74 TIEOFF internal 2)
	)
	(tile 48 62 CLBLL_X24Y74 CLBLL 2
		(primitive_site SLICE_X34Y74 SLICEL internal 45)
		(primitive_site SLICE_X35Y74 SLICEL internal 45)
	)
	(tile 48 63 VBRK_X24Y74 VBRK 0
	)
	(tile 48 64 LIOB_FT_X25Y74 LIOB_FT 2
		(primitive_site B14 IOBS bonded 13)
		(primitive_site A14 IOBM bonded 13)
	)
	(tile 48 65 LIOI_X25Y74 LIOI 6
		(primitive_site IODELAY_X1Y74 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y74 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y75 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y75 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y75 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y74 OLOGICE1 internal 32)
	)
	(tile 48 66 INT_X25Y74 INT 1
		(primitive_site TIEOFF_X28Y74 TIEOFF internal 2)
	)
	(tile 48 67 IOI_L_INT_INTERFACE_X25Y74 IOI_L_INT_INTERFACE 0
	)
	(tile 48 68 VBRK_X25Y74 VBRK 0
	)
	(tile 48 69 INT_X26Y74 INT 1
		(primitive_site TIEOFF_X29Y74 TIEOFF internal 2)
	)
	(tile 48 70 CLBLM_X26Y74 CLBLM 2
		(primitive_site SLICE_X36Y74 SLICEM internal 50)
		(primitive_site SLICE_X37Y74 SLICEL internal 45)
	)
	(tile 48 71 INT_X27Y74 INT 1
		(primitive_site TIEOFF_X30Y74 TIEOFF internal 2)
	)
	(tile 48 72 CLBLL_X27Y74 CLBLL 2
		(primitive_site SLICE_X38Y74 SLICEL internal 45)
		(primitive_site SLICE_X39Y74 SLICEL internal 45)
	)
	(tile 48 73 INT_X28Y74 INT 1
		(primitive_site TIEOFF_X31Y74 TIEOFF internal 2)
	)
	(tile 48 74 CLBLM_X28Y74 CLBLM 2
		(primitive_site SLICE_X40Y74 SLICEM internal 50)
		(primitive_site SLICE_X41Y74 SLICEL internal 45)
	)
	(tile 48 75 INT_X29Y74 INT 1
		(primitive_site TIEOFF_X32Y74 TIEOFF internal 2)
	)
	(tile 48 76 CLBLL_X29Y74 CLBLL 2
		(primitive_site SLICE_X42Y74 SLICEL internal 45)
		(primitive_site SLICE_X43Y74 SLICEL internal 45)
	)
	(tile 48 77 VBRK_X29Y74 VBRK 0
	)
	(tile 48 78 CENTER_SPACE2_X78Y78 CENTER_SPACE2 0
	)
	(tile 48 79 CENTER_SPACE1_X79Y78 CENTER_SPACE1 0
	)
	(tile 48 80 CENTER_SPACE2_X80Y78 CENTER_SPACE2 0
	)
	(tile 48 81 CENTER_SPACE1_X81Y78 CENTER_SPACE1 0
	)
	(tile 48 82 CENTER_SPACE2_X82Y78 CENTER_SPACE2 0
	)
	(tile 48 83 CENTER_SPACE1_X83Y78 CENTER_SPACE1 0
	)
	(tile 48 84 CENTER_SPACE2_X84Y78 CENTER_SPACE2 0
	)
	(tile 48 85 CENTER_SPACE1_X85Y78 CENTER_SPACE1 0
	)
	(tile 48 86 CENTER_SPACE2_X86Y78 CENTER_SPACE2 0
	)
	(tile 48 87 CENTER_SPACE1_X87Y78 CENTER_SPACE1 0
	)
	(tile 48 88 CENTER_SPACE2_X88Y78 CENTER_SPACE2 0
	)
	(tile 48 89 NULL_X89Y78 NULL 0
	)
	(tile 48 90 VFRAME_X89Y78 VFRAME 0
	)
	(tile 48 91 INT_X36Y74 INT 1
		(primitive_site TIEOFF_X39Y74 TIEOFF internal 2)
	)
	(tile 48 92 INT_INTERFACE_X36Y74 INT_INTERFACE 0
	)
	(tile 48 93 NULL_X93Y78 NULL 0
	)
	(tile 48 94 INT_X37Y74 INT 1
		(primitive_site TIEOFF_X40Y74 TIEOFF internal 2)
	)
	(tile 48 95 CLBLM_X37Y74 CLBLM 2
		(primitive_site SLICE_X56Y74 SLICEM internal 50)
		(primitive_site SLICE_X57Y74 SLICEL internal 45)
	)
	(tile 48 96 INT_X38Y74 INT 1
		(primitive_site TIEOFF_X41Y74 TIEOFF internal 2)
	)
	(tile 48 97 CLBLL_X38Y74 CLBLL 2
		(primitive_site SLICE_X58Y74 SLICEL internal 45)
		(primitive_site SLICE_X59Y74 SLICEL internal 45)
	)
	(tile 48 98 INT_X39Y74 INT 1
		(primitive_site TIEOFF_X42Y74 TIEOFF internal 2)
	)
	(tile 48 99 CLBLM_X39Y74 CLBLM 2
		(primitive_site SLICE_X60Y74 SLICEM internal 50)
		(primitive_site SLICE_X61Y74 SLICEL internal 45)
	)
	(tile 48 100 INT_X40Y74 INT 1
		(primitive_site TIEOFF_X43Y74 TIEOFF internal 2)
	)
	(tile 48 101 CLBLL_X40Y74 CLBLL 2
		(primitive_site SLICE_X62Y74 SLICEL internal 45)
		(primitive_site SLICE_X63Y74 SLICEL internal 45)
	)
	(tile 48 102 VBRK_X40Y74 VBRK 0
	)
	(tile 48 103 INT_X41Y74 INT 1
		(primitive_site TIEOFF_X44Y74 TIEOFF internal 2)
	)
	(tile 48 104 INT_INTERFACE_X41Y74 INT_INTERFACE 0
	)
	(tile 48 105 RIOI_X41Y74 RIOI 6
		(primitive_site OLOGIC_X2Y74 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y74 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y74 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y75 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y75 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y75 ILOGICE1 internal 28)
	)
	(tile 48 106 RIOB_X41Y74 RIOB 2
		(primitive_site B11 IOBS bonded 13)
		(primitive_site C11 IOBM bonded 13)
	)
	(tile 48 107 VBRK_X41Y74 VBRK 0
	)
	(tile 48 108 INT_X42Y74 INT 1
		(primitive_site TIEOFF_X45Y74 TIEOFF internal 2)
	)
	(tile 48 109 CLBLM_X42Y74 CLBLM 2
		(primitive_site SLICE_X64Y74 SLICEM internal 50)
		(primitive_site SLICE_X65Y74 SLICEL internal 45)
	)
	(tile 48 110 INT_X43Y74 INT 1
		(primitive_site TIEOFF_X46Y74 TIEOFF internal 2)
	)
	(tile 48 111 CLBLL_X43Y74 CLBLL 2
		(primitive_site SLICE_X66Y74 SLICEL internal 45)
		(primitive_site SLICE_X67Y74 SLICEL internal 45)
	)
	(tile 48 112 INT_X44Y74 INT 1
		(primitive_site TIEOFF_X47Y74 TIEOFF internal 2)
	)
	(tile 48 113 INT_INTERFACE_X44Y74 INT_INTERFACE 0
	)
	(tile 48 114 NULL_X114Y78 NULL 0
	)
	(tile 48 115 INT_X45Y74 INT 1
		(primitive_site TIEOFF_X48Y74 TIEOFF internal 2)
	)
	(tile 48 116 CLBLM_X45Y74 CLBLM 2
		(primitive_site SLICE_X68Y74 SLICEM internal 50)
		(primitive_site SLICE_X69Y74 SLICEL internal 45)
	)
	(tile 48 117 INT_X46Y74 INT 1
		(primitive_site TIEOFF_X49Y74 TIEOFF internal 2)
	)
	(tile 48 118 CLBLM_X46Y74 CLBLM 2
		(primitive_site SLICE_X70Y74 SLICEM internal 50)
		(primitive_site SLICE_X71Y74 SLICEL internal 45)
	)
	(tile 48 119 INT_X47Y74 INT 1
		(primitive_site TIEOFF_X50Y74 TIEOFF internal 2)
	)
	(tile 48 120 INT_INTERFACE_X47Y74 INT_INTERFACE 0
	)
	(tile 48 121 NULL_X121Y78 NULL 0
	)
	(tile 48 122 VBRK_X47Y74 VBRK 0
	)
	(tile 48 123 INT_X48Y74 INT 1
		(primitive_site TIEOFF_X52Y74 TIEOFF internal 2)
	)
	(tile 48 124 CLBLM_X48Y74 CLBLM 2
		(primitive_site SLICE_X72Y74 SLICEM internal 50)
		(primitive_site SLICE_X73Y74 SLICEL internal 45)
	)
	(tile 48 125 INT_X49Y74 INT 1
		(primitive_site TIEOFF_X53Y74 TIEOFF internal 2)
	)
	(tile 48 126 CLBLM_X49Y74 CLBLM 2
		(primitive_site SLICE_X74Y74 SLICEM internal 50)
		(primitive_site SLICE_X75Y74 SLICEL internal 45)
	)
	(tile 48 127 INT_X50Y74 INT 1
		(primitive_site TIEOFF_X54Y74 TIEOFF internal 2)
	)
	(tile 48 128 INT_INTERFACE_X50Y74 INT_INTERFACE 0
	)
	(tile 48 129 NULL_X129Y78 NULL 0
	)
	(tile 48 130 INT_X51Y74 INT 1
		(primitive_site TIEOFF_X55Y74 TIEOFF internal 2)
	)
	(tile 48 131 CLBLM_X51Y74 CLBLM 2
		(primitive_site SLICE_X76Y74 SLICEM internal 50)
		(primitive_site SLICE_X77Y74 SLICEL internal 45)
	)
	(tile 48 132 INT_X52Y74 INT 1
		(primitive_site TIEOFF_X56Y74 TIEOFF internal 2)
	)
	(tile 48 133 CLBLM_X52Y74 CLBLM 2
		(primitive_site SLICE_X78Y74 SLICEM internal 50)
		(primitive_site SLICE_X79Y74 SLICEL internal 45)
	)
	(tile 48 134 INT_X53Y74 INT 1
		(primitive_site TIEOFF_X57Y74 TIEOFF internal 2)
	)
	(tile 48 135 INT_INTERFACE_X53Y74 INT_INTERFACE 0
	)
	(tile 48 136 NULL_X136Y78 NULL 0
	)
	(tile 48 137 VBRK_X53Y74 VBRK 0
	)
	(tile 48 138 INT_X54Y74 INT 1
		(primitive_site TIEOFF_X59Y74 TIEOFF internal 2)
	)
	(tile 48 139 CLBLM_X54Y74 CLBLM 2
		(primitive_site SLICE_X80Y74 SLICEM internal 50)
		(primitive_site SLICE_X81Y74 SLICEL internal 45)
	)
	(tile 48 140 INT_X55Y74 INT 1
		(primitive_site TIEOFF_X60Y74 TIEOFF internal 2)
	)
	(tile 48 141 CLBLM_X55Y74 CLBLM 2
		(primitive_site SLICE_X82Y74 SLICEM internal 50)
		(primitive_site SLICE_X83Y74 SLICEL internal 45)
	)
	(tile 48 142 INT_X56Y74 INT 1
		(primitive_site TIEOFF_X61Y74 TIEOFF internal 2)
	)
	(tile 48 143 CLBLM_X56Y74 CLBLM 2
		(primitive_site SLICE_X84Y74 SLICEM internal 50)
		(primitive_site SLICE_X85Y74 SLICEL internal 45)
	)
	(tile 48 144 INT_X57Y74 INT 1
		(primitive_site TIEOFF_X62Y74 TIEOFF internal 2)
	)
	(tile 48 145 CLBLM_X57Y74 CLBLM 2
		(primitive_site SLICE_X86Y74 SLICEM internal 50)
		(primitive_site SLICE_X87Y74 SLICEL internal 45)
	)
	(tile 48 146 INT_X58Y74 INT 1
		(primitive_site TIEOFF_X63Y74 TIEOFF internal 2)
	)
	(tile 48 147 INT_INTERFACE_X58Y74 INT_INTERFACE 0
	)
	(tile 48 148 NULL_X148Y78 NULL 0
	)
	(tile 48 149 VBRK_X58Y74 VBRK 0
	)
	(tile 48 150 INT_X59Y74 INT 1
		(primitive_site TIEOFF_X65Y74 TIEOFF internal 2)
	)
	(tile 48 151 CLBLM_X59Y74 CLBLM 2
		(primitive_site SLICE_X88Y74 SLICEM internal 50)
		(primitive_site SLICE_X89Y74 SLICEL internal 45)
	)
	(tile 48 152 INT_X60Y74 INT 1
		(primitive_site TIEOFF_X66Y74 TIEOFF internal 2)
	)
	(tile 48 153 CLBLM_X60Y74 CLBLM 2
		(primitive_site SLICE_X90Y74 SLICEM internal 50)
		(primitive_site SLICE_X91Y74 SLICEL internal 45)
	)
	(tile 48 154 INT_X61Y74 INT 1
		(primitive_site TIEOFF_X67Y74 TIEOFF internal 2)
	)
	(tile 48 155 INT_INTERFACE_X61Y74 INT_INTERFACE 0
	)
	(tile 48 156 NULL_X156Y78 NULL 0
	)
	(tile 48 157 INT_X62Y74 INT 1
		(primitive_site TIEOFF_X68Y74 TIEOFF internal 2)
	)
	(tile 48 158 CLBLM_X62Y74 CLBLM 2
		(primitive_site SLICE_X92Y74 SLICEM internal 50)
		(primitive_site SLICE_X93Y74 SLICEL internal 45)
	)
	(tile 48 159 INT_X63Y74 INT 1
		(primitive_site TIEOFF_X69Y74 TIEOFF internal 2)
	)
	(tile 48 160 CLBLL_X63Y74 CLBLL 2
		(primitive_site SLICE_X94Y74 SLICEL internal 45)
		(primitive_site SLICE_X95Y74 SLICEL internal 45)
	)
	(tile 48 161 VBRK_X63Y74 VBRK 0
	)
	(tile 48 162 INT_X64Y74 INT 1
		(primitive_site TIEOFF_X70Y74 TIEOFF internal 2)
	)
	(tile 48 163 CLBLM_X64Y74 CLBLM 2
		(primitive_site SLICE_X96Y74 SLICEM internal 50)
		(primitive_site SLICE_X97Y74 SLICEL internal 45)
	)
	(tile 48 164 INT_X65Y74 INT 1
		(primitive_site TIEOFF_X71Y74 TIEOFF internal 2)
	)
	(tile 48 165 CLBLL_X65Y74 CLBLL 2
		(primitive_site SLICE_X98Y74 SLICEL internal 45)
		(primitive_site SLICE_X99Y74 SLICEL internal 45)
	)
	(tile 48 166 INT_X66Y74 INT 1
		(primitive_site TIEOFF_X72Y74 TIEOFF internal 2)
	)
	(tile 48 167 CLBLL_X66Y74 CLBLL 2
		(primitive_site SLICE_X100Y74 SLICEL internal 45)
		(primitive_site SLICE_X101Y74 SLICEL internal 45)
	)
	(tile 48 168 INT_X67Y74 INT 1
		(primitive_site TIEOFF_X73Y74 TIEOFF internal 2)
	)
	(tile 48 169 CLBLM_X67Y74 CLBLM 2
		(primitive_site SLICE_X102Y74 SLICEM internal 50)
		(primitive_site SLICE_X103Y74 SLICEL internal 45)
	)
	(tile 48 170 INT_X68Y74 INT 1
		(primitive_site TIEOFF_X74Y74 TIEOFF internal 2)
	)
	(tile 48 171 CLBLL_X68Y74 CLBLL 2
		(primitive_site SLICE_X104Y74 SLICEL internal 45)
		(primitive_site SLICE_X105Y74 SLICEL internal 45)
	)
	(tile 48 172 INT_X69Y74 INT 1
		(primitive_site TIEOFF_X75Y74 TIEOFF internal 2)
	)
	(tile 48 173 INT_INTERFACE_X69Y74 INT_INTERFACE 0
	)
	(tile 48 174 NULL_X174Y78 NULL 0
	)
	(tile 48 175 INT_X70Y74 INT 1
		(primitive_site TIEOFF_X76Y74 TIEOFF internal 2)
	)
	(tile 48 176 GTX_INT_INTERFACE_X70Y74 GTX_INT_INTERFACE 0
	)
	(tile 48 177 R_TERM_INT_X70Y74 R_TERM_INT 0
	)
	(tile 48 178 NULL_X178Y78 NULL 0
	)
	(tile 49 0 NULL_X0Y77 NULL 0
	)
	(tile 49 1 NULL_X1Y77 NULL 0
	)
	(tile 49 2 L_TERM_INT_X0Y73 L_TERM_INT 0
	)
	(tile 49 3 INT_X0Y73 INT 1
		(primitive_site TIEOFF_X0Y73 TIEOFF internal 2)
	)
	(tile 49 4 IOI_L_INT_INTERFACE_X0Y73 IOI_L_INT_INTERFACE 0
	)
	(tile 49 5 VBRK_X0Y73 VBRK 0
	)
	(tile 49 6 INT_X1Y73 INT 1
		(primitive_site TIEOFF_X1Y73 TIEOFF internal 2)
	)
	(tile 49 7 CLBLM_X1Y73 CLBLM 2
		(primitive_site SLICE_X0Y73 SLICEM internal 50)
		(primitive_site SLICE_X1Y73 SLICEL internal 45)
	)
	(tile 49 8 INT_X2Y73 INT 1
		(primitive_site TIEOFF_X2Y73 TIEOFF internal 2)
	)
	(tile 49 9 CLBLL_X2Y73 CLBLL 2
		(primitive_site SLICE_X2Y73 SLICEL internal 45)
		(primitive_site SLICE_X3Y73 SLICEL internal 45)
	)
	(tile 49 10 INT_X3Y73 INT 1
		(primitive_site TIEOFF_X3Y73 TIEOFF internal 2)
	)
	(tile 49 11 CLBLM_X3Y73 CLBLM 2
		(primitive_site SLICE_X4Y73 SLICEM internal 50)
		(primitive_site SLICE_X5Y73 SLICEL internal 45)
	)
	(tile 49 12 INT_X4Y73 INT 1
		(primitive_site TIEOFF_X4Y73 TIEOFF internal 2)
	)
	(tile 49 13 CLBLL_X4Y73 CLBLL 2
		(primitive_site SLICE_X6Y73 SLICEL internal 45)
		(primitive_site SLICE_X7Y73 SLICEL internal 45)
	)
	(tile 49 14 INT_X5Y73 INT 1
		(primitive_site TIEOFF_X5Y73 TIEOFF internal 2)
	)
	(tile 49 15 INT_INTERFACE_X5Y73 INT_INTERFACE 0
	)
	(tile 49 16 NULL_X16Y77 NULL 0
	)
	(tile 49 17 INT_X6Y73 INT 1
		(primitive_site TIEOFF_X6Y73 TIEOFF internal 2)
	)
	(tile 49 18 CLBLM_X6Y73 CLBLM 2
		(primitive_site SLICE_X8Y73 SLICEM internal 50)
		(primitive_site SLICE_X9Y73 SLICEL internal 45)
	)
	(tile 49 19 INT_X7Y73 INT 1
		(primitive_site TIEOFF_X7Y73 TIEOFF internal 2)
	)
	(tile 49 20 CLBLM_X7Y73 CLBLM 2
		(primitive_site SLICE_X10Y73 SLICEM internal 50)
		(primitive_site SLICE_X11Y73 SLICEL internal 45)
	)
	(tile 49 21 VBRK_X7Y73 VBRK 0
	)
	(tile 49 22 INT_X8Y73 INT 1
		(primitive_site TIEOFF_X8Y73 TIEOFF internal 2)
	)
	(tile 49 23 INT_INTERFACE_X8Y73 INT_INTERFACE 0
	)
	(tile 49 24 NULL_X24Y77 NULL 0
	)
	(tile 49 25 INT_X9Y73 INT 1
		(primitive_site TIEOFF_X10Y73 TIEOFF internal 2)
	)
	(tile 49 26 CLBLM_X9Y73 CLBLM 2
		(primitive_site SLICE_X12Y73 SLICEM internal 50)
		(primitive_site SLICE_X13Y73 SLICEL internal 45)
	)
	(tile 49 27 INT_X10Y73 INT 1
		(primitive_site TIEOFF_X11Y73 TIEOFF internal 2)
	)
	(tile 49 28 CLBLM_X10Y73 CLBLM 2
		(primitive_site SLICE_X14Y73 SLICEM internal 50)
		(primitive_site SLICE_X15Y73 SLICEL internal 45)
	)
	(tile 49 29 INT_X11Y73 INT 1
		(primitive_site TIEOFF_X12Y73 TIEOFF internal 2)
	)
	(tile 49 30 CLBLM_X11Y73 CLBLM 2
		(primitive_site SLICE_X16Y73 SLICEM internal 50)
		(primitive_site SLICE_X17Y73 SLICEL internal 45)
	)
	(tile 49 31 INT_X12Y73 INT 1
		(primitive_site TIEOFF_X13Y73 TIEOFF internal 2)
	)
	(tile 49 32 CLBLM_X12Y73 CLBLM 2
		(primitive_site SLICE_X18Y73 SLICEM internal 50)
		(primitive_site SLICE_X19Y73 SLICEL internal 45)
	)
	(tile 49 33 VBRK_X12Y73 VBRK 0
	)
	(tile 49 34 INT_X13Y73 INT 1
		(primitive_site TIEOFF_X14Y73 TIEOFF internal 2)
	)
	(tile 49 35 INT_INTERFACE_X13Y73 INT_INTERFACE 0
	)
	(tile 49 36 NULL_X36Y77 NULL 0
	)
	(tile 49 37 INT_X14Y73 INT 1
		(primitive_site TIEOFF_X16Y73 TIEOFF internal 2)
	)
	(tile 49 38 CLBLM_X14Y73 CLBLM 2
		(primitive_site SLICE_X20Y73 SLICEM internal 50)
		(primitive_site SLICE_X21Y73 SLICEL internal 45)
	)
	(tile 49 39 INT_X15Y73 INT 1
		(primitive_site TIEOFF_X17Y73 TIEOFF internal 2)
	)
	(tile 49 40 CLBLM_X15Y73 CLBLM 2
		(primitive_site SLICE_X22Y73 SLICEM internal 50)
		(primitive_site SLICE_X23Y73 SLICEL internal 45)
	)
	(tile 49 41 INT_X16Y73 INT 1
		(primitive_site TIEOFF_X18Y73 TIEOFF internal 2)
	)
	(tile 49 42 INT_INTERFACE_X16Y73 INT_INTERFACE 0
	)
	(tile 49 43 NULL_X43Y77 NULL 0
	)
	(tile 49 44 INT_X17Y73 INT 1
		(primitive_site TIEOFF_X19Y73 TIEOFF internal 2)
	)
	(tile 49 45 CLBLM_X17Y73 CLBLM 2
		(primitive_site SLICE_X24Y73 SLICEM internal 50)
		(primitive_site SLICE_X25Y73 SLICEL internal 45)
	)
	(tile 49 46 INT_X18Y73 INT 1
		(primitive_site TIEOFF_X20Y73 TIEOFF internal 2)
	)
	(tile 49 47 CLBLM_X18Y73 CLBLM 2
		(primitive_site SLICE_X26Y73 SLICEM internal 50)
		(primitive_site SLICE_X27Y73 SLICEL internal 45)
	)
	(tile 49 48 VBRK_X18Y73 VBRK 0
	)
	(tile 49 49 INT_X19Y73 INT 1
		(primitive_site TIEOFF_X21Y73 TIEOFF internal 2)
	)
	(tile 49 50 INT_INTERFACE_X19Y73 INT_INTERFACE 0
	)
	(tile 49 51 NULL_X51Y77 NULL 0
	)
	(tile 49 52 INT_X20Y73 INT 1
		(primitive_site TIEOFF_X23Y73 TIEOFF internal 2)
	)
	(tile 49 53 CLBLM_X20Y73 CLBLM 2
		(primitive_site SLICE_X28Y73 SLICEM internal 50)
		(primitive_site SLICE_X29Y73 SLICEL internal 45)
	)
	(tile 49 54 INT_X21Y73 INT 1
		(primitive_site TIEOFF_X24Y73 TIEOFF internal 2)
	)
	(tile 49 55 CLBLM_X21Y73 CLBLM 2
		(primitive_site SLICE_X30Y73 SLICEM internal 50)
		(primitive_site SLICE_X31Y73 SLICEL internal 45)
	)
	(tile 49 56 INT_X22Y73 INT 1
		(primitive_site TIEOFF_X25Y73 TIEOFF internal 2)
	)
	(tile 49 57 INT_INTERFACE_X22Y73 INT_INTERFACE 0
	)
	(tile 49 58 NULL_X58Y77 NULL 0
	)
	(tile 49 59 INT_X23Y73 INT 1
		(primitive_site TIEOFF_X26Y73 TIEOFF internal 2)
	)
	(tile 49 60 CLBLM_X23Y73 CLBLM 2
		(primitive_site SLICE_X32Y73 SLICEM internal 50)
		(primitive_site SLICE_X33Y73 SLICEL internal 45)
	)
	(tile 49 61 INT_X24Y73 INT 1
		(primitive_site TIEOFF_X27Y73 TIEOFF internal 2)
	)
	(tile 49 62 CLBLL_X24Y73 CLBLL 2
		(primitive_site SLICE_X34Y73 SLICEL internal 45)
		(primitive_site SLICE_X35Y73 SLICEL internal 45)
	)
	(tile 49 63 VBRK_X24Y73 VBRK 0
	)
	(tile 49 64 NULL_X64Y77 NULL 0
	)
	(tile 49 65 NULL_X65Y77 NULL 0
	)
	(tile 49 66 INT_X25Y73 INT 1
		(primitive_site TIEOFF_X28Y73 TIEOFF internal 2)
	)
	(tile 49 67 IOI_L_INT_INTERFACE_X25Y73 IOI_L_INT_INTERFACE 0
	)
	(tile 49 68 VBRK_X25Y73 VBRK 0
	)
	(tile 49 69 INT_X26Y73 INT 1
		(primitive_site TIEOFF_X29Y73 TIEOFF internal 2)
	)
	(tile 49 70 CLBLM_X26Y73 CLBLM 2
		(primitive_site SLICE_X36Y73 SLICEM internal 50)
		(primitive_site SLICE_X37Y73 SLICEL internal 45)
	)
	(tile 49 71 INT_X27Y73 INT 1
		(primitive_site TIEOFF_X30Y73 TIEOFF internal 2)
	)
	(tile 49 72 CLBLL_X27Y73 CLBLL 2
		(primitive_site SLICE_X38Y73 SLICEL internal 45)
		(primitive_site SLICE_X39Y73 SLICEL internal 45)
	)
	(tile 49 73 INT_X28Y73 INT 1
		(primitive_site TIEOFF_X31Y73 TIEOFF internal 2)
	)
	(tile 49 74 CLBLM_X28Y73 CLBLM 2
		(primitive_site SLICE_X40Y73 SLICEM internal 50)
		(primitive_site SLICE_X41Y73 SLICEL internal 45)
	)
	(tile 49 75 INT_X29Y73 INT 1
		(primitive_site TIEOFF_X32Y73 TIEOFF internal 2)
	)
	(tile 49 76 CLBLL_X29Y73 CLBLL 2
		(primitive_site SLICE_X42Y73 SLICEL internal 45)
		(primitive_site SLICE_X43Y73 SLICEL internal 45)
	)
	(tile 49 77 VBRK_X29Y73 VBRK 0
	)
	(tile 49 78 CENTER_SPACE2_X78Y77 CENTER_SPACE2 0
	)
	(tile 49 79 CENTER_SPACE1_X79Y77 CENTER_SPACE1 0
	)
	(tile 49 80 CENTER_SPACE2_X80Y77 CENTER_SPACE2 0
	)
	(tile 49 81 CENTER_SPACE1_X81Y77 CENTER_SPACE1 0
	)
	(tile 49 82 CENTER_SPACE2_X82Y77 CENTER_SPACE2 0
	)
	(tile 49 83 CENTER_SPACE1_X83Y77 CENTER_SPACE1 0
	)
	(tile 49 84 CENTER_SPACE2_X84Y77 CENTER_SPACE2 0
	)
	(tile 49 85 CENTER_SPACE1_X85Y77 CENTER_SPACE1 0
	)
	(tile 49 86 CENTER_SPACE2_X86Y77 CENTER_SPACE2 0
	)
	(tile 49 87 CENTER_SPACE1_X87Y77 CENTER_SPACE1 0
	)
	(tile 49 88 CENTER_SPACE2_X88Y77 CENTER_SPACE2 0
	)
	(tile 49 89 NULL_X89Y77 NULL 0
	)
	(tile 49 90 VFRAME_X89Y77 VFRAME 0
	)
	(tile 49 91 INT_X36Y73 INT 1
		(primitive_site TIEOFF_X39Y73 TIEOFF internal 2)
	)
	(tile 49 92 INT_INTERFACE_X36Y73 INT_INTERFACE 0
	)
	(tile 49 93 NULL_X93Y77 NULL 0
	)
	(tile 49 94 INT_X37Y73 INT 1
		(primitive_site TIEOFF_X40Y73 TIEOFF internal 2)
	)
	(tile 49 95 CLBLM_X37Y73 CLBLM 2
		(primitive_site SLICE_X56Y73 SLICEM internal 50)
		(primitive_site SLICE_X57Y73 SLICEL internal 45)
	)
	(tile 49 96 INT_X38Y73 INT 1
		(primitive_site TIEOFF_X41Y73 TIEOFF internal 2)
	)
	(tile 49 97 CLBLL_X38Y73 CLBLL 2
		(primitive_site SLICE_X58Y73 SLICEL internal 45)
		(primitive_site SLICE_X59Y73 SLICEL internal 45)
	)
	(tile 49 98 INT_X39Y73 INT 1
		(primitive_site TIEOFF_X42Y73 TIEOFF internal 2)
	)
	(tile 49 99 CLBLM_X39Y73 CLBLM 2
		(primitive_site SLICE_X60Y73 SLICEM internal 50)
		(primitive_site SLICE_X61Y73 SLICEL internal 45)
	)
	(tile 49 100 INT_X40Y73 INT 1
		(primitive_site TIEOFF_X43Y73 TIEOFF internal 2)
	)
	(tile 49 101 CLBLL_X40Y73 CLBLL 2
		(primitive_site SLICE_X62Y73 SLICEL internal 45)
		(primitive_site SLICE_X63Y73 SLICEL internal 45)
	)
	(tile 49 102 VBRK_X40Y73 VBRK 0
	)
	(tile 49 103 INT_X41Y73 INT 1
		(primitive_site TIEOFF_X44Y73 TIEOFF internal 2)
	)
	(tile 49 104 INT_INTERFACE_X41Y73 INT_INTERFACE 0
	)
	(tile 49 105 NULL_X105Y77 NULL 0
	)
	(tile 49 106 NULL_X106Y77 NULL 0
	)
	(tile 49 107 VBRK_X106Y77 VBRK 0
	)
	(tile 49 108 INT_X42Y73 INT 1
		(primitive_site TIEOFF_X45Y73 TIEOFF internal 2)
	)
	(tile 49 109 CLBLM_X42Y73 CLBLM 2
		(primitive_site SLICE_X64Y73 SLICEM internal 50)
		(primitive_site SLICE_X65Y73 SLICEL internal 45)
	)
	(tile 49 110 INT_X43Y73 INT 1
		(primitive_site TIEOFF_X46Y73 TIEOFF internal 2)
	)
	(tile 49 111 CLBLL_X43Y73 CLBLL 2
		(primitive_site SLICE_X66Y73 SLICEL internal 45)
		(primitive_site SLICE_X67Y73 SLICEL internal 45)
	)
	(tile 49 112 INT_X44Y73 INT 1
		(primitive_site TIEOFF_X47Y73 TIEOFF internal 2)
	)
	(tile 49 113 INT_INTERFACE_X44Y73 INT_INTERFACE 0
	)
	(tile 49 114 NULL_X114Y77 NULL 0
	)
	(tile 49 115 INT_X45Y73 INT 1
		(primitive_site TIEOFF_X48Y73 TIEOFF internal 2)
	)
	(tile 49 116 CLBLM_X45Y73 CLBLM 2
		(primitive_site SLICE_X68Y73 SLICEM internal 50)
		(primitive_site SLICE_X69Y73 SLICEL internal 45)
	)
	(tile 49 117 INT_X46Y73 INT 1
		(primitive_site TIEOFF_X49Y73 TIEOFF internal 2)
	)
	(tile 49 118 CLBLM_X46Y73 CLBLM 2
		(primitive_site SLICE_X70Y73 SLICEM internal 50)
		(primitive_site SLICE_X71Y73 SLICEL internal 45)
	)
	(tile 49 119 INT_X47Y73 INT 1
		(primitive_site TIEOFF_X50Y73 TIEOFF internal 2)
	)
	(tile 49 120 INT_INTERFACE_X47Y73 INT_INTERFACE 0
	)
	(tile 49 121 NULL_X121Y77 NULL 0
	)
	(tile 49 122 VBRK_X47Y73 VBRK 0
	)
	(tile 49 123 INT_X48Y73 INT 1
		(primitive_site TIEOFF_X52Y73 TIEOFF internal 2)
	)
	(tile 49 124 CLBLM_X48Y73 CLBLM 2
		(primitive_site SLICE_X72Y73 SLICEM internal 50)
		(primitive_site SLICE_X73Y73 SLICEL internal 45)
	)
	(tile 49 125 INT_X49Y73 INT 1
		(primitive_site TIEOFF_X53Y73 TIEOFF internal 2)
	)
	(tile 49 126 CLBLM_X49Y73 CLBLM 2
		(primitive_site SLICE_X74Y73 SLICEM internal 50)
		(primitive_site SLICE_X75Y73 SLICEL internal 45)
	)
	(tile 49 127 INT_X50Y73 INT 1
		(primitive_site TIEOFF_X54Y73 TIEOFF internal 2)
	)
	(tile 49 128 INT_INTERFACE_X50Y73 INT_INTERFACE 0
	)
	(tile 49 129 NULL_X129Y77 NULL 0
	)
	(tile 49 130 INT_X51Y73 INT 1
		(primitive_site TIEOFF_X55Y73 TIEOFF internal 2)
	)
	(tile 49 131 CLBLM_X51Y73 CLBLM 2
		(primitive_site SLICE_X76Y73 SLICEM internal 50)
		(primitive_site SLICE_X77Y73 SLICEL internal 45)
	)
	(tile 49 132 INT_X52Y73 INT 1
		(primitive_site TIEOFF_X56Y73 TIEOFF internal 2)
	)
	(tile 49 133 CLBLM_X52Y73 CLBLM 2
		(primitive_site SLICE_X78Y73 SLICEM internal 50)
		(primitive_site SLICE_X79Y73 SLICEL internal 45)
	)
	(tile 49 134 INT_X53Y73 INT 1
		(primitive_site TIEOFF_X57Y73 TIEOFF internal 2)
	)
	(tile 49 135 INT_INTERFACE_X53Y73 INT_INTERFACE 0
	)
	(tile 49 136 NULL_X136Y77 NULL 0
	)
	(tile 49 137 VBRK_X53Y73 VBRK 0
	)
	(tile 49 138 INT_X54Y73 INT 1
		(primitive_site TIEOFF_X59Y73 TIEOFF internal 2)
	)
	(tile 49 139 CLBLM_X54Y73 CLBLM 2
		(primitive_site SLICE_X80Y73 SLICEM internal 50)
		(primitive_site SLICE_X81Y73 SLICEL internal 45)
	)
	(tile 49 140 INT_X55Y73 INT 1
		(primitive_site TIEOFF_X60Y73 TIEOFF internal 2)
	)
	(tile 49 141 CLBLM_X55Y73 CLBLM 2
		(primitive_site SLICE_X82Y73 SLICEM internal 50)
		(primitive_site SLICE_X83Y73 SLICEL internal 45)
	)
	(tile 49 142 INT_X56Y73 INT 1
		(primitive_site TIEOFF_X61Y73 TIEOFF internal 2)
	)
	(tile 49 143 CLBLM_X56Y73 CLBLM 2
		(primitive_site SLICE_X84Y73 SLICEM internal 50)
		(primitive_site SLICE_X85Y73 SLICEL internal 45)
	)
	(tile 49 144 INT_X57Y73 INT 1
		(primitive_site TIEOFF_X62Y73 TIEOFF internal 2)
	)
	(tile 49 145 CLBLM_X57Y73 CLBLM 2
		(primitive_site SLICE_X86Y73 SLICEM internal 50)
		(primitive_site SLICE_X87Y73 SLICEL internal 45)
	)
	(tile 49 146 INT_X58Y73 INT 1
		(primitive_site TIEOFF_X63Y73 TIEOFF internal 2)
	)
	(tile 49 147 INT_INTERFACE_X58Y73 INT_INTERFACE 0
	)
	(tile 49 148 NULL_X148Y77 NULL 0
	)
	(tile 49 149 VBRK_X58Y73 VBRK 0
	)
	(tile 49 150 INT_X59Y73 INT 1
		(primitive_site TIEOFF_X65Y73 TIEOFF internal 2)
	)
	(tile 49 151 CLBLM_X59Y73 CLBLM 2
		(primitive_site SLICE_X88Y73 SLICEM internal 50)
		(primitive_site SLICE_X89Y73 SLICEL internal 45)
	)
	(tile 49 152 INT_X60Y73 INT 1
		(primitive_site TIEOFF_X66Y73 TIEOFF internal 2)
	)
	(tile 49 153 CLBLM_X60Y73 CLBLM 2
		(primitive_site SLICE_X90Y73 SLICEM internal 50)
		(primitive_site SLICE_X91Y73 SLICEL internal 45)
	)
	(tile 49 154 INT_X61Y73 INT 1
		(primitive_site TIEOFF_X67Y73 TIEOFF internal 2)
	)
	(tile 49 155 INT_INTERFACE_X61Y73 INT_INTERFACE 0
	)
	(tile 49 156 NULL_X156Y77 NULL 0
	)
	(tile 49 157 INT_X62Y73 INT 1
		(primitive_site TIEOFF_X68Y73 TIEOFF internal 2)
	)
	(tile 49 158 CLBLM_X62Y73 CLBLM 2
		(primitive_site SLICE_X92Y73 SLICEM internal 50)
		(primitive_site SLICE_X93Y73 SLICEL internal 45)
	)
	(tile 49 159 INT_X63Y73 INT 1
		(primitive_site TIEOFF_X69Y73 TIEOFF internal 2)
	)
	(tile 49 160 CLBLL_X63Y73 CLBLL 2
		(primitive_site SLICE_X94Y73 SLICEL internal 45)
		(primitive_site SLICE_X95Y73 SLICEL internal 45)
	)
	(tile 49 161 VBRK_X63Y73 VBRK 0
	)
	(tile 49 162 INT_X64Y73 INT 1
		(primitive_site TIEOFF_X70Y73 TIEOFF internal 2)
	)
	(tile 49 163 CLBLM_X64Y73 CLBLM 2
		(primitive_site SLICE_X96Y73 SLICEM internal 50)
		(primitive_site SLICE_X97Y73 SLICEL internal 45)
	)
	(tile 49 164 INT_X65Y73 INT 1
		(primitive_site TIEOFF_X71Y73 TIEOFF internal 2)
	)
	(tile 49 165 CLBLL_X65Y73 CLBLL 2
		(primitive_site SLICE_X98Y73 SLICEL internal 45)
		(primitive_site SLICE_X99Y73 SLICEL internal 45)
	)
	(tile 49 166 INT_X66Y73 INT 1
		(primitive_site TIEOFF_X72Y73 TIEOFF internal 2)
	)
	(tile 49 167 CLBLL_X66Y73 CLBLL 2
		(primitive_site SLICE_X100Y73 SLICEL internal 45)
		(primitive_site SLICE_X101Y73 SLICEL internal 45)
	)
	(tile 49 168 INT_X67Y73 INT 1
		(primitive_site TIEOFF_X73Y73 TIEOFF internal 2)
	)
	(tile 49 169 CLBLM_X67Y73 CLBLM 2
		(primitive_site SLICE_X102Y73 SLICEM internal 50)
		(primitive_site SLICE_X103Y73 SLICEL internal 45)
	)
	(tile 49 170 INT_X68Y73 INT 1
		(primitive_site TIEOFF_X74Y73 TIEOFF internal 2)
	)
	(tile 49 171 CLBLL_X68Y73 CLBLL 2
		(primitive_site SLICE_X104Y73 SLICEL internal 45)
		(primitive_site SLICE_X105Y73 SLICEL internal 45)
	)
	(tile 49 172 INT_X69Y73 INT 1
		(primitive_site TIEOFF_X75Y73 TIEOFF internal 2)
	)
	(tile 49 173 INT_INTERFACE_X69Y73 INT_INTERFACE 0
	)
	(tile 49 174 NULL_X174Y77 NULL 0
	)
	(tile 49 175 INT_X70Y73 INT 1
		(primitive_site TIEOFF_X76Y73 TIEOFF internal 2)
	)
	(tile 49 176 GTX_INT_INTERFACE_X70Y73 GTX_INT_INTERFACE 0
	)
	(tile 49 177 R_TERM_INT_X70Y73 R_TERM_INT 0
	)
	(tile 49 178 NULL_X178Y77 NULL 0
	)
	(tile 50 0 LIOB_X0Y72 LIOB 2
		(primitive_site F19 IOBS bonded 13)
		(primitive_site G19 IOBM bonded 13)
	)
	(tile 50 1 LIOI_X0Y72 LIOI 6
		(primitive_site IODELAY_X0Y72 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y72 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y73 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y73 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y73 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y72 OLOGICE1 internal 32)
	)
	(tile 50 2 L_TERM_INT_X0Y72 L_TERM_INT 0
	)
	(tile 50 3 INT_X0Y72 INT 1
		(primitive_site TIEOFF_X0Y72 TIEOFF internal 2)
	)
	(tile 50 4 IOI_L_INT_INTERFACE_X0Y72 IOI_L_INT_INTERFACE 0
	)
	(tile 50 5 VBRK_X0Y72 VBRK 0
	)
	(tile 50 6 INT_X1Y72 INT 1
		(primitive_site TIEOFF_X1Y72 TIEOFF internal 2)
	)
	(tile 50 7 CLBLM_X1Y72 CLBLM 2
		(primitive_site SLICE_X0Y72 SLICEM internal 50)
		(primitive_site SLICE_X1Y72 SLICEL internal 45)
	)
	(tile 50 8 INT_X2Y72 INT 1
		(primitive_site TIEOFF_X2Y72 TIEOFF internal 2)
	)
	(tile 50 9 CLBLL_X2Y72 CLBLL 2
		(primitive_site SLICE_X2Y72 SLICEL internal 45)
		(primitive_site SLICE_X3Y72 SLICEL internal 45)
	)
	(tile 50 10 INT_X3Y72 INT 1
		(primitive_site TIEOFF_X3Y72 TIEOFF internal 2)
	)
	(tile 50 11 CLBLM_X3Y72 CLBLM 2
		(primitive_site SLICE_X4Y72 SLICEM internal 50)
		(primitive_site SLICE_X5Y72 SLICEL internal 45)
	)
	(tile 50 12 INT_X4Y72 INT 1
		(primitive_site TIEOFF_X4Y72 TIEOFF internal 2)
	)
	(tile 50 13 CLBLL_X4Y72 CLBLL 2
		(primitive_site SLICE_X6Y72 SLICEL internal 45)
		(primitive_site SLICE_X7Y72 SLICEL internal 45)
	)
	(tile 50 14 INT_X5Y72 INT 1
		(primitive_site TIEOFF_X5Y72 TIEOFF internal 2)
	)
	(tile 50 15 INT_INTERFACE_X5Y72 INT_INTERFACE 0
	)
	(tile 50 16 NULL_X16Y76 NULL 0
	)
	(tile 50 17 INT_X6Y72 INT 1
		(primitive_site TIEOFF_X6Y72 TIEOFF internal 2)
	)
	(tile 50 18 CLBLM_X6Y72 CLBLM 2
		(primitive_site SLICE_X8Y72 SLICEM internal 50)
		(primitive_site SLICE_X9Y72 SLICEL internal 45)
	)
	(tile 50 19 INT_X7Y72 INT 1
		(primitive_site TIEOFF_X7Y72 TIEOFF internal 2)
	)
	(tile 50 20 CLBLM_X7Y72 CLBLM 2
		(primitive_site SLICE_X10Y72 SLICEM internal 50)
		(primitive_site SLICE_X11Y72 SLICEL internal 45)
	)
	(tile 50 21 VBRK_X7Y72 VBRK 0
	)
	(tile 50 22 INT_X8Y72 INT 1
		(primitive_site TIEOFF_X8Y72 TIEOFF internal 2)
	)
	(tile 50 23 INT_INTERFACE_X8Y72 INT_INTERFACE 0
	)
	(tile 50 24 NULL_X24Y76 NULL 0
	)
	(tile 50 25 INT_X9Y72 INT 1
		(primitive_site TIEOFF_X10Y72 TIEOFF internal 2)
	)
	(tile 50 26 CLBLM_X9Y72 CLBLM 2
		(primitive_site SLICE_X12Y72 SLICEM internal 50)
		(primitive_site SLICE_X13Y72 SLICEL internal 45)
	)
	(tile 50 27 INT_X10Y72 INT 1
		(primitive_site TIEOFF_X11Y72 TIEOFF internal 2)
	)
	(tile 50 28 CLBLM_X10Y72 CLBLM 2
		(primitive_site SLICE_X14Y72 SLICEM internal 50)
		(primitive_site SLICE_X15Y72 SLICEL internal 45)
	)
	(tile 50 29 INT_X11Y72 INT 1
		(primitive_site TIEOFF_X12Y72 TIEOFF internal 2)
	)
	(tile 50 30 CLBLM_X11Y72 CLBLM 2
		(primitive_site SLICE_X16Y72 SLICEM internal 50)
		(primitive_site SLICE_X17Y72 SLICEL internal 45)
	)
	(tile 50 31 INT_X12Y72 INT 1
		(primitive_site TIEOFF_X13Y72 TIEOFF internal 2)
	)
	(tile 50 32 CLBLM_X12Y72 CLBLM 2
		(primitive_site SLICE_X18Y72 SLICEM internal 50)
		(primitive_site SLICE_X19Y72 SLICEL internal 45)
	)
	(tile 50 33 VBRK_X12Y72 VBRK 0
	)
	(tile 50 34 INT_X13Y72 INT 1
		(primitive_site TIEOFF_X14Y72 TIEOFF internal 2)
	)
	(tile 50 35 INT_INTERFACE_X13Y72 INT_INTERFACE 0
	)
	(tile 50 36 NULL_X36Y76 NULL 0
	)
	(tile 50 37 INT_X14Y72 INT 1
		(primitive_site TIEOFF_X16Y72 TIEOFF internal 2)
	)
	(tile 50 38 CLBLM_X14Y72 CLBLM 2
		(primitive_site SLICE_X20Y72 SLICEM internal 50)
		(primitive_site SLICE_X21Y72 SLICEL internal 45)
	)
	(tile 50 39 INT_X15Y72 INT 1
		(primitive_site TIEOFF_X17Y72 TIEOFF internal 2)
	)
	(tile 50 40 CLBLM_X15Y72 CLBLM 2
		(primitive_site SLICE_X22Y72 SLICEM internal 50)
		(primitive_site SLICE_X23Y72 SLICEL internal 45)
	)
	(tile 50 41 INT_X16Y72 INT 1
		(primitive_site TIEOFF_X18Y72 TIEOFF internal 2)
	)
	(tile 50 42 INT_INTERFACE_X16Y72 INT_INTERFACE 0
	)
	(tile 50 43 NULL_X43Y76 NULL 0
	)
	(tile 50 44 INT_X17Y72 INT 1
		(primitive_site TIEOFF_X19Y72 TIEOFF internal 2)
	)
	(tile 50 45 CLBLM_X17Y72 CLBLM 2
		(primitive_site SLICE_X24Y72 SLICEM internal 50)
		(primitive_site SLICE_X25Y72 SLICEL internal 45)
	)
	(tile 50 46 INT_X18Y72 INT 1
		(primitive_site TIEOFF_X20Y72 TIEOFF internal 2)
	)
	(tile 50 47 CLBLM_X18Y72 CLBLM 2
		(primitive_site SLICE_X26Y72 SLICEM internal 50)
		(primitive_site SLICE_X27Y72 SLICEL internal 45)
	)
	(tile 50 48 VBRK_X18Y72 VBRK 0
	)
	(tile 50 49 INT_X19Y72 INT 1
		(primitive_site TIEOFF_X21Y72 TIEOFF internal 2)
	)
	(tile 50 50 INT_INTERFACE_X19Y72 INT_INTERFACE 0
	)
	(tile 50 51 NULL_X51Y76 NULL 0
	)
	(tile 50 52 INT_X20Y72 INT 1
		(primitive_site TIEOFF_X23Y72 TIEOFF internal 2)
	)
	(tile 50 53 CLBLM_X20Y72 CLBLM 2
		(primitive_site SLICE_X28Y72 SLICEM internal 50)
		(primitive_site SLICE_X29Y72 SLICEL internal 45)
	)
	(tile 50 54 INT_X21Y72 INT 1
		(primitive_site TIEOFF_X24Y72 TIEOFF internal 2)
	)
	(tile 50 55 CLBLM_X21Y72 CLBLM 2
		(primitive_site SLICE_X30Y72 SLICEM internal 50)
		(primitive_site SLICE_X31Y72 SLICEL internal 45)
	)
	(tile 50 56 INT_X22Y72 INT 1
		(primitive_site TIEOFF_X25Y72 TIEOFF internal 2)
	)
	(tile 50 57 INT_INTERFACE_X22Y72 INT_INTERFACE 0
	)
	(tile 50 58 NULL_X58Y76 NULL 0
	)
	(tile 50 59 INT_X23Y72 INT 1
		(primitive_site TIEOFF_X26Y72 TIEOFF internal 2)
	)
	(tile 50 60 CLBLM_X23Y72 CLBLM 2
		(primitive_site SLICE_X32Y72 SLICEM internal 50)
		(primitive_site SLICE_X33Y72 SLICEL internal 45)
	)
	(tile 50 61 INT_X24Y72 INT 1
		(primitive_site TIEOFF_X27Y72 TIEOFF internal 2)
	)
	(tile 50 62 CLBLL_X24Y72 CLBLL 2
		(primitive_site SLICE_X34Y72 SLICEL internal 45)
		(primitive_site SLICE_X35Y72 SLICEL internal 45)
	)
	(tile 50 63 VBRK_X24Y72 VBRK 0
	)
	(tile 50 64 LIOB_FT_X25Y72 LIOB_FT 2
		(primitive_site E15 IOBS bonded 13)
		(primitive_site D15 IOBM bonded 13)
	)
	(tile 50 65 LIOI_X25Y72 LIOI 6
		(primitive_site IODELAY_X1Y72 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y72 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y73 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y73 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y73 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y72 OLOGICE1 internal 32)
	)
	(tile 50 66 INT_X25Y72 INT 1
		(primitive_site TIEOFF_X28Y72 TIEOFF internal 2)
	)
	(tile 50 67 IOI_L_INT_INTERFACE_X25Y72 IOI_L_INT_INTERFACE 0
	)
	(tile 50 68 VBRK_X25Y72 VBRK 0
	)
	(tile 50 69 INT_X26Y72 INT 1
		(primitive_site TIEOFF_X29Y72 TIEOFF internal 2)
	)
	(tile 50 70 CLBLM_X26Y72 CLBLM 2
		(primitive_site SLICE_X36Y72 SLICEM internal 50)
		(primitive_site SLICE_X37Y72 SLICEL internal 45)
	)
	(tile 50 71 INT_X27Y72 INT 1
		(primitive_site TIEOFF_X30Y72 TIEOFF internal 2)
	)
	(tile 50 72 CLBLL_X27Y72 CLBLL 2
		(primitive_site SLICE_X38Y72 SLICEL internal 45)
		(primitive_site SLICE_X39Y72 SLICEL internal 45)
	)
	(tile 50 73 INT_X28Y72 INT 1
		(primitive_site TIEOFF_X31Y72 TIEOFF internal 2)
	)
	(tile 50 74 CLBLM_X28Y72 CLBLM 2
		(primitive_site SLICE_X40Y72 SLICEM internal 50)
		(primitive_site SLICE_X41Y72 SLICEL internal 45)
	)
	(tile 50 75 INT_X29Y72 INT 1
		(primitive_site TIEOFF_X32Y72 TIEOFF internal 2)
	)
	(tile 50 76 CLBLL_X29Y72 CLBLL 2
		(primitive_site SLICE_X42Y72 SLICEL internal 45)
		(primitive_site SLICE_X43Y72 SLICEL internal 45)
	)
	(tile 50 77 VBRK_X29Y72 VBRK 0
	)
	(tile 50 78 CENTER_SPACE2_X78Y76 CENTER_SPACE2 0
	)
	(tile 50 79 CENTER_SPACE1_X79Y76 CENTER_SPACE1 0
	)
	(tile 50 80 CENTER_SPACE2_X80Y76 CENTER_SPACE2 0
	)
	(tile 50 81 CENTER_SPACE1_X81Y76 CENTER_SPACE1 0
	)
	(tile 50 82 CENTER_SPACE2_X82Y76 CENTER_SPACE2 0
	)
	(tile 50 83 CENTER_SPACE1_X83Y76 CENTER_SPACE1 0
	)
	(tile 50 84 CENTER_SPACE2_X84Y76 CENTER_SPACE2 0
	)
	(tile 50 85 CENTER_SPACE1_X85Y76 CENTER_SPACE1 0
	)
	(tile 50 86 CENTER_SPACE2_X86Y76 CENTER_SPACE2 0
	)
	(tile 50 87 CENTER_SPACE1_X87Y76 CENTER_SPACE1 0
	)
	(tile 50 88 CENTER_SPACE2_X88Y76 CENTER_SPACE2 0
	)
	(tile 50 89 NULL_X89Y76 NULL 0
	)
	(tile 50 90 VFRAME_X89Y76 VFRAME 0
	)
	(tile 50 91 INT_X36Y72 INT 1
		(primitive_site TIEOFF_X39Y72 TIEOFF internal 2)
	)
	(tile 50 92 INT_INTERFACE_X36Y72 INT_INTERFACE 0
	)
	(tile 50 93 NULL_X93Y76 NULL 0
	)
	(tile 50 94 INT_X37Y72 INT 1
		(primitive_site TIEOFF_X40Y72 TIEOFF internal 2)
	)
	(tile 50 95 CLBLM_X37Y72 CLBLM 2
		(primitive_site SLICE_X56Y72 SLICEM internal 50)
		(primitive_site SLICE_X57Y72 SLICEL internal 45)
	)
	(tile 50 96 INT_X38Y72 INT 1
		(primitive_site TIEOFF_X41Y72 TIEOFF internal 2)
	)
	(tile 50 97 CLBLL_X38Y72 CLBLL 2
		(primitive_site SLICE_X58Y72 SLICEL internal 45)
		(primitive_site SLICE_X59Y72 SLICEL internal 45)
	)
	(tile 50 98 INT_X39Y72 INT 1
		(primitive_site TIEOFF_X42Y72 TIEOFF internal 2)
	)
	(tile 50 99 CLBLM_X39Y72 CLBLM 2
		(primitive_site SLICE_X60Y72 SLICEM internal 50)
		(primitive_site SLICE_X61Y72 SLICEL internal 45)
	)
	(tile 50 100 INT_X40Y72 INT 1
		(primitive_site TIEOFF_X43Y72 TIEOFF internal 2)
	)
	(tile 50 101 CLBLL_X40Y72 CLBLL 2
		(primitive_site SLICE_X62Y72 SLICEL internal 45)
		(primitive_site SLICE_X63Y72 SLICEL internal 45)
	)
	(tile 50 102 VBRK_X40Y72 VBRK 0
	)
	(tile 50 103 INT_X41Y72 INT 1
		(primitive_site TIEOFF_X44Y72 TIEOFF internal 2)
	)
	(tile 50 104 INT_INTERFACE_X41Y72 INT_INTERFACE 0
	)
	(tile 50 105 RIOI_X41Y72 RIOI 6
		(primitive_site OLOGIC_X2Y72 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y72 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y72 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y73 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y73 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y73 ILOGICE1 internal 28)
	)
	(tile 50 106 RIOB_X41Y72 RIOB 2
		(primitive_site B9 IOBS bonded 13)
		(primitive_site A9 IOBM bonded 13)
	)
	(tile 50 107 VBRK_X41Y72 VBRK 0
	)
	(tile 50 108 INT_X42Y72 INT 1
		(primitive_site TIEOFF_X45Y72 TIEOFF internal 2)
	)
	(tile 50 109 CLBLM_X42Y72 CLBLM 2
		(primitive_site SLICE_X64Y72 SLICEM internal 50)
		(primitive_site SLICE_X65Y72 SLICEL internal 45)
	)
	(tile 50 110 INT_X43Y72 INT 1
		(primitive_site TIEOFF_X46Y72 TIEOFF internal 2)
	)
	(tile 50 111 CLBLL_X43Y72 CLBLL 2
		(primitive_site SLICE_X66Y72 SLICEL internal 45)
		(primitive_site SLICE_X67Y72 SLICEL internal 45)
	)
	(tile 50 112 INT_X44Y72 INT 1
		(primitive_site TIEOFF_X47Y72 TIEOFF internal 2)
	)
	(tile 50 113 INT_INTERFACE_X44Y72 INT_INTERFACE 0
	)
	(tile 50 114 NULL_X114Y76 NULL 0
	)
	(tile 50 115 INT_X45Y72 INT 1
		(primitive_site TIEOFF_X48Y72 TIEOFF internal 2)
	)
	(tile 50 116 CLBLM_X45Y72 CLBLM 2
		(primitive_site SLICE_X68Y72 SLICEM internal 50)
		(primitive_site SLICE_X69Y72 SLICEL internal 45)
	)
	(tile 50 117 INT_X46Y72 INT 1
		(primitive_site TIEOFF_X49Y72 TIEOFF internal 2)
	)
	(tile 50 118 CLBLM_X46Y72 CLBLM 2
		(primitive_site SLICE_X70Y72 SLICEM internal 50)
		(primitive_site SLICE_X71Y72 SLICEL internal 45)
	)
	(tile 50 119 INT_X47Y72 INT 1
		(primitive_site TIEOFF_X50Y72 TIEOFF internal 2)
	)
	(tile 50 120 INT_INTERFACE_X47Y72 INT_INTERFACE 0
	)
	(tile 50 121 NULL_X121Y76 NULL 0
	)
	(tile 50 122 VBRK_X47Y72 VBRK 0
	)
	(tile 50 123 INT_X48Y72 INT 1
		(primitive_site TIEOFF_X52Y72 TIEOFF internal 2)
	)
	(tile 50 124 CLBLM_X48Y72 CLBLM 2
		(primitive_site SLICE_X72Y72 SLICEM internal 50)
		(primitive_site SLICE_X73Y72 SLICEL internal 45)
	)
	(tile 50 125 INT_X49Y72 INT 1
		(primitive_site TIEOFF_X53Y72 TIEOFF internal 2)
	)
	(tile 50 126 CLBLM_X49Y72 CLBLM 2
		(primitive_site SLICE_X74Y72 SLICEM internal 50)
		(primitive_site SLICE_X75Y72 SLICEL internal 45)
	)
	(tile 50 127 INT_X50Y72 INT 1
		(primitive_site TIEOFF_X54Y72 TIEOFF internal 2)
	)
	(tile 50 128 INT_INTERFACE_X50Y72 INT_INTERFACE 0
	)
	(tile 50 129 NULL_X129Y76 NULL 0
	)
	(tile 50 130 INT_X51Y72 INT 1
		(primitive_site TIEOFF_X55Y72 TIEOFF internal 2)
	)
	(tile 50 131 CLBLM_X51Y72 CLBLM 2
		(primitive_site SLICE_X76Y72 SLICEM internal 50)
		(primitive_site SLICE_X77Y72 SLICEL internal 45)
	)
	(tile 50 132 INT_X52Y72 INT 1
		(primitive_site TIEOFF_X56Y72 TIEOFF internal 2)
	)
	(tile 50 133 CLBLM_X52Y72 CLBLM 2
		(primitive_site SLICE_X78Y72 SLICEM internal 50)
		(primitive_site SLICE_X79Y72 SLICEL internal 45)
	)
	(tile 50 134 INT_X53Y72 INT 1
		(primitive_site TIEOFF_X57Y72 TIEOFF internal 2)
	)
	(tile 50 135 INT_INTERFACE_X53Y72 INT_INTERFACE 0
	)
	(tile 50 136 NULL_X136Y76 NULL 0
	)
	(tile 50 137 VBRK_X53Y72 VBRK 0
	)
	(tile 50 138 INT_X54Y72 INT 1
		(primitive_site TIEOFF_X59Y72 TIEOFF internal 2)
	)
	(tile 50 139 CLBLM_X54Y72 CLBLM 2
		(primitive_site SLICE_X80Y72 SLICEM internal 50)
		(primitive_site SLICE_X81Y72 SLICEL internal 45)
	)
	(tile 50 140 INT_X55Y72 INT 1
		(primitive_site TIEOFF_X60Y72 TIEOFF internal 2)
	)
	(tile 50 141 CLBLM_X55Y72 CLBLM 2
		(primitive_site SLICE_X82Y72 SLICEM internal 50)
		(primitive_site SLICE_X83Y72 SLICEL internal 45)
	)
	(tile 50 142 INT_X56Y72 INT 1
		(primitive_site TIEOFF_X61Y72 TIEOFF internal 2)
	)
	(tile 50 143 CLBLM_X56Y72 CLBLM 2
		(primitive_site SLICE_X84Y72 SLICEM internal 50)
		(primitive_site SLICE_X85Y72 SLICEL internal 45)
	)
	(tile 50 144 INT_X57Y72 INT 1
		(primitive_site TIEOFF_X62Y72 TIEOFF internal 2)
	)
	(tile 50 145 CLBLM_X57Y72 CLBLM 2
		(primitive_site SLICE_X86Y72 SLICEM internal 50)
		(primitive_site SLICE_X87Y72 SLICEL internal 45)
	)
	(tile 50 146 INT_X58Y72 INT 1
		(primitive_site TIEOFF_X63Y72 TIEOFF internal 2)
	)
	(tile 50 147 INT_INTERFACE_X58Y72 INT_INTERFACE 0
	)
	(tile 50 148 NULL_X148Y76 NULL 0
	)
	(tile 50 149 VBRK_X58Y72 VBRK 0
	)
	(tile 50 150 INT_X59Y72 INT 1
		(primitive_site TIEOFF_X65Y72 TIEOFF internal 2)
	)
	(tile 50 151 CLBLM_X59Y72 CLBLM 2
		(primitive_site SLICE_X88Y72 SLICEM internal 50)
		(primitive_site SLICE_X89Y72 SLICEL internal 45)
	)
	(tile 50 152 INT_X60Y72 INT 1
		(primitive_site TIEOFF_X66Y72 TIEOFF internal 2)
	)
	(tile 50 153 CLBLM_X60Y72 CLBLM 2
		(primitive_site SLICE_X90Y72 SLICEM internal 50)
		(primitive_site SLICE_X91Y72 SLICEL internal 45)
	)
	(tile 50 154 INT_X61Y72 INT 1
		(primitive_site TIEOFF_X67Y72 TIEOFF internal 2)
	)
	(tile 50 155 INT_INTERFACE_X61Y72 INT_INTERFACE 0
	)
	(tile 50 156 NULL_X156Y76 NULL 0
	)
	(tile 50 157 INT_X62Y72 INT 1
		(primitive_site TIEOFF_X68Y72 TIEOFF internal 2)
	)
	(tile 50 158 CLBLM_X62Y72 CLBLM 2
		(primitive_site SLICE_X92Y72 SLICEM internal 50)
		(primitive_site SLICE_X93Y72 SLICEL internal 45)
	)
	(tile 50 159 INT_X63Y72 INT 1
		(primitive_site TIEOFF_X69Y72 TIEOFF internal 2)
	)
	(tile 50 160 CLBLL_X63Y72 CLBLL 2
		(primitive_site SLICE_X94Y72 SLICEL internal 45)
		(primitive_site SLICE_X95Y72 SLICEL internal 45)
	)
	(tile 50 161 VBRK_X63Y72 VBRK 0
	)
	(tile 50 162 INT_X64Y72 INT 1
		(primitive_site TIEOFF_X70Y72 TIEOFF internal 2)
	)
	(tile 50 163 CLBLM_X64Y72 CLBLM 2
		(primitive_site SLICE_X96Y72 SLICEM internal 50)
		(primitive_site SLICE_X97Y72 SLICEL internal 45)
	)
	(tile 50 164 INT_X65Y72 INT 1
		(primitive_site TIEOFF_X71Y72 TIEOFF internal 2)
	)
	(tile 50 165 CLBLL_X65Y72 CLBLL 2
		(primitive_site SLICE_X98Y72 SLICEL internal 45)
		(primitive_site SLICE_X99Y72 SLICEL internal 45)
	)
	(tile 50 166 INT_X66Y72 INT 1
		(primitive_site TIEOFF_X72Y72 TIEOFF internal 2)
	)
	(tile 50 167 CLBLL_X66Y72 CLBLL 2
		(primitive_site SLICE_X100Y72 SLICEL internal 45)
		(primitive_site SLICE_X101Y72 SLICEL internal 45)
	)
	(tile 50 168 INT_X67Y72 INT 1
		(primitive_site TIEOFF_X73Y72 TIEOFF internal 2)
	)
	(tile 50 169 CLBLM_X67Y72 CLBLM 2
		(primitive_site SLICE_X102Y72 SLICEM internal 50)
		(primitive_site SLICE_X103Y72 SLICEL internal 45)
	)
	(tile 50 170 INT_X68Y72 INT 1
		(primitive_site TIEOFF_X74Y72 TIEOFF internal 2)
	)
	(tile 50 171 CLBLL_X68Y72 CLBLL 2
		(primitive_site SLICE_X104Y72 SLICEL internal 45)
		(primitive_site SLICE_X105Y72 SLICEL internal 45)
	)
	(tile 50 172 INT_X69Y72 INT 1
		(primitive_site TIEOFF_X75Y72 TIEOFF internal 2)
	)
	(tile 50 173 INT_INTERFACE_X69Y72 INT_INTERFACE 0
	)
	(tile 50 174 NULL_X174Y76 NULL 0
	)
	(tile 50 175 INT_X70Y72 INT 1
		(primitive_site TIEOFF_X76Y72 TIEOFF internal 2)
	)
	(tile 50 176 GTX_INT_INTERFACE_X70Y72 GTX_INT_INTERFACE 0
	)
	(tile 50 177 R_TERM_INT_X70Y72 R_TERM_INT 0
	)
	(tile 50 178 NULL_X178Y76 NULL 0
	)
	(tile 51 0 NULL_X0Y75 NULL 0
	)
	(tile 51 1 NULL_X1Y75 NULL 0
	)
	(tile 51 2 L_TERM_INT_X0Y71 L_TERM_INT 0
	)
	(tile 51 3 INT_X0Y71 INT 1
		(primitive_site TIEOFF_X0Y71 TIEOFF internal 2)
	)
	(tile 51 4 IOI_L_INT_INTERFACE_X0Y71 IOI_L_INT_INTERFACE 0
	)
	(tile 51 5 VBRK_X0Y71 VBRK 0
	)
	(tile 51 6 INT_X1Y71 INT 1
		(primitive_site TIEOFF_X1Y71 TIEOFF internal 2)
	)
	(tile 51 7 CLBLM_X1Y71 CLBLM 2
		(primitive_site SLICE_X0Y71 SLICEM internal 50)
		(primitive_site SLICE_X1Y71 SLICEL internal 45)
	)
	(tile 51 8 INT_X2Y71 INT 1
		(primitive_site TIEOFF_X2Y71 TIEOFF internal 2)
	)
	(tile 51 9 CLBLL_X2Y71 CLBLL 2
		(primitive_site SLICE_X2Y71 SLICEL internal 45)
		(primitive_site SLICE_X3Y71 SLICEL internal 45)
	)
	(tile 51 10 INT_X3Y71 INT 1
		(primitive_site TIEOFF_X3Y71 TIEOFF internal 2)
	)
	(tile 51 11 CLBLM_X3Y71 CLBLM 2
		(primitive_site SLICE_X4Y71 SLICEM internal 50)
		(primitive_site SLICE_X5Y71 SLICEL internal 45)
	)
	(tile 51 12 INT_X4Y71 INT 1
		(primitive_site TIEOFF_X4Y71 TIEOFF internal 2)
	)
	(tile 51 13 CLBLL_X4Y71 CLBLL 2
		(primitive_site SLICE_X6Y71 SLICEL internal 45)
		(primitive_site SLICE_X7Y71 SLICEL internal 45)
	)
	(tile 51 14 INT_X5Y71 INT 1
		(primitive_site TIEOFF_X5Y71 TIEOFF internal 2)
	)
	(tile 51 15 INT_INTERFACE_X5Y71 INT_INTERFACE 0
	)
	(tile 51 16 NULL_X16Y75 NULL 0
	)
	(tile 51 17 INT_X6Y71 INT 1
		(primitive_site TIEOFF_X6Y71 TIEOFF internal 2)
	)
	(tile 51 18 CLBLM_X6Y71 CLBLM 2
		(primitive_site SLICE_X8Y71 SLICEM internal 50)
		(primitive_site SLICE_X9Y71 SLICEL internal 45)
	)
	(tile 51 19 INT_X7Y71 INT 1
		(primitive_site TIEOFF_X7Y71 TIEOFF internal 2)
	)
	(tile 51 20 CLBLM_X7Y71 CLBLM 2
		(primitive_site SLICE_X10Y71 SLICEM internal 50)
		(primitive_site SLICE_X11Y71 SLICEL internal 45)
	)
	(tile 51 21 VBRK_X7Y71 VBRK 0
	)
	(tile 51 22 INT_X8Y71 INT 1
		(primitive_site TIEOFF_X8Y71 TIEOFF internal 2)
	)
	(tile 51 23 INT_INTERFACE_X8Y71 INT_INTERFACE 0
	)
	(tile 51 24 NULL_X24Y75 NULL 0
	)
	(tile 51 25 INT_X9Y71 INT 1
		(primitive_site TIEOFF_X10Y71 TIEOFF internal 2)
	)
	(tile 51 26 CLBLM_X9Y71 CLBLM 2
		(primitive_site SLICE_X12Y71 SLICEM internal 50)
		(primitive_site SLICE_X13Y71 SLICEL internal 45)
	)
	(tile 51 27 INT_X10Y71 INT 1
		(primitive_site TIEOFF_X11Y71 TIEOFF internal 2)
	)
	(tile 51 28 CLBLM_X10Y71 CLBLM 2
		(primitive_site SLICE_X14Y71 SLICEM internal 50)
		(primitive_site SLICE_X15Y71 SLICEL internal 45)
	)
	(tile 51 29 INT_X11Y71 INT 1
		(primitive_site TIEOFF_X12Y71 TIEOFF internal 2)
	)
	(tile 51 30 CLBLM_X11Y71 CLBLM 2
		(primitive_site SLICE_X16Y71 SLICEM internal 50)
		(primitive_site SLICE_X17Y71 SLICEL internal 45)
	)
	(tile 51 31 INT_X12Y71 INT 1
		(primitive_site TIEOFF_X13Y71 TIEOFF internal 2)
	)
	(tile 51 32 CLBLM_X12Y71 CLBLM 2
		(primitive_site SLICE_X18Y71 SLICEM internal 50)
		(primitive_site SLICE_X19Y71 SLICEL internal 45)
	)
	(tile 51 33 VBRK_X12Y71 VBRK 0
	)
	(tile 51 34 INT_X13Y71 INT 1
		(primitive_site TIEOFF_X14Y71 TIEOFF internal 2)
	)
	(tile 51 35 INT_INTERFACE_X13Y71 INT_INTERFACE 0
	)
	(tile 51 36 NULL_X36Y75 NULL 0
	)
	(tile 51 37 INT_X14Y71 INT 1
		(primitive_site TIEOFF_X16Y71 TIEOFF internal 2)
	)
	(tile 51 38 CLBLM_X14Y71 CLBLM 2
		(primitive_site SLICE_X20Y71 SLICEM internal 50)
		(primitive_site SLICE_X21Y71 SLICEL internal 45)
	)
	(tile 51 39 INT_X15Y71 INT 1
		(primitive_site TIEOFF_X17Y71 TIEOFF internal 2)
	)
	(tile 51 40 CLBLM_X15Y71 CLBLM 2
		(primitive_site SLICE_X22Y71 SLICEM internal 50)
		(primitive_site SLICE_X23Y71 SLICEL internal 45)
	)
	(tile 51 41 INT_X16Y71 INT 1
		(primitive_site TIEOFF_X18Y71 TIEOFF internal 2)
	)
	(tile 51 42 INT_INTERFACE_X16Y71 INT_INTERFACE 0
	)
	(tile 51 43 NULL_X43Y75 NULL 0
	)
	(tile 51 44 INT_X17Y71 INT 1
		(primitive_site TIEOFF_X19Y71 TIEOFF internal 2)
	)
	(tile 51 45 CLBLM_X17Y71 CLBLM 2
		(primitive_site SLICE_X24Y71 SLICEM internal 50)
		(primitive_site SLICE_X25Y71 SLICEL internal 45)
	)
	(tile 51 46 INT_X18Y71 INT 1
		(primitive_site TIEOFF_X20Y71 TIEOFF internal 2)
	)
	(tile 51 47 CLBLM_X18Y71 CLBLM 2
		(primitive_site SLICE_X26Y71 SLICEM internal 50)
		(primitive_site SLICE_X27Y71 SLICEL internal 45)
	)
	(tile 51 48 VBRK_X18Y71 VBRK 0
	)
	(tile 51 49 INT_X19Y71 INT 1
		(primitive_site TIEOFF_X21Y71 TIEOFF internal 2)
	)
	(tile 51 50 INT_INTERFACE_X19Y71 INT_INTERFACE 0
	)
	(tile 51 51 NULL_X51Y75 NULL 0
	)
	(tile 51 52 INT_X20Y71 INT 1
		(primitive_site TIEOFF_X23Y71 TIEOFF internal 2)
	)
	(tile 51 53 CLBLM_X20Y71 CLBLM 2
		(primitive_site SLICE_X28Y71 SLICEM internal 50)
		(primitive_site SLICE_X29Y71 SLICEL internal 45)
	)
	(tile 51 54 INT_X21Y71 INT 1
		(primitive_site TIEOFF_X24Y71 TIEOFF internal 2)
	)
	(tile 51 55 CLBLM_X21Y71 CLBLM 2
		(primitive_site SLICE_X30Y71 SLICEM internal 50)
		(primitive_site SLICE_X31Y71 SLICEL internal 45)
	)
	(tile 51 56 INT_X22Y71 INT 1
		(primitive_site TIEOFF_X25Y71 TIEOFF internal 2)
	)
	(tile 51 57 INT_INTERFACE_X22Y71 INT_INTERFACE 0
	)
	(tile 51 58 NULL_X58Y75 NULL 0
	)
	(tile 51 59 INT_X23Y71 INT 1
		(primitive_site TIEOFF_X26Y71 TIEOFF internal 2)
	)
	(tile 51 60 CLBLM_X23Y71 CLBLM 2
		(primitive_site SLICE_X32Y71 SLICEM internal 50)
		(primitive_site SLICE_X33Y71 SLICEL internal 45)
	)
	(tile 51 61 INT_X24Y71 INT 1
		(primitive_site TIEOFF_X27Y71 TIEOFF internal 2)
	)
	(tile 51 62 CLBLL_X24Y71 CLBLL 2
		(primitive_site SLICE_X34Y71 SLICEL internal 45)
		(primitive_site SLICE_X35Y71 SLICEL internal 45)
	)
	(tile 51 63 VBRK_X24Y71 VBRK 0
	)
	(tile 51 64 NULL_X64Y75 NULL 0
	)
	(tile 51 65 NULL_X65Y75 NULL 0
	)
	(tile 51 66 INT_X25Y71 INT 1
		(primitive_site TIEOFF_X28Y71 TIEOFF internal 2)
	)
	(tile 51 67 IOI_L_INT_INTERFACE_X25Y71 IOI_L_INT_INTERFACE 0
	)
	(tile 51 68 VBRK_X25Y71 VBRK 0
	)
	(tile 51 69 INT_X26Y71 INT 1
		(primitive_site TIEOFF_X29Y71 TIEOFF internal 2)
	)
	(tile 51 70 CLBLM_X26Y71 CLBLM 2
		(primitive_site SLICE_X36Y71 SLICEM internal 50)
		(primitive_site SLICE_X37Y71 SLICEL internal 45)
	)
	(tile 51 71 INT_X27Y71 INT 1
		(primitive_site TIEOFF_X30Y71 TIEOFF internal 2)
	)
	(tile 51 72 CLBLL_X27Y71 CLBLL 2
		(primitive_site SLICE_X38Y71 SLICEL internal 45)
		(primitive_site SLICE_X39Y71 SLICEL internal 45)
	)
	(tile 51 73 INT_X28Y71 INT 1
		(primitive_site TIEOFF_X31Y71 TIEOFF internal 2)
	)
	(tile 51 74 CLBLM_X28Y71 CLBLM 2
		(primitive_site SLICE_X40Y71 SLICEM internal 50)
		(primitive_site SLICE_X41Y71 SLICEL internal 45)
	)
	(tile 51 75 INT_X29Y71 INT 1
		(primitive_site TIEOFF_X32Y71 TIEOFF internal 2)
	)
	(tile 51 76 CLBLL_X29Y71 CLBLL 2
		(primitive_site SLICE_X42Y71 SLICEL internal 45)
		(primitive_site SLICE_X43Y71 SLICEL internal 45)
	)
	(tile 51 77 VBRK_X29Y71 VBRK 0
	)
	(tile 51 78 CENTER_SPACE2_X78Y75 CENTER_SPACE2 0
	)
	(tile 51 79 CENTER_SPACE1_X79Y75 CENTER_SPACE1 0
	)
	(tile 51 80 CENTER_SPACE2_X80Y75 CENTER_SPACE2 0
	)
	(tile 51 81 CENTER_SPACE1_X81Y75 CENTER_SPACE1 0
	)
	(tile 51 82 CENTER_SPACE2_X82Y75 CENTER_SPACE2 0
	)
	(tile 51 83 CENTER_SPACE1_X83Y75 CENTER_SPACE1 0
	)
	(tile 51 84 CENTER_SPACE2_X84Y75 CENTER_SPACE2 0
	)
	(tile 51 85 CENTER_SPACE1_X85Y75 CENTER_SPACE1 0
	)
	(tile 51 86 CENTER_SPACE2_X86Y75 CENTER_SPACE2 0
	)
	(tile 51 87 CENTER_SPACE1_X87Y75 CENTER_SPACE1 0
	)
	(tile 51 88 CENTER_SPACE2_X88Y75 CENTER_SPACE2 0
	)
	(tile 51 89 NULL_X89Y75 NULL 0
	)
	(tile 51 90 VFRAME_X89Y75 VFRAME 0
	)
	(tile 51 91 INT_X36Y71 INT 1
		(primitive_site TIEOFF_X39Y71 TIEOFF internal 2)
	)
	(tile 51 92 INT_INTERFACE_X36Y71 INT_INTERFACE 0
	)
	(tile 51 93 NULL_X93Y75 NULL 0
	)
	(tile 51 94 INT_X37Y71 INT 1
		(primitive_site TIEOFF_X40Y71 TIEOFF internal 2)
	)
	(tile 51 95 CLBLM_X37Y71 CLBLM 2
		(primitive_site SLICE_X56Y71 SLICEM internal 50)
		(primitive_site SLICE_X57Y71 SLICEL internal 45)
	)
	(tile 51 96 INT_X38Y71 INT 1
		(primitive_site TIEOFF_X41Y71 TIEOFF internal 2)
	)
	(tile 51 97 CLBLL_X38Y71 CLBLL 2
		(primitive_site SLICE_X58Y71 SLICEL internal 45)
		(primitive_site SLICE_X59Y71 SLICEL internal 45)
	)
	(tile 51 98 INT_X39Y71 INT 1
		(primitive_site TIEOFF_X42Y71 TIEOFF internal 2)
	)
	(tile 51 99 CLBLM_X39Y71 CLBLM 2
		(primitive_site SLICE_X60Y71 SLICEM internal 50)
		(primitive_site SLICE_X61Y71 SLICEL internal 45)
	)
	(tile 51 100 INT_X40Y71 INT 1
		(primitive_site TIEOFF_X43Y71 TIEOFF internal 2)
	)
	(tile 51 101 CLBLL_X40Y71 CLBLL 2
		(primitive_site SLICE_X62Y71 SLICEL internal 45)
		(primitive_site SLICE_X63Y71 SLICEL internal 45)
	)
	(tile 51 102 VBRK_X40Y71 VBRK 0
	)
	(tile 51 103 INT_X41Y71 INT 1
		(primitive_site TIEOFF_X44Y71 TIEOFF internal 2)
	)
	(tile 51 104 INT_INTERFACE_X41Y71 INT_INTERFACE 0
	)
	(tile 51 105 NULL_X105Y75 NULL 0
	)
	(tile 51 106 NULL_X106Y75 NULL 0
	)
	(tile 51 107 VBRK_X106Y75 VBRK 0
	)
	(tile 51 108 INT_X42Y71 INT 1
		(primitive_site TIEOFF_X45Y71 TIEOFF internal 2)
	)
	(tile 51 109 CLBLM_X42Y71 CLBLM 2
		(primitive_site SLICE_X64Y71 SLICEM internal 50)
		(primitive_site SLICE_X65Y71 SLICEL internal 45)
	)
	(tile 51 110 INT_X43Y71 INT 1
		(primitive_site TIEOFF_X46Y71 TIEOFF internal 2)
	)
	(tile 51 111 CLBLL_X43Y71 CLBLL 2
		(primitive_site SLICE_X66Y71 SLICEL internal 45)
		(primitive_site SLICE_X67Y71 SLICEL internal 45)
	)
	(tile 51 112 INT_X44Y71 INT 1
		(primitive_site TIEOFF_X47Y71 TIEOFF internal 2)
	)
	(tile 51 113 INT_INTERFACE_X44Y71 INT_INTERFACE 0
	)
	(tile 51 114 NULL_X114Y75 NULL 0
	)
	(tile 51 115 INT_X45Y71 INT 1
		(primitive_site TIEOFF_X48Y71 TIEOFF internal 2)
	)
	(tile 51 116 CLBLM_X45Y71 CLBLM 2
		(primitive_site SLICE_X68Y71 SLICEM internal 50)
		(primitive_site SLICE_X69Y71 SLICEL internal 45)
	)
	(tile 51 117 INT_X46Y71 INT 1
		(primitive_site TIEOFF_X49Y71 TIEOFF internal 2)
	)
	(tile 51 118 CLBLM_X46Y71 CLBLM 2
		(primitive_site SLICE_X70Y71 SLICEM internal 50)
		(primitive_site SLICE_X71Y71 SLICEL internal 45)
	)
	(tile 51 119 INT_X47Y71 INT 1
		(primitive_site TIEOFF_X50Y71 TIEOFF internal 2)
	)
	(tile 51 120 INT_INTERFACE_X47Y71 INT_INTERFACE 0
	)
	(tile 51 121 NULL_X121Y75 NULL 0
	)
	(tile 51 122 VBRK_X47Y71 VBRK 0
	)
	(tile 51 123 INT_X48Y71 INT 1
		(primitive_site TIEOFF_X52Y71 TIEOFF internal 2)
	)
	(tile 51 124 CLBLM_X48Y71 CLBLM 2
		(primitive_site SLICE_X72Y71 SLICEM internal 50)
		(primitive_site SLICE_X73Y71 SLICEL internal 45)
	)
	(tile 51 125 INT_X49Y71 INT 1
		(primitive_site TIEOFF_X53Y71 TIEOFF internal 2)
	)
	(tile 51 126 CLBLM_X49Y71 CLBLM 2
		(primitive_site SLICE_X74Y71 SLICEM internal 50)
		(primitive_site SLICE_X75Y71 SLICEL internal 45)
	)
	(tile 51 127 INT_X50Y71 INT 1
		(primitive_site TIEOFF_X54Y71 TIEOFF internal 2)
	)
	(tile 51 128 INT_INTERFACE_X50Y71 INT_INTERFACE 0
	)
	(tile 51 129 NULL_X129Y75 NULL 0
	)
	(tile 51 130 INT_X51Y71 INT 1
		(primitive_site TIEOFF_X55Y71 TIEOFF internal 2)
	)
	(tile 51 131 CLBLM_X51Y71 CLBLM 2
		(primitive_site SLICE_X76Y71 SLICEM internal 50)
		(primitive_site SLICE_X77Y71 SLICEL internal 45)
	)
	(tile 51 132 INT_X52Y71 INT 1
		(primitive_site TIEOFF_X56Y71 TIEOFF internal 2)
	)
	(tile 51 133 CLBLM_X52Y71 CLBLM 2
		(primitive_site SLICE_X78Y71 SLICEM internal 50)
		(primitive_site SLICE_X79Y71 SLICEL internal 45)
	)
	(tile 51 134 INT_X53Y71 INT 1
		(primitive_site TIEOFF_X57Y71 TIEOFF internal 2)
	)
	(tile 51 135 INT_INTERFACE_X53Y71 INT_INTERFACE 0
	)
	(tile 51 136 NULL_X136Y75 NULL 0
	)
	(tile 51 137 VBRK_X53Y71 VBRK 0
	)
	(tile 51 138 INT_X54Y71 INT 1
		(primitive_site TIEOFF_X59Y71 TIEOFF internal 2)
	)
	(tile 51 139 CLBLM_X54Y71 CLBLM 2
		(primitive_site SLICE_X80Y71 SLICEM internal 50)
		(primitive_site SLICE_X81Y71 SLICEL internal 45)
	)
	(tile 51 140 INT_X55Y71 INT 1
		(primitive_site TIEOFF_X60Y71 TIEOFF internal 2)
	)
	(tile 51 141 CLBLM_X55Y71 CLBLM 2
		(primitive_site SLICE_X82Y71 SLICEM internal 50)
		(primitive_site SLICE_X83Y71 SLICEL internal 45)
	)
	(tile 51 142 INT_X56Y71 INT 1
		(primitive_site TIEOFF_X61Y71 TIEOFF internal 2)
	)
	(tile 51 143 CLBLM_X56Y71 CLBLM 2
		(primitive_site SLICE_X84Y71 SLICEM internal 50)
		(primitive_site SLICE_X85Y71 SLICEL internal 45)
	)
	(tile 51 144 INT_X57Y71 INT 1
		(primitive_site TIEOFF_X62Y71 TIEOFF internal 2)
	)
	(tile 51 145 CLBLM_X57Y71 CLBLM 2
		(primitive_site SLICE_X86Y71 SLICEM internal 50)
		(primitive_site SLICE_X87Y71 SLICEL internal 45)
	)
	(tile 51 146 INT_X58Y71 INT 1
		(primitive_site TIEOFF_X63Y71 TIEOFF internal 2)
	)
	(tile 51 147 INT_INTERFACE_X58Y71 INT_INTERFACE 0
	)
	(tile 51 148 NULL_X148Y75 NULL 0
	)
	(tile 51 149 VBRK_X58Y71 VBRK 0
	)
	(tile 51 150 INT_X59Y71 INT 1
		(primitive_site TIEOFF_X65Y71 TIEOFF internal 2)
	)
	(tile 51 151 CLBLM_X59Y71 CLBLM 2
		(primitive_site SLICE_X88Y71 SLICEM internal 50)
		(primitive_site SLICE_X89Y71 SLICEL internal 45)
	)
	(tile 51 152 INT_X60Y71 INT 1
		(primitive_site TIEOFF_X66Y71 TIEOFF internal 2)
	)
	(tile 51 153 CLBLM_X60Y71 CLBLM 2
		(primitive_site SLICE_X90Y71 SLICEM internal 50)
		(primitive_site SLICE_X91Y71 SLICEL internal 45)
	)
	(tile 51 154 INT_X61Y71 INT 1
		(primitive_site TIEOFF_X67Y71 TIEOFF internal 2)
	)
	(tile 51 155 INT_INTERFACE_X61Y71 INT_INTERFACE 0
	)
	(tile 51 156 NULL_X156Y75 NULL 0
	)
	(tile 51 157 INT_X62Y71 INT 1
		(primitive_site TIEOFF_X68Y71 TIEOFF internal 2)
	)
	(tile 51 158 CLBLM_X62Y71 CLBLM 2
		(primitive_site SLICE_X92Y71 SLICEM internal 50)
		(primitive_site SLICE_X93Y71 SLICEL internal 45)
	)
	(tile 51 159 INT_X63Y71 INT 1
		(primitive_site TIEOFF_X69Y71 TIEOFF internal 2)
	)
	(tile 51 160 CLBLL_X63Y71 CLBLL 2
		(primitive_site SLICE_X94Y71 SLICEL internal 45)
		(primitive_site SLICE_X95Y71 SLICEL internal 45)
	)
	(tile 51 161 VBRK_X63Y71 VBRK 0
	)
	(tile 51 162 INT_X64Y71 INT 1
		(primitive_site TIEOFF_X70Y71 TIEOFF internal 2)
	)
	(tile 51 163 CLBLM_X64Y71 CLBLM 2
		(primitive_site SLICE_X96Y71 SLICEM internal 50)
		(primitive_site SLICE_X97Y71 SLICEL internal 45)
	)
	(tile 51 164 INT_X65Y71 INT 1
		(primitive_site TIEOFF_X71Y71 TIEOFF internal 2)
	)
	(tile 51 165 CLBLL_X65Y71 CLBLL 2
		(primitive_site SLICE_X98Y71 SLICEL internal 45)
		(primitive_site SLICE_X99Y71 SLICEL internal 45)
	)
	(tile 51 166 INT_X66Y71 INT 1
		(primitive_site TIEOFF_X72Y71 TIEOFF internal 2)
	)
	(tile 51 167 CLBLL_X66Y71 CLBLL 2
		(primitive_site SLICE_X100Y71 SLICEL internal 45)
		(primitive_site SLICE_X101Y71 SLICEL internal 45)
	)
	(tile 51 168 INT_X67Y71 INT 1
		(primitive_site TIEOFF_X73Y71 TIEOFF internal 2)
	)
	(tile 51 169 CLBLM_X67Y71 CLBLM 2
		(primitive_site SLICE_X102Y71 SLICEM internal 50)
		(primitive_site SLICE_X103Y71 SLICEL internal 45)
	)
	(tile 51 170 INT_X68Y71 INT 1
		(primitive_site TIEOFF_X74Y71 TIEOFF internal 2)
	)
	(tile 51 171 CLBLL_X68Y71 CLBLL 2
		(primitive_site SLICE_X104Y71 SLICEL internal 45)
		(primitive_site SLICE_X105Y71 SLICEL internal 45)
	)
	(tile 51 172 INT_X69Y71 INT 1
		(primitive_site TIEOFF_X75Y71 TIEOFF internal 2)
	)
	(tile 51 173 INT_INTERFACE_X69Y71 INT_INTERFACE 0
	)
	(tile 51 174 NULL_X174Y75 NULL 0
	)
	(tile 51 175 INT_X70Y71 INT 1
		(primitive_site TIEOFF_X76Y71 TIEOFF internal 2)
	)
	(tile 51 176 GTX_INT_INTERFACE_X70Y71 GTX_INT_INTERFACE 0
	)
	(tile 51 177 R_TERM_INT_X70Y71 R_TERM_INT 0
	)
	(tile 51 178 NULL_X178Y75 NULL 0
	)
	(tile 52 0 LIOB_X0Y70 LIOB 2
		(primitive_site J17 IOBS bonded 13)
		(primitive_site J18 IOBM bonded 13)
	)
	(tile 52 1 LIOI_X0Y70 LIOI 6
		(primitive_site IODELAY_X0Y70 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y70 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y71 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y71 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y71 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y70 OLOGICE1 internal 32)
	)
	(tile 52 2 L_TERM_INT_X0Y70 L_TERM_INT 0
	)
	(tile 52 3 INT_X0Y70 INT 1
		(primitive_site TIEOFF_X0Y70 TIEOFF internal 2)
	)
	(tile 52 4 IOI_L_INT_INTERFACE_X0Y70 IOI_L_INT_INTERFACE 0
	)
	(tile 52 5 VBRK_X0Y70 VBRK 0
	)
	(tile 52 6 INT_X1Y70 INT 1
		(primitive_site TIEOFF_X1Y70 TIEOFF internal 2)
	)
	(tile 52 7 CLBLM_X1Y70 CLBLM 2
		(primitive_site SLICE_X0Y70 SLICEM internal 50)
		(primitive_site SLICE_X1Y70 SLICEL internal 45)
	)
	(tile 52 8 INT_X2Y70 INT 1
		(primitive_site TIEOFF_X2Y70 TIEOFF internal 2)
	)
	(tile 52 9 CLBLL_X2Y70 CLBLL 2
		(primitive_site SLICE_X2Y70 SLICEL internal 45)
		(primitive_site SLICE_X3Y70 SLICEL internal 45)
	)
	(tile 52 10 INT_X3Y70 INT 1
		(primitive_site TIEOFF_X3Y70 TIEOFF internal 2)
	)
	(tile 52 11 CLBLM_X3Y70 CLBLM 2
		(primitive_site SLICE_X4Y70 SLICEM internal 50)
		(primitive_site SLICE_X5Y70 SLICEL internal 45)
	)
	(tile 52 12 INT_X4Y70 INT 1
		(primitive_site TIEOFF_X4Y70 TIEOFF internal 2)
	)
	(tile 52 13 CLBLL_X4Y70 CLBLL 2
		(primitive_site SLICE_X6Y70 SLICEL internal 45)
		(primitive_site SLICE_X7Y70 SLICEL internal 45)
	)
	(tile 52 14 INT_X5Y70 INT 1
		(primitive_site TIEOFF_X5Y70 TIEOFF internal 2)
	)
	(tile 52 15 INT_INTERFACE_X5Y70 INT_INTERFACE 0
	)
	(tile 52 16 BRAM_X5Y70 BRAM 3
		(primitive_site RAMB18_X0Y28 FIFO18E1 internal 158)
		(primitive_site RAMB18_X0Y29 RAMB18E1 internal 158)
		(primitive_site RAMB36_X0Y14 RAMBFIFO36E1 internal 356)
	)
	(tile 52 17 INT_X6Y70 INT 1
		(primitive_site TIEOFF_X6Y70 TIEOFF internal 2)
	)
	(tile 52 18 CLBLM_X6Y70 CLBLM 2
		(primitive_site SLICE_X8Y70 SLICEM internal 50)
		(primitive_site SLICE_X9Y70 SLICEL internal 45)
	)
	(tile 52 19 INT_X7Y70 INT 1
		(primitive_site TIEOFF_X7Y70 TIEOFF internal 2)
	)
	(tile 52 20 CLBLM_X7Y70 CLBLM 2
		(primitive_site SLICE_X10Y70 SLICEM internal 50)
		(primitive_site SLICE_X11Y70 SLICEL internal 45)
	)
	(tile 52 21 VBRK_X7Y70 VBRK 0
	)
	(tile 52 22 INT_X8Y70 INT 1
		(primitive_site TIEOFF_X8Y70 TIEOFF internal 2)
	)
	(tile 52 23 INT_INTERFACE_X8Y70 INT_INTERFACE 0
	)
	(tile 52 24 DSP_X8Y70 DSP 3
		(primitive_site DSP48_X0Y28 DSP48E1 internal 417)
		(primitive_site DSP48_X0Y29 DSP48E1 internal 417)
		(primitive_site TIEOFF_X9Y70 TIEOFF internal 2)
	)
	(tile 52 25 INT_X9Y70 INT 1
		(primitive_site TIEOFF_X10Y70 TIEOFF internal 2)
	)
	(tile 52 26 CLBLM_X9Y70 CLBLM 2
		(primitive_site SLICE_X12Y70 SLICEM internal 50)
		(primitive_site SLICE_X13Y70 SLICEL internal 45)
	)
	(tile 52 27 INT_X10Y70 INT 1
		(primitive_site TIEOFF_X11Y70 TIEOFF internal 2)
	)
	(tile 52 28 CLBLM_X10Y70 CLBLM 2
		(primitive_site SLICE_X14Y70 SLICEM internal 50)
		(primitive_site SLICE_X15Y70 SLICEL internal 45)
	)
	(tile 52 29 INT_X11Y70 INT 1
		(primitive_site TIEOFF_X12Y70 TIEOFF internal 2)
	)
	(tile 52 30 CLBLM_X11Y70 CLBLM 2
		(primitive_site SLICE_X16Y70 SLICEM internal 50)
		(primitive_site SLICE_X17Y70 SLICEL internal 45)
	)
	(tile 52 31 INT_X12Y70 INT 1
		(primitive_site TIEOFF_X13Y70 TIEOFF internal 2)
	)
	(tile 52 32 CLBLM_X12Y70 CLBLM 2
		(primitive_site SLICE_X18Y70 SLICEM internal 50)
		(primitive_site SLICE_X19Y70 SLICEL internal 45)
	)
	(tile 52 33 VBRK_X12Y70 VBRK 0
	)
	(tile 52 34 INT_X13Y70 INT 1
		(primitive_site TIEOFF_X14Y70 TIEOFF internal 2)
	)
	(tile 52 35 INT_INTERFACE_X13Y70 INT_INTERFACE 0
	)
	(tile 52 36 DSP_X13Y70 DSP 3
		(primitive_site DSP48_X1Y28 DSP48E1 internal 417)
		(primitive_site DSP48_X1Y29 DSP48E1 internal 417)
		(primitive_site TIEOFF_X15Y70 TIEOFF internal 2)
	)
	(tile 52 37 INT_X14Y70 INT 1
		(primitive_site TIEOFF_X16Y70 TIEOFF internal 2)
	)
	(tile 52 38 CLBLM_X14Y70 CLBLM 2
		(primitive_site SLICE_X20Y70 SLICEM internal 50)
		(primitive_site SLICE_X21Y70 SLICEL internal 45)
	)
	(tile 52 39 INT_X15Y70 INT 1
		(primitive_site TIEOFF_X17Y70 TIEOFF internal 2)
	)
	(tile 52 40 CLBLM_X15Y70 CLBLM 2
		(primitive_site SLICE_X22Y70 SLICEM internal 50)
		(primitive_site SLICE_X23Y70 SLICEL internal 45)
	)
	(tile 52 41 INT_X16Y70 INT 1
		(primitive_site TIEOFF_X18Y70 TIEOFF internal 2)
	)
	(tile 52 42 INT_INTERFACE_X16Y70 INT_INTERFACE 0
	)
	(tile 52 43 BRAM_X16Y70 BRAM 3
		(primitive_site RAMB18_X1Y28 FIFO18E1 internal 158)
		(primitive_site RAMB18_X1Y29 RAMB18E1 internal 158)
		(primitive_site RAMB36_X1Y14 RAMBFIFO36E1 internal 356)
	)
	(tile 52 44 INT_X17Y70 INT 1
		(primitive_site TIEOFF_X19Y70 TIEOFF internal 2)
	)
	(tile 52 45 CLBLM_X17Y70 CLBLM 2
		(primitive_site SLICE_X24Y70 SLICEM internal 50)
		(primitive_site SLICE_X25Y70 SLICEL internal 45)
	)
	(tile 52 46 INT_X18Y70 INT 1
		(primitive_site TIEOFF_X20Y70 TIEOFF internal 2)
	)
	(tile 52 47 CLBLM_X18Y70 CLBLM 2
		(primitive_site SLICE_X26Y70 SLICEM internal 50)
		(primitive_site SLICE_X27Y70 SLICEL internal 45)
	)
	(tile 52 48 VBRK_X18Y70 VBRK 0
	)
	(tile 52 49 INT_X19Y70 INT 1
		(primitive_site TIEOFF_X21Y70 TIEOFF internal 2)
	)
	(tile 52 50 INT_INTERFACE_X19Y70 INT_INTERFACE 0
	)
	(tile 52 51 DSP_X19Y70 DSP 3
		(primitive_site DSP48_X2Y28 DSP48E1 internal 417)
		(primitive_site DSP48_X2Y29 DSP48E1 internal 417)
		(primitive_site TIEOFF_X22Y70 TIEOFF internal 2)
	)
	(tile 52 52 INT_X20Y70 INT 1
		(primitive_site TIEOFF_X23Y70 TIEOFF internal 2)
	)
	(tile 52 53 CLBLM_X20Y70 CLBLM 2
		(primitive_site SLICE_X28Y70 SLICEM internal 50)
		(primitive_site SLICE_X29Y70 SLICEL internal 45)
	)
	(tile 52 54 INT_X21Y70 INT 1
		(primitive_site TIEOFF_X24Y70 TIEOFF internal 2)
	)
	(tile 52 55 CLBLM_X21Y70 CLBLM 2
		(primitive_site SLICE_X30Y70 SLICEM internal 50)
		(primitive_site SLICE_X31Y70 SLICEL internal 45)
	)
	(tile 52 56 INT_X22Y70 INT 1
		(primitive_site TIEOFF_X25Y70 TIEOFF internal 2)
	)
	(tile 52 57 INT_INTERFACE_X22Y70 INT_INTERFACE 0
	)
	(tile 52 58 BRAM_X22Y70 BRAM 3
		(primitive_site RAMB18_X2Y28 FIFO18E1 internal 158)
		(primitive_site RAMB18_X2Y29 RAMB18E1 internal 158)
		(primitive_site RAMB36_X2Y14 RAMBFIFO36E1 internal 356)
	)
	(tile 52 59 INT_X23Y70 INT 1
		(primitive_site TIEOFF_X26Y70 TIEOFF internal 2)
	)
	(tile 52 60 CLBLM_X23Y70 CLBLM 2
		(primitive_site SLICE_X32Y70 SLICEM internal 50)
		(primitive_site SLICE_X33Y70 SLICEL internal 45)
	)
	(tile 52 61 INT_X24Y70 INT 1
		(primitive_site TIEOFF_X27Y70 TIEOFF internal 2)
	)
	(tile 52 62 CLBLL_X24Y70 CLBLL 2
		(primitive_site SLICE_X34Y70 SLICEL internal 45)
		(primitive_site SLICE_X35Y70 SLICEL internal 45)
	)
	(tile 52 63 VBRK_X24Y70 VBRK 0
	)
	(tile 52 64 LIOB_FT_X25Y70 LIOB_FT 2
		(primitive_site G13 IOBS bonded 13)
		(primitive_site F13 IOBM bonded 13)
	)
	(tile 52 65 LIOI_X25Y70 LIOI 6
		(primitive_site IODELAY_X1Y70 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y70 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y71 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y71 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y71 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y70 OLOGICE1 internal 32)
	)
	(tile 52 66 INT_X25Y70 INT 1
		(primitive_site TIEOFF_X28Y70 TIEOFF internal 2)
	)
	(tile 52 67 IOI_L_INT_INTERFACE_X25Y70 IOI_L_INT_INTERFACE 0
	)
	(tile 52 68 VBRK_X25Y70 VBRK 0
	)
	(tile 52 69 INT_X26Y70 INT 1
		(primitive_site TIEOFF_X29Y70 TIEOFF internal 2)
	)
	(tile 52 70 CLBLM_X26Y70 CLBLM 2
		(primitive_site SLICE_X36Y70 SLICEM internal 50)
		(primitive_site SLICE_X37Y70 SLICEL internal 45)
	)
	(tile 52 71 INT_X27Y70 INT 1
		(primitive_site TIEOFF_X30Y70 TIEOFF internal 2)
	)
	(tile 52 72 CLBLL_X27Y70 CLBLL 2
		(primitive_site SLICE_X38Y70 SLICEL internal 45)
		(primitive_site SLICE_X39Y70 SLICEL internal 45)
	)
	(tile 52 73 INT_X28Y70 INT 1
		(primitive_site TIEOFF_X31Y70 TIEOFF internal 2)
	)
	(tile 52 74 CLBLM_X28Y70 CLBLM 2
		(primitive_site SLICE_X40Y70 SLICEM internal 50)
		(primitive_site SLICE_X41Y70 SLICEL internal 45)
	)
	(tile 52 75 INT_X29Y70 INT 1
		(primitive_site TIEOFF_X32Y70 TIEOFF internal 2)
	)
	(tile 52 76 CLBLL_X29Y70 CLBLL 2
		(primitive_site SLICE_X42Y70 SLICEL internal 45)
		(primitive_site SLICE_X43Y70 SLICEL internal 45)
	)
	(tile 52 77 VBRK_X29Y70 VBRK 0
	)
	(tile 52 78 CENTER_SPACE2_X78Y74 CENTER_SPACE2 0
	)
	(tile 52 79 CENTER_SPACE1_X79Y74 CENTER_SPACE1 0
	)
	(tile 52 80 CENTER_SPACE2_X80Y74 CENTER_SPACE2 0
	)
	(tile 52 81 CENTER_SPACE1_X81Y74 CENTER_SPACE1 0
	)
	(tile 52 82 CENTER_SPACE2_X82Y74 CENTER_SPACE2 0
	)
	(tile 52 83 CENTER_SPACE1_X83Y74 CENTER_SPACE1 0
	)
	(tile 52 84 CENTER_SPACE2_X84Y74 CENTER_SPACE2 0
	)
	(tile 52 85 CENTER_SPACE1_X85Y74 CENTER_SPACE1 0
	)
	(tile 52 86 CENTER_SPACE2_X86Y74 CENTER_SPACE2 0
	)
	(tile 52 87 CENTER_SPACE1_X87Y74 CENTER_SPACE1 0
	)
	(tile 52 88 CENTER_SPACE2_X88Y74 CENTER_SPACE2 0
	)
	(tile 52 89 CFG_CENTER_3_X88Y74 CFG_CENTER_3 1
		(primitive_site PMV_X0Y1 PMV internal 10)
	)
	(tile 52 90 VFRAME_X88Y74 VFRAME 0
	)
	(tile 52 91 INT_X36Y70 INT 1
		(primitive_site TIEOFF_X39Y70 TIEOFF internal 2)
	)
	(tile 52 92 INT_INTERFACE_X36Y70 INT_INTERFACE 0
	)
	(tile 52 93 NULL_X93Y74 NULL 0
	)
	(tile 52 94 INT_X37Y70 INT 1
		(primitive_site TIEOFF_X40Y70 TIEOFF internal 2)
	)
	(tile 52 95 CLBLM_X37Y70 CLBLM 2
		(primitive_site SLICE_X56Y70 SLICEM internal 50)
		(primitive_site SLICE_X57Y70 SLICEL internal 45)
	)
	(tile 52 96 INT_X38Y70 INT 1
		(primitive_site TIEOFF_X41Y70 TIEOFF internal 2)
	)
	(tile 52 97 CLBLL_X38Y70 CLBLL 2
		(primitive_site SLICE_X58Y70 SLICEL internal 45)
		(primitive_site SLICE_X59Y70 SLICEL internal 45)
	)
	(tile 52 98 INT_X39Y70 INT 1
		(primitive_site TIEOFF_X42Y70 TIEOFF internal 2)
	)
	(tile 52 99 CLBLM_X39Y70 CLBLM 2
		(primitive_site SLICE_X60Y70 SLICEM internal 50)
		(primitive_site SLICE_X61Y70 SLICEL internal 45)
	)
	(tile 52 100 INT_X40Y70 INT 1
		(primitive_site TIEOFF_X43Y70 TIEOFF internal 2)
	)
	(tile 52 101 CLBLL_X40Y70 CLBLL 2
		(primitive_site SLICE_X62Y70 SLICEL internal 45)
		(primitive_site SLICE_X63Y70 SLICEL internal 45)
	)
	(tile 52 102 VBRK_X40Y70 VBRK 0
	)
	(tile 52 103 INT_X41Y70 INT 1
		(primitive_site TIEOFF_X44Y70 TIEOFF internal 2)
	)
	(tile 52 104 INT_INTERFACE_X41Y70 INT_INTERFACE 0
	)
	(tile 52 105 RIOI_X41Y70 RIOI 6
		(primitive_site OLOGIC_X2Y70 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y70 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y70 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y71 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y71 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y71 ILOGICE1 internal 28)
	)
	(tile 52 106 RIOB_X41Y70 RIOB 2
		(primitive_site E10 IOBS bonded 13)
		(primitive_site D10 IOBM bonded 13)
	)
	(tile 52 107 VBRK_X41Y70 VBRK 0
	)
	(tile 52 108 INT_X42Y70 INT 1
		(primitive_site TIEOFF_X45Y70 TIEOFF internal 2)
	)
	(tile 52 109 CLBLM_X42Y70 CLBLM 2
		(primitive_site SLICE_X64Y70 SLICEM internal 50)
		(primitive_site SLICE_X65Y70 SLICEL internal 45)
	)
	(tile 52 110 INT_X43Y70 INT 1
		(primitive_site TIEOFF_X46Y70 TIEOFF internal 2)
	)
	(tile 52 111 CLBLL_X43Y70 CLBLL 2
		(primitive_site SLICE_X66Y70 SLICEL internal 45)
		(primitive_site SLICE_X67Y70 SLICEL internal 45)
	)
	(tile 52 112 INT_X44Y70 INT 1
		(primitive_site TIEOFF_X47Y70 TIEOFF internal 2)
	)
	(tile 52 113 INT_INTERFACE_X44Y70 INT_INTERFACE 0
	)
	(tile 52 114 BRAM_X44Y70 BRAM 3
		(primitive_site RAMB18_X3Y28 FIFO18E1 internal 158)
		(primitive_site RAMB18_X3Y29 RAMB18E1 internal 158)
		(primitive_site RAMB36_X3Y14 RAMBFIFO36E1 internal 356)
	)
	(tile 52 115 INT_X45Y70 INT 1
		(primitive_site TIEOFF_X48Y70 TIEOFF internal 2)
	)
	(tile 52 116 CLBLM_X45Y70 CLBLM 2
		(primitive_site SLICE_X68Y70 SLICEM internal 50)
		(primitive_site SLICE_X69Y70 SLICEL internal 45)
	)
	(tile 52 117 INT_X46Y70 INT 1
		(primitive_site TIEOFF_X49Y70 TIEOFF internal 2)
	)
	(tile 52 118 CLBLM_X46Y70 CLBLM 2
		(primitive_site SLICE_X70Y70 SLICEM internal 50)
		(primitive_site SLICE_X71Y70 SLICEL internal 45)
	)
	(tile 52 119 INT_X47Y70 INT 1
		(primitive_site TIEOFF_X50Y70 TIEOFF internal 2)
	)
	(tile 52 120 INT_INTERFACE_X47Y70 INT_INTERFACE 0
	)
	(tile 52 121 DSP_X47Y70 DSP 3
		(primitive_site DSP48_X3Y28 DSP48E1 internal 417)
		(primitive_site DSP48_X3Y29 DSP48E1 internal 417)
		(primitive_site TIEOFF_X51Y70 TIEOFF internal 2)
	)
	(tile 52 122 VBRK_X47Y70 VBRK 0
	)
	(tile 52 123 INT_X48Y70 INT 1
		(primitive_site TIEOFF_X52Y70 TIEOFF internal 2)
	)
	(tile 52 124 CLBLM_X48Y70 CLBLM 2
		(primitive_site SLICE_X72Y70 SLICEM internal 50)
		(primitive_site SLICE_X73Y70 SLICEL internal 45)
	)
	(tile 52 125 INT_X49Y70 INT 1
		(primitive_site TIEOFF_X53Y70 TIEOFF internal 2)
	)
	(tile 52 126 CLBLM_X49Y70 CLBLM 2
		(primitive_site SLICE_X74Y70 SLICEM internal 50)
		(primitive_site SLICE_X75Y70 SLICEL internal 45)
	)
	(tile 52 127 INT_X50Y70 INT 1
		(primitive_site TIEOFF_X54Y70 TIEOFF internal 2)
	)
	(tile 52 128 INT_INTERFACE_X50Y70 INT_INTERFACE 0
	)
	(tile 52 129 BRAM_X50Y70 BRAM 3
		(primitive_site RAMB18_X4Y28 FIFO18E1 internal 158)
		(primitive_site RAMB18_X4Y29 RAMB18E1 internal 158)
		(primitive_site RAMB36_X4Y14 RAMBFIFO36E1 internal 356)
	)
	(tile 52 130 INT_X51Y70 INT 1
		(primitive_site TIEOFF_X55Y70 TIEOFF internal 2)
	)
	(tile 52 131 CLBLM_X51Y70 CLBLM 2
		(primitive_site SLICE_X76Y70 SLICEM internal 50)
		(primitive_site SLICE_X77Y70 SLICEL internal 45)
	)
	(tile 52 132 INT_X52Y70 INT 1
		(primitive_site TIEOFF_X56Y70 TIEOFF internal 2)
	)
	(tile 52 133 CLBLM_X52Y70 CLBLM 2
		(primitive_site SLICE_X78Y70 SLICEM internal 50)
		(primitive_site SLICE_X79Y70 SLICEL internal 45)
	)
	(tile 52 134 INT_X53Y70 INT 1
		(primitive_site TIEOFF_X57Y70 TIEOFF internal 2)
	)
	(tile 52 135 INT_INTERFACE_X53Y70 INT_INTERFACE 0
	)
	(tile 52 136 DSP_X53Y70 DSP 3
		(primitive_site DSP48_X4Y28 DSP48E1 internal 417)
		(primitive_site DSP48_X4Y29 DSP48E1 internal 417)
		(primitive_site TIEOFF_X58Y70 TIEOFF internal 2)
	)
	(tile 52 137 VBRK_X53Y70 VBRK 0
	)
	(tile 52 138 INT_X54Y70 INT 1
		(primitive_site TIEOFF_X59Y70 TIEOFF internal 2)
	)
	(tile 52 139 CLBLM_X54Y70 CLBLM 2
		(primitive_site SLICE_X80Y70 SLICEM internal 50)
		(primitive_site SLICE_X81Y70 SLICEL internal 45)
	)
	(tile 52 140 INT_X55Y70 INT 1
		(primitive_site TIEOFF_X60Y70 TIEOFF internal 2)
	)
	(tile 52 141 CLBLM_X55Y70 CLBLM 2
		(primitive_site SLICE_X82Y70 SLICEM internal 50)
		(primitive_site SLICE_X83Y70 SLICEL internal 45)
	)
	(tile 52 142 INT_X56Y70 INT 1
		(primitive_site TIEOFF_X61Y70 TIEOFF internal 2)
	)
	(tile 52 143 CLBLM_X56Y70 CLBLM 2
		(primitive_site SLICE_X84Y70 SLICEM internal 50)
		(primitive_site SLICE_X85Y70 SLICEL internal 45)
	)
	(tile 52 144 INT_X57Y70 INT 1
		(primitive_site TIEOFF_X62Y70 TIEOFF internal 2)
	)
	(tile 52 145 CLBLM_X57Y70 CLBLM 2
		(primitive_site SLICE_X86Y70 SLICEM internal 50)
		(primitive_site SLICE_X87Y70 SLICEL internal 45)
	)
	(tile 52 146 INT_X58Y70 INT 1
		(primitive_site TIEOFF_X63Y70 TIEOFF internal 2)
	)
	(tile 52 147 INT_INTERFACE_X58Y70 INT_INTERFACE 0
	)
	(tile 52 148 DSP_X58Y70 DSP 3
		(primitive_site DSP48_X5Y28 DSP48E1 internal 417)
		(primitive_site DSP48_X5Y29 DSP48E1 internal 417)
		(primitive_site TIEOFF_X64Y70 TIEOFF internal 2)
	)
	(tile 52 149 VBRK_X58Y70 VBRK 0
	)
	(tile 52 150 INT_X59Y70 INT 1
		(primitive_site TIEOFF_X65Y70 TIEOFF internal 2)
	)
	(tile 52 151 CLBLM_X59Y70 CLBLM 2
		(primitive_site SLICE_X88Y70 SLICEM internal 50)
		(primitive_site SLICE_X89Y70 SLICEL internal 45)
	)
	(tile 52 152 INT_X60Y70 INT 1
		(primitive_site TIEOFF_X66Y70 TIEOFF internal 2)
	)
	(tile 52 153 CLBLM_X60Y70 CLBLM 2
		(primitive_site SLICE_X90Y70 SLICEM internal 50)
		(primitive_site SLICE_X91Y70 SLICEL internal 45)
	)
	(tile 52 154 INT_X61Y70 INT 1
		(primitive_site TIEOFF_X67Y70 TIEOFF internal 2)
	)
	(tile 52 155 INT_INTERFACE_X61Y70 INT_INTERFACE 0
	)
	(tile 52 156 BRAM_X61Y70 BRAM 3
		(primitive_site RAMB18_X5Y28 FIFO18E1 internal 158)
		(primitive_site RAMB18_X5Y29 RAMB18E1 internal 158)
		(primitive_site RAMB36_X5Y14 RAMBFIFO36E1 internal 356)
	)
	(tile 52 157 INT_X62Y70 INT 1
		(primitive_site TIEOFF_X68Y70 TIEOFF internal 2)
	)
	(tile 52 158 CLBLM_X62Y70 CLBLM 2
		(primitive_site SLICE_X92Y70 SLICEM internal 50)
		(primitive_site SLICE_X93Y70 SLICEL internal 45)
	)
	(tile 52 159 INT_X63Y70 INT 1
		(primitive_site TIEOFF_X69Y70 TIEOFF internal 2)
	)
	(tile 52 160 CLBLL_X63Y70 CLBLL 2
		(primitive_site SLICE_X94Y70 SLICEL internal 45)
		(primitive_site SLICE_X95Y70 SLICEL internal 45)
	)
	(tile 52 161 VBRK_X63Y70 VBRK 0
	)
	(tile 52 162 INT_X64Y70 INT 1
		(primitive_site TIEOFF_X70Y70 TIEOFF internal 2)
	)
	(tile 52 163 CLBLM_X64Y70 CLBLM 2
		(primitive_site SLICE_X96Y70 SLICEM internal 50)
		(primitive_site SLICE_X97Y70 SLICEL internal 45)
	)
	(tile 52 164 INT_X65Y70 INT 1
		(primitive_site TIEOFF_X71Y70 TIEOFF internal 2)
	)
	(tile 52 165 CLBLL_X65Y70 CLBLL 2
		(primitive_site SLICE_X98Y70 SLICEL internal 45)
		(primitive_site SLICE_X99Y70 SLICEL internal 45)
	)
	(tile 52 166 INT_X66Y70 INT 1
		(primitive_site TIEOFF_X72Y70 TIEOFF internal 2)
	)
	(tile 52 167 CLBLL_X66Y70 CLBLL 2
		(primitive_site SLICE_X100Y70 SLICEL internal 45)
		(primitive_site SLICE_X101Y70 SLICEL internal 45)
	)
	(tile 52 168 INT_X67Y70 INT 1
		(primitive_site TIEOFF_X73Y70 TIEOFF internal 2)
	)
	(tile 52 169 CLBLM_X67Y70 CLBLM 2
		(primitive_site SLICE_X102Y70 SLICEM internal 50)
		(primitive_site SLICE_X103Y70 SLICEL internal 45)
	)
	(tile 52 170 INT_X68Y70 INT 1
		(primitive_site TIEOFF_X74Y70 TIEOFF internal 2)
	)
	(tile 52 171 CLBLL_X68Y70 CLBLL 2
		(primitive_site SLICE_X104Y70 SLICEL internal 45)
		(primitive_site SLICE_X105Y70 SLICEL internal 45)
	)
	(tile 52 172 INT_X69Y70 INT 1
		(primitive_site TIEOFF_X75Y70 TIEOFF internal 2)
	)
	(tile 52 173 INT_INTERFACE_X69Y70 INT_INTERFACE 0
	)
	(tile 52 174 BRAM_X69Y70 BRAM 3
		(primitive_site RAMB18_X6Y28 FIFO18E1 internal 158)
		(primitive_site RAMB18_X6Y29 RAMB18E1 internal 158)
		(primitive_site RAMB36_X6Y14 RAMBFIFO36E1 internal 356)
	)
	(tile 52 175 INT_X70Y70 INT 1
		(primitive_site TIEOFF_X76Y70 TIEOFF internal 2)
	)
	(tile 52 176 GTX_INT_INTERFACE_X70Y70 GTX_INT_INTERFACE 0
	)
	(tile 52 177 R_TERM_INT_X70Y70 R_TERM_INT 0
	)
	(tile 52 178 GTX_X70Y70 GTX 5
		(primitive_site GTXE1_X0Y7 GTXE1 internal 496)
		(primitive_site B2 IPAD bonded 1)
		(primitive_site B1 IPAD bonded 1)
		(primitive_site D2 OPAD bonded 1)
		(primitive_site D1 OPAD bonded 1)
	)
	(tile 53 0 NULL_X0Y73 NULL 0
	)
	(tile 53 1 NULL_X1Y73 NULL 0
	)
	(tile 53 2 L_TERM_INT_X0Y69 L_TERM_INT 0
	)
	(tile 53 3 INT_X0Y69 INT 1
		(primitive_site TIEOFF_X0Y69 TIEOFF internal 2)
	)
	(tile 53 4 IOI_L_INT_INTERFACE_X0Y69 IOI_L_INT_INTERFACE 0
	)
	(tile 53 5 VBRK_X0Y69 VBRK 0
	)
	(tile 53 6 INT_X1Y69 INT 1
		(primitive_site TIEOFF_X1Y69 TIEOFF internal 2)
	)
	(tile 53 7 CLBLM_X1Y69 CLBLM 2
		(primitive_site SLICE_X0Y69 SLICEM internal 50)
		(primitive_site SLICE_X1Y69 SLICEL internal 45)
	)
	(tile 53 8 INT_X2Y69 INT 1
		(primitive_site TIEOFF_X2Y69 TIEOFF internal 2)
	)
	(tile 53 9 CLBLL_X2Y69 CLBLL 2
		(primitive_site SLICE_X2Y69 SLICEL internal 45)
		(primitive_site SLICE_X3Y69 SLICEL internal 45)
	)
	(tile 53 10 INT_X3Y69 INT 1
		(primitive_site TIEOFF_X3Y69 TIEOFF internal 2)
	)
	(tile 53 11 CLBLM_X3Y69 CLBLM 2
		(primitive_site SLICE_X4Y69 SLICEM internal 50)
		(primitive_site SLICE_X5Y69 SLICEL internal 45)
	)
	(tile 53 12 INT_X4Y69 INT 1
		(primitive_site TIEOFF_X4Y69 TIEOFF internal 2)
	)
	(tile 53 13 CLBLL_X4Y69 CLBLL 2
		(primitive_site SLICE_X6Y69 SLICEL internal 45)
		(primitive_site SLICE_X7Y69 SLICEL internal 45)
	)
	(tile 53 14 INT_X5Y69 INT 1
		(primitive_site TIEOFF_X5Y69 TIEOFF internal 2)
	)
	(tile 53 15 INT_INTERFACE_X5Y69 INT_INTERFACE 0
	)
	(tile 53 16 NULL_X16Y73 NULL 0
	)
	(tile 53 17 INT_X6Y69 INT 1
		(primitive_site TIEOFF_X6Y69 TIEOFF internal 2)
	)
	(tile 53 18 CLBLM_X6Y69 CLBLM 2
		(primitive_site SLICE_X8Y69 SLICEM internal 50)
		(primitive_site SLICE_X9Y69 SLICEL internal 45)
	)
	(tile 53 19 INT_X7Y69 INT 1
		(primitive_site TIEOFF_X7Y69 TIEOFF internal 2)
	)
	(tile 53 20 CLBLM_X7Y69 CLBLM 2
		(primitive_site SLICE_X10Y69 SLICEM internal 50)
		(primitive_site SLICE_X11Y69 SLICEL internal 45)
	)
	(tile 53 21 VBRK_X7Y69 VBRK 0
	)
	(tile 53 22 INT_X8Y69 INT 1
		(primitive_site TIEOFF_X8Y69 TIEOFF internal 2)
	)
	(tile 53 23 INT_INTERFACE_X8Y69 INT_INTERFACE 0
	)
	(tile 53 24 NULL_X24Y73 NULL 0
	)
	(tile 53 25 INT_X9Y69 INT 1
		(primitive_site TIEOFF_X10Y69 TIEOFF internal 2)
	)
	(tile 53 26 CLBLM_X9Y69 CLBLM 2
		(primitive_site SLICE_X12Y69 SLICEM internal 50)
		(primitive_site SLICE_X13Y69 SLICEL internal 45)
	)
	(tile 53 27 INT_X10Y69 INT 1
		(primitive_site TIEOFF_X11Y69 TIEOFF internal 2)
	)
	(tile 53 28 CLBLM_X10Y69 CLBLM 2
		(primitive_site SLICE_X14Y69 SLICEM internal 50)
		(primitive_site SLICE_X15Y69 SLICEL internal 45)
	)
	(tile 53 29 INT_X11Y69 INT 1
		(primitive_site TIEOFF_X12Y69 TIEOFF internal 2)
	)
	(tile 53 30 CLBLM_X11Y69 CLBLM 2
		(primitive_site SLICE_X16Y69 SLICEM internal 50)
		(primitive_site SLICE_X17Y69 SLICEL internal 45)
	)
	(tile 53 31 INT_X12Y69 INT 1
		(primitive_site TIEOFF_X13Y69 TIEOFF internal 2)
	)
	(tile 53 32 CLBLM_X12Y69 CLBLM 2
		(primitive_site SLICE_X18Y69 SLICEM internal 50)
		(primitive_site SLICE_X19Y69 SLICEL internal 45)
	)
	(tile 53 33 VBRK_X12Y69 VBRK 0
	)
	(tile 53 34 INT_X13Y69 INT 1
		(primitive_site TIEOFF_X14Y69 TIEOFF internal 2)
	)
	(tile 53 35 INT_INTERFACE_X13Y69 INT_INTERFACE 0
	)
	(tile 53 36 NULL_X36Y73 NULL 0
	)
	(tile 53 37 INT_X14Y69 INT 1
		(primitive_site TIEOFF_X16Y69 TIEOFF internal 2)
	)
	(tile 53 38 CLBLM_X14Y69 CLBLM 2
		(primitive_site SLICE_X20Y69 SLICEM internal 50)
		(primitive_site SLICE_X21Y69 SLICEL internal 45)
	)
	(tile 53 39 INT_X15Y69 INT 1
		(primitive_site TIEOFF_X17Y69 TIEOFF internal 2)
	)
	(tile 53 40 CLBLM_X15Y69 CLBLM 2
		(primitive_site SLICE_X22Y69 SLICEM internal 50)
		(primitive_site SLICE_X23Y69 SLICEL internal 45)
	)
	(tile 53 41 INT_X16Y69 INT 1
		(primitive_site TIEOFF_X18Y69 TIEOFF internal 2)
	)
	(tile 53 42 INT_INTERFACE_X16Y69 INT_INTERFACE 0
	)
	(tile 53 43 NULL_X43Y73 NULL 0
	)
	(tile 53 44 INT_X17Y69 INT 1
		(primitive_site TIEOFF_X19Y69 TIEOFF internal 2)
	)
	(tile 53 45 CLBLM_X17Y69 CLBLM 2
		(primitive_site SLICE_X24Y69 SLICEM internal 50)
		(primitive_site SLICE_X25Y69 SLICEL internal 45)
	)
	(tile 53 46 INT_X18Y69 INT 1
		(primitive_site TIEOFF_X20Y69 TIEOFF internal 2)
	)
	(tile 53 47 CLBLM_X18Y69 CLBLM 2
		(primitive_site SLICE_X26Y69 SLICEM internal 50)
		(primitive_site SLICE_X27Y69 SLICEL internal 45)
	)
	(tile 53 48 VBRK_X18Y69 VBRK 0
	)
	(tile 53 49 INT_X19Y69 INT 1
		(primitive_site TIEOFF_X21Y69 TIEOFF internal 2)
	)
	(tile 53 50 INT_INTERFACE_X19Y69 INT_INTERFACE 0
	)
	(tile 53 51 NULL_X51Y73 NULL 0
	)
	(tile 53 52 INT_X20Y69 INT 1
		(primitive_site TIEOFF_X23Y69 TIEOFF internal 2)
	)
	(tile 53 53 CLBLM_X20Y69 CLBLM 2
		(primitive_site SLICE_X28Y69 SLICEM internal 50)
		(primitive_site SLICE_X29Y69 SLICEL internal 45)
	)
	(tile 53 54 INT_X21Y69 INT 1
		(primitive_site TIEOFF_X24Y69 TIEOFF internal 2)
	)
	(tile 53 55 CLBLM_X21Y69 CLBLM 2
		(primitive_site SLICE_X30Y69 SLICEM internal 50)
		(primitive_site SLICE_X31Y69 SLICEL internal 45)
	)
	(tile 53 56 INT_X22Y69 INT 1
		(primitive_site TIEOFF_X25Y69 TIEOFF internal 2)
	)
	(tile 53 57 INT_INTERFACE_X22Y69 INT_INTERFACE 0
	)
	(tile 53 58 NULL_X58Y73 NULL 0
	)
	(tile 53 59 INT_X23Y69 INT 1
		(primitive_site TIEOFF_X26Y69 TIEOFF internal 2)
	)
	(tile 53 60 CLBLM_X23Y69 CLBLM 2
		(primitive_site SLICE_X32Y69 SLICEM internal 50)
		(primitive_site SLICE_X33Y69 SLICEL internal 45)
	)
	(tile 53 61 INT_X24Y69 INT 1
		(primitive_site TIEOFF_X27Y69 TIEOFF internal 2)
	)
	(tile 53 62 CLBLL_X24Y69 CLBLL 2
		(primitive_site SLICE_X34Y69 SLICEL internal 45)
		(primitive_site SLICE_X35Y69 SLICEL internal 45)
	)
	(tile 53 63 VBRK_X24Y69 VBRK 0
	)
	(tile 53 64 NULL_X64Y73 NULL 0
	)
	(tile 53 65 NULL_X65Y73 NULL 0
	)
	(tile 53 66 INT_X25Y69 INT 1
		(primitive_site TIEOFF_X28Y69 TIEOFF internal 2)
	)
	(tile 53 67 IOI_L_INT_INTERFACE_X25Y69 IOI_L_INT_INTERFACE 0
	)
	(tile 53 68 VBRK_X25Y69 VBRK 0
	)
	(tile 53 69 INT_X26Y69 INT 1
		(primitive_site TIEOFF_X29Y69 TIEOFF internal 2)
	)
	(tile 53 70 CLBLM_X26Y69 CLBLM 2
		(primitive_site SLICE_X36Y69 SLICEM internal 50)
		(primitive_site SLICE_X37Y69 SLICEL internal 45)
	)
	(tile 53 71 INT_X27Y69 INT 1
		(primitive_site TIEOFF_X30Y69 TIEOFF internal 2)
	)
	(tile 53 72 CLBLL_X27Y69 CLBLL 2
		(primitive_site SLICE_X38Y69 SLICEL internal 45)
		(primitive_site SLICE_X39Y69 SLICEL internal 45)
	)
	(tile 53 73 INT_X28Y69 INT 1
		(primitive_site TIEOFF_X31Y69 TIEOFF internal 2)
	)
	(tile 53 74 CLBLM_X28Y69 CLBLM 2
		(primitive_site SLICE_X40Y69 SLICEM internal 50)
		(primitive_site SLICE_X41Y69 SLICEL internal 45)
	)
	(tile 53 75 INT_X29Y69 INT 1
		(primitive_site TIEOFF_X32Y69 TIEOFF internal 2)
	)
	(tile 53 76 CLBLL_X29Y69 CLBLL 2
		(primitive_site SLICE_X42Y69 SLICEL internal 45)
		(primitive_site SLICE_X43Y69 SLICEL internal 45)
	)
	(tile 53 77 VBRK_X29Y69 VBRK 0
	)
	(tile 53 78 CENTER_SPACE2_X78Y73 CENTER_SPACE2 0
	)
	(tile 53 79 CENTER_SPACE1_X79Y73 CENTER_SPACE1 0
	)
	(tile 53 80 CENTER_SPACE2_X80Y73 CENTER_SPACE2 0
	)
	(tile 53 81 CENTER_SPACE1_X81Y73 CENTER_SPACE1 0
	)
	(tile 53 82 CENTER_SPACE2_X82Y73 CENTER_SPACE2 0
	)
	(tile 53 83 CENTER_SPACE1_X83Y73 CENTER_SPACE1 0
	)
	(tile 53 84 CENTER_SPACE2_X84Y73 CENTER_SPACE2 0
	)
	(tile 53 85 CENTER_SPACE1_X85Y73 CENTER_SPACE1 0
	)
	(tile 53 86 CENTER_SPACE2_X86Y73 CENTER_SPACE2 0
	)
	(tile 53 87 CENTER_SPACE1_X87Y73 CENTER_SPACE1 0
	)
	(tile 53 88 CENTER_SPACE2_X88Y73 CENTER_SPACE2 0
	)
	(tile 53 89 NULL_X89Y73 NULL 0
	)
	(tile 53 90 VFRAME_X89Y73 VFRAME 0
	)
	(tile 53 91 INT_X36Y69 INT 1
		(primitive_site TIEOFF_X39Y69 TIEOFF internal 2)
	)
	(tile 53 92 INT_INTERFACE_X36Y69 INT_INTERFACE 0
	)
	(tile 53 93 CMT_X36Y69 CMT_TOP 2
		(primitive_site PPR_FRAME_X0Y1 PPR_FRAME internal 167)
		(primitive_site MMCM_ADV_X0Y3 MMCM_ADV internal 166)
	)
	(tile 53 94 INT_X37Y69 INT 1
		(primitive_site TIEOFF_X40Y69 TIEOFF internal 2)
	)
	(tile 53 95 CLBLM_X37Y69 CLBLM 2
		(primitive_site SLICE_X56Y69 SLICEM internal 50)
		(primitive_site SLICE_X57Y69 SLICEL internal 45)
	)
	(tile 53 96 INT_X38Y69 INT 1
		(primitive_site TIEOFF_X41Y69 TIEOFF internal 2)
	)
	(tile 53 97 CLBLL_X38Y69 CLBLL 2
		(primitive_site SLICE_X58Y69 SLICEL internal 45)
		(primitive_site SLICE_X59Y69 SLICEL internal 45)
	)
	(tile 53 98 INT_X39Y69 INT 1
		(primitive_site TIEOFF_X42Y69 TIEOFF internal 2)
	)
	(tile 53 99 CLBLM_X39Y69 CLBLM 2
		(primitive_site SLICE_X60Y69 SLICEM internal 50)
		(primitive_site SLICE_X61Y69 SLICEL internal 45)
	)
	(tile 53 100 INT_X40Y69 INT 1
		(primitive_site TIEOFF_X43Y69 TIEOFF internal 2)
	)
	(tile 53 101 CLBLL_X40Y69 CLBLL 2
		(primitive_site SLICE_X62Y69 SLICEL internal 45)
		(primitive_site SLICE_X63Y69 SLICEL internal 45)
	)
	(tile 53 102 VBRK_X40Y69 VBRK 0
	)
	(tile 53 103 INT_X41Y69 INT 1
		(primitive_site TIEOFF_X44Y69 TIEOFF internal 2)
	)
	(tile 53 104 INT_INTERFACE_X41Y69 INT_INTERFACE 0
	)
	(tile 53 105 NULL_X105Y73 NULL 0
	)
	(tile 53 106 NULL_X106Y73 NULL 0
	)
	(tile 53 107 VBRK_X106Y73 VBRK 0
	)
	(tile 53 108 INT_X42Y69 INT 1
		(primitive_site TIEOFF_X45Y69 TIEOFF internal 2)
	)
	(tile 53 109 CLBLM_X42Y69 CLBLM 2
		(primitive_site SLICE_X64Y69 SLICEM internal 50)
		(primitive_site SLICE_X65Y69 SLICEL internal 45)
	)
	(tile 53 110 INT_X43Y69 INT 1
		(primitive_site TIEOFF_X46Y69 TIEOFF internal 2)
	)
	(tile 53 111 CLBLL_X43Y69 CLBLL 2
		(primitive_site SLICE_X66Y69 SLICEL internal 45)
		(primitive_site SLICE_X67Y69 SLICEL internal 45)
	)
	(tile 53 112 INT_X44Y69 INT 1
		(primitive_site TIEOFF_X47Y69 TIEOFF internal 2)
	)
	(tile 53 113 INT_INTERFACE_X44Y69 INT_INTERFACE 0
	)
	(tile 53 114 NULL_X114Y73 NULL 0
	)
	(tile 53 115 INT_X45Y69 INT 1
		(primitive_site TIEOFF_X48Y69 TIEOFF internal 2)
	)
	(tile 53 116 CLBLM_X45Y69 CLBLM 2
		(primitive_site SLICE_X68Y69 SLICEM internal 50)
		(primitive_site SLICE_X69Y69 SLICEL internal 45)
	)
	(tile 53 117 INT_X46Y69 INT 1
		(primitive_site TIEOFF_X49Y69 TIEOFF internal 2)
	)
	(tile 53 118 CLBLM_X46Y69 CLBLM 2
		(primitive_site SLICE_X70Y69 SLICEM internal 50)
		(primitive_site SLICE_X71Y69 SLICEL internal 45)
	)
	(tile 53 119 INT_X47Y69 INT 1
		(primitive_site TIEOFF_X50Y69 TIEOFF internal 2)
	)
	(tile 53 120 INT_INTERFACE_X47Y69 INT_INTERFACE 0
	)
	(tile 53 121 NULL_X121Y73 NULL 0
	)
	(tile 53 122 VBRK_X47Y69 VBRK 0
	)
	(tile 53 123 INT_X48Y69 INT 1
		(primitive_site TIEOFF_X52Y69 TIEOFF internal 2)
	)
	(tile 53 124 CLBLM_X48Y69 CLBLM 2
		(primitive_site SLICE_X72Y69 SLICEM internal 50)
		(primitive_site SLICE_X73Y69 SLICEL internal 45)
	)
	(tile 53 125 INT_X49Y69 INT 1
		(primitive_site TIEOFF_X53Y69 TIEOFF internal 2)
	)
	(tile 53 126 CLBLM_X49Y69 CLBLM 2
		(primitive_site SLICE_X74Y69 SLICEM internal 50)
		(primitive_site SLICE_X75Y69 SLICEL internal 45)
	)
	(tile 53 127 INT_X50Y69 INT 1
		(primitive_site TIEOFF_X54Y69 TIEOFF internal 2)
	)
	(tile 53 128 INT_INTERFACE_X50Y69 INT_INTERFACE 0
	)
	(tile 53 129 NULL_X129Y73 NULL 0
	)
	(tile 53 130 INT_X51Y69 INT 1
		(primitive_site TIEOFF_X55Y69 TIEOFF internal 2)
	)
	(tile 53 131 CLBLM_X51Y69 CLBLM 2
		(primitive_site SLICE_X76Y69 SLICEM internal 50)
		(primitive_site SLICE_X77Y69 SLICEL internal 45)
	)
	(tile 53 132 INT_X52Y69 INT 1
		(primitive_site TIEOFF_X56Y69 TIEOFF internal 2)
	)
	(tile 53 133 CLBLM_X52Y69 CLBLM 2
		(primitive_site SLICE_X78Y69 SLICEM internal 50)
		(primitive_site SLICE_X79Y69 SLICEL internal 45)
	)
	(tile 53 134 INT_X53Y69 INT 1
		(primitive_site TIEOFF_X57Y69 TIEOFF internal 2)
	)
	(tile 53 135 INT_INTERFACE_X53Y69 INT_INTERFACE 0
	)
	(tile 53 136 NULL_X136Y73 NULL 0
	)
	(tile 53 137 VBRK_X53Y69 VBRK 0
	)
	(tile 53 138 INT_X54Y69 INT 1
		(primitive_site TIEOFF_X59Y69 TIEOFF internal 2)
	)
	(tile 53 139 CLBLM_X54Y69 CLBLM 2
		(primitive_site SLICE_X80Y69 SLICEM internal 50)
		(primitive_site SLICE_X81Y69 SLICEL internal 45)
	)
	(tile 53 140 INT_X55Y69 INT 1
		(primitive_site TIEOFF_X60Y69 TIEOFF internal 2)
	)
	(tile 53 141 CLBLM_X55Y69 CLBLM 2
		(primitive_site SLICE_X82Y69 SLICEM internal 50)
		(primitive_site SLICE_X83Y69 SLICEL internal 45)
	)
	(tile 53 142 INT_X56Y69 INT 1
		(primitive_site TIEOFF_X61Y69 TIEOFF internal 2)
	)
	(tile 53 143 CLBLM_X56Y69 CLBLM 2
		(primitive_site SLICE_X84Y69 SLICEM internal 50)
		(primitive_site SLICE_X85Y69 SLICEL internal 45)
	)
	(tile 53 144 INT_X57Y69 INT 1
		(primitive_site TIEOFF_X62Y69 TIEOFF internal 2)
	)
	(tile 53 145 CLBLM_X57Y69 CLBLM 2
		(primitive_site SLICE_X86Y69 SLICEM internal 50)
		(primitive_site SLICE_X87Y69 SLICEL internal 45)
	)
	(tile 53 146 INT_X58Y69 INT 1
		(primitive_site TIEOFF_X63Y69 TIEOFF internal 2)
	)
	(tile 53 147 INT_INTERFACE_X58Y69 INT_INTERFACE 0
	)
	(tile 53 148 NULL_X148Y73 NULL 0
	)
	(tile 53 149 VBRK_X58Y69 VBRK 0
	)
	(tile 53 150 INT_X59Y69 INT 1
		(primitive_site TIEOFF_X65Y69 TIEOFF internal 2)
	)
	(tile 53 151 CLBLM_X59Y69 CLBLM 2
		(primitive_site SLICE_X88Y69 SLICEM internal 50)
		(primitive_site SLICE_X89Y69 SLICEL internal 45)
	)
	(tile 53 152 INT_X60Y69 INT 1
		(primitive_site TIEOFF_X66Y69 TIEOFF internal 2)
	)
	(tile 53 153 CLBLM_X60Y69 CLBLM 2
		(primitive_site SLICE_X90Y69 SLICEM internal 50)
		(primitive_site SLICE_X91Y69 SLICEL internal 45)
	)
	(tile 53 154 INT_X61Y69 INT 1
		(primitive_site TIEOFF_X67Y69 TIEOFF internal 2)
	)
	(tile 53 155 INT_INTERFACE_X61Y69 INT_INTERFACE 0
	)
	(tile 53 156 NULL_X156Y73 NULL 0
	)
	(tile 53 157 INT_X62Y69 INT 1
		(primitive_site TIEOFF_X68Y69 TIEOFF internal 2)
	)
	(tile 53 158 CLBLM_X62Y69 CLBLM 2
		(primitive_site SLICE_X92Y69 SLICEM internal 50)
		(primitive_site SLICE_X93Y69 SLICEL internal 45)
	)
	(tile 53 159 INT_X63Y69 INT 1
		(primitive_site TIEOFF_X69Y69 TIEOFF internal 2)
	)
	(tile 53 160 CLBLL_X63Y69 CLBLL 2
		(primitive_site SLICE_X94Y69 SLICEL internal 45)
		(primitive_site SLICE_X95Y69 SLICEL internal 45)
	)
	(tile 53 161 VBRK_X63Y69 VBRK 0
	)
	(tile 53 162 INT_X64Y69 INT 1
		(primitive_site TIEOFF_X70Y69 TIEOFF internal 2)
	)
	(tile 53 163 CLBLM_X64Y69 CLBLM 2
		(primitive_site SLICE_X96Y69 SLICEM internal 50)
		(primitive_site SLICE_X97Y69 SLICEL internal 45)
	)
	(tile 53 164 INT_X65Y69 INT 1
		(primitive_site TIEOFF_X71Y69 TIEOFF internal 2)
	)
	(tile 53 165 CLBLL_X65Y69 CLBLL 2
		(primitive_site SLICE_X98Y69 SLICEL internal 45)
		(primitive_site SLICE_X99Y69 SLICEL internal 45)
	)
	(tile 53 166 INT_X66Y69 INT 1
		(primitive_site TIEOFF_X72Y69 TIEOFF internal 2)
	)
	(tile 53 167 CLBLL_X66Y69 CLBLL 2
		(primitive_site SLICE_X100Y69 SLICEL internal 45)
		(primitive_site SLICE_X101Y69 SLICEL internal 45)
	)
	(tile 53 168 INT_X67Y69 INT 1
		(primitive_site TIEOFF_X73Y69 TIEOFF internal 2)
	)
	(tile 53 169 CLBLM_X67Y69 CLBLM 2
		(primitive_site SLICE_X102Y69 SLICEM internal 50)
		(primitive_site SLICE_X103Y69 SLICEL internal 45)
	)
	(tile 53 170 INT_X68Y69 INT 1
		(primitive_site TIEOFF_X74Y69 TIEOFF internal 2)
	)
	(tile 53 171 CLBLL_X68Y69 CLBLL 2
		(primitive_site SLICE_X104Y69 SLICEL internal 45)
		(primitive_site SLICE_X105Y69 SLICEL internal 45)
	)
	(tile 53 172 INT_X69Y69 INT 1
		(primitive_site TIEOFF_X75Y69 TIEOFF internal 2)
	)
	(tile 53 173 INT_INTERFACE_X69Y69 INT_INTERFACE 0
	)
	(tile 53 174 NULL_X174Y73 NULL 0
	)
	(tile 53 175 INT_X70Y69 INT 1
		(primitive_site TIEOFF_X76Y69 TIEOFF internal 2)
	)
	(tile 53 176 GTX_INT_INTERFACE_X70Y69 GTX_INT_INTERFACE 0
	)
	(tile 53 177 R_TERM_INT_X70Y69 R_TERM_INT 0
	)
	(tile 53 178 NULL_X178Y73 NULL 0
	)
	(tile 54 0 LIOB_X0Y68 LIOB 2
		(primitive_site C21 IOBS bonded 13)
		(primitive_site B22 IOBM bonded 13)
	)
	(tile 54 1 LIOI_X0Y68 LIOI 6
		(primitive_site IODELAY_X0Y68 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y68 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y69 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y69 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y69 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y68 OLOGICE1 internal 32)
	)
	(tile 54 2 L_TERM_INT_X0Y68 L_TERM_INT 0
	)
	(tile 54 3 INT_X0Y68 INT 1
		(primitive_site TIEOFF_X0Y68 TIEOFF internal 2)
	)
	(tile 54 4 IOI_L_INT_INTERFACE_X0Y68 IOI_L_INT_INTERFACE 0
	)
	(tile 54 5 VBRK_X0Y68 VBRK 0
	)
	(tile 54 6 INT_X1Y68 INT 1
		(primitive_site TIEOFF_X1Y68 TIEOFF internal 2)
	)
	(tile 54 7 CLBLM_X1Y68 CLBLM 2
		(primitive_site SLICE_X0Y68 SLICEM internal 50)
		(primitive_site SLICE_X1Y68 SLICEL internal 45)
	)
	(tile 54 8 INT_X2Y68 INT 1
		(primitive_site TIEOFF_X2Y68 TIEOFF internal 2)
	)
	(tile 54 9 CLBLL_X2Y68 CLBLL 2
		(primitive_site SLICE_X2Y68 SLICEL internal 45)
		(primitive_site SLICE_X3Y68 SLICEL internal 45)
	)
	(tile 54 10 INT_X3Y68 INT 1
		(primitive_site TIEOFF_X3Y68 TIEOFF internal 2)
	)
	(tile 54 11 CLBLM_X3Y68 CLBLM 2
		(primitive_site SLICE_X4Y68 SLICEM internal 50)
		(primitive_site SLICE_X5Y68 SLICEL internal 45)
	)
	(tile 54 12 INT_X4Y68 INT 1
		(primitive_site TIEOFF_X4Y68 TIEOFF internal 2)
	)
	(tile 54 13 CLBLL_X4Y68 CLBLL 2
		(primitive_site SLICE_X6Y68 SLICEL internal 45)
		(primitive_site SLICE_X7Y68 SLICEL internal 45)
	)
	(tile 54 14 INT_X5Y68 INT 1
		(primitive_site TIEOFF_X5Y68 TIEOFF internal 2)
	)
	(tile 54 15 INT_INTERFACE_X5Y68 INT_INTERFACE 0
	)
	(tile 54 16 NULL_X16Y72 NULL 0
	)
	(tile 54 17 INT_X6Y68 INT 1
		(primitive_site TIEOFF_X6Y68 TIEOFF internal 2)
	)
	(tile 54 18 CLBLM_X6Y68 CLBLM 2
		(primitive_site SLICE_X8Y68 SLICEM internal 50)
		(primitive_site SLICE_X9Y68 SLICEL internal 45)
	)
	(tile 54 19 INT_X7Y68 INT 1
		(primitive_site TIEOFF_X7Y68 TIEOFF internal 2)
	)
	(tile 54 20 CLBLM_X7Y68 CLBLM 2
		(primitive_site SLICE_X10Y68 SLICEM internal 50)
		(primitive_site SLICE_X11Y68 SLICEL internal 45)
	)
	(tile 54 21 VBRK_X7Y68 VBRK 0
	)
	(tile 54 22 INT_X8Y68 INT 1
		(primitive_site TIEOFF_X8Y68 TIEOFF internal 2)
	)
	(tile 54 23 INT_INTERFACE_X8Y68 INT_INTERFACE 0
	)
	(tile 54 24 NULL_X24Y72 NULL 0
	)
	(tile 54 25 INT_X9Y68 INT 1
		(primitive_site TIEOFF_X10Y68 TIEOFF internal 2)
	)
	(tile 54 26 CLBLM_X9Y68 CLBLM 2
		(primitive_site SLICE_X12Y68 SLICEM internal 50)
		(primitive_site SLICE_X13Y68 SLICEL internal 45)
	)
	(tile 54 27 INT_X10Y68 INT 1
		(primitive_site TIEOFF_X11Y68 TIEOFF internal 2)
	)
	(tile 54 28 CLBLM_X10Y68 CLBLM 2
		(primitive_site SLICE_X14Y68 SLICEM internal 50)
		(primitive_site SLICE_X15Y68 SLICEL internal 45)
	)
	(tile 54 29 INT_X11Y68 INT 1
		(primitive_site TIEOFF_X12Y68 TIEOFF internal 2)
	)
	(tile 54 30 CLBLM_X11Y68 CLBLM 2
		(primitive_site SLICE_X16Y68 SLICEM internal 50)
		(primitive_site SLICE_X17Y68 SLICEL internal 45)
	)
	(tile 54 31 INT_X12Y68 INT 1
		(primitive_site TIEOFF_X13Y68 TIEOFF internal 2)
	)
	(tile 54 32 CLBLM_X12Y68 CLBLM 2
		(primitive_site SLICE_X18Y68 SLICEM internal 50)
		(primitive_site SLICE_X19Y68 SLICEL internal 45)
	)
	(tile 54 33 VBRK_X12Y68 VBRK 0
	)
	(tile 54 34 INT_X13Y68 INT 1
		(primitive_site TIEOFF_X14Y68 TIEOFF internal 2)
	)
	(tile 54 35 INT_INTERFACE_X13Y68 INT_INTERFACE 0
	)
	(tile 54 36 NULL_X36Y72 NULL 0
	)
	(tile 54 37 INT_X14Y68 INT 1
		(primitive_site TIEOFF_X16Y68 TIEOFF internal 2)
	)
	(tile 54 38 CLBLM_X14Y68 CLBLM 2
		(primitive_site SLICE_X20Y68 SLICEM internal 50)
		(primitive_site SLICE_X21Y68 SLICEL internal 45)
	)
	(tile 54 39 INT_X15Y68 INT 1
		(primitive_site TIEOFF_X17Y68 TIEOFF internal 2)
	)
	(tile 54 40 CLBLM_X15Y68 CLBLM 2
		(primitive_site SLICE_X22Y68 SLICEM internal 50)
		(primitive_site SLICE_X23Y68 SLICEL internal 45)
	)
	(tile 54 41 INT_X16Y68 INT 1
		(primitive_site TIEOFF_X18Y68 TIEOFF internal 2)
	)
	(tile 54 42 INT_INTERFACE_X16Y68 INT_INTERFACE 0
	)
	(tile 54 43 NULL_X43Y72 NULL 0
	)
	(tile 54 44 INT_X17Y68 INT 1
		(primitive_site TIEOFF_X19Y68 TIEOFF internal 2)
	)
	(tile 54 45 CLBLM_X17Y68 CLBLM 2
		(primitive_site SLICE_X24Y68 SLICEM internal 50)
		(primitive_site SLICE_X25Y68 SLICEL internal 45)
	)
	(tile 54 46 INT_X18Y68 INT 1
		(primitive_site TIEOFF_X20Y68 TIEOFF internal 2)
	)
	(tile 54 47 CLBLM_X18Y68 CLBLM 2
		(primitive_site SLICE_X26Y68 SLICEM internal 50)
		(primitive_site SLICE_X27Y68 SLICEL internal 45)
	)
	(tile 54 48 VBRK_X18Y68 VBRK 0
	)
	(tile 54 49 INT_X19Y68 INT 1
		(primitive_site TIEOFF_X21Y68 TIEOFF internal 2)
	)
	(tile 54 50 INT_INTERFACE_X19Y68 INT_INTERFACE 0
	)
	(tile 54 51 NULL_X51Y72 NULL 0
	)
	(tile 54 52 INT_X20Y68 INT 1
		(primitive_site TIEOFF_X23Y68 TIEOFF internal 2)
	)
	(tile 54 53 CLBLM_X20Y68 CLBLM 2
		(primitive_site SLICE_X28Y68 SLICEM internal 50)
		(primitive_site SLICE_X29Y68 SLICEL internal 45)
	)
	(tile 54 54 INT_X21Y68 INT 1
		(primitive_site TIEOFF_X24Y68 TIEOFF internal 2)
	)
	(tile 54 55 CLBLM_X21Y68 CLBLM 2
		(primitive_site SLICE_X30Y68 SLICEM internal 50)
		(primitive_site SLICE_X31Y68 SLICEL internal 45)
	)
	(tile 54 56 INT_X22Y68 INT 1
		(primitive_site TIEOFF_X25Y68 TIEOFF internal 2)
	)
	(tile 54 57 INT_INTERFACE_X22Y68 INT_INTERFACE 0
	)
	(tile 54 58 NULL_X58Y72 NULL 0
	)
	(tile 54 59 INT_X23Y68 INT 1
		(primitive_site TIEOFF_X26Y68 TIEOFF internal 2)
	)
	(tile 54 60 CLBLM_X23Y68 CLBLM 2
		(primitive_site SLICE_X32Y68 SLICEM internal 50)
		(primitive_site SLICE_X33Y68 SLICEL internal 45)
	)
	(tile 54 61 INT_X24Y68 INT 1
		(primitive_site TIEOFF_X27Y68 TIEOFF internal 2)
	)
	(tile 54 62 CLBLL_X24Y68 CLBLL 2
		(primitive_site SLICE_X34Y68 SLICEL internal 45)
		(primitive_site SLICE_X35Y68 SLICEL internal 45)
	)
	(tile 54 63 VBRK_X24Y68 VBRK 0
	)
	(tile 54 64 LIOB_FT_X25Y68 LIOB_FT 2
		(primitive_site B16 IOBS bonded 13)
		(primitive_site A16 IOBM bonded 13)
	)
	(tile 54 65 LIOI_X25Y68 LIOI 6
		(primitive_site IODELAY_X1Y68 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y68 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y69 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y69 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y69 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y68 OLOGICE1 internal 32)
	)
	(tile 54 66 INT_X25Y68 INT 1
		(primitive_site TIEOFF_X28Y68 TIEOFF internal 2)
	)
	(tile 54 67 IOI_L_INT_INTERFACE_X25Y68 IOI_L_INT_INTERFACE 0
	)
	(tile 54 68 VBRK_X25Y68 VBRK 0
	)
	(tile 54 69 INT_X26Y68 INT 1
		(primitive_site TIEOFF_X29Y68 TIEOFF internal 2)
	)
	(tile 54 70 CLBLM_X26Y68 CLBLM 2
		(primitive_site SLICE_X36Y68 SLICEM internal 50)
		(primitive_site SLICE_X37Y68 SLICEL internal 45)
	)
	(tile 54 71 INT_X27Y68 INT 1
		(primitive_site TIEOFF_X30Y68 TIEOFF internal 2)
	)
	(tile 54 72 CLBLL_X27Y68 CLBLL 2
		(primitive_site SLICE_X38Y68 SLICEL internal 45)
		(primitive_site SLICE_X39Y68 SLICEL internal 45)
	)
	(tile 54 73 INT_X28Y68 INT 1
		(primitive_site TIEOFF_X31Y68 TIEOFF internal 2)
	)
	(tile 54 74 CLBLM_X28Y68 CLBLM 2
		(primitive_site SLICE_X40Y68 SLICEM internal 50)
		(primitive_site SLICE_X41Y68 SLICEL internal 45)
	)
	(tile 54 75 INT_X29Y68 INT 1
		(primitive_site TIEOFF_X32Y68 TIEOFF internal 2)
	)
	(tile 54 76 CLBLL_X29Y68 CLBLL 2
		(primitive_site SLICE_X42Y68 SLICEL internal 45)
		(primitive_site SLICE_X43Y68 SLICEL internal 45)
	)
	(tile 54 77 VBRK_X29Y68 VBRK 0
	)
	(tile 54 78 CENTER_SPACE2_X78Y72 CENTER_SPACE2 0
	)
	(tile 54 79 CENTER_SPACE1_X79Y72 CENTER_SPACE1 0
	)
	(tile 54 80 CENTER_SPACE2_X80Y72 CENTER_SPACE2 0
	)
	(tile 54 81 CENTER_SPACE1_X81Y72 CENTER_SPACE1 0
	)
	(tile 54 82 CENTER_SPACE2_X82Y72 CENTER_SPACE2 0
	)
	(tile 54 83 CENTER_SPACE1_X83Y72 CENTER_SPACE1 0
	)
	(tile 54 84 CENTER_SPACE2_X84Y72 CENTER_SPACE2 0
	)
	(tile 54 85 CENTER_SPACE1_X85Y72 CENTER_SPACE1 0
	)
	(tile 54 86 CENTER_SPACE2_X86Y72 CENTER_SPACE2 0
	)
	(tile 54 87 CENTER_SPACE1_X87Y72 CENTER_SPACE1 0
	)
	(tile 54 88 CENTER_SPACE2_X88Y72 CENTER_SPACE2 0
	)
	(tile 54 89 NULL_X89Y72 NULL 0
	)
	(tile 54 90 VFRAME_X89Y72 VFRAME 0
	)
	(tile 54 91 INT_X36Y68 INT 1
		(primitive_site TIEOFF_X39Y68 TIEOFF internal 2)
	)
	(tile 54 92 INT_INTERFACE_X36Y68 INT_INTERFACE 0
	)
	(tile 54 93 NULL_X93Y72 NULL 0
	)
	(tile 54 94 INT_X37Y68 INT 1
		(primitive_site TIEOFF_X40Y68 TIEOFF internal 2)
	)
	(tile 54 95 CLBLM_X37Y68 CLBLM 2
		(primitive_site SLICE_X56Y68 SLICEM internal 50)
		(primitive_site SLICE_X57Y68 SLICEL internal 45)
	)
	(tile 54 96 INT_X38Y68 INT 1
		(primitive_site TIEOFF_X41Y68 TIEOFF internal 2)
	)
	(tile 54 97 CLBLL_X38Y68 CLBLL 2
		(primitive_site SLICE_X58Y68 SLICEL internal 45)
		(primitive_site SLICE_X59Y68 SLICEL internal 45)
	)
	(tile 54 98 INT_X39Y68 INT 1
		(primitive_site TIEOFF_X42Y68 TIEOFF internal 2)
	)
	(tile 54 99 CLBLM_X39Y68 CLBLM 2
		(primitive_site SLICE_X60Y68 SLICEM internal 50)
		(primitive_site SLICE_X61Y68 SLICEL internal 45)
	)
	(tile 54 100 INT_X40Y68 INT 1
		(primitive_site TIEOFF_X43Y68 TIEOFF internal 2)
	)
	(tile 54 101 CLBLL_X40Y68 CLBLL 2
		(primitive_site SLICE_X62Y68 SLICEL internal 45)
		(primitive_site SLICE_X63Y68 SLICEL internal 45)
	)
	(tile 54 102 VBRK_X40Y68 VBRK 0
	)
	(tile 54 103 INT_X41Y68 INT 1
		(primitive_site TIEOFF_X44Y68 TIEOFF internal 2)
	)
	(tile 54 104 INT_INTERFACE_X41Y68 INT_INTERFACE 0
	)
	(tile 54 105 RIOI_X41Y68 RIOI 6
		(primitive_site OLOGIC_X2Y68 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y68 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y68 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y69 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y69 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y69 ILOGICE1 internal 28)
	)
	(tile 54 106 RIOB_X41Y68 RIOB 2
		(primitive_site B8 IOBS bonded 13)
		(primitive_site A8 IOBM bonded 13)
	)
	(tile 54 107 VBRK_X41Y68 VBRK 0
	)
	(tile 54 108 INT_X42Y68 INT 1
		(primitive_site TIEOFF_X45Y68 TIEOFF internal 2)
	)
	(tile 54 109 CLBLM_X42Y68 CLBLM 2
		(primitive_site SLICE_X64Y68 SLICEM internal 50)
		(primitive_site SLICE_X65Y68 SLICEL internal 45)
	)
	(tile 54 110 INT_X43Y68 INT 1
		(primitive_site TIEOFF_X46Y68 TIEOFF internal 2)
	)
	(tile 54 111 CLBLL_X43Y68 CLBLL 2
		(primitive_site SLICE_X66Y68 SLICEL internal 45)
		(primitive_site SLICE_X67Y68 SLICEL internal 45)
	)
	(tile 54 112 INT_X44Y68 INT 1
		(primitive_site TIEOFF_X47Y68 TIEOFF internal 2)
	)
	(tile 54 113 INT_INTERFACE_X44Y68 INT_INTERFACE 0
	)
	(tile 54 114 NULL_X114Y72 NULL 0
	)
	(tile 54 115 INT_X45Y68 INT 1
		(primitive_site TIEOFF_X48Y68 TIEOFF internal 2)
	)
	(tile 54 116 CLBLM_X45Y68 CLBLM 2
		(primitive_site SLICE_X68Y68 SLICEM internal 50)
		(primitive_site SLICE_X69Y68 SLICEL internal 45)
	)
	(tile 54 117 INT_X46Y68 INT 1
		(primitive_site TIEOFF_X49Y68 TIEOFF internal 2)
	)
	(tile 54 118 CLBLM_X46Y68 CLBLM 2
		(primitive_site SLICE_X70Y68 SLICEM internal 50)
		(primitive_site SLICE_X71Y68 SLICEL internal 45)
	)
	(tile 54 119 INT_X47Y68 INT 1
		(primitive_site TIEOFF_X50Y68 TIEOFF internal 2)
	)
	(tile 54 120 INT_INTERFACE_X47Y68 INT_INTERFACE 0
	)
	(tile 54 121 NULL_X121Y72 NULL 0
	)
	(tile 54 122 VBRK_X47Y68 VBRK 0
	)
	(tile 54 123 INT_X48Y68 INT 1
		(primitive_site TIEOFF_X52Y68 TIEOFF internal 2)
	)
	(tile 54 124 CLBLM_X48Y68 CLBLM 2
		(primitive_site SLICE_X72Y68 SLICEM internal 50)
		(primitive_site SLICE_X73Y68 SLICEL internal 45)
	)
	(tile 54 125 INT_X49Y68 INT 1
		(primitive_site TIEOFF_X53Y68 TIEOFF internal 2)
	)
	(tile 54 126 CLBLM_X49Y68 CLBLM 2
		(primitive_site SLICE_X74Y68 SLICEM internal 50)
		(primitive_site SLICE_X75Y68 SLICEL internal 45)
	)
	(tile 54 127 INT_X50Y68 INT 1
		(primitive_site TIEOFF_X54Y68 TIEOFF internal 2)
	)
	(tile 54 128 INT_INTERFACE_X50Y68 INT_INTERFACE 0
	)
	(tile 54 129 NULL_X129Y72 NULL 0
	)
	(tile 54 130 INT_X51Y68 INT 1
		(primitive_site TIEOFF_X55Y68 TIEOFF internal 2)
	)
	(tile 54 131 CLBLM_X51Y68 CLBLM 2
		(primitive_site SLICE_X76Y68 SLICEM internal 50)
		(primitive_site SLICE_X77Y68 SLICEL internal 45)
	)
	(tile 54 132 INT_X52Y68 INT 1
		(primitive_site TIEOFF_X56Y68 TIEOFF internal 2)
	)
	(tile 54 133 CLBLM_X52Y68 CLBLM 2
		(primitive_site SLICE_X78Y68 SLICEM internal 50)
		(primitive_site SLICE_X79Y68 SLICEL internal 45)
	)
	(tile 54 134 INT_X53Y68 INT 1
		(primitive_site TIEOFF_X57Y68 TIEOFF internal 2)
	)
	(tile 54 135 INT_INTERFACE_X53Y68 INT_INTERFACE 0
	)
	(tile 54 136 NULL_X136Y72 NULL 0
	)
	(tile 54 137 VBRK_X53Y68 VBRK 0
	)
	(tile 54 138 INT_X54Y68 INT 1
		(primitive_site TIEOFF_X59Y68 TIEOFF internal 2)
	)
	(tile 54 139 CLBLM_X54Y68 CLBLM 2
		(primitive_site SLICE_X80Y68 SLICEM internal 50)
		(primitive_site SLICE_X81Y68 SLICEL internal 45)
	)
	(tile 54 140 INT_X55Y68 INT 1
		(primitive_site TIEOFF_X60Y68 TIEOFF internal 2)
	)
	(tile 54 141 CLBLM_X55Y68 CLBLM 2
		(primitive_site SLICE_X82Y68 SLICEM internal 50)
		(primitive_site SLICE_X83Y68 SLICEL internal 45)
	)
	(tile 54 142 INT_X56Y68 INT 1
		(primitive_site TIEOFF_X61Y68 TIEOFF internal 2)
	)
	(tile 54 143 CLBLM_X56Y68 CLBLM 2
		(primitive_site SLICE_X84Y68 SLICEM internal 50)
		(primitive_site SLICE_X85Y68 SLICEL internal 45)
	)
	(tile 54 144 INT_X57Y68 INT 1
		(primitive_site TIEOFF_X62Y68 TIEOFF internal 2)
	)
	(tile 54 145 CLBLM_X57Y68 CLBLM 2
		(primitive_site SLICE_X86Y68 SLICEM internal 50)
		(primitive_site SLICE_X87Y68 SLICEL internal 45)
	)
	(tile 54 146 INT_X58Y68 INT 1
		(primitive_site TIEOFF_X63Y68 TIEOFF internal 2)
	)
	(tile 54 147 INT_INTERFACE_X58Y68 INT_INTERFACE 0
	)
	(tile 54 148 NULL_X148Y72 NULL 0
	)
	(tile 54 149 VBRK_X58Y68 VBRK 0
	)
	(tile 54 150 INT_X59Y68 INT 1
		(primitive_site TIEOFF_X65Y68 TIEOFF internal 2)
	)
	(tile 54 151 CLBLM_X59Y68 CLBLM 2
		(primitive_site SLICE_X88Y68 SLICEM internal 50)
		(primitive_site SLICE_X89Y68 SLICEL internal 45)
	)
	(tile 54 152 INT_X60Y68 INT 1
		(primitive_site TIEOFF_X66Y68 TIEOFF internal 2)
	)
	(tile 54 153 CLBLM_X60Y68 CLBLM 2
		(primitive_site SLICE_X90Y68 SLICEM internal 50)
		(primitive_site SLICE_X91Y68 SLICEL internal 45)
	)
	(tile 54 154 INT_X61Y68 INT 1
		(primitive_site TIEOFF_X67Y68 TIEOFF internal 2)
	)
	(tile 54 155 INT_INTERFACE_X61Y68 INT_INTERFACE 0
	)
	(tile 54 156 NULL_X156Y72 NULL 0
	)
	(tile 54 157 INT_X62Y68 INT 1
		(primitive_site TIEOFF_X68Y68 TIEOFF internal 2)
	)
	(tile 54 158 CLBLM_X62Y68 CLBLM 2
		(primitive_site SLICE_X92Y68 SLICEM internal 50)
		(primitive_site SLICE_X93Y68 SLICEL internal 45)
	)
	(tile 54 159 INT_X63Y68 INT 1
		(primitive_site TIEOFF_X69Y68 TIEOFF internal 2)
	)
	(tile 54 160 CLBLL_X63Y68 CLBLL 2
		(primitive_site SLICE_X94Y68 SLICEL internal 45)
		(primitive_site SLICE_X95Y68 SLICEL internal 45)
	)
	(tile 54 161 VBRK_X63Y68 VBRK 0
	)
	(tile 54 162 INT_X64Y68 INT 1
		(primitive_site TIEOFF_X70Y68 TIEOFF internal 2)
	)
	(tile 54 163 CLBLM_X64Y68 CLBLM 2
		(primitive_site SLICE_X96Y68 SLICEM internal 50)
		(primitive_site SLICE_X97Y68 SLICEL internal 45)
	)
	(tile 54 164 INT_X65Y68 INT 1
		(primitive_site TIEOFF_X71Y68 TIEOFF internal 2)
	)
	(tile 54 165 CLBLL_X65Y68 CLBLL 2
		(primitive_site SLICE_X98Y68 SLICEL internal 45)
		(primitive_site SLICE_X99Y68 SLICEL internal 45)
	)
	(tile 54 166 INT_X66Y68 INT 1
		(primitive_site TIEOFF_X72Y68 TIEOFF internal 2)
	)
	(tile 54 167 CLBLL_X66Y68 CLBLL 2
		(primitive_site SLICE_X100Y68 SLICEL internal 45)
		(primitive_site SLICE_X101Y68 SLICEL internal 45)
	)
	(tile 54 168 INT_X67Y68 INT 1
		(primitive_site TIEOFF_X73Y68 TIEOFF internal 2)
	)
	(tile 54 169 CLBLM_X67Y68 CLBLM 2
		(primitive_site SLICE_X102Y68 SLICEM internal 50)
		(primitive_site SLICE_X103Y68 SLICEL internal 45)
	)
	(tile 54 170 INT_X68Y68 INT 1
		(primitive_site TIEOFF_X74Y68 TIEOFF internal 2)
	)
	(tile 54 171 CLBLL_X68Y68 CLBLL 2
		(primitive_site SLICE_X104Y68 SLICEL internal 45)
		(primitive_site SLICE_X105Y68 SLICEL internal 45)
	)
	(tile 54 172 INT_X69Y68 INT 1
		(primitive_site TIEOFF_X75Y68 TIEOFF internal 2)
	)
	(tile 54 173 INT_INTERFACE_X69Y68 INT_INTERFACE 0
	)
	(tile 54 174 NULL_X174Y72 NULL 0
	)
	(tile 54 175 INT_X70Y68 INT 1
		(primitive_site TIEOFF_X76Y68 TIEOFF internal 2)
	)
	(tile 54 176 GTX_INT_INTERFACE_X70Y68 GTX_INT_INTERFACE 0
	)
	(tile 54 177 R_TERM_INT_X70Y68 R_TERM_INT 0
	)
	(tile 54 178 NULL_X178Y72 NULL 0
	)
	(tile 55 0 NULL_X0Y71 NULL 0
	)
	(tile 55 1 NULL_X1Y71 NULL 0
	)
	(tile 55 2 L_TERM_INT_X0Y67 L_TERM_INT 0
	)
	(tile 55 3 INT_X0Y67 INT 1
		(primitive_site TIEOFF_X0Y67 TIEOFF internal 2)
	)
	(tile 55 4 IOI_L_INT_INTERFACE_X0Y67 IOI_L_INT_INTERFACE 0
	)
	(tile 55 5 VBRK_X0Y67 VBRK 0
	)
	(tile 55 6 INT_X1Y67 INT 1
		(primitive_site TIEOFF_X1Y67 TIEOFF internal 2)
	)
	(tile 55 7 CLBLM_X1Y67 CLBLM 2
		(primitive_site SLICE_X0Y67 SLICEM internal 50)
		(primitive_site SLICE_X1Y67 SLICEL internal 45)
	)
	(tile 55 8 INT_X2Y67 INT 1
		(primitive_site TIEOFF_X2Y67 TIEOFF internal 2)
	)
	(tile 55 9 CLBLL_X2Y67 CLBLL 2
		(primitive_site SLICE_X2Y67 SLICEL internal 45)
		(primitive_site SLICE_X3Y67 SLICEL internal 45)
	)
	(tile 55 10 INT_X3Y67 INT 1
		(primitive_site TIEOFF_X3Y67 TIEOFF internal 2)
	)
	(tile 55 11 CLBLM_X3Y67 CLBLM 2
		(primitive_site SLICE_X4Y67 SLICEM internal 50)
		(primitive_site SLICE_X5Y67 SLICEL internal 45)
	)
	(tile 55 12 INT_X4Y67 INT 1
		(primitive_site TIEOFF_X4Y67 TIEOFF internal 2)
	)
	(tile 55 13 CLBLL_X4Y67 CLBLL 2
		(primitive_site SLICE_X6Y67 SLICEL internal 45)
		(primitive_site SLICE_X7Y67 SLICEL internal 45)
	)
	(tile 55 14 INT_X5Y67 INT 1
		(primitive_site TIEOFF_X5Y67 TIEOFF internal 2)
	)
	(tile 55 15 INT_INTERFACE_X5Y67 INT_INTERFACE 0
	)
	(tile 55 16 NULL_X16Y71 NULL 0
	)
	(tile 55 17 INT_X6Y67 INT 1
		(primitive_site TIEOFF_X6Y67 TIEOFF internal 2)
	)
	(tile 55 18 CLBLM_X6Y67 CLBLM 2
		(primitive_site SLICE_X8Y67 SLICEM internal 50)
		(primitive_site SLICE_X9Y67 SLICEL internal 45)
	)
	(tile 55 19 INT_X7Y67 INT 1
		(primitive_site TIEOFF_X7Y67 TIEOFF internal 2)
	)
	(tile 55 20 CLBLM_X7Y67 CLBLM 2
		(primitive_site SLICE_X10Y67 SLICEM internal 50)
		(primitive_site SLICE_X11Y67 SLICEL internal 45)
	)
	(tile 55 21 VBRK_X7Y67 VBRK 0
	)
	(tile 55 22 INT_X8Y67 INT 1
		(primitive_site TIEOFF_X8Y67 TIEOFF internal 2)
	)
	(tile 55 23 INT_INTERFACE_X8Y67 INT_INTERFACE 0
	)
	(tile 55 24 NULL_X24Y71 NULL 0
	)
	(tile 55 25 INT_X9Y67 INT 1
		(primitive_site TIEOFF_X10Y67 TIEOFF internal 2)
	)
	(tile 55 26 CLBLM_X9Y67 CLBLM 2
		(primitive_site SLICE_X12Y67 SLICEM internal 50)
		(primitive_site SLICE_X13Y67 SLICEL internal 45)
	)
	(tile 55 27 INT_X10Y67 INT 1
		(primitive_site TIEOFF_X11Y67 TIEOFF internal 2)
	)
	(tile 55 28 CLBLM_X10Y67 CLBLM 2
		(primitive_site SLICE_X14Y67 SLICEM internal 50)
		(primitive_site SLICE_X15Y67 SLICEL internal 45)
	)
	(tile 55 29 INT_X11Y67 INT 1
		(primitive_site TIEOFF_X12Y67 TIEOFF internal 2)
	)
	(tile 55 30 CLBLM_X11Y67 CLBLM 2
		(primitive_site SLICE_X16Y67 SLICEM internal 50)
		(primitive_site SLICE_X17Y67 SLICEL internal 45)
	)
	(tile 55 31 INT_X12Y67 INT 1
		(primitive_site TIEOFF_X13Y67 TIEOFF internal 2)
	)
	(tile 55 32 CLBLM_X12Y67 CLBLM 2
		(primitive_site SLICE_X18Y67 SLICEM internal 50)
		(primitive_site SLICE_X19Y67 SLICEL internal 45)
	)
	(tile 55 33 VBRK_X12Y67 VBRK 0
	)
	(tile 55 34 INT_X13Y67 INT 1
		(primitive_site TIEOFF_X14Y67 TIEOFF internal 2)
	)
	(tile 55 35 INT_INTERFACE_X13Y67 INT_INTERFACE 0
	)
	(tile 55 36 NULL_X36Y71 NULL 0
	)
	(tile 55 37 INT_X14Y67 INT 1
		(primitive_site TIEOFF_X16Y67 TIEOFF internal 2)
	)
	(tile 55 38 CLBLM_X14Y67 CLBLM 2
		(primitive_site SLICE_X20Y67 SLICEM internal 50)
		(primitive_site SLICE_X21Y67 SLICEL internal 45)
	)
	(tile 55 39 INT_X15Y67 INT 1
		(primitive_site TIEOFF_X17Y67 TIEOFF internal 2)
	)
	(tile 55 40 CLBLM_X15Y67 CLBLM 2
		(primitive_site SLICE_X22Y67 SLICEM internal 50)
		(primitive_site SLICE_X23Y67 SLICEL internal 45)
	)
	(tile 55 41 INT_X16Y67 INT 1
		(primitive_site TIEOFF_X18Y67 TIEOFF internal 2)
	)
	(tile 55 42 INT_INTERFACE_X16Y67 INT_INTERFACE 0
	)
	(tile 55 43 NULL_X43Y71 NULL 0
	)
	(tile 55 44 INT_X17Y67 INT 1
		(primitive_site TIEOFF_X19Y67 TIEOFF internal 2)
	)
	(tile 55 45 CLBLM_X17Y67 CLBLM 2
		(primitive_site SLICE_X24Y67 SLICEM internal 50)
		(primitive_site SLICE_X25Y67 SLICEL internal 45)
	)
	(tile 55 46 INT_X18Y67 INT 1
		(primitive_site TIEOFF_X20Y67 TIEOFF internal 2)
	)
	(tile 55 47 CLBLM_X18Y67 CLBLM 2
		(primitive_site SLICE_X26Y67 SLICEM internal 50)
		(primitive_site SLICE_X27Y67 SLICEL internal 45)
	)
	(tile 55 48 VBRK_X18Y67 VBRK 0
	)
	(tile 55 49 INT_X19Y67 INT 1
		(primitive_site TIEOFF_X21Y67 TIEOFF internal 2)
	)
	(tile 55 50 INT_INTERFACE_X19Y67 INT_INTERFACE 0
	)
	(tile 55 51 NULL_X51Y71 NULL 0
	)
	(tile 55 52 INT_X20Y67 INT 1
		(primitive_site TIEOFF_X23Y67 TIEOFF internal 2)
	)
	(tile 55 53 CLBLM_X20Y67 CLBLM 2
		(primitive_site SLICE_X28Y67 SLICEM internal 50)
		(primitive_site SLICE_X29Y67 SLICEL internal 45)
	)
	(tile 55 54 INT_X21Y67 INT 1
		(primitive_site TIEOFF_X24Y67 TIEOFF internal 2)
	)
	(tile 55 55 CLBLM_X21Y67 CLBLM 2
		(primitive_site SLICE_X30Y67 SLICEM internal 50)
		(primitive_site SLICE_X31Y67 SLICEL internal 45)
	)
	(tile 55 56 INT_X22Y67 INT 1
		(primitive_site TIEOFF_X25Y67 TIEOFF internal 2)
	)
	(tile 55 57 INT_INTERFACE_X22Y67 INT_INTERFACE 0
	)
	(tile 55 58 NULL_X58Y71 NULL 0
	)
	(tile 55 59 INT_X23Y67 INT 1
		(primitive_site TIEOFF_X26Y67 TIEOFF internal 2)
	)
	(tile 55 60 CLBLM_X23Y67 CLBLM 2
		(primitive_site SLICE_X32Y67 SLICEM internal 50)
		(primitive_site SLICE_X33Y67 SLICEL internal 45)
	)
	(tile 55 61 INT_X24Y67 INT 1
		(primitive_site TIEOFF_X27Y67 TIEOFF internal 2)
	)
	(tile 55 62 CLBLL_X24Y67 CLBLL 2
		(primitive_site SLICE_X34Y67 SLICEL internal 45)
		(primitive_site SLICE_X35Y67 SLICEL internal 45)
	)
	(tile 55 63 VBRK_X24Y67 VBRK 0
	)
	(tile 55 64 NULL_X64Y71 NULL 0
	)
	(tile 55 65 NULL_X65Y71 NULL 0
	)
	(tile 55 66 INT_X25Y67 INT 1
		(primitive_site TIEOFF_X28Y67 TIEOFF internal 2)
	)
	(tile 55 67 IOI_L_INT_INTERFACE_X25Y67 IOI_L_INT_INTERFACE 0
	)
	(tile 55 68 VBRK_X25Y67 VBRK 0
	)
	(tile 55 69 INT_X26Y67 INT 1
		(primitive_site TIEOFF_X29Y67 TIEOFF internal 2)
	)
	(tile 55 70 CLBLM_X26Y67 CLBLM 2
		(primitive_site SLICE_X36Y67 SLICEM internal 50)
		(primitive_site SLICE_X37Y67 SLICEL internal 45)
	)
	(tile 55 71 INT_X27Y67 INT 1
		(primitive_site TIEOFF_X30Y67 TIEOFF internal 2)
	)
	(tile 55 72 CLBLL_X27Y67 CLBLL 2
		(primitive_site SLICE_X38Y67 SLICEL internal 45)
		(primitive_site SLICE_X39Y67 SLICEL internal 45)
	)
	(tile 55 73 INT_X28Y67 INT 1
		(primitive_site TIEOFF_X31Y67 TIEOFF internal 2)
	)
	(tile 55 74 CLBLM_X28Y67 CLBLM 2
		(primitive_site SLICE_X40Y67 SLICEM internal 50)
		(primitive_site SLICE_X41Y67 SLICEL internal 45)
	)
	(tile 55 75 INT_X29Y67 INT 1
		(primitive_site TIEOFF_X32Y67 TIEOFF internal 2)
	)
	(tile 55 76 CLBLL_X29Y67 CLBLL 2
		(primitive_site SLICE_X42Y67 SLICEL internal 45)
		(primitive_site SLICE_X43Y67 SLICEL internal 45)
	)
	(tile 55 77 VBRK_X29Y67 VBRK 0
	)
	(tile 55 78 CENTER_SPACE2_X78Y71 CENTER_SPACE2 0
	)
	(tile 55 79 CENTER_SPACE1_X79Y71 CENTER_SPACE1 0
	)
	(tile 55 80 CENTER_SPACE2_X80Y71 CENTER_SPACE2 0
	)
	(tile 55 81 CENTER_SPACE1_X81Y71 CENTER_SPACE1 0
	)
	(tile 55 82 CENTER_SPACE2_X82Y71 CENTER_SPACE2 0
	)
	(tile 55 83 CENTER_SPACE1_X83Y71 CENTER_SPACE1 0
	)
	(tile 55 84 CENTER_SPACE2_X84Y71 CENTER_SPACE2 0
	)
	(tile 55 85 CENTER_SPACE1_X85Y71 CENTER_SPACE1 0
	)
	(tile 55 86 CENTER_SPACE2_X86Y71 CENTER_SPACE2 0
	)
	(tile 55 87 CENTER_SPACE1_X87Y71 CENTER_SPACE1 0
	)
	(tile 55 88 CENTER_SPACE2_X88Y71 CENTER_SPACE2 0
	)
	(tile 55 89 NULL_X89Y71 NULL 0
	)
	(tile 55 90 VFRAME_X89Y71 VFRAME 0
	)
	(tile 55 91 INT_X36Y67 INT 1
		(primitive_site TIEOFF_X39Y67 TIEOFF internal 2)
	)
	(tile 55 92 INT_INTERFACE_X36Y67 INT_INTERFACE 0
	)
	(tile 55 93 NULL_X93Y71 NULL 0
	)
	(tile 55 94 INT_X37Y67 INT 1
		(primitive_site TIEOFF_X40Y67 TIEOFF internal 2)
	)
	(tile 55 95 CLBLM_X37Y67 CLBLM 2
		(primitive_site SLICE_X56Y67 SLICEM internal 50)
		(primitive_site SLICE_X57Y67 SLICEL internal 45)
	)
	(tile 55 96 INT_X38Y67 INT 1
		(primitive_site TIEOFF_X41Y67 TIEOFF internal 2)
	)
	(tile 55 97 CLBLL_X38Y67 CLBLL 2
		(primitive_site SLICE_X58Y67 SLICEL internal 45)
		(primitive_site SLICE_X59Y67 SLICEL internal 45)
	)
	(tile 55 98 INT_X39Y67 INT 1
		(primitive_site TIEOFF_X42Y67 TIEOFF internal 2)
	)
	(tile 55 99 CLBLM_X39Y67 CLBLM 2
		(primitive_site SLICE_X60Y67 SLICEM internal 50)
		(primitive_site SLICE_X61Y67 SLICEL internal 45)
	)
	(tile 55 100 INT_X40Y67 INT 1
		(primitive_site TIEOFF_X43Y67 TIEOFF internal 2)
	)
	(tile 55 101 CLBLL_X40Y67 CLBLL 2
		(primitive_site SLICE_X62Y67 SLICEL internal 45)
		(primitive_site SLICE_X63Y67 SLICEL internal 45)
	)
	(tile 55 102 VBRK_X40Y67 VBRK 0
	)
	(tile 55 103 INT_X41Y67 INT 1
		(primitive_site TIEOFF_X44Y67 TIEOFF internal 2)
	)
	(tile 55 104 INT_INTERFACE_X41Y67 INT_INTERFACE 0
	)
	(tile 55 105 NULL_X105Y71 NULL 0
	)
	(tile 55 106 NULL_X106Y71 NULL 0
	)
	(tile 55 107 VBRK_X106Y71 VBRK 0
	)
	(tile 55 108 INT_X42Y67 INT 1
		(primitive_site TIEOFF_X45Y67 TIEOFF internal 2)
	)
	(tile 55 109 CLBLM_X42Y67 CLBLM 2
		(primitive_site SLICE_X64Y67 SLICEM internal 50)
		(primitive_site SLICE_X65Y67 SLICEL internal 45)
	)
	(tile 55 110 INT_X43Y67 INT 1
		(primitive_site TIEOFF_X46Y67 TIEOFF internal 2)
	)
	(tile 55 111 CLBLL_X43Y67 CLBLL 2
		(primitive_site SLICE_X66Y67 SLICEL internal 45)
		(primitive_site SLICE_X67Y67 SLICEL internal 45)
	)
	(tile 55 112 INT_X44Y67 INT 1
		(primitive_site TIEOFF_X47Y67 TIEOFF internal 2)
	)
	(tile 55 113 INT_INTERFACE_X44Y67 INT_INTERFACE 0
	)
	(tile 55 114 NULL_X114Y71 NULL 0
	)
	(tile 55 115 INT_X45Y67 INT 1
		(primitive_site TIEOFF_X48Y67 TIEOFF internal 2)
	)
	(tile 55 116 CLBLM_X45Y67 CLBLM 2
		(primitive_site SLICE_X68Y67 SLICEM internal 50)
		(primitive_site SLICE_X69Y67 SLICEL internal 45)
	)
	(tile 55 117 INT_X46Y67 INT 1
		(primitive_site TIEOFF_X49Y67 TIEOFF internal 2)
	)
	(tile 55 118 CLBLM_X46Y67 CLBLM 2
		(primitive_site SLICE_X70Y67 SLICEM internal 50)
		(primitive_site SLICE_X71Y67 SLICEL internal 45)
	)
	(tile 55 119 INT_X47Y67 INT 1
		(primitive_site TIEOFF_X50Y67 TIEOFF internal 2)
	)
	(tile 55 120 INT_INTERFACE_X47Y67 INT_INTERFACE 0
	)
	(tile 55 121 NULL_X121Y71 NULL 0
	)
	(tile 55 122 VBRK_X47Y67 VBRK 0
	)
	(tile 55 123 INT_X48Y67 INT 1
		(primitive_site TIEOFF_X52Y67 TIEOFF internal 2)
	)
	(tile 55 124 CLBLM_X48Y67 CLBLM 2
		(primitive_site SLICE_X72Y67 SLICEM internal 50)
		(primitive_site SLICE_X73Y67 SLICEL internal 45)
	)
	(tile 55 125 INT_X49Y67 INT 1
		(primitive_site TIEOFF_X53Y67 TIEOFF internal 2)
	)
	(tile 55 126 CLBLM_X49Y67 CLBLM 2
		(primitive_site SLICE_X74Y67 SLICEM internal 50)
		(primitive_site SLICE_X75Y67 SLICEL internal 45)
	)
	(tile 55 127 INT_X50Y67 INT 1
		(primitive_site TIEOFF_X54Y67 TIEOFF internal 2)
	)
	(tile 55 128 INT_INTERFACE_X50Y67 INT_INTERFACE 0
	)
	(tile 55 129 NULL_X129Y71 NULL 0
	)
	(tile 55 130 INT_X51Y67 INT 1
		(primitive_site TIEOFF_X55Y67 TIEOFF internal 2)
	)
	(tile 55 131 CLBLM_X51Y67 CLBLM 2
		(primitive_site SLICE_X76Y67 SLICEM internal 50)
		(primitive_site SLICE_X77Y67 SLICEL internal 45)
	)
	(tile 55 132 INT_X52Y67 INT 1
		(primitive_site TIEOFF_X56Y67 TIEOFF internal 2)
	)
	(tile 55 133 CLBLM_X52Y67 CLBLM 2
		(primitive_site SLICE_X78Y67 SLICEM internal 50)
		(primitive_site SLICE_X79Y67 SLICEL internal 45)
	)
	(tile 55 134 INT_X53Y67 INT 1
		(primitive_site TIEOFF_X57Y67 TIEOFF internal 2)
	)
	(tile 55 135 INT_INTERFACE_X53Y67 INT_INTERFACE 0
	)
	(tile 55 136 NULL_X136Y71 NULL 0
	)
	(tile 55 137 VBRK_X53Y67 VBRK 0
	)
	(tile 55 138 INT_X54Y67 INT 1
		(primitive_site TIEOFF_X59Y67 TIEOFF internal 2)
	)
	(tile 55 139 CLBLM_X54Y67 CLBLM 2
		(primitive_site SLICE_X80Y67 SLICEM internal 50)
		(primitive_site SLICE_X81Y67 SLICEL internal 45)
	)
	(tile 55 140 INT_X55Y67 INT 1
		(primitive_site TIEOFF_X60Y67 TIEOFF internal 2)
	)
	(tile 55 141 CLBLM_X55Y67 CLBLM 2
		(primitive_site SLICE_X82Y67 SLICEM internal 50)
		(primitive_site SLICE_X83Y67 SLICEL internal 45)
	)
	(tile 55 142 INT_X56Y67 INT 1
		(primitive_site TIEOFF_X61Y67 TIEOFF internal 2)
	)
	(tile 55 143 CLBLM_X56Y67 CLBLM 2
		(primitive_site SLICE_X84Y67 SLICEM internal 50)
		(primitive_site SLICE_X85Y67 SLICEL internal 45)
	)
	(tile 55 144 INT_X57Y67 INT 1
		(primitive_site TIEOFF_X62Y67 TIEOFF internal 2)
	)
	(tile 55 145 CLBLM_X57Y67 CLBLM 2
		(primitive_site SLICE_X86Y67 SLICEM internal 50)
		(primitive_site SLICE_X87Y67 SLICEL internal 45)
	)
	(tile 55 146 INT_X58Y67 INT 1
		(primitive_site TIEOFF_X63Y67 TIEOFF internal 2)
	)
	(tile 55 147 INT_INTERFACE_X58Y67 INT_INTERFACE 0
	)
	(tile 55 148 NULL_X148Y71 NULL 0
	)
	(tile 55 149 VBRK_X58Y67 VBRK 0
	)
	(tile 55 150 INT_X59Y67 INT 1
		(primitive_site TIEOFF_X65Y67 TIEOFF internal 2)
	)
	(tile 55 151 CLBLM_X59Y67 CLBLM 2
		(primitive_site SLICE_X88Y67 SLICEM internal 50)
		(primitive_site SLICE_X89Y67 SLICEL internal 45)
	)
	(tile 55 152 INT_X60Y67 INT 1
		(primitive_site TIEOFF_X66Y67 TIEOFF internal 2)
	)
	(tile 55 153 CLBLM_X60Y67 CLBLM 2
		(primitive_site SLICE_X90Y67 SLICEM internal 50)
		(primitive_site SLICE_X91Y67 SLICEL internal 45)
	)
	(tile 55 154 INT_X61Y67 INT 1
		(primitive_site TIEOFF_X67Y67 TIEOFF internal 2)
	)
	(tile 55 155 INT_INTERFACE_X61Y67 INT_INTERFACE 0
	)
	(tile 55 156 NULL_X156Y71 NULL 0
	)
	(tile 55 157 INT_X62Y67 INT 1
		(primitive_site TIEOFF_X68Y67 TIEOFF internal 2)
	)
	(tile 55 158 CLBLM_X62Y67 CLBLM 2
		(primitive_site SLICE_X92Y67 SLICEM internal 50)
		(primitive_site SLICE_X93Y67 SLICEL internal 45)
	)
	(tile 55 159 INT_X63Y67 INT 1
		(primitive_site TIEOFF_X69Y67 TIEOFF internal 2)
	)
	(tile 55 160 CLBLL_X63Y67 CLBLL 2
		(primitive_site SLICE_X94Y67 SLICEL internal 45)
		(primitive_site SLICE_X95Y67 SLICEL internal 45)
	)
	(tile 55 161 VBRK_X63Y67 VBRK 0
	)
	(tile 55 162 INT_X64Y67 INT 1
		(primitive_site TIEOFF_X70Y67 TIEOFF internal 2)
	)
	(tile 55 163 CLBLM_X64Y67 CLBLM 2
		(primitive_site SLICE_X96Y67 SLICEM internal 50)
		(primitive_site SLICE_X97Y67 SLICEL internal 45)
	)
	(tile 55 164 INT_X65Y67 INT 1
		(primitive_site TIEOFF_X71Y67 TIEOFF internal 2)
	)
	(tile 55 165 CLBLL_X65Y67 CLBLL 2
		(primitive_site SLICE_X98Y67 SLICEL internal 45)
		(primitive_site SLICE_X99Y67 SLICEL internal 45)
	)
	(tile 55 166 INT_X66Y67 INT 1
		(primitive_site TIEOFF_X72Y67 TIEOFF internal 2)
	)
	(tile 55 167 CLBLL_X66Y67 CLBLL 2
		(primitive_site SLICE_X100Y67 SLICEL internal 45)
		(primitive_site SLICE_X101Y67 SLICEL internal 45)
	)
	(tile 55 168 INT_X67Y67 INT 1
		(primitive_site TIEOFF_X73Y67 TIEOFF internal 2)
	)
	(tile 55 169 CLBLM_X67Y67 CLBLM 2
		(primitive_site SLICE_X102Y67 SLICEM internal 50)
		(primitive_site SLICE_X103Y67 SLICEL internal 45)
	)
	(tile 55 170 INT_X68Y67 INT 1
		(primitive_site TIEOFF_X74Y67 TIEOFF internal 2)
	)
	(tile 55 171 CLBLL_X68Y67 CLBLL 2
		(primitive_site SLICE_X104Y67 SLICEL internal 45)
		(primitive_site SLICE_X105Y67 SLICEL internal 45)
	)
	(tile 55 172 INT_X69Y67 INT 1
		(primitive_site TIEOFF_X75Y67 TIEOFF internal 2)
	)
	(tile 55 173 INT_INTERFACE_X69Y67 INT_INTERFACE 0
	)
	(tile 55 174 NULL_X174Y71 NULL 0
	)
	(tile 55 175 INT_X70Y67 INT 1
		(primitive_site TIEOFF_X76Y67 TIEOFF internal 2)
	)
	(tile 55 176 GTX_INT_INTERFACE_X70Y67 GTX_INT_INTERFACE 0
	)
	(tile 55 177 R_TERM_INT_X70Y67 R_TERM_INT 0
	)
	(tile 55 178 NULL_X178Y71 NULL 0
	)
	(tile 56 0 LIOB_X0Y66 LIOB 2
		(primitive_site L17 IOBS bonded 13)
		(primitive_site K17 IOBM bonded 13)
	)
	(tile 56 1 LIOI_X0Y66 LIOI 6
		(primitive_site IODELAY_X0Y66 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y66 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y67 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y67 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y67 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y66 OLOGICE1 internal 32)
	)
	(tile 56 2 L_TERM_INT_X0Y66 L_TERM_INT 0
	)
	(tile 56 3 INT_X0Y66 INT 1
		(primitive_site TIEOFF_X0Y66 TIEOFF internal 2)
	)
	(tile 56 4 IOI_L_INT_INTERFACE_X0Y66 IOI_L_INT_INTERFACE 0
	)
	(tile 56 5 VBRK_X0Y66 VBRK 0
	)
	(tile 56 6 INT_X1Y66 INT 1
		(primitive_site TIEOFF_X1Y66 TIEOFF internal 2)
	)
	(tile 56 7 CLBLM_X1Y66 CLBLM 2
		(primitive_site SLICE_X0Y66 SLICEM internal 50)
		(primitive_site SLICE_X1Y66 SLICEL internal 45)
	)
	(tile 56 8 INT_X2Y66 INT 1
		(primitive_site TIEOFF_X2Y66 TIEOFF internal 2)
	)
	(tile 56 9 CLBLL_X2Y66 CLBLL 2
		(primitive_site SLICE_X2Y66 SLICEL internal 45)
		(primitive_site SLICE_X3Y66 SLICEL internal 45)
	)
	(tile 56 10 INT_X3Y66 INT 1
		(primitive_site TIEOFF_X3Y66 TIEOFF internal 2)
	)
	(tile 56 11 CLBLM_X3Y66 CLBLM 2
		(primitive_site SLICE_X4Y66 SLICEM internal 50)
		(primitive_site SLICE_X5Y66 SLICEL internal 45)
	)
	(tile 56 12 INT_X4Y66 INT 1
		(primitive_site TIEOFF_X4Y66 TIEOFF internal 2)
	)
	(tile 56 13 CLBLL_X4Y66 CLBLL 2
		(primitive_site SLICE_X6Y66 SLICEL internal 45)
		(primitive_site SLICE_X7Y66 SLICEL internal 45)
	)
	(tile 56 14 INT_X5Y66 INT 1
		(primitive_site TIEOFF_X5Y66 TIEOFF internal 2)
	)
	(tile 56 15 INT_INTERFACE_X5Y66 INT_INTERFACE 0
	)
	(tile 56 16 NULL_X16Y70 NULL 0
	)
	(tile 56 17 INT_X6Y66 INT 1
		(primitive_site TIEOFF_X6Y66 TIEOFF internal 2)
	)
	(tile 56 18 CLBLM_X6Y66 CLBLM 2
		(primitive_site SLICE_X8Y66 SLICEM internal 50)
		(primitive_site SLICE_X9Y66 SLICEL internal 45)
	)
	(tile 56 19 INT_X7Y66 INT 1
		(primitive_site TIEOFF_X7Y66 TIEOFF internal 2)
	)
	(tile 56 20 CLBLM_X7Y66 CLBLM 2
		(primitive_site SLICE_X10Y66 SLICEM internal 50)
		(primitive_site SLICE_X11Y66 SLICEL internal 45)
	)
	(tile 56 21 VBRK_X7Y66 VBRK 0
	)
	(tile 56 22 INT_X8Y66 INT 1
		(primitive_site TIEOFF_X8Y66 TIEOFF internal 2)
	)
	(tile 56 23 INT_INTERFACE_X8Y66 INT_INTERFACE 0
	)
	(tile 56 24 NULL_X24Y70 NULL 0
	)
	(tile 56 25 INT_X9Y66 INT 1
		(primitive_site TIEOFF_X10Y66 TIEOFF internal 2)
	)
	(tile 56 26 CLBLM_X9Y66 CLBLM 2
		(primitive_site SLICE_X12Y66 SLICEM internal 50)
		(primitive_site SLICE_X13Y66 SLICEL internal 45)
	)
	(tile 56 27 INT_X10Y66 INT 1
		(primitive_site TIEOFF_X11Y66 TIEOFF internal 2)
	)
	(tile 56 28 CLBLM_X10Y66 CLBLM 2
		(primitive_site SLICE_X14Y66 SLICEM internal 50)
		(primitive_site SLICE_X15Y66 SLICEL internal 45)
	)
	(tile 56 29 INT_X11Y66 INT 1
		(primitive_site TIEOFF_X12Y66 TIEOFF internal 2)
	)
	(tile 56 30 CLBLM_X11Y66 CLBLM 2
		(primitive_site SLICE_X16Y66 SLICEM internal 50)
		(primitive_site SLICE_X17Y66 SLICEL internal 45)
	)
	(tile 56 31 INT_X12Y66 INT 1
		(primitive_site TIEOFF_X13Y66 TIEOFF internal 2)
	)
	(tile 56 32 CLBLM_X12Y66 CLBLM 2
		(primitive_site SLICE_X18Y66 SLICEM internal 50)
		(primitive_site SLICE_X19Y66 SLICEL internal 45)
	)
	(tile 56 33 VBRK_X12Y66 VBRK 0
	)
	(tile 56 34 INT_X13Y66 INT 1
		(primitive_site TIEOFF_X14Y66 TIEOFF internal 2)
	)
	(tile 56 35 INT_INTERFACE_X13Y66 INT_INTERFACE 0
	)
	(tile 56 36 NULL_X36Y70 NULL 0
	)
	(tile 56 37 INT_X14Y66 INT 1
		(primitive_site TIEOFF_X16Y66 TIEOFF internal 2)
	)
	(tile 56 38 CLBLM_X14Y66 CLBLM 2
		(primitive_site SLICE_X20Y66 SLICEM internal 50)
		(primitive_site SLICE_X21Y66 SLICEL internal 45)
	)
	(tile 56 39 INT_X15Y66 INT 1
		(primitive_site TIEOFF_X17Y66 TIEOFF internal 2)
	)
	(tile 56 40 CLBLM_X15Y66 CLBLM 2
		(primitive_site SLICE_X22Y66 SLICEM internal 50)
		(primitive_site SLICE_X23Y66 SLICEL internal 45)
	)
	(tile 56 41 INT_X16Y66 INT 1
		(primitive_site TIEOFF_X18Y66 TIEOFF internal 2)
	)
	(tile 56 42 INT_INTERFACE_X16Y66 INT_INTERFACE 0
	)
	(tile 56 43 NULL_X43Y70 NULL 0
	)
	(tile 56 44 INT_X17Y66 INT 1
		(primitive_site TIEOFF_X19Y66 TIEOFF internal 2)
	)
	(tile 56 45 CLBLM_X17Y66 CLBLM 2
		(primitive_site SLICE_X24Y66 SLICEM internal 50)
		(primitive_site SLICE_X25Y66 SLICEL internal 45)
	)
	(tile 56 46 INT_X18Y66 INT 1
		(primitive_site TIEOFF_X20Y66 TIEOFF internal 2)
	)
	(tile 56 47 CLBLM_X18Y66 CLBLM 2
		(primitive_site SLICE_X26Y66 SLICEM internal 50)
		(primitive_site SLICE_X27Y66 SLICEL internal 45)
	)
	(tile 56 48 VBRK_X18Y66 VBRK 0
	)
	(tile 56 49 INT_X19Y66 INT 1
		(primitive_site TIEOFF_X21Y66 TIEOFF internal 2)
	)
	(tile 56 50 INT_INTERFACE_X19Y66 INT_INTERFACE 0
	)
	(tile 56 51 NULL_X51Y70 NULL 0
	)
	(tile 56 52 INT_X20Y66 INT 1
		(primitive_site TIEOFF_X23Y66 TIEOFF internal 2)
	)
	(tile 56 53 CLBLM_X20Y66 CLBLM 2
		(primitive_site SLICE_X28Y66 SLICEM internal 50)
		(primitive_site SLICE_X29Y66 SLICEL internal 45)
	)
	(tile 56 54 INT_X21Y66 INT 1
		(primitive_site TIEOFF_X24Y66 TIEOFF internal 2)
	)
	(tile 56 55 CLBLM_X21Y66 CLBLM 2
		(primitive_site SLICE_X30Y66 SLICEM internal 50)
		(primitive_site SLICE_X31Y66 SLICEL internal 45)
	)
	(tile 56 56 INT_X22Y66 INT 1
		(primitive_site TIEOFF_X25Y66 TIEOFF internal 2)
	)
	(tile 56 57 INT_INTERFACE_X22Y66 INT_INTERFACE 0
	)
	(tile 56 58 NULL_X58Y70 NULL 0
	)
	(tile 56 59 INT_X23Y66 INT 1
		(primitive_site TIEOFF_X26Y66 TIEOFF internal 2)
	)
	(tile 56 60 CLBLM_X23Y66 CLBLM 2
		(primitive_site SLICE_X32Y66 SLICEM internal 50)
		(primitive_site SLICE_X33Y66 SLICEL internal 45)
	)
	(tile 56 61 INT_X24Y66 INT 1
		(primitive_site TIEOFF_X27Y66 TIEOFF internal 2)
	)
	(tile 56 62 CLBLL_X24Y66 CLBLL 2
		(primitive_site SLICE_X34Y66 SLICEL internal 45)
		(primitive_site SLICE_X35Y66 SLICEL internal 45)
	)
	(tile 56 63 VBRK_X24Y66 VBRK 0
	)
	(tile 56 64 LIOB_FT_X25Y66 LIOB_FT 2
		(primitive_site E12 IOBS bonded 13)
		(primitive_site F12 IOBM bonded 13)
	)
	(tile 56 65 LIOI_X25Y66 LIOI 6
		(primitive_site IODELAY_X1Y66 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y66 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y67 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y67 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y67 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y66 OLOGICE1 internal 32)
	)
	(tile 56 66 INT_X25Y66 INT 1
		(primitive_site TIEOFF_X28Y66 TIEOFF internal 2)
	)
	(tile 56 67 IOI_L_INT_INTERFACE_X25Y66 IOI_L_INT_INTERFACE 0
	)
	(tile 56 68 VBRK_X25Y66 VBRK 0
	)
	(tile 56 69 INT_X26Y66 INT 1
		(primitive_site TIEOFF_X29Y66 TIEOFF internal 2)
	)
	(tile 56 70 CLBLM_X26Y66 CLBLM 2
		(primitive_site SLICE_X36Y66 SLICEM internal 50)
		(primitive_site SLICE_X37Y66 SLICEL internal 45)
	)
	(tile 56 71 INT_X27Y66 INT 1
		(primitive_site TIEOFF_X30Y66 TIEOFF internal 2)
	)
	(tile 56 72 CLBLL_X27Y66 CLBLL 2
		(primitive_site SLICE_X38Y66 SLICEL internal 45)
		(primitive_site SLICE_X39Y66 SLICEL internal 45)
	)
	(tile 56 73 INT_X28Y66 INT 1
		(primitive_site TIEOFF_X31Y66 TIEOFF internal 2)
	)
	(tile 56 74 CLBLM_X28Y66 CLBLM 2
		(primitive_site SLICE_X40Y66 SLICEM internal 50)
		(primitive_site SLICE_X41Y66 SLICEL internal 45)
	)
	(tile 56 75 INT_X29Y66 INT 1
		(primitive_site TIEOFF_X32Y66 TIEOFF internal 2)
	)
	(tile 56 76 CLBLL_X29Y66 CLBLL 2
		(primitive_site SLICE_X42Y66 SLICEL internal 45)
		(primitive_site SLICE_X43Y66 SLICEL internal 45)
	)
	(tile 56 77 VBRK_X29Y66 VBRK 0
	)
	(tile 56 78 CENTER_SPACE2_X78Y70 CENTER_SPACE2 0
	)
	(tile 56 79 CENTER_SPACE1_X79Y70 CENTER_SPACE1 0
	)
	(tile 56 80 CENTER_SPACE2_X80Y70 CENTER_SPACE2 0
	)
	(tile 56 81 CENTER_SPACE1_X81Y70 CENTER_SPACE1 0
	)
	(tile 56 82 CENTER_SPACE2_X82Y70 CENTER_SPACE2 0
	)
	(tile 56 83 CENTER_SPACE1_X83Y70 CENTER_SPACE1 0
	)
	(tile 56 84 CENTER_SPACE2_X84Y70 CENTER_SPACE2 0
	)
	(tile 56 85 CENTER_SPACE1_X85Y70 CENTER_SPACE1 0
	)
	(tile 56 86 CENTER_SPACE2_X86Y70 CENTER_SPACE2 0
	)
	(tile 56 87 CENTER_SPACE1_X87Y70 CENTER_SPACE1 0
	)
	(tile 56 88 CENTER_SPACE2_X88Y70 CENTER_SPACE2 0
	)
	(tile 56 89 NULL_X89Y70 NULL 0
	)
	(tile 56 90 VFRAME_X89Y70 VFRAME 0
	)
	(tile 56 91 INT_X36Y66 INT 1
		(primitive_site TIEOFF_X39Y66 TIEOFF internal 2)
	)
	(tile 56 92 INT_INTERFACE_X36Y66 INT_INTERFACE 0
	)
	(tile 56 93 NULL_X93Y70 NULL 0
	)
	(tile 56 94 INT_X37Y66 INT 1
		(primitive_site TIEOFF_X40Y66 TIEOFF internal 2)
	)
	(tile 56 95 CLBLM_X37Y66 CLBLM 2
		(primitive_site SLICE_X56Y66 SLICEM internal 50)
		(primitive_site SLICE_X57Y66 SLICEL internal 45)
	)
	(tile 56 96 INT_X38Y66 INT 1
		(primitive_site TIEOFF_X41Y66 TIEOFF internal 2)
	)
	(tile 56 97 CLBLL_X38Y66 CLBLL 2
		(primitive_site SLICE_X58Y66 SLICEL internal 45)
		(primitive_site SLICE_X59Y66 SLICEL internal 45)
	)
	(tile 56 98 INT_X39Y66 INT 1
		(primitive_site TIEOFF_X42Y66 TIEOFF internal 2)
	)
	(tile 56 99 CLBLM_X39Y66 CLBLM 2
		(primitive_site SLICE_X60Y66 SLICEM internal 50)
		(primitive_site SLICE_X61Y66 SLICEL internal 45)
	)
	(tile 56 100 INT_X40Y66 INT 1
		(primitive_site TIEOFF_X43Y66 TIEOFF internal 2)
	)
	(tile 56 101 CLBLL_X40Y66 CLBLL 2
		(primitive_site SLICE_X62Y66 SLICEL internal 45)
		(primitive_site SLICE_X63Y66 SLICEL internal 45)
	)
	(tile 56 102 VBRK_X40Y66 VBRK 0
	)
	(tile 56 103 INT_X41Y66 INT 1
		(primitive_site TIEOFF_X44Y66 TIEOFF internal 2)
	)
	(tile 56 104 INT_INTERFACE_X41Y66 INT_INTERFACE 0
	)
	(tile 56 105 RIOI_X41Y66 RIOI 6
		(primitive_site OLOGIC_X2Y66 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y66 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y66 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y67 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y67 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y67 ILOGICE1 internal 28)
	)
	(tile 56 106 RIOB_X41Y66 RIOB 2
		(primitive_site A6 IOBS bonded 13)
		(primitive_site A7 IOBM bonded 13)
	)
	(tile 56 107 VBRK_X41Y66 VBRK 0
	)
	(tile 56 108 INT_X42Y66 INT 1
		(primitive_site TIEOFF_X45Y66 TIEOFF internal 2)
	)
	(tile 56 109 CLBLM_X42Y66 CLBLM 2
		(primitive_site SLICE_X64Y66 SLICEM internal 50)
		(primitive_site SLICE_X65Y66 SLICEL internal 45)
	)
	(tile 56 110 INT_X43Y66 INT 1
		(primitive_site TIEOFF_X46Y66 TIEOFF internal 2)
	)
	(tile 56 111 CLBLL_X43Y66 CLBLL 2
		(primitive_site SLICE_X66Y66 SLICEL internal 45)
		(primitive_site SLICE_X67Y66 SLICEL internal 45)
	)
	(tile 56 112 INT_X44Y66 INT 1
		(primitive_site TIEOFF_X47Y66 TIEOFF internal 2)
	)
	(tile 56 113 INT_INTERFACE_X44Y66 INT_INTERFACE 0
	)
	(tile 56 114 NULL_X114Y70 NULL 0
	)
	(tile 56 115 INT_X45Y66 INT 1
		(primitive_site TIEOFF_X48Y66 TIEOFF internal 2)
	)
	(tile 56 116 CLBLM_X45Y66 CLBLM 2
		(primitive_site SLICE_X68Y66 SLICEM internal 50)
		(primitive_site SLICE_X69Y66 SLICEL internal 45)
	)
	(tile 56 117 INT_X46Y66 INT 1
		(primitive_site TIEOFF_X49Y66 TIEOFF internal 2)
	)
	(tile 56 118 CLBLM_X46Y66 CLBLM 2
		(primitive_site SLICE_X70Y66 SLICEM internal 50)
		(primitive_site SLICE_X71Y66 SLICEL internal 45)
	)
	(tile 56 119 INT_X47Y66 INT 1
		(primitive_site TIEOFF_X50Y66 TIEOFF internal 2)
	)
	(tile 56 120 INT_INTERFACE_X47Y66 INT_INTERFACE 0
	)
	(tile 56 121 NULL_X121Y70 NULL 0
	)
	(tile 56 122 VBRK_X47Y66 VBRK 0
	)
	(tile 56 123 INT_X48Y66 INT 1
		(primitive_site TIEOFF_X52Y66 TIEOFF internal 2)
	)
	(tile 56 124 CLBLM_X48Y66 CLBLM 2
		(primitive_site SLICE_X72Y66 SLICEM internal 50)
		(primitive_site SLICE_X73Y66 SLICEL internal 45)
	)
	(tile 56 125 INT_X49Y66 INT 1
		(primitive_site TIEOFF_X53Y66 TIEOFF internal 2)
	)
	(tile 56 126 CLBLM_X49Y66 CLBLM 2
		(primitive_site SLICE_X74Y66 SLICEM internal 50)
		(primitive_site SLICE_X75Y66 SLICEL internal 45)
	)
	(tile 56 127 INT_X50Y66 INT 1
		(primitive_site TIEOFF_X54Y66 TIEOFF internal 2)
	)
	(tile 56 128 INT_INTERFACE_X50Y66 INT_INTERFACE 0
	)
	(tile 56 129 NULL_X129Y70 NULL 0
	)
	(tile 56 130 INT_X51Y66 INT 1
		(primitive_site TIEOFF_X55Y66 TIEOFF internal 2)
	)
	(tile 56 131 CLBLM_X51Y66 CLBLM 2
		(primitive_site SLICE_X76Y66 SLICEM internal 50)
		(primitive_site SLICE_X77Y66 SLICEL internal 45)
	)
	(tile 56 132 INT_X52Y66 INT 1
		(primitive_site TIEOFF_X56Y66 TIEOFF internal 2)
	)
	(tile 56 133 CLBLM_X52Y66 CLBLM 2
		(primitive_site SLICE_X78Y66 SLICEM internal 50)
		(primitive_site SLICE_X79Y66 SLICEL internal 45)
	)
	(tile 56 134 INT_X53Y66 INT 1
		(primitive_site TIEOFF_X57Y66 TIEOFF internal 2)
	)
	(tile 56 135 INT_INTERFACE_X53Y66 INT_INTERFACE 0
	)
	(tile 56 136 NULL_X136Y70 NULL 0
	)
	(tile 56 137 VBRK_X53Y66 VBRK 0
	)
	(tile 56 138 INT_X54Y66 INT 1
		(primitive_site TIEOFF_X59Y66 TIEOFF internal 2)
	)
	(tile 56 139 CLBLM_X54Y66 CLBLM 2
		(primitive_site SLICE_X80Y66 SLICEM internal 50)
		(primitive_site SLICE_X81Y66 SLICEL internal 45)
	)
	(tile 56 140 INT_X55Y66 INT 1
		(primitive_site TIEOFF_X60Y66 TIEOFF internal 2)
	)
	(tile 56 141 CLBLM_X55Y66 CLBLM 2
		(primitive_site SLICE_X82Y66 SLICEM internal 50)
		(primitive_site SLICE_X83Y66 SLICEL internal 45)
	)
	(tile 56 142 INT_X56Y66 INT 1
		(primitive_site TIEOFF_X61Y66 TIEOFF internal 2)
	)
	(tile 56 143 CLBLM_X56Y66 CLBLM 2
		(primitive_site SLICE_X84Y66 SLICEM internal 50)
		(primitive_site SLICE_X85Y66 SLICEL internal 45)
	)
	(tile 56 144 INT_X57Y66 INT 1
		(primitive_site TIEOFF_X62Y66 TIEOFF internal 2)
	)
	(tile 56 145 CLBLM_X57Y66 CLBLM 2
		(primitive_site SLICE_X86Y66 SLICEM internal 50)
		(primitive_site SLICE_X87Y66 SLICEL internal 45)
	)
	(tile 56 146 INT_X58Y66 INT 1
		(primitive_site TIEOFF_X63Y66 TIEOFF internal 2)
	)
	(tile 56 147 INT_INTERFACE_X58Y66 INT_INTERFACE 0
	)
	(tile 56 148 NULL_X148Y70 NULL 0
	)
	(tile 56 149 VBRK_X58Y66 VBRK 0
	)
	(tile 56 150 INT_X59Y66 INT 1
		(primitive_site TIEOFF_X65Y66 TIEOFF internal 2)
	)
	(tile 56 151 CLBLM_X59Y66 CLBLM 2
		(primitive_site SLICE_X88Y66 SLICEM internal 50)
		(primitive_site SLICE_X89Y66 SLICEL internal 45)
	)
	(tile 56 152 INT_X60Y66 INT 1
		(primitive_site TIEOFF_X66Y66 TIEOFF internal 2)
	)
	(tile 56 153 CLBLM_X60Y66 CLBLM 2
		(primitive_site SLICE_X90Y66 SLICEM internal 50)
		(primitive_site SLICE_X91Y66 SLICEL internal 45)
	)
	(tile 56 154 INT_X61Y66 INT 1
		(primitive_site TIEOFF_X67Y66 TIEOFF internal 2)
	)
	(tile 56 155 INT_INTERFACE_X61Y66 INT_INTERFACE 0
	)
	(tile 56 156 NULL_X156Y70 NULL 0
	)
	(tile 56 157 INT_X62Y66 INT 1
		(primitive_site TIEOFF_X68Y66 TIEOFF internal 2)
	)
	(tile 56 158 CLBLM_X62Y66 CLBLM 2
		(primitive_site SLICE_X92Y66 SLICEM internal 50)
		(primitive_site SLICE_X93Y66 SLICEL internal 45)
	)
	(tile 56 159 INT_X63Y66 INT 1
		(primitive_site TIEOFF_X69Y66 TIEOFF internal 2)
	)
	(tile 56 160 CLBLL_X63Y66 CLBLL 2
		(primitive_site SLICE_X94Y66 SLICEL internal 45)
		(primitive_site SLICE_X95Y66 SLICEL internal 45)
	)
	(tile 56 161 VBRK_X63Y66 VBRK 0
	)
	(tile 56 162 INT_X64Y66 INT 1
		(primitive_site TIEOFF_X70Y66 TIEOFF internal 2)
	)
	(tile 56 163 CLBLM_X64Y66 CLBLM 2
		(primitive_site SLICE_X96Y66 SLICEM internal 50)
		(primitive_site SLICE_X97Y66 SLICEL internal 45)
	)
	(tile 56 164 INT_X65Y66 INT 1
		(primitive_site TIEOFF_X71Y66 TIEOFF internal 2)
	)
	(tile 56 165 CLBLL_X65Y66 CLBLL 2
		(primitive_site SLICE_X98Y66 SLICEL internal 45)
		(primitive_site SLICE_X99Y66 SLICEL internal 45)
	)
	(tile 56 166 INT_X66Y66 INT 1
		(primitive_site TIEOFF_X72Y66 TIEOFF internal 2)
	)
	(tile 56 167 CLBLL_X66Y66 CLBLL 2
		(primitive_site SLICE_X100Y66 SLICEL internal 45)
		(primitive_site SLICE_X101Y66 SLICEL internal 45)
	)
	(tile 56 168 INT_X67Y66 INT 1
		(primitive_site TIEOFF_X73Y66 TIEOFF internal 2)
	)
	(tile 56 169 CLBLM_X67Y66 CLBLM 2
		(primitive_site SLICE_X102Y66 SLICEM internal 50)
		(primitive_site SLICE_X103Y66 SLICEL internal 45)
	)
	(tile 56 170 INT_X68Y66 INT 1
		(primitive_site TIEOFF_X74Y66 TIEOFF internal 2)
	)
	(tile 56 171 CLBLL_X68Y66 CLBLL 2
		(primitive_site SLICE_X104Y66 SLICEL internal 45)
		(primitive_site SLICE_X105Y66 SLICEL internal 45)
	)
	(tile 56 172 INT_X69Y66 INT 1
		(primitive_site TIEOFF_X75Y66 TIEOFF internal 2)
	)
	(tile 56 173 INT_INTERFACE_X69Y66 INT_INTERFACE 0
	)
	(tile 56 174 NULL_X174Y70 NULL 0
	)
	(tile 56 175 INT_X70Y66 INT 1
		(primitive_site TIEOFF_X76Y66 TIEOFF internal 2)
	)
	(tile 56 176 GTX_INT_INTERFACE_X70Y66 GTX_INT_INTERFACE 0
	)
	(tile 56 177 R_TERM_INT_X70Y66 R_TERM_INT 0
	)
	(tile 56 178 NULL_X178Y70 NULL 0
	)
	(tile 57 0 NULL_X0Y69 NULL 0
	)
	(tile 57 1 NULL_X1Y69 NULL 0
	)
	(tile 57 2 L_TERM_INT_X0Y65 L_TERM_INT 0
	)
	(tile 57 3 INT_X0Y65 INT 1
		(primitive_site TIEOFF_X0Y65 TIEOFF internal 2)
	)
	(tile 57 4 IOI_L_INT_INTERFACE_X0Y65 IOI_L_INT_INTERFACE 0
	)
	(tile 57 5 VBRK_X0Y65 VBRK 0
	)
	(tile 57 6 INT_X1Y65 INT 1
		(primitive_site TIEOFF_X1Y65 TIEOFF internal 2)
	)
	(tile 57 7 CLBLM_X1Y65 CLBLM 2
		(primitive_site SLICE_X0Y65 SLICEM internal 50)
		(primitive_site SLICE_X1Y65 SLICEL internal 45)
	)
	(tile 57 8 INT_X2Y65 INT 1
		(primitive_site TIEOFF_X2Y65 TIEOFF internal 2)
	)
	(tile 57 9 CLBLL_X2Y65 CLBLL 2
		(primitive_site SLICE_X2Y65 SLICEL internal 45)
		(primitive_site SLICE_X3Y65 SLICEL internal 45)
	)
	(tile 57 10 INT_X3Y65 INT 1
		(primitive_site TIEOFF_X3Y65 TIEOFF internal 2)
	)
	(tile 57 11 CLBLM_X3Y65 CLBLM 2
		(primitive_site SLICE_X4Y65 SLICEM internal 50)
		(primitive_site SLICE_X5Y65 SLICEL internal 45)
	)
	(tile 57 12 INT_X4Y65 INT 1
		(primitive_site TIEOFF_X4Y65 TIEOFF internal 2)
	)
	(tile 57 13 CLBLL_X4Y65 CLBLL 2
		(primitive_site SLICE_X6Y65 SLICEL internal 45)
		(primitive_site SLICE_X7Y65 SLICEL internal 45)
	)
	(tile 57 14 INT_X5Y65 INT 1
		(primitive_site TIEOFF_X5Y65 TIEOFF internal 2)
	)
	(tile 57 15 INT_INTERFACE_X5Y65 INT_INTERFACE 0
	)
	(tile 57 16 BRAM_X5Y65 BRAM 3
		(primitive_site RAMB18_X0Y26 FIFO18E1 internal 158)
		(primitive_site RAMB18_X0Y27 RAMB18E1 internal 158)
		(primitive_site RAMB36_X0Y13 RAMBFIFO36E1 internal 356)
	)
	(tile 57 17 INT_X6Y65 INT 1
		(primitive_site TIEOFF_X6Y65 TIEOFF internal 2)
	)
	(tile 57 18 CLBLM_X6Y65 CLBLM 2
		(primitive_site SLICE_X8Y65 SLICEM internal 50)
		(primitive_site SLICE_X9Y65 SLICEL internal 45)
	)
	(tile 57 19 INT_X7Y65 INT 1
		(primitive_site TIEOFF_X7Y65 TIEOFF internal 2)
	)
	(tile 57 20 CLBLM_X7Y65 CLBLM 2
		(primitive_site SLICE_X10Y65 SLICEM internal 50)
		(primitive_site SLICE_X11Y65 SLICEL internal 45)
	)
	(tile 57 21 VBRK_X7Y65 VBRK 0
	)
	(tile 57 22 INT_X8Y65 INT 1
		(primitive_site TIEOFF_X8Y65 TIEOFF internal 2)
	)
	(tile 57 23 INT_INTERFACE_X8Y65 INT_INTERFACE 0
	)
	(tile 57 24 DSP_X8Y65 DSP 3
		(primitive_site DSP48_X0Y26 DSP48E1 internal 417)
		(primitive_site DSP48_X0Y27 DSP48E1 internal 417)
		(primitive_site TIEOFF_X9Y65 TIEOFF internal 2)
	)
	(tile 57 25 INT_X9Y65 INT 1
		(primitive_site TIEOFF_X10Y65 TIEOFF internal 2)
	)
	(tile 57 26 CLBLM_X9Y65 CLBLM 2
		(primitive_site SLICE_X12Y65 SLICEM internal 50)
		(primitive_site SLICE_X13Y65 SLICEL internal 45)
	)
	(tile 57 27 INT_X10Y65 INT 1
		(primitive_site TIEOFF_X11Y65 TIEOFF internal 2)
	)
	(tile 57 28 CLBLM_X10Y65 CLBLM 2
		(primitive_site SLICE_X14Y65 SLICEM internal 50)
		(primitive_site SLICE_X15Y65 SLICEL internal 45)
	)
	(tile 57 29 INT_X11Y65 INT 1
		(primitive_site TIEOFF_X12Y65 TIEOFF internal 2)
	)
	(tile 57 30 CLBLM_X11Y65 CLBLM 2
		(primitive_site SLICE_X16Y65 SLICEM internal 50)
		(primitive_site SLICE_X17Y65 SLICEL internal 45)
	)
	(tile 57 31 INT_X12Y65 INT 1
		(primitive_site TIEOFF_X13Y65 TIEOFF internal 2)
	)
	(tile 57 32 CLBLM_X12Y65 CLBLM 2
		(primitive_site SLICE_X18Y65 SLICEM internal 50)
		(primitive_site SLICE_X19Y65 SLICEL internal 45)
	)
	(tile 57 33 VBRK_X12Y65 VBRK 0
	)
	(tile 57 34 INT_X13Y65 INT 1
		(primitive_site TIEOFF_X14Y65 TIEOFF internal 2)
	)
	(tile 57 35 INT_INTERFACE_X13Y65 INT_INTERFACE 0
	)
	(tile 57 36 DSP_X13Y65 DSP 3
		(primitive_site DSP48_X1Y26 DSP48E1 internal 417)
		(primitive_site DSP48_X1Y27 DSP48E1 internal 417)
		(primitive_site TIEOFF_X15Y65 TIEOFF internal 2)
	)
	(tile 57 37 INT_X14Y65 INT 1
		(primitive_site TIEOFF_X16Y65 TIEOFF internal 2)
	)
	(tile 57 38 CLBLM_X14Y65 CLBLM 2
		(primitive_site SLICE_X20Y65 SLICEM internal 50)
		(primitive_site SLICE_X21Y65 SLICEL internal 45)
	)
	(tile 57 39 INT_X15Y65 INT 1
		(primitive_site TIEOFF_X17Y65 TIEOFF internal 2)
	)
	(tile 57 40 CLBLM_X15Y65 CLBLM 2
		(primitive_site SLICE_X22Y65 SLICEM internal 50)
		(primitive_site SLICE_X23Y65 SLICEL internal 45)
	)
	(tile 57 41 INT_X16Y65 INT 1
		(primitive_site TIEOFF_X18Y65 TIEOFF internal 2)
	)
	(tile 57 42 INT_INTERFACE_X16Y65 INT_INTERFACE 0
	)
	(tile 57 43 BRAM_X16Y65 BRAM 3
		(primitive_site RAMB18_X1Y26 FIFO18E1 internal 158)
		(primitive_site RAMB18_X1Y27 RAMB18E1 internal 158)
		(primitive_site RAMB36_X1Y13 RAMBFIFO36E1 internal 356)
	)
	(tile 57 44 INT_X17Y65 INT 1
		(primitive_site TIEOFF_X19Y65 TIEOFF internal 2)
	)
	(tile 57 45 CLBLM_X17Y65 CLBLM 2
		(primitive_site SLICE_X24Y65 SLICEM internal 50)
		(primitive_site SLICE_X25Y65 SLICEL internal 45)
	)
	(tile 57 46 INT_X18Y65 INT 1
		(primitive_site TIEOFF_X20Y65 TIEOFF internal 2)
	)
	(tile 57 47 CLBLM_X18Y65 CLBLM 2
		(primitive_site SLICE_X26Y65 SLICEM internal 50)
		(primitive_site SLICE_X27Y65 SLICEL internal 45)
	)
	(tile 57 48 VBRK_X18Y65 VBRK 0
	)
	(tile 57 49 INT_X19Y65 INT 1
		(primitive_site TIEOFF_X21Y65 TIEOFF internal 2)
	)
	(tile 57 50 INT_INTERFACE_X19Y65 INT_INTERFACE 0
	)
	(tile 57 51 DSP_X19Y65 DSP 3
		(primitive_site DSP48_X2Y26 DSP48E1 internal 417)
		(primitive_site DSP48_X2Y27 DSP48E1 internal 417)
		(primitive_site TIEOFF_X22Y65 TIEOFF internal 2)
	)
	(tile 57 52 INT_X20Y65 INT 1
		(primitive_site TIEOFF_X23Y65 TIEOFF internal 2)
	)
	(tile 57 53 CLBLM_X20Y65 CLBLM 2
		(primitive_site SLICE_X28Y65 SLICEM internal 50)
		(primitive_site SLICE_X29Y65 SLICEL internal 45)
	)
	(tile 57 54 INT_X21Y65 INT 1
		(primitive_site TIEOFF_X24Y65 TIEOFF internal 2)
	)
	(tile 57 55 CLBLM_X21Y65 CLBLM 2
		(primitive_site SLICE_X30Y65 SLICEM internal 50)
		(primitive_site SLICE_X31Y65 SLICEL internal 45)
	)
	(tile 57 56 INT_X22Y65 INT 1
		(primitive_site TIEOFF_X25Y65 TIEOFF internal 2)
	)
	(tile 57 57 INT_INTERFACE_X22Y65 INT_INTERFACE 0
	)
	(tile 57 58 BRAM_X22Y65 BRAM 3
		(primitive_site RAMB18_X2Y26 FIFO18E1 internal 158)
		(primitive_site RAMB18_X2Y27 RAMB18E1 internal 158)
		(primitive_site RAMB36_X2Y13 RAMBFIFO36E1 internal 356)
	)
	(tile 57 59 INT_X23Y65 INT 1
		(primitive_site TIEOFF_X26Y65 TIEOFF internal 2)
	)
	(tile 57 60 CLBLM_X23Y65 CLBLM 2
		(primitive_site SLICE_X32Y65 SLICEM internal 50)
		(primitive_site SLICE_X33Y65 SLICEL internal 45)
	)
	(tile 57 61 INT_X24Y65 INT 1
		(primitive_site TIEOFF_X27Y65 TIEOFF internal 2)
	)
	(tile 57 62 CLBLL_X24Y65 CLBLL 2
		(primitive_site SLICE_X34Y65 SLICEL internal 45)
		(primitive_site SLICE_X35Y65 SLICEL internal 45)
	)
	(tile 57 63 VBRK_X24Y65 VBRK 0
	)
	(tile 57 64 NULL_X64Y69 NULL 0
	)
	(tile 57 65 NULL_X65Y69 NULL 0
	)
	(tile 57 66 INT_X25Y65 INT 1
		(primitive_site TIEOFF_X28Y65 TIEOFF internal 2)
	)
	(tile 57 67 IOI_L_INT_INTERFACE_X25Y65 IOI_L_INT_INTERFACE 0
	)
	(tile 57 68 VBRK_X25Y65 VBRK 0
	)
	(tile 57 69 INT_X26Y65 INT 1
		(primitive_site TIEOFF_X29Y65 TIEOFF internal 2)
	)
	(tile 57 70 CLBLM_X26Y65 CLBLM 2
		(primitive_site SLICE_X36Y65 SLICEM internal 50)
		(primitive_site SLICE_X37Y65 SLICEL internal 45)
	)
	(tile 57 71 INT_X27Y65 INT 1
		(primitive_site TIEOFF_X30Y65 TIEOFF internal 2)
	)
	(tile 57 72 CLBLL_X27Y65 CLBLL 2
		(primitive_site SLICE_X38Y65 SLICEL internal 45)
		(primitive_site SLICE_X39Y65 SLICEL internal 45)
	)
	(tile 57 73 INT_X28Y65 INT 1
		(primitive_site TIEOFF_X31Y65 TIEOFF internal 2)
	)
	(tile 57 74 CLBLM_X28Y65 CLBLM 2
		(primitive_site SLICE_X40Y65 SLICEM internal 50)
		(primitive_site SLICE_X41Y65 SLICEL internal 45)
	)
	(tile 57 75 INT_X29Y65 INT 1
		(primitive_site TIEOFF_X32Y65 TIEOFF internal 2)
	)
	(tile 57 76 CLBLL_X29Y65 CLBLL 2
		(primitive_site SLICE_X42Y65 SLICEL internal 45)
		(primitive_site SLICE_X43Y65 SLICEL internal 45)
	)
	(tile 57 77 VBRK_X29Y65 VBRK 0
	)
	(tile 57 78 CENTER_SPACE2_X78Y69 CENTER_SPACE2 0
	)
	(tile 57 79 CENTER_SPACE1_X79Y69 CENTER_SPACE1 0
	)
	(tile 57 80 CENTER_SPACE2_X80Y69 CENTER_SPACE2 0
	)
	(tile 57 81 CENTER_SPACE1_X81Y69 CENTER_SPACE1 0
	)
	(tile 57 82 CENTER_SPACE2_X82Y69 CENTER_SPACE2 0
	)
	(tile 57 83 CENTER_SPACE1_X83Y69 CENTER_SPACE1 0
	)
	(tile 57 84 CENTER_SPACE2_X84Y69 CENTER_SPACE2 0
	)
	(tile 57 85 CENTER_SPACE1_X85Y69 CENTER_SPACE1 0
	)
	(tile 57 86 CENTER_SPACE2_X86Y69 CENTER_SPACE2 0
	)
	(tile 57 87 CENTER_SPACE1_X87Y69 CENTER_SPACE1 0
	)
	(tile 57 88 CENTER_SPACE2_X88Y69 CENTER_SPACE2 0
	)
	(tile 57 89 NULL_X89Y69 NULL 0
	)
	(tile 57 90 VFRAME_X89Y69 VFRAME 0
	)
	(tile 57 91 INT_X36Y65 INT 1
		(primitive_site TIEOFF_X39Y65 TIEOFF internal 2)
	)
	(tile 57 92 INT_INTERFACE_X36Y65 INT_INTERFACE 0
	)
	(tile 57 93 NULL_X93Y69 NULL 0
	)
	(tile 57 94 INT_X37Y65 INT 1
		(primitive_site TIEOFF_X40Y65 TIEOFF internal 2)
	)
	(tile 57 95 CLBLM_X37Y65 CLBLM 2
		(primitive_site SLICE_X56Y65 SLICEM internal 50)
		(primitive_site SLICE_X57Y65 SLICEL internal 45)
	)
	(tile 57 96 INT_X38Y65 INT 1
		(primitive_site TIEOFF_X41Y65 TIEOFF internal 2)
	)
	(tile 57 97 CLBLL_X38Y65 CLBLL 2
		(primitive_site SLICE_X58Y65 SLICEL internal 45)
		(primitive_site SLICE_X59Y65 SLICEL internal 45)
	)
	(tile 57 98 INT_X39Y65 INT 1
		(primitive_site TIEOFF_X42Y65 TIEOFF internal 2)
	)
	(tile 57 99 CLBLM_X39Y65 CLBLM 2
		(primitive_site SLICE_X60Y65 SLICEM internal 50)
		(primitive_site SLICE_X61Y65 SLICEL internal 45)
	)
	(tile 57 100 INT_X40Y65 INT 1
		(primitive_site TIEOFF_X43Y65 TIEOFF internal 2)
	)
	(tile 57 101 CLBLL_X40Y65 CLBLL 2
		(primitive_site SLICE_X62Y65 SLICEL internal 45)
		(primitive_site SLICE_X63Y65 SLICEL internal 45)
	)
	(tile 57 102 VBRK_X40Y65 VBRK 0
	)
	(tile 57 103 INT_X41Y65 INT 1
		(primitive_site TIEOFF_X44Y65 TIEOFF internal 2)
	)
	(tile 57 104 INT_INTERFACE_X41Y65 INT_INTERFACE 0
	)
	(tile 57 105 NULL_X105Y69 NULL 0
	)
	(tile 57 106 NULL_X106Y69 NULL 0
	)
	(tile 57 107 VBRK_X106Y69 VBRK 0
	)
	(tile 57 108 INT_X42Y65 INT 1
		(primitive_site TIEOFF_X45Y65 TIEOFF internal 2)
	)
	(tile 57 109 CLBLM_X42Y65 CLBLM 2
		(primitive_site SLICE_X64Y65 SLICEM internal 50)
		(primitive_site SLICE_X65Y65 SLICEL internal 45)
	)
	(tile 57 110 INT_X43Y65 INT 1
		(primitive_site TIEOFF_X46Y65 TIEOFF internal 2)
	)
	(tile 57 111 CLBLL_X43Y65 CLBLL 2
		(primitive_site SLICE_X66Y65 SLICEL internal 45)
		(primitive_site SLICE_X67Y65 SLICEL internal 45)
	)
	(tile 57 112 INT_X44Y65 INT 1
		(primitive_site TIEOFF_X47Y65 TIEOFF internal 2)
	)
	(tile 57 113 INT_INTERFACE_X44Y65 INT_INTERFACE 0
	)
	(tile 57 114 BRAM_X44Y65 BRAM 3
		(primitive_site RAMB18_X3Y26 FIFO18E1 internal 158)
		(primitive_site RAMB18_X3Y27 RAMB18E1 internal 158)
		(primitive_site RAMB36_X3Y13 RAMBFIFO36E1 internal 356)
	)
	(tile 57 115 INT_X45Y65 INT 1
		(primitive_site TIEOFF_X48Y65 TIEOFF internal 2)
	)
	(tile 57 116 CLBLM_X45Y65 CLBLM 2
		(primitive_site SLICE_X68Y65 SLICEM internal 50)
		(primitive_site SLICE_X69Y65 SLICEL internal 45)
	)
	(tile 57 117 INT_X46Y65 INT 1
		(primitive_site TIEOFF_X49Y65 TIEOFF internal 2)
	)
	(tile 57 118 CLBLM_X46Y65 CLBLM 2
		(primitive_site SLICE_X70Y65 SLICEM internal 50)
		(primitive_site SLICE_X71Y65 SLICEL internal 45)
	)
	(tile 57 119 INT_X47Y65 INT 1
		(primitive_site TIEOFF_X50Y65 TIEOFF internal 2)
	)
	(tile 57 120 INT_INTERFACE_X47Y65 INT_INTERFACE 0
	)
	(tile 57 121 DSP_X47Y65 DSP 3
		(primitive_site DSP48_X3Y26 DSP48E1 internal 417)
		(primitive_site DSP48_X3Y27 DSP48E1 internal 417)
		(primitive_site TIEOFF_X51Y65 TIEOFF internal 2)
	)
	(tile 57 122 VBRK_X47Y65 VBRK 0
	)
	(tile 57 123 INT_X48Y65 INT 1
		(primitive_site TIEOFF_X52Y65 TIEOFF internal 2)
	)
	(tile 57 124 CLBLM_X48Y65 CLBLM 2
		(primitive_site SLICE_X72Y65 SLICEM internal 50)
		(primitive_site SLICE_X73Y65 SLICEL internal 45)
	)
	(tile 57 125 INT_X49Y65 INT 1
		(primitive_site TIEOFF_X53Y65 TIEOFF internal 2)
	)
	(tile 57 126 CLBLM_X49Y65 CLBLM 2
		(primitive_site SLICE_X74Y65 SLICEM internal 50)
		(primitive_site SLICE_X75Y65 SLICEL internal 45)
	)
	(tile 57 127 INT_X50Y65 INT 1
		(primitive_site TIEOFF_X54Y65 TIEOFF internal 2)
	)
	(tile 57 128 INT_INTERFACE_X50Y65 INT_INTERFACE 0
	)
	(tile 57 129 BRAM_X50Y65 BRAM 3
		(primitive_site RAMB18_X4Y26 FIFO18E1 internal 158)
		(primitive_site RAMB18_X4Y27 RAMB18E1 internal 158)
		(primitive_site RAMB36_X4Y13 RAMBFIFO36E1 internal 356)
	)
	(tile 57 130 INT_X51Y65 INT 1
		(primitive_site TIEOFF_X55Y65 TIEOFF internal 2)
	)
	(tile 57 131 CLBLM_X51Y65 CLBLM 2
		(primitive_site SLICE_X76Y65 SLICEM internal 50)
		(primitive_site SLICE_X77Y65 SLICEL internal 45)
	)
	(tile 57 132 INT_X52Y65 INT 1
		(primitive_site TIEOFF_X56Y65 TIEOFF internal 2)
	)
	(tile 57 133 CLBLM_X52Y65 CLBLM 2
		(primitive_site SLICE_X78Y65 SLICEM internal 50)
		(primitive_site SLICE_X79Y65 SLICEL internal 45)
	)
	(tile 57 134 INT_X53Y65 INT 1
		(primitive_site TIEOFF_X57Y65 TIEOFF internal 2)
	)
	(tile 57 135 INT_INTERFACE_X53Y65 INT_INTERFACE 0
	)
	(tile 57 136 DSP_X53Y65 DSP 3
		(primitive_site DSP48_X4Y26 DSP48E1 internal 417)
		(primitive_site DSP48_X4Y27 DSP48E1 internal 417)
		(primitive_site TIEOFF_X58Y65 TIEOFF internal 2)
	)
	(tile 57 137 VBRK_X53Y65 VBRK 0
	)
	(tile 57 138 INT_X54Y65 INT 1
		(primitive_site TIEOFF_X59Y65 TIEOFF internal 2)
	)
	(tile 57 139 CLBLM_X54Y65 CLBLM 2
		(primitive_site SLICE_X80Y65 SLICEM internal 50)
		(primitive_site SLICE_X81Y65 SLICEL internal 45)
	)
	(tile 57 140 INT_X55Y65 INT 1
		(primitive_site TIEOFF_X60Y65 TIEOFF internal 2)
	)
	(tile 57 141 CLBLM_X55Y65 CLBLM 2
		(primitive_site SLICE_X82Y65 SLICEM internal 50)
		(primitive_site SLICE_X83Y65 SLICEL internal 45)
	)
	(tile 57 142 INT_X56Y65 INT 1
		(primitive_site TIEOFF_X61Y65 TIEOFF internal 2)
	)
	(tile 57 143 CLBLM_X56Y65 CLBLM 2
		(primitive_site SLICE_X84Y65 SLICEM internal 50)
		(primitive_site SLICE_X85Y65 SLICEL internal 45)
	)
	(tile 57 144 INT_X57Y65 INT 1
		(primitive_site TIEOFF_X62Y65 TIEOFF internal 2)
	)
	(tile 57 145 CLBLM_X57Y65 CLBLM 2
		(primitive_site SLICE_X86Y65 SLICEM internal 50)
		(primitive_site SLICE_X87Y65 SLICEL internal 45)
	)
	(tile 57 146 INT_X58Y65 INT 1
		(primitive_site TIEOFF_X63Y65 TIEOFF internal 2)
	)
	(tile 57 147 INT_INTERFACE_X58Y65 INT_INTERFACE 0
	)
	(tile 57 148 DSP_X58Y65 DSP 3
		(primitive_site DSP48_X5Y26 DSP48E1 internal 417)
		(primitive_site DSP48_X5Y27 DSP48E1 internal 417)
		(primitive_site TIEOFF_X64Y65 TIEOFF internal 2)
	)
	(tile 57 149 VBRK_X58Y65 VBRK 0
	)
	(tile 57 150 INT_X59Y65 INT 1
		(primitive_site TIEOFF_X65Y65 TIEOFF internal 2)
	)
	(tile 57 151 CLBLM_X59Y65 CLBLM 2
		(primitive_site SLICE_X88Y65 SLICEM internal 50)
		(primitive_site SLICE_X89Y65 SLICEL internal 45)
	)
	(tile 57 152 INT_X60Y65 INT 1
		(primitive_site TIEOFF_X66Y65 TIEOFF internal 2)
	)
	(tile 57 153 CLBLM_X60Y65 CLBLM 2
		(primitive_site SLICE_X90Y65 SLICEM internal 50)
		(primitive_site SLICE_X91Y65 SLICEL internal 45)
	)
	(tile 57 154 INT_X61Y65 INT 1
		(primitive_site TIEOFF_X67Y65 TIEOFF internal 2)
	)
	(tile 57 155 INT_INTERFACE_X61Y65 INT_INTERFACE 0
	)
	(tile 57 156 BRAM_X61Y65 BRAM 3
		(primitive_site RAMB18_X5Y26 FIFO18E1 internal 158)
		(primitive_site RAMB18_X5Y27 RAMB18E1 internal 158)
		(primitive_site RAMB36_X5Y13 RAMBFIFO36E1 internal 356)
	)
	(tile 57 157 INT_X62Y65 INT 1
		(primitive_site TIEOFF_X68Y65 TIEOFF internal 2)
	)
	(tile 57 158 CLBLM_X62Y65 CLBLM 2
		(primitive_site SLICE_X92Y65 SLICEM internal 50)
		(primitive_site SLICE_X93Y65 SLICEL internal 45)
	)
	(tile 57 159 INT_X63Y65 INT 1
		(primitive_site TIEOFF_X69Y65 TIEOFF internal 2)
	)
	(tile 57 160 CLBLL_X63Y65 CLBLL 2
		(primitive_site SLICE_X94Y65 SLICEL internal 45)
		(primitive_site SLICE_X95Y65 SLICEL internal 45)
	)
	(tile 57 161 VBRK_X63Y65 VBRK 0
	)
	(tile 57 162 INT_X64Y65 INT 1
		(primitive_site TIEOFF_X70Y65 TIEOFF internal 2)
	)
	(tile 57 163 CLBLM_X64Y65 CLBLM 2
		(primitive_site SLICE_X96Y65 SLICEM internal 50)
		(primitive_site SLICE_X97Y65 SLICEL internal 45)
	)
	(tile 57 164 INT_X65Y65 INT 1
		(primitive_site TIEOFF_X71Y65 TIEOFF internal 2)
	)
	(tile 57 165 CLBLL_X65Y65 CLBLL 2
		(primitive_site SLICE_X98Y65 SLICEL internal 45)
		(primitive_site SLICE_X99Y65 SLICEL internal 45)
	)
	(tile 57 166 INT_X66Y65 INT 1
		(primitive_site TIEOFF_X72Y65 TIEOFF internal 2)
	)
	(tile 57 167 CLBLL_X66Y65 CLBLL 2
		(primitive_site SLICE_X100Y65 SLICEL internal 45)
		(primitive_site SLICE_X101Y65 SLICEL internal 45)
	)
	(tile 57 168 INT_X67Y65 INT 1
		(primitive_site TIEOFF_X73Y65 TIEOFF internal 2)
	)
	(tile 57 169 CLBLM_X67Y65 CLBLM 2
		(primitive_site SLICE_X102Y65 SLICEM internal 50)
		(primitive_site SLICE_X103Y65 SLICEL internal 45)
	)
	(tile 57 170 INT_X68Y65 INT 1
		(primitive_site TIEOFF_X74Y65 TIEOFF internal 2)
	)
	(tile 57 171 CLBLL_X68Y65 CLBLL 2
		(primitive_site SLICE_X104Y65 SLICEL internal 45)
		(primitive_site SLICE_X105Y65 SLICEL internal 45)
	)
	(tile 57 172 INT_X69Y65 INT 1
		(primitive_site TIEOFF_X75Y65 TIEOFF internal 2)
	)
	(tile 57 173 INT_INTERFACE_X69Y65 INT_INTERFACE 0
	)
	(tile 57 174 BRAM_X69Y65 BRAM 3
		(primitive_site RAMB18_X6Y26 FIFO18E1 internal 158)
		(primitive_site RAMB18_X6Y27 RAMB18E1 internal 158)
		(primitive_site RAMB36_X6Y13 RAMBFIFO36E1 internal 356)
	)
	(tile 57 175 INT_X70Y65 INT 1
		(primitive_site TIEOFF_X76Y65 TIEOFF internal 2)
	)
	(tile 57 176 GTX_INT_INTERFACE_X70Y65 GTX_INT_INTERFACE 0
	)
	(tile 57 177 R_TERM_INT_X70Y65 R_TERM_INT 0
	)
	(tile 57 178 NULL_X178Y69 NULL 0
	)
	(tile 58 0 LIOB_X0Y64 LIOB 2
		(primitive_site D19 IOBS bonded 13)
		(primitive_site E19 IOBM bonded 13)
	)
	(tile 58 1 LIOI_X0Y64 LIOI 6
		(primitive_site IODELAY_X0Y64 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y64 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y65 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y65 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y65 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y64 OLOGICE1 internal 32)
	)
	(tile 58 2 L_TERM_INT_X0Y64 L_TERM_INT 0
	)
	(tile 58 3 INT_X0Y64 INT 1
		(primitive_site TIEOFF_X0Y64 TIEOFF internal 2)
	)
	(tile 58 4 IOI_L_INT_INTERFACE_X0Y64 IOI_L_INT_INTERFACE 0
	)
	(tile 58 5 VBRK_X0Y64 VBRK 0
	)
	(tile 58 6 INT_X1Y64 INT 1
		(primitive_site TIEOFF_X1Y64 TIEOFF internal 2)
	)
	(tile 58 7 CLBLM_X1Y64 CLBLM 2
		(primitive_site SLICE_X0Y64 SLICEM internal 50)
		(primitive_site SLICE_X1Y64 SLICEL internal 45)
	)
	(tile 58 8 INT_X2Y64 INT 1
		(primitive_site TIEOFF_X2Y64 TIEOFF internal 2)
	)
	(tile 58 9 CLBLL_X2Y64 CLBLL 2
		(primitive_site SLICE_X2Y64 SLICEL internal 45)
		(primitive_site SLICE_X3Y64 SLICEL internal 45)
	)
	(tile 58 10 INT_X3Y64 INT 1
		(primitive_site TIEOFF_X3Y64 TIEOFF internal 2)
	)
	(tile 58 11 CLBLM_X3Y64 CLBLM 2
		(primitive_site SLICE_X4Y64 SLICEM internal 50)
		(primitive_site SLICE_X5Y64 SLICEL internal 45)
	)
	(tile 58 12 INT_X4Y64 INT 1
		(primitive_site TIEOFF_X4Y64 TIEOFF internal 2)
	)
	(tile 58 13 CLBLL_X4Y64 CLBLL 2
		(primitive_site SLICE_X6Y64 SLICEL internal 45)
		(primitive_site SLICE_X7Y64 SLICEL internal 45)
	)
	(tile 58 14 INT_X5Y64 INT 1
		(primitive_site TIEOFF_X5Y64 TIEOFF internal 2)
	)
	(tile 58 15 INT_INTERFACE_X5Y64 INT_INTERFACE 0
	)
	(tile 58 16 NULL_X16Y68 NULL 0
	)
	(tile 58 17 INT_X6Y64 INT 1
		(primitive_site TIEOFF_X6Y64 TIEOFF internal 2)
	)
	(tile 58 18 CLBLM_X6Y64 CLBLM 2
		(primitive_site SLICE_X8Y64 SLICEM internal 50)
		(primitive_site SLICE_X9Y64 SLICEL internal 45)
	)
	(tile 58 19 INT_X7Y64 INT 1
		(primitive_site TIEOFF_X7Y64 TIEOFF internal 2)
	)
	(tile 58 20 CLBLM_X7Y64 CLBLM 2
		(primitive_site SLICE_X10Y64 SLICEM internal 50)
		(primitive_site SLICE_X11Y64 SLICEL internal 45)
	)
	(tile 58 21 VBRK_X7Y64 VBRK 0
	)
	(tile 58 22 INT_X8Y64 INT 1
		(primitive_site TIEOFF_X8Y64 TIEOFF internal 2)
	)
	(tile 58 23 INT_INTERFACE_X8Y64 INT_INTERFACE 0
	)
	(tile 58 24 NULL_X24Y68 NULL 0
	)
	(tile 58 25 INT_X9Y64 INT 1
		(primitive_site TIEOFF_X10Y64 TIEOFF internal 2)
	)
	(tile 58 26 CLBLM_X9Y64 CLBLM 2
		(primitive_site SLICE_X12Y64 SLICEM internal 50)
		(primitive_site SLICE_X13Y64 SLICEL internal 45)
	)
	(tile 58 27 INT_X10Y64 INT 1
		(primitive_site TIEOFF_X11Y64 TIEOFF internal 2)
	)
	(tile 58 28 CLBLM_X10Y64 CLBLM 2
		(primitive_site SLICE_X14Y64 SLICEM internal 50)
		(primitive_site SLICE_X15Y64 SLICEL internal 45)
	)
	(tile 58 29 INT_X11Y64 INT 1
		(primitive_site TIEOFF_X12Y64 TIEOFF internal 2)
	)
	(tile 58 30 CLBLM_X11Y64 CLBLM 2
		(primitive_site SLICE_X16Y64 SLICEM internal 50)
		(primitive_site SLICE_X17Y64 SLICEL internal 45)
	)
	(tile 58 31 INT_X12Y64 INT 1
		(primitive_site TIEOFF_X13Y64 TIEOFF internal 2)
	)
	(tile 58 32 CLBLM_X12Y64 CLBLM 2
		(primitive_site SLICE_X18Y64 SLICEM internal 50)
		(primitive_site SLICE_X19Y64 SLICEL internal 45)
	)
	(tile 58 33 VBRK_X12Y64 VBRK 0
	)
	(tile 58 34 INT_X13Y64 INT 1
		(primitive_site TIEOFF_X14Y64 TIEOFF internal 2)
	)
	(tile 58 35 INT_INTERFACE_X13Y64 INT_INTERFACE 0
	)
	(tile 58 36 NULL_X36Y68 NULL 0
	)
	(tile 58 37 INT_X14Y64 INT 1
		(primitive_site TIEOFF_X16Y64 TIEOFF internal 2)
	)
	(tile 58 38 CLBLM_X14Y64 CLBLM 2
		(primitive_site SLICE_X20Y64 SLICEM internal 50)
		(primitive_site SLICE_X21Y64 SLICEL internal 45)
	)
	(tile 58 39 INT_X15Y64 INT 1
		(primitive_site TIEOFF_X17Y64 TIEOFF internal 2)
	)
	(tile 58 40 CLBLM_X15Y64 CLBLM 2
		(primitive_site SLICE_X22Y64 SLICEM internal 50)
		(primitive_site SLICE_X23Y64 SLICEL internal 45)
	)
	(tile 58 41 INT_X16Y64 INT 1
		(primitive_site TIEOFF_X18Y64 TIEOFF internal 2)
	)
	(tile 58 42 INT_INTERFACE_X16Y64 INT_INTERFACE 0
	)
	(tile 58 43 NULL_X43Y68 NULL 0
	)
	(tile 58 44 INT_X17Y64 INT 1
		(primitive_site TIEOFF_X19Y64 TIEOFF internal 2)
	)
	(tile 58 45 CLBLM_X17Y64 CLBLM 2
		(primitive_site SLICE_X24Y64 SLICEM internal 50)
		(primitive_site SLICE_X25Y64 SLICEL internal 45)
	)
	(tile 58 46 INT_X18Y64 INT 1
		(primitive_site TIEOFF_X20Y64 TIEOFF internal 2)
	)
	(tile 58 47 CLBLM_X18Y64 CLBLM 2
		(primitive_site SLICE_X26Y64 SLICEM internal 50)
		(primitive_site SLICE_X27Y64 SLICEL internal 45)
	)
	(tile 58 48 VBRK_X18Y64 VBRK 0
	)
	(tile 58 49 INT_X19Y64 INT 1
		(primitive_site TIEOFF_X21Y64 TIEOFF internal 2)
	)
	(tile 58 50 INT_INTERFACE_X19Y64 INT_INTERFACE 0
	)
	(tile 58 51 NULL_X51Y68 NULL 0
	)
	(tile 58 52 INT_X20Y64 INT 1
		(primitive_site TIEOFF_X23Y64 TIEOFF internal 2)
	)
	(tile 58 53 CLBLM_X20Y64 CLBLM 2
		(primitive_site SLICE_X28Y64 SLICEM internal 50)
		(primitive_site SLICE_X29Y64 SLICEL internal 45)
	)
	(tile 58 54 INT_X21Y64 INT 1
		(primitive_site TIEOFF_X24Y64 TIEOFF internal 2)
	)
	(tile 58 55 CLBLM_X21Y64 CLBLM 2
		(primitive_site SLICE_X30Y64 SLICEM internal 50)
		(primitive_site SLICE_X31Y64 SLICEL internal 45)
	)
	(tile 58 56 INT_X22Y64 INT 1
		(primitive_site TIEOFF_X25Y64 TIEOFF internal 2)
	)
	(tile 58 57 INT_INTERFACE_X22Y64 INT_INTERFACE 0
	)
	(tile 58 58 NULL_X58Y68 NULL 0
	)
	(tile 58 59 INT_X23Y64 INT 1
		(primitive_site TIEOFF_X26Y64 TIEOFF internal 2)
	)
	(tile 58 60 CLBLM_X23Y64 CLBLM 2
		(primitive_site SLICE_X32Y64 SLICEM internal 50)
		(primitive_site SLICE_X33Y64 SLICEL internal 45)
	)
	(tile 58 61 INT_X24Y64 INT 1
		(primitive_site TIEOFF_X27Y64 TIEOFF internal 2)
	)
	(tile 58 62 CLBLL_X24Y64 CLBLL 2
		(primitive_site SLICE_X34Y64 SLICEL internal 45)
		(primitive_site SLICE_X35Y64 SLICEL internal 45)
	)
	(tile 58 63 VBRK_X24Y64 VBRK 0
	)
	(tile 58 64 LIOB_FT_X25Y64 LIOB_FT 2
		(primitive_site A18 IOBS bonded 13)
		(primitive_site A17 IOBM bonded 13)
	)
	(tile 58 65 LIOI_X25Y64 LIOI 6
		(primitive_site IODELAY_X1Y64 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y64 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y65 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y65 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y65 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y64 OLOGICE1 internal 32)
	)
	(tile 58 66 INT_X25Y64 INT 1
		(primitive_site TIEOFF_X28Y64 TIEOFF internal 2)
	)
	(tile 58 67 IOI_L_INT_INTERFACE_X25Y64 IOI_L_INT_INTERFACE 0
	)
	(tile 58 68 VBRK_X25Y64 VBRK 0
	)
	(tile 58 69 INT_X26Y64 INT 1
		(primitive_site TIEOFF_X29Y64 TIEOFF internal 2)
	)
	(tile 58 70 CLBLM_X26Y64 CLBLM 2
		(primitive_site SLICE_X36Y64 SLICEM internal 50)
		(primitive_site SLICE_X37Y64 SLICEL internal 45)
	)
	(tile 58 71 INT_X27Y64 INT 1
		(primitive_site TIEOFF_X30Y64 TIEOFF internal 2)
	)
	(tile 58 72 CLBLL_X27Y64 CLBLL 2
		(primitive_site SLICE_X38Y64 SLICEL internal 45)
		(primitive_site SLICE_X39Y64 SLICEL internal 45)
	)
	(tile 58 73 INT_X28Y64 INT 1
		(primitive_site TIEOFF_X31Y64 TIEOFF internal 2)
	)
	(tile 58 74 CLBLM_X28Y64 CLBLM 2
		(primitive_site SLICE_X40Y64 SLICEM internal 50)
		(primitive_site SLICE_X41Y64 SLICEL internal 45)
	)
	(tile 58 75 INT_X29Y64 INT 1
		(primitive_site TIEOFF_X32Y64 TIEOFF internal 2)
	)
	(tile 58 76 CLBLL_X29Y64 CLBLL 2
		(primitive_site SLICE_X42Y64 SLICEL internal 45)
		(primitive_site SLICE_X43Y64 SLICEL internal 45)
	)
	(tile 58 77 VBRK_X29Y64 VBRK 0
	)
	(tile 58 78 CENTER_SPACE2_X78Y68 CENTER_SPACE2 0
	)
	(tile 58 79 CENTER_SPACE1_X79Y68 CENTER_SPACE1 0
	)
	(tile 58 80 CENTER_SPACE2_X80Y68 CENTER_SPACE2 0
	)
	(tile 58 81 CENTER_SPACE1_X81Y68 CENTER_SPACE1 0
	)
	(tile 58 82 CENTER_SPACE2_X82Y68 CENTER_SPACE2 0
	)
	(tile 58 83 CENTER_SPACE1_X83Y68 CENTER_SPACE1 0
	)
	(tile 58 84 CENTER_SPACE2_X84Y68 CENTER_SPACE2 0
	)
	(tile 58 85 CENTER_SPACE1_X85Y68 CENTER_SPACE1 0
	)
	(tile 58 86 CENTER_SPACE2_X86Y68 CENTER_SPACE2 0
	)
	(tile 58 87 CENTER_SPACE1_X87Y68 CENTER_SPACE1 0
	)
	(tile 58 88 CENTER_SPACE2_X88Y68 CENTER_SPACE2 0
	)
	(tile 58 89 NULL_X89Y68 NULL 0
	)
	(tile 58 90 VFRAME_X89Y68 VFRAME 0
	)
	(tile 58 91 INT_X36Y64 INT 1
		(primitive_site TIEOFF_X39Y64 TIEOFF internal 2)
	)
	(tile 58 92 INT_INTERFACE_X36Y64 INT_INTERFACE 0
	)
	(tile 58 93 NULL_X93Y68 NULL 0
	)
	(tile 58 94 INT_X37Y64 INT 1
		(primitive_site TIEOFF_X40Y64 TIEOFF internal 2)
	)
	(tile 58 95 CLBLM_X37Y64 CLBLM 2
		(primitive_site SLICE_X56Y64 SLICEM internal 50)
		(primitive_site SLICE_X57Y64 SLICEL internal 45)
	)
	(tile 58 96 INT_X38Y64 INT 1
		(primitive_site TIEOFF_X41Y64 TIEOFF internal 2)
	)
	(tile 58 97 CLBLL_X38Y64 CLBLL 2
		(primitive_site SLICE_X58Y64 SLICEL internal 45)
		(primitive_site SLICE_X59Y64 SLICEL internal 45)
	)
	(tile 58 98 INT_X39Y64 INT 1
		(primitive_site TIEOFF_X42Y64 TIEOFF internal 2)
	)
	(tile 58 99 CLBLM_X39Y64 CLBLM 2
		(primitive_site SLICE_X60Y64 SLICEM internal 50)
		(primitive_site SLICE_X61Y64 SLICEL internal 45)
	)
	(tile 58 100 INT_X40Y64 INT 1
		(primitive_site TIEOFF_X43Y64 TIEOFF internal 2)
	)
	(tile 58 101 CLBLL_X40Y64 CLBLL 2
		(primitive_site SLICE_X62Y64 SLICEL internal 45)
		(primitive_site SLICE_X63Y64 SLICEL internal 45)
	)
	(tile 58 102 VBRK_X40Y64 VBRK 0
	)
	(tile 58 103 INT_X41Y64 INT 1
		(primitive_site TIEOFF_X44Y64 TIEOFF internal 2)
	)
	(tile 58 104 INT_INTERFACE_X41Y64 INT_INTERFACE 0
	)
	(tile 58 105 RIOI_X41Y64 RIOI 6
		(primitive_site OLOGIC_X2Y64 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y64 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y64 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y65 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y65 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y65 ILOGICE1 internal 28)
	)
	(tile 58 106 RIOB_X41Y64 RIOB 2
		(primitive_site B6 IOBS bonded 13)
		(primitive_site C6 IOBM bonded 13)
	)
	(tile 58 107 VBRK_X41Y64 VBRK 0
	)
	(tile 58 108 INT_X42Y64 INT 1
		(primitive_site TIEOFF_X45Y64 TIEOFF internal 2)
	)
	(tile 58 109 CLBLM_X42Y64 CLBLM 2
		(primitive_site SLICE_X64Y64 SLICEM internal 50)
		(primitive_site SLICE_X65Y64 SLICEL internal 45)
	)
	(tile 58 110 INT_X43Y64 INT 1
		(primitive_site TIEOFF_X46Y64 TIEOFF internal 2)
	)
	(tile 58 111 CLBLL_X43Y64 CLBLL 2
		(primitive_site SLICE_X66Y64 SLICEL internal 45)
		(primitive_site SLICE_X67Y64 SLICEL internal 45)
	)
	(tile 58 112 INT_X44Y64 INT 1
		(primitive_site TIEOFF_X47Y64 TIEOFF internal 2)
	)
	(tile 58 113 INT_INTERFACE_X44Y64 INT_INTERFACE 0
	)
	(tile 58 114 NULL_X114Y68 NULL 0
	)
	(tile 58 115 INT_X45Y64 INT 1
		(primitive_site TIEOFF_X48Y64 TIEOFF internal 2)
	)
	(tile 58 116 CLBLM_X45Y64 CLBLM 2
		(primitive_site SLICE_X68Y64 SLICEM internal 50)
		(primitive_site SLICE_X69Y64 SLICEL internal 45)
	)
	(tile 58 117 INT_X46Y64 INT 1
		(primitive_site TIEOFF_X49Y64 TIEOFF internal 2)
	)
	(tile 58 118 CLBLM_X46Y64 CLBLM 2
		(primitive_site SLICE_X70Y64 SLICEM internal 50)
		(primitive_site SLICE_X71Y64 SLICEL internal 45)
	)
	(tile 58 119 INT_X47Y64 INT 1
		(primitive_site TIEOFF_X50Y64 TIEOFF internal 2)
	)
	(tile 58 120 INT_INTERFACE_X47Y64 INT_INTERFACE 0
	)
	(tile 58 121 NULL_X121Y68 NULL 0
	)
	(tile 58 122 VBRK_X47Y64 VBRK 0
	)
	(tile 58 123 INT_X48Y64 INT 1
		(primitive_site TIEOFF_X52Y64 TIEOFF internal 2)
	)
	(tile 58 124 CLBLM_X48Y64 CLBLM 2
		(primitive_site SLICE_X72Y64 SLICEM internal 50)
		(primitive_site SLICE_X73Y64 SLICEL internal 45)
	)
	(tile 58 125 INT_X49Y64 INT 1
		(primitive_site TIEOFF_X53Y64 TIEOFF internal 2)
	)
	(tile 58 126 CLBLM_X49Y64 CLBLM 2
		(primitive_site SLICE_X74Y64 SLICEM internal 50)
		(primitive_site SLICE_X75Y64 SLICEL internal 45)
	)
	(tile 58 127 INT_X50Y64 INT 1
		(primitive_site TIEOFF_X54Y64 TIEOFF internal 2)
	)
	(tile 58 128 INT_INTERFACE_X50Y64 INT_INTERFACE 0
	)
	(tile 58 129 NULL_X129Y68 NULL 0
	)
	(tile 58 130 INT_X51Y64 INT 1
		(primitive_site TIEOFF_X55Y64 TIEOFF internal 2)
	)
	(tile 58 131 CLBLM_X51Y64 CLBLM 2
		(primitive_site SLICE_X76Y64 SLICEM internal 50)
		(primitive_site SLICE_X77Y64 SLICEL internal 45)
	)
	(tile 58 132 INT_X52Y64 INT 1
		(primitive_site TIEOFF_X56Y64 TIEOFF internal 2)
	)
	(tile 58 133 CLBLM_X52Y64 CLBLM 2
		(primitive_site SLICE_X78Y64 SLICEM internal 50)
		(primitive_site SLICE_X79Y64 SLICEL internal 45)
	)
	(tile 58 134 INT_X53Y64 INT 1
		(primitive_site TIEOFF_X57Y64 TIEOFF internal 2)
	)
	(tile 58 135 INT_INTERFACE_X53Y64 INT_INTERFACE 0
	)
	(tile 58 136 NULL_X136Y68 NULL 0
	)
	(tile 58 137 VBRK_X53Y64 VBRK 0
	)
	(tile 58 138 INT_X54Y64 INT 1
		(primitive_site TIEOFF_X59Y64 TIEOFF internal 2)
	)
	(tile 58 139 CLBLM_X54Y64 CLBLM 2
		(primitive_site SLICE_X80Y64 SLICEM internal 50)
		(primitive_site SLICE_X81Y64 SLICEL internal 45)
	)
	(tile 58 140 INT_X55Y64 INT 1
		(primitive_site TIEOFF_X60Y64 TIEOFF internal 2)
	)
	(tile 58 141 CLBLM_X55Y64 CLBLM 2
		(primitive_site SLICE_X82Y64 SLICEM internal 50)
		(primitive_site SLICE_X83Y64 SLICEL internal 45)
	)
	(tile 58 142 INT_X56Y64 INT 1
		(primitive_site TIEOFF_X61Y64 TIEOFF internal 2)
	)
	(tile 58 143 CLBLM_X56Y64 CLBLM 2
		(primitive_site SLICE_X84Y64 SLICEM internal 50)
		(primitive_site SLICE_X85Y64 SLICEL internal 45)
	)
	(tile 58 144 INT_X57Y64 INT 1
		(primitive_site TIEOFF_X62Y64 TIEOFF internal 2)
	)
	(tile 58 145 CLBLM_X57Y64 CLBLM 2
		(primitive_site SLICE_X86Y64 SLICEM internal 50)
		(primitive_site SLICE_X87Y64 SLICEL internal 45)
	)
	(tile 58 146 INT_X58Y64 INT 1
		(primitive_site TIEOFF_X63Y64 TIEOFF internal 2)
	)
	(tile 58 147 INT_INTERFACE_X58Y64 INT_INTERFACE 0
	)
	(tile 58 148 NULL_X148Y68 NULL 0
	)
	(tile 58 149 VBRK_X58Y64 VBRK 0
	)
	(tile 58 150 INT_X59Y64 INT 1
		(primitive_site TIEOFF_X65Y64 TIEOFF internal 2)
	)
	(tile 58 151 CLBLM_X59Y64 CLBLM 2
		(primitive_site SLICE_X88Y64 SLICEM internal 50)
		(primitive_site SLICE_X89Y64 SLICEL internal 45)
	)
	(tile 58 152 INT_X60Y64 INT 1
		(primitive_site TIEOFF_X66Y64 TIEOFF internal 2)
	)
	(tile 58 153 CLBLM_X60Y64 CLBLM 2
		(primitive_site SLICE_X90Y64 SLICEM internal 50)
		(primitive_site SLICE_X91Y64 SLICEL internal 45)
	)
	(tile 58 154 INT_X61Y64 INT 1
		(primitive_site TIEOFF_X67Y64 TIEOFF internal 2)
	)
	(tile 58 155 INT_INTERFACE_X61Y64 INT_INTERFACE 0
	)
	(tile 58 156 NULL_X156Y68 NULL 0
	)
	(tile 58 157 INT_X62Y64 INT 1
		(primitive_site TIEOFF_X68Y64 TIEOFF internal 2)
	)
	(tile 58 158 CLBLM_X62Y64 CLBLM 2
		(primitive_site SLICE_X92Y64 SLICEM internal 50)
		(primitive_site SLICE_X93Y64 SLICEL internal 45)
	)
	(tile 58 159 INT_X63Y64 INT 1
		(primitive_site TIEOFF_X69Y64 TIEOFF internal 2)
	)
	(tile 58 160 CLBLL_X63Y64 CLBLL 2
		(primitive_site SLICE_X94Y64 SLICEL internal 45)
		(primitive_site SLICE_X95Y64 SLICEL internal 45)
	)
	(tile 58 161 VBRK_X63Y64 VBRK 0
	)
	(tile 58 162 INT_X64Y64 INT 1
		(primitive_site TIEOFF_X70Y64 TIEOFF internal 2)
	)
	(tile 58 163 CLBLM_X64Y64 CLBLM 2
		(primitive_site SLICE_X96Y64 SLICEM internal 50)
		(primitive_site SLICE_X97Y64 SLICEL internal 45)
	)
	(tile 58 164 INT_X65Y64 INT 1
		(primitive_site TIEOFF_X71Y64 TIEOFF internal 2)
	)
	(tile 58 165 CLBLL_X65Y64 CLBLL 2
		(primitive_site SLICE_X98Y64 SLICEL internal 45)
		(primitive_site SLICE_X99Y64 SLICEL internal 45)
	)
	(tile 58 166 INT_X66Y64 INT 1
		(primitive_site TIEOFF_X72Y64 TIEOFF internal 2)
	)
	(tile 58 167 CLBLL_X66Y64 CLBLL 2
		(primitive_site SLICE_X100Y64 SLICEL internal 45)
		(primitive_site SLICE_X101Y64 SLICEL internal 45)
	)
	(tile 58 168 INT_X67Y64 INT 1
		(primitive_site TIEOFF_X73Y64 TIEOFF internal 2)
	)
	(tile 58 169 CLBLM_X67Y64 CLBLM 2
		(primitive_site SLICE_X102Y64 SLICEM internal 50)
		(primitive_site SLICE_X103Y64 SLICEL internal 45)
	)
	(tile 58 170 INT_X68Y64 INT 1
		(primitive_site TIEOFF_X74Y64 TIEOFF internal 2)
	)
	(tile 58 171 CLBLL_X68Y64 CLBLL 2
		(primitive_site SLICE_X104Y64 SLICEL internal 45)
		(primitive_site SLICE_X105Y64 SLICEL internal 45)
	)
	(tile 58 172 INT_X69Y64 INT 1
		(primitive_site TIEOFF_X75Y64 TIEOFF internal 2)
	)
	(tile 58 173 INT_INTERFACE_X69Y64 INT_INTERFACE 0
	)
	(tile 58 174 NULL_X174Y68 NULL 0
	)
	(tile 58 175 INT_X70Y64 INT 1
		(primitive_site TIEOFF_X76Y64 TIEOFF internal 2)
	)
	(tile 58 176 GTX_INT_INTERFACE_X70Y64 GTX_INT_INTERFACE 0
	)
	(tile 58 177 R_TERM_INT_X70Y64 R_TERM_INT 0
	)
	(tile 58 178 NULL_X178Y68 NULL 0
	)
	(tile 59 0 NULL_X0Y67 NULL 0
	)
	(tile 59 1 NULL_X1Y67 NULL 0
	)
	(tile 59 2 L_TERM_INT_X0Y63 L_TERM_INT 0
	)
	(tile 59 3 INT_X0Y63 INT 1
		(primitive_site TIEOFF_X0Y63 TIEOFF internal 2)
	)
	(tile 59 4 IOI_L_INT_INTERFACE_X0Y63 IOI_L_INT_INTERFACE 0
	)
	(tile 59 5 VBRK_X0Y63 VBRK 0
	)
	(tile 59 6 INT_X1Y63 INT 1
		(primitive_site TIEOFF_X1Y63 TIEOFF internal 2)
	)
	(tile 59 7 CLBLM_X1Y63 CLBLM 2
		(primitive_site SLICE_X0Y63 SLICEM internal 50)
		(primitive_site SLICE_X1Y63 SLICEL internal 45)
	)
	(tile 59 8 INT_X2Y63 INT 1
		(primitive_site TIEOFF_X2Y63 TIEOFF internal 2)
	)
	(tile 59 9 CLBLL_X2Y63 CLBLL 2
		(primitive_site SLICE_X2Y63 SLICEL internal 45)
		(primitive_site SLICE_X3Y63 SLICEL internal 45)
	)
	(tile 59 10 INT_X3Y63 INT 1
		(primitive_site TIEOFF_X3Y63 TIEOFF internal 2)
	)
	(tile 59 11 CLBLM_X3Y63 CLBLM 2
		(primitive_site SLICE_X4Y63 SLICEM internal 50)
		(primitive_site SLICE_X5Y63 SLICEL internal 45)
	)
	(tile 59 12 INT_X4Y63 INT 1
		(primitive_site TIEOFF_X4Y63 TIEOFF internal 2)
	)
	(tile 59 13 CLBLL_X4Y63 CLBLL 2
		(primitive_site SLICE_X6Y63 SLICEL internal 45)
		(primitive_site SLICE_X7Y63 SLICEL internal 45)
	)
	(tile 59 14 INT_X5Y63 INT 1
		(primitive_site TIEOFF_X5Y63 TIEOFF internal 2)
	)
	(tile 59 15 INT_INTERFACE_X5Y63 INT_INTERFACE 0
	)
	(tile 59 16 NULL_X16Y67 NULL 0
	)
	(tile 59 17 INT_X6Y63 INT 1
		(primitive_site TIEOFF_X6Y63 TIEOFF internal 2)
	)
	(tile 59 18 CLBLM_X6Y63 CLBLM 2
		(primitive_site SLICE_X8Y63 SLICEM internal 50)
		(primitive_site SLICE_X9Y63 SLICEL internal 45)
	)
	(tile 59 19 INT_X7Y63 INT 1
		(primitive_site TIEOFF_X7Y63 TIEOFF internal 2)
	)
	(tile 59 20 CLBLM_X7Y63 CLBLM 2
		(primitive_site SLICE_X10Y63 SLICEM internal 50)
		(primitive_site SLICE_X11Y63 SLICEL internal 45)
	)
	(tile 59 21 VBRK_X7Y63 VBRK 0
	)
	(tile 59 22 INT_X8Y63 INT 1
		(primitive_site TIEOFF_X8Y63 TIEOFF internal 2)
	)
	(tile 59 23 INT_INTERFACE_X8Y63 INT_INTERFACE 0
	)
	(tile 59 24 NULL_X24Y67 NULL 0
	)
	(tile 59 25 INT_X9Y63 INT 1
		(primitive_site TIEOFF_X10Y63 TIEOFF internal 2)
	)
	(tile 59 26 CLBLM_X9Y63 CLBLM 2
		(primitive_site SLICE_X12Y63 SLICEM internal 50)
		(primitive_site SLICE_X13Y63 SLICEL internal 45)
	)
	(tile 59 27 INT_X10Y63 INT 1
		(primitive_site TIEOFF_X11Y63 TIEOFF internal 2)
	)
	(tile 59 28 CLBLM_X10Y63 CLBLM 2
		(primitive_site SLICE_X14Y63 SLICEM internal 50)
		(primitive_site SLICE_X15Y63 SLICEL internal 45)
	)
	(tile 59 29 INT_X11Y63 INT 1
		(primitive_site TIEOFF_X12Y63 TIEOFF internal 2)
	)
	(tile 59 30 CLBLM_X11Y63 CLBLM 2
		(primitive_site SLICE_X16Y63 SLICEM internal 50)
		(primitive_site SLICE_X17Y63 SLICEL internal 45)
	)
	(tile 59 31 INT_X12Y63 INT 1
		(primitive_site TIEOFF_X13Y63 TIEOFF internal 2)
	)
	(tile 59 32 CLBLM_X12Y63 CLBLM 2
		(primitive_site SLICE_X18Y63 SLICEM internal 50)
		(primitive_site SLICE_X19Y63 SLICEL internal 45)
	)
	(tile 59 33 VBRK_X12Y63 VBRK 0
	)
	(tile 59 34 INT_X13Y63 INT 1
		(primitive_site TIEOFF_X14Y63 TIEOFF internal 2)
	)
	(tile 59 35 INT_INTERFACE_X13Y63 INT_INTERFACE 0
	)
	(tile 59 36 NULL_X36Y67 NULL 0
	)
	(tile 59 37 INT_X14Y63 INT 1
		(primitive_site TIEOFF_X16Y63 TIEOFF internal 2)
	)
	(tile 59 38 CLBLM_X14Y63 CLBLM 2
		(primitive_site SLICE_X20Y63 SLICEM internal 50)
		(primitive_site SLICE_X21Y63 SLICEL internal 45)
	)
	(tile 59 39 INT_X15Y63 INT 1
		(primitive_site TIEOFF_X17Y63 TIEOFF internal 2)
	)
	(tile 59 40 CLBLM_X15Y63 CLBLM 2
		(primitive_site SLICE_X22Y63 SLICEM internal 50)
		(primitive_site SLICE_X23Y63 SLICEL internal 45)
	)
	(tile 59 41 INT_X16Y63 INT 1
		(primitive_site TIEOFF_X18Y63 TIEOFF internal 2)
	)
	(tile 59 42 INT_INTERFACE_X16Y63 INT_INTERFACE 0
	)
	(tile 59 43 NULL_X43Y67 NULL 0
	)
	(tile 59 44 INT_X17Y63 INT 1
		(primitive_site TIEOFF_X19Y63 TIEOFF internal 2)
	)
	(tile 59 45 CLBLM_X17Y63 CLBLM 2
		(primitive_site SLICE_X24Y63 SLICEM internal 50)
		(primitive_site SLICE_X25Y63 SLICEL internal 45)
	)
	(tile 59 46 INT_X18Y63 INT 1
		(primitive_site TIEOFF_X20Y63 TIEOFF internal 2)
	)
	(tile 59 47 CLBLM_X18Y63 CLBLM 2
		(primitive_site SLICE_X26Y63 SLICEM internal 50)
		(primitive_site SLICE_X27Y63 SLICEL internal 45)
	)
	(tile 59 48 VBRK_X18Y63 VBRK 0
	)
	(tile 59 49 INT_X19Y63 INT 1
		(primitive_site TIEOFF_X21Y63 TIEOFF internal 2)
	)
	(tile 59 50 INT_INTERFACE_X19Y63 INT_INTERFACE 0
	)
	(tile 59 51 NULL_X51Y67 NULL 0
	)
	(tile 59 52 INT_X20Y63 INT 1
		(primitive_site TIEOFF_X23Y63 TIEOFF internal 2)
	)
	(tile 59 53 CLBLM_X20Y63 CLBLM 2
		(primitive_site SLICE_X28Y63 SLICEM internal 50)
		(primitive_site SLICE_X29Y63 SLICEL internal 45)
	)
	(tile 59 54 INT_X21Y63 INT 1
		(primitive_site TIEOFF_X24Y63 TIEOFF internal 2)
	)
	(tile 59 55 CLBLM_X21Y63 CLBLM 2
		(primitive_site SLICE_X30Y63 SLICEM internal 50)
		(primitive_site SLICE_X31Y63 SLICEL internal 45)
	)
	(tile 59 56 INT_X22Y63 INT 1
		(primitive_site TIEOFF_X25Y63 TIEOFF internal 2)
	)
	(tile 59 57 INT_INTERFACE_X22Y63 INT_INTERFACE 0
	)
	(tile 59 58 NULL_X58Y67 NULL 0
	)
	(tile 59 59 INT_X23Y63 INT 1
		(primitive_site TIEOFF_X26Y63 TIEOFF internal 2)
	)
	(tile 59 60 CLBLM_X23Y63 CLBLM 2
		(primitive_site SLICE_X32Y63 SLICEM internal 50)
		(primitive_site SLICE_X33Y63 SLICEL internal 45)
	)
	(tile 59 61 INT_X24Y63 INT 1
		(primitive_site TIEOFF_X27Y63 TIEOFF internal 2)
	)
	(tile 59 62 CLBLL_X24Y63 CLBLL 2
		(primitive_site SLICE_X34Y63 SLICEL internal 45)
		(primitive_site SLICE_X35Y63 SLICEL internal 45)
	)
	(tile 59 63 VBRK_X24Y63 VBRK 0
	)
	(tile 59 64 NULL_X64Y67 NULL 0
	)
	(tile 59 65 NULL_X65Y67 NULL 0
	)
	(tile 59 66 INT_X25Y63 INT 1
		(primitive_site TIEOFF_X28Y63 TIEOFF internal 2)
	)
	(tile 59 67 IOI_L_INT_INTERFACE_X25Y63 IOI_L_INT_INTERFACE 0
	)
	(tile 59 68 VBRK_X25Y63 VBRK 0
	)
	(tile 59 69 INT_X26Y63 INT 1
		(primitive_site TIEOFF_X29Y63 TIEOFF internal 2)
	)
	(tile 59 70 CLBLM_X26Y63 CLBLM 2
		(primitive_site SLICE_X36Y63 SLICEM internal 50)
		(primitive_site SLICE_X37Y63 SLICEL internal 45)
	)
	(tile 59 71 INT_X27Y63 INT 1
		(primitive_site TIEOFF_X30Y63 TIEOFF internal 2)
	)
	(tile 59 72 CLBLL_X27Y63 CLBLL 2
		(primitive_site SLICE_X38Y63 SLICEL internal 45)
		(primitive_site SLICE_X39Y63 SLICEL internal 45)
	)
	(tile 59 73 INT_X28Y63 INT 1
		(primitive_site TIEOFF_X31Y63 TIEOFF internal 2)
	)
	(tile 59 74 CLBLM_X28Y63 CLBLM 2
		(primitive_site SLICE_X40Y63 SLICEM internal 50)
		(primitive_site SLICE_X41Y63 SLICEL internal 45)
	)
	(tile 59 75 INT_X29Y63 INT 1
		(primitive_site TIEOFF_X32Y63 TIEOFF internal 2)
	)
	(tile 59 76 CLBLL_X29Y63 CLBLL 2
		(primitive_site SLICE_X42Y63 SLICEL internal 45)
		(primitive_site SLICE_X43Y63 SLICEL internal 45)
	)
	(tile 59 77 VBRK_X29Y63 VBRK 0
	)
	(tile 59 78 CENTER_SPACE2_X78Y67 CENTER_SPACE2 0
	)
	(tile 59 79 CENTER_SPACE1_X79Y67 CENTER_SPACE1 0
	)
	(tile 59 80 CENTER_SPACE2_X80Y67 CENTER_SPACE2 0
	)
	(tile 59 81 CENTER_SPACE1_X81Y67 CENTER_SPACE1 0
	)
	(tile 59 82 CENTER_SPACE2_X82Y67 CENTER_SPACE2 0
	)
	(tile 59 83 CENTER_SPACE1_X83Y67 CENTER_SPACE1 0
	)
	(tile 59 84 CENTER_SPACE2_X84Y67 CENTER_SPACE2 0
	)
	(tile 59 85 CENTER_SPACE1_X85Y67 CENTER_SPACE1 0
	)
	(tile 59 86 CENTER_SPACE2_X86Y67 CENTER_SPACE2 0
	)
	(tile 59 87 CENTER_SPACE1_X87Y67 CENTER_SPACE1 0
	)
	(tile 59 88 CENTER_SPACE2_X88Y67 CENTER_SPACE2 0
	)
	(tile 59 89 NULL_X89Y67 NULL 0
	)
	(tile 59 90 VFRAME_X89Y67 VFRAME 0
	)
	(tile 59 91 INT_X36Y63 INT 1
		(primitive_site TIEOFF_X39Y63 TIEOFF internal 2)
	)
	(tile 59 92 INT_INTERFACE_X36Y63 INT_INTERFACE 0
	)
	(tile 59 93 NULL_X93Y67 NULL 0
	)
	(tile 59 94 INT_X37Y63 INT 1
		(primitive_site TIEOFF_X40Y63 TIEOFF internal 2)
	)
	(tile 59 95 CLBLM_X37Y63 CLBLM 2
		(primitive_site SLICE_X56Y63 SLICEM internal 50)
		(primitive_site SLICE_X57Y63 SLICEL internal 45)
	)
	(tile 59 96 INT_X38Y63 INT 1
		(primitive_site TIEOFF_X41Y63 TIEOFF internal 2)
	)
	(tile 59 97 CLBLL_X38Y63 CLBLL 2
		(primitive_site SLICE_X58Y63 SLICEL internal 45)
		(primitive_site SLICE_X59Y63 SLICEL internal 45)
	)
	(tile 59 98 INT_X39Y63 INT 1
		(primitive_site TIEOFF_X42Y63 TIEOFF internal 2)
	)
	(tile 59 99 CLBLM_X39Y63 CLBLM 2
		(primitive_site SLICE_X60Y63 SLICEM internal 50)
		(primitive_site SLICE_X61Y63 SLICEL internal 45)
	)
	(tile 59 100 INT_X40Y63 INT 1
		(primitive_site TIEOFF_X43Y63 TIEOFF internal 2)
	)
	(tile 59 101 CLBLL_X40Y63 CLBLL 2
		(primitive_site SLICE_X62Y63 SLICEL internal 45)
		(primitive_site SLICE_X63Y63 SLICEL internal 45)
	)
	(tile 59 102 VBRK_X40Y63 VBRK 0
	)
	(tile 59 103 INT_X41Y63 INT 1
		(primitive_site TIEOFF_X44Y63 TIEOFF internal 2)
	)
	(tile 59 104 INT_INTERFACE_X41Y63 INT_INTERFACE 0
	)
	(tile 59 105 NULL_X105Y67 NULL 0
	)
	(tile 59 106 NULL_X106Y67 NULL 0
	)
	(tile 59 107 VBRK_X106Y67 VBRK 0
	)
	(tile 59 108 INT_X42Y63 INT 1
		(primitive_site TIEOFF_X45Y63 TIEOFF internal 2)
	)
	(tile 59 109 CLBLM_X42Y63 CLBLM 2
		(primitive_site SLICE_X64Y63 SLICEM internal 50)
		(primitive_site SLICE_X65Y63 SLICEL internal 45)
	)
	(tile 59 110 INT_X43Y63 INT 1
		(primitive_site TIEOFF_X46Y63 TIEOFF internal 2)
	)
	(tile 59 111 CLBLL_X43Y63 CLBLL 2
		(primitive_site SLICE_X66Y63 SLICEL internal 45)
		(primitive_site SLICE_X67Y63 SLICEL internal 45)
	)
	(tile 59 112 INT_X44Y63 INT 1
		(primitive_site TIEOFF_X47Y63 TIEOFF internal 2)
	)
	(tile 59 113 INT_INTERFACE_X44Y63 INT_INTERFACE 0
	)
	(tile 59 114 NULL_X114Y67 NULL 0
	)
	(tile 59 115 INT_X45Y63 INT 1
		(primitive_site TIEOFF_X48Y63 TIEOFF internal 2)
	)
	(tile 59 116 CLBLM_X45Y63 CLBLM 2
		(primitive_site SLICE_X68Y63 SLICEM internal 50)
		(primitive_site SLICE_X69Y63 SLICEL internal 45)
	)
	(tile 59 117 INT_X46Y63 INT 1
		(primitive_site TIEOFF_X49Y63 TIEOFF internal 2)
	)
	(tile 59 118 CLBLM_X46Y63 CLBLM 2
		(primitive_site SLICE_X70Y63 SLICEM internal 50)
		(primitive_site SLICE_X71Y63 SLICEL internal 45)
	)
	(tile 59 119 INT_X47Y63 INT 1
		(primitive_site TIEOFF_X50Y63 TIEOFF internal 2)
	)
	(tile 59 120 INT_INTERFACE_X47Y63 INT_INTERFACE 0
	)
	(tile 59 121 NULL_X121Y67 NULL 0
	)
	(tile 59 122 VBRK_X47Y63 VBRK 0
	)
	(tile 59 123 INT_X48Y63 INT 1
		(primitive_site TIEOFF_X52Y63 TIEOFF internal 2)
	)
	(tile 59 124 CLBLM_X48Y63 CLBLM 2
		(primitive_site SLICE_X72Y63 SLICEM internal 50)
		(primitive_site SLICE_X73Y63 SLICEL internal 45)
	)
	(tile 59 125 INT_X49Y63 INT 1
		(primitive_site TIEOFF_X53Y63 TIEOFF internal 2)
	)
	(tile 59 126 CLBLM_X49Y63 CLBLM 2
		(primitive_site SLICE_X74Y63 SLICEM internal 50)
		(primitive_site SLICE_X75Y63 SLICEL internal 45)
	)
	(tile 59 127 INT_X50Y63 INT 1
		(primitive_site TIEOFF_X54Y63 TIEOFF internal 2)
	)
	(tile 59 128 INT_INTERFACE_X50Y63 INT_INTERFACE 0
	)
	(tile 59 129 NULL_X129Y67 NULL 0
	)
	(tile 59 130 INT_X51Y63 INT 1
		(primitive_site TIEOFF_X55Y63 TIEOFF internal 2)
	)
	(tile 59 131 CLBLM_X51Y63 CLBLM 2
		(primitive_site SLICE_X76Y63 SLICEM internal 50)
		(primitive_site SLICE_X77Y63 SLICEL internal 45)
	)
	(tile 59 132 INT_X52Y63 INT 1
		(primitive_site TIEOFF_X56Y63 TIEOFF internal 2)
	)
	(tile 59 133 CLBLM_X52Y63 CLBLM 2
		(primitive_site SLICE_X78Y63 SLICEM internal 50)
		(primitive_site SLICE_X79Y63 SLICEL internal 45)
	)
	(tile 59 134 INT_X53Y63 INT 1
		(primitive_site TIEOFF_X57Y63 TIEOFF internal 2)
	)
	(tile 59 135 INT_INTERFACE_X53Y63 INT_INTERFACE 0
	)
	(tile 59 136 NULL_X136Y67 NULL 0
	)
	(tile 59 137 VBRK_X53Y63 VBRK 0
	)
	(tile 59 138 INT_X54Y63 INT 1
		(primitive_site TIEOFF_X59Y63 TIEOFF internal 2)
	)
	(tile 59 139 CLBLM_X54Y63 CLBLM 2
		(primitive_site SLICE_X80Y63 SLICEM internal 50)
		(primitive_site SLICE_X81Y63 SLICEL internal 45)
	)
	(tile 59 140 INT_X55Y63 INT 1
		(primitive_site TIEOFF_X60Y63 TIEOFF internal 2)
	)
	(tile 59 141 CLBLM_X55Y63 CLBLM 2
		(primitive_site SLICE_X82Y63 SLICEM internal 50)
		(primitive_site SLICE_X83Y63 SLICEL internal 45)
	)
	(tile 59 142 INT_X56Y63 INT 1
		(primitive_site TIEOFF_X61Y63 TIEOFF internal 2)
	)
	(tile 59 143 CLBLM_X56Y63 CLBLM 2
		(primitive_site SLICE_X84Y63 SLICEM internal 50)
		(primitive_site SLICE_X85Y63 SLICEL internal 45)
	)
	(tile 59 144 INT_X57Y63 INT 1
		(primitive_site TIEOFF_X62Y63 TIEOFF internal 2)
	)
	(tile 59 145 CLBLM_X57Y63 CLBLM 2
		(primitive_site SLICE_X86Y63 SLICEM internal 50)
		(primitive_site SLICE_X87Y63 SLICEL internal 45)
	)
	(tile 59 146 INT_X58Y63 INT 1
		(primitive_site TIEOFF_X63Y63 TIEOFF internal 2)
	)
	(tile 59 147 INT_INTERFACE_X58Y63 INT_INTERFACE 0
	)
	(tile 59 148 NULL_X148Y67 NULL 0
	)
	(tile 59 149 VBRK_X58Y63 VBRK 0
	)
	(tile 59 150 INT_X59Y63 INT 1
		(primitive_site TIEOFF_X65Y63 TIEOFF internal 2)
	)
	(tile 59 151 CLBLM_X59Y63 CLBLM 2
		(primitive_site SLICE_X88Y63 SLICEM internal 50)
		(primitive_site SLICE_X89Y63 SLICEL internal 45)
	)
	(tile 59 152 INT_X60Y63 INT 1
		(primitive_site TIEOFF_X66Y63 TIEOFF internal 2)
	)
	(tile 59 153 CLBLM_X60Y63 CLBLM 2
		(primitive_site SLICE_X90Y63 SLICEM internal 50)
		(primitive_site SLICE_X91Y63 SLICEL internal 45)
	)
	(tile 59 154 INT_X61Y63 INT 1
		(primitive_site TIEOFF_X67Y63 TIEOFF internal 2)
	)
	(tile 59 155 INT_INTERFACE_X61Y63 INT_INTERFACE 0
	)
	(tile 59 156 NULL_X156Y67 NULL 0
	)
	(tile 59 157 INT_X62Y63 INT 1
		(primitive_site TIEOFF_X68Y63 TIEOFF internal 2)
	)
	(tile 59 158 CLBLM_X62Y63 CLBLM 2
		(primitive_site SLICE_X92Y63 SLICEM internal 50)
		(primitive_site SLICE_X93Y63 SLICEL internal 45)
	)
	(tile 59 159 INT_X63Y63 INT 1
		(primitive_site TIEOFF_X69Y63 TIEOFF internal 2)
	)
	(tile 59 160 CLBLL_X63Y63 CLBLL 2
		(primitive_site SLICE_X94Y63 SLICEL internal 45)
		(primitive_site SLICE_X95Y63 SLICEL internal 45)
	)
	(tile 59 161 VBRK_X63Y63 VBRK 0
	)
	(tile 59 162 INT_X64Y63 INT 1
		(primitive_site TIEOFF_X70Y63 TIEOFF internal 2)
	)
	(tile 59 163 CLBLM_X64Y63 CLBLM 2
		(primitive_site SLICE_X96Y63 SLICEM internal 50)
		(primitive_site SLICE_X97Y63 SLICEL internal 45)
	)
	(tile 59 164 INT_X65Y63 INT 1
		(primitive_site TIEOFF_X71Y63 TIEOFF internal 2)
	)
	(tile 59 165 CLBLL_X65Y63 CLBLL 2
		(primitive_site SLICE_X98Y63 SLICEL internal 45)
		(primitive_site SLICE_X99Y63 SLICEL internal 45)
	)
	(tile 59 166 INT_X66Y63 INT 1
		(primitive_site TIEOFF_X72Y63 TIEOFF internal 2)
	)
	(tile 59 167 CLBLL_X66Y63 CLBLL 2
		(primitive_site SLICE_X100Y63 SLICEL internal 45)
		(primitive_site SLICE_X101Y63 SLICEL internal 45)
	)
	(tile 59 168 INT_X67Y63 INT 1
		(primitive_site TIEOFF_X73Y63 TIEOFF internal 2)
	)
	(tile 59 169 CLBLM_X67Y63 CLBLM 2
		(primitive_site SLICE_X102Y63 SLICEM internal 50)
		(primitive_site SLICE_X103Y63 SLICEL internal 45)
	)
	(tile 59 170 INT_X68Y63 INT 1
		(primitive_site TIEOFF_X74Y63 TIEOFF internal 2)
	)
	(tile 59 171 CLBLL_X68Y63 CLBLL 2
		(primitive_site SLICE_X104Y63 SLICEL internal 45)
		(primitive_site SLICE_X105Y63 SLICEL internal 45)
	)
	(tile 59 172 INT_X69Y63 INT 1
		(primitive_site TIEOFF_X75Y63 TIEOFF internal 2)
	)
	(tile 59 173 INT_INTERFACE_X69Y63 INT_INTERFACE 0
	)
	(tile 59 174 NULL_X174Y67 NULL 0
	)
	(tile 59 175 INT_X70Y63 INT 1
		(primitive_site TIEOFF_X76Y63 TIEOFF internal 2)
	)
	(tile 59 176 GTX_INT_INTERFACE_X70Y63 GTX_INT_INTERFACE 0
	)
	(tile 59 177 R_TERM_INT_X70Y63 R_TERM_INT 0
	)
	(tile 59 178 NULL_X178Y67 NULL 0
	)
	(tile 60 0 LIOB_X0Y62 LIOB 2
		(primitive_site J19 IOBS bonded 13)
		(primitive_site K19 IOBM bonded 13)
	)
	(tile 60 1 LIOI_X0Y62 LIOI 6
		(primitive_site IODELAY_X0Y62 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y62 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y63 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y63 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y63 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y62 OLOGICE1 internal 32)
	)
	(tile 60 2 L_TERM_INT_X0Y62 L_TERM_INT 0
	)
	(tile 60 3 INT_X0Y62 INT 1
		(primitive_site TIEOFF_X0Y62 TIEOFF internal 2)
	)
	(tile 60 4 IOI_L_INT_INTERFACE_X0Y62 IOI_L_INT_INTERFACE 0
	)
	(tile 60 5 VBRK_X0Y62 VBRK 0
	)
	(tile 60 6 INT_X1Y62 INT 1
		(primitive_site TIEOFF_X1Y62 TIEOFF internal 2)
	)
	(tile 60 7 CLBLM_X1Y62 CLBLM 2
		(primitive_site SLICE_X0Y62 SLICEM internal 50)
		(primitive_site SLICE_X1Y62 SLICEL internal 45)
	)
	(tile 60 8 INT_X2Y62 INT 1
		(primitive_site TIEOFF_X2Y62 TIEOFF internal 2)
	)
	(tile 60 9 CLBLL_X2Y62 CLBLL 2
		(primitive_site SLICE_X2Y62 SLICEL internal 45)
		(primitive_site SLICE_X3Y62 SLICEL internal 45)
	)
	(tile 60 10 INT_X3Y62 INT 1
		(primitive_site TIEOFF_X3Y62 TIEOFF internal 2)
	)
	(tile 60 11 CLBLM_X3Y62 CLBLM 2
		(primitive_site SLICE_X4Y62 SLICEM internal 50)
		(primitive_site SLICE_X5Y62 SLICEL internal 45)
	)
	(tile 60 12 INT_X4Y62 INT 1
		(primitive_site TIEOFF_X4Y62 TIEOFF internal 2)
	)
	(tile 60 13 CLBLL_X4Y62 CLBLL 2
		(primitive_site SLICE_X6Y62 SLICEL internal 45)
		(primitive_site SLICE_X7Y62 SLICEL internal 45)
	)
	(tile 60 14 INT_X5Y62 INT 1
		(primitive_site TIEOFF_X5Y62 TIEOFF internal 2)
	)
	(tile 60 15 INT_INTERFACE_X5Y62 INT_INTERFACE 0
	)
	(tile 60 16 NULL_X16Y66 NULL 0
	)
	(tile 60 17 INT_X6Y62 INT 1
		(primitive_site TIEOFF_X6Y62 TIEOFF internal 2)
	)
	(tile 60 18 CLBLM_X6Y62 CLBLM 2
		(primitive_site SLICE_X8Y62 SLICEM internal 50)
		(primitive_site SLICE_X9Y62 SLICEL internal 45)
	)
	(tile 60 19 INT_X7Y62 INT 1
		(primitive_site TIEOFF_X7Y62 TIEOFF internal 2)
	)
	(tile 60 20 CLBLM_X7Y62 CLBLM 2
		(primitive_site SLICE_X10Y62 SLICEM internal 50)
		(primitive_site SLICE_X11Y62 SLICEL internal 45)
	)
	(tile 60 21 VBRK_X7Y62 VBRK 0
	)
	(tile 60 22 INT_X8Y62 INT 1
		(primitive_site TIEOFF_X8Y62 TIEOFF internal 2)
	)
	(tile 60 23 INT_INTERFACE_X8Y62 INT_INTERFACE 0
	)
	(tile 60 24 NULL_X24Y66 NULL 0
	)
	(tile 60 25 INT_X9Y62 INT 1
		(primitive_site TIEOFF_X10Y62 TIEOFF internal 2)
	)
	(tile 60 26 CLBLM_X9Y62 CLBLM 2
		(primitive_site SLICE_X12Y62 SLICEM internal 50)
		(primitive_site SLICE_X13Y62 SLICEL internal 45)
	)
	(tile 60 27 INT_X10Y62 INT 1
		(primitive_site TIEOFF_X11Y62 TIEOFF internal 2)
	)
	(tile 60 28 CLBLM_X10Y62 CLBLM 2
		(primitive_site SLICE_X14Y62 SLICEM internal 50)
		(primitive_site SLICE_X15Y62 SLICEL internal 45)
	)
	(tile 60 29 INT_X11Y62 INT 1
		(primitive_site TIEOFF_X12Y62 TIEOFF internal 2)
	)
	(tile 60 30 CLBLM_X11Y62 CLBLM 2
		(primitive_site SLICE_X16Y62 SLICEM internal 50)
		(primitive_site SLICE_X17Y62 SLICEL internal 45)
	)
	(tile 60 31 INT_X12Y62 INT 1
		(primitive_site TIEOFF_X13Y62 TIEOFF internal 2)
	)
	(tile 60 32 CLBLM_X12Y62 CLBLM 2
		(primitive_site SLICE_X18Y62 SLICEM internal 50)
		(primitive_site SLICE_X19Y62 SLICEL internal 45)
	)
	(tile 60 33 VBRK_X12Y62 VBRK 0
	)
	(tile 60 34 INT_X13Y62 INT 1
		(primitive_site TIEOFF_X14Y62 TIEOFF internal 2)
	)
	(tile 60 35 INT_INTERFACE_X13Y62 INT_INTERFACE 0
	)
	(tile 60 36 NULL_X36Y66 NULL 0
	)
	(tile 60 37 INT_X14Y62 INT 1
		(primitive_site TIEOFF_X16Y62 TIEOFF internal 2)
	)
	(tile 60 38 CLBLM_X14Y62 CLBLM 2
		(primitive_site SLICE_X20Y62 SLICEM internal 50)
		(primitive_site SLICE_X21Y62 SLICEL internal 45)
	)
	(tile 60 39 INT_X15Y62 INT 1
		(primitive_site TIEOFF_X17Y62 TIEOFF internal 2)
	)
	(tile 60 40 CLBLM_X15Y62 CLBLM 2
		(primitive_site SLICE_X22Y62 SLICEM internal 50)
		(primitive_site SLICE_X23Y62 SLICEL internal 45)
	)
	(tile 60 41 INT_X16Y62 INT 1
		(primitive_site TIEOFF_X18Y62 TIEOFF internal 2)
	)
	(tile 60 42 INT_INTERFACE_X16Y62 INT_INTERFACE 0
	)
	(tile 60 43 NULL_X43Y66 NULL 0
	)
	(tile 60 44 INT_X17Y62 INT 1
		(primitive_site TIEOFF_X19Y62 TIEOFF internal 2)
	)
	(tile 60 45 CLBLM_X17Y62 CLBLM 2
		(primitive_site SLICE_X24Y62 SLICEM internal 50)
		(primitive_site SLICE_X25Y62 SLICEL internal 45)
	)
	(tile 60 46 INT_X18Y62 INT 1
		(primitive_site TIEOFF_X20Y62 TIEOFF internal 2)
	)
	(tile 60 47 CLBLM_X18Y62 CLBLM 2
		(primitive_site SLICE_X26Y62 SLICEM internal 50)
		(primitive_site SLICE_X27Y62 SLICEL internal 45)
	)
	(tile 60 48 VBRK_X18Y62 VBRK 0
	)
	(tile 60 49 INT_X19Y62 INT 1
		(primitive_site TIEOFF_X21Y62 TIEOFF internal 2)
	)
	(tile 60 50 INT_INTERFACE_X19Y62 INT_INTERFACE 0
	)
	(tile 60 51 NULL_X51Y66 NULL 0
	)
	(tile 60 52 INT_X20Y62 INT 1
		(primitive_site TIEOFF_X23Y62 TIEOFF internal 2)
	)
	(tile 60 53 CLBLM_X20Y62 CLBLM 2
		(primitive_site SLICE_X28Y62 SLICEM internal 50)
		(primitive_site SLICE_X29Y62 SLICEL internal 45)
	)
	(tile 60 54 INT_X21Y62 INT 1
		(primitive_site TIEOFF_X24Y62 TIEOFF internal 2)
	)
	(tile 60 55 CLBLM_X21Y62 CLBLM 2
		(primitive_site SLICE_X30Y62 SLICEM internal 50)
		(primitive_site SLICE_X31Y62 SLICEL internal 45)
	)
	(tile 60 56 INT_X22Y62 INT 1
		(primitive_site TIEOFF_X25Y62 TIEOFF internal 2)
	)
	(tile 60 57 INT_INTERFACE_X22Y62 INT_INTERFACE 0
	)
	(tile 60 58 NULL_X58Y66 NULL 0
	)
	(tile 60 59 INT_X23Y62 INT 1
		(primitive_site TIEOFF_X26Y62 TIEOFF internal 2)
	)
	(tile 60 60 CLBLM_X23Y62 CLBLM 2
		(primitive_site SLICE_X32Y62 SLICEM internal 50)
		(primitive_site SLICE_X33Y62 SLICEL internal 45)
	)
	(tile 60 61 INT_X24Y62 INT 1
		(primitive_site TIEOFF_X27Y62 TIEOFF internal 2)
	)
	(tile 60 62 CLBLL_X24Y62 CLBLL 2
		(primitive_site SLICE_X34Y62 SLICEL internal 45)
		(primitive_site SLICE_X35Y62 SLICEL internal 45)
	)
	(tile 60 63 VBRK_X24Y62 VBRK 0
	)
	(tile 60 64 LIOB_FT_X25Y62 LIOB_FT 2
		(primitive_site D13 IOBS bonded 13)
		(primitive_site C13 IOBM bonded 13)
	)
	(tile 60 65 LIOI_X25Y62 LIOI 6
		(primitive_site IODELAY_X1Y62 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y62 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y63 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y63 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y63 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y62 OLOGICE1 internal 32)
	)
	(tile 60 66 INT_X25Y62 INT 1
		(primitive_site TIEOFF_X28Y62 TIEOFF internal 2)
	)
	(tile 60 67 IOI_L_INT_INTERFACE_X25Y62 IOI_L_INT_INTERFACE 0
	)
	(tile 60 68 VBRK_X25Y62 VBRK 0
	)
	(tile 60 69 INT_X26Y62 INT 1
		(primitive_site TIEOFF_X29Y62 TIEOFF internal 2)
	)
	(tile 60 70 CLBLM_X26Y62 CLBLM 2
		(primitive_site SLICE_X36Y62 SLICEM internal 50)
		(primitive_site SLICE_X37Y62 SLICEL internal 45)
	)
	(tile 60 71 INT_X27Y62 INT 1
		(primitive_site TIEOFF_X30Y62 TIEOFF internal 2)
	)
	(tile 60 72 CLBLL_X27Y62 CLBLL 2
		(primitive_site SLICE_X38Y62 SLICEL internal 45)
		(primitive_site SLICE_X39Y62 SLICEL internal 45)
	)
	(tile 60 73 INT_X28Y62 INT 1
		(primitive_site TIEOFF_X31Y62 TIEOFF internal 2)
	)
	(tile 60 74 CLBLM_X28Y62 CLBLM 2
		(primitive_site SLICE_X40Y62 SLICEM internal 50)
		(primitive_site SLICE_X41Y62 SLICEL internal 45)
	)
	(tile 60 75 INT_X29Y62 INT 1
		(primitive_site TIEOFF_X32Y62 TIEOFF internal 2)
	)
	(tile 60 76 CLBLL_X29Y62 CLBLL 2
		(primitive_site SLICE_X42Y62 SLICEL internal 45)
		(primitive_site SLICE_X43Y62 SLICEL internal 45)
	)
	(tile 60 77 VBRK_X29Y62 VBRK 0
	)
	(tile 60 78 CENTER_SPACE2_X78Y66 CENTER_SPACE2 0
	)
	(tile 60 79 CENTER_SPACE1_X79Y66 CENTER_SPACE1 0
	)
	(tile 60 80 CENTER_SPACE2_X80Y66 CENTER_SPACE2 0
	)
	(tile 60 81 CENTER_SPACE1_X81Y66 CENTER_SPACE1 0
	)
	(tile 60 82 CENTER_SPACE2_X82Y66 CENTER_SPACE2 0
	)
	(tile 60 83 CENTER_SPACE1_X83Y66 CENTER_SPACE1 0
	)
	(tile 60 84 CENTER_SPACE2_X84Y66 CENTER_SPACE2 0
	)
	(tile 60 85 CENTER_SPACE1_X85Y66 CENTER_SPACE1 0
	)
	(tile 60 86 CENTER_SPACE2_X86Y66 CENTER_SPACE2 0
	)
	(tile 60 87 CENTER_SPACE1_X87Y66 CENTER_SPACE1 0
	)
	(tile 60 88 CENTER_SPACE2_X88Y66 CENTER_SPACE2 0
	)
	(tile 60 89 NULL_X89Y66 NULL 0
	)
	(tile 60 90 VFRAME_X89Y66 VFRAME 0
	)
	(tile 60 91 INT_X36Y62 INT 1
		(primitive_site TIEOFF_X39Y62 TIEOFF internal 2)
	)
	(tile 60 92 INT_INTERFACE_X36Y62 INT_INTERFACE 0
	)
	(tile 60 93 NULL_X93Y66 NULL 0
	)
	(tile 60 94 INT_X37Y62 INT 1
		(primitive_site TIEOFF_X40Y62 TIEOFF internal 2)
	)
	(tile 60 95 CLBLM_X37Y62 CLBLM 2
		(primitive_site SLICE_X56Y62 SLICEM internal 50)
		(primitive_site SLICE_X57Y62 SLICEL internal 45)
	)
	(tile 60 96 INT_X38Y62 INT 1
		(primitive_site TIEOFF_X41Y62 TIEOFF internal 2)
	)
	(tile 60 97 CLBLL_X38Y62 CLBLL 2
		(primitive_site SLICE_X58Y62 SLICEL internal 45)
		(primitive_site SLICE_X59Y62 SLICEL internal 45)
	)
	(tile 60 98 INT_X39Y62 INT 1
		(primitive_site TIEOFF_X42Y62 TIEOFF internal 2)
	)
	(tile 60 99 CLBLM_X39Y62 CLBLM 2
		(primitive_site SLICE_X60Y62 SLICEM internal 50)
		(primitive_site SLICE_X61Y62 SLICEL internal 45)
	)
	(tile 60 100 INT_X40Y62 INT 1
		(primitive_site TIEOFF_X43Y62 TIEOFF internal 2)
	)
	(tile 60 101 CLBLL_X40Y62 CLBLL 2
		(primitive_site SLICE_X62Y62 SLICEL internal 45)
		(primitive_site SLICE_X63Y62 SLICEL internal 45)
	)
	(tile 60 102 VBRK_X40Y62 VBRK 0
	)
	(tile 60 103 INT_X41Y62 INT 1
		(primitive_site TIEOFF_X44Y62 TIEOFF internal 2)
	)
	(tile 60 104 INT_INTERFACE_X41Y62 INT_INTERFACE 0
	)
	(tile 60 105 RIOI_X41Y62 RIOI 6
		(primitive_site OLOGIC_X2Y62 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y62 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y62 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y63 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y63 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y63 ILOGICE1 internal 28)
	)
	(tile 60 106 RIOB_X41Y62 RIOB 2
		(primitive_site H10 IOBS bonded 13)
		(primitive_site G10 IOBM bonded 13)
	)
	(tile 60 107 VBRK_X41Y62 VBRK 0
	)
	(tile 60 108 INT_X42Y62 INT 1
		(primitive_site TIEOFF_X45Y62 TIEOFF internal 2)
	)
	(tile 60 109 CLBLM_X42Y62 CLBLM 2
		(primitive_site SLICE_X64Y62 SLICEM internal 50)
		(primitive_site SLICE_X65Y62 SLICEL internal 45)
	)
	(tile 60 110 INT_X43Y62 INT 1
		(primitive_site TIEOFF_X46Y62 TIEOFF internal 2)
	)
	(tile 60 111 CLBLL_X43Y62 CLBLL 2
		(primitive_site SLICE_X66Y62 SLICEL internal 45)
		(primitive_site SLICE_X67Y62 SLICEL internal 45)
	)
	(tile 60 112 INT_X44Y62 INT 1
		(primitive_site TIEOFF_X47Y62 TIEOFF internal 2)
	)
	(tile 60 113 INT_INTERFACE_X44Y62 INT_INTERFACE 0
	)
	(tile 60 114 NULL_X114Y66 NULL 0
	)
	(tile 60 115 INT_X45Y62 INT 1
		(primitive_site TIEOFF_X48Y62 TIEOFF internal 2)
	)
	(tile 60 116 CLBLM_X45Y62 CLBLM 2
		(primitive_site SLICE_X68Y62 SLICEM internal 50)
		(primitive_site SLICE_X69Y62 SLICEL internal 45)
	)
	(tile 60 117 INT_X46Y62 INT 1
		(primitive_site TIEOFF_X49Y62 TIEOFF internal 2)
	)
	(tile 60 118 CLBLM_X46Y62 CLBLM 2
		(primitive_site SLICE_X70Y62 SLICEM internal 50)
		(primitive_site SLICE_X71Y62 SLICEL internal 45)
	)
	(tile 60 119 INT_X47Y62 INT 1
		(primitive_site TIEOFF_X50Y62 TIEOFF internal 2)
	)
	(tile 60 120 INT_INTERFACE_X47Y62 INT_INTERFACE 0
	)
	(tile 60 121 NULL_X121Y66 NULL 0
	)
	(tile 60 122 VBRK_X47Y62 VBRK 0
	)
	(tile 60 123 INT_X48Y62 INT 1
		(primitive_site TIEOFF_X52Y62 TIEOFF internal 2)
	)
	(tile 60 124 CLBLM_X48Y62 CLBLM 2
		(primitive_site SLICE_X72Y62 SLICEM internal 50)
		(primitive_site SLICE_X73Y62 SLICEL internal 45)
	)
	(tile 60 125 INT_X49Y62 INT 1
		(primitive_site TIEOFF_X53Y62 TIEOFF internal 2)
	)
	(tile 60 126 CLBLM_X49Y62 CLBLM 2
		(primitive_site SLICE_X74Y62 SLICEM internal 50)
		(primitive_site SLICE_X75Y62 SLICEL internal 45)
	)
	(tile 60 127 INT_X50Y62 INT 1
		(primitive_site TIEOFF_X54Y62 TIEOFF internal 2)
	)
	(tile 60 128 INT_INTERFACE_X50Y62 INT_INTERFACE 0
	)
	(tile 60 129 NULL_X129Y66 NULL 0
	)
	(tile 60 130 INT_X51Y62 INT 1
		(primitive_site TIEOFF_X55Y62 TIEOFF internal 2)
	)
	(tile 60 131 CLBLM_X51Y62 CLBLM 2
		(primitive_site SLICE_X76Y62 SLICEM internal 50)
		(primitive_site SLICE_X77Y62 SLICEL internal 45)
	)
	(tile 60 132 INT_X52Y62 INT 1
		(primitive_site TIEOFF_X56Y62 TIEOFF internal 2)
	)
	(tile 60 133 CLBLM_X52Y62 CLBLM 2
		(primitive_site SLICE_X78Y62 SLICEM internal 50)
		(primitive_site SLICE_X79Y62 SLICEL internal 45)
	)
	(tile 60 134 INT_X53Y62 INT 1
		(primitive_site TIEOFF_X57Y62 TIEOFF internal 2)
	)
	(tile 60 135 INT_INTERFACE_X53Y62 INT_INTERFACE 0
	)
	(tile 60 136 NULL_X136Y66 NULL 0
	)
	(tile 60 137 VBRK_X53Y62 VBRK 0
	)
	(tile 60 138 INT_X54Y62 INT 1
		(primitive_site TIEOFF_X59Y62 TIEOFF internal 2)
	)
	(tile 60 139 CLBLM_X54Y62 CLBLM 2
		(primitive_site SLICE_X80Y62 SLICEM internal 50)
		(primitive_site SLICE_X81Y62 SLICEL internal 45)
	)
	(tile 60 140 INT_X55Y62 INT 1
		(primitive_site TIEOFF_X60Y62 TIEOFF internal 2)
	)
	(tile 60 141 CLBLM_X55Y62 CLBLM 2
		(primitive_site SLICE_X82Y62 SLICEM internal 50)
		(primitive_site SLICE_X83Y62 SLICEL internal 45)
	)
	(tile 60 142 INT_X56Y62 INT 1
		(primitive_site TIEOFF_X61Y62 TIEOFF internal 2)
	)
	(tile 60 143 CLBLM_X56Y62 CLBLM 2
		(primitive_site SLICE_X84Y62 SLICEM internal 50)
		(primitive_site SLICE_X85Y62 SLICEL internal 45)
	)
	(tile 60 144 INT_X57Y62 INT 1
		(primitive_site TIEOFF_X62Y62 TIEOFF internal 2)
	)
	(tile 60 145 CLBLM_X57Y62 CLBLM 2
		(primitive_site SLICE_X86Y62 SLICEM internal 50)
		(primitive_site SLICE_X87Y62 SLICEL internal 45)
	)
	(tile 60 146 INT_X58Y62 INT 1
		(primitive_site TIEOFF_X63Y62 TIEOFF internal 2)
	)
	(tile 60 147 INT_INTERFACE_X58Y62 INT_INTERFACE 0
	)
	(tile 60 148 NULL_X148Y66 NULL 0
	)
	(tile 60 149 VBRK_X58Y62 VBRK 0
	)
	(tile 60 150 INT_X59Y62 INT 1
		(primitive_site TIEOFF_X65Y62 TIEOFF internal 2)
	)
	(tile 60 151 CLBLM_X59Y62 CLBLM 2
		(primitive_site SLICE_X88Y62 SLICEM internal 50)
		(primitive_site SLICE_X89Y62 SLICEL internal 45)
	)
	(tile 60 152 INT_X60Y62 INT 1
		(primitive_site TIEOFF_X66Y62 TIEOFF internal 2)
	)
	(tile 60 153 CLBLM_X60Y62 CLBLM 2
		(primitive_site SLICE_X90Y62 SLICEM internal 50)
		(primitive_site SLICE_X91Y62 SLICEL internal 45)
	)
	(tile 60 154 INT_X61Y62 INT 1
		(primitive_site TIEOFF_X67Y62 TIEOFF internal 2)
	)
	(tile 60 155 INT_INTERFACE_X61Y62 INT_INTERFACE 0
	)
	(tile 60 156 NULL_X156Y66 NULL 0
	)
	(tile 60 157 INT_X62Y62 INT 1
		(primitive_site TIEOFF_X68Y62 TIEOFF internal 2)
	)
	(tile 60 158 CLBLM_X62Y62 CLBLM 2
		(primitive_site SLICE_X92Y62 SLICEM internal 50)
		(primitive_site SLICE_X93Y62 SLICEL internal 45)
	)
	(tile 60 159 INT_X63Y62 INT 1
		(primitive_site TIEOFF_X69Y62 TIEOFF internal 2)
	)
	(tile 60 160 CLBLL_X63Y62 CLBLL 2
		(primitive_site SLICE_X94Y62 SLICEL internal 45)
		(primitive_site SLICE_X95Y62 SLICEL internal 45)
	)
	(tile 60 161 VBRK_X63Y62 VBRK 0
	)
	(tile 60 162 INT_X64Y62 INT 1
		(primitive_site TIEOFF_X70Y62 TIEOFF internal 2)
	)
	(tile 60 163 CLBLM_X64Y62 CLBLM 2
		(primitive_site SLICE_X96Y62 SLICEM internal 50)
		(primitive_site SLICE_X97Y62 SLICEL internal 45)
	)
	(tile 60 164 INT_X65Y62 INT 1
		(primitive_site TIEOFF_X71Y62 TIEOFF internal 2)
	)
	(tile 60 165 CLBLL_X65Y62 CLBLL 2
		(primitive_site SLICE_X98Y62 SLICEL internal 45)
		(primitive_site SLICE_X99Y62 SLICEL internal 45)
	)
	(tile 60 166 INT_X66Y62 INT 1
		(primitive_site TIEOFF_X72Y62 TIEOFF internal 2)
	)
	(tile 60 167 CLBLL_X66Y62 CLBLL 2
		(primitive_site SLICE_X100Y62 SLICEL internal 45)
		(primitive_site SLICE_X101Y62 SLICEL internal 45)
	)
	(tile 60 168 INT_X67Y62 INT 1
		(primitive_site TIEOFF_X73Y62 TIEOFF internal 2)
	)
	(tile 60 169 CLBLM_X67Y62 CLBLM 2
		(primitive_site SLICE_X102Y62 SLICEM internal 50)
		(primitive_site SLICE_X103Y62 SLICEL internal 45)
	)
	(tile 60 170 INT_X68Y62 INT 1
		(primitive_site TIEOFF_X74Y62 TIEOFF internal 2)
	)
	(tile 60 171 CLBLL_X68Y62 CLBLL 2
		(primitive_site SLICE_X104Y62 SLICEL internal 45)
		(primitive_site SLICE_X105Y62 SLICEL internal 45)
	)
	(tile 60 172 INT_X69Y62 INT 1
		(primitive_site TIEOFF_X75Y62 TIEOFF internal 2)
	)
	(tile 60 173 INT_INTERFACE_X69Y62 INT_INTERFACE 0
	)
	(tile 60 174 NULL_X174Y66 NULL 0
	)
	(tile 60 175 INT_X70Y62 INT 1
		(primitive_site TIEOFF_X76Y62 TIEOFF internal 2)
	)
	(tile 60 176 GTX_INT_INTERFACE_X70Y62 GTX_INT_INTERFACE 0
	)
	(tile 60 177 R_TERM_INT_X70Y62 R_TERM_INT 0
	)
	(tile 60 178 NULL_X178Y66 NULL 0
	)
	(tile 61 0 NULL_X0Y65 NULL 0
	)
	(tile 61 1 NULL_X1Y65 NULL 0
	)
	(tile 61 2 L_TERM_INT_X0Y61 L_TERM_INT 0
	)
	(tile 61 3 INT_X0Y61 INT 1
		(primitive_site TIEOFF_X0Y61 TIEOFF internal 2)
	)
	(tile 61 4 IOI_L_INT_INTERFACE_X0Y61 IOI_L_INT_INTERFACE 0
	)
	(tile 61 5 VBRK_X0Y61 VBRK 0
	)
	(tile 61 6 INT_X1Y61 INT 1
		(primitive_site TIEOFF_X1Y61 TIEOFF internal 2)
	)
	(tile 61 7 CLBLM_X1Y61 CLBLM 2
		(primitive_site SLICE_X0Y61 SLICEM internal 50)
		(primitive_site SLICE_X1Y61 SLICEL internal 45)
	)
	(tile 61 8 INT_X2Y61 INT 1
		(primitive_site TIEOFF_X2Y61 TIEOFF internal 2)
	)
	(tile 61 9 CLBLL_X2Y61 CLBLL 2
		(primitive_site SLICE_X2Y61 SLICEL internal 45)
		(primitive_site SLICE_X3Y61 SLICEL internal 45)
	)
	(tile 61 10 INT_X3Y61 INT 1
		(primitive_site TIEOFF_X3Y61 TIEOFF internal 2)
	)
	(tile 61 11 CLBLM_X3Y61 CLBLM 2
		(primitive_site SLICE_X4Y61 SLICEM internal 50)
		(primitive_site SLICE_X5Y61 SLICEL internal 45)
	)
	(tile 61 12 INT_X4Y61 INT 1
		(primitive_site TIEOFF_X4Y61 TIEOFF internal 2)
	)
	(tile 61 13 CLBLL_X4Y61 CLBLL 2
		(primitive_site SLICE_X6Y61 SLICEL internal 45)
		(primitive_site SLICE_X7Y61 SLICEL internal 45)
	)
	(tile 61 14 INT_X5Y61 INT 1
		(primitive_site TIEOFF_X5Y61 TIEOFF internal 2)
	)
	(tile 61 15 INT_INTERFACE_X5Y61 INT_INTERFACE 0
	)
	(tile 61 16 NULL_X16Y65 NULL 0
	)
	(tile 61 17 INT_X6Y61 INT 1
		(primitive_site TIEOFF_X6Y61 TIEOFF internal 2)
	)
	(tile 61 18 CLBLM_X6Y61 CLBLM 2
		(primitive_site SLICE_X8Y61 SLICEM internal 50)
		(primitive_site SLICE_X9Y61 SLICEL internal 45)
	)
	(tile 61 19 INT_X7Y61 INT 1
		(primitive_site TIEOFF_X7Y61 TIEOFF internal 2)
	)
	(tile 61 20 CLBLM_X7Y61 CLBLM 2
		(primitive_site SLICE_X10Y61 SLICEM internal 50)
		(primitive_site SLICE_X11Y61 SLICEL internal 45)
	)
	(tile 61 21 VBRK_X7Y61 VBRK 0
	)
	(tile 61 22 INT_X8Y61 INT 1
		(primitive_site TIEOFF_X8Y61 TIEOFF internal 2)
	)
	(tile 61 23 INT_INTERFACE_X8Y61 INT_INTERFACE 0
	)
	(tile 61 24 NULL_X24Y65 NULL 0
	)
	(tile 61 25 INT_X9Y61 INT 1
		(primitive_site TIEOFF_X10Y61 TIEOFF internal 2)
	)
	(tile 61 26 CLBLM_X9Y61 CLBLM 2
		(primitive_site SLICE_X12Y61 SLICEM internal 50)
		(primitive_site SLICE_X13Y61 SLICEL internal 45)
	)
	(tile 61 27 INT_X10Y61 INT 1
		(primitive_site TIEOFF_X11Y61 TIEOFF internal 2)
	)
	(tile 61 28 CLBLM_X10Y61 CLBLM 2
		(primitive_site SLICE_X14Y61 SLICEM internal 50)
		(primitive_site SLICE_X15Y61 SLICEL internal 45)
	)
	(tile 61 29 INT_X11Y61 INT 1
		(primitive_site TIEOFF_X12Y61 TIEOFF internal 2)
	)
	(tile 61 30 CLBLM_X11Y61 CLBLM 2
		(primitive_site SLICE_X16Y61 SLICEM internal 50)
		(primitive_site SLICE_X17Y61 SLICEL internal 45)
	)
	(tile 61 31 INT_X12Y61 INT 1
		(primitive_site TIEOFF_X13Y61 TIEOFF internal 2)
	)
	(tile 61 32 CLBLM_X12Y61 CLBLM 2
		(primitive_site SLICE_X18Y61 SLICEM internal 50)
		(primitive_site SLICE_X19Y61 SLICEL internal 45)
	)
	(tile 61 33 VBRK_X12Y61 VBRK 0
	)
	(tile 61 34 INT_X13Y61 INT 1
		(primitive_site TIEOFF_X14Y61 TIEOFF internal 2)
	)
	(tile 61 35 INT_INTERFACE_X13Y61 INT_INTERFACE 0
	)
	(tile 61 36 NULL_X36Y65 NULL 0
	)
	(tile 61 37 INT_X14Y61 INT 1
		(primitive_site TIEOFF_X16Y61 TIEOFF internal 2)
	)
	(tile 61 38 CLBLM_X14Y61 CLBLM 2
		(primitive_site SLICE_X20Y61 SLICEM internal 50)
		(primitive_site SLICE_X21Y61 SLICEL internal 45)
	)
	(tile 61 39 INT_X15Y61 INT 1
		(primitive_site TIEOFF_X17Y61 TIEOFF internal 2)
	)
	(tile 61 40 CLBLM_X15Y61 CLBLM 2
		(primitive_site SLICE_X22Y61 SLICEM internal 50)
		(primitive_site SLICE_X23Y61 SLICEL internal 45)
	)
	(tile 61 41 INT_X16Y61 INT 1
		(primitive_site TIEOFF_X18Y61 TIEOFF internal 2)
	)
	(tile 61 42 INT_INTERFACE_X16Y61 INT_INTERFACE 0
	)
	(tile 61 43 NULL_X43Y65 NULL 0
	)
	(tile 61 44 INT_X17Y61 INT 1
		(primitive_site TIEOFF_X19Y61 TIEOFF internal 2)
	)
	(tile 61 45 CLBLM_X17Y61 CLBLM 2
		(primitive_site SLICE_X24Y61 SLICEM internal 50)
		(primitive_site SLICE_X25Y61 SLICEL internal 45)
	)
	(tile 61 46 INT_X18Y61 INT 1
		(primitive_site TIEOFF_X20Y61 TIEOFF internal 2)
	)
	(tile 61 47 CLBLM_X18Y61 CLBLM 2
		(primitive_site SLICE_X26Y61 SLICEM internal 50)
		(primitive_site SLICE_X27Y61 SLICEL internal 45)
	)
	(tile 61 48 VBRK_X18Y61 VBRK 0
	)
	(tile 61 49 INT_X19Y61 INT 1
		(primitive_site TIEOFF_X21Y61 TIEOFF internal 2)
	)
	(tile 61 50 INT_INTERFACE_X19Y61 INT_INTERFACE 0
	)
	(tile 61 51 NULL_X51Y65 NULL 0
	)
	(tile 61 52 INT_X20Y61 INT 1
		(primitive_site TIEOFF_X23Y61 TIEOFF internal 2)
	)
	(tile 61 53 CLBLM_X20Y61 CLBLM 2
		(primitive_site SLICE_X28Y61 SLICEM internal 50)
		(primitive_site SLICE_X29Y61 SLICEL internal 45)
	)
	(tile 61 54 INT_X21Y61 INT 1
		(primitive_site TIEOFF_X24Y61 TIEOFF internal 2)
	)
	(tile 61 55 CLBLM_X21Y61 CLBLM 2
		(primitive_site SLICE_X30Y61 SLICEM internal 50)
		(primitive_site SLICE_X31Y61 SLICEL internal 45)
	)
	(tile 61 56 INT_X22Y61 INT 1
		(primitive_site TIEOFF_X25Y61 TIEOFF internal 2)
	)
	(tile 61 57 INT_INTERFACE_X22Y61 INT_INTERFACE 0
	)
	(tile 61 58 NULL_X58Y65 NULL 0
	)
	(tile 61 59 INT_X23Y61 INT 1
		(primitive_site TIEOFF_X26Y61 TIEOFF internal 2)
	)
	(tile 61 60 CLBLM_X23Y61 CLBLM 2
		(primitive_site SLICE_X32Y61 SLICEM internal 50)
		(primitive_site SLICE_X33Y61 SLICEL internal 45)
	)
	(tile 61 61 INT_X24Y61 INT 1
		(primitive_site TIEOFF_X27Y61 TIEOFF internal 2)
	)
	(tile 61 62 CLBLL_X24Y61 CLBLL 2
		(primitive_site SLICE_X34Y61 SLICEL internal 45)
		(primitive_site SLICE_X35Y61 SLICEL internal 45)
	)
	(tile 61 63 VBRK_X24Y61 VBRK 0
	)
	(tile 61 64 NULL_X64Y65 NULL 0
	)
	(tile 61 65 NULL_X65Y65 NULL 0
	)
	(tile 61 66 INT_X25Y61 INT 1
		(primitive_site TIEOFF_X28Y61 TIEOFF internal 2)
	)
	(tile 61 67 IOI_L_INT_INTERFACE_X25Y61 IOI_L_INT_INTERFACE 0
	)
	(tile 61 68 VBRK_X25Y61 VBRK 0
	)
	(tile 61 69 INT_X26Y61 INT 1
		(primitive_site TIEOFF_X29Y61 TIEOFF internal 2)
	)
	(tile 61 70 CLBLM_X26Y61 CLBLM 2
		(primitive_site SLICE_X36Y61 SLICEM internal 50)
		(primitive_site SLICE_X37Y61 SLICEL internal 45)
	)
	(tile 61 71 INT_X27Y61 INT 1
		(primitive_site TIEOFF_X30Y61 TIEOFF internal 2)
	)
	(tile 61 72 CLBLL_X27Y61 CLBLL 2
		(primitive_site SLICE_X38Y61 SLICEL internal 45)
		(primitive_site SLICE_X39Y61 SLICEL internal 45)
	)
	(tile 61 73 INT_X28Y61 INT 1
		(primitive_site TIEOFF_X31Y61 TIEOFF internal 2)
	)
	(tile 61 74 CLBLM_X28Y61 CLBLM 2
		(primitive_site SLICE_X40Y61 SLICEM internal 50)
		(primitive_site SLICE_X41Y61 SLICEL internal 45)
	)
	(tile 61 75 INT_X29Y61 INT 1
		(primitive_site TIEOFF_X32Y61 TIEOFF internal 2)
	)
	(tile 61 76 CLBLL_X29Y61 CLBLL 2
		(primitive_site SLICE_X42Y61 SLICEL internal 45)
		(primitive_site SLICE_X43Y61 SLICEL internal 45)
	)
	(tile 61 77 VBRK_X29Y61 VBRK 0
	)
	(tile 61 78 CENTER_SPACE2_X78Y65 CENTER_SPACE2 0
	)
	(tile 61 79 CENTER_SPACE1_X79Y65 CENTER_SPACE1 0
	)
	(tile 61 80 CENTER_SPACE2_X80Y65 CENTER_SPACE2 0
	)
	(tile 61 81 CENTER_SPACE1_X81Y65 CENTER_SPACE1 0
	)
	(tile 61 82 CENTER_SPACE2_X82Y65 CENTER_SPACE2 0
	)
	(tile 61 83 CENTER_SPACE1_X83Y65 CENTER_SPACE1 0
	)
	(tile 61 84 CENTER_SPACE2_X84Y65 CENTER_SPACE2 0
	)
	(tile 61 85 CENTER_SPACE1_X85Y65 CENTER_SPACE1 0
	)
	(tile 61 86 CENTER_SPACE2_X86Y65 CENTER_SPACE2 0
	)
	(tile 61 87 CENTER_SPACE1_X87Y65 CENTER_SPACE1 0
	)
	(tile 61 88 CENTER_SPACE2_X88Y65 CENTER_SPACE2 0
	)
	(tile 61 89 NULL_X89Y65 NULL 0
	)
	(tile 61 90 VFRAME_X89Y65 VFRAME 0
	)
	(tile 61 91 INT_X36Y61 INT 1
		(primitive_site TIEOFF_X39Y61 TIEOFF internal 2)
	)
	(tile 61 92 INT_INTERFACE_X36Y61 INT_INTERFACE 0
	)
	(tile 61 93 NULL_X93Y65 NULL 0
	)
	(tile 61 94 INT_X37Y61 INT 1
		(primitive_site TIEOFF_X40Y61 TIEOFF internal 2)
	)
	(tile 61 95 CLBLM_X37Y61 CLBLM 2
		(primitive_site SLICE_X56Y61 SLICEM internal 50)
		(primitive_site SLICE_X57Y61 SLICEL internal 45)
	)
	(tile 61 96 INT_X38Y61 INT 1
		(primitive_site TIEOFF_X41Y61 TIEOFF internal 2)
	)
	(tile 61 97 CLBLL_X38Y61 CLBLL 2
		(primitive_site SLICE_X58Y61 SLICEL internal 45)
		(primitive_site SLICE_X59Y61 SLICEL internal 45)
	)
	(tile 61 98 INT_X39Y61 INT 1
		(primitive_site TIEOFF_X42Y61 TIEOFF internal 2)
	)
	(tile 61 99 CLBLM_X39Y61 CLBLM 2
		(primitive_site SLICE_X60Y61 SLICEM internal 50)
		(primitive_site SLICE_X61Y61 SLICEL internal 45)
	)
	(tile 61 100 INT_X40Y61 INT 1
		(primitive_site TIEOFF_X43Y61 TIEOFF internal 2)
	)
	(tile 61 101 CLBLL_X40Y61 CLBLL 2
		(primitive_site SLICE_X62Y61 SLICEL internal 45)
		(primitive_site SLICE_X63Y61 SLICEL internal 45)
	)
	(tile 61 102 VBRK_X40Y61 VBRK 0
	)
	(tile 61 103 INT_X41Y61 INT 1
		(primitive_site TIEOFF_X44Y61 TIEOFF internal 2)
	)
	(tile 61 104 INT_INTERFACE_X41Y61 INT_INTERFACE 0
	)
	(tile 61 105 NULL_X105Y65 NULL 0
	)
	(tile 61 106 NULL_X106Y65 NULL 0
	)
	(tile 61 107 VBRK_X106Y65 VBRK 0
	)
	(tile 61 108 INT_X42Y61 INT 1
		(primitive_site TIEOFF_X45Y61 TIEOFF internal 2)
	)
	(tile 61 109 CLBLM_X42Y61 CLBLM 2
		(primitive_site SLICE_X64Y61 SLICEM internal 50)
		(primitive_site SLICE_X65Y61 SLICEL internal 45)
	)
	(tile 61 110 INT_X43Y61 INT 1
		(primitive_site TIEOFF_X46Y61 TIEOFF internal 2)
	)
	(tile 61 111 CLBLL_X43Y61 CLBLL 2
		(primitive_site SLICE_X66Y61 SLICEL internal 45)
		(primitive_site SLICE_X67Y61 SLICEL internal 45)
	)
	(tile 61 112 INT_X44Y61 INT 1
		(primitive_site TIEOFF_X47Y61 TIEOFF internal 2)
	)
	(tile 61 113 INT_INTERFACE_X44Y61 INT_INTERFACE 0
	)
	(tile 61 114 NULL_X114Y65 NULL 0
	)
	(tile 61 115 INT_X45Y61 INT 1
		(primitive_site TIEOFF_X48Y61 TIEOFF internal 2)
	)
	(tile 61 116 CLBLM_X45Y61 CLBLM 2
		(primitive_site SLICE_X68Y61 SLICEM internal 50)
		(primitive_site SLICE_X69Y61 SLICEL internal 45)
	)
	(tile 61 117 INT_X46Y61 INT 1
		(primitive_site TIEOFF_X49Y61 TIEOFF internal 2)
	)
	(tile 61 118 CLBLM_X46Y61 CLBLM 2
		(primitive_site SLICE_X70Y61 SLICEM internal 50)
		(primitive_site SLICE_X71Y61 SLICEL internal 45)
	)
	(tile 61 119 INT_X47Y61 INT 1
		(primitive_site TIEOFF_X50Y61 TIEOFF internal 2)
	)
	(tile 61 120 INT_INTERFACE_X47Y61 INT_INTERFACE 0
	)
	(tile 61 121 NULL_X121Y65 NULL 0
	)
	(tile 61 122 VBRK_X47Y61 VBRK 0
	)
	(tile 61 123 INT_X48Y61 INT 1
		(primitive_site TIEOFF_X52Y61 TIEOFF internal 2)
	)
	(tile 61 124 CLBLM_X48Y61 CLBLM 2
		(primitive_site SLICE_X72Y61 SLICEM internal 50)
		(primitive_site SLICE_X73Y61 SLICEL internal 45)
	)
	(tile 61 125 INT_X49Y61 INT 1
		(primitive_site TIEOFF_X53Y61 TIEOFF internal 2)
	)
	(tile 61 126 CLBLM_X49Y61 CLBLM 2
		(primitive_site SLICE_X74Y61 SLICEM internal 50)
		(primitive_site SLICE_X75Y61 SLICEL internal 45)
	)
	(tile 61 127 INT_X50Y61 INT 1
		(primitive_site TIEOFF_X54Y61 TIEOFF internal 2)
	)
	(tile 61 128 INT_INTERFACE_X50Y61 INT_INTERFACE 0
	)
	(tile 61 129 NULL_X129Y65 NULL 0
	)
	(tile 61 130 INT_X51Y61 INT 1
		(primitive_site TIEOFF_X55Y61 TIEOFF internal 2)
	)
	(tile 61 131 CLBLM_X51Y61 CLBLM 2
		(primitive_site SLICE_X76Y61 SLICEM internal 50)
		(primitive_site SLICE_X77Y61 SLICEL internal 45)
	)
	(tile 61 132 INT_X52Y61 INT 1
		(primitive_site TIEOFF_X56Y61 TIEOFF internal 2)
	)
	(tile 61 133 CLBLM_X52Y61 CLBLM 2
		(primitive_site SLICE_X78Y61 SLICEM internal 50)
		(primitive_site SLICE_X79Y61 SLICEL internal 45)
	)
	(tile 61 134 INT_X53Y61 INT 1
		(primitive_site TIEOFF_X57Y61 TIEOFF internal 2)
	)
	(tile 61 135 INT_INTERFACE_X53Y61 INT_INTERFACE 0
	)
	(tile 61 136 NULL_X136Y65 NULL 0
	)
	(tile 61 137 VBRK_X53Y61 VBRK 0
	)
	(tile 61 138 INT_X54Y61 INT 1
		(primitive_site TIEOFF_X59Y61 TIEOFF internal 2)
	)
	(tile 61 139 CLBLM_X54Y61 CLBLM 2
		(primitive_site SLICE_X80Y61 SLICEM internal 50)
		(primitive_site SLICE_X81Y61 SLICEL internal 45)
	)
	(tile 61 140 INT_X55Y61 INT 1
		(primitive_site TIEOFF_X60Y61 TIEOFF internal 2)
	)
	(tile 61 141 CLBLM_X55Y61 CLBLM 2
		(primitive_site SLICE_X82Y61 SLICEM internal 50)
		(primitive_site SLICE_X83Y61 SLICEL internal 45)
	)
	(tile 61 142 INT_X56Y61 INT 1
		(primitive_site TIEOFF_X61Y61 TIEOFF internal 2)
	)
	(tile 61 143 CLBLM_X56Y61 CLBLM 2
		(primitive_site SLICE_X84Y61 SLICEM internal 50)
		(primitive_site SLICE_X85Y61 SLICEL internal 45)
	)
	(tile 61 144 INT_X57Y61 INT 1
		(primitive_site TIEOFF_X62Y61 TIEOFF internal 2)
	)
	(tile 61 145 CLBLM_X57Y61 CLBLM 2
		(primitive_site SLICE_X86Y61 SLICEM internal 50)
		(primitive_site SLICE_X87Y61 SLICEL internal 45)
	)
	(tile 61 146 INT_X58Y61 INT 1
		(primitive_site TIEOFF_X63Y61 TIEOFF internal 2)
	)
	(tile 61 147 INT_INTERFACE_X58Y61 INT_INTERFACE 0
	)
	(tile 61 148 NULL_X148Y65 NULL 0
	)
	(tile 61 149 VBRK_X58Y61 VBRK 0
	)
	(tile 61 150 INT_X59Y61 INT 1
		(primitive_site TIEOFF_X65Y61 TIEOFF internal 2)
	)
	(tile 61 151 CLBLM_X59Y61 CLBLM 2
		(primitive_site SLICE_X88Y61 SLICEM internal 50)
		(primitive_site SLICE_X89Y61 SLICEL internal 45)
	)
	(tile 61 152 INT_X60Y61 INT 1
		(primitive_site TIEOFF_X66Y61 TIEOFF internal 2)
	)
	(tile 61 153 CLBLM_X60Y61 CLBLM 2
		(primitive_site SLICE_X90Y61 SLICEM internal 50)
		(primitive_site SLICE_X91Y61 SLICEL internal 45)
	)
	(tile 61 154 INT_X61Y61 INT 1
		(primitive_site TIEOFF_X67Y61 TIEOFF internal 2)
	)
	(tile 61 155 INT_INTERFACE_X61Y61 INT_INTERFACE 0
	)
	(tile 61 156 NULL_X156Y65 NULL 0
	)
	(tile 61 157 INT_X62Y61 INT 1
		(primitive_site TIEOFF_X68Y61 TIEOFF internal 2)
	)
	(tile 61 158 CLBLM_X62Y61 CLBLM 2
		(primitive_site SLICE_X92Y61 SLICEM internal 50)
		(primitive_site SLICE_X93Y61 SLICEL internal 45)
	)
	(tile 61 159 INT_X63Y61 INT 1
		(primitive_site TIEOFF_X69Y61 TIEOFF internal 2)
	)
	(tile 61 160 CLBLL_X63Y61 CLBLL 2
		(primitive_site SLICE_X94Y61 SLICEL internal 45)
		(primitive_site SLICE_X95Y61 SLICEL internal 45)
	)
	(tile 61 161 VBRK_X63Y61 VBRK 0
	)
	(tile 61 162 INT_X64Y61 INT 1
		(primitive_site TIEOFF_X70Y61 TIEOFF internal 2)
	)
	(tile 61 163 CLBLM_X64Y61 CLBLM 2
		(primitive_site SLICE_X96Y61 SLICEM internal 50)
		(primitive_site SLICE_X97Y61 SLICEL internal 45)
	)
	(tile 61 164 INT_X65Y61 INT 1
		(primitive_site TIEOFF_X71Y61 TIEOFF internal 2)
	)
	(tile 61 165 CLBLL_X65Y61 CLBLL 2
		(primitive_site SLICE_X98Y61 SLICEL internal 45)
		(primitive_site SLICE_X99Y61 SLICEL internal 45)
	)
	(tile 61 166 INT_X66Y61 INT 1
		(primitive_site TIEOFF_X72Y61 TIEOFF internal 2)
	)
	(tile 61 167 CLBLL_X66Y61 CLBLL 2
		(primitive_site SLICE_X100Y61 SLICEL internal 45)
		(primitive_site SLICE_X101Y61 SLICEL internal 45)
	)
	(tile 61 168 INT_X67Y61 INT 1
		(primitive_site TIEOFF_X73Y61 TIEOFF internal 2)
	)
	(tile 61 169 CLBLM_X67Y61 CLBLM 2
		(primitive_site SLICE_X102Y61 SLICEM internal 50)
		(primitive_site SLICE_X103Y61 SLICEL internal 45)
	)
	(tile 61 170 INT_X68Y61 INT 1
		(primitive_site TIEOFF_X74Y61 TIEOFF internal 2)
	)
	(tile 61 171 CLBLL_X68Y61 CLBLL 2
		(primitive_site SLICE_X104Y61 SLICEL internal 45)
		(primitive_site SLICE_X105Y61 SLICEL internal 45)
	)
	(tile 61 172 INT_X69Y61 INT 1
		(primitive_site TIEOFF_X75Y61 TIEOFF internal 2)
	)
	(tile 61 173 INT_INTERFACE_X69Y61 INT_INTERFACE 0
	)
	(tile 61 174 NULL_X174Y65 NULL 0
	)
	(tile 61 175 INT_X70Y61 INT 1
		(primitive_site TIEOFF_X76Y61 TIEOFF internal 2)
	)
	(tile 61 176 GTX_INT_INTERFACE_X70Y61 GTX_INT_INTERFACE 0
	)
	(tile 61 177 R_TERM_INT_X70Y61 R_TERM_INT 0
	)
	(tile 61 178 NULL_X178Y65 NULL 0
	)
	(tile 62 0 LIOB_X0Y60 LIOB 2
		(primitive_site E20 IOBS bonded 13)
		(primitive_site D20 IOBM bonded 13)
	)
	(tile 62 1 LIOI_X0Y60 LIOI 6
		(primitive_site IODELAY_X0Y60 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y60 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y61 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y61 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y61 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y60 OLOGICE1 internal 32)
	)
	(tile 62 2 L_TERM_INT_X0Y60 L_TERM_INT 0
	)
	(tile 62 3 INT_X0Y60 INT 1
		(primitive_site TIEOFF_X0Y60 TIEOFF internal 2)
	)
	(tile 62 4 IOI_L_INT_INTERFACE_X0Y60 IOI_L_INT_INTERFACE 0
	)
	(tile 62 5 VBRK_X0Y60 VBRK 0
	)
	(tile 62 6 INT_X1Y60 INT 1
		(primitive_site TIEOFF_X1Y60 TIEOFF internal 2)
	)
	(tile 62 7 CLBLM_X1Y60 CLBLM 2
		(primitive_site SLICE_X0Y60 SLICEM internal 50)
		(primitive_site SLICE_X1Y60 SLICEL internal 45)
	)
	(tile 62 8 INT_X2Y60 INT 1
		(primitive_site TIEOFF_X2Y60 TIEOFF internal 2)
	)
	(tile 62 9 CLBLL_X2Y60 CLBLL 2
		(primitive_site SLICE_X2Y60 SLICEL internal 45)
		(primitive_site SLICE_X3Y60 SLICEL internal 45)
	)
	(tile 62 10 INT_X3Y60 INT 1
		(primitive_site TIEOFF_X3Y60 TIEOFF internal 2)
	)
	(tile 62 11 CLBLM_X3Y60 CLBLM 2
		(primitive_site SLICE_X4Y60 SLICEM internal 50)
		(primitive_site SLICE_X5Y60 SLICEL internal 45)
	)
	(tile 62 12 INT_X4Y60 INT 1
		(primitive_site TIEOFF_X4Y60 TIEOFF internal 2)
	)
	(tile 62 13 CLBLL_X4Y60 CLBLL 2
		(primitive_site SLICE_X6Y60 SLICEL internal 45)
		(primitive_site SLICE_X7Y60 SLICEL internal 45)
	)
	(tile 62 14 INT_X5Y60 INT 1
		(primitive_site TIEOFF_X5Y60 TIEOFF internal 2)
	)
	(tile 62 15 INT_INTERFACE_X5Y60 INT_INTERFACE 0
	)
	(tile 62 16 BRAM_X5Y60 BRAM 3
		(primitive_site RAMB18_X0Y24 FIFO18E1 internal 158)
		(primitive_site RAMB18_X0Y25 RAMB18E1 internal 158)
		(primitive_site RAMB36_X0Y12 RAMBFIFO36E1 internal 356)
	)
	(tile 62 17 INT_X6Y60 INT 1
		(primitive_site TIEOFF_X6Y60 TIEOFF internal 2)
	)
	(tile 62 18 CLBLM_X6Y60 CLBLM 2
		(primitive_site SLICE_X8Y60 SLICEM internal 50)
		(primitive_site SLICE_X9Y60 SLICEL internal 45)
	)
	(tile 62 19 INT_X7Y60 INT 1
		(primitive_site TIEOFF_X7Y60 TIEOFF internal 2)
	)
	(tile 62 20 CLBLM_X7Y60 CLBLM 2
		(primitive_site SLICE_X10Y60 SLICEM internal 50)
		(primitive_site SLICE_X11Y60 SLICEL internal 45)
	)
	(tile 62 21 VBRK_X7Y60 VBRK 0
	)
	(tile 62 22 INT_X8Y60 INT 1
		(primitive_site TIEOFF_X8Y60 TIEOFF internal 2)
	)
	(tile 62 23 INT_INTERFACE_X8Y60 INT_INTERFACE 0
	)
	(tile 62 24 DSP_X8Y60 DSP 3
		(primitive_site DSP48_X0Y24 DSP48E1 internal 417)
		(primitive_site DSP48_X0Y25 DSP48E1 internal 417)
		(primitive_site TIEOFF_X9Y60 TIEOFF internal 2)
	)
	(tile 62 25 INT_X9Y60 INT 1
		(primitive_site TIEOFF_X10Y60 TIEOFF internal 2)
	)
	(tile 62 26 CLBLM_X9Y60 CLBLM 2
		(primitive_site SLICE_X12Y60 SLICEM internal 50)
		(primitive_site SLICE_X13Y60 SLICEL internal 45)
	)
	(tile 62 27 INT_X10Y60 INT 1
		(primitive_site TIEOFF_X11Y60 TIEOFF internal 2)
	)
	(tile 62 28 CLBLM_X10Y60 CLBLM 2
		(primitive_site SLICE_X14Y60 SLICEM internal 50)
		(primitive_site SLICE_X15Y60 SLICEL internal 45)
	)
	(tile 62 29 INT_X11Y60 INT 1
		(primitive_site TIEOFF_X12Y60 TIEOFF internal 2)
	)
	(tile 62 30 CLBLM_X11Y60 CLBLM 2
		(primitive_site SLICE_X16Y60 SLICEM internal 50)
		(primitive_site SLICE_X17Y60 SLICEL internal 45)
	)
	(tile 62 31 INT_X12Y60 INT 1
		(primitive_site TIEOFF_X13Y60 TIEOFF internal 2)
	)
	(tile 62 32 CLBLM_X12Y60 CLBLM 2
		(primitive_site SLICE_X18Y60 SLICEM internal 50)
		(primitive_site SLICE_X19Y60 SLICEL internal 45)
	)
	(tile 62 33 VBRK_X12Y60 VBRK 0
	)
	(tile 62 34 INT_X13Y60 INT 1
		(primitive_site TIEOFF_X14Y60 TIEOFF internal 2)
	)
	(tile 62 35 INT_INTERFACE_X13Y60 INT_INTERFACE 0
	)
	(tile 62 36 DSP_X13Y60 DSP 3
		(primitive_site DSP48_X1Y24 DSP48E1 internal 417)
		(primitive_site DSP48_X1Y25 DSP48E1 internal 417)
		(primitive_site TIEOFF_X15Y60 TIEOFF internal 2)
	)
	(tile 62 37 INT_X14Y60 INT 1
		(primitive_site TIEOFF_X16Y60 TIEOFF internal 2)
	)
	(tile 62 38 CLBLM_X14Y60 CLBLM 2
		(primitive_site SLICE_X20Y60 SLICEM internal 50)
		(primitive_site SLICE_X21Y60 SLICEL internal 45)
	)
	(tile 62 39 INT_X15Y60 INT 1
		(primitive_site TIEOFF_X17Y60 TIEOFF internal 2)
	)
	(tile 62 40 CLBLM_X15Y60 CLBLM 2
		(primitive_site SLICE_X22Y60 SLICEM internal 50)
		(primitive_site SLICE_X23Y60 SLICEL internal 45)
	)
	(tile 62 41 INT_X16Y60 INT 1
		(primitive_site TIEOFF_X18Y60 TIEOFF internal 2)
	)
	(tile 62 42 INT_INTERFACE_X16Y60 INT_INTERFACE 0
	)
	(tile 62 43 BRAM_X16Y60 BRAM 3
		(primitive_site RAMB18_X1Y24 FIFO18E1 internal 158)
		(primitive_site RAMB18_X1Y25 RAMB18E1 internal 158)
		(primitive_site RAMB36_X1Y12 RAMBFIFO36E1 internal 356)
	)
	(tile 62 44 INT_X17Y60 INT 1
		(primitive_site TIEOFF_X19Y60 TIEOFF internal 2)
	)
	(tile 62 45 CLBLM_X17Y60 CLBLM 2
		(primitive_site SLICE_X24Y60 SLICEM internal 50)
		(primitive_site SLICE_X25Y60 SLICEL internal 45)
	)
	(tile 62 46 INT_X18Y60 INT 1
		(primitive_site TIEOFF_X20Y60 TIEOFF internal 2)
	)
	(tile 62 47 CLBLM_X18Y60 CLBLM 2
		(primitive_site SLICE_X26Y60 SLICEM internal 50)
		(primitive_site SLICE_X27Y60 SLICEL internal 45)
	)
	(tile 62 48 VBRK_X18Y60 VBRK 0
	)
	(tile 62 49 INT_X19Y60 INT 1
		(primitive_site TIEOFF_X21Y60 TIEOFF internal 2)
	)
	(tile 62 50 INT_INTERFACE_X19Y60 INT_INTERFACE 0
	)
	(tile 62 51 DSP_X19Y60 DSP 3
		(primitive_site DSP48_X2Y24 DSP48E1 internal 417)
		(primitive_site DSP48_X2Y25 DSP48E1 internal 417)
		(primitive_site TIEOFF_X22Y60 TIEOFF internal 2)
	)
	(tile 62 52 INT_X20Y60 INT 1
		(primitive_site TIEOFF_X23Y60 TIEOFF internal 2)
	)
	(tile 62 53 CLBLM_X20Y60 CLBLM 2
		(primitive_site SLICE_X28Y60 SLICEM internal 50)
		(primitive_site SLICE_X29Y60 SLICEL internal 45)
	)
	(tile 62 54 INT_X21Y60 INT 1
		(primitive_site TIEOFF_X24Y60 TIEOFF internal 2)
	)
	(tile 62 55 CLBLM_X21Y60 CLBLM 2
		(primitive_site SLICE_X30Y60 SLICEM internal 50)
		(primitive_site SLICE_X31Y60 SLICEL internal 45)
	)
	(tile 62 56 INT_X22Y60 INT 1
		(primitive_site TIEOFF_X25Y60 TIEOFF internal 2)
	)
	(tile 62 57 INT_INTERFACE_X22Y60 INT_INTERFACE 0
	)
	(tile 62 58 BRAM_X22Y60 BRAM 3
		(primitive_site RAMB18_X2Y24 FIFO18E1 internal 158)
		(primitive_site RAMB18_X2Y25 RAMB18E1 internal 158)
		(primitive_site RAMB36_X2Y12 RAMBFIFO36E1 internal 356)
	)
	(tile 62 59 INT_X23Y60 INT 1
		(primitive_site TIEOFF_X26Y60 TIEOFF internal 2)
	)
	(tile 62 60 CLBLM_X23Y60 CLBLM 2
		(primitive_site SLICE_X32Y60 SLICEM internal 50)
		(primitive_site SLICE_X33Y60 SLICEL internal 45)
	)
	(tile 62 61 INT_X24Y60 INT 1
		(primitive_site TIEOFF_X27Y60 TIEOFF internal 2)
	)
	(tile 62 62 CLBLL_X24Y60 CLBLL 2
		(primitive_site SLICE_X34Y60 SLICEL internal 45)
		(primitive_site SLICE_X35Y60 SLICEL internal 45)
	)
	(tile 62 63 VBRK_X24Y60 VBRK 0
	)
	(tile 62 64 LIOB_FT_X25Y60 LIOB_FT 2
		(primitive_site F16 IOBS bonded 13)
		(primitive_site E16 IOBM bonded 13)
	)
	(tile 62 65 LIOI_X25Y60 LIOI 6
		(primitive_site IODELAY_X1Y60 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y60 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y61 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y61 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y61 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y60 OLOGICE1 internal 32)
	)
	(tile 62 66 INT_X25Y60 INT 1
		(primitive_site TIEOFF_X28Y60 TIEOFF internal 2)
	)
	(tile 62 67 IOI_L_INT_INTERFACE_X25Y60 IOI_L_INT_INTERFACE 0
	)
	(tile 62 68 VBRK_X25Y60 VBRK 0
	)
	(tile 62 69 INT_X26Y60 INT 1
		(primitive_site TIEOFF_X29Y60 TIEOFF internal 2)
	)
	(tile 62 70 CLBLM_X26Y60 CLBLM 2
		(primitive_site SLICE_X36Y60 SLICEM internal 50)
		(primitive_site SLICE_X37Y60 SLICEL internal 45)
	)
	(tile 62 71 INT_X27Y60 INT 1
		(primitive_site TIEOFF_X30Y60 TIEOFF internal 2)
	)
	(tile 62 72 CLBLL_X27Y60 CLBLL 2
		(primitive_site SLICE_X38Y60 SLICEL internal 45)
		(primitive_site SLICE_X39Y60 SLICEL internal 45)
	)
	(tile 62 73 INT_X28Y60 INT 1
		(primitive_site TIEOFF_X31Y60 TIEOFF internal 2)
	)
	(tile 62 74 CLBLM_X28Y60 CLBLM 2
		(primitive_site SLICE_X40Y60 SLICEM internal 50)
		(primitive_site SLICE_X41Y60 SLICEL internal 45)
	)
	(tile 62 75 INT_X29Y60 INT 1
		(primitive_site TIEOFF_X32Y60 TIEOFF internal 2)
	)
	(tile 62 76 CLBLL_X29Y60 CLBLL 2
		(primitive_site SLICE_X42Y60 SLICEL internal 45)
		(primitive_site SLICE_X43Y60 SLICEL internal 45)
	)
	(tile 62 77 VBRK_X29Y60 VBRK 0
	)
	(tile 62 78 CENTER_SPACE2_X78Y64 CENTER_SPACE2 0
	)
	(tile 62 79 CENTER_SPACE1_X79Y64 CENTER_SPACE1 0
	)
	(tile 62 80 CENTER_SPACE2_X80Y64 CENTER_SPACE2 0
	)
	(tile 62 81 CENTER_SPACE1_X81Y64 CENTER_SPACE1 0
	)
	(tile 62 82 CENTER_SPACE2_X82Y64 CENTER_SPACE2 0
	)
	(tile 62 83 CENTER_SPACE1_X83Y64 CENTER_SPACE1 0
	)
	(tile 62 84 CENTER_SPACE2_X84Y64 CENTER_SPACE2 0
	)
	(tile 62 85 CENTER_SPACE1_X85Y64 CENTER_SPACE1 0
	)
	(tile 62 86 CENTER_SPACE2_X86Y64 CENTER_SPACE2 0
	)
	(tile 62 87 CENTER_SPACE1_X87Y64 CENTER_SPACE1 0
	)
	(tile 62 88 CENTER_SPACE2_X88Y64 CENTER_SPACE2 0
	)
	(tile 62 89 NULL_X89Y64 NULL 0
	)
	(tile 62 90 VFRAME_X89Y64 VFRAME 0
	)
	(tile 62 91 INT_X36Y60 INT 1
		(primitive_site TIEOFF_X39Y60 TIEOFF internal 2)
	)
	(tile 62 92 INT_INTERFACE_X36Y60 INT_INTERFACE 0
	)
	(tile 62 93 NULL_X93Y64 NULL 0
	)
	(tile 62 94 INT_X37Y60 INT 1
		(primitive_site TIEOFF_X40Y60 TIEOFF internal 2)
	)
	(tile 62 95 CLBLM_X37Y60 CLBLM 2
		(primitive_site SLICE_X56Y60 SLICEM internal 50)
		(primitive_site SLICE_X57Y60 SLICEL internal 45)
	)
	(tile 62 96 INT_X38Y60 INT 1
		(primitive_site TIEOFF_X41Y60 TIEOFF internal 2)
	)
	(tile 62 97 CLBLL_X38Y60 CLBLL 2
		(primitive_site SLICE_X58Y60 SLICEL internal 45)
		(primitive_site SLICE_X59Y60 SLICEL internal 45)
	)
	(tile 62 98 INT_X39Y60 INT 1
		(primitive_site TIEOFF_X42Y60 TIEOFF internal 2)
	)
	(tile 62 99 CLBLM_X39Y60 CLBLM 2
		(primitive_site SLICE_X60Y60 SLICEM internal 50)
		(primitive_site SLICE_X61Y60 SLICEL internal 45)
	)
	(tile 62 100 INT_X40Y60 INT 1
		(primitive_site TIEOFF_X43Y60 TIEOFF internal 2)
	)
	(tile 62 101 CLBLL_X40Y60 CLBLL 2
		(primitive_site SLICE_X62Y60 SLICEL internal 45)
		(primitive_site SLICE_X63Y60 SLICEL internal 45)
	)
	(tile 62 102 VBRK_X40Y60 VBRK 0
	)
	(tile 62 103 INT_X41Y60 INT 1
		(primitive_site TIEOFF_X44Y60 TIEOFF internal 2)
	)
	(tile 62 104 INT_INTERFACE_X41Y60 INT_INTERFACE 0
	)
	(tile 62 105 RIOI_X41Y60 RIOI 6
		(primitive_site OLOGIC_X2Y60 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y60 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y60 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y61 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y61 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y61 ILOGICE1 internal 28)
	)
	(tile 62 106 RIOB_X41Y60 RIOB 2
		(primitive_site D9 IOBS bonded 13)
		(primitive_site E9 IOBM bonded 13)
	)
	(tile 62 107 VBRK_X41Y60 VBRK 0
	)
	(tile 62 108 INT_X42Y60 INT 1
		(primitive_site TIEOFF_X45Y60 TIEOFF internal 2)
	)
	(tile 62 109 CLBLM_X42Y60 CLBLM 2
		(primitive_site SLICE_X64Y60 SLICEM internal 50)
		(primitive_site SLICE_X65Y60 SLICEL internal 45)
	)
	(tile 62 110 INT_X43Y60 INT 1
		(primitive_site TIEOFF_X46Y60 TIEOFF internal 2)
	)
	(tile 62 111 CLBLL_X43Y60 CLBLL 2
		(primitive_site SLICE_X66Y60 SLICEL internal 45)
		(primitive_site SLICE_X67Y60 SLICEL internal 45)
	)
	(tile 62 112 INT_X44Y60 INT 1
		(primitive_site TIEOFF_X47Y60 TIEOFF internal 2)
	)
	(tile 62 113 INT_INTERFACE_X44Y60 INT_INTERFACE 0
	)
	(tile 62 114 BRAM_X44Y60 BRAM 3
		(primitive_site RAMB18_X3Y24 FIFO18E1 internal 158)
		(primitive_site RAMB18_X3Y25 RAMB18E1 internal 158)
		(primitive_site RAMB36_X3Y12 RAMBFIFO36E1 internal 356)
	)
	(tile 62 115 INT_X45Y60 INT 1
		(primitive_site TIEOFF_X48Y60 TIEOFF internal 2)
	)
	(tile 62 116 CLBLM_X45Y60 CLBLM 2
		(primitive_site SLICE_X68Y60 SLICEM internal 50)
		(primitive_site SLICE_X69Y60 SLICEL internal 45)
	)
	(tile 62 117 INT_X46Y60 INT 1
		(primitive_site TIEOFF_X49Y60 TIEOFF internal 2)
	)
	(tile 62 118 CLBLM_X46Y60 CLBLM 2
		(primitive_site SLICE_X70Y60 SLICEM internal 50)
		(primitive_site SLICE_X71Y60 SLICEL internal 45)
	)
	(tile 62 119 INT_X47Y60 INT 1
		(primitive_site TIEOFF_X50Y60 TIEOFF internal 2)
	)
	(tile 62 120 INT_INTERFACE_X47Y60 INT_INTERFACE 0
	)
	(tile 62 121 DSP_X47Y60 DSP 3
		(primitive_site DSP48_X3Y24 DSP48E1 internal 417)
		(primitive_site DSP48_X3Y25 DSP48E1 internal 417)
		(primitive_site TIEOFF_X51Y60 TIEOFF internal 2)
	)
	(tile 62 122 VBRK_X47Y60 VBRK 0
	)
	(tile 62 123 INT_X48Y60 INT 1
		(primitive_site TIEOFF_X52Y60 TIEOFF internal 2)
	)
	(tile 62 124 CLBLM_X48Y60 CLBLM 2
		(primitive_site SLICE_X72Y60 SLICEM internal 50)
		(primitive_site SLICE_X73Y60 SLICEL internal 45)
	)
	(tile 62 125 INT_X49Y60 INT 1
		(primitive_site TIEOFF_X53Y60 TIEOFF internal 2)
	)
	(tile 62 126 CLBLM_X49Y60 CLBLM 2
		(primitive_site SLICE_X74Y60 SLICEM internal 50)
		(primitive_site SLICE_X75Y60 SLICEL internal 45)
	)
	(tile 62 127 INT_X50Y60 INT 1
		(primitive_site TIEOFF_X54Y60 TIEOFF internal 2)
	)
	(tile 62 128 INT_INTERFACE_X50Y60 INT_INTERFACE 0
	)
	(tile 62 129 BRAM_X50Y60 BRAM 3
		(primitive_site RAMB18_X4Y24 FIFO18E1 internal 158)
		(primitive_site RAMB18_X4Y25 RAMB18E1 internal 158)
		(primitive_site RAMB36_X4Y12 RAMBFIFO36E1 internal 356)
	)
	(tile 62 130 INT_X51Y60 INT 1
		(primitive_site TIEOFF_X55Y60 TIEOFF internal 2)
	)
	(tile 62 131 CLBLM_X51Y60 CLBLM 2
		(primitive_site SLICE_X76Y60 SLICEM internal 50)
		(primitive_site SLICE_X77Y60 SLICEL internal 45)
	)
	(tile 62 132 INT_X52Y60 INT 1
		(primitive_site TIEOFF_X56Y60 TIEOFF internal 2)
	)
	(tile 62 133 CLBLM_X52Y60 CLBLM 2
		(primitive_site SLICE_X78Y60 SLICEM internal 50)
		(primitive_site SLICE_X79Y60 SLICEL internal 45)
	)
	(tile 62 134 INT_X53Y60 INT 1
		(primitive_site TIEOFF_X57Y60 TIEOFF internal 2)
	)
	(tile 62 135 INT_INTERFACE_X53Y60 INT_INTERFACE 0
	)
	(tile 62 136 DSP_X53Y60 DSP 3
		(primitive_site DSP48_X4Y24 DSP48E1 internal 417)
		(primitive_site DSP48_X4Y25 DSP48E1 internal 417)
		(primitive_site TIEOFF_X58Y60 TIEOFF internal 2)
	)
	(tile 62 137 VBRK_X53Y60 VBRK 0
	)
	(tile 62 138 INT_X54Y60 INT 1
		(primitive_site TIEOFF_X59Y60 TIEOFF internal 2)
	)
	(tile 62 139 CLBLM_X54Y60 CLBLM 2
		(primitive_site SLICE_X80Y60 SLICEM internal 50)
		(primitive_site SLICE_X81Y60 SLICEL internal 45)
	)
	(tile 62 140 INT_X55Y60 INT 1
		(primitive_site TIEOFF_X60Y60 TIEOFF internal 2)
	)
	(tile 62 141 CLBLM_X55Y60 CLBLM 2
		(primitive_site SLICE_X82Y60 SLICEM internal 50)
		(primitive_site SLICE_X83Y60 SLICEL internal 45)
	)
	(tile 62 142 INT_X56Y60 INT 1
		(primitive_site TIEOFF_X61Y60 TIEOFF internal 2)
	)
	(tile 62 143 CLBLM_X56Y60 CLBLM 2
		(primitive_site SLICE_X84Y60 SLICEM internal 50)
		(primitive_site SLICE_X85Y60 SLICEL internal 45)
	)
	(tile 62 144 INT_X57Y60 INT 1
		(primitive_site TIEOFF_X62Y60 TIEOFF internal 2)
	)
	(tile 62 145 CLBLM_X57Y60 CLBLM 2
		(primitive_site SLICE_X86Y60 SLICEM internal 50)
		(primitive_site SLICE_X87Y60 SLICEL internal 45)
	)
	(tile 62 146 INT_X58Y60 INT 1
		(primitive_site TIEOFF_X63Y60 TIEOFF internal 2)
	)
	(tile 62 147 INT_INTERFACE_X58Y60 INT_INTERFACE 0
	)
	(tile 62 148 DSP_X58Y60 DSP 3
		(primitive_site DSP48_X5Y24 DSP48E1 internal 417)
		(primitive_site DSP48_X5Y25 DSP48E1 internal 417)
		(primitive_site TIEOFF_X64Y60 TIEOFF internal 2)
	)
	(tile 62 149 VBRK_X58Y60 VBRK 0
	)
	(tile 62 150 INT_X59Y60 INT 1
		(primitive_site TIEOFF_X65Y60 TIEOFF internal 2)
	)
	(tile 62 151 CLBLM_X59Y60 CLBLM 2
		(primitive_site SLICE_X88Y60 SLICEM internal 50)
		(primitive_site SLICE_X89Y60 SLICEL internal 45)
	)
	(tile 62 152 INT_X60Y60 INT 1
		(primitive_site TIEOFF_X66Y60 TIEOFF internal 2)
	)
	(tile 62 153 CLBLM_X60Y60 CLBLM 2
		(primitive_site SLICE_X90Y60 SLICEM internal 50)
		(primitive_site SLICE_X91Y60 SLICEL internal 45)
	)
	(tile 62 154 INT_X61Y60 INT 1
		(primitive_site TIEOFF_X67Y60 TIEOFF internal 2)
	)
	(tile 62 155 INT_INTERFACE_X61Y60 INT_INTERFACE 0
	)
	(tile 62 156 BRAM_X61Y60 BRAM 3
		(primitive_site RAMB18_X5Y24 FIFO18E1 internal 158)
		(primitive_site RAMB18_X5Y25 RAMB18E1 internal 158)
		(primitive_site RAMB36_X5Y12 RAMBFIFO36E1 internal 356)
	)
	(tile 62 157 INT_X62Y60 INT 1
		(primitive_site TIEOFF_X68Y60 TIEOFF internal 2)
	)
	(tile 62 158 CLBLM_X62Y60 CLBLM 2
		(primitive_site SLICE_X92Y60 SLICEM internal 50)
		(primitive_site SLICE_X93Y60 SLICEL internal 45)
	)
	(tile 62 159 INT_X63Y60 INT 1
		(primitive_site TIEOFF_X69Y60 TIEOFF internal 2)
	)
	(tile 62 160 CLBLL_X63Y60 CLBLL 2
		(primitive_site SLICE_X94Y60 SLICEL internal 45)
		(primitive_site SLICE_X95Y60 SLICEL internal 45)
	)
	(tile 62 161 VBRK_X63Y60 VBRK 0
	)
	(tile 62 162 INT_X64Y60 INT 1
		(primitive_site TIEOFF_X70Y60 TIEOFF internal 2)
	)
	(tile 62 163 CLBLM_X64Y60 CLBLM 2
		(primitive_site SLICE_X96Y60 SLICEM internal 50)
		(primitive_site SLICE_X97Y60 SLICEL internal 45)
	)
	(tile 62 164 INT_X65Y60 INT 1
		(primitive_site TIEOFF_X71Y60 TIEOFF internal 2)
	)
	(tile 62 165 CLBLL_X65Y60 CLBLL 2
		(primitive_site SLICE_X98Y60 SLICEL internal 45)
		(primitive_site SLICE_X99Y60 SLICEL internal 45)
	)
	(tile 62 166 INT_X66Y60 INT 1
		(primitive_site TIEOFF_X72Y60 TIEOFF internal 2)
	)
	(tile 62 167 CLBLL_X66Y60 CLBLL 2
		(primitive_site SLICE_X100Y60 SLICEL internal 45)
		(primitive_site SLICE_X101Y60 SLICEL internal 45)
	)
	(tile 62 168 INT_X67Y60 INT 1
		(primitive_site TIEOFF_X73Y60 TIEOFF internal 2)
	)
	(tile 62 169 CLBLM_X67Y60 CLBLM 2
		(primitive_site SLICE_X102Y60 SLICEM internal 50)
		(primitive_site SLICE_X103Y60 SLICEL internal 45)
	)
	(tile 62 170 INT_X68Y60 INT 1
		(primitive_site TIEOFF_X74Y60 TIEOFF internal 2)
	)
	(tile 62 171 CLBLL_X68Y60 CLBLL 2
		(primitive_site SLICE_X104Y60 SLICEL internal 45)
		(primitive_site SLICE_X105Y60 SLICEL internal 45)
	)
	(tile 62 172 INT_X69Y60 INT 1
		(primitive_site TIEOFF_X75Y60 TIEOFF internal 2)
	)
	(tile 62 173 INT_INTERFACE_X69Y60 INT_INTERFACE 0
	)
	(tile 62 174 BRAM_X69Y60 BRAM 3
		(primitive_site RAMB18_X6Y24 FIFO18E1 internal 158)
		(primitive_site RAMB18_X6Y25 RAMB18E1 internal 158)
		(primitive_site RAMB36_X6Y12 RAMBFIFO36E1 internal 356)
	)
	(tile 62 175 INT_X70Y60 INT 1
		(primitive_site TIEOFF_X76Y60 TIEOFF internal 2)
	)
	(tile 62 176 GTX_INT_INTERFACE_X70Y60 GTX_INT_INTERFACE 0
	)
	(tile 62 177 R_TERM_INT_X70Y60 R_TERM_INT 0
	)
	(tile 62 178 GTX_X70Y60 GTX 5
		(primitive_site GTXE1_X0Y6 GTXE1 internal 496)
		(primitive_site C4 IPAD bonded 1)
		(primitive_site C3 IPAD bonded 1)
		(primitive_site F2 OPAD bonded 1)
		(primitive_site F1 OPAD bonded 1)
	)
	(tile 63 0 HCLK_IOB_X0Y59 HCLK_IOB 0
	)
	(tile 63 1 HCLK_OUTER_IOI_X0Y59 HCLK_OUTER_IOI 10
		(primitive_site BUFO_X0Y2 BUFO internal 2)
		(primitive_site BUFO_X0Y3 BUFO internal 2)
		(primitive_site BUFIODQS_X0Y5 BUFIODQS internal 3)
		(primitive_site BUFIODQS_X0Y4 BUFIODQS internal 3)
		(primitive_site BUFIODQS_X0Y7 BUFIODQS internal 3)
		(primitive_site BUFIODQS_X0Y6 BUFIODQS internal 3)
		(primitive_site BUFR_X0Y2 BUFR internal 4)
		(primitive_site BUFR_X0Y3 BUFR internal 4)
		(primitive_site IDELAYCTRL_X0Y1 IDELAYCTRL internal 7)
		(primitive_site DCI_X0Y1 DCI internal 13)
	)
	(tile 63 2 HCLK_TERM_X0Y59 HCLK_TERM 0
	)
	(tile 63 3 HCLK_X0Y59 HCLK 1
		(primitive_site GLOBALSIG_X0Y1 GLOBALSIG internal 0)
	)
	(tile 63 4 HCLK_INT_INTERFACE_X0Y59 HCLK_INT_INTERFACE 0
	)
	(tile 63 5 HCLK_VBRK_X0Y59 HCLK_VBRK 0
	)
	(tile 63 6 HCLK_X1Y59 HCLK 1
		(primitive_site GLOBALSIG_X1Y1 GLOBALSIG internal 0)
	)
	(tile 63 7 HCLK_CLB_X1Y59 HCLK_CLBLM 0
	)
	(tile 63 8 HCLK_X2Y59 HCLK 1
		(primitive_site GLOBALSIG_X2Y1 GLOBALSIG internal 0)
	)
	(tile 63 9 HCLK_CLB_X2Y59 HCLK_CLBLL 0
	)
	(tile 63 10 HCLK_X3Y59 HCLK 1
		(primitive_site GLOBALSIG_X3Y1 GLOBALSIG internal 0)
	)
	(tile 63 11 HCLK_CLB_X3Y59 HCLK_CLBLM 0
	)
	(tile 63 12 HCLK_X4Y59 HCLK 1
		(primitive_site GLOBALSIG_X4Y1 GLOBALSIG internal 0)
	)
	(tile 63 13 HCLK_CLB_X4Y59 HCLK_CLBLL 0
	)
	(tile 63 14 HCLK_X5Y59 HCLK 1
		(primitive_site GLOBALSIG_X5Y1 GLOBALSIG internal 0)
	)
	(tile 63 15 HCLK_INT_INTERFACE_X5Y59 HCLK_INT_INTERFACE 0
	)
	(tile 63 16 HCLK_BRAM_X5Y59 HCLK_BRAM 1
		(primitive_site PMVBRAM_X0Y1 PMVBRAM internal 7)
	)
	(tile 63 17 HCLK_X6Y59 HCLK 1
		(primitive_site GLOBALSIG_X6Y1 GLOBALSIG internal 0)
	)
	(tile 63 18 HCLK_CLB_X6Y59 HCLK_CLBLM 0
	)
	(tile 63 19 HCLK_X7Y59 HCLK 1
		(primitive_site GLOBALSIG_X7Y1 GLOBALSIG internal 0)
	)
	(tile 63 20 HCLK_CLB_X7Y59 HCLK_CLBLM 0
	)
	(tile 63 21 HCLK_VBRK_X7Y59 HCLK_VBRK 0
	)
	(tile 63 22 HCLK_X8Y59 HCLK 1
		(primitive_site GLOBALSIG_X8Y1 GLOBALSIG internal 0)
	)
	(tile 63 23 HCLK_INT_INTERFACE_X8Y59 HCLK_INT_INTERFACE 0
	)
	(tile 63 24 HCLK_DSP_X8Y59 HCLK_DSP 0
	)
	(tile 63 25 HCLK_X9Y59 HCLK 1
		(primitive_site GLOBALSIG_X9Y1 GLOBALSIG internal 0)
	)
	(tile 63 26 HCLK_CLB_X9Y59 HCLK_CLBLM 0
	)
	(tile 63 27 HCLK_X10Y59 HCLK 1
		(primitive_site GLOBALSIG_X10Y1 GLOBALSIG internal 0)
	)
	(tile 63 28 HCLK_CLB_X10Y59 HCLK_CLBLM 0
	)
	(tile 63 29 HCLK_X11Y59 HCLK 1
		(primitive_site GLOBALSIG_X11Y1 GLOBALSIG internal 0)
	)
	(tile 63 30 HCLK_CLB_X11Y59 HCLK_CLBLM 0
	)
	(tile 63 31 HCLK_X12Y59 HCLK 1
		(primitive_site GLOBALSIG_X12Y1 GLOBALSIG internal 0)
	)
	(tile 63 32 HCLK_CLB_X12Y59 HCLK_CLBLM 0
	)
	(tile 63 33 HCLK_VBRK_X12Y59 HCLK_VBRK 0
	)
	(tile 63 34 HCLK_X13Y59 HCLK 1
		(primitive_site GLOBALSIG_X13Y1 GLOBALSIG internal 0)
	)
	(tile 63 35 HCLK_INT_INTERFACE_X13Y59 HCLK_INT_INTERFACE 0
	)
	(tile 63 36 HCLK_DSP_X13Y59 HCLK_DSP 0
	)
	(tile 63 37 HCLK_QBUF_X14Y59 HCLK_QBUF_L 1
		(primitive_site GLOBALSIG_X14Y1 GLOBALSIG internal 0)
	)
	(tile 63 38 HCLK_CLB_X14Y59 HCLK_CLBLM 0
	)
	(tile 63 39 HCLK_X15Y59 HCLK 1
		(primitive_site GLOBALSIG_X15Y1 GLOBALSIG internal 0)
	)
	(tile 63 40 HCLK_CLB_X15Y59 HCLK_CLBLM 0
	)
	(tile 63 41 HCLK_X16Y59 HCLK 1
		(primitive_site GLOBALSIG_X16Y1 GLOBALSIG internal 0)
	)
	(tile 63 42 HCLK_INT_INTERFACE_X16Y59 HCLK_INT_INTERFACE 0
	)
	(tile 63 43 HCLK_BRAM_X16Y59 HCLK_BRAM 1
		(primitive_site PMVBRAM_X1Y1 PMVBRAM internal 7)
	)
	(tile 63 44 HCLK_X17Y59 HCLK 1
		(primitive_site GLOBALSIG_X17Y1 GLOBALSIG internal 0)
	)
	(tile 63 45 HCLK_CLB_X17Y59 HCLK_CLBLM 0
	)
	(tile 63 46 HCLK_X18Y59 HCLK 1
		(primitive_site GLOBALSIG_X18Y1 GLOBALSIG internal 0)
	)
	(tile 63 47 HCLK_CLB_X18Y59 HCLK_CLBLM 0
	)
	(tile 63 48 HCLK_VBRK_X18Y59 HCLK_VBRK 0
	)
	(tile 63 49 HCLK_X19Y59 HCLK 1
		(primitive_site GLOBALSIG_X19Y1 GLOBALSIG internal 0)
	)
	(tile 63 50 HCLK_INT_INTERFACE_X19Y59 HCLK_INT_INTERFACE 0
	)
	(tile 63 51 HCLK_DSP_X19Y59 HCLK_DSP 0
	)
	(tile 63 52 HCLK_X20Y59 HCLK 1
		(primitive_site GLOBALSIG_X20Y1 GLOBALSIG internal 0)
	)
	(tile 63 53 HCLK_CLB_X20Y59 HCLK_CLBLM 0
	)
	(tile 63 54 HCLK_X21Y59 HCLK 1
		(primitive_site GLOBALSIG_X21Y1 GLOBALSIG internal 0)
	)
	(tile 63 55 HCLK_CLB_X21Y59 HCLK_CLBLM 0
	)
	(tile 63 56 HCLK_X22Y59 HCLK 1
		(primitive_site GLOBALSIG_X22Y1 GLOBALSIG internal 0)
	)
	(tile 63 57 HCLK_INT_INTERFACE_X22Y59 HCLK_INT_INTERFACE 0
	)
	(tile 63 58 HCLK_BRAM_X22Y59 HCLK_BRAM 1
		(primitive_site PMVBRAM_X2Y1 PMVBRAM internal 7)
	)
	(tile 63 59 HCLK_X23Y59 HCLK 1
		(primitive_site GLOBALSIG_X23Y1 GLOBALSIG internal 0)
	)
	(tile 63 60 HCLK_CLB_X23Y59 HCLK_CLBLM 0
	)
	(tile 63 61 HCLK_X24Y59 HCLK 1
		(primitive_site GLOBALSIG_X24Y1 GLOBALSIG internal 0)
	)
	(tile 63 62 HCLK_CLB_X24Y59 HCLK_CLBLL 0
	)
	(tile 63 63 HCLK_VBRK_X24Y59 HCLK_VBRK 0
	)
	(tile 63 64 HCLK_IOB_X24Y59 HCLK_IOB 0
	)
	(tile 63 65 HCLK_INNER_IOI_X24Y59 HCLK_INNER_IOI 10
		(primitive_site BUFO_X1Y2 BUFO internal 2)
		(primitive_site BUFO_X1Y3 BUFO internal 2)
		(primitive_site BUFIODQS_X1Y5 BUFIODQS internal 3)
		(primitive_site BUFIODQS_X1Y4 BUFIODQS internal 3)
		(primitive_site BUFIODQS_X1Y7 BUFIODQS internal 3)
		(primitive_site BUFIODQS_X1Y6 BUFIODQS internal 3)
		(primitive_site BUFR_X1Y2 BUFR internal 4)
		(primitive_site BUFR_X1Y3 BUFR internal 4)
		(primitive_site IDELAYCTRL_X1Y1 IDELAYCTRL internal 7)
		(primitive_site DCI_X1Y1 DCI internal 13)
	)
	(tile 63 66 HCLK_X25Y59 HCLK 1
		(primitive_site GLOBALSIG_X25Y1 GLOBALSIG internal 0)
	)
	(tile 63 67 HCLK_INT_INTERFACE_X25Y59 HCLK_INT_INTERFACE 0
	)
	(tile 63 68 HCLK_VBRK_X25Y59 HCLK_VBRK 0
	)
	(tile 63 69 HCLK_X26Y59 HCLK 1
		(primitive_site GLOBALSIG_X26Y1 GLOBALSIG internal 0)
	)
	(tile 63 70 HCLK_CLB_X26Y59 HCLK_CLBLM 0
	)
	(tile 63 71 HCLK_X27Y59 HCLK 1
		(primitive_site GLOBALSIG_X27Y1 GLOBALSIG internal 0)
	)
	(tile 63 72 HCLK_CLB_X27Y59 HCLK_CLBLL 0
	)
	(tile 63 73 HCLK_X28Y59 HCLK 1
		(primitive_site GLOBALSIG_X28Y1 GLOBALSIG internal 0)
	)
	(tile 63 74 HCLK_CLB_X28Y59 HCLK_CLBLM 0
	)
	(tile 63 75 HCLK_X29Y59 HCLK 1
		(primitive_site GLOBALSIG_X29Y1 GLOBALSIG internal 0)
	)
	(tile 63 76 HCLK_CLB_X29Y59 HCLK_CLBLL 0
	)
	(tile 63 77 HCLK_VBRK_X29Y59 HCLK_VBRK 0
	)
	(tile 63 78 CENTER_SPACE_HCLK2_X78Y63 CENTER_SPACE_HCLK2 0
	)
	(tile 63 79 CENTER_SPACE_HCLK1_X79Y63 CENTER_SPACE_HCLK1 0
	)
	(tile 63 80 CENTER_SPACE_HCLK2_X80Y63 CENTER_SPACE_HCLK2 0
	)
	(tile 63 81 CENTER_SPACE_HCLK1_X81Y63 CENTER_SPACE_HCLK1 0
	)
	(tile 63 82 CENTER_SPACE_HCLK2_X82Y63 CENTER_SPACE_HCLK2 0
	)
	(tile 63 83 CENTER_SPACE_HCLK1_X83Y63 CENTER_SPACE_HCLK1 0
	)
	(tile 63 84 CENTER_SPACE_HCLK2_X84Y63 CENTER_SPACE_HCLK2 0
	)
	(tile 63 85 CENTER_SPACE_HCLK1_X85Y63 CENTER_SPACE_HCLK1 0
	)
	(tile 63 86 CENTER_SPACE_HCLK2_X86Y63 CENTER_SPACE_HCLK2 0
	)
	(tile 63 87 CENTER_SPACE_HCLK1_X87Y63 CENTER_SPACE_HCLK1 0
	)
	(tile 63 88 CENTER_SPACE_HCLK2_X88Y63 CENTER_SPACE_HCLK2 0
	)
	(tile 63 89 NULL_X89Y63 NULL 0
	)
	(tile 63 90 HCLK_VFRAME_X89Y63 HCLK_VFRAME 0
	)
	(tile 63 91 HCLK_X36Y59 HCLK 1
		(primitive_site GLOBALSIG_X36Y1 GLOBALSIG internal 0)
	)
	(tile 63 92 HCLK_INT_INTERFACE_X36Y59 HCLK_INT_INTERFACE 0
	)
	(tile 63 93 HCLK_CMT_TOP_X36Y59 HCLK_CMT_TOP 24
		(primitive_site BUFHCE_X0Y12 BUFHCE internal 3)
		(primitive_site BUFHCE_X0Y13 BUFHCE internal 3)
		(primitive_site BUFHCE_X0Y14 BUFHCE internal 3)
		(primitive_site BUFHCE_X0Y15 BUFHCE internal 3)
		(primitive_site BUFHCE_X0Y16 BUFHCE internal 3)
		(primitive_site BUFHCE_X0Y17 BUFHCE internal 3)
		(primitive_site BUFHCE_X0Y18 BUFHCE internal 3)
		(primitive_site BUFHCE_X0Y19 BUFHCE internal 3)
		(primitive_site BUFHCE_X0Y20 BUFHCE internal 3)
		(primitive_site BUFHCE_X0Y21 BUFHCE internal 3)
		(primitive_site BUFHCE_X0Y22 BUFHCE internal 3)
		(primitive_site BUFHCE_X0Y23 BUFHCE internal 3)
		(primitive_site BUFHCE_X1Y23 BUFHCE internal 3)
		(primitive_site BUFHCE_X1Y22 BUFHCE internal 3)
		(primitive_site BUFHCE_X1Y21 BUFHCE internal 3)
		(primitive_site BUFHCE_X1Y20 BUFHCE internal 3)
		(primitive_site BUFHCE_X1Y19 BUFHCE internal 3)
		(primitive_site BUFHCE_X1Y18 BUFHCE internal 3)
		(primitive_site BUFHCE_X1Y17 BUFHCE internal 3)
		(primitive_site BUFHCE_X1Y16 BUFHCE internal 3)
		(primitive_site BUFHCE_X1Y15 BUFHCE internal 3)
		(primitive_site BUFHCE_X1Y14 BUFHCE internal 3)
		(primitive_site BUFHCE_X1Y13 BUFHCE internal 3)
		(primitive_site BUFHCE_X1Y12 BUFHCE internal 3)
	)
	(tile 63 94 HCLK_X37Y59 HCLK 1
		(primitive_site GLOBALSIG_X37Y1 GLOBALSIG internal 0)
	)
	(tile 63 95 HCLK_CLB_X37Y59 HCLK_CLBLM 0
	)
	(tile 63 96 HCLK_X38Y59 HCLK 1
		(primitive_site GLOBALSIG_X38Y1 GLOBALSIG internal 0)
	)
	(tile 63 97 HCLK_CLB_X38Y59 HCLK_CLBLL 0
	)
	(tile 63 98 HCLK_X39Y59 HCLK 1
		(primitive_site GLOBALSIG_X39Y1 GLOBALSIG internal 0)
	)
	(tile 63 99 HCLK_CLB_X39Y59 HCLK_CLBLM 0
	)
	(tile 63 100 HCLK_X40Y59 HCLK 1
		(primitive_site GLOBALSIG_X40Y1 GLOBALSIG internal 0)
	)
	(tile 63 101 HCLK_CLB_X40Y59 HCLK_CLBLL 0
	)
	(tile 63 102 HCLK_VBRK_X40Y59 HCLK_VBRK 0
	)
	(tile 63 103 HCLK_X41Y59 HCLK 1
		(primitive_site GLOBALSIG_X41Y1 GLOBALSIG internal 0)
	)
	(tile 63 104 HCLK_INT_INTERFACE_X41Y59 HCLK_INT_INTERFACE 0
	)
	(tile 63 105 HCLK_INNER_IOI_X41Y59 HCLK_INNER_IOI 10
		(primitive_site BUFO_X2Y2 BUFO internal 2)
		(primitive_site BUFO_X2Y3 BUFO internal 2)
		(primitive_site BUFIODQS_X2Y5 BUFIODQS internal 3)
		(primitive_site BUFIODQS_X2Y4 BUFIODQS internal 3)
		(primitive_site BUFIODQS_X2Y7 BUFIODQS internal 3)
		(primitive_site BUFIODQS_X2Y6 BUFIODQS internal 3)
		(primitive_site BUFR_X2Y2 BUFR internal 4)
		(primitive_site BUFR_X2Y3 BUFR internal 4)
		(primitive_site IDELAYCTRL_X2Y1 IDELAYCTRL internal 7)
		(primitive_site DCI_X2Y1 DCI internal 13)
	)
	(tile 63 106 HCLK_IOB_X41Y59 HCLK_IOB 0
	)
	(tile 63 107 HCLK_VBRK_X41Y59 HCLK_VBRK 0
	)
	(tile 63 108 HCLK_X42Y59 HCLK 1
		(primitive_site GLOBALSIG_X42Y1 GLOBALSIG internal 0)
	)
	(tile 63 109 HCLK_CLB_X42Y59 HCLK_CLBLM_MGT 0
	)
	(tile 63 110 HCLK_X43Y59 HCLK 1
		(primitive_site GLOBALSIG_X43Y1 GLOBALSIG internal 0)
	)
	(tile 63 111 HCLK_CLB_X43Y59 HCLK_CLBLL 0
	)
	(tile 63 112 HCLK_X44Y59 HCLK 1
		(primitive_site GLOBALSIG_X44Y1 GLOBALSIG internal 0)
	)
	(tile 63 113 HCLK_INT_INTERFACE_X44Y59 HCLK_INT_INTERFACE 0
	)
	(tile 63 114 HCLK_BRAM_X44Y59 HCLK_BRAM 1
		(primitive_site PMVBRAM_X3Y1 PMVBRAM internal 7)
	)
	(tile 63 115 HCLK_X45Y59 HCLK 1
		(primitive_site GLOBALSIG_X45Y1 GLOBALSIG internal 0)
	)
	(tile 63 116 HCLK_CLB_X45Y59 HCLK_CLBLM 0
	)
	(tile 63 117 HCLK_X46Y59 HCLK 1
		(primitive_site GLOBALSIG_X46Y1 GLOBALSIG internal 0)
	)
	(tile 63 118 HCLK_CLB_X46Y59 HCLK_CLBLM 0
	)
	(tile 63 119 HCLK_X47Y59 HCLK 1
		(primitive_site GLOBALSIG_X47Y1 GLOBALSIG internal 0)
	)
	(tile 63 120 HCLK_INT_INTERFACE_X47Y59 HCLK_INT_INTERFACE 0
	)
	(tile 63 121 HCLK_DSP_X47Y59 HCLK_DSP 0
	)
	(tile 63 122 HCLK_VBRK_X47Y59 HCLK_VBRK 0
	)
	(tile 63 123 HCLK_X48Y59 HCLK 1
		(primitive_site GLOBALSIG_X48Y1 GLOBALSIG internal 0)
	)
	(tile 63 124 HCLK_CLB_X48Y59 HCLK_CLBLM 0
	)
	(tile 63 125 HCLK_X49Y59 HCLK 1
		(primitive_site GLOBALSIG_X49Y1 GLOBALSIG internal 0)
	)
	(tile 63 126 HCLK_CLB_X49Y59 HCLK_CLBLM 0
	)
	(tile 63 127 HCLK_X50Y59 HCLK 1
		(primitive_site GLOBALSIG_X50Y1 GLOBALSIG internal 0)
	)
	(tile 63 128 HCLK_INT_INTERFACE_X50Y59 HCLK_INT_INTERFACE 0
	)
	(tile 63 129 HCLK_BRAM_X50Y59 HCLK_BRAM 1
		(primitive_site PMVBRAM_X4Y1 PMVBRAM internal 7)
	)
	(tile 63 130 HCLK_X51Y59 HCLK 1
		(primitive_site GLOBALSIG_X51Y1 GLOBALSIG internal 0)
	)
	(tile 63 131 HCLK_CLB_X51Y59 HCLK_CLBLM 0
	)
	(tile 63 132 HCLK_X52Y59 HCLK 1
		(primitive_site GLOBALSIG_X52Y1 GLOBALSIG internal 0)
	)
	(tile 63 133 HCLK_CLB_X52Y59 HCLK_CLBLM 0
	)
	(tile 63 134 HCLK_X53Y59 HCLK 1
		(primitive_site GLOBALSIG_X53Y1 GLOBALSIG internal 0)
	)
	(tile 63 135 HCLK_INT_INTERFACE_X53Y59 HCLK_INT_INTERFACE 0
	)
	(tile 63 136 HCLK_DSP_X53Y59 HCLK_DSP 0
	)
	(tile 63 137 HCLK_VBRK_X53Y59 HCLK_VBRK 0
	)
	(tile 63 138 HCLK_QBUF_X54Y59 HCLK_QBUF_R 1
		(primitive_site GLOBALSIG_X54Y1 GLOBALSIG internal 0)
	)
	(tile 63 139 HCLK_CLB_X54Y59 HCLK_CLBLM 0
	)
	(tile 63 140 HCLK_X55Y59 HCLK 1
		(primitive_site GLOBALSIG_X55Y1 GLOBALSIG internal 0)
	)
	(tile 63 141 HCLK_CLB_X55Y59 HCLK_CLBLM 0
	)
	(tile 63 142 HCLK_X56Y59 HCLK 1
		(primitive_site GLOBALSIG_X56Y1 GLOBALSIG internal 0)
	)
	(tile 63 143 HCLK_CLB_X56Y59 HCLK_CLBLM 0
	)
	(tile 63 144 HCLK_X57Y59 HCLK 1
		(primitive_site GLOBALSIG_X57Y1 GLOBALSIG internal 0)
	)
	(tile 63 145 HCLK_CLB_X57Y59 HCLK_CLBLM 0
	)
	(tile 63 146 HCLK_X58Y59 HCLK 1
		(primitive_site GLOBALSIG_X58Y1 GLOBALSIG internal 0)
	)
	(tile 63 147 HCLK_INT_INTERFACE_X58Y59 HCLK_INT_INTERFACE 0
	)
	(tile 63 148 HCLK_DSP_X58Y59 HCLK_DSP 0
	)
	(tile 63 149 HCLK_VBRK_X58Y59 HCLK_VBRK 0
	)
	(tile 63 150 HCLK_X59Y59 HCLK 1
		(primitive_site GLOBALSIG_X59Y1 GLOBALSIG internal 0)
	)
	(tile 63 151 HCLK_CLB_X59Y59 HCLK_CLBLM 0
	)
	(tile 63 152 HCLK_X60Y59 HCLK 1
		(primitive_site GLOBALSIG_X60Y1 GLOBALSIG internal 0)
	)
	(tile 63 153 HCLK_CLB_X60Y59 HCLK_CLBLM 0
	)
	(tile 63 154 HCLK_X61Y59 HCLK 1
		(primitive_site GLOBALSIG_X61Y1 GLOBALSIG internal 0)
	)
	(tile 63 155 HCLK_INT_INTERFACE_X61Y59 HCLK_INT_INTERFACE 0
	)
	(tile 63 156 HCLK_BRAM_X61Y59 HCLK_BRAM 1
		(primitive_site PMVBRAM_X5Y1 PMVBRAM internal 7)
	)
	(tile 63 157 HCLK_X62Y59 HCLK 1
		(primitive_site GLOBALSIG_X62Y1 GLOBALSIG internal 0)
	)
	(tile 63 158 HCLK_CLB_X62Y59 HCLK_CLBLM 0
	)
	(tile 63 159 HCLK_X63Y59 HCLK 1
		(primitive_site GLOBALSIG_X63Y1 GLOBALSIG internal 0)
	)
	(tile 63 160 HCLK_CLB_X63Y59 HCLK_CLBLL 0
	)
	(tile 63 161 HCLK_VBRK_X63Y59 HCLK_VBRK 0
	)
	(tile 63 162 HCLK_X64Y59 HCLK 1
		(primitive_site GLOBALSIG_X64Y1 GLOBALSIG internal 0)
	)
	(tile 63 163 HCLK_CLB_X64Y59 HCLK_CLBLM_MGT 0
	)
	(tile 63 164 HCLK_X65Y59 HCLK 1
		(primitive_site GLOBALSIG_X65Y1 GLOBALSIG internal 0)
	)
	(tile 63 165 HCLK_CLB_X65Y59 HCLK_CLBLL 0
	)
	(tile 63 166 HCLK_X66Y59 HCLK 1
		(primitive_site GLOBALSIG_X66Y1 GLOBALSIG internal 0)
	)
	(tile 63 167 HCLK_CLB_X66Y59 HCLK_CLBLL 0
	)
	(tile 63 168 HCLK_X67Y59 HCLK 1
		(primitive_site GLOBALSIG_X67Y1 GLOBALSIG internal 0)
	)
	(tile 63 169 HCLK_CLB_X67Y59 HCLK_CLBLM 0
	)
	(tile 63 170 HCLK_X68Y60 HCLK 1
		(primitive_site GLOBALSIG_X68Y1 GLOBALSIG internal 0)
	)
	(tile 63 171 HCLK_CLB_X68Y60 HCLK_CLBLL 0
	)
	(tile 63 172 HCLK_X69Y60 HCLK 1
		(primitive_site GLOBALSIG_X69Y1 GLOBALSIG internal 0)
	)
	(tile 63 173 HCLK_INT_INTERFACE_X69Y60 HCLK_INT_INTERFACE 0
	)
	(tile 63 174 HCLK_BRAM_X69Y60 HCLK_BRAM 1
		(primitive_site PMVBRAM_X6Y1 PMVBRAM internal 7)
	)
	(tile 63 175 HCLK_X70Y59 HCLK 1
		(primitive_site GLOBALSIG_X70Y1 GLOBALSIG internal 0)
	)
	(tile 63 176 HCLK_INT_INTERFACE_X70Y59 HCLK_INT_INTERFACE 0
	)
	(tile 63 177 NULL_X177Y63 NULL 0
	)
	(tile 63 178 HCLK_GTX_X177Y63 HCLK_GTX 6
		(primitive_site J3 IPAD bonded 1)
		(primitive_site J4 IPAD bonded 1)
		(primitive_site L3 IPAD bonded 1)
		(primitive_site L4 IPAD bonded 1)
		(primitive_site IBUFDS_GTXE1_X0Y3 IBUFDS_GTXE1 internal 6)
		(primitive_site IBUFDS_GTXE1_X0Y2 IBUFDS_GTXE1 internal 6)
	)
	(tile 64 0 NULL_X0Y62 NULL 0
	)
	(tile 64 1 NULL_X1Y62 NULL 0
	)
	(tile 64 2 L_TERM_INT_X0Y59 L_TERM_INT 0
	)
	(tile 64 3 INT_X0Y59 INT 1
		(primitive_site TIEOFF_X0Y59 TIEOFF internal 2)
	)
	(tile 64 4 IOI_L_INT_INTERFACE_X0Y59 IOI_L_INT_INTERFACE 0
	)
	(tile 64 5 VBRK_X0Y59 VBRK 0
	)
	(tile 64 6 INT_X1Y59 INT 1
		(primitive_site TIEOFF_X1Y59 TIEOFF internal 2)
	)
	(tile 64 7 CLBLM_X1Y59 CLBLM 2
		(primitive_site SLICE_X0Y59 SLICEM internal 50)
		(primitive_site SLICE_X1Y59 SLICEL internal 45)
	)
	(tile 64 8 INT_X2Y59 INT 1
		(primitive_site TIEOFF_X2Y59 TIEOFF internal 2)
	)
	(tile 64 9 CLBLL_X2Y59 CLBLL 2
		(primitive_site SLICE_X2Y59 SLICEL internal 45)
		(primitive_site SLICE_X3Y59 SLICEL internal 45)
	)
	(tile 64 10 INT_X3Y59 INT 1
		(primitive_site TIEOFF_X3Y59 TIEOFF internal 2)
	)
	(tile 64 11 CLBLM_X3Y59 CLBLM 2
		(primitive_site SLICE_X4Y59 SLICEM internal 50)
		(primitive_site SLICE_X5Y59 SLICEL internal 45)
	)
	(tile 64 12 INT_X4Y59 INT 1
		(primitive_site TIEOFF_X4Y59 TIEOFF internal 2)
	)
	(tile 64 13 CLBLL_X4Y59 CLBLL 2
		(primitive_site SLICE_X6Y59 SLICEL internal 45)
		(primitive_site SLICE_X7Y59 SLICEL internal 45)
	)
	(tile 64 14 INT_X5Y59 INT 1
		(primitive_site TIEOFF_X5Y59 TIEOFF internal 2)
	)
	(tile 64 15 INT_INTERFACE_X5Y59 INT_INTERFACE 0
	)
	(tile 64 16 NULL_X16Y62 NULL 0
	)
	(tile 64 17 INT_X6Y59 INT 1
		(primitive_site TIEOFF_X6Y59 TIEOFF internal 2)
	)
	(tile 64 18 CLBLM_X6Y59 CLBLM 2
		(primitive_site SLICE_X8Y59 SLICEM internal 50)
		(primitive_site SLICE_X9Y59 SLICEL internal 45)
	)
	(tile 64 19 INT_X7Y59 INT 1
		(primitive_site TIEOFF_X7Y59 TIEOFF internal 2)
	)
	(tile 64 20 CLBLM_X7Y59 CLBLM 2
		(primitive_site SLICE_X10Y59 SLICEM internal 50)
		(primitive_site SLICE_X11Y59 SLICEL internal 45)
	)
	(tile 64 21 VBRK_X7Y59 VBRK 0
	)
	(tile 64 22 INT_X8Y59 INT 1
		(primitive_site TIEOFF_X8Y59 TIEOFF internal 2)
	)
	(tile 64 23 INT_INTERFACE_X8Y59 INT_INTERFACE 0
	)
	(tile 64 24 NULL_X24Y62 NULL 0
	)
	(tile 64 25 INT_X9Y59 INT 1
		(primitive_site TIEOFF_X10Y59 TIEOFF internal 2)
	)
	(tile 64 26 CLBLM_X9Y59 CLBLM 2
		(primitive_site SLICE_X12Y59 SLICEM internal 50)
		(primitive_site SLICE_X13Y59 SLICEL internal 45)
	)
	(tile 64 27 INT_X10Y59 INT 1
		(primitive_site TIEOFF_X11Y59 TIEOFF internal 2)
	)
	(tile 64 28 CLBLM_X10Y59 CLBLM 2
		(primitive_site SLICE_X14Y59 SLICEM internal 50)
		(primitive_site SLICE_X15Y59 SLICEL internal 45)
	)
	(tile 64 29 INT_X11Y59 INT 1
		(primitive_site TIEOFF_X12Y59 TIEOFF internal 2)
	)
	(tile 64 30 CLBLM_X11Y59 CLBLM 2
		(primitive_site SLICE_X16Y59 SLICEM internal 50)
		(primitive_site SLICE_X17Y59 SLICEL internal 45)
	)
	(tile 64 31 INT_X12Y59 INT 1
		(primitive_site TIEOFF_X13Y59 TIEOFF internal 2)
	)
	(tile 64 32 CLBLM_X12Y59 CLBLM 2
		(primitive_site SLICE_X18Y59 SLICEM internal 50)
		(primitive_site SLICE_X19Y59 SLICEL internal 45)
	)
	(tile 64 33 VBRK_X12Y59 VBRK 0
	)
	(tile 64 34 INT_X13Y59 INT 1
		(primitive_site TIEOFF_X14Y59 TIEOFF internal 2)
	)
	(tile 64 35 INT_INTERFACE_X13Y59 INT_INTERFACE 0
	)
	(tile 64 36 NULL_X36Y62 NULL 0
	)
	(tile 64 37 INT_X14Y59 INT 1
		(primitive_site TIEOFF_X16Y59 TIEOFF internal 2)
	)
	(tile 64 38 CLBLM_X14Y59 CLBLM 2
		(primitive_site SLICE_X20Y59 SLICEM internal 50)
		(primitive_site SLICE_X21Y59 SLICEL internal 45)
	)
	(tile 64 39 INT_X15Y59 INT 1
		(primitive_site TIEOFF_X17Y59 TIEOFF internal 2)
	)
	(tile 64 40 CLBLM_X15Y59 CLBLM 2
		(primitive_site SLICE_X22Y59 SLICEM internal 50)
		(primitive_site SLICE_X23Y59 SLICEL internal 45)
	)
	(tile 64 41 INT_X16Y59 INT 1
		(primitive_site TIEOFF_X18Y59 TIEOFF internal 2)
	)
	(tile 64 42 INT_INTERFACE_X16Y59 INT_INTERFACE 0
	)
	(tile 64 43 NULL_X43Y62 NULL 0
	)
	(tile 64 44 INT_X17Y59 INT 1
		(primitive_site TIEOFF_X19Y59 TIEOFF internal 2)
	)
	(tile 64 45 CLBLM_X17Y59 CLBLM 2
		(primitive_site SLICE_X24Y59 SLICEM internal 50)
		(primitive_site SLICE_X25Y59 SLICEL internal 45)
	)
	(tile 64 46 INT_X18Y59 INT 1
		(primitive_site TIEOFF_X20Y59 TIEOFF internal 2)
	)
	(tile 64 47 CLBLM_X18Y59 CLBLM 2
		(primitive_site SLICE_X26Y59 SLICEM internal 50)
		(primitive_site SLICE_X27Y59 SLICEL internal 45)
	)
	(tile 64 48 VBRK_X18Y59 VBRK 0
	)
	(tile 64 49 INT_X19Y59 INT 1
		(primitive_site TIEOFF_X21Y59 TIEOFF internal 2)
	)
	(tile 64 50 INT_INTERFACE_X19Y59 INT_INTERFACE 0
	)
	(tile 64 51 NULL_X51Y62 NULL 0
	)
	(tile 64 52 INT_X20Y59 INT 1
		(primitive_site TIEOFF_X23Y59 TIEOFF internal 2)
	)
	(tile 64 53 CLBLM_X20Y59 CLBLM 2
		(primitive_site SLICE_X28Y59 SLICEM internal 50)
		(primitive_site SLICE_X29Y59 SLICEL internal 45)
	)
	(tile 64 54 INT_X21Y59 INT 1
		(primitive_site TIEOFF_X24Y59 TIEOFF internal 2)
	)
	(tile 64 55 CLBLM_X21Y59 CLBLM 2
		(primitive_site SLICE_X30Y59 SLICEM internal 50)
		(primitive_site SLICE_X31Y59 SLICEL internal 45)
	)
	(tile 64 56 INT_X22Y59 INT 1
		(primitive_site TIEOFF_X25Y59 TIEOFF internal 2)
	)
	(tile 64 57 INT_INTERFACE_X22Y59 INT_INTERFACE 0
	)
	(tile 64 58 NULL_X58Y62 NULL 0
	)
	(tile 64 59 INT_X23Y59 INT 1
		(primitive_site TIEOFF_X26Y59 TIEOFF internal 2)
	)
	(tile 64 60 CLBLM_X23Y59 CLBLM 2
		(primitive_site SLICE_X32Y59 SLICEM internal 50)
		(primitive_site SLICE_X33Y59 SLICEL internal 45)
	)
	(tile 64 61 INT_X24Y59 INT 1
		(primitive_site TIEOFF_X27Y59 TIEOFF internal 2)
	)
	(tile 64 62 CLBLL_X24Y59 CLBLL 2
		(primitive_site SLICE_X34Y59 SLICEL internal 45)
		(primitive_site SLICE_X35Y59 SLICEL internal 45)
	)
	(tile 64 63 VBRK_X24Y59 VBRK 0
	)
	(tile 64 64 NULL_X64Y62 NULL 0
	)
	(tile 64 65 NULL_X65Y62 NULL 0
	)
	(tile 64 66 INT_X25Y59 INT 1
		(primitive_site TIEOFF_X28Y59 TIEOFF internal 2)
	)
	(tile 64 67 IOI_L_INT_INTERFACE_X25Y59 IOI_L_INT_INTERFACE 0
	)
	(tile 64 68 VBRK_X25Y59 VBRK 0
	)
	(tile 64 69 INT_X26Y59 INT 1
		(primitive_site TIEOFF_X29Y59 TIEOFF internal 2)
	)
	(tile 64 70 CLBLM_X26Y59 CLBLM 2
		(primitive_site SLICE_X36Y59 SLICEM internal 50)
		(primitive_site SLICE_X37Y59 SLICEL internal 45)
	)
	(tile 64 71 INT_X27Y59 INT 1
		(primitive_site TIEOFF_X30Y59 TIEOFF internal 2)
	)
	(tile 64 72 CLBLL_X27Y59 CLBLL 2
		(primitive_site SLICE_X38Y59 SLICEL internal 45)
		(primitive_site SLICE_X39Y59 SLICEL internal 45)
	)
	(tile 64 73 INT_X28Y59 INT 1
		(primitive_site TIEOFF_X31Y59 TIEOFF internal 2)
	)
	(tile 64 74 CLBLM_X28Y59 CLBLM 2
		(primitive_site SLICE_X40Y59 SLICEM internal 50)
		(primitive_site SLICE_X41Y59 SLICEL internal 45)
	)
	(tile 64 75 INT_X29Y59 INT 1
		(primitive_site TIEOFF_X32Y59 TIEOFF internal 2)
	)
	(tile 64 76 CLBLL_X29Y59 CLBLL 2
		(primitive_site SLICE_X42Y59 SLICEL internal 45)
		(primitive_site SLICE_X43Y59 SLICEL internal 45)
	)
	(tile 64 77 VBRK_X29Y59 VBRK 0
	)
	(tile 64 78 CENTER_SPACE2_X78Y62 CENTER_SPACE2 0
	)
	(tile 64 79 CENTER_SPACE1_X79Y62 CENTER_SPACE1 0
	)
	(tile 64 80 CENTER_SPACE2_X80Y62 CENTER_SPACE2 0
	)
	(tile 64 81 CENTER_SPACE1_X81Y62 CENTER_SPACE1 0
	)
	(tile 64 82 CENTER_SPACE2_X82Y62 CENTER_SPACE2 0
	)
	(tile 64 83 CENTER_SPACE1_X83Y62 CENTER_SPACE1 0
	)
	(tile 64 84 CENTER_SPACE2_X84Y62 CENTER_SPACE2 0
	)
	(tile 64 85 CENTER_SPACE1_X85Y62 CENTER_SPACE1 0
	)
	(tile 64 86 CENTER_SPACE2_X86Y62 CENTER_SPACE2 0
	)
	(tile 64 87 CENTER_SPACE1_X87Y62 CENTER_SPACE1 0
	)
	(tile 64 88 CENTER_SPACE2_X88Y62 CENTER_SPACE2 0
	)
	(tile 64 89 NULL_X89Y62 NULL 0
	)
	(tile 64 90 VFRAME_X89Y62 VFRAME 0
	)
	(tile 64 91 INT_X36Y59 INT 1
		(primitive_site TIEOFF_X39Y59 TIEOFF internal 2)
	)
	(tile 64 92 INT_INTERFACE_X36Y59 INT_INTERFACE 0
	)
	(tile 64 93 NULL_X93Y62 NULL 0
	)
	(tile 64 94 INT_X37Y59 INT 1
		(primitive_site TIEOFF_X40Y59 TIEOFF internal 2)
	)
	(tile 64 95 CLBLM_X37Y59 CLBLM 2
		(primitive_site SLICE_X56Y59 SLICEM internal 50)
		(primitive_site SLICE_X57Y59 SLICEL internal 45)
	)
	(tile 64 96 INT_X38Y59 INT 1
		(primitive_site TIEOFF_X41Y59 TIEOFF internal 2)
	)
	(tile 64 97 CLBLL_X38Y59 CLBLL 2
		(primitive_site SLICE_X58Y59 SLICEL internal 45)
		(primitive_site SLICE_X59Y59 SLICEL internal 45)
	)
	(tile 64 98 INT_X39Y59 INT 1
		(primitive_site TIEOFF_X42Y59 TIEOFF internal 2)
	)
	(tile 64 99 CLBLM_X39Y59 CLBLM 2
		(primitive_site SLICE_X60Y59 SLICEM internal 50)
		(primitive_site SLICE_X61Y59 SLICEL internal 45)
	)
	(tile 64 100 INT_X40Y59 INT 1
		(primitive_site TIEOFF_X43Y59 TIEOFF internal 2)
	)
	(tile 64 101 CLBLL_X40Y59 CLBLL 2
		(primitive_site SLICE_X62Y59 SLICEL internal 45)
		(primitive_site SLICE_X63Y59 SLICEL internal 45)
	)
	(tile 64 102 VBRK_X40Y59 VBRK 0
	)
	(tile 64 103 INT_X41Y59 INT 1
		(primitive_site TIEOFF_X44Y59 TIEOFF internal 2)
	)
	(tile 64 104 INT_INTERFACE_X41Y59 INT_INTERFACE 0
	)
	(tile 64 105 NULL_X105Y62 NULL 0
	)
	(tile 64 106 NULL_X106Y62 NULL 0
	)
	(tile 64 107 VBRK_X106Y62 VBRK 0
	)
	(tile 64 108 INT_X42Y59 INT 1
		(primitive_site TIEOFF_X45Y59 TIEOFF internal 2)
	)
	(tile 64 109 CLBLM_X42Y59 CLBLM 2
		(primitive_site SLICE_X64Y59 SLICEM internal 50)
		(primitive_site SLICE_X65Y59 SLICEL internal 45)
	)
	(tile 64 110 INT_X43Y59 INT 1
		(primitive_site TIEOFF_X46Y59 TIEOFF internal 2)
	)
	(tile 64 111 CLBLL_X43Y59 CLBLL 2
		(primitive_site SLICE_X66Y59 SLICEL internal 45)
		(primitive_site SLICE_X67Y59 SLICEL internal 45)
	)
	(tile 64 112 INT_X44Y59 INT 1
		(primitive_site TIEOFF_X47Y59 TIEOFF internal 2)
	)
	(tile 64 113 INT_INTERFACE_X44Y59 INT_INTERFACE 0
	)
	(tile 64 114 NULL_X114Y62 NULL 0
	)
	(tile 64 115 INT_X45Y59 INT 1
		(primitive_site TIEOFF_X48Y59 TIEOFF internal 2)
	)
	(tile 64 116 CLBLM_X45Y59 CLBLM 2
		(primitive_site SLICE_X68Y59 SLICEM internal 50)
		(primitive_site SLICE_X69Y59 SLICEL internal 45)
	)
	(tile 64 117 INT_X46Y59 INT 1
		(primitive_site TIEOFF_X49Y59 TIEOFF internal 2)
	)
	(tile 64 118 CLBLM_X46Y59 CLBLM 2
		(primitive_site SLICE_X70Y59 SLICEM internal 50)
		(primitive_site SLICE_X71Y59 SLICEL internal 45)
	)
	(tile 64 119 INT_X47Y59 INT 1
		(primitive_site TIEOFF_X50Y59 TIEOFF internal 2)
	)
	(tile 64 120 INT_INTERFACE_X47Y59 INT_INTERFACE 0
	)
	(tile 64 121 NULL_X121Y62 NULL 0
	)
	(tile 64 122 VBRK_X47Y59 VBRK 0
	)
	(tile 64 123 INT_X48Y59 INT 1
		(primitive_site TIEOFF_X52Y59 TIEOFF internal 2)
	)
	(tile 64 124 CLBLM_X48Y59 CLBLM 2
		(primitive_site SLICE_X72Y59 SLICEM internal 50)
		(primitive_site SLICE_X73Y59 SLICEL internal 45)
	)
	(tile 64 125 INT_X49Y59 INT 1
		(primitive_site TIEOFF_X53Y59 TIEOFF internal 2)
	)
	(tile 64 126 CLBLM_X49Y59 CLBLM 2
		(primitive_site SLICE_X74Y59 SLICEM internal 50)
		(primitive_site SLICE_X75Y59 SLICEL internal 45)
	)
	(tile 64 127 INT_X50Y59 INT 1
		(primitive_site TIEOFF_X54Y59 TIEOFF internal 2)
	)
	(tile 64 128 INT_INTERFACE_X50Y59 INT_INTERFACE 0
	)
	(tile 64 129 NULL_X129Y62 NULL 0
	)
	(tile 64 130 INT_X51Y59 INT 1
		(primitive_site TIEOFF_X55Y59 TIEOFF internal 2)
	)
	(tile 64 131 CLBLM_X51Y59 CLBLM 2
		(primitive_site SLICE_X76Y59 SLICEM internal 50)
		(primitive_site SLICE_X77Y59 SLICEL internal 45)
	)
	(tile 64 132 INT_X52Y59 INT 1
		(primitive_site TIEOFF_X56Y59 TIEOFF internal 2)
	)
	(tile 64 133 CLBLM_X52Y59 CLBLM 2
		(primitive_site SLICE_X78Y59 SLICEM internal 50)
		(primitive_site SLICE_X79Y59 SLICEL internal 45)
	)
	(tile 64 134 INT_X53Y59 INT 1
		(primitive_site TIEOFF_X57Y59 TIEOFF internal 2)
	)
	(tile 64 135 INT_INTERFACE_X53Y59 INT_INTERFACE 0
	)
	(tile 64 136 NULL_X136Y62 NULL 0
	)
	(tile 64 137 VBRK_X53Y59 VBRK 0
	)
	(tile 64 138 INT_X54Y59 INT 1
		(primitive_site TIEOFF_X59Y59 TIEOFF internal 2)
	)
	(tile 64 139 CLBLM_X54Y59 CLBLM 2
		(primitive_site SLICE_X80Y59 SLICEM internal 50)
		(primitive_site SLICE_X81Y59 SLICEL internal 45)
	)
	(tile 64 140 INT_X55Y59 INT 1
		(primitive_site TIEOFF_X60Y59 TIEOFF internal 2)
	)
	(tile 64 141 CLBLM_X55Y59 CLBLM 2
		(primitive_site SLICE_X82Y59 SLICEM internal 50)
		(primitive_site SLICE_X83Y59 SLICEL internal 45)
	)
	(tile 64 142 INT_X56Y59 INT 1
		(primitive_site TIEOFF_X61Y59 TIEOFF internal 2)
	)
	(tile 64 143 CLBLM_X56Y59 CLBLM 2
		(primitive_site SLICE_X84Y59 SLICEM internal 50)
		(primitive_site SLICE_X85Y59 SLICEL internal 45)
	)
	(tile 64 144 INT_X57Y59 INT 1
		(primitive_site TIEOFF_X62Y59 TIEOFF internal 2)
	)
	(tile 64 145 CLBLM_X57Y59 CLBLM 2
		(primitive_site SLICE_X86Y59 SLICEM internal 50)
		(primitive_site SLICE_X87Y59 SLICEL internal 45)
	)
	(tile 64 146 INT_X58Y59 INT 1
		(primitive_site TIEOFF_X63Y59 TIEOFF internal 2)
	)
	(tile 64 147 INT_INTERFACE_X58Y59 INT_INTERFACE 0
	)
	(tile 64 148 NULL_X148Y62 NULL 0
	)
	(tile 64 149 VBRK_X58Y59 VBRK 0
	)
	(tile 64 150 INT_X59Y59 INT 1
		(primitive_site TIEOFF_X65Y59 TIEOFF internal 2)
	)
	(tile 64 151 CLBLM_X59Y59 CLBLM 2
		(primitive_site SLICE_X88Y59 SLICEM internal 50)
		(primitive_site SLICE_X89Y59 SLICEL internal 45)
	)
	(tile 64 152 INT_X60Y59 INT 1
		(primitive_site TIEOFF_X66Y59 TIEOFF internal 2)
	)
	(tile 64 153 CLBLM_X60Y59 CLBLM 2
		(primitive_site SLICE_X90Y59 SLICEM internal 50)
		(primitive_site SLICE_X91Y59 SLICEL internal 45)
	)
	(tile 64 154 INT_X61Y59 INT 1
		(primitive_site TIEOFF_X67Y59 TIEOFF internal 2)
	)
	(tile 64 155 INT_INTERFACE_X61Y59 INT_INTERFACE 0
	)
	(tile 64 156 NULL_X156Y62 NULL 0
	)
	(tile 64 157 INT_X62Y59 INT 1
		(primitive_site TIEOFF_X68Y59 TIEOFF internal 2)
	)
	(tile 64 158 CLBLM_X62Y59 CLBLM 2
		(primitive_site SLICE_X92Y59 SLICEM internal 50)
		(primitive_site SLICE_X93Y59 SLICEL internal 45)
	)
	(tile 64 159 INT_X63Y59 INT 1
		(primitive_site TIEOFF_X69Y59 TIEOFF internal 2)
	)
	(tile 64 160 CLBLL_X63Y59 CLBLL 2
		(primitive_site SLICE_X94Y59 SLICEL internal 45)
		(primitive_site SLICE_X95Y59 SLICEL internal 45)
	)
	(tile 64 161 VBRK_X63Y59 VBRK 0
	)
	(tile 64 162 INT_X64Y59 INT 1
		(primitive_site TIEOFF_X70Y59 TIEOFF internal 2)
	)
	(tile 64 163 CLBLM_X64Y59 CLBLM 2
		(primitive_site SLICE_X96Y59 SLICEM internal 50)
		(primitive_site SLICE_X97Y59 SLICEL internal 45)
	)
	(tile 64 164 INT_X65Y59 INT 1
		(primitive_site TIEOFF_X71Y59 TIEOFF internal 2)
	)
	(tile 64 165 CLBLL_X65Y59 CLBLL 2
		(primitive_site SLICE_X98Y59 SLICEL internal 45)
		(primitive_site SLICE_X99Y59 SLICEL internal 45)
	)
	(tile 64 166 INT_X66Y59 INT 1
		(primitive_site TIEOFF_X72Y59 TIEOFF internal 2)
	)
	(tile 64 167 PCIE_INT_INTERFACE_L_X66Y59 PCIE_INT_INTERFACE_L 0
	)
	(tile 64 168 INT_X67Y59 INT 1
		(primitive_site TIEOFF_X73Y59 TIEOFF internal 2)
	)
	(tile 64 169 PCIE_INT_INTERFACE_R_X67Y59 PCIE_INT_INTERFACE_R 0
	)
	(tile 64 170 NULL_X170Y62 NULL 0
	)
	(tile 64 171 NULL_X171Y62 NULL 0
	)
	(tile 64 172 NULL_X172Y62 NULL 0
	)
	(tile 64 173 NULL_X173Y62 NULL 0
	)
	(tile 64 174 NULL_X174Y62 NULL 0
	)
	(tile 64 175 INT_X70Y59 INT 1
		(primitive_site TIEOFF_X76Y59 TIEOFF internal 2)
	)
	(tile 64 176 GTX_INT_INTERFACE_X70Y59 GTX_INT_INTERFACE 0
	)
	(tile 64 177 R_TERM_INT_X70Y59 R_TERM_INT 0
	)
	(tile 64 178 NULL_X178Y62 NULL 0
	)
	(tile 65 0 LIOB_X0Y58 LIOB 2
		(primitive_site D22 IOBS bonded 13)
		(primitive_site C22 IOBM bonded 13)
	)
	(tile 65 1 LIOI_X0Y58 LIOI 6
		(primitive_site IODELAY_X0Y58 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y58 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y59 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y59 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y59 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y58 OLOGICE1 internal 32)
	)
	(tile 65 2 L_TERM_INT_X0Y58 L_TERM_INT 0
	)
	(tile 65 3 INT_X0Y58 INT 1
		(primitive_site TIEOFF_X0Y58 TIEOFF internal 2)
	)
	(tile 65 4 IOI_L_INT_INTERFACE_X0Y58 IOI_L_INT_INTERFACE 0
	)
	(tile 65 5 VBRK_X0Y58 VBRK 0
	)
	(tile 65 6 INT_X1Y58 INT 1
		(primitive_site TIEOFF_X1Y58 TIEOFF internal 2)
	)
	(tile 65 7 CLBLM_X1Y58 CLBLM 2
		(primitive_site SLICE_X0Y58 SLICEM internal 50)
		(primitive_site SLICE_X1Y58 SLICEL internal 45)
	)
	(tile 65 8 INT_X2Y58 INT 1
		(primitive_site TIEOFF_X2Y58 TIEOFF internal 2)
	)
	(tile 65 9 CLBLL_X2Y58 CLBLL 2
		(primitive_site SLICE_X2Y58 SLICEL internal 45)
		(primitive_site SLICE_X3Y58 SLICEL internal 45)
	)
	(tile 65 10 INT_X3Y58 INT 1
		(primitive_site TIEOFF_X3Y58 TIEOFF internal 2)
	)
	(tile 65 11 CLBLM_X3Y58 CLBLM 2
		(primitive_site SLICE_X4Y58 SLICEM internal 50)
		(primitive_site SLICE_X5Y58 SLICEL internal 45)
	)
	(tile 65 12 INT_X4Y58 INT 1
		(primitive_site TIEOFF_X4Y58 TIEOFF internal 2)
	)
	(tile 65 13 CLBLL_X4Y58 CLBLL 2
		(primitive_site SLICE_X6Y58 SLICEL internal 45)
		(primitive_site SLICE_X7Y58 SLICEL internal 45)
	)
	(tile 65 14 INT_X5Y58 INT 1
		(primitive_site TIEOFF_X5Y58 TIEOFF internal 2)
	)
	(tile 65 15 INT_INTERFACE_X5Y58 INT_INTERFACE 0
	)
	(tile 65 16 NULL_X16Y61 NULL 0
	)
	(tile 65 17 INT_X6Y58 INT 1
		(primitive_site TIEOFF_X6Y58 TIEOFF internal 2)
	)
	(tile 65 18 CLBLM_X6Y58 CLBLM 2
		(primitive_site SLICE_X8Y58 SLICEM internal 50)
		(primitive_site SLICE_X9Y58 SLICEL internal 45)
	)
	(tile 65 19 INT_X7Y58 INT 1
		(primitive_site TIEOFF_X7Y58 TIEOFF internal 2)
	)
	(tile 65 20 CLBLM_X7Y58 CLBLM 2
		(primitive_site SLICE_X10Y58 SLICEM internal 50)
		(primitive_site SLICE_X11Y58 SLICEL internal 45)
	)
	(tile 65 21 VBRK_X7Y58 VBRK 0
	)
	(tile 65 22 INT_X8Y58 INT 1
		(primitive_site TIEOFF_X8Y58 TIEOFF internal 2)
	)
	(tile 65 23 INT_INTERFACE_X8Y58 INT_INTERFACE 0
	)
	(tile 65 24 NULL_X24Y61 NULL 0
	)
	(tile 65 25 INT_X9Y58 INT 1
		(primitive_site TIEOFF_X10Y58 TIEOFF internal 2)
	)
	(tile 65 26 CLBLM_X9Y58 CLBLM 2
		(primitive_site SLICE_X12Y58 SLICEM internal 50)
		(primitive_site SLICE_X13Y58 SLICEL internal 45)
	)
	(tile 65 27 INT_X10Y58 INT 1
		(primitive_site TIEOFF_X11Y58 TIEOFF internal 2)
	)
	(tile 65 28 CLBLM_X10Y58 CLBLM 2
		(primitive_site SLICE_X14Y58 SLICEM internal 50)
		(primitive_site SLICE_X15Y58 SLICEL internal 45)
	)
	(tile 65 29 INT_X11Y58 INT 1
		(primitive_site TIEOFF_X12Y58 TIEOFF internal 2)
	)
	(tile 65 30 CLBLM_X11Y58 CLBLM 2
		(primitive_site SLICE_X16Y58 SLICEM internal 50)
		(primitive_site SLICE_X17Y58 SLICEL internal 45)
	)
	(tile 65 31 INT_X12Y58 INT 1
		(primitive_site TIEOFF_X13Y58 TIEOFF internal 2)
	)
	(tile 65 32 CLBLM_X12Y58 CLBLM 2
		(primitive_site SLICE_X18Y58 SLICEM internal 50)
		(primitive_site SLICE_X19Y58 SLICEL internal 45)
	)
	(tile 65 33 VBRK_X12Y58 VBRK 0
	)
	(tile 65 34 INT_X13Y58 INT 1
		(primitive_site TIEOFF_X14Y58 TIEOFF internal 2)
	)
	(tile 65 35 INT_INTERFACE_X13Y58 INT_INTERFACE 0
	)
	(tile 65 36 NULL_X36Y61 NULL 0
	)
	(tile 65 37 INT_X14Y58 INT 1
		(primitive_site TIEOFF_X16Y58 TIEOFF internal 2)
	)
	(tile 65 38 CLBLM_X14Y58 CLBLM 2
		(primitive_site SLICE_X20Y58 SLICEM internal 50)
		(primitive_site SLICE_X21Y58 SLICEL internal 45)
	)
	(tile 65 39 INT_X15Y58 INT 1
		(primitive_site TIEOFF_X17Y58 TIEOFF internal 2)
	)
	(tile 65 40 CLBLM_X15Y58 CLBLM 2
		(primitive_site SLICE_X22Y58 SLICEM internal 50)
		(primitive_site SLICE_X23Y58 SLICEL internal 45)
	)
	(tile 65 41 INT_X16Y58 INT 1
		(primitive_site TIEOFF_X18Y58 TIEOFF internal 2)
	)
	(tile 65 42 INT_INTERFACE_X16Y58 INT_INTERFACE 0
	)
	(tile 65 43 NULL_X43Y61 NULL 0
	)
	(tile 65 44 INT_X17Y58 INT 1
		(primitive_site TIEOFF_X19Y58 TIEOFF internal 2)
	)
	(tile 65 45 CLBLM_X17Y58 CLBLM 2
		(primitive_site SLICE_X24Y58 SLICEM internal 50)
		(primitive_site SLICE_X25Y58 SLICEL internal 45)
	)
	(tile 65 46 INT_X18Y58 INT 1
		(primitive_site TIEOFF_X20Y58 TIEOFF internal 2)
	)
	(tile 65 47 CLBLM_X18Y58 CLBLM 2
		(primitive_site SLICE_X26Y58 SLICEM internal 50)
		(primitive_site SLICE_X27Y58 SLICEL internal 45)
	)
	(tile 65 48 VBRK_X18Y58 VBRK 0
	)
	(tile 65 49 INT_X19Y58 INT 1
		(primitive_site TIEOFF_X21Y58 TIEOFF internal 2)
	)
	(tile 65 50 INT_INTERFACE_X19Y58 INT_INTERFACE 0
	)
	(tile 65 51 NULL_X51Y61 NULL 0
	)
	(tile 65 52 INT_X20Y58 INT 1
		(primitive_site TIEOFF_X23Y58 TIEOFF internal 2)
	)
	(tile 65 53 CLBLM_X20Y58 CLBLM 2
		(primitive_site SLICE_X28Y58 SLICEM internal 50)
		(primitive_site SLICE_X29Y58 SLICEL internal 45)
	)
	(tile 65 54 INT_X21Y58 INT 1
		(primitive_site TIEOFF_X24Y58 TIEOFF internal 2)
	)
	(tile 65 55 CLBLM_X21Y58 CLBLM 2
		(primitive_site SLICE_X30Y58 SLICEM internal 50)
		(primitive_site SLICE_X31Y58 SLICEL internal 45)
	)
	(tile 65 56 INT_X22Y58 INT 1
		(primitive_site TIEOFF_X25Y58 TIEOFF internal 2)
	)
	(tile 65 57 INT_INTERFACE_X22Y58 INT_INTERFACE 0
	)
	(tile 65 58 NULL_X58Y61 NULL 0
	)
	(tile 65 59 INT_X23Y58 INT 1
		(primitive_site TIEOFF_X26Y58 TIEOFF internal 2)
	)
	(tile 65 60 CLBLM_X23Y58 CLBLM 2
		(primitive_site SLICE_X32Y58 SLICEM internal 50)
		(primitive_site SLICE_X33Y58 SLICEL internal 45)
	)
	(tile 65 61 INT_X24Y58 INT 1
		(primitive_site TIEOFF_X27Y58 TIEOFF internal 2)
	)
	(tile 65 62 CLBLL_X24Y58 CLBLL 2
		(primitive_site SLICE_X34Y58 SLICEL internal 45)
		(primitive_site SLICE_X35Y58 SLICEL internal 45)
	)
	(tile 65 63 VBRK_X24Y58 VBRK 0
	)
	(tile 65 64 LIOB_FT_X25Y58 LIOB_FT 2
		(primitive_site B19 IOBS bonded 13)
		(primitive_site A19 IOBM bonded 13)
	)
	(tile 65 65 LIOI_X25Y58 LIOI 6
		(primitive_site IODELAY_X1Y58 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y58 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y59 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y59 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y59 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y58 OLOGICE1 internal 32)
	)
	(tile 65 66 INT_X25Y58 INT 1
		(primitive_site TIEOFF_X28Y58 TIEOFF internal 2)
	)
	(tile 65 67 IOI_L_INT_INTERFACE_X25Y58 IOI_L_INT_INTERFACE 0
	)
	(tile 65 68 VBRK_X25Y58 VBRK 0
	)
	(tile 65 69 INT_X26Y58 INT 1
		(primitive_site TIEOFF_X29Y58 TIEOFF internal 2)
	)
	(tile 65 70 CLBLM_X26Y58 CLBLM 2
		(primitive_site SLICE_X36Y58 SLICEM internal 50)
		(primitive_site SLICE_X37Y58 SLICEL internal 45)
	)
	(tile 65 71 INT_X27Y58 INT 1
		(primitive_site TIEOFF_X30Y58 TIEOFF internal 2)
	)
	(tile 65 72 CLBLL_X27Y58 CLBLL 2
		(primitive_site SLICE_X38Y58 SLICEL internal 45)
		(primitive_site SLICE_X39Y58 SLICEL internal 45)
	)
	(tile 65 73 INT_X28Y58 INT 1
		(primitive_site TIEOFF_X31Y58 TIEOFF internal 2)
	)
	(tile 65 74 CLBLM_X28Y58 CLBLM 2
		(primitive_site SLICE_X40Y58 SLICEM internal 50)
		(primitive_site SLICE_X41Y58 SLICEL internal 45)
	)
	(tile 65 75 INT_X29Y58 INT 1
		(primitive_site TIEOFF_X32Y58 TIEOFF internal 2)
	)
	(tile 65 76 CLBLL_X29Y58 CLBLL 2
		(primitive_site SLICE_X42Y58 SLICEL internal 45)
		(primitive_site SLICE_X43Y58 SLICEL internal 45)
	)
	(tile 65 77 VBRK_X29Y58 VBRK 0
	)
	(tile 65 78 CENTER_SPACE2_X78Y61 CENTER_SPACE2 0
	)
	(tile 65 79 CENTER_SPACE1_X79Y61 CENTER_SPACE1 0
	)
	(tile 65 80 CENTER_SPACE2_X80Y61 CENTER_SPACE2 0
	)
	(tile 65 81 CENTER_SPACE1_X81Y61 CENTER_SPACE1 0
	)
	(tile 65 82 CENTER_SPACE2_X82Y61 CENTER_SPACE2 0
	)
	(tile 65 83 CENTER_SPACE1_X83Y61 CENTER_SPACE1 0
	)
	(tile 65 84 CENTER_SPACE2_X84Y61 CENTER_SPACE2 0
	)
	(tile 65 85 CENTER_SPACE1_X85Y61 CENTER_SPACE1 0
	)
	(tile 65 86 CENTER_SPACE2_X86Y61 CENTER_SPACE2 0
	)
	(tile 65 87 CENTER_SPACE1_X87Y61 CENTER_SPACE1 0
	)
	(tile 65 88 CENTER_SPACE2_X88Y61 CENTER_SPACE2 0
	)
	(tile 65 89 NULL_X89Y61 NULL 0
	)
	(tile 65 90 VFRAME_X89Y61 VFRAME 0
	)
	(tile 65 91 INT_X36Y58 INT 1
		(primitive_site TIEOFF_X39Y58 TIEOFF internal 2)
	)
	(tile 65 92 INT_INTERFACE_X36Y58 INT_INTERFACE 0
	)
	(tile 65 93 NULL_X93Y61 NULL 0
	)
	(tile 65 94 INT_X37Y58 INT 1
		(primitive_site TIEOFF_X40Y58 TIEOFF internal 2)
	)
	(tile 65 95 CLBLM_X37Y58 CLBLM 2
		(primitive_site SLICE_X56Y58 SLICEM internal 50)
		(primitive_site SLICE_X57Y58 SLICEL internal 45)
	)
	(tile 65 96 INT_X38Y58 INT 1
		(primitive_site TIEOFF_X41Y58 TIEOFF internal 2)
	)
	(tile 65 97 CLBLL_X38Y58 CLBLL 2
		(primitive_site SLICE_X58Y58 SLICEL internal 45)
		(primitive_site SLICE_X59Y58 SLICEL internal 45)
	)
	(tile 65 98 INT_X39Y58 INT 1
		(primitive_site TIEOFF_X42Y58 TIEOFF internal 2)
	)
	(tile 65 99 CLBLM_X39Y58 CLBLM 2
		(primitive_site SLICE_X60Y58 SLICEM internal 50)
		(primitive_site SLICE_X61Y58 SLICEL internal 45)
	)
	(tile 65 100 INT_X40Y58 INT 1
		(primitive_site TIEOFF_X43Y58 TIEOFF internal 2)
	)
	(tile 65 101 CLBLL_X40Y58 CLBLL 2
		(primitive_site SLICE_X62Y58 SLICEL internal 45)
		(primitive_site SLICE_X63Y58 SLICEL internal 45)
	)
	(tile 65 102 VBRK_X40Y58 VBRK 0
	)
	(tile 65 103 INT_X41Y58 INT 1
		(primitive_site TIEOFF_X44Y58 TIEOFF internal 2)
	)
	(tile 65 104 INT_INTERFACE_X41Y58 INT_INTERFACE 0
	)
	(tile 65 105 RIOI_X41Y58 RIOI 6
		(primitive_site OLOGIC_X2Y58 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y58 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y58 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y59 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y59 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y59 ILOGICE1 internal 28)
	)
	(tile 65 106 RIOB_X41Y58 RIOB 2
		(primitive_site C7 IOBS bonded 13)
		(primitive_site C8 IOBM bonded 13)
	)
	(tile 65 107 VBRK_X41Y58 VBRK 0
	)
	(tile 65 108 INT_X42Y58 INT 1
		(primitive_site TIEOFF_X45Y58 TIEOFF internal 2)
	)
	(tile 65 109 CLBLM_X42Y58 CLBLM 2
		(primitive_site SLICE_X64Y58 SLICEM internal 50)
		(primitive_site SLICE_X65Y58 SLICEL internal 45)
	)
	(tile 65 110 INT_X43Y58 INT 1
		(primitive_site TIEOFF_X46Y58 TIEOFF internal 2)
	)
	(tile 65 111 CLBLL_X43Y58 CLBLL 2
		(primitive_site SLICE_X66Y58 SLICEL internal 45)
		(primitive_site SLICE_X67Y58 SLICEL internal 45)
	)
	(tile 65 112 INT_X44Y58 INT 1
		(primitive_site TIEOFF_X47Y58 TIEOFF internal 2)
	)
	(tile 65 113 INT_INTERFACE_X44Y58 INT_INTERFACE 0
	)
	(tile 65 114 NULL_X114Y61 NULL 0
	)
	(tile 65 115 INT_X45Y58 INT 1
		(primitive_site TIEOFF_X48Y58 TIEOFF internal 2)
	)
	(tile 65 116 CLBLM_X45Y58 CLBLM 2
		(primitive_site SLICE_X68Y58 SLICEM internal 50)
		(primitive_site SLICE_X69Y58 SLICEL internal 45)
	)
	(tile 65 117 INT_X46Y58 INT 1
		(primitive_site TIEOFF_X49Y58 TIEOFF internal 2)
	)
	(tile 65 118 CLBLM_X46Y58 CLBLM 2
		(primitive_site SLICE_X70Y58 SLICEM internal 50)
		(primitive_site SLICE_X71Y58 SLICEL internal 45)
	)
	(tile 65 119 INT_X47Y58 INT 1
		(primitive_site TIEOFF_X50Y58 TIEOFF internal 2)
	)
	(tile 65 120 INT_INTERFACE_X47Y58 INT_INTERFACE 0
	)
	(tile 65 121 NULL_X121Y61 NULL 0
	)
	(tile 65 122 VBRK_X47Y58 VBRK 0
	)
	(tile 65 123 INT_X48Y58 INT 1
		(primitive_site TIEOFF_X52Y58 TIEOFF internal 2)
	)
	(tile 65 124 CLBLM_X48Y58 CLBLM 2
		(primitive_site SLICE_X72Y58 SLICEM internal 50)
		(primitive_site SLICE_X73Y58 SLICEL internal 45)
	)
	(tile 65 125 INT_X49Y58 INT 1
		(primitive_site TIEOFF_X53Y58 TIEOFF internal 2)
	)
	(tile 65 126 CLBLM_X49Y58 CLBLM 2
		(primitive_site SLICE_X74Y58 SLICEM internal 50)
		(primitive_site SLICE_X75Y58 SLICEL internal 45)
	)
	(tile 65 127 INT_X50Y58 INT 1
		(primitive_site TIEOFF_X54Y58 TIEOFF internal 2)
	)
	(tile 65 128 INT_INTERFACE_X50Y58 INT_INTERFACE 0
	)
	(tile 65 129 NULL_X129Y61 NULL 0
	)
	(tile 65 130 INT_X51Y58 INT 1
		(primitive_site TIEOFF_X55Y58 TIEOFF internal 2)
	)
	(tile 65 131 CLBLM_X51Y58 CLBLM 2
		(primitive_site SLICE_X76Y58 SLICEM internal 50)
		(primitive_site SLICE_X77Y58 SLICEL internal 45)
	)
	(tile 65 132 INT_X52Y58 INT 1
		(primitive_site TIEOFF_X56Y58 TIEOFF internal 2)
	)
	(tile 65 133 CLBLM_X52Y58 CLBLM 2
		(primitive_site SLICE_X78Y58 SLICEM internal 50)
		(primitive_site SLICE_X79Y58 SLICEL internal 45)
	)
	(tile 65 134 INT_X53Y58 INT 1
		(primitive_site TIEOFF_X57Y58 TIEOFF internal 2)
	)
	(tile 65 135 INT_INTERFACE_X53Y58 INT_INTERFACE 0
	)
	(tile 65 136 NULL_X136Y61 NULL 0
	)
	(tile 65 137 VBRK_X53Y58 VBRK 0
	)
	(tile 65 138 INT_X54Y58 INT 1
		(primitive_site TIEOFF_X59Y58 TIEOFF internal 2)
	)
	(tile 65 139 CLBLM_X54Y58 CLBLM 2
		(primitive_site SLICE_X80Y58 SLICEM internal 50)
		(primitive_site SLICE_X81Y58 SLICEL internal 45)
	)
	(tile 65 140 INT_X55Y58 INT 1
		(primitive_site TIEOFF_X60Y58 TIEOFF internal 2)
	)
	(tile 65 141 CLBLM_X55Y58 CLBLM 2
		(primitive_site SLICE_X82Y58 SLICEM internal 50)
		(primitive_site SLICE_X83Y58 SLICEL internal 45)
	)
	(tile 65 142 INT_X56Y58 INT 1
		(primitive_site TIEOFF_X61Y58 TIEOFF internal 2)
	)
	(tile 65 143 CLBLM_X56Y58 CLBLM 2
		(primitive_site SLICE_X84Y58 SLICEM internal 50)
		(primitive_site SLICE_X85Y58 SLICEL internal 45)
	)
	(tile 65 144 INT_X57Y58 INT 1
		(primitive_site TIEOFF_X62Y58 TIEOFF internal 2)
	)
	(tile 65 145 CLBLM_X57Y58 CLBLM 2
		(primitive_site SLICE_X86Y58 SLICEM internal 50)
		(primitive_site SLICE_X87Y58 SLICEL internal 45)
	)
	(tile 65 146 INT_X58Y58 INT 1
		(primitive_site TIEOFF_X63Y58 TIEOFF internal 2)
	)
	(tile 65 147 INT_INTERFACE_X58Y58 INT_INTERFACE 0
	)
	(tile 65 148 NULL_X148Y61 NULL 0
	)
	(tile 65 149 VBRK_X58Y58 VBRK 0
	)
	(tile 65 150 INT_X59Y58 INT 1
		(primitive_site TIEOFF_X65Y58 TIEOFF internal 2)
	)
	(tile 65 151 CLBLM_X59Y58 CLBLM 2
		(primitive_site SLICE_X88Y58 SLICEM internal 50)
		(primitive_site SLICE_X89Y58 SLICEL internal 45)
	)
	(tile 65 152 INT_X60Y58 INT 1
		(primitive_site TIEOFF_X66Y58 TIEOFF internal 2)
	)
	(tile 65 153 CLBLM_X60Y58 CLBLM 2
		(primitive_site SLICE_X90Y58 SLICEM internal 50)
		(primitive_site SLICE_X91Y58 SLICEL internal 45)
	)
	(tile 65 154 INT_X61Y58 INT 1
		(primitive_site TIEOFF_X67Y58 TIEOFF internal 2)
	)
	(tile 65 155 INT_INTERFACE_X61Y58 INT_INTERFACE 0
	)
	(tile 65 156 NULL_X156Y61 NULL 0
	)
	(tile 65 157 INT_X62Y58 INT 1
		(primitive_site TIEOFF_X68Y58 TIEOFF internal 2)
	)
	(tile 65 158 CLBLM_X62Y58 CLBLM 2
		(primitive_site SLICE_X92Y58 SLICEM internal 50)
		(primitive_site SLICE_X93Y58 SLICEL internal 45)
	)
	(tile 65 159 INT_X63Y58 INT 1
		(primitive_site TIEOFF_X69Y58 TIEOFF internal 2)
	)
	(tile 65 160 CLBLL_X63Y58 CLBLL 2
		(primitive_site SLICE_X94Y58 SLICEL internal 45)
		(primitive_site SLICE_X95Y58 SLICEL internal 45)
	)
	(tile 65 161 VBRK_X63Y58 VBRK 0
	)
	(tile 65 162 INT_X64Y58 INT 1
		(primitive_site TIEOFF_X70Y58 TIEOFF internal 2)
	)
	(tile 65 163 CLBLM_X64Y58 CLBLM 2
		(primitive_site SLICE_X96Y58 SLICEM internal 50)
		(primitive_site SLICE_X97Y58 SLICEL internal 45)
	)
	(tile 65 164 INT_X65Y58 INT 1
		(primitive_site TIEOFF_X71Y58 TIEOFF internal 2)
	)
	(tile 65 165 CLBLL_X65Y58 CLBLL 2
		(primitive_site SLICE_X98Y58 SLICEL internal 45)
		(primitive_site SLICE_X99Y58 SLICEL internal 45)
	)
	(tile 65 166 INT_X66Y58 INT 1
		(primitive_site TIEOFF_X72Y58 TIEOFF internal 2)
	)
	(tile 65 167 PCIE_INT_INTERFACE_L_X66Y58 PCIE_INT_INTERFACE_L 0
	)
	(tile 65 168 INT_X67Y58 INT 1
		(primitive_site TIEOFF_X73Y58 TIEOFF internal 2)
	)
	(tile 65 169 PCIE_INT_INTERFACE_R_X67Y58 PCIE_INT_INTERFACE_R 0
	)
	(tile 65 170 NULL_X170Y61 NULL 0
	)
	(tile 65 171 NULL_X171Y61 NULL 0
	)
	(tile 65 172 NULL_X172Y61 NULL 0
	)
	(tile 65 173 NULL_X173Y61 NULL 0
	)
	(tile 65 174 NULL_X174Y61 NULL 0
	)
	(tile 65 175 INT_X70Y58 INT 1
		(primitive_site TIEOFF_X76Y58 TIEOFF internal 2)
	)
	(tile 65 176 GTX_INT_INTERFACE_X70Y58 GTX_INT_INTERFACE 0
	)
	(tile 65 177 R_TERM_INT_X70Y58 R_TERM_INT 0
	)
	(tile 65 178 NULL_X178Y61 NULL 0
	)
	(tile 66 0 NULL_X0Y60 NULL 0
	)
	(tile 66 1 NULL_X1Y60 NULL 0
	)
	(tile 66 2 L_TERM_INT_X0Y57 L_TERM_INT 0
	)
	(tile 66 3 INT_X0Y57 INT 1
		(primitive_site TIEOFF_X0Y57 TIEOFF internal 2)
	)
	(tile 66 4 IOI_L_INT_INTERFACE_X0Y57 IOI_L_INT_INTERFACE 0
	)
	(tile 66 5 VBRK_X0Y57 VBRK 0
	)
	(tile 66 6 INT_X1Y57 INT 1
		(primitive_site TIEOFF_X1Y57 TIEOFF internal 2)
	)
	(tile 66 7 CLBLM_X1Y57 CLBLM 2
		(primitive_site SLICE_X0Y57 SLICEM internal 50)
		(primitive_site SLICE_X1Y57 SLICEL internal 45)
	)
	(tile 66 8 INT_X2Y57 INT 1
		(primitive_site TIEOFF_X2Y57 TIEOFF internal 2)
	)
	(tile 66 9 CLBLL_X2Y57 CLBLL 2
		(primitive_site SLICE_X2Y57 SLICEL internal 45)
		(primitive_site SLICE_X3Y57 SLICEL internal 45)
	)
	(tile 66 10 INT_X3Y57 INT 1
		(primitive_site TIEOFF_X3Y57 TIEOFF internal 2)
	)
	(tile 66 11 CLBLM_X3Y57 CLBLM 2
		(primitive_site SLICE_X4Y57 SLICEM internal 50)
		(primitive_site SLICE_X5Y57 SLICEL internal 45)
	)
	(tile 66 12 INT_X4Y57 INT 1
		(primitive_site TIEOFF_X4Y57 TIEOFF internal 2)
	)
	(tile 66 13 CLBLL_X4Y57 CLBLL 2
		(primitive_site SLICE_X6Y57 SLICEL internal 45)
		(primitive_site SLICE_X7Y57 SLICEL internal 45)
	)
	(tile 66 14 INT_X5Y57 INT 1
		(primitive_site TIEOFF_X5Y57 TIEOFF internal 2)
	)
	(tile 66 15 INT_INTERFACE_X5Y57 INT_INTERFACE 0
	)
	(tile 66 16 NULL_X16Y60 NULL 0
	)
	(tile 66 17 INT_X6Y57 INT 1
		(primitive_site TIEOFF_X6Y57 TIEOFF internal 2)
	)
	(tile 66 18 CLBLM_X6Y57 CLBLM 2
		(primitive_site SLICE_X8Y57 SLICEM internal 50)
		(primitive_site SLICE_X9Y57 SLICEL internal 45)
	)
	(tile 66 19 INT_X7Y57 INT 1
		(primitive_site TIEOFF_X7Y57 TIEOFF internal 2)
	)
	(tile 66 20 CLBLM_X7Y57 CLBLM 2
		(primitive_site SLICE_X10Y57 SLICEM internal 50)
		(primitive_site SLICE_X11Y57 SLICEL internal 45)
	)
	(tile 66 21 VBRK_X7Y57 VBRK 0
	)
	(tile 66 22 INT_X8Y57 INT 1
		(primitive_site TIEOFF_X8Y57 TIEOFF internal 2)
	)
	(tile 66 23 INT_INTERFACE_X8Y57 INT_INTERFACE 0
	)
	(tile 66 24 NULL_X24Y60 NULL 0
	)
	(tile 66 25 INT_X9Y57 INT 1
		(primitive_site TIEOFF_X10Y57 TIEOFF internal 2)
	)
	(tile 66 26 CLBLM_X9Y57 CLBLM 2
		(primitive_site SLICE_X12Y57 SLICEM internal 50)
		(primitive_site SLICE_X13Y57 SLICEL internal 45)
	)
	(tile 66 27 INT_X10Y57 INT 1
		(primitive_site TIEOFF_X11Y57 TIEOFF internal 2)
	)
	(tile 66 28 CLBLM_X10Y57 CLBLM 2
		(primitive_site SLICE_X14Y57 SLICEM internal 50)
		(primitive_site SLICE_X15Y57 SLICEL internal 45)
	)
	(tile 66 29 INT_X11Y57 INT 1
		(primitive_site TIEOFF_X12Y57 TIEOFF internal 2)
	)
	(tile 66 30 CLBLM_X11Y57 CLBLM 2
		(primitive_site SLICE_X16Y57 SLICEM internal 50)
		(primitive_site SLICE_X17Y57 SLICEL internal 45)
	)
	(tile 66 31 INT_X12Y57 INT 1
		(primitive_site TIEOFF_X13Y57 TIEOFF internal 2)
	)
	(tile 66 32 CLBLM_X12Y57 CLBLM 2
		(primitive_site SLICE_X18Y57 SLICEM internal 50)
		(primitive_site SLICE_X19Y57 SLICEL internal 45)
	)
	(tile 66 33 VBRK_X12Y57 VBRK 0
	)
	(tile 66 34 INT_X13Y57 INT 1
		(primitive_site TIEOFF_X14Y57 TIEOFF internal 2)
	)
	(tile 66 35 INT_INTERFACE_X13Y57 INT_INTERFACE 0
	)
	(tile 66 36 NULL_X36Y60 NULL 0
	)
	(tile 66 37 INT_X14Y57 INT 1
		(primitive_site TIEOFF_X16Y57 TIEOFF internal 2)
	)
	(tile 66 38 CLBLM_X14Y57 CLBLM 2
		(primitive_site SLICE_X20Y57 SLICEM internal 50)
		(primitive_site SLICE_X21Y57 SLICEL internal 45)
	)
	(tile 66 39 INT_X15Y57 INT 1
		(primitive_site TIEOFF_X17Y57 TIEOFF internal 2)
	)
	(tile 66 40 CLBLM_X15Y57 CLBLM 2
		(primitive_site SLICE_X22Y57 SLICEM internal 50)
		(primitive_site SLICE_X23Y57 SLICEL internal 45)
	)
	(tile 66 41 INT_X16Y57 INT 1
		(primitive_site TIEOFF_X18Y57 TIEOFF internal 2)
	)
	(tile 66 42 INT_INTERFACE_X16Y57 INT_INTERFACE 0
	)
	(tile 66 43 NULL_X43Y60 NULL 0
	)
	(tile 66 44 INT_X17Y57 INT 1
		(primitive_site TIEOFF_X19Y57 TIEOFF internal 2)
	)
	(tile 66 45 CLBLM_X17Y57 CLBLM 2
		(primitive_site SLICE_X24Y57 SLICEM internal 50)
		(primitive_site SLICE_X25Y57 SLICEL internal 45)
	)
	(tile 66 46 INT_X18Y57 INT 1
		(primitive_site TIEOFF_X20Y57 TIEOFF internal 2)
	)
	(tile 66 47 CLBLM_X18Y57 CLBLM 2
		(primitive_site SLICE_X26Y57 SLICEM internal 50)
		(primitive_site SLICE_X27Y57 SLICEL internal 45)
	)
	(tile 66 48 VBRK_X18Y57 VBRK 0
	)
	(tile 66 49 INT_X19Y57 INT 1
		(primitive_site TIEOFF_X21Y57 TIEOFF internal 2)
	)
	(tile 66 50 INT_INTERFACE_X19Y57 INT_INTERFACE 0
	)
	(tile 66 51 NULL_X51Y60 NULL 0
	)
	(tile 66 52 INT_X20Y57 INT 1
		(primitive_site TIEOFF_X23Y57 TIEOFF internal 2)
	)
	(tile 66 53 CLBLM_X20Y57 CLBLM 2
		(primitive_site SLICE_X28Y57 SLICEM internal 50)
		(primitive_site SLICE_X29Y57 SLICEL internal 45)
	)
	(tile 66 54 INT_X21Y57 INT 1
		(primitive_site TIEOFF_X24Y57 TIEOFF internal 2)
	)
	(tile 66 55 CLBLM_X21Y57 CLBLM 2
		(primitive_site SLICE_X30Y57 SLICEM internal 50)
		(primitive_site SLICE_X31Y57 SLICEL internal 45)
	)
	(tile 66 56 INT_X22Y57 INT 1
		(primitive_site TIEOFF_X25Y57 TIEOFF internal 2)
	)
	(tile 66 57 INT_INTERFACE_X22Y57 INT_INTERFACE 0
	)
	(tile 66 58 NULL_X58Y60 NULL 0
	)
	(tile 66 59 INT_X23Y57 INT 1
		(primitive_site TIEOFF_X26Y57 TIEOFF internal 2)
	)
	(tile 66 60 CLBLM_X23Y57 CLBLM 2
		(primitive_site SLICE_X32Y57 SLICEM internal 50)
		(primitive_site SLICE_X33Y57 SLICEL internal 45)
	)
	(tile 66 61 INT_X24Y57 INT 1
		(primitive_site TIEOFF_X27Y57 TIEOFF internal 2)
	)
	(tile 66 62 CLBLL_X24Y57 CLBLL 2
		(primitive_site SLICE_X34Y57 SLICEL internal 45)
		(primitive_site SLICE_X35Y57 SLICEL internal 45)
	)
	(tile 66 63 VBRK_X24Y57 VBRK 0
	)
	(tile 66 64 NULL_X64Y60 NULL 0
	)
	(tile 66 65 NULL_X65Y60 NULL 0
	)
	(tile 66 66 INT_X25Y57 INT 1
		(primitive_site TIEOFF_X28Y57 TIEOFF internal 2)
	)
	(tile 66 67 IOI_L_INT_INTERFACE_X25Y57 IOI_L_INT_INTERFACE 0
	)
	(tile 66 68 VBRK_X25Y57 VBRK 0
	)
	(tile 66 69 INT_X26Y57 INT 1
		(primitive_site TIEOFF_X29Y57 TIEOFF internal 2)
	)
	(tile 66 70 CLBLM_X26Y57 CLBLM 2
		(primitive_site SLICE_X36Y57 SLICEM internal 50)
		(primitive_site SLICE_X37Y57 SLICEL internal 45)
	)
	(tile 66 71 INT_X27Y57 INT 1
		(primitive_site TIEOFF_X30Y57 TIEOFF internal 2)
	)
	(tile 66 72 CLBLL_X27Y57 CLBLL 2
		(primitive_site SLICE_X38Y57 SLICEL internal 45)
		(primitive_site SLICE_X39Y57 SLICEL internal 45)
	)
	(tile 66 73 INT_X28Y57 INT 1
		(primitive_site TIEOFF_X31Y57 TIEOFF internal 2)
	)
	(tile 66 74 CLBLM_X28Y57 CLBLM 2
		(primitive_site SLICE_X40Y57 SLICEM internal 50)
		(primitive_site SLICE_X41Y57 SLICEL internal 45)
	)
	(tile 66 75 INT_X29Y57 INT 1
		(primitive_site TIEOFF_X32Y57 TIEOFF internal 2)
	)
	(tile 66 76 CLBLL_X29Y57 CLBLL 2
		(primitive_site SLICE_X42Y57 SLICEL internal 45)
		(primitive_site SLICE_X43Y57 SLICEL internal 45)
	)
	(tile 66 77 VBRK_X29Y57 VBRK 0
	)
	(tile 66 78 CENTER_SPACE2_X78Y60 CENTER_SPACE2 0
	)
	(tile 66 79 CENTER_SPACE1_X79Y60 CENTER_SPACE1 0
	)
	(tile 66 80 CENTER_SPACE2_X80Y60 CENTER_SPACE2 0
	)
	(tile 66 81 CENTER_SPACE1_X81Y60 CENTER_SPACE1 0
	)
	(tile 66 82 CENTER_SPACE2_X82Y60 CENTER_SPACE2 0
	)
	(tile 66 83 CENTER_SPACE1_X83Y60 CENTER_SPACE1 0
	)
	(tile 66 84 CENTER_SPACE2_X84Y60 CENTER_SPACE2 0
	)
	(tile 66 85 CENTER_SPACE1_X85Y60 CENTER_SPACE1 0
	)
	(tile 66 86 CENTER_SPACE2_X86Y60 CENTER_SPACE2 0
	)
	(tile 66 87 CENTER_SPACE1_X87Y60 CENTER_SPACE1 0
	)
	(tile 66 88 CENTER_SPACE2_X88Y60 CENTER_SPACE2 0
	)
	(tile 66 89 NULL_X89Y60 NULL 0
	)
	(tile 66 90 VFRAME_X89Y60 VFRAME 0
	)
	(tile 66 91 INT_X36Y57 INT 1
		(primitive_site TIEOFF_X39Y57 TIEOFF internal 2)
	)
	(tile 66 92 INT_INTERFACE_X36Y57 INT_INTERFACE 0
	)
	(tile 66 93 NULL_X93Y60 NULL 0
	)
	(tile 66 94 INT_X37Y57 INT 1
		(primitive_site TIEOFF_X40Y57 TIEOFF internal 2)
	)
	(tile 66 95 CLBLM_X37Y57 CLBLM 2
		(primitive_site SLICE_X56Y57 SLICEM internal 50)
		(primitive_site SLICE_X57Y57 SLICEL internal 45)
	)
	(tile 66 96 INT_X38Y57 INT 1
		(primitive_site TIEOFF_X41Y57 TIEOFF internal 2)
	)
	(tile 66 97 CLBLL_X38Y57 CLBLL 2
		(primitive_site SLICE_X58Y57 SLICEL internal 45)
		(primitive_site SLICE_X59Y57 SLICEL internal 45)
	)
	(tile 66 98 INT_X39Y57 INT 1
		(primitive_site TIEOFF_X42Y57 TIEOFF internal 2)
	)
	(tile 66 99 CLBLM_X39Y57 CLBLM 2
		(primitive_site SLICE_X60Y57 SLICEM internal 50)
		(primitive_site SLICE_X61Y57 SLICEL internal 45)
	)
	(tile 66 100 INT_X40Y57 INT 1
		(primitive_site TIEOFF_X43Y57 TIEOFF internal 2)
	)
	(tile 66 101 CLBLL_X40Y57 CLBLL 2
		(primitive_site SLICE_X62Y57 SLICEL internal 45)
		(primitive_site SLICE_X63Y57 SLICEL internal 45)
	)
	(tile 66 102 VBRK_X40Y57 VBRK 0
	)
	(tile 66 103 INT_X41Y57 INT 1
		(primitive_site TIEOFF_X44Y57 TIEOFF internal 2)
	)
	(tile 66 104 INT_INTERFACE_X41Y57 INT_INTERFACE 0
	)
	(tile 66 105 NULL_X105Y60 NULL 0
	)
	(tile 66 106 NULL_X106Y60 NULL 0
	)
	(tile 66 107 VBRK_X106Y60 VBRK 0
	)
	(tile 66 108 INT_X42Y57 INT 1
		(primitive_site TIEOFF_X45Y57 TIEOFF internal 2)
	)
	(tile 66 109 CLBLM_X42Y57 CLBLM 2
		(primitive_site SLICE_X64Y57 SLICEM internal 50)
		(primitive_site SLICE_X65Y57 SLICEL internal 45)
	)
	(tile 66 110 INT_X43Y57 INT 1
		(primitive_site TIEOFF_X46Y57 TIEOFF internal 2)
	)
	(tile 66 111 CLBLL_X43Y57 CLBLL 2
		(primitive_site SLICE_X66Y57 SLICEL internal 45)
		(primitive_site SLICE_X67Y57 SLICEL internal 45)
	)
	(tile 66 112 INT_X44Y57 INT 1
		(primitive_site TIEOFF_X47Y57 TIEOFF internal 2)
	)
	(tile 66 113 INT_INTERFACE_X44Y57 INT_INTERFACE 0
	)
	(tile 66 114 NULL_X114Y60 NULL 0
	)
	(tile 66 115 INT_X45Y57 INT 1
		(primitive_site TIEOFF_X48Y57 TIEOFF internal 2)
	)
	(tile 66 116 CLBLM_X45Y57 CLBLM 2
		(primitive_site SLICE_X68Y57 SLICEM internal 50)
		(primitive_site SLICE_X69Y57 SLICEL internal 45)
	)
	(tile 66 117 INT_X46Y57 INT 1
		(primitive_site TIEOFF_X49Y57 TIEOFF internal 2)
	)
	(tile 66 118 CLBLM_X46Y57 CLBLM 2
		(primitive_site SLICE_X70Y57 SLICEM internal 50)
		(primitive_site SLICE_X71Y57 SLICEL internal 45)
	)
	(tile 66 119 INT_X47Y57 INT 1
		(primitive_site TIEOFF_X50Y57 TIEOFF internal 2)
	)
	(tile 66 120 INT_INTERFACE_X47Y57 INT_INTERFACE 0
	)
	(tile 66 121 NULL_X121Y60 NULL 0
	)
	(tile 66 122 VBRK_X47Y57 VBRK 0
	)
	(tile 66 123 INT_X48Y57 INT 1
		(primitive_site TIEOFF_X52Y57 TIEOFF internal 2)
	)
	(tile 66 124 CLBLM_X48Y57 CLBLM 2
		(primitive_site SLICE_X72Y57 SLICEM internal 50)
		(primitive_site SLICE_X73Y57 SLICEL internal 45)
	)
	(tile 66 125 INT_X49Y57 INT 1
		(primitive_site TIEOFF_X53Y57 TIEOFF internal 2)
	)
	(tile 66 126 CLBLM_X49Y57 CLBLM 2
		(primitive_site SLICE_X74Y57 SLICEM internal 50)
		(primitive_site SLICE_X75Y57 SLICEL internal 45)
	)
	(tile 66 127 INT_X50Y57 INT 1
		(primitive_site TIEOFF_X54Y57 TIEOFF internal 2)
	)
	(tile 66 128 INT_INTERFACE_X50Y57 INT_INTERFACE 0
	)
	(tile 66 129 NULL_X129Y60 NULL 0
	)
	(tile 66 130 INT_X51Y57 INT 1
		(primitive_site TIEOFF_X55Y57 TIEOFF internal 2)
	)
	(tile 66 131 CLBLM_X51Y57 CLBLM 2
		(primitive_site SLICE_X76Y57 SLICEM internal 50)
		(primitive_site SLICE_X77Y57 SLICEL internal 45)
	)
	(tile 66 132 INT_X52Y57 INT 1
		(primitive_site TIEOFF_X56Y57 TIEOFF internal 2)
	)
	(tile 66 133 CLBLM_X52Y57 CLBLM 2
		(primitive_site SLICE_X78Y57 SLICEM internal 50)
		(primitive_site SLICE_X79Y57 SLICEL internal 45)
	)
	(tile 66 134 INT_X53Y57 INT 1
		(primitive_site TIEOFF_X57Y57 TIEOFF internal 2)
	)
	(tile 66 135 INT_INTERFACE_X53Y57 INT_INTERFACE 0
	)
	(tile 66 136 NULL_X136Y60 NULL 0
	)
	(tile 66 137 VBRK_X53Y57 VBRK 0
	)
	(tile 66 138 INT_X54Y57 INT 1
		(primitive_site TIEOFF_X59Y57 TIEOFF internal 2)
	)
	(tile 66 139 CLBLM_X54Y57 CLBLM 2
		(primitive_site SLICE_X80Y57 SLICEM internal 50)
		(primitive_site SLICE_X81Y57 SLICEL internal 45)
	)
	(tile 66 140 INT_X55Y57 INT 1
		(primitive_site TIEOFF_X60Y57 TIEOFF internal 2)
	)
	(tile 66 141 CLBLM_X55Y57 CLBLM 2
		(primitive_site SLICE_X82Y57 SLICEM internal 50)
		(primitive_site SLICE_X83Y57 SLICEL internal 45)
	)
	(tile 66 142 INT_X56Y57 INT 1
		(primitive_site TIEOFF_X61Y57 TIEOFF internal 2)
	)
	(tile 66 143 CLBLM_X56Y57 CLBLM 2
		(primitive_site SLICE_X84Y57 SLICEM internal 50)
		(primitive_site SLICE_X85Y57 SLICEL internal 45)
	)
	(tile 66 144 INT_X57Y57 INT 1
		(primitive_site TIEOFF_X62Y57 TIEOFF internal 2)
	)
	(tile 66 145 CLBLM_X57Y57 CLBLM 2
		(primitive_site SLICE_X86Y57 SLICEM internal 50)
		(primitive_site SLICE_X87Y57 SLICEL internal 45)
	)
	(tile 66 146 INT_X58Y57 INT 1
		(primitive_site TIEOFF_X63Y57 TIEOFF internal 2)
	)
	(tile 66 147 INT_INTERFACE_X58Y57 INT_INTERFACE 0
	)
	(tile 66 148 NULL_X148Y60 NULL 0
	)
	(tile 66 149 VBRK_X58Y57 VBRK 0
	)
	(tile 66 150 INT_X59Y57 INT 1
		(primitive_site TIEOFF_X65Y57 TIEOFF internal 2)
	)
	(tile 66 151 CLBLM_X59Y57 CLBLM 2
		(primitive_site SLICE_X88Y57 SLICEM internal 50)
		(primitive_site SLICE_X89Y57 SLICEL internal 45)
	)
	(tile 66 152 INT_X60Y57 INT 1
		(primitive_site TIEOFF_X66Y57 TIEOFF internal 2)
	)
	(tile 66 153 CLBLM_X60Y57 CLBLM 2
		(primitive_site SLICE_X90Y57 SLICEM internal 50)
		(primitive_site SLICE_X91Y57 SLICEL internal 45)
	)
	(tile 66 154 INT_X61Y57 INT 1
		(primitive_site TIEOFF_X67Y57 TIEOFF internal 2)
	)
	(tile 66 155 INT_INTERFACE_X61Y57 INT_INTERFACE 0
	)
	(tile 66 156 NULL_X156Y60 NULL 0
	)
	(tile 66 157 INT_X62Y57 INT 1
		(primitive_site TIEOFF_X68Y57 TIEOFF internal 2)
	)
	(tile 66 158 CLBLM_X62Y57 CLBLM 2
		(primitive_site SLICE_X92Y57 SLICEM internal 50)
		(primitive_site SLICE_X93Y57 SLICEL internal 45)
	)
	(tile 66 159 INT_X63Y57 INT 1
		(primitive_site TIEOFF_X69Y57 TIEOFF internal 2)
	)
	(tile 66 160 CLBLL_X63Y57 CLBLL 2
		(primitive_site SLICE_X94Y57 SLICEL internal 45)
		(primitive_site SLICE_X95Y57 SLICEL internal 45)
	)
	(tile 66 161 VBRK_X63Y57 VBRK 0
	)
	(tile 66 162 INT_X64Y57 INT 1
		(primitive_site TIEOFF_X70Y57 TIEOFF internal 2)
	)
	(tile 66 163 CLBLM_X64Y57 CLBLM 2
		(primitive_site SLICE_X96Y57 SLICEM internal 50)
		(primitive_site SLICE_X97Y57 SLICEL internal 45)
	)
	(tile 66 164 INT_X65Y57 INT 1
		(primitive_site TIEOFF_X71Y57 TIEOFF internal 2)
	)
	(tile 66 165 CLBLL_X65Y57 CLBLL 2
		(primitive_site SLICE_X98Y57 SLICEL internal 45)
		(primitive_site SLICE_X99Y57 SLICEL internal 45)
	)
	(tile 66 166 INT_X66Y57 INT 1
		(primitive_site TIEOFF_X72Y57 TIEOFF internal 2)
	)
	(tile 66 167 PCIE_INT_INTERFACE_L_X66Y57 PCIE_INT_INTERFACE_L 0
	)
	(tile 66 168 INT_X67Y57 INT 1
		(primitive_site TIEOFF_X73Y57 TIEOFF internal 2)
	)
	(tile 66 169 PCIE_INT_INTERFACE_R_X67Y57 PCIE_INT_INTERFACE_R 0
	)
	(tile 66 170 NULL_X170Y60 NULL 0
	)
	(tile 66 171 NULL_X171Y60 NULL 0
	)
	(tile 66 172 NULL_X172Y60 NULL 0
	)
	(tile 66 173 NULL_X173Y60 NULL 0
	)
	(tile 66 174 NULL_X174Y60 NULL 0
	)
	(tile 66 175 INT_X70Y57 INT 1
		(primitive_site TIEOFF_X76Y57 TIEOFF internal 2)
	)
	(tile 66 176 GTX_INT_INTERFACE_X70Y57 GTX_INT_INTERFACE 0
	)
	(tile 66 177 R_TERM_INT_X70Y57 R_TERM_INT 0
	)
	(tile 66 178 NULL_X178Y60 NULL 0
	)
	(tile 67 0 LIOB_X0Y56 LIOB 2
		(primitive_site E22 IOBS bonded 13)
		(primitive_site E21 IOBM bonded 13)
	)
	(tile 67 1 LIOI_X0Y56 LIOI 6
		(primitive_site IODELAY_X0Y56 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y56 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y57 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y57 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y57 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y56 OLOGICE1 internal 32)
	)
	(tile 67 2 L_TERM_INT_X0Y56 L_TERM_INT 0
	)
	(tile 67 3 INT_X0Y56 INT 1
		(primitive_site TIEOFF_X0Y56 TIEOFF internal 2)
	)
	(tile 67 4 IOI_L_INT_INTERFACE_X0Y56 IOI_L_INT_INTERFACE 0
	)
	(tile 67 5 VBRK_X0Y56 VBRK 0
	)
	(tile 67 6 INT_X1Y56 INT 1
		(primitive_site TIEOFF_X1Y56 TIEOFF internal 2)
	)
	(tile 67 7 CLBLM_X1Y56 CLBLM 2
		(primitive_site SLICE_X0Y56 SLICEM internal 50)
		(primitive_site SLICE_X1Y56 SLICEL internal 45)
	)
	(tile 67 8 INT_X2Y56 INT 1
		(primitive_site TIEOFF_X2Y56 TIEOFF internal 2)
	)
	(tile 67 9 CLBLL_X2Y56 CLBLL 2
		(primitive_site SLICE_X2Y56 SLICEL internal 45)
		(primitive_site SLICE_X3Y56 SLICEL internal 45)
	)
	(tile 67 10 INT_X3Y56 INT 1
		(primitive_site TIEOFF_X3Y56 TIEOFF internal 2)
	)
	(tile 67 11 CLBLM_X3Y56 CLBLM 2
		(primitive_site SLICE_X4Y56 SLICEM internal 50)
		(primitive_site SLICE_X5Y56 SLICEL internal 45)
	)
	(tile 67 12 INT_X4Y56 INT 1
		(primitive_site TIEOFF_X4Y56 TIEOFF internal 2)
	)
	(tile 67 13 CLBLL_X4Y56 CLBLL 2
		(primitive_site SLICE_X6Y56 SLICEL internal 45)
		(primitive_site SLICE_X7Y56 SLICEL internal 45)
	)
	(tile 67 14 INT_X5Y56 INT 1
		(primitive_site TIEOFF_X5Y56 TIEOFF internal 2)
	)
	(tile 67 15 INT_INTERFACE_X5Y56 INT_INTERFACE 0
	)
	(tile 67 16 NULL_X16Y59 NULL 0
	)
	(tile 67 17 INT_X6Y56 INT 1
		(primitive_site TIEOFF_X6Y56 TIEOFF internal 2)
	)
	(tile 67 18 CLBLM_X6Y56 CLBLM 2
		(primitive_site SLICE_X8Y56 SLICEM internal 50)
		(primitive_site SLICE_X9Y56 SLICEL internal 45)
	)
	(tile 67 19 INT_X7Y56 INT 1
		(primitive_site TIEOFF_X7Y56 TIEOFF internal 2)
	)
	(tile 67 20 CLBLM_X7Y56 CLBLM 2
		(primitive_site SLICE_X10Y56 SLICEM internal 50)
		(primitive_site SLICE_X11Y56 SLICEL internal 45)
	)
	(tile 67 21 VBRK_X7Y56 VBRK 0
	)
	(tile 67 22 INT_X8Y56 INT 1
		(primitive_site TIEOFF_X8Y56 TIEOFF internal 2)
	)
	(tile 67 23 INT_INTERFACE_X8Y56 INT_INTERFACE 0
	)
	(tile 67 24 NULL_X24Y59 NULL 0
	)
	(tile 67 25 INT_X9Y56 INT 1
		(primitive_site TIEOFF_X10Y56 TIEOFF internal 2)
	)
	(tile 67 26 CLBLM_X9Y56 CLBLM 2
		(primitive_site SLICE_X12Y56 SLICEM internal 50)
		(primitive_site SLICE_X13Y56 SLICEL internal 45)
	)
	(tile 67 27 INT_X10Y56 INT 1
		(primitive_site TIEOFF_X11Y56 TIEOFF internal 2)
	)
	(tile 67 28 CLBLM_X10Y56 CLBLM 2
		(primitive_site SLICE_X14Y56 SLICEM internal 50)
		(primitive_site SLICE_X15Y56 SLICEL internal 45)
	)
	(tile 67 29 INT_X11Y56 INT 1
		(primitive_site TIEOFF_X12Y56 TIEOFF internal 2)
	)
	(tile 67 30 CLBLM_X11Y56 CLBLM 2
		(primitive_site SLICE_X16Y56 SLICEM internal 50)
		(primitive_site SLICE_X17Y56 SLICEL internal 45)
	)
	(tile 67 31 INT_X12Y56 INT 1
		(primitive_site TIEOFF_X13Y56 TIEOFF internal 2)
	)
	(tile 67 32 CLBLM_X12Y56 CLBLM 2
		(primitive_site SLICE_X18Y56 SLICEM internal 50)
		(primitive_site SLICE_X19Y56 SLICEL internal 45)
	)
	(tile 67 33 VBRK_X12Y56 VBRK 0
	)
	(tile 67 34 INT_X13Y56 INT 1
		(primitive_site TIEOFF_X14Y56 TIEOFF internal 2)
	)
	(tile 67 35 INT_INTERFACE_X13Y56 INT_INTERFACE 0
	)
	(tile 67 36 NULL_X36Y59 NULL 0
	)
	(tile 67 37 INT_X14Y56 INT 1
		(primitive_site TIEOFF_X16Y56 TIEOFF internal 2)
	)
	(tile 67 38 CLBLM_X14Y56 CLBLM 2
		(primitive_site SLICE_X20Y56 SLICEM internal 50)
		(primitive_site SLICE_X21Y56 SLICEL internal 45)
	)
	(tile 67 39 INT_X15Y56 INT 1
		(primitive_site TIEOFF_X17Y56 TIEOFF internal 2)
	)
	(tile 67 40 CLBLM_X15Y56 CLBLM 2
		(primitive_site SLICE_X22Y56 SLICEM internal 50)
		(primitive_site SLICE_X23Y56 SLICEL internal 45)
	)
	(tile 67 41 INT_X16Y56 INT 1
		(primitive_site TIEOFF_X18Y56 TIEOFF internal 2)
	)
	(tile 67 42 INT_INTERFACE_X16Y56 INT_INTERFACE 0
	)
	(tile 67 43 NULL_X43Y59 NULL 0
	)
	(tile 67 44 INT_X17Y56 INT 1
		(primitive_site TIEOFF_X19Y56 TIEOFF internal 2)
	)
	(tile 67 45 CLBLM_X17Y56 CLBLM 2
		(primitive_site SLICE_X24Y56 SLICEM internal 50)
		(primitive_site SLICE_X25Y56 SLICEL internal 45)
	)
	(tile 67 46 INT_X18Y56 INT 1
		(primitive_site TIEOFF_X20Y56 TIEOFF internal 2)
	)
	(tile 67 47 CLBLM_X18Y56 CLBLM 2
		(primitive_site SLICE_X26Y56 SLICEM internal 50)
		(primitive_site SLICE_X27Y56 SLICEL internal 45)
	)
	(tile 67 48 VBRK_X18Y56 VBRK 0
	)
	(tile 67 49 INT_X19Y56 INT 1
		(primitive_site TIEOFF_X21Y56 TIEOFF internal 2)
	)
	(tile 67 50 INT_INTERFACE_X19Y56 INT_INTERFACE 0
	)
	(tile 67 51 NULL_X51Y59 NULL 0
	)
	(tile 67 52 INT_X20Y56 INT 1
		(primitive_site TIEOFF_X23Y56 TIEOFF internal 2)
	)
	(tile 67 53 CLBLM_X20Y56 CLBLM 2
		(primitive_site SLICE_X28Y56 SLICEM internal 50)
		(primitive_site SLICE_X29Y56 SLICEL internal 45)
	)
	(tile 67 54 INT_X21Y56 INT 1
		(primitive_site TIEOFF_X24Y56 TIEOFF internal 2)
	)
	(tile 67 55 CLBLM_X21Y56 CLBLM 2
		(primitive_site SLICE_X30Y56 SLICEM internal 50)
		(primitive_site SLICE_X31Y56 SLICEL internal 45)
	)
	(tile 67 56 INT_X22Y56 INT 1
		(primitive_site TIEOFF_X25Y56 TIEOFF internal 2)
	)
	(tile 67 57 INT_INTERFACE_X22Y56 INT_INTERFACE 0
	)
	(tile 67 58 NULL_X58Y59 NULL 0
	)
	(tile 67 59 INT_X23Y56 INT 1
		(primitive_site TIEOFF_X26Y56 TIEOFF internal 2)
	)
	(tile 67 60 CLBLM_X23Y56 CLBLM 2
		(primitive_site SLICE_X32Y56 SLICEM internal 50)
		(primitive_site SLICE_X33Y56 SLICEL internal 45)
	)
	(tile 67 61 INT_X24Y56 INT 1
		(primitive_site TIEOFF_X27Y56 TIEOFF internal 2)
	)
	(tile 67 62 CLBLL_X24Y56 CLBLL 2
		(primitive_site SLICE_X34Y56 SLICEL internal 45)
		(primitive_site SLICE_X35Y56 SLICEL internal 45)
	)
	(tile 67 63 VBRK_X24Y56 VBRK 0
	)
	(tile 67 64 LIOB_FT_X25Y56 LIOB_FT 2
		(primitive_site C17 IOBS bonded 13)
		(primitive_site C16 IOBM bonded 13)
	)
	(tile 67 65 LIOI_X25Y56 LIOI 6
		(primitive_site IODELAY_X1Y56 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y56 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y57 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y57 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y57 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y56 OLOGICE1 internal 32)
	)
	(tile 67 66 INT_X25Y56 INT 1
		(primitive_site TIEOFF_X28Y56 TIEOFF internal 2)
	)
	(tile 67 67 IOI_L_INT_INTERFACE_X25Y56 IOI_L_INT_INTERFACE 0
	)
	(tile 67 68 VBRK_X25Y56 VBRK 0
	)
	(tile 67 69 INT_X26Y56 INT 1
		(primitive_site TIEOFF_X29Y56 TIEOFF internal 2)
	)
	(tile 67 70 CLBLM_X26Y56 CLBLM 2
		(primitive_site SLICE_X36Y56 SLICEM internal 50)
		(primitive_site SLICE_X37Y56 SLICEL internal 45)
	)
	(tile 67 71 INT_X27Y56 INT 1
		(primitive_site TIEOFF_X30Y56 TIEOFF internal 2)
	)
	(tile 67 72 CLBLL_X27Y56 CLBLL 2
		(primitive_site SLICE_X38Y56 SLICEL internal 45)
		(primitive_site SLICE_X39Y56 SLICEL internal 45)
	)
	(tile 67 73 INT_X28Y56 INT 1
		(primitive_site TIEOFF_X31Y56 TIEOFF internal 2)
	)
	(tile 67 74 CLBLM_X28Y56 CLBLM 2
		(primitive_site SLICE_X40Y56 SLICEM internal 50)
		(primitive_site SLICE_X41Y56 SLICEL internal 45)
	)
	(tile 67 75 INT_X29Y56 INT 1
		(primitive_site TIEOFF_X32Y56 TIEOFF internal 2)
	)
	(tile 67 76 CLBLL_X29Y56 CLBLL 2
		(primitive_site SLICE_X42Y56 SLICEL internal 45)
		(primitive_site SLICE_X43Y56 SLICEL internal 45)
	)
	(tile 67 77 VBRK_X29Y56 VBRK 0
	)
	(tile 67 78 CENTER_SPACE2_X78Y59 CENTER_SPACE2 0
	)
	(tile 67 79 CENTER_SPACE1_X79Y59 CENTER_SPACE1 0
	)
	(tile 67 80 CENTER_SPACE2_X80Y59 CENTER_SPACE2 0
	)
	(tile 67 81 CENTER_SPACE1_X81Y59 CENTER_SPACE1 0
	)
	(tile 67 82 CENTER_SPACE2_X82Y59 CENTER_SPACE2 0
	)
	(tile 67 83 CENTER_SPACE1_X83Y59 CENTER_SPACE1 0
	)
	(tile 67 84 CENTER_SPACE2_X84Y59 CENTER_SPACE2 0
	)
	(tile 67 85 CENTER_SPACE1_X85Y59 CENTER_SPACE1 0
	)
	(tile 67 86 CENTER_SPACE2_X86Y59 CENTER_SPACE2 0
	)
	(tile 67 87 CENTER_SPACE1_X87Y59 CENTER_SPACE1 0
	)
	(tile 67 88 CENTER_SPACE2_X88Y59 CENTER_SPACE2 0
	)
	(tile 67 89 NULL_X89Y59 NULL 0
	)
	(tile 67 90 VFRAME_X89Y59 VFRAME 0
	)
	(tile 67 91 INT_X36Y56 INT 1
		(primitive_site TIEOFF_X39Y56 TIEOFF internal 2)
	)
	(tile 67 92 INT_INTERFACE_X36Y56 INT_INTERFACE 0
	)
	(tile 67 93 NULL_X93Y59 NULL 0
	)
	(tile 67 94 INT_X37Y56 INT 1
		(primitive_site TIEOFF_X40Y56 TIEOFF internal 2)
	)
	(tile 67 95 CLBLM_X37Y56 CLBLM 2
		(primitive_site SLICE_X56Y56 SLICEM internal 50)
		(primitive_site SLICE_X57Y56 SLICEL internal 45)
	)
	(tile 67 96 INT_X38Y56 INT 1
		(primitive_site TIEOFF_X41Y56 TIEOFF internal 2)
	)
	(tile 67 97 CLBLL_X38Y56 CLBLL 2
		(primitive_site SLICE_X58Y56 SLICEL internal 45)
		(primitive_site SLICE_X59Y56 SLICEL internal 45)
	)
	(tile 67 98 INT_X39Y56 INT 1
		(primitive_site TIEOFF_X42Y56 TIEOFF internal 2)
	)
	(tile 67 99 CLBLM_X39Y56 CLBLM 2
		(primitive_site SLICE_X60Y56 SLICEM internal 50)
		(primitive_site SLICE_X61Y56 SLICEL internal 45)
	)
	(tile 67 100 INT_X40Y56 INT 1
		(primitive_site TIEOFF_X43Y56 TIEOFF internal 2)
	)
	(tile 67 101 CLBLL_X40Y56 CLBLL 2
		(primitive_site SLICE_X62Y56 SLICEL internal 45)
		(primitive_site SLICE_X63Y56 SLICEL internal 45)
	)
	(tile 67 102 VBRK_X40Y56 VBRK 0
	)
	(tile 67 103 INT_X41Y56 INT 1
		(primitive_site TIEOFF_X44Y56 TIEOFF internal 2)
	)
	(tile 67 104 INT_INTERFACE_X41Y56 INT_INTERFACE 0
	)
	(tile 67 105 RIOI_X41Y56 RIOI 6
		(primitive_site OLOGIC_X2Y56 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y56 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y56 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y57 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y57 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y57 ILOGICE1 internal 28)
	)
	(tile 67 106 RIOB_X41Y56 RIOB 2
		(primitive_site D7 IOBS bonded 13)
		(primitive_site D8 IOBM bonded 13)
	)
	(tile 67 107 VBRK_X41Y56 VBRK 0
	)
	(tile 67 108 INT_X42Y56 INT 1
		(primitive_site TIEOFF_X45Y56 TIEOFF internal 2)
	)
	(tile 67 109 CLBLM_X42Y56 CLBLM 2
		(primitive_site SLICE_X64Y56 SLICEM internal 50)
		(primitive_site SLICE_X65Y56 SLICEL internal 45)
	)
	(tile 67 110 INT_X43Y56 INT 1
		(primitive_site TIEOFF_X46Y56 TIEOFF internal 2)
	)
	(tile 67 111 CLBLL_X43Y56 CLBLL 2
		(primitive_site SLICE_X66Y56 SLICEL internal 45)
		(primitive_site SLICE_X67Y56 SLICEL internal 45)
	)
	(tile 67 112 INT_X44Y56 INT 1
		(primitive_site TIEOFF_X47Y56 TIEOFF internal 2)
	)
	(tile 67 113 INT_INTERFACE_X44Y56 INT_INTERFACE 0
	)
	(tile 67 114 NULL_X114Y59 NULL 0
	)
	(tile 67 115 INT_X45Y56 INT 1
		(primitive_site TIEOFF_X48Y56 TIEOFF internal 2)
	)
	(tile 67 116 CLBLM_X45Y56 CLBLM 2
		(primitive_site SLICE_X68Y56 SLICEM internal 50)
		(primitive_site SLICE_X69Y56 SLICEL internal 45)
	)
	(tile 67 117 INT_X46Y56 INT 1
		(primitive_site TIEOFF_X49Y56 TIEOFF internal 2)
	)
	(tile 67 118 CLBLM_X46Y56 CLBLM 2
		(primitive_site SLICE_X70Y56 SLICEM internal 50)
		(primitive_site SLICE_X71Y56 SLICEL internal 45)
	)
	(tile 67 119 INT_X47Y56 INT 1
		(primitive_site TIEOFF_X50Y56 TIEOFF internal 2)
	)
	(tile 67 120 INT_INTERFACE_X47Y56 INT_INTERFACE 0
	)
	(tile 67 121 NULL_X121Y59 NULL 0
	)
	(tile 67 122 VBRK_X47Y56 VBRK 0
	)
	(tile 67 123 INT_X48Y56 INT 1
		(primitive_site TIEOFF_X52Y56 TIEOFF internal 2)
	)
	(tile 67 124 CLBLM_X48Y56 CLBLM 2
		(primitive_site SLICE_X72Y56 SLICEM internal 50)
		(primitive_site SLICE_X73Y56 SLICEL internal 45)
	)
	(tile 67 125 INT_X49Y56 INT 1
		(primitive_site TIEOFF_X53Y56 TIEOFF internal 2)
	)
	(tile 67 126 CLBLM_X49Y56 CLBLM 2
		(primitive_site SLICE_X74Y56 SLICEM internal 50)
		(primitive_site SLICE_X75Y56 SLICEL internal 45)
	)
	(tile 67 127 INT_X50Y56 INT 1
		(primitive_site TIEOFF_X54Y56 TIEOFF internal 2)
	)
	(tile 67 128 INT_INTERFACE_X50Y56 INT_INTERFACE 0
	)
	(tile 67 129 NULL_X129Y59 NULL 0
	)
	(tile 67 130 INT_X51Y56 INT 1
		(primitive_site TIEOFF_X55Y56 TIEOFF internal 2)
	)
	(tile 67 131 CLBLM_X51Y56 CLBLM 2
		(primitive_site SLICE_X76Y56 SLICEM internal 50)
		(primitive_site SLICE_X77Y56 SLICEL internal 45)
	)
	(tile 67 132 INT_X52Y56 INT 1
		(primitive_site TIEOFF_X56Y56 TIEOFF internal 2)
	)
	(tile 67 133 CLBLM_X52Y56 CLBLM 2
		(primitive_site SLICE_X78Y56 SLICEM internal 50)
		(primitive_site SLICE_X79Y56 SLICEL internal 45)
	)
	(tile 67 134 INT_X53Y56 INT 1
		(primitive_site TIEOFF_X57Y56 TIEOFF internal 2)
	)
	(tile 67 135 INT_INTERFACE_X53Y56 INT_INTERFACE 0
	)
	(tile 67 136 NULL_X136Y59 NULL 0
	)
	(tile 67 137 VBRK_X53Y56 VBRK 0
	)
	(tile 67 138 INT_X54Y56 INT 1
		(primitive_site TIEOFF_X59Y56 TIEOFF internal 2)
	)
	(tile 67 139 CLBLM_X54Y56 CLBLM 2
		(primitive_site SLICE_X80Y56 SLICEM internal 50)
		(primitive_site SLICE_X81Y56 SLICEL internal 45)
	)
	(tile 67 140 INT_X55Y56 INT 1
		(primitive_site TIEOFF_X60Y56 TIEOFF internal 2)
	)
	(tile 67 141 CLBLM_X55Y56 CLBLM 2
		(primitive_site SLICE_X82Y56 SLICEM internal 50)
		(primitive_site SLICE_X83Y56 SLICEL internal 45)
	)
	(tile 67 142 INT_X56Y56 INT 1
		(primitive_site TIEOFF_X61Y56 TIEOFF internal 2)
	)
	(tile 67 143 CLBLM_X56Y56 CLBLM 2
		(primitive_site SLICE_X84Y56 SLICEM internal 50)
		(primitive_site SLICE_X85Y56 SLICEL internal 45)
	)
	(tile 67 144 INT_X57Y56 INT 1
		(primitive_site TIEOFF_X62Y56 TIEOFF internal 2)
	)
	(tile 67 145 CLBLM_X57Y56 CLBLM 2
		(primitive_site SLICE_X86Y56 SLICEM internal 50)
		(primitive_site SLICE_X87Y56 SLICEL internal 45)
	)
	(tile 67 146 INT_X58Y56 INT 1
		(primitive_site TIEOFF_X63Y56 TIEOFF internal 2)
	)
	(tile 67 147 INT_INTERFACE_X58Y56 INT_INTERFACE 0
	)
	(tile 67 148 NULL_X148Y59 NULL 0
	)
	(tile 67 149 VBRK_X58Y56 VBRK 0
	)
	(tile 67 150 INT_X59Y56 INT 1
		(primitive_site TIEOFF_X65Y56 TIEOFF internal 2)
	)
	(tile 67 151 CLBLM_X59Y56 CLBLM 2
		(primitive_site SLICE_X88Y56 SLICEM internal 50)
		(primitive_site SLICE_X89Y56 SLICEL internal 45)
	)
	(tile 67 152 INT_X60Y56 INT 1
		(primitive_site TIEOFF_X66Y56 TIEOFF internal 2)
	)
	(tile 67 153 CLBLM_X60Y56 CLBLM 2
		(primitive_site SLICE_X90Y56 SLICEM internal 50)
		(primitive_site SLICE_X91Y56 SLICEL internal 45)
	)
	(tile 67 154 INT_X61Y56 INT 1
		(primitive_site TIEOFF_X67Y56 TIEOFF internal 2)
	)
	(tile 67 155 INT_INTERFACE_X61Y56 INT_INTERFACE 0
	)
	(tile 67 156 NULL_X156Y59 NULL 0
	)
	(tile 67 157 INT_X62Y56 INT 1
		(primitive_site TIEOFF_X68Y56 TIEOFF internal 2)
	)
	(tile 67 158 CLBLM_X62Y56 CLBLM 2
		(primitive_site SLICE_X92Y56 SLICEM internal 50)
		(primitive_site SLICE_X93Y56 SLICEL internal 45)
	)
	(tile 67 159 INT_X63Y56 INT 1
		(primitive_site TIEOFF_X69Y56 TIEOFF internal 2)
	)
	(tile 67 160 CLBLL_X63Y56 CLBLL 2
		(primitive_site SLICE_X94Y56 SLICEL internal 45)
		(primitive_site SLICE_X95Y56 SLICEL internal 45)
	)
	(tile 67 161 VBRK_X63Y56 VBRK 0
	)
	(tile 67 162 INT_X64Y56 INT 1
		(primitive_site TIEOFF_X70Y56 TIEOFF internal 2)
	)
	(tile 67 163 CLBLM_X64Y56 CLBLM 2
		(primitive_site SLICE_X96Y56 SLICEM internal 50)
		(primitive_site SLICE_X97Y56 SLICEL internal 45)
	)
	(tile 67 164 INT_X65Y56 INT 1
		(primitive_site TIEOFF_X71Y56 TIEOFF internal 2)
	)
	(tile 67 165 CLBLL_X65Y56 CLBLL 2
		(primitive_site SLICE_X98Y56 SLICEL internal 45)
		(primitive_site SLICE_X99Y56 SLICEL internal 45)
	)
	(tile 67 166 INT_X66Y56 INT 1
		(primitive_site TIEOFF_X72Y56 TIEOFF internal 2)
	)
	(tile 67 167 PCIE_INT_INTERFACE_L_X66Y56 PCIE_INT_INTERFACE_L 0
	)
	(tile 67 168 INT_X67Y56 INT 1
		(primitive_site TIEOFF_X73Y56 TIEOFF internal 2)
	)
	(tile 67 169 PCIE_INT_INTERFACE_R_X67Y56 PCIE_INT_INTERFACE_R 0
	)
	(tile 67 170 NULL_X170Y59 NULL 0
	)
	(tile 67 171 NULL_X171Y59 NULL 0
	)
	(tile 67 172 NULL_X172Y59 NULL 0
	)
	(tile 67 173 NULL_X173Y59 NULL 0
	)
	(tile 67 174 NULL_X174Y59 NULL 0
	)
	(tile 67 175 INT_X70Y56 INT 1
		(primitive_site TIEOFF_X76Y56 TIEOFF internal 2)
	)
	(tile 67 176 GTX_INT_INTERFACE_X70Y56 GTX_INT_INTERFACE 0
	)
	(tile 67 177 R_TERM_INT_X70Y56 R_TERM_INT 0
	)
	(tile 67 178 NULL_X178Y59 NULL 0
	)
	(tile 68 0 NULL_X0Y58 NULL 0
	)
	(tile 68 1 NULL_X1Y58 NULL 0
	)
	(tile 68 2 L_TERM_INT_X0Y55 L_TERM_INT 0
	)
	(tile 68 3 INT_X0Y55 INT 1
		(primitive_site TIEOFF_X0Y55 TIEOFF internal 2)
	)
	(tile 68 4 IOI_L_INT_INTERFACE_X0Y55 IOI_L_INT_INTERFACE 0
	)
	(tile 68 5 VBRK_X0Y55 VBRK 0
	)
	(tile 68 6 INT_X1Y55 INT 1
		(primitive_site TIEOFF_X1Y55 TIEOFF internal 2)
	)
	(tile 68 7 CLBLM_X1Y55 CLBLM 2
		(primitive_site SLICE_X0Y55 SLICEM internal 50)
		(primitive_site SLICE_X1Y55 SLICEL internal 45)
	)
	(tile 68 8 INT_X2Y55 INT 1
		(primitive_site TIEOFF_X2Y55 TIEOFF internal 2)
	)
	(tile 68 9 CLBLL_X2Y55 CLBLL 2
		(primitive_site SLICE_X2Y55 SLICEL internal 45)
		(primitive_site SLICE_X3Y55 SLICEL internal 45)
	)
	(tile 68 10 INT_X3Y55 INT 1
		(primitive_site TIEOFF_X3Y55 TIEOFF internal 2)
	)
	(tile 68 11 CLBLM_X3Y55 CLBLM 2
		(primitive_site SLICE_X4Y55 SLICEM internal 50)
		(primitive_site SLICE_X5Y55 SLICEL internal 45)
	)
	(tile 68 12 INT_X4Y55 INT 1
		(primitive_site TIEOFF_X4Y55 TIEOFF internal 2)
	)
	(tile 68 13 CLBLL_X4Y55 CLBLL 2
		(primitive_site SLICE_X6Y55 SLICEL internal 45)
		(primitive_site SLICE_X7Y55 SLICEL internal 45)
	)
	(tile 68 14 INT_X5Y55 INT 1
		(primitive_site TIEOFF_X5Y55 TIEOFF internal 2)
	)
	(tile 68 15 INT_INTERFACE_X5Y55 INT_INTERFACE 0
	)
	(tile 68 16 BRAM_X5Y55 BRAM 3
		(primitive_site RAMB18_X0Y22 FIFO18E1 internal 158)
		(primitive_site RAMB18_X0Y23 RAMB18E1 internal 158)
		(primitive_site RAMB36_X0Y11 RAMBFIFO36E1 internal 356)
	)
	(tile 68 17 INT_X6Y55 INT 1
		(primitive_site TIEOFF_X6Y55 TIEOFF internal 2)
	)
	(tile 68 18 CLBLM_X6Y55 CLBLM 2
		(primitive_site SLICE_X8Y55 SLICEM internal 50)
		(primitive_site SLICE_X9Y55 SLICEL internal 45)
	)
	(tile 68 19 INT_X7Y55 INT 1
		(primitive_site TIEOFF_X7Y55 TIEOFF internal 2)
	)
	(tile 68 20 CLBLM_X7Y55 CLBLM 2
		(primitive_site SLICE_X10Y55 SLICEM internal 50)
		(primitive_site SLICE_X11Y55 SLICEL internal 45)
	)
	(tile 68 21 VBRK_X7Y55 VBRK 0
	)
	(tile 68 22 INT_X8Y55 INT 1
		(primitive_site TIEOFF_X8Y55 TIEOFF internal 2)
	)
	(tile 68 23 INT_INTERFACE_X8Y55 INT_INTERFACE 0
	)
	(tile 68 24 DSP_X8Y55 DSP 3
		(primitive_site DSP48_X0Y22 DSP48E1 internal 417)
		(primitive_site DSP48_X0Y23 DSP48E1 internal 417)
		(primitive_site TIEOFF_X9Y55 TIEOFF internal 2)
	)
	(tile 68 25 INT_X9Y55 INT 1
		(primitive_site TIEOFF_X10Y55 TIEOFF internal 2)
	)
	(tile 68 26 CLBLM_X9Y55 CLBLM 2
		(primitive_site SLICE_X12Y55 SLICEM internal 50)
		(primitive_site SLICE_X13Y55 SLICEL internal 45)
	)
	(tile 68 27 INT_X10Y55 INT 1
		(primitive_site TIEOFF_X11Y55 TIEOFF internal 2)
	)
	(tile 68 28 CLBLM_X10Y55 CLBLM 2
		(primitive_site SLICE_X14Y55 SLICEM internal 50)
		(primitive_site SLICE_X15Y55 SLICEL internal 45)
	)
	(tile 68 29 INT_X11Y55 INT 1
		(primitive_site TIEOFF_X12Y55 TIEOFF internal 2)
	)
	(tile 68 30 CLBLM_X11Y55 CLBLM 2
		(primitive_site SLICE_X16Y55 SLICEM internal 50)
		(primitive_site SLICE_X17Y55 SLICEL internal 45)
	)
	(tile 68 31 INT_X12Y55 INT 1
		(primitive_site TIEOFF_X13Y55 TIEOFF internal 2)
	)
	(tile 68 32 CLBLM_X12Y55 CLBLM 2
		(primitive_site SLICE_X18Y55 SLICEM internal 50)
		(primitive_site SLICE_X19Y55 SLICEL internal 45)
	)
	(tile 68 33 VBRK_X12Y55 VBRK 0
	)
	(tile 68 34 INT_X13Y55 INT 1
		(primitive_site TIEOFF_X14Y55 TIEOFF internal 2)
	)
	(tile 68 35 INT_INTERFACE_X13Y55 INT_INTERFACE 0
	)
	(tile 68 36 DSP_X13Y55 DSP 3
		(primitive_site DSP48_X1Y22 DSP48E1 internal 417)
		(primitive_site DSP48_X1Y23 DSP48E1 internal 417)
		(primitive_site TIEOFF_X15Y55 TIEOFF internal 2)
	)
	(tile 68 37 INT_X14Y55 INT 1
		(primitive_site TIEOFF_X16Y55 TIEOFF internal 2)
	)
	(tile 68 38 CLBLM_X14Y55 CLBLM 2
		(primitive_site SLICE_X20Y55 SLICEM internal 50)
		(primitive_site SLICE_X21Y55 SLICEL internal 45)
	)
	(tile 68 39 INT_X15Y55 INT 1
		(primitive_site TIEOFF_X17Y55 TIEOFF internal 2)
	)
	(tile 68 40 CLBLM_X15Y55 CLBLM 2
		(primitive_site SLICE_X22Y55 SLICEM internal 50)
		(primitive_site SLICE_X23Y55 SLICEL internal 45)
	)
	(tile 68 41 INT_X16Y55 INT 1
		(primitive_site TIEOFF_X18Y55 TIEOFF internal 2)
	)
	(tile 68 42 INT_INTERFACE_X16Y55 INT_INTERFACE 0
	)
	(tile 68 43 BRAM_X16Y55 BRAM 3
		(primitive_site RAMB18_X1Y22 FIFO18E1 internal 158)
		(primitive_site RAMB18_X1Y23 RAMB18E1 internal 158)
		(primitive_site RAMB36_X1Y11 RAMBFIFO36E1 internal 356)
	)
	(tile 68 44 INT_X17Y55 INT 1
		(primitive_site TIEOFF_X19Y55 TIEOFF internal 2)
	)
	(tile 68 45 CLBLM_X17Y55 CLBLM 2
		(primitive_site SLICE_X24Y55 SLICEM internal 50)
		(primitive_site SLICE_X25Y55 SLICEL internal 45)
	)
	(tile 68 46 INT_X18Y55 INT 1
		(primitive_site TIEOFF_X20Y55 TIEOFF internal 2)
	)
	(tile 68 47 CLBLM_X18Y55 CLBLM 2
		(primitive_site SLICE_X26Y55 SLICEM internal 50)
		(primitive_site SLICE_X27Y55 SLICEL internal 45)
	)
	(tile 68 48 VBRK_X18Y55 VBRK 0
	)
	(tile 68 49 INT_X19Y55 INT 1
		(primitive_site TIEOFF_X21Y55 TIEOFF internal 2)
	)
	(tile 68 50 INT_INTERFACE_X19Y55 INT_INTERFACE 0
	)
	(tile 68 51 DSP_X19Y55 DSP 3
		(primitive_site DSP48_X2Y22 DSP48E1 internal 417)
		(primitive_site DSP48_X2Y23 DSP48E1 internal 417)
		(primitive_site TIEOFF_X22Y55 TIEOFF internal 2)
	)
	(tile 68 52 INT_X20Y55 INT 1
		(primitive_site TIEOFF_X23Y55 TIEOFF internal 2)
	)
	(tile 68 53 CLBLM_X20Y55 CLBLM 2
		(primitive_site SLICE_X28Y55 SLICEM internal 50)
		(primitive_site SLICE_X29Y55 SLICEL internal 45)
	)
	(tile 68 54 INT_X21Y55 INT 1
		(primitive_site TIEOFF_X24Y55 TIEOFF internal 2)
	)
	(tile 68 55 CLBLM_X21Y55 CLBLM 2
		(primitive_site SLICE_X30Y55 SLICEM internal 50)
		(primitive_site SLICE_X31Y55 SLICEL internal 45)
	)
	(tile 68 56 INT_X22Y55 INT 1
		(primitive_site TIEOFF_X25Y55 TIEOFF internal 2)
	)
	(tile 68 57 INT_INTERFACE_X22Y55 INT_INTERFACE 0
	)
	(tile 68 58 BRAM_X22Y55 BRAM 3
		(primitive_site RAMB18_X2Y22 FIFO18E1 internal 158)
		(primitive_site RAMB18_X2Y23 RAMB18E1 internal 158)
		(primitive_site RAMB36_X2Y11 RAMBFIFO36E1 internal 356)
	)
	(tile 68 59 INT_X23Y55 INT 1
		(primitive_site TIEOFF_X26Y55 TIEOFF internal 2)
	)
	(tile 68 60 CLBLM_X23Y55 CLBLM 2
		(primitive_site SLICE_X32Y55 SLICEM internal 50)
		(primitive_site SLICE_X33Y55 SLICEL internal 45)
	)
	(tile 68 61 INT_X24Y55 INT 1
		(primitive_site TIEOFF_X27Y55 TIEOFF internal 2)
	)
	(tile 68 62 CLBLL_X24Y55 CLBLL 2
		(primitive_site SLICE_X34Y55 SLICEL internal 45)
		(primitive_site SLICE_X35Y55 SLICEL internal 45)
	)
	(tile 68 63 VBRK_X24Y55 VBRK 0
	)
	(tile 68 64 NULL_X64Y58 NULL 0
	)
	(tile 68 65 NULL_X65Y58 NULL 0
	)
	(tile 68 66 INT_X25Y55 INT 1
		(primitive_site TIEOFF_X28Y55 TIEOFF internal 2)
	)
	(tile 68 67 IOI_L_INT_INTERFACE_X25Y55 IOI_L_INT_INTERFACE 0
	)
	(tile 68 68 VBRK_X25Y55 VBRK 0
	)
	(tile 68 69 INT_X26Y55 INT 1
		(primitive_site TIEOFF_X29Y55 TIEOFF internal 2)
	)
	(tile 68 70 CLBLM_X26Y55 CLBLM 2
		(primitive_site SLICE_X36Y55 SLICEM internal 50)
		(primitive_site SLICE_X37Y55 SLICEL internal 45)
	)
	(tile 68 71 INT_X27Y55 INT 1
		(primitive_site TIEOFF_X30Y55 TIEOFF internal 2)
	)
	(tile 68 72 CLBLL_X27Y55 CLBLL 2
		(primitive_site SLICE_X38Y55 SLICEL internal 45)
		(primitive_site SLICE_X39Y55 SLICEL internal 45)
	)
	(tile 68 73 INT_X28Y55 INT 1
		(primitive_site TIEOFF_X31Y55 TIEOFF internal 2)
	)
	(tile 68 74 CLBLM_X28Y55 CLBLM 2
		(primitive_site SLICE_X40Y55 SLICEM internal 50)
		(primitive_site SLICE_X41Y55 SLICEL internal 45)
	)
	(tile 68 75 INT_X29Y55 INT 1
		(primitive_site TIEOFF_X32Y55 TIEOFF internal 2)
	)
	(tile 68 76 CLBLL_X29Y55 CLBLL 2
		(primitive_site SLICE_X42Y55 SLICEL internal 45)
		(primitive_site SLICE_X43Y55 SLICEL internal 45)
	)
	(tile 68 77 VBRK_X29Y55 VBRK 0
	)
	(tile 68 78 CENTER_SPACE2_X78Y58 CENTER_SPACE2 0
	)
	(tile 68 79 CENTER_SPACE1_X79Y58 CENTER_SPACE1 0
	)
	(tile 68 80 CENTER_SPACE2_X80Y58 CENTER_SPACE2 0
	)
	(tile 68 81 CENTER_SPACE1_X81Y58 CENTER_SPACE1 0
	)
	(tile 68 82 CENTER_SPACE2_X82Y58 CENTER_SPACE2 0
	)
	(tile 68 83 CENTER_SPACE1_X83Y58 CENTER_SPACE1 0
	)
	(tile 68 84 CENTER_SPACE2_X84Y58 CENTER_SPACE2 0
	)
	(tile 68 85 CENTER_SPACE1_X85Y58 CENTER_SPACE1 0
	)
	(tile 68 86 CENTER_SPACE2_X86Y58 CENTER_SPACE2 0
	)
	(tile 68 87 CENTER_SPACE1_X87Y58 CENTER_SPACE1 0
	)
	(tile 68 88 CENTER_SPACE2_X88Y58 CENTER_SPACE2 0
	)
	(tile 68 89 NULL_X89Y58 NULL 0
	)
	(tile 68 90 VFRAME_X89Y58 VFRAME 0
	)
	(tile 68 91 INT_X36Y55 INT 1
		(primitive_site TIEOFF_X39Y55 TIEOFF internal 2)
	)
	(tile 68 92 INT_INTERFACE_X36Y55 INT_INTERFACE 0
	)
	(tile 68 93 NULL_X93Y58 NULL 0
	)
	(tile 68 94 INT_X37Y55 INT 1
		(primitive_site TIEOFF_X40Y55 TIEOFF internal 2)
	)
	(tile 68 95 CLBLM_X37Y55 CLBLM 2
		(primitive_site SLICE_X56Y55 SLICEM internal 50)
		(primitive_site SLICE_X57Y55 SLICEL internal 45)
	)
	(tile 68 96 INT_X38Y55 INT 1
		(primitive_site TIEOFF_X41Y55 TIEOFF internal 2)
	)
	(tile 68 97 CLBLL_X38Y55 CLBLL 2
		(primitive_site SLICE_X58Y55 SLICEL internal 45)
		(primitive_site SLICE_X59Y55 SLICEL internal 45)
	)
	(tile 68 98 INT_X39Y55 INT 1
		(primitive_site TIEOFF_X42Y55 TIEOFF internal 2)
	)
	(tile 68 99 CLBLM_X39Y55 CLBLM 2
		(primitive_site SLICE_X60Y55 SLICEM internal 50)
		(primitive_site SLICE_X61Y55 SLICEL internal 45)
	)
	(tile 68 100 INT_X40Y55 INT 1
		(primitive_site TIEOFF_X43Y55 TIEOFF internal 2)
	)
	(tile 68 101 CLBLL_X40Y55 CLBLL 2
		(primitive_site SLICE_X62Y55 SLICEL internal 45)
		(primitive_site SLICE_X63Y55 SLICEL internal 45)
	)
	(tile 68 102 VBRK_X40Y55 VBRK 0
	)
	(tile 68 103 INT_X41Y55 INT 1
		(primitive_site TIEOFF_X44Y55 TIEOFF internal 2)
	)
	(tile 68 104 INT_INTERFACE_X41Y55 INT_INTERFACE 0
	)
	(tile 68 105 NULL_X105Y58 NULL 0
	)
	(tile 68 106 NULL_X106Y58 NULL 0
	)
	(tile 68 107 VBRK_X106Y58 VBRK 0
	)
	(tile 68 108 INT_X42Y55 INT 1
		(primitive_site TIEOFF_X45Y55 TIEOFF internal 2)
	)
	(tile 68 109 CLBLM_X42Y55 CLBLM 2
		(primitive_site SLICE_X64Y55 SLICEM internal 50)
		(primitive_site SLICE_X65Y55 SLICEL internal 45)
	)
	(tile 68 110 INT_X43Y55 INT 1
		(primitive_site TIEOFF_X46Y55 TIEOFF internal 2)
	)
	(tile 68 111 CLBLL_X43Y55 CLBLL 2
		(primitive_site SLICE_X66Y55 SLICEL internal 45)
		(primitive_site SLICE_X67Y55 SLICEL internal 45)
	)
	(tile 68 112 INT_X44Y55 INT 1
		(primitive_site TIEOFF_X47Y55 TIEOFF internal 2)
	)
	(tile 68 113 INT_INTERFACE_X44Y55 INT_INTERFACE 0
	)
	(tile 68 114 BRAM_X44Y55 BRAM 3
		(primitive_site RAMB18_X3Y22 FIFO18E1 internal 158)
		(primitive_site RAMB18_X3Y23 RAMB18E1 internal 158)
		(primitive_site RAMB36_X3Y11 RAMBFIFO36E1 internal 356)
	)
	(tile 68 115 INT_X45Y55 INT 1
		(primitive_site TIEOFF_X48Y55 TIEOFF internal 2)
	)
	(tile 68 116 CLBLM_X45Y55 CLBLM 2
		(primitive_site SLICE_X68Y55 SLICEM internal 50)
		(primitive_site SLICE_X69Y55 SLICEL internal 45)
	)
	(tile 68 117 INT_X46Y55 INT 1
		(primitive_site TIEOFF_X49Y55 TIEOFF internal 2)
	)
	(tile 68 118 CLBLM_X46Y55 CLBLM 2
		(primitive_site SLICE_X70Y55 SLICEM internal 50)
		(primitive_site SLICE_X71Y55 SLICEL internal 45)
	)
	(tile 68 119 INT_X47Y55 INT 1
		(primitive_site TIEOFF_X50Y55 TIEOFF internal 2)
	)
	(tile 68 120 INT_INTERFACE_X47Y55 INT_INTERFACE 0
	)
	(tile 68 121 DSP_X47Y55 DSP 3
		(primitive_site DSP48_X3Y22 DSP48E1 internal 417)
		(primitive_site DSP48_X3Y23 DSP48E1 internal 417)
		(primitive_site TIEOFF_X51Y55 TIEOFF internal 2)
	)
	(tile 68 122 VBRK_X47Y55 VBRK 0
	)
	(tile 68 123 INT_X48Y55 INT 1
		(primitive_site TIEOFF_X52Y55 TIEOFF internal 2)
	)
	(tile 68 124 CLBLM_X48Y55 CLBLM 2
		(primitive_site SLICE_X72Y55 SLICEM internal 50)
		(primitive_site SLICE_X73Y55 SLICEL internal 45)
	)
	(tile 68 125 INT_X49Y55 INT 1
		(primitive_site TIEOFF_X53Y55 TIEOFF internal 2)
	)
	(tile 68 126 CLBLM_X49Y55 CLBLM 2
		(primitive_site SLICE_X74Y55 SLICEM internal 50)
		(primitive_site SLICE_X75Y55 SLICEL internal 45)
	)
	(tile 68 127 INT_X50Y55 INT 1
		(primitive_site TIEOFF_X54Y55 TIEOFF internal 2)
	)
	(tile 68 128 INT_INTERFACE_X50Y55 INT_INTERFACE 0
	)
	(tile 68 129 BRAM_X50Y55 BRAM 3
		(primitive_site RAMB18_X4Y22 FIFO18E1 internal 158)
		(primitive_site RAMB18_X4Y23 RAMB18E1 internal 158)
		(primitive_site RAMB36_X4Y11 RAMBFIFO36E1 internal 356)
	)
	(tile 68 130 INT_X51Y55 INT 1
		(primitive_site TIEOFF_X55Y55 TIEOFF internal 2)
	)
	(tile 68 131 CLBLM_X51Y55 CLBLM 2
		(primitive_site SLICE_X76Y55 SLICEM internal 50)
		(primitive_site SLICE_X77Y55 SLICEL internal 45)
	)
	(tile 68 132 INT_X52Y55 INT 1
		(primitive_site TIEOFF_X56Y55 TIEOFF internal 2)
	)
	(tile 68 133 CLBLM_X52Y55 CLBLM 2
		(primitive_site SLICE_X78Y55 SLICEM internal 50)
		(primitive_site SLICE_X79Y55 SLICEL internal 45)
	)
	(tile 68 134 INT_X53Y55 INT 1
		(primitive_site TIEOFF_X57Y55 TIEOFF internal 2)
	)
	(tile 68 135 INT_INTERFACE_X53Y55 INT_INTERFACE 0
	)
	(tile 68 136 DSP_X53Y55 DSP 3
		(primitive_site DSP48_X4Y22 DSP48E1 internal 417)
		(primitive_site DSP48_X4Y23 DSP48E1 internal 417)
		(primitive_site TIEOFF_X58Y55 TIEOFF internal 2)
	)
	(tile 68 137 VBRK_X53Y55 VBRK 0
	)
	(tile 68 138 INT_X54Y55 INT 1
		(primitive_site TIEOFF_X59Y55 TIEOFF internal 2)
	)
	(tile 68 139 CLBLM_X54Y55 CLBLM 2
		(primitive_site SLICE_X80Y55 SLICEM internal 50)
		(primitive_site SLICE_X81Y55 SLICEL internal 45)
	)
	(tile 68 140 INT_X55Y55 INT 1
		(primitive_site TIEOFF_X60Y55 TIEOFF internal 2)
	)
	(tile 68 141 CLBLM_X55Y55 CLBLM 2
		(primitive_site SLICE_X82Y55 SLICEM internal 50)
		(primitive_site SLICE_X83Y55 SLICEL internal 45)
	)
	(tile 68 142 INT_X56Y55 INT 1
		(primitive_site TIEOFF_X61Y55 TIEOFF internal 2)
	)
	(tile 68 143 CLBLM_X56Y55 CLBLM 2
		(primitive_site SLICE_X84Y55 SLICEM internal 50)
		(primitive_site SLICE_X85Y55 SLICEL internal 45)
	)
	(tile 68 144 INT_X57Y55 INT 1
		(primitive_site TIEOFF_X62Y55 TIEOFF internal 2)
	)
	(tile 68 145 CLBLM_X57Y55 CLBLM 2
		(primitive_site SLICE_X86Y55 SLICEM internal 50)
		(primitive_site SLICE_X87Y55 SLICEL internal 45)
	)
	(tile 68 146 INT_X58Y55 INT 1
		(primitive_site TIEOFF_X63Y55 TIEOFF internal 2)
	)
	(tile 68 147 INT_INTERFACE_X58Y55 INT_INTERFACE 0
	)
	(tile 68 148 DSP_X58Y55 DSP 3
		(primitive_site DSP48_X5Y22 DSP48E1 internal 417)
		(primitive_site DSP48_X5Y23 DSP48E1 internal 417)
		(primitive_site TIEOFF_X64Y55 TIEOFF internal 2)
	)
	(tile 68 149 VBRK_X58Y55 VBRK 0
	)
	(tile 68 150 INT_X59Y55 INT 1
		(primitive_site TIEOFF_X65Y55 TIEOFF internal 2)
	)
	(tile 68 151 CLBLM_X59Y55 CLBLM 2
		(primitive_site SLICE_X88Y55 SLICEM internal 50)
		(primitive_site SLICE_X89Y55 SLICEL internal 45)
	)
	(tile 68 152 INT_X60Y55 INT 1
		(primitive_site TIEOFF_X66Y55 TIEOFF internal 2)
	)
	(tile 68 153 CLBLM_X60Y55 CLBLM 2
		(primitive_site SLICE_X90Y55 SLICEM internal 50)
		(primitive_site SLICE_X91Y55 SLICEL internal 45)
	)
	(tile 68 154 INT_X61Y55 INT 1
		(primitive_site TIEOFF_X67Y55 TIEOFF internal 2)
	)
	(tile 68 155 INT_INTERFACE_X61Y55 INT_INTERFACE 0
	)
	(tile 68 156 BRAM_X61Y55 BRAM 3
		(primitive_site RAMB18_X5Y22 FIFO18E1 internal 158)
		(primitive_site RAMB18_X5Y23 RAMB18E1 internal 158)
		(primitive_site RAMB36_X5Y11 RAMBFIFO36E1 internal 356)
	)
	(tile 68 157 INT_X62Y55 INT 1
		(primitive_site TIEOFF_X68Y55 TIEOFF internal 2)
	)
	(tile 68 158 CLBLM_X62Y55 CLBLM 2
		(primitive_site SLICE_X92Y55 SLICEM internal 50)
		(primitive_site SLICE_X93Y55 SLICEL internal 45)
	)
	(tile 68 159 INT_X63Y55 INT 1
		(primitive_site TIEOFF_X69Y55 TIEOFF internal 2)
	)
	(tile 68 160 CLBLL_X63Y55 CLBLL 2
		(primitive_site SLICE_X94Y55 SLICEL internal 45)
		(primitive_site SLICE_X95Y55 SLICEL internal 45)
	)
	(tile 68 161 VBRK_X63Y55 VBRK 0
	)
	(tile 68 162 INT_X64Y55 INT 1
		(primitive_site TIEOFF_X70Y55 TIEOFF internal 2)
	)
	(tile 68 163 CLBLM_X64Y55 CLBLM 2
		(primitive_site SLICE_X96Y55 SLICEM internal 50)
		(primitive_site SLICE_X97Y55 SLICEL internal 45)
	)
	(tile 68 164 INT_X65Y55 INT 1
		(primitive_site TIEOFF_X71Y55 TIEOFF internal 2)
	)
	(tile 68 165 CLBLL_X65Y55 CLBLL 2
		(primitive_site SLICE_X98Y55 SLICEL internal 45)
		(primitive_site SLICE_X99Y55 SLICEL internal 45)
	)
	(tile 68 166 INT_X66Y55 INT 1
		(primitive_site TIEOFF_X72Y55 TIEOFF internal 2)
	)
	(tile 68 167 PCIE_INT_INTERFACE_L_X66Y55 PCIE_INT_INTERFACE_L 0
	)
	(tile 68 168 INT_X67Y55 INT 1
		(primitive_site TIEOFF_X73Y55 TIEOFF internal 2)
	)
	(tile 68 169 PCIE_INT_INTERFACE_R_X67Y55 PCIE_INT_INTERFACE_R 0
	)
	(tile 68 170 NULL_X170Y58 NULL 0
	)
	(tile 68 171 NULL_X171Y58 NULL 0
	)
	(tile 68 172 NULL_X172Y58 NULL 0
	)
	(tile 68 173 NULL_X173Y58 NULL 0
	)
	(tile 68 174 NULL_X174Y58 NULL 0
	)
	(tile 68 175 INT_X70Y55 INT 1
		(primitive_site TIEOFF_X76Y55 TIEOFF internal 2)
	)
	(tile 68 176 GTX_INT_INTERFACE_X70Y55 GTX_INT_INTERFACE 0
	)
	(tile 68 177 R_TERM_INT_X70Y55 R_TERM_INT 0
	)
	(tile 68 178 NULL_X178Y58 NULL 0
	)
	(tile 69 0 LIOB_X0Y54 LIOB 2
		(primitive_site F22 IOBS bonded 13)
		(primitive_site F21 IOBM bonded 13)
	)
	(tile 69 1 LIOI_X0Y54 LIOI 6
		(primitive_site IODELAY_X0Y54 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y54 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y55 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y55 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y55 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y54 OLOGICE1 internal 32)
	)
	(tile 69 2 L_TERM_INT_X0Y54 L_TERM_INT 0
	)
	(tile 69 3 INT_X0Y54 INT 1
		(primitive_site TIEOFF_X0Y54 TIEOFF internal 2)
	)
	(tile 69 4 IOI_L_INT_INTERFACE_X0Y54 IOI_L_INT_INTERFACE 0
	)
	(tile 69 5 VBRK_X0Y54 VBRK 0
	)
	(tile 69 6 INT_X1Y54 INT 1
		(primitive_site TIEOFF_X1Y54 TIEOFF internal 2)
	)
	(tile 69 7 CLBLM_X1Y54 CLBLM 2
		(primitive_site SLICE_X0Y54 SLICEM internal 50)
		(primitive_site SLICE_X1Y54 SLICEL internal 45)
	)
	(tile 69 8 INT_X2Y54 INT 1
		(primitive_site TIEOFF_X2Y54 TIEOFF internal 2)
	)
	(tile 69 9 CLBLL_X2Y54 CLBLL 2
		(primitive_site SLICE_X2Y54 SLICEL internal 45)
		(primitive_site SLICE_X3Y54 SLICEL internal 45)
	)
	(tile 69 10 INT_X3Y54 INT 1
		(primitive_site TIEOFF_X3Y54 TIEOFF internal 2)
	)
	(tile 69 11 CLBLM_X3Y54 CLBLM 2
		(primitive_site SLICE_X4Y54 SLICEM internal 50)
		(primitive_site SLICE_X5Y54 SLICEL internal 45)
	)
	(tile 69 12 INT_X4Y54 INT 1
		(primitive_site TIEOFF_X4Y54 TIEOFF internal 2)
	)
	(tile 69 13 CLBLL_X4Y54 CLBLL 2
		(primitive_site SLICE_X6Y54 SLICEL internal 45)
		(primitive_site SLICE_X7Y54 SLICEL internal 45)
	)
	(tile 69 14 INT_X5Y54 INT 1
		(primitive_site TIEOFF_X5Y54 TIEOFF internal 2)
	)
	(tile 69 15 INT_INTERFACE_X5Y54 INT_INTERFACE 0
	)
	(tile 69 16 NULL_X16Y57 NULL 0
	)
	(tile 69 17 INT_X6Y54 INT 1
		(primitive_site TIEOFF_X6Y54 TIEOFF internal 2)
	)
	(tile 69 18 CLBLM_X6Y54 CLBLM 2
		(primitive_site SLICE_X8Y54 SLICEM internal 50)
		(primitive_site SLICE_X9Y54 SLICEL internal 45)
	)
	(tile 69 19 INT_X7Y54 INT 1
		(primitive_site TIEOFF_X7Y54 TIEOFF internal 2)
	)
	(tile 69 20 CLBLM_X7Y54 CLBLM 2
		(primitive_site SLICE_X10Y54 SLICEM internal 50)
		(primitive_site SLICE_X11Y54 SLICEL internal 45)
	)
	(tile 69 21 VBRK_X7Y54 VBRK 0
	)
	(tile 69 22 INT_X8Y54 INT 1
		(primitive_site TIEOFF_X8Y54 TIEOFF internal 2)
	)
	(tile 69 23 INT_INTERFACE_X8Y54 INT_INTERFACE 0
	)
	(tile 69 24 NULL_X24Y57 NULL 0
	)
	(tile 69 25 INT_X9Y54 INT 1
		(primitive_site TIEOFF_X10Y54 TIEOFF internal 2)
	)
	(tile 69 26 CLBLM_X9Y54 CLBLM 2
		(primitive_site SLICE_X12Y54 SLICEM internal 50)
		(primitive_site SLICE_X13Y54 SLICEL internal 45)
	)
	(tile 69 27 INT_X10Y54 INT 1
		(primitive_site TIEOFF_X11Y54 TIEOFF internal 2)
	)
	(tile 69 28 CLBLM_X10Y54 CLBLM 2
		(primitive_site SLICE_X14Y54 SLICEM internal 50)
		(primitive_site SLICE_X15Y54 SLICEL internal 45)
	)
	(tile 69 29 INT_X11Y54 INT 1
		(primitive_site TIEOFF_X12Y54 TIEOFF internal 2)
	)
	(tile 69 30 CLBLM_X11Y54 CLBLM 2
		(primitive_site SLICE_X16Y54 SLICEM internal 50)
		(primitive_site SLICE_X17Y54 SLICEL internal 45)
	)
	(tile 69 31 INT_X12Y54 INT 1
		(primitive_site TIEOFF_X13Y54 TIEOFF internal 2)
	)
	(tile 69 32 CLBLM_X12Y54 CLBLM 2
		(primitive_site SLICE_X18Y54 SLICEM internal 50)
		(primitive_site SLICE_X19Y54 SLICEL internal 45)
	)
	(tile 69 33 VBRK_X12Y54 VBRK 0
	)
	(tile 69 34 INT_X13Y54 INT 1
		(primitive_site TIEOFF_X14Y54 TIEOFF internal 2)
	)
	(tile 69 35 INT_INTERFACE_X13Y54 INT_INTERFACE 0
	)
	(tile 69 36 NULL_X36Y57 NULL 0
	)
	(tile 69 37 INT_X14Y54 INT 1
		(primitive_site TIEOFF_X16Y54 TIEOFF internal 2)
	)
	(tile 69 38 CLBLM_X14Y54 CLBLM 2
		(primitive_site SLICE_X20Y54 SLICEM internal 50)
		(primitive_site SLICE_X21Y54 SLICEL internal 45)
	)
	(tile 69 39 INT_X15Y54 INT 1
		(primitive_site TIEOFF_X17Y54 TIEOFF internal 2)
	)
	(tile 69 40 CLBLM_X15Y54 CLBLM 2
		(primitive_site SLICE_X22Y54 SLICEM internal 50)
		(primitive_site SLICE_X23Y54 SLICEL internal 45)
	)
	(tile 69 41 INT_X16Y54 INT 1
		(primitive_site TIEOFF_X18Y54 TIEOFF internal 2)
	)
	(tile 69 42 INT_INTERFACE_X16Y54 INT_INTERFACE 0
	)
	(tile 69 43 NULL_X43Y57 NULL 0
	)
	(tile 69 44 INT_X17Y54 INT 1
		(primitive_site TIEOFF_X19Y54 TIEOFF internal 2)
	)
	(tile 69 45 CLBLM_X17Y54 CLBLM 2
		(primitive_site SLICE_X24Y54 SLICEM internal 50)
		(primitive_site SLICE_X25Y54 SLICEL internal 45)
	)
	(tile 69 46 INT_X18Y54 INT 1
		(primitive_site TIEOFF_X20Y54 TIEOFF internal 2)
	)
	(tile 69 47 CLBLM_X18Y54 CLBLM 2
		(primitive_site SLICE_X26Y54 SLICEM internal 50)
		(primitive_site SLICE_X27Y54 SLICEL internal 45)
	)
	(tile 69 48 VBRK_X18Y54 VBRK 0
	)
	(tile 69 49 INT_X19Y54 INT 1
		(primitive_site TIEOFF_X21Y54 TIEOFF internal 2)
	)
	(tile 69 50 INT_INTERFACE_X19Y54 INT_INTERFACE 0
	)
	(tile 69 51 NULL_X51Y57 NULL 0
	)
	(tile 69 52 INT_X20Y54 INT 1
		(primitive_site TIEOFF_X23Y54 TIEOFF internal 2)
	)
	(tile 69 53 CLBLM_X20Y54 CLBLM 2
		(primitive_site SLICE_X28Y54 SLICEM internal 50)
		(primitive_site SLICE_X29Y54 SLICEL internal 45)
	)
	(tile 69 54 INT_X21Y54 INT 1
		(primitive_site TIEOFF_X24Y54 TIEOFF internal 2)
	)
	(tile 69 55 CLBLM_X21Y54 CLBLM 2
		(primitive_site SLICE_X30Y54 SLICEM internal 50)
		(primitive_site SLICE_X31Y54 SLICEL internal 45)
	)
	(tile 69 56 INT_X22Y54 INT 1
		(primitive_site TIEOFF_X25Y54 TIEOFF internal 2)
	)
	(tile 69 57 INT_INTERFACE_X22Y54 INT_INTERFACE 0
	)
	(tile 69 58 NULL_X58Y57 NULL 0
	)
	(tile 69 59 INT_X23Y54 INT 1
		(primitive_site TIEOFF_X26Y54 TIEOFF internal 2)
	)
	(tile 69 60 CLBLM_X23Y54 CLBLM 2
		(primitive_site SLICE_X32Y54 SLICEM internal 50)
		(primitive_site SLICE_X33Y54 SLICEL internal 45)
	)
	(tile 69 61 INT_X24Y54 INT 1
		(primitive_site TIEOFF_X27Y54 TIEOFF internal 2)
	)
	(tile 69 62 CLBLL_X24Y54 CLBLL 2
		(primitive_site SLICE_X34Y54 SLICEL internal 45)
		(primitive_site SLICE_X35Y54 SLICEL internal 45)
	)
	(tile 69 63 VBRK_X24Y54 VBRK 0
	)
	(tile 69 64 LIOB_FT_X25Y54 LIOB_FT 2
		(primitive_site B13 IOBS bonded 13)
		(primitive_site A13 IOBM bonded 13)
	)
	(tile 69 65 LIOI_X25Y54 LIOI 6
		(primitive_site IODELAY_X1Y54 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y54 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y55 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y55 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y55 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y54 OLOGICE1 internal 32)
	)
	(tile 69 66 INT_X25Y54 INT 1
		(primitive_site TIEOFF_X28Y54 TIEOFF internal 2)
	)
	(tile 69 67 IOI_L_INT_INTERFACE_X25Y54 IOI_L_INT_INTERFACE 0
	)
	(tile 69 68 VBRK_X25Y54 VBRK 0
	)
	(tile 69 69 INT_X26Y54 INT 1
		(primitive_site TIEOFF_X29Y54 TIEOFF internal 2)
	)
	(tile 69 70 CLBLM_X26Y54 CLBLM 2
		(primitive_site SLICE_X36Y54 SLICEM internal 50)
		(primitive_site SLICE_X37Y54 SLICEL internal 45)
	)
	(tile 69 71 INT_X27Y54 INT 1
		(primitive_site TIEOFF_X30Y54 TIEOFF internal 2)
	)
	(tile 69 72 CLBLL_X27Y54 CLBLL 2
		(primitive_site SLICE_X38Y54 SLICEL internal 45)
		(primitive_site SLICE_X39Y54 SLICEL internal 45)
	)
	(tile 69 73 INT_X28Y54 INT 1
		(primitive_site TIEOFF_X31Y54 TIEOFF internal 2)
	)
	(tile 69 74 CLBLM_X28Y54 CLBLM 2
		(primitive_site SLICE_X40Y54 SLICEM internal 50)
		(primitive_site SLICE_X41Y54 SLICEL internal 45)
	)
	(tile 69 75 INT_X29Y54 INT 1
		(primitive_site TIEOFF_X32Y54 TIEOFF internal 2)
	)
	(tile 69 76 CLBLL_X29Y54 CLBLL 2
		(primitive_site SLICE_X42Y54 SLICEL internal 45)
		(primitive_site SLICE_X43Y54 SLICEL internal 45)
	)
	(tile 69 77 VBRK_X29Y54 VBRK 0
	)
	(tile 69 78 CENTER_SPACE2_X78Y57 CENTER_SPACE2 0
	)
	(tile 69 79 CENTER_SPACE1_X79Y57 CENTER_SPACE1 0
	)
	(tile 69 80 CENTER_SPACE2_X80Y57 CENTER_SPACE2 0
	)
	(tile 69 81 CENTER_SPACE1_X81Y57 CENTER_SPACE1 0
	)
	(tile 69 82 CENTER_SPACE2_X82Y57 CENTER_SPACE2 0
	)
	(tile 69 83 CENTER_SPACE1_X83Y57 CENTER_SPACE1 0
	)
	(tile 69 84 CENTER_SPACE2_X84Y57 CENTER_SPACE2 0
	)
	(tile 69 85 CENTER_SPACE1_X85Y57 CENTER_SPACE1 0
	)
	(tile 69 86 CENTER_SPACE2_X86Y57 CENTER_SPACE2 0
	)
	(tile 69 87 CENTER_SPACE1_X87Y57 CENTER_SPACE1 0
	)
	(tile 69 88 CENTER_SPACE2_X88Y57 CENTER_SPACE2 0
	)
	(tile 69 89 NULL_X89Y57 NULL 0
	)
	(tile 69 90 VFRAME_X89Y57 VFRAME 0
	)
	(tile 69 91 INT_X36Y54 INT 1
		(primitive_site TIEOFF_X39Y54 TIEOFF internal 2)
	)
	(tile 69 92 INT_INTERFACE_X36Y54 INT_INTERFACE 0
	)
	(tile 69 93 NULL_X93Y57 NULL 0
	)
	(tile 69 94 INT_X37Y54 INT 1
		(primitive_site TIEOFF_X40Y54 TIEOFF internal 2)
	)
	(tile 69 95 CLBLM_X37Y54 CLBLM 2
		(primitive_site SLICE_X56Y54 SLICEM internal 50)
		(primitive_site SLICE_X57Y54 SLICEL internal 45)
	)
	(tile 69 96 INT_X38Y54 INT 1
		(primitive_site TIEOFF_X41Y54 TIEOFF internal 2)
	)
	(tile 69 97 CLBLL_X38Y54 CLBLL 2
		(primitive_site SLICE_X58Y54 SLICEL internal 45)
		(primitive_site SLICE_X59Y54 SLICEL internal 45)
	)
	(tile 69 98 INT_X39Y54 INT 1
		(primitive_site TIEOFF_X42Y54 TIEOFF internal 2)
	)
	(tile 69 99 CLBLM_X39Y54 CLBLM 2
		(primitive_site SLICE_X60Y54 SLICEM internal 50)
		(primitive_site SLICE_X61Y54 SLICEL internal 45)
	)
	(tile 69 100 INT_X40Y54 INT 1
		(primitive_site TIEOFF_X43Y54 TIEOFF internal 2)
	)
	(tile 69 101 CLBLL_X40Y54 CLBLL 2
		(primitive_site SLICE_X62Y54 SLICEL internal 45)
		(primitive_site SLICE_X63Y54 SLICEL internal 45)
	)
	(tile 69 102 VBRK_X40Y54 VBRK 0
	)
	(tile 69 103 INT_X41Y54 INT 1
		(primitive_site TIEOFF_X44Y54 TIEOFF internal 2)
	)
	(tile 69 104 INT_INTERFACE_X41Y54 INT_INTERFACE 0
	)
	(tile 69 105 RIOI_X41Y54 RIOI 6
		(primitive_site OLOGIC_X2Y54 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y54 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y54 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y55 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y55 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y55 ILOGICE1 internal 28)
	)
	(tile 69 106 RIOB_X41Y54 RIOB 2
		(primitive_site G9 IOBS bonded 13)
		(primitive_site F9 IOBM bonded 13)
	)
	(tile 69 107 VBRK_X41Y54 VBRK 0
	)
	(tile 69 108 INT_X42Y54 INT 1
		(primitive_site TIEOFF_X45Y54 TIEOFF internal 2)
	)
	(tile 69 109 CLBLM_X42Y54 CLBLM 2
		(primitive_site SLICE_X64Y54 SLICEM internal 50)
		(primitive_site SLICE_X65Y54 SLICEL internal 45)
	)
	(tile 69 110 INT_X43Y54 INT 1
		(primitive_site TIEOFF_X46Y54 TIEOFF internal 2)
	)
	(tile 69 111 CLBLL_X43Y54 CLBLL 2
		(primitive_site SLICE_X66Y54 SLICEL internal 45)
		(primitive_site SLICE_X67Y54 SLICEL internal 45)
	)
	(tile 69 112 INT_X44Y54 INT 1
		(primitive_site TIEOFF_X47Y54 TIEOFF internal 2)
	)
	(tile 69 113 INT_INTERFACE_X44Y54 INT_INTERFACE 0
	)
	(tile 69 114 NULL_X114Y57 NULL 0
	)
	(tile 69 115 INT_X45Y54 INT 1
		(primitive_site TIEOFF_X48Y54 TIEOFF internal 2)
	)
	(tile 69 116 CLBLM_X45Y54 CLBLM 2
		(primitive_site SLICE_X68Y54 SLICEM internal 50)
		(primitive_site SLICE_X69Y54 SLICEL internal 45)
	)
	(tile 69 117 INT_X46Y54 INT 1
		(primitive_site TIEOFF_X49Y54 TIEOFF internal 2)
	)
	(tile 69 118 CLBLM_X46Y54 CLBLM 2
		(primitive_site SLICE_X70Y54 SLICEM internal 50)
		(primitive_site SLICE_X71Y54 SLICEL internal 45)
	)
	(tile 69 119 INT_X47Y54 INT 1
		(primitive_site TIEOFF_X50Y54 TIEOFF internal 2)
	)
	(tile 69 120 INT_INTERFACE_X47Y54 INT_INTERFACE 0
	)
	(tile 69 121 NULL_X121Y57 NULL 0
	)
	(tile 69 122 VBRK_X47Y54 VBRK 0
	)
	(tile 69 123 INT_X48Y54 INT 1
		(primitive_site TIEOFF_X52Y54 TIEOFF internal 2)
	)
	(tile 69 124 CLBLM_X48Y54 CLBLM 2
		(primitive_site SLICE_X72Y54 SLICEM internal 50)
		(primitive_site SLICE_X73Y54 SLICEL internal 45)
	)
	(tile 69 125 INT_X49Y54 INT 1
		(primitive_site TIEOFF_X53Y54 TIEOFF internal 2)
	)
	(tile 69 126 CLBLM_X49Y54 CLBLM 2
		(primitive_site SLICE_X74Y54 SLICEM internal 50)
		(primitive_site SLICE_X75Y54 SLICEL internal 45)
	)
	(tile 69 127 INT_X50Y54 INT 1
		(primitive_site TIEOFF_X54Y54 TIEOFF internal 2)
	)
	(tile 69 128 INT_INTERFACE_X50Y54 INT_INTERFACE 0
	)
	(tile 69 129 NULL_X129Y57 NULL 0
	)
	(tile 69 130 INT_X51Y54 INT 1
		(primitive_site TIEOFF_X55Y54 TIEOFF internal 2)
	)
	(tile 69 131 CLBLM_X51Y54 CLBLM 2
		(primitive_site SLICE_X76Y54 SLICEM internal 50)
		(primitive_site SLICE_X77Y54 SLICEL internal 45)
	)
	(tile 69 132 INT_X52Y54 INT 1
		(primitive_site TIEOFF_X56Y54 TIEOFF internal 2)
	)
	(tile 69 133 CLBLM_X52Y54 CLBLM 2
		(primitive_site SLICE_X78Y54 SLICEM internal 50)
		(primitive_site SLICE_X79Y54 SLICEL internal 45)
	)
	(tile 69 134 INT_X53Y54 INT 1
		(primitive_site TIEOFF_X57Y54 TIEOFF internal 2)
	)
	(tile 69 135 INT_INTERFACE_X53Y54 INT_INTERFACE 0
	)
	(tile 69 136 NULL_X136Y57 NULL 0
	)
	(tile 69 137 VBRK_X53Y54 VBRK 0
	)
	(tile 69 138 INT_X54Y54 INT 1
		(primitive_site TIEOFF_X59Y54 TIEOFF internal 2)
	)
	(tile 69 139 CLBLM_X54Y54 CLBLM 2
		(primitive_site SLICE_X80Y54 SLICEM internal 50)
		(primitive_site SLICE_X81Y54 SLICEL internal 45)
	)
	(tile 69 140 INT_X55Y54 INT 1
		(primitive_site TIEOFF_X60Y54 TIEOFF internal 2)
	)
	(tile 69 141 CLBLM_X55Y54 CLBLM 2
		(primitive_site SLICE_X82Y54 SLICEM internal 50)
		(primitive_site SLICE_X83Y54 SLICEL internal 45)
	)
	(tile 69 142 INT_X56Y54 INT 1
		(primitive_site TIEOFF_X61Y54 TIEOFF internal 2)
	)
	(tile 69 143 CLBLM_X56Y54 CLBLM 2
		(primitive_site SLICE_X84Y54 SLICEM internal 50)
		(primitive_site SLICE_X85Y54 SLICEL internal 45)
	)
	(tile 69 144 INT_X57Y54 INT 1
		(primitive_site TIEOFF_X62Y54 TIEOFF internal 2)
	)
	(tile 69 145 CLBLM_X57Y54 CLBLM 2
		(primitive_site SLICE_X86Y54 SLICEM internal 50)
		(primitive_site SLICE_X87Y54 SLICEL internal 45)
	)
	(tile 69 146 INT_X58Y54 INT 1
		(primitive_site TIEOFF_X63Y54 TIEOFF internal 2)
	)
	(tile 69 147 INT_INTERFACE_X58Y54 INT_INTERFACE 0
	)
	(tile 69 148 NULL_X148Y57 NULL 0
	)
	(tile 69 149 VBRK_X58Y54 VBRK 0
	)
	(tile 69 150 INT_X59Y54 INT 1
		(primitive_site TIEOFF_X65Y54 TIEOFF internal 2)
	)
	(tile 69 151 CLBLM_X59Y54 CLBLM 2
		(primitive_site SLICE_X88Y54 SLICEM internal 50)
		(primitive_site SLICE_X89Y54 SLICEL internal 45)
	)
	(tile 69 152 INT_X60Y54 INT 1
		(primitive_site TIEOFF_X66Y54 TIEOFF internal 2)
	)
	(tile 69 153 CLBLM_X60Y54 CLBLM 2
		(primitive_site SLICE_X90Y54 SLICEM internal 50)
		(primitive_site SLICE_X91Y54 SLICEL internal 45)
	)
	(tile 69 154 INT_X61Y54 INT 1
		(primitive_site TIEOFF_X67Y54 TIEOFF internal 2)
	)
	(tile 69 155 INT_INTERFACE_X61Y54 INT_INTERFACE 0
	)
	(tile 69 156 NULL_X156Y57 NULL 0
	)
	(tile 69 157 INT_X62Y54 INT 1
		(primitive_site TIEOFF_X68Y54 TIEOFF internal 2)
	)
	(tile 69 158 CLBLM_X62Y54 CLBLM 2
		(primitive_site SLICE_X92Y54 SLICEM internal 50)
		(primitive_site SLICE_X93Y54 SLICEL internal 45)
	)
	(tile 69 159 INT_X63Y54 INT 1
		(primitive_site TIEOFF_X69Y54 TIEOFF internal 2)
	)
	(tile 69 160 CLBLL_X63Y54 CLBLL 2
		(primitive_site SLICE_X94Y54 SLICEL internal 45)
		(primitive_site SLICE_X95Y54 SLICEL internal 45)
	)
	(tile 69 161 VBRK_X63Y54 VBRK 0
	)
	(tile 69 162 INT_X64Y54 INT 1
		(primitive_site TIEOFF_X70Y54 TIEOFF internal 2)
	)
	(tile 69 163 CLBLM_X64Y54 CLBLM 2
		(primitive_site SLICE_X96Y54 SLICEM internal 50)
		(primitive_site SLICE_X97Y54 SLICEL internal 45)
	)
	(tile 69 164 INT_X65Y54 INT 1
		(primitive_site TIEOFF_X71Y54 TIEOFF internal 2)
	)
	(tile 69 165 CLBLL_X65Y54 CLBLL 2
		(primitive_site SLICE_X98Y54 SLICEL internal 45)
		(primitive_site SLICE_X99Y54 SLICEL internal 45)
	)
	(tile 69 166 INT_X66Y54 INT 1
		(primitive_site TIEOFF_X72Y54 TIEOFF internal 2)
	)
	(tile 69 167 PCIE_INT_INTERFACE_L_X66Y54 PCIE_INT_INTERFACE_L 0
	)
	(tile 69 168 INT_X67Y54 INT 1
		(primitive_site TIEOFF_X73Y54 TIEOFF internal 2)
	)
	(tile 69 169 PCIE_INT_INTERFACE_R_X67Y54 PCIE_INT_INTERFACE_R 0
	)
	(tile 69 170 NULL_X170Y57 NULL 0
	)
	(tile 69 171 NULL_X171Y57 NULL 0
	)
	(tile 69 172 NULL_X172Y57 NULL 0
	)
	(tile 69 173 NULL_X173Y57 NULL 0
	)
	(tile 69 174 NULL_X174Y57 NULL 0
	)
	(tile 69 175 INT_X70Y54 INT 1
		(primitive_site TIEOFF_X76Y54 TIEOFF internal 2)
	)
	(tile 69 176 GTX_INT_INTERFACE_X70Y54 GTX_INT_INTERFACE 0
	)
	(tile 69 177 R_TERM_INT_X70Y54 R_TERM_INT 0
	)
	(tile 69 178 NULL_X178Y57 NULL 0
	)
	(tile 70 0 NULL_X0Y56 NULL 0
	)
	(tile 70 1 NULL_X1Y56 NULL 0
	)
	(tile 70 2 L_TERM_INT_X0Y53 L_TERM_INT 0
	)
	(tile 70 3 INT_X0Y53 INT 1
		(primitive_site TIEOFF_X0Y53 TIEOFF internal 2)
	)
	(tile 70 4 IOI_L_INT_INTERFACE_X0Y53 IOI_L_INT_INTERFACE 0
	)
	(tile 70 5 VBRK_X0Y53 VBRK 0
	)
	(tile 70 6 INT_X1Y53 INT 1
		(primitive_site TIEOFF_X1Y53 TIEOFF internal 2)
	)
	(tile 70 7 CLBLM_X1Y53 CLBLM 2
		(primitive_site SLICE_X0Y53 SLICEM internal 50)
		(primitive_site SLICE_X1Y53 SLICEL internal 45)
	)
	(tile 70 8 INT_X2Y53 INT 1
		(primitive_site TIEOFF_X2Y53 TIEOFF internal 2)
	)
	(tile 70 9 CLBLL_X2Y53 CLBLL 2
		(primitive_site SLICE_X2Y53 SLICEL internal 45)
		(primitive_site SLICE_X3Y53 SLICEL internal 45)
	)
	(tile 70 10 INT_X3Y53 INT 1
		(primitive_site TIEOFF_X3Y53 TIEOFF internal 2)
	)
	(tile 70 11 CLBLM_X3Y53 CLBLM 2
		(primitive_site SLICE_X4Y53 SLICEM internal 50)
		(primitive_site SLICE_X5Y53 SLICEL internal 45)
	)
	(tile 70 12 INT_X4Y53 INT 1
		(primitive_site TIEOFF_X4Y53 TIEOFF internal 2)
	)
	(tile 70 13 CLBLL_X4Y53 CLBLL 2
		(primitive_site SLICE_X6Y53 SLICEL internal 45)
		(primitive_site SLICE_X7Y53 SLICEL internal 45)
	)
	(tile 70 14 INT_X5Y53 INT 1
		(primitive_site TIEOFF_X5Y53 TIEOFF internal 2)
	)
	(tile 70 15 INT_INTERFACE_X5Y53 INT_INTERFACE 0
	)
	(tile 70 16 NULL_X16Y56 NULL 0
	)
	(tile 70 17 INT_X6Y53 INT 1
		(primitive_site TIEOFF_X6Y53 TIEOFF internal 2)
	)
	(tile 70 18 CLBLM_X6Y53 CLBLM 2
		(primitive_site SLICE_X8Y53 SLICEM internal 50)
		(primitive_site SLICE_X9Y53 SLICEL internal 45)
	)
	(tile 70 19 INT_X7Y53 INT 1
		(primitive_site TIEOFF_X7Y53 TIEOFF internal 2)
	)
	(tile 70 20 CLBLM_X7Y53 CLBLM 2
		(primitive_site SLICE_X10Y53 SLICEM internal 50)
		(primitive_site SLICE_X11Y53 SLICEL internal 45)
	)
	(tile 70 21 VBRK_X7Y53 VBRK 0
	)
	(tile 70 22 INT_X8Y53 INT 1
		(primitive_site TIEOFF_X8Y53 TIEOFF internal 2)
	)
	(tile 70 23 INT_INTERFACE_X8Y53 INT_INTERFACE 0
	)
	(tile 70 24 NULL_X24Y56 NULL 0
	)
	(tile 70 25 INT_X9Y53 INT 1
		(primitive_site TIEOFF_X10Y53 TIEOFF internal 2)
	)
	(tile 70 26 CLBLM_X9Y53 CLBLM 2
		(primitive_site SLICE_X12Y53 SLICEM internal 50)
		(primitive_site SLICE_X13Y53 SLICEL internal 45)
	)
	(tile 70 27 INT_X10Y53 INT 1
		(primitive_site TIEOFF_X11Y53 TIEOFF internal 2)
	)
	(tile 70 28 CLBLM_X10Y53 CLBLM 2
		(primitive_site SLICE_X14Y53 SLICEM internal 50)
		(primitive_site SLICE_X15Y53 SLICEL internal 45)
	)
	(tile 70 29 INT_X11Y53 INT 1
		(primitive_site TIEOFF_X12Y53 TIEOFF internal 2)
	)
	(tile 70 30 CLBLM_X11Y53 CLBLM 2
		(primitive_site SLICE_X16Y53 SLICEM internal 50)
		(primitive_site SLICE_X17Y53 SLICEL internal 45)
	)
	(tile 70 31 INT_X12Y53 INT 1
		(primitive_site TIEOFF_X13Y53 TIEOFF internal 2)
	)
	(tile 70 32 CLBLM_X12Y53 CLBLM 2
		(primitive_site SLICE_X18Y53 SLICEM internal 50)
		(primitive_site SLICE_X19Y53 SLICEL internal 45)
	)
	(tile 70 33 VBRK_X12Y53 VBRK 0
	)
	(tile 70 34 INT_X13Y53 INT 1
		(primitive_site TIEOFF_X14Y53 TIEOFF internal 2)
	)
	(tile 70 35 INT_INTERFACE_X13Y53 INT_INTERFACE 0
	)
	(tile 70 36 NULL_X36Y56 NULL 0
	)
	(tile 70 37 INT_X14Y53 INT 1
		(primitive_site TIEOFF_X16Y53 TIEOFF internal 2)
	)
	(tile 70 38 CLBLM_X14Y53 CLBLM 2
		(primitive_site SLICE_X20Y53 SLICEM internal 50)
		(primitive_site SLICE_X21Y53 SLICEL internal 45)
	)
	(tile 70 39 INT_X15Y53 INT 1
		(primitive_site TIEOFF_X17Y53 TIEOFF internal 2)
	)
	(tile 70 40 CLBLM_X15Y53 CLBLM 2
		(primitive_site SLICE_X22Y53 SLICEM internal 50)
		(primitive_site SLICE_X23Y53 SLICEL internal 45)
	)
	(tile 70 41 INT_X16Y53 INT 1
		(primitive_site TIEOFF_X18Y53 TIEOFF internal 2)
	)
	(tile 70 42 INT_INTERFACE_X16Y53 INT_INTERFACE 0
	)
	(tile 70 43 NULL_X43Y56 NULL 0
	)
	(tile 70 44 INT_X17Y53 INT 1
		(primitive_site TIEOFF_X19Y53 TIEOFF internal 2)
	)
	(tile 70 45 CLBLM_X17Y53 CLBLM 2
		(primitive_site SLICE_X24Y53 SLICEM internal 50)
		(primitive_site SLICE_X25Y53 SLICEL internal 45)
	)
	(tile 70 46 INT_X18Y53 INT 1
		(primitive_site TIEOFF_X20Y53 TIEOFF internal 2)
	)
	(tile 70 47 CLBLM_X18Y53 CLBLM 2
		(primitive_site SLICE_X26Y53 SLICEM internal 50)
		(primitive_site SLICE_X27Y53 SLICEL internal 45)
	)
	(tile 70 48 VBRK_X18Y53 VBRK 0
	)
	(tile 70 49 INT_X19Y53 INT 1
		(primitive_site TIEOFF_X21Y53 TIEOFF internal 2)
	)
	(tile 70 50 INT_INTERFACE_X19Y53 INT_INTERFACE 0
	)
	(tile 70 51 NULL_X51Y56 NULL 0
	)
	(tile 70 52 INT_X20Y53 INT 1
		(primitive_site TIEOFF_X23Y53 TIEOFF internal 2)
	)
	(tile 70 53 CLBLM_X20Y53 CLBLM 2
		(primitive_site SLICE_X28Y53 SLICEM internal 50)
		(primitive_site SLICE_X29Y53 SLICEL internal 45)
	)
	(tile 70 54 INT_X21Y53 INT 1
		(primitive_site TIEOFF_X24Y53 TIEOFF internal 2)
	)
	(tile 70 55 CLBLM_X21Y53 CLBLM 2
		(primitive_site SLICE_X30Y53 SLICEM internal 50)
		(primitive_site SLICE_X31Y53 SLICEL internal 45)
	)
	(tile 70 56 INT_X22Y53 INT 1
		(primitive_site TIEOFF_X25Y53 TIEOFF internal 2)
	)
	(tile 70 57 INT_INTERFACE_X22Y53 INT_INTERFACE 0
	)
	(tile 70 58 NULL_X58Y56 NULL 0
	)
	(tile 70 59 INT_X23Y53 INT 1
		(primitive_site TIEOFF_X26Y53 TIEOFF internal 2)
	)
	(tile 70 60 CLBLM_X23Y53 CLBLM 2
		(primitive_site SLICE_X32Y53 SLICEM internal 50)
		(primitive_site SLICE_X33Y53 SLICEL internal 45)
	)
	(tile 70 61 INT_X24Y53 INT 1
		(primitive_site TIEOFF_X27Y53 TIEOFF internal 2)
	)
	(tile 70 62 CLBLL_X24Y53 CLBLL 2
		(primitive_site SLICE_X34Y53 SLICEL internal 45)
		(primitive_site SLICE_X35Y53 SLICEL internal 45)
	)
	(tile 70 63 VBRK_X24Y53 VBRK 0
	)
	(tile 70 64 NULL_X64Y56 NULL 0
	)
	(tile 70 65 NULL_X65Y56 NULL 0
	)
	(tile 70 66 INT_X25Y53 INT 1
		(primitive_site TIEOFF_X28Y53 TIEOFF internal 2)
	)
	(tile 70 67 IOI_L_INT_INTERFACE_X25Y53 IOI_L_INT_INTERFACE 0
	)
	(tile 70 68 VBRK_X25Y53 VBRK 0
	)
	(tile 70 69 INT_X26Y53 INT 1
		(primitive_site TIEOFF_X29Y53 TIEOFF internal 2)
	)
	(tile 70 70 CLBLM_X26Y53 CLBLM 2
		(primitive_site SLICE_X36Y53 SLICEM internal 50)
		(primitive_site SLICE_X37Y53 SLICEL internal 45)
	)
	(tile 70 71 INT_X27Y53 INT 1
		(primitive_site TIEOFF_X30Y53 TIEOFF internal 2)
	)
	(tile 70 72 CLBLL_X27Y53 CLBLL 2
		(primitive_site SLICE_X38Y53 SLICEL internal 45)
		(primitive_site SLICE_X39Y53 SLICEL internal 45)
	)
	(tile 70 73 INT_X28Y53 INT 1
		(primitive_site TIEOFF_X31Y53 TIEOFF internal 2)
	)
	(tile 70 74 CLBLM_X28Y53 CLBLM 2
		(primitive_site SLICE_X40Y53 SLICEM internal 50)
		(primitive_site SLICE_X41Y53 SLICEL internal 45)
	)
	(tile 70 75 INT_X29Y53 INT 1
		(primitive_site TIEOFF_X32Y53 TIEOFF internal 2)
	)
	(tile 70 76 CLBLL_X29Y53 CLBLL 2
		(primitive_site SLICE_X42Y53 SLICEL internal 45)
		(primitive_site SLICE_X43Y53 SLICEL internal 45)
	)
	(tile 70 77 VBRK_X29Y53 VBRK 0
	)
	(tile 70 78 CENTER_SPACE2_X78Y56 CENTER_SPACE2 0
	)
	(tile 70 79 CENTER_SPACE1_X79Y56 CENTER_SPACE1 0
	)
	(tile 70 80 CENTER_SPACE2_X80Y56 CENTER_SPACE2 0
	)
	(tile 70 81 CENTER_SPACE1_X81Y56 CENTER_SPACE1 0
	)
	(tile 70 82 CENTER_SPACE2_X82Y56 CENTER_SPACE2 0
	)
	(tile 70 83 CENTER_SPACE1_X83Y56 CENTER_SPACE1 0
	)
	(tile 70 84 CENTER_SPACE2_X84Y56 CENTER_SPACE2 0
	)
	(tile 70 85 CENTER_SPACE1_X85Y56 CENTER_SPACE1 0
	)
	(tile 70 86 CENTER_SPACE2_X86Y56 CENTER_SPACE2 0
	)
	(tile 70 87 CENTER_SPACE1_X87Y56 CENTER_SPACE1 0
	)
	(tile 70 88 CENTER_SPACE2_X88Y56 CENTER_SPACE2 0
	)
	(tile 70 89 NULL_X89Y56 NULL 0
	)
	(tile 70 90 VFRAME_X89Y56 VFRAME 0
	)
	(tile 70 91 INT_X36Y53 INT 1
		(primitive_site TIEOFF_X39Y53 TIEOFF internal 2)
	)
	(tile 70 92 INT_INTERFACE_X36Y53 INT_INTERFACE 0
	)
	(tile 70 93 NULL_X93Y56 NULL 0
	)
	(tile 70 94 INT_X37Y53 INT 1
		(primitive_site TIEOFF_X40Y53 TIEOFF internal 2)
	)
	(tile 70 95 CLBLM_X37Y53 CLBLM 2
		(primitive_site SLICE_X56Y53 SLICEM internal 50)
		(primitive_site SLICE_X57Y53 SLICEL internal 45)
	)
	(tile 70 96 INT_X38Y53 INT 1
		(primitive_site TIEOFF_X41Y53 TIEOFF internal 2)
	)
	(tile 70 97 CLBLL_X38Y53 CLBLL 2
		(primitive_site SLICE_X58Y53 SLICEL internal 45)
		(primitive_site SLICE_X59Y53 SLICEL internal 45)
	)
	(tile 70 98 INT_X39Y53 INT 1
		(primitive_site TIEOFF_X42Y53 TIEOFF internal 2)
	)
	(tile 70 99 CLBLM_X39Y53 CLBLM 2
		(primitive_site SLICE_X60Y53 SLICEM internal 50)
		(primitive_site SLICE_X61Y53 SLICEL internal 45)
	)
	(tile 70 100 INT_X40Y53 INT 1
		(primitive_site TIEOFF_X43Y53 TIEOFF internal 2)
	)
	(tile 70 101 CLBLL_X40Y53 CLBLL 2
		(primitive_site SLICE_X62Y53 SLICEL internal 45)
		(primitive_site SLICE_X63Y53 SLICEL internal 45)
	)
	(tile 70 102 VBRK_X40Y53 VBRK 0
	)
	(tile 70 103 INT_X41Y53 INT 1
		(primitive_site TIEOFF_X44Y53 TIEOFF internal 2)
	)
	(tile 70 104 INT_INTERFACE_X41Y53 INT_INTERFACE 0
	)
	(tile 70 105 NULL_X105Y56 NULL 0
	)
	(tile 70 106 NULL_X106Y56 NULL 0
	)
	(tile 70 107 VBRK_X106Y56 VBRK 0
	)
	(tile 70 108 INT_X42Y53 INT 1
		(primitive_site TIEOFF_X45Y53 TIEOFF internal 2)
	)
	(tile 70 109 CLBLM_X42Y53 CLBLM 2
		(primitive_site SLICE_X64Y53 SLICEM internal 50)
		(primitive_site SLICE_X65Y53 SLICEL internal 45)
	)
	(tile 70 110 INT_X43Y53 INT 1
		(primitive_site TIEOFF_X46Y53 TIEOFF internal 2)
	)
	(tile 70 111 CLBLL_X43Y53 CLBLL 2
		(primitive_site SLICE_X66Y53 SLICEL internal 45)
		(primitive_site SLICE_X67Y53 SLICEL internal 45)
	)
	(tile 70 112 INT_X44Y53 INT 1
		(primitive_site TIEOFF_X47Y53 TIEOFF internal 2)
	)
	(tile 70 113 INT_INTERFACE_X44Y53 INT_INTERFACE 0
	)
	(tile 70 114 NULL_X114Y56 NULL 0
	)
	(tile 70 115 INT_X45Y53 INT 1
		(primitive_site TIEOFF_X48Y53 TIEOFF internal 2)
	)
	(tile 70 116 CLBLM_X45Y53 CLBLM 2
		(primitive_site SLICE_X68Y53 SLICEM internal 50)
		(primitive_site SLICE_X69Y53 SLICEL internal 45)
	)
	(tile 70 117 INT_X46Y53 INT 1
		(primitive_site TIEOFF_X49Y53 TIEOFF internal 2)
	)
	(tile 70 118 CLBLM_X46Y53 CLBLM 2
		(primitive_site SLICE_X70Y53 SLICEM internal 50)
		(primitive_site SLICE_X71Y53 SLICEL internal 45)
	)
	(tile 70 119 INT_X47Y53 INT 1
		(primitive_site TIEOFF_X50Y53 TIEOFF internal 2)
	)
	(tile 70 120 INT_INTERFACE_X47Y53 INT_INTERFACE 0
	)
	(tile 70 121 NULL_X121Y56 NULL 0
	)
	(tile 70 122 VBRK_X47Y53 VBRK 0
	)
	(tile 70 123 INT_X48Y53 INT 1
		(primitive_site TIEOFF_X52Y53 TIEOFF internal 2)
	)
	(tile 70 124 CLBLM_X48Y53 CLBLM 2
		(primitive_site SLICE_X72Y53 SLICEM internal 50)
		(primitive_site SLICE_X73Y53 SLICEL internal 45)
	)
	(tile 70 125 INT_X49Y53 INT 1
		(primitive_site TIEOFF_X53Y53 TIEOFF internal 2)
	)
	(tile 70 126 CLBLM_X49Y53 CLBLM 2
		(primitive_site SLICE_X74Y53 SLICEM internal 50)
		(primitive_site SLICE_X75Y53 SLICEL internal 45)
	)
	(tile 70 127 INT_X50Y53 INT 1
		(primitive_site TIEOFF_X54Y53 TIEOFF internal 2)
	)
	(tile 70 128 INT_INTERFACE_X50Y53 INT_INTERFACE 0
	)
	(tile 70 129 NULL_X129Y56 NULL 0
	)
	(tile 70 130 INT_X51Y53 INT 1
		(primitive_site TIEOFF_X55Y53 TIEOFF internal 2)
	)
	(tile 70 131 CLBLM_X51Y53 CLBLM 2
		(primitive_site SLICE_X76Y53 SLICEM internal 50)
		(primitive_site SLICE_X77Y53 SLICEL internal 45)
	)
	(tile 70 132 INT_X52Y53 INT 1
		(primitive_site TIEOFF_X56Y53 TIEOFF internal 2)
	)
	(tile 70 133 CLBLM_X52Y53 CLBLM 2
		(primitive_site SLICE_X78Y53 SLICEM internal 50)
		(primitive_site SLICE_X79Y53 SLICEL internal 45)
	)
	(tile 70 134 INT_X53Y53 INT 1
		(primitive_site TIEOFF_X57Y53 TIEOFF internal 2)
	)
	(tile 70 135 INT_INTERFACE_X53Y53 INT_INTERFACE 0
	)
	(tile 70 136 NULL_X136Y56 NULL 0
	)
	(tile 70 137 VBRK_X53Y53 VBRK 0
	)
	(tile 70 138 INT_X54Y53 INT 1
		(primitive_site TIEOFF_X59Y53 TIEOFF internal 2)
	)
	(tile 70 139 CLBLM_X54Y53 CLBLM 2
		(primitive_site SLICE_X80Y53 SLICEM internal 50)
		(primitive_site SLICE_X81Y53 SLICEL internal 45)
	)
	(tile 70 140 INT_X55Y53 INT 1
		(primitive_site TIEOFF_X60Y53 TIEOFF internal 2)
	)
	(tile 70 141 CLBLM_X55Y53 CLBLM 2
		(primitive_site SLICE_X82Y53 SLICEM internal 50)
		(primitive_site SLICE_X83Y53 SLICEL internal 45)
	)
	(tile 70 142 INT_X56Y53 INT 1
		(primitive_site TIEOFF_X61Y53 TIEOFF internal 2)
	)
	(tile 70 143 CLBLM_X56Y53 CLBLM 2
		(primitive_site SLICE_X84Y53 SLICEM internal 50)
		(primitive_site SLICE_X85Y53 SLICEL internal 45)
	)
	(tile 70 144 INT_X57Y53 INT 1
		(primitive_site TIEOFF_X62Y53 TIEOFF internal 2)
	)
	(tile 70 145 CLBLM_X57Y53 CLBLM 2
		(primitive_site SLICE_X86Y53 SLICEM internal 50)
		(primitive_site SLICE_X87Y53 SLICEL internal 45)
	)
	(tile 70 146 INT_X58Y53 INT 1
		(primitive_site TIEOFF_X63Y53 TIEOFF internal 2)
	)
	(tile 70 147 INT_INTERFACE_X58Y53 INT_INTERFACE 0
	)
	(tile 70 148 NULL_X148Y56 NULL 0
	)
	(tile 70 149 VBRK_X58Y53 VBRK 0
	)
	(tile 70 150 INT_X59Y53 INT 1
		(primitive_site TIEOFF_X65Y53 TIEOFF internal 2)
	)
	(tile 70 151 CLBLM_X59Y53 CLBLM 2
		(primitive_site SLICE_X88Y53 SLICEM internal 50)
		(primitive_site SLICE_X89Y53 SLICEL internal 45)
	)
	(tile 70 152 INT_X60Y53 INT 1
		(primitive_site TIEOFF_X66Y53 TIEOFF internal 2)
	)
	(tile 70 153 CLBLM_X60Y53 CLBLM 2
		(primitive_site SLICE_X90Y53 SLICEM internal 50)
		(primitive_site SLICE_X91Y53 SLICEL internal 45)
	)
	(tile 70 154 INT_X61Y53 INT 1
		(primitive_site TIEOFF_X67Y53 TIEOFF internal 2)
	)
	(tile 70 155 INT_INTERFACE_X61Y53 INT_INTERFACE 0
	)
	(tile 70 156 NULL_X156Y56 NULL 0
	)
	(tile 70 157 INT_X62Y53 INT 1
		(primitive_site TIEOFF_X68Y53 TIEOFF internal 2)
	)
	(tile 70 158 CLBLM_X62Y53 CLBLM 2
		(primitive_site SLICE_X92Y53 SLICEM internal 50)
		(primitive_site SLICE_X93Y53 SLICEL internal 45)
	)
	(tile 70 159 INT_X63Y53 INT 1
		(primitive_site TIEOFF_X69Y53 TIEOFF internal 2)
	)
	(tile 70 160 CLBLL_X63Y53 CLBLL 2
		(primitive_site SLICE_X94Y53 SLICEL internal 45)
		(primitive_site SLICE_X95Y53 SLICEL internal 45)
	)
	(tile 70 161 VBRK_X63Y53 VBRK 0
	)
	(tile 70 162 INT_X64Y53 INT 1
		(primitive_site TIEOFF_X70Y53 TIEOFF internal 2)
	)
	(tile 70 163 CLBLM_X64Y53 CLBLM 2
		(primitive_site SLICE_X96Y53 SLICEM internal 50)
		(primitive_site SLICE_X97Y53 SLICEL internal 45)
	)
	(tile 70 164 INT_X65Y53 INT 1
		(primitive_site TIEOFF_X71Y53 TIEOFF internal 2)
	)
	(tile 70 165 CLBLL_X65Y53 CLBLL 2
		(primitive_site SLICE_X98Y53 SLICEL internal 45)
		(primitive_site SLICE_X99Y53 SLICEL internal 45)
	)
	(tile 70 166 INT_X66Y53 INT 1
		(primitive_site TIEOFF_X72Y53 TIEOFF internal 2)
	)
	(tile 70 167 PCIE_INT_INTERFACE_L_X66Y53 PCIE_INT_INTERFACE_L 0
	)
	(tile 70 168 INT_X67Y53 INT 1
		(primitive_site TIEOFF_X73Y53 TIEOFF internal 2)
	)
	(tile 70 169 PCIE_INT_INTERFACE_R_X67Y53 PCIE_INT_INTERFACE_R 0
	)
	(tile 70 170 NULL_X170Y56 NULL 0
	)
	(tile 70 171 NULL_X171Y56 NULL 0
	)
	(tile 70 172 NULL_X172Y56 NULL 0
	)
	(tile 70 173 NULL_X173Y56 NULL 0
	)
	(tile 70 174 NULL_X174Y56 NULL 0
	)
	(tile 70 175 INT_X70Y53 INT 1
		(primitive_site TIEOFF_X76Y53 TIEOFF internal 2)
	)
	(tile 70 176 GTX_INT_INTERFACE_X70Y53 GTX_INT_INTERFACE 0
	)
	(tile 70 177 R_TERM_INT_X70Y53 R_TERM_INT 0
	)
	(tile 70 178 NULL_X178Y56 NULL 0
	)
	(tile 71 0 LIOB_X0Y52 LIOB 2
		(primitive_site K20 IOBS bonded 13)
		(primitive_site J20 IOBM bonded 13)
	)
	(tile 71 1 LIOI_X0Y52 LIOI 6
		(primitive_site IODELAY_X0Y52 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y52 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y53 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y53 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y53 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y52 OLOGICE1 internal 32)
	)
	(tile 71 2 L_TERM_INT_X0Y52 L_TERM_INT 0
	)
	(tile 71 3 INT_X0Y52 INT 1
		(primitive_site TIEOFF_X0Y52 TIEOFF internal 2)
	)
	(tile 71 4 IOI_L_INT_INTERFACE_X0Y52 IOI_L_INT_INTERFACE 0
	)
	(tile 71 5 VBRK_X0Y52 VBRK 0
	)
	(tile 71 6 INT_X1Y52 INT 1
		(primitive_site TIEOFF_X1Y52 TIEOFF internal 2)
	)
	(tile 71 7 CLBLM_X1Y52 CLBLM 2
		(primitive_site SLICE_X0Y52 SLICEM internal 50)
		(primitive_site SLICE_X1Y52 SLICEL internal 45)
	)
	(tile 71 8 INT_X2Y52 INT 1
		(primitive_site TIEOFF_X2Y52 TIEOFF internal 2)
	)
	(tile 71 9 CLBLL_X2Y52 CLBLL 2
		(primitive_site SLICE_X2Y52 SLICEL internal 45)
		(primitive_site SLICE_X3Y52 SLICEL internal 45)
	)
	(tile 71 10 INT_X3Y52 INT 1
		(primitive_site TIEOFF_X3Y52 TIEOFF internal 2)
	)
	(tile 71 11 CLBLM_X3Y52 CLBLM 2
		(primitive_site SLICE_X4Y52 SLICEM internal 50)
		(primitive_site SLICE_X5Y52 SLICEL internal 45)
	)
	(tile 71 12 INT_X4Y52 INT 1
		(primitive_site TIEOFF_X4Y52 TIEOFF internal 2)
	)
	(tile 71 13 CLBLL_X4Y52 CLBLL 2
		(primitive_site SLICE_X6Y52 SLICEL internal 45)
		(primitive_site SLICE_X7Y52 SLICEL internal 45)
	)
	(tile 71 14 INT_X5Y52 INT 1
		(primitive_site TIEOFF_X5Y52 TIEOFF internal 2)
	)
	(tile 71 15 INT_INTERFACE_X5Y52 INT_INTERFACE 0
	)
	(tile 71 16 NULL_X16Y55 NULL 0
	)
	(tile 71 17 INT_X6Y52 INT 1
		(primitive_site TIEOFF_X6Y52 TIEOFF internal 2)
	)
	(tile 71 18 CLBLM_X6Y52 CLBLM 2
		(primitive_site SLICE_X8Y52 SLICEM internal 50)
		(primitive_site SLICE_X9Y52 SLICEL internal 45)
	)
	(tile 71 19 INT_X7Y52 INT 1
		(primitive_site TIEOFF_X7Y52 TIEOFF internal 2)
	)
	(tile 71 20 CLBLM_X7Y52 CLBLM 2
		(primitive_site SLICE_X10Y52 SLICEM internal 50)
		(primitive_site SLICE_X11Y52 SLICEL internal 45)
	)
	(tile 71 21 VBRK_X7Y52 VBRK 0
	)
	(tile 71 22 INT_X8Y52 INT 1
		(primitive_site TIEOFF_X8Y52 TIEOFF internal 2)
	)
	(tile 71 23 INT_INTERFACE_X8Y52 INT_INTERFACE 0
	)
	(tile 71 24 NULL_X24Y55 NULL 0
	)
	(tile 71 25 INT_X9Y52 INT 1
		(primitive_site TIEOFF_X10Y52 TIEOFF internal 2)
	)
	(tile 71 26 CLBLM_X9Y52 CLBLM 2
		(primitive_site SLICE_X12Y52 SLICEM internal 50)
		(primitive_site SLICE_X13Y52 SLICEL internal 45)
	)
	(tile 71 27 INT_X10Y52 INT 1
		(primitive_site TIEOFF_X11Y52 TIEOFF internal 2)
	)
	(tile 71 28 CLBLM_X10Y52 CLBLM 2
		(primitive_site SLICE_X14Y52 SLICEM internal 50)
		(primitive_site SLICE_X15Y52 SLICEL internal 45)
	)
	(tile 71 29 INT_X11Y52 INT 1
		(primitive_site TIEOFF_X12Y52 TIEOFF internal 2)
	)
	(tile 71 30 CLBLM_X11Y52 CLBLM 2
		(primitive_site SLICE_X16Y52 SLICEM internal 50)
		(primitive_site SLICE_X17Y52 SLICEL internal 45)
	)
	(tile 71 31 INT_X12Y52 INT 1
		(primitive_site TIEOFF_X13Y52 TIEOFF internal 2)
	)
	(tile 71 32 CLBLM_X12Y52 CLBLM 2
		(primitive_site SLICE_X18Y52 SLICEM internal 50)
		(primitive_site SLICE_X19Y52 SLICEL internal 45)
	)
	(tile 71 33 VBRK_X12Y52 VBRK 0
	)
	(tile 71 34 INT_X13Y52 INT 1
		(primitive_site TIEOFF_X14Y52 TIEOFF internal 2)
	)
	(tile 71 35 INT_INTERFACE_X13Y52 INT_INTERFACE 0
	)
	(tile 71 36 NULL_X36Y55 NULL 0
	)
	(tile 71 37 INT_X14Y52 INT 1
		(primitive_site TIEOFF_X16Y52 TIEOFF internal 2)
	)
	(tile 71 38 CLBLM_X14Y52 CLBLM 2
		(primitive_site SLICE_X20Y52 SLICEM internal 50)
		(primitive_site SLICE_X21Y52 SLICEL internal 45)
	)
	(tile 71 39 INT_X15Y52 INT 1
		(primitive_site TIEOFF_X17Y52 TIEOFF internal 2)
	)
	(tile 71 40 CLBLM_X15Y52 CLBLM 2
		(primitive_site SLICE_X22Y52 SLICEM internal 50)
		(primitive_site SLICE_X23Y52 SLICEL internal 45)
	)
	(tile 71 41 INT_X16Y52 INT 1
		(primitive_site TIEOFF_X18Y52 TIEOFF internal 2)
	)
	(tile 71 42 INT_INTERFACE_X16Y52 INT_INTERFACE 0
	)
	(tile 71 43 NULL_X43Y55 NULL 0
	)
	(tile 71 44 INT_X17Y52 INT 1
		(primitive_site TIEOFF_X19Y52 TIEOFF internal 2)
	)
	(tile 71 45 CLBLM_X17Y52 CLBLM 2
		(primitive_site SLICE_X24Y52 SLICEM internal 50)
		(primitive_site SLICE_X25Y52 SLICEL internal 45)
	)
	(tile 71 46 INT_X18Y52 INT 1
		(primitive_site TIEOFF_X20Y52 TIEOFF internal 2)
	)
	(tile 71 47 CLBLM_X18Y52 CLBLM 2
		(primitive_site SLICE_X26Y52 SLICEM internal 50)
		(primitive_site SLICE_X27Y52 SLICEL internal 45)
	)
	(tile 71 48 VBRK_X18Y52 VBRK 0
	)
	(tile 71 49 INT_X19Y52 INT 1
		(primitive_site TIEOFF_X21Y52 TIEOFF internal 2)
	)
	(tile 71 50 INT_INTERFACE_X19Y52 INT_INTERFACE 0
	)
	(tile 71 51 NULL_X51Y55 NULL 0
	)
	(tile 71 52 INT_X20Y52 INT 1
		(primitive_site TIEOFF_X23Y52 TIEOFF internal 2)
	)
	(tile 71 53 CLBLM_X20Y52 CLBLM 2
		(primitive_site SLICE_X28Y52 SLICEM internal 50)
		(primitive_site SLICE_X29Y52 SLICEL internal 45)
	)
	(tile 71 54 INT_X21Y52 INT 1
		(primitive_site TIEOFF_X24Y52 TIEOFF internal 2)
	)
	(tile 71 55 CLBLM_X21Y52 CLBLM 2
		(primitive_site SLICE_X30Y52 SLICEM internal 50)
		(primitive_site SLICE_X31Y52 SLICEL internal 45)
	)
	(tile 71 56 INT_X22Y52 INT 1
		(primitive_site TIEOFF_X25Y52 TIEOFF internal 2)
	)
	(tile 71 57 INT_INTERFACE_X22Y52 INT_INTERFACE 0
	)
	(tile 71 58 NULL_X58Y55 NULL 0
	)
	(tile 71 59 INT_X23Y52 INT 1
		(primitive_site TIEOFF_X26Y52 TIEOFF internal 2)
	)
	(tile 71 60 CLBLM_X23Y52 CLBLM 2
		(primitive_site SLICE_X32Y52 SLICEM internal 50)
		(primitive_site SLICE_X33Y52 SLICEL internal 45)
	)
	(tile 71 61 INT_X24Y52 INT 1
		(primitive_site TIEOFF_X27Y52 TIEOFF internal 2)
	)
	(tile 71 62 CLBLL_X24Y52 CLBLL 2
		(primitive_site SLICE_X34Y52 SLICEL internal 45)
		(primitive_site SLICE_X35Y52 SLICEL internal 45)
	)
	(tile 71 63 VBRK_X24Y52 VBRK 0
	)
	(tile 71 64 LIOB_FT_X25Y52 LIOB_FT 2
		(primitive_site C18 IOBS bonded 13)
		(primitive_site B18 IOBM bonded 13)
	)
	(tile 71 65 LIOI_X25Y52 LIOI 6
		(primitive_site IODELAY_X1Y52 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y52 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y53 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y53 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y53 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y52 OLOGICE1 internal 32)
	)
	(tile 71 66 INT_X25Y52 INT 1
		(primitive_site TIEOFF_X28Y52 TIEOFF internal 2)
	)
	(tile 71 67 IOI_L_INT_INTERFACE_X25Y52 IOI_L_INT_INTERFACE 0
	)
	(tile 71 68 VBRK_X25Y52 VBRK 0
	)
	(tile 71 69 INT_X26Y52 INT 1
		(primitive_site TIEOFF_X29Y52 TIEOFF internal 2)
	)
	(tile 71 70 CLBLM_X26Y52 CLBLM 2
		(primitive_site SLICE_X36Y52 SLICEM internal 50)
		(primitive_site SLICE_X37Y52 SLICEL internal 45)
	)
	(tile 71 71 INT_X27Y52 INT 1
		(primitive_site TIEOFF_X30Y52 TIEOFF internal 2)
	)
	(tile 71 72 CLBLL_X27Y52 CLBLL 2
		(primitive_site SLICE_X38Y52 SLICEL internal 45)
		(primitive_site SLICE_X39Y52 SLICEL internal 45)
	)
	(tile 71 73 INT_X28Y52 INT 1
		(primitive_site TIEOFF_X31Y52 TIEOFF internal 2)
	)
	(tile 71 74 CLBLM_X28Y52 CLBLM 2
		(primitive_site SLICE_X40Y52 SLICEM internal 50)
		(primitive_site SLICE_X41Y52 SLICEL internal 45)
	)
	(tile 71 75 INT_X29Y52 INT 1
		(primitive_site TIEOFF_X32Y52 TIEOFF internal 2)
	)
	(tile 71 76 CLBLL_X29Y52 CLBLL 2
		(primitive_site SLICE_X42Y52 SLICEL internal 45)
		(primitive_site SLICE_X43Y52 SLICEL internal 45)
	)
	(tile 71 77 VBRK_X29Y52 VBRK 0
	)
	(tile 71 78 CENTER_SPACE2_X78Y55 CENTER_SPACE2 0
	)
	(tile 71 79 CENTER_SPACE1_X79Y55 CENTER_SPACE1 0
	)
	(tile 71 80 CENTER_SPACE2_X80Y55 CENTER_SPACE2 0
	)
	(tile 71 81 CENTER_SPACE1_X81Y55 CENTER_SPACE1 0
	)
	(tile 71 82 CENTER_SPACE2_X82Y55 CENTER_SPACE2 0
	)
	(tile 71 83 CENTER_SPACE1_X83Y55 CENTER_SPACE1 0
	)
	(tile 71 84 CENTER_SPACE2_X84Y55 CENTER_SPACE2 0
	)
	(tile 71 85 CENTER_SPACE1_X85Y55 CENTER_SPACE1 0
	)
	(tile 71 86 CENTER_SPACE2_X86Y55 CENTER_SPACE2 0
	)
	(tile 71 87 CENTER_SPACE1_X87Y55 CENTER_SPACE1 0
	)
	(tile 71 88 CENTER_SPACE2_X88Y55 CENTER_SPACE2 0
	)
	(tile 71 89 NULL_X89Y55 NULL 0
	)
	(tile 71 90 VFRAME_X89Y55 VFRAME 0
	)
	(tile 71 91 INT_X36Y52 INT 1
		(primitive_site TIEOFF_X39Y52 TIEOFF internal 2)
	)
	(tile 71 92 INT_INTERFACE_X36Y52 INT_INTERFACE 0
	)
	(tile 71 93 NULL_X93Y55 NULL 0
	)
	(tile 71 94 INT_X37Y52 INT 1
		(primitive_site TIEOFF_X40Y52 TIEOFF internal 2)
	)
	(tile 71 95 CLBLM_X37Y52 CLBLM 2
		(primitive_site SLICE_X56Y52 SLICEM internal 50)
		(primitive_site SLICE_X57Y52 SLICEL internal 45)
	)
	(tile 71 96 INT_X38Y52 INT 1
		(primitive_site TIEOFF_X41Y52 TIEOFF internal 2)
	)
	(tile 71 97 CLBLL_X38Y52 CLBLL 2
		(primitive_site SLICE_X58Y52 SLICEL internal 45)
		(primitive_site SLICE_X59Y52 SLICEL internal 45)
	)
	(tile 71 98 INT_X39Y52 INT 1
		(primitive_site TIEOFF_X42Y52 TIEOFF internal 2)
	)
	(tile 71 99 CLBLM_X39Y52 CLBLM 2
		(primitive_site SLICE_X60Y52 SLICEM internal 50)
		(primitive_site SLICE_X61Y52 SLICEL internal 45)
	)
	(tile 71 100 INT_X40Y52 INT 1
		(primitive_site TIEOFF_X43Y52 TIEOFF internal 2)
	)
	(tile 71 101 CLBLL_X40Y52 CLBLL 2
		(primitive_site SLICE_X62Y52 SLICEL internal 45)
		(primitive_site SLICE_X63Y52 SLICEL internal 45)
	)
	(tile 71 102 VBRK_X40Y52 VBRK 0
	)
	(tile 71 103 INT_X41Y52 INT 1
		(primitive_site TIEOFF_X44Y52 TIEOFF internal 2)
	)
	(tile 71 104 INT_INTERFACE_X41Y52 INT_INTERFACE 0
	)
	(tile 71 105 RIOI_X41Y52 RIOI 6
		(primitive_site OLOGIC_X2Y52 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y52 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y52 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y53 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y53 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y53 ILOGICE1 internal 28)
	)
	(tile 71 106 RIOB_X41Y52 RIOB 2
		(primitive_site E6 IOBS bonded 13)
		(primitive_site E7 IOBM bonded 13)
	)
	(tile 71 107 VBRK_X41Y52 VBRK 0
	)
	(tile 71 108 INT_X42Y52 INT 1
		(primitive_site TIEOFF_X45Y52 TIEOFF internal 2)
	)
	(tile 71 109 CLBLM_X42Y52 CLBLM 2
		(primitive_site SLICE_X64Y52 SLICEM internal 50)
		(primitive_site SLICE_X65Y52 SLICEL internal 45)
	)
	(tile 71 110 INT_X43Y52 INT 1
		(primitive_site TIEOFF_X46Y52 TIEOFF internal 2)
	)
	(tile 71 111 CLBLL_X43Y52 CLBLL 2
		(primitive_site SLICE_X66Y52 SLICEL internal 45)
		(primitive_site SLICE_X67Y52 SLICEL internal 45)
	)
	(tile 71 112 INT_X44Y52 INT 1
		(primitive_site TIEOFF_X47Y52 TIEOFF internal 2)
	)
	(tile 71 113 INT_INTERFACE_X44Y52 INT_INTERFACE 0
	)
	(tile 71 114 NULL_X114Y55 NULL 0
	)
	(tile 71 115 INT_X45Y52 INT 1
		(primitive_site TIEOFF_X48Y52 TIEOFF internal 2)
	)
	(tile 71 116 CLBLM_X45Y52 CLBLM 2
		(primitive_site SLICE_X68Y52 SLICEM internal 50)
		(primitive_site SLICE_X69Y52 SLICEL internal 45)
	)
	(tile 71 117 INT_X46Y52 INT 1
		(primitive_site TIEOFF_X49Y52 TIEOFF internal 2)
	)
	(tile 71 118 CLBLM_X46Y52 CLBLM 2
		(primitive_site SLICE_X70Y52 SLICEM internal 50)
		(primitive_site SLICE_X71Y52 SLICEL internal 45)
	)
	(tile 71 119 INT_X47Y52 INT 1
		(primitive_site TIEOFF_X50Y52 TIEOFF internal 2)
	)
	(tile 71 120 INT_INTERFACE_X47Y52 INT_INTERFACE 0
	)
	(tile 71 121 NULL_X121Y55 NULL 0
	)
	(tile 71 122 VBRK_X47Y52 VBRK 0
	)
	(tile 71 123 INT_X48Y52 INT 1
		(primitive_site TIEOFF_X52Y52 TIEOFF internal 2)
	)
	(tile 71 124 CLBLM_X48Y52 CLBLM 2
		(primitive_site SLICE_X72Y52 SLICEM internal 50)
		(primitive_site SLICE_X73Y52 SLICEL internal 45)
	)
	(tile 71 125 INT_X49Y52 INT 1
		(primitive_site TIEOFF_X53Y52 TIEOFF internal 2)
	)
	(tile 71 126 CLBLM_X49Y52 CLBLM 2
		(primitive_site SLICE_X74Y52 SLICEM internal 50)
		(primitive_site SLICE_X75Y52 SLICEL internal 45)
	)
	(tile 71 127 INT_X50Y52 INT 1
		(primitive_site TIEOFF_X54Y52 TIEOFF internal 2)
	)
	(tile 71 128 INT_INTERFACE_X50Y52 INT_INTERFACE 0
	)
	(tile 71 129 NULL_X129Y55 NULL 0
	)
	(tile 71 130 INT_X51Y52 INT 1
		(primitive_site TIEOFF_X55Y52 TIEOFF internal 2)
	)
	(tile 71 131 CLBLM_X51Y52 CLBLM 2
		(primitive_site SLICE_X76Y52 SLICEM internal 50)
		(primitive_site SLICE_X77Y52 SLICEL internal 45)
	)
	(tile 71 132 INT_X52Y52 INT 1
		(primitive_site TIEOFF_X56Y52 TIEOFF internal 2)
	)
	(tile 71 133 CLBLM_X52Y52 CLBLM 2
		(primitive_site SLICE_X78Y52 SLICEM internal 50)
		(primitive_site SLICE_X79Y52 SLICEL internal 45)
	)
	(tile 71 134 INT_X53Y52 INT 1
		(primitive_site TIEOFF_X57Y52 TIEOFF internal 2)
	)
	(tile 71 135 INT_INTERFACE_X53Y52 INT_INTERFACE 0
	)
	(tile 71 136 NULL_X136Y55 NULL 0
	)
	(tile 71 137 VBRK_X53Y52 VBRK 0
	)
	(tile 71 138 INT_X54Y52 INT 1
		(primitive_site TIEOFF_X59Y52 TIEOFF internal 2)
	)
	(tile 71 139 CLBLM_X54Y52 CLBLM 2
		(primitive_site SLICE_X80Y52 SLICEM internal 50)
		(primitive_site SLICE_X81Y52 SLICEL internal 45)
	)
	(tile 71 140 INT_X55Y52 INT 1
		(primitive_site TIEOFF_X60Y52 TIEOFF internal 2)
	)
	(tile 71 141 CLBLM_X55Y52 CLBLM 2
		(primitive_site SLICE_X82Y52 SLICEM internal 50)
		(primitive_site SLICE_X83Y52 SLICEL internal 45)
	)
	(tile 71 142 INT_X56Y52 INT 1
		(primitive_site TIEOFF_X61Y52 TIEOFF internal 2)
	)
	(tile 71 143 CLBLM_X56Y52 CLBLM 2
		(primitive_site SLICE_X84Y52 SLICEM internal 50)
		(primitive_site SLICE_X85Y52 SLICEL internal 45)
	)
	(tile 71 144 INT_X57Y52 INT 1
		(primitive_site TIEOFF_X62Y52 TIEOFF internal 2)
	)
	(tile 71 145 CLBLM_X57Y52 CLBLM 2
		(primitive_site SLICE_X86Y52 SLICEM internal 50)
		(primitive_site SLICE_X87Y52 SLICEL internal 45)
	)
	(tile 71 146 INT_X58Y52 INT 1
		(primitive_site TIEOFF_X63Y52 TIEOFF internal 2)
	)
	(tile 71 147 INT_INTERFACE_X58Y52 INT_INTERFACE 0
	)
	(tile 71 148 NULL_X148Y55 NULL 0
	)
	(tile 71 149 VBRK_X58Y52 VBRK 0
	)
	(tile 71 150 INT_X59Y52 INT 1
		(primitive_site TIEOFF_X65Y52 TIEOFF internal 2)
	)
	(tile 71 151 CLBLM_X59Y52 CLBLM 2
		(primitive_site SLICE_X88Y52 SLICEM internal 50)
		(primitive_site SLICE_X89Y52 SLICEL internal 45)
	)
	(tile 71 152 INT_X60Y52 INT 1
		(primitive_site TIEOFF_X66Y52 TIEOFF internal 2)
	)
	(tile 71 153 CLBLM_X60Y52 CLBLM 2
		(primitive_site SLICE_X90Y52 SLICEM internal 50)
		(primitive_site SLICE_X91Y52 SLICEL internal 45)
	)
	(tile 71 154 INT_X61Y52 INT 1
		(primitive_site TIEOFF_X67Y52 TIEOFF internal 2)
	)
	(tile 71 155 INT_INTERFACE_X61Y52 INT_INTERFACE 0
	)
	(tile 71 156 NULL_X156Y55 NULL 0
	)
	(tile 71 157 INT_X62Y52 INT 1
		(primitive_site TIEOFF_X68Y52 TIEOFF internal 2)
	)
	(tile 71 158 CLBLM_X62Y52 CLBLM 2
		(primitive_site SLICE_X92Y52 SLICEM internal 50)
		(primitive_site SLICE_X93Y52 SLICEL internal 45)
	)
	(tile 71 159 INT_X63Y52 INT 1
		(primitive_site TIEOFF_X69Y52 TIEOFF internal 2)
	)
	(tile 71 160 CLBLL_X63Y52 CLBLL 2
		(primitive_site SLICE_X94Y52 SLICEL internal 45)
		(primitive_site SLICE_X95Y52 SLICEL internal 45)
	)
	(tile 71 161 VBRK_X63Y52 VBRK 0
	)
	(tile 71 162 INT_X64Y52 INT 1
		(primitive_site TIEOFF_X70Y52 TIEOFF internal 2)
	)
	(tile 71 163 CLBLM_X64Y52 CLBLM 2
		(primitive_site SLICE_X96Y52 SLICEM internal 50)
		(primitive_site SLICE_X97Y52 SLICEL internal 45)
	)
	(tile 71 164 INT_X65Y52 INT 1
		(primitive_site TIEOFF_X71Y52 TIEOFF internal 2)
	)
	(tile 71 165 CLBLL_X65Y52 CLBLL 2
		(primitive_site SLICE_X98Y52 SLICEL internal 45)
		(primitive_site SLICE_X99Y52 SLICEL internal 45)
	)
	(tile 71 166 INT_X66Y52 INT 1
		(primitive_site TIEOFF_X72Y52 TIEOFF internal 2)
	)
	(tile 71 167 PCIE_INT_INTERFACE_L_X66Y52 PCIE_INT_INTERFACE_L 0
	)
	(tile 71 168 INT_X67Y52 INT 1
		(primitive_site TIEOFF_X73Y52 TIEOFF internal 2)
	)
	(tile 71 169 PCIE_INT_INTERFACE_R_X67Y52 PCIE_INT_INTERFACE_R 0
	)
	(tile 71 170 NULL_X170Y55 NULL 0
	)
	(tile 71 171 NULL_X171Y55 NULL 0
	)
	(tile 71 172 NULL_X172Y55 NULL 0
	)
	(tile 71 173 NULL_X173Y55 NULL 0
	)
	(tile 71 174 NULL_X174Y55 NULL 0
	)
	(tile 71 175 INT_X70Y52 INT 1
		(primitive_site TIEOFF_X76Y52 TIEOFF internal 2)
	)
	(tile 71 176 GTX_INT_INTERFACE_X70Y52 GTX_INT_INTERFACE 0
	)
	(tile 71 177 R_TERM_INT_X70Y52 R_TERM_INT 0
	)
	(tile 71 178 NULL_X178Y55 NULL 0
	)
	(tile 72 0 NULL_X0Y54 NULL 0
	)
	(tile 72 1 NULL_X1Y54 NULL 0
	)
	(tile 72 2 L_TERM_INT_X0Y51 L_TERM_INT 0
	)
	(tile 72 3 INT_X0Y51 INT 1
		(primitive_site TIEOFF_X0Y51 TIEOFF internal 2)
	)
	(tile 72 4 IOI_L_INT_INTERFACE_X0Y51 IOI_L_INT_INTERFACE 0
	)
	(tile 72 5 VBRK_X0Y51 VBRK 0
	)
	(tile 72 6 INT_X1Y51 INT 1
		(primitive_site TIEOFF_X1Y51 TIEOFF internal 2)
	)
	(tile 72 7 CLBLM_X1Y51 CLBLM 2
		(primitive_site SLICE_X0Y51 SLICEM internal 50)
		(primitive_site SLICE_X1Y51 SLICEL internal 45)
	)
	(tile 72 8 INT_X2Y51 INT 1
		(primitive_site TIEOFF_X2Y51 TIEOFF internal 2)
	)
	(tile 72 9 CLBLL_X2Y51 CLBLL 2
		(primitive_site SLICE_X2Y51 SLICEL internal 45)
		(primitive_site SLICE_X3Y51 SLICEL internal 45)
	)
	(tile 72 10 INT_X3Y51 INT 1
		(primitive_site TIEOFF_X3Y51 TIEOFF internal 2)
	)
	(tile 72 11 CLBLM_X3Y51 CLBLM 2
		(primitive_site SLICE_X4Y51 SLICEM internal 50)
		(primitive_site SLICE_X5Y51 SLICEL internal 45)
	)
	(tile 72 12 INT_X4Y51 INT 1
		(primitive_site TIEOFF_X4Y51 TIEOFF internal 2)
	)
	(tile 72 13 CLBLL_X4Y51 CLBLL 2
		(primitive_site SLICE_X6Y51 SLICEL internal 45)
		(primitive_site SLICE_X7Y51 SLICEL internal 45)
	)
	(tile 72 14 INT_X5Y51 INT 1
		(primitive_site TIEOFF_X5Y51 TIEOFF internal 2)
	)
	(tile 72 15 INT_INTERFACE_X5Y51 INT_INTERFACE 0
	)
	(tile 72 16 NULL_X16Y54 NULL 0
	)
	(tile 72 17 INT_X6Y51 INT 1
		(primitive_site TIEOFF_X6Y51 TIEOFF internal 2)
	)
	(tile 72 18 CLBLM_X6Y51 CLBLM 2
		(primitive_site SLICE_X8Y51 SLICEM internal 50)
		(primitive_site SLICE_X9Y51 SLICEL internal 45)
	)
	(tile 72 19 INT_X7Y51 INT 1
		(primitive_site TIEOFF_X7Y51 TIEOFF internal 2)
	)
	(tile 72 20 CLBLM_X7Y51 CLBLM 2
		(primitive_site SLICE_X10Y51 SLICEM internal 50)
		(primitive_site SLICE_X11Y51 SLICEL internal 45)
	)
	(tile 72 21 VBRK_X7Y51 VBRK 0
	)
	(tile 72 22 INT_X8Y51 INT 1
		(primitive_site TIEOFF_X8Y51 TIEOFF internal 2)
	)
	(tile 72 23 INT_INTERFACE_X8Y51 INT_INTERFACE 0
	)
	(tile 72 24 NULL_X24Y54 NULL 0
	)
	(tile 72 25 INT_X9Y51 INT 1
		(primitive_site TIEOFF_X10Y51 TIEOFF internal 2)
	)
	(tile 72 26 CLBLM_X9Y51 CLBLM 2
		(primitive_site SLICE_X12Y51 SLICEM internal 50)
		(primitive_site SLICE_X13Y51 SLICEL internal 45)
	)
	(tile 72 27 INT_X10Y51 INT 1
		(primitive_site TIEOFF_X11Y51 TIEOFF internal 2)
	)
	(tile 72 28 CLBLM_X10Y51 CLBLM 2
		(primitive_site SLICE_X14Y51 SLICEM internal 50)
		(primitive_site SLICE_X15Y51 SLICEL internal 45)
	)
	(tile 72 29 INT_X11Y51 INT 1
		(primitive_site TIEOFF_X12Y51 TIEOFF internal 2)
	)
	(tile 72 30 CLBLM_X11Y51 CLBLM 2
		(primitive_site SLICE_X16Y51 SLICEM internal 50)
		(primitive_site SLICE_X17Y51 SLICEL internal 45)
	)
	(tile 72 31 INT_X12Y51 INT 1
		(primitive_site TIEOFF_X13Y51 TIEOFF internal 2)
	)
	(tile 72 32 CLBLM_X12Y51 CLBLM 2
		(primitive_site SLICE_X18Y51 SLICEM internal 50)
		(primitive_site SLICE_X19Y51 SLICEL internal 45)
	)
	(tile 72 33 VBRK_X12Y51 VBRK 0
	)
	(tile 72 34 INT_X13Y51 INT 1
		(primitive_site TIEOFF_X14Y51 TIEOFF internal 2)
	)
	(tile 72 35 INT_INTERFACE_X13Y51 INT_INTERFACE 0
	)
	(tile 72 36 NULL_X36Y54 NULL 0
	)
	(tile 72 37 INT_X14Y51 INT 1
		(primitive_site TIEOFF_X16Y51 TIEOFF internal 2)
	)
	(tile 72 38 CLBLM_X14Y51 CLBLM 2
		(primitive_site SLICE_X20Y51 SLICEM internal 50)
		(primitive_site SLICE_X21Y51 SLICEL internal 45)
	)
	(tile 72 39 INT_X15Y51 INT 1
		(primitive_site TIEOFF_X17Y51 TIEOFF internal 2)
	)
	(tile 72 40 CLBLM_X15Y51 CLBLM 2
		(primitive_site SLICE_X22Y51 SLICEM internal 50)
		(primitive_site SLICE_X23Y51 SLICEL internal 45)
	)
	(tile 72 41 INT_X16Y51 INT 1
		(primitive_site TIEOFF_X18Y51 TIEOFF internal 2)
	)
	(tile 72 42 INT_INTERFACE_X16Y51 INT_INTERFACE 0
	)
	(tile 72 43 NULL_X43Y54 NULL 0
	)
	(tile 72 44 INT_X17Y51 INT 1
		(primitive_site TIEOFF_X19Y51 TIEOFF internal 2)
	)
	(tile 72 45 CLBLM_X17Y51 CLBLM 2
		(primitive_site SLICE_X24Y51 SLICEM internal 50)
		(primitive_site SLICE_X25Y51 SLICEL internal 45)
	)
	(tile 72 46 INT_X18Y51 INT 1
		(primitive_site TIEOFF_X20Y51 TIEOFF internal 2)
	)
	(tile 72 47 CLBLM_X18Y51 CLBLM 2
		(primitive_site SLICE_X26Y51 SLICEM internal 50)
		(primitive_site SLICE_X27Y51 SLICEL internal 45)
	)
	(tile 72 48 VBRK_X18Y51 VBRK 0
	)
	(tile 72 49 INT_X19Y51 INT 1
		(primitive_site TIEOFF_X21Y51 TIEOFF internal 2)
	)
	(tile 72 50 INT_INTERFACE_X19Y51 INT_INTERFACE 0
	)
	(tile 72 51 NULL_X51Y54 NULL 0
	)
	(tile 72 52 INT_X20Y51 INT 1
		(primitive_site TIEOFF_X23Y51 TIEOFF internal 2)
	)
	(tile 72 53 CLBLM_X20Y51 CLBLM 2
		(primitive_site SLICE_X28Y51 SLICEM internal 50)
		(primitive_site SLICE_X29Y51 SLICEL internal 45)
	)
	(tile 72 54 INT_X21Y51 INT 1
		(primitive_site TIEOFF_X24Y51 TIEOFF internal 2)
	)
	(tile 72 55 CLBLM_X21Y51 CLBLM 2
		(primitive_site SLICE_X30Y51 SLICEM internal 50)
		(primitive_site SLICE_X31Y51 SLICEL internal 45)
	)
	(tile 72 56 INT_X22Y51 INT 1
		(primitive_site TIEOFF_X25Y51 TIEOFF internal 2)
	)
	(tile 72 57 INT_INTERFACE_X22Y51 INT_INTERFACE 0
	)
	(tile 72 58 NULL_X58Y54 NULL 0
	)
	(tile 72 59 INT_X23Y51 INT 1
		(primitive_site TIEOFF_X26Y51 TIEOFF internal 2)
	)
	(tile 72 60 CLBLM_X23Y51 CLBLM 2
		(primitive_site SLICE_X32Y51 SLICEM internal 50)
		(primitive_site SLICE_X33Y51 SLICEL internal 45)
	)
	(tile 72 61 INT_X24Y51 INT 1
		(primitive_site TIEOFF_X27Y51 TIEOFF internal 2)
	)
	(tile 72 62 CLBLL_X24Y51 CLBLL 2
		(primitive_site SLICE_X34Y51 SLICEL internal 45)
		(primitive_site SLICE_X35Y51 SLICEL internal 45)
	)
	(tile 72 63 VBRK_X24Y51 VBRK 0
	)
	(tile 72 64 NULL_X64Y54 NULL 0
	)
	(tile 72 65 NULL_X65Y54 NULL 0
	)
	(tile 72 66 INT_X25Y51 INT 1
		(primitive_site TIEOFF_X28Y51 TIEOFF internal 2)
	)
	(tile 72 67 IOI_L_INT_INTERFACE_X25Y51 IOI_L_INT_INTERFACE 0
	)
	(tile 72 68 VBRK_X25Y51 VBRK 0
	)
	(tile 72 69 INT_X26Y51 INT 1
		(primitive_site TIEOFF_X29Y51 TIEOFF internal 2)
	)
	(tile 72 70 CLBLM_X26Y51 CLBLM 2
		(primitive_site SLICE_X36Y51 SLICEM internal 50)
		(primitive_site SLICE_X37Y51 SLICEL internal 45)
	)
	(tile 72 71 INT_X27Y51 INT 1
		(primitive_site TIEOFF_X30Y51 TIEOFF internal 2)
	)
	(tile 72 72 CLBLL_X27Y51 CLBLL 2
		(primitive_site SLICE_X38Y51 SLICEL internal 45)
		(primitive_site SLICE_X39Y51 SLICEL internal 45)
	)
	(tile 72 73 INT_X28Y51 INT 1
		(primitive_site TIEOFF_X31Y51 TIEOFF internal 2)
	)
	(tile 72 74 CLBLM_X28Y51 CLBLM 2
		(primitive_site SLICE_X40Y51 SLICEM internal 50)
		(primitive_site SLICE_X41Y51 SLICEL internal 45)
	)
	(tile 72 75 INT_X29Y51 INT 1
		(primitive_site TIEOFF_X32Y51 TIEOFF internal 2)
	)
	(tile 72 76 CLBLL_X29Y51 CLBLL 2
		(primitive_site SLICE_X42Y51 SLICEL internal 45)
		(primitive_site SLICE_X43Y51 SLICEL internal 45)
	)
	(tile 72 77 VBRK_X29Y51 VBRK 0
	)
	(tile 72 78 CENTER_SPACE2_X78Y54 CENTER_SPACE2 0
	)
	(tile 72 79 CENTER_SPACE1_X79Y54 CENTER_SPACE1 0
	)
	(tile 72 80 CENTER_SPACE2_X80Y54 CENTER_SPACE2 0
	)
	(tile 72 81 CENTER_SPACE1_X81Y54 CENTER_SPACE1 0
	)
	(tile 72 82 CENTER_SPACE2_X82Y54 CENTER_SPACE2 0
	)
	(tile 72 83 CENTER_SPACE1_X83Y54 CENTER_SPACE1 0
	)
	(tile 72 84 CENTER_SPACE2_X84Y54 CENTER_SPACE2 0
	)
	(tile 72 85 CENTER_SPACE1_X85Y54 CENTER_SPACE1 0
	)
	(tile 72 86 CENTER_SPACE2_X86Y54 CENTER_SPACE2 0
	)
	(tile 72 87 CENTER_SPACE1_X87Y54 CENTER_SPACE1 0
	)
	(tile 72 88 CENTER_SPACE2_X88Y54 CENTER_SPACE2 0
	)
	(tile 72 89 NULL_X89Y54 NULL 0
	)
	(tile 72 90 VFRAME_X89Y54 VFRAME 0
	)
	(tile 72 91 INT_X36Y51 INT 1
		(primitive_site TIEOFF_X39Y51 TIEOFF internal 2)
	)
	(tile 72 92 INT_INTERFACE_X36Y51 INT_INTERFACE 0
	)
	(tile 72 93 CMT_X36Y51 CMT_BOT 1
		(primitive_site MMCM_ADV_X0Y2 MMCM_ADV internal 166)
	)
	(tile 72 94 INT_X37Y51 INT 1
		(primitive_site TIEOFF_X40Y51 TIEOFF internal 2)
	)
	(tile 72 95 CLBLM_X37Y51 CLBLM 2
		(primitive_site SLICE_X56Y51 SLICEM internal 50)
		(primitive_site SLICE_X57Y51 SLICEL internal 45)
	)
	(tile 72 96 INT_X38Y51 INT 1
		(primitive_site TIEOFF_X41Y51 TIEOFF internal 2)
	)
	(tile 72 97 CLBLL_X38Y51 CLBLL 2
		(primitive_site SLICE_X58Y51 SLICEL internal 45)
		(primitive_site SLICE_X59Y51 SLICEL internal 45)
	)
	(tile 72 98 INT_X39Y51 INT 1
		(primitive_site TIEOFF_X42Y51 TIEOFF internal 2)
	)
	(tile 72 99 CLBLM_X39Y51 CLBLM 2
		(primitive_site SLICE_X60Y51 SLICEM internal 50)
		(primitive_site SLICE_X61Y51 SLICEL internal 45)
	)
	(tile 72 100 INT_X40Y51 INT 1
		(primitive_site TIEOFF_X43Y51 TIEOFF internal 2)
	)
	(tile 72 101 CLBLL_X40Y51 CLBLL 2
		(primitive_site SLICE_X62Y51 SLICEL internal 45)
		(primitive_site SLICE_X63Y51 SLICEL internal 45)
	)
	(tile 72 102 VBRK_X40Y51 VBRK 0
	)
	(tile 72 103 INT_X41Y51 INT 1
		(primitive_site TIEOFF_X44Y51 TIEOFF internal 2)
	)
	(tile 72 104 INT_INTERFACE_X41Y51 INT_INTERFACE 0
	)
	(tile 72 105 NULL_X105Y54 NULL 0
	)
	(tile 72 106 NULL_X106Y54 NULL 0
	)
	(tile 72 107 VBRK_X106Y54 VBRK 0
	)
	(tile 72 108 INT_X42Y51 INT 1
		(primitive_site TIEOFF_X45Y51 TIEOFF internal 2)
	)
	(tile 72 109 CLBLM_X42Y51 CLBLM 2
		(primitive_site SLICE_X64Y51 SLICEM internal 50)
		(primitive_site SLICE_X65Y51 SLICEL internal 45)
	)
	(tile 72 110 INT_X43Y51 INT 1
		(primitive_site TIEOFF_X46Y51 TIEOFF internal 2)
	)
	(tile 72 111 CLBLL_X43Y51 CLBLL 2
		(primitive_site SLICE_X66Y51 SLICEL internal 45)
		(primitive_site SLICE_X67Y51 SLICEL internal 45)
	)
	(tile 72 112 INT_X44Y51 INT 1
		(primitive_site TIEOFF_X47Y51 TIEOFF internal 2)
	)
	(tile 72 113 INT_INTERFACE_X44Y51 INT_INTERFACE 0
	)
	(tile 72 114 NULL_X114Y54 NULL 0
	)
	(tile 72 115 INT_X45Y51 INT 1
		(primitive_site TIEOFF_X48Y51 TIEOFF internal 2)
	)
	(tile 72 116 CLBLM_X45Y51 CLBLM 2
		(primitive_site SLICE_X68Y51 SLICEM internal 50)
		(primitive_site SLICE_X69Y51 SLICEL internal 45)
	)
	(tile 72 117 INT_X46Y51 INT 1
		(primitive_site TIEOFF_X49Y51 TIEOFF internal 2)
	)
	(tile 72 118 CLBLM_X46Y51 CLBLM 2
		(primitive_site SLICE_X70Y51 SLICEM internal 50)
		(primitive_site SLICE_X71Y51 SLICEL internal 45)
	)
	(tile 72 119 INT_X47Y51 INT 1
		(primitive_site TIEOFF_X50Y51 TIEOFF internal 2)
	)
	(tile 72 120 INT_INTERFACE_X47Y51 INT_INTERFACE 0
	)
	(tile 72 121 NULL_X121Y54 NULL 0
	)
	(tile 72 122 VBRK_X47Y51 VBRK 0
	)
	(tile 72 123 INT_X48Y51 INT 1
		(primitive_site TIEOFF_X52Y51 TIEOFF internal 2)
	)
	(tile 72 124 CLBLM_X48Y51 CLBLM 2
		(primitive_site SLICE_X72Y51 SLICEM internal 50)
		(primitive_site SLICE_X73Y51 SLICEL internal 45)
	)
	(tile 72 125 INT_X49Y51 INT 1
		(primitive_site TIEOFF_X53Y51 TIEOFF internal 2)
	)
	(tile 72 126 CLBLM_X49Y51 CLBLM 2
		(primitive_site SLICE_X74Y51 SLICEM internal 50)
		(primitive_site SLICE_X75Y51 SLICEL internal 45)
	)
	(tile 72 127 INT_X50Y51 INT 1
		(primitive_site TIEOFF_X54Y51 TIEOFF internal 2)
	)
	(tile 72 128 INT_INTERFACE_X50Y51 INT_INTERFACE 0
	)
	(tile 72 129 NULL_X129Y54 NULL 0
	)
	(tile 72 130 INT_X51Y51 INT 1
		(primitive_site TIEOFF_X55Y51 TIEOFF internal 2)
	)
	(tile 72 131 CLBLM_X51Y51 CLBLM 2
		(primitive_site SLICE_X76Y51 SLICEM internal 50)
		(primitive_site SLICE_X77Y51 SLICEL internal 45)
	)
	(tile 72 132 INT_X52Y51 INT 1
		(primitive_site TIEOFF_X56Y51 TIEOFF internal 2)
	)
	(tile 72 133 CLBLM_X52Y51 CLBLM 2
		(primitive_site SLICE_X78Y51 SLICEM internal 50)
		(primitive_site SLICE_X79Y51 SLICEL internal 45)
	)
	(tile 72 134 INT_X53Y51 INT 1
		(primitive_site TIEOFF_X57Y51 TIEOFF internal 2)
	)
	(tile 72 135 INT_INTERFACE_X53Y51 INT_INTERFACE 0
	)
	(tile 72 136 NULL_X136Y54 NULL 0
	)
	(tile 72 137 VBRK_X53Y51 VBRK 0
	)
	(tile 72 138 INT_X54Y51 INT 1
		(primitive_site TIEOFF_X59Y51 TIEOFF internal 2)
	)
	(tile 72 139 CLBLM_X54Y51 CLBLM 2
		(primitive_site SLICE_X80Y51 SLICEM internal 50)
		(primitive_site SLICE_X81Y51 SLICEL internal 45)
	)
	(tile 72 140 INT_X55Y51 INT 1
		(primitive_site TIEOFF_X60Y51 TIEOFF internal 2)
	)
	(tile 72 141 CLBLM_X55Y51 CLBLM 2
		(primitive_site SLICE_X82Y51 SLICEM internal 50)
		(primitive_site SLICE_X83Y51 SLICEL internal 45)
	)
	(tile 72 142 INT_X56Y51 INT 1
		(primitive_site TIEOFF_X61Y51 TIEOFF internal 2)
	)
	(tile 72 143 CLBLM_X56Y51 CLBLM 2
		(primitive_site SLICE_X84Y51 SLICEM internal 50)
		(primitive_site SLICE_X85Y51 SLICEL internal 45)
	)
	(tile 72 144 INT_X57Y51 INT 1
		(primitive_site TIEOFF_X62Y51 TIEOFF internal 2)
	)
	(tile 72 145 CLBLM_X57Y51 CLBLM 2
		(primitive_site SLICE_X86Y51 SLICEM internal 50)
		(primitive_site SLICE_X87Y51 SLICEL internal 45)
	)
	(tile 72 146 INT_X58Y51 INT 1
		(primitive_site TIEOFF_X63Y51 TIEOFF internal 2)
	)
	(tile 72 147 INT_INTERFACE_X58Y51 INT_INTERFACE 0
	)
	(tile 72 148 NULL_X148Y54 NULL 0
	)
	(tile 72 149 VBRK_X58Y51 VBRK 0
	)
	(tile 72 150 INT_X59Y51 INT 1
		(primitive_site TIEOFF_X65Y51 TIEOFF internal 2)
	)
	(tile 72 151 CLBLM_X59Y51 CLBLM 2
		(primitive_site SLICE_X88Y51 SLICEM internal 50)
		(primitive_site SLICE_X89Y51 SLICEL internal 45)
	)
	(tile 72 152 INT_X60Y51 INT 1
		(primitive_site TIEOFF_X66Y51 TIEOFF internal 2)
	)
	(tile 72 153 CLBLM_X60Y51 CLBLM 2
		(primitive_site SLICE_X90Y51 SLICEM internal 50)
		(primitive_site SLICE_X91Y51 SLICEL internal 45)
	)
	(tile 72 154 INT_X61Y51 INT 1
		(primitive_site TIEOFF_X67Y51 TIEOFF internal 2)
	)
	(tile 72 155 INT_INTERFACE_X61Y51 INT_INTERFACE 0
	)
	(tile 72 156 NULL_X156Y54 NULL 0
	)
	(tile 72 157 INT_X62Y51 INT 1
		(primitive_site TIEOFF_X68Y51 TIEOFF internal 2)
	)
	(tile 72 158 CLBLM_X62Y51 CLBLM 2
		(primitive_site SLICE_X92Y51 SLICEM internal 50)
		(primitive_site SLICE_X93Y51 SLICEL internal 45)
	)
	(tile 72 159 INT_X63Y51 INT 1
		(primitive_site TIEOFF_X69Y51 TIEOFF internal 2)
	)
	(tile 72 160 CLBLL_X63Y51 CLBLL 2
		(primitive_site SLICE_X94Y51 SLICEL internal 45)
		(primitive_site SLICE_X95Y51 SLICEL internal 45)
	)
	(tile 72 161 VBRK_X63Y51 VBRK 0
	)
	(tile 72 162 INT_X64Y51 INT 1
		(primitive_site TIEOFF_X70Y51 TIEOFF internal 2)
	)
	(tile 72 163 CLBLM_X64Y51 CLBLM 2
		(primitive_site SLICE_X96Y51 SLICEM internal 50)
		(primitive_site SLICE_X97Y51 SLICEL internal 45)
	)
	(tile 72 164 INT_X65Y51 INT 1
		(primitive_site TIEOFF_X71Y51 TIEOFF internal 2)
	)
	(tile 72 165 CLBLL_X65Y51 CLBLL 2
		(primitive_site SLICE_X98Y51 SLICEL internal 45)
		(primitive_site SLICE_X99Y51 SLICEL internal 45)
	)
	(tile 72 166 INT_X66Y51 INT 1
		(primitive_site TIEOFF_X72Y51 TIEOFF internal 2)
	)
	(tile 72 167 PCIE_INT_INTERFACE_L_X66Y51 PCIE_INT_INTERFACE_L 0
	)
	(tile 72 168 INT_X67Y51 INT 1
		(primitive_site TIEOFF_X73Y51 TIEOFF internal 2)
	)
	(tile 72 169 PCIE_INT_INTERFACE_R_X67Y51 PCIE_INT_INTERFACE_R 0
	)
	(tile 72 170 NULL_X170Y54 NULL 0
	)
	(tile 72 171 NULL_X171Y54 NULL 0
	)
	(tile 72 172 NULL_X172Y54 NULL 0
	)
	(tile 72 173 NULL_X173Y54 NULL 0
	)
	(tile 72 174 NULL_X174Y54 NULL 0
	)
	(tile 72 175 INT_X70Y51 INT 1
		(primitive_site TIEOFF_X76Y51 TIEOFF internal 2)
	)
	(tile 72 176 GTX_INT_INTERFACE_X70Y51 GTX_INT_INTERFACE 0
	)
	(tile 72 177 R_TERM_INT_X70Y51 R_TERM_INT 0
	)
	(tile 72 178 NULL_X178Y54 NULL 0
	)
	(tile 73 0 LIOB_X0Y50 LIOB 2
		(primitive_site H18 IOBS bonded 13)
		(primitive_site H17 IOBM bonded 13)
	)
	(tile 73 1 LIOI_X0Y50 LIOI 6
		(primitive_site IODELAY_X0Y50 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y50 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y51 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y51 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y51 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y50 OLOGICE1 internal 32)
	)
	(tile 73 2 L_TERM_INT_X0Y50 L_TERM_INT 0
	)
	(tile 73 3 INT_X0Y50 INT 1
		(primitive_site TIEOFF_X0Y50 TIEOFF internal 2)
	)
	(tile 73 4 IOI_L_INT_INTERFACE_X0Y50 IOI_L_INT_INTERFACE 0
	)
	(tile 73 5 VBRK_X0Y50 VBRK 0
	)
	(tile 73 6 INT_X1Y50 INT 1
		(primitive_site TIEOFF_X1Y50 TIEOFF internal 2)
	)
	(tile 73 7 CLBLM_X1Y50 CLBLM 2
		(primitive_site SLICE_X0Y50 SLICEM internal 50)
		(primitive_site SLICE_X1Y50 SLICEL internal 45)
	)
	(tile 73 8 INT_X2Y50 INT 1
		(primitive_site TIEOFF_X2Y50 TIEOFF internal 2)
	)
	(tile 73 9 CLBLL_X2Y50 CLBLL 2
		(primitive_site SLICE_X2Y50 SLICEL internal 45)
		(primitive_site SLICE_X3Y50 SLICEL internal 45)
	)
	(tile 73 10 INT_X3Y50 INT 1
		(primitive_site TIEOFF_X3Y50 TIEOFF internal 2)
	)
	(tile 73 11 CLBLM_X3Y50 CLBLM 2
		(primitive_site SLICE_X4Y50 SLICEM internal 50)
		(primitive_site SLICE_X5Y50 SLICEL internal 45)
	)
	(tile 73 12 INT_X4Y50 INT 1
		(primitive_site TIEOFF_X4Y50 TIEOFF internal 2)
	)
	(tile 73 13 CLBLL_X4Y50 CLBLL 2
		(primitive_site SLICE_X6Y50 SLICEL internal 45)
		(primitive_site SLICE_X7Y50 SLICEL internal 45)
	)
	(tile 73 14 INT_X5Y50 INT 1
		(primitive_site TIEOFF_X5Y50 TIEOFF internal 2)
	)
	(tile 73 15 INT_INTERFACE_X5Y50 INT_INTERFACE 0
	)
	(tile 73 16 BRAM_X5Y50 BRAM 3
		(primitive_site RAMB18_X0Y20 FIFO18E1 internal 158)
		(primitive_site RAMB18_X0Y21 RAMB18E1 internal 158)
		(primitive_site RAMB36_X0Y10 RAMBFIFO36E1 internal 356)
	)
	(tile 73 17 INT_X6Y50 INT 1
		(primitive_site TIEOFF_X6Y50 TIEOFF internal 2)
	)
	(tile 73 18 CLBLM_X6Y50 CLBLM 2
		(primitive_site SLICE_X8Y50 SLICEM internal 50)
		(primitive_site SLICE_X9Y50 SLICEL internal 45)
	)
	(tile 73 19 INT_X7Y50 INT 1
		(primitive_site TIEOFF_X7Y50 TIEOFF internal 2)
	)
	(tile 73 20 CLBLM_X7Y50 CLBLM 2
		(primitive_site SLICE_X10Y50 SLICEM internal 50)
		(primitive_site SLICE_X11Y50 SLICEL internal 45)
	)
	(tile 73 21 VBRK_X7Y50 VBRK 0
	)
	(tile 73 22 INT_X8Y50 INT 1
		(primitive_site TIEOFF_X8Y50 TIEOFF internal 2)
	)
	(tile 73 23 INT_INTERFACE_X8Y50 INT_INTERFACE 0
	)
	(tile 73 24 DSP_X8Y50 DSP 3
		(primitive_site DSP48_X0Y20 DSP48E1 internal 417)
		(primitive_site DSP48_X0Y21 DSP48E1 internal 417)
		(primitive_site TIEOFF_X9Y50 TIEOFF internal 2)
	)
	(tile 73 25 INT_X9Y50 INT 1
		(primitive_site TIEOFF_X10Y50 TIEOFF internal 2)
	)
	(tile 73 26 CLBLM_X9Y50 CLBLM 2
		(primitive_site SLICE_X12Y50 SLICEM internal 50)
		(primitive_site SLICE_X13Y50 SLICEL internal 45)
	)
	(tile 73 27 INT_X10Y50 INT 1
		(primitive_site TIEOFF_X11Y50 TIEOFF internal 2)
	)
	(tile 73 28 CLBLM_X10Y50 CLBLM 2
		(primitive_site SLICE_X14Y50 SLICEM internal 50)
		(primitive_site SLICE_X15Y50 SLICEL internal 45)
	)
	(tile 73 29 INT_X11Y50 INT 1
		(primitive_site TIEOFF_X12Y50 TIEOFF internal 2)
	)
	(tile 73 30 CLBLM_X11Y50 CLBLM 2
		(primitive_site SLICE_X16Y50 SLICEM internal 50)
		(primitive_site SLICE_X17Y50 SLICEL internal 45)
	)
	(tile 73 31 INT_X12Y50 INT 1
		(primitive_site TIEOFF_X13Y50 TIEOFF internal 2)
	)
	(tile 73 32 CLBLM_X12Y50 CLBLM 2
		(primitive_site SLICE_X18Y50 SLICEM internal 50)
		(primitive_site SLICE_X19Y50 SLICEL internal 45)
	)
	(tile 73 33 VBRK_X12Y50 VBRK 0
	)
	(tile 73 34 INT_X13Y50 INT 1
		(primitive_site TIEOFF_X14Y50 TIEOFF internal 2)
	)
	(tile 73 35 INT_INTERFACE_X13Y50 INT_INTERFACE 0
	)
	(tile 73 36 DSP_X13Y50 DSP 3
		(primitive_site DSP48_X1Y20 DSP48E1 internal 417)
		(primitive_site DSP48_X1Y21 DSP48E1 internal 417)
		(primitive_site TIEOFF_X15Y50 TIEOFF internal 2)
	)
	(tile 73 37 INT_X14Y50 INT 1
		(primitive_site TIEOFF_X16Y50 TIEOFF internal 2)
	)
	(tile 73 38 CLBLM_X14Y50 CLBLM 2
		(primitive_site SLICE_X20Y50 SLICEM internal 50)
		(primitive_site SLICE_X21Y50 SLICEL internal 45)
	)
	(tile 73 39 INT_X15Y50 INT 1
		(primitive_site TIEOFF_X17Y50 TIEOFF internal 2)
	)
	(tile 73 40 CLBLM_X15Y50 CLBLM 2
		(primitive_site SLICE_X22Y50 SLICEM internal 50)
		(primitive_site SLICE_X23Y50 SLICEL internal 45)
	)
	(tile 73 41 INT_X16Y50 INT 1
		(primitive_site TIEOFF_X18Y50 TIEOFF internal 2)
	)
	(tile 73 42 INT_INTERFACE_X16Y50 INT_INTERFACE 0
	)
	(tile 73 43 BRAM_X16Y50 BRAM 3
		(primitive_site RAMB18_X1Y20 FIFO18E1 internal 158)
		(primitive_site RAMB18_X1Y21 RAMB18E1 internal 158)
		(primitive_site RAMB36_X1Y10 RAMBFIFO36E1 internal 356)
	)
	(tile 73 44 INT_X17Y50 INT 1
		(primitive_site TIEOFF_X19Y50 TIEOFF internal 2)
	)
	(tile 73 45 CLBLM_X17Y50 CLBLM 2
		(primitive_site SLICE_X24Y50 SLICEM internal 50)
		(primitive_site SLICE_X25Y50 SLICEL internal 45)
	)
	(tile 73 46 INT_X18Y50 INT 1
		(primitive_site TIEOFF_X20Y50 TIEOFF internal 2)
	)
	(tile 73 47 CLBLM_X18Y50 CLBLM 2
		(primitive_site SLICE_X26Y50 SLICEM internal 50)
		(primitive_site SLICE_X27Y50 SLICEL internal 45)
	)
	(tile 73 48 VBRK_X18Y50 VBRK 0
	)
	(tile 73 49 INT_X19Y50 INT 1
		(primitive_site TIEOFF_X21Y50 TIEOFF internal 2)
	)
	(tile 73 50 INT_INTERFACE_X19Y50 INT_INTERFACE 0
	)
	(tile 73 51 DSP_X19Y50 DSP 3
		(primitive_site DSP48_X2Y20 DSP48E1 internal 417)
		(primitive_site DSP48_X2Y21 DSP48E1 internal 417)
		(primitive_site TIEOFF_X22Y50 TIEOFF internal 2)
	)
	(tile 73 52 INT_X20Y50 INT 1
		(primitive_site TIEOFF_X23Y50 TIEOFF internal 2)
	)
	(tile 73 53 CLBLM_X20Y50 CLBLM 2
		(primitive_site SLICE_X28Y50 SLICEM internal 50)
		(primitive_site SLICE_X29Y50 SLICEL internal 45)
	)
	(tile 73 54 INT_X21Y50 INT 1
		(primitive_site TIEOFF_X24Y50 TIEOFF internal 2)
	)
	(tile 73 55 CLBLM_X21Y50 CLBLM 2
		(primitive_site SLICE_X30Y50 SLICEM internal 50)
		(primitive_site SLICE_X31Y50 SLICEL internal 45)
	)
	(tile 73 56 INT_X22Y50 INT 1
		(primitive_site TIEOFF_X25Y50 TIEOFF internal 2)
	)
	(tile 73 57 INT_INTERFACE_X22Y50 INT_INTERFACE 0
	)
	(tile 73 58 BRAM_X22Y50 BRAM 3
		(primitive_site RAMB18_X2Y20 FIFO18E1 internal 158)
		(primitive_site RAMB18_X2Y21 RAMB18E1 internal 158)
		(primitive_site RAMB36_X2Y10 RAMBFIFO36E1 internal 356)
	)
	(tile 73 59 INT_X23Y50 INT 1
		(primitive_site TIEOFF_X26Y50 TIEOFF internal 2)
	)
	(tile 73 60 CLBLM_X23Y50 CLBLM 2
		(primitive_site SLICE_X32Y50 SLICEM internal 50)
		(primitive_site SLICE_X33Y50 SLICEL internal 45)
	)
	(tile 73 61 INT_X24Y50 INT 1
		(primitive_site TIEOFF_X27Y50 TIEOFF internal 2)
	)
	(tile 73 62 CLBLL_X24Y50 CLBLL 2
		(primitive_site SLICE_X34Y50 SLICEL internal 45)
		(primitive_site SLICE_X35Y50 SLICEL internal 45)
	)
	(tile 73 63 VBRK_X24Y50 VBRK 0
	)
	(tile 73 64 LIOB_FT_X25Y50 LIOB_FT 2
		(primitive_site F14 IOBS bonded 13)
		(primitive_site G14 IOBM bonded 13)
	)
	(tile 73 65 LIOI_X25Y50 LIOI 6
		(primitive_site IODELAY_X1Y50 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y50 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y51 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y51 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y51 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y50 OLOGICE1 internal 32)
	)
	(tile 73 66 INT_X25Y50 INT 1
		(primitive_site TIEOFF_X28Y50 TIEOFF internal 2)
	)
	(tile 73 67 IOI_L_INT_INTERFACE_X25Y50 IOI_L_INT_INTERFACE 0
	)
	(tile 73 68 VBRK_X25Y50 VBRK 0
	)
	(tile 73 69 INT_X26Y50 INT 1
		(primitive_site TIEOFF_X29Y50 TIEOFF internal 2)
	)
	(tile 73 70 CLBLM_X26Y50 CLBLM 2
		(primitive_site SLICE_X36Y50 SLICEM internal 50)
		(primitive_site SLICE_X37Y50 SLICEL internal 45)
	)
	(tile 73 71 INT_X27Y50 INT 1
		(primitive_site TIEOFF_X30Y50 TIEOFF internal 2)
	)
	(tile 73 72 CLBLL_X27Y50 CLBLL 2
		(primitive_site SLICE_X38Y50 SLICEL internal 45)
		(primitive_site SLICE_X39Y50 SLICEL internal 45)
	)
	(tile 73 73 INT_X28Y50 INT 1
		(primitive_site TIEOFF_X31Y50 TIEOFF internal 2)
	)
	(tile 73 74 CLBLM_X28Y50 CLBLM 2
		(primitive_site SLICE_X40Y50 SLICEM internal 50)
		(primitive_site SLICE_X41Y50 SLICEL internal 45)
	)
	(tile 73 75 INT_X29Y50 INT 1
		(primitive_site TIEOFF_X32Y50 TIEOFF internal 2)
	)
	(tile 73 76 CLBLL_X29Y50 CLBLL 2
		(primitive_site SLICE_X42Y50 SLICEL internal 45)
		(primitive_site SLICE_X43Y50 SLICEL internal 45)
	)
	(tile 73 77 VBRK_X29Y50 VBRK 0
	)
	(tile 73 78 CENTER_SPACE2_X78Y53 CENTER_SPACE2 0
	)
	(tile 73 79 CENTER_SPACE1_X79Y53 CENTER_SPACE1 0
	)
	(tile 73 80 CENTER_SPACE2_X80Y53 CENTER_SPACE2 0
	)
	(tile 73 81 CENTER_SPACE1_X81Y53 CENTER_SPACE1 0
	)
	(tile 73 82 CENTER_SPACE2_X82Y53 CENTER_SPACE2 0
	)
	(tile 73 83 CENTER_SPACE1_X83Y53 CENTER_SPACE1 0
	)
	(tile 73 84 CENTER_SPACE2_X84Y53 CENTER_SPACE2 0
	)
	(tile 73 85 CENTER_SPACE1_X85Y53 CENTER_SPACE1 0
	)
	(tile 73 86 CENTER_SPACE2_X86Y53 CENTER_SPACE2 0
	)
	(tile 73 87 CENTER_SPACE1_X87Y53 CENTER_SPACE1 0
	)
	(tile 73 88 CENTER_SPACE2_X88Y53 CENTER_SPACE2 0
	)
	(tile 73 89 CFG_CENTER_2_X88Y53 CFG_CENTER_2 6
		(primitive_site L12 IPAD bonded 1)
		(primitive_site M11 IPAD bonded 1)
		(primitive_site BSCAN_X0Y2 BSCAN internal 11)
		(primitive_site BSCAN_X0Y3 BSCAN internal 11)
		(primitive_site ICAP_X0Y1 ICAP internal 68)
		(primitive_site SYSMON_X0Y0 SYSMON internal 190)
	)
	(tile 73 90 VFRAME_X88Y53 VFRAME 0
	)
	(tile 73 91 INT_X36Y50 INT 1
		(primitive_site TIEOFF_X39Y50 TIEOFF internal 2)
	)
	(tile 73 92 INT_INTERFACE_X36Y50 INT_INTERFACE 0
	)
	(tile 73 93 NULL_X93Y53 NULL 0
	)
	(tile 73 94 INT_X37Y50 INT 1
		(primitive_site TIEOFF_X40Y50 TIEOFF internal 2)
	)
	(tile 73 95 CLBLM_X37Y50 CLBLM 2
		(primitive_site SLICE_X56Y50 SLICEM internal 50)
		(primitive_site SLICE_X57Y50 SLICEL internal 45)
	)
	(tile 73 96 INT_X38Y50 INT 1
		(primitive_site TIEOFF_X41Y50 TIEOFF internal 2)
	)
	(tile 73 97 CLBLL_X38Y50 CLBLL 2
		(primitive_site SLICE_X58Y50 SLICEL internal 45)
		(primitive_site SLICE_X59Y50 SLICEL internal 45)
	)
	(tile 73 98 INT_X39Y50 INT 1
		(primitive_site TIEOFF_X42Y50 TIEOFF internal 2)
	)
	(tile 73 99 CLBLM_X39Y50 CLBLM 2
		(primitive_site SLICE_X60Y50 SLICEM internal 50)
		(primitive_site SLICE_X61Y50 SLICEL internal 45)
	)
	(tile 73 100 INT_X40Y50 INT 1
		(primitive_site TIEOFF_X43Y50 TIEOFF internal 2)
	)
	(tile 73 101 CLBLL_X40Y50 CLBLL 2
		(primitive_site SLICE_X62Y50 SLICEL internal 45)
		(primitive_site SLICE_X63Y50 SLICEL internal 45)
	)
	(tile 73 102 VBRK_X40Y50 VBRK 0
	)
	(tile 73 103 INT_X41Y50 INT 1
		(primitive_site TIEOFF_X44Y50 TIEOFF internal 2)
	)
	(tile 73 104 INT_INTERFACE_X41Y50 INT_INTERFACE 0
	)
	(tile 73 105 RIOI_X41Y50 RIOI 6
		(primitive_site OLOGIC_X2Y50 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y50 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y50 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y51 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y51 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y51 ILOGICE1 internal 28)
	)
	(tile 73 106 RIOB_X41Y50 RIOB 2
		(primitive_site F11 IOBS bonded 13)
		(primitive_site E11 IOBM bonded 13)
	)
	(tile 73 107 VBRK_X41Y50 VBRK 0
	)
	(tile 73 108 INT_X42Y50 INT 1
		(primitive_site TIEOFF_X45Y50 TIEOFF internal 2)
	)
	(tile 73 109 CLBLM_X42Y50 CLBLM 2
		(primitive_site SLICE_X64Y50 SLICEM internal 50)
		(primitive_site SLICE_X65Y50 SLICEL internal 45)
	)
	(tile 73 110 INT_X43Y50 INT 1
		(primitive_site TIEOFF_X46Y50 TIEOFF internal 2)
	)
	(tile 73 111 CLBLL_X43Y50 CLBLL 2
		(primitive_site SLICE_X66Y50 SLICEL internal 45)
		(primitive_site SLICE_X67Y50 SLICEL internal 45)
	)
	(tile 73 112 INT_X44Y50 INT 1
		(primitive_site TIEOFF_X47Y50 TIEOFF internal 2)
	)
	(tile 73 113 INT_INTERFACE_X44Y50 INT_INTERFACE 0
	)
	(tile 73 114 BRAM_X44Y50 BRAM 3
		(primitive_site RAMB18_X3Y20 FIFO18E1 internal 158)
		(primitive_site RAMB18_X3Y21 RAMB18E1 internal 158)
		(primitive_site RAMB36_X3Y10 RAMBFIFO36E1 internal 356)
	)
	(tile 73 115 INT_X45Y50 INT 1
		(primitive_site TIEOFF_X48Y50 TIEOFF internal 2)
	)
	(tile 73 116 CLBLM_X45Y50 CLBLM 2
		(primitive_site SLICE_X68Y50 SLICEM internal 50)
		(primitive_site SLICE_X69Y50 SLICEL internal 45)
	)
	(tile 73 117 INT_X46Y50 INT 1
		(primitive_site TIEOFF_X49Y50 TIEOFF internal 2)
	)
	(tile 73 118 CLBLM_X46Y50 CLBLM 2
		(primitive_site SLICE_X70Y50 SLICEM internal 50)
		(primitive_site SLICE_X71Y50 SLICEL internal 45)
	)
	(tile 73 119 INT_X47Y50 INT 1
		(primitive_site TIEOFF_X50Y50 TIEOFF internal 2)
	)
	(tile 73 120 INT_INTERFACE_X47Y50 INT_INTERFACE 0
	)
	(tile 73 121 DSP_X47Y50 DSP 3
		(primitive_site DSP48_X3Y20 DSP48E1 internal 417)
		(primitive_site DSP48_X3Y21 DSP48E1 internal 417)
		(primitive_site TIEOFF_X51Y50 TIEOFF internal 2)
	)
	(tile 73 122 VBRK_X47Y50 VBRK 0
	)
	(tile 73 123 INT_X48Y50 INT 1
		(primitive_site TIEOFF_X52Y50 TIEOFF internal 2)
	)
	(tile 73 124 CLBLM_X48Y50 CLBLM 2
		(primitive_site SLICE_X72Y50 SLICEM internal 50)
		(primitive_site SLICE_X73Y50 SLICEL internal 45)
	)
	(tile 73 125 INT_X49Y50 INT 1
		(primitive_site TIEOFF_X53Y50 TIEOFF internal 2)
	)
	(tile 73 126 CLBLM_X49Y50 CLBLM 2
		(primitive_site SLICE_X74Y50 SLICEM internal 50)
		(primitive_site SLICE_X75Y50 SLICEL internal 45)
	)
	(tile 73 127 INT_X50Y50 INT 1
		(primitive_site TIEOFF_X54Y50 TIEOFF internal 2)
	)
	(tile 73 128 INT_INTERFACE_X50Y50 INT_INTERFACE 0
	)
	(tile 73 129 BRAM_X50Y50 BRAM 3
		(primitive_site RAMB18_X4Y20 FIFO18E1 internal 158)
		(primitive_site RAMB18_X4Y21 RAMB18E1 internal 158)
		(primitive_site RAMB36_X4Y10 RAMBFIFO36E1 internal 356)
	)
	(tile 73 130 INT_X51Y50 INT 1
		(primitive_site TIEOFF_X55Y50 TIEOFF internal 2)
	)
	(tile 73 131 CLBLM_X51Y50 CLBLM 2
		(primitive_site SLICE_X76Y50 SLICEM internal 50)
		(primitive_site SLICE_X77Y50 SLICEL internal 45)
	)
	(tile 73 132 INT_X52Y50 INT 1
		(primitive_site TIEOFF_X56Y50 TIEOFF internal 2)
	)
	(tile 73 133 CLBLM_X52Y50 CLBLM 2
		(primitive_site SLICE_X78Y50 SLICEM internal 50)
		(primitive_site SLICE_X79Y50 SLICEL internal 45)
	)
	(tile 73 134 INT_X53Y50 INT 1
		(primitive_site TIEOFF_X57Y50 TIEOFF internal 2)
	)
	(tile 73 135 INT_INTERFACE_X53Y50 INT_INTERFACE 0
	)
	(tile 73 136 DSP_X53Y50 DSP 3
		(primitive_site DSP48_X4Y20 DSP48E1 internal 417)
		(primitive_site DSP48_X4Y21 DSP48E1 internal 417)
		(primitive_site TIEOFF_X58Y50 TIEOFF internal 2)
	)
	(tile 73 137 VBRK_X53Y50 VBRK 0
	)
	(tile 73 138 INT_X54Y50 INT 1
		(primitive_site TIEOFF_X59Y50 TIEOFF internal 2)
	)
	(tile 73 139 CLBLM_X54Y50 CLBLM 2
		(primitive_site SLICE_X80Y50 SLICEM internal 50)
		(primitive_site SLICE_X81Y50 SLICEL internal 45)
	)
	(tile 73 140 INT_X55Y50 INT 1
		(primitive_site TIEOFF_X60Y50 TIEOFF internal 2)
	)
	(tile 73 141 CLBLM_X55Y50 CLBLM 2
		(primitive_site SLICE_X82Y50 SLICEM internal 50)
		(primitive_site SLICE_X83Y50 SLICEL internal 45)
	)
	(tile 73 142 INT_X56Y50 INT 1
		(primitive_site TIEOFF_X61Y50 TIEOFF internal 2)
	)
	(tile 73 143 CLBLM_X56Y50 CLBLM 2
		(primitive_site SLICE_X84Y50 SLICEM internal 50)
		(primitive_site SLICE_X85Y50 SLICEL internal 45)
	)
	(tile 73 144 INT_X57Y50 INT 1
		(primitive_site TIEOFF_X62Y50 TIEOFF internal 2)
	)
	(tile 73 145 CLBLM_X57Y50 CLBLM 2
		(primitive_site SLICE_X86Y50 SLICEM internal 50)
		(primitive_site SLICE_X87Y50 SLICEL internal 45)
	)
	(tile 73 146 INT_X58Y50 INT 1
		(primitive_site TIEOFF_X63Y50 TIEOFF internal 2)
	)
	(tile 73 147 INT_INTERFACE_X58Y50 INT_INTERFACE 0
	)
	(tile 73 148 DSP_X58Y50 DSP 3
		(primitive_site DSP48_X5Y20 DSP48E1 internal 417)
		(primitive_site DSP48_X5Y21 DSP48E1 internal 417)
		(primitive_site TIEOFF_X64Y50 TIEOFF internal 2)
	)
	(tile 73 149 VBRK_X58Y50 VBRK 0
	)
	(tile 73 150 INT_X59Y50 INT 1
		(primitive_site TIEOFF_X65Y50 TIEOFF internal 2)
	)
	(tile 73 151 CLBLM_X59Y50 CLBLM 2
		(primitive_site SLICE_X88Y50 SLICEM internal 50)
		(primitive_site SLICE_X89Y50 SLICEL internal 45)
	)
	(tile 73 152 INT_X60Y50 INT 1
		(primitive_site TIEOFF_X66Y50 TIEOFF internal 2)
	)
	(tile 73 153 CLBLM_X60Y50 CLBLM 2
		(primitive_site SLICE_X90Y50 SLICEM internal 50)
		(primitive_site SLICE_X91Y50 SLICEL internal 45)
	)
	(tile 73 154 INT_X61Y50 INT 1
		(primitive_site TIEOFF_X67Y50 TIEOFF internal 2)
	)
	(tile 73 155 INT_INTERFACE_X61Y50 INT_INTERFACE 0
	)
	(tile 73 156 BRAM_X61Y50 BRAM 3
		(primitive_site RAMB18_X5Y20 FIFO18E1 internal 158)
		(primitive_site RAMB18_X5Y21 RAMB18E1 internal 158)
		(primitive_site RAMB36_X5Y10 RAMBFIFO36E1 internal 356)
	)
	(tile 73 157 INT_X62Y50 INT 1
		(primitive_site TIEOFF_X68Y50 TIEOFF internal 2)
	)
	(tile 73 158 CLBLM_X62Y50 CLBLM 2
		(primitive_site SLICE_X92Y50 SLICEM internal 50)
		(primitive_site SLICE_X93Y50 SLICEL internal 45)
	)
	(tile 73 159 INT_X63Y50 INT 1
		(primitive_site TIEOFF_X69Y50 TIEOFF internal 2)
	)
	(tile 73 160 CLBLL_X63Y50 CLBLL 2
		(primitive_site SLICE_X94Y50 SLICEL internal 45)
		(primitive_site SLICE_X95Y50 SLICEL internal 45)
	)
	(tile 73 161 VBRK_X63Y50 VBRK 0
	)
	(tile 73 162 INT_X64Y50 INT 1
		(primitive_site TIEOFF_X70Y50 TIEOFF internal 2)
	)
	(tile 73 163 CLBLM_X64Y50 CLBLM 2
		(primitive_site SLICE_X96Y50 SLICEM internal 50)
		(primitive_site SLICE_X97Y50 SLICEL internal 45)
	)
	(tile 73 164 INT_X65Y50 INT 1
		(primitive_site TIEOFF_X71Y50 TIEOFF internal 2)
	)
	(tile 73 165 CLBLL_X65Y50 CLBLL 2
		(primitive_site SLICE_X98Y50 SLICEL internal 45)
		(primitive_site SLICE_X99Y50 SLICEL internal 45)
	)
	(tile 73 166 INT_X66Y50 INT 1
		(primitive_site TIEOFF_X72Y50 TIEOFF internal 2)
	)
	(tile 73 167 PCIE_INT_INTERFACE_L_X66Y50 PCIE_INT_INTERFACE_L 0
	)
	(tile 73 168 INT_X67Y50 INT 1
		(primitive_site TIEOFF_X73Y50 TIEOFF internal 2)
	)
	(tile 73 169 PCIE_INT_INTERFACE_R_X67Y50 PCIE_INT_INTERFACE_R 0
	)
	(tile 73 170 PCIE_X67Y50 PCIE 1
		(primitive_site PCIE_X0Y0 PCIE_2_0 internal 1829)
	)
	(tile 73 171 NULL_X171Y53 NULL 0
	)
	(tile 73 172 NULL_X172Y53 NULL 0
	)
	(tile 73 173 NULL_X173Y53 NULL 0
	)
	(tile 73 174 NULL_X174Y53 NULL 0
	)
	(tile 73 175 INT_X70Y50 INT 1
		(primitive_site TIEOFF_X76Y50 TIEOFF internal 2)
	)
	(tile 73 176 GTX_INT_INTERFACE_X70Y50 GTX_INT_INTERFACE 0
	)
	(tile 73 177 R_TERM_INT_X70Y50 R_TERM_INT 0
	)
	(tile 73 178 GTX_X70Y50 GTX 5
		(primitive_site GTXE1_X0Y5 GTXE1 internal 496)
		(primitive_site E4 IPAD bonded 1)
		(primitive_site E3 IPAD bonded 1)
		(primitive_site H2 OPAD bonded 1)
		(primitive_site H1 OPAD bonded 1)
	)
	(tile 74 0 NULL_X0Y52 NULL 0
	)
	(tile 74 1 NULL_X1Y52 NULL 0
	)
	(tile 74 2 L_TERM_INT_X0Y49 L_TERM_INT 0
	)
	(tile 74 3 INT_X0Y49 INT 1
		(primitive_site TIEOFF_X0Y49 TIEOFF internal 2)
	)
	(tile 74 4 IOI_L_INT_INTERFACE_X0Y49 IOI_L_INT_INTERFACE 0
	)
	(tile 74 5 VBRK_X0Y49 VBRK 0
	)
	(tile 74 6 INT_X1Y49 INT 1
		(primitive_site TIEOFF_X1Y49 TIEOFF internal 2)
	)
	(tile 74 7 CLBLM_X1Y49 CLBLM 2
		(primitive_site SLICE_X0Y49 SLICEM internal 50)
		(primitive_site SLICE_X1Y49 SLICEL internal 45)
	)
	(tile 74 8 INT_X2Y49 INT 1
		(primitive_site TIEOFF_X2Y49 TIEOFF internal 2)
	)
	(tile 74 9 CLBLL_X2Y49 CLBLL 2
		(primitive_site SLICE_X2Y49 SLICEL internal 45)
		(primitive_site SLICE_X3Y49 SLICEL internal 45)
	)
	(tile 74 10 INT_X3Y49 INT 1
		(primitive_site TIEOFF_X3Y49 TIEOFF internal 2)
	)
	(tile 74 11 CLBLM_X3Y49 CLBLM 2
		(primitive_site SLICE_X4Y49 SLICEM internal 50)
		(primitive_site SLICE_X5Y49 SLICEL internal 45)
	)
	(tile 74 12 INT_X4Y49 INT 1
		(primitive_site TIEOFF_X4Y49 TIEOFF internal 2)
	)
	(tile 74 13 CLBLL_X4Y49 CLBLL 2
		(primitive_site SLICE_X6Y49 SLICEL internal 45)
		(primitive_site SLICE_X7Y49 SLICEL internal 45)
	)
	(tile 74 14 INT_X5Y49 INT 1
		(primitive_site TIEOFF_X5Y49 TIEOFF internal 2)
	)
	(tile 74 15 INT_INTERFACE_X5Y49 INT_INTERFACE 0
	)
	(tile 74 16 NULL_X16Y52 NULL 0
	)
	(tile 74 17 INT_X6Y49 INT 1
		(primitive_site TIEOFF_X6Y49 TIEOFF internal 2)
	)
	(tile 74 18 CLBLM_X6Y49 CLBLM 2
		(primitive_site SLICE_X8Y49 SLICEM internal 50)
		(primitive_site SLICE_X9Y49 SLICEL internal 45)
	)
	(tile 74 19 INT_X7Y49 INT 1
		(primitive_site TIEOFF_X7Y49 TIEOFF internal 2)
	)
	(tile 74 20 CLBLM_X7Y49 CLBLM 2
		(primitive_site SLICE_X10Y49 SLICEM internal 50)
		(primitive_site SLICE_X11Y49 SLICEL internal 45)
	)
	(tile 74 21 VBRK_X7Y49 VBRK 0
	)
	(tile 74 22 INT_X8Y49 INT 1
		(primitive_site TIEOFF_X8Y49 TIEOFF internal 2)
	)
	(tile 74 23 INT_INTERFACE_X8Y49 INT_INTERFACE 0
	)
	(tile 74 24 NULL_X24Y52 NULL 0
	)
	(tile 74 25 INT_X9Y49 INT 1
		(primitive_site TIEOFF_X10Y49 TIEOFF internal 2)
	)
	(tile 74 26 CLBLM_X9Y49 CLBLM 2
		(primitive_site SLICE_X12Y49 SLICEM internal 50)
		(primitive_site SLICE_X13Y49 SLICEL internal 45)
	)
	(tile 74 27 INT_X10Y49 INT 1
		(primitive_site TIEOFF_X11Y49 TIEOFF internal 2)
	)
	(tile 74 28 CLBLM_X10Y49 CLBLM 2
		(primitive_site SLICE_X14Y49 SLICEM internal 50)
		(primitive_site SLICE_X15Y49 SLICEL internal 45)
	)
	(tile 74 29 INT_X11Y49 INT 1
		(primitive_site TIEOFF_X12Y49 TIEOFF internal 2)
	)
	(tile 74 30 CLBLM_X11Y49 CLBLM 2
		(primitive_site SLICE_X16Y49 SLICEM internal 50)
		(primitive_site SLICE_X17Y49 SLICEL internal 45)
	)
	(tile 74 31 INT_X12Y49 INT 1
		(primitive_site TIEOFF_X13Y49 TIEOFF internal 2)
	)
	(tile 74 32 CLBLM_X12Y49 CLBLM 2
		(primitive_site SLICE_X18Y49 SLICEM internal 50)
		(primitive_site SLICE_X19Y49 SLICEL internal 45)
	)
	(tile 74 33 VBRK_X12Y49 VBRK 0
	)
	(tile 74 34 INT_X13Y49 INT 1
		(primitive_site TIEOFF_X14Y49 TIEOFF internal 2)
	)
	(tile 74 35 INT_INTERFACE_X13Y49 INT_INTERFACE 0
	)
	(tile 74 36 NULL_X36Y52 NULL 0
	)
	(tile 74 37 INT_X14Y49 INT 1
		(primitive_site TIEOFF_X16Y49 TIEOFF internal 2)
	)
	(tile 74 38 CLBLM_X14Y49 CLBLM 2
		(primitive_site SLICE_X20Y49 SLICEM internal 50)
		(primitive_site SLICE_X21Y49 SLICEL internal 45)
	)
	(tile 74 39 INT_X15Y49 INT 1
		(primitive_site TIEOFF_X17Y49 TIEOFF internal 2)
	)
	(tile 74 40 CLBLM_X15Y49 CLBLM 2
		(primitive_site SLICE_X22Y49 SLICEM internal 50)
		(primitive_site SLICE_X23Y49 SLICEL internal 45)
	)
	(tile 74 41 INT_X16Y49 INT 1
		(primitive_site TIEOFF_X18Y49 TIEOFF internal 2)
	)
	(tile 74 42 INT_INTERFACE_X16Y49 INT_INTERFACE 0
	)
	(tile 74 43 NULL_X43Y52 NULL 0
	)
	(tile 74 44 INT_X17Y49 INT 1
		(primitive_site TIEOFF_X19Y49 TIEOFF internal 2)
	)
	(tile 74 45 CLBLM_X17Y49 CLBLM 2
		(primitive_site SLICE_X24Y49 SLICEM internal 50)
		(primitive_site SLICE_X25Y49 SLICEL internal 45)
	)
	(tile 74 46 INT_X18Y49 INT 1
		(primitive_site TIEOFF_X20Y49 TIEOFF internal 2)
	)
	(tile 74 47 CLBLM_X18Y49 CLBLM 2
		(primitive_site SLICE_X26Y49 SLICEM internal 50)
		(primitive_site SLICE_X27Y49 SLICEL internal 45)
	)
	(tile 74 48 VBRK_X18Y49 VBRK 0
	)
	(tile 74 49 INT_X19Y49 INT 1
		(primitive_site TIEOFF_X21Y49 TIEOFF internal 2)
	)
	(tile 74 50 INT_INTERFACE_X19Y49 INT_INTERFACE 0
	)
	(tile 74 51 NULL_X51Y52 NULL 0
	)
	(tile 74 52 INT_X20Y49 INT 1
		(primitive_site TIEOFF_X23Y49 TIEOFF internal 2)
	)
	(tile 74 53 CLBLM_X20Y49 CLBLM 2
		(primitive_site SLICE_X28Y49 SLICEM internal 50)
		(primitive_site SLICE_X29Y49 SLICEL internal 45)
	)
	(tile 74 54 INT_X21Y49 INT 1
		(primitive_site TIEOFF_X24Y49 TIEOFF internal 2)
	)
	(tile 74 55 CLBLM_X21Y49 CLBLM 2
		(primitive_site SLICE_X30Y49 SLICEM internal 50)
		(primitive_site SLICE_X31Y49 SLICEL internal 45)
	)
	(tile 74 56 INT_X22Y49 INT 1
		(primitive_site TIEOFF_X25Y49 TIEOFF internal 2)
	)
	(tile 74 57 INT_INTERFACE_X22Y49 INT_INTERFACE 0
	)
	(tile 74 58 NULL_X58Y52 NULL 0
	)
	(tile 74 59 INT_X23Y49 INT 1
		(primitive_site TIEOFF_X26Y49 TIEOFF internal 2)
	)
	(tile 74 60 CLBLM_X23Y49 CLBLM 2
		(primitive_site SLICE_X32Y49 SLICEM internal 50)
		(primitive_site SLICE_X33Y49 SLICEL internal 45)
	)
	(tile 74 61 INT_X24Y49 INT 1
		(primitive_site TIEOFF_X27Y49 TIEOFF internal 2)
	)
	(tile 74 62 CLBLL_X24Y49 CLBLL 2
		(primitive_site SLICE_X34Y49 SLICEL internal 45)
		(primitive_site SLICE_X35Y49 SLICEL internal 45)
	)
	(tile 74 63 VBRK_X24Y49 VBRK 0
	)
	(tile 74 64 NULL_X64Y52 NULL 0
	)
	(tile 74 65 NULL_X65Y52 NULL 0
	)
	(tile 74 66 INT_X25Y49 INT 1
		(primitive_site TIEOFF_X28Y49 TIEOFF internal 2)
	)
	(tile 74 67 IOI_L_INT_INTERFACE_X25Y49 IOI_L_INT_INTERFACE 0
	)
	(tile 74 68 VBRK_X25Y49 VBRK 0
	)
	(tile 74 69 INT_X26Y49 INT 1
		(primitive_site TIEOFF_X29Y49 TIEOFF internal 2)
	)
	(tile 74 70 CLBLM_X26Y49 CLBLM 2
		(primitive_site SLICE_X36Y49 SLICEM internal 50)
		(primitive_site SLICE_X37Y49 SLICEL internal 45)
	)
	(tile 74 71 INT_X27Y49 INT 1
		(primitive_site TIEOFF_X30Y49 TIEOFF internal 2)
	)
	(tile 74 72 CLBLL_X27Y49 CLBLL 2
		(primitive_site SLICE_X38Y49 SLICEL internal 45)
		(primitive_site SLICE_X39Y49 SLICEL internal 45)
	)
	(tile 74 73 INT_X28Y49 INT 1
		(primitive_site TIEOFF_X31Y49 TIEOFF internal 2)
	)
	(tile 74 74 CLBLM_X28Y49 CLBLM 2
		(primitive_site SLICE_X40Y49 SLICEM internal 50)
		(primitive_site SLICE_X41Y49 SLICEL internal 45)
	)
	(tile 74 75 INT_X29Y49 INT 1
		(primitive_site TIEOFF_X32Y49 TIEOFF internal 2)
	)
	(tile 74 76 CLBLL_X29Y49 CLBLL 2
		(primitive_site SLICE_X42Y49 SLICEL internal 45)
		(primitive_site SLICE_X43Y49 SLICEL internal 45)
	)
	(tile 74 77 VBRK_X29Y49 VBRK 0
	)
	(tile 74 78 CENTER_SPACE2_X78Y52 CENTER_SPACE2 0
	)
	(tile 74 79 CENTER_SPACE1_X79Y52 CENTER_SPACE1 0
	)
	(tile 74 80 CENTER_SPACE2_X80Y52 CENTER_SPACE2 0
	)
	(tile 74 81 CENTER_SPACE1_X81Y52 CENTER_SPACE1 0
	)
	(tile 74 82 CENTER_SPACE2_X82Y52 CENTER_SPACE2 0
	)
	(tile 74 83 CENTER_SPACE1_X83Y52 CENTER_SPACE1 0
	)
	(tile 74 84 CENTER_SPACE2_X84Y52 CENTER_SPACE2 0
	)
	(tile 74 85 CENTER_SPACE1_X85Y52 CENTER_SPACE1 0
	)
	(tile 74 86 CENTER_SPACE2_X86Y52 CENTER_SPACE2 0
	)
	(tile 74 87 CENTER_SPACE1_X87Y52 CENTER_SPACE1 0
	)
	(tile 74 88 CENTER_SPACE2_X88Y52 CENTER_SPACE2 0
	)
	(tile 74 89 NULL_X89Y52 NULL 0
	)
	(tile 74 90 VFRAME_X89Y52 VFRAME 0
	)
	(tile 74 91 INT_X36Y49 INT 1
		(primitive_site TIEOFF_X39Y49 TIEOFF internal 2)
	)
	(tile 74 92 INT_INTERFACE_X36Y49 INT_INTERFACE 0
	)
	(tile 74 93 NULL_X93Y52 NULL 0
	)
	(tile 74 94 INT_X37Y49 INT 1
		(primitive_site TIEOFF_X40Y49 TIEOFF internal 2)
	)
	(tile 74 95 CLBLM_X37Y49 CLBLM 2
		(primitive_site SLICE_X56Y49 SLICEM internal 50)
		(primitive_site SLICE_X57Y49 SLICEL internal 45)
	)
	(tile 74 96 INT_X38Y49 INT 1
		(primitive_site TIEOFF_X41Y49 TIEOFF internal 2)
	)
	(tile 74 97 CLBLL_X38Y49 CLBLL 2
		(primitive_site SLICE_X58Y49 SLICEL internal 45)
		(primitive_site SLICE_X59Y49 SLICEL internal 45)
	)
	(tile 74 98 INT_X39Y49 INT 1
		(primitive_site TIEOFF_X42Y49 TIEOFF internal 2)
	)
	(tile 74 99 CLBLM_X39Y49 CLBLM 2
		(primitive_site SLICE_X60Y49 SLICEM internal 50)
		(primitive_site SLICE_X61Y49 SLICEL internal 45)
	)
	(tile 74 100 INT_X40Y49 INT 1
		(primitive_site TIEOFF_X43Y49 TIEOFF internal 2)
	)
	(tile 74 101 CLBLL_X40Y49 CLBLL 2
		(primitive_site SLICE_X62Y49 SLICEL internal 45)
		(primitive_site SLICE_X63Y49 SLICEL internal 45)
	)
	(tile 74 102 VBRK_X40Y49 VBRK 0
	)
	(tile 74 103 INT_X41Y49 INT 1
		(primitive_site TIEOFF_X44Y49 TIEOFF internal 2)
	)
	(tile 74 104 INT_INTERFACE_X41Y49 INT_INTERFACE 0
	)
	(tile 74 105 NULL_X105Y52 NULL 0
	)
	(tile 74 106 NULL_X106Y52 NULL 0
	)
	(tile 74 107 VBRK_X106Y52 VBRK 0
	)
	(tile 74 108 INT_X42Y49 INT 1
		(primitive_site TIEOFF_X45Y49 TIEOFF internal 2)
	)
	(tile 74 109 CLBLM_X42Y49 CLBLM 2
		(primitive_site SLICE_X64Y49 SLICEM internal 50)
		(primitive_site SLICE_X65Y49 SLICEL internal 45)
	)
	(tile 74 110 INT_X43Y49 INT 1
		(primitive_site TIEOFF_X46Y49 TIEOFF internal 2)
	)
	(tile 74 111 CLBLL_X43Y49 CLBLL 2
		(primitive_site SLICE_X66Y49 SLICEL internal 45)
		(primitive_site SLICE_X67Y49 SLICEL internal 45)
	)
	(tile 74 112 INT_X44Y49 INT 1
		(primitive_site TIEOFF_X47Y49 TIEOFF internal 2)
	)
	(tile 74 113 INT_INTERFACE_X44Y49 INT_INTERFACE 0
	)
	(tile 74 114 NULL_X114Y52 NULL 0
	)
	(tile 74 115 INT_X45Y49 INT 1
		(primitive_site TIEOFF_X48Y49 TIEOFF internal 2)
	)
	(tile 74 116 CLBLM_X45Y49 CLBLM 2
		(primitive_site SLICE_X68Y49 SLICEM internal 50)
		(primitive_site SLICE_X69Y49 SLICEL internal 45)
	)
	(tile 74 117 INT_X46Y49 INT 1
		(primitive_site TIEOFF_X49Y49 TIEOFF internal 2)
	)
	(tile 74 118 CLBLM_X46Y49 CLBLM 2
		(primitive_site SLICE_X70Y49 SLICEM internal 50)
		(primitive_site SLICE_X71Y49 SLICEL internal 45)
	)
	(tile 74 119 INT_X47Y49 INT 1
		(primitive_site TIEOFF_X50Y49 TIEOFF internal 2)
	)
	(tile 74 120 INT_INTERFACE_X47Y49 INT_INTERFACE 0
	)
	(tile 74 121 NULL_X121Y52 NULL 0
	)
	(tile 74 122 VBRK_X47Y49 VBRK 0
	)
	(tile 74 123 INT_X48Y49 INT 1
		(primitive_site TIEOFF_X52Y49 TIEOFF internal 2)
	)
	(tile 74 124 CLBLM_X48Y49 CLBLM 2
		(primitive_site SLICE_X72Y49 SLICEM internal 50)
		(primitive_site SLICE_X73Y49 SLICEL internal 45)
	)
	(tile 74 125 INT_X49Y49 INT 1
		(primitive_site TIEOFF_X53Y49 TIEOFF internal 2)
	)
	(tile 74 126 CLBLM_X49Y49 CLBLM 2
		(primitive_site SLICE_X74Y49 SLICEM internal 50)
		(primitive_site SLICE_X75Y49 SLICEL internal 45)
	)
	(tile 74 127 INT_X50Y49 INT 1
		(primitive_site TIEOFF_X54Y49 TIEOFF internal 2)
	)
	(tile 74 128 INT_INTERFACE_X50Y49 INT_INTERFACE 0
	)
	(tile 74 129 NULL_X129Y52 NULL 0
	)
	(tile 74 130 INT_X51Y49 INT 1
		(primitive_site TIEOFF_X55Y49 TIEOFF internal 2)
	)
	(tile 74 131 CLBLM_X51Y49 CLBLM 2
		(primitive_site SLICE_X76Y49 SLICEM internal 50)
		(primitive_site SLICE_X77Y49 SLICEL internal 45)
	)
	(tile 74 132 INT_X52Y49 INT 1
		(primitive_site TIEOFF_X56Y49 TIEOFF internal 2)
	)
	(tile 74 133 CLBLM_X52Y49 CLBLM 2
		(primitive_site SLICE_X78Y49 SLICEM internal 50)
		(primitive_site SLICE_X79Y49 SLICEL internal 45)
	)
	(tile 74 134 INT_X53Y49 INT 1
		(primitive_site TIEOFF_X57Y49 TIEOFF internal 2)
	)
	(tile 74 135 INT_INTERFACE_X53Y49 INT_INTERFACE 0
	)
	(tile 74 136 NULL_X136Y52 NULL 0
	)
	(tile 74 137 VBRK_X53Y49 VBRK 0
	)
	(tile 74 138 INT_X54Y49 INT 1
		(primitive_site TIEOFF_X59Y49 TIEOFF internal 2)
	)
	(tile 74 139 CLBLM_X54Y49 CLBLM 2
		(primitive_site SLICE_X80Y49 SLICEM internal 50)
		(primitive_site SLICE_X81Y49 SLICEL internal 45)
	)
	(tile 74 140 INT_X55Y49 INT 1
		(primitive_site TIEOFF_X60Y49 TIEOFF internal 2)
	)
	(tile 74 141 CLBLM_X55Y49 CLBLM 2
		(primitive_site SLICE_X82Y49 SLICEM internal 50)
		(primitive_site SLICE_X83Y49 SLICEL internal 45)
	)
	(tile 74 142 INT_X56Y49 INT 1
		(primitive_site TIEOFF_X61Y49 TIEOFF internal 2)
	)
	(tile 74 143 CLBLM_X56Y49 CLBLM 2
		(primitive_site SLICE_X84Y49 SLICEM internal 50)
		(primitive_site SLICE_X85Y49 SLICEL internal 45)
	)
	(tile 74 144 INT_X57Y49 INT 1
		(primitive_site TIEOFF_X62Y49 TIEOFF internal 2)
	)
	(tile 74 145 CLBLM_X57Y49 CLBLM 2
		(primitive_site SLICE_X86Y49 SLICEM internal 50)
		(primitive_site SLICE_X87Y49 SLICEL internal 45)
	)
	(tile 74 146 INT_X58Y49 INT 1
		(primitive_site TIEOFF_X63Y49 TIEOFF internal 2)
	)
	(tile 74 147 INT_INTERFACE_X58Y49 INT_INTERFACE 0
	)
	(tile 74 148 NULL_X148Y52 NULL 0
	)
	(tile 74 149 VBRK_X58Y49 VBRK 0
	)
	(tile 74 150 INT_X59Y49 INT 1
		(primitive_site TIEOFF_X65Y49 TIEOFF internal 2)
	)
	(tile 74 151 CLBLM_X59Y49 CLBLM 2
		(primitive_site SLICE_X88Y49 SLICEM internal 50)
		(primitive_site SLICE_X89Y49 SLICEL internal 45)
	)
	(tile 74 152 INT_X60Y49 INT 1
		(primitive_site TIEOFF_X66Y49 TIEOFF internal 2)
	)
	(tile 74 153 CLBLM_X60Y49 CLBLM 2
		(primitive_site SLICE_X90Y49 SLICEM internal 50)
		(primitive_site SLICE_X91Y49 SLICEL internal 45)
	)
	(tile 74 154 INT_X61Y49 INT 1
		(primitive_site TIEOFF_X67Y49 TIEOFF internal 2)
	)
	(tile 74 155 INT_INTERFACE_X61Y49 INT_INTERFACE 0
	)
	(tile 74 156 NULL_X156Y52 NULL 0
	)
	(tile 74 157 INT_X62Y49 INT 1
		(primitive_site TIEOFF_X68Y49 TIEOFF internal 2)
	)
	(tile 74 158 CLBLM_X62Y49 CLBLM 2
		(primitive_site SLICE_X92Y49 SLICEM internal 50)
		(primitive_site SLICE_X93Y49 SLICEL internal 45)
	)
	(tile 74 159 INT_X63Y49 INT 1
		(primitive_site TIEOFF_X69Y49 TIEOFF internal 2)
	)
	(tile 74 160 CLBLL_X63Y49 CLBLL 2
		(primitive_site SLICE_X94Y49 SLICEL internal 45)
		(primitive_site SLICE_X95Y49 SLICEL internal 45)
	)
	(tile 74 161 VBRK_X63Y49 VBRK 0
	)
	(tile 74 162 INT_X64Y49 INT 1
		(primitive_site TIEOFF_X70Y49 TIEOFF internal 2)
	)
	(tile 74 163 CLBLM_X64Y49 CLBLM 2
		(primitive_site SLICE_X96Y49 SLICEM internal 50)
		(primitive_site SLICE_X97Y49 SLICEL internal 45)
	)
	(tile 74 164 INT_X65Y49 INT 1
		(primitive_site TIEOFF_X71Y49 TIEOFF internal 2)
	)
	(tile 74 165 CLBLL_X65Y49 CLBLL 2
		(primitive_site SLICE_X98Y49 SLICEL internal 45)
		(primitive_site SLICE_X99Y49 SLICEL internal 45)
	)
	(tile 74 166 INT_X66Y49 INT 1
		(primitive_site TIEOFF_X72Y49 TIEOFF internal 2)
	)
	(tile 74 167 PCIE_INT_INTERFACE_L_X66Y49 PCIE_INT_INTERFACE_L 0
	)
	(tile 74 168 INT_X67Y49 INT 1
		(primitive_site TIEOFF_X73Y49 TIEOFF internal 2)
	)
	(tile 74 169 PCIE_INT_INTERFACE_R_X67Y49 PCIE_INT_INTERFACE_R 0
	)
	(tile 74 170 NULL_X170Y52 NULL 0
	)
	(tile 74 171 NULL_X171Y52 NULL 0
	)
	(tile 74 172 NULL_X172Y52 NULL 0
	)
	(tile 74 173 NULL_X173Y52 NULL 0
	)
	(tile 74 174 NULL_X174Y52 NULL 0
	)
	(tile 74 175 INT_X70Y49 INT 1
		(primitive_site TIEOFF_X76Y49 TIEOFF internal 2)
	)
	(tile 74 176 GTX_INT_INTERFACE_X70Y49 GTX_INT_INTERFACE 0
	)
	(tile 74 177 R_TERM_INT_X70Y49 R_TERM_INT 0
	)
	(tile 74 178 NULL_X178Y52 NULL 0
	)
	(tile 75 0 LIOB_X0Y48 LIOB 2
		(primitive_site H21 IOBS bonded 13)
		(primitive_site G21 IOBM bonded 13)
	)
	(tile 75 1 LIOI_X0Y48 LIOI 6
		(primitive_site IODELAY_X0Y48 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y48 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y49 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y49 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y49 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y48 OLOGICE1 internal 32)
	)
	(tile 75 2 L_TERM_INT_X0Y48 L_TERM_INT 0
	)
	(tile 75 3 INT_X0Y48 INT 1
		(primitive_site TIEOFF_X0Y48 TIEOFF internal 2)
	)
	(tile 75 4 IOI_L_INT_INTERFACE_X0Y48 IOI_L_INT_INTERFACE 0
	)
	(tile 75 5 VBRK_X0Y48 VBRK 0
	)
	(tile 75 6 INT_X1Y48 INT 1
		(primitive_site TIEOFF_X1Y48 TIEOFF internal 2)
	)
	(tile 75 7 CLBLM_X1Y48 CLBLM 2
		(primitive_site SLICE_X0Y48 SLICEM internal 50)
		(primitive_site SLICE_X1Y48 SLICEL internal 45)
	)
	(tile 75 8 INT_X2Y48 INT 1
		(primitive_site TIEOFF_X2Y48 TIEOFF internal 2)
	)
	(tile 75 9 CLBLL_X2Y48 CLBLL 2
		(primitive_site SLICE_X2Y48 SLICEL internal 45)
		(primitive_site SLICE_X3Y48 SLICEL internal 45)
	)
	(tile 75 10 INT_X3Y48 INT 1
		(primitive_site TIEOFF_X3Y48 TIEOFF internal 2)
	)
	(tile 75 11 CLBLM_X3Y48 CLBLM 2
		(primitive_site SLICE_X4Y48 SLICEM internal 50)
		(primitive_site SLICE_X5Y48 SLICEL internal 45)
	)
	(tile 75 12 INT_X4Y48 INT 1
		(primitive_site TIEOFF_X4Y48 TIEOFF internal 2)
	)
	(tile 75 13 CLBLL_X4Y48 CLBLL 2
		(primitive_site SLICE_X6Y48 SLICEL internal 45)
		(primitive_site SLICE_X7Y48 SLICEL internal 45)
	)
	(tile 75 14 INT_X5Y48 INT 1
		(primitive_site TIEOFF_X5Y48 TIEOFF internal 2)
	)
	(tile 75 15 INT_INTERFACE_X5Y48 INT_INTERFACE 0
	)
	(tile 75 16 NULL_X16Y51 NULL 0
	)
	(tile 75 17 INT_X6Y48 INT 1
		(primitive_site TIEOFF_X6Y48 TIEOFF internal 2)
	)
	(tile 75 18 CLBLM_X6Y48 CLBLM 2
		(primitive_site SLICE_X8Y48 SLICEM internal 50)
		(primitive_site SLICE_X9Y48 SLICEL internal 45)
	)
	(tile 75 19 INT_X7Y48 INT 1
		(primitive_site TIEOFF_X7Y48 TIEOFF internal 2)
	)
	(tile 75 20 CLBLM_X7Y48 CLBLM 2
		(primitive_site SLICE_X10Y48 SLICEM internal 50)
		(primitive_site SLICE_X11Y48 SLICEL internal 45)
	)
	(tile 75 21 VBRK_X7Y48 VBRK 0
	)
	(tile 75 22 INT_X8Y48 INT 1
		(primitive_site TIEOFF_X8Y48 TIEOFF internal 2)
	)
	(tile 75 23 INT_INTERFACE_X8Y48 INT_INTERFACE 0
	)
	(tile 75 24 NULL_X24Y51 NULL 0
	)
	(tile 75 25 INT_X9Y48 INT 1
		(primitive_site TIEOFF_X10Y48 TIEOFF internal 2)
	)
	(tile 75 26 CLBLM_X9Y48 CLBLM 2
		(primitive_site SLICE_X12Y48 SLICEM internal 50)
		(primitive_site SLICE_X13Y48 SLICEL internal 45)
	)
	(tile 75 27 INT_X10Y48 INT 1
		(primitive_site TIEOFF_X11Y48 TIEOFF internal 2)
	)
	(tile 75 28 CLBLM_X10Y48 CLBLM 2
		(primitive_site SLICE_X14Y48 SLICEM internal 50)
		(primitive_site SLICE_X15Y48 SLICEL internal 45)
	)
	(tile 75 29 INT_X11Y48 INT 1
		(primitive_site TIEOFF_X12Y48 TIEOFF internal 2)
	)
	(tile 75 30 CLBLM_X11Y48 CLBLM 2
		(primitive_site SLICE_X16Y48 SLICEM internal 50)
		(primitive_site SLICE_X17Y48 SLICEL internal 45)
	)
	(tile 75 31 INT_X12Y48 INT 1
		(primitive_site TIEOFF_X13Y48 TIEOFF internal 2)
	)
	(tile 75 32 CLBLM_X12Y48 CLBLM 2
		(primitive_site SLICE_X18Y48 SLICEM internal 50)
		(primitive_site SLICE_X19Y48 SLICEL internal 45)
	)
	(tile 75 33 VBRK_X12Y48 VBRK 0
	)
	(tile 75 34 INT_X13Y48 INT 1
		(primitive_site TIEOFF_X14Y48 TIEOFF internal 2)
	)
	(tile 75 35 INT_INTERFACE_X13Y48 INT_INTERFACE 0
	)
	(tile 75 36 NULL_X36Y51 NULL 0
	)
	(tile 75 37 INT_X14Y48 INT 1
		(primitive_site TIEOFF_X16Y48 TIEOFF internal 2)
	)
	(tile 75 38 CLBLM_X14Y48 CLBLM 2
		(primitive_site SLICE_X20Y48 SLICEM internal 50)
		(primitive_site SLICE_X21Y48 SLICEL internal 45)
	)
	(tile 75 39 INT_X15Y48 INT 1
		(primitive_site TIEOFF_X17Y48 TIEOFF internal 2)
	)
	(tile 75 40 CLBLM_X15Y48 CLBLM 2
		(primitive_site SLICE_X22Y48 SLICEM internal 50)
		(primitive_site SLICE_X23Y48 SLICEL internal 45)
	)
	(tile 75 41 INT_X16Y48 INT 1
		(primitive_site TIEOFF_X18Y48 TIEOFF internal 2)
	)
	(tile 75 42 INT_INTERFACE_X16Y48 INT_INTERFACE 0
	)
	(tile 75 43 NULL_X43Y51 NULL 0
	)
	(tile 75 44 INT_X17Y48 INT 1
		(primitive_site TIEOFF_X19Y48 TIEOFF internal 2)
	)
	(tile 75 45 CLBLM_X17Y48 CLBLM 2
		(primitive_site SLICE_X24Y48 SLICEM internal 50)
		(primitive_site SLICE_X25Y48 SLICEL internal 45)
	)
	(tile 75 46 INT_X18Y48 INT 1
		(primitive_site TIEOFF_X20Y48 TIEOFF internal 2)
	)
	(tile 75 47 CLBLM_X18Y48 CLBLM 2
		(primitive_site SLICE_X26Y48 SLICEM internal 50)
		(primitive_site SLICE_X27Y48 SLICEL internal 45)
	)
	(tile 75 48 VBRK_X18Y48 VBRK 0
	)
	(tile 75 49 INT_X19Y48 INT 1
		(primitive_site TIEOFF_X21Y48 TIEOFF internal 2)
	)
	(tile 75 50 INT_INTERFACE_X19Y48 INT_INTERFACE 0
	)
	(tile 75 51 NULL_X51Y51 NULL 0
	)
	(tile 75 52 INT_X20Y48 INT 1
		(primitive_site TIEOFF_X23Y48 TIEOFF internal 2)
	)
	(tile 75 53 CLBLM_X20Y48 CLBLM 2
		(primitive_site SLICE_X28Y48 SLICEM internal 50)
		(primitive_site SLICE_X29Y48 SLICEL internal 45)
	)
	(tile 75 54 INT_X21Y48 INT 1
		(primitive_site TIEOFF_X24Y48 TIEOFF internal 2)
	)
	(tile 75 55 CLBLM_X21Y48 CLBLM 2
		(primitive_site SLICE_X30Y48 SLICEM internal 50)
		(primitive_site SLICE_X31Y48 SLICEL internal 45)
	)
	(tile 75 56 INT_X22Y48 INT 1
		(primitive_site TIEOFF_X25Y48 TIEOFF internal 2)
	)
	(tile 75 57 INT_INTERFACE_X22Y48 INT_INTERFACE 0
	)
	(tile 75 58 NULL_X58Y51 NULL 0
	)
	(tile 75 59 INT_X23Y48 INT 1
		(primitive_site TIEOFF_X26Y48 TIEOFF internal 2)
	)
	(tile 75 60 CLBLM_X23Y48 CLBLM 2
		(primitive_site SLICE_X32Y48 SLICEM internal 50)
		(primitive_site SLICE_X33Y48 SLICEL internal 45)
	)
	(tile 75 61 INT_X24Y48 INT 1
		(primitive_site TIEOFF_X27Y48 TIEOFF internal 2)
	)
	(tile 75 62 CLBLL_X24Y48 CLBLL 2
		(primitive_site SLICE_X34Y48 SLICEL internal 45)
		(primitive_site SLICE_X35Y48 SLICEL internal 45)
	)
	(tile 75 63 VBRK_X24Y48 VBRK 0
	)
	(tile 75 64 LIOB_FT_X25Y48 LIOB_FT 2
		(primitive_site H16 IOBS bonded 13)
		(primitive_site G16 IOBM bonded 13)
	)
	(tile 75 65 LIOI_X25Y48 LIOI 6
		(primitive_site IODELAY_X1Y48 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y48 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y49 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y49 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y49 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y48 OLOGICE1 internal 32)
	)
	(tile 75 66 INT_X25Y48 INT 1
		(primitive_site TIEOFF_X28Y48 TIEOFF internal 2)
	)
	(tile 75 67 IOI_L_INT_INTERFACE_X25Y48 IOI_L_INT_INTERFACE 0
	)
	(tile 75 68 VBRK_X25Y48 VBRK 0
	)
	(tile 75 69 INT_X26Y48 INT 1
		(primitive_site TIEOFF_X29Y48 TIEOFF internal 2)
	)
	(tile 75 70 CLBLM_X26Y48 CLBLM 2
		(primitive_site SLICE_X36Y48 SLICEM internal 50)
		(primitive_site SLICE_X37Y48 SLICEL internal 45)
	)
	(tile 75 71 INT_X27Y48 INT 1
		(primitive_site TIEOFF_X30Y48 TIEOFF internal 2)
	)
	(tile 75 72 CLBLL_X27Y48 CLBLL 2
		(primitive_site SLICE_X38Y48 SLICEL internal 45)
		(primitive_site SLICE_X39Y48 SLICEL internal 45)
	)
	(tile 75 73 INT_X28Y48 INT 1
		(primitive_site TIEOFF_X31Y48 TIEOFF internal 2)
	)
	(tile 75 74 CLBLM_X28Y48 CLBLM 2
		(primitive_site SLICE_X40Y48 SLICEM internal 50)
		(primitive_site SLICE_X41Y48 SLICEL internal 45)
	)
	(tile 75 75 INT_X29Y48 INT 1
		(primitive_site TIEOFF_X32Y48 TIEOFF internal 2)
	)
	(tile 75 76 CLBLL_X29Y48 CLBLL 2
		(primitive_site SLICE_X42Y48 SLICEL internal 45)
		(primitive_site SLICE_X43Y48 SLICEL internal 45)
	)
	(tile 75 77 VBRK_X29Y48 VBRK 0
	)
	(tile 75 78 CENTER_SPACE2_X78Y51 CENTER_SPACE2 0
	)
	(tile 75 79 CENTER_SPACE1_X79Y51 CENTER_SPACE1 0
	)
	(tile 75 80 CENTER_SPACE2_X80Y51 CENTER_SPACE2 0
	)
	(tile 75 81 CENTER_SPACE1_X81Y51 CENTER_SPACE1 0
	)
	(tile 75 82 CENTER_SPACE2_X82Y51 CENTER_SPACE2 0
	)
	(tile 75 83 CENTER_SPACE1_X83Y51 CENTER_SPACE1 0
	)
	(tile 75 84 CENTER_SPACE2_X84Y51 CENTER_SPACE2 0
	)
	(tile 75 85 CENTER_SPACE1_X85Y51 CENTER_SPACE1 0
	)
	(tile 75 86 CENTER_SPACE2_X86Y51 CENTER_SPACE2 0
	)
	(tile 75 87 CENTER_SPACE1_X87Y51 CENTER_SPACE1 0
	)
	(tile 75 88 CENTER_SPACE2_X88Y51 CENTER_SPACE2 0
	)
	(tile 75 89 NULL_X89Y51 NULL 0
	)
	(tile 75 90 VFRAME_X89Y51 VFRAME 0
	)
	(tile 75 91 INT_X36Y48 INT 1
		(primitive_site TIEOFF_X39Y48 TIEOFF internal 2)
	)
	(tile 75 92 INT_INTERFACE_X36Y48 INT_INTERFACE 0
	)
	(tile 75 93 NULL_X93Y51 NULL 0
	)
	(tile 75 94 INT_X37Y48 INT 1
		(primitive_site TIEOFF_X40Y48 TIEOFF internal 2)
	)
	(tile 75 95 CLBLM_X37Y48 CLBLM 2
		(primitive_site SLICE_X56Y48 SLICEM internal 50)
		(primitive_site SLICE_X57Y48 SLICEL internal 45)
	)
	(tile 75 96 INT_X38Y48 INT 1
		(primitive_site TIEOFF_X41Y48 TIEOFF internal 2)
	)
	(tile 75 97 CLBLL_X38Y48 CLBLL 2
		(primitive_site SLICE_X58Y48 SLICEL internal 45)
		(primitive_site SLICE_X59Y48 SLICEL internal 45)
	)
	(tile 75 98 INT_X39Y48 INT 1
		(primitive_site TIEOFF_X42Y48 TIEOFF internal 2)
	)
	(tile 75 99 CLBLM_X39Y48 CLBLM 2
		(primitive_site SLICE_X60Y48 SLICEM internal 50)
		(primitive_site SLICE_X61Y48 SLICEL internal 45)
	)
	(tile 75 100 INT_X40Y48 INT 1
		(primitive_site TIEOFF_X43Y48 TIEOFF internal 2)
	)
	(tile 75 101 CLBLL_X40Y48 CLBLL 2
		(primitive_site SLICE_X62Y48 SLICEL internal 45)
		(primitive_site SLICE_X63Y48 SLICEL internal 45)
	)
	(tile 75 102 VBRK_X40Y48 VBRK 0
	)
	(tile 75 103 INT_X41Y48 INT 1
		(primitive_site TIEOFF_X44Y48 TIEOFF internal 2)
	)
	(tile 75 104 INT_INTERFACE_X41Y48 INT_INTERFACE 0
	)
	(tile 75 105 RIOI_X41Y48 RIOI 6
		(primitive_site OLOGIC_X2Y48 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y48 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y48 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y49 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y49 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y49 ILOGICE1 internal 28)
	)
	(tile 75 106 RIOB_X41Y48 RIOB 2
		(primitive_site F7 IOBS bonded 13)
		(primitive_site F8 IOBM bonded 13)
	)
	(tile 75 107 VBRK_X41Y48 VBRK 0
	)
	(tile 75 108 INT_X42Y48 INT 1
		(primitive_site TIEOFF_X45Y48 TIEOFF internal 2)
	)
	(tile 75 109 CLBLM_X42Y48 CLBLM 2
		(primitive_site SLICE_X64Y48 SLICEM internal 50)
		(primitive_site SLICE_X65Y48 SLICEL internal 45)
	)
	(tile 75 110 INT_X43Y48 INT 1
		(primitive_site TIEOFF_X46Y48 TIEOFF internal 2)
	)
	(tile 75 111 CLBLL_X43Y48 CLBLL 2
		(primitive_site SLICE_X66Y48 SLICEL internal 45)
		(primitive_site SLICE_X67Y48 SLICEL internal 45)
	)
	(tile 75 112 INT_X44Y48 INT 1
		(primitive_site TIEOFF_X47Y48 TIEOFF internal 2)
	)
	(tile 75 113 INT_INTERFACE_X44Y48 INT_INTERFACE 0
	)
	(tile 75 114 NULL_X114Y51 NULL 0
	)
	(tile 75 115 INT_X45Y48 INT 1
		(primitive_site TIEOFF_X48Y48 TIEOFF internal 2)
	)
	(tile 75 116 CLBLM_X45Y48 CLBLM 2
		(primitive_site SLICE_X68Y48 SLICEM internal 50)
		(primitive_site SLICE_X69Y48 SLICEL internal 45)
	)
	(tile 75 117 INT_X46Y48 INT 1
		(primitive_site TIEOFF_X49Y48 TIEOFF internal 2)
	)
	(tile 75 118 CLBLM_X46Y48 CLBLM 2
		(primitive_site SLICE_X70Y48 SLICEM internal 50)
		(primitive_site SLICE_X71Y48 SLICEL internal 45)
	)
	(tile 75 119 INT_X47Y48 INT 1
		(primitive_site TIEOFF_X50Y48 TIEOFF internal 2)
	)
	(tile 75 120 INT_INTERFACE_X47Y48 INT_INTERFACE 0
	)
	(tile 75 121 NULL_X121Y51 NULL 0
	)
	(tile 75 122 VBRK_X47Y48 VBRK 0
	)
	(tile 75 123 INT_X48Y48 INT 1
		(primitive_site TIEOFF_X52Y48 TIEOFF internal 2)
	)
	(tile 75 124 CLBLM_X48Y48 CLBLM 2
		(primitive_site SLICE_X72Y48 SLICEM internal 50)
		(primitive_site SLICE_X73Y48 SLICEL internal 45)
	)
	(tile 75 125 INT_X49Y48 INT 1
		(primitive_site TIEOFF_X53Y48 TIEOFF internal 2)
	)
	(tile 75 126 CLBLM_X49Y48 CLBLM 2
		(primitive_site SLICE_X74Y48 SLICEM internal 50)
		(primitive_site SLICE_X75Y48 SLICEL internal 45)
	)
	(tile 75 127 INT_X50Y48 INT 1
		(primitive_site TIEOFF_X54Y48 TIEOFF internal 2)
	)
	(tile 75 128 INT_INTERFACE_X50Y48 INT_INTERFACE 0
	)
	(tile 75 129 NULL_X129Y51 NULL 0
	)
	(tile 75 130 INT_X51Y48 INT 1
		(primitive_site TIEOFF_X55Y48 TIEOFF internal 2)
	)
	(tile 75 131 CLBLM_X51Y48 CLBLM 2
		(primitive_site SLICE_X76Y48 SLICEM internal 50)
		(primitive_site SLICE_X77Y48 SLICEL internal 45)
	)
	(tile 75 132 INT_X52Y48 INT 1
		(primitive_site TIEOFF_X56Y48 TIEOFF internal 2)
	)
	(tile 75 133 CLBLM_X52Y48 CLBLM 2
		(primitive_site SLICE_X78Y48 SLICEM internal 50)
		(primitive_site SLICE_X79Y48 SLICEL internal 45)
	)
	(tile 75 134 INT_X53Y48 INT 1
		(primitive_site TIEOFF_X57Y48 TIEOFF internal 2)
	)
	(tile 75 135 INT_INTERFACE_X53Y48 INT_INTERFACE 0
	)
	(tile 75 136 NULL_X136Y51 NULL 0
	)
	(tile 75 137 VBRK_X53Y48 VBRK 0
	)
	(tile 75 138 INT_X54Y48 INT 1
		(primitive_site TIEOFF_X59Y48 TIEOFF internal 2)
	)
	(tile 75 139 CLBLM_X54Y48 CLBLM 2
		(primitive_site SLICE_X80Y48 SLICEM internal 50)
		(primitive_site SLICE_X81Y48 SLICEL internal 45)
	)
	(tile 75 140 INT_X55Y48 INT 1
		(primitive_site TIEOFF_X60Y48 TIEOFF internal 2)
	)
	(tile 75 141 CLBLM_X55Y48 CLBLM 2
		(primitive_site SLICE_X82Y48 SLICEM internal 50)
		(primitive_site SLICE_X83Y48 SLICEL internal 45)
	)
	(tile 75 142 INT_X56Y48 INT 1
		(primitive_site TIEOFF_X61Y48 TIEOFF internal 2)
	)
	(tile 75 143 CLBLM_X56Y48 CLBLM 2
		(primitive_site SLICE_X84Y48 SLICEM internal 50)
		(primitive_site SLICE_X85Y48 SLICEL internal 45)
	)
	(tile 75 144 INT_X57Y48 INT 1
		(primitive_site TIEOFF_X62Y48 TIEOFF internal 2)
	)
	(tile 75 145 CLBLM_X57Y48 CLBLM 2
		(primitive_site SLICE_X86Y48 SLICEM internal 50)
		(primitive_site SLICE_X87Y48 SLICEL internal 45)
	)
	(tile 75 146 INT_X58Y48 INT 1
		(primitive_site TIEOFF_X63Y48 TIEOFF internal 2)
	)
	(tile 75 147 INT_INTERFACE_X58Y48 INT_INTERFACE 0
	)
	(tile 75 148 NULL_X148Y51 NULL 0
	)
	(tile 75 149 VBRK_X58Y48 VBRK 0
	)
	(tile 75 150 INT_X59Y48 INT 1
		(primitive_site TIEOFF_X65Y48 TIEOFF internal 2)
	)
	(tile 75 151 CLBLM_X59Y48 CLBLM 2
		(primitive_site SLICE_X88Y48 SLICEM internal 50)
		(primitive_site SLICE_X89Y48 SLICEL internal 45)
	)
	(tile 75 152 INT_X60Y48 INT 1
		(primitive_site TIEOFF_X66Y48 TIEOFF internal 2)
	)
	(tile 75 153 CLBLM_X60Y48 CLBLM 2
		(primitive_site SLICE_X90Y48 SLICEM internal 50)
		(primitive_site SLICE_X91Y48 SLICEL internal 45)
	)
	(tile 75 154 INT_X61Y48 INT 1
		(primitive_site TIEOFF_X67Y48 TIEOFF internal 2)
	)
	(tile 75 155 INT_INTERFACE_X61Y48 INT_INTERFACE 0
	)
	(tile 75 156 NULL_X156Y51 NULL 0
	)
	(tile 75 157 INT_X62Y48 INT 1
		(primitive_site TIEOFF_X68Y48 TIEOFF internal 2)
	)
	(tile 75 158 CLBLM_X62Y48 CLBLM 2
		(primitive_site SLICE_X92Y48 SLICEM internal 50)
		(primitive_site SLICE_X93Y48 SLICEL internal 45)
	)
	(tile 75 159 INT_X63Y48 INT 1
		(primitive_site TIEOFF_X69Y48 TIEOFF internal 2)
	)
	(tile 75 160 CLBLL_X63Y48 CLBLL 2
		(primitive_site SLICE_X94Y48 SLICEL internal 45)
		(primitive_site SLICE_X95Y48 SLICEL internal 45)
	)
	(tile 75 161 VBRK_X63Y48 VBRK 0
	)
	(tile 75 162 INT_X64Y48 INT 1
		(primitive_site TIEOFF_X70Y48 TIEOFF internal 2)
	)
	(tile 75 163 CLBLM_X64Y48 CLBLM 2
		(primitive_site SLICE_X96Y48 SLICEM internal 50)
		(primitive_site SLICE_X97Y48 SLICEL internal 45)
	)
	(tile 75 164 INT_X65Y48 INT 1
		(primitive_site TIEOFF_X71Y48 TIEOFF internal 2)
	)
	(tile 75 165 CLBLL_X65Y48 CLBLL 2
		(primitive_site SLICE_X98Y48 SLICEL internal 45)
		(primitive_site SLICE_X99Y48 SLICEL internal 45)
	)
	(tile 75 166 INT_X66Y48 INT 1
		(primitive_site TIEOFF_X72Y48 TIEOFF internal 2)
	)
	(tile 75 167 PCIE_INT_INTERFACE_L_X66Y48 PCIE_INT_INTERFACE_L 0
	)
	(tile 75 168 INT_X67Y48 INT 1
		(primitive_site TIEOFF_X73Y48 TIEOFF internal 2)
	)
	(tile 75 169 PCIE_INT_INTERFACE_R_X67Y48 PCIE_INT_INTERFACE_R 0
	)
	(tile 75 170 NULL_X170Y51 NULL 0
	)
	(tile 75 171 NULL_X171Y51 NULL 0
	)
	(tile 75 172 NULL_X172Y51 NULL 0
	)
	(tile 75 173 NULL_X173Y51 NULL 0
	)
	(tile 75 174 NULL_X174Y51 NULL 0
	)
	(tile 75 175 INT_X70Y48 INT 1
		(primitive_site TIEOFF_X76Y48 TIEOFF internal 2)
	)
	(tile 75 176 GTX_INT_INTERFACE_X70Y48 GTX_INT_INTERFACE 0
	)
	(tile 75 177 R_TERM_INT_X70Y48 R_TERM_INT 0
	)
	(tile 75 178 NULL_X178Y51 NULL 0
	)
	(tile 76 0 NULL_X0Y50 NULL 0
	)
	(tile 76 1 NULL_X1Y50 NULL 0
	)
	(tile 76 2 L_TERM_INT_X0Y47 L_TERM_INT 0
	)
	(tile 76 3 INT_X0Y47 INT 1
		(primitive_site TIEOFF_X0Y47 TIEOFF internal 2)
	)
	(tile 76 4 IOI_L_INT_INTERFACE_X0Y47 IOI_L_INT_INTERFACE 0
	)
	(tile 76 5 VBRK_X0Y47 VBRK 0
	)
	(tile 76 6 INT_X1Y47 INT 1
		(primitive_site TIEOFF_X1Y47 TIEOFF internal 2)
	)
	(tile 76 7 CLBLM_X1Y47 CLBLM 2
		(primitive_site SLICE_X0Y47 SLICEM internal 50)
		(primitive_site SLICE_X1Y47 SLICEL internal 45)
	)
	(tile 76 8 INT_X2Y47 INT 1
		(primitive_site TIEOFF_X2Y47 TIEOFF internal 2)
	)
	(tile 76 9 CLBLL_X2Y47 CLBLL 2
		(primitive_site SLICE_X2Y47 SLICEL internal 45)
		(primitive_site SLICE_X3Y47 SLICEL internal 45)
	)
	(tile 76 10 INT_X3Y47 INT 1
		(primitive_site TIEOFF_X3Y47 TIEOFF internal 2)
	)
	(tile 76 11 CLBLM_X3Y47 CLBLM 2
		(primitive_site SLICE_X4Y47 SLICEM internal 50)
		(primitive_site SLICE_X5Y47 SLICEL internal 45)
	)
	(tile 76 12 INT_X4Y47 INT 1
		(primitive_site TIEOFF_X4Y47 TIEOFF internal 2)
	)
	(tile 76 13 CLBLL_X4Y47 CLBLL 2
		(primitive_site SLICE_X6Y47 SLICEL internal 45)
		(primitive_site SLICE_X7Y47 SLICEL internal 45)
	)
	(tile 76 14 INT_X5Y47 INT 1
		(primitive_site TIEOFF_X5Y47 TIEOFF internal 2)
	)
	(tile 76 15 INT_INTERFACE_X5Y47 INT_INTERFACE 0
	)
	(tile 76 16 NULL_X16Y50 NULL 0
	)
	(tile 76 17 INT_X6Y47 INT 1
		(primitive_site TIEOFF_X6Y47 TIEOFF internal 2)
	)
	(tile 76 18 CLBLM_X6Y47 CLBLM 2
		(primitive_site SLICE_X8Y47 SLICEM internal 50)
		(primitive_site SLICE_X9Y47 SLICEL internal 45)
	)
	(tile 76 19 INT_X7Y47 INT 1
		(primitive_site TIEOFF_X7Y47 TIEOFF internal 2)
	)
	(tile 76 20 CLBLM_X7Y47 CLBLM 2
		(primitive_site SLICE_X10Y47 SLICEM internal 50)
		(primitive_site SLICE_X11Y47 SLICEL internal 45)
	)
	(tile 76 21 VBRK_X7Y47 VBRK 0
	)
	(tile 76 22 INT_X8Y47 INT 1
		(primitive_site TIEOFF_X8Y47 TIEOFF internal 2)
	)
	(tile 76 23 INT_INTERFACE_X8Y47 INT_INTERFACE 0
	)
	(tile 76 24 NULL_X24Y50 NULL 0
	)
	(tile 76 25 INT_X9Y47 INT 1
		(primitive_site TIEOFF_X10Y47 TIEOFF internal 2)
	)
	(tile 76 26 CLBLM_X9Y47 CLBLM 2
		(primitive_site SLICE_X12Y47 SLICEM internal 50)
		(primitive_site SLICE_X13Y47 SLICEL internal 45)
	)
	(tile 76 27 INT_X10Y47 INT 1
		(primitive_site TIEOFF_X11Y47 TIEOFF internal 2)
	)
	(tile 76 28 CLBLM_X10Y47 CLBLM 2
		(primitive_site SLICE_X14Y47 SLICEM internal 50)
		(primitive_site SLICE_X15Y47 SLICEL internal 45)
	)
	(tile 76 29 INT_X11Y47 INT 1
		(primitive_site TIEOFF_X12Y47 TIEOFF internal 2)
	)
	(tile 76 30 CLBLM_X11Y47 CLBLM 2
		(primitive_site SLICE_X16Y47 SLICEM internal 50)
		(primitive_site SLICE_X17Y47 SLICEL internal 45)
	)
	(tile 76 31 INT_X12Y47 INT 1
		(primitive_site TIEOFF_X13Y47 TIEOFF internal 2)
	)
	(tile 76 32 CLBLM_X12Y47 CLBLM 2
		(primitive_site SLICE_X18Y47 SLICEM internal 50)
		(primitive_site SLICE_X19Y47 SLICEL internal 45)
	)
	(tile 76 33 VBRK_X12Y47 VBRK 0
	)
	(tile 76 34 INT_X13Y47 INT 1
		(primitive_site TIEOFF_X14Y47 TIEOFF internal 2)
	)
	(tile 76 35 INT_INTERFACE_X13Y47 INT_INTERFACE 0
	)
	(tile 76 36 NULL_X36Y50 NULL 0
	)
	(tile 76 37 INT_X14Y47 INT 1
		(primitive_site TIEOFF_X16Y47 TIEOFF internal 2)
	)
	(tile 76 38 CLBLM_X14Y47 CLBLM 2
		(primitive_site SLICE_X20Y47 SLICEM internal 50)
		(primitive_site SLICE_X21Y47 SLICEL internal 45)
	)
	(tile 76 39 INT_X15Y47 INT 1
		(primitive_site TIEOFF_X17Y47 TIEOFF internal 2)
	)
	(tile 76 40 CLBLM_X15Y47 CLBLM 2
		(primitive_site SLICE_X22Y47 SLICEM internal 50)
		(primitive_site SLICE_X23Y47 SLICEL internal 45)
	)
	(tile 76 41 INT_X16Y47 INT 1
		(primitive_site TIEOFF_X18Y47 TIEOFF internal 2)
	)
	(tile 76 42 INT_INTERFACE_X16Y47 INT_INTERFACE 0
	)
	(tile 76 43 NULL_X43Y50 NULL 0
	)
	(tile 76 44 INT_X17Y47 INT 1
		(primitive_site TIEOFF_X19Y47 TIEOFF internal 2)
	)
	(tile 76 45 CLBLM_X17Y47 CLBLM 2
		(primitive_site SLICE_X24Y47 SLICEM internal 50)
		(primitive_site SLICE_X25Y47 SLICEL internal 45)
	)
	(tile 76 46 INT_X18Y47 INT 1
		(primitive_site TIEOFF_X20Y47 TIEOFF internal 2)
	)
	(tile 76 47 CLBLM_X18Y47 CLBLM 2
		(primitive_site SLICE_X26Y47 SLICEM internal 50)
		(primitive_site SLICE_X27Y47 SLICEL internal 45)
	)
	(tile 76 48 VBRK_X18Y47 VBRK 0
	)
	(tile 76 49 INT_X19Y47 INT 1
		(primitive_site TIEOFF_X21Y47 TIEOFF internal 2)
	)
	(tile 76 50 INT_INTERFACE_X19Y47 INT_INTERFACE 0
	)
	(tile 76 51 NULL_X51Y50 NULL 0
	)
	(tile 76 52 INT_X20Y47 INT 1
		(primitive_site TIEOFF_X23Y47 TIEOFF internal 2)
	)
	(tile 76 53 CLBLM_X20Y47 CLBLM 2
		(primitive_site SLICE_X28Y47 SLICEM internal 50)
		(primitive_site SLICE_X29Y47 SLICEL internal 45)
	)
	(tile 76 54 INT_X21Y47 INT 1
		(primitive_site TIEOFF_X24Y47 TIEOFF internal 2)
	)
	(tile 76 55 CLBLM_X21Y47 CLBLM 2
		(primitive_site SLICE_X30Y47 SLICEM internal 50)
		(primitive_site SLICE_X31Y47 SLICEL internal 45)
	)
	(tile 76 56 INT_X22Y47 INT 1
		(primitive_site TIEOFF_X25Y47 TIEOFF internal 2)
	)
	(tile 76 57 INT_INTERFACE_X22Y47 INT_INTERFACE 0
	)
	(tile 76 58 NULL_X58Y50 NULL 0
	)
	(tile 76 59 INT_X23Y47 INT 1
		(primitive_site TIEOFF_X26Y47 TIEOFF internal 2)
	)
	(tile 76 60 CLBLM_X23Y47 CLBLM 2
		(primitive_site SLICE_X32Y47 SLICEM internal 50)
		(primitive_site SLICE_X33Y47 SLICEL internal 45)
	)
	(tile 76 61 INT_X24Y47 INT 1
		(primitive_site TIEOFF_X27Y47 TIEOFF internal 2)
	)
	(tile 76 62 CLBLL_X24Y47 CLBLL 2
		(primitive_site SLICE_X34Y47 SLICEL internal 45)
		(primitive_site SLICE_X35Y47 SLICEL internal 45)
	)
	(tile 76 63 VBRK_X24Y47 VBRK 0
	)
	(tile 76 64 NULL_X64Y50 NULL 0
	)
	(tile 76 65 NULL_X65Y50 NULL 0
	)
	(tile 76 66 INT_X25Y47 INT 1
		(primitive_site TIEOFF_X28Y47 TIEOFF internal 2)
	)
	(tile 76 67 IOI_L_INT_INTERFACE_X25Y47 IOI_L_INT_INTERFACE 0
	)
	(tile 76 68 VBRK_X25Y47 VBRK 0
	)
	(tile 76 69 INT_X26Y47 INT 1
		(primitive_site TIEOFF_X29Y47 TIEOFF internal 2)
	)
	(tile 76 70 CLBLM_X26Y47 CLBLM 2
		(primitive_site SLICE_X36Y47 SLICEM internal 50)
		(primitive_site SLICE_X37Y47 SLICEL internal 45)
	)
	(tile 76 71 INT_X27Y47 INT 1
		(primitive_site TIEOFF_X30Y47 TIEOFF internal 2)
	)
	(tile 76 72 CLBLL_X27Y47 CLBLL 2
		(primitive_site SLICE_X38Y47 SLICEL internal 45)
		(primitive_site SLICE_X39Y47 SLICEL internal 45)
	)
	(tile 76 73 INT_X28Y47 INT 1
		(primitive_site TIEOFF_X31Y47 TIEOFF internal 2)
	)
	(tile 76 74 CLBLM_X28Y47 CLBLM 2
		(primitive_site SLICE_X40Y47 SLICEM internal 50)
		(primitive_site SLICE_X41Y47 SLICEL internal 45)
	)
	(tile 76 75 INT_X29Y47 INT 1
		(primitive_site TIEOFF_X32Y47 TIEOFF internal 2)
	)
	(tile 76 76 CLBLL_X29Y47 CLBLL 2
		(primitive_site SLICE_X42Y47 SLICEL internal 45)
		(primitive_site SLICE_X43Y47 SLICEL internal 45)
	)
	(tile 76 77 VBRK_X29Y47 VBRK 0
	)
	(tile 76 78 CENTER_SPACE2_X78Y50 CENTER_SPACE2 0
	)
	(tile 76 79 CENTER_SPACE1_X79Y50 CENTER_SPACE1 0
	)
	(tile 76 80 CENTER_SPACE2_X80Y50 CENTER_SPACE2 0
	)
	(tile 76 81 CENTER_SPACE1_X81Y50 CENTER_SPACE1 0
	)
	(tile 76 82 CENTER_SPACE2_X82Y50 CENTER_SPACE2 0
	)
	(tile 76 83 CENTER_SPACE1_X83Y50 CENTER_SPACE1 0
	)
	(tile 76 84 CENTER_SPACE2_X84Y50 CENTER_SPACE2 0
	)
	(tile 76 85 CENTER_SPACE1_X85Y50 CENTER_SPACE1 0
	)
	(tile 76 86 CENTER_SPACE2_X86Y50 CENTER_SPACE2 0
	)
	(tile 76 87 CENTER_SPACE1_X87Y50 CENTER_SPACE1 0
	)
	(tile 76 88 CENTER_SPACE2_X88Y50 CENTER_SPACE2 0
	)
	(tile 76 89 NULL_X89Y50 NULL 0
	)
	(tile 76 90 VFRAME_X89Y50 VFRAME 0
	)
	(tile 76 91 INT_X36Y47 INT 1
		(primitive_site TIEOFF_X39Y47 TIEOFF internal 2)
	)
	(tile 76 92 INT_INTERFACE_X36Y47 INT_INTERFACE 0
	)
	(tile 76 93 NULL_X93Y50 NULL 0
	)
	(tile 76 94 INT_X37Y47 INT 1
		(primitive_site TIEOFF_X40Y47 TIEOFF internal 2)
	)
	(tile 76 95 CLBLM_X37Y47 CLBLM 2
		(primitive_site SLICE_X56Y47 SLICEM internal 50)
		(primitive_site SLICE_X57Y47 SLICEL internal 45)
	)
	(tile 76 96 INT_X38Y47 INT 1
		(primitive_site TIEOFF_X41Y47 TIEOFF internal 2)
	)
	(tile 76 97 CLBLL_X38Y47 CLBLL 2
		(primitive_site SLICE_X58Y47 SLICEL internal 45)
		(primitive_site SLICE_X59Y47 SLICEL internal 45)
	)
	(tile 76 98 INT_X39Y47 INT 1
		(primitive_site TIEOFF_X42Y47 TIEOFF internal 2)
	)
	(tile 76 99 CLBLM_X39Y47 CLBLM 2
		(primitive_site SLICE_X60Y47 SLICEM internal 50)
		(primitive_site SLICE_X61Y47 SLICEL internal 45)
	)
	(tile 76 100 INT_X40Y47 INT 1
		(primitive_site TIEOFF_X43Y47 TIEOFF internal 2)
	)
	(tile 76 101 CLBLL_X40Y47 CLBLL 2
		(primitive_site SLICE_X62Y47 SLICEL internal 45)
		(primitive_site SLICE_X63Y47 SLICEL internal 45)
	)
	(tile 76 102 VBRK_X40Y47 VBRK 0
	)
	(tile 76 103 INT_X41Y47 INT 1
		(primitive_site TIEOFF_X44Y47 TIEOFF internal 2)
	)
	(tile 76 104 INT_INTERFACE_X41Y47 INT_INTERFACE 0
	)
	(tile 76 105 NULL_X105Y50 NULL 0
	)
	(tile 76 106 NULL_X106Y50 NULL 0
	)
	(tile 76 107 VBRK_X106Y50 VBRK 0
	)
	(tile 76 108 INT_X42Y47 INT 1
		(primitive_site TIEOFF_X45Y47 TIEOFF internal 2)
	)
	(tile 76 109 CLBLM_X42Y47 CLBLM 2
		(primitive_site SLICE_X64Y47 SLICEM internal 50)
		(primitive_site SLICE_X65Y47 SLICEL internal 45)
	)
	(tile 76 110 INT_X43Y47 INT 1
		(primitive_site TIEOFF_X46Y47 TIEOFF internal 2)
	)
	(tile 76 111 CLBLL_X43Y47 CLBLL 2
		(primitive_site SLICE_X66Y47 SLICEL internal 45)
		(primitive_site SLICE_X67Y47 SLICEL internal 45)
	)
	(tile 76 112 INT_X44Y47 INT 1
		(primitive_site TIEOFF_X47Y47 TIEOFF internal 2)
	)
	(tile 76 113 INT_INTERFACE_X44Y47 INT_INTERFACE 0
	)
	(tile 76 114 NULL_X114Y50 NULL 0
	)
	(tile 76 115 INT_X45Y47 INT 1
		(primitive_site TIEOFF_X48Y47 TIEOFF internal 2)
	)
	(tile 76 116 CLBLM_X45Y47 CLBLM 2
		(primitive_site SLICE_X68Y47 SLICEM internal 50)
		(primitive_site SLICE_X69Y47 SLICEL internal 45)
	)
	(tile 76 117 INT_X46Y47 INT 1
		(primitive_site TIEOFF_X49Y47 TIEOFF internal 2)
	)
	(tile 76 118 CLBLM_X46Y47 CLBLM 2
		(primitive_site SLICE_X70Y47 SLICEM internal 50)
		(primitive_site SLICE_X71Y47 SLICEL internal 45)
	)
	(tile 76 119 INT_X47Y47 INT 1
		(primitive_site TIEOFF_X50Y47 TIEOFF internal 2)
	)
	(tile 76 120 INT_INTERFACE_X47Y47 INT_INTERFACE 0
	)
	(tile 76 121 NULL_X121Y50 NULL 0
	)
	(tile 76 122 VBRK_X47Y47 VBRK 0
	)
	(tile 76 123 INT_X48Y47 INT 1
		(primitive_site TIEOFF_X52Y47 TIEOFF internal 2)
	)
	(tile 76 124 CLBLM_X48Y47 CLBLM 2
		(primitive_site SLICE_X72Y47 SLICEM internal 50)
		(primitive_site SLICE_X73Y47 SLICEL internal 45)
	)
	(tile 76 125 INT_X49Y47 INT 1
		(primitive_site TIEOFF_X53Y47 TIEOFF internal 2)
	)
	(tile 76 126 CLBLM_X49Y47 CLBLM 2
		(primitive_site SLICE_X74Y47 SLICEM internal 50)
		(primitive_site SLICE_X75Y47 SLICEL internal 45)
	)
	(tile 76 127 INT_X50Y47 INT 1
		(primitive_site TIEOFF_X54Y47 TIEOFF internal 2)
	)
	(tile 76 128 INT_INTERFACE_X50Y47 INT_INTERFACE 0
	)
	(tile 76 129 NULL_X129Y50 NULL 0
	)
	(tile 76 130 INT_X51Y47 INT 1
		(primitive_site TIEOFF_X55Y47 TIEOFF internal 2)
	)
	(tile 76 131 CLBLM_X51Y47 CLBLM 2
		(primitive_site SLICE_X76Y47 SLICEM internal 50)
		(primitive_site SLICE_X77Y47 SLICEL internal 45)
	)
	(tile 76 132 INT_X52Y47 INT 1
		(primitive_site TIEOFF_X56Y47 TIEOFF internal 2)
	)
	(tile 76 133 CLBLM_X52Y47 CLBLM 2
		(primitive_site SLICE_X78Y47 SLICEM internal 50)
		(primitive_site SLICE_X79Y47 SLICEL internal 45)
	)
	(tile 76 134 INT_X53Y47 INT 1
		(primitive_site TIEOFF_X57Y47 TIEOFF internal 2)
	)
	(tile 76 135 INT_INTERFACE_X53Y47 INT_INTERFACE 0
	)
	(tile 76 136 NULL_X136Y50 NULL 0
	)
	(tile 76 137 VBRK_X53Y47 VBRK 0
	)
	(tile 76 138 INT_X54Y47 INT 1
		(primitive_site TIEOFF_X59Y47 TIEOFF internal 2)
	)
	(tile 76 139 CLBLM_X54Y47 CLBLM 2
		(primitive_site SLICE_X80Y47 SLICEM internal 50)
		(primitive_site SLICE_X81Y47 SLICEL internal 45)
	)
	(tile 76 140 INT_X55Y47 INT 1
		(primitive_site TIEOFF_X60Y47 TIEOFF internal 2)
	)
	(tile 76 141 CLBLM_X55Y47 CLBLM 2
		(primitive_site SLICE_X82Y47 SLICEM internal 50)
		(primitive_site SLICE_X83Y47 SLICEL internal 45)
	)
	(tile 76 142 INT_X56Y47 INT 1
		(primitive_site TIEOFF_X61Y47 TIEOFF internal 2)
	)
	(tile 76 143 CLBLM_X56Y47 CLBLM 2
		(primitive_site SLICE_X84Y47 SLICEM internal 50)
		(primitive_site SLICE_X85Y47 SLICEL internal 45)
	)
	(tile 76 144 INT_X57Y47 INT 1
		(primitive_site TIEOFF_X62Y47 TIEOFF internal 2)
	)
	(tile 76 145 CLBLM_X57Y47 CLBLM 2
		(primitive_site SLICE_X86Y47 SLICEM internal 50)
		(primitive_site SLICE_X87Y47 SLICEL internal 45)
	)
	(tile 76 146 INT_X58Y47 INT 1
		(primitive_site TIEOFF_X63Y47 TIEOFF internal 2)
	)
	(tile 76 147 INT_INTERFACE_X58Y47 INT_INTERFACE 0
	)
	(tile 76 148 NULL_X148Y50 NULL 0
	)
	(tile 76 149 VBRK_X58Y47 VBRK 0
	)
	(tile 76 150 INT_X59Y47 INT 1
		(primitive_site TIEOFF_X65Y47 TIEOFF internal 2)
	)
	(tile 76 151 CLBLM_X59Y47 CLBLM 2
		(primitive_site SLICE_X88Y47 SLICEM internal 50)
		(primitive_site SLICE_X89Y47 SLICEL internal 45)
	)
	(tile 76 152 INT_X60Y47 INT 1
		(primitive_site TIEOFF_X66Y47 TIEOFF internal 2)
	)
	(tile 76 153 CLBLM_X60Y47 CLBLM 2
		(primitive_site SLICE_X90Y47 SLICEM internal 50)
		(primitive_site SLICE_X91Y47 SLICEL internal 45)
	)
	(tile 76 154 INT_X61Y47 INT 1
		(primitive_site TIEOFF_X67Y47 TIEOFF internal 2)
	)
	(tile 76 155 INT_INTERFACE_X61Y47 INT_INTERFACE 0
	)
	(tile 76 156 NULL_X156Y50 NULL 0
	)
	(tile 76 157 INT_X62Y47 INT 1
		(primitive_site TIEOFF_X68Y47 TIEOFF internal 2)
	)
	(tile 76 158 CLBLM_X62Y47 CLBLM 2
		(primitive_site SLICE_X92Y47 SLICEM internal 50)
		(primitive_site SLICE_X93Y47 SLICEL internal 45)
	)
	(tile 76 159 INT_X63Y47 INT 1
		(primitive_site TIEOFF_X69Y47 TIEOFF internal 2)
	)
	(tile 76 160 CLBLL_X63Y47 CLBLL 2
		(primitive_site SLICE_X94Y47 SLICEL internal 45)
		(primitive_site SLICE_X95Y47 SLICEL internal 45)
	)
	(tile 76 161 VBRK_X63Y47 VBRK 0
	)
	(tile 76 162 INT_X64Y47 INT 1
		(primitive_site TIEOFF_X70Y47 TIEOFF internal 2)
	)
	(tile 76 163 CLBLM_X64Y47 CLBLM 2
		(primitive_site SLICE_X96Y47 SLICEM internal 50)
		(primitive_site SLICE_X97Y47 SLICEL internal 45)
	)
	(tile 76 164 INT_X65Y47 INT 1
		(primitive_site TIEOFF_X71Y47 TIEOFF internal 2)
	)
	(tile 76 165 CLBLL_X65Y47 CLBLL 2
		(primitive_site SLICE_X98Y47 SLICEL internal 45)
		(primitive_site SLICE_X99Y47 SLICEL internal 45)
	)
	(tile 76 166 INT_X66Y47 INT 1
		(primitive_site TIEOFF_X72Y47 TIEOFF internal 2)
	)
	(tile 76 167 PCIE_INT_INTERFACE_L_X66Y47 PCIE_INT_INTERFACE_L 0
	)
	(tile 76 168 INT_X67Y47 INT 1
		(primitive_site TIEOFF_X73Y47 TIEOFF internal 2)
	)
	(tile 76 169 PCIE_INT_INTERFACE_R_X67Y47 PCIE_INT_INTERFACE_R 0
	)
	(tile 76 170 NULL_X170Y50 NULL 0
	)
	(tile 76 171 NULL_X171Y50 NULL 0
	)
	(tile 76 172 NULL_X172Y50 NULL 0
	)
	(tile 76 173 NULL_X173Y50 NULL 0
	)
	(tile 76 174 NULL_X174Y50 NULL 0
	)
	(tile 76 175 INT_X70Y47 INT 1
		(primitive_site TIEOFF_X76Y47 TIEOFF internal 2)
	)
	(tile 76 176 GTX_INT_INTERFACE_X70Y47 GTX_INT_INTERFACE 0
	)
	(tile 76 177 R_TERM_INT_X70Y47 R_TERM_INT 0
	)
	(tile 76 178 NULL_X178Y50 NULL 0
	)
	(tile 77 0 LIOB_X0Y46 LIOB 2
		(primitive_site L19 IOBS bonded 13)
		(primitive_site L18 IOBM bonded 13)
	)
	(tile 77 1 LIOI_X0Y46 LIOI 6
		(primitive_site IODELAY_X0Y46 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y46 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y47 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y47 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y47 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y46 OLOGICE1 internal 32)
	)
	(tile 77 2 L_TERM_INT_X0Y46 L_TERM_INT 0
	)
	(tile 77 3 INT_X0Y46 INT 1
		(primitive_site TIEOFF_X0Y46 TIEOFF internal 2)
	)
	(tile 77 4 IOI_L_INT_INTERFACE_X0Y46 IOI_L_INT_INTERFACE 0
	)
	(tile 77 5 VBRK_X0Y46 VBRK 0
	)
	(tile 77 6 INT_X1Y46 INT 1
		(primitive_site TIEOFF_X1Y46 TIEOFF internal 2)
	)
	(tile 77 7 CLBLM_X1Y46 CLBLM 2
		(primitive_site SLICE_X0Y46 SLICEM internal 50)
		(primitive_site SLICE_X1Y46 SLICEL internal 45)
	)
	(tile 77 8 INT_X2Y46 INT 1
		(primitive_site TIEOFF_X2Y46 TIEOFF internal 2)
	)
	(tile 77 9 CLBLL_X2Y46 CLBLL 2
		(primitive_site SLICE_X2Y46 SLICEL internal 45)
		(primitive_site SLICE_X3Y46 SLICEL internal 45)
	)
	(tile 77 10 INT_X3Y46 INT 1
		(primitive_site TIEOFF_X3Y46 TIEOFF internal 2)
	)
	(tile 77 11 CLBLM_X3Y46 CLBLM 2
		(primitive_site SLICE_X4Y46 SLICEM internal 50)
		(primitive_site SLICE_X5Y46 SLICEL internal 45)
	)
	(tile 77 12 INT_X4Y46 INT 1
		(primitive_site TIEOFF_X4Y46 TIEOFF internal 2)
	)
	(tile 77 13 CLBLL_X4Y46 CLBLL 2
		(primitive_site SLICE_X6Y46 SLICEL internal 45)
		(primitive_site SLICE_X7Y46 SLICEL internal 45)
	)
	(tile 77 14 INT_X5Y46 INT 1
		(primitive_site TIEOFF_X5Y46 TIEOFF internal 2)
	)
	(tile 77 15 INT_INTERFACE_X5Y46 INT_INTERFACE 0
	)
	(tile 77 16 NULL_X16Y49 NULL 0
	)
	(tile 77 17 INT_X6Y46 INT 1
		(primitive_site TIEOFF_X6Y46 TIEOFF internal 2)
	)
	(tile 77 18 CLBLM_X6Y46 CLBLM 2
		(primitive_site SLICE_X8Y46 SLICEM internal 50)
		(primitive_site SLICE_X9Y46 SLICEL internal 45)
	)
	(tile 77 19 INT_X7Y46 INT 1
		(primitive_site TIEOFF_X7Y46 TIEOFF internal 2)
	)
	(tile 77 20 CLBLM_X7Y46 CLBLM 2
		(primitive_site SLICE_X10Y46 SLICEM internal 50)
		(primitive_site SLICE_X11Y46 SLICEL internal 45)
	)
	(tile 77 21 VBRK_X7Y46 VBRK 0
	)
	(tile 77 22 INT_X8Y46 INT 1
		(primitive_site TIEOFF_X8Y46 TIEOFF internal 2)
	)
	(tile 77 23 INT_INTERFACE_X8Y46 INT_INTERFACE 0
	)
	(tile 77 24 NULL_X24Y49 NULL 0
	)
	(tile 77 25 INT_X9Y46 INT 1
		(primitive_site TIEOFF_X10Y46 TIEOFF internal 2)
	)
	(tile 77 26 CLBLM_X9Y46 CLBLM 2
		(primitive_site SLICE_X12Y46 SLICEM internal 50)
		(primitive_site SLICE_X13Y46 SLICEL internal 45)
	)
	(tile 77 27 INT_X10Y46 INT 1
		(primitive_site TIEOFF_X11Y46 TIEOFF internal 2)
	)
	(tile 77 28 CLBLM_X10Y46 CLBLM 2
		(primitive_site SLICE_X14Y46 SLICEM internal 50)
		(primitive_site SLICE_X15Y46 SLICEL internal 45)
	)
	(tile 77 29 INT_X11Y46 INT 1
		(primitive_site TIEOFF_X12Y46 TIEOFF internal 2)
	)
	(tile 77 30 CLBLM_X11Y46 CLBLM 2
		(primitive_site SLICE_X16Y46 SLICEM internal 50)
		(primitive_site SLICE_X17Y46 SLICEL internal 45)
	)
	(tile 77 31 INT_X12Y46 INT 1
		(primitive_site TIEOFF_X13Y46 TIEOFF internal 2)
	)
	(tile 77 32 CLBLM_X12Y46 CLBLM 2
		(primitive_site SLICE_X18Y46 SLICEM internal 50)
		(primitive_site SLICE_X19Y46 SLICEL internal 45)
	)
	(tile 77 33 VBRK_X12Y46 VBRK 0
	)
	(tile 77 34 INT_X13Y46 INT 1
		(primitive_site TIEOFF_X14Y46 TIEOFF internal 2)
	)
	(tile 77 35 INT_INTERFACE_X13Y46 INT_INTERFACE 0
	)
	(tile 77 36 NULL_X36Y49 NULL 0
	)
	(tile 77 37 INT_X14Y46 INT 1
		(primitive_site TIEOFF_X16Y46 TIEOFF internal 2)
	)
	(tile 77 38 CLBLM_X14Y46 CLBLM 2
		(primitive_site SLICE_X20Y46 SLICEM internal 50)
		(primitive_site SLICE_X21Y46 SLICEL internal 45)
	)
	(tile 77 39 INT_X15Y46 INT 1
		(primitive_site TIEOFF_X17Y46 TIEOFF internal 2)
	)
	(tile 77 40 CLBLM_X15Y46 CLBLM 2
		(primitive_site SLICE_X22Y46 SLICEM internal 50)
		(primitive_site SLICE_X23Y46 SLICEL internal 45)
	)
	(tile 77 41 INT_X16Y46 INT 1
		(primitive_site TIEOFF_X18Y46 TIEOFF internal 2)
	)
	(tile 77 42 INT_INTERFACE_X16Y46 INT_INTERFACE 0
	)
	(tile 77 43 NULL_X43Y49 NULL 0
	)
	(tile 77 44 INT_X17Y46 INT 1
		(primitive_site TIEOFF_X19Y46 TIEOFF internal 2)
	)
	(tile 77 45 CLBLM_X17Y46 CLBLM 2
		(primitive_site SLICE_X24Y46 SLICEM internal 50)
		(primitive_site SLICE_X25Y46 SLICEL internal 45)
	)
	(tile 77 46 INT_X18Y46 INT 1
		(primitive_site TIEOFF_X20Y46 TIEOFF internal 2)
	)
	(tile 77 47 CLBLM_X18Y46 CLBLM 2
		(primitive_site SLICE_X26Y46 SLICEM internal 50)
		(primitive_site SLICE_X27Y46 SLICEL internal 45)
	)
	(tile 77 48 VBRK_X18Y46 VBRK 0
	)
	(tile 77 49 INT_X19Y46 INT 1
		(primitive_site TIEOFF_X21Y46 TIEOFF internal 2)
	)
	(tile 77 50 INT_INTERFACE_X19Y46 INT_INTERFACE 0
	)
	(tile 77 51 NULL_X51Y49 NULL 0
	)
	(tile 77 52 INT_X20Y46 INT 1
		(primitive_site TIEOFF_X23Y46 TIEOFF internal 2)
	)
	(tile 77 53 CLBLM_X20Y46 CLBLM 2
		(primitive_site SLICE_X28Y46 SLICEM internal 50)
		(primitive_site SLICE_X29Y46 SLICEL internal 45)
	)
	(tile 77 54 INT_X21Y46 INT 1
		(primitive_site TIEOFF_X24Y46 TIEOFF internal 2)
	)
	(tile 77 55 CLBLM_X21Y46 CLBLM 2
		(primitive_site SLICE_X30Y46 SLICEM internal 50)
		(primitive_site SLICE_X31Y46 SLICEL internal 45)
	)
	(tile 77 56 INT_X22Y46 INT 1
		(primitive_site TIEOFF_X25Y46 TIEOFF internal 2)
	)
	(tile 77 57 INT_INTERFACE_X22Y46 INT_INTERFACE 0
	)
	(tile 77 58 NULL_X58Y49 NULL 0
	)
	(tile 77 59 INT_X23Y46 INT 1
		(primitive_site TIEOFF_X26Y46 TIEOFF internal 2)
	)
	(tile 77 60 CLBLM_X23Y46 CLBLM 2
		(primitive_site SLICE_X32Y46 SLICEM internal 50)
		(primitive_site SLICE_X33Y46 SLICEL internal 45)
	)
	(tile 77 61 INT_X24Y46 INT 1
		(primitive_site TIEOFF_X27Y46 TIEOFF internal 2)
	)
	(tile 77 62 CLBLL_X24Y46 CLBLL 2
		(primitive_site SLICE_X34Y46 SLICEL internal 45)
		(primitive_site SLICE_X35Y46 SLICEL internal 45)
	)
	(tile 77 63 VBRK_X24Y46 VBRK 0
	)
	(tile 77 64 LIOB_FT_X25Y46 LIOB_FT 2
		(primitive_site H13 IOBS bonded 13)
		(primitive_site H12 IOBM bonded 13)
	)
	(tile 77 65 LIOI_X25Y46 LIOI 6
		(primitive_site IODELAY_X1Y46 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y46 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y47 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y47 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y47 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y46 OLOGICE1 internal 32)
	)
	(tile 77 66 INT_X25Y46 INT 1
		(primitive_site TIEOFF_X28Y46 TIEOFF internal 2)
	)
	(tile 77 67 IOI_L_INT_INTERFACE_X25Y46 IOI_L_INT_INTERFACE 0
	)
	(tile 77 68 VBRK_X25Y46 VBRK 0
	)
	(tile 77 69 INT_X26Y46 INT 1
		(primitive_site TIEOFF_X29Y46 TIEOFF internal 2)
	)
	(tile 77 70 CLBLM_X26Y46 CLBLM 2
		(primitive_site SLICE_X36Y46 SLICEM internal 50)
		(primitive_site SLICE_X37Y46 SLICEL internal 45)
	)
	(tile 77 71 INT_X27Y46 INT 1
		(primitive_site TIEOFF_X30Y46 TIEOFF internal 2)
	)
	(tile 77 72 CLBLL_X27Y46 CLBLL 2
		(primitive_site SLICE_X38Y46 SLICEL internal 45)
		(primitive_site SLICE_X39Y46 SLICEL internal 45)
	)
	(tile 77 73 INT_X28Y46 INT 1
		(primitive_site TIEOFF_X31Y46 TIEOFF internal 2)
	)
	(tile 77 74 CLBLM_X28Y46 CLBLM 2
		(primitive_site SLICE_X40Y46 SLICEM internal 50)
		(primitive_site SLICE_X41Y46 SLICEL internal 45)
	)
	(tile 77 75 INT_X29Y46 INT 1
		(primitive_site TIEOFF_X32Y46 TIEOFF internal 2)
	)
	(tile 77 76 CLBLL_X29Y46 CLBLL 2
		(primitive_site SLICE_X42Y46 SLICEL internal 45)
		(primitive_site SLICE_X43Y46 SLICEL internal 45)
	)
	(tile 77 77 VBRK_X29Y46 VBRK 0
	)
	(tile 77 78 CENTER_SPACE2_X78Y49 CENTER_SPACE2 0
	)
	(tile 77 79 CENTER_SPACE1_X79Y49 CENTER_SPACE1 0
	)
	(tile 77 80 CENTER_SPACE2_X80Y49 CENTER_SPACE2 0
	)
	(tile 77 81 CENTER_SPACE1_X81Y49 CENTER_SPACE1 0
	)
	(tile 77 82 CENTER_SPACE2_X82Y49 CENTER_SPACE2 0
	)
	(tile 77 83 CENTER_SPACE1_X83Y49 CENTER_SPACE1 0
	)
	(tile 77 84 CENTER_SPACE2_X84Y49 CENTER_SPACE2 0
	)
	(tile 77 85 CENTER_SPACE1_X85Y49 CENTER_SPACE1 0
	)
	(tile 77 86 CENTER_SPACE2_X86Y49 CENTER_SPACE2 0
	)
	(tile 77 87 CENTER_SPACE1_X87Y49 CENTER_SPACE1 0
	)
	(tile 77 88 CENTER_SPACE2_X88Y49 CENTER_SPACE2 0
	)
	(tile 77 89 NULL_X89Y49 NULL 0
	)
	(tile 77 90 VFRAME_X89Y49 VFRAME 0
	)
	(tile 77 91 INT_X36Y46 INT 1
		(primitive_site TIEOFF_X39Y46 TIEOFF internal 2)
	)
	(tile 77 92 INT_INTERFACE_X36Y46 INT_INTERFACE 0
	)
	(tile 77 93 NULL_X93Y49 NULL 0
	)
	(tile 77 94 INT_X37Y46 INT 1
		(primitive_site TIEOFF_X40Y46 TIEOFF internal 2)
	)
	(tile 77 95 CLBLM_X37Y46 CLBLM 2
		(primitive_site SLICE_X56Y46 SLICEM internal 50)
		(primitive_site SLICE_X57Y46 SLICEL internal 45)
	)
	(tile 77 96 INT_X38Y46 INT 1
		(primitive_site TIEOFF_X41Y46 TIEOFF internal 2)
	)
	(tile 77 97 CLBLL_X38Y46 CLBLL 2
		(primitive_site SLICE_X58Y46 SLICEL internal 45)
		(primitive_site SLICE_X59Y46 SLICEL internal 45)
	)
	(tile 77 98 INT_X39Y46 INT 1
		(primitive_site TIEOFF_X42Y46 TIEOFF internal 2)
	)
	(tile 77 99 CLBLM_X39Y46 CLBLM 2
		(primitive_site SLICE_X60Y46 SLICEM internal 50)
		(primitive_site SLICE_X61Y46 SLICEL internal 45)
	)
	(tile 77 100 INT_X40Y46 INT 1
		(primitive_site TIEOFF_X43Y46 TIEOFF internal 2)
	)
	(tile 77 101 CLBLL_X40Y46 CLBLL 2
		(primitive_site SLICE_X62Y46 SLICEL internal 45)
		(primitive_site SLICE_X63Y46 SLICEL internal 45)
	)
	(tile 77 102 VBRK_X40Y46 VBRK 0
	)
	(tile 77 103 INT_X41Y46 INT 1
		(primitive_site TIEOFF_X44Y46 TIEOFF internal 2)
	)
	(tile 77 104 INT_INTERFACE_X41Y46 INT_INTERFACE 0
	)
	(tile 77 105 RIOI_X41Y46 RIOI 6
		(primitive_site OLOGIC_X2Y46 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y46 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y46 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y47 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y47 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y47 ILOGICE1 internal 28)
	)
	(tile 77 106 RIOB_X41Y46 RIOB 2
		(primitive_site H11 IOBS bonded 13)
		(primitive_site G11 IOBM bonded 13)
	)
	(tile 77 107 VBRK_X41Y46 VBRK 0
	)
	(tile 77 108 INT_X42Y46 INT 1
		(primitive_site TIEOFF_X45Y46 TIEOFF internal 2)
	)
	(tile 77 109 CLBLM_X42Y46 CLBLM 2
		(primitive_site SLICE_X64Y46 SLICEM internal 50)
		(primitive_site SLICE_X65Y46 SLICEL internal 45)
	)
	(tile 77 110 INT_X43Y46 INT 1
		(primitive_site TIEOFF_X46Y46 TIEOFF internal 2)
	)
	(tile 77 111 CLBLL_X43Y46 CLBLL 2
		(primitive_site SLICE_X66Y46 SLICEL internal 45)
		(primitive_site SLICE_X67Y46 SLICEL internal 45)
	)
	(tile 77 112 INT_X44Y46 INT 1
		(primitive_site TIEOFF_X47Y46 TIEOFF internal 2)
	)
	(tile 77 113 INT_INTERFACE_X44Y46 INT_INTERFACE 0
	)
	(tile 77 114 NULL_X114Y49 NULL 0
	)
	(tile 77 115 INT_X45Y46 INT 1
		(primitive_site TIEOFF_X48Y46 TIEOFF internal 2)
	)
	(tile 77 116 CLBLM_X45Y46 CLBLM 2
		(primitive_site SLICE_X68Y46 SLICEM internal 50)
		(primitive_site SLICE_X69Y46 SLICEL internal 45)
	)
	(tile 77 117 INT_X46Y46 INT 1
		(primitive_site TIEOFF_X49Y46 TIEOFF internal 2)
	)
	(tile 77 118 CLBLM_X46Y46 CLBLM 2
		(primitive_site SLICE_X70Y46 SLICEM internal 50)
		(primitive_site SLICE_X71Y46 SLICEL internal 45)
	)
	(tile 77 119 INT_X47Y46 INT 1
		(primitive_site TIEOFF_X50Y46 TIEOFF internal 2)
	)
	(tile 77 120 INT_INTERFACE_X47Y46 INT_INTERFACE 0
	)
	(tile 77 121 NULL_X121Y49 NULL 0
	)
	(tile 77 122 VBRK_X47Y46 VBRK 0
	)
	(tile 77 123 INT_X48Y46 INT 1
		(primitive_site TIEOFF_X52Y46 TIEOFF internal 2)
	)
	(tile 77 124 CLBLM_X48Y46 CLBLM 2
		(primitive_site SLICE_X72Y46 SLICEM internal 50)
		(primitive_site SLICE_X73Y46 SLICEL internal 45)
	)
	(tile 77 125 INT_X49Y46 INT 1
		(primitive_site TIEOFF_X53Y46 TIEOFF internal 2)
	)
	(tile 77 126 CLBLM_X49Y46 CLBLM 2
		(primitive_site SLICE_X74Y46 SLICEM internal 50)
		(primitive_site SLICE_X75Y46 SLICEL internal 45)
	)
	(tile 77 127 INT_X50Y46 INT 1
		(primitive_site TIEOFF_X54Y46 TIEOFF internal 2)
	)
	(tile 77 128 INT_INTERFACE_X50Y46 INT_INTERFACE 0
	)
	(tile 77 129 NULL_X129Y49 NULL 0
	)
	(tile 77 130 INT_X51Y46 INT 1
		(primitive_site TIEOFF_X55Y46 TIEOFF internal 2)
	)
	(tile 77 131 CLBLM_X51Y46 CLBLM 2
		(primitive_site SLICE_X76Y46 SLICEM internal 50)
		(primitive_site SLICE_X77Y46 SLICEL internal 45)
	)
	(tile 77 132 INT_X52Y46 INT 1
		(primitive_site TIEOFF_X56Y46 TIEOFF internal 2)
	)
	(tile 77 133 CLBLM_X52Y46 CLBLM 2
		(primitive_site SLICE_X78Y46 SLICEM internal 50)
		(primitive_site SLICE_X79Y46 SLICEL internal 45)
	)
	(tile 77 134 INT_X53Y46 INT 1
		(primitive_site TIEOFF_X57Y46 TIEOFF internal 2)
	)
	(tile 77 135 INT_INTERFACE_X53Y46 INT_INTERFACE 0
	)
	(tile 77 136 NULL_X136Y49 NULL 0
	)
	(tile 77 137 VBRK_X53Y46 VBRK 0
	)
	(tile 77 138 INT_X54Y46 INT 1
		(primitive_site TIEOFF_X59Y46 TIEOFF internal 2)
	)
	(tile 77 139 CLBLM_X54Y46 CLBLM 2
		(primitive_site SLICE_X80Y46 SLICEM internal 50)
		(primitive_site SLICE_X81Y46 SLICEL internal 45)
	)
	(tile 77 140 INT_X55Y46 INT 1
		(primitive_site TIEOFF_X60Y46 TIEOFF internal 2)
	)
	(tile 77 141 CLBLM_X55Y46 CLBLM 2
		(primitive_site SLICE_X82Y46 SLICEM internal 50)
		(primitive_site SLICE_X83Y46 SLICEL internal 45)
	)
	(tile 77 142 INT_X56Y46 INT 1
		(primitive_site TIEOFF_X61Y46 TIEOFF internal 2)
	)
	(tile 77 143 CLBLM_X56Y46 CLBLM 2
		(primitive_site SLICE_X84Y46 SLICEM internal 50)
		(primitive_site SLICE_X85Y46 SLICEL internal 45)
	)
	(tile 77 144 INT_X57Y46 INT 1
		(primitive_site TIEOFF_X62Y46 TIEOFF internal 2)
	)
	(tile 77 145 CLBLM_X57Y46 CLBLM 2
		(primitive_site SLICE_X86Y46 SLICEM internal 50)
		(primitive_site SLICE_X87Y46 SLICEL internal 45)
	)
	(tile 77 146 INT_X58Y46 INT 1
		(primitive_site TIEOFF_X63Y46 TIEOFF internal 2)
	)
	(tile 77 147 INT_INTERFACE_X58Y46 INT_INTERFACE 0
	)
	(tile 77 148 NULL_X148Y49 NULL 0
	)
	(tile 77 149 VBRK_X58Y46 VBRK 0
	)
	(tile 77 150 INT_X59Y46 INT 1
		(primitive_site TIEOFF_X65Y46 TIEOFF internal 2)
	)
	(tile 77 151 CLBLM_X59Y46 CLBLM 2
		(primitive_site SLICE_X88Y46 SLICEM internal 50)
		(primitive_site SLICE_X89Y46 SLICEL internal 45)
	)
	(tile 77 152 INT_X60Y46 INT 1
		(primitive_site TIEOFF_X66Y46 TIEOFF internal 2)
	)
	(tile 77 153 CLBLM_X60Y46 CLBLM 2
		(primitive_site SLICE_X90Y46 SLICEM internal 50)
		(primitive_site SLICE_X91Y46 SLICEL internal 45)
	)
	(tile 77 154 INT_X61Y46 INT 1
		(primitive_site TIEOFF_X67Y46 TIEOFF internal 2)
	)
	(tile 77 155 INT_INTERFACE_X61Y46 INT_INTERFACE 0
	)
	(tile 77 156 NULL_X156Y49 NULL 0
	)
	(tile 77 157 INT_X62Y46 INT 1
		(primitive_site TIEOFF_X68Y46 TIEOFF internal 2)
	)
	(tile 77 158 CLBLM_X62Y46 CLBLM 2
		(primitive_site SLICE_X92Y46 SLICEM internal 50)
		(primitive_site SLICE_X93Y46 SLICEL internal 45)
	)
	(tile 77 159 INT_X63Y46 INT 1
		(primitive_site TIEOFF_X69Y46 TIEOFF internal 2)
	)
	(tile 77 160 CLBLL_X63Y46 CLBLL 2
		(primitive_site SLICE_X94Y46 SLICEL internal 45)
		(primitive_site SLICE_X95Y46 SLICEL internal 45)
	)
	(tile 77 161 VBRK_X63Y46 VBRK 0
	)
	(tile 77 162 INT_X64Y46 INT 1
		(primitive_site TIEOFF_X70Y46 TIEOFF internal 2)
	)
	(tile 77 163 CLBLM_X64Y46 CLBLM 2
		(primitive_site SLICE_X96Y46 SLICEM internal 50)
		(primitive_site SLICE_X97Y46 SLICEL internal 45)
	)
	(tile 77 164 INT_X65Y46 INT 1
		(primitive_site TIEOFF_X71Y46 TIEOFF internal 2)
	)
	(tile 77 165 CLBLL_X65Y46 CLBLL 2
		(primitive_site SLICE_X98Y46 SLICEL internal 45)
		(primitive_site SLICE_X99Y46 SLICEL internal 45)
	)
	(tile 77 166 INT_X66Y46 INT 1
		(primitive_site TIEOFF_X72Y46 TIEOFF internal 2)
	)
	(tile 77 167 PCIE_INT_INTERFACE_L_X66Y46 PCIE_INT_INTERFACE_L 0
	)
	(tile 77 168 INT_X67Y46 INT 1
		(primitive_site TIEOFF_X73Y46 TIEOFF internal 2)
	)
	(tile 77 169 PCIE_INT_INTERFACE_R_X67Y46 PCIE_INT_INTERFACE_R 0
	)
	(tile 77 170 NULL_X170Y49 NULL 0
	)
	(tile 77 171 NULL_X171Y49 NULL 0
	)
	(tile 77 172 NULL_X172Y49 NULL 0
	)
	(tile 77 173 NULL_X173Y49 NULL 0
	)
	(tile 77 174 NULL_X174Y49 NULL 0
	)
	(tile 77 175 INT_X70Y46 INT 1
		(primitive_site TIEOFF_X76Y46 TIEOFF internal 2)
	)
	(tile 77 176 GTX_INT_INTERFACE_X70Y46 GTX_INT_INTERFACE 0
	)
	(tile 77 177 R_TERM_INT_X70Y46 R_TERM_INT 0
	)
	(tile 77 178 NULL_X178Y49 NULL 0
	)
	(tile 78 0 NULL_X0Y48 NULL 0
	)
	(tile 78 1 NULL_X1Y48 NULL 0
	)
	(tile 78 2 L_TERM_INT_X0Y45 L_TERM_INT 0
	)
	(tile 78 3 INT_X0Y45 INT 1
		(primitive_site TIEOFF_X0Y45 TIEOFF internal 2)
	)
	(tile 78 4 IOI_L_INT_INTERFACE_X0Y45 IOI_L_INT_INTERFACE 0
	)
	(tile 78 5 VBRK_X0Y45 VBRK 0
	)
	(tile 78 6 INT_X1Y45 INT 1
		(primitive_site TIEOFF_X1Y45 TIEOFF internal 2)
	)
	(tile 78 7 CLBLM_X1Y45 CLBLM 2
		(primitive_site SLICE_X0Y45 SLICEM internal 50)
		(primitive_site SLICE_X1Y45 SLICEL internal 45)
	)
	(tile 78 8 INT_X2Y45 INT 1
		(primitive_site TIEOFF_X2Y45 TIEOFF internal 2)
	)
	(tile 78 9 CLBLL_X2Y45 CLBLL 2
		(primitive_site SLICE_X2Y45 SLICEL internal 45)
		(primitive_site SLICE_X3Y45 SLICEL internal 45)
	)
	(tile 78 10 INT_X3Y45 INT 1
		(primitive_site TIEOFF_X3Y45 TIEOFF internal 2)
	)
	(tile 78 11 CLBLM_X3Y45 CLBLM 2
		(primitive_site SLICE_X4Y45 SLICEM internal 50)
		(primitive_site SLICE_X5Y45 SLICEL internal 45)
	)
	(tile 78 12 INT_X4Y45 INT 1
		(primitive_site TIEOFF_X4Y45 TIEOFF internal 2)
	)
	(tile 78 13 CLBLL_X4Y45 CLBLL 2
		(primitive_site SLICE_X6Y45 SLICEL internal 45)
		(primitive_site SLICE_X7Y45 SLICEL internal 45)
	)
	(tile 78 14 INT_X5Y45 INT 1
		(primitive_site TIEOFF_X5Y45 TIEOFF internal 2)
	)
	(tile 78 15 INT_INTERFACE_X5Y45 INT_INTERFACE 0
	)
	(tile 78 16 BRAM_X5Y45 BRAM 3
		(primitive_site RAMB18_X0Y18 FIFO18E1 internal 158)
		(primitive_site RAMB18_X0Y19 RAMB18E1 internal 158)
		(primitive_site RAMB36_X0Y9 RAMBFIFO36E1 internal 356)
	)
	(tile 78 17 INT_X6Y45 INT 1
		(primitive_site TIEOFF_X6Y45 TIEOFF internal 2)
	)
	(tile 78 18 CLBLM_X6Y45 CLBLM 2
		(primitive_site SLICE_X8Y45 SLICEM internal 50)
		(primitive_site SLICE_X9Y45 SLICEL internal 45)
	)
	(tile 78 19 INT_X7Y45 INT 1
		(primitive_site TIEOFF_X7Y45 TIEOFF internal 2)
	)
	(tile 78 20 CLBLM_X7Y45 CLBLM 2
		(primitive_site SLICE_X10Y45 SLICEM internal 50)
		(primitive_site SLICE_X11Y45 SLICEL internal 45)
	)
	(tile 78 21 VBRK_X7Y45 VBRK 0
	)
	(tile 78 22 INT_X8Y45 INT 1
		(primitive_site TIEOFF_X8Y45 TIEOFF internal 2)
	)
	(tile 78 23 INT_INTERFACE_X8Y45 INT_INTERFACE 0
	)
	(tile 78 24 DSP_X8Y45 DSP 3
		(primitive_site DSP48_X0Y18 DSP48E1 internal 417)
		(primitive_site DSP48_X0Y19 DSP48E1 internal 417)
		(primitive_site TIEOFF_X9Y45 TIEOFF internal 2)
	)
	(tile 78 25 INT_X9Y45 INT 1
		(primitive_site TIEOFF_X10Y45 TIEOFF internal 2)
	)
	(tile 78 26 CLBLM_X9Y45 CLBLM 2
		(primitive_site SLICE_X12Y45 SLICEM internal 50)
		(primitive_site SLICE_X13Y45 SLICEL internal 45)
	)
	(tile 78 27 INT_X10Y45 INT 1
		(primitive_site TIEOFF_X11Y45 TIEOFF internal 2)
	)
	(tile 78 28 CLBLM_X10Y45 CLBLM 2
		(primitive_site SLICE_X14Y45 SLICEM internal 50)
		(primitive_site SLICE_X15Y45 SLICEL internal 45)
	)
	(tile 78 29 INT_X11Y45 INT 1
		(primitive_site TIEOFF_X12Y45 TIEOFF internal 2)
	)
	(tile 78 30 CLBLM_X11Y45 CLBLM 2
		(primitive_site SLICE_X16Y45 SLICEM internal 50)
		(primitive_site SLICE_X17Y45 SLICEL internal 45)
	)
	(tile 78 31 INT_X12Y45 INT 1
		(primitive_site TIEOFF_X13Y45 TIEOFF internal 2)
	)
	(tile 78 32 CLBLM_X12Y45 CLBLM 2
		(primitive_site SLICE_X18Y45 SLICEM internal 50)
		(primitive_site SLICE_X19Y45 SLICEL internal 45)
	)
	(tile 78 33 VBRK_X12Y45 VBRK 0
	)
	(tile 78 34 INT_X13Y45 INT 1
		(primitive_site TIEOFF_X14Y45 TIEOFF internal 2)
	)
	(tile 78 35 INT_INTERFACE_X13Y45 INT_INTERFACE 0
	)
	(tile 78 36 DSP_X13Y45 DSP 3
		(primitive_site DSP48_X1Y18 DSP48E1 internal 417)
		(primitive_site DSP48_X1Y19 DSP48E1 internal 417)
		(primitive_site TIEOFF_X15Y45 TIEOFF internal 2)
	)
	(tile 78 37 INT_X14Y45 INT 1
		(primitive_site TIEOFF_X16Y45 TIEOFF internal 2)
	)
	(tile 78 38 CLBLM_X14Y45 CLBLM 2
		(primitive_site SLICE_X20Y45 SLICEM internal 50)
		(primitive_site SLICE_X21Y45 SLICEL internal 45)
	)
	(tile 78 39 INT_X15Y45 INT 1
		(primitive_site TIEOFF_X17Y45 TIEOFF internal 2)
	)
	(tile 78 40 CLBLM_X15Y45 CLBLM 2
		(primitive_site SLICE_X22Y45 SLICEM internal 50)
		(primitive_site SLICE_X23Y45 SLICEL internal 45)
	)
	(tile 78 41 INT_X16Y45 INT 1
		(primitive_site TIEOFF_X18Y45 TIEOFF internal 2)
	)
	(tile 78 42 INT_INTERFACE_X16Y45 INT_INTERFACE 0
	)
	(tile 78 43 BRAM_X16Y45 BRAM 3
		(primitive_site RAMB18_X1Y18 FIFO18E1 internal 158)
		(primitive_site RAMB18_X1Y19 RAMB18E1 internal 158)
		(primitive_site RAMB36_X1Y9 RAMBFIFO36E1 internal 356)
	)
	(tile 78 44 INT_X17Y45 INT 1
		(primitive_site TIEOFF_X19Y45 TIEOFF internal 2)
	)
	(tile 78 45 CLBLM_X17Y45 CLBLM 2
		(primitive_site SLICE_X24Y45 SLICEM internal 50)
		(primitive_site SLICE_X25Y45 SLICEL internal 45)
	)
	(tile 78 46 INT_X18Y45 INT 1
		(primitive_site TIEOFF_X20Y45 TIEOFF internal 2)
	)
	(tile 78 47 CLBLM_X18Y45 CLBLM 2
		(primitive_site SLICE_X26Y45 SLICEM internal 50)
		(primitive_site SLICE_X27Y45 SLICEL internal 45)
	)
	(tile 78 48 VBRK_X18Y45 VBRK 0
	)
	(tile 78 49 INT_X19Y45 INT 1
		(primitive_site TIEOFF_X21Y45 TIEOFF internal 2)
	)
	(tile 78 50 INT_INTERFACE_X19Y45 INT_INTERFACE 0
	)
	(tile 78 51 DSP_X19Y45 DSP 3
		(primitive_site DSP48_X2Y18 DSP48E1 internal 417)
		(primitive_site DSP48_X2Y19 DSP48E1 internal 417)
		(primitive_site TIEOFF_X22Y45 TIEOFF internal 2)
	)
	(tile 78 52 INT_X20Y45 INT 1
		(primitive_site TIEOFF_X23Y45 TIEOFF internal 2)
	)
	(tile 78 53 CLBLM_X20Y45 CLBLM 2
		(primitive_site SLICE_X28Y45 SLICEM internal 50)
		(primitive_site SLICE_X29Y45 SLICEL internal 45)
	)
	(tile 78 54 INT_X21Y45 INT 1
		(primitive_site TIEOFF_X24Y45 TIEOFF internal 2)
	)
	(tile 78 55 CLBLM_X21Y45 CLBLM 2
		(primitive_site SLICE_X30Y45 SLICEM internal 50)
		(primitive_site SLICE_X31Y45 SLICEL internal 45)
	)
	(tile 78 56 INT_X22Y45 INT 1
		(primitive_site TIEOFF_X25Y45 TIEOFF internal 2)
	)
	(tile 78 57 INT_INTERFACE_X22Y45 INT_INTERFACE 0
	)
	(tile 78 58 BRAM_X22Y45 BRAM 3
		(primitive_site RAMB18_X2Y18 FIFO18E1 internal 158)
		(primitive_site RAMB18_X2Y19 RAMB18E1 internal 158)
		(primitive_site RAMB36_X2Y9 RAMBFIFO36E1 internal 356)
	)
	(tile 78 59 INT_X23Y45 INT 1
		(primitive_site TIEOFF_X26Y45 TIEOFF internal 2)
	)
	(tile 78 60 CLBLM_X23Y45 CLBLM 2
		(primitive_site SLICE_X32Y45 SLICEM internal 50)
		(primitive_site SLICE_X33Y45 SLICEL internal 45)
	)
	(tile 78 61 INT_X24Y45 INT 1
		(primitive_site TIEOFF_X27Y45 TIEOFF internal 2)
	)
	(tile 78 62 CLBLL_X24Y45 CLBLL 2
		(primitive_site SLICE_X34Y45 SLICEL internal 45)
		(primitive_site SLICE_X35Y45 SLICEL internal 45)
	)
	(tile 78 63 VBRK_X24Y45 VBRK 0
	)
	(tile 78 64 NULL_X64Y48 NULL 0
	)
	(tile 78 65 NULL_X65Y48 NULL 0
	)
	(tile 78 66 INT_X25Y45 INT 1
		(primitive_site TIEOFF_X28Y45 TIEOFF internal 2)
	)
	(tile 78 67 IOI_L_INT_INTERFACE_X25Y45 IOI_L_INT_INTERFACE 0
	)
	(tile 78 68 VBRK_X25Y45 VBRK 0
	)
	(tile 78 69 INT_X26Y45 INT 1
		(primitive_site TIEOFF_X29Y45 TIEOFF internal 2)
	)
	(tile 78 70 CLBLM_X26Y45 CLBLM 2
		(primitive_site SLICE_X36Y45 SLICEM internal 50)
		(primitive_site SLICE_X37Y45 SLICEL internal 45)
	)
	(tile 78 71 INT_X27Y45 INT 1
		(primitive_site TIEOFF_X30Y45 TIEOFF internal 2)
	)
	(tile 78 72 CLBLL_X27Y45 CLBLL 2
		(primitive_site SLICE_X38Y45 SLICEL internal 45)
		(primitive_site SLICE_X39Y45 SLICEL internal 45)
	)
	(tile 78 73 INT_X28Y45 INT 1
		(primitive_site TIEOFF_X31Y45 TIEOFF internal 2)
	)
	(tile 78 74 CLBLM_X28Y45 CLBLM 2
		(primitive_site SLICE_X40Y45 SLICEM internal 50)
		(primitive_site SLICE_X41Y45 SLICEL internal 45)
	)
	(tile 78 75 INT_X29Y45 INT 1
		(primitive_site TIEOFF_X32Y45 TIEOFF internal 2)
	)
	(tile 78 76 CLBLL_X29Y45 CLBLL 2
		(primitive_site SLICE_X42Y45 SLICEL internal 45)
		(primitive_site SLICE_X43Y45 SLICEL internal 45)
	)
	(tile 78 77 VBRK_X29Y45 VBRK 0
	)
	(tile 78 78 CENTER_SPACE2_X78Y48 CENTER_SPACE2 0
	)
	(tile 78 79 CENTER_SPACE1_X79Y48 CENTER_SPACE1 0
	)
	(tile 78 80 CENTER_SPACE2_X80Y48 CENTER_SPACE2 0
	)
	(tile 78 81 CENTER_SPACE1_X81Y48 CENTER_SPACE1 0
	)
	(tile 78 82 CENTER_SPACE2_X82Y48 CENTER_SPACE2 0
	)
	(tile 78 83 CENTER_SPACE1_X83Y48 CENTER_SPACE1 0
	)
	(tile 78 84 CENTER_SPACE2_X84Y48 CENTER_SPACE2 0
	)
	(tile 78 85 CENTER_SPACE1_X85Y48 CENTER_SPACE1 0
	)
	(tile 78 86 CENTER_SPACE2_X86Y48 CENTER_SPACE2 0
	)
	(tile 78 87 CENTER_SPACE1_X87Y48 CENTER_SPACE1 0
	)
	(tile 78 88 CENTER_SPACE2_X88Y48 CENTER_SPACE2 0
	)
	(tile 78 89 NULL_X89Y48 NULL 0
	)
	(tile 78 90 VFRAME_X89Y48 VFRAME 0
	)
	(tile 78 91 INT_X36Y45 INT 1
		(primitive_site TIEOFF_X39Y45 TIEOFF internal 2)
	)
	(tile 78 92 INT_INTERFACE_X36Y45 INT_INTERFACE 0
	)
	(tile 78 93 NULL_X93Y48 NULL 0
	)
	(tile 78 94 INT_X37Y45 INT 1
		(primitive_site TIEOFF_X40Y45 TIEOFF internal 2)
	)
	(tile 78 95 CLBLM_X37Y45 CLBLM 2
		(primitive_site SLICE_X56Y45 SLICEM internal 50)
		(primitive_site SLICE_X57Y45 SLICEL internal 45)
	)
	(tile 78 96 INT_X38Y45 INT 1
		(primitive_site TIEOFF_X41Y45 TIEOFF internal 2)
	)
	(tile 78 97 CLBLL_X38Y45 CLBLL 2
		(primitive_site SLICE_X58Y45 SLICEL internal 45)
		(primitive_site SLICE_X59Y45 SLICEL internal 45)
	)
	(tile 78 98 INT_X39Y45 INT 1
		(primitive_site TIEOFF_X42Y45 TIEOFF internal 2)
	)
	(tile 78 99 CLBLM_X39Y45 CLBLM 2
		(primitive_site SLICE_X60Y45 SLICEM internal 50)
		(primitive_site SLICE_X61Y45 SLICEL internal 45)
	)
	(tile 78 100 INT_X40Y45 INT 1
		(primitive_site TIEOFF_X43Y45 TIEOFF internal 2)
	)
	(tile 78 101 CLBLL_X40Y45 CLBLL 2
		(primitive_site SLICE_X62Y45 SLICEL internal 45)
		(primitive_site SLICE_X63Y45 SLICEL internal 45)
	)
	(tile 78 102 VBRK_X40Y45 VBRK 0
	)
	(tile 78 103 INT_X41Y45 INT 1
		(primitive_site TIEOFF_X44Y45 TIEOFF internal 2)
	)
	(tile 78 104 INT_INTERFACE_X41Y45 INT_INTERFACE 0
	)
	(tile 78 105 NULL_X105Y48 NULL 0
	)
	(tile 78 106 NULL_X106Y48 NULL 0
	)
	(tile 78 107 VBRK_X106Y48 VBRK 0
	)
	(tile 78 108 INT_X42Y45 INT 1
		(primitive_site TIEOFF_X45Y45 TIEOFF internal 2)
	)
	(tile 78 109 CLBLM_X42Y45 CLBLM 2
		(primitive_site SLICE_X64Y45 SLICEM internal 50)
		(primitive_site SLICE_X65Y45 SLICEL internal 45)
	)
	(tile 78 110 INT_X43Y45 INT 1
		(primitive_site TIEOFF_X46Y45 TIEOFF internal 2)
	)
	(tile 78 111 CLBLL_X43Y45 CLBLL 2
		(primitive_site SLICE_X66Y45 SLICEL internal 45)
		(primitive_site SLICE_X67Y45 SLICEL internal 45)
	)
	(tile 78 112 INT_X44Y45 INT 1
		(primitive_site TIEOFF_X47Y45 TIEOFF internal 2)
	)
	(tile 78 113 INT_INTERFACE_X44Y45 INT_INTERFACE 0
	)
	(tile 78 114 BRAM_X44Y45 BRAM 3
		(primitive_site RAMB18_X3Y18 FIFO18E1 internal 158)
		(primitive_site RAMB18_X3Y19 RAMB18E1 internal 158)
		(primitive_site RAMB36_X3Y9 RAMBFIFO36E1 internal 356)
	)
	(tile 78 115 INT_X45Y45 INT 1
		(primitive_site TIEOFF_X48Y45 TIEOFF internal 2)
	)
	(tile 78 116 CLBLM_X45Y45 CLBLM 2
		(primitive_site SLICE_X68Y45 SLICEM internal 50)
		(primitive_site SLICE_X69Y45 SLICEL internal 45)
	)
	(tile 78 117 INT_X46Y45 INT 1
		(primitive_site TIEOFF_X49Y45 TIEOFF internal 2)
	)
	(tile 78 118 CLBLM_X46Y45 CLBLM 2
		(primitive_site SLICE_X70Y45 SLICEM internal 50)
		(primitive_site SLICE_X71Y45 SLICEL internal 45)
	)
	(tile 78 119 INT_X47Y45 INT 1
		(primitive_site TIEOFF_X50Y45 TIEOFF internal 2)
	)
	(tile 78 120 INT_INTERFACE_X47Y45 INT_INTERFACE 0
	)
	(tile 78 121 DSP_X47Y45 DSP 3
		(primitive_site DSP48_X3Y18 DSP48E1 internal 417)
		(primitive_site DSP48_X3Y19 DSP48E1 internal 417)
		(primitive_site TIEOFF_X51Y45 TIEOFF internal 2)
	)
	(tile 78 122 VBRK_X47Y45 VBRK 0
	)
	(tile 78 123 INT_X48Y45 INT 1
		(primitive_site TIEOFF_X52Y45 TIEOFF internal 2)
	)
	(tile 78 124 CLBLM_X48Y45 CLBLM 2
		(primitive_site SLICE_X72Y45 SLICEM internal 50)
		(primitive_site SLICE_X73Y45 SLICEL internal 45)
	)
	(tile 78 125 INT_X49Y45 INT 1
		(primitive_site TIEOFF_X53Y45 TIEOFF internal 2)
	)
	(tile 78 126 CLBLM_X49Y45 CLBLM 2
		(primitive_site SLICE_X74Y45 SLICEM internal 50)
		(primitive_site SLICE_X75Y45 SLICEL internal 45)
	)
	(tile 78 127 INT_X50Y45 INT 1
		(primitive_site TIEOFF_X54Y45 TIEOFF internal 2)
	)
	(tile 78 128 INT_INTERFACE_X50Y45 INT_INTERFACE 0
	)
	(tile 78 129 BRAM_X50Y45 BRAM 3
		(primitive_site RAMB18_X4Y18 FIFO18E1 internal 158)
		(primitive_site RAMB18_X4Y19 RAMB18E1 internal 158)
		(primitive_site RAMB36_X4Y9 RAMBFIFO36E1 internal 356)
	)
	(tile 78 130 INT_X51Y45 INT 1
		(primitive_site TIEOFF_X55Y45 TIEOFF internal 2)
	)
	(tile 78 131 CLBLM_X51Y45 CLBLM 2
		(primitive_site SLICE_X76Y45 SLICEM internal 50)
		(primitive_site SLICE_X77Y45 SLICEL internal 45)
	)
	(tile 78 132 INT_X52Y45 INT 1
		(primitive_site TIEOFF_X56Y45 TIEOFF internal 2)
	)
	(tile 78 133 CLBLM_X52Y45 CLBLM 2
		(primitive_site SLICE_X78Y45 SLICEM internal 50)
		(primitive_site SLICE_X79Y45 SLICEL internal 45)
	)
	(tile 78 134 INT_X53Y45 INT 1
		(primitive_site TIEOFF_X57Y45 TIEOFF internal 2)
	)
	(tile 78 135 INT_INTERFACE_X53Y45 INT_INTERFACE 0
	)
	(tile 78 136 DSP_X53Y45 DSP 3
		(primitive_site DSP48_X4Y18 DSP48E1 internal 417)
		(primitive_site DSP48_X4Y19 DSP48E1 internal 417)
		(primitive_site TIEOFF_X58Y45 TIEOFF internal 2)
	)
	(tile 78 137 VBRK_X53Y45 VBRK 0
	)
	(tile 78 138 INT_X54Y45 INT 1
		(primitive_site TIEOFF_X59Y45 TIEOFF internal 2)
	)
	(tile 78 139 CLBLM_X54Y45 CLBLM 2
		(primitive_site SLICE_X80Y45 SLICEM internal 50)
		(primitive_site SLICE_X81Y45 SLICEL internal 45)
	)
	(tile 78 140 INT_X55Y45 INT 1
		(primitive_site TIEOFF_X60Y45 TIEOFF internal 2)
	)
	(tile 78 141 CLBLM_X55Y45 CLBLM 2
		(primitive_site SLICE_X82Y45 SLICEM internal 50)
		(primitive_site SLICE_X83Y45 SLICEL internal 45)
	)
	(tile 78 142 INT_X56Y45 INT 1
		(primitive_site TIEOFF_X61Y45 TIEOFF internal 2)
	)
	(tile 78 143 CLBLM_X56Y45 CLBLM 2
		(primitive_site SLICE_X84Y45 SLICEM internal 50)
		(primitive_site SLICE_X85Y45 SLICEL internal 45)
	)
	(tile 78 144 INT_X57Y45 INT 1
		(primitive_site TIEOFF_X62Y45 TIEOFF internal 2)
	)
	(tile 78 145 CLBLM_X57Y45 CLBLM 2
		(primitive_site SLICE_X86Y45 SLICEM internal 50)
		(primitive_site SLICE_X87Y45 SLICEL internal 45)
	)
	(tile 78 146 INT_X58Y45 INT 1
		(primitive_site TIEOFF_X63Y45 TIEOFF internal 2)
	)
	(tile 78 147 INT_INTERFACE_X58Y45 INT_INTERFACE 0
	)
	(tile 78 148 DSP_X58Y45 DSP 3
		(primitive_site DSP48_X5Y18 DSP48E1 internal 417)
		(primitive_site DSP48_X5Y19 DSP48E1 internal 417)
		(primitive_site TIEOFF_X64Y45 TIEOFF internal 2)
	)
	(tile 78 149 VBRK_X58Y45 VBRK 0
	)
	(tile 78 150 INT_X59Y45 INT 1
		(primitive_site TIEOFF_X65Y45 TIEOFF internal 2)
	)
	(tile 78 151 CLBLM_X59Y45 CLBLM 2
		(primitive_site SLICE_X88Y45 SLICEM internal 50)
		(primitive_site SLICE_X89Y45 SLICEL internal 45)
	)
	(tile 78 152 INT_X60Y45 INT 1
		(primitive_site TIEOFF_X66Y45 TIEOFF internal 2)
	)
	(tile 78 153 CLBLM_X60Y45 CLBLM 2
		(primitive_site SLICE_X90Y45 SLICEM internal 50)
		(primitive_site SLICE_X91Y45 SLICEL internal 45)
	)
	(tile 78 154 INT_X61Y45 INT 1
		(primitive_site TIEOFF_X67Y45 TIEOFF internal 2)
	)
	(tile 78 155 INT_INTERFACE_X61Y45 INT_INTERFACE 0
	)
	(tile 78 156 BRAM_X61Y45 BRAM 3
		(primitive_site RAMB18_X5Y18 FIFO18E1 internal 158)
		(primitive_site RAMB18_X5Y19 RAMB18E1 internal 158)
		(primitive_site RAMB36_X5Y9 RAMBFIFO36E1 internal 356)
	)
	(tile 78 157 INT_X62Y45 INT 1
		(primitive_site TIEOFF_X68Y45 TIEOFF internal 2)
	)
	(tile 78 158 CLBLM_X62Y45 CLBLM 2
		(primitive_site SLICE_X92Y45 SLICEM internal 50)
		(primitive_site SLICE_X93Y45 SLICEL internal 45)
	)
	(tile 78 159 INT_X63Y45 INT 1
		(primitive_site TIEOFF_X69Y45 TIEOFF internal 2)
	)
	(tile 78 160 CLBLL_X63Y45 CLBLL 2
		(primitive_site SLICE_X94Y45 SLICEL internal 45)
		(primitive_site SLICE_X95Y45 SLICEL internal 45)
	)
	(tile 78 161 VBRK_X63Y45 VBRK 0
	)
	(tile 78 162 INT_X64Y45 INT 1
		(primitive_site TIEOFF_X70Y45 TIEOFF internal 2)
	)
	(tile 78 163 CLBLM_X64Y45 CLBLM 2
		(primitive_site SLICE_X96Y45 SLICEM internal 50)
		(primitive_site SLICE_X97Y45 SLICEL internal 45)
	)
	(tile 78 164 INT_X65Y45 INT 1
		(primitive_site TIEOFF_X71Y45 TIEOFF internal 2)
	)
	(tile 78 165 CLBLL_X65Y45 CLBLL 2
		(primitive_site SLICE_X98Y45 SLICEL internal 45)
		(primitive_site SLICE_X99Y45 SLICEL internal 45)
	)
	(tile 78 166 INT_X66Y45 INT 1
		(primitive_site TIEOFF_X72Y45 TIEOFF internal 2)
	)
	(tile 78 167 PCIE_INT_INTERFACE_L_X66Y45 PCIE_INT_INTERFACE_L 0
	)
	(tile 78 168 INT_X67Y45 INT 1
		(primitive_site TIEOFF_X73Y45 TIEOFF internal 2)
	)
	(tile 78 169 PCIE_INT_INTERFACE_R_X67Y45 PCIE_INT_INTERFACE_R 0
	)
	(tile 78 170 NULL_X170Y48 NULL 0
	)
	(tile 78 171 NULL_X171Y48 NULL 0
	)
	(tile 78 172 NULL_X172Y48 NULL 0
	)
	(tile 78 173 NULL_X173Y48 NULL 0
	)
	(tile 78 174 NULL_X174Y48 NULL 0
	)
	(tile 78 175 INT_X70Y45 INT 1
		(primitive_site TIEOFF_X76Y45 TIEOFF internal 2)
	)
	(tile 78 176 GTX_INT_INTERFACE_X70Y45 GTX_INT_INTERFACE 0
	)
	(tile 78 177 R_TERM_INT_X70Y45 R_TERM_INT 0
	)
	(tile 78 178 NULL_X178Y48 NULL 0
	)
	(tile 79 0 LIOB_X0Y44 LIOB 2
		(primitive_site G20 IOBS bonded 13)
		(primitive_site H20 IOBM bonded 13)
	)
	(tile 79 1 LIOI_X0Y44 LIOI 6
		(primitive_site IODELAY_X0Y44 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y44 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y45 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y45 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y45 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y44 OLOGICE1 internal 32)
	)
	(tile 79 2 L_TERM_INT_X0Y44 L_TERM_INT 0
	)
	(tile 79 3 INT_X0Y44 INT 1
		(primitive_site TIEOFF_X0Y44 TIEOFF internal 2)
	)
	(tile 79 4 IOI_L_INT_INTERFACE_X0Y44 IOI_L_INT_INTERFACE 0
	)
	(tile 79 5 VBRK_X0Y44 VBRK 0
	)
	(tile 79 6 INT_X1Y44 INT 1
		(primitive_site TIEOFF_X1Y44 TIEOFF internal 2)
	)
	(tile 79 7 CLBLM_X1Y44 CLBLM 2
		(primitive_site SLICE_X0Y44 SLICEM internal 50)
		(primitive_site SLICE_X1Y44 SLICEL internal 45)
	)
	(tile 79 8 INT_X2Y44 INT 1
		(primitive_site TIEOFF_X2Y44 TIEOFF internal 2)
	)
	(tile 79 9 CLBLL_X2Y44 CLBLL 2
		(primitive_site SLICE_X2Y44 SLICEL internal 45)
		(primitive_site SLICE_X3Y44 SLICEL internal 45)
	)
	(tile 79 10 INT_X3Y44 INT 1
		(primitive_site TIEOFF_X3Y44 TIEOFF internal 2)
	)
	(tile 79 11 CLBLM_X3Y44 CLBLM 2
		(primitive_site SLICE_X4Y44 SLICEM internal 50)
		(primitive_site SLICE_X5Y44 SLICEL internal 45)
	)
	(tile 79 12 INT_X4Y44 INT 1
		(primitive_site TIEOFF_X4Y44 TIEOFF internal 2)
	)
	(tile 79 13 CLBLL_X4Y44 CLBLL 2
		(primitive_site SLICE_X6Y44 SLICEL internal 45)
		(primitive_site SLICE_X7Y44 SLICEL internal 45)
	)
	(tile 79 14 INT_X5Y44 INT 1
		(primitive_site TIEOFF_X5Y44 TIEOFF internal 2)
	)
	(tile 79 15 INT_INTERFACE_X5Y44 INT_INTERFACE 0
	)
	(tile 79 16 NULL_X16Y47 NULL 0
	)
	(tile 79 17 INT_X6Y44 INT 1
		(primitive_site TIEOFF_X6Y44 TIEOFF internal 2)
	)
	(tile 79 18 CLBLM_X6Y44 CLBLM 2
		(primitive_site SLICE_X8Y44 SLICEM internal 50)
		(primitive_site SLICE_X9Y44 SLICEL internal 45)
	)
	(tile 79 19 INT_X7Y44 INT 1
		(primitive_site TIEOFF_X7Y44 TIEOFF internal 2)
	)
	(tile 79 20 CLBLM_X7Y44 CLBLM 2
		(primitive_site SLICE_X10Y44 SLICEM internal 50)
		(primitive_site SLICE_X11Y44 SLICEL internal 45)
	)
	(tile 79 21 VBRK_X7Y44 VBRK 0
	)
	(tile 79 22 INT_X8Y44 INT 1
		(primitive_site TIEOFF_X8Y44 TIEOFF internal 2)
	)
	(tile 79 23 INT_INTERFACE_X8Y44 INT_INTERFACE 0
	)
	(tile 79 24 NULL_X24Y47 NULL 0
	)
	(tile 79 25 INT_X9Y44 INT 1
		(primitive_site TIEOFF_X10Y44 TIEOFF internal 2)
	)
	(tile 79 26 CLBLM_X9Y44 CLBLM 2
		(primitive_site SLICE_X12Y44 SLICEM internal 50)
		(primitive_site SLICE_X13Y44 SLICEL internal 45)
	)
	(tile 79 27 INT_X10Y44 INT 1
		(primitive_site TIEOFF_X11Y44 TIEOFF internal 2)
	)
	(tile 79 28 CLBLM_X10Y44 CLBLM 2
		(primitive_site SLICE_X14Y44 SLICEM internal 50)
		(primitive_site SLICE_X15Y44 SLICEL internal 45)
	)
	(tile 79 29 INT_X11Y44 INT 1
		(primitive_site TIEOFF_X12Y44 TIEOFF internal 2)
	)
	(tile 79 30 CLBLM_X11Y44 CLBLM 2
		(primitive_site SLICE_X16Y44 SLICEM internal 50)
		(primitive_site SLICE_X17Y44 SLICEL internal 45)
	)
	(tile 79 31 INT_X12Y44 INT 1
		(primitive_site TIEOFF_X13Y44 TIEOFF internal 2)
	)
	(tile 79 32 CLBLM_X12Y44 CLBLM 2
		(primitive_site SLICE_X18Y44 SLICEM internal 50)
		(primitive_site SLICE_X19Y44 SLICEL internal 45)
	)
	(tile 79 33 VBRK_X12Y44 VBRK 0
	)
	(tile 79 34 INT_X13Y44 INT 1
		(primitive_site TIEOFF_X14Y44 TIEOFF internal 2)
	)
	(tile 79 35 INT_INTERFACE_X13Y44 INT_INTERFACE 0
	)
	(tile 79 36 NULL_X36Y47 NULL 0
	)
	(tile 79 37 INT_X14Y44 INT 1
		(primitive_site TIEOFF_X16Y44 TIEOFF internal 2)
	)
	(tile 79 38 CLBLM_X14Y44 CLBLM 2
		(primitive_site SLICE_X20Y44 SLICEM internal 50)
		(primitive_site SLICE_X21Y44 SLICEL internal 45)
	)
	(tile 79 39 INT_X15Y44 INT 1
		(primitive_site TIEOFF_X17Y44 TIEOFF internal 2)
	)
	(tile 79 40 CLBLM_X15Y44 CLBLM 2
		(primitive_site SLICE_X22Y44 SLICEM internal 50)
		(primitive_site SLICE_X23Y44 SLICEL internal 45)
	)
	(tile 79 41 INT_X16Y44 INT 1
		(primitive_site TIEOFF_X18Y44 TIEOFF internal 2)
	)
	(tile 79 42 INT_INTERFACE_X16Y44 INT_INTERFACE 0
	)
	(tile 79 43 NULL_X43Y47 NULL 0
	)
	(tile 79 44 INT_X17Y44 INT 1
		(primitive_site TIEOFF_X19Y44 TIEOFF internal 2)
	)
	(tile 79 45 CLBLM_X17Y44 CLBLM 2
		(primitive_site SLICE_X24Y44 SLICEM internal 50)
		(primitive_site SLICE_X25Y44 SLICEL internal 45)
	)
	(tile 79 46 INT_X18Y44 INT 1
		(primitive_site TIEOFF_X20Y44 TIEOFF internal 2)
	)
	(tile 79 47 CLBLM_X18Y44 CLBLM 2
		(primitive_site SLICE_X26Y44 SLICEM internal 50)
		(primitive_site SLICE_X27Y44 SLICEL internal 45)
	)
	(tile 79 48 VBRK_X18Y44 VBRK 0
	)
	(tile 79 49 INT_X19Y44 INT 1
		(primitive_site TIEOFF_X21Y44 TIEOFF internal 2)
	)
	(tile 79 50 INT_INTERFACE_X19Y44 INT_INTERFACE 0
	)
	(tile 79 51 NULL_X51Y47 NULL 0
	)
	(tile 79 52 INT_X20Y44 INT 1
		(primitive_site TIEOFF_X23Y44 TIEOFF internal 2)
	)
	(tile 79 53 CLBLM_X20Y44 CLBLM 2
		(primitive_site SLICE_X28Y44 SLICEM internal 50)
		(primitive_site SLICE_X29Y44 SLICEL internal 45)
	)
	(tile 79 54 INT_X21Y44 INT 1
		(primitive_site TIEOFF_X24Y44 TIEOFF internal 2)
	)
	(tile 79 55 CLBLM_X21Y44 CLBLM 2
		(primitive_site SLICE_X30Y44 SLICEM internal 50)
		(primitive_site SLICE_X31Y44 SLICEL internal 45)
	)
	(tile 79 56 INT_X22Y44 INT 1
		(primitive_site TIEOFF_X25Y44 TIEOFF internal 2)
	)
	(tile 79 57 INT_INTERFACE_X22Y44 INT_INTERFACE 0
	)
	(tile 79 58 NULL_X58Y47 NULL 0
	)
	(tile 79 59 INT_X23Y44 INT 1
		(primitive_site TIEOFF_X26Y44 TIEOFF internal 2)
	)
	(tile 79 60 CLBLM_X23Y44 CLBLM 2
		(primitive_site SLICE_X32Y44 SLICEM internal 50)
		(primitive_site SLICE_X33Y44 SLICEL internal 45)
	)
	(tile 79 61 INT_X24Y44 INT 1
		(primitive_site TIEOFF_X27Y44 TIEOFF internal 2)
	)
	(tile 79 62 CLBLL_X24Y44 CLBLL 2
		(primitive_site SLICE_X34Y44 SLICEL internal 45)
		(primitive_site SLICE_X35Y44 SLICEL internal 45)
	)
	(tile 79 63 VBRK_X24Y44 VBRK 0
	)
	(tile 79 64 LIOB_FT_X25Y44 LIOB_FT 2
		(primitive_site D18 IOBS bonded 13)
		(primitive_site D17 IOBM bonded 13)
	)
	(tile 79 65 LIOI_X25Y44 LIOI 6
		(primitive_site IODELAY_X1Y44 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y44 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y45 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y45 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y45 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y44 OLOGICE1 internal 32)
	)
	(tile 79 66 INT_X25Y44 INT 1
		(primitive_site TIEOFF_X28Y44 TIEOFF internal 2)
	)
	(tile 79 67 IOI_L_INT_INTERFACE_X25Y44 IOI_L_INT_INTERFACE 0
	)
	(tile 79 68 VBRK_X25Y44 VBRK 0
	)
	(tile 79 69 INT_X26Y44 INT 1
		(primitive_site TIEOFF_X29Y44 TIEOFF internal 2)
	)
	(tile 79 70 CLBLM_X26Y44 CLBLM 2
		(primitive_site SLICE_X36Y44 SLICEM internal 50)
		(primitive_site SLICE_X37Y44 SLICEL internal 45)
	)
	(tile 79 71 INT_X27Y44 INT 1
		(primitive_site TIEOFF_X30Y44 TIEOFF internal 2)
	)
	(tile 79 72 CLBLL_X27Y44 CLBLL 2
		(primitive_site SLICE_X38Y44 SLICEL internal 45)
		(primitive_site SLICE_X39Y44 SLICEL internal 45)
	)
	(tile 79 73 INT_X28Y44 INT 1
		(primitive_site TIEOFF_X31Y44 TIEOFF internal 2)
	)
	(tile 79 74 CLBLM_X28Y44 CLBLM 2
		(primitive_site SLICE_X40Y44 SLICEM internal 50)
		(primitive_site SLICE_X41Y44 SLICEL internal 45)
	)
	(tile 79 75 INT_X29Y44 INT 1
		(primitive_site TIEOFF_X32Y44 TIEOFF internal 2)
	)
	(tile 79 76 CLBLL_X29Y44 CLBLL 2
		(primitive_site SLICE_X42Y44 SLICEL internal 45)
		(primitive_site SLICE_X43Y44 SLICEL internal 45)
	)
	(tile 79 77 VBRK_X29Y44 VBRK 0
	)
	(tile 79 78 CENTER_SPACE2_X78Y47 CENTER_SPACE2 0
	)
	(tile 79 79 CENTER_SPACE1_X79Y47 CENTER_SPACE1 0
	)
	(tile 79 80 CENTER_SPACE2_X80Y47 CENTER_SPACE2 0
	)
	(tile 79 81 CENTER_SPACE1_X81Y47 CENTER_SPACE1 0
	)
	(tile 79 82 CENTER_SPACE2_X82Y47 CENTER_SPACE2 0
	)
	(tile 79 83 CENTER_SPACE1_X83Y47 CENTER_SPACE1 0
	)
	(tile 79 84 CENTER_SPACE2_X84Y47 CENTER_SPACE2 0
	)
	(tile 79 85 CENTER_SPACE1_X85Y47 CENTER_SPACE1 0
	)
	(tile 79 86 CENTER_SPACE2_X86Y47 CENTER_SPACE2 0
	)
	(tile 79 87 CENTER_SPACE1_X87Y47 CENTER_SPACE1 0
	)
	(tile 79 88 CENTER_SPACE2_X88Y47 CENTER_SPACE2 0
	)
	(tile 79 89 NULL_X89Y47 NULL 0
	)
	(tile 79 90 VFRAME_X89Y47 VFRAME 0
	)
	(tile 79 91 INT_X36Y44 INT 1
		(primitive_site TIEOFF_X39Y44 TIEOFF internal 2)
	)
	(tile 79 92 INT_INTERFACE_X36Y44 INT_INTERFACE 0
	)
	(tile 79 93 NULL_X93Y47 NULL 0
	)
	(tile 79 94 INT_X37Y44 INT 1
		(primitive_site TIEOFF_X40Y44 TIEOFF internal 2)
	)
	(tile 79 95 CLBLM_X37Y44 CLBLM 2
		(primitive_site SLICE_X56Y44 SLICEM internal 50)
		(primitive_site SLICE_X57Y44 SLICEL internal 45)
	)
	(tile 79 96 INT_X38Y44 INT 1
		(primitive_site TIEOFF_X41Y44 TIEOFF internal 2)
	)
	(tile 79 97 CLBLL_X38Y44 CLBLL 2
		(primitive_site SLICE_X58Y44 SLICEL internal 45)
		(primitive_site SLICE_X59Y44 SLICEL internal 45)
	)
	(tile 79 98 INT_X39Y44 INT 1
		(primitive_site TIEOFF_X42Y44 TIEOFF internal 2)
	)
	(tile 79 99 CLBLM_X39Y44 CLBLM 2
		(primitive_site SLICE_X60Y44 SLICEM internal 50)
		(primitive_site SLICE_X61Y44 SLICEL internal 45)
	)
	(tile 79 100 INT_X40Y44 INT 1
		(primitive_site TIEOFF_X43Y44 TIEOFF internal 2)
	)
	(tile 79 101 CLBLL_X40Y44 CLBLL 2
		(primitive_site SLICE_X62Y44 SLICEL internal 45)
		(primitive_site SLICE_X63Y44 SLICEL internal 45)
	)
	(tile 79 102 VBRK_X40Y44 VBRK 0
	)
	(tile 79 103 INT_X41Y44 INT 1
		(primitive_site TIEOFF_X44Y44 TIEOFF internal 2)
	)
	(tile 79 104 INT_INTERFACE_X41Y44 INT_INTERFACE 0
	)
	(tile 79 105 RIOI_X41Y44 RIOI 6
		(primitive_site OLOGIC_X2Y44 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y44 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y44 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y45 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y45 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y45 ILOGICE1 internal 28)
	)
	(tile 79 106 RIOB_X41Y44 RIOB 2
		(primitive_site H8 IOBS bonded 13)
		(primitive_site G8 IOBM bonded 13)
	)
	(tile 79 107 VBRK_X41Y44 VBRK 0
	)
	(tile 79 108 INT_X42Y44 INT 1
		(primitive_site TIEOFF_X45Y44 TIEOFF internal 2)
	)
	(tile 79 109 CLBLM_X42Y44 CLBLM 2
		(primitive_site SLICE_X64Y44 SLICEM internal 50)
		(primitive_site SLICE_X65Y44 SLICEL internal 45)
	)
	(tile 79 110 INT_X43Y44 INT 1
		(primitive_site TIEOFF_X46Y44 TIEOFF internal 2)
	)
	(tile 79 111 CLBLL_X43Y44 CLBLL 2
		(primitive_site SLICE_X66Y44 SLICEL internal 45)
		(primitive_site SLICE_X67Y44 SLICEL internal 45)
	)
	(tile 79 112 INT_X44Y44 INT 1
		(primitive_site TIEOFF_X47Y44 TIEOFF internal 2)
	)
	(tile 79 113 INT_INTERFACE_X44Y44 INT_INTERFACE 0
	)
	(tile 79 114 NULL_X114Y47 NULL 0
	)
	(tile 79 115 INT_X45Y44 INT 1
		(primitive_site TIEOFF_X48Y44 TIEOFF internal 2)
	)
	(tile 79 116 CLBLM_X45Y44 CLBLM 2
		(primitive_site SLICE_X68Y44 SLICEM internal 50)
		(primitive_site SLICE_X69Y44 SLICEL internal 45)
	)
	(tile 79 117 INT_X46Y44 INT 1
		(primitive_site TIEOFF_X49Y44 TIEOFF internal 2)
	)
	(tile 79 118 CLBLM_X46Y44 CLBLM 2
		(primitive_site SLICE_X70Y44 SLICEM internal 50)
		(primitive_site SLICE_X71Y44 SLICEL internal 45)
	)
	(tile 79 119 INT_X47Y44 INT 1
		(primitive_site TIEOFF_X50Y44 TIEOFF internal 2)
	)
	(tile 79 120 INT_INTERFACE_X47Y44 INT_INTERFACE 0
	)
	(tile 79 121 NULL_X121Y47 NULL 0
	)
	(tile 79 122 VBRK_X47Y44 VBRK 0
	)
	(tile 79 123 INT_X48Y44 INT 1
		(primitive_site TIEOFF_X52Y44 TIEOFF internal 2)
	)
	(tile 79 124 CLBLM_X48Y44 CLBLM 2
		(primitive_site SLICE_X72Y44 SLICEM internal 50)
		(primitive_site SLICE_X73Y44 SLICEL internal 45)
	)
	(tile 79 125 INT_X49Y44 INT 1
		(primitive_site TIEOFF_X53Y44 TIEOFF internal 2)
	)
	(tile 79 126 CLBLM_X49Y44 CLBLM 2
		(primitive_site SLICE_X74Y44 SLICEM internal 50)
		(primitive_site SLICE_X75Y44 SLICEL internal 45)
	)
	(tile 79 127 INT_X50Y44 INT 1
		(primitive_site TIEOFF_X54Y44 TIEOFF internal 2)
	)
	(tile 79 128 INT_INTERFACE_X50Y44 INT_INTERFACE 0
	)
	(tile 79 129 NULL_X129Y47 NULL 0
	)
	(tile 79 130 INT_X51Y44 INT 1
		(primitive_site TIEOFF_X55Y44 TIEOFF internal 2)
	)
	(tile 79 131 CLBLM_X51Y44 CLBLM 2
		(primitive_site SLICE_X76Y44 SLICEM internal 50)
		(primitive_site SLICE_X77Y44 SLICEL internal 45)
	)
	(tile 79 132 INT_X52Y44 INT 1
		(primitive_site TIEOFF_X56Y44 TIEOFF internal 2)
	)
	(tile 79 133 CLBLM_X52Y44 CLBLM 2
		(primitive_site SLICE_X78Y44 SLICEM internal 50)
		(primitive_site SLICE_X79Y44 SLICEL internal 45)
	)
	(tile 79 134 INT_X53Y44 INT 1
		(primitive_site TIEOFF_X57Y44 TIEOFF internal 2)
	)
	(tile 79 135 INT_INTERFACE_X53Y44 INT_INTERFACE 0
	)
	(tile 79 136 NULL_X136Y47 NULL 0
	)
	(tile 79 137 VBRK_X53Y44 VBRK 0
	)
	(tile 79 138 INT_X54Y44 INT 1
		(primitive_site TIEOFF_X59Y44 TIEOFF internal 2)
	)
	(tile 79 139 CLBLM_X54Y44 CLBLM 2
		(primitive_site SLICE_X80Y44 SLICEM internal 50)
		(primitive_site SLICE_X81Y44 SLICEL internal 45)
	)
	(tile 79 140 INT_X55Y44 INT 1
		(primitive_site TIEOFF_X60Y44 TIEOFF internal 2)
	)
	(tile 79 141 CLBLM_X55Y44 CLBLM 2
		(primitive_site SLICE_X82Y44 SLICEM internal 50)
		(primitive_site SLICE_X83Y44 SLICEL internal 45)
	)
	(tile 79 142 INT_X56Y44 INT 1
		(primitive_site TIEOFF_X61Y44 TIEOFF internal 2)
	)
	(tile 79 143 CLBLM_X56Y44 CLBLM 2
		(primitive_site SLICE_X84Y44 SLICEM internal 50)
		(primitive_site SLICE_X85Y44 SLICEL internal 45)
	)
	(tile 79 144 INT_X57Y44 INT 1
		(primitive_site TIEOFF_X62Y44 TIEOFF internal 2)
	)
	(tile 79 145 CLBLM_X57Y44 CLBLM 2
		(primitive_site SLICE_X86Y44 SLICEM internal 50)
		(primitive_site SLICE_X87Y44 SLICEL internal 45)
	)
	(tile 79 146 INT_X58Y44 INT 1
		(primitive_site TIEOFF_X63Y44 TIEOFF internal 2)
	)
	(tile 79 147 INT_INTERFACE_X58Y44 INT_INTERFACE 0
	)
	(tile 79 148 NULL_X148Y47 NULL 0
	)
	(tile 79 149 VBRK_X58Y44 VBRK 0
	)
	(tile 79 150 INT_X59Y44 INT 1
		(primitive_site TIEOFF_X65Y44 TIEOFF internal 2)
	)
	(tile 79 151 CLBLM_X59Y44 CLBLM 2
		(primitive_site SLICE_X88Y44 SLICEM internal 50)
		(primitive_site SLICE_X89Y44 SLICEL internal 45)
	)
	(tile 79 152 INT_X60Y44 INT 1
		(primitive_site TIEOFF_X66Y44 TIEOFF internal 2)
	)
	(tile 79 153 CLBLM_X60Y44 CLBLM 2
		(primitive_site SLICE_X90Y44 SLICEM internal 50)
		(primitive_site SLICE_X91Y44 SLICEL internal 45)
	)
	(tile 79 154 INT_X61Y44 INT 1
		(primitive_site TIEOFF_X67Y44 TIEOFF internal 2)
	)
	(tile 79 155 INT_INTERFACE_X61Y44 INT_INTERFACE 0
	)
	(tile 79 156 NULL_X156Y47 NULL 0
	)
	(tile 79 157 INT_X62Y44 INT 1
		(primitive_site TIEOFF_X68Y44 TIEOFF internal 2)
	)
	(tile 79 158 CLBLM_X62Y44 CLBLM 2
		(primitive_site SLICE_X92Y44 SLICEM internal 50)
		(primitive_site SLICE_X93Y44 SLICEL internal 45)
	)
	(tile 79 159 INT_X63Y44 INT 1
		(primitive_site TIEOFF_X69Y44 TIEOFF internal 2)
	)
	(tile 79 160 CLBLL_X63Y44 CLBLL 2
		(primitive_site SLICE_X94Y44 SLICEL internal 45)
		(primitive_site SLICE_X95Y44 SLICEL internal 45)
	)
	(tile 79 161 VBRK_X63Y44 VBRK 0
	)
	(tile 79 162 INT_X64Y44 INT 1
		(primitive_site TIEOFF_X70Y44 TIEOFF internal 2)
	)
	(tile 79 163 CLBLM_X64Y44 CLBLM 2
		(primitive_site SLICE_X96Y44 SLICEM internal 50)
		(primitive_site SLICE_X97Y44 SLICEL internal 45)
	)
	(tile 79 164 INT_X65Y44 INT 1
		(primitive_site TIEOFF_X71Y44 TIEOFF internal 2)
	)
	(tile 79 165 CLBLL_X65Y44 CLBLL 2
		(primitive_site SLICE_X98Y44 SLICEL internal 45)
		(primitive_site SLICE_X99Y44 SLICEL internal 45)
	)
	(tile 79 166 INT_X66Y44 INT 1
		(primitive_site TIEOFF_X72Y44 TIEOFF internal 2)
	)
	(tile 79 167 PCIE_INT_INTERFACE_L_X66Y44 PCIE_INT_INTERFACE_L 0
	)
	(tile 79 168 INT_X67Y44 INT 1
		(primitive_site TIEOFF_X73Y44 TIEOFF internal 2)
	)
	(tile 79 169 PCIE_INT_INTERFACE_R_X67Y44 PCIE_INT_INTERFACE_R 0
	)
	(tile 79 170 NULL_X170Y47 NULL 0
	)
	(tile 79 171 NULL_X171Y47 NULL 0
	)
	(tile 79 172 NULL_X172Y47 NULL 0
	)
	(tile 79 173 NULL_X173Y47 NULL 0
	)
	(tile 79 174 NULL_X174Y47 NULL 0
	)
	(tile 79 175 INT_X70Y44 INT 1
		(primitive_site TIEOFF_X76Y44 TIEOFF internal 2)
	)
	(tile 79 176 GTX_INT_INTERFACE_X70Y44 GTX_INT_INTERFACE 0
	)
	(tile 79 177 R_TERM_INT_X70Y44 R_TERM_INT 0
	)
	(tile 79 178 NULL_X178Y47 NULL 0
	)
	(tile 80 0 NULL_X0Y46 NULL 0
	)
	(tile 80 1 NULL_X1Y46 NULL 0
	)
	(tile 80 2 L_TERM_INT_X0Y43 L_TERM_INT 0
	)
	(tile 80 3 INT_X0Y43 INT 1
		(primitive_site TIEOFF_X0Y43 TIEOFF internal 2)
	)
	(tile 80 4 IOI_L_INT_INTERFACE_X0Y43 IOI_L_INT_INTERFACE 0
	)
	(tile 80 5 VBRK_X0Y43 VBRK 0
	)
	(tile 80 6 INT_X1Y43 INT 1
		(primitive_site TIEOFF_X1Y43 TIEOFF internal 2)
	)
	(tile 80 7 CLBLM_X1Y43 CLBLM 2
		(primitive_site SLICE_X0Y43 SLICEM internal 50)
		(primitive_site SLICE_X1Y43 SLICEL internal 45)
	)
	(tile 80 8 INT_X2Y43 INT 1
		(primitive_site TIEOFF_X2Y43 TIEOFF internal 2)
	)
	(tile 80 9 CLBLL_X2Y43 CLBLL 2
		(primitive_site SLICE_X2Y43 SLICEL internal 45)
		(primitive_site SLICE_X3Y43 SLICEL internal 45)
	)
	(tile 80 10 INT_X3Y43 INT 1
		(primitive_site TIEOFF_X3Y43 TIEOFF internal 2)
	)
	(tile 80 11 CLBLM_X3Y43 CLBLM 2
		(primitive_site SLICE_X4Y43 SLICEM internal 50)
		(primitive_site SLICE_X5Y43 SLICEL internal 45)
	)
	(tile 80 12 INT_X4Y43 INT 1
		(primitive_site TIEOFF_X4Y43 TIEOFF internal 2)
	)
	(tile 80 13 CLBLL_X4Y43 CLBLL 2
		(primitive_site SLICE_X6Y43 SLICEL internal 45)
		(primitive_site SLICE_X7Y43 SLICEL internal 45)
	)
	(tile 80 14 INT_X5Y43 INT 1
		(primitive_site TIEOFF_X5Y43 TIEOFF internal 2)
	)
	(tile 80 15 INT_INTERFACE_X5Y43 INT_INTERFACE 0
	)
	(tile 80 16 NULL_X16Y46 NULL 0
	)
	(tile 80 17 INT_X6Y43 INT 1
		(primitive_site TIEOFF_X6Y43 TIEOFF internal 2)
	)
	(tile 80 18 CLBLM_X6Y43 CLBLM 2
		(primitive_site SLICE_X8Y43 SLICEM internal 50)
		(primitive_site SLICE_X9Y43 SLICEL internal 45)
	)
	(tile 80 19 INT_X7Y43 INT 1
		(primitive_site TIEOFF_X7Y43 TIEOFF internal 2)
	)
	(tile 80 20 CLBLM_X7Y43 CLBLM 2
		(primitive_site SLICE_X10Y43 SLICEM internal 50)
		(primitive_site SLICE_X11Y43 SLICEL internal 45)
	)
	(tile 80 21 VBRK_X7Y43 VBRK 0
	)
	(tile 80 22 INT_X8Y43 INT 1
		(primitive_site TIEOFF_X8Y43 TIEOFF internal 2)
	)
	(tile 80 23 INT_INTERFACE_X8Y43 INT_INTERFACE 0
	)
	(tile 80 24 NULL_X24Y46 NULL 0
	)
	(tile 80 25 INT_X9Y43 INT 1
		(primitive_site TIEOFF_X10Y43 TIEOFF internal 2)
	)
	(tile 80 26 CLBLM_X9Y43 CLBLM 2
		(primitive_site SLICE_X12Y43 SLICEM internal 50)
		(primitive_site SLICE_X13Y43 SLICEL internal 45)
	)
	(tile 80 27 INT_X10Y43 INT 1
		(primitive_site TIEOFF_X11Y43 TIEOFF internal 2)
	)
	(tile 80 28 CLBLM_X10Y43 CLBLM 2
		(primitive_site SLICE_X14Y43 SLICEM internal 50)
		(primitive_site SLICE_X15Y43 SLICEL internal 45)
	)
	(tile 80 29 INT_X11Y43 INT 1
		(primitive_site TIEOFF_X12Y43 TIEOFF internal 2)
	)
	(tile 80 30 CLBLM_X11Y43 CLBLM 2
		(primitive_site SLICE_X16Y43 SLICEM internal 50)
		(primitive_site SLICE_X17Y43 SLICEL internal 45)
	)
	(tile 80 31 INT_X12Y43 INT 1
		(primitive_site TIEOFF_X13Y43 TIEOFF internal 2)
	)
	(tile 80 32 CLBLM_X12Y43 CLBLM 2
		(primitive_site SLICE_X18Y43 SLICEM internal 50)
		(primitive_site SLICE_X19Y43 SLICEL internal 45)
	)
	(tile 80 33 VBRK_X12Y43 VBRK 0
	)
	(tile 80 34 INT_X13Y43 INT 1
		(primitive_site TIEOFF_X14Y43 TIEOFF internal 2)
	)
	(tile 80 35 INT_INTERFACE_X13Y43 INT_INTERFACE 0
	)
	(tile 80 36 NULL_X36Y46 NULL 0
	)
	(tile 80 37 INT_X14Y43 INT 1
		(primitive_site TIEOFF_X16Y43 TIEOFF internal 2)
	)
	(tile 80 38 CLBLM_X14Y43 CLBLM 2
		(primitive_site SLICE_X20Y43 SLICEM internal 50)
		(primitive_site SLICE_X21Y43 SLICEL internal 45)
	)
	(tile 80 39 INT_X15Y43 INT 1
		(primitive_site TIEOFF_X17Y43 TIEOFF internal 2)
	)
	(tile 80 40 CLBLM_X15Y43 CLBLM 2
		(primitive_site SLICE_X22Y43 SLICEM internal 50)
		(primitive_site SLICE_X23Y43 SLICEL internal 45)
	)
	(tile 80 41 INT_X16Y43 INT 1
		(primitive_site TIEOFF_X18Y43 TIEOFF internal 2)
	)
	(tile 80 42 INT_INTERFACE_X16Y43 INT_INTERFACE 0
	)
	(tile 80 43 NULL_X43Y46 NULL 0
	)
	(tile 80 44 INT_X17Y43 INT 1
		(primitive_site TIEOFF_X19Y43 TIEOFF internal 2)
	)
	(tile 80 45 CLBLM_X17Y43 CLBLM 2
		(primitive_site SLICE_X24Y43 SLICEM internal 50)
		(primitive_site SLICE_X25Y43 SLICEL internal 45)
	)
	(tile 80 46 INT_X18Y43 INT 1
		(primitive_site TIEOFF_X20Y43 TIEOFF internal 2)
	)
	(tile 80 47 CLBLM_X18Y43 CLBLM 2
		(primitive_site SLICE_X26Y43 SLICEM internal 50)
		(primitive_site SLICE_X27Y43 SLICEL internal 45)
	)
	(tile 80 48 VBRK_X18Y43 VBRK 0
	)
	(tile 80 49 INT_X19Y43 INT 1
		(primitive_site TIEOFF_X21Y43 TIEOFF internal 2)
	)
	(tile 80 50 INT_INTERFACE_X19Y43 INT_INTERFACE 0
	)
	(tile 80 51 NULL_X51Y46 NULL 0
	)
	(tile 80 52 INT_X20Y43 INT 1
		(primitive_site TIEOFF_X23Y43 TIEOFF internal 2)
	)
	(tile 80 53 CLBLM_X20Y43 CLBLM 2
		(primitive_site SLICE_X28Y43 SLICEM internal 50)
		(primitive_site SLICE_X29Y43 SLICEL internal 45)
	)
	(tile 80 54 INT_X21Y43 INT 1
		(primitive_site TIEOFF_X24Y43 TIEOFF internal 2)
	)
	(tile 80 55 CLBLM_X21Y43 CLBLM 2
		(primitive_site SLICE_X30Y43 SLICEM internal 50)
		(primitive_site SLICE_X31Y43 SLICEL internal 45)
	)
	(tile 80 56 INT_X22Y43 INT 1
		(primitive_site TIEOFF_X25Y43 TIEOFF internal 2)
	)
	(tile 80 57 INT_INTERFACE_X22Y43 INT_INTERFACE 0
	)
	(tile 80 58 NULL_X58Y46 NULL 0
	)
	(tile 80 59 INT_X23Y43 INT 1
		(primitive_site TIEOFF_X26Y43 TIEOFF internal 2)
	)
	(tile 80 60 CLBLM_X23Y43 CLBLM 2
		(primitive_site SLICE_X32Y43 SLICEM internal 50)
		(primitive_site SLICE_X33Y43 SLICEL internal 45)
	)
	(tile 80 61 INT_X24Y43 INT 1
		(primitive_site TIEOFF_X27Y43 TIEOFF internal 2)
	)
	(tile 80 62 CLBLL_X24Y43 CLBLL 2
		(primitive_site SLICE_X34Y43 SLICEL internal 45)
		(primitive_site SLICE_X35Y43 SLICEL internal 45)
	)
	(tile 80 63 VBRK_X24Y43 VBRK 0
	)
	(tile 80 64 NULL_X64Y46 NULL 0
	)
	(tile 80 65 NULL_X65Y46 NULL 0
	)
	(tile 80 66 INT_X25Y43 INT 1
		(primitive_site TIEOFF_X28Y43 TIEOFF internal 2)
	)
	(tile 80 67 IOI_L_INT_INTERFACE_X25Y43 IOI_L_INT_INTERFACE 0
	)
	(tile 80 68 VBRK_X25Y43 VBRK 0
	)
	(tile 80 69 INT_X26Y43 INT 1
		(primitive_site TIEOFF_X29Y43 TIEOFF internal 2)
	)
	(tile 80 70 CLBLM_X26Y43 CLBLM 2
		(primitive_site SLICE_X36Y43 SLICEM internal 50)
		(primitive_site SLICE_X37Y43 SLICEL internal 45)
	)
	(tile 80 71 INT_X27Y43 INT 1
		(primitive_site TIEOFF_X30Y43 TIEOFF internal 2)
	)
	(tile 80 72 CLBLL_X27Y43 CLBLL 2
		(primitive_site SLICE_X38Y43 SLICEL internal 45)
		(primitive_site SLICE_X39Y43 SLICEL internal 45)
	)
	(tile 80 73 INT_X28Y43 INT 1
		(primitive_site TIEOFF_X31Y43 TIEOFF internal 2)
	)
	(tile 80 74 CLBLM_X28Y43 CLBLM 2
		(primitive_site SLICE_X40Y43 SLICEM internal 50)
		(primitive_site SLICE_X41Y43 SLICEL internal 45)
	)
	(tile 80 75 INT_X29Y43 INT 1
		(primitive_site TIEOFF_X32Y43 TIEOFF internal 2)
	)
	(tile 80 76 CLBLL_X29Y43 CLBLL 2
		(primitive_site SLICE_X42Y43 SLICEL internal 45)
		(primitive_site SLICE_X43Y43 SLICEL internal 45)
	)
	(tile 80 77 VBRK_X29Y43 VBRK 0
	)
	(tile 80 78 CENTER_SPACE2_X78Y46 CENTER_SPACE2 0
	)
	(tile 80 79 CENTER_SPACE1_X79Y46 CENTER_SPACE1 0
	)
	(tile 80 80 CENTER_SPACE2_X80Y46 CENTER_SPACE2 0
	)
	(tile 80 81 CENTER_SPACE1_X81Y46 CENTER_SPACE1 0
	)
	(tile 80 82 CENTER_SPACE2_X82Y46 CENTER_SPACE2 0
	)
	(tile 80 83 CENTER_SPACE1_X83Y46 CENTER_SPACE1 0
	)
	(tile 80 84 CENTER_SPACE2_X84Y46 CENTER_SPACE2 0
	)
	(tile 80 85 CENTER_SPACE1_X85Y46 CENTER_SPACE1 0
	)
	(tile 80 86 CENTER_SPACE2_X86Y46 CENTER_SPACE2 0
	)
	(tile 80 87 CENTER_SPACE1_X87Y46 CENTER_SPACE1 0
	)
	(tile 80 88 CENTER_SPACE2_X88Y46 CENTER_SPACE2 0
	)
	(tile 80 89 NULL_X89Y46 NULL 0
	)
	(tile 80 90 VFRAME_X89Y46 VFRAME 0
	)
	(tile 80 91 INT_X36Y43 INT 1
		(primitive_site TIEOFF_X39Y43 TIEOFF internal 2)
	)
	(tile 80 92 INT_INTERFACE_X36Y43 INT_INTERFACE 0
	)
	(tile 80 93 NULL_X93Y46 NULL 0
	)
	(tile 80 94 INT_X37Y43 INT 1
		(primitive_site TIEOFF_X40Y43 TIEOFF internal 2)
	)
	(tile 80 95 CLBLM_X37Y43 CLBLM 2
		(primitive_site SLICE_X56Y43 SLICEM internal 50)
		(primitive_site SLICE_X57Y43 SLICEL internal 45)
	)
	(tile 80 96 INT_X38Y43 INT 1
		(primitive_site TIEOFF_X41Y43 TIEOFF internal 2)
	)
	(tile 80 97 CLBLL_X38Y43 CLBLL 2
		(primitive_site SLICE_X58Y43 SLICEL internal 45)
		(primitive_site SLICE_X59Y43 SLICEL internal 45)
	)
	(tile 80 98 INT_X39Y43 INT 1
		(primitive_site TIEOFF_X42Y43 TIEOFF internal 2)
	)
	(tile 80 99 CLBLM_X39Y43 CLBLM 2
		(primitive_site SLICE_X60Y43 SLICEM internal 50)
		(primitive_site SLICE_X61Y43 SLICEL internal 45)
	)
	(tile 80 100 INT_X40Y43 INT 1
		(primitive_site TIEOFF_X43Y43 TIEOFF internal 2)
	)
	(tile 80 101 CLBLL_X40Y43 CLBLL 2
		(primitive_site SLICE_X62Y43 SLICEL internal 45)
		(primitive_site SLICE_X63Y43 SLICEL internal 45)
	)
	(tile 80 102 VBRK_X40Y43 VBRK 0
	)
	(tile 80 103 INT_X41Y43 INT 1
		(primitive_site TIEOFF_X44Y43 TIEOFF internal 2)
	)
	(tile 80 104 INT_INTERFACE_X41Y43 INT_INTERFACE 0
	)
	(tile 80 105 NULL_X105Y46 NULL 0
	)
	(tile 80 106 NULL_X106Y46 NULL 0
	)
	(tile 80 107 VBRK_X106Y46 VBRK 0
	)
	(tile 80 108 INT_X42Y43 INT 1
		(primitive_site TIEOFF_X45Y43 TIEOFF internal 2)
	)
	(tile 80 109 CLBLM_X42Y43 CLBLM 2
		(primitive_site SLICE_X64Y43 SLICEM internal 50)
		(primitive_site SLICE_X65Y43 SLICEL internal 45)
	)
	(tile 80 110 INT_X43Y43 INT 1
		(primitive_site TIEOFF_X46Y43 TIEOFF internal 2)
	)
	(tile 80 111 CLBLL_X43Y43 CLBLL 2
		(primitive_site SLICE_X66Y43 SLICEL internal 45)
		(primitive_site SLICE_X67Y43 SLICEL internal 45)
	)
	(tile 80 112 INT_X44Y43 INT 1
		(primitive_site TIEOFF_X47Y43 TIEOFF internal 2)
	)
	(tile 80 113 INT_INTERFACE_X44Y43 INT_INTERFACE 0
	)
	(tile 80 114 NULL_X114Y46 NULL 0
	)
	(tile 80 115 INT_X45Y43 INT 1
		(primitive_site TIEOFF_X48Y43 TIEOFF internal 2)
	)
	(tile 80 116 CLBLM_X45Y43 CLBLM 2
		(primitive_site SLICE_X68Y43 SLICEM internal 50)
		(primitive_site SLICE_X69Y43 SLICEL internal 45)
	)
	(tile 80 117 INT_X46Y43 INT 1
		(primitive_site TIEOFF_X49Y43 TIEOFF internal 2)
	)
	(tile 80 118 CLBLM_X46Y43 CLBLM 2
		(primitive_site SLICE_X70Y43 SLICEM internal 50)
		(primitive_site SLICE_X71Y43 SLICEL internal 45)
	)
	(tile 80 119 INT_X47Y43 INT 1
		(primitive_site TIEOFF_X50Y43 TIEOFF internal 2)
	)
	(tile 80 120 INT_INTERFACE_X47Y43 INT_INTERFACE 0
	)
	(tile 80 121 NULL_X121Y46 NULL 0
	)
	(tile 80 122 VBRK_X47Y43 VBRK 0
	)
	(tile 80 123 INT_X48Y43 INT 1
		(primitive_site TIEOFF_X52Y43 TIEOFF internal 2)
	)
	(tile 80 124 CLBLM_X48Y43 CLBLM 2
		(primitive_site SLICE_X72Y43 SLICEM internal 50)
		(primitive_site SLICE_X73Y43 SLICEL internal 45)
	)
	(tile 80 125 INT_X49Y43 INT 1
		(primitive_site TIEOFF_X53Y43 TIEOFF internal 2)
	)
	(tile 80 126 CLBLM_X49Y43 CLBLM 2
		(primitive_site SLICE_X74Y43 SLICEM internal 50)
		(primitive_site SLICE_X75Y43 SLICEL internal 45)
	)
	(tile 80 127 INT_X50Y43 INT 1
		(primitive_site TIEOFF_X54Y43 TIEOFF internal 2)
	)
	(tile 80 128 INT_INTERFACE_X50Y43 INT_INTERFACE 0
	)
	(tile 80 129 NULL_X129Y46 NULL 0
	)
	(tile 80 130 INT_X51Y43 INT 1
		(primitive_site TIEOFF_X55Y43 TIEOFF internal 2)
	)
	(tile 80 131 CLBLM_X51Y43 CLBLM 2
		(primitive_site SLICE_X76Y43 SLICEM internal 50)
		(primitive_site SLICE_X77Y43 SLICEL internal 45)
	)
	(tile 80 132 INT_X52Y43 INT 1
		(primitive_site TIEOFF_X56Y43 TIEOFF internal 2)
	)
	(tile 80 133 CLBLM_X52Y43 CLBLM 2
		(primitive_site SLICE_X78Y43 SLICEM internal 50)
		(primitive_site SLICE_X79Y43 SLICEL internal 45)
	)
	(tile 80 134 INT_X53Y43 INT 1
		(primitive_site TIEOFF_X57Y43 TIEOFF internal 2)
	)
	(tile 80 135 INT_INTERFACE_X53Y43 INT_INTERFACE 0
	)
	(tile 80 136 NULL_X136Y46 NULL 0
	)
	(tile 80 137 VBRK_X53Y43 VBRK 0
	)
	(tile 80 138 INT_X54Y43 INT 1
		(primitive_site TIEOFF_X59Y43 TIEOFF internal 2)
	)
	(tile 80 139 CLBLM_X54Y43 CLBLM 2
		(primitive_site SLICE_X80Y43 SLICEM internal 50)
		(primitive_site SLICE_X81Y43 SLICEL internal 45)
	)
	(tile 80 140 INT_X55Y43 INT 1
		(primitive_site TIEOFF_X60Y43 TIEOFF internal 2)
	)
	(tile 80 141 CLBLM_X55Y43 CLBLM 2
		(primitive_site SLICE_X82Y43 SLICEM internal 50)
		(primitive_site SLICE_X83Y43 SLICEL internal 45)
	)
	(tile 80 142 INT_X56Y43 INT 1
		(primitive_site TIEOFF_X61Y43 TIEOFF internal 2)
	)
	(tile 80 143 CLBLM_X56Y43 CLBLM 2
		(primitive_site SLICE_X84Y43 SLICEM internal 50)
		(primitive_site SLICE_X85Y43 SLICEL internal 45)
	)
	(tile 80 144 INT_X57Y43 INT 1
		(primitive_site TIEOFF_X62Y43 TIEOFF internal 2)
	)
	(tile 80 145 CLBLM_X57Y43 CLBLM 2
		(primitive_site SLICE_X86Y43 SLICEM internal 50)
		(primitive_site SLICE_X87Y43 SLICEL internal 45)
	)
	(tile 80 146 INT_X58Y43 INT 1
		(primitive_site TIEOFF_X63Y43 TIEOFF internal 2)
	)
	(tile 80 147 INT_INTERFACE_X58Y43 INT_INTERFACE 0
	)
	(tile 80 148 NULL_X148Y46 NULL 0
	)
	(tile 80 149 VBRK_X58Y43 VBRK 0
	)
	(tile 80 150 INT_X59Y43 INT 1
		(primitive_site TIEOFF_X65Y43 TIEOFF internal 2)
	)
	(tile 80 151 CLBLM_X59Y43 CLBLM 2
		(primitive_site SLICE_X88Y43 SLICEM internal 50)
		(primitive_site SLICE_X89Y43 SLICEL internal 45)
	)
	(tile 80 152 INT_X60Y43 INT 1
		(primitive_site TIEOFF_X66Y43 TIEOFF internal 2)
	)
	(tile 80 153 CLBLM_X60Y43 CLBLM 2
		(primitive_site SLICE_X90Y43 SLICEM internal 50)
		(primitive_site SLICE_X91Y43 SLICEL internal 45)
	)
	(tile 80 154 INT_X61Y43 INT 1
		(primitive_site TIEOFF_X67Y43 TIEOFF internal 2)
	)
	(tile 80 155 INT_INTERFACE_X61Y43 INT_INTERFACE 0
	)
	(tile 80 156 NULL_X156Y46 NULL 0
	)
	(tile 80 157 INT_X62Y43 INT 1
		(primitive_site TIEOFF_X68Y43 TIEOFF internal 2)
	)
	(tile 80 158 CLBLM_X62Y43 CLBLM 2
		(primitive_site SLICE_X92Y43 SLICEM internal 50)
		(primitive_site SLICE_X93Y43 SLICEL internal 45)
	)
	(tile 80 159 INT_X63Y43 INT 1
		(primitive_site TIEOFF_X69Y43 TIEOFF internal 2)
	)
	(tile 80 160 CLBLL_X63Y43 CLBLL 2
		(primitive_site SLICE_X94Y43 SLICEL internal 45)
		(primitive_site SLICE_X95Y43 SLICEL internal 45)
	)
	(tile 80 161 VBRK_X63Y43 VBRK 0
	)
	(tile 80 162 INT_X64Y43 INT 1
		(primitive_site TIEOFF_X70Y43 TIEOFF internal 2)
	)
	(tile 80 163 CLBLM_X64Y43 CLBLM 2
		(primitive_site SLICE_X96Y43 SLICEM internal 50)
		(primitive_site SLICE_X97Y43 SLICEL internal 45)
	)
	(tile 80 164 INT_X65Y43 INT 1
		(primitive_site TIEOFF_X71Y43 TIEOFF internal 2)
	)
	(tile 80 165 CLBLL_X65Y43 CLBLL 2
		(primitive_site SLICE_X98Y43 SLICEL internal 45)
		(primitive_site SLICE_X99Y43 SLICEL internal 45)
	)
	(tile 80 166 INT_X66Y43 INT 1
		(primitive_site TIEOFF_X72Y43 TIEOFF internal 2)
	)
	(tile 80 167 PCIE_INT_INTERFACE_L_X66Y43 PCIE_INT_INTERFACE_L 0
	)
	(tile 80 168 INT_X67Y43 INT 1
		(primitive_site TIEOFF_X73Y43 TIEOFF internal 2)
	)
	(tile 80 169 PCIE_INT_INTERFACE_R_X67Y43 PCIE_INT_INTERFACE_R 0
	)
	(tile 80 170 NULL_X170Y46 NULL 0
	)
	(tile 80 171 NULL_X171Y46 NULL 0
	)
	(tile 80 172 NULL_X172Y46 NULL 0
	)
	(tile 80 173 NULL_X173Y46 NULL 0
	)
	(tile 80 174 NULL_X174Y46 NULL 0
	)
	(tile 80 175 INT_X70Y43 INT 1
		(primitive_site TIEOFF_X76Y43 TIEOFF internal 2)
	)
	(tile 80 176 GTX_INT_INTERFACE_X70Y43 GTX_INT_INTERFACE 0
	)
	(tile 80 177 R_TERM_INT_X70Y43 R_TERM_INT 0
	)
	(tile 80 178 NULL_X178Y46 NULL 0
	)
	(tile 81 0 LIOB_X0Y42 LIOB 2
		(primitive_site H22 IOBS bonded 13)
		(primitive_site J22 IOBM bonded 13)
	)
	(tile 81 1 LIOI_X0Y42 LIOI 6
		(primitive_site IODELAY_X0Y42 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y42 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y43 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y43 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y43 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y42 OLOGICE1 internal 32)
	)
	(tile 81 2 L_TERM_INT_X0Y42 L_TERM_INT 0
	)
	(tile 81 3 INT_X0Y42 INT 1
		(primitive_site TIEOFF_X0Y42 TIEOFF internal 2)
	)
	(tile 81 4 IOI_L_INT_INTERFACE_X0Y42 IOI_L_INT_INTERFACE 0
	)
	(tile 81 5 VBRK_X0Y42 VBRK 0
	)
	(tile 81 6 INT_X1Y42 INT 1
		(primitive_site TIEOFF_X1Y42 TIEOFF internal 2)
	)
	(tile 81 7 CLBLM_X1Y42 CLBLM 2
		(primitive_site SLICE_X0Y42 SLICEM internal 50)
		(primitive_site SLICE_X1Y42 SLICEL internal 45)
	)
	(tile 81 8 INT_X2Y42 INT 1
		(primitive_site TIEOFF_X2Y42 TIEOFF internal 2)
	)
	(tile 81 9 CLBLL_X2Y42 CLBLL 2
		(primitive_site SLICE_X2Y42 SLICEL internal 45)
		(primitive_site SLICE_X3Y42 SLICEL internal 45)
	)
	(tile 81 10 INT_X3Y42 INT 1
		(primitive_site TIEOFF_X3Y42 TIEOFF internal 2)
	)
	(tile 81 11 CLBLM_X3Y42 CLBLM 2
		(primitive_site SLICE_X4Y42 SLICEM internal 50)
		(primitive_site SLICE_X5Y42 SLICEL internal 45)
	)
	(tile 81 12 INT_X4Y42 INT 1
		(primitive_site TIEOFF_X4Y42 TIEOFF internal 2)
	)
	(tile 81 13 CLBLL_X4Y42 CLBLL 2
		(primitive_site SLICE_X6Y42 SLICEL internal 45)
		(primitive_site SLICE_X7Y42 SLICEL internal 45)
	)
	(tile 81 14 INT_X5Y42 INT 1
		(primitive_site TIEOFF_X5Y42 TIEOFF internal 2)
	)
	(tile 81 15 INT_INTERFACE_X5Y42 INT_INTERFACE 0
	)
	(tile 81 16 NULL_X16Y45 NULL 0
	)
	(tile 81 17 INT_X6Y42 INT 1
		(primitive_site TIEOFF_X6Y42 TIEOFF internal 2)
	)
	(tile 81 18 CLBLM_X6Y42 CLBLM 2
		(primitive_site SLICE_X8Y42 SLICEM internal 50)
		(primitive_site SLICE_X9Y42 SLICEL internal 45)
	)
	(tile 81 19 INT_X7Y42 INT 1
		(primitive_site TIEOFF_X7Y42 TIEOFF internal 2)
	)
	(tile 81 20 CLBLM_X7Y42 CLBLM 2
		(primitive_site SLICE_X10Y42 SLICEM internal 50)
		(primitive_site SLICE_X11Y42 SLICEL internal 45)
	)
	(tile 81 21 VBRK_X7Y42 VBRK 0
	)
	(tile 81 22 INT_X8Y42 INT 1
		(primitive_site TIEOFF_X8Y42 TIEOFF internal 2)
	)
	(tile 81 23 INT_INTERFACE_X8Y42 INT_INTERFACE 0
	)
	(tile 81 24 NULL_X24Y45 NULL 0
	)
	(tile 81 25 INT_X9Y42 INT 1
		(primitive_site TIEOFF_X10Y42 TIEOFF internal 2)
	)
	(tile 81 26 CLBLM_X9Y42 CLBLM 2
		(primitive_site SLICE_X12Y42 SLICEM internal 50)
		(primitive_site SLICE_X13Y42 SLICEL internal 45)
	)
	(tile 81 27 INT_X10Y42 INT 1
		(primitive_site TIEOFF_X11Y42 TIEOFF internal 2)
	)
	(tile 81 28 CLBLM_X10Y42 CLBLM 2
		(primitive_site SLICE_X14Y42 SLICEM internal 50)
		(primitive_site SLICE_X15Y42 SLICEL internal 45)
	)
	(tile 81 29 INT_X11Y42 INT 1
		(primitive_site TIEOFF_X12Y42 TIEOFF internal 2)
	)
	(tile 81 30 CLBLM_X11Y42 CLBLM 2
		(primitive_site SLICE_X16Y42 SLICEM internal 50)
		(primitive_site SLICE_X17Y42 SLICEL internal 45)
	)
	(tile 81 31 INT_X12Y42 INT 1
		(primitive_site TIEOFF_X13Y42 TIEOFF internal 2)
	)
	(tile 81 32 CLBLM_X12Y42 CLBLM 2
		(primitive_site SLICE_X18Y42 SLICEM internal 50)
		(primitive_site SLICE_X19Y42 SLICEL internal 45)
	)
	(tile 81 33 VBRK_X12Y42 VBRK 0
	)
	(tile 81 34 INT_X13Y42 INT 1
		(primitive_site TIEOFF_X14Y42 TIEOFF internal 2)
	)
	(tile 81 35 INT_INTERFACE_X13Y42 INT_INTERFACE 0
	)
	(tile 81 36 NULL_X36Y45 NULL 0
	)
	(tile 81 37 INT_X14Y42 INT 1
		(primitive_site TIEOFF_X16Y42 TIEOFF internal 2)
	)
	(tile 81 38 CLBLM_X14Y42 CLBLM 2
		(primitive_site SLICE_X20Y42 SLICEM internal 50)
		(primitive_site SLICE_X21Y42 SLICEL internal 45)
	)
	(tile 81 39 INT_X15Y42 INT 1
		(primitive_site TIEOFF_X17Y42 TIEOFF internal 2)
	)
	(tile 81 40 CLBLM_X15Y42 CLBLM 2
		(primitive_site SLICE_X22Y42 SLICEM internal 50)
		(primitive_site SLICE_X23Y42 SLICEL internal 45)
	)
	(tile 81 41 INT_X16Y42 INT 1
		(primitive_site TIEOFF_X18Y42 TIEOFF internal 2)
	)
	(tile 81 42 INT_INTERFACE_X16Y42 INT_INTERFACE 0
	)
	(tile 81 43 NULL_X43Y45 NULL 0
	)
	(tile 81 44 INT_X17Y42 INT 1
		(primitive_site TIEOFF_X19Y42 TIEOFF internal 2)
	)
	(tile 81 45 CLBLM_X17Y42 CLBLM 2
		(primitive_site SLICE_X24Y42 SLICEM internal 50)
		(primitive_site SLICE_X25Y42 SLICEL internal 45)
	)
	(tile 81 46 INT_X18Y42 INT 1
		(primitive_site TIEOFF_X20Y42 TIEOFF internal 2)
	)
	(tile 81 47 CLBLM_X18Y42 CLBLM 2
		(primitive_site SLICE_X26Y42 SLICEM internal 50)
		(primitive_site SLICE_X27Y42 SLICEL internal 45)
	)
	(tile 81 48 VBRK_X18Y42 VBRK 0
	)
	(tile 81 49 INT_X19Y42 INT 1
		(primitive_site TIEOFF_X21Y42 TIEOFF internal 2)
	)
	(tile 81 50 INT_INTERFACE_X19Y42 INT_INTERFACE 0
	)
	(tile 81 51 NULL_X51Y45 NULL 0
	)
	(tile 81 52 INT_X20Y42 INT 1
		(primitive_site TIEOFF_X23Y42 TIEOFF internal 2)
	)
	(tile 81 53 CLBLM_X20Y42 CLBLM 2
		(primitive_site SLICE_X28Y42 SLICEM internal 50)
		(primitive_site SLICE_X29Y42 SLICEL internal 45)
	)
	(tile 81 54 INT_X21Y42 INT 1
		(primitive_site TIEOFF_X24Y42 TIEOFF internal 2)
	)
	(tile 81 55 CLBLM_X21Y42 CLBLM 2
		(primitive_site SLICE_X30Y42 SLICEM internal 50)
		(primitive_site SLICE_X31Y42 SLICEL internal 45)
	)
	(tile 81 56 INT_X22Y42 INT 1
		(primitive_site TIEOFF_X25Y42 TIEOFF internal 2)
	)
	(tile 81 57 INT_INTERFACE_X22Y42 INT_INTERFACE 0
	)
	(tile 81 58 NULL_X58Y45 NULL 0
	)
	(tile 81 59 INT_X23Y42 INT 1
		(primitive_site TIEOFF_X26Y42 TIEOFF internal 2)
	)
	(tile 81 60 CLBLM_X23Y42 CLBLM 2
		(primitive_site SLICE_X32Y42 SLICEM internal 50)
		(primitive_site SLICE_X33Y42 SLICEL internal 45)
	)
	(tile 81 61 INT_X24Y42 INT 1
		(primitive_site TIEOFF_X27Y42 TIEOFF internal 2)
	)
	(tile 81 62 CLBLL_X24Y42 CLBLL 2
		(primitive_site SLICE_X34Y42 SLICEL internal 45)
		(primitive_site SLICE_X35Y42 SLICEL internal 45)
	)
	(tile 81 63 VBRK_X24Y42 VBRK 0
	)
	(tile 81 64 LIOB_FT_X25Y42 LIOB_FT 2
		(primitive_site H15 IOBS bonded 13)
		(primitive_site G15 IOBM bonded 13)
	)
	(tile 81 65 LIOI_X25Y42 LIOI 6
		(primitive_site IODELAY_X1Y42 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y42 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y43 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y43 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y43 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y42 OLOGICE1 internal 32)
	)
	(tile 81 66 INT_X25Y42 INT 1
		(primitive_site TIEOFF_X28Y42 TIEOFF internal 2)
	)
	(tile 81 67 IOI_L_INT_INTERFACE_X25Y42 IOI_L_INT_INTERFACE 0
	)
	(tile 81 68 VBRK_X25Y42 VBRK 0
	)
	(tile 81 69 INT_X26Y42 INT 1
		(primitive_site TIEOFF_X29Y42 TIEOFF internal 2)
	)
	(tile 81 70 CLBLM_X26Y42 CLBLM 2
		(primitive_site SLICE_X36Y42 SLICEM internal 50)
		(primitive_site SLICE_X37Y42 SLICEL internal 45)
	)
	(tile 81 71 INT_X27Y42 INT 1
		(primitive_site TIEOFF_X30Y42 TIEOFF internal 2)
	)
	(tile 81 72 CLBLL_X27Y42 CLBLL 2
		(primitive_site SLICE_X38Y42 SLICEL internal 45)
		(primitive_site SLICE_X39Y42 SLICEL internal 45)
	)
	(tile 81 73 INT_X28Y42 INT 1
		(primitive_site TIEOFF_X31Y42 TIEOFF internal 2)
	)
	(tile 81 74 CLBLM_X28Y42 CLBLM 2
		(primitive_site SLICE_X40Y42 SLICEM internal 50)
		(primitive_site SLICE_X41Y42 SLICEL internal 45)
	)
	(tile 81 75 INT_X29Y42 INT 1
		(primitive_site TIEOFF_X32Y42 TIEOFF internal 2)
	)
	(tile 81 76 CLBLL_X29Y42 CLBLL 2
		(primitive_site SLICE_X42Y42 SLICEL internal 45)
		(primitive_site SLICE_X43Y42 SLICEL internal 45)
	)
	(tile 81 77 VBRK_X29Y42 VBRK 0
	)
	(tile 81 78 CENTER_SPACE2_X78Y45 CENTER_SPACE2 0
	)
	(tile 81 79 CENTER_SPACE1_X79Y45 CENTER_SPACE1 0
	)
	(tile 81 80 CENTER_SPACE2_X80Y45 CENTER_SPACE2 0
	)
	(tile 81 81 CENTER_SPACE1_X81Y45 CENTER_SPACE1 0
	)
	(tile 81 82 CENTER_SPACE2_X82Y45 CENTER_SPACE2 0
	)
	(tile 81 83 CENTER_SPACE1_X83Y45 CENTER_SPACE1 0
	)
	(tile 81 84 CENTER_SPACE2_X84Y45 CENTER_SPACE2 0
	)
	(tile 81 85 CENTER_SPACE1_X85Y45 CENTER_SPACE1 0
	)
	(tile 81 86 CENTER_SPACE2_X86Y45 CENTER_SPACE2 0
	)
	(tile 81 87 CENTER_SPACE1_X87Y45 CENTER_SPACE1 0
	)
	(tile 81 88 CENTER_SPACE2_X88Y45 CENTER_SPACE2 0
	)
	(tile 81 89 NULL_X89Y45 NULL 0
	)
	(tile 81 90 VFRAME_X89Y45 VFRAME 0
	)
	(tile 81 91 INT_X36Y42 INT 1
		(primitive_site TIEOFF_X39Y42 TIEOFF internal 2)
	)
	(tile 81 92 INT_INTERFACE_X36Y42 INT_INTERFACE 0
	)
	(tile 81 93 NULL_X93Y45 NULL 0
	)
	(tile 81 94 INT_X37Y42 INT 1
		(primitive_site TIEOFF_X40Y42 TIEOFF internal 2)
	)
	(tile 81 95 CLBLM_X37Y42 CLBLM 2
		(primitive_site SLICE_X56Y42 SLICEM internal 50)
		(primitive_site SLICE_X57Y42 SLICEL internal 45)
	)
	(tile 81 96 INT_X38Y42 INT 1
		(primitive_site TIEOFF_X41Y42 TIEOFF internal 2)
	)
	(tile 81 97 CLBLL_X38Y42 CLBLL 2
		(primitive_site SLICE_X58Y42 SLICEL internal 45)
		(primitive_site SLICE_X59Y42 SLICEL internal 45)
	)
	(tile 81 98 INT_X39Y42 INT 1
		(primitive_site TIEOFF_X42Y42 TIEOFF internal 2)
	)
	(tile 81 99 CLBLM_X39Y42 CLBLM 2
		(primitive_site SLICE_X60Y42 SLICEM internal 50)
		(primitive_site SLICE_X61Y42 SLICEL internal 45)
	)
	(tile 81 100 INT_X40Y42 INT 1
		(primitive_site TIEOFF_X43Y42 TIEOFF internal 2)
	)
	(tile 81 101 CLBLL_X40Y42 CLBLL 2
		(primitive_site SLICE_X62Y42 SLICEL internal 45)
		(primitive_site SLICE_X63Y42 SLICEL internal 45)
	)
	(tile 81 102 VBRK_X40Y42 VBRK 0
	)
	(tile 81 103 INT_X41Y42 INT 1
		(primitive_site TIEOFF_X44Y42 TIEOFF internal 2)
	)
	(tile 81 104 INT_INTERFACE_X41Y42 INT_INTERFACE 0
	)
	(tile 81 105 RIOI_X41Y42 RIOI 6
		(primitive_site OLOGIC_X2Y42 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y42 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y42 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y43 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y43 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y43 ILOGICE1 internal 28)
	)
	(tile 81 106 RIOB_X41Y42 RIOB 2
		(primitive_site C12 IOBS bonded 13)
		(primitive_site D12 IOBM bonded 13)
	)
	(tile 81 107 VBRK_X41Y42 VBRK 0
	)
	(tile 81 108 INT_X42Y42 INT 1
		(primitive_site TIEOFF_X45Y42 TIEOFF internal 2)
	)
	(tile 81 109 CLBLM_X42Y42 CLBLM 2
		(primitive_site SLICE_X64Y42 SLICEM internal 50)
		(primitive_site SLICE_X65Y42 SLICEL internal 45)
	)
	(tile 81 110 INT_X43Y42 INT 1
		(primitive_site TIEOFF_X46Y42 TIEOFF internal 2)
	)
	(tile 81 111 CLBLL_X43Y42 CLBLL 2
		(primitive_site SLICE_X66Y42 SLICEL internal 45)
		(primitive_site SLICE_X67Y42 SLICEL internal 45)
	)
	(tile 81 112 INT_X44Y42 INT 1
		(primitive_site TIEOFF_X47Y42 TIEOFF internal 2)
	)
	(tile 81 113 INT_INTERFACE_X44Y42 INT_INTERFACE 0
	)
	(tile 81 114 NULL_X114Y45 NULL 0
	)
	(tile 81 115 INT_X45Y42 INT 1
		(primitive_site TIEOFF_X48Y42 TIEOFF internal 2)
	)
	(tile 81 116 CLBLM_X45Y42 CLBLM 2
		(primitive_site SLICE_X68Y42 SLICEM internal 50)
		(primitive_site SLICE_X69Y42 SLICEL internal 45)
	)
	(tile 81 117 INT_X46Y42 INT 1
		(primitive_site TIEOFF_X49Y42 TIEOFF internal 2)
	)
	(tile 81 118 CLBLM_X46Y42 CLBLM 2
		(primitive_site SLICE_X70Y42 SLICEM internal 50)
		(primitive_site SLICE_X71Y42 SLICEL internal 45)
	)
	(tile 81 119 INT_X47Y42 INT 1
		(primitive_site TIEOFF_X50Y42 TIEOFF internal 2)
	)
	(tile 81 120 INT_INTERFACE_X47Y42 INT_INTERFACE 0
	)
	(tile 81 121 NULL_X121Y45 NULL 0
	)
	(tile 81 122 VBRK_X47Y42 VBRK 0
	)
	(tile 81 123 INT_X48Y42 INT 1
		(primitive_site TIEOFF_X52Y42 TIEOFF internal 2)
	)
	(tile 81 124 CLBLM_X48Y42 CLBLM 2
		(primitive_site SLICE_X72Y42 SLICEM internal 50)
		(primitive_site SLICE_X73Y42 SLICEL internal 45)
	)
	(tile 81 125 INT_X49Y42 INT 1
		(primitive_site TIEOFF_X53Y42 TIEOFF internal 2)
	)
	(tile 81 126 CLBLM_X49Y42 CLBLM 2
		(primitive_site SLICE_X74Y42 SLICEM internal 50)
		(primitive_site SLICE_X75Y42 SLICEL internal 45)
	)
	(tile 81 127 INT_X50Y42 INT 1
		(primitive_site TIEOFF_X54Y42 TIEOFF internal 2)
	)
	(tile 81 128 INT_INTERFACE_X50Y42 INT_INTERFACE 0
	)
	(tile 81 129 NULL_X129Y45 NULL 0
	)
	(tile 81 130 INT_X51Y42 INT 1
		(primitive_site TIEOFF_X55Y42 TIEOFF internal 2)
	)
	(tile 81 131 CLBLM_X51Y42 CLBLM 2
		(primitive_site SLICE_X76Y42 SLICEM internal 50)
		(primitive_site SLICE_X77Y42 SLICEL internal 45)
	)
	(tile 81 132 INT_X52Y42 INT 1
		(primitive_site TIEOFF_X56Y42 TIEOFF internal 2)
	)
	(tile 81 133 CLBLM_X52Y42 CLBLM 2
		(primitive_site SLICE_X78Y42 SLICEM internal 50)
		(primitive_site SLICE_X79Y42 SLICEL internal 45)
	)
	(tile 81 134 INT_X53Y42 INT 1
		(primitive_site TIEOFF_X57Y42 TIEOFF internal 2)
	)
	(tile 81 135 INT_INTERFACE_X53Y42 INT_INTERFACE 0
	)
	(tile 81 136 NULL_X136Y45 NULL 0
	)
	(tile 81 137 VBRK_X53Y42 VBRK 0
	)
	(tile 81 138 INT_X54Y42 INT 1
		(primitive_site TIEOFF_X59Y42 TIEOFF internal 2)
	)
	(tile 81 139 CLBLM_X54Y42 CLBLM 2
		(primitive_site SLICE_X80Y42 SLICEM internal 50)
		(primitive_site SLICE_X81Y42 SLICEL internal 45)
	)
	(tile 81 140 INT_X55Y42 INT 1
		(primitive_site TIEOFF_X60Y42 TIEOFF internal 2)
	)
	(tile 81 141 CLBLM_X55Y42 CLBLM 2
		(primitive_site SLICE_X82Y42 SLICEM internal 50)
		(primitive_site SLICE_X83Y42 SLICEL internal 45)
	)
	(tile 81 142 INT_X56Y42 INT 1
		(primitive_site TIEOFF_X61Y42 TIEOFF internal 2)
	)
	(tile 81 143 CLBLM_X56Y42 CLBLM 2
		(primitive_site SLICE_X84Y42 SLICEM internal 50)
		(primitive_site SLICE_X85Y42 SLICEL internal 45)
	)
	(tile 81 144 INT_X57Y42 INT 1
		(primitive_site TIEOFF_X62Y42 TIEOFF internal 2)
	)
	(tile 81 145 CLBLM_X57Y42 CLBLM 2
		(primitive_site SLICE_X86Y42 SLICEM internal 50)
		(primitive_site SLICE_X87Y42 SLICEL internal 45)
	)
	(tile 81 146 INT_X58Y42 INT 1
		(primitive_site TIEOFF_X63Y42 TIEOFF internal 2)
	)
	(tile 81 147 INT_INTERFACE_X58Y42 INT_INTERFACE 0
	)
	(tile 81 148 NULL_X148Y45 NULL 0
	)
	(tile 81 149 VBRK_X58Y42 VBRK 0
	)
	(tile 81 150 INT_X59Y42 INT 1
		(primitive_site TIEOFF_X65Y42 TIEOFF internal 2)
	)
	(tile 81 151 CLBLM_X59Y42 CLBLM 2
		(primitive_site SLICE_X88Y42 SLICEM internal 50)
		(primitive_site SLICE_X89Y42 SLICEL internal 45)
	)
	(tile 81 152 INT_X60Y42 INT 1
		(primitive_site TIEOFF_X66Y42 TIEOFF internal 2)
	)
	(tile 81 153 CLBLM_X60Y42 CLBLM 2
		(primitive_site SLICE_X90Y42 SLICEM internal 50)
		(primitive_site SLICE_X91Y42 SLICEL internal 45)
	)
	(tile 81 154 INT_X61Y42 INT 1
		(primitive_site TIEOFF_X67Y42 TIEOFF internal 2)
	)
	(tile 81 155 INT_INTERFACE_X61Y42 INT_INTERFACE 0
	)
	(tile 81 156 NULL_X156Y45 NULL 0
	)
	(tile 81 157 INT_X62Y42 INT 1
		(primitive_site TIEOFF_X68Y42 TIEOFF internal 2)
	)
	(tile 81 158 CLBLM_X62Y42 CLBLM 2
		(primitive_site SLICE_X92Y42 SLICEM internal 50)
		(primitive_site SLICE_X93Y42 SLICEL internal 45)
	)
	(tile 81 159 INT_X63Y42 INT 1
		(primitive_site TIEOFF_X69Y42 TIEOFF internal 2)
	)
	(tile 81 160 CLBLL_X63Y42 CLBLL 2
		(primitive_site SLICE_X94Y42 SLICEL internal 45)
		(primitive_site SLICE_X95Y42 SLICEL internal 45)
	)
	(tile 81 161 VBRK_X63Y42 VBRK 0
	)
	(tile 81 162 INT_X64Y42 INT 1
		(primitive_site TIEOFF_X70Y42 TIEOFF internal 2)
	)
	(tile 81 163 CLBLM_X64Y42 CLBLM 2
		(primitive_site SLICE_X96Y42 SLICEM internal 50)
		(primitive_site SLICE_X97Y42 SLICEL internal 45)
	)
	(tile 81 164 INT_X65Y42 INT 1
		(primitive_site TIEOFF_X71Y42 TIEOFF internal 2)
	)
	(tile 81 165 CLBLL_X65Y42 CLBLL 2
		(primitive_site SLICE_X98Y42 SLICEL internal 45)
		(primitive_site SLICE_X99Y42 SLICEL internal 45)
	)
	(tile 81 166 INT_X66Y42 INT 1
		(primitive_site TIEOFF_X72Y42 TIEOFF internal 2)
	)
	(tile 81 167 PCIE_INT_INTERFACE_L_X66Y42 PCIE_INT_INTERFACE_L 0
	)
	(tile 81 168 INT_X67Y42 INT 1
		(primitive_site TIEOFF_X73Y42 TIEOFF internal 2)
	)
	(tile 81 169 PCIE_INT_INTERFACE_R_X67Y42 PCIE_INT_INTERFACE_R 0
	)
	(tile 81 170 NULL_X170Y45 NULL 0
	)
	(tile 81 171 NULL_X171Y45 NULL 0
	)
	(tile 81 172 NULL_X172Y45 NULL 0
	)
	(tile 81 173 NULL_X173Y45 NULL 0
	)
	(tile 81 174 NULL_X174Y45 NULL 0
	)
	(tile 81 175 INT_X70Y42 INT 1
		(primitive_site TIEOFF_X76Y42 TIEOFF internal 2)
	)
	(tile 81 176 GTX_INT_INTERFACE_X70Y42 GTX_INT_INTERFACE 0
	)
	(tile 81 177 R_TERM_INT_X70Y42 R_TERM_INT 0
	)
	(tile 81 178 NULL_X178Y45 NULL 0
	)
	(tile 82 0 NULL_X0Y44 NULL 0
	)
	(tile 82 1 NULL_X1Y44 NULL 0
	)
	(tile 82 2 L_TERM_INT_X0Y41 L_TERM_INT 0
	)
	(tile 82 3 INT_X0Y41 INT 1
		(primitive_site TIEOFF_X0Y41 TIEOFF internal 2)
	)
	(tile 82 4 IOI_L_INT_INTERFACE_X0Y41 IOI_L_INT_INTERFACE 0
	)
	(tile 82 5 VBRK_X0Y41 VBRK 0
	)
	(tile 82 6 INT_X1Y41 INT 1
		(primitive_site TIEOFF_X1Y41 TIEOFF internal 2)
	)
	(tile 82 7 CLBLM_X1Y41 CLBLM 2
		(primitive_site SLICE_X0Y41 SLICEM internal 50)
		(primitive_site SLICE_X1Y41 SLICEL internal 45)
	)
	(tile 82 8 INT_X2Y41 INT 1
		(primitive_site TIEOFF_X2Y41 TIEOFF internal 2)
	)
	(tile 82 9 CLBLL_X2Y41 CLBLL 2
		(primitive_site SLICE_X2Y41 SLICEL internal 45)
		(primitive_site SLICE_X3Y41 SLICEL internal 45)
	)
	(tile 82 10 INT_X3Y41 INT 1
		(primitive_site TIEOFF_X3Y41 TIEOFF internal 2)
	)
	(tile 82 11 CLBLM_X3Y41 CLBLM 2
		(primitive_site SLICE_X4Y41 SLICEM internal 50)
		(primitive_site SLICE_X5Y41 SLICEL internal 45)
	)
	(tile 82 12 INT_X4Y41 INT 1
		(primitive_site TIEOFF_X4Y41 TIEOFF internal 2)
	)
	(tile 82 13 CLBLL_X4Y41 CLBLL 2
		(primitive_site SLICE_X6Y41 SLICEL internal 45)
		(primitive_site SLICE_X7Y41 SLICEL internal 45)
	)
	(tile 82 14 INT_X5Y41 INT 1
		(primitive_site TIEOFF_X5Y41 TIEOFF internal 2)
	)
	(tile 82 15 INT_INTERFACE_X5Y41 INT_INTERFACE 0
	)
	(tile 82 16 NULL_X16Y44 NULL 0
	)
	(tile 82 17 INT_X6Y41 INT 1
		(primitive_site TIEOFF_X6Y41 TIEOFF internal 2)
	)
	(tile 82 18 CLBLM_X6Y41 CLBLM 2
		(primitive_site SLICE_X8Y41 SLICEM internal 50)
		(primitive_site SLICE_X9Y41 SLICEL internal 45)
	)
	(tile 82 19 INT_X7Y41 INT 1
		(primitive_site TIEOFF_X7Y41 TIEOFF internal 2)
	)
	(tile 82 20 CLBLM_X7Y41 CLBLM 2
		(primitive_site SLICE_X10Y41 SLICEM internal 50)
		(primitive_site SLICE_X11Y41 SLICEL internal 45)
	)
	(tile 82 21 VBRK_X7Y41 VBRK 0
	)
	(tile 82 22 INT_X8Y41 INT 1
		(primitive_site TIEOFF_X8Y41 TIEOFF internal 2)
	)
	(tile 82 23 INT_INTERFACE_X8Y41 INT_INTERFACE 0
	)
	(tile 82 24 NULL_X24Y44 NULL 0
	)
	(tile 82 25 INT_X9Y41 INT 1
		(primitive_site TIEOFF_X10Y41 TIEOFF internal 2)
	)
	(tile 82 26 CLBLM_X9Y41 CLBLM 2
		(primitive_site SLICE_X12Y41 SLICEM internal 50)
		(primitive_site SLICE_X13Y41 SLICEL internal 45)
	)
	(tile 82 27 INT_X10Y41 INT 1
		(primitive_site TIEOFF_X11Y41 TIEOFF internal 2)
	)
	(tile 82 28 CLBLM_X10Y41 CLBLM 2
		(primitive_site SLICE_X14Y41 SLICEM internal 50)
		(primitive_site SLICE_X15Y41 SLICEL internal 45)
	)
	(tile 82 29 INT_X11Y41 INT 1
		(primitive_site TIEOFF_X12Y41 TIEOFF internal 2)
	)
	(tile 82 30 CLBLM_X11Y41 CLBLM 2
		(primitive_site SLICE_X16Y41 SLICEM internal 50)
		(primitive_site SLICE_X17Y41 SLICEL internal 45)
	)
	(tile 82 31 INT_X12Y41 INT 1
		(primitive_site TIEOFF_X13Y41 TIEOFF internal 2)
	)
	(tile 82 32 CLBLM_X12Y41 CLBLM 2
		(primitive_site SLICE_X18Y41 SLICEM internal 50)
		(primitive_site SLICE_X19Y41 SLICEL internal 45)
	)
	(tile 82 33 VBRK_X12Y41 VBRK 0
	)
	(tile 82 34 INT_X13Y41 INT 1
		(primitive_site TIEOFF_X14Y41 TIEOFF internal 2)
	)
	(tile 82 35 INT_INTERFACE_X13Y41 INT_INTERFACE 0
	)
	(tile 82 36 NULL_X36Y44 NULL 0
	)
	(tile 82 37 INT_X14Y41 INT 1
		(primitive_site TIEOFF_X16Y41 TIEOFF internal 2)
	)
	(tile 82 38 CLBLM_X14Y41 CLBLM 2
		(primitive_site SLICE_X20Y41 SLICEM internal 50)
		(primitive_site SLICE_X21Y41 SLICEL internal 45)
	)
	(tile 82 39 INT_X15Y41 INT 1
		(primitive_site TIEOFF_X17Y41 TIEOFF internal 2)
	)
	(tile 82 40 CLBLM_X15Y41 CLBLM 2
		(primitive_site SLICE_X22Y41 SLICEM internal 50)
		(primitive_site SLICE_X23Y41 SLICEL internal 45)
	)
	(tile 82 41 INT_X16Y41 INT 1
		(primitive_site TIEOFF_X18Y41 TIEOFF internal 2)
	)
	(tile 82 42 INT_INTERFACE_X16Y41 INT_INTERFACE 0
	)
	(tile 82 43 NULL_X43Y44 NULL 0
	)
	(tile 82 44 INT_X17Y41 INT 1
		(primitive_site TIEOFF_X19Y41 TIEOFF internal 2)
	)
	(tile 82 45 CLBLM_X17Y41 CLBLM 2
		(primitive_site SLICE_X24Y41 SLICEM internal 50)
		(primitive_site SLICE_X25Y41 SLICEL internal 45)
	)
	(tile 82 46 INT_X18Y41 INT 1
		(primitive_site TIEOFF_X20Y41 TIEOFF internal 2)
	)
	(tile 82 47 CLBLM_X18Y41 CLBLM 2
		(primitive_site SLICE_X26Y41 SLICEM internal 50)
		(primitive_site SLICE_X27Y41 SLICEL internal 45)
	)
	(tile 82 48 VBRK_X18Y41 VBRK 0
	)
	(tile 82 49 INT_X19Y41 INT 1
		(primitive_site TIEOFF_X21Y41 TIEOFF internal 2)
	)
	(tile 82 50 INT_INTERFACE_X19Y41 INT_INTERFACE 0
	)
	(tile 82 51 NULL_X51Y44 NULL 0
	)
	(tile 82 52 INT_X20Y41 INT 1
		(primitive_site TIEOFF_X23Y41 TIEOFF internal 2)
	)
	(tile 82 53 CLBLM_X20Y41 CLBLM 2
		(primitive_site SLICE_X28Y41 SLICEM internal 50)
		(primitive_site SLICE_X29Y41 SLICEL internal 45)
	)
	(tile 82 54 INT_X21Y41 INT 1
		(primitive_site TIEOFF_X24Y41 TIEOFF internal 2)
	)
	(tile 82 55 CLBLM_X21Y41 CLBLM 2
		(primitive_site SLICE_X30Y41 SLICEM internal 50)
		(primitive_site SLICE_X31Y41 SLICEL internal 45)
	)
	(tile 82 56 INT_X22Y41 INT 1
		(primitive_site TIEOFF_X25Y41 TIEOFF internal 2)
	)
	(tile 82 57 INT_INTERFACE_X22Y41 INT_INTERFACE 0
	)
	(tile 82 58 NULL_X58Y44 NULL 0
	)
	(tile 82 59 INT_X23Y41 INT 1
		(primitive_site TIEOFF_X26Y41 TIEOFF internal 2)
	)
	(tile 82 60 CLBLM_X23Y41 CLBLM 2
		(primitive_site SLICE_X32Y41 SLICEM internal 50)
		(primitive_site SLICE_X33Y41 SLICEL internal 45)
	)
	(tile 82 61 INT_X24Y41 INT 1
		(primitive_site TIEOFF_X27Y41 TIEOFF internal 2)
	)
	(tile 82 62 CLBLL_X24Y41 CLBLL 2
		(primitive_site SLICE_X34Y41 SLICEL internal 45)
		(primitive_site SLICE_X35Y41 SLICEL internal 45)
	)
	(tile 82 63 VBRK_X24Y41 VBRK 0
	)
	(tile 82 64 NULL_X64Y44 NULL 0
	)
	(tile 82 65 NULL_X65Y44 NULL 0
	)
	(tile 82 66 INT_X25Y41 INT 1
		(primitive_site TIEOFF_X28Y41 TIEOFF internal 2)
	)
	(tile 82 67 IOI_L_INT_INTERFACE_X25Y41 IOI_L_INT_INTERFACE 0
	)
	(tile 82 68 VBRK_X25Y41 VBRK 0
	)
	(tile 82 69 INT_X26Y41 INT 1
		(primitive_site TIEOFF_X29Y41 TIEOFF internal 2)
	)
	(tile 82 70 CLBLM_X26Y41 CLBLM 2
		(primitive_site SLICE_X36Y41 SLICEM internal 50)
		(primitive_site SLICE_X37Y41 SLICEL internal 45)
	)
	(tile 82 71 INT_X27Y41 INT 1
		(primitive_site TIEOFF_X30Y41 TIEOFF internal 2)
	)
	(tile 82 72 CLBLL_X27Y41 CLBLL 2
		(primitive_site SLICE_X38Y41 SLICEL internal 45)
		(primitive_site SLICE_X39Y41 SLICEL internal 45)
	)
	(tile 82 73 INT_X28Y41 INT 1
		(primitive_site TIEOFF_X31Y41 TIEOFF internal 2)
	)
	(tile 82 74 CLBLM_X28Y41 CLBLM 2
		(primitive_site SLICE_X40Y41 SLICEM internal 50)
		(primitive_site SLICE_X41Y41 SLICEL internal 45)
	)
	(tile 82 75 INT_X29Y41 INT 1
		(primitive_site TIEOFF_X32Y41 TIEOFF internal 2)
	)
	(tile 82 76 CLBLL_X29Y41 CLBLL 2
		(primitive_site SLICE_X42Y41 SLICEL internal 45)
		(primitive_site SLICE_X43Y41 SLICEL internal 45)
	)
	(tile 82 77 VBRK_X29Y41 VBRK 0
	)
	(tile 82 78 CENTER_SPACE2_X78Y44 CENTER_SPACE2 0
	)
	(tile 82 79 CENTER_SPACE1_X79Y44 CENTER_SPACE1 0
	)
	(tile 82 80 CENTER_SPACE2_X80Y44 CENTER_SPACE2 0
	)
	(tile 82 81 CENTER_SPACE1_X81Y44 CENTER_SPACE1 0
	)
	(tile 82 82 CENTER_SPACE2_X82Y44 CENTER_SPACE2 0
	)
	(tile 82 83 CENTER_SPACE1_X83Y44 CENTER_SPACE1 0
	)
	(tile 82 84 CENTER_SPACE2_X84Y44 CENTER_SPACE2 0
	)
	(tile 82 85 CENTER_SPACE1_X85Y44 CENTER_SPACE1 0
	)
	(tile 82 86 CENTER_SPACE2_X86Y44 CENTER_SPACE2 0
	)
	(tile 82 87 CENTER_SPACE1_X87Y44 CENTER_SPACE1 0
	)
	(tile 82 88 CENTER_SPACE2_X88Y44 CENTER_SPACE2 0
	)
	(tile 82 89 NULL_X89Y44 NULL 0
	)
	(tile 82 90 VFRAME_X89Y44 VFRAME 0
	)
	(tile 82 91 INT_X36Y41 INT 1
		(primitive_site TIEOFF_X39Y41 TIEOFF internal 2)
	)
	(tile 82 92 INT_INTERFACE_X36Y41 INT_INTERFACE 0
	)
	(tile 82 93 NULL_X93Y44 NULL 0
	)
	(tile 82 94 INT_X37Y41 INT 1
		(primitive_site TIEOFF_X40Y41 TIEOFF internal 2)
	)
	(tile 82 95 CLBLM_X37Y41 CLBLM 2
		(primitive_site SLICE_X56Y41 SLICEM internal 50)
		(primitive_site SLICE_X57Y41 SLICEL internal 45)
	)
	(tile 82 96 INT_X38Y41 INT 1
		(primitive_site TIEOFF_X41Y41 TIEOFF internal 2)
	)
	(tile 82 97 CLBLL_X38Y41 CLBLL 2
		(primitive_site SLICE_X58Y41 SLICEL internal 45)
		(primitive_site SLICE_X59Y41 SLICEL internal 45)
	)
	(tile 82 98 INT_X39Y41 INT 1
		(primitive_site TIEOFF_X42Y41 TIEOFF internal 2)
	)
	(tile 82 99 CLBLM_X39Y41 CLBLM 2
		(primitive_site SLICE_X60Y41 SLICEM internal 50)
		(primitive_site SLICE_X61Y41 SLICEL internal 45)
	)
	(tile 82 100 INT_X40Y41 INT 1
		(primitive_site TIEOFF_X43Y41 TIEOFF internal 2)
	)
	(tile 82 101 CLBLL_X40Y41 CLBLL 2
		(primitive_site SLICE_X62Y41 SLICEL internal 45)
		(primitive_site SLICE_X63Y41 SLICEL internal 45)
	)
	(tile 82 102 VBRK_X40Y41 VBRK 0
	)
	(tile 82 103 INT_X41Y41 INT 1
		(primitive_site TIEOFF_X44Y41 TIEOFF internal 2)
	)
	(tile 82 104 INT_INTERFACE_X41Y41 INT_INTERFACE 0
	)
	(tile 82 105 NULL_X105Y44 NULL 0
	)
	(tile 82 106 NULL_X106Y44 NULL 0
	)
	(tile 82 107 VBRK_X106Y44 VBRK 0
	)
	(tile 82 108 INT_X42Y41 INT 1
		(primitive_site TIEOFF_X45Y41 TIEOFF internal 2)
	)
	(tile 82 109 CLBLM_X42Y41 CLBLM 2
		(primitive_site SLICE_X64Y41 SLICEM internal 50)
		(primitive_site SLICE_X65Y41 SLICEL internal 45)
	)
	(tile 82 110 INT_X43Y41 INT 1
		(primitive_site TIEOFF_X46Y41 TIEOFF internal 2)
	)
	(tile 82 111 CLBLL_X43Y41 CLBLL 2
		(primitive_site SLICE_X66Y41 SLICEL internal 45)
		(primitive_site SLICE_X67Y41 SLICEL internal 45)
	)
	(tile 82 112 INT_X44Y41 INT 1
		(primitive_site TIEOFF_X47Y41 TIEOFF internal 2)
	)
	(tile 82 113 INT_INTERFACE_X44Y41 INT_INTERFACE 0
	)
	(tile 82 114 NULL_X114Y44 NULL 0
	)
	(tile 82 115 INT_X45Y41 INT 1
		(primitive_site TIEOFF_X48Y41 TIEOFF internal 2)
	)
	(tile 82 116 CLBLM_X45Y41 CLBLM 2
		(primitive_site SLICE_X68Y41 SLICEM internal 50)
		(primitive_site SLICE_X69Y41 SLICEL internal 45)
	)
	(tile 82 117 INT_X46Y41 INT 1
		(primitive_site TIEOFF_X49Y41 TIEOFF internal 2)
	)
	(tile 82 118 CLBLM_X46Y41 CLBLM 2
		(primitive_site SLICE_X70Y41 SLICEM internal 50)
		(primitive_site SLICE_X71Y41 SLICEL internal 45)
	)
	(tile 82 119 INT_X47Y41 INT 1
		(primitive_site TIEOFF_X50Y41 TIEOFF internal 2)
	)
	(tile 82 120 INT_INTERFACE_X47Y41 INT_INTERFACE 0
	)
	(tile 82 121 NULL_X121Y44 NULL 0
	)
	(tile 82 122 VBRK_X47Y41 VBRK 0
	)
	(tile 82 123 INT_X48Y41 INT 1
		(primitive_site TIEOFF_X52Y41 TIEOFF internal 2)
	)
	(tile 82 124 CLBLM_X48Y41 CLBLM 2
		(primitive_site SLICE_X72Y41 SLICEM internal 50)
		(primitive_site SLICE_X73Y41 SLICEL internal 45)
	)
	(tile 82 125 INT_X49Y41 INT 1
		(primitive_site TIEOFF_X53Y41 TIEOFF internal 2)
	)
	(tile 82 126 CLBLM_X49Y41 CLBLM 2
		(primitive_site SLICE_X74Y41 SLICEM internal 50)
		(primitive_site SLICE_X75Y41 SLICEL internal 45)
	)
	(tile 82 127 INT_X50Y41 INT 1
		(primitive_site TIEOFF_X54Y41 TIEOFF internal 2)
	)
	(tile 82 128 INT_INTERFACE_X50Y41 INT_INTERFACE 0
	)
	(tile 82 129 NULL_X129Y44 NULL 0
	)
	(tile 82 130 INT_X51Y41 INT 1
		(primitive_site TIEOFF_X55Y41 TIEOFF internal 2)
	)
	(tile 82 131 CLBLM_X51Y41 CLBLM 2
		(primitive_site SLICE_X76Y41 SLICEM internal 50)
		(primitive_site SLICE_X77Y41 SLICEL internal 45)
	)
	(tile 82 132 INT_X52Y41 INT 1
		(primitive_site TIEOFF_X56Y41 TIEOFF internal 2)
	)
	(tile 82 133 CLBLM_X52Y41 CLBLM 2
		(primitive_site SLICE_X78Y41 SLICEM internal 50)
		(primitive_site SLICE_X79Y41 SLICEL internal 45)
	)
	(tile 82 134 INT_X53Y41 INT 1
		(primitive_site TIEOFF_X57Y41 TIEOFF internal 2)
	)
	(tile 82 135 INT_INTERFACE_X53Y41 INT_INTERFACE 0
	)
	(tile 82 136 NULL_X136Y44 NULL 0
	)
	(tile 82 137 VBRK_X53Y41 VBRK 0
	)
	(tile 82 138 INT_X54Y41 INT 1
		(primitive_site TIEOFF_X59Y41 TIEOFF internal 2)
	)
	(tile 82 139 CLBLM_X54Y41 CLBLM 2
		(primitive_site SLICE_X80Y41 SLICEM internal 50)
		(primitive_site SLICE_X81Y41 SLICEL internal 45)
	)
	(tile 82 140 INT_X55Y41 INT 1
		(primitive_site TIEOFF_X60Y41 TIEOFF internal 2)
	)
	(tile 82 141 CLBLM_X55Y41 CLBLM 2
		(primitive_site SLICE_X82Y41 SLICEM internal 50)
		(primitive_site SLICE_X83Y41 SLICEL internal 45)
	)
	(tile 82 142 INT_X56Y41 INT 1
		(primitive_site TIEOFF_X61Y41 TIEOFF internal 2)
	)
	(tile 82 143 CLBLM_X56Y41 CLBLM 2
		(primitive_site SLICE_X84Y41 SLICEM internal 50)
		(primitive_site SLICE_X85Y41 SLICEL internal 45)
	)
	(tile 82 144 INT_X57Y41 INT 1
		(primitive_site TIEOFF_X62Y41 TIEOFF internal 2)
	)
	(tile 82 145 CLBLM_X57Y41 CLBLM 2
		(primitive_site SLICE_X86Y41 SLICEM internal 50)
		(primitive_site SLICE_X87Y41 SLICEL internal 45)
	)
	(tile 82 146 INT_X58Y41 INT 1
		(primitive_site TIEOFF_X63Y41 TIEOFF internal 2)
	)
	(tile 82 147 INT_INTERFACE_X58Y41 INT_INTERFACE 0
	)
	(tile 82 148 NULL_X148Y44 NULL 0
	)
	(tile 82 149 VBRK_X58Y41 VBRK 0
	)
	(tile 82 150 INT_X59Y41 INT 1
		(primitive_site TIEOFF_X65Y41 TIEOFF internal 2)
	)
	(tile 82 151 CLBLM_X59Y41 CLBLM 2
		(primitive_site SLICE_X88Y41 SLICEM internal 50)
		(primitive_site SLICE_X89Y41 SLICEL internal 45)
	)
	(tile 82 152 INT_X60Y41 INT 1
		(primitive_site TIEOFF_X66Y41 TIEOFF internal 2)
	)
	(tile 82 153 CLBLM_X60Y41 CLBLM 2
		(primitive_site SLICE_X90Y41 SLICEM internal 50)
		(primitive_site SLICE_X91Y41 SLICEL internal 45)
	)
	(tile 82 154 INT_X61Y41 INT 1
		(primitive_site TIEOFF_X67Y41 TIEOFF internal 2)
	)
	(tile 82 155 INT_INTERFACE_X61Y41 INT_INTERFACE 0
	)
	(tile 82 156 NULL_X156Y44 NULL 0
	)
	(tile 82 157 INT_X62Y41 INT 1
		(primitive_site TIEOFF_X68Y41 TIEOFF internal 2)
	)
	(tile 82 158 CLBLM_X62Y41 CLBLM 2
		(primitive_site SLICE_X92Y41 SLICEM internal 50)
		(primitive_site SLICE_X93Y41 SLICEL internal 45)
	)
	(tile 82 159 INT_X63Y41 INT 1
		(primitive_site TIEOFF_X69Y41 TIEOFF internal 2)
	)
	(tile 82 160 CLBLL_X63Y41 CLBLL 2
		(primitive_site SLICE_X94Y41 SLICEL internal 45)
		(primitive_site SLICE_X95Y41 SLICEL internal 45)
	)
	(tile 82 161 VBRK_X63Y41 VBRK 0
	)
	(tile 82 162 INT_X64Y41 INT 1
		(primitive_site TIEOFF_X70Y41 TIEOFF internal 2)
	)
	(tile 82 163 CLBLM_X64Y41 CLBLM 2
		(primitive_site SLICE_X96Y41 SLICEM internal 50)
		(primitive_site SLICE_X97Y41 SLICEL internal 45)
	)
	(tile 82 164 INT_X65Y41 INT 1
		(primitive_site TIEOFF_X71Y41 TIEOFF internal 2)
	)
	(tile 82 165 CLBLL_X65Y41 CLBLL 2
		(primitive_site SLICE_X98Y41 SLICEL internal 45)
		(primitive_site SLICE_X99Y41 SLICEL internal 45)
	)
	(tile 82 166 INT_X66Y41 INT 1
		(primitive_site TIEOFF_X72Y41 TIEOFF internal 2)
	)
	(tile 82 167 PCIE_INT_INTERFACE_L_X66Y41 PCIE_INT_INTERFACE_L 0
	)
	(tile 82 168 INT_X67Y41 INT 1
		(primitive_site TIEOFF_X73Y41 TIEOFF internal 2)
	)
	(tile 82 169 PCIE_INT_INTERFACE_R_X67Y41 PCIE_INT_INTERFACE_R 0
	)
	(tile 82 170 NULL_X170Y44 NULL 0
	)
	(tile 82 171 NULL_X171Y44 NULL 0
	)
	(tile 82 172 NULL_X172Y44 NULL 0
	)
	(tile 82 173 NULL_X173Y44 NULL 0
	)
	(tile 82 174 NULL_X174Y44 NULL 0
	)
	(tile 82 175 INT_X70Y41 INT 1
		(primitive_site TIEOFF_X76Y41 TIEOFF internal 2)
	)
	(tile 82 176 GTX_INT_INTERFACE_X70Y41 GTX_INT_INTERFACE 0
	)
	(tile 82 177 R_TERM_INT_X70Y41 R_TERM_INT 0
	)
	(tile 82 178 NULL_X178Y44 NULL 0
	)
	(tile 83 0 LIOB_X0Y40 LIOB 2
		(primitive_site K22 IOBS bonded 13)
		(primitive_site K21 IOBM bonded 13)
	)
	(tile 83 1 LIOI_X0Y40 LIOI 6
		(primitive_site IODELAY_X0Y40 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y40 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y41 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y41 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y41 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y40 OLOGICE1 internal 32)
	)
	(tile 83 2 L_TERM_INT_X0Y40 L_TERM_INT 0
	)
	(tile 83 3 INT_X0Y40 INT 1
		(primitive_site TIEOFF_X0Y40 TIEOFF internal 2)
	)
	(tile 83 4 IOI_L_INT_INTERFACE_X0Y40 IOI_L_INT_INTERFACE 0
	)
	(tile 83 5 VBRK_X0Y40 VBRK 0
	)
	(tile 83 6 INT_X1Y40 INT 1
		(primitive_site TIEOFF_X1Y40 TIEOFF internal 2)
	)
	(tile 83 7 CLBLM_X1Y40 CLBLM 2
		(primitive_site SLICE_X0Y40 SLICEM internal 50)
		(primitive_site SLICE_X1Y40 SLICEL internal 45)
	)
	(tile 83 8 INT_X2Y40 INT 1
		(primitive_site TIEOFF_X2Y40 TIEOFF internal 2)
	)
	(tile 83 9 CLBLL_X2Y40 CLBLL 2
		(primitive_site SLICE_X2Y40 SLICEL internal 45)
		(primitive_site SLICE_X3Y40 SLICEL internal 45)
	)
	(tile 83 10 INT_X3Y40 INT 1
		(primitive_site TIEOFF_X3Y40 TIEOFF internal 2)
	)
	(tile 83 11 CLBLM_X3Y40 CLBLM 2
		(primitive_site SLICE_X4Y40 SLICEM internal 50)
		(primitive_site SLICE_X5Y40 SLICEL internal 45)
	)
	(tile 83 12 INT_X4Y40 INT 1
		(primitive_site TIEOFF_X4Y40 TIEOFF internal 2)
	)
	(tile 83 13 CLBLL_X4Y40 CLBLL 2
		(primitive_site SLICE_X6Y40 SLICEL internal 45)
		(primitive_site SLICE_X7Y40 SLICEL internal 45)
	)
	(tile 83 14 INT_X5Y40 INT 1
		(primitive_site TIEOFF_X5Y40 TIEOFF internal 2)
	)
	(tile 83 15 INT_INTERFACE_X5Y40 INT_INTERFACE 0
	)
	(tile 83 16 BRAM_X5Y40 BRAM 3
		(primitive_site RAMB18_X0Y16 FIFO18E1 internal 158)
		(primitive_site RAMB18_X0Y17 RAMB18E1 internal 158)
		(primitive_site RAMB36_X0Y8 RAMBFIFO36E1 internal 356)
	)
	(tile 83 17 INT_X6Y40 INT 1
		(primitive_site TIEOFF_X6Y40 TIEOFF internal 2)
	)
	(tile 83 18 CLBLM_X6Y40 CLBLM 2
		(primitive_site SLICE_X8Y40 SLICEM internal 50)
		(primitive_site SLICE_X9Y40 SLICEL internal 45)
	)
	(tile 83 19 INT_X7Y40 INT 1
		(primitive_site TIEOFF_X7Y40 TIEOFF internal 2)
	)
	(tile 83 20 CLBLM_X7Y40 CLBLM 2
		(primitive_site SLICE_X10Y40 SLICEM internal 50)
		(primitive_site SLICE_X11Y40 SLICEL internal 45)
	)
	(tile 83 21 VBRK_X7Y40 VBRK 0
	)
	(tile 83 22 INT_X8Y40 INT 1
		(primitive_site TIEOFF_X8Y40 TIEOFF internal 2)
	)
	(tile 83 23 INT_INTERFACE_X8Y40 INT_INTERFACE 0
	)
	(tile 83 24 DSP_X8Y40 DSP 3
		(primitive_site DSP48_X0Y16 DSP48E1 internal 417)
		(primitive_site DSP48_X0Y17 DSP48E1 internal 417)
		(primitive_site TIEOFF_X9Y40 TIEOFF internal 2)
	)
	(tile 83 25 INT_X9Y40 INT 1
		(primitive_site TIEOFF_X10Y40 TIEOFF internal 2)
	)
	(tile 83 26 CLBLM_X9Y40 CLBLM 2
		(primitive_site SLICE_X12Y40 SLICEM internal 50)
		(primitive_site SLICE_X13Y40 SLICEL internal 45)
	)
	(tile 83 27 INT_X10Y40 INT 1
		(primitive_site TIEOFF_X11Y40 TIEOFF internal 2)
	)
	(tile 83 28 CLBLM_X10Y40 CLBLM 2
		(primitive_site SLICE_X14Y40 SLICEM internal 50)
		(primitive_site SLICE_X15Y40 SLICEL internal 45)
	)
	(tile 83 29 INT_X11Y40 INT 1
		(primitive_site TIEOFF_X12Y40 TIEOFF internal 2)
	)
	(tile 83 30 CLBLM_X11Y40 CLBLM 2
		(primitive_site SLICE_X16Y40 SLICEM internal 50)
		(primitive_site SLICE_X17Y40 SLICEL internal 45)
	)
	(tile 83 31 INT_X12Y40 INT 1
		(primitive_site TIEOFF_X13Y40 TIEOFF internal 2)
	)
	(tile 83 32 CLBLM_X12Y40 CLBLM 2
		(primitive_site SLICE_X18Y40 SLICEM internal 50)
		(primitive_site SLICE_X19Y40 SLICEL internal 45)
	)
	(tile 83 33 VBRK_X12Y40 VBRK 0
	)
	(tile 83 34 INT_X13Y40 INT 1
		(primitive_site TIEOFF_X14Y40 TIEOFF internal 2)
	)
	(tile 83 35 INT_INTERFACE_X13Y40 INT_INTERFACE 0
	)
	(tile 83 36 DSP_X13Y40 DSP 3
		(primitive_site DSP48_X1Y16 DSP48E1 internal 417)
		(primitive_site DSP48_X1Y17 DSP48E1 internal 417)
		(primitive_site TIEOFF_X15Y40 TIEOFF internal 2)
	)
	(tile 83 37 INT_X14Y40 INT 1
		(primitive_site TIEOFF_X16Y40 TIEOFF internal 2)
	)
	(tile 83 38 CLBLM_X14Y40 CLBLM 2
		(primitive_site SLICE_X20Y40 SLICEM internal 50)
		(primitive_site SLICE_X21Y40 SLICEL internal 45)
	)
	(tile 83 39 INT_X15Y40 INT 1
		(primitive_site TIEOFF_X17Y40 TIEOFF internal 2)
	)
	(tile 83 40 CLBLM_X15Y40 CLBLM 2
		(primitive_site SLICE_X22Y40 SLICEM internal 50)
		(primitive_site SLICE_X23Y40 SLICEL internal 45)
	)
	(tile 83 41 INT_X16Y40 INT 1
		(primitive_site TIEOFF_X18Y40 TIEOFF internal 2)
	)
	(tile 83 42 INT_INTERFACE_X16Y40 INT_INTERFACE 0
	)
	(tile 83 43 BRAM_X16Y40 BRAM 3
		(primitive_site RAMB18_X1Y16 FIFO18E1 internal 158)
		(primitive_site RAMB18_X1Y17 RAMB18E1 internal 158)
		(primitive_site RAMB36_X1Y8 RAMBFIFO36E1 internal 356)
	)
	(tile 83 44 INT_X17Y40 INT 1
		(primitive_site TIEOFF_X19Y40 TIEOFF internal 2)
	)
	(tile 83 45 CLBLM_X17Y40 CLBLM 2
		(primitive_site SLICE_X24Y40 SLICEM internal 50)
		(primitive_site SLICE_X25Y40 SLICEL internal 45)
	)
	(tile 83 46 INT_X18Y40 INT 1
		(primitive_site TIEOFF_X20Y40 TIEOFF internal 2)
	)
	(tile 83 47 CLBLM_X18Y40 CLBLM 2
		(primitive_site SLICE_X26Y40 SLICEM internal 50)
		(primitive_site SLICE_X27Y40 SLICEL internal 45)
	)
	(tile 83 48 VBRK_X18Y40 VBRK 0
	)
	(tile 83 49 INT_X19Y40 INT 1
		(primitive_site TIEOFF_X21Y40 TIEOFF internal 2)
	)
	(tile 83 50 INT_INTERFACE_X19Y40 INT_INTERFACE 0
	)
	(tile 83 51 DSP_X19Y40 DSP 3
		(primitive_site DSP48_X2Y16 DSP48E1 internal 417)
		(primitive_site DSP48_X2Y17 DSP48E1 internal 417)
		(primitive_site TIEOFF_X22Y40 TIEOFF internal 2)
	)
	(tile 83 52 INT_X20Y40 INT 1
		(primitive_site TIEOFF_X23Y40 TIEOFF internal 2)
	)
	(tile 83 53 CLBLM_X20Y40 CLBLM 2
		(primitive_site SLICE_X28Y40 SLICEM internal 50)
		(primitive_site SLICE_X29Y40 SLICEL internal 45)
	)
	(tile 83 54 INT_X21Y40 INT 1
		(primitive_site TIEOFF_X24Y40 TIEOFF internal 2)
	)
	(tile 83 55 CLBLM_X21Y40 CLBLM 2
		(primitive_site SLICE_X30Y40 SLICEM internal 50)
		(primitive_site SLICE_X31Y40 SLICEL internal 45)
	)
	(tile 83 56 INT_X22Y40 INT 1
		(primitive_site TIEOFF_X25Y40 TIEOFF internal 2)
	)
	(tile 83 57 INT_INTERFACE_X22Y40 INT_INTERFACE 0
	)
	(tile 83 58 BRAM_X22Y40 BRAM 3
		(primitive_site RAMB18_X2Y16 FIFO18E1 internal 158)
		(primitive_site RAMB18_X2Y17 RAMB18E1 internal 158)
		(primitive_site RAMB36_X2Y8 RAMBFIFO36E1 internal 356)
	)
	(tile 83 59 INT_X23Y40 INT 1
		(primitive_site TIEOFF_X26Y40 TIEOFF internal 2)
	)
	(tile 83 60 CLBLM_X23Y40 CLBLM 2
		(primitive_site SLICE_X32Y40 SLICEM internal 50)
		(primitive_site SLICE_X33Y40 SLICEL internal 45)
	)
	(tile 83 61 INT_X24Y40 INT 1
		(primitive_site TIEOFF_X27Y40 TIEOFF internal 2)
	)
	(tile 83 62 CLBLL_X24Y40 CLBLL 2
		(primitive_site SLICE_X34Y40 SLICEL internal 45)
		(primitive_site SLICE_X35Y40 SLICEL internal 45)
	)
	(tile 83 63 VBRK_X24Y40 VBRK 0
	)
	(tile 83 64 LIOB_FT_X25Y40 LIOB_FT 2
		(primitive_site F17 IOBS bonded 13)
		(primitive_site E17 IOBM bonded 13)
	)
	(tile 83 65 LIOI_X25Y40 LIOI 6
		(primitive_site IODELAY_X1Y40 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y40 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y41 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y41 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y41 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y40 OLOGICE1 internal 32)
	)
	(tile 83 66 INT_X25Y40 INT 1
		(primitive_site TIEOFF_X28Y40 TIEOFF internal 2)
	)
	(tile 83 67 IOI_L_INT_INTERFACE_X25Y40 IOI_L_INT_INTERFACE 0
	)
	(tile 83 68 VBRK_X25Y40 VBRK 0
	)
	(tile 83 69 INT_X26Y40 INT 1
		(primitive_site TIEOFF_X29Y40 TIEOFF internal 2)
	)
	(tile 83 70 CLBLM_X26Y40 CLBLM 2
		(primitive_site SLICE_X36Y40 SLICEM internal 50)
		(primitive_site SLICE_X37Y40 SLICEL internal 45)
	)
	(tile 83 71 INT_X27Y40 INT 1
		(primitive_site TIEOFF_X30Y40 TIEOFF internal 2)
	)
	(tile 83 72 CLBLL_X27Y40 CLBLL 2
		(primitive_site SLICE_X38Y40 SLICEL internal 45)
		(primitive_site SLICE_X39Y40 SLICEL internal 45)
	)
	(tile 83 73 INT_X28Y40 INT 1
		(primitive_site TIEOFF_X31Y40 TIEOFF internal 2)
	)
	(tile 83 74 CLBLM_X28Y40 CLBLM 2
		(primitive_site SLICE_X40Y40 SLICEM internal 50)
		(primitive_site SLICE_X41Y40 SLICEL internal 45)
	)
	(tile 83 75 INT_X29Y40 INT 1
		(primitive_site TIEOFF_X32Y40 TIEOFF internal 2)
	)
	(tile 83 76 CLBLL_X29Y40 CLBLL 2
		(primitive_site SLICE_X42Y40 SLICEL internal 45)
		(primitive_site SLICE_X43Y40 SLICEL internal 45)
	)
	(tile 83 77 VBRK_X29Y40 VBRK 0
	)
	(tile 83 78 CENTER_SPACE2_X78Y43 CENTER_SPACE2 0
	)
	(tile 83 79 CENTER_SPACE1_X79Y43 CENTER_SPACE1 0
	)
	(tile 83 80 CENTER_SPACE2_X80Y43 CENTER_SPACE2 0
	)
	(tile 83 81 CENTER_SPACE1_X81Y43 CENTER_SPACE1 0
	)
	(tile 83 82 CENTER_SPACE2_X82Y43 CENTER_SPACE2 0
	)
	(tile 83 83 CENTER_SPACE1_X83Y43 CENTER_SPACE1 0
	)
	(tile 83 84 CENTER_SPACE2_X84Y43 CENTER_SPACE2 0
	)
	(tile 83 85 CENTER_SPACE1_X85Y43 CENTER_SPACE1 0
	)
	(tile 83 86 CENTER_SPACE2_X86Y43 CENTER_SPACE2 0
	)
	(tile 83 87 CENTER_SPACE1_X87Y43 CENTER_SPACE1 0
	)
	(tile 83 88 CENTER_SPACE2_X88Y43 CENTER_SPACE2 0
	)
	(tile 83 89 NULL_X89Y43 NULL 0
	)
	(tile 83 90 VFRAME_X89Y43 VFRAME 0
	)
	(tile 83 91 INT_X36Y40 INT 1
		(primitive_site TIEOFF_X39Y40 TIEOFF internal 2)
	)
	(tile 83 92 INT_INTERFACE_X36Y40 INT_INTERFACE 0
	)
	(tile 83 93 CMT_BUFG_TOP_X36Y40 CMT_BUFG_TOP 16
		(primitive_site BUFGCTRL_X0Y16 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y17 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y18 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y19 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y20 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y21 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y22 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y23 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y24 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y25 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y26 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y27 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y28 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y29 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y30 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y31 BUFGCTRL internal 9)
	)
	(tile 83 94 INT_X37Y40 INT 1
		(primitive_site TIEOFF_X40Y40 TIEOFF internal 2)
	)
	(tile 83 95 CLBLM_X37Y40 CLBLM 2
		(primitive_site SLICE_X56Y40 SLICEM internal 50)
		(primitive_site SLICE_X57Y40 SLICEL internal 45)
	)
	(tile 83 96 INT_X38Y40 INT 1
		(primitive_site TIEOFF_X41Y40 TIEOFF internal 2)
	)
	(tile 83 97 CLBLL_X38Y40 CLBLL 2
		(primitive_site SLICE_X58Y40 SLICEL internal 45)
		(primitive_site SLICE_X59Y40 SLICEL internal 45)
	)
	(tile 83 98 INT_X39Y40 INT 1
		(primitive_site TIEOFF_X42Y40 TIEOFF internal 2)
	)
	(tile 83 99 CLBLM_X39Y40 CLBLM 2
		(primitive_site SLICE_X60Y40 SLICEM internal 50)
		(primitive_site SLICE_X61Y40 SLICEL internal 45)
	)
	(tile 83 100 INT_X40Y40 INT 1
		(primitive_site TIEOFF_X43Y40 TIEOFF internal 2)
	)
	(tile 83 101 CLBLL_X40Y40 CLBLL 2
		(primitive_site SLICE_X62Y40 SLICEL internal 45)
		(primitive_site SLICE_X63Y40 SLICEL internal 45)
	)
	(tile 83 102 VBRK_X40Y40 VBRK 0
	)
	(tile 83 103 INT_X41Y40 INT 1
		(primitive_site TIEOFF_X44Y40 TIEOFF internal 2)
	)
	(tile 83 104 INT_INTERFACE_X41Y40 INT_INTERFACE 0
	)
	(tile 83 105 RIOI_X41Y40 RIOI 6
		(primitive_site OLOGIC_X2Y40 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y40 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y40 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y41 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y41 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y41 ILOGICE1 internal 28)
	)
	(tile 83 106 RIOB_X41Y40 RIOB 2
		(primitive_site G6 IOBS bonded 13)
		(primitive_site F6 IOBM bonded 13)
	)
	(tile 83 107 VBRK_X41Y40 VBRK 0
	)
	(tile 83 108 INT_X42Y40 INT 1
		(primitive_site TIEOFF_X45Y40 TIEOFF internal 2)
	)
	(tile 83 109 CLBLM_X42Y40 CLBLM 2
		(primitive_site SLICE_X64Y40 SLICEM internal 50)
		(primitive_site SLICE_X65Y40 SLICEL internal 45)
	)
	(tile 83 110 INT_X43Y40 INT 1
		(primitive_site TIEOFF_X46Y40 TIEOFF internal 2)
	)
	(tile 83 111 CLBLL_X43Y40 CLBLL 2
		(primitive_site SLICE_X66Y40 SLICEL internal 45)
		(primitive_site SLICE_X67Y40 SLICEL internal 45)
	)
	(tile 83 112 INT_X44Y40 INT 1
		(primitive_site TIEOFF_X47Y40 TIEOFF internal 2)
	)
	(tile 83 113 INT_INTERFACE_X44Y40 INT_INTERFACE 0
	)
	(tile 83 114 BRAM_X44Y40 BRAM 3
		(primitive_site RAMB18_X3Y16 FIFO18E1 internal 158)
		(primitive_site RAMB18_X3Y17 RAMB18E1 internal 158)
		(primitive_site RAMB36_X3Y8 RAMBFIFO36E1 internal 356)
	)
	(tile 83 115 INT_X45Y40 INT 1
		(primitive_site TIEOFF_X48Y40 TIEOFF internal 2)
	)
	(tile 83 116 CLBLM_X45Y40 CLBLM 2
		(primitive_site SLICE_X68Y40 SLICEM internal 50)
		(primitive_site SLICE_X69Y40 SLICEL internal 45)
	)
	(tile 83 117 INT_X46Y40 INT 1
		(primitive_site TIEOFF_X49Y40 TIEOFF internal 2)
	)
	(tile 83 118 CLBLM_X46Y40 CLBLM 2
		(primitive_site SLICE_X70Y40 SLICEM internal 50)
		(primitive_site SLICE_X71Y40 SLICEL internal 45)
	)
	(tile 83 119 INT_X47Y40 INT 1
		(primitive_site TIEOFF_X50Y40 TIEOFF internal 2)
	)
	(tile 83 120 INT_INTERFACE_X47Y40 INT_INTERFACE 0
	)
	(tile 83 121 DSP_X47Y40 DSP 3
		(primitive_site DSP48_X3Y16 DSP48E1 internal 417)
		(primitive_site DSP48_X3Y17 DSP48E1 internal 417)
		(primitive_site TIEOFF_X51Y40 TIEOFF internal 2)
	)
	(tile 83 122 VBRK_X47Y40 VBRK 0
	)
	(tile 83 123 INT_X48Y40 INT 1
		(primitive_site TIEOFF_X52Y40 TIEOFF internal 2)
	)
	(tile 83 124 CLBLM_X48Y40 CLBLM 2
		(primitive_site SLICE_X72Y40 SLICEM internal 50)
		(primitive_site SLICE_X73Y40 SLICEL internal 45)
	)
	(tile 83 125 INT_X49Y40 INT 1
		(primitive_site TIEOFF_X53Y40 TIEOFF internal 2)
	)
	(tile 83 126 CLBLM_X49Y40 CLBLM 2
		(primitive_site SLICE_X74Y40 SLICEM internal 50)
		(primitive_site SLICE_X75Y40 SLICEL internal 45)
	)
	(tile 83 127 INT_X50Y40 INT 1
		(primitive_site TIEOFF_X54Y40 TIEOFF internal 2)
	)
	(tile 83 128 INT_INTERFACE_X50Y40 INT_INTERFACE 0
	)
	(tile 83 129 BRAM_X50Y40 BRAM 3
		(primitive_site RAMB18_X4Y16 FIFO18E1 internal 158)
		(primitive_site RAMB18_X4Y17 RAMB18E1 internal 158)
		(primitive_site RAMB36_X4Y8 RAMBFIFO36E1 internal 356)
	)
	(tile 83 130 INT_X51Y40 INT 1
		(primitive_site TIEOFF_X55Y40 TIEOFF internal 2)
	)
	(tile 83 131 CLBLM_X51Y40 CLBLM 2
		(primitive_site SLICE_X76Y40 SLICEM internal 50)
		(primitive_site SLICE_X77Y40 SLICEL internal 45)
	)
	(tile 83 132 INT_X52Y40 INT 1
		(primitive_site TIEOFF_X56Y40 TIEOFF internal 2)
	)
	(tile 83 133 CLBLM_X52Y40 CLBLM 2
		(primitive_site SLICE_X78Y40 SLICEM internal 50)
		(primitive_site SLICE_X79Y40 SLICEL internal 45)
	)
	(tile 83 134 INT_X53Y40 INT 1
		(primitive_site TIEOFF_X57Y40 TIEOFF internal 2)
	)
	(tile 83 135 INT_INTERFACE_X53Y40 INT_INTERFACE 0
	)
	(tile 83 136 DSP_X53Y40 DSP 3
		(primitive_site DSP48_X4Y16 DSP48E1 internal 417)
		(primitive_site DSP48_X4Y17 DSP48E1 internal 417)
		(primitive_site TIEOFF_X58Y40 TIEOFF internal 2)
	)
	(tile 83 137 VBRK_X53Y40 VBRK 0
	)
	(tile 83 138 INT_X54Y40 INT 1
		(primitive_site TIEOFF_X59Y40 TIEOFF internal 2)
	)
	(tile 83 139 CLBLM_X54Y40 CLBLM 2
		(primitive_site SLICE_X80Y40 SLICEM internal 50)
		(primitive_site SLICE_X81Y40 SLICEL internal 45)
	)
	(tile 83 140 INT_X55Y40 INT 1
		(primitive_site TIEOFF_X60Y40 TIEOFF internal 2)
	)
	(tile 83 141 CLBLM_X55Y40 CLBLM 2
		(primitive_site SLICE_X82Y40 SLICEM internal 50)
		(primitive_site SLICE_X83Y40 SLICEL internal 45)
	)
	(tile 83 142 INT_X56Y40 INT 1
		(primitive_site TIEOFF_X61Y40 TIEOFF internal 2)
	)
	(tile 83 143 CLBLM_X56Y40 CLBLM 2
		(primitive_site SLICE_X84Y40 SLICEM internal 50)
		(primitive_site SLICE_X85Y40 SLICEL internal 45)
	)
	(tile 83 144 INT_X57Y40 INT 1
		(primitive_site TIEOFF_X62Y40 TIEOFF internal 2)
	)
	(tile 83 145 CLBLM_X57Y40 CLBLM 2
		(primitive_site SLICE_X86Y40 SLICEM internal 50)
		(primitive_site SLICE_X87Y40 SLICEL internal 45)
	)
	(tile 83 146 INT_X58Y40 INT 1
		(primitive_site TIEOFF_X63Y40 TIEOFF internal 2)
	)
	(tile 83 147 INT_INTERFACE_X58Y40 INT_INTERFACE 0
	)
	(tile 83 148 DSP_X58Y40 DSP 3
		(primitive_site DSP48_X5Y16 DSP48E1 internal 417)
		(primitive_site DSP48_X5Y17 DSP48E1 internal 417)
		(primitive_site TIEOFF_X64Y40 TIEOFF internal 2)
	)
	(tile 83 149 VBRK_X58Y40 VBRK 0
	)
	(tile 83 150 INT_X59Y40 INT 1
		(primitive_site TIEOFF_X65Y40 TIEOFF internal 2)
	)
	(tile 83 151 CLBLM_X59Y40 CLBLM 2
		(primitive_site SLICE_X88Y40 SLICEM internal 50)
		(primitive_site SLICE_X89Y40 SLICEL internal 45)
	)
	(tile 83 152 INT_X60Y40 INT 1
		(primitive_site TIEOFF_X66Y40 TIEOFF internal 2)
	)
	(tile 83 153 CLBLM_X60Y40 CLBLM 2
		(primitive_site SLICE_X90Y40 SLICEM internal 50)
		(primitive_site SLICE_X91Y40 SLICEL internal 45)
	)
	(tile 83 154 INT_X61Y40 INT 1
		(primitive_site TIEOFF_X67Y40 TIEOFF internal 2)
	)
	(tile 83 155 INT_INTERFACE_X61Y40 INT_INTERFACE 0
	)
	(tile 83 156 BRAM_X61Y40 BRAM 3
		(primitive_site RAMB18_X5Y16 FIFO18E1 internal 158)
		(primitive_site RAMB18_X5Y17 RAMB18E1 internal 158)
		(primitive_site RAMB36_X5Y8 RAMBFIFO36E1 internal 356)
	)
	(tile 83 157 INT_X62Y40 INT 1
		(primitive_site TIEOFF_X68Y40 TIEOFF internal 2)
	)
	(tile 83 158 CLBLM_X62Y40 CLBLM 2
		(primitive_site SLICE_X92Y40 SLICEM internal 50)
		(primitive_site SLICE_X93Y40 SLICEL internal 45)
	)
	(tile 83 159 INT_X63Y40 INT 1
		(primitive_site TIEOFF_X69Y40 TIEOFF internal 2)
	)
	(tile 83 160 CLBLL_X63Y40 CLBLL 2
		(primitive_site SLICE_X94Y40 SLICEL internal 45)
		(primitive_site SLICE_X95Y40 SLICEL internal 45)
	)
	(tile 83 161 VBRK_X63Y40 VBRK 0
	)
	(tile 83 162 INT_X64Y40 INT 1
		(primitive_site TIEOFF_X70Y40 TIEOFF internal 2)
	)
	(tile 83 163 CLBLM_X64Y40 CLBLM 2
		(primitive_site SLICE_X96Y40 SLICEM internal 50)
		(primitive_site SLICE_X97Y40 SLICEL internal 45)
	)
	(tile 83 164 INT_X65Y40 INT 1
		(primitive_site TIEOFF_X71Y40 TIEOFF internal 2)
	)
	(tile 83 165 CLBLL_X65Y40 CLBLL 2
		(primitive_site SLICE_X98Y40 SLICEL internal 45)
		(primitive_site SLICE_X99Y40 SLICEL internal 45)
	)
	(tile 83 166 INT_X66Y40 INT 1
		(primitive_site TIEOFF_X72Y40 TIEOFF internal 2)
	)
	(tile 83 167 PCIE_INT_INTERFACE_L_X66Y40 PCIE_INT_INTERFACE_L 0
	)
	(tile 83 168 INT_X67Y40 INT 1
		(primitive_site TIEOFF_X73Y40 TIEOFF internal 2)
	)
	(tile 83 169 PCIE_INT_INTERFACE_R_X67Y40 PCIE_INT_INTERFACE_R 0
	)
	(tile 83 170 NULL_X170Y43 NULL 0
	)
	(tile 83 171 NULL_X171Y43 NULL 0
	)
	(tile 83 172 NULL_X172Y43 NULL 0
	)
	(tile 83 173 NULL_X173Y43 NULL 0
	)
	(tile 83 174 NULL_X174Y43 NULL 0
	)
	(tile 83 175 INT_X70Y40 INT 1
		(primitive_site TIEOFF_X76Y40 TIEOFF internal 2)
	)
	(tile 83 176 GTX_INT_INTERFACE_X70Y40 GTX_INT_INTERFACE 0
	)
	(tile 83 177 R_TERM_INT_X70Y40 R_TERM_INT 0
	)
	(tile 83 178 GTX_X70Y40 GTX 5
		(primitive_site GTXE1_X0Y4 GTXE1 internal 496)
		(primitive_site G4 IPAD bonded 1)
		(primitive_site G3 IPAD bonded 1)
		(primitive_site K2 OPAD bonded 1)
		(primitive_site K1 OPAD bonded 1)
	)
	(tile 84 0 BRKH_IOB_X0Y39 BRKH_IOB 0
	)
	(tile 84 1 BRKH_IOI_X0Y39 BRKH_IOI 0
	)
	(tile 84 2 NULL_X2Y42 NULL 0
	)
	(tile 84 3 BRKH_INT_X0Y39 BRKH_INT 0
	)
	(tile 84 4 BRKH_INT_INTERFACE_X0Y39 BRKH_INT_INTERFACE 0
	)
	(tile 84 5 BRKH_X0Y39 BRKH 0
	)
	(tile 84 6 BRKH_INT_X1Y39 BRKH_INT 0
	)
	(tile 84 7 BRKH_CLB_X1Y39 BRKH_CLB 0
	)
	(tile 84 8 BRKH_INT_X2Y39 BRKH_INT 0
	)
	(tile 84 9 BRKH_CLB_X2Y39 BRKH_CLB 0
	)
	(tile 84 10 BRKH_INT_X3Y39 BRKH_INT 0
	)
	(tile 84 11 BRKH_CLB_X3Y39 BRKH_CLB 0
	)
	(tile 84 12 BRKH_INT_X4Y39 BRKH_INT 0
	)
	(tile 84 13 BRKH_CLB_X4Y39 BRKH_CLB 0
	)
	(tile 84 14 BRKH_INT_X5Y39 BRKH_INT 0
	)
	(tile 84 15 BRKH_INT_INTERFACE_X5Y39 BRKH_INT_INTERFACE 0
	)
	(tile 84 16 BRKH_BRAM_X5Y39 BRKH_BRAM 0
	)
	(tile 84 17 BRKH_INT_X6Y39 BRKH_INT 0
	)
	(tile 84 18 BRKH_CLB_X6Y39 BRKH_CLB 0
	)
	(tile 84 19 BRKH_INT_X7Y39 BRKH_INT 0
	)
	(tile 84 20 BRKH_CLB_X7Y39 BRKH_CLB 0
	)
	(tile 84 21 BRKH_X7Y39 BRKH 0
	)
	(tile 84 22 BRKH_INT_X8Y39 BRKH_INT 0
	)
	(tile 84 23 BRKH_INT_INTERFACE_X8Y39 BRKH_INT_INTERFACE 0
	)
	(tile 84 24 BRKH_DSP_X8Y39 BRKH_DSP 0
	)
	(tile 84 25 BRKH_INT_X9Y39 BRKH_INT 0
	)
	(tile 84 26 BRKH_CLB_X9Y39 BRKH_CLB 0
	)
	(tile 84 27 BRKH_INT_X10Y39 BRKH_INT 0
	)
	(tile 84 28 BRKH_CLB_X10Y39 BRKH_CLB 0
	)
	(tile 84 29 BRKH_INT_X11Y39 BRKH_INT 0
	)
	(tile 84 30 BRKH_CLB_X11Y39 BRKH_CLB 0
	)
	(tile 84 31 BRKH_INT_X12Y39 BRKH_INT 0
	)
	(tile 84 32 BRKH_CLB_X12Y39 BRKH_CLB 0
	)
	(tile 84 33 BRKH_X12Y39 BRKH 0
	)
	(tile 84 34 BRKH_INT_X13Y39 BRKH_INT 0
	)
	(tile 84 35 BRKH_INT_INTERFACE_X13Y39 BRKH_INT_INTERFACE 0
	)
	(tile 84 36 BRKH_DSP_X13Y39 BRKH_DSP 0
	)
	(tile 84 37 BRKH_INT_X14Y39 BRKH_INT 0
	)
	(tile 84 38 BRKH_CLB_X14Y39 BRKH_CLB 0
	)
	(tile 84 39 BRKH_INT_X15Y39 BRKH_INT 0
	)
	(tile 84 40 BRKH_CLB_X15Y39 BRKH_CLB 0
	)
	(tile 84 41 BRKH_INT_X16Y39 BRKH_INT 0
	)
	(tile 84 42 BRKH_INT_INTERFACE_X16Y39 BRKH_INT_INTERFACE 0
	)
	(tile 84 43 BRKH_BRAM_X16Y39 BRKH_BRAM 0
	)
	(tile 84 44 BRKH_INT_X17Y39 BRKH_INT 0
	)
	(tile 84 45 BRKH_CLB_X17Y39 BRKH_CLB 0
	)
	(tile 84 46 BRKH_INT_X18Y39 BRKH_INT 0
	)
	(tile 84 47 BRKH_CLB_X18Y39 BRKH_CLB 0
	)
	(tile 84 48 BRKH_X18Y39 BRKH 0
	)
	(tile 84 49 BRKH_INT_X19Y39 BRKH_INT 0
	)
	(tile 84 50 BRKH_INT_INTERFACE_X19Y39 BRKH_INT_INTERFACE 0
	)
	(tile 84 51 BRKH_DSP_X19Y39 BRKH_DSP 0
	)
	(tile 84 52 BRKH_INT_X20Y39 BRKH_INT 0
	)
	(tile 84 53 BRKH_CLB_X20Y39 BRKH_CLB 0
	)
	(tile 84 54 BRKH_INT_X21Y39 BRKH_INT 0
	)
	(tile 84 55 BRKH_CLB_X21Y39 BRKH_CLB 0
	)
	(tile 84 56 BRKH_INT_X22Y39 BRKH_INT 0
	)
	(tile 84 57 BRKH_INT_INTERFACE_X22Y39 BRKH_INT_INTERFACE 0
	)
	(tile 84 58 BRKH_BRAM_X22Y39 BRKH_BRAM 0
	)
	(tile 84 59 BRKH_INT_X23Y39 BRKH_INT 0
	)
	(tile 84 60 BRKH_CLB_X23Y39 BRKH_CLB 0
	)
	(tile 84 61 BRKH_INT_X24Y39 BRKH_INT 0
	)
	(tile 84 62 BRKH_CLB_X24Y39 BRKH_CLB 0
	)
	(tile 84 63 BRKH_X24Y39 BRKH 0
	)
	(tile 84 64 BRKH_IOB_X24Y39 BRKH_IOB 0
	)
	(tile 84 65 BRKH_IOI_X24Y39 BRKH_IOI 0
	)
	(tile 84 66 BRKH_INT_X25Y39 BRKH_INT 0
	)
	(tile 84 67 BRKH_INT_INTERFACE_X25Y39 BRKH_INT_INTERFACE 0
	)
	(tile 84 68 BRKH_X25Y39 BRKH 0
	)
	(tile 84 69 BRKH_INT_X26Y39 BRKH_INT 0
	)
	(tile 84 70 BRKH_CLB_X26Y39 BRKH_CLB 0
	)
	(tile 84 71 BRKH_INT_X27Y39 BRKH_INT 0
	)
	(tile 84 72 BRKH_CLB_X27Y39 BRKH_CLB 0
	)
	(tile 84 73 BRKH_INT_X28Y39 BRKH_INT 0
	)
	(tile 84 74 BRKH_CLB_X28Y39 BRKH_CLB 0
	)
	(tile 84 75 BRKH_INT_X29Y39 BRKH_INT 0
	)
	(tile 84 76 BRKH_CLB_X29Y39 BRKH_CLB 0
	)
	(tile 84 77 BRKH_X29Y39 BRKH 0
	)
	(tile 84 78 NULL_X78Y42 NULL 0
	)
	(tile 84 79 NULL_X79Y42 NULL 0
	)
	(tile 84 80 NULL_X80Y42 NULL 0
	)
	(tile 84 81 NULL_X81Y42 NULL 0
	)
	(tile 84 82 NULL_X82Y42 NULL 0
	)
	(tile 84 83 NULL_X83Y42 NULL 0
	)
	(tile 84 84 NULL_X84Y42 NULL 0
	)
	(tile 84 85 NULL_X85Y42 NULL 0
	)
	(tile 84 86 NULL_X86Y42 NULL 0
	)
	(tile 84 87 NULL_X87Y42 NULL 0
	)
	(tile 84 88 NULL_X88Y42 NULL 0
	)
	(tile 84 89 NULL_X89Y42 NULL 0
	)
	(tile 84 90 NULL_X90Y42 NULL 0
	)
	(tile 84 91 BRKH_INT_X36Y39 BRKH_INT 0
	)
	(tile 84 92 BRKH_INT_INTERFACE_X36Y39 BRKH_INT_INTERFACE 0
	)
	(tile 84 93 BRKH_CMT_X36Y39 BRKH_CMT 0
	)
	(tile 84 94 BRKH_INT_X37Y39 BRKH_INT 0
	)
	(tile 84 95 BRKH_CLB_X37Y39 BRKH_CLB 0
	)
	(tile 84 96 BRKH_INT_X38Y39 BRKH_INT 0
	)
	(tile 84 97 BRKH_CLB_X38Y39 BRKH_CLB 0
	)
	(tile 84 98 BRKH_INT_X39Y39 BRKH_INT 0
	)
	(tile 84 99 BRKH_CLB_X39Y39 BRKH_CLB 0
	)
	(tile 84 100 BRKH_INT_X40Y39 BRKH_INT 0
	)
	(tile 84 101 BRKH_CLB_X40Y39 BRKH_CLB 0
	)
	(tile 84 102 BRKH_X40Y39 BRKH 0
	)
	(tile 84 103 BRKH_INT_X41Y39 BRKH_INT 0
	)
	(tile 84 104 BRKH_INT_INTERFACE_X41Y39 BRKH_INT_INTERFACE 0
	)
	(tile 84 105 BRKH_IOI_X41Y39 BRKH_IOI 0
	)
	(tile 84 106 BRKH_IOB_X41Y39 BRKH_IOB 0
	)
	(tile 84 107 BRKH_X41Y39 BRKH 0
	)
	(tile 84 108 BRKH_INT_X42Y39 BRKH_INT 0
	)
	(tile 84 109 BRKH_CLB_X42Y39 BRKH_CLB 0
	)
	(tile 84 110 BRKH_INT_X43Y39 BRKH_INT 0
	)
	(tile 84 111 BRKH_CLB_X43Y39 BRKH_CLB 0
	)
	(tile 84 112 BRKH_INT_X44Y39 BRKH_INT 0
	)
	(tile 84 113 BRKH_INT_INTERFACE_X44Y39 BRKH_INT_INTERFACE 0
	)
	(tile 84 114 BRKH_BRAM_X44Y39 BRKH_BRAM 0
	)
	(tile 84 115 BRKH_INT_X45Y39 BRKH_INT 0
	)
	(tile 84 116 BRKH_CLB_X45Y39 BRKH_CLB 0
	)
	(tile 84 117 BRKH_INT_X46Y39 BRKH_INT 0
	)
	(tile 84 118 BRKH_CLB_X46Y39 BRKH_CLB 0
	)
	(tile 84 119 BRKH_INT_X47Y39 BRKH_INT 0
	)
	(tile 84 120 BRKH_INT_INTERFACE_X47Y39 BRKH_INT_INTERFACE 0
	)
	(tile 84 121 BRKH_DSP_X47Y39 BRKH_DSP 0
	)
	(tile 84 122 BRKH_X47Y39 BRKH 0
	)
	(tile 84 123 BRKH_INT_X48Y39 BRKH_INT 0
	)
	(tile 84 124 BRKH_CLB_X48Y39 BRKH_CLB 0
	)
	(tile 84 125 BRKH_INT_X49Y39 BRKH_INT 0
	)
	(tile 84 126 BRKH_CLB_X49Y39 BRKH_CLB 0
	)
	(tile 84 127 BRKH_INT_X50Y39 BRKH_INT 0
	)
	(tile 84 128 BRKH_INT_INTERFACE_X50Y39 BRKH_INT_INTERFACE 0
	)
	(tile 84 129 BRKH_BRAM_X50Y39 BRKH_BRAM 0
	)
	(tile 84 130 BRKH_INT_X51Y39 BRKH_INT 0
	)
	(tile 84 131 BRKH_CLB_X51Y39 BRKH_CLB 0
	)
	(tile 84 132 BRKH_INT_X52Y39 BRKH_INT 0
	)
	(tile 84 133 BRKH_CLB_X52Y39 BRKH_CLB 0
	)
	(tile 84 134 BRKH_INT_X53Y39 BRKH_INT 0
	)
	(tile 84 135 BRKH_INT_INTERFACE_X53Y39 BRKH_INT_INTERFACE 0
	)
	(tile 84 136 BRKH_DSP_X53Y39 BRKH_DSP 0
	)
	(tile 84 137 BRKH_X53Y39 BRKH 0
	)
	(tile 84 138 BRKH_INT_X54Y39 BRKH_INT 0
	)
	(tile 84 139 BRKH_CLB_X54Y39 BRKH_CLB 0
	)
	(tile 84 140 BRKH_INT_X55Y39 BRKH_INT 0
	)
	(tile 84 141 BRKH_CLB_X55Y39 BRKH_CLB 0
	)
	(tile 84 142 BRKH_INT_X56Y39 BRKH_INT 0
	)
	(tile 84 143 BRKH_CLB_X56Y39 BRKH_CLB 0
	)
	(tile 84 144 BRKH_INT_X57Y39 BRKH_INT 0
	)
	(tile 84 145 BRKH_CLB_X57Y39 BRKH_CLB 0
	)
	(tile 84 146 BRKH_INT_X58Y39 BRKH_INT 0
	)
	(tile 84 147 BRKH_INT_INTERFACE_X58Y39 BRKH_INT_INTERFACE 0
	)
	(tile 84 148 BRKH_DSP_X58Y39 BRKH_DSP 0
	)
	(tile 84 149 BRKH_X58Y39 BRKH 0
	)
	(tile 84 150 BRKH_INT_X59Y39 BRKH_INT 0
	)
	(tile 84 151 BRKH_CLB_X59Y39 BRKH_CLB 0
	)
	(tile 84 152 BRKH_INT_X60Y39 BRKH_INT 0
	)
	(tile 84 153 BRKH_CLB_X60Y39 BRKH_CLB 0
	)
	(tile 84 154 BRKH_INT_X61Y39 BRKH_INT 0
	)
	(tile 84 155 BRKH_INT_INTERFACE_X61Y39 BRKH_INT_INTERFACE 0
	)
	(tile 84 156 BRKH_BRAM_X61Y39 BRKH_BRAM 0
	)
	(tile 84 157 BRKH_INT_X62Y39 BRKH_INT 0
	)
	(tile 84 158 BRKH_CLB_X62Y39 BRKH_CLB 0
	)
	(tile 84 159 BRKH_INT_X63Y39 BRKH_INT 0
	)
	(tile 84 160 BRKH_CLB_X63Y39 BRKH_CLB 0
	)
	(tile 84 161 BRKH_X63Y39 BRKH 0
	)
	(tile 84 162 BRKH_INT_X64Y39 BRKH_INT 0
	)
	(tile 84 163 BRKH_CLB_X64Y39 BRKH_CLB 0
	)
	(tile 84 164 BRKH_INT_X65Y39 BRKH_INT 0
	)
	(tile 84 165 BRKH_CLB_X65Y39 BRKH_CLB 0
	)
	(tile 84 166 BRKH_INT_X66Y39 BRKH_INT 0
	)
	(tile 84 167 BRKH_CLB_X66Y39 BRKH_CLB 0
	)
	(tile 84 168 BRKH_INT_X67Y39 BRKH_INT 0
	)
	(tile 84 169 BRKH_CLB_X67Y39 BRKH_CLB 0
	)
	(tile 84 170 BRKH_B_TERM_INT_X68Y39 BRKH_B_TERM_INT 0
	)
	(tile 84 171 BRKH_CLB_X68Y39 BRKH_CLB 0
	)
	(tile 84 172 BRKH_B_TERM_INT_X69Y39 BRKH_B_TERM_INT 0
	)
	(tile 84 173 BRKH_INT_INTERFACE_X69Y39 BRKH_INT_INTERFACE 0
	)
	(tile 84 174 BRKH_BRAM_X69Y39 BRKH_BRAM 0
	)
	(tile 84 175 BRKH_INT_X70Y39 BRKH_INT 0
	)
	(tile 84 176 BRKH_INT_INTERFACE_X70Y39 BRKH_INT_INTERFACE 0
	)
	(tile 84 177 NULL_X177Y42 NULL 0
	)
	(tile 84 178 BRKH_GTX_X177Y42 BRKH_GTX 0
	)
	(tile 85 0 NULL_X0Y41 NULL 0
	)
	(tile 85 1 NULL_X1Y41 NULL 0
	)
	(tile 85 2 L_TERM_INT_X0Y39 L_TERM_INT 0
	)
	(tile 85 3 INT_X0Y39 INT 1
		(primitive_site TIEOFF_X0Y39 TIEOFF internal 2)
	)
	(tile 85 4 IOI_L_INT_INTERFACE_X0Y39 IOI_L_INT_INTERFACE 0
	)
	(tile 85 5 VBRK_X0Y39 VBRK 0
	)
	(tile 85 6 INT_X1Y39 INT 1
		(primitive_site TIEOFF_X1Y39 TIEOFF internal 2)
	)
	(tile 85 7 CLBLM_X1Y39 CLBLM 2
		(primitive_site SLICE_X0Y39 SLICEM internal 50)
		(primitive_site SLICE_X1Y39 SLICEL internal 45)
	)
	(tile 85 8 INT_X2Y39 INT 1
		(primitive_site TIEOFF_X2Y39 TIEOFF internal 2)
	)
	(tile 85 9 CLBLL_X2Y39 CLBLL 2
		(primitive_site SLICE_X2Y39 SLICEL internal 45)
		(primitive_site SLICE_X3Y39 SLICEL internal 45)
	)
	(tile 85 10 INT_X3Y39 INT 1
		(primitive_site TIEOFF_X3Y39 TIEOFF internal 2)
	)
	(tile 85 11 CLBLM_X3Y39 CLBLM 2
		(primitive_site SLICE_X4Y39 SLICEM internal 50)
		(primitive_site SLICE_X5Y39 SLICEL internal 45)
	)
	(tile 85 12 INT_X4Y39 INT 1
		(primitive_site TIEOFF_X4Y39 TIEOFF internal 2)
	)
	(tile 85 13 CLBLL_X4Y39 CLBLL 2
		(primitive_site SLICE_X6Y39 SLICEL internal 45)
		(primitive_site SLICE_X7Y39 SLICEL internal 45)
	)
	(tile 85 14 INT_X5Y39 INT 1
		(primitive_site TIEOFF_X5Y39 TIEOFF internal 2)
	)
	(tile 85 15 INT_INTERFACE_X5Y39 INT_INTERFACE 0
	)
	(tile 85 16 NULL_X16Y41 NULL 0
	)
	(tile 85 17 INT_X6Y39 INT 1
		(primitive_site TIEOFF_X6Y39 TIEOFF internal 2)
	)
	(tile 85 18 CLBLM_X6Y39 CLBLM 2
		(primitive_site SLICE_X8Y39 SLICEM internal 50)
		(primitive_site SLICE_X9Y39 SLICEL internal 45)
	)
	(tile 85 19 INT_X7Y39 INT 1
		(primitive_site TIEOFF_X7Y39 TIEOFF internal 2)
	)
	(tile 85 20 CLBLM_X7Y39 CLBLM 2
		(primitive_site SLICE_X10Y39 SLICEM internal 50)
		(primitive_site SLICE_X11Y39 SLICEL internal 45)
	)
	(tile 85 21 VBRK_X7Y39 VBRK 0
	)
	(tile 85 22 INT_X8Y39 INT 1
		(primitive_site TIEOFF_X8Y39 TIEOFF internal 2)
	)
	(tile 85 23 INT_INTERFACE_X8Y39 INT_INTERFACE 0
	)
	(tile 85 24 NULL_X24Y41 NULL 0
	)
	(tile 85 25 INT_X9Y39 INT 1
		(primitive_site TIEOFF_X10Y39 TIEOFF internal 2)
	)
	(tile 85 26 CLBLM_X9Y39 CLBLM 2
		(primitive_site SLICE_X12Y39 SLICEM internal 50)
		(primitive_site SLICE_X13Y39 SLICEL internal 45)
	)
	(tile 85 27 INT_X10Y39 INT 1
		(primitive_site TIEOFF_X11Y39 TIEOFF internal 2)
	)
	(tile 85 28 CLBLM_X10Y39 CLBLM 2
		(primitive_site SLICE_X14Y39 SLICEM internal 50)
		(primitive_site SLICE_X15Y39 SLICEL internal 45)
	)
	(tile 85 29 INT_X11Y39 INT 1
		(primitive_site TIEOFF_X12Y39 TIEOFF internal 2)
	)
	(tile 85 30 CLBLM_X11Y39 CLBLM 2
		(primitive_site SLICE_X16Y39 SLICEM internal 50)
		(primitive_site SLICE_X17Y39 SLICEL internal 45)
	)
	(tile 85 31 INT_X12Y39 INT 1
		(primitive_site TIEOFF_X13Y39 TIEOFF internal 2)
	)
	(tile 85 32 CLBLM_X12Y39 CLBLM 2
		(primitive_site SLICE_X18Y39 SLICEM internal 50)
		(primitive_site SLICE_X19Y39 SLICEL internal 45)
	)
	(tile 85 33 VBRK_X12Y39 VBRK 0
	)
	(tile 85 34 INT_X13Y39 INT 1
		(primitive_site TIEOFF_X14Y39 TIEOFF internal 2)
	)
	(tile 85 35 INT_INTERFACE_X13Y39 INT_INTERFACE 0
	)
	(tile 85 36 NULL_X36Y41 NULL 0
	)
	(tile 85 37 INT_X14Y39 INT 1
		(primitive_site TIEOFF_X16Y39 TIEOFF internal 2)
	)
	(tile 85 38 CLBLM_X14Y39 CLBLM 2
		(primitive_site SLICE_X20Y39 SLICEM internal 50)
		(primitive_site SLICE_X21Y39 SLICEL internal 45)
	)
	(tile 85 39 INT_X15Y39 INT 1
		(primitive_site TIEOFF_X17Y39 TIEOFF internal 2)
	)
	(tile 85 40 CLBLM_X15Y39 CLBLM 2
		(primitive_site SLICE_X22Y39 SLICEM internal 50)
		(primitive_site SLICE_X23Y39 SLICEL internal 45)
	)
	(tile 85 41 INT_X16Y39 INT 1
		(primitive_site TIEOFF_X18Y39 TIEOFF internal 2)
	)
	(tile 85 42 INT_INTERFACE_X16Y39 INT_INTERFACE 0
	)
	(tile 85 43 NULL_X43Y41 NULL 0
	)
	(tile 85 44 INT_X17Y39 INT 1
		(primitive_site TIEOFF_X19Y39 TIEOFF internal 2)
	)
	(tile 85 45 CLBLM_X17Y39 CLBLM 2
		(primitive_site SLICE_X24Y39 SLICEM internal 50)
		(primitive_site SLICE_X25Y39 SLICEL internal 45)
	)
	(tile 85 46 INT_X18Y39 INT 1
		(primitive_site TIEOFF_X20Y39 TIEOFF internal 2)
	)
	(tile 85 47 CLBLM_X18Y39 CLBLM 2
		(primitive_site SLICE_X26Y39 SLICEM internal 50)
		(primitive_site SLICE_X27Y39 SLICEL internal 45)
	)
	(tile 85 48 VBRK_X18Y39 VBRK 0
	)
	(tile 85 49 INT_X19Y39 INT 1
		(primitive_site TIEOFF_X21Y39 TIEOFF internal 2)
	)
	(tile 85 50 INT_INTERFACE_X19Y39 INT_INTERFACE 0
	)
	(tile 85 51 NULL_X51Y41 NULL 0
	)
	(tile 85 52 INT_X20Y39 INT 1
		(primitive_site TIEOFF_X23Y39 TIEOFF internal 2)
	)
	(tile 85 53 CLBLM_X20Y39 CLBLM 2
		(primitive_site SLICE_X28Y39 SLICEM internal 50)
		(primitive_site SLICE_X29Y39 SLICEL internal 45)
	)
	(tile 85 54 INT_X21Y39 INT 1
		(primitive_site TIEOFF_X24Y39 TIEOFF internal 2)
	)
	(tile 85 55 CLBLM_X21Y39 CLBLM 2
		(primitive_site SLICE_X30Y39 SLICEM internal 50)
		(primitive_site SLICE_X31Y39 SLICEL internal 45)
	)
	(tile 85 56 INT_X22Y39 INT 1
		(primitive_site TIEOFF_X25Y39 TIEOFF internal 2)
	)
	(tile 85 57 INT_INTERFACE_X22Y39 INT_INTERFACE 0
	)
	(tile 85 58 NULL_X58Y41 NULL 0
	)
	(tile 85 59 INT_X23Y39 INT 1
		(primitive_site TIEOFF_X26Y39 TIEOFF internal 2)
	)
	(tile 85 60 CLBLM_X23Y39 CLBLM 2
		(primitive_site SLICE_X32Y39 SLICEM internal 50)
		(primitive_site SLICE_X33Y39 SLICEL internal 45)
	)
	(tile 85 61 INT_X24Y39 INT 1
		(primitive_site TIEOFF_X27Y39 TIEOFF internal 2)
	)
	(tile 85 62 CLBLL_X24Y39 CLBLL 2
		(primitive_site SLICE_X34Y39 SLICEL internal 45)
		(primitive_site SLICE_X35Y39 SLICEL internal 45)
	)
	(tile 85 63 VBRK_X24Y39 VBRK 0
	)
	(tile 85 64 NULL_X64Y41 NULL 0
	)
	(tile 85 65 NULL_X65Y41 NULL 0
	)
	(tile 85 66 INT_X25Y39 INT 1
		(primitive_site TIEOFF_X28Y39 TIEOFF internal 2)
	)
	(tile 85 67 IOI_L_INT_INTERFACE_X25Y39 IOI_L_INT_INTERFACE 0
	)
	(tile 85 68 VBRK_X25Y39 VBRK 0
	)
	(tile 85 69 INT_X26Y39 INT 1
		(primitive_site TIEOFF_X29Y39 TIEOFF internal 2)
	)
	(tile 85 70 CLBLM_X26Y39 CLBLM 2
		(primitive_site SLICE_X36Y39 SLICEM internal 50)
		(primitive_site SLICE_X37Y39 SLICEL internal 45)
	)
	(tile 85 71 INT_X27Y39 INT 1
		(primitive_site TIEOFF_X30Y39 TIEOFF internal 2)
	)
	(tile 85 72 CLBLL_X27Y39 CLBLL 2
		(primitive_site SLICE_X38Y39 SLICEL internal 45)
		(primitive_site SLICE_X39Y39 SLICEL internal 45)
	)
	(tile 85 73 INT_X28Y39 INT 1
		(primitive_site TIEOFF_X31Y39 TIEOFF internal 2)
	)
	(tile 85 74 CLBLM_X28Y39 CLBLM 2
		(primitive_site SLICE_X40Y39 SLICEM internal 50)
		(primitive_site SLICE_X41Y39 SLICEL internal 45)
	)
	(tile 85 75 INT_X29Y39 INT 1
		(primitive_site TIEOFF_X32Y39 TIEOFF internal 2)
	)
	(tile 85 76 CLBLL_X29Y39 CLBLL 2
		(primitive_site SLICE_X42Y39 SLICEL internal 45)
		(primitive_site SLICE_X43Y39 SLICEL internal 45)
	)
	(tile 85 77 VBRK_X29Y39 VBRK 0
	)
	(tile 85 78 CENTER_SPACE2_X78Y41 CENTER_SPACE2 0
	)
	(tile 85 79 CENTER_SPACE1_X79Y41 CENTER_SPACE1 0
	)
	(tile 85 80 CENTER_SPACE2_X80Y41 CENTER_SPACE2 0
	)
	(tile 85 81 CENTER_SPACE1_X81Y41 CENTER_SPACE1 0
	)
	(tile 85 82 CENTER_SPACE2_X82Y41 CENTER_SPACE2 0
	)
	(tile 85 83 CENTER_SPACE1_X83Y41 CENTER_SPACE1 0
	)
	(tile 85 84 CENTER_SPACE2_X84Y41 CENTER_SPACE2 0
	)
	(tile 85 85 CENTER_SPACE1_X85Y41 CENTER_SPACE1 0
	)
	(tile 85 86 CENTER_SPACE2_X86Y41 CENTER_SPACE2 0
	)
	(tile 85 87 CENTER_SPACE1_X87Y41 CENTER_SPACE1 0
	)
	(tile 85 88 CENTER_SPACE2_X88Y41 CENTER_SPACE2 0
	)
	(tile 85 89 NULL_X89Y41 NULL 0
	)
	(tile 85 90 VFRAME_X89Y41 VFRAME 0
	)
	(tile 85 91 INT_X36Y39 INT 1
		(primitive_site TIEOFF_X39Y39 TIEOFF internal 2)
	)
	(tile 85 92 INT_INTERFACE_X36Y39 INT_INTERFACE 0
	)
	(tile 85 93 NULL_X93Y41 NULL 0
	)
	(tile 85 94 INT_X37Y39 INT 1
		(primitive_site TIEOFF_X40Y39 TIEOFF internal 2)
	)
	(tile 85 95 CLBLM_X37Y39 CLBLM 2
		(primitive_site SLICE_X56Y39 SLICEM internal 50)
		(primitive_site SLICE_X57Y39 SLICEL internal 45)
	)
	(tile 85 96 INT_X38Y39 INT 1
		(primitive_site TIEOFF_X41Y39 TIEOFF internal 2)
	)
	(tile 85 97 CLBLL_X38Y39 CLBLL 2
		(primitive_site SLICE_X58Y39 SLICEL internal 45)
		(primitive_site SLICE_X59Y39 SLICEL internal 45)
	)
	(tile 85 98 INT_X39Y39 INT 1
		(primitive_site TIEOFF_X42Y39 TIEOFF internal 2)
	)
	(tile 85 99 CLBLM_X39Y39 CLBLM 2
		(primitive_site SLICE_X60Y39 SLICEM internal 50)
		(primitive_site SLICE_X61Y39 SLICEL internal 45)
	)
	(tile 85 100 INT_X40Y39 INT 1
		(primitive_site TIEOFF_X43Y39 TIEOFF internal 2)
	)
	(tile 85 101 CLBLL_X40Y39 CLBLL 2
		(primitive_site SLICE_X62Y39 SLICEL internal 45)
		(primitive_site SLICE_X63Y39 SLICEL internal 45)
	)
	(tile 85 102 VBRK_X40Y39 VBRK 0
	)
	(tile 85 103 INT_X41Y39 INT 1
		(primitive_site TIEOFF_X44Y39 TIEOFF internal 2)
	)
	(tile 85 104 INT_INTERFACE_X41Y39 INT_INTERFACE 0
	)
	(tile 85 105 NULL_X105Y41 NULL 0
	)
	(tile 85 106 NULL_X106Y41 NULL 0
	)
	(tile 85 107 VBRK_X106Y41 VBRK 0
	)
	(tile 85 108 INT_X42Y39 INT 1
		(primitive_site TIEOFF_X45Y39 TIEOFF internal 2)
	)
	(tile 85 109 CLBLM_X42Y39 CLBLM 2
		(primitive_site SLICE_X64Y39 SLICEM internal 50)
		(primitive_site SLICE_X65Y39 SLICEL internal 45)
	)
	(tile 85 110 INT_X43Y39 INT 1
		(primitive_site TIEOFF_X46Y39 TIEOFF internal 2)
	)
	(tile 85 111 CLBLL_X43Y39 CLBLL 2
		(primitive_site SLICE_X66Y39 SLICEL internal 45)
		(primitive_site SLICE_X67Y39 SLICEL internal 45)
	)
	(tile 85 112 INT_X44Y39 INT 1
		(primitive_site TIEOFF_X47Y39 TIEOFF internal 2)
	)
	(tile 85 113 INT_INTERFACE_X44Y39 INT_INTERFACE 0
	)
	(tile 85 114 NULL_X114Y41 NULL 0
	)
	(tile 85 115 INT_X45Y39 INT 1
		(primitive_site TIEOFF_X48Y39 TIEOFF internal 2)
	)
	(tile 85 116 CLBLM_X45Y39 CLBLM 2
		(primitive_site SLICE_X68Y39 SLICEM internal 50)
		(primitive_site SLICE_X69Y39 SLICEL internal 45)
	)
	(tile 85 117 INT_X46Y39 INT 1
		(primitive_site TIEOFF_X49Y39 TIEOFF internal 2)
	)
	(tile 85 118 CLBLM_X46Y39 CLBLM 2
		(primitive_site SLICE_X70Y39 SLICEM internal 50)
		(primitive_site SLICE_X71Y39 SLICEL internal 45)
	)
	(tile 85 119 INT_X47Y39 INT 1
		(primitive_site TIEOFF_X50Y39 TIEOFF internal 2)
	)
	(tile 85 120 INT_INTERFACE_X47Y39 INT_INTERFACE 0
	)
	(tile 85 121 NULL_X121Y41 NULL 0
	)
	(tile 85 122 VBRK_X47Y39 VBRK 0
	)
	(tile 85 123 INT_X48Y39 INT 1
		(primitive_site TIEOFF_X52Y39 TIEOFF internal 2)
	)
	(tile 85 124 CLBLM_X48Y39 CLBLM 2
		(primitive_site SLICE_X72Y39 SLICEM internal 50)
		(primitive_site SLICE_X73Y39 SLICEL internal 45)
	)
	(tile 85 125 INT_X49Y39 INT 1
		(primitive_site TIEOFF_X53Y39 TIEOFF internal 2)
	)
	(tile 85 126 CLBLM_X49Y39 CLBLM 2
		(primitive_site SLICE_X74Y39 SLICEM internal 50)
		(primitive_site SLICE_X75Y39 SLICEL internal 45)
	)
	(tile 85 127 INT_X50Y39 INT 1
		(primitive_site TIEOFF_X54Y39 TIEOFF internal 2)
	)
	(tile 85 128 INT_INTERFACE_X50Y39 INT_INTERFACE 0
	)
	(tile 85 129 NULL_X129Y41 NULL 0
	)
	(tile 85 130 INT_X51Y39 INT 1
		(primitive_site TIEOFF_X55Y39 TIEOFF internal 2)
	)
	(tile 85 131 CLBLM_X51Y39 CLBLM 2
		(primitive_site SLICE_X76Y39 SLICEM internal 50)
		(primitive_site SLICE_X77Y39 SLICEL internal 45)
	)
	(tile 85 132 INT_X52Y39 INT 1
		(primitive_site TIEOFF_X56Y39 TIEOFF internal 2)
	)
	(tile 85 133 CLBLM_X52Y39 CLBLM 2
		(primitive_site SLICE_X78Y39 SLICEM internal 50)
		(primitive_site SLICE_X79Y39 SLICEL internal 45)
	)
	(tile 85 134 INT_X53Y39 INT 1
		(primitive_site TIEOFF_X57Y39 TIEOFF internal 2)
	)
	(tile 85 135 INT_INTERFACE_X53Y39 INT_INTERFACE 0
	)
	(tile 85 136 NULL_X136Y41 NULL 0
	)
	(tile 85 137 VBRK_X53Y39 VBRK 0
	)
	(tile 85 138 INT_X54Y39 INT 1
		(primitive_site TIEOFF_X59Y39 TIEOFF internal 2)
	)
	(tile 85 139 CLBLM_X54Y39 CLBLM 2
		(primitive_site SLICE_X80Y39 SLICEM internal 50)
		(primitive_site SLICE_X81Y39 SLICEL internal 45)
	)
	(tile 85 140 INT_X55Y39 INT 1
		(primitive_site TIEOFF_X60Y39 TIEOFF internal 2)
	)
	(tile 85 141 CLBLM_X55Y39 CLBLM 2
		(primitive_site SLICE_X82Y39 SLICEM internal 50)
		(primitive_site SLICE_X83Y39 SLICEL internal 45)
	)
	(tile 85 142 INT_X56Y39 INT 1
		(primitive_site TIEOFF_X61Y39 TIEOFF internal 2)
	)
	(tile 85 143 CLBLM_X56Y39 CLBLM 2
		(primitive_site SLICE_X84Y39 SLICEM internal 50)
		(primitive_site SLICE_X85Y39 SLICEL internal 45)
	)
	(tile 85 144 INT_X57Y39 INT 1
		(primitive_site TIEOFF_X62Y39 TIEOFF internal 2)
	)
	(tile 85 145 CLBLM_X57Y39 CLBLM 2
		(primitive_site SLICE_X86Y39 SLICEM internal 50)
		(primitive_site SLICE_X87Y39 SLICEL internal 45)
	)
	(tile 85 146 INT_X58Y39 INT 1
		(primitive_site TIEOFF_X63Y39 TIEOFF internal 2)
	)
	(tile 85 147 INT_INTERFACE_X58Y39 INT_INTERFACE 0
	)
	(tile 85 148 NULL_X148Y41 NULL 0
	)
	(tile 85 149 VBRK_X58Y39 VBRK 0
	)
	(tile 85 150 INT_X59Y39 INT 1
		(primitive_site TIEOFF_X65Y39 TIEOFF internal 2)
	)
	(tile 85 151 CLBLM_X59Y39 CLBLM 2
		(primitive_site SLICE_X88Y39 SLICEM internal 50)
		(primitive_site SLICE_X89Y39 SLICEL internal 45)
	)
	(tile 85 152 INT_X60Y39 INT 1
		(primitive_site TIEOFF_X66Y39 TIEOFF internal 2)
	)
	(tile 85 153 CLBLM_X60Y39 CLBLM 2
		(primitive_site SLICE_X90Y39 SLICEM internal 50)
		(primitive_site SLICE_X91Y39 SLICEL internal 45)
	)
	(tile 85 154 INT_X61Y39 INT 1
		(primitive_site TIEOFF_X67Y39 TIEOFF internal 2)
	)
	(tile 85 155 INT_INTERFACE_X61Y39 INT_INTERFACE 0
	)
	(tile 85 156 NULL_X156Y41 NULL 0
	)
	(tile 85 157 INT_X62Y39 INT 1
		(primitive_site TIEOFF_X68Y39 TIEOFF internal 2)
	)
	(tile 85 158 CLBLM_X62Y39 CLBLM 2
		(primitive_site SLICE_X92Y39 SLICEM internal 50)
		(primitive_site SLICE_X93Y39 SLICEL internal 45)
	)
	(tile 85 159 INT_X63Y39 INT 1
		(primitive_site TIEOFF_X69Y39 TIEOFF internal 2)
	)
	(tile 85 160 CLBLL_X63Y39 CLBLL 2
		(primitive_site SLICE_X94Y39 SLICEL internal 45)
		(primitive_site SLICE_X95Y39 SLICEL internal 45)
	)
	(tile 85 161 VBRK_X63Y39 VBRK 0
	)
	(tile 85 162 INT_X64Y39 INT 1
		(primitive_site TIEOFF_X70Y39 TIEOFF internal 2)
	)
	(tile 85 163 CLBLM_X64Y39 CLBLM 2
		(primitive_site SLICE_X96Y39 SLICEM internal 50)
		(primitive_site SLICE_X97Y39 SLICEL internal 45)
	)
	(tile 85 164 INT_X65Y39 INT 1
		(primitive_site TIEOFF_X71Y39 TIEOFF internal 2)
	)
	(tile 85 165 CLBLL_X65Y39 CLBLL 2
		(primitive_site SLICE_X98Y39 SLICEL internal 45)
		(primitive_site SLICE_X99Y39 SLICEL internal 45)
	)
	(tile 85 166 INT_X66Y39 INT 1
		(primitive_site TIEOFF_X72Y39 TIEOFF internal 2)
	)
	(tile 85 167 CLBLL_X66Y39 CLBLL 2
		(primitive_site SLICE_X100Y39 SLICEL internal 45)
		(primitive_site SLICE_X101Y39 SLICEL internal 45)
	)
	(tile 85 168 INT_X67Y39 INT 1
		(primitive_site TIEOFF_X73Y39 TIEOFF internal 2)
	)
	(tile 85 169 CLBLM_X67Y39 CLBLM 2
		(primitive_site SLICE_X102Y39 SLICEM internal 50)
		(primitive_site SLICE_X103Y39 SLICEL internal 45)
	)
	(tile 85 170 INT_X68Y39 INT 1
		(primitive_site TIEOFF_X74Y39 TIEOFF internal 2)
	)
	(tile 85 171 CLBLL_X68Y39 CLBLL 2
		(primitive_site SLICE_X104Y39 SLICEL internal 45)
		(primitive_site SLICE_X105Y39 SLICEL internal 45)
	)
	(tile 85 172 INT_X69Y39 INT 1
		(primitive_site TIEOFF_X75Y39 TIEOFF internal 2)
	)
	(tile 85 173 INT_INTERFACE_X69Y39 INT_INTERFACE 0
	)
	(tile 85 174 NULL_X174Y41 NULL 0
	)
	(tile 85 175 INT_X70Y39 INT 1
		(primitive_site TIEOFF_X76Y39 TIEOFF internal 2)
	)
	(tile 85 176 GTX_INT_INTERFACE_X70Y39 GTX_INT_INTERFACE 0
	)
	(tile 85 177 R_TERM_INT_X70Y39 R_TERM_INT 0
	)
	(tile 85 178 NULL_X178Y41 NULL 0
	)
	(tile 86 0 LIOB_X0Y38 LIOB 2
		(primitive_site N18 IOBS bonded 13)
		(primitive_site M18 IOBM bonded 13)
	)
	(tile 86 1 LIOI_X0Y38 LIOI 6
		(primitive_site IODELAY_X0Y38 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y38 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y39 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y39 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y39 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y38 OLOGICE1 internal 32)
	)
	(tile 86 2 L_TERM_INT_X0Y38 L_TERM_INT 0
	)
	(tile 86 3 INT_X0Y38 INT 1
		(primitive_site TIEOFF_X0Y38 TIEOFF internal 2)
	)
	(tile 86 4 IOI_L_INT_INTERFACE_X0Y38 IOI_L_INT_INTERFACE 0
	)
	(tile 86 5 VBRK_X0Y38 VBRK 0
	)
	(tile 86 6 INT_X1Y38 INT 1
		(primitive_site TIEOFF_X1Y38 TIEOFF internal 2)
	)
	(tile 86 7 CLBLM_X1Y38 CLBLM 2
		(primitive_site SLICE_X0Y38 SLICEM internal 50)
		(primitive_site SLICE_X1Y38 SLICEL internal 45)
	)
	(tile 86 8 INT_X2Y38 INT 1
		(primitive_site TIEOFF_X2Y38 TIEOFF internal 2)
	)
	(tile 86 9 CLBLL_X2Y38 CLBLL 2
		(primitive_site SLICE_X2Y38 SLICEL internal 45)
		(primitive_site SLICE_X3Y38 SLICEL internal 45)
	)
	(tile 86 10 INT_X3Y38 INT 1
		(primitive_site TIEOFF_X3Y38 TIEOFF internal 2)
	)
	(tile 86 11 CLBLM_X3Y38 CLBLM 2
		(primitive_site SLICE_X4Y38 SLICEM internal 50)
		(primitive_site SLICE_X5Y38 SLICEL internal 45)
	)
	(tile 86 12 INT_X4Y38 INT 1
		(primitive_site TIEOFF_X4Y38 TIEOFF internal 2)
	)
	(tile 86 13 CLBLL_X4Y38 CLBLL 2
		(primitive_site SLICE_X6Y38 SLICEL internal 45)
		(primitive_site SLICE_X7Y38 SLICEL internal 45)
	)
	(tile 86 14 INT_X5Y38 INT 1
		(primitive_site TIEOFF_X5Y38 TIEOFF internal 2)
	)
	(tile 86 15 INT_INTERFACE_X5Y38 INT_INTERFACE 0
	)
	(tile 86 16 NULL_X16Y40 NULL 0
	)
	(tile 86 17 INT_X6Y38 INT 1
		(primitive_site TIEOFF_X6Y38 TIEOFF internal 2)
	)
	(tile 86 18 CLBLM_X6Y38 CLBLM 2
		(primitive_site SLICE_X8Y38 SLICEM internal 50)
		(primitive_site SLICE_X9Y38 SLICEL internal 45)
	)
	(tile 86 19 INT_X7Y38 INT 1
		(primitive_site TIEOFF_X7Y38 TIEOFF internal 2)
	)
	(tile 86 20 CLBLM_X7Y38 CLBLM 2
		(primitive_site SLICE_X10Y38 SLICEM internal 50)
		(primitive_site SLICE_X11Y38 SLICEL internal 45)
	)
	(tile 86 21 VBRK_X7Y38 VBRK 0
	)
	(tile 86 22 INT_X8Y38 INT 1
		(primitive_site TIEOFF_X8Y38 TIEOFF internal 2)
	)
	(tile 86 23 INT_INTERFACE_X8Y38 INT_INTERFACE 0
	)
	(tile 86 24 NULL_X24Y40 NULL 0
	)
	(tile 86 25 INT_X9Y38 INT 1
		(primitive_site TIEOFF_X10Y38 TIEOFF internal 2)
	)
	(tile 86 26 CLBLM_X9Y38 CLBLM 2
		(primitive_site SLICE_X12Y38 SLICEM internal 50)
		(primitive_site SLICE_X13Y38 SLICEL internal 45)
	)
	(tile 86 27 INT_X10Y38 INT 1
		(primitive_site TIEOFF_X11Y38 TIEOFF internal 2)
	)
	(tile 86 28 CLBLM_X10Y38 CLBLM 2
		(primitive_site SLICE_X14Y38 SLICEM internal 50)
		(primitive_site SLICE_X15Y38 SLICEL internal 45)
	)
	(tile 86 29 INT_X11Y38 INT 1
		(primitive_site TIEOFF_X12Y38 TIEOFF internal 2)
	)
	(tile 86 30 CLBLM_X11Y38 CLBLM 2
		(primitive_site SLICE_X16Y38 SLICEM internal 50)
		(primitive_site SLICE_X17Y38 SLICEL internal 45)
	)
	(tile 86 31 INT_X12Y38 INT 1
		(primitive_site TIEOFF_X13Y38 TIEOFF internal 2)
	)
	(tile 86 32 CLBLM_X12Y38 CLBLM 2
		(primitive_site SLICE_X18Y38 SLICEM internal 50)
		(primitive_site SLICE_X19Y38 SLICEL internal 45)
	)
	(tile 86 33 VBRK_X12Y38 VBRK 0
	)
	(tile 86 34 INT_X13Y38 INT 1
		(primitive_site TIEOFF_X14Y38 TIEOFF internal 2)
	)
	(tile 86 35 INT_INTERFACE_X13Y38 INT_INTERFACE 0
	)
	(tile 86 36 NULL_X36Y40 NULL 0
	)
	(tile 86 37 INT_X14Y38 INT 1
		(primitive_site TIEOFF_X16Y38 TIEOFF internal 2)
	)
	(tile 86 38 CLBLM_X14Y38 CLBLM 2
		(primitive_site SLICE_X20Y38 SLICEM internal 50)
		(primitive_site SLICE_X21Y38 SLICEL internal 45)
	)
	(tile 86 39 INT_X15Y38 INT 1
		(primitive_site TIEOFF_X17Y38 TIEOFF internal 2)
	)
	(tile 86 40 CLBLM_X15Y38 CLBLM 2
		(primitive_site SLICE_X22Y38 SLICEM internal 50)
		(primitive_site SLICE_X23Y38 SLICEL internal 45)
	)
	(tile 86 41 INT_X16Y38 INT 1
		(primitive_site TIEOFF_X18Y38 TIEOFF internal 2)
	)
	(tile 86 42 INT_INTERFACE_X16Y38 INT_INTERFACE 0
	)
	(tile 86 43 NULL_X43Y40 NULL 0
	)
	(tile 86 44 INT_X17Y38 INT 1
		(primitive_site TIEOFF_X19Y38 TIEOFF internal 2)
	)
	(tile 86 45 CLBLM_X17Y38 CLBLM 2
		(primitive_site SLICE_X24Y38 SLICEM internal 50)
		(primitive_site SLICE_X25Y38 SLICEL internal 45)
	)
	(tile 86 46 INT_X18Y38 INT 1
		(primitive_site TIEOFF_X20Y38 TIEOFF internal 2)
	)
	(tile 86 47 CLBLM_X18Y38 CLBLM 2
		(primitive_site SLICE_X26Y38 SLICEM internal 50)
		(primitive_site SLICE_X27Y38 SLICEL internal 45)
	)
	(tile 86 48 VBRK_X18Y38 VBRK 0
	)
	(tile 86 49 INT_X19Y38 INT 1
		(primitive_site TIEOFF_X21Y38 TIEOFF internal 2)
	)
	(tile 86 50 INT_INTERFACE_X19Y38 INT_INTERFACE 0
	)
	(tile 86 51 NULL_X51Y40 NULL 0
	)
	(tile 86 52 INT_X20Y38 INT 1
		(primitive_site TIEOFF_X23Y38 TIEOFF internal 2)
	)
	(tile 86 53 CLBLM_X20Y38 CLBLM 2
		(primitive_site SLICE_X28Y38 SLICEM internal 50)
		(primitive_site SLICE_X29Y38 SLICEL internal 45)
	)
	(tile 86 54 INT_X21Y38 INT 1
		(primitive_site TIEOFF_X24Y38 TIEOFF internal 2)
	)
	(tile 86 55 CLBLM_X21Y38 CLBLM 2
		(primitive_site SLICE_X30Y38 SLICEM internal 50)
		(primitive_site SLICE_X31Y38 SLICEL internal 45)
	)
	(tile 86 56 INT_X22Y38 INT 1
		(primitive_site TIEOFF_X25Y38 TIEOFF internal 2)
	)
	(tile 86 57 INT_INTERFACE_X22Y38 INT_INTERFACE 0
	)
	(tile 86 58 NULL_X58Y40 NULL 0
	)
	(tile 86 59 INT_X23Y38 INT 1
		(primitive_site TIEOFF_X26Y38 TIEOFF internal 2)
	)
	(tile 86 60 CLBLM_X23Y38 CLBLM 2
		(primitive_site SLICE_X32Y38 SLICEM internal 50)
		(primitive_site SLICE_X33Y38 SLICEL internal 45)
	)
	(tile 86 61 INT_X24Y38 INT 1
		(primitive_site TIEOFF_X27Y38 TIEOFF internal 2)
	)
	(tile 86 62 CLBLL_X24Y38 CLBLL 2
		(primitive_site SLICE_X34Y38 SLICEL internal 45)
		(primitive_site SLICE_X35Y38 SLICEL internal 45)
	)
	(tile 86 63 VBRK_X24Y38 VBRK 0
	)
	(tile 86 64 LIOB_FT_X25Y38 LIOB_FT 2
		(primitive_site U13 IOBS bonded 13)
		(primitive_site T13 IOBM bonded 13)
	)
	(tile 86 65 LIOI_X25Y38 LIOI 6
		(primitive_site IODELAY_X1Y38 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y38 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y39 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y39 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y39 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y38 OLOGICE1 internal 32)
	)
	(tile 86 66 INT_X25Y38 INT 1
		(primitive_site TIEOFF_X28Y38 TIEOFF internal 2)
	)
	(tile 86 67 IOI_L_INT_INTERFACE_X25Y38 IOI_L_INT_INTERFACE 0
	)
	(tile 86 68 VBRK_X25Y38 VBRK 0
	)
	(tile 86 69 INT_X26Y38 INT 1
		(primitive_site TIEOFF_X29Y38 TIEOFF internal 2)
	)
	(tile 86 70 CLBLM_X26Y38 CLBLM 2
		(primitive_site SLICE_X36Y38 SLICEM internal 50)
		(primitive_site SLICE_X37Y38 SLICEL internal 45)
	)
	(tile 86 71 INT_X27Y38 INT 1
		(primitive_site TIEOFF_X30Y38 TIEOFF internal 2)
	)
	(tile 86 72 CLBLL_X27Y38 CLBLL 2
		(primitive_site SLICE_X38Y38 SLICEL internal 45)
		(primitive_site SLICE_X39Y38 SLICEL internal 45)
	)
	(tile 86 73 INT_X28Y38 INT 1
		(primitive_site TIEOFF_X31Y38 TIEOFF internal 2)
	)
	(tile 86 74 CLBLM_X28Y38 CLBLM 2
		(primitive_site SLICE_X40Y38 SLICEM internal 50)
		(primitive_site SLICE_X41Y38 SLICEL internal 45)
	)
	(tile 86 75 INT_X29Y38 INT 1
		(primitive_site TIEOFF_X32Y38 TIEOFF internal 2)
	)
	(tile 86 76 CLBLL_X29Y38 CLBLL 2
		(primitive_site SLICE_X42Y38 SLICEL internal 45)
		(primitive_site SLICE_X43Y38 SLICEL internal 45)
	)
	(tile 86 77 VBRK_X29Y38 VBRK 0
	)
	(tile 86 78 CENTER_SPACE2_X78Y40 CENTER_SPACE2 0
	)
	(tile 86 79 CENTER_SPACE1_X79Y40 CENTER_SPACE1 0
	)
	(tile 86 80 CENTER_SPACE2_X80Y40 CENTER_SPACE2 0
	)
	(tile 86 81 CENTER_SPACE1_X81Y40 CENTER_SPACE1 0
	)
	(tile 86 82 CENTER_SPACE2_X82Y40 CENTER_SPACE2 0
	)
	(tile 86 83 CENTER_SPACE1_X83Y40 CENTER_SPACE1 0
	)
	(tile 86 84 CENTER_SPACE2_X84Y40 CENTER_SPACE2 0
	)
	(tile 86 85 CENTER_SPACE1_X85Y40 CENTER_SPACE1 0
	)
	(tile 86 86 CENTER_SPACE2_X86Y40 CENTER_SPACE2 0
	)
	(tile 86 87 CENTER_SPACE1_X87Y40 CENTER_SPACE1 0
	)
	(tile 86 88 CENTER_SPACE2_X88Y40 CENTER_SPACE2 0
	)
	(tile 86 89 NULL_X89Y40 NULL 0
	)
	(tile 86 90 VFRAME_X89Y40 VFRAME 0
	)
	(tile 86 91 INT_X36Y38 INT 1
		(primitive_site TIEOFF_X39Y38 TIEOFF internal 2)
	)
	(tile 86 92 INT_INTERFACE_X36Y38 INT_INTERFACE 0
	)
	(tile 86 93 CMT_BUFG_BOT_X36Y38 CMT_BUFG_BOT 16
		(primitive_site BUFGCTRL_X0Y0 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y1 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y2 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y3 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y4 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y5 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y6 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y7 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y8 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y9 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y10 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y11 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y12 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y13 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y14 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y15 BUFGCTRL internal 9)
	)
	(tile 86 94 INT_X37Y38 INT 1
		(primitive_site TIEOFF_X40Y38 TIEOFF internal 2)
	)
	(tile 86 95 CLBLM_X37Y38 CLBLM 2
		(primitive_site SLICE_X56Y38 SLICEM internal 50)
		(primitive_site SLICE_X57Y38 SLICEL internal 45)
	)
	(tile 86 96 INT_X38Y38 INT 1
		(primitive_site TIEOFF_X41Y38 TIEOFF internal 2)
	)
	(tile 86 97 CLBLL_X38Y38 CLBLL 2
		(primitive_site SLICE_X58Y38 SLICEL internal 45)
		(primitive_site SLICE_X59Y38 SLICEL internal 45)
	)
	(tile 86 98 INT_X39Y38 INT 1
		(primitive_site TIEOFF_X42Y38 TIEOFF internal 2)
	)
	(tile 86 99 CLBLM_X39Y38 CLBLM 2
		(primitive_site SLICE_X60Y38 SLICEM internal 50)
		(primitive_site SLICE_X61Y38 SLICEL internal 45)
	)
	(tile 86 100 INT_X40Y38 INT 1
		(primitive_site TIEOFF_X43Y38 TIEOFF internal 2)
	)
	(tile 86 101 CLBLL_X40Y38 CLBLL 2
		(primitive_site SLICE_X62Y38 SLICEL internal 45)
		(primitive_site SLICE_X63Y38 SLICEL internal 45)
	)
	(tile 86 102 VBRK_X40Y38 VBRK 0
	)
	(tile 86 103 INT_X41Y38 INT 1
		(primitive_site TIEOFF_X44Y38 TIEOFF internal 2)
	)
	(tile 86 104 INT_INTERFACE_X41Y38 INT_INTERFACE 0
	)
	(tile 86 105 RIOI_X41Y38 RIOI 6
		(primitive_site OLOGIC_X2Y38 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y38 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y38 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y39 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y39 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y39 ILOGICE1 internal 28)
	)
	(tile 86 106 RIOB_X41Y38 RIOB 2
		(primitive_site W12 IOBS bonded 13)
		(primitive_site V12 IOBM bonded 13)
	)
	(tile 86 107 VBRK_X41Y38 VBRK 0
	)
	(tile 86 108 INT_X42Y38 INT 1
		(primitive_site TIEOFF_X45Y38 TIEOFF internal 2)
	)
	(tile 86 109 CLBLM_X42Y38 CLBLM 2
		(primitive_site SLICE_X64Y38 SLICEM internal 50)
		(primitive_site SLICE_X65Y38 SLICEL internal 45)
	)
	(tile 86 110 INT_X43Y38 INT 1
		(primitive_site TIEOFF_X46Y38 TIEOFF internal 2)
	)
	(tile 86 111 CLBLL_X43Y38 CLBLL 2
		(primitive_site SLICE_X66Y38 SLICEL internal 45)
		(primitive_site SLICE_X67Y38 SLICEL internal 45)
	)
	(tile 86 112 INT_X44Y38 INT 1
		(primitive_site TIEOFF_X47Y38 TIEOFF internal 2)
	)
	(tile 86 113 INT_INTERFACE_X44Y38 INT_INTERFACE 0
	)
	(tile 86 114 NULL_X114Y40 NULL 0
	)
	(tile 86 115 INT_X45Y38 INT 1
		(primitive_site TIEOFF_X48Y38 TIEOFF internal 2)
	)
	(tile 86 116 CLBLM_X45Y38 CLBLM 2
		(primitive_site SLICE_X68Y38 SLICEM internal 50)
		(primitive_site SLICE_X69Y38 SLICEL internal 45)
	)
	(tile 86 117 INT_X46Y38 INT 1
		(primitive_site TIEOFF_X49Y38 TIEOFF internal 2)
	)
	(tile 86 118 CLBLM_X46Y38 CLBLM 2
		(primitive_site SLICE_X70Y38 SLICEM internal 50)
		(primitive_site SLICE_X71Y38 SLICEL internal 45)
	)
	(tile 86 119 INT_X47Y38 INT 1
		(primitive_site TIEOFF_X50Y38 TIEOFF internal 2)
	)
	(tile 86 120 INT_INTERFACE_X47Y38 INT_INTERFACE 0
	)
	(tile 86 121 NULL_X121Y40 NULL 0
	)
	(tile 86 122 VBRK_X47Y38 VBRK 0
	)
	(tile 86 123 INT_X48Y38 INT 1
		(primitive_site TIEOFF_X52Y38 TIEOFF internal 2)
	)
	(tile 86 124 CLBLM_X48Y38 CLBLM 2
		(primitive_site SLICE_X72Y38 SLICEM internal 50)
		(primitive_site SLICE_X73Y38 SLICEL internal 45)
	)
	(tile 86 125 INT_X49Y38 INT 1
		(primitive_site TIEOFF_X53Y38 TIEOFF internal 2)
	)
	(tile 86 126 CLBLM_X49Y38 CLBLM 2
		(primitive_site SLICE_X74Y38 SLICEM internal 50)
		(primitive_site SLICE_X75Y38 SLICEL internal 45)
	)
	(tile 86 127 INT_X50Y38 INT 1
		(primitive_site TIEOFF_X54Y38 TIEOFF internal 2)
	)
	(tile 86 128 INT_INTERFACE_X50Y38 INT_INTERFACE 0
	)
	(tile 86 129 NULL_X129Y40 NULL 0
	)
	(tile 86 130 INT_X51Y38 INT 1
		(primitive_site TIEOFF_X55Y38 TIEOFF internal 2)
	)
	(tile 86 131 CLBLM_X51Y38 CLBLM 2
		(primitive_site SLICE_X76Y38 SLICEM internal 50)
		(primitive_site SLICE_X77Y38 SLICEL internal 45)
	)
	(tile 86 132 INT_X52Y38 INT 1
		(primitive_site TIEOFF_X56Y38 TIEOFF internal 2)
	)
	(tile 86 133 CLBLM_X52Y38 CLBLM 2
		(primitive_site SLICE_X78Y38 SLICEM internal 50)
		(primitive_site SLICE_X79Y38 SLICEL internal 45)
	)
	(tile 86 134 INT_X53Y38 INT 1
		(primitive_site TIEOFF_X57Y38 TIEOFF internal 2)
	)
	(tile 86 135 INT_INTERFACE_X53Y38 INT_INTERFACE 0
	)
	(tile 86 136 NULL_X136Y40 NULL 0
	)
	(tile 86 137 VBRK_X53Y38 VBRK 0
	)
	(tile 86 138 INT_X54Y38 INT 1
		(primitive_site TIEOFF_X59Y38 TIEOFF internal 2)
	)
	(tile 86 139 CLBLM_X54Y38 CLBLM 2
		(primitive_site SLICE_X80Y38 SLICEM internal 50)
		(primitive_site SLICE_X81Y38 SLICEL internal 45)
	)
	(tile 86 140 INT_X55Y38 INT 1
		(primitive_site TIEOFF_X60Y38 TIEOFF internal 2)
	)
	(tile 86 141 CLBLM_X55Y38 CLBLM 2
		(primitive_site SLICE_X82Y38 SLICEM internal 50)
		(primitive_site SLICE_X83Y38 SLICEL internal 45)
	)
	(tile 86 142 INT_X56Y38 INT 1
		(primitive_site TIEOFF_X61Y38 TIEOFF internal 2)
	)
	(tile 86 143 CLBLM_X56Y38 CLBLM 2
		(primitive_site SLICE_X84Y38 SLICEM internal 50)
		(primitive_site SLICE_X85Y38 SLICEL internal 45)
	)
	(tile 86 144 INT_X57Y38 INT 1
		(primitive_site TIEOFF_X62Y38 TIEOFF internal 2)
	)
	(tile 86 145 CLBLM_X57Y38 CLBLM 2
		(primitive_site SLICE_X86Y38 SLICEM internal 50)
		(primitive_site SLICE_X87Y38 SLICEL internal 45)
	)
	(tile 86 146 INT_X58Y38 INT 1
		(primitive_site TIEOFF_X63Y38 TIEOFF internal 2)
	)
	(tile 86 147 INT_INTERFACE_X58Y38 INT_INTERFACE 0
	)
	(tile 86 148 NULL_X148Y40 NULL 0
	)
	(tile 86 149 VBRK_X58Y38 VBRK 0
	)
	(tile 86 150 INT_X59Y38 INT 1
		(primitive_site TIEOFF_X65Y38 TIEOFF internal 2)
	)
	(tile 86 151 CLBLM_X59Y38 CLBLM 2
		(primitive_site SLICE_X88Y38 SLICEM internal 50)
		(primitive_site SLICE_X89Y38 SLICEL internal 45)
	)
	(tile 86 152 INT_X60Y38 INT 1
		(primitive_site TIEOFF_X66Y38 TIEOFF internal 2)
	)
	(tile 86 153 CLBLM_X60Y38 CLBLM 2
		(primitive_site SLICE_X90Y38 SLICEM internal 50)
		(primitive_site SLICE_X91Y38 SLICEL internal 45)
	)
	(tile 86 154 INT_X61Y38 INT 1
		(primitive_site TIEOFF_X67Y38 TIEOFF internal 2)
	)
	(tile 86 155 INT_INTERFACE_X61Y38 INT_INTERFACE 0
	)
	(tile 86 156 NULL_X156Y40 NULL 0
	)
	(tile 86 157 INT_X62Y38 INT 1
		(primitive_site TIEOFF_X68Y38 TIEOFF internal 2)
	)
	(tile 86 158 CLBLM_X62Y38 CLBLM 2
		(primitive_site SLICE_X92Y38 SLICEM internal 50)
		(primitive_site SLICE_X93Y38 SLICEL internal 45)
	)
	(tile 86 159 INT_X63Y38 INT 1
		(primitive_site TIEOFF_X69Y38 TIEOFF internal 2)
	)
	(tile 86 160 CLBLL_X63Y38 CLBLL 2
		(primitive_site SLICE_X94Y38 SLICEL internal 45)
		(primitive_site SLICE_X95Y38 SLICEL internal 45)
	)
	(tile 86 161 VBRK_X63Y38 VBRK 0
	)
	(tile 86 162 INT_X64Y38 INT 1
		(primitive_site TIEOFF_X70Y38 TIEOFF internal 2)
	)
	(tile 86 163 CLBLM_X64Y38 CLBLM 2
		(primitive_site SLICE_X96Y38 SLICEM internal 50)
		(primitive_site SLICE_X97Y38 SLICEL internal 45)
	)
	(tile 86 164 INT_X65Y38 INT 1
		(primitive_site TIEOFF_X71Y38 TIEOFF internal 2)
	)
	(tile 86 165 CLBLL_X65Y38 CLBLL 2
		(primitive_site SLICE_X98Y38 SLICEL internal 45)
		(primitive_site SLICE_X99Y38 SLICEL internal 45)
	)
	(tile 86 166 INT_X66Y38 INT 1
		(primitive_site TIEOFF_X72Y38 TIEOFF internal 2)
	)
	(tile 86 167 CLBLL_X66Y38 CLBLL 2
		(primitive_site SLICE_X100Y38 SLICEL internal 45)
		(primitive_site SLICE_X101Y38 SLICEL internal 45)
	)
	(tile 86 168 INT_X67Y38 INT 1
		(primitive_site TIEOFF_X73Y38 TIEOFF internal 2)
	)
	(tile 86 169 CLBLM_X67Y38 CLBLM 2
		(primitive_site SLICE_X102Y38 SLICEM internal 50)
		(primitive_site SLICE_X103Y38 SLICEL internal 45)
	)
	(tile 86 170 INT_X68Y38 INT 1
		(primitive_site TIEOFF_X74Y38 TIEOFF internal 2)
	)
	(tile 86 171 CLBLL_X68Y38 CLBLL 2
		(primitive_site SLICE_X104Y38 SLICEL internal 45)
		(primitive_site SLICE_X105Y38 SLICEL internal 45)
	)
	(tile 86 172 INT_X69Y38 INT 1
		(primitive_site TIEOFF_X75Y38 TIEOFF internal 2)
	)
	(tile 86 173 INT_INTERFACE_X69Y38 INT_INTERFACE 0
	)
	(tile 86 174 NULL_X174Y40 NULL 0
	)
	(tile 86 175 INT_X70Y38 INT 1
		(primitive_site TIEOFF_X76Y38 TIEOFF internal 2)
	)
	(tile 86 176 GTX_INT_INTERFACE_X70Y38 GTX_INT_INTERFACE 0
	)
	(tile 86 177 R_TERM_INT_X70Y38 R_TERM_INT 0
	)
	(tile 86 178 NULL_X178Y40 NULL 0
	)
	(tile 87 0 NULL_X0Y39 NULL 0
	)
	(tile 87 1 NULL_X1Y39 NULL 0
	)
	(tile 87 2 L_TERM_INT_X0Y37 L_TERM_INT 0
	)
	(tile 87 3 INT_X0Y37 INT 1
		(primitive_site TIEOFF_X0Y37 TIEOFF internal 2)
	)
	(tile 87 4 IOI_L_INT_INTERFACE_X0Y37 IOI_L_INT_INTERFACE 0
	)
	(tile 87 5 VBRK_X0Y37 VBRK 0
	)
	(tile 87 6 INT_X1Y37 INT 1
		(primitive_site TIEOFF_X1Y37 TIEOFF internal 2)
	)
	(tile 87 7 CLBLM_X1Y37 CLBLM 2
		(primitive_site SLICE_X0Y37 SLICEM internal 50)
		(primitive_site SLICE_X1Y37 SLICEL internal 45)
	)
	(tile 87 8 INT_X2Y37 INT 1
		(primitive_site TIEOFF_X2Y37 TIEOFF internal 2)
	)
	(tile 87 9 CLBLL_X2Y37 CLBLL 2
		(primitive_site SLICE_X2Y37 SLICEL internal 45)
		(primitive_site SLICE_X3Y37 SLICEL internal 45)
	)
	(tile 87 10 INT_X3Y37 INT 1
		(primitive_site TIEOFF_X3Y37 TIEOFF internal 2)
	)
	(tile 87 11 CLBLM_X3Y37 CLBLM 2
		(primitive_site SLICE_X4Y37 SLICEM internal 50)
		(primitive_site SLICE_X5Y37 SLICEL internal 45)
	)
	(tile 87 12 INT_X4Y37 INT 1
		(primitive_site TIEOFF_X4Y37 TIEOFF internal 2)
	)
	(tile 87 13 CLBLL_X4Y37 CLBLL 2
		(primitive_site SLICE_X6Y37 SLICEL internal 45)
		(primitive_site SLICE_X7Y37 SLICEL internal 45)
	)
	(tile 87 14 INT_X5Y37 INT 1
		(primitive_site TIEOFF_X5Y37 TIEOFF internal 2)
	)
	(tile 87 15 INT_INTERFACE_X5Y37 INT_INTERFACE 0
	)
	(tile 87 16 NULL_X16Y39 NULL 0
	)
	(tile 87 17 INT_X6Y37 INT 1
		(primitive_site TIEOFF_X6Y37 TIEOFF internal 2)
	)
	(tile 87 18 CLBLM_X6Y37 CLBLM 2
		(primitive_site SLICE_X8Y37 SLICEM internal 50)
		(primitive_site SLICE_X9Y37 SLICEL internal 45)
	)
	(tile 87 19 INT_X7Y37 INT 1
		(primitive_site TIEOFF_X7Y37 TIEOFF internal 2)
	)
	(tile 87 20 CLBLM_X7Y37 CLBLM 2
		(primitive_site SLICE_X10Y37 SLICEM internal 50)
		(primitive_site SLICE_X11Y37 SLICEL internal 45)
	)
	(tile 87 21 VBRK_X7Y37 VBRK 0
	)
	(tile 87 22 INT_X8Y37 INT 1
		(primitive_site TIEOFF_X8Y37 TIEOFF internal 2)
	)
	(tile 87 23 INT_INTERFACE_X8Y37 INT_INTERFACE 0
	)
	(tile 87 24 NULL_X24Y39 NULL 0
	)
	(tile 87 25 INT_X9Y37 INT 1
		(primitive_site TIEOFF_X10Y37 TIEOFF internal 2)
	)
	(tile 87 26 CLBLM_X9Y37 CLBLM 2
		(primitive_site SLICE_X12Y37 SLICEM internal 50)
		(primitive_site SLICE_X13Y37 SLICEL internal 45)
	)
	(tile 87 27 INT_X10Y37 INT 1
		(primitive_site TIEOFF_X11Y37 TIEOFF internal 2)
	)
	(tile 87 28 CLBLM_X10Y37 CLBLM 2
		(primitive_site SLICE_X14Y37 SLICEM internal 50)
		(primitive_site SLICE_X15Y37 SLICEL internal 45)
	)
	(tile 87 29 INT_X11Y37 INT 1
		(primitive_site TIEOFF_X12Y37 TIEOFF internal 2)
	)
	(tile 87 30 CLBLM_X11Y37 CLBLM 2
		(primitive_site SLICE_X16Y37 SLICEM internal 50)
		(primitive_site SLICE_X17Y37 SLICEL internal 45)
	)
	(tile 87 31 INT_X12Y37 INT 1
		(primitive_site TIEOFF_X13Y37 TIEOFF internal 2)
	)
	(tile 87 32 CLBLM_X12Y37 CLBLM 2
		(primitive_site SLICE_X18Y37 SLICEM internal 50)
		(primitive_site SLICE_X19Y37 SLICEL internal 45)
	)
	(tile 87 33 VBRK_X12Y37 VBRK 0
	)
	(tile 87 34 INT_X13Y37 INT 1
		(primitive_site TIEOFF_X14Y37 TIEOFF internal 2)
	)
	(tile 87 35 INT_INTERFACE_X13Y37 INT_INTERFACE 0
	)
	(tile 87 36 NULL_X36Y39 NULL 0
	)
	(tile 87 37 INT_X14Y37 INT 1
		(primitive_site TIEOFF_X16Y37 TIEOFF internal 2)
	)
	(tile 87 38 CLBLM_X14Y37 CLBLM 2
		(primitive_site SLICE_X20Y37 SLICEM internal 50)
		(primitive_site SLICE_X21Y37 SLICEL internal 45)
	)
	(tile 87 39 INT_X15Y37 INT 1
		(primitive_site TIEOFF_X17Y37 TIEOFF internal 2)
	)
	(tile 87 40 CLBLM_X15Y37 CLBLM 2
		(primitive_site SLICE_X22Y37 SLICEM internal 50)
		(primitive_site SLICE_X23Y37 SLICEL internal 45)
	)
	(tile 87 41 INT_X16Y37 INT 1
		(primitive_site TIEOFF_X18Y37 TIEOFF internal 2)
	)
	(tile 87 42 INT_INTERFACE_X16Y37 INT_INTERFACE 0
	)
	(tile 87 43 NULL_X43Y39 NULL 0
	)
	(tile 87 44 INT_X17Y37 INT 1
		(primitive_site TIEOFF_X19Y37 TIEOFF internal 2)
	)
	(tile 87 45 CLBLM_X17Y37 CLBLM 2
		(primitive_site SLICE_X24Y37 SLICEM internal 50)
		(primitive_site SLICE_X25Y37 SLICEL internal 45)
	)
	(tile 87 46 INT_X18Y37 INT 1
		(primitive_site TIEOFF_X20Y37 TIEOFF internal 2)
	)
	(tile 87 47 CLBLM_X18Y37 CLBLM 2
		(primitive_site SLICE_X26Y37 SLICEM internal 50)
		(primitive_site SLICE_X27Y37 SLICEL internal 45)
	)
	(tile 87 48 VBRK_X18Y37 VBRK 0
	)
	(tile 87 49 INT_X19Y37 INT 1
		(primitive_site TIEOFF_X21Y37 TIEOFF internal 2)
	)
	(tile 87 50 INT_INTERFACE_X19Y37 INT_INTERFACE 0
	)
	(tile 87 51 NULL_X51Y39 NULL 0
	)
	(tile 87 52 INT_X20Y37 INT 1
		(primitive_site TIEOFF_X23Y37 TIEOFF internal 2)
	)
	(tile 87 53 CLBLM_X20Y37 CLBLM 2
		(primitive_site SLICE_X28Y37 SLICEM internal 50)
		(primitive_site SLICE_X29Y37 SLICEL internal 45)
	)
	(tile 87 54 INT_X21Y37 INT 1
		(primitive_site TIEOFF_X24Y37 TIEOFF internal 2)
	)
	(tile 87 55 CLBLM_X21Y37 CLBLM 2
		(primitive_site SLICE_X30Y37 SLICEM internal 50)
		(primitive_site SLICE_X31Y37 SLICEL internal 45)
	)
	(tile 87 56 INT_X22Y37 INT 1
		(primitive_site TIEOFF_X25Y37 TIEOFF internal 2)
	)
	(tile 87 57 INT_INTERFACE_X22Y37 INT_INTERFACE 0
	)
	(tile 87 58 NULL_X58Y39 NULL 0
	)
	(tile 87 59 INT_X23Y37 INT 1
		(primitive_site TIEOFF_X26Y37 TIEOFF internal 2)
	)
	(tile 87 60 CLBLM_X23Y37 CLBLM 2
		(primitive_site SLICE_X32Y37 SLICEM internal 50)
		(primitive_site SLICE_X33Y37 SLICEL internal 45)
	)
	(tile 87 61 INT_X24Y37 INT 1
		(primitive_site TIEOFF_X27Y37 TIEOFF internal 2)
	)
	(tile 87 62 CLBLL_X24Y37 CLBLL 2
		(primitive_site SLICE_X34Y37 SLICEL internal 45)
		(primitive_site SLICE_X35Y37 SLICEL internal 45)
	)
	(tile 87 63 VBRK_X24Y37 VBRK 0
	)
	(tile 87 64 NULL_X64Y39 NULL 0
	)
	(tile 87 65 NULL_X65Y39 NULL 0
	)
	(tile 87 66 INT_X25Y37 INT 1
		(primitive_site TIEOFF_X28Y37 TIEOFF internal 2)
	)
	(tile 87 67 IOI_L_INT_INTERFACE_X25Y37 IOI_L_INT_INTERFACE 0
	)
	(tile 87 68 VBRK_X25Y37 VBRK 0
	)
	(tile 87 69 INT_X26Y37 INT 1
		(primitive_site TIEOFF_X29Y37 TIEOFF internal 2)
	)
	(tile 87 70 CLBLM_X26Y37 CLBLM 2
		(primitive_site SLICE_X36Y37 SLICEM internal 50)
		(primitive_site SLICE_X37Y37 SLICEL internal 45)
	)
	(tile 87 71 INT_X27Y37 INT 1
		(primitive_site TIEOFF_X30Y37 TIEOFF internal 2)
	)
	(tile 87 72 CLBLL_X27Y37 CLBLL 2
		(primitive_site SLICE_X38Y37 SLICEL internal 45)
		(primitive_site SLICE_X39Y37 SLICEL internal 45)
	)
	(tile 87 73 INT_X28Y37 INT 1
		(primitive_site TIEOFF_X31Y37 TIEOFF internal 2)
	)
	(tile 87 74 CLBLM_X28Y37 CLBLM 2
		(primitive_site SLICE_X40Y37 SLICEM internal 50)
		(primitive_site SLICE_X41Y37 SLICEL internal 45)
	)
	(tile 87 75 INT_X29Y37 INT 1
		(primitive_site TIEOFF_X32Y37 TIEOFF internal 2)
	)
	(tile 87 76 CLBLL_X29Y37 CLBLL 2
		(primitive_site SLICE_X42Y37 SLICEL internal 45)
		(primitive_site SLICE_X43Y37 SLICEL internal 45)
	)
	(tile 87 77 VBRK_X29Y37 VBRK 0
	)
	(tile 87 78 CENTER_SPACE2_X78Y39 CENTER_SPACE2 0
	)
	(tile 87 79 CENTER_SPACE1_X79Y39 CENTER_SPACE1 0
	)
	(tile 87 80 CENTER_SPACE2_X80Y39 CENTER_SPACE2 0
	)
	(tile 87 81 CENTER_SPACE1_X81Y39 CENTER_SPACE1 0
	)
	(tile 87 82 CENTER_SPACE2_X82Y39 CENTER_SPACE2 0
	)
	(tile 87 83 CENTER_SPACE1_X83Y39 CENTER_SPACE1 0
	)
	(tile 87 84 CENTER_SPACE2_X84Y39 CENTER_SPACE2 0
	)
	(tile 87 85 CENTER_SPACE1_X85Y39 CENTER_SPACE1 0
	)
	(tile 87 86 CENTER_SPACE2_X86Y39 CENTER_SPACE2 0
	)
	(tile 87 87 CENTER_SPACE1_X87Y39 CENTER_SPACE1 0
	)
	(tile 87 88 CENTER_SPACE2_X88Y39 CENTER_SPACE2 0
	)
	(tile 87 89 NULL_X89Y39 NULL 0
	)
	(tile 87 90 VFRAME_X89Y39 VFRAME 0
	)
	(tile 87 91 INT_X36Y37 INT 1
		(primitive_site TIEOFF_X39Y37 TIEOFF internal 2)
	)
	(tile 87 92 INT_INTERFACE_X36Y37 INT_INTERFACE 0
	)
	(tile 87 93 NULL_X93Y39 NULL 0
	)
	(tile 87 94 INT_X37Y37 INT 1
		(primitive_site TIEOFF_X40Y37 TIEOFF internal 2)
	)
	(tile 87 95 CLBLM_X37Y37 CLBLM 2
		(primitive_site SLICE_X56Y37 SLICEM internal 50)
		(primitive_site SLICE_X57Y37 SLICEL internal 45)
	)
	(tile 87 96 INT_X38Y37 INT 1
		(primitive_site TIEOFF_X41Y37 TIEOFF internal 2)
	)
	(tile 87 97 CLBLL_X38Y37 CLBLL 2
		(primitive_site SLICE_X58Y37 SLICEL internal 45)
		(primitive_site SLICE_X59Y37 SLICEL internal 45)
	)
	(tile 87 98 INT_X39Y37 INT 1
		(primitive_site TIEOFF_X42Y37 TIEOFF internal 2)
	)
	(tile 87 99 CLBLM_X39Y37 CLBLM 2
		(primitive_site SLICE_X60Y37 SLICEM internal 50)
		(primitive_site SLICE_X61Y37 SLICEL internal 45)
	)
	(tile 87 100 INT_X40Y37 INT 1
		(primitive_site TIEOFF_X43Y37 TIEOFF internal 2)
	)
	(tile 87 101 CLBLL_X40Y37 CLBLL 2
		(primitive_site SLICE_X62Y37 SLICEL internal 45)
		(primitive_site SLICE_X63Y37 SLICEL internal 45)
	)
	(tile 87 102 VBRK_X40Y37 VBRK 0
	)
	(tile 87 103 INT_X41Y37 INT 1
		(primitive_site TIEOFF_X44Y37 TIEOFF internal 2)
	)
	(tile 87 104 INT_INTERFACE_X41Y37 INT_INTERFACE 0
	)
	(tile 87 105 NULL_X105Y39 NULL 0
	)
	(tile 87 106 NULL_X106Y39 NULL 0
	)
	(tile 87 107 VBRK_X106Y39 VBRK 0
	)
	(tile 87 108 INT_X42Y37 INT 1
		(primitive_site TIEOFF_X45Y37 TIEOFF internal 2)
	)
	(tile 87 109 CLBLM_X42Y37 CLBLM 2
		(primitive_site SLICE_X64Y37 SLICEM internal 50)
		(primitive_site SLICE_X65Y37 SLICEL internal 45)
	)
	(tile 87 110 INT_X43Y37 INT 1
		(primitive_site TIEOFF_X46Y37 TIEOFF internal 2)
	)
	(tile 87 111 CLBLL_X43Y37 CLBLL 2
		(primitive_site SLICE_X66Y37 SLICEL internal 45)
		(primitive_site SLICE_X67Y37 SLICEL internal 45)
	)
	(tile 87 112 INT_X44Y37 INT 1
		(primitive_site TIEOFF_X47Y37 TIEOFF internal 2)
	)
	(tile 87 113 INT_INTERFACE_X44Y37 INT_INTERFACE 0
	)
	(tile 87 114 NULL_X114Y39 NULL 0
	)
	(tile 87 115 INT_X45Y37 INT 1
		(primitive_site TIEOFF_X48Y37 TIEOFF internal 2)
	)
	(tile 87 116 CLBLM_X45Y37 CLBLM 2
		(primitive_site SLICE_X68Y37 SLICEM internal 50)
		(primitive_site SLICE_X69Y37 SLICEL internal 45)
	)
	(tile 87 117 INT_X46Y37 INT 1
		(primitive_site TIEOFF_X49Y37 TIEOFF internal 2)
	)
	(tile 87 118 CLBLM_X46Y37 CLBLM 2
		(primitive_site SLICE_X70Y37 SLICEM internal 50)
		(primitive_site SLICE_X71Y37 SLICEL internal 45)
	)
	(tile 87 119 INT_X47Y37 INT 1
		(primitive_site TIEOFF_X50Y37 TIEOFF internal 2)
	)
	(tile 87 120 INT_INTERFACE_X47Y37 INT_INTERFACE 0
	)
	(tile 87 121 NULL_X121Y39 NULL 0
	)
	(tile 87 122 VBRK_X47Y37 VBRK 0
	)
	(tile 87 123 INT_X48Y37 INT 1
		(primitive_site TIEOFF_X52Y37 TIEOFF internal 2)
	)
	(tile 87 124 CLBLM_X48Y37 CLBLM 2
		(primitive_site SLICE_X72Y37 SLICEM internal 50)
		(primitive_site SLICE_X73Y37 SLICEL internal 45)
	)
	(tile 87 125 INT_X49Y37 INT 1
		(primitive_site TIEOFF_X53Y37 TIEOFF internal 2)
	)
	(tile 87 126 CLBLM_X49Y37 CLBLM 2
		(primitive_site SLICE_X74Y37 SLICEM internal 50)
		(primitive_site SLICE_X75Y37 SLICEL internal 45)
	)
	(tile 87 127 INT_X50Y37 INT 1
		(primitive_site TIEOFF_X54Y37 TIEOFF internal 2)
	)
	(tile 87 128 INT_INTERFACE_X50Y37 INT_INTERFACE 0
	)
	(tile 87 129 NULL_X129Y39 NULL 0
	)
	(tile 87 130 INT_X51Y37 INT 1
		(primitive_site TIEOFF_X55Y37 TIEOFF internal 2)
	)
	(tile 87 131 CLBLM_X51Y37 CLBLM 2
		(primitive_site SLICE_X76Y37 SLICEM internal 50)
		(primitive_site SLICE_X77Y37 SLICEL internal 45)
	)
	(tile 87 132 INT_X52Y37 INT 1
		(primitive_site TIEOFF_X56Y37 TIEOFF internal 2)
	)
	(tile 87 133 CLBLM_X52Y37 CLBLM 2
		(primitive_site SLICE_X78Y37 SLICEM internal 50)
		(primitive_site SLICE_X79Y37 SLICEL internal 45)
	)
	(tile 87 134 INT_X53Y37 INT 1
		(primitive_site TIEOFF_X57Y37 TIEOFF internal 2)
	)
	(tile 87 135 INT_INTERFACE_X53Y37 INT_INTERFACE 0
	)
	(tile 87 136 NULL_X136Y39 NULL 0
	)
	(tile 87 137 VBRK_X53Y37 VBRK 0
	)
	(tile 87 138 INT_X54Y37 INT 1
		(primitive_site TIEOFF_X59Y37 TIEOFF internal 2)
	)
	(tile 87 139 CLBLM_X54Y37 CLBLM 2
		(primitive_site SLICE_X80Y37 SLICEM internal 50)
		(primitive_site SLICE_X81Y37 SLICEL internal 45)
	)
	(tile 87 140 INT_X55Y37 INT 1
		(primitive_site TIEOFF_X60Y37 TIEOFF internal 2)
	)
	(tile 87 141 CLBLM_X55Y37 CLBLM 2
		(primitive_site SLICE_X82Y37 SLICEM internal 50)
		(primitive_site SLICE_X83Y37 SLICEL internal 45)
	)
	(tile 87 142 INT_X56Y37 INT 1
		(primitive_site TIEOFF_X61Y37 TIEOFF internal 2)
	)
	(tile 87 143 CLBLM_X56Y37 CLBLM 2
		(primitive_site SLICE_X84Y37 SLICEM internal 50)
		(primitive_site SLICE_X85Y37 SLICEL internal 45)
	)
	(tile 87 144 INT_X57Y37 INT 1
		(primitive_site TIEOFF_X62Y37 TIEOFF internal 2)
	)
	(tile 87 145 CLBLM_X57Y37 CLBLM 2
		(primitive_site SLICE_X86Y37 SLICEM internal 50)
		(primitive_site SLICE_X87Y37 SLICEL internal 45)
	)
	(tile 87 146 INT_X58Y37 INT 1
		(primitive_site TIEOFF_X63Y37 TIEOFF internal 2)
	)
	(tile 87 147 INT_INTERFACE_X58Y37 INT_INTERFACE 0
	)
	(tile 87 148 NULL_X148Y39 NULL 0
	)
	(tile 87 149 VBRK_X58Y37 VBRK 0
	)
	(tile 87 150 INT_X59Y37 INT 1
		(primitive_site TIEOFF_X65Y37 TIEOFF internal 2)
	)
	(tile 87 151 CLBLM_X59Y37 CLBLM 2
		(primitive_site SLICE_X88Y37 SLICEM internal 50)
		(primitive_site SLICE_X89Y37 SLICEL internal 45)
	)
	(tile 87 152 INT_X60Y37 INT 1
		(primitive_site TIEOFF_X66Y37 TIEOFF internal 2)
	)
	(tile 87 153 CLBLM_X60Y37 CLBLM 2
		(primitive_site SLICE_X90Y37 SLICEM internal 50)
		(primitive_site SLICE_X91Y37 SLICEL internal 45)
	)
	(tile 87 154 INT_X61Y37 INT 1
		(primitive_site TIEOFF_X67Y37 TIEOFF internal 2)
	)
	(tile 87 155 INT_INTERFACE_X61Y37 INT_INTERFACE 0
	)
	(tile 87 156 NULL_X156Y39 NULL 0
	)
	(tile 87 157 INT_X62Y37 INT 1
		(primitive_site TIEOFF_X68Y37 TIEOFF internal 2)
	)
	(tile 87 158 CLBLM_X62Y37 CLBLM 2
		(primitive_site SLICE_X92Y37 SLICEM internal 50)
		(primitive_site SLICE_X93Y37 SLICEL internal 45)
	)
	(tile 87 159 INT_X63Y37 INT 1
		(primitive_site TIEOFF_X69Y37 TIEOFF internal 2)
	)
	(tile 87 160 CLBLL_X63Y37 CLBLL 2
		(primitive_site SLICE_X94Y37 SLICEL internal 45)
		(primitive_site SLICE_X95Y37 SLICEL internal 45)
	)
	(tile 87 161 VBRK_X63Y37 VBRK 0
	)
	(tile 87 162 INT_X64Y37 INT 1
		(primitive_site TIEOFF_X70Y37 TIEOFF internal 2)
	)
	(tile 87 163 CLBLM_X64Y37 CLBLM 2
		(primitive_site SLICE_X96Y37 SLICEM internal 50)
		(primitive_site SLICE_X97Y37 SLICEL internal 45)
	)
	(tile 87 164 INT_X65Y37 INT 1
		(primitive_site TIEOFF_X71Y37 TIEOFF internal 2)
	)
	(tile 87 165 CLBLL_X65Y37 CLBLL 2
		(primitive_site SLICE_X98Y37 SLICEL internal 45)
		(primitive_site SLICE_X99Y37 SLICEL internal 45)
	)
	(tile 87 166 INT_X66Y37 INT 1
		(primitive_site TIEOFF_X72Y37 TIEOFF internal 2)
	)
	(tile 87 167 CLBLL_X66Y37 CLBLL 2
		(primitive_site SLICE_X100Y37 SLICEL internal 45)
		(primitive_site SLICE_X101Y37 SLICEL internal 45)
	)
	(tile 87 168 INT_X67Y37 INT 1
		(primitive_site TIEOFF_X73Y37 TIEOFF internal 2)
	)
	(tile 87 169 CLBLM_X67Y37 CLBLM 2
		(primitive_site SLICE_X102Y37 SLICEM internal 50)
		(primitive_site SLICE_X103Y37 SLICEL internal 45)
	)
	(tile 87 170 INT_X68Y37 INT 1
		(primitive_site TIEOFF_X74Y37 TIEOFF internal 2)
	)
	(tile 87 171 CLBLL_X68Y37 CLBLL 2
		(primitive_site SLICE_X104Y37 SLICEL internal 45)
		(primitive_site SLICE_X105Y37 SLICEL internal 45)
	)
	(tile 87 172 INT_X69Y37 INT 1
		(primitive_site TIEOFF_X75Y37 TIEOFF internal 2)
	)
	(tile 87 173 INT_INTERFACE_X69Y37 INT_INTERFACE 0
	)
	(tile 87 174 NULL_X174Y39 NULL 0
	)
	(tile 87 175 INT_X70Y37 INT 1
		(primitive_site TIEOFF_X76Y37 TIEOFF internal 2)
	)
	(tile 87 176 GTX_INT_INTERFACE_X70Y37 GTX_INT_INTERFACE 0
	)
	(tile 87 177 R_TERM_INT_X70Y37 R_TERM_INT 0
	)
	(tile 87 178 NULL_X178Y39 NULL 0
	)
	(tile 88 0 LIOB_X0Y36 LIOB 2
		(primitive_site M19 IOBS bonded 13)
		(primitive_site M20 IOBM bonded 13)
	)
	(tile 88 1 LIOI_X0Y36 LIOI 6
		(primitive_site IODELAY_X0Y36 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y36 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y37 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y37 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y37 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y36 OLOGICE1 internal 32)
	)
	(tile 88 2 L_TERM_INT_X0Y36 L_TERM_INT 0
	)
	(tile 88 3 INT_X0Y36 INT 1
		(primitive_site TIEOFF_X0Y36 TIEOFF internal 2)
	)
	(tile 88 4 IOI_L_INT_INTERFACE_X0Y36 IOI_L_INT_INTERFACE 0
	)
	(tile 88 5 VBRK_X0Y36 VBRK 0
	)
	(tile 88 6 INT_X1Y36 INT 1
		(primitive_site TIEOFF_X1Y36 TIEOFF internal 2)
	)
	(tile 88 7 CLBLM_X1Y36 CLBLM 2
		(primitive_site SLICE_X0Y36 SLICEM internal 50)
		(primitive_site SLICE_X1Y36 SLICEL internal 45)
	)
	(tile 88 8 INT_X2Y36 INT 1
		(primitive_site TIEOFF_X2Y36 TIEOFF internal 2)
	)
	(tile 88 9 CLBLL_X2Y36 CLBLL 2
		(primitive_site SLICE_X2Y36 SLICEL internal 45)
		(primitive_site SLICE_X3Y36 SLICEL internal 45)
	)
	(tile 88 10 INT_X3Y36 INT 1
		(primitive_site TIEOFF_X3Y36 TIEOFF internal 2)
	)
	(tile 88 11 CLBLM_X3Y36 CLBLM 2
		(primitive_site SLICE_X4Y36 SLICEM internal 50)
		(primitive_site SLICE_X5Y36 SLICEL internal 45)
	)
	(tile 88 12 INT_X4Y36 INT 1
		(primitive_site TIEOFF_X4Y36 TIEOFF internal 2)
	)
	(tile 88 13 CLBLL_X4Y36 CLBLL 2
		(primitive_site SLICE_X6Y36 SLICEL internal 45)
		(primitive_site SLICE_X7Y36 SLICEL internal 45)
	)
	(tile 88 14 INT_X5Y36 INT 1
		(primitive_site TIEOFF_X5Y36 TIEOFF internal 2)
	)
	(tile 88 15 INT_INTERFACE_X5Y36 INT_INTERFACE 0
	)
	(tile 88 16 NULL_X16Y38 NULL 0
	)
	(tile 88 17 INT_X6Y36 INT 1
		(primitive_site TIEOFF_X6Y36 TIEOFF internal 2)
	)
	(tile 88 18 CLBLM_X6Y36 CLBLM 2
		(primitive_site SLICE_X8Y36 SLICEM internal 50)
		(primitive_site SLICE_X9Y36 SLICEL internal 45)
	)
	(tile 88 19 INT_X7Y36 INT 1
		(primitive_site TIEOFF_X7Y36 TIEOFF internal 2)
	)
	(tile 88 20 CLBLM_X7Y36 CLBLM 2
		(primitive_site SLICE_X10Y36 SLICEM internal 50)
		(primitive_site SLICE_X11Y36 SLICEL internal 45)
	)
	(tile 88 21 VBRK_X7Y36 VBRK 0
	)
	(tile 88 22 INT_X8Y36 INT 1
		(primitive_site TIEOFF_X8Y36 TIEOFF internal 2)
	)
	(tile 88 23 INT_INTERFACE_X8Y36 INT_INTERFACE 0
	)
	(tile 88 24 NULL_X24Y38 NULL 0
	)
	(tile 88 25 INT_X9Y36 INT 1
		(primitive_site TIEOFF_X10Y36 TIEOFF internal 2)
	)
	(tile 88 26 CLBLM_X9Y36 CLBLM 2
		(primitive_site SLICE_X12Y36 SLICEM internal 50)
		(primitive_site SLICE_X13Y36 SLICEL internal 45)
	)
	(tile 88 27 INT_X10Y36 INT 1
		(primitive_site TIEOFF_X11Y36 TIEOFF internal 2)
	)
	(tile 88 28 CLBLM_X10Y36 CLBLM 2
		(primitive_site SLICE_X14Y36 SLICEM internal 50)
		(primitive_site SLICE_X15Y36 SLICEL internal 45)
	)
	(tile 88 29 INT_X11Y36 INT 1
		(primitive_site TIEOFF_X12Y36 TIEOFF internal 2)
	)
	(tile 88 30 CLBLM_X11Y36 CLBLM 2
		(primitive_site SLICE_X16Y36 SLICEM internal 50)
		(primitive_site SLICE_X17Y36 SLICEL internal 45)
	)
	(tile 88 31 INT_X12Y36 INT 1
		(primitive_site TIEOFF_X13Y36 TIEOFF internal 2)
	)
	(tile 88 32 CLBLM_X12Y36 CLBLM 2
		(primitive_site SLICE_X18Y36 SLICEM internal 50)
		(primitive_site SLICE_X19Y36 SLICEL internal 45)
	)
	(tile 88 33 VBRK_X12Y36 VBRK 0
	)
	(tile 88 34 INT_X13Y36 INT 1
		(primitive_site TIEOFF_X14Y36 TIEOFF internal 2)
	)
	(tile 88 35 INT_INTERFACE_X13Y36 INT_INTERFACE 0
	)
	(tile 88 36 NULL_X36Y38 NULL 0
	)
	(tile 88 37 INT_X14Y36 INT 1
		(primitive_site TIEOFF_X16Y36 TIEOFF internal 2)
	)
	(tile 88 38 CLBLM_X14Y36 CLBLM 2
		(primitive_site SLICE_X20Y36 SLICEM internal 50)
		(primitive_site SLICE_X21Y36 SLICEL internal 45)
	)
	(tile 88 39 INT_X15Y36 INT 1
		(primitive_site TIEOFF_X17Y36 TIEOFF internal 2)
	)
	(tile 88 40 CLBLM_X15Y36 CLBLM 2
		(primitive_site SLICE_X22Y36 SLICEM internal 50)
		(primitive_site SLICE_X23Y36 SLICEL internal 45)
	)
	(tile 88 41 INT_X16Y36 INT 1
		(primitive_site TIEOFF_X18Y36 TIEOFF internal 2)
	)
	(tile 88 42 INT_INTERFACE_X16Y36 INT_INTERFACE 0
	)
	(tile 88 43 NULL_X43Y38 NULL 0
	)
	(tile 88 44 INT_X17Y36 INT 1
		(primitive_site TIEOFF_X19Y36 TIEOFF internal 2)
	)
	(tile 88 45 CLBLM_X17Y36 CLBLM 2
		(primitive_site SLICE_X24Y36 SLICEM internal 50)
		(primitive_site SLICE_X25Y36 SLICEL internal 45)
	)
	(tile 88 46 INT_X18Y36 INT 1
		(primitive_site TIEOFF_X20Y36 TIEOFF internal 2)
	)
	(tile 88 47 CLBLM_X18Y36 CLBLM 2
		(primitive_site SLICE_X26Y36 SLICEM internal 50)
		(primitive_site SLICE_X27Y36 SLICEL internal 45)
	)
	(tile 88 48 VBRK_X18Y36 VBRK 0
	)
	(tile 88 49 INT_X19Y36 INT 1
		(primitive_site TIEOFF_X21Y36 TIEOFF internal 2)
	)
	(tile 88 50 INT_INTERFACE_X19Y36 INT_INTERFACE 0
	)
	(tile 88 51 NULL_X51Y38 NULL 0
	)
	(tile 88 52 INT_X20Y36 INT 1
		(primitive_site TIEOFF_X23Y36 TIEOFF internal 2)
	)
	(tile 88 53 CLBLM_X20Y36 CLBLM 2
		(primitive_site SLICE_X28Y36 SLICEM internal 50)
		(primitive_site SLICE_X29Y36 SLICEL internal 45)
	)
	(tile 88 54 INT_X21Y36 INT 1
		(primitive_site TIEOFF_X24Y36 TIEOFF internal 2)
	)
	(tile 88 55 CLBLM_X21Y36 CLBLM 2
		(primitive_site SLICE_X30Y36 SLICEM internal 50)
		(primitive_site SLICE_X31Y36 SLICEL internal 45)
	)
	(tile 88 56 INT_X22Y36 INT 1
		(primitive_site TIEOFF_X25Y36 TIEOFF internal 2)
	)
	(tile 88 57 INT_INTERFACE_X22Y36 INT_INTERFACE 0
	)
	(tile 88 58 NULL_X58Y38 NULL 0
	)
	(tile 88 59 INT_X23Y36 INT 1
		(primitive_site TIEOFF_X26Y36 TIEOFF internal 2)
	)
	(tile 88 60 CLBLM_X23Y36 CLBLM 2
		(primitive_site SLICE_X32Y36 SLICEM internal 50)
		(primitive_site SLICE_X33Y36 SLICEL internal 45)
	)
	(tile 88 61 INT_X24Y36 INT 1
		(primitive_site TIEOFF_X27Y36 TIEOFF internal 2)
	)
	(tile 88 62 CLBLL_X24Y36 CLBLL 2
		(primitive_site SLICE_X34Y36 SLICEL internal 45)
		(primitive_site SLICE_X35Y36 SLICEL internal 45)
	)
	(tile 88 63 VBRK_X24Y36 VBRK 0
	)
	(tile 88 64 LIOB_FT_X25Y36 LIOB_FT 2
		(primitive_site U18 IOBS bonded 13)
		(primitive_site T17 IOBM bonded 13)
	)
	(tile 88 65 LIOI_X25Y36 LIOI 6
		(primitive_site IODELAY_X1Y36 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y36 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y37 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y37 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y37 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y36 OLOGICE1 internal 32)
	)
	(tile 88 66 INT_X25Y36 INT 1
		(primitive_site TIEOFF_X28Y36 TIEOFF internal 2)
	)
	(tile 88 67 IOI_L_INT_INTERFACE_X25Y36 IOI_L_INT_INTERFACE 0
	)
	(tile 88 68 VBRK_X25Y36 VBRK 0
	)
	(tile 88 69 INT_X26Y36 INT 1
		(primitive_site TIEOFF_X29Y36 TIEOFF internal 2)
	)
	(tile 88 70 CLBLM_X26Y36 CLBLM 2
		(primitive_site SLICE_X36Y36 SLICEM internal 50)
		(primitive_site SLICE_X37Y36 SLICEL internal 45)
	)
	(tile 88 71 INT_X27Y36 INT 1
		(primitive_site TIEOFF_X30Y36 TIEOFF internal 2)
	)
	(tile 88 72 CLBLL_X27Y36 CLBLL 2
		(primitive_site SLICE_X38Y36 SLICEL internal 45)
		(primitive_site SLICE_X39Y36 SLICEL internal 45)
	)
	(tile 88 73 INT_X28Y36 INT 1
		(primitive_site TIEOFF_X31Y36 TIEOFF internal 2)
	)
	(tile 88 74 CLBLM_X28Y36 CLBLM 2
		(primitive_site SLICE_X40Y36 SLICEM internal 50)
		(primitive_site SLICE_X41Y36 SLICEL internal 45)
	)
	(tile 88 75 INT_X29Y36 INT 1
		(primitive_site TIEOFF_X32Y36 TIEOFF internal 2)
	)
	(tile 88 76 CLBLL_X29Y36 CLBLL 2
		(primitive_site SLICE_X42Y36 SLICEL internal 45)
		(primitive_site SLICE_X43Y36 SLICEL internal 45)
	)
	(tile 88 77 VBRK_X29Y36 VBRK 0
	)
	(tile 88 78 CENTER_SPACE2_X78Y38 CENTER_SPACE2 0
	)
	(tile 88 79 CENTER_SPACE1_X79Y38 CENTER_SPACE1 0
	)
	(tile 88 80 CENTER_SPACE2_X80Y38 CENTER_SPACE2 0
	)
	(tile 88 81 CENTER_SPACE1_X81Y38 CENTER_SPACE1 0
	)
	(tile 88 82 CENTER_SPACE2_X82Y38 CENTER_SPACE2 0
	)
	(tile 88 83 CENTER_SPACE1_X83Y38 CENTER_SPACE1 0
	)
	(tile 88 84 CENTER_SPACE2_X84Y38 CENTER_SPACE2 0
	)
	(tile 88 85 CENTER_SPACE1_X85Y38 CENTER_SPACE1 0
	)
	(tile 88 86 CENTER_SPACE2_X86Y38 CENTER_SPACE2 0
	)
	(tile 88 87 CENTER_SPACE1_X87Y38 CENTER_SPACE1 0
	)
	(tile 88 88 CENTER_SPACE2_X88Y38 CENTER_SPACE2 0
	)
	(tile 88 89 NULL_X89Y38 NULL 0
	)
	(tile 88 90 VFRAME_X89Y38 VFRAME 0
	)
	(tile 88 91 INT_X36Y36 INT 1
		(primitive_site TIEOFF_X39Y36 TIEOFF internal 2)
	)
	(tile 88 92 INT_INTERFACE_X36Y36 INT_INTERFACE 0
	)
	(tile 88 93 NULL_X93Y38 NULL 0
	)
	(tile 88 94 INT_X37Y36 INT 1
		(primitive_site TIEOFF_X40Y36 TIEOFF internal 2)
	)
	(tile 88 95 CLBLM_X37Y36 CLBLM 2
		(primitive_site SLICE_X56Y36 SLICEM internal 50)
		(primitive_site SLICE_X57Y36 SLICEL internal 45)
	)
	(tile 88 96 INT_X38Y36 INT 1
		(primitive_site TIEOFF_X41Y36 TIEOFF internal 2)
	)
	(tile 88 97 CLBLL_X38Y36 CLBLL 2
		(primitive_site SLICE_X58Y36 SLICEL internal 45)
		(primitive_site SLICE_X59Y36 SLICEL internal 45)
	)
	(tile 88 98 INT_X39Y36 INT 1
		(primitive_site TIEOFF_X42Y36 TIEOFF internal 2)
	)
	(tile 88 99 CLBLM_X39Y36 CLBLM 2
		(primitive_site SLICE_X60Y36 SLICEM internal 50)
		(primitive_site SLICE_X61Y36 SLICEL internal 45)
	)
	(tile 88 100 INT_X40Y36 INT 1
		(primitive_site TIEOFF_X43Y36 TIEOFF internal 2)
	)
	(tile 88 101 CLBLL_X40Y36 CLBLL 2
		(primitive_site SLICE_X62Y36 SLICEL internal 45)
		(primitive_site SLICE_X63Y36 SLICEL internal 45)
	)
	(tile 88 102 VBRK_X40Y36 VBRK 0
	)
	(tile 88 103 INT_X41Y36 INT 1
		(primitive_site TIEOFF_X44Y36 TIEOFF internal 2)
	)
	(tile 88 104 INT_INTERFACE_X41Y36 INT_INTERFACE 0
	)
	(tile 88 105 RIOI_X41Y36 RIOI 6
		(primitive_site OLOGIC_X2Y36 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y36 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y36 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y37 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y37 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y37 ILOGICE1 internal 28)
	)
	(tile 88 106 RIOB_X41Y36 RIOB 2
		(primitive_site T7 IOBS bonded 13)
		(primitive_site T6 IOBM bonded 13)
	)
	(tile 88 107 VBRK_X41Y36 VBRK 0
	)
	(tile 88 108 INT_X42Y36 INT 1
		(primitive_site TIEOFF_X45Y36 TIEOFF internal 2)
	)
	(tile 88 109 CLBLM_X42Y36 CLBLM 2
		(primitive_site SLICE_X64Y36 SLICEM internal 50)
		(primitive_site SLICE_X65Y36 SLICEL internal 45)
	)
	(tile 88 110 INT_X43Y36 INT 1
		(primitive_site TIEOFF_X46Y36 TIEOFF internal 2)
	)
	(tile 88 111 CLBLL_X43Y36 CLBLL 2
		(primitive_site SLICE_X66Y36 SLICEL internal 45)
		(primitive_site SLICE_X67Y36 SLICEL internal 45)
	)
	(tile 88 112 INT_X44Y36 INT 1
		(primitive_site TIEOFF_X47Y36 TIEOFF internal 2)
	)
	(tile 88 113 INT_INTERFACE_X44Y36 INT_INTERFACE 0
	)
	(tile 88 114 NULL_X114Y38 NULL 0
	)
	(tile 88 115 INT_X45Y36 INT 1
		(primitive_site TIEOFF_X48Y36 TIEOFF internal 2)
	)
	(tile 88 116 CLBLM_X45Y36 CLBLM 2
		(primitive_site SLICE_X68Y36 SLICEM internal 50)
		(primitive_site SLICE_X69Y36 SLICEL internal 45)
	)
	(tile 88 117 INT_X46Y36 INT 1
		(primitive_site TIEOFF_X49Y36 TIEOFF internal 2)
	)
	(tile 88 118 CLBLM_X46Y36 CLBLM 2
		(primitive_site SLICE_X70Y36 SLICEM internal 50)
		(primitive_site SLICE_X71Y36 SLICEL internal 45)
	)
	(tile 88 119 INT_X47Y36 INT 1
		(primitive_site TIEOFF_X50Y36 TIEOFF internal 2)
	)
	(tile 88 120 INT_INTERFACE_X47Y36 INT_INTERFACE 0
	)
	(tile 88 121 NULL_X121Y38 NULL 0
	)
	(tile 88 122 VBRK_X47Y36 VBRK 0
	)
	(tile 88 123 INT_X48Y36 INT 1
		(primitive_site TIEOFF_X52Y36 TIEOFF internal 2)
	)
	(tile 88 124 CLBLM_X48Y36 CLBLM 2
		(primitive_site SLICE_X72Y36 SLICEM internal 50)
		(primitive_site SLICE_X73Y36 SLICEL internal 45)
	)
	(tile 88 125 INT_X49Y36 INT 1
		(primitive_site TIEOFF_X53Y36 TIEOFF internal 2)
	)
	(tile 88 126 CLBLM_X49Y36 CLBLM 2
		(primitive_site SLICE_X74Y36 SLICEM internal 50)
		(primitive_site SLICE_X75Y36 SLICEL internal 45)
	)
	(tile 88 127 INT_X50Y36 INT 1
		(primitive_site TIEOFF_X54Y36 TIEOFF internal 2)
	)
	(tile 88 128 INT_INTERFACE_X50Y36 INT_INTERFACE 0
	)
	(tile 88 129 NULL_X129Y38 NULL 0
	)
	(tile 88 130 INT_X51Y36 INT 1
		(primitive_site TIEOFF_X55Y36 TIEOFF internal 2)
	)
	(tile 88 131 CLBLM_X51Y36 CLBLM 2
		(primitive_site SLICE_X76Y36 SLICEM internal 50)
		(primitive_site SLICE_X77Y36 SLICEL internal 45)
	)
	(tile 88 132 INT_X52Y36 INT 1
		(primitive_site TIEOFF_X56Y36 TIEOFF internal 2)
	)
	(tile 88 133 CLBLM_X52Y36 CLBLM 2
		(primitive_site SLICE_X78Y36 SLICEM internal 50)
		(primitive_site SLICE_X79Y36 SLICEL internal 45)
	)
	(tile 88 134 INT_X53Y36 INT 1
		(primitive_site TIEOFF_X57Y36 TIEOFF internal 2)
	)
	(tile 88 135 INT_INTERFACE_X53Y36 INT_INTERFACE 0
	)
	(tile 88 136 NULL_X136Y38 NULL 0
	)
	(tile 88 137 VBRK_X53Y36 VBRK 0
	)
	(tile 88 138 INT_X54Y36 INT 1
		(primitive_site TIEOFF_X59Y36 TIEOFF internal 2)
	)
	(tile 88 139 CLBLM_X54Y36 CLBLM 2
		(primitive_site SLICE_X80Y36 SLICEM internal 50)
		(primitive_site SLICE_X81Y36 SLICEL internal 45)
	)
	(tile 88 140 INT_X55Y36 INT 1
		(primitive_site TIEOFF_X60Y36 TIEOFF internal 2)
	)
	(tile 88 141 CLBLM_X55Y36 CLBLM 2
		(primitive_site SLICE_X82Y36 SLICEM internal 50)
		(primitive_site SLICE_X83Y36 SLICEL internal 45)
	)
	(tile 88 142 INT_X56Y36 INT 1
		(primitive_site TIEOFF_X61Y36 TIEOFF internal 2)
	)
	(tile 88 143 CLBLM_X56Y36 CLBLM 2
		(primitive_site SLICE_X84Y36 SLICEM internal 50)
		(primitive_site SLICE_X85Y36 SLICEL internal 45)
	)
	(tile 88 144 INT_X57Y36 INT 1
		(primitive_site TIEOFF_X62Y36 TIEOFF internal 2)
	)
	(tile 88 145 CLBLM_X57Y36 CLBLM 2
		(primitive_site SLICE_X86Y36 SLICEM internal 50)
		(primitive_site SLICE_X87Y36 SLICEL internal 45)
	)
	(tile 88 146 INT_X58Y36 INT 1
		(primitive_site TIEOFF_X63Y36 TIEOFF internal 2)
	)
	(tile 88 147 INT_INTERFACE_X58Y36 INT_INTERFACE 0
	)
	(tile 88 148 NULL_X148Y38 NULL 0
	)
	(tile 88 149 VBRK_X58Y36 VBRK 0
	)
	(tile 88 150 INT_X59Y36 INT 1
		(primitive_site TIEOFF_X65Y36 TIEOFF internal 2)
	)
	(tile 88 151 CLBLM_X59Y36 CLBLM 2
		(primitive_site SLICE_X88Y36 SLICEM internal 50)
		(primitive_site SLICE_X89Y36 SLICEL internal 45)
	)
	(tile 88 152 INT_X60Y36 INT 1
		(primitive_site TIEOFF_X66Y36 TIEOFF internal 2)
	)
	(tile 88 153 CLBLM_X60Y36 CLBLM 2
		(primitive_site SLICE_X90Y36 SLICEM internal 50)
		(primitive_site SLICE_X91Y36 SLICEL internal 45)
	)
	(tile 88 154 INT_X61Y36 INT 1
		(primitive_site TIEOFF_X67Y36 TIEOFF internal 2)
	)
	(tile 88 155 INT_INTERFACE_X61Y36 INT_INTERFACE 0
	)
	(tile 88 156 NULL_X156Y38 NULL 0
	)
	(tile 88 157 INT_X62Y36 INT 1
		(primitive_site TIEOFF_X68Y36 TIEOFF internal 2)
	)
	(tile 88 158 CLBLM_X62Y36 CLBLM 2
		(primitive_site SLICE_X92Y36 SLICEM internal 50)
		(primitive_site SLICE_X93Y36 SLICEL internal 45)
	)
	(tile 88 159 INT_X63Y36 INT 1
		(primitive_site TIEOFF_X69Y36 TIEOFF internal 2)
	)
	(tile 88 160 CLBLL_X63Y36 CLBLL 2
		(primitive_site SLICE_X94Y36 SLICEL internal 45)
		(primitive_site SLICE_X95Y36 SLICEL internal 45)
	)
	(tile 88 161 VBRK_X63Y36 VBRK 0
	)
	(tile 88 162 INT_X64Y36 INT 1
		(primitive_site TIEOFF_X70Y36 TIEOFF internal 2)
	)
	(tile 88 163 CLBLM_X64Y36 CLBLM 2
		(primitive_site SLICE_X96Y36 SLICEM internal 50)
		(primitive_site SLICE_X97Y36 SLICEL internal 45)
	)
	(tile 88 164 INT_X65Y36 INT 1
		(primitive_site TIEOFF_X71Y36 TIEOFF internal 2)
	)
	(tile 88 165 CLBLL_X65Y36 CLBLL 2
		(primitive_site SLICE_X98Y36 SLICEL internal 45)
		(primitive_site SLICE_X99Y36 SLICEL internal 45)
	)
	(tile 88 166 INT_X66Y36 INT 1
		(primitive_site TIEOFF_X72Y36 TIEOFF internal 2)
	)
	(tile 88 167 CLBLL_X66Y36 CLBLL 2
		(primitive_site SLICE_X100Y36 SLICEL internal 45)
		(primitive_site SLICE_X101Y36 SLICEL internal 45)
	)
	(tile 88 168 INT_X67Y36 INT 1
		(primitive_site TIEOFF_X73Y36 TIEOFF internal 2)
	)
	(tile 88 169 CLBLM_X67Y36 CLBLM 2
		(primitive_site SLICE_X102Y36 SLICEM internal 50)
		(primitive_site SLICE_X103Y36 SLICEL internal 45)
	)
	(tile 88 170 INT_X68Y36 INT 1
		(primitive_site TIEOFF_X74Y36 TIEOFF internal 2)
	)
	(tile 88 171 CLBLL_X68Y36 CLBLL 2
		(primitive_site SLICE_X104Y36 SLICEL internal 45)
		(primitive_site SLICE_X105Y36 SLICEL internal 45)
	)
	(tile 88 172 INT_X69Y36 INT 1
		(primitive_site TIEOFF_X75Y36 TIEOFF internal 2)
	)
	(tile 88 173 INT_INTERFACE_X69Y36 INT_INTERFACE 0
	)
	(tile 88 174 NULL_X174Y38 NULL 0
	)
	(tile 88 175 INT_X70Y36 INT 1
		(primitive_site TIEOFF_X76Y36 TIEOFF internal 2)
	)
	(tile 88 176 GTX_INT_INTERFACE_X70Y36 GTX_INT_INTERFACE 0
	)
	(tile 88 177 R_TERM_INT_X70Y36 R_TERM_INT 0
	)
	(tile 88 178 NULL_X178Y38 NULL 0
	)
	(tile 89 0 NULL_X0Y37 NULL 0
	)
	(tile 89 1 NULL_X1Y37 NULL 0
	)
	(tile 89 2 L_TERM_INT_X0Y35 L_TERM_INT 0
	)
	(tile 89 3 INT_X0Y35 INT 1
		(primitive_site TIEOFF_X0Y35 TIEOFF internal 2)
	)
	(tile 89 4 IOI_L_INT_INTERFACE_X0Y35 IOI_L_INT_INTERFACE 0
	)
	(tile 89 5 VBRK_X0Y35 VBRK 0
	)
	(tile 89 6 INT_X1Y35 INT 1
		(primitive_site TIEOFF_X1Y35 TIEOFF internal 2)
	)
	(tile 89 7 CLBLM_X1Y35 CLBLM 2
		(primitive_site SLICE_X0Y35 SLICEM internal 50)
		(primitive_site SLICE_X1Y35 SLICEL internal 45)
	)
	(tile 89 8 INT_X2Y35 INT 1
		(primitive_site TIEOFF_X2Y35 TIEOFF internal 2)
	)
	(tile 89 9 CLBLL_X2Y35 CLBLL 2
		(primitive_site SLICE_X2Y35 SLICEL internal 45)
		(primitive_site SLICE_X3Y35 SLICEL internal 45)
	)
	(tile 89 10 INT_X3Y35 INT 1
		(primitive_site TIEOFF_X3Y35 TIEOFF internal 2)
	)
	(tile 89 11 CLBLM_X3Y35 CLBLM 2
		(primitive_site SLICE_X4Y35 SLICEM internal 50)
		(primitive_site SLICE_X5Y35 SLICEL internal 45)
	)
	(tile 89 12 INT_X4Y35 INT 1
		(primitive_site TIEOFF_X4Y35 TIEOFF internal 2)
	)
	(tile 89 13 CLBLL_X4Y35 CLBLL 2
		(primitive_site SLICE_X6Y35 SLICEL internal 45)
		(primitive_site SLICE_X7Y35 SLICEL internal 45)
	)
	(tile 89 14 INT_X5Y35 INT 1
		(primitive_site TIEOFF_X5Y35 TIEOFF internal 2)
	)
	(tile 89 15 INT_INTERFACE_X5Y35 INT_INTERFACE 0
	)
	(tile 89 16 BRAM_X5Y35 BRAM 3
		(primitive_site RAMB18_X0Y14 FIFO18E1 internal 158)
		(primitive_site RAMB18_X0Y15 RAMB18E1 internal 158)
		(primitive_site RAMB36_X0Y7 RAMBFIFO36E1 internal 356)
	)
	(tile 89 17 INT_X6Y35 INT 1
		(primitive_site TIEOFF_X6Y35 TIEOFF internal 2)
	)
	(tile 89 18 CLBLM_X6Y35 CLBLM 2
		(primitive_site SLICE_X8Y35 SLICEM internal 50)
		(primitive_site SLICE_X9Y35 SLICEL internal 45)
	)
	(tile 89 19 INT_X7Y35 INT 1
		(primitive_site TIEOFF_X7Y35 TIEOFF internal 2)
	)
	(tile 89 20 CLBLM_X7Y35 CLBLM 2
		(primitive_site SLICE_X10Y35 SLICEM internal 50)
		(primitive_site SLICE_X11Y35 SLICEL internal 45)
	)
	(tile 89 21 VBRK_X7Y35 VBRK 0
	)
	(tile 89 22 INT_X8Y35 INT 1
		(primitive_site TIEOFF_X8Y35 TIEOFF internal 2)
	)
	(tile 89 23 INT_INTERFACE_X8Y35 INT_INTERFACE 0
	)
	(tile 89 24 DSP_X8Y35 DSP 3
		(primitive_site DSP48_X0Y14 DSP48E1 internal 417)
		(primitive_site DSP48_X0Y15 DSP48E1 internal 417)
		(primitive_site TIEOFF_X9Y35 TIEOFF internal 2)
	)
	(tile 89 25 INT_X9Y35 INT 1
		(primitive_site TIEOFF_X10Y35 TIEOFF internal 2)
	)
	(tile 89 26 CLBLM_X9Y35 CLBLM 2
		(primitive_site SLICE_X12Y35 SLICEM internal 50)
		(primitive_site SLICE_X13Y35 SLICEL internal 45)
	)
	(tile 89 27 INT_X10Y35 INT 1
		(primitive_site TIEOFF_X11Y35 TIEOFF internal 2)
	)
	(tile 89 28 CLBLM_X10Y35 CLBLM 2
		(primitive_site SLICE_X14Y35 SLICEM internal 50)
		(primitive_site SLICE_X15Y35 SLICEL internal 45)
	)
	(tile 89 29 INT_X11Y35 INT 1
		(primitive_site TIEOFF_X12Y35 TIEOFF internal 2)
	)
	(tile 89 30 CLBLM_X11Y35 CLBLM 2
		(primitive_site SLICE_X16Y35 SLICEM internal 50)
		(primitive_site SLICE_X17Y35 SLICEL internal 45)
	)
	(tile 89 31 INT_X12Y35 INT 1
		(primitive_site TIEOFF_X13Y35 TIEOFF internal 2)
	)
	(tile 89 32 CLBLM_X12Y35 CLBLM 2
		(primitive_site SLICE_X18Y35 SLICEM internal 50)
		(primitive_site SLICE_X19Y35 SLICEL internal 45)
	)
	(tile 89 33 VBRK_X12Y35 VBRK 0
	)
	(tile 89 34 INT_X13Y35 INT 1
		(primitive_site TIEOFF_X14Y35 TIEOFF internal 2)
	)
	(tile 89 35 INT_INTERFACE_X13Y35 INT_INTERFACE 0
	)
	(tile 89 36 DSP_X13Y35 DSP 3
		(primitive_site DSP48_X1Y14 DSP48E1 internal 417)
		(primitive_site DSP48_X1Y15 DSP48E1 internal 417)
		(primitive_site TIEOFF_X15Y35 TIEOFF internal 2)
	)
	(tile 89 37 INT_X14Y35 INT 1
		(primitive_site TIEOFF_X16Y35 TIEOFF internal 2)
	)
	(tile 89 38 CLBLM_X14Y35 CLBLM 2
		(primitive_site SLICE_X20Y35 SLICEM internal 50)
		(primitive_site SLICE_X21Y35 SLICEL internal 45)
	)
	(tile 89 39 INT_X15Y35 INT 1
		(primitive_site TIEOFF_X17Y35 TIEOFF internal 2)
	)
	(tile 89 40 CLBLM_X15Y35 CLBLM 2
		(primitive_site SLICE_X22Y35 SLICEM internal 50)
		(primitive_site SLICE_X23Y35 SLICEL internal 45)
	)
	(tile 89 41 INT_X16Y35 INT 1
		(primitive_site TIEOFF_X18Y35 TIEOFF internal 2)
	)
	(tile 89 42 INT_INTERFACE_X16Y35 INT_INTERFACE 0
	)
	(tile 89 43 BRAM_X16Y35 BRAM 3
		(primitive_site RAMB18_X1Y14 FIFO18E1 internal 158)
		(primitive_site RAMB18_X1Y15 RAMB18E1 internal 158)
		(primitive_site RAMB36_X1Y7 RAMBFIFO36E1 internal 356)
	)
	(tile 89 44 INT_X17Y35 INT 1
		(primitive_site TIEOFF_X19Y35 TIEOFF internal 2)
	)
	(tile 89 45 CLBLM_X17Y35 CLBLM 2
		(primitive_site SLICE_X24Y35 SLICEM internal 50)
		(primitive_site SLICE_X25Y35 SLICEL internal 45)
	)
	(tile 89 46 INT_X18Y35 INT 1
		(primitive_site TIEOFF_X20Y35 TIEOFF internal 2)
	)
	(tile 89 47 CLBLM_X18Y35 CLBLM 2
		(primitive_site SLICE_X26Y35 SLICEM internal 50)
		(primitive_site SLICE_X27Y35 SLICEL internal 45)
	)
	(tile 89 48 VBRK_X18Y35 VBRK 0
	)
	(tile 89 49 INT_X19Y35 INT 1
		(primitive_site TIEOFF_X21Y35 TIEOFF internal 2)
	)
	(tile 89 50 INT_INTERFACE_X19Y35 INT_INTERFACE 0
	)
	(tile 89 51 DSP_X19Y35 DSP 3
		(primitive_site DSP48_X2Y14 DSP48E1 internal 417)
		(primitive_site DSP48_X2Y15 DSP48E1 internal 417)
		(primitive_site TIEOFF_X22Y35 TIEOFF internal 2)
	)
	(tile 89 52 INT_X20Y35 INT 1
		(primitive_site TIEOFF_X23Y35 TIEOFF internal 2)
	)
	(tile 89 53 CLBLM_X20Y35 CLBLM 2
		(primitive_site SLICE_X28Y35 SLICEM internal 50)
		(primitive_site SLICE_X29Y35 SLICEL internal 45)
	)
	(tile 89 54 INT_X21Y35 INT 1
		(primitive_site TIEOFF_X24Y35 TIEOFF internal 2)
	)
	(tile 89 55 CLBLM_X21Y35 CLBLM 2
		(primitive_site SLICE_X30Y35 SLICEM internal 50)
		(primitive_site SLICE_X31Y35 SLICEL internal 45)
	)
	(tile 89 56 INT_X22Y35 INT 1
		(primitive_site TIEOFF_X25Y35 TIEOFF internal 2)
	)
	(tile 89 57 INT_INTERFACE_X22Y35 INT_INTERFACE 0
	)
	(tile 89 58 BRAM_X22Y35 BRAM 3
		(primitive_site RAMB18_X2Y14 FIFO18E1 internal 158)
		(primitive_site RAMB18_X2Y15 RAMB18E1 internal 158)
		(primitive_site RAMB36_X2Y7 RAMBFIFO36E1 internal 356)
	)
	(tile 89 59 INT_X23Y35 INT 1
		(primitive_site TIEOFF_X26Y35 TIEOFF internal 2)
	)
	(tile 89 60 CLBLM_X23Y35 CLBLM 2
		(primitive_site SLICE_X32Y35 SLICEM internal 50)
		(primitive_site SLICE_X33Y35 SLICEL internal 45)
	)
	(tile 89 61 INT_X24Y35 INT 1
		(primitive_site TIEOFF_X27Y35 TIEOFF internal 2)
	)
	(tile 89 62 CLBLL_X24Y35 CLBLL 2
		(primitive_site SLICE_X34Y35 SLICEL internal 45)
		(primitive_site SLICE_X35Y35 SLICEL internal 45)
	)
	(tile 89 63 VBRK_X24Y35 VBRK 0
	)
	(tile 89 64 NULL_X64Y37 NULL 0
	)
	(tile 89 65 NULL_X65Y37 NULL 0
	)
	(tile 89 66 INT_X25Y35 INT 1
		(primitive_site TIEOFF_X28Y35 TIEOFF internal 2)
	)
	(tile 89 67 IOI_L_INT_INTERFACE_X25Y35 IOI_L_INT_INTERFACE 0
	)
	(tile 89 68 VBRK_X25Y35 VBRK 0
	)
	(tile 89 69 INT_X26Y35 INT 1
		(primitive_site TIEOFF_X29Y35 TIEOFF internal 2)
	)
	(tile 89 70 CLBLM_X26Y35 CLBLM 2
		(primitive_site SLICE_X36Y35 SLICEM internal 50)
		(primitive_site SLICE_X37Y35 SLICEL internal 45)
	)
	(tile 89 71 INT_X27Y35 INT 1
		(primitive_site TIEOFF_X30Y35 TIEOFF internal 2)
	)
	(tile 89 72 CLBLL_X27Y35 CLBLL 2
		(primitive_site SLICE_X38Y35 SLICEL internal 45)
		(primitive_site SLICE_X39Y35 SLICEL internal 45)
	)
	(tile 89 73 INT_X28Y35 INT 1
		(primitive_site TIEOFF_X31Y35 TIEOFF internal 2)
	)
	(tile 89 74 CLBLM_X28Y35 CLBLM 2
		(primitive_site SLICE_X40Y35 SLICEM internal 50)
		(primitive_site SLICE_X41Y35 SLICEL internal 45)
	)
	(tile 89 75 INT_X29Y35 INT 1
		(primitive_site TIEOFF_X32Y35 TIEOFF internal 2)
	)
	(tile 89 76 CLBLL_X29Y35 CLBLL 2
		(primitive_site SLICE_X42Y35 SLICEL internal 45)
		(primitive_site SLICE_X43Y35 SLICEL internal 45)
	)
	(tile 89 77 VBRK_X29Y35 VBRK 0
	)
	(tile 89 78 CENTER_SPACE2_X78Y37 CENTER_SPACE2 0
	)
	(tile 89 79 CENTER_SPACE1_X79Y37 CENTER_SPACE1 0
	)
	(tile 89 80 CENTER_SPACE2_X80Y37 CENTER_SPACE2 0
	)
	(tile 89 81 CENTER_SPACE1_X81Y37 CENTER_SPACE1 0
	)
	(tile 89 82 CENTER_SPACE2_X82Y37 CENTER_SPACE2 0
	)
	(tile 89 83 CENTER_SPACE1_X83Y37 CENTER_SPACE1 0
	)
	(tile 89 84 CENTER_SPACE2_X84Y37 CENTER_SPACE2 0
	)
	(tile 89 85 CENTER_SPACE1_X85Y37 CENTER_SPACE1 0
	)
	(tile 89 86 CENTER_SPACE2_X86Y37 CENTER_SPACE2 0
	)
	(tile 89 87 CENTER_SPACE1_X87Y37 CENTER_SPACE1 0
	)
	(tile 89 88 CENTER_SPACE2_X88Y37 CENTER_SPACE2 0
	)
	(tile 89 89 NULL_X89Y37 NULL 0
	)
	(tile 89 90 VFRAME_X89Y37 VFRAME 0
	)
	(tile 89 91 INT_X36Y35 INT 1
		(primitive_site TIEOFF_X39Y35 TIEOFF internal 2)
	)
	(tile 89 92 INT_INTERFACE_X36Y35 INT_INTERFACE 0
	)
	(tile 89 93 NULL_X93Y37 NULL 0
	)
	(tile 89 94 INT_X37Y35 INT 1
		(primitive_site TIEOFF_X40Y35 TIEOFF internal 2)
	)
	(tile 89 95 CLBLM_X37Y35 CLBLM 2
		(primitive_site SLICE_X56Y35 SLICEM internal 50)
		(primitive_site SLICE_X57Y35 SLICEL internal 45)
	)
	(tile 89 96 INT_X38Y35 INT 1
		(primitive_site TIEOFF_X41Y35 TIEOFF internal 2)
	)
	(tile 89 97 CLBLL_X38Y35 CLBLL 2
		(primitive_site SLICE_X58Y35 SLICEL internal 45)
		(primitive_site SLICE_X59Y35 SLICEL internal 45)
	)
	(tile 89 98 INT_X39Y35 INT 1
		(primitive_site TIEOFF_X42Y35 TIEOFF internal 2)
	)
	(tile 89 99 CLBLM_X39Y35 CLBLM 2
		(primitive_site SLICE_X60Y35 SLICEM internal 50)
		(primitive_site SLICE_X61Y35 SLICEL internal 45)
	)
	(tile 89 100 INT_X40Y35 INT 1
		(primitive_site TIEOFF_X43Y35 TIEOFF internal 2)
	)
	(tile 89 101 CLBLL_X40Y35 CLBLL 2
		(primitive_site SLICE_X62Y35 SLICEL internal 45)
		(primitive_site SLICE_X63Y35 SLICEL internal 45)
	)
	(tile 89 102 VBRK_X40Y35 VBRK 0
	)
	(tile 89 103 INT_X41Y35 INT 1
		(primitive_site TIEOFF_X44Y35 TIEOFF internal 2)
	)
	(tile 89 104 INT_INTERFACE_X41Y35 INT_INTERFACE 0
	)
	(tile 89 105 NULL_X105Y37 NULL 0
	)
	(tile 89 106 NULL_X106Y37 NULL 0
	)
	(tile 89 107 VBRK_X106Y37 VBRK 0
	)
	(tile 89 108 INT_X42Y35 INT 1
		(primitive_site TIEOFF_X45Y35 TIEOFF internal 2)
	)
	(tile 89 109 CLBLM_X42Y35 CLBLM 2
		(primitive_site SLICE_X64Y35 SLICEM internal 50)
		(primitive_site SLICE_X65Y35 SLICEL internal 45)
	)
	(tile 89 110 INT_X43Y35 INT 1
		(primitive_site TIEOFF_X46Y35 TIEOFF internal 2)
	)
	(tile 89 111 CLBLL_X43Y35 CLBLL 2
		(primitive_site SLICE_X66Y35 SLICEL internal 45)
		(primitive_site SLICE_X67Y35 SLICEL internal 45)
	)
	(tile 89 112 INT_X44Y35 INT 1
		(primitive_site TIEOFF_X47Y35 TIEOFF internal 2)
	)
	(tile 89 113 INT_INTERFACE_X44Y35 INT_INTERFACE 0
	)
	(tile 89 114 BRAM_X44Y35 BRAM 3
		(primitive_site RAMB18_X3Y14 FIFO18E1 internal 158)
		(primitive_site RAMB18_X3Y15 RAMB18E1 internal 158)
		(primitive_site RAMB36_X3Y7 RAMBFIFO36E1 internal 356)
	)
	(tile 89 115 INT_X45Y35 INT 1
		(primitive_site TIEOFF_X48Y35 TIEOFF internal 2)
	)
	(tile 89 116 CLBLM_X45Y35 CLBLM 2
		(primitive_site SLICE_X68Y35 SLICEM internal 50)
		(primitive_site SLICE_X69Y35 SLICEL internal 45)
	)
	(tile 89 117 INT_X46Y35 INT 1
		(primitive_site TIEOFF_X49Y35 TIEOFF internal 2)
	)
	(tile 89 118 CLBLM_X46Y35 CLBLM 2
		(primitive_site SLICE_X70Y35 SLICEM internal 50)
		(primitive_site SLICE_X71Y35 SLICEL internal 45)
	)
	(tile 89 119 INT_X47Y35 INT 1
		(primitive_site TIEOFF_X50Y35 TIEOFF internal 2)
	)
	(tile 89 120 INT_INTERFACE_X47Y35 INT_INTERFACE 0
	)
	(tile 89 121 DSP_X47Y35 DSP 3
		(primitive_site DSP48_X3Y14 DSP48E1 internal 417)
		(primitive_site DSP48_X3Y15 DSP48E1 internal 417)
		(primitive_site TIEOFF_X51Y35 TIEOFF internal 2)
	)
	(tile 89 122 VBRK_X47Y35 VBRK 0
	)
	(tile 89 123 INT_X48Y35 INT 1
		(primitive_site TIEOFF_X52Y35 TIEOFF internal 2)
	)
	(tile 89 124 CLBLM_X48Y35 CLBLM 2
		(primitive_site SLICE_X72Y35 SLICEM internal 50)
		(primitive_site SLICE_X73Y35 SLICEL internal 45)
	)
	(tile 89 125 INT_X49Y35 INT 1
		(primitive_site TIEOFF_X53Y35 TIEOFF internal 2)
	)
	(tile 89 126 CLBLM_X49Y35 CLBLM 2
		(primitive_site SLICE_X74Y35 SLICEM internal 50)
		(primitive_site SLICE_X75Y35 SLICEL internal 45)
	)
	(tile 89 127 INT_X50Y35 INT 1
		(primitive_site TIEOFF_X54Y35 TIEOFF internal 2)
	)
	(tile 89 128 INT_INTERFACE_X50Y35 INT_INTERFACE 0
	)
	(tile 89 129 BRAM_X50Y35 BRAM 3
		(primitive_site RAMB18_X4Y14 FIFO18E1 internal 158)
		(primitive_site RAMB18_X4Y15 RAMB18E1 internal 158)
		(primitive_site RAMB36_X4Y7 RAMBFIFO36E1 internal 356)
	)
	(tile 89 130 INT_X51Y35 INT 1
		(primitive_site TIEOFF_X55Y35 TIEOFF internal 2)
	)
	(tile 89 131 CLBLM_X51Y35 CLBLM 2
		(primitive_site SLICE_X76Y35 SLICEM internal 50)
		(primitive_site SLICE_X77Y35 SLICEL internal 45)
	)
	(tile 89 132 INT_X52Y35 INT 1
		(primitive_site TIEOFF_X56Y35 TIEOFF internal 2)
	)
	(tile 89 133 CLBLM_X52Y35 CLBLM 2
		(primitive_site SLICE_X78Y35 SLICEM internal 50)
		(primitive_site SLICE_X79Y35 SLICEL internal 45)
	)
	(tile 89 134 INT_X53Y35 INT 1
		(primitive_site TIEOFF_X57Y35 TIEOFF internal 2)
	)
	(tile 89 135 INT_INTERFACE_X53Y35 INT_INTERFACE 0
	)
	(tile 89 136 DSP_X53Y35 DSP 3
		(primitive_site DSP48_X4Y14 DSP48E1 internal 417)
		(primitive_site DSP48_X4Y15 DSP48E1 internal 417)
		(primitive_site TIEOFF_X58Y35 TIEOFF internal 2)
	)
	(tile 89 137 VBRK_X53Y35 VBRK 0
	)
	(tile 89 138 INT_X54Y35 INT 1
		(primitive_site TIEOFF_X59Y35 TIEOFF internal 2)
	)
	(tile 89 139 CLBLM_X54Y35 CLBLM 2
		(primitive_site SLICE_X80Y35 SLICEM internal 50)
		(primitive_site SLICE_X81Y35 SLICEL internal 45)
	)
	(tile 89 140 INT_X55Y35 INT 1
		(primitive_site TIEOFF_X60Y35 TIEOFF internal 2)
	)
	(tile 89 141 CLBLM_X55Y35 CLBLM 2
		(primitive_site SLICE_X82Y35 SLICEM internal 50)
		(primitive_site SLICE_X83Y35 SLICEL internal 45)
	)
	(tile 89 142 INT_X56Y35 INT 1
		(primitive_site TIEOFF_X61Y35 TIEOFF internal 2)
	)
	(tile 89 143 CLBLM_X56Y35 CLBLM 2
		(primitive_site SLICE_X84Y35 SLICEM internal 50)
		(primitive_site SLICE_X85Y35 SLICEL internal 45)
	)
	(tile 89 144 INT_X57Y35 INT 1
		(primitive_site TIEOFF_X62Y35 TIEOFF internal 2)
	)
	(tile 89 145 CLBLM_X57Y35 CLBLM 2
		(primitive_site SLICE_X86Y35 SLICEM internal 50)
		(primitive_site SLICE_X87Y35 SLICEL internal 45)
	)
	(tile 89 146 INT_X58Y35 INT 1
		(primitive_site TIEOFF_X63Y35 TIEOFF internal 2)
	)
	(tile 89 147 INT_INTERFACE_X58Y35 INT_INTERFACE 0
	)
	(tile 89 148 DSP_X58Y35 DSP 3
		(primitive_site DSP48_X5Y14 DSP48E1 internal 417)
		(primitive_site DSP48_X5Y15 DSP48E1 internal 417)
		(primitive_site TIEOFF_X64Y35 TIEOFF internal 2)
	)
	(tile 89 149 VBRK_X58Y35 VBRK 0
	)
	(tile 89 150 INT_X59Y35 INT 1
		(primitive_site TIEOFF_X65Y35 TIEOFF internal 2)
	)
	(tile 89 151 CLBLM_X59Y35 CLBLM 2
		(primitive_site SLICE_X88Y35 SLICEM internal 50)
		(primitive_site SLICE_X89Y35 SLICEL internal 45)
	)
	(tile 89 152 INT_X60Y35 INT 1
		(primitive_site TIEOFF_X66Y35 TIEOFF internal 2)
	)
	(tile 89 153 CLBLM_X60Y35 CLBLM 2
		(primitive_site SLICE_X90Y35 SLICEM internal 50)
		(primitive_site SLICE_X91Y35 SLICEL internal 45)
	)
	(tile 89 154 INT_X61Y35 INT 1
		(primitive_site TIEOFF_X67Y35 TIEOFF internal 2)
	)
	(tile 89 155 INT_INTERFACE_X61Y35 INT_INTERFACE 0
	)
	(tile 89 156 BRAM_X61Y35 BRAM 3
		(primitive_site RAMB18_X5Y14 FIFO18E1 internal 158)
		(primitive_site RAMB18_X5Y15 RAMB18E1 internal 158)
		(primitive_site RAMB36_X5Y7 RAMBFIFO36E1 internal 356)
	)
	(tile 89 157 INT_X62Y35 INT 1
		(primitive_site TIEOFF_X68Y35 TIEOFF internal 2)
	)
	(tile 89 158 CLBLM_X62Y35 CLBLM 2
		(primitive_site SLICE_X92Y35 SLICEM internal 50)
		(primitive_site SLICE_X93Y35 SLICEL internal 45)
	)
	(tile 89 159 INT_X63Y35 INT 1
		(primitive_site TIEOFF_X69Y35 TIEOFF internal 2)
	)
	(tile 89 160 CLBLL_X63Y35 CLBLL 2
		(primitive_site SLICE_X94Y35 SLICEL internal 45)
		(primitive_site SLICE_X95Y35 SLICEL internal 45)
	)
	(tile 89 161 VBRK_X63Y35 VBRK 0
	)
	(tile 89 162 INT_X64Y35 INT 1
		(primitive_site TIEOFF_X70Y35 TIEOFF internal 2)
	)
	(tile 89 163 CLBLM_X64Y35 CLBLM 2
		(primitive_site SLICE_X96Y35 SLICEM internal 50)
		(primitive_site SLICE_X97Y35 SLICEL internal 45)
	)
	(tile 89 164 INT_X65Y35 INT 1
		(primitive_site TIEOFF_X71Y35 TIEOFF internal 2)
	)
	(tile 89 165 CLBLL_X65Y35 CLBLL 2
		(primitive_site SLICE_X98Y35 SLICEL internal 45)
		(primitive_site SLICE_X99Y35 SLICEL internal 45)
	)
	(tile 89 166 INT_X66Y35 INT 1
		(primitive_site TIEOFF_X72Y35 TIEOFF internal 2)
	)
	(tile 89 167 CLBLL_X66Y35 CLBLL 2
		(primitive_site SLICE_X100Y35 SLICEL internal 45)
		(primitive_site SLICE_X101Y35 SLICEL internal 45)
	)
	(tile 89 168 INT_X67Y35 INT 1
		(primitive_site TIEOFF_X73Y35 TIEOFF internal 2)
	)
	(tile 89 169 CLBLM_X67Y35 CLBLM 2
		(primitive_site SLICE_X102Y35 SLICEM internal 50)
		(primitive_site SLICE_X103Y35 SLICEL internal 45)
	)
	(tile 89 170 INT_X68Y35 INT 1
		(primitive_site TIEOFF_X74Y35 TIEOFF internal 2)
	)
	(tile 89 171 CLBLL_X68Y35 CLBLL 2
		(primitive_site SLICE_X104Y35 SLICEL internal 45)
		(primitive_site SLICE_X105Y35 SLICEL internal 45)
	)
	(tile 89 172 INT_X69Y35 INT 1
		(primitive_site TIEOFF_X75Y35 TIEOFF internal 2)
	)
	(tile 89 173 INT_INTERFACE_X69Y35 INT_INTERFACE 0
	)
	(tile 89 174 BRAM_X69Y35 BRAM 3
		(primitive_site RAMB18_X6Y14 FIFO18E1 internal 158)
		(primitive_site RAMB18_X6Y15 RAMB18E1 internal 158)
		(primitive_site RAMB36_X6Y7 RAMBFIFO36E1 internal 356)
	)
	(tile 89 175 INT_X70Y35 INT 1
		(primitive_site TIEOFF_X76Y35 TIEOFF internal 2)
	)
	(tile 89 176 GTX_INT_INTERFACE_X70Y35 GTX_INT_INTERFACE 0
	)
	(tile 89 177 R_TERM_INT_X70Y35 R_TERM_INT 0
	)
	(tile 89 178 NULL_X178Y37 NULL 0
	)
	(tile 90 0 LIOB_X0Y34 LIOB 2
		(primitive_site N21 IOBS bonded 13)
		(primitive_site N22 IOBM bonded 13)
	)
	(tile 90 1 LIOI_X0Y34 LIOI 6
		(primitive_site IODELAY_X0Y34 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y34 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y35 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y35 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y35 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y34 OLOGICE1 internal 32)
	)
	(tile 90 2 L_TERM_INT_X0Y34 L_TERM_INT 0
	)
	(tile 90 3 INT_X0Y34 INT 1
		(primitive_site TIEOFF_X0Y34 TIEOFF internal 2)
	)
	(tile 90 4 IOI_L_INT_INTERFACE_X0Y34 IOI_L_INT_INTERFACE 0
	)
	(tile 90 5 VBRK_X0Y34 VBRK 0
	)
	(tile 90 6 INT_X1Y34 INT 1
		(primitive_site TIEOFF_X1Y34 TIEOFF internal 2)
	)
	(tile 90 7 CLBLM_X1Y34 CLBLM 2
		(primitive_site SLICE_X0Y34 SLICEM internal 50)
		(primitive_site SLICE_X1Y34 SLICEL internal 45)
	)
	(tile 90 8 INT_X2Y34 INT 1
		(primitive_site TIEOFF_X2Y34 TIEOFF internal 2)
	)
	(tile 90 9 CLBLL_X2Y34 CLBLL 2
		(primitive_site SLICE_X2Y34 SLICEL internal 45)
		(primitive_site SLICE_X3Y34 SLICEL internal 45)
	)
	(tile 90 10 INT_X3Y34 INT 1
		(primitive_site TIEOFF_X3Y34 TIEOFF internal 2)
	)
	(tile 90 11 CLBLM_X3Y34 CLBLM 2
		(primitive_site SLICE_X4Y34 SLICEM internal 50)
		(primitive_site SLICE_X5Y34 SLICEL internal 45)
	)
	(tile 90 12 INT_X4Y34 INT 1
		(primitive_site TIEOFF_X4Y34 TIEOFF internal 2)
	)
	(tile 90 13 CLBLL_X4Y34 CLBLL 2
		(primitive_site SLICE_X6Y34 SLICEL internal 45)
		(primitive_site SLICE_X7Y34 SLICEL internal 45)
	)
	(tile 90 14 INT_X5Y34 INT 1
		(primitive_site TIEOFF_X5Y34 TIEOFF internal 2)
	)
	(tile 90 15 INT_INTERFACE_X5Y34 INT_INTERFACE 0
	)
	(tile 90 16 NULL_X16Y36 NULL 0
	)
	(tile 90 17 INT_X6Y34 INT 1
		(primitive_site TIEOFF_X6Y34 TIEOFF internal 2)
	)
	(tile 90 18 CLBLM_X6Y34 CLBLM 2
		(primitive_site SLICE_X8Y34 SLICEM internal 50)
		(primitive_site SLICE_X9Y34 SLICEL internal 45)
	)
	(tile 90 19 INT_X7Y34 INT 1
		(primitive_site TIEOFF_X7Y34 TIEOFF internal 2)
	)
	(tile 90 20 CLBLM_X7Y34 CLBLM 2
		(primitive_site SLICE_X10Y34 SLICEM internal 50)
		(primitive_site SLICE_X11Y34 SLICEL internal 45)
	)
	(tile 90 21 VBRK_X7Y34 VBRK 0
	)
	(tile 90 22 INT_X8Y34 INT 1
		(primitive_site TIEOFF_X8Y34 TIEOFF internal 2)
	)
	(tile 90 23 INT_INTERFACE_X8Y34 INT_INTERFACE 0
	)
	(tile 90 24 NULL_X24Y36 NULL 0
	)
	(tile 90 25 INT_X9Y34 INT 1
		(primitive_site TIEOFF_X10Y34 TIEOFF internal 2)
	)
	(tile 90 26 CLBLM_X9Y34 CLBLM 2
		(primitive_site SLICE_X12Y34 SLICEM internal 50)
		(primitive_site SLICE_X13Y34 SLICEL internal 45)
	)
	(tile 90 27 INT_X10Y34 INT 1
		(primitive_site TIEOFF_X11Y34 TIEOFF internal 2)
	)
	(tile 90 28 CLBLM_X10Y34 CLBLM 2
		(primitive_site SLICE_X14Y34 SLICEM internal 50)
		(primitive_site SLICE_X15Y34 SLICEL internal 45)
	)
	(tile 90 29 INT_X11Y34 INT 1
		(primitive_site TIEOFF_X12Y34 TIEOFF internal 2)
	)
	(tile 90 30 CLBLM_X11Y34 CLBLM 2
		(primitive_site SLICE_X16Y34 SLICEM internal 50)
		(primitive_site SLICE_X17Y34 SLICEL internal 45)
	)
	(tile 90 31 INT_X12Y34 INT 1
		(primitive_site TIEOFF_X13Y34 TIEOFF internal 2)
	)
	(tile 90 32 CLBLM_X12Y34 CLBLM 2
		(primitive_site SLICE_X18Y34 SLICEM internal 50)
		(primitive_site SLICE_X19Y34 SLICEL internal 45)
	)
	(tile 90 33 VBRK_X12Y34 VBRK 0
	)
	(tile 90 34 INT_X13Y34 INT 1
		(primitive_site TIEOFF_X14Y34 TIEOFF internal 2)
	)
	(tile 90 35 INT_INTERFACE_X13Y34 INT_INTERFACE 0
	)
	(tile 90 36 NULL_X36Y36 NULL 0
	)
	(tile 90 37 INT_X14Y34 INT 1
		(primitive_site TIEOFF_X16Y34 TIEOFF internal 2)
	)
	(tile 90 38 CLBLM_X14Y34 CLBLM 2
		(primitive_site SLICE_X20Y34 SLICEM internal 50)
		(primitive_site SLICE_X21Y34 SLICEL internal 45)
	)
	(tile 90 39 INT_X15Y34 INT 1
		(primitive_site TIEOFF_X17Y34 TIEOFF internal 2)
	)
	(tile 90 40 CLBLM_X15Y34 CLBLM 2
		(primitive_site SLICE_X22Y34 SLICEM internal 50)
		(primitive_site SLICE_X23Y34 SLICEL internal 45)
	)
	(tile 90 41 INT_X16Y34 INT 1
		(primitive_site TIEOFF_X18Y34 TIEOFF internal 2)
	)
	(tile 90 42 INT_INTERFACE_X16Y34 INT_INTERFACE 0
	)
	(tile 90 43 NULL_X43Y36 NULL 0
	)
	(tile 90 44 INT_X17Y34 INT 1
		(primitive_site TIEOFF_X19Y34 TIEOFF internal 2)
	)
	(tile 90 45 CLBLM_X17Y34 CLBLM 2
		(primitive_site SLICE_X24Y34 SLICEM internal 50)
		(primitive_site SLICE_X25Y34 SLICEL internal 45)
	)
	(tile 90 46 INT_X18Y34 INT 1
		(primitive_site TIEOFF_X20Y34 TIEOFF internal 2)
	)
	(tile 90 47 CLBLM_X18Y34 CLBLM 2
		(primitive_site SLICE_X26Y34 SLICEM internal 50)
		(primitive_site SLICE_X27Y34 SLICEL internal 45)
	)
	(tile 90 48 VBRK_X18Y34 VBRK 0
	)
	(tile 90 49 INT_X19Y34 INT 1
		(primitive_site TIEOFF_X21Y34 TIEOFF internal 2)
	)
	(tile 90 50 INT_INTERFACE_X19Y34 INT_INTERFACE 0
	)
	(tile 90 51 NULL_X51Y36 NULL 0
	)
	(tile 90 52 INT_X20Y34 INT 1
		(primitive_site TIEOFF_X23Y34 TIEOFF internal 2)
	)
	(tile 90 53 CLBLM_X20Y34 CLBLM 2
		(primitive_site SLICE_X28Y34 SLICEM internal 50)
		(primitive_site SLICE_X29Y34 SLICEL internal 45)
	)
	(tile 90 54 INT_X21Y34 INT 1
		(primitive_site TIEOFF_X24Y34 TIEOFF internal 2)
	)
	(tile 90 55 CLBLM_X21Y34 CLBLM 2
		(primitive_site SLICE_X30Y34 SLICEM internal 50)
		(primitive_site SLICE_X31Y34 SLICEL internal 45)
	)
	(tile 90 56 INT_X22Y34 INT 1
		(primitive_site TIEOFF_X25Y34 TIEOFF internal 2)
	)
	(tile 90 57 INT_INTERFACE_X22Y34 INT_INTERFACE 0
	)
	(tile 90 58 NULL_X58Y36 NULL 0
	)
	(tile 90 59 INT_X23Y34 INT 1
		(primitive_site TIEOFF_X26Y34 TIEOFF internal 2)
	)
	(tile 90 60 CLBLM_X23Y34 CLBLM 2
		(primitive_site SLICE_X32Y34 SLICEM internal 50)
		(primitive_site SLICE_X33Y34 SLICEL internal 45)
	)
	(tile 90 61 INT_X24Y34 INT 1
		(primitive_site TIEOFF_X27Y34 TIEOFF internal 2)
	)
	(tile 90 62 CLBLL_X24Y34 CLBLL 2
		(primitive_site SLICE_X34Y34 SLICEL internal 45)
		(primitive_site SLICE_X35Y34 SLICEL internal 45)
	)
	(tile 90 63 VBRK_X24Y34 VBRK 0
	)
	(tile 90 64 LIOB_FT_X25Y34 LIOB_FT 2
		(primitive_site R16 IOBS bonded 13)
		(primitive_site T16 IOBM bonded 13)
	)
	(tile 90 65 LIOI_X25Y34 LIOI 6
		(primitive_site IODELAY_X1Y34 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y34 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y35 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y35 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y35 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y34 OLOGICE1 internal 32)
	)
	(tile 90 66 INT_X25Y34 INT 1
		(primitive_site TIEOFF_X28Y34 TIEOFF internal 2)
	)
	(tile 90 67 IOI_L_INT_INTERFACE_X25Y34 IOI_L_INT_INTERFACE 0
	)
	(tile 90 68 VBRK_X25Y34 VBRK 0
	)
	(tile 90 69 INT_X26Y34 INT 1
		(primitive_site TIEOFF_X29Y34 TIEOFF internal 2)
	)
	(tile 90 70 CLBLM_X26Y34 CLBLM 2
		(primitive_site SLICE_X36Y34 SLICEM internal 50)
		(primitive_site SLICE_X37Y34 SLICEL internal 45)
	)
	(tile 90 71 INT_X27Y34 INT 1
		(primitive_site TIEOFF_X30Y34 TIEOFF internal 2)
	)
	(tile 90 72 CLBLL_X27Y34 CLBLL 2
		(primitive_site SLICE_X38Y34 SLICEL internal 45)
		(primitive_site SLICE_X39Y34 SLICEL internal 45)
	)
	(tile 90 73 INT_X28Y34 INT 1
		(primitive_site TIEOFF_X31Y34 TIEOFF internal 2)
	)
	(tile 90 74 CLBLM_X28Y34 CLBLM 2
		(primitive_site SLICE_X40Y34 SLICEM internal 50)
		(primitive_site SLICE_X41Y34 SLICEL internal 45)
	)
	(tile 90 75 INT_X29Y34 INT 1
		(primitive_site TIEOFF_X32Y34 TIEOFF internal 2)
	)
	(tile 90 76 CLBLL_X29Y34 CLBLL 2
		(primitive_site SLICE_X42Y34 SLICEL internal 45)
		(primitive_site SLICE_X43Y34 SLICEL internal 45)
	)
	(tile 90 77 VBRK_X29Y34 VBRK 0
	)
	(tile 90 78 CENTER_SPACE2_X78Y36 CENTER_SPACE2 0
	)
	(tile 90 79 CENTER_SPACE1_X79Y36 CENTER_SPACE1 0
	)
	(tile 90 80 CENTER_SPACE2_X80Y36 CENTER_SPACE2 0
	)
	(tile 90 81 CENTER_SPACE1_X81Y36 CENTER_SPACE1 0
	)
	(tile 90 82 CENTER_SPACE2_X82Y36 CENTER_SPACE2 0
	)
	(tile 90 83 CENTER_SPACE1_X83Y36 CENTER_SPACE1 0
	)
	(tile 90 84 CENTER_SPACE2_X84Y36 CENTER_SPACE2 0
	)
	(tile 90 85 CENTER_SPACE1_X85Y36 CENTER_SPACE1 0
	)
	(tile 90 86 CENTER_SPACE2_X86Y36 CENTER_SPACE2 0
	)
	(tile 90 87 CENTER_SPACE1_X87Y36 CENTER_SPACE1 0
	)
	(tile 90 88 CENTER_SPACE2_X88Y36 CENTER_SPACE2 0
	)
	(tile 90 89 NULL_X89Y36 NULL 0
	)
	(tile 90 90 VFRAME_X89Y36 VFRAME 0
	)
	(tile 90 91 INT_X36Y34 INT 1
		(primitive_site TIEOFF_X39Y34 TIEOFF internal 2)
	)
	(tile 90 92 INT_INTERFACE_X36Y34 INT_INTERFACE 0
	)
	(tile 90 93 NULL_X93Y36 NULL 0
	)
	(tile 90 94 INT_X37Y34 INT 1
		(primitive_site TIEOFF_X40Y34 TIEOFF internal 2)
	)
	(tile 90 95 CLBLM_X37Y34 CLBLM 2
		(primitive_site SLICE_X56Y34 SLICEM internal 50)
		(primitive_site SLICE_X57Y34 SLICEL internal 45)
	)
	(tile 90 96 INT_X38Y34 INT 1
		(primitive_site TIEOFF_X41Y34 TIEOFF internal 2)
	)
	(tile 90 97 CLBLL_X38Y34 CLBLL 2
		(primitive_site SLICE_X58Y34 SLICEL internal 45)
		(primitive_site SLICE_X59Y34 SLICEL internal 45)
	)
	(tile 90 98 INT_X39Y34 INT 1
		(primitive_site TIEOFF_X42Y34 TIEOFF internal 2)
	)
	(tile 90 99 CLBLM_X39Y34 CLBLM 2
		(primitive_site SLICE_X60Y34 SLICEM internal 50)
		(primitive_site SLICE_X61Y34 SLICEL internal 45)
	)
	(tile 90 100 INT_X40Y34 INT 1
		(primitive_site TIEOFF_X43Y34 TIEOFF internal 2)
	)
	(tile 90 101 CLBLL_X40Y34 CLBLL 2
		(primitive_site SLICE_X62Y34 SLICEL internal 45)
		(primitive_site SLICE_X63Y34 SLICEL internal 45)
	)
	(tile 90 102 VBRK_X40Y34 VBRK 0
	)
	(tile 90 103 INT_X41Y34 INT 1
		(primitive_site TIEOFF_X44Y34 TIEOFF internal 2)
	)
	(tile 90 104 INT_INTERFACE_X41Y34 INT_INTERFACE 0
	)
	(tile 90 105 RIOI_X41Y34 RIOI 6
		(primitive_site OLOGIC_X2Y34 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y34 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y34 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y35 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y35 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y35 ILOGICE1 internal 28)
	)
	(tile 90 106 RIOB_X41Y34 RIOB 2
		(primitive_site T8 IOBS bonded 13)
		(primitive_site R9 IOBM bonded 13)
	)
	(tile 90 107 VBRK_X41Y34 VBRK 0
	)
	(tile 90 108 INT_X42Y34 INT 1
		(primitive_site TIEOFF_X45Y34 TIEOFF internal 2)
	)
	(tile 90 109 CLBLM_X42Y34 CLBLM 2
		(primitive_site SLICE_X64Y34 SLICEM internal 50)
		(primitive_site SLICE_X65Y34 SLICEL internal 45)
	)
	(tile 90 110 INT_X43Y34 INT 1
		(primitive_site TIEOFF_X46Y34 TIEOFF internal 2)
	)
	(tile 90 111 CLBLL_X43Y34 CLBLL 2
		(primitive_site SLICE_X66Y34 SLICEL internal 45)
		(primitive_site SLICE_X67Y34 SLICEL internal 45)
	)
	(tile 90 112 INT_X44Y34 INT 1
		(primitive_site TIEOFF_X47Y34 TIEOFF internal 2)
	)
	(tile 90 113 INT_INTERFACE_X44Y34 INT_INTERFACE 0
	)
	(tile 90 114 NULL_X114Y36 NULL 0
	)
	(tile 90 115 INT_X45Y34 INT 1
		(primitive_site TIEOFF_X48Y34 TIEOFF internal 2)
	)
	(tile 90 116 CLBLM_X45Y34 CLBLM 2
		(primitive_site SLICE_X68Y34 SLICEM internal 50)
		(primitive_site SLICE_X69Y34 SLICEL internal 45)
	)
	(tile 90 117 INT_X46Y34 INT 1
		(primitive_site TIEOFF_X49Y34 TIEOFF internal 2)
	)
	(tile 90 118 CLBLM_X46Y34 CLBLM 2
		(primitive_site SLICE_X70Y34 SLICEM internal 50)
		(primitive_site SLICE_X71Y34 SLICEL internal 45)
	)
	(tile 90 119 INT_X47Y34 INT 1
		(primitive_site TIEOFF_X50Y34 TIEOFF internal 2)
	)
	(tile 90 120 INT_INTERFACE_X47Y34 INT_INTERFACE 0
	)
	(tile 90 121 NULL_X121Y36 NULL 0
	)
	(tile 90 122 VBRK_X47Y34 VBRK 0
	)
	(tile 90 123 INT_X48Y34 INT 1
		(primitive_site TIEOFF_X52Y34 TIEOFF internal 2)
	)
	(tile 90 124 CLBLM_X48Y34 CLBLM 2
		(primitive_site SLICE_X72Y34 SLICEM internal 50)
		(primitive_site SLICE_X73Y34 SLICEL internal 45)
	)
	(tile 90 125 INT_X49Y34 INT 1
		(primitive_site TIEOFF_X53Y34 TIEOFF internal 2)
	)
	(tile 90 126 CLBLM_X49Y34 CLBLM 2
		(primitive_site SLICE_X74Y34 SLICEM internal 50)
		(primitive_site SLICE_X75Y34 SLICEL internal 45)
	)
	(tile 90 127 INT_X50Y34 INT 1
		(primitive_site TIEOFF_X54Y34 TIEOFF internal 2)
	)
	(tile 90 128 INT_INTERFACE_X50Y34 INT_INTERFACE 0
	)
	(tile 90 129 NULL_X129Y36 NULL 0
	)
	(tile 90 130 INT_X51Y34 INT 1
		(primitive_site TIEOFF_X55Y34 TIEOFF internal 2)
	)
	(tile 90 131 CLBLM_X51Y34 CLBLM 2
		(primitive_site SLICE_X76Y34 SLICEM internal 50)
		(primitive_site SLICE_X77Y34 SLICEL internal 45)
	)
	(tile 90 132 INT_X52Y34 INT 1
		(primitive_site TIEOFF_X56Y34 TIEOFF internal 2)
	)
	(tile 90 133 CLBLM_X52Y34 CLBLM 2
		(primitive_site SLICE_X78Y34 SLICEM internal 50)
		(primitive_site SLICE_X79Y34 SLICEL internal 45)
	)
	(tile 90 134 INT_X53Y34 INT 1
		(primitive_site TIEOFF_X57Y34 TIEOFF internal 2)
	)
	(tile 90 135 INT_INTERFACE_X53Y34 INT_INTERFACE 0
	)
	(tile 90 136 NULL_X136Y36 NULL 0
	)
	(tile 90 137 VBRK_X53Y34 VBRK 0
	)
	(tile 90 138 INT_X54Y34 INT 1
		(primitive_site TIEOFF_X59Y34 TIEOFF internal 2)
	)
	(tile 90 139 CLBLM_X54Y34 CLBLM 2
		(primitive_site SLICE_X80Y34 SLICEM internal 50)
		(primitive_site SLICE_X81Y34 SLICEL internal 45)
	)
	(tile 90 140 INT_X55Y34 INT 1
		(primitive_site TIEOFF_X60Y34 TIEOFF internal 2)
	)
	(tile 90 141 CLBLM_X55Y34 CLBLM 2
		(primitive_site SLICE_X82Y34 SLICEM internal 50)
		(primitive_site SLICE_X83Y34 SLICEL internal 45)
	)
	(tile 90 142 INT_X56Y34 INT 1
		(primitive_site TIEOFF_X61Y34 TIEOFF internal 2)
	)
	(tile 90 143 CLBLM_X56Y34 CLBLM 2
		(primitive_site SLICE_X84Y34 SLICEM internal 50)
		(primitive_site SLICE_X85Y34 SLICEL internal 45)
	)
	(tile 90 144 INT_X57Y34 INT 1
		(primitive_site TIEOFF_X62Y34 TIEOFF internal 2)
	)
	(tile 90 145 CLBLM_X57Y34 CLBLM 2
		(primitive_site SLICE_X86Y34 SLICEM internal 50)
		(primitive_site SLICE_X87Y34 SLICEL internal 45)
	)
	(tile 90 146 INT_X58Y34 INT 1
		(primitive_site TIEOFF_X63Y34 TIEOFF internal 2)
	)
	(tile 90 147 INT_INTERFACE_X58Y34 INT_INTERFACE 0
	)
	(tile 90 148 NULL_X148Y36 NULL 0
	)
	(tile 90 149 VBRK_X58Y34 VBRK 0
	)
	(tile 90 150 INT_X59Y34 INT 1
		(primitive_site TIEOFF_X65Y34 TIEOFF internal 2)
	)
	(tile 90 151 CLBLM_X59Y34 CLBLM 2
		(primitive_site SLICE_X88Y34 SLICEM internal 50)
		(primitive_site SLICE_X89Y34 SLICEL internal 45)
	)
	(tile 90 152 INT_X60Y34 INT 1
		(primitive_site TIEOFF_X66Y34 TIEOFF internal 2)
	)
	(tile 90 153 CLBLM_X60Y34 CLBLM 2
		(primitive_site SLICE_X90Y34 SLICEM internal 50)
		(primitive_site SLICE_X91Y34 SLICEL internal 45)
	)
	(tile 90 154 INT_X61Y34 INT 1
		(primitive_site TIEOFF_X67Y34 TIEOFF internal 2)
	)
	(tile 90 155 INT_INTERFACE_X61Y34 INT_INTERFACE 0
	)
	(tile 90 156 NULL_X156Y36 NULL 0
	)
	(tile 90 157 INT_X62Y34 INT 1
		(primitive_site TIEOFF_X68Y34 TIEOFF internal 2)
	)
	(tile 90 158 CLBLM_X62Y34 CLBLM 2
		(primitive_site SLICE_X92Y34 SLICEM internal 50)
		(primitive_site SLICE_X93Y34 SLICEL internal 45)
	)
	(tile 90 159 INT_X63Y34 INT 1
		(primitive_site TIEOFF_X69Y34 TIEOFF internal 2)
	)
	(tile 90 160 CLBLL_X63Y34 CLBLL 2
		(primitive_site SLICE_X94Y34 SLICEL internal 45)
		(primitive_site SLICE_X95Y34 SLICEL internal 45)
	)
	(tile 90 161 VBRK_X63Y34 VBRK 0
	)
	(tile 90 162 INT_X64Y34 INT 1
		(primitive_site TIEOFF_X70Y34 TIEOFF internal 2)
	)
	(tile 90 163 CLBLM_X64Y34 CLBLM 2
		(primitive_site SLICE_X96Y34 SLICEM internal 50)
		(primitive_site SLICE_X97Y34 SLICEL internal 45)
	)
	(tile 90 164 INT_X65Y34 INT 1
		(primitive_site TIEOFF_X71Y34 TIEOFF internal 2)
	)
	(tile 90 165 CLBLL_X65Y34 CLBLL 2
		(primitive_site SLICE_X98Y34 SLICEL internal 45)
		(primitive_site SLICE_X99Y34 SLICEL internal 45)
	)
	(tile 90 166 INT_X66Y34 INT 1
		(primitive_site TIEOFF_X72Y34 TIEOFF internal 2)
	)
	(tile 90 167 CLBLL_X66Y34 CLBLL 2
		(primitive_site SLICE_X100Y34 SLICEL internal 45)
		(primitive_site SLICE_X101Y34 SLICEL internal 45)
	)
	(tile 90 168 INT_X67Y34 INT 1
		(primitive_site TIEOFF_X73Y34 TIEOFF internal 2)
	)
	(tile 90 169 CLBLM_X67Y34 CLBLM 2
		(primitive_site SLICE_X102Y34 SLICEM internal 50)
		(primitive_site SLICE_X103Y34 SLICEL internal 45)
	)
	(tile 90 170 INT_X68Y34 INT 1
		(primitive_site TIEOFF_X74Y34 TIEOFF internal 2)
	)
	(tile 90 171 CLBLL_X68Y34 CLBLL 2
		(primitive_site SLICE_X104Y34 SLICEL internal 45)
		(primitive_site SLICE_X105Y34 SLICEL internal 45)
	)
	(tile 90 172 INT_X69Y34 INT 1
		(primitive_site TIEOFF_X75Y34 TIEOFF internal 2)
	)
	(tile 90 173 INT_INTERFACE_X69Y34 INT_INTERFACE 0
	)
	(tile 90 174 NULL_X174Y36 NULL 0
	)
	(tile 90 175 INT_X70Y34 INT 1
		(primitive_site TIEOFF_X76Y34 TIEOFF internal 2)
	)
	(tile 90 176 GTX_INT_INTERFACE_X70Y34 GTX_INT_INTERFACE 0
	)
	(tile 90 177 R_TERM_INT_X70Y34 R_TERM_INT 0
	)
	(tile 90 178 NULL_X178Y36 NULL 0
	)
	(tile 91 0 NULL_X0Y35 NULL 0
	)
	(tile 91 1 NULL_X1Y35 NULL 0
	)
	(tile 91 2 L_TERM_INT_X0Y33 L_TERM_INT 0
	)
	(tile 91 3 INT_X0Y33 INT 1
		(primitive_site TIEOFF_X0Y33 TIEOFF internal 2)
	)
	(tile 91 4 IOI_L_INT_INTERFACE_X0Y33 IOI_L_INT_INTERFACE 0
	)
	(tile 91 5 VBRK_X0Y33 VBRK 0
	)
	(tile 91 6 INT_X1Y33 INT 1
		(primitive_site TIEOFF_X1Y33 TIEOFF internal 2)
	)
	(tile 91 7 CLBLM_X1Y33 CLBLM 2
		(primitive_site SLICE_X0Y33 SLICEM internal 50)
		(primitive_site SLICE_X1Y33 SLICEL internal 45)
	)
	(tile 91 8 INT_X2Y33 INT 1
		(primitive_site TIEOFF_X2Y33 TIEOFF internal 2)
	)
	(tile 91 9 CLBLL_X2Y33 CLBLL 2
		(primitive_site SLICE_X2Y33 SLICEL internal 45)
		(primitive_site SLICE_X3Y33 SLICEL internal 45)
	)
	(tile 91 10 INT_X3Y33 INT 1
		(primitive_site TIEOFF_X3Y33 TIEOFF internal 2)
	)
	(tile 91 11 CLBLM_X3Y33 CLBLM 2
		(primitive_site SLICE_X4Y33 SLICEM internal 50)
		(primitive_site SLICE_X5Y33 SLICEL internal 45)
	)
	(tile 91 12 INT_X4Y33 INT 1
		(primitive_site TIEOFF_X4Y33 TIEOFF internal 2)
	)
	(tile 91 13 CLBLL_X4Y33 CLBLL 2
		(primitive_site SLICE_X6Y33 SLICEL internal 45)
		(primitive_site SLICE_X7Y33 SLICEL internal 45)
	)
	(tile 91 14 INT_X5Y33 INT 1
		(primitive_site TIEOFF_X5Y33 TIEOFF internal 2)
	)
	(tile 91 15 INT_INTERFACE_X5Y33 INT_INTERFACE 0
	)
	(tile 91 16 NULL_X16Y35 NULL 0
	)
	(tile 91 17 INT_X6Y33 INT 1
		(primitive_site TIEOFF_X6Y33 TIEOFF internal 2)
	)
	(tile 91 18 CLBLM_X6Y33 CLBLM 2
		(primitive_site SLICE_X8Y33 SLICEM internal 50)
		(primitive_site SLICE_X9Y33 SLICEL internal 45)
	)
	(tile 91 19 INT_X7Y33 INT 1
		(primitive_site TIEOFF_X7Y33 TIEOFF internal 2)
	)
	(tile 91 20 CLBLM_X7Y33 CLBLM 2
		(primitive_site SLICE_X10Y33 SLICEM internal 50)
		(primitive_site SLICE_X11Y33 SLICEL internal 45)
	)
	(tile 91 21 VBRK_X7Y33 VBRK 0
	)
	(tile 91 22 INT_X8Y33 INT 1
		(primitive_site TIEOFF_X8Y33 TIEOFF internal 2)
	)
	(tile 91 23 INT_INTERFACE_X8Y33 INT_INTERFACE 0
	)
	(tile 91 24 NULL_X24Y35 NULL 0
	)
	(tile 91 25 INT_X9Y33 INT 1
		(primitive_site TIEOFF_X10Y33 TIEOFF internal 2)
	)
	(tile 91 26 CLBLM_X9Y33 CLBLM 2
		(primitive_site SLICE_X12Y33 SLICEM internal 50)
		(primitive_site SLICE_X13Y33 SLICEL internal 45)
	)
	(tile 91 27 INT_X10Y33 INT 1
		(primitive_site TIEOFF_X11Y33 TIEOFF internal 2)
	)
	(tile 91 28 CLBLM_X10Y33 CLBLM 2
		(primitive_site SLICE_X14Y33 SLICEM internal 50)
		(primitive_site SLICE_X15Y33 SLICEL internal 45)
	)
	(tile 91 29 INT_X11Y33 INT 1
		(primitive_site TIEOFF_X12Y33 TIEOFF internal 2)
	)
	(tile 91 30 CLBLM_X11Y33 CLBLM 2
		(primitive_site SLICE_X16Y33 SLICEM internal 50)
		(primitive_site SLICE_X17Y33 SLICEL internal 45)
	)
	(tile 91 31 INT_X12Y33 INT 1
		(primitive_site TIEOFF_X13Y33 TIEOFF internal 2)
	)
	(tile 91 32 CLBLM_X12Y33 CLBLM 2
		(primitive_site SLICE_X18Y33 SLICEM internal 50)
		(primitive_site SLICE_X19Y33 SLICEL internal 45)
	)
	(tile 91 33 VBRK_X12Y33 VBRK 0
	)
	(tile 91 34 INT_X13Y33 INT 1
		(primitive_site TIEOFF_X14Y33 TIEOFF internal 2)
	)
	(tile 91 35 INT_INTERFACE_X13Y33 INT_INTERFACE 0
	)
	(tile 91 36 NULL_X36Y35 NULL 0
	)
	(tile 91 37 INT_X14Y33 INT 1
		(primitive_site TIEOFF_X16Y33 TIEOFF internal 2)
	)
	(tile 91 38 CLBLM_X14Y33 CLBLM 2
		(primitive_site SLICE_X20Y33 SLICEM internal 50)
		(primitive_site SLICE_X21Y33 SLICEL internal 45)
	)
	(tile 91 39 INT_X15Y33 INT 1
		(primitive_site TIEOFF_X17Y33 TIEOFF internal 2)
	)
	(tile 91 40 CLBLM_X15Y33 CLBLM 2
		(primitive_site SLICE_X22Y33 SLICEM internal 50)
		(primitive_site SLICE_X23Y33 SLICEL internal 45)
	)
	(tile 91 41 INT_X16Y33 INT 1
		(primitive_site TIEOFF_X18Y33 TIEOFF internal 2)
	)
	(tile 91 42 INT_INTERFACE_X16Y33 INT_INTERFACE 0
	)
	(tile 91 43 NULL_X43Y35 NULL 0
	)
	(tile 91 44 INT_X17Y33 INT 1
		(primitive_site TIEOFF_X19Y33 TIEOFF internal 2)
	)
	(tile 91 45 CLBLM_X17Y33 CLBLM 2
		(primitive_site SLICE_X24Y33 SLICEM internal 50)
		(primitive_site SLICE_X25Y33 SLICEL internal 45)
	)
	(tile 91 46 INT_X18Y33 INT 1
		(primitive_site TIEOFF_X20Y33 TIEOFF internal 2)
	)
	(tile 91 47 CLBLM_X18Y33 CLBLM 2
		(primitive_site SLICE_X26Y33 SLICEM internal 50)
		(primitive_site SLICE_X27Y33 SLICEL internal 45)
	)
	(tile 91 48 VBRK_X18Y33 VBRK 0
	)
	(tile 91 49 INT_X19Y33 INT 1
		(primitive_site TIEOFF_X21Y33 TIEOFF internal 2)
	)
	(tile 91 50 INT_INTERFACE_X19Y33 INT_INTERFACE 0
	)
	(tile 91 51 NULL_X51Y35 NULL 0
	)
	(tile 91 52 INT_X20Y33 INT 1
		(primitive_site TIEOFF_X23Y33 TIEOFF internal 2)
	)
	(tile 91 53 CLBLM_X20Y33 CLBLM 2
		(primitive_site SLICE_X28Y33 SLICEM internal 50)
		(primitive_site SLICE_X29Y33 SLICEL internal 45)
	)
	(tile 91 54 INT_X21Y33 INT 1
		(primitive_site TIEOFF_X24Y33 TIEOFF internal 2)
	)
	(tile 91 55 CLBLM_X21Y33 CLBLM 2
		(primitive_site SLICE_X30Y33 SLICEM internal 50)
		(primitive_site SLICE_X31Y33 SLICEL internal 45)
	)
	(tile 91 56 INT_X22Y33 INT 1
		(primitive_site TIEOFF_X25Y33 TIEOFF internal 2)
	)
	(tile 91 57 INT_INTERFACE_X22Y33 INT_INTERFACE 0
	)
	(tile 91 58 NULL_X58Y35 NULL 0
	)
	(tile 91 59 INT_X23Y33 INT 1
		(primitive_site TIEOFF_X26Y33 TIEOFF internal 2)
	)
	(tile 91 60 CLBLM_X23Y33 CLBLM 2
		(primitive_site SLICE_X32Y33 SLICEM internal 50)
		(primitive_site SLICE_X33Y33 SLICEL internal 45)
	)
	(tile 91 61 INT_X24Y33 INT 1
		(primitive_site TIEOFF_X27Y33 TIEOFF internal 2)
	)
	(tile 91 62 CLBLL_X24Y33 CLBLL 2
		(primitive_site SLICE_X34Y33 SLICEL internal 45)
		(primitive_site SLICE_X35Y33 SLICEL internal 45)
	)
	(tile 91 63 VBRK_X24Y33 VBRK 0
	)
	(tile 91 64 NULL_X64Y35 NULL 0
	)
	(tile 91 65 NULL_X65Y35 NULL 0
	)
	(tile 91 66 INT_X25Y33 INT 1
		(primitive_site TIEOFF_X28Y33 TIEOFF internal 2)
	)
	(tile 91 67 IOI_L_INT_INTERFACE_X25Y33 IOI_L_INT_INTERFACE 0
	)
	(tile 91 68 VBRK_X25Y33 VBRK 0
	)
	(tile 91 69 INT_X26Y33 INT 1
		(primitive_site TIEOFF_X29Y33 TIEOFF internal 2)
	)
	(tile 91 70 CLBLM_X26Y33 CLBLM 2
		(primitive_site SLICE_X36Y33 SLICEM internal 50)
		(primitive_site SLICE_X37Y33 SLICEL internal 45)
	)
	(tile 91 71 INT_X27Y33 INT 1
		(primitive_site TIEOFF_X30Y33 TIEOFF internal 2)
	)
	(tile 91 72 CLBLL_X27Y33 CLBLL 2
		(primitive_site SLICE_X38Y33 SLICEL internal 45)
		(primitive_site SLICE_X39Y33 SLICEL internal 45)
	)
	(tile 91 73 INT_X28Y33 INT 1
		(primitive_site TIEOFF_X31Y33 TIEOFF internal 2)
	)
	(tile 91 74 CLBLM_X28Y33 CLBLM 2
		(primitive_site SLICE_X40Y33 SLICEM internal 50)
		(primitive_site SLICE_X41Y33 SLICEL internal 45)
	)
	(tile 91 75 INT_X29Y33 INT 1
		(primitive_site TIEOFF_X32Y33 TIEOFF internal 2)
	)
	(tile 91 76 CLBLL_X29Y33 CLBLL 2
		(primitive_site SLICE_X42Y33 SLICEL internal 45)
		(primitive_site SLICE_X43Y33 SLICEL internal 45)
	)
	(tile 91 77 VBRK_X29Y33 VBRK 0
	)
	(tile 91 78 CENTER_SPACE2_X78Y35 CENTER_SPACE2 0
	)
	(tile 91 79 CENTER_SPACE1_X79Y35 CENTER_SPACE1 0
	)
	(tile 91 80 CENTER_SPACE2_X80Y35 CENTER_SPACE2 0
	)
	(tile 91 81 CENTER_SPACE1_X81Y35 CENTER_SPACE1 0
	)
	(tile 91 82 CENTER_SPACE2_X82Y35 CENTER_SPACE2 0
	)
	(tile 91 83 CENTER_SPACE1_X83Y35 CENTER_SPACE1 0
	)
	(tile 91 84 CENTER_SPACE2_X84Y35 CENTER_SPACE2 0
	)
	(tile 91 85 CENTER_SPACE1_X85Y35 CENTER_SPACE1 0
	)
	(tile 91 86 CENTER_SPACE2_X86Y35 CENTER_SPACE2 0
	)
	(tile 91 87 CENTER_SPACE1_X87Y35 CENTER_SPACE1 0
	)
	(tile 91 88 CENTER_SPACE2_X88Y35 CENTER_SPACE2 0
	)
	(tile 91 89 NULL_X89Y35 NULL 0
	)
	(tile 91 90 VFRAME_X89Y35 VFRAME 0
	)
	(tile 91 91 INT_X36Y33 INT 1
		(primitive_site TIEOFF_X39Y33 TIEOFF internal 2)
	)
	(tile 91 92 INT_INTERFACE_X36Y33 INT_INTERFACE 0
	)
	(tile 91 93 NULL_X93Y35 NULL 0
	)
	(tile 91 94 INT_X37Y33 INT 1
		(primitive_site TIEOFF_X40Y33 TIEOFF internal 2)
	)
	(tile 91 95 CLBLM_X37Y33 CLBLM 2
		(primitive_site SLICE_X56Y33 SLICEM internal 50)
		(primitive_site SLICE_X57Y33 SLICEL internal 45)
	)
	(tile 91 96 INT_X38Y33 INT 1
		(primitive_site TIEOFF_X41Y33 TIEOFF internal 2)
	)
	(tile 91 97 CLBLL_X38Y33 CLBLL 2
		(primitive_site SLICE_X58Y33 SLICEL internal 45)
		(primitive_site SLICE_X59Y33 SLICEL internal 45)
	)
	(tile 91 98 INT_X39Y33 INT 1
		(primitive_site TIEOFF_X42Y33 TIEOFF internal 2)
	)
	(tile 91 99 CLBLM_X39Y33 CLBLM 2
		(primitive_site SLICE_X60Y33 SLICEM internal 50)
		(primitive_site SLICE_X61Y33 SLICEL internal 45)
	)
	(tile 91 100 INT_X40Y33 INT 1
		(primitive_site TIEOFF_X43Y33 TIEOFF internal 2)
	)
	(tile 91 101 CLBLL_X40Y33 CLBLL 2
		(primitive_site SLICE_X62Y33 SLICEL internal 45)
		(primitive_site SLICE_X63Y33 SLICEL internal 45)
	)
	(tile 91 102 VBRK_X40Y33 VBRK 0
	)
	(tile 91 103 INT_X41Y33 INT 1
		(primitive_site TIEOFF_X44Y33 TIEOFF internal 2)
	)
	(tile 91 104 INT_INTERFACE_X41Y33 INT_INTERFACE 0
	)
	(tile 91 105 NULL_X105Y35 NULL 0
	)
	(tile 91 106 NULL_X106Y35 NULL 0
	)
	(tile 91 107 VBRK_X106Y35 VBRK 0
	)
	(tile 91 108 INT_X42Y33 INT 1
		(primitive_site TIEOFF_X45Y33 TIEOFF internal 2)
	)
	(tile 91 109 CLBLM_X42Y33 CLBLM 2
		(primitive_site SLICE_X64Y33 SLICEM internal 50)
		(primitive_site SLICE_X65Y33 SLICEL internal 45)
	)
	(tile 91 110 INT_X43Y33 INT 1
		(primitive_site TIEOFF_X46Y33 TIEOFF internal 2)
	)
	(tile 91 111 CLBLL_X43Y33 CLBLL 2
		(primitive_site SLICE_X66Y33 SLICEL internal 45)
		(primitive_site SLICE_X67Y33 SLICEL internal 45)
	)
	(tile 91 112 INT_X44Y33 INT 1
		(primitive_site TIEOFF_X47Y33 TIEOFF internal 2)
	)
	(tile 91 113 INT_INTERFACE_X44Y33 INT_INTERFACE 0
	)
	(tile 91 114 NULL_X114Y35 NULL 0
	)
	(tile 91 115 INT_X45Y33 INT 1
		(primitive_site TIEOFF_X48Y33 TIEOFF internal 2)
	)
	(tile 91 116 CLBLM_X45Y33 CLBLM 2
		(primitive_site SLICE_X68Y33 SLICEM internal 50)
		(primitive_site SLICE_X69Y33 SLICEL internal 45)
	)
	(tile 91 117 INT_X46Y33 INT 1
		(primitive_site TIEOFF_X49Y33 TIEOFF internal 2)
	)
	(tile 91 118 CLBLM_X46Y33 CLBLM 2
		(primitive_site SLICE_X70Y33 SLICEM internal 50)
		(primitive_site SLICE_X71Y33 SLICEL internal 45)
	)
	(tile 91 119 INT_X47Y33 INT 1
		(primitive_site TIEOFF_X50Y33 TIEOFF internal 2)
	)
	(tile 91 120 INT_INTERFACE_X47Y33 INT_INTERFACE 0
	)
	(tile 91 121 NULL_X121Y35 NULL 0
	)
	(tile 91 122 VBRK_X47Y33 VBRK 0
	)
	(tile 91 123 INT_X48Y33 INT 1
		(primitive_site TIEOFF_X52Y33 TIEOFF internal 2)
	)
	(tile 91 124 CLBLM_X48Y33 CLBLM 2
		(primitive_site SLICE_X72Y33 SLICEM internal 50)
		(primitive_site SLICE_X73Y33 SLICEL internal 45)
	)
	(tile 91 125 INT_X49Y33 INT 1
		(primitive_site TIEOFF_X53Y33 TIEOFF internal 2)
	)
	(tile 91 126 CLBLM_X49Y33 CLBLM 2
		(primitive_site SLICE_X74Y33 SLICEM internal 50)
		(primitive_site SLICE_X75Y33 SLICEL internal 45)
	)
	(tile 91 127 INT_X50Y33 INT 1
		(primitive_site TIEOFF_X54Y33 TIEOFF internal 2)
	)
	(tile 91 128 INT_INTERFACE_X50Y33 INT_INTERFACE 0
	)
	(tile 91 129 NULL_X129Y35 NULL 0
	)
	(tile 91 130 INT_X51Y33 INT 1
		(primitive_site TIEOFF_X55Y33 TIEOFF internal 2)
	)
	(tile 91 131 CLBLM_X51Y33 CLBLM 2
		(primitive_site SLICE_X76Y33 SLICEM internal 50)
		(primitive_site SLICE_X77Y33 SLICEL internal 45)
	)
	(tile 91 132 INT_X52Y33 INT 1
		(primitive_site TIEOFF_X56Y33 TIEOFF internal 2)
	)
	(tile 91 133 CLBLM_X52Y33 CLBLM 2
		(primitive_site SLICE_X78Y33 SLICEM internal 50)
		(primitive_site SLICE_X79Y33 SLICEL internal 45)
	)
	(tile 91 134 INT_X53Y33 INT 1
		(primitive_site TIEOFF_X57Y33 TIEOFF internal 2)
	)
	(tile 91 135 INT_INTERFACE_X53Y33 INT_INTERFACE 0
	)
	(tile 91 136 NULL_X136Y35 NULL 0
	)
	(tile 91 137 VBRK_X53Y33 VBRK 0
	)
	(tile 91 138 INT_X54Y33 INT 1
		(primitive_site TIEOFF_X59Y33 TIEOFF internal 2)
	)
	(tile 91 139 CLBLM_X54Y33 CLBLM 2
		(primitive_site SLICE_X80Y33 SLICEM internal 50)
		(primitive_site SLICE_X81Y33 SLICEL internal 45)
	)
	(tile 91 140 INT_X55Y33 INT 1
		(primitive_site TIEOFF_X60Y33 TIEOFF internal 2)
	)
	(tile 91 141 CLBLM_X55Y33 CLBLM 2
		(primitive_site SLICE_X82Y33 SLICEM internal 50)
		(primitive_site SLICE_X83Y33 SLICEL internal 45)
	)
	(tile 91 142 INT_X56Y33 INT 1
		(primitive_site TIEOFF_X61Y33 TIEOFF internal 2)
	)
	(tile 91 143 CLBLM_X56Y33 CLBLM 2
		(primitive_site SLICE_X84Y33 SLICEM internal 50)
		(primitive_site SLICE_X85Y33 SLICEL internal 45)
	)
	(tile 91 144 INT_X57Y33 INT 1
		(primitive_site TIEOFF_X62Y33 TIEOFF internal 2)
	)
	(tile 91 145 CLBLM_X57Y33 CLBLM 2
		(primitive_site SLICE_X86Y33 SLICEM internal 50)
		(primitive_site SLICE_X87Y33 SLICEL internal 45)
	)
	(tile 91 146 INT_X58Y33 INT 1
		(primitive_site TIEOFF_X63Y33 TIEOFF internal 2)
	)
	(tile 91 147 INT_INTERFACE_X58Y33 INT_INTERFACE 0
	)
	(tile 91 148 NULL_X148Y35 NULL 0
	)
	(tile 91 149 VBRK_X58Y33 VBRK 0
	)
	(tile 91 150 INT_X59Y33 INT 1
		(primitive_site TIEOFF_X65Y33 TIEOFF internal 2)
	)
	(tile 91 151 CLBLM_X59Y33 CLBLM 2
		(primitive_site SLICE_X88Y33 SLICEM internal 50)
		(primitive_site SLICE_X89Y33 SLICEL internal 45)
	)
	(tile 91 152 INT_X60Y33 INT 1
		(primitive_site TIEOFF_X66Y33 TIEOFF internal 2)
	)
	(tile 91 153 CLBLM_X60Y33 CLBLM 2
		(primitive_site SLICE_X90Y33 SLICEM internal 50)
		(primitive_site SLICE_X91Y33 SLICEL internal 45)
	)
	(tile 91 154 INT_X61Y33 INT 1
		(primitive_site TIEOFF_X67Y33 TIEOFF internal 2)
	)
	(tile 91 155 INT_INTERFACE_X61Y33 INT_INTERFACE 0
	)
	(tile 91 156 NULL_X156Y35 NULL 0
	)
	(tile 91 157 INT_X62Y33 INT 1
		(primitive_site TIEOFF_X68Y33 TIEOFF internal 2)
	)
	(tile 91 158 CLBLM_X62Y33 CLBLM 2
		(primitive_site SLICE_X92Y33 SLICEM internal 50)
		(primitive_site SLICE_X93Y33 SLICEL internal 45)
	)
	(tile 91 159 INT_X63Y33 INT 1
		(primitive_site TIEOFF_X69Y33 TIEOFF internal 2)
	)
	(tile 91 160 CLBLL_X63Y33 CLBLL 2
		(primitive_site SLICE_X94Y33 SLICEL internal 45)
		(primitive_site SLICE_X95Y33 SLICEL internal 45)
	)
	(tile 91 161 VBRK_X63Y33 VBRK 0
	)
	(tile 91 162 INT_X64Y33 INT 1
		(primitive_site TIEOFF_X70Y33 TIEOFF internal 2)
	)
	(tile 91 163 CLBLM_X64Y33 CLBLM 2
		(primitive_site SLICE_X96Y33 SLICEM internal 50)
		(primitive_site SLICE_X97Y33 SLICEL internal 45)
	)
	(tile 91 164 INT_X65Y33 INT 1
		(primitive_site TIEOFF_X71Y33 TIEOFF internal 2)
	)
	(tile 91 165 CLBLL_X65Y33 CLBLL 2
		(primitive_site SLICE_X98Y33 SLICEL internal 45)
		(primitive_site SLICE_X99Y33 SLICEL internal 45)
	)
	(tile 91 166 INT_X66Y33 INT 1
		(primitive_site TIEOFF_X72Y33 TIEOFF internal 2)
	)
	(tile 91 167 CLBLL_X66Y33 CLBLL 2
		(primitive_site SLICE_X100Y33 SLICEL internal 45)
		(primitive_site SLICE_X101Y33 SLICEL internal 45)
	)
	(tile 91 168 INT_X67Y33 INT 1
		(primitive_site TIEOFF_X73Y33 TIEOFF internal 2)
	)
	(tile 91 169 CLBLM_X67Y33 CLBLM 2
		(primitive_site SLICE_X102Y33 SLICEM internal 50)
		(primitive_site SLICE_X103Y33 SLICEL internal 45)
	)
	(tile 91 170 INT_X68Y33 INT 1
		(primitive_site TIEOFF_X74Y33 TIEOFF internal 2)
	)
	(tile 91 171 CLBLL_X68Y33 CLBLL 2
		(primitive_site SLICE_X104Y33 SLICEL internal 45)
		(primitive_site SLICE_X105Y33 SLICEL internal 45)
	)
	(tile 91 172 INT_X69Y33 INT 1
		(primitive_site TIEOFF_X75Y33 TIEOFF internal 2)
	)
	(tile 91 173 INT_INTERFACE_X69Y33 INT_INTERFACE 0
	)
	(tile 91 174 NULL_X174Y35 NULL 0
	)
	(tile 91 175 INT_X70Y33 INT 1
		(primitive_site TIEOFF_X76Y33 TIEOFF internal 2)
	)
	(tile 91 176 GTX_INT_INTERFACE_X70Y33 GTX_INT_INTERFACE 0
	)
	(tile 91 177 R_TERM_INT_X70Y33 R_TERM_INT 0
	)
	(tile 91 178 NULL_X178Y35 NULL 0
	)
	(tile 92 0 LIOB_X0Y32 LIOB 2
		(primitive_site L21 IOBS bonded 13)
		(primitive_site L22 IOBM bonded 13)
	)
	(tile 92 1 LIOI_X0Y32 LIOI 6
		(primitive_site IODELAY_X0Y32 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y32 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y33 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y33 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y33 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y32 OLOGICE1 internal 32)
	)
	(tile 92 2 L_TERM_INT_X0Y32 L_TERM_INT 0
	)
	(tile 92 3 INT_X0Y32 INT 1
		(primitive_site TIEOFF_X0Y32 TIEOFF internal 2)
	)
	(tile 92 4 IOI_L_INT_INTERFACE_X0Y32 IOI_L_INT_INTERFACE 0
	)
	(tile 92 5 VBRK_X0Y32 VBRK 0
	)
	(tile 92 6 INT_X1Y32 INT 1
		(primitive_site TIEOFF_X1Y32 TIEOFF internal 2)
	)
	(tile 92 7 CLBLM_X1Y32 CLBLM 2
		(primitive_site SLICE_X0Y32 SLICEM internal 50)
		(primitive_site SLICE_X1Y32 SLICEL internal 45)
	)
	(tile 92 8 INT_X2Y32 INT 1
		(primitive_site TIEOFF_X2Y32 TIEOFF internal 2)
	)
	(tile 92 9 CLBLL_X2Y32 CLBLL 2
		(primitive_site SLICE_X2Y32 SLICEL internal 45)
		(primitive_site SLICE_X3Y32 SLICEL internal 45)
	)
	(tile 92 10 INT_X3Y32 INT 1
		(primitive_site TIEOFF_X3Y32 TIEOFF internal 2)
	)
	(tile 92 11 CLBLM_X3Y32 CLBLM 2
		(primitive_site SLICE_X4Y32 SLICEM internal 50)
		(primitive_site SLICE_X5Y32 SLICEL internal 45)
	)
	(tile 92 12 INT_X4Y32 INT 1
		(primitive_site TIEOFF_X4Y32 TIEOFF internal 2)
	)
	(tile 92 13 CLBLL_X4Y32 CLBLL 2
		(primitive_site SLICE_X6Y32 SLICEL internal 45)
		(primitive_site SLICE_X7Y32 SLICEL internal 45)
	)
	(tile 92 14 INT_X5Y32 INT 1
		(primitive_site TIEOFF_X5Y32 TIEOFF internal 2)
	)
	(tile 92 15 INT_INTERFACE_X5Y32 INT_INTERFACE 0
	)
	(tile 92 16 NULL_X16Y34 NULL 0
	)
	(tile 92 17 INT_X6Y32 INT 1
		(primitive_site TIEOFF_X6Y32 TIEOFF internal 2)
	)
	(tile 92 18 CLBLM_X6Y32 CLBLM 2
		(primitive_site SLICE_X8Y32 SLICEM internal 50)
		(primitive_site SLICE_X9Y32 SLICEL internal 45)
	)
	(tile 92 19 INT_X7Y32 INT 1
		(primitive_site TIEOFF_X7Y32 TIEOFF internal 2)
	)
	(tile 92 20 CLBLM_X7Y32 CLBLM 2
		(primitive_site SLICE_X10Y32 SLICEM internal 50)
		(primitive_site SLICE_X11Y32 SLICEL internal 45)
	)
	(tile 92 21 VBRK_X7Y32 VBRK 0
	)
	(tile 92 22 INT_X8Y32 INT 1
		(primitive_site TIEOFF_X8Y32 TIEOFF internal 2)
	)
	(tile 92 23 INT_INTERFACE_X8Y32 INT_INTERFACE 0
	)
	(tile 92 24 NULL_X24Y34 NULL 0
	)
	(tile 92 25 INT_X9Y32 INT 1
		(primitive_site TIEOFF_X10Y32 TIEOFF internal 2)
	)
	(tile 92 26 CLBLM_X9Y32 CLBLM 2
		(primitive_site SLICE_X12Y32 SLICEM internal 50)
		(primitive_site SLICE_X13Y32 SLICEL internal 45)
	)
	(tile 92 27 INT_X10Y32 INT 1
		(primitive_site TIEOFF_X11Y32 TIEOFF internal 2)
	)
	(tile 92 28 CLBLM_X10Y32 CLBLM 2
		(primitive_site SLICE_X14Y32 SLICEM internal 50)
		(primitive_site SLICE_X15Y32 SLICEL internal 45)
	)
	(tile 92 29 INT_X11Y32 INT 1
		(primitive_site TIEOFF_X12Y32 TIEOFF internal 2)
	)
	(tile 92 30 CLBLM_X11Y32 CLBLM 2
		(primitive_site SLICE_X16Y32 SLICEM internal 50)
		(primitive_site SLICE_X17Y32 SLICEL internal 45)
	)
	(tile 92 31 INT_X12Y32 INT 1
		(primitive_site TIEOFF_X13Y32 TIEOFF internal 2)
	)
	(tile 92 32 CLBLM_X12Y32 CLBLM 2
		(primitive_site SLICE_X18Y32 SLICEM internal 50)
		(primitive_site SLICE_X19Y32 SLICEL internal 45)
	)
	(tile 92 33 VBRK_X12Y32 VBRK 0
	)
	(tile 92 34 INT_X13Y32 INT 1
		(primitive_site TIEOFF_X14Y32 TIEOFF internal 2)
	)
	(tile 92 35 INT_INTERFACE_X13Y32 INT_INTERFACE 0
	)
	(tile 92 36 NULL_X36Y34 NULL 0
	)
	(tile 92 37 INT_X14Y32 INT 1
		(primitive_site TIEOFF_X16Y32 TIEOFF internal 2)
	)
	(tile 92 38 CLBLM_X14Y32 CLBLM 2
		(primitive_site SLICE_X20Y32 SLICEM internal 50)
		(primitive_site SLICE_X21Y32 SLICEL internal 45)
	)
	(tile 92 39 INT_X15Y32 INT 1
		(primitive_site TIEOFF_X17Y32 TIEOFF internal 2)
	)
	(tile 92 40 CLBLM_X15Y32 CLBLM 2
		(primitive_site SLICE_X22Y32 SLICEM internal 50)
		(primitive_site SLICE_X23Y32 SLICEL internal 45)
	)
	(tile 92 41 INT_X16Y32 INT 1
		(primitive_site TIEOFF_X18Y32 TIEOFF internal 2)
	)
	(tile 92 42 INT_INTERFACE_X16Y32 INT_INTERFACE 0
	)
	(tile 92 43 NULL_X43Y34 NULL 0
	)
	(tile 92 44 INT_X17Y32 INT 1
		(primitive_site TIEOFF_X19Y32 TIEOFF internal 2)
	)
	(tile 92 45 CLBLM_X17Y32 CLBLM 2
		(primitive_site SLICE_X24Y32 SLICEM internal 50)
		(primitive_site SLICE_X25Y32 SLICEL internal 45)
	)
	(tile 92 46 INT_X18Y32 INT 1
		(primitive_site TIEOFF_X20Y32 TIEOFF internal 2)
	)
	(tile 92 47 CLBLM_X18Y32 CLBLM 2
		(primitive_site SLICE_X26Y32 SLICEM internal 50)
		(primitive_site SLICE_X27Y32 SLICEL internal 45)
	)
	(tile 92 48 VBRK_X18Y32 VBRK 0
	)
	(tile 92 49 INT_X19Y32 INT 1
		(primitive_site TIEOFF_X21Y32 TIEOFF internal 2)
	)
	(tile 92 50 INT_INTERFACE_X19Y32 INT_INTERFACE 0
	)
	(tile 92 51 NULL_X51Y34 NULL 0
	)
	(tile 92 52 INT_X20Y32 INT 1
		(primitive_site TIEOFF_X23Y32 TIEOFF internal 2)
	)
	(tile 92 53 CLBLM_X20Y32 CLBLM 2
		(primitive_site SLICE_X28Y32 SLICEM internal 50)
		(primitive_site SLICE_X29Y32 SLICEL internal 45)
	)
	(tile 92 54 INT_X21Y32 INT 1
		(primitive_site TIEOFF_X24Y32 TIEOFF internal 2)
	)
	(tile 92 55 CLBLM_X21Y32 CLBLM 2
		(primitive_site SLICE_X30Y32 SLICEM internal 50)
		(primitive_site SLICE_X31Y32 SLICEL internal 45)
	)
	(tile 92 56 INT_X22Y32 INT 1
		(primitive_site TIEOFF_X25Y32 TIEOFF internal 2)
	)
	(tile 92 57 INT_INTERFACE_X22Y32 INT_INTERFACE 0
	)
	(tile 92 58 NULL_X58Y34 NULL 0
	)
	(tile 92 59 INT_X23Y32 INT 1
		(primitive_site TIEOFF_X26Y32 TIEOFF internal 2)
	)
	(tile 92 60 CLBLM_X23Y32 CLBLM 2
		(primitive_site SLICE_X32Y32 SLICEM internal 50)
		(primitive_site SLICE_X33Y32 SLICEL internal 45)
	)
	(tile 92 61 INT_X24Y32 INT 1
		(primitive_site TIEOFF_X27Y32 TIEOFF internal 2)
	)
	(tile 92 62 CLBLL_X24Y32 CLBLL 2
		(primitive_site SLICE_X34Y32 SLICEL internal 45)
		(primitive_site SLICE_X35Y32 SLICEL internal 45)
	)
	(tile 92 63 VBRK_X24Y32 VBRK 0
	)
	(tile 92 64 LIOB_FT_X25Y32 LIOB_FT 2
		(primitive_site V18 IOBS bonded 13)
		(primitive_site V17 IOBM bonded 13)
	)
	(tile 92 65 LIOI_X25Y32 LIOI 6
		(primitive_site IODELAY_X1Y32 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y32 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y33 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y33 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y33 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y32 OLOGICE1 internal 32)
	)
	(tile 92 66 INT_X25Y32 INT 1
		(primitive_site TIEOFF_X28Y32 TIEOFF internal 2)
	)
	(tile 92 67 IOI_L_INT_INTERFACE_X25Y32 IOI_L_INT_INTERFACE 0
	)
	(tile 92 68 VBRK_X25Y32 VBRK 0
	)
	(tile 92 69 INT_X26Y32 INT 1
		(primitive_site TIEOFF_X29Y32 TIEOFF internal 2)
	)
	(tile 92 70 CLBLM_X26Y32 CLBLM 2
		(primitive_site SLICE_X36Y32 SLICEM internal 50)
		(primitive_site SLICE_X37Y32 SLICEL internal 45)
	)
	(tile 92 71 INT_X27Y32 INT 1
		(primitive_site TIEOFF_X30Y32 TIEOFF internal 2)
	)
	(tile 92 72 CLBLL_X27Y32 CLBLL 2
		(primitive_site SLICE_X38Y32 SLICEL internal 45)
		(primitive_site SLICE_X39Y32 SLICEL internal 45)
	)
	(tile 92 73 INT_X28Y32 INT 1
		(primitive_site TIEOFF_X31Y32 TIEOFF internal 2)
	)
	(tile 92 74 CLBLM_X28Y32 CLBLM 2
		(primitive_site SLICE_X40Y32 SLICEM internal 50)
		(primitive_site SLICE_X41Y32 SLICEL internal 45)
	)
	(tile 92 75 INT_X29Y32 INT 1
		(primitive_site TIEOFF_X32Y32 TIEOFF internal 2)
	)
	(tile 92 76 CLBLL_X29Y32 CLBLL 2
		(primitive_site SLICE_X42Y32 SLICEL internal 45)
		(primitive_site SLICE_X43Y32 SLICEL internal 45)
	)
	(tile 92 77 VBRK_X29Y32 VBRK 0
	)
	(tile 92 78 CENTER_SPACE2_X78Y34 CENTER_SPACE2 0
	)
	(tile 92 79 CENTER_SPACE1_X79Y34 CENTER_SPACE1 0
	)
	(tile 92 80 CENTER_SPACE2_X80Y34 CENTER_SPACE2 0
	)
	(tile 92 81 CENTER_SPACE1_X81Y34 CENTER_SPACE1 0
	)
	(tile 92 82 CENTER_SPACE2_X82Y34 CENTER_SPACE2 0
	)
	(tile 92 83 CENTER_SPACE1_X83Y34 CENTER_SPACE1 0
	)
	(tile 92 84 CENTER_SPACE2_X84Y34 CENTER_SPACE2 0
	)
	(tile 92 85 CENTER_SPACE1_X85Y34 CENTER_SPACE1 0
	)
	(tile 92 86 CENTER_SPACE2_X86Y34 CENTER_SPACE2 0
	)
	(tile 92 87 CENTER_SPACE1_X87Y34 CENTER_SPACE1 0
	)
	(tile 92 88 CENTER_SPACE2_X88Y34 CENTER_SPACE2 0
	)
	(tile 92 89 NULL_X89Y34 NULL 0
	)
	(tile 92 90 VFRAME_X89Y34 VFRAME 0
	)
	(tile 92 91 INT_X36Y32 INT 1
		(primitive_site TIEOFF_X39Y32 TIEOFF internal 2)
	)
	(tile 92 92 INT_INTERFACE_X36Y32 INT_INTERFACE 0
	)
	(tile 92 93 NULL_X93Y34 NULL 0
	)
	(tile 92 94 INT_X37Y32 INT 1
		(primitive_site TIEOFF_X40Y32 TIEOFF internal 2)
	)
	(tile 92 95 CLBLM_X37Y32 CLBLM 2
		(primitive_site SLICE_X56Y32 SLICEM internal 50)
		(primitive_site SLICE_X57Y32 SLICEL internal 45)
	)
	(tile 92 96 INT_X38Y32 INT 1
		(primitive_site TIEOFF_X41Y32 TIEOFF internal 2)
	)
	(tile 92 97 CLBLL_X38Y32 CLBLL 2
		(primitive_site SLICE_X58Y32 SLICEL internal 45)
		(primitive_site SLICE_X59Y32 SLICEL internal 45)
	)
	(tile 92 98 INT_X39Y32 INT 1
		(primitive_site TIEOFF_X42Y32 TIEOFF internal 2)
	)
	(tile 92 99 CLBLM_X39Y32 CLBLM 2
		(primitive_site SLICE_X60Y32 SLICEM internal 50)
		(primitive_site SLICE_X61Y32 SLICEL internal 45)
	)
	(tile 92 100 INT_X40Y32 INT 1
		(primitive_site TIEOFF_X43Y32 TIEOFF internal 2)
	)
	(tile 92 101 CLBLL_X40Y32 CLBLL 2
		(primitive_site SLICE_X62Y32 SLICEL internal 45)
		(primitive_site SLICE_X63Y32 SLICEL internal 45)
	)
	(tile 92 102 VBRK_X40Y32 VBRK 0
	)
	(tile 92 103 INT_X41Y32 INT 1
		(primitive_site TIEOFF_X44Y32 TIEOFF internal 2)
	)
	(tile 92 104 INT_INTERFACE_X41Y32 INT_INTERFACE 0
	)
	(tile 92 105 RIOI_X41Y32 RIOI 6
		(primitive_site OLOGIC_X2Y32 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y32 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y32 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y33 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y33 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y33 ILOGICE1 internal 28)
	)
	(tile 92 106 RIOB_X41Y32 RIOB 2
		(primitive_site V6 IOBS bonded 13)
		(primitive_site U6 IOBM bonded 13)
	)
	(tile 92 107 VBRK_X41Y32 VBRK 0
	)
	(tile 92 108 INT_X42Y32 INT 1
		(primitive_site TIEOFF_X45Y32 TIEOFF internal 2)
	)
	(tile 92 109 CLBLM_X42Y32 CLBLM 2
		(primitive_site SLICE_X64Y32 SLICEM internal 50)
		(primitive_site SLICE_X65Y32 SLICEL internal 45)
	)
	(tile 92 110 INT_X43Y32 INT 1
		(primitive_site TIEOFF_X46Y32 TIEOFF internal 2)
	)
	(tile 92 111 CLBLL_X43Y32 CLBLL 2
		(primitive_site SLICE_X66Y32 SLICEL internal 45)
		(primitive_site SLICE_X67Y32 SLICEL internal 45)
	)
	(tile 92 112 INT_X44Y32 INT 1
		(primitive_site TIEOFF_X47Y32 TIEOFF internal 2)
	)
	(tile 92 113 INT_INTERFACE_X44Y32 INT_INTERFACE 0
	)
	(tile 92 114 NULL_X114Y34 NULL 0
	)
	(tile 92 115 INT_X45Y32 INT 1
		(primitive_site TIEOFF_X48Y32 TIEOFF internal 2)
	)
	(tile 92 116 CLBLM_X45Y32 CLBLM 2
		(primitive_site SLICE_X68Y32 SLICEM internal 50)
		(primitive_site SLICE_X69Y32 SLICEL internal 45)
	)
	(tile 92 117 INT_X46Y32 INT 1
		(primitive_site TIEOFF_X49Y32 TIEOFF internal 2)
	)
	(tile 92 118 CLBLM_X46Y32 CLBLM 2
		(primitive_site SLICE_X70Y32 SLICEM internal 50)
		(primitive_site SLICE_X71Y32 SLICEL internal 45)
	)
	(tile 92 119 INT_X47Y32 INT 1
		(primitive_site TIEOFF_X50Y32 TIEOFF internal 2)
	)
	(tile 92 120 INT_INTERFACE_X47Y32 INT_INTERFACE 0
	)
	(tile 92 121 NULL_X121Y34 NULL 0
	)
	(tile 92 122 VBRK_X47Y32 VBRK 0
	)
	(tile 92 123 INT_X48Y32 INT 1
		(primitive_site TIEOFF_X52Y32 TIEOFF internal 2)
	)
	(tile 92 124 CLBLM_X48Y32 CLBLM 2
		(primitive_site SLICE_X72Y32 SLICEM internal 50)
		(primitive_site SLICE_X73Y32 SLICEL internal 45)
	)
	(tile 92 125 INT_X49Y32 INT 1
		(primitive_site TIEOFF_X53Y32 TIEOFF internal 2)
	)
	(tile 92 126 CLBLM_X49Y32 CLBLM 2
		(primitive_site SLICE_X74Y32 SLICEM internal 50)
		(primitive_site SLICE_X75Y32 SLICEL internal 45)
	)
	(tile 92 127 INT_X50Y32 INT 1
		(primitive_site TIEOFF_X54Y32 TIEOFF internal 2)
	)
	(tile 92 128 INT_INTERFACE_X50Y32 INT_INTERFACE 0
	)
	(tile 92 129 NULL_X129Y34 NULL 0
	)
	(tile 92 130 INT_X51Y32 INT 1
		(primitive_site TIEOFF_X55Y32 TIEOFF internal 2)
	)
	(tile 92 131 CLBLM_X51Y32 CLBLM 2
		(primitive_site SLICE_X76Y32 SLICEM internal 50)
		(primitive_site SLICE_X77Y32 SLICEL internal 45)
	)
	(tile 92 132 INT_X52Y32 INT 1
		(primitive_site TIEOFF_X56Y32 TIEOFF internal 2)
	)
	(tile 92 133 CLBLM_X52Y32 CLBLM 2
		(primitive_site SLICE_X78Y32 SLICEM internal 50)
		(primitive_site SLICE_X79Y32 SLICEL internal 45)
	)
	(tile 92 134 INT_X53Y32 INT 1
		(primitive_site TIEOFF_X57Y32 TIEOFF internal 2)
	)
	(tile 92 135 INT_INTERFACE_X53Y32 INT_INTERFACE 0
	)
	(tile 92 136 NULL_X136Y34 NULL 0
	)
	(tile 92 137 VBRK_X53Y32 VBRK 0
	)
	(tile 92 138 INT_X54Y32 INT 1
		(primitive_site TIEOFF_X59Y32 TIEOFF internal 2)
	)
	(tile 92 139 CLBLM_X54Y32 CLBLM 2
		(primitive_site SLICE_X80Y32 SLICEM internal 50)
		(primitive_site SLICE_X81Y32 SLICEL internal 45)
	)
	(tile 92 140 INT_X55Y32 INT 1
		(primitive_site TIEOFF_X60Y32 TIEOFF internal 2)
	)
	(tile 92 141 CLBLM_X55Y32 CLBLM 2
		(primitive_site SLICE_X82Y32 SLICEM internal 50)
		(primitive_site SLICE_X83Y32 SLICEL internal 45)
	)
	(tile 92 142 INT_X56Y32 INT 1
		(primitive_site TIEOFF_X61Y32 TIEOFF internal 2)
	)
	(tile 92 143 CLBLM_X56Y32 CLBLM 2
		(primitive_site SLICE_X84Y32 SLICEM internal 50)
		(primitive_site SLICE_X85Y32 SLICEL internal 45)
	)
	(tile 92 144 INT_X57Y32 INT 1
		(primitive_site TIEOFF_X62Y32 TIEOFF internal 2)
	)
	(tile 92 145 CLBLM_X57Y32 CLBLM 2
		(primitive_site SLICE_X86Y32 SLICEM internal 50)
		(primitive_site SLICE_X87Y32 SLICEL internal 45)
	)
	(tile 92 146 INT_X58Y32 INT 1
		(primitive_site TIEOFF_X63Y32 TIEOFF internal 2)
	)
	(tile 92 147 INT_INTERFACE_X58Y32 INT_INTERFACE 0
	)
	(tile 92 148 NULL_X148Y34 NULL 0
	)
	(tile 92 149 VBRK_X58Y32 VBRK 0
	)
	(tile 92 150 INT_X59Y32 INT 1
		(primitive_site TIEOFF_X65Y32 TIEOFF internal 2)
	)
	(tile 92 151 CLBLM_X59Y32 CLBLM 2
		(primitive_site SLICE_X88Y32 SLICEM internal 50)
		(primitive_site SLICE_X89Y32 SLICEL internal 45)
	)
	(tile 92 152 INT_X60Y32 INT 1
		(primitive_site TIEOFF_X66Y32 TIEOFF internal 2)
	)
	(tile 92 153 CLBLM_X60Y32 CLBLM 2
		(primitive_site SLICE_X90Y32 SLICEM internal 50)
		(primitive_site SLICE_X91Y32 SLICEL internal 45)
	)
	(tile 92 154 INT_X61Y32 INT 1
		(primitive_site TIEOFF_X67Y32 TIEOFF internal 2)
	)
	(tile 92 155 INT_INTERFACE_X61Y32 INT_INTERFACE 0
	)
	(tile 92 156 NULL_X156Y34 NULL 0
	)
	(tile 92 157 INT_X62Y32 INT 1
		(primitive_site TIEOFF_X68Y32 TIEOFF internal 2)
	)
	(tile 92 158 CLBLM_X62Y32 CLBLM 2
		(primitive_site SLICE_X92Y32 SLICEM internal 50)
		(primitive_site SLICE_X93Y32 SLICEL internal 45)
	)
	(tile 92 159 INT_X63Y32 INT 1
		(primitive_site TIEOFF_X69Y32 TIEOFF internal 2)
	)
	(tile 92 160 CLBLL_X63Y32 CLBLL 2
		(primitive_site SLICE_X94Y32 SLICEL internal 45)
		(primitive_site SLICE_X95Y32 SLICEL internal 45)
	)
	(tile 92 161 VBRK_X63Y32 VBRK 0
	)
	(tile 92 162 INT_X64Y32 INT 1
		(primitive_site TIEOFF_X70Y32 TIEOFF internal 2)
	)
	(tile 92 163 CLBLM_X64Y32 CLBLM 2
		(primitive_site SLICE_X96Y32 SLICEM internal 50)
		(primitive_site SLICE_X97Y32 SLICEL internal 45)
	)
	(tile 92 164 INT_X65Y32 INT 1
		(primitive_site TIEOFF_X71Y32 TIEOFF internal 2)
	)
	(tile 92 165 CLBLL_X65Y32 CLBLL 2
		(primitive_site SLICE_X98Y32 SLICEL internal 45)
		(primitive_site SLICE_X99Y32 SLICEL internal 45)
	)
	(tile 92 166 INT_X66Y32 INT 1
		(primitive_site TIEOFF_X72Y32 TIEOFF internal 2)
	)
	(tile 92 167 CLBLL_X66Y32 CLBLL 2
		(primitive_site SLICE_X100Y32 SLICEL internal 45)
		(primitive_site SLICE_X101Y32 SLICEL internal 45)
	)
	(tile 92 168 INT_X67Y32 INT 1
		(primitive_site TIEOFF_X73Y32 TIEOFF internal 2)
	)
	(tile 92 169 CLBLM_X67Y32 CLBLM 2
		(primitive_site SLICE_X102Y32 SLICEM internal 50)
		(primitive_site SLICE_X103Y32 SLICEL internal 45)
	)
	(tile 92 170 INT_X68Y32 INT 1
		(primitive_site TIEOFF_X74Y32 TIEOFF internal 2)
	)
	(tile 92 171 CLBLL_X68Y32 CLBLL 2
		(primitive_site SLICE_X104Y32 SLICEL internal 45)
		(primitive_site SLICE_X105Y32 SLICEL internal 45)
	)
	(tile 92 172 INT_X69Y32 INT 1
		(primitive_site TIEOFF_X75Y32 TIEOFF internal 2)
	)
	(tile 92 173 INT_INTERFACE_X69Y32 INT_INTERFACE 0
	)
	(tile 92 174 NULL_X174Y34 NULL 0
	)
	(tile 92 175 INT_X70Y32 INT 1
		(primitive_site TIEOFF_X76Y32 TIEOFF internal 2)
	)
	(tile 92 176 GTX_INT_INTERFACE_X70Y32 GTX_INT_INTERFACE 0
	)
	(tile 92 177 R_TERM_INT_X70Y32 R_TERM_INT 0
	)
	(tile 92 178 NULL_X178Y34 NULL 0
	)
	(tile 93 0 NULL_X0Y33 NULL 0
	)
	(tile 93 1 NULL_X1Y33 NULL 0
	)
	(tile 93 2 L_TERM_INT_X0Y31 L_TERM_INT 0
	)
	(tile 93 3 INT_X0Y31 INT 1
		(primitive_site TIEOFF_X0Y31 TIEOFF internal 2)
	)
	(tile 93 4 IOI_L_INT_INTERFACE_X0Y31 IOI_L_INT_INTERFACE 0
	)
	(tile 93 5 VBRK_X0Y31 VBRK 0
	)
	(tile 93 6 INT_X1Y31 INT 1
		(primitive_site TIEOFF_X1Y31 TIEOFF internal 2)
	)
	(tile 93 7 CLBLM_X1Y31 CLBLM 2
		(primitive_site SLICE_X0Y31 SLICEM internal 50)
		(primitive_site SLICE_X1Y31 SLICEL internal 45)
	)
	(tile 93 8 INT_X2Y31 INT 1
		(primitive_site TIEOFF_X2Y31 TIEOFF internal 2)
	)
	(tile 93 9 CLBLL_X2Y31 CLBLL 2
		(primitive_site SLICE_X2Y31 SLICEL internal 45)
		(primitive_site SLICE_X3Y31 SLICEL internal 45)
	)
	(tile 93 10 INT_X3Y31 INT 1
		(primitive_site TIEOFF_X3Y31 TIEOFF internal 2)
	)
	(tile 93 11 CLBLM_X3Y31 CLBLM 2
		(primitive_site SLICE_X4Y31 SLICEM internal 50)
		(primitive_site SLICE_X5Y31 SLICEL internal 45)
	)
	(tile 93 12 INT_X4Y31 INT 1
		(primitive_site TIEOFF_X4Y31 TIEOFF internal 2)
	)
	(tile 93 13 CLBLL_X4Y31 CLBLL 2
		(primitive_site SLICE_X6Y31 SLICEL internal 45)
		(primitive_site SLICE_X7Y31 SLICEL internal 45)
	)
	(tile 93 14 INT_X5Y31 INT 1
		(primitive_site TIEOFF_X5Y31 TIEOFF internal 2)
	)
	(tile 93 15 INT_INTERFACE_X5Y31 INT_INTERFACE 0
	)
	(tile 93 16 NULL_X16Y33 NULL 0
	)
	(tile 93 17 INT_X6Y31 INT 1
		(primitive_site TIEOFF_X6Y31 TIEOFF internal 2)
	)
	(tile 93 18 CLBLM_X6Y31 CLBLM 2
		(primitive_site SLICE_X8Y31 SLICEM internal 50)
		(primitive_site SLICE_X9Y31 SLICEL internal 45)
	)
	(tile 93 19 INT_X7Y31 INT 1
		(primitive_site TIEOFF_X7Y31 TIEOFF internal 2)
	)
	(tile 93 20 CLBLM_X7Y31 CLBLM 2
		(primitive_site SLICE_X10Y31 SLICEM internal 50)
		(primitive_site SLICE_X11Y31 SLICEL internal 45)
	)
	(tile 93 21 VBRK_X7Y31 VBRK 0
	)
	(tile 93 22 INT_X8Y31 INT 1
		(primitive_site TIEOFF_X8Y31 TIEOFF internal 2)
	)
	(tile 93 23 INT_INTERFACE_X8Y31 INT_INTERFACE 0
	)
	(tile 93 24 NULL_X24Y33 NULL 0
	)
	(tile 93 25 INT_X9Y31 INT 1
		(primitive_site TIEOFF_X10Y31 TIEOFF internal 2)
	)
	(tile 93 26 CLBLM_X9Y31 CLBLM 2
		(primitive_site SLICE_X12Y31 SLICEM internal 50)
		(primitive_site SLICE_X13Y31 SLICEL internal 45)
	)
	(tile 93 27 INT_X10Y31 INT 1
		(primitive_site TIEOFF_X11Y31 TIEOFF internal 2)
	)
	(tile 93 28 CLBLM_X10Y31 CLBLM 2
		(primitive_site SLICE_X14Y31 SLICEM internal 50)
		(primitive_site SLICE_X15Y31 SLICEL internal 45)
	)
	(tile 93 29 INT_X11Y31 INT 1
		(primitive_site TIEOFF_X12Y31 TIEOFF internal 2)
	)
	(tile 93 30 CLBLM_X11Y31 CLBLM 2
		(primitive_site SLICE_X16Y31 SLICEM internal 50)
		(primitive_site SLICE_X17Y31 SLICEL internal 45)
	)
	(tile 93 31 INT_X12Y31 INT 1
		(primitive_site TIEOFF_X13Y31 TIEOFF internal 2)
	)
	(tile 93 32 CLBLM_X12Y31 CLBLM 2
		(primitive_site SLICE_X18Y31 SLICEM internal 50)
		(primitive_site SLICE_X19Y31 SLICEL internal 45)
	)
	(tile 93 33 VBRK_X12Y31 VBRK 0
	)
	(tile 93 34 INT_X13Y31 INT 1
		(primitive_site TIEOFF_X14Y31 TIEOFF internal 2)
	)
	(tile 93 35 INT_INTERFACE_X13Y31 INT_INTERFACE 0
	)
	(tile 93 36 NULL_X36Y33 NULL 0
	)
	(tile 93 37 INT_X14Y31 INT 1
		(primitive_site TIEOFF_X16Y31 TIEOFF internal 2)
	)
	(tile 93 38 CLBLM_X14Y31 CLBLM 2
		(primitive_site SLICE_X20Y31 SLICEM internal 50)
		(primitive_site SLICE_X21Y31 SLICEL internal 45)
	)
	(tile 93 39 INT_X15Y31 INT 1
		(primitive_site TIEOFF_X17Y31 TIEOFF internal 2)
	)
	(tile 93 40 CLBLM_X15Y31 CLBLM 2
		(primitive_site SLICE_X22Y31 SLICEM internal 50)
		(primitive_site SLICE_X23Y31 SLICEL internal 45)
	)
	(tile 93 41 INT_X16Y31 INT 1
		(primitive_site TIEOFF_X18Y31 TIEOFF internal 2)
	)
	(tile 93 42 INT_INTERFACE_X16Y31 INT_INTERFACE 0
	)
	(tile 93 43 NULL_X43Y33 NULL 0
	)
	(tile 93 44 INT_X17Y31 INT 1
		(primitive_site TIEOFF_X19Y31 TIEOFF internal 2)
	)
	(tile 93 45 CLBLM_X17Y31 CLBLM 2
		(primitive_site SLICE_X24Y31 SLICEM internal 50)
		(primitive_site SLICE_X25Y31 SLICEL internal 45)
	)
	(tile 93 46 INT_X18Y31 INT 1
		(primitive_site TIEOFF_X20Y31 TIEOFF internal 2)
	)
	(tile 93 47 CLBLM_X18Y31 CLBLM 2
		(primitive_site SLICE_X26Y31 SLICEM internal 50)
		(primitive_site SLICE_X27Y31 SLICEL internal 45)
	)
	(tile 93 48 VBRK_X18Y31 VBRK 0
	)
	(tile 93 49 INT_X19Y31 INT 1
		(primitive_site TIEOFF_X21Y31 TIEOFF internal 2)
	)
	(tile 93 50 INT_INTERFACE_X19Y31 INT_INTERFACE 0
	)
	(tile 93 51 NULL_X51Y33 NULL 0
	)
	(tile 93 52 INT_X20Y31 INT 1
		(primitive_site TIEOFF_X23Y31 TIEOFF internal 2)
	)
	(tile 93 53 CLBLM_X20Y31 CLBLM 2
		(primitive_site SLICE_X28Y31 SLICEM internal 50)
		(primitive_site SLICE_X29Y31 SLICEL internal 45)
	)
	(tile 93 54 INT_X21Y31 INT 1
		(primitive_site TIEOFF_X24Y31 TIEOFF internal 2)
	)
	(tile 93 55 CLBLM_X21Y31 CLBLM 2
		(primitive_site SLICE_X30Y31 SLICEM internal 50)
		(primitive_site SLICE_X31Y31 SLICEL internal 45)
	)
	(tile 93 56 INT_X22Y31 INT 1
		(primitive_site TIEOFF_X25Y31 TIEOFF internal 2)
	)
	(tile 93 57 INT_INTERFACE_X22Y31 INT_INTERFACE 0
	)
	(tile 93 58 NULL_X58Y33 NULL 0
	)
	(tile 93 59 INT_X23Y31 INT 1
		(primitive_site TIEOFF_X26Y31 TIEOFF internal 2)
	)
	(tile 93 60 CLBLM_X23Y31 CLBLM 2
		(primitive_site SLICE_X32Y31 SLICEM internal 50)
		(primitive_site SLICE_X33Y31 SLICEL internal 45)
	)
	(tile 93 61 INT_X24Y31 INT 1
		(primitive_site TIEOFF_X27Y31 TIEOFF internal 2)
	)
	(tile 93 62 CLBLL_X24Y31 CLBLL 2
		(primitive_site SLICE_X34Y31 SLICEL internal 45)
		(primitive_site SLICE_X35Y31 SLICEL internal 45)
	)
	(tile 93 63 VBRK_X24Y31 VBRK 0
	)
	(tile 93 64 NULL_X64Y33 NULL 0
	)
	(tile 93 65 NULL_X65Y33 NULL 0
	)
	(tile 93 66 INT_X25Y31 INT 1
		(primitive_site TIEOFF_X28Y31 TIEOFF internal 2)
	)
	(tile 93 67 IOI_L_INT_INTERFACE_X25Y31 IOI_L_INT_INTERFACE 0
	)
	(tile 93 68 VBRK_X25Y31 VBRK 0
	)
	(tile 93 69 INT_X26Y31 INT 1
		(primitive_site TIEOFF_X29Y31 TIEOFF internal 2)
	)
	(tile 93 70 CLBLM_X26Y31 CLBLM 2
		(primitive_site SLICE_X36Y31 SLICEM internal 50)
		(primitive_site SLICE_X37Y31 SLICEL internal 45)
	)
	(tile 93 71 INT_X27Y31 INT 1
		(primitive_site TIEOFF_X30Y31 TIEOFF internal 2)
	)
	(tile 93 72 CLBLL_X27Y31 CLBLL 2
		(primitive_site SLICE_X38Y31 SLICEL internal 45)
		(primitive_site SLICE_X39Y31 SLICEL internal 45)
	)
	(tile 93 73 INT_X28Y31 INT 1
		(primitive_site TIEOFF_X31Y31 TIEOFF internal 2)
	)
	(tile 93 74 CLBLM_X28Y31 CLBLM 2
		(primitive_site SLICE_X40Y31 SLICEM internal 50)
		(primitive_site SLICE_X41Y31 SLICEL internal 45)
	)
	(tile 93 75 INT_X29Y31 INT 1
		(primitive_site TIEOFF_X32Y31 TIEOFF internal 2)
	)
	(tile 93 76 CLBLL_X29Y31 CLBLL 2
		(primitive_site SLICE_X42Y31 SLICEL internal 45)
		(primitive_site SLICE_X43Y31 SLICEL internal 45)
	)
	(tile 93 77 VBRK_X29Y31 VBRK 0
	)
	(tile 93 78 CENTER_SPACE2_X78Y33 CENTER_SPACE2 0
	)
	(tile 93 79 CENTER_SPACE1_X79Y33 CENTER_SPACE1 0
	)
	(tile 93 80 CENTER_SPACE2_X80Y33 CENTER_SPACE2 0
	)
	(tile 93 81 CENTER_SPACE1_X81Y33 CENTER_SPACE1 0
	)
	(tile 93 82 CENTER_SPACE2_X82Y33 CENTER_SPACE2 0
	)
	(tile 93 83 CENTER_SPACE1_X83Y33 CENTER_SPACE1 0
	)
	(tile 93 84 CENTER_SPACE2_X84Y33 CENTER_SPACE2 0
	)
	(tile 93 85 CENTER_SPACE1_X85Y33 CENTER_SPACE1 0
	)
	(tile 93 86 CENTER_SPACE2_X86Y33 CENTER_SPACE2 0
	)
	(tile 93 87 CENTER_SPACE1_X87Y33 CENTER_SPACE1 0
	)
	(tile 93 88 CENTER_SPACE2_X88Y33 CENTER_SPACE2 0
	)
	(tile 93 89 NULL_X89Y33 NULL 0
	)
	(tile 93 90 VFRAME_X89Y33 VFRAME 0
	)
	(tile 93 91 INT_X36Y31 INT 1
		(primitive_site TIEOFF_X39Y31 TIEOFF internal 2)
	)
	(tile 93 92 INT_INTERFACE_X36Y31 INT_INTERFACE 0
	)
	(tile 93 93 NULL_X93Y33 NULL 0
	)
	(tile 93 94 INT_X37Y31 INT 1
		(primitive_site TIEOFF_X40Y31 TIEOFF internal 2)
	)
	(tile 93 95 CLBLM_X37Y31 CLBLM 2
		(primitive_site SLICE_X56Y31 SLICEM internal 50)
		(primitive_site SLICE_X57Y31 SLICEL internal 45)
	)
	(tile 93 96 INT_X38Y31 INT 1
		(primitive_site TIEOFF_X41Y31 TIEOFF internal 2)
	)
	(tile 93 97 CLBLL_X38Y31 CLBLL 2
		(primitive_site SLICE_X58Y31 SLICEL internal 45)
		(primitive_site SLICE_X59Y31 SLICEL internal 45)
	)
	(tile 93 98 INT_X39Y31 INT 1
		(primitive_site TIEOFF_X42Y31 TIEOFF internal 2)
	)
	(tile 93 99 CLBLM_X39Y31 CLBLM 2
		(primitive_site SLICE_X60Y31 SLICEM internal 50)
		(primitive_site SLICE_X61Y31 SLICEL internal 45)
	)
	(tile 93 100 INT_X40Y31 INT 1
		(primitive_site TIEOFF_X43Y31 TIEOFF internal 2)
	)
	(tile 93 101 CLBLL_X40Y31 CLBLL 2
		(primitive_site SLICE_X62Y31 SLICEL internal 45)
		(primitive_site SLICE_X63Y31 SLICEL internal 45)
	)
	(tile 93 102 VBRK_X40Y31 VBRK 0
	)
	(tile 93 103 INT_X41Y31 INT 1
		(primitive_site TIEOFF_X44Y31 TIEOFF internal 2)
	)
	(tile 93 104 INT_INTERFACE_X41Y31 INT_INTERFACE 0
	)
	(tile 93 105 NULL_X105Y33 NULL 0
	)
	(tile 93 106 NULL_X106Y33 NULL 0
	)
	(tile 93 107 VBRK_X106Y33 VBRK 0
	)
	(tile 93 108 INT_X42Y31 INT 1
		(primitive_site TIEOFF_X45Y31 TIEOFF internal 2)
	)
	(tile 93 109 CLBLM_X42Y31 CLBLM 2
		(primitive_site SLICE_X64Y31 SLICEM internal 50)
		(primitive_site SLICE_X65Y31 SLICEL internal 45)
	)
	(tile 93 110 INT_X43Y31 INT 1
		(primitive_site TIEOFF_X46Y31 TIEOFF internal 2)
	)
	(tile 93 111 CLBLL_X43Y31 CLBLL 2
		(primitive_site SLICE_X66Y31 SLICEL internal 45)
		(primitive_site SLICE_X67Y31 SLICEL internal 45)
	)
	(tile 93 112 INT_X44Y31 INT 1
		(primitive_site TIEOFF_X47Y31 TIEOFF internal 2)
	)
	(tile 93 113 INT_INTERFACE_X44Y31 INT_INTERFACE 0
	)
	(tile 93 114 NULL_X114Y33 NULL 0
	)
	(tile 93 115 INT_X45Y31 INT 1
		(primitive_site TIEOFF_X48Y31 TIEOFF internal 2)
	)
	(tile 93 116 CLBLM_X45Y31 CLBLM 2
		(primitive_site SLICE_X68Y31 SLICEM internal 50)
		(primitive_site SLICE_X69Y31 SLICEL internal 45)
	)
	(tile 93 117 INT_X46Y31 INT 1
		(primitive_site TIEOFF_X49Y31 TIEOFF internal 2)
	)
	(tile 93 118 CLBLM_X46Y31 CLBLM 2
		(primitive_site SLICE_X70Y31 SLICEM internal 50)
		(primitive_site SLICE_X71Y31 SLICEL internal 45)
	)
	(tile 93 119 INT_X47Y31 INT 1
		(primitive_site TIEOFF_X50Y31 TIEOFF internal 2)
	)
	(tile 93 120 INT_INTERFACE_X47Y31 INT_INTERFACE 0
	)
	(tile 93 121 NULL_X121Y33 NULL 0
	)
	(tile 93 122 VBRK_X47Y31 VBRK 0
	)
	(tile 93 123 INT_X48Y31 INT 1
		(primitive_site TIEOFF_X52Y31 TIEOFF internal 2)
	)
	(tile 93 124 CLBLM_X48Y31 CLBLM 2
		(primitive_site SLICE_X72Y31 SLICEM internal 50)
		(primitive_site SLICE_X73Y31 SLICEL internal 45)
	)
	(tile 93 125 INT_X49Y31 INT 1
		(primitive_site TIEOFF_X53Y31 TIEOFF internal 2)
	)
	(tile 93 126 CLBLM_X49Y31 CLBLM 2
		(primitive_site SLICE_X74Y31 SLICEM internal 50)
		(primitive_site SLICE_X75Y31 SLICEL internal 45)
	)
	(tile 93 127 INT_X50Y31 INT 1
		(primitive_site TIEOFF_X54Y31 TIEOFF internal 2)
	)
	(tile 93 128 INT_INTERFACE_X50Y31 INT_INTERFACE 0
	)
	(tile 93 129 NULL_X129Y33 NULL 0
	)
	(tile 93 130 INT_X51Y31 INT 1
		(primitive_site TIEOFF_X55Y31 TIEOFF internal 2)
	)
	(tile 93 131 CLBLM_X51Y31 CLBLM 2
		(primitive_site SLICE_X76Y31 SLICEM internal 50)
		(primitive_site SLICE_X77Y31 SLICEL internal 45)
	)
	(tile 93 132 INT_X52Y31 INT 1
		(primitive_site TIEOFF_X56Y31 TIEOFF internal 2)
	)
	(tile 93 133 CLBLM_X52Y31 CLBLM 2
		(primitive_site SLICE_X78Y31 SLICEM internal 50)
		(primitive_site SLICE_X79Y31 SLICEL internal 45)
	)
	(tile 93 134 INT_X53Y31 INT 1
		(primitive_site TIEOFF_X57Y31 TIEOFF internal 2)
	)
	(tile 93 135 INT_INTERFACE_X53Y31 INT_INTERFACE 0
	)
	(tile 93 136 NULL_X136Y33 NULL 0
	)
	(tile 93 137 VBRK_X53Y31 VBRK 0
	)
	(tile 93 138 INT_X54Y31 INT 1
		(primitive_site TIEOFF_X59Y31 TIEOFF internal 2)
	)
	(tile 93 139 CLBLM_X54Y31 CLBLM 2
		(primitive_site SLICE_X80Y31 SLICEM internal 50)
		(primitive_site SLICE_X81Y31 SLICEL internal 45)
	)
	(tile 93 140 INT_X55Y31 INT 1
		(primitive_site TIEOFF_X60Y31 TIEOFF internal 2)
	)
	(tile 93 141 CLBLM_X55Y31 CLBLM 2
		(primitive_site SLICE_X82Y31 SLICEM internal 50)
		(primitive_site SLICE_X83Y31 SLICEL internal 45)
	)
	(tile 93 142 INT_X56Y31 INT 1
		(primitive_site TIEOFF_X61Y31 TIEOFF internal 2)
	)
	(tile 93 143 CLBLM_X56Y31 CLBLM 2
		(primitive_site SLICE_X84Y31 SLICEM internal 50)
		(primitive_site SLICE_X85Y31 SLICEL internal 45)
	)
	(tile 93 144 INT_X57Y31 INT 1
		(primitive_site TIEOFF_X62Y31 TIEOFF internal 2)
	)
	(tile 93 145 CLBLM_X57Y31 CLBLM 2
		(primitive_site SLICE_X86Y31 SLICEM internal 50)
		(primitive_site SLICE_X87Y31 SLICEL internal 45)
	)
	(tile 93 146 INT_X58Y31 INT 1
		(primitive_site TIEOFF_X63Y31 TIEOFF internal 2)
	)
	(tile 93 147 INT_INTERFACE_X58Y31 INT_INTERFACE 0
	)
	(tile 93 148 NULL_X148Y33 NULL 0
	)
	(tile 93 149 VBRK_X58Y31 VBRK 0
	)
	(tile 93 150 INT_X59Y31 INT 1
		(primitive_site TIEOFF_X65Y31 TIEOFF internal 2)
	)
	(tile 93 151 CLBLM_X59Y31 CLBLM 2
		(primitive_site SLICE_X88Y31 SLICEM internal 50)
		(primitive_site SLICE_X89Y31 SLICEL internal 45)
	)
	(tile 93 152 INT_X60Y31 INT 1
		(primitive_site TIEOFF_X66Y31 TIEOFF internal 2)
	)
	(tile 93 153 CLBLM_X60Y31 CLBLM 2
		(primitive_site SLICE_X90Y31 SLICEM internal 50)
		(primitive_site SLICE_X91Y31 SLICEL internal 45)
	)
	(tile 93 154 INT_X61Y31 INT 1
		(primitive_site TIEOFF_X67Y31 TIEOFF internal 2)
	)
	(tile 93 155 INT_INTERFACE_X61Y31 INT_INTERFACE 0
	)
	(tile 93 156 NULL_X156Y33 NULL 0
	)
	(tile 93 157 INT_X62Y31 INT 1
		(primitive_site TIEOFF_X68Y31 TIEOFF internal 2)
	)
	(tile 93 158 CLBLM_X62Y31 CLBLM 2
		(primitive_site SLICE_X92Y31 SLICEM internal 50)
		(primitive_site SLICE_X93Y31 SLICEL internal 45)
	)
	(tile 93 159 INT_X63Y31 INT 1
		(primitive_site TIEOFF_X69Y31 TIEOFF internal 2)
	)
	(tile 93 160 CLBLL_X63Y31 CLBLL 2
		(primitive_site SLICE_X94Y31 SLICEL internal 45)
		(primitive_site SLICE_X95Y31 SLICEL internal 45)
	)
	(tile 93 161 VBRK_X63Y31 VBRK 0
	)
	(tile 93 162 INT_X64Y31 INT 1
		(primitive_site TIEOFF_X70Y31 TIEOFF internal 2)
	)
	(tile 93 163 CLBLM_X64Y31 CLBLM 2
		(primitive_site SLICE_X96Y31 SLICEM internal 50)
		(primitive_site SLICE_X97Y31 SLICEL internal 45)
	)
	(tile 93 164 INT_X65Y31 INT 1
		(primitive_site TIEOFF_X71Y31 TIEOFF internal 2)
	)
	(tile 93 165 CLBLL_X65Y31 CLBLL 2
		(primitive_site SLICE_X98Y31 SLICEL internal 45)
		(primitive_site SLICE_X99Y31 SLICEL internal 45)
	)
	(tile 93 166 INT_X66Y31 INT 1
		(primitive_site TIEOFF_X72Y31 TIEOFF internal 2)
	)
	(tile 93 167 CLBLL_X66Y31 CLBLL 2
		(primitive_site SLICE_X100Y31 SLICEL internal 45)
		(primitive_site SLICE_X101Y31 SLICEL internal 45)
	)
	(tile 93 168 INT_X67Y31 INT 1
		(primitive_site TIEOFF_X73Y31 TIEOFF internal 2)
	)
	(tile 93 169 CLBLM_X67Y31 CLBLM 2
		(primitive_site SLICE_X102Y31 SLICEM internal 50)
		(primitive_site SLICE_X103Y31 SLICEL internal 45)
	)
	(tile 93 170 INT_X68Y31 INT 1
		(primitive_site TIEOFF_X74Y31 TIEOFF internal 2)
	)
	(tile 93 171 CLBLL_X68Y31 CLBLL 2
		(primitive_site SLICE_X104Y31 SLICEL internal 45)
		(primitive_site SLICE_X105Y31 SLICEL internal 45)
	)
	(tile 93 172 INT_X69Y31 INT 1
		(primitive_site TIEOFF_X75Y31 TIEOFF internal 2)
	)
	(tile 93 173 INT_INTERFACE_X69Y31 INT_INTERFACE 0
	)
	(tile 93 174 NULL_X174Y33 NULL 0
	)
	(tile 93 175 INT_X70Y31 INT 1
		(primitive_site TIEOFF_X76Y31 TIEOFF internal 2)
	)
	(tile 93 176 GTX_INT_INTERFACE_X70Y31 GTX_INT_INTERFACE 0
	)
	(tile 93 177 R_TERM_INT_X70Y31 R_TERM_INT 0
	)
	(tile 93 178 NULL_X178Y33 NULL 0
	)
	(tile 94 0 LIOB_X0Y30 LIOB 2
		(primitive_site R22 IOBS bonded 13)
		(primitive_site P22 IOBM bonded 13)
	)
	(tile 94 1 LIOI_X0Y30 LIOI 6
		(primitive_site IODELAY_X0Y30 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y30 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y31 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y31 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y31 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y30 OLOGICE1 internal 32)
	)
	(tile 94 2 L_TERM_INT_X0Y30 L_TERM_INT 0
	)
	(tile 94 3 INT_X0Y30 INT 1
		(primitive_site TIEOFF_X0Y30 TIEOFF internal 2)
	)
	(tile 94 4 IOI_L_INT_INTERFACE_X0Y30 IOI_L_INT_INTERFACE 0
	)
	(tile 94 5 VBRK_X0Y30 VBRK 0
	)
	(tile 94 6 INT_X1Y30 INT 1
		(primitive_site TIEOFF_X1Y30 TIEOFF internal 2)
	)
	(tile 94 7 CLBLM_X1Y30 CLBLM 2
		(primitive_site SLICE_X0Y30 SLICEM internal 50)
		(primitive_site SLICE_X1Y30 SLICEL internal 45)
	)
	(tile 94 8 INT_X2Y30 INT 1
		(primitive_site TIEOFF_X2Y30 TIEOFF internal 2)
	)
	(tile 94 9 CLBLL_X2Y30 CLBLL 2
		(primitive_site SLICE_X2Y30 SLICEL internal 45)
		(primitive_site SLICE_X3Y30 SLICEL internal 45)
	)
	(tile 94 10 INT_X3Y30 INT 1
		(primitive_site TIEOFF_X3Y30 TIEOFF internal 2)
	)
	(tile 94 11 CLBLM_X3Y30 CLBLM 2
		(primitive_site SLICE_X4Y30 SLICEM internal 50)
		(primitive_site SLICE_X5Y30 SLICEL internal 45)
	)
	(tile 94 12 INT_X4Y30 INT 1
		(primitive_site TIEOFF_X4Y30 TIEOFF internal 2)
	)
	(tile 94 13 CLBLL_X4Y30 CLBLL 2
		(primitive_site SLICE_X6Y30 SLICEL internal 45)
		(primitive_site SLICE_X7Y30 SLICEL internal 45)
	)
	(tile 94 14 INT_X5Y30 INT 1
		(primitive_site TIEOFF_X5Y30 TIEOFF internal 2)
	)
	(tile 94 15 INT_INTERFACE_X5Y30 INT_INTERFACE 0
	)
	(tile 94 16 BRAM_X5Y30 BRAM 3
		(primitive_site RAMB18_X0Y12 FIFO18E1 internal 158)
		(primitive_site RAMB18_X0Y13 RAMB18E1 internal 158)
		(primitive_site RAMB36_X0Y6 RAMBFIFO36E1 internal 356)
	)
	(tile 94 17 INT_X6Y30 INT 1
		(primitive_site TIEOFF_X6Y30 TIEOFF internal 2)
	)
	(tile 94 18 CLBLM_X6Y30 CLBLM 2
		(primitive_site SLICE_X8Y30 SLICEM internal 50)
		(primitive_site SLICE_X9Y30 SLICEL internal 45)
	)
	(tile 94 19 INT_X7Y30 INT 1
		(primitive_site TIEOFF_X7Y30 TIEOFF internal 2)
	)
	(tile 94 20 CLBLM_X7Y30 CLBLM 2
		(primitive_site SLICE_X10Y30 SLICEM internal 50)
		(primitive_site SLICE_X11Y30 SLICEL internal 45)
	)
	(tile 94 21 VBRK_X7Y30 VBRK 0
	)
	(tile 94 22 INT_X8Y30 INT 1
		(primitive_site TIEOFF_X8Y30 TIEOFF internal 2)
	)
	(tile 94 23 INT_INTERFACE_X8Y30 INT_INTERFACE 0
	)
	(tile 94 24 DSP_X8Y30 DSP 3
		(primitive_site DSP48_X0Y12 DSP48E1 internal 417)
		(primitive_site DSP48_X0Y13 DSP48E1 internal 417)
		(primitive_site TIEOFF_X9Y30 TIEOFF internal 2)
	)
	(tile 94 25 INT_X9Y30 INT 1
		(primitive_site TIEOFF_X10Y30 TIEOFF internal 2)
	)
	(tile 94 26 CLBLM_X9Y30 CLBLM 2
		(primitive_site SLICE_X12Y30 SLICEM internal 50)
		(primitive_site SLICE_X13Y30 SLICEL internal 45)
	)
	(tile 94 27 INT_X10Y30 INT 1
		(primitive_site TIEOFF_X11Y30 TIEOFF internal 2)
	)
	(tile 94 28 CLBLM_X10Y30 CLBLM 2
		(primitive_site SLICE_X14Y30 SLICEM internal 50)
		(primitive_site SLICE_X15Y30 SLICEL internal 45)
	)
	(tile 94 29 INT_X11Y30 INT 1
		(primitive_site TIEOFF_X12Y30 TIEOFF internal 2)
	)
	(tile 94 30 CLBLM_X11Y30 CLBLM 2
		(primitive_site SLICE_X16Y30 SLICEM internal 50)
		(primitive_site SLICE_X17Y30 SLICEL internal 45)
	)
	(tile 94 31 INT_X12Y30 INT 1
		(primitive_site TIEOFF_X13Y30 TIEOFF internal 2)
	)
	(tile 94 32 CLBLM_X12Y30 CLBLM 2
		(primitive_site SLICE_X18Y30 SLICEM internal 50)
		(primitive_site SLICE_X19Y30 SLICEL internal 45)
	)
	(tile 94 33 VBRK_X12Y30 VBRK 0
	)
	(tile 94 34 INT_X13Y30 INT 1
		(primitive_site TIEOFF_X14Y30 TIEOFF internal 2)
	)
	(tile 94 35 INT_INTERFACE_X13Y30 INT_INTERFACE 0
	)
	(tile 94 36 DSP_X13Y30 DSP 3
		(primitive_site DSP48_X1Y12 DSP48E1 internal 417)
		(primitive_site DSP48_X1Y13 DSP48E1 internal 417)
		(primitive_site TIEOFF_X15Y30 TIEOFF internal 2)
	)
	(tile 94 37 INT_X14Y30 INT 1
		(primitive_site TIEOFF_X16Y30 TIEOFF internal 2)
	)
	(tile 94 38 CLBLM_X14Y30 CLBLM 2
		(primitive_site SLICE_X20Y30 SLICEM internal 50)
		(primitive_site SLICE_X21Y30 SLICEL internal 45)
	)
	(tile 94 39 INT_X15Y30 INT 1
		(primitive_site TIEOFF_X17Y30 TIEOFF internal 2)
	)
	(tile 94 40 CLBLM_X15Y30 CLBLM 2
		(primitive_site SLICE_X22Y30 SLICEM internal 50)
		(primitive_site SLICE_X23Y30 SLICEL internal 45)
	)
	(tile 94 41 INT_X16Y30 INT 1
		(primitive_site TIEOFF_X18Y30 TIEOFF internal 2)
	)
	(tile 94 42 INT_INTERFACE_X16Y30 INT_INTERFACE 0
	)
	(tile 94 43 BRAM_X16Y30 BRAM 3
		(primitive_site RAMB18_X1Y12 FIFO18E1 internal 158)
		(primitive_site RAMB18_X1Y13 RAMB18E1 internal 158)
		(primitive_site RAMB36_X1Y6 RAMBFIFO36E1 internal 356)
	)
	(tile 94 44 INT_X17Y30 INT 1
		(primitive_site TIEOFF_X19Y30 TIEOFF internal 2)
	)
	(tile 94 45 CLBLM_X17Y30 CLBLM 2
		(primitive_site SLICE_X24Y30 SLICEM internal 50)
		(primitive_site SLICE_X25Y30 SLICEL internal 45)
	)
	(tile 94 46 INT_X18Y30 INT 1
		(primitive_site TIEOFF_X20Y30 TIEOFF internal 2)
	)
	(tile 94 47 CLBLM_X18Y30 CLBLM 2
		(primitive_site SLICE_X26Y30 SLICEM internal 50)
		(primitive_site SLICE_X27Y30 SLICEL internal 45)
	)
	(tile 94 48 VBRK_X18Y30 VBRK 0
	)
	(tile 94 49 INT_X19Y30 INT 1
		(primitive_site TIEOFF_X21Y30 TIEOFF internal 2)
	)
	(tile 94 50 INT_INTERFACE_X19Y30 INT_INTERFACE 0
	)
	(tile 94 51 DSP_X19Y30 DSP 3
		(primitive_site DSP48_X2Y12 DSP48E1 internal 417)
		(primitive_site DSP48_X2Y13 DSP48E1 internal 417)
		(primitive_site TIEOFF_X22Y30 TIEOFF internal 2)
	)
	(tile 94 52 INT_X20Y30 INT 1
		(primitive_site TIEOFF_X23Y30 TIEOFF internal 2)
	)
	(tile 94 53 CLBLM_X20Y30 CLBLM 2
		(primitive_site SLICE_X28Y30 SLICEM internal 50)
		(primitive_site SLICE_X29Y30 SLICEL internal 45)
	)
	(tile 94 54 INT_X21Y30 INT 1
		(primitive_site TIEOFF_X24Y30 TIEOFF internal 2)
	)
	(tile 94 55 CLBLM_X21Y30 CLBLM 2
		(primitive_site SLICE_X30Y30 SLICEM internal 50)
		(primitive_site SLICE_X31Y30 SLICEL internal 45)
	)
	(tile 94 56 INT_X22Y30 INT 1
		(primitive_site TIEOFF_X25Y30 TIEOFF internal 2)
	)
	(tile 94 57 INT_INTERFACE_X22Y30 INT_INTERFACE 0
	)
	(tile 94 58 BRAM_X22Y30 BRAM 3
		(primitive_site RAMB18_X2Y12 FIFO18E1 internal 158)
		(primitive_site RAMB18_X2Y13 RAMB18E1 internal 158)
		(primitive_site RAMB36_X2Y6 RAMBFIFO36E1 internal 356)
	)
	(tile 94 59 INT_X23Y30 INT 1
		(primitive_site TIEOFF_X26Y30 TIEOFF internal 2)
	)
	(tile 94 60 CLBLM_X23Y30 CLBLM 2
		(primitive_site SLICE_X32Y30 SLICEM internal 50)
		(primitive_site SLICE_X33Y30 SLICEL internal 45)
	)
	(tile 94 61 INT_X24Y30 INT 1
		(primitive_site TIEOFF_X27Y30 TIEOFF internal 2)
	)
	(tile 94 62 CLBLL_X24Y30 CLBLL 2
		(primitive_site SLICE_X34Y30 SLICEL internal 45)
		(primitive_site SLICE_X35Y30 SLICEL internal 45)
	)
	(tile 94 63 VBRK_X24Y30 VBRK 0
	)
	(tile 94 64 LIOB_FT_X25Y30 LIOB_FT 2
		(primitive_site W13 IOBS bonded 13)
		(primitive_site V13 IOBM bonded 13)
	)
	(tile 94 65 LIOI_X25Y30 LIOI 6
		(primitive_site IODELAY_X1Y30 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y30 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y31 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y31 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y31 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y30 OLOGICE1 internal 32)
	)
	(tile 94 66 INT_X25Y30 INT 1
		(primitive_site TIEOFF_X28Y30 TIEOFF internal 2)
	)
	(tile 94 67 IOI_L_INT_INTERFACE_X25Y30 IOI_L_INT_INTERFACE 0
	)
	(tile 94 68 VBRK_X25Y30 VBRK 0
	)
	(tile 94 69 INT_X26Y30 INT 1
		(primitive_site TIEOFF_X29Y30 TIEOFF internal 2)
	)
	(tile 94 70 CLBLM_X26Y30 CLBLM 2
		(primitive_site SLICE_X36Y30 SLICEM internal 50)
		(primitive_site SLICE_X37Y30 SLICEL internal 45)
	)
	(tile 94 71 INT_X27Y30 INT 1
		(primitive_site TIEOFF_X30Y30 TIEOFF internal 2)
	)
	(tile 94 72 CLBLL_X27Y30 CLBLL 2
		(primitive_site SLICE_X38Y30 SLICEL internal 45)
		(primitive_site SLICE_X39Y30 SLICEL internal 45)
	)
	(tile 94 73 INT_X28Y30 INT 1
		(primitive_site TIEOFF_X31Y30 TIEOFF internal 2)
	)
	(tile 94 74 CLBLM_X28Y30 CLBLM 2
		(primitive_site SLICE_X40Y30 SLICEM internal 50)
		(primitive_site SLICE_X41Y30 SLICEL internal 45)
	)
	(tile 94 75 INT_X29Y30 INT 1
		(primitive_site TIEOFF_X32Y30 TIEOFF internal 2)
	)
	(tile 94 76 CLBLL_X29Y30 CLBLL 2
		(primitive_site SLICE_X42Y30 SLICEL internal 45)
		(primitive_site SLICE_X43Y30 SLICEL internal 45)
	)
	(tile 94 77 VBRK_X29Y30 VBRK 0
	)
	(tile 94 78 CENTER_SPACE2_X78Y32 CENTER_SPACE2 0
	)
	(tile 94 79 CENTER_SPACE1_X79Y32 CENTER_SPACE1 0
	)
	(tile 94 80 CENTER_SPACE2_X80Y32 CENTER_SPACE2 0
	)
	(tile 94 81 CENTER_SPACE1_X81Y32 CENTER_SPACE1 0
	)
	(tile 94 82 CENTER_SPACE2_X82Y32 CENTER_SPACE2 0
	)
	(tile 94 83 CENTER_SPACE1_X83Y32 CENTER_SPACE1 0
	)
	(tile 94 84 CENTER_SPACE2_X84Y32 CENTER_SPACE2 0
	)
	(tile 94 85 CENTER_SPACE1_X85Y32 CENTER_SPACE1 0
	)
	(tile 94 86 CENTER_SPACE2_X86Y32 CENTER_SPACE2 0
	)
	(tile 94 87 CENTER_SPACE1_X87Y32 CENTER_SPACE1 0
	)
	(tile 94 88 CENTER_SPACE2_X88Y32 CENTER_SPACE2 0
	)
	(tile 94 89 CFG_CENTER_1_X88Y32 CFG_CENTER_1 11
		(primitive_site FRAME_ECC FRAME_ECC internal 53)
		(primitive_site EFUSE_USR_X0Y0 EFUSE_USR internal 32)
		(primitive_site USR_ACCESS_X0Y0 USR_ACCESS internal 34)
		(primitive_site STARTUP_X0Y0 STARTUP internal 15)
		(primitive_site CAPTURE_X0Y0 CAPTURE internal 2)
		(primitive_site DNA_PORT_X0Y0 DNA_PORT internal 5)
		(primitive_site DCIRESET_X0Y0 DCIRESET internal 2)
		(primitive_site ICAP_X0Y0 ICAP internal 68)
		(primitive_site BSCAN_X0Y0 BSCAN internal 11)
		(primitive_site BSCAN_X0Y1 BSCAN internal 11)
		(primitive_site CFG_IO_ACCESS_X0Y0 CFG_IO_ACCESS internal 8)
	)
	(tile 94 90 VFRAME_X88Y32 VFRAME 0
	)
	(tile 94 91 INT_X36Y30 INT 1
		(primitive_site TIEOFF_X39Y30 TIEOFF internal 2)
	)
	(tile 94 92 INT_INTERFACE_X36Y30 INT_INTERFACE 0
	)
	(tile 94 93 NULL_X93Y32 NULL 0
	)
	(tile 94 94 INT_X37Y30 INT 1
		(primitive_site TIEOFF_X40Y30 TIEOFF internal 2)
	)
	(tile 94 95 CLBLM_X37Y30 CLBLM 2
		(primitive_site SLICE_X56Y30 SLICEM internal 50)
		(primitive_site SLICE_X57Y30 SLICEL internal 45)
	)
	(tile 94 96 INT_X38Y30 INT 1
		(primitive_site TIEOFF_X41Y30 TIEOFF internal 2)
	)
	(tile 94 97 CLBLL_X38Y30 CLBLL 2
		(primitive_site SLICE_X58Y30 SLICEL internal 45)
		(primitive_site SLICE_X59Y30 SLICEL internal 45)
	)
	(tile 94 98 INT_X39Y30 INT 1
		(primitive_site TIEOFF_X42Y30 TIEOFF internal 2)
	)
	(tile 94 99 CLBLM_X39Y30 CLBLM 2
		(primitive_site SLICE_X60Y30 SLICEM internal 50)
		(primitive_site SLICE_X61Y30 SLICEL internal 45)
	)
	(tile 94 100 INT_X40Y30 INT 1
		(primitive_site TIEOFF_X43Y30 TIEOFF internal 2)
	)
	(tile 94 101 CLBLL_X40Y30 CLBLL 2
		(primitive_site SLICE_X62Y30 SLICEL internal 45)
		(primitive_site SLICE_X63Y30 SLICEL internal 45)
	)
	(tile 94 102 VBRK_X40Y30 VBRK 0
	)
	(tile 94 103 INT_X41Y30 INT 1
		(primitive_site TIEOFF_X44Y30 TIEOFF internal 2)
	)
	(tile 94 104 INT_INTERFACE_X41Y30 INT_INTERFACE 0
	)
	(tile 94 105 RIOI_X41Y30 RIOI 6
		(primitive_site OLOGIC_X2Y30 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y30 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y30 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y31 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y31 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y31 ILOGICE1 internal 28)
	)
	(tile 94 106 RIOB_X41Y30 RIOB 2
		(primitive_site T11 IOBS bonded 13)
		(primitive_site T12 IOBM bonded 13)
	)
	(tile 94 107 VBRK_X41Y30 VBRK 0
	)
	(tile 94 108 INT_X42Y30 INT 1
		(primitive_site TIEOFF_X45Y30 TIEOFF internal 2)
	)
	(tile 94 109 CLBLM_X42Y30 CLBLM 2
		(primitive_site SLICE_X64Y30 SLICEM internal 50)
		(primitive_site SLICE_X65Y30 SLICEL internal 45)
	)
	(tile 94 110 INT_X43Y30 INT 1
		(primitive_site TIEOFF_X46Y30 TIEOFF internal 2)
	)
	(tile 94 111 CLBLL_X43Y30 CLBLL 2
		(primitive_site SLICE_X66Y30 SLICEL internal 45)
		(primitive_site SLICE_X67Y30 SLICEL internal 45)
	)
	(tile 94 112 INT_X44Y30 INT 1
		(primitive_site TIEOFF_X47Y30 TIEOFF internal 2)
	)
	(tile 94 113 INT_INTERFACE_X44Y30 INT_INTERFACE 0
	)
	(tile 94 114 BRAM_X44Y30 BRAM 3
		(primitive_site RAMB18_X3Y12 FIFO18E1 internal 158)
		(primitive_site RAMB18_X3Y13 RAMB18E1 internal 158)
		(primitive_site RAMB36_X3Y6 RAMBFIFO36E1 internal 356)
	)
	(tile 94 115 INT_X45Y30 INT 1
		(primitive_site TIEOFF_X48Y30 TIEOFF internal 2)
	)
	(tile 94 116 CLBLM_X45Y30 CLBLM 2
		(primitive_site SLICE_X68Y30 SLICEM internal 50)
		(primitive_site SLICE_X69Y30 SLICEL internal 45)
	)
	(tile 94 117 INT_X46Y30 INT 1
		(primitive_site TIEOFF_X49Y30 TIEOFF internal 2)
	)
	(tile 94 118 CLBLM_X46Y30 CLBLM 2
		(primitive_site SLICE_X70Y30 SLICEM internal 50)
		(primitive_site SLICE_X71Y30 SLICEL internal 45)
	)
	(tile 94 119 INT_X47Y30 INT 1
		(primitive_site TIEOFF_X50Y30 TIEOFF internal 2)
	)
	(tile 94 120 INT_INTERFACE_X47Y30 INT_INTERFACE 0
	)
	(tile 94 121 DSP_X47Y30 DSP 3
		(primitive_site DSP48_X3Y12 DSP48E1 internal 417)
		(primitive_site DSP48_X3Y13 DSP48E1 internal 417)
		(primitive_site TIEOFF_X51Y30 TIEOFF internal 2)
	)
	(tile 94 122 VBRK_X47Y30 VBRK 0
	)
	(tile 94 123 INT_X48Y30 INT 1
		(primitive_site TIEOFF_X52Y30 TIEOFF internal 2)
	)
	(tile 94 124 CLBLM_X48Y30 CLBLM 2
		(primitive_site SLICE_X72Y30 SLICEM internal 50)
		(primitive_site SLICE_X73Y30 SLICEL internal 45)
	)
	(tile 94 125 INT_X49Y30 INT 1
		(primitive_site TIEOFF_X53Y30 TIEOFF internal 2)
	)
	(tile 94 126 CLBLM_X49Y30 CLBLM 2
		(primitive_site SLICE_X74Y30 SLICEM internal 50)
		(primitive_site SLICE_X75Y30 SLICEL internal 45)
	)
	(tile 94 127 INT_X50Y30 INT 1
		(primitive_site TIEOFF_X54Y30 TIEOFF internal 2)
	)
	(tile 94 128 INT_INTERFACE_X50Y30 INT_INTERFACE 0
	)
	(tile 94 129 BRAM_X50Y30 BRAM 3
		(primitive_site RAMB18_X4Y12 FIFO18E1 internal 158)
		(primitive_site RAMB18_X4Y13 RAMB18E1 internal 158)
		(primitive_site RAMB36_X4Y6 RAMBFIFO36E1 internal 356)
	)
	(tile 94 130 INT_X51Y30 INT 1
		(primitive_site TIEOFF_X55Y30 TIEOFF internal 2)
	)
	(tile 94 131 CLBLM_X51Y30 CLBLM 2
		(primitive_site SLICE_X76Y30 SLICEM internal 50)
		(primitive_site SLICE_X77Y30 SLICEL internal 45)
	)
	(tile 94 132 INT_X52Y30 INT 1
		(primitive_site TIEOFF_X56Y30 TIEOFF internal 2)
	)
	(tile 94 133 CLBLM_X52Y30 CLBLM 2
		(primitive_site SLICE_X78Y30 SLICEM internal 50)
		(primitive_site SLICE_X79Y30 SLICEL internal 45)
	)
	(tile 94 134 INT_X53Y30 INT 1
		(primitive_site TIEOFF_X57Y30 TIEOFF internal 2)
	)
	(tile 94 135 INT_INTERFACE_X53Y30 INT_INTERFACE 0
	)
	(tile 94 136 DSP_X53Y30 DSP 3
		(primitive_site DSP48_X4Y12 DSP48E1 internal 417)
		(primitive_site DSP48_X4Y13 DSP48E1 internal 417)
		(primitive_site TIEOFF_X58Y30 TIEOFF internal 2)
	)
	(tile 94 137 VBRK_X53Y30 VBRK 0
	)
	(tile 94 138 INT_X54Y30 INT 1
		(primitive_site TIEOFF_X59Y30 TIEOFF internal 2)
	)
	(tile 94 139 CLBLM_X54Y30 CLBLM 2
		(primitive_site SLICE_X80Y30 SLICEM internal 50)
		(primitive_site SLICE_X81Y30 SLICEL internal 45)
	)
	(tile 94 140 INT_X55Y30 INT 1
		(primitive_site TIEOFF_X60Y30 TIEOFF internal 2)
	)
	(tile 94 141 CLBLM_X55Y30 CLBLM 2
		(primitive_site SLICE_X82Y30 SLICEM internal 50)
		(primitive_site SLICE_X83Y30 SLICEL internal 45)
	)
	(tile 94 142 INT_X56Y30 INT 1
		(primitive_site TIEOFF_X61Y30 TIEOFF internal 2)
	)
	(tile 94 143 CLBLM_X56Y30 CLBLM 2
		(primitive_site SLICE_X84Y30 SLICEM internal 50)
		(primitive_site SLICE_X85Y30 SLICEL internal 45)
	)
	(tile 94 144 INT_X57Y30 INT 1
		(primitive_site TIEOFF_X62Y30 TIEOFF internal 2)
	)
	(tile 94 145 CLBLM_X57Y30 CLBLM 2
		(primitive_site SLICE_X86Y30 SLICEM internal 50)
		(primitive_site SLICE_X87Y30 SLICEL internal 45)
	)
	(tile 94 146 INT_X58Y30 INT 1
		(primitive_site TIEOFF_X63Y30 TIEOFF internal 2)
	)
	(tile 94 147 INT_INTERFACE_X58Y30 INT_INTERFACE 0
	)
	(tile 94 148 DSP_X58Y30 DSP 3
		(primitive_site DSP48_X5Y12 DSP48E1 internal 417)
		(primitive_site DSP48_X5Y13 DSP48E1 internal 417)
		(primitive_site TIEOFF_X64Y30 TIEOFF internal 2)
	)
	(tile 94 149 VBRK_X58Y30 VBRK 0
	)
	(tile 94 150 INT_X59Y30 INT 1
		(primitive_site TIEOFF_X65Y30 TIEOFF internal 2)
	)
	(tile 94 151 CLBLM_X59Y30 CLBLM 2
		(primitive_site SLICE_X88Y30 SLICEM internal 50)
		(primitive_site SLICE_X89Y30 SLICEL internal 45)
	)
	(tile 94 152 INT_X60Y30 INT 1
		(primitive_site TIEOFF_X66Y30 TIEOFF internal 2)
	)
	(tile 94 153 CLBLM_X60Y30 CLBLM 2
		(primitive_site SLICE_X90Y30 SLICEM internal 50)
		(primitive_site SLICE_X91Y30 SLICEL internal 45)
	)
	(tile 94 154 INT_X61Y30 INT 1
		(primitive_site TIEOFF_X67Y30 TIEOFF internal 2)
	)
	(tile 94 155 INT_INTERFACE_X61Y30 INT_INTERFACE 0
	)
	(tile 94 156 BRAM_X61Y30 BRAM 3
		(primitive_site RAMB18_X5Y12 FIFO18E1 internal 158)
		(primitive_site RAMB18_X5Y13 RAMB18E1 internal 158)
		(primitive_site RAMB36_X5Y6 RAMBFIFO36E1 internal 356)
	)
	(tile 94 157 INT_X62Y30 INT 1
		(primitive_site TIEOFF_X68Y30 TIEOFF internal 2)
	)
	(tile 94 158 CLBLM_X62Y30 CLBLM 2
		(primitive_site SLICE_X92Y30 SLICEM internal 50)
		(primitive_site SLICE_X93Y30 SLICEL internal 45)
	)
	(tile 94 159 INT_X63Y30 INT 1
		(primitive_site TIEOFF_X69Y30 TIEOFF internal 2)
	)
	(tile 94 160 CLBLL_X63Y30 CLBLL 2
		(primitive_site SLICE_X94Y30 SLICEL internal 45)
		(primitive_site SLICE_X95Y30 SLICEL internal 45)
	)
	(tile 94 161 VBRK_X63Y30 VBRK 0
	)
	(tile 94 162 INT_X64Y30 INT 1
		(primitive_site TIEOFF_X70Y30 TIEOFF internal 2)
	)
	(tile 94 163 CLBLM_X64Y30 CLBLM 2
		(primitive_site SLICE_X96Y30 SLICEM internal 50)
		(primitive_site SLICE_X97Y30 SLICEL internal 45)
	)
	(tile 94 164 INT_X65Y30 INT 1
		(primitive_site TIEOFF_X71Y30 TIEOFF internal 2)
	)
	(tile 94 165 CLBLL_X65Y30 CLBLL 2
		(primitive_site SLICE_X98Y30 SLICEL internal 45)
		(primitive_site SLICE_X99Y30 SLICEL internal 45)
	)
	(tile 94 166 INT_X66Y30 INT 1
		(primitive_site TIEOFF_X72Y30 TIEOFF internal 2)
	)
	(tile 94 167 CLBLL_X66Y30 CLBLL 2
		(primitive_site SLICE_X100Y30 SLICEL internal 45)
		(primitive_site SLICE_X101Y30 SLICEL internal 45)
	)
	(tile 94 168 INT_X67Y30 INT 1
		(primitive_site TIEOFF_X73Y30 TIEOFF internal 2)
	)
	(tile 94 169 CLBLM_X67Y30 CLBLM 2
		(primitive_site SLICE_X102Y30 SLICEM internal 50)
		(primitive_site SLICE_X103Y30 SLICEL internal 45)
	)
	(tile 94 170 INT_X68Y30 INT 1
		(primitive_site TIEOFF_X74Y30 TIEOFF internal 2)
	)
	(tile 94 171 CLBLL_X68Y30 CLBLL 2
		(primitive_site SLICE_X104Y30 SLICEL internal 45)
		(primitive_site SLICE_X105Y30 SLICEL internal 45)
	)
	(tile 94 172 INT_X69Y30 INT 1
		(primitive_site TIEOFF_X75Y30 TIEOFF internal 2)
	)
	(tile 94 173 INT_INTERFACE_X69Y30 INT_INTERFACE 0
	)
	(tile 94 174 BRAM_X69Y30 BRAM 3
		(primitive_site RAMB18_X6Y12 FIFO18E1 internal 158)
		(primitive_site RAMB18_X6Y13 RAMB18E1 internal 158)
		(primitive_site RAMB36_X6Y6 RAMBFIFO36E1 internal 356)
	)
	(tile 94 175 INT_X70Y30 INT 1
		(primitive_site TIEOFF_X76Y30 TIEOFF internal 2)
	)
	(tile 94 176 GTX_INT_INTERFACE_X70Y30 GTX_INT_INTERFACE 0
	)
	(tile 94 177 R_TERM_INT_X70Y30 R_TERM_INT 0
	)
	(tile 94 178 GTX_X70Y30 GTX 5
		(primitive_site GTXE1_X0Y3 GTXE1 internal 496)
		(primitive_site W4 IPAD bonded 1)
		(primitive_site W3 IPAD bonded 1)
		(primitive_site M2 OPAD bonded 1)
		(primitive_site M1 OPAD bonded 1)
	)
	(tile 95 0 NULL_X0Y31 NULL 0
	)
	(tile 95 1 NULL_X1Y31 NULL 0
	)
	(tile 95 2 L_TERM_INT_X0Y29 L_TERM_INT 0
	)
	(tile 95 3 INT_X0Y29 INT 1
		(primitive_site TIEOFF_X0Y29 TIEOFF internal 2)
	)
	(tile 95 4 IOI_L_INT_INTERFACE_X0Y29 IOI_L_INT_INTERFACE 0
	)
	(tile 95 5 VBRK_X0Y29 VBRK 0
	)
	(tile 95 6 INT_X1Y29 INT 1
		(primitive_site TIEOFF_X1Y29 TIEOFF internal 2)
	)
	(tile 95 7 CLBLM_X1Y29 CLBLM 2
		(primitive_site SLICE_X0Y29 SLICEM internal 50)
		(primitive_site SLICE_X1Y29 SLICEL internal 45)
	)
	(tile 95 8 INT_X2Y29 INT 1
		(primitive_site TIEOFF_X2Y29 TIEOFF internal 2)
	)
	(tile 95 9 CLBLL_X2Y29 CLBLL 2
		(primitive_site SLICE_X2Y29 SLICEL internal 45)
		(primitive_site SLICE_X3Y29 SLICEL internal 45)
	)
	(tile 95 10 INT_X3Y29 INT 1
		(primitive_site TIEOFF_X3Y29 TIEOFF internal 2)
	)
	(tile 95 11 CLBLM_X3Y29 CLBLM 2
		(primitive_site SLICE_X4Y29 SLICEM internal 50)
		(primitive_site SLICE_X5Y29 SLICEL internal 45)
	)
	(tile 95 12 INT_X4Y29 INT 1
		(primitive_site TIEOFF_X4Y29 TIEOFF internal 2)
	)
	(tile 95 13 CLBLL_X4Y29 CLBLL 2
		(primitive_site SLICE_X6Y29 SLICEL internal 45)
		(primitive_site SLICE_X7Y29 SLICEL internal 45)
	)
	(tile 95 14 INT_X5Y29 INT 1
		(primitive_site TIEOFF_X5Y29 TIEOFF internal 2)
	)
	(tile 95 15 INT_INTERFACE_X5Y29 INT_INTERFACE 0
	)
	(tile 95 16 NULL_X16Y31 NULL 0
	)
	(tile 95 17 INT_X6Y29 INT 1
		(primitive_site TIEOFF_X6Y29 TIEOFF internal 2)
	)
	(tile 95 18 CLBLM_X6Y29 CLBLM 2
		(primitive_site SLICE_X8Y29 SLICEM internal 50)
		(primitive_site SLICE_X9Y29 SLICEL internal 45)
	)
	(tile 95 19 INT_X7Y29 INT 1
		(primitive_site TIEOFF_X7Y29 TIEOFF internal 2)
	)
	(tile 95 20 CLBLM_X7Y29 CLBLM 2
		(primitive_site SLICE_X10Y29 SLICEM internal 50)
		(primitive_site SLICE_X11Y29 SLICEL internal 45)
	)
	(tile 95 21 VBRK_X7Y29 VBRK 0
	)
	(tile 95 22 INT_X8Y29 INT 1
		(primitive_site TIEOFF_X8Y29 TIEOFF internal 2)
	)
	(tile 95 23 INT_INTERFACE_X8Y29 INT_INTERFACE 0
	)
	(tile 95 24 NULL_X24Y31 NULL 0
	)
	(tile 95 25 INT_X9Y29 INT 1
		(primitive_site TIEOFF_X10Y29 TIEOFF internal 2)
	)
	(tile 95 26 CLBLM_X9Y29 CLBLM 2
		(primitive_site SLICE_X12Y29 SLICEM internal 50)
		(primitive_site SLICE_X13Y29 SLICEL internal 45)
	)
	(tile 95 27 INT_X10Y29 INT 1
		(primitive_site TIEOFF_X11Y29 TIEOFF internal 2)
	)
	(tile 95 28 CLBLM_X10Y29 CLBLM 2
		(primitive_site SLICE_X14Y29 SLICEM internal 50)
		(primitive_site SLICE_X15Y29 SLICEL internal 45)
	)
	(tile 95 29 INT_X11Y29 INT 1
		(primitive_site TIEOFF_X12Y29 TIEOFF internal 2)
	)
	(tile 95 30 CLBLM_X11Y29 CLBLM 2
		(primitive_site SLICE_X16Y29 SLICEM internal 50)
		(primitive_site SLICE_X17Y29 SLICEL internal 45)
	)
	(tile 95 31 INT_X12Y29 INT 1
		(primitive_site TIEOFF_X13Y29 TIEOFF internal 2)
	)
	(tile 95 32 CLBLM_X12Y29 CLBLM 2
		(primitive_site SLICE_X18Y29 SLICEM internal 50)
		(primitive_site SLICE_X19Y29 SLICEL internal 45)
	)
	(tile 95 33 VBRK_X12Y29 VBRK 0
	)
	(tile 95 34 INT_X13Y29 INT 1
		(primitive_site TIEOFF_X14Y29 TIEOFF internal 2)
	)
	(tile 95 35 INT_INTERFACE_X13Y29 INT_INTERFACE 0
	)
	(tile 95 36 NULL_X36Y31 NULL 0
	)
	(tile 95 37 INT_X14Y29 INT 1
		(primitive_site TIEOFF_X16Y29 TIEOFF internal 2)
	)
	(tile 95 38 CLBLM_X14Y29 CLBLM 2
		(primitive_site SLICE_X20Y29 SLICEM internal 50)
		(primitive_site SLICE_X21Y29 SLICEL internal 45)
	)
	(tile 95 39 INT_X15Y29 INT 1
		(primitive_site TIEOFF_X17Y29 TIEOFF internal 2)
	)
	(tile 95 40 CLBLM_X15Y29 CLBLM 2
		(primitive_site SLICE_X22Y29 SLICEM internal 50)
		(primitive_site SLICE_X23Y29 SLICEL internal 45)
	)
	(tile 95 41 INT_X16Y29 INT 1
		(primitive_site TIEOFF_X18Y29 TIEOFF internal 2)
	)
	(tile 95 42 INT_INTERFACE_X16Y29 INT_INTERFACE 0
	)
	(tile 95 43 NULL_X43Y31 NULL 0
	)
	(tile 95 44 INT_X17Y29 INT 1
		(primitive_site TIEOFF_X19Y29 TIEOFF internal 2)
	)
	(tile 95 45 CLBLM_X17Y29 CLBLM 2
		(primitive_site SLICE_X24Y29 SLICEM internal 50)
		(primitive_site SLICE_X25Y29 SLICEL internal 45)
	)
	(tile 95 46 INT_X18Y29 INT 1
		(primitive_site TIEOFF_X20Y29 TIEOFF internal 2)
	)
	(tile 95 47 CLBLM_X18Y29 CLBLM 2
		(primitive_site SLICE_X26Y29 SLICEM internal 50)
		(primitive_site SLICE_X27Y29 SLICEL internal 45)
	)
	(tile 95 48 VBRK_X18Y29 VBRK 0
	)
	(tile 95 49 INT_X19Y29 INT 1
		(primitive_site TIEOFF_X21Y29 TIEOFF internal 2)
	)
	(tile 95 50 INT_INTERFACE_X19Y29 INT_INTERFACE 0
	)
	(tile 95 51 NULL_X51Y31 NULL 0
	)
	(tile 95 52 INT_X20Y29 INT 1
		(primitive_site TIEOFF_X23Y29 TIEOFF internal 2)
	)
	(tile 95 53 CLBLM_X20Y29 CLBLM 2
		(primitive_site SLICE_X28Y29 SLICEM internal 50)
		(primitive_site SLICE_X29Y29 SLICEL internal 45)
	)
	(tile 95 54 INT_X21Y29 INT 1
		(primitive_site TIEOFF_X24Y29 TIEOFF internal 2)
	)
	(tile 95 55 CLBLM_X21Y29 CLBLM 2
		(primitive_site SLICE_X30Y29 SLICEM internal 50)
		(primitive_site SLICE_X31Y29 SLICEL internal 45)
	)
	(tile 95 56 INT_X22Y29 INT 1
		(primitive_site TIEOFF_X25Y29 TIEOFF internal 2)
	)
	(tile 95 57 INT_INTERFACE_X22Y29 INT_INTERFACE 0
	)
	(tile 95 58 NULL_X58Y31 NULL 0
	)
	(tile 95 59 INT_X23Y29 INT 1
		(primitive_site TIEOFF_X26Y29 TIEOFF internal 2)
	)
	(tile 95 60 CLBLM_X23Y29 CLBLM 2
		(primitive_site SLICE_X32Y29 SLICEM internal 50)
		(primitive_site SLICE_X33Y29 SLICEL internal 45)
	)
	(tile 95 61 INT_X24Y29 INT 1
		(primitive_site TIEOFF_X27Y29 TIEOFF internal 2)
	)
	(tile 95 62 CLBLL_X24Y29 CLBLL 2
		(primitive_site SLICE_X34Y29 SLICEL internal 45)
		(primitive_site SLICE_X35Y29 SLICEL internal 45)
	)
	(tile 95 63 VBRK_X24Y29 VBRK 0
	)
	(tile 95 64 NULL_X64Y31 NULL 0
	)
	(tile 95 65 NULL_X65Y31 NULL 0
	)
	(tile 95 66 INT_X25Y29 INT 1
		(primitive_site TIEOFF_X28Y29 TIEOFF internal 2)
	)
	(tile 95 67 IOI_L_INT_INTERFACE_X25Y29 IOI_L_INT_INTERFACE 0
	)
	(tile 95 68 VBRK_X25Y29 VBRK 0
	)
	(tile 95 69 INT_X26Y29 INT 1
		(primitive_site TIEOFF_X29Y29 TIEOFF internal 2)
	)
	(tile 95 70 CLBLM_X26Y29 CLBLM 2
		(primitive_site SLICE_X36Y29 SLICEM internal 50)
		(primitive_site SLICE_X37Y29 SLICEL internal 45)
	)
	(tile 95 71 INT_X27Y29 INT 1
		(primitive_site TIEOFF_X30Y29 TIEOFF internal 2)
	)
	(tile 95 72 CLBLL_X27Y29 CLBLL 2
		(primitive_site SLICE_X38Y29 SLICEL internal 45)
		(primitive_site SLICE_X39Y29 SLICEL internal 45)
	)
	(tile 95 73 INT_X28Y29 INT 1
		(primitive_site TIEOFF_X31Y29 TIEOFF internal 2)
	)
	(tile 95 74 CLBLM_X28Y29 CLBLM 2
		(primitive_site SLICE_X40Y29 SLICEM internal 50)
		(primitive_site SLICE_X41Y29 SLICEL internal 45)
	)
	(tile 95 75 INT_X29Y29 INT 1
		(primitive_site TIEOFF_X32Y29 TIEOFF internal 2)
	)
	(tile 95 76 CLBLL_X29Y29 CLBLL 2
		(primitive_site SLICE_X42Y29 SLICEL internal 45)
		(primitive_site SLICE_X43Y29 SLICEL internal 45)
	)
	(tile 95 77 VBRK_X29Y29 VBRK 0
	)
	(tile 95 78 CENTER_SPACE2_X78Y31 CENTER_SPACE2 0
	)
	(tile 95 79 CENTER_SPACE1_X79Y31 CENTER_SPACE1 0
	)
	(tile 95 80 CENTER_SPACE2_X80Y31 CENTER_SPACE2 0
	)
	(tile 95 81 CENTER_SPACE1_X81Y31 CENTER_SPACE1 0
	)
	(tile 95 82 CENTER_SPACE2_X82Y31 CENTER_SPACE2 0
	)
	(tile 95 83 CENTER_SPACE1_X83Y31 CENTER_SPACE1 0
	)
	(tile 95 84 CENTER_SPACE2_X84Y31 CENTER_SPACE2 0
	)
	(tile 95 85 CENTER_SPACE1_X85Y31 CENTER_SPACE1 0
	)
	(tile 95 86 CENTER_SPACE2_X86Y31 CENTER_SPACE2 0
	)
	(tile 95 87 CENTER_SPACE1_X87Y31 CENTER_SPACE1 0
	)
	(tile 95 88 CENTER_SPACE2_X88Y31 CENTER_SPACE2 0
	)
	(tile 95 89 NULL_X89Y31 NULL 0
	)
	(tile 95 90 VFRAME_X89Y31 VFRAME 0
	)
	(tile 95 91 INT_X36Y29 INT 1
		(primitive_site TIEOFF_X39Y29 TIEOFF internal 2)
	)
	(tile 95 92 INT_INTERFACE_X36Y29 INT_INTERFACE 0
	)
	(tile 95 93 CMT_X36Y29 CMT_TOP 2
		(primitive_site PPR_FRAME_X0Y0 PPR_FRAME internal 167)
		(primitive_site MMCM_ADV_X0Y1 MMCM_ADV internal 166)
	)
	(tile 95 94 INT_X37Y29 INT 1
		(primitive_site TIEOFF_X40Y29 TIEOFF internal 2)
	)
	(tile 95 95 CLBLM_X37Y29 CLBLM 2
		(primitive_site SLICE_X56Y29 SLICEM internal 50)
		(primitive_site SLICE_X57Y29 SLICEL internal 45)
	)
	(tile 95 96 INT_X38Y29 INT 1
		(primitive_site TIEOFF_X41Y29 TIEOFF internal 2)
	)
	(tile 95 97 CLBLL_X38Y29 CLBLL 2
		(primitive_site SLICE_X58Y29 SLICEL internal 45)
		(primitive_site SLICE_X59Y29 SLICEL internal 45)
	)
	(tile 95 98 INT_X39Y29 INT 1
		(primitive_site TIEOFF_X42Y29 TIEOFF internal 2)
	)
	(tile 95 99 CLBLM_X39Y29 CLBLM 2
		(primitive_site SLICE_X60Y29 SLICEM internal 50)
		(primitive_site SLICE_X61Y29 SLICEL internal 45)
	)
	(tile 95 100 INT_X40Y29 INT 1
		(primitive_site TIEOFF_X43Y29 TIEOFF internal 2)
	)
	(tile 95 101 CLBLL_X40Y29 CLBLL 2
		(primitive_site SLICE_X62Y29 SLICEL internal 45)
		(primitive_site SLICE_X63Y29 SLICEL internal 45)
	)
	(tile 95 102 VBRK_X40Y29 VBRK 0
	)
	(tile 95 103 INT_X41Y29 INT 1
		(primitive_site TIEOFF_X44Y29 TIEOFF internal 2)
	)
	(tile 95 104 INT_INTERFACE_X41Y29 INT_INTERFACE 0
	)
	(tile 95 105 NULL_X105Y31 NULL 0
	)
	(tile 95 106 NULL_X106Y31 NULL 0
	)
	(tile 95 107 VBRK_X106Y31 VBRK 0
	)
	(tile 95 108 INT_X42Y29 INT 1
		(primitive_site TIEOFF_X45Y29 TIEOFF internal 2)
	)
	(tile 95 109 CLBLM_X42Y29 CLBLM 2
		(primitive_site SLICE_X64Y29 SLICEM internal 50)
		(primitive_site SLICE_X65Y29 SLICEL internal 45)
	)
	(tile 95 110 INT_X43Y29 INT 1
		(primitive_site TIEOFF_X46Y29 TIEOFF internal 2)
	)
	(tile 95 111 CLBLL_X43Y29 CLBLL 2
		(primitive_site SLICE_X66Y29 SLICEL internal 45)
		(primitive_site SLICE_X67Y29 SLICEL internal 45)
	)
	(tile 95 112 INT_X44Y29 INT 1
		(primitive_site TIEOFF_X47Y29 TIEOFF internal 2)
	)
	(tile 95 113 INT_INTERFACE_X44Y29 INT_INTERFACE 0
	)
	(tile 95 114 NULL_X114Y31 NULL 0
	)
	(tile 95 115 INT_X45Y29 INT 1
		(primitive_site TIEOFF_X48Y29 TIEOFF internal 2)
	)
	(tile 95 116 CLBLM_X45Y29 CLBLM 2
		(primitive_site SLICE_X68Y29 SLICEM internal 50)
		(primitive_site SLICE_X69Y29 SLICEL internal 45)
	)
	(tile 95 117 INT_X46Y29 INT 1
		(primitive_site TIEOFF_X49Y29 TIEOFF internal 2)
	)
	(tile 95 118 CLBLM_X46Y29 CLBLM 2
		(primitive_site SLICE_X70Y29 SLICEM internal 50)
		(primitive_site SLICE_X71Y29 SLICEL internal 45)
	)
	(tile 95 119 INT_X47Y29 INT 1
		(primitive_site TIEOFF_X50Y29 TIEOFF internal 2)
	)
	(tile 95 120 INT_INTERFACE_X47Y29 INT_INTERFACE 0
	)
	(tile 95 121 NULL_X121Y31 NULL 0
	)
	(tile 95 122 VBRK_X47Y29 VBRK 0
	)
	(tile 95 123 INT_X48Y29 INT 1
		(primitive_site TIEOFF_X52Y29 TIEOFF internal 2)
	)
	(tile 95 124 CLBLM_X48Y29 CLBLM 2
		(primitive_site SLICE_X72Y29 SLICEM internal 50)
		(primitive_site SLICE_X73Y29 SLICEL internal 45)
	)
	(tile 95 125 INT_X49Y29 INT 1
		(primitive_site TIEOFF_X53Y29 TIEOFF internal 2)
	)
	(tile 95 126 CLBLM_X49Y29 CLBLM 2
		(primitive_site SLICE_X74Y29 SLICEM internal 50)
		(primitive_site SLICE_X75Y29 SLICEL internal 45)
	)
	(tile 95 127 INT_X50Y29 INT 1
		(primitive_site TIEOFF_X54Y29 TIEOFF internal 2)
	)
	(tile 95 128 INT_INTERFACE_X50Y29 INT_INTERFACE 0
	)
	(tile 95 129 NULL_X129Y31 NULL 0
	)
	(tile 95 130 INT_X51Y29 INT 1
		(primitive_site TIEOFF_X55Y29 TIEOFF internal 2)
	)
	(tile 95 131 CLBLM_X51Y29 CLBLM 2
		(primitive_site SLICE_X76Y29 SLICEM internal 50)
		(primitive_site SLICE_X77Y29 SLICEL internal 45)
	)
	(tile 95 132 INT_X52Y29 INT 1
		(primitive_site TIEOFF_X56Y29 TIEOFF internal 2)
	)
	(tile 95 133 CLBLM_X52Y29 CLBLM 2
		(primitive_site SLICE_X78Y29 SLICEM internal 50)
		(primitive_site SLICE_X79Y29 SLICEL internal 45)
	)
	(tile 95 134 INT_X53Y29 INT 1
		(primitive_site TIEOFF_X57Y29 TIEOFF internal 2)
	)
	(tile 95 135 INT_INTERFACE_X53Y29 INT_INTERFACE 0
	)
	(tile 95 136 NULL_X136Y31 NULL 0
	)
	(tile 95 137 VBRK_X53Y29 VBRK 0
	)
	(tile 95 138 INT_X54Y29 INT 1
		(primitive_site TIEOFF_X59Y29 TIEOFF internal 2)
	)
	(tile 95 139 CLBLM_X54Y29 CLBLM 2
		(primitive_site SLICE_X80Y29 SLICEM internal 50)
		(primitive_site SLICE_X81Y29 SLICEL internal 45)
	)
	(tile 95 140 INT_X55Y29 INT 1
		(primitive_site TIEOFF_X60Y29 TIEOFF internal 2)
	)
	(tile 95 141 CLBLM_X55Y29 CLBLM 2
		(primitive_site SLICE_X82Y29 SLICEM internal 50)
		(primitive_site SLICE_X83Y29 SLICEL internal 45)
	)
	(tile 95 142 INT_X56Y29 INT 1
		(primitive_site TIEOFF_X61Y29 TIEOFF internal 2)
	)
	(tile 95 143 CLBLM_X56Y29 CLBLM 2
		(primitive_site SLICE_X84Y29 SLICEM internal 50)
		(primitive_site SLICE_X85Y29 SLICEL internal 45)
	)
	(tile 95 144 INT_X57Y29 INT 1
		(primitive_site TIEOFF_X62Y29 TIEOFF internal 2)
	)
	(tile 95 145 CLBLM_X57Y29 CLBLM 2
		(primitive_site SLICE_X86Y29 SLICEM internal 50)
		(primitive_site SLICE_X87Y29 SLICEL internal 45)
	)
	(tile 95 146 INT_X58Y29 INT 1
		(primitive_site TIEOFF_X63Y29 TIEOFF internal 2)
	)
	(tile 95 147 INT_INTERFACE_X58Y29 INT_INTERFACE 0
	)
	(tile 95 148 NULL_X148Y31 NULL 0
	)
	(tile 95 149 VBRK_X58Y29 VBRK 0
	)
	(tile 95 150 INT_X59Y29 INT 1
		(primitive_site TIEOFF_X65Y29 TIEOFF internal 2)
	)
	(tile 95 151 CLBLM_X59Y29 CLBLM 2
		(primitive_site SLICE_X88Y29 SLICEM internal 50)
		(primitive_site SLICE_X89Y29 SLICEL internal 45)
	)
	(tile 95 152 INT_X60Y29 INT 1
		(primitive_site TIEOFF_X66Y29 TIEOFF internal 2)
	)
	(tile 95 153 CLBLM_X60Y29 CLBLM 2
		(primitive_site SLICE_X90Y29 SLICEM internal 50)
		(primitive_site SLICE_X91Y29 SLICEL internal 45)
	)
	(tile 95 154 INT_X61Y29 INT 1
		(primitive_site TIEOFF_X67Y29 TIEOFF internal 2)
	)
	(tile 95 155 INT_INTERFACE_X61Y29 INT_INTERFACE 0
	)
	(tile 95 156 NULL_X156Y31 NULL 0
	)
	(tile 95 157 INT_X62Y29 INT 1
		(primitive_site TIEOFF_X68Y29 TIEOFF internal 2)
	)
	(tile 95 158 CLBLM_X62Y29 CLBLM 2
		(primitive_site SLICE_X92Y29 SLICEM internal 50)
		(primitive_site SLICE_X93Y29 SLICEL internal 45)
	)
	(tile 95 159 INT_X63Y29 INT 1
		(primitive_site TIEOFF_X69Y29 TIEOFF internal 2)
	)
	(tile 95 160 CLBLL_X63Y29 CLBLL 2
		(primitive_site SLICE_X94Y29 SLICEL internal 45)
		(primitive_site SLICE_X95Y29 SLICEL internal 45)
	)
	(tile 95 161 VBRK_X63Y29 VBRK 0
	)
	(tile 95 162 INT_X64Y29 INT 1
		(primitive_site TIEOFF_X70Y29 TIEOFF internal 2)
	)
	(tile 95 163 CLBLM_X64Y29 CLBLM 2
		(primitive_site SLICE_X96Y29 SLICEM internal 50)
		(primitive_site SLICE_X97Y29 SLICEL internal 45)
	)
	(tile 95 164 INT_X65Y29 INT 1
		(primitive_site TIEOFF_X71Y29 TIEOFF internal 2)
	)
	(tile 95 165 CLBLL_X65Y29 CLBLL 2
		(primitive_site SLICE_X98Y29 SLICEL internal 45)
		(primitive_site SLICE_X99Y29 SLICEL internal 45)
	)
	(tile 95 166 INT_X66Y29 INT 1
		(primitive_site TIEOFF_X72Y29 TIEOFF internal 2)
	)
	(tile 95 167 CLBLL_X66Y29 CLBLL 2
		(primitive_site SLICE_X100Y29 SLICEL internal 45)
		(primitive_site SLICE_X101Y29 SLICEL internal 45)
	)
	(tile 95 168 INT_X67Y29 INT 1
		(primitive_site TIEOFF_X73Y29 TIEOFF internal 2)
	)
	(tile 95 169 CLBLM_X67Y29 CLBLM 2
		(primitive_site SLICE_X102Y29 SLICEM internal 50)
		(primitive_site SLICE_X103Y29 SLICEL internal 45)
	)
	(tile 95 170 INT_X68Y29 INT 1
		(primitive_site TIEOFF_X74Y29 TIEOFF internal 2)
	)
	(tile 95 171 CLBLL_X68Y29 CLBLL 2
		(primitive_site SLICE_X104Y29 SLICEL internal 45)
		(primitive_site SLICE_X105Y29 SLICEL internal 45)
	)
	(tile 95 172 INT_X69Y29 INT 1
		(primitive_site TIEOFF_X75Y29 TIEOFF internal 2)
	)
	(tile 95 173 INT_INTERFACE_X69Y29 INT_INTERFACE 0
	)
	(tile 95 174 NULL_X174Y31 NULL 0
	)
	(tile 95 175 INT_X70Y29 INT 1
		(primitive_site TIEOFF_X76Y29 TIEOFF internal 2)
	)
	(tile 95 176 GTX_INT_INTERFACE_X70Y29 GTX_INT_INTERFACE 0
	)
	(tile 95 177 R_TERM_INT_X70Y29 R_TERM_INT 0
	)
	(tile 95 178 NULL_X178Y31 NULL 0
	)
	(tile 96 0 LIOB_X0Y28 LIOB 2
		(primitive_site T22 IOBS bonded 13)
		(primitive_site R21 IOBM bonded 13)
	)
	(tile 96 1 LIOI_X0Y28 LIOI 6
		(primitive_site IODELAY_X0Y28 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y28 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y29 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y29 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y29 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y28 OLOGICE1 internal 32)
	)
	(tile 96 2 L_TERM_INT_X0Y28 L_TERM_INT 0
	)
	(tile 96 3 INT_X0Y28 INT 1
		(primitive_site TIEOFF_X0Y28 TIEOFF internal 2)
	)
	(tile 96 4 IOI_L_INT_INTERFACE_X0Y28 IOI_L_INT_INTERFACE 0
	)
	(tile 96 5 VBRK_X0Y28 VBRK 0
	)
	(tile 96 6 INT_X1Y28 INT 1
		(primitive_site TIEOFF_X1Y28 TIEOFF internal 2)
	)
	(tile 96 7 CLBLM_X1Y28 CLBLM 2
		(primitive_site SLICE_X0Y28 SLICEM internal 50)
		(primitive_site SLICE_X1Y28 SLICEL internal 45)
	)
	(tile 96 8 INT_X2Y28 INT 1
		(primitive_site TIEOFF_X2Y28 TIEOFF internal 2)
	)
	(tile 96 9 CLBLL_X2Y28 CLBLL 2
		(primitive_site SLICE_X2Y28 SLICEL internal 45)
		(primitive_site SLICE_X3Y28 SLICEL internal 45)
	)
	(tile 96 10 INT_X3Y28 INT 1
		(primitive_site TIEOFF_X3Y28 TIEOFF internal 2)
	)
	(tile 96 11 CLBLM_X3Y28 CLBLM 2
		(primitive_site SLICE_X4Y28 SLICEM internal 50)
		(primitive_site SLICE_X5Y28 SLICEL internal 45)
	)
	(tile 96 12 INT_X4Y28 INT 1
		(primitive_site TIEOFF_X4Y28 TIEOFF internal 2)
	)
	(tile 96 13 CLBLL_X4Y28 CLBLL 2
		(primitive_site SLICE_X6Y28 SLICEL internal 45)
		(primitive_site SLICE_X7Y28 SLICEL internal 45)
	)
	(tile 96 14 INT_X5Y28 INT 1
		(primitive_site TIEOFF_X5Y28 TIEOFF internal 2)
	)
	(tile 96 15 INT_INTERFACE_X5Y28 INT_INTERFACE 0
	)
	(tile 96 16 NULL_X16Y30 NULL 0
	)
	(tile 96 17 INT_X6Y28 INT 1
		(primitive_site TIEOFF_X6Y28 TIEOFF internal 2)
	)
	(tile 96 18 CLBLM_X6Y28 CLBLM 2
		(primitive_site SLICE_X8Y28 SLICEM internal 50)
		(primitive_site SLICE_X9Y28 SLICEL internal 45)
	)
	(tile 96 19 INT_X7Y28 INT 1
		(primitive_site TIEOFF_X7Y28 TIEOFF internal 2)
	)
	(tile 96 20 CLBLM_X7Y28 CLBLM 2
		(primitive_site SLICE_X10Y28 SLICEM internal 50)
		(primitive_site SLICE_X11Y28 SLICEL internal 45)
	)
	(tile 96 21 VBRK_X7Y28 VBRK 0
	)
	(tile 96 22 INT_X8Y28 INT 1
		(primitive_site TIEOFF_X8Y28 TIEOFF internal 2)
	)
	(tile 96 23 INT_INTERFACE_X8Y28 INT_INTERFACE 0
	)
	(tile 96 24 NULL_X24Y30 NULL 0
	)
	(tile 96 25 INT_X9Y28 INT 1
		(primitive_site TIEOFF_X10Y28 TIEOFF internal 2)
	)
	(tile 96 26 CLBLM_X9Y28 CLBLM 2
		(primitive_site SLICE_X12Y28 SLICEM internal 50)
		(primitive_site SLICE_X13Y28 SLICEL internal 45)
	)
	(tile 96 27 INT_X10Y28 INT 1
		(primitive_site TIEOFF_X11Y28 TIEOFF internal 2)
	)
	(tile 96 28 CLBLM_X10Y28 CLBLM 2
		(primitive_site SLICE_X14Y28 SLICEM internal 50)
		(primitive_site SLICE_X15Y28 SLICEL internal 45)
	)
	(tile 96 29 INT_X11Y28 INT 1
		(primitive_site TIEOFF_X12Y28 TIEOFF internal 2)
	)
	(tile 96 30 CLBLM_X11Y28 CLBLM 2
		(primitive_site SLICE_X16Y28 SLICEM internal 50)
		(primitive_site SLICE_X17Y28 SLICEL internal 45)
	)
	(tile 96 31 INT_X12Y28 INT 1
		(primitive_site TIEOFF_X13Y28 TIEOFF internal 2)
	)
	(tile 96 32 CLBLM_X12Y28 CLBLM 2
		(primitive_site SLICE_X18Y28 SLICEM internal 50)
		(primitive_site SLICE_X19Y28 SLICEL internal 45)
	)
	(tile 96 33 VBRK_X12Y28 VBRK 0
	)
	(tile 96 34 INT_X13Y28 INT 1
		(primitive_site TIEOFF_X14Y28 TIEOFF internal 2)
	)
	(tile 96 35 INT_INTERFACE_X13Y28 INT_INTERFACE 0
	)
	(tile 96 36 NULL_X36Y30 NULL 0
	)
	(tile 96 37 INT_X14Y28 INT 1
		(primitive_site TIEOFF_X16Y28 TIEOFF internal 2)
	)
	(tile 96 38 CLBLM_X14Y28 CLBLM 2
		(primitive_site SLICE_X20Y28 SLICEM internal 50)
		(primitive_site SLICE_X21Y28 SLICEL internal 45)
	)
	(tile 96 39 INT_X15Y28 INT 1
		(primitive_site TIEOFF_X17Y28 TIEOFF internal 2)
	)
	(tile 96 40 CLBLM_X15Y28 CLBLM 2
		(primitive_site SLICE_X22Y28 SLICEM internal 50)
		(primitive_site SLICE_X23Y28 SLICEL internal 45)
	)
	(tile 96 41 INT_X16Y28 INT 1
		(primitive_site TIEOFF_X18Y28 TIEOFF internal 2)
	)
	(tile 96 42 INT_INTERFACE_X16Y28 INT_INTERFACE 0
	)
	(tile 96 43 NULL_X43Y30 NULL 0
	)
	(tile 96 44 INT_X17Y28 INT 1
		(primitive_site TIEOFF_X19Y28 TIEOFF internal 2)
	)
	(tile 96 45 CLBLM_X17Y28 CLBLM 2
		(primitive_site SLICE_X24Y28 SLICEM internal 50)
		(primitive_site SLICE_X25Y28 SLICEL internal 45)
	)
	(tile 96 46 INT_X18Y28 INT 1
		(primitive_site TIEOFF_X20Y28 TIEOFF internal 2)
	)
	(tile 96 47 CLBLM_X18Y28 CLBLM 2
		(primitive_site SLICE_X26Y28 SLICEM internal 50)
		(primitive_site SLICE_X27Y28 SLICEL internal 45)
	)
	(tile 96 48 VBRK_X18Y28 VBRK 0
	)
	(tile 96 49 INT_X19Y28 INT 1
		(primitive_site TIEOFF_X21Y28 TIEOFF internal 2)
	)
	(tile 96 50 INT_INTERFACE_X19Y28 INT_INTERFACE 0
	)
	(tile 96 51 NULL_X51Y30 NULL 0
	)
	(tile 96 52 INT_X20Y28 INT 1
		(primitive_site TIEOFF_X23Y28 TIEOFF internal 2)
	)
	(tile 96 53 CLBLM_X20Y28 CLBLM 2
		(primitive_site SLICE_X28Y28 SLICEM internal 50)
		(primitive_site SLICE_X29Y28 SLICEL internal 45)
	)
	(tile 96 54 INT_X21Y28 INT 1
		(primitive_site TIEOFF_X24Y28 TIEOFF internal 2)
	)
	(tile 96 55 CLBLM_X21Y28 CLBLM 2
		(primitive_site SLICE_X30Y28 SLICEM internal 50)
		(primitive_site SLICE_X31Y28 SLICEL internal 45)
	)
	(tile 96 56 INT_X22Y28 INT 1
		(primitive_site TIEOFF_X25Y28 TIEOFF internal 2)
	)
	(tile 96 57 INT_INTERFACE_X22Y28 INT_INTERFACE 0
	)
	(tile 96 58 NULL_X58Y30 NULL 0
	)
	(tile 96 59 INT_X23Y28 INT 1
		(primitive_site TIEOFF_X26Y28 TIEOFF internal 2)
	)
	(tile 96 60 CLBLM_X23Y28 CLBLM 2
		(primitive_site SLICE_X32Y28 SLICEM internal 50)
		(primitive_site SLICE_X33Y28 SLICEL internal 45)
	)
	(tile 96 61 INT_X24Y28 INT 1
		(primitive_site TIEOFF_X27Y28 TIEOFF internal 2)
	)
	(tile 96 62 CLBLL_X24Y28 CLBLL 2
		(primitive_site SLICE_X34Y28 SLICEL internal 45)
		(primitive_site SLICE_X35Y28 SLICEL internal 45)
	)
	(tile 96 63 VBRK_X24Y28 VBRK 0
	)
	(tile 96 64 LIOB_FT_X25Y28 LIOB_FT 2
		(primitive_site W17 IOBS bonded 13)
		(primitive_site W18 IOBM bonded 13)
	)
	(tile 96 65 LIOI_X25Y28 LIOI 6
		(primitive_site IODELAY_X1Y28 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y28 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y29 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y29 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y29 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y28 OLOGICE1 internal 32)
	)
	(tile 96 66 INT_X25Y28 INT 1
		(primitive_site TIEOFF_X28Y28 TIEOFF internal 2)
	)
	(tile 96 67 IOI_L_INT_INTERFACE_X25Y28 IOI_L_INT_INTERFACE 0
	)
	(tile 96 68 VBRK_X25Y28 VBRK 0
	)
	(tile 96 69 INT_X26Y28 INT 1
		(primitive_site TIEOFF_X29Y28 TIEOFF internal 2)
	)
	(tile 96 70 CLBLM_X26Y28 CLBLM 2
		(primitive_site SLICE_X36Y28 SLICEM internal 50)
		(primitive_site SLICE_X37Y28 SLICEL internal 45)
	)
	(tile 96 71 INT_X27Y28 INT 1
		(primitive_site TIEOFF_X30Y28 TIEOFF internal 2)
	)
	(tile 96 72 CLBLL_X27Y28 CLBLL 2
		(primitive_site SLICE_X38Y28 SLICEL internal 45)
		(primitive_site SLICE_X39Y28 SLICEL internal 45)
	)
	(tile 96 73 INT_X28Y28 INT 1
		(primitive_site TIEOFF_X31Y28 TIEOFF internal 2)
	)
	(tile 96 74 CLBLM_X28Y28 CLBLM 2
		(primitive_site SLICE_X40Y28 SLICEM internal 50)
		(primitive_site SLICE_X41Y28 SLICEL internal 45)
	)
	(tile 96 75 INT_X29Y28 INT 1
		(primitive_site TIEOFF_X32Y28 TIEOFF internal 2)
	)
	(tile 96 76 CLBLL_X29Y28 CLBLL 2
		(primitive_site SLICE_X42Y28 SLICEL internal 45)
		(primitive_site SLICE_X43Y28 SLICEL internal 45)
	)
	(tile 96 77 VBRK_X29Y28 VBRK 0
	)
	(tile 96 78 CENTER_SPACE2_X78Y30 CENTER_SPACE2 0
	)
	(tile 96 79 CENTER_SPACE1_X79Y30 CENTER_SPACE1 0
	)
	(tile 96 80 CENTER_SPACE2_X80Y30 CENTER_SPACE2 0
	)
	(tile 96 81 CENTER_SPACE1_X81Y30 CENTER_SPACE1 0
	)
	(tile 96 82 CENTER_SPACE2_X82Y30 CENTER_SPACE2 0
	)
	(tile 96 83 CENTER_SPACE1_X83Y30 CENTER_SPACE1 0
	)
	(tile 96 84 CENTER_SPACE2_X84Y30 CENTER_SPACE2 0
	)
	(tile 96 85 CENTER_SPACE1_X85Y30 CENTER_SPACE1 0
	)
	(tile 96 86 CENTER_SPACE2_X86Y30 CENTER_SPACE2 0
	)
	(tile 96 87 CENTER_SPACE1_X87Y30 CENTER_SPACE1 0
	)
	(tile 96 88 CENTER_SPACE2_X88Y30 CENTER_SPACE2 0
	)
	(tile 96 89 NULL_X89Y30 NULL 0
	)
	(tile 96 90 VFRAME_X89Y30 VFRAME 0
	)
	(tile 96 91 INT_X36Y28 INT 1
		(primitive_site TIEOFF_X39Y28 TIEOFF internal 2)
	)
	(tile 96 92 INT_INTERFACE_X36Y28 INT_INTERFACE 0
	)
	(tile 96 93 NULL_X93Y30 NULL 0
	)
	(tile 96 94 INT_X37Y28 INT 1
		(primitive_site TIEOFF_X40Y28 TIEOFF internal 2)
	)
	(tile 96 95 CLBLM_X37Y28 CLBLM 2
		(primitive_site SLICE_X56Y28 SLICEM internal 50)
		(primitive_site SLICE_X57Y28 SLICEL internal 45)
	)
	(tile 96 96 INT_X38Y28 INT 1
		(primitive_site TIEOFF_X41Y28 TIEOFF internal 2)
	)
	(tile 96 97 CLBLL_X38Y28 CLBLL 2
		(primitive_site SLICE_X58Y28 SLICEL internal 45)
		(primitive_site SLICE_X59Y28 SLICEL internal 45)
	)
	(tile 96 98 INT_X39Y28 INT 1
		(primitive_site TIEOFF_X42Y28 TIEOFF internal 2)
	)
	(tile 96 99 CLBLM_X39Y28 CLBLM 2
		(primitive_site SLICE_X60Y28 SLICEM internal 50)
		(primitive_site SLICE_X61Y28 SLICEL internal 45)
	)
	(tile 96 100 INT_X40Y28 INT 1
		(primitive_site TIEOFF_X43Y28 TIEOFF internal 2)
	)
	(tile 96 101 CLBLL_X40Y28 CLBLL 2
		(primitive_site SLICE_X62Y28 SLICEL internal 45)
		(primitive_site SLICE_X63Y28 SLICEL internal 45)
	)
	(tile 96 102 VBRK_X40Y28 VBRK 0
	)
	(tile 96 103 INT_X41Y28 INT 1
		(primitive_site TIEOFF_X44Y28 TIEOFF internal 2)
	)
	(tile 96 104 INT_INTERFACE_X41Y28 INT_INTERFACE 0
	)
	(tile 96 105 RIOI_X41Y28 RIOI 6
		(primitive_site OLOGIC_X2Y28 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y28 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y28 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y29 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y29 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y29 ILOGICE1 internal 28)
	)
	(tile 96 106 RIOB_X41Y28 RIOB 2
		(primitive_site W7 IOBS bonded 13)
		(primitive_site V7 IOBM bonded 13)
	)
	(tile 96 107 VBRK_X41Y28 VBRK 0
	)
	(tile 96 108 INT_X42Y28 INT 1
		(primitive_site TIEOFF_X45Y28 TIEOFF internal 2)
	)
	(tile 96 109 CLBLM_X42Y28 CLBLM 2
		(primitive_site SLICE_X64Y28 SLICEM internal 50)
		(primitive_site SLICE_X65Y28 SLICEL internal 45)
	)
	(tile 96 110 INT_X43Y28 INT 1
		(primitive_site TIEOFF_X46Y28 TIEOFF internal 2)
	)
	(tile 96 111 CLBLL_X43Y28 CLBLL 2
		(primitive_site SLICE_X66Y28 SLICEL internal 45)
		(primitive_site SLICE_X67Y28 SLICEL internal 45)
	)
	(tile 96 112 INT_X44Y28 INT 1
		(primitive_site TIEOFF_X47Y28 TIEOFF internal 2)
	)
	(tile 96 113 INT_INTERFACE_X44Y28 INT_INTERFACE 0
	)
	(tile 96 114 NULL_X114Y30 NULL 0
	)
	(tile 96 115 INT_X45Y28 INT 1
		(primitive_site TIEOFF_X48Y28 TIEOFF internal 2)
	)
	(tile 96 116 CLBLM_X45Y28 CLBLM 2
		(primitive_site SLICE_X68Y28 SLICEM internal 50)
		(primitive_site SLICE_X69Y28 SLICEL internal 45)
	)
	(tile 96 117 INT_X46Y28 INT 1
		(primitive_site TIEOFF_X49Y28 TIEOFF internal 2)
	)
	(tile 96 118 CLBLM_X46Y28 CLBLM 2
		(primitive_site SLICE_X70Y28 SLICEM internal 50)
		(primitive_site SLICE_X71Y28 SLICEL internal 45)
	)
	(tile 96 119 INT_X47Y28 INT 1
		(primitive_site TIEOFF_X50Y28 TIEOFF internal 2)
	)
	(tile 96 120 INT_INTERFACE_X47Y28 INT_INTERFACE 0
	)
	(tile 96 121 NULL_X121Y30 NULL 0
	)
	(tile 96 122 VBRK_X47Y28 VBRK 0
	)
	(tile 96 123 INT_X48Y28 INT 1
		(primitive_site TIEOFF_X52Y28 TIEOFF internal 2)
	)
	(tile 96 124 CLBLM_X48Y28 CLBLM 2
		(primitive_site SLICE_X72Y28 SLICEM internal 50)
		(primitive_site SLICE_X73Y28 SLICEL internal 45)
	)
	(tile 96 125 INT_X49Y28 INT 1
		(primitive_site TIEOFF_X53Y28 TIEOFF internal 2)
	)
	(tile 96 126 CLBLM_X49Y28 CLBLM 2
		(primitive_site SLICE_X74Y28 SLICEM internal 50)
		(primitive_site SLICE_X75Y28 SLICEL internal 45)
	)
	(tile 96 127 INT_X50Y28 INT 1
		(primitive_site TIEOFF_X54Y28 TIEOFF internal 2)
	)
	(tile 96 128 INT_INTERFACE_X50Y28 INT_INTERFACE 0
	)
	(tile 96 129 NULL_X129Y30 NULL 0
	)
	(tile 96 130 INT_X51Y28 INT 1
		(primitive_site TIEOFF_X55Y28 TIEOFF internal 2)
	)
	(tile 96 131 CLBLM_X51Y28 CLBLM 2
		(primitive_site SLICE_X76Y28 SLICEM internal 50)
		(primitive_site SLICE_X77Y28 SLICEL internal 45)
	)
	(tile 96 132 INT_X52Y28 INT 1
		(primitive_site TIEOFF_X56Y28 TIEOFF internal 2)
	)
	(tile 96 133 CLBLM_X52Y28 CLBLM 2
		(primitive_site SLICE_X78Y28 SLICEM internal 50)
		(primitive_site SLICE_X79Y28 SLICEL internal 45)
	)
	(tile 96 134 INT_X53Y28 INT 1
		(primitive_site TIEOFF_X57Y28 TIEOFF internal 2)
	)
	(tile 96 135 INT_INTERFACE_X53Y28 INT_INTERFACE 0
	)
	(tile 96 136 NULL_X136Y30 NULL 0
	)
	(tile 96 137 VBRK_X53Y28 VBRK 0
	)
	(tile 96 138 INT_X54Y28 INT 1
		(primitive_site TIEOFF_X59Y28 TIEOFF internal 2)
	)
	(tile 96 139 CLBLM_X54Y28 CLBLM 2
		(primitive_site SLICE_X80Y28 SLICEM internal 50)
		(primitive_site SLICE_X81Y28 SLICEL internal 45)
	)
	(tile 96 140 INT_X55Y28 INT 1
		(primitive_site TIEOFF_X60Y28 TIEOFF internal 2)
	)
	(tile 96 141 CLBLM_X55Y28 CLBLM 2
		(primitive_site SLICE_X82Y28 SLICEM internal 50)
		(primitive_site SLICE_X83Y28 SLICEL internal 45)
	)
	(tile 96 142 INT_X56Y28 INT 1
		(primitive_site TIEOFF_X61Y28 TIEOFF internal 2)
	)
	(tile 96 143 CLBLM_X56Y28 CLBLM 2
		(primitive_site SLICE_X84Y28 SLICEM internal 50)
		(primitive_site SLICE_X85Y28 SLICEL internal 45)
	)
	(tile 96 144 INT_X57Y28 INT 1
		(primitive_site TIEOFF_X62Y28 TIEOFF internal 2)
	)
	(tile 96 145 CLBLM_X57Y28 CLBLM 2
		(primitive_site SLICE_X86Y28 SLICEM internal 50)
		(primitive_site SLICE_X87Y28 SLICEL internal 45)
	)
	(tile 96 146 INT_X58Y28 INT 1
		(primitive_site TIEOFF_X63Y28 TIEOFF internal 2)
	)
	(tile 96 147 INT_INTERFACE_X58Y28 INT_INTERFACE 0
	)
	(tile 96 148 NULL_X148Y30 NULL 0
	)
	(tile 96 149 VBRK_X58Y28 VBRK 0
	)
	(tile 96 150 INT_X59Y28 INT 1
		(primitive_site TIEOFF_X65Y28 TIEOFF internal 2)
	)
	(tile 96 151 CLBLM_X59Y28 CLBLM 2
		(primitive_site SLICE_X88Y28 SLICEM internal 50)
		(primitive_site SLICE_X89Y28 SLICEL internal 45)
	)
	(tile 96 152 INT_X60Y28 INT 1
		(primitive_site TIEOFF_X66Y28 TIEOFF internal 2)
	)
	(tile 96 153 CLBLM_X60Y28 CLBLM 2
		(primitive_site SLICE_X90Y28 SLICEM internal 50)
		(primitive_site SLICE_X91Y28 SLICEL internal 45)
	)
	(tile 96 154 INT_X61Y28 INT 1
		(primitive_site TIEOFF_X67Y28 TIEOFF internal 2)
	)
	(tile 96 155 INT_INTERFACE_X61Y28 INT_INTERFACE 0
	)
	(tile 96 156 NULL_X156Y30 NULL 0
	)
	(tile 96 157 INT_X62Y28 INT 1
		(primitive_site TIEOFF_X68Y28 TIEOFF internal 2)
	)
	(tile 96 158 CLBLM_X62Y28 CLBLM 2
		(primitive_site SLICE_X92Y28 SLICEM internal 50)
		(primitive_site SLICE_X93Y28 SLICEL internal 45)
	)
	(tile 96 159 INT_X63Y28 INT 1
		(primitive_site TIEOFF_X69Y28 TIEOFF internal 2)
	)
	(tile 96 160 CLBLL_X63Y28 CLBLL 2
		(primitive_site SLICE_X94Y28 SLICEL internal 45)
		(primitive_site SLICE_X95Y28 SLICEL internal 45)
	)
	(tile 96 161 VBRK_X63Y28 VBRK 0
	)
	(tile 96 162 INT_X64Y28 INT 1
		(primitive_site TIEOFF_X70Y28 TIEOFF internal 2)
	)
	(tile 96 163 CLBLM_X64Y28 CLBLM 2
		(primitive_site SLICE_X96Y28 SLICEM internal 50)
		(primitive_site SLICE_X97Y28 SLICEL internal 45)
	)
	(tile 96 164 INT_X65Y28 INT 1
		(primitive_site TIEOFF_X71Y28 TIEOFF internal 2)
	)
	(tile 96 165 CLBLL_X65Y28 CLBLL 2
		(primitive_site SLICE_X98Y28 SLICEL internal 45)
		(primitive_site SLICE_X99Y28 SLICEL internal 45)
	)
	(tile 96 166 INT_X66Y28 INT 1
		(primitive_site TIEOFF_X72Y28 TIEOFF internal 2)
	)
	(tile 96 167 CLBLL_X66Y28 CLBLL 2
		(primitive_site SLICE_X100Y28 SLICEL internal 45)
		(primitive_site SLICE_X101Y28 SLICEL internal 45)
	)
	(tile 96 168 INT_X67Y28 INT 1
		(primitive_site TIEOFF_X73Y28 TIEOFF internal 2)
	)
	(tile 96 169 CLBLM_X67Y28 CLBLM 2
		(primitive_site SLICE_X102Y28 SLICEM internal 50)
		(primitive_site SLICE_X103Y28 SLICEL internal 45)
	)
	(tile 96 170 INT_X68Y28 INT 1
		(primitive_site TIEOFF_X74Y28 TIEOFF internal 2)
	)
	(tile 96 171 CLBLL_X68Y28 CLBLL 2
		(primitive_site SLICE_X104Y28 SLICEL internal 45)
		(primitive_site SLICE_X105Y28 SLICEL internal 45)
	)
	(tile 96 172 INT_X69Y28 INT 1
		(primitive_site TIEOFF_X75Y28 TIEOFF internal 2)
	)
	(tile 96 173 INT_INTERFACE_X69Y28 INT_INTERFACE 0
	)
	(tile 96 174 NULL_X174Y30 NULL 0
	)
	(tile 96 175 INT_X70Y28 INT 1
		(primitive_site TIEOFF_X76Y28 TIEOFF internal 2)
	)
	(tile 96 176 GTX_INT_INTERFACE_X70Y28 GTX_INT_INTERFACE 0
	)
	(tile 96 177 R_TERM_INT_X70Y28 R_TERM_INT 0
	)
	(tile 96 178 NULL_X178Y30 NULL 0
	)
	(tile 97 0 NULL_X0Y29 NULL 0
	)
	(tile 97 1 NULL_X1Y29 NULL 0
	)
	(tile 97 2 L_TERM_INT_X0Y27 L_TERM_INT 0
	)
	(tile 97 3 INT_X0Y27 INT 1
		(primitive_site TIEOFF_X0Y27 TIEOFF internal 2)
	)
	(tile 97 4 IOI_L_INT_INTERFACE_X0Y27 IOI_L_INT_INTERFACE 0
	)
	(tile 97 5 VBRK_X0Y27 VBRK 0
	)
	(tile 97 6 INT_X1Y27 INT 1
		(primitive_site TIEOFF_X1Y27 TIEOFF internal 2)
	)
	(tile 97 7 CLBLM_X1Y27 CLBLM 2
		(primitive_site SLICE_X0Y27 SLICEM internal 50)
		(primitive_site SLICE_X1Y27 SLICEL internal 45)
	)
	(tile 97 8 INT_X2Y27 INT 1
		(primitive_site TIEOFF_X2Y27 TIEOFF internal 2)
	)
	(tile 97 9 CLBLL_X2Y27 CLBLL 2
		(primitive_site SLICE_X2Y27 SLICEL internal 45)
		(primitive_site SLICE_X3Y27 SLICEL internal 45)
	)
	(tile 97 10 INT_X3Y27 INT 1
		(primitive_site TIEOFF_X3Y27 TIEOFF internal 2)
	)
	(tile 97 11 CLBLM_X3Y27 CLBLM 2
		(primitive_site SLICE_X4Y27 SLICEM internal 50)
		(primitive_site SLICE_X5Y27 SLICEL internal 45)
	)
	(tile 97 12 INT_X4Y27 INT 1
		(primitive_site TIEOFF_X4Y27 TIEOFF internal 2)
	)
	(tile 97 13 CLBLL_X4Y27 CLBLL 2
		(primitive_site SLICE_X6Y27 SLICEL internal 45)
		(primitive_site SLICE_X7Y27 SLICEL internal 45)
	)
	(tile 97 14 INT_X5Y27 INT 1
		(primitive_site TIEOFF_X5Y27 TIEOFF internal 2)
	)
	(tile 97 15 INT_INTERFACE_X5Y27 INT_INTERFACE 0
	)
	(tile 97 16 NULL_X16Y29 NULL 0
	)
	(tile 97 17 INT_X6Y27 INT 1
		(primitive_site TIEOFF_X6Y27 TIEOFF internal 2)
	)
	(tile 97 18 CLBLM_X6Y27 CLBLM 2
		(primitive_site SLICE_X8Y27 SLICEM internal 50)
		(primitive_site SLICE_X9Y27 SLICEL internal 45)
	)
	(tile 97 19 INT_X7Y27 INT 1
		(primitive_site TIEOFF_X7Y27 TIEOFF internal 2)
	)
	(tile 97 20 CLBLM_X7Y27 CLBLM 2
		(primitive_site SLICE_X10Y27 SLICEM internal 50)
		(primitive_site SLICE_X11Y27 SLICEL internal 45)
	)
	(tile 97 21 VBRK_X7Y27 VBRK 0
	)
	(tile 97 22 INT_X8Y27 INT 1
		(primitive_site TIEOFF_X8Y27 TIEOFF internal 2)
	)
	(tile 97 23 INT_INTERFACE_X8Y27 INT_INTERFACE 0
	)
	(tile 97 24 NULL_X24Y29 NULL 0
	)
	(tile 97 25 INT_X9Y27 INT 1
		(primitive_site TIEOFF_X10Y27 TIEOFF internal 2)
	)
	(tile 97 26 CLBLM_X9Y27 CLBLM 2
		(primitive_site SLICE_X12Y27 SLICEM internal 50)
		(primitive_site SLICE_X13Y27 SLICEL internal 45)
	)
	(tile 97 27 INT_X10Y27 INT 1
		(primitive_site TIEOFF_X11Y27 TIEOFF internal 2)
	)
	(tile 97 28 CLBLM_X10Y27 CLBLM 2
		(primitive_site SLICE_X14Y27 SLICEM internal 50)
		(primitive_site SLICE_X15Y27 SLICEL internal 45)
	)
	(tile 97 29 INT_X11Y27 INT 1
		(primitive_site TIEOFF_X12Y27 TIEOFF internal 2)
	)
	(tile 97 30 CLBLM_X11Y27 CLBLM 2
		(primitive_site SLICE_X16Y27 SLICEM internal 50)
		(primitive_site SLICE_X17Y27 SLICEL internal 45)
	)
	(tile 97 31 INT_X12Y27 INT 1
		(primitive_site TIEOFF_X13Y27 TIEOFF internal 2)
	)
	(tile 97 32 CLBLM_X12Y27 CLBLM 2
		(primitive_site SLICE_X18Y27 SLICEM internal 50)
		(primitive_site SLICE_X19Y27 SLICEL internal 45)
	)
	(tile 97 33 VBRK_X12Y27 VBRK 0
	)
	(tile 97 34 INT_X13Y27 INT 1
		(primitive_site TIEOFF_X14Y27 TIEOFF internal 2)
	)
	(tile 97 35 INT_INTERFACE_X13Y27 INT_INTERFACE 0
	)
	(tile 97 36 NULL_X36Y29 NULL 0
	)
	(tile 97 37 INT_X14Y27 INT 1
		(primitive_site TIEOFF_X16Y27 TIEOFF internal 2)
	)
	(tile 97 38 CLBLM_X14Y27 CLBLM 2
		(primitive_site SLICE_X20Y27 SLICEM internal 50)
		(primitive_site SLICE_X21Y27 SLICEL internal 45)
	)
	(tile 97 39 INT_X15Y27 INT 1
		(primitive_site TIEOFF_X17Y27 TIEOFF internal 2)
	)
	(tile 97 40 CLBLM_X15Y27 CLBLM 2
		(primitive_site SLICE_X22Y27 SLICEM internal 50)
		(primitive_site SLICE_X23Y27 SLICEL internal 45)
	)
	(tile 97 41 INT_X16Y27 INT 1
		(primitive_site TIEOFF_X18Y27 TIEOFF internal 2)
	)
	(tile 97 42 INT_INTERFACE_X16Y27 INT_INTERFACE 0
	)
	(tile 97 43 NULL_X43Y29 NULL 0
	)
	(tile 97 44 INT_X17Y27 INT 1
		(primitive_site TIEOFF_X19Y27 TIEOFF internal 2)
	)
	(tile 97 45 CLBLM_X17Y27 CLBLM 2
		(primitive_site SLICE_X24Y27 SLICEM internal 50)
		(primitive_site SLICE_X25Y27 SLICEL internal 45)
	)
	(tile 97 46 INT_X18Y27 INT 1
		(primitive_site TIEOFF_X20Y27 TIEOFF internal 2)
	)
	(tile 97 47 CLBLM_X18Y27 CLBLM 2
		(primitive_site SLICE_X26Y27 SLICEM internal 50)
		(primitive_site SLICE_X27Y27 SLICEL internal 45)
	)
	(tile 97 48 VBRK_X18Y27 VBRK 0
	)
	(tile 97 49 INT_X19Y27 INT 1
		(primitive_site TIEOFF_X21Y27 TIEOFF internal 2)
	)
	(tile 97 50 INT_INTERFACE_X19Y27 INT_INTERFACE 0
	)
	(tile 97 51 NULL_X51Y29 NULL 0
	)
	(tile 97 52 INT_X20Y27 INT 1
		(primitive_site TIEOFF_X23Y27 TIEOFF internal 2)
	)
	(tile 97 53 CLBLM_X20Y27 CLBLM 2
		(primitive_site SLICE_X28Y27 SLICEM internal 50)
		(primitive_site SLICE_X29Y27 SLICEL internal 45)
	)
	(tile 97 54 INT_X21Y27 INT 1
		(primitive_site TIEOFF_X24Y27 TIEOFF internal 2)
	)
	(tile 97 55 CLBLM_X21Y27 CLBLM 2
		(primitive_site SLICE_X30Y27 SLICEM internal 50)
		(primitive_site SLICE_X31Y27 SLICEL internal 45)
	)
	(tile 97 56 INT_X22Y27 INT 1
		(primitive_site TIEOFF_X25Y27 TIEOFF internal 2)
	)
	(tile 97 57 INT_INTERFACE_X22Y27 INT_INTERFACE 0
	)
	(tile 97 58 NULL_X58Y29 NULL 0
	)
	(tile 97 59 INT_X23Y27 INT 1
		(primitive_site TIEOFF_X26Y27 TIEOFF internal 2)
	)
	(tile 97 60 CLBLM_X23Y27 CLBLM 2
		(primitive_site SLICE_X32Y27 SLICEM internal 50)
		(primitive_site SLICE_X33Y27 SLICEL internal 45)
	)
	(tile 97 61 INT_X24Y27 INT 1
		(primitive_site TIEOFF_X27Y27 TIEOFF internal 2)
	)
	(tile 97 62 CLBLL_X24Y27 CLBLL 2
		(primitive_site SLICE_X34Y27 SLICEL internal 45)
		(primitive_site SLICE_X35Y27 SLICEL internal 45)
	)
	(tile 97 63 VBRK_X24Y27 VBRK 0
	)
	(tile 97 64 NULL_X64Y29 NULL 0
	)
	(tile 97 65 NULL_X65Y29 NULL 0
	)
	(tile 97 66 INT_X25Y27 INT 1
		(primitive_site TIEOFF_X28Y27 TIEOFF internal 2)
	)
	(tile 97 67 IOI_L_INT_INTERFACE_X25Y27 IOI_L_INT_INTERFACE 0
	)
	(tile 97 68 VBRK_X25Y27 VBRK 0
	)
	(tile 97 69 INT_X26Y27 INT 1
		(primitive_site TIEOFF_X29Y27 TIEOFF internal 2)
	)
	(tile 97 70 CLBLM_X26Y27 CLBLM 2
		(primitive_site SLICE_X36Y27 SLICEM internal 50)
		(primitive_site SLICE_X37Y27 SLICEL internal 45)
	)
	(tile 97 71 INT_X27Y27 INT 1
		(primitive_site TIEOFF_X30Y27 TIEOFF internal 2)
	)
	(tile 97 72 CLBLL_X27Y27 CLBLL 2
		(primitive_site SLICE_X38Y27 SLICEL internal 45)
		(primitive_site SLICE_X39Y27 SLICEL internal 45)
	)
	(tile 97 73 INT_X28Y27 INT 1
		(primitive_site TIEOFF_X31Y27 TIEOFF internal 2)
	)
	(tile 97 74 CLBLM_X28Y27 CLBLM 2
		(primitive_site SLICE_X40Y27 SLICEM internal 50)
		(primitive_site SLICE_X41Y27 SLICEL internal 45)
	)
	(tile 97 75 INT_X29Y27 INT 1
		(primitive_site TIEOFF_X32Y27 TIEOFF internal 2)
	)
	(tile 97 76 CLBLL_X29Y27 CLBLL 2
		(primitive_site SLICE_X42Y27 SLICEL internal 45)
		(primitive_site SLICE_X43Y27 SLICEL internal 45)
	)
	(tile 97 77 VBRK_X29Y27 VBRK 0
	)
	(tile 97 78 CENTER_SPACE2_X78Y29 CENTER_SPACE2 0
	)
	(tile 97 79 CENTER_SPACE1_X79Y29 CENTER_SPACE1 0
	)
	(tile 97 80 CENTER_SPACE2_X80Y29 CENTER_SPACE2 0
	)
	(tile 97 81 CENTER_SPACE1_X81Y29 CENTER_SPACE1 0
	)
	(tile 97 82 CENTER_SPACE2_X82Y29 CENTER_SPACE2 0
	)
	(tile 97 83 CENTER_SPACE1_X83Y29 CENTER_SPACE1 0
	)
	(tile 97 84 CENTER_SPACE2_X84Y29 CENTER_SPACE2 0
	)
	(tile 97 85 CENTER_SPACE1_X85Y29 CENTER_SPACE1 0
	)
	(tile 97 86 CENTER_SPACE2_X86Y29 CENTER_SPACE2 0
	)
	(tile 97 87 CENTER_SPACE1_X87Y29 CENTER_SPACE1 0
	)
	(tile 97 88 CENTER_SPACE2_X88Y29 CENTER_SPACE2 0
	)
	(tile 97 89 NULL_X89Y29 NULL 0
	)
	(tile 97 90 VFRAME_X89Y29 VFRAME 0
	)
	(tile 97 91 INT_X36Y27 INT 1
		(primitive_site TIEOFF_X39Y27 TIEOFF internal 2)
	)
	(tile 97 92 INT_INTERFACE_X36Y27 INT_INTERFACE 0
	)
	(tile 97 93 NULL_X93Y29 NULL 0
	)
	(tile 97 94 INT_X37Y27 INT 1
		(primitive_site TIEOFF_X40Y27 TIEOFF internal 2)
	)
	(tile 97 95 CLBLM_X37Y27 CLBLM 2
		(primitive_site SLICE_X56Y27 SLICEM internal 50)
		(primitive_site SLICE_X57Y27 SLICEL internal 45)
	)
	(tile 97 96 INT_X38Y27 INT 1
		(primitive_site TIEOFF_X41Y27 TIEOFF internal 2)
	)
	(tile 97 97 CLBLL_X38Y27 CLBLL 2
		(primitive_site SLICE_X58Y27 SLICEL internal 45)
		(primitive_site SLICE_X59Y27 SLICEL internal 45)
	)
	(tile 97 98 INT_X39Y27 INT 1
		(primitive_site TIEOFF_X42Y27 TIEOFF internal 2)
	)
	(tile 97 99 CLBLM_X39Y27 CLBLM 2
		(primitive_site SLICE_X60Y27 SLICEM internal 50)
		(primitive_site SLICE_X61Y27 SLICEL internal 45)
	)
	(tile 97 100 INT_X40Y27 INT 1
		(primitive_site TIEOFF_X43Y27 TIEOFF internal 2)
	)
	(tile 97 101 CLBLL_X40Y27 CLBLL 2
		(primitive_site SLICE_X62Y27 SLICEL internal 45)
		(primitive_site SLICE_X63Y27 SLICEL internal 45)
	)
	(tile 97 102 VBRK_X40Y27 VBRK 0
	)
	(tile 97 103 INT_X41Y27 INT 1
		(primitive_site TIEOFF_X44Y27 TIEOFF internal 2)
	)
	(tile 97 104 INT_INTERFACE_X41Y27 INT_INTERFACE 0
	)
	(tile 97 105 NULL_X105Y29 NULL 0
	)
	(tile 97 106 NULL_X106Y29 NULL 0
	)
	(tile 97 107 VBRK_X106Y29 VBRK 0
	)
	(tile 97 108 INT_X42Y27 INT 1
		(primitive_site TIEOFF_X45Y27 TIEOFF internal 2)
	)
	(tile 97 109 CLBLM_X42Y27 CLBLM 2
		(primitive_site SLICE_X64Y27 SLICEM internal 50)
		(primitive_site SLICE_X65Y27 SLICEL internal 45)
	)
	(tile 97 110 INT_X43Y27 INT 1
		(primitive_site TIEOFF_X46Y27 TIEOFF internal 2)
	)
	(tile 97 111 CLBLL_X43Y27 CLBLL 2
		(primitive_site SLICE_X66Y27 SLICEL internal 45)
		(primitive_site SLICE_X67Y27 SLICEL internal 45)
	)
	(tile 97 112 INT_X44Y27 INT 1
		(primitive_site TIEOFF_X47Y27 TIEOFF internal 2)
	)
	(tile 97 113 INT_INTERFACE_X44Y27 INT_INTERFACE 0
	)
	(tile 97 114 NULL_X114Y29 NULL 0
	)
	(tile 97 115 INT_X45Y27 INT 1
		(primitive_site TIEOFF_X48Y27 TIEOFF internal 2)
	)
	(tile 97 116 CLBLM_X45Y27 CLBLM 2
		(primitive_site SLICE_X68Y27 SLICEM internal 50)
		(primitive_site SLICE_X69Y27 SLICEL internal 45)
	)
	(tile 97 117 INT_X46Y27 INT 1
		(primitive_site TIEOFF_X49Y27 TIEOFF internal 2)
	)
	(tile 97 118 CLBLM_X46Y27 CLBLM 2
		(primitive_site SLICE_X70Y27 SLICEM internal 50)
		(primitive_site SLICE_X71Y27 SLICEL internal 45)
	)
	(tile 97 119 INT_X47Y27 INT 1
		(primitive_site TIEOFF_X50Y27 TIEOFF internal 2)
	)
	(tile 97 120 INT_INTERFACE_X47Y27 INT_INTERFACE 0
	)
	(tile 97 121 NULL_X121Y29 NULL 0
	)
	(tile 97 122 VBRK_X47Y27 VBRK 0
	)
	(tile 97 123 INT_X48Y27 INT 1
		(primitive_site TIEOFF_X52Y27 TIEOFF internal 2)
	)
	(tile 97 124 CLBLM_X48Y27 CLBLM 2
		(primitive_site SLICE_X72Y27 SLICEM internal 50)
		(primitive_site SLICE_X73Y27 SLICEL internal 45)
	)
	(tile 97 125 INT_X49Y27 INT 1
		(primitive_site TIEOFF_X53Y27 TIEOFF internal 2)
	)
	(tile 97 126 CLBLM_X49Y27 CLBLM 2
		(primitive_site SLICE_X74Y27 SLICEM internal 50)
		(primitive_site SLICE_X75Y27 SLICEL internal 45)
	)
	(tile 97 127 INT_X50Y27 INT 1
		(primitive_site TIEOFF_X54Y27 TIEOFF internal 2)
	)
	(tile 97 128 INT_INTERFACE_X50Y27 INT_INTERFACE 0
	)
	(tile 97 129 NULL_X129Y29 NULL 0
	)
	(tile 97 130 INT_X51Y27 INT 1
		(primitive_site TIEOFF_X55Y27 TIEOFF internal 2)
	)
	(tile 97 131 CLBLM_X51Y27 CLBLM 2
		(primitive_site SLICE_X76Y27 SLICEM internal 50)
		(primitive_site SLICE_X77Y27 SLICEL internal 45)
	)
	(tile 97 132 INT_X52Y27 INT 1
		(primitive_site TIEOFF_X56Y27 TIEOFF internal 2)
	)
	(tile 97 133 CLBLM_X52Y27 CLBLM 2
		(primitive_site SLICE_X78Y27 SLICEM internal 50)
		(primitive_site SLICE_X79Y27 SLICEL internal 45)
	)
	(tile 97 134 INT_X53Y27 INT 1
		(primitive_site TIEOFF_X57Y27 TIEOFF internal 2)
	)
	(tile 97 135 INT_INTERFACE_X53Y27 INT_INTERFACE 0
	)
	(tile 97 136 NULL_X136Y29 NULL 0
	)
	(tile 97 137 VBRK_X53Y27 VBRK 0
	)
	(tile 97 138 INT_X54Y27 INT 1
		(primitive_site TIEOFF_X59Y27 TIEOFF internal 2)
	)
	(tile 97 139 CLBLM_X54Y27 CLBLM 2
		(primitive_site SLICE_X80Y27 SLICEM internal 50)
		(primitive_site SLICE_X81Y27 SLICEL internal 45)
	)
	(tile 97 140 INT_X55Y27 INT 1
		(primitive_site TIEOFF_X60Y27 TIEOFF internal 2)
	)
	(tile 97 141 CLBLM_X55Y27 CLBLM 2
		(primitive_site SLICE_X82Y27 SLICEM internal 50)
		(primitive_site SLICE_X83Y27 SLICEL internal 45)
	)
	(tile 97 142 INT_X56Y27 INT 1
		(primitive_site TIEOFF_X61Y27 TIEOFF internal 2)
	)
	(tile 97 143 CLBLM_X56Y27 CLBLM 2
		(primitive_site SLICE_X84Y27 SLICEM internal 50)
		(primitive_site SLICE_X85Y27 SLICEL internal 45)
	)
	(tile 97 144 INT_X57Y27 INT 1
		(primitive_site TIEOFF_X62Y27 TIEOFF internal 2)
	)
	(tile 97 145 CLBLM_X57Y27 CLBLM 2
		(primitive_site SLICE_X86Y27 SLICEM internal 50)
		(primitive_site SLICE_X87Y27 SLICEL internal 45)
	)
	(tile 97 146 INT_X58Y27 INT 1
		(primitive_site TIEOFF_X63Y27 TIEOFF internal 2)
	)
	(tile 97 147 INT_INTERFACE_X58Y27 INT_INTERFACE 0
	)
	(tile 97 148 NULL_X148Y29 NULL 0
	)
	(tile 97 149 VBRK_X58Y27 VBRK 0
	)
	(tile 97 150 INT_X59Y27 INT 1
		(primitive_site TIEOFF_X65Y27 TIEOFF internal 2)
	)
	(tile 97 151 CLBLM_X59Y27 CLBLM 2
		(primitive_site SLICE_X88Y27 SLICEM internal 50)
		(primitive_site SLICE_X89Y27 SLICEL internal 45)
	)
	(tile 97 152 INT_X60Y27 INT 1
		(primitive_site TIEOFF_X66Y27 TIEOFF internal 2)
	)
	(tile 97 153 CLBLM_X60Y27 CLBLM 2
		(primitive_site SLICE_X90Y27 SLICEM internal 50)
		(primitive_site SLICE_X91Y27 SLICEL internal 45)
	)
	(tile 97 154 INT_X61Y27 INT 1
		(primitive_site TIEOFF_X67Y27 TIEOFF internal 2)
	)
	(tile 97 155 INT_INTERFACE_X61Y27 INT_INTERFACE 0
	)
	(tile 97 156 NULL_X156Y29 NULL 0
	)
	(tile 97 157 INT_X62Y27 INT 1
		(primitive_site TIEOFF_X68Y27 TIEOFF internal 2)
	)
	(tile 97 158 CLBLM_X62Y27 CLBLM 2
		(primitive_site SLICE_X92Y27 SLICEM internal 50)
		(primitive_site SLICE_X93Y27 SLICEL internal 45)
	)
	(tile 97 159 INT_X63Y27 INT 1
		(primitive_site TIEOFF_X69Y27 TIEOFF internal 2)
	)
	(tile 97 160 CLBLL_X63Y27 CLBLL 2
		(primitive_site SLICE_X94Y27 SLICEL internal 45)
		(primitive_site SLICE_X95Y27 SLICEL internal 45)
	)
	(tile 97 161 VBRK_X63Y27 VBRK 0
	)
	(tile 97 162 INT_X64Y27 INT 1
		(primitive_site TIEOFF_X70Y27 TIEOFF internal 2)
	)
	(tile 97 163 CLBLM_X64Y27 CLBLM 2
		(primitive_site SLICE_X96Y27 SLICEM internal 50)
		(primitive_site SLICE_X97Y27 SLICEL internal 45)
	)
	(tile 97 164 INT_X65Y27 INT 1
		(primitive_site TIEOFF_X71Y27 TIEOFF internal 2)
	)
	(tile 97 165 CLBLL_X65Y27 CLBLL 2
		(primitive_site SLICE_X98Y27 SLICEL internal 45)
		(primitive_site SLICE_X99Y27 SLICEL internal 45)
	)
	(tile 97 166 INT_X66Y27 INT 1
		(primitive_site TIEOFF_X72Y27 TIEOFF internal 2)
	)
	(tile 97 167 CLBLL_X66Y27 CLBLL 2
		(primitive_site SLICE_X100Y27 SLICEL internal 45)
		(primitive_site SLICE_X101Y27 SLICEL internal 45)
	)
	(tile 97 168 INT_X67Y27 INT 1
		(primitive_site TIEOFF_X73Y27 TIEOFF internal 2)
	)
	(tile 97 169 CLBLM_X67Y27 CLBLM 2
		(primitive_site SLICE_X102Y27 SLICEM internal 50)
		(primitive_site SLICE_X103Y27 SLICEL internal 45)
	)
	(tile 97 170 INT_X68Y27 INT 1
		(primitive_site TIEOFF_X74Y27 TIEOFF internal 2)
	)
	(tile 97 171 CLBLL_X68Y27 CLBLL 2
		(primitive_site SLICE_X104Y27 SLICEL internal 45)
		(primitive_site SLICE_X105Y27 SLICEL internal 45)
	)
	(tile 97 172 INT_X69Y27 INT 1
		(primitive_site TIEOFF_X75Y27 TIEOFF internal 2)
	)
	(tile 97 173 INT_INTERFACE_X69Y27 INT_INTERFACE 0
	)
	(tile 97 174 NULL_X174Y29 NULL 0
	)
	(tile 97 175 INT_X70Y27 INT 1
		(primitive_site TIEOFF_X76Y27 TIEOFF internal 2)
	)
	(tile 97 176 GTX_INT_INTERFACE_X70Y27 GTX_INT_INTERFACE 0
	)
	(tile 97 177 R_TERM_INT_X70Y27 R_TERM_INT 0
	)
	(tile 97 178 NULL_X178Y29 NULL 0
	)
	(tile 98 0 LIOB_X0Y26 LIOB 2
		(primitive_site P17 IOBS bonded 13)
		(primitive_site N17 IOBM bonded 13)
	)
	(tile 98 1 LIOI_X0Y26 LIOI 6
		(primitive_site IODELAY_X0Y26 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y26 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y27 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y27 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y27 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y26 OLOGICE1 internal 32)
	)
	(tile 98 2 L_TERM_INT_X0Y26 L_TERM_INT 0
	)
	(tile 98 3 INT_X0Y26 INT 1
		(primitive_site TIEOFF_X0Y26 TIEOFF internal 2)
	)
	(tile 98 4 IOI_L_INT_INTERFACE_X0Y26 IOI_L_INT_INTERFACE 0
	)
	(tile 98 5 VBRK_X0Y26 VBRK 0
	)
	(tile 98 6 INT_X1Y26 INT 1
		(primitive_site TIEOFF_X1Y26 TIEOFF internal 2)
	)
	(tile 98 7 CLBLM_X1Y26 CLBLM 2
		(primitive_site SLICE_X0Y26 SLICEM internal 50)
		(primitive_site SLICE_X1Y26 SLICEL internal 45)
	)
	(tile 98 8 INT_X2Y26 INT 1
		(primitive_site TIEOFF_X2Y26 TIEOFF internal 2)
	)
	(tile 98 9 CLBLL_X2Y26 CLBLL 2
		(primitive_site SLICE_X2Y26 SLICEL internal 45)
		(primitive_site SLICE_X3Y26 SLICEL internal 45)
	)
	(tile 98 10 INT_X3Y26 INT 1
		(primitive_site TIEOFF_X3Y26 TIEOFF internal 2)
	)
	(tile 98 11 CLBLM_X3Y26 CLBLM 2
		(primitive_site SLICE_X4Y26 SLICEM internal 50)
		(primitive_site SLICE_X5Y26 SLICEL internal 45)
	)
	(tile 98 12 INT_X4Y26 INT 1
		(primitive_site TIEOFF_X4Y26 TIEOFF internal 2)
	)
	(tile 98 13 CLBLL_X4Y26 CLBLL 2
		(primitive_site SLICE_X6Y26 SLICEL internal 45)
		(primitive_site SLICE_X7Y26 SLICEL internal 45)
	)
	(tile 98 14 INT_X5Y26 INT 1
		(primitive_site TIEOFF_X5Y26 TIEOFF internal 2)
	)
	(tile 98 15 INT_INTERFACE_X5Y26 INT_INTERFACE 0
	)
	(tile 98 16 NULL_X16Y28 NULL 0
	)
	(tile 98 17 INT_X6Y26 INT 1
		(primitive_site TIEOFF_X6Y26 TIEOFF internal 2)
	)
	(tile 98 18 CLBLM_X6Y26 CLBLM 2
		(primitive_site SLICE_X8Y26 SLICEM internal 50)
		(primitive_site SLICE_X9Y26 SLICEL internal 45)
	)
	(tile 98 19 INT_X7Y26 INT 1
		(primitive_site TIEOFF_X7Y26 TIEOFF internal 2)
	)
	(tile 98 20 CLBLM_X7Y26 CLBLM 2
		(primitive_site SLICE_X10Y26 SLICEM internal 50)
		(primitive_site SLICE_X11Y26 SLICEL internal 45)
	)
	(tile 98 21 VBRK_X7Y26 VBRK 0
	)
	(tile 98 22 INT_X8Y26 INT 1
		(primitive_site TIEOFF_X8Y26 TIEOFF internal 2)
	)
	(tile 98 23 INT_INTERFACE_X8Y26 INT_INTERFACE 0
	)
	(tile 98 24 NULL_X24Y28 NULL 0
	)
	(tile 98 25 INT_X9Y26 INT 1
		(primitive_site TIEOFF_X10Y26 TIEOFF internal 2)
	)
	(tile 98 26 CLBLM_X9Y26 CLBLM 2
		(primitive_site SLICE_X12Y26 SLICEM internal 50)
		(primitive_site SLICE_X13Y26 SLICEL internal 45)
	)
	(tile 98 27 INT_X10Y26 INT 1
		(primitive_site TIEOFF_X11Y26 TIEOFF internal 2)
	)
	(tile 98 28 CLBLM_X10Y26 CLBLM 2
		(primitive_site SLICE_X14Y26 SLICEM internal 50)
		(primitive_site SLICE_X15Y26 SLICEL internal 45)
	)
	(tile 98 29 INT_X11Y26 INT 1
		(primitive_site TIEOFF_X12Y26 TIEOFF internal 2)
	)
	(tile 98 30 CLBLM_X11Y26 CLBLM 2
		(primitive_site SLICE_X16Y26 SLICEM internal 50)
		(primitive_site SLICE_X17Y26 SLICEL internal 45)
	)
	(tile 98 31 INT_X12Y26 INT 1
		(primitive_site TIEOFF_X13Y26 TIEOFF internal 2)
	)
	(tile 98 32 CLBLM_X12Y26 CLBLM 2
		(primitive_site SLICE_X18Y26 SLICEM internal 50)
		(primitive_site SLICE_X19Y26 SLICEL internal 45)
	)
	(tile 98 33 VBRK_X12Y26 VBRK 0
	)
	(tile 98 34 INT_X13Y26 INT 1
		(primitive_site TIEOFF_X14Y26 TIEOFF internal 2)
	)
	(tile 98 35 INT_INTERFACE_X13Y26 INT_INTERFACE 0
	)
	(tile 98 36 NULL_X36Y28 NULL 0
	)
	(tile 98 37 INT_X14Y26 INT 1
		(primitive_site TIEOFF_X16Y26 TIEOFF internal 2)
	)
	(tile 98 38 CLBLM_X14Y26 CLBLM 2
		(primitive_site SLICE_X20Y26 SLICEM internal 50)
		(primitive_site SLICE_X21Y26 SLICEL internal 45)
	)
	(tile 98 39 INT_X15Y26 INT 1
		(primitive_site TIEOFF_X17Y26 TIEOFF internal 2)
	)
	(tile 98 40 CLBLM_X15Y26 CLBLM 2
		(primitive_site SLICE_X22Y26 SLICEM internal 50)
		(primitive_site SLICE_X23Y26 SLICEL internal 45)
	)
	(tile 98 41 INT_X16Y26 INT 1
		(primitive_site TIEOFF_X18Y26 TIEOFF internal 2)
	)
	(tile 98 42 INT_INTERFACE_X16Y26 INT_INTERFACE 0
	)
	(tile 98 43 NULL_X43Y28 NULL 0
	)
	(tile 98 44 INT_X17Y26 INT 1
		(primitive_site TIEOFF_X19Y26 TIEOFF internal 2)
	)
	(tile 98 45 CLBLM_X17Y26 CLBLM 2
		(primitive_site SLICE_X24Y26 SLICEM internal 50)
		(primitive_site SLICE_X25Y26 SLICEL internal 45)
	)
	(tile 98 46 INT_X18Y26 INT 1
		(primitive_site TIEOFF_X20Y26 TIEOFF internal 2)
	)
	(tile 98 47 CLBLM_X18Y26 CLBLM 2
		(primitive_site SLICE_X26Y26 SLICEM internal 50)
		(primitive_site SLICE_X27Y26 SLICEL internal 45)
	)
	(tile 98 48 VBRK_X18Y26 VBRK 0
	)
	(tile 98 49 INT_X19Y26 INT 1
		(primitive_site TIEOFF_X21Y26 TIEOFF internal 2)
	)
	(tile 98 50 INT_INTERFACE_X19Y26 INT_INTERFACE 0
	)
	(tile 98 51 NULL_X51Y28 NULL 0
	)
	(tile 98 52 INT_X20Y26 INT 1
		(primitive_site TIEOFF_X23Y26 TIEOFF internal 2)
	)
	(tile 98 53 CLBLM_X20Y26 CLBLM 2
		(primitive_site SLICE_X28Y26 SLICEM internal 50)
		(primitive_site SLICE_X29Y26 SLICEL internal 45)
	)
	(tile 98 54 INT_X21Y26 INT 1
		(primitive_site TIEOFF_X24Y26 TIEOFF internal 2)
	)
	(tile 98 55 CLBLM_X21Y26 CLBLM 2
		(primitive_site SLICE_X30Y26 SLICEM internal 50)
		(primitive_site SLICE_X31Y26 SLICEL internal 45)
	)
	(tile 98 56 INT_X22Y26 INT 1
		(primitive_site TIEOFF_X25Y26 TIEOFF internal 2)
	)
	(tile 98 57 INT_INTERFACE_X22Y26 INT_INTERFACE 0
	)
	(tile 98 58 NULL_X58Y28 NULL 0
	)
	(tile 98 59 INT_X23Y26 INT 1
		(primitive_site TIEOFF_X26Y26 TIEOFF internal 2)
	)
	(tile 98 60 CLBLM_X23Y26 CLBLM 2
		(primitive_site SLICE_X32Y26 SLICEM internal 50)
		(primitive_site SLICE_X33Y26 SLICEL internal 45)
	)
	(tile 98 61 INT_X24Y26 INT 1
		(primitive_site TIEOFF_X27Y26 TIEOFF internal 2)
	)
	(tile 98 62 CLBLL_X24Y26 CLBLL 2
		(primitive_site SLICE_X34Y26 SLICEL internal 45)
		(primitive_site SLICE_X35Y26 SLICEL internal 45)
	)
	(tile 98 63 VBRK_X24Y26 VBRK 0
	)
	(tile 98 64 LIOB_FT_X25Y26 LIOB_FT 2
		(primitive_site U16 IOBS bonded 13)
		(primitive_site V16 IOBM bonded 13)
	)
	(tile 98 65 LIOI_X25Y26 LIOI 6
		(primitive_site IODELAY_X1Y26 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y26 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y27 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y27 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y27 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y26 OLOGICE1 internal 32)
	)
	(tile 98 66 INT_X25Y26 INT 1
		(primitive_site TIEOFF_X28Y26 TIEOFF internal 2)
	)
	(tile 98 67 IOI_L_INT_INTERFACE_X25Y26 IOI_L_INT_INTERFACE 0
	)
	(tile 98 68 VBRK_X25Y26 VBRK 0
	)
	(tile 98 69 INT_X26Y26 INT 1
		(primitive_site TIEOFF_X29Y26 TIEOFF internal 2)
	)
	(tile 98 70 CLBLM_X26Y26 CLBLM 2
		(primitive_site SLICE_X36Y26 SLICEM internal 50)
		(primitive_site SLICE_X37Y26 SLICEL internal 45)
	)
	(tile 98 71 INT_X27Y26 INT 1
		(primitive_site TIEOFF_X30Y26 TIEOFF internal 2)
	)
	(tile 98 72 CLBLL_X27Y26 CLBLL 2
		(primitive_site SLICE_X38Y26 SLICEL internal 45)
		(primitive_site SLICE_X39Y26 SLICEL internal 45)
	)
	(tile 98 73 INT_X28Y26 INT 1
		(primitive_site TIEOFF_X31Y26 TIEOFF internal 2)
	)
	(tile 98 74 CLBLM_X28Y26 CLBLM 2
		(primitive_site SLICE_X40Y26 SLICEM internal 50)
		(primitive_site SLICE_X41Y26 SLICEL internal 45)
	)
	(tile 98 75 INT_X29Y26 INT 1
		(primitive_site TIEOFF_X32Y26 TIEOFF internal 2)
	)
	(tile 98 76 CLBLL_X29Y26 CLBLL 2
		(primitive_site SLICE_X42Y26 SLICEL internal 45)
		(primitive_site SLICE_X43Y26 SLICEL internal 45)
	)
	(tile 98 77 VBRK_X29Y26 VBRK 0
	)
	(tile 98 78 CENTER_SPACE2_X78Y28 CENTER_SPACE2 0
	)
	(tile 98 79 CENTER_SPACE1_X79Y28 CENTER_SPACE1 0
	)
	(tile 98 80 CENTER_SPACE2_X80Y28 CENTER_SPACE2 0
	)
	(tile 98 81 CENTER_SPACE1_X81Y28 CENTER_SPACE1 0
	)
	(tile 98 82 CENTER_SPACE2_X82Y28 CENTER_SPACE2 0
	)
	(tile 98 83 CENTER_SPACE1_X83Y28 CENTER_SPACE1 0
	)
	(tile 98 84 CENTER_SPACE2_X84Y28 CENTER_SPACE2 0
	)
	(tile 98 85 CENTER_SPACE1_X85Y28 CENTER_SPACE1 0
	)
	(tile 98 86 CENTER_SPACE2_X86Y28 CENTER_SPACE2 0
	)
	(tile 98 87 CENTER_SPACE1_X87Y28 CENTER_SPACE1 0
	)
	(tile 98 88 CENTER_SPACE2_X88Y28 CENTER_SPACE2 0
	)
	(tile 98 89 NULL_X89Y28 NULL 0
	)
	(tile 98 90 VFRAME_X89Y28 VFRAME 0
	)
	(tile 98 91 INT_X36Y26 INT 1
		(primitive_site TIEOFF_X39Y26 TIEOFF internal 2)
	)
	(tile 98 92 INT_INTERFACE_X36Y26 INT_INTERFACE 0
	)
	(tile 98 93 NULL_X93Y28 NULL 0
	)
	(tile 98 94 INT_X37Y26 INT 1
		(primitive_site TIEOFF_X40Y26 TIEOFF internal 2)
	)
	(tile 98 95 CLBLM_X37Y26 CLBLM 2
		(primitive_site SLICE_X56Y26 SLICEM internal 50)
		(primitive_site SLICE_X57Y26 SLICEL internal 45)
	)
	(tile 98 96 INT_X38Y26 INT 1
		(primitive_site TIEOFF_X41Y26 TIEOFF internal 2)
	)
	(tile 98 97 CLBLL_X38Y26 CLBLL 2
		(primitive_site SLICE_X58Y26 SLICEL internal 45)
		(primitive_site SLICE_X59Y26 SLICEL internal 45)
	)
	(tile 98 98 INT_X39Y26 INT 1
		(primitive_site TIEOFF_X42Y26 TIEOFF internal 2)
	)
	(tile 98 99 CLBLM_X39Y26 CLBLM 2
		(primitive_site SLICE_X60Y26 SLICEM internal 50)
		(primitive_site SLICE_X61Y26 SLICEL internal 45)
	)
	(tile 98 100 INT_X40Y26 INT 1
		(primitive_site TIEOFF_X43Y26 TIEOFF internal 2)
	)
	(tile 98 101 CLBLL_X40Y26 CLBLL 2
		(primitive_site SLICE_X62Y26 SLICEL internal 45)
		(primitive_site SLICE_X63Y26 SLICEL internal 45)
	)
	(tile 98 102 VBRK_X40Y26 VBRK 0
	)
	(tile 98 103 INT_X41Y26 INT 1
		(primitive_site TIEOFF_X44Y26 TIEOFF internal 2)
	)
	(tile 98 104 INT_INTERFACE_X41Y26 INT_INTERFACE 0
	)
	(tile 98 105 RIOI_X41Y26 RIOI 6
		(primitive_site OLOGIC_X2Y26 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y26 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y26 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y27 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y27 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y27 ILOGICE1 internal 28)
	)
	(tile 98 106 RIOB_X41Y26 RIOB 2
		(primitive_site U8 IOBS bonded 13)
		(primitive_site V8 IOBM bonded 13)
	)
	(tile 98 107 VBRK_X41Y26 VBRK 0
	)
	(tile 98 108 INT_X42Y26 INT 1
		(primitive_site TIEOFF_X45Y26 TIEOFF internal 2)
	)
	(tile 98 109 CLBLM_X42Y26 CLBLM 2
		(primitive_site SLICE_X64Y26 SLICEM internal 50)
		(primitive_site SLICE_X65Y26 SLICEL internal 45)
	)
	(tile 98 110 INT_X43Y26 INT 1
		(primitive_site TIEOFF_X46Y26 TIEOFF internal 2)
	)
	(tile 98 111 CLBLL_X43Y26 CLBLL 2
		(primitive_site SLICE_X66Y26 SLICEL internal 45)
		(primitive_site SLICE_X67Y26 SLICEL internal 45)
	)
	(tile 98 112 INT_X44Y26 INT 1
		(primitive_site TIEOFF_X47Y26 TIEOFF internal 2)
	)
	(tile 98 113 INT_INTERFACE_X44Y26 INT_INTERFACE 0
	)
	(tile 98 114 NULL_X114Y28 NULL 0
	)
	(tile 98 115 INT_X45Y26 INT 1
		(primitive_site TIEOFF_X48Y26 TIEOFF internal 2)
	)
	(tile 98 116 CLBLM_X45Y26 CLBLM 2
		(primitive_site SLICE_X68Y26 SLICEM internal 50)
		(primitive_site SLICE_X69Y26 SLICEL internal 45)
	)
	(tile 98 117 INT_X46Y26 INT 1
		(primitive_site TIEOFF_X49Y26 TIEOFF internal 2)
	)
	(tile 98 118 CLBLM_X46Y26 CLBLM 2
		(primitive_site SLICE_X70Y26 SLICEM internal 50)
		(primitive_site SLICE_X71Y26 SLICEL internal 45)
	)
	(tile 98 119 INT_X47Y26 INT 1
		(primitive_site TIEOFF_X50Y26 TIEOFF internal 2)
	)
	(tile 98 120 INT_INTERFACE_X47Y26 INT_INTERFACE 0
	)
	(tile 98 121 NULL_X121Y28 NULL 0
	)
	(tile 98 122 VBRK_X47Y26 VBRK 0
	)
	(tile 98 123 INT_X48Y26 INT 1
		(primitive_site TIEOFF_X52Y26 TIEOFF internal 2)
	)
	(tile 98 124 CLBLM_X48Y26 CLBLM 2
		(primitive_site SLICE_X72Y26 SLICEM internal 50)
		(primitive_site SLICE_X73Y26 SLICEL internal 45)
	)
	(tile 98 125 INT_X49Y26 INT 1
		(primitive_site TIEOFF_X53Y26 TIEOFF internal 2)
	)
	(tile 98 126 CLBLM_X49Y26 CLBLM 2
		(primitive_site SLICE_X74Y26 SLICEM internal 50)
		(primitive_site SLICE_X75Y26 SLICEL internal 45)
	)
	(tile 98 127 INT_X50Y26 INT 1
		(primitive_site TIEOFF_X54Y26 TIEOFF internal 2)
	)
	(tile 98 128 INT_INTERFACE_X50Y26 INT_INTERFACE 0
	)
	(tile 98 129 NULL_X129Y28 NULL 0
	)
	(tile 98 130 INT_X51Y26 INT 1
		(primitive_site TIEOFF_X55Y26 TIEOFF internal 2)
	)
	(tile 98 131 CLBLM_X51Y26 CLBLM 2
		(primitive_site SLICE_X76Y26 SLICEM internal 50)
		(primitive_site SLICE_X77Y26 SLICEL internal 45)
	)
	(tile 98 132 INT_X52Y26 INT 1
		(primitive_site TIEOFF_X56Y26 TIEOFF internal 2)
	)
	(tile 98 133 CLBLM_X52Y26 CLBLM 2
		(primitive_site SLICE_X78Y26 SLICEM internal 50)
		(primitive_site SLICE_X79Y26 SLICEL internal 45)
	)
	(tile 98 134 INT_X53Y26 INT 1
		(primitive_site TIEOFF_X57Y26 TIEOFF internal 2)
	)
	(tile 98 135 INT_INTERFACE_X53Y26 INT_INTERFACE 0
	)
	(tile 98 136 NULL_X136Y28 NULL 0
	)
	(tile 98 137 VBRK_X53Y26 VBRK 0
	)
	(tile 98 138 INT_X54Y26 INT 1
		(primitive_site TIEOFF_X59Y26 TIEOFF internal 2)
	)
	(tile 98 139 CLBLM_X54Y26 CLBLM 2
		(primitive_site SLICE_X80Y26 SLICEM internal 50)
		(primitive_site SLICE_X81Y26 SLICEL internal 45)
	)
	(tile 98 140 INT_X55Y26 INT 1
		(primitive_site TIEOFF_X60Y26 TIEOFF internal 2)
	)
	(tile 98 141 CLBLM_X55Y26 CLBLM 2
		(primitive_site SLICE_X82Y26 SLICEM internal 50)
		(primitive_site SLICE_X83Y26 SLICEL internal 45)
	)
	(tile 98 142 INT_X56Y26 INT 1
		(primitive_site TIEOFF_X61Y26 TIEOFF internal 2)
	)
	(tile 98 143 CLBLM_X56Y26 CLBLM 2
		(primitive_site SLICE_X84Y26 SLICEM internal 50)
		(primitive_site SLICE_X85Y26 SLICEL internal 45)
	)
	(tile 98 144 INT_X57Y26 INT 1
		(primitive_site TIEOFF_X62Y26 TIEOFF internal 2)
	)
	(tile 98 145 CLBLM_X57Y26 CLBLM 2
		(primitive_site SLICE_X86Y26 SLICEM internal 50)
		(primitive_site SLICE_X87Y26 SLICEL internal 45)
	)
	(tile 98 146 INT_X58Y26 INT 1
		(primitive_site TIEOFF_X63Y26 TIEOFF internal 2)
	)
	(tile 98 147 INT_INTERFACE_X58Y26 INT_INTERFACE 0
	)
	(tile 98 148 NULL_X148Y28 NULL 0
	)
	(tile 98 149 VBRK_X58Y26 VBRK 0
	)
	(tile 98 150 INT_X59Y26 INT 1
		(primitive_site TIEOFF_X65Y26 TIEOFF internal 2)
	)
	(tile 98 151 CLBLM_X59Y26 CLBLM 2
		(primitive_site SLICE_X88Y26 SLICEM internal 50)
		(primitive_site SLICE_X89Y26 SLICEL internal 45)
	)
	(tile 98 152 INT_X60Y26 INT 1
		(primitive_site TIEOFF_X66Y26 TIEOFF internal 2)
	)
	(tile 98 153 CLBLM_X60Y26 CLBLM 2
		(primitive_site SLICE_X90Y26 SLICEM internal 50)
		(primitive_site SLICE_X91Y26 SLICEL internal 45)
	)
	(tile 98 154 INT_X61Y26 INT 1
		(primitive_site TIEOFF_X67Y26 TIEOFF internal 2)
	)
	(tile 98 155 INT_INTERFACE_X61Y26 INT_INTERFACE 0
	)
	(tile 98 156 NULL_X156Y28 NULL 0
	)
	(tile 98 157 INT_X62Y26 INT 1
		(primitive_site TIEOFF_X68Y26 TIEOFF internal 2)
	)
	(tile 98 158 CLBLM_X62Y26 CLBLM 2
		(primitive_site SLICE_X92Y26 SLICEM internal 50)
		(primitive_site SLICE_X93Y26 SLICEL internal 45)
	)
	(tile 98 159 INT_X63Y26 INT 1
		(primitive_site TIEOFF_X69Y26 TIEOFF internal 2)
	)
	(tile 98 160 CLBLL_X63Y26 CLBLL 2
		(primitive_site SLICE_X94Y26 SLICEL internal 45)
		(primitive_site SLICE_X95Y26 SLICEL internal 45)
	)
	(tile 98 161 VBRK_X63Y26 VBRK 0
	)
	(tile 98 162 INT_X64Y26 INT 1
		(primitive_site TIEOFF_X70Y26 TIEOFF internal 2)
	)
	(tile 98 163 CLBLM_X64Y26 CLBLM 2
		(primitive_site SLICE_X96Y26 SLICEM internal 50)
		(primitive_site SLICE_X97Y26 SLICEL internal 45)
	)
	(tile 98 164 INT_X65Y26 INT 1
		(primitive_site TIEOFF_X71Y26 TIEOFF internal 2)
	)
	(tile 98 165 CLBLL_X65Y26 CLBLL 2
		(primitive_site SLICE_X98Y26 SLICEL internal 45)
		(primitive_site SLICE_X99Y26 SLICEL internal 45)
	)
	(tile 98 166 INT_X66Y26 INT 1
		(primitive_site TIEOFF_X72Y26 TIEOFF internal 2)
	)
	(tile 98 167 CLBLL_X66Y26 CLBLL 2
		(primitive_site SLICE_X100Y26 SLICEL internal 45)
		(primitive_site SLICE_X101Y26 SLICEL internal 45)
	)
	(tile 98 168 INT_X67Y26 INT 1
		(primitive_site TIEOFF_X73Y26 TIEOFF internal 2)
	)
	(tile 98 169 CLBLM_X67Y26 CLBLM 2
		(primitive_site SLICE_X102Y26 SLICEM internal 50)
		(primitive_site SLICE_X103Y26 SLICEL internal 45)
	)
	(tile 98 170 INT_X68Y26 INT 1
		(primitive_site TIEOFF_X74Y26 TIEOFF internal 2)
	)
	(tile 98 171 CLBLL_X68Y26 CLBLL 2
		(primitive_site SLICE_X104Y26 SLICEL internal 45)
		(primitive_site SLICE_X105Y26 SLICEL internal 45)
	)
	(tile 98 172 INT_X69Y26 INT 1
		(primitive_site TIEOFF_X75Y26 TIEOFF internal 2)
	)
	(tile 98 173 INT_INTERFACE_X69Y26 INT_INTERFACE 0
	)
	(tile 98 174 NULL_X174Y28 NULL 0
	)
	(tile 98 175 INT_X70Y26 INT 1
		(primitive_site TIEOFF_X76Y26 TIEOFF internal 2)
	)
	(tile 98 176 GTX_INT_INTERFACE_X70Y26 GTX_INT_INTERFACE 0
	)
	(tile 98 177 R_TERM_INT_X70Y26 R_TERM_INT 0
	)
	(tile 98 178 NULL_X178Y28 NULL 0
	)
	(tile 99 0 NULL_X0Y27 NULL 0
	)
	(tile 99 1 NULL_X1Y27 NULL 0
	)
	(tile 99 2 L_TERM_INT_X0Y25 L_TERM_INT 0
	)
	(tile 99 3 INT_X0Y25 INT 1
		(primitive_site TIEOFF_X0Y25 TIEOFF internal 2)
	)
	(tile 99 4 IOI_L_INT_INTERFACE_X0Y25 IOI_L_INT_INTERFACE 0
	)
	(tile 99 5 VBRK_X0Y25 VBRK 0
	)
	(tile 99 6 INT_X1Y25 INT 1
		(primitive_site TIEOFF_X1Y25 TIEOFF internal 2)
	)
	(tile 99 7 CLBLM_X1Y25 CLBLM 2
		(primitive_site SLICE_X0Y25 SLICEM internal 50)
		(primitive_site SLICE_X1Y25 SLICEL internal 45)
	)
	(tile 99 8 INT_X2Y25 INT 1
		(primitive_site TIEOFF_X2Y25 TIEOFF internal 2)
	)
	(tile 99 9 CLBLL_X2Y25 CLBLL 2
		(primitive_site SLICE_X2Y25 SLICEL internal 45)
		(primitive_site SLICE_X3Y25 SLICEL internal 45)
	)
	(tile 99 10 INT_X3Y25 INT 1
		(primitive_site TIEOFF_X3Y25 TIEOFF internal 2)
	)
	(tile 99 11 CLBLM_X3Y25 CLBLM 2
		(primitive_site SLICE_X4Y25 SLICEM internal 50)
		(primitive_site SLICE_X5Y25 SLICEL internal 45)
	)
	(tile 99 12 INT_X4Y25 INT 1
		(primitive_site TIEOFF_X4Y25 TIEOFF internal 2)
	)
	(tile 99 13 CLBLL_X4Y25 CLBLL 2
		(primitive_site SLICE_X6Y25 SLICEL internal 45)
		(primitive_site SLICE_X7Y25 SLICEL internal 45)
	)
	(tile 99 14 INT_X5Y25 INT 1
		(primitive_site TIEOFF_X5Y25 TIEOFF internal 2)
	)
	(tile 99 15 INT_INTERFACE_X5Y25 INT_INTERFACE 0
	)
	(tile 99 16 BRAM_X5Y25 BRAM 3
		(primitive_site RAMB18_X0Y10 FIFO18E1 internal 158)
		(primitive_site RAMB18_X0Y11 RAMB18E1 internal 158)
		(primitive_site RAMB36_X0Y5 RAMBFIFO36E1 internal 356)
	)
	(tile 99 17 INT_X6Y25 INT 1
		(primitive_site TIEOFF_X6Y25 TIEOFF internal 2)
	)
	(tile 99 18 CLBLM_X6Y25 CLBLM 2
		(primitive_site SLICE_X8Y25 SLICEM internal 50)
		(primitive_site SLICE_X9Y25 SLICEL internal 45)
	)
	(tile 99 19 INT_X7Y25 INT 1
		(primitive_site TIEOFF_X7Y25 TIEOFF internal 2)
	)
	(tile 99 20 CLBLM_X7Y25 CLBLM 2
		(primitive_site SLICE_X10Y25 SLICEM internal 50)
		(primitive_site SLICE_X11Y25 SLICEL internal 45)
	)
	(tile 99 21 VBRK_X7Y25 VBRK 0
	)
	(tile 99 22 INT_X8Y25 INT 1
		(primitive_site TIEOFF_X8Y25 TIEOFF internal 2)
	)
	(tile 99 23 INT_INTERFACE_X8Y25 INT_INTERFACE 0
	)
	(tile 99 24 DSP_X8Y25 DSP 3
		(primitive_site DSP48_X0Y10 DSP48E1 internal 417)
		(primitive_site DSP48_X0Y11 DSP48E1 internal 417)
		(primitive_site TIEOFF_X9Y25 TIEOFF internal 2)
	)
	(tile 99 25 INT_X9Y25 INT 1
		(primitive_site TIEOFF_X10Y25 TIEOFF internal 2)
	)
	(tile 99 26 CLBLM_X9Y25 CLBLM 2
		(primitive_site SLICE_X12Y25 SLICEM internal 50)
		(primitive_site SLICE_X13Y25 SLICEL internal 45)
	)
	(tile 99 27 INT_X10Y25 INT 1
		(primitive_site TIEOFF_X11Y25 TIEOFF internal 2)
	)
	(tile 99 28 CLBLM_X10Y25 CLBLM 2
		(primitive_site SLICE_X14Y25 SLICEM internal 50)
		(primitive_site SLICE_X15Y25 SLICEL internal 45)
	)
	(tile 99 29 INT_X11Y25 INT 1
		(primitive_site TIEOFF_X12Y25 TIEOFF internal 2)
	)
	(tile 99 30 CLBLM_X11Y25 CLBLM 2
		(primitive_site SLICE_X16Y25 SLICEM internal 50)
		(primitive_site SLICE_X17Y25 SLICEL internal 45)
	)
	(tile 99 31 INT_X12Y25 INT 1
		(primitive_site TIEOFF_X13Y25 TIEOFF internal 2)
	)
	(tile 99 32 CLBLM_X12Y25 CLBLM 2
		(primitive_site SLICE_X18Y25 SLICEM internal 50)
		(primitive_site SLICE_X19Y25 SLICEL internal 45)
	)
	(tile 99 33 VBRK_X12Y25 VBRK 0
	)
	(tile 99 34 INT_X13Y25 INT 1
		(primitive_site TIEOFF_X14Y25 TIEOFF internal 2)
	)
	(tile 99 35 INT_INTERFACE_X13Y25 INT_INTERFACE 0
	)
	(tile 99 36 DSP_X13Y25 DSP 3
		(primitive_site DSP48_X1Y10 DSP48E1 internal 417)
		(primitive_site DSP48_X1Y11 DSP48E1 internal 417)
		(primitive_site TIEOFF_X15Y25 TIEOFF internal 2)
	)
	(tile 99 37 INT_X14Y25 INT 1
		(primitive_site TIEOFF_X16Y25 TIEOFF internal 2)
	)
	(tile 99 38 CLBLM_X14Y25 CLBLM 2
		(primitive_site SLICE_X20Y25 SLICEM internal 50)
		(primitive_site SLICE_X21Y25 SLICEL internal 45)
	)
	(tile 99 39 INT_X15Y25 INT 1
		(primitive_site TIEOFF_X17Y25 TIEOFF internal 2)
	)
	(tile 99 40 CLBLM_X15Y25 CLBLM 2
		(primitive_site SLICE_X22Y25 SLICEM internal 50)
		(primitive_site SLICE_X23Y25 SLICEL internal 45)
	)
	(tile 99 41 INT_X16Y25 INT 1
		(primitive_site TIEOFF_X18Y25 TIEOFF internal 2)
	)
	(tile 99 42 INT_INTERFACE_X16Y25 INT_INTERFACE 0
	)
	(tile 99 43 BRAM_X16Y25 BRAM 3
		(primitive_site RAMB18_X1Y10 FIFO18E1 internal 158)
		(primitive_site RAMB18_X1Y11 RAMB18E1 internal 158)
		(primitive_site RAMB36_X1Y5 RAMBFIFO36E1 internal 356)
	)
	(tile 99 44 INT_X17Y25 INT 1
		(primitive_site TIEOFF_X19Y25 TIEOFF internal 2)
	)
	(tile 99 45 CLBLM_X17Y25 CLBLM 2
		(primitive_site SLICE_X24Y25 SLICEM internal 50)
		(primitive_site SLICE_X25Y25 SLICEL internal 45)
	)
	(tile 99 46 INT_X18Y25 INT 1
		(primitive_site TIEOFF_X20Y25 TIEOFF internal 2)
	)
	(tile 99 47 CLBLM_X18Y25 CLBLM 2
		(primitive_site SLICE_X26Y25 SLICEM internal 50)
		(primitive_site SLICE_X27Y25 SLICEL internal 45)
	)
	(tile 99 48 VBRK_X18Y25 VBRK 0
	)
	(tile 99 49 INT_X19Y25 INT 1
		(primitive_site TIEOFF_X21Y25 TIEOFF internal 2)
	)
	(tile 99 50 INT_INTERFACE_X19Y25 INT_INTERFACE 0
	)
	(tile 99 51 DSP_X19Y25 DSP 3
		(primitive_site DSP48_X2Y10 DSP48E1 internal 417)
		(primitive_site DSP48_X2Y11 DSP48E1 internal 417)
		(primitive_site TIEOFF_X22Y25 TIEOFF internal 2)
	)
	(tile 99 52 INT_X20Y25 INT 1
		(primitive_site TIEOFF_X23Y25 TIEOFF internal 2)
	)
	(tile 99 53 CLBLM_X20Y25 CLBLM 2
		(primitive_site SLICE_X28Y25 SLICEM internal 50)
		(primitive_site SLICE_X29Y25 SLICEL internal 45)
	)
	(tile 99 54 INT_X21Y25 INT 1
		(primitive_site TIEOFF_X24Y25 TIEOFF internal 2)
	)
	(tile 99 55 CLBLM_X21Y25 CLBLM 2
		(primitive_site SLICE_X30Y25 SLICEM internal 50)
		(primitive_site SLICE_X31Y25 SLICEL internal 45)
	)
	(tile 99 56 INT_X22Y25 INT 1
		(primitive_site TIEOFF_X25Y25 TIEOFF internal 2)
	)
	(tile 99 57 INT_INTERFACE_X22Y25 INT_INTERFACE 0
	)
	(tile 99 58 BRAM_X22Y25 BRAM 3
		(primitive_site RAMB18_X2Y10 FIFO18E1 internal 158)
		(primitive_site RAMB18_X2Y11 RAMB18E1 internal 158)
		(primitive_site RAMB36_X2Y5 RAMBFIFO36E1 internal 356)
	)
	(tile 99 59 INT_X23Y25 INT 1
		(primitive_site TIEOFF_X26Y25 TIEOFF internal 2)
	)
	(tile 99 60 CLBLM_X23Y25 CLBLM 2
		(primitive_site SLICE_X32Y25 SLICEM internal 50)
		(primitive_site SLICE_X33Y25 SLICEL internal 45)
	)
	(tile 99 61 INT_X24Y25 INT 1
		(primitive_site TIEOFF_X27Y25 TIEOFF internal 2)
	)
	(tile 99 62 CLBLL_X24Y25 CLBLL 2
		(primitive_site SLICE_X34Y25 SLICEL internal 45)
		(primitive_site SLICE_X35Y25 SLICEL internal 45)
	)
	(tile 99 63 VBRK_X24Y25 VBRK 0
	)
	(tile 99 64 NULL_X64Y27 NULL 0
	)
	(tile 99 65 NULL_X65Y27 NULL 0
	)
	(tile 99 66 INT_X25Y25 INT 1
		(primitive_site TIEOFF_X28Y25 TIEOFF internal 2)
	)
	(tile 99 67 IOI_L_INT_INTERFACE_X25Y25 IOI_L_INT_INTERFACE 0
	)
	(tile 99 68 VBRK_X25Y25 VBRK 0
	)
	(tile 99 69 INT_X26Y25 INT 1
		(primitive_site TIEOFF_X29Y25 TIEOFF internal 2)
	)
	(tile 99 70 CLBLM_X26Y25 CLBLM 2
		(primitive_site SLICE_X36Y25 SLICEM internal 50)
		(primitive_site SLICE_X37Y25 SLICEL internal 45)
	)
	(tile 99 71 INT_X27Y25 INT 1
		(primitive_site TIEOFF_X30Y25 TIEOFF internal 2)
	)
	(tile 99 72 CLBLL_X27Y25 CLBLL 2
		(primitive_site SLICE_X38Y25 SLICEL internal 45)
		(primitive_site SLICE_X39Y25 SLICEL internal 45)
	)
	(tile 99 73 INT_X28Y25 INT 1
		(primitive_site TIEOFF_X31Y25 TIEOFF internal 2)
	)
	(tile 99 74 CLBLM_X28Y25 CLBLM 2
		(primitive_site SLICE_X40Y25 SLICEM internal 50)
		(primitive_site SLICE_X41Y25 SLICEL internal 45)
	)
	(tile 99 75 INT_X29Y25 INT 1
		(primitive_site TIEOFF_X32Y25 TIEOFF internal 2)
	)
	(tile 99 76 CLBLL_X29Y25 CLBLL 2
		(primitive_site SLICE_X42Y25 SLICEL internal 45)
		(primitive_site SLICE_X43Y25 SLICEL internal 45)
	)
	(tile 99 77 VBRK_X29Y25 VBRK 0
	)
	(tile 99 78 CENTER_SPACE2_X78Y27 CENTER_SPACE2 0
	)
	(tile 99 79 CENTER_SPACE1_X79Y27 CENTER_SPACE1 0
	)
	(tile 99 80 CENTER_SPACE2_X80Y27 CENTER_SPACE2 0
	)
	(tile 99 81 CENTER_SPACE1_X81Y27 CENTER_SPACE1 0
	)
	(tile 99 82 CENTER_SPACE2_X82Y27 CENTER_SPACE2 0
	)
	(tile 99 83 CENTER_SPACE1_X83Y27 CENTER_SPACE1 0
	)
	(tile 99 84 CENTER_SPACE2_X84Y27 CENTER_SPACE2 0
	)
	(tile 99 85 CENTER_SPACE1_X85Y27 CENTER_SPACE1 0
	)
	(tile 99 86 CENTER_SPACE2_X86Y27 CENTER_SPACE2 0
	)
	(tile 99 87 CENTER_SPACE1_X87Y27 CENTER_SPACE1 0
	)
	(tile 99 88 CENTER_SPACE2_X88Y27 CENTER_SPACE2 0
	)
	(tile 99 89 NULL_X89Y27 NULL 0
	)
	(tile 99 90 VFRAME_X89Y27 VFRAME 0
	)
	(tile 99 91 INT_X36Y25 INT 1
		(primitive_site TIEOFF_X39Y25 TIEOFF internal 2)
	)
	(tile 99 92 INT_INTERFACE_X36Y25 INT_INTERFACE 0
	)
	(tile 99 93 NULL_X93Y27 NULL 0
	)
	(tile 99 94 INT_X37Y25 INT 1
		(primitive_site TIEOFF_X40Y25 TIEOFF internal 2)
	)
	(tile 99 95 CLBLM_X37Y25 CLBLM 2
		(primitive_site SLICE_X56Y25 SLICEM internal 50)
		(primitive_site SLICE_X57Y25 SLICEL internal 45)
	)
	(tile 99 96 INT_X38Y25 INT 1
		(primitive_site TIEOFF_X41Y25 TIEOFF internal 2)
	)
	(tile 99 97 CLBLL_X38Y25 CLBLL 2
		(primitive_site SLICE_X58Y25 SLICEL internal 45)
		(primitive_site SLICE_X59Y25 SLICEL internal 45)
	)
	(tile 99 98 INT_X39Y25 INT 1
		(primitive_site TIEOFF_X42Y25 TIEOFF internal 2)
	)
	(tile 99 99 CLBLM_X39Y25 CLBLM 2
		(primitive_site SLICE_X60Y25 SLICEM internal 50)
		(primitive_site SLICE_X61Y25 SLICEL internal 45)
	)
	(tile 99 100 INT_X40Y25 INT 1
		(primitive_site TIEOFF_X43Y25 TIEOFF internal 2)
	)
	(tile 99 101 CLBLL_X40Y25 CLBLL 2
		(primitive_site SLICE_X62Y25 SLICEL internal 45)
		(primitive_site SLICE_X63Y25 SLICEL internal 45)
	)
	(tile 99 102 VBRK_X40Y25 VBRK 0
	)
	(tile 99 103 INT_X41Y25 INT 1
		(primitive_site TIEOFF_X44Y25 TIEOFF internal 2)
	)
	(tile 99 104 INT_INTERFACE_X41Y25 INT_INTERFACE 0
	)
	(tile 99 105 NULL_X105Y27 NULL 0
	)
	(tile 99 106 NULL_X106Y27 NULL 0
	)
	(tile 99 107 VBRK_X106Y27 VBRK 0
	)
	(tile 99 108 INT_X42Y25 INT 1
		(primitive_site TIEOFF_X45Y25 TIEOFF internal 2)
	)
	(tile 99 109 CLBLM_X42Y25 CLBLM 2
		(primitive_site SLICE_X64Y25 SLICEM internal 50)
		(primitive_site SLICE_X65Y25 SLICEL internal 45)
	)
	(tile 99 110 INT_X43Y25 INT 1
		(primitive_site TIEOFF_X46Y25 TIEOFF internal 2)
	)
	(tile 99 111 CLBLL_X43Y25 CLBLL 2
		(primitive_site SLICE_X66Y25 SLICEL internal 45)
		(primitive_site SLICE_X67Y25 SLICEL internal 45)
	)
	(tile 99 112 INT_X44Y25 INT 1
		(primitive_site TIEOFF_X47Y25 TIEOFF internal 2)
	)
	(tile 99 113 INT_INTERFACE_X44Y25 INT_INTERFACE 0
	)
	(tile 99 114 BRAM_X44Y25 BRAM 3
		(primitive_site RAMB18_X3Y10 FIFO18E1 internal 158)
		(primitive_site RAMB18_X3Y11 RAMB18E1 internal 158)
		(primitive_site RAMB36_X3Y5 RAMBFIFO36E1 internal 356)
	)
	(tile 99 115 INT_X45Y25 INT 1
		(primitive_site TIEOFF_X48Y25 TIEOFF internal 2)
	)
	(tile 99 116 CLBLM_X45Y25 CLBLM 2
		(primitive_site SLICE_X68Y25 SLICEM internal 50)
		(primitive_site SLICE_X69Y25 SLICEL internal 45)
	)
	(tile 99 117 INT_X46Y25 INT 1
		(primitive_site TIEOFF_X49Y25 TIEOFF internal 2)
	)
	(tile 99 118 CLBLM_X46Y25 CLBLM 2
		(primitive_site SLICE_X70Y25 SLICEM internal 50)
		(primitive_site SLICE_X71Y25 SLICEL internal 45)
	)
	(tile 99 119 INT_X47Y25 INT 1
		(primitive_site TIEOFF_X50Y25 TIEOFF internal 2)
	)
	(tile 99 120 INT_INTERFACE_X47Y25 INT_INTERFACE 0
	)
	(tile 99 121 DSP_X47Y25 DSP 3
		(primitive_site DSP48_X3Y10 DSP48E1 internal 417)
		(primitive_site DSP48_X3Y11 DSP48E1 internal 417)
		(primitive_site TIEOFF_X51Y25 TIEOFF internal 2)
	)
	(tile 99 122 VBRK_X47Y25 VBRK 0
	)
	(tile 99 123 INT_X48Y25 INT 1
		(primitive_site TIEOFF_X52Y25 TIEOFF internal 2)
	)
	(tile 99 124 CLBLM_X48Y25 CLBLM 2
		(primitive_site SLICE_X72Y25 SLICEM internal 50)
		(primitive_site SLICE_X73Y25 SLICEL internal 45)
	)
	(tile 99 125 INT_X49Y25 INT 1
		(primitive_site TIEOFF_X53Y25 TIEOFF internal 2)
	)
	(tile 99 126 CLBLM_X49Y25 CLBLM 2
		(primitive_site SLICE_X74Y25 SLICEM internal 50)
		(primitive_site SLICE_X75Y25 SLICEL internal 45)
	)
	(tile 99 127 INT_X50Y25 INT 1
		(primitive_site TIEOFF_X54Y25 TIEOFF internal 2)
	)
	(tile 99 128 INT_INTERFACE_X50Y25 INT_INTERFACE 0
	)
	(tile 99 129 BRAM_X50Y25 BRAM 3
		(primitive_site RAMB18_X4Y10 FIFO18E1 internal 158)
		(primitive_site RAMB18_X4Y11 RAMB18E1 internal 158)
		(primitive_site RAMB36_X4Y5 RAMBFIFO36E1 internal 356)
	)
	(tile 99 130 INT_X51Y25 INT 1
		(primitive_site TIEOFF_X55Y25 TIEOFF internal 2)
	)
	(tile 99 131 CLBLM_X51Y25 CLBLM 2
		(primitive_site SLICE_X76Y25 SLICEM internal 50)
		(primitive_site SLICE_X77Y25 SLICEL internal 45)
	)
	(tile 99 132 INT_X52Y25 INT 1
		(primitive_site TIEOFF_X56Y25 TIEOFF internal 2)
	)
	(tile 99 133 CLBLM_X52Y25 CLBLM 2
		(primitive_site SLICE_X78Y25 SLICEM internal 50)
		(primitive_site SLICE_X79Y25 SLICEL internal 45)
	)
	(tile 99 134 INT_X53Y25 INT 1
		(primitive_site TIEOFF_X57Y25 TIEOFF internal 2)
	)
	(tile 99 135 INT_INTERFACE_X53Y25 INT_INTERFACE 0
	)
	(tile 99 136 DSP_X53Y25 DSP 3
		(primitive_site DSP48_X4Y10 DSP48E1 internal 417)
		(primitive_site DSP48_X4Y11 DSP48E1 internal 417)
		(primitive_site TIEOFF_X58Y25 TIEOFF internal 2)
	)
	(tile 99 137 VBRK_X53Y25 VBRK 0
	)
	(tile 99 138 INT_X54Y25 INT 1
		(primitive_site TIEOFF_X59Y25 TIEOFF internal 2)
	)
	(tile 99 139 CLBLM_X54Y25 CLBLM 2
		(primitive_site SLICE_X80Y25 SLICEM internal 50)
		(primitive_site SLICE_X81Y25 SLICEL internal 45)
	)
	(tile 99 140 INT_X55Y25 INT 1
		(primitive_site TIEOFF_X60Y25 TIEOFF internal 2)
	)
	(tile 99 141 CLBLM_X55Y25 CLBLM 2
		(primitive_site SLICE_X82Y25 SLICEM internal 50)
		(primitive_site SLICE_X83Y25 SLICEL internal 45)
	)
	(tile 99 142 INT_X56Y25 INT 1
		(primitive_site TIEOFF_X61Y25 TIEOFF internal 2)
	)
	(tile 99 143 CLBLM_X56Y25 CLBLM 2
		(primitive_site SLICE_X84Y25 SLICEM internal 50)
		(primitive_site SLICE_X85Y25 SLICEL internal 45)
	)
	(tile 99 144 INT_X57Y25 INT 1
		(primitive_site TIEOFF_X62Y25 TIEOFF internal 2)
	)
	(tile 99 145 CLBLM_X57Y25 CLBLM 2
		(primitive_site SLICE_X86Y25 SLICEM internal 50)
		(primitive_site SLICE_X87Y25 SLICEL internal 45)
	)
	(tile 99 146 INT_X58Y25 INT 1
		(primitive_site TIEOFF_X63Y25 TIEOFF internal 2)
	)
	(tile 99 147 INT_INTERFACE_X58Y25 INT_INTERFACE 0
	)
	(tile 99 148 DSP_X58Y25 DSP 3
		(primitive_site DSP48_X5Y10 DSP48E1 internal 417)
		(primitive_site DSP48_X5Y11 DSP48E1 internal 417)
		(primitive_site TIEOFF_X64Y25 TIEOFF internal 2)
	)
	(tile 99 149 VBRK_X58Y25 VBRK 0
	)
	(tile 99 150 INT_X59Y25 INT 1
		(primitive_site TIEOFF_X65Y25 TIEOFF internal 2)
	)
	(tile 99 151 CLBLM_X59Y25 CLBLM 2
		(primitive_site SLICE_X88Y25 SLICEM internal 50)
		(primitive_site SLICE_X89Y25 SLICEL internal 45)
	)
	(tile 99 152 INT_X60Y25 INT 1
		(primitive_site TIEOFF_X66Y25 TIEOFF internal 2)
	)
	(tile 99 153 CLBLM_X60Y25 CLBLM 2
		(primitive_site SLICE_X90Y25 SLICEM internal 50)
		(primitive_site SLICE_X91Y25 SLICEL internal 45)
	)
	(tile 99 154 INT_X61Y25 INT 1
		(primitive_site TIEOFF_X67Y25 TIEOFF internal 2)
	)
	(tile 99 155 INT_INTERFACE_X61Y25 INT_INTERFACE 0
	)
	(tile 99 156 BRAM_X61Y25 BRAM 3
		(primitive_site RAMB18_X5Y10 FIFO18E1 internal 158)
		(primitive_site RAMB18_X5Y11 RAMB18E1 internal 158)
		(primitive_site RAMB36_X5Y5 RAMBFIFO36E1 internal 356)
	)
	(tile 99 157 INT_X62Y25 INT 1
		(primitive_site TIEOFF_X68Y25 TIEOFF internal 2)
	)
	(tile 99 158 CLBLM_X62Y25 CLBLM 2
		(primitive_site SLICE_X92Y25 SLICEM internal 50)
		(primitive_site SLICE_X93Y25 SLICEL internal 45)
	)
	(tile 99 159 INT_X63Y25 INT 1
		(primitive_site TIEOFF_X69Y25 TIEOFF internal 2)
	)
	(tile 99 160 CLBLL_X63Y25 CLBLL 2
		(primitive_site SLICE_X94Y25 SLICEL internal 45)
		(primitive_site SLICE_X95Y25 SLICEL internal 45)
	)
	(tile 99 161 VBRK_X63Y25 VBRK 0
	)
	(tile 99 162 INT_X64Y25 INT 1
		(primitive_site TIEOFF_X70Y25 TIEOFF internal 2)
	)
	(tile 99 163 CLBLM_X64Y25 CLBLM 2
		(primitive_site SLICE_X96Y25 SLICEM internal 50)
		(primitive_site SLICE_X97Y25 SLICEL internal 45)
	)
	(tile 99 164 INT_X65Y25 INT 1
		(primitive_site TIEOFF_X71Y25 TIEOFF internal 2)
	)
	(tile 99 165 CLBLL_X65Y25 CLBLL 2
		(primitive_site SLICE_X98Y25 SLICEL internal 45)
		(primitive_site SLICE_X99Y25 SLICEL internal 45)
	)
	(tile 99 166 INT_X66Y25 INT 1
		(primitive_site TIEOFF_X72Y25 TIEOFF internal 2)
	)
	(tile 99 167 CLBLL_X66Y25 CLBLL 2
		(primitive_site SLICE_X100Y25 SLICEL internal 45)
		(primitive_site SLICE_X101Y25 SLICEL internal 45)
	)
	(tile 99 168 INT_X67Y25 INT 1
		(primitive_site TIEOFF_X73Y25 TIEOFF internal 2)
	)
	(tile 99 169 CLBLM_X67Y25 CLBLM 2
		(primitive_site SLICE_X102Y25 SLICEM internal 50)
		(primitive_site SLICE_X103Y25 SLICEL internal 45)
	)
	(tile 99 170 INT_X68Y25 INT 1
		(primitive_site TIEOFF_X74Y25 TIEOFF internal 2)
	)
	(tile 99 171 CLBLL_X68Y25 CLBLL 2
		(primitive_site SLICE_X104Y25 SLICEL internal 45)
		(primitive_site SLICE_X105Y25 SLICEL internal 45)
	)
	(tile 99 172 INT_X69Y25 INT 1
		(primitive_site TIEOFF_X75Y25 TIEOFF internal 2)
	)
	(tile 99 173 INT_INTERFACE_X69Y25 INT_INTERFACE 0
	)
	(tile 99 174 BRAM_X69Y25 BRAM 3
		(primitive_site RAMB18_X6Y10 FIFO18E1 internal 158)
		(primitive_site RAMB18_X6Y11 RAMB18E1 internal 158)
		(primitive_site RAMB36_X6Y5 RAMBFIFO36E1 internal 356)
	)
	(tile 99 175 INT_X70Y25 INT 1
		(primitive_site TIEOFF_X76Y25 TIEOFF internal 2)
	)
	(tile 99 176 GTX_INT_INTERFACE_X70Y25 GTX_INT_INTERFACE 0
	)
	(tile 99 177 R_TERM_INT_X70Y25 R_TERM_INT 0
	)
	(tile 99 178 NULL_X178Y27 NULL 0
	)
	(tile 100 0 LIOB_X0Y24 LIOB 2
		(primitive_site N20 IOBS bonded 13)
		(primitive_site M21 IOBM bonded 13)
	)
	(tile 100 1 LIOI_X0Y24 LIOI 6
		(primitive_site IODELAY_X0Y24 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y24 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y25 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y25 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y25 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y24 OLOGICE1 internal 32)
	)
	(tile 100 2 L_TERM_INT_X0Y24 L_TERM_INT 0
	)
	(tile 100 3 INT_X0Y24 INT 1
		(primitive_site TIEOFF_X0Y24 TIEOFF internal 2)
	)
	(tile 100 4 IOI_L_INT_INTERFACE_X0Y24 IOI_L_INT_INTERFACE 0
	)
	(tile 100 5 VBRK_X0Y24 VBRK 0
	)
	(tile 100 6 INT_X1Y24 INT 1
		(primitive_site TIEOFF_X1Y24 TIEOFF internal 2)
	)
	(tile 100 7 CLBLM_X1Y24 CLBLM 2
		(primitive_site SLICE_X0Y24 SLICEM internal 50)
		(primitive_site SLICE_X1Y24 SLICEL internal 45)
	)
	(tile 100 8 INT_X2Y24 INT 1
		(primitive_site TIEOFF_X2Y24 TIEOFF internal 2)
	)
	(tile 100 9 CLBLL_X2Y24 CLBLL 2
		(primitive_site SLICE_X2Y24 SLICEL internal 45)
		(primitive_site SLICE_X3Y24 SLICEL internal 45)
	)
	(tile 100 10 INT_X3Y24 INT 1
		(primitive_site TIEOFF_X3Y24 TIEOFF internal 2)
	)
	(tile 100 11 CLBLM_X3Y24 CLBLM 2
		(primitive_site SLICE_X4Y24 SLICEM internal 50)
		(primitive_site SLICE_X5Y24 SLICEL internal 45)
	)
	(tile 100 12 INT_X4Y24 INT 1
		(primitive_site TIEOFF_X4Y24 TIEOFF internal 2)
	)
	(tile 100 13 CLBLL_X4Y24 CLBLL 2
		(primitive_site SLICE_X6Y24 SLICEL internal 45)
		(primitive_site SLICE_X7Y24 SLICEL internal 45)
	)
	(tile 100 14 INT_X5Y24 INT 1
		(primitive_site TIEOFF_X5Y24 TIEOFF internal 2)
	)
	(tile 100 15 INT_INTERFACE_X5Y24 INT_INTERFACE 0
	)
	(tile 100 16 NULL_X16Y26 NULL 0
	)
	(tile 100 17 INT_X6Y24 INT 1
		(primitive_site TIEOFF_X6Y24 TIEOFF internal 2)
	)
	(tile 100 18 CLBLM_X6Y24 CLBLM 2
		(primitive_site SLICE_X8Y24 SLICEM internal 50)
		(primitive_site SLICE_X9Y24 SLICEL internal 45)
	)
	(tile 100 19 INT_X7Y24 INT 1
		(primitive_site TIEOFF_X7Y24 TIEOFF internal 2)
	)
	(tile 100 20 CLBLM_X7Y24 CLBLM 2
		(primitive_site SLICE_X10Y24 SLICEM internal 50)
		(primitive_site SLICE_X11Y24 SLICEL internal 45)
	)
	(tile 100 21 VBRK_X7Y24 VBRK 0
	)
	(tile 100 22 INT_X8Y24 INT 1
		(primitive_site TIEOFF_X8Y24 TIEOFF internal 2)
	)
	(tile 100 23 INT_INTERFACE_X8Y24 INT_INTERFACE 0
	)
	(tile 100 24 NULL_X24Y26 NULL 0
	)
	(tile 100 25 INT_X9Y24 INT 1
		(primitive_site TIEOFF_X10Y24 TIEOFF internal 2)
	)
	(tile 100 26 CLBLM_X9Y24 CLBLM 2
		(primitive_site SLICE_X12Y24 SLICEM internal 50)
		(primitive_site SLICE_X13Y24 SLICEL internal 45)
	)
	(tile 100 27 INT_X10Y24 INT 1
		(primitive_site TIEOFF_X11Y24 TIEOFF internal 2)
	)
	(tile 100 28 CLBLM_X10Y24 CLBLM 2
		(primitive_site SLICE_X14Y24 SLICEM internal 50)
		(primitive_site SLICE_X15Y24 SLICEL internal 45)
	)
	(tile 100 29 INT_X11Y24 INT 1
		(primitive_site TIEOFF_X12Y24 TIEOFF internal 2)
	)
	(tile 100 30 CLBLM_X11Y24 CLBLM 2
		(primitive_site SLICE_X16Y24 SLICEM internal 50)
		(primitive_site SLICE_X17Y24 SLICEL internal 45)
	)
	(tile 100 31 INT_X12Y24 INT 1
		(primitive_site TIEOFF_X13Y24 TIEOFF internal 2)
	)
	(tile 100 32 CLBLM_X12Y24 CLBLM 2
		(primitive_site SLICE_X18Y24 SLICEM internal 50)
		(primitive_site SLICE_X19Y24 SLICEL internal 45)
	)
	(tile 100 33 VBRK_X12Y24 VBRK 0
	)
	(tile 100 34 INT_X13Y24 INT 1
		(primitive_site TIEOFF_X14Y24 TIEOFF internal 2)
	)
	(tile 100 35 INT_INTERFACE_X13Y24 INT_INTERFACE 0
	)
	(tile 100 36 NULL_X36Y26 NULL 0
	)
	(tile 100 37 INT_X14Y24 INT 1
		(primitive_site TIEOFF_X16Y24 TIEOFF internal 2)
	)
	(tile 100 38 CLBLM_X14Y24 CLBLM 2
		(primitive_site SLICE_X20Y24 SLICEM internal 50)
		(primitive_site SLICE_X21Y24 SLICEL internal 45)
	)
	(tile 100 39 INT_X15Y24 INT 1
		(primitive_site TIEOFF_X17Y24 TIEOFF internal 2)
	)
	(tile 100 40 CLBLM_X15Y24 CLBLM 2
		(primitive_site SLICE_X22Y24 SLICEM internal 50)
		(primitive_site SLICE_X23Y24 SLICEL internal 45)
	)
	(tile 100 41 INT_X16Y24 INT 1
		(primitive_site TIEOFF_X18Y24 TIEOFF internal 2)
	)
	(tile 100 42 INT_INTERFACE_X16Y24 INT_INTERFACE 0
	)
	(tile 100 43 NULL_X43Y26 NULL 0
	)
	(tile 100 44 INT_X17Y24 INT 1
		(primitive_site TIEOFF_X19Y24 TIEOFF internal 2)
	)
	(tile 100 45 CLBLM_X17Y24 CLBLM 2
		(primitive_site SLICE_X24Y24 SLICEM internal 50)
		(primitive_site SLICE_X25Y24 SLICEL internal 45)
	)
	(tile 100 46 INT_X18Y24 INT 1
		(primitive_site TIEOFF_X20Y24 TIEOFF internal 2)
	)
	(tile 100 47 CLBLM_X18Y24 CLBLM 2
		(primitive_site SLICE_X26Y24 SLICEM internal 50)
		(primitive_site SLICE_X27Y24 SLICEL internal 45)
	)
	(tile 100 48 VBRK_X18Y24 VBRK 0
	)
	(tile 100 49 INT_X19Y24 INT 1
		(primitive_site TIEOFF_X21Y24 TIEOFF internal 2)
	)
	(tile 100 50 INT_INTERFACE_X19Y24 INT_INTERFACE 0
	)
	(tile 100 51 NULL_X51Y26 NULL 0
	)
	(tile 100 52 INT_X20Y24 INT 1
		(primitive_site TIEOFF_X23Y24 TIEOFF internal 2)
	)
	(tile 100 53 CLBLM_X20Y24 CLBLM 2
		(primitive_site SLICE_X28Y24 SLICEM internal 50)
		(primitive_site SLICE_X29Y24 SLICEL internal 45)
	)
	(tile 100 54 INT_X21Y24 INT 1
		(primitive_site TIEOFF_X24Y24 TIEOFF internal 2)
	)
	(tile 100 55 CLBLM_X21Y24 CLBLM 2
		(primitive_site SLICE_X30Y24 SLICEM internal 50)
		(primitive_site SLICE_X31Y24 SLICEL internal 45)
	)
	(tile 100 56 INT_X22Y24 INT 1
		(primitive_site TIEOFF_X25Y24 TIEOFF internal 2)
	)
	(tile 100 57 INT_INTERFACE_X22Y24 INT_INTERFACE 0
	)
	(tile 100 58 NULL_X58Y26 NULL 0
	)
	(tile 100 59 INT_X23Y24 INT 1
		(primitive_site TIEOFF_X26Y24 TIEOFF internal 2)
	)
	(tile 100 60 CLBLM_X23Y24 CLBLM 2
		(primitive_site SLICE_X32Y24 SLICEM internal 50)
		(primitive_site SLICE_X33Y24 SLICEL internal 45)
	)
	(tile 100 61 INT_X24Y24 INT 1
		(primitive_site TIEOFF_X27Y24 TIEOFF internal 2)
	)
	(tile 100 62 CLBLL_X24Y24 CLBLL 2
		(primitive_site SLICE_X34Y24 SLICEL internal 45)
		(primitive_site SLICE_X35Y24 SLICEL internal 45)
	)
	(tile 100 63 VBRK_X24Y24 VBRK 0
	)
	(tile 100 64 LIOB_FT_X25Y24 LIOB_FT 2
		(primitive_site Y19 IOBS bonded 13)
		(primitive_site W19 IOBM bonded 13)
	)
	(tile 100 65 LIOI_X25Y24 LIOI 6
		(primitive_site IODELAY_X1Y24 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y24 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y25 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y25 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y25 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y24 OLOGICE1 internal 32)
	)
	(tile 100 66 INT_X25Y24 INT 1
		(primitive_site TIEOFF_X28Y24 TIEOFF internal 2)
	)
	(tile 100 67 IOI_L_INT_INTERFACE_X25Y24 IOI_L_INT_INTERFACE 0
	)
	(tile 100 68 VBRK_X25Y24 VBRK 0
	)
	(tile 100 69 INT_X26Y24 INT 1
		(primitive_site TIEOFF_X29Y24 TIEOFF internal 2)
	)
	(tile 100 70 CLBLM_X26Y24 CLBLM 2
		(primitive_site SLICE_X36Y24 SLICEM internal 50)
		(primitive_site SLICE_X37Y24 SLICEL internal 45)
	)
	(tile 100 71 INT_X27Y24 INT 1
		(primitive_site TIEOFF_X30Y24 TIEOFF internal 2)
	)
	(tile 100 72 CLBLL_X27Y24 CLBLL 2
		(primitive_site SLICE_X38Y24 SLICEL internal 45)
		(primitive_site SLICE_X39Y24 SLICEL internal 45)
	)
	(tile 100 73 INT_X28Y24 INT 1
		(primitive_site TIEOFF_X31Y24 TIEOFF internal 2)
	)
	(tile 100 74 CLBLM_X28Y24 CLBLM 2
		(primitive_site SLICE_X40Y24 SLICEM internal 50)
		(primitive_site SLICE_X41Y24 SLICEL internal 45)
	)
	(tile 100 75 INT_X29Y24 INT 1
		(primitive_site TIEOFF_X32Y24 TIEOFF internal 2)
	)
	(tile 100 76 CLBLL_X29Y24 CLBLL 2
		(primitive_site SLICE_X42Y24 SLICEL internal 45)
		(primitive_site SLICE_X43Y24 SLICEL internal 45)
	)
	(tile 100 77 VBRK_X29Y24 VBRK 0
	)
	(tile 100 78 CENTER_SPACE2_X78Y26 CENTER_SPACE2 0
	)
	(tile 100 79 CENTER_SPACE1_X79Y26 CENTER_SPACE1 0
	)
	(tile 100 80 CENTER_SPACE2_X80Y26 CENTER_SPACE2 0
	)
	(tile 100 81 CENTER_SPACE1_X81Y26 CENTER_SPACE1 0
	)
	(tile 100 82 CENTER_SPACE2_X82Y26 CENTER_SPACE2 0
	)
	(tile 100 83 CENTER_SPACE1_X83Y26 CENTER_SPACE1 0
	)
	(tile 100 84 CENTER_SPACE2_X84Y26 CENTER_SPACE2 0
	)
	(tile 100 85 CENTER_SPACE1_X85Y26 CENTER_SPACE1 0
	)
	(tile 100 86 CENTER_SPACE2_X86Y26 CENTER_SPACE2 0
	)
	(tile 100 87 CENTER_SPACE1_X87Y26 CENTER_SPACE1 0
	)
	(tile 100 88 CENTER_SPACE2_X88Y26 CENTER_SPACE2 0
	)
	(tile 100 89 NULL_X89Y26 NULL 0
	)
	(tile 100 90 VFRAME_X89Y26 VFRAME 0
	)
	(tile 100 91 INT_X36Y24 INT 1
		(primitive_site TIEOFF_X39Y24 TIEOFF internal 2)
	)
	(tile 100 92 INT_INTERFACE_X36Y24 INT_INTERFACE 0
	)
	(tile 100 93 NULL_X93Y26 NULL 0
	)
	(tile 100 94 INT_X37Y24 INT 1
		(primitive_site TIEOFF_X40Y24 TIEOFF internal 2)
	)
	(tile 100 95 CLBLM_X37Y24 CLBLM 2
		(primitive_site SLICE_X56Y24 SLICEM internal 50)
		(primitive_site SLICE_X57Y24 SLICEL internal 45)
	)
	(tile 100 96 INT_X38Y24 INT 1
		(primitive_site TIEOFF_X41Y24 TIEOFF internal 2)
	)
	(tile 100 97 CLBLL_X38Y24 CLBLL 2
		(primitive_site SLICE_X58Y24 SLICEL internal 45)
		(primitive_site SLICE_X59Y24 SLICEL internal 45)
	)
	(tile 100 98 INT_X39Y24 INT 1
		(primitive_site TIEOFF_X42Y24 TIEOFF internal 2)
	)
	(tile 100 99 CLBLM_X39Y24 CLBLM 2
		(primitive_site SLICE_X60Y24 SLICEM internal 50)
		(primitive_site SLICE_X61Y24 SLICEL internal 45)
	)
	(tile 100 100 INT_X40Y24 INT 1
		(primitive_site TIEOFF_X43Y24 TIEOFF internal 2)
	)
	(tile 100 101 CLBLL_X40Y24 CLBLL 2
		(primitive_site SLICE_X62Y24 SLICEL internal 45)
		(primitive_site SLICE_X63Y24 SLICEL internal 45)
	)
	(tile 100 102 VBRK_X40Y24 VBRK 0
	)
	(tile 100 103 INT_X41Y24 INT 1
		(primitive_site TIEOFF_X44Y24 TIEOFF internal 2)
	)
	(tile 100 104 INT_INTERFACE_X41Y24 INT_INTERFACE 0
	)
	(tile 100 105 RIOI_X41Y24 RIOI 6
		(primitive_site OLOGIC_X2Y24 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y24 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y24 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y25 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y25 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y25 ILOGICE1 internal 28)
	)
	(tile 100 106 RIOB_X41Y24 RIOB 2
		(primitive_site Y7 IOBS bonded 13)
		(primitive_site Y6 IOBM bonded 13)
	)
	(tile 100 107 VBRK_X41Y24 VBRK 0
	)
	(tile 100 108 INT_X42Y24 INT 1
		(primitive_site TIEOFF_X45Y24 TIEOFF internal 2)
	)
	(tile 100 109 CLBLM_X42Y24 CLBLM 2
		(primitive_site SLICE_X64Y24 SLICEM internal 50)
		(primitive_site SLICE_X65Y24 SLICEL internal 45)
	)
	(tile 100 110 INT_X43Y24 INT 1
		(primitive_site TIEOFF_X46Y24 TIEOFF internal 2)
	)
	(tile 100 111 CLBLL_X43Y24 CLBLL 2
		(primitive_site SLICE_X66Y24 SLICEL internal 45)
		(primitive_site SLICE_X67Y24 SLICEL internal 45)
	)
	(tile 100 112 INT_X44Y24 INT 1
		(primitive_site TIEOFF_X47Y24 TIEOFF internal 2)
	)
	(tile 100 113 INT_INTERFACE_X44Y24 INT_INTERFACE 0
	)
	(tile 100 114 NULL_X114Y26 NULL 0
	)
	(tile 100 115 INT_X45Y24 INT 1
		(primitive_site TIEOFF_X48Y24 TIEOFF internal 2)
	)
	(tile 100 116 CLBLM_X45Y24 CLBLM 2
		(primitive_site SLICE_X68Y24 SLICEM internal 50)
		(primitive_site SLICE_X69Y24 SLICEL internal 45)
	)
	(tile 100 117 INT_X46Y24 INT 1
		(primitive_site TIEOFF_X49Y24 TIEOFF internal 2)
	)
	(tile 100 118 CLBLM_X46Y24 CLBLM 2
		(primitive_site SLICE_X70Y24 SLICEM internal 50)
		(primitive_site SLICE_X71Y24 SLICEL internal 45)
	)
	(tile 100 119 INT_X47Y24 INT 1
		(primitive_site TIEOFF_X50Y24 TIEOFF internal 2)
	)
	(tile 100 120 INT_INTERFACE_X47Y24 INT_INTERFACE 0
	)
	(tile 100 121 NULL_X121Y26 NULL 0
	)
	(tile 100 122 VBRK_X47Y24 VBRK 0
	)
	(tile 100 123 INT_X48Y24 INT 1
		(primitive_site TIEOFF_X52Y24 TIEOFF internal 2)
	)
	(tile 100 124 CLBLM_X48Y24 CLBLM 2
		(primitive_site SLICE_X72Y24 SLICEM internal 50)
		(primitive_site SLICE_X73Y24 SLICEL internal 45)
	)
	(tile 100 125 INT_X49Y24 INT 1
		(primitive_site TIEOFF_X53Y24 TIEOFF internal 2)
	)
	(tile 100 126 CLBLM_X49Y24 CLBLM 2
		(primitive_site SLICE_X74Y24 SLICEM internal 50)
		(primitive_site SLICE_X75Y24 SLICEL internal 45)
	)
	(tile 100 127 INT_X50Y24 INT 1
		(primitive_site TIEOFF_X54Y24 TIEOFF internal 2)
	)
	(tile 100 128 INT_INTERFACE_X50Y24 INT_INTERFACE 0
	)
	(tile 100 129 NULL_X129Y26 NULL 0
	)
	(tile 100 130 INT_X51Y24 INT 1
		(primitive_site TIEOFF_X55Y24 TIEOFF internal 2)
	)
	(tile 100 131 CLBLM_X51Y24 CLBLM 2
		(primitive_site SLICE_X76Y24 SLICEM internal 50)
		(primitive_site SLICE_X77Y24 SLICEL internal 45)
	)
	(tile 100 132 INT_X52Y24 INT 1
		(primitive_site TIEOFF_X56Y24 TIEOFF internal 2)
	)
	(tile 100 133 CLBLM_X52Y24 CLBLM 2
		(primitive_site SLICE_X78Y24 SLICEM internal 50)
		(primitive_site SLICE_X79Y24 SLICEL internal 45)
	)
	(tile 100 134 INT_X53Y24 INT 1
		(primitive_site TIEOFF_X57Y24 TIEOFF internal 2)
	)
	(tile 100 135 INT_INTERFACE_X53Y24 INT_INTERFACE 0
	)
	(tile 100 136 NULL_X136Y26 NULL 0
	)
	(tile 100 137 VBRK_X53Y24 VBRK 0
	)
	(tile 100 138 INT_X54Y24 INT 1
		(primitive_site TIEOFF_X59Y24 TIEOFF internal 2)
	)
	(tile 100 139 CLBLM_X54Y24 CLBLM 2
		(primitive_site SLICE_X80Y24 SLICEM internal 50)
		(primitive_site SLICE_X81Y24 SLICEL internal 45)
	)
	(tile 100 140 INT_X55Y24 INT 1
		(primitive_site TIEOFF_X60Y24 TIEOFF internal 2)
	)
	(tile 100 141 CLBLM_X55Y24 CLBLM 2
		(primitive_site SLICE_X82Y24 SLICEM internal 50)
		(primitive_site SLICE_X83Y24 SLICEL internal 45)
	)
	(tile 100 142 INT_X56Y24 INT 1
		(primitive_site TIEOFF_X61Y24 TIEOFF internal 2)
	)
	(tile 100 143 CLBLM_X56Y24 CLBLM 2
		(primitive_site SLICE_X84Y24 SLICEM internal 50)
		(primitive_site SLICE_X85Y24 SLICEL internal 45)
	)
	(tile 100 144 INT_X57Y24 INT 1
		(primitive_site TIEOFF_X62Y24 TIEOFF internal 2)
	)
	(tile 100 145 CLBLM_X57Y24 CLBLM 2
		(primitive_site SLICE_X86Y24 SLICEM internal 50)
		(primitive_site SLICE_X87Y24 SLICEL internal 45)
	)
	(tile 100 146 INT_X58Y24 INT 1
		(primitive_site TIEOFF_X63Y24 TIEOFF internal 2)
	)
	(tile 100 147 INT_INTERFACE_X58Y24 INT_INTERFACE 0
	)
	(tile 100 148 NULL_X148Y26 NULL 0
	)
	(tile 100 149 VBRK_X58Y24 VBRK 0
	)
	(tile 100 150 INT_X59Y24 INT 1
		(primitive_site TIEOFF_X65Y24 TIEOFF internal 2)
	)
	(tile 100 151 CLBLM_X59Y24 CLBLM 2
		(primitive_site SLICE_X88Y24 SLICEM internal 50)
		(primitive_site SLICE_X89Y24 SLICEL internal 45)
	)
	(tile 100 152 INT_X60Y24 INT 1
		(primitive_site TIEOFF_X66Y24 TIEOFF internal 2)
	)
	(tile 100 153 CLBLM_X60Y24 CLBLM 2
		(primitive_site SLICE_X90Y24 SLICEM internal 50)
		(primitive_site SLICE_X91Y24 SLICEL internal 45)
	)
	(tile 100 154 INT_X61Y24 INT 1
		(primitive_site TIEOFF_X67Y24 TIEOFF internal 2)
	)
	(tile 100 155 INT_INTERFACE_X61Y24 INT_INTERFACE 0
	)
	(tile 100 156 NULL_X156Y26 NULL 0
	)
	(tile 100 157 INT_X62Y24 INT 1
		(primitive_site TIEOFF_X68Y24 TIEOFF internal 2)
	)
	(tile 100 158 CLBLM_X62Y24 CLBLM 2
		(primitive_site SLICE_X92Y24 SLICEM internal 50)
		(primitive_site SLICE_X93Y24 SLICEL internal 45)
	)
	(tile 100 159 INT_X63Y24 INT 1
		(primitive_site TIEOFF_X69Y24 TIEOFF internal 2)
	)
	(tile 100 160 CLBLL_X63Y24 CLBLL 2
		(primitive_site SLICE_X94Y24 SLICEL internal 45)
		(primitive_site SLICE_X95Y24 SLICEL internal 45)
	)
	(tile 100 161 VBRK_X63Y24 VBRK 0
	)
	(tile 100 162 INT_X64Y24 INT 1
		(primitive_site TIEOFF_X70Y24 TIEOFF internal 2)
	)
	(tile 100 163 CLBLM_X64Y24 CLBLM 2
		(primitive_site SLICE_X96Y24 SLICEM internal 50)
		(primitive_site SLICE_X97Y24 SLICEL internal 45)
	)
	(tile 100 164 INT_X65Y24 INT 1
		(primitive_site TIEOFF_X71Y24 TIEOFF internal 2)
	)
	(tile 100 165 CLBLL_X65Y24 CLBLL 2
		(primitive_site SLICE_X98Y24 SLICEL internal 45)
		(primitive_site SLICE_X99Y24 SLICEL internal 45)
	)
	(tile 100 166 INT_X66Y24 INT 1
		(primitive_site TIEOFF_X72Y24 TIEOFF internal 2)
	)
	(tile 100 167 CLBLL_X66Y24 CLBLL 2
		(primitive_site SLICE_X100Y24 SLICEL internal 45)
		(primitive_site SLICE_X101Y24 SLICEL internal 45)
	)
	(tile 100 168 INT_X67Y24 INT 1
		(primitive_site TIEOFF_X73Y24 TIEOFF internal 2)
	)
	(tile 100 169 CLBLM_X67Y24 CLBLM 2
		(primitive_site SLICE_X102Y24 SLICEM internal 50)
		(primitive_site SLICE_X103Y24 SLICEL internal 45)
	)
	(tile 100 170 INT_X68Y24 INT 1
		(primitive_site TIEOFF_X74Y24 TIEOFF internal 2)
	)
	(tile 100 171 CLBLL_X68Y24 CLBLL 2
		(primitive_site SLICE_X104Y24 SLICEL internal 45)
		(primitive_site SLICE_X105Y24 SLICEL internal 45)
	)
	(tile 100 172 INT_X69Y24 INT 1
		(primitive_site TIEOFF_X75Y24 TIEOFF internal 2)
	)
	(tile 100 173 INT_INTERFACE_X69Y24 INT_INTERFACE 0
	)
	(tile 100 174 NULL_X174Y26 NULL 0
	)
	(tile 100 175 INT_X70Y24 INT 1
		(primitive_site TIEOFF_X76Y24 TIEOFF internal 2)
	)
	(tile 100 176 GTX_INT_INTERFACE_X70Y24 GTX_INT_INTERFACE 0
	)
	(tile 100 177 R_TERM_INT_X70Y24 R_TERM_INT 0
	)
	(tile 100 178 NULL_X178Y26 NULL 0
	)
	(tile 101 0 NULL_X0Y25 NULL 0
	)
	(tile 101 1 NULL_X1Y25 NULL 0
	)
	(tile 101 2 L_TERM_INT_X0Y23 L_TERM_INT 0
	)
	(tile 101 3 INT_X0Y23 INT 1
		(primitive_site TIEOFF_X0Y23 TIEOFF internal 2)
	)
	(tile 101 4 IOI_L_INT_INTERFACE_X0Y23 IOI_L_INT_INTERFACE 0
	)
	(tile 101 5 VBRK_X0Y23 VBRK 0
	)
	(tile 101 6 INT_X1Y23 INT 1
		(primitive_site TIEOFF_X1Y23 TIEOFF internal 2)
	)
	(tile 101 7 CLBLM_X1Y23 CLBLM 2
		(primitive_site SLICE_X0Y23 SLICEM internal 50)
		(primitive_site SLICE_X1Y23 SLICEL internal 45)
	)
	(tile 101 8 INT_X2Y23 INT 1
		(primitive_site TIEOFF_X2Y23 TIEOFF internal 2)
	)
	(tile 101 9 CLBLL_X2Y23 CLBLL 2
		(primitive_site SLICE_X2Y23 SLICEL internal 45)
		(primitive_site SLICE_X3Y23 SLICEL internal 45)
	)
	(tile 101 10 INT_X3Y23 INT 1
		(primitive_site TIEOFF_X3Y23 TIEOFF internal 2)
	)
	(tile 101 11 CLBLM_X3Y23 CLBLM 2
		(primitive_site SLICE_X4Y23 SLICEM internal 50)
		(primitive_site SLICE_X5Y23 SLICEL internal 45)
	)
	(tile 101 12 INT_X4Y23 INT 1
		(primitive_site TIEOFF_X4Y23 TIEOFF internal 2)
	)
	(tile 101 13 CLBLL_X4Y23 CLBLL 2
		(primitive_site SLICE_X6Y23 SLICEL internal 45)
		(primitive_site SLICE_X7Y23 SLICEL internal 45)
	)
	(tile 101 14 INT_X5Y23 INT 1
		(primitive_site TIEOFF_X5Y23 TIEOFF internal 2)
	)
	(tile 101 15 INT_INTERFACE_X5Y23 INT_INTERFACE 0
	)
	(tile 101 16 NULL_X16Y25 NULL 0
	)
	(tile 101 17 INT_X6Y23 INT 1
		(primitive_site TIEOFF_X6Y23 TIEOFF internal 2)
	)
	(tile 101 18 CLBLM_X6Y23 CLBLM 2
		(primitive_site SLICE_X8Y23 SLICEM internal 50)
		(primitive_site SLICE_X9Y23 SLICEL internal 45)
	)
	(tile 101 19 INT_X7Y23 INT 1
		(primitive_site TIEOFF_X7Y23 TIEOFF internal 2)
	)
	(tile 101 20 CLBLM_X7Y23 CLBLM 2
		(primitive_site SLICE_X10Y23 SLICEM internal 50)
		(primitive_site SLICE_X11Y23 SLICEL internal 45)
	)
	(tile 101 21 VBRK_X7Y23 VBRK 0
	)
	(tile 101 22 INT_X8Y23 INT 1
		(primitive_site TIEOFF_X8Y23 TIEOFF internal 2)
	)
	(tile 101 23 INT_INTERFACE_X8Y23 INT_INTERFACE 0
	)
	(tile 101 24 NULL_X24Y25 NULL 0
	)
	(tile 101 25 INT_X9Y23 INT 1
		(primitive_site TIEOFF_X10Y23 TIEOFF internal 2)
	)
	(tile 101 26 CLBLM_X9Y23 CLBLM 2
		(primitive_site SLICE_X12Y23 SLICEM internal 50)
		(primitive_site SLICE_X13Y23 SLICEL internal 45)
	)
	(tile 101 27 INT_X10Y23 INT 1
		(primitive_site TIEOFF_X11Y23 TIEOFF internal 2)
	)
	(tile 101 28 CLBLM_X10Y23 CLBLM 2
		(primitive_site SLICE_X14Y23 SLICEM internal 50)
		(primitive_site SLICE_X15Y23 SLICEL internal 45)
	)
	(tile 101 29 INT_X11Y23 INT 1
		(primitive_site TIEOFF_X12Y23 TIEOFF internal 2)
	)
	(tile 101 30 CLBLM_X11Y23 CLBLM 2
		(primitive_site SLICE_X16Y23 SLICEM internal 50)
		(primitive_site SLICE_X17Y23 SLICEL internal 45)
	)
	(tile 101 31 INT_X12Y23 INT 1
		(primitive_site TIEOFF_X13Y23 TIEOFF internal 2)
	)
	(tile 101 32 CLBLM_X12Y23 CLBLM 2
		(primitive_site SLICE_X18Y23 SLICEM internal 50)
		(primitive_site SLICE_X19Y23 SLICEL internal 45)
	)
	(tile 101 33 VBRK_X12Y23 VBRK 0
	)
	(tile 101 34 INT_X13Y23 INT 1
		(primitive_site TIEOFF_X14Y23 TIEOFF internal 2)
	)
	(tile 101 35 INT_INTERFACE_X13Y23 INT_INTERFACE 0
	)
	(tile 101 36 NULL_X36Y25 NULL 0
	)
	(tile 101 37 INT_X14Y23 INT 1
		(primitive_site TIEOFF_X16Y23 TIEOFF internal 2)
	)
	(tile 101 38 CLBLM_X14Y23 CLBLM 2
		(primitive_site SLICE_X20Y23 SLICEM internal 50)
		(primitive_site SLICE_X21Y23 SLICEL internal 45)
	)
	(tile 101 39 INT_X15Y23 INT 1
		(primitive_site TIEOFF_X17Y23 TIEOFF internal 2)
	)
	(tile 101 40 CLBLM_X15Y23 CLBLM 2
		(primitive_site SLICE_X22Y23 SLICEM internal 50)
		(primitive_site SLICE_X23Y23 SLICEL internal 45)
	)
	(tile 101 41 INT_X16Y23 INT 1
		(primitive_site TIEOFF_X18Y23 TIEOFF internal 2)
	)
	(tile 101 42 INT_INTERFACE_X16Y23 INT_INTERFACE 0
	)
	(tile 101 43 NULL_X43Y25 NULL 0
	)
	(tile 101 44 INT_X17Y23 INT 1
		(primitive_site TIEOFF_X19Y23 TIEOFF internal 2)
	)
	(tile 101 45 CLBLM_X17Y23 CLBLM 2
		(primitive_site SLICE_X24Y23 SLICEM internal 50)
		(primitive_site SLICE_X25Y23 SLICEL internal 45)
	)
	(tile 101 46 INT_X18Y23 INT 1
		(primitive_site TIEOFF_X20Y23 TIEOFF internal 2)
	)
	(tile 101 47 CLBLM_X18Y23 CLBLM 2
		(primitive_site SLICE_X26Y23 SLICEM internal 50)
		(primitive_site SLICE_X27Y23 SLICEL internal 45)
	)
	(tile 101 48 VBRK_X18Y23 VBRK 0
	)
	(tile 101 49 INT_X19Y23 INT 1
		(primitive_site TIEOFF_X21Y23 TIEOFF internal 2)
	)
	(tile 101 50 INT_INTERFACE_X19Y23 INT_INTERFACE 0
	)
	(tile 101 51 NULL_X51Y25 NULL 0
	)
	(tile 101 52 INT_X20Y23 INT 1
		(primitive_site TIEOFF_X23Y23 TIEOFF internal 2)
	)
	(tile 101 53 CLBLM_X20Y23 CLBLM 2
		(primitive_site SLICE_X28Y23 SLICEM internal 50)
		(primitive_site SLICE_X29Y23 SLICEL internal 45)
	)
	(tile 101 54 INT_X21Y23 INT 1
		(primitive_site TIEOFF_X24Y23 TIEOFF internal 2)
	)
	(tile 101 55 CLBLM_X21Y23 CLBLM 2
		(primitive_site SLICE_X30Y23 SLICEM internal 50)
		(primitive_site SLICE_X31Y23 SLICEL internal 45)
	)
	(tile 101 56 INT_X22Y23 INT 1
		(primitive_site TIEOFF_X25Y23 TIEOFF internal 2)
	)
	(tile 101 57 INT_INTERFACE_X22Y23 INT_INTERFACE 0
	)
	(tile 101 58 NULL_X58Y25 NULL 0
	)
	(tile 101 59 INT_X23Y23 INT 1
		(primitive_site TIEOFF_X26Y23 TIEOFF internal 2)
	)
	(tile 101 60 CLBLM_X23Y23 CLBLM 2
		(primitive_site SLICE_X32Y23 SLICEM internal 50)
		(primitive_site SLICE_X33Y23 SLICEL internal 45)
	)
	(tile 101 61 INT_X24Y23 INT 1
		(primitive_site TIEOFF_X27Y23 TIEOFF internal 2)
	)
	(tile 101 62 CLBLL_X24Y23 CLBLL 2
		(primitive_site SLICE_X34Y23 SLICEL internal 45)
		(primitive_site SLICE_X35Y23 SLICEL internal 45)
	)
	(tile 101 63 VBRK_X24Y23 VBRK 0
	)
	(tile 101 64 NULL_X64Y25 NULL 0
	)
	(tile 101 65 NULL_X65Y25 NULL 0
	)
	(tile 101 66 INT_X25Y23 INT 1
		(primitive_site TIEOFF_X28Y23 TIEOFF internal 2)
	)
	(tile 101 67 IOI_L_INT_INTERFACE_X25Y23 IOI_L_INT_INTERFACE 0
	)
	(tile 101 68 VBRK_X25Y23 VBRK 0
	)
	(tile 101 69 INT_X26Y23 INT 1
		(primitive_site TIEOFF_X29Y23 TIEOFF internal 2)
	)
	(tile 101 70 CLBLM_X26Y23 CLBLM 2
		(primitive_site SLICE_X36Y23 SLICEM internal 50)
		(primitive_site SLICE_X37Y23 SLICEL internal 45)
	)
	(tile 101 71 INT_X27Y23 INT 1
		(primitive_site TIEOFF_X30Y23 TIEOFF internal 2)
	)
	(tile 101 72 CLBLL_X27Y23 CLBLL 2
		(primitive_site SLICE_X38Y23 SLICEL internal 45)
		(primitive_site SLICE_X39Y23 SLICEL internal 45)
	)
	(tile 101 73 INT_X28Y23 INT 1
		(primitive_site TIEOFF_X31Y23 TIEOFF internal 2)
	)
	(tile 101 74 CLBLM_X28Y23 CLBLM 2
		(primitive_site SLICE_X40Y23 SLICEM internal 50)
		(primitive_site SLICE_X41Y23 SLICEL internal 45)
	)
	(tile 101 75 INT_X29Y23 INT 1
		(primitive_site TIEOFF_X32Y23 TIEOFF internal 2)
	)
	(tile 101 76 CLBLL_X29Y23 CLBLL 2
		(primitive_site SLICE_X42Y23 SLICEL internal 45)
		(primitive_site SLICE_X43Y23 SLICEL internal 45)
	)
	(tile 101 77 VBRK_X29Y23 VBRK 0
	)
	(tile 101 78 CENTER_SPACE2_X78Y25 CENTER_SPACE2 0
	)
	(tile 101 79 CENTER_SPACE1_X79Y25 CENTER_SPACE1 0
	)
	(tile 101 80 CENTER_SPACE2_X80Y25 CENTER_SPACE2 0
	)
	(tile 101 81 CENTER_SPACE1_X81Y25 CENTER_SPACE1 0
	)
	(tile 101 82 CENTER_SPACE2_X82Y25 CENTER_SPACE2 0
	)
	(tile 101 83 CENTER_SPACE1_X83Y25 CENTER_SPACE1 0
	)
	(tile 101 84 CENTER_SPACE2_X84Y25 CENTER_SPACE2 0
	)
	(tile 101 85 CENTER_SPACE1_X85Y25 CENTER_SPACE1 0
	)
	(tile 101 86 CENTER_SPACE2_X86Y25 CENTER_SPACE2 0
	)
	(tile 101 87 CENTER_SPACE1_X87Y25 CENTER_SPACE1 0
	)
	(tile 101 88 CENTER_SPACE2_X88Y25 CENTER_SPACE2 0
	)
	(tile 101 89 NULL_X89Y25 NULL 0
	)
	(tile 101 90 VFRAME_X89Y25 VFRAME 0
	)
	(tile 101 91 INT_X36Y23 INT 1
		(primitive_site TIEOFF_X39Y23 TIEOFF internal 2)
	)
	(tile 101 92 INT_INTERFACE_X36Y23 INT_INTERFACE 0
	)
	(tile 101 93 NULL_X93Y25 NULL 0
	)
	(tile 101 94 INT_X37Y23 INT 1
		(primitive_site TIEOFF_X40Y23 TIEOFF internal 2)
	)
	(tile 101 95 CLBLM_X37Y23 CLBLM 2
		(primitive_site SLICE_X56Y23 SLICEM internal 50)
		(primitive_site SLICE_X57Y23 SLICEL internal 45)
	)
	(tile 101 96 INT_X38Y23 INT 1
		(primitive_site TIEOFF_X41Y23 TIEOFF internal 2)
	)
	(tile 101 97 CLBLL_X38Y23 CLBLL 2
		(primitive_site SLICE_X58Y23 SLICEL internal 45)
		(primitive_site SLICE_X59Y23 SLICEL internal 45)
	)
	(tile 101 98 INT_X39Y23 INT 1
		(primitive_site TIEOFF_X42Y23 TIEOFF internal 2)
	)
	(tile 101 99 CLBLM_X39Y23 CLBLM 2
		(primitive_site SLICE_X60Y23 SLICEM internal 50)
		(primitive_site SLICE_X61Y23 SLICEL internal 45)
	)
	(tile 101 100 INT_X40Y23 INT 1
		(primitive_site TIEOFF_X43Y23 TIEOFF internal 2)
	)
	(tile 101 101 CLBLL_X40Y23 CLBLL 2
		(primitive_site SLICE_X62Y23 SLICEL internal 45)
		(primitive_site SLICE_X63Y23 SLICEL internal 45)
	)
	(tile 101 102 VBRK_X40Y23 VBRK 0
	)
	(tile 101 103 INT_X41Y23 INT 1
		(primitive_site TIEOFF_X44Y23 TIEOFF internal 2)
	)
	(tile 101 104 INT_INTERFACE_X41Y23 INT_INTERFACE 0
	)
	(tile 101 105 NULL_X105Y25 NULL 0
	)
	(tile 101 106 NULL_X106Y25 NULL 0
	)
	(tile 101 107 VBRK_X106Y25 VBRK 0
	)
	(tile 101 108 INT_X42Y23 INT 1
		(primitive_site TIEOFF_X45Y23 TIEOFF internal 2)
	)
	(tile 101 109 CLBLM_X42Y23 CLBLM 2
		(primitive_site SLICE_X64Y23 SLICEM internal 50)
		(primitive_site SLICE_X65Y23 SLICEL internal 45)
	)
	(tile 101 110 INT_X43Y23 INT 1
		(primitive_site TIEOFF_X46Y23 TIEOFF internal 2)
	)
	(tile 101 111 CLBLL_X43Y23 CLBLL 2
		(primitive_site SLICE_X66Y23 SLICEL internal 45)
		(primitive_site SLICE_X67Y23 SLICEL internal 45)
	)
	(tile 101 112 INT_X44Y23 INT 1
		(primitive_site TIEOFF_X47Y23 TIEOFF internal 2)
	)
	(tile 101 113 INT_INTERFACE_X44Y23 INT_INTERFACE 0
	)
	(tile 101 114 NULL_X114Y25 NULL 0
	)
	(tile 101 115 INT_X45Y23 INT 1
		(primitive_site TIEOFF_X48Y23 TIEOFF internal 2)
	)
	(tile 101 116 CLBLM_X45Y23 CLBLM 2
		(primitive_site SLICE_X68Y23 SLICEM internal 50)
		(primitive_site SLICE_X69Y23 SLICEL internal 45)
	)
	(tile 101 117 INT_X46Y23 INT 1
		(primitive_site TIEOFF_X49Y23 TIEOFF internal 2)
	)
	(tile 101 118 CLBLM_X46Y23 CLBLM 2
		(primitive_site SLICE_X70Y23 SLICEM internal 50)
		(primitive_site SLICE_X71Y23 SLICEL internal 45)
	)
	(tile 101 119 INT_X47Y23 INT 1
		(primitive_site TIEOFF_X50Y23 TIEOFF internal 2)
	)
	(tile 101 120 INT_INTERFACE_X47Y23 INT_INTERFACE 0
	)
	(tile 101 121 NULL_X121Y25 NULL 0
	)
	(tile 101 122 VBRK_X47Y23 VBRK 0
	)
	(tile 101 123 INT_X48Y23 INT 1
		(primitive_site TIEOFF_X52Y23 TIEOFF internal 2)
	)
	(tile 101 124 CLBLM_X48Y23 CLBLM 2
		(primitive_site SLICE_X72Y23 SLICEM internal 50)
		(primitive_site SLICE_X73Y23 SLICEL internal 45)
	)
	(tile 101 125 INT_X49Y23 INT 1
		(primitive_site TIEOFF_X53Y23 TIEOFF internal 2)
	)
	(tile 101 126 CLBLM_X49Y23 CLBLM 2
		(primitive_site SLICE_X74Y23 SLICEM internal 50)
		(primitive_site SLICE_X75Y23 SLICEL internal 45)
	)
	(tile 101 127 INT_X50Y23 INT 1
		(primitive_site TIEOFF_X54Y23 TIEOFF internal 2)
	)
	(tile 101 128 INT_INTERFACE_X50Y23 INT_INTERFACE 0
	)
	(tile 101 129 NULL_X129Y25 NULL 0
	)
	(tile 101 130 INT_X51Y23 INT 1
		(primitive_site TIEOFF_X55Y23 TIEOFF internal 2)
	)
	(tile 101 131 CLBLM_X51Y23 CLBLM 2
		(primitive_site SLICE_X76Y23 SLICEM internal 50)
		(primitive_site SLICE_X77Y23 SLICEL internal 45)
	)
	(tile 101 132 INT_X52Y23 INT 1
		(primitive_site TIEOFF_X56Y23 TIEOFF internal 2)
	)
	(tile 101 133 CLBLM_X52Y23 CLBLM 2
		(primitive_site SLICE_X78Y23 SLICEM internal 50)
		(primitive_site SLICE_X79Y23 SLICEL internal 45)
	)
	(tile 101 134 INT_X53Y23 INT 1
		(primitive_site TIEOFF_X57Y23 TIEOFF internal 2)
	)
	(tile 101 135 INT_INTERFACE_X53Y23 INT_INTERFACE 0
	)
	(tile 101 136 NULL_X136Y25 NULL 0
	)
	(tile 101 137 VBRK_X53Y23 VBRK 0
	)
	(tile 101 138 INT_X54Y23 INT 1
		(primitive_site TIEOFF_X59Y23 TIEOFF internal 2)
	)
	(tile 101 139 CLBLM_X54Y23 CLBLM 2
		(primitive_site SLICE_X80Y23 SLICEM internal 50)
		(primitive_site SLICE_X81Y23 SLICEL internal 45)
	)
	(tile 101 140 INT_X55Y23 INT 1
		(primitive_site TIEOFF_X60Y23 TIEOFF internal 2)
	)
	(tile 101 141 CLBLM_X55Y23 CLBLM 2
		(primitive_site SLICE_X82Y23 SLICEM internal 50)
		(primitive_site SLICE_X83Y23 SLICEL internal 45)
	)
	(tile 101 142 INT_X56Y23 INT 1
		(primitive_site TIEOFF_X61Y23 TIEOFF internal 2)
	)
	(tile 101 143 CLBLM_X56Y23 CLBLM 2
		(primitive_site SLICE_X84Y23 SLICEM internal 50)
		(primitive_site SLICE_X85Y23 SLICEL internal 45)
	)
	(tile 101 144 INT_X57Y23 INT 1
		(primitive_site TIEOFF_X62Y23 TIEOFF internal 2)
	)
	(tile 101 145 CLBLM_X57Y23 CLBLM 2
		(primitive_site SLICE_X86Y23 SLICEM internal 50)
		(primitive_site SLICE_X87Y23 SLICEL internal 45)
	)
	(tile 101 146 INT_X58Y23 INT 1
		(primitive_site TIEOFF_X63Y23 TIEOFF internal 2)
	)
	(tile 101 147 INT_INTERFACE_X58Y23 INT_INTERFACE 0
	)
	(tile 101 148 NULL_X148Y25 NULL 0
	)
	(tile 101 149 VBRK_X58Y23 VBRK 0
	)
	(tile 101 150 INT_X59Y23 INT 1
		(primitive_site TIEOFF_X65Y23 TIEOFF internal 2)
	)
	(tile 101 151 CLBLM_X59Y23 CLBLM 2
		(primitive_site SLICE_X88Y23 SLICEM internal 50)
		(primitive_site SLICE_X89Y23 SLICEL internal 45)
	)
	(tile 101 152 INT_X60Y23 INT 1
		(primitive_site TIEOFF_X66Y23 TIEOFF internal 2)
	)
	(tile 101 153 CLBLM_X60Y23 CLBLM 2
		(primitive_site SLICE_X90Y23 SLICEM internal 50)
		(primitive_site SLICE_X91Y23 SLICEL internal 45)
	)
	(tile 101 154 INT_X61Y23 INT 1
		(primitive_site TIEOFF_X67Y23 TIEOFF internal 2)
	)
	(tile 101 155 INT_INTERFACE_X61Y23 INT_INTERFACE 0
	)
	(tile 101 156 NULL_X156Y25 NULL 0
	)
	(tile 101 157 INT_X62Y23 INT 1
		(primitive_site TIEOFF_X68Y23 TIEOFF internal 2)
	)
	(tile 101 158 CLBLM_X62Y23 CLBLM 2
		(primitive_site SLICE_X92Y23 SLICEM internal 50)
		(primitive_site SLICE_X93Y23 SLICEL internal 45)
	)
	(tile 101 159 INT_X63Y23 INT 1
		(primitive_site TIEOFF_X69Y23 TIEOFF internal 2)
	)
	(tile 101 160 CLBLL_X63Y23 CLBLL 2
		(primitive_site SLICE_X94Y23 SLICEL internal 45)
		(primitive_site SLICE_X95Y23 SLICEL internal 45)
	)
	(tile 101 161 VBRK_X63Y23 VBRK 0
	)
	(tile 101 162 INT_X64Y23 INT 1
		(primitive_site TIEOFF_X70Y23 TIEOFF internal 2)
	)
	(tile 101 163 CLBLM_X64Y23 CLBLM 2
		(primitive_site SLICE_X96Y23 SLICEM internal 50)
		(primitive_site SLICE_X97Y23 SLICEL internal 45)
	)
	(tile 101 164 INT_X65Y23 INT 1
		(primitive_site TIEOFF_X71Y23 TIEOFF internal 2)
	)
	(tile 101 165 CLBLL_X65Y23 CLBLL 2
		(primitive_site SLICE_X98Y23 SLICEL internal 45)
		(primitive_site SLICE_X99Y23 SLICEL internal 45)
	)
	(tile 101 166 INT_X66Y23 INT 1
		(primitive_site TIEOFF_X72Y23 TIEOFF internal 2)
	)
	(tile 101 167 CLBLL_X66Y23 CLBLL 2
		(primitive_site SLICE_X100Y23 SLICEL internal 45)
		(primitive_site SLICE_X101Y23 SLICEL internal 45)
	)
	(tile 101 168 INT_X67Y23 INT 1
		(primitive_site TIEOFF_X73Y23 TIEOFF internal 2)
	)
	(tile 101 169 CLBLM_X67Y23 CLBLM 2
		(primitive_site SLICE_X102Y23 SLICEM internal 50)
		(primitive_site SLICE_X103Y23 SLICEL internal 45)
	)
	(tile 101 170 INT_X68Y23 INT 1
		(primitive_site TIEOFF_X74Y23 TIEOFF internal 2)
	)
	(tile 101 171 CLBLL_X68Y23 CLBLL 2
		(primitive_site SLICE_X104Y23 SLICEL internal 45)
		(primitive_site SLICE_X105Y23 SLICEL internal 45)
	)
	(tile 101 172 INT_X69Y23 INT 1
		(primitive_site TIEOFF_X75Y23 TIEOFF internal 2)
	)
	(tile 101 173 INT_INTERFACE_X69Y23 INT_INTERFACE 0
	)
	(tile 101 174 NULL_X174Y25 NULL 0
	)
	(tile 101 175 INT_X70Y23 INT 1
		(primitive_site TIEOFF_X76Y23 TIEOFF internal 2)
	)
	(tile 101 176 GTX_INT_INTERFACE_X70Y23 GTX_INT_INTERFACE 0
	)
	(tile 101 177 R_TERM_INT_X70Y23 R_TERM_INT 0
	)
	(tile 101 178 NULL_X178Y25 NULL 0
	)
	(tile 102 0 LIOB_X0Y22 LIOB 2
		(primitive_site T21 IOBS bonded 13)
		(primitive_site U21 IOBM bonded 13)
	)
	(tile 102 1 LIOI_X0Y22 LIOI 6
		(primitive_site IODELAY_X0Y22 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y22 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y23 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y23 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y23 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y22 OLOGICE1 internal 32)
	)
	(tile 102 2 L_TERM_INT_X0Y22 L_TERM_INT 0
	)
	(tile 102 3 INT_X0Y22 INT 1
		(primitive_site TIEOFF_X0Y22 TIEOFF internal 2)
	)
	(tile 102 4 IOI_L_INT_INTERFACE_X0Y22 IOI_L_INT_INTERFACE 0
	)
	(tile 102 5 VBRK_X0Y22 VBRK 0
	)
	(tile 102 6 INT_X1Y22 INT 1
		(primitive_site TIEOFF_X1Y22 TIEOFF internal 2)
	)
	(tile 102 7 CLBLM_X1Y22 CLBLM 2
		(primitive_site SLICE_X0Y22 SLICEM internal 50)
		(primitive_site SLICE_X1Y22 SLICEL internal 45)
	)
	(tile 102 8 INT_X2Y22 INT 1
		(primitive_site TIEOFF_X2Y22 TIEOFF internal 2)
	)
	(tile 102 9 CLBLL_X2Y22 CLBLL 2
		(primitive_site SLICE_X2Y22 SLICEL internal 45)
		(primitive_site SLICE_X3Y22 SLICEL internal 45)
	)
	(tile 102 10 INT_X3Y22 INT 1
		(primitive_site TIEOFF_X3Y22 TIEOFF internal 2)
	)
	(tile 102 11 CLBLM_X3Y22 CLBLM 2
		(primitive_site SLICE_X4Y22 SLICEM internal 50)
		(primitive_site SLICE_X5Y22 SLICEL internal 45)
	)
	(tile 102 12 INT_X4Y22 INT 1
		(primitive_site TIEOFF_X4Y22 TIEOFF internal 2)
	)
	(tile 102 13 CLBLL_X4Y22 CLBLL 2
		(primitive_site SLICE_X6Y22 SLICEL internal 45)
		(primitive_site SLICE_X7Y22 SLICEL internal 45)
	)
	(tile 102 14 INT_X5Y22 INT 1
		(primitive_site TIEOFF_X5Y22 TIEOFF internal 2)
	)
	(tile 102 15 INT_INTERFACE_X5Y22 INT_INTERFACE 0
	)
	(tile 102 16 NULL_X16Y24 NULL 0
	)
	(tile 102 17 INT_X6Y22 INT 1
		(primitive_site TIEOFF_X6Y22 TIEOFF internal 2)
	)
	(tile 102 18 CLBLM_X6Y22 CLBLM 2
		(primitive_site SLICE_X8Y22 SLICEM internal 50)
		(primitive_site SLICE_X9Y22 SLICEL internal 45)
	)
	(tile 102 19 INT_X7Y22 INT 1
		(primitive_site TIEOFF_X7Y22 TIEOFF internal 2)
	)
	(tile 102 20 CLBLM_X7Y22 CLBLM 2
		(primitive_site SLICE_X10Y22 SLICEM internal 50)
		(primitive_site SLICE_X11Y22 SLICEL internal 45)
	)
	(tile 102 21 VBRK_X7Y22 VBRK 0
	)
	(tile 102 22 INT_X8Y22 INT 1
		(primitive_site TIEOFF_X8Y22 TIEOFF internal 2)
	)
	(tile 102 23 INT_INTERFACE_X8Y22 INT_INTERFACE 0
	)
	(tile 102 24 NULL_X24Y24 NULL 0
	)
	(tile 102 25 INT_X9Y22 INT 1
		(primitive_site TIEOFF_X10Y22 TIEOFF internal 2)
	)
	(tile 102 26 CLBLM_X9Y22 CLBLM 2
		(primitive_site SLICE_X12Y22 SLICEM internal 50)
		(primitive_site SLICE_X13Y22 SLICEL internal 45)
	)
	(tile 102 27 INT_X10Y22 INT 1
		(primitive_site TIEOFF_X11Y22 TIEOFF internal 2)
	)
	(tile 102 28 CLBLM_X10Y22 CLBLM 2
		(primitive_site SLICE_X14Y22 SLICEM internal 50)
		(primitive_site SLICE_X15Y22 SLICEL internal 45)
	)
	(tile 102 29 INT_X11Y22 INT 1
		(primitive_site TIEOFF_X12Y22 TIEOFF internal 2)
	)
	(tile 102 30 CLBLM_X11Y22 CLBLM 2
		(primitive_site SLICE_X16Y22 SLICEM internal 50)
		(primitive_site SLICE_X17Y22 SLICEL internal 45)
	)
	(tile 102 31 INT_X12Y22 INT 1
		(primitive_site TIEOFF_X13Y22 TIEOFF internal 2)
	)
	(tile 102 32 CLBLM_X12Y22 CLBLM 2
		(primitive_site SLICE_X18Y22 SLICEM internal 50)
		(primitive_site SLICE_X19Y22 SLICEL internal 45)
	)
	(tile 102 33 VBRK_X12Y22 VBRK 0
	)
	(tile 102 34 INT_X13Y22 INT 1
		(primitive_site TIEOFF_X14Y22 TIEOFF internal 2)
	)
	(tile 102 35 INT_INTERFACE_X13Y22 INT_INTERFACE 0
	)
	(tile 102 36 NULL_X36Y24 NULL 0
	)
	(tile 102 37 INT_X14Y22 INT 1
		(primitive_site TIEOFF_X16Y22 TIEOFF internal 2)
	)
	(tile 102 38 CLBLM_X14Y22 CLBLM 2
		(primitive_site SLICE_X20Y22 SLICEM internal 50)
		(primitive_site SLICE_X21Y22 SLICEL internal 45)
	)
	(tile 102 39 INT_X15Y22 INT 1
		(primitive_site TIEOFF_X17Y22 TIEOFF internal 2)
	)
	(tile 102 40 CLBLM_X15Y22 CLBLM 2
		(primitive_site SLICE_X22Y22 SLICEM internal 50)
		(primitive_site SLICE_X23Y22 SLICEL internal 45)
	)
	(tile 102 41 INT_X16Y22 INT 1
		(primitive_site TIEOFF_X18Y22 TIEOFF internal 2)
	)
	(tile 102 42 INT_INTERFACE_X16Y22 INT_INTERFACE 0
	)
	(tile 102 43 NULL_X43Y24 NULL 0
	)
	(tile 102 44 INT_X17Y22 INT 1
		(primitive_site TIEOFF_X19Y22 TIEOFF internal 2)
	)
	(tile 102 45 CLBLM_X17Y22 CLBLM 2
		(primitive_site SLICE_X24Y22 SLICEM internal 50)
		(primitive_site SLICE_X25Y22 SLICEL internal 45)
	)
	(tile 102 46 INT_X18Y22 INT 1
		(primitive_site TIEOFF_X20Y22 TIEOFF internal 2)
	)
	(tile 102 47 CLBLM_X18Y22 CLBLM 2
		(primitive_site SLICE_X26Y22 SLICEM internal 50)
		(primitive_site SLICE_X27Y22 SLICEL internal 45)
	)
	(tile 102 48 VBRK_X18Y22 VBRK 0
	)
	(tile 102 49 INT_X19Y22 INT 1
		(primitive_site TIEOFF_X21Y22 TIEOFF internal 2)
	)
	(tile 102 50 INT_INTERFACE_X19Y22 INT_INTERFACE 0
	)
	(tile 102 51 NULL_X51Y24 NULL 0
	)
	(tile 102 52 INT_X20Y22 INT 1
		(primitive_site TIEOFF_X23Y22 TIEOFF internal 2)
	)
	(tile 102 53 CLBLM_X20Y22 CLBLM 2
		(primitive_site SLICE_X28Y22 SLICEM internal 50)
		(primitive_site SLICE_X29Y22 SLICEL internal 45)
	)
	(tile 102 54 INT_X21Y22 INT 1
		(primitive_site TIEOFF_X24Y22 TIEOFF internal 2)
	)
	(tile 102 55 CLBLM_X21Y22 CLBLM 2
		(primitive_site SLICE_X30Y22 SLICEM internal 50)
		(primitive_site SLICE_X31Y22 SLICEL internal 45)
	)
	(tile 102 56 INT_X22Y22 INT 1
		(primitive_site TIEOFF_X25Y22 TIEOFF internal 2)
	)
	(tile 102 57 INT_INTERFACE_X22Y22 INT_INTERFACE 0
	)
	(tile 102 58 NULL_X58Y24 NULL 0
	)
	(tile 102 59 INT_X23Y22 INT 1
		(primitive_site TIEOFF_X26Y22 TIEOFF internal 2)
	)
	(tile 102 60 CLBLM_X23Y22 CLBLM 2
		(primitive_site SLICE_X32Y22 SLICEM internal 50)
		(primitive_site SLICE_X33Y22 SLICEL internal 45)
	)
	(tile 102 61 INT_X24Y22 INT 1
		(primitive_site TIEOFF_X27Y22 TIEOFF internal 2)
	)
	(tile 102 62 CLBLL_X24Y22 CLBLL 2
		(primitive_site SLICE_X34Y22 SLICEL internal 45)
		(primitive_site SLICE_X35Y22 SLICEL internal 45)
	)
	(tile 102 63 VBRK_X24Y22 VBRK 0
	)
	(tile 102 64 LIOB_FT_X25Y22 LIOB_FT 2
		(primitive_site AA18 IOBS bonded 13)
		(primitive_site AB18 IOBM bonded 13)
	)
	(tile 102 65 LIOI_X25Y22 LIOI 6
		(primitive_site IODELAY_X1Y22 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y22 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y23 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y23 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y23 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y22 OLOGICE1 internal 32)
	)
	(tile 102 66 INT_X25Y22 INT 1
		(primitive_site TIEOFF_X28Y22 TIEOFF internal 2)
	)
	(tile 102 67 IOI_L_INT_INTERFACE_X25Y22 IOI_L_INT_INTERFACE 0
	)
	(tile 102 68 VBRK_X25Y22 VBRK 0
	)
	(tile 102 69 INT_X26Y22 INT 1
		(primitive_site TIEOFF_X29Y22 TIEOFF internal 2)
	)
	(tile 102 70 CLBLM_X26Y22 CLBLM 2
		(primitive_site SLICE_X36Y22 SLICEM internal 50)
		(primitive_site SLICE_X37Y22 SLICEL internal 45)
	)
	(tile 102 71 INT_X27Y22 INT 1
		(primitive_site TIEOFF_X30Y22 TIEOFF internal 2)
	)
	(tile 102 72 CLBLL_X27Y22 CLBLL 2
		(primitive_site SLICE_X38Y22 SLICEL internal 45)
		(primitive_site SLICE_X39Y22 SLICEL internal 45)
	)
	(tile 102 73 INT_X28Y22 INT 1
		(primitive_site TIEOFF_X31Y22 TIEOFF internal 2)
	)
	(tile 102 74 CLBLM_X28Y22 CLBLM 2
		(primitive_site SLICE_X40Y22 SLICEM internal 50)
		(primitive_site SLICE_X41Y22 SLICEL internal 45)
	)
	(tile 102 75 INT_X29Y22 INT 1
		(primitive_site TIEOFF_X32Y22 TIEOFF internal 2)
	)
	(tile 102 76 CLBLL_X29Y22 CLBLL 2
		(primitive_site SLICE_X42Y22 SLICEL internal 45)
		(primitive_site SLICE_X43Y22 SLICEL internal 45)
	)
	(tile 102 77 VBRK_X29Y22 VBRK 0
	)
	(tile 102 78 CENTER_SPACE2_X78Y24 CENTER_SPACE2 0
	)
	(tile 102 79 CENTER_SPACE1_X79Y24 CENTER_SPACE1 0
	)
	(tile 102 80 CENTER_SPACE2_X80Y24 CENTER_SPACE2 0
	)
	(tile 102 81 CENTER_SPACE1_X81Y24 CENTER_SPACE1 0
	)
	(tile 102 82 CENTER_SPACE2_X82Y24 CENTER_SPACE2 0
	)
	(tile 102 83 CENTER_SPACE1_X83Y24 CENTER_SPACE1 0
	)
	(tile 102 84 CENTER_SPACE2_X84Y24 CENTER_SPACE2 0
	)
	(tile 102 85 CENTER_SPACE1_X85Y24 CENTER_SPACE1 0
	)
	(tile 102 86 CENTER_SPACE2_X86Y24 CENTER_SPACE2 0
	)
	(tile 102 87 CENTER_SPACE1_X87Y24 CENTER_SPACE1 0
	)
	(tile 102 88 CENTER_SPACE2_X88Y24 CENTER_SPACE2 0
	)
	(tile 102 89 NULL_X89Y24 NULL 0
	)
	(tile 102 90 VFRAME_X89Y24 VFRAME 0
	)
	(tile 102 91 INT_X36Y22 INT 1
		(primitive_site TIEOFF_X39Y22 TIEOFF internal 2)
	)
	(tile 102 92 INT_INTERFACE_X36Y22 INT_INTERFACE 0
	)
	(tile 102 93 NULL_X93Y24 NULL 0
	)
	(tile 102 94 INT_X37Y22 INT 1
		(primitive_site TIEOFF_X40Y22 TIEOFF internal 2)
	)
	(tile 102 95 CLBLM_X37Y22 CLBLM 2
		(primitive_site SLICE_X56Y22 SLICEM internal 50)
		(primitive_site SLICE_X57Y22 SLICEL internal 45)
	)
	(tile 102 96 INT_X38Y22 INT 1
		(primitive_site TIEOFF_X41Y22 TIEOFF internal 2)
	)
	(tile 102 97 CLBLL_X38Y22 CLBLL 2
		(primitive_site SLICE_X58Y22 SLICEL internal 45)
		(primitive_site SLICE_X59Y22 SLICEL internal 45)
	)
	(tile 102 98 INT_X39Y22 INT 1
		(primitive_site TIEOFF_X42Y22 TIEOFF internal 2)
	)
	(tile 102 99 CLBLM_X39Y22 CLBLM 2
		(primitive_site SLICE_X60Y22 SLICEM internal 50)
		(primitive_site SLICE_X61Y22 SLICEL internal 45)
	)
	(tile 102 100 INT_X40Y22 INT 1
		(primitive_site TIEOFF_X43Y22 TIEOFF internal 2)
	)
	(tile 102 101 CLBLL_X40Y22 CLBLL 2
		(primitive_site SLICE_X62Y22 SLICEL internal 45)
		(primitive_site SLICE_X63Y22 SLICEL internal 45)
	)
	(tile 102 102 VBRK_X40Y22 VBRK 0
	)
	(tile 102 103 INT_X41Y22 INT 1
		(primitive_site TIEOFF_X44Y22 TIEOFF internal 2)
	)
	(tile 102 104 INT_INTERFACE_X41Y22 INT_INTERFACE 0
	)
	(tile 102 105 RIOI_X41Y22 RIOI 6
		(primitive_site OLOGIC_X2Y22 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y22 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y22 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y23 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y23 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y23 ILOGICE1 internal 28)
	)
	(tile 102 106 RIOB_X41Y22 RIOB 2
		(primitive_site AA6 IOBS bonded 13)
		(primitive_site AB6 IOBM bonded 13)
	)
	(tile 102 107 VBRK_X41Y22 VBRK 0
	)
	(tile 102 108 INT_X42Y22 INT 1
		(primitive_site TIEOFF_X45Y22 TIEOFF internal 2)
	)
	(tile 102 109 CLBLM_X42Y22 CLBLM 2
		(primitive_site SLICE_X64Y22 SLICEM internal 50)
		(primitive_site SLICE_X65Y22 SLICEL internal 45)
	)
	(tile 102 110 INT_X43Y22 INT 1
		(primitive_site TIEOFF_X46Y22 TIEOFF internal 2)
	)
	(tile 102 111 CLBLL_X43Y22 CLBLL 2
		(primitive_site SLICE_X66Y22 SLICEL internal 45)
		(primitive_site SLICE_X67Y22 SLICEL internal 45)
	)
	(tile 102 112 INT_X44Y22 INT 1
		(primitive_site TIEOFF_X47Y22 TIEOFF internal 2)
	)
	(tile 102 113 INT_INTERFACE_X44Y22 INT_INTERFACE 0
	)
	(tile 102 114 NULL_X114Y24 NULL 0
	)
	(tile 102 115 INT_X45Y22 INT 1
		(primitive_site TIEOFF_X48Y22 TIEOFF internal 2)
	)
	(tile 102 116 CLBLM_X45Y22 CLBLM 2
		(primitive_site SLICE_X68Y22 SLICEM internal 50)
		(primitive_site SLICE_X69Y22 SLICEL internal 45)
	)
	(tile 102 117 INT_X46Y22 INT 1
		(primitive_site TIEOFF_X49Y22 TIEOFF internal 2)
	)
	(tile 102 118 CLBLM_X46Y22 CLBLM 2
		(primitive_site SLICE_X70Y22 SLICEM internal 50)
		(primitive_site SLICE_X71Y22 SLICEL internal 45)
	)
	(tile 102 119 INT_X47Y22 INT 1
		(primitive_site TIEOFF_X50Y22 TIEOFF internal 2)
	)
	(tile 102 120 INT_INTERFACE_X47Y22 INT_INTERFACE 0
	)
	(tile 102 121 NULL_X121Y24 NULL 0
	)
	(tile 102 122 VBRK_X47Y22 VBRK 0
	)
	(tile 102 123 INT_X48Y22 INT 1
		(primitive_site TIEOFF_X52Y22 TIEOFF internal 2)
	)
	(tile 102 124 CLBLM_X48Y22 CLBLM 2
		(primitive_site SLICE_X72Y22 SLICEM internal 50)
		(primitive_site SLICE_X73Y22 SLICEL internal 45)
	)
	(tile 102 125 INT_X49Y22 INT 1
		(primitive_site TIEOFF_X53Y22 TIEOFF internal 2)
	)
	(tile 102 126 CLBLM_X49Y22 CLBLM 2
		(primitive_site SLICE_X74Y22 SLICEM internal 50)
		(primitive_site SLICE_X75Y22 SLICEL internal 45)
	)
	(tile 102 127 INT_X50Y22 INT 1
		(primitive_site TIEOFF_X54Y22 TIEOFF internal 2)
	)
	(tile 102 128 INT_INTERFACE_X50Y22 INT_INTERFACE 0
	)
	(tile 102 129 NULL_X129Y24 NULL 0
	)
	(tile 102 130 INT_X51Y22 INT 1
		(primitive_site TIEOFF_X55Y22 TIEOFF internal 2)
	)
	(tile 102 131 CLBLM_X51Y22 CLBLM 2
		(primitive_site SLICE_X76Y22 SLICEM internal 50)
		(primitive_site SLICE_X77Y22 SLICEL internal 45)
	)
	(tile 102 132 INT_X52Y22 INT 1
		(primitive_site TIEOFF_X56Y22 TIEOFF internal 2)
	)
	(tile 102 133 CLBLM_X52Y22 CLBLM 2
		(primitive_site SLICE_X78Y22 SLICEM internal 50)
		(primitive_site SLICE_X79Y22 SLICEL internal 45)
	)
	(tile 102 134 INT_X53Y22 INT 1
		(primitive_site TIEOFF_X57Y22 TIEOFF internal 2)
	)
	(tile 102 135 INT_INTERFACE_X53Y22 INT_INTERFACE 0
	)
	(tile 102 136 NULL_X136Y24 NULL 0
	)
	(tile 102 137 VBRK_X53Y22 VBRK 0
	)
	(tile 102 138 INT_X54Y22 INT 1
		(primitive_site TIEOFF_X59Y22 TIEOFF internal 2)
	)
	(tile 102 139 CLBLM_X54Y22 CLBLM 2
		(primitive_site SLICE_X80Y22 SLICEM internal 50)
		(primitive_site SLICE_X81Y22 SLICEL internal 45)
	)
	(tile 102 140 INT_X55Y22 INT 1
		(primitive_site TIEOFF_X60Y22 TIEOFF internal 2)
	)
	(tile 102 141 CLBLM_X55Y22 CLBLM 2
		(primitive_site SLICE_X82Y22 SLICEM internal 50)
		(primitive_site SLICE_X83Y22 SLICEL internal 45)
	)
	(tile 102 142 INT_X56Y22 INT 1
		(primitive_site TIEOFF_X61Y22 TIEOFF internal 2)
	)
	(tile 102 143 CLBLM_X56Y22 CLBLM 2
		(primitive_site SLICE_X84Y22 SLICEM internal 50)
		(primitive_site SLICE_X85Y22 SLICEL internal 45)
	)
	(tile 102 144 INT_X57Y22 INT 1
		(primitive_site TIEOFF_X62Y22 TIEOFF internal 2)
	)
	(tile 102 145 CLBLM_X57Y22 CLBLM 2
		(primitive_site SLICE_X86Y22 SLICEM internal 50)
		(primitive_site SLICE_X87Y22 SLICEL internal 45)
	)
	(tile 102 146 INT_X58Y22 INT 1
		(primitive_site TIEOFF_X63Y22 TIEOFF internal 2)
	)
	(tile 102 147 INT_INTERFACE_X58Y22 INT_INTERFACE 0
	)
	(tile 102 148 NULL_X148Y24 NULL 0
	)
	(tile 102 149 VBRK_X58Y22 VBRK 0
	)
	(tile 102 150 INT_X59Y22 INT 1
		(primitive_site TIEOFF_X65Y22 TIEOFF internal 2)
	)
	(tile 102 151 CLBLM_X59Y22 CLBLM 2
		(primitive_site SLICE_X88Y22 SLICEM internal 50)
		(primitive_site SLICE_X89Y22 SLICEL internal 45)
	)
	(tile 102 152 INT_X60Y22 INT 1
		(primitive_site TIEOFF_X66Y22 TIEOFF internal 2)
	)
	(tile 102 153 CLBLM_X60Y22 CLBLM 2
		(primitive_site SLICE_X90Y22 SLICEM internal 50)
		(primitive_site SLICE_X91Y22 SLICEL internal 45)
	)
	(tile 102 154 INT_X61Y22 INT 1
		(primitive_site TIEOFF_X67Y22 TIEOFF internal 2)
	)
	(tile 102 155 INT_INTERFACE_X61Y22 INT_INTERFACE 0
	)
	(tile 102 156 NULL_X156Y24 NULL 0
	)
	(tile 102 157 INT_X62Y22 INT 1
		(primitive_site TIEOFF_X68Y22 TIEOFF internal 2)
	)
	(tile 102 158 CLBLM_X62Y22 CLBLM 2
		(primitive_site SLICE_X92Y22 SLICEM internal 50)
		(primitive_site SLICE_X93Y22 SLICEL internal 45)
	)
	(tile 102 159 INT_X63Y22 INT 1
		(primitive_site TIEOFF_X69Y22 TIEOFF internal 2)
	)
	(tile 102 160 CLBLL_X63Y22 CLBLL 2
		(primitive_site SLICE_X94Y22 SLICEL internal 45)
		(primitive_site SLICE_X95Y22 SLICEL internal 45)
	)
	(tile 102 161 VBRK_X63Y22 VBRK 0
	)
	(tile 102 162 INT_X64Y22 INT 1
		(primitive_site TIEOFF_X70Y22 TIEOFF internal 2)
	)
	(tile 102 163 CLBLM_X64Y22 CLBLM 2
		(primitive_site SLICE_X96Y22 SLICEM internal 50)
		(primitive_site SLICE_X97Y22 SLICEL internal 45)
	)
	(tile 102 164 INT_X65Y22 INT 1
		(primitive_site TIEOFF_X71Y22 TIEOFF internal 2)
	)
	(tile 102 165 CLBLL_X65Y22 CLBLL 2
		(primitive_site SLICE_X98Y22 SLICEL internal 45)
		(primitive_site SLICE_X99Y22 SLICEL internal 45)
	)
	(tile 102 166 INT_X66Y22 INT 1
		(primitive_site TIEOFF_X72Y22 TIEOFF internal 2)
	)
	(tile 102 167 CLBLL_X66Y22 CLBLL 2
		(primitive_site SLICE_X100Y22 SLICEL internal 45)
		(primitive_site SLICE_X101Y22 SLICEL internal 45)
	)
	(tile 102 168 INT_X67Y22 INT 1
		(primitive_site TIEOFF_X73Y22 TIEOFF internal 2)
	)
	(tile 102 169 CLBLM_X67Y22 CLBLM 2
		(primitive_site SLICE_X102Y22 SLICEM internal 50)
		(primitive_site SLICE_X103Y22 SLICEL internal 45)
	)
	(tile 102 170 INT_X68Y22 INT 1
		(primitive_site TIEOFF_X74Y22 TIEOFF internal 2)
	)
	(tile 102 171 CLBLL_X68Y22 CLBLL 2
		(primitive_site SLICE_X104Y22 SLICEL internal 45)
		(primitive_site SLICE_X105Y22 SLICEL internal 45)
	)
	(tile 102 172 INT_X69Y22 INT 1
		(primitive_site TIEOFF_X75Y22 TIEOFF internal 2)
	)
	(tile 102 173 INT_INTERFACE_X69Y22 INT_INTERFACE 0
	)
	(tile 102 174 NULL_X174Y24 NULL 0
	)
	(tile 102 175 INT_X70Y22 INT 1
		(primitive_site TIEOFF_X76Y22 TIEOFF internal 2)
	)
	(tile 102 176 GTX_INT_INTERFACE_X70Y22 GTX_INT_INTERFACE 0
	)
	(tile 102 177 R_TERM_INT_X70Y22 R_TERM_INT 0
	)
	(tile 102 178 NULL_X178Y24 NULL 0
	)
	(tile 103 0 NULL_X0Y23 NULL 0
	)
	(tile 103 1 NULL_X1Y23 NULL 0
	)
	(tile 103 2 L_TERM_INT_X0Y21 L_TERM_INT 0
	)
	(tile 103 3 INT_X0Y21 INT 1
		(primitive_site TIEOFF_X0Y21 TIEOFF internal 2)
	)
	(tile 103 4 IOI_L_INT_INTERFACE_X0Y21 IOI_L_INT_INTERFACE 0
	)
	(tile 103 5 VBRK_X0Y21 VBRK 0
	)
	(tile 103 6 INT_X1Y21 INT 1
		(primitive_site TIEOFF_X1Y21 TIEOFF internal 2)
	)
	(tile 103 7 CLBLM_X1Y21 CLBLM 2
		(primitive_site SLICE_X0Y21 SLICEM internal 50)
		(primitive_site SLICE_X1Y21 SLICEL internal 45)
	)
	(tile 103 8 INT_X2Y21 INT 1
		(primitive_site TIEOFF_X2Y21 TIEOFF internal 2)
	)
	(tile 103 9 CLBLL_X2Y21 CLBLL 2
		(primitive_site SLICE_X2Y21 SLICEL internal 45)
		(primitive_site SLICE_X3Y21 SLICEL internal 45)
	)
	(tile 103 10 INT_X3Y21 INT 1
		(primitive_site TIEOFF_X3Y21 TIEOFF internal 2)
	)
	(tile 103 11 CLBLM_X3Y21 CLBLM 2
		(primitive_site SLICE_X4Y21 SLICEM internal 50)
		(primitive_site SLICE_X5Y21 SLICEL internal 45)
	)
	(tile 103 12 INT_X4Y21 INT 1
		(primitive_site TIEOFF_X4Y21 TIEOFF internal 2)
	)
	(tile 103 13 CLBLL_X4Y21 CLBLL 2
		(primitive_site SLICE_X6Y21 SLICEL internal 45)
		(primitive_site SLICE_X7Y21 SLICEL internal 45)
	)
	(tile 103 14 INT_X5Y21 INT 1
		(primitive_site TIEOFF_X5Y21 TIEOFF internal 2)
	)
	(tile 103 15 INT_INTERFACE_X5Y21 INT_INTERFACE 0
	)
	(tile 103 16 NULL_X16Y23 NULL 0
	)
	(tile 103 17 INT_X6Y21 INT 1
		(primitive_site TIEOFF_X6Y21 TIEOFF internal 2)
	)
	(tile 103 18 CLBLM_X6Y21 CLBLM 2
		(primitive_site SLICE_X8Y21 SLICEM internal 50)
		(primitive_site SLICE_X9Y21 SLICEL internal 45)
	)
	(tile 103 19 INT_X7Y21 INT 1
		(primitive_site TIEOFF_X7Y21 TIEOFF internal 2)
	)
	(tile 103 20 CLBLM_X7Y21 CLBLM 2
		(primitive_site SLICE_X10Y21 SLICEM internal 50)
		(primitive_site SLICE_X11Y21 SLICEL internal 45)
	)
	(tile 103 21 VBRK_X7Y21 VBRK 0
	)
	(tile 103 22 INT_X8Y21 INT 1
		(primitive_site TIEOFF_X8Y21 TIEOFF internal 2)
	)
	(tile 103 23 INT_INTERFACE_X8Y21 INT_INTERFACE 0
	)
	(tile 103 24 NULL_X24Y23 NULL 0
	)
	(tile 103 25 INT_X9Y21 INT 1
		(primitive_site TIEOFF_X10Y21 TIEOFF internal 2)
	)
	(tile 103 26 CLBLM_X9Y21 CLBLM 2
		(primitive_site SLICE_X12Y21 SLICEM internal 50)
		(primitive_site SLICE_X13Y21 SLICEL internal 45)
	)
	(tile 103 27 INT_X10Y21 INT 1
		(primitive_site TIEOFF_X11Y21 TIEOFF internal 2)
	)
	(tile 103 28 CLBLM_X10Y21 CLBLM 2
		(primitive_site SLICE_X14Y21 SLICEM internal 50)
		(primitive_site SLICE_X15Y21 SLICEL internal 45)
	)
	(tile 103 29 INT_X11Y21 INT 1
		(primitive_site TIEOFF_X12Y21 TIEOFF internal 2)
	)
	(tile 103 30 CLBLM_X11Y21 CLBLM 2
		(primitive_site SLICE_X16Y21 SLICEM internal 50)
		(primitive_site SLICE_X17Y21 SLICEL internal 45)
	)
	(tile 103 31 INT_X12Y21 INT 1
		(primitive_site TIEOFF_X13Y21 TIEOFF internal 2)
	)
	(tile 103 32 CLBLM_X12Y21 CLBLM 2
		(primitive_site SLICE_X18Y21 SLICEM internal 50)
		(primitive_site SLICE_X19Y21 SLICEL internal 45)
	)
	(tile 103 33 VBRK_X12Y21 VBRK 0
	)
	(tile 103 34 INT_X13Y21 INT 1
		(primitive_site TIEOFF_X14Y21 TIEOFF internal 2)
	)
	(tile 103 35 INT_INTERFACE_X13Y21 INT_INTERFACE 0
	)
	(tile 103 36 NULL_X36Y23 NULL 0
	)
	(tile 103 37 INT_X14Y21 INT 1
		(primitive_site TIEOFF_X16Y21 TIEOFF internal 2)
	)
	(tile 103 38 CLBLM_X14Y21 CLBLM 2
		(primitive_site SLICE_X20Y21 SLICEM internal 50)
		(primitive_site SLICE_X21Y21 SLICEL internal 45)
	)
	(tile 103 39 INT_X15Y21 INT 1
		(primitive_site TIEOFF_X17Y21 TIEOFF internal 2)
	)
	(tile 103 40 CLBLM_X15Y21 CLBLM 2
		(primitive_site SLICE_X22Y21 SLICEM internal 50)
		(primitive_site SLICE_X23Y21 SLICEL internal 45)
	)
	(tile 103 41 INT_X16Y21 INT 1
		(primitive_site TIEOFF_X18Y21 TIEOFF internal 2)
	)
	(tile 103 42 INT_INTERFACE_X16Y21 INT_INTERFACE 0
	)
	(tile 103 43 NULL_X43Y23 NULL 0
	)
	(tile 103 44 INT_X17Y21 INT 1
		(primitive_site TIEOFF_X19Y21 TIEOFF internal 2)
	)
	(tile 103 45 CLBLM_X17Y21 CLBLM 2
		(primitive_site SLICE_X24Y21 SLICEM internal 50)
		(primitive_site SLICE_X25Y21 SLICEL internal 45)
	)
	(tile 103 46 INT_X18Y21 INT 1
		(primitive_site TIEOFF_X20Y21 TIEOFF internal 2)
	)
	(tile 103 47 CLBLM_X18Y21 CLBLM 2
		(primitive_site SLICE_X26Y21 SLICEM internal 50)
		(primitive_site SLICE_X27Y21 SLICEL internal 45)
	)
	(tile 103 48 VBRK_X18Y21 VBRK 0
	)
	(tile 103 49 INT_X19Y21 INT 1
		(primitive_site TIEOFF_X21Y21 TIEOFF internal 2)
	)
	(tile 103 50 INT_INTERFACE_X19Y21 INT_INTERFACE 0
	)
	(tile 103 51 NULL_X51Y23 NULL 0
	)
	(tile 103 52 INT_X20Y21 INT 1
		(primitive_site TIEOFF_X23Y21 TIEOFF internal 2)
	)
	(tile 103 53 CLBLM_X20Y21 CLBLM 2
		(primitive_site SLICE_X28Y21 SLICEM internal 50)
		(primitive_site SLICE_X29Y21 SLICEL internal 45)
	)
	(tile 103 54 INT_X21Y21 INT 1
		(primitive_site TIEOFF_X24Y21 TIEOFF internal 2)
	)
	(tile 103 55 CLBLM_X21Y21 CLBLM 2
		(primitive_site SLICE_X30Y21 SLICEM internal 50)
		(primitive_site SLICE_X31Y21 SLICEL internal 45)
	)
	(tile 103 56 INT_X22Y21 INT 1
		(primitive_site TIEOFF_X25Y21 TIEOFF internal 2)
	)
	(tile 103 57 INT_INTERFACE_X22Y21 INT_INTERFACE 0
	)
	(tile 103 58 NULL_X58Y23 NULL 0
	)
	(tile 103 59 INT_X23Y21 INT 1
		(primitive_site TIEOFF_X26Y21 TIEOFF internal 2)
	)
	(tile 103 60 CLBLM_X23Y21 CLBLM 2
		(primitive_site SLICE_X32Y21 SLICEM internal 50)
		(primitive_site SLICE_X33Y21 SLICEL internal 45)
	)
	(tile 103 61 INT_X24Y21 INT 1
		(primitive_site TIEOFF_X27Y21 TIEOFF internal 2)
	)
	(tile 103 62 CLBLL_X24Y21 CLBLL 2
		(primitive_site SLICE_X34Y21 SLICEL internal 45)
		(primitive_site SLICE_X35Y21 SLICEL internal 45)
	)
	(tile 103 63 VBRK_X24Y21 VBRK 0
	)
	(tile 103 64 NULL_X64Y23 NULL 0
	)
	(tile 103 65 NULL_X65Y23 NULL 0
	)
	(tile 103 66 INT_X25Y21 INT 1
		(primitive_site TIEOFF_X28Y21 TIEOFF internal 2)
	)
	(tile 103 67 IOI_L_INT_INTERFACE_X25Y21 IOI_L_INT_INTERFACE 0
	)
	(tile 103 68 VBRK_X25Y21 VBRK 0
	)
	(tile 103 69 INT_X26Y21 INT 1
		(primitive_site TIEOFF_X29Y21 TIEOFF internal 2)
	)
	(tile 103 70 CLBLM_X26Y21 CLBLM 2
		(primitive_site SLICE_X36Y21 SLICEM internal 50)
		(primitive_site SLICE_X37Y21 SLICEL internal 45)
	)
	(tile 103 71 INT_X27Y21 INT 1
		(primitive_site TIEOFF_X30Y21 TIEOFF internal 2)
	)
	(tile 103 72 CLBLL_X27Y21 CLBLL 2
		(primitive_site SLICE_X38Y21 SLICEL internal 45)
		(primitive_site SLICE_X39Y21 SLICEL internal 45)
	)
	(tile 103 73 INT_X28Y21 INT 1
		(primitive_site TIEOFF_X31Y21 TIEOFF internal 2)
	)
	(tile 103 74 CLBLM_X28Y21 CLBLM 2
		(primitive_site SLICE_X40Y21 SLICEM internal 50)
		(primitive_site SLICE_X41Y21 SLICEL internal 45)
	)
	(tile 103 75 INT_X29Y21 INT 1
		(primitive_site TIEOFF_X32Y21 TIEOFF internal 2)
	)
	(tile 103 76 CLBLL_X29Y21 CLBLL 2
		(primitive_site SLICE_X42Y21 SLICEL internal 45)
		(primitive_site SLICE_X43Y21 SLICEL internal 45)
	)
	(tile 103 77 VBRK_X29Y21 VBRK 0
	)
	(tile 103 78 CENTER_SPACE2_X78Y23 CENTER_SPACE2 0
	)
	(tile 103 79 CENTER_SPACE1_X79Y23 CENTER_SPACE1 0
	)
	(tile 103 80 CENTER_SPACE2_X80Y23 CENTER_SPACE2 0
	)
	(tile 103 81 CENTER_SPACE1_X81Y23 CENTER_SPACE1 0
	)
	(tile 103 82 CENTER_SPACE2_X82Y23 CENTER_SPACE2 0
	)
	(tile 103 83 CENTER_SPACE1_X83Y23 CENTER_SPACE1 0
	)
	(tile 103 84 CENTER_SPACE2_X84Y23 CENTER_SPACE2 0
	)
	(tile 103 85 CENTER_SPACE1_X85Y23 CENTER_SPACE1 0
	)
	(tile 103 86 CENTER_SPACE2_X86Y23 CENTER_SPACE2 0
	)
	(tile 103 87 CENTER_SPACE1_X87Y23 CENTER_SPACE1 0
	)
	(tile 103 88 CENTER_SPACE2_X88Y23 CENTER_SPACE2 0
	)
	(tile 103 89 NULL_X89Y23 NULL 0
	)
	(tile 103 90 VFRAME_X89Y23 VFRAME 0
	)
	(tile 103 91 INT_X36Y21 INT 1
		(primitive_site TIEOFF_X39Y21 TIEOFF internal 2)
	)
	(tile 103 92 INT_INTERFACE_X36Y21 INT_INTERFACE 0
	)
	(tile 103 93 NULL_X93Y23 NULL 0
	)
	(tile 103 94 INT_X37Y21 INT 1
		(primitive_site TIEOFF_X40Y21 TIEOFF internal 2)
	)
	(tile 103 95 CLBLM_X37Y21 CLBLM 2
		(primitive_site SLICE_X56Y21 SLICEM internal 50)
		(primitive_site SLICE_X57Y21 SLICEL internal 45)
	)
	(tile 103 96 INT_X38Y21 INT 1
		(primitive_site TIEOFF_X41Y21 TIEOFF internal 2)
	)
	(tile 103 97 CLBLL_X38Y21 CLBLL 2
		(primitive_site SLICE_X58Y21 SLICEL internal 45)
		(primitive_site SLICE_X59Y21 SLICEL internal 45)
	)
	(tile 103 98 INT_X39Y21 INT 1
		(primitive_site TIEOFF_X42Y21 TIEOFF internal 2)
	)
	(tile 103 99 CLBLM_X39Y21 CLBLM 2
		(primitive_site SLICE_X60Y21 SLICEM internal 50)
		(primitive_site SLICE_X61Y21 SLICEL internal 45)
	)
	(tile 103 100 INT_X40Y21 INT 1
		(primitive_site TIEOFF_X43Y21 TIEOFF internal 2)
	)
	(tile 103 101 CLBLL_X40Y21 CLBLL 2
		(primitive_site SLICE_X62Y21 SLICEL internal 45)
		(primitive_site SLICE_X63Y21 SLICEL internal 45)
	)
	(tile 103 102 VBRK_X40Y21 VBRK 0
	)
	(tile 103 103 INT_X41Y21 INT 1
		(primitive_site TIEOFF_X44Y21 TIEOFF internal 2)
	)
	(tile 103 104 INT_INTERFACE_X41Y21 INT_INTERFACE 0
	)
	(tile 103 105 NULL_X105Y23 NULL 0
	)
	(tile 103 106 NULL_X106Y23 NULL 0
	)
	(tile 103 107 VBRK_X106Y23 VBRK 0
	)
	(tile 103 108 INT_X42Y21 INT 1
		(primitive_site TIEOFF_X45Y21 TIEOFF internal 2)
	)
	(tile 103 109 CLBLM_X42Y21 CLBLM 2
		(primitive_site SLICE_X64Y21 SLICEM internal 50)
		(primitive_site SLICE_X65Y21 SLICEL internal 45)
	)
	(tile 103 110 INT_X43Y21 INT 1
		(primitive_site TIEOFF_X46Y21 TIEOFF internal 2)
	)
	(tile 103 111 CLBLL_X43Y21 CLBLL 2
		(primitive_site SLICE_X66Y21 SLICEL internal 45)
		(primitive_site SLICE_X67Y21 SLICEL internal 45)
	)
	(tile 103 112 INT_X44Y21 INT 1
		(primitive_site TIEOFF_X47Y21 TIEOFF internal 2)
	)
	(tile 103 113 INT_INTERFACE_X44Y21 INT_INTERFACE 0
	)
	(tile 103 114 NULL_X114Y23 NULL 0
	)
	(tile 103 115 INT_X45Y21 INT 1
		(primitive_site TIEOFF_X48Y21 TIEOFF internal 2)
	)
	(tile 103 116 CLBLM_X45Y21 CLBLM 2
		(primitive_site SLICE_X68Y21 SLICEM internal 50)
		(primitive_site SLICE_X69Y21 SLICEL internal 45)
	)
	(tile 103 117 INT_X46Y21 INT 1
		(primitive_site TIEOFF_X49Y21 TIEOFF internal 2)
	)
	(tile 103 118 CLBLM_X46Y21 CLBLM 2
		(primitive_site SLICE_X70Y21 SLICEM internal 50)
		(primitive_site SLICE_X71Y21 SLICEL internal 45)
	)
	(tile 103 119 INT_X47Y21 INT 1
		(primitive_site TIEOFF_X50Y21 TIEOFF internal 2)
	)
	(tile 103 120 INT_INTERFACE_X47Y21 INT_INTERFACE 0
	)
	(tile 103 121 NULL_X121Y23 NULL 0
	)
	(tile 103 122 VBRK_X47Y21 VBRK 0
	)
	(tile 103 123 INT_X48Y21 INT 1
		(primitive_site TIEOFF_X52Y21 TIEOFF internal 2)
	)
	(tile 103 124 CLBLM_X48Y21 CLBLM 2
		(primitive_site SLICE_X72Y21 SLICEM internal 50)
		(primitive_site SLICE_X73Y21 SLICEL internal 45)
	)
	(tile 103 125 INT_X49Y21 INT 1
		(primitive_site TIEOFF_X53Y21 TIEOFF internal 2)
	)
	(tile 103 126 CLBLM_X49Y21 CLBLM 2
		(primitive_site SLICE_X74Y21 SLICEM internal 50)
		(primitive_site SLICE_X75Y21 SLICEL internal 45)
	)
	(tile 103 127 INT_X50Y21 INT 1
		(primitive_site TIEOFF_X54Y21 TIEOFF internal 2)
	)
	(tile 103 128 INT_INTERFACE_X50Y21 INT_INTERFACE 0
	)
	(tile 103 129 NULL_X129Y23 NULL 0
	)
	(tile 103 130 INT_X51Y21 INT 1
		(primitive_site TIEOFF_X55Y21 TIEOFF internal 2)
	)
	(tile 103 131 CLBLM_X51Y21 CLBLM 2
		(primitive_site SLICE_X76Y21 SLICEM internal 50)
		(primitive_site SLICE_X77Y21 SLICEL internal 45)
	)
	(tile 103 132 INT_X52Y21 INT 1
		(primitive_site TIEOFF_X56Y21 TIEOFF internal 2)
	)
	(tile 103 133 CLBLM_X52Y21 CLBLM 2
		(primitive_site SLICE_X78Y21 SLICEM internal 50)
		(primitive_site SLICE_X79Y21 SLICEL internal 45)
	)
	(tile 103 134 INT_X53Y21 INT 1
		(primitive_site TIEOFF_X57Y21 TIEOFF internal 2)
	)
	(tile 103 135 INT_INTERFACE_X53Y21 INT_INTERFACE 0
	)
	(tile 103 136 NULL_X136Y23 NULL 0
	)
	(tile 103 137 VBRK_X53Y21 VBRK 0
	)
	(tile 103 138 INT_X54Y21 INT 1
		(primitive_site TIEOFF_X59Y21 TIEOFF internal 2)
	)
	(tile 103 139 CLBLM_X54Y21 CLBLM 2
		(primitive_site SLICE_X80Y21 SLICEM internal 50)
		(primitive_site SLICE_X81Y21 SLICEL internal 45)
	)
	(tile 103 140 INT_X55Y21 INT 1
		(primitive_site TIEOFF_X60Y21 TIEOFF internal 2)
	)
	(tile 103 141 CLBLM_X55Y21 CLBLM 2
		(primitive_site SLICE_X82Y21 SLICEM internal 50)
		(primitive_site SLICE_X83Y21 SLICEL internal 45)
	)
	(tile 103 142 INT_X56Y21 INT 1
		(primitive_site TIEOFF_X61Y21 TIEOFF internal 2)
	)
	(tile 103 143 CLBLM_X56Y21 CLBLM 2
		(primitive_site SLICE_X84Y21 SLICEM internal 50)
		(primitive_site SLICE_X85Y21 SLICEL internal 45)
	)
	(tile 103 144 INT_X57Y21 INT 1
		(primitive_site TIEOFF_X62Y21 TIEOFF internal 2)
	)
	(tile 103 145 CLBLM_X57Y21 CLBLM 2
		(primitive_site SLICE_X86Y21 SLICEM internal 50)
		(primitive_site SLICE_X87Y21 SLICEL internal 45)
	)
	(tile 103 146 INT_X58Y21 INT 1
		(primitive_site TIEOFF_X63Y21 TIEOFF internal 2)
	)
	(tile 103 147 INT_INTERFACE_X58Y21 INT_INTERFACE 0
	)
	(tile 103 148 NULL_X148Y23 NULL 0
	)
	(tile 103 149 VBRK_X58Y21 VBRK 0
	)
	(tile 103 150 INT_X59Y21 INT 1
		(primitive_site TIEOFF_X65Y21 TIEOFF internal 2)
	)
	(tile 103 151 CLBLM_X59Y21 CLBLM 2
		(primitive_site SLICE_X88Y21 SLICEM internal 50)
		(primitive_site SLICE_X89Y21 SLICEL internal 45)
	)
	(tile 103 152 INT_X60Y21 INT 1
		(primitive_site TIEOFF_X66Y21 TIEOFF internal 2)
	)
	(tile 103 153 CLBLM_X60Y21 CLBLM 2
		(primitive_site SLICE_X90Y21 SLICEM internal 50)
		(primitive_site SLICE_X91Y21 SLICEL internal 45)
	)
	(tile 103 154 INT_X61Y21 INT 1
		(primitive_site TIEOFF_X67Y21 TIEOFF internal 2)
	)
	(tile 103 155 INT_INTERFACE_X61Y21 INT_INTERFACE 0
	)
	(tile 103 156 NULL_X156Y23 NULL 0
	)
	(tile 103 157 INT_X62Y21 INT 1
		(primitive_site TIEOFF_X68Y21 TIEOFF internal 2)
	)
	(tile 103 158 CLBLM_X62Y21 CLBLM 2
		(primitive_site SLICE_X92Y21 SLICEM internal 50)
		(primitive_site SLICE_X93Y21 SLICEL internal 45)
	)
	(tile 103 159 INT_X63Y21 INT 1
		(primitive_site TIEOFF_X69Y21 TIEOFF internal 2)
	)
	(tile 103 160 CLBLL_X63Y21 CLBLL 2
		(primitive_site SLICE_X94Y21 SLICEL internal 45)
		(primitive_site SLICE_X95Y21 SLICEL internal 45)
	)
	(tile 103 161 VBRK_X63Y21 VBRK 0
	)
	(tile 103 162 INT_X64Y21 INT 1
		(primitive_site TIEOFF_X70Y21 TIEOFF internal 2)
	)
	(tile 103 163 CLBLM_X64Y21 CLBLM 2
		(primitive_site SLICE_X96Y21 SLICEM internal 50)
		(primitive_site SLICE_X97Y21 SLICEL internal 45)
	)
	(tile 103 164 INT_X65Y21 INT 1
		(primitive_site TIEOFF_X71Y21 TIEOFF internal 2)
	)
	(tile 103 165 CLBLL_X65Y21 CLBLL 2
		(primitive_site SLICE_X98Y21 SLICEL internal 45)
		(primitive_site SLICE_X99Y21 SLICEL internal 45)
	)
	(tile 103 166 INT_X66Y21 INT 1
		(primitive_site TIEOFF_X72Y21 TIEOFF internal 2)
	)
	(tile 103 167 CLBLL_X66Y21 CLBLL 2
		(primitive_site SLICE_X100Y21 SLICEL internal 45)
		(primitive_site SLICE_X101Y21 SLICEL internal 45)
	)
	(tile 103 168 INT_X67Y21 INT 1
		(primitive_site TIEOFF_X73Y21 TIEOFF internal 2)
	)
	(tile 103 169 CLBLM_X67Y21 CLBLM 2
		(primitive_site SLICE_X102Y21 SLICEM internal 50)
		(primitive_site SLICE_X103Y21 SLICEL internal 45)
	)
	(tile 103 170 INT_X68Y21 INT 1
		(primitive_site TIEOFF_X74Y21 TIEOFF internal 2)
	)
	(tile 103 171 CLBLL_X68Y21 CLBLL 2
		(primitive_site SLICE_X104Y21 SLICEL internal 45)
		(primitive_site SLICE_X105Y21 SLICEL internal 45)
	)
	(tile 103 172 INT_X69Y21 INT 1
		(primitive_site TIEOFF_X75Y21 TIEOFF internal 2)
	)
	(tile 103 173 INT_INTERFACE_X69Y21 INT_INTERFACE 0
	)
	(tile 103 174 NULL_X174Y23 NULL 0
	)
	(tile 103 175 INT_X70Y21 INT 1
		(primitive_site TIEOFF_X76Y21 TIEOFF internal 2)
	)
	(tile 103 176 GTX_INT_INTERFACE_X70Y21 GTX_INT_INTERFACE 0
	)
	(tile 103 177 R_TERM_INT_X70Y21 R_TERM_INT 0
	)
	(tile 103 178 NULL_X178Y23 NULL 0
	)
	(tile 104 0 LIOB_X0Y20 LIOB 2
		(primitive_site P20 IOBS bonded 13)
		(primitive_site P19 IOBM bonded 13)
	)
	(tile 104 1 LIOI_X0Y20 LIOI 6
		(primitive_site IODELAY_X0Y20 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y20 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y21 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y21 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y21 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y20 OLOGICE1 internal 32)
	)
	(tile 104 2 L_TERM_INT_X0Y20 L_TERM_INT 0
	)
	(tile 104 3 INT_X0Y20 INT 1
		(primitive_site TIEOFF_X0Y20 TIEOFF internal 2)
	)
	(tile 104 4 IOI_L_INT_INTERFACE_X0Y20 IOI_L_INT_INTERFACE 0
	)
	(tile 104 5 VBRK_X0Y20 VBRK 0
	)
	(tile 104 6 INT_X1Y20 INT 1
		(primitive_site TIEOFF_X1Y20 TIEOFF internal 2)
	)
	(tile 104 7 CLBLM_X1Y20 CLBLM 2
		(primitive_site SLICE_X0Y20 SLICEM internal 50)
		(primitive_site SLICE_X1Y20 SLICEL internal 45)
	)
	(tile 104 8 INT_X2Y20 INT 1
		(primitive_site TIEOFF_X2Y20 TIEOFF internal 2)
	)
	(tile 104 9 CLBLL_X2Y20 CLBLL 2
		(primitive_site SLICE_X2Y20 SLICEL internal 45)
		(primitive_site SLICE_X3Y20 SLICEL internal 45)
	)
	(tile 104 10 INT_X3Y20 INT 1
		(primitive_site TIEOFF_X3Y20 TIEOFF internal 2)
	)
	(tile 104 11 CLBLM_X3Y20 CLBLM 2
		(primitive_site SLICE_X4Y20 SLICEM internal 50)
		(primitive_site SLICE_X5Y20 SLICEL internal 45)
	)
	(tile 104 12 INT_X4Y20 INT 1
		(primitive_site TIEOFF_X4Y20 TIEOFF internal 2)
	)
	(tile 104 13 CLBLL_X4Y20 CLBLL 2
		(primitive_site SLICE_X6Y20 SLICEL internal 45)
		(primitive_site SLICE_X7Y20 SLICEL internal 45)
	)
	(tile 104 14 INT_X5Y20 INT 1
		(primitive_site TIEOFF_X5Y20 TIEOFF internal 2)
	)
	(tile 104 15 INT_INTERFACE_X5Y20 INT_INTERFACE 0
	)
	(tile 104 16 BRAM_X5Y20 BRAM 3
		(primitive_site RAMB18_X0Y8 FIFO18E1 internal 158)
		(primitive_site RAMB18_X0Y9 RAMB18E1 internal 158)
		(primitive_site RAMB36_X0Y4 RAMBFIFO36E1 internal 356)
	)
	(tile 104 17 INT_X6Y20 INT 1
		(primitive_site TIEOFF_X6Y20 TIEOFF internal 2)
	)
	(tile 104 18 CLBLM_X6Y20 CLBLM 2
		(primitive_site SLICE_X8Y20 SLICEM internal 50)
		(primitive_site SLICE_X9Y20 SLICEL internal 45)
	)
	(tile 104 19 INT_X7Y20 INT 1
		(primitive_site TIEOFF_X7Y20 TIEOFF internal 2)
	)
	(tile 104 20 CLBLM_X7Y20 CLBLM 2
		(primitive_site SLICE_X10Y20 SLICEM internal 50)
		(primitive_site SLICE_X11Y20 SLICEL internal 45)
	)
	(tile 104 21 VBRK_X7Y20 VBRK 0
	)
	(tile 104 22 INT_X8Y20 INT 1
		(primitive_site TIEOFF_X8Y20 TIEOFF internal 2)
	)
	(tile 104 23 INT_INTERFACE_X8Y20 INT_INTERFACE 0
	)
	(tile 104 24 DSP_X8Y20 DSP 3
		(primitive_site DSP48_X0Y8 DSP48E1 internal 417)
		(primitive_site DSP48_X0Y9 DSP48E1 internal 417)
		(primitive_site TIEOFF_X9Y20 TIEOFF internal 2)
	)
	(tile 104 25 INT_X9Y20 INT 1
		(primitive_site TIEOFF_X10Y20 TIEOFF internal 2)
	)
	(tile 104 26 CLBLM_X9Y20 CLBLM 2
		(primitive_site SLICE_X12Y20 SLICEM internal 50)
		(primitive_site SLICE_X13Y20 SLICEL internal 45)
	)
	(tile 104 27 INT_X10Y20 INT 1
		(primitive_site TIEOFF_X11Y20 TIEOFF internal 2)
	)
	(tile 104 28 CLBLM_X10Y20 CLBLM 2
		(primitive_site SLICE_X14Y20 SLICEM internal 50)
		(primitive_site SLICE_X15Y20 SLICEL internal 45)
	)
	(tile 104 29 INT_X11Y20 INT 1
		(primitive_site TIEOFF_X12Y20 TIEOFF internal 2)
	)
	(tile 104 30 CLBLM_X11Y20 CLBLM 2
		(primitive_site SLICE_X16Y20 SLICEM internal 50)
		(primitive_site SLICE_X17Y20 SLICEL internal 45)
	)
	(tile 104 31 INT_X12Y20 INT 1
		(primitive_site TIEOFF_X13Y20 TIEOFF internal 2)
	)
	(tile 104 32 CLBLM_X12Y20 CLBLM 2
		(primitive_site SLICE_X18Y20 SLICEM internal 50)
		(primitive_site SLICE_X19Y20 SLICEL internal 45)
	)
	(tile 104 33 VBRK_X12Y20 VBRK 0
	)
	(tile 104 34 INT_X13Y20 INT 1
		(primitive_site TIEOFF_X14Y20 TIEOFF internal 2)
	)
	(tile 104 35 INT_INTERFACE_X13Y20 INT_INTERFACE 0
	)
	(tile 104 36 DSP_X13Y20 DSP 3
		(primitive_site DSP48_X1Y8 DSP48E1 internal 417)
		(primitive_site DSP48_X1Y9 DSP48E1 internal 417)
		(primitive_site TIEOFF_X15Y20 TIEOFF internal 2)
	)
	(tile 104 37 INT_X14Y20 INT 1
		(primitive_site TIEOFF_X16Y20 TIEOFF internal 2)
	)
	(tile 104 38 CLBLM_X14Y20 CLBLM 2
		(primitive_site SLICE_X20Y20 SLICEM internal 50)
		(primitive_site SLICE_X21Y20 SLICEL internal 45)
	)
	(tile 104 39 INT_X15Y20 INT 1
		(primitive_site TIEOFF_X17Y20 TIEOFF internal 2)
	)
	(tile 104 40 CLBLM_X15Y20 CLBLM 2
		(primitive_site SLICE_X22Y20 SLICEM internal 50)
		(primitive_site SLICE_X23Y20 SLICEL internal 45)
	)
	(tile 104 41 INT_X16Y20 INT 1
		(primitive_site TIEOFF_X18Y20 TIEOFF internal 2)
	)
	(tile 104 42 INT_INTERFACE_X16Y20 INT_INTERFACE 0
	)
	(tile 104 43 BRAM_X16Y20 BRAM 3
		(primitive_site RAMB18_X1Y8 FIFO18E1 internal 158)
		(primitive_site RAMB18_X1Y9 RAMB18E1 internal 158)
		(primitive_site RAMB36_X1Y4 RAMBFIFO36E1 internal 356)
	)
	(tile 104 44 INT_X17Y20 INT 1
		(primitive_site TIEOFF_X19Y20 TIEOFF internal 2)
	)
	(tile 104 45 CLBLM_X17Y20 CLBLM 2
		(primitive_site SLICE_X24Y20 SLICEM internal 50)
		(primitive_site SLICE_X25Y20 SLICEL internal 45)
	)
	(tile 104 46 INT_X18Y20 INT 1
		(primitive_site TIEOFF_X20Y20 TIEOFF internal 2)
	)
	(tile 104 47 CLBLM_X18Y20 CLBLM 2
		(primitive_site SLICE_X26Y20 SLICEM internal 50)
		(primitive_site SLICE_X27Y20 SLICEL internal 45)
	)
	(tile 104 48 VBRK_X18Y20 VBRK 0
	)
	(tile 104 49 INT_X19Y20 INT 1
		(primitive_site TIEOFF_X21Y20 TIEOFF internal 2)
	)
	(tile 104 50 INT_INTERFACE_X19Y20 INT_INTERFACE 0
	)
	(tile 104 51 DSP_X19Y20 DSP 3
		(primitive_site DSP48_X2Y8 DSP48E1 internal 417)
		(primitive_site DSP48_X2Y9 DSP48E1 internal 417)
		(primitive_site TIEOFF_X22Y20 TIEOFF internal 2)
	)
	(tile 104 52 INT_X20Y20 INT 1
		(primitive_site TIEOFF_X23Y20 TIEOFF internal 2)
	)
	(tile 104 53 CLBLM_X20Y20 CLBLM 2
		(primitive_site SLICE_X28Y20 SLICEM internal 50)
		(primitive_site SLICE_X29Y20 SLICEL internal 45)
	)
	(tile 104 54 INT_X21Y20 INT 1
		(primitive_site TIEOFF_X24Y20 TIEOFF internal 2)
	)
	(tile 104 55 CLBLM_X21Y20 CLBLM 2
		(primitive_site SLICE_X30Y20 SLICEM internal 50)
		(primitive_site SLICE_X31Y20 SLICEL internal 45)
	)
	(tile 104 56 INT_X22Y20 INT 1
		(primitive_site TIEOFF_X25Y20 TIEOFF internal 2)
	)
	(tile 104 57 INT_INTERFACE_X22Y20 INT_INTERFACE 0
	)
	(tile 104 58 BRAM_X22Y20 BRAM 3
		(primitive_site RAMB18_X2Y8 FIFO18E1 internal 158)
		(primitive_site RAMB18_X2Y9 RAMB18E1 internal 158)
		(primitive_site RAMB36_X2Y4 RAMBFIFO36E1 internal 356)
	)
	(tile 104 59 INT_X23Y20 INT 1
		(primitive_site TIEOFF_X26Y20 TIEOFF internal 2)
	)
	(tile 104 60 CLBLM_X23Y20 CLBLM 2
		(primitive_site SLICE_X32Y20 SLICEM internal 50)
		(primitive_site SLICE_X33Y20 SLICEL internal 45)
	)
	(tile 104 61 INT_X24Y20 INT 1
		(primitive_site TIEOFF_X27Y20 TIEOFF internal 2)
	)
	(tile 104 62 CLBLL_X24Y20 CLBLL 2
		(primitive_site SLICE_X34Y20 SLICEL internal 45)
		(primitive_site SLICE_X35Y20 SLICEL internal 45)
	)
	(tile 104 63 VBRK_X24Y20 VBRK 0
	)
	(tile 104 64 LIOB_FT_X25Y20 LIOB_FT 2
		(primitive_site AB19 IOBS bonded 13)
		(primitive_site AA19 IOBM bonded 13)
	)
	(tile 104 65 LIOI_X25Y20 LIOI 6
		(primitive_site IODELAY_X1Y20 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y20 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y21 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y21 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y21 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y20 OLOGICE1 internal 32)
	)
	(tile 104 66 INT_X25Y20 INT 1
		(primitive_site TIEOFF_X28Y20 TIEOFF internal 2)
	)
	(tile 104 67 IOI_L_INT_INTERFACE_X25Y20 IOI_L_INT_INTERFACE 0
	)
	(tile 104 68 VBRK_X25Y20 VBRK 0
	)
	(tile 104 69 INT_X26Y20 INT 1
		(primitive_site TIEOFF_X29Y20 TIEOFF internal 2)
	)
	(tile 104 70 CLBLM_X26Y20 CLBLM 2
		(primitive_site SLICE_X36Y20 SLICEM internal 50)
		(primitive_site SLICE_X37Y20 SLICEL internal 45)
	)
	(tile 104 71 INT_X27Y20 INT 1
		(primitive_site TIEOFF_X30Y20 TIEOFF internal 2)
	)
	(tile 104 72 CLBLL_X27Y20 CLBLL 2
		(primitive_site SLICE_X38Y20 SLICEL internal 45)
		(primitive_site SLICE_X39Y20 SLICEL internal 45)
	)
	(tile 104 73 INT_X28Y20 INT 1
		(primitive_site TIEOFF_X31Y20 TIEOFF internal 2)
	)
	(tile 104 74 CLBLM_X28Y20 CLBLM 2
		(primitive_site SLICE_X40Y20 SLICEM internal 50)
		(primitive_site SLICE_X41Y20 SLICEL internal 45)
	)
	(tile 104 75 INT_X29Y20 INT 1
		(primitive_site TIEOFF_X32Y20 TIEOFF internal 2)
	)
	(tile 104 76 CLBLL_X29Y20 CLBLL 2
		(primitive_site SLICE_X42Y20 SLICEL internal 45)
		(primitive_site SLICE_X43Y20 SLICEL internal 45)
	)
	(tile 104 77 VBRK_X29Y20 VBRK 0
	)
	(tile 104 78 CENTER_SPACE2_X78Y22 CENTER_SPACE2 0
	)
	(tile 104 79 CENTER_SPACE1_X79Y22 CENTER_SPACE1 0
	)
	(tile 104 80 CENTER_SPACE2_X80Y22 CENTER_SPACE2 0
	)
	(tile 104 81 CENTER_SPACE1_X81Y22 CENTER_SPACE1 0
	)
	(tile 104 82 CENTER_SPACE2_X82Y22 CENTER_SPACE2 0
	)
	(tile 104 83 CENTER_SPACE1_X83Y22 CENTER_SPACE1 0
	)
	(tile 104 84 CENTER_SPACE2_X84Y22 CENTER_SPACE2 0
	)
	(tile 104 85 CENTER_SPACE1_X85Y22 CENTER_SPACE1 0
	)
	(tile 104 86 CENTER_SPACE2_X86Y22 CENTER_SPACE2 0
	)
	(tile 104 87 CENTER_SPACE1_X87Y22 CENTER_SPACE1 0
	)
	(tile 104 88 CENTER_SPACE2_X88Y22 CENTER_SPACE2 0
	)
	(tile 104 89 NULL_X89Y22 NULL 0
	)
	(tile 104 90 VFRAME_X89Y22 VFRAME 0
	)
	(tile 104 91 INT_X36Y20 INT 1
		(primitive_site TIEOFF_X39Y20 TIEOFF internal 2)
	)
	(tile 104 92 INT_INTERFACE_X36Y20 INT_INTERFACE 0
	)
	(tile 104 93 NULL_X93Y22 NULL 0
	)
	(tile 104 94 INT_X37Y20 INT 1
		(primitive_site TIEOFF_X40Y20 TIEOFF internal 2)
	)
	(tile 104 95 CLBLM_X37Y20 CLBLM 2
		(primitive_site SLICE_X56Y20 SLICEM internal 50)
		(primitive_site SLICE_X57Y20 SLICEL internal 45)
	)
	(tile 104 96 INT_X38Y20 INT 1
		(primitive_site TIEOFF_X41Y20 TIEOFF internal 2)
	)
	(tile 104 97 CLBLL_X38Y20 CLBLL 2
		(primitive_site SLICE_X58Y20 SLICEL internal 45)
		(primitive_site SLICE_X59Y20 SLICEL internal 45)
	)
	(tile 104 98 INT_X39Y20 INT 1
		(primitive_site TIEOFF_X42Y20 TIEOFF internal 2)
	)
	(tile 104 99 CLBLM_X39Y20 CLBLM 2
		(primitive_site SLICE_X60Y20 SLICEM internal 50)
		(primitive_site SLICE_X61Y20 SLICEL internal 45)
	)
	(tile 104 100 INT_X40Y20 INT 1
		(primitive_site TIEOFF_X43Y20 TIEOFF internal 2)
	)
	(tile 104 101 CLBLL_X40Y20 CLBLL 2
		(primitive_site SLICE_X62Y20 SLICEL internal 45)
		(primitive_site SLICE_X63Y20 SLICEL internal 45)
	)
	(tile 104 102 VBRK_X40Y20 VBRK 0
	)
	(tile 104 103 INT_X41Y20 INT 1
		(primitive_site TIEOFF_X44Y20 TIEOFF internal 2)
	)
	(tile 104 104 INT_INTERFACE_X41Y20 INT_INTERFACE 0
	)
	(tile 104 105 RIOI_X41Y20 RIOI 6
		(primitive_site OLOGIC_X2Y20 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y20 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y20 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y21 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y21 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y21 ILOGICE1 internal 28)
	)
	(tile 104 106 RIOB_X41Y20 RIOB 2
		(primitive_site AA8 IOBS bonded 13)
		(primitive_site AA7 IOBM bonded 13)
	)
	(tile 104 107 VBRK_X41Y20 VBRK 0
	)
	(tile 104 108 INT_X42Y20 INT 1
		(primitive_site TIEOFF_X45Y20 TIEOFF internal 2)
	)
	(tile 104 109 CLBLM_X42Y20 CLBLM 2
		(primitive_site SLICE_X64Y20 SLICEM internal 50)
		(primitive_site SLICE_X65Y20 SLICEL internal 45)
	)
	(tile 104 110 INT_X43Y20 INT 1
		(primitive_site TIEOFF_X46Y20 TIEOFF internal 2)
	)
	(tile 104 111 CLBLL_X43Y20 CLBLL 2
		(primitive_site SLICE_X66Y20 SLICEL internal 45)
		(primitive_site SLICE_X67Y20 SLICEL internal 45)
	)
	(tile 104 112 INT_X44Y20 INT 1
		(primitive_site TIEOFF_X47Y20 TIEOFF internal 2)
	)
	(tile 104 113 INT_INTERFACE_X44Y20 INT_INTERFACE 0
	)
	(tile 104 114 BRAM_X44Y20 BRAM 3
		(primitive_site RAMB18_X3Y8 FIFO18E1 internal 158)
		(primitive_site RAMB18_X3Y9 RAMB18E1 internal 158)
		(primitive_site RAMB36_X3Y4 RAMBFIFO36E1 internal 356)
	)
	(tile 104 115 INT_X45Y20 INT 1
		(primitive_site TIEOFF_X48Y20 TIEOFF internal 2)
	)
	(tile 104 116 CLBLM_X45Y20 CLBLM 2
		(primitive_site SLICE_X68Y20 SLICEM internal 50)
		(primitive_site SLICE_X69Y20 SLICEL internal 45)
	)
	(tile 104 117 INT_X46Y20 INT 1
		(primitive_site TIEOFF_X49Y20 TIEOFF internal 2)
	)
	(tile 104 118 CLBLM_X46Y20 CLBLM 2
		(primitive_site SLICE_X70Y20 SLICEM internal 50)
		(primitive_site SLICE_X71Y20 SLICEL internal 45)
	)
	(tile 104 119 INT_X47Y20 INT 1
		(primitive_site TIEOFF_X50Y20 TIEOFF internal 2)
	)
	(tile 104 120 INT_INTERFACE_X47Y20 INT_INTERFACE 0
	)
	(tile 104 121 DSP_X47Y20 DSP 3
		(primitive_site DSP48_X3Y8 DSP48E1 internal 417)
		(primitive_site DSP48_X3Y9 DSP48E1 internal 417)
		(primitive_site TIEOFF_X51Y20 TIEOFF internal 2)
	)
	(tile 104 122 VBRK_X47Y20 VBRK 0
	)
	(tile 104 123 INT_X48Y20 INT 1
		(primitive_site TIEOFF_X52Y20 TIEOFF internal 2)
	)
	(tile 104 124 CLBLM_X48Y20 CLBLM 2
		(primitive_site SLICE_X72Y20 SLICEM internal 50)
		(primitive_site SLICE_X73Y20 SLICEL internal 45)
	)
	(tile 104 125 INT_X49Y20 INT 1
		(primitive_site TIEOFF_X53Y20 TIEOFF internal 2)
	)
	(tile 104 126 CLBLM_X49Y20 CLBLM 2
		(primitive_site SLICE_X74Y20 SLICEM internal 50)
		(primitive_site SLICE_X75Y20 SLICEL internal 45)
	)
	(tile 104 127 INT_X50Y20 INT 1
		(primitive_site TIEOFF_X54Y20 TIEOFF internal 2)
	)
	(tile 104 128 INT_INTERFACE_X50Y20 INT_INTERFACE 0
	)
	(tile 104 129 BRAM_X50Y20 BRAM 3
		(primitive_site RAMB18_X4Y8 FIFO18E1 internal 158)
		(primitive_site RAMB18_X4Y9 RAMB18E1 internal 158)
		(primitive_site RAMB36_X4Y4 RAMBFIFO36E1 internal 356)
	)
	(tile 104 130 INT_X51Y20 INT 1
		(primitive_site TIEOFF_X55Y20 TIEOFF internal 2)
	)
	(tile 104 131 CLBLM_X51Y20 CLBLM 2
		(primitive_site SLICE_X76Y20 SLICEM internal 50)
		(primitive_site SLICE_X77Y20 SLICEL internal 45)
	)
	(tile 104 132 INT_X52Y20 INT 1
		(primitive_site TIEOFF_X56Y20 TIEOFF internal 2)
	)
	(tile 104 133 CLBLM_X52Y20 CLBLM 2
		(primitive_site SLICE_X78Y20 SLICEM internal 50)
		(primitive_site SLICE_X79Y20 SLICEL internal 45)
	)
	(tile 104 134 INT_X53Y20 INT 1
		(primitive_site TIEOFF_X57Y20 TIEOFF internal 2)
	)
	(tile 104 135 INT_INTERFACE_X53Y20 INT_INTERFACE 0
	)
	(tile 104 136 DSP_X53Y20 DSP 3
		(primitive_site DSP48_X4Y8 DSP48E1 internal 417)
		(primitive_site DSP48_X4Y9 DSP48E1 internal 417)
		(primitive_site TIEOFF_X58Y20 TIEOFF internal 2)
	)
	(tile 104 137 VBRK_X53Y20 VBRK 0
	)
	(tile 104 138 INT_X54Y20 INT 1
		(primitive_site TIEOFF_X59Y20 TIEOFF internal 2)
	)
	(tile 104 139 CLBLM_X54Y20 CLBLM 2
		(primitive_site SLICE_X80Y20 SLICEM internal 50)
		(primitive_site SLICE_X81Y20 SLICEL internal 45)
	)
	(tile 104 140 INT_X55Y20 INT 1
		(primitive_site TIEOFF_X60Y20 TIEOFF internal 2)
	)
	(tile 104 141 CLBLM_X55Y20 CLBLM 2
		(primitive_site SLICE_X82Y20 SLICEM internal 50)
		(primitive_site SLICE_X83Y20 SLICEL internal 45)
	)
	(tile 104 142 INT_X56Y20 INT 1
		(primitive_site TIEOFF_X61Y20 TIEOFF internal 2)
	)
	(tile 104 143 CLBLM_X56Y20 CLBLM 2
		(primitive_site SLICE_X84Y20 SLICEM internal 50)
		(primitive_site SLICE_X85Y20 SLICEL internal 45)
	)
	(tile 104 144 INT_X57Y20 INT 1
		(primitive_site TIEOFF_X62Y20 TIEOFF internal 2)
	)
	(tile 104 145 CLBLM_X57Y20 CLBLM 2
		(primitive_site SLICE_X86Y20 SLICEM internal 50)
		(primitive_site SLICE_X87Y20 SLICEL internal 45)
	)
	(tile 104 146 INT_X58Y20 INT 1
		(primitive_site TIEOFF_X63Y20 TIEOFF internal 2)
	)
	(tile 104 147 INT_INTERFACE_X58Y20 INT_INTERFACE 0
	)
	(tile 104 148 DSP_X58Y20 DSP 3
		(primitive_site DSP48_X5Y8 DSP48E1 internal 417)
		(primitive_site DSP48_X5Y9 DSP48E1 internal 417)
		(primitive_site TIEOFF_X64Y20 TIEOFF internal 2)
	)
	(tile 104 149 VBRK_X58Y20 VBRK 0
	)
	(tile 104 150 INT_X59Y20 INT 1
		(primitive_site TIEOFF_X65Y20 TIEOFF internal 2)
	)
	(tile 104 151 CLBLM_X59Y20 CLBLM 2
		(primitive_site SLICE_X88Y20 SLICEM internal 50)
		(primitive_site SLICE_X89Y20 SLICEL internal 45)
	)
	(tile 104 152 INT_X60Y20 INT 1
		(primitive_site TIEOFF_X66Y20 TIEOFF internal 2)
	)
	(tile 104 153 CLBLM_X60Y20 CLBLM 2
		(primitive_site SLICE_X90Y20 SLICEM internal 50)
		(primitive_site SLICE_X91Y20 SLICEL internal 45)
	)
	(tile 104 154 INT_X61Y20 INT 1
		(primitive_site TIEOFF_X67Y20 TIEOFF internal 2)
	)
	(tile 104 155 INT_INTERFACE_X61Y20 INT_INTERFACE 0
	)
	(tile 104 156 BRAM_X61Y20 BRAM 3
		(primitive_site RAMB18_X5Y8 FIFO18E1 internal 158)
		(primitive_site RAMB18_X5Y9 RAMB18E1 internal 158)
		(primitive_site RAMB36_X5Y4 RAMBFIFO36E1 internal 356)
	)
	(tile 104 157 INT_X62Y20 INT 1
		(primitive_site TIEOFF_X68Y20 TIEOFF internal 2)
	)
	(tile 104 158 CLBLM_X62Y20 CLBLM 2
		(primitive_site SLICE_X92Y20 SLICEM internal 50)
		(primitive_site SLICE_X93Y20 SLICEL internal 45)
	)
	(tile 104 159 INT_X63Y20 INT 1
		(primitive_site TIEOFF_X69Y20 TIEOFF internal 2)
	)
	(tile 104 160 CLBLL_X63Y20 CLBLL 2
		(primitive_site SLICE_X94Y20 SLICEL internal 45)
		(primitive_site SLICE_X95Y20 SLICEL internal 45)
	)
	(tile 104 161 VBRK_X63Y20 VBRK 0
	)
	(tile 104 162 INT_X64Y20 INT 1
		(primitive_site TIEOFF_X70Y20 TIEOFF internal 2)
	)
	(tile 104 163 CLBLM_X64Y20 CLBLM 2
		(primitive_site SLICE_X96Y20 SLICEM internal 50)
		(primitive_site SLICE_X97Y20 SLICEL internal 45)
	)
	(tile 104 164 INT_X65Y20 INT 1
		(primitive_site TIEOFF_X71Y20 TIEOFF internal 2)
	)
	(tile 104 165 CLBLL_X65Y20 CLBLL 2
		(primitive_site SLICE_X98Y20 SLICEL internal 45)
		(primitive_site SLICE_X99Y20 SLICEL internal 45)
	)
	(tile 104 166 INT_X66Y20 INT 1
		(primitive_site TIEOFF_X72Y20 TIEOFF internal 2)
	)
	(tile 104 167 CLBLL_X66Y20 CLBLL 2
		(primitive_site SLICE_X100Y20 SLICEL internal 45)
		(primitive_site SLICE_X101Y20 SLICEL internal 45)
	)
	(tile 104 168 INT_X67Y20 INT 1
		(primitive_site TIEOFF_X73Y20 TIEOFF internal 2)
	)
	(tile 104 169 CLBLM_X67Y20 CLBLM 2
		(primitive_site SLICE_X102Y20 SLICEM internal 50)
		(primitive_site SLICE_X103Y20 SLICEL internal 45)
	)
	(tile 104 170 INT_X68Y20 INT 1
		(primitive_site TIEOFF_X74Y20 TIEOFF internal 2)
	)
	(tile 104 171 CLBLL_X68Y20 CLBLL 2
		(primitive_site SLICE_X104Y20 SLICEL internal 45)
		(primitive_site SLICE_X105Y20 SLICEL internal 45)
	)
	(tile 104 172 INT_X69Y20 INT 1
		(primitive_site TIEOFF_X75Y20 TIEOFF internal 2)
	)
	(tile 104 173 INT_INTERFACE_X69Y20 INT_INTERFACE 0
	)
	(tile 104 174 BRAM_X69Y20 BRAM 3
		(primitive_site RAMB18_X6Y8 FIFO18E1 internal 158)
		(primitive_site RAMB18_X6Y9 RAMB18E1 internal 158)
		(primitive_site RAMB36_X6Y4 RAMBFIFO36E1 internal 356)
	)
	(tile 104 175 INT_X70Y20 INT 1
		(primitive_site TIEOFF_X76Y20 TIEOFF internal 2)
	)
	(tile 104 176 GTX_INT_INTERFACE_X70Y20 GTX_INT_INTERFACE 0
	)
	(tile 104 177 R_TERM_INT_X70Y20 R_TERM_INT 0
	)
	(tile 104 178 GTX_X70Y20 GTX 5
		(primitive_site GTXE1_X0Y2 GTXE1 internal 496)
		(primitive_site Y2 IPAD bonded 1)
		(primitive_site Y1 IPAD bonded 1)
		(primitive_site P2 OPAD bonded 1)
		(primitive_site P1 OPAD bonded 1)
	)
	(tile 105 0 HCLK_IOB_X0Y19 HCLK_IOB 0
	)
	(tile 105 1 HCLK_OUTER_IOI_X0Y19 HCLK_OUTER_IOI 10
		(primitive_site BUFO_X0Y0 BUFO internal 2)
		(primitive_site BUFO_X0Y1 BUFO internal 2)
		(primitive_site BUFIODQS_X0Y1 BUFIODQS internal 3)
		(primitive_site BUFIODQS_X0Y0 BUFIODQS internal 3)
		(primitive_site BUFIODQS_X0Y3 BUFIODQS internal 3)
		(primitive_site BUFIODQS_X0Y2 BUFIODQS internal 3)
		(primitive_site BUFR_X0Y0 BUFR internal 4)
		(primitive_site BUFR_X0Y1 BUFR internal 4)
		(primitive_site IDELAYCTRL_X0Y0 IDELAYCTRL internal 7)
		(primitive_site DCI_X0Y0 DCI internal 13)
	)
	(tile 105 2 HCLK_TERM_X0Y19 HCLK_TERM 0
	)
	(tile 105 3 HCLK_X0Y19 HCLK 1
		(primitive_site GLOBALSIG_X0Y0 GLOBALSIG internal 0)
	)
	(tile 105 4 HCLK_INT_INTERFACE_X0Y19 HCLK_INT_INTERFACE 0
	)
	(tile 105 5 HCLK_VBRK_X0Y19 HCLK_VBRK 0
	)
	(tile 105 6 HCLK_X1Y19 HCLK 1
		(primitive_site GLOBALSIG_X1Y0 GLOBALSIG internal 0)
	)
	(tile 105 7 HCLK_CLB_X1Y19 HCLK_CLBLM 0
	)
	(tile 105 8 HCLK_X2Y19 HCLK 1
		(primitive_site GLOBALSIG_X2Y0 GLOBALSIG internal 0)
	)
	(tile 105 9 HCLK_CLB_X2Y19 HCLK_CLBLL 0
	)
	(tile 105 10 HCLK_X3Y19 HCLK 1
		(primitive_site GLOBALSIG_X3Y0 GLOBALSIG internal 0)
	)
	(tile 105 11 HCLK_CLB_X3Y19 HCLK_CLBLM 0
	)
	(tile 105 12 HCLK_X4Y19 HCLK 1
		(primitive_site GLOBALSIG_X4Y0 GLOBALSIG internal 0)
	)
	(tile 105 13 HCLK_CLB_X4Y19 HCLK_CLBLL 0
	)
	(tile 105 14 HCLK_X5Y19 HCLK 1
		(primitive_site GLOBALSIG_X5Y0 GLOBALSIG internal 0)
	)
	(tile 105 15 HCLK_INT_INTERFACE_X5Y19 HCLK_INT_INTERFACE 0
	)
	(tile 105 16 HCLK_BRAM_X5Y19 HCLK_BRAM 1
		(primitive_site PMVBRAM_X0Y0 PMVBRAM internal 7)
	)
	(tile 105 17 HCLK_X6Y19 HCLK 1
		(primitive_site GLOBALSIG_X6Y0 GLOBALSIG internal 0)
	)
	(tile 105 18 HCLK_CLB_X6Y19 HCLK_CLBLM 0
	)
	(tile 105 19 HCLK_X7Y19 HCLK 1
		(primitive_site GLOBALSIG_X7Y0 GLOBALSIG internal 0)
	)
	(tile 105 20 HCLK_CLB_X7Y19 HCLK_CLBLM 0
	)
	(tile 105 21 HCLK_VBRK_X7Y19 HCLK_VBRK 0
	)
	(tile 105 22 HCLK_X8Y19 HCLK 1
		(primitive_site GLOBALSIG_X8Y0 GLOBALSIG internal 0)
	)
	(tile 105 23 HCLK_INT_INTERFACE_X8Y19 HCLK_INT_INTERFACE 0
	)
	(tile 105 24 HCLK_DSP_X8Y19 HCLK_DSP 0
	)
	(tile 105 25 HCLK_X9Y19 HCLK 1
		(primitive_site GLOBALSIG_X9Y0 GLOBALSIG internal 0)
	)
	(tile 105 26 HCLK_CLB_X9Y19 HCLK_CLBLM 0
	)
	(tile 105 27 HCLK_X10Y19 HCLK 1
		(primitive_site GLOBALSIG_X10Y0 GLOBALSIG internal 0)
	)
	(tile 105 28 HCLK_CLB_X10Y19 HCLK_CLBLM 0
	)
	(tile 105 29 HCLK_X11Y19 HCLK 1
		(primitive_site GLOBALSIG_X11Y0 GLOBALSIG internal 0)
	)
	(tile 105 30 HCLK_CLB_X11Y19 HCLK_CLBLM 0
	)
	(tile 105 31 HCLK_X12Y19 HCLK 1
		(primitive_site GLOBALSIG_X12Y0 GLOBALSIG internal 0)
	)
	(tile 105 32 HCLK_CLB_X12Y19 HCLK_CLBLM 0
	)
	(tile 105 33 HCLK_VBRK_X12Y19 HCLK_VBRK 0
	)
	(tile 105 34 HCLK_X13Y19 HCLK 1
		(primitive_site GLOBALSIG_X13Y0 GLOBALSIG internal 0)
	)
	(tile 105 35 HCLK_INT_INTERFACE_X13Y19 HCLK_INT_INTERFACE 0
	)
	(tile 105 36 HCLK_DSP_X13Y19 HCLK_DSP 0
	)
	(tile 105 37 HCLK_QBUF_X14Y19 HCLK_QBUF_L 1
		(primitive_site GLOBALSIG_X14Y0 GLOBALSIG internal 0)
	)
	(tile 105 38 HCLK_CLB_X14Y19 HCLK_CLBLM 0
	)
	(tile 105 39 HCLK_X15Y19 HCLK 1
		(primitive_site GLOBALSIG_X15Y0 GLOBALSIG internal 0)
	)
	(tile 105 40 HCLK_CLB_X15Y19 HCLK_CLBLM 0
	)
	(tile 105 41 HCLK_X16Y19 HCLK 1
		(primitive_site GLOBALSIG_X16Y0 GLOBALSIG internal 0)
	)
	(tile 105 42 HCLK_INT_INTERFACE_X16Y19 HCLK_INT_INTERFACE 0
	)
	(tile 105 43 HCLK_BRAM_X16Y19 HCLK_BRAM 1
		(primitive_site PMVBRAM_X1Y0 PMVBRAM internal 7)
	)
	(tile 105 44 HCLK_X17Y19 HCLK 1
		(primitive_site GLOBALSIG_X17Y0 GLOBALSIG internal 0)
	)
	(tile 105 45 HCLK_CLB_X17Y19 HCLK_CLBLM 0
	)
	(tile 105 46 HCLK_X18Y19 HCLK 1
		(primitive_site GLOBALSIG_X18Y0 GLOBALSIG internal 0)
	)
	(tile 105 47 HCLK_CLB_X18Y19 HCLK_CLBLM 0
	)
	(tile 105 48 HCLK_VBRK_X18Y19 HCLK_VBRK 0
	)
	(tile 105 49 HCLK_X19Y19 HCLK 1
		(primitive_site GLOBALSIG_X19Y0 GLOBALSIG internal 0)
	)
	(tile 105 50 HCLK_INT_INTERFACE_X19Y19 HCLK_INT_INTERFACE 0
	)
	(tile 105 51 HCLK_DSP_X19Y19 HCLK_DSP 0
	)
	(tile 105 52 HCLK_X20Y19 HCLK 1
		(primitive_site GLOBALSIG_X20Y0 GLOBALSIG internal 0)
	)
	(tile 105 53 HCLK_CLB_X20Y19 HCLK_CLBLM 0
	)
	(tile 105 54 HCLK_X21Y19 HCLK 1
		(primitive_site GLOBALSIG_X21Y0 GLOBALSIG internal 0)
	)
	(tile 105 55 HCLK_CLB_X21Y19 HCLK_CLBLM 0
	)
	(tile 105 56 HCLK_X22Y19 HCLK 1
		(primitive_site GLOBALSIG_X22Y0 GLOBALSIG internal 0)
	)
	(tile 105 57 HCLK_INT_INTERFACE_X22Y19 HCLK_INT_INTERFACE 0
	)
	(tile 105 58 HCLK_BRAM_X22Y19 HCLK_BRAM 1
		(primitive_site PMVBRAM_X2Y0 PMVBRAM internal 7)
	)
	(tile 105 59 HCLK_X23Y19 HCLK 1
		(primitive_site GLOBALSIG_X23Y0 GLOBALSIG internal 0)
	)
	(tile 105 60 HCLK_CLB_X23Y19 HCLK_CLBLM 0
	)
	(tile 105 61 HCLK_X24Y19 HCLK 1
		(primitive_site GLOBALSIG_X24Y0 GLOBALSIG internal 0)
	)
	(tile 105 62 HCLK_CLB_X24Y19 HCLK_CLBLL 0
	)
	(tile 105 63 HCLK_VBRK_X24Y19 HCLK_VBRK 0
	)
	(tile 105 64 HCLK_IOB_X24Y19 HCLK_IOB 0
	)
	(tile 105 65 HCLK_INNER_IOI_X24Y19 HCLK_INNER_IOI 10
		(primitive_site BUFO_X1Y0 BUFO internal 2)
		(primitive_site BUFO_X1Y1 BUFO internal 2)
		(primitive_site BUFIODQS_X1Y1 BUFIODQS internal 3)
		(primitive_site BUFIODQS_X1Y0 BUFIODQS internal 3)
		(primitive_site BUFIODQS_X1Y3 BUFIODQS internal 3)
		(primitive_site BUFIODQS_X1Y2 BUFIODQS internal 3)
		(primitive_site BUFR_X1Y0 BUFR internal 4)
		(primitive_site BUFR_X1Y1 BUFR internal 4)
		(primitive_site IDELAYCTRL_X1Y0 IDELAYCTRL internal 7)
		(primitive_site DCI_X1Y0 DCI internal 13)
	)
	(tile 105 66 HCLK_X25Y19 HCLK 1
		(primitive_site GLOBALSIG_X25Y0 GLOBALSIG internal 0)
	)
	(tile 105 67 HCLK_INT_INTERFACE_X25Y19 HCLK_INT_INTERFACE 0
	)
	(tile 105 68 HCLK_VBRK_X25Y19 HCLK_VBRK 0
	)
	(tile 105 69 HCLK_X26Y19 HCLK 1
		(primitive_site GLOBALSIG_X26Y0 GLOBALSIG internal 0)
	)
	(tile 105 70 HCLK_CLB_X26Y19 HCLK_CLBLM 0
	)
	(tile 105 71 HCLK_X27Y19 HCLK 1
		(primitive_site GLOBALSIG_X27Y0 GLOBALSIG internal 0)
	)
	(tile 105 72 HCLK_CLB_X27Y19 HCLK_CLBLL 0
	)
	(tile 105 73 HCLK_X28Y19 HCLK 1
		(primitive_site GLOBALSIG_X28Y0 GLOBALSIG internal 0)
	)
	(tile 105 74 HCLK_CLB_X28Y19 HCLK_CLBLM 0
	)
	(tile 105 75 HCLK_X29Y19 HCLK 1
		(primitive_site GLOBALSIG_X29Y0 GLOBALSIG internal 0)
	)
	(tile 105 76 HCLK_CLB_X29Y19 HCLK_CLBLL 0
	)
	(tile 105 77 HCLK_VBRK_X29Y19 HCLK_VBRK 0
	)
	(tile 105 78 CENTER_SPACE_HCLK2_X78Y21 CENTER_SPACE_HCLK2 0
	)
	(tile 105 79 CENTER_SPACE_HCLK1_X79Y21 CENTER_SPACE_HCLK1 0
	)
	(tile 105 80 CENTER_SPACE_HCLK2_X80Y21 CENTER_SPACE_HCLK2 0
	)
	(tile 105 81 CENTER_SPACE_HCLK1_X81Y21 CENTER_SPACE_HCLK1 0
	)
	(tile 105 82 CENTER_SPACE_HCLK2_X82Y21 CENTER_SPACE_HCLK2 0
	)
	(tile 105 83 CENTER_SPACE_HCLK1_X83Y21 CENTER_SPACE_HCLK1 0
	)
	(tile 105 84 CENTER_SPACE_HCLK2_X84Y21 CENTER_SPACE_HCLK2 0
	)
	(tile 105 85 CENTER_SPACE_HCLK1_X85Y21 CENTER_SPACE_HCLK1 0
	)
	(tile 105 86 CENTER_SPACE_HCLK2_X86Y21 CENTER_SPACE_HCLK2 0
	)
	(tile 105 87 CENTER_SPACE_HCLK1_X87Y21 CENTER_SPACE_HCLK1 0
	)
	(tile 105 88 CENTER_SPACE_HCLK2_X88Y21 CENTER_SPACE_HCLK2 0
	)
	(tile 105 89 NULL_X89Y21 NULL 0
	)
	(tile 105 90 HCLK_VFRAME_X89Y21 HCLK_VFRAME 0
	)
	(tile 105 91 HCLK_X36Y19 HCLK 1
		(primitive_site GLOBALSIG_X36Y0 GLOBALSIG internal 0)
	)
	(tile 105 92 HCLK_INT_INTERFACE_X36Y19 HCLK_INT_INTERFACE 0
	)
	(tile 105 93 HCLK_CMT_BOT_X36Y19 HCLK_CMT_BOT 24
		(primitive_site BUFHCE_X0Y0 BUFHCE internal 3)
		(primitive_site BUFHCE_X0Y1 BUFHCE internal 3)
		(primitive_site BUFHCE_X0Y2 BUFHCE internal 3)
		(primitive_site BUFHCE_X0Y3 BUFHCE internal 3)
		(primitive_site BUFHCE_X0Y4 BUFHCE internal 3)
		(primitive_site BUFHCE_X0Y5 BUFHCE internal 3)
		(primitive_site BUFHCE_X0Y6 BUFHCE internal 3)
		(primitive_site BUFHCE_X0Y7 BUFHCE internal 3)
		(primitive_site BUFHCE_X0Y8 BUFHCE internal 3)
		(primitive_site BUFHCE_X0Y9 BUFHCE internal 3)
		(primitive_site BUFHCE_X0Y10 BUFHCE internal 3)
		(primitive_site BUFHCE_X0Y11 BUFHCE internal 3)
		(primitive_site BUFHCE_X1Y11 BUFHCE internal 3)
		(primitive_site BUFHCE_X1Y10 BUFHCE internal 3)
		(primitive_site BUFHCE_X1Y9 BUFHCE internal 3)
		(primitive_site BUFHCE_X1Y8 BUFHCE internal 3)
		(primitive_site BUFHCE_X1Y7 BUFHCE internal 3)
		(primitive_site BUFHCE_X1Y6 BUFHCE internal 3)
		(primitive_site BUFHCE_X1Y5 BUFHCE internal 3)
		(primitive_site BUFHCE_X1Y4 BUFHCE internal 3)
		(primitive_site BUFHCE_X1Y3 BUFHCE internal 3)
		(primitive_site BUFHCE_X1Y2 BUFHCE internal 3)
		(primitive_site BUFHCE_X1Y1 BUFHCE internal 3)
		(primitive_site BUFHCE_X1Y0 BUFHCE internal 3)
	)
	(tile 105 94 HCLK_X37Y19 HCLK 1
		(primitive_site GLOBALSIG_X37Y0 GLOBALSIG internal 0)
	)
	(tile 105 95 HCLK_CLB_X37Y19 HCLK_CLBLM 0
	)
	(tile 105 96 HCLK_X38Y19 HCLK 1
		(primitive_site GLOBALSIG_X38Y0 GLOBALSIG internal 0)
	)
	(tile 105 97 HCLK_CLB_X38Y19 HCLK_CLBLL 0
	)
	(tile 105 98 HCLK_X39Y19 HCLK 1
		(primitive_site GLOBALSIG_X39Y0 GLOBALSIG internal 0)
	)
	(tile 105 99 HCLK_CLB_X39Y19 HCLK_CLBLM 0
	)
	(tile 105 100 HCLK_X40Y19 HCLK 1
		(primitive_site GLOBALSIG_X40Y0 GLOBALSIG internal 0)
	)
	(tile 105 101 HCLK_CLB_X40Y19 HCLK_CLBLL 0
	)
	(tile 105 102 HCLK_VBRK_X40Y19 HCLK_VBRK 0
	)
	(tile 105 103 HCLK_X41Y19 HCLK 1
		(primitive_site GLOBALSIG_X41Y0 GLOBALSIG internal 0)
	)
	(tile 105 104 HCLK_INT_INTERFACE_X41Y19 HCLK_INT_INTERFACE 0
	)
	(tile 105 105 HCLK_INNER_IOI_X41Y19 HCLK_INNER_IOI 10
		(primitive_site BUFO_X2Y0 BUFO internal 2)
		(primitive_site BUFO_X2Y1 BUFO internal 2)
		(primitive_site BUFIODQS_X2Y1 BUFIODQS internal 3)
		(primitive_site BUFIODQS_X2Y0 BUFIODQS internal 3)
		(primitive_site BUFIODQS_X2Y3 BUFIODQS internal 3)
		(primitive_site BUFIODQS_X2Y2 BUFIODQS internal 3)
		(primitive_site BUFR_X2Y0 BUFR internal 4)
		(primitive_site BUFR_X2Y1 BUFR internal 4)
		(primitive_site IDELAYCTRL_X2Y0 IDELAYCTRL internal 7)
		(primitive_site DCI_X2Y0 DCI internal 13)
	)
	(tile 105 106 HCLK_IOB_X41Y19 HCLK_IOB 0
	)
	(tile 105 107 HCLK_VBRK_X41Y19 HCLK_VBRK 0
	)
	(tile 105 108 HCLK_X42Y19 HCLK 1
		(primitive_site GLOBALSIG_X42Y0 GLOBALSIG internal 0)
	)
	(tile 105 109 HCLK_CLB_X42Y19 HCLK_CLBLM_MGT 0
	)
	(tile 105 110 HCLK_X43Y19 HCLK 1
		(primitive_site GLOBALSIG_X43Y0 GLOBALSIG internal 0)
	)
	(tile 105 111 HCLK_CLB_X43Y19 HCLK_CLBLL 0
	)
	(tile 105 112 HCLK_X44Y19 HCLK 1
		(primitive_site GLOBALSIG_X44Y0 GLOBALSIG internal 0)
	)
	(tile 105 113 HCLK_INT_INTERFACE_X44Y19 HCLK_INT_INTERFACE 0
	)
	(tile 105 114 HCLK_BRAM_X44Y19 HCLK_BRAM 1
		(primitive_site PMVBRAM_X3Y0 PMVBRAM internal 7)
	)
	(tile 105 115 HCLK_X45Y19 HCLK 1
		(primitive_site GLOBALSIG_X45Y0 GLOBALSIG internal 0)
	)
	(tile 105 116 HCLK_CLB_X45Y19 HCLK_CLBLM 0
	)
	(tile 105 117 HCLK_X46Y19 HCLK 1
		(primitive_site GLOBALSIG_X46Y0 GLOBALSIG internal 0)
	)
	(tile 105 118 HCLK_CLB_X46Y19 HCLK_CLBLM 0
	)
	(tile 105 119 HCLK_X47Y19 HCLK 1
		(primitive_site GLOBALSIG_X47Y0 GLOBALSIG internal 0)
	)
	(tile 105 120 HCLK_INT_INTERFACE_X47Y19 HCLK_INT_INTERFACE 0
	)
	(tile 105 121 HCLK_DSP_X47Y19 HCLK_DSP 0
	)
	(tile 105 122 HCLK_VBRK_X47Y19 HCLK_VBRK 0
	)
	(tile 105 123 HCLK_X48Y19 HCLK 1
		(primitive_site GLOBALSIG_X48Y0 GLOBALSIG internal 0)
	)
	(tile 105 124 HCLK_CLB_X48Y19 HCLK_CLBLM 0
	)
	(tile 105 125 HCLK_X49Y19 HCLK 1
		(primitive_site GLOBALSIG_X49Y0 GLOBALSIG internal 0)
	)
	(tile 105 126 HCLK_CLB_X49Y19 HCLK_CLBLM 0
	)
	(tile 105 127 HCLK_X50Y19 HCLK 1
		(primitive_site GLOBALSIG_X50Y0 GLOBALSIG internal 0)
	)
	(tile 105 128 HCLK_INT_INTERFACE_X50Y19 HCLK_INT_INTERFACE 0
	)
	(tile 105 129 HCLK_BRAM_X50Y19 HCLK_BRAM 1
		(primitive_site PMVBRAM_X4Y0 PMVBRAM internal 7)
	)
	(tile 105 130 HCLK_X51Y19 HCLK 1
		(primitive_site GLOBALSIG_X51Y0 GLOBALSIG internal 0)
	)
	(tile 105 131 HCLK_CLB_X51Y19 HCLK_CLBLM 0
	)
	(tile 105 132 HCLK_X52Y19 HCLK 1
		(primitive_site GLOBALSIG_X52Y0 GLOBALSIG internal 0)
	)
	(tile 105 133 HCLK_CLB_X52Y19 HCLK_CLBLM 0
	)
	(tile 105 134 HCLK_X53Y19 HCLK 1
		(primitive_site GLOBALSIG_X53Y0 GLOBALSIG internal 0)
	)
	(tile 105 135 HCLK_INT_INTERFACE_X53Y19 HCLK_INT_INTERFACE 0
	)
	(tile 105 136 HCLK_DSP_X53Y19 HCLK_DSP 0
	)
	(tile 105 137 HCLK_VBRK_X53Y19 HCLK_VBRK 0
	)
	(tile 105 138 HCLK_QBUF_X54Y19 HCLK_QBUF_R 1
		(primitive_site GLOBALSIG_X54Y0 GLOBALSIG internal 0)
	)
	(tile 105 139 HCLK_CLB_X54Y19 HCLK_CLBLM 0
	)
	(tile 105 140 HCLK_X55Y19 HCLK 1
		(primitive_site GLOBALSIG_X55Y0 GLOBALSIG internal 0)
	)
	(tile 105 141 HCLK_CLB_X55Y19 HCLK_CLBLM 0
	)
	(tile 105 142 HCLK_X56Y19 HCLK 1
		(primitive_site GLOBALSIG_X56Y0 GLOBALSIG internal 0)
	)
	(tile 105 143 HCLK_CLB_X56Y19 HCLK_CLBLM 0
	)
	(tile 105 144 HCLK_X57Y19 HCLK 1
		(primitive_site GLOBALSIG_X57Y0 GLOBALSIG internal 0)
	)
	(tile 105 145 HCLK_CLB_X57Y19 HCLK_CLBLM 0
	)
	(tile 105 146 HCLK_X58Y19 HCLK 1
		(primitive_site GLOBALSIG_X58Y0 GLOBALSIG internal 0)
	)
	(tile 105 147 HCLK_INT_INTERFACE_X58Y19 HCLK_INT_INTERFACE 0
	)
	(tile 105 148 HCLK_DSP_X58Y19 HCLK_DSP 0
	)
	(tile 105 149 HCLK_VBRK_X58Y19 HCLK_VBRK 0
	)
	(tile 105 150 HCLK_X59Y19 HCLK 1
		(primitive_site GLOBALSIG_X59Y0 GLOBALSIG internal 0)
	)
	(tile 105 151 HCLK_CLB_X59Y19 HCLK_CLBLM 0
	)
	(tile 105 152 HCLK_X60Y19 HCLK 1
		(primitive_site GLOBALSIG_X60Y0 GLOBALSIG internal 0)
	)
	(tile 105 153 HCLK_CLB_X60Y19 HCLK_CLBLM 0
	)
	(tile 105 154 HCLK_X61Y19 HCLK 1
		(primitive_site GLOBALSIG_X61Y0 GLOBALSIG internal 0)
	)
	(tile 105 155 HCLK_INT_INTERFACE_X61Y19 HCLK_INT_INTERFACE 0
	)
	(tile 105 156 HCLK_BRAM_X61Y19 HCLK_BRAM 1
		(primitive_site PMVBRAM_X5Y0 PMVBRAM internal 7)
	)
	(tile 105 157 HCLK_X62Y19 HCLK 1
		(primitive_site GLOBALSIG_X62Y0 GLOBALSIG internal 0)
	)
	(tile 105 158 HCLK_CLB_X62Y19 HCLK_CLBLM 0
	)
	(tile 105 159 HCLK_X63Y19 HCLK 1
		(primitive_site GLOBALSIG_X63Y0 GLOBALSIG internal 0)
	)
	(tile 105 160 HCLK_CLB_X63Y19 HCLK_CLBLL 0
	)
	(tile 105 161 HCLK_VBRK_X63Y19 HCLK_VBRK 0
	)
	(tile 105 162 HCLK_X64Y19 HCLK 1
		(primitive_site GLOBALSIG_X64Y0 GLOBALSIG internal 0)
	)
	(tile 105 163 HCLK_CLB_X64Y19 HCLK_CLBLM_MGT 0
	)
	(tile 105 164 HCLK_X65Y19 HCLK 1
		(primitive_site GLOBALSIG_X65Y0 GLOBALSIG internal 0)
	)
	(tile 105 165 HCLK_CLB_X65Y19 HCLK_CLBLL 0
	)
	(tile 105 166 HCLK_X66Y19 HCLK 1
		(primitive_site GLOBALSIG_X66Y0 GLOBALSIG internal 0)
	)
	(tile 105 167 HCLK_CLB_X66Y19 HCLK_CLBLL 0
	)
	(tile 105 168 HCLK_X67Y19 HCLK 1
		(primitive_site GLOBALSIG_X67Y0 GLOBALSIG internal 0)
	)
	(tile 105 169 HCLK_CLB_X67Y19 HCLK_CLBLM 0
	)
	(tile 105 170 HCLK_X68Y19 HCLK 1
		(primitive_site GLOBALSIG_X68Y0 GLOBALSIG internal 0)
	)
	(tile 105 171 HCLK_CLB_X68Y19 HCLK_CLBLL 0
	)
	(tile 105 172 HCLK_X69Y19 HCLK 1
		(primitive_site GLOBALSIG_X69Y0 GLOBALSIG internal 0)
	)
	(tile 105 173 HCLK_INT_INTERFACE_X69Y19 HCLK_INT_INTERFACE 0
	)
	(tile 105 174 HCLK_BRAM_X69Y19 HCLK_BRAM 1
		(primitive_site PMVBRAM_X6Y0 PMVBRAM internal 7)
	)
	(tile 105 175 HCLK_X70Y19 HCLK 1
		(primitive_site GLOBALSIG_X70Y0 GLOBALSIG internal 0)
	)
	(tile 105 176 HCLK_INT_INTERFACE_X70Y19 HCLK_INT_INTERFACE 0
	)
	(tile 105 177 NULL_X177Y21 NULL 0
	)
	(tile 105 178 HCLK_GTX_X177Y21 HCLK_GTX 6
		(primitive_site R3 IPAD bonded 1)
		(primitive_site R4 IPAD bonded 1)
		(primitive_site U3 IPAD bonded 1)
		(primitive_site U4 IPAD bonded 1)
		(primitive_site IBUFDS_GTXE1_X0Y1 IBUFDS_GTXE1 internal 6)
		(primitive_site IBUFDS_GTXE1_X0Y0 IBUFDS_GTXE1 internal 6)
	)
	(tile 106 0 NULL_X0Y20 NULL 0
	)
	(tile 106 1 NULL_X1Y20 NULL 0
	)
	(tile 106 2 L_TERM_INT_X0Y19 L_TERM_INT 0
	)
	(tile 106 3 INT_X0Y19 INT 1
		(primitive_site TIEOFF_X0Y19 TIEOFF internal 2)
	)
	(tile 106 4 IOI_L_INT_INTERFACE_X0Y19 IOI_L_INT_INTERFACE 0
	)
	(tile 106 5 VBRK_X0Y19 VBRK 0
	)
	(tile 106 6 INT_X1Y19 INT 1
		(primitive_site TIEOFF_X1Y19 TIEOFF internal 2)
	)
	(tile 106 7 CLBLM_X1Y19 CLBLM 2
		(primitive_site SLICE_X0Y19 SLICEM internal 50)
		(primitive_site SLICE_X1Y19 SLICEL internal 45)
	)
	(tile 106 8 INT_X2Y19 INT 1
		(primitive_site TIEOFF_X2Y19 TIEOFF internal 2)
	)
	(tile 106 9 CLBLL_X2Y19 CLBLL 2
		(primitive_site SLICE_X2Y19 SLICEL internal 45)
		(primitive_site SLICE_X3Y19 SLICEL internal 45)
	)
	(tile 106 10 INT_X3Y19 INT 1
		(primitive_site TIEOFF_X3Y19 TIEOFF internal 2)
	)
	(tile 106 11 CLBLM_X3Y19 CLBLM 2
		(primitive_site SLICE_X4Y19 SLICEM internal 50)
		(primitive_site SLICE_X5Y19 SLICEL internal 45)
	)
	(tile 106 12 INT_X4Y19 INT 1
		(primitive_site TIEOFF_X4Y19 TIEOFF internal 2)
	)
	(tile 106 13 CLBLL_X4Y19 CLBLL 2
		(primitive_site SLICE_X6Y19 SLICEL internal 45)
		(primitive_site SLICE_X7Y19 SLICEL internal 45)
	)
	(tile 106 14 INT_X5Y19 INT 1
		(primitive_site TIEOFF_X5Y19 TIEOFF internal 2)
	)
	(tile 106 15 INT_INTERFACE_X5Y19 INT_INTERFACE 0
	)
	(tile 106 16 NULL_X16Y20 NULL 0
	)
	(tile 106 17 INT_X6Y19 INT 1
		(primitive_site TIEOFF_X6Y19 TIEOFF internal 2)
	)
	(tile 106 18 CLBLM_X6Y19 CLBLM 2
		(primitive_site SLICE_X8Y19 SLICEM internal 50)
		(primitive_site SLICE_X9Y19 SLICEL internal 45)
	)
	(tile 106 19 INT_X7Y19 INT 1
		(primitive_site TIEOFF_X7Y19 TIEOFF internal 2)
	)
	(tile 106 20 CLBLM_X7Y19 CLBLM 2
		(primitive_site SLICE_X10Y19 SLICEM internal 50)
		(primitive_site SLICE_X11Y19 SLICEL internal 45)
	)
	(tile 106 21 VBRK_X7Y19 VBRK 0
	)
	(tile 106 22 INT_X8Y19 INT 1
		(primitive_site TIEOFF_X8Y19 TIEOFF internal 2)
	)
	(tile 106 23 INT_INTERFACE_X8Y19 INT_INTERFACE 0
	)
	(tile 106 24 NULL_X24Y20 NULL 0
	)
	(tile 106 25 INT_X9Y19 INT 1
		(primitive_site TIEOFF_X10Y19 TIEOFF internal 2)
	)
	(tile 106 26 CLBLM_X9Y19 CLBLM 2
		(primitive_site SLICE_X12Y19 SLICEM internal 50)
		(primitive_site SLICE_X13Y19 SLICEL internal 45)
	)
	(tile 106 27 INT_X10Y19 INT 1
		(primitive_site TIEOFF_X11Y19 TIEOFF internal 2)
	)
	(tile 106 28 CLBLM_X10Y19 CLBLM 2
		(primitive_site SLICE_X14Y19 SLICEM internal 50)
		(primitive_site SLICE_X15Y19 SLICEL internal 45)
	)
	(tile 106 29 INT_X11Y19 INT 1
		(primitive_site TIEOFF_X12Y19 TIEOFF internal 2)
	)
	(tile 106 30 CLBLM_X11Y19 CLBLM 2
		(primitive_site SLICE_X16Y19 SLICEM internal 50)
		(primitive_site SLICE_X17Y19 SLICEL internal 45)
	)
	(tile 106 31 INT_X12Y19 INT 1
		(primitive_site TIEOFF_X13Y19 TIEOFF internal 2)
	)
	(tile 106 32 CLBLM_X12Y19 CLBLM 2
		(primitive_site SLICE_X18Y19 SLICEM internal 50)
		(primitive_site SLICE_X19Y19 SLICEL internal 45)
	)
	(tile 106 33 VBRK_X12Y19 VBRK 0
	)
	(tile 106 34 INT_X13Y19 INT 1
		(primitive_site TIEOFF_X14Y19 TIEOFF internal 2)
	)
	(tile 106 35 INT_INTERFACE_X13Y19 INT_INTERFACE 0
	)
	(tile 106 36 NULL_X36Y20 NULL 0
	)
	(tile 106 37 INT_X14Y19 INT 1
		(primitive_site TIEOFF_X16Y19 TIEOFF internal 2)
	)
	(tile 106 38 CLBLM_X14Y19 CLBLM 2
		(primitive_site SLICE_X20Y19 SLICEM internal 50)
		(primitive_site SLICE_X21Y19 SLICEL internal 45)
	)
	(tile 106 39 INT_X15Y19 INT 1
		(primitive_site TIEOFF_X17Y19 TIEOFF internal 2)
	)
	(tile 106 40 CLBLM_X15Y19 CLBLM 2
		(primitive_site SLICE_X22Y19 SLICEM internal 50)
		(primitive_site SLICE_X23Y19 SLICEL internal 45)
	)
	(tile 106 41 INT_X16Y19 INT 1
		(primitive_site TIEOFF_X18Y19 TIEOFF internal 2)
	)
	(tile 106 42 INT_INTERFACE_X16Y19 INT_INTERFACE 0
	)
	(tile 106 43 NULL_X43Y20 NULL 0
	)
	(tile 106 44 INT_X17Y19 INT 1
		(primitive_site TIEOFF_X19Y19 TIEOFF internal 2)
	)
	(tile 106 45 CLBLM_X17Y19 CLBLM 2
		(primitive_site SLICE_X24Y19 SLICEM internal 50)
		(primitive_site SLICE_X25Y19 SLICEL internal 45)
	)
	(tile 106 46 INT_X18Y19 INT 1
		(primitive_site TIEOFF_X20Y19 TIEOFF internal 2)
	)
	(tile 106 47 CLBLM_X18Y19 CLBLM 2
		(primitive_site SLICE_X26Y19 SLICEM internal 50)
		(primitive_site SLICE_X27Y19 SLICEL internal 45)
	)
	(tile 106 48 VBRK_X18Y19 VBRK 0
	)
	(tile 106 49 INT_X19Y19 INT 1
		(primitive_site TIEOFF_X21Y19 TIEOFF internal 2)
	)
	(tile 106 50 INT_INTERFACE_X19Y19 INT_INTERFACE 0
	)
	(tile 106 51 NULL_X51Y20 NULL 0
	)
	(tile 106 52 INT_X20Y19 INT 1
		(primitive_site TIEOFF_X23Y19 TIEOFF internal 2)
	)
	(tile 106 53 CLBLM_X20Y19 CLBLM 2
		(primitive_site SLICE_X28Y19 SLICEM internal 50)
		(primitive_site SLICE_X29Y19 SLICEL internal 45)
	)
	(tile 106 54 INT_X21Y19 INT 1
		(primitive_site TIEOFF_X24Y19 TIEOFF internal 2)
	)
	(tile 106 55 CLBLM_X21Y19 CLBLM 2
		(primitive_site SLICE_X30Y19 SLICEM internal 50)
		(primitive_site SLICE_X31Y19 SLICEL internal 45)
	)
	(tile 106 56 INT_X22Y19 INT 1
		(primitive_site TIEOFF_X25Y19 TIEOFF internal 2)
	)
	(tile 106 57 INT_INTERFACE_X22Y19 INT_INTERFACE 0
	)
	(tile 106 58 NULL_X58Y20 NULL 0
	)
	(tile 106 59 INT_X23Y19 INT 1
		(primitive_site TIEOFF_X26Y19 TIEOFF internal 2)
	)
	(tile 106 60 CLBLM_X23Y19 CLBLM 2
		(primitive_site SLICE_X32Y19 SLICEM internal 50)
		(primitive_site SLICE_X33Y19 SLICEL internal 45)
	)
	(tile 106 61 INT_X24Y19 INT 1
		(primitive_site TIEOFF_X27Y19 TIEOFF internal 2)
	)
	(tile 106 62 CLBLL_X24Y19 CLBLL 2
		(primitive_site SLICE_X34Y19 SLICEL internal 45)
		(primitive_site SLICE_X35Y19 SLICEL internal 45)
	)
	(tile 106 63 VBRK_X24Y19 VBRK 0
	)
	(tile 106 64 NULL_X64Y20 NULL 0
	)
	(tile 106 65 NULL_X65Y20 NULL 0
	)
	(tile 106 66 INT_X25Y19 INT 1
		(primitive_site TIEOFF_X28Y19 TIEOFF internal 2)
	)
	(tile 106 67 IOI_L_INT_INTERFACE_X25Y19 IOI_L_INT_INTERFACE 0
	)
	(tile 106 68 VBRK_X25Y19 VBRK 0
	)
	(tile 106 69 INT_X26Y19 INT 1
		(primitive_site TIEOFF_X29Y19 TIEOFF internal 2)
	)
	(tile 106 70 CLBLM_X26Y19 CLBLM 2
		(primitive_site SLICE_X36Y19 SLICEM internal 50)
		(primitive_site SLICE_X37Y19 SLICEL internal 45)
	)
	(tile 106 71 INT_X27Y19 INT 1
		(primitive_site TIEOFF_X30Y19 TIEOFF internal 2)
	)
	(tile 106 72 CLBLL_X27Y19 CLBLL 2
		(primitive_site SLICE_X38Y19 SLICEL internal 45)
		(primitive_site SLICE_X39Y19 SLICEL internal 45)
	)
	(tile 106 73 INT_X28Y19 INT 1
		(primitive_site TIEOFF_X31Y19 TIEOFF internal 2)
	)
	(tile 106 74 CLBLM_X28Y19 CLBLM 2
		(primitive_site SLICE_X40Y19 SLICEM internal 50)
		(primitive_site SLICE_X41Y19 SLICEL internal 45)
	)
	(tile 106 75 INT_X29Y19 INT 1
		(primitive_site TIEOFF_X32Y19 TIEOFF internal 2)
	)
	(tile 106 76 CLBLL_X29Y19 CLBLL 2
		(primitive_site SLICE_X42Y19 SLICEL internal 45)
		(primitive_site SLICE_X43Y19 SLICEL internal 45)
	)
	(tile 106 77 VBRK_X29Y19 VBRK 0
	)
	(tile 106 78 CENTER_SPACE2_X78Y20 CENTER_SPACE2 0
	)
	(tile 106 79 CENTER_SPACE1_X79Y20 CENTER_SPACE1 0
	)
	(tile 106 80 CENTER_SPACE2_X80Y20 CENTER_SPACE2 0
	)
	(tile 106 81 CENTER_SPACE1_X81Y20 CENTER_SPACE1 0
	)
	(tile 106 82 CENTER_SPACE2_X82Y20 CENTER_SPACE2 0
	)
	(tile 106 83 CENTER_SPACE1_X83Y20 CENTER_SPACE1 0
	)
	(tile 106 84 CENTER_SPACE2_X84Y20 CENTER_SPACE2 0
	)
	(tile 106 85 CENTER_SPACE1_X85Y20 CENTER_SPACE1 0
	)
	(tile 106 86 CENTER_SPACE2_X86Y20 CENTER_SPACE2 0
	)
	(tile 106 87 CENTER_SPACE1_X87Y20 CENTER_SPACE1 0
	)
	(tile 106 88 CENTER_SPACE2_X88Y20 CENTER_SPACE2 0
	)
	(tile 106 89 NULL_X89Y20 NULL 0
	)
	(tile 106 90 VFRAME_X89Y20 VFRAME 0
	)
	(tile 106 91 INT_X36Y19 INT 1
		(primitive_site TIEOFF_X39Y19 TIEOFF internal 2)
	)
	(tile 106 92 INT_INTERFACE_X36Y19 INT_INTERFACE 0
	)
	(tile 106 93 NULL_X93Y20 NULL 0
	)
	(tile 106 94 INT_X37Y19 INT 1
		(primitive_site TIEOFF_X40Y19 TIEOFF internal 2)
	)
	(tile 106 95 CLBLM_X37Y19 CLBLM 2
		(primitive_site SLICE_X56Y19 SLICEM internal 50)
		(primitive_site SLICE_X57Y19 SLICEL internal 45)
	)
	(tile 106 96 INT_X38Y19 INT 1
		(primitive_site TIEOFF_X41Y19 TIEOFF internal 2)
	)
	(tile 106 97 CLBLL_X38Y19 CLBLL 2
		(primitive_site SLICE_X58Y19 SLICEL internal 45)
		(primitive_site SLICE_X59Y19 SLICEL internal 45)
	)
	(tile 106 98 INT_X39Y19 INT 1
		(primitive_site TIEOFF_X42Y19 TIEOFF internal 2)
	)
	(tile 106 99 CLBLM_X39Y19 CLBLM 2
		(primitive_site SLICE_X60Y19 SLICEM internal 50)
		(primitive_site SLICE_X61Y19 SLICEL internal 45)
	)
	(tile 106 100 INT_X40Y19 INT 1
		(primitive_site TIEOFF_X43Y19 TIEOFF internal 2)
	)
	(tile 106 101 CLBLL_X40Y19 CLBLL 2
		(primitive_site SLICE_X62Y19 SLICEL internal 45)
		(primitive_site SLICE_X63Y19 SLICEL internal 45)
	)
	(tile 106 102 VBRK_X40Y19 VBRK 0
	)
	(tile 106 103 INT_X41Y19 INT 1
		(primitive_site TIEOFF_X44Y19 TIEOFF internal 2)
	)
	(tile 106 104 INT_INTERFACE_X41Y19 INT_INTERFACE 0
	)
	(tile 106 105 NULL_X105Y20 NULL 0
	)
	(tile 106 106 NULL_X106Y20 NULL 0
	)
	(tile 106 107 VBRK_X106Y20 VBRK 0
	)
	(tile 106 108 INT_X42Y19 INT 1
		(primitive_site TIEOFF_X45Y19 TIEOFF internal 2)
	)
	(tile 106 109 CLBLM_X42Y19 CLBLM 2
		(primitive_site SLICE_X64Y19 SLICEM internal 50)
		(primitive_site SLICE_X65Y19 SLICEL internal 45)
	)
	(tile 106 110 INT_X43Y19 INT 1
		(primitive_site TIEOFF_X46Y19 TIEOFF internal 2)
	)
	(tile 106 111 CLBLL_X43Y19 CLBLL 2
		(primitive_site SLICE_X66Y19 SLICEL internal 45)
		(primitive_site SLICE_X67Y19 SLICEL internal 45)
	)
	(tile 106 112 INT_X44Y19 INT 1
		(primitive_site TIEOFF_X47Y19 TIEOFF internal 2)
	)
	(tile 106 113 INT_INTERFACE_X44Y19 INT_INTERFACE 0
	)
	(tile 106 114 NULL_X114Y20 NULL 0
	)
	(tile 106 115 INT_X45Y19 INT 1
		(primitive_site TIEOFF_X48Y19 TIEOFF internal 2)
	)
	(tile 106 116 CLBLM_X45Y19 CLBLM 2
		(primitive_site SLICE_X68Y19 SLICEM internal 50)
		(primitive_site SLICE_X69Y19 SLICEL internal 45)
	)
	(tile 106 117 INT_X46Y19 INT 1
		(primitive_site TIEOFF_X49Y19 TIEOFF internal 2)
	)
	(tile 106 118 CLBLM_X46Y19 CLBLM 2
		(primitive_site SLICE_X70Y19 SLICEM internal 50)
		(primitive_site SLICE_X71Y19 SLICEL internal 45)
	)
	(tile 106 119 INT_X47Y19 INT 1
		(primitive_site TIEOFF_X50Y19 TIEOFF internal 2)
	)
	(tile 106 120 INT_INTERFACE_X47Y19 INT_INTERFACE 0
	)
	(tile 106 121 NULL_X121Y20 NULL 0
	)
	(tile 106 122 VBRK_X47Y19 VBRK 0
	)
	(tile 106 123 INT_X48Y19 INT 1
		(primitive_site TIEOFF_X52Y19 TIEOFF internal 2)
	)
	(tile 106 124 CLBLM_X48Y19 CLBLM 2
		(primitive_site SLICE_X72Y19 SLICEM internal 50)
		(primitive_site SLICE_X73Y19 SLICEL internal 45)
	)
	(tile 106 125 INT_X49Y19 INT 1
		(primitive_site TIEOFF_X53Y19 TIEOFF internal 2)
	)
	(tile 106 126 CLBLM_X49Y19 CLBLM 2
		(primitive_site SLICE_X74Y19 SLICEM internal 50)
		(primitive_site SLICE_X75Y19 SLICEL internal 45)
	)
	(tile 106 127 INT_X50Y19 INT 1
		(primitive_site TIEOFF_X54Y19 TIEOFF internal 2)
	)
	(tile 106 128 INT_INTERFACE_X50Y19 INT_INTERFACE 0
	)
	(tile 106 129 NULL_X129Y20 NULL 0
	)
	(tile 106 130 INT_X51Y19 INT 1
		(primitive_site TIEOFF_X55Y19 TIEOFF internal 2)
	)
	(tile 106 131 CLBLM_X51Y19 CLBLM 2
		(primitive_site SLICE_X76Y19 SLICEM internal 50)
		(primitive_site SLICE_X77Y19 SLICEL internal 45)
	)
	(tile 106 132 INT_X52Y19 INT 1
		(primitive_site TIEOFF_X56Y19 TIEOFF internal 2)
	)
	(tile 106 133 CLBLM_X52Y19 CLBLM 2
		(primitive_site SLICE_X78Y19 SLICEM internal 50)
		(primitive_site SLICE_X79Y19 SLICEL internal 45)
	)
	(tile 106 134 INT_X53Y19 INT 1
		(primitive_site TIEOFF_X57Y19 TIEOFF internal 2)
	)
	(tile 106 135 INT_INTERFACE_X53Y19 INT_INTERFACE 0
	)
	(tile 106 136 NULL_X136Y20 NULL 0
	)
	(tile 106 137 VBRK_X53Y19 VBRK 0
	)
	(tile 106 138 INT_X54Y19 INT 1
		(primitive_site TIEOFF_X59Y19 TIEOFF internal 2)
	)
	(tile 106 139 CLBLM_X54Y19 CLBLM 2
		(primitive_site SLICE_X80Y19 SLICEM internal 50)
		(primitive_site SLICE_X81Y19 SLICEL internal 45)
	)
	(tile 106 140 INT_X55Y19 INT 1
		(primitive_site TIEOFF_X60Y19 TIEOFF internal 2)
	)
	(tile 106 141 CLBLM_X55Y19 CLBLM 2
		(primitive_site SLICE_X82Y19 SLICEM internal 50)
		(primitive_site SLICE_X83Y19 SLICEL internal 45)
	)
	(tile 106 142 INT_X56Y19 INT 1
		(primitive_site TIEOFF_X61Y19 TIEOFF internal 2)
	)
	(tile 106 143 CLBLM_X56Y19 CLBLM 2
		(primitive_site SLICE_X84Y19 SLICEM internal 50)
		(primitive_site SLICE_X85Y19 SLICEL internal 45)
	)
	(tile 106 144 INT_X57Y19 INT 1
		(primitive_site TIEOFF_X62Y19 TIEOFF internal 2)
	)
	(tile 106 145 CLBLM_X57Y19 CLBLM 2
		(primitive_site SLICE_X86Y19 SLICEM internal 50)
		(primitive_site SLICE_X87Y19 SLICEL internal 45)
	)
	(tile 106 146 INT_X58Y19 INT 1
		(primitive_site TIEOFF_X63Y19 TIEOFF internal 2)
	)
	(tile 106 147 INT_INTERFACE_X58Y19 INT_INTERFACE 0
	)
	(tile 106 148 NULL_X148Y20 NULL 0
	)
	(tile 106 149 VBRK_X58Y19 VBRK 0
	)
	(tile 106 150 INT_X59Y19 INT 1
		(primitive_site TIEOFF_X65Y19 TIEOFF internal 2)
	)
	(tile 106 151 CLBLM_X59Y19 CLBLM 2
		(primitive_site SLICE_X88Y19 SLICEM internal 50)
		(primitive_site SLICE_X89Y19 SLICEL internal 45)
	)
	(tile 106 152 INT_X60Y19 INT 1
		(primitive_site TIEOFF_X66Y19 TIEOFF internal 2)
	)
	(tile 106 153 CLBLM_X60Y19 CLBLM 2
		(primitive_site SLICE_X90Y19 SLICEM internal 50)
		(primitive_site SLICE_X91Y19 SLICEL internal 45)
	)
	(tile 106 154 INT_X61Y19 INT 1
		(primitive_site TIEOFF_X67Y19 TIEOFF internal 2)
	)
	(tile 106 155 INT_INTERFACE_X61Y19 INT_INTERFACE 0
	)
	(tile 106 156 NULL_X156Y20 NULL 0
	)
	(tile 106 157 INT_X62Y19 INT 1
		(primitive_site TIEOFF_X68Y19 TIEOFF internal 2)
	)
	(tile 106 158 CLBLM_X62Y19 CLBLM 2
		(primitive_site SLICE_X92Y19 SLICEM internal 50)
		(primitive_site SLICE_X93Y19 SLICEL internal 45)
	)
	(tile 106 159 INT_X63Y19 INT 1
		(primitive_site TIEOFF_X69Y19 TIEOFF internal 2)
	)
	(tile 106 160 CLBLL_X63Y19 CLBLL 2
		(primitive_site SLICE_X94Y19 SLICEL internal 45)
		(primitive_site SLICE_X95Y19 SLICEL internal 45)
	)
	(tile 106 161 VBRK_X63Y19 VBRK 0
	)
	(tile 106 162 INT_X64Y19 INT 1
		(primitive_site TIEOFF_X70Y19 TIEOFF internal 2)
	)
	(tile 106 163 CLBLM_X64Y19 CLBLM 2
		(primitive_site SLICE_X96Y19 SLICEM internal 50)
		(primitive_site SLICE_X97Y19 SLICEL internal 45)
	)
	(tile 106 164 INT_X65Y19 INT 1
		(primitive_site TIEOFF_X71Y19 TIEOFF internal 2)
	)
	(tile 106 165 CLBLL_X65Y19 CLBLL 2
		(primitive_site SLICE_X98Y19 SLICEL internal 45)
		(primitive_site SLICE_X99Y19 SLICEL internal 45)
	)
	(tile 106 166 INT_X66Y19 INT 1
		(primitive_site TIEOFF_X72Y19 TIEOFF internal 2)
	)
	(tile 106 167 CLBLL_X66Y19 CLBLL 2
		(primitive_site SLICE_X100Y19 SLICEL internal 45)
		(primitive_site SLICE_X101Y19 SLICEL internal 45)
	)
	(tile 106 168 INT_X67Y19 INT 1
		(primitive_site TIEOFF_X73Y19 TIEOFF internal 2)
	)
	(tile 106 169 CLBLM_X67Y19 CLBLM 2
		(primitive_site SLICE_X102Y19 SLICEM internal 50)
		(primitive_site SLICE_X103Y19 SLICEL internal 45)
	)
	(tile 106 170 INT_X68Y19 INT 1
		(primitive_site TIEOFF_X74Y19 TIEOFF internal 2)
	)
	(tile 106 171 CLBLL_X68Y19 CLBLL 2
		(primitive_site SLICE_X104Y19 SLICEL internal 45)
		(primitive_site SLICE_X105Y19 SLICEL internal 45)
	)
	(tile 106 172 INT_X69Y19 INT 1
		(primitive_site TIEOFF_X75Y19 TIEOFF internal 2)
	)
	(tile 106 173 EMAC_INT_INTERFACE_X69Y19 EMAC_INT_INTERFACE 0
	)
	(tile 106 174 NULL_X174Y20 NULL 0
	)
	(tile 106 175 INT_X70Y19 INT 1
		(primitive_site TIEOFF_X76Y19 TIEOFF internal 2)
	)
	(tile 106 176 GTX_INT_INTERFACE_X70Y19 GTX_INT_INTERFACE 0
	)
	(tile 106 177 R_TERM_INT_X70Y19 R_TERM_INT 0
	)
	(tile 106 178 NULL_X178Y20 NULL 0
	)
	(tile 107 0 LIOB_X0Y18 LIOB 2
		(primitive_site V22 IOBS bonded 13)
		(primitive_site W22 IOBM bonded 13)
	)
	(tile 107 1 LIOI_X0Y18 LIOI 6
		(primitive_site IODELAY_X0Y18 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y18 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y19 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y19 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y19 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y18 OLOGICE1 internal 32)
	)
	(tile 107 2 L_TERM_INT_X0Y18 L_TERM_INT 0
	)
	(tile 107 3 INT_X0Y18 INT 1
		(primitive_site TIEOFF_X0Y18 TIEOFF internal 2)
	)
	(tile 107 4 IOI_L_INT_INTERFACE_X0Y18 IOI_L_INT_INTERFACE 0
	)
	(tile 107 5 VBRK_X0Y18 VBRK 0
	)
	(tile 107 6 INT_X1Y18 INT 1
		(primitive_site TIEOFF_X1Y18 TIEOFF internal 2)
	)
	(tile 107 7 CLBLM_X1Y18 CLBLM 2
		(primitive_site SLICE_X0Y18 SLICEM internal 50)
		(primitive_site SLICE_X1Y18 SLICEL internal 45)
	)
	(tile 107 8 INT_X2Y18 INT 1
		(primitive_site TIEOFF_X2Y18 TIEOFF internal 2)
	)
	(tile 107 9 CLBLL_X2Y18 CLBLL 2
		(primitive_site SLICE_X2Y18 SLICEL internal 45)
		(primitive_site SLICE_X3Y18 SLICEL internal 45)
	)
	(tile 107 10 INT_X3Y18 INT 1
		(primitive_site TIEOFF_X3Y18 TIEOFF internal 2)
	)
	(tile 107 11 CLBLM_X3Y18 CLBLM 2
		(primitive_site SLICE_X4Y18 SLICEM internal 50)
		(primitive_site SLICE_X5Y18 SLICEL internal 45)
	)
	(tile 107 12 INT_X4Y18 INT 1
		(primitive_site TIEOFF_X4Y18 TIEOFF internal 2)
	)
	(tile 107 13 CLBLL_X4Y18 CLBLL 2
		(primitive_site SLICE_X6Y18 SLICEL internal 45)
		(primitive_site SLICE_X7Y18 SLICEL internal 45)
	)
	(tile 107 14 INT_X5Y18 INT 1
		(primitive_site TIEOFF_X5Y18 TIEOFF internal 2)
	)
	(tile 107 15 INT_INTERFACE_X5Y18 INT_INTERFACE 0
	)
	(tile 107 16 NULL_X16Y19 NULL 0
	)
	(tile 107 17 INT_X6Y18 INT 1
		(primitive_site TIEOFF_X6Y18 TIEOFF internal 2)
	)
	(tile 107 18 CLBLM_X6Y18 CLBLM 2
		(primitive_site SLICE_X8Y18 SLICEM internal 50)
		(primitive_site SLICE_X9Y18 SLICEL internal 45)
	)
	(tile 107 19 INT_X7Y18 INT 1
		(primitive_site TIEOFF_X7Y18 TIEOFF internal 2)
	)
	(tile 107 20 CLBLM_X7Y18 CLBLM 2
		(primitive_site SLICE_X10Y18 SLICEM internal 50)
		(primitive_site SLICE_X11Y18 SLICEL internal 45)
	)
	(tile 107 21 VBRK_X7Y18 VBRK 0
	)
	(tile 107 22 INT_X8Y18 INT 1
		(primitive_site TIEOFF_X8Y18 TIEOFF internal 2)
	)
	(tile 107 23 INT_INTERFACE_X8Y18 INT_INTERFACE 0
	)
	(tile 107 24 NULL_X24Y19 NULL 0
	)
	(tile 107 25 INT_X9Y18 INT 1
		(primitive_site TIEOFF_X10Y18 TIEOFF internal 2)
	)
	(tile 107 26 CLBLM_X9Y18 CLBLM 2
		(primitive_site SLICE_X12Y18 SLICEM internal 50)
		(primitive_site SLICE_X13Y18 SLICEL internal 45)
	)
	(tile 107 27 INT_X10Y18 INT 1
		(primitive_site TIEOFF_X11Y18 TIEOFF internal 2)
	)
	(tile 107 28 CLBLM_X10Y18 CLBLM 2
		(primitive_site SLICE_X14Y18 SLICEM internal 50)
		(primitive_site SLICE_X15Y18 SLICEL internal 45)
	)
	(tile 107 29 INT_X11Y18 INT 1
		(primitive_site TIEOFF_X12Y18 TIEOFF internal 2)
	)
	(tile 107 30 CLBLM_X11Y18 CLBLM 2
		(primitive_site SLICE_X16Y18 SLICEM internal 50)
		(primitive_site SLICE_X17Y18 SLICEL internal 45)
	)
	(tile 107 31 INT_X12Y18 INT 1
		(primitive_site TIEOFF_X13Y18 TIEOFF internal 2)
	)
	(tile 107 32 CLBLM_X12Y18 CLBLM 2
		(primitive_site SLICE_X18Y18 SLICEM internal 50)
		(primitive_site SLICE_X19Y18 SLICEL internal 45)
	)
	(tile 107 33 VBRK_X12Y18 VBRK 0
	)
	(tile 107 34 INT_X13Y18 INT 1
		(primitive_site TIEOFF_X14Y18 TIEOFF internal 2)
	)
	(tile 107 35 INT_INTERFACE_X13Y18 INT_INTERFACE 0
	)
	(tile 107 36 NULL_X36Y19 NULL 0
	)
	(tile 107 37 INT_X14Y18 INT 1
		(primitive_site TIEOFF_X16Y18 TIEOFF internal 2)
	)
	(tile 107 38 CLBLM_X14Y18 CLBLM 2
		(primitive_site SLICE_X20Y18 SLICEM internal 50)
		(primitive_site SLICE_X21Y18 SLICEL internal 45)
	)
	(tile 107 39 INT_X15Y18 INT 1
		(primitive_site TIEOFF_X17Y18 TIEOFF internal 2)
	)
	(tile 107 40 CLBLM_X15Y18 CLBLM 2
		(primitive_site SLICE_X22Y18 SLICEM internal 50)
		(primitive_site SLICE_X23Y18 SLICEL internal 45)
	)
	(tile 107 41 INT_X16Y18 INT 1
		(primitive_site TIEOFF_X18Y18 TIEOFF internal 2)
	)
	(tile 107 42 INT_INTERFACE_X16Y18 INT_INTERFACE 0
	)
	(tile 107 43 NULL_X43Y19 NULL 0
	)
	(tile 107 44 INT_X17Y18 INT 1
		(primitive_site TIEOFF_X19Y18 TIEOFF internal 2)
	)
	(tile 107 45 CLBLM_X17Y18 CLBLM 2
		(primitive_site SLICE_X24Y18 SLICEM internal 50)
		(primitive_site SLICE_X25Y18 SLICEL internal 45)
	)
	(tile 107 46 INT_X18Y18 INT 1
		(primitive_site TIEOFF_X20Y18 TIEOFF internal 2)
	)
	(tile 107 47 CLBLM_X18Y18 CLBLM 2
		(primitive_site SLICE_X26Y18 SLICEM internal 50)
		(primitive_site SLICE_X27Y18 SLICEL internal 45)
	)
	(tile 107 48 VBRK_X18Y18 VBRK 0
	)
	(tile 107 49 INT_X19Y18 INT 1
		(primitive_site TIEOFF_X21Y18 TIEOFF internal 2)
	)
	(tile 107 50 INT_INTERFACE_X19Y18 INT_INTERFACE 0
	)
	(tile 107 51 NULL_X51Y19 NULL 0
	)
	(tile 107 52 INT_X20Y18 INT 1
		(primitive_site TIEOFF_X23Y18 TIEOFF internal 2)
	)
	(tile 107 53 CLBLM_X20Y18 CLBLM 2
		(primitive_site SLICE_X28Y18 SLICEM internal 50)
		(primitive_site SLICE_X29Y18 SLICEL internal 45)
	)
	(tile 107 54 INT_X21Y18 INT 1
		(primitive_site TIEOFF_X24Y18 TIEOFF internal 2)
	)
	(tile 107 55 CLBLM_X21Y18 CLBLM 2
		(primitive_site SLICE_X30Y18 SLICEM internal 50)
		(primitive_site SLICE_X31Y18 SLICEL internal 45)
	)
	(tile 107 56 INT_X22Y18 INT 1
		(primitive_site TIEOFF_X25Y18 TIEOFF internal 2)
	)
	(tile 107 57 INT_INTERFACE_X22Y18 INT_INTERFACE 0
	)
	(tile 107 58 NULL_X58Y19 NULL 0
	)
	(tile 107 59 INT_X23Y18 INT 1
		(primitive_site TIEOFF_X26Y18 TIEOFF internal 2)
	)
	(tile 107 60 CLBLM_X23Y18 CLBLM 2
		(primitive_site SLICE_X32Y18 SLICEM internal 50)
		(primitive_site SLICE_X33Y18 SLICEL internal 45)
	)
	(tile 107 61 INT_X24Y18 INT 1
		(primitive_site TIEOFF_X27Y18 TIEOFF internal 2)
	)
	(tile 107 62 CLBLL_X24Y18 CLBLL 2
		(primitive_site SLICE_X34Y18 SLICEL internal 45)
		(primitive_site SLICE_X35Y18 SLICEL internal 45)
	)
	(tile 107 63 VBRK_X24Y18 VBRK 0
	)
	(tile 107 64 LIOB_FT_X25Y18 LIOB_FT 2
		(primitive_site AA17 IOBS bonded 13)
		(primitive_site Y17 IOBM bonded 13)
	)
	(tile 107 65 LIOI_X25Y18 LIOI 6
		(primitive_site IODELAY_X1Y18 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y18 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y19 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y19 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y19 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y18 OLOGICE1 internal 32)
	)
	(tile 107 66 INT_X25Y18 INT 1
		(primitive_site TIEOFF_X28Y18 TIEOFF internal 2)
	)
	(tile 107 67 IOI_L_INT_INTERFACE_X25Y18 IOI_L_INT_INTERFACE 0
	)
	(tile 107 68 VBRK_X25Y18 VBRK 0
	)
	(tile 107 69 INT_X26Y18 INT 1
		(primitive_site TIEOFF_X29Y18 TIEOFF internal 2)
	)
	(tile 107 70 CLBLM_X26Y18 CLBLM 2
		(primitive_site SLICE_X36Y18 SLICEM internal 50)
		(primitive_site SLICE_X37Y18 SLICEL internal 45)
	)
	(tile 107 71 INT_X27Y18 INT 1
		(primitive_site TIEOFF_X30Y18 TIEOFF internal 2)
	)
	(tile 107 72 CLBLL_X27Y18 CLBLL 2
		(primitive_site SLICE_X38Y18 SLICEL internal 45)
		(primitive_site SLICE_X39Y18 SLICEL internal 45)
	)
	(tile 107 73 INT_X28Y18 INT 1
		(primitive_site TIEOFF_X31Y18 TIEOFF internal 2)
	)
	(tile 107 74 CLBLM_X28Y18 CLBLM 2
		(primitive_site SLICE_X40Y18 SLICEM internal 50)
		(primitive_site SLICE_X41Y18 SLICEL internal 45)
	)
	(tile 107 75 INT_X29Y18 INT 1
		(primitive_site TIEOFF_X32Y18 TIEOFF internal 2)
	)
	(tile 107 76 CLBLL_X29Y18 CLBLL 2
		(primitive_site SLICE_X42Y18 SLICEL internal 45)
		(primitive_site SLICE_X43Y18 SLICEL internal 45)
	)
	(tile 107 77 VBRK_X29Y18 VBRK 0
	)
	(tile 107 78 CENTER_SPACE2_X78Y19 CENTER_SPACE2 0
	)
	(tile 107 79 CENTER_SPACE1_X79Y19 CENTER_SPACE1 0
	)
	(tile 107 80 CENTER_SPACE2_X80Y19 CENTER_SPACE2 0
	)
	(tile 107 81 CENTER_SPACE1_X81Y19 CENTER_SPACE1 0
	)
	(tile 107 82 CENTER_SPACE2_X82Y19 CENTER_SPACE2 0
	)
	(tile 107 83 CENTER_SPACE1_X83Y19 CENTER_SPACE1 0
	)
	(tile 107 84 CENTER_SPACE2_X84Y19 CENTER_SPACE2 0
	)
	(tile 107 85 CENTER_SPACE1_X85Y19 CENTER_SPACE1 0
	)
	(tile 107 86 CENTER_SPACE2_X86Y19 CENTER_SPACE2 0
	)
	(tile 107 87 CENTER_SPACE1_X87Y19 CENTER_SPACE1 0
	)
	(tile 107 88 CENTER_SPACE2_X88Y19 CENTER_SPACE2 0
	)
	(tile 107 89 NULL_X89Y19 NULL 0
	)
	(tile 107 90 VFRAME_X89Y19 VFRAME 0
	)
	(tile 107 91 INT_X36Y18 INT 1
		(primitive_site TIEOFF_X39Y18 TIEOFF internal 2)
	)
	(tile 107 92 INT_INTERFACE_X36Y18 INT_INTERFACE 0
	)
	(tile 107 93 NULL_X93Y19 NULL 0
	)
	(tile 107 94 INT_X37Y18 INT 1
		(primitive_site TIEOFF_X40Y18 TIEOFF internal 2)
	)
	(tile 107 95 CLBLM_X37Y18 CLBLM 2
		(primitive_site SLICE_X56Y18 SLICEM internal 50)
		(primitive_site SLICE_X57Y18 SLICEL internal 45)
	)
	(tile 107 96 INT_X38Y18 INT 1
		(primitive_site TIEOFF_X41Y18 TIEOFF internal 2)
	)
	(tile 107 97 CLBLL_X38Y18 CLBLL 2
		(primitive_site SLICE_X58Y18 SLICEL internal 45)
		(primitive_site SLICE_X59Y18 SLICEL internal 45)
	)
	(tile 107 98 INT_X39Y18 INT 1
		(primitive_site TIEOFF_X42Y18 TIEOFF internal 2)
	)
	(tile 107 99 CLBLM_X39Y18 CLBLM 2
		(primitive_site SLICE_X60Y18 SLICEM internal 50)
		(primitive_site SLICE_X61Y18 SLICEL internal 45)
	)
	(tile 107 100 INT_X40Y18 INT 1
		(primitive_site TIEOFF_X43Y18 TIEOFF internal 2)
	)
	(tile 107 101 CLBLL_X40Y18 CLBLL 2
		(primitive_site SLICE_X62Y18 SLICEL internal 45)
		(primitive_site SLICE_X63Y18 SLICEL internal 45)
	)
	(tile 107 102 VBRK_X40Y18 VBRK 0
	)
	(tile 107 103 INT_X41Y18 INT 1
		(primitive_site TIEOFF_X44Y18 TIEOFF internal 2)
	)
	(tile 107 104 INT_INTERFACE_X41Y18 INT_INTERFACE 0
	)
	(tile 107 105 RIOI_X41Y18 RIOI 6
		(primitive_site OLOGIC_X2Y18 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y18 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y18 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y19 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y19 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y19 ILOGICE1 internal 28)
	)
	(tile 107 106 RIOB_X41Y18 RIOB 2
		(primitive_site Y9 IOBS bonded 13)
		(primitive_site AA9 IOBM bonded 13)
	)
	(tile 107 107 VBRK_X41Y18 VBRK 0
	)
	(tile 107 108 INT_X42Y18 INT 1
		(primitive_site TIEOFF_X45Y18 TIEOFF internal 2)
	)
	(tile 107 109 CLBLM_X42Y18 CLBLM 2
		(primitive_site SLICE_X64Y18 SLICEM internal 50)
		(primitive_site SLICE_X65Y18 SLICEL internal 45)
	)
	(tile 107 110 INT_X43Y18 INT 1
		(primitive_site TIEOFF_X46Y18 TIEOFF internal 2)
	)
	(tile 107 111 CLBLL_X43Y18 CLBLL 2
		(primitive_site SLICE_X66Y18 SLICEL internal 45)
		(primitive_site SLICE_X67Y18 SLICEL internal 45)
	)
	(tile 107 112 INT_X44Y18 INT 1
		(primitive_site TIEOFF_X47Y18 TIEOFF internal 2)
	)
	(tile 107 113 INT_INTERFACE_X44Y18 INT_INTERFACE 0
	)
	(tile 107 114 NULL_X114Y19 NULL 0
	)
	(tile 107 115 INT_X45Y18 INT 1
		(primitive_site TIEOFF_X48Y18 TIEOFF internal 2)
	)
	(tile 107 116 CLBLM_X45Y18 CLBLM 2
		(primitive_site SLICE_X68Y18 SLICEM internal 50)
		(primitive_site SLICE_X69Y18 SLICEL internal 45)
	)
	(tile 107 117 INT_X46Y18 INT 1
		(primitive_site TIEOFF_X49Y18 TIEOFF internal 2)
	)
	(tile 107 118 CLBLM_X46Y18 CLBLM 2
		(primitive_site SLICE_X70Y18 SLICEM internal 50)
		(primitive_site SLICE_X71Y18 SLICEL internal 45)
	)
	(tile 107 119 INT_X47Y18 INT 1
		(primitive_site TIEOFF_X50Y18 TIEOFF internal 2)
	)
	(tile 107 120 INT_INTERFACE_X47Y18 INT_INTERFACE 0
	)
	(tile 107 121 NULL_X121Y19 NULL 0
	)
	(tile 107 122 VBRK_X47Y18 VBRK 0
	)
	(tile 107 123 INT_X48Y18 INT 1
		(primitive_site TIEOFF_X52Y18 TIEOFF internal 2)
	)
	(tile 107 124 CLBLM_X48Y18 CLBLM 2
		(primitive_site SLICE_X72Y18 SLICEM internal 50)
		(primitive_site SLICE_X73Y18 SLICEL internal 45)
	)
	(tile 107 125 INT_X49Y18 INT 1
		(primitive_site TIEOFF_X53Y18 TIEOFF internal 2)
	)
	(tile 107 126 CLBLM_X49Y18 CLBLM 2
		(primitive_site SLICE_X74Y18 SLICEM internal 50)
		(primitive_site SLICE_X75Y18 SLICEL internal 45)
	)
	(tile 107 127 INT_X50Y18 INT 1
		(primitive_site TIEOFF_X54Y18 TIEOFF internal 2)
	)
	(tile 107 128 INT_INTERFACE_X50Y18 INT_INTERFACE 0
	)
	(tile 107 129 NULL_X129Y19 NULL 0
	)
	(tile 107 130 INT_X51Y18 INT 1
		(primitive_site TIEOFF_X55Y18 TIEOFF internal 2)
	)
	(tile 107 131 CLBLM_X51Y18 CLBLM 2
		(primitive_site SLICE_X76Y18 SLICEM internal 50)
		(primitive_site SLICE_X77Y18 SLICEL internal 45)
	)
	(tile 107 132 INT_X52Y18 INT 1
		(primitive_site TIEOFF_X56Y18 TIEOFF internal 2)
	)
	(tile 107 133 CLBLM_X52Y18 CLBLM 2
		(primitive_site SLICE_X78Y18 SLICEM internal 50)
		(primitive_site SLICE_X79Y18 SLICEL internal 45)
	)
	(tile 107 134 INT_X53Y18 INT 1
		(primitive_site TIEOFF_X57Y18 TIEOFF internal 2)
	)
	(tile 107 135 INT_INTERFACE_X53Y18 INT_INTERFACE 0
	)
	(tile 107 136 NULL_X136Y19 NULL 0
	)
	(tile 107 137 VBRK_X53Y18 VBRK 0
	)
	(tile 107 138 INT_X54Y18 INT 1
		(primitive_site TIEOFF_X59Y18 TIEOFF internal 2)
	)
	(tile 107 139 CLBLM_X54Y18 CLBLM 2
		(primitive_site SLICE_X80Y18 SLICEM internal 50)
		(primitive_site SLICE_X81Y18 SLICEL internal 45)
	)
	(tile 107 140 INT_X55Y18 INT 1
		(primitive_site TIEOFF_X60Y18 TIEOFF internal 2)
	)
	(tile 107 141 CLBLM_X55Y18 CLBLM 2
		(primitive_site SLICE_X82Y18 SLICEM internal 50)
		(primitive_site SLICE_X83Y18 SLICEL internal 45)
	)
	(tile 107 142 INT_X56Y18 INT 1
		(primitive_site TIEOFF_X61Y18 TIEOFF internal 2)
	)
	(tile 107 143 CLBLM_X56Y18 CLBLM 2
		(primitive_site SLICE_X84Y18 SLICEM internal 50)
		(primitive_site SLICE_X85Y18 SLICEL internal 45)
	)
	(tile 107 144 INT_X57Y18 INT 1
		(primitive_site TIEOFF_X62Y18 TIEOFF internal 2)
	)
	(tile 107 145 CLBLM_X57Y18 CLBLM 2
		(primitive_site SLICE_X86Y18 SLICEM internal 50)
		(primitive_site SLICE_X87Y18 SLICEL internal 45)
	)
	(tile 107 146 INT_X58Y18 INT 1
		(primitive_site TIEOFF_X63Y18 TIEOFF internal 2)
	)
	(tile 107 147 INT_INTERFACE_X58Y18 INT_INTERFACE 0
	)
	(tile 107 148 NULL_X148Y19 NULL 0
	)
	(tile 107 149 VBRK_X58Y18 VBRK 0
	)
	(tile 107 150 INT_X59Y18 INT 1
		(primitive_site TIEOFF_X65Y18 TIEOFF internal 2)
	)
	(tile 107 151 CLBLM_X59Y18 CLBLM 2
		(primitive_site SLICE_X88Y18 SLICEM internal 50)
		(primitive_site SLICE_X89Y18 SLICEL internal 45)
	)
	(tile 107 152 INT_X60Y18 INT 1
		(primitive_site TIEOFF_X66Y18 TIEOFF internal 2)
	)
	(tile 107 153 CLBLM_X60Y18 CLBLM 2
		(primitive_site SLICE_X90Y18 SLICEM internal 50)
		(primitive_site SLICE_X91Y18 SLICEL internal 45)
	)
	(tile 107 154 INT_X61Y18 INT 1
		(primitive_site TIEOFF_X67Y18 TIEOFF internal 2)
	)
	(tile 107 155 INT_INTERFACE_X61Y18 INT_INTERFACE 0
	)
	(tile 107 156 NULL_X156Y19 NULL 0
	)
	(tile 107 157 INT_X62Y18 INT 1
		(primitive_site TIEOFF_X68Y18 TIEOFF internal 2)
	)
	(tile 107 158 CLBLM_X62Y18 CLBLM 2
		(primitive_site SLICE_X92Y18 SLICEM internal 50)
		(primitive_site SLICE_X93Y18 SLICEL internal 45)
	)
	(tile 107 159 INT_X63Y18 INT 1
		(primitive_site TIEOFF_X69Y18 TIEOFF internal 2)
	)
	(tile 107 160 CLBLL_X63Y18 CLBLL 2
		(primitive_site SLICE_X94Y18 SLICEL internal 45)
		(primitive_site SLICE_X95Y18 SLICEL internal 45)
	)
	(tile 107 161 VBRK_X63Y18 VBRK 0
	)
	(tile 107 162 INT_X64Y18 INT 1
		(primitive_site TIEOFF_X70Y18 TIEOFF internal 2)
	)
	(tile 107 163 CLBLM_X64Y18 CLBLM 2
		(primitive_site SLICE_X96Y18 SLICEM internal 50)
		(primitive_site SLICE_X97Y18 SLICEL internal 45)
	)
	(tile 107 164 INT_X65Y18 INT 1
		(primitive_site TIEOFF_X71Y18 TIEOFF internal 2)
	)
	(tile 107 165 CLBLL_X65Y18 CLBLL 2
		(primitive_site SLICE_X98Y18 SLICEL internal 45)
		(primitive_site SLICE_X99Y18 SLICEL internal 45)
	)
	(tile 107 166 INT_X66Y18 INT 1
		(primitive_site TIEOFF_X72Y18 TIEOFF internal 2)
	)
	(tile 107 167 CLBLL_X66Y18 CLBLL 2
		(primitive_site SLICE_X100Y18 SLICEL internal 45)
		(primitive_site SLICE_X101Y18 SLICEL internal 45)
	)
	(tile 107 168 INT_X67Y18 INT 1
		(primitive_site TIEOFF_X73Y18 TIEOFF internal 2)
	)
	(tile 107 169 CLBLM_X67Y18 CLBLM 2
		(primitive_site SLICE_X102Y18 SLICEM internal 50)
		(primitive_site SLICE_X103Y18 SLICEL internal 45)
	)
	(tile 107 170 INT_X68Y18 INT 1
		(primitive_site TIEOFF_X74Y18 TIEOFF internal 2)
	)
	(tile 107 171 CLBLL_X68Y18 CLBLL 2
		(primitive_site SLICE_X104Y18 SLICEL internal 45)
		(primitive_site SLICE_X105Y18 SLICEL internal 45)
	)
	(tile 107 172 INT_X69Y18 INT 1
		(primitive_site TIEOFF_X75Y18 TIEOFF internal 2)
	)
	(tile 107 173 EMAC_INT_INTERFACE_X69Y18 EMAC_INT_INTERFACE 0
	)
	(tile 107 174 NULL_X174Y19 NULL 0
	)
	(tile 107 175 INT_X70Y18 INT 1
		(primitive_site TIEOFF_X76Y18 TIEOFF internal 2)
	)
	(tile 107 176 GTX_INT_INTERFACE_X70Y18 GTX_INT_INTERFACE 0
	)
	(tile 107 177 R_TERM_INT_X70Y18 R_TERM_INT 0
	)
	(tile 107 178 NULL_X178Y19 NULL 0
	)
	(tile 108 0 NULL_X0Y18 NULL 0
	)
	(tile 108 1 NULL_X1Y18 NULL 0
	)
	(tile 108 2 L_TERM_INT_X0Y17 L_TERM_INT 0
	)
	(tile 108 3 INT_X0Y17 INT 1
		(primitive_site TIEOFF_X0Y17 TIEOFF internal 2)
	)
	(tile 108 4 IOI_L_INT_INTERFACE_X0Y17 IOI_L_INT_INTERFACE 0
	)
	(tile 108 5 VBRK_X0Y17 VBRK 0
	)
	(tile 108 6 INT_X1Y17 INT 1
		(primitive_site TIEOFF_X1Y17 TIEOFF internal 2)
	)
	(tile 108 7 CLBLM_X1Y17 CLBLM 2
		(primitive_site SLICE_X0Y17 SLICEM internal 50)
		(primitive_site SLICE_X1Y17 SLICEL internal 45)
	)
	(tile 108 8 INT_X2Y17 INT 1
		(primitive_site TIEOFF_X2Y17 TIEOFF internal 2)
	)
	(tile 108 9 CLBLL_X2Y17 CLBLL 2
		(primitive_site SLICE_X2Y17 SLICEL internal 45)
		(primitive_site SLICE_X3Y17 SLICEL internal 45)
	)
	(tile 108 10 INT_X3Y17 INT 1
		(primitive_site TIEOFF_X3Y17 TIEOFF internal 2)
	)
	(tile 108 11 CLBLM_X3Y17 CLBLM 2
		(primitive_site SLICE_X4Y17 SLICEM internal 50)
		(primitive_site SLICE_X5Y17 SLICEL internal 45)
	)
	(tile 108 12 INT_X4Y17 INT 1
		(primitive_site TIEOFF_X4Y17 TIEOFF internal 2)
	)
	(tile 108 13 CLBLL_X4Y17 CLBLL 2
		(primitive_site SLICE_X6Y17 SLICEL internal 45)
		(primitive_site SLICE_X7Y17 SLICEL internal 45)
	)
	(tile 108 14 INT_X5Y17 INT 1
		(primitive_site TIEOFF_X5Y17 TIEOFF internal 2)
	)
	(tile 108 15 INT_INTERFACE_X5Y17 INT_INTERFACE 0
	)
	(tile 108 16 NULL_X16Y18 NULL 0
	)
	(tile 108 17 INT_X6Y17 INT 1
		(primitive_site TIEOFF_X6Y17 TIEOFF internal 2)
	)
	(tile 108 18 CLBLM_X6Y17 CLBLM 2
		(primitive_site SLICE_X8Y17 SLICEM internal 50)
		(primitive_site SLICE_X9Y17 SLICEL internal 45)
	)
	(tile 108 19 INT_X7Y17 INT 1
		(primitive_site TIEOFF_X7Y17 TIEOFF internal 2)
	)
	(tile 108 20 CLBLM_X7Y17 CLBLM 2
		(primitive_site SLICE_X10Y17 SLICEM internal 50)
		(primitive_site SLICE_X11Y17 SLICEL internal 45)
	)
	(tile 108 21 VBRK_X7Y17 VBRK 0
	)
	(tile 108 22 INT_X8Y17 INT 1
		(primitive_site TIEOFF_X8Y17 TIEOFF internal 2)
	)
	(tile 108 23 INT_INTERFACE_X8Y17 INT_INTERFACE 0
	)
	(tile 108 24 NULL_X24Y18 NULL 0
	)
	(tile 108 25 INT_X9Y17 INT 1
		(primitive_site TIEOFF_X10Y17 TIEOFF internal 2)
	)
	(tile 108 26 CLBLM_X9Y17 CLBLM 2
		(primitive_site SLICE_X12Y17 SLICEM internal 50)
		(primitive_site SLICE_X13Y17 SLICEL internal 45)
	)
	(tile 108 27 INT_X10Y17 INT 1
		(primitive_site TIEOFF_X11Y17 TIEOFF internal 2)
	)
	(tile 108 28 CLBLM_X10Y17 CLBLM 2
		(primitive_site SLICE_X14Y17 SLICEM internal 50)
		(primitive_site SLICE_X15Y17 SLICEL internal 45)
	)
	(tile 108 29 INT_X11Y17 INT 1
		(primitive_site TIEOFF_X12Y17 TIEOFF internal 2)
	)
	(tile 108 30 CLBLM_X11Y17 CLBLM 2
		(primitive_site SLICE_X16Y17 SLICEM internal 50)
		(primitive_site SLICE_X17Y17 SLICEL internal 45)
	)
	(tile 108 31 INT_X12Y17 INT 1
		(primitive_site TIEOFF_X13Y17 TIEOFF internal 2)
	)
	(tile 108 32 CLBLM_X12Y17 CLBLM 2
		(primitive_site SLICE_X18Y17 SLICEM internal 50)
		(primitive_site SLICE_X19Y17 SLICEL internal 45)
	)
	(tile 108 33 VBRK_X12Y17 VBRK 0
	)
	(tile 108 34 INT_X13Y17 INT 1
		(primitive_site TIEOFF_X14Y17 TIEOFF internal 2)
	)
	(tile 108 35 INT_INTERFACE_X13Y17 INT_INTERFACE 0
	)
	(tile 108 36 NULL_X36Y18 NULL 0
	)
	(tile 108 37 INT_X14Y17 INT 1
		(primitive_site TIEOFF_X16Y17 TIEOFF internal 2)
	)
	(tile 108 38 CLBLM_X14Y17 CLBLM 2
		(primitive_site SLICE_X20Y17 SLICEM internal 50)
		(primitive_site SLICE_X21Y17 SLICEL internal 45)
	)
	(tile 108 39 INT_X15Y17 INT 1
		(primitive_site TIEOFF_X17Y17 TIEOFF internal 2)
	)
	(tile 108 40 CLBLM_X15Y17 CLBLM 2
		(primitive_site SLICE_X22Y17 SLICEM internal 50)
		(primitive_site SLICE_X23Y17 SLICEL internal 45)
	)
	(tile 108 41 INT_X16Y17 INT 1
		(primitive_site TIEOFF_X18Y17 TIEOFF internal 2)
	)
	(tile 108 42 INT_INTERFACE_X16Y17 INT_INTERFACE 0
	)
	(tile 108 43 NULL_X43Y18 NULL 0
	)
	(tile 108 44 INT_X17Y17 INT 1
		(primitive_site TIEOFF_X19Y17 TIEOFF internal 2)
	)
	(tile 108 45 CLBLM_X17Y17 CLBLM 2
		(primitive_site SLICE_X24Y17 SLICEM internal 50)
		(primitive_site SLICE_X25Y17 SLICEL internal 45)
	)
	(tile 108 46 INT_X18Y17 INT 1
		(primitive_site TIEOFF_X20Y17 TIEOFF internal 2)
	)
	(tile 108 47 CLBLM_X18Y17 CLBLM 2
		(primitive_site SLICE_X26Y17 SLICEM internal 50)
		(primitive_site SLICE_X27Y17 SLICEL internal 45)
	)
	(tile 108 48 VBRK_X18Y17 VBRK 0
	)
	(tile 108 49 INT_X19Y17 INT 1
		(primitive_site TIEOFF_X21Y17 TIEOFF internal 2)
	)
	(tile 108 50 INT_INTERFACE_X19Y17 INT_INTERFACE 0
	)
	(tile 108 51 NULL_X51Y18 NULL 0
	)
	(tile 108 52 INT_X20Y17 INT 1
		(primitive_site TIEOFF_X23Y17 TIEOFF internal 2)
	)
	(tile 108 53 CLBLM_X20Y17 CLBLM 2
		(primitive_site SLICE_X28Y17 SLICEM internal 50)
		(primitive_site SLICE_X29Y17 SLICEL internal 45)
	)
	(tile 108 54 INT_X21Y17 INT 1
		(primitive_site TIEOFF_X24Y17 TIEOFF internal 2)
	)
	(tile 108 55 CLBLM_X21Y17 CLBLM 2
		(primitive_site SLICE_X30Y17 SLICEM internal 50)
		(primitive_site SLICE_X31Y17 SLICEL internal 45)
	)
	(tile 108 56 INT_X22Y17 INT 1
		(primitive_site TIEOFF_X25Y17 TIEOFF internal 2)
	)
	(tile 108 57 INT_INTERFACE_X22Y17 INT_INTERFACE 0
	)
	(tile 108 58 NULL_X58Y18 NULL 0
	)
	(tile 108 59 INT_X23Y17 INT 1
		(primitive_site TIEOFF_X26Y17 TIEOFF internal 2)
	)
	(tile 108 60 CLBLM_X23Y17 CLBLM 2
		(primitive_site SLICE_X32Y17 SLICEM internal 50)
		(primitive_site SLICE_X33Y17 SLICEL internal 45)
	)
	(tile 108 61 INT_X24Y17 INT 1
		(primitive_site TIEOFF_X27Y17 TIEOFF internal 2)
	)
	(tile 108 62 CLBLL_X24Y17 CLBLL 2
		(primitive_site SLICE_X34Y17 SLICEL internal 45)
		(primitive_site SLICE_X35Y17 SLICEL internal 45)
	)
	(tile 108 63 VBRK_X24Y17 VBRK 0
	)
	(tile 108 64 NULL_X64Y18 NULL 0
	)
	(tile 108 65 NULL_X65Y18 NULL 0
	)
	(tile 108 66 INT_X25Y17 INT 1
		(primitive_site TIEOFF_X28Y17 TIEOFF internal 2)
	)
	(tile 108 67 IOI_L_INT_INTERFACE_X25Y17 IOI_L_INT_INTERFACE 0
	)
	(tile 108 68 VBRK_X25Y17 VBRK 0
	)
	(tile 108 69 INT_X26Y17 INT 1
		(primitive_site TIEOFF_X29Y17 TIEOFF internal 2)
	)
	(tile 108 70 CLBLM_X26Y17 CLBLM 2
		(primitive_site SLICE_X36Y17 SLICEM internal 50)
		(primitive_site SLICE_X37Y17 SLICEL internal 45)
	)
	(tile 108 71 INT_X27Y17 INT 1
		(primitive_site TIEOFF_X30Y17 TIEOFF internal 2)
	)
	(tile 108 72 CLBLL_X27Y17 CLBLL 2
		(primitive_site SLICE_X38Y17 SLICEL internal 45)
		(primitive_site SLICE_X39Y17 SLICEL internal 45)
	)
	(tile 108 73 INT_X28Y17 INT 1
		(primitive_site TIEOFF_X31Y17 TIEOFF internal 2)
	)
	(tile 108 74 CLBLM_X28Y17 CLBLM 2
		(primitive_site SLICE_X40Y17 SLICEM internal 50)
		(primitive_site SLICE_X41Y17 SLICEL internal 45)
	)
	(tile 108 75 INT_X29Y17 INT 1
		(primitive_site TIEOFF_X32Y17 TIEOFF internal 2)
	)
	(tile 108 76 CLBLL_X29Y17 CLBLL 2
		(primitive_site SLICE_X42Y17 SLICEL internal 45)
		(primitive_site SLICE_X43Y17 SLICEL internal 45)
	)
	(tile 108 77 VBRK_X29Y17 VBRK 0
	)
	(tile 108 78 CENTER_SPACE2_X78Y18 CENTER_SPACE2 0
	)
	(tile 108 79 CENTER_SPACE1_X79Y18 CENTER_SPACE1 0
	)
	(tile 108 80 CENTER_SPACE2_X80Y18 CENTER_SPACE2 0
	)
	(tile 108 81 CENTER_SPACE1_X81Y18 CENTER_SPACE1 0
	)
	(tile 108 82 CENTER_SPACE2_X82Y18 CENTER_SPACE2 0
	)
	(tile 108 83 CENTER_SPACE1_X83Y18 CENTER_SPACE1 0
	)
	(tile 108 84 CENTER_SPACE2_X84Y18 CENTER_SPACE2 0
	)
	(tile 108 85 CENTER_SPACE1_X85Y18 CENTER_SPACE1 0
	)
	(tile 108 86 CENTER_SPACE2_X86Y18 CENTER_SPACE2 0
	)
	(tile 108 87 CENTER_SPACE1_X87Y18 CENTER_SPACE1 0
	)
	(tile 108 88 CENTER_SPACE2_X88Y18 CENTER_SPACE2 0
	)
	(tile 108 89 NULL_X89Y18 NULL 0
	)
	(tile 108 90 VFRAME_X89Y18 VFRAME 0
	)
	(tile 108 91 INT_X36Y17 INT 1
		(primitive_site TIEOFF_X39Y17 TIEOFF internal 2)
	)
	(tile 108 92 INT_INTERFACE_X36Y17 INT_INTERFACE 0
	)
	(tile 108 93 NULL_X93Y18 NULL 0
	)
	(tile 108 94 INT_X37Y17 INT 1
		(primitive_site TIEOFF_X40Y17 TIEOFF internal 2)
	)
	(tile 108 95 CLBLM_X37Y17 CLBLM 2
		(primitive_site SLICE_X56Y17 SLICEM internal 50)
		(primitive_site SLICE_X57Y17 SLICEL internal 45)
	)
	(tile 108 96 INT_X38Y17 INT 1
		(primitive_site TIEOFF_X41Y17 TIEOFF internal 2)
	)
	(tile 108 97 CLBLL_X38Y17 CLBLL 2
		(primitive_site SLICE_X58Y17 SLICEL internal 45)
		(primitive_site SLICE_X59Y17 SLICEL internal 45)
	)
	(tile 108 98 INT_X39Y17 INT 1
		(primitive_site TIEOFF_X42Y17 TIEOFF internal 2)
	)
	(tile 108 99 CLBLM_X39Y17 CLBLM 2
		(primitive_site SLICE_X60Y17 SLICEM internal 50)
		(primitive_site SLICE_X61Y17 SLICEL internal 45)
	)
	(tile 108 100 INT_X40Y17 INT 1
		(primitive_site TIEOFF_X43Y17 TIEOFF internal 2)
	)
	(tile 108 101 CLBLL_X40Y17 CLBLL 2
		(primitive_site SLICE_X62Y17 SLICEL internal 45)
		(primitive_site SLICE_X63Y17 SLICEL internal 45)
	)
	(tile 108 102 VBRK_X40Y17 VBRK 0
	)
	(tile 108 103 INT_X41Y17 INT 1
		(primitive_site TIEOFF_X44Y17 TIEOFF internal 2)
	)
	(tile 108 104 INT_INTERFACE_X41Y17 INT_INTERFACE 0
	)
	(tile 108 105 NULL_X105Y18 NULL 0
	)
	(tile 108 106 NULL_X106Y18 NULL 0
	)
	(tile 108 107 VBRK_X106Y18 VBRK 0
	)
	(tile 108 108 INT_X42Y17 INT 1
		(primitive_site TIEOFF_X45Y17 TIEOFF internal 2)
	)
	(tile 108 109 CLBLM_X42Y17 CLBLM 2
		(primitive_site SLICE_X64Y17 SLICEM internal 50)
		(primitive_site SLICE_X65Y17 SLICEL internal 45)
	)
	(tile 108 110 INT_X43Y17 INT 1
		(primitive_site TIEOFF_X46Y17 TIEOFF internal 2)
	)
	(tile 108 111 CLBLL_X43Y17 CLBLL 2
		(primitive_site SLICE_X66Y17 SLICEL internal 45)
		(primitive_site SLICE_X67Y17 SLICEL internal 45)
	)
	(tile 108 112 INT_X44Y17 INT 1
		(primitive_site TIEOFF_X47Y17 TIEOFF internal 2)
	)
	(tile 108 113 INT_INTERFACE_X44Y17 INT_INTERFACE 0
	)
	(tile 108 114 NULL_X114Y18 NULL 0
	)
	(tile 108 115 INT_X45Y17 INT 1
		(primitive_site TIEOFF_X48Y17 TIEOFF internal 2)
	)
	(tile 108 116 CLBLM_X45Y17 CLBLM 2
		(primitive_site SLICE_X68Y17 SLICEM internal 50)
		(primitive_site SLICE_X69Y17 SLICEL internal 45)
	)
	(tile 108 117 INT_X46Y17 INT 1
		(primitive_site TIEOFF_X49Y17 TIEOFF internal 2)
	)
	(tile 108 118 CLBLM_X46Y17 CLBLM 2
		(primitive_site SLICE_X70Y17 SLICEM internal 50)
		(primitive_site SLICE_X71Y17 SLICEL internal 45)
	)
	(tile 108 119 INT_X47Y17 INT 1
		(primitive_site TIEOFF_X50Y17 TIEOFF internal 2)
	)
	(tile 108 120 INT_INTERFACE_X47Y17 INT_INTERFACE 0
	)
	(tile 108 121 NULL_X121Y18 NULL 0
	)
	(tile 108 122 VBRK_X47Y17 VBRK 0
	)
	(tile 108 123 INT_X48Y17 INT 1
		(primitive_site TIEOFF_X52Y17 TIEOFF internal 2)
	)
	(tile 108 124 CLBLM_X48Y17 CLBLM 2
		(primitive_site SLICE_X72Y17 SLICEM internal 50)
		(primitive_site SLICE_X73Y17 SLICEL internal 45)
	)
	(tile 108 125 INT_X49Y17 INT 1
		(primitive_site TIEOFF_X53Y17 TIEOFF internal 2)
	)
	(tile 108 126 CLBLM_X49Y17 CLBLM 2
		(primitive_site SLICE_X74Y17 SLICEM internal 50)
		(primitive_site SLICE_X75Y17 SLICEL internal 45)
	)
	(tile 108 127 INT_X50Y17 INT 1
		(primitive_site TIEOFF_X54Y17 TIEOFF internal 2)
	)
	(tile 108 128 INT_INTERFACE_X50Y17 INT_INTERFACE 0
	)
	(tile 108 129 NULL_X129Y18 NULL 0
	)
	(tile 108 130 INT_X51Y17 INT 1
		(primitive_site TIEOFF_X55Y17 TIEOFF internal 2)
	)
	(tile 108 131 CLBLM_X51Y17 CLBLM 2
		(primitive_site SLICE_X76Y17 SLICEM internal 50)
		(primitive_site SLICE_X77Y17 SLICEL internal 45)
	)
	(tile 108 132 INT_X52Y17 INT 1
		(primitive_site TIEOFF_X56Y17 TIEOFF internal 2)
	)
	(tile 108 133 CLBLM_X52Y17 CLBLM 2
		(primitive_site SLICE_X78Y17 SLICEM internal 50)
		(primitive_site SLICE_X79Y17 SLICEL internal 45)
	)
	(tile 108 134 INT_X53Y17 INT 1
		(primitive_site TIEOFF_X57Y17 TIEOFF internal 2)
	)
	(tile 108 135 INT_INTERFACE_X53Y17 INT_INTERFACE 0
	)
	(tile 108 136 NULL_X136Y18 NULL 0
	)
	(tile 108 137 VBRK_X53Y17 VBRK 0
	)
	(tile 108 138 INT_X54Y17 INT 1
		(primitive_site TIEOFF_X59Y17 TIEOFF internal 2)
	)
	(tile 108 139 CLBLM_X54Y17 CLBLM 2
		(primitive_site SLICE_X80Y17 SLICEM internal 50)
		(primitive_site SLICE_X81Y17 SLICEL internal 45)
	)
	(tile 108 140 INT_X55Y17 INT 1
		(primitive_site TIEOFF_X60Y17 TIEOFF internal 2)
	)
	(tile 108 141 CLBLM_X55Y17 CLBLM 2
		(primitive_site SLICE_X82Y17 SLICEM internal 50)
		(primitive_site SLICE_X83Y17 SLICEL internal 45)
	)
	(tile 108 142 INT_X56Y17 INT 1
		(primitive_site TIEOFF_X61Y17 TIEOFF internal 2)
	)
	(tile 108 143 CLBLM_X56Y17 CLBLM 2
		(primitive_site SLICE_X84Y17 SLICEM internal 50)
		(primitive_site SLICE_X85Y17 SLICEL internal 45)
	)
	(tile 108 144 INT_X57Y17 INT 1
		(primitive_site TIEOFF_X62Y17 TIEOFF internal 2)
	)
	(tile 108 145 CLBLM_X57Y17 CLBLM 2
		(primitive_site SLICE_X86Y17 SLICEM internal 50)
		(primitive_site SLICE_X87Y17 SLICEL internal 45)
	)
	(tile 108 146 INT_X58Y17 INT 1
		(primitive_site TIEOFF_X63Y17 TIEOFF internal 2)
	)
	(tile 108 147 INT_INTERFACE_X58Y17 INT_INTERFACE 0
	)
	(tile 108 148 NULL_X148Y18 NULL 0
	)
	(tile 108 149 VBRK_X58Y17 VBRK 0
	)
	(tile 108 150 INT_X59Y17 INT 1
		(primitive_site TIEOFF_X65Y17 TIEOFF internal 2)
	)
	(tile 108 151 CLBLM_X59Y17 CLBLM 2
		(primitive_site SLICE_X88Y17 SLICEM internal 50)
		(primitive_site SLICE_X89Y17 SLICEL internal 45)
	)
	(tile 108 152 INT_X60Y17 INT 1
		(primitive_site TIEOFF_X66Y17 TIEOFF internal 2)
	)
	(tile 108 153 CLBLM_X60Y17 CLBLM 2
		(primitive_site SLICE_X90Y17 SLICEM internal 50)
		(primitive_site SLICE_X91Y17 SLICEL internal 45)
	)
	(tile 108 154 INT_X61Y17 INT 1
		(primitive_site TIEOFF_X67Y17 TIEOFF internal 2)
	)
	(tile 108 155 INT_INTERFACE_X61Y17 INT_INTERFACE 0
	)
	(tile 108 156 NULL_X156Y18 NULL 0
	)
	(tile 108 157 INT_X62Y17 INT 1
		(primitive_site TIEOFF_X68Y17 TIEOFF internal 2)
	)
	(tile 108 158 CLBLM_X62Y17 CLBLM 2
		(primitive_site SLICE_X92Y17 SLICEM internal 50)
		(primitive_site SLICE_X93Y17 SLICEL internal 45)
	)
	(tile 108 159 INT_X63Y17 INT 1
		(primitive_site TIEOFF_X69Y17 TIEOFF internal 2)
	)
	(tile 108 160 CLBLL_X63Y17 CLBLL 2
		(primitive_site SLICE_X94Y17 SLICEL internal 45)
		(primitive_site SLICE_X95Y17 SLICEL internal 45)
	)
	(tile 108 161 VBRK_X63Y17 VBRK 0
	)
	(tile 108 162 INT_X64Y17 INT 1
		(primitive_site TIEOFF_X70Y17 TIEOFF internal 2)
	)
	(tile 108 163 CLBLM_X64Y17 CLBLM 2
		(primitive_site SLICE_X96Y17 SLICEM internal 50)
		(primitive_site SLICE_X97Y17 SLICEL internal 45)
	)
	(tile 108 164 INT_X65Y17 INT 1
		(primitive_site TIEOFF_X71Y17 TIEOFF internal 2)
	)
	(tile 108 165 CLBLL_X65Y17 CLBLL 2
		(primitive_site SLICE_X98Y17 SLICEL internal 45)
		(primitive_site SLICE_X99Y17 SLICEL internal 45)
	)
	(tile 108 166 INT_X66Y17 INT 1
		(primitive_site TIEOFF_X72Y17 TIEOFF internal 2)
	)
	(tile 108 167 CLBLL_X66Y17 CLBLL 2
		(primitive_site SLICE_X100Y17 SLICEL internal 45)
		(primitive_site SLICE_X101Y17 SLICEL internal 45)
	)
	(tile 108 168 INT_X67Y17 INT 1
		(primitive_site TIEOFF_X73Y17 TIEOFF internal 2)
	)
	(tile 108 169 CLBLM_X67Y17 CLBLM 2
		(primitive_site SLICE_X102Y17 SLICEM internal 50)
		(primitive_site SLICE_X103Y17 SLICEL internal 45)
	)
	(tile 108 170 INT_X68Y17 INT 1
		(primitive_site TIEOFF_X74Y17 TIEOFF internal 2)
	)
	(tile 108 171 CLBLL_X68Y17 CLBLL 2
		(primitive_site SLICE_X104Y17 SLICEL internal 45)
		(primitive_site SLICE_X105Y17 SLICEL internal 45)
	)
	(tile 108 172 INT_X69Y17 INT 1
		(primitive_site TIEOFF_X75Y17 TIEOFF internal 2)
	)
	(tile 108 173 EMAC_INT_INTERFACE_X69Y17 EMAC_INT_INTERFACE 0
	)
	(tile 108 174 NULL_X174Y18 NULL 0
	)
	(tile 108 175 INT_X70Y17 INT 1
		(primitive_site TIEOFF_X76Y17 TIEOFF internal 2)
	)
	(tile 108 176 GTX_INT_INTERFACE_X70Y17 GTX_INT_INTERFACE 0
	)
	(tile 108 177 R_TERM_INT_X70Y17 R_TERM_INT 0
	)
	(tile 108 178 NULL_X178Y18 NULL 0
	)
	(tile 109 0 LIOB_X0Y16 LIOB 2
		(primitive_site R20 IOBS bonded 13)
		(primitive_site R19 IOBM bonded 13)
	)
	(tile 109 1 LIOI_X0Y16 LIOI 6
		(primitive_site IODELAY_X0Y16 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y16 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y17 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y17 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y17 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y16 OLOGICE1 internal 32)
	)
	(tile 109 2 L_TERM_INT_X0Y16 L_TERM_INT 0
	)
	(tile 109 3 INT_X0Y16 INT 1
		(primitive_site TIEOFF_X0Y16 TIEOFF internal 2)
	)
	(tile 109 4 IOI_L_INT_INTERFACE_X0Y16 IOI_L_INT_INTERFACE 0
	)
	(tile 109 5 VBRK_X0Y16 VBRK 0
	)
	(tile 109 6 INT_X1Y16 INT 1
		(primitive_site TIEOFF_X1Y16 TIEOFF internal 2)
	)
	(tile 109 7 CLBLM_X1Y16 CLBLM 2
		(primitive_site SLICE_X0Y16 SLICEM internal 50)
		(primitive_site SLICE_X1Y16 SLICEL internal 45)
	)
	(tile 109 8 INT_X2Y16 INT 1
		(primitive_site TIEOFF_X2Y16 TIEOFF internal 2)
	)
	(tile 109 9 CLBLL_X2Y16 CLBLL 2
		(primitive_site SLICE_X2Y16 SLICEL internal 45)
		(primitive_site SLICE_X3Y16 SLICEL internal 45)
	)
	(tile 109 10 INT_X3Y16 INT 1
		(primitive_site TIEOFF_X3Y16 TIEOFF internal 2)
	)
	(tile 109 11 CLBLM_X3Y16 CLBLM 2
		(primitive_site SLICE_X4Y16 SLICEM internal 50)
		(primitive_site SLICE_X5Y16 SLICEL internal 45)
	)
	(tile 109 12 INT_X4Y16 INT 1
		(primitive_site TIEOFF_X4Y16 TIEOFF internal 2)
	)
	(tile 109 13 CLBLL_X4Y16 CLBLL 2
		(primitive_site SLICE_X6Y16 SLICEL internal 45)
		(primitive_site SLICE_X7Y16 SLICEL internal 45)
	)
	(tile 109 14 INT_X5Y16 INT 1
		(primitive_site TIEOFF_X5Y16 TIEOFF internal 2)
	)
	(tile 109 15 INT_INTERFACE_X5Y16 INT_INTERFACE 0
	)
	(tile 109 16 NULL_X16Y17 NULL 0
	)
	(tile 109 17 INT_X6Y16 INT 1
		(primitive_site TIEOFF_X6Y16 TIEOFF internal 2)
	)
	(tile 109 18 CLBLM_X6Y16 CLBLM 2
		(primitive_site SLICE_X8Y16 SLICEM internal 50)
		(primitive_site SLICE_X9Y16 SLICEL internal 45)
	)
	(tile 109 19 INT_X7Y16 INT 1
		(primitive_site TIEOFF_X7Y16 TIEOFF internal 2)
	)
	(tile 109 20 CLBLM_X7Y16 CLBLM 2
		(primitive_site SLICE_X10Y16 SLICEM internal 50)
		(primitive_site SLICE_X11Y16 SLICEL internal 45)
	)
	(tile 109 21 VBRK_X7Y16 VBRK 0
	)
	(tile 109 22 INT_X8Y16 INT 1
		(primitive_site TIEOFF_X8Y16 TIEOFF internal 2)
	)
	(tile 109 23 INT_INTERFACE_X8Y16 INT_INTERFACE 0
	)
	(tile 109 24 NULL_X24Y17 NULL 0
	)
	(tile 109 25 INT_X9Y16 INT 1
		(primitive_site TIEOFF_X10Y16 TIEOFF internal 2)
	)
	(tile 109 26 CLBLM_X9Y16 CLBLM 2
		(primitive_site SLICE_X12Y16 SLICEM internal 50)
		(primitive_site SLICE_X13Y16 SLICEL internal 45)
	)
	(tile 109 27 INT_X10Y16 INT 1
		(primitive_site TIEOFF_X11Y16 TIEOFF internal 2)
	)
	(tile 109 28 CLBLM_X10Y16 CLBLM 2
		(primitive_site SLICE_X14Y16 SLICEM internal 50)
		(primitive_site SLICE_X15Y16 SLICEL internal 45)
	)
	(tile 109 29 INT_X11Y16 INT 1
		(primitive_site TIEOFF_X12Y16 TIEOFF internal 2)
	)
	(tile 109 30 CLBLM_X11Y16 CLBLM 2
		(primitive_site SLICE_X16Y16 SLICEM internal 50)
		(primitive_site SLICE_X17Y16 SLICEL internal 45)
	)
	(tile 109 31 INT_X12Y16 INT 1
		(primitive_site TIEOFF_X13Y16 TIEOFF internal 2)
	)
	(tile 109 32 CLBLM_X12Y16 CLBLM 2
		(primitive_site SLICE_X18Y16 SLICEM internal 50)
		(primitive_site SLICE_X19Y16 SLICEL internal 45)
	)
	(tile 109 33 VBRK_X12Y16 VBRK 0
	)
	(tile 109 34 INT_X13Y16 INT 1
		(primitive_site TIEOFF_X14Y16 TIEOFF internal 2)
	)
	(tile 109 35 INT_INTERFACE_X13Y16 INT_INTERFACE 0
	)
	(tile 109 36 NULL_X36Y17 NULL 0
	)
	(tile 109 37 INT_X14Y16 INT 1
		(primitive_site TIEOFF_X16Y16 TIEOFF internal 2)
	)
	(tile 109 38 CLBLM_X14Y16 CLBLM 2
		(primitive_site SLICE_X20Y16 SLICEM internal 50)
		(primitive_site SLICE_X21Y16 SLICEL internal 45)
	)
	(tile 109 39 INT_X15Y16 INT 1
		(primitive_site TIEOFF_X17Y16 TIEOFF internal 2)
	)
	(tile 109 40 CLBLM_X15Y16 CLBLM 2
		(primitive_site SLICE_X22Y16 SLICEM internal 50)
		(primitive_site SLICE_X23Y16 SLICEL internal 45)
	)
	(tile 109 41 INT_X16Y16 INT 1
		(primitive_site TIEOFF_X18Y16 TIEOFF internal 2)
	)
	(tile 109 42 INT_INTERFACE_X16Y16 INT_INTERFACE 0
	)
	(tile 109 43 NULL_X43Y17 NULL 0
	)
	(tile 109 44 INT_X17Y16 INT 1
		(primitive_site TIEOFF_X19Y16 TIEOFF internal 2)
	)
	(tile 109 45 CLBLM_X17Y16 CLBLM 2
		(primitive_site SLICE_X24Y16 SLICEM internal 50)
		(primitive_site SLICE_X25Y16 SLICEL internal 45)
	)
	(tile 109 46 INT_X18Y16 INT 1
		(primitive_site TIEOFF_X20Y16 TIEOFF internal 2)
	)
	(tile 109 47 CLBLM_X18Y16 CLBLM 2
		(primitive_site SLICE_X26Y16 SLICEM internal 50)
		(primitive_site SLICE_X27Y16 SLICEL internal 45)
	)
	(tile 109 48 VBRK_X18Y16 VBRK 0
	)
	(tile 109 49 INT_X19Y16 INT 1
		(primitive_site TIEOFF_X21Y16 TIEOFF internal 2)
	)
	(tile 109 50 INT_INTERFACE_X19Y16 INT_INTERFACE 0
	)
	(tile 109 51 NULL_X51Y17 NULL 0
	)
	(tile 109 52 INT_X20Y16 INT 1
		(primitive_site TIEOFF_X23Y16 TIEOFF internal 2)
	)
	(tile 109 53 CLBLM_X20Y16 CLBLM 2
		(primitive_site SLICE_X28Y16 SLICEM internal 50)
		(primitive_site SLICE_X29Y16 SLICEL internal 45)
	)
	(tile 109 54 INT_X21Y16 INT 1
		(primitive_site TIEOFF_X24Y16 TIEOFF internal 2)
	)
	(tile 109 55 CLBLM_X21Y16 CLBLM 2
		(primitive_site SLICE_X30Y16 SLICEM internal 50)
		(primitive_site SLICE_X31Y16 SLICEL internal 45)
	)
	(tile 109 56 INT_X22Y16 INT 1
		(primitive_site TIEOFF_X25Y16 TIEOFF internal 2)
	)
	(tile 109 57 INT_INTERFACE_X22Y16 INT_INTERFACE 0
	)
	(tile 109 58 NULL_X58Y17 NULL 0
	)
	(tile 109 59 INT_X23Y16 INT 1
		(primitive_site TIEOFF_X26Y16 TIEOFF internal 2)
	)
	(tile 109 60 CLBLM_X23Y16 CLBLM 2
		(primitive_site SLICE_X32Y16 SLICEM internal 50)
		(primitive_site SLICE_X33Y16 SLICEL internal 45)
	)
	(tile 109 61 INT_X24Y16 INT 1
		(primitive_site TIEOFF_X27Y16 TIEOFF internal 2)
	)
	(tile 109 62 CLBLL_X24Y16 CLBLL 2
		(primitive_site SLICE_X34Y16 SLICEL internal 45)
		(primitive_site SLICE_X35Y16 SLICEL internal 45)
	)
	(tile 109 63 VBRK_X24Y16 VBRK 0
	)
	(tile 109 64 LIOB_FT_X25Y16 LIOB_FT 2
		(primitive_site Y16 IOBS bonded 13)
		(primitive_site AA16 IOBM bonded 13)
	)
	(tile 109 65 LIOI_X25Y16 LIOI 6
		(primitive_site IODELAY_X1Y16 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y16 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y17 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y17 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y17 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y16 OLOGICE1 internal 32)
	)
	(tile 109 66 INT_X25Y16 INT 1
		(primitive_site TIEOFF_X28Y16 TIEOFF internal 2)
	)
	(tile 109 67 IOI_L_INT_INTERFACE_X25Y16 IOI_L_INT_INTERFACE 0
	)
	(tile 109 68 VBRK_X25Y16 VBRK 0
	)
	(tile 109 69 INT_X26Y16 INT 1
		(primitive_site TIEOFF_X29Y16 TIEOFF internal 2)
	)
	(tile 109 70 CLBLM_X26Y16 CLBLM 2
		(primitive_site SLICE_X36Y16 SLICEM internal 50)
		(primitive_site SLICE_X37Y16 SLICEL internal 45)
	)
	(tile 109 71 INT_X27Y16 INT 1
		(primitive_site TIEOFF_X30Y16 TIEOFF internal 2)
	)
	(tile 109 72 CLBLL_X27Y16 CLBLL 2
		(primitive_site SLICE_X38Y16 SLICEL internal 45)
		(primitive_site SLICE_X39Y16 SLICEL internal 45)
	)
	(tile 109 73 INT_X28Y16 INT 1
		(primitive_site TIEOFF_X31Y16 TIEOFF internal 2)
	)
	(tile 109 74 CLBLM_X28Y16 CLBLM 2
		(primitive_site SLICE_X40Y16 SLICEM internal 50)
		(primitive_site SLICE_X41Y16 SLICEL internal 45)
	)
	(tile 109 75 INT_X29Y16 INT 1
		(primitive_site TIEOFF_X32Y16 TIEOFF internal 2)
	)
	(tile 109 76 CLBLL_X29Y16 CLBLL 2
		(primitive_site SLICE_X42Y16 SLICEL internal 45)
		(primitive_site SLICE_X43Y16 SLICEL internal 45)
	)
	(tile 109 77 VBRK_X29Y16 VBRK 0
	)
	(tile 109 78 CENTER_SPACE2_X78Y17 CENTER_SPACE2 0
	)
	(tile 109 79 CENTER_SPACE1_X79Y17 CENTER_SPACE1 0
	)
	(tile 109 80 CENTER_SPACE2_X80Y17 CENTER_SPACE2 0
	)
	(tile 109 81 CENTER_SPACE1_X81Y17 CENTER_SPACE1 0
	)
	(tile 109 82 CENTER_SPACE2_X82Y17 CENTER_SPACE2 0
	)
	(tile 109 83 CENTER_SPACE1_X83Y17 CENTER_SPACE1 0
	)
	(tile 109 84 CENTER_SPACE2_X84Y17 CENTER_SPACE2 0
	)
	(tile 109 85 CENTER_SPACE1_X85Y17 CENTER_SPACE1 0
	)
	(tile 109 86 CENTER_SPACE2_X86Y17 CENTER_SPACE2 0
	)
	(tile 109 87 CENTER_SPACE1_X87Y17 CENTER_SPACE1 0
	)
	(tile 109 88 CENTER_SPACE2_X88Y17 CENTER_SPACE2 0
	)
	(tile 109 89 NULL_X89Y17 NULL 0
	)
	(tile 109 90 VFRAME_X89Y17 VFRAME 0
	)
	(tile 109 91 INT_X36Y16 INT 1
		(primitive_site TIEOFF_X39Y16 TIEOFF internal 2)
	)
	(tile 109 92 INT_INTERFACE_X36Y16 INT_INTERFACE 0
	)
	(tile 109 93 NULL_X93Y17 NULL 0
	)
	(tile 109 94 INT_X37Y16 INT 1
		(primitive_site TIEOFF_X40Y16 TIEOFF internal 2)
	)
	(tile 109 95 CLBLM_X37Y16 CLBLM 2
		(primitive_site SLICE_X56Y16 SLICEM internal 50)
		(primitive_site SLICE_X57Y16 SLICEL internal 45)
	)
	(tile 109 96 INT_X38Y16 INT 1
		(primitive_site TIEOFF_X41Y16 TIEOFF internal 2)
	)
	(tile 109 97 CLBLL_X38Y16 CLBLL 2
		(primitive_site SLICE_X58Y16 SLICEL internal 45)
		(primitive_site SLICE_X59Y16 SLICEL internal 45)
	)
	(tile 109 98 INT_X39Y16 INT 1
		(primitive_site TIEOFF_X42Y16 TIEOFF internal 2)
	)
	(tile 109 99 CLBLM_X39Y16 CLBLM 2
		(primitive_site SLICE_X60Y16 SLICEM internal 50)
		(primitive_site SLICE_X61Y16 SLICEL internal 45)
	)
	(tile 109 100 INT_X40Y16 INT 1
		(primitive_site TIEOFF_X43Y16 TIEOFF internal 2)
	)
	(tile 109 101 CLBLL_X40Y16 CLBLL 2
		(primitive_site SLICE_X62Y16 SLICEL internal 45)
		(primitive_site SLICE_X63Y16 SLICEL internal 45)
	)
	(tile 109 102 VBRK_X40Y16 VBRK 0
	)
	(tile 109 103 INT_X41Y16 INT 1
		(primitive_site TIEOFF_X44Y16 TIEOFF internal 2)
	)
	(tile 109 104 INT_INTERFACE_X41Y16 INT_INTERFACE 0
	)
	(tile 109 105 RIOI_X41Y16 RIOI 6
		(primitive_site OLOGIC_X2Y16 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y16 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y16 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y17 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y17 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y17 ILOGICE1 internal 28)
	)
	(tile 109 106 RIOB_X41Y16 RIOB 2
		(primitive_site U9 IOBS bonded 13)
		(primitive_site V10 IOBM bonded 13)
	)
	(tile 109 107 VBRK_X41Y16 VBRK 0
	)
	(tile 109 108 INT_X42Y16 INT 1
		(primitive_site TIEOFF_X45Y16 TIEOFF internal 2)
	)
	(tile 109 109 CLBLM_X42Y16 CLBLM 2
		(primitive_site SLICE_X64Y16 SLICEM internal 50)
		(primitive_site SLICE_X65Y16 SLICEL internal 45)
	)
	(tile 109 110 INT_X43Y16 INT 1
		(primitive_site TIEOFF_X46Y16 TIEOFF internal 2)
	)
	(tile 109 111 CLBLL_X43Y16 CLBLL 2
		(primitive_site SLICE_X66Y16 SLICEL internal 45)
		(primitive_site SLICE_X67Y16 SLICEL internal 45)
	)
	(tile 109 112 INT_X44Y16 INT 1
		(primitive_site TIEOFF_X47Y16 TIEOFF internal 2)
	)
	(tile 109 113 INT_INTERFACE_X44Y16 INT_INTERFACE 0
	)
	(tile 109 114 NULL_X114Y17 NULL 0
	)
	(tile 109 115 INT_X45Y16 INT 1
		(primitive_site TIEOFF_X48Y16 TIEOFF internal 2)
	)
	(tile 109 116 CLBLM_X45Y16 CLBLM 2
		(primitive_site SLICE_X68Y16 SLICEM internal 50)
		(primitive_site SLICE_X69Y16 SLICEL internal 45)
	)
	(tile 109 117 INT_X46Y16 INT 1
		(primitive_site TIEOFF_X49Y16 TIEOFF internal 2)
	)
	(tile 109 118 CLBLM_X46Y16 CLBLM 2
		(primitive_site SLICE_X70Y16 SLICEM internal 50)
		(primitive_site SLICE_X71Y16 SLICEL internal 45)
	)
	(tile 109 119 INT_X47Y16 INT 1
		(primitive_site TIEOFF_X50Y16 TIEOFF internal 2)
	)
	(tile 109 120 INT_INTERFACE_X47Y16 INT_INTERFACE 0
	)
	(tile 109 121 NULL_X121Y17 NULL 0
	)
	(tile 109 122 VBRK_X47Y16 VBRK 0
	)
	(tile 109 123 INT_X48Y16 INT 1
		(primitive_site TIEOFF_X52Y16 TIEOFF internal 2)
	)
	(tile 109 124 CLBLM_X48Y16 CLBLM 2
		(primitive_site SLICE_X72Y16 SLICEM internal 50)
		(primitive_site SLICE_X73Y16 SLICEL internal 45)
	)
	(tile 109 125 INT_X49Y16 INT 1
		(primitive_site TIEOFF_X53Y16 TIEOFF internal 2)
	)
	(tile 109 126 CLBLM_X49Y16 CLBLM 2
		(primitive_site SLICE_X74Y16 SLICEM internal 50)
		(primitive_site SLICE_X75Y16 SLICEL internal 45)
	)
	(tile 109 127 INT_X50Y16 INT 1
		(primitive_site TIEOFF_X54Y16 TIEOFF internal 2)
	)
	(tile 109 128 INT_INTERFACE_X50Y16 INT_INTERFACE 0
	)
	(tile 109 129 NULL_X129Y17 NULL 0
	)
	(tile 109 130 INT_X51Y16 INT 1
		(primitive_site TIEOFF_X55Y16 TIEOFF internal 2)
	)
	(tile 109 131 CLBLM_X51Y16 CLBLM 2
		(primitive_site SLICE_X76Y16 SLICEM internal 50)
		(primitive_site SLICE_X77Y16 SLICEL internal 45)
	)
	(tile 109 132 INT_X52Y16 INT 1
		(primitive_site TIEOFF_X56Y16 TIEOFF internal 2)
	)
	(tile 109 133 CLBLM_X52Y16 CLBLM 2
		(primitive_site SLICE_X78Y16 SLICEM internal 50)
		(primitive_site SLICE_X79Y16 SLICEL internal 45)
	)
	(tile 109 134 INT_X53Y16 INT 1
		(primitive_site TIEOFF_X57Y16 TIEOFF internal 2)
	)
	(tile 109 135 INT_INTERFACE_X53Y16 INT_INTERFACE 0
	)
	(tile 109 136 NULL_X136Y17 NULL 0
	)
	(tile 109 137 VBRK_X53Y16 VBRK 0
	)
	(tile 109 138 INT_X54Y16 INT 1
		(primitive_site TIEOFF_X59Y16 TIEOFF internal 2)
	)
	(tile 109 139 CLBLM_X54Y16 CLBLM 2
		(primitive_site SLICE_X80Y16 SLICEM internal 50)
		(primitive_site SLICE_X81Y16 SLICEL internal 45)
	)
	(tile 109 140 INT_X55Y16 INT 1
		(primitive_site TIEOFF_X60Y16 TIEOFF internal 2)
	)
	(tile 109 141 CLBLM_X55Y16 CLBLM 2
		(primitive_site SLICE_X82Y16 SLICEM internal 50)
		(primitive_site SLICE_X83Y16 SLICEL internal 45)
	)
	(tile 109 142 INT_X56Y16 INT 1
		(primitive_site TIEOFF_X61Y16 TIEOFF internal 2)
	)
	(tile 109 143 CLBLM_X56Y16 CLBLM 2
		(primitive_site SLICE_X84Y16 SLICEM internal 50)
		(primitive_site SLICE_X85Y16 SLICEL internal 45)
	)
	(tile 109 144 INT_X57Y16 INT 1
		(primitive_site TIEOFF_X62Y16 TIEOFF internal 2)
	)
	(tile 109 145 CLBLM_X57Y16 CLBLM 2
		(primitive_site SLICE_X86Y16 SLICEM internal 50)
		(primitive_site SLICE_X87Y16 SLICEL internal 45)
	)
	(tile 109 146 INT_X58Y16 INT 1
		(primitive_site TIEOFF_X63Y16 TIEOFF internal 2)
	)
	(tile 109 147 INT_INTERFACE_X58Y16 INT_INTERFACE 0
	)
	(tile 109 148 NULL_X148Y17 NULL 0
	)
	(tile 109 149 VBRK_X58Y16 VBRK 0
	)
	(tile 109 150 INT_X59Y16 INT 1
		(primitive_site TIEOFF_X65Y16 TIEOFF internal 2)
	)
	(tile 109 151 CLBLM_X59Y16 CLBLM 2
		(primitive_site SLICE_X88Y16 SLICEM internal 50)
		(primitive_site SLICE_X89Y16 SLICEL internal 45)
	)
	(tile 109 152 INT_X60Y16 INT 1
		(primitive_site TIEOFF_X66Y16 TIEOFF internal 2)
	)
	(tile 109 153 CLBLM_X60Y16 CLBLM 2
		(primitive_site SLICE_X90Y16 SLICEM internal 50)
		(primitive_site SLICE_X91Y16 SLICEL internal 45)
	)
	(tile 109 154 INT_X61Y16 INT 1
		(primitive_site TIEOFF_X67Y16 TIEOFF internal 2)
	)
	(tile 109 155 INT_INTERFACE_X61Y16 INT_INTERFACE 0
	)
	(tile 109 156 NULL_X156Y17 NULL 0
	)
	(tile 109 157 INT_X62Y16 INT 1
		(primitive_site TIEOFF_X68Y16 TIEOFF internal 2)
	)
	(tile 109 158 CLBLM_X62Y16 CLBLM 2
		(primitive_site SLICE_X92Y16 SLICEM internal 50)
		(primitive_site SLICE_X93Y16 SLICEL internal 45)
	)
	(tile 109 159 INT_X63Y16 INT 1
		(primitive_site TIEOFF_X69Y16 TIEOFF internal 2)
	)
	(tile 109 160 CLBLL_X63Y16 CLBLL 2
		(primitive_site SLICE_X94Y16 SLICEL internal 45)
		(primitive_site SLICE_X95Y16 SLICEL internal 45)
	)
	(tile 109 161 VBRK_X63Y16 VBRK 0
	)
	(tile 109 162 INT_X64Y16 INT 1
		(primitive_site TIEOFF_X70Y16 TIEOFF internal 2)
	)
	(tile 109 163 CLBLM_X64Y16 CLBLM 2
		(primitive_site SLICE_X96Y16 SLICEM internal 50)
		(primitive_site SLICE_X97Y16 SLICEL internal 45)
	)
	(tile 109 164 INT_X65Y16 INT 1
		(primitive_site TIEOFF_X71Y16 TIEOFF internal 2)
	)
	(tile 109 165 CLBLL_X65Y16 CLBLL 2
		(primitive_site SLICE_X98Y16 SLICEL internal 45)
		(primitive_site SLICE_X99Y16 SLICEL internal 45)
	)
	(tile 109 166 INT_X66Y16 INT 1
		(primitive_site TIEOFF_X72Y16 TIEOFF internal 2)
	)
	(tile 109 167 CLBLL_X66Y16 CLBLL 2
		(primitive_site SLICE_X100Y16 SLICEL internal 45)
		(primitive_site SLICE_X101Y16 SLICEL internal 45)
	)
	(tile 109 168 INT_X67Y16 INT 1
		(primitive_site TIEOFF_X73Y16 TIEOFF internal 2)
	)
	(tile 109 169 CLBLM_X67Y16 CLBLM 2
		(primitive_site SLICE_X102Y16 SLICEM internal 50)
		(primitive_site SLICE_X103Y16 SLICEL internal 45)
	)
	(tile 109 170 INT_X68Y16 INT 1
		(primitive_site TIEOFF_X74Y16 TIEOFF internal 2)
	)
	(tile 109 171 CLBLL_X68Y16 CLBLL 2
		(primitive_site SLICE_X104Y16 SLICEL internal 45)
		(primitive_site SLICE_X105Y16 SLICEL internal 45)
	)
	(tile 109 172 INT_X69Y16 INT 1
		(primitive_site TIEOFF_X75Y16 TIEOFF internal 2)
	)
	(tile 109 173 EMAC_INT_INTERFACE_X69Y16 EMAC_INT_INTERFACE 0
	)
	(tile 109 174 NULL_X174Y17 NULL 0
	)
	(tile 109 175 INT_X70Y16 INT 1
		(primitive_site TIEOFF_X76Y16 TIEOFF internal 2)
	)
	(tile 109 176 GTX_INT_INTERFACE_X70Y16 GTX_INT_INTERFACE 0
	)
	(tile 109 177 R_TERM_INT_X70Y16 R_TERM_INT 0
	)
	(tile 109 178 NULL_X178Y17 NULL 0
	)
	(tile 110 0 NULL_X0Y16 NULL 0
	)
	(tile 110 1 NULL_X1Y16 NULL 0
	)
	(tile 110 2 L_TERM_INT_X0Y15 L_TERM_INT 0
	)
	(tile 110 3 INT_X0Y15 INT 1
		(primitive_site TIEOFF_X0Y15 TIEOFF internal 2)
	)
	(tile 110 4 IOI_L_INT_INTERFACE_X0Y15 IOI_L_INT_INTERFACE 0
	)
	(tile 110 5 VBRK_X0Y15 VBRK 0
	)
	(tile 110 6 INT_X1Y15 INT 1
		(primitive_site TIEOFF_X1Y15 TIEOFF internal 2)
	)
	(tile 110 7 CLBLM_X1Y15 CLBLM 2
		(primitive_site SLICE_X0Y15 SLICEM internal 50)
		(primitive_site SLICE_X1Y15 SLICEL internal 45)
	)
	(tile 110 8 INT_X2Y15 INT 1
		(primitive_site TIEOFF_X2Y15 TIEOFF internal 2)
	)
	(tile 110 9 CLBLL_X2Y15 CLBLL 2
		(primitive_site SLICE_X2Y15 SLICEL internal 45)
		(primitive_site SLICE_X3Y15 SLICEL internal 45)
	)
	(tile 110 10 INT_X3Y15 INT 1
		(primitive_site TIEOFF_X3Y15 TIEOFF internal 2)
	)
	(tile 110 11 CLBLM_X3Y15 CLBLM 2
		(primitive_site SLICE_X4Y15 SLICEM internal 50)
		(primitive_site SLICE_X5Y15 SLICEL internal 45)
	)
	(tile 110 12 INT_X4Y15 INT 1
		(primitive_site TIEOFF_X4Y15 TIEOFF internal 2)
	)
	(tile 110 13 CLBLL_X4Y15 CLBLL 2
		(primitive_site SLICE_X6Y15 SLICEL internal 45)
		(primitive_site SLICE_X7Y15 SLICEL internal 45)
	)
	(tile 110 14 INT_X5Y15 INT 1
		(primitive_site TIEOFF_X5Y15 TIEOFF internal 2)
	)
	(tile 110 15 INT_INTERFACE_X5Y15 INT_INTERFACE 0
	)
	(tile 110 16 BRAM_X5Y15 BRAM 3
		(primitive_site RAMB18_X0Y6 FIFO18E1 internal 158)
		(primitive_site RAMB18_X0Y7 RAMB18E1 internal 158)
		(primitive_site RAMB36_X0Y3 RAMBFIFO36E1 internal 356)
	)
	(tile 110 17 INT_X6Y15 INT 1
		(primitive_site TIEOFF_X6Y15 TIEOFF internal 2)
	)
	(tile 110 18 CLBLM_X6Y15 CLBLM 2
		(primitive_site SLICE_X8Y15 SLICEM internal 50)
		(primitive_site SLICE_X9Y15 SLICEL internal 45)
	)
	(tile 110 19 INT_X7Y15 INT 1
		(primitive_site TIEOFF_X7Y15 TIEOFF internal 2)
	)
	(tile 110 20 CLBLM_X7Y15 CLBLM 2
		(primitive_site SLICE_X10Y15 SLICEM internal 50)
		(primitive_site SLICE_X11Y15 SLICEL internal 45)
	)
	(tile 110 21 VBRK_X7Y15 VBRK 0
	)
	(tile 110 22 INT_X8Y15 INT 1
		(primitive_site TIEOFF_X8Y15 TIEOFF internal 2)
	)
	(tile 110 23 INT_INTERFACE_X8Y15 INT_INTERFACE 0
	)
	(tile 110 24 DSP_X8Y15 DSP 3
		(primitive_site DSP48_X0Y6 DSP48E1 internal 417)
		(primitive_site DSP48_X0Y7 DSP48E1 internal 417)
		(primitive_site TIEOFF_X9Y15 TIEOFF internal 2)
	)
	(tile 110 25 INT_X9Y15 INT 1
		(primitive_site TIEOFF_X10Y15 TIEOFF internal 2)
	)
	(tile 110 26 CLBLM_X9Y15 CLBLM 2
		(primitive_site SLICE_X12Y15 SLICEM internal 50)
		(primitive_site SLICE_X13Y15 SLICEL internal 45)
	)
	(tile 110 27 INT_X10Y15 INT 1
		(primitive_site TIEOFF_X11Y15 TIEOFF internal 2)
	)
	(tile 110 28 CLBLM_X10Y15 CLBLM 2
		(primitive_site SLICE_X14Y15 SLICEM internal 50)
		(primitive_site SLICE_X15Y15 SLICEL internal 45)
	)
	(tile 110 29 INT_X11Y15 INT 1
		(primitive_site TIEOFF_X12Y15 TIEOFF internal 2)
	)
	(tile 110 30 CLBLM_X11Y15 CLBLM 2
		(primitive_site SLICE_X16Y15 SLICEM internal 50)
		(primitive_site SLICE_X17Y15 SLICEL internal 45)
	)
	(tile 110 31 INT_X12Y15 INT 1
		(primitive_site TIEOFF_X13Y15 TIEOFF internal 2)
	)
	(tile 110 32 CLBLM_X12Y15 CLBLM 2
		(primitive_site SLICE_X18Y15 SLICEM internal 50)
		(primitive_site SLICE_X19Y15 SLICEL internal 45)
	)
	(tile 110 33 VBRK_X12Y15 VBRK 0
	)
	(tile 110 34 INT_X13Y15 INT 1
		(primitive_site TIEOFF_X14Y15 TIEOFF internal 2)
	)
	(tile 110 35 INT_INTERFACE_X13Y15 INT_INTERFACE 0
	)
	(tile 110 36 DSP_X13Y15 DSP 3
		(primitive_site DSP48_X1Y6 DSP48E1 internal 417)
		(primitive_site DSP48_X1Y7 DSP48E1 internal 417)
		(primitive_site TIEOFF_X15Y15 TIEOFF internal 2)
	)
	(tile 110 37 INT_X14Y15 INT 1
		(primitive_site TIEOFF_X16Y15 TIEOFF internal 2)
	)
	(tile 110 38 CLBLM_X14Y15 CLBLM 2
		(primitive_site SLICE_X20Y15 SLICEM internal 50)
		(primitive_site SLICE_X21Y15 SLICEL internal 45)
	)
	(tile 110 39 INT_X15Y15 INT 1
		(primitive_site TIEOFF_X17Y15 TIEOFF internal 2)
	)
	(tile 110 40 CLBLM_X15Y15 CLBLM 2
		(primitive_site SLICE_X22Y15 SLICEM internal 50)
		(primitive_site SLICE_X23Y15 SLICEL internal 45)
	)
	(tile 110 41 INT_X16Y15 INT 1
		(primitive_site TIEOFF_X18Y15 TIEOFF internal 2)
	)
	(tile 110 42 INT_INTERFACE_X16Y15 INT_INTERFACE 0
	)
	(tile 110 43 BRAM_X16Y15 BRAM 3
		(primitive_site RAMB18_X1Y6 FIFO18E1 internal 158)
		(primitive_site RAMB18_X1Y7 RAMB18E1 internal 158)
		(primitive_site RAMB36_X1Y3 RAMBFIFO36E1 internal 356)
	)
	(tile 110 44 INT_X17Y15 INT 1
		(primitive_site TIEOFF_X19Y15 TIEOFF internal 2)
	)
	(tile 110 45 CLBLM_X17Y15 CLBLM 2
		(primitive_site SLICE_X24Y15 SLICEM internal 50)
		(primitive_site SLICE_X25Y15 SLICEL internal 45)
	)
	(tile 110 46 INT_X18Y15 INT 1
		(primitive_site TIEOFF_X20Y15 TIEOFF internal 2)
	)
	(tile 110 47 CLBLM_X18Y15 CLBLM 2
		(primitive_site SLICE_X26Y15 SLICEM internal 50)
		(primitive_site SLICE_X27Y15 SLICEL internal 45)
	)
	(tile 110 48 VBRK_X18Y15 VBRK 0
	)
	(tile 110 49 INT_X19Y15 INT 1
		(primitive_site TIEOFF_X21Y15 TIEOFF internal 2)
	)
	(tile 110 50 INT_INTERFACE_X19Y15 INT_INTERFACE 0
	)
	(tile 110 51 DSP_X19Y15 DSP 3
		(primitive_site DSP48_X2Y6 DSP48E1 internal 417)
		(primitive_site DSP48_X2Y7 DSP48E1 internal 417)
		(primitive_site TIEOFF_X22Y15 TIEOFF internal 2)
	)
	(tile 110 52 INT_X20Y15 INT 1
		(primitive_site TIEOFF_X23Y15 TIEOFF internal 2)
	)
	(tile 110 53 CLBLM_X20Y15 CLBLM 2
		(primitive_site SLICE_X28Y15 SLICEM internal 50)
		(primitive_site SLICE_X29Y15 SLICEL internal 45)
	)
	(tile 110 54 INT_X21Y15 INT 1
		(primitive_site TIEOFF_X24Y15 TIEOFF internal 2)
	)
	(tile 110 55 CLBLM_X21Y15 CLBLM 2
		(primitive_site SLICE_X30Y15 SLICEM internal 50)
		(primitive_site SLICE_X31Y15 SLICEL internal 45)
	)
	(tile 110 56 INT_X22Y15 INT 1
		(primitive_site TIEOFF_X25Y15 TIEOFF internal 2)
	)
	(tile 110 57 INT_INTERFACE_X22Y15 INT_INTERFACE 0
	)
	(tile 110 58 BRAM_X22Y15 BRAM 3
		(primitive_site RAMB18_X2Y6 FIFO18E1 internal 158)
		(primitive_site RAMB18_X2Y7 RAMB18E1 internal 158)
		(primitive_site RAMB36_X2Y3 RAMBFIFO36E1 internal 356)
	)
	(tile 110 59 INT_X23Y15 INT 1
		(primitive_site TIEOFF_X26Y15 TIEOFF internal 2)
	)
	(tile 110 60 CLBLM_X23Y15 CLBLM 2
		(primitive_site SLICE_X32Y15 SLICEM internal 50)
		(primitive_site SLICE_X33Y15 SLICEL internal 45)
	)
	(tile 110 61 INT_X24Y15 INT 1
		(primitive_site TIEOFF_X27Y15 TIEOFF internal 2)
	)
	(tile 110 62 CLBLL_X24Y15 CLBLL 2
		(primitive_site SLICE_X34Y15 SLICEL internal 45)
		(primitive_site SLICE_X35Y15 SLICEL internal 45)
	)
	(tile 110 63 VBRK_X24Y15 VBRK 0
	)
	(tile 110 64 NULL_X64Y16 NULL 0
	)
	(tile 110 65 NULL_X65Y16 NULL 0
	)
	(tile 110 66 INT_X25Y15 INT 1
		(primitive_site TIEOFF_X28Y15 TIEOFF internal 2)
	)
	(tile 110 67 IOI_L_INT_INTERFACE_X25Y15 IOI_L_INT_INTERFACE 0
	)
	(tile 110 68 VBRK_X25Y15 VBRK 0
	)
	(tile 110 69 INT_X26Y15 INT 1
		(primitive_site TIEOFF_X29Y15 TIEOFF internal 2)
	)
	(tile 110 70 CLBLM_X26Y15 CLBLM 2
		(primitive_site SLICE_X36Y15 SLICEM internal 50)
		(primitive_site SLICE_X37Y15 SLICEL internal 45)
	)
	(tile 110 71 INT_X27Y15 INT 1
		(primitive_site TIEOFF_X30Y15 TIEOFF internal 2)
	)
	(tile 110 72 CLBLL_X27Y15 CLBLL 2
		(primitive_site SLICE_X38Y15 SLICEL internal 45)
		(primitive_site SLICE_X39Y15 SLICEL internal 45)
	)
	(tile 110 73 INT_X28Y15 INT 1
		(primitive_site TIEOFF_X31Y15 TIEOFF internal 2)
	)
	(tile 110 74 CLBLM_X28Y15 CLBLM 2
		(primitive_site SLICE_X40Y15 SLICEM internal 50)
		(primitive_site SLICE_X41Y15 SLICEL internal 45)
	)
	(tile 110 75 INT_X29Y15 INT 1
		(primitive_site TIEOFF_X32Y15 TIEOFF internal 2)
	)
	(tile 110 76 CLBLL_X29Y15 CLBLL 2
		(primitive_site SLICE_X42Y15 SLICEL internal 45)
		(primitive_site SLICE_X43Y15 SLICEL internal 45)
	)
	(tile 110 77 VBRK_X29Y15 VBRK 0
	)
	(tile 110 78 CENTER_SPACE2_X78Y16 CENTER_SPACE2 0
	)
	(tile 110 79 CENTER_SPACE1_X79Y16 CENTER_SPACE1 0
	)
	(tile 110 80 CENTER_SPACE2_X80Y16 CENTER_SPACE2 0
	)
	(tile 110 81 CENTER_SPACE1_X81Y16 CENTER_SPACE1 0
	)
	(tile 110 82 CENTER_SPACE2_X82Y16 CENTER_SPACE2 0
	)
	(tile 110 83 CENTER_SPACE1_X83Y16 CENTER_SPACE1 0
	)
	(tile 110 84 CENTER_SPACE2_X84Y16 CENTER_SPACE2 0
	)
	(tile 110 85 CENTER_SPACE1_X85Y16 CENTER_SPACE1 0
	)
	(tile 110 86 CENTER_SPACE2_X86Y16 CENTER_SPACE2 0
	)
	(tile 110 87 CENTER_SPACE1_X87Y16 CENTER_SPACE1 0
	)
	(tile 110 88 CENTER_SPACE2_X88Y16 CENTER_SPACE2 0
	)
	(tile 110 89 NULL_X89Y16 NULL 0
	)
	(tile 110 90 VFRAME_X89Y16 VFRAME 0
	)
	(tile 110 91 INT_X36Y15 INT 1
		(primitive_site TIEOFF_X39Y15 TIEOFF internal 2)
	)
	(tile 110 92 INT_INTERFACE_X36Y15 INT_INTERFACE 0
	)
	(tile 110 93 NULL_X93Y16 NULL 0
	)
	(tile 110 94 INT_X37Y15 INT 1
		(primitive_site TIEOFF_X40Y15 TIEOFF internal 2)
	)
	(tile 110 95 CLBLM_X37Y15 CLBLM 2
		(primitive_site SLICE_X56Y15 SLICEM internal 50)
		(primitive_site SLICE_X57Y15 SLICEL internal 45)
	)
	(tile 110 96 INT_X38Y15 INT 1
		(primitive_site TIEOFF_X41Y15 TIEOFF internal 2)
	)
	(tile 110 97 CLBLL_X38Y15 CLBLL 2
		(primitive_site SLICE_X58Y15 SLICEL internal 45)
		(primitive_site SLICE_X59Y15 SLICEL internal 45)
	)
	(tile 110 98 INT_X39Y15 INT 1
		(primitive_site TIEOFF_X42Y15 TIEOFF internal 2)
	)
	(tile 110 99 CLBLM_X39Y15 CLBLM 2
		(primitive_site SLICE_X60Y15 SLICEM internal 50)
		(primitive_site SLICE_X61Y15 SLICEL internal 45)
	)
	(tile 110 100 INT_X40Y15 INT 1
		(primitive_site TIEOFF_X43Y15 TIEOFF internal 2)
	)
	(tile 110 101 CLBLL_X40Y15 CLBLL 2
		(primitive_site SLICE_X62Y15 SLICEL internal 45)
		(primitive_site SLICE_X63Y15 SLICEL internal 45)
	)
	(tile 110 102 VBRK_X40Y15 VBRK 0
	)
	(tile 110 103 INT_X41Y15 INT 1
		(primitive_site TIEOFF_X44Y15 TIEOFF internal 2)
	)
	(tile 110 104 INT_INTERFACE_X41Y15 INT_INTERFACE 0
	)
	(tile 110 105 NULL_X105Y16 NULL 0
	)
	(tile 110 106 NULL_X106Y16 NULL 0
	)
	(tile 110 107 VBRK_X106Y16 VBRK 0
	)
	(tile 110 108 INT_X42Y15 INT 1
		(primitive_site TIEOFF_X45Y15 TIEOFF internal 2)
	)
	(tile 110 109 CLBLM_X42Y15 CLBLM 2
		(primitive_site SLICE_X64Y15 SLICEM internal 50)
		(primitive_site SLICE_X65Y15 SLICEL internal 45)
	)
	(tile 110 110 INT_X43Y15 INT 1
		(primitive_site TIEOFF_X46Y15 TIEOFF internal 2)
	)
	(tile 110 111 CLBLL_X43Y15 CLBLL 2
		(primitive_site SLICE_X66Y15 SLICEL internal 45)
		(primitive_site SLICE_X67Y15 SLICEL internal 45)
	)
	(tile 110 112 INT_X44Y15 INT 1
		(primitive_site TIEOFF_X47Y15 TIEOFF internal 2)
	)
	(tile 110 113 INT_INTERFACE_X44Y15 INT_INTERFACE 0
	)
	(tile 110 114 BRAM_X44Y15 BRAM 3
		(primitive_site RAMB18_X3Y6 FIFO18E1 internal 158)
		(primitive_site RAMB18_X3Y7 RAMB18E1 internal 158)
		(primitive_site RAMB36_X3Y3 RAMBFIFO36E1 internal 356)
	)
	(tile 110 115 INT_X45Y15 INT 1
		(primitive_site TIEOFF_X48Y15 TIEOFF internal 2)
	)
	(tile 110 116 CLBLM_X45Y15 CLBLM 2
		(primitive_site SLICE_X68Y15 SLICEM internal 50)
		(primitive_site SLICE_X69Y15 SLICEL internal 45)
	)
	(tile 110 117 INT_X46Y15 INT 1
		(primitive_site TIEOFF_X49Y15 TIEOFF internal 2)
	)
	(tile 110 118 CLBLM_X46Y15 CLBLM 2
		(primitive_site SLICE_X70Y15 SLICEM internal 50)
		(primitive_site SLICE_X71Y15 SLICEL internal 45)
	)
	(tile 110 119 INT_X47Y15 INT 1
		(primitive_site TIEOFF_X50Y15 TIEOFF internal 2)
	)
	(tile 110 120 INT_INTERFACE_X47Y15 INT_INTERFACE 0
	)
	(tile 110 121 DSP_X47Y15 DSP 3
		(primitive_site DSP48_X3Y6 DSP48E1 internal 417)
		(primitive_site DSP48_X3Y7 DSP48E1 internal 417)
		(primitive_site TIEOFF_X51Y15 TIEOFF internal 2)
	)
	(tile 110 122 VBRK_X47Y15 VBRK 0
	)
	(tile 110 123 INT_X48Y15 INT 1
		(primitive_site TIEOFF_X52Y15 TIEOFF internal 2)
	)
	(tile 110 124 CLBLM_X48Y15 CLBLM 2
		(primitive_site SLICE_X72Y15 SLICEM internal 50)
		(primitive_site SLICE_X73Y15 SLICEL internal 45)
	)
	(tile 110 125 INT_X49Y15 INT 1
		(primitive_site TIEOFF_X53Y15 TIEOFF internal 2)
	)
	(tile 110 126 CLBLM_X49Y15 CLBLM 2
		(primitive_site SLICE_X74Y15 SLICEM internal 50)
		(primitive_site SLICE_X75Y15 SLICEL internal 45)
	)
	(tile 110 127 INT_X50Y15 INT 1
		(primitive_site TIEOFF_X54Y15 TIEOFF internal 2)
	)
	(tile 110 128 INT_INTERFACE_X50Y15 INT_INTERFACE 0
	)
	(tile 110 129 BRAM_X50Y15 BRAM 3
		(primitive_site RAMB18_X4Y6 FIFO18E1 internal 158)
		(primitive_site RAMB18_X4Y7 RAMB18E1 internal 158)
		(primitive_site RAMB36_X4Y3 RAMBFIFO36E1 internal 356)
	)
	(tile 110 130 INT_X51Y15 INT 1
		(primitive_site TIEOFF_X55Y15 TIEOFF internal 2)
	)
	(tile 110 131 CLBLM_X51Y15 CLBLM 2
		(primitive_site SLICE_X76Y15 SLICEM internal 50)
		(primitive_site SLICE_X77Y15 SLICEL internal 45)
	)
	(tile 110 132 INT_X52Y15 INT 1
		(primitive_site TIEOFF_X56Y15 TIEOFF internal 2)
	)
	(tile 110 133 CLBLM_X52Y15 CLBLM 2
		(primitive_site SLICE_X78Y15 SLICEM internal 50)
		(primitive_site SLICE_X79Y15 SLICEL internal 45)
	)
	(tile 110 134 INT_X53Y15 INT 1
		(primitive_site TIEOFF_X57Y15 TIEOFF internal 2)
	)
	(tile 110 135 INT_INTERFACE_X53Y15 INT_INTERFACE 0
	)
	(tile 110 136 DSP_X53Y15 DSP 3
		(primitive_site DSP48_X4Y6 DSP48E1 internal 417)
		(primitive_site DSP48_X4Y7 DSP48E1 internal 417)
		(primitive_site TIEOFF_X58Y15 TIEOFF internal 2)
	)
	(tile 110 137 VBRK_X53Y15 VBRK 0
	)
	(tile 110 138 INT_X54Y15 INT 1
		(primitive_site TIEOFF_X59Y15 TIEOFF internal 2)
	)
	(tile 110 139 CLBLM_X54Y15 CLBLM 2
		(primitive_site SLICE_X80Y15 SLICEM internal 50)
		(primitive_site SLICE_X81Y15 SLICEL internal 45)
	)
	(tile 110 140 INT_X55Y15 INT 1
		(primitive_site TIEOFF_X60Y15 TIEOFF internal 2)
	)
	(tile 110 141 CLBLM_X55Y15 CLBLM 2
		(primitive_site SLICE_X82Y15 SLICEM internal 50)
		(primitive_site SLICE_X83Y15 SLICEL internal 45)
	)
	(tile 110 142 INT_X56Y15 INT 1
		(primitive_site TIEOFF_X61Y15 TIEOFF internal 2)
	)
	(tile 110 143 CLBLM_X56Y15 CLBLM 2
		(primitive_site SLICE_X84Y15 SLICEM internal 50)
		(primitive_site SLICE_X85Y15 SLICEL internal 45)
	)
	(tile 110 144 INT_X57Y15 INT 1
		(primitive_site TIEOFF_X62Y15 TIEOFF internal 2)
	)
	(tile 110 145 CLBLM_X57Y15 CLBLM 2
		(primitive_site SLICE_X86Y15 SLICEM internal 50)
		(primitive_site SLICE_X87Y15 SLICEL internal 45)
	)
	(tile 110 146 INT_X58Y15 INT 1
		(primitive_site TIEOFF_X63Y15 TIEOFF internal 2)
	)
	(tile 110 147 INT_INTERFACE_X58Y15 INT_INTERFACE 0
	)
	(tile 110 148 DSP_X58Y15 DSP 3
		(primitive_site DSP48_X5Y6 DSP48E1 internal 417)
		(primitive_site DSP48_X5Y7 DSP48E1 internal 417)
		(primitive_site TIEOFF_X64Y15 TIEOFF internal 2)
	)
	(tile 110 149 VBRK_X58Y15 VBRK 0
	)
	(tile 110 150 INT_X59Y15 INT 1
		(primitive_site TIEOFF_X65Y15 TIEOFF internal 2)
	)
	(tile 110 151 CLBLM_X59Y15 CLBLM 2
		(primitive_site SLICE_X88Y15 SLICEM internal 50)
		(primitive_site SLICE_X89Y15 SLICEL internal 45)
	)
	(tile 110 152 INT_X60Y15 INT 1
		(primitive_site TIEOFF_X66Y15 TIEOFF internal 2)
	)
	(tile 110 153 CLBLM_X60Y15 CLBLM 2
		(primitive_site SLICE_X90Y15 SLICEM internal 50)
		(primitive_site SLICE_X91Y15 SLICEL internal 45)
	)
	(tile 110 154 INT_X61Y15 INT 1
		(primitive_site TIEOFF_X67Y15 TIEOFF internal 2)
	)
	(tile 110 155 INT_INTERFACE_X61Y15 INT_INTERFACE 0
	)
	(tile 110 156 BRAM_X61Y15 BRAM 3
		(primitive_site RAMB18_X5Y6 FIFO18E1 internal 158)
		(primitive_site RAMB18_X5Y7 RAMB18E1 internal 158)
		(primitive_site RAMB36_X5Y3 RAMBFIFO36E1 internal 356)
	)
	(tile 110 157 INT_X62Y15 INT 1
		(primitive_site TIEOFF_X68Y15 TIEOFF internal 2)
	)
	(tile 110 158 CLBLM_X62Y15 CLBLM 2
		(primitive_site SLICE_X92Y15 SLICEM internal 50)
		(primitive_site SLICE_X93Y15 SLICEL internal 45)
	)
	(tile 110 159 INT_X63Y15 INT 1
		(primitive_site TIEOFF_X69Y15 TIEOFF internal 2)
	)
	(tile 110 160 CLBLL_X63Y15 CLBLL 2
		(primitive_site SLICE_X94Y15 SLICEL internal 45)
		(primitive_site SLICE_X95Y15 SLICEL internal 45)
	)
	(tile 110 161 VBRK_X63Y15 VBRK 0
	)
	(tile 110 162 INT_X64Y15 INT 1
		(primitive_site TIEOFF_X70Y15 TIEOFF internal 2)
	)
	(tile 110 163 CLBLM_X64Y15 CLBLM 2
		(primitive_site SLICE_X96Y15 SLICEM internal 50)
		(primitive_site SLICE_X97Y15 SLICEL internal 45)
	)
	(tile 110 164 INT_X65Y15 INT 1
		(primitive_site TIEOFF_X71Y15 TIEOFF internal 2)
	)
	(tile 110 165 CLBLL_X65Y15 CLBLL 2
		(primitive_site SLICE_X98Y15 SLICEL internal 45)
		(primitive_site SLICE_X99Y15 SLICEL internal 45)
	)
	(tile 110 166 INT_X66Y15 INT 1
		(primitive_site TIEOFF_X72Y15 TIEOFF internal 2)
	)
	(tile 110 167 CLBLL_X66Y15 CLBLL 2
		(primitive_site SLICE_X100Y15 SLICEL internal 45)
		(primitive_site SLICE_X101Y15 SLICEL internal 45)
	)
	(tile 110 168 INT_X67Y15 INT 1
		(primitive_site TIEOFF_X73Y15 TIEOFF internal 2)
	)
	(tile 110 169 CLBLM_X67Y15 CLBLM 2
		(primitive_site SLICE_X102Y15 SLICEM internal 50)
		(primitive_site SLICE_X103Y15 SLICEL internal 45)
	)
	(tile 110 170 INT_X68Y15 INT 1
		(primitive_site TIEOFF_X74Y15 TIEOFF internal 2)
	)
	(tile 110 171 CLBLL_X68Y15 CLBLL 2
		(primitive_site SLICE_X104Y15 SLICEL internal 45)
		(primitive_site SLICE_X105Y15 SLICEL internal 45)
	)
	(tile 110 172 INT_X69Y15 INT 1
		(primitive_site TIEOFF_X75Y15 TIEOFF internal 2)
	)
	(tile 110 173 EMAC_INT_INTERFACE_X69Y15 EMAC_INT_INTERFACE 0
	)
	(tile 110 174 NULL_X174Y16 NULL 0
	)
	(tile 110 175 INT_X70Y15 INT 1
		(primitive_site TIEOFF_X76Y15 TIEOFF internal 2)
	)
	(tile 110 176 GTX_INT_INTERFACE_X70Y15 GTX_INT_INTERFACE 0
	)
	(tile 110 177 R_TERM_INT_X70Y15 R_TERM_INT 0
	)
	(tile 110 178 NULL_X178Y16 NULL 0
	)
	(tile 111 0 LIOB_X0Y14 LIOB 2
		(primitive_site R17 IOBS bonded 13)
		(primitive_site P18 IOBM bonded 13)
	)
	(tile 111 1 LIOI_X0Y14 LIOI 6
		(primitive_site IODELAY_X0Y14 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y14 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y15 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y15 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y15 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y14 OLOGICE1 internal 32)
	)
	(tile 111 2 L_TERM_INT_X0Y14 L_TERM_INT 0
	)
	(tile 111 3 INT_X0Y14 INT 1
		(primitive_site TIEOFF_X0Y14 TIEOFF internal 2)
	)
	(tile 111 4 IOI_L_INT_INTERFACE_X0Y14 IOI_L_INT_INTERFACE 0
	)
	(tile 111 5 VBRK_X0Y14 VBRK 0
	)
	(tile 111 6 INT_X1Y14 INT 1
		(primitive_site TIEOFF_X1Y14 TIEOFF internal 2)
	)
	(tile 111 7 CLBLM_X1Y14 CLBLM 2
		(primitive_site SLICE_X0Y14 SLICEM internal 50)
		(primitive_site SLICE_X1Y14 SLICEL internal 45)
	)
	(tile 111 8 INT_X2Y14 INT 1
		(primitive_site TIEOFF_X2Y14 TIEOFF internal 2)
	)
	(tile 111 9 CLBLL_X2Y14 CLBLL 2
		(primitive_site SLICE_X2Y14 SLICEL internal 45)
		(primitive_site SLICE_X3Y14 SLICEL internal 45)
	)
	(tile 111 10 INT_X3Y14 INT 1
		(primitive_site TIEOFF_X3Y14 TIEOFF internal 2)
	)
	(tile 111 11 CLBLM_X3Y14 CLBLM 2
		(primitive_site SLICE_X4Y14 SLICEM internal 50)
		(primitive_site SLICE_X5Y14 SLICEL internal 45)
	)
	(tile 111 12 INT_X4Y14 INT 1
		(primitive_site TIEOFF_X4Y14 TIEOFF internal 2)
	)
	(tile 111 13 CLBLL_X4Y14 CLBLL 2
		(primitive_site SLICE_X6Y14 SLICEL internal 45)
		(primitive_site SLICE_X7Y14 SLICEL internal 45)
	)
	(tile 111 14 INT_X5Y14 INT 1
		(primitive_site TIEOFF_X5Y14 TIEOFF internal 2)
	)
	(tile 111 15 INT_INTERFACE_X5Y14 INT_INTERFACE 0
	)
	(tile 111 16 NULL_X16Y15 NULL 0
	)
	(tile 111 17 INT_X6Y14 INT 1
		(primitive_site TIEOFF_X6Y14 TIEOFF internal 2)
	)
	(tile 111 18 CLBLM_X6Y14 CLBLM 2
		(primitive_site SLICE_X8Y14 SLICEM internal 50)
		(primitive_site SLICE_X9Y14 SLICEL internal 45)
	)
	(tile 111 19 INT_X7Y14 INT 1
		(primitive_site TIEOFF_X7Y14 TIEOFF internal 2)
	)
	(tile 111 20 CLBLM_X7Y14 CLBLM 2
		(primitive_site SLICE_X10Y14 SLICEM internal 50)
		(primitive_site SLICE_X11Y14 SLICEL internal 45)
	)
	(tile 111 21 VBRK_X7Y14 VBRK 0
	)
	(tile 111 22 INT_X8Y14 INT 1
		(primitive_site TIEOFF_X8Y14 TIEOFF internal 2)
	)
	(tile 111 23 INT_INTERFACE_X8Y14 INT_INTERFACE 0
	)
	(tile 111 24 NULL_X24Y15 NULL 0
	)
	(tile 111 25 INT_X9Y14 INT 1
		(primitive_site TIEOFF_X10Y14 TIEOFF internal 2)
	)
	(tile 111 26 CLBLM_X9Y14 CLBLM 2
		(primitive_site SLICE_X12Y14 SLICEM internal 50)
		(primitive_site SLICE_X13Y14 SLICEL internal 45)
	)
	(tile 111 27 INT_X10Y14 INT 1
		(primitive_site TIEOFF_X11Y14 TIEOFF internal 2)
	)
	(tile 111 28 CLBLM_X10Y14 CLBLM 2
		(primitive_site SLICE_X14Y14 SLICEM internal 50)
		(primitive_site SLICE_X15Y14 SLICEL internal 45)
	)
	(tile 111 29 INT_X11Y14 INT 1
		(primitive_site TIEOFF_X12Y14 TIEOFF internal 2)
	)
	(tile 111 30 CLBLM_X11Y14 CLBLM 2
		(primitive_site SLICE_X16Y14 SLICEM internal 50)
		(primitive_site SLICE_X17Y14 SLICEL internal 45)
	)
	(tile 111 31 INT_X12Y14 INT 1
		(primitive_site TIEOFF_X13Y14 TIEOFF internal 2)
	)
	(tile 111 32 CLBLM_X12Y14 CLBLM 2
		(primitive_site SLICE_X18Y14 SLICEM internal 50)
		(primitive_site SLICE_X19Y14 SLICEL internal 45)
	)
	(tile 111 33 VBRK_X12Y14 VBRK 0
	)
	(tile 111 34 INT_X13Y14 INT 1
		(primitive_site TIEOFF_X14Y14 TIEOFF internal 2)
	)
	(tile 111 35 INT_INTERFACE_X13Y14 INT_INTERFACE 0
	)
	(tile 111 36 NULL_X36Y15 NULL 0
	)
	(tile 111 37 INT_X14Y14 INT 1
		(primitive_site TIEOFF_X16Y14 TIEOFF internal 2)
	)
	(tile 111 38 CLBLM_X14Y14 CLBLM 2
		(primitive_site SLICE_X20Y14 SLICEM internal 50)
		(primitive_site SLICE_X21Y14 SLICEL internal 45)
	)
	(tile 111 39 INT_X15Y14 INT 1
		(primitive_site TIEOFF_X17Y14 TIEOFF internal 2)
	)
	(tile 111 40 CLBLM_X15Y14 CLBLM 2
		(primitive_site SLICE_X22Y14 SLICEM internal 50)
		(primitive_site SLICE_X23Y14 SLICEL internal 45)
	)
	(tile 111 41 INT_X16Y14 INT 1
		(primitive_site TIEOFF_X18Y14 TIEOFF internal 2)
	)
	(tile 111 42 INT_INTERFACE_X16Y14 INT_INTERFACE 0
	)
	(tile 111 43 NULL_X43Y15 NULL 0
	)
	(tile 111 44 INT_X17Y14 INT 1
		(primitive_site TIEOFF_X19Y14 TIEOFF internal 2)
	)
	(tile 111 45 CLBLM_X17Y14 CLBLM 2
		(primitive_site SLICE_X24Y14 SLICEM internal 50)
		(primitive_site SLICE_X25Y14 SLICEL internal 45)
	)
	(tile 111 46 INT_X18Y14 INT 1
		(primitive_site TIEOFF_X20Y14 TIEOFF internal 2)
	)
	(tile 111 47 CLBLM_X18Y14 CLBLM 2
		(primitive_site SLICE_X26Y14 SLICEM internal 50)
		(primitive_site SLICE_X27Y14 SLICEL internal 45)
	)
	(tile 111 48 VBRK_X18Y14 VBRK 0
	)
	(tile 111 49 INT_X19Y14 INT 1
		(primitive_site TIEOFF_X21Y14 TIEOFF internal 2)
	)
	(tile 111 50 INT_INTERFACE_X19Y14 INT_INTERFACE 0
	)
	(tile 111 51 NULL_X51Y15 NULL 0
	)
	(tile 111 52 INT_X20Y14 INT 1
		(primitive_site TIEOFF_X23Y14 TIEOFF internal 2)
	)
	(tile 111 53 CLBLM_X20Y14 CLBLM 2
		(primitive_site SLICE_X28Y14 SLICEM internal 50)
		(primitive_site SLICE_X29Y14 SLICEL internal 45)
	)
	(tile 111 54 INT_X21Y14 INT 1
		(primitive_site TIEOFF_X24Y14 TIEOFF internal 2)
	)
	(tile 111 55 CLBLM_X21Y14 CLBLM 2
		(primitive_site SLICE_X30Y14 SLICEM internal 50)
		(primitive_site SLICE_X31Y14 SLICEL internal 45)
	)
	(tile 111 56 INT_X22Y14 INT 1
		(primitive_site TIEOFF_X25Y14 TIEOFF internal 2)
	)
	(tile 111 57 INT_INTERFACE_X22Y14 INT_INTERFACE 0
	)
	(tile 111 58 NULL_X58Y15 NULL 0
	)
	(tile 111 59 INT_X23Y14 INT 1
		(primitive_site TIEOFF_X26Y14 TIEOFF internal 2)
	)
	(tile 111 60 CLBLM_X23Y14 CLBLM 2
		(primitive_site SLICE_X32Y14 SLICEM internal 50)
		(primitive_site SLICE_X33Y14 SLICEL internal 45)
	)
	(tile 111 61 INT_X24Y14 INT 1
		(primitive_site TIEOFF_X27Y14 TIEOFF internal 2)
	)
	(tile 111 62 CLBLL_X24Y14 CLBLL 2
		(primitive_site SLICE_X34Y14 SLICEL internal 45)
		(primitive_site SLICE_X35Y14 SLICEL internal 45)
	)
	(tile 111 63 VBRK_X24Y14 VBRK 0
	)
	(tile 111 64 LIOB_FT_X25Y14 LIOB_FT 2
		(primitive_site R15 IOBS bonded 13)
		(primitive_site R14 IOBM bonded 13)
	)
	(tile 111 65 LIOI_X25Y14 LIOI 6
		(primitive_site IODELAY_X1Y14 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y14 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y15 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y15 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y15 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y14 OLOGICE1 internal 32)
	)
	(tile 111 66 INT_X25Y14 INT 1
		(primitive_site TIEOFF_X28Y14 TIEOFF internal 2)
	)
	(tile 111 67 IOI_L_INT_INTERFACE_X25Y14 IOI_L_INT_INTERFACE 0
	)
	(tile 111 68 VBRK_X25Y14 VBRK 0
	)
	(tile 111 69 INT_X26Y14 INT 1
		(primitive_site TIEOFF_X29Y14 TIEOFF internal 2)
	)
	(tile 111 70 CLBLM_X26Y14 CLBLM 2
		(primitive_site SLICE_X36Y14 SLICEM internal 50)
		(primitive_site SLICE_X37Y14 SLICEL internal 45)
	)
	(tile 111 71 INT_X27Y14 INT 1
		(primitive_site TIEOFF_X30Y14 TIEOFF internal 2)
	)
	(tile 111 72 CLBLL_X27Y14 CLBLL 2
		(primitive_site SLICE_X38Y14 SLICEL internal 45)
		(primitive_site SLICE_X39Y14 SLICEL internal 45)
	)
	(tile 111 73 INT_X28Y14 INT 1
		(primitive_site TIEOFF_X31Y14 TIEOFF internal 2)
	)
	(tile 111 74 CLBLM_X28Y14 CLBLM 2
		(primitive_site SLICE_X40Y14 SLICEM internal 50)
		(primitive_site SLICE_X41Y14 SLICEL internal 45)
	)
	(tile 111 75 INT_X29Y14 INT 1
		(primitive_site TIEOFF_X32Y14 TIEOFF internal 2)
	)
	(tile 111 76 CLBLL_X29Y14 CLBLL 2
		(primitive_site SLICE_X42Y14 SLICEL internal 45)
		(primitive_site SLICE_X43Y14 SLICEL internal 45)
	)
	(tile 111 77 VBRK_X29Y14 VBRK 0
	)
	(tile 111 78 CENTER_SPACE2_X78Y15 CENTER_SPACE2 0
	)
	(tile 111 79 CENTER_SPACE1_X79Y15 CENTER_SPACE1 0
	)
	(tile 111 80 CENTER_SPACE2_X80Y15 CENTER_SPACE2 0
	)
	(tile 111 81 CENTER_SPACE1_X81Y15 CENTER_SPACE1 0
	)
	(tile 111 82 CENTER_SPACE2_X82Y15 CENTER_SPACE2 0
	)
	(tile 111 83 CENTER_SPACE1_X83Y15 CENTER_SPACE1 0
	)
	(tile 111 84 CENTER_SPACE2_X84Y15 CENTER_SPACE2 0
	)
	(tile 111 85 CENTER_SPACE1_X85Y15 CENTER_SPACE1 0
	)
	(tile 111 86 CENTER_SPACE2_X86Y15 CENTER_SPACE2 0
	)
	(tile 111 87 CENTER_SPACE1_X87Y15 CENTER_SPACE1 0
	)
	(tile 111 88 CENTER_SPACE2_X88Y15 CENTER_SPACE2 0
	)
	(tile 111 89 NULL_X89Y15 NULL 0
	)
	(tile 111 90 VFRAME_X89Y15 VFRAME 0
	)
	(tile 111 91 INT_X36Y14 INT 1
		(primitive_site TIEOFF_X39Y14 TIEOFF internal 2)
	)
	(tile 111 92 INT_INTERFACE_X36Y14 INT_INTERFACE 0
	)
	(tile 111 93 NULL_X93Y15 NULL 0
	)
	(tile 111 94 INT_X37Y14 INT 1
		(primitive_site TIEOFF_X40Y14 TIEOFF internal 2)
	)
	(tile 111 95 CLBLM_X37Y14 CLBLM 2
		(primitive_site SLICE_X56Y14 SLICEM internal 50)
		(primitive_site SLICE_X57Y14 SLICEL internal 45)
	)
	(tile 111 96 INT_X38Y14 INT 1
		(primitive_site TIEOFF_X41Y14 TIEOFF internal 2)
	)
	(tile 111 97 CLBLL_X38Y14 CLBLL 2
		(primitive_site SLICE_X58Y14 SLICEL internal 45)
		(primitive_site SLICE_X59Y14 SLICEL internal 45)
	)
	(tile 111 98 INT_X39Y14 INT 1
		(primitive_site TIEOFF_X42Y14 TIEOFF internal 2)
	)
	(tile 111 99 CLBLM_X39Y14 CLBLM 2
		(primitive_site SLICE_X60Y14 SLICEM internal 50)
		(primitive_site SLICE_X61Y14 SLICEL internal 45)
	)
	(tile 111 100 INT_X40Y14 INT 1
		(primitive_site TIEOFF_X43Y14 TIEOFF internal 2)
	)
	(tile 111 101 CLBLL_X40Y14 CLBLL 2
		(primitive_site SLICE_X62Y14 SLICEL internal 45)
		(primitive_site SLICE_X63Y14 SLICEL internal 45)
	)
	(tile 111 102 VBRK_X40Y14 VBRK 0
	)
	(tile 111 103 INT_X41Y14 INT 1
		(primitive_site TIEOFF_X44Y14 TIEOFF internal 2)
	)
	(tile 111 104 INT_INTERFACE_X41Y14 INT_INTERFACE 0
	)
	(tile 111 105 RIOI_X41Y14 RIOI 6
		(primitive_site OLOGIC_X2Y14 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y14 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y14 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y15 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y15 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y15 ILOGICE1 internal 28)
	)
	(tile 111 106 RIOB_X41Y14 RIOB 2
		(primitive_site W8 IOBS bonded 13)
		(primitive_site W9 IOBM bonded 13)
	)
	(tile 111 107 VBRK_X41Y14 VBRK 0
	)
	(tile 111 108 INT_X42Y14 INT 1
		(primitive_site TIEOFF_X45Y14 TIEOFF internal 2)
	)
	(tile 111 109 CLBLM_X42Y14 CLBLM 2
		(primitive_site SLICE_X64Y14 SLICEM internal 50)
		(primitive_site SLICE_X65Y14 SLICEL internal 45)
	)
	(tile 111 110 INT_X43Y14 INT 1
		(primitive_site TIEOFF_X46Y14 TIEOFF internal 2)
	)
	(tile 111 111 CLBLL_X43Y14 CLBLL 2
		(primitive_site SLICE_X66Y14 SLICEL internal 45)
		(primitive_site SLICE_X67Y14 SLICEL internal 45)
	)
	(tile 111 112 INT_X44Y14 INT 1
		(primitive_site TIEOFF_X47Y14 TIEOFF internal 2)
	)
	(tile 111 113 INT_INTERFACE_X44Y14 INT_INTERFACE 0
	)
	(tile 111 114 NULL_X114Y15 NULL 0
	)
	(tile 111 115 INT_X45Y14 INT 1
		(primitive_site TIEOFF_X48Y14 TIEOFF internal 2)
	)
	(tile 111 116 CLBLM_X45Y14 CLBLM 2
		(primitive_site SLICE_X68Y14 SLICEM internal 50)
		(primitive_site SLICE_X69Y14 SLICEL internal 45)
	)
	(tile 111 117 INT_X46Y14 INT 1
		(primitive_site TIEOFF_X49Y14 TIEOFF internal 2)
	)
	(tile 111 118 CLBLM_X46Y14 CLBLM 2
		(primitive_site SLICE_X70Y14 SLICEM internal 50)
		(primitive_site SLICE_X71Y14 SLICEL internal 45)
	)
	(tile 111 119 INT_X47Y14 INT 1
		(primitive_site TIEOFF_X50Y14 TIEOFF internal 2)
	)
	(tile 111 120 INT_INTERFACE_X47Y14 INT_INTERFACE 0
	)
	(tile 111 121 NULL_X121Y15 NULL 0
	)
	(tile 111 122 VBRK_X47Y14 VBRK 0
	)
	(tile 111 123 INT_X48Y14 INT 1
		(primitive_site TIEOFF_X52Y14 TIEOFF internal 2)
	)
	(tile 111 124 CLBLM_X48Y14 CLBLM 2
		(primitive_site SLICE_X72Y14 SLICEM internal 50)
		(primitive_site SLICE_X73Y14 SLICEL internal 45)
	)
	(tile 111 125 INT_X49Y14 INT 1
		(primitive_site TIEOFF_X53Y14 TIEOFF internal 2)
	)
	(tile 111 126 CLBLM_X49Y14 CLBLM 2
		(primitive_site SLICE_X74Y14 SLICEM internal 50)
		(primitive_site SLICE_X75Y14 SLICEL internal 45)
	)
	(tile 111 127 INT_X50Y14 INT 1
		(primitive_site TIEOFF_X54Y14 TIEOFF internal 2)
	)
	(tile 111 128 INT_INTERFACE_X50Y14 INT_INTERFACE 0
	)
	(tile 111 129 NULL_X129Y15 NULL 0
	)
	(tile 111 130 INT_X51Y14 INT 1
		(primitive_site TIEOFF_X55Y14 TIEOFF internal 2)
	)
	(tile 111 131 CLBLM_X51Y14 CLBLM 2
		(primitive_site SLICE_X76Y14 SLICEM internal 50)
		(primitive_site SLICE_X77Y14 SLICEL internal 45)
	)
	(tile 111 132 INT_X52Y14 INT 1
		(primitive_site TIEOFF_X56Y14 TIEOFF internal 2)
	)
	(tile 111 133 CLBLM_X52Y14 CLBLM 2
		(primitive_site SLICE_X78Y14 SLICEM internal 50)
		(primitive_site SLICE_X79Y14 SLICEL internal 45)
	)
	(tile 111 134 INT_X53Y14 INT 1
		(primitive_site TIEOFF_X57Y14 TIEOFF internal 2)
	)
	(tile 111 135 INT_INTERFACE_X53Y14 INT_INTERFACE 0
	)
	(tile 111 136 NULL_X136Y15 NULL 0
	)
	(tile 111 137 VBRK_X53Y14 VBRK 0
	)
	(tile 111 138 INT_X54Y14 INT 1
		(primitive_site TIEOFF_X59Y14 TIEOFF internal 2)
	)
	(tile 111 139 CLBLM_X54Y14 CLBLM 2
		(primitive_site SLICE_X80Y14 SLICEM internal 50)
		(primitive_site SLICE_X81Y14 SLICEL internal 45)
	)
	(tile 111 140 INT_X55Y14 INT 1
		(primitive_site TIEOFF_X60Y14 TIEOFF internal 2)
	)
	(tile 111 141 CLBLM_X55Y14 CLBLM 2
		(primitive_site SLICE_X82Y14 SLICEM internal 50)
		(primitive_site SLICE_X83Y14 SLICEL internal 45)
	)
	(tile 111 142 INT_X56Y14 INT 1
		(primitive_site TIEOFF_X61Y14 TIEOFF internal 2)
	)
	(tile 111 143 CLBLM_X56Y14 CLBLM 2
		(primitive_site SLICE_X84Y14 SLICEM internal 50)
		(primitive_site SLICE_X85Y14 SLICEL internal 45)
	)
	(tile 111 144 INT_X57Y14 INT 1
		(primitive_site TIEOFF_X62Y14 TIEOFF internal 2)
	)
	(tile 111 145 CLBLM_X57Y14 CLBLM 2
		(primitive_site SLICE_X86Y14 SLICEM internal 50)
		(primitive_site SLICE_X87Y14 SLICEL internal 45)
	)
	(tile 111 146 INT_X58Y14 INT 1
		(primitive_site TIEOFF_X63Y14 TIEOFF internal 2)
	)
	(tile 111 147 INT_INTERFACE_X58Y14 INT_INTERFACE 0
	)
	(tile 111 148 NULL_X148Y15 NULL 0
	)
	(tile 111 149 VBRK_X58Y14 VBRK 0
	)
	(tile 111 150 INT_X59Y14 INT 1
		(primitive_site TIEOFF_X65Y14 TIEOFF internal 2)
	)
	(tile 111 151 CLBLM_X59Y14 CLBLM 2
		(primitive_site SLICE_X88Y14 SLICEM internal 50)
		(primitive_site SLICE_X89Y14 SLICEL internal 45)
	)
	(tile 111 152 INT_X60Y14 INT 1
		(primitive_site TIEOFF_X66Y14 TIEOFF internal 2)
	)
	(tile 111 153 CLBLM_X60Y14 CLBLM 2
		(primitive_site SLICE_X90Y14 SLICEM internal 50)
		(primitive_site SLICE_X91Y14 SLICEL internal 45)
	)
	(tile 111 154 INT_X61Y14 INT 1
		(primitive_site TIEOFF_X67Y14 TIEOFF internal 2)
	)
	(tile 111 155 INT_INTERFACE_X61Y14 INT_INTERFACE 0
	)
	(tile 111 156 NULL_X156Y15 NULL 0
	)
	(tile 111 157 INT_X62Y14 INT 1
		(primitive_site TIEOFF_X68Y14 TIEOFF internal 2)
	)
	(tile 111 158 CLBLM_X62Y14 CLBLM 2
		(primitive_site SLICE_X92Y14 SLICEM internal 50)
		(primitive_site SLICE_X93Y14 SLICEL internal 45)
	)
	(tile 111 159 INT_X63Y14 INT 1
		(primitive_site TIEOFF_X69Y14 TIEOFF internal 2)
	)
	(tile 111 160 CLBLL_X63Y14 CLBLL 2
		(primitive_site SLICE_X94Y14 SLICEL internal 45)
		(primitive_site SLICE_X95Y14 SLICEL internal 45)
	)
	(tile 111 161 VBRK_X63Y14 VBRK 0
	)
	(tile 111 162 INT_X64Y14 INT 1
		(primitive_site TIEOFF_X70Y14 TIEOFF internal 2)
	)
	(tile 111 163 CLBLM_X64Y14 CLBLM 2
		(primitive_site SLICE_X96Y14 SLICEM internal 50)
		(primitive_site SLICE_X97Y14 SLICEL internal 45)
	)
	(tile 111 164 INT_X65Y14 INT 1
		(primitive_site TIEOFF_X71Y14 TIEOFF internal 2)
	)
	(tile 111 165 CLBLL_X65Y14 CLBLL 2
		(primitive_site SLICE_X98Y14 SLICEL internal 45)
		(primitive_site SLICE_X99Y14 SLICEL internal 45)
	)
	(tile 111 166 INT_X66Y14 INT 1
		(primitive_site TIEOFF_X72Y14 TIEOFF internal 2)
	)
	(tile 111 167 CLBLL_X66Y14 CLBLL 2
		(primitive_site SLICE_X100Y14 SLICEL internal 45)
		(primitive_site SLICE_X101Y14 SLICEL internal 45)
	)
	(tile 111 168 INT_X67Y14 INT 1
		(primitive_site TIEOFF_X73Y14 TIEOFF internal 2)
	)
	(tile 111 169 CLBLM_X67Y14 CLBLM 2
		(primitive_site SLICE_X102Y14 SLICEM internal 50)
		(primitive_site SLICE_X103Y14 SLICEL internal 45)
	)
	(tile 111 170 INT_X68Y14 INT 1
		(primitive_site TIEOFF_X74Y14 TIEOFF internal 2)
	)
	(tile 111 171 CLBLL_X68Y14 CLBLL 2
		(primitive_site SLICE_X104Y14 SLICEL internal 45)
		(primitive_site SLICE_X105Y14 SLICEL internal 45)
	)
	(tile 111 172 INT_X69Y14 INT 1
		(primitive_site TIEOFF_X75Y14 TIEOFF internal 2)
	)
	(tile 111 173 EMAC_INT_INTERFACE_X69Y14 EMAC_INT_INTERFACE 0
	)
	(tile 111 174 NULL_X174Y15 NULL 0
	)
	(tile 111 175 INT_X70Y14 INT 1
		(primitive_site TIEOFF_X76Y14 TIEOFF internal 2)
	)
	(tile 111 176 GTX_INT_INTERFACE_X70Y14 GTX_INT_INTERFACE 0
	)
	(tile 111 177 R_TERM_INT_X70Y14 R_TERM_INT 0
	)
	(tile 111 178 NULL_X178Y15 NULL 0
	)
	(tile 112 0 NULL_X0Y14 NULL 0
	)
	(tile 112 1 NULL_X1Y14 NULL 0
	)
	(tile 112 2 L_TERM_INT_X0Y13 L_TERM_INT 0
	)
	(tile 112 3 INT_X0Y13 INT 1
		(primitive_site TIEOFF_X0Y13 TIEOFF internal 2)
	)
	(tile 112 4 IOI_L_INT_INTERFACE_X0Y13 IOI_L_INT_INTERFACE 0
	)
	(tile 112 5 VBRK_X0Y13 VBRK 0
	)
	(tile 112 6 INT_X1Y13 INT 1
		(primitive_site TIEOFF_X1Y13 TIEOFF internal 2)
	)
	(tile 112 7 CLBLM_X1Y13 CLBLM 2
		(primitive_site SLICE_X0Y13 SLICEM internal 50)
		(primitive_site SLICE_X1Y13 SLICEL internal 45)
	)
	(tile 112 8 INT_X2Y13 INT 1
		(primitive_site TIEOFF_X2Y13 TIEOFF internal 2)
	)
	(tile 112 9 CLBLL_X2Y13 CLBLL 2
		(primitive_site SLICE_X2Y13 SLICEL internal 45)
		(primitive_site SLICE_X3Y13 SLICEL internal 45)
	)
	(tile 112 10 INT_X3Y13 INT 1
		(primitive_site TIEOFF_X3Y13 TIEOFF internal 2)
	)
	(tile 112 11 CLBLM_X3Y13 CLBLM 2
		(primitive_site SLICE_X4Y13 SLICEM internal 50)
		(primitive_site SLICE_X5Y13 SLICEL internal 45)
	)
	(tile 112 12 INT_X4Y13 INT 1
		(primitive_site TIEOFF_X4Y13 TIEOFF internal 2)
	)
	(tile 112 13 CLBLL_X4Y13 CLBLL 2
		(primitive_site SLICE_X6Y13 SLICEL internal 45)
		(primitive_site SLICE_X7Y13 SLICEL internal 45)
	)
	(tile 112 14 INT_X5Y13 INT 1
		(primitive_site TIEOFF_X5Y13 TIEOFF internal 2)
	)
	(tile 112 15 INT_INTERFACE_X5Y13 INT_INTERFACE 0
	)
	(tile 112 16 NULL_X16Y14 NULL 0
	)
	(tile 112 17 INT_X6Y13 INT 1
		(primitive_site TIEOFF_X6Y13 TIEOFF internal 2)
	)
	(tile 112 18 CLBLM_X6Y13 CLBLM 2
		(primitive_site SLICE_X8Y13 SLICEM internal 50)
		(primitive_site SLICE_X9Y13 SLICEL internal 45)
	)
	(tile 112 19 INT_X7Y13 INT 1
		(primitive_site TIEOFF_X7Y13 TIEOFF internal 2)
	)
	(tile 112 20 CLBLM_X7Y13 CLBLM 2
		(primitive_site SLICE_X10Y13 SLICEM internal 50)
		(primitive_site SLICE_X11Y13 SLICEL internal 45)
	)
	(tile 112 21 VBRK_X7Y13 VBRK 0
	)
	(tile 112 22 INT_X8Y13 INT 1
		(primitive_site TIEOFF_X8Y13 TIEOFF internal 2)
	)
	(tile 112 23 INT_INTERFACE_X8Y13 INT_INTERFACE 0
	)
	(tile 112 24 NULL_X24Y14 NULL 0
	)
	(tile 112 25 INT_X9Y13 INT 1
		(primitive_site TIEOFF_X10Y13 TIEOFF internal 2)
	)
	(tile 112 26 CLBLM_X9Y13 CLBLM 2
		(primitive_site SLICE_X12Y13 SLICEM internal 50)
		(primitive_site SLICE_X13Y13 SLICEL internal 45)
	)
	(tile 112 27 INT_X10Y13 INT 1
		(primitive_site TIEOFF_X11Y13 TIEOFF internal 2)
	)
	(tile 112 28 CLBLM_X10Y13 CLBLM 2
		(primitive_site SLICE_X14Y13 SLICEM internal 50)
		(primitive_site SLICE_X15Y13 SLICEL internal 45)
	)
	(tile 112 29 INT_X11Y13 INT 1
		(primitive_site TIEOFF_X12Y13 TIEOFF internal 2)
	)
	(tile 112 30 CLBLM_X11Y13 CLBLM 2
		(primitive_site SLICE_X16Y13 SLICEM internal 50)
		(primitive_site SLICE_X17Y13 SLICEL internal 45)
	)
	(tile 112 31 INT_X12Y13 INT 1
		(primitive_site TIEOFF_X13Y13 TIEOFF internal 2)
	)
	(tile 112 32 CLBLM_X12Y13 CLBLM 2
		(primitive_site SLICE_X18Y13 SLICEM internal 50)
		(primitive_site SLICE_X19Y13 SLICEL internal 45)
	)
	(tile 112 33 VBRK_X12Y13 VBRK 0
	)
	(tile 112 34 INT_X13Y13 INT 1
		(primitive_site TIEOFF_X14Y13 TIEOFF internal 2)
	)
	(tile 112 35 INT_INTERFACE_X13Y13 INT_INTERFACE 0
	)
	(tile 112 36 NULL_X36Y14 NULL 0
	)
	(tile 112 37 INT_X14Y13 INT 1
		(primitive_site TIEOFF_X16Y13 TIEOFF internal 2)
	)
	(tile 112 38 CLBLM_X14Y13 CLBLM 2
		(primitive_site SLICE_X20Y13 SLICEM internal 50)
		(primitive_site SLICE_X21Y13 SLICEL internal 45)
	)
	(tile 112 39 INT_X15Y13 INT 1
		(primitive_site TIEOFF_X17Y13 TIEOFF internal 2)
	)
	(tile 112 40 CLBLM_X15Y13 CLBLM 2
		(primitive_site SLICE_X22Y13 SLICEM internal 50)
		(primitive_site SLICE_X23Y13 SLICEL internal 45)
	)
	(tile 112 41 INT_X16Y13 INT 1
		(primitive_site TIEOFF_X18Y13 TIEOFF internal 2)
	)
	(tile 112 42 INT_INTERFACE_X16Y13 INT_INTERFACE 0
	)
	(tile 112 43 NULL_X43Y14 NULL 0
	)
	(tile 112 44 INT_X17Y13 INT 1
		(primitive_site TIEOFF_X19Y13 TIEOFF internal 2)
	)
	(tile 112 45 CLBLM_X17Y13 CLBLM 2
		(primitive_site SLICE_X24Y13 SLICEM internal 50)
		(primitive_site SLICE_X25Y13 SLICEL internal 45)
	)
	(tile 112 46 INT_X18Y13 INT 1
		(primitive_site TIEOFF_X20Y13 TIEOFF internal 2)
	)
	(tile 112 47 CLBLM_X18Y13 CLBLM 2
		(primitive_site SLICE_X26Y13 SLICEM internal 50)
		(primitive_site SLICE_X27Y13 SLICEL internal 45)
	)
	(tile 112 48 VBRK_X18Y13 VBRK 0
	)
	(tile 112 49 INT_X19Y13 INT 1
		(primitive_site TIEOFF_X21Y13 TIEOFF internal 2)
	)
	(tile 112 50 INT_INTERFACE_X19Y13 INT_INTERFACE 0
	)
	(tile 112 51 NULL_X51Y14 NULL 0
	)
	(tile 112 52 INT_X20Y13 INT 1
		(primitive_site TIEOFF_X23Y13 TIEOFF internal 2)
	)
	(tile 112 53 CLBLM_X20Y13 CLBLM 2
		(primitive_site SLICE_X28Y13 SLICEM internal 50)
		(primitive_site SLICE_X29Y13 SLICEL internal 45)
	)
	(tile 112 54 INT_X21Y13 INT 1
		(primitive_site TIEOFF_X24Y13 TIEOFF internal 2)
	)
	(tile 112 55 CLBLM_X21Y13 CLBLM 2
		(primitive_site SLICE_X30Y13 SLICEM internal 50)
		(primitive_site SLICE_X31Y13 SLICEL internal 45)
	)
	(tile 112 56 INT_X22Y13 INT 1
		(primitive_site TIEOFF_X25Y13 TIEOFF internal 2)
	)
	(tile 112 57 INT_INTERFACE_X22Y13 INT_INTERFACE 0
	)
	(tile 112 58 NULL_X58Y14 NULL 0
	)
	(tile 112 59 INT_X23Y13 INT 1
		(primitive_site TIEOFF_X26Y13 TIEOFF internal 2)
	)
	(tile 112 60 CLBLM_X23Y13 CLBLM 2
		(primitive_site SLICE_X32Y13 SLICEM internal 50)
		(primitive_site SLICE_X33Y13 SLICEL internal 45)
	)
	(tile 112 61 INT_X24Y13 INT 1
		(primitive_site TIEOFF_X27Y13 TIEOFF internal 2)
	)
	(tile 112 62 CLBLL_X24Y13 CLBLL 2
		(primitive_site SLICE_X34Y13 SLICEL internal 45)
		(primitive_site SLICE_X35Y13 SLICEL internal 45)
	)
	(tile 112 63 VBRK_X24Y13 VBRK 0
	)
	(tile 112 64 NULL_X64Y14 NULL 0
	)
	(tile 112 65 NULL_X65Y14 NULL 0
	)
	(tile 112 66 INT_X25Y13 INT 1
		(primitive_site TIEOFF_X28Y13 TIEOFF internal 2)
	)
	(tile 112 67 IOI_L_INT_INTERFACE_X25Y13 IOI_L_INT_INTERFACE 0
	)
	(tile 112 68 VBRK_X25Y13 VBRK 0
	)
	(tile 112 69 INT_X26Y13 INT 1
		(primitive_site TIEOFF_X29Y13 TIEOFF internal 2)
	)
	(tile 112 70 CLBLM_X26Y13 CLBLM 2
		(primitive_site SLICE_X36Y13 SLICEM internal 50)
		(primitive_site SLICE_X37Y13 SLICEL internal 45)
	)
	(tile 112 71 INT_X27Y13 INT 1
		(primitive_site TIEOFF_X30Y13 TIEOFF internal 2)
	)
	(tile 112 72 CLBLL_X27Y13 CLBLL 2
		(primitive_site SLICE_X38Y13 SLICEL internal 45)
		(primitive_site SLICE_X39Y13 SLICEL internal 45)
	)
	(tile 112 73 INT_X28Y13 INT 1
		(primitive_site TIEOFF_X31Y13 TIEOFF internal 2)
	)
	(tile 112 74 CLBLM_X28Y13 CLBLM 2
		(primitive_site SLICE_X40Y13 SLICEM internal 50)
		(primitive_site SLICE_X41Y13 SLICEL internal 45)
	)
	(tile 112 75 INT_X29Y13 INT 1
		(primitive_site TIEOFF_X32Y13 TIEOFF internal 2)
	)
	(tile 112 76 CLBLL_X29Y13 CLBLL 2
		(primitive_site SLICE_X42Y13 SLICEL internal 45)
		(primitive_site SLICE_X43Y13 SLICEL internal 45)
	)
	(tile 112 77 VBRK_X29Y13 VBRK 0
	)
	(tile 112 78 CENTER_SPACE2_X78Y14 CENTER_SPACE2 0
	)
	(tile 112 79 CENTER_SPACE1_X79Y14 CENTER_SPACE1 0
	)
	(tile 112 80 CENTER_SPACE2_X80Y14 CENTER_SPACE2 0
	)
	(tile 112 81 CENTER_SPACE1_X81Y14 CENTER_SPACE1 0
	)
	(tile 112 82 CENTER_SPACE2_X82Y14 CENTER_SPACE2 0
	)
	(tile 112 83 CENTER_SPACE1_X83Y14 CENTER_SPACE1 0
	)
	(tile 112 84 CENTER_SPACE2_X84Y14 CENTER_SPACE2 0
	)
	(tile 112 85 CENTER_SPACE1_X85Y14 CENTER_SPACE1 0
	)
	(tile 112 86 CENTER_SPACE2_X86Y14 CENTER_SPACE2 0
	)
	(tile 112 87 CENTER_SPACE1_X87Y14 CENTER_SPACE1 0
	)
	(tile 112 88 CENTER_SPACE2_X88Y14 CENTER_SPACE2 0
	)
	(tile 112 89 NULL_X89Y14 NULL 0
	)
	(tile 112 90 VFRAME_X89Y14 VFRAME 0
	)
	(tile 112 91 INT_X36Y13 INT 1
		(primitive_site TIEOFF_X39Y13 TIEOFF internal 2)
	)
	(tile 112 92 INT_INTERFACE_X36Y13 INT_INTERFACE 0
	)
	(tile 112 93 NULL_X93Y14 NULL 0
	)
	(tile 112 94 INT_X37Y13 INT 1
		(primitive_site TIEOFF_X40Y13 TIEOFF internal 2)
	)
	(tile 112 95 CLBLM_X37Y13 CLBLM 2
		(primitive_site SLICE_X56Y13 SLICEM internal 50)
		(primitive_site SLICE_X57Y13 SLICEL internal 45)
	)
	(tile 112 96 INT_X38Y13 INT 1
		(primitive_site TIEOFF_X41Y13 TIEOFF internal 2)
	)
	(tile 112 97 CLBLL_X38Y13 CLBLL 2
		(primitive_site SLICE_X58Y13 SLICEL internal 45)
		(primitive_site SLICE_X59Y13 SLICEL internal 45)
	)
	(tile 112 98 INT_X39Y13 INT 1
		(primitive_site TIEOFF_X42Y13 TIEOFF internal 2)
	)
	(tile 112 99 CLBLM_X39Y13 CLBLM 2
		(primitive_site SLICE_X60Y13 SLICEM internal 50)
		(primitive_site SLICE_X61Y13 SLICEL internal 45)
	)
	(tile 112 100 INT_X40Y13 INT 1
		(primitive_site TIEOFF_X43Y13 TIEOFF internal 2)
	)
	(tile 112 101 CLBLL_X40Y13 CLBLL 2
		(primitive_site SLICE_X62Y13 SLICEL internal 45)
		(primitive_site SLICE_X63Y13 SLICEL internal 45)
	)
	(tile 112 102 VBRK_X40Y13 VBRK 0
	)
	(tile 112 103 INT_X41Y13 INT 1
		(primitive_site TIEOFF_X44Y13 TIEOFF internal 2)
	)
	(tile 112 104 INT_INTERFACE_X41Y13 INT_INTERFACE 0
	)
	(tile 112 105 NULL_X105Y14 NULL 0
	)
	(tile 112 106 NULL_X106Y14 NULL 0
	)
	(tile 112 107 VBRK_X106Y14 VBRK 0
	)
	(tile 112 108 INT_X42Y13 INT 1
		(primitive_site TIEOFF_X45Y13 TIEOFF internal 2)
	)
	(tile 112 109 CLBLM_X42Y13 CLBLM 2
		(primitive_site SLICE_X64Y13 SLICEM internal 50)
		(primitive_site SLICE_X65Y13 SLICEL internal 45)
	)
	(tile 112 110 INT_X43Y13 INT 1
		(primitive_site TIEOFF_X46Y13 TIEOFF internal 2)
	)
	(tile 112 111 CLBLL_X43Y13 CLBLL 2
		(primitive_site SLICE_X66Y13 SLICEL internal 45)
		(primitive_site SLICE_X67Y13 SLICEL internal 45)
	)
	(tile 112 112 INT_X44Y13 INT 1
		(primitive_site TIEOFF_X47Y13 TIEOFF internal 2)
	)
	(tile 112 113 INT_INTERFACE_X44Y13 INT_INTERFACE 0
	)
	(tile 112 114 NULL_X114Y14 NULL 0
	)
	(tile 112 115 INT_X45Y13 INT 1
		(primitive_site TIEOFF_X48Y13 TIEOFF internal 2)
	)
	(tile 112 116 CLBLM_X45Y13 CLBLM 2
		(primitive_site SLICE_X68Y13 SLICEM internal 50)
		(primitive_site SLICE_X69Y13 SLICEL internal 45)
	)
	(tile 112 117 INT_X46Y13 INT 1
		(primitive_site TIEOFF_X49Y13 TIEOFF internal 2)
	)
	(tile 112 118 CLBLM_X46Y13 CLBLM 2
		(primitive_site SLICE_X70Y13 SLICEM internal 50)
		(primitive_site SLICE_X71Y13 SLICEL internal 45)
	)
	(tile 112 119 INT_X47Y13 INT 1
		(primitive_site TIEOFF_X50Y13 TIEOFF internal 2)
	)
	(tile 112 120 INT_INTERFACE_X47Y13 INT_INTERFACE 0
	)
	(tile 112 121 NULL_X121Y14 NULL 0
	)
	(tile 112 122 VBRK_X47Y13 VBRK 0
	)
	(tile 112 123 INT_X48Y13 INT 1
		(primitive_site TIEOFF_X52Y13 TIEOFF internal 2)
	)
	(tile 112 124 CLBLM_X48Y13 CLBLM 2
		(primitive_site SLICE_X72Y13 SLICEM internal 50)
		(primitive_site SLICE_X73Y13 SLICEL internal 45)
	)
	(tile 112 125 INT_X49Y13 INT 1
		(primitive_site TIEOFF_X53Y13 TIEOFF internal 2)
	)
	(tile 112 126 CLBLM_X49Y13 CLBLM 2
		(primitive_site SLICE_X74Y13 SLICEM internal 50)
		(primitive_site SLICE_X75Y13 SLICEL internal 45)
	)
	(tile 112 127 INT_X50Y13 INT 1
		(primitive_site TIEOFF_X54Y13 TIEOFF internal 2)
	)
	(tile 112 128 INT_INTERFACE_X50Y13 INT_INTERFACE 0
	)
	(tile 112 129 NULL_X129Y14 NULL 0
	)
	(tile 112 130 INT_X51Y13 INT 1
		(primitive_site TIEOFF_X55Y13 TIEOFF internal 2)
	)
	(tile 112 131 CLBLM_X51Y13 CLBLM 2
		(primitive_site SLICE_X76Y13 SLICEM internal 50)
		(primitive_site SLICE_X77Y13 SLICEL internal 45)
	)
	(tile 112 132 INT_X52Y13 INT 1
		(primitive_site TIEOFF_X56Y13 TIEOFF internal 2)
	)
	(tile 112 133 CLBLM_X52Y13 CLBLM 2
		(primitive_site SLICE_X78Y13 SLICEM internal 50)
		(primitive_site SLICE_X79Y13 SLICEL internal 45)
	)
	(tile 112 134 INT_X53Y13 INT 1
		(primitive_site TIEOFF_X57Y13 TIEOFF internal 2)
	)
	(tile 112 135 INT_INTERFACE_X53Y13 INT_INTERFACE 0
	)
	(tile 112 136 NULL_X136Y14 NULL 0
	)
	(tile 112 137 VBRK_X53Y13 VBRK 0
	)
	(tile 112 138 INT_X54Y13 INT 1
		(primitive_site TIEOFF_X59Y13 TIEOFF internal 2)
	)
	(tile 112 139 CLBLM_X54Y13 CLBLM 2
		(primitive_site SLICE_X80Y13 SLICEM internal 50)
		(primitive_site SLICE_X81Y13 SLICEL internal 45)
	)
	(tile 112 140 INT_X55Y13 INT 1
		(primitive_site TIEOFF_X60Y13 TIEOFF internal 2)
	)
	(tile 112 141 CLBLM_X55Y13 CLBLM 2
		(primitive_site SLICE_X82Y13 SLICEM internal 50)
		(primitive_site SLICE_X83Y13 SLICEL internal 45)
	)
	(tile 112 142 INT_X56Y13 INT 1
		(primitive_site TIEOFF_X61Y13 TIEOFF internal 2)
	)
	(tile 112 143 CLBLM_X56Y13 CLBLM 2
		(primitive_site SLICE_X84Y13 SLICEM internal 50)
		(primitive_site SLICE_X85Y13 SLICEL internal 45)
	)
	(tile 112 144 INT_X57Y13 INT 1
		(primitive_site TIEOFF_X62Y13 TIEOFF internal 2)
	)
	(tile 112 145 CLBLM_X57Y13 CLBLM 2
		(primitive_site SLICE_X86Y13 SLICEM internal 50)
		(primitive_site SLICE_X87Y13 SLICEL internal 45)
	)
	(tile 112 146 INT_X58Y13 INT 1
		(primitive_site TIEOFF_X63Y13 TIEOFF internal 2)
	)
	(tile 112 147 INT_INTERFACE_X58Y13 INT_INTERFACE 0
	)
	(tile 112 148 NULL_X148Y14 NULL 0
	)
	(tile 112 149 VBRK_X58Y13 VBRK 0
	)
	(tile 112 150 INT_X59Y13 INT 1
		(primitive_site TIEOFF_X65Y13 TIEOFF internal 2)
	)
	(tile 112 151 CLBLM_X59Y13 CLBLM 2
		(primitive_site SLICE_X88Y13 SLICEM internal 50)
		(primitive_site SLICE_X89Y13 SLICEL internal 45)
	)
	(tile 112 152 INT_X60Y13 INT 1
		(primitive_site TIEOFF_X66Y13 TIEOFF internal 2)
	)
	(tile 112 153 CLBLM_X60Y13 CLBLM 2
		(primitive_site SLICE_X90Y13 SLICEM internal 50)
		(primitive_site SLICE_X91Y13 SLICEL internal 45)
	)
	(tile 112 154 INT_X61Y13 INT 1
		(primitive_site TIEOFF_X67Y13 TIEOFF internal 2)
	)
	(tile 112 155 INT_INTERFACE_X61Y13 INT_INTERFACE 0
	)
	(tile 112 156 NULL_X156Y14 NULL 0
	)
	(tile 112 157 INT_X62Y13 INT 1
		(primitive_site TIEOFF_X68Y13 TIEOFF internal 2)
	)
	(tile 112 158 CLBLM_X62Y13 CLBLM 2
		(primitive_site SLICE_X92Y13 SLICEM internal 50)
		(primitive_site SLICE_X93Y13 SLICEL internal 45)
	)
	(tile 112 159 INT_X63Y13 INT 1
		(primitive_site TIEOFF_X69Y13 TIEOFF internal 2)
	)
	(tile 112 160 CLBLL_X63Y13 CLBLL 2
		(primitive_site SLICE_X94Y13 SLICEL internal 45)
		(primitive_site SLICE_X95Y13 SLICEL internal 45)
	)
	(tile 112 161 VBRK_X63Y13 VBRK 0
	)
	(tile 112 162 INT_X64Y13 INT 1
		(primitive_site TIEOFF_X70Y13 TIEOFF internal 2)
	)
	(tile 112 163 CLBLM_X64Y13 CLBLM 2
		(primitive_site SLICE_X96Y13 SLICEM internal 50)
		(primitive_site SLICE_X97Y13 SLICEL internal 45)
	)
	(tile 112 164 INT_X65Y13 INT 1
		(primitive_site TIEOFF_X71Y13 TIEOFF internal 2)
	)
	(tile 112 165 CLBLL_X65Y13 CLBLL 2
		(primitive_site SLICE_X98Y13 SLICEL internal 45)
		(primitive_site SLICE_X99Y13 SLICEL internal 45)
	)
	(tile 112 166 INT_X66Y13 INT 1
		(primitive_site TIEOFF_X72Y13 TIEOFF internal 2)
	)
	(tile 112 167 CLBLL_X66Y13 CLBLL 2
		(primitive_site SLICE_X100Y13 SLICEL internal 45)
		(primitive_site SLICE_X101Y13 SLICEL internal 45)
	)
	(tile 112 168 INT_X67Y13 INT 1
		(primitive_site TIEOFF_X73Y13 TIEOFF internal 2)
	)
	(tile 112 169 CLBLM_X67Y13 CLBLM 2
		(primitive_site SLICE_X102Y13 SLICEM internal 50)
		(primitive_site SLICE_X103Y13 SLICEL internal 45)
	)
	(tile 112 170 INT_X68Y13 INT 1
		(primitive_site TIEOFF_X74Y13 TIEOFF internal 2)
	)
	(tile 112 171 CLBLL_X68Y13 CLBLL 2
		(primitive_site SLICE_X104Y13 SLICEL internal 45)
		(primitive_site SLICE_X105Y13 SLICEL internal 45)
	)
	(tile 112 172 INT_X69Y13 INT 1
		(primitive_site TIEOFF_X75Y13 TIEOFF internal 2)
	)
	(tile 112 173 EMAC_INT_INTERFACE_X69Y13 EMAC_INT_INTERFACE 0
	)
	(tile 112 174 NULL_X174Y14 NULL 0
	)
	(tile 112 175 INT_X70Y13 INT 1
		(primitive_site TIEOFF_X76Y13 TIEOFF internal 2)
	)
	(tile 112 176 GTX_INT_INTERFACE_X70Y13 GTX_INT_INTERFACE 0
	)
	(tile 112 177 R_TERM_INT_X70Y13 R_TERM_INT 0
	)
	(tile 112 178 NULL_X178Y14 NULL 0
	)
	(tile 113 0 LIOB_X0Y12 LIOB 2
		(primitive_site U20 IOBS bonded 13)
		(primitive_site U19 IOBM bonded 13)
	)
	(tile 113 1 LIOI_X0Y12 LIOI 6
		(primitive_site IODELAY_X0Y12 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y12 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y13 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y13 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y13 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y12 OLOGICE1 internal 32)
	)
	(tile 113 2 L_TERM_INT_X0Y12 L_TERM_INT 0
	)
	(tile 113 3 INT_X0Y12 INT 1
		(primitive_site TIEOFF_X0Y12 TIEOFF internal 2)
	)
	(tile 113 4 IOI_L_INT_INTERFACE_X0Y12 IOI_L_INT_INTERFACE 0
	)
	(tile 113 5 VBRK_X0Y12 VBRK 0
	)
	(tile 113 6 INT_X1Y12 INT 1
		(primitive_site TIEOFF_X1Y12 TIEOFF internal 2)
	)
	(tile 113 7 CLBLM_X1Y12 CLBLM 2
		(primitive_site SLICE_X0Y12 SLICEM internal 50)
		(primitive_site SLICE_X1Y12 SLICEL internal 45)
	)
	(tile 113 8 INT_X2Y12 INT 1
		(primitive_site TIEOFF_X2Y12 TIEOFF internal 2)
	)
	(tile 113 9 CLBLL_X2Y12 CLBLL 2
		(primitive_site SLICE_X2Y12 SLICEL internal 45)
		(primitive_site SLICE_X3Y12 SLICEL internal 45)
	)
	(tile 113 10 INT_X3Y12 INT 1
		(primitive_site TIEOFF_X3Y12 TIEOFF internal 2)
	)
	(tile 113 11 CLBLM_X3Y12 CLBLM 2
		(primitive_site SLICE_X4Y12 SLICEM internal 50)
		(primitive_site SLICE_X5Y12 SLICEL internal 45)
	)
	(tile 113 12 INT_X4Y12 INT 1
		(primitive_site TIEOFF_X4Y12 TIEOFF internal 2)
	)
	(tile 113 13 CLBLL_X4Y12 CLBLL 2
		(primitive_site SLICE_X6Y12 SLICEL internal 45)
		(primitive_site SLICE_X7Y12 SLICEL internal 45)
	)
	(tile 113 14 INT_X5Y12 INT 1
		(primitive_site TIEOFF_X5Y12 TIEOFF internal 2)
	)
	(tile 113 15 INT_INTERFACE_X5Y12 INT_INTERFACE 0
	)
	(tile 113 16 NULL_X16Y13 NULL 0
	)
	(tile 113 17 INT_X6Y12 INT 1
		(primitive_site TIEOFF_X6Y12 TIEOFF internal 2)
	)
	(tile 113 18 CLBLM_X6Y12 CLBLM 2
		(primitive_site SLICE_X8Y12 SLICEM internal 50)
		(primitive_site SLICE_X9Y12 SLICEL internal 45)
	)
	(tile 113 19 INT_X7Y12 INT 1
		(primitive_site TIEOFF_X7Y12 TIEOFF internal 2)
	)
	(tile 113 20 CLBLM_X7Y12 CLBLM 2
		(primitive_site SLICE_X10Y12 SLICEM internal 50)
		(primitive_site SLICE_X11Y12 SLICEL internal 45)
	)
	(tile 113 21 VBRK_X7Y12 VBRK 0
	)
	(tile 113 22 INT_X8Y12 INT 1
		(primitive_site TIEOFF_X8Y12 TIEOFF internal 2)
	)
	(tile 113 23 INT_INTERFACE_X8Y12 INT_INTERFACE 0
	)
	(tile 113 24 NULL_X24Y13 NULL 0
	)
	(tile 113 25 INT_X9Y12 INT 1
		(primitive_site TIEOFF_X10Y12 TIEOFF internal 2)
	)
	(tile 113 26 CLBLM_X9Y12 CLBLM 2
		(primitive_site SLICE_X12Y12 SLICEM internal 50)
		(primitive_site SLICE_X13Y12 SLICEL internal 45)
	)
	(tile 113 27 INT_X10Y12 INT 1
		(primitive_site TIEOFF_X11Y12 TIEOFF internal 2)
	)
	(tile 113 28 CLBLM_X10Y12 CLBLM 2
		(primitive_site SLICE_X14Y12 SLICEM internal 50)
		(primitive_site SLICE_X15Y12 SLICEL internal 45)
	)
	(tile 113 29 INT_X11Y12 INT 1
		(primitive_site TIEOFF_X12Y12 TIEOFF internal 2)
	)
	(tile 113 30 CLBLM_X11Y12 CLBLM 2
		(primitive_site SLICE_X16Y12 SLICEM internal 50)
		(primitive_site SLICE_X17Y12 SLICEL internal 45)
	)
	(tile 113 31 INT_X12Y12 INT 1
		(primitive_site TIEOFF_X13Y12 TIEOFF internal 2)
	)
	(tile 113 32 CLBLM_X12Y12 CLBLM 2
		(primitive_site SLICE_X18Y12 SLICEM internal 50)
		(primitive_site SLICE_X19Y12 SLICEL internal 45)
	)
	(tile 113 33 VBRK_X12Y12 VBRK 0
	)
	(tile 113 34 INT_X13Y12 INT 1
		(primitive_site TIEOFF_X14Y12 TIEOFF internal 2)
	)
	(tile 113 35 INT_INTERFACE_X13Y12 INT_INTERFACE 0
	)
	(tile 113 36 NULL_X36Y13 NULL 0
	)
	(tile 113 37 INT_X14Y12 INT 1
		(primitive_site TIEOFF_X16Y12 TIEOFF internal 2)
	)
	(tile 113 38 CLBLM_X14Y12 CLBLM 2
		(primitive_site SLICE_X20Y12 SLICEM internal 50)
		(primitive_site SLICE_X21Y12 SLICEL internal 45)
	)
	(tile 113 39 INT_X15Y12 INT 1
		(primitive_site TIEOFF_X17Y12 TIEOFF internal 2)
	)
	(tile 113 40 CLBLM_X15Y12 CLBLM 2
		(primitive_site SLICE_X22Y12 SLICEM internal 50)
		(primitive_site SLICE_X23Y12 SLICEL internal 45)
	)
	(tile 113 41 INT_X16Y12 INT 1
		(primitive_site TIEOFF_X18Y12 TIEOFF internal 2)
	)
	(tile 113 42 INT_INTERFACE_X16Y12 INT_INTERFACE 0
	)
	(tile 113 43 NULL_X43Y13 NULL 0
	)
	(tile 113 44 INT_X17Y12 INT 1
		(primitive_site TIEOFF_X19Y12 TIEOFF internal 2)
	)
	(tile 113 45 CLBLM_X17Y12 CLBLM 2
		(primitive_site SLICE_X24Y12 SLICEM internal 50)
		(primitive_site SLICE_X25Y12 SLICEL internal 45)
	)
	(tile 113 46 INT_X18Y12 INT 1
		(primitive_site TIEOFF_X20Y12 TIEOFF internal 2)
	)
	(tile 113 47 CLBLM_X18Y12 CLBLM 2
		(primitive_site SLICE_X26Y12 SLICEM internal 50)
		(primitive_site SLICE_X27Y12 SLICEL internal 45)
	)
	(tile 113 48 VBRK_X18Y12 VBRK 0
	)
	(tile 113 49 INT_X19Y12 INT 1
		(primitive_site TIEOFF_X21Y12 TIEOFF internal 2)
	)
	(tile 113 50 INT_INTERFACE_X19Y12 INT_INTERFACE 0
	)
	(tile 113 51 NULL_X51Y13 NULL 0
	)
	(tile 113 52 INT_X20Y12 INT 1
		(primitive_site TIEOFF_X23Y12 TIEOFF internal 2)
	)
	(tile 113 53 CLBLM_X20Y12 CLBLM 2
		(primitive_site SLICE_X28Y12 SLICEM internal 50)
		(primitive_site SLICE_X29Y12 SLICEL internal 45)
	)
	(tile 113 54 INT_X21Y12 INT 1
		(primitive_site TIEOFF_X24Y12 TIEOFF internal 2)
	)
	(tile 113 55 CLBLM_X21Y12 CLBLM 2
		(primitive_site SLICE_X30Y12 SLICEM internal 50)
		(primitive_site SLICE_X31Y12 SLICEL internal 45)
	)
	(tile 113 56 INT_X22Y12 INT 1
		(primitive_site TIEOFF_X25Y12 TIEOFF internal 2)
	)
	(tile 113 57 INT_INTERFACE_X22Y12 INT_INTERFACE 0
	)
	(tile 113 58 NULL_X58Y13 NULL 0
	)
	(tile 113 59 INT_X23Y12 INT 1
		(primitive_site TIEOFF_X26Y12 TIEOFF internal 2)
	)
	(tile 113 60 CLBLM_X23Y12 CLBLM 2
		(primitive_site SLICE_X32Y12 SLICEM internal 50)
		(primitive_site SLICE_X33Y12 SLICEL internal 45)
	)
	(tile 113 61 INT_X24Y12 INT 1
		(primitive_site TIEOFF_X27Y12 TIEOFF internal 2)
	)
	(tile 113 62 CLBLL_X24Y12 CLBLL 2
		(primitive_site SLICE_X34Y12 SLICEL internal 45)
		(primitive_site SLICE_X35Y12 SLICEL internal 45)
	)
	(tile 113 63 VBRK_X24Y12 VBRK 0
	)
	(tile 113 64 LIOB_FT_X25Y12 LIOB_FT 2
		(primitive_site V15 IOBS bonded 13)
		(primitive_site U15 IOBM bonded 13)
	)
	(tile 113 65 LIOI_X25Y12 LIOI 6
		(primitive_site IODELAY_X1Y12 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y12 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y13 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y13 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y13 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y12 OLOGICE1 internal 32)
	)
	(tile 113 66 INT_X25Y12 INT 1
		(primitive_site TIEOFF_X28Y12 TIEOFF internal 2)
	)
	(tile 113 67 IOI_L_INT_INTERFACE_X25Y12 IOI_L_INT_INTERFACE 0
	)
	(tile 113 68 VBRK_X25Y12 VBRK 0
	)
	(tile 113 69 INT_X26Y12 INT 1
		(primitive_site TIEOFF_X29Y12 TIEOFF internal 2)
	)
	(tile 113 70 CLBLM_X26Y12 CLBLM 2
		(primitive_site SLICE_X36Y12 SLICEM internal 50)
		(primitive_site SLICE_X37Y12 SLICEL internal 45)
	)
	(tile 113 71 INT_X27Y12 INT 1
		(primitive_site TIEOFF_X30Y12 TIEOFF internal 2)
	)
	(tile 113 72 CLBLL_X27Y12 CLBLL 2
		(primitive_site SLICE_X38Y12 SLICEL internal 45)
		(primitive_site SLICE_X39Y12 SLICEL internal 45)
	)
	(tile 113 73 INT_X28Y12 INT 1
		(primitive_site TIEOFF_X31Y12 TIEOFF internal 2)
	)
	(tile 113 74 CLBLM_X28Y12 CLBLM 2
		(primitive_site SLICE_X40Y12 SLICEM internal 50)
		(primitive_site SLICE_X41Y12 SLICEL internal 45)
	)
	(tile 113 75 INT_X29Y12 INT 1
		(primitive_site TIEOFF_X32Y12 TIEOFF internal 2)
	)
	(tile 113 76 CLBLL_X29Y12 CLBLL 2
		(primitive_site SLICE_X42Y12 SLICEL internal 45)
		(primitive_site SLICE_X43Y12 SLICEL internal 45)
	)
	(tile 113 77 VBRK_X29Y12 VBRK 0
	)
	(tile 113 78 CENTER_SPACE2_X78Y13 CENTER_SPACE2 0
	)
	(tile 113 79 CENTER_SPACE1_X79Y13 CENTER_SPACE1 0
	)
	(tile 113 80 CENTER_SPACE2_X80Y13 CENTER_SPACE2 0
	)
	(tile 113 81 CENTER_SPACE1_X81Y13 CENTER_SPACE1 0
	)
	(tile 113 82 CENTER_SPACE2_X82Y13 CENTER_SPACE2 0
	)
	(tile 113 83 CENTER_SPACE1_X83Y13 CENTER_SPACE1 0
	)
	(tile 113 84 CENTER_SPACE2_X84Y13 CENTER_SPACE2 0
	)
	(tile 113 85 CENTER_SPACE1_X85Y13 CENTER_SPACE1 0
	)
	(tile 113 86 CENTER_SPACE2_X86Y13 CENTER_SPACE2 0
	)
	(tile 113 87 CENTER_SPACE1_X87Y13 CENTER_SPACE1 0
	)
	(tile 113 88 CENTER_SPACE2_X88Y13 CENTER_SPACE2 0
	)
	(tile 113 89 NULL_X89Y13 NULL 0
	)
	(tile 113 90 VFRAME_X89Y13 VFRAME 0
	)
	(tile 113 91 INT_X36Y12 INT 1
		(primitive_site TIEOFF_X39Y12 TIEOFF internal 2)
	)
	(tile 113 92 INT_INTERFACE_X36Y12 INT_INTERFACE 0
	)
	(tile 113 93 NULL_X93Y13 NULL 0
	)
	(tile 113 94 INT_X37Y12 INT 1
		(primitive_site TIEOFF_X40Y12 TIEOFF internal 2)
	)
	(tile 113 95 CLBLM_X37Y12 CLBLM 2
		(primitive_site SLICE_X56Y12 SLICEM internal 50)
		(primitive_site SLICE_X57Y12 SLICEL internal 45)
	)
	(tile 113 96 INT_X38Y12 INT 1
		(primitive_site TIEOFF_X41Y12 TIEOFF internal 2)
	)
	(tile 113 97 CLBLL_X38Y12 CLBLL 2
		(primitive_site SLICE_X58Y12 SLICEL internal 45)
		(primitive_site SLICE_X59Y12 SLICEL internal 45)
	)
	(tile 113 98 INT_X39Y12 INT 1
		(primitive_site TIEOFF_X42Y12 TIEOFF internal 2)
	)
	(tile 113 99 CLBLM_X39Y12 CLBLM 2
		(primitive_site SLICE_X60Y12 SLICEM internal 50)
		(primitive_site SLICE_X61Y12 SLICEL internal 45)
	)
	(tile 113 100 INT_X40Y12 INT 1
		(primitive_site TIEOFF_X43Y12 TIEOFF internal 2)
	)
	(tile 113 101 CLBLL_X40Y12 CLBLL 2
		(primitive_site SLICE_X62Y12 SLICEL internal 45)
		(primitive_site SLICE_X63Y12 SLICEL internal 45)
	)
	(tile 113 102 VBRK_X40Y12 VBRK 0
	)
	(tile 113 103 INT_X41Y12 INT 1
		(primitive_site TIEOFF_X44Y12 TIEOFF internal 2)
	)
	(tile 113 104 INT_INTERFACE_X41Y12 INT_INTERFACE 0
	)
	(tile 113 105 RIOI_X41Y12 RIOI 6
		(primitive_site OLOGIC_X2Y12 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y12 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y12 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y13 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y13 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y13 ILOGICE1 internal 28)
	)
	(tile 113 106 RIOB_X41Y12 RIOB 2
		(primitive_site U10 IOBS bonded 13)
		(primitive_site T9 IOBM bonded 13)
	)
	(tile 113 107 VBRK_X41Y12 VBRK 0
	)
	(tile 113 108 INT_X42Y12 INT 1
		(primitive_site TIEOFF_X45Y12 TIEOFF internal 2)
	)
	(tile 113 109 CLBLM_X42Y12 CLBLM 2
		(primitive_site SLICE_X64Y12 SLICEM internal 50)
		(primitive_site SLICE_X65Y12 SLICEL internal 45)
	)
	(tile 113 110 INT_X43Y12 INT 1
		(primitive_site TIEOFF_X46Y12 TIEOFF internal 2)
	)
	(tile 113 111 CLBLL_X43Y12 CLBLL 2
		(primitive_site SLICE_X66Y12 SLICEL internal 45)
		(primitive_site SLICE_X67Y12 SLICEL internal 45)
	)
	(tile 113 112 INT_X44Y12 INT 1
		(primitive_site TIEOFF_X47Y12 TIEOFF internal 2)
	)
	(tile 113 113 INT_INTERFACE_X44Y12 INT_INTERFACE 0
	)
	(tile 113 114 NULL_X114Y13 NULL 0
	)
	(tile 113 115 INT_X45Y12 INT 1
		(primitive_site TIEOFF_X48Y12 TIEOFF internal 2)
	)
	(tile 113 116 CLBLM_X45Y12 CLBLM 2
		(primitive_site SLICE_X68Y12 SLICEM internal 50)
		(primitive_site SLICE_X69Y12 SLICEL internal 45)
	)
	(tile 113 117 INT_X46Y12 INT 1
		(primitive_site TIEOFF_X49Y12 TIEOFF internal 2)
	)
	(tile 113 118 CLBLM_X46Y12 CLBLM 2
		(primitive_site SLICE_X70Y12 SLICEM internal 50)
		(primitive_site SLICE_X71Y12 SLICEL internal 45)
	)
	(tile 113 119 INT_X47Y12 INT 1
		(primitive_site TIEOFF_X50Y12 TIEOFF internal 2)
	)
	(tile 113 120 INT_INTERFACE_X47Y12 INT_INTERFACE 0
	)
	(tile 113 121 NULL_X121Y13 NULL 0
	)
	(tile 113 122 VBRK_X47Y12 VBRK 0
	)
	(tile 113 123 INT_X48Y12 INT 1
		(primitive_site TIEOFF_X52Y12 TIEOFF internal 2)
	)
	(tile 113 124 CLBLM_X48Y12 CLBLM 2
		(primitive_site SLICE_X72Y12 SLICEM internal 50)
		(primitive_site SLICE_X73Y12 SLICEL internal 45)
	)
	(tile 113 125 INT_X49Y12 INT 1
		(primitive_site TIEOFF_X53Y12 TIEOFF internal 2)
	)
	(tile 113 126 CLBLM_X49Y12 CLBLM 2
		(primitive_site SLICE_X74Y12 SLICEM internal 50)
		(primitive_site SLICE_X75Y12 SLICEL internal 45)
	)
	(tile 113 127 INT_X50Y12 INT 1
		(primitive_site TIEOFF_X54Y12 TIEOFF internal 2)
	)
	(tile 113 128 INT_INTERFACE_X50Y12 INT_INTERFACE 0
	)
	(tile 113 129 NULL_X129Y13 NULL 0
	)
	(tile 113 130 INT_X51Y12 INT 1
		(primitive_site TIEOFF_X55Y12 TIEOFF internal 2)
	)
	(tile 113 131 CLBLM_X51Y12 CLBLM 2
		(primitive_site SLICE_X76Y12 SLICEM internal 50)
		(primitive_site SLICE_X77Y12 SLICEL internal 45)
	)
	(tile 113 132 INT_X52Y12 INT 1
		(primitive_site TIEOFF_X56Y12 TIEOFF internal 2)
	)
	(tile 113 133 CLBLM_X52Y12 CLBLM 2
		(primitive_site SLICE_X78Y12 SLICEM internal 50)
		(primitive_site SLICE_X79Y12 SLICEL internal 45)
	)
	(tile 113 134 INT_X53Y12 INT 1
		(primitive_site TIEOFF_X57Y12 TIEOFF internal 2)
	)
	(tile 113 135 INT_INTERFACE_X53Y12 INT_INTERFACE 0
	)
	(tile 113 136 NULL_X136Y13 NULL 0
	)
	(tile 113 137 VBRK_X53Y12 VBRK 0
	)
	(tile 113 138 INT_X54Y12 INT 1
		(primitive_site TIEOFF_X59Y12 TIEOFF internal 2)
	)
	(tile 113 139 CLBLM_X54Y12 CLBLM 2
		(primitive_site SLICE_X80Y12 SLICEM internal 50)
		(primitive_site SLICE_X81Y12 SLICEL internal 45)
	)
	(tile 113 140 INT_X55Y12 INT 1
		(primitive_site TIEOFF_X60Y12 TIEOFF internal 2)
	)
	(tile 113 141 CLBLM_X55Y12 CLBLM 2
		(primitive_site SLICE_X82Y12 SLICEM internal 50)
		(primitive_site SLICE_X83Y12 SLICEL internal 45)
	)
	(tile 113 142 INT_X56Y12 INT 1
		(primitive_site TIEOFF_X61Y12 TIEOFF internal 2)
	)
	(tile 113 143 CLBLM_X56Y12 CLBLM 2
		(primitive_site SLICE_X84Y12 SLICEM internal 50)
		(primitive_site SLICE_X85Y12 SLICEL internal 45)
	)
	(tile 113 144 INT_X57Y12 INT 1
		(primitive_site TIEOFF_X62Y12 TIEOFF internal 2)
	)
	(tile 113 145 CLBLM_X57Y12 CLBLM 2
		(primitive_site SLICE_X86Y12 SLICEM internal 50)
		(primitive_site SLICE_X87Y12 SLICEL internal 45)
	)
	(tile 113 146 INT_X58Y12 INT 1
		(primitive_site TIEOFF_X63Y12 TIEOFF internal 2)
	)
	(tile 113 147 INT_INTERFACE_X58Y12 INT_INTERFACE 0
	)
	(tile 113 148 NULL_X148Y13 NULL 0
	)
	(tile 113 149 VBRK_X58Y12 VBRK 0
	)
	(tile 113 150 INT_X59Y12 INT 1
		(primitive_site TIEOFF_X65Y12 TIEOFF internal 2)
	)
	(tile 113 151 CLBLM_X59Y12 CLBLM 2
		(primitive_site SLICE_X88Y12 SLICEM internal 50)
		(primitive_site SLICE_X89Y12 SLICEL internal 45)
	)
	(tile 113 152 INT_X60Y12 INT 1
		(primitive_site TIEOFF_X66Y12 TIEOFF internal 2)
	)
	(tile 113 153 CLBLM_X60Y12 CLBLM 2
		(primitive_site SLICE_X90Y12 SLICEM internal 50)
		(primitive_site SLICE_X91Y12 SLICEL internal 45)
	)
	(tile 113 154 INT_X61Y12 INT 1
		(primitive_site TIEOFF_X67Y12 TIEOFF internal 2)
	)
	(tile 113 155 INT_INTERFACE_X61Y12 INT_INTERFACE 0
	)
	(tile 113 156 NULL_X156Y13 NULL 0
	)
	(tile 113 157 INT_X62Y12 INT 1
		(primitive_site TIEOFF_X68Y12 TIEOFF internal 2)
	)
	(tile 113 158 CLBLM_X62Y12 CLBLM 2
		(primitive_site SLICE_X92Y12 SLICEM internal 50)
		(primitive_site SLICE_X93Y12 SLICEL internal 45)
	)
	(tile 113 159 INT_X63Y12 INT 1
		(primitive_site TIEOFF_X69Y12 TIEOFF internal 2)
	)
	(tile 113 160 CLBLL_X63Y12 CLBLL 2
		(primitive_site SLICE_X94Y12 SLICEL internal 45)
		(primitive_site SLICE_X95Y12 SLICEL internal 45)
	)
	(tile 113 161 VBRK_X63Y12 VBRK 0
	)
	(tile 113 162 INT_X64Y12 INT 1
		(primitive_site TIEOFF_X70Y12 TIEOFF internal 2)
	)
	(tile 113 163 CLBLM_X64Y12 CLBLM 2
		(primitive_site SLICE_X96Y12 SLICEM internal 50)
		(primitive_site SLICE_X97Y12 SLICEL internal 45)
	)
	(tile 113 164 INT_X65Y12 INT 1
		(primitive_site TIEOFF_X71Y12 TIEOFF internal 2)
	)
	(tile 113 165 CLBLL_X65Y12 CLBLL 2
		(primitive_site SLICE_X98Y12 SLICEL internal 45)
		(primitive_site SLICE_X99Y12 SLICEL internal 45)
	)
	(tile 113 166 INT_X66Y12 INT 1
		(primitive_site TIEOFF_X72Y12 TIEOFF internal 2)
	)
	(tile 113 167 CLBLL_X66Y12 CLBLL 2
		(primitive_site SLICE_X100Y12 SLICEL internal 45)
		(primitive_site SLICE_X101Y12 SLICEL internal 45)
	)
	(tile 113 168 INT_X67Y12 INT 1
		(primitive_site TIEOFF_X73Y12 TIEOFF internal 2)
	)
	(tile 113 169 CLBLM_X67Y12 CLBLM 2
		(primitive_site SLICE_X102Y12 SLICEM internal 50)
		(primitive_site SLICE_X103Y12 SLICEL internal 45)
	)
	(tile 113 170 INT_X68Y12 INT 1
		(primitive_site TIEOFF_X74Y12 TIEOFF internal 2)
	)
	(tile 113 171 CLBLL_X68Y12 CLBLL 2
		(primitive_site SLICE_X104Y12 SLICEL internal 45)
		(primitive_site SLICE_X105Y12 SLICEL internal 45)
	)
	(tile 113 172 INT_X69Y12 INT 1
		(primitive_site TIEOFF_X75Y12 TIEOFF internal 2)
	)
	(tile 113 173 EMAC_INT_INTERFACE_X69Y12 EMAC_INT_INTERFACE 0
	)
	(tile 113 174 NULL_X174Y13 NULL 0
	)
	(tile 113 175 INT_X70Y12 INT 1
		(primitive_site TIEOFF_X76Y12 TIEOFF internal 2)
	)
	(tile 113 176 GTX_INT_INTERFACE_X70Y12 GTX_INT_INTERFACE 0
	)
	(tile 113 177 R_TERM_INT_X70Y12 R_TERM_INT 0
	)
	(tile 113 178 NULL_X178Y13 NULL 0
	)
	(tile 114 0 NULL_X0Y12 NULL 0
	)
	(tile 114 1 NULL_X1Y12 NULL 0
	)
	(tile 114 2 L_TERM_INT_X0Y11 L_TERM_INT 0
	)
	(tile 114 3 INT_X0Y11 INT 1
		(primitive_site TIEOFF_X0Y11 TIEOFF internal 2)
	)
	(tile 114 4 IOI_L_INT_INTERFACE_X0Y11 IOI_L_INT_INTERFACE 0
	)
	(tile 114 5 VBRK_X0Y11 VBRK 0
	)
	(tile 114 6 INT_X1Y11 INT 1
		(primitive_site TIEOFF_X1Y11 TIEOFF internal 2)
	)
	(tile 114 7 CLBLM_X1Y11 CLBLM 2
		(primitive_site SLICE_X0Y11 SLICEM internal 50)
		(primitive_site SLICE_X1Y11 SLICEL internal 45)
	)
	(tile 114 8 INT_X2Y11 INT 1
		(primitive_site TIEOFF_X2Y11 TIEOFF internal 2)
	)
	(tile 114 9 CLBLL_X2Y11 CLBLL 2
		(primitive_site SLICE_X2Y11 SLICEL internal 45)
		(primitive_site SLICE_X3Y11 SLICEL internal 45)
	)
	(tile 114 10 INT_X3Y11 INT 1
		(primitive_site TIEOFF_X3Y11 TIEOFF internal 2)
	)
	(tile 114 11 CLBLM_X3Y11 CLBLM 2
		(primitive_site SLICE_X4Y11 SLICEM internal 50)
		(primitive_site SLICE_X5Y11 SLICEL internal 45)
	)
	(tile 114 12 INT_X4Y11 INT 1
		(primitive_site TIEOFF_X4Y11 TIEOFF internal 2)
	)
	(tile 114 13 CLBLL_X4Y11 CLBLL 2
		(primitive_site SLICE_X6Y11 SLICEL internal 45)
		(primitive_site SLICE_X7Y11 SLICEL internal 45)
	)
	(tile 114 14 INT_X5Y11 INT 1
		(primitive_site TIEOFF_X5Y11 TIEOFF internal 2)
	)
	(tile 114 15 INT_INTERFACE_X5Y11 INT_INTERFACE 0
	)
	(tile 114 16 NULL_X16Y12 NULL 0
	)
	(tile 114 17 INT_X6Y11 INT 1
		(primitive_site TIEOFF_X6Y11 TIEOFF internal 2)
	)
	(tile 114 18 CLBLM_X6Y11 CLBLM 2
		(primitive_site SLICE_X8Y11 SLICEM internal 50)
		(primitive_site SLICE_X9Y11 SLICEL internal 45)
	)
	(tile 114 19 INT_X7Y11 INT 1
		(primitive_site TIEOFF_X7Y11 TIEOFF internal 2)
	)
	(tile 114 20 CLBLM_X7Y11 CLBLM 2
		(primitive_site SLICE_X10Y11 SLICEM internal 50)
		(primitive_site SLICE_X11Y11 SLICEL internal 45)
	)
	(tile 114 21 VBRK_X7Y11 VBRK 0
	)
	(tile 114 22 INT_X8Y11 INT 1
		(primitive_site TIEOFF_X8Y11 TIEOFF internal 2)
	)
	(tile 114 23 INT_INTERFACE_X8Y11 INT_INTERFACE 0
	)
	(tile 114 24 NULL_X24Y12 NULL 0
	)
	(tile 114 25 INT_X9Y11 INT 1
		(primitive_site TIEOFF_X10Y11 TIEOFF internal 2)
	)
	(tile 114 26 CLBLM_X9Y11 CLBLM 2
		(primitive_site SLICE_X12Y11 SLICEM internal 50)
		(primitive_site SLICE_X13Y11 SLICEL internal 45)
	)
	(tile 114 27 INT_X10Y11 INT 1
		(primitive_site TIEOFF_X11Y11 TIEOFF internal 2)
	)
	(tile 114 28 CLBLM_X10Y11 CLBLM 2
		(primitive_site SLICE_X14Y11 SLICEM internal 50)
		(primitive_site SLICE_X15Y11 SLICEL internal 45)
	)
	(tile 114 29 INT_X11Y11 INT 1
		(primitive_site TIEOFF_X12Y11 TIEOFF internal 2)
	)
	(tile 114 30 CLBLM_X11Y11 CLBLM 2
		(primitive_site SLICE_X16Y11 SLICEM internal 50)
		(primitive_site SLICE_X17Y11 SLICEL internal 45)
	)
	(tile 114 31 INT_X12Y11 INT 1
		(primitive_site TIEOFF_X13Y11 TIEOFF internal 2)
	)
	(tile 114 32 CLBLM_X12Y11 CLBLM 2
		(primitive_site SLICE_X18Y11 SLICEM internal 50)
		(primitive_site SLICE_X19Y11 SLICEL internal 45)
	)
	(tile 114 33 VBRK_X12Y11 VBRK 0
	)
	(tile 114 34 INT_X13Y11 INT 1
		(primitive_site TIEOFF_X14Y11 TIEOFF internal 2)
	)
	(tile 114 35 INT_INTERFACE_X13Y11 INT_INTERFACE 0
	)
	(tile 114 36 NULL_X36Y12 NULL 0
	)
	(tile 114 37 INT_X14Y11 INT 1
		(primitive_site TIEOFF_X16Y11 TIEOFF internal 2)
	)
	(tile 114 38 CLBLM_X14Y11 CLBLM 2
		(primitive_site SLICE_X20Y11 SLICEM internal 50)
		(primitive_site SLICE_X21Y11 SLICEL internal 45)
	)
	(tile 114 39 INT_X15Y11 INT 1
		(primitive_site TIEOFF_X17Y11 TIEOFF internal 2)
	)
	(tile 114 40 CLBLM_X15Y11 CLBLM 2
		(primitive_site SLICE_X22Y11 SLICEM internal 50)
		(primitive_site SLICE_X23Y11 SLICEL internal 45)
	)
	(tile 114 41 INT_X16Y11 INT 1
		(primitive_site TIEOFF_X18Y11 TIEOFF internal 2)
	)
	(tile 114 42 INT_INTERFACE_X16Y11 INT_INTERFACE 0
	)
	(tile 114 43 NULL_X43Y12 NULL 0
	)
	(tile 114 44 INT_X17Y11 INT 1
		(primitive_site TIEOFF_X19Y11 TIEOFF internal 2)
	)
	(tile 114 45 CLBLM_X17Y11 CLBLM 2
		(primitive_site SLICE_X24Y11 SLICEM internal 50)
		(primitive_site SLICE_X25Y11 SLICEL internal 45)
	)
	(tile 114 46 INT_X18Y11 INT 1
		(primitive_site TIEOFF_X20Y11 TIEOFF internal 2)
	)
	(tile 114 47 CLBLM_X18Y11 CLBLM 2
		(primitive_site SLICE_X26Y11 SLICEM internal 50)
		(primitive_site SLICE_X27Y11 SLICEL internal 45)
	)
	(tile 114 48 VBRK_X18Y11 VBRK 0
	)
	(tile 114 49 INT_X19Y11 INT 1
		(primitive_site TIEOFF_X21Y11 TIEOFF internal 2)
	)
	(tile 114 50 INT_INTERFACE_X19Y11 INT_INTERFACE 0
	)
	(tile 114 51 NULL_X51Y12 NULL 0
	)
	(tile 114 52 INT_X20Y11 INT 1
		(primitive_site TIEOFF_X23Y11 TIEOFF internal 2)
	)
	(tile 114 53 CLBLM_X20Y11 CLBLM 2
		(primitive_site SLICE_X28Y11 SLICEM internal 50)
		(primitive_site SLICE_X29Y11 SLICEL internal 45)
	)
	(tile 114 54 INT_X21Y11 INT 1
		(primitive_site TIEOFF_X24Y11 TIEOFF internal 2)
	)
	(tile 114 55 CLBLM_X21Y11 CLBLM 2
		(primitive_site SLICE_X30Y11 SLICEM internal 50)
		(primitive_site SLICE_X31Y11 SLICEL internal 45)
	)
	(tile 114 56 INT_X22Y11 INT 1
		(primitive_site TIEOFF_X25Y11 TIEOFF internal 2)
	)
	(tile 114 57 INT_INTERFACE_X22Y11 INT_INTERFACE 0
	)
	(tile 114 58 NULL_X58Y12 NULL 0
	)
	(tile 114 59 INT_X23Y11 INT 1
		(primitive_site TIEOFF_X26Y11 TIEOFF internal 2)
	)
	(tile 114 60 CLBLM_X23Y11 CLBLM 2
		(primitive_site SLICE_X32Y11 SLICEM internal 50)
		(primitive_site SLICE_X33Y11 SLICEL internal 45)
	)
	(tile 114 61 INT_X24Y11 INT 1
		(primitive_site TIEOFF_X27Y11 TIEOFF internal 2)
	)
	(tile 114 62 CLBLL_X24Y11 CLBLL 2
		(primitive_site SLICE_X34Y11 SLICEL internal 45)
		(primitive_site SLICE_X35Y11 SLICEL internal 45)
	)
	(tile 114 63 VBRK_X24Y11 VBRK 0
	)
	(tile 114 64 NULL_X64Y12 NULL 0
	)
	(tile 114 65 NULL_X65Y12 NULL 0
	)
	(tile 114 66 INT_X25Y11 INT 1
		(primitive_site TIEOFF_X28Y11 TIEOFF internal 2)
	)
	(tile 114 67 IOI_L_INT_INTERFACE_X25Y11 IOI_L_INT_INTERFACE 0
	)
	(tile 114 68 VBRK_X25Y11 VBRK 0
	)
	(tile 114 69 INT_X26Y11 INT 1
		(primitive_site TIEOFF_X29Y11 TIEOFF internal 2)
	)
	(tile 114 70 CLBLM_X26Y11 CLBLM 2
		(primitive_site SLICE_X36Y11 SLICEM internal 50)
		(primitive_site SLICE_X37Y11 SLICEL internal 45)
	)
	(tile 114 71 INT_X27Y11 INT 1
		(primitive_site TIEOFF_X30Y11 TIEOFF internal 2)
	)
	(tile 114 72 CLBLL_X27Y11 CLBLL 2
		(primitive_site SLICE_X38Y11 SLICEL internal 45)
		(primitive_site SLICE_X39Y11 SLICEL internal 45)
	)
	(tile 114 73 INT_X28Y11 INT 1
		(primitive_site TIEOFF_X31Y11 TIEOFF internal 2)
	)
	(tile 114 74 CLBLM_X28Y11 CLBLM 2
		(primitive_site SLICE_X40Y11 SLICEM internal 50)
		(primitive_site SLICE_X41Y11 SLICEL internal 45)
	)
	(tile 114 75 INT_X29Y11 INT 1
		(primitive_site TIEOFF_X32Y11 TIEOFF internal 2)
	)
	(tile 114 76 CLBLL_X29Y11 CLBLL 2
		(primitive_site SLICE_X42Y11 SLICEL internal 45)
		(primitive_site SLICE_X43Y11 SLICEL internal 45)
	)
	(tile 114 77 VBRK_X29Y11 VBRK 0
	)
	(tile 114 78 CENTER_SPACE2_X78Y12 CENTER_SPACE2 0
	)
	(tile 114 79 CENTER_SPACE1_X79Y12 CENTER_SPACE1 0
	)
	(tile 114 80 CENTER_SPACE2_X80Y12 CENTER_SPACE2 0
	)
	(tile 114 81 CENTER_SPACE1_X81Y12 CENTER_SPACE1 0
	)
	(tile 114 82 CENTER_SPACE2_X82Y12 CENTER_SPACE2 0
	)
	(tile 114 83 CENTER_SPACE1_X83Y12 CENTER_SPACE1 0
	)
	(tile 114 84 CENTER_SPACE2_X84Y12 CENTER_SPACE2 0
	)
	(tile 114 85 CENTER_SPACE1_X85Y12 CENTER_SPACE1 0
	)
	(tile 114 86 CENTER_SPACE2_X86Y12 CENTER_SPACE2 0
	)
	(tile 114 87 CENTER_SPACE1_X87Y12 CENTER_SPACE1 0
	)
	(tile 114 88 CENTER_SPACE2_X88Y12 CENTER_SPACE2 0
	)
	(tile 114 89 NULL_X89Y12 NULL 0
	)
	(tile 114 90 VFRAME_X89Y12 VFRAME 0
	)
	(tile 114 91 INT_X36Y11 INT 1
		(primitive_site TIEOFF_X39Y11 TIEOFF internal 2)
	)
	(tile 114 92 INT_INTERFACE_X36Y11 INT_INTERFACE 0
	)
	(tile 114 93 CMT_X36Y11 CMT_BOT 1
		(primitive_site MMCM_ADV_X0Y0 MMCM_ADV internal 166)
	)
	(tile 114 94 INT_X37Y11 INT 1
		(primitive_site TIEOFF_X40Y11 TIEOFF internal 2)
	)
	(tile 114 95 CLBLM_X37Y11 CLBLM 2
		(primitive_site SLICE_X56Y11 SLICEM internal 50)
		(primitive_site SLICE_X57Y11 SLICEL internal 45)
	)
	(tile 114 96 INT_X38Y11 INT 1
		(primitive_site TIEOFF_X41Y11 TIEOFF internal 2)
	)
	(tile 114 97 CLBLL_X38Y11 CLBLL 2
		(primitive_site SLICE_X58Y11 SLICEL internal 45)
		(primitive_site SLICE_X59Y11 SLICEL internal 45)
	)
	(tile 114 98 INT_X39Y11 INT 1
		(primitive_site TIEOFF_X42Y11 TIEOFF internal 2)
	)
	(tile 114 99 CLBLM_X39Y11 CLBLM 2
		(primitive_site SLICE_X60Y11 SLICEM internal 50)
		(primitive_site SLICE_X61Y11 SLICEL internal 45)
	)
	(tile 114 100 INT_X40Y11 INT 1
		(primitive_site TIEOFF_X43Y11 TIEOFF internal 2)
	)
	(tile 114 101 CLBLL_X40Y11 CLBLL 2
		(primitive_site SLICE_X62Y11 SLICEL internal 45)
		(primitive_site SLICE_X63Y11 SLICEL internal 45)
	)
	(tile 114 102 VBRK_X40Y11 VBRK 0
	)
	(tile 114 103 INT_X41Y11 INT 1
		(primitive_site TIEOFF_X44Y11 TIEOFF internal 2)
	)
	(tile 114 104 INT_INTERFACE_X41Y11 INT_INTERFACE 0
	)
	(tile 114 105 NULL_X105Y12 NULL 0
	)
	(tile 114 106 NULL_X106Y12 NULL 0
	)
	(tile 114 107 VBRK_X106Y12 VBRK 0
	)
	(tile 114 108 INT_X42Y11 INT 1
		(primitive_site TIEOFF_X45Y11 TIEOFF internal 2)
	)
	(tile 114 109 CLBLM_X42Y11 CLBLM 2
		(primitive_site SLICE_X64Y11 SLICEM internal 50)
		(primitive_site SLICE_X65Y11 SLICEL internal 45)
	)
	(tile 114 110 INT_X43Y11 INT 1
		(primitive_site TIEOFF_X46Y11 TIEOFF internal 2)
	)
	(tile 114 111 CLBLL_X43Y11 CLBLL 2
		(primitive_site SLICE_X66Y11 SLICEL internal 45)
		(primitive_site SLICE_X67Y11 SLICEL internal 45)
	)
	(tile 114 112 INT_X44Y11 INT 1
		(primitive_site TIEOFF_X47Y11 TIEOFF internal 2)
	)
	(tile 114 113 INT_INTERFACE_X44Y11 INT_INTERFACE 0
	)
	(tile 114 114 NULL_X114Y12 NULL 0
	)
	(tile 114 115 INT_X45Y11 INT 1
		(primitive_site TIEOFF_X48Y11 TIEOFF internal 2)
	)
	(tile 114 116 CLBLM_X45Y11 CLBLM 2
		(primitive_site SLICE_X68Y11 SLICEM internal 50)
		(primitive_site SLICE_X69Y11 SLICEL internal 45)
	)
	(tile 114 117 INT_X46Y11 INT 1
		(primitive_site TIEOFF_X49Y11 TIEOFF internal 2)
	)
	(tile 114 118 CLBLM_X46Y11 CLBLM 2
		(primitive_site SLICE_X70Y11 SLICEM internal 50)
		(primitive_site SLICE_X71Y11 SLICEL internal 45)
	)
	(tile 114 119 INT_X47Y11 INT 1
		(primitive_site TIEOFF_X50Y11 TIEOFF internal 2)
	)
	(tile 114 120 INT_INTERFACE_X47Y11 INT_INTERFACE 0
	)
	(tile 114 121 NULL_X121Y12 NULL 0
	)
	(tile 114 122 VBRK_X47Y11 VBRK 0
	)
	(tile 114 123 INT_X48Y11 INT 1
		(primitive_site TIEOFF_X52Y11 TIEOFF internal 2)
	)
	(tile 114 124 CLBLM_X48Y11 CLBLM 2
		(primitive_site SLICE_X72Y11 SLICEM internal 50)
		(primitive_site SLICE_X73Y11 SLICEL internal 45)
	)
	(tile 114 125 INT_X49Y11 INT 1
		(primitive_site TIEOFF_X53Y11 TIEOFF internal 2)
	)
	(tile 114 126 CLBLM_X49Y11 CLBLM 2
		(primitive_site SLICE_X74Y11 SLICEM internal 50)
		(primitive_site SLICE_X75Y11 SLICEL internal 45)
	)
	(tile 114 127 INT_X50Y11 INT 1
		(primitive_site TIEOFF_X54Y11 TIEOFF internal 2)
	)
	(tile 114 128 INT_INTERFACE_X50Y11 INT_INTERFACE 0
	)
	(tile 114 129 NULL_X129Y12 NULL 0
	)
	(tile 114 130 INT_X51Y11 INT 1
		(primitive_site TIEOFF_X55Y11 TIEOFF internal 2)
	)
	(tile 114 131 CLBLM_X51Y11 CLBLM 2
		(primitive_site SLICE_X76Y11 SLICEM internal 50)
		(primitive_site SLICE_X77Y11 SLICEL internal 45)
	)
	(tile 114 132 INT_X52Y11 INT 1
		(primitive_site TIEOFF_X56Y11 TIEOFF internal 2)
	)
	(tile 114 133 CLBLM_X52Y11 CLBLM 2
		(primitive_site SLICE_X78Y11 SLICEM internal 50)
		(primitive_site SLICE_X79Y11 SLICEL internal 45)
	)
	(tile 114 134 INT_X53Y11 INT 1
		(primitive_site TIEOFF_X57Y11 TIEOFF internal 2)
	)
	(tile 114 135 INT_INTERFACE_X53Y11 INT_INTERFACE 0
	)
	(tile 114 136 NULL_X136Y12 NULL 0
	)
	(tile 114 137 VBRK_X53Y11 VBRK 0
	)
	(tile 114 138 INT_X54Y11 INT 1
		(primitive_site TIEOFF_X59Y11 TIEOFF internal 2)
	)
	(tile 114 139 CLBLM_X54Y11 CLBLM 2
		(primitive_site SLICE_X80Y11 SLICEM internal 50)
		(primitive_site SLICE_X81Y11 SLICEL internal 45)
	)
	(tile 114 140 INT_X55Y11 INT 1
		(primitive_site TIEOFF_X60Y11 TIEOFF internal 2)
	)
	(tile 114 141 CLBLM_X55Y11 CLBLM 2
		(primitive_site SLICE_X82Y11 SLICEM internal 50)
		(primitive_site SLICE_X83Y11 SLICEL internal 45)
	)
	(tile 114 142 INT_X56Y11 INT 1
		(primitive_site TIEOFF_X61Y11 TIEOFF internal 2)
	)
	(tile 114 143 CLBLM_X56Y11 CLBLM 2
		(primitive_site SLICE_X84Y11 SLICEM internal 50)
		(primitive_site SLICE_X85Y11 SLICEL internal 45)
	)
	(tile 114 144 INT_X57Y11 INT 1
		(primitive_site TIEOFF_X62Y11 TIEOFF internal 2)
	)
	(tile 114 145 CLBLM_X57Y11 CLBLM 2
		(primitive_site SLICE_X86Y11 SLICEM internal 50)
		(primitive_site SLICE_X87Y11 SLICEL internal 45)
	)
	(tile 114 146 INT_X58Y11 INT 1
		(primitive_site TIEOFF_X63Y11 TIEOFF internal 2)
	)
	(tile 114 147 INT_INTERFACE_X58Y11 INT_INTERFACE 0
	)
	(tile 114 148 NULL_X148Y12 NULL 0
	)
	(tile 114 149 VBRK_X58Y11 VBRK 0
	)
	(tile 114 150 INT_X59Y11 INT 1
		(primitive_site TIEOFF_X65Y11 TIEOFF internal 2)
	)
	(tile 114 151 CLBLM_X59Y11 CLBLM 2
		(primitive_site SLICE_X88Y11 SLICEM internal 50)
		(primitive_site SLICE_X89Y11 SLICEL internal 45)
	)
	(tile 114 152 INT_X60Y11 INT 1
		(primitive_site TIEOFF_X66Y11 TIEOFF internal 2)
	)
	(tile 114 153 CLBLM_X60Y11 CLBLM 2
		(primitive_site SLICE_X90Y11 SLICEM internal 50)
		(primitive_site SLICE_X91Y11 SLICEL internal 45)
	)
	(tile 114 154 INT_X61Y11 INT 1
		(primitive_site TIEOFF_X67Y11 TIEOFF internal 2)
	)
	(tile 114 155 INT_INTERFACE_X61Y11 INT_INTERFACE 0
	)
	(tile 114 156 NULL_X156Y12 NULL 0
	)
	(tile 114 157 INT_X62Y11 INT 1
		(primitive_site TIEOFF_X68Y11 TIEOFF internal 2)
	)
	(tile 114 158 CLBLM_X62Y11 CLBLM 2
		(primitive_site SLICE_X92Y11 SLICEM internal 50)
		(primitive_site SLICE_X93Y11 SLICEL internal 45)
	)
	(tile 114 159 INT_X63Y11 INT 1
		(primitive_site TIEOFF_X69Y11 TIEOFF internal 2)
	)
	(tile 114 160 CLBLL_X63Y11 CLBLL 2
		(primitive_site SLICE_X94Y11 SLICEL internal 45)
		(primitive_site SLICE_X95Y11 SLICEL internal 45)
	)
	(tile 114 161 VBRK_X63Y11 VBRK 0
	)
	(tile 114 162 INT_X64Y11 INT 1
		(primitive_site TIEOFF_X70Y11 TIEOFF internal 2)
	)
	(tile 114 163 CLBLM_X64Y11 CLBLM 2
		(primitive_site SLICE_X96Y11 SLICEM internal 50)
		(primitive_site SLICE_X97Y11 SLICEL internal 45)
	)
	(tile 114 164 INT_X65Y11 INT 1
		(primitive_site TIEOFF_X71Y11 TIEOFF internal 2)
	)
	(tile 114 165 CLBLL_X65Y11 CLBLL 2
		(primitive_site SLICE_X98Y11 SLICEL internal 45)
		(primitive_site SLICE_X99Y11 SLICEL internal 45)
	)
	(tile 114 166 INT_X66Y11 INT 1
		(primitive_site TIEOFF_X72Y11 TIEOFF internal 2)
	)
	(tile 114 167 CLBLL_X66Y11 CLBLL 2
		(primitive_site SLICE_X100Y11 SLICEL internal 45)
		(primitive_site SLICE_X101Y11 SLICEL internal 45)
	)
	(tile 114 168 INT_X67Y11 INT 1
		(primitive_site TIEOFF_X73Y11 TIEOFF internal 2)
	)
	(tile 114 169 CLBLM_X67Y11 CLBLM 2
		(primitive_site SLICE_X102Y11 SLICEM internal 50)
		(primitive_site SLICE_X103Y11 SLICEL internal 45)
	)
	(tile 114 170 INT_X68Y11 INT 1
		(primitive_site TIEOFF_X74Y11 TIEOFF internal 2)
	)
	(tile 114 171 CLBLL_X68Y11 CLBLL 2
		(primitive_site SLICE_X104Y11 SLICEL internal 45)
		(primitive_site SLICE_X105Y11 SLICEL internal 45)
	)
	(tile 114 172 INT_X69Y11 INT 1
		(primitive_site TIEOFF_X75Y11 TIEOFF internal 2)
	)
	(tile 114 173 EMAC_INT_INTERFACE_X69Y11 EMAC_INT_INTERFACE 0
	)
	(tile 114 174 NULL_X174Y12 NULL 0
	)
	(tile 114 175 INT_X70Y11 INT 1
		(primitive_site TIEOFF_X76Y11 TIEOFF internal 2)
	)
	(tile 114 176 GTX_INT_INTERFACE_X70Y11 GTX_INT_INTERFACE 0
	)
	(tile 114 177 R_TERM_INT_X70Y11 R_TERM_INT 0
	)
	(tile 114 178 NULL_X178Y12 NULL 0
	)
	(tile 115 0 LIOB_X0Y10 LIOB 2
		(primitive_site AA22 IOBS bonded 13)
		(primitive_site Y22 IOBM bonded 13)
	)
	(tile 115 1 LIOI_X0Y10 LIOI 6
		(primitive_site IODELAY_X0Y10 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y10 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y11 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y11 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y11 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y10 OLOGICE1 internal 32)
	)
	(tile 115 2 L_TERM_INT_X0Y10 L_TERM_INT 0
	)
	(tile 115 3 INT_X0Y10 INT 1
		(primitive_site TIEOFF_X0Y10 TIEOFF internal 2)
	)
	(tile 115 4 IOI_L_INT_INTERFACE_X0Y10 IOI_L_INT_INTERFACE 0
	)
	(tile 115 5 VBRK_X0Y10 VBRK 0
	)
	(tile 115 6 INT_X1Y10 INT 1
		(primitive_site TIEOFF_X1Y10 TIEOFF internal 2)
	)
	(tile 115 7 CLBLM_X1Y10 CLBLM 2
		(primitive_site SLICE_X0Y10 SLICEM internal 50)
		(primitive_site SLICE_X1Y10 SLICEL internal 45)
	)
	(tile 115 8 INT_X2Y10 INT 1
		(primitive_site TIEOFF_X2Y10 TIEOFF internal 2)
	)
	(tile 115 9 CLBLL_X2Y10 CLBLL 2
		(primitive_site SLICE_X2Y10 SLICEL internal 45)
		(primitive_site SLICE_X3Y10 SLICEL internal 45)
	)
	(tile 115 10 INT_X3Y10 INT 1
		(primitive_site TIEOFF_X3Y10 TIEOFF internal 2)
	)
	(tile 115 11 CLBLM_X3Y10 CLBLM 2
		(primitive_site SLICE_X4Y10 SLICEM internal 50)
		(primitive_site SLICE_X5Y10 SLICEL internal 45)
	)
	(tile 115 12 INT_X4Y10 INT 1
		(primitive_site TIEOFF_X4Y10 TIEOFF internal 2)
	)
	(tile 115 13 CLBLL_X4Y10 CLBLL 2
		(primitive_site SLICE_X6Y10 SLICEL internal 45)
		(primitive_site SLICE_X7Y10 SLICEL internal 45)
	)
	(tile 115 14 INT_X5Y10 INT 1
		(primitive_site TIEOFF_X5Y10 TIEOFF internal 2)
	)
	(tile 115 15 INT_INTERFACE_X5Y10 INT_INTERFACE 0
	)
	(tile 115 16 BRAM_X5Y10 BRAM 3
		(primitive_site RAMB18_X0Y4 FIFO18E1 internal 158)
		(primitive_site RAMB18_X0Y5 RAMB18E1 internal 158)
		(primitive_site RAMB36_X0Y2 RAMBFIFO36E1 internal 356)
	)
	(tile 115 17 INT_X6Y10 INT 1
		(primitive_site TIEOFF_X6Y10 TIEOFF internal 2)
	)
	(tile 115 18 CLBLM_X6Y10 CLBLM 2
		(primitive_site SLICE_X8Y10 SLICEM internal 50)
		(primitive_site SLICE_X9Y10 SLICEL internal 45)
	)
	(tile 115 19 INT_X7Y10 INT 1
		(primitive_site TIEOFF_X7Y10 TIEOFF internal 2)
	)
	(tile 115 20 CLBLM_X7Y10 CLBLM 2
		(primitive_site SLICE_X10Y10 SLICEM internal 50)
		(primitive_site SLICE_X11Y10 SLICEL internal 45)
	)
	(tile 115 21 VBRK_X7Y10 VBRK 0
	)
	(tile 115 22 INT_X8Y10 INT 1
		(primitive_site TIEOFF_X8Y10 TIEOFF internal 2)
	)
	(tile 115 23 INT_INTERFACE_X8Y10 INT_INTERFACE 0
	)
	(tile 115 24 DSP_X8Y10 DSP 3
		(primitive_site DSP48_X0Y4 DSP48E1 internal 417)
		(primitive_site DSP48_X0Y5 DSP48E1 internal 417)
		(primitive_site TIEOFF_X9Y10 TIEOFF internal 2)
	)
	(tile 115 25 INT_X9Y10 INT 1
		(primitive_site TIEOFF_X10Y10 TIEOFF internal 2)
	)
	(tile 115 26 CLBLM_X9Y10 CLBLM 2
		(primitive_site SLICE_X12Y10 SLICEM internal 50)
		(primitive_site SLICE_X13Y10 SLICEL internal 45)
	)
	(tile 115 27 INT_X10Y10 INT 1
		(primitive_site TIEOFF_X11Y10 TIEOFF internal 2)
	)
	(tile 115 28 CLBLM_X10Y10 CLBLM 2
		(primitive_site SLICE_X14Y10 SLICEM internal 50)
		(primitive_site SLICE_X15Y10 SLICEL internal 45)
	)
	(tile 115 29 INT_X11Y10 INT 1
		(primitive_site TIEOFF_X12Y10 TIEOFF internal 2)
	)
	(tile 115 30 CLBLM_X11Y10 CLBLM 2
		(primitive_site SLICE_X16Y10 SLICEM internal 50)
		(primitive_site SLICE_X17Y10 SLICEL internal 45)
	)
	(tile 115 31 INT_X12Y10 INT 1
		(primitive_site TIEOFF_X13Y10 TIEOFF internal 2)
	)
	(tile 115 32 CLBLM_X12Y10 CLBLM 2
		(primitive_site SLICE_X18Y10 SLICEM internal 50)
		(primitive_site SLICE_X19Y10 SLICEL internal 45)
	)
	(tile 115 33 VBRK_X12Y10 VBRK 0
	)
	(tile 115 34 INT_X13Y10 INT 1
		(primitive_site TIEOFF_X14Y10 TIEOFF internal 2)
	)
	(tile 115 35 INT_INTERFACE_X13Y10 INT_INTERFACE 0
	)
	(tile 115 36 DSP_X13Y10 DSP 3
		(primitive_site DSP48_X1Y4 DSP48E1 internal 417)
		(primitive_site DSP48_X1Y5 DSP48E1 internal 417)
		(primitive_site TIEOFF_X15Y10 TIEOFF internal 2)
	)
	(tile 115 37 INT_X14Y10 INT 1
		(primitive_site TIEOFF_X16Y10 TIEOFF internal 2)
	)
	(tile 115 38 CLBLM_X14Y10 CLBLM 2
		(primitive_site SLICE_X20Y10 SLICEM internal 50)
		(primitive_site SLICE_X21Y10 SLICEL internal 45)
	)
	(tile 115 39 INT_X15Y10 INT 1
		(primitive_site TIEOFF_X17Y10 TIEOFF internal 2)
	)
	(tile 115 40 CLBLM_X15Y10 CLBLM 2
		(primitive_site SLICE_X22Y10 SLICEM internal 50)
		(primitive_site SLICE_X23Y10 SLICEL internal 45)
	)
	(tile 115 41 INT_X16Y10 INT 1
		(primitive_site TIEOFF_X18Y10 TIEOFF internal 2)
	)
	(tile 115 42 INT_INTERFACE_X16Y10 INT_INTERFACE 0
	)
	(tile 115 43 BRAM_X16Y10 BRAM 3
		(primitive_site RAMB18_X1Y4 FIFO18E1 internal 158)
		(primitive_site RAMB18_X1Y5 RAMB18E1 internal 158)
		(primitive_site RAMB36_X1Y2 RAMBFIFO36E1 internal 356)
	)
	(tile 115 44 INT_X17Y10 INT 1
		(primitive_site TIEOFF_X19Y10 TIEOFF internal 2)
	)
	(tile 115 45 CLBLM_X17Y10 CLBLM 2
		(primitive_site SLICE_X24Y10 SLICEM internal 50)
		(primitive_site SLICE_X25Y10 SLICEL internal 45)
	)
	(tile 115 46 INT_X18Y10 INT 1
		(primitive_site TIEOFF_X20Y10 TIEOFF internal 2)
	)
	(tile 115 47 CLBLM_X18Y10 CLBLM 2
		(primitive_site SLICE_X26Y10 SLICEM internal 50)
		(primitive_site SLICE_X27Y10 SLICEL internal 45)
	)
	(tile 115 48 VBRK_X18Y10 VBRK 0
	)
	(tile 115 49 INT_X19Y10 INT 1
		(primitive_site TIEOFF_X21Y10 TIEOFF internal 2)
	)
	(tile 115 50 INT_INTERFACE_X19Y10 INT_INTERFACE 0
	)
	(tile 115 51 DSP_X19Y10 DSP 3
		(primitive_site DSP48_X2Y4 DSP48E1 internal 417)
		(primitive_site DSP48_X2Y5 DSP48E1 internal 417)
		(primitive_site TIEOFF_X22Y10 TIEOFF internal 2)
	)
	(tile 115 52 INT_X20Y10 INT 1
		(primitive_site TIEOFF_X23Y10 TIEOFF internal 2)
	)
	(tile 115 53 CLBLM_X20Y10 CLBLM 2
		(primitive_site SLICE_X28Y10 SLICEM internal 50)
		(primitive_site SLICE_X29Y10 SLICEL internal 45)
	)
	(tile 115 54 INT_X21Y10 INT 1
		(primitive_site TIEOFF_X24Y10 TIEOFF internal 2)
	)
	(tile 115 55 CLBLM_X21Y10 CLBLM 2
		(primitive_site SLICE_X30Y10 SLICEM internal 50)
		(primitive_site SLICE_X31Y10 SLICEL internal 45)
	)
	(tile 115 56 INT_X22Y10 INT 1
		(primitive_site TIEOFF_X25Y10 TIEOFF internal 2)
	)
	(tile 115 57 INT_INTERFACE_X22Y10 INT_INTERFACE 0
	)
	(tile 115 58 BRAM_X22Y10 BRAM 3
		(primitive_site RAMB18_X2Y4 FIFO18E1 internal 158)
		(primitive_site RAMB18_X2Y5 RAMB18E1 internal 158)
		(primitive_site RAMB36_X2Y2 RAMBFIFO36E1 internal 356)
	)
	(tile 115 59 INT_X23Y10 INT 1
		(primitive_site TIEOFF_X26Y10 TIEOFF internal 2)
	)
	(tile 115 60 CLBLM_X23Y10 CLBLM 2
		(primitive_site SLICE_X32Y10 SLICEM internal 50)
		(primitive_site SLICE_X33Y10 SLICEL internal 45)
	)
	(tile 115 61 INT_X24Y10 INT 1
		(primitive_site TIEOFF_X27Y10 TIEOFF internal 2)
	)
	(tile 115 62 CLBLL_X24Y10 CLBLL 2
		(primitive_site SLICE_X34Y10 SLICEL internal 45)
		(primitive_site SLICE_X35Y10 SLICEL internal 45)
	)
	(tile 115 63 VBRK_X24Y10 VBRK 0
	)
	(tile 115 64 LIOB_FT_X25Y10 LIOB_FT 2
		(primitive_site Y15 IOBS bonded 13)
		(primitive_site W15 IOBM bonded 13)
	)
	(tile 115 65 LIOI_X25Y10 LIOI 6
		(primitive_site IODELAY_X1Y10 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y10 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y11 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y11 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y11 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y10 OLOGICE1 internal 32)
	)
	(tile 115 66 INT_X25Y10 INT 1
		(primitive_site TIEOFF_X28Y10 TIEOFF internal 2)
	)
	(tile 115 67 IOI_L_INT_INTERFACE_X25Y10 IOI_L_INT_INTERFACE 0
	)
	(tile 115 68 VBRK_X25Y10 VBRK 0
	)
	(tile 115 69 INT_X26Y10 INT 1
		(primitive_site TIEOFF_X29Y10 TIEOFF internal 2)
	)
	(tile 115 70 CLBLM_X26Y10 CLBLM 2
		(primitive_site SLICE_X36Y10 SLICEM internal 50)
		(primitive_site SLICE_X37Y10 SLICEL internal 45)
	)
	(tile 115 71 INT_X27Y10 INT 1
		(primitive_site TIEOFF_X30Y10 TIEOFF internal 2)
	)
	(tile 115 72 CLBLL_X27Y10 CLBLL 2
		(primitive_site SLICE_X38Y10 SLICEL internal 45)
		(primitive_site SLICE_X39Y10 SLICEL internal 45)
	)
	(tile 115 73 INT_X28Y10 INT 1
		(primitive_site TIEOFF_X31Y10 TIEOFF internal 2)
	)
	(tile 115 74 CLBLM_X28Y10 CLBLM 2
		(primitive_site SLICE_X40Y10 SLICEM internal 50)
		(primitive_site SLICE_X41Y10 SLICEL internal 45)
	)
	(tile 115 75 INT_X29Y10 INT 1
		(primitive_site TIEOFF_X32Y10 TIEOFF internal 2)
	)
	(tile 115 76 CLBLL_X29Y10 CLBLL 2
		(primitive_site SLICE_X42Y10 SLICEL internal 45)
		(primitive_site SLICE_X43Y10 SLICEL internal 45)
	)
	(tile 115 77 VBRK_X29Y10 VBRK 0
	)
	(tile 115 78 CENTER_SPACE2_X78Y11 CENTER_SPACE2 0
	)
	(tile 115 79 CENTER_SPACE1_X79Y11 CENTER_SPACE1 0
	)
	(tile 115 80 CENTER_SPACE2_X80Y11 CENTER_SPACE2 0
	)
	(tile 115 81 CENTER_SPACE1_X81Y11 CENTER_SPACE1 0
	)
	(tile 115 82 CENTER_SPACE2_X82Y11 CENTER_SPACE2 0
	)
	(tile 115 83 CENTER_SPACE1_X83Y11 CENTER_SPACE1 0
	)
	(tile 115 84 CENTER_SPACE2_X84Y11 CENTER_SPACE2 0
	)
	(tile 115 85 CENTER_SPACE1_X85Y11 CENTER_SPACE1 0
	)
	(tile 115 86 CENTER_SPACE2_X86Y11 CENTER_SPACE2 0
	)
	(tile 115 87 CENTER_SPACE1_X87Y11 CENTER_SPACE1 0
	)
	(tile 115 88 CENTER_SPACE2_X88Y11 CENTER_SPACE2 0
	)
	(tile 115 89 CFG_CENTER_0_X88Y11 CFG_CENTER_0 1
		(primitive_site PMV_X0Y0 PMV internal 10)
	)
	(tile 115 90 VFRAME_X88Y11 VFRAME 0
	)
	(tile 115 91 INT_X36Y10 INT 1
		(primitive_site TIEOFF_X39Y10 TIEOFF internal 2)
	)
	(tile 115 92 INT_INTERFACE_X36Y10 INT_INTERFACE 0
	)
	(tile 115 93 NULL_X93Y11 NULL 0
	)
	(tile 115 94 INT_X37Y10 INT 1
		(primitive_site TIEOFF_X40Y10 TIEOFF internal 2)
	)
	(tile 115 95 CLBLM_X37Y10 CLBLM 2
		(primitive_site SLICE_X56Y10 SLICEM internal 50)
		(primitive_site SLICE_X57Y10 SLICEL internal 45)
	)
	(tile 115 96 INT_X38Y10 INT 1
		(primitive_site TIEOFF_X41Y10 TIEOFF internal 2)
	)
	(tile 115 97 CLBLL_X38Y10 CLBLL 2
		(primitive_site SLICE_X58Y10 SLICEL internal 45)
		(primitive_site SLICE_X59Y10 SLICEL internal 45)
	)
	(tile 115 98 INT_X39Y10 INT 1
		(primitive_site TIEOFF_X42Y10 TIEOFF internal 2)
	)
	(tile 115 99 CLBLM_X39Y10 CLBLM 2
		(primitive_site SLICE_X60Y10 SLICEM internal 50)
		(primitive_site SLICE_X61Y10 SLICEL internal 45)
	)
	(tile 115 100 INT_X40Y10 INT 1
		(primitive_site TIEOFF_X43Y10 TIEOFF internal 2)
	)
	(tile 115 101 CLBLL_X40Y10 CLBLL 2
		(primitive_site SLICE_X62Y10 SLICEL internal 45)
		(primitive_site SLICE_X63Y10 SLICEL internal 45)
	)
	(tile 115 102 VBRK_X40Y10 VBRK 0
	)
	(tile 115 103 INT_X41Y10 INT 1
		(primitive_site TIEOFF_X44Y10 TIEOFF internal 2)
	)
	(tile 115 104 INT_INTERFACE_X41Y10 INT_INTERFACE 0
	)
	(tile 115 105 RIOI_X41Y10 RIOI 6
		(primitive_site OLOGIC_X2Y10 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y10 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y10 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y11 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y11 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y11 ILOGICE1 internal 28)
	)
	(tile 115 106 RIOB_X41Y10 RIOB 2
		(primitive_site Y10 IOBS bonded 13)
		(primitive_site W10 IOBM bonded 13)
	)
	(tile 115 107 VBRK_X41Y10 VBRK 0
	)
	(tile 115 108 INT_X42Y10 INT 1
		(primitive_site TIEOFF_X45Y10 TIEOFF internal 2)
	)
	(tile 115 109 CLBLM_X42Y10 CLBLM 2
		(primitive_site SLICE_X64Y10 SLICEM internal 50)
		(primitive_site SLICE_X65Y10 SLICEL internal 45)
	)
	(tile 115 110 INT_X43Y10 INT 1
		(primitive_site TIEOFF_X46Y10 TIEOFF internal 2)
	)
	(tile 115 111 CLBLL_X43Y10 CLBLL 2
		(primitive_site SLICE_X66Y10 SLICEL internal 45)
		(primitive_site SLICE_X67Y10 SLICEL internal 45)
	)
	(tile 115 112 INT_X44Y10 INT 1
		(primitive_site TIEOFF_X47Y10 TIEOFF internal 2)
	)
	(tile 115 113 INT_INTERFACE_X44Y10 INT_INTERFACE 0
	)
	(tile 115 114 BRAM_X44Y10 BRAM 3
		(primitive_site RAMB18_X3Y4 FIFO18E1 internal 158)
		(primitive_site RAMB18_X3Y5 RAMB18E1 internal 158)
		(primitive_site RAMB36_X3Y2 RAMBFIFO36E1 internal 356)
	)
	(tile 115 115 INT_X45Y10 INT 1
		(primitive_site TIEOFF_X48Y10 TIEOFF internal 2)
	)
	(tile 115 116 CLBLM_X45Y10 CLBLM 2
		(primitive_site SLICE_X68Y10 SLICEM internal 50)
		(primitive_site SLICE_X69Y10 SLICEL internal 45)
	)
	(tile 115 117 INT_X46Y10 INT 1
		(primitive_site TIEOFF_X49Y10 TIEOFF internal 2)
	)
	(tile 115 118 CLBLM_X46Y10 CLBLM 2
		(primitive_site SLICE_X70Y10 SLICEM internal 50)
		(primitive_site SLICE_X71Y10 SLICEL internal 45)
	)
	(tile 115 119 INT_X47Y10 INT 1
		(primitive_site TIEOFF_X50Y10 TIEOFF internal 2)
	)
	(tile 115 120 INT_INTERFACE_X47Y10 INT_INTERFACE 0
	)
	(tile 115 121 DSP_X47Y10 DSP 3
		(primitive_site DSP48_X3Y4 DSP48E1 internal 417)
		(primitive_site DSP48_X3Y5 DSP48E1 internal 417)
		(primitive_site TIEOFF_X51Y10 TIEOFF internal 2)
	)
	(tile 115 122 VBRK_X47Y10 VBRK 0
	)
	(tile 115 123 INT_X48Y10 INT 1
		(primitive_site TIEOFF_X52Y10 TIEOFF internal 2)
	)
	(tile 115 124 CLBLM_X48Y10 CLBLM 2
		(primitive_site SLICE_X72Y10 SLICEM internal 50)
		(primitive_site SLICE_X73Y10 SLICEL internal 45)
	)
	(tile 115 125 INT_X49Y10 INT 1
		(primitive_site TIEOFF_X53Y10 TIEOFF internal 2)
	)
	(tile 115 126 CLBLM_X49Y10 CLBLM 2
		(primitive_site SLICE_X74Y10 SLICEM internal 50)
		(primitive_site SLICE_X75Y10 SLICEL internal 45)
	)
	(tile 115 127 INT_X50Y10 INT 1
		(primitive_site TIEOFF_X54Y10 TIEOFF internal 2)
	)
	(tile 115 128 INT_INTERFACE_X50Y10 INT_INTERFACE 0
	)
	(tile 115 129 BRAM_X50Y10 BRAM 3
		(primitive_site RAMB18_X4Y4 FIFO18E1 internal 158)
		(primitive_site RAMB18_X4Y5 RAMB18E1 internal 158)
		(primitive_site RAMB36_X4Y2 RAMBFIFO36E1 internal 356)
	)
	(tile 115 130 INT_X51Y10 INT 1
		(primitive_site TIEOFF_X55Y10 TIEOFF internal 2)
	)
	(tile 115 131 CLBLM_X51Y10 CLBLM 2
		(primitive_site SLICE_X76Y10 SLICEM internal 50)
		(primitive_site SLICE_X77Y10 SLICEL internal 45)
	)
	(tile 115 132 INT_X52Y10 INT 1
		(primitive_site TIEOFF_X56Y10 TIEOFF internal 2)
	)
	(tile 115 133 CLBLM_X52Y10 CLBLM 2
		(primitive_site SLICE_X78Y10 SLICEM internal 50)
		(primitive_site SLICE_X79Y10 SLICEL internal 45)
	)
	(tile 115 134 INT_X53Y10 INT 1
		(primitive_site TIEOFF_X57Y10 TIEOFF internal 2)
	)
	(tile 115 135 INT_INTERFACE_X53Y10 INT_INTERFACE 0
	)
	(tile 115 136 DSP_X53Y10 DSP 3
		(primitive_site DSP48_X4Y4 DSP48E1 internal 417)
		(primitive_site DSP48_X4Y5 DSP48E1 internal 417)
		(primitive_site TIEOFF_X58Y10 TIEOFF internal 2)
	)
	(tile 115 137 VBRK_X53Y10 VBRK 0
	)
	(tile 115 138 INT_X54Y10 INT 1
		(primitive_site TIEOFF_X59Y10 TIEOFF internal 2)
	)
	(tile 115 139 CLBLM_X54Y10 CLBLM 2
		(primitive_site SLICE_X80Y10 SLICEM internal 50)
		(primitive_site SLICE_X81Y10 SLICEL internal 45)
	)
	(tile 115 140 INT_X55Y10 INT 1
		(primitive_site TIEOFF_X60Y10 TIEOFF internal 2)
	)
	(tile 115 141 CLBLM_X55Y10 CLBLM 2
		(primitive_site SLICE_X82Y10 SLICEM internal 50)
		(primitive_site SLICE_X83Y10 SLICEL internal 45)
	)
	(tile 115 142 INT_X56Y10 INT 1
		(primitive_site TIEOFF_X61Y10 TIEOFF internal 2)
	)
	(tile 115 143 CLBLM_X56Y10 CLBLM 2
		(primitive_site SLICE_X84Y10 SLICEM internal 50)
		(primitive_site SLICE_X85Y10 SLICEL internal 45)
	)
	(tile 115 144 INT_X57Y10 INT 1
		(primitive_site TIEOFF_X62Y10 TIEOFF internal 2)
	)
	(tile 115 145 CLBLM_X57Y10 CLBLM 2
		(primitive_site SLICE_X86Y10 SLICEM internal 50)
		(primitive_site SLICE_X87Y10 SLICEL internal 45)
	)
	(tile 115 146 INT_X58Y10 INT 1
		(primitive_site TIEOFF_X63Y10 TIEOFF internal 2)
	)
	(tile 115 147 INT_INTERFACE_X58Y10 INT_INTERFACE 0
	)
	(tile 115 148 DSP_X58Y10 DSP 3
		(primitive_site DSP48_X5Y4 DSP48E1 internal 417)
		(primitive_site DSP48_X5Y5 DSP48E1 internal 417)
		(primitive_site TIEOFF_X64Y10 TIEOFF internal 2)
	)
	(tile 115 149 VBRK_X58Y10 VBRK 0
	)
	(tile 115 150 INT_X59Y10 INT 1
		(primitive_site TIEOFF_X65Y10 TIEOFF internal 2)
	)
	(tile 115 151 CLBLM_X59Y10 CLBLM 2
		(primitive_site SLICE_X88Y10 SLICEM internal 50)
		(primitive_site SLICE_X89Y10 SLICEL internal 45)
	)
	(tile 115 152 INT_X60Y10 INT 1
		(primitive_site TIEOFF_X66Y10 TIEOFF internal 2)
	)
	(tile 115 153 CLBLM_X60Y10 CLBLM 2
		(primitive_site SLICE_X90Y10 SLICEM internal 50)
		(primitive_site SLICE_X91Y10 SLICEL internal 45)
	)
	(tile 115 154 INT_X61Y10 INT 1
		(primitive_site TIEOFF_X67Y10 TIEOFF internal 2)
	)
	(tile 115 155 INT_INTERFACE_X61Y10 INT_INTERFACE 0
	)
	(tile 115 156 BRAM_X61Y10 BRAM 3
		(primitive_site RAMB18_X5Y4 FIFO18E1 internal 158)
		(primitive_site RAMB18_X5Y5 RAMB18E1 internal 158)
		(primitive_site RAMB36_X5Y2 RAMBFIFO36E1 internal 356)
	)
	(tile 115 157 INT_X62Y10 INT 1
		(primitive_site TIEOFF_X68Y10 TIEOFF internal 2)
	)
	(tile 115 158 CLBLM_X62Y10 CLBLM 2
		(primitive_site SLICE_X92Y10 SLICEM internal 50)
		(primitive_site SLICE_X93Y10 SLICEL internal 45)
	)
	(tile 115 159 INT_X63Y10 INT 1
		(primitive_site TIEOFF_X69Y10 TIEOFF internal 2)
	)
	(tile 115 160 CLBLL_X63Y10 CLBLL 2
		(primitive_site SLICE_X94Y10 SLICEL internal 45)
		(primitive_site SLICE_X95Y10 SLICEL internal 45)
	)
	(tile 115 161 VBRK_X63Y10 VBRK 0
	)
	(tile 115 162 INT_X64Y10 INT 1
		(primitive_site TIEOFF_X70Y10 TIEOFF internal 2)
	)
	(tile 115 163 CLBLM_X64Y10 CLBLM 2
		(primitive_site SLICE_X96Y10 SLICEM internal 50)
		(primitive_site SLICE_X97Y10 SLICEL internal 45)
	)
	(tile 115 164 INT_X65Y10 INT 1
		(primitive_site TIEOFF_X71Y10 TIEOFF internal 2)
	)
	(tile 115 165 CLBLL_X65Y10 CLBLL 2
		(primitive_site SLICE_X98Y10 SLICEL internal 45)
		(primitive_site SLICE_X99Y10 SLICEL internal 45)
	)
	(tile 115 166 INT_X66Y10 INT 1
		(primitive_site TIEOFF_X72Y10 TIEOFF internal 2)
	)
	(tile 115 167 CLBLL_X66Y10 CLBLL 2
		(primitive_site SLICE_X100Y10 SLICEL internal 45)
		(primitive_site SLICE_X101Y10 SLICEL internal 45)
	)
	(tile 115 168 INT_X67Y10 INT 1
		(primitive_site TIEOFF_X73Y10 TIEOFF internal 2)
	)
	(tile 115 169 CLBLM_X67Y10 CLBLM 2
		(primitive_site SLICE_X102Y10 SLICEM internal 50)
		(primitive_site SLICE_X103Y10 SLICEL internal 45)
	)
	(tile 115 170 INT_X68Y10 INT 1
		(primitive_site TIEOFF_X74Y10 TIEOFF internal 2)
	)
	(tile 115 171 CLBLL_X68Y10 CLBLL 2
		(primitive_site SLICE_X104Y10 SLICEL internal 45)
		(primitive_site SLICE_X105Y10 SLICEL internal 45)
	)
	(tile 115 172 INT_X69Y10 INT 1
		(primitive_site TIEOFF_X75Y10 TIEOFF internal 2)
	)
	(tile 115 173 EMAC_INT_INTERFACE_X69Y10 EMAC_INT_INTERFACE 0
	)
	(tile 115 174 EMAC_X69Y10 EMAC 1
		(primitive_site TEMAC_X0Y1 TEMAC_SINGLE internal 335)
	)
	(tile 115 175 INT_X70Y10 INT 1
		(primitive_site TIEOFF_X76Y10 TIEOFF internal 2)
	)
	(tile 115 176 GTX_INT_INTERFACE_X70Y10 GTX_INT_INTERFACE 0
	)
	(tile 115 177 R_TERM_INT_X70Y10 R_TERM_INT 0
	)
	(tile 115 178 GTX_X70Y10 GTX 5
		(primitive_site GTXE1_X0Y1 GTXE1 internal 496)
		(primitive_site AA4 IPAD bonded 1)
		(primitive_site AA3 IPAD bonded 1)
		(primitive_site T2 OPAD bonded 1)
		(primitive_site T1 OPAD bonded 1)
	)
	(tile 116 0 NULL_X0Y10 NULL 0
	)
	(tile 116 1 NULL_X1Y10 NULL 0
	)
	(tile 116 2 L_TERM_INT_X0Y9 L_TERM_INT 0
	)
	(tile 116 3 INT_X0Y9 INT 1
		(primitive_site TIEOFF_X0Y9 TIEOFF internal 2)
	)
	(tile 116 4 IOI_L_INT_INTERFACE_X0Y9 IOI_L_INT_INTERFACE 0
	)
	(tile 116 5 VBRK_X0Y9 VBRK 0
	)
	(tile 116 6 INT_X1Y9 INT 1
		(primitive_site TIEOFF_X1Y9 TIEOFF internal 2)
	)
	(tile 116 7 CLBLM_X1Y9 CLBLM 2
		(primitive_site SLICE_X0Y9 SLICEM internal 50)
		(primitive_site SLICE_X1Y9 SLICEL internal 45)
	)
	(tile 116 8 INT_X2Y9 INT 1
		(primitive_site TIEOFF_X2Y9 TIEOFF internal 2)
	)
	(tile 116 9 CLBLL_X2Y9 CLBLL 2
		(primitive_site SLICE_X2Y9 SLICEL internal 45)
		(primitive_site SLICE_X3Y9 SLICEL internal 45)
	)
	(tile 116 10 INT_X3Y9 INT 1
		(primitive_site TIEOFF_X3Y9 TIEOFF internal 2)
	)
	(tile 116 11 CLBLM_X3Y9 CLBLM 2
		(primitive_site SLICE_X4Y9 SLICEM internal 50)
		(primitive_site SLICE_X5Y9 SLICEL internal 45)
	)
	(tile 116 12 INT_X4Y9 INT 1
		(primitive_site TIEOFF_X4Y9 TIEOFF internal 2)
	)
	(tile 116 13 CLBLL_X4Y9 CLBLL 2
		(primitive_site SLICE_X6Y9 SLICEL internal 45)
		(primitive_site SLICE_X7Y9 SLICEL internal 45)
	)
	(tile 116 14 INT_X5Y9 INT 1
		(primitive_site TIEOFF_X5Y9 TIEOFF internal 2)
	)
	(tile 116 15 INT_INTERFACE_X5Y9 INT_INTERFACE 0
	)
	(tile 116 16 NULL_X16Y10 NULL 0
	)
	(tile 116 17 INT_X6Y9 INT 1
		(primitive_site TIEOFF_X6Y9 TIEOFF internal 2)
	)
	(tile 116 18 CLBLM_X6Y9 CLBLM 2
		(primitive_site SLICE_X8Y9 SLICEM internal 50)
		(primitive_site SLICE_X9Y9 SLICEL internal 45)
	)
	(tile 116 19 INT_X7Y9 INT 1
		(primitive_site TIEOFF_X7Y9 TIEOFF internal 2)
	)
	(tile 116 20 CLBLM_X7Y9 CLBLM 2
		(primitive_site SLICE_X10Y9 SLICEM internal 50)
		(primitive_site SLICE_X11Y9 SLICEL internal 45)
	)
	(tile 116 21 VBRK_X7Y9 VBRK 0
	)
	(tile 116 22 INT_X8Y9 INT 1
		(primitive_site TIEOFF_X8Y9 TIEOFF internal 2)
	)
	(tile 116 23 INT_INTERFACE_X8Y9 INT_INTERFACE 0
	)
	(tile 116 24 NULL_X24Y10 NULL 0
	)
	(tile 116 25 INT_X9Y9 INT 1
		(primitive_site TIEOFF_X10Y9 TIEOFF internal 2)
	)
	(tile 116 26 CLBLM_X9Y9 CLBLM 2
		(primitive_site SLICE_X12Y9 SLICEM internal 50)
		(primitive_site SLICE_X13Y9 SLICEL internal 45)
	)
	(tile 116 27 INT_X10Y9 INT 1
		(primitive_site TIEOFF_X11Y9 TIEOFF internal 2)
	)
	(tile 116 28 CLBLM_X10Y9 CLBLM 2
		(primitive_site SLICE_X14Y9 SLICEM internal 50)
		(primitive_site SLICE_X15Y9 SLICEL internal 45)
	)
	(tile 116 29 INT_X11Y9 INT 1
		(primitive_site TIEOFF_X12Y9 TIEOFF internal 2)
	)
	(tile 116 30 CLBLM_X11Y9 CLBLM 2
		(primitive_site SLICE_X16Y9 SLICEM internal 50)
		(primitive_site SLICE_X17Y9 SLICEL internal 45)
	)
	(tile 116 31 INT_X12Y9 INT 1
		(primitive_site TIEOFF_X13Y9 TIEOFF internal 2)
	)
	(tile 116 32 CLBLM_X12Y9 CLBLM 2
		(primitive_site SLICE_X18Y9 SLICEM internal 50)
		(primitive_site SLICE_X19Y9 SLICEL internal 45)
	)
	(tile 116 33 VBRK_X12Y9 VBRK 0
	)
	(tile 116 34 INT_X13Y9 INT 1
		(primitive_site TIEOFF_X14Y9 TIEOFF internal 2)
	)
	(tile 116 35 INT_INTERFACE_X13Y9 INT_INTERFACE 0
	)
	(tile 116 36 NULL_X36Y10 NULL 0
	)
	(tile 116 37 INT_X14Y9 INT 1
		(primitive_site TIEOFF_X16Y9 TIEOFF internal 2)
	)
	(tile 116 38 CLBLM_X14Y9 CLBLM 2
		(primitive_site SLICE_X20Y9 SLICEM internal 50)
		(primitive_site SLICE_X21Y9 SLICEL internal 45)
	)
	(tile 116 39 INT_X15Y9 INT 1
		(primitive_site TIEOFF_X17Y9 TIEOFF internal 2)
	)
	(tile 116 40 CLBLM_X15Y9 CLBLM 2
		(primitive_site SLICE_X22Y9 SLICEM internal 50)
		(primitive_site SLICE_X23Y9 SLICEL internal 45)
	)
	(tile 116 41 INT_X16Y9 INT 1
		(primitive_site TIEOFF_X18Y9 TIEOFF internal 2)
	)
	(tile 116 42 INT_INTERFACE_X16Y9 INT_INTERFACE 0
	)
	(tile 116 43 NULL_X43Y10 NULL 0
	)
	(tile 116 44 INT_X17Y9 INT 1
		(primitive_site TIEOFF_X19Y9 TIEOFF internal 2)
	)
	(tile 116 45 CLBLM_X17Y9 CLBLM 2
		(primitive_site SLICE_X24Y9 SLICEM internal 50)
		(primitive_site SLICE_X25Y9 SLICEL internal 45)
	)
	(tile 116 46 INT_X18Y9 INT 1
		(primitive_site TIEOFF_X20Y9 TIEOFF internal 2)
	)
	(tile 116 47 CLBLM_X18Y9 CLBLM 2
		(primitive_site SLICE_X26Y9 SLICEM internal 50)
		(primitive_site SLICE_X27Y9 SLICEL internal 45)
	)
	(tile 116 48 VBRK_X18Y9 VBRK 0
	)
	(tile 116 49 INT_X19Y9 INT 1
		(primitive_site TIEOFF_X21Y9 TIEOFF internal 2)
	)
	(tile 116 50 INT_INTERFACE_X19Y9 INT_INTERFACE 0
	)
	(tile 116 51 NULL_X51Y10 NULL 0
	)
	(tile 116 52 INT_X20Y9 INT 1
		(primitive_site TIEOFF_X23Y9 TIEOFF internal 2)
	)
	(tile 116 53 CLBLM_X20Y9 CLBLM 2
		(primitive_site SLICE_X28Y9 SLICEM internal 50)
		(primitive_site SLICE_X29Y9 SLICEL internal 45)
	)
	(tile 116 54 INT_X21Y9 INT 1
		(primitive_site TIEOFF_X24Y9 TIEOFF internal 2)
	)
	(tile 116 55 CLBLM_X21Y9 CLBLM 2
		(primitive_site SLICE_X30Y9 SLICEM internal 50)
		(primitive_site SLICE_X31Y9 SLICEL internal 45)
	)
	(tile 116 56 INT_X22Y9 INT 1
		(primitive_site TIEOFF_X25Y9 TIEOFF internal 2)
	)
	(tile 116 57 INT_INTERFACE_X22Y9 INT_INTERFACE 0
	)
	(tile 116 58 NULL_X58Y10 NULL 0
	)
	(tile 116 59 INT_X23Y9 INT 1
		(primitive_site TIEOFF_X26Y9 TIEOFF internal 2)
	)
	(tile 116 60 CLBLM_X23Y9 CLBLM 2
		(primitive_site SLICE_X32Y9 SLICEM internal 50)
		(primitive_site SLICE_X33Y9 SLICEL internal 45)
	)
	(tile 116 61 INT_X24Y9 INT 1
		(primitive_site TIEOFF_X27Y9 TIEOFF internal 2)
	)
	(tile 116 62 CLBLL_X24Y9 CLBLL 2
		(primitive_site SLICE_X34Y9 SLICEL internal 45)
		(primitive_site SLICE_X35Y9 SLICEL internal 45)
	)
	(tile 116 63 VBRK_X24Y9 VBRK 0
	)
	(tile 116 64 NULL_X64Y10 NULL 0
	)
	(tile 116 65 NULL_X65Y10 NULL 0
	)
	(tile 116 66 INT_X25Y9 INT 1
		(primitive_site TIEOFF_X28Y9 TIEOFF internal 2)
	)
	(tile 116 67 IOI_L_INT_INTERFACE_X25Y9 IOI_L_INT_INTERFACE 0
	)
	(tile 116 68 VBRK_X25Y9 VBRK 0
	)
	(tile 116 69 INT_X26Y9 INT 1
		(primitive_site TIEOFF_X29Y9 TIEOFF internal 2)
	)
	(tile 116 70 CLBLM_X26Y9 CLBLM 2
		(primitive_site SLICE_X36Y9 SLICEM internal 50)
		(primitive_site SLICE_X37Y9 SLICEL internal 45)
	)
	(tile 116 71 INT_X27Y9 INT 1
		(primitive_site TIEOFF_X30Y9 TIEOFF internal 2)
	)
	(tile 116 72 CLBLL_X27Y9 CLBLL 2
		(primitive_site SLICE_X38Y9 SLICEL internal 45)
		(primitive_site SLICE_X39Y9 SLICEL internal 45)
	)
	(tile 116 73 INT_X28Y9 INT 1
		(primitive_site TIEOFF_X31Y9 TIEOFF internal 2)
	)
	(tile 116 74 CLBLM_X28Y9 CLBLM 2
		(primitive_site SLICE_X40Y9 SLICEM internal 50)
		(primitive_site SLICE_X41Y9 SLICEL internal 45)
	)
	(tile 116 75 INT_X29Y9 INT 1
		(primitive_site TIEOFF_X32Y9 TIEOFF internal 2)
	)
	(tile 116 76 CLBLL_X29Y9 CLBLL 2
		(primitive_site SLICE_X42Y9 SLICEL internal 45)
		(primitive_site SLICE_X43Y9 SLICEL internal 45)
	)
	(tile 116 77 VBRK_X29Y9 VBRK 0
	)
	(tile 116 78 CENTER_SPACE2_X78Y10 CENTER_SPACE2 0
	)
	(tile 116 79 CENTER_SPACE1_X79Y10 CENTER_SPACE1 0
	)
	(tile 116 80 CENTER_SPACE2_X80Y10 CENTER_SPACE2 0
	)
	(tile 116 81 CENTER_SPACE1_X81Y10 CENTER_SPACE1 0
	)
	(tile 116 82 CENTER_SPACE2_X82Y10 CENTER_SPACE2 0
	)
	(tile 116 83 CENTER_SPACE1_X83Y10 CENTER_SPACE1 0
	)
	(tile 116 84 CENTER_SPACE2_X84Y10 CENTER_SPACE2 0
	)
	(tile 116 85 CENTER_SPACE1_X85Y10 CENTER_SPACE1 0
	)
	(tile 116 86 CENTER_SPACE2_X86Y10 CENTER_SPACE2 0
	)
	(tile 116 87 CENTER_SPACE1_X87Y10 CENTER_SPACE1 0
	)
	(tile 116 88 CENTER_SPACE2_X88Y10 CENTER_SPACE2 0
	)
	(tile 116 89 NULL_X89Y10 NULL 0
	)
	(tile 116 90 VFRAME_X89Y10 VFRAME 0
	)
	(tile 116 91 INT_X36Y9 INT 1
		(primitive_site TIEOFF_X39Y9 TIEOFF internal 2)
	)
	(tile 116 92 INT_INTERFACE_X36Y9 INT_INTERFACE 0
	)
	(tile 116 93 NULL_X93Y10 NULL 0
	)
	(tile 116 94 INT_X37Y9 INT 1
		(primitive_site TIEOFF_X40Y9 TIEOFF internal 2)
	)
	(tile 116 95 CLBLM_X37Y9 CLBLM 2
		(primitive_site SLICE_X56Y9 SLICEM internal 50)
		(primitive_site SLICE_X57Y9 SLICEL internal 45)
	)
	(tile 116 96 INT_X38Y9 INT 1
		(primitive_site TIEOFF_X41Y9 TIEOFF internal 2)
	)
	(tile 116 97 CLBLL_X38Y9 CLBLL 2
		(primitive_site SLICE_X58Y9 SLICEL internal 45)
		(primitive_site SLICE_X59Y9 SLICEL internal 45)
	)
	(tile 116 98 INT_X39Y9 INT 1
		(primitive_site TIEOFF_X42Y9 TIEOFF internal 2)
	)
	(tile 116 99 CLBLM_X39Y9 CLBLM 2
		(primitive_site SLICE_X60Y9 SLICEM internal 50)
		(primitive_site SLICE_X61Y9 SLICEL internal 45)
	)
	(tile 116 100 INT_X40Y9 INT 1
		(primitive_site TIEOFF_X43Y9 TIEOFF internal 2)
	)
	(tile 116 101 CLBLL_X40Y9 CLBLL 2
		(primitive_site SLICE_X62Y9 SLICEL internal 45)
		(primitive_site SLICE_X63Y9 SLICEL internal 45)
	)
	(tile 116 102 VBRK_X40Y9 VBRK 0
	)
	(tile 116 103 INT_X41Y9 INT 1
		(primitive_site TIEOFF_X44Y9 TIEOFF internal 2)
	)
	(tile 116 104 INT_INTERFACE_X41Y9 INT_INTERFACE 0
	)
	(tile 116 105 NULL_X105Y10 NULL 0
	)
	(tile 116 106 NULL_X106Y10 NULL 0
	)
	(tile 116 107 VBRK_X106Y10 VBRK 0
	)
	(tile 116 108 INT_X42Y9 INT 1
		(primitive_site TIEOFF_X45Y9 TIEOFF internal 2)
	)
	(tile 116 109 CLBLM_X42Y9 CLBLM 2
		(primitive_site SLICE_X64Y9 SLICEM internal 50)
		(primitive_site SLICE_X65Y9 SLICEL internal 45)
	)
	(tile 116 110 INT_X43Y9 INT 1
		(primitive_site TIEOFF_X46Y9 TIEOFF internal 2)
	)
	(tile 116 111 CLBLL_X43Y9 CLBLL 2
		(primitive_site SLICE_X66Y9 SLICEL internal 45)
		(primitive_site SLICE_X67Y9 SLICEL internal 45)
	)
	(tile 116 112 INT_X44Y9 INT 1
		(primitive_site TIEOFF_X47Y9 TIEOFF internal 2)
	)
	(tile 116 113 INT_INTERFACE_X44Y9 INT_INTERFACE 0
	)
	(tile 116 114 NULL_X114Y10 NULL 0
	)
	(tile 116 115 INT_X45Y9 INT 1
		(primitive_site TIEOFF_X48Y9 TIEOFF internal 2)
	)
	(tile 116 116 CLBLM_X45Y9 CLBLM 2
		(primitive_site SLICE_X68Y9 SLICEM internal 50)
		(primitive_site SLICE_X69Y9 SLICEL internal 45)
	)
	(tile 116 117 INT_X46Y9 INT 1
		(primitive_site TIEOFF_X49Y9 TIEOFF internal 2)
	)
	(tile 116 118 CLBLM_X46Y9 CLBLM 2
		(primitive_site SLICE_X70Y9 SLICEM internal 50)
		(primitive_site SLICE_X71Y9 SLICEL internal 45)
	)
	(tile 116 119 INT_X47Y9 INT 1
		(primitive_site TIEOFF_X50Y9 TIEOFF internal 2)
	)
	(tile 116 120 INT_INTERFACE_X47Y9 INT_INTERFACE 0
	)
	(tile 116 121 NULL_X121Y10 NULL 0
	)
	(tile 116 122 VBRK_X47Y9 VBRK 0
	)
	(tile 116 123 INT_X48Y9 INT 1
		(primitive_site TIEOFF_X52Y9 TIEOFF internal 2)
	)
	(tile 116 124 CLBLM_X48Y9 CLBLM 2
		(primitive_site SLICE_X72Y9 SLICEM internal 50)
		(primitive_site SLICE_X73Y9 SLICEL internal 45)
	)
	(tile 116 125 INT_X49Y9 INT 1
		(primitive_site TIEOFF_X53Y9 TIEOFF internal 2)
	)
	(tile 116 126 CLBLM_X49Y9 CLBLM 2
		(primitive_site SLICE_X74Y9 SLICEM internal 50)
		(primitive_site SLICE_X75Y9 SLICEL internal 45)
	)
	(tile 116 127 INT_X50Y9 INT 1
		(primitive_site TIEOFF_X54Y9 TIEOFF internal 2)
	)
	(tile 116 128 INT_INTERFACE_X50Y9 INT_INTERFACE 0
	)
	(tile 116 129 NULL_X129Y10 NULL 0
	)
	(tile 116 130 INT_X51Y9 INT 1
		(primitive_site TIEOFF_X55Y9 TIEOFF internal 2)
	)
	(tile 116 131 CLBLM_X51Y9 CLBLM 2
		(primitive_site SLICE_X76Y9 SLICEM internal 50)
		(primitive_site SLICE_X77Y9 SLICEL internal 45)
	)
	(tile 116 132 INT_X52Y9 INT 1
		(primitive_site TIEOFF_X56Y9 TIEOFF internal 2)
	)
	(tile 116 133 CLBLM_X52Y9 CLBLM 2
		(primitive_site SLICE_X78Y9 SLICEM internal 50)
		(primitive_site SLICE_X79Y9 SLICEL internal 45)
	)
	(tile 116 134 INT_X53Y9 INT 1
		(primitive_site TIEOFF_X57Y9 TIEOFF internal 2)
	)
	(tile 116 135 INT_INTERFACE_X53Y9 INT_INTERFACE 0
	)
	(tile 116 136 NULL_X136Y10 NULL 0
	)
	(tile 116 137 VBRK_X53Y9 VBRK 0
	)
	(tile 116 138 INT_X54Y9 INT 1
		(primitive_site TIEOFF_X59Y9 TIEOFF internal 2)
	)
	(tile 116 139 CLBLM_X54Y9 CLBLM 2
		(primitive_site SLICE_X80Y9 SLICEM internal 50)
		(primitive_site SLICE_X81Y9 SLICEL internal 45)
	)
	(tile 116 140 INT_X55Y9 INT 1
		(primitive_site TIEOFF_X60Y9 TIEOFF internal 2)
	)
	(tile 116 141 CLBLM_X55Y9 CLBLM 2
		(primitive_site SLICE_X82Y9 SLICEM internal 50)
		(primitive_site SLICE_X83Y9 SLICEL internal 45)
	)
	(tile 116 142 INT_X56Y9 INT 1
		(primitive_site TIEOFF_X61Y9 TIEOFF internal 2)
	)
	(tile 116 143 CLBLM_X56Y9 CLBLM 2
		(primitive_site SLICE_X84Y9 SLICEM internal 50)
		(primitive_site SLICE_X85Y9 SLICEL internal 45)
	)
	(tile 116 144 INT_X57Y9 INT 1
		(primitive_site TIEOFF_X62Y9 TIEOFF internal 2)
	)
	(tile 116 145 CLBLM_X57Y9 CLBLM 2
		(primitive_site SLICE_X86Y9 SLICEM internal 50)
		(primitive_site SLICE_X87Y9 SLICEL internal 45)
	)
	(tile 116 146 INT_X58Y9 INT 1
		(primitive_site TIEOFF_X63Y9 TIEOFF internal 2)
	)
	(tile 116 147 INT_INTERFACE_X58Y9 INT_INTERFACE 0
	)
	(tile 116 148 NULL_X148Y10 NULL 0
	)
	(tile 116 149 VBRK_X58Y9 VBRK 0
	)
	(tile 116 150 INT_X59Y9 INT 1
		(primitive_site TIEOFF_X65Y9 TIEOFF internal 2)
	)
	(tile 116 151 CLBLM_X59Y9 CLBLM 2
		(primitive_site SLICE_X88Y9 SLICEM internal 50)
		(primitive_site SLICE_X89Y9 SLICEL internal 45)
	)
	(tile 116 152 INT_X60Y9 INT 1
		(primitive_site TIEOFF_X66Y9 TIEOFF internal 2)
	)
	(tile 116 153 CLBLM_X60Y9 CLBLM 2
		(primitive_site SLICE_X90Y9 SLICEM internal 50)
		(primitive_site SLICE_X91Y9 SLICEL internal 45)
	)
	(tile 116 154 INT_X61Y9 INT 1
		(primitive_site TIEOFF_X67Y9 TIEOFF internal 2)
	)
	(tile 116 155 INT_INTERFACE_X61Y9 INT_INTERFACE 0
	)
	(tile 116 156 NULL_X156Y10 NULL 0
	)
	(tile 116 157 INT_X62Y9 INT 1
		(primitive_site TIEOFF_X68Y9 TIEOFF internal 2)
	)
	(tile 116 158 CLBLM_X62Y9 CLBLM 2
		(primitive_site SLICE_X92Y9 SLICEM internal 50)
		(primitive_site SLICE_X93Y9 SLICEL internal 45)
	)
	(tile 116 159 INT_X63Y9 INT 1
		(primitive_site TIEOFF_X69Y9 TIEOFF internal 2)
	)
	(tile 116 160 CLBLL_X63Y9 CLBLL 2
		(primitive_site SLICE_X94Y9 SLICEL internal 45)
		(primitive_site SLICE_X95Y9 SLICEL internal 45)
	)
	(tile 116 161 VBRK_X63Y9 VBRK 0
	)
	(tile 116 162 INT_X64Y9 INT 1
		(primitive_site TIEOFF_X70Y9 TIEOFF internal 2)
	)
	(tile 116 163 CLBLM_X64Y9 CLBLM 2
		(primitive_site SLICE_X96Y9 SLICEM internal 50)
		(primitive_site SLICE_X97Y9 SLICEL internal 45)
	)
	(tile 116 164 INT_X65Y9 INT 1
		(primitive_site TIEOFF_X71Y9 TIEOFF internal 2)
	)
	(tile 116 165 CLBLL_X65Y9 CLBLL 2
		(primitive_site SLICE_X98Y9 SLICEL internal 45)
		(primitive_site SLICE_X99Y9 SLICEL internal 45)
	)
	(tile 116 166 INT_X66Y9 INT 1
		(primitive_site TIEOFF_X72Y9 TIEOFF internal 2)
	)
	(tile 116 167 CLBLL_X66Y9 CLBLL 2
		(primitive_site SLICE_X100Y9 SLICEL internal 45)
		(primitive_site SLICE_X101Y9 SLICEL internal 45)
	)
	(tile 116 168 INT_X67Y9 INT 1
		(primitive_site TIEOFF_X73Y9 TIEOFF internal 2)
	)
	(tile 116 169 CLBLM_X67Y9 CLBLM 2
		(primitive_site SLICE_X102Y9 SLICEM internal 50)
		(primitive_site SLICE_X103Y9 SLICEL internal 45)
	)
	(tile 116 170 INT_X68Y9 INT 1
		(primitive_site TIEOFF_X74Y9 TIEOFF internal 2)
	)
	(tile 116 171 CLBLL_X68Y9 CLBLL 2
		(primitive_site SLICE_X104Y9 SLICEL internal 45)
		(primitive_site SLICE_X105Y9 SLICEL internal 45)
	)
	(tile 116 172 INT_X69Y9 INT 1
		(primitive_site TIEOFF_X75Y9 TIEOFF internal 2)
	)
	(tile 116 173 EMAC_INT_INTERFACE_X69Y9 EMAC_INT_INTERFACE 0
	)
	(tile 116 174 NULL_X174Y10 NULL 0
	)
	(tile 116 175 INT_X70Y9 INT 1
		(primitive_site TIEOFF_X76Y9 TIEOFF internal 2)
	)
	(tile 116 176 GTX_INT_INTERFACE_X70Y9 GTX_INT_INTERFACE 0
	)
	(tile 116 177 R_TERM_INT_X70Y9 R_TERM_INT 0
	)
	(tile 116 178 NULL_X178Y10 NULL 0
	)
	(tile 117 0 LIOB_X0Y8 LIOB 2
		(primitive_site Y21 IOBS bonded 13)
		(primitive_site AA21 IOBM bonded 13)
	)
	(tile 117 1 LIOI_X0Y8 LIOI 6
		(primitive_site IODELAY_X0Y8 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y8 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y9 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y9 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y9 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y8 OLOGICE1 internal 32)
	)
	(tile 117 2 L_TERM_INT_X0Y8 L_TERM_INT 0
	)
	(tile 117 3 INT_X0Y8 INT 1
		(primitive_site TIEOFF_X0Y8 TIEOFF internal 2)
	)
	(tile 117 4 IOI_L_INT_INTERFACE_X0Y8 IOI_L_INT_INTERFACE 0
	)
	(tile 117 5 VBRK_X0Y8 VBRK 0
	)
	(tile 117 6 INT_X1Y8 INT 1
		(primitive_site TIEOFF_X1Y8 TIEOFF internal 2)
	)
	(tile 117 7 CLBLM_X1Y8 CLBLM 2
		(primitive_site SLICE_X0Y8 SLICEM internal 50)
		(primitive_site SLICE_X1Y8 SLICEL internal 45)
	)
	(tile 117 8 INT_X2Y8 INT 1
		(primitive_site TIEOFF_X2Y8 TIEOFF internal 2)
	)
	(tile 117 9 CLBLL_X2Y8 CLBLL 2
		(primitive_site SLICE_X2Y8 SLICEL internal 45)
		(primitive_site SLICE_X3Y8 SLICEL internal 45)
	)
	(tile 117 10 INT_X3Y8 INT 1
		(primitive_site TIEOFF_X3Y8 TIEOFF internal 2)
	)
	(tile 117 11 CLBLM_X3Y8 CLBLM 2
		(primitive_site SLICE_X4Y8 SLICEM internal 50)
		(primitive_site SLICE_X5Y8 SLICEL internal 45)
	)
	(tile 117 12 INT_X4Y8 INT 1
		(primitive_site TIEOFF_X4Y8 TIEOFF internal 2)
	)
	(tile 117 13 CLBLL_X4Y8 CLBLL 2
		(primitive_site SLICE_X6Y8 SLICEL internal 45)
		(primitive_site SLICE_X7Y8 SLICEL internal 45)
	)
	(tile 117 14 INT_X5Y8 INT 1
		(primitive_site TIEOFF_X5Y8 TIEOFF internal 2)
	)
	(tile 117 15 INT_INTERFACE_X5Y8 INT_INTERFACE 0
	)
	(tile 117 16 NULL_X16Y9 NULL 0
	)
	(tile 117 17 INT_X6Y8 INT 1
		(primitive_site TIEOFF_X6Y8 TIEOFF internal 2)
	)
	(tile 117 18 CLBLM_X6Y8 CLBLM 2
		(primitive_site SLICE_X8Y8 SLICEM internal 50)
		(primitive_site SLICE_X9Y8 SLICEL internal 45)
	)
	(tile 117 19 INT_X7Y8 INT 1
		(primitive_site TIEOFF_X7Y8 TIEOFF internal 2)
	)
	(tile 117 20 CLBLM_X7Y8 CLBLM 2
		(primitive_site SLICE_X10Y8 SLICEM internal 50)
		(primitive_site SLICE_X11Y8 SLICEL internal 45)
	)
	(tile 117 21 VBRK_X7Y8 VBRK 0
	)
	(tile 117 22 INT_X8Y8 INT 1
		(primitive_site TIEOFF_X8Y8 TIEOFF internal 2)
	)
	(tile 117 23 INT_INTERFACE_X8Y8 INT_INTERFACE 0
	)
	(tile 117 24 NULL_X24Y9 NULL 0
	)
	(tile 117 25 INT_X9Y8 INT 1
		(primitive_site TIEOFF_X10Y8 TIEOFF internal 2)
	)
	(tile 117 26 CLBLM_X9Y8 CLBLM 2
		(primitive_site SLICE_X12Y8 SLICEM internal 50)
		(primitive_site SLICE_X13Y8 SLICEL internal 45)
	)
	(tile 117 27 INT_X10Y8 INT 1
		(primitive_site TIEOFF_X11Y8 TIEOFF internal 2)
	)
	(tile 117 28 CLBLM_X10Y8 CLBLM 2
		(primitive_site SLICE_X14Y8 SLICEM internal 50)
		(primitive_site SLICE_X15Y8 SLICEL internal 45)
	)
	(tile 117 29 INT_X11Y8 INT 1
		(primitive_site TIEOFF_X12Y8 TIEOFF internal 2)
	)
	(tile 117 30 CLBLM_X11Y8 CLBLM 2
		(primitive_site SLICE_X16Y8 SLICEM internal 50)
		(primitive_site SLICE_X17Y8 SLICEL internal 45)
	)
	(tile 117 31 INT_X12Y8 INT 1
		(primitive_site TIEOFF_X13Y8 TIEOFF internal 2)
	)
	(tile 117 32 CLBLM_X12Y8 CLBLM 2
		(primitive_site SLICE_X18Y8 SLICEM internal 50)
		(primitive_site SLICE_X19Y8 SLICEL internal 45)
	)
	(tile 117 33 VBRK_X12Y8 VBRK 0
	)
	(tile 117 34 INT_X13Y8 INT 1
		(primitive_site TIEOFF_X14Y8 TIEOFF internal 2)
	)
	(tile 117 35 INT_INTERFACE_X13Y8 INT_INTERFACE 0
	)
	(tile 117 36 NULL_X36Y9 NULL 0
	)
	(tile 117 37 INT_X14Y8 INT 1
		(primitive_site TIEOFF_X16Y8 TIEOFF internal 2)
	)
	(tile 117 38 CLBLM_X14Y8 CLBLM 2
		(primitive_site SLICE_X20Y8 SLICEM internal 50)
		(primitive_site SLICE_X21Y8 SLICEL internal 45)
	)
	(tile 117 39 INT_X15Y8 INT 1
		(primitive_site TIEOFF_X17Y8 TIEOFF internal 2)
	)
	(tile 117 40 CLBLM_X15Y8 CLBLM 2
		(primitive_site SLICE_X22Y8 SLICEM internal 50)
		(primitive_site SLICE_X23Y8 SLICEL internal 45)
	)
	(tile 117 41 INT_X16Y8 INT 1
		(primitive_site TIEOFF_X18Y8 TIEOFF internal 2)
	)
	(tile 117 42 INT_INTERFACE_X16Y8 INT_INTERFACE 0
	)
	(tile 117 43 NULL_X43Y9 NULL 0
	)
	(tile 117 44 INT_X17Y8 INT 1
		(primitive_site TIEOFF_X19Y8 TIEOFF internal 2)
	)
	(tile 117 45 CLBLM_X17Y8 CLBLM 2
		(primitive_site SLICE_X24Y8 SLICEM internal 50)
		(primitive_site SLICE_X25Y8 SLICEL internal 45)
	)
	(tile 117 46 INT_X18Y8 INT 1
		(primitive_site TIEOFF_X20Y8 TIEOFF internal 2)
	)
	(tile 117 47 CLBLM_X18Y8 CLBLM 2
		(primitive_site SLICE_X26Y8 SLICEM internal 50)
		(primitive_site SLICE_X27Y8 SLICEL internal 45)
	)
	(tile 117 48 VBRK_X18Y8 VBRK 0
	)
	(tile 117 49 INT_X19Y8 INT 1
		(primitive_site TIEOFF_X21Y8 TIEOFF internal 2)
	)
	(tile 117 50 INT_INTERFACE_X19Y8 INT_INTERFACE 0
	)
	(tile 117 51 NULL_X51Y9 NULL 0
	)
	(tile 117 52 INT_X20Y8 INT 1
		(primitive_site TIEOFF_X23Y8 TIEOFF internal 2)
	)
	(tile 117 53 CLBLM_X20Y8 CLBLM 2
		(primitive_site SLICE_X28Y8 SLICEM internal 50)
		(primitive_site SLICE_X29Y8 SLICEL internal 45)
	)
	(tile 117 54 INT_X21Y8 INT 1
		(primitive_site TIEOFF_X24Y8 TIEOFF internal 2)
	)
	(tile 117 55 CLBLM_X21Y8 CLBLM 2
		(primitive_site SLICE_X30Y8 SLICEM internal 50)
		(primitive_site SLICE_X31Y8 SLICEL internal 45)
	)
	(tile 117 56 INT_X22Y8 INT 1
		(primitive_site TIEOFF_X25Y8 TIEOFF internal 2)
	)
	(tile 117 57 INT_INTERFACE_X22Y8 INT_INTERFACE 0
	)
	(tile 117 58 NULL_X58Y9 NULL 0
	)
	(tile 117 59 INT_X23Y8 INT 1
		(primitive_site TIEOFF_X26Y8 TIEOFF internal 2)
	)
	(tile 117 60 CLBLM_X23Y8 CLBLM 2
		(primitive_site SLICE_X32Y8 SLICEM internal 50)
		(primitive_site SLICE_X33Y8 SLICEL internal 45)
	)
	(tile 117 61 INT_X24Y8 INT 1
		(primitive_site TIEOFF_X27Y8 TIEOFF internal 2)
	)
	(tile 117 62 CLBLL_X24Y8 CLBLL 2
		(primitive_site SLICE_X34Y8 SLICEL internal 45)
		(primitive_site SLICE_X35Y8 SLICEL internal 45)
	)
	(tile 117 63 VBRK_X24Y8 VBRK 0
	)
	(tile 117 64 LIOB_FT_X25Y8 LIOB_FT 2
		(primitive_site U14 IOBS bonded 13)
		(primitive_site T14 IOBM bonded 13)
	)
	(tile 117 65 LIOI_X25Y8 LIOI 6
		(primitive_site IODELAY_X1Y8 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y8 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y9 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y9 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y9 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y8 OLOGICE1 internal 32)
	)
	(tile 117 66 INT_X25Y8 INT 1
		(primitive_site TIEOFF_X28Y8 TIEOFF internal 2)
	)
	(tile 117 67 IOI_L_INT_INTERFACE_X25Y8 IOI_L_INT_INTERFACE 0
	)
	(tile 117 68 VBRK_X25Y8 VBRK 0
	)
	(tile 117 69 INT_X26Y8 INT 1
		(primitive_site TIEOFF_X29Y8 TIEOFF internal 2)
	)
	(tile 117 70 CLBLM_X26Y8 CLBLM 2
		(primitive_site SLICE_X36Y8 SLICEM internal 50)
		(primitive_site SLICE_X37Y8 SLICEL internal 45)
	)
	(tile 117 71 INT_X27Y8 INT 1
		(primitive_site TIEOFF_X30Y8 TIEOFF internal 2)
	)
	(tile 117 72 CLBLL_X27Y8 CLBLL 2
		(primitive_site SLICE_X38Y8 SLICEL internal 45)
		(primitive_site SLICE_X39Y8 SLICEL internal 45)
	)
	(tile 117 73 INT_X28Y8 INT 1
		(primitive_site TIEOFF_X31Y8 TIEOFF internal 2)
	)
	(tile 117 74 CLBLM_X28Y8 CLBLM 2
		(primitive_site SLICE_X40Y8 SLICEM internal 50)
		(primitive_site SLICE_X41Y8 SLICEL internal 45)
	)
	(tile 117 75 INT_X29Y8 INT 1
		(primitive_site TIEOFF_X32Y8 TIEOFF internal 2)
	)
	(tile 117 76 CLBLL_X29Y8 CLBLL 2
		(primitive_site SLICE_X42Y8 SLICEL internal 45)
		(primitive_site SLICE_X43Y8 SLICEL internal 45)
	)
	(tile 117 77 VBRK_X29Y8 VBRK 0
	)
	(tile 117 78 CENTER_SPACE2_X78Y9 CENTER_SPACE2 0
	)
	(tile 117 79 CENTER_SPACE1_X79Y9 CENTER_SPACE1 0
	)
	(tile 117 80 CENTER_SPACE2_X80Y9 CENTER_SPACE2 0
	)
	(tile 117 81 CENTER_SPACE1_X81Y9 CENTER_SPACE1 0
	)
	(tile 117 82 CENTER_SPACE2_X82Y9 CENTER_SPACE2 0
	)
	(tile 117 83 CENTER_SPACE1_X83Y9 CENTER_SPACE1 0
	)
	(tile 117 84 CENTER_SPACE2_X84Y9 CENTER_SPACE2 0
	)
	(tile 117 85 CENTER_SPACE1_X85Y9 CENTER_SPACE1 0
	)
	(tile 117 86 CENTER_SPACE2_X86Y9 CENTER_SPACE2 0
	)
	(tile 117 87 CENTER_SPACE1_X87Y9 CENTER_SPACE1 0
	)
	(tile 117 88 CENTER_SPACE2_X88Y9 CENTER_SPACE2 0
	)
	(tile 117 89 NULL_X89Y9 NULL 0
	)
	(tile 117 90 VFRAME_X89Y9 VFRAME 0
	)
	(tile 117 91 INT_X36Y8 INT 1
		(primitive_site TIEOFF_X39Y8 TIEOFF internal 2)
	)
	(tile 117 92 INT_INTERFACE_X36Y8 INT_INTERFACE 0
	)
	(tile 117 93 NULL_X93Y9 NULL 0
	)
	(tile 117 94 INT_X37Y8 INT 1
		(primitive_site TIEOFF_X40Y8 TIEOFF internal 2)
	)
	(tile 117 95 CLBLM_X37Y8 CLBLM 2
		(primitive_site SLICE_X56Y8 SLICEM internal 50)
		(primitive_site SLICE_X57Y8 SLICEL internal 45)
	)
	(tile 117 96 INT_X38Y8 INT 1
		(primitive_site TIEOFF_X41Y8 TIEOFF internal 2)
	)
	(tile 117 97 CLBLL_X38Y8 CLBLL 2
		(primitive_site SLICE_X58Y8 SLICEL internal 45)
		(primitive_site SLICE_X59Y8 SLICEL internal 45)
	)
	(tile 117 98 INT_X39Y8 INT 1
		(primitive_site TIEOFF_X42Y8 TIEOFF internal 2)
	)
	(tile 117 99 CLBLM_X39Y8 CLBLM 2
		(primitive_site SLICE_X60Y8 SLICEM internal 50)
		(primitive_site SLICE_X61Y8 SLICEL internal 45)
	)
	(tile 117 100 INT_X40Y8 INT 1
		(primitive_site TIEOFF_X43Y8 TIEOFF internal 2)
	)
	(tile 117 101 CLBLL_X40Y8 CLBLL 2
		(primitive_site SLICE_X62Y8 SLICEL internal 45)
		(primitive_site SLICE_X63Y8 SLICEL internal 45)
	)
	(tile 117 102 VBRK_X40Y8 VBRK 0
	)
	(tile 117 103 INT_X41Y8 INT 1
		(primitive_site TIEOFF_X44Y8 TIEOFF internal 2)
	)
	(tile 117 104 INT_INTERFACE_X41Y8 INT_INTERFACE 0
	)
	(tile 117 105 RIOI_X41Y8 RIOI 6
		(primitive_site OLOGIC_X2Y8 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y8 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y8 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y9 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y9 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y9 ILOGICE1 internal 28)
	)
	(tile 117 106 RIOB_X41Y8 RIOB 2
		(primitive_site AB8 IOBS bonded 13)
		(primitive_site AB9 IOBM bonded 13)
	)
	(tile 117 107 VBRK_X41Y8 VBRK 0
	)
	(tile 117 108 INT_X42Y8 INT 1
		(primitive_site TIEOFF_X45Y8 TIEOFF internal 2)
	)
	(tile 117 109 CLBLM_X42Y8 CLBLM 2
		(primitive_site SLICE_X64Y8 SLICEM internal 50)
		(primitive_site SLICE_X65Y8 SLICEL internal 45)
	)
	(tile 117 110 INT_X43Y8 INT 1
		(primitive_site TIEOFF_X46Y8 TIEOFF internal 2)
	)
	(tile 117 111 CLBLL_X43Y8 CLBLL 2
		(primitive_site SLICE_X66Y8 SLICEL internal 45)
		(primitive_site SLICE_X67Y8 SLICEL internal 45)
	)
	(tile 117 112 INT_X44Y8 INT 1
		(primitive_site TIEOFF_X47Y8 TIEOFF internal 2)
	)
	(tile 117 113 INT_INTERFACE_X44Y8 INT_INTERFACE 0
	)
	(tile 117 114 NULL_X114Y9 NULL 0
	)
	(tile 117 115 INT_X45Y8 INT 1
		(primitive_site TIEOFF_X48Y8 TIEOFF internal 2)
	)
	(tile 117 116 CLBLM_X45Y8 CLBLM 2
		(primitive_site SLICE_X68Y8 SLICEM internal 50)
		(primitive_site SLICE_X69Y8 SLICEL internal 45)
	)
	(tile 117 117 INT_X46Y8 INT 1
		(primitive_site TIEOFF_X49Y8 TIEOFF internal 2)
	)
	(tile 117 118 CLBLM_X46Y8 CLBLM 2
		(primitive_site SLICE_X70Y8 SLICEM internal 50)
		(primitive_site SLICE_X71Y8 SLICEL internal 45)
	)
	(tile 117 119 INT_X47Y8 INT 1
		(primitive_site TIEOFF_X50Y8 TIEOFF internal 2)
	)
	(tile 117 120 INT_INTERFACE_X47Y8 INT_INTERFACE 0
	)
	(tile 117 121 NULL_X121Y9 NULL 0
	)
	(tile 117 122 VBRK_X47Y8 VBRK 0
	)
	(tile 117 123 INT_X48Y8 INT 1
		(primitive_site TIEOFF_X52Y8 TIEOFF internal 2)
	)
	(tile 117 124 CLBLM_X48Y8 CLBLM 2
		(primitive_site SLICE_X72Y8 SLICEM internal 50)
		(primitive_site SLICE_X73Y8 SLICEL internal 45)
	)
	(tile 117 125 INT_X49Y8 INT 1
		(primitive_site TIEOFF_X53Y8 TIEOFF internal 2)
	)
	(tile 117 126 CLBLM_X49Y8 CLBLM 2
		(primitive_site SLICE_X74Y8 SLICEM internal 50)
		(primitive_site SLICE_X75Y8 SLICEL internal 45)
	)
	(tile 117 127 INT_X50Y8 INT 1
		(primitive_site TIEOFF_X54Y8 TIEOFF internal 2)
	)
	(tile 117 128 INT_INTERFACE_X50Y8 INT_INTERFACE 0
	)
	(tile 117 129 NULL_X129Y9 NULL 0
	)
	(tile 117 130 INT_X51Y8 INT 1
		(primitive_site TIEOFF_X55Y8 TIEOFF internal 2)
	)
	(tile 117 131 CLBLM_X51Y8 CLBLM 2
		(primitive_site SLICE_X76Y8 SLICEM internal 50)
		(primitive_site SLICE_X77Y8 SLICEL internal 45)
	)
	(tile 117 132 INT_X52Y8 INT 1
		(primitive_site TIEOFF_X56Y8 TIEOFF internal 2)
	)
	(tile 117 133 CLBLM_X52Y8 CLBLM 2
		(primitive_site SLICE_X78Y8 SLICEM internal 50)
		(primitive_site SLICE_X79Y8 SLICEL internal 45)
	)
	(tile 117 134 INT_X53Y8 INT 1
		(primitive_site TIEOFF_X57Y8 TIEOFF internal 2)
	)
	(tile 117 135 INT_INTERFACE_X53Y8 INT_INTERFACE 0
	)
	(tile 117 136 NULL_X136Y9 NULL 0
	)
	(tile 117 137 VBRK_X53Y8 VBRK 0
	)
	(tile 117 138 INT_X54Y8 INT 1
		(primitive_site TIEOFF_X59Y8 TIEOFF internal 2)
	)
	(tile 117 139 CLBLM_X54Y8 CLBLM 2
		(primitive_site SLICE_X80Y8 SLICEM internal 50)
		(primitive_site SLICE_X81Y8 SLICEL internal 45)
	)
	(tile 117 140 INT_X55Y8 INT 1
		(primitive_site TIEOFF_X60Y8 TIEOFF internal 2)
	)
	(tile 117 141 CLBLM_X55Y8 CLBLM 2
		(primitive_site SLICE_X82Y8 SLICEM internal 50)
		(primitive_site SLICE_X83Y8 SLICEL internal 45)
	)
	(tile 117 142 INT_X56Y8 INT 1
		(primitive_site TIEOFF_X61Y8 TIEOFF internal 2)
	)
	(tile 117 143 CLBLM_X56Y8 CLBLM 2
		(primitive_site SLICE_X84Y8 SLICEM internal 50)
		(primitive_site SLICE_X85Y8 SLICEL internal 45)
	)
	(tile 117 144 INT_X57Y8 INT 1
		(primitive_site TIEOFF_X62Y8 TIEOFF internal 2)
	)
	(tile 117 145 CLBLM_X57Y8 CLBLM 2
		(primitive_site SLICE_X86Y8 SLICEM internal 50)
		(primitive_site SLICE_X87Y8 SLICEL internal 45)
	)
	(tile 117 146 INT_X58Y8 INT 1
		(primitive_site TIEOFF_X63Y8 TIEOFF internal 2)
	)
	(tile 117 147 INT_INTERFACE_X58Y8 INT_INTERFACE 0
	)
	(tile 117 148 NULL_X148Y9 NULL 0
	)
	(tile 117 149 VBRK_X58Y8 VBRK 0
	)
	(tile 117 150 INT_X59Y8 INT 1
		(primitive_site TIEOFF_X65Y8 TIEOFF internal 2)
	)
	(tile 117 151 CLBLM_X59Y8 CLBLM 2
		(primitive_site SLICE_X88Y8 SLICEM internal 50)
		(primitive_site SLICE_X89Y8 SLICEL internal 45)
	)
	(tile 117 152 INT_X60Y8 INT 1
		(primitive_site TIEOFF_X66Y8 TIEOFF internal 2)
	)
	(tile 117 153 CLBLM_X60Y8 CLBLM 2
		(primitive_site SLICE_X90Y8 SLICEM internal 50)
		(primitive_site SLICE_X91Y8 SLICEL internal 45)
	)
	(tile 117 154 INT_X61Y8 INT 1
		(primitive_site TIEOFF_X67Y8 TIEOFF internal 2)
	)
	(tile 117 155 INT_INTERFACE_X61Y8 INT_INTERFACE 0
	)
	(tile 117 156 NULL_X156Y9 NULL 0
	)
	(tile 117 157 INT_X62Y8 INT 1
		(primitive_site TIEOFF_X68Y8 TIEOFF internal 2)
	)
	(tile 117 158 CLBLM_X62Y8 CLBLM 2
		(primitive_site SLICE_X92Y8 SLICEM internal 50)
		(primitive_site SLICE_X93Y8 SLICEL internal 45)
	)
	(tile 117 159 INT_X63Y8 INT 1
		(primitive_site TIEOFF_X69Y8 TIEOFF internal 2)
	)
	(tile 117 160 CLBLL_X63Y8 CLBLL 2
		(primitive_site SLICE_X94Y8 SLICEL internal 45)
		(primitive_site SLICE_X95Y8 SLICEL internal 45)
	)
	(tile 117 161 VBRK_X63Y8 VBRK 0
	)
	(tile 117 162 INT_X64Y8 INT 1
		(primitive_site TIEOFF_X70Y8 TIEOFF internal 2)
	)
	(tile 117 163 CLBLM_X64Y8 CLBLM 2
		(primitive_site SLICE_X96Y8 SLICEM internal 50)
		(primitive_site SLICE_X97Y8 SLICEL internal 45)
	)
	(tile 117 164 INT_X65Y8 INT 1
		(primitive_site TIEOFF_X71Y8 TIEOFF internal 2)
	)
	(tile 117 165 CLBLL_X65Y8 CLBLL 2
		(primitive_site SLICE_X98Y8 SLICEL internal 45)
		(primitive_site SLICE_X99Y8 SLICEL internal 45)
	)
	(tile 117 166 INT_X66Y8 INT 1
		(primitive_site TIEOFF_X72Y8 TIEOFF internal 2)
	)
	(tile 117 167 CLBLL_X66Y8 CLBLL 2
		(primitive_site SLICE_X100Y8 SLICEL internal 45)
		(primitive_site SLICE_X101Y8 SLICEL internal 45)
	)
	(tile 117 168 INT_X67Y8 INT 1
		(primitive_site TIEOFF_X73Y8 TIEOFF internal 2)
	)
	(tile 117 169 CLBLM_X67Y8 CLBLM 2
		(primitive_site SLICE_X102Y8 SLICEM internal 50)
		(primitive_site SLICE_X103Y8 SLICEL internal 45)
	)
	(tile 117 170 INT_X68Y8 INT 1
		(primitive_site TIEOFF_X74Y8 TIEOFF internal 2)
	)
	(tile 117 171 CLBLL_X68Y8 CLBLL 2
		(primitive_site SLICE_X104Y8 SLICEL internal 45)
		(primitive_site SLICE_X105Y8 SLICEL internal 45)
	)
	(tile 117 172 INT_X69Y8 INT 1
		(primitive_site TIEOFF_X75Y8 TIEOFF internal 2)
	)
	(tile 117 173 EMAC_INT_INTERFACE_X69Y8 EMAC_INT_INTERFACE 0
	)
	(tile 117 174 NULL_X174Y9 NULL 0
	)
	(tile 117 175 INT_X70Y8 INT 1
		(primitive_site TIEOFF_X76Y8 TIEOFF internal 2)
	)
	(tile 117 176 GTX_INT_INTERFACE_X70Y8 GTX_INT_INTERFACE 0
	)
	(tile 117 177 R_TERM_INT_X70Y8 R_TERM_INT 0
	)
	(tile 117 178 NULL_X178Y9 NULL 0
	)
	(tile 118 0 NULL_X0Y8 NULL 0
	)
	(tile 118 1 NULL_X1Y8 NULL 0
	)
	(tile 118 2 L_TERM_INT_X0Y7 L_TERM_INT 0
	)
	(tile 118 3 INT_X0Y7 INT 1
		(primitive_site TIEOFF_X0Y7 TIEOFF internal 2)
	)
	(tile 118 4 IOI_L_INT_INTERFACE_X0Y7 IOI_L_INT_INTERFACE 0
	)
	(tile 118 5 VBRK_X0Y7 VBRK 0
	)
	(tile 118 6 INT_X1Y7 INT 1
		(primitive_site TIEOFF_X1Y7 TIEOFF internal 2)
	)
	(tile 118 7 CLBLM_X1Y7 CLBLM 2
		(primitive_site SLICE_X0Y7 SLICEM internal 50)
		(primitive_site SLICE_X1Y7 SLICEL internal 45)
	)
	(tile 118 8 INT_X2Y7 INT 1
		(primitive_site TIEOFF_X2Y7 TIEOFF internal 2)
	)
	(tile 118 9 CLBLL_X2Y7 CLBLL 2
		(primitive_site SLICE_X2Y7 SLICEL internal 45)
		(primitive_site SLICE_X3Y7 SLICEL internal 45)
	)
	(tile 118 10 INT_X3Y7 INT 1
		(primitive_site TIEOFF_X3Y7 TIEOFF internal 2)
	)
	(tile 118 11 CLBLM_X3Y7 CLBLM 2
		(primitive_site SLICE_X4Y7 SLICEM internal 50)
		(primitive_site SLICE_X5Y7 SLICEL internal 45)
	)
	(tile 118 12 INT_X4Y7 INT 1
		(primitive_site TIEOFF_X4Y7 TIEOFF internal 2)
	)
	(tile 118 13 CLBLL_X4Y7 CLBLL 2
		(primitive_site SLICE_X6Y7 SLICEL internal 45)
		(primitive_site SLICE_X7Y7 SLICEL internal 45)
	)
	(tile 118 14 INT_X5Y7 INT 1
		(primitive_site TIEOFF_X5Y7 TIEOFF internal 2)
	)
	(tile 118 15 INT_INTERFACE_X5Y7 INT_INTERFACE 0
	)
	(tile 118 16 NULL_X16Y8 NULL 0
	)
	(tile 118 17 INT_X6Y7 INT 1
		(primitive_site TIEOFF_X6Y7 TIEOFF internal 2)
	)
	(tile 118 18 CLBLM_X6Y7 CLBLM 2
		(primitive_site SLICE_X8Y7 SLICEM internal 50)
		(primitive_site SLICE_X9Y7 SLICEL internal 45)
	)
	(tile 118 19 INT_X7Y7 INT 1
		(primitive_site TIEOFF_X7Y7 TIEOFF internal 2)
	)
	(tile 118 20 CLBLM_X7Y7 CLBLM 2
		(primitive_site SLICE_X10Y7 SLICEM internal 50)
		(primitive_site SLICE_X11Y7 SLICEL internal 45)
	)
	(tile 118 21 VBRK_X7Y7 VBRK 0
	)
	(tile 118 22 INT_X8Y7 INT 1
		(primitive_site TIEOFF_X8Y7 TIEOFF internal 2)
	)
	(tile 118 23 INT_INTERFACE_X8Y7 INT_INTERFACE 0
	)
	(tile 118 24 NULL_X24Y8 NULL 0
	)
	(tile 118 25 INT_X9Y7 INT 1
		(primitive_site TIEOFF_X10Y7 TIEOFF internal 2)
	)
	(tile 118 26 CLBLM_X9Y7 CLBLM 2
		(primitive_site SLICE_X12Y7 SLICEM internal 50)
		(primitive_site SLICE_X13Y7 SLICEL internal 45)
	)
	(tile 118 27 INT_X10Y7 INT 1
		(primitive_site TIEOFF_X11Y7 TIEOFF internal 2)
	)
	(tile 118 28 CLBLM_X10Y7 CLBLM 2
		(primitive_site SLICE_X14Y7 SLICEM internal 50)
		(primitive_site SLICE_X15Y7 SLICEL internal 45)
	)
	(tile 118 29 INT_X11Y7 INT 1
		(primitive_site TIEOFF_X12Y7 TIEOFF internal 2)
	)
	(tile 118 30 CLBLM_X11Y7 CLBLM 2
		(primitive_site SLICE_X16Y7 SLICEM internal 50)
		(primitive_site SLICE_X17Y7 SLICEL internal 45)
	)
	(tile 118 31 INT_X12Y7 INT 1
		(primitive_site TIEOFF_X13Y7 TIEOFF internal 2)
	)
	(tile 118 32 CLBLM_X12Y7 CLBLM 2
		(primitive_site SLICE_X18Y7 SLICEM internal 50)
		(primitive_site SLICE_X19Y7 SLICEL internal 45)
	)
	(tile 118 33 VBRK_X12Y7 VBRK 0
	)
	(tile 118 34 INT_X13Y7 INT 1
		(primitive_site TIEOFF_X14Y7 TIEOFF internal 2)
	)
	(tile 118 35 INT_INTERFACE_X13Y7 INT_INTERFACE 0
	)
	(tile 118 36 NULL_X36Y8 NULL 0
	)
	(tile 118 37 INT_X14Y7 INT 1
		(primitive_site TIEOFF_X16Y7 TIEOFF internal 2)
	)
	(tile 118 38 CLBLM_X14Y7 CLBLM 2
		(primitive_site SLICE_X20Y7 SLICEM internal 50)
		(primitive_site SLICE_X21Y7 SLICEL internal 45)
	)
	(tile 118 39 INT_X15Y7 INT 1
		(primitive_site TIEOFF_X17Y7 TIEOFF internal 2)
	)
	(tile 118 40 CLBLM_X15Y7 CLBLM 2
		(primitive_site SLICE_X22Y7 SLICEM internal 50)
		(primitive_site SLICE_X23Y7 SLICEL internal 45)
	)
	(tile 118 41 INT_X16Y7 INT 1
		(primitive_site TIEOFF_X18Y7 TIEOFF internal 2)
	)
	(tile 118 42 INT_INTERFACE_X16Y7 INT_INTERFACE 0
	)
	(tile 118 43 NULL_X43Y8 NULL 0
	)
	(tile 118 44 INT_X17Y7 INT 1
		(primitive_site TIEOFF_X19Y7 TIEOFF internal 2)
	)
	(tile 118 45 CLBLM_X17Y7 CLBLM 2
		(primitive_site SLICE_X24Y7 SLICEM internal 50)
		(primitive_site SLICE_X25Y7 SLICEL internal 45)
	)
	(tile 118 46 INT_X18Y7 INT 1
		(primitive_site TIEOFF_X20Y7 TIEOFF internal 2)
	)
	(tile 118 47 CLBLM_X18Y7 CLBLM 2
		(primitive_site SLICE_X26Y7 SLICEM internal 50)
		(primitive_site SLICE_X27Y7 SLICEL internal 45)
	)
	(tile 118 48 VBRK_X18Y7 VBRK 0
	)
	(tile 118 49 INT_X19Y7 INT 1
		(primitive_site TIEOFF_X21Y7 TIEOFF internal 2)
	)
	(tile 118 50 INT_INTERFACE_X19Y7 INT_INTERFACE 0
	)
	(tile 118 51 NULL_X51Y8 NULL 0
	)
	(tile 118 52 INT_X20Y7 INT 1
		(primitive_site TIEOFF_X23Y7 TIEOFF internal 2)
	)
	(tile 118 53 CLBLM_X20Y7 CLBLM 2
		(primitive_site SLICE_X28Y7 SLICEM internal 50)
		(primitive_site SLICE_X29Y7 SLICEL internal 45)
	)
	(tile 118 54 INT_X21Y7 INT 1
		(primitive_site TIEOFF_X24Y7 TIEOFF internal 2)
	)
	(tile 118 55 CLBLM_X21Y7 CLBLM 2
		(primitive_site SLICE_X30Y7 SLICEM internal 50)
		(primitive_site SLICE_X31Y7 SLICEL internal 45)
	)
	(tile 118 56 INT_X22Y7 INT 1
		(primitive_site TIEOFF_X25Y7 TIEOFF internal 2)
	)
	(tile 118 57 INT_INTERFACE_X22Y7 INT_INTERFACE 0
	)
	(tile 118 58 NULL_X58Y8 NULL 0
	)
	(tile 118 59 INT_X23Y7 INT 1
		(primitive_site TIEOFF_X26Y7 TIEOFF internal 2)
	)
	(tile 118 60 CLBLM_X23Y7 CLBLM 2
		(primitive_site SLICE_X32Y7 SLICEM internal 50)
		(primitive_site SLICE_X33Y7 SLICEL internal 45)
	)
	(tile 118 61 INT_X24Y7 INT 1
		(primitive_site TIEOFF_X27Y7 TIEOFF internal 2)
	)
	(tile 118 62 CLBLL_X24Y7 CLBLL 2
		(primitive_site SLICE_X34Y7 SLICEL internal 45)
		(primitive_site SLICE_X35Y7 SLICEL internal 45)
	)
	(tile 118 63 VBRK_X24Y7 VBRK 0
	)
	(tile 118 64 NULL_X64Y8 NULL 0
	)
	(tile 118 65 NULL_X65Y8 NULL 0
	)
	(tile 118 66 INT_X25Y7 INT 1
		(primitive_site TIEOFF_X28Y7 TIEOFF internal 2)
	)
	(tile 118 67 IOI_L_INT_INTERFACE_X25Y7 IOI_L_INT_INTERFACE 0
	)
	(tile 118 68 VBRK_X25Y7 VBRK 0
	)
	(tile 118 69 INT_X26Y7 INT 1
		(primitive_site TIEOFF_X29Y7 TIEOFF internal 2)
	)
	(tile 118 70 CLBLM_X26Y7 CLBLM 2
		(primitive_site SLICE_X36Y7 SLICEM internal 50)
		(primitive_site SLICE_X37Y7 SLICEL internal 45)
	)
	(tile 118 71 INT_X27Y7 INT 1
		(primitive_site TIEOFF_X30Y7 TIEOFF internal 2)
	)
	(tile 118 72 CLBLL_X27Y7 CLBLL 2
		(primitive_site SLICE_X38Y7 SLICEL internal 45)
		(primitive_site SLICE_X39Y7 SLICEL internal 45)
	)
	(tile 118 73 INT_X28Y7 INT 1
		(primitive_site TIEOFF_X31Y7 TIEOFF internal 2)
	)
	(tile 118 74 CLBLM_X28Y7 CLBLM 2
		(primitive_site SLICE_X40Y7 SLICEM internal 50)
		(primitive_site SLICE_X41Y7 SLICEL internal 45)
	)
	(tile 118 75 INT_X29Y7 INT 1
		(primitive_site TIEOFF_X32Y7 TIEOFF internal 2)
	)
	(tile 118 76 CLBLL_X29Y7 CLBLL 2
		(primitive_site SLICE_X42Y7 SLICEL internal 45)
		(primitive_site SLICE_X43Y7 SLICEL internal 45)
	)
	(tile 118 77 VBRK_X29Y7 VBRK 0
	)
	(tile 118 78 CENTER_SPACE2_X78Y8 CENTER_SPACE2 0
	)
	(tile 118 79 CENTER_SPACE1_X79Y8 CENTER_SPACE1 0
	)
	(tile 118 80 CENTER_SPACE2_X80Y8 CENTER_SPACE2 0
	)
	(tile 118 81 CENTER_SPACE1_X81Y8 CENTER_SPACE1 0
	)
	(tile 118 82 CENTER_SPACE2_X82Y8 CENTER_SPACE2 0
	)
	(tile 118 83 CENTER_SPACE1_X83Y8 CENTER_SPACE1 0
	)
	(tile 118 84 CENTER_SPACE2_X84Y8 CENTER_SPACE2 0
	)
	(tile 118 85 CENTER_SPACE1_X85Y8 CENTER_SPACE1 0
	)
	(tile 118 86 CENTER_SPACE2_X86Y8 CENTER_SPACE2 0
	)
	(tile 118 87 CENTER_SPACE1_X87Y8 CENTER_SPACE1 0
	)
	(tile 118 88 CENTER_SPACE2_X88Y8 CENTER_SPACE2 0
	)
	(tile 118 89 NULL_X89Y8 NULL 0
	)
	(tile 118 90 VFRAME_X89Y8 VFRAME 0
	)
	(tile 118 91 INT_X36Y7 INT 1
		(primitive_site TIEOFF_X39Y7 TIEOFF internal 2)
	)
	(tile 118 92 INT_INTERFACE_X36Y7 INT_INTERFACE 0
	)
	(tile 118 93 NULL_X93Y8 NULL 0
	)
	(tile 118 94 INT_X37Y7 INT 1
		(primitive_site TIEOFF_X40Y7 TIEOFF internal 2)
	)
	(tile 118 95 CLBLM_X37Y7 CLBLM 2
		(primitive_site SLICE_X56Y7 SLICEM internal 50)
		(primitive_site SLICE_X57Y7 SLICEL internal 45)
	)
	(tile 118 96 INT_X38Y7 INT 1
		(primitive_site TIEOFF_X41Y7 TIEOFF internal 2)
	)
	(tile 118 97 CLBLL_X38Y7 CLBLL 2
		(primitive_site SLICE_X58Y7 SLICEL internal 45)
		(primitive_site SLICE_X59Y7 SLICEL internal 45)
	)
	(tile 118 98 INT_X39Y7 INT 1
		(primitive_site TIEOFF_X42Y7 TIEOFF internal 2)
	)
	(tile 118 99 CLBLM_X39Y7 CLBLM 2
		(primitive_site SLICE_X60Y7 SLICEM internal 50)
		(primitive_site SLICE_X61Y7 SLICEL internal 45)
	)
	(tile 118 100 INT_X40Y7 INT 1
		(primitive_site TIEOFF_X43Y7 TIEOFF internal 2)
	)
	(tile 118 101 CLBLL_X40Y7 CLBLL 2
		(primitive_site SLICE_X62Y7 SLICEL internal 45)
		(primitive_site SLICE_X63Y7 SLICEL internal 45)
	)
	(tile 118 102 VBRK_X40Y7 VBRK 0
	)
	(tile 118 103 INT_X41Y7 INT 1
		(primitive_site TIEOFF_X44Y7 TIEOFF internal 2)
	)
	(tile 118 104 INT_INTERFACE_X41Y7 INT_INTERFACE 0
	)
	(tile 118 105 NULL_X105Y8 NULL 0
	)
	(tile 118 106 NULL_X106Y8 NULL 0
	)
	(tile 118 107 VBRK_X106Y8 VBRK 0
	)
	(tile 118 108 INT_X42Y7 INT 1
		(primitive_site TIEOFF_X45Y7 TIEOFF internal 2)
	)
	(tile 118 109 CLBLM_X42Y7 CLBLM 2
		(primitive_site SLICE_X64Y7 SLICEM internal 50)
		(primitive_site SLICE_X65Y7 SLICEL internal 45)
	)
	(tile 118 110 INT_X43Y7 INT 1
		(primitive_site TIEOFF_X46Y7 TIEOFF internal 2)
	)
	(tile 118 111 CLBLL_X43Y7 CLBLL 2
		(primitive_site SLICE_X66Y7 SLICEL internal 45)
		(primitive_site SLICE_X67Y7 SLICEL internal 45)
	)
	(tile 118 112 INT_X44Y7 INT 1
		(primitive_site TIEOFF_X47Y7 TIEOFF internal 2)
	)
	(tile 118 113 INT_INTERFACE_X44Y7 INT_INTERFACE 0
	)
	(tile 118 114 NULL_X114Y8 NULL 0
	)
	(tile 118 115 INT_X45Y7 INT 1
		(primitive_site TIEOFF_X48Y7 TIEOFF internal 2)
	)
	(tile 118 116 CLBLM_X45Y7 CLBLM 2
		(primitive_site SLICE_X68Y7 SLICEM internal 50)
		(primitive_site SLICE_X69Y7 SLICEL internal 45)
	)
	(tile 118 117 INT_X46Y7 INT 1
		(primitive_site TIEOFF_X49Y7 TIEOFF internal 2)
	)
	(tile 118 118 CLBLM_X46Y7 CLBLM 2
		(primitive_site SLICE_X70Y7 SLICEM internal 50)
		(primitive_site SLICE_X71Y7 SLICEL internal 45)
	)
	(tile 118 119 INT_X47Y7 INT 1
		(primitive_site TIEOFF_X50Y7 TIEOFF internal 2)
	)
	(tile 118 120 INT_INTERFACE_X47Y7 INT_INTERFACE 0
	)
	(tile 118 121 NULL_X121Y8 NULL 0
	)
	(tile 118 122 VBRK_X47Y7 VBRK 0
	)
	(tile 118 123 INT_X48Y7 INT 1
		(primitive_site TIEOFF_X52Y7 TIEOFF internal 2)
	)
	(tile 118 124 CLBLM_X48Y7 CLBLM 2
		(primitive_site SLICE_X72Y7 SLICEM internal 50)
		(primitive_site SLICE_X73Y7 SLICEL internal 45)
	)
	(tile 118 125 INT_X49Y7 INT 1
		(primitive_site TIEOFF_X53Y7 TIEOFF internal 2)
	)
	(tile 118 126 CLBLM_X49Y7 CLBLM 2
		(primitive_site SLICE_X74Y7 SLICEM internal 50)
		(primitive_site SLICE_X75Y7 SLICEL internal 45)
	)
	(tile 118 127 INT_X50Y7 INT 1
		(primitive_site TIEOFF_X54Y7 TIEOFF internal 2)
	)
	(tile 118 128 INT_INTERFACE_X50Y7 INT_INTERFACE 0
	)
	(tile 118 129 NULL_X129Y8 NULL 0
	)
	(tile 118 130 INT_X51Y7 INT 1
		(primitive_site TIEOFF_X55Y7 TIEOFF internal 2)
	)
	(tile 118 131 CLBLM_X51Y7 CLBLM 2
		(primitive_site SLICE_X76Y7 SLICEM internal 50)
		(primitive_site SLICE_X77Y7 SLICEL internal 45)
	)
	(tile 118 132 INT_X52Y7 INT 1
		(primitive_site TIEOFF_X56Y7 TIEOFF internal 2)
	)
	(tile 118 133 CLBLM_X52Y7 CLBLM 2
		(primitive_site SLICE_X78Y7 SLICEM internal 50)
		(primitive_site SLICE_X79Y7 SLICEL internal 45)
	)
	(tile 118 134 INT_X53Y7 INT 1
		(primitive_site TIEOFF_X57Y7 TIEOFF internal 2)
	)
	(tile 118 135 INT_INTERFACE_X53Y7 INT_INTERFACE 0
	)
	(tile 118 136 NULL_X136Y8 NULL 0
	)
	(tile 118 137 VBRK_X53Y7 VBRK 0
	)
	(tile 118 138 INT_X54Y7 INT 1
		(primitive_site TIEOFF_X59Y7 TIEOFF internal 2)
	)
	(tile 118 139 CLBLM_X54Y7 CLBLM 2
		(primitive_site SLICE_X80Y7 SLICEM internal 50)
		(primitive_site SLICE_X81Y7 SLICEL internal 45)
	)
	(tile 118 140 INT_X55Y7 INT 1
		(primitive_site TIEOFF_X60Y7 TIEOFF internal 2)
	)
	(tile 118 141 CLBLM_X55Y7 CLBLM 2
		(primitive_site SLICE_X82Y7 SLICEM internal 50)
		(primitive_site SLICE_X83Y7 SLICEL internal 45)
	)
	(tile 118 142 INT_X56Y7 INT 1
		(primitive_site TIEOFF_X61Y7 TIEOFF internal 2)
	)
	(tile 118 143 CLBLM_X56Y7 CLBLM 2
		(primitive_site SLICE_X84Y7 SLICEM internal 50)
		(primitive_site SLICE_X85Y7 SLICEL internal 45)
	)
	(tile 118 144 INT_X57Y7 INT 1
		(primitive_site TIEOFF_X62Y7 TIEOFF internal 2)
	)
	(tile 118 145 CLBLM_X57Y7 CLBLM 2
		(primitive_site SLICE_X86Y7 SLICEM internal 50)
		(primitive_site SLICE_X87Y7 SLICEL internal 45)
	)
	(tile 118 146 INT_X58Y7 INT 1
		(primitive_site TIEOFF_X63Y7 TIEOFF internal 2)
	)
	(tile 118 147 INT_INTERFACE_X58Y7 INT_INTERFACE 0
	)
	(tile 118 148 NULL_X148Y8 NULL 0
	)
	(tile 118 149 VBRK_X58Y7 VBRK 0
	)
	(tile 118 150 INT_X59Y7 INT 1
		(primitive_site TIEOFF_X65Y7 TIEOFF internal 2)
	)
	(tile 118 151 CLBLM_X59Y7 CLBLM 2
		(primitive_site SLICE_X88Y7 SLICEM internal 50)
		(primitive_site SLICE_X89Y7 SLICEL internal 45)
	)
	(tile 118 152 INT_X60Y7 INT 1
		(primitive_site TIEOFF_X66Y7 TIEOFF internal 2)
	)
	(tile 118 153 CLBLM_X60Y7 CLBLM 2
		(primitive_site SLICE_X90Y7 SLICEM internal 50)
		(primitive_site SLICE_X91Y7 SLICEL internal 45)
	)
	(tile 118 154 INT_X61Y7 INT 1
		(primitive_site TIEOFF_X67Y7 TIEOFF internal 2)
	)
	(tile 118 155 INT_INTERFACE_X61Y7 INT_INTERFACE 0
	)
	(tile 118 156 NULL_X156Y8 NULL 0
	)
	(tile 118 157 INT_X62Y7 INT 1
		(primitive_site TIEOFF_X68Y7 TIEOFF internal 2)
	)
	(tile 118 158 CLBLM_X62Y7 CLBLM 2
		(primitive_site SLICE_X92Y7 SLICEM internal 50)
		(primitive_site SLICE_X93Y7 SLICEL internal 45)
	)
	(tile 118 159 INT_X63Y7 INT 1
		(primitive_site TIEOFF_X69Y7 TIEOFF internal 2)
	)
	(tile 118 160 CLBLL_X63Y7 CLBLL 2
		(primitive_site SLICE_X94Y7 SLICEL internal 45)
		(primitive_site SLICE_X95Y7 SLICEL internal 45)
	)
	(tile 118 161 VBRK_X63Y7 VBRK 0
	)
	(tile 118 162 INT_X64Y7 INT 1
		(primitive_site TIEOFF_X70Y7 TIEOFF internal 2)
	)
	(tile 118 163 CLBLM_X64Y7 CLBLM 2
		(primitive_site SLICE_X96Y7 SLICEM internal 50)
		(primitive_site SLICE_X97Y7 SLICEL internal 45)
	)
	(tile 118 164 INT_X65Y7 INT 1
		(primitive_site TIEOFF_X71Y7 TIEOFF internal 2)
	)
	(tile 118 165 CLBLL_X65Y7 CLBLL 2
		(primitive_site SLICE_X98Y7 SLICEL internal 45)
		(primitive_site SLICE_X99Y7 SLICEL internal 45)
	)
	(tile 118 166 INT_X66Y7 INT 1
		(primitive_site TIEOFF_X72Y7 TIEOFF internal 2)
	)
	(tile 118 167 CLBLL_X66Y7 CLBLL 2
		(primitive_site SLICE_X100Y7 SLICEL internal 45)
		(primitive_site SLICE_X101Y7 SLICEL internal 45)
	)
	(tile 118 168 INT_X67Y7 INT 1
		(primitive_site TIEOFF_X73Y7 TIEOFF internal 2)
	)
	(tile 118 169 CLBLM_X67Y7 CLBLM 2
		(primitive_site SLICE_X102Y7 SLICEM internal 50)
		(primitive_site SLICE_X103Y7 SLICEL internal 45)
	)
	(tile 118 170 INT_X68Y7 INT 1
		(primitive_site TIEOFF_X74Y7 TIEOFF internal 2)
	)
	(tile 118 171 CLBLL_X68Y7 CLBLL 2
		(primitive_site SLICE_X104Y7 SLICEL internal 45)
		(primitive_site SLICE_X105Y7 SLICEL internal 45)
	)
	(tile 118 172 INT_X69Y7 INT 1
		(primitive_site TIEOFF_X75Y7 TIEOFF internal 2)
	)
	(tile 118 173 EMAC_INT_INTERFACE_X69Y7 EMAC_INT_INTERFACE 0
	)
	(tile 118 174 NULL_X174Y8 NULL 0
	)
	(tile 118 175 INT_X70Y7 INT 1
		(primitive_site TIEOFF_X76Y7 TIEOFF internal 2)
	)
	(tile 118 176 GTX_INT_INTERFACE_X70Y7 GTX_INT_INTERFACE 0
	)
	(tile 118 177 R_TERM_INT_X70Y7 R_TERM_INT 0
	)
	(tile 118 178 NULL_X178Y8 NULL 0
	)
	(tile 119 0 LIOB_X0Y6 LIOB 2
		(primitive_site AB21 IOBS bonded 13)
		(primitive_site AB20 IOBM bonded 13)
	)
	(tile 119 1 LIOI_X0Y6 LIOI 6
		(primitive_site IODELAY_X0Y6 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y6 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y7 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y7 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y7 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y6 OLOGICE1 internal 32)
	)
	(tile 119 2 L_TERM_INT_X0Y6 L_TERM_INT 0
	)
	(tile 119 3 INT_X0Y6 INT 1
		(primitive_site TIEOFF_X0Y6 TIEOFF internal 2)
	)
	(tile 119 4 IOI_L_INT_INTERFACE_X0Y6 IOI_L_INT_INTERFACE 0
	)
	(tile 119 5 VBRK_X0Y6 VBRK 0
	)
	(tile 119 6 INT_X1Y6 INT 1
		(primitive_site TIEOFF_X1Y6 TIEOFF internal 2)
	)
	(tile 119 7 CLBLM_X1Y6 CLBLM 2
		(primitive_site SLICE_X0Y6 SLICEM internal 50)
		(primitive_site SLICE_X1Y6 SLICEL internal 45)
	)
	(tile 119 8 INT_X2Y6 INT 1
		(primitive_site TIEOFF_X2Y6 TIEOFF internal 2)
	)
	(tile 119 9 CLBLL_X2Y6 CLBLL 2
		(primitive_site SLICE_X2Y6 SLICEL internal 45)
		(primitive_site SLICE_X3Y6 SLICEL internal 45)
	)
	(tile 119 10 INT_X3Y6 INT 1
		(primitive_site TIEOFF_X3Y6 TIEOFF internal 2)
	)
	(tile 119 11 CLBLM_X3Y6 CLBLM 2
		(primitive_site SLICE_X4Y6 SLICEM internal 50)
		(primitive_site SLICE_X5Y6 SLICEL internal 45)
	)
	(tile 119 12 INT_X4Y6 INT 1
		(primitive_site TIEOFF_X4Y6 TIEOFF internal 2)
	)
	(tile 119 13 CLBLL_X4Y6 CLBLL 2
		(primitive_site SLICE_X6Y6 SLICEL internal 45)
		(primitive_site SLICE_X7Y6 SLICEL internal 45)
	)
	(tile 119 14 INT_X5Y6 INT 1
		(primitive_site TIEOFF_X5Y6 TIEOFF internal 2)
	)
	(tile 119 15 INT_INTERFACE_X5Y6 INT_INTERFACE 0
	)
	(tile 119 16 NULL_X16Y7 NULL 0
	)
	(tile 119 17 INT_X6Y6 INT 1
		(primitive_site TIEOFF_X6Y6 TIEOFF internal 2)
	)
	(tile 119 18 CLBLM_X6Y6 CLBLM 2
		(primitive_site SLICE_X8Y6 SLICEM internal 50)
		(primitive_site SLICE_X9Y6 SLICEL internal 45)
	)
	(tile 119 19 INT_X7Y6 INT 1
		(primitive_site TIEOFF_X7Y6 TIEOFF internal 2)
	)
	(tile 119 20 CLBLM_X7Y6 CLBLM 2
		(primitive_site SLICE_X10Y6 SLICEM internal 50)
		(primitive_site SLICE_X11Y6 SLICEL internal 45)
	)
	(tile 119 21 VBRK_X7Y6 VBRK 0
	)
	(tile 119 22 INT_X8Y6 INT 1
		(primitive_site TIEOFF_X8Y6 TIEOFF internal 2)
	)
	(tile 119 23 INT_INTERFACE_X8Y6 INT_INTERFACE 0
	)
	(tile 119 24 NULL_X24Y7 NULL 0
	)
	(tile 119 25 INT_X9Y6 INT 1
		(primitive_site TIEOFF_X10Y6 TIEOFF internal 2)
	)
	(tile 119 26 CLBLM_X9Y6 CLBLM 2
		(primitive_site SLICE_X12Y6 SLICEM internal 50)
		(primitive_site SLICE_X13Y6 SLICEL internal 45)
	)
	(tile 119 27 INT_X10Y6 INT 1
		(primitive_site TIEOFF_X11Y6 TIEOFF internal 2)
	)
	(tile 119 28 CLBLM_X10Y6 CLBLM 2
		(primitive_site SLICE_X14Y6 SLICEM internal 50)
		(primitive_site SLICE_X15Y6 SLICEL internal 45)
	)
	(tile 119 29 INT_X11Y6 INT 1
		(primitive_site TIEOFF_X12Y6 TIEOFF internal 2)
	)
	(tile 119 30 CLBLM_X11Y6 CLBLM 2
		(primitive_site SLICE_X16Y6 SLICEM internal 50)
		(primitive_site SLICE_X17Y6 SLICEL internal 45)
	)
	(tile 119 31 INT_X12Y6 INT 1
		(primitive_site TIEOFF_X13Y6 TIEOFF internal 2)
	)
	(tile 119 32 CLBLM_X12Y6 CLBLM 2
		(primitive_site SLICE_X18Y6 SLICEM internal 50)
		(primitive_site SLICE_X19Y6 SLICEL internal 45)
	)
	(tile 119 33 VBRK_X12Y6 VBRK 0
	)
	(tile 119 34 INT_X13Y6 INT 1
		(primitive_site TIEOFF_X14Y6 TIEOFF internal 2)
	)
	(tile 119 35 INT_INTERFACE_X13Y6 INT_INTERFACE 0
	)
	(tile 119 36 NULL_X36Y7 NULL 0
	)
	(tile 119 37 INT_X14Y6 INT 1
		(primitive_site TIEOFF_X16Y6 TIEOFF internal 2)
	)
	(tile 119 38 CLBLM_X14Y6 CLBLM 2
		(primitive_site SLICE_X20Y6 SLICEM internal 50)
		(primitive_site SLICE_X21Y6 SLICEL internal 45)
	)
	(tile 119 39 INT_X15Y6 INT 1
		(primitive_site TIEOFF_X17Y6 TIEOFF internal 2)
	)
	(tile 119 40 CLBLM_X15Y6 CLBLM 2
		(primitive_site SLICE_X22Y6 SLICEM internal 50)
		(primitive_site SLICE_X23Y6 SLICEL internal 45)
	)
	(tile 119 41 INT_X16Y6 INT 1
		(primitive_site TIEOFF_X18Y6 TIEOFF internal 2)
	)
	(tile 119 42 INT_INTERFACE_X16Y6 INT_INTERFACE 0
	)
	(tile 119 43 NULL_X43Y7 NULL 0
	)
	(tile 119 44 INT_X17Y6 INT 1
		(primitive_site TIEOFF_X19Y6 TIEOFF internal 2)
	)
	(tile 119 45 CLBLM_X17Y6 CLBLM 2
		(primitive_site SLICE_X24Y6 SLICEM internal 50)
		(primitive_site SLICE_X25Y6 SLICEL internal 45)
	)
	(tile 119 46 INT_X18Y6 INT 1
		(primitive_site TIEOFF_X20Y6 TIEOFF internal 2)
	)
	(tile 119 47 CLBLM_X18Y6 CLBLM 2
		(primitive_site SLICE_X26Y6 SLICEM internal 50)
		(primitive_site SLICE_X27Y6 SLICEL internal 45)
	)
	(tile 119 48 VBRK_X18Y6 VBRK 0
	)
	(tile 119 49 INT_X19Y6 INT 1
		(primitive_site TIEOFF_X21Y6 TIEOFF internal 2)
	)
	(tile 119 50 INT_INTERFACE_X19Y6 INT_INTERFACE 0
	)
	(tile 119 51 NULL_X51Y7 NULL 0
	)
	(tile 119 52 INT_X20Y6 INT 1
		(primitive_site TIEOFF_X23Y6 TIEOFF internal 2)
	)
	(tile 119 53 CLBLM_X20Y6 CLBLM 2
		(primitive_site SLICE_X28Y6 SLICEM internal 50)
		(primitive_site SLICE_X29Y6 SLICEL internal 45)
	)
	(tile 119 54 INT_X21Y6 INT 1
		(primitive_site TIEOFF_X24Y6 TIEOFF internal 2)
	)
	(tile 119 55 CLBLM_X21Y6 CLBLM 2
		(primitive_site SLICE_X30Y6 SLICEM internal 50)
		(primitive_site SLICE_X31Y6 SLICEL internal 45)
	)
	(tile 119 56 INT_X22Y6 INT 1
		(primitive_site TIEOFF_X25Y6 TIEOFF internal 2)
	)
	(tile 119 57 INT_INTERFACE_X22Y6 INT_INTERFACE 0
	)
	(tile 119 58 NULL_X58Y7 NULL 0
	)
	(tile 119 59 INT_X23Y6 INT 1
		(primitive_site TIEOFF_X26Y6 TIEOFF internal 2)
	)
	(tile 119 60 CLBLM_X23Y6 CLBLM 2
		(primitive_site SLICE_X32Y6 SLICEM internal 50)
		(primitive_site SLICE_X33Y6 SLICEL internal 45)
	)
	(tile 119 61 INT_X24Y6 INT 1
		(primitive_site TIEOFF_X27Y6 TIEOFF internal 2)
	)
	(tile 119 62 CLBLL_X24Y6 CLBLL 2
		(primitive_site SLICE_X34Y6 SLICEL internal 45)
		(primitive_site SLICE_X35Y6 SLICEL internal 45)
	)
	(tile 119 63 VBRK_X24Y6 VBRK 0
	)
	(tile 119 64 LIOB_FT_X25Y6 LIOB_FT 2
		(primitive_site AA13 IOBS bonded 13)
		(primitive_site AB13 IOBM bonded 13)
	)
	(tile 119 65 LIOI_X25Y6 LIOI 6
		(primitive_site IODELAY_X1Y6 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y6 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y7 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y7 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y7 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y6 OLOGICE1 internal 32)
	)
	(tile 119 66 INT_X25Y6 INT 1
		(primitive_site TIEOFF_X28Y6 TIEOFF internal 2)
	)
	(tile 119 67 IOI_L_INT_INTERFACE_X25Y6 IOI_L_INT_INTERFACE 0
	)
	(tile 119 68 VBRK_X25Y6 VBRK 0
	)
	(tile 119 69 INT_X26Y6 INT 1
		(primitive_site TIEOFF_X29Y6 TIEOFF internal 2)
	)
	(tile 119 70 CLBLM_X26Y6 CLBLM 2
		(primitive_site SLICE_X36Y6 SLICEM internal 50)
		(primitive_site SLICE_X37Y6 SLICEL internal 45)
	)
	(tile 119 71 INT_X27Y6 INT 1
		(primitive_site TIEOFF_X30Y6 TIEOFF internal 2)
	)
	(tile 119 72 CLBLL_X27Y6 CLBLL 2
		(primitive_site SLICE_X38Y6 SLICEL internal 45)
		(primitive_site SLICE_X39Y6 SLICEL internal 45)
	)
	(tile 119 73 INT_X28Y6 INT 1
		(primitive_site TIEOFF_X31Y6 TIEOFF internal 2)
	)
	(tile 119 74 CLBLM_X28Y6 CLBLM 2
		(primitive_site SLICE_X40Y6 SLICEM internal 50)
		(primitive_site SLICE_X41Y6 SLICEL internal 45)
	)
	(tile 119 75 INT_X29Y6 INT 1
		(primitive_site TIEOFF_X32Y6 TIEOFF internal 2)
	)
	(tile 119 76 CLBLL_X29Y6 CLBLL 2
		(primitive_site SLICE_X42Y6 SLICEL internal 45)
		(primitive_site SLICE_X43Y6 SLICEL internal 45)
	)
	(tile 119 77 VBRK_X29Y6 VBRK 0
	)
	(tile 119 78 CENTER_SPACE2_X78Y7 CENTER_SPACE2 0
	)
	(tile 119 79 CENTER_SPACE1_X79Y7 CENTER_SPACE1 0
	)
	(tile 119 80 CENTER_SPACE2_X80Y7 CENTER_SPACE2 0
	)
	(tile 119 81 CENTER_SPACE1_X81Y7 CENTER_SPACE1 0
	)
	(tile 119 82 CENTER_SPACE2_X82Y7 CENTER_SPACE2 0
	)
	(tile 119 83 CENTER_SPACE1_X83Y7 CENTER_SPACE1 0
	)
	(tile 119 84 CENTER_SPACE2_X84Y7 CENTER_SPACE2 0
	)
	(tile 119 85 CENTER_SPACE1_X85Y7 CENTER_SPACE1 0
	)
	(tile 119 86 CENTER_SPACE2_X86Y7 CENTER_SPACE2 0
	)
	(tile 119 87 CENTER_SPACE1_X87Y7 CENTER_SPACE1 0
	)
	(tile 119 88 CENTER_SPACE2_X88Y7 CENTER_SPACE2 0
	)
	(tile 119 89 NULL_X89Y7 NULL 0
	)
	(tile 119 90 VFRAME_X89Y7 VFRAME 0
	)
	(tile 119 91 INT_X36Y6 INT 1
		(primitive_site TIEOFF_X39Y6 TIEOFF internal 2)
	)
	(tile 119 92 INT_INTERFACE_X36Y6 INT_INTERFACE 0
	)
	(tile 119 93 NULL_X93Y7 NULL 0
	)
	(tile 119 94 INT_X37Y6 INT 1
		(primitive_site TIEOFF_X40Y6 TIEOFF internal 2)
	)
	(tile 119 95 CLBLM_X37Y6 CLBLM 2
		(primitive_site SLICE_X56Y6 SLICEM internal 50)
		(primitive_site SLICE_X57Y6 SLICEL internal 45)
	)
	(tile 119 96 INT_X38Y6 INT 1
		(primitive_site TIEOFF_X41Y6 TIEOFF internal 2)
	)
	(tile 119 97 CLBLL_X38Y6 CLBLL 2
		(primitive_site SLICE_X58Y6 SLICEL internal 45)
		(primitive_site SLICE_X59Y6 SLICEL internal 45)
	)
	(tile 119 98 INT_X39Y6 INT 1
		(primitive_site TIEOFF_X42Y6 TIEOFF internal 2)
	)
	(tile 119 99 CLBLM_X39Y6 CLBLM 2
		(primitive_site SLICE_X60Y6 SLICEM internal 50)
		(primitive_site SLICE_X61Y6 SLICEL internal 45)
	)
	(tile 119 100 INT_X40Y6 INT 1
		(primitive_site TIEOFF_X43Y6 TIEOFF internal 2)
	)
	(tile 119 101 CLBLL_X40Y6 CLBLL 2
		(primitive_site SLICE_X62Y6 SLICEL internal 45)
		(primitive_site SLICE_X63Y6 SLICEL internal 45)
	)
	(tile 119 102 VBRK_X40Y6 VBRK 0
	)
	(tile 119 103 INT_X41Y6 INT 1
		(primitive_site TIEOFF_X44Y6 TIEOFF internal 2)
	)
	(tile 119 104 INT_INTERFACE_X41Y6 INT_INTERFACE 0
	)
	(tile 119 105 RIOI_X41Y6 RIOI 6
		(primitive_site OLOGIC_X2Y6 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y6 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y6 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y7 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y7 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y7 ILOGICE1 internal 28)
	)
	(tile 119 106 RIOB_X41Y6 RIOB 2
		(primitive_site AA12 IOBS bonded 13)
		(primitive_site Y12 IOBM bonded 13)
	)
	(tile 119 107 VBRK_X41Y6 VBRK 0
	)
	(tile 119 108 INT_X42Y6 INT 1
		(primitive_site TIEOFF_X45Y6 TIEOFF internal 2)
	)
	(tile 119 109 CLBLM_X42Y6 CLBLM 2
		(primitive_site SLICE_X64Y6 SLICEM internal 50)
		(primitive_site SLICE_X65Y6 SLICEL internal 45)
	)
	(tile 119 110 INT_X43Y6 INT 1
		(primitive_site TIEOFF_X46Y6 TIEOFF internal 2)
	)
	(tile 119 111 CLBLL_X43Y6 CLBLL 2
		(primitive_site SLICE_X66Y6 SLICEL internal 45)
		(primitive_site SLICE_X67Y6 SLICEL internal 45)
	)
	(tile 119 112 INT_X44Y6 INT 1
		(primitive_site TIEOFF_X47Y6 TIEOFF internal 2)
	)
	(tile 119 113 INT_INTERFACE_X44Y6 INT_INTERFACE 0
	)
	(tile 119 114 NULL_X114Y7 NULL 0
	)
	(tile 119 115 INT_X45Y6 INT 1
		(primitive_site TIEOFF_X48Y6 TIEOFF internal 2)
	)
	(tile 119 116 CLBLM_X45Y6 CLBLM 2
		(primitive_site SLICE_X68Y6 SLICEM internal 50)
		(primitive_site SLICE_X69Y6 SLICEL internal 45)
	)
	(tile 119 117 INT_X46Y6 INT 1
		(primitive_site TIEOFF_X49Y6 TIEOFF internal 2)
	)
	(tile 119 118 CLBLM_X46Y6 CLBLM 2
		(primitive_site SLICE_X70Y6 SLICEM internal 50)
		(primitive_site SLICE_X71Y6 SLICEL internal 45)
	)
	(tile 119 119 INT_X47Y6 INT 1
		(primitive_site TIEOFF_X50Y6 TIEOFF internal 2)
	)
	(tile 119 120 INT_INTERFACE_X47Y6 INT_INTERFACE 0
	)
	(tile 119 121 NULL_X121Y7 NULL 0
	)
	(tile 119 122 VBRK_X47Y6 VBRK 0
	)
	(tile 119 123 INT_X48Y6 INT 1
		(primitive_site TIEOFF_X52Y6 TIEOFF internal 2)
	)
	(tile 119 124 CLBLM_X48Y6 CLBLM 2
		(primitive_site SLICE_X72Y6 SLICEM internal 50)
		(primitive_site SLICE_X73Y6 SLICEL internal 45)
	)
	(tile 119 125 INT_X49Y6 INT 1
		(primitive_site TIEOFF_X53Y6 TIEOFF internal 2)
	)
	(tile 119 126 CLBLM_X49Y6 CLBLM 2
		(primitive_site SLICE_X74Y6 SLICEM internal 50)
		(primitive_site SLICE_X75Y6 SLICEL internal 45)
	)
	(tile 119 127 INT_X50Y6 INT 1
		(primitive_site TIEOFF_X54Y6 TIEOFF internal 2)
	)
	(tile 119 128 INT_INTERFACE_X50Y6 INT_INTERFACE 0
	)
	(tile 119 129 NULL_X129Y7 NULL 0
	)
	(tile 119 130 INT_X51Y6 INT 1
		(primitive_site TIEOFF_X55Y6 TIEOFF internal 2)
	)
	(tile 119 131 CLBLM_X51Y6 CLBLM 2
		(primitive_site SLICE_X76Y6 SLICEM internal 50)
		(primitive_site SLICE_X77Y6 SLICEL internal 45)
	)
	(tile 119 132 INT_X52Y6 INT 1
		(primitive_site TIEOFF_X56Y6 TIEOFF internal 2)
	)
	(tile 119 133 CLBLM_X52Y6 CLBLM 2
		(primitive_site SLICE_X78Y6 SLICEM internal 50)
		(primitive_site SLICE_X79Y6 SLICEL internal 45)
	)
	(tile 119 134 INT_X53Y6 INT 1
		(primitive_site TIEOFF_X57Y6 TIEOFF internal 2)
	)
	(tile 119 135 INT_INTERFACE_X53Y6 INT_INTERFACE 0
	)
	(tile 119 136 NULL_X136Y7 NULL 0
	)
	(tile 119 137 VBRK_X53Y6 VBRK 0
	)
	(tile 119 138 INT_X54Y6 INT 1
		(primitive_site TIEOFF_X59Y6 TIEOFF internal 2)
	)
	(tile 119 139 CLBLM_X54Y6 CLBLM 2
		(primitive_site SLICE_X80Y6 SLICEM internal 50)
		(primitive_site SLICE_X81Y6 SLICEL internal 45)
	)
	(tile 119 140 INT_X55Y6 INT 1
		(primitive_site TIEOFF_X60Y6 TIEOFF internal 2)
	)
	(tile 119 141 CLBLM_X55Y6 CLBLM 2
		(primitive_site SLICE_X82Y6 SLICEM internal 50)
		(primitive_site SLICE_X83Y6 SLICEL internal 45)
	)
	(tile 119 142 INT_X56Y6 INT 1
		(primitive_site TIEOFF_X61Y6 TIEOFF internal 2)
	)
	(tile 119 143 CLBLM_X56Y6 CLBLM 2
		(primitive_site SLICE_X84Y6 SLICEM internal 50)
		(primitive_site SLICE_X85Y6 SLICEL internal 45)
	)
	(tile 119 144 INT_X57Y6 INT 1
		(primitive_site TIEOFF_X62Y6 TIEOFF internal 2)
	)
	(tile 119 145 CLBLM_X57Y6 CLBLM 2
		(primitive_site SLICE_X86Y6 SLICEM internal 50)
		(primitive_site SLICE_X87Y6 SLICEL internal 45)
	)
	(tile 119 146 INT_X58Y6 INT 1
		(primitive_site TIEOFF_X63Y6 TIEOFF internal 2)
	)
	(tile 119 147 INT_INTERFACE_X58Y6 INT_INTERFACE 0
	)
	(tile 119 148 NULL_X148Y7 NULL 0
	)
	(tile 119 149 VBRK_X58Y6 VBRK 0
	)
	(tile 119 150 INT_X59Y6 INT 1
		(primitive_site TIEOFF_X65Y6 TIEOFF internal 2)
	)
	(tile 119 151 CLBLM_X59Y6 CLBLM 2
		(primitive_site SLICE_X88Y6 SLICEM internal 50)
		(primitive_site SLICE_X89Y6 SLICEL internal 45)
	)
	(tile 119 152 INT_X60Y6 INT 1
		(primitive_site TIEOFF_X66Y6 TIEOFF internal 2)
	)
	(tile 119 153 CLBLM_X60Y6 CLBLM 2
		(primitive_site SLICE_X90Y6 SLICEM internal 50)
		(primitive_site SLICE_X91Y6 SLICEL internal 45)
	)
	(tile 119 154 INT_X61Y6 INT 1
		(primitive_site TIEOFF_X67Y6 TIEOFF internal 2)
	)
	(tile 119 155 INT_INTERFACE_X61Y6 INT_INTERFACE 0
	)
	(tile 119 156 NULL_X156Y7 NULL 0
	)
	(tile 119 157 INT_X62Y6 INT 1
		(primitive_site TIEOFF_X68Y6 TIEOFF internal 2)
	)
	(tile 119 158 CLBLM_X62Y6 CLBLM 2
		(primitive_site SLICE_X92Y6 SLICEM internal 50)
		(primitive_site SLICE_X93Y6 SLICEL internal 45)
	)
	(tile 119 159 INT_X63Y6 INT 1
		(primitive_site TIEOFF_X69Y6 TIEOFF internal 2)
	)
	(tile 119 160 CLBLL_X63Y6 CLBLL 2
		(primitive_site SLICE_X94Y6 SLICEL internal 45)
		(primitive_site SLICE_X95Y6 SLICEL internal 45)
	)
	(tile 119 161 VBRK_X63Y6 VBRK 0
	)
	(tile 119 162 INT_X64Y6 INT 1
		(primitive_site TIEOFF_X70Y6 TIEOFF internal 2)
	)
	(tile 119 163 CLBLM_X64Y6 CLBLM 2
		(primitive_site SLICE_X96Y6 SLICEM internal 50)
		(primitive_site SLICE_X97Y6 SLICEL internal 45)
	)
	(tile 119 164 INT_X65Y6 INT 1
		(primitive_site TIEOFF_X71Y6 TIEOFF internal 2)
	)
	(tile 119 165 CLBLL_X65Y6 CLBLL 2
		(primitive_site SLICE_X98Y6 SLICEL internal 45)
		(primitive_site SLICE_X99Y6 SLICEL internal 45)
	)
	(tile 119 166 INT_X66Y6 INT 1
		(primitive_site TIEOFF_X72Y6 TIEOFF internal 2)
	)
	(tile 119 167 CLBLL_X66Y6 CLBLL 2
		(primitive_site SLICE_X100Y6 SLICEL internal 45)
		(primitive_site SLICE_X101Y6 SLICEL internal 45)
	)
	(tile 119 168 INT_X67Y6 INT 1
		(primitive_site TIEOFF_X73Y6 TIEOFF internal 2)
	)
	(tile 119 169 CLBLM_X67Y6 CLBLM 2
		(primitive_site SLICE_X102Y6 SLICEM internal 50)
		(primitive_site SLICE_X103Y6 SLICEL internal 45)
	)
	(tile 119 170 INT_X68Y6 INT 1
		(primitive_site TIEOFF_X74Y6 TIEOFF internal 2)
	)
	(tile 119 171 CLBLL_X68Y6 CLBLL 2
		(primitive_site SLICE_X104Y6 SLICEL internal 45)
		(primitive_site SLICE_X105Y6 SLICEL internal 45)
	)
	(tile 119 172 INT_X69Y6 INT 1
		(primitive_site TIEOFF_X75Y6 TIEOFF internal 2)
	)
	(tile 119 173 EMAC_INT_INTERFACE_X69Y6 EMAC_INT_INTERFACE 0
	)
	(tile 119 174 NULL_X174Y7 NULL 0
	)
	(tile 119 175 INT_X70Y6 INT 1
		(primitive_site TIEOFF_X76Y6 TIEOFF internal 2)
	)
	(tile 119 176 GTX_INT_INTERFACE_X70Y6 GTX_INT_INTERFACE 0
	)
	(tile 119 177 R_TERM_INT_X70Y6 R_TERM_INT 0
	)
	(tile 119 178 NULL_X178Y7 NULL 0
	)
	(tile 120 0 NULL_X0Y6 NULL 0
	)
	(tile 120 1 NULL_X1Y6 NULL 0
	)
	(tile 120 2 L_TERM_INT_X0Y5 L_TERM_INT 0
	)
	(tile 120 3 INT_X0Y5 INT 1
		(primitive_site TIEOFF_X0Y5 TIEOFF internal 2)
	)
	(tile 120 4 IOI_L_INT_INTERFACE_X0Y5 IOI_L_INT_INTERFACE 0
	)
	(tile 120 5 VBRK_X0Y5 VBRK 0
	)
	(tile 120 6 INT_X1Y5 INT 1
		(primitive_site TIEOFF_X1Y5 TIEOFF internal 2)
	)
	(tile 120 7 CLBLM_X1Y5 CLBLM 2
		(primitive_site SLICE_X0Y5 SLICEM internal 50)
		(primitive_site SLICE_X1Y5 SLICEL internal 45)
	)
	(tile 120 8 INT_X2Y5 INT 1
		(primitive_site TIEOFF_X2Y5 TIEOFF internal 2)
	)
	(tile 120 9 CLBLL_X2Y5 CLBLL 2
		(primitive_site SLICE_X2Y5 SLICEL internal 45)
		(primitive_site SLICE_X3Y5 SLICEL internal 45)
	)
	(tile 120 10 INT_X3Y5 INT 1
		(primitive_site TIEOFF_X3Y5 TIEOFF internal 2)
	)
	(tile 120 11 CLBLM_X3Y5 CLBLM 2
		(primitive_site SLICE_X4Y5 SLICEM internal 50)
		(primitive_site SLICE_X5Y5 SLICEL internal 45)
	)
	(tile 120 12 INT_X4Y5 INT 1
		(primitive_site TIEOFF_X4Y5 TIEOFF internal 2)
	)
	(tile 120 13 CLBLL_X4Y5 CLBLL 2
		(primitive_site SLICE_X6Y5 SLICEL internal 45)
		(primitive_site SLICE_X7Y5 SLICEL internal 45)
	)
	(tile 120 14 INT_X5Y5 INT 1
		(primitive_site TIEOFF_X5Y5 TIEOFF internal 2)
	)
	(tile 120 15 INT_INTERFACE_X5Y5 INT_INTERFACE 0
	)
	(tile 120 16 BRAM_X5Y5 BRAM 3
		(primitive_site RAMB18_X0Y2 FIFO18E1 internal 158)
		(primitive_site RAMB18_X0Y3 RAMB18E1 internal 158)
		(primitive_site RAMB36_X0Y1 RAMBFIFO36E1 internal 356)
	)
	(tile 120 17 INT_X6Y5 INT 1
		(primitive_site TIEOFF_X6Y5 TIEOFF internal 2)
	)
	(tile 120 18 CLBLM_X6Y5 CLBLM 2
		(primitive_site SLICE_X8Y5 SLICEM internal 50)
		(primitive_site SLICE_X9Y5 SLICEL internal 45)
	)
	(tile 120 19 INT_X7Y5 INT 1
		(primitive_site TIEOFF_X7Y5 TIEOFF internal 2)
	)
	(tile 120 20 CLBLM_X7Y5 CLBLM 2
		(primitive_site SLICE_X10Y5 SLICEM internal 50)
		(primitive_site SLICE_X11Y5 SLICEL internal 45)
	)
	(tile 120 21 VBRK_X7Y5 VBRK 0
	)
	(tile 120 22 INT_X8Y5 INT 1
		(primitive_site TIEOFF_X8Y5 TIEOFF internal 2)
	)
	(tile 120 23 INT_INTERFACE_X8Y5 INT_INTERFACE 0
	)
	(tile 120 24 DSP_X8Y5 DSP 3
		(primitive_site DSP48_X0Y2 DSP48E1 internal 417)
		(primitive_site DSP48_X0Y3 DSP48E1 internal 417)
		(primitive_site TIEOFF_X9Y5 TIEOFF internal 2)
	)
	(tile 120 25 INT_X9Y5 INT 1
		(primitive_site TIEOFF_X10Y5 TIEOFF internal 2)
	)
	(tile 120 26 CLBLM_X9Y5 CLBLM 2
		(primitive_site SLICE_X12Y5 SLICEM internal 50)
		(primitive_site SLICE_X13Y5 SLICEL internal 45)
	)
	(tile 120 27 INT_X10Y5 INT 1
		(primitive_site TIEOFF_X11Y5 TIEOFF internal 2)
	)
	(tile 120 28 CLBLM_X10Y5 CLBLM 2
		(primitive_site SLICE_X14Y5 SLICEM internal 50)
		(primitive_site SLICE_X15Y5 SLICEL internal 45)
	)
	(tile 120 29 INT_X11Y5 INT 1
		(primitive_site TIEOFF_X12Y5 TIEOFF internal 2)
	)
	(tile 120 30 CLBLM_X11Y5 CLBLM 2
		(primitive_site SLICE_X16Y5 SLICEM internal 50)
		(primitive_site SLICE_X17Y5 SLICEL internal 45)
	)
	(tile 120 31 INT_X12Y5 INT 1
		(primitive_site TIEOFF_X13Y5 TIEOFF internal 2)
	)
	(tile 120 32 CLBLM_X12Y5 CLBLM 2
		(primitive_site SLICE_X18Y5 SLICEM internal 50)
		(primitive_site SLICE_X19Y5 SLICEL internal 45)
	)
	(tile 120 33 VBRK_X12Y5 VBRK 0
	)
	(tile 120 34 INT_X13Y5 INT 1
		(primitive_site TIEOFF_X14Y5 TIEOFF internal 2)
	)
	(tile 120 35 INT_INTERFACE_X13Y5 INT_INTERFACE 0
	)
	(tile 120 36 DSP_X13Y5 DSP 3
		(primitive_site DSP48_X1Y2 DSP48E1 internal 417)
		(primitive_site DSP48_X1Y3 DSP48E1 internal 417)
		(primitive_site TIEOFF_X15Y5 TIEOFF internal 2)
	)
	(tile 120 37 INT_X14Y5 INT 1
		(primitive_site TIEOFF_X16Y5 TIEOFF internal 2)
	)
	(tile 120 38 CLBLM_X14Y5 CLBLM 2
		(primitive_site SLICE_X20Y5 SLICEM internal 50)
		(primitive_site SLICE_X21Y5 SLICEL internal 45)
	)
	(tile 120 39 INT_X15Y5 INT 1
		(primitive_site TIEOFF_X17Y5 TIEOFF internal 2)
	)
	(tile 120 40 CLBLM_X15Y5 CLBLM 2
		(primitive_site SLICE_X22Y5 SLICEM internal 50)
		(primitive_site SLICE_X23Y5 SLICEL internal 45)
	)
	(tile 120 41 INT_X16Y5 INT 1
		(primitive_site TIEOFF_X18Y5 TIEOFF internal 2)
	)
	(tile 120 42 INT_INTERFACE_X16Y5 INT_INTERFACE 0
	)
	(tile 120 43 BRAM_X16Y5 BRAM 3
		(primitive_site RAMB18_X1Y2 FIFO18E1 internal 158)
		(primitive_site RAMB18_X1Y3 RAMB18E1 internal 158)
		(primitive_site RAMB36_X1Y1 RAMBFIFO36E1 internal 356)
	)
	(tile 120 44 INT_X17Y5 INT 1
		(primitive_site TIEOFF_X19Y5 TIEOFF internal 2)
	)
	(tile 120 45 CLBLM_X17Y5 CLBLM 2
		(primitive_site SLICE_X24Y5 SLICEM internal 50)
		(primitive_site SLICE_X25Y5 SLICEL internal 45)
	)
	(tile 120 46 INT_X18Y5 INT 1
		(primitive_site TIEOFF_X20Y5 TIEOFF internal 2)
	)
	(tile 120 47 CLBLM_X18Y5 CLBLM 2
		(primitive_site SLICE_X26Y5 SLICEM internal 50)
		(primitive_site SLICE_X27Y5 SLICEL internal 45)
	)
	(tile 120 48 VBRK_X18Y5 VBRK 0
	)
	(tile 120 49 INT_X19Y5 INT 1
		(primitive_site TIEOFF_X21Y5 TIEOFF internal 2)
	)
	(tile 120 50 INT_INTERFACE_X19Y5 INT_INTERFACE 0
	)
	(tile 120 51 DSP_X19Y5 DSP 3
		(primitive_site DSP48_X2Y2 DSP48E1 internal 417)
		(primitive_site DSP48_X2Y3 DSP48E1 internal 417)
		(primitive_site TIEOFF_X22Y5 TIEOFF internal 2)
	)
	(tile 120 52 INT_X20Y5 INT 1
		(primitive_site TIEOFF_X23Y5 TIEOFF internal 2)
	)
	(tile 120 53 CLBLM_X20Y5 CLBLM 2
		(primitive_site SLICE_X28Y5 SLICEM internal 50)
		(primitive_site SLICE_X29Y5 SLICEL internal 45)
	)
	(tile 120 54 INT_X21Y5 INT 1
		(primitive_site TIEOFF_X24Y5 TIEOFF internal 2)
	)
	(tile 120 55 CLBLM_X21Y5 CLBLM 2
		(primitive_site SLICE_X30Y5 SLICEM internal 50)
		(primitive_site SLICE_X31Y5 SLICEL internal 45)
	)
	(tile 120 56 INT_X22Y5 INT 1
		(primitive_site TIEOFF_X25Y5 TIEOFF internal 2)
	)
	(tile 120 57 INT_INTERFACE_X22Y5 INT_INTERFACE 0
	)
	(tile 120 58 BRAM_X22Y5 BRAM 3
		(primitive_site RAMB18_X2Y2 FIFO18E1 internal 158)
		(primitive_site RAMB18_X2Y3 RAMB18E1 internal 158)
		(primitive_site RAMB36_X2Y1 RAMBFIFO36E1 internal 356)
	)
	(tile 120 59 INT_X23Y5 INT 1
		(primitive_site TIEOFF_X26Y5 TIEOFF internal 2)
	)
	(tile 120 60 CLBLM_X23Y5 CLBLM 2
		(primitive_site SLICE_X32Y5 SLICEM internal 50)
		(primitive_site SLICE_X33Y5 SLICEL internal 45)
	)
	(tile 120 61 INT_X24Y5 INT 1
		(primitive_site TIEOFF_X27Y5 TIEOFF internal 2)
	)
	(tile 120 62 CLBLL_X24Y5 CLBLL 2
		(primitive_site SLICE_X34Y5 SLICEL internal 45)
		(primitive_site SLICE_X35Y5 SLICEL internal 45)
	)
	(tile 120 63 VBRK_X24Y5 VBRK 0
	)
	(tile 120 64 NULL_X64Y6 NULL 0
	)
	(tile 120 65 NULL_X65Y6 NULL 0
	)
	(tile 120 66 INT_X25Y5 INT 1
		(primitive_site TIEOFF_X28Y5 TIEOFF internal 2)
	)
	(tile 120 67 IOI_L_INT_INTERFACE_X25Y5 IOI_L_INT_INTERFACE 0
	)
	(tile 120 68 VBRK_X25Y5 VBRK 0
	)
	(tile 120 69 INT_X26Y5 INT 1
		(primitive_site TIEOFF_X29Y5 TIEOFF internal 2)
	)
	(tile 120 70 CLBLM_X26Y5 CLBLM 2
		(primitive_site SLICE_X36Y5 SLICEM internal 50)
		(primitive_site SLICE_X37Y5 SLICEL internal 45)
	)
	(tile 120 71 INT_X27Y5 INT 1
		(primitive_site TIEOFF_X30Y5 TIEOFF internal 2)
	)
	(tile 120 72 CLBLL_X27Y5 CLBLL 2
		(primitive_site SLICE_X38Y5 SLICEL internal 45)
		(primitive_site SLICE_X39Y5 SLICEL internal 45)
	)
	(tile 120 73 INT_X28Y5 INT 1
		(primitive_site TIEOFF_X31Y5 TIEOFF internal 2)
	)
	(tile 120 74 CLBLM_X28Y5 CLBLM 2
		(primitive_site SLICE_X40Y5 SLICEM internal 50)
		(primitive_site SLICE_X41Y5 SLICEL internal 45)
	)
	(tile 120 75 INT_X29Y5 INT 1
		(primitive_site TIEOFF_X32Y5 TIEOFF internal 2)
	)
	(tile 120 76 CLBLL_X29Y5 CLBLL 2
		(primitive_site SLICE_X42Y5 SLICEL internal 45)
		(primitive_site SLICE_X43Y5 SLICEL internal 45)
	)
	(tile 120 77 VBRK_X29Y5 VBRK 0
	)
	(tile 120 78 CENTER_SPACE2_X78Y6 CENTER_SPACE2 0
	)
	(tile 120 79 CENTER_SPACE1_X79Y6 CENTER_SPACE1 0
	)
	(tile 120 80 CENTER_SPACE2_X80Y6 CENTER_SPACE2 0
	)
	(tile 120 81 CENTER_SPACE1_X81Y6 CENTER_SPACE1 0
	)
	(tile 120 82 CENTER_SPACE2_X82Y6 CENTER_SPACE2 0
	)
	(tile 120 83 CENTER_SPACE1_X83Y6 CENTER_SPACE1 0
	)
	(tile 120 84 CENTER_SPACE2_X84Y6 CENTER_SPACE2 0
	)
	(tile 120 85 CENTER_SPACE1_X85Y6 CENTER_SPACE1 0
	)
	(tile 120 86 CENTER_SPACE2_X86Y6 CENTER_SPACE2 0
	)
	(tile 120 87 CENTER_SPACE1_X87Y6 CENTER_SPACE1 0
	)
	(tile 120 88 CENTER_SPACE2_X88Y6 CENTER_SPACE2 0
	)
	(tile 120 89 NULL_X89Y6 NULL 0
	)
	(tile 120 90 VFRAME_X89Y6 VFRAME 0
	)
	(tile 120 91 INT_X36Y5 INT 1
		(primitive_site TIEOFF_X39Y5 TIEOFF internal 2)
	)
	(tile 120 92 INT_INTERFACE_X36Y5 INT_INTERFACE 0
	)
	(tile 120 93 NULL_X93Y6 NULL 0
	)
	(tile 120 94 INT_X37Y5 INT 1
		(primitive_site TIEOFF_X40Y5 TIEOFF internal 2)
	)
	(tile 120 95 CLBLM_X37Y5 CLBLM 2
		(primitive_site SLICE_X56Y5 SLICEM internal 50)
		(primitive_site SLICE_X57Y5 SLICEL internal 45)
	)
	(tile 120 96 INT_X38Y5 INT 1
		(primitive_site TIEOFF_X41Y5 TIEOFF internal 2)
	)
	(tile 120 97 CLBLL_X38Y5 CLBLL 2
		(primitive_site SLICE_X58Y5 SLICEL internal 45)
		(primitive_site SLICE_X59Y5 SLICEL internal 45)
	)
	(tile 120 98 INT_X39Y5 INT 1
		(primitive_site TIEOFF_X42Y5 TIEOFF internal 2)
	)
	(tile 120 99 CLBLM_X39Y5 CLBLM 2
		(primitive_site SLICE_X60Y5 SLICEM internal 50)
		(primitive_site SLICE_X61Y5 SLICEL internal 45)
	)
	(tile 120 100 INT_X40Y5 INT 1
		(primitive_site TIEOFF_X43Y5 TIEOFF internal 2)
	)
	(tile 120 101 CLBLL_X40Y5 CLBLL 2
		(primitive_site SLICE_X62Y5 SLICEL internal 45)
		(primitive_site SLICE_X63Y5 SLICEL internal 45)
	)
	(tile 120 102 VBRK_X40Y5 VBRK 0
	)
	(tile 120 103 INT_X41Y5 INT 1
		(primitive_site TIEOFF_X44Y5 TIEOFF internal 2)
	)
	(tile 120 104 INT_INTERFACE_X41Y5 INT_INTERFACE 0
	)
	(tile 120 105 NULL_X105Y6 NULL 0
	)
	(tile 120 106 NULL_X106Y6 NULL 0
	)
	(tile 120 107 VBRK_X106Y6 VBRK 0
	)
	(tile 120 108 INT_X42Y5 INT 1
		(primitive_site TIEOFF_X45Y5 TIEOFF internal 2)
	)
	(tile 120 109 CLBLM_X42Y5 CLBLM 2
		(primitive_site SLICE_X64Y5 SLICEM internal 50)
		(primitive_site SLICE_X65Y5 SLICEL internal 45)
	)
	(tile 120 110 INT_X43Y5 INT 1
		(primitive_site TIEOFF_X46Y5 TIEOFF internal 2)
	)
	(tile 120 111 CLBLL_X43Y5 CLBLL 2
		(primitive_site SLICE_X66Y5 SLICEL internal 45)
		(primitive_site SLICE_X67Y5 SLICEL internal 45)
	)
	(tile 120 112 INT_X44Y5 INT 1
		(primitive_site TIEOFF_X47Y5 TIEOFF internal 2)
	)
	(tile 120 113 INT_INTERFACE_X44Y5 INT_INTERFACE 0
	)
	(tile 120 114 BRAM_X44Y5 BRAM 3
		(primitive_site RAMB18_X3Y2 FIFO18E1 internal 158)
		(primitive_site RAMB18_X3Y3 RAMB18E1 internal 158)
		(primitive_site RAMB36_X3Y1 RAMBFIFO36E1 internal 356)
	)
	(tile 120 115 INT_X45Y5 INT 1
		(primitive_site TIEOFF_X48Y5 TIEOFF internal 2)
	)
	(tile 120 116 CLBLM_X45Y5 CLBLM 2
		(primitive_site SLICE_X68Y5 SLICEM internal 50)
		(primitive_site SLICE_X69Y5 SLICEL internal 45)
	)
	(tile 120 117 INT_X46Y5 INT 1
		(primitive_site TIEOFF_X49Y5 TIEOFF internal 2)
	)
	(tile 120 118 CLBLM_X46Y5 CLBLM 2
		(primitive_site SLICE_X70Y5 SLICEM internal 50)
		(primitive_site SLICE_X71Y5 SLICEL internal 45)
	)
	(tile 120 119 INT_X47Y5 INT 1
		(primitive_site TIEOFF_X50Y5 TIEOFF internal 2)
	)
	(tile 120 120 INT_INTERFACE_X47Y5 INT_INTERFACE 0
	)
	(tile 120 121 DSP_X47Y5 DSP 3
		(primitive_site DSP48_X3Y2 DSP48E1 internal 417)
		(primitive_site DSP48_X3Y3 DSP48E1 internal 417)
		(primitive_site TIEOFF_X51Y5 TIEOFF internal 2)
	)
	(tile 120 122 VBRK_X47Y5 VBRK 0
	)
	(tile 120 123 INT_X48Y5 INT 1
		(primitive_site TIEOFF_X52Y5 TIEOFF internal 2)
	)
	(tile 120 124 CLBLM_X48Y5 CLBLM 2
		(primitive_site SLICE_X72Y5 SLICEM internal 50)
		(primitive_site SLICE_X73Y5 SLICEL internal 45)
	)
	(tile 120 125 INT_X49Y5 INT 1
		(primitive_site TIEOFF_X53Y5 TIEOFF internal 2)
	)
	(tile 120 126 CLBLM_X49Y5 CLBLM 2
		(primitive_site SLICE_X74Y5 SLICEM internal 50)
		(primitive_site SLICE_X75Y5 SLICEL internal 45)
	)
	(tile 120 127 INT_X50Y5 INT 1
		(primitive_site TIEOFF_X54Y5 TIEOFF internal 2)
	)
	(tile 120 128 INT_INTERFACE_X50Y5 INT_INTERFACE 0
	)
	(tile 120 129 BRAM_X50Y5 BRAM 3
		(primitive_site RAMB18_X4Y2 FIFO18E1 internal 158)
		(primitive_site RAMB18_X4Y3 RAMB18E1 internal 158)
		(primitive_site RAMB36_X4Y1 RAMBFIFO36E1 internal 356)
	)
	(tile 120 130 INT_X51Y5 INT 1
		(primitive_site TIEOFF_X55Y5 TIEOFF internal 2)
	)
	(tile 120 131 CLBLM_X51Y5 CLBLM 2
		(primitive_site SLICE_X76Y5 SLICEM internal 50)
		(primitive_site SLICE_X77Y5 SLICEL internal 45)
	)
	(tile 120 132 INT_X52Y5 INT 1
		(primitive_site TIEOFF_X56Y5 TIEOFF internal 2)
	)
	(tile 120 133 CLBLM_X52Y5 CLBLM 2
		(primitive_site SLICE_X78Y5 SLICEM internal 50)
		(primitive_site SLICE_X79Y5 SLICEL internal 45)
	)
	(tile 120 134 INT_X53Y5 INT 1
		(primitive_site TIEOFF_X57Y5 TIEOFF internal 2)
	)
	(tile 120 135 INT_INTERFACE_X53Y5 INT_INTERFACE 0
	)
	(tile 120 136 DSP_X53Y5 DSP 3
		(primitive_site DSP48_X4Y2 DSP48E1 internal 417)
		(primitive_site DSP48_X4Y3 DSP48E1 internal 417)
		(primitive_site TIEOFF_X58Y5 TIEOFF internal 2)
	)
	(tile 120 137 VBRK_X53Y5 VBRK 0
	)
	(tile 120 138 INT_X54Y5 INT 1
		(primitive_site TIEOFF_X59Y5 TIEOFF internal 2)
	)
	(tile 120 139 CLBLM_X54Y5 CLBLM 2
		(primitive_site SLICE_X80Y5 SLICEM internal 50)
		(primitive_site SLICE_X81Y5 SLICEL internal 45)
	)
	(tile 120 140 INT_X55Y5 INT 1
		(primitive_site TIEOFF_X60Y5 TIEOFF internal 2)
	)
	(tile 120 141 CLBLM_X55Y5 CLBLM 2
		(primitive_site SLICE_X82Y5 SLICEM internal 50)
		(primitive_site SLICE_X83Y5 SLICEL internal 45)
	)
	(tile 120 142 INT_X56Y5 INT 1
		(primitive_site TIEOFF_X61Y5 TIEOFF internal 2)
	)
	(tile 120 143 CLBLM_X56Y5 CLBLM 2
		(primitive_site SLICE_X84Y5 SLICEM internal 50)
		(primitive_site SLICE_X85Y5 SLICEL internal 45)
	)
	(tile 120 144 INT_X57Y5 INT 1
		(primitive_site TIEOFF_X62Y5 TIEOFF internal 2)
	)
	(tile 120 145 CLBLM_X57Y5 CLBLM 2
		(primitive_site SLICE_X86Y5 SLICEM internal 50)
		(primitive_site SLICE_X87Y5 SLICEL internal 45)
	)
	(tile 120 146 INT_X58Y5 INT 1
		(primitive_site TIEOFF_X63Y5 TIEOFF internal 2)
	)
	(tile 120 147 INT_INTERFACE_X58Y5 INT_INTERFACE 0
	)
	(tile 120 148 DSP_X58Y5 DSP 3
		(primitive_site DSP48_X5Y2 DSP48E1 internal 417)
		(primitive_site DSP48_X5Y3 DSP48E1 internal 417)
		(primitive_site TIEOFF_X64Y5 TIEOFF internal 2)
	)
	(tile 120 149 VBRK_X58Y5 VBRK 0
	)
	(tile 120 150 INT_X59Y5 INT 1
		(primitive_site TIEOFF_X65Y5 TIEOFF internal 2)
	)
	(tile 120 151 CLBLM_X59Y5 CLBLM 2
		(primitive_site SLICE_X88Y5 SLICEM internal 50)
		(primitive_site SLICE_X89Y5 SLICEL internal 45)
	)
	(tile 120 152 INT_X60Y5 INT 1
		(primitive_site TIEOFF_X66Y5 TIEOFF internal 2)
	)
	(tile 120 153 CLBLM_X60Y5 CLBLM 2
		(primitive_site SLICE_X90Y5 SLICEM internal 50)
		(primitive_site SLICE_X91Y5 SLICEL internal 45)
	)
	(tile 120 154 INT_X61Y5 INT 1
		(primitive_site TIEOFF_X67Y5 TIEOFF internal 2)
	)
	(tile 120 155 INT_INTERFACE_X61Y5 INT_INTERFACE 0
	)
	(tile 120 156 BRAM_X61Y5 BRAM 3
		(primitive_site RAMB18_X5Y2 FIFO18E1 internal 158)
		(primitive_site RAMB18_X5Y3 RAMB18E1 internal 158)
		(primitive_site RAMB36_X5Y1 RAMBFIFO36E1 internal 356)
	)
	(tile 120 157 INT_X62Y5 INT 1
		(primitive_site TIEOFF_X68Y5 TIEOFF internal 2)
	)
	(tile 120 158 CLBLM_X62Y5 CLBLM 2
		(primitive_site SLICE_X92Y5 SLICEM internal 50)
		(primitive_site SLICE_X93Y5 SLICEL internal 45)
	)
	(tile 120 159 INT_X63Y5 INT 1
		(primitive_site TIEOFF_X69Y5 TIEOFF internal 2)
	)
	(tile 120 160 CLBLL_X63Y5 CLBLL 2
		(primitive_site SLICE_X94Y5 SLICEL internal 45)
		(primitive_site SLICE_X95Y5 SLICEL internal 45)
	)
	(tile 120 161 VBRK_X63Y5 VBRK 0
	)
	(tile 120 162 INT_X64Y5 INT 1
		(primitive_site TIEOFF_X70Y5 TIEOFF internal 2)
	)
	(tile 120 163 CLBLM_X64Y5 CLBLM 2
		(primitive_site SLICE_X96Y5 SLICEM internal 50)
		(primitive_site SLICE_X97Y5 SLICEL internal 45)
	)
	(tile 120 164 INT_X65Y5 INT 1
		(primitive_site TIEOFF_X71Y5 TIEOFF internal 2)
	)
	(tile 120 165 CLBLL_X65Y5 CLBLL 2
		(primitive_site SLICE_X98Y5 SLICEL internal 45)
		(primitive_site SLICE_X99Y5 SLICEL internal 45)
	)
	(tile 120 166 INT_X66Y5 INT 1
		(primitive_site TIEOFF_X72Y5 TIEOFF internal 2)
	)
	(tile 120 167 CLBLL_X66Y5 CLBLL 2
		(primitive_site SLICE_X100Y5 SLICEL internal 45)
		(primitive_site SLICE_X101Y5 SLICEL internal 45)
	)
	(tile 120 168 INT_X67Y5 INT 1
		(primitive_site TIEOFF_X73Y5 TIEOFF internal 2)
	)
	(tile 120 169 CLBLM_X67Y5 CLBLM 2
		(primitive_site SLICE_X102Y5 SLICEM internal 50)
		(primitive_site SLICE_X103Y5 SLICEL internal 45)
	)
	(tile 120 170 INT_X68Y5 INT 1
		(primitive_site TIEOFF_X74Y5 TIEOFF internal 2)
	)
	(tile 120 171 CLBLL_X68Y5 CLBLL 2
		(primitive_site SLICE_X104Y5 SLICEL internal 45)
		(primitive_site SLICE_X105Y5 SLICEL internal 45)
	)
	(tile 120 172 INT_X69Y5 INT 1
		(primitive_site TIEOFF_X75Y5 TIEOFF internal 2)
	)
	(tile 120 173 EMAC_INT_INTERFACE_X69Y5 EMAC_INT_INTERFACE 0
	)
	(tile 120 174 NULL_X174Y6 NULL 0
	)
	(tile 120 175 INT_X70Y5 INT 1
		(primitive_site TIEOFF_X76Y5 TIEOFF internal 2)
	)
	(tile 120 176 GTX_INT_INTERFACE_X70Y5 GTX_INT_INTERFACE 0
	)
	(tile 120 177 R_TERM_INT_X70Y5 R_TERM_INT 0
	)
	(tile 120 178 NULL_X178Y6 NULL 0
	)
	(tile 121 0 LIOB_X0Y4 LIOB 2
		(primitive_site T19 IOBS bonded 13)
		(primitive_site T18 IOBM bonded 13)
	)
	(tile 121 1 LIOI_X0Y4 LIOI 6
		(primitive_site IODELAY_X0Y4 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y4 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y5 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y5 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y5 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y4 OLOGICE1 internal 32)
	)
	(tile 121 2 L_TERM_INT_X0Y4 L_TERM_INT 0
	)
	(tile 121 3 INT_X0Y4 INT 1
		(primitive_site TIEOFF_X0Y4 TIEOFF internal 2)
	)
	(tile 121 4 IOI_L_INT_INTERFACE_X0Y4 IOI_L_INT_INTERFACE 0
	)
	(tile 121 5 VBRK_X0Y4 VBRK 0
	)
	(tile 121 6 INT_X1Y4 INT 1
		(primitive_site TIEOFF_X1Y4 TIEOFF internal 2)
	)
	(tile 121 7 CLBLM_X1Y4 CLBLM 2
		(primitive_site SLICE_X0Y4 SLICEM internal 50)
		(primitive_site SLICE_X1Y4 SLICEL internal 45)
	)
	(tile 121 8 INT_X2Y4 INT 1
		(primitive_site TIEOFF_X2Y4 TIEOFF internal 2)
	)
	(tile 121 9 CLBLL_X2Y4 CLBLL 2
		(primitive_site SLICE_X2Y4 SLICEL internal 45)
		(primitive_site SLICE_X3Y4 SLICEL internal 45)
	)
	(tile 121 10 INT_X3Y4 INT 1
		(primitive_site TIEOFF_X3Y4 TIEOFF internal 2)
	)
	(tile 121 11 CLBLM_X3Y4 CLBLM 2
		(primitive_site SLICE_X4Y4 SLICEM internal 50)
		(primitive_site SLICE_X5Y4 SLICEL internal 45)
	)
	(tile 121 12 INT_X4Y4 INT 1
		(primitive_site TIEOFF_X4Y4 TIEOFF internal 2)
	)
	(tile 121 13 CLBLL_X4Y4 CLBLL 2
		(primitive_site SLICE_X6Y4 SLICEL internal 45)
		(primitive_site SLICE_X7Y4 SLICEL internal 45)
	)
	(tile 121 14 INT_X5Y4 INT 1
		(primitive_site TIEOFF_X5Y4 TIEOFF internal 2)
	)
	(tile 121 15 INT_INTERFACE_X5Y4 INT_INTERFACE 0
	)
	(tile 121 16 NULL_X16Y5 NULL 0
	)
	(tile 121 17 INT_X6Y4 INT 1
		(primitive_site TIEOFF_X6Y4 TIEOFF internal 2)
	)
	(tile 121 18 CLBLM_X6Y4 CLBLM 2
		(primitive_site SLICE_X8Y4 SLICEM internal 50)
		(primitive_site SLICE_X9Y4 SLICEL internal 45)
	)
	(tile 121 19 INT_X7Y4 INT 1
		(primitive_site TIEOFF_X7Y4 TIEOFF internal 2)
	)
	(tile 121 20 CLBLM_X7Y4 CLBLM 2
		(primitive_site SLICE_X10Y4 SLICEM internal 50)
		(primitive_site SLICE_X11Y4 SLICEL internal 45)
	)
	(tile 121 21 VBRK_X7Y4 VBRK 0
	)
	(tile 121 22 INT_X8Y4 INT 1
		(primitive_site TIEOFF_X8Y4 TIEOFF internal 2)
	)
	(tile 121 23 INT_INTERFACE_X8Y4 INT_INTERFACE 0
	)
	(tile 121 24 NULL_X24Y5 NULL 0
	)
	(tile 121 25 INT_X9Y4 INT 1
		(primitive_site TIEOFF_X10Y4 TIEOFF internal 2)
	)
	(tile 121 26 CLBLM_X9Y4 CLBLM 2
		(primitive_site SLICE_X12Y4 SLICEM internal 50)
		(primitive_site SLICE_X13Y4 SLICEL internal 45)
	)
	(tile 121 27 INT_X10Y4 INT 1
		(primitive_site TIEOFF_X11Y4 TIEOFF internal 2)
	)
	(tile 121 28 CLBLM_X10Y4 CLBLM 2
		(primitive_site SLICE_X14Y4 SLICEM internal 50)
		(primitive_site SLICE_X15Y4 SLICEL internal 45)
	)
	(tile 121 29 INT_X11Y4 INT 1
		(primitive_site TIEOFF_X12Y4 TIEOFF internal 2)
	)
	(tile 121 30 CLBLM_X11Y4 CLBLM 2
		(primitive_site SLICE_X16Y4 SLICEM internal 50)
		(primitive_site SLICE_X17Y4 SLICEL internal 45)
	)
	(tile 121 31 INT_X12Y4 INT 1
		(primitive_site TIEOFF_X13Y4 TIEOFF internal 2)
	)
	(tile 121 32 CLBLM_X12Y4 CLBLM 2
		(primitive_site SLICE_X18Y4 SLICEM internal 50)
		(primitive_site SLICE_X19Y4 SLICEL internal 45)
	)
	(tile 121 33 VBRK_X12Y4 VBRK 0
	)
	(tile 121 34 INT_X13Y4 INT 1
		(primitive_site TIEOFF_X14Y4 TIEOFF internal 2)
	)
	(tile 121 35 INT_INTERFACE_X13Y4 INT_INTERFACE 0
	)
	(tile 121 36 NULL_X36Y5 NULL 0
	)
	(tile 121 37 INT_X14Y4 INT 1
		(primitive_site TIEOFF_X16Y4 TIEOFF internal 2)
	)
	(tile 121 38 CLBLM_X14Y4 CLBLM 2
		(primitive_site SLICE_X20Y4 SLICEM internal 50)
		(primitive_site SLICE_X21Y4 SLICEL internal 45)
	)
	(tile 121 39 INT_X15Y4 INT 1
		(primitive_site TIEOFF_X17Y4 TIEOFF internal 2)
	)
	(tile 121 40 CLBLM_X15Y4 CLBLM 2
		(primitive_site SLICE_X22Y4 SLICEM internal 50)
		(primitive_site SLICE_X23Y4 SLICEL internal 45)
	)
	(tile 121 41 INT_X16Y4 INT 1
		(primitive_site TIEOFF_X18Y4 TIEOFF internal 2)
	)
	(tile 121 42 INT_INTERFACE_X16Y4 INT_INTERFACE 0
	)
	(tile 121 43 NULL_X43Y5 NULL 0
	)
	(tile 121 44 INT_X17Y4 INT 1
		(primitive_site TIEOFF_X19Y4 TIEOFF internal 2)
	)
	(tile 121 45 CLBLM_X17Y4 CLBLM 2
		(primitive_site SLICE_X24Y4 SLICEM internal 50)
		(primitive_site SLICE_X25Y4 SLICEL internal 45)
	)
	(tile 121 46 INT_X18Y4 INT 1
		(primitive_site TIEOFF_X20Y4 TIEOFF internal 2)
	)
	(tile 121 47 CLBLM_X18Y4 CLBLM 2
		(primitive_site SLICE_X26Y4 SLICEM internal 50)
		(primitive_site SLICE_X27Y4 SLICEL internal 45)
	)
	(tile 121 48 VBRK_X18Y4 VBRK 0
	)
	(tile 121 49 INT_X19Y4 INT 1
		(primitive_site TIEOFF_X21Y4 TIEOFF internal 2)
	)
	(tile 121 50 INT_INTERFACE_X19Y4 INT_INTERFACE 0
	)
	(tile 121 51 NULL_X51Y5 NULL 0
	)
	(tile 121 52 INT_X20Y4 INT 1
		(primitive_site TIEOFF_X23Y4 TIEOFF internal 2)
	)
	(tile 121 53 CLBLM_X20Y4 CLBLM 2
		(primitive_site SLICE_X28Y4 SLICEM internal 50)
		(primitive_site SLICE_X29Y4 SLICEL internal 45)
	)
	(tile 121 54 INT_X21Y4 INT 1
		(primitive_site TIEOFF_X24Y4 TIEOFF internal 2)
	)
	(tile 121 55 CLBLM_X21Y4 CLBLM 2
		(primitive_site SLICE_X30Y4 SLICEM internal 50)
		(primitive_site SLICE_X31Y4 SLICEL internal 45)
	)
	(tile 121 56 INT_X22Y4 INT 1
		(primitive_site TIEOFF_X25Y4 TIEOFF internal 2)
	)
	(tile 121 57 INT_INTERFACE_X22Y4 INT_INTERFACE 0
	)
	(tile 121 58 NULL_X58Y5 NULL 0
	)
	(tile 121 59 INT_X23Y4 INT 1
		(primitive_site TIEOFF_X26Y4 TIEOFF internal 2)
	)
	(tile 121 60 CLBLM_X23Y4 CLBLM 2
		(primitive_site SLICE_X32Y4 SLICEM internal 50)
		(primitive_site SLICE_X33Y4 SLICEL internal 45)
	)
	(tile 121 61 INT_X24Y4 INT 1
		(primitive_site TIEOFF_X27Y4 TIEOFF internal 2)
	)
	(tile 121 62 CLBLL_X24Y4 CLBLL 2
		(primitive_site SLICE_X34Y4 SLICEL internal 45)
		(primitive_site SLICE_X35Y4 SLICEL internal 45)
	)
	(tile 121 63 VBRK_X24Y4 VBRK 0
	)
	(tile 121 64 LIOB_FT_X25Y4 LIOB_FT 2
		(primitive_site W14 IOBS bonded 13)
		(primitive_site Y14 IOBM bonded 13)
	)
	(tile 121 65 LIOI_X25Y4 LIOI 6
		(primitive_site IODELAY_X1Y4 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y4 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y5 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y5 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y5 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y4 OLOGICE1 internal 32)
	)
	(tile 121 66 INT_X25Y4 INT 1
		(primitive_site TIEOFF_X28Y4 TIEOFF internal 2)
	)
	(tile 121 67 IOI_L_INT_INTERFACE_X25Y4 IOI_L_INT_INTERFACE 0
	)
	(tile 121 68 VBRK_X25Y4 VBRK 0
	)
	(tile 121 69 INT_X26Y4 INT 1
		(primitive_site TIEOFF_X29Y4 TIEOFF internal 2)
	)
	(tile 121 70 CLBLM_X26Y4 CLBLM 2
		(primitive_site SLICE_X36Y4 SLICEM internal 50)
		(primitive_site SLICE_X37Y4 SLICEL internal 45)
	)
	(tile 121 71 INT_X27Y4 INT 1
		(primitive_site TIEOFF_X30Y4 TIEOFF internal 2)
	)
	(tile 121 72 CLBLL_X27Y4 CLBLL 2
		(primitive_site SLICE_X38Y4 SLICEL internal 45)
		(primitive_site SLICE_X39Y4 SLICEL internal 45)
	)
	(tile 121 73 INT_X28Y4 INT 1
		(primitive_site TIEOFF_X31Y4 TIEOFF internal 2)
	)
	(tile 121 74 CLBLM_X28Y4 CLBLM 2
		(primitive_site SLICE_X40Y4 SLICEM internal 50)
		(primitive_site SLICE_X41Y4 SLICEL internal 45)
	)
	(tile 121 75 INT_X29Y4 INT 1
		(primitive_site TIEOFF_X32Y4 TIEOFF internal 2)
	)
	(tile 121 76 CLBLL_X29Y4 CLBLL 2
		(primitive_site SLICE_X42Y4 SLICEL internal 45)
		(primitive_site SLICE_X43Y4 SLICEL internal 45)
	)
	(tile 121 77 VBRK_X29Y4 VBRK 0
	)
	(tile 121 78 CENTER_SPACE2_X78Y5 CENTER_SPACE2 0
	)
	(tile 121 79 CENTER_SPACE1_X79Y5 CENTER_SPACE1 0
	)
	(tile 121 80 CENTER_SPACE2_X80Y5 CENTER_SPACE2 0
	)
	(tile 121 81 CENTER_SPACE1_X81Y5 CENTER_SPACE1 0
	)
	(tile 121 82 CENTER_SPACE2_X82Y5 CENTER_SPACE2 0
	)
	(tile 121 83 CENTER_SPACE1_X83Y5 CENTER_SPACE1 0
	)
	(tile 121 84 CENTER_SPACE2_X84Y5 CENTER_SPACE2 0
	)
	(tile 121 85 CENTER_SPACE1_X85Y5 CENTER_SPACE1 0
	)
	(tile 121 86 CENTER_SPACE2_X86Y5 CENTER_SPACE2 0
	)
	(tile 121 87 CENTER_SPACE1_X87Y5 CENTER_SPACE1 0
	)
	(tile 121 88 CENTER_SPACE2_X88Y5 CENTER_SPACE2 0
	)
	(tile 121 89 NULL_X89Y5 NULL 0
	)
	(tile 121 90 VFRAME_X89Y5 VFRAME 0
	)
	(tile 121 91 INT_X36Y4 INT 1
		(primitive_site TIEOFF_X39Y4 TIEOFF internal 2)
	)
	(tile 121 92 INT_INTERFACE_X36Y4 INT_INTERFACE 0
	)
	(tile 121 93 NULL_X93Y5 NULL 0
	)
	(tile 121 94 INT_X37Y4 INT 1
		(primitive_site TIEOFF_X40Y4 TIEOFF internal 2)
	)
	(tile 121 95 CLBLM_X37Y4 CLBLM 2
		(primitive_site SLICE_X56Y4 SLICEM internal 50)
		(primitive_site SLICE_X57Y4 SLICEL internal 45)
	)
	(tile 121 96 INT_X38Y4 INT 1
		(primitive_site TIEOFF_X41Y4 TIEOFF internal 2)
	)
	(tile 121 97 CLBLL_X38Y4 CLBLL 2
		(primitive_site SLICE_X58Y4 SLICEL internal 45)
		(primitive_site SLICE_X59Y4 SLICEL internal 45)
	)
	(tile 121 98 INT_X39Y4 INT 1
		(primitive_site TIEOFF_X42Y4 TIEOFF internal 2)
	)
	(tile 121 99 CLBLM_X39Y4 CLBLM 2
		(primitive_site SLICE_X60Y4 SLICEM internal 50)
		(primitive_site SLICE_X61Y4 SLICEL internal 45)
	)
	(tile 121 100 INT_X40Y4 INT 1
		(primitive_site TIEOFF_X43Y4 TIEOFF internal 2)
	)
	(tile 121 101 CLBLL_X40Y4 CLBLL 2
		(primitive_site SLICE_X62Y4 SLICEL internal 45)
		(primitive_site SLICE_X63Y4 SLICEL internal 45)
	)
	(tile 121 102 VBRK_X40Y4 VBRK 0
	)
	(tile 121 103 INT_X41Y4 INT 1
		(primitive_site TIEOFF_X44Y4 TIEOFF internal 2)
	)
	(tile 121 104 INT_INTERFACE_X41Y4 INT_INTERFACE 0
	)
	(tile 121 105 RIOI_X41Y4 RIOI 6
		(primitive_site OLOGIC_X2Y4 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y4 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y4 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y5 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y5 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y5 ILOGICE1 internal 28)
	)
	(tile 121 106 RIOB_X41Y4 RIOB 2
		(primitive_site V11 IOBS bonded 13)
		(primitive_site U11 IOBM bonded 13)
	)
	(tile 121 107 VBRK_X41Y4 VBRK 0
	)
	(tile 121 108 INT_X42Y4 INT 1
		(primitive_site TIEOFF_X45Y4 TIEOFF internal 2)
	)
	(tile 121 109 CLBLM_X42Y4 CLBLM 2
		(primitive_site SLICE_X64Y4 SLICEM internal 50)
		(primitive_site SLICE_X65Y4 SLICEL internal 45)
	)
	(tile 121 110 INT_X43Y4 INT 1
		(primitive_site TIEOFF_X46Y4 TIEOFF internal 2)
	)
	(tile 121 111 CLBLL_X43Y4 CLBLL 2
		(primitive_site SLICE_X66Y4 SLICEL internal 45)
		(primitive_site SLICE_X67Y4 SLICEL internal 45)
	)
	(tile 121 112 INT_X44Y4 INT 1
		(primitive_site TIEOFF_X47Y4 TIEOFF internal 2)
	)
	(tile 121 113 INT_INTERFACE_X44Y4 INT_INTERFACE 0
	)
	(tile 121 114 NULL_X114Y5 NULL 0
	)
	(tile 121 115 INT_X45Y4 INT 1
		(primitive_site TIEOFF_X48Y4 TIEOFF internal 2)
	)
	(tile 121 116 CLBLM_X45Y4 CLBLM 2
		(primitive_site SLICE_X68Y4 SLICEM internal 50)
		(primitive_site SLICE_X69Y4 SLICEL internal 45)
	)
	(tile 121 117 INT_X46Y4 INT 1
		(primitive_site TIEOFF_X49Y4 TIEOFF internal 2)
	)
	(tile 121 118 CLBLM_X46Y4 CLBLM 2
		(primitive_site SLICE_X70Y4 SLICEM internal 50)
		(primitive_site SLICE_X71Y4 SLICEL internal 45)
	)
	(tile 121 119 INT_X47Y4 INT 1
		(primitive_site TIEOFF_X50Y4 TIEOFF internal 2)
	)
	(tile 121 120 INT_INTERFACE_X47Y4 INT_INTERFACE 0
	)
	(tile 121 121 NULL_X121Y5 NULL 0
	)
	(tile 121 122 VBRK_X47Y4 VBRK 0
	)
	(tile 121 123 INT_X48Y4 INT 1
		(primitive_site TIEOFF_X52Y4 TIEOFF internal 2)
	)
	(tile 121 124 CLBLM_X48Y4 CLBLM 2
		(primitive_site SLICE_X72Y4 SLICEM internal 50)
		(primitive_site SLICE_X73Y4 SLICEL internal 45)
	)
	(tile 121 125 INT_X49Y4 INT 1
		(primitive_site TIEOFF_X53Y4 TIEOFF internal 2)
	)
	(tile 121 126 CLBLM_X49Y4 CLBLM 2
		(primitive_site SLICE_X74Y4 SLICEM internal 50)
		(primitive_site SLICE_X75Y4 SLICEL internal 45)
	)
	(tile 121 127 INT_X50Y4 INT 1
		(primitive_site TIEOFF_X54Y4 TIEOFF internal 2)
	)
	(tile 121 128 INT_INTERFACE_X50Y4 INT_INTERFACE 0
	)
	(tile 121 129 NULL_X129Y5 NULL 0
	)
	(tile 121 130 INT_X51Y4 INT 1
		(primitive_site TIEOFF_X55Y4 TIEOFF internal 2)
	)
	(tile 121 131 CLBLM_X51Y4 CLBLM 2
		(primitive_site SLICE_X76Y4 SLICEM internal 50)
		(primitive_site SLICE_X77Y4 SLICEL internal 45)
	)
	(tile 121 132 INT_X52Y4 INT 1
		(primitive_site TIEOFF_X56Y4 TIEOFF internal 2)
	)
	(tile 121 133 CLBLM_X52Y4 CLBLM 2
		(primitive_site SLICE_X78Y4 SLICEM internal 50)
		(primitive_site SLICE_X79Y4 SLICEL internal 45)
	)
	(tile 121 134 INT_X53Y4 INT 1
		(primitive_site TIEOFF_X57Y4 TIEOFF internal 2)
	)
	(tile 121 135 INT_INTERFACE_X53Y4 INT_INTERFACE 0
	)
	(tile 121 136 NULL_X136Y5 NULL 0
	)
	(tile 121 137 VBRK_X53Y4 VBRK 0
	)
	(tile 121 138 INT_X54Y4 INT 1
		(primitive_site TIEOFF_X59Y4 TIEOFF internal 2)
	)
	(tile 121 139 CLBLM_X54Y4 CLBLM 2
		(primitive_site SLICE_X80Y4 SLICEM internal 50)
		(primitive_site SLICE_X81Y4 SLICEL internal 45)
	)
	(tile 121 140 INT_X55Y4 INT 1
		(primitive_site TIEOFF_X60Y4 TIEOFF internal 2)
	)
	(tile 121 141 CLBLM_X55Y4 CLBLM 2
		(primitive_site SLICE_X82Y4 SLICEM internal 50)
		(primitive_site SLICE_X83Y4 SLICEL internal 45)
	)
	(tile 121 142 INT_X56Y4 INT 1
		(primitive_site TIEOFF_X61Y4 TIEOFF internal 2)
	)
	(tile 121 143 CLBLM_X56Y4 CLBLM 2
		(primitive_site SLICE_X84Y4 SLICEM internal 50)
		(primitive_site SLICE_X85Y4 SLICEL internal 45)
	)
	(tile 121 144 INT_X57Y4 INT 1
		(primitive_site TIEOFF_X62Y4 TIEOFF internal 2)
	)
	(tile 121 145 CLBLM_X57Y4 CLBLM 2
		(primitive_site SLICE_X86Y4 SLICEM internal 50)
		(primitive_site SLICE_X87Y4 SLICEL internal 45)
	)
	(tile 121 146 INT_X58Y4 INT 1
		(primitive_site TIEOFF_X63Y4 TIEOFF internal 2)
	)
	(tile 121 147 INT_INTERFACE_X58Y4 INT_INTERFACE 0
	)
	(tile 121 148 NULL_X148Y5 NULL 0
	)
	(tile 121 149 VBRK_X58Y4 VBRK 0
	)
	(tile 121 150 INT_X59Y4 INT 1
		(primitive_site TIEOFF_X65Y4 TIEOFF internal 2)
	)
	(tile 121 151 CLBLM_X59Y4 CLBLM 2
		(primitive_site SLICE_X88Y4 SLICEM internal 50)
		(primitive_site SLICE_X89Y4 SLICEL internal 45)
	)
	(tile 121 152 INT_X60Y4 INT 1
		(primitive_site TIEOFF_X66Y4 TIEOFF internal 2)
	)
	(tile 121 153 CLBLM_X60Y4 CLBLM 2
		(primitive_site SLICE_X90Y4 SLICEM internal 50)
		(primitive_site SLICE_X91Y4 SLICEL internal 45)
	)
	(tile 121 154 INT_X61Y4 INT 1
		(primitive_site TIEOFF_X67Y4 TIEOFF internal 2)
	)
	(tile 121 155 INT_INTERFACE_X61Y4 INT_INTERFACE 0
	)
	(tile 121 156 NULL_X156Y5 NULL 0
	)
	(tile 121 157 INT_X62Y4 INT 1
		(primitive_site TIEOFF_X68Y4 TIEOFF internal 2)
	)
	(tile 121 158 CLBLM_X62Y4 CLBLM 2
		(primitive_site SLICE_X92Y4 SLICEM internal 50)
		(primitive_site SLICE_X93Y4 SLICEL internal 45)
	)
	(tile 121 159 INT_X63Y4 INT 1
		(primitive_site TIEOFF_X69Y4 TIEOFF internal 2)
	)
	(tile 121 160 CLBLL_X63Y4 CLBLL 2
		(primitive_site SLICE_X94Y4 SLICEL internal 45)
		(primitive_site SLICE_X95Y4 SLICEL internal 45)
	)
	(tile 121 161 VBRK_X63Y4 VBRK 0
	)
	(tile 121 162 INT_X64Y4 INT 1
		(primitive_site TIEOFF_X70Y4 TIEOFF internal 2)
	)
	(tile 121 163 CLBLM_X64Y4 CLBLM 2
		(primitive_site SLICE_X96Y4 SLICEM internal 50)
		(primitive_site SLICE_X97Y4 SLICEL internal 45)
	)
	(tile 121 164 INT_X65Y4 INT 1
		(primitive_site TIEOFF_X71Y4 TIEOFF internal 2)
	)
	(tile 121 165 CLBLL_X65Y4 CLBLL 2
		(primitive_site SLICE_X98Y4 SLICEL internal 45)
		(primitive_site SLICE_X99Y4 SLICEL internal 45)
	)
	(tile 121 166 INT_X66Y4 INT 1
		(primitive_site TIEOFF_X72Y4 TIEOFF internal 2)
	)
	(tile 121 167 CLBLL_X66Y4 CLBLL 2
		(primitive_site SLICE_X100Y4 SLICEL internal 45)
		(primitive_site SLICE_X101Y4 SLICEL internal 45)
	)
	(tile 121 168 INT_X67Y4 INT 1
		(primitive_site TIEOFF_X73Y4 TIEOFF internal 2)
	)
	(tile 121 169 CLBLM_X67Y4 CLBLM 2
		(primitive_site SLICE_X102Y4 SLICEM internal 50)
		(primitive_site SLICE_X103Y4 SLICEL internal 45)
	)
	(tile 121 170 INT_X68Y4 INT 1
		(primitive_site TIEOFF_X74Y4 TIEOFF internal 2)
	)
	(tile 121 171 CLBLL_X68Y4 CLBLL 2
		(primitive_site SLICE_X104Y4 SLICEL internal 45)
		(primitive_site SLICE_X105Y4 SLICEL internal 45)
	)
	(tile 121 172 INT_X69Y4 INT 1
		(primitive_site TIEOFF_X75Y4 TIEOFF internal 2)
	)
	(tile 121 173 EMAC_INT_INTERFACE_X69Y4 EMAC_INT_INTERFACE 0
	)
	(tile 121 174 NULL_X174Y5 NULL 0
	)
	(tile 121 175 INT_X70Y4 INT 1
		(primitive_site TIEOFF_X76Y4 TIEOFF internal 2)
	)
	(tile 121 176 GTX_INT_INTERFACE_X70Y4 GTX_INT_INTERFACE 0
	)
	(tile 121 177 R_TERM_INT_X70Y4 R_TERM_INT 0
	)
	(tile 121 178 NULL_X178Y5 NULL 0
	)
	(tile 122 0 NULL_X0Y4 NULL 0
	)
	(tile 122 1 NULL_X1Y4 NULL 0
	)
	(tile 122 2 L_TERM_INT_X0Y3 L_TERM_INT 0
	)
	(tile 122 3 INT_X0Y3 INT 1
		(primitive_site TIEOFF_X0Y3 TIEOFF internal 2)
	)
	(tile 122 4 IOI_L_INT_INTERFACE_X0Y3 IOI_L_INT_INTERFACE 0
	)
	(tile 122 5 VBRK_X0Y3 VBRK 0
	)
	(tile 122 6 INT_X1Y3 INT 1
		(primitive_site TIEOFF_X1Y3 TIEOFF internal 2)
	)
	(tile 122 7 CLBLM_X1Y3 CLBLM 2
		(primitive_site SLICE_X0Y3 SLICEM internal 50)
		(primitive_site SLICE_X1Y3 SLICEL internal 45)
	)
	(tile 122 8 INT_X2Y3 INT 1
		(primitive_site TIEOFF_X2Y3 TIEOFF internal 2)
	)
	(tile 122 9 CLBLL_X2Y3 CLBLL 2
		(primitive_site SLICE_X2Y3 SLICEL internal 45)
		(primitive_site SLICE_X3Y3 SLICEL internal 45)
	)
	(tile 122 10 INT_X3Y3 INT 1
		(primitive_site TIEOFF_X3Y3 TIEOFF internal 2)
	)
	(tile 122 11 CLBLM_X3Y3 CLBLM 2
		(primitive_site SLICE_X4Y3 SLICEM internal 50)
		(primitive_site SLICE_X5Y3 SLICEL internal 45)
	)
	(tile 122 12 INT_X4Y3 INT 1
		(primitive_site TIEOFF_X4Y3 TIEOFF internal 2)
	)
	(tile 122 13 CLBLL_X4Y3 CLBLL 2
		(primitive_site SLICE_X6Y3 SLICEL internal 45)
		(primitive_site SLICE_X7Y3 SLICEL internal 45)
	)
	(tile 122 14 INT_X5Y3 INT 1
		(primitive_site TIEOFF_X5Y3 TIEOFF internal 2)
	)
	(tile 122 15 INT_INTERFACE_X5Y3 INT_INTERFACE 0
	)
	(tile 122 16 NULL_X16Y4 NULL 0
	)
	(tile 122 17 INT_X6Y3 INT 1
		(primitive_site TIEOFF_X6Y3 TIEOFF internal 2)
	)
	(tile 122 18 CLBLM_X6Y3 CLBLM 2
		(primitive_site SLICE_X8Y3 SLICEM internal 50)
		(primitive_site SLICE_X9Y3 SLICEL internal 45)
	)
	(tile 122 19 INT_X7Y3 INT 1
		(primitive_site TIEOFF_X7Y3 TIEOFF internal 2)
	)
	(tile 122 20 CLBLM_X7Y3 CLBLM 2
		(primitive_site SLICE_X10Y3 SLICEM internal 50)
		(primitive_site SLICE_X11Y3 SLICEL internal 45)
	)
	(tile 122 21 VBRK_X7Y3 VBRK 0
	)
	(tile 122 22 INT_X8Y3 INT 1
		(primitive_site TIEOFF_X8Y3 TIEOFF internal 2)
	)
	(tile 122 23 INT_INTERFACE_X8Y3 INT_INTERFACE 0
	)
	(tile 122 24 NULL_X24Y4 NULL 0
	)
	(tile 122 25 INT_X9Y3 INT 1
		(primitive_site TIEOFF_X10Y3 TIEOFF internal 2)
	)
	(tile 122 26 CLBLM_X9Y3 CLBLM 2
		(primitive_site SLICE_X12Y3 SLICEM internal 50)
		(primitive_site SLICE_X13Y3 SLICEL internal 45)
	)
	(tile 122 27 INT_X10Y3 INT 1
		(primitive_site TIEOFF_X11Y3 TIEOFF internal 2)
	)
	(tile 122 28 CLBLM_X10Y3 CLBLM 2
		(primitive_site SLICE_X14Y3 SLICEM internal 50)
		(primitive_site SLICE_X15Y3 SLICEL internal 45)
	)
	(tile 122 29 INT_X11Y3 INT 1
		(primitive_site TIEOFF_X12Y3 TIEOFF internal 2)
	)
	(tile 122 30 CLBLM_X11Y3 CLBLM 2
		(primitive_site SLICE_X16Y3 SLICEM internal 50)
		(primitive_site SLICE_X17Y3 SLICEL internal 45)
	)
	(tile 122 31 INT_X12Y3 INT 1
		(primitive_site TIEOFF_X13Y3 TIEOFF internal 2)
	)
	(tile 122 32 CLBLM_X12Y3 CLBLM 2
		(primitive_site SLICE_X18Y3 SLICEM internal 50)
		(primitive_site SLICE_X19Y3 SLICEL internal 45)
	)
	(tile 122 33 VBRK_X12Y3 VBRK 0
	)
	(tile 122 34 INT_X13Y3 INT 1
		(primitive_site TIEOFF_X14Y3 TIEOFF internal 2)
	)
	(tile 122 35 INT_INTERFACE_X13Y3 INT_INTERFACE 0
	)
	(tile 122 36 NULL_X36Y4 NULL 0
	)
	(tile 122 37 INT_X14Y3 INT 1
		(primitive_site TIEOFF_X16Y3 TIEOFF internal 2)
	)
	(tile 122 38 CLBLM_X14Y3 CLBLM 2
		(primitive_site SLICE_X20Y3 SLICEM internal 50)
		(primitive_site SLICE_X21Y3 SLICEL internal 45)
	)
	(tile 122 39 INT_X15Y3 INT 1
		(primitive_site TIEOFF_X17Y3 TIEOFF internal 2)
	)
	(tile 122 40 CLBLM_X15Y3 CLBLM 2
		(primitive_site SLICE_X22Y3 SLICEM internal 50)
		(primitive_site SLICE_X23Y3 SLICEL internal 45)
	)
	(tile 122 41 INT_X16Y3 INT 1
		(primitive_site TIEOFF_X18Y3 TIEOFF internal 2)
	)
	(tile 122 42 INT_INTERFACE_X16Y3 INT_INTERFACE 0
	)
	(tile 122 43 NULL_X43Y4 NULL 0
	)
	(tile 122 44 INT_X17Y3 INT 1
		(primitive_site TIEOFF_X19Y3 TIEOFF internal 2)
	)
	(tile 122 45 CLBLM_X17Y3 CLBLM 2
		(primitive_site SLICE_X24Y3 SLICEM internal 50)
		(primitive_site SLICE_X25Y3 SLICEL internal 45)
	)
	(tile 122 46 INT_X18Y3 INT 1
		(primitive_site TIEOFF_X20Y3 TIEOFF internal 2)
	)
	(tile 122 47 CLBLM_X18Y3 CLBLM 2
		(primitive_site SLICE_X26Y3 SLICEM internal 50)
		(primitive_site SLICE_X27Y3 SLICEL internal 45)
	)
	(tile 122 48 VBRK_X18Y3 VBRK 0
	)
	(tile 122 49 INT_X19Y3 INT 1
		(primitive_site TIEOFF_X21Y3 TIEOFF internal 2)
	)
	(tile 122 50 INT_INTERFACE_X19Y3 INT_INTERFACE 0
	)
	(tile 122 51 NULL_X51Y4 NULL 0
	)
	(tile 122 52 INT_X20Y3 INT 1
		(primitive_site TIEOFF_X23Y3 TIEOFF internal 2)
	)
	(tile 122 53 CLBLM_X20Y3 CLBLM 2
		(primitive_site SLICE_X28Y3 SLICEM internal 50)
		(primitive_site SLICE_X29Y3 SLICEL internal 45)
	)
	(tile 122 54 INT_X21Y3 INT 1
		(primitive_site TIEOFF_X24Y3 TIEOFF internal 2)
	)
	(tile 122 55 CLBLM_X21Y3 CLBLM 2
		(primitive_site SLICE_X30Y3 SLICEM internal 50)
		(primitive_site SLICE_X31Y3 SLICEL internal 45)
	)
	(tile 122 56 INT_X22Y3 INT 1
		(primitive_site TIEOFF_X25Y3 TIEOFF internal 2)
	)
	(tile 122 57 INT_INTERFACE_X22Y3 INT_INTERFACE 0
	)
	(tile 122 58 NULL_X58Y4 NULL 0
	)
	(tile 122 59 INT_X23Y3 INT 1
		(primitive_site TIEOFF_X26Y3 TIEOFF internal 2)
	)
	(tile 122 60 CLBLM_X23Y3 CLBLM 2
		(primitive_site SLICE_X32Y3 SLICEM internal 50)
		(primitive_site SLICE_X33Y3 SLICEL internal 45)
	)
	(tile 122 61 INT_X24Y3 INT 1
		(primitive_site TIEOFF_X27Y3 TIEOFF internal 2)
	)
	(tile 122 62 CLBLL_X24Y3 CLBLL 2
		(primitive_site SLICE_X34Y3 SLICEL internal 45)
		(primitive_site SLICE_X35Y3 SLICEL internal 45)
	)
	(tile 122 63 VBRK_X24Y3 VBRK 0
	)
	(tile 122 64 NULL_X64Y4 NULL 0
	)
	(tile 122 65 NULL_X65Y4 NULL 0
	)
	(tile 122 66 INT_X25Y3 INT 1
		(primitive_site TIEOFF_X28Y3 TIEOFF internal 2)
	)
	(tile 122 67 IOI_L_INT_INTERFACE_X25Y3 IOI_L_INT_INTERFACE 0
	)
	(tile 122 68 VBRK_X25Y3 VBRK 0
	)
	(tile 122 69 INT_X26Y3 INT 1
		(primitive_site TIEOFF_X29Y3 TIEOFF internal 2)
	)
	(tile 122 70 CLBLM_X26Y3 CLBLM 2
		(primitive_site SLICE_X36Y3 SLICEM internal 50)
		(primitive_site SLICE_X37Y3 SLICEL internal 45)
	)
	(tile 122 71 INT_X27Y3 INT 1
		(primitive_site TIEOFF_X30Y3 TIEOFF internal 2)
	)
	(tile 122 72 CLBLL_X27Y3 CLBLL 2
		(primitive_site SLICE_X38Y3 SLICEL internal 45)
		(primitive_site SLICE_X39Y3 SLICEL internal 45)
	)
	(tile 122 73 INT_X28Y3 INT 1
		(primitive_site TIEOFF_X31Y3 TIEOFF internal 2)
	)
	(tile 122 74 CLBLM_X28Y3 CLBLM 2
		(primitive_site SLICE_X40Y3 SLICEM internal 50)
		(primitive_site SLICE_X41Y3 SLICEL internal 45)
	)
	(tile 122 75 INT_X29Y3 INT 1
		(primitive_site TIEOFF_X32Y3 TIEOFF internal 2)
	)
	(tile 122 76 CLBLL_X29Y3 CLBLL 2
		(primitive_site SLICE_X42Y3 SLICEL internal 45)
		(primitive_site SLICE_X43Y3 SLICEL internal 45)
	)
	(tile 122 77 VBRK_X29Y3 VBRK 0
	)
	(tile 122 78 CENTER_SPACE2_X78Y4 CENTER_SPACE2 0
	)
	(tile 122 79 CENTER_SPACE1_X79Y4 CENTER_SPACE1 0
	)
	(tile 122 80 CENTER_SPACE2_X80Y4 CENTER_SPACE2 0
	)
	(tile 122 81 CENTER_SPACE1_X81Y4 CENTER_SPACE1 0
	)
	(tile 122 82 CENTER_SPACE2_X82Y4 CENTER_SPACE2 0
	)
	(tile 122 83 CENTER_SPACE1_X83Y4 CENTER_SPACE1 0
	)
	(tile 122 84 CENTER_SPACE2_X84Y4 CENTER_SPACE2 0
	)
	(tile 122 85 CENTER_SPACE1_X85Y4 CENTER_SPACE1 0
	)
	(tile 122 86 CENTER_SPACE2_X86Y4 CENTER_SPACE2 0
	)
	(tile 122 87 CENTER_SPACE1_X87Y4 CENTER_SPACE1 0
	)
	(tile 122 88 CENTER_SPACE2_X88Y4 CENTER_SPACE2 0
	)
	(tile 122 89 NULL_X89Y4 NULL 0
	)
	(tile 122 90 VFRAME_X89Y4 VFRAME 0
	)
	(tile 122 91 INT_X36Y3 INT 1
		(primitive_site TIEOFF_X39Y3 TIEOFF internal 2)
	)
	(tile 122 92 INT_INTERFACE_X36Y3 INT_INTERFACE 0
	)
	(tile 122 93 NULL_X93Y4 NULL 0
	)
	(tile 122 94 INT_X37Y3 INT 1
		(primitive_site TIEOFF_X40Y3 TIEOFF internal 2)
	)
	(tile 122 95 CLBLM_X37Y3 CLBLM 2
		(primitive_site SLICE_X56Y3 SLICEM internal 50)
		(primitive_site SLICE_X57Y3 SLICEL internal 45)
	)
	(tile 122 96 INT_X38Y3 INT 1
		(primitive_site TIEOFF_X41Y3 TIEOFF internal 2)
	)
	(tile 122 97 CLBLL_X38Y3 CLBLL 2
		(primitive_site SLICE_X58Y3 SLICEL internal 45)
		(primitive_site SLICE_X59Y3 SLICEL internal 45)
	)
	(tile 122 98 INT_X39Y3 INT 1
		(primitive_site TIEOFF_X42Y3 TIEOFF internal 2)
	)
	(tile 122 99 CLBLM_X39Y3 CLBLM 2
		(primitive_site SLICE_X60Y3 SLICEM internal 50)
		(primitive_site SLICE_X61Y3 SLICEL internal 45)
	)
	(tile 122 100 INT_X40Y3 INT 1
		(primitive_site TIEOFF_X43Y3 TIEOFF internal 2)
	)
	(tile 122 101 CLBLL_X40Y3 CLBLL 2
		(primitive_site SLICE_X62Y3 SLICEL internal 45)
		(primitive_site SLICE_X63Y3 SLICEL internal 45)
	)
	(tile 122 102 VBRK_X40Y3 VBRK 0
	)
	(tile 122 103 INT_X41Y3 INT 1
		(primitive_site TIEOFF_X44Y3 TIEOFF internal 2)
	)
	(tile 122 104 INT_INTERFACE_X41Y3 INT_INTERFACE 0
	)
	(tile 122 105 NULL_X105Y4 NULL 0
	)
	(tile 122 106 NULL_X106Y4 NULL 0
	)
	(tile 122 107 VBRK_X106Y4 VBRK 0
	)
	(tile 122 108 INT_X42Y3 INT 1
		(primitive_site TIEOFF_X45Y3 TIEOFF internal 2)
	)
	(tile 122 109 CLBLM_X42Y3 CLBLM 2
		(primitive_site SLICE_X64Y3 SLICEM internal 50)
		(primitive_site SLICE_X65Y3 SLICEL internal 45)
	)
	(tile 122 110 INT_X43Y3 INT 1
		(primitive_site TIEOFF_X46Y3 TIEOFF internal 2)
	)
	(tile 122 111 CLBLL_X43Y3 CLBLL 2
		(primitive_site SLICE_X66Y3 SLICEL internal 45)
		(primitive_site SLICE_X67Y3 SLICEL internal 45)
	)
	(tile 122 112 INT_X44Y3 INT 1
		(primitive_site TIEOFF_X47Y3 TIEOFF internal 2)
	)
	(tile 122 113 INT_INTERFACE_X44Y3 INT_INTERFACE 0
	)
	(tile 122 114 NULL_X114Y4 NULL 0
	)
	(tile 122 115 INT_X45Y3 INT 1
		(primitive_site TIEOFF_X48Y3 TIEOFF internal 2)
	)
	(tile 122 116 CLBLM_X45Y3 CLBLM 2
		(primitive_site SLICE_X68Y3 SLICEM internal 50)
		(primitive_site SLICE_X69Y3 SLICEL internal 45)
	)
	(tile 122 117 INT_X46Y3 INT 1
		(primitive_site TIEOFF_X49Y3 TIEOFF internal 2)
	)
	(tile 122 118 CLBLM_X46Y3 CLBLM 2
		(primitive_site SLICE_X70Y3 SLICEM internal 50)
		(primitive_site SLICE_X71Y3 SLICEL internal 45)
	)
	(tile 122 119 INT_X47Y3 INT 1
		(primitive_site TIEOFF_X50Y3 TIEOFF internal 2)
	)
	(tile 122 120 INT_INTERFACE_X47Y3 INT_INTERFACE 0
	)
	(tile 122 121 NULL_X121Y4 NULL 0
	)
	(tile 122 122 VBRK_X47Y3 VBRK 0
	)
	(tile 122 123 INT_X48Y3 INT 1
		(primitive_site TIEOFF_X52Y3 TIEOFF internal 2)
	)
	(tile 122 124 CLBLM_X48Y3 CLBLM 2
		(primitive_site SLICE_X72Y3 SLICEM internal 50)
		(primitive_site SLICE_X73Y3 SLICEL internal 45)
	)
	(tile 122 125 INT_X49Y3 INT 1
		(primitive_site TIEOFF_X53Y3 TIEOFF internal 2)
	)
	(tile 122 126 CLBLM_X49Y3 CLBLM 2
		(primitive_site SLICE_X74Y3 SLICEM internal 50)
		(primitive_site SLICE_X75Y3 SLICEL internal 45)
	)
	(tile 122 127 INT_X50Y3 INT 1
		(primitive_site TIEOFF_X54Y3 TIEOFF internal 2)
	)
	(tile 122 128 INT_INTERFACE_X50Y3 INT_INTERFACE 0
	)
	(tile 122 129 NULL_X129Y4 NULL 0
	)
	(tile 122 130 INT_X51Y3 INT 1
		(primitive_site TIEOFF_X55Y3 TIEOFF internal 2)
	)
	(tile 122 131 CLBLM_X51Y3 CLBLM 2
		(primitive_site SLICE_X76Y3 SLICEM internal 50)
		(primitive_site SLICE_X77Y3 SLICEL internal 45)
	)
	(tile 122 132 INT_X52Y3 INT 1
		(primitive_site TIEOFF_X56Y3 TIEOFF internal 2)
	)
	(tile 122 133 CLBLM_X52Y3 CLBLM 2
		(primitive_site SLICE_X78Y3 SLICEM internal 50)
		(primitive_site SLICE_X79Y3 SLICEL internal 45)
	)
	(tile 122 134 INT_X53Y3 INT 1
		(primitive_site TIEOFF_X57Y3 TIEOFF internal 2)
	)
	(tile 122 135 INT_INTERFACE_X53Y3 INT_INTERFACE 0
	)
	(tile 122 136 NULL_X136Y4 NULL 0
	)
	(tile 122 137 VBRK_X53Y3 VBRK 0
	)
	(tile 122 138 INT_X54Y3 INT 1
		(primitive_site TIEOFF_X59Y3 TIEOFF internal 2)
	)
	(tile 122 139 CLBLM_X54Y3 CLBLM 2
		(primitive_site SLICE_X80Y3 SLICEM internal 50)
		(primitive_site SLICE_X81Y3 SLICEL internal 45)
	)
	(tile 122 140 INT_X55Y3 INT 1
		(primitive_site TIEOFF_X60Y3 TIEOFF internal 2)
	)
	(tile 122 141 CLBLM_X55Y3 CLBLM 2
		(primitive_site SLICE_X82Y3 SLICEM internal 50)
		(primitive_site SLICE_X83Y3 SLICEL internal 45)
	)
	(tile 122 142 INT_X56Y3 INT 1
		(primitive_site TIEOFF_X61Y3 TIEOFF internal 2)
	)
	(tile 122 143 CLBLM_X56Y3 CLBLM 2
		(primitive_site SLICE_X84Y3 SLICEM internal 50)
		(primitive_site SLICE_X85Y3 SLICEL internal 45)
	)
	(tile 122 144 INT_X57Y3 INT 1
		(primitive_site TIEOFF_X62Y3 TIEOFF internal 2)
	)
	(tile 122 145 CLBLM_X57Y3 CLBLM 2
		(primitive_site SLICE_X86Y3 SLICEM internal 50)
		(primitive_site SLICE_X87Y3 SLICEL internal 45)
	)
	(tile 122 146 INT_X58Y3 INT 1
		(primitive_site TIEOFF_X63Y3 TIEOFF internal 2)
	)
	(tile 122 147 INT_INTERFACE_X58Y3 INT_INTERFACE 0
	)
	(tile 122 148 NULL_X148Y4 NULL 0
	)
	(tile 122 149 VBRK_X58Y3 VBRK 0
	)
	(tile 122 150 INT_X59Y3 INT 1
		(primitive_site TIEOFF_X65Y3 TIEOFF internal 2)
	)
	(tile 122 151 CLBLM_X59Y3 CLBLM 2
		(primitive_site SLICE_X88Y3 SLICEM internal 50)
		(primitive_site SLICE_X89Y3 SLICEL internal 45)
	)
	(tile 122 152 INT_X60Y3 INT 1
		(primitive_site TIEOFF_X66Y3 TIEOFF internal 2)
	)
	(tile 122 153 CLBLM_X60Y3 CLBLM 2
		(primitive_site SLICE_X90Y3 SLICEM internal 50)
		(primitive_site SLICE_X91Y3 SLICEL internal 45)
	)
	(tile 122 154 INT_X61Y3 INT 1
		(primitive_site TIEOFF_X67Y3 TIEOFF internal 2)
	)
	(tile 122 155 INT_INTERFACE_X61Y3 INT_INTERFACE 0
	)
	(tile 122 156 NULL_X156Y4 NULL 0
	)
	(tile 122 157 INT_X62Y3 INT 1
		(primitive_site TIEOFF_X68Y3 TIEOFF internal 2)
	)
	(tile 122 158 CLBLM_X62Y3 CLBLM 2
		(primitive_site SLICE_X92Y3 SLICEM internal 50)
		(primitive_site SLICE_X93Y3 SLICEL internal 45)
	)
	(tile 122 159 INT_X63Y3 INT 1
		(primitive_site TIEOFF_X69Y3 TIEOFF internal 2)
	)
	(tile 122 160 CLBLL_X63Y3 CLBLL 2
		(primitive_site SLICE_X94Y3 SLICEL internal 45)
		(primitive_site SLICE_X95Y3 SLICEL internal 45)
	)
	(tile 122 161 VBRK_X63Y3 VBRK 0
	)
	(tile 122 162 INT_X64Y3 INT 1
		(primitive_site TIEOFF_X70Y3 TIEOFF internal 2)
	)
	(tile 122 163 CLBLM_X64Y3 CLBLM 2
		(primitive_site SLICE_X96Y3 SLICEM internal 50)
		(primitive_site SLICE_X97Y3 SLICEL internal 45)
	)
	(tile 122 164 INT_X65Y3 INT 1
		(primitive_site TIEOFF_X71Y3 TIEOFF internal 2)
	)
	(tile 122 165 CLBLL_X65Y3 CLBLL 2
		(primitive_site SLICE_X98Y3 SLICEL internal 45)
		(primitive_site SLICE_X99Y3 SLICEL internal 45)
	)
	(tile 122 166 INT_X66Y3 INT 1
		(primitive_site TIEOFF_X72Y3 TIEOFF internal 2)
	)
	(tile 122 167 CLBLL_X66Y3 CLBLL 2
		(primitive_site SLICE_X100Y3 SLICEL internal 45)
		(primitive_site SLICE_X101Y3 SLICEL internal 45)
	)
	(tile 122 168 INT_X67Y3 INT 1
		(primitive_site TIEOFF_X73Y3 TIEOFF internal 2)
	)
	(tile 122 169 CLBLM_X67Y3 CLBLM 2
		(primitive_site SLICE_X102Y3 SLICEM internal 50)
		(primitive_site SLICE_X103Y3 SLICEL internal 45)
	)
	(tile 122 170 INT_X68Y3 INT 1
		(primitive_site TIEOFF_X74Y3 TIEOFF internal 2)
	)
	(tile 122 171 CLBLL_X68Y3 CLBLL 2
		(primitive_site SLICE_X104Y3 SLICEL internal 45)
		(primitive_site SLICE_X105Y3 SLICEL internal 45)
	)
	(tile 122 172 INT_X69Y3 INT 1
		(primitive_site TIEOFF_X75Y3 TIEOFF internal 2)
	)
	(tile 122 173 EMAC_INT_INTERFACE_X69Y3 EMAC_INT_INTERFACE 0
	)
	(tile 122 174 NULL_X174Y4 NULL 0
	)
	(tile 122 175 INT_X70Y3 INT 1
		(primitive_site TIEOFF_X76Y3 TIEOFF internal 2)
	)
	(tile 122 176 GTX_INT_INTERFACE_X70Y3 GTX_INT_INTERFACE 0
	)
	(tile 122 177 R_TERM_INT_X70Y3 R_TERM_INT 0
	)
	(tile 122 178 NULL_X178Y4 NULL 0
	)
	(tile 123 0 LIOB_X0Y2 LIOB 2
		(primitive_site W20 IOBS bonded 13)
		(primitive_site Y20 IOBM bonded 13)
	)
	(tile 123 1 LIOI_X0Y2 LIOI 6
		(primitive_site IODELAY_X0Y2 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y2 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y3 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y3 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y3 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y2 OLOGICE1 internal 32)
	)
	(tile 123 2 L_TERM_INT_X0Y2 L_TERM_INT 0
	)
	(tile 123 3 INT_X0Y2 INT 1
		(primitive_site TIEOFF_X0Y2 TIEOFF internal 2)
	)
	(tile 123 4 IOI_L_INT_INTERFACE_X0Y2 IOI_L_INT_INTERFACE 0
	)
	(tile 123 5 VBRK_X0Y2 VBRK 0
	)
	(tile 123 6 INT_X1Y2 INT 1
		(primitive_site TIEOFF_X1Y2 TIEOFF internal 2)
	)
	(tile 123 7 CLBLM_X1Y2 CLBLM 2
		(primitive_site SLICE_X0Y2 SLICEM internal 50)
		(primitive_site SLICE_X1Y2 SLICEL internal 45)
	)
	(tile 123 8 INT_X2Y2 INT 1
		(primitive_site TIEOFF_X2Y2 TIEOFF internal 2)
	)
	(tile 123 9 CLBLL_X2Y2 CLBLL 2
		(primitive_site SLICE_X2Y2 SLICEL internal 45)
		(primitive_site SLICE_X3Y2 SLICEL internal 45)
	)
	(tile 123 10 INT_X3Y2 INT 1
		(primitive_site TIEOFF_X3Y2 TIEOFF internal 2)
	)
	(tile 123 11 CLBLM_X3Y2 CLBLM 2
		(primitive_site SLICE_X4Y2 SLICEM internal 50)
		(primitive_site SLICE_X5Y2 SLICEL internal 45)
	)
	(tile 123 12 INT_X4Y2 INT 1
		(primitive_site TIEOFF_X4Y2 TIEOFF internal 2)
	)
	(tile 123 13 CLBLL_X4Y2 CLBLL 2
		(primitive_site SLICE_X6Y2 SLICEL internal 45)
		(primitive_site SLICE_X7Y2 SLICEL internal 45)
	)
	(tile 123 14 INT_X5Y2 INT 1
		(primitive_site TIEOFF_X5Y2 TIEOFF internal 2)
	)
	(tile 123 15 INT_INTERFACE_X5Y2 INT_INTERFACE 0
	)
	(tile 123 16 NULL_X16Y3 NULL 0
	)
	(tile 123 17 INT_X6Y2 INT 1
		(primitive_site TIEOFF_X6Y2 TIEOFF internal 2)
	)
	(tile 123 18 CLBLM_X6Y2 CLBLM 2
		(primitive_site SLICE_X8Y2 SLICEM internal 50)
		(primitive_site SLICE_X9Y2 SLICEL internal 45)
	)
	(tile 123 19 INT_X7Y2 INT 1
		(primitive_site TIEOFF_X7Y2 TIEOFF internal 2)
	)
	(tile 123 20 CLBLM_X7Y2 CLBLM 2
		(primitive_site SLICE_X10Y2 SLICEM internal 50)
		(primitive_site SLICE_X11Y2 SLICEL internal 45)
	)
	(tile 123 21 VBRK_X7Y2 VBRK 0
	)
	(tile 123 22 INT_X8Y2 INT 1
		(primitive_site TIEOFF_X8Y2 TIEOFF internal 2)
	)
	(tile 123 23 INT_INTERFACE_X8Y2 INT_INTERFACE 0
	)
	(tile 123 24 NULL_X24Y3 NULL 0
	)
	(tile 123 25 INT_X9Y2 INT 1
		(primitive_site TIEOFF_X10Y2 TIEOFF internal 2)
	)
	(tile 123 26 CLBLM_X9Y2 CLBLM 2
		(primitive_site SLICE_X12Y2 SLICEM internal 50)
		(primitive_site SLICE_X13Y2 SLICEL internal 45)
	)
	(tile 123 27 INT_X10Y2 INT 1
		(primitive_site TIEOFF_X11Y2 TIEOFF internal 2)
	)
	(tile 123 28 CLBLM_X10Y2 CLBLM 2
		(primitive_site SLICE_X14Y2 SLICEM internal 50)
		(primitive_site SLICE_X15Y2 SLICEL internal 45)
	)
	(tile 123 29 INT_X11Y2 INT 1
		(primitive_site TIEOFF_X12Y2 TIEOFF internal 2)
	)
	(tile 123 30 CLBLM_X11Y2 CLBLM 2
		(primitive_site SLICE_X16Y2 SLICEM internal 50)
		(primitive_site SLICE_X17Y2 SLICEL internal 45)
	)
	(tile 123 31 INT_X12Y2 INT 1
		(primitive_site TIEOFF_X13Y2 TIEOFF internal 2)
	)
	(tile 123 32 CLBLM_X12Y2 CLBLM 2
		(primitive_site SLICE_X18Y2 SLICEM internal 50)
		(primitive_site SLICE_X19Y2 SLICEL internal 45)
	)
	(tile 123 33 VBRK_X12Y2 VBRK 0
	)
	(tile 123 34 INT_X13Y2 INT 1
		(primitive_site TIEOFF_X14Y2 TIEOFF internal 2)
	)
	(tile 123 35 INT_INTERFACE_X13Y2 INT_INTERFACE 0
	)
	(tile 123 36 NULL_X36Y3 NULL 0
	)
	(tile 123 37 INT_X14Y2 INT 1
		(primitive_site TIEOFF_X16Y2 TIEOFF internal 2)
	)
	(tile 123 38 CLBLM_X14Y2 CLBLM 2
		(primitive_site SLICE_X20Y2 SLICEM internal 50)
		(primitive_site SLICE_X21Y2 SLICEL internal 45)
	)
	(tile 123 39 INT_X15Y2 INT 1
		(primitive_site TIEOFF_X17Y2 TIEOFF internal 2)
	)
	(tile 123 40 CLBLM_X15Y2 CLBLM 2
		(primitive_site SLICE_X22Y2 SLICEM internal 50)
		(primitive_site SLICE_X23Y2 SLICEL internal 45)
	)
	(tile 123 41 INT_X16Y2 INT 1
		(primitive_site TIEOFF_X18Y2 TIEOFF internal 2)
	)
	(tile 123 42 INT_INTERFACE_X16Y2 INT_INTERFACE 0
	)
	(tile 123 43 NULL_X43Y3 NULL 0
	)
	(tile 123 44 INT_X17Y2 INT 1
		(primitive_site TIEOFF_X19Y2 TIEOFF internal 2)
	)
	(tile 123 45 CLBLM_X17Y2 CLBLM 2
		(primitive_site SLICE_X24Y2 SLICEM internal 50)
		(primitive_site SLICE_X25Y2 SLICEL internal 45)
	)
	(tile 123 46 INT_X18Y2 INT 1
		(primitive_site TIEOFF_X20Y2 TIEOFF internal 2)
	)
	(tile 123 47 CLBLM_X18Y2 CLBLM 2
		(primitive_site SLICE_X26Y2 SLICEM internal 50)
		(primitive_site SLICE_X27Y2 SLICEL internal 45)
	)
	(tile 123 48 VBRK_X18Y2 VBRK 0
	)
	(tile 123 49 INT_X19Y2 INT 1
		(primitive_site TIEOFF_X21Y2 TIEOFF internal 2)
	)
	(tile 123 50 INT_INTERFACE_X19Y2 INT_INTERFACE 0
	)
	(tile 123 51 NULL_X51Y3 NULL 0
	)
	(tile 123 52 INT_X20Y2 INT 1
		(primitive_site TIEOFF_X23Y2 TIEOFF internal 2)
	)
	(tile 123 53 CLBLM_X20Y2 CLBLM 2
		(primitive_site SLICE_X28Y2 SLICEM internal 50)
		(primitive_site SLICE_X29Y2 SLICEL internal 45)
	)
	(tile 123 54 INT_X21Y2 INT 1
		(primitive_site TIEOFF_X24Y2 TIEOFF internal 2)
	)
	(tile 123 55 CLBLM_X21Y2 CLBLM 2
		(primitive_site SLICE_X30Y2 SLICEM internal 50)
		(primitive_site SLICE_X31Y2 SLICEL internal 45)
	)
	(tile 123 56 INT_X22Y2 INT 1
		(primitive_site TIEOFF_X25Y2 TIEOFF internal 2)
	)
	(tile 123 57 INT_INTERFACE_X22Y2 INT_INTERFACE 0
	)
	(tile 123 58 NULL_X58Y3 NULL 0
	)
	(tile 123 59 INT_X23Y2 INT 1
		(primitive_site TIEOFF_X26Y2 TIEOFF internal 2)
	)
	(tile 123 60 CLBLM_X23Y2 CLBLM 2
		(primitive_site SLICE_X32Y2 SLICEM internal 50)
		(primitive_site SLICE_X33Y2 SLICEL internal 45)
	)
	(tile 123 61 INT_X24Y2 INT 1
		(primitive_site TIEOFF_X27Y2 TIEOFF internal 2)
	)
	(tile 123 62 CLBLL_X24Y2 CLBLL 2
		(primitive_site SLICE_X34Y2 SLICEL internal 45)
		(primitive_site SLICE_X35Y2 SLICEL internal 45)
	)
	(tile 123 63 VBRK_X24Y2 VBRK 0
	)
	(tile 123 64 LIOB_FT_X25Y2 LIOB_FT 2
		(primitive_site AA14 IOBS bonded 13)
		(primitive_site AB14 IOBM bonded 13)
	)
	(tile 123 65 LIOI_X25Y2 LIOI 6
		(primitive_site IODELAY_X1Y2 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y2 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y3 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y3 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y3 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y2 OLOGICE1 internal 32)
	)
	(tile 123 66 INT_X25Y2 INT 1
		(primitive_site TIEOFF_X28Y2 TIEOFF internal 2)
	)
	(tile 123 67 IOI_L_INT_INTERFACE_X25Y2 IOI_L_INT_INTERFACE 0
	)
	(tile 123 68 VBRK_X25Y2 VBRK 0
	)
	(tile 123 69 INT_X26Y2 INT 1
		(primitive_site TIEOFF_X29Y2 TIEOFF internal 2)
	)
	(tile 123 70 CLBLM_X26Y2 CLBLM 2
		(primitive_site SLICE_X36Y2 SLICEM internal 50)
		(primitive_site SLICE_X37Y2 SLICEL internal 45)
	)
	(tile 123 71 INT_X27Y2 INT 1
		(primitive_site TIEOFF_X30Y2 TIEOFF internal 2)
	)
	(tile 123 72 CLBLL_X27Y2 CLBLL 2
		(primitive_site SLICE_X38Y2 SLICEL internal 45)
		(primitive_site SLICE_X39Y2 SLICEL internal 45)
	)
	(tile 123 73 INT_X28Y2 INT 1
		(primitive_site TIEOFF_X31Y2 TIEOFF internal 2)
	)
	(tile 123 74 CLBLM_X28Y2 CLBLM 2
		(primitive_site SLICE_X40Y2 SLICEM internal 50)
		(primitive_site SLICE_X41Y2 SLICEL internal 45)
	)
	(tile 123 75 INT_X29Y2 INT 1
		(primitive_site TIEOFF_X32Y2 TIEOFF internal 2)
	)
	(tile 123 76 CLBLL_X29Y2 CLBLL 2
		(primitive_site SLICE_X42Y2 SLICEL internal 45)
		(primitive_site SLICE_X43Y2 SLICEL internal 45)
	)
	(tile 123 77 VBRK_X29Y2 VBRK 0
	)
	(tile 123 78 CENTER_SPACE2_X78Y3 CENTER_SPACE2 0
	)
	(tile 123 79 CENTER_SPACE1_X79Y3 CENTER_SPACE1 0
	)
	(tile 123 80 CENTER_SPACE2_X80Y3 CENTER_SPACE2 0
	)
	(tile 123 81 CENTER_SPACE1_X81Y3 CENTER_SPACE1 0
	)
	(tile 123 82 CENTER_SPACE2_X82Y3 CENTER_SPACE2 0
	)
	(tile 123 83 CENTER_SPACE1_X83Y3 CENTER_SPACE1 0
	)
	(tile 123 84 CENTER_SPACE2_X84Y3 CENTER_SPACE2 0
	)
	(tile 123 85 CENTER_SPACE1_X85Y3 CENTER_SPACE1 0
	)
	(tile 123 86 CENTER_SPACE2_X86Y3 CENTER_SPACE2 0
	)
	(tile 123 87 CENTER_SPACE1_X87Y3 CENTER_SPACE1 0
	)
	(tile 123 88 CENTER_SPACE2_X88Y3 CENTER_SPACE2 0
	)
	(tile 123 89 NULL_X89Y3 NULL 0
	)
	(tile 123 90 VFRAME_X89Y3 VFRAME 0
	)
	(tile 123 91 INT_X36Y2 INT 1
		(primitive_site TIEOFF_X39Y2 TIEOFF internal 2)
	)
	(tile 123 92 INT_INTERFACE_X36Y2 INT_INTERFACE 0
	)
	(tile 123 93 NULL_X93Y3 NULL 0
	)
	(tile 123 94 INT_X37Y2 INT 1
		(primitive_site TIEOFF_X40Y2 TIEOFF internal 2)
	)
	(tile 123 95 CLBLM_X37Y2 CLBLM 2
		(primitive_site SLICE_X56Y2 SLICEM internal 50)
		(primitive_site SLICE_X57Y2 SLICEL internal 45)
	)
	(tile 123 96 INT_X38Y2 INT 1
		(primitive_site TIEOFF_X41Y2 TIEOFF internal 2)
	)
	(tile 123 97 CLBLL_X38Y2 CLBLL 2
		(primitive_site SLICE_X58Y2 SLICEL internal 45)
		(primitive_site SLICE_X59Y2 SLICEL internal 45)
	)
	(tile 123 98 INT_X39Y2 INT 1
		(primitive_site TIEOFF_X42Y2 TIEOFF internal 2)
	)
	(tile 123 99 CLBLM_X39Y2 CLBLM 2
		(primitive_site SLICE_X60Y2 SLICEM internal 50)
		(primitive_site SLICE_X61Y2 SLICEL internal 45)
	)
	(tile 123 100 INT_X40Y2 INT 1
		(primitive_site TIEOFF_X43Y2 TIEOFF internal 2)
	)
	(tile 123 101 CLBLL_X40Y2 CLBLL 2
		(primitive_site SLICE_X62Y2 SLICEL internal 45)
		(primitive_site SLICE_X63Y2 SLICEL internal 45)
	)
	(tile 123 102 VBRK_X40Y2 VBRK 0
	)
	(tile 123 103 INT_X41Y2 INT 1
		(primitive_site TIEOFF_X44Y2 TIEOFF internal 2)
	)
	(tile 123 104 INT_INTERFACE_X41Y2 INT_INTERFACE 0
	)
	(tile 123 105 RIOI_X41Y2 RIOI 6
		(primitive_site OLOGIC_X2Y2 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y2 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y2 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y3 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y3 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y3 ILOGICE1 internal 28)
	)
	(tile 123 106 RIOB_X41Y2 RIOB 2
		(primitive_site Y11 IOBS bonded 13)
		(primitive_site AA11 IOBM bonded 13)
	)
	(tile 123 107 VBRK_X41Y2 VBRK 0
	)
	(tile 123 108 INT_X42Y2 INT 1
		(primitive_site TIEOFF_X45Y2 TIEOFF internal 2)
	)
	(tile 123 109 CLBLM_X42Y2 CLBLM 2
		(primitive_site SLICE_X64Y2 SLICEM internal 50)
		(primitive_site SLICE_X65Y2 SLICEL internal 45)
	)
	(tile 123 110 INT_X43Y2 INT 1
		(primitive_site TIEOFF_X46Y2 TIEOFF internal 2)
	)
	(tile 123 111 CLBLL_X43Y2 CLBLL 2
		(primitive_site SLICE_X66Y2 SLICEL internal 45)
		(primitive_site SLICE_X67Y2 SLICEL internal 45)
	)
	(tile 123 112 INT_X44Y2 INT 1
		(primitive_site TIEOFF_X47Y2 TIEOFF internal 2)
	)
	(tile 123 113 INT_INTERFACE_X44Y2 INT_INTERFACE 0
	)
	(tile 123 114 NULL_X114Y3 NULL 0
	)
	(tile 123 115 INT_X45Y2 INT 1
		(primitive_site TIEOFF_X48Y2 TIEOFF internal 2)
	)
	(tile 123 116 CLBLM_X45Y2 CLBLM 2
		(primitive_site SLICE_X68Y2 SLICEM internal 50)
		(primitive_site SLICE_X69Y2 SLICEL internal 45)
	)
	(tile 123 117 INT_X46Y2 INT 1
		(primitive_site TIEOFF_X49Y2 TIEOFF internal 2)
	)
	(tile 123 118 CLBLM_X46Y2 CLBLM 2
		(primitive_site SLICE_X70Y2 SLICEM internal 50)
		(primitive_site SLICE_X71Y2 SLICEL internal 45)
	)
	(tile 123 119 INT_X47Y2 INT 1
		(primitive_site TIEOFF_X50Y2 TIEOFF internal 2)
	)
	(tile 123 120 INT_INTERFACE_X47Y2 INT_INTERFACE 0
	)
	(tile 123 121 NULL_X121Y3 NULL 0
	)
	(tile 123 122 VBRK_X47Y2 VBRK 0
	)
	(tile 123 123 INT_X48Y2 INT 1
		(primitive_site TIEOFF_X52Y2 TIEOFF internal 2)
	)
	(tile 123 124 CLBLM_X48Y2 CLBLM 2
		(primitive_site SLICE_X72Y2 SLICEM internal 50)
		(primitive_site SLICE_X73Y2 SLICEL internal 45)
	)
	(tile 123 125 INT_X49Y2 INT 1
		(primitive_site TIEOFF_X53Y2 TIEOFF internal 2)
	)
	(tile 123 126 CLBLM_X49Y2 CLBLM 2
		(primitive_site SLICE_X74Y2 SLICEM internal 50)
		(primitive_site SLICE_X75Y2 SLICEL internal 45)
	)
	(tile 123 127 INT_X50Y2 INT 1
		(primitive_site TIEOFF_X54Y2 TIEOFF internal 2)
	)
	(tile 123 128 INT_INTERFACE_X50Y2 INT_INTERFACE 0
	)
	(tile 123 129 NULL_X129Y3 NULL 0
	)
	(tile 123 130 INT_X51Y2 INT 1
		(primitive_site TIEOFF_X55Y2 TIEOFF internal 2)
	)
	(tile 123 131 CLBLM_X51Y2 CLBLM 2
		(primitive_site SLICE_X76Y2 SLICEM internal 50)
		(primitive_site SLICE_X77Y2 SLICEL internal 45)
	)
	(tile 123 132 INT_X52Y2 INT 1
		(primitive_site TIEOFF_X56Y2 TIEOFF internal 2)
	)
	(tile 123 133 CLBLM_X52Y2 CLBLM 2
		(primitive_site SLICE_X78Y2 SLICEM internal 50)
		(primitive_site SLICE_X79Y2 SLICEL internal 45)
	)
	(tile 123 134 INT_X53Y2 INT 1
		(primitive_site TIEOFF_X57Y2 TIEOFF internal 2)
	)
	(tile 123 135 INT_INTERFACE_X53Y2 INT_INTERFACE 0
	)
	(tile 123 136 NULL_X136Y3 NULL 0
	)
	(tile 123 137 VBRK_X53Y2 VBRK 0
	)
	(tile 123 138 INT_X54Y2 INT 1
		(primitive_site TIEOFF_X59Y2 TIEOFF internal 2)
	)
	(tile 123 139 CLBLM_X54Y2 CLBLM 2
		(primitive_site SLICE_X80Y2 SLICEM internal 50)
		(primitive_site SLICE_X81Y2 SLICEL internal 45)
	)
	(tile 123 140 INT_X55Y2 INT 1
		(primitive_site TIEOFF_X60Y2 TIEOFF internal 2)
	)
	(tile 123 141 CLBLM_X55Y2 CLBLM 2
		(primitive_site SLICE_X82Y2 SLICEM internal 50)
		(primitive_site SLICE_X83Y2 SLICEL internal 45)
	)
	(tile 123 142 INT_X56Y2 INT 1
		(primitive_site TIEOFF_X61Y2 TIEOFF internal 2)
	)
	(tile 123 143 CLBLM_X56Y2 CLBLM 2
		(primitive_site SLICE_X84Y2 SLICEM internal 50)
		(primitive_site SLICE_X85Y2 SLICEL internal 45)
	)
	(tile 123 144 INT_X57Y2 INT 1
		(primitive_site TIEOFF_X62Y2 TIEOFF internal 2)
	)
	(tile 123 145 CLBLM_X57Y2 CLBLM 2
		(primitive_site SLICE_X86Y2 SLICEM internal 50)
		(primitive_site SLICE_X87Y2 SLICEL internal 45)
	)
	(tile 123 146 INT_X58Y2 INT 1
		(primitive_site TIEOFF_X63Y2 TIEOFF internal 2)
	)
	(tile 123 147 INT_INTERFACE_X58Y2 INT_INTERFACE 0
	)
	(tile 123 148 NULL_X148Y3 NULL 0
	)
	(tile 123 149 VBRK_X58Y2 VBRK 0
	)
	(tile 123 150 INT_X59Y2 INT 1
		(primitive_site TIEOFF_X65Y2 TIEOFF internal 2)
	)
	(tile 123 151 CLBLM_X59Y2 CLBLM 2
		(primitive_site SLICE_X88Y2 SLICEM internal 50)
		(primitive_site SLICE_X89Y2 SLICEL internal 45)
	)
	(tile 123 152 INT_X60Y2 INT 1
		(primitive_site TIEOFF_X66Y2 TIEOFF internal 2)
	)
	(tile 123 153 CLBLM_X60Y2 CLBLM 2
		(primitive_site SLICE_X90Y2 SLICEM internal 50)
		(primitive_site SLICE_X91Y2 SLICEL internal 45)
	)
	(tile 123 154 INT_X61Y2 INT 1
		(primitive_site TIEOFF_X67Y2 TIEOFF internal 2)
	)
	(tile 123 155 INT_INTERFACE_X61Y2 INT_INTERFACE 0
	)
	(tile 123 156 NULL_X156Y3 NULL 0
	)
	(tile 123 157 INT_X62Y2 INT 1
		(primitive_site TIEOFF_X68Y2 TIEOFF internal 2)
	)
	(tile 123 158 CLBLM_X62Y2 CLBLM 2
		(primitive_site SLICE_X92Y2 SLICEM internal 50)
		(primitive_site SLICE_X93Y2 SLICEL internal 45)
	)
	(tile 123 159 INT_X63Y2 INT 1
		(primitive_site TIEOFF_X69Y2 TIEOFF internal 2)
	)
	(tile 123 160 CLBLL_X63Y2 CLBLL 2
		(primitive_site SLICE_X94Y2 SLICEL internal 45)
		(primitive_site SLICE_X95Y2 SLICEL internal 45)
	)
	(tile 123 161 VBRK_X63Y2 VBRK 0
	)
	(tile 123 162 INT_X64Y2 INT 1
		(primitive_site TIEOFF_X70Y2 TIEOFF internal 2)
	)
	(tile 123 163 CLBLM_X64Y2 CLBLM 2
		(primitive_site SLICE_X96Y2 SLICEM internal 50)
		(primitive_site SLICE_X97Y2 SLICEL internal 45)
	)
	(tile 123 164 INT_X65Y2 INT 1
		(primitive_site TIEOFF_X71Y2 TIEOFF internal 2)
	)
	(tile 123 165 CLBLL_X65Y2 CLBLL 2
		(primitive_site SLICE_X98Y2 SLICEL internal 45)
		(primitive_site SLICE_X99Y2 SLICEL internal 45)
	)
	(tile 123 166 INT_X66Y2 INT 1
		(primitive_site TIEOFF_X72Y2 TIEOFF internal 2)
	)
	(tile 123 167 CLBLL_X66Y2 CLBLL 2
		(primitive_site SLICE_X100Y2 SLICEL internal 45)
		(primitive_site SLICE_X101Y2 SLICEL internal 45)
	)
	(tile 123 168 INT_X67Y2 INT 1
		(primitive_site TIEOFF_X73Y2 TIEOFF internal 2)
	)
	(tile 123 169 CLBLM_X67Y2 CLBLM 2
		(primitive_site SLICE_X102Y2 SLICEM internal 50)
		(primitive_site SLICE_X103Y2 SLICEL internal 45)
	)
	(tile 123 170 INT_X68Y2 INT 1
		(primitive_site TIEOFF_X74Y2 TIEOFF internal 2)
	)
	(tile 123 171 CLBLL_X68Y2 CLBLL 2
		(primitive_site SLICE_X104Y2 SLICEL internal 45)
		(primitive_site SLICE_X105Y2 SLICEL internal 45)
	)
	(tile 123 172 INT_X69Y2 INT 1
		(primitive_site TIEOFF_X75Y2 TIEOFF internal 2)
	)
	(tile 123 173 EMAC_INT_INTERFACE_X69Y2 EMAC_INT_INTERFACE 0
	)
	(tile 123 174 NULL_X174Y3 NULL 0
	)
	(tile 123 175 INT_X70Y2 INT 1
		(primitive_site TIEOFF_X76Y2 TIEOFF internal 2)
	)
	(tile 123 176 GTX_INT_INTERFACE_X70Y2 GTX_INT_INTERFACE 0
	)
	(tile 123 177 R_TERM_INT_X70Y2 R_TERM_INT 0
	)
	(tile 123 178 NULL_X178Y3 NULL 0
	)
	(tile 124 0 NULL_X0Y2 NULL 0
	)
	(tile 124 1 NULL_X1Y2 NULL 0
	)
	(tile 124 2 L_TERM_INT_X0Y1 L_TERM_INT 0
	)
	(tile 124 3 INT_X0Y1 INT 1
		(primitive_site TIEOFF_X0Y1 TIEOFF internal 2)
	)
	(tile 124 4 IOI_L_INT_INTERFACE_X0Y1 IOI_L_INT_INTERFACE 0
	)
	(tile 124 5 VBRK_X0Y1 VBRK 0
	)
	(tile 124 6 INT_X1Y1 INT 1
		(primitive_site TIEOFF_X1Y1 TIEOFF internal 2)
	)
	(tile 124 7 CLBLM_X1Y1 CLBLM 2
		(primitive_site SLICE_X0Y1 SLICEM internal 50)
		(primitive_site SLICE_X1Y1 SLICEL internal 45)
	)
	(tile 124 8 INT_X2Y1 INT 1
		(primitive_site TIEOFF_X2Y1 TIEOFF internal 2)
	)
	(tile 124 9 CLBLL_X2Y1 CLBLL 2
		(primitive_site SLICE_X2Y1 SLICEL internal 45)
		(primitive_site SLICE_X3Y1 SLICEL internal 45)
	)
	(tile 124 10 INT_X3Y1 INT 1
		(primitive_site TIEOFF_X3Y1 TIEOFF internal 2)
	)
	(tile 124 11 CLBLM_X3Y1 CLBLM 2
		(primitive_site SLICE_X4Y1 SLICEM internal 50)
		(primitive_site SLICE_X5Y1 SLICEL internal 45)
	)
	(tile 124 12 INT_X4Y1 INT 1
		(primitive_site TIEOFF_X4Y1 TIEOFF internal 2)
	)
	(tile 124 13 CLBLL_X4Y1 CLBLL 2
		(primitive_site SLICE_X6Y1 SLICEL internal 45)
		(primitive_site SLICE_X7Y1 SLICEL internal 45)
	)
	(tile 124 14 INT_X5Y1 INT 1
		(primitive_site TIEOFF_X5Y1 TIEOFF internal 2)
	)
	(tile 124 15 INT_INTERFACE_X5Y1 INT_INTERFACE 0
	)
	(tile 124 16 NULL_X16Y2 NULL 0
	)
	(tile 124 17 INT_X6Y1 INT 1
		(primitive_site TIEOFF_X6Y1 TIEOFF internal 2)
	)
	(tile 124 18 CLBLM_X6Y1 CLBLM 2
		(primitive_site SLICE_X8Y1 SLICEM internal 50)
		(primitive_site SLICE_X9Y1 SLICEL internal 45)
	)
	(tile 124 19 INT_X7Y1 INT 1
		(primitive_site TIEOFF_X7Y1 TIEOFF internal 2)
	)
	(tile 124 20 CLBLM_X7Y1 CLBLM 2
		(primitive_site SLICE_X10Y1 SLICEM internal 50)
		(primitive_site SLICE_X11Y1 SLICEL internal 45)
	)
	(tile 124 21 VBRK_X7Y1 VBRK 0
	)
	(tile 124 22 INT_X8Y1 INT 1
		(primitive_site TIEOFF_X8Y1 TIEOFF internal 2)
	)
	(tile 124 23 INT_INTERFACE_X8Y1 INT_INTERFACE 0
	)
	(tile 124 24 NULL_X24Y2 NULL 0
	)
	(tile 124 25 INT_X9Y1 INT 1
		(primitive_site TIEOFF_X10Y1 TIEOFF internal 2)
	)
	(tile 124 26 CLBLM_X9Y1 CLBLM 2
		(primitive_site SLICE_X12Y1 SLICEM internal 50)
		(primitive_site SLICE_X13Y1 SLICEL internal 45)
	)
	(tile 124 27 INT_X10Y1 INT 1
		(primitive_site TIEOFF_X11Y1 TIEOFF internal 2)
	)
	(tile 124 28 CLBLM_X10Y1 CLBLM 2
		(primitive_site SLICE_X14Y1 SLICEM internal 50)
		(primitive_site SLICE_X15Y1 SLICEL internal 45)
	)
	(tile 124 29 INT_X11Y1 INT 1
		(primitive_site TIEOFF_X12Y1 TIEOFF internal 2)
	)
	(tile 124 30 CLBLM_X11Y1 CLBLM 2
		(primitive_site SLICE_X16Y1 SLICEM internal 50)
		(primitive_site SLICE_X17Y1 SLICEL internal 45)
	)
	(tile 124 31 INT_X12Y1 INT 1
		(primitive_site TIEOFF_X13Y1 TIEOFF internal 2)
	)
	(tile 124 32 CLBLM_X12Y1 CLBLM 2
		(primitive_site SLICE_X18Y1 SLICEM internal 50)
		(primitive_site SLICE_X19Y1 SLICEL internal 45)
	)
	(tile 124 33 VBRK_X12Y1 VBRK 0
	)
	(tile 124 34 INT_X13Y1 INT 1
		(primitive_site TIEOFF_X14Y1 TIEOFF internal 2)
	)
	(tile 124 35 INT_INTERFACE_X13Y1 INT_INTERFACE 0
	)
	(tile 124 36 NULL_X36Y2 NULL 0
	)
	(tile 124 37 INT_X14Y1 INT 1
		(primitive_site TIEOFF_X16Y1 TIEOFF internal 2)
	)
	(tile 124 38 CLBLM_X14Y1 CLBLM 2
		(primitive_site SLICE_X20Y1 SLICEM internal 50)
		(primitive_site SLICE_X21Y1 SLICEL internal 45)
	)
	(tile 124 39 INT_X15Y1 INT 1
		(primitive_site TIEOFF_X17Y1 TIEOFF internal 2)
	)
	(tile 124 40 CLBLM_X15Y1 CLBLM 2
		(primitive_site SLICE_X22Y1 SLICEM internal 50)
		(primitive_site SLICE_X23Y1 SLICEL internal 45)
	)
	(tile 124 41 INT_X16Y1 INT 1
		(primitive_site TIEOFF_X18Y1 TIEOFF internal 2)
	)
	(tile 124 42 INT_INTERFACE_X16Y1 INT_INTERFACE 0
	)
	(tile 124 43 NULL_X43Y2 NULL 0
	)
	(tile 124 44 INT_X17Y1 INT 1
		(primitive_site TIEOFF_X19Y1 TIEOFF internal 2)
	)
	(tile 124 45 CLBLM_X17Y1 CLBLM 2
		(primitive_site SLICE_X24Y1 SLICEM internal 50)
		(primitive_site SLICE_X25Y1 SLICEL internal 45)
	)
	(tile 124 46 INT_X18Y1 INT 1
		(primitive_site TIEOFF_X20Y1 TIEOFF internal 2)
	)
	(tile 124 47 CLBLM_X18Y1 CLBLM 2
		(primitive_site SLICE_X26Y1 SLICEM internal 50)
		(primitive_site SLICE_X27Y1 SLICEL internal 45)
	)
	(tile 124 48 VBRK_X18Y1 VBRK 0
	)
	(tile 124 49 INT_X19Y1 INT 1
		(primitive_site TIEOFF_X21Y1 TIEOFF internal 2)
	)
	(tile 124 50 INT_INTERFACE_X19Y1 INT_INTERFACE 0
	)
	(tile 124 51 NULL_X51Y2 NULL 0
	)
	(tile 124 52 INT_X20Y1 INT 1
		(primitive_site TIEOFF_X23Y1 TIEOFF internal 2)
	)
	(tile 124 53 CLBLM_X20Y1 CLBLM 2
		(primitive_site SLICE_X28Y1 SLICEM internal 50)
		(primitive_site SLICE_X29Y1 SLICEL internal 45)
	)
	(tile 124 54 INT_X21Y1 INT 1
		(primitive_site TIEOFF_X24Y1 TIEOFF internal 2)
	)
	(tile 124 55 CLBLM_X21Y1 CLBLM 2
		(primitive_site SLICE_X30Y1 SLICEM internal 50)
		(primitive_site SLICE_X31Y1 SLICEL internal 45)
	)
	(tile 124 56 INT_X22Y1 INT 1
		(primitive_site TIEOFF_X25Y1 TIEOFF internal 2)
	)
	(tile 124 57 INT_INTERFACE_X22Y1 INT_INTERFACE 0
	)
	(tile 124 58 NULL_X58Y2 NULL 0
	)
	(tile 124 59 INT_X23Y1 INT 1
		(primitive_site TIEOFF_X26Y1 TIEOFF internal 2)
	)
	(tile 124 60 CLBLM_X23Y1 CLBLM 2
		(primitive_site SLICE_X32Y1 SLICEM internal 50)
		(primitive_site SLICE_X33Y1 SLICEL internal 45)
	)
	(tile 124 61 INT_X24Y1 INT 1
		(primitive_site TIEOFF_X27Y1 TIEOFF internal 2)
	)
	(tile 124 62 CLBLL_X24Y1 CLBLL 2
		(primitive_site SLICE_X34Y1 SLICEL internal 45)
		(primitive_site SLICE_X35Y1 SLICEL internal 45)
	)
	(tile 124 63 VBRK_X24Y1 VBRK 0
	)
	(tile 124 64 NULL_X64Y2 NULL 0
	)
	(tile 124 65 NULL_X65Y2 NULL 0
	)
	(tile 124 66 INT_X25Y1 INT 1
		(primitive_site TIEOFF_X28Y1 TIEOFF internal 2)
	)
	(tile 124 67 IOI_L_INT_INTERFACE_X25Y1 IOI_L_INT_INTERFACE 0
	)
	(tile 124 68 VBRK_X25Y1 VBRK 0
	)
	(tile 124 69 INT_X26Y1 INT 1
		(primitive_site TIEOFF_X29Y1 TIEOFF internal 2)
	)
	(tile 124 70 CLBLM_X26Y1 CLBLM 2
		(primitive_site SLICE_X36Y1 SLICEM internal 50)
		(primitive_site SLICE_X37Y1 SLICEL internal 45)
	)
	(tile 124 71 INT_X27Y1 INT 1
		(primitive_site TIEOFF_X30Y1 TIEOFF internal 2)
	)
	(tile 124 72 CLBLL_X27Y1 CLBLL 2
		(primitive_site SLICE_X38Y1 SLICEL internal 45)
		(primitive_site SLICE_X39Y1 SLICEL internal 45)
	)
	(tile 124 73 INT_X28Y1 INT 1
		(primitive_site TIEOFF_X31Y1 TIEOFF internal 2)
	)
	(tile 124 74 CLBLM_X28Y1 CLBLM 2
		(primitive_site SLICE_X40Y1 SLICEM internal 50)
		(primitive_site SLICE_X41Y1 SLICEL internal 45)
	)
	(tile 124 75 INT_X29Y1 INT 1
		(primitive_site TIEOFF_X32Y1 TIEOFF internal 2)
	)
	(tile 124 76 CLBLL_X29Y1 CLBLL 2
		(primitive_site SLICE_X42Y1 SLICEL internal 45)
		(primitive_site SLICE_X43Y1 SLICEL internal 45)
	)
	(tile 124 77 VBRK_X29Y1 VBRK 0
	)
	(tile 124 78 CENTER_SPACE2_X78Y2 CENTER_SPACE2 0
	)
	(tile 124 79 CENTER_SPACE1_X79Y2 CENTER_SPACE1 0
	)
	(tile 124 80 CENTER_SPACE2_X80Y2 CENTER_SPACE2 0
	)
	(tile 124 81 CENTER_SPACE1_X81Y2 CENTER_SPACE1 0
	)
	(tile 124 82 CENTER_SPACE2_X82Y2 CENTER_SPACE2 0
	)
	(tile 124 83 CENTER_SPACE1_X83Y2 CENTER_SPACE1 0
	)
	(tile 124 84 CENTER_SPACE2_X84Y2 CENTER_SPACE2 0
	)
	(tile 124 85 CENTER_SPACE1_X85Y2 CENTER_SPACE1 0
	)
	(tile 124 86 CENTER_SPACE2_X86Y2 CENTER_SPACE2 0
	)
	(tile 124 87 CENTER_SPACE1_X87Y2 CENTER_SPACE1 0
	)
	(tile 124 88 CENTER_SPACE2_X88Y2 CENTER_SPACE2 0
	)
	(tile 124 89 NULL_X89Y2 NULL 0
	)
	(tile 124 90 VFRAME_X89Y2 VFRAME 0
	)
	(tile 124 91 INT_X36Y1 INT 1
		(primitive_site TIEOFF_X39Y1 TIEOFF internal 2)
	)
	(tile 124 92 INT_INTERFACE_X36Y1 INT_INTERFACE 0
	)
	(tile 124 93 NULL_X93Y2 NULL 0
	)
	(tile 124 94 INT_X37Y1 INT 1
		(primitive_site TIEOFF_X40Y1 TIEOFF internal 2)
	)
	(tile 124 95 CLBLM_X37Y1 CLBLM 2
		(primitive_site SLICE_X56Y1 SLICEM internal 50)
		(primitive_site SLICE_X57Y1 SLICEL internal 45)
	)
	(tile 124 96 INT_X38Y1 INT 1
		(primitive_site TIEOFF_X41Y1 TIEOFF internal 2)
	)
	(tile 124 97 CLBLL_X38Y1 CLBLL 2
		(primitive_site SLICE_X58Y1 SLICEL internal 45)
		(primitive_site SLICE_X59Y1 SLICEL internal 45)
	)
	(tile 124 98 INT_X39Y1 INT 1
		(primitive_site TIEOFF_X42Y1 TIEOFF internal 2)
	)
	(tile 124 99 CLBLM_X39Y1 CLBLM 2
		(primitive_site SLICE_X60Y1 SLICEM internal 50)
		(primitive_site SLICE_X61Y1 SLICEL internal 45)
	)
	(tile 124 100 INT_X40Y1 INT 1
		(primitive_site TIEOFF_X43Y1 TIEOFF internal 2)
	)
	(tile 124 101 CLBLL_X40Y1 CLBLL 2
		(primitive_site SLICE_X62Y1 SLICEL internal 45)
		(primitive_site SLICE_X63Y1 SLICEL internal 45)
	)
	(tile 124 102 VBRK_X40Y1 VBRK 0
	)
	(tile 124 103 INT_X41Y1 INT 1
		(primitive_site TIEOFF_X44Y1 TIEOFF internal 2)
	)
	(tile 124 104 INT_INTERFACE_X41Y1 INT_INTERFACE 0
	)
	(tile 124 105 NULL_X105Y2 NULL 0
	)
	(tile 124 106 NULL_X106Y2 NULL 0
	)
	(tile 124 107 VBRK_X106Y2 VBRK 0
	)
	(tile 124 108 INT_X42Y1 INT 1
		(primitive_site TIEOFF_X45Y1 TIEOFF internal 2)
	)
	(tile 124 109 CLBLM_X42Y1 CLBLM 2
		(primitive_site SLICE_X64Y1 SLICEM internal 50)
		(primitive_site SLICE_X65Y1 SLICEL internal 45)
	)
	(tile 124 110 INT_X43Y1 INT 1
		(primitive_site TIEOFF_X46Y1 TIEOFF internal 2)
	)
	(tile 124 111 CLBLL_X43Y1 CLBLL 2
		(primitive_site SLICE_X66Y1 SLICEL internal 45)
		(primitive_site SLICE_X67Y1 SLICEL internal 45)
	)
	(tile 124 112 INT_X44Y1 INT 1
		(primitive_site TIEOFF_X47Y1 TIEOFF internal 2)
	)
	(tile 124 113 INT_INTERFACE_X44Y1 INT_INTERFACE 0
	)
	(tile 124 114 NULL_X114Y2 NULL 0
	)
	(tile 124 115 INT_X45Y1 INT 1
		(primitive_site TIEOFF_X48Y1 TIEOFF internal 2)
	)
	(tile 124 116 CLBLM_X45Y1 CLBLM 2
		(primitive_site SLICE_X68Y1 SLICEM internal 50)
		(primitive_site SLICE_X69Y1 SLICEL internal 45)
	)
	(tile 124 117 INT_X46Y1 INT 1
		(primitive_site TIEOFF_X49Y1 TIEOFF internal 2)
	)
	(tile 124 118 CLBLM_X46Y1 CLBLM 2
		(primitive_site SLICE_X70Y1 SLICEM internal 50)
		(primitive_site SLICE_X71Y1 SLICEL internal 45)
	)
	(tile 124 119 INT_X47Y1 INT 1
		(primitive_site TIEOFF_X50Y1 TIEOFF internal 2)
	)
	(tile 124 120 INT_INTERFACE_X47Y1 INT_INTERFACE 0
	)
	(tile 124 121 NULL_X121Y2 NULL 0
	)
	(tile 124 122 VBRK_X47Y1 VBRK 0
	)
	(tile 124 123 INT_X48Y1 INT 1
		(primitive_site TIEOFF_X52Y1 TIEOFF internal 2)
	)
	(tile 124 124 CLBLM_X48Y1 CLBLM 2
		(primitive_site SLICE_X72Y1 SLICEM internal 50)
		(primitive_site SLICE_X73Y1 SLICEL internal 45)
	)
	(tile 124 125 INT_X49Y1 INT 1
		(primitive_site TIEOFF_X53Y1 TIEOFF internal 2)
	)
	(tile 124 126 CLBLM_X49Y1 CLBLM 2
		(primitive_site SLICE_X74Y1 SLICEM internal 50)
		(primitive_site SLICE_X75Y1 SLICEL internal 45)
	)
	(tile 124 127 INT_X50Y1 INT 1
		(primitive_site TIEOFF_X54Y1 TIEOFF internal 2)
	)
	(tile 124 128 INT_INTERFACE_X50Y1 INT_INTERFACE 0
	)
	(tile 124 129 NULL_X129Y2 NULL 0
	)
	(tile 124 130 INT_X51Y1 INT 1
		(primitive_site TIEOFF_X55Y1 TIEOFF internal 2)
	)
	(tile 124 131 CLBLM_X51Y1 CLBLM 2
		(primitive_site SLICE_X76Y1 SLICEM internal 50)
		(primitive_site SLICE_X77Y1 SLICEL internal 45)
	)
	(tile 124 132 INT_X52Y1 INT 1
		(primitive_site TIEOFF_X56Y1 TIEOFF internal 2)
	)
	(tile 124 133 CLBLM_X52Y1 CLBLM 2
		(primitive_site SLICE_X78Y1 SLICEM internal 50)
		(primitive_site SLICE_X79Y1 SLICEL internal 45)
	)
	(tile 124 134 INT_X53Y1 INT 1
		(primitive_site TIEOFF_X57Y1 TIEOFF internal 2)
	)
	(tile 124 135 INT_INTERFACE_X53Y1 INT_INTERFACE 0
	)
	(tile 124 136 NULL_X136Y2 NULL 0
	)
	(tile 124 137 VBRK_X53Y1 VBRK 0
	)
	(tile 124 138 INT_X54Y1 INT 1
		(primitive_site TIEOFF_X59Y1 TIEOFF internal 2)
	)
	(tile 124 139 CLBLM_X54Y1 CLBLM 2
		(primitive_site SLICE_X80Y1 SLICEM internal 50)
		(primitive_site SLICE_X81Y1 SLICEL internal 45)
	)
	(tile 124 140 INT_X55Y1 INT 1
		(primitive_site TIEOFF_X60Y1 TIEOFF internal 2)
	)
	(tile 124 141 CLBLM_X55Y1 CLBLM 2
		(primitive_site SLICE_X82Y1 SLICEM internal 50)
		(primitive_site SLICE_X83Y1 SLICEL internal 45)
	)
	(tile 124 142 INT_X56Y1 INT 1
		(primitive_site TIEOFF_X61Y1 TIEOFF internal 2)
	)
	(tile 124 143 CLBLM_X56Y1 CLBLM 2
		(primitive_site SLICE_X84Y1 SLICEM internal 50)
		(primitive_site SLICE_X85Y1 SLICEL internal 45)
	)
	(tile 124 144 INT_X57Y1 INT 1
		(primitive_site TIEOFF_X62Y1 TIEOFF internal 2)
	)
	(tile 124 145 CLBLM_X57Y1 CLBLM 2
		(primitive_site SLICE_X86Y1 SLICEM internal 50)
		(primitive_site SLICE_X87Y1 SLICEL internal 45)
	)
	(tile 124 146 INT_X58Y1 INT 1
		(primitive_site TIEOFF_X63Y1 TIEOFF internal 2)
	)
	(tile 124 147 INT_INTERFACE_X58Y1 INT_INTERFACE 0
	)
	(tile 124 148 NULL_X148Y2 NULL 0
	)
	(tile 124 149 VBRK_X58Y1 VBRK 0
	)
	(tile 124 150 INT_X59Y1 INT 1
		(primitive_site TIEOFF_X65Y1 TIEOFF internal 2)
	)
	(tile 124 151 CLBLM_X59Y1 CLBLM 2
		(primitive_site SLICE_X88Y1 SLICEM internal 50)
		(primitive_site SLICE_X89Y1 SLICEL internal 45)
	)
	(tile 124 152 INT_X60Y1 INT 1
		(primitive_site TIEOFF_X66Y1 TIEOFF internal 2)
	)
	(tile 124 153 CLBLM_X60Y1 CLBLM 2
		(primitive_site SLICE_X90Y1 SLICEM internal 50)
		(primitive_site SLICE_X91Y1 SLICEL internal 45)
	)
	(tile 124 154 INT_X61Y1 INT 1
		(primitive_site TIEOFF_X67Y1 TIEOFF internal 2)
	)
	(tile 124 155 INT_INTERFACE_X61Y1 INT_INTERFACE 0
	)
	(tile 124 156 NULL_X156Y2 NULL 0
	)
	(tile 124 157 INT_X62Y1 INT 1
		(primitive_site TIEOFF_X68Y1 TIEOFF internal 2)
	)
	(tile 124 158 CLBLM_X62Y1 CLBLM 2
		(primitive_site SLICE_X92Y1 SLICEM internal 50)
		(primitive_site SLICE_X93Y1 SLICEL internal 45)
	)
	(tile 124 159 INT_X63Y1 INT 1
		(primitive_site TIEOFF_X69Y1 TIEOFF internal 2)
	)
	(tile 124 160 CLBLL_X63Y1 CLBLL 2
		(primitive_site SLICE_X94Y1 SLICEL internal 45)
		(primitive_site SLICE_X95Y1 SLICEL internal 45)
	)
	(tile 124 161 VBRK_X63Y1 VBRK 0
	)
	(tile 124 162 INT_X64Y1 INT 1
		(primitive_site TIEOFF_X70Y1 TIEOFF internal 2)
	)
	(tile 124 163 CLBLM_X64Y1 CLBLM 2
		(primitive_site SLICE_X96Y1 SLICEM internal 50)
		(primitive_site SLICE_X97Y1 SLICEL internal 45)
	)
	(tile 124 164 INT_X65Y1 INT 1
		(primitive_site TIEOFF_X71Y1 TIEOFF internal 2)
	)
	(tile 124 165 CLBLL_X65Y1 CLBLL 2
		(primitive_site SLICE_X98Y1 SLICEL internal 45)
		(primitive_site SLICE_X99Y1 SLICEL internal 45)
	)
	(tile 124 166 INT_X66Y1 INT 1
		(primitive_site TIEOFF_X72Y1 TIEOFF internal 2)
	)
	(tile 124 167 CLBLL_X66Y1 CLBLL 2
		(primitive_site SLICE_X100Y1 SLICEL internal 45)
		(primitive_site SLICE_X101Y1 SLICEL internal 45)
	)
	(tile 124 168 INT_X67Y1 INT 1
		(primitive_site TIEOFF_X73Y1 TIEOFF internal 2)
	)
	(tile 124 169 CLBLM_X67Y1 CLBLM 2
		(primitive_site SLICE_X102Y1 SLICEM internal 50)
		(primitive_site SLICE_X103Y1 SLICEL internal 45)
	)
	(tile 124 170 INT_X68Y1 INT 1
		(primitive_site TIEOFF_X74Y1 TIEOFF internal 2)
	)
	(tile 124 171 CLBLL_X68Y1 CLBLL 2
		(primitive_site SLICE_X104Y1 SLICEL internal 45)
		(primitive_site SLICE_X105Y1 SLICEL internal 45)
	)
	(tile 124 172 INT_X69Y1 INT 1
		(primitive_site TIEOFF_X75Y1 TIEOFF internal 2)
	)
	(tile 124 173 EMAC_INT_INTERFACE_X69Y1 EMAC_INT_INTERFACE 0
	)
	(tile 124 174 NULL_X174Y2 NULL 0
	)
	(tile 124 175 INT_X70Y1 INT 1
		(primitive_site TIEOFF_X76Y1 TIEOFF internal 2)
	)
	(tile 124 176 GTX_INT_INTERFACE_X70Y1 GTX_INT_INTERFACE 0
	)
	(tile 124 177 R_TERM_INT_X70Y1 R_TERM_INT 0
	)
	(tile 124 178 NULL_X178Y2 NULL 0
	)
	(tile 125 0 LIOB_X0Y0 LIOB 2
		(primitive_site V21 IOBS bonded 13)
		(primitive_site V20 IOBM bonded 13)
	)
	(tile 125 1 LIOI_X0Y0 LIOI 6
		(primitive_site IODELAY_X0Y0 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y0 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y1 OLOGICE1 internal 32)
		(primitive_site IODELAY_X0Y1 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X0Y1 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X0Y0 OLOGICE1 internal 32)
	)
	(tile 125 2 L_TERM_INT_X0Y0 L_TERM_INT 0
	)
	(tile 125 3 INT_X0Y0 INT 1
		(primitive_site TIEOFF_X0Y0 TIEOFF internal 2)
	)
	(tile 125 4 IOI_L_INT_INTERFACE_X0Y0 IOI_L_INT_INTERFACE 0
	)
	(tile 125 5 VBRK_X0Y0 VBRK 0
	)
	(tile 125 6 INT_X1Y0 INT 1
		(primitive_site TIEOFF_X1Y0 TIEOFF internal 2)
	)
	(tile 125 7 CLBLM_X1Y0 CLBLM 2
		(primitive_site SLICE_X0Y0 SLICEM internal 50)
		(primitive_site SLICE_X1Y0 SLICEL internal 45)
	)
	(tile 125 8 INT_X2Y0 INT 1
		(primitive_site TIEOFF_X2Y0 TIEOFF internal 2)
	)
	(tile 125 9 CLBLL_X2Y0 CLBLL 2
		(primitive_site SLICE_X2Y0 SLICEL internal 45)
		(primitive_site SLICE_X3Y0 SLICEL internal 45)
	)
	(tile 125 10 INT_X3Y0 INT 1
		(primitive_site TIEOFF_X3Y0 TIEOFF internal 2)
	)
	(tile 125 11 CLBLM_X3Y0 CLBLM 2
		(primitive_site SLICE_X4Y0 SLICEM internal 50)
		(primitive_site SLICE_X5Y0 SLICEL internal 45)
	)
	(tile 125 12 INT_X4Y0 INT 1
		(primitive_site TIEOFF_X4Y0 TIEOFF internal 2)
	)
	(tile 125 13 CLBLL_X4Y0 CLBLL 2
		(primitive_site SLICE_X6Y0 SLICEL internal 45)
		(primitive_site SLICE_X7Y0 SLICEL internal 45)
	)
	(tile 125 14 INT_X5Y0 INT 1
		(primitive_site TIEOFF_X5Y0 TIEOFF internal 2)
	)
	(tile 125 15 INT_INTERFACE_X5Y0 INT_INTERFACE 0
	)
	(tile 125 16 BRAM_X5Y0 BRAM 3
		(primitive_site RAMB18_X0Y0 FIFO18E1 internal 158)
		(primitive_site RAMB18_X0Y1 RAMB18E1 internal 158)
		(primitive_site RAMB36_X0Y0 RAMBFIFO36E1 internal 356)
	)
	(tile 125 17 INT_X6Y0 INT 1
		(primitive_site TIEOFF_X6Y0 TIEOFF internal 2)
	)
	(tile 125 18 CLBLM_X6Y0 CLBLM 2
		(primitive_site SLICE_X8Y0 SLICEM internal 50)
		(primitive_site SLICE_X9Y0 SLICEL internal 45)
	)
	(tile 125 19 INT_X7Y0 INT 1
		(primitive_site TIEOFF_X7Y0 TIEOFF internal 2)
	)
	(tile 125 20 CLBLM_X7Y0 CLBLM 2
		(primitive_site SLICE_X10Y0 SLICEM internal 50)
		(primitive_site SLICE_X11Y0 SLICEL internal 45)
	)
	(tile 125 21 VBRK_X7Y0 VBRK 0
	)
	(tile 125 22 INT_X8Y0 INT 1
		(primitive_site TIEOFF_X8Y0 TIEOFF internal 2)
	)
	(tile 125 23 INT_INTERFACE_X8Y0 INT_INTERFACE 0
	)
	(tile 125 24 DSP_X8Y0 DSP 3
		(primitive_site DSP48_X0Y0 DSP48E1 internal 417)
		(primitive_site DSP48_X0Y1 DSP48E1 internal 417)
		(primitive_site TIEOFF_X9Y0 TIEOFF internal 2)
	)
	(tile 125 25 INT_X9Y0 INT 1
		(primitive_site TIEOFF_X10Y0 TIEOFF internal 2)
	)
	(tile 125 26 CLBLM_X9Y0 CLBLM 2
		(primitive_site SLICE_X12Y0 SLICEM internal 50)
		(primitive_site SLICE_X13Y0 SLICEL internal 45)
	)
	(tile 125 27 INT_X10Y0 INT 1
		(primitive_site TIEOFF_X11Y0 TIEOFF internal 2)
	)
	(tile 125 28 CLBLM_X10Y0 CLBLM 2
		(primitive_site SLICE_X14Y0 SLICEM internal 50)
		(primitive_site SLICE_X15Y0 SLICEL internal 45)
	)
	(tile 125 29 INT_X11Y0 INT 1
		(primitive_site TIEOFF_X12Y0 TIEOFF internal 2)
	)
	(tile 125 30 CLBLM_X11Y0 CLBLM 2
		(primitive_site SLICE_X16Y0 SLICEM internal 50)
		(primitive_site SLICE_X17Y0 SLICEL internal 45)
	)
	(tile 125 31 INT_X12Y0 INT 1
		(primitive_site TIEOFF_X13Y0 TIEOFF internal 2)
	)
	(tile 125 32 CLBLM_X12Y0 CLBLM 2
		(primitive_site SLICE_X18Y0 SLICEM internal 50)
		(primitive_site SLICE_X19Y0 SLICEL internal 45)
	)
	(tile 125 33 VBRK_X12Y0 VBRK 0
	)
	(tile 125 34 INT_X13Y0 INT 1
		(primitive_site TIEOFF_X14Y0 TIEOFF internal 2)
	)
	(tile 125 35 INT_INTERFACE_X13Y0 INT_INTERFACE 0
	)
	(tile 125 36 DSP_X13Y0 DSP 3
		(primitive_site DSP48_X1Y0 DSP48E1 internal 417)
		(primitive_site DSP48_X1Y1 DSP48E1 internal 417)
		(primitive_site TIEOFF_X15Y0 TIEOFF internal 2)
	)
	(tile 125 37 INT_X14Y0 INT 1
		(primitive_site TIEOFF_X16Y0 TIEOFF internal 2)
	)
	(tile 125 38 CLBLM_X14Y0 CLBLM 2
		(primitive_site SLICE_X20Y0 SLICEM internal 50)
		(primitive_site SLICE_X21Y0 SLICEL internal 45)
	)
	(tile 125 39 INT_X15Y0 INT 1
		(primitive_site TIEOFF_X17Y0 TIEOFF internal 2)
	)
	(tile 125 40 CLBLM_X15Y0 CLBLM 2
		(primitive_site SLICE_X22Y0 SLICEM internal 50)
		(primitive_site SLICE_X23Y0 SLICEL internal 45)
	)
	(tile 125 41 INT_X16Y0 INT 1
		(primitive_site TIEOFF_X18Y0 TIEOFF internal 2)
	)
	(tile 125 42 INT_INTERFACE_X16Y0 INT_INTERFACE 0
	)
	(tile 125 43 BRAM_X16Y0 BRAM 3
		(primitive_site RAMB18_X1Y0 FIFO18E1 internal 158)
		(primitive_site RAMB18_X1Y1 RAMB18E1 internal 158)
		(primitive_site RAMB36_X1Y0 RAMBFIFO36E1 internal 356)
	)
	(tile 125 44 INT_X17Y0 INT 1
		(primitive_site TIEOFF_X19Y0 TIEOFF internal 2)
	)
	(tile 125 45 CLBLM_X17Y0 CLBLM 2
		(primitive_site SLICE_X24Y0 SLICEM internal 50)
		(primitive_site SLICE_X25Y0 SLICEL internal 45)
	)
	(tile 125 46 INT_X18Y0 INT 1
		(primitive_site TIEOFF_X20Y0 TIEOFF internal 2)
	)
	(tile 125 47 CLBLM_X18Y0 CLBLM 2
		(primitive_site SLICE_X26Y0 SLICEM internal 50)
		(primitive_site SLICE_X27Y0 SLICEL internal 45)
	)
	(tile 125 48 VBRK_X18Y0 VBRK 0
	)
	(tile 125 49 INT_X19Y0 INT 1
		(primitive_site TIEOFF_X21Y0 TIEOFF internal 2)
	)
	(tile 125 50 INT_INTERFACE_X19Y0 INT_INTERFACE 0
	)
	(tile 125 51 DSP_X19Y0 DSP 3
		(primitive_site DSP48_X2Y0 DSP48E1 internal 417)
		(primitive_site DSP48_X2Y1 DSP48E1 internal 417)
		(primitive_site TIEOFF_X22Y0 TIEOFF internal 2)
	)
	(tile 125 52 INT_X20Y0 INT 1
		(primitive_site TIEOFF_X23Y0 TIEOFF internal 2)
	)
	(tile 125 53 CLBLM_X20Y0 CLBLM 2
		(primitive_site SLICE_X28Y0 SLICEM internal 50)
		(primitive_site SLICE_X29Y0 SLICEL internal 45)
	)
	(tile 125 54 INT_X21Y0 INT 1
		(primitive_site TIEOFF_X24Y0 TIEOFF internal 2)
	)
	(tile 125 55 CLBLM_X21Y0 CLBLM 2
		(primitive_site SLICE_X30Y0 SLICEM internal 50)
		(primitive_site SLICE_X31Y0 SLICEL internal 45)
	)
	(tile 125 56 INT_X22Y0 INT 1
		(primitive_site TIEOFF_X25Y0 TIEOFF internal 2)
	)
	(tile 125 57 INT_INTERFACE_X22Y0 INT_INTERFACE 0
	)
	(tile 125 58 BRAM_X22Y0 BRAM 3
		(primitive_site RAMB18_X2Y0 FIFO18E1 internal 158)
		(primitive_site RAMB18_X2Y1 RAMB18E1 internal 158)
		(primitive_site RAMB36_X2Y0 RAMBFIFO36E1 internal 356)
	)
	(tile 125 59 INT_X23Y0 INT 1
		(primitive_site TIEOFF_X26Y0 TIEOFF internal 2)
	)
	(tile 125 60 CLBLM_X23Y0 CLBLM 2
		(primitive_site SLICE_X32Y0 SLICEM internal 50)
		(primitive_site SLICE_X33Y0 SLICEL internal 45)
	)
	(tile 125 61 INT_X24Y0 INT 1
		(primitive_site TIEOFF_X27Y0 TIEOFF internal 2)
	)
	(tile 125 62 CLBLL_X24Y0 CLBLL 2
		(primitive_site SLICE_X34Y0 SLICEL internal 45)
		(primitive_site SLICE_X35Y0 SLICEL internal 45)
	)
	(tile 125 63 VBRK_X24Y0 VBRK 0
	)
	(tile 125 64 LIOB_FT_X25Y0 LIOB_FT 2
		(primitive_site AB16 IOBS bonded 13)
		(primitive_site AB15 IOBM bonded 13)
	)
	(tile 125 65 LIOI_X25Y0 LIOI 6
		(primitive_site IODELAY_X1Y0 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y0 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y1 OLOGICE1 internal 32)
		(primitive_site IODELAY_X1Y1 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X1Y1 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X1Y0 OLOGICE1 internal 32)
	)
	(tile 125 66 INT_X25Y0 INT 1
		(primitive_site TIEOFF_X28Y0 TIEOFF internal 2)
	)
	(tile 125 67 IOI_L_INT_INTERFACE_X25Y0 IOI_L_INT_INTERFACE 0
	)
	(tile 125 68 VBRK_X25Y0 VBRK 0
	)
	(tile 125 69 INT_X26Y0 INT 1
		(primitive_site TIEOFF_X29Y0 TIEOFF internal 2)
	)
	(tile 125 70 CLBLM_X26Y0 CLBLM 2
		(primitive_site SLICE_X36Y0 SLICEM internal 50)
		(primitive_site SLICE_X37Y0 SLICEL internal 45)
	)
	(tile 125 71 INT_X27Y0 INT 1
		(primitive_site TIEOFF_X30Y0 TIEOFF internal 2)
	)
	(tile 125 72 CLBLL_X27Y0 CLBLL 2
		(primitive_site SLICE_X38Y0 SLICEL internal 45)
		(primitive_site SLICE_X39Y0 SLICEL internal 45)
	)
	(tile 125 73 INT_X28Y0 INT 1
		(primitive_site TIEOFF_X31Y0 TIEOFF internal 2)
	)
	(tile 125 74 CLBLM_X28Y0 CLBLM 2
		(primitive_site SLICE_X40Y0 SLICEM internal 50)
		(primitive_site SLICE_X41Y0 SLICEL internal 45)
	)
	(tile 125 75 INT_X29Y0 INT 1
		(primitive_site TIEOFF_X32Y0 TIEOFF internal 2)
	)
	(tile 125 76 CLBLL_X29Y0 CLBLL 2
		(primitive_site SLICE_X42Y0 SLICEL internal 45)
		(primitive_site SLICE_X43Y0 SLICEL internal 45)
	)
	(tile 125 77 VBRK_X29Y0 VBRK 0
	)
	(tile 125 78 CENTER_SPACE2_X78Y1 CENTER_SPACE2 0
	)
	(tile 125 79 CENTER_SPACE1_X79Y1 CENTER_SPACE1 0
	)
	(tile 125 80 CENTER_SPACE2_X80Y1 CENTER_SPACE2 0
	)
	(tile 125 81 CENTER_SPACE1_X81Y1 CENTER_SPACE1 0
	)
	(tile 125 82 CENTER_SPACE2_X82Y1 CENTER_SPACE2 0
	)
	(tile 125 83 CENTER_SPACE1_X83Y1 CENTER_SPACE1 0
	)
	(tile 125 84 CENTER_SPACE2_X84Y1 CENTER_SPACE2 0
	)
	(tile 125 85 CENTER_SPACE1_X85Y1 CENTER_SPACE1 0
	)
	(tile 125 86 CENTER_SPACE2_X86Y1 CENTER_SPACE2 0
	)
	(tile 125 87 CENTER_SPACE1_X87Y1 CENTER_SPACE1 0
	)
	(tile 125 88 CENTER_SPACE2_X88Y1 CENTER_SPACE2 0
	)
	(tile 125 89 NULL_X89Y1 NULL 0
	)
	(tile 125 90 VFRAME_X89Y1 VFRAME 0
	)
	(tile 125 91 INT_X36Y0 INT 1
		(primitive_site TIEOFF_X39Y0 TIEOFF internal 2)
	)
	(tile 125 92 INT_INTERFACE_X36Y0 INT_INTERFACE 0
	)
	(tile 125 93 CMT_PMVB_X36Y0 CMT_PMVB 0
	)
	(tile 125 94 INT_X37Y0 INT 1
		(primitive_site TIEOFF_X40Y0 TIEOFF internal 2)
	)
	(tile 125 95 CLBLM_X37Y0 CLBLM 2
		(primitive_site SLICE_X56Y0 SLICEM internal 50)
		(primitive_site SLICE_X57Y0 SLICEL internal 45)
	)
	(tile 125 96 INT_X38Y0 INT 1
		(primitive_site TIEOFF_X41Y0 TIEOFF internal 2)
	)
	(tile 125 97 CLBLL_X38Y0 CLBLL 2
		(primitive_site SLICE_X58Y0 SLICEL internal 45)
		(primitive_site SLICE_X59Y0 SLICEL internal 45)
	)
	(tile 125 98 INT_X39Y0 INT 1
		(primitive_site TIEOFF_X42Y0 TIEOFF internal 2)
	)
	(tile 125 99 CLBLM_X39Y0 CLBLM 2
		(primitive_site SLICE_X60Y0 SLICEM internal 50)
		(primitive_site SLICE_X61Y0 SLICEL internal 45)
	)
	(tile 125 100 INT_X40Y0 INT 1
		(primitive_site TIEOFF_X43Y0 TIEOFF internal 2)
	)
	(tile 125 101 CLBLL_X40Y0 CLBLL 2
		(primitive_site SLICE_X62Y0 SLICEL internal 45)
		(primitive_site SLICE_X63Y0 SLICEL internal 45)
	)
	(tile 125 102 VBRK_X40Y0 VBRK 0
	)
	(tile 125 103 INT_X41Y0 INT 1
		(primitive_site TIEOFF_X44Y0 TIEOFF internal 2)
	)
	(tile 125 104 INT_INTERFACE_X41Y0 INT_INTERFACE 0
	)
	(tile 125 105 RIOI_X41Y0 RIOI 6
		(primitive_site OLOGIC_X2Y0 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y0 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y0 ILOGICE1 internal 28)
		(primitive_site OLOGIC_X2Y1 OLOGICE1 internal 32)
		(primitive_site IODELAY_X2Y1 IODELAYE1 internal 21)
		(primitive_site ILOGIC_X2Y1 ILOGICE1 internal 28)
	)
	(tile 125 106 RIOB_X41Y0 RIOB 2
		(primitive_site AB10 IOBS bonded 13)
		(primitive_site AB11 IOBM bonded 13)
	)
	(tile 125 107 VBRK_X41Y0 VBRK 0
	)
	(tile 125 108 INT_X42Y0 INT 1
		(primitive_site TIEOFF_X45Y0 TIEOFF internal 2)
	)
	(tile 125 109 CLBLM_X42Y0 CLBLM 2
		(primitive_site SLICE_X64Y0 SLICEM internal 50)
		(primitive_site SLICE_X65Y0 SLICEL internal 45)
	)
	(tile 125 110 INT_X43Y0 INT 1
		(primitive_site TIEOFF_X46Y0 TIEOFF internal 2)
	)
	(tile 125 111 CLBLL_X43Y0 CLBLL 2
		(primitive_site SLICE_X66Y0 SLICEL internal 45)
		(primitive_site SLICE_X67Y0 SLICEL internal 45)
	)
	(tile 125 112 INT_X44Y0 INT 1
		(primitive_site TIEOFF_X47Y0 TIEOFF internal 2)
	)
	(tile 125 113 INT_INTERFACE_X44Y0 INT_INTERFACE 0
	)
	(tile 125 114 BRAM_X44Y0 BRAM 3
		(primitive_site RAMB18_X3Y0 FIFO18E1 internal 158)
		(primitive_site RAMB18_X3Y1 RAMB18E1 internal 158)
		(primitive_site RAMB36_X3Y0 RAMBFIFO36E1 internal 356)
	)
	(tile 125 115 INT_X45Y0 INT 1
		(primitive_site TIEOFF_X48Y0 TIEOFF internal 2)
	)
	(tile 125 116 CLBLM_X45Y0 CLBLM 2
		(primitive_site SLICE_X68Y0 SLICEM internal 50)
		(primitive_site SLICE_X69Y0 SLICEL internal 45)
	)
	(tile 125 117 INT_X46Y0 INT 1
		(primitive_site TIEOFF_X49Y0 TIEOFF internal 2)
	)
	(tile 125 118 CLBLM_X46Y0 CLBLM 2
		(primitive_site SLICE_X70Y0 SLICEM internal 50)
		(primitive_site SLICE_X71Y0 SLICEL internal 45)
	)
	(tile 125 119 INT_X47Y0 INT 1
		(primitive_site TIEOFF_X50Y0 TIEOFF internal 2)
	)
	(tile 125 120 INT_INTERFACE_X47Y0 INT_INTERFACE 0
	)
	(tile 125 121 DSP_X47Y0 DSP 3
		(primitive_site DSP48_X3Y0 DSP48E1 internal 417)
		(primitive_site DSP48_X3Y1 DSP48E1 internal 417)
		(primitive_site TIEOFF_X51Y0 TIEOFF internal 2)
	)
	(tile 125 122 VBRK_X47Y0 VBRK 0
	)
	(tile 125 123 INT_X48Y0 INT 1
		(primitive_site TIEOFF_X52Y0 TIEOFF internal 2)
	)
	(tile 125 124 CLBLM_X48Y0 CLBLM 2
		(primitive_site SLICE_X72Y0 SLICEM internal 50)
		(primitive_site SLICE_X73Y0 SLICEL internal 45)
	)
	(tile 125 125 INT_X49Y0 INT 1
		(primitive_site TIEOFF_X53Y0 TIEOFF internal 2)
	)
	(tile 125 126 CLBLM_X49Y0 CLBLM 2
		(primitive_site SLICE_X74Y0 SLICEM internal 50)
		(primitive_site SLICE_X75Y0 SLICEL internal 45)
	)
	(tile 125 127 INT_X50Y0 INT 1
		(primitive_site TIEOFF_X54Y0 TIEOFF internal 2)
	)
	(tile 125 128 INT_INTERFACE_X50Y0 INT_INTERFACE 0
	)
	(tile 125 129 BRAM_X50Y0 BRAM 3
		(primitive_site RAMB18_X4Y0 FIFO18E1 internal 158)
		(primitive_site RAMB18_X4Y1 RAMB18E1 internal 158)
		(primitive_site RAMB36_X4Y0 RAMBFIFO36E1 internal 356)
	)
	(tile 125 130 INT_X51Y0 INT 1
		(primitive_site TIEOFF_X55Y0 TIEOFF internal 2)
	)
	(tile 125 131 CLBLM_X51Y0 CLBLM 2
		(primitive_site SLICE_X76Y0 SLICEM internal 50)
		(primitive_site SLICE_X77Y0 SLICEL internal 45)
	)
	(tile 125 132 INT_X52Y0 INT 1
		(primitive_site TIEOFF_X56Y0 TIEOFF internal 2)
	)
	(tile 125 133 CLBLM_X52Y0 CLBLM 2
		(primitive_site SLICE_X78Y0 SLICEM internal 50)
		(primitive_site SLICE_X79Y0 SLICEL internal 45)
	)
	(tile 125 134 INT_X53Y0 INT 1
		(primitive_site TIEOFF_X57Y0 TIEOFF internal 2)
	)
	(tile 125 135 INT_INTERFACE_X53Y0 INT_INTERFACE 0
	)
	(tile 125 136 DSP_X53Y0 DSP 3
		(primitive_site DSP48_X4Y0 DSP48E1 internal 417)
		(primitive_site DSP48_X4Y1 DSP48E1 internal 417)
		(primitive_site TIEOFF_X58Y0 TIEOFF internal 2)
	)
	(tile 125 137 VBRK_X53Y0 VBRK 0
	)
	(tile 125 138 INT_X54Y0 INT 1
		(primitive_site TIEOFF_X59Y0 TIEOFF internal 2)
	)
	(tile 125 139 CLBLM_X54Y0 CLBLM 2
		(primitive_site SLICE_X80Y0 SLICEM internal 50)
		(primitive_site SLICE_X81Y0 SLICEL internal 45)
	)
	(tile 125 140 INT_X55Y0 INT 1
		(primitive_site TIEOFF_X60Y0 TIEOFF internal 2)
	)
	(tile 125 141 CLBLM_X55Y0 CLBLM 2
		(primitive_site SLICE_X82Y0 SLICEM internal 50)
		(primitive_site SLICE_X83Y0 SLICEL internal 45)
	)
	(tile 125 142 INT_X56Y0 INT 1
		(primitive_site TIEOFF_X61Y0 TIEOFF internal 2)
	)
	(tile 125 143 CLBLM_X56Y0 CLBLM 2
		(primitive_site SLICE_X84Y0 SLICEM internal 50)
		(primitive_site SLICE_X85Y0 SLICEL internal 45)
	)
	(tile 125 144 INT_X57Y0 INT 1
		(primitive_site TIEOFF_X62Y0 TIEOFF internal 2)
	)
	(tile 125 145 CLBLM_X57Y0 CLBLM 2
		(primitive_site SLICE_X86Y0 SLICEM internal 50)
		(primitive_site SLICE_X87Y0 SLICEL internal 45)
	)
	(tile 125 146 INT_X58Y0 INT 1
		(primitive_site TIEOFF_X63Y0 TIEOFF internal 2)
	)
	(tile 125 147 INT_INTERFACE_X58Y0 INT_INTERFACE 0
	)
	(tile 125 148 DSP_X58Y0 DSP 3
		(primitive_site DSP48_X5Y0 DSP48E1 internal 417)
		(primitive_site DSP48_X5Y1 DSP48E1 internal 417)
		(primitive_site TIEOFF_X64Y0 TIEOFF internal 2)
	)
	(tile 125 149 VBRK_X58Y0 VBRK 0
	)
	(tile 125 150 INT_X59Y0 INT 1
		(primitive_site TIEOFF_X65Y0 TIEOFF internal 2)
	)
	(tile 125 151 CLBLM_X59Y0 CLBLM 2
		(primitive_site SLICE_X88Y0 SLICEM internal 50)
		(primitive_site SLICE_X89Y0 SLICEL internal 45)
	)
	(tile 125 152 INT_X60Y0 INT 1
		(primitive_site TIEOFF_X66Y0 TIEOFF internal 2)
	)
	(tile 125 153 CLBLM_X60Y0 CLBLM 2
		(primitive_site SLICE_X90Y0 SLICEM internal 50)
		(primitive_site SLICE_X91Y0 SLICEL internal 45)
	)
	(tile 125 154 INT_X61Y0 INT 1
		(primitive_site TIEOFF_X67Y0 TIEOFF internal 2)
	)
	(tile 125 155 INT_INTERFACE_X61Y0 INT_INTERFACE 0
	)
	(tile 125 156 BRAM_X61Y0 BRAM 3
		(primitive_site RAMB18_X5Y0 FIFO18E1 internal 158)
		(primitive_site RAMB18_X5Y1 RAMB18E1 internal 158)
		(primitive_site RAMB36_X5Y0 RAMBFIFO36E1 internal 356)
	)
	(tile 125 157 INT_X62Y0 INT 1
		(primitive_site TIEOFF_X68Y0 TIEOFF internal 2)
	)
	(tile 125 158 CLBLM_X62Y0 CLBLM 2
		(primitive_site SLICE_X92Y0 SLICEM internal 50)
		(primitive_site SLICE_X93Y0 SLICEL internal 45)
	)
	(tile 125 159 INT_X63Y0 INT 1
		(primitive_site TIEOFF_X69Y0 TIEOFF internal 2)
	)
	(tile 125 160 CLBLL_X63Y0 CLBLL 2
		(primitive_site SLICE_X94Y0 SLICEL internal 45)
		(primitive_site SLICE_X95Y0 SLICEL internal 45)
	)
	(tile 125 161 VBRK_X63Y0 VBRK 0
	)
	(tile 125 162 INT_X64Y0 INT 1
		(primitive_site TIEOFF_X70Y0 TIEOFF internal 2)
	)
	(tile 125 163 CLBLM_X64Y0 CLBLM 2
		(primitive_site SLICE_X96Y0 SLICEM internal 50)
		(primitive_site SLICE_X97Y0 SLICEL internal 45)
	)
	(tile 125 164 INT_X65Y0 INT 1
		(primitive_site TIEOFF_X71Y0 TIEOFF internal 2)
	)
	(tile 125 165 CLBLL_X65Y0 CLBLL 2
		(primitive_site SLICE_X98Y0 SLICEL internal 45)
		(primitive_site SLICE_X99Y0 SLICEL internal 45)
	)
	(tile 125 166 INT_X66Y0 INT 1
		(primitive_site TIEOFF_X72Y0 TIEOFF internal 2)
	)
	(tile 125 167 CLBLL_X66Y0 CLBLL 2
		(primitive_site SLICE_X100Y0 SLICEL internal 45)
		(primitive_site SLICE_X101Y0 SLICEL internal 45)
	)
	(tile 125 168 INT_X67Y0 INT 1
		(primitive_site TIEOFF_X73Y0 TIEOFF internal 2)
	)
	(tile 125 169 CLBLM_X67Y0 CLBLM 2
		(primitive_site SLICE_X102Y0 SLICEM internal 50)
		(primitive_site SLICE_X103Y0 SLICEL internal 45)
	)
	(tile 125 170 INT_X68Y0 INT 1
		(primitive_site TIEOFF_X74Y0 TIEOFF internal 2)
	)
	(tile 125 171 CLBLL_X68Y0 CLBLL 2
		(primitive_site SLICE_X104Y0 SLICEL internal 45)
		(primitive_site SLICE_X105Y0 SLICEL internal 45)
	)
	(tile 125 172 INT_X69Y0 INT 1
		(primitive_site TIEOFF_X75Y0 TIEOFF internal 2)
	)
	(tile 125 173 EMAC_INT_INTERFACE_X69Y0 EMAC_INT_INTERFACE 0
	)
	(tile 125 174 EMAC_X69Y0 EMAC 1
		(primitive_site TEMAC_X0Y0 TEMAC_SINGLE internal 335)
	)
	(tile 125 175 INT_X70Y0 INT 1
		(primitive_site TIEOFF_X76Y0 TIEOFF internal 2)
	)
	(tile 125 176 GTX_INT_INTERFACE_X70Y0 GTX_INT_INTERFACE 0
	)
	(tile 125 177 R_TERM_INT_X70Y0 R_TERM_INT 0
	)
	(tile 125 178 GTX_X70Y0 GTX 5
		(primitive_site GTXE1_X0Y0 GTXE1 internal 496)
		(primitive_site AB2 IPAD bonded 1)
		(primitive_site AB1 IPAD bonded 1)
		(primitive_site V2 OPAD bonded 1)
		(primitive_site V1 OPAD bonded 1)
	)
	(tile 126 0 NULL_X0Y0 NULL 0
	)
	(tile 126 1 NULL_X1Y0 NULL 0
	)
	(tile 126 2 NULL_X2Y0 NULL 0
	)
	(tile 126 3 B_TERM_INT_X0Y0 B_TERM_INT 0
	)
	(tile 126 4 IOI_L_INT_INTERFACE_TERM_X0Y0 IOI_L_INT_INTERFACE_TERM 0
	)
	(tile 126 5 NULL_X5Y0 NULL 0
	)
	(tile 126 6 B_TERM_INT_X1Y0 B_TERM_INT 0
	)
	(tile 126 7 NULL_X7Y0 NULL 0
	)
	(tile 126 8 B_TERM_INT_X2Y0 B_TERM_INT 0
	)
	(tile 126 9 NULL_X9Y0 NULL 0
	)
	(tile 126 10 B_TERM_INT_X3Y0 B_TERM_INT 0
	)
	(tile 126 11 NULL_X11Y0 NULL 0
	)
	(tile 126 12 B_TERM_INT_X4Y0 B_TERM_INT 0
	)
	(tile 126 13 NULL_X13Y0 NULL 0
	)
	(tile 126 14 B_TERM_INT_X5Y0 B_TERM_INT 0
	)
	(tile 126 15 INT_INTERFACE_TERM_X5Y0 INT_INTERFACE_TERM 0
	)
	(tile 126 16 NULL_X16Y0 NULL 0
	)
	(tile 126 17 B_TERM_INT_X6Y0 B_TERM_INT 0
	)
	(tile 126 18 NULL_X18Y0 NULL 0
	)
	(tile 126 19 B_TERM_INT_X7Y0 B_TERM_INT 0
	)
	(tile 126 20 NULL_X20Y0 NULL 0
	)
	(tile 126 21 NULL_X21Y0 NULL 0
	)
	(tile 126 22 B_TERM_INT_X8Y0 B_TERM_INT 0
	)
	(tile 126 23 INT_INTERFACE_TERM_X8Y0 INT_INTERFACE_TERM 0
	)
	(tile 126 24 B_TERM_DSP_X8Y0 B_TERM_DSP 0
	)
	(tile 126 25 B_TERM_INT_X9Y0 B_TERM_INT 0
	)
	(tile 126 26 NULL_X26Y0 NULL 0
	)
	(tile 126 27 B_TERM_INT_X10Y0 B_TERM_INT 0
	)
	(tile 126 28 NULL_X28Y0 NULL 0
	)
	(tile 126 29 B_TERM_INT_X11Y0 B_TERM_INT 0
	)
	(tile 126 30 NULL_X30Y0 NULL 0
	)
	(tile 126 31 B_TERM_INT_X12Y0 B_TERM_INT 0
	)
	(tile 126 32 NULL_X32Y0 NULL 0
	)
	(tile 126 33 NULL_X33Y0 NULL 0
	)
	(tile 126 34 B_TERM_INT_X13Y0 B_TERM_INT 0
	)
	(tile 126 35 INT_INTERFACE_TERM_X13Y0 INT_INTERFACE_TERM 0
	)
	(tile 126 36 B_TERM_DSP_X13Y0 B_TERM_DSP 0
	)
	(tile 126 37 B_TERM_INT_X14Y0 B_TERM_INT 0
	)
	(tile 126 38 NULL_X38Y0 NULL 0
	)
	(tile 126 39 B_TERM_INT_X15Y0 B_TERM_INT 0
	)
	(tile 126 40 NULL_X40Y0 NULL 0
	)
	(tile 126 41 B_TERM_INT_X16Y0 B_TERM_INT 0
	)
	(tile 126 42 INT_INTERFACE_TERM_X16Y0 INT_INTERFACE_TERM 0
	)
	(tile 126 43 NULL_X43Y0 NULL 0
	)
	(tile 126 44 B_TERM_INT_X17Y0 B_TERM_INT 0
	)
	(tile 126 45 NULL_X45Y0 NULL 0
	)
	(tile 126 46 B_TERM_INT_X18Y0 B_TERM_INT 0
	)
	(tile 126 47 NULL_X47Y0 NULL 0
	)
	(tile 126 48 NULL_X48Y0 NULL 0
	)
	(tile 126 49 B_TERM_INT_X19Y0 B_TERM_INT 0
	)
	(tile 126 50 INT_INTERFACE_TERM_X19Y0 INT_INTERFACE_TERM 0
	)
	(tile 126 51 B_TERM_DSP_X19Y0 B_TERM_DSP 0
	)
	(tile 126 52 B_TERM_INT_X20Y0 B_TERM_INT 0
	)
	(tile 126 53 NULL_X53Y0 NULL 0
	)
	(tile 126 54 B_TERM_INT_X21Y0 B_TERM_INT 0
	)
	(tile 126 55 NULL_X55Y0 NULL 0
	)
	(tile 126 56 B_TERM_INT_X22Y0 B_TERM_INT 0
	)
	(tile 126 57 INT_INTERFACE_TERM_X22Y0 INT_INTERFACE_TERM 0
	)
	(tile 126 58 NULL_X58Y0 NULL 0
	)
	(tile 126 59 B_TERM_INT_X23Y0 B_TERM_INT 0
	)
	(tile 126 60 NULL_X60Y0 NULL 0
	)
	(tile 126 61 B_TERM_INT_X24Y0 B_TERM_INT 0
	)
	(tile 126 62 NULL_X62Y0 NULL 0
	)
	(tile 126 63 NULL_X63Y0 NULL 0
	)
	(tile 126 64 NULL_X64Y0 NULL 0
	)
	(tile 126 65 NULL_X65Y0 NULL 0
	)
	(tile 126 66 B_TERM_INT_X25Y0 B_TERM_INT 0
	)
	(tile 126 67 IOI_L_INT_INTERFACE_TERM_X25Y0 IOI_L_INT_INTERFACE_TERM 0
	)
	(tile 126 68 NULL_X68Y0 NULL 0
	)
	(tile 126 69 B_TERM_INT_X26Y0 B_TERM_INT 0
	)
	(tile 126 70 NULL_X70Y0 NULL 0
	)
	(tile 126 71 B_TERM_INT_X27Y0 B_TERM_INT 0
	)
	(tile 126 72 NULL_X72Y0 NULL 0
	)
	(tile 126 73 B_TERM_INT_X28Y0 B_TERM_INT 0
	)
	(tile 126 74 NULL_X74Y0 NULL 0
	)
	(tile 126 75 B_TERM_INT_X29Y0 B_TERM_INT 0
	)
	(tile 126 76 NULL_X76Y0 NULL 0
	)
	(tile 126 77 NULL_X77Y0 NULL 0
	)
	(tile 126 78 NULL_X78Y0 NULL 0
	)
	(tile 126 79 NULL_X79Y0 NULL 0
	)
	(tile 126 80 NULL_X80Y0 NULL 0
	)
	(tile 126 81 NULL_X81Y0 NULL 0
	)
	(tile 126 82 NULL_X82Y0 NULL 0
	)
	(tile 126 83 NULL_X83Y0 NULL 0
	)
	(tile 126 84 NULL_X84Y0 NULL 0
	)
	(tile 126 85 NULL_X85Y0 NULL 0
	)
	(tile 126 86 NULL_X86Y0 NULL 0
	)
	(tile 126 87 NULL_X87Y0 NULL 0
	)
	(tile 126 88 NULL_X88Y0 NULL 0
	)
	(tile 126 89 NULL_X89Y0 NULL 0
	)
	(tile 126 90 NULL_X90Y0 NULL 0
	)
	(tile 126 91 B_TERM_INT_X36Y0 B_TERM_INT 0
	)
	(tile 126 92 INT_INTERFACE_TERM_X36Y0 INT_INTERFACE_TERM 0
	)
	(tile 126 93 NULL_X93Y0 NULL 0
	)
	(tile 126 94 B_TERM_INT_X37Y0 B_TERM_INT 0
	)
	(tile 126 95 NULL_X95Y0 NULL 0
	)
	(tile 126 96 B_TERM_INT_X38Y0 B_TERM_INT 0
	)
	(tile 126 97 NULL_X97Y0 NULL 0
	)
	(tile 126 98 B_TERM_INT_X39Y0 B_TERM_INT 0
	)
	(tile 126 99 NULL_X99Y0 NULL 0
	)
	(tile 126 100 B_TERM_INT_X40Y0 B_TERM_INT 0
	)
	(tile 126 101 NULL_X101Y0 NULL 0
	)
	(tile 126 102 NULL_X102Y0 NULL 0
	)
	(tile 126 103 B_TERM_INT_X41Y0 B_TERM_INT 0
	)
	(tile 126 104 INT_INTERFACE_TERM_X41Y0 INT_INTERFACE_TERM 0
	)
	(tile 126 105 NULL_X105Y0 NULL 0
	)
	(tile 126 106 NULL_X106Y0 NULL 0
	)
	(tile 126 107 NULL_X107Y0 NULL 0
	)
	(tile 126 108 B_TERM_INT_X42Y0 B_TERM_INT 0
	)
	(tile 126 109 NULL_X109Y0 NULL 0
	)
	(tile 126 110 B_TERM_INT_X43Y0 B_TERM_INT 0
	)
	(tile 126 111 NULL_X111Y0 NULL 0
	)
	(tile 126 112 B_TERM_INT_X44Y0 B_TERM_INT 0
	)
	(tile 126 113 INT_INTERFACE_TERM_X44Y0 INT_INTERFACE_TERM 0
	)
	(tile 126 114 NULL_X114Y0 NULL 0
	)
	(tile 126 115 B_TERM_INT_X45Y0 B_TERM_INT 0
	)
	(tile 126 116 NULL_X116Y0 NULL 0
	)
	(tile 126 117 B_TERM_INT_X46Y0 B_TERM_INT 0
	)
	(tile 126 118 NULL_X118Y0 NULL 0
	)
	(tile 126 119 B_TERM_INT_X47Y0 B_TERM_INT 0
	)
	(tile 126 120 INT_INTERFACE_TERM_X47Y0 INT_INTERFACE_TERM 0
	)
	(tile 126 121 B_TERM_DSP_X47Y0 B_TERM_DSP 0
	)
	(tile 126 122 NULL_X122Y0 NULL 0
	)
	(tile 126 123 B_TERM_INT_X48Y0 B_TERM_INT 0
	)
	(tile 126 124 NULL_X124Y0 NULL 0
	)
	(tile 126 125 B_TERM_INT_X49Y0 B_TERM_INT 0
	)
	(tile 126 126 NULL_X126Y0 NULL 0
	)
	(tile 126 127 B_TERM_INT_X50Y0 B_TERM_INT 0
	)
	(tile 126 128 INT_INTERFACE_TERM_X50Y0 INT_INTERFACE_TERM 0
	)
	(tile 126 129 NULL_X129Y0 NULL 0
	)
	(tile 126 130 B_TERM_INT_X51Y0 B_TERM_INT 0
	)
	(tile 126 131 NULL_X131Y0 NULL 0
	)
	(tile 126 132 B_TERM_INT_X52Y0 B_TERM_INT 0
	)
	(tile 126 133 NULL_X133Y0 NULL 0
	)
	(tile 126 134 B_TERM_INT_X53Y0 B_TERM_INT 0
	)
	(tile 126 135 INT_INTERFACE_TERM_X53Y0 INT_INTERFACE_TERM 0
	)
	(tile 126 136 B_TERM_DSP_X53Y0 B_TERM_DSP 0
	)
	(tile 126 137 NULL_X137Y0 NULL 0
	)
	(tile 126 138 B_TERM_INT_X54Y0 B_TERM_INT 0
	)
	(tile 126 139 NULL_X139Y0 NULL 0
	)
	(tile 126 140 B_TERM_INT_X55Y0 B_TERM_INT 0
	)
	(tile 126 141 NULL_X141Y0 NULL 0
	)
	(tile 126 142 B_TERM_INT_X56Y0 B_TERM_INT 0
	)
	(tile 126 143 NULL_X143Y0 NULL 0
	)
	(tile 126 144 B_TERM_INT_X57Y0 B_TERM_INT 0
	)
	(tile 126 145 NULL_X145Y0 NULL 0
	)
	(tile 126 146 B_TERM_INT_X58Y0 B_TERM_INT 0
	)
	(tile 126 147 INT_INTERFACE_TERM_X58Y0 INT_INTERFACE_TERM 0
	)
	(tile 126 148 B_TERM_DSP_X58Y0 B_TERM_DSP 0
	)
	(tile 126 149 NULL_X149Y0 NULL 0
	)
	(tile 126 150 B_TERM_INT_X59Y0 B_TERM_INT 0
	)
	(tile 126 151 NULL_X151Y0 NULL 0
	)
	(tile 126 152 B_TERM_INT_X60Y0 B_TERM_INT 0
	)
	(tile 126 153 NULL_X153Y0 NULL 0
	)
	(tile 126 154 B_TERM_INT_X61Y0 B_TERM_INT 0
	)
	(tile 126 155 INT_INTERFACE_TERM_X61Y0 INT_INTERFACE_TERM 0
	)
	(tile 126 156 NULL_X156Y0 NULL 0
	)
	(tile 126 157 B_TERM_INT_X62Y0 B_TERM_INT 0
	)
	(tile 126 158 NULL_X158Y0 NULL 0
	)
	(tile 126 159 B_TERM_INT_X63Y0 B_TERM_INT 0
	)
	(tile 126 160 NULL_X160Y0 NULL 0
	)
	(tile 126 161 NULL_X161Y0 NULL 0
	)
	(tile 126 162 B_TERM_INT_X64Y0 B_TERM_INT 0
	)
	(tile 126 163 NULL_X163Y0 NULL 0
	)
	(tile 126 164 B_TERM_INT_X65Y0 B_TERM_INT 0
	)
	(tile 126 165 NULL_X165Y0 NULL 0
	)
	(tile 126 166 B_TERM_INT_X66Y0 B_TERM_INT 0
	)
	(tile 126 167 NULL_X167Y0 NULL 0
	)
	(tile 126 168 B_TERM_INT_X67Y0 B_TERM_INT 0
	)
	(tile 126 169 NULL_X169Y0 NULL 0
	)
	(tile 126 170 B_TERM_INT_X68Y0 B_TERM_INT 0
	)
	(tile 126 171 NULL_X171Y0 NULL 0
	)
	(tile 126 172 B_TERM_INT_X69Y0 B_TERM_INT 0
	)
	(tile 126 173 INT_INTERFACE_TERM_X69Y0 INT_INTERFACE_TERM 0
	)
	(tile 126 174 NULL_X174Y0 NULL 0
	)
	(tile 126 175 B_TERM_INT_X70Y0 B_TERM_INT 0
	)
	(tile 126 176 INT_INTERFACE_TERM_X70Y0 INT_INTERFACE_TERM 0
	)
	(tile 126 177 NULL_X177Y0 NULL 0
	)
	(tile 126 178 NULL_X178Y0 NULL 0
	)
)
(primitive_defs 51
	(primitive_def BSCAN 11 14
		(pin TDO TDO input)
		(pin UPDATE UPDATE output)
		(pin TMS TMS output)
		(pin TDI TDI output)
		(pin TCK TCK output)
		(pin SHIFT SHIFT output)
		(pin SEL SEL output)
		(pin RUNTEST RUNTEST output)
		(pin RESET RESET output)
		(pin DRCK DRCK output)
		(pin CAPTURE CAPTURE output)
		(element DISABLE_JTAG 0
			(cfg FALSE TRUE)
		)
		(element JTAG_CHAIN 0
			(cfg 1 2 3 4)
		)
		(element CAPTURE 1
			(pin CAPTURE input)
			(conn CAPTURE CAPTURE <== BSCAN CAPTURE)
		)
		(element DRCK 1
			(pin DRCK input)
			(conn DRCK DRCK <== BSCAN DRCK)
		)
		(element RESET 1
			(pin RESET input)
			(conn RESET RESET <== BSCAN RESET)
		)
		(element RUNTEST 1
			(pin RUNTEST input)
			(conn RUNTEST RUNTEST <== BSCAN RUNTEST)
		)
		(element SEL 1
			(pin SEL input)
			(conn SEL SEL <== BSCAN SEL)
		)
		(element SHIFT 1
			(pin SHIFT input)
			(conn SHIFT SHIFT <== BSCAN SHIFT)
		)
		(element TCK 1
			(pin TCK input)
			(conn TCK TCK <== BSCAN TCK)
		)
		(element TDI 1
			(pin TDI input)
			(conn TDI TDI <== BSCAN TDI)
		)
		(element TDO 1
			(pin TDO output)
			(conn TDO TDO ==> BSCAN TDO)
		)
		(element TMS 1
			(pin TMS input)
			(conn TMS TMS <== BSCAN TMS)
		)
		(element UPDATE 1
			(pin UPDATE input)
			(conn UPDATE UPDATE <== BSCAN UPDATE)
		)
		(element BSCAN 11 # BEL
			(pin CAPTURE output)
			(pin DRCK output)
			(pin RESET output)
			(pin RUNTEST output)
			(pin SEL output)
			(pin SHIFT output)
			(pin TCK output)
			(pin TDI output)
			(pin TDO input)
			(pin TMS output)
			(pin UPDATE output)
			(conn BSCAN CAPTURE ==> CAPTURE CAPTURE)
			(conn BSCAN DRCK ==> DRCK DRCK)
			(conn BSCAN RESET ==> RESET RESET)
			(conn BSCAN RUNTEST ==> RUNTEST RUNTEST)
			(conn BSCAN SEL ==> SEL SEL)
			(conn BSCAN SHIFT ==> SHIFT SHIFT)
			(conn BSCAN TCK ==> TCK TCK)
			(conn BSCAN TDI ==> TDI TDI)
			(conn BSCAN TMS ==> TMS TMS)
			(conn BSCAN UPDATE ==> UPDATE UPDATE)
			(conn BSCAN TDO <== TDO TDO)
		)
	)
	(primitive_def BUFG 2 3
		(pin I0 I0 input)
		(pin O O output)
		(element O 1
			(pin O input)
			(conn O O <== BUFG O)
		)
		(element BUFG 2 # BEL
			(pin I0 input)
			(pin O output)
			(conn BUFG O ==> O O)
			(conn BUFG I0 <== I0 I0)
		)
		(element I0 1
			(pin I0 output)
			(conn I0 I0 ==> BUFG I0)
		)
	)
	(primitive_def BUFGCTRL 9 20
		(pin I0 I0 input)
		(pin O O output)
		(pin S1 S1 input)
		(pin S0 S0 input)
		(pin IGNORE1 IGNORE1 input)
		(pin IGNORE0 IGNORE0 input)
		(pin I1 I1 input)
		(pin CE1 CE1 input)
		(pin CE0 CE0 input)
		(element PRESELECT_I1 0
			(cfg TRUE FALSE)
		)
		(element IGNORE0INV 3
			(pin IGNORE0_B input)
			(pin IGNORE0 input)
			(pin OUT output)
			(cfg IGNORE0_B IGNORE0)
			(conn IGNORE0INV OUT ==> BUFGCTRL IGNORE0)
			(conn IGNORE0INV IGNORE0_B <== IGNORE0 IGNORE0)
			(conn IGNORE0INV IGNORE0 <== IGNORE0 IGNORE0)
		)
		(element CE0INV 3
			(pin CE0_B input)
			(pin CE0 input)
			(pin OUT output)
			(cfg CE0_B CE0)
			(conn CE0INV OUT ==> BUFGCTRL CE0)
			(conn CE0INV CE0_B <== CE0 CE0)
			(conn CE0INV CE0 <== CE0 CE0)
		)
		(element INIT_OUT 0
			(cfg 1 0)
		)
		(element O 1
			(pin O input)
			(conn O O <== BUFGCTRL O)
		)
		(element S1INV 3
			(pin S1_B input)
			(pin S1 input)
			(pin OUT output)
			(cfg S1_B S1)
			(conn S1INV OUT ==> BUFGCTRL S1)
			(conn S1INV S1_B <== S1 S1)
			(conn S1INV S1 <== S1 S1)
		)
		(element IGNORE0 1
			(pin IGNORE0 output)
			(conn IGNORE0 IGNORE0 ==> IGNORE0INV IGNORE0_B)
			(conn IGNORE0 IGNORE0 ==> IGNORE0INV IGNORE0)
		)
		(element IGNORE1 1
			(pin IGNORE1 output)
			(conn IGNORE1 IGNORE1 ==> IGNORE1INV IGNORE1_B)
			(conn IGNORE1 IGNORE1 ==> IGNORE1INV IGNORE1)
		)
		(element CE0 1
			(pin CE0 output)
			(conn CE0 CE0 ==> CE0INV CE0_B)
			(conn CE0 CE0 ==> CE0INV CE0)
		)
		(element CE1 1
			(pin CE1 output)
			(conn CE1 CE1 ==> CE1INV CE1_B)
			(conn CE1 CE1 ==> CE1INV CE1)
		)
		(element I0 1
			(pin I0 output)
			(conn I0 I0 ==> BUFGCTRL I0)
		)
		(element I1 1
			(pin I1 output)
			(conn I1 I1 ==> BUFGCTRL I1)
		)
		(element IGNORE1INV 3
			(pin IGNORE1_B input)
			(pin IGNORE1 input)
			(pin OUT output)
			(cfg IGNORE1_B IGNORE1)
			(conn IGNORE1INV OUT ==> BUFGCTRL IGNORE1)
			(conn IGNORE1INV IGNORE1_B <== IGNORE1 IGNORE1)
			(conn IGNORE1INV IGNORE1 <== IGNORE1 IGNORE1)
		)
		(element S0 1
			(pin S0 output)
			(conn S0 S0 ==> S0INV S0_B)
			(conn S0 S0 ==> S0INV S0)
		)
		(element S1 1
			(pin S1 output)
			(conn S1 S1 ==> S1INV S1_B)
			(conn S1 S1 ==> S1INV S1)
		)
		(element CE1INV 3
			(pin CE1_B input)
			(pin CE1 input)
			(pin OUT output)
			(cfg CE1_B CE1)
			(conn CE1INV OUT ==> BUFGCTRL CE1)
			(conn CE1INV CE1_B <== CE1 CE1)
			(conn CE1INV CE1 <== CE1 CE1)
		)
		(element CREATE_EDGE 0
			(cfg TRUE FALSE)
		)
		(element S0INV 3
			(pin S0_B input)
			(pin S0 input)
			(pin OUT output)
			(cfg S0_B S0)
			(conn S0INV OUT ==> BUFGCTRL S0)
			(conn S0INV S0_B <== S0 S0)
			(conn S0INV S0 <== S0 S0)
		)
		(element BUFGCTRL 9 # BEL
			(pin S1 input)
			(pin S0 input)
			(pin O output)
			(pin IGNORE1 input)
			(pin IGNORE0 input)
			(pin I1 input)
			(pin I0 input)
			(pin CE1 input)
			(pin CE0 input)
			(conn BUFGCTRL O ==> O O)
			(conn BUFGCTRL S1 <== S1INV OUT)
			(conn BUFGCTRL S0 <== S0INV OUT)
			(conn BUFGCTRL IGNORE1 <== IGNORE1INV OUT)
			(conn BUFGCTRL IGNORE0 <== IGNORE0INV OUT)
			(conn BUFGCTRL I1 <== I1 I1)
			(conn BUFGCTRL I0 <== I0 I0)
			(conn BUFGCTRL CE1 <== CE1INV OUT)
			(conn BUFGCTRL CE0 <== CE0INV OUT)
		)
		(element PRESELECT_I0 0
			(cfg TRUE FALSE)
		)
	)
	(primitive_def BUFHCE 3 6
		(pin O O output)
		(pin I I input)
		(pin CE CE input)
		(element INIT_OUT 0
			(cfg 0 1)
		)
		(element O 1
			(pin O input)
			(conn O O <== BUFHCE O)
		)
		(element I 1
			(pin I output)
			(conn I I ==> BUFHCE I)
		)
		(element CE 1
			(pin CE output)
			(conn CE CE ==> CEINV CE)
			(conn CE CE ==> CEINV CE_B)
		)
		(element CEINV 3
			(pin OUT output)
			(pin CE input)
			(pin CE_B input)
			(cfg CE CE_B)
			(conn CEINV OUT ==> BUFHCE CE)
			(conn CEINV CE <== CE CE)
			(conn CEINV CE_B <== CE CE)
		)
		(element BUFHCE 3 # BEL
			(pin O output)
			(pin I input)
			(pin CE input)
			(conn BUFHCE O ==> O O)
			(conn BUFHCE I <== I I)
			(conn BUFHCE CE <== CEINV OUT)
		)
	)
	(primitive_def BUFIODQS 3 5
		(pin I I input)
		(pin DQSMASK DQSMASK input)
		(pin O O output)
		(element BUFIODQS 3 # BEL
			(pin I input)
			(pin DQSMASK input)
			(pin O output)
			(conn BUFIODQS O ==> O O)
			(conn BUFIODQS I <== I I)
			(conn BUFIODQS DQSMASK <== DQSMASK DQSMASK)
		)
		(element I 1
			(pin I output)
			(conn I I ==> BUFIODQS I)
		)
		(element DQSMASK 1
			(pin DQSMASK output)
			(conn DQSMASK DQSMASK ==> BUFIODQS DQSMASK)
		)
		(element O 1
			(pin O input)
			(conn O O <== BUFIODQS O)
		)
		(element DQSMASK_ENABLE 0
			(cfg FALSE TRUE)
		)
	)
	(primitive_def BUFO 2 3
		(pin I I input)
		(pin O O output)
		(element BUFO 2 # BEL
			(pin I input)
			(pin O output)
			(conn BUFO O ==> O O)
			(conn BUFO I <== I I)
		)
		(element I 1
			(pin I output)
			(conn I I ==> BUFO I)
		)
		(element O 1
			(pin O input)
			(conn O O <== BUFO O)
		)
	)
	(primitive_def BUFR 4 6
		(pin I I input)
		(pin CE CE input)
		(pin CLR CLR input)
		(pin O O output)
		(element O 1
			(pin O input)
			(conn O O <== BUFR O)
		)
		(element I 1
			(pin I output)
			(conn I I ==> BUFR I)
		)
		(element BUFR 4 # BEL
			(pin I input)
			(pin CE input)
			(pin CLR input)
			(pin O output)
			(conn BUFR O ==> O O)
			(conn BUFR I <== I I)
			(conn BUFR CE <== CE CE)
			(conn BUFR CLR <== CLR CLR)
		)
		(element CE 1
			(pin CE output)
			(conn CE CE ==> BUFR CE)
		)
		(element CLR 1
			(pin CLR output)
			(conn CLR CLR ==> BUFR CLR)
		)
		(element BUFR_DIVIDE 0
			(cfg BYPASS 1 2 3 4 5 6 7 8)
		)
	)
	(primitive_def CAPTURE 2 4
		(pin CLK CLK input)
		(pin CAP CAP input)
		(element ONESHOT 0
			(cfg TRUE FALSE)
		)
		(element CAP 1
			(pin CAP output)
			(conn CAP CAP ==> CAPTURE CAP)
		)
		(element CAPTURE 2 # BEL
			(pin CLK input)
			(pin CAP input)
			(conn CAPTURE CLK <== CLK CLK)
			(conn CAPTURE CAP <== CAP CAP)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> CAPTURE CLK)
		)
	)
	(primitive_def CFG_IO_ACCESS 8 9
		(pin TDO TDO input)
		(pin DOUT DOUT input)
		(pin RDWRB RDWRB output)
		(pin HSWAPEN HSWAPEN output)
		(pin MODE0 MODE0 output)
		(pin MODE1 MODE1 output)
		(pin MODE2 MODE2 output)
		(pin VGGCOMPOUT VGGCOMPOUT output)
		(element MODE0 1
			(pin MODE0 input)
			(conn MODE0 MODE0 <== CFG_IO_ACCESS MODE0)
		)
		(element RDWRB 1
			(pin RDWRB input)
			(conn RDWRB RDWRB <== CFG_IO_ACCESS RDWRB)
		)
		(element VGGCOMPOUT 1
			(pin VGGCOMPOUT input)
			(conn VGGCOMPOUT VGGCOMPOUT <== CFG_IO_ACCESS VGGCOMPOUT)
		)
		(element DOUT 1
			(pin DOUT output)
			(conn DOUT DOUT ==> CFG_IO_ACCESS DOUT)
		)
		(element TDO 1
			(pin TDO output)
			(conn TDO TDO ==> CFG_IO_ACCESS TDO)
		)
		(element CFG_IO_ACCESS 8 # BEL
			(pin VGGCOMPOUT output)
			(pin MODE2 output)
			(pin MODE1 output)
			(pin MODE0 output)
			(pin HSWAPEN output)
			(pin RDWRB output)
			(pin DOUT input)
			(pin TDO input)
			(conn CFG_IO_ACCESS VGGCOMPOUT ==> VGGCOMPOUT VGGCOMPOUT)
			(conn CFG_IO_ACCESS MODE2 ==> MODE2 MODE2)
			(conn CFG_IO_ACCESS MODE1 ==> MODE1 MODE1)
			(conn CFG_IO_ACCESS MODE0 ==> MODE0 MODE0)
			(conn CFG_IO_ACCESS HSWAPEN ==> HSWAPEN HSWAPEN)
			(conn CFG_IO_ACCESS RDWRB ==> RDWRB RDWRB)
			(conn CFG_IO_ACCESS DOUT <== DOUT DOUT)
			(conn CFG_IO_ACCESS TDO <== TDO TDO)
		)
		(element MODE2 1
			(pin MODE2 input)
			(conn MODE2 MODE2 <== CFG_IO_ACCESS MODE2)
		)
		(element MODE1 1
			(pin MODE1 input)
			(conn MODE1 MODE1 <== CFG_IO_ACCESS MODE1)
		)
		(element HSWAPEN 1
			(pin HSWAPEN input)
			(conn HSWAPEN HSWAPEN <== CFG_IO_ACCESS HSWAPEN)
		)
	)
	(primitive_def DCI 13 14
		(pin TSTRST TSTRST input)
		(pin TSTHLP TSTHLP input)
		(pin TSTHLN TSTHLN input)
		(pin TSTCLK TSTCLK input)
		(pin DCISCLK DCISCLK output)
		(pin DCIREFIOUPDATE DCIREFIOUPDATE output)
		(pin DCIIOUPDATE DCIIOUPDATE output)
		(pin DCIDONE DCIDONE output)
		(pin DCIDATA DCIDATA output)
		(pin DCIADDRESS2 DCIADDRESS2 output)
		(pin DCIADDRESS1 DCIADDRESS1 output)
		(pin DCIADDRESS0 DCIADDRESS0 output)
		(pin INT_DCI_EN INT_DCI_EN input)
		(element DCIADDRESS0 1
			(pin DCIADDRESS0 input)
			(conn DCIADDRESS0 DCIADDRESS0 <== DCI DCIADDRESS0)
		)
		(element DCIADDRESS1 1
			(pin DCIADDRESS1 input)
			(conn DCIADDRESS1 DCIADDRESS1 <== DCI DCIADDRESS1)
		)
		(element DCIADDRESS2 1
			(pin DCIADDRESS2 input)
			(conn DCIADDRESS2 DCIADDRESS2 <== DCI DCIADDRESS2)
		)
		(element DCIREFIOUPDATE 1
			(pin DCIREFIOUPDATE input)
			(conn DCIREFIOUPDATE DCIREFIOUPDATE <== DCI DCIREFIOUPDATE)
		)
		(element DCIDATA 1
			(pin DCIDATA input)
			(conn DCIDATA DCIDATA <== DCI DCIDATA)
		)
		(element DCIIOUPDATE 1
			(pin DCIIOUPDATE input)
			(conn DCIIOUPDATE DCIIOUPDATE <== DCI DCIIOUPDATE)
		)
		(element DCI 13 # BEL
			(pin TSTRST input)
			(pin TSTHLP input)
			(pin TSTHLN input)
			(pin TSTCLK input)
			(pin INT_DCI_EN input)
			(pin DCISCLK output)
			(pin DCIREFIOUPDATE output)
			(pin DCIIOUPDATE output)
			(pin DCIDONE output)
			(pin DCIDATA output)
			(pin DCIADDRESS2 output)
			(pin DCIADDRESS1 output)
			(pin DCIADDRESS0 output)
			(conn DCI DCISCLK ==> DCISCLK DCISCLK)
			(conn DCI DCIREFIOUPDATE ==> DCIREFIOUPDATE DCIREFIOUPDATE)
			(conn DCI DCIIOUPDATE ==> DCIIOUPDATE DCIIOUPDATE)
			(conn DCI DCIDONE ==> DCIDONE DCIDONE)
			(conn DCI DCIDATA ==> DCIDATA DCIDATA)
			(conn DCI DCIADDRESS2 ==> DCIADDRESS2 DCIADDRESS2)
			(conn DCI DCIADDRESS1 ==> DCIADDRESS1 DCIADDRESS1)
			(conn DCI DCIADDRESS0 ==> DCIADDRESS0 DCIADDRESS0)
			(conn DCI TSTRST <== TSTRST TSTRST)
			(conn DCI TSTHLP <== TSTHLP TSTHLP)
			(conn DCI TSTHLN <== TSTHLN TSTHLN)
			(conn DCI TSTCLK <== TSTCLK TSTCLK)
			(conn DCI INT_DCI_EN <== INT_DCI_EN INT_DCI_EN)
		)
		(element TSTRST 1
			(pin TSTRST output)
			(conn TSTRST TSTRST ==> DCI TSTRST)
		)
		(element TSTCLK 1
			(pin TSTCLK output)
			(conn TSTCLK TSTCLK ==> DCI TSTCLK)
		)
		(element DCIDONE 1
			(pin DCIDONE input)
			(conn DCIDONE DCIDONE <== DCI DCIDONE)
		)
		(element DCISCLK 1
			(pin DCISCLK input)
			(conn DCISCLK DCISCLK <== DCI DCISCLK)
		)
		(element TSTHLN 1
			(pin TSTHLN output)
			(conn TSTHLN TSTHLN ==> DCI TSTHLN)
		)
		(element TSTHLP 1
			(pin TSTHLP output)
			(conn TSTHLP TSTHLP ==> DCI TSTHLP)
		)
		(element INT_DCI_EN 1
			(pin INT_DCI_EN output)
			(conn INT_DCI_EN INT_DCI_EN ==> DCI INT_DCI_EN)
		)
	)
	(primitive_def DCIRESET 2 3
		(pin RST RST input)
		(pin LOCKED LOCKED output)
		(element RST 1
			(pin RST output)
			(conn RST RST ==> DCIRESET RST)
		)
		(element LOCKED 1
			(pin LOCKED input)
			(conn LOCKED LOCKED <== DCIRESET LOCKED)
		)
		(element DCIRESET 2 # BEL
			(pin RST input)
			(pin LOCKED output)
			(conn DCIRESET LOCKED ==> LOCKED LOCKED)
			(conn DCIRESET RST <== RST RST)
		)
	)
	(primitive_def DNA_PORT 5 6
		(pin CLK CLK input)
		(pin READ READ input)
		(pin SHIFT SHIFT input)
		(pin DIN DIN input)
		(pin DOUT DOUT output)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> DNA_PORT CLK)
		)
		(element DIN 1
			(pin DIN output)
			(conn DIN DIN ==> DNA_PORT DIN)
		)
		(element DOUT 1
			(pin DOUT input)
			(conn DOUT DOUT <== DNA_PORT DOUT)
		)
		(element SHIFT 1
			(pin SHIFT output)
			(conn SHIFT SHIFT ==> DNA_PORT SHIFT)
		)
		(element DNA_PORT 5 # BEL
			(pin DIN input)
			(pin SHIFT input)
			(pin READ input)
			(pin CLK input)
			(pin DOUT output)
			(conn DNA_PORT DOUT ==> DOUT DOUT)
			(conn DNA_PORT DIN <== DIN DIN)
			(conn DNA_PORT SHIFT <== SHIFT SHIFT)
			(conn DNA_PORT READ <== READ READ)
			(conn DNA_PORT CLK <== CLK CLK)
		)
		(element READ 1
			(pin READ output)
			(conn READ READ ==> DNA_PORT READ)
		)
	)
	(primitive_def DSP48E1 417 459
		(pin RSTP RSTP input)
		(pin RSTM RSTM input)
		(pin RSTINMODE RSTINMODE input)
		(pin RSTD RSTD input)
		(pin RSTCTRL RSTCTRL input)
		(pin RSTC RSTC input)
		(pin RSTB RSTB input)
		(pin RSTALUMODE RSTALUMODE input)
		(pin RSTALLCARRYIN RSTALLCARRYIN input)
		(pin RSTA RSTA input)
		(pin PCIN47 PCIN47 input)
		(pin PCIN46 PCIN46 input)
		(pin PCIN45 PCIN45 input)
		(pin PCIN44 PCIN44 input)
		(pin PCIN43 PCIN43 input)
		(pin PCIN42 PCIN42 input)
		(pin PCIN41 PCIN41 input)
		(pin PCIN40 PCIN40 input)
		(pin PCIN39 PCIN39 input)
		(pin PCIN38 PCIN38 input)
		(pin PCIN37 PCIN37 input)
		(pin PCIN36 PCIN36 input)
		(pin PCIN35 PCIN35 input)
		(pin PCIN34 PCIN34 input)
		(pin PCIN33 PCIN33 input)
		(pin PCIN32 PCIN32 input)
		(pin PCIN31 PCIN31 input)
		(pin PCIN30 PCIN30 input)
		(pin PCIN29 PCIN29 input)
		(pin PCIN28 PCIN28 input)
		(pin PCIN27 PCIN27 input)
		(pin PCIN26 PCIN26 input)
		(pin PCIN25 PCIN25 input)
		(pin PCIN24 PCIN24 input)
		(pin PCIN23 PCIN23 input)
		(pin PCIN22 PCIN22 input)
		(pin PCIN21 PCIN21 input)
		(pin PCIN20 PCIN20 input)
		(pin PCIN19 PCIN19 input)
		(pin PCIN18 PCIN18 input)
		(pin PCIN17 PCIN17 input)
		(pin PCIN16 PCIN16 input)
		(pin PCIN15 PCIN15 input)
		(pin PCIN14 PCIN14 input)
		(pin PCIN13 PCIN13 input)
		(pin PCIN12 PCIN12 input)
		(pin PCIN11 PCIN11 input)
		(pin PCIN10 PCIN10 input)
		(pin PCIN9 PCIN9 input)
		(pin PCIN8 PCIN8 input)
		(pin PCIN7 PCIN7 input)
		(pin PCIN6 PCIN6 input)
		(pin PCIN5 PCIN5 input)
		(pin PCIN4 PCIN4 input)
		(pin PCIN3 PCIN3 input)
		(pin PCIN2 PCIN2 input)
		(pin PCIN1 PCIN1 input)
		(pin PCIN0 PCIN0 input)
		(pin OPMODE6 OPMODE6 input)
		(pin OPMODE5 OPMODE5 input)
		(pin OPMODE4 OPMODE4 input)
		(pin OPMODE3 OPMODE3 input)
		(pin OPMODE2 OPMODE2 input)
		(pin OPMODE1 OPMODE1 input)
		(pin OPMODE0 OPMODE0 input)
		(pin MULTSIGNIN MULTSIGNIN input)
		(pin INMODE4 INMODE4 input)
		(pin INMODE3 INMODE3 input)
		(pin INMODE2 INMODE2 input)
		(pin INMODE1 INMODE1 input)
		(pin INMODE0 INMODE0 input)
		(pin D24 D24 input)
		(pin D23 D23 input)
		(pin D22 D22 input)
		(pin D21 D21 input)
		(pin D20 D20 input)
		(pin D19 D19 input)
		(pin D18 D18 input)
		(pin D17 D17 input)
		(pin D16 D16 input)
		(pin D15 D15 input)
		(pin D14 D14 input)
		(pin D13 D13 input)
		(pin D12 D12 input)
		(pin D11 D11 input)
		(pin D10 D10 input)
		(pin D9 D9 input)
		(pin D8 D8 input)
		(pin D7 D7 input)
		(pin D6 D6 input)
		(pin D5 D5 input)
		(pin D4 D4 input)
		(pin D3 D3 input)
		(pin D2 D2 input)
		(pin D1 D1 input)
		(pin D0 D0 input)
		(pin CLK CLK input)
		(pin CEP CEP input)
		(pin CEM CEM input)
		(pin CEINMODE CEINMODE input)
		(pin CED CED input)
		(pin CECTRL CECTRL input)
		(pin CECARRYIN CECARRYIN input)
		(pin CEC CEC input)
		(pin CEB2 CEB2 input)
		(pin CEB1 CEB1 input)
		(pin CEALUMODE CEALUMODE input)
		(pin CEAD CEAD input)
		(pin CEA2 CEA2 input)
		(pin CEA1 CEA1 input)
		(pin CARRYINSEL2 CARRYINSEL2 input)
		(pin CARRYINSEL1 CARRYINSEL1 input)
		(pin CARRYINSEL0 CARRYINSEL0 input)
		(pin CARRYIN CARRYIN input)
		(pin CARRYCASCIN CARRYCASCIN input)
		(pin C47 C47 input)
		(pin C46 C46 input)
		(pin C45 C45 input)
		(pin C44 C44 input)
		(pin C43 C43 input)
		(pin C42 C42 input)
		(pin C41 C41 input)
		(pin C40 C40 input)
		(pin C39 C39 input)
		(pin C38 C38 input)
		(pin C37 C37 input)
		(pin C36 C36 input)
		(pin C35 C35 input)
		(pin C34 C34 input)
		(pin C33 C33 input)
		(pin C32 C32 input)
		(pin C31 C31 input)
		(pin C30 C30 input)
		(pin C29 C29 input)
		(pin C28 C28 input)
		(pin C27 C27 input)
		(pin C26 C26 input)
		(pin C25 C25 input)
		(pin C24 C24 input)
		(pin C23 C23 input)
		(pin C22 C22 input)
		(pin C21 C21 input)
		(pin C20 C20 input)
		(pin C19 C19 input)
		(pin C18 C18 input)
		(pin C17 C17 input)
		(pin C16 C16 input)
		(pin C15 C15 input)
		(pin C14 C14 input)
		(pin C13 C13 input)
		(pin C12 C12 input)
		(pin C11 C11 input)
		(pin C10 C10 input)
		(pin C9 C9 input)
		(pin C8 C8 input)
		(pin C7 C7 input)
		(pin C6 C6 input)
		(pin C5 C5 input)
		(pin C4 C4 input)
		(pin C3 C3 input)
		(pin C2 C2 input)
		(pin C1 C1 input)
		(pin C0 C0 input)
		(pin BCIN17 BCIN17 input)
		(pin BCIN16 BCIN16 input)
		(pin BCIN15 BCIN15 input)
		(pin BCIN14 BCIN14 input)
		(pin BCIN13 BCIN13 input)
		(pin BCIN12 BCIN12 input)
		(pin BCIN11 BCIN11 input)
		(pin BCIN10 BCIN10 input)
		(pin BCIN9 BCIN9 input)
		(pin BCIN8 BCIN8 input)
		(pin BCIN7 BCIN7 input)
		(pin BCIN6 BCIN6 input)
		(pin BCIN5 BCIN5 input)
		(pin BCIN4 BCIN4 input)
		(pin BCIN3 BCIN3 input)
		(pin BCIN2 BCIN2 input)
		(pin BCIN1 BCIN1 input)
		(pin BCIN0 BCIN0 input)
		(pin B17 B17 input)
		(pin B16 B16 input)
		(pin B15 B15 input)
		(pin B14 B14 input)
		(pin B13 B13 input)
		(pin B12 B12 input)
		(pin B11 B11 input)
		(pin B10 B10 input)
		(pin B9 B9 input)
		(pin B8 B8 input)
		(pin B7 B7 input)
		(pin B6 B6 input)
		(pin B5 B5 input)
		(pin B4 B4 input)
		(pin B3 B3 input)
		(pin B2 B2 input)
		(pin B1 B1 input)
		(pin B0 B0 input)
		(pin ALUMODE3 ALUMODE3 input)
		(pin ALUMODE2 ALUMODE2 input)
		(pin ALUMODE1 ALUMODE1 input)
		(pin ALUMODE0 ALUMODE0 input)
		(pin ACIN29 ACIN29 input)
		(pin ACIN28 ACIN28 input)
		(pin ACIN27 ACIN27 input)
		(pin ACIN26 ACIN26 input)
		(pin ACIN25 ACIN25 input)
		(pin ACIN24 ACIN24 input)
		(pin ACIN23 ACIN23 input)
		(pin ACIN22 ACIN22 input)
		(pin ACIN21 ACIN21 input)
		(pin ACIN20 ACIN20 input)
		(pin ACIN19 ACIN19 input)
		(pin ACIN18 ACIN18 input)
		(pin ACIN17 ACIN17 input)
		(pin ACIN16 ACIN16 input)
		(pin ACIN15 ACIN15 input)
		(pin ACIN14 ACIN14 input)
		(pin ACIN13 ACIN13 input)
		(pin ACIN12 ACIN12 input)
		(pin ACIN11 ACIN11 input)
		(pin ACIN10 ACIN10 input)
		(pin ACIN9 ACIN9 input)
		(pin ACIN8 ACIN8 input)
		(pin ACIN7 ACIN7 input)
		(pin ACIN6 ACIN6 input)
		(pin ACIN5 ACIN5 input)
		(pin ACIN4 ACIN4 input)
		(pin ACIN3 ACIN3 input)
		(pin ACIN2 ACIN2 input)
		(pin ACIN1 ACIN1 input)
		(pin ACIN0 ACIN0 input)
		(pin A29 A29 input)
		(pin A28 A28 input)
		(pin A27 A27 input)
		(pin A26 A26 input)
		(pin A25 A25 input)
		(pin A24 A24 input)
		(pin A23 A23 input)
		(pin A22 A22 input)
		(pin A21 A21 input)
		(pin A20 A20 input)
		(pin A19 A19 input)
		(pin A18 A18 input)
		(pin A17 A17 input)
		(pin A16 A16 input)
		(pin A15 A15 input)
		(pin A14 A14 input)
		(pin A13 A13 input)
		(pin A12 A12 input)
		(pin A11 A11 input)
		(pin A10 A10 input)
		(pin A9 A9 input)
		(pin A8 A8 input)
		(pin A7 A7 input)
		(pin A6 A6 input)
		(pin A5 A5 input)
		(pin A4 A4 input)
		(pin A3 A3 input)
		(pin A2 A2 input)
		(pin A1 A1 input)
		(pin A0 A0 input)
		(pin UNDERFLOW UNDERFLOW output)
		(pin PCOUT47 PCOUT47 output)
		(pin PCOUT46 PCOUT46 output)
		(pin PCOUT45 PCOUT45 output)
		(pin PCOUT44 PCOUT44 output)
		(pin PCOUT43 PCOUT43 output)
		(pin PCOUT42 PCOUT42 output)
		(pin PCOUT41 PCOUT41 output)
		(pin PCOUT40 PCOUT40 output)
		(pin PCOUT39 PCOUT39 output)
		(pin PCOUT38 PCOUT38 output)
		(pin PCOUT37 PCOUT37 output)
		(pin PCOUT36 PCOUT36 output)
		(pin PCOUT35 PCOUT35 output)
		(pin PCOUT34 PCOUT34 output)
		(pin PCOUT33 PCOUT33 output)
		(pin PCOUT32 PCOUT32 output)
		(pin PCOUT31 PCOUT31 output)
		(pin PCOUT30 PCOUT30 output)
		(pin PCOUT29 PCOUT29 output)
		(pin PCOUT28 PCOUT28 output)
		(pin PCOUT27 PCOUT27 output)
		(pin PCOUT26 PCOUT26 output)
		(pin PCOUT25 PCOUT25 output)
		(pin PCOUT24 PCOUT24 output)
		(pin PCOUT23 PCOUT23 output)
		(pin PCOUT22 PCOUT22 output)
		(pin PCOUT21 PCOUT21 output)
		(pin PCOUT20 PCOUT20 output)
		(pin PCOUT19 PCOUT19 output)
		(pin PCOUT18 PCOUT18 output)
		(pin PCOUT17 PCOUT17 output)
		(pin PCOUT16 PCOUT16 output)
		(pin PCOUT15 PCOUT15 output)
		(pin PCOUT14 PCOUT14 output)
		(pin PCOUT13 PCOUT13 output)
		(pin PCOUT12 PCOUT12 output)
		(pin PCOUT11 PCOUT11 output)
		(pin PCOUT10 PCOUT10 output)
		(pin PCOUT9 PCOUT9 output)
		(pin PCOUT8 PCOUT8 output)
		(pin PCOUT7 PCOUT7 output)
		(pin PCOUT6 PCOUT6 output)
		(pin PCOUT5 PCOUT5 output)
		(pin PCOUT4 PCOUT4 output)
		(pin PCOUT3 PCOUT3 output)
		(pin PCOUT2 PCOUT2 output)
		(pin PCOUT1 PCOUT1 output)
		(pin PCOUT0 PCOUT0 output)
		(pin PATTERNDETECT PATTERNDETECT output)
		(pin PATTERNBDETECT PATTERNBDETECT output)
		(pin P47 P47 output)
		(pin P46 P46 output)
		(pin P45 P45 output)
		(pin P44 P44 output)
		(pin P43 P43 output)
		(pin P42 P42 output)
		(pin P41 P41 output)
		(pin P40 P40 output)
		(pin P39 P39 output)
		(pin P38 P38 output)
		(pin P37 P37 output)
		(pin P36 P36 output)
		(pin P35 P35 output)
		(pin P34 P34 output)
		(pin P33 P33 output)
		(pin P32 P32 output)
		(pin P31 P31 output)
		(pin P30 P30 output)
		(pin P29 P29 output)
		(pin P28 P28 output)
		(pin P27 P27 output)
		(pin P26 P26 output)
		(pin P25 P25 output)
		(pin P24 P24 output)
		(pin P23 P23 output)
		(pin P22 P22 output)
		(pin P21 P21 output)
		(pin P20 P20 output)
		(pin P19 P19 output)
		(pin P18 P18 output)
		(pin P17 P17 output)
		(pin P16 P16 output)
		(pin P15 P15 output)
		(pin P14 P14 output)
		(pin P13 P13 output)
		(pin P12 P12 output)
		(pin P11 P11 output)
		(pin P10 P10 output)
		(pin P9 P9 output)
		(pin P8 P8 output)
		(pin P7 P7 output)
		(pin P6 P6 output)
		(pin P5 P5 output)
		(pin P4 P4 output)
		(pin P3 P3 output)
		(pin P2 P2 output)
		(pin P1 P1 output)
		(pin P0 P0 output)
		(pin OVERFLOW OVERFLOW output)
		(pin MULTSIGNOUT MULTSIGNOUT output)
		(pin CARRYOUT3 CARRYOUT3 output)
		(pin CARRYOUT2 CARRYOUT2 output)
		(pin CARRYOUT1 CARRYOUT1 output)
		(pin CARRYOUT0 CARRYOUT0 output)
		(pin CARRYCASCOUT CARRYCASCOUT output)
		(pin BCOUT17 BCOUT17 output)
		(pin BCOUT16 BCOUT16 output)
		(pin BCOUT15 BCOUT15 output)
		(pin BCOUT14 BCOUT14 output)
		(pin BCOUT13 BCOUT13 output)
		(pin BCOUT12 BCOUT12 output)
		(pin BCOUT11 BCOUT11 output)
		(pin BCOUT10 BCOUT10 output)
		(pin BCOUT9 BCOUT9 output)
		(pin BCOUT8 BCOUT8 output)
		(pin BCOUT7 BCOUT7 output)
		(pin BCOUT6 BCOUT6 output)
		(pin BCOUT5 BCOUT5 output)
		(pin BCOUT4 BCOUT4 output)
		(pin BCOUT3 BCOUT3 output)
		(pin BCOUT2 BCOUT2 output)
		(pin BCOUT1 BCOUT1 output)
		(pin BCOUT0 BCOUT0 output)
		(pin ACOUT29 ACOUT29 output)
		(pin ACOUT28 ACOUT28 output)
		(pin ACOUT27 ACOUT27 output)
		(pin ACOUT26 ACOUT26 output)
		(pin ACOUT25 ACOUT25 output)
		(pin ACOUT24 ACOUT24 output)
		(pin ACOUT23 ACOUT23 output)
		(pin ACOUT22 ACOUT22 output)
		(pin ACOUT21 ACOUT21 output)
		(pin ACOUT20 ACOUT20 output)
		(pin ACOUT19 ACOUT19 output)
		(pin ACOUT18 ACOUT18 output)
		(pin ACOUT17 ACOUT17 output)
		(pin ACOUT16 ACOUT16 output)
		(pin ACOUT15 ACOUT15 output)
		(pin ACOUT14 ACOUT14 output)
		(pin ACOUT13 ACOUT13 output)
		(pin ACOUT12 ACOUT12 output)
		(pin ACOUT11 ACOUT11 output)
		(pin ACOUT10 ACOUT10 output)
		(pin ACOUT9 ACOUT9 output)
		(pin ACOUT8 ACOUT8 output)
		(pin ACOUT7 ACOUT7 output)
		(pin ACOUT6 ACOUT6 output)
		(pin ACOUT5 ACOUT5 output)
		(pin ACOUT4 ACOUT4 output)
		(pin ACOUT3 ACOUT3 output)
		(pin ACOUT2 ACOUT2 output)
		(pin ACOUT1 ACOUT1 output)
		(pin ACOUT0 ACOUT0 output)
		(element RSTP 1
			(pin RSTP output)
			(conn RSTP RSTP ==> DSP48E1 RSTP)
		)
		(element C23 1
			(pin C23 output)
			(conn C23 C23 ==> DSP48E1 C23)
		)
		(element A12 1
			(pin A12 output)
			(conn A12 A12 ==> DSP48E1 A12)
		)
		(element BCIN14 1
			(pin BCIN14 output)
			(conn BCIN14 BCIN14 ==> DSP48E1 BCIN14)
		)
		(element P31 1
			(pin P31 input)
			(conn P31 P31 <== DSP48E1 P31)
		)
		(element OPMODE4INV 3
			(pin OUT output)
			(pin OPMODE4 input)
			(pin OPMODE4_B input)
			(cfg OPMODE4 OPMODE4_B)
			(conn OPMODE4INV OUT ==> DSP48E1 OPMODE4)
			(conn OPMODE4INV OPMODE4 <== OPMODE4 OPMODE4)
			(conn OPMODE4INV OPMODE4_B <== OPMODE4 OPMODE4)
		)
		(element CARRYINSEL2 1
			(pin CARRYINSEL2 output)
			(conn CARRYINSEL2 CARRYINSEL2 ==> DSP48E1 CARRYINSEL2)
		)
		(element CREG 0
			(cfg 0 1)
		)
		(element P27 1
			(pin P27 input)
			(conn P27 P27 <== DSP48E1 P27)
		)
		(element C14 1
			(pin C14 output)
			(conn C14 C14 ==> DSP48E1 C14)
		)
		(element BCOUT5 1
			(pin BCOUT5 input)
			(conn BCOUT5 BCOUT5 <== DSP48E1 BCOUT5)
		)
		(element PCIN1 1
			(pin PCIN1 output)
			(conn PCIN1 PCIN1 ==> DSP48E1 PCIN1)
		)
		(element D3 1
			(pin D3 output)
			(conn D3 D3 ==> DSP48E1 D3)
		)
		(element C9 1
			(pin C9 output)
			(conn C9 C9 ==> DSP48E1 C9)
		)
		(element C42 1
			(pin C42 output)
			(conn C42 C42 ==> DSP48E1 C42)
		)
		(element CARRYINSELREG 0
			(cfg 0 1)
		)
		(element ACOUT6 1
			(pin ACOUT6 input)
			(conn ACOUT6 ACOUT6 <== DSP48E1 ACOUT6)
		)
		(element ACIN25 1
			(pin ACIN25 output)
			(conn ACIN25 ACIN25 ==> DSP48E1 ACIN25)
		)
		(element PCOUT42 1
			(pin PCOUT42 input)
			(conn PCOUT42 PCOUT42 <== DSP48E1 PCOUT42)
		)
		(element D9 1
			(pin D9 output)
			(conn D9 D9 ==> DSP48E1 D9)
		)
		(element SEL_MASK 0
			(cfg ROUNDING_MODE2 MASK ROUNDING_MODE1 C)
		)
		(element C6 1
			(pin C6 output)
			(conn C6 C6 ==> DSP48E1 C6)
		)
		(element OPMODE6INV 3
			(pin OUT output)
			(pin OPMODE6 input)
			(pin OPMODE6_B input)
			(cfg OPMODE6 OPMODE6_B)
			(conn OPMODE6INV OUT ==> DSP48E1 OPMODE6)
			(conn OPMODE6INV OPMODE6 <== OPMODE6 OPMODE6)
			(conn OPMODE6INV OPMODE6_B <== OPMODE6 OPMODE6)
		)
		(element PCOUT35 1
			(pin PCOUT35 input)
			(conn PCOUT35 PCOUT35 <== DSP48E1 PCOUT35)
		)
		(element PCIN23 1
			(pin PCIN23 output)
			(conn PCIN23 PCIN23 ==> DSP48E1 PCIN23)
		)
		(element ALUMODE2INV 3
			(pin OUT output)
			(pin ALUMODE2 input)
			(pin ALUMODE2_B input)
			(cfg ALUMODE2 ALUMODE2_B)
			(conn ALUMODE2INV OUT ==> DSP48E1 ALUMODE2)
			(conn ALUMODE2INV ALUMODE2 <== ALUMODE2 ALUMODE2)
			(conn ALUMODE2INV ALUMODE2_B <== ALUMODE2 ALUMODE2)
		)
		(element PCOUT22 1
			(pin PCOUT22 input)
			(conn PCOUT22 PCOUT22 <== DSP48E1 PCOUT22)
		)
		(element ALUMODE2 1
			(pin ALUMODE2 output)
			(conn ALUMODE2 ALUMODE2 ==> ALUMODE2INV ALUMODE2)
			(conn ALUMODE2 ALUMODE2 ==> ALUMODE2INV ALUMODE2_B)
		)
		(element INMODE0INV 3
			(pin OUT output)
			(pin INMODE0 input)
			(pin INMODE0_B input)
			(cfg INMODE0 INMODE0_B)
			(conn INMODE0INV OUT ==> DSP48E1 INMODE0)
			(conn INMODE0INV INMODE0 <== INMODE0 INMODE0)
			(conn INMODE0INV INMODE0_B <== INMODE0 INMODE0)
		)
		(element P26 1
			(pin P26 input)
			(conn P26 P26 <== DSP48E1 P26)
		)
		(element A13 1
			(pin A13 output)
			(conn A13 A13 ==> DSP48E1 A13)
		)
		(element PCIN15 1
			(pin PCIN15 output)
			(conn PCIN15 PCIN15 ==> DSP48E1 PCIN15)
		)
		(element C39 1
			(pin C39 output)
			(conn C39 C39 ==> DSP48E1 C39)
		)
		(element B7 1
			(pin B7 output)
			(conn B7 B7 ==> DSP48E1 B7)
		)
		(element PCOUT4 1
			(pin PCOUT4 input)
			(conn PCOUT4 PCOUT4 <== DSP48E1 PCOUT4)
		)
		(element P19 1
			(pin P19 input)
			(conn P19 P19 <== DSP48E1 P19)
		)
		(element BCIN1 1
			(pin BCIN1 output)
			(conn BCIN1 BCIN1 ==> DSP48E1 BCIN1)
		)
		(element P6 1
			(pin P6 input)
			(conn P6 P6 <== DSP48E1 P6)
		)
		(element P20 1
			(pin P20 input)
			(conn P20 P20 <== DSP48E1 P20)
		)
		(element D15 1
			(pin D15 output)
			(conn D15 D15 ==> DSP48E1 D15)
		)
		(element ACOUT22 1
			(pin ACOUT22 input)
			(conn ACOUT22 ACOUT22 <== DSP48E1 ACOUT22)
		)
		(element P14 1
			(pin P14 input)
			(conn P14 P14 <== DSP48E1 P14)
		)
		(element PCIN0 1
			(pin PCIN0 output)
			(conn PCIN0 PCIN0 ==> DSP48E1 PCIN0)
		)
		(element PCOUT47 1
			(pin PCOUT47 input)
			(conn PCOUT47 PCOUT47 <== DSP48E1 PCOUT47)
		)
		(element ALUMODEREG 0
			(cfg 0 1)
		)
		(element RSTCTRL 1
			(pin RSTCTRL output)
			(conn RSTCTRL RSTCTRL ==> DSP48E1 RSTCTRL)
		)
		(element ACOUT16 1
			(pin ACOUT16 input)
			(conn ACOUT16 ACOUT16 <== DSP48E1 ACOUT16)
		)
		(element P32 1
			(pin P32 input)
			(conn P32 P32 <== DSP48E1 P32)
		)
		(element PCIN37 1
			(pin PCIN37 output)
			(conn PCIN37 PCIN37 ==> DSP48E1 PCIN37)
		)
		(element P47 1
			(pin P47 input)
			(conn P47 P47 <== DSP48E1 P47)
		)
		(element ACOUT27 1
			(pin ACOUT27 input)
			(conn ACOUT27 ACOUT27 <== DSP48E1 ACOUT27)
		)
		(element BCIN0 1
			(pin BCIN0 output)
			(conn BCIN0 BCIN0 ==> DSP48E1 BCIN0)
		)
		(element INMODE3INV 3
			(pin OUT output)
			(pin INMODE3 input)
			(pin INMODE3_B input)
			(cfg INMODE3 INMODE3_B)
			(conn INMODE3INV OUT ==> DSP48E1 INMODE3)
			(conn INMODE3INV INMODE3 <== INMODE3 INMODE3)
			(conn INMODE3INV INMODE3_B <== INMODE3 INMODE3)
		)
		(element P37 1
			(pin P37 input)
			(conn P37 P37 <== DSP48E1 P37)
		)
		(element ACOUT10 1
			(pin ACOUT10 input)
			(conn ACOUT10 ACOUT10 <== DSP48E1 ACOUT10)
		)
		(element PCIN22 1
			(pin PCIN22 output)
			(conn PCIN22 PCIN22 ==> DSP48E1 PCIN22)
		)
		(element BCOUT2 1
			(pin BCOUT2 input)
			(conn BCOUT2 BCOUT2 <== DSP48E1 BCOUT2)
		)
		(element CARRYIN 1
			(pin CARRYIN output)
			(conn CARRYIN CARRYIN ==> CARRYININV CARRYIN)
			(conn CARRYIN CARRYIN ==> CARRYININV CARRYIN_B)
		)
		(element OVERFLOW 1
			(pin OVERFLOW input)
			(conn OVERFLOW OVERFLOW <== DSP48E1 OVERFLOW)
		)
		(element BCIN8 1
			(pin BCIN8 output)
			(conn BCIN8 BCIN8 ==> DSP48E1 BCIN8)
		)
		(element D1 1
			(pin D1 output)
			(conn D1 D1 ==> DSP48E1 D1)
		)
		(element A4 1
			(pin A4 output)
			(conn A4 A4 ==> DSP48E1 A4)
		)
		(element C7 1
			(pin C7 output)
			(conn C7 C7 ==> DSP48E1 C7)
		)
		(element CEALUMODE 1
			(pin CEALUMODE output)
			(conn CEALUMODE CEALUMODE ==> DSP48E1 CEALUMODE)
		)
		(element BCIN9 1
			(pin BCIN9 output)
			(conn BCIN9 BCIN9 ==> DSP48E1 BCIN9)
		)
		(element D2 1
			(pin D2 output)
			(conn D2 D2 ==> DSP48E1 D2)
		)
		(element C27 1
			(pin C27 output)
			(conn C27 C27 ==> DSP48E1 C27)
		)
		(element ACOUT17 1
			(pin ACOUT17 input)
			(conn ACOUT17 ACOUT17 <== DSP48E1 ACOUT17)
		)
		(element PCIN32 1
			(pin PCIN32 output)
			(conn PCIN32 PCIN32 ==> DSP48E1 PCIN32)
		)
		(element A22 1
			(pin A22 output)
			(conn A22 A22 ==> DSP48E1 A22)
		)
		(element A3 1
			(pin A3 output)
			(conn A3 A3 ==> DSP48E1 A3)
		)
		(element D23 1
			(pin D23 output)
			(conn D23 D23 ==> DSP48E1 D23)
		)
		(element C24 1
			(pin C24 output)
			(conn C24 C24 ==> DSP48E1 C24)
		)
		(element BCIN15 1
			(pin BCIN15 output)
			(conn BCIN15 BCIN15 ==> DSP48E1 BCIN15)
		)
		(element PCOUT23 1
			(pin PCOUT23 input)
			(conn PCOUT23 PCOUT23 <== DSP48E1 PCOUT23)
		)
		(element C31 1
			(pin C31 output)
			(conn C31 C31 ==> DSP48E1 C31)
		)
		(element AREG 0
			(cfg 2 0 1)
		)
		(element OPMODE0INV 3
			(pin OUT output)
			(pin OPMODE0 input)
			(pin OPMODE0_B input)
			(cfg OPMODE0 OPMODE0_B)
			(conn OPMODE0INV OUT ==> DSP48E1 OPMODE0)
			(conn OPMODE0INV OPMODE0 <== OPMODE0 OPMODE0)
			(conn OPMODE0INV OPMODE0_B <== OPMODE0 OPMODE0)
		)
		(element CEB1 1
			(pin CEB1 output)
			(conn CEB1 CEB1 ==> DSP48E1 CEB1)
		)
		(element PCIN43 1
			(pin PCIN43 output)
			(conn PCIN43 PCIN43 ==> DSP48E1 PCIN43)
		)
		(element PATTERNBDETECT 1
			(pin PATTERNBDETECT input)
			(conn PATTERNBDETECT PATTERNBDETECT <== DSP48E1 PATTERNBDETECT)
		)
		(element INMODE4 1
			(pin INMODE4 output)
			(conn INMODE4 INMODE4 ==> INMODE4INV INMODE4)
			(conn INMODE4 INMODE4 ==> INMODE4INV INMODE4_B)
		)
		(element PCIN28 1
			(pin PCIN28 output)
			(conn PCIN28 PCIN28 ==> DSP48E1 PCIN28)
		)
		(element P46 1
			(pin P46 input)
			(conn P46 P46 <== DSP48E1 P46)
		)
		(element C30 1
			(pin C30 output)
			(conn C30 C30 ==> DSP48E1 C30)
		)
		(element ACIN4 1
			(pin ACIN4 output)
			(conn ACIN4 ACIN4 ==> DSP48E1 ACIN4)
		)
		(element PREG 0
			(cfg 0 1)
		)
		(element P18 1
			(pin P18 input)
			(conn P18 P18 <== DSP48E1 P18)
		)
		(element ACOUT26 1
			(pin ACOUT26 input)
			(conn ACOUT26 ACOUT26 <== DSP48E1 ACOUT26)
		)
		(element A14 1
			(pin A14 output)
			(conn A14 A14 ==> DSP48E1 A14)
		)
		(element PCOUT8 1
			(pin PCOUT8 input)
			(conn PCOUT8 PCOUT8 <== DSP48E1 PCOUT8)
		)
		(element ACOUT5 1
			(pin ACOUT5 input)
			(conn ACOUT5 ACOUT5 <== DSP48E1 ACOUT5)
		)
		(element P41 1
			(pin P41 input)
			(conn P41 P41 <== DSP48E1 P41)
		)
		(element D14 1
			(pin D14 output)
			(conn D14 D14 ==> DSP48E1 D14)
		)
		(element PCIN45 1
			(pin PCIN45 output)
			(conn PCIN45 PCIN45 ==> DSP48E1 PCIN45)
		)
		(element AUTORESET_PATDET 0
			(cfg RESET_MATCH RESET_NOT_MATCH NO_RESET)
		)
		(element RSTALUMODE 1
			(pin RSTALUMODE output)
			(conn RSTALUMODE RSTALUMODE ==> DSP48E1 RSTALUMODE)
		)
		(element PCIN44 1
			(pin PCIN44 output)
			(conn PCIN44 PCIN44 ==> DSP48E1 PCIN44)
		)
		(element B14 1
			(pin B14 output)
			(conn B14 B14 ==> DSP48E1 B14)
		)
		(element P36 1
			(pin P36 input)
			(conn P36 P36 <== DSP48E1 P36)
		)
		(element ACOUT21 1
			(pin ACOUT21 input)
			(conn ACOUT21 ACOUT21 <== DSP48E1 ACOUT21)
		)
		(element CARRYCASCOUT 1
			(pin CARRYCASCOUT input)
			(conn CARRYCASCOUT CARRYCASCOUT <== DSP48E1 CARRYCASCOUT)
		)
		(element PCIN14 1
			(pin PCIN14 output)
			(conn PCIN14 PCIN14 ==> DSP48E1 PCIN14)
		)
		(element PCOUT46 1
			(pin PCOUT46 input)
			(conn PCOUT46 PCOUT46 <== DSP48E1 PCOUT46)
		)
		(element PCOUT19 1
			(pin PCOUT19 input)
			(conn PCOUT19 PCOUT19 <== DSP48E1 PCOUT19)
		)
		(element INMODEREG 0
			(cfg 0 1)
		)
		(element CARRYOUT2 1
			(pin CARRYOUT2 input)
			(conn CARRYOUT2 CARRYOUT2 <== DSP48E1 CARRYOUT2)
		)
		(element P5 1
			(pin P5 input)
			(conn P5 P5 <== DSP48E1 P5)
		)
		(element ACIN15 1
			(pin ACIN15 output)
			(conn ACIN15 ACIN15 ==> DSP48E1 ACIN15)
		)
		(element PCIN21 1
			(pin PCIN21 output)
			(conn PCIN21 PCIN21 ==> DSP48E1 PCIN21)
		)
		(element INMODE1 1
			(pin INMODE1 output)
			(conn INMODE1 INMODE1 ==> INMODE1INV INMODE1)
			(conn INMODE1 INMODE1 ==> INMODE1INV INMODE1_B)
		)
		(element PCIN36 1
			(pin PCIN36 output)
			(conn PCIN36 PCIN36 ==> DSP48E1 PCIN36)
		)
		(element D13 1
			(pin D13 output)
			(conn D13 D13 ==> DSP48E1 D13)
		)
		(element OPMODE1 1
			(pin OPMODE1 output)
			(conn OPMODE1 OPMODE1 ==> OPMODE1INV OPMODE1)
			(conn OPMODE1 OPMODE1 ==> OPMODE1INV OPMODE1_B)
		)
		(element P33 1
			(pin P33 input)
			(conn P33 P33 <== DSP48E1 P33)
		)
		(element C1 1
			(pin C1 output)
			(conn C1 C1 ==> DSP48E1 C1)
		)
		(element BCOUT3 1
			(pin BCOUT3 input)
			(conn BCOUT3 BCOUT3 <== DSP48E1 BCOUT3)
		)
		(element ACOUT11 1
			(pin ACOUT11 input)
			(conn ACOUT11 ACOUT11 <== DSP48E1 ACOUT11)
		)
		(element B12 1
			(pin B12 output)
			(conn B12 B12 ==> DSP48E1 B12)
		)
		(element A5 1
			(pin A5 output)
			(conn A5 A5 ==> DSP48E1 A5)
		)
		(element CEA2 1
			(pin CEA2 output)
			(conn CEA2 CEA2 ==> DSP48E1 CEA2)
		)
		(element ALUMODE1INV 3
			(pin OUT output)
			(pin ALUMODE1 input)
			(pin ALUMODE1_B input)
			(cfg ALUMODE1 ALUMODE1_B)
			(conn ALUMODE1INV OUT ==> DSP48E1 ALUMODE1)
			(conn ALUMODE1INV ALUMODE1 <== ALUMODE1 ALUMODE1)
			(conn ALUMODE1INV ALUMODE1_B <== ALUMODE1 ALUMODE1)
		)
		(element OPMODE0 1
			(pin OPMODE0 output)
			(conn OPMODE0 OPMODE0 ==> OPMODE0INV OPMODE0)
			(conn OPMODE0 OPMODE0 ==> OPMODE0INV OPMODE0_B)
		)
		(element ACIN6 1
			(pin ACIN6 output)
			(conn ACIN6 ACIN6 ==> DSP48E1 ACIN6)
		)
		(element CARRYOUT3 1
			(pin CARRYOUT3 input)
			(conn CARRYOUT3 CARRYOUT3 <== DSP48E1 CARRYOUT3)
		)
		(element ACOUT18 1
			(pin ACOUT18 input)
			(conn ACOUT18 ACOUT18 <== DSP48E1 ACOUT18)
		)
		(element C4 1
			(pin C4 output)
			(conn C4 C4 ==> DSP48E1 C4)
		)
		(element BCIN12 1
			(pin BCIN12 output)
			(conn BCIN12 BCIN12 ==> DSP48E1 BCIN12)
		)
		(element D5 1
			(pin D5 output)
			(conn D5 D5 ==> DSP48E1 D5)
		)
		(element D16 1
			(pin D16 output)
			(conn D16 D16 ==> DSP48E1 D16)
		)
		(element OPMODE2 1
			(pin OPMODE2 output)
			(conn OPMODE2 OPMODE2 ==> OPMODE2INV OPMODE2)
			(conn OPMODE2 OPMODE2 ==> OPMODE2INV OPMODE2_B)
		)
		(element PCIN17 1
			(pin PCIN17 output)
			(conn PCIN17 PCIN17 ==> DSP48E1 PCIN17)
		)
		(element PCOUT39 1
			(pin PCOUT39 input)
			(conn PCOUT39 PCOUT39 <== DSP48E1 PCOUT39)
		)
		(element B4 1
			(pin B4 output)
			(conn B4 B4 ==> DSP48E1 B4)
		)
		(element P17 1
			(pin P17 input)
			(conn P17 P17 <== DSP48E1 P17)
		)
		(element PCIN25 1
			(pin PCIN25 output)
			(conn PCIN25 PCIN25 ==> DSP48E1 PCIN25)
		)
		(element PCIN31 1
			(pin PCIN31 output)
			(conn PCIN31 PCIN31 ==> DSP48E1 PCIN31)
		)
		(element ACOUT29 1
			(pin ACOUT29 input)
			(conn ACOUT29 ACOUT29 <== DSP48E1 ACOUT29)
		)
		(element OPMODE5INV 3
			(pin OUT output)
			(pin OPMODE5 input)
			(pin OPMODE5_B input)
			(cfg OPMODE5 OPMODE5_B)
			(conn OPMODE5INV OUT ==> DSP48E1 OPMODE5)
			(conn OPMODE5INV OPMODE5 <== OPMODE5 OPMODE5)
			(conn OPMODE5INV OPMODE5_B <== OPMODE5 OPMODE5)
		)
		(element CARRYCASCIN 1
			(pin CARRYCASCIN output)
			(conn CARRYCASCIN CARRYCASCIN ==> DSP48E1 CARRYCASCIN)
		)
		(element ACOUT0 1
			(pin ACOUT0 input)
			(conn ACOUT0 ACOUT0 <== DSP48E1 ACOUT0)
		)
		(element PCOUT38 1
			(pin PCOUT38 input)
			(conn PCOUT38 PCOUT38 <== DSP48E1 PCOUT38)
		)
		(element CECTRL 1
			(pin CECTRL output)
			(conn CECTRL CECTRL ==> DSP48E1 CECTRL)
		)
		(element PCOUT3 1
			(pin PCOUT3 input)
			(conn PCOUT3 PCOUT3 <== DSP48E1 PCOUT3)
		)
		(element PCOUT10 1
			(pin PCOUT10 input)
			(conn PCOUT10 PCOUT10 <== DSP48E1 PCOUT10)
		)
		(element P28 1
			(pin P28 input)
			(conn P28 P28 <== DSP48E1 P28)
		)
		(element BCOUT10 1
			(pin BCOUT10 input)
			(conn BCOUT10 BCOUT10 <== DSP48E1 BCOUT10)
		)
		(element ACIN24 1
			(pin ACIN24 output)
			(conn ACIN24 ACIN24 ==> DSP48E1 ACIN24)
		)
		(element PCIN2 1
			(pin PCIN2 output)
			(conn PCIN2 PCIN2 ==> DSP48E1 PCIN2)
		)
		(element OPMODE3INV 3
			(pin OUT output)
			(pin OPMODE3 input)
			(pin OPMODE3_B input)
			(cfg OPMODE3 OPMODE3_B)
			(conn OPMODE3INV OUT ==> DSP48E1 OPMODE3)
			(conn OPMODE3INV OPMODE3 <== OPMODE3 OPMODE3)
			(conn OPMODE3INV OPMODE3_B <== OPMODE3 OPMODE3)
		)
		(element D8 1
			(pin D8 output)
			(conn D8 D8 ==> DSP48E1 D8)
		)
		(element DREG 0
			(cfg 0 1)
		)
		(element ACIN10 1
			(pin ACIN10 output)
			(conn ACIN10 ACIN10 ==> DSP48E1 ACIN10)
		)
		(element INMODE0 1
			(pin INMODE0 output)
			(conn INMODE0 INMODE0 ==> INMODE0INV INMODE0)
			(conn INMODE0 INMODE0 ==> INMODE0INV INMODE0_B)
		)
		(element PCOUT34 1
			(pin PCOUT34 input)
			(conn PCOUT34 PCOUT34 <== DSP48E1 PCOUT34)
		)
		(element CED 1
			(pin CED output)
			(conn CED CED ==> DSP48E1 CED)
		)
		(element P0 1
			(pin P0 input)
			(conn P0 P0 <== DSP48E1 P0)
		)
		(element P42 1
			(pin P42 input)
			(conn P42 P42 <== DSP48E1 P42)
		)
		(element C17 1
			(pin C17 output)
			(conn C17 C17 ==> DSP48E1 C17)
		)
		(element PCOUT37 1
			(pin PCOUT37 input)
			(conn PCOUT37 PCOUT37 <== DSP48E1 PCOUT37)
		)
		(element CEB2 1
			(pin CEB2 output)
			(conn CEB2 CEB2 ==> DSP48E1 CEB2)
		)
		(element P7 1
			(pin P7 input)
			(conn P7 P7 <== DSP48E1 P7)
		)
		(element A_INPUT 0
			(cfg CASCADE DIRECT)
		)
		(element PCOUT6 1
			(pin PCOUT6 input)
			(conn PCOUT6 PCOUT6 <== DSP48E1 PCOUT6)
		)
		(element PCOUT16 1
			(pin PCOUT16 input)
			(conn PCOUT16 PCOUT16 <== DSP48E1 PCOUT16)
		)
		(element ACOUT12 1
			(pin ACOUT12 input)
			(conn ACOUT12 ACOUT12 <== DSP48E1 ACOUT12)
		)
		(element CEAD 1
			(pin CEAD output)
			(conn CEAD CEAD ==> DSP48E1 CEAD)
		)
		(element C11 1
			(pin C11 output)
			(conn C11 C11 ==> DSP48E1 C11)
		)
		(element A29 1
			(pin A29 output)
			(conn A29 A29 ==> DSP48E1 A29)
		)
		(element C29 1
			(pin C29 output)
			(conn C29 C29 ==> DSP48E1 C29)
		)
		(element BCIN2 1
			(pin BCIN2 output)
			(conn BCIN2 BCIN2 ==> DSP48E1 BCIN2)
		)
		(element ACIN0 1
			(pin ACIN0 output)
			(conn ACIN0 ACIN0 ==> DSP48E1 ACIN0)
		)
		(element CARRYOUT1 1
			(pin CARRYOUT1 input)
			(conn CARRYOUT1 CARRYOUT1 <== DSP48E1 CARRYOUT1)
		)
		(element DSP48E1 417 # BEL
			(pin A0 input)
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin A6 input)
			(pin A7 input)
			(pin A8 input)
			(pin A9 input)
			(pin A10 input)
			(pin A11 input)
			(pin A12 input)
			(pin A13 input)
			(pin A14 input)
			(pin A15 input)
			(pin A16 input)
			(pin A17 input)
			(pin A18 input)
			(pin A19 input)
			(pin A20 input)
			(pin A21 input)
			(pin A22 input)
			(pin A23 input)
			(pin A24 input)
			(pin A25 input)
			(pin A26 input)
			(pin A27 input)
			(pin A28 input)
			(pin A29 input)
			(pin ACIN0 input)
			(pin ACIN1 input)
			(pin ACIN2 input)
			(pin ACIN3 input)
			(pin ACIN4 input)
			(pin ACIN5 input)
			(pin ACIN6 input)
			(pin ACIN7 input)
			(pin ACIN8 input)
			(pin ACIN9 input)
			(pin ACIN10 input)
			(pin ACIN11 input)
			(pin ACIN12 input)
			(pin ACIN13 input)
			(pin ACIN14 input)
			(pin ACIN15 input)
			(pin ACIN16 input)
			(pin ACIN17 input)
			(pin ACIN18 input)
			(pin ACIN19 input)
			(pin ACIN20 input)
			(pin ACIN21 input)
			(pin ACIN22 input)
			(pin ACIN23 input)
			(pin ACIN24 input)
			(pin ACIN25 input)
			(pin ACIN26 input)
			(pin ACIN27 input)
			(pin ACIN28 input)
			(pin ACIN29 input)
			(pin ACOUT0 output)
			(pin ACOUT1 output)
			(pin ACOUT2 output)
			(pin ACOUT3 output)
			(pin ACOUT4 output)
			(pin ACOUT5 output)
			(pin ACOUT6 output)
			(pin ACOUT7 output)
			(pin ACOUT8 output)
			(pin ACOUT9 output)
			(pin ACOUT10 output)
			(pin ACOUT11 output)
			(pin ACOUT12 output)
			(pin ACOUT13 output)
			(pin ACOUT14 output)
			(pin ACOUT15 output)
			(pin ACOUT16 output)
			(pin ACOUT17 output)
			(pin ACOUT18 output)
			(pin ACOUT19 output)
			(pin ACOUT20 output)
			(pin ACOUT21 output)
			(pin ACOUT22 output)
			(pin ACOUT23 output)
			(pin ACOUT24 output)
			(pin ACOUT25 output)
			(pin ACOUT26 output)
			(pin ACOUT27 output)
			(pin ACOUT28 output)
			(pin ACOUT29 output)
			(pin ALUMODE0 input)
			(pin ALUMODE1 input)
			(pin ALUMODE2 input)
			(pin ALUMODE3 input)
			(pin B0 input)
			(pin B1 input)
			(pin B2 input)
			(pin B3 input)
			(pin B4 input)
			(pin B5 input)
			(pin B6 input)
			(pin B7 input)
			(pin B8 input)
			(pin B9 input)
			(pin B10 input)
			(pin B11 input)
			(pin B12 input)
			(pin B13 input)
			(pin B14 input)
			(pin B15 input)
			(pin B16 input)
			(pin B17 input)
			(pin BCIN0 input)
			(pin BCIN1 input)
			(pin BCIN2 input)
			(pin BCIN3 input)
			(pin BCIN4 input)
			(pin BCIN5 input)
			(pin BCIN6 input)
			(pin BCIN7 input)
			(pin BCIN8 input)
			(pin BCIN9 input)
			(pin BCIN10 input)
			(pin BCIN11 input)
			(pin BCIN12 input)
			(pin BCIN13 input)
			(pin BCIN14 input)
			(pin BCIN15 input)
			(pin BCIN16 input)
			(pin BCIN17 input)
			(pin BCOUT0 output)
			(pin BCOUT1 output)
			(pin BCOUT2 output)
			(pin BCOUT3 output)
			(pin BCOUT4 output)
			(pin BCOUT5 output)
			(pin BCOUT6 output)
			(pin BCOUT7 output)
			(pin BCOUT8 output)
			(pin BCOUT9 output)
			(pin BCOUT10 output)
			(pin BCOUT11 output)
			(pin BCOUT12 output)
			(pin BCOUT13 output)
			(pin BCOUT14 output)
			(pin BCOUT15 output)
			(pin BCOUT16 output)
			(pin BCOUT17 output)
			(pin C0 input)
			(pin C1 input)
			(pin C2 input)
			(pin C3 input)
			(pin C4 input)
			(pin C5 input)
			(pin C6 input)
			(pin C7 input)
			(pin C8 input)
			(pin C9 input)
			(pin C10 input)
			(pin C11 input)
			(pin C12 input)
			(pin C13 input)
			(pin C14 input)
			(pin C15 input)
			(pin C16 input)
			(pin C17 input)
			(pin C18 input)
			(pin C19 input)
			(pin C20 input)
			(pin C21 input)
			(pin C22 input)
			(pin C23 input)
			(pin C24 input)
			(pin C25 input)
			(pin C26 input)
			(pin C27 input)
			(pin C28 input)
			(pin C29 input)
			(pin C30 input)
			(pin C31 input)
			(pin C32 input)
			(pin C33 input)
			(pin C34 input)
			(pin C35 input)
			(pin C36 input)
			(pin C37 input)
			(pin C38 input)
			(pin C39 input)
			(pin C40 input)
			(pin C41 input)
			(pin C42 input)
			(pin C43 input)
			(pin C44 input)
			(pin C45 input)
			(pin C46 input)
			(pin C47 input)
			(pin CARRYCASCIN input)
			(pin CARRYCASCOUT output)
			(pin CARRYIN input)
			(pin CARRYINSEL0 input)
			(pin CARRYINSEL1 input)
			(pin CARRYINSEL2 input)
			(pin CARRYOUT0 output)
			(pin CARRYOUT1 output)
			(pin CARRYOUT2 output)
			(pin CARRYOUT3 output)
			(pin CEA1 input)
			(pin CEA2 input)
			(pin CEAD input)
			(pin CEALUMODE input)
			(pin CEB1 input)
			(pin CEB2 input)
			(pin CEC input)
			(pin CECARRYIN input)
			(pin CECTRL input)
			(pin CED input)
			(pin CEINMODE input)
			(pin CEM input)
			(pin CEP input)
			(pin CLK input)
			(pin D0 input)
			(pin D1 input)
			(pin D2 input)
			(pin D3 input)
			(pin D4 input)
			(pin D5 input)
			(pin D6 input)
			(pin D7 input)
			(pin D8 input)
			(pin D9 input)
			(pin D10 input)
			(pin D11 input)
			(pin D12 input)
			(pin D13 input)
			(pin D14 input)
			(pin D15 input)
			(pin D16 input)
			(pin D17 input)
			(pin D18 input)
			(pin D19 input)
			(pin D20 input)
			(pin D21 input)
			(pin D22 input)
			(pin D23 input)
			(pin D24 input)
			(pin INMODE0 input)
			(pin INMODE1 input)
			(pin INMODE2 input)
			(pin INMODE3 input)
			(pin INMODE4 input)
			(pin MULTSIGNIN input)
			(pin MULTSIGNOUT output)
			(pin OPMODE0 input)
			(pin OPMODE1 input)
			(pin OPMODE2 input)
			(pin OPMODE3 input)
			(pin OPMODE4 input)
			(pin OPMODE5 input)
			(pin OPMODE6 input)
			(pin OVERFLOW output)
			(pin P0 output)
			(pin P1 output)
			(pin P2 output)
			(pin P3 output)
			(pin P4 output)
			(pin P5 output)
			(pin P6 output)
			(pin P7 output)
			(pin P8 output)
			(pin P9 output)
			(pin P10 output)
			(pin P11 output)
			(pin P12 output)
			(pin P13 output)
			(pin P14 output)
			(pin P15 output)
			(pin P16 output)
			(pin P17 output)
			(pin P18 output)
			(pin P19 output)
			(pin P20 output)
			(pin P21 output)
			(pin P22 output)
			(pin P23 output)
			(pin P24 output)
			(pin P25 output)
			(pin P26 output)
			(pin P27 output)
			(pin P28 output)
			(pin P29 output)
			(pin P30 output)
			(pin P31 output)
			(pin P32 output)
			(pin P33 output)
			(pin P34 output)
			(pin P35 output)
			(pin P36 output)
			(pin P37 output)
			(pin P38 output)
			(pin P39 output)
			(pin P40 output)
			(pin P41 output)
			(pin P42 output)
			(pin P43 output)
			(pin P44 output)
			(pin P45 output)
			(pin P46 output)
			(pin P47 output)
			(pin PATTERNBDETECT output)
			(pin PATTERNDETECT output)
			(pin PCIN0 input)
			(pin PCIN1 input)
			(pin PCIN2 input)
			(pin PCIN3 input)
			(pin PCIN4 input)
			(pin PCIN5 input)
			(pin PCIN6 input)
			(pin PCIN7 input)
			(pin PCIN8 input)
			(pin PCIN9 input)
			(pin PCIN10 input)
			(pin PCIN11 input)
			(pin PCIN12 input)
			(pin PCIN13 input)
			(pin PCIN14 input)
			(pin PCIN15 input)
			(pin PCIN16 input)
			(pin PCIN17 input)
			(pin PCIN18 input)
			(pin PCIN19 input)
			(pin PCIN20 input)
			(pin PCIN21 input)
			(pin PCIN22 input)
			(pin PCIN23 input)
			(pin PCIN24 input)
			(pin PCIN25 input)
			(pin PCIN26 input)
			(pin PCIN27 input)
			(pin PCIN28 input)
			(pin PCIN29 input)
			(pin PCIN30 input)
			(pin PCIN31 input)
			(pin PCIN32 input)
			(pin PCIN33 input)
			(pin PCIN34 input)
			(pin PCIN35 input)
			(pin PCIN36 input)
			(pin PCIN37 input)
			(pin PCIN38 input)
			(pin PCIN39 input)
			(pin PCIN40 input)
			(pin PCIN41 input)
			(pin PCIN42 input)
			(pin PCIN43 input)
			(pin PCIN44 input)
			(pin PCIN45 input)
			(pin PCIN46 input)
			(pin PCIN47 input)
			(pin PCOUT0 output)
			(pin PCOUT1 output)
			(pin PCOUT2 output)
			(pin PCOUT3 output)
			(pin PCOUT4 output)
			(pin PCOUT5 output)
			(pin PCOUT6 output)
			(pin PCOUT7 output)
			(pin PCOUT8 output)
			(pin PCOUT9 output)
			(pin PCOUT10 output)
			(pin PCOUT11 output)
			(pin PCOUT12 output)
			(pin PCOUT13 output)
			(pin PCOUT14 output)
			(pin PCOUT15 output)
			(pin PCOUT16 output)
			(pin PCOUT17 output)
			(pin PCOUT18 output)
			(pin PCOUT19 output)
			(pin PCOUT20 output)
			(pin PCOUT22 output)
			(pin PCOUT23 output)
			(pin PCOUT24 output)
			(pin PCOUT25 output)
			(pin PCOUT26 output)
			(pin PCOUT27 output)
			(pin PCOUT28 output)
			(pin PCOUT29 output)
			(pin PCOUT30 output)
			(pin PCOUT31 output)
			(pin PCOUT32 output)
			(pin PCOUT33 output)
			(pin PCOUT34 output)
			(pin PCOUT35 output)
			(pin PCOUT36 output)
			(pin PCOUT37 output)
			(pin PCOUT38 output)
			(pin PCOUT39 output)
			(pin PCOUT40 output)
			(pin PCOUT41 output)
			(pin PCOUT42 output)
			(pin PCOUT43 output)
			(pin PCOUT44 output)
			(pin PCOUT45 output)
			(pin PCOUT46 output)
			(pin PCOUT47 output)
			(pin RSTA input)
			(pin RSTALLCARRYIN input)
			(pin RSTALUMODE input)
			(pin RSTB input)
			(pin RSTC input)
			(pin RSTCTRL input)
			(pin PCOUT21 output)
			(pin RSTD input)
			(pin RSTINMODE input)
			(pin RSTM input)
			(pin RSTP input)
			(pin UNDERFLOW output)
			(conn DSP48E1 ACOUT0 ==> ACOUT0 ACOUT0)
			(conn DSP48E1 ACOUT1 ==> ACOUT1 ACOUT1)
			(conn DSP48E1 ACOUT2 ==> ACOUT2 ACOUT2)
			(conn DSP48E1 ACOUT3 ==> ACOUT3 ACOUT3)
			(conn DSP48E1 ACOUT4 ==> ACOUT4 ACOUT4)
			(conn DSP48E1 ACOUT5 ==> ACOUT5 ACOUT5)
			(conn DSP48E1 ACOUT6 ==> ACOUT6 ACOUT6)
			(conn DSP48E1 ACOUT7 ==> ACOUT7 ACOUT7)
			(conn DSP48E1 ACOUT8 ==> ACOUT8 ACOUT8)
			(conn DSP48E1 ACOUT9 ==> ACOUT9 ACOUT9)
			(conn DSP48E1 ACOUT10 ==> ACOUT10 ACOUT10)
			(conn DSP48E1 ACOUT11 ==> ACOUT11 ACOUT11)
			(conn DSP48E1 ACOUT12 ==> ACOUT12 ACOUT12)
			(conn DSP48E1 ACOUT13 ==> ACOUT13 ACOUT13)
			(conn DSP48E1 ACOUT14 ==> ACOUT14 ACOUT14)
			(conn DSP48E1 ACOUT15 ==> ACOUT15 ACOUT15)
			(conn DSP48E1 ACOUT16 ==> ACOUT16 ACOUT16)
			(conn DSP48E1 ACOUT17 ==> ACOUT17 ACOUT17)
			(conn DSP48E1 ACOUT18 ==> ACOUT18 ACOUT18)
			(conn DSP48E1 ACOUT19 ==> ACOUT19 ACOUT19)
			(conn DSP48E1 ACOUT20 ==> ACOUT20 ACOUT20)
			(conn DSP48E1 ACOUT21 ==> ACOUT21 ACOUT21)
			(conn DSP48E1 ACOUT22 ==> ACOUT22 ACOUT22)
			(conn DSP48E1 ACOUT23 ==> ACOUT23 ACOUT23)
			(conn DSP48E1 ACOUT24 ==> ACOUT24 ACOUT24)
			(conn DSP48E1 ACOUT25 ==> ACOUT25 ACOUT25)
			(conn DSP48E1 ACOUT26 ==> ACOUT26 ACOUT26)
			(conn DSP48E1 ACOUT27 ==> ACOUT27 ACOUT27)
			(conn DSP48E1 ACOUT28 ==> ACOUT28 ACOUT28)
			(conn DSP48E1 ACOUT29 ==> ACOUT29 ACOUT29)
			(conn DSP48E1 BCOUT0 ==> BCOUT0 BCOUT0)
			(conn DSP48E1 BCOUT1 ==> BCOUT1 BCOUT1)
			(conn DSP48E1 BCOUT2 ==> BCOUT2 BCOUT2)
			(conn DSP48E1 BCOUT3 ==> BCOUT3 BCOUT3)
			(conn DSP48E1 BCOUT4 ==> BCOUT4 BCOUT4)
			(conn DSP48E1 BCOUT5 ==> BCOUT5 BCOUT5)
			(conn DSP48E1 BCOUT6 ==> BCOUT6 BCOUT6)
			(conn DSP48E1 BCOUT7 ==> BCOUT7 BCOUT7)
			(conn DSP48E1 BCOUT8 ==> BCOUT8 BCOUT8)
			(conn DSP48E1 BCOUT9 ==> BCOUT9 BCOUT9)
			(conn DSP48E1 BCOUT10 ==> BCOUT10 BCOUT10)
			(conn DSP48E1 BCOUT11 ==> BCOUT11 BCOUT11)
			(conn DSP48E1 BCOUT12 ==> BCOUT12 BCOUT12)
			(conn DSP48E1 BCOUT13 ==> BCOUT13 BCOUT13)
			(conn DSP48E1 BCOUT14 ==> BCOUT14 BCOUT14)
			(conn DSP48E1 BCOUT15 ==> BCOUT15 BCOUT15)
			(conn DSP48E1 BCOUT16 ==> BCOUT16 BCOUT16)
			(conn DSP48E1 BCOUT17 ==> BCOUT17 BCOUT17)
			(conn DSP48E1 CARRYCASCOUT ==> CARRYCASCOUT CARRYCASCOUT)
			(conn DSP48E1 CARRYOUT0 ==> CARRYOUT0 CARRYOUT0)
			(conn DSP48E1 CARRYOUT1 ==> CARRYOUT1 CARRYOUT1)
			(conn DSP48E1 CARRYOUT2 ==> CARRYOUT2 CARRYOUT2)
			(conn DSP48E1 CARRYOUT3 ==> CARRYOUT3 CARRYOUT3)
			(conn DSP48E1 MULTSIGNOUT ==> MULTSIGNOUT MULTSIGNOUT)
			(conn DSP48E1 OVERFLOW ==> OVERFLOW OVERFLOW)
			(conn DSP48E1 P0 ==> P0 P0)
			(conn DSP48E1 P1 ==> P1 P1)
			(conn DSP48E1 P2 ==> P2 P2)
			(conn DSP48E1 P3 ==> P3 P3)
			(conn DSP48E1 P4 ==> P4 P4)
			(conn DSP48E1 P5 ==> P5 P5)
			(conn DSP48E1 P6 ==> P6 P6)
			(conn DSP48E1 P7 ==> P7 P7)
			(conn DSP48E1 P8 ==> P8 P8)
			(conn DSP48E1 P9 ==> P9 P9)
			(conn DSP48E1 P10 ==> P10 P10)
			(conn DSP48E1 P11 ==> P11 P11)
			(conn DSP48E1 P12 ==> P12 P12)
			(conn DSP48E1 P13 ==> P13 P13)
			(conn DSP48E1 P14 ==> P14 P14)
			(conn DSP48E1 P15 ==> P15 P15)
			(conn DSP48E1 P16 ==> P16 P16)
			(conn DSP48E1 P17 ==> P17 P17)
			(conn DSP48E1 P18 ==> P18 P18)
			(conn DSP48E1 P19 ==> P19 P19)
			(conn DSP48E1 P20 ==> P20 P20)
			(conn DSP48E1 P21 ==> P21 P21)
			(conn DSP48E1 P22 ==> P22 P22)
			(conn DSP48E1 P23 ==> P23 P23)
			(conn DSP48E1 P24 ==> P24 P24)
			(conn DSP48E1 P25 ==> P25 P25)
			(conn DSP48E1 P26 ==> P26 P26)
			(conn DSP48E1 P27 ==> P27 P27)
			(conn DSP48E1 P28 ==> P28 P28)
			(conn DSP48E1 P29 ==> P29 P29)
			(conn DSP48E1 P30 ==> P30 P30)
			(conn DSP48E1 P31 ==> P31 P31)
			(conn DSP48E1 P32 ==> P32 P32)
			(conn DSP48E1 P33 ==> P33 P33)
			(conn DSP48E1 P34 ==> P34 P34)
			(conn DSP48E1 P35 ==> P35 P35)
			(conn DSP48E1 P36 ==> P36 P36)
			(conn DSP48E1 P37 ==> P37 P37)
			(conn DSP48E1 P38 ==> P38 P38)
			(conn DSP48E1 P39 ==> P39 P39)
			(conn DSP48E1 P40 ==> P40 P40)
			(conn DSP48E1 P41 ==> P41 P41)
			(conn DSP48E1 P42 ==> P42 P42)
			(conn DSP48E1 P43 ==> P43 P43)
			(conn DSP48E1 P44 ==> P44 P44)
			(conn DSP48E1 P45 ==> P45 P45)
			(conn DSP48E1 P46 ==> P46 P46)
			(conn DSP48E1 P47 ==> P47 P47)
			(conn DSP48E1 PATTERNBDETECT ==> PATTERNBDETECT PATTERNBDETECT)
			(conn DSP48E1 PATTERNDETECT ==> PATTERNDETECT PATTERNDETECT)
			(conn DSP48E1 PCOUT0 ==> PCOUT0 PCOUT0)
			(conn DSP48E1 PCOUT1 ==> PCOUT1 PCOUT1)
			(conn DSP48E1 PCOUT2 ==> PCOUT2 PCOUT2)
			(conn DSP48E1 PCOUT3 ==> PCOUT3 PCOUT3)
			(conn DSP48E1 PCOUT4 ==> PCOUT4 PCOUT4)
			(conn DSP48E1 PCOUT5 ==> PCOUT5 PCOUT5)
			(conn DSP48E1 PCOUT6 ==> PCOUT6 PCOUT6)
			(conn DSP48E1 PCOUT7 ==> PCOUT7 PCOUT7)
			(conn DSP48E1 PCOUT8 ==> PCOUT8 PCOUT8)
			(conn DSP48E1 PCOUT9 ==> PCOUT9 PCOUT9)
			(conn DSP48E1 PCOUT10 ==> PCOUT10 PCOUT10)
			(conn DSP48E1 PCOUT11 ==> PCOUT11 PCOUT11)
			(conn DSP48E1 PCOUT12 ==> PCOUT12 PCOUT12)
			(conn DSP48E1 PCOUT13 ==> PCOUT13 PCOUT13)
			(conn DSP48E1 PCOUT14 ==> PCOUT14 PCOUT14)
			(conn DSP48E1 PCOUT15 ==> PCOUT15 PCOUT15)
			(conn DSP48E1 PCOUT16 ==> PCOUT16 PCOUT16)
			(conn DSP48E1 PCOUT17 ==> PCOUT17 PCOUT17)
			(conn DSP48E1 PCOUT18 ==> PCOUT18 PCOUT18)
			(conn DSP48E1 PCOUT19 ==> PCOUT19 PCOUT19)
			(conn DSP48E1 PCOUT20 ==> PCOUT20 PCOUT20)
			(conn DSP48E1 PCOUT22 ==> PCOUT22 PCOUT22)
			(conn DSP48E1 PCOUT23 ==> PCOUT23 PCOUT23)
			(conn DSP48E1 PCOUT24 ==> PCOUT24 PCOUT24)
			(conn DSP48E1 PCOUT25 ==> PCOUT25 PCOUT25)
			(conn DSP48E1 PCOUT26 ==> PCOUT26 PCOUT26)
			(conn DSP48E1 PCOUT27 ==> PCOUT27 PCOUT27)
			(conn DSP48E1 PCOUT28 ==> PCOUT28 PCOUT28)
			(conn DSP48E1 PCOUT29 ==> PCOUT29 PCOUT29)
			(conn DSP48E1 PCOUT30 ==> PCOUT30 PCOUT30)
			(conn DSP48E1 PCOUT31 ==> PCOUT31 PCOUT31)
			(conn DSP48E1 PCOUT32 ==> PCOUT32 PCOUT32)
			(conn DSP48E1 PCOUT33 ==> PCOUT33 PCOUT33)
			(conn DSP48E1 PCOUT34 ==> PCOUT34 PCOUT34)
			(conn DSP48E1 PCOUT35 ==> PCOUT35 PCOUT35)
			(conn DSP48E1 PCOUT36 ==> PCOUT36 PCOUT36)
			(conn DSP48E1 PCOUT37 ==> PCOUT37 PCOUT37)
			(conn DSP48E1 PCOUT38 ==> PCOUT38 PCOUT38)
			(conn DSP48E1 PCOUT39 ==> PCOUT39 PCOUT39)
			(conn DSP48E1 PCOUT40 ==> PCOUT40 PCOUT40)
			(conn DSP48E1 PCOUT41 ==> PCOUT41 PCOUT41)
			(conn DSP48E1 PCOUT42 ==> PCOUT42 PCOUT42)
			(conn DSP48E1 PCOUT43 ==> PCOUT43 PCOUT43)
			(conn DSP48E1 PCOUT44 ==> PCOUT44 PCOUT44)
			(conn DSP48E1 PCOUT45 ==> PCOUT45 PCOUT45)
			(conn DSP48E1 PCOUT46 ==> PCOUT46 PCOUT46)
			(conn DSP48E1 PCOUT47 ==> PCOUT47 PCOUT47)
			(conn DSP48E1 PCOUT21 ==> PCOUT21 PCOUT21)
			(conn DSP48E1 UNDERFLOW ==> UNDERFLOW UNDERFLOW)
			(conn DSP48E1 A0 <== A0 A0)
			(conn DSP48E1 A1 <== A1 A1)
			(conn DSP48E1 A2 <== A2 A2)
			(conn DSP48E1 A3 <== A3 A3)
			(conn DSP48E1 A4 <== A4 A4)
			(conn DSP48E1 A5 <== A5 A5)
			(conn DSP48E1 A6 <== A6 A6)
			(conn DSP48E1 A7 <== A7 A7)
			(conn DSP48E1 A8 <== A8 A8)
			(conn DSP48E1 A9 <== A9 A9)
			(conn DSP48E1 A10 <== A10 A10)
			(conn DSP48E1 A11 <== A11 A11)
			(conn DSP48E1 A12 <== A12 A12)
			(conn DSP48E1 A13 <== A13 A13)
			(conn DSP48E1 A14 <== A14 A14)
			(conn DSP48E1 A15 <== A15 A15)
			(conn DSP48E1 A16 <== A16 A16)
			(conn DSP48E1 A17 <== A17 A17)
			(conn DSP48E1 A18 <== A18 A18)
			(conn DSP48E1 A19 <== A19 A19)
			(conn DSP48E1 A20 <== A20 A20)
			(conn DSP48E1 A21 <== A21 A21)
			(conn DSP48E1 A22 <== A22 A22)
			(conn DSP48E1 A23 <== A23 A23)
			(conn DSP48E1 A24 <== A24 A24)
			(conn DSP48E1 A25 <== A25 A25)
			(conn DSP48E1 A26 <== A26 A26)
			(conn DSP48E1 A27 <== A27 A27)
			(conn DSP48E1 A28 <== A28 A28)
			(conn DSP48E1 A29 <== A29 A29)
			(conn DSP48E1 ACIN0 <== ACIN0 ACIN0)
			(conn DSP48E1 ACIN1 <== ACIN1 ACIN1)
			(conn DSP48E1 ACIN2 <== ACIN2 ACIN2)
			(conn DSP48E1 ACIN3 <== ACIN3 ACIN3)
			(conn DSP48E1 ACIN4 <== ACIN4 ACIN4)
			(conn DSP48E1 ACIN5 <== ACIN5 ACIN5)
			(conn DSP48E1 ACIN6 <== ACIN6 ACIN6)
			(conn DSP48E1 ACIN7 <== ACIN7 ACIN7)
			(conn DSP48E1 ACIN8 <== ACIN8 ACIN8)
			(conn DSP48E1 ACIN9 <== ACIN9 ACIN9)
			(conn DSP48E1 ACIN10 <== ACIN10 ACIN10)
			(conn DSP48E1 ACIN11 <== ACIN11 ACIN11)
			(conn DSP48E1 ACIN12 <== ACIN12 ACIN12)
			(conn DSP48E1 ACIN13 <== ACIN13 ACIN13)
			(conn DSP48E1 ACIN14 <== ACIN14 ACIN14)
			(conn DSP48E1 ACIN15 <== ACIN15 ACIN15)
			(conn DSP48E1 ACIN16 <== ACIN16 ACIN16)
			(conn DSP48E1 ACIN17 <== ACIN17 ACIN17)
			(conn DSP48E1 ACIN18 <== ACIN18 ACIN18)
			(conn DSP48E1 ACIN19 <== ACIN19 ACIN19)
			(conn DSP48E1 ACIN20 <== ACIN20 ACIN20)
			(conn DSP48E1 ACIN21 <== ACIN21 ACIN21)
			(conn DSP48E1 ACIN22 <== ACIN22 ACIN22)
			(conn DSP48E1 ACIN23 <== ACIN23 ACIN23)
			(conn DSP48E1 ACIN24 <== ACIN24 ACIN24)
			(conn DSP48E1 ACIN25 <== ACIN25 ACIN25)
			(conn DSP48E1 ACIN26 <== ACIN26 ACIN26)
			(conn DSP48E1 ACIN27 <== ACIN27 ACIN27)
			(conn DSP48E1 ACIN28 <== ACIN28 ACIN28)
			(conn DSP48E1 ACIN29 <== ACIN29 ACIN29)
			(conn DSP48E1 ALUMODE0 <== ALUMODE0INV OUT)
			(conn DSP48E1 ALUMODE1 <== ALUMODE1INV OUT)
			(conn DSP48E1 ALUMODE2 <== ALUMODE2INV OUT)
			(conn DSP48E1 ALUMODE3 <== ALUMODE3INV OUT)
			(conn DSP48E1 B0 <== B0 B0)
			(conn DSP48E1 B1 <== B1 B1)
			(conn DSP48E1 B2 <== B2 B2)
			(conn DSP48E1 B3 <== B3 B3)
			(conn DSP48E1 B4 <== B4 B4)
			(conn DSP48E1 B5 <== B5 B5)
			(conn DSP48E1 B6 <== B6 B6)
			(conn DSP48E1 B7 <== B7 B7)
			(conn DSP48E1 B8 <== B8 B8)
			(conn DSP48E1 B9 <== B9 B9)
			(conn DSP48E1 B10 <== B10 B10)
			(conn DSP48E1 B11 <== B11 B11)
			(conn DSP48E1 B12 <== B12 B12)
			(conn DSP48E1 B13 <== B13 B13)
			(conn DSP48E1 B14 <== B14 B14)
			(conn DSP48E1 B15 <== B15 B15)
			(conn DSP48E1 B16 <== B16 B16)
			(conn DSP48E1 B17 <== B17 B17)
			(conn DSP48E1 BCIN0 <== BCIN0 BCIN0)
			(conn DSP48E1 BCIN1 <== BCIN1 BCIN1)
			(conn DSP48E1 BCIN2 <== BCIN2 BCIN2)
			(conn DSP48E1 BCIN3 <== BCIN3 BCIN3)
			(conn DSP48E1 BCIN4 <== BCIN4 BCIN4)
			(conn DSP48E1 BCIN5 <== BCIN5 BCIN5)
			(conn DSP48E1 BCIN6 <== BCIN6 BCIN6)
			(conn DSP48E1 BCIN7 <== BCIN7 BCIN7)
			(conn DSP48E1 BCIN8 <== BCIN8 BCIN8)
			(conn DSP48E1 BCIN9 <== BCIN9 BCIN9)
			(conn DSP48E1 BCIN10 <== BCIN10 BCIN10)
			(conn DSP48E1 BCIN11 <== BCIN11 BCIN11)
			(conn DSP48E1 BCIN12 <== BCIN12 BCIN12)
			(conn DSP48E1 BCIN13 <== BCIN13 BCIN13)
			(conn DSP48E1 BCIN14 <== BCIN14 BCIN14)
			(conn DSP48E1 BCIN15 <== BCIN15 BCIN15)
			(conn DSP48E1 BCIN16 <== BCIN16 BCIN16)
			(conn DSP48E1 BCIN17 <== BCIN17 BCIN17)
			(conn DSP48E1 C0 <== C0 C0)
			(conn DSP48E1 C1 <== C1 C1)
			(conn DSP48E1 C2 <== C2 C2)
			(conn DSP48E1 C3 <== C3 C3)
			(conn DSP48E1 C4 <== C4 C4)
			(conn DSP48E1 C5 <== C5 C5)
			(conn DSP48E1 C6 <== C6 C6)
			(conn DSP48E1 C7 <== C7 C7)
			(conn DSP48E1 C8 <== C8 C8)
			(conn DSP48E1 C9 <== C9 C9)
			(conn DSP48E1 C10 <== C10 C10)
			(conn DSP48E1 C11 <== C11 C11)
			(conn DSP48E1 C12 <== C12 C12)
			(conn DSP48E1 C13 <== C13 C13)
			(conn DSP48E1 C14 <== C14 C14)
			(conn DSP48E1 C15 <== C15 C15)
			(conn DSP48E1 C16 <== C16 C16)
			(conn DSP48E1 C17 <== C17 C17)
			(conn DSP48E1 C18 <== C18 C18)
			(conn DSP48E1 C19 <== C19 C19)
			(conn DSP48E1 C20 <== C20 C20)
			(conn DSP48E1 C21 <== C21 C21)
			(conn DSP48E1 C22 <== C22 C22)
			(conn DSP48E1 C23 <== C23 C23)
			(conn DSP48E1 C24 <== C24 C24)
			(conn DSP48E1 C25 <== C25 C25)
			(conn DSP48E1 C26 <== C26 C26)
			(conn DSP48E1 C27 <== C27 C27)
			(conn DSP48E1 C28 <== C28 C28)
			(conn DSP48E1 C29 <== C29 C29)
			(conn DSP48E1 C30 <== C30 C30)
			(conn DSP48E1 C31 <== C31 C31)
			(conn DSP48E1 C32 <== C32 C32)
			(conn DSP48E1 C33 <== C33 C33)
			(conn DSP48E1 C34 <== C34 C34)
			(conn DSP48E1 C35 <== C35 C35)
			(conn DSP48E1 C36 <== C36 C36)
			(conn DSP48E1 C37 <== C37 C37)
			(conn DSP48E1 C38 <== C38 C38)
			(conn DSP48E1 C39 <== C39 C39)
			(conn DSP48E1 C40 <== C40 C40)
			(conn DSP48E1 C41 <== C41 C41)
			(conn DSP48E1 C42 <== C42 C42)
			(conn DSP48E1 C43 <== C43 C43)
			(conn DSP48E1 C44 <== C44 C44)
			(conn DSP48E1 C45 <== C45 C45)
			(conn DSP48E1 C46 <== C46 C46)
			(conn DSP48E1 C47 <== C47 C47)
			(conn DSP48E1 CARRYCASCIN <== CARRYCASCIN CARRYCASCIN)
			(conn DSP48E1 CARRYIN <== CARRYININV OUT)
			(conn DSP48E1 CARRYINSEL0 <== CARRYINSEL0 CARRYINSEL0)
			(conn DSP48E1 CARRYINSEL1 <== CARRYINSEL1 CARRYINSEL1)
			(conn DSP48E1 CARRYINSEL2 <== CARRYINSEL2 CARRYINSEL2)
			(conn DSP48E1 CEA1 <== CEA1 CEA1)
			(conn DSP48E1 CEA2 <== CEA2 CEA2)
			(conn DSP48E1 CEAD <== CEAD CEAD)
			(conn DSP48E1 CEALUMODE <== CEALUMODE CEALUMODE)
			(conn DSP48E1 CEB1 <== CEB1 CEB1)
			(conn DSP48E1 CEB2 <== CEB2 CEB2)
			(conn DSP48E1 CEC <== CEC CEC)
			(conn DSP48E1 CECARRYIN <== CECARRYIN CECARRYIN)
			(conn DSP48E1 CECTRL <== CECTRL CECTRL)
			(conn DSP48E1 CED <== CED CED)
			(conn DSP48E1 CEINMODE <== CEINMODE CEINMODE)
			(conn DSP48E1 CEM <== CEM CEM)
			(conn DSP48E1 CEP <== CEP CEP)
			(conn DSP48E1 CLK <== CLKINV OUT)
			(conn DSP48E1 D0 <== D0 D0)
			(conn DSP48E1 D1 <== D1 D1)
			(conn DSP48E1 D2 <== D2 D2)
			(conn DSP48E1 D3 <== D3 D3)
			(conn DSP48E1 D4 <== D4 D4)
			(conn DSP48E1 D5 <== D5 D5)
			(conn DSP48E1 D6 <== D6 D6)
			(conn DSP48E1 D7 <== D7 D7)
			(conn DSP48E1 D8 <== D8 D8)
			(conn DSP48E1 D9 <== D9 D9)
			(conn DSP48E1 D10 <== D10 D10)
			(conn DSP48E1 D11 <== D11 D11)
			(conn DSP48E1 D12 <== D12 D12)
			(conn DSP48E1 D13 <== D13 D13)
			(conn DSP48E1 D14 <== D14 D14)
			(conn DSP48E1 D15 <== D15 D15)
			(conn DSP48E1 D16 <== D16 D16)
			(conn DSP48E1 D17 <== D17 D17)
			(conn DSP48E1 D18 <== D18 D18)
			(conn DSP48E1 D19 <== D19 D19)
			(conn DSP48E1 D20 <== D20 D20)
			(conn DSP48E1 D21 <== D21 D21)
			(conn DSP48E1 D22 <== D22 D22)
			(conn DSP48E1 D23 <== D23 D23)
			(conn DSP48E1 D24 <== D24 D24)
			(conn DSP48E1 INMODE0 <== INMODE0INV OUT)
			(conn DSP48E1 INMODE1 <== INMODE1INV OUT)
			(conn DSP48E1 INMODE2 <== INMODE2INV OUT)
			(conn DSP48E1 INMODE3 <== INMODE3INV OUT)
			(conn DSP48E1 INMODE4 <== INMODE4INV OUT)
			(conn DSP48E1 MULTSIGNIN <== MULTSIGNIN MULTSIGNIN)
			(conn DSP48E1 OPMODE0 <== OPMODE0INV OUT)
			(conn DSP48E1 OPMODE1 <== OPMODE1INV OUT)
			(conn DSP48E1 OPMODE2 <== OPMODE2INV OUT)
			(conn DSP48E1 OPMODE3 <== OPMODE3INV OUT)
			(conn DSP48E1 OPMODE4 <== OPMODE4INV OUT)
			(conn DSP48E1 OPMODE5 <== OPMODE5INV OUT)
			(conn DSP48E1 OPMODE6 <== OPMODE6INV OUT)
			(conn DSP48E1 PCIN0 <== PCIN0 PCIN0)
			(conn DSP48E1 PCIN1 <== PCIN1 PCIN1)
			(conn DSP48E1 PCIN2 <== PCIN2 PCIN2)
			(conn DSP48E1 PCIN3 <== PCIN3 PCIN3)
			(conn DSP48E1 PCIN4 <== PCIN4 PCIN4)
			(conn DSP48E1 PCIN5 <== PCIN5 PCIN5)
			(conn DSP48E1 PCIN6 <== PCIN6 PCIN6)
			(conn DSP48E1 PCIN7 <== PCIN7 PCIN7)
			(conn DSP48E1 PCIN8 <== PCIN8 PCIN8)
			(conn DSP48E1 PCIN9 <== PCIN9 PCIN9)
			(conn DSP48E1 PCIN10 <== PCIN10 PCIN10)
			(conn DSP48E1 PCIN11 <== PCIN11 PCIN11)
			(conn DSP48E1 PCIN12 <== PCIN12 PCIN12)
			(conn DSP48E1 PCIN13 <== PCIN13 PCIN13)
			(conn DSP48E1 PCIN14 <== PCIN14 PCIN14)
			(conn DSP48E1 PCIN15 <== PCIN15 PCIN15)
			(conn DSP48E1 PCIN16 <== PCIN16 PCIN16)
			(conn DSP48E1 PCIN17 <== PCIN17 PCIN17)
			(conn DSP48E1 PCIN18 <== PCIN18 PCIN18)
			(conn DSP48E1 PCIN19 <== PCIN19 PCIN19)
			(conn DSP48E1 PCIN20 <== PCIN20 PCIN20)
			(conn DSP48E1 PCIN21 <== PCIN21 PCIN21)
			(conn DSP48E1 PCIN22 <== PCIN22 PCIN22)
			(conn DSP48E1 PCIN23 <== PCIN23 PCIN23)
			(conn DSP48E1 PCIN24 <== PCIN24 PCIN24)
			(conn DSP48E1 PCIN25 <== PCIN25 PCIN25)
			(conn DSP48E1 PCIN26 <== PCIN26 PCIN26)
			(conn DSP48E1 PCIN27 <== PCIN27 PCIN27)
			(conn DSP48E1 PCIN28 <== PCIN28 PCIN28)
			(conn DSP48E1 PCIN29 <== PCIN29 PCIN29)
			(conn DSP48E1 PCIN30 <== PCIN30 PCIN30)
			(conn DSP48E1 PCIN31 <== PCIN31 PCIN31)
			(conn DSP48E1 PCIN32 <== PCIN32 PCIN32)
			(conn DSP48E1 PCIN33 <== PCIN33 PCIN33)
			(conn DSP48E1 PCIN34 <== PCIN34 PCIN34)
			(conn DSP48E1 PCIN35 <== PCIN35 PCIN35)
			(conn DSP48E1 PCIN36 <== PCIN36 PCIN36)
			(conn DSP48E1 PCIN37 <== PCIN37 PCIN37)
			(conn DSP48E1 PCIN38 <== PCIN38 PCIN38)
			(conn DSP48E1 PCIN39 <== PCIN39 PCIN39)
			(conn DSP48E1 PCIN40 <== PCIN40 PCIN40)
			(conn DSP48E1 PCIN41 <== PCIN41 PCIN41)
			(conn DSP48E1 PCIN42 <== PCIN42 PCIN42)
			(conn DSP48E1 PCIN43 <== PCIN43 PCIN43)
			(conn DSP48E1 PCIN44 <== PCIN44 PCIN44)
			(conn DSP48E1 PCIN45 <== PCIN45 PCIN45)
			(conn DSP48E1 PCIN46 <== PCIN46 PCIN46)
			(conn DSP48E1 PCIN47 <== PCIN47 PCIN47)
			(conn DSP48E1 RSTA <== RSTA RSTA)
			(conn DSP48E1 RSTALLCARRYIN <== RSTALLCARRYIN RSTALLCARRYIN)
			(conn DSP48E1 RSTALUMODE <== RSTALUMODE RSTALUMODE)
			(conn DSP48E1 RSTB <== RSTB RSTB)
			(conn DSP48E1 RSTC <== RSTC RSTC)
			(conn DSP48E1 RSTCTRL <== RSTCTRL RSTCTRL)
			(conn DSP48E1 RSTD <== RSTD RSTD)
			(conn DSP48E1 RSTINMODE <== RSTINMODE RSTINMODE)
			(conn DSP48E1 RSTM <== RSTM RSTM)
			(conn DSP48E1 RSTP <== RSTP RSTP)
		)
		(element D4 1
			(pin D4 output)
			(conn D4 D4 ==> DSP48E1 D4)
		)
		(element B5 1
			(pin B5 output)
			(conn B5 B5 ==> DSP48E1 B5)
		)
		(element BCIN3 1
			(pin BCIN3 output)
			(conn BCIN3 BCIN3 ==> DSP48E1 BCIN3)
		)
		(element B15 1
			(pin B15 output)
			(conn B15 B15 ==> DSP48E1 B15)
		)
		(element ACOUT28 1
			(pin ACOUT28 input)
			(conn ACOUT28 ACOUT28 <== DSP48E1 ACOUT28)
		)
		(element BCASCREG 0
			(cfg 2 0 1)
		)
		(element PATTERNDETECT 1
			(pin PATTERNDETECT input)
			(conn PATTERNDETECT PATTERNDETECT <== DSP48E1 PATTERNDETECT)
		)
		(element RSTALLCARRYIN 1
			(pin RSTALLCARRYIN output)
			(conn RSTALLCARRYIN RSTALLCARRYIN ==> DSP48E1 RSTALLCARRYIN)
		)
		(element P40 1
			(pin P40 input)
			(conn P40 P40 <== DSP48E1 P40)
		)
		(element UNDERFLOW 1
			(pin UNDERFLOW input)
			(conn UNDERFLOW UNDERFLOW <== DSP48E1 UNDERFLOW)
		)
		(element RSTA 1
			(pin RSTA output)
			(conn RSTA RSTA ==> DSP48E1 RSTA)
		)
		(element BCIN13 1
			(pin BCIN13 output)
			(conn BCIN13 BCIN13 ==> DSP48E1 BCIN13)
		)
		(element ACOUT19 1
			(pin ACOUT19 input)
			(conn ACOUT19 ACOUT19 <== DSP48E1 ACOUT19)
		)
		(element C5 1
			(pin C5 output)
			(conn C5 C5 ==> DSP48E1 C5)
		)
		(element PCOUT17 1
			(pin PCOUT17 input)
			(conn PCOUT17 PCOUT17 <== DSP48E1 PCOUT17)
		)
		(element MULTSIGNOUT 1
			(pin MULTSIGNOUT input)
			(conn MULTSIGNOUT MULTSIGNOUT <== DSP48E1 MULTSIGNOUT)
		)
		(element BCOUT4 1
			(pin BCOUT4 input)
			(conn BCOUT4 BCOUT4 <== DSP48E1 BCOUT4)
		)
		(element C44 1
			(pin C44 output)
			(conn C44 C44 ==> DSP48E1 C44)
		)
		(element P16 1
			(pin P16 input)
			(conn P16 P16 <== DSP48E1 P16)
		)
		(element CARRYININV 3
			(pin OUT output)
			(pin CARRYIN input)
			(pin CARRYIN_B input)
			(cfg CARRYIN CARRYIN_B)
			(conn CARRYININV OUT ==> DSP48E1 CARRYIN)
			(conn CARRYININV CARRYIN <== CARRYIN CARRYIN)
			(conn CARRYININV CARRYIN_B <== CARRYIN CARRYIN)
		)
		(element PCIN24 1
			(pin PCIN24 output)
			(conn PCIN24 PCIN24 ==> DSP48E1 PCIN24)
		)
		(element PCOUT18 1
			(pin PCOUT18 input)
			(conn PCOUT18 PCOUT18 <== DSP48E1 PCOUT18)
		)
		(element PCIN16 1
			(pin PCIN16 output)
			(conn PCIN16 PCIN16 ==> DSP48E1 PCIN16)
		)
		(element CARRYINREG 0
			(cfg 0 1)
		)
		(element INMODE2INV 3
			(pin OUT output)
			(pin INMODE2 input)
			(pin INMODE2_B input)
			(cfg INMODE2 INMODE2_B)
			(conn INMODE2INV OUT ==> DSP48E1 INMODE2)
			(conn INMODE2INV INMODE2 <== INMODE2 INMODE2)
			(conn INMODE2INV INMODE2_B <== INMODE2 INMODE2)
		)
		(element P8 1
			(pin P8 input)
			(conn P8 P8 <== DSP48E1 P8)
		)
		(element PCIN4 1
			(pin PCIN4 output)
			(conn PCIN4 PCIN4 ==> DSP48E1 PCIN4)
		)
		(element PCOUT5 1
			(pin PCOUT5 input)
			(conn PCOUT5 PCOUT5 <== DSP48E1 PCOUT5)
		)
		(element CEM 1
			(pin CEM output)
			(conn CEM CEM ==> DSP48E1 CEM)
		)
		(element D7 1
			(pin D7 output)
			(conn D7 D7 ==> DSP48E1 D7)
		)
		(element C28 1
			(pin C28 output)
			(conn C28 C28 ==> DSP48E1 C28)
		)
		(element ACIN7 1
			(pin ACIN7 output)
			(conn ACIN7 ACIN7 ==> DSP48E1 ACIN7)
		)
		(element A21 1
			(pin A21 output)
			(conn A21 A21 ==> DSP48E1 A21)
		)
		(element C41 1
			(pin C41 output)
			(conn C41 C41 ==> DSP48E1 C41)
		)
		(element PCOUT28 1
			(pin PCOUT28 input)
			(conn PCOUT28 PCOUT28 <== DSP48E1 PCOUT28)
		)
		(element BCOUT11 1
			(pin BCOUT11 input)
			(conn BCOUT11 BCOUT11 <== DSP48E1 BCOUT11)
		)
		(element OPMODEREG 0
			(cfg 0 1)
		)
		(element C12 1
			(pin C12 output)
			(conn C12 C12 ==> DSP48E1 C12)
		)
		(element P35 1
			(pin P35 input)
			(conn P35 P35 <== DSP48E1 P35)
		)
		(element A24 1
			(pin A24 output)
			(conn A24 A24 ==> DSP48E1 A24)
		)
		(element PCIN30 1
			(pin PCIN30 output)
			(conn PCIN30 PCIN30 ==> DSP48E1 PCIN30)
		)
		(element P43 1
			(pin P43 input)
			(conn P43 P43 <== DSP48E1 P43)
		)
		(element D21 1
			(pin D21 output)
			(conn D21 D21 ==> DSP48E1 D21)
		)
		(element P11 1
			(pin P11 input)
			(conn P11 P11 <== DSP48E1 P11)
		)
		(element D24 1
			(pin D24 output)
			(conn D24 D24 ==> DSP48E1 D24)
		)
		(element PCOUT20 1
			(pin PCOUT20 input)
			(conn PCOUT20 PCOUT20 <== DSP48E1 PCOUT20)
		)
		(element A15 1
			(pin A15 output)
			(conn A15 A15 ==> DSP48E1 A15)
		)
		(element CEC 1
			(pin CEC output)
			(conn CEC CEC ==> DSP48E1 CEC)
		)
		(element PCOUT7 1
			(pin PCOUT7 input)
			(conn PCOUT7 PCOUT7 <== DSP48E1 PCOUT7)
		)
		(element P21 1
			(pin P21 input)
			(conn P21 P21 <== DSP48E1 P21)
		)
		(element ACIN1 1
			(pin ACIN1 output)
			(conn ACIN1 ACIN1 ==> DSP48E1 ACIN1)
		)
		(element ACIN27 1
			(pin ACIN27 output)
			(conn ACIN27 ACIN27 ==> DSP48E1 ACIN27)
		)
		(element P29 1
			(pin P29 input)
			(conn P29 P29 <== DSP48E1 P29)
		)
		(element CEINMODE 1
			(pin CEINMODE output)
			(conn CEINMODE CEINMODE ==> DSP48E1 CEINMODE)
		)
		(element A0 1
			(pin A0 output)
			(conn A0 A0 ==> DSP48E1 A0)
		)
		(element ALUMODE1 1
			(pin ALUMODE1 output)
			(conn ALUMODE1 ALUMODE1 ==> ALUMODE1INV ALUMODE1)
			(conn ALUMODE1 ALUMODE1 ==> ALUMODE1INV ALUMODE1_B)
		)
		(element BCIN10 1
			(pin BCIN10 output)
			(conn BCIN10 BCIN10 ==> DSP48E1 BCIN10)
		)
		(element A7 1
			(pin A7 output)
			(conn A7 A7 ==> DSP48E1 A7)
		)
		(element B2 1
			(pin B2 output)
			(conn B2 B2 ==> DSP48E1 B2)
		)
		(element ACOUT2 1
			(pin ACOUT2 input)
			(conn ACOUT2 ACOUT2 <== DSP48E1 ACOUT2)
		)
		(element OPMODE6 1
			(pin OPMODE6 output)
			(conn OPMODE6 OPMODE6 ==> OPMODE6INV OPMODE6)
			(conn OPMODE6 OPMODE6 ==> OPMODE6INV OPMODE6_B)
		)
		(element BCIN4 1
			(pin BCIN4 output)
			(conn BCIN4 BCIN4 ==> DSP48E1 BCIN4)
		)
		(element INMODE3 1
			(pin INMODE3 output)
			(conn INMODE3 INMODE3 ==> INMODE3INV INMODE3)
			(conn INMODE3 INMODE3 ==> INMODE3INV INMODE3_B)
		)
		(element CARRYINSEL1 1
			(pin CARRYINSEL1 output)
			(conn CARRYINSEL1 CARRYINSEL1 ==> DSP48E1 CARRYINSEL1)
		)
		(element ACIN18 1
			(pin ACIN18 output)
			(conn ACIN18 ACIN18 ==> DSP48E1 ACIN18)
		)
		(element ACIN13 1
			(pin ACIN13 output)
			(conn ACIN13 ACIN13 ==> DSP48E1 ACIN13)
		)
		(element P23 1
			(pin P23 input)
			(conn P23 P23 <== DSP48E1 P23)
		)
		(element BCIN7 1
			(pin BCIN7 output)
			(conn BCIN7 BCIN7 ==> DSP48E1 BCIN7)
		)
		(element C20 1
			(pin C20 output)
			(conn C20 C20 ==> DSP48E1 C20)
		)
		(element C10 1
			(pin C10 output)
			(conn C10 C10 ==> DSP48E1 C10)
		)
		(element SEL_PATTERN 0
			(cfg C PATTERN)
		)
		(element ACOUT24 1
			(pin ACOUT24 input)
			(conn ACOUT24 ACOUT24 <== DSP48E1 ACOUT24)
		)
		(element ACIN2 1
			(pin ACIN2 output)
			(conn ACIN2 ACIN2 ==> DSP48E1 ACIN2)
		)
		(element A8 1
			(pin A8 output)
			(conn A8 A8 ==> DSP48E1 A8)
		)
		(element BCOUT0 1
			(pin BCOUT0 input)
			(conn BCOUT0 BCOUT0 <== DSP48E1 BCOUT0)
		)
		(element PCIN33 1
			(pin PCIN33 output)
			(conn PCIN33 PCIN33 ==> DSP48E1 PCIN33)
		)
		(element BCOUT15 1
			(pin BCOUT15 input)
			(conn BCOUT15 BCOUT15 <== DSP48E1 BCOUT15)
		)
		(element C37 1
			(pin C37 output)
			(conn C37 C37 ==> DSP48E1 C37)
		)
		(element D10 1
			(pin D10 output)
			(conn D10 D10 ==> DSP48E1 D10)
		)
		(element RSTINMODE 1
			(pin RSTINMODE output)
			(conn RSTINMODE RSTINMODE ==> DSP48E1 RSTINMODE)
		)
		(element PCIN11 1
			(pin PCIN11 output)
			(conn PCIN11 PCIN11 ==> DSP48E1 PCIN11)
		)
		(element INMODE1INV 3
			(pin OUT output)
			(pin INMODE1 input)
			(pin INMODE1_B input)
			(cfg INMODE1 INMODE1_B)
			(conn INMODE1INV OUT ==> DSP48E1 INMODE1)
			(conn INMODE1INV INMODE1 <== INMODE1 INMODE1)
			(conn INMODE1INV INMODE1_B <== INMODE1 INMODE1)
		)
		(element C33 1
			(pin C33 output)
			(conn C33 C33 ==> DSP48E1 C33)
		)
		(element D22 1
			(pin D22 output)
			(conn D22 D22 ==> DSP48E1 D22)
		)
		(element PCOUT40 1
			(pin PCOUT40 input)
			(conn PCOUT40 PCOUT40 <== DSP48E1 PCOUT40)
		)
		(element PCOUT36 1
			(pin PCOUT36 input)
			(conn PCOUT36 PCOUT36 <== DSP48E1 PCOUT36)
		)
		(element A23 1
			(pin A23 output)
			(conn A23 A23 ==> DSP48E1 A23)
		)
		(element P10 1
			(pin P10 input)
			(conn P10 P10 <== DSP48E1 P10)
		)
		(element B11 1
			(pin B11 output)
			(conn B11 B11 ==> DSP48E1 B11)
		)
		(element USE_MULT 0
			(cfg MULTIPLY DYNAMIC NONE)
		)
		(element ACASCREG 0
			(cfg 2 0 1)
		)
		(element PCOUT29 1
			(pin PCOUT29 input)
			(conn PCOUT29 PCOUT29 <== DSP48E1 PCOUT29)
		)
		(element P34 1
			(pin P34 input)
			(conn P34 P34 <== DSP48E1 P34)
		)
		(element USE_SIMD 0
			(cfg TWO24 FOUR12 ONE48)
		)
		(element D6 1
			(pin D6 output)
			(conn D6 D6 ==> DSP48E1 D6)
		)
		(element PCIN19 1
			(pin PCIN19 output)
			(conn PCIN19 PCIN19 ==> DSP48E1 PCIN19)
		)
		(element PCIN41 1
			(pin PCIN41 output)
			(conn PCIN41 PCIN41 ==> DSP48E1 PCIN41)
		)
		(element ACIN26 1
			(pin ACIN26 output)
			(conn ACIN26 ACIN26 ==> DSP48E1 ACIN26)
		)
		(element A16 1
			(pin A16 output)
			(conn A16 A16 ==> DSP48E1 A16)
		)
		(element PCOUT31 1
			(pin PCOUT31 input)
			(conn PCOUT31 PCOUT31 <== DSP48E1 PCOUT31)
		)
		(element BCOUT6 1
			(pin BCOUT6 input)
			(conn BCOUT6 BCOUT6 <== DSP48E1 BCOUT6)
		)
		(element C45 1
			(pin C45 output)
			(conn C45 C45 ==> DSP48E1 C45)
		)
		(element A17 1
			(pin A17 output)
			(conn A17 A17 ==> DSP48E1 A17)
		)
		(element C2 1
			(pin C2 output)
			(conn C2 C2 ==> DSP48E1 C2)
		)
		(element P22 1
			(pin P22 input)
			(conn P22 P22 <== DSP48E1 P22)
		)
		(element PCOUT21 1
			(pin PCOUT21 input)
			(conn PCOUT21 PCOUT21 <== DSP48E1 PCOUT21)
		)
		(element P9 1
			(pin P9 input)
			(conn P9 P9 <== DSP48E1 P9)
		)
		(element PCIN5 1
			(pin PCIN5 output)
			(conn PCIN5 PCIN5 ==> DSP48E1 PCIN5)
		)
		(element P2 1
			(pin P2 input)
			(conn P2 P2 <== DSP48E1 P2)
		)
		(element D17 1
			(pin D17 output)
			(conn D17 D17 ==> DSP48E1 D17)
		)
		(element C21 1
			(pin C21 output)
			(conn C21 C21 ==> DSP48E1 C21)
		)
		(element A9 1
			(pin A9 output)
			(conn A9 A9 ==> DSP48E1 A9)
		)
		(element P24 1
			(pin P24 input)
			(conn P24 P24 <== DSP48E1 P24)
		)
		(element BCIN5 1
			(pin BCIN5 output)
			(conn BCIN5 BCIN5 ==> DSP48E1 BCIN5)
		)
		(element ALUMODE0 1
			(pin ALUMODE0 output)
			(conn ALUMODE0 ALUMODE0 ==> ALUMODE0INV ALUMODE0)
			(conn ALUMODE0 ALUMODE0 ==> ALUMODE0INV ALUMODE0_B)
		)
		(element P45 1
			(pin P45 input)
			(conn P45 P45 <== DSP48E1 P45)
		)
		(element PCOUT26 1
			(pin PCOUT26 input)
			(conn PCOUT26 PCOUT26 <== DSP48E1 PCOUT26)
		)
		(element A6 1
			(pin A6 output)
			(conn A6 A6 ==> DSP48E1 A6)
		)
		(element C43 1
			(pin C43 output)
			(conn C43 C43 ==> DSP48E1 C43)
		)
		(element B0 1
			(pin B0 output)
			(conn B0 B0 ==> DSP48E1 B0)
		)
		(element INMODE2 1
			(pin INMODE2 output)
			(conn INMODE2 INMODE2 ==> INMODE2INV INMODE2)
			(conn INMODE2 INMODE2 ==> INMODE2INV INMODE2_B)
		)
		(element CARRYINSEL0 1
			(pin CARRYINSEL0 output)
			(conn CARRYINSEL0 CARRYINSEL0 ==> DSP48E1 CARRYINSEL0)
		)
		(element B13 1
			(pin B13 output)
			(conn B13 B13 ==> DSP48E1 B13)
		)
		(element B8 1
			(pin B8 output)
			(conn B8 B8 ==> DSP48E1 B8)
		)
		(element PCIN27 1
			(pin PCIN27 output)
			(conn PCIN27 PCIN27 ==> DSP48E1 PCIN27)
		)
		(element OPMODE5 1
			(pin OPMODE5 output)
			(conn OPMODE5 OPMODE5 ==> OPMODE5INV OPMODE5)
			(conn OPMODE5 OPMODE5 ==> OPMODE5INV OPMODE5_B)
		)
		(element ALUMODE0INV 3
			(pin OUT output)
			(pin ALUMODE0 input)
			(pin ALUMODE0_B input)
			(cfg ALUMODE0 ALUMODE0_B)
			(conn ALUMODE0INV OUT ==> DSP48E1 ALUMODE0)
			(conn ALUMODE0INV ALUMODE0 <== ALUMODE0 ALUMODE0)
			(conn ALUMODE0INV ALUMODE0_B <== ALUMODE0 ALUMODE0)
		)
		(element ACIN9 1
			(pin ACIN9 output)
			(conn ACIN9 ACIN9 ==> DSP48E1 ACIN9)
		)
		(element ACIN12 1
			(pin ACIN12 output)
			(conn ACIN12 ACIN12 ==> DSP48E1 ACIN12)
		)
		(element MULTSIGNIN 1
			(pin MULTSIGNIN output)
			(conn MULTSIGNIN MULTSIGNIN ==> DSP48E1 MULTSIGNIN)
		)
		(element A26 1
			(pin A26 output)
			(conn A26 A26 ==> DSP48E1 A26)
		)
		(element ACOUT3 1
			(pin ACOUT3 input)
			(conn ACOUT3 ACOUT3 <== DSP48E1 ACOUT3)
		)
		(element BCOUT1 1
			(pin BCOUT1 input)
			(conn BCOUT1 BCOUT1 <== DSP48E1 BCOUT1)
		)
		(element ACIN11 1
			(pin ACIN11 output)
			(conn ACIN11 ACIN11 ==> DSP48E1 ACIN11)
		)
		(element ACOUT20 1
			(pin ACOUT20 input)
			(conn ACOUT20 ACOUT20 <== DSP48E1 ACOUT20)
		)
		(element C38 1
			(pin C38 output)
			(conn C38 C38 ==> DSP48E1 C38)
		)
		(element PCOUT30 1
			(pin PCOUT30 input)
			(conn PCOUT30 PCOUT30 <== DSP48E1 PCOUT30)
		)
		(element PCOUT44 1
			(pin PCOUT44 input)
			(conn PCOUT44 PCOUT44 <== DSP48E1 PCOUT44)
		)
		(element B3 1
			(pin B3 output)
			(conn B3 B3 ==> DSP48E1 B3)
		)
		(element PCOUT2 1
			(pin PCOUT2 input)
			(conn PCOUT2 PCOUT2 <== DSP48E1 PCOUT2)
		)
		(element ACOUT9 1
			(pin ACOUT9 input)
			(conn ACOUT9 ACOUT9 <== DSP48E1 ACOUT9)
		)
		(element PCOUT11 1
			(pin PCOUT11 input)
			(conn PCOUT11 PCOUT11 <== DSP48E1 PCOUT11)
		)
		(element RSTB 1
			(pin RSTB output)
			(conn RSTB RSTB ==> DSP48E1 RSTB)
		)
		(element C34 1
			(pin C34 output)
			(conn C34 C34 ==> DSP48E1 C34)
		)
		(element PCIN34 1
			(pin PCIN34 output)
			(conn PCIN34 PCIN34 ==> DSP48E1 PCIN34)
		)
		(element PCIN3 1
			(pin PCIN3 output)
			(conn PCIN3 PCIN3 ==> DSP48E1 PCIN3)
		)
		(element ACIN19 1
			(pin ACIN19 output)
			(conn ACIN19 ACIN19 ==> DSP48E1 ACIN19)
		)
		(element OPMODE2INV 3
			(pin OUT output)
			(pin OPMODE2 input)
			(pin OPMODE2_B input)
			(cfg OPMODE2 OPMODE2_B)
			(conn OPMODE2INV OUT ==> DSP48E1 OPMODE2)
			(conn OPMODE2INV OPMODE2 <== OPMODE2 OPMODE2)
			(conn OPMODE2INV OPMODE2_B <== OPMODE2 OPMODE2)
		)
		(element PCOUT41 1
			(pin PCOUT41 input)
			(conn PCOUT41 PCOUT41 <== DSP48E1 PCOUT41)
		)
		(element PCIN42 1
			(pin PCIN42 output)
			(conn PCIN42 PCIN42 ==> DSP48E1 PCIN42)
		)
		(element P1 1
			(pin P1 input)
			(conn P1 P1 <== DSP48E1 P1)
		)
		(element BCIN11 1
			(pin BCIN11 output)
			(conn BCIN11 BCIN11 ==> DSP48E1 BCIN11)
		)
		(element ACIN8 1
			(pin ACIN8 output)
			(conn ACIN8 ACIN8 ==> DSP48E1 ACIN8)
		)
		(element PCIN9 1
			(pin PCIN9 output)
			(conn PCIN9 PCIN9 ==> DSP48E1 PCIN9)
		)
		(element BCOUT14 1
			(pin BCOUT14 input)
			(conn BCOUT14 BCOUT14 <== DSP48E1 BCOUT14)
		)
		(element B10 1
			(pin B10 output)
			(conn B10 B10 ==> DSP48E1 B10)
		)
		(element ACOUT1 1
			(pin ACOUT1 input)
			(conn ACOUT1 ACOUT1 <== DSP48E1 ACOUT1)
		)
		(element ACIN29 1
			(pin ACIN29 output)
			(conn ACIN29 ACIN29 ==> DSP48E1 ACIN29)
		)
		(element ACIN3 1
			(pin ACIN3 output)
			(conn ACIN3 ACIN3 ==> DSP48E1 ACIN3)
		)
		(element ACOUT13 1
			(pin ACOUT13 input)
			(conn ACOUT13 ACOUT13 <== DSP48E1 ACOUT13)
		)
		(element C46 1
			(pin C46 output)
			(conn C46 C46 ==> DSP48E1 C46)
		)
		(element PCIN6 1
			(pin PCIN6 output)
			(conn PCIN6 PCIN6 ==> DSP48E1 PCIN6)
		)
		(element B1 1
			(pin B1 output)
			(conn B1 B1 ==> DSP48E1 B1)
		)
		(element ACOUT23 1
			(pin ACOUT23 input)
			(conn ACOUT23 ACOUT23 <== DSP48E1 ACOUT23)
		)
		(element A18 1
			(pin A18 output)
			(conn A18 A18 ==> DSP48E1 A18)
		)
		(element PCIN18 1
			(pin PCIN18 output)
			(conn PCIN18 PCIN18 ==> DSP48E1 PCIN18)
		)
		(element BCOUT7 1
			(pin BCOUT7 input)
			(conn BCOUT7 BCOUT7 <== DSP48E1 BCOUT7)
		)
		(element PCOUT15 1
			(pin PCOUT15 input)
			(conn PCOUT15 PCOUT15 <== DSP48E1 PCOUT15)
		)
		(element C18 1
			(pin C18 output)
			(conn C18 C18 ==> DSP48E1 C18)
		)
		(element BCIN16 1
			(pin BCIN16 output)
			(conn BCIN16 BCIN16 ==> DSP48E1 BCIN16)
		)
		(element A25 1
			(pin A25 output)
			(conn A25 A25 ==> DSP48E1 A25)
		)
		(element C26 1
			(pin C26 output)
			(conn C26 C26 ==> DSP48E1 C26)
		)
		(element PCIN47 1
			(pin PCIN47 output)
			(conn PCIN47 PCIN47 ==> DSP48E1 PCIN47)
		)
		(element D12 1
			(pin D12 output)
			(conn D12 D12 ==> DSP48E1 D12)
		)
		(element C3 1
			(pin C3 output)
			(conn C3 C3 ==> DSP48E1 C3)
		)
		(element BCOUT8 1
			(pin BCOUT8 input)
			(conn BCOUT8 BCOUT8 <== DSP48E1 BCOUT8)
		)
		(element B9 1
			(pin B9 output)
			(conn B9 B9 ==> DSP48E1 B9)
		)
		(element ACIN16 1
			(pin ACIN16 output)
			(conn ACIN16 ACIN16 ==> DSP48E1 ACIN16)
		)
		(element D0 1
			(pin D0 output)
			(conn D0 D0 ==> DSP48E1 D0)
		)
		(element PCOUT33 1
			(pin PCOUT33 input)
			(conn PCOUT33 PCOUT33 <== DSP48E1 PCOUT33)
		)
		(element PCIN20 1
			(pin PCIN20 output)
			(conn PCIN20 PCIN20 ==> DSP48E1 PCIN20)
		)
		(element PCIN40 1
			(pin PCIN40 output)
			(conn PCIN40 PCIN40 ==> DSP48E1 PCIN40)
		)
		(element PCIN39 1
			(pin PCIN39 output)
			(conn PCIN39 PCIN39 ==> DSP48E1 PCIN39)
		)
		(element BCOUT13 1
			(pin BCOUT13 input)
			(conn BCOUT13 BCOUT13 <== DSP48E1 BCOUT13)
		)
		(element PCOUT27 1
			(pin PCOUT27 input)
			(conn PCOUT27 PCOUT27 <== DSP48E1 PCOUT27)
		)
		(element C40 1
			(pin C40 output)
			(conn C40 C40 ==> DSP48E1 C40)
		)
		(element B16 1
			(pin B16 output)
			(conn B16 B16 ==> DSP48E1 B16)
		)
		(element P13 1
			(pin P13 input)
			(conn P13 P13 <== DSP48E1 P13)
		)
		(element PCOUT13 1
			(pin PCOUT13 input)
			(conn PCOUT13 PCOUT13 <== DSP48E1 PCOUT13)
		)
		(element PCOUT24 1
			(pin PCOUT24 input)
			(conn PCOUT24 PCOUT24 <== DSP48E1 PCOUT24)
		)
		(element C32 1
			(pin C32 output)
			(conn C32 C32 ==> DSP48E1 C32)
		)
		(element ACOUT8 1
			(pin ACOUT8 input)
			(conn ACOUT8 ACOUT8 <== DSP48E1 ACOUT8)
		)
		(element ACIN23 1
			(pin ACIN23 output)
			(conn ACIN23 ACIN23 ==> DSP48E1 ACIN23)
		)
		(element C47 1
			(pin C47 output)
			(conn C47 C47 ==> DSP48E1 C47)
		)
		(element P39 1
			(pin P39 input)
			(conn P39 P39 <== DSP48E1 P39)
		)
		(element CLKINV 3
			(pin OUT output)
			(pin CLK input)
			(pin CLK_B input)
			(cfg CLK CLK_B)
			(conn CLKINV OUT ==> DSP48E1 CLK)
			(conn CLKINV CLK <== CLK CLK)
			(conn CLKINV CLK_B <== CLK CLK)
		)
		(element PCOUT14 1
			(pin PCOUT14 input)
			(conn PCOUT14 PCOUT14 <== DSP48E1 PCOUT14)
		)
		(element ACOUT4 1
			(pin ACOUT4 input)
			(conn ACOUT4 ACOUT4 <== DSP48E1 ACOUT4)
		)
		(element A2 1
			(pin A2 output)
			(conn A2 A2 ==> DSP48E1 A2)
		)
		(element USE_DPORT 0
			(cfg FALSE TRUE)
		)
		(element C15 1
			(pin C15 output)
			(conn C15 C15 ==> DSP48E1 C15)
		)
		(element ALUMODE3INV 3
			(pin OUT output)
			(pin ALUMODE3 input)
			(pin ALUMODE3_B input)
			(cfg ALUMODE3 ALUMODE3_B)
			(conn ALUMODE3INV OUT ==> DSP48E1 ALUMODE3)
			(conn ALUMODE3INV ALUMODE3 <== ALUMODE3 ALUMODE3)
			(conn ALUMODE3INV ALUMODE3_B <== ALUMODE3 ALUMODE3)
		)
		(element ACOUT25 1
			(pin ACOUT25 input)
			(conn ACOUT25 ACOUT25 <== DSP48E1 ACOUT25)
		)
		(element PCOUT45 1
			(pin PCOUT45 input)
			(conn PCOUT45 PCOUT45 <== DSP48E1 PCOUT45)
		)
		(element A10 1
			(pin A10 output)
			(conn A10 A10 ==> DSP48E1 A10)
		)
		(element D19 1
			(pin D19 output)
			(conn D19 D19 ==> DSP48E1 D19)
		)
		(element CARRYOUT0 1
			(pin CARRYOUT0 input)
			(conn CARRYOUT0 CARRYOUT0 <== DSP48E1 CARRYOUT0)
		)
		(element ACIN5 1
			(pin ACIN5 output)
			(conn ACIN5 ACIN5 ==> DSP48E1 ACIN5)
		)
		(element CEA1 1
			(pin CEA1 output)
			(conn CEA1 CEA1 ==> DSP48E1 CEA1)
		)
		(element BCOUT16 1
			(pin BCOUT16 input)
			(conn BCOUT16 BCOUT16 <== DSP48E1 BCOUT16)
		)
		(element PCIN13 1
			(pin PCIN13 output)
			(conn PCIN13 PCIN13 ==> DSP48E1 PCIN13)
		)
		(element PCIN10 1
			(pin PCIN10 output)
			(conn PCIN10 PCIN10 ==> DSP48E1 PCIN10)
		)
		(element ACOUT14 1
			(pin ACOUT14 input)
			(conn ACOUT14 ACOUT14 <== DSP48E1 ACOUT14)
		)
		(element D20 1
			(pin D20 output)
			(conn D20 D20 ==> DSP48E1 D20)
		)
		(element PCIN8 1
			(pin PCIN8 output)
			(conn PCIN8 PCIN8 ==> DSP48E1 PCIN8)
		)
		(element ACIN28 1
			(pin ACIN28 output)
			(conn ACIN28 ACIN28 ==> DSP48E1 ACIN28)
		)
		(element B_INPUT 0
			(cfg CASCADE DIRECT)
		)
		(element P4 1
			(pin P4 input)
			(conn P4 P4 <== DSP48E1 P4)
		)
		(element USE_PATTERN_DETECT 0
			(cfg PATDET NO_PATDET)
		)
		(element C25 1
			(pin C25 output)
			(conn C25 C25 ==> DSP48E1 C25)
		)
		(element C35 1
			(pin C35 output)
			(conn C35 C35 ==> DSP48E1 C35)
		)
		(element PCIN35 1
			(pin PCIN35 output)
			(conn PCIN35 PCIN35 ==> DSP48E1 PCIN35)
		)
		(element PCIN29 1
			(pin PCIN29 output)
			(conn PCIN29 PCIN29 ==> DSP48E1 PCIN29)
		)
		(element P44 1
			(pin P44 input)
			(conn P44 P44 <== DSP48E1 P44)
		)
		(element PCOUT9 1
			(pin PCOUT9 input)
			(conn PCOUT9 PCOUT9 <== DSP48E1 PCOUT9)
		)
		(element ACIN21 1
			(pin ACIN21 output)
			(conn ACIN21 ACIN21 ==> DSP48E1 ACIN21)
		)
		(element PCOUT1 1
			(pin PCOUT1 input)
			(conn PCOUT1 PCOUT1 <== DSP48E1 PCOUT1)
		)
		(element P30 1
			(pin P30 input)
			(conn P30 P30 <== DSP48E1 P30)
		)
		(element RSTC 1
			(pin RSTC output)
			(conn RSTC RSTC ==> DSP48E1 RSTC)
		)
		(element OPMODE4 1
			(pin OPMODE4 output)
			(conn OPMODE4 OPMODE4 ==> OPMODE4INV OPMODE4)
			(conn OPMODE4 OPMODE4 ==> OPMODE4INV OPMODE4_B)
		)
		(element BCOUT9 1
			(pin BCOUT9 input)
			(conn BCOUT9 BCOUT9 <== DSP48E1 BCOUT9)
		)
		(element A28 1
			(pin A28 output)
			(conn A28 A28 ==> DSP48E1 A28)
		)
		(element ACIN17 1
			(pin ACIN17 output)
			(conn ACIN17 ACIN17 ==> DSP48E1 ACIN17)
		)
		(element OPMODE3 1
			(pin OPMODE3 output)
			(conn OPMODE3 OPMODE3 ==> OPMODE3INV OPMODE3)
			(conn OPMODE3 OPMODE3 ==> OPMODE3INV OPMODE3_B)
		)
		(element BCIN6 1
			(pin BCIN6 output)
			(conn BCIN6 BCIN6 ==> DSP48E1 BCIN6)
		)
		(element BCIN17 1
			(pin BCIN17 output)
			(conn BCIN17 BCIN17 ==> DSP48E1 BCIN17)
		)
		(element RSTD 1
			(pin RSTD output)
			(conn RSTD RSTD ==> DSP48E1 RSTD)
		)
		(element INMODE4INV 3
			(pin OUT output)
			(pin INMODE4 input)
			(pin INMODE4_B input)
			(cfg INMODE4 INMODE4_B)
			(conn INMODE4INV OUT ==> DSP48E1 INMODE4)
			(conn INMODE4INV INMODE4 <== INMODE4 INMODE4)
			(conn INMODE4INV INMODE4_B <== INMODE4 INMODE4)
		)
		(element BCOUT17 1
			(pin BCOUT17 input)
			(conn BCOUT17 BCOUT17 <== DSP48E1 BCOUT17)
		)
		(element C0 1
			(pin C0 output)
			(conn C0 C0 ==> DSP48E1 C0)
		)
		(element A20 1
			(pin A20 output)
			(conn A20 A20 ==> DSP48E1 A20)
		)
		(element CECARRYIN 1
			(pin CECARRYIN output)
			(conn CECARRYIN CECARRYIN ==> DSP48E1 CECARRYIN)
		)
		(element PCOUT43 1
			(pin PCOUT43 input)
			(conn PCOUT43 PCOUT43 <== DSP48E1 PCOUT43)
		)
		(element C22 1
			(pin C22 output)
			(conn C22 C22 ==> DSP48E1 C22)
		)
		(element ALUMODE3 1
			(pin ALUMODE3 output)
			(conn ALUMODE3 ALUMODE3 ==> ALUMODE3INV ALUMODE3)
			(conn ALUMODE3 ALUMODE3 ==> ALUMODE3INV ALUMODE3_B)
		)
		(element MREG 0
			(cfg 0 1)
		)
		(element CEP 1
			(pin CEP output)
			(conn CEP CEP ==> DSP48E1 CEP)
		)
		(element BCOUT12 1
			(pin BCOUT12 input)
			(conn BCOUT12 BCOUT12 <== DSP48E1 BCOUT12)
		)
		(element C13 1
			(pin C13 output)
			(conn C13 C13 ==> DSP48E1 C13)
		)
		(element RSTM 1
			(pin RSTM output)
			(conn RSTM RSTM ==> DSP48E1 RSTM)
		)
		(element C16 1
			(pin C16 output)
			(conn C16 C16 ==> DSP48E1 C16)
		)
		(element PCOUT12 1
			(pin PCOUT12 input)
			(conn PCOUT12 PCOUT12 <== DSP48E1 PCOUT12)
		)
		(element ACIN22 1
			(pin ACIN22 output)
			(conn ACIN22 ACIN22 ==> DSP48E1 ACIN22)
		)
		(element ADREG 0
			(cfg 0 1)
		)
		(element ACOUT7 1
			(pin ACOUT7 input)
			(conn ACOUT7 ACOUT7 <== DSP48E1 ACOUT7)
		)
		(element PCIN46 1
			(pin PCIN46 output)
			(conn PCIN46 PCIN46 ==> DSP48E1 PCIN46)
		)
		(element A11 1
			(pin A11 output)
			(conn A11 A11 ==> DSP48E1 A11)
		)
		(element OPMODE1INV 3
			(pin OUT output)
			(pin OPMODE1 input)
			(pin OPMODE1_B input)
			(cfg OPMODE1 OPMODE1_B)
			(conn OPMODE1INV OUT ==> DSP48E1 OPMODE1)
			(conn OPMODE1INV OPMODE1 <== OPMODE1 OPMODE1)
			(conn OPMODE1INV OPMODE1_B <== OPMODE1 OPMODE1)
		)
		(element P12 1
			(pin P12 input)
			(conn P12 P12 <== DSP48E1 P12)
		)
		(element ACIN14 1
			(pin ACIN14 output)
			(conn ACIN14 ACIN14 ==> DSP48E1 ACIN14)
		)
		(element A1 1
			(pin A1 output)
			(conn A1 A1 ==> DSP48E1 A1)
		)
		(element B17 1
			(pin B17 output)
			(conn B17 B17 ==> DSP48E1 B17)
		)
		(element ACIN20 1
			(pin ACIN20 output)
			(conn ACIN20 ACIN20 ==> DSP48E1 ACIN20)
		)
		(element PCOUT25 1
			(pin PCOUT25 input)
			(conn PCOUT25 PCOUT25 <== DSP48E1 PCOUT25)
		)
		(element BREG 0
			(cfg 2 0 1)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> CLKINV CLK)
			(conn CLK CLK ==> CLKINV CLK_B)
		)
		(element D11 1
			(pin D11 output)
			(conn D11 D11 ==> DSP48E1 D11)
		)
		(element P15 1
			(pin P15 input)
			(conn P15 P15 <== DSP48E1 P15)
		)
		(element A27 1
			(pin A27 output)
			(conn A27 A27 ==> DSP48E1 A27)
		)
		(element C19 1
			(pin C19 output)
			(conn C19 C19 ==> DSP48E1 C19)
		)
		(element PCOUT32 1
			(pin PCOUT32 input)
			(conn PCOUT32 PCOUT32 <== DSP48E1 PCOUT32)
		)
		(element ACOUT15 1
			(pin ACOUT15 input)
			(conn ACOUT15 ACOUT15 <== DSP48E1 ACOUT15)
		)
		(element P38 1
			(pin P38 input)
			(conn P38 P38 <== DSP48E1 P38)
		)
		(element A19 1
			(pin A19 output)
			(conn A19 A19 ==> DSP48E1 A19)
		)
		(element PCIN7 1
			(pin PCIN7 output)
			(conn PCIN7 PCIN7 ==> DSP48E1 PCIN7)
		)
		(element PCIN38 1
			(pin PCIN38 output)
			(conn PCIN38 PCIN38 ==> DSP48E1 PCIN38)
		)
		(element D18 1
			(pin D18 output)
			(conn D18 D18 ==> DSP48E1 D18)
		)
		(element C8 1
			(pin C8 output)
			(conn C8 C8 ==> DSP48E1 C8)
		)
		(element PCOUT0 1
			(pin PCOUT0 input)
			(conn PCOUT0 PCOUT0 <== DSP48E1 PCOUT0)
		)
		(element P3 1
			(pin P3 input)
			(conn P3 P3 <== DSP48E1 P3)
		)
		(element C36 1
			(pin C36 output)
			(conn C36 C36 ==> DSP48E1 C36)
		)
		(element B6 1
			(pin B6 output)
			(conn B6 B6 ==> DSP48E1 B6)
		)
		(element PCIN26 1
			(pin PCIN26 output)
			(conn PCIN26 PCIN26 ==> DSP48E1 PCIN26)
		)
		(element P25 1
			(pin P25 input)
			(conn P25 P25 <== DSP48E1 P25)
		)
		(element PCIN12 1
			(pin PCIN12 output)
			(conn PCIN12 PCIN12 ==> DSP48E1 PCIN12)
		)
	)
	(primitive_def EFUSE_USR 32 33
		(pin EFUSEUSR31 EFUSEUSR31 output)
		(pin EFUSEUSR30 EFUSEUSR30 output)
		(pin EFUSEUSR29 EFUSEUSR29 output)
		(pin EFUSEUSR28 EFUSEUSR28 output)
		(pin EFUSEUSR27 EFUSEUSR27 output)
		(pin EFUSEUSR26 EFUSEUSR26 output)
		(pin EFUSEUSR25 EFUSEUSR25 output)
		(pin EFUSEUSR24 EFUSEUSR24 output)
		(pin EFUSEUSR23 EFUSEUSR23 output)
		(pin EFUSEUSR22 EFUSEUSR22 output)
		(pin EFUSEUSR21 EFUSEUSR21 output)
		(pin EFUSEUSR20 EFUSEUSR20 output)
		(pin EFUSEUSR19 EFUSEUSR19 output)
		(pin EFUSEUSR18 EFUSEUSR18 output)
		(pin EFUSEUSR17 EFUSEUSR17 output)
		(pin EFUSEUSR16 EFUSEUSR16 output)
		(pin EFUSEUSR15 EFUSEUSR15 output)
		(pin EFUSEUSR14 EFUSEUSR14 output)
		(pin EFUSEUSR13 EFUSEUSR13 output)
		(pin EFUSEUSR12 EFUSEUSR12 output)
		(pin EFUSEUSR11 EFUSEUSR11 output)
		(pin EFUSEUSR10 EFUSEUSR10 output)
		(pin EFUSEUSR9 EFUSEUSR9 output)
		(pin EFUSEUSR8 EFUSEUSR8 output)
		(pin EFUSEUSR7 EFUSEUSR7 output)
		(pin EFUSEUSR6 EFUSEUSR6 output)
		(pin EFUSEUSR5 EFUSEUSR5 output)
		(pin EFUSEUSR4 EFUSEUSR4 output)
		(pin EFUSEUSR3 EFUSEUSR3 output)
		(pin EFUSEUSR2 EFUSEUSR2 output)
		(pin EFUSEUSR1 EFUSEUSR1 output)
		(pin EFUSEUSR0 EFUSEUSR0 output)
		(element EFUSEUSR29 1
			(pin EFUSEUSR29 input)
			(conn EFUSEUSR29 EFUSEUSR29 <== EFUSE_USR EFUSEUSR29)
		)
		(element EFUSEUSR16 1
			(pin EFUSEUSR16 input)
			(conn EFUSEUSR16 EFUSEUSR16 <== EFUSE_USR EFUSEUSR16)
		)
		(element EFUSEUSR4 1
			(pin EFUSEUSR4 input)
			(conn EFUSEUSR4 EFUSEUSR4 <== EFUSE_USR EFUSEUSR4)
		)
		(element EFUSEUSR28 1
			(pin EFUSEUSR28 input)
			(conn EFUSEUSR28 EFUSEUSR28 <== EFUSE_USR EFUSEUSR28)
		)
		(element EFUSEUSR26 1
			(pin EFUSEUSR26 input)
			(conn EFUSEUSR26 EFUSEUSR26 <== EFUSE_USR EFUSEUSR26)
		)
		(element EFUSEUSR21 1
			(pin EFUSEUSR21 input)
			(conn EFUSEUSR21 EFUSEUSR21 <== EFUSE_USR EFUSEUSR21)
		)
		(element EFUSEUSR15 1
			(pin EFUSEUSR15 input)
			(conn EFUSEUSR15 EFUSEUSR15 <== EFUSE_USR EFUSEUSR15)
		)
		(element EFUSEUSR13 1
			(pin EFUSEUSR13 input)
			(conn EFUSEUSR13 EFUSEUSR13 <== EFUSE_USR EFUSEUSR13)
		)
		(element EFUSEUSR22 1
			(pin EFUSEUSR22 input)
			(conn EFUSEUSR22 EFUSEUSR22 <== EFUSE_USR EFUSEUSR22)
		)
		(element EFUSEUSR11 1
			(pin EFUSEUSR11 input)
			(conn EFUSEUSR11 EFUSEUSR11 <== EFUSE_USR EFUSEUSR11)
		)
		(element EFUSEUSR30 1
			(pin EFUSEUSR30 input)
			(conn EFUSEUSR30 EFUSEUSR30 <== EFUSE_USR EFUSEUSR30)
		)
		(element EFUSEUSR18 1
			(pin EFUSEUSR18 input)
			(conn EFUSEUSR18 EFUSEUSR18 <== EFUSE_USR EFUSEUSR18)
		)
		(element EFUSEUSR23 1
			(pin EFUSEUSR23 input)
			(conn EFUSEUSR23 EFUSEUSR23 <== EFUSE_USR EFUSEUSR23)
		)
		(element EFUSEUSR10 1
			(pin EFUSEUSR10 input)
			(conn EFUSEUSR10 EFUSEUSR10 <== EFUSE_USR EFUSEUSR10)
		)
		(element EFUSEUSR3 1
			(pin EFUSEUSR3 input)
			(conn EFUSEUSR3 EFUSEUSR3 <== EFUSE_USR EFUSEUSR3)
		)
		(element EFUSEUSR1 1
			(pin EFUSEUSR1 input)
			(conn EFUSEUSR1 EFUSEUSR1 <== EFUSE_USR EFUSEUSR1)
		)
		(element EFUSEUSR31 1
			(pin EFUSEUSR31 input)
			(conn EFUSEUSR31 EFUSEUSR31 <== EFUSE_USR EFUSEUSR31)
		)
		(element EFUSEUSR12 1
			(pin EFUSEUSR12 input)
			(conn EFUSEUSR12 EFUSEUSR12 <== EFUSE_USR EFUSEUSR12)
		)
		(element EFUSEUSR5 1
			(pin EFUSEUSR5 input)
			(conn EFUSEUSR5 EFUSEUSR5 <== EFUSE_USR EFUSEUSR5)
		)
		(element EFUSEUSR6 1
			(pin EFUSEUSR6 input)
			(conn EFUSEUSR6 EFUSEUSR6 <== EFUSE_USR EFUSEUSR6)
		)
		(element EFUSEUSR25 1
			(pin EFUSEUSR25 input)
			(conn EFUSEUSR25 EFUSEUSR25 <== EFUSE_USR EFUSEUSR25)
		)
		(element EFUSEUSR9 1
			(pin EFUSEUSR9 input)
			(conn EFUSEUSR9 EFUSEUSR9 <== EFUSE_USR EFUSEUSR9)
		)
		(element EFUSEUSR20 1
			(pin EFUSEUSR20 input)
			(conn EFUSEUSR20 EFUSEUSR20 <== EFUSE_USR EFUSEUSR20)
		)
		(element EFUSEUSR2 1
			(pin EFUSEUSR2 input)
			(conn EFUSEUSR2 EFUSEUSR2 <== EFUSE_USR EFUSEUSR2)
		)
		(element EFUSEUSR7 1
			(pin EFUSEUSR7 input)
			(conn EFUSEUSR7 EFUSEUSR7 <== EFUSE_USR EFUSEUSR7)
		)
		(element EFUSEUSR8 1
			(pin EFUSEUSR8 input)
			(conn EFUSEUSR8 EFUSEUSR8 <== EFUSE_USR EFUSEUSR8)
		)
		(element EFUSEUSR14 1
			(pin EFUSEUSR14 input)
			(conn EFUSEUSR14 EFUSEUSR14 <== EFUSE_USR EFUSEUSR14)
		)
		(element EFUSEUSR17 1
			(pin EFUSEUSR17 input)
			(conn EFUSEUSR17 EFUSEUSR17 <== EFUSE_USR EFUSEUSR17)
		)
		(element EFUSEUSR19 1
			(pin EFUSEUSR19 input)
			(conn EFUSEUSR19 EFUSEUSR19 <== EFUSE_USR EFUSEUSR19)
		)
		(element EFUSE_USR 32 # BEL
			(pin EFUSEUSR31 output)
			(pin EFUSEUSR30 output)
			(pin EFUSEUSR29 output)
			(pin EFUSEUSR28 output)
			(pin EFUSEUSR27 output)
			(pin EFUSEUSR26 output)
			(pin EFUSEUSR25 output)
			(pin EFUSEUSR24 output)
			(pin EFUSEUSR23 output)
			(pin EFUSEUSR22 output)
			(pin EFUSEUSR21 output)
			(pin EFUSEUSR20 output)
			(pin EFUSEUSR19 output)
			(pin EFUSEUSR18 output)
			(pin EFUSEUSR17 output)
			(pin EFUSEUSR16 output)
			(pin EFUSEUSR15 output)
			(pin EFUSEUSR14 output)
			(pin EFUSEUSR13 output)
			(pin EFUSEUSR12 output)
			(pin EFUSEUSR11 output)
			(pin EFUSEUSR10 output)
			(pin EFUSEUSR9 output)
			(pin EFUSEUSR8 output)
			(pin EFUSEUSR7 output)
			(pin EFUSEUSR6 output)
			(pin EFUSEUSR5 output)
			(pin EFUSEUSR4 output)
			(pin EFUSEUSR3 output)
			(pin EFUSEUSR2 output)
			(pin EFUSEUSR1 output)
			(pin EFUSEUSR0 output)
			(conn EFUSE_USR EFUSEUSR31 ==> EFUSEUSR31 EFUSEUSR31)
			(conn EFUSE_USR EFUSEUSR30 ==> EFUSEUSR30 EFUSEUSR30)
			(conn EFUSE_USR EFUSEUSR29 ==> EFUSEUSR29 EFUSEUSR29)
			(conn EFUSE_USR EFUSEUSR28 ==> EFUSEUSR28 EFUSEUSR28)
			(conn EFUSE_USR EFUSEUSR27 ==> EFUSEUSR27 EFUSEUSR27)
			(conn EFUSE_USR EFUSEUSR26 ==> EFUSEUSR26 EFUSEUSR26)
			(conn EFUSE_USR EFUSEUSR25 ==> EFUSEUSR25 EFUSEUSR25)
			(conn EFUSE_USR EFUSEUSR24 ==> EFUSEUSR24 EFUSEUSR24)
			(conn EFUSE_USR EFUSEUSR23 ==> EFUSEUSR23 EFUSEUSR23)
			(conn EFUSE_USR EFUSEUSR22 ==> EFUSEUSR22 EFUSEUSR22)
			(conn EFUSE_USR EFUSEUSR21 ==> EFUSEUSR21 EFUSEUSR21)
			(conn EFUSE_USR EFUSEUSR20 ==> EFUSEUSR20 EFUSEUSR20)
			(conn EFUSE_USR EFUSEUSR19 ==> EFUSEUSR19 EFUSEUSR19)
			(conn EFUSE_USR EFUSEUSR18 ==> EFUSEUSR18 EFUSEUSR18)
			(conn EFUSE_USR EFUSEUSR17 ==> EFUSEUSR17 EFUSEUSR17)
			(conn EFUSE_USR EFUSEUSR16 ==> EFUSEUSR16 EFUSEUSR16)
			(conn EFUSE_USR EFUSEUSR15 ==> EFUSEUSR15 EFUSEUSR15)
			(conn EFUSE_USR EFUSEUSR14 ==> EFUSEUSR14 EFUSEUSR14)
			(conn EFUSE_USR EFUSEUSR13 ==> EFUSEUSR13 EFUSEUSR13)
			(conn EFUSE_USR EFUSEUSR12 ==> EFUSEUSR12 EFUSEUSR12)
			(conn EFUSE_USR EFUSEUSR11 ==> EFUSEUSR11 EFUSEUSR11)
			(conn EFUSE_USR EFUSEUSR10 ==> EFUSEUSR10 EFUSEUSR10)
			(conn EFUSE_USR EFUSEUSR9 ==> EFUSEUSR9 EFUSEUSR9)
			(conn EFUSE_USR EFUSEUSR8 ==> EFUSEUSR8 EFUSEUSR8)
			(conn EFUSE_USR EFUSEUSR7 ==> EFUSEUSR7 EFUSEUSR7)
			(conn EFUSE_USR EFUSEUSR6 ==> EFUSEUSR6 EFUSEUSR6)
			(conn EFUSE_USR EFUSEUSR5 ==> EFUSEUSR5 EFUSEUSR5)
			(conn EFUSE_USR EFUSEUSR4 ==> EFUSEUSR4 EFUSEUSR4)
			(conn EFUSE_USR EFUSEUSR3 ==> EFUSEUSR3 EFUSEUSR3)
			(conn EFUSE_USR EFUSEUSR2 ==> EFUSEUSR2 EFUSEUSR2)
			(conn EFUSE_USR EFUSEUSR1 ==> EFUSEUSR1 EFUSEUSR1)
			(conn EFUSE_USR EFUSEUSR0 ==> EFUSEUSR0 EFUSEUSR0)
		)
		(element EFUSEUSR27 1
			(pin EFUSEUSR27 input)
			(conn EFUSEUSR27 EFUSEUSR27 <== EFUSE_USR EFUSEUSR27)
		)
		(element EFUSEUSR0 1
			(pin EFUSEUSR0 input)
			(conn EFUSEUSR0 EFUSEUSR0 <== EFUSE_USR EFUSEUSR0)
		)
		(element EFUSEUSR24 1
			(pin EFUSEUSR24 input)
			(conn EFUSEUSR24 EFUSEUSR24 <== EFUSE_USR EFUSEUSR24)
		)
	)
	(primitive_def FIFO18E1 158 172
		(pin RDERR RDERR output)
		(pin ADDRATIEHIGH1 ADDRATIEHIGH1 input)
		(pin ADDRATIEHIGH0 ADDRATIEHIGH0 input)
		(pin WEBWE7 WEBWE7 input)
		(pin WEBWE6 WEBWE6 input)
		(pin WEBWE5 WEBWE5 input)
		(pin WEBWE4 WEBWE4 input)
		(pin WEBWE3 WEBWE3 input)
		(pin WEBWE2 WEBWE2 input)
		(pin WEBWE1 WEBWE1 input)
		(pin WEBWE0 WEBWE0 input)
		(pin DOP1 DOP1 output)
		(pin DOP0 DOP0 output)
		(pin RST RST input)
		(pin ALMOSTEMPTY ALMOSTEMPTY output)
		(pin REGCLKB REGCLKB input)
		(pin ADDRARDADDR13 ADDRARDADDR13 input)
		(pin ADDRARDADDR12 ADDRARDADDR12 input)
		(pin ADDRARDADDR11 ADDRARDADDR11 input)
		(pin ADDRARDADDR10 ADDRARDADDR10 input)
		(pin ADDRARDADDR9 ADDRARDADDR9 input)
		(pin ADDRARDADDR8 ADDRARDADDR8 input)
		(pin ADDRARDADDR7 ADDRARDADDR7 input)
		(pin ADDRARDADDR6 ADDRARDADDR6 input)
		(pin ADDRARDADDR5 ADDRARDADDR5 input)
		(pin ADDRARDADDR4 ADDRARDADDR4 input)
		(pin ADDRARDADDR3 ADDRARDADDR3 input)
		(pin ADDRARDADDR2 ADDRARDADDR2 input)
		(pin ADDRARDADDR1 ADDRARDADDR1 input)
		(pin ADDRARDADDR0 ADDRARDADDR0 input)
		(pin WRCOUNT11 WRCOUNT11 output)
		(pin WRCOUNT10 WRCOUNT10 output)
		(pin WRCOUNT9 WRCOUNT9 output)
		(pin WRCOUNT8 WRCOUNT8 output)
		(pin WRCOUNT7 WRCOUNT7 output)
		(pin WRCOUNT6 WRCOUNT6 output)
		(pin WRCOUNT5 WRCOUNT5 output)
		(pin WRCOUNT4 WRCOUNT4 output)
		(pin WRCOUNT3 WRCOUNT3 output)
		(pin WRCOUNT2 WRCOUNT2 output)
		(pin WRCOUNT1 WRCOUNT1 output)
		(pin WRCOUNT0 WRCOUNT0 output)
		(pin REGCE REGCE input)
		(pin RDCOUNT11 RDCOUNT11 output)
		(pin RDCOUNT10 RDCOUNT10 output)
		(pin RDCOUNT9 RDCOUNT9 output)
		(pin RDCOUNT8 RDCOUNT8 output)
		(pin RDCOUNT7 RDCOUNT7 output)
		(pin RDCOUNT6 RDCOUNT6 output)
		(pin RDCOUNT5 RDCOUNT5 output)
		(pin RDCOUNT4 RDCOUNT4 output)
		(pin RDCOUNT3 RDCOUNT3 output)
		(pin RDCOUNT2 RDCOUNT2 output)
		(pin RDCOUNT1 RDCOUNT1 output)
		(pin RDCOUNT0 RDCOUNT0 output)
		(pin ADDRBWRADDR13 ADDRBWRADDR13 input)
		(pin ADDRBWRADDR12 ADDRBWRADDR12 input)
		(pin ADDRBWRADDR11 ADDRBWRADDR11 input)
		(pin ADDRBWRADDR10 ADDRBWRADDR10 input)
		(pin ADDRBWRADDR9 ADDRBWRADDR9 input)
		(pin ADDRBWRADDR8 ADDRBWRADDR8 input)
		(pin ADDRBWRADDR7 ADDRBWRADDR7 input)
		(pin ADDRBWRADDR6 ADDRBWRADDR6 input)
		(pin ADDRBWRADDR5 ADDRBWRADDR5 input)
		(pin ADDRBWRADDR4 ADDRBWRADDR4 input)
		(pin ADDRBWRADDR3 ADDRBWRADDR3 input)
		(pin ADDRBWRADDR2 ADDRBWRADDR2 input)
		(pin ADDRBWRADDR1 ADDRBWRADDR1 input)
		(pin ADDRBWRADDR0 ADDRBWRADDR0 input)
		(pin DIPADIP1 DIPADIP1 input)
		(pin DIPADIP0 DIPADIP0 input)
		(pin RSTREGB RSTREGB input)
		(pin WRCLK WRCLK input)
		(pin RDRCLK RDRCLK input)
		(pin EMPTY EMPTY output)
		(pin FULL FULL output)
		(pin DO15 DO15 output)
		(pin DO14 DO14 output)
		(pin DO13 DO13 output)
		(pin DO12 DO12 output)
		(pin DO11 DO11 output)
		(pin DO10 DO10 output)
		(pin DO9 DO9 output)
		(pin DO8 DO8 output)
		(pin DO7 DO7 output)
		(pin DO6 DO6 output)
		(pin DO5 DO5 output)
		(pin DO4 DO4 output)
		(pin DO3 DO3 output)
		(pin DO2 DO2 output)
		(pin DO1 DO1 output)
		(pin DO0 DO0 output)
		(pin RDCLK RDCLK input)
		(pin RSTRAMB RSTRAMB input)
		(pin WEA3 WEA3 input)
		(pin WEA2 WEA2 input)
		(pin WEA1 WEA1 input)
		(pin WEA0 WEA0 input)
		(pin WRERR WRERR output)
		(pin WREN WREN input)
		(pin RSTREG RSTREG input)
		(pin DOP3 DOP3 output)
		(pin DOP2 DOP2 output)
		(pin DIPBDIP1 DIPBDIP1 input)
		(pin DIPBDIP0 DIPBDIP0 input)
		(pin ALMOSTFULL ALMOSTFULL output)
		(pin DIBDI15 DIBDI15 input)
		(pin DIBDI14 DIBDI14 input)
		(pin DIBDI13 DIBDI13 input)
		(pin DIBDI12 DIBDI12 input)
		(pin DIBDI11 DIBDI11 input)
		(pin DIBDI10 DIBDI10 input)
		(pin DIBDI9 DIBDI9 input)
		(pin DIBDI8 DIBDI8 input)
		(pin DIBDI7 DIBDI7 input)
		(pin DIBDI6 DIBDI6 input)
		(pin DIBDI5 DIBDI5 input)
		(pin DIBDI4 DIBDI4 input)
		(pin DIBDI3 DIBDI3 input)
		(pin DIBDI2 DIBDI2 input)
		(pin DIBDI1 DIBDI1 input)
		(pin DIBDI0 DIBDI0 input)
		(pin DIADI15 DIADI15 input)
		(pin DIADI14 DIADI14 input)
		(pin DIADI13 DIADI13 input)
		(pin DIADI12 DIADI12 input)
		(pin DIADI11 DIADI11 input)
		(pin DIADI10 DIADI10 input)
		(pin DIADI9 DIADI9 input)
		(pin DIADI8 DIADI8 input)
		(pin DIADI7 DIADI7 input)
		(pin DIADI6 DIADI6 input)
		(pin DIADI5 DIADI5 input)
		(pin DIADI4 DIADI4 input)
		(pin DIADI3 DIADI3 input)
		(pin DIADI2 DIADI2 input)
		(pin DIADI1 DIADI1 input)
		(pin DIADI0 DIADI0 input)
		(pin RDEN RDEN input)
		(pin DO31 DO31 output)
		(pin DO30 DO30 output)
		(pin DO29 DO29 output)
		(pin DO28 DO28 output)
		(pin DO27 DO27 output)
		(pin DO26 DO26 output)
		(pin DO25 DO25 output)
		(pin DO24 DO24 output)
		(pin DO23 DO23 output)
		(pin DO22 DO22 output)
		(pin DO21 DO21 output)
		(pin DO20 DO20 output)
		(pin DO19 DO19 output)
		(pin DO18 DO18 output)
		(pin DO17 DO17 output)
		(pin DO16 DO16 output)
		(pin REGCEB REGCEB input)
		(pin ADDRBTIEHIGH1 ADDRBTIEHIGH1 input)
		(pin ADDRBTIEHIGH0 ADDRBTIEHIGH0 input)
		(element RDCOUNT5 1
			(pin RDCOUNT5 input)
			(conn RDCOUNT5 RDCOUNT5 <== FIFO18E1 RDCOUNT5)
		)
		(element RDCLKINV 3
			(pin OUT output)
			(pin RDCLK input)
			(pin RDCLK_B input)
			(cfg RDCLK RDCLK_B)
			(conn RDCLKINV OUT ==> FIFO18E1 RDCLK)
			(conn RDCLKINV RDCLK <== RDCLK RDCLK)
			(conn RDCLKINV RDCLK_B <== RDCLK RDCLK)
		)
		(element WRCOUNT0 1
			(pin WRCOUNT0 input)
			(conn WRCOUNT0 WRCOUNT0 <== FIFO18E1 WRCOUNT0)
		)
		(element DIBDI10 1
			(pin DIBDI10 output)
			(conn DIBDI10 DIBDI10 ==> FIFO18E1 DIBDI10)
		)
		(element DO15 1
			(pin DO15 input)
			(conn DO15 DO15 <== FIFO18E1 DO15)
		)
		(element DO1 1
			(pin DO1 input)
			(conn DO1 DO1 <== FIFO18E1 DO1)
		)
		(element DIBDI3 1
			(pin DIBDI3 output)
			(conn DIBDI3 DIBDI3 ==> FIFO18E1 DIBDI3)
		)
		(element DO7 1
			(pin DO7 input)
			(conn DO7 DO7 <== FIFO18E1 DO7)
		)
		(element RDCLK 1
			(pin RDCLK output)
			(conn RDCLK RDCLK ==> RDCLKINV RDCLK)
			(conn RDCLK RDCLK ==> RDCLKINV RDCLK_B)
		)
		(element WRCOUNT8 1
			(pin WRCOUNT8 input)
			(conn WRCOUNT8 WRCOUNT8 <== FIFO18E1 WRCOUNT8)
		)
		(element DO12 1
			(pin DO12 input)
			(conn DO12 DO12 <== FIFO18E1 DO12)
		)
		(element DIADI9 1
			(pin DIADI9 output)
			(conn DIADI9 DIADI9 ==> FIFO18E1 DIADI9)
		)
		(element DIADI0 1
			(pin DIADI0 output)
			(conn DIADI0 DIADI0 ==> FIFO18E1 DIADI0)
		)
		(element DOP3 1
			(pin DOP3 input)
			(conn DOP3 DOP3 <== FIFO18E1 DOP3)
		)
		(element DIADI10 1
			(pin DIADI10 output)
			(conn DIADI10 DIADI10 ==> FIFO18E1 DIADI10)
		)
		(element DIADI15 1
			(pin DIADI15 output)
			(conn DIADI15 DIADI15 ==> FIFO18E1 DIADI15)
		)
		(element DO28 1
			(pin DO28 input)
			(conn DO28 DO28 <== FIFO18E1 DO28)
		)
		(element WRENINV 3
			(pin OUT output)
			(pin WREN input)
			(pin WREN_B input)
			(cfg WREN WREN_B)
			(conn WRENINV OUT ==> FIFO18E1 WREN)
			(conn WRENINV WREN <== WREN WREN)
			(conn WRENINV WREN_B <== WREN WREN)
		)
		(element DO31 1
			(pin DO31 input)
			(conn DO31 DO31 <== FIFO18E1 DO31)
		)
		(element DOP1 1
			(pin DOP1 input)
			(conn DOP1 DOP1 <== FIFO18E1 DOP1)
		)
		(element DIBDI9 1
			(pin DIBDI9 output)
			(conn DIBDI9 DIBDI9 ==> FIFO18E1 DIBDI9)
		)
		(element DO30 1
			(pin DO30 input)
			(conn DO30 DO30 <== FIFO18E1 DO30)
		)
		(element WRCOUNT3 1
			(pin WRCOUNT3 input)
			(conn WRCOUNT3 WRCOUNT3 <== FIFO18E1 WRCOUNT3)
		)
		(element DO18 1
			(pin DO18 input)
			(conn DO18 DO18 <== FIFO18E1 DO18)
		)
		(element DO23 1
			(pin DO23 input)
			(conn DO23 DO23 <== FIFO18E1 DO23)
		)
		(element ALMOSTEMPTY 1
			(pin ALMOSTEMPTY input)
			(conn ALMOSTEMPTY ALMOSTEMPTY <== FIFO18E1 ALMOSTEMPTY)
		)
		(element DO27 1
			(pin DO27 input)
			(conn DO27 DO27 <== FIFO18E1 DO27)
		)
		(element DIPBDIP1 1
			(pin DIPBDIP1 output)
			(conn DIPBDIP1 DIPBDIP1 ==> FIFO18E1 DIPBDIP1)
		)
		(element WREN 1
			(pin WREN output)
			(conn WREN WREN ==> WRENINV WREN)
			(conn WREN WREN ==> WRENINV WREN_B)
		)
		(element DO3 1
			(pin DO3 input)
			(conn DO3 DO3 <== FIFO18E1 DO3)
		)
		(element RDCOUNT8 1
			(pin RDCOUNT8 input)
			(conn RDCOUNT8 RDCOUNT8 <== FIFO18E1 RDCOUNT8)
		)
		(element REGCE 1
			(pin REGCE output)
			(conn REGCE REGCE ==> FIFO18E1 REGCE)
		)
		(element RDCOUNT6 1
			(pin RDCOUNT6 input)
			(conn RDCOUNT6 RDCOUNT6 <== FIFO18E1 RDCOUNT6)
		)
		(element DO4 1
			(pin DO4 input)
			(conn DO4 DO4 <== FIFO18E1 DO4)
		)
		(element RDEN 1
			(pin RDEN output)
			(conn RDEN RDEN ==> RDENINV RDEN)
			(conn RDEN RDEN ==> RDENINV RDEN_B)
		)
		(element ALMOSTFULL 1
			(pin ALMOSTFULL input)
			(conn ALMOSTFULL ALMOSTFULL <== FIFO18E1 ALMOSTFULL)
		)
		(element DO8 1
			(pin DO8 input)
			(conn DO8 DO8 <== FIFO18E1 DO8)
		)
		(element DIBDI7 1
			(pin DIBDI7 output)
			(conn DIBDI7 DIBDI7 ==> FIFO18E1 DIBDI7)
		)
		(element DIBDI15 1
			(pin DIBDI15 output)
			(conn DIBDI15 DIBDI15 ==> FIFO18E1 DIBDI15)
		)
		(element DIADI2 1
			(pin DIADI2 output)
			(conn DIADI2 DIADI2 ==> FIFO18E1 DIADI2)
		)
		(element DIBDI4 1
			(pin DIBDI4 output)
			(conn DIBDI4 DIBDI4 ==> FIFO18E1 DIBDI4)
		)
		(element DO25 1
			(pin DO25 input)
			(conn DO25 DO25 <== FIFO18E1 DO25)
		)
		(element RDENINV 3
			(pin OUT output)
			(pin RDEN input)
			(pin RDEN_B input)
			(cfg RDEN RDEN_B)
			(conn RDENINV OUT ==> FIFO18E1 RDEN)
			(conn RDENINV RDEN <== RDEN RDEN)
			(conn RDENINV RDEN_B <== RDEN RDEN)
		)
		(element DIADI12 1
			(pin DIADI12 output)
			(conn DIADI12 DIADI12 ==> FIFO18E1 DIADI12)
		)
		(element DIADI5 1
			(pin DIADI5 output)
			(conn DIADI5 DIADI5 ==> FIFO18E1 DIADI5)
		)
		(element DIADI7 1
			(pin DIADI7 output)
			(conn DIADI7 DIADI7 ==> FIFO18E1 DIADI7)
		)
		(element WRCLKINV 3
			(pin OUT output)
			(pin WRCLK input)
			(pin WRCLK_B input)
			(cfg WRCLK WRCLK_B)
			(conn WRCLKINV OUT ==> FIFO18E1 WRCLK)
			(conn WRCLKINV WRCLK <== WRCLK WRCLK)
			(conn WRCLKINV WRCLK_B <== WRCLK WRCLK)
		)
		(element RST 1
			(pin RST output)
			(conn RST RST ==> RSTINV RST)
			(conn RST RST ==> RSTINV RST_B)
		)
		(element DIBDI2 1
			(pin DIBDI2 output)
			(conn DIBDI2 DIBDI2 ==> FIFO18E1 DIBDI2)
		)
		(element DIBDI0 1
			(pin DIBDI0 output)
			(conn DIBDI0 DIBDI0 ==> FIFO18E1 DIBDI0)
		)
		(element RDCOUNT11 1
			(pin RDCOUNT11 input)
			(conn RDCOUNT11 RDCOUNT11 <== FIFO18E1 RDCOUNT11)
		)
		(element WRCOUNT5 1
			(pin WRCOUNT5 input)
			(conn WRCOUNT5 WRCOUNT5 <== FIFO18E1 WRCOUNT5)
		)
		(element DIBDI12 1
			(pin DIBDI12 output)
			(conn DIBDI12 DIBDI12 ==> FIFO18E1 DIBDI12)
		)
		(element DO0 1
			(pin DO0 input)
			(conn DO0 DO0 <== FIFO18E1 DO0)
		)
		(element RDCOUNT3 1
			(pin RDCOUNT3 input)
			(conn RDCOUNT3 RDCOUNT3 <== FIFO18E1 RDCOUNT3)
		)
		(element DO14 1
			(pin DO14 input)
			(conn DO14 DO14 <== FIFO18E1 DO14)
		)
		(element RDCOUNT10 1
			(pin RDCOUNT10 input)
			(conn RDCOUNT10 RDCOUNT10 <== FIFO18E1 RDCOUNT10)
		)
		(element DIBDI13 1
			(pin DIBDI13 output)
			(conn DIBDI13 DIBDI13 ==> FIFO18E1 DIBDI13)
		)
		(element RDERR 1
			(pin RDERR input)
			(conn RDERR RDERR <== FIFO18E1 RDERR)
		)
		(element DO20 1
			(pin DO20 input)
			(conn DO20 DO20 <== FIFO18E1 DO20)
		)
		(element RSTREG 1
			(pin RSTREG output)
			(conn RSTREG RSTREG ==> RSTREGINV RSTREG)
			(conn RSTREG RSTREG ==> RSTREGINV RSTREG_B)
		)
		(element DIPADIP0 1
			(pin DIPADIP0 output)
			(conn DIPADIP0 DIPADIP0 ==> FIFO18E1 DIPADIP0)
		)
		(element FIRST_WORD_FALL_THROUGH 0
			(cfg FALSE TRUE)
		)
		(element DO29 1
			(pin DO29 input)
			(conn DO29 DO29 <== FIFO18E1 DO29)
		)
		(element DIPADIP1 1
			(pin DIPADIP1 output)
			(conn DIPADIP1 DIPADIP1 ==> FIFO18E1 DIPADIP1)
		)
		(element WRCOUNT6 1
			(pin WRCOUNT6 input)
			(conn WRCOUNT6 WRCOUNT6 <== FIFO18E1 WRCOUNT6)
		)
		(element RSTINV 3
			(pin OUT output)
			(pin RST input)
			(pin RST_B input)
			(cfg RST RST_B)
			(conn RSTINV OUT ==> FIFO18E1 RST)
			(conn RSTINV RST <== RST RST)
			(conn RSTINV RST_B <== RST RST)
		)
		(element DIADI1 1
			(pin DIADI1 output)
			(conn DIADI1 DIADI1 ==> FIFO18E1 DIADI1)
		)
		(element RDCOUNT0 1
			(pin RDCOUNT0 input)
			(conn RDCOUNT0 RDCOUNT0 <== FIFO18E1 RDCOUNT0)
		)
		(element DIADI8 1
			(pin DIADI8 output)
			(conn DIADI8 DIADI8 ==> FIFO18E1 DIADI8)
		)
		(element WRERR 1
			(pin WRERR input)
			(conn WRERR WRERR <== FIFO18E1 WRERR)
		)
		(element DO22 1
			(pin DO22 input)
			(conn DO22 DO22 <== FIFO18E1 DO22)
		)
		(element DIADI3 1
			(pin DIADI3 output)
			(conn DIADI3 DIADI3 ==> FIFO18E1 DIADI3)
		)
		(element RDCOUNT2 1
			(pin RDCOUNT2 input)
			(conn RDCOUNT2 RDCOUNT2 <== FIFO18E1 RDCOUNT2)
		)
		(element DO6 1
			(pin DO6 input)
			(conn DO6 DO6 <== FIFO18E1 DO6)
		)
		(element DO11 1
			(pin DO11 input)
			(conn DO11 DO11 <== FIFO18E1 DO11)
		)
		(element WRCOUNT9 1
			(pin WRCOUNT9 input)
			(conn WRCOUNT9 WRCOUNT9 <== FIFO18E1 WRCOUNT9)
		)
		(element EMPTY 1
			(pin EMPTY input)
			(conn EMPTY EMPTY <== FIFO18E1 EMPTY)
		)
		(element WRCOUNT4 1
			(pin WRCOUNT4 input)
			(conn WRCOUNT4 WRCOUNT4 <== FIFO18E1 WRCOUNT4)
		)
		(element DO16 1
			(pin DO16 input)
			(conn DO16 DO16 <== FIFO18E1 DO16)
		)
		(element DO17 1
			(pin DO17 input)
			(conn DO17 DO17 <== FIFO18E1 DO17)
		)
		(element DO9 1
			(pin DO9 input)
			(conn DO9 DO9 <== FIFO18E1 DO9)
		)
		(element DIADI14 1
			(pin DIADI14 output)
			(conn DIADI14 DIADI14 ==> FIFO18E1 DIADI14)
		)
		(element DIADI11 1
			(pin DIADI11 output)
			(conn DIADI11 DIADI11 ==> FIFO18E1 DIADI11)
		)
		(element DO2 1
			(pin DO2 input)
			(conn DO2 DO2 <== FIFO18E1 DO2)
		)
		(element RDCOUNT1 1
			(pin RDCOUNT1 input)
			(conn RDCOUNT1 RDCOUNT1 <== FIFO18E1 RDCOUNT1)
		)
		(element DO24 1
			(pin DO24 input)
			(conn DO24 DO24 <== FIFO18E1 DO24)
		)
		(element DOP2 1
			(pin DOP2 input)
			(conn DOP2 DOP2 <== FIFO18E1 DOP2)
		)
		(element DO10 1
			(pin DO10 input)
			(conn DO10 DO10 <== FIFO18E1 DO10)
		)
		(element EN_SYN 0
			(cfg FALSE TRUE)
		)
		(element DIPBDIP0 1
			(pin DIPBDIP0 output)
			(conn DIPBDIP0 DIPBDIP0 ==> FIFO18E1 DIPBDIP0)
		)
		(element WRCOUNT1 1
			(pin WRCOUNT1 input)
			(conn WRCOUNT1 WRCOUNT1 <== FIFO18E1 WRCOUNT1)
		)
		(element FIFO_MODE 0
			(cfg FIFO18 FIFO18_36)
		)
		(element DIBDI8 1
			(pin DIBDI8 output)
			(conn DIBDI8 DIBDI8 ==> FIFO18E1 DIBDI8)
		)
		(element DIBDI5 1
			(pin DIBDI5 output)
			(conn DIBDI5 DIBDI5 ==> FIFO18E1 DIBDI5)
		)
		(element DIADI13 1
			(pin DIADI13 output)
			(conn DIADI13 DIADI13 ==> FIFO18E1 DIADI13)
		)
		(element FIFO18E1 110 # BEL
			(pin ALMOSTEMPTY output)
			(pin ALMOSTFULL output)
			(pin DIADI0 input)
			(pin DIADI1 input)
			(pin DIADI2 input)
			(pin DIADI3 input)
			(pin DIADI4 input)
			(pin DIADI5 input)
			(pin DIADI6 input)
			(pin DIADI7 input)
			(pin DIADI8 input)
			(pin DIADI9 input)
			(pin DIADI10 input)
			(pin DIADI11 input)
			(pin DIADI12 input)
			(pin DIADI13 input)
			(pin DIADI14 input)
			(pin DIADI15 input)
			(pin DIBDI0 input)
			(pin DIBDI1 input)
			(pin DIBDI2 input)
			(pin DIBDI3 input)
			(pin DIBDI4 input)
			(pin DIBDI5 input)
			(pin DIBDI6 input)
			(pin DIBDI7 input)
			(pin DIBDI8 input)
			(pin DIBDI9 input)
			(pin DIBDI10 input)
			(pin DIBDI11 input)
			(pin DIBDI12 input)
			(pin DIBDI13 input)
			(pin DIBDI14 input)
			(pin DIBDI15 input)
			(pin DIPADIP0 input)
			(pin DIPADIP1 input)
			(pin DIPBDIP0 input)
			(pin DIPBDIP1 input)
			(pin DO0 output)
			(pin DO1 output)
			(pin DO2 output)
			(pin DO3 output)
			(pin DO4 output)
			(pin DO5 output)
			(pin DO6 output)
			(pin DO7 output)
			(pin DO8 output)
			(pin DO9 output)
			(pin DO10 output)
			(pin DO11 output)
			(pin DO12 output)
			(pin DO13 output)
			(pin DO14 output)
			(pin DO15 output)
			(pin DO16 output)
			(pin DO17 output)
			(pin DO18 output)
			(pin DO19 output)
			(pin DO20 output)
			(pin DO21 output)
			(pin DO22 output)
			(pin DO23 output)
			(pin DO24 output)
			(pin DO25 output)
			(pin DO26 output)
			(pin DO27 output)
			(pin DO28 output)
			(pin DO29 output)
			(pin DO30 output)
			(pin DO31 output)
			(pin DOP0 output)
			(pin DOP1 output)
			(pin DOP3 output)
			(pin EMPTY output)
			(pin FULL output)
			(pin RDCLK input)
			(pin RDCOUNT0 output)
			(pin RDCOUNT1 output)
			(pin RDCOUNT2 output)
			(pin RDCOUNT3 output)
			(pin RDCOUNT4 output)
			(pin RDCOUNT5 output)
			(pin RDCOUNT6 output)
			(pin RDCOUNT7 output)
			(pin RDCOUNT8 output)
			(pin RDCOUNT9 output)
			(pin RDCOUNT10 output)
			(pin RDCOUNT11 output)
			(pin DOP2 output)
			(pin RDEN input)
			(pin RDERR output)
			(pin RDRCLK input)
			(pin REGCE input)
			(pin RST input)
			(pin RSTREG input)
			(pin WRCLK input)
			(pin WRCOUNT0 output)
			(pin WRCOUNT1 output)
			(pin WRCOUNT2 output)
			(pin WRCOUNT3 output)
			(pin WRCOUNT4 output)
			(pin WRCOUNT5 output)
			(pin WRCOUNT6 output)
			(pin WRCOUNT7 output)
			(pin WRCOUNT8 output)
			(pin WRCOUNT9 output)
			(pin WRCOUNT10 output)
			(pin WRCOUNT11 output)
			(pin WREN input)
			(pin WRERR output)
			(conn FIFO18E1 ALMOSTEMPTY ==> ALMOSTEMPTY ALMOSTEMPTY)
			(conn FIFO18E1 ALMOSTFULL ==> ALMOSTFULL ALMOSTFULL)
			(conn FIFO18E1 DO0 ==> DO0 DO0)
			(conn FIFO18E1 DO1 ==> DO1 DO1)
			(conn FIFO18E1 DO2 ==> DO2 DO2)
			(conn FIFO18E1 DO3 ==> DO3 DO3)
			(conn FIFO18E1 DO4 ==> DO4 DO4)
			(conn FIFO18E1 DO5 ==> DO5 DO5)
			(conn FIFO18E1 DO6 ==> DO6 DO6)
			(conn FIFO18E1 DO7 ==> DO7 DO7)
			(conn FIFO18E1 DO8 ==> DO8 DO8)
			(conn FIFO18E1 DO9 ==> DO9 DO9)
			(conn FIFO18E1 DO10 ==> DO10 DO10)
			(conn FIFO18E1 DO11 ==> DO11 DO11)
			(conn FIFO18E1 DO12 ==> DO12 DO12)
			(conn FIFO18E1 DO13 ==> DO13 DO13)
			(conn FIFO18E1 DO14 ==> DO14 DO14)
			(conn FIFO18E1 DO15 ==> DO15 DO15)
			(conn FIFO18E1 DO16 ==> DO16 DO16)
			(conn FIFO18E1 DO17 ==> DO17 DO17)
			(conn FIFO18E1 DO18 ==> DO18 DO18)
			(conn FIFO18E1 DO19 ==> DO19 DO19)
			(conn FIFO18E1 DO20 ==> DO20 DO20)
			(conn FIFO18E1 DO21 ==> DO21 DO21)
			(conn FIFO18E1 DO22 ==> DO22 DO22)
			(conn FIFO18E1 DO23 ==> DO23 DO23)
			(conn FIFO18E1 DO24 ==> DO24 DO24)
			(conn FIFO18E1 DO25 ==> DO25 DO25)
			(conn FIFO18E1 DO26 ==> DO26 DO26)
			(conn FIFO18E1 DO27 ==> DO27 DO27)
			(conn FIFO18E1 DO28 ==> DO28 DO28)
			(conn FIFO18E1 DO29 ==> DO29 DO29)
			(conn FIFO18E1 DO30 ==> DO30 DO30)
			(conn FIFO18E1 DO31 ==> DO31 DO31)
			(conn FIFO18E1 DOP0 ==> DOP0 DOP0)
			(conn FIFO18E1 DOP1 ==> DOP1 DOP1)
			(conn FIFO18E1 DOP3 ==> DOP3 DOP3)
			(conn FIFO18E1 EMPTY ==> EMPTY EMPTY)
			(conn FIFO18E1 FULL ==> FULL FULL)
			(conn FIFO18E1 RDCOUNT0 ==> RDCOUNT0 RDCOUNT0)
			(conn FIFO18E1 RDCOUNT1 ==> RDCOUNT1 RDCOUNT1)
			(conn FIFO18E1 RDCOUNT2 ==> RDCOUNT2 RDCOUNT2)
			(conn FIFO18E1 RDCOUNT3 ==> RDCOUNT3 RDCOUNT3)
			(conn FIFO18E1 RDCOUNT4 ==> RDCOUNT4 RDCOUNT4)
			(conn FIFO18E1 RDCOUNT5 ==> RDCOUNT5 RDCOUNT5)
			(conn FIFO18E1 RDCOUNT6 ==> RDCOUNT6 RDCOUNT6)
			(conn FIFO18E1 RDCOUNT7 ==> RDCOUNT7 RDCOUNT7)
			(conn FIFO18E1 RDCOUNT8 ==> RDCOUNT8 RDCOUNT8)
			(conn FIFO18E1 RDCOUNT9 ==> RDCOUNT9 RDCOUNT9)
			(conn FIFO18E1 RDCOUNT10 ==> RDCOUNT10 RDCOUNT10)
			(conn FIFO18E1 RDCOUNT11 ==> RDCOUNT11 RDCOUNT11)
			(conn FIFO18E1 DOP2 ==> DOP2 DOP2)
			(conn FIFO18E1 RDERR ==> RDERR RDERR)
			(conn FIFO18E1 WRCOUNT0 ==> WRCOUNT0 WRCOUNT0)
			(conn FIFO18E1 WRCOUNT1 ==> WRCOUNT1 WRCOUNT1)
			(conn FIFO18E1 WRCOUNT2 ==> WRCOUNT2 WRCOUNT2)
			(conn FIFO18E1 WRCOUNT3 ==> WRCOUNT3 WRCOUNT3)
			(conn FIFO18E1 WRCOUNT4 ==> WRCOUNT4 WRCOUNT4)
			(conn FIFO18E1 WRCOUNT5 ==> WRCOUNT5 WRCOUNT5)
			(conn FIFO18E1 WRCOUNT6 ==> WRCOUNT6 WRCOUNT6)
			(conn FIFO18E1 WRCOUNT7 ==> WRCOUNT7 WRCOUNT7)
			(conn FIFO18E1 WRCOUNT8 ==> WRCOUNT8 WRCOUNT8)
			(conn FIFO18E1 WRCOUNT9 ==> WRCOUNT9 WRCOUNT9)
			(conn FIFO18E1 WRCOUNT10 ==> WRCOUNT10 WRCOUNT10)
			(conn FIFO18E1 WRCOUNT11 ==> WRCOUNT11 WRCOUNT11)
			(conn FIFO18E1 WRERR ==> WRERR WRERR)
			(conn FIFO18E1 DIADI0 <== DIADI0 DIADI0)
			(conn FIFO18E1 DIADI1 <== DIADI1 DIADI1)
			(conn FIFO18E1 DIADI2 <== DIADI2 DIADI2)
			(conn FIFO18E1 DIADI3 <== DIADI3 DIADI3)
			(conn FIFO18E1 DIADI4 <== DIADI4 DIADI4)
			(conn FIFO18E1 DIADI5 <== DIADI5 DIADI5)
			(conn FIFO18E1 DIADI6 <== DIADI6 DIADI6)
			(conn FIFO18E1 DIADI7 <== DIADI7 DIADI7)
			(conn FIFO18E1 DIADI8 <== DIADI8 DIADI8)
			(conn FIFO18E1 DIADI9 <== DIADI9 DIADI9)
			(conn FIFO18E1 DIADI10 <== DIADI10 DIADI10)
			(conn FIFO18E1 DIADI11 <== DIADI11 DIADI11)
			(conn FIFO18E1 DIADI12 <== DIADI12 DIADI12)
			(conn FIFO18E1 DIADI13 <== DIADI13 DIADI13)
			(conn FIFO18E1 DIADI14 <== DIADI14 DIADI14)
			(conn FIFO18E1 DIADI15 <== DIADI15 DIADI15)
			(conn FIFO18E1 DIBDI0 <== DIBDI0 DIBDI0)
			(conn FIFO18E1 DIBDI1 <== DIBDI1 DIBDI1)
			(conn FIFO18E1 DIBDI2 <== DIBDI2 DIBDI2)
			(conn FIFO18E1 DIBDI3 <== DIBDI3 DIBDI3)
			(conn FIFO18E1 DIBDI4 <== DIBDI4 DIBDI4)
			(conn FIFO18E1 DIBDI5 <== DIBDI5 DIBDI5)
			(conn FIFO18E1 DIBDI6 <== DIBDI6 DIBDI6)
			(conn FIFO18E1 DIBDI7 <== DIBDI7 DIBDI7)
			(conn FIFO18E1 DIBDI8 <== DIBDI8 DIBDI8)
			(conn FIFO18E1 DIBDI9 <== DIBDI9 DIBDI9)
			(conn FIFO18E1 DIBDI10 <== DIBDI10 DIBDI10)
			(conn FIFO18E1 DIBDI11 <== DIBDI11 DIBDI11)
			(conn FIFO18E1 DIBDI12 <== DIBDI12 DIBDI12)
			(conn FIFO18E1 DIBDI13 <== DIBDI13 DIBDI13)
			(conn FIFO18E1 DIBDI14 <== DIBDI14 DIBDI14)
			(conn FIFO18E1 DIBDI15 <== DIBDI15 DIBDI15)
			(conn FIFO18E1 DIPADIP0 <== DIPADIP0 DIPADIP0)
			(conn FIFO18E1 DIPADIP1 <== DIPADIP1 DIPADIP1)
			(conn FIFO18E1 DIPBDIP0 <== DIPBDIP0 DIPBDIP0)
			(conn FIFO18E1 DIPBDIP1 <== DIPBDIP1 DIPBDIP1)
			(conn FIFO18E1 RDCLK <== RDCLKINV OUT)
			(conn FIFO18E1 RDEN <== RDENINV OUT)
			(conn FIFO18E1 RDRCLK <== RDRCLKINV OUT)
			(conn FIFO18E1 REGCE <== REGCE REGCE)
			(conn FIFO18E1 RST <== RSTINV OUT)
			(conn FIFO18E1 RSTREG <== RSTREGINV OUT)
			(conn FIFO18E1 WRCLK <== WRCLKINV OUT)
			(conn FIFO18E1 WREN <== WRENINV OUT)
		)
		(element DO_REG 0
			(cfg 0 1)
		)
		(element DATA_WIDTH 0
			(cfg 4 9 18 36)
		)
		(element RSTREGINV 3
			(pin OUT output)
			(pin RSTREG input)
			(pin RSTREG_B input)
			(cfg RSTREG RSTREG_B)
			(conn RSTREGINV OUT ==> FIFO18E1 RSTREG)
			(conn RSTREGINV RSTREG <== RSTREG RSTREG)
			(conn RSTREGINV RSTREG_B <== RSTREG RSTREG)
		)
		(element RDCOUNT7 1
			(pin RDCOUNT7 input)
			(conn RDCOUNT7 RDCOUNT7 <== FIFO18E1 RDCOUNT7)
		)
		(element DIADI6 1
			(pin DIADI6 output)
			(conn DIADI6 DIADI6 ==> FIFO18E1 DIADI6)
		)
		(element DIADI4 1
			(pin DIADI4 output)
			(conn DIADI4 DIADI4 ==> FIFO18E1 DIADI4)
		)
		(element DO21 1
			(pin DO21 input)
			(conn DO21 DO21 <== FIFO18E1 DO21)
		)
		(element WRCOUNT7 1
			(pin WRCOUNT7 input)
			(conn WRCOUNT7 WRCOUNT7 <== FIFO18E1 WRCOUNT7)
		)
		(element WRCOUNT2 1
			(pin WRCOUNT2 input)
			(conn WRCOUNT2 WRCOUNT2 <== FIFO18E1 WRCOUNT2)
		)
		(element WRCOUNT10 1
			(pin WRCOUNT10 input)
			(conn WRCOUNT10 WRCOUNT10 <== FIFO18E1 WRCOUNT10)
		)
		(element DOP0 1
			(pin DOP0 input)
			(conn DOP0 DOP0 <== FIFO18E1 DOP0)
		)
		(element WRCOUNT11 1
			(pin WRCOUNT11 input)
			(conn WRCOUNT11 WRCOUNT11 <== FIFO18E1 WRCOUNT11)
		)
		(element FULL 1
			(pin FULL input)
			(conn FULL FULL <== FIFO18E1 FULL)
		)
		(element WRCLK 1
			(pin WRCLK output)
			(conn WRCLK WRCLK ==> WRCLKINV WRCLK)
			(conn WRCLK WRCLK ==> WRCLKINV WRCLK_B)
		)
		(element DO26 1
			(pin DO26 input)
			(conn DO26 DO26 <== FIFO18E1 DO26)
		)
		(element DIBDI14 1
			(pin DIBDI14 output)
			(conn DIBDI14 DIBDI14 ==> FIFO18E1 DIBDI14)
		)
		(element RDRCLKINV 3
			(pin OUT output)
			(pin RDRCLK input)
			(pin RDRCLK_B input)
			(cfg RDRCLK RDRCLK_B)
			(conn RDRCLKINV OUT ==> FIFO18E1 RDRCLK)
			(conn RDRCLKINV RDRCLK <== RDRCLK RDRCLK)
			(conn RDRCLKINV RDRCLK_B <== RDRCLK RDRCLK)
		)
		(element DIBDI1 1
			(pin DIBDI1 output)
			(conn DIBDI1 DIBDI1 ==> FIFO18E1 DIBDI1)
		)
		(element DIBDI11 1
			(pin DIBDI11 output)
			(conn DIBDI11 DIBDI11 ==> FIFO18E1 DIBDI11)
		)
		(element RDCOUNT4 1
			(pin RDCOUNT4 input)
			(conn RDCOUNT4 RDCOUNT4 <== FIFO18E1 RDCOUNT4)
		)
		(element RDRCLK 1
			(pin RDRCLK output)
			(conn RDRCLK RDRCLK ==> RDRCLKINV RDRCLK)
			(conn RDRCLK RDRCLK ==> RDRCLKINV RDRCLK_B)
		)
		(element DO19 1
			(pin DO19 input)
			(conn DO19 DO19 <== FIFO18E1 DO19)
		)
		(element RDCOUNT9 1
			(pin RDCOUNT9 input)
			(conn RDCOUNT9 RDCOUNT9 <== FIFO18E1 RDCOUNT9)
		)
		(element DO5 1
			(pin DO5 input)
			(conn DO5 DO5 <== FIFO18E1 DO5)
		)
		(element DO13 1
			(pin DO13 input)
			(conn DO13 DO13 <== FIFO18E1 DO13)
		)
		(element RSTREG_PRIORITY 0
			(cfg REGCE RSTREG)
		)
		(element DIBDI6 1
			(pin DIBDI6 output)
			(conn DIBDI6 DIBDI6 ==> FIFO18E1 DIBDI6)
		)
		(element ADDRARDADDR10 1
			(pin ADDRARDADDR10 output)
		)
		(element WEBWE5 1
			(pin WEBWE5 output)
		)
		(element WEA2 1
			(pin WEA2 output)
		)
		(element WEBWE1 1
			(pin WEBWE1 output)
		)
		(element ADDRARDADDR4 1
			(pin ADDRARDADDR4 output)
		)
		(element ADDRBTIEHIGH1 1
			(pin ADDRBTIEHIGH1 output)
		)
		(element ADDRARDADDR13 1
			(pin ADDRARDADDR13 output)
		)
		(element ADDRBWRADDR1 1
			(pin ADDRBWRADDR1 output)
		)
		(element ADDRBWRADDR11 1
			(pin ADDRBWRADDR11 output)
		)
		(element ADDRARDADDR8 1
			(pin ADDRARDADDR8 output)
		)
		(element REGCEB 1
			(pin REGCEB output)
		)
		(element ADDRARDADDR0 1
			(pin ADDRARDADDR0 output)
		)
		(element ADDRBWRADDR12 1
			(pin ADDRBWRADDR12 output)
		)
		(element ADDRBWRADDR3 1
			(pin ADDRBWRADDR3 output)
		)
		(element RSTRAMB 1
			(pin RSTRAMB output)
		)
		(element WEBWE6 1
			(pin WEBWE6 output)
		)
		(element WEA0 1
			(pin WEA0 output)
		)
		(element ADDRARDADDR11 1
			(pin ADDRARDADDR11 output)
		)
		(element ADDRARDADDR2 1
			(pin ADDRARDADDR2 output)
		)
		(element ADDRATIEHIGH1 1
			(pin ADDRATIEHIGH1 output)
		)
		(element WEBWE4 1
			(pin WEBWE4 output)
		)
		(element ADDRBTIEHIGH0 1
			(pin ADDRBTIEHIGH0 output)
		)
		(element WEA1 1
			(pin WEA1 output)
		)
		(element REGCLKB 1
			(pin REGCLKB output)
		)
		(element ADDRARDADDR5 1
			(pin ADDRARDADDR5 output)
		)
		(element ADDRBWRADDR9 1
			(pin ADDRBWRADDR9 output)
		)
		(element ADDRARDADDR7 1
			(pin ADDRARDADDR7 output)
		)
		(element ADDRATIEHIGH0 1
			(pin ADDRATIEHIGH0 output)
		)
		(element WEA3 1
			(pin WEA3 output)
		)
		(element ADDRBWRADDR13 1
			(pin ADDRBWRADDR13 output)
		)
		(element WEBWE2 1
			(pin WEBWE2 output)
		)
		(element ADDRBWRADDR7 1
			(pin ADDRBWRADDR7 output)
		)
		(element ADDRBWRADDR6 1
			(pin ADDRBWRADDR6 output)
		)
		(element ADDRARDADDR9 1
			(pin ADDRARDADDR9 output)
		)
		(element ADDRBWRADDR10 1
			(pin ADDRBWRADDR10 output)
		)
		(element WEBWE7 1
			(pin WEBWE7 output)
		)
		(element ADDRBWRADDR5 1
			(pin ADDRBWRADDR5 output)
		)
		(element WEBWE0 1
			(pin WEBWE0 output)
		)
		(element ADDRARDADDR3 1
			(pin ADDRARDADDR3 output)
		)
		(element ADDRARDADDR1 1
			(pin ADDRARDADDR1 output)
		)
		(element ADDRBWRADDR0 1
			(pin ADDRBWRADDR0 output)
		)
		(element ADDRBWRADDR8 1
			(pin ADDRBWRADDR8 output)
		)
		(element ADDRARDADDR12 1
			(pin ADDRARDADDR12 output)
		)
		(element ADDRBWRADDR2 1
			(pin ADDRBWRADDR2 output)
		)
		(element RSTREGB 1
			(pin RSTREGB output)
		)
		(element ADDRBWRADDR4 1
			(pin ADDRBWRADDR4 output)
		)
		(element WEBWE3 1
			(pin WEBWE3 output)
		)
		(element ADDRARDADDR6 1
			(pin ADDRARDADDR6 output)
		)
	)
	(primitive_def FIFO36E1 356 378
		(pin INJECTSBITERR INJECTSBITERR input)
		(pin TSTBRAMRST TSTBRAMRST input)
		(pin RDERR RDERR output)
		(pin DIPBDIP2 DIPBDIP2 input)
		(pin DIPBDIP0 DIPBDIP0 input)
		(pin RSTREGBU RSTREGBU input)
		(pin REGCEBL REGCEBL input)
		(pin REGCEL REGCEL input)
		(pin TSTOFF TSTOFF input)
		(pin CASCADEOUTB CASCADEOUTB output)
		(pin DO62 DO62 output)
		(pin DO60 DO60 output)
		(pin DO58 DO58 output)
		(pin DO56 DO56 output)
		(pin DO54 DO54 output)
		(pin DO52 DO52 output)
		(pin DO50 DO50 output)
		(pin DO48 DO48 output)
		(pin DO46 DO46 output)
		(pin DO44 DO44 output)
		(pin DO42 DO42 output)
		(pin DO40 DO40 output)
		(pin DO38 DO38 output)
		(pin DO36 DO36 output)
		(pin DO34 DO34 output)
		(pin DO32 DO32 output)
		(pin DBITERR DBITERR output)
		(pin WRENU WRENU input)
		(pin TSTIN4 TSTIN4 input)
		(pin TSTIN3 TSTIN3 input)
		(pin TSTIN2 TSTIN2 input)
		(pin TSTIN1 TSTIN1 input)
		(pin TSTIN0 TSTIN0 input)
		(pin TSTRDCNTOFF TSTRDCNTOFF input)
		(pin CASCADEOUTA CASCADEOUTA output)
		(pin DIPADIP3 DIPADIP3 input)
		(pin DIPADIP1 DIPADIP1 input)
		(pin RSTREGU RSTREGU input)
		(pin RSTRAMBL RSTRAMBL input)
		(pin WEAU3 WEAU3 input)
		(pin WEAU2 WEAU2 input)
		(pin WEAU1 WEAU1 input)
		(pin WEAU0 WEAU0 input)
		(pin RSTREGL RSTREGL input)
		(pin WEBWEL7 WEBWEL7 input)
		(pin WEBWEL6 WEBWEL6 input)
		(pin WEBWEL5 WEBWEL5 input)
		(pin WEBWEL4 WEBWEL4 input)
		(pin WEBWEL3 WEBWEL3 input)
		(pin WEBWEL2 WEBWEL2 input)
		(pin WEBWEL1 WEBWEL1 input)
		(pin WEBWEL0 WEBWEL0 input)
		(pin INJECTDBITERR INJECTDBITERR input)
		(pin FULL FULL output)
		(pin SBITERR SBITERR output)
		(pin REGCLKBU REGCLKBU input)
		(pin TSTOUT4 TSTOUT4 output)
		(pin TSTOUT3 TSTOUT3 output)
		(pin TSTOUT2 TSTOUT2 output)
		(pin TSTOUT1 TSTOUT1 output)
		(pin TSTOUT0 TSTOUT0 output)
		(pin ADDRBWRADDRU14 ADDRBWRADDRU14 input)
		(pin ADDRBWRADDRU13 ADDRBWRADDRU13 input)
		(pin ADDRBWRADDRU12 ADDRBWRADDRU12 input)
		(pin ADDRBWRADDRU11 ADDRBWRADDRU11 input)
		(pin ADDRBWRADDRU10 ADDRBWRADDRU10 input)
		(pin ADDRBWRADDRU9 ADDRBWRADDRU9 input)
		(pin ADDRBWRADDRU8 ADDRBWRADDRU8 input)
		(pin ADDRBWRADDRU7 ADDRBWRADDRU7 input)
		(pin ADDRBWRADDRU6 ADDRBWRADDRU6 input)
		(pin ADDRBWRADDRU5 ADDRBWRADDRU5 input)
		(pin ADDRBWRADDRU4 ADDRBWRADDRU4 input)
		(pin ADDRBWRADDRU3 ADDRBWRADDRU3 input)
		(pin ADDRBWRADDRU2 ADDRBWRADDRU2 input)
		(pin ADDRBWRADDRU1 ADDRBWRADDRU1 input)
		(pin ADDRBWRADDRU0 ADDRBWRADDRU0 input)
		(pin DIPBDIP3 DIPBDIP3 input)
		(pin DIPBDIP1 DIPBDIP1 input)
		(pin REGCEBU REGCEBU input)
		(pin ALMOSTFULL ALMOSTFULL output)
		(pin RSTREGBL RSTREGBL input)
		(pin DO63 DO63 output)
		(pin DO61 DO61 output)
		(pin DO59 DO59 output)
		(pin DO57 DO57 output)
		(pin DO55 DO55 output)
		(pin DO53 DO53 output)
		(pin DO51 DO51 output)
		(pin DO49 DO49 output)
		(pin DO47 DO47 output)
		(pin DO45 DO45 output)
		(pin DO43 DO43 output)
		(pin DO41 DO41 output)
		(pin DO39 DO39 output)
		(pin DO37 DO37 output)
		(pin DO35 DO35 output)
		(pin DO33 DO33 output)
		(pin RDENU RDENU input)
		(pin REGCLKBL REGCLKBL input)
		(pin DOP2 DOP2 output)
		(pin DOP0 DOP0 output)
		(pin RDRCLKL RDRCLKL input)
		(pin TSTRDOS12 TSTRDOS12 input)
		(pin TSTRDOS11 TSTRDOS11 input)
		(pin TSTRDOS10 TSTRDOS10 input)
		(pin TSTRDOS9 TSTRDOS9 input)
		(pin TSTRDOS8 TSTRDOS8 input)
		(pin TSTRDOS7 TSTRDOS7 input)
		(pin TSTRDOS6 TSTRDOS6 input)
		(pin TSTRDOS5 TSTRDOS5 input)
		(pin TSTRDOS4 TSTRDOS4 input)
		(pin TSTRDOS3 TSTRDOS3 input)
		(pin TSTRDOS2 TSTRDOS2 input)
		(pin TSTRDOS1 TSTRDOS1 input)
		(pin TSTRDOS0 TSTRDOS0 input)
		(pin WRCLKU WRCLKU input)
		(pin DIADI30 DIADI30 input)
		(pin DIADI28 DIADI28 input)
		(pin DIADI26 DIADI26 input)
		(pin DIADI24 DIADI24 input)
		(pin DIADI22 DIADI22 input)
		(pin DIADI20 DIADI20 input)
		(pin DIADI18 DIADI18 input)
		(pin DIADI16 DIADI16 input)
		(pin DIADI14 DIADI14 input)
		(pin DIADI12 DIADI12 input)
		(pin DIADI10 DIADI10 input)
		(pin DIADI8 DIADI8 input)
		(pin DIADI6 DIADI6 input)
		(pin DIADI4 DIADI4 input)
		(pin DIADI2 DIADI2 input)
		(pin DIADI0 DIADI0 input)
		(pin DIADI31 DIADI31 input)
		(pin DIADI29 DIADI29 input)
		(pin DIADI27 DIADI27 input)
		(pin DIADI25 DIADI25 input)
		(pin DIADI23 DIADI23 input)
		(pin DIADI21 DIADI21 input)
		(pin DIADI19 DIADI19 input)
		(pin DIADI17 DIADI17 input)
		(pin DIADI15 DIADI15 input)
		(pin DIADI13 DIADI13 input)
		(pin DIADI11 DIADI11 input)
		(pin DIADI9 DIADI9 input)
		(pin DIADI7 DIADI7 input)
		(pin DIADI5 DIADI5 input)
		(pin DIADI3 DIADI3 input)
		(pin DIADI1 DIADI1 input)
		(pin DIBDI31 DIBDI31 input)
		(pin DIBDI29 DIBDI29 input)
		(pin DIBDI27 DIBDI27 input)
		(pin DIBDI25 DIBDI25 input)
		(pin DIBDI23 DIBDI23 input)
		(pin DIBDI21 DIBDI21 input)
		(pin DIBDI19 DIBDI19 input)
		(pin DIBDI17 DIBDI17 input)
		(pin DIBDI15 DIBDI15 input)
		(pin DIBDI13 DIBDI13 input)
		(pin DIBDI11 DIBDI11 input)
		(pin DIBDI9 DIBDI9 input)
		(pin DIBDI7 DIBDI7 input)
		(pin DIBDI5 DIBDI5 input)
		(pin DIBDI3 DIBDI3 input)
		(pin DIBDI1 DIBDI1 input)
		(pin WRCOUNT12 WRCOUNT12 output)
		(pin WRCOUNT11 WRCOUNT11 output)
		(pin WRCOUNT10 WRCOUNT10 output)
		(pin WRCOUNT9 WRCOUNT9 output)
		(pin WRCOUNT8 WRCOUNT8 output)
		(pin WRCOUNT7 WRCOUNT7 output)
		(pin WRCOUNT6 WRCOUNT6 output)
		(pin WRCOUNT5 WRCOUNT5 output)
		(pin WRCOUNT4 WRCOUNT4 output)
		(pin WRCOUNT3 WRCOUNT3 output)
		(pin WRCOUNT2 WRCOUNT2 output)
		(pin WRCOUNT1 WRCOUNT1 output)
		(pin WRCOUNT0 WRCOUNT0 output)
		(pin RDCLKU RDCLKU input)
		(pin DIPADIP2 DIPADIP2 input)
		(pin DIPADIP0 DIPADIP0 input)
		(pin WEAL3 WEAL3 input)
		(pin WEAL2 WEAL2 input)
		(pin WEAL1 WEAL1 input)
		(pin WEAL0 WEAL0 input)
		(pin TSTWROS12 TSTWROS12 input)
		(pin TSTWROS11 TSTWROS11 input)
		(pin TSTWROS10 TSTWROS10 input)
		(pin TSTWROS9 TSTWROS9 input)
		(pin TSTWROS8 TSTWROS8 input)
		(pin TSTWROS7 TSTWROS7 input)
		(pin TSTWROS6 TSTWROS6 input)
		(pin TSTWROS5 TSTWROS5 input)
		(pin TSTWROS4 TSTWROS4 input)
		(pin TSTWROS3 TSTWROS3 input)
		(pin TSTWROS2 TSTWROS2 input)
		(pin TSTWROS1 TSTWROS1 input)
		(pin TSTWROS0 TSTWROS0 input)
		(pin DO31 DO31 output)
		(pin DO29 DO29 output)
		(pin DO27 DO27 output)
		(pin DO25 DO25 output)
		(pin DO23 DO23 output)
		(pin DO21 DO21 output)
		(pin DO19 DO19 output)
		(pin DO17 DO17 output)
		(pin DO15 DO15 output)
		(pin DO13 DO13 output)
		(pin DO11 DO11 output)
		(pin DO9 DO9 output)
		(pin DO7 DO7 output)
		(pin DO5 DO5 output)
		(pin DO3 DO3 output)
		(pin DO1 DO1 output)
		(pin ALMOSTEMPTY ALMOSTEMPTY output)
		(pin RSTRAMBU RSTRAMBU input)
		(pin ADDRBWRADDRL15 ADDRBWRADDRL15 input)
		(pin ADDRBWRADDRL14 ADDRBWRADDRL14 input)
		(pin ADDRBWRADDRL13 ADDRBWRADDRL13 input)
		(pin ADDRBWRADDRL12 ADDRBWRADDRL12 input)
		(pin ADDRBWRADDRL11 ADDRBWRADDRL11 input)
		(pin ADDRBWRADDRL10 ADDRBWRADDRL10 input)
		(pin ADDRBWRADDRL9 ADDRBWRADDRL9 input)
		(pin ADDRBWRADDRL8 ADDRBWRADDRL8 input)
		(pin ADDRBWRADDRL7 ADDRBWRADDRL7 input)
		(pin ADDRBWRADDRL6 ADDRBWRADDRL6 input)
		(pin ADDRBWRADDRL5 ADDRBWRADDRL5 input)
		(pin ADDRBWRADDRL4 ADDRBWRADDRL4 input)
		(pin ADDRBWRADDRL3 ADDRBWRADDRL3 input)
		(pin ADDRBWRADDRL2 ADDRBWRADDRL2 input)
		(pin ADDRBWRADDRL1 ADDRBWRADDRL1 input)
		(pin ADDRBWRADDRL0 ADDRBWRADDRL0 input)
		(pin ECCPARITY7 ECCPARITY7 output)
		(pin ECCPARITY6 ECCPARITY6 output)
		(pin ECCPARITY5 ECCPARITY5 output)
		(pin ECCPARITY4 ECCPARITY4 output)
		(pin ECCPARITY3 ECCPARITY3 output)
		(pin ECCPARITY2 ECCPARITY2 output)
		(pin ECCPARITY1 ECCPARITY1 output)
		(pin ECCPARITY0 ECCPARITY0 output)
		(pin TSTCNT12 TSTCNT12 input)
		(pin TSTCNT11 TSTCNT11 input)
		(pin TSTCNT10 TSTCNT10 input)
		(pin TSTCNT9 TSTCNT9 input)
		(pin TSTCNT8 TSTCNT8 input)
		(pin TSTCNT7 TSTCNT7 input)
		(pin TSTCNT6 TSTCNT6 input)
		(pin TSTCNT5 TSTCNT5 input)
		(pin TSTCNT4 TSTCNT4 input)
		(pin TSTCNT3 TSTCNT3 input)
		(pin TSTCNT2 TSTCNT2 input)
		(pin TSTCNT1 TSTCNT1 input)
		(pin TSTCNT0 TSTCNT0 input)
		(pin CASCADEINA CASCADEINA input)
		(pin RST RST input)
		(pin WRENL WRENL input)
		(pin ADDRARDADDRU14 ADDRARDADDRU14 input)
		(pin ADDRARDADDRU13 ADDRARDADDRU13 input)
		(pin ADDRARDADDRU12 ADDRARDADDRU12 input)
		(pin ADDRARDADDRU11 ADDRARDADDRU11 input)
		(pin ADDRARDADDRU10 ADDRARDADDRU10 input)
		(pin ADDRARDADDRU9 ADDRARDADDRU9 input)
		(pin ADDRARDADDRU8 ADDRARDADDRU8 input)
		(pin ADDRARDADDRU7 ADDRARDADDRU7 input)
		(pin ADDRARDADDRU6 ADDRARDADDRU6 input)
		(pin ADDRARDADDRU5 ADDRARDADDRU5 input)
		(pin ADDRARDADDRU4 ADDRARDADDRU4 input)
		(pin ADDRARDADDRU3 ADDRARDADDRU3 input)
		(pin ADDRARDADDRU2 ADDRARDADDRU2 input)
		(pin ADDRARDADDRU1 ADDRARDADDRU1 input)
		(pin ADDRARDADDRU0 ADDRARDADDRU0 input)
		(pin DOP6 DOP6 output)
		(pin DOP4 DOP4 output)
		(pin TSTFLAGIN TSTFLAGIN input)
		(pin RDRCLKU RDRCLKU input)
		(pin RDCLKL RDCLKL input)
		(pin TSTWRCNTOFF TSTWRCNTOFF input)
		(pin DIBDI30 DIBDI30 input)
		(pin DIBDI28 DIBDI28 input)
		(pin DIBDI26 DIBDI26 input)
		(pin DIBDI24 DIBDI24 input)
		(pin DIBDI22 DIBDI22 input)
		(pin DIBDI20 DIBDI20 input)
		(pin DIBDI18 DIBDI18 input)
		(pin DIBDI16 DIBDI16 input)
		(pin DIBDI14 DIBDI14 input)
		(pin DIBDI12 DIBDI12 input)
		(pin DIBDI10 DIBDI10 input)
		(pin DIBDI8 DIBDI8 input)
		(pin DIBDI6 DIBDI6 input)
		(pin DIBDI4 DIBDI4 input)
		(pin DIBDI2 DIBDI2 input)
		(pin DIBDI0 DIBDI0 input)
		(pin RDCOUNT12 RDCOUNT12 output)
		(pin RDCOUNT11 RDCOUNT11 output)
		(pin RDCOUNT10 RDCOUNT10 output)
		(pin RDCOUNT9 RDCOUNT9 output)
		(pin RDCOUNT8 RDCOUNT8 output)
		(pin RDCOUNT7 RDCOUNT7 output)
		(pin RDCOUNT6 RDCOUNT6 output)
		(pin RDCOUNT5 RDCOUNT5 output)
		(pin RDCOUNT4 RDCOUNT4 output)
		(pin RDCOUNT3 RDCOUNT3 output)
		(pin RDCOUNT2 RDCOUNT2 output)
		(pin RDCOUNT1 RDCOUNT1 output)
		(pin RDCOUNT0 RDCOUNT0 output)
		(pin RSTRAMARSTRAMU RSTRAMARSTRAMU input)
		(pin EMPTY EMPTY output)
		(pin DO30 DO30 output)
		(pin DO28 DO28 output)
		(pin DO26 DO26 output)
		(pin DO24 DO24 output)
		(pin DO22 DO22 output)
		(pin DO20 DO20 output)
		(pin DO18 DO18 output)
		(pin DO16 DO16 output)
		(pin DO14 DO14 output)
		(pin DO12 DO12 output)
		(pin DO10 DO10 output)
		(pin DO8 DO8 output)
		(pin DO6 DO6 output)
		(pin DO4 DO4 output)
		(pin DO2 DO2 output)
		(pin DO0 DO0 output)
		(pin DOP3 DOP3 output)
		(pin DOP1 DOP1 output)
		(pin WRERR WRERR output)
		(pin CASCADEINB CASCADEINB input)
		(pin RDENL RDENL input)
		(pin REGCEU REGCEU input)
		(pin WRCLKL WRCLKL input)
		(pin DOP7 DOP7 output)
		(pin DOP5 DOP5 output)
		(pin ADDRARDADDRL15 ADDRARDADDRL15 input)
		(pin ADDRARDADDRL14 ADDRARDADDRL14 input)
		(pin ADDRARDADDRL13 ADDRARDADDRL13 input)
		(pin ADDRARDADDRL12 ADDRARDADDRL12 input)
		(pin ADDRARDADDRL11 ADDRARDADDRL11 input)
		(pin ADDRARDADDRL10 ADDRARDADDRL10 input)
		(pin ADDRARDADDRL9 ADDRARDADDRL9 input)
		(pin ADDRARDADDRL8 ADDRARDADDRL8 input)
		(pin ADDRARDADDRL7 ADDRARDADDRL7 input)
		(pin ADDRARDADDRL6 ADDRARDADDRL6 input)
		(pin ADDRARDADDRL5 ADDRARDADDRL5 input)
		(pin ADDRARDADDRL4 ADDRARDADDRL4 input)
		(pin ADDRARDADDRL3 ADDRARDADDRL3 input)
		(pin ADDRARDADDRL2 ADDRARDADDRL2 input)
		(pin ADDRARDADDRL1 ADDRARDADDRL1 input)
		(pin ADDRARDADDRL0 ADDRARDADDRL0 input)
		(pin WEBWEU7 WEBWEU7 input)
		(pin WEBWEU6 WEBWEU6 input)
		(pin WEBWEU5 WEBWEU5 input)
		(pin WEBWEU4 WEBWEU4 input)
		(pin WEBWEU3 WEBWEU3 input)
		(pin WEBWEU2 WEBWEU2 input)
		(pin WEBWEU1 WEBWEU1 input)
		(pin WEBWEU0 WEBWEU0 input)
		(element DATA_WIDTH 0
			(cfg 4 9 18 36 72)
		)
		(element DO_REG 0
			(cfg 1 0)
		)
		(element EN_ECC_READ 0
			(cfg FALSE TRUE)
		)
		(element EN_ECC_WRITE 0
			(cfg FALSE TRUE)
		)
		(element EN_SYN 0
			(cfg FALSE TRUE)
		)
		(element FIFO_MODE 0
			(cfg FIFO36 FIFO36_72)
		)
		(element FIRST_WORD_FALL_THROUGH 0
			(cfg FALSE TRUE)
		)
		(element RSTREG_PRIORITY 0
			(cfg RSTREG REGCE)
		)
		(element ALMOSTEMPTY 1
			(pin ALMOSTEMPTY input)
			(conn ALMOSTEMPTY ALMOSTEMPTY <== FIFO36E1 ALMOSTEMPTY)
		)
		(element ALMOSTFULL 1
			(pin ALMOSTFULL input)
			(conn ALMOSTFULL ALMOSTFULL <== FIFO36E1 ALMOSTFULL)
		)
		(element DBITERR 1
			(pin DBITERR input)
			(conn DBITERR DBITERR <== FIFO36E1 DBITERR)
		)
		(element DIADI0 1
			(pin DIADI0 output)
			(conn DIADI0 DIADI0 ==> FIFO36E1 DIADI0)
		)
		(element DIADI1 1
			(pin DIADI1 output)
			(conn DIADI1 DIADI1 ==> FIFO36E1 DIADI1)
		)
		(element DIADI2 1
			(pin DIADI2 output)
			(conn DIADI2 DIADI2 ==> FIFO36E1 DIADI2)
		)
		(element DIADI3 1
			(pin DIADI3 output)
			(conn DIADI3 DIADI3 ==> FIFO36E1 DIADI3)
		)
		(element DIADI4 1
			(pin DIADI4 output)
			(conn DIADI4 DIADI4 ==> FIFO36E1 DIADI4)
		)
		(element DIADI5 1
			(pin DIADI5 output)
			(conn DIADI5 DIADI5 ==> FIFO36E1 DIADI5)
		)
		(element DIADI6 1
			(pin DIADI6 output)
			(conn DIADI6 DIADI6 ==> FIFO36E1 DIADI6)
		)
		(element DIADI7 1
			(pin DIADI7 output)
			(conn DIADI7 DIADI7 ==> FIFO36E1 DIADI7)
		)
		(element DIADI8 1
			(pin DIADI8 output)
			(conn DIADI8 DIADI8 ==> FIFO36E1 DIADI8)
		)
		(element DIADI9 1
			(pin DIADI9 output)
			(conn DIADI9 DIADI9 ==> FIFO36E1 DIADI9)
		)
		(element DIADI10 1
			(pin DIADI10 output)
			(conn DIADI10 DIADI10 ==> FIFO36E1 DIADI10)
		)
		(element DIADI11 1
			(pin DIADI11 output)
			(conn DIADI11 DIADI11 ==> FIFO36E1 DIADI11)
		)
		(element DIADI12 1
			(pin DIADI12 output)
			(conn DIADI12 DIADI12 ==> FIFO36E1 DIADI12)
		)
		(element DIADI13 1
			(pin DIADI13 output)
			(conn DIADI13 DIADI13 ==> FIFO36E1 DIADI13)
		)
		(element DIADI14 1
			(pin DIADI14 output)
			(conn DIADI14 DIADI14 ==> FIFO36E1 DIADI14)
		)
		(element DIADI15 1
			(pin DIADI15 output)
			(conn DIADI15 DIADI15 ==> FIFO36E1 DIADI15)
		)
		(element DIADI16 1
			(pin DIADI16 output)
			(conn DIADI16 DIADI16 ==> FIFO36E1 DIADI16)
		)
		(element DIADI17 1
			(pin DIADI17 output)
			(conn DIADI17 DIADI17 ==> FIFO36E1 DIADI17)
		)
		(element DIADI18 1
			(pin DIADI18 output)
			(conn DIADI18 DIADI18 ==> FIFO36E1 DIADI18)
		)
		(element DIADI19 1
			(pin DIADI19 output)
			(conn DIADI19 DIADI19 ==> FIFO36E1 DIADI19)
		)
		(element DIADI20 1
			(pin DIADI20 output)
			(conn DIADI20 DIADI20 ==> FIFO36E1 DIADI20)
		)
		(element DIADI21 1
			(pin DIADI21 output)
			(conn DIADI21 DIADI21 ==> FIFO36E1 DIADI21)
		)
		(element DIADI22 1
			(pin DIADI22 output)
			(conn DIADI22 DIADI22 ==> FIFO36E1 DIADI22)
		)
		(element DIADI23 1
			(pin DIADI23 output)
			(conn DIADI23 DIADI23 ==> FIFO36E1 DIADI23)
		)
		(element DIADI24 1
			(pin DIADI24 output)
			(conn DIADI24 DIADI24 ==> FIFO36E1 DIADI24)
		)
		(element DIADI25 1
			(pin DIADI25 output)
			(conn DIADI25 DIADI25 ==> FIFO36E1 DIADI25)
		)
		(element DIADI26 1
			(pin DIADI26 output)
			(conn DIADI26 DIADI26 ==> FIFO36E1 DIADI26)
		)
		(element DIADI27 1
			(pin DIADI27 output)
			(conn DIADI27 DIADI27 ==> FIFO36E1 DIADI27)
		)
		(element DIADI28 1
			(pin DIADI28 output)
			(conn DIADI28 DIADI28 ==> FIFO36E1 DIADI28)
		)
		(element DIADI29 1
			(pin DIADI29 output)
			(conn DIADI29 DIADI29 ==> FIFO36E1 DIADI29)
		)
		(element DIADI30 1
			(pin DIADI30 output)
			(conn DIADI30 DIADI30 ==> FIFO36E1 DIADI30)
		)
		(element DIADI31 1
			(pin DIADI31 output)
			(conn DIADI31 DIADI31 ==> FIFO36E1 DIADI31)
		)
		(element DIBDI0 1
			(pin DIBDI0 output)
			(conn DIBDI0 DIBDI0 ==> FIFO36E1 DIBDI0)
		)
		(element DIBDI1 1
			(pin DIBDI1 output)
			(conn DIBDI1 DIBDI1 ==> FIFO36E1 DIBDI1)
		)
		(element DIBDI2 1
			(pin DIBDI2 output)
			(conn DIBDI2 DIBDI2 ==> FIFO36E1 DIBDI2)
		)
		(element DIBDI3 1
			(pin DIBDI3 output)
			(conn DIBDI3 DIBDI3 ==> FIFO36E1 DIBDI3)
		)
		(element DIBDI4 1
			(pin DIBDI4 output)
			(conn DIBDI4 DIBDI4 ==> FIFO36E1 DIBDI4)
		)
		(element DIBDI5 1
			(pin DIBDI5 output)
			(conn DIBDI5 DIBDI5 ==> FIFO36E1 DIBDI5)
		)
		(element DIBDI6 1
			(pin DIBDI6 output)
			(conn DIBDI6 DIBDI6 ==> FIFO36E1 DIBDI6)
		)
		(element DIBDI7 1
			(pin DIBDI7 output)
			(conn DIBDI7 DIBDI7 ==> FIFO36E1 DIBDI7)
		)
		(element DIBDI8 1
			(pin DIBDI8 output)
			(conn DIBDI8 DIBDI8 ==> FIFO36E1 DIBDI8)
		)
		(element DIBDI9 1
			(pin DIBDI9 output)
			(conn DIBDI9 DIBDI9 ==> FIFO36E1 DIBDI9)
		)
		(element DIBDI10 1
			(pin DIBDI10 output)
			(conn DIBDI10 DIBDI10 ==> FIFO36E1 DIBDI10)
		)
		(element DIBDI11 1
			(pin DIBDI11 output)
			(conn DIBDI11 DIBDI11 ==> FIFO36E1 DIBDI11)
		)
		(element DIBDI12 1
			(pin DIBDI12 output)
			(conn DIBDI12 DIBDI12 ==> FIFO36E1 DIBDI12)
		)
		(element DIBDI13 1
			(pin DIBDI13 output)
			(conn DIBDI13 DIBDI13 ==> FIFO36E1 DIBDI13)
		)
		(element DIBDI14 1
			(pin DIBDI14 output)
			(conn DIBDI14 DIBDI14 ==> FIFO36E1 DIBDI14)
		)
		(element DIBDI15 1
			(pin DIBDI15 output)
			(conn DIBDI15 DIBDI15 ==> FIFO36E1 DIBDI15)
		)
		(element DIBDI16 1
			(pin DIBDI16 output)
			(conn DIBDI16 DIBDI16 ==> FIFO36E1 DIBDI16)
		)
		(element DIBDI17 1
			(pin DIBDI17 output)
			(conn DIBDI17 DIBDI17 ==> FIFO36E1 DIBDI17)
		)
		(element DIBDI18 1
			(pin DIBDI18 output)
			(conn DIBDI18 DIBDI18 ==> FIFO36E1 DIBDI18)
		)
		(element DIBDI19 1
			(pin DIBDI19 output)
			(conn DIBDI19 DIBDI19 ==> FIFO36E1 DIBDI19)
		)
		(element DIBDI20 1
			(pin DIBDI20 output)
			(conn DIBDI20 DIBDI20 ==> FIFO36E1 DIBDI20)
		)
		(element DIBDI21 1
			(pin DIBDI21 output)
			(conn DIBDI21 DIBDI21 ==> FIFO36E1 DIBDI21)
		)
		(element DIBDI22 1
			(pin DIBDI22 output)
			(conn DIBDI22 DIBDI22 ==> FIFO36E1 DIBDI22)
		)
		(element DIBDI23 1
			(pin DIBDI23 output)
			(conn DIBDI23 DIBDI23 ==> FIFO36E1 DIBDI23)
		)
		(element DIBDI24 1
			(pin DIBDI24 output)
			(conn DIBDI24 DIBDI24 ==> FIFO36E1 DIBDI24)
		)
		(element DIBDI25 1
			(pin DIBDI25 output)
			(conn DIBDI25 DIBDI25 ==> FIFO36E1 DIBDI25)
		)
		(element DIBDI26 1
			(pin DIBDI26 output)
			(conn DIBDI26 DIBDI26 ==> FIFO36E1 DIBDI26)
		)
		(element DIBDI27 1
			(pin DIBDI27 output)
			(conn DIBDI27 DIBDI27 ==> FIFO36E1 DIBDI27)
		)
		(element DIBDI28 1
			(pin DIBDI28 output)
			(conn DIBDI28 DIBDI28 ==> FIFO36E1 DIBDI28)
		)
		(element DIBDI29 1
			(pin DIBDI29 output)
			(conn DIBDI29 DIBDI29 ==> FIFO36E1 DIBDI29)
		)
		(element DIBDI30 1
			(pin DIBDI30 output)
			(conn DIBDI30 DIBDI30 ==> FIFO36E1 DIBDI30)
		)
		(element DIBDI31 1
			(pin DIBDI31 output)
			(conn DIBDI31 DIBDI31 ==> FIFO36E1 DIBDI31)
		)
		(element DIPADIP0 1
			(pin DIPADIP0 output)
			(conn DIPADIP0 DIPADIP0 ==> FIFO36E1 DIPADIP0)
		)
		(element DIPADIP1 1
			(pin DIPADIP1 output)
			(conn DIPADIP1 DIPADIP1 ==> FIFO36E1 DIPADIP1)
		)
		(element DIPADIP2 1
			(pin DIPADIP2 output)
			(conn DIPADIP2 DIPADIP2 ==> FIFO36E1 DIPADIP2)
		)
		(element DIPADIP3 1
			(pin DIPADIP3 output)
			(conn DIPADIP3 DIPADIP3 ==> FIFO36E1 DIPADIP3)
		)
		(element DIPBDIP0 1
			(pin DIPBDIP0 output)
			(conn DIPBDIP0 DIPBDIP0 ==> FIFO36E1 DIPBDIP0)
		)
		(element DIPBDIP1 1
			(pin DIPBDIP1 output)
			(conn DIPBDIP1 DIPBDIP1 ==> FIFO36E1 DIPBDIP1)
		)
		(element DIPBDIP2 1
			(pin DIPBDIP2 output)
			(conn DIPBDIP2 DIPBDIP2 ==> FIFO36E1 DIPBDIP2)
		)
		(element DIPBDIP3 1
			(pin DIPBDIP3 output)
			(conn DIPBDIP3 DIPBDIP3 ==> FIFO36E1 DIPBDIP3)
		)
		(element DOP0 1
			(pin DOP0 input)
			(conn DOP0 DOP0 <== FIFO36E1 DOP0)
		)
		(element DOP1 1
			(pin DOP1 input)
			(conn DOP1 DOP1 <== FIFO36E1 DOP1)
		)
		(element DOP2 1
			(pin DOP2 input)
			(conn DOP2 DOP2 <== FIFO36E1 DOP2)
		)
		(element DOP3 1
			(pin DOP3 input)
			(conn DOP3 DOP3 <== FIFO36E1 DOP3)
		)
		(element DOP4 1
			(pin DOP4 input)
			(conn DOP4 DOP4 <== FIFO36E1 DOP4)
		)
		(element DOP5 1
			(pin DOP5 input)
			(conn DOP5 DOP5 <== FIFO36E1 DOP5)
		)
		(element DOP6 1
			(pin DOP6 input)
			(conn DOP6 DOP6 <== FIFO36E1 DOP6)
		)
		(element DOP7 1
			(pin DOP7 input)
			(conn DOP7 DOP7 <== FIFO36E1 DOP7)
		)
		(element DO0 1
			(pin DO0 input)
			(conn DO0 DO0 <== FIFO36E1 DO0)
		)
		(element DO1 1
			(pin DO1 input)
			(conn DO1 DO1 <== FIFO36E1 DO1)
		)
		(element DO2 1
			(pin DO2 input)
			(conn DO2 DO2 <== FIFO36E1 DO2)
		)
		(element DO3 1
			(pin DO3 input)
			(conn DO3 DO3 <== FIFO36E1 DO3)
		)
		(element DO4 1
			(pin DO4 input)
			(conn DO4 DO4 <== FIFO36E1 DO4)
		)
		(element DO5 1
			(pin DO5 input)
			(conn DO5 DO5 <== FIFO36E1 DO5)
		)
		(element DO6 1
			(pin DO6 input)
			(conn DO6 DO6 <== FIFO36E1 DO6)
		)
		(element DO7 1
			(pin DO7 input)
			(conn DO7 DO7 <== FIFO36E1 DO7)
		)
		(element DO8 1
			(pin DO8 input)
			(conn DO8 DO8 <== FIFO36E1 DO8)
		)
		(element DO9 1
			(pin DO9 input)
			(conn DO9 DO9 <== FIFO36E1 DO9)
		)
		(element DO10 1
			(pin DO10 input)
			(conn DO10 DO10 <== FIFO36E1 DO10)
		)
		(element DO11 1
			(pin DO11 input)
			(conn DO11 DO11 <== FIFO36E1 DO11)
		)
		(element DO12 1
			(pin DO12 input)
			(conn DO12 DO12 <== FIFO36E1 DO12)
		)
		(element DO13 1
			(pin DO13 input)
			(conn DO13 DO13 <== FIFO36E1 DO13)
		)
		(element DO14 1
			(pin DO14 input)
			(conn DO14 DO14 <== FIFO36E1 DO14)
		)
		(element DO15 1
			(pin DO15 input)
			(conn DO15 DO15 <== FIFO36E1 DO15)
		)
		(element DO16 1
			(pin DO16 input)
			(conn DO16 DO16 <== FIFO36E1 DO16)
		)
		(element DO17 1
			(pin DO17 input)
			(conn DO17 DO17 <== FIFO36E1 DO17)
		)
		(element DO18 1
			(pin DO18 input)
			(conn DO18 DO18 <== FIFO36E1 DO18)
		)
		(element DO19 1
			(pin DO19 input)
			(conn DO19 DO19 <== FIFO36E1 DO19)
		)
		(element DO20 1
			(pin DO20 input)
			(conn DO20 DO20 <== FIFO36E1 DO20)
		)
		(element DO21 1
			(pin DO21 input)
			(conn DO21 DO21 <== FIFO36E1 DO21)
		)
		(element DO22 1
			(pin DO22 input)
			(conn DO22 DO22 <== FIFO36E1 DO22)
		)
		(element DO23 1
			(pin DO23 input)
			(conn DO23 DO23 <== FIFO36E1 DO23)
		)
		(element DO24 1
			(pin DO24 input)
			(conn DO24 DO24 <== FIFO36E1 DO24)
		)
		(element DO25 1
			(pin DO25 input)
			(conn DO25 DO25 <== FIFO36E1 DO25)
		)
		(element DO26 1
			(pin DO26 input)
			(conn DO26 DO26 <== FIFO36E1 DO26)
		)
		(element DO27 1
			(pin DO27 input)
			(conn DO27 DO27 <== FIFO36E1 DO27)
		)
		(element DO28 1
			(pin DO28 input)
			(conn DO28 DO28 <== FIFO36E1 DO28)
		)
		(element DO29 1
			(pin DO29 input)
			(conn DO29 DO29 <== FIFO36E1 DO29)
		)
		(element DO30 1
			(pin DO30 input)
			(conn DO30 DO30 <== FIFO36E1 DO30)
		)
		(element DO31 1
			(pin DO31 input)
			(conn DO31 DO31 <== FIFO36E1 DO31)
		)
		(element DO32 1
			(pin DO32 input)
			(conn DO32 DO32 <== FIFO36E1 DO32)
		)
		(element DO33 1
			(pin DO33 input)
			(conn DO33 DO33 <== FIFO36E1 DO33)
		)
		(element DO34 1
			(pin DO34 input)
			(conn DO34 DO34 <== FIFO36E1 DO34)
		)
		(element DO35 1
			(pin DO35 input)
			(conn DO35 DO35 <== FIFO36E1 DO35)
		)
		(element DO36 1
			(pin DO36 input)
			(conn DO36 DO36 <== FIFO36E1 DO36)
		)
		(element DO37 1
			(pin DO37 input)
			(conn DO37 DO37 <== FIFO36E1 DO37)
		)
		(element DO38 1
			(pin DO38 input)
			(conn DO38 DO38 <== FIFO36E1 DO38)
		)
		(element DO39 1
			(pin DO39 input)
			(conn DO39 DO39 <== FIFO36E1 DO39)
		)
		(element DO40 1
			(pin DO40 input)
			(conn DO40 DO40 <== FIFO36E1 DO40)
		)
		(element DO41 1
			(pin DO41 input)
			(conn DO41 DO41 <== FIFO36E1 DO41)
		)
		(element DO42 1
			(pin DO42 input)
			(conn DO42 DO42 <== FIFO36E1 DO42)
		)
		(element DO43 1
			(pin DO43 input)
			(conn DO43 DO43 <== FIFO36E1 DO43)
		)
		(element DO44 1
			(pin DO44 input)
			(conn DO44 DO44 <== FIFO36E1 DO44)
		)
		(element DO45 1
			(pin DO45 input)
			(conn DO45 DO45 <== FIFO36E1 DO45)
		)
		(element DO46 1
			(pin DO46 input)
			(conn DO46 DO46 <== FIFO36E1 DO46)
		)
		(element DO47 1
			(pin DO47 input)
			(conn DO47 DO47 <== FIFO36E1 DO47)
		)
		(element DO48 1
			(pin DO48 input)
			(conn DO48 DO48 <== FIFO36E1 DO48)
		)
		(element DO49 1
			(pin DO49 input)
			(conn DO49 DO49 <== FIFO36E1 DO49)
		)
		(element DO50 1
			(pin DO50 input)
			(conn DO50 DO50 <== FIFO36E1 DO50)
		)
		(element DO51 1
			(pin DO51 input)
			(conn DO51 DO51 <== FIFO36E1 DO51)
		)
		(element DO52 1
			(pin DO52 input)
			(conn DO52 DO52 <== FIFO36E1 DO52)
		)
		(element DO53 1
			(pin DO53 input)
			(conn DO53 DO53 <== FIFO36E1 DO53)
		)
		(element DO54 1
			(pin DO54 input)
			(conn DO54 DO54 <== FIFO36E1 DO54)
		)
		(element DO55 1
			(pin DO55 input)
			(conn DO55 DO55 <== FIFO36E1 DO55)
		)
		(element DO56 1
			(pin DO56 input)
			(conn DO56 DO56 <== FIFO36E1 DO56)
		)
		(element DO57 1
			(pin DO57 input)
			(conn DO57 DO57 <== FIFO36E1 DO57)
		)
		(element DO58 1
			(pin DO58 input)
			(conn DO58 DO58 <== FIFO36E1 DO58)
		)
		(element DO59 1
			(pin DO59 input)
			(conn DO59 DO59 <== FIFO36E1 DO59)
		)
		(element DO60 1
			(pin DO60 input)
			(conn DO60 DO60 <== FIFO36E1 DO60)
		)
		(element DO61 1
			(pin DO61 input)
			(conn DO61 DO61 <== FIFO36E1 DO61)
		)
		(element DO62 1
			(pin DO62 input)
			(conn DO62 DO62 <== FIFO36E1 DO62)
		)
		(element DO63 1
			(pin DO63 input)
			(conn DO63 DO63 <== FIFO36E1 DO63)
		)
		(element ECCPARITY0 1
			(pin ECCPARITY0 input)
			(conn ECCPARITY0 ECCPARITY0 <== FIFO36E1 ECCPARITY0)
		)
		(element ECCPARITY1 1
			(pin ECCPARITY1 input)
			(conn ECCPARITY1 ECCPARITY1 <== FIFO36E1 ECCPARITY1)
		)
		(element ECCPARITY2 1
			(pin ECCPARITY2 input)
			(conn ECCPARITY2 ECCPARITY2 <== FIFO36E1 ECCPARITY2)
		)
		(element ECCPARITY3 1
			(pin ECCPARITY3 input)
			(conn ECCPARITY3 ECCPARITY3 <== FIFO36E1 ECCPARITY3)
		)
		(element ECCPARITY4 1
			(pin ECCPARITY4 input)
			(conn ECCPARITY4 ECCPARITY4 <== FIFO36E1 ECCPARITY4)
		)
		(element ECCPARITY5 1
			(pin ECCPARITY5 input)
			(conn ECCPARITY5 ECCPARITY5 <== FIFO36E1 ECCPARITY5)
		)
		(element ECCPARITY6 1
			(pin ECCPARITY6 input)
			(conn ECCPARITY6 ECCPARITY6 <== FIFO36E1 ECCPARITY6)
		)
		(element ECCPARITY7 1
			(pin ECCPARITY7 input)
			(conn ECCPARITY7 ECCPARITY7 <== FIFO36E1 ECCPARITY7)
		)
		(element EMPTY 1
			(pin EMPTY input)
			(conn EMPTY EMPTY <== FIFO36E1 EMPTY)
		)
		(element FULL 1
			(pin FULL input)
			(conn FULL FULL <== FIFO36E1 FULL)
		)
		(element INJECTDBITERR 1
			(pin INJECTDBITERR output)
			(conn INJECTDBITERR INJECTDBITERR ==> FIFO36E1 INJECTDBITERR)
		)
		(element INJECTSBITERR 1
			(pin INJECTSBITERR output)
			(conn INJECTSBITERR INJECTSBITERR ==> FIFO36E1 INJECTSBITERR)
		)
		(element RDCLKL 1
			(pin RDCLKL output)
			(conn RDCLKL RDCLKL ==> RDCLKLINV RDCLKL)
			(conn RDCLKL RDCLKL ==> RDCLKLINV RDCLKL_B)
		)
		(element RDCLKLINV 3
			(pin OUT output)
			(pin RDCLKL input)
			(pin RDCLKL_B input)
			(cfg RDCLKL RDCLKL_B)
			(conn RDCLKLINV OUT ==> FIFO36E1 RDCLKL)
			(conn RDCLKLINV RDCLKL <== RDCLKL RDCLKL)
			(conn RDCLKLINV RDCLKL_B <== RDCLKL RDCLKL)
		)
		(element RDCLKU 1
			(pin RDCLKU output)
			(conn RDCLKU RDCLKU ==> RDCLKUINV RDCLKU)
			(conn RDCLKU RDCLKU ==> RDCLKUINV RDCLKU_B)
		)
		(element RDCLKUINV 3
			(pin OUT output)
			(pin RDCLKU input)
			(pin RDCLKU_B input)
			(cfg RDCLKU RDCLKU_B)
			(conn RDCLKUINV OUT ==> FIFO36E1 RDCLKU)
			(conn RDCLKUINV RDCLKU <== RDCLKU RDCLKU)
			(conn RDCLKUINV RDCLKU_B <== RDCLKU RDCLKU)
		)
		(element RDCOUNT0 1
			(pin RDCOUNT0 input)
			(conn RDCOUNT0 RDCOUNT0 <== FIFO36E1 RDCOUNT0)
		)
		(element RDCOUNT1 1
			(pin RDCOUNT1 input)
			(conn RDCOUNT1 RDCOUNT1 <== FIFO36E1 RDCOUNT1)
		)
		(element RDCOUNT2 1
			(pin RDCOUNT2 input)
			(conn RDCOUNT2 RDCOUNT2 <== FIFO36E1 RDCOUNT2)
		)
		(element RDCOUNT3 1
			(pin RDCOUNT3 input)
			(conn RDCOUNT3 RDCOUNT3 <== FIFO36E1 RDCOUNT3)
		)
		(element RDCOUNT4 1
			(pin RDCOUNT4 input)
			(conn RDCOUNT4 RDCOUNT4 <== FIFO36E1 RDCOUNT4)
		)
		(element RDCOUNT5 1
			(pin RDCOUNT5 input)
			(conn RDCOUNT5 RDCOUNT5 <== FIFO36E1 RDCOUNT5)
		)
		(element RDCOUNT6 1
			(pin RDCOUNT6 input)
			(conn RDCOUNT6 RDCOUNT6 <== FIFO36E1 RDCOUNT6)
		)
		(element RDCOUNT7 1
			(pin RDCOUNT7 input)
			(conn RDCOUNT7 RDCOUNT7 <== FIFO36E1 RDCOUNT7)
		)
		(element RDCOUNT8 1
			(pin RDCOUNT8 input)
			(conn RDCOUNT8 RDCOUNT8 <== FIFO36E1 RDCOUNT8)
		)
		(element RDCOUNT9 1
			(pin RDCOUNT9 input)
			(conn RDCOUNT9 RDCOUNT9 <== FIFO36E1 RDCOUNT9)
		)
		(element RDCOUNT10 1
			(pin RDCOUNT10 input)
			(conn RDCOUNT10 RDCOUNT10 <== FIFO36E1 RDCOUNT10)
		)
		(element RDCOUNT11 1
			(pin RDCOUNT11 input)
			(conn RDCOUNT11 RDCOUNT11 <== FIFO36E1 RDCOUNT11)
		)
		(element RDCOUNT12 1
			(pin RDCOUNT12 input)
			(conn RDCOUNT12 RDCOUNT12 <== FIFO36E1 RDCOUNT12)
		)
		(element RDENL 1
			(pin RDENL output)
			(conn RDENL RDENL ==> RDENLINV RDENL)
			(conn RDENL RDENL ==> RDENLINV RDENL_B)
		)
		(element RDENLINV 3
			(pin OUT output)
			(pin RDENL input)
			(pin RDENL_B input)
			(cfg RDENL RDENL_B)
			(conn RDENLINV OUT ==> FIFO36E1 RDENL)
			(conn RDENLINV RDENL <== RDENL RDENL)
			(conn RDENLINV RDENL_B <== RDENL RDENL)
		)
		(element RDENU 1
			(pin RDENU output)
			(conn RDENU RDENU ==> RDENUINV RDENU)
			(conn RDENU RDENU ==> RDENUINV RDENU_B)
		)
		(element RDENUINV 3
			(pin OUT output)
			(pin RDENU input)
			(pin RDENU_B input)
			(cfg RDENU RDENU_B)
			(conn RDENUINV OUT ==> FIFO36E1 RDENU)
			(conn RDENUINV RDENU <== RDENU RDENU)
			(conn RDENUINV RDENU_B <== RDENU RDENU)
		)
		(element RDERR 1
			(pin RDERR input)
			(conn RDERR RDERR <== FIFO36E1 RDERR)
		)
		(element RDRCLKL 1
			(pin RDRCLKL output)
			(conn RDRCLKL RDRCLKL ==> RDRCLKLINV RDRCLKL)
			(conn RDRCLKL RDRCLKL ==> RDRCLKLINV RDRCLKL_B)
		)
		(element RDRCLKLINV 3
			(pin OUT output)
			(pin RDRCLKL input)
			(pin RDRCLKL_B input)
			(cfg RDRCLKL RDRCLKL_B)
			(conn RDRCLKLINV OUT ==> FIFO36E1 RDRCLKL)
			(conn RDRCLKLINV RDRCLKL <== RDRCLKL RDRCLKL)
			(conn RDRCLKLINV RDRCLKL_B <== RDRCLKL RDRCLKL)
		)
		(element RDRCLKU 1
			(pin RDRCLKU output)
			(conn RDRCLKU RDRCLKU ==> RDRCLKUINV RDRCLKU)
			(conn RDRCLKU RDRCLKU ==> RDRCLKUINV RDRCLKU_B)
		)
		(element RDRCLKUINV 3
			(pin OUT output)
			(pin RDRCLKU input)
			(pin RDRCLKU_B input)
			(cfg RDRCLKU RDRCLKU_B)
			(conn RDRCLKUINV OUT ==> FIFO36E1 RDRCLKU)
			(conn RDRCLKUINV RDRCLKU <== RDRCLKU RDRCLKU)
			(conn RDRCLKUINV RDRCLKU_B <== RDRCLKU RDRCLKU)
		)
		(element REGCEL 1
			(pin REGCEL output)
			(conn REGCEL REGCEL ==> FIFO36E1 REGCEL)
		)
		(element REGCEU 1
			(pin REGCEU output)
			(conn REGCEU REGCEU ==> FIFO36E1 REGCEU)
		)
		(element RST 1
			(pin RST output)
			(conn RST RST ==> RSTINV RST)
			(conn RST RST ==> RSTINV RST_B)
		)
		(element RSTINV 3
			(pin OUT output)
			(pin RST input)
			(pin RST_B input)
			(cfg RST RST_B)
			(conn RSTINV OUT ==> FIFO36E1 RST)
			(conn RSTINV RST <== RST RST)
			(conn RSTINV RST_B <== RST RST)
		)
		(element RSTREGL 1
			(pin RSTREGL output)
			(conn RSTREGL RSTREGL ==> RSTREGLINV RSTREGL)
			(conn RSTREGL RSTREGL ==> RSTREGLINV RSTREGL_B)
		)
		(element RSTREGLINV 3
			(pin OUT output)
			(pin RSTREGL input)
			(pin RSTREGL_B input)
			(cfg RSTREGL RSTREGL_B)
			(conn RSTREGLINV OUT ==> FIFO36E1 RSTREGL)
			(conn RSTREGLINV RSTREGL <== RSTREGL RSTREGL)
			(conn RSTREGLINV RSTREGL_B <== RSTREGL RSTREGL)
		)
		(element RSTREGU 1
			(pin RSTREGU output)
			(conn RSTREGU RSTREGU ==> RSTREGUINV RSTREGU)
			(conn RSTREGU RSTREGU ==> RSTREGUINV RSTREGU_B)
		)
		(element RSTREGUINV 3
			(pin OUT output)
			(pin RSTREGU input)
			(pin RSTREGU_B input)
			(cfg RSTREGU RSTREGU_B)
			(conn RSTREGUINV OUT ==> FIFO36E1 RSTREGU)
			(conn RSTREGUINV RSTREGU <== RSTREGU RSTREGU)
			(conn RSTREGUINV RSTREGU_B <== RSTREGU RSTREGU)
		)
		(element SBITERR 1
			(pin SBITERR input)
			(conn SBITERR SBITERR <== FIFO36E1 SBITERR)
		)
		(element TSTBRAMRST 1
			(pin TSTBRAMRST output)
			(conn TSTBRAMRST TSTBRAMRST ==> FIFO36E1 TSTBRAMRST)
		)
		(element TSTCNT0 1
			(pin TSTCNT0 output)
			(conn TSTCNT0 TSTCNT0 ==> FIFO36E1 TSTCNT0)
		)
		(element TSTCNT1 1
			(pin TSTCNT1 output)
			(conn TSTCNT1 TSTCNT1 ==> FIFO36E1 TSTCNT1)
		)
		(element TSTCNT2 1
			(pin TSTCNT2 output)
			(conn TSTCNT2 TSTCNT2 ==> FIFO36E1 TSTCNT2)
		)
		(element TSTCNT3 1
			(pin TSTCNT3 output)
			(conn TSTCNT3 TSTCNT3 ==> FIFO36E1 TSTCNT3)
		)
		(element TSTCNT4 1
			(pin TSTCNT4 output)
			(conn TSTCNT4 TSTCNT4 ==> FIFO36E1 TSTCNT4)
		)
		(element TSTCNT5 1
			(pin TSTCNT5 output)
			(conn TSTCNT5 TSTCNT5 ==> FIFO36E1 TSTCNT5)
		)
		(element TSTCNT6 1
			(pin TSTCNT6 output)
			(conn TSTCNT6 TSTCNT6 ==> FIFO36E1 TSTCNT6)
		)
		(element TSTCNT7 1
			(pin TSTCNT7 output)
			(conn TSTCNT7 TSTCNT7 ==> FIFO36E1 TSTCNT7)
		)
		(element TSTCNT8 1
			(pin TSTCNT8 output)
			(conn TSTCNT8 TSTCNT8 ==> FIFO36E1 TSTCNT8)
		)
		(element TSTCNT9 1
			(pin TSTCNT9 output)
			(conn TSTCNT9 TSTCNT9 ==> FIFO36E1 TSTCNT9)
		)
		(element TSTCNT10 1
			(pin TSTCNT10 output)
			(conn TSTCNT10 TSTCNT10 ==> FIFO36E1 TSTCNT10)
		)
		(element TSTCNT11 1
			(pin TSTCNT11 output)
			(conn TSTCNT11 TSTCNT11 ==> FIFO36E1 TSTCNT11)
		)
		(element TSTCNT12 1
			(pin TSTCNT12 output)
			(conn TSTCNT12 TSTCNT12 ==> FIFO36E1 TSTCNT12)
		)
		(element TSTFLAGIN 1
			(pin TSTFLAGIN output)
			(conn TSTFLAGIN TSTFLAGIN ==> FIFO36E1 TSTFLAGIN)
		)
		(element TSTIN0 1
			(pin TSTIN0 output)
			(conn TSTIN0 TSTIN0 ==> FIFO36E1 TSTIN0)
		)
		(element TSTIN1 1
			(pin TSTIN1 output)
			(conn TSTIN1 TSTIN1 ==> FIFO36E1 TSTIN1)
		)
		(element TSTIN2 1
			(pin TSTIN2 output)
			(conn TSTIN2 TSTIN2 ==> FIFO36E1 TSTIN2)
		)
		(element TSTIN3 1
			(pin TSTIN3 output)
			(conn TSTIN3 TSTIN3 ==> FIFO36E1 TSTIN3)
		)
		(element TSTIN4 1
			(pin TSTIN4 output)
			(conn TSTIN4 TSTIN4 ==> FIFO36E1 TSTIN4)
		)
		(element TSTOFF 1
			(pin TSTOFF output)
			(conn TSTOFF TSTOFF ==> FIFO36E1 TSTOFF)
		)
		(element TSTOUT0 1
			(pin TSTOUT0 input)
			(conn TSTOUT0 TSTOUT0 <== FIFO36E1 TSTOUT0)
		)
		(element TSTOUT1 1
			(pin TSTOUT1 input)
			(conn TSTOUT1 TSTOUT1 <== FIFO36E1 TSTOUT1)
		)
		(element TSTOUT2 1
			(pin TSTOUT2 input)
			(conn TSTOUT2 TSTOUT2 <== FIFO36E1 TSTOUT2)
		)
		(element TSTOUT3 1
			(pin TSTOUT3 input)
			(conn TSTOUT3 TSTOUT3 <== FIFO36E1 TSTOUT3)
		)
		(element TSTOUT4 1
			(pin TSTOUT4 input)
			(conn TSTOUT4 TSTOUT4 <== FIFO36E1 TSTOUT4)
		)
		(element TSTRDCNTOFF 1
			(pin TSTRDCNTOFF output)
			(conn TSTRDCNTOFF TSTRDCNTOFF ==> FIFO36E1 TSTRDCNTOFF)
		)
		(element TSTRDOS0 1
			(pin TSTRDOS0 output)
			(conn TSTRDOS0 TSTRDOS0 ==> FIFO36E1 TSTRDOS0)
		)
		(element TSTRDOS1 1
			(pin TSTRDOS1 output)
			(conn TSTRDOS1 TSTRDOS1 ==> FIFO36E1 TSTRDOS1)
		)
		(element TSTRDOS2 1
			(pin TSTRDOS2 output)
			(conn TSTRDOS2 TSTRDOS2 ==> FIFO36E1 TSTRDOS2)
		)
		(element TSTRDOS3 1
			(pin TSTRDOS3 output)
			(conn TSTRDOS3 TSTRDOS3 ==> FIFO36E1 TSTRDOS3)
		)
		(element TSTRDOS4 1
			(pin TSTRDOS4 output)
			(conn TSTRDOS4 TSTRDOS4 ==> FIFO36E1 TSTRDOS4)
		)
		(element TSTRDOS5 1
			(pin TSTRDOS5 output)
			(conn TSTRDOS5 TSTRDOS5 ==> FIFO36E1 TSTRDOS5)
		)
		(element TSTRDOS6 1
			(pin TSTRDOS6 output)
			(conn TSTRDOS6 TSTRDOS6 ==> FIFO36E1 TSTRDOS6)
		)
		(element TSTRDOS7 1
			(pin TSTRDOS7 output)
			(conn TSTRDOS7 TSTRDOS7 ==> FIFO36E1 TSTRDOS7)
		)
		(element TSTRDOS8 1
			(pin TSTRDOS8 output)
			(conn TSTRDOS8 TSTRDOS8 ==> FIFO36E1 TSTRDOS8)
		)
		(element TSTRDOS9 1
			(pin TSTRDOS9 output)
			(conn TSTRDOS9 TSTRDOS9 ==> FIFO36E1 TSTRDOS9)
		)
		(element TSTRDOS10 1
			(pin TSTRDOS10 output)
			(conn TSTRDOS10 TSTRDOS10 ==> FIFO36E1 TSTRDOS10)
		)
		(element TSTRDOS11 1
			(pin TSTRDOS11 output)
			(conn TSTRDOS11 TSTRDOS11 ==> FIFO36E1 TSTRDOS11)
		)
		(element TSTRDOS12 1
			(pin TSTRDOS12 output)
			(conn TSTRDOS12 TSTRDOS12 ==> FIFO36E1 TSTRDOS12)
		)
		(element TSTWRCNTOFF 1
			(pin TSTWRCNTOFF output)
			(conn TSTWRCNTOFF TSTWRCNTOFF ==> FIFO36E1 TSTWRCNTOFF)
		)
		(element TSTWROS0 1
			(pin TSTWROS0 output)
			(conn TSTWROS0 TSTWROS0 ==> FIFO36E1 TSTWROS0)
		)
		(element TSTWROS1 1
			(pin TSTWROS1 output)
			(conn TSTWROS1 TSTWROS1 ==> FIFO36E1 TSTWROS1)
		)
		(element TSTWROS2 1
			(pin TSTWROS2 output)
			(conn TSTWROS2 TSTWROS2 ==> FIFO36E1 TSTWROS2)
		)
		(element TSTWROS3 1
			(pin TSTWROS3 output)
			(conn TSTWROS3 TSTWROS3 ==> FIFO36E1 TSTWROS3)
		)
		(element TSTWROS4 1
			(pin TSTWROS4 output)
			(conn TSTWROS4 TSTWROS4 ==> FIFO36E1 TSTWROS4)
		)
		(element TSTWROS5 1
			(pin TSTWROS5 output)
			(conn TSTWROS5 TSTWROS5 ==> FIFO36E1 TSTWROS5)
		)
		(element TSTWROS6 1
			(pin TSTWROS6 output)
			(conn TSTWROS6 TSTWROS6 ==> FIFO36E1 TSTWROS6)
		)
		(element TSTWROS7 1
			(pin TSTWROS7 output)
			(conn TSTWROS7 TSTWROS7 ==> FIFO36E1 TSTWROS7)
		)
		(element TSTWROS8 1
			(pin TSTWROS8 output)
			(conn TSTWROS8 TSTWROS8 ==> FIFO36E1 TSTWROS8)
		)
		(element TSTWROS9 1
			(pin TSTWROS9 output)
			(conn TSTWROS9 TSTWROS9 ==> FIFO36E1 TSTWROS9)
		)
		(element TSTWROS10 1
			(pin TSTWROS10 output)
			(conn TSTWROS10 TSTWROS10 ==> FIFO36E1 TSTWROS10)
		)
		(element TSTWROS11 1
			(pin TSTWROS11 output)
			(conn TSTWROS11 TSTWROS11 ==> FIFO36E1 TSTWROS11)
		)
		(element TSTWROS12 1
			(pin TSTWROS12 output)
			(conn TSTWROS12 TSTWROS12 ==> FIFO36E1 TSTWROS12)
		)
		(element WRCLKL 1
			(pin WRCLKL output)
			(conn WRCLKL WRCLKL ==> WRCLKLINV WRCLKL)
			(conn WRCLKL WRCLKL ==> WRCLKLINV WRCLKL_B)
		)
		(element WRCLKLINV 3
			(pin OUT output)
			(pin WRCLKL input)
			(pin WRCLKL_B input)
			(cfg WRCLKL WRCLKL_B)
			(conn WRCLKLINV OUT ==> FIFO36E1 WRCLKL)
			(conn WRCLKLINV WRCLKL <== WRCLKL WRCLKL)
			(conn WRCLKLINV WRCLKL_B <== WRCLKL WRCLKL)
		)
		(element WRCLKU 1
			(pin WRCLKU output)
			(conn WRCLKU WRCLKU ==> WRCLKUINV WRCLKU)
			(conn WRCLKU WRCLKU ==> WRCLKUINV WRCLKU_B)
		)
		(element WRCLKUINV 3
			(pin OUT output)
			(pin WRCLKU input)
			(pin WRCLKU_B input)
			(cfg WRCLKU WRCLKU_B)
			(conn WRCLKUINV OUT ==> FIFO36E1 WRCLKU)
			(conn WRCLKUINV WRCLKU <== WRCLKU WRCLKU)
			(conn WRCLKUINV WRCLKU_B <== WRCLKU WRCLKU)
		)
		(element WRCOUNT0 1
			(pin WRCOUNT0 input)
			(conn WRCOUNT0 WRCOUNT0 <== FIFO36E1 WRCOUNT0)
		)
		(element WRCOUNT1 1
			(pin WRCOUNT1 input)
			(conn WRCOUNT1 WRCOUNT1 <== FIFO36E1 WRCOUNT1)
		)
		(element WRCOUNT2 1
			(pin WRCOUNT2 input)
			(conn WRCOUNT2 WRCOUNT2 <== FIFO36E1 WRCOUNT2)
		)
		(element WRCOUNT3 1
			(pin WRCOUNT3 input)
			(conn WRCOUNT3 WRCOUNT3 <== FIFO36E1 WRCOUNT3)
		)
		(element WRCOUNT4 1
			(pin WRCOUNT4 input)
			(conn WRCOUNT4 WRCOUNT4 <== FIFO36E1 WRCOUNT4)
		)
		(element WRCOUNT5 1
			(pin WRCOUNT5 input)
			(conn WRCOUNT5 WRCOUNT5 <== FIFO36E1 WRCOUNT5)
		)
		(element WRCOUNT6 1
			(pin WRCOUNT6 input)
			(conn WRCOUNT6 WRCOUNT6 <== FIFO36E1 WRCOUNT6)
		)
		(element WRCOUNT7 1
			(pin WRCOUNT7 input)
			(conn WRCOUNT7 WRCOUNT7 <== FIFO36E1 WRCOUNT7)
		)
		(element WRCOUNT8 1
			(pin WRCOUNT8 input)
			(conn WRCOUNT8 WRCOUNT8 <== FIFO36E1 WRCOUNT8)
		)
		(element WRCOUNT9 1
			(pin WRCOUNT9 input)
			(conn WRCOUNT9 WRCOUNT9 <== FIFO36E1 WRCOUNT9)
		)
		(element WRCOUNT10 1
			(pin WRCOUNT10 input)
			(conn WRCOUNT10 WRCOUNT10 <== FIFO36E1 WRCOUNT10)
		)
		(element WRCOUNT11 1
			(pin WRCOUNT11 input)
			(conn WRCOUNT11 WRCOUNT11 <== FIFO36E1 WRCOUNT11)
		)
		(element WRCOUNT12 1
			(pin WRCOUNT12 input)
			(conn WRCOUNT12 WRCOUNT12 <== FIFO36E1 WRCOUNT12)
		)
		(element WRENL 1
			(pin WRENL output)
			(conn WRENL WRENL ==> WRENLINV WRENL)
			(conn WRENL WRENL ==> WRENLINV WRENL_B)
		)
		(element WRENLINV 3
			(pin OUT output)
			(pin WRENL input)
			(pin WRENL_B input)
			(cfg WRENL WRENL_B)
			(conn WRENLINV OUT ==> FIFO36E1 WRENL)
			(conn WRENLINV WRENL <== WRENL WRENL)
			(conn WRENLINV WRENL_B <== WRENL WRENL)
		)
		(element WRENU 1
			(pin WRENU output)
			(conn WRENU WRENU ==> WRENUINV WRENU)
			(conn WRENU WRENU ==> WRENUINV WRENU_B)
		)
		(element WRENUINV 3
			(pin OUT output)
			(pin WRENU input)
			(pin WRENU_B input)
			(cfg WRENU WRENU_B)
			(conn WRENUINV OUT ==> FIFO36E1 WRENU)
			(conn WRENUINV WRENU <== WRENU WRENU)
			(conn WRENUINV WRENU_B <== WRENU WRENU)
		)
		(element WRERR 1
			(pin WRERR input)
			(conn WRERR WRERR <== FIFO36E1 WRERR)
		)
		(element FIFO36E1 257 # BEL
			(pin ALMOSTEMPTY output)
			(pin ALMOSTFULL output)
			(pin DBITERR output)
			(pin DIADI0 input)
			(pin DIADI1 input)
			(pin DIADI2 input)
			(pin DIADI3 input)
			(pin DIADI4 input)
			(pin DIADI5 input)
			(pin DIADI6 input)
			(pin DIADI7 input)
			(pin DIADI8 input)
			(pin DIADI9 input)
			(pin DIADI10 input)
			(pin DIADI11 input)
			(pin DIADI12 input)
			(pin DIADI13 input)
			(pin DIADI14 input)
			(pin DIADI15 input)
			(pin DIADI16 input)
			(pin DIADI17 input)
			(pin DIADI18 input)
			(pin DIADI19 input)
			(pin DIADI20 input)
			(pin DIADI21 input)
			(pin DIADI22 input)
			(pin DIADI23 input)
			(pin DIADI24 input)
			(pin DIADI25 input)
			(pin DIADI26 input)
			(pin DIADI27 input)
			(pin DIADI28 input)
			(pin DIADI29 input)
			(pin DIADI30 input)
			(pin DIADI31 input)
			(pin DIBDI0 input)
			(pin DIBDI1 input)
			(pin DIBDI2 input)
			(pin DIBDI3 input)
			(pin DIBDI4 input)
			(pin DIBDI5 input)
			(pin DIBDI6 input)
			(pin DIBDI7 input)
			(pin DIBDI8 input)
			(pin DIBDI9 input)
			(pin DIBDI10 input)
			(pin DIBDI11 input)
			(pin DIBDI12 input)
			(pin DIBDI13 input)
			(pin DIBDI14 input)
			(pin DIBDI15 input)
			(pin DIBDI16 input)
			(pin DIBDI17 input)
			(pin DIBDI18 input)
			(pin DIBDI19 input)
			(pin DIBDI20 input)
			(pin DIBDI21 input)
			(pin DIBDI22 input)
			(pin DIBDI23 input)
			(pin DIBDI24 input)
			(pin DIBDI25 input)
			(pin DIBDI26 input)
			(pin DIBDI27 input)
			(pin DIBDI28 input)
			(pin DIBDI29 input)
			(pin DIBDI30 input)
			(pin DIBDI31 input)
			(pin DIPADIP0 input)
			(pin DIPADIP1 input)
			(pin DIPADIP2 input)
			(pin DIPADIP3 input)
			(pin DIPBDIP0 input)
			(pin DIPBDIP1 input)
			(pin DIPBDIP2 input)
			(pin DIPBDIP3 input)
			(pin DOP0 output)
			(pin DOP1 output)
			(pin DOP2 output)
			(pin DOP3 output)
			(pin DOP4 output)
			(pin DOP5 output)
			(pin DOP6 output)
			(pin DOP7 output)
			(pin DO0 output)
			(pin DO1 output)
			(pin DO2 output)
			(pin DO3 output)
			(pin DO4 output)
			(pin DO5 output)
			(pin DO6 output)
			(pin DO7 output)
			(pin DO8 output)
			(pin DO9 output)
			(pin DO10 output)
			(pin DO11 output)
			(pin DO12 output)
			(pin DO13 output)
			(pin DO14 output)
			(pin DO15 output)
			(pin DO16 output)
			(pin DO17 output)
			(pin DO18 output)
			(pin DO19 output)
			(pin DO20 output)
			(pin DO21 output)
			(pin DO22 output)
			(pin DO23 output)
			(pin DO24 output)
			(pin DO25 output)
			(pin DO26 output)
			(pin DO27 output)
			(pin DO28 output)
			(pin DO29 output)
			(pin DO30 output)
			(pin DO31 output)
			(pin DO32 output)
			(pin DO33 output)
			(pin DO34 output)
			(pin DO35 output)
			(pin DO36 output)
			(pin DO37 output)
			(pin DO38 output)
			(pin DO39 output)
			(pin DO40 output)
			(pin DO41 output)
			(pin DO42 output)
			(pin DO43 output)
			(pin DO44 output)
			(pin DO45 output)
			(pin DO46 output)
			(pin DO47 output)
			(pin DO48 output)
			(pin DO49 output)
			(pin DO50 output)
			(pin DO51 output)
			(pin DO52 output)
			(pin DO53 output)
			(pin DO54 output)
			(pin DO55 output)
			(pin DO56 output)
			(pin DO57 output)
			(pin DO58 output)
			(pin DO59 output)
			(pin DO60 output)
			(pin DO61 output)
			(pin DO62 output)
			(pin DO63 output)
			(pin ECCPARITY0 output)
			(pin ECCPARITY1 output)
			(pin ECCPARITY2 output)
			(pin ECCPARITY3 output)
			(pin ECCPARITY4 output)
			(pin ECCPARITY5 output)
			(pin ECCPARITY6 output)
			(pin ECCPARITY7 output)
			(pin EMPTY output)
			(pin FULL output)
			(pin INJECTDBITERR input)
			(pin INJECTSBITERR input)
			(pin RDCLKL input)
			(pin RDCLKU input)
			(pin RDCOUNT0 output)
			(pin RDCOUNT1 output)
			(pin RDCOUNT2 output)
			(pin RDCOUNT3 output)
			(pin RDCOUNT4 output)
			(pin RDCOUNT5 output)
			(pin RDCOUNT6 output)
			(pin RDCOUNT7 output)
			(pin RDCOUNT8 output)
			(pin RDCOUNT9 output)
			(pin RDCOUNT10 output)
			(pin RDCOUNT11 output)
			(pin RDCOUNT12 output)
			(pin RDENL input)
			(pin RDENU input)
			(pin RDERR output)
			(pin RDRCLKL input)
			(pin RDRCLKU input)
			(pin REGCEL input)
			(pin REGCEU input)
			(pin RST input)
			(pin RSTREGL input)
			(pin RSTREGU input)
			(pin SBITERR output)
			(pin TSTBRAMRST input)
			(pin TSTCNT0 input)
			(pin TSTCNT1 input)
			(pin TSTCNT2 input)
			(pin TSTCNT3 input)
			(pin TSTCNT4 input)
			(pin TSTCNT5 input)
			(pin TSTCNT6 input)
			(pin TSTCNT7 input)
			(pin TSTCNT8 input)
			(pin TSTCNT9 input)
			(pin TSTCNT10 input)
			(pin TSTCNT11 input)
			(pin TSTCNT12 input)
			(pin TSTFLAGIN input)
			(pin TSTIN0 input)
			(pin TSTIN1 input)
			(pin TSTIN2 input)
			(pin TSTIN3 input)
			(pin TSTIN4 input)
			(pin TSTOFF input)
			(pin TSTOUT0 output)
			(pin TSTOUT1 output)
			(pin TSTOUT2 output)
			(pin TSTOUT3 output)
			(pin TSTOUT4 output)
			(pin TSTRDCNTOFF input)
			(pin TSTRDOS0 input)
			(pin TSTRDOS1 input)
			(pin TSTRDOS2 input)
			(pin TSTRDOS3 input)
			(pin TSTRDOS4 input)
			(pin TSTRDOS5 input)
			(pin TSTRDOS6 input)
			(pin TSTRDOS7 input)
			(pin TSTRDOS8 input)
			(pin TSTRDOS9 input)
			(pin TSTRDOS10 input)
			(pin TSTRDOS11 input)
			(pin TSTRDOS12 input)
			(pin TSTWRCNTOFF input)
			(pin TSTWROS0 input)
			(pin TSTWROS1 input)
			(pin TSTWROS2 input)
			(pin TSTWROS3 input)
			(pin TSTWROS4 input)
			(pin TSTWROS5 input)
			(pin TSTWROS6 input)
			(pin TSTWROS7 input)
			(pin TSTWROS8 input)
			(pin TSTWROS9 input)
			(pin TSTWROS10 input)
			(pin TSTWROS11 input)
			(pin TSTWROS12 input)
			(pin WRCLKL input)
			(pin WRCLKU input)
			(pin WRCOUNT0 output)
			(pin WRCOUNT1 output)
			(pin WRCOUNT2 output)
			(pin WRCOUNT3 output)
			(pin WRCOUNT4 output)
			(pin WRCOUNT5 output)
			(pin WRCOUNT6 output)
			(pin WRCOUNT7 output)
			(pin WRCOUNT8 output)
			(pin WRCOUNT9 output)
			(pin WRCOUNT10 output)
			(pin WRCOUNT11 output)
			(pin WRCOUNT12 output)
			(pin WRENL input)
			(pin WRENU input)
			(pin WRERR output)
			(conn FIFO36E1 ALMOSTEMPTY ==> ALMOSTEMPTY ALMOSTEMPTY)
			(conn FIFO36E1 ALMOSTFULL ==> ALMOSTFULL ALMOSTFULL)
			(conn FIFO36E1 DBITERR ==> DBITERR DBITERR)
			(conn FIFO36E1 DOP0 ==> DOP0 DOP0)
			(conn FIFO36E1 DOP1 ==> DOP1 DOP1)
			(conn FIFO36E1 DOP2 ==> DOP2 DOP2)
			(conn FIFO36E1 DOP3 ==> DOP3 DOP3)
			(conn FIFO36E1 DOP4 ==> DOP4 DOP4)
			(conn FIFO36E1 DOP5 ==> DOP5 DOP5)
			(conn FIFO36E1 DOP6 ==> DOP6 DOP6)
			(conn FIFO36E1 DOP7 ==> DOP7 DOP7)
			(conn FIFO36E1 DO0 ==> DO0 DO0)
			(conn FIFO36E1 DO1 ==> DO1 DO1)
			(conn FIFO36E1 DO2 ==> DO2 DO2)
			(conn FIFO36E1 DO3 ==> DO3 DO3)
			(conn FIFO36E1 DO4 ==> DO4 DO4)
			(conn FIFO36E1 DO5 ==> DO5 DO5)
			(conn FIFO36E1 DO6 ==> DO6 DO6)
			(conn FIFO36E1 DO7 ==> DO7 DO7)
			(conn FIFO36E1 DO8 ==> DO8 DO8)
			(conn FIFO36E1 DO9 ==> DO9 DO9)
			(conn FIFO36E1 DO10 ==> DO10 DO10)
			(conn FIFO36E1 DO11 ==> DO11 DO11)
			(conn FIFO36E1 DO12 ==> DO12 DO12)
			(conn FIFO36E1 DO13 ==> DO13 DO13)
			(conn FIFO36E1 DO14 ==> DO14 DO14)
			(conn FIFO36E1 DO15 ==> DO15 DO15)
			(conn FIFO36E1 DO16 ==> DO16 DO16)
			(conn FIFO36E1 DO17 ==> DO17 DO17)
			(conn FIFO36E1 DO18 ==> DO18 DO18)
			(conn FIFO36E1 DO19 ==> DO19 DO19)
			(conn FIFO36E1 DO20 ==> DO20 DO20)
			(conn FIFO36E1 DO21 ==> DO21 DO21)
			(conn FIFO36E1 DO22 ==> DO22 DO22)
			(conn FIFO36E1 DO23 ==> DO23 DO23)
			(conn FIFO36E1 DO24 ==> DO24 DO24)
			(conn FIFO36E1 DO25 ==> DO25 DO25)
			(conn FIFO36E1 DO26 ==> DO26 DO26)
			(conn FIFO36E1 DO27 ==> DO27 DO27)
			(conn FIFO36E1 DO28 ==> DO28 DO28)
			(conn FIFO36E1 DO29 ==> DO29 DO29)
			(conn FIFO36E1 DO30 ==> DO30 DO30)
			(conn FIFO36E1 DO31 ==> DO31 DO31)
			(conn FIFO36E1 DO32 ==> DO32 DO32)
			(conn FIFO36E1 DO33 ==> DO33 DO33)
			(conn FIFO36E1 DO34 ==> DO34 DO34)
			(conn FIFO36E1 DO35 ==> DO35 DO35)
			(conn FIFO36E1 DO36 ==> DO36 DO36)
			(conn FIFO36E1 DO37 ==> DO37 DO37)
			(conn FIFO36E1 DO38 ==> DO38 DO38)
			(conn FIFO36E1 DO39 ==> DO39 DO39)
			(conn FIFO36E1 DO40 ==> DO40 DO40)
			(conn FIFO36E1 DO41 ==> DO41 DO41)
			(conn FIFO36E1 DO42 ==> DO42 DO42)
			(conn FIFO36E1 DO43 ==> DO43 DO43)
			(conn FIFO36E1 DO44 ==> DO44 DO44)
			(conn FIFO36E1 DO45 ==> DO45 DO45)
			(conn FIFO36E1 DO46 ==> DO46 DO46)
			(conn FIFO36E1 DO47 ==> DO47 DO47)
			(conn FIFO36E1 DO48 ==> DO48 DO48)
			(conn FIFO36E1 DO49 ==> DO49 DO49)
			(conn FIFO36E1 DO50 ==> DO50 DO50)
			(conn FIFO36E1 DO51 ==> DO51 DO51)
			(conn FIFO36E1 DO52 ==> DO52 DO52)
			(conn FIFO36E1 DO53 ==> DO53 DO53)
			(conn FIFO36E1 DO54 ==> DO54 DO54)
			(conn FIFO36E1 DO55 ==> DO55 DO55)
			(conn FIFO36E1 DO56 ==> DO56 DO56)
			(conn FIFO36E1 DO57 ==> DO57 DO57)
			(conn FIFO36E1 DO58 ==> DO58 DO58)
			(conn FIFO36E1 DO59 ==> DO59 DO59)
			(conn FIFO36E1 DO60 ==> DO60 DO60)
			(conn FIFO36E1 DO61 ==> DO61 DO61)
			(conn FIFO36E1 DO62 ==> DO62 DO62)
			(conn FIFO36E1 DO63 ==> DO63 DO63)
			(conn FIFO36E1 ECCPARITY0 ==> ECCPARITY0 ECCPARITY0)
			(conn FIFO36E1 ECCPARITY1 ==> ECCPARITY1 ECCPARITY1)
			(conn FIFO36E1 ECCPARITY2 ==> ECCPARITY2 ECCPARITY2)
			(conn FIFO36E1 ECCPARITY3 ==> ECCPARITY3 ECCPARITY3)
			(conn FIFO36E1 ECCPARITY4 ==> ECCPARITY4 ECCPARITY4)
			(conn FIFO36E1 ECCPARITY5 ==> ECCPARITY5 ECCPARITY5)
			(conn FIFO36E1 ECCPARITY6 ==> ECCPARITY6 ECCPARITY6)
			(conn FIFO36E1 ECCPARITY7 ==> ECCPARITY7 ECCPARITY7)
			(conn FIFO36E1 EMPTY ==> EMPTY EMPTY)
			(conn FIFO36E1 FULL ==> FULL FULL)
			(conn FIFO36E1 RDCOUNT0 ==> RDCOUNT0 RDCOUNT0)
			(conn FIFO36E1 RDCOUNT1 ==> RDCOUNT1 RDCOUNT1)
			(conn FIFO36E1 RDCOUNT2 ==> RDCOUNT2 RDCOUNT2)
			(conn FIFO36E1 RDCOUNT3 ==> RDCOUNT3 RDCOUNT3)
			(conn FIFO36E1 RDCOUNT4 ==> RDCOUNT4 RDCOUNT4)
			(conn FIFO36E1 RDCOUNT5 ==> RDCOUNT5 RDCOUNT5)
			(conn FIFO36E1 RDCOUNT6 ==> RDCOUNT6 RDCOUNT6)
			(conn FIFO36E1 RDCOUNT7 ==> RDCOUNT7 RDCOUNT7)
			(conn FIFO36E1 RDCOUNT8 ==> RDCOUNT8 RDCOUNT8)
			(conn FIFO36E1 RDCOUNT9 ==> RDCOUNT9 RDCOUNT9)
			(conn FIFO36E1 RDCOUNT10 ==> RDCOUNT10 RDCOUNT10)
			(conn FIFO36E1 RDCOUNT11 ==> RDCOUNT11 RDCOUNT11)
			(conn FIFO36E1 RDCOUNT12 ==> RDCOUNT12 RDCOUNT12)
			(conn FIFO36E1 RDERR ==> RDERR RDERR)
			(conn FIFO36E1 SBITERR ==> SBITERR SBITERR)
			(conn FIFO36E1 TSTOUT0 ==> TSTOUT0 TSTOUT0)
			(conn FIFO36E1 TSTOUT1 ==> TSTOUT1 TSTOUT1)
			(conn FIFO36E1 TSTOUT2 ==> TSTOUT2 TSTOUT2)
			(conn FIFO36E1 TSTOUT3 ==> TSTOUT3 TSTOUT3)
			(conn FIFO36E1 TSTOUT4 ==> TSTOUT4 TSTOUT4)
			(conn FIFO36E1 WRCOUNT0 ==> WRCOUNT0 WRCOUNT0)
			(conn FIFO36E1 WRCOUNT1 ==> WRCOUNT1 WRCOUNT1)
			(conn FIFO36E1 WRCOUNT2 ==> WRCOUNT2 WRCOUNT2)
			(conn FIFO36E1 WRCOUNT3 ==> WRCOUNT3 WRCOUNT3)
			(conn FIFO36E1 WRCOUNT4 ==> WRCOUNT4 WRCOUNT4)
			(conn FIFO36E1 WRCOUNT5 ==> WRCOUNT5 WRCOUNT5)
			(conn FIFO36E1 WRCOUNT6 ==> WRCOUNT6 WRCOUNT6)
			(conn FIFO36E1 WRCOUNT7 ==> WRCOUNT7 WRCOUNT7)
			(conn FIFO36E1 WRCOUNT8 ==> WRCOUNT8 WRCOUNT8)
			(conn FIFO36E1 WRCOUNT9 ==> WRCOUNT9 WRCOUNT9)
			(conn FIFO36E1 WRCOUNT10 ==> WRCOUNT10 WRCOUNT10)
			(conn FIFO36E1 WRCOUNT11 ==> WRCOUNT11 WRCOUNT11)
			(conn FIFO36E1 WRCOUNT12 ==> WRCOUNT12 WRCOUNT12)
			(conn FIFO36E1 WRERR ==> WRERR WRERR)
			(conn FIFO36E1 DIADI0 <== DIADI0 DIADI0)
			(conn FIFO36E1 DIADI1 <== DIADI1 DIADI1)
			(conn FIFO36E1 DIADI2 <== DIADI2 DIADI2)
			(conn FIFO36E1 DIADI3 <== DIADI3 DIADI3)
			(conn FIFO36E1 DIADI4 <== DIADI4 DIADI4)
			(conn FIFO36E1 DIADI5 <== DIADI5 DIADI5)
			(conn FIFO36E1 DIADI6 <== DIADI6 DIADI6)
			(conn FIFO36E1 DIADI7 <== DIADI7 DIADI7)
			(conn FIFO36E1 DIADI8 <== DIADI8 DIADI8)
			(conn FIFO36E1 DIADI9 <== DIADI9 DIADI9)
			(conn FIFO36E1 DIADI10 <== DIADI10 DIADI10)
			(conn FIFO36E1 DIADI11 <== DIADI11 DIADI11)
			(conn FIFO36E1 DIADI12 <== DIADI12 DIADI12)
			(conn FIFO36E1 DIADI13 <== DIADI13 DIADI13)
			(conn FIFO36E1 DIADI14 <== DIADI14 DIADI14)
			(conn FIFO36E1 DIADI15 <== DIADI15 DIADI15)
			(conn FIFO36E1 DIADI16 <== DIADI16 DIADI16)
			(conn FIFO36E1 DIADI17 <== DIADI17 DIADI17)
			(conn FIFO36E1 DIADI18 <== DIADI18 DIADI18)
			(conn FIFO36E1 DIADI19 <== DIADI19 DIADI19)
			(conn FIFO36E1 DIADI20 <== DIADI20 DIADI20)
			(conn FIFO36E1 DIADI21 <== DIADI21 DIADI21)
			(conn FIFO36E1 DIADI22 <== DIADI22 DIADI22)
			(conn FIFO36E1 DIADI23 <== DIADI23 DIADI23)
			(conn FIFO36E1 DIADI24 <== DIADI24 DIADI24)
			(conn FIFO36E1 DIADI25 <== DIADI25 DIADI25)
			(conn FIFO36E1 DIADI26 <== DIADI26 DIADI26)
			(conn FIFO36E1 DIADI27 <== DIADI27 DIADI27)
			(conn FIFO36E1 DIADI28 <== DIADI28 DIADI28)
			(conn FIFO36E1 DIADI29 <== DIADI29 DIADI29)
			(conn FIFO36E1 DIADI30 <== DIADI30 DIADI30)
			(conn FIFO36E1 DIADI31 <== DIADI31 DIADI31)
			(conn FIFO36E1 DIBDI0 <== DIBDI0 DIBDI0)
			(conn FIFO36E1 DIBDI1 <== DIBDI1 DIBDI1)
			(conn FIFO36E1 DIBDI2 <== DIBDI2 DIBDI2)
			(conn FIFO36E1 DIBDI3 <== DIBDI3 DIBDI3)
			(conn FIFO36E1 DIBDI4 <== DIBDI4 DIBDI4)
			(conn FIFO36E1 DIBDI5 <== DIBDI5 DIBDI5)
			(conn FIFO36E1 DIBDI6 <== DIBDI6 DIBDI6)
			(conn FIFO36E1 DIBDI7 <== DIBDI7 DIBDI7)
			(conn FIFO36E1 DIBDI8 <== DIBDI8 DIBDI8)
			(conn FIFO36E1 DIBDI9 <== DIBDI9 DIBDI9)
			(conn FIFO36E1 DIBDI10 <== DIBDI10 DIBDI10)
			(conn FIFO36E1 DIBDI11 <== DIBDI11 DIBDI11)
			(conn FIFO36E1 DIBDI12 <== DIBDI12 DIBDI12)
			(conn FIFO36E1 DIBDI13 <== DIBDI13 DIBDI13)
			(conn FIFO36E1 DIBDI14 <== DIBDI14 DIBDI14)
			(conn FIFO36E1 DIBDI15 <== DIBDI15 DIBDI15)
			(conn FIFO36E1 DIBDI16 <== DIBDI16 DIBDI16)
			(conn FIFO36E1 DIBDI17 <== DIBDI17 DIBDI17)
			(conn FIFO36E1 DIBDI18 <== DIBDI18 DIBDI18)
			(conn FIFO36E1 DIBDI19 <== DIBDI19 DIBDI19)
			(conn FIFO36E1 DIBDI20 <== DIBDI20 DIBDI20)
			(conn FIFO36E1 DIBDI21 <== DIBDI21 DIBDI21)
			(conn FIFO36E1 DIBDI22 <== DIBDI22 DIBDI22)
			(conn FIFO36E1 DIBDI23 <== DIBDI23 DIBDI23)
			(conn FIFO36E1 DIBDI24 <== DIBDI24 DIBDI24)
			(conn FIFO36E1 DIBDI25 <== DIBDI25 DIBDI25)
			(conn FIFO36E1 DIBDI26 <== DIBDI26 DIBDI26)
			(conn FIFO36E1 DIBDI27 <== DIBDI27 DIBDI27)
			(conn FIFO36E1 DIBDI28 <== DIBDI28 DIBDI28)
			(conn FIFO36E1 DIBDI29 <== DIBDI29 DIBDI29)
			(conn FIFO36E1 DIBDI30 <== DIBDI30 DIBDI30)
			(conn FIFO36E1 DIBDI31 <== DIBDI31 DIBDI31)
			(conn FIFO36E1 DIPADIP0 <== DIPADIP0 DIPADIP0)
			(conn FIFO36E1 DIPADIP1 <== DIPADIP1 DIPADIP1)
			(conn FIFO36E1 DIPADIP2 <== DIPADIP2 DIPADIP2)
			(conn FIFO36E1 DIPADIP3 <== DIPADIP3 DIPADIP3)
			(conn FIFO36E1 DIPBDIP0 <== DIPBDIP0 DIPBDIP0)
			(conn FIFO36E1 DIPBDIP1 <== DIPBDIP1 DIPBDIP1)
			(conn FIFO36E1 DIPBDIP2 <== DIPBDIP2 DIPBDIP2)
			(conn FIFO36E1 DIPBDIP3 <== DIPBDIP3 DIPBDIP3)
			(conn FIFO36E1 INJECTDBITERR <== INJECTDBITERR INJECTDBITERR)
			(conn FIFO36E1 INJECTSBITERR <== INJECTSBITERR INJECTSBITERR)
			(conn FIFO36E1 RDCLKL <== RDCLKLINV OUT)
			(conn FIFO36E1 RDCLKU <== RDCLKUINV OUT)
			(conn FIFO36E1 RDENL <== RDENLINV OUT)
			(conn FIFO36E1 RDENU <== RDENUINV OUT)
			(conn FIFO36E1 RDRCLKL <== RDRCLKLINV OUT)
			(conn FIFO36E1 RDRCLKU <== RDRCLKUINV OUT)
			(conn FIFO36E1 REGCEL <== REGCEL REGCEL)
			(conn FIFO36E1 REGCEU <== REGCEU REGCEU)
			(conn FIFO36E1 RST <== RSTINV OUT)
			(conn FIFO36E1 RSTREGL <== RSTREGLINV OUT)
			(conn FIFO36E1 RSTREGU <== RSTREGUINV OUT)
			(conn FIFO36E1 TSTBRAMRST <== TSTBRAMRST TSTBRAMRST)
			(conn FIFO36E1 TSTCNT0 <== TSTCNT0 TSTCNT0)
			(conn FIFO36E1 TSTCNT1 <== TSTCNT1 TSTCNT1)
			(conn FIFO36E1 TSTCNT2 <== TSTCNT2 TSTCNT2)
			(conn FIFO36E1 TSTCNT3 <== TSTCNT3 TSTCNT3)
			(conn FIFO36E1 TSTCNT4 <== TSTCNT4 TSTCNT4)
			(conn FIFO36E1 TSTCNT5 <== TSTCNT5 TSTCNT5)
			(conn FIFO36E1 TSTCNT6 <== TSTCNT6 TSTCNT6)
			(conn FIFO36E1 TSTCNT7 <== TSTCNT7 TSTCNT7)
			(conn FIFO36E1 TSTCNT8 <== TSTCNT8 TSTCNT8)
			(conn FIFO36E1 TSTCNT9 <== TSTCNT9 TSTCNT9)
			(conn FIFO36E1 TSTCNT10 <== TSTCNT10 TSTCNT10)
			(conn FIFO36E1 TSTCNT11 <== TSTCNT11 TSTCNT11)
			(conn FIFO36E1 TSTCNT12 <== TSTCNT12 TSTCNT12)
			(conn FIFO36E1 TSTFLAGIN <== TSTFLAGIN TSTFLAGIN)
			(conn FIFO36E1 TSTIN0 <== TSTIN0 TSTIN0)
			(conn FIFO36E1 TSTIN1 <== TSTIN1 TSTIN1)
			(conn FIFO36E1 TSTIN2 <== TSTIN2 TSTIN2)
			(conn FIFO36E1 TSTIN3 <== TSTIN3 TSTIN3)
			(conn FIFO36E1 TSTIN4 <== TSTIN4 TSTIN4)
			(conn FIFO36E1 TSTOFF <== TSTOFF TSTOFF)
			(conn FIFO36E1 TSTRDCNTOFF <== TSTRDCNTOFF TSTRDCNTOFF)
			(conn FIFO36E1 TSTRDOS0 <== TSTRDOS0 TSTRDOS0)
			(conn FIFO36E1 TSTRDOS1 <== TSTRDOS1 TSTRDOS1)
			(conn FIFO36E1 TSTRDOS2 <== TSTRDOS2 TSTRDOS2)
			(conn FIFO36E1 TSTRDOS3 <== TSTRDOS3 TSTRDOS3)
			(conn FIFO36E1 TSTRDOS4 <== TSTRDOS4 TSTRDOS4)
			(conn FIFO36E1 TSTRDOS5 <== TSTRDOS5 TSTRDOS5)
			(conn FIFO36E1 TSTRDOS6 <== TSTRDOS6 TSTRDOS6)
			(conn FIFO36E1 TSTRDOS7 <== TSTRDOS7 TSTRDOS7)
			(conn FIFO36E1 TSTRDOS8 <== TSTRDOS8 TSTRDOS8)
			(conn FIFO36E1 TSTRDOS9 <== TSTRDOS9 TSTRDOS9)
			(conn FIFO36E1 TSTRDOS10 <== TSTRDOS10 TSTRDOS10)
			(conn FIFO36E1 TSTRDOS11 <== TSTRDOS11 TSTRDOS11)
			(conn FIFO36E1 TSTRDOS12 <== TSTRDOS12 TSTRDOS12)
			(conn FIFO36E1 TSTWRCNTOFF <== TSTWRCNTOFF TSTWRCNTOFF)
			(conn FIFO36E1 TSTWROS0 <== TSTWROS0 TSTWROS0)
			(conn FIFO36E1 TSTWROS1 <== TSTWROS1 TSTWROS1)
			(conn FIFO36E1 TSTWROS2 <== TSTWROS2 TSTWROS2)
			(conn FIFO36E1 TSTWROS3 <== TSTWROS3 TSTWROS3)
			(conn FIFO36E1 TSTWROS4 <== TSTWROS4 TSTWROS4)
			(conn FIFO36E1 TSTWROS5 <== TSTWROS5 TSTWROS5)
			(conn FIFO36E1 TSTWROS6 <== TSTWROS6 TSTWROS6)
			(conn FIFO36E1 TSTWROS7 <== TSTWROS7 TSTWROS7)
			(conn FIFO36E1 TSTWROS8 <== TSTWROS8 TSTWROS8)
			(conn FIFO36E1 TSTWROS9 <== TSTWROS9 TSTWROS9)
			(conn FIFO36E1 TSTWROS10 <== TSTWROS10 TSTWROS10)
			(conn FIFO36E1 TSTWROS11 <== TSTWROS11 TSTWROS11)
			(conn FIFO36E1 TSTWROS12 <== TSTWROS12 TSTWROS12)
			(conn FIFO36E1 WRCLKL <== WRCLKLINV OUT)
			(conn FIFO36E1 WRCLKU <== WRCLKUINV OUT)
			(conn FIFO36E1 WRENL <== WRENLINV OUT)
			(conn FIFO36E1 WRENU <== WRENUINV OUT)
		)
		(element WEBWEU0 1
			(pin WEBWEU0 output)
		)
		(element ADDRBWRADDRU6 1
			(pin ADDRBWRADDRU6 output)
		)
		(element WEBWEU5 1
			(pin WEBWEU5 output)
		)
		(element RSTREGBU 1
			(pin RSTREGBU output)
		)
		(element REGCEBL 1
			(pin REGCEBL output)
		)
		(element ADDRBWRADDRL11 1
			(pin ADDRBWRADDRL11 output)
		)
		(element ADDRARDADDRU5 1
			(pin ADDRARDADDRU5 output)
		)
		(element WEBWEU7 1
			(pin WEBWEU7 output)
		)
		(element CASCADEOUTB 1
			(pin CASCADEOUTB input)
		)
		(element WEBWEL7 1
			(pin WEBWEL7 output)
		)
		(element ADDRARDADDRL2 1
			(pin ADDRARDADDRL2 output)
		)
		(element ADDRBWRADDRU14 1
			(pin ADDRBWRADDRU14 output)
		)
		(element ADDRBWRADDRU7 1
			(pin ADDRBWRADDRU7 output)
		)
		(element ADDRBWRADDRU2 1
			(pin ADDRBWRADDRU2 output)
		)
		(element WEAU2 1
			(pin WEAU2 output)
		)
		(element WEBWEU6 1
			(pin WEBWEU6 output)
		)
		(element ADDRBWRADDRL10 1
			(pin ADDRBWRADDRL10 output)
		)
		(element ADDRBWRADDRL15 1
			(pin ADDRBWRADDRL15 output)
		)
		(element ADDRARDADDRU3 1
			(pin ADDRARDADDRU3 output)
		)
		(element ADDRBWRADDRL5 1
			(pin ADDRBWRADDRL5 output)
		)
		(element CASCADEOUTA 1
			(pin CASCADEOUTA input)
		)
		(element WEAU3 1
			(pin WEAU3 output)
		)
		(element ADDRBWRADDRU13 1
			(pin ADDRBWRADDRU13 output)
		)
		(element ADDRARDADDRU10 1
			(pin ADDRARDADDRU10 output)
		)
		(element RSTRAMBL 1
			(pin RSTRAMBL output)
		)
		(element ADDRBWRADDRL13 1
			(pin ADDRBWRADDRL13 output)
		)
		(element ADDRARDADDRU4 1
			(pin ADDRARDADDRU4 output)
		)
		(element ADDRARDADDRU13 1
			(pin ADDRARDADDRU13 output)
		)
		(element ADDRBWRADDRU11 1
			(pin ADDRBWRADDRU11 output)
		)
		(element ADDRBWRADDRU9 1
			(pin ADDRBWRADDRU9 output)
		)
		(element ADDRBWRADDRL4 1
			(pin ADDRBWRADDRL4 output)
		)
		(element WEAL2 1
			(pin WEAL2 output)
		)
		(element ADDRARDADDRU14 1
			(pin ADDRARDADDRU14 output)
		)
		(element WEAU0 1
			(pin WEAU0 output)
		)
		(element ADDRBWRADDRU4 1
			(pin ADDRBWRADDRU4 output)
		)
		(element ADDRARDADDRU2 1
			(pin ADDRARDADDRU2 output)
		)
		(element ADDRBWRADDRL2 1
			(pin ADDRBWRADDRL2 output)
		)
		(element ADDRARDADDRU0 1
			(pin ADDRARDADDRU0 output)
		)
		(element REGCLKBU 1
			(pin REGCLKBU output)
		)
		(element ADDRARDADDRL1 1
			(pin ADDRARDADDRL1 output)
		)
		(element ADDRARDADDRL15 1
			(pin ADDRARDADDRL15 output)
		)
		(element WEBWEL6 1
			(pin WEBWEL6 output)
		)
		(element ADDRBWRADDRU3 1
			(pin ADDRBWRADDRU3 output)
		)
		(element REGCEBU 1
			(pin REGCEBU output)
		)
		(element RSTREGBL 1
			(pin RSTREGBL output)
		)
		(element REGCLKBL 1
			(pin REGCLKBL output)
		)
		(element ADDRARDADDRL11 1
			(pin ADDRARDADDRL11 output)
		)
		(element WEAL1 1
			(pin WEAL1 output)
		)
		(element WEBWEL3 1
			(pin WEBWEL3 output)
		)
		(element ADDRBWRADDRU10 1
			(pin ADDRBWRADDRU10 output)
		)
		(element WEBWEL4 1
			(pin WEBWEL4 output)
		)
		(element ADDRARDADDRL8 1
			(pin ADDRARDADDRL8 output)
		)
		(element WEAU1 1
			(pin WEAU1 output)
		)
		(element ADDRARDADDRL0 1
			(pin ADDRARDADDRL0 output)
		)
		(element WEAL3 1
			(pin WEAL3 output)
		)
		(element ADDRBWRADDRL6 1
			(pin ADDRBWRADDRL6 output)
		)
		(element ADDRARDADDRU7 1
			(pin ADDRARDADDRU7 output)
		)
		(element ADDRBWRADDRL9 1
			(pin ADDRBWRADDRL9 output)
		)
		(element ADDRARDADDRL3 1
			(pin ADDRARDADDRL3 output)
		)
		(element ADDRARDADDRU12 1
			(pin ADDRARDADDRU12 output)
		)
		(element WEAL0 1
			(pin WEAL0 output)
		)
		(element ADDRBWRADDRL8 1
			(pin ADDRBWRADDRL8 output)
		)
		(element ADDRARDADDRU1 1
			(pin ADDRARDADDRU1 output)
		)
		(element ADDRARDADDRU6 1
			(pin ADDRARDADDRU6 output)
		)
		(element RSTRAMBU 1
			(pin RSTRAMBU output)
		)
		(element ADDRARDADDRL7 1
			(pin ADDRARDADDRL7 output)
		)
		(element WEBWEL0 1
			(pin WEBWEL0 output)
		)
		(element CASCADEINA 1
			(pin CASCADEINA output)
		)
		(element WEBWEL2 1
			(pin WEBWEL2 output)
		)
		(element ADDRARDADDRU8 1
			(pin ADDRARDADDRU8 output)
		)
		(element WEBWEL5 1
			(pin WEBWEL5 output)
		)
		(element ADDRBWRADDRL7 1
			(pin ADDRBWRADDRL7 output)
		)
		(element ADDRARDADDRL4 1
			(pin ADDRARDADDRL4 output)
		)
		(element ADDRBWRADDRU8 1
			(pin ADDRBWRADDRU8 output)
		)
		(element ADDRBWRADDRL3 1
			(pin ADDRBWRADDRL3 output)
		)
		(element WEBWEU3 1
			(pin WEBWEU3 output)
		)
		(element ADDRARDADDRL10 1
			(pin ADDRARDADDRL10 output)
		)
		(element ADDRARDADDRL13 1
			(pin ADDRARDADDRL13 output)
		)
		(element ADDRARDADDRU9 1
			(pin ADDRARDADDRU9 output)
		)
		(element RSTRAMARSTRAMU 1
			(pin RSTRAMARSTRAMU output)
		)
		(element ADDRBWRADDRL1 1
			(pin ADDRBWRADDRL1 output)
		)
		(element ADDRARDADDRU11 1
			(pin ADDRARDADDRU11 output)
		)
		(element ADDRBWRADDRU5 1
			(pin ADDRBWRADDRU5 output)
		)
		(element WEBWEU2 1
			(pin WEBWEU2 output)
		)
		(element ADDRBWRADDRU1 1
			(pin ADDRBWRADDRU1 output)
		)
		(element WEBWEL1 1
			(pin WEBWEL1 output)
		)
		(element ADDRBWRADDRL12 1
			(pin ADDRBWRADDRL12 output)
		)
		(element CASCADEINB 1
			(pin CASCADEINB output)
		)
		(element WEBWEU1 1
			(pin WEBWEU1 output)
		)
		(element ADDRBWRADDRL14 1
			(pin ADDRBWRADDRL14 output)
		)
		(element ADDRARDADDRL14 1
			(pin ADDRARDADDRL14 output)
		)
		(element ADDRBWRADDRU12 1
			(pin ADDRBWRADDRU12 output)
		)
		(element ADDRARDADDRL5 1
			(pin ADDRARDADDRL5 output)
		)
		(element ADDRARDADDRL9 1
			(pin ADDRARDADDRL9 output)
		)
		(element ADDRARDADDRL12 1
			(pin ADDRARDADDRL12 output)
		)
		(element WEBWEU4 1
			(pin WEBWEU4 output)
		)
		(element ADDRARDADDRL6 1
			(pin ADDRARDADDRL6 output)
		)
		(element ADDRBWRADDRL0 1
			(pin ADDRBWRADDRL0 output)
		)
		(element ADDRBWRADDRU0 1
			(pin ADDRBWRADDRU0 output)
		)
	)
	(primitive_def FRAME_ECC 53 55
		(pin SYNDROMEVALID SYNDROMEVALID output)
		(pin SYNDROME12 SYNDROME12 output)
		(pin SYNDROME11 SYNDROME11 output)
		(pin SYNDROME10 SYNDROME10 output)
		(pin SYNDROME9 SYNDROME9 output)
		(pin SYNDROME8 SYNDROME8 output)
		(pin SYNDROME7 SYNDROME7 output)
		(pin SYNDROME6 SYNDROME6 output)
		(pin SYNDROME5 SYNDROME5 output)
		(pin SYNDROME4 SYNDROME4 output)
		(pin SYNDROME3 SYNDROME3 output)
		(pin SYNDROME2 SYNDROME2 output)
		(pin SYNDROME1 SYNDROME1 output)
		(pin SYNDROME0 SYNDROME0 output)
		(pin ECCERROR ECCERROR output)
		(pin ECCERRORSINGLE ECCERRORSINGLE output)
		(pin CRCERROR CRCERROR output)
		(pin FAR23 FAR23 output)
		(pin FAR22 FAR22 output)
		(pin FAR21 FAR21 output)
		(pin FAR20 FAR20 output)
		(pin FAR19 FAR19 output)
		(pin FAR18 FAR18 output)
		(pin FAR17 FAR17 output)
		(pin FAR16 FAR16 output)
		(pin FAR15 FAR15 output)
		(pin FAR14 FAR14 output)
		(pin FAR13 FAR13 output)
		(pin FAR12 FAR12 output)
		(pin FAR11 FAR11 output)
		(pin FAR10 FAR10 output)
		(pin FAR9 FAR9 output)
		(pin FAR8 FAR8 output)
		(pin FAR7 FAR7 output)
		(pin FAR6 FAR6 output)
		(pin FAR5 FAR5 output)
		(pin FAR4 FAR4 output)
		(pin FAR3 FAR3 output)
		(pin FAR2 FAR2 output)
		(pin FAR1 FAR1 output)
		(pin FAR0 FAR0 output)
		(pin SYNWORD6 SYNWORD6 output)
		(pin SYNWORD5 SYNWORD5 output)
		(pin SYNWORD4 SYNWORD4 output)
		(pin SYNWORD3 SYNWORD3 output)
		(pin SYNWORD2 SYNWORD2 output)
		(pin SYNWORD1 SYNWORD1 output)
		(pin SYNWORD0 SYNWORD0 output)
		(pin SYNBIT4 SYNBIT4 output)
		(pin SYNBIT3 SYNBIT3 output)
		(pin SYNBIT2 SYNBIT2 output)
		(pin SYNBIT1 SYNBIT1 output)
		(pin SYNBIT0 SYNBIT0 output)
		(element CRCERROR 1
			(pin CRCERROR input)
			(conn CRCERROR CRCERROR <== FRAME_ECC CRCERROR)
		)
		(element SYNDROME0 1
			(pin SYNDROME0 input)
			(conn SYNDROME0 SYNDROME0 <== FRAME_ECC SYNDROME0)
		)
		(element SYNDROME9 1
			(pin SYNDROME9 input)
			(conn SYNDROME9 SYNDROME9 <== FRAME_ECC SYNDROME9)
		)
		(element ECCERROR 1
			(pin ECCERROR input)
			(conn ECCERROR ECCERROR <== FRAME_ECC ECCERROR)
		)
		(element SYNDROMEVALID 1
			(pin SYNDROMEVALID input)
			(conn SYNDROMEVALID SYNDROMEVALID <== FRAME_ECC SYNDROMEVALID)
		)
		(element SYNDROME10 1
			(pin SYNDROME10 input)
			(conn SYNDROME10 SYNDROME10 <== FRAME_ECC SYNDROME10)
		)
		(element SYNDROME4 1
			(pin SYNDROME4 input)
			(conn SYNDROME4 SYNDROME4 <== FRAME_ECC SYNDROME4)
		)
		(element FRAME_ECC 53 # BEL
			(pin SYNDROMEVALID output)
			(pin SYNDROME12 output)
			(pin SYNDROME11 output)
			(pin SYNDROME10 output)
			(pin SYNDROME9 output)
			(pin SYNDROME8 output)
			(pin SYNDROME7 output)
			(pin SYNDROME6 output)
			(pin SYNDROME5 output)
			(pin SYNDROME4 output)
			(pin SYNDROME3 output)
			(pin SYNDROME2 output)
			(pin SYNDROME1 output)
			(pin SYNDROME0 output)
			(pin ECCERRORSINGLE output)
			(pin ECCERROR output)
			(pin CRCERROR output)
			(pin FAR23 output)
			(pin FAR22 output)
			(pin FAR21 output)
			(pin FAR20 output)
			(pin FAR19 output)
			(pin FAR18 output)
			(pin FAR17 output)
			(pin FAR16 output)
			(pin FAR15 output)
			(pin FAR14 output)
			(pin FAR13 output)
			(pin FAR12 output)
			(pin FAR11 output)
			(pin FAR10 output)
			(pin FAR9 output)
			(pin FAR8 output)
			(pin FAR7 output)
			(pin FAR6 output)
			(pin FAR5 output)
			(pin FAR4 output)
			(pin FAR3 output)
			(pin FAR2 output)
			(pin FAR1 output)
			(pin FAR0 output)
			(pin SYNWORD6 output)
			(pin SYNWORD5 output)
			(pin SYNWORD4 output)
			(pin SYNWORD3 output)
			(pin SYNWORD2 output)
			(pin SYNWORD1 output)
			(pin SYNWORD0 output)
			(pin SYNBIT4 output)
			(pin SYNBIT3 output)
			(pin SYNBIT2 output)
			(pin SYNBIT1 output)
			(pin SYNBIT0 output)
			(conn FRAME_ECC SYNDROMEVALID ==> SYNDROMEVALID SYNDROMEVALID)
			(conn FRAME_ECC SYNDROME12 ==> SYNDROME12 SYNDROME12)
			(conn FRAME_ECC SYNDROME11 ==> SYNDROME11 SYNDROME11)
			(conn FRAME_ECC SYNDROME10 ==> SYNDROME10 SYNDROME10)
			(conn FRAME_ECC SYNDROME9 ==> SYNDROME9 SYNDROME9)
			(conn FRAME_ECC SYNDROME8 ==> SYNDROME8 SYNDROME8)
			(conn FRAME_ECC SYNDROME7 ==> SYNDROME7 SYNDROME7)
			(conn FRAME_ECC SYNDROME6 ==> SYNDROME6 SYNDROME6)
			(conn FRAME_ECC SYNDROME5 ==> SYNDROME5 SYNDROME5)
			(conn FRAME_ECC SYNDROME4 ==> SYNDROME4 SYNDROME4)
			(conn FRAME_ECC SYNDROME3 ==> SYNDROME3 SYNDROME3)
			(conn FRAME_ECC SYNDROME2 ==> SYNDROME2 SYNDROME2)
			(conn FRAME_ECC SYNDROME1 ==> SYNDROME1 SYNDROME1)
			(conn FRAME_ECC SYNDROME0 ==> SYNDROME0 SYNDROME0)
			(conn FRAME_ECC ECCERRORSINGLE ==> ECCERRORSINGLE ECCERRORSINGLE)
			(conn FRAME_ECC ECCERROR ==> ECCERROR ECCERROR)
			(conn FRAME_ECC CRCERROR ==> CRCERROR CRCERROR)
			(conn FRAME_ECC FAR23 ==> FAR23 FAR23)
			(conn FRAME_ECC FAR22 ==> FAR22 FAR22)
			(conn FRAME_ECC FAR21 ==> FAR21 FAR21)
			(conn FRAME_ECC FAR20 ==> FAR20 FAR20)
			(conn FRAME_ECC FAR19 ==> FAR19 FAR19)
			(conn FRAME_ECC FAR18 ==> FAR18 FAR18)
			(conn FRAME_ECC FAR17 ==> FAR17 FAR17)
			(conn FRAME_ECC FAR16 ==> FAR16 FAR16)
			(conn FRAME_ECC FAR15 ==> FAR15 FAR15)
			(conn FRAME_ECC FAR14 ==> FAR14 FAR14)
			(conn FRAME_ECC FAR13 ==> FAR13 FAR13)
			(conn FRAME_ECC FAR12 ==> FAR12 FAR12)
			(conn FRAME_ECC FAR11 ==> FAR11 FAR11)
			(conn FRAME_ECC FAR10 ==> FAR10 FAR10)
			(conn FRAME_ECC FAR9 ==> FAR9 FAR9)
			(conn FRAME_ECC FAR8 ==> FAR8 FAR8)
			(conn FRAME_ECC FAR7 ==> FAR7 FAR7)
			(conn FRAME_ECC FAR6 ==> FAR6 FAR6)
			(conn FRAME_ECC FAR5 ==> FAR5 FAR5)
			(conn FRAME_ECC FAR4 ==> FAR4 FAR4)
			(conn FRAME_ECC FAR3 ==> FAR3 FAR3)
			(conn FRAME_ECC FAR2 ==> FAR2 FAR2)
			(conn FRAME_ECC FAR1 ==> FAR1 FAR1)
			(conn FRAME_ECC FAR0 ==> FAR0 FAR0)
			(conn FRAME_ECC SYNWORD6 ==> SYNWORD6 SYNWORD6)
			(conn FRAME_ECC SYNWORD5 ==> SYNWORD5 SYNWORD5)
			(conn FRAME_ECC SYNWORD4 ==> SYNWORD4 SYNWORD4)
			(conn FRAME_ECC SYNWORD3 ==> SYNWORD3 SYNWORD3)
			(conn FRAME_ECC SYNWORD2 ==> SYNWORD2 SYNWORD2)
			(conn FRAME_ECC SYNWORD1 ==> SYNWORD1 SYNWORD1)
			(conn FRAME_ECC SYNWORD0 ==> SYNWORD0 SYNWORD0)
			(conn FRAME_ECC SYNBIT4 ==> SYNBIT4 SYNBIT4)
			(conn FRAME_ECC SYNBIT3 ==> SYNBIT3 SYNBIT3)
			(conn FRAME_ECC SYNBIT2 ==> SYNBIT2 SYNBIT2)
			(conn FRAME_ECC SYNBIT1 ==> SYNBIT1 SYNBIT1)
			(conn FRAME_ECC SYNBIT0 ==> SYNBIT0 SYNBIT0)
		)
		(element SYNDROME3 1
			(pin SYNDROME3 input)
			(conn SYNDROME3 SYNDROME3 <== FRAME_ECC SYNDROME3)
		)
		(element SYNDROME11 1
			(pin SYNDROME11 input)
			(conn SYNDROME11 SYNDROME11 <== FRAME_ECC SYNDROME11)
		)
		(element SYNDROME5 1
			(pin SYNDROME5 input)
			(conn SYNDROME5 SYNDROME5 <== FRAME_ECC SYNDROME5)
		)
		(element SYNDROME2 1
			(pin SYNDROME2 input)
			(conn SYNDROME2 SYNDROME2 <== FRAME_ECC SYNDROME2)
		)
		(element SYNDROME8 1
			(pin SYNDROME8 input)
			(conn SYNDROME8 SYNDROME8 <== FRAME_ECC SYNDROME8)
		)
		(element SYNDROME6 1
			(pin SYNDROME6 input)
			(conn SYNDROME6 SYNDROME6 <== FRAME_ECC SYNDROME6)
		)
		(element SYNDROME7 1
			(pin SYNDROME7 input)
			(conn SYNDROME7 SYNDROME7 <== FRAME_ECC SYNDROME7)
		)
		(element SYNDROME1 1
			(pin SYNDROME1 input)
			(conn SYNDROME1 SYNDROME1 <== FRAME_ECC SYNDROME1)
		)
		(element SYNDROME12 1
			(pin SYNDROME12 input)
			(conn SYNDROME12 SYNDROME12 <== FRAME_ECC SYNDROME12)
		)
		(element ECCERRORSINGLE 1
			(pin ECCERRORSINGLE input)
			(conn ECCERRORSINGLE ECCERRORSINGLE <== FRAME_ECC ECCERRORSINGLE)
		)
		(element FAR23 1
			(pin FAR23 input)
			(conn FAR23 FAR23 <== FRAME_ECC FAR23)
		)
		(element FAR22 1
			(pin FAR22 input)
			(conn FAR22 FAR22 <== FRAME_ECC FAR22)
		)
		(element FAR21 1
			(pin FAR21 input)
			(conn FAR21 FAR21 <== FRAME_ECC FAR21)
		)
		(element FAR20 1
			(pin FAR20 input)
			(conn FAR20 FAR20 <== FRAME_ECC FAR20)
		)
		(element FAR19 1
			(pin FAR19 input)
			(conn FAR19 FAR19 <== FRAME_ECC FAR19)
		)
		(element FAR18 1
			(pin FAR18 input)
			(conn FAR18 FAR18 <== FRAME_ECC FAR18)
		)
		(element FAR17 1
			(pin FAR17 input)
			(conn FAR17 FAR17 <== FRAME_ECC FAR17)
		)
		(element FAR16 1
			(pin FAR16 input)
			(conn FAR16 FAR16 <== FRAME_ECC FAR16)
		)
		(element FAR15 1
			(pin FAR15 input)
			(conn FAR15 FAR15 <== FRAME_ECC FAR15)
		)
		(element FAR14 1
			(pin FAR14 input)
			(conn FAR14 FAR14 <== FRAME_ECC FAR14)
		)
		(element FAR13 1
			(pin FAR13 input)
			(conn FAR13 FAR13 <== FRAME_ECC FAR13)
		)
		(element FAR12 1
			(pin FAR12 input)
			(conn FAR12 FAR12 <== FRAME_ECC FAR12)
		)
		(element FAR11 1
			(pin FAR11 input)
			(conn FAR11 FAR11 <== FRAME_ECC FAR11)
		)
		(element FAR10 1
			(pin FAR10 input)
			(conn FAR10 FAR10 <== FRAME_ECC FAR10)
		)
		(element FAR9 1
			(pin FAR9 input)
			(conn FAR9 FAR9 <== FRAME_ECC FAR9)
		)
		(element FAR8 1
			(pin FAR8 input)
			(conn FAR8 FAR8 <== FRAME_ECC FAR8)
		)
		(element FAR7 1
			(pin FAR7 input)
			(conn FAR7 FAR7 <== FRAME_ECC FAR7)
		)
		(element FAR6 1
			(pin FAR6 input)
			(conn FAR6 FAR6 <== FRAME_ECC FAR6)
		)
		(element FAR5 1
			(pin FAR5 input)
			(conn FAR5 FAR5 <== FRAME_ECC FAR5)
		)
		(element FAR4 1
			(pin FAR4 input)
			(conn FAR4 FAR4 <== FRAME_ECC FAR4)
		)
		(element FAR3 1
			(pin FAR3 input)
			(conn FAR3 FAR3 <== FRAME_ECC FAR3)
		)
		(element FAR2 1
			(pin FAR2 input)
			(conn FAR2 FAR2 <== FRAME_ECC FAR2)
		)
		(element FAR1 1
			(pin FAR1 input)
			(conn FAR1 FAR1 <== FRAME_ECC FAR1)
		)
		(element FAR0 1
			(pin FAR0 input)
			(conn FAR0 FAR0 <== FRAME_ECC FAR0)
		)
		(element SYNWORD6 1
			(pin SYNWORD6 input)
			(conn SYNWORD6 SYNWORD6 <== FRAME_ECC SYNWORD6)
		)
		(element SYNWORD5 1
			(pin SYNWORD5 input)
			(conn SYNWORD5 SYNWORD5 <== FRAME_ECC SYNWORD5)
		)
		(element SYNWORD4 1
			(pin SYNWORD4 input)
			(conn SYNWORD4 SYNWORD4 <== FRAME_ECC SYNWORD4)
		)
		(element SYNWORD3 1
			(pin SYNWORD3 input)
			(conn SYNWORD3 SYNWORD3 <== FRAME_ECC SYNWORD3)
		)
		(element SYNWORD2 1
			(pin SYNWORD2 input)
			(conn SYNWORD2 SYNWORD2 <== FRAME_ECC SYNWORD2)
		)
		(element SYNWORD1 1
			(pin SYNWORD1 input)
			(conn SYNWORD1 SYNWORD1 <== FRAME_ECC SYNWORD1)
		)
		(element SYNWORD0 1
			(pin SYNWORD0 input)
			(conn SYNWORD0 SYNWORD0 <== FRAME_ECC SYNWORD0)
		)
		(element SYNBIT4 1
			(pin SYNBIT4 input)
			(conn SYNBIT4 SYNBIT4 <== FRAME_ECC SYNBIT4)
		)
		(element SYNBIT3 1
			(pin SYNBIT3 input)
			(conn SYNBIT3 SYNBIT3 <== FRAME_ECC SYNBIT3)
		)
		(element SYNBIT2 1
			(pin SYNBIT2 input)
			(conn SYNBIT2 SYNBIT2 <== FRAME_ECC SYNBIT2)
		)
		(element SYNBIT1 1
			(pin SYNBIT1 input)
			(conn SYNBIT1 SYNBIT1 <== FRAME_ECC SYNBIT1)
		)
		(element SYNBIT0 1
			(pin SYNBIT0 input)
			(conn SYNBIT0 SYNBIT0 <== FRAME_ECC SYNBIT0)
		)
		(element FARSRC 0
			(cfg EFAR FAR)
		)
	)
	(primitive_def GLOBALSIG 0 21
		(element GLOBALSIG 4 # BEL
			(pin GHIGH output)
			(pin GWE output)
			(pin GSR output)
			(pin GSAVE output)
			(conn GLOBALSIG GHIGH ==> GHIGHANDUP 0)
			(conn GLOBALSIG GHIGH ==> GHIGHANDDOWN 1)
			(conn GLOBALSIG GWE ==> GWEANDUP 1)
			(conn GLOBALSIG GWE ==> GWEANDDOWN 0)
			(conn GLOBALSIG GSR ==> GSRANDUP 0)
			(conn GLOBALSIG GSR ==> GSRANDDOWN 1)
			(conn GLOBALSIG GSAVE ==> GSAVEANDUP 1)
			(conn GLOBALSIG GSAVE ==> GSAVEANDDOWN 0)
		)
		(element UP1MUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn UP1MUX OUT ==> GSRANDUP 1)
			(conn UP1MUX OUT ==> GSAVEANDUP 0)
			(conn UP1MUX 0 <== UP1_GND 0)
			(conn UP1MUX 1 <== UP1_VCC 1)
		)
		(element UP2MUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn UP2MUX OUT ==> GWEANDUP 0)
			(conn UP2MUX OUT ==> GHIGHANDUP 1)
			(conn UP2MUX 0 <== UP2_GND 0)
			(conn UP2MUX 1 <== UP2_VCC 1)
		)
		(element DOWN1MUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn DOWN1MUX OUT ==> GWEANDDOWN 1)
			(conn DOWN1MUX OUT ==> GHIGHANDDOWN 0)
			(conn DOWN1MUX 0 <== DOWN1_GND 0)
			(conn DOWN1MUX 1 <== DOWN1_VCC 1)
		)
		(element DOWN2MUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn DOWN2MUX OUT ==> GSAVEANDDOWN 1)
			(conn DOWN2MUX OUT ==> GSRANDDOWN 0)
			(conn DOWN2MUX 0 <== DOWN2_GND 0)
			(conn DOWN2MUX 1 <== DOWN2_VCC 1)
		)
		(element UP1_VCC 1 # BEL
			(pin 1 output)
			(conn UP1_VCC 1 ==> UP1MUX 1)
		)
		(element UP1_GND 1 # BEL
			(pin 0 output)
			(conn UP1_GND 0 ==> UP1MUX 0)
		)
		(element UP2_VCC 1 # BEL
			(pin 1 output)
			(conn UP2_VCC 1 ==> UP2MUX 1)
		)
		(element UP2_GND 1 # BEL
			(pin 0 output)
			(conn UP2_GND 0 ==> UP2MUX 0)
		)
		(element DOWN1_VCC 1 # BEL
			(pin 1 output)
			(conn DOWN1_VCC 1 ==> DOWN1MUX 1)
		)
		(element DOWN1_GND 1 # BEL
			(pin 0 output)
			(conn DOWN1_GND 0 ==> DOWN1MUX 0)
		)
		(element DOWN2_VCC 1 # BEL
			(pin 1 output)
			(conn DOWN2_VCC 1 ==> DOWN2MUX 1)
		)
		(element DOWN2_GND 1 # BEL
			(pin 0 output)
			(conn DOWN2_GND 0 ==> DOWN2MUX 0)
		)
		(element GWEANDUP 3 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin O output)
			(conn GWEANDUP 0 <== UP2MUX OUT)
			(conn GWEANDUP 1 <== GLOBALSIG GWE)
		)
		(element GSRANDUP 3 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin O output)
			(conn GSRANDUP 0 <== GLOBALSIG GSR)
			(conn GSRANDUP 1 <== UP1MUX OUT)
		)
		(element GSAVEANDUP 3 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin O output)
			(conn GSAVEANDUP 0 <== UP1MUX OUT)
			(conn GSAVEANDUP 1 <== GLOBALSIG GSAVE)
		)
		(element GHIGHANDUP 3 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin O output)
			(conn GHIGHANDUP 0 <== GLOBALSIG GHIGH)
			(conn GHIGHANDUP 1 <== UP2MUX OUT)
		)
		(element GSAVEANDDOWN 3 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin O output)
			(conn GSAVEANDDOWN 0 <== GLOBALSIG GSAVE)
			(conn GSAVEANDDOWN 1 <== DOWN2MUX OUT)
		)
		(element GSRANDDOWN 3 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin O output)
			(conn GSRANDDOWN 0 <== DOWN2MUX OUT)
			(conn GSRANDDOWN 1 <== GLOBALSIG GSR)
		)
		(element GWEANDDOWN 3 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin O output)
			(conn GWEANDDOWN 0 <== GLOBALSIG GWE)
			(conn GWEANDDOWN 1 <== DOWN1MUX OUT)
		)
		(element GHIGHANDDOWN 3 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin O output)
			(conn GHIGHANDDOWN 0 <== DOWN1MUX OUT)
			(conn GHIGHANDDOWN 1 <== GLOBALSIG GHIGH)
		)
	)
	(primitive_def GTHE1_QUAD 1047 1070
		(pin CLKTESTSIG9 CLKTESTSIG9 input)
		(pin CLKTESTSIG8 CLKTESTSIG8 input)
		(pin CLKTESTSIG7 CLKTESTSIG7 input)
		(pin CLKTESTSIG6 CLKTESTSIG6 input)
		(pin CLKTESTSIG5 CLKTESTSIG5 input)
		(pin CLKTESTSIG4 CLKTESTSIG4 input)
		(pin CLKTESTSIG3 CLKTESTSIG3 input)
		(pin CLKTESTSIG2 CLKTESTSIG2 input)
		(pin CLKTESTSIG1 CLKTESTSIG1 input)
		(pin CLKTESTSIG0 CLKTESTSIG0 input)
		(pin DADDR15 DADDR15 input)
		(pin DADDR14 DADDR14 input)
		(pin DADDR13 DADDR13 input)
		(pin DADDR12 DADDR12 input)
		(pin DADDR11 DADDR11 input)
		(pin DADDR10 DADDR10 input)
		(pin DADDR9 DADDR9 input)
		(pin DADDR8 DADDR8 input)
		(pin DADDR7 DADDR7 input)
		(pin DADDR6 DADDR6 input)
		(pin DADDR5 DADDR5 input)
		(pin DADDR4 DADDR4 input)
		(pin DADDR3 DADDR3 input)
		(pin DADDR2 DADDR2 input)
		(pin DADDR1 DADDR1 input)
		(pin DADDR0 DADDR0 input)
		(pin DCLK DCLK input)
		(pin DEN DEN input)
		(pin DFETRAINCTRL0 DFETRAINCTRL0 input)
		(pin DFETRAINCTRL1 DFETRAINCTRL1 input)
		(pin DFETRAINCTRL2 DFETRAINCTRL2 input)
		(pin DFETRAINCTRL3 DFETRAINCTRL3 input)
		(pin DI15 DI15 input)
		(pin DI14 DI14 input)
		(pin DI13 DI13 input)
		(pin DI12 DI12 input)
		(pin DI11 DI11 input)
		(pin DI10 DI10 input)
		(pin DI9 DI9 input)
		(pin DI8 DI8 input)
		(pin DI7 DI7 input)
		(pin DI6 DI6 input)
		(pin DI5 DI5 input)
		(pin DI4 DI4 input)
		(pin DI3 DI3 input)
		(pin DI2 DI2 input)
		(pin DI1 DI1 input)
		(pin DI0 DI0 input)
		(pin DISABLEDRP DISABLEDRP input)
		(pin DRDY DRDY output)
		(pin DRPDO15 DRPDO15 output)
		(pin DRPDO14 DRPDO14 output)
		(pin DRPDO13 DRPDO13 output)
		(pin DRPDO12 DRPDO12 output)
		(pin DRPDO11 DRPDO11 output)
		(pin DRPDO10 DRPDO10 output)
		(pin DRPDO9 DRPDO9 output)
		(pin DRPDO8 DRPDO8 output)
		(pin DRPDO7 DRPDO7 output)
		(pin DRPDO6 DRPDO6 output)
		(pin DRPDO5 DRPDO5 output)
		(pin DRPDO4 DRPDO4 output)
		(pin DRPDO3 DRPDO3 output)
		(pin DRPDO2 DRPDO2 output)
		(pin DRPDO1 DRPDO1 output)
		(pin DRPDO0 DRPDO0 output)
		(pin DWE DWE input)
		(pin GTHRESET GTHRESET input)
		(pin GTHX2LANE01 GTHX2LANE01 input)
		(pin GTHX2LANE23 GTHX2LANE23 input)
		(pin GTHX4LANE GTHX4LANE input)
		(pin GTHINIT GTHINIT input)
		(pin MGMTPCSLANESEL3 MGMTPCSLANESEL3 input)
		(pin MGMTPCSLANESEL2 MGMTPCSLANESEL2 input)
		(pin MGMTPCSLANESEL1 MGMTPCSLANESEL1 input)
		(pin MGMTPCSLANESEL0 MGMTPCSLANESEL0 input)
		(pin MGMTPCSMMDADDR4 MGMTPCSMMDADDR4 input)
		(pin MGMTPCSMMDADDR3 MGMTPCSMMDADDR3 input)
		(pin MGMTPCSMMDADDR2 MGMTPCSMMDADDR2 input)
		(pin MGMTPCSMMDADDR1 MGMTPCSMMDADDR1 input)
		(pin MGMTPCSMMDADDR0 MGMTPCSMMDADDR0 input)
		(pin MGMTPCSRDACK MGMTPCSRDACK output)
		(pin MGMTPCSRDDATA15 MGMTPCSRDDATA15 output)
		(pin MGMTPCSRDDATA14 MGMTPCSRDDATA14 output)
		(pin MGMTPCSRDDATA13 MGMTPCSRDDATA13 output)
		(pin MGMTPCSRDDATA12 MGMTPCSRDDATA12 output)
		(pin MGMTPCSRDDATA11 MGMTPCSRDDATA11 output)
		(pin MGMTPCSRDDATA10 MGMTPCSRDDATA10 output)
		(pin MGMTPCSRDDATA9 MGMTPCSRDDATA9 output)
		(pin MGMTPCSRDDATA8 MGMTPCSRDDATA8 output)
		(pin MGMTPCSRDDATA7 MGMTPCSRDDATA7 output)
		(pin MGMTPCSRDDATA6 MGMTPCSRDDATA6 output)
		(pin MGMTPCSRDDATA5 MGMTPCSRDDATA5 output)
		(pin MGMTPCSRDDATA4 MGMTPCSRDDATA4 output)
		(pin MGMTPCSRDDATA3 MGMTPCSRDDATA3 output)
		(pin MGMTPCSRDDATA2 MGMTPCSRDDATA2 output)
		(pin MGMTPCSRDDATA1 MGMTPCSRDDATA1 output)
		(pin MGMTPCSRDDATA0 MGMTPCSRDDATA0 output)
		(pin MGMTPCSREGADDR15 MGMTPCSREGADDR15 input)
		(pin MGMTPCSREGADDR14 MGMTPCSREGADDR14 input)
		(pin MGMTPCSREGADDR13 MGMTPCSREGADDR13 input)
		(pin MGMTPCSREGADDR12 MGMTPCSREGADDR12 input)
		(pin MGMTPCSREGADDR11 MGMTPCSREGADDR11 input)
		(pin MGMTPCSREGADDR10 MGMTPCSREGADDR10 input)
		(pin MGMTPCSREGADDR9 MGMTPCSREGADDR9 input)
		(pin MGMTPCSREGADDR8 MGMTPCSREGADDR8 input)
		(pin MGMTPCSREGADDR7 MGMTPCSREGADDR7 input)
		(pin MGMTPCSREGADDR6 MGMTPCSREGADDR6 input)
		(pin MGMTPCSREGADDR5 MGMTPCSREGADDR5 input)
		(pin MGMTPCSREGADDR4 MGMTPCSREGADDR4 input)
		(pin MGMTPCSREGADDR3 MGMTPCSREGADDR3 input)
		(pin MGMTPCSREGADDR2 MGMTPCSREGADDR2 input)
		(pin MGMTPCSREGADDR1 MGMTPCSREGADDR1 input)
		(pin MGMTPCSREGADDR0 MGMTPCSREGADDR0 input)
		(pin MGMTPCSREGRD MGMTPCSREGRD input)
		(pin MGMTPCSREGWR MGMTPCSREGWR input)
		(pin MGMTPCSWRDATA15 MGMTPCSWRDATA15 input)
		(pin MGMTPCSWRDATA14 MGMTPCSWRDATA14 input)
		(pin MGMTPCSWRDATA13 MGMTPCSWRDATA13 input)
		(pin MGMTPCSWRDATA12 MGMTPCSWRDATA12 input)
		(pin MGMTPCSWRDATA11 MGMTPCSWRDATA11 input)
		(pin MGMTPCSWRDATA10 MGMTPCSWRDATA10 input)
		(pin MGMTPCSWRDATA9 MGMTPCSWRDATA9 input)
		(pin MGMTPCSWRDATA8 MGMTPCSWRDATA8 input)
		(pin MGMTPCSWRDATA7 MGMTPCSWRDATA7 input)
		(pin MGMTPCSWRDATA6 MGMTPCSWRDATA6 input)
		(pin MGMTPCSWRDATA5 MGMTPCSWRDATA5 input)
		(pin MGMTPCSWRDATA4 MGMTPCSWRDATA4 input)
		(pin MGMTPCSWRDATA3 MGMTPCSWRDATA3 input)
		(pin MGMTPCSWRDATA2 MGMTPCSWRDATA2 input)
		(pin MGMTPCSWRDATA1 MGMTPCSWRDATA1 input)
		(pin MGMTPCSWRDATA0 MGMTPCSWRDATA0 input)
		(pin PLLPCSCLKDIV5 PLLPCSCLKDIV5 input)
		(pin PLLPCSCLKDIV4 PLLPCSCLKDIV4 input)
		(pin PLLPCSCLKDIV3 PLLPCSCLKDIV3 input)
		(pin PLLPCSCLKDIV2 PLLPCSCLKDIV2 input)
		(pin PLLPCSCLKDIV1 PLLPCSCLKDIV1 input)
		(pin PLLPCSCLKDIV0 PLLPCSCLKDIV0 input)
		(pin PLLREFCLKSEL2 PLLREFCLKSEL2 input)
		(pin PLLREFCLKSEL1 PLLREFCLKSEL1 input)
		(pin PLLREFCLKSEL0 PLLREFCLKSEL0 input)
		(pin POWERDOWN0 POWERDOWN0 input)
		(pin POWERDOWN1 POWERDOWN1 input)
		(pin POWERDOWN2 POWERDOWN2 input)
		(pin POWERDOWN3 POWERDOWN3 input)
		(pin REFCLK REFCLK input)
		(pin GTHINITDONE GTHINITDONE output)
		(pin RESETDONE1 RESETDONE1 output)
		(pin RESETDONE2 RESETDONE2 output)
		(pin RESETDONE3 RESETDONE3 output)
		(pin RXBUFRESET0 RXBUFRESET0 input)
		(pin RXBUFRESET1 RXBUFRESET1 input)
		(pin RXBUFRESET2 RXBUFRESET2 input)
		(pin RXBUFRESET3 RXBUFRESET3 input)
		(pin RXCODEERR07 RXCODEERR07 output)
		(pin RXCODEERR06 RXCODEERR06 output)
		(pin RXCODEERR05 RXCODEERR05 output)
		(pin RXCODEERR04 RXCODEERR04 output)
		(pin RXCODEERR03 RXCODEERR03 output)
		(pin RXCODEERR02 RXCODEERR02 output)
		(pin RXCODEERR01 RXCODEERR01 output)
		(pin RXCODEERR00 RXCODEERR00 output)
		(pin RXCODEERR17 RXCODEERR17 output)
		(pin RXCODEERR16 RXCODEERR16 output)
		(pin RXCODEERR15 RXCODEERR15 output)
		(pin RXCODEERR14 RXCODEERR14 output)
		(pin RXCODEERR13 RXCODEERR13 output)
		(pin RXCODEERR12 RXCODEERR12 output)
		(pin RXCODEERR11 RXCODEERR11 output)
		(pin RXCODEERR10 RXCODEERR10 output)
		(pin RXCODEERR27 RXCODEERR27 output)
		(pin RXCODEERR26 RXCODEERR26 output)
		(pin RXCODEERR25 RXCODEERR25 output)
		(pin RXCODEERR24 RXCODEERR24 output)
		(pin RXCODEERR23 RXCODEERR23 output)
		(pin RXCODEERR22 RXCODEERR22 output)
		(pin RXCODEERR21 RXCODEERR21 output)
		(pin RXCODEERR20 RXCODEERR20 output)
		(pin RXCODEERR37 RXCODEERR37 output)
		(pin RXCODEERR36 RXCODEERR36 output)
		(pin RXCODEERR35 RXCODEERR35 output)
		(pin RXCODEERR34 RXCODEERR34 output)
		(pin RXCODEERR33 RXCODEERR33 output)
		(pin RXCODEERR32 RXCODEERR32 output)
		(pin RXCODEERR31 RXCODEERR31 output)
		(pin RXCODEERR30 RXCODEERR30 output)
		(pin RXCTRLACK0 RXCTRLACK0 output)
		(pin RXCTRLACK1 RXCTRLACK1 output)
		(pin RXCTRLACK2 RXCTRLACK2 output)
		(pin RXCTRLACK3 RXCTRLACK3 output)
		(pin RXCTRL07 RXCTRL07 output)
		(pin RXCTRL06 RXCTRL06 output)
		(pin RXCTRL05 RXCTRL05 output)
		(pin RXCTRL04 RXCTRL04 output)
		(pin RXCTRL03 RXCTRL03 output)
		(pin RXCTRL02 RXCTRL02 output)
		(pin RXCTRL01 RXCTRL01 output)
		(pin RXCTRL00 RXCTRL00 output)
		(pin RXCTRL17 RXCTRL17 output)
		(pin RXCTRL16 RXCTRL16 output)
		(pin RXCTRL15 RXCTRL15 output)
		(pin RXCTRL14 RXCTRL14 output)
		(pin RXCTRL13 RXCTRL13 output)
		(pin RXCTRL12 RXCTRL12 output)
		(pin RXCTRL11 RXCTRL11 output)
		(pin RXCTRL10 RXCTRL10 output)
		(pin RXCTRL27 RXCTRL27 output)
		(pin RXCTRL26 RXCTRL26 output)
		(pin RXCTRL25 RXCTRL25 output)
		(pin RXCTRL24 RXCTRL24 output)
		(pin RXCTRL23 RXCTRL23 output)
		(pin RXCTRL22 RXCTRL22 output)
		(pin RXCTRL21 RXCTRL21 output)
		(pin RXCTRL20 RXCTRL20 output)
		(pin RXCTRL37 RXCTRL37 output)
		(pin RXCTRL36 RXCTRL36 output)
		(pin RXCTRL35 RXCTRL35 output)
		(pin RXCTRL34 RXCTRL34 output)
		(pin RXCTRL33 RXCTRL33 output)
		(pin RXCTRL32 RXCTRL32 output)
		(pin RXCTRL31 RXCTRL31 output)
		(pin RXCTRL30 RXCTRL30 output)
		(pin RXDATA063 RXDATA063 output)
		(pin RXDATA062 RXDATA062 output)
		(pin RXDATA061 RXDATA061 output)
		(pin RXDATA060 RXDATA060 output)
		(pin RXDATA059 RXDATA059 output)
		(pin RXDATA058 RXDATA058 output)
		(pin RXDATA057 RXDATA057 output)
		(pin RXDATA056 RXDATA056 output)
		(pin RXDATA055 RXDATA055 output)
		(pin RXDATA054 RXDATA054 output)
		(pin RXDATA053 RXDATA053 output)
		(pin RXDATA052 RXDATA052 output)
		(pin RXDATA051 RXDATA051 output)
		(pin RXDATA050 RXDATA050 output)
		(pin RXDATA049 RXDATA049 output)
		(pin RXDATA048 RXDATA048 output)
		(pin RXDATA047 RXDATA047 output)
		(pin RXDATA046 RXDATA046 output)
		(pin RXDATA045 RXDATA045 output)
		(pin RXDATA044 RXDATA044 output)
		(pin RXDATA043 RXDATA043 output)
		(pin RXDATA042 RXDATA042 output)
		(pin RXDATA041 RXDATA041 output)
		(pin RXDATA040 RXDATA040 output)
		(pin RXDATA039 RXDATA039 output)
		(pin RXDATA038 RXDATA038 output)
		(pin RXDATA037 RXDATA037 output)
		(pin RXDATA036 RXDATA036 output)
		(pin RXDATA035 RXDATA035 output)
		(pin RXDATA034 RXDATA034 output)
		(pin RXDATA033 RXDATA033 output)
		(pin RXDATA032 RXDATA032 output)
		(pin RXDATA031 RXDATA031 output)
		(pin RXDATA030 RXDATA030 output)
		(pin RXDATA029 RXDATA029 output)
		(pin RXDATA028 RXDATA028 output)
		(pin RXDATA027 RXDATA027 output)
		(pin RXDATA026 RXDATA026 output)
		(pin RXDATA025 RXDATA025 output)
		(pin RXDATA024 RXDATA024 output)
		(pin RXDATA023 RXDATA023 output)
		(pin RXDATA022 RXDATA022 output)
		(pin RXDATA021 RXDATA021 output)
		(pin RXDATA020 RXDATA020 output)
		(pin RXDATA019 RXDATA019 output)
		(pin RXDATA018 RXDATA018 output)
		(pin RXDATA017 RXDATA017 output)
		(pin RXDATA016 RXDATA016 output)
		(pin RXDATA015 RXDATA015 output)
		(pin RXDATA014 RXDATA014 output)
		(pin RXDATA013 RXDATA013 output)
		(pin RXDATA012 RXDATA012 output)
		(pin RXDATA011 RXDATA011 output)
		(pin RXDATA010 RXDATA010 output)
		(pin RXDATA09 RXDATA09 output)
		(pin RXDATA08 RXDATA08 output)
		(pin RXDATA07 RXDATA07 output)
		(pin RXDATA06 RXDATA06 output)
		(pin RXDATA05 RXDATA05 output)
		(pin RXDATA04 RXDATA04 output)
		(pin RXDATA03 RXDATA03 output)
		(pin RXDATA02 RXDATA02 output)
		(pin RXDATA01 RXDATA01 output)
		(pin RXDATA00 RXDATA00 output)
		(pin RXDATA163 RXDATA163 output)
		(pin RXDATA162 RXDATA162 output)
		(pin RXDATA161 RXDATA161 output)
		(pin RXDATA160 RXDATA160 output)
		(pin RXDATA159 RXDATA159 output)
		(pin RXDATA158 RXDATA158 output)
		(pin RXDATA157 RXDATA157 output)
		(pin RXDATA156 RXDATA156 output)
		(pin RXDATA155 RXDATA155 output)
		(pin RXDATA154 RXDATA154 output)
		(pin RXDATA153 RXDATA153 output)
		(pin RXDATA152 RXDATA152 output)
		(pin RXDATA151 RXDATA151 output)
		(pin RXDATA150 RXDATA150 output)
		(pin RXDATA149 RXDATA149 output)
		(pin RXDATA148 RXDATA148 output)
		(pin RXDATA147 RXDATA147 output)
		(pin RXDATA146 RXDATA146 output)
		(pin RXDATA145 RXDATA145 output)
		(pin RXDATA144 RXDATA144 output)
		(pin RXDATA143 RXDATA143 output)
		(pin RXDATA142 RXDATA142 output)
		(pin RXDATA141 RXDATA141 output)
		(pin RXDATA140 RXDATA140 output)
		(pin RXDATA139 RXDATA139 output)
		(pin RXDATA138 RXDATA138 output)
		(pin RXDATA137 RXDATA137 output)
		(pin RXDATA136 RXDATA136 output)
		(pin RXDATA135 RXDATA135 output)
		(pin RXDATA134 RXDATA134 output)
		(pin RXDATA133 RXDATA133 output)
		(pin RXDATA132 RXDATA132 output)
		(pin RXDATA131 RXDATA131 output)
		(pin RXDATA130 RXDATA130 output)
		(pin RXDATA129 RXDATA129 output)
		(pin RXDATA128 RXDATA128 output)
		(pin RXDATA127 RXDATA127 output)
		(pin RXDATA126 RXDATA126 output)
		(pin RXDATA125 RXDATA125 output)
		(pin RXDATA124 RXDATA124 output)
		(pin RXDATA123 RXDATA123 output)
		(pin RXDATA122 RXDATA122 output)
		(pin RXDATA121 RXDATA121 output)
		(pin RXDATA120 RXDATA120 output)
		(pin RXDATA119 RXDATA119 output)
		(pin RXDATA118 RXDATA118 output)
		(pin RXDATA117 RXDATA117 output)
		(pin RXDATA116 RXDATA116 output)
		(pin RXDATA115 RXDATA115 output)
		(pin RXDATA114 RXDATA114 output)
		(pin RXDATA113 RXDATA113 output)
		(pin RXDATA112 RXDATA112 output)
		(pin RXDATA111 RXDATA111 output)
		(pin RXDATA110 RXDATA110 output)
		(pin RXDATA19 RXDATA19 output)
		(pin RXDATA18 RXDATA18 output)
		(pin RXDATA17 RXDATA17 output)
		(pin RXDATA16 RXDATA16 output)
		(pin RXDATA15 RXDATA15 output)
		(pin RXDATA14 RXDATA14 output)
		(pin RXDATA13 RXDATA13 output)
		(pin RXDATA12 RXDATA12 output)
		(pin RXDATA11 RXDATA11 output)
		(pin RXDATA10 RXDATA10 output)
		(pin RXDATA263 RXDATA263 output)
		(pin RXDATA262 RXDATA262 output)
		(pin RXDATA261 RXDATA261 output)
		(pin RXDATA260 RXDATA260 output)
		(pin RXDATA259 RXDATA259 output)
		(pin RXDATA258 RXDATA258 output)
		(pin RXDATA257 RXDATA257 output)
		(pin RXDATA256 RXDATA256 output)
		(pin RXDATA255 RXDATA255 output)
		(pin RXDATA254 RXDATA254 output)
		(pin RXDATA253 RXDATA253 output)
		(pin RXDATA252 RXDATA252 output)
		(pin RXDATA251 RXDATA251 output)
		(pin RXDATA250 RXDATA250 output)
		(pin RXDATA249 RXDATA249 output)
		(pin RXDATA248 RXDATA248 output)
		(pin RXDATA247 RXDATA247 output)
		(pin RXDATA246 RXDATA246 output)
		(pin RXDATA245 RXDATA245 output)
		(pin RXDATA244 RXDATA244 output)
		(pin RXDATA243 RXDATA243 output)
		(pin RXDATA242 RXDATA242 output)
		(pin RXDATA241 RXDATA241 output)
		(pin RXDATA240 RXDATA240 output)
		(pin RXDATA239 RXDATA239 output)
		(pin RXDATA238 RXDATA238 output)
		(pin RXDATA237 RXDATA237 output)
		(pin RXDATA236 RXDATA236 output)
		(pin RXDATA235 RXDATA235 output)
		(pin RXDATA234 RXDATA234 output)
		(pin RXDATA233 RXDATA233 output)
		(pin RXDATA232 RXDATA232 output)
		(pin RXDATA231 RXDATA231 output)
		(pin RXDATA230 RXDATA230 output)
		(pin RXDATA229 RXDATA229 output)
		(pin RXDATA228 RXDATA228 output)
		(pin RXDATA227 RXDATA227 output)
		(pin RXDATA226 RXDATA226 output)
		(pin RXDATA225 RXDATA225 output)
		(pin RXDATA224 RXDATA224 output)
		(pin RXDATA223 RXDATA223 output)
		(pin RXDATA222 RXDATA222 output)
		(pin RXDATA221 RXDATA221 output)
		(pin RXDATA220 RXDATA220 output)
		(pin RXDATA219 RXDATA219 output)
		(pin RXDATA218 RXDATA218 output)
		(pin RXDATA217 RXDATA217 output)
		(pin RXDATA216 RXDATA216 output)
		(pin RXDATA215 RXDATA215 output)
		(pin RXDATA214 RXDATA214 output)
		(pin RXDATA213 RXDATA213 output)
		(pin RXDATA212 RXDATA212 output)
		(pin RXDATA211 RXDATA211 output)
		(pin RXDATA210 RXDATA210 output)
		(pin RXDATA29 RXDATA29 output)
		(pin RXDATA28 RXDATA28 output)
		(pin RXDATA27 RXDATA27 output)
		(pin RXDATA26 RXDATA26 output)
		(pin RXDATA25 RXDATA25 output)
		(pin RXDATA24 RXDATA24 output)
		(pin RXDATA23 RXDATA23 output)
		(pin RXDATA22 RXDATA22 output)
		(pin RXDATA21 RXDATA21 output)
		(pin RXDATA20 RXDATA20 output)
		(pin RXDATA363 RXDATA363 output)
		(pin RXDATA362 RXDATA362 output)
		(pin RXDATA361 RXDATA361 output)
		(pin RXDATA360 RXDATA360 output)
		(pin RXDATA359 RXDATA359 output)
		(pin RXDATA358 RXDATA358 output)
		(pin RXDATA357 RXDATA357 output)
		(pin RXDATA356 RXDATA356 output)
		(pin RXDATA355 RXDATA355 output)
		(pin RXDATA354 RXDATA354 output)
		(pin RXDATA353 RXDATA353 output)
		(pin RXDATA352 RXDATA352 output)
		(pin RXDATA351 RXDATA351 output)
		(pin RXDATA350 RXDATA350 output)
		(pin RXDATA349 RXDATA349 output)
		(pin RXDATA348 RXDATA348 output)
		(pin RXDATA347 RXDATA347 output)
		(pin RXDATA346 RXDATA346 output)
		(pin RXDATA345 RXDATA345 output)
		(pin RXDATA344 RXDATA344 output)
		(pin RXDATA343 RXDATA343 output)
		(pin RXDATA342 RXDATA342 output)
		(pin RXDATA341 RXDATA341 output)
		(pin RXDATA340 RXDATA340 output)
		(pin RXDATA339 RXDATA339 output)
		(pin RXDATA338 RXDATA338 output)
		(pin RXDATA337 RXDATA337 output)
		(pin RXDATA336 RXDATA336 output)
		(pin RXDATA335 RXDATA335 output)
		(pin RXDATA334 RXDATA334 output)
		(pin RXDATA333 RXDATA333 output)
		(pin RXDATA332 RXDATA332 output)
		(pin RXDATA331 RXDATA331 output)
		(pin RXDATA330 RXDATA330 output)
		(pin RXDATA329 RXDATA329 output)
		(pin RXDATA328 RXDATA328 output)
		(pin RXDATA327 RXDATA327 output)
		(pin RXDATA326 RXDATA326 output)
		(pin RXDATA325 RXDATA325 output)
		(pin RXDATA324 RXDATA324 output)
		(pin RXDATA323 RXDATA323 output)
		(pin RXDATA322 RXDATA322 output)
		(pin RXDATA321 RXDATA321 output)
		(pin RXDATA320 RXDATA320 output)
		(pin RXDATA319 RXDATA319 output)
		(pin RXDATA318 RXDATA318 output)
		(pin RXDATA317 RXDATA317 output)
		(pin RXDATA316 RXDATA316 output)
		(pin RXDATA315 RXDATA315 output)
		(pin RXDATA314 RXDATA314 output)
		(pin RXDATA313 RXDATA313 output)
		(pin RXDATA312 RXDATA312 output)
		(pin RXDATA311 RXDATA311 output)
		(pin RXDATA310 RXDATA310 output)
		(pin RXDATA39 RXDATA39 output)
		(pin RXDATA38 RXDATA38 output)
		(pin RXDATA37 RXDATA37 output)
		(pin RXDATA36 RXDATA36 output)
		(pin RXDATA35 RXDATA35 output)
		(pin RXDATA34 RXDATA34 output)
		(pin RXDATA33 RXDATA33 output)
		(pin RXDATA32 RXDATA32 output)
		(pin RXDATA31 RXDATA31 output)
		(pin RXDATA30 RXDATA30 output)
		(pin RXDISPERR07 RXDISPERR07 output)
		(pin RXDISPERR06 RXDISPERR06 output)
		(pin RXDISPERR05 RXDISPERR05 output)
		(pin RXDISPERR04 RXDISPERR04 output)
		(pin RXDISPERR03 RXDISPERR03 output)
		(pin RXDISPERR02 RXDISPERR02 output)
		(pin RXDISPERR01 RXDISPERR01 output)
		(pin RXDISPERR00 RXDISPERR00 output)
		(pin RXDISPERR17 RXDISPERR17 output)
		(pin RXDISPERR16 RXDISPERR16 output)
		(pin RXDISPERR15 RXDISPERR15 output)
		(pin RXDISPERR14 RXDISPERR14 output)
		(pin RXDISPERR13 RXDISPERR13 output)
		(pin RXDISPERR12 RXDISPERR12 output)
		(pin RXDISPERR11 RXDISPERR11 output)
		(pin RXDISPERR10 RXDISPERR10 output)
		(pin RXDISPERR27 RXDISPERR27 output)
		(pin RXDISPERR26 RXDISPERR26 output)
		(pin RXDISPERR25 RXDISPERR25 output)
		(pin RXDISPERR24 RXDISPERR24 output)
		(pin RXDISPERR23 RXDISPERR23 output)
		(pin RXDISPERR22 RXDISPERR22 output)
		(pin RXDISPERR21 RXDISPERR21 output)
		(pin RXDISPERR20 RXDISPERR20 output)
		(pin RXDISPERR37 RXDISPERR37 output)
		(pin RXDISPERR36 RXDISPERR36 output)
		(pin RXDISPERR35 RXDISPERR35 output)
		(pin RXDISPERR34 RXDISPERR34 output)
		(pin RXDISPERR33 RXDISPERR33 output)
		(pin RXDISPERR32 RXDISPERR32 output)
		(pin RXDISPERR31 RXDISPERR31 output)
		(pin RXDISPERR30 RXDISPERR30 output)
		(pin RXENCOMMADET0 RXENCOMMADET0 input)
		(pin RXENCOMMADET1 RXENCOMMADET1 input)
		(pin RXENCOMMADET2 RXENCOMMADET2 input)
		(pin RXENCOMMADET3 RXENCOMMADET3 input)
		(pin RXN0 RXN0 input)
		(pin RXN1 RXN1 input)
		(pin RXN2 RXN2 input)
		(pin RXN3 RXN3 input)
		(pin RXPOLARITY0 RXPOLARITY0 input)
		(pin RXPOLARITY1 RXPOLARITY1 input)
		(pin RXPOLARITY2 RXPOLARITY2 input)
		(pin RXPOLARITY3 RXPOLARITY3 input)
		(pin RXPOWERDOWN01 RXPOWERDOWN01 input)
		(pin RXPOWERDOWN00 RXPOWERDOWN00 input)
		(pin RXPOWERDOWN11 RXPOWERDOWN11 input)
		(pin RXPOWERDOWN10 RXPOWERDOWN10 input)
		(pin RXPOWERDOWN21 RXPOWERDOWN21 input)
		(pin RXPOWERDOWN20 RXPOWERDOWN20 input)
		(pin RXPOWERDOWN31 RXPOWERDOWN31 input)
		(pin RXPOWERDOWN30 RXPOWERDOWN30 input)
		(pin RXP0 RXP0 input)
		(pin RXP1 RXP1 input)
		(pin RXP2 RXP2 input)
		(pin RXP3 RXP3 input)
		(pin RXRATE01 RXRATE01 input)
		(pin RXRATE00 RXRATE00 input)
		(pin RXRATE11 RXRATE11 input)
		(pin RXRATE10 RXRATE10 input)
		(pin RXRATE21 RXRATE21 input)
		(pin RXRATE20 RXRATE20 input)
		(pin RXRATE31 RXRATE31 input)
		(pin RXRATE30 RXRATE30 input)
		(pin RXSLIP0 RXSLIP0 input)
		(pin RXSLIP1 RXSLIP1 input)
		(pin RXSLIP2 RXSLIP2 input)
		(pin RXSLIP3 RXSLIP3 input)
		(pin RXUSERCLKIN0 RXUSERCLKIN0 input)
		(pin RXUSERCLKIN1 RXUSERCLKIN1 input)
		(pin RXUSERCLKIN2 RXUSERCLKIN2 input)
		(pin RXUSERCLKIN3 RXUSERCLKIN3 input)
		(pin RXUSERCLKOUT0 RXUSERCLKOUT0 output)
		(pin RXUSERCLKOUT1 RXUSERCLKOUT1 output)
		(pin RXUSERCLKOUT2 RXUSERCLKOUT2 output)
		(pin RXUSERCLKOUT3 RXUSERCLKOUT3 output)
		(pin RXVALID07 RXVALID07 output)
		(pin RXVALID06 RXVALID06 output)
		(pin RXVALID05 RXVALID05 output)
		(pin RXVALID04 RXVALID04 output)
		(pin RXVALID03 RXVALID03 output)
		(pin RXVALID02 RXVALID02 output)
		(pin RXVALID01 RXVALID01 output)
		(pin RXVALID00 RXVALID00 output)
		(pin RXVALID17 RXVALID17 output)
		(pin RXVALID16 RXVALID16 output)
		(pin RXVALID15 RXVALID15 output)
		(pin RXVALID14 RXVALID14 output)
		(pin RXVALID13 RXVALID13 output)
		(pin RXVALID12 RXVALID12 output)
		(pin RXVALID11 RXVALID11 output)
		(pin RXVALID10 RXVALID10 output)
		(pin RXVALID27 RXVALID27 output)
		(pin RXVALID26 RXVALID26 output)
		(pin RXVALID25 RXVALID25 output)
		(pin RXVALID24 RXVALID24 output)
		(pin RXVALID23 RXVALID23 output)
		(pin RXVALID22 RXVALID22 output)
		(pin RXVALID21 RXVALID21 output)
		(pin RXVALID20 RXVALID20 output)
		(pin RXVALID37 RXVALID37 output)
		(pin RXVALID36 RXVALID36 output)
		(pin RXVALID35 RXVALID35 output)
		(pin RXVALID34 RXVALID34 output)
		(pin RXVALID33 RXVALID33 output)
		(pin RXVALID32 RXVALID32 output)
		(pin RXVALID31 RXVALID31 output)
		(pin RXVALID30 RXVALID30 output)
		(pin SAMPLERATE02 SAMPLERATE02 input)
		(pin SAMPLERATE01 SAMPLERATE01 input)
		(pin SAMPLERATE00 SAMPLERATE00 input)
		(pin SAMPLERATE12 SAMPLERATE12 input)
		(pin SAMPLERATE11 SAMPLERATE11 input)
		(pin SAMPLERATE10 SAMPLERATE10 input)
		(pin SAMPLERATE22 SAMPLERATE22 input)
		(pin SAMPLERATE21 SAMPLERATE21 input)
		(pin SAMPLERATE20 SAMPLERATE20 input)
		(pin SAMPLERATE32 SAMPLERATE32 input)
		(pin SAMPLERATE31 SAMPLERATE31 input)
		(pin SAMPLERATE30 SAMPLERATE30 input)
		(pin SCANCLK SCANCLK input)
		(pin SCANENB SCANENB input)
		(pin SCANIN15 SCANIN15 input)
		(pin SCANIN14 SCANIN14 input)
		(pin SCANIN13 SCANIN13 input)
		(pin SCANIN12 SCANIN12 input)
		(pin SCANIN11 SCANIN11 input)
		(pin SCANIN10 SCANIN10 input)
		(pin SCANIN9 SCANIN9 input)
		(pin SCANIN8 SCANIN8 input)
		(pin SCANIN7 SCANIN7 input)
		(pin SCANIN6 SCANIN6 input)
		(pin SCANIN5 SCANIN5 input)
		(pin SCANIN4 SCANIN4 input)
		(pin SCANIN3 SCANIN3 input)
		(pin SCANIN2 SCANIN2 input)
		(pin SCANIN1 SCANIN1 input)
		(pin SCANIN0 SCANIN0 input)
		(pin SCANMODEB SCANMODEB input)
		(pin SCANOUT15 SCANOUT15 output)
		(pin SCANOUT14 SCANOUT14 output)
		(pin SCANOUT13 SCANOUT13 output)
		(pin SCANOUT12 SCANOUT12 output)
		(pin SCANOUT11 SCANOUT11 output)
		(pin SCANOUT10 SCANOUT10 output)
		(pin SCANOUT9 SCANOUT9 output)
		(pin SCANOUT8 SCANOUT8 output)
		(pin SCANOUT7 SCANOUT7 output)
		(pin SCANOUT6 SCANOUT6 output)
		(pin SCANOUT5 SCANOUT5 output)
		(pin SCANOUT4 SCANOUT4 output)
		(pin SCANOUT3 SCANOUT3 output)
		(pin SCANOUT2 SCANOUT2 output)
		(pin SCANOUT1 SCANOUT1 output)
		(pin SCANOUT0 SCANOUT0 output)
		(pin SDSIDDQMODE SDSIDDQMODE input)
		(pin SDSSCANARST SDSSCANARST input)
		(pin SDSSCANCLK SDSSCANCLK input)
		(pin SDSSCANENB SDSSCANENB input)
		(pin SDSTSTFBCLK SDSTSTFBCLK output)
		(pin SDSTSTTDO SDSTSTTDO output)
		(pin TPCLK TPCLK input)
		(pin TPDI TPDI input)
		(pin TPDO TPDO output)
		(pin TPEXE TPEXE input)
		(pin TPRST TPRST input)
		(pin TPSENB TPSENB input)
		(pin TSTNOISECLK TSTNOISECLK input)
		(pin TSTNOISEMON TSTNOISEMON output)
		(pin TSTNOISESRC TSTNOISESRC input)
		(pin TSTPATH TSTPATH output)
		(pin TSTREFCLKFAB TSTREFCLKFAB output)
		(pin TSTREFCLKOUT TSTREFCLKOUT output)
		(pin TXBUFRESET0 TXBUFRESET0 input)
		(pin TXBUFRESET1 TXBUFRESET1 input)
		(pin TXBUFRESET2 TXBUFRESET2 input)
		(pin TXBUFRESET3 TXBUFRESET3 input)
		(pin TXCTRLACK0 TXCTRLACK0 output)
		(pin TXCTRLACK1 TXCTRLACK1 output)
		(pin TXCTRLACK2 TXCTRLACK2 output)
		(pin TXCTRLACK3 TXCTRLACK3 output)
		(pin TXCTRL07 TXCTRL07 input)
		(pin TXCTRL06 TXCTRL06 input)
		(pin TXCTRL05 TXCTRL05 input)
		(pin TXCTRL04 TXCTRL04 input)
		(pin TXCTRL03 TXCTRL03 input)
		(pin TXCTRL02 TXCTRL02 input)
		(pin TXCTRL01 TXCTRL01 input)
		(pin TXCTRL00 TXCTRL00 input)
		(pin TXCTRL17 TXCTRL17 input)
		(pin TXCTRL16 TXCTRL16 input)
		(pin TXCTRL15 TXCTRL15 input)
		(pin TXCTRL14 TXCTRL14 input)
		(pin TXCTRL13 TXCTRL13 input)
		(pin TXCTRL12 TXCTRL12 input)
		(pin TXCTRL11 TXCTRL11 input)
		(pin TXCTRL10 TXCTRL10 input)
		(pin TXCTRL27 TXCTRL27 input)
		(pin TXCTRL26 TXCTRL26 input)
		(pin TXCTRL25 TXCTRL25 input)
		(pin TXCTRL24 TXCTRL24 input)
		(pin TXCTRL23 TXCTRL23 input)
		(pin TXCTRL22 TXCTRL22 input)
		(pin TXCTRL21 TXCTRL21 input)
		(pin TXCTRL20 TXCTRL20 input)
		(pin TXCTRL37 TXCTRL37 input)
		(pin TXCTRL36 TXCTRL36 input)
		(pin TXCTRL35 TXCTRL35 input)
		(pin TXCTRL34 TXCTRL34 input)
		(pin TXCTRL33 TXCTRL33 input)
		(pin TXCTRL32 TXCTRL32 input)
		(pin TXCTRL31 TXCTRL31 input)
		(pin TXCTRL30 TXCTRL30 input)
		(pin TXDATAMSB07 TXDATAMSB07 input)
		(pin TXDATAMSB06 TXDATAMSB06 input)
		(pin TXDATAMSB05 TXDATAMSB05 input)
		(pin TXDATAMSB04 TXDATAMSB04 input)
		(pin TXDATAMSB03 TXDATAMSB03 input)
		(pin TXDATAMSB02 TXDATAMSB02 input)
		(pin TXDATAMSB01 TXDATAMSB01 input)
		(pin TXDATAMSB00 TXDATAMSB00 input)
		(pin TXDATAMSB17 TXDATAMSB17 input)
		(pin TXDATAMSB16 TXDATAMSB16 input)
		(pin TXDATAMSB15 TXDATAMSB15 input)
		(pin TXDATAMSB14 TXDATAMSB14 input)
		(pin TXDATAMSB13 TXDATAMSB13 input)
		(pin TXDATAMSB12 TXDATAMSB12 input)
		(pin TXDATAMSB11 TXDATAMSB11 input)
		(pin TXDATAMSB10 TXDATAMSB10 input)
		(pin TXDATAMSB27 TXDATAMSB27 input)
		(pin TXDATAMSB26 TXDATAMSB26 input)
		(pin TXDATAMSB25 TXDATAMSB25 input)
		(pin TXDATAMSB24 TXDATAMSB24 input)
		(pin TXDATAMSB23 TXDATAMSB23 input)
		(pin TXDATAMSB22 TXDATAMSB22 input)
		(pin TXDATAMSB21 TXDATAMSB21 input)
		(pin TXDATAMSB20 TXDATAMSB20 input)
		(pin TXDATAMSB37 TXDATAMSB37 input)
		(pin TXDATAMSB36 TXDATAMSB36 input)
		(pin TXDATAMSB35 TXDATAMSB35 input)
		(pin TXDATAMSB34 TXDATAMSB34 input)
		(pin TXDATAMSB33 TXDATAMSB33 input)
		(pin TXDATAMSB32 TXDATAMSB32 input)
		(pin TXDATAMSB31 TXDATAMSB31 input)
		(pin TXDATAMSB30 TXDATAMSB30 input)
		(pin TXDATA063 TXDATA063 input)
		(pin TXDATA062 TXDATA062 input)
		(pin TXDATA061 TXDATA061 input)
		(pin TXDATA060 TXDATA060 input)
		(pin TXDATA059 TXDATA059 input)
		(pin TXDATA058 TXDATA058 input)
		(pin TXDATA057 TXDATA057 input)
		(pin TXDATA056 TXDATA056 input)
		(pin TXDATA055 TXDATA055 input)
		(pin TXDATA054 TXDATA054 input)
		(pin TXDATA053 TXDATA053 input)
		(pin TXDATA052 TXDATA052 input)
		(pin TXDATA051 TXDATA051 input)
		(pin TXDATA050 TXDATA050 input)
		(pin TXDATA049 TXDATA049 input)
		(pin TXDATA048 TXDATA048 input)
		(pin TXDATA047 TXDATA047 input)
		(pin TXDATA046 TXDATA046 input)
		(pin TXDATA045 TXDATA045 input)
		(pin TXDATA044 TXDATA044 input)
		(pin TXDATA043 TXDATA043 input)
		(pin TXDATA042 TXDATA042 input)
		(pin TXDATA041 TXDATA041 input)
		(pin TXDATA040 TXDATA040 input)
		(pin TXDATA039 TXDATA039 input)
		(pin TXDATA038 TXDATA038 input)
		(pin TXDATA037 TXDATA037 input)
		(pin TXDATA036 TXDATA036 input)
		(pin TXDATA035 TXDATA035 input)
		(pin TXDATA034 TXDATA034 input)
		(pin TXDATA033 TXDATA033 input)
		(pin TXDATA032 TXDATA032 input)
		(pin TXDATA031 TXDATA031 input)
		(pin TXDATA030 TXDATA030 input)
		(pin TXDATA029 TXDATA029 input)
		(pin TXDATA028 TXDATA028 input)
		(pin TXDATA027 TXDATA027 input)
		(pin TXDATA026 TXDATA026 input)
		(pin TXDATA025 TXDATA025 input)
		(pin TXDATA024 TXDATA024 input)
		(pin TXDATA023 TXDATA023 input)
		(pin TXDATA022 TXDATA022 input)
		(pin TXDATA021 TXDATA021 input)
		(pin TXDATA020 TXDATA020 input)
		(pin TXDATA019 TXDATA019 input)
		(pin TXDATA018 TXDATA018 input)
		(pin TXDATA017 TXDATA017 input)
		(pin TXDATA016 TXDATA016 input)
		(pin TXDATA015 TXDATA015 input)
		(pin TXDATA014 TXDATA014 input)
		(pin TXDATA013 TXDATA013 input)
		(pin TXDATA012 TXDATA012 input)
		(pin TXDATA011 TXDATA011 input)
		(pin TXDATA010 TXDATA010 input)
		(pin TXDATA09 TXDATA09 input)
		(pin TXDATA08 TXDATA08 input)
		(pin TXDATA07 TXDATA07 input)
		(pin TXDATA06 TXDATA06 input)
		(pin TXDATA05 TXDATA05 input)
		(pin TXDATA04 TXDATA04 input)
		(pin TXDATA03 TXDATA03 input)
		(pin TXDATA02 TXDATA02 input)
		(pin TXDATA01 TXDATA01 input)
		(pin TXDATA00 TXDATA00 input)
		(pin TXDATA163 TXDATA163 input)
		(pin TXDATA162 TXDATA162 input)
		(pin TXDATA161 TXDATA161 input)
		(pin TXDATA160 TXDATA160 input)
		(pin TXDATA159 TXDATA159 input)
		(pin TXDATA158 TXDATA158 input)
		(pin TXDATA157 TXDATA157 input)
		(pin TXDATA156 TXDATA156 input)
		(pin TXDATA155 TXDATA155 input)
		(pin TXDATA154 TXDATA154 input)
		(pin TXDATA153 TXDATA153 input)
		(pin TXDATA152 TXDATA152 input)
		(pin TXDATA151 TXDATA151 input)
		(pin TXDATA150 TXDATA150 input)
		(pin TXDATA149 TXDATA149 input)
		(pin TXDATA148 TXDATA148 input)
		(pin TXDATA147 TXDATA147 input)
		(pin TXDATA146 TXDATA146 input)
		(pin TXDATA145 TXDATA145 input)
		(pin TXDATA144 TXDATA144 input)
		(pin TXDATA143 TXDATA143 input)
		(pin TXDATA142 TXDATA142 input)
		(pin TXDATA141 TXDATA141 input)
		(pin TXDATA140 TXDATA140 input)
		(pin TXDATA139 TXDATA139 input)
		(pin TXDATA138 TXDATA138 input)
		(pin TXDATA137 TXDATA137 input)
		(pin TXDATA136 TXDATA136 input)
		(pin TXDATA135 TXDATA135 input)
		(pin TXDATA134 TXDATA134 input)
		(pin TXDATA133 TXDATA133 input)
		(pin TXDATA132 TXDATA132 input)
		(pin TXDATA131 TXDATA131 input)
		(pin TXDATA130 TXDATA130 input)
		(pin TXDATA129 TXDATA129 input)
		(pin TXDATA128 TXDATA128 input)
		(pin TXDATA127 TXDATA127 input)
		(pin TXDATA126 TXDATA126 input)
		(pin TXDATA125 TXDATA125 input)
		(pin TXDATA124 TXDATA124 input)
		(pin TXDATA123 TXDATA123 input)
		(pin TXDATA122 TXDATA122 input)
		(pin TXDATA121 TXDATA121 input)
		(pin TXDATA120 TXDATA120 input)
		(pin TXDATA119 TXDATA119 input)
		(pin TXDATA118 TXDATA118 input)
		(pin TXDATA117 TXDATA117 input)
		(pin TXDATA116 TXDATA116 input)
		(pin TXDATA115 TXDATA115 input)
		(pin TXDATA114 TXDATA114 input)
		(pin TXDATA113 TXDATA113 input)
		(pin TXDATA112 TXDATA112 input)
		(pin TXDATA111 TXDATA111 input)
		(pin TXDATA110 TXDATA110 input)
		(pin TXDATA19 TXDATA19 input)
		(pin TXDATA18 TXDATA18 input)
		(pin TXDATA17 TXDATA17 input)
		(pin TXDATA16 TXDATA16 input)
		(pin TXDATA15 TXDATA15 input)
		(pin TXDATA14 TXDATA14 input)
		(pin TXDATA13 TXDATA13 input)
		(pin TXDATA12 TXDATA12 input)
		(pin TXDATA11 TXDATA11 input)
		(pin TXDATA10 TXDATA10 input)
		(pin TXDATA263 TXDATA263 input)
		(pin TXDATA262 TXDATA262 input)
		(pin TXDATA261 TXDATA261 input)
		(pin TXDATA260 TXDATA260 input)
		(pin TXDATA259 TXDATA259 input)
		(pin TXDATA258 TXDATA258 input)
		(pin TXDATA257 TXDATA257 input)
		(pin TXDATA256 TXDATA256 input)
		(pin TXDATA255 TXDATA255 input)
		(pin TXDATA254 TXDATA254 input)
		(pin TXDATA253 TXDATA253 input)
		(pin TXDATA252 TXDATA252 input)
		(pin TXDATA251 TXDATA251 input)
		(pin TXDATA250 TXDATA250 input)
		(pin TXDATA249 TXDATA249 input)
		(pin TXDATA248 TXDATA248 input)
		(pin TXDATA247 TXDATA247 input)
		(pin TXDATA246 TXDATA246 input)
		(pin TXDATA245 TXDATA245 input)
		(pin TXDATA244 TXDATA244 input)
		(pin TXDATA243 TXDATA243 input)
		(pin TXDATA242 TXDATA242 input)
		(pin TXDATA241 TXDATA241 input)
		(pin TXDATA240 TXDATA240 input)
		(pin TXDATA239 TXDATA239 input)
		(pin TXDATA238 TXDATA238 input)
		(pin TXDATA237 TXDATA237 input)
		(pin TXDATA236 TXDATA236 input)
		(pin TXDATA235 TXDATA235 input)
		(pin TXDATA234 TXDATA234 input)
		(pin TXDATA233 TXDATA233 input)
		(pin TXDATA232 TXDATA232 input)
		(pin TXDATA231 TXDATA231 input)
		(pin TXDATA230 TXDATA230 input)
		(pin TXDATA229 TXDATA229 input)
		(pin TXDATA228 TXDATA228 input)
		(pin TXDATA227 TXDATA227 input)
		(pin TXDATA226 TXDATA226 input)
		(pin TXDATA225 TXDATA225 input)
		(pin TXDATA224 TXDATA224 input)
		(pin TXDATA223 TXDATA223 input)
		(pin TXDATA222 TXDATA222 input)
		(pin TXDATA221 TXDATA221 input)
		(pin TXDATA220 TXDATA220 input)
		(pin TXDATA219 TXDATA219 input)
		(pin TXDATA218 TXDATA218 input)
		(pin TXDATA217 TXDATA217 input)
		(pin TXDATA216 TXDATA216 input)
		(pin TXDATA215 TXDATA215 input)
		(pin TXDATA214 TXDATA214 input)
		(pin TXDATA213 TXDATA213 input)
		(pin TXDATA212 TXDATA212 input)
		(pin TXDATA211 TXDATA211 input)
		(pin TXDATA210 TXDATA210 input)
		(pin TXDATA29 TXDATA29 input)
		(pin TXDATA28 TXDATA28 input)
		(pin TXDATA27 TXDATA27 input)
		(pin TXDATA26 TXDATA26 input)
		(pin TXDATA25 TXDATA25 input)
		(pin TXDATA24 TXDATA24 input)
		(pin TXDATA23 TXDATA23 input)
		(pin TXDATA22 TXDATA22 input)
		(pin TXDATA21 TXDATA21 input)
		(pin TXDATA20 TXDATA20 input)
		(pin TXDATA363 TXDATA363 input)
		(pin TXDATA362 TXDATA362 input)
		(pin TXDATA361 TXDATA361 input)
		(pin TXDATA360 TXDATA360 input)
		(pin TXDATA359 TXDATA359 input)
		(pin TXDATA358 TXDATA358 input)
		(pin TXDATA357 TXDATA357 input)
		(pin TXDATA356 TXDATA356 input)
		(pin TXDATA355 TXDATA355 input)
		(pin TXDATA354 TXDATA354 input)
		(pin TXDATA353 TXDATA353 input)
		(pin TXDATA352 TXDATA352 input)
		(pin TXDATA351 TXDATA351 input)
		(pin TXDATA350 TXDATA350 input)
		(pin TXDATA349 TXDATA349 input)
		(pin TXDATA348 TXDATA348 input)
		(pin TXDATA347 TXDATA347 input)
		(pin TXDATA346 TXDATA346 input)
		(pin TXDATA345 TXDATA345 input)
		(pin TXDATA344 TXDATA344 input)
		(pin TXDATA343 TXDATA343 input)
		(pin TXDATA342 TXDATA342 input)
		(pin TXDATA341 TXDATA341 input)
		(pin TXDATA340 TXDATA340 input)
		(pin TXDATA339 TXDATA339 input)
		(pin TXDATA338 TXDATA338 input)
		(pin TXDATA337 TXDATA337 input)
		(pin TXDATA336 TXDATA336 input)
		(pin TXDATA335 TXDATA335 input)
		(pin TXDATA334 TXDATA334 input)
		(pin TXDATA333 TXDATA333 input)
		(pin TXDATA332 TXDATA332 input)
		(pin TXDATA331 TXDATA331 input)
		(pin TXDATA330 TXDATA330 input)
		(pin TXDATA329 TXDATA329 input)
		(pin TXDATA328 TXDATA328 input)
		(pin TXDATA327 TXDATA327 input)
		(pin TXDATA326 TXDATA326 input)
		(pin TXDATA325 TXDATA325 input)
		(pin TXDATA324 TXDATA324 input)
		(pin TXDATA323 TXDATA323 input)
		(pin TXDATA322 TXDATA322 input)
		(pin TXDATA321 TXDATA321 input)
		(pin TXDATA320 TXDATA320 input)
		(pin TXDATA319 TXDATA319 input)
		(pin TXDATA318 TXDATA318 input)
		(pin TXDATA317 TXDATA317 input)
		(pin TXDATA316 TXDATA316 input)
		(pin TXDATA315 TXDATA315 input)
		(pin TXDATA314 TXDATA314 input)
		(pin TXDATA313 TXDATA313 input)
		(pin TXDATA312 TXDATA312 input)
		(pin TXDATA311 TXDATA311 input)
		(pin TXDATA310 TXDATA310 input)
		(pin TXDATA39 TXDATA39 input)
		(pin TXDATA38 TXDATA38 input)
		(pin TXDATA37 TXDATA37 input)
		(pin TXDATA36 TXDATA36 input)
		(pin TXDATA35 TXDATA35 input)
		(pin TXDATA34 TXDATA34 input)
		(pin TXDATA33 TXDATA33 input)
		(pin TXDATA32 TXDATA32 input)
		(pin TXDATA31 TXDATA31 input)
		(pin TXDATA30 TXDATA30 input)
		(pin TXDEEMPH0 TXDEEMPH0 input)
		(pin TXDEEMPH1 TXDEEMPH1 input)
		(pin TXDEEMPH2 TXDEEMPH2 input)
		(pin TXDEEMPH3 TXDEEMPH3 input)
		(pin TXMARGIN02 TXMARGIN02 input)
		(pin TXMARGIN01 TXMARGIN01 input)
		(pin TXMARGIN00 TXMARGIN00 input)
		(pin TXMARGIN12 TXMARGIN12 input)
		(pin TXMARGIN11 TXMARGIN11 input)
		(pin TXMARGIN10 TXMARGIN10 input)
		(pin TXMARGIN22 TXMARGIN22 input)
		(pin TXMARGIN21 TXMARGIN21 input)
		(pin TXMARGIN20 TXMARGIN20 input)
		(pin TXMARGIN32 TXMARGIN32 input)
		(pin TXMARGIN31 TXMARGIN31 input)
		(pin TXMARGIN30 TXMARGIN30 input)
		(pin TXN0 TXN0 output)
		(pin TXN1 TXN1 output)
		(pin TXN2 TXN2 output)
		(pin TXN3 TXN3 output)
		(pin TXPOWERDOWN01 TXPOWERDOWN01 input)
		(pin TXPOWERDOWN00 TXPOWERDOWN00 input)
		(pin TXPOWERDOWN11 TXPOWERDOWN11 input)
		(pin TXPOWERDOWN10 TXPOWERDOWN10 input)
		(pin TXPOWERDOWN21 TXPOWERDOWN21 input)
		(pin TXPOWERDOWN20 TXPOWERDOWN20 input)
		(pin TXPOWERDOWN31 TXPOWERDOWN31 input)
		(pin TXPOWERDOWN30 TXPOWERDOWN30 input)
		(pin TXP0 TXP0 output)
		(pin TXP1 TXP1 output)
		(pin TXP2 TXP2 output)
		(pin TXP3 TXP3 output)
		(pin TXRATE01 TXRATE01 input)
		(pin TXRATE00 TXRATE00 input)
		(pin TXRATE11 TXRATE11 input)
		(pin TXRATE10 TXRATE10 input)
		(pin TXRATE21 TXRATE21 input)
		(pin TXRATE20 TXRATE20 input)
		(pin TXRATE31 TXRATE31 input)
		(pin TXRATE30 TXRATE30 input)
		(pin TXUSERCLKIN0 TXUSERCLKIN0 input)
		(pin TXUSERCLKIN1 TXUSERCLKIN1 input)
		(pin TXUSERCLKIN2 TXUSERCLKIN2 input)
		(pin TXUSERCLKIN3 TXUSERCLKIN3 input)
		(pin TXUSERCLKOUT0 TXUSERCLKOUT0 output)
		(pin TXUSERCLKOUT1 TXUSERCLKOUT1 output)
		(pin TXUSERCLKOUT2 TXUSERCLKOUT2 output)
		(pin TXUSERCLKOUT3 TXUSERCLKOUT3 output)
		(pin RXDATATAP0 RXDATATAP0 output)
		(pin RXDATATAP1 RXDATATAP1 output)
		(pin RXDATATAP2 RXDATATAP2 output)
		(pin RXDATATAP3 RXDATATAP3 output)
		(pin RXPCSCLKSMPL0 RXPCSCLKSMPL0 output)
		(pin RXPCSCLKSMPL1 RXPCSCLKSMPL1 output)
		(pin RXPCSCLKSMPL2 RXPCSCLKSMPL2 output)
		(pin RXPCSCLKSMPL3 RXPCSCLKSMPL3 output)
		(pin TXPCSCLKSMPL0 TXPCSCLKSMPL0 output)
		(pin TXPCSCLKSMPL1 TXPCSCLKSMPL1 output)
		(pin TXPCSCLKSMPL2 TXPCSCLKSMPL2 output)
		(pin TXPCSCLKSMPL3 TXPCSCLKSMPL3 output)
		(pin TXDATATAP10 TXDATATAP10 output)
		(pin TXDATATAP11 TXDATATAP11 output)
		(pin TXDATATAP12 TXDATATAP12 output)
		(pin TXDATATAP13 TXDATATAP13 output)
		(pin TXDATATAP20 TXDATATAP20 output)
		(pin TXDATATAP21 TXDATATAP21 output)
		(pin TXDATATAP22 TXDATATAP22 output)
		(pin TXDATATAP23 TXDATATAP23 output)
		(element CLKTESTSIG_SEL 0
			(cfg USER_OPERATION CLKTESTSIG)
		)
		(element RX_FABRIC_WIDTH0 0
			(cfg 6466 8 10 16 20 32 40 64 80)
		)
		(element RX_FABRIC_WIDTH1 0
			(cfg 6466 8 10 16 20 32 40 64 80)
		)
		(element RX_FABRIC_WIDTH2 0
			(cfg 6466 8 10 16 20 32 40 64 80)
		)
		(element RX_FABRIC_WIDTH3 0
			(cfg 6466 8 10 16 20 32 40 64 80)
		)
		(element TX_FABRIC_WIDTH0 0
			(cfg 6466 8 10 16 20 32 40 64 80)
		)
		(element TX_FABRIC_WIDTH1 0
			(cfg 6466 8 10 16 20 32 40 64 80)
		)
		(element TX_FABRIC_WIDTH2 0
			(cfg 6466 8 10 16 20 32 40 64 80)
		)
		(element TX_FABRIC_WIDTH3 0
			(cfg 6466 8 10 16 20 32 40 64 80)
		)
		(element CLKTESTSIG0 1
			(pin CLKTESTSIG0 output)
			(conn CLKTESTSIG0 CLKTESTSIG0 ==> GTHE1_QUAD CLKTESTSIG0)
		)
		(element CLKTESTSIG1 1
			(pin CLKTESTSIG1 output)
			(conn CLKTESTSIG1 CLKTESTSIG1 ==> GTHE1_QUAD CLKTESTSIG1)
		)
		(element CLKTESTSIG2 1
			(pin CLKTESTSIG2 output)
			(conn CLKTESTSIG2 CLKTESTSIG2 ==> GTHE1_QUAD CLKTESTSIG2)
		)
		(element CLKTESTSIG3 1
			(pin CLKTESTSIG3 output)
			(conn CLKTESTSIG3 CLKTESTSIG3 ==> GTHE1_QUAD CLKTESTSIG3)
		)
		(element CLKTESTSIG4 1
			(pin CLKTESTSIG4 output)
			(conn CLKTESTSIG4 CLKTESTSIG4 ==> GTHE1_QUAD CLKTESTSIG4)
		)
		(element CLKTESTSIG5 1
			(pin CLKTESTSIG5 output)
			(conn CLKTESTSIG5 CLKTESTSIG5 ==> GTHE1_QUAD CLKTESTSIG5)
		)
		(element CLKTESTSIG6 1
			(pin CLKTESTSIG6 output)
			(conn CLKTESTSIG6 CLKTESTSIG6 ==> GTHE1_QUAD CLKTESTSIG6)
		)
		(element CLKTESTSIG7 1
			(pin CLKTESTSIG7 output)
			(conn CLKTESTSIG7 CLKTESTSIG7 ==> GTHE1_QUAD CLKTESTSIG7)
		)
		(element CLKTESTSIG8 1
			(pin CLKTESTSIG8 output)
			(conn CLKTESTSIG8 CLKTESTSIG8 ==> GTHE1_QUAD CLKTESTSIG8)
		)
		(element CLKTESTSIG9 1
			(pin CLKTESTSIG9 output)
			(conn CLKTESTSIG9 CLKTESTSIG9 ==> GTHE1_QUAD CLKTESTSIG9)
		)
		(element DADDR0 1
			(pin DADDR0 output)
			(conn DADDR0 DADDR0 ==> GTHE1_QUAD DADDR0)
		)
		(element DADDR1 1
			(pin DADDR1 output)
			(conn DADDR1 DADDR1 ==> GTHE1_QUAD DADDR1)
		)
		(element DADDR2 1
			(pin DADDR2 output)
			(conn DADDR2 DADDR2 ==> GTHE1_QUAD DADDR2)
		)
		(element DADDR3 1
			(pin DADDR3 output)
			(conn DADDR3 DADDR3 ==> GTHE1_QUAD DADDR3)
		)
		(element DADDR4 1
			(pin DADDR4 output)
			(conn DADDR4 DADDR4 ==> GTHE1_QUAD DADDR4)
		)
		(element DADDR5 1
			(pin DADDR5 output)
			(conn DADDR5 DADDR5 ==> GTHE1_QUAD DADDR5)
		)
		(element DADDR6 1
			(pin DADDR6 output)
			(conn DADDR6 DADDR6 ==> GTHE1_QUAD DADDR6)
		)
		(element DADDR7 1
			(pin DADDR7 output)
			(conn DADDR7 DADDR7 ==> GTHE1_QUAD DADDR7)
		)
		(element DADDR8 1
			(pin DADDR8 output)
			(conn DADDR8 DADDR8 ==> GTHE1_QUAD DADDR8)
		)
		(element DADDR9 1
			(pin DADDR9 output)
			(conn DADDR9 DADDR9 ==> GTHE1_QUAD DADDR9)
		)
		(element DADDR10 1
			(pin DADDR10 output)
			(conn DADDR10 DADDR10 ==> GTHE1_QUAD DADDR10)
		)
		(element DADDR11 1
			(pin DADDR11 output)
			(conn DADDR11 DADDR11 ==> GTHE1_QUAD DADDR11)
		)
		(element DADDR12 1
			(pin DADDR12 output)
			(conn DADDR12 DADDR12 ==> GTHE1_QUAD DADDR12)
		)
		(element DADDR13 1
			(pin DADDR13 output)
			(conn DADDR13 DADDR13 ==> GTHE1_QUAD DADDR13)
		)
		(element DADDR14 1
			(pin DADDR14 output)
			(conn DADDR14 DADDR14 ==> GTHE1_QUAD DADDR14)
		)
		(element DADDR15 1
			(pin DADDR15 output)
			(conn DADDR15 DADDR15 ==> GTHE1_QUAD DADDR15)
		)
		(element DCLK 1
			(pin DCLK output)
			(conn DCLK DCLK ==> DCLKINV DCLK)
			(conn DCLK DCLK ==> DCLKINV DCLK_B)
		)
		(element DCLKINV 3
			(pin OUT output)
			(pin DCLK input)
			(pin DCLK_B input)
			(cfg DCLK DCLK_B)
			(conn DCLKINV OUT ==> GTHE1_QUAD DCLK)
			(conn DCLKINV DCLK <== DCLK DCLK)
			(conn DCLKINV DCLK_B <== DCLK DCLK)
		)
		(element DEN 1
			(pin DEN output)
			(conn DEN DEN ==> GTHE1_QUAD DEN)
		)
		(element DFETRAINCTRL0 1
			(pin DFETRAINCTRL0 output)
			(conn DFETRAINCTRL0 DFETRAINCTRL0 ==> GTHE1_QUAD DFETRAINCTRL0)
		)
		(element DFETRAINCTRL1 1
			(pin DFETRAINCTRL1 output)
			(conn DFETRAINCTRL1 DFETRAINCTRL1 ==> GTHE1_QUAD DFETRAINCTRL1)
		)
		(element DFETRAINCTRL2 1
			(pin DFETRAINCTRL2 output)
			(conn DFETRAINCTRL2 DFETRAINCTRL2 ==> GTHE1_QUAD DFETRAINCTRL2)
		)
		(element DFETRAINCTRL3 1
			(pin DFETRAINCTRL3 output)
			(conn DFETRAINCTRL3 DFETRAINCTRL3 ==> GTHE1_QUAD DFETRAINCTRL3)
		)
		(element DISABLEDRP 1
			(pin DISABLEDRP output)
			(conn DISABLEDRP DISABLEDRP ==> GTHE1_QUAD DISABLEDRP)
		)
		(element DI0 1
			(pin DI0 output)
			(conn DI0 DI0 ==> GTHE1_QUAD DI0)
		)
		(element DI1 1
			(pin DI1 output)
			(conn DI1 DI1 ==> GTHE1_QUAD DI1)
		)
		(element DI2 1
			(pin DI2 output)
			(conn DI2 DI2 ==> GTHE1_QUAD DI2)
		)
		(element DI3 1
			(pin DI3 output)
			(conn DI3 DI3 ==> GTHE1_QUAD DI3)
		)
		(element DI4 1
			(pin DI4 output)
			(conn DI4 DI4 ==> GTHE1_QUAD DI4)
		)
		(element DI5 1
			(pin DI5 output)
			(conn DI5 DI5 ==> GTHE1_QUAD DI5)
		)
		(element DI6 1
			(pin DI6 output)
			(conn DI6 DI6 ==> GTHE1_QUAD DI6)
		)
		(element DI7 1
			(pin DI7 output)
			(conn DI7 DI7 ==> GTHE1_QUAD DI7)
		)
		(element DI8 1
			(pin DI8 output)
			(conn DI8 DI8 ==> GTHE1_QUAD DI8)
		)
		(element DI9 1
			(pin DI9 output)
			(conn DI9 DI9 ==> GTHE1_QUAD DI9)
		)
		(element DI10 1
			(pin DI10 output)
			(conn DI10 DI10 ==> GTHE1_QUAD DI10)
		)
		(element DI11 1
			(pin DI11 output)
			(conn DI11 DI11 ==> GTHE1_QUAD DI11)
		)
		(element DI12 1
			(pin DI12 output)
			(conn DI12 DI12 ==> GTHE1_QUAD DI12)
		)
		(element DI13 1
			(pin DI13 output)
			(conn DI13 DI13 ==> GTHE1_QUAD DI13)
		)
		(element DI14 1
			(pin DI14 output)
			(conn DI14 DI14 ==> GTHE1_QUAD DI14)
		)
		(element DI15 1
			(pin DI15 output)
			(conn DI15 DI15 ==> GTHE1_QUAD DI15)
		)
		(element DRDY 1
			(pin DRDY input)
			(conn DRDY DRDY <== GTHE1_QUAD DRDY)
		)
		(element DRPDO0 1
			(pin DRPDO0 input)
			(conn DRPDO0 DRPDO0 <== GTHE1_QUAD DRPDO0)
		)
		(element DRPDO1 1
			(pin DRPDO1 input)
			(conn DRPDO1 DRPDO1 <== GTHE1_QUAD DRPDO1)
		)
		(element DRPDO2 1
			(pin DRPDO2 input)
			(conn DRPDO2 DRPDO2 <== GTHE1_QUAD DRPDO2)
		)
		(element DRPDO3 1
			(pin DRPDO3 input)
			(conn DRPDO3 DRPDO3 <== GTHE1_QUAD DRPDO3)
		)
		(element DRPDO4 1
			(pin DRPDO4 input)
			(conn DRPDO4 DRPDO4 <== GTHE1_QUAD DRPDO4)
		)
		(element DRPDO5 1
			(pin DRPDO5 input)
			(conn DRPDO5 DRPDO5 <== GTHE1_QUAD DRPDO5)
		)
		(element DRPDO6 1
			(pin DRPDO6 input)
			(conn DRPDO6 DRPDO6 <== GTHE1_QUAD DRPDO6)
		)
		(element DRPDO7 1
			(pin DRPDO7 input)
			(conn DRPDO7 DRPDO7 <== GTHE1_QUAD DRPDO7)
		)
		(element DRPDO8 1
			(pin DRPDO8 input)
			(conn DRPDO8 DRPDO8 <== GTHE1_QUAD DRPDO8)
		)
		(element DRPDO9 1
			(pin DRPDO9 input)
			(conn DRPDO9 DRPDO9 <== GTHE1_QUAD DRPDO9)
		)
		(element DRPDO10 1
			(pin DRPDO10 input)
			(conn DRPDO10 DRPDO10 <== GTHE1_QUAD DRPDO10)
		)
		(element DRPDO11 1
			(pin DRPDO11 input)
			(conn DRPDO11 DRPDO11 <== GTHE1_QUAD DRPDO11)
		)
		(element DRPDO12 1
			(pin DRPDO12 input)
			(conn DRPDO12 DRPDO12 <== GTHE1_QUAD DRPDO12)
		)
		(element DRPDO13 1
			(pin DRPDO13 input)
			(conn DRPDO13 DRPDO13 <== GTHE1_QUAD DRPDO13)
		)
		(element DRPDO14 1
			(pin DRPDO14 input)
			(conn DRPDO14 DRPDO14 <== GTHE1_QUAD DRPDO14)
		)
		(element DRPDO15 1
			(pin DRPDO15 input)
			(conn DRPDO15 DRPDO15 <== GTHE1_QUAD DRPDO15)
		)
		(element DWE 1
			(pin DWE output)
			(conn DWE DWE ==> GTHE1_QUAD DWE)
		)
		(element GTHINIT 1
			(pin GTHINIT output)
			(conn GTHINIT GTHINIT ==> GTHE1_QUAD GTHINIT)
		)
		(element GTHINITDONE 1
			(pin GTHINITDONE input)
			(conn GTHINITDONE GTHINITDONE <== GTHE1_QUAD GTHINITDONE)
		)
		(element GTHRESET 1
			(pin GTHRESET output)
			(conn GTHRESET GTHRESET ==> GTHE1_QUAD GTHRESET)
		)
		(element GTHX2LANE01 1
			(pin GTHX2LANE01 output)
			(conn GTHX2LANE01 GTHX2LANE01 ==> GTHE1_QUAD GTHX2LANE01)
		)
		(element GTHX2LANE23 1
			(pin GTHX2LANE23 output)
			(conn GTHX2LANE23 GTHX2LANE23 ==> GTHE1_QUAD GTHX2LANE23)
		)
		(element GTHX4LANE 1
			(pin GTHX4LANE output)
			(conn GTHX4LANE GTHX4LANE ==> GTHE1_QUAD GTHX4LANE)
		)
		(element MGMTPCSLANESEL0 1
			(pin MGMTPCSLANESEL0 output)
			(conn MGMTPCSLANESEL0 MGMTPCSLANESEL0 ==> GTHE1_QUAD MGMTPCSLANESEL0)
		)
		(element MGMTPCSLANESEL1 1
			(pin MGMTPCSLANESEL1 output)
			(conn MGMTPCSLANESEL1 MGMTPCSLANESEL1 ==> GTHE1_QUAD MGMTPCSLANESEL1)
		)
		(element MGMTPCSLANESEL2 1
			(pin MGMTPCSLANESEL2 output)
			(conn MGMTPCSLANESEL2 MGMTPCSLANESEL2 ==> GTHE1_QUAD MGMTPCSLANESEL2)
		)
		(element MGMTPCSLANESEL3 1
			(pin MGMTPCSLANESEL3 output)
			(conn MGMTPCSLANESEL3 MGMTPCSLANESEL3 ==> GTHE1_QUAD MGMTPCSLANESEL3)
		)
		(element MGMTPCSMMDADDR0 1
			(pin MGMTPCSMMDADDR0 output)
			(conn MGMTPCSMMDADDR0 MGMTPCSMMDADDR0 ==> GTHE1_QUAD MGMTPCSMMDADDR0)
		)
		(element MGMTPCSMMDADDR1 1
			(pin MGMTPCSMMDADDR1 output)
			(conn MGMTPCSMMDADDR1 MGMTPCSMMDADDR1 ==> GTHE1_QUAD MGMTPCSMMDADDR1)
		)
		(element MGMTPCSMMDADDR2 1
			(pin MGMTPCSMMDADDR2 output)
			(conn MGMTPCSMMDADDR2 MGMTPCSMMDADDR2 ==> GTHE1_QUAD MGMTPCSMMDADDR2)
		)
		(element MGMTPCSMMDADDR3 1
			(pin MGMTPCSMMDADDR3 output)
			(conn MGMTPCSMMDADDR3 MGMTPCSMMDADDR3 ==> GTHE1_QUAD MGMTPCSMMDADDR3)
		)
		(element MGMTPCSMMDADDR4 1
			(pin MGMTPCSMMDADDR4 output)
			(conn MGMTPCSMMDADDR4 MGMTPCSMMDADDR4 ==> GTHE1_QUAD MGMTPCSMMDADDR4)
		)
		(element MGMTPCSRDACK 1
			(pin MGMTPCSRDACK input)
			(conn MGMTPCSRDACK MGMTPCSRDACK <== GTHE1_QUAD MGMTPCSRDACK)
		)
		(element MGMTPCSRDDATA0 1
			(pin MGMTPCSRDDATA0 input)
			(conn MGMTPCSRDDATA0 MGMTPCSRDDATA0 <== GTHE1_QUAD MGMTPCSRDDATA0)
		)
		(element MGMTPCSRDDATA1 1
			(pin MGMTPCSRDDATA1 input)
			(conn MGMTPCSRDDATA1 MGMTPCSRDDATA1 <== GTHE1_QUAD MGMTPCSRDDATA1)
		)
		(element MGMTPCSRDDATA2 1
			(pin MGMTPCSRDDATA2 input)
			(conn MGMTPCSRDDATA2 MGMTPCSRDDATA2 <== GTHE1_QUAD MGMTPCSRDDATA2)
		)
		(element MGMTPCSRDDATA3 1
			(pin MGMTPCSRDDATA3 input)
			(conn MGMTPCSRDDATA3 MGMTPCSRDDATA3 <== GTHE1_QUAD MGMTPCSRDDATA3)
		)
		(element MGMTPCSRDDATA4 1
			(pin MGMTPCSRDDATA4 input)
			(conn MGMTPCSRDDATA4 MGMTPCSRDDATA4 <== GTHE1_QUAD MGMTPCSRDDATA4)
		)
		(element MGMTPCSRDDATA5 1
			(pin MGMTPCSRDDATA5 input)
			(conn MGMTPCSRDDATA5 MGMTPCSRDDATA5 <== GTHE1_QUAD MGMTPCSRDDATA5)
		)
		(element MGMTPCSRDDATA6 1
			(pin MGMTPCSRDDATA6 input)
			(conn MGMTPCSRDDATA6 MGMTPCSRDDATA6 <== GTHE1_QUAD MGMTPCSRDDATA6)
		)
		(element MGMTPCSRDDATA7 1
			(pin MGMTPCSRDDATA7 input)
			(conn MGMTPCSRDDATA7 MGMTPCSRDDATA7 <== GTHE1_QUAD MGMTPCSRDDATA7)
		)
		(element MGMTPCSRDDATA8 1
			(pin MGMTPCSRDDATA8 input)
			(conn MGMTPCSRDDATA8 MGMTPCSRDDATA8 <== GTHE1_QUAD MGMTPCSRDDATA8)
		)
		(element MGMTPCSRDDATA9 1
			(pin MGMTPCSRDDATA9 input)
			(conn MGMTPCSRDDATA9 MGMTPCSRDDATA9 <== GTHE1_QUAD MGMTPCSRDDATA9)
		)
		(element MGMTPCSRDDATA10 1
			(pin MGMTPCSRDDATA10 input)
			(conn MGMTPCSRDDATA10 MGMTPCSRDDATA10 <== GTHE1_QUAD MGMTPCSRDDATA10)
		)
		(element MGMTPCSRDDATA11 1
			(pin MGMTPCSRDDATA11 input)
			(conn MGMTPCSRDDATA11 MGMTPCSRDDATA11 <== GTHE1_QUAD MGMTPCSRDDATA11)
		)
		(element MGMTPCSRDDATA12 1
			(pin MGMTPCSRDDATA12 input)
			(conn MGMTPCSRDDATA12 MGMTPCSRDDATA12 <== GTHE1_QUAD MGMTPCSRDDATA12)
		)
		(element MGMTPCSRDDATA13 1
			(pin MGMTPCSRDDATA13 input)
			(conn MGMTPCSRDDATA13 MGMTPCSRDDATA13 <== GTHE1_QUAD MGMTPCSRDDATA13)
		)
		(element MGMTPCSRDDATA14 1
			(pin MGMTPCSRDDATA14 input)
			(conn MGMTPCSRDDATA14 MGMTPCSRDDATA14 <== GTHE1_QUAD MGMTPCSRDDATA14)
		)
		(element MGMTPCSRDDATA15 1
			(pin MGMTPCSRDDATA15 input)
			(conn MGMTPCSRDDATA15 MGMTPCSRDDATA15 <== GTHE1_QUAD MGMTPCSRDDATA15)
		)
		(element MGMTPCSREGADDR0 1
			(pin MGMTPCSREGADDR0 output)
			(conn MGMTPCSREGADDR0 MGMTPCSREGADDR0 ==> GTHE1_QUAD MGMTPCSREGADDR0)
		)
		(element MGMTPCSREGADDR1 1
			(pin MGMTPCSREGADDR1 output)
			(conn MGMTPCSREGADDR1 MGMTPCSREGADDR1 ==> GTHE1_QUAD MGMTPCSREGADDR1)
		)
		(element MGMTPCSREGADDR2 1
			(pin MGMTPCSREGADDR2 output)
			(conn MGMTPCSREGADDR2 MGMTPCSREGADDR2 ==> GTHE1_QUAD MGMTPCSREGADDR2)
		)
		(element MGMTPCSREGADDR3 1
			(pin MGMTPCSREGADDR3 output)
			(conn MGMTPCSREGADDR3 MGMTPCSREGADDR3 ==> GTHE1_QUAD MGMTPCSREGADDR3)
		)
		(element MGMTPCSREGADDR4 1
			(pin MGMTPCSREGADDR4 output)
			(conn MGMTPCSREGADDR4 MGMTPCSREGADDR4 ==> GTHE1_QUAD MGMTPCSREGADDR4)
		)
		(element MGMTPCSREGADDR5 1
			(pin MGMTPCSREGADDR5 output)
			(conn MGMTPCSREGADDR5 MGMTPCSREGADDR5 ==> GTHE1_QUAD MGMTPCSREGADDR5)
		)
		(element MGMTPCSREGADDR6 1
			(pin MGMTPCSREGADDR6 output)
			(conn MGMTPCSREGADDR6 MGMTPCSREGADDR6 ==> GTHE1_QUAD MGMTPCSREGADDR6)
		)
		(element MGMTPCSREGADDR7 1
			(pin MGMTPCSREGADDR7 output)
			(conn MGMTPCSREGADDR7 MGMTPCSREGADDR7 ==> GTHE1_QUAD MGMTPCSREGADDR7)
		)
		(element MGMTPCSREGADDR8 1
			(pin MGMTPCSREGADDR8 output)
			(conn MGMTPCSREGADDR8 MGMTPCSREGADDR8 ==> GTHE1_QUAD MGMTPCSREGADDR8)
		)
		(element MGMTPCSREGADDR9 1
			(pin MGMTPCSREGADDR9 output)
			(conn MGMTPCSREGADDR9 MGMTPCSREGADDR9 ==> GTHE1_QUAD MGMTPCSREGADDR9)
		)
		(element MGMTPCSREGADDR10 1
			(pin MGMTPCSREGADDR10 output)
			(conn MGMTPCSREGADDR10 MGMTPCSREGADDR10 ==> GTHE1_QUAD MGMTPCSREGADDR10)
		)
		(element MGMTPCSREGADDR11 1
			(pin MGMTPCSREGADDR11 output)
			(conn MGMTPCSREGADDR11 MGMTPCSREGADDR11 ==> GTHE1_QUAD MGMTPCSREGADDR11)
		)
		(element MGMTPCSREGADDR12 1
			(pin MGMTPCSREGADDR12 output)
			(conn MGMTPCSREGADDR12 MGMTPCSREGADDR12 ==> GTHE1_QUAD MGMTPCSREGADDR12)
		)
		(element MGMTPCSREGADDR13 1
			(pin MGMTPCSREGADDR13 output)
			(conn MGMTPCSREGADDR13 MGMTPCSREGADDR13 ==> GTHE1_QUAD MGMTPCSREGADDR13)
		)
		(element MGMTPCSREGADDR14 1
			(pin MGMTPCSREGADDR14 output)
			(conn MGMTPCSREGADDR14 MGMTPCSREGADDR14 ==> GTHE1_QUAD MGMTPCSREGADDR14)
		)
		(element MGMTPCSREGADDR15 1
			(pin MGMTPCSREGADDR15 output)
			(conn MGMTPCSREGADDR15 MGMTPCSREGADDR15 ==> GTHE1_QUAD MGMTPCSREGADDR15)
		)
		(element MGMTPCSREGRD 1
			(pin MGMTPCSREGRD output)
			(conn MGMTPCSREGRD MGMTPCSREGRD ==> GTHE1_QUAD MGMTPCSREGRD)
		)
		(element MGMTPCSREGWR 1
			(pin MGMTPCSREGWR output)
			(conn MGMTPCSREGWR MGMTPCSREGWR ==> GTHE1_QUAD MGMTPCSREGWR)
		)
		(element MGMTPCSWRDATA0 1
			(pin MGMTPCSWRDATA0 output)
			(conn MGMTPCSWRDATA0 MGMTPCSWRDATA0 ==> GTHE1_QUAD MGMTPCSWRDATA0)
		)
		(element MGMTPCSWRDATA1 1
			(pin MGMTPCSWRDATA1 output)
			(conn MGMTPCSWRDATA1 MGMTPCSWRDATA1 ==> GTHE1_QUAD MGMTPCSWRDATA1)
		)
		(element MGMTPCSWRDATA2 1
			(pin MGMTPCSWRDATA2 output)
			(conn MGMTPCSWRDATA2 MGMTPCSWRDATA2 ==> GTHE1_QUAD MGMTPCSWRDATA2)
		)
		(element MGMTPCSWRDATA3 1
			(pin MGMTPCSWRDATA3 output)
			(conn MGMTPCSWRDATA3 MGMTPCSWRDATA3 ==> GTHE1_QUAD MGMTPCSWRDATA3)
		)
		(element MGMTPCSWRDATA4 1
			(pin MGMTPCSWRDATA4 output)
			(conn MGMTPCSWRDATA4 MGMTPCSWRDATA4 ==> GTHE1_QUAD MGMTPCSWRDATA4)
		)
		(element MGMTPCSWRDATA5 1
			(pin MGMTPCSWRDATA5 output)
			(conn MGMTPCSWRDATA5 MGMTPCSWRDATA5 ==> GTHE1_QUAD MGMTPCSWRDATA5)
		)
		(element MGMTPCSWRDATA6 1
			(pin MGMTPCSWRDATA6 output)
			(conn MGMTPCSWRDATA6 MGMTPCSWRDATA6 ==> GTHE1_QUAD MGMTPCSWRDATA6)
		)
		(element MGMTPCSWRDATA7 1
			(pin MGMTPCSWRDATA7 output)
			(conn MGMTPCSWRDATA7 MGMTPCSWRDATA7 ==> GTHE1_QUAD MGMTPCSWRDATA7)
		)
		(element MGMTPCSWRDATA8 1
			(pin MGMTPCSWRDATA8 output)
			(conn MGMTPCSWRDATA8 MGMTPCSWRDATA8 ==> GTHE1_QUAD MGMTPCSWRDATA8)
		)
		(element MGMTPCSWRDATA9 1
			(pin MGMTPCSWRDATA9 output)
			(conn MGMTPCSWRDATA9 MGMTPCSWRDATA9 ==> GTHE1_QUAD MGMTPCSWRDATA9)
		)
		(element MGMTPCSWRDATA10 1
			(pin MGMTPCSWRDATA10 output)
			(conn MGMTPCSWRDATA10 MGMTPCSWRDATA10 ==> GTHE1_QUAD MGMTPCSWRDATA10)
		)
		(element MGMTPCSWRDATA11 1
			(pin MGMTPCSWRDATA11 output)
			(conn MGMTPCSWRDATA11 MGMTPCSWRDATA11 ==> GTHE1_QUAD MGMTPCSWRDATA11)
		)
		(element MGMTPCSWRDATA12 1
			(pin MGMTPCSWRDATA12 output)
			(conn MGMTPCSWRDATA12 MGMTPCSWRDATA12 ==> GTHE1_QUAD MGMTPCSWRDATA12)
		)
		(element MGMTPCSWRDATA13 1
			(pin MGMTPCSWRDATA13 output)
			(conn MGMTPCSWRDATA13 MGMTPCSWRDATA13 ==> GTHE1_QUAD MGMTPCSWRDATA13)
		)
		(element MGMTPCSWRDATA14 1
			(pin MGMTPCSWRDATA14 output)
			(conn MGMTPCSWRDATA14 MGMTPCSWRDATA14 ==> GTHE1_QUAD MGMTPCSWRDATA14)
		)
		(element MGMTPCSWRDATA15 1
			(pin MGMTPCSWRDATA15 output)
			(conn MGMTPCSWRDATA15 MGMTPCSWRDATA15 ==> GTHE1_QUAD MGMTPCSWRDATA15)
		)
		(element PLLPCSCLKDIV0 1
			(pin PLLPCSCLKDIV0 output)
			(conn PLLPCSCLKDIV0 PLLPCSCLKDIV0 ==> GTHE1_QUAD PLLPCSCLKDIV0)
		)
		(element PLLPCSCLKDIV1 1
			(pin PLLPCSCLKDIV1 output)
			(conn PLLPCSCLKDIV1 PLLPCSCLKDIV1 ==> GTHE1_QUAD PLLPCSCLKDIV1)
		)
		(element PLLPCSCLKDIV2 1
			(pin PLLPCSCLKDIV2 output)
			(conn PLLPCSCLKDIV2 PLLPCSCLKDIV2 ==> GTHE1_QUAD PLLPCSCLKDIV2)
		)
		(element PLLPCSCLKDIV3 1
			(pin PLLPCSCLKDIV3 output)
			(conn PLLPCSCLKDIV3 PLLPCSCLKDIV3 ==> GTHE1_QUAD PLLPCSCLKDIV3)
		)
		(element PLLPCSCLKDIV4 1
			(pin PLLPCSCLKDIV4 output)
			(conn PLLPCSCLKDIV4 PLLPCSCLKDIV4 ==> GTHE1_QUAD PLLPCSCLKDIV4)
		)
		(element PLLPCSCLKDIV5 1
			(pin PLLPCSCLKDIV5 output)
			(conn PLLPCSCLKDIV5 PLLPCSCLKDIV5 ==> GTHE1_QUAD PLLPCSCLKDIV5)
		)
		(element PLLREFCLKSEL0 1
			(pin PLLREFCLKSEL0 output)
			(conn PLLREFCLKSEL0 PLLREFCLKSEL0 ==> GTHE1_QUAD PLLREFCLKSEL0)
		)
		(element PLLREFCLKSEL1 1
			(pin PLLREFCLKSEL1 output)
			(conn PLLREFCLKSEL1 PLLREFCLKSEL1 ==> GTHE1_QUAD PLLREFCLKSEL1)
		)
		(element PLLREFCLKSEL2 1
			(pin PLLREFCLKSEL2 output)
			(conn PLLREFCLKSEL2 PLLREFCLKSEL2 ==> GTHE1_QUAD PLLREFCLKSEL2)
		)
		(element POWERDOWN0 1
			(pin POWERDOWN0 output)
			(conn POWERDOWN0 POWERDOWN0 ==> GTHE1_QUAD POWERDOWN0)
		)
		(element POWERDOWN1 1
			(pin POWERDOWN1 output)
			(conn POWERDOWN1 POWERDOWN1 ==> GTHE1_QUAD POWERDOWN1)
		)
		(element POWERDOWN2 1
			(pin POWERDOWN2 output)
			(conn POWERDOWN2 POWERDOWN2 ==> GTHE1_QUAD POWERDOWN2)
		)
		(element POWERDOWN3 1
			(pin POWERDOWN3 output)
			(conn POWERDOWN3 POWERDOWN3 ==> GTHE1_QUAD POWERDOWN3)
		)
		(element REFCLK 1
			(pin REFCLK output)
			(conn REFCLK REFCLK ==> GTHE1_QUAD REFCLK)
		)
		(element RESETDONE1 1
			(pin RESETDONE1 input)
			(conn RESETDONE1 RESETDONE1 <== GTHE1_QUAD RESETDONE1)
		)
		(element RESETDONE2 1
			(pin RESETDONE2 input)
			(conn RESETDONE2 RESETDONE2 <== GTHE1_QUAD RESETDONE2)
		)
		(element RESETDONE3 1
			(pin RESETDONE3 input)
			(conn RESETDONE3 RESETDONE3 <== GTHE1_QUAD RESETDONE3)
		)
		(element RXBUFRESET0 1
			(pin RXBUFRESET0 output)
			(conn RXBUFRESET0 RXBUFRESET0 ==> GTHE1_QUAD RXBUFRESET0)
		)
		(element RXBUFRESET1 1
			(pin RXBUFRESET1 output)
			(conn RXBUFRESET1 RXBUFRESET1 ==> GTHE1_QUAD RXBUFRESET1)
		)
		(element RXBUFRESET2 1
			(pin RXBUFRESET2 output)
			(conn RXBUFRESET2 RXBUFRESET2 ==> GTHE1_QUAD RXBUFRESET2)
		)
		(element RXBUFRESET3 1
			(pin RXBUFRESET3 output)
			(conn RXBUFRESET3 RXBUFRESET3 ==> GTHE1_QUAD RXBUFRESET3)
		)
		(element RXCODEERR00 1
			(pin RXCODEERR00 input)
			(conn RXCODEERR00 RXCODEERR00 <== GTHE1_QUAD RXCODEERR00)
		)
		(element RXCODEERR01 1
			(pin RXCODEERR01 input)
			(conn RXCODEERR01 RXCODEERR01 <== GTHE1_QUAD RXCODEERR01)
		)
		(element RXCODEERR02 1
			(pin RXCODEERR02 input)
			(conn RXCODEERR02 RXCODEERR02 <== GTHE1_QUAD RXCODEERR02)
		)
		(element RXCODEERR03 1
			(pin RXCODEERR03 input)
			(conn RXCODEERR03 RXCODEERR03 <== GTHE1_QUAD RXCODEERR03)
		)
		(element RXCODEERR04 1
			(pin RXCODEERR04 input)
			(conn RXCODEERR04 RXCODEERR04 <== GTHE1_QUAD RXCODEERR04)
		)
		(element RXCODEERR05 1
			(pin RXCODEERR05 input)
			(conn RXCODEERR05 RXCODEERR05 <== GTHE1_QUAD RXCODEERR05)
		)
		(element RXCODEERR06 1
			(pin RXCODEERR06 input)
			(conn RXCODEERR06 RXCODEERR06 <== GTHE1_QUAD RXCODEERR06)
		)
		(element RXCODEERR07 1
			(pin RXCODEERR07 input)
			(conn RXCODEERR07 RXCODEERR07 <== GTHE1_QUAD RXCODEERR07)
		)
		(element RXCODEERR10 1
			(pin RXCODEERR10 input)
			(conn RXCODEERR10 RXCODEERR10 <== GTHE1_QUAD RXCODEERR10)
		)
		(element RXCODEERR11 1
			(pin RXCODEERR11 input)
			(conn RXCODEERR11 RXCODEERR11 <== GTHE1_QUAD RXCODEERR11)
		)
		(element RXCODEERR12 1
			(pin RXCODEERR12 input)
			(conn RXCODEERR12 RXCODEERR12 <== GTHE1_QUAD RXCODEERR12)
		)
		(element RXCODEERR13 1
			(pin RXCODEERR13 input)
			(conn RXCODEERR13 RXCODEERR13 <== GTHE1_QUAD RXCODEERR13)
		)
		(element RXCODEERR14 1
			(pin RXCODEERR14 input)
			(conn RXCODEERR14 RXCODEERR14 <== GTHE1_QUAD RXCODEERR14)
		)
		(element RXCODEERR15 1
			(pin RXCODEERR15 input)
			(conn RXCODEERR15 RXCODEERR15 <== GTHE1_QUAD RXCODEERR15)
		)
		(element RXCODEERR16 1
			(pin RXCODEERR16 input)
			(conn RXCODEERR16 RXCODEERR16 <== GTHE1_QUAD RXCODEERR16)
		)
		(element RXCODEERR17 1
			(pin RXCODEERR17 input)
			(conn RXCODEERR17 RXCODEERR17 <== GTHE1_QUAD RXCODEERR17)
		)
		(element RXCODEERR20 1
			(pin RXCODEERR20 input)
			(conn RXCODEERR20 RXCODEERR20 <== GTHE1_QUAD RXCODEERR20)
		)
		(element RXCODEERR21 1
			(pin RXCODEERR21 input)
			(conn RXCODEERR21 RXCODEERR21 <== GTHE1_QUAD RXCODEERR21)
		)
		(element RXCODEERR22 1
			(pin RXCODEERR22 input)
			(conn RXCODEERR22 RXCODEERR22 <== GTHE1_QUAD RXCODEERR22)
		)
		(element RXCODEERR23 1
			(pin RXCODEERR23 input)
			(conn RXCODEERR23 RXCODEERR23 <== GTHE1_QUAD RXCODEERR23)
		)
		(element RXCODEERR24 1
			(pin RXCODEERR24 input)
			(conn RXCODEERR24 RXCODEERR24 <== GTHE1_QUAD RXCODEERR24)
		)
		(element RXCODEERR25 1
			(pin RXCODEERR25 input)
			(conn RXCODEERR25 RXCODEERR25 <== GTHE1_QUAD RXCODEERR25)
		)
		(element RXCODEERR26 1
			(pin RXCODEERR26 input)
			(conn RXCODEERR26 RXCODEERR26 <== GTHE1_QUAD RXCODEERR26)
		)
		(element RXCODEERR27 1
			(pin RXCODEERR27 input)
			(conn RXCODEERR27 RXCODEERR27 <== GTHE1_QUAD RXCODEERR27)
		)
		(element RXCODEERR30 1
			(pin RXCODEERR30 input)
			(conn RXCODEERR30 RXCODEERR30 <== GTHE1_QUAD RXCODEERR30)
		)
		(element RXCODEERR31 1
			(pin RXCODEERR31 input)
			(conn RXCODEERR31 RXCODEERR31 <== GTHE1_QUAD RXCODEERR31)
		)
		(element RXCODEERR32 1
			(pin RXCODEERR32 input)
			(conn RXCODEERR32 RXCODEERR32 <== GTHE1_QUAD RXCODEERR32)
		)
		(element RXCODEERR33 1
			(pin RXCODEERR33 input)
			(conn RXCODEERR33 RXCODEERR33 <== GTHE1_QUAD RXCODEERR33)
		)
		(element RXCODEERR34 1
			(pin RXCODEERR34 input)
			(conn RXCODEERR34 RXCODEERR34 <== GTHE1_QUAD RXCODEERR34)
		)
		(element RXCODEERR35 1
			(pin RXCODEERR35 input)
			(conn RXCODEERR35 RXCODEERR35 <== GTHE1_QUAD RXCODEERR35)
		)
		(element RXCODEERR36 1
			(pin RXCODEERR36 input)
			(conn RXCODEERR36 RXCODEERR36 <== GTHE1_QUAD RXCODEERR36)
		)
		(element RXCODEERR37 1
			(pin RXCODEERR37 input)
			(conn RXCODEERR37 RXCODEERR37 <== GTHE1_QUAD RXCODEERR37)
		)
		(element RXCTRLACK0 1
			(pin RXCTRLACK0 input)
			(conn RXCTRLACK0 RXCTRLACK0 <== GTHE1_QUAD RXCTRLACK0)
		)
		(element RXCTRLACK1 1
			(pin RXCTRLACK1 input)
			(conn RXCTRLACK1 RXCTRLACK1 <== GTHE1_QUAD RXCTRLACK1)
		)
		(element RXCTRLACK2 1
			(pin RXCTRLACK2 input)
			(conn RXCTRLACK2 RXCTRLACK2 <== GTHE1_QUAD RXCTRLACK2)
		)
		(element RXCTRLACK3 1
			(pin RXCTRLACK3 input)
			(conn RXCTRLACK3 RXCTRLACK3 <== GTHE1_QUAD RXCTRLACK3)
		)
		(element RXCTRL00 1
			(pin RXCTRL00 input)
			(conn RXCTRL00 RXCTRL00 <== GTHE1_QUAD RXCTRL00)
		)
		(element RXCTRL01 1
			(pin RXCTRL01 input)
			(conn RXCTRL01 RXCTRL01 <== GTHE1_QUAD RXCTRL01)
		)
		(element RXCTRL02 1
			(pin RXCTRL02 input)
			(conn RXCTRL02 RXCTRL02 <== GTHE1_QUAD RXCTRL02)
		)
		(element RXCTRL03 1
			(pin RXCTRL03 input)
			(conn RXCTRL03 RXCTRL03 <== GTHE1_QUAD RXCTRL03)
		)
		(element RXCTRL04 1
			(pin RXCTRL04 input)
			(conn RXCTRL04 RXCTRL04 <== GTHE1_QUAD RXCTRL04)
		)
		(element RXCTRL05 1
			(pin RXCTRL05 input)
			(conn RXCTRL05 RXCTRL05 <== GTHE1_QUAD RXCTRL05)
		)
		(element RXCTRL06 1
			(pin RXCTRL06 input)
			(conn RXCTRL06 RXCTRL06 <== GTHE1_QUAD RXCTRL06)
		)
		(element RXCTRL07 1
			(pin RXCTRL07 input)
			(conn RXCTRL07 RXCTRL07 <== GTHE1_QUAD RXCTRL07)
		)
		(element RXCTRL10 1
			(pin RXCTRL10 input)
			(conn RXCTRL10 RXCTRL10 <== GTHE1_QUAD RXCTRL10)
		)
		(element RXCTRL11 1
			(pin RXCTRL11 input)
			(conn RXCTRL11 RXCTRL11 <== GTHE1_QUAD RXCTRL11)
		)
		(element RXCTRL12 1
			(pin RXCTRL12 input)
			(conn RXCTRL12 RXCTRL12 <== GTHE1_QUAD RXCTRL12)
		)
		(element RXCTRL13 1
			(pin RXCTRL13 input)
			(conn RXCTRL13 RXCTRL13 <== GTHE1_QUAD RXCTRL13)
		)
		(element RXCTRL14 1
			(pin RXCTRL14 input)
			(conn RXCTRL14 RXCTRL14 <== GTHE1_QUAD RXCTRL14)
		)
		(element RXCTRL15 1
			(pin RXCTRL15 input)
			(conn RXCTRL15 RXCTRL15 <== GTHE1_QUAD RXCTRL15)
		)
		(element RXCTRL16 1
			(pin RXCTRL16 input)
			(conn RXCTRL16 RXCTRL16 <== GTHE1_QUAD RXCTRL16)
		)
		(element RXCTRL17 1
			(pin RXCTRL17 input)
			(conn RXCTRL17 RXCTRL17 <== GTHE1_QUAD RXCTRL17)
		)
		(element RXCTRL20 1
			(pin RXCTRL20 input)
			(conn RXCTRL20 RXCTRL20 <== GTHE1_QUAD RXCTRL20)
		)
		(element RXCTRL21 1
			(pin RXCTRL21 input)
			(conn RXCTRL21 RXCTRL21 <== GTHE1_QUAD RXCTRL21)
		)
		(element RXCTRL22 1
			(pin RXCTRL22 input)
			(conn RXCTRL22 RXCTRL22 <== GTHE1_QUAD RXCTRL22)
		)
		(element RXCTRL23 1
			(pin RXCTRL23 input)
			(conn RXCTRL23 RXCTRL23 <== GTHE1_QUAD RXCTRL23)
		)
		(element RXCTRL24 1
			(pin RXCTRL24 input)
			(conn RXCTRL24 RXCTRL24 <== GTHE1_QUAD RXCTRL24)
		)
		(element RXCTRL25 1
			(pin RXCTRL25 input)
			(conn RXCTRL25 RXCTRL25 <== GTHE1_QUAD RXCTRL25)
		)
		(element RXCTRL26 1
			(pin RXCTRL26 input)
			(conn RXCTRL26 RXCTRL26 <== GTHE1_QUAD RXCTRL26)
		)
		(element RXCTRL27 1
			(pin RXCTRL27 input)
			(conn RXCTRL27 RXCTRL27 <== GTHE1_QUAD RXCTRL27)
		)
		(element RXCTRL30 1
			(pin RXCTRL30 input)
			(conn RXCTRL30 RXCTRL30 <== GTHE1_QUAD RXCTRL30)
		)
		(element RXCTRL31 1
			(pin RXCTRL31 input)
			(conn RXCTRL31 RXCTRL31 <== GTHE1_QUAD RXCTRL31)
		)
		(element RXCTRL32 1
			(pin RXCTRL32 input)
			(conn RXCTRL32 RXCTRL32 <== GTHE1_QUAD RXCTRL32)
		)
		(element RXCTRL33 1
			(pin RXCTRL33 input)
			(conn RXCTRL33 RXCTRL33 <== GTHE1_QUAD RXCTRL33)
		)
		(element RXCTRL34 1
			(pin RXCTRL34 input)
			(conn RXCTRL34 RXCTRL34 <== GTHE1_QUAD RXCTRL34)
		)
		(element RXCTRL35 1
			(pin RXCTRL35 input)
			(conn RXCTRL35 RXCTRL35 <== GTHE1_QUAD RXCTRL35)
		)
		(element RXCTRL36 1
			(pin RXCTRL36 input)
			(conn RXCTRL36 RXCTRL36 <== GTHE1_QUAD RXCTRL36)
		)
		(element RXCTRL37 1
			(pin RXCTRL37 input)
			(conn RXCTRL37 RXCTRL37 <== GTHE1_QUAD RXCTRL37)
		)
		(element RXDATATAP0 1
			(pin RXDATATAP0 input)
			(conn RXDATATAP0 RXDATATAP0 <== GTHE1_QUAD RXDATATAP0)
		)
		(element RXDATATAP1 1
			(pin RXDATATAP1 input)
			(conn RXDATATAP1 RXDATATAP1 <== GTHE1_QUAD RXDATATAP1)
		)
		(element RXDATATAP2 1
			(pin RXDATATAP2 input)
			(conn RXDATATAP2 RXDATATAP2 <== GTHE1_QUAD RXDATATAP2)
		)
		(element RXDATATAP3 1
			(pin RXDATATAP3 input)
			(conn RXDATATAP3 RXDATATAP3 <== GTHE1_QUAD RXDATATAP3)
		)
		(element RXDATA00 1
			(pin RXDATA00 input)
			(conn RXDATA00 RXDATA00 <== GTHE1_QUAD RXDATA00)
		)
		(element RXDATA01 1
			(pin RXDATA01 input)
			(conn RXDATA01 RXDATA01 <== GTHE1_QUAD RXDATA01)
		)
		(element RXDATA02 1
			(pin RXDATA02 input)
			(conn RXDATA02 RXDATA02 <== GTHE1_QUAD RXDATA02)
		)
		(element RXDATA03 1
			(pin RXDATA03 input)
			(conn RXDATA03 RXDATA03 <== GTHE1_QUAD RXDATA03)
		)
		(element RXDATA04 1
			(pin RXDATA04 input)
			(conn RXDATA04 RXDATA04 <== GTHE1_QUAD RXDATA04)
		)
		(element RXDATA05 1
			(pin RXDATA05 input)
			(conn RXDATA05 RXDATA05 <== GTHE1_QUAD RXDATA05)
		)
		(element RXDATA06 1
			(pin RXDATA06 input)
			(conn RXDATA06 RXDATA06 <== GTHE1_QUAD RXDATA06)
		)
		(element RXDATA07 1
			(pin RXDATA07 input)
			(conn RXDATA07 RXDATA07 <== GTHE1_QUAD RXDATA07)
		)
		(element RXDATA08 1
			(pin RXDATA08 input)
			(conn RXDATA08 RXDATA08 <== GTHE1_QUAD RXDATA08)
		)
		(element RXDATA09 1
			(pin RXDATA09 input)
			(conn RXDATA09 RXDATA09 <== GTHE1_QUAD RXDATA09)
		)
		(element RXDATA010 1
			(pin RXDATA010 input)
			(conn RXDATA010 RXDATA010 <== GTHE1_QUAD RXDATA010)
		)
		(element RXDATA10 1
			(pin RXDATA10 input)
			(conn RXDATA10 RXDATA10 <== GTHE1_QUAD RXDATA10)
		)
		(element RXDATA011 1
			(pin RXDATA011 input)
			(conn RXDATA011 RXDATA011 <== GTHE1_QUAD RXDATA011)
		)
		(element RXDATA11 1
			(pin RXDATA11 input)
			(conn RXDATA11 RXDATA11 <== GTHE1_QUAD RXDATA11)
		)
		(element RXDATA012 1
			(pin RXDATA012 input)
			(conn RXDATA012 RXDATA012 <== GTHE1_QUAD RXDATA012)
		)
		(element RXDATA12 1
			(pin RXDATA12 input)
			(conn RXDATA12 RXDATA12 <== GTHE1_QUAD RXDATA12)
		)
		(element RXDATA013 1
			(pin RXDATA013 input)
			(conn RXDATA013 RXDATA013 <== GTHE1_QUAD RXDATA013)
		)
		(element RXDATA13 1
			(pin RXDATA13 input)
			(conn RXDATA13 RXDATA13 <== GTHE1_QUAD RXDATA13)
		)
		(element RXDATA014 1
			(pin RXDATA014 input)
			(conn RXDATA014 RXDATA014 <== GTHE1_QUAD RXDATA014)
		)
		(element RXDATA14 1
			(pin RXDATA14 input)
			(conn RXDATA14 RXDATA14 <== GTHE1_QUAD RXDATA14)
		)
		(element RXDATA015 1
			(pin RXDATA015 input)
			(conn RXDATA015 RXDATA015 <== GTHE1_QUAD RXDATA015)
		)
		(element RXDATA15 1
			(pin RXDATA15 input)
			(conn RXDATA15 RXDATA15 <== GTHE1_QUAD RXDATA15)
		)
		(element RXDATA016 1
			(pin RXDATA016 input)
			(conn RXDATA016 RXDATA016 <== GTHE1_QUAD RXDATA016)
		)
		(element RXDATA16 1
			(pin RXDATA16 input)
			(conn RXDATA16 RXDATA16 <== GTHE1_QUAD RXDATA16)
		)
		(element RXDATA017 1
			(pin RXDATA017 input)
			(conn RXDATA017 RXDATA017 <== GTHE1_QUAD RXDATA017)
		)
		(element RXDATA17 1
			(pin RXDATA17 input)
			(conn RXDATA17 RXDATA17 <== GTHE1_QUAD RXDATA17)
		)
		(element RXDATA018 1
			(pin RXDATA018 input)
			(conn RXDATA018 RXDATA018 <== GTHE1_QUAD RXDATA018)
		)
		(element RXDATA18 1
			(pin RXDATA18 input)
			(conn RXDATA18 RXDATA18 <== GTHE1_QUAD RXDATA18)
		)
		(element RXDATA019 1
			(pin RXDATA019 input)
			(conn RXDATA019 RXDATA019 <== GTHE1_QUAD RXDATA019)
		)
		(element RXDATA19 1
			(pin RXDATA19 input)
			(conn RXDATA19 RXDATA19 <== GTHE1_QUAD RXDATA19)
		)
		(element RXDATA020 1
			(pin RXDATA020 input)
			(conn RXDATA020 RXDATA020 <== GTHE1_QUAD RXDATA020)
		)
		(element RXDATA20 1
			(pin RXDATA20 input)
			(conn RXDATA20 RXDATA20 <== GTHE1_QUAD RXDATA20)
		)
		(element RXDATA021 1
			(pin RXDATA021 input)
			(conn RXDATA021 RXDATA021 <== GTHE1_QUAD RXDATA021)
		)
		(element RXDATA21 1
			(pin RXDATA21 input)
			(conn RXDATA21 RXDATA21 <== GTHE1_QUAD RXDATA21)
		)
		(element RXDATA022 1
			(pin RXDATA022 input)
			(conn RXDATA022 RXDATA022 <== GTHE1_QUAD RXDATA022)
		)
		(element RXDATA22 1
			(pin RXDATA22 input)
			(conn RXDATA22 RXDATA22 <== GTHE1_QUAD RXDATA22)
		)
		(element RXDATA023 1
			(pin RXDATA023 input)
			(conn RXDATA023 RXDATA023 <== GTHE1_QUAD RXDATA023)
		)
		(element RXDATA23 1
			(pin RXDATA23 input)
			(conn RXDATA23 RXDATA23 <== GTHE1_QUAD RXDATA23)
		)
		(element RXDATA024 1
			(pin RXDATA024 input)
			(conn RXDATA024 RXDATA024 <== GTHE1_QUAD RXDATA024)
		)
		(element RXDATA24 1
			(pin RXDATA24 input)
			(conn RXDATA24 RXDATA24 <== GTHE1_QUAD RXDATA24)
		)
		(element RXDATA025 1
			(pin RXDATA025 input)
			(conn RXDATA025 RXDATA025 <== GTHE1_QUAD RXDATA025)
		)
		(element RXDATA25 1
			(pin RXDATA25 input)
			(conn RXDATA25 RXDATA25 <== GTHE1_QUAD RXDATA25)
		)
		(element RXDATA026 1
			(pin RXDATA026 input)
			(conn RXDATA026 RXDATA026 <== GTHE1_QUAD RXDATA026)
		)
		(element RXDATA26 1
			(pin RXDATA26 input)
			(conn RXDATA26 RXDATA26 <== GTHE1_QUAD RXDATA26)
		)
		(element RXDATA027 1
			(pin RXDATA027 input)
			(conn RXDATA027 RXDATA027 <== GTHE1_QUAD RXDATA027)
		)
		(element RXDATA27 1
			(pin RXDATA27 input)
			(conn RXDATA27 RXDATA27 <== GTHE1_QUAD RXDATA27)
		)
		(element RXDATA028 1
			(pin RXDATA028 input)
			(conn RXDATA028 RXDATA028 <== GTHE1_QUAD RXDATA028)
		)
		(element RXDATA28 1
			(pin RXDATA28 input)
			(conn RXDATA28 RXDATA28 <== GTHE1_QUAD RXDATA28)
		)
		(element RXDATA029 1
			(pin RXDATA029 input)
			(conn RXDATA029 RXDATA029 <== GTHE1_QUAD RXDATA029)
		)
		(element RXDATA29 1
			(pin RXDATA29 input)
			(conn RXDATA29 RXDATA29 <== GTHE1_QUAD RXDATA29)
		)
		(element RXDATA030 1
			(pin RXDATA030 input)
			(conn RXDATA030 RXDATA030 <== GTHE1_QUAD RXDATA030)
		)
		(element RXDATA30 1
			(pin RXDATA30 input)
			(conn RXDATA30 RXDATA30 <== GTHE1_QUAD RXDATA30)
		)
		(element RXDATA031 1
			(pin RXDATA031 input)
			(conn RXDATA031 RXDATA031 <== GTHE1_QUAD RXDATA031)
		)
		(element RXDATA31 1
			(pin RXDATA31 input)
			(conn RXDATA31 RXDATA31 <== GTHE1_QUAD RXDATA31)
		)
		(element RXDATA032 1
			(pin RXDATA032 input)
			(conn RXDATA032 RXDATA032 <== GTHE1_QUAD RXDATA032)
		)
		(element RXDATA32 1
			(pin RXDATA32 input)
			(conn RXDATA32 RXDATA32 <== GTHE1_QUAD RXDATA32)
		)
		(element RXDATA033 1
			(pin RXDATA033 input)
			(conn RXDATA033 RXDATA033 <== GTHE1_QUAD RXDATA033)
		)
		(element RXDATA33 1
			(pin RXDATA33 input)
			(conn RXDATA33 RXDATA33 <== GTHE1_QUAD RXDATA33)
		)
		(element RXDATA034 1
			(pin RXDATA034 input)
			(conn RXDATA034 RXDATA034 <== GTHE1_QUAD RXDATA034)
		)
		(element RXDATA34 1
			(pin RXDATA34 input)
			(conn RXDATA34 RXDATA34 <== GTHE1_QUAD RXDATA34)
		)
		(element RXDATA035 1
			(pin RXDATA035 input)
			(conn RXDATA035 RXDATA035 <== GTHE1_QUAD RXDATA035)
		)
		(element RXDATA35 1
			(pin RXDATA35 input)
			(conn RXDATA35 RXDATA35 <== GTHE1_QUAD RXDATA35)
		)
		(element RXDATA036 1
			(pin RXDATA036 input)
			(conn RXDATA036 RXDATA036 <== GTHE1_QUAD RXDATA036)
		)
		(element RXDATA36 1
			(pin RXDATA36 input)
			(conn RXDATA36 RXDATA36 <== GTHE1_QUAD RXDATA36)
		)
		(element RXDATA037 1
			(pin RXDATA037 input)
			(conn RXDATA037 RXDATA037 <== GTHE1_QUAD RXDATA037)
		)
		(element RXDATA37 1
			(pin RXDATA37 input)
			(conn RXDATA37 RXDATA37 <== GTHE1_QUAD RXDATA37)
		)
		(element RXDATA038 1
			(pin RXDATA038 input)
			(conn RXDATA038 RXDATA038 <== GTHE1_QUAD RXDATA038)
		)
		(element RXDATA38 1
			(pin RXDATA38 input)
			(conn RXDATA38 RXDATA38 <== GTHE1_QUAD RXDATA38)
		)
		(element RXDATA039 1
			(pin RXDATA039 input)
			(conn RXDATA039 RXDATA039 <== GTHE1_QUAD RXDATA039)
		)
		(element RXDATA39 1
			(pin RXDATA39 input)
			(conn RXDATA39 RXDATA39 <== GTHE1_QUAD RXDATA39)
		)
		(element RXDATA040 1
			(pin RXDATA040 input)
			(conn RXDATA040 RXDATA040 <== GTHE1_QUAD RXDATA040)
		)
		(element RXDATA041 1
			(pin RXDATA041 input)
			(conn RXDATA041 RXDATA041 <== GTHE1_QUAD RXDATA041)
		)
		(element RXDATA042 1
			(pin RXDATA042 input)
			(conn RXDATA042 RXDATA042 <== GTHE1_QUAD RXDATA042)
		)
		(element RXDATA043 1
			(pin RXDATA043 input)
			(conn RXDATA043 RXDATA043 <== GTHE1_QUAD RXDATA043)
		)
		(element RXDATA044 1
			(pin RXDATA044 input)
			(conn RXDATA044 RXDATA044 <== GTHE1_QUAD RXDATA044)
		)
		(element RXDATA045 1
			(pin RXDATA045 input)
			(conn RXDATA045 RXDATA045 <== GTHE1_QUAD RXDATA045)
		)
		(element RXDATA046 1
			(pin RXDATA046 input)
			(conn RXDATA046 RXDATA046 <== GTHE1_QUAD RXDATA046)
		)
		(element RXDATA047 1
			(pin RXDATA047 input)
			(conn RXDATA047 RXDATA047 <== GTHE1_QUAD RXDATA047)
		)
		(element RXDATA048 1
			(pin RXDATA048 input)
			(conn RXDATA048 RXDATA048 <== GTHE1_QUAD RXDATA048)
		)
		(element RXDATA049 1
			(pin RXDATA049 input)
			(conn RXDATA049 RXDATA049 <== GTHE1_QUAD RXDATA049)
		)
		(element RXDATA050 1
			(pin RXDATA050 input)
			(conn RXDATA050 RXDATA050 <== GTHE1_QUAD RXDATA050)
		)
		(element RXDATA051 1
			(pin RXDATA051 input)
			(conn RXDATA051 RXDATA051 <== GTHE1_QUAD RXDATA051)
		)
		(element RXDATA052 1
			(pin RXDATA052 input)
			(conn RXDATA052 RXDATA052 <== GTHE1_QUAD RXDATA052)
		)
		(element RXDATA053 1
			(pin RXDATA053 input)
			(conn RXDATA053 RXDATA053 <== GTHE1_QUAD RXDATA053)
		)
		(element RXDATA054 1
			(pin RXDATA054 input)
			(conn RXDATA054 RXDATA054 <== GTHE1_QUAD RXDATA054)
		)
		(element RXDATA055 1
			(pin RXDATA055 input)
			(conn RXDATA055 RXDATA055 <== GTHE1_QUAD RXDATA055)
		)
		(element RXDATA056 1
			(pin RXDATA056 input)
			(conn RXDATA056 RXDATA056 <== GTHE1_QUAD RXDATA056)
		)
		(element RXDATA057 1
			(pin RXDATA057 input)
			(conn RXDATA057 RXDATA057 <== GTHE1_QUAD RXDATA057)
		)
		(element RXDATA058 1
			(pin RXDATA058 input)
			(conn RXDATA058 RXDATA058 <== GTHE1_QUAD RXDATA058)
		)
		(element RXDATA059 1
			(pin RXDATA059 input)
			(conn RXDATA059 RXDATA059 <== GTHE1_QUAD RXDATA059)
		)
		(element RXDATA060 1
			(pin RXDATA060 input)
			(conn RXDATA060 RXDATA060 <== GTHE1_QUAD RXDATA060)
		)
		(element RXDATA061 1
			(pin RXDATA061 input)
			(conn RXDATA061 RXDATA061 <== GTHE1_QUAD RXDATA061)
		)
		(element RXDATA062 1
			(pin RXDATA062 input)
			(conn RXDATA062 RXDATA062 <== GTHE1_QUAD RXDATA062)
		)
		(element RXDATA063 1
			(pin RXDATA063 input)
			(conn RXDATA063 RXDATA063 <== GTHE1_QUAD RXDATA063)
		)
		(element RXDATA110 1
			(pin RXDATA110 input)
			(conn RXDATA110 RXDATA110 <== GTHE1_QUAD RXDATA110)
		)
		(element RXDATA111 1
			(pin RXDATA111 input)
			(conn RXDATA111 RXDATA111 <== GTHE1_QUAD RXDATA111)
		)
		(element RXDATA112 1
			(pin RXDATA112 input)
			(conn RXDATA112 RXDATA112 <== GTHE1_QUAD RXDATA112)
		)
		(element RXDATA113 1
			(pin RXDATA113 input)
			(conn RXDATA113 RXDATA113 <== GTHE1_QUAD RXDATA113)
		)
		(element RXDATA114 1
			(pin RXDATA114 input)
			(conn RXDATA114 RXDATA114 <== GTHE1_QUAD RXDATA114)
		)
		(element RXDATA115 1
			(pin RXDATA115 input)
			(conn RXDATA115 RXDATA115 <== GTHE1_QUAD RXDATA115)
		)
		(element RXDATA116 1
			(pin RXDATA116 input)
			(conn RXDATA116 RXDATA116 <== GTHE1_QUAD RXDATA116)
		)
		(element RXDATA117 1
			(pin RXDATA117 input)
			(conn RXDATA117 RXDATA117 <== GTHE1_QUAD RXDATA117)
		)
		(element RXDATA118 1
			(pin RXDATA118 input)
			(conn RXDATA118 RXDATA118 <== GTHE1_QUAD RXDATA118)
		)
		(element RXDATA119 1
			(pin RXDATA119 input)
			(conn RXDATA119 RXDATA119 <== GTHE1_QUAD RXDATA119)
		)
		(element RXDATA120 1
			(pin RXDATA120 input)
			(conn RXDATA120 RXDATA120 <== GTHE1_QUAD RXDATA120)
		)
		(element RXDATA121 1
			(pin RXDATA121 input)
			(conn RXDATA121 RXDATA121 <== GTHE1_QUAD RXDATA121)
		)
		(element RXDATA122 1
			(pin RXDATA122 input)
			(conn RXDATA122 RXDATA122 <== GTHE1_QUAD RXDATA122)
		)
		(element RXDATA123 1
			(pin RXDATA123 input)
			(conn RXDATA123 RXDATA123 <== GTHE1_QUAD RXDATA123)
		)
		(element RXDATA124 1
			(pin RXDATA124 input)
			(conn RXDATA124 RXDATA124 <== GTHE1_QUAD RXDATA124)
		)
		(element RXDATA125 1
			(pin RXDATA125 input)
			(conn RXDATA125 RXDATA125 <== GTHE1_QUAD RXDATA125)
		)
		(element RXDATA126 1
			(pin RXDATA126 input)
			(conn RXDATA126 RXDATA126 <== GTHE1_QUAD RXDATA126)
		)
		(element RXDATA127 1
			(pin RXDATA127 input)
			(conn RXDATA127 RXDATA127 <== GTHE1_QUAD RXDATA127)
		)
		(element RXDATA128 1
			(pin RXDATA128 input)
			(conn RXDATA128 RXDATA128 <== GTHE1_QUAD RXDATA128)
		)
		(element RXDATA129 1
			(pin RXDATA129 input)
			(conn RXDATA129 RXDATA129 <== GTHE1_QUAD RXDATA129)
		)
		(element RXDATA130 1
			(pin RXDATA130 input)
			(conn RXDATA130 RXDATA130 <== GTHE1_QUAD RXDATA130)
		)
		(element RXDATA131 1
			(pin RXDATA131 input)
			(conn RXDATA131 RXDATA131 <== GTHE1_QUAD RXDATA131)
		)
		(element RXDATA132 1
			(pin RXDATA132 input)
			(conn RXDATA132 RXDATA132 <== GTHE1_QUAD RXDATA132)
		)
		(element RXDATA133 1
			(pin RXDATA133 input)
			(conn RXDATA133 RXDATA133 <== GTHE1_QUAD RXDATA133)
		)
		(element RXDATA134 1
			(pin RXDATA134 input)
			(conn RXDATA134 RXDATA134 <== GTHE1_QUAD RXDATA134)
		)
		(element RXDATA135 1
			(pin RXDATA135 input)
			(conn RXDATA135 RXDATA135 <== GTHE1_QUAD RXDATA135)
		)
		(element RXDATA136 1
			(pin RXDATA136 input)
			(conn RXDATA136 RXDATA136 <== GTHE1_QUAD RXDATA136)
		)
		(element RXDATA137 1
			(pin RXDATA137 input)
			(conn RXDATA137 RXDATA137 <== GTHE1_QUAD RXDATA137)
		)
		(element RXDATA138 1
			(pin RXDATA138 input)
			(conn RXDATA138 RXDATA138 <== GTHE1_QUAD RXDATA138)
		)
		(element RXDATA139 1
			(pin RXDATA139 input)
			(conn RXDATA139 RXDATA139 <== GTHE1_QUAD RXDATA139)
		)
		(element RXDATA140 1
			(pin RXDATA140 input)
			(conn RXDATA140 RXDATA140 <== GTHE1_QUAD RXDATA140)
		)
		(element RXDATA141 1
			(pin RXDATA141 input)
			(conn RXDATA141 RXDATA141 <== GTHE1_QUAD RXDATA141)
		)
		(element RXDATA142 1
			(pin RXDATA142 input)
			(conn RXDATA142 RXDATA142 <== GTHE1_QUAD RXDATA142)
		)
		(element RXDATA143 1
			(pin RXDATA143 input)
			(conn RXDATA143 RXDATA143 <== GTHE1_QUAD RXDATA143)
		)
		(element RXDATA144 1
			(pin RXDATA144 input)
			(conn RXDATA144 RXDATA144 <== GTHE1_QUAD RXDATA144)
		)
		(element RXDATA145 1
			(pin RXDATA145 input)
			(conn RXDATA145 RXDATA145 <== GTHE1_QUAD RXDATA145)
		)
		(element RXDATA146 1
			(pin RXDATA146 input)
			(conn RXDATA146 RXDATA146 <== GTHE1_QUAD RXDATA146)
		)
		(element RXDATA147 1
			(pin RXDATA147 input)
			(conn RXDATA147 RXDATA147 <== GTHE1_QUAD RXDATA147)
		)
		(element RXDATA148 1
			(pin RXDATA148 input)
			(conn RXDATA148 RXDATA148 <== GTHE1_QUAD RXDATA148)
		)
		(element RXDATA149 1
			(pin RXDATA149 input)
			(conn RXDATA149 RXDATA149 <== GTHE1_QUAD RXDATA149)
		)
		(element RXDATA150 1
			(pin RXDATA150 input)
			(conn RXDATA150 RXDATA150 <== GTHE1_QUAD RXDATA150)
		)
		(element RXDATA151 1
			(pin RXDATA151 input)
			(conn RXDATA151 RXDATA151 <== GTHE1_QUAD RXDATA151)
		)
		(element RXDATA152 1
			(pin RXDATA152 input)
			(conn RXDATA152 RXDATA152 <== GTHE1_QUAD RXDATA152)
		)
		(element RXDATA153 1
			(pin RXDATA153 input)
			(conn RXDATA153 RXDATA153 <== GTHE1_QUAD RXDATA153)
		)
		(element RXDATA154 1
			(pin RXDATA154 input)
			(conn RXDATA154 RXDATA154 <== GTHE1_QUAD RXDATA154)
		)
		(element RXDATA155 1
			(pin RXDATA155 input)
			(conn RXDATA155 RXDATA155 <== GTHE1_QUAD RXDATA155)
		)
		(element RXDATA156 1
			(pin RXDATA156 input)
			(conn RXDATA156 RXDATA156 <== GTHE1_QUAD RXDATA156)
		)
		(element RXDATA157 1
			(pin RXDATA157 input)
			(conn RXDATA157 RXDATA157 <== GTHE1_QUAD RXDATA157)
		)
		(element RXDATA158 1
			(pin RXDATA158 input)
			(conn RXDATA158 RXDATA158 <== GTHE1_QUAD RXDATA158)
		)
		(element RXDATA159 1
			(pin RXDATA159 input)
			(conn RXDATA159 RXDATA159 <== GTHE1_QUAD RXDATA159)
		)
		(element RXDATA160 1
			(pin RXDATA160 input)
			(conn RXDATA160 RXDATA160 <== GTHE1_QUAD RXDATA160)
		)
		(element RXDATA161 1
			(pin RXDATA161 input)
			(conn RXDATA161 RXDATA161 <== GTHE1_QUAD RXDATA161)
		)
		(element RXDATA162 1
			(pin RXDATA162 input)
			(conn RXDATA162 RXDATA162 <== GTHE1_QUAD RXDATA162)
		)
		(element RXDATA163 1
			(pin RXDATA163 input)
			(conn RXDATA163 RXDATA163 <== GTHE1_QUAD RXDATA163)
		)
		(element RXDATA210 1
			(pin RXDATA210 input)
			(conn RXDATA210 RXDATA210 <== GTHE1_QUAD RXDATA210)
		)
		(element RXDATA211 1
			(pin RXDATA211 input)
			(conn RXDATA211 RXDATA211 <== GTHE1_QUAD RXDATA211)
		)
		(element RXDATA212 1
			(pin RXDATA212 input)
			(conn RXDATA212 RXDATA212 <== GTHE1_QUAD RXDATA212)
		)
		(element RXDATA213 1
			(pin RXDATA213 input)
			(conn RXDATA213 RXDATA213 <== GTHE1_QUAD RXDATA213)
		)
		(element RXDATA214 1
			(pin RXDATA214 input)
			(conn RXDATA214 RXDATA214 <== GTHE1_QUAD RXDATA214)
		)
		(element RXDATA215 1
			(pin RXDATA215 input)
			(conn RXDATA215 RXDATA215 <== GTHE1_QUAD RXDATA215)
		)
		(element RXDATA216 1
			(pin RXDATA216 input)
			(conn RXDATA216 RXDATA216 <== GTHE1_QUAD RXDATA216)
		)
		(element RXDATA217 1
			(pin RXDATA217 input)
			(conn RXDATA217 RXDATA217 <== GTHE1_QUAD RXDATA217)
		)
		(element RXDATA218 1
			(pin RXDATA218 input)
			(conn RXDATA218 RXDATA218 <== GTHE1_QUAD RXDATA218)
		)
		(element RXDATA219 1
			(pin RXDATA219 input)
			(conn RXDATA219 RXDATA219 <== GTHE1_QUAD RXDATA219)
		)
		(element RXDATA220 1
			(pin RXDATA220 input)
			(conn RXDATA220 RXDATA220 <== GTHE1_QUAD RXDATA220)
		)
		(element RXDATA221 1
			(pin RXDATA221 input)
			(conn RXDATA221 RXDATA221 <== GTHE1_QUAD RXDATA221)
		)
		(element RXDATA222 1
			(pin RXDATA222 input)
			(conn RXDATA222 RXDATA222 <== GTHE1_QUAD RXDATA222)
		)
		(element RXDATA223 1
			(pin RXDATA223 input)
			(conn RXDATA223 RXDATA223 <== GTHE1_QUAD RXDATA223)
		)
		(element RXDATA224 1
			(pin RXDATA224 input)
			(conn RXDATA224 RXDATA224 <== GTHE1_QUAD RXDATA224)
		)
		(element RXDATA225 1
			(pin RXDATA225 input)
			(conn RXDATA225 RXDATA225 <== GTHE1_QUAD RXDATA225)
		)
		(element RXDATA226 1
			(pin RXDATA226 input)
			(conn RXDATA226 RXDATA226 <== GTHE1_QUAD RXDATA226)
		)
		(element RXDATA227 1
			(pin RXDATA227 input)
			(conn RXDATA227 RXDATA227 <== GTHE1_QUAD RXDATA227)
		)
		(element RXDATA228 1
			(pin RXDATA228 input)
			(conn RXDATA228 RXDATA228 <== GTHE1_QUAD RXDATA228)
		)
		(element RXDATA229 1
			(pin RXDATA229 input)
			(conn RXDATA229 RXDATA229 <== GTHE1_QUAD RXDATA229)
		)
		(element RXDATA230 1
			(pin RXDATA230 input)
			(conn RXDATA230 RXDATA230 <== GTHE1_QUAD RXDATA230)
		)
		(element RXDATA231 1
			(pin RXDATA231 input)
			(conn RXDATA231 RXDATA231 <== GTHE1_QUAD RXDATA231)
		)
		(element RXDATA232 1
			(pin RXDATA232 input)
			(conn RXDATA232 RXDATA232 <== GTHE1_QUAD RXDATA232)
		)
		(element RXDATA233 1
			(pin RXDATA233 input)
			(conn RXDATA233 RXDATA233 <== GTHE1_QUAD RXDATA233)
		)
		(element RXDATA234 1
			(pin RXDATA234 input)
			(conn RXDATA234 RXDATA234 <== GTHE1_QUAD RXDATA234)
		)
		(element RXDATA235 1
			(pin RXDATA235 input)
			(conn RXDATA235 RXDATA235 <== GTHE1_QUAD RXDATA235)
		)
		(element RXDATA236 1
			(pin RXDATA236 input)
			(conn RXDATA236 RXDATA236 <== GTHE1_QUAD RXDATA236)
		)
		(element RXDATA237 1
			(pin RXDATA237 input)
			(conn RXDATA237 RXDATA237 <== GTHE1_QUAD RXDATA237)
		)
		(element RXDATA238 1
			(pin RXDATA238 input)
			(conn RXDATA238 RXDATA238 <== GTHE1_QUAD RXDATA238)
		)
		(element RXDATA239 1
			(pin RXDATA239 input)
			(conn RXDATA239 RXDATA239 <== GTHE1_QUAD RXDATA239)
		)
		(element RXDATA240 1
			(pin RXDATA240 input)
			(conn RXDATA240 RXDATA240 <== GTHE1_QUAD RXDATA240)
		)
		(element RXDATA241 1
			(pin RXDATA241 input)
			(conn RXDATA241 RXDATA241 <== GTHE1_QUAD RXDATA241)
		)
		(element RXDATA242 1
			(pin RXDATA242 input)
			(conn RXDATA242 RXDATA242 <== GTHE1_QUAD RXDATA242)
		)
		(element RXDATA243 1
			(pin RXDATA243 input)
			(conn RXDATA243 RXDATA243 <== GTHE1_QUAD RXDATA243)
		)
		(element RXDATA244 1
			(pin RXDATA244 input)
			(conn RXDATA244 RXDATA244 <== GTHE1_QUAD RXDATA244)
		)
		(element RXDATA245 1
			(pin RXDATA245 input)
			(conn RXDATA245 RXDATA245 <== GTHE1_QUAD RXDATA245)
		)
		(element RXDATA246 1
			(pin RXDATA246 input)
			(conn RXDATA246 RXDATA246 <== GTHE1_QUAD RXDATA246)
		)
		(element RXDATA247 1
			(pin RXDATA247 input)
			(conn RXDATA247 RXDATA247 <== GTHE1_QUAD RXDATA247)
		)
		(element RXDATA248 1
			(pin RXDATA248 input)
			(conn RXDATA248 RXDATA248 <== GTHE1_QUAD RXDATA248)
		)
		(element RXDATA249 1
			(pin RXDATA249 input)
			(conn RXDATA249 RXDATA249 <== GTHE1_QUAD RXDATA249)
		)
		(element RXDATA250 1
			(pin RXDATA250 input)
			(conn RXDATA250 RXDATA250 <== GTHE1_QUAD RXDATA250)
		)
		(element RXDATA251 1
			(pin RXDATA251 input)
			(conn RXDATA251 RXDATA251 <== GTHE1_QUAD RXDATA251)
		)
		(element RXDATA252 1
			(pin RXDATA252 input)
			(conn RXDATA252 RXDATA252 <== GTHE1_QUAD RXDATA252)
		)
		(element RXDATA253 1
			(pin RXDATA253 input)
			(conn RXDATA253 RXDATA253 <== GTHE1_QUAD RXDATA253)
		)
		(element RXDATA254 1
			(pin RXDATA254 input)
			(conn RXDATA254 RXDATA254 <== GTHE1_QUAD RXDATA254)
		)
		(element RXDATA255 1
			(pin RXDATA255 input)
			(conn RXDATA255 RXDATA255 <== GTHE1_QUAD RXDATA255)
		)
		(element RXDATA256 1
			(pin RXDATA256 input)
			(conn RXDATA256 RXDATA256 <== GTHE1_QUAD RXDATA256)
		)
		(element RXDATA257 1
			(pin RXDATA257 input)
			(conn RXDATA257 RXDATA257 <== GTHE1_QUAD RXDATA257)
		)
		(element RXDATA258 1
			(pin RXDATA258 input)
			(conn RXDATA258 RXDATA258 <== GTHE1_QUAD RXDATA258)
		)
		(element RXDATA259 1
			(pin RXDATA259 input)
			(conn RXDATA259 RXDATA259 <== GTHE1_QUAD RXDATA259)
		)
		(element RXDATA260 1
			(pin RXDATA260 input)
			(conn RXDATA260 RXDATA260 <== GTHE1_QUAD RXDATA260)
		)
		(element RXDATA261 1
			(pin RXDATA261 input)
			(conn RXDATA261 RXDATA261 <== GTHE1_QUAD RXDATA261)
		)
		(element RXDATA262 1
			(pin RXDATA262 input)
			(conn RXDATA262 RXDATA262 <== GTHE1_QUAD RXDATA262)
		)
		(element RXDATA263 1
			(pin RXDATA263 input)
			(conn RXDATA263 RXDATA263 <== GTHE1_QUAD RXDATA263)
		)
		(element RXDATA310 1
			(pin RXDATA310 input)
			(conn RXDATA310 RXDATA310 <== GTHE1_QUAD RXDATA310)
		)
		(element RXDATA311 1
			(pin RXDATA311 input)
			(conn RXDATA311 RXDATA311 <== GTHE1_QUAD RXDATA311)
		)
		(element RXDATA312 1
			(pin RXDATA312 input)
			(conn RXDATA312 RXDATA312 <== GTHE1_QUAD RXDATA312)
		)
		(element RXDATA313 1
			(pin RXDATA313 input)
			(conn RXDATA313 RXDATA313 <== GTHE1_QUAD RXDATA313)
		)
		(element RXDATA314 1
			(pin RXDATA314 input)
			(conn RXDATA314 RXDATA314 <== GTHE1_QUAD RXDATA314)
		)
		(element RXDATA315 1
			(pin RXDATA315 input)
			(conn RXDATA315 RXDATA315 <== GTHE1_QUAD RXDATA315)
		)
		(element RXDATA316 1
			(pin RXDATA316 input)
			(conn RXDATA316 RXDATA316 <== GTHE1_QUAD RXDATA316)
		)
		(element RXDATA317 1
			(pin RXDATA317 input)
			(conn RXDATA317 RXDATA317 <== GTHE1_QUAD RXDATA317)
		)
		(element RXDATA318 1
			(pin RXDATA318 input)
			(conn RXDATA318 RXDATA318 <== GTHE1_QUAD RXDATA318)
		)
		(element RXDATA319 1
			(pin RXDATA319 input)
			(conn RXDATA319 RXDATA319 <== GTHE1_QUAD RXDATA319)
		)
		(element RXDATA320 1
			(pin RXDATA320 input)
			(conn RXDATA320 RXDATA320 <== GTHE1_QUAD RXDATA320)
		)
		(element RXDATA321 1
			(pin RXDATA321 input)
			(conn RXDATA321 RXDATA321 <== GTHE1_QUAD RXDATA321)
		)
		(element RXDATA322 1
			(pin RXDATA322 input)
			(conn RXDATA322 RXDATA322 <== GTHE1_QUAD RXDATA322)
		)
		(element RXDATA323 1
			(pin RXDATA323 input)
			(conn RXDATA323 RXDATA323 <== GTHE1_QUAD RXDATA323)
		)
		(element RXDATA324 1
			(pin RXDATA324 input)
			(conn RXDATA324 RXDATA324 <== GTHE1_QUAD RXDATA324)
		)
		(element RXDATA325 1
			(pin RXDATA325 input)
			(conn RXDATA325 RXDATA325 <== GTHE1_QUAD RXDATA325)
		)
		(element RXDATA326 1
			(pin RXDATA326 input)
			(conn RXDATA326 RXDATA326 <== GTHE1_QUAD RXDATA326)
		)
		(element RXDATA327 1
			(pin RXDATA327 input)
			(conn RXDATA327 RXDATA327 <== GTHE1_QUAD RXDATA327)
		)
		(element RXDATA328 1
			(pin RXDATA328 input)
			(conn RXDATA328 RXDATA328 <== GTHE1_QUAD RXDATA328)
		)
		(element RXDATA329 1
			(pin RXDATA329 input)
			(conn RXDATA329 RXDATA329 <== GTHE1_QUAD RXDATA329)
		)
		(element RXDATA330 1
			(pin RXDATA330 input)
			(conn RXDATA330 RXDATA330 <== GTHE1_QUAD RXDATA330)
		)
		(element RXDATA331 1
			(pin RXDATA331 input)
			(conn RXDATA331 RXDATA331 <== GTHE1_QUAD RXDATA331)
		)
		(element RXDATA332 1
			(pin RXDATA332 input)
			(conn RXDATA332 RXDATA332 <== GTHE1_QUAD RXDATA332)
		)
		(element RXDATA333 1
			(pin RXDATA333 input)
			(conn RXDATA333 RXDATA333 <== GTHE1_QUAD RXDATA333)
		)
		(element RXDATA334 1
			(pin RXDATA334 input)
			(conn RXDATA334 RXDATA334 <== GTHE1_QUAD RXDATA334)
		)
		(element RXDATA335 1
			(pin RXDATA335 input)
			(conn RXDATA335 RXDATA335 <== GTHE1_QUAD RXDATA335)
		)
		(element RXDATA336 1
			(pin RXDATA336 input)
			(conn RXDATA336 RXDATA336 <== GTHE1_QUAD RXDATA336)
		)
		(element RXDATA337 1
			(pin RXDATA337 input)
			(conn RXDATA337 RXDATA337 <== GTHE1_QUAD RXDATA337)
		)
		(element RXDATA338 1
			(pin RXDATA338 input)
			(conn RXDATA338 RXDATA338 <== GTHE1_QUAD RXDATA338)
		)
		(element RXDATA339 1
			(pin RXDATA339 input)
			(conn RXDATA339 RXDATA339 <== GTHE1_QUAD RXDATA339)
		)
		(element RXDATA340 1
			(pin RXDATA340 input)
			(conn RXDATA340 RXDATA340 <== GTHE1_QUAD RXDATA340)
		)
		(element RXDATA341 1
			(pin RXDATA341 input)
			(conn RXDATA341 RXDATA341 <== GTHE1_QUAD RXDATA341)
		)
		(element RXDATA342 1
			(pin RXDATA342 input)
			(conn RXDATA342 RXDATA342 <== GTHE1_QUAD RXDATA342)
		)
		(element RXDATA343 1
			(pin RXDATA343 input)
			(conn RXDATA343 RXDATA343 <== GTHE1_QUAD RXDATA343)
		)
		(element RXDATA344 1
			(pin RXDATA344 input)
			(conn RXDATA344 RXDATA344 <== GTHE1_QUAD RXDATA344)
		)
		(element RXDATA345 1
			(pin RXDATA345 input)
			(conn RXDATA345 RXDATA345 <== GTHE1_QUAD RXDATA345)
		)
		(element RXDATA346 1
			(pin RXDATA346 input)
			(conn RXDATA346 RXDATA346 <== GTHE1_QUAD RXDATA346)
		)
		(element RXDATA347 1
			(pin RXDATA347 input)
			(conn RXDATA347 RXDATA347 <== GTHE1_QUAD RXDATA347)
		)
		(element RXDATA348 1
			(pin RXDATA348 input)
			(conn RXDATA348 RXDATA348 <== GTHE1_QUAD RXDATA348)
		)
		(element RXDATA349 1
			(pin RXDATA349 input)
			(conn RXDATA349 RXDATA349 <== GTHE1_QUAD RXDATA349)
		)
		(element RXDATA350 1
			(pin RXDATA350 input)
			(conn RXDATA350 RXDATA350 <== GTHE1_QUAD RXDATA350)
		)
		(element RXDATA351 1
			(pin RXDATA351 input)
			(conn RXDATA351 RXDATA351 <== GTHE1_QUAD RXDATA351)
		)
		(element RXDATA352 1
			(pin RXDATA352 input)
			(conn RXDATA352 RXDATA352 <== GTHE1_QUAD RXDATA352)
		)
		(element RXDATA353 1
			(pin RXDATA353 input)
			(conn RXDATA353 RXDATA353 <== GTHE1_QUAD RXDATA353)
		)
		(element RXDATA354 1
			(pin RXDATA354 input)
			(conn RXDATA354 RXDATA354 <== GTHE1_QUAD RXDATA354)
		)
		(element RXDATA355 1
			(pin RXDATA355 input)
			(conn RXDATA355 RXDATA355 <== GTHE1_QUAD RXDATA355)
		)
		(element RXDATA356 1
			(pin RXDATA356 input)
			(conn RXDATA356 RXDATA356 <== GTHE1_QUAD RXDATA356)
		)
		(element RXDATA357 1
			(pin RXDATA357 input)
			(conn RXDATA357 RXDATA357 <== GTHE1_QUAD RXDATA357)
		)
		(element RXDATA358 1
			(pin RXDATA358 input)
			(conn RXDATA358 RXDATA358 <== GTHE1_QUAD RXDATA358)
		)
		(element RXDATA359 1
			(pin RXDATA359 input)
			(conn RXDATA359 RXDATA359 <== GTHE1_QUAD RXDATA359)
		)
		(element RXDATA360 1
			(pin RXDATA360 input)
			(conn RXDATA360 RXDATA360 <== GTHE1_QUAD RXDATA360)
		)
		(element RXDATA361 1
			(pin RXDATA361 input)
			(conn RXDATA361 RXDATA361 <== GTHE1_QUAD RXDATA361)
		)
		(element RXDATA362 1
			(pin RXDATA362 input)
			(conn RXDATA362 RXDATA362 <== GTHE1_QUAD RXDATA362)
		)
		(element RXDATA363 1
			(pin RXDATA363 input)
			(conn RXDATA363 RXDATA363 <== GTHE1_QUAD RXDATA363)
		)
		(element RXDISPERR00 1
			(pin RXDISPERR00 input)
			(conn RXDISPERR00 RXDISPERR00 <== GTHE1_QUAD RXDISPERR00)
		)
		(element RXDISPERR01 1
			(pin RXDISPERR01 input)
			(conn RXDISPERR01 RXDISPERR01 <== GTHE1_QUAD RXDISPERR01)
		)
		(element RXDISPERR02 1
			(pin RXDISPERR02 input)
			(conn RXDISPERR02 RXDISPERR02 <== GTHE1_QUAD RXDISPERR02)
		)
		(element RXDISPERR03 1
			(pin RXDISPERR03 input)
			(conn RXDISPERR03 RXDISPERR03 <== GTHE1_QUAD RXDISPERR03)
		)
		(element RXDISPERR04 1
			(pin RXDISPERR04 input)
			(conn RXDISPERR04 RXDISPERR04 <== GTHE1_QUAD RXDISPERR04)
		)
		(element RXDISPERR05 1
			(pin RXDISPERR05 input)
			(conn RXDISPERR05 RXDISPERR05 <== GTHE1_QUAD RXDISPERR05)
		)
		(element RXDISPERR06 1
			(pin RXDISPERR06 input)
			(conn RXDISPERR06 RXDISPERR06 <== GTHE1_QUAD RXDISPERR06)
		)
		(element RXDISPERR07 1
			(pin RXDISPERR07 input)
			(conn RXDISPERR07 RXDISPERR07 <== GTHE1_QUAD RXDISPERR07)
		)
		(element RXDISPERR10 1
			(pin RXDISPERR10 input)
			(conn RXDISPERR10 RXDISPERR10 <== GTHE1_QUAD RXDISPERR10)
		)
		(element RXDISPERR11 1
			(pin RXDISPERR11 input)
			(conn RXDISPERR11 RXDISPERR11 <== GTHE1_QUAD RXDISPERR11)
		)
		(element RXDISPERR12 1
			(pin RXDISPERR12 input)
			(conn RXDISPERR12 RXDISPERR12 <== GTHE1_QUAD RXDISPERR12)
		)
		(element RXDISPERR13 1
			(pin RXDISPERR13 input)
			(conn RXDISPERR13 RXDISPERR13 <== GTHE1_QUAD RXDISPERR13)
		)
		(element RXDISPERR14 1
			(pin RXDISPERR14 input)
			(conn RXDISPERR14 RXDISPERR14 <== GTHE1_QUAD RXDISPERR14)
		)
		(element RXDISPERR15 1
			(pin RXDISPERR15 input)
			(conn RXDISPERR15 RXDISPERR15 <== GTHE1_QUAD RXDISPERR15)
		)
		(element RXDISPERR16 1
			(pin RXDISPERR16 input)
			(conn RXDISPERR16 RXDISPERR16 <== GTHE1_QUAD RXDISPERR16)
		)
		(element RXDISPERR17 1
			(pin RXDISPERR17 input)
			(conn RXDISPERR17 RXDISPERR17 <== GTHE1_QUAD RXDISPERR17)
		)
		(element RXDISPERR20 1
			(pin RXDISPERR20 input)
			(conn RXDISPERR20 RXDISPERR20 <== GTHE1_QUAD RXDISPERR20)
		)
		(element RXDISPERR21 1
			(pin RXDISPERR21 input)
			(conn RXDISPERR21 RXDISPERR21 <== GTHE1_QUAD RXDISPERR21)
		)
		(element RXDISPERR22 1
			(pin RXDISPERR22 input)
			(conn RXDISPERR22 RXDISPERR22 <== GTHE1_QUAD RXDISPERR22)
		)
		(element RXDISPERR23 1
			(pin RXDISPERR23 input)
			(conn RXDISPERR23 RXDISPERR23 <== GTHE1_QUAD RXDISPERR23)
		)
		(element RXDISPERR24 1
			(pin RXDISPERR24 input)
			(conn RXDISPERR24 RXDISPERR24 <== GTHE1_QUAD RXDISPERR24)
		)
		(element RXDISPERR25 1
			(pin RXDISPERR25 input)
			(conn RXDISPERR25 RXDISPERR25 <== GTHE1_QUAD RXDISPERR25)
		)
		(element RXDISPERR26 1
			(pin RXDISPERR26 input)
			(conn RXDISPERR26 RXDISPERR26 <== GTHE1_QUAD RXDISPERR26)
		)
		(element RXDISPERR27 1
			(pin RXDISPERR27 input)
			(conn RXDISPERR27 RXDISPERR27 <== GTHE1_QUAD RXDISPERR27)
		)
		(element RXDISPERR30 1
			(pin RXDISPERR30 input)
			(conn RXDISPERR30 RXDISPERR30 <== GTHE1_QUAD RXDISPERR30)
		)
		(element RXDISPERR31 1
			(pin RXDISPERR31 input)
			(conn RXDISPERR31 RXDISPERR31 <== GTHE1_QUAD RXDISPERR31)
		)
		(element RXDISPERR32 1
			(pin RXDISPERR32 input)
			(conn RXDISPERR32 RXDISPERR32 <== GTHE1_QUAD RXDISPERR32)
		)
		(element RXDISPERR33 1
			(pin RXDISPERR33 input)
			(conn RXDISPERR33 RXDISPERR33 <== GTHE1_QUAD RXDISPERR33)
		)
		(element RXDISPERR34 1
			(pin RXDISPERR34 input)
			(conn RXDISPERR34 RXDISPERR34 <== GTHE1_QUAD RXDISPERR34)
		)
		(element RXDISPERR35 1
			(pin RXDISPERR35 input)
			(conn RXDISPERR35 RXDISPERR35 <== GTHE1_QUAD RXDISPERR35)
		)
		(element RXDISPERR36 1
			(pin RXDISPERR36 input)
			(conn RXDISPERR36 RXDISPERR36 <== GTHE1_QUAD RXDISPERR36)
		)
		(element RXDISPERR37 1
			(pin RXDISPERR37 input)
			(conn RXDISPERR37 RXDISPERR37 <== GTHE1_QUAD RXDISPERR37)
		)
		(element RXENCOMMADET0 1
			(pin RXENCOMMADET0 output)
			(conn RXENCOMMADET0 RXENCOMMADET0 ==> GTHE1_QUAD RXENCOMMADET0)
		)
		(element RXENCOMMADET1 1
			(pin RXENCOMMADET1 output)
			(conn RXENCOMMADET1 RXENCOMMADET1 ==> GTHE1_QUAD RXENCOMMADET1)
		)
		(element RXENCOMMADET2 1
			(pin RXENCOMMADET2 output)
			(conn RXENCOMMADET2 RXENCOMMADET2 ==> GTHE1_QUAD RXENCOMMADET2)
		)
		(element RXENCOMMADET3 1
			(pin RXENCOMMADET3 output)
			(conn RXENCOMMADET3 RXENCOMMADET3 ==> GTHE1_QUAD RXENCOMMADET3)
		)
		(element RXN0 1
			(pin RXN0 output)
			(conn RXN0 RXN0 ==> GTHE1_QUAD RXN0)
		)
		(element RXN1 1
			(pin RXN1 output)
			(conn RXN1 RXN1 ==> GTHE1_QUAD RXN1)
		)
		(element RXN2 1
			(pin RXN2 output)
			(conn RXN2 RXN2 ==> GTHE1_QUAD RXN2)
		)
		(element RXN3 1
			(pin RXN3 output)
			(conn RXN3 RXN3 ==> GTHE1_QUAD RXN3)
		)
		(element RXPCSCLKSMPL0 1
			(pin RXPCSCLKSMPL0 input)
			(conn RXPCSCLKSMPL0 RXPCSCLKSMPL0 <== GTHE1_QUAD RXPCSCLKSMPL0)
		)
		(element RXPCSCLKSMPL1 1
			(pin RXPCSCLKSMPL1 input)
			(conn RXPCSCLKSMPL1 RXPCSCLKSMPL1 <== GTHE1_QUAD RXPCSCLKSMPL1)
		)
		(element RXPCSCLKSMPL2 1
			(pin RXPCSCLKSMPL2 input)
			(conn RXPCSCLKSMPL2 RXPCSCLKSMPL2 <== GTHE1_QUAD RXPCSCLKSMPL2)
		)
		(element RXPCSCLKSMPL3 1
			(pin RXPCSCLKSMPL3 input)
			(conn RXPCSCLKSMPL3 RXPCSCLKSMPL3 <== GTHE1_QUAD RXPCSCLKSMPL3)
		)
		(element RXPOLARITY0 1
			(pin RXPOLARITY0 output)
			(conn RXPOLARITY0 RXPOLARITY0 ==> GTHE1_QUAD RXPOLARITY0)
		)
		(element RXPOLARITY1 1
			(pin RXPOLARITY1 output)
			(conn RXPOLARITY1 RXPOLARITY1 ==> GTHE1_QUAD RXPOLARITY1)
		)
		(element RXPOLARITY2 1
			(pin RXPOLARITY2 output)
			(conn RXPOLARITY2 RXPOLARITY2 ==> GTHE1_QUAD RXPOLARITY2)
		)
		(element RXPOLARITY3 1
			(pin RXPOLARITY3 output)
			(conn RXPOLARITY3 RXPOLARITY3 ==> GTHE1_QUAD RXPOLARITY3)
		)
		(element RXPOWERDOWN00 1
			(pin RXPOWERDOWN00 output)
			(conn RXPOWERDOWN00 RXPOWERDOWN00 ==> GTHE1_QUAD RXPOWERDOWN00)
		)
		(element RXPOWERDOWN01 1
			(pin RXPOWERDOWN01 output)
			(conn RXPOWERDOWN01 RXPOWERDOWN01 ==> GTHE1_QUAD RXPOWERDOWN01)
		)
		(element RXPOWERDOWN10 1
			(pin RXPOWERDOWN10 output)
			(conn RXPOWERDOWN10 RXPOWERDOWN10 ==> GTHE1_QUAD RXPOWERDOWN10)
		)
		(element RXPOWERDOWN11 1
			(pin RXPOWERDOWN11 output)
			(conn RXPOWERDOWN11 RXPOWERDOWN11 ==> GTHE1_QUAD RXPOWERDOWN11)
		)
		(element RXPOWERDOWN20 1
			(pin RXPOWERDOWN20 output)
			(conn RXPOWERDOWN20 RXPOWERDOWN20 ==> GTHE1_QUAD RXPOWERDOWN20)
		)
		(element RXPOWERDOWN21 1
			(pin RXPOWERDOWN21 output)
			(conn RXPOWERDOWN21 RXPOWERDOWN21 ==> GTHE1_QUAD RXPOWERDOWN21)
		)
		(element RXPOWERDOWN30 1
			(pin RXPOWERDOWN30 output)
			(conn RXPOWERDOWN30 RXPOWERDOWN30 ==> GTHE1_QUAD RXPOWERDOWN30)
		)
		(element RXPOWERDOWN31 1
			(pin RXPOWERDOWN31 output)
			(conn RXPOWERDOWN31 RXPOWERDOWN31 ==> GTHE1_QUAD RXPOWERDOWN31)
		)
		(element RXP0 1
			(pin RXP0 output)
			(conn RXP0 RXP0 ==> GTHE1_QUAD RXP0)
		)
		(element RXP1 1
			(pin RXP1 output)
			(conn RXP1 RXP1 ==> GTHE1_QUAD RXP1)
		)
		(element RXP2 1
			(pin RXP2 output)
			(conn RXP2 RXP2 ==> GTHE1_QUAD RXP2)
		)
		(element RXP3 1
			(pin RXP3 output)
			(conn RXP3 RXP3 ==> GTHE1_QUAD RXP3)
		)
		(element RXRATE00 1
			(pin RXRATE00 output)
			(conn RXRATE00 RXRATE00 ==> GTHE1_QUAD RXRATE00)
		)
		(element RXRATE01 1
			(pin RXRATE01 output)
			(conn RXRATE01 RXRATE01 ==> GTHE1_QUAD RXRATE01)
		)
		(element RXRATE10 1
			(pin RXRATE10 output)
			(conn RXRATE10 RXRATE10 ==> GTHE1_QUAD RXRATE10)
		)
		(element RXRATE11 1
			(pin RXRATE11 output)
			(conn RXRATE11 RXRATE11 ==> GTHE1_QUAD RXRATE11)
		)
		(element RXRATE20 1
			(pin RXRATE20 output)
			(conn RXRATE20 RXRATE20 ==> GTHE1_QUAD RXRATE20)
		)
		(element RXRATE21 1
			(pin RXRATE21 output)
			(conn RXRATE21 RXRATE21 ==> GTHE1_QUAD RXRATE21)
		)
		(element RXRATE30 1
			(pin RXRATE30 output)
			(conn RXRATE30 RXRATE30 ==> GTHE1_QUAD RXRATE30)
		)
		(element RXRATE31 1
			(pin RXRATE31 output)
			(conn RXRATE31 RXRATE31 ==> GTHE1_QUAD RXRATE31)
		)
		(element RXSLIP0 1
			(pin RXSLIP0 output)
			(conn RXSLIP0 RXSLIP0 ==> GTHE1_QUAD RXSLIP0)
		)
		(element RXSLIP1 1
			(pin RXSLIP1 output)
			(conn RXSLIP1 RXSLIP1 ==> GTHE1_QUAD RXSLIP1)
		)
		(element RXSLIP2 1
			(pin RXSLIP2 output)
			(conn RXSLIP2 RXSLIP2 ==> GTHE1_QUAD RXSLIP2)
		)
		(element RXSLIP3 1
			(pin RXSLIP3 output)
			(conn RXSLIP3 RXSLIP3 ==> GTHE1_QUAD RXSLIP3)
		)
		(element RXUSERCLKIN0 1
			(pin RXUSERCLKIN0 output)
			(conn RXUSERCLKIN0 RXUSERCLKIN0 ==> RXUSERCLKIN0INV RXUSERCLKIN0)
			(conn RXUSERCLKIN0 RXUSERCLKIN0 ==> RXUSERCLKIN0INV RXUSERCLKIN0_B)
		)
		(element RXUSERCLKIN0INV 3
			(pin OUT output)
			(pin RXUSERCLKIN0 input)
			(pin RXUSERCLKIN0_B input)
			(cfg RXUSERCLKIN0 RXUSERCLKIN0_B)
			(conn RXUSERCLKIN0INV OUT ==> GTHE1_QUAD RXUSERCLKIN0)
			(conn RXUSERCLKIN0INV RXUSERCLKIN0 <== RXUSERCLKIN0 RXUSERCLKIN0)
			(conn RXUSERCLKIN0INV RXUSERCLKIN0_B <== RXUSERCLKIN0 RXUSERCLKIN0)
		)
		(element RXUSERCLKIN1 1
			(pin RXUSERCLKIN1 output)
			(conn RXUSERCLKIN1 RXUSERCLKIN1 ==> RXUSERCLKIN1INV RXUSERCLKIN1)
			(conn RXUSERCLKIN1 RXUSERCLKIN1 ==> RXUSERCLKIN1INV RXUSERCLKIN1_B)
		)
		(element RXUSERCLKIN1INV 3
			(pin OUT output)
			(pin RXUSERCLKIN1 input)
			(pin RXUSERCLKIN1_B input)
			(cfg RXUSERCLKIN1 RXUSERCLKIN1_B)
			(conn RXUSERCLKIN1INV OUT ==> GTHE1_QUAD RXUSERCLKIN1)
			(conn RXUSERCLKIN1INV RXUSERCLKIN1 <== RXUSERCLKIN1 RXUSERCLKIN1)
			(conn RXUSERCLKIN1INV RXUSERCLKIN1_B <== RXUSERCLKIN1 RXUSERCLKIN1)
		)
		(element RXUSERCLKIN2 1
			(pin RXUSERCLKIN2 output)
			(conn RXUSERCLKIN2 RXUSERCLKIN2 ==> RXUSERCLKIN2INV RXUSERCLKIN2)
			(conn RXUSERCLKIN2 RXUSERCLKIN2 ==> RXUSERCLKIN2INV RXUSERCLKIN2_B)
		)
		(element RXUSERCLKIN2INV 3
			(pin OUT output)
			(pin RXUSERCLKIN2 input)
			(pin RXUSERCLKIN2_B input)
			(cfg RXUSERCLKIN2 RXUSERCLKIN2_B)
			(conn RXUSERCLKIN2INV OUT ==> GTHE1_QUAD RXUSERCLKIN2)
			(conn RXUSERCLKIN2INV RXUSERCLKIN2 <== RXUSERCLKIN2 RXUSERCLKIN2)
			(conn RXUSERCLKIN2INV RXUSERCLKIN2_B <== RXUSERCLKIN2 RXUSERCLKIN2)
		)
		(element RXUSERCLKIN3 1
			(pin RXUSERCLKIN3 output)
			(conn RXUSERCLKIN3 RXUSERCLKIN3 ==> RXUSERCLKIN3INV RXUSERCLKIN3)
			(conn RXUSERCLKIN3 RXUSERCLKIN3 ==> RXUSERCLKIN3INV RXUSERCLKIN3_B)
		)
		(element RXUSERCLKIN3INV 3
			(pin OUT output)
			(pin RXUSERCLKIN3 input)
			(pin RXUSERCLKIN3_B input)
			(cfg RXUSERCLKIN3 RXUSERCLKIN3_B)
			(conn RXUSERCLKIN3INV OUT ==> GTHE1_QUAD RXUSERCLKIN3)
			(conn RXUSERCLKIN3INV RXUSERCLKIN3 <== RXUSERCLKIN3 RXUSERCLKIN3)
			(conn RXUSERCLKIN3INV RXUSERCLKIN3_B <== RXUSERCLKIN3 RXUSERCLKIN3)
		)
		(element RXUSERCLKOUT0 1
			(pin RXUSERCLKOUT0 input)
			(conn RXUSERCLKOUT0 RXUSERCLKOUT0 <== GTHE1_QUAD RXUSERCLKOUT0)
		)
		(element RXUSERCLKOUT1 1
			(pin RXUSERCLKOUT1 input)
			(conn RXUSERCLKOUT1 RXUSERCLKOUT1 <== GTHE1_QUAD RXUSERCLKOUT1)
		)
		(element RXUSERCLKOUT2 1
			(pin RXUSERCLKOUT2 input)
			(conn RXUSERCLKOUT2 RXUSERCLKOUT2 <== GTHE1_QUAD RXUSERCLKOUT2)
		)
		(element RXUSERCLKOUT3 1
			(pin RXUSERCLKOUT3 input)
			(conn RXUSERCLKOUT3 RXUSERCLKOUT3 <== GTHE1_QUAD RXUSERCLKOUT3)
		)
		(element RXVALID00 1
			(pin RXVALID00 input)
			(conn RXVALID00 RXVALID00 <== GTHE1_QUAD RXVALID00)
		)
		(element RXVALID01 1
			(pin RXVALID01 input)
			(conn RXVALID01 RXVALID01 <== GTHE1_QUAD RXVALID01)
		)
		(element RXVALID02 1
			(pin RXVALID02 input)
			(conn RXVALID02 RXVALID02 <== GTHE1_QUAD RXVALID02)
		)
		(element RXVALID03 1
			(pin RXVALID03 input)
			(conn RXVALID03 RXVALID03 <== GTHE1_QUAD RXVALID03)
		)
		(element RXVALID04 1
			(pin RXVALID04 input)
			(conn RXVALID04 RXVALID04 <== GTHE1_QUAD RXVALID04)
		)
		(element RXVALID05 1
			(pin RXVALID05 input)
			(conn RXVALID05 RXVALID05 <== GTHE1_QUAD RXVALID05)
		)
		(element RXVALID06 1
			(pin RXVALID06 input)
			(conn RXVALID06 RXVALID06 <== GTHE1_QUAD RXVALID06)
		)
		(element RXVALID07 1
			(pin RXVALID07 input)
			(conn RXVALID07 RXVALID07 <== GTHE1_QUAD RXVALID07)
		)
		(element RXVALID10 1
			(pin RXVALID10 input)
			(conn RXVALID10 RXVALID10 <== GTHE1_QUAD RXVALID10)
		)
		(element RXVALID11 1
			(pin RXVALID11 input)
			(conn RXVALID11 RXVALID11 <== GTHE1_QUAD RXVALID11)
		)
		(element RXVALID12 1
			(pin RXVALID12 input)
			(conn RXVALID12 RXVALID12 <== GTHE1_QUAD RXVALID12)
		)
		(element RXVALID13 1
			(pin RXVALID13 input)
			(conn RXVALID13 RXVALID13 <== GTHE1_QUAD RXVALID13)
		)
		(element RXVALID14 1
			(pin RXVALID14 input)
			(conn RXVALID14 RXVALID14 <== GTHE1_QUAD RXVALID14)
		)
		(element RXVALID15 1
			(pin RXVALID15 input)
			(conn RXVALID15 RXVALID15 <== GTHE1_QUAD RXVALID15)
		)
		(element RXVALID16 1
			(pin RXVALID16 input)
			(conn RXVALID16 RXVALID16 <== GTHE1_QUAD RXVALID16)
		)
		(element RXVALID17 1
			(pin RXVALID17 input)
			(conn RXVALID17 RXVALID17 <== GTHE1_QUAD RXVALID17)
		)
		(element RXVALID20 1
			(pin RXVALID20 input)
			(conn RXVALID20 RXVALID20 <== GTHE1_QUAD RXVALID20)
		)
		(element RXVALID21 1
			(pin RXVALID21 input)
			(conn RXVALID21 RXVALID21 <== GTHE1_QUAD RXVALID21)
		)
		(element RXVALID22 1
			(pin RXVALID22 input)
			(conn RXVALID22 RXVALID22 <== GTHE1_QUAD RXVALID22)
		)
		(element RXVALID23 1
			(pin RXVALID23 input)
			(conn RXVALID23 RXVALID23 <== GTHE1_QUAD RXVALID23)
		)
		(element RXVALID24 1
			(pin RXVALID24 input)
			(conn RXVALID24 RXVALID24 <== GTHE1_QUAD RXVALID24)
		)
		(element RXVALID25 1
			(pin RXVALID25 input)
			(conn RXVALID25 RXVALID25 <== GTHE1_QUAD RXVALID25)
		)
		(element RXVALID26 1
			(pin RXVALID26 input)
			(conn RXVALID26 RXVALID26 <== GTHE1_QUAD RXVALID26)
		)
		(element RXVALID27 1
			(pin RXVALID27 input)
			(conn RXVALID27 RXVALID27 <== GTHE1_QUAD RXVALID27)
		)
		(element RXVALID30 1
			(pin RXVALID30 input)
			(conn RXVALID30 RXVALID30 <== GTHE1_QUAD RXVALID30)
		)
		(element RXVALID31 1
			(pin RXVALID31 input)
			(conn RXVALID31 RXVALID31 <== GTHE1_QUAD RXVALID31)
		)
		(element RXVALID32 1
			(pin RXVALID32 input)
			(conn RXVALID32 RXVALID32 <== GTHE1_QUAD RXVALID32)
		)
		(element RXVALID33 1
			(pin RXVALID33 input)
			(conn RXVALID33 RXVALID33 <== GTHE1_QUAD RXVALID33)
		)
		(element RXVALID34 1
			(pin RXVALID34 input)
			(conn RXVALID34 RXVALID34 <== GTHE1_QUAD RXVALID34)
		)
		(element RXVALID35 1
			(pin RXVALID35 input)
			(conn RXVALID35 RXVALID35 <== GTHE1_QUAD RXVALID35)
		)
		(element RXVALID36 1
			(pin RXVALID36 input)
			(conn RXVALID36 RXVALID36 <== GTHE1_QUAD RXVALID36)
		)
		(element RXVALID37 1
			(pin RXVALID37 input)
			(conn RXVALID37 RXVALID37 <== GTHE1_QUAD RXVALID37)
		)
		(element SAMPLERATE00 1
			(pin SAMPLERATE00 output)
			(conn SAMPLERATE00 SAMPLERATE00 ==> GTHE1_QUAD SAMPLERATE00)
		)
		(element SAMPLERATE01 1
			(pin SAMPLERATE01 output)
			(conn SAMPLERATE01 SAMPLERATE01 ==> GTHE1_QUAD SAMPLERATE01)
		)
		(element SAMPLERATE02 1
			(pin SAMPLERATE02 output)
			(conn SAMPLERATE02 SAMPLERATE02 ==> GTHE1_QUAD SAMPLERATE02)
		)
		(element SAMPLERATE10 1
			(pin SAMPLERATE10 output)
			(conn SAMPLERATE10 SAMPLERATE10 ==> GTHE1_QUAD SAMPLERATE10)
		)
		(element SAMPLERATE11 1
			(pin SAMPLERATE11 output)
			(conn SAMPLERATE11 SAMPLERATE11 ==> GTHE1_QUAD SAMPLERATE11)
		)
		(element SAMPLERATE12 1
			(pin SAMPLERATE12 output)
			(conn SAMPLERATE12 SAMPLERATE12 ==> GTHE1_QUAD SAMPLERATE12)
		)
		(element SAMPLERATE20 1
			(pin SAMPLERATE20 output)
			(conn SAMPLERATE20 SAMPLERATE20 ==> GTHE1_QUAD SAMPLERATE20)
		)
		(element SAMPLERATE21 1
			(pin SAMPLERATE21 output)
			(conn SAMPLERATE21 SAMPLERATE21 ==> GTHE1_QUAD SAMPLERATE21)
		)
		(element SAMPLERATE22 1
			(pin SAMPLERATE22 output)
			(conn SAMPLERATE22 SAMPLERATE22 ==> GTHE1_QUAD SAMPLERATE22)
		)
		(element SAMPLERATE30 1
			(pin SAMPLERATE30 output)
			(conn SAMPLERATE30 SAMPLERATE30 ==> GTHE1_QUAD SAMPLERATE30)
		)
		(element SAMPLERATE31 1
			(pin SAMPLERATE31 output)
			(conn SAMPLERATE31 SAMPLERATE31 ==> GTHE1_QUAD SAMPLERATE31)
		)
		(element SAMPLERATE32 1
			(pin SAMPLERATE32 output)
			(conn SAMPLERATE32 SAMPLERATE32 ==> GTHE1_QUAD SAMPLERATE32)
		)
		(element SCANCLK 1
			(pin SCANCLK output)
			(conn SCANCLK SCANCLK ==> SCANCLKINV SCANCLK)
			(conn SCANCLK SCANCLK ==> SCANCLKINV SCANCLK_B)
		)
		(element SCANCLKINV 3
			(pin OUT output)
			(pin SCANCLK input)
			(pin SCANCLK_B input)
			(cfg SCANCLK SCANCLK_B)
			(conn SCANCLKINV OUT ==> GTHE1_QUAD SCANCLK)
			(conn SCANCLKINV SCANCLK <== SCANCLK SCANCLK)
			(conn SCANCLKINV SCANCLK_B <== SCANCLK SCANCLK)
		)
		(element SCANENB 1
			(pin SCANENB output)
			(conn SCANENB SCANENB ==> GTHE1_QUAD SCANENB)
		)
		(element SCANIN0 1
			(pin SCANIN0 output)
			(conn SCANIN0 SCANIN0 ==> GTHE1_QUAD SCANIN0)
		)
		(element SCANIN1 1
			(pin SCANIN1 output)
			(conn SCANIN1 SCANIN1 ==> GTHE1_QUAD SCANIN1)
		)
		(element SCANIN2 1
			(pin SCANIN2 output)
			(conn SCANIN2 SCANIN2 ==> GTHE1_QUAD SCANIN2)
		)
		(element SCANIN3 1
			(pin SCANIN3 output)
			(conn SCANIN3 SCANIN3 ==> GTHE1_QUAD SCANIN3)
		)
		(element SCANIN4 1
			(pin SCANIN4 output)
			(conn SCANIN4 SCANIN4 ==> GTHE1_QUAD SCANIN4)
		)
		(element SCANIN5 1
			(pin SCANIN5 output)
			(conn SCANIN5 SCANIN5 ==> GTHE1_QUAD SCANIN5)
		)
		(element SCANIN6 1
			(pin SCANIN6 output)
			(conn SCANIN6 SCANIN6 ==> GTHE1_QUAD SCANIN6)
		)
		(element SCANIN7 1
			(pin SCANIN7 output)
			(conn SCANIN7 SCANIN7 ==> GTHE1_QUAD SCANIN7)
		)
		(element SCANIN8 1
			(pin SCANIN8 output)
			(conn SCANIN8 SCANIN8 ==> GTHE1_QUAD SCANIN8)
		)
		(element SCANIN9 1
			(pin SCANIN9 output)
			(conn SCANIN9 SCANIN9 ==> GTHE1_QUAD SCANIN9)
		)
		(element SCANIN10 1
			(pin SCANIN10 output)
			(conn SCANIN10 SCANIN10 ==> GTHE1_QUAD SCANIN10)
		)
		(element SCANIN11 1
			(pin SCANIN11 output)
			(conn SCANIN11 SCANIN11 ==> GTHE1_QUAD SCANIN11)
		)
		(element SCANIN12 1
			(pin SCANIN12 output)
			(conn SCANIN12 SCANIN12 ==> GTHE1_QUAD SCANIN12)
		)
		(element SCANIN13 1
			(pin SCANIN13 output)
			(conn SCANIN13 SCANIN13 ==> GTHE1_QUAD SCANIN13)
		)
		(element SCANIN14 1
			(pin SCANIN14 output)
			(conn SCANIN14 SCANIN14 ==> GTHE1_QUAD SCANIN14)
		)
		(element SCANIN15 1
			(pin SCANIN15 output)
			(conn SCANIN15 SCANIN15 ==> GTHE1_QUAD SCANIN15)
		)
		(element SCANMODEB 1
			(pin SCANMODEB output)
			(conn SCANMODEB SCANMODEB ==> GTHE1_QUAD SCANMODEB)
		)
		(element SCANOUT0 1
			(pin SCANOUT0 input)
			(conn SCANOUT0 SCANOUT0 <== GTHE1_QUAD SCANOUT0)
		)
		(element SCANOUT1 1
			(pin SCANOUT1 input)
			(conn SCANOUT1 SCANOUT1 <== GTHE1_QUAD SCANOUT1)
		)
		(element SCANOUT2 1
			(pin SCANOUT2 input)
			(conn SCANOUT2 SCANOUT2 <== GTHE1_QUAD SCANOUT2)
		)
		(element SCANOUT3 1
			(pin SCANOUT3 input)
			(conn SCANOUT3 SCANOUT3 <== GTHE1_QUAD SCANOUT3)
		)
		(element SCANOUT4 1
			(pin SCANOUT4 input)
			(conn SCANOUT4 SCANOUT4 <== GTHE1_QUAD SCANOUT4)
		)
		(element SCANOUT5 1
			(pin SCANOUT5 input)
			(conn SCANOUT5 SCANOUT5 <== GTHE1_QUAD SCANOUT5)
		)
		(element SCANOUT6 1
			(pin SCANOUT6 input)
			(conn SCANOUT6 SCANOUT6 <== GTHE1_QUAD SCANOUT6)
		)
		(element SCANOUT7 1
			(pin SCANOUT7 input)
			(conn SCANOUT7 SCANOUT7 <== GTHE1_QUAD SCANOUT7)
		)
		(element SCANOUT8 1
			(pin SCANOUT8 input)
			(conn SCANOUT8 SCANOUT8 <== GTHE1_QUAD SCANOUT8)
		)
		(element SCANOUT9 1
			(pin SCANOUT9 input)
			(conn SCANOUT9 SCANOUT9 <== GTHE1_QUAD SCANOUT9)
		)
		(element SCANOUT10 1
			(pin SCANOUT10 input)
			(conn SCANOUT10 SCANOUT10 <== GTHE1_QUAD SCANOUT10)
		)
		(element SCANOUT11 1
			(pin SCANOUT11 input)
			(conn SCANOUT11 SCANOUT11 <== GTHE1_QUAD SCANOUT11)
		)
		(element SCANOUT12 1
			(pin SCANOUT12 input)
			(conn SCANOUT12 SCANOUT12 <== GTHE1_QUAD SCANOUT12)
		)
		(element SCANOUT13 1
			(pin SCANOUT13 input)
			(conn SCANOUT13 SCANOUT13 <== GTHE1_QUAD SCANOUT13)
		)
		(element SCANOUT14 1
			(pin SCANOUT14 input)
			(conn SCANOUT14 SCANOUT14 <== GTHE1_QUAD SCANOUT14)
		)
		(element SCANOUT15 1
			(pin SCANOUT15 input)
			(conn SCANOUT15 SCANOUT15 <== GTHE1_QUAD SCANOUT15)
		)
		(element SDSIDDQMODE 1
			(pin SDSIDDQMODE output)
			(conn SDSIDDQMODE SDSIDDQMODE ==> GTHE1_QUAD SDSIDDQMODE)
		)
		(element SDSSCANARST 1
			(pin SDSSCANARST output)
			(conn SDSSCANARST SDSSCANARST ==> GTHE1_QUAD SDSSCANARST)
		)
		(element SDSSCANCLK 1
			(pin SDSSCANCLK output)
			(conn SDSSCANCLK SDSSCANCLK ==> SDSSCANCLKINV SDSSCANCLK)
			(conn SDSSCANCLK SDSSCANCLK ==> SDSSCANCLKINV SDSSCANCLK_B)
		)
		(element SDSSCANCLKINV 3
			(pin OUT output)
			(pin SDSSCANCLK input)
			(pin SDSSCANCLK_B input)
			(cfg SDSSCANCLK SDSSCANCLK_B)
			(conn SDSSCANCLKINV OUT ==> GTHE1_QUAD SDSSCANCLK)
			(conn SDSSCANCLKINV SDSSCANCLK <== SDSSCANCLK SDSSCANCLK)
			(conn SDSSCANCLKINV SDSSCANCLK_B <== SDSSCANCLK SDSSCANCLK)
		)
		(element SDSSCANENB 1
			(pin SDSSCANENB output)
			(conn SDSSCANENB SDSSCANENB ==> GTHE1_QUAD SDSSCANENB)
		)
		(element SDSTSTFBCLK 1
			(pin SDSTSTFBCLK input)
			(conn SDSTSTFBCLK SDSTSTFBCLK <== GTHE1_QUAD SDSTSTFBCLK)
		)
		(element SDSTSTTDO 1
			(pin SDSTSTTDO input)
			(conn SDSTSTTDO SDSTSTTDO <== GTHE1_QUAD SDSTSTTDO)
		)
		(element TPCLK 1
			(pin TPCLK output)
			(conn TPCLK TPCLK ==> TPCLKINV TPCLK)
			(conn TPCLK TPCLK ==> TPCLKINV TPCLK_B)
		)
		(element TPCLKINV 3
			(pin OUT output)
			(pin TPCLK input)
			(pin TPCLK_B input)
			(cfg TPCLK TPCLK_B)
			(conn TPCLKINV OUT ==> GTHE1_QUAD TPCLK)
			(conn TPCLKINV TPCLK <== TPCLK TPCLK)
			(conn TPCLKINV TPCLK_B <== TPCLK TPCLK)
		)
		(element TPDI 1
			(pin TPDI output)
			(conn TPDI TPDI ==> GTHE1_QUAD TPDI)
		)
		(element TPDO 1
			(pin TPDO input)
			(conn TPDO TPDO <== GTHE1_QUAD TPDO)
		)
		(element TPEXE 1
			(pin TPEXE output)
			(conn TPEXE TPEXE ==> GTHE1_QUAD TPEXE)
		)
		(element TPRST 1
			(pin TPRST output)
			(conn TPRST TPRST ==> GTHE1_QUAD TPRST)
		)
		(element TPSENB 1
			(pin TPSENB output)
			(conn TPSENB TPSENB ==> GTHE1_QUAD TPSENB)
		)
		(element TSTNOISECLK 1
			(pin TSTNOISECLK output)
			(conn TSTNOISECLK TSTNOISECLK ==> TSTNOISECLKINV TSTNOISECLK)
			(conn TSTNOISECLK TSTNOISECLK ==> TSTNOISECLKINV TSTNOISECLK_B)
		)
		(element TSTNOISECLKINV 3
			(pin OUT output)
			(pin TSTNOISECLK input)
			(pin TSTNOISECLK_B input)
			(cfg TSTNOISECLK TSTNOISECLK_B)
			(conn TSTNOISECLKINV OUT ==> GTHE1_QUAD TSTNOISECLK)
			(conn TSTNOISECLKINV TSTNOISECLK <== TSTNOISECLK TSTNOISECLK)
			(conn TSTNOISECLKINV TSTNOISECLK_B <== TSTNOISECLK TSTNOISECLK)
		)
		(element TSTNOISEMON 1
			(pin TSTNOISEMON input)
			(conn TSTNOISEMON TSTNOISEMON <== GTHE1_QUAD TSTNOISEMON)
		)
		(element TSTNOISESRC 1
			(pin TSTNOISESRC output)
			(conn TSTNOISESRC TSTNOISESRC ==> GTHE1_QUAD TSTNOISESRC)
		)
		(element TSTPATH 1
			(pin TSTPATH input)
			(conn TSTPATH TSTPATH <== GTHE1_QUAD TSTPATH)
		)
		(element TSTREFCLKFAB 1
			(pin TSTREFCLKFAB input)
			(conn TSTREFCLKFAB TSTREFCLKFAB <== GTHE1_QUAD TSTREFCLKFAB)
		)
		(element TSTREFCLKOUT 1
			(pin TSTREFCLKOUT input)
			(conn TSTREFCLKOUT TSTREFCLKOUT <== GTHE1_QUAD TSTREFCLKOUT)
		)
		(element TXBUFRESET0 1
			(pin TXBUFRESET0 output)
			(conn TXBUFRESET0 TXBUFRESET0 ==> GTHE1_QUAD TXBUFRESET0)
		)
		(element TXBUFRESET1 1
			(pin TXBUFRESET1 output)
			(conn TXBUFRESET1 TXBUFRESET1 ==> GTHE1_QUAD TXBUFRESET1)
		)
		(element TXBUFRESET2 1
			(pin TXBUFRESET2 output)
			(conn TXBUFRESET2 TXBUFRESET2 ==> GTHE1_QUAD TXBUFRESET2)
		)
		(element TXBUFRESET3 1
			(pin TXBUFRESET3 output)
			(conn TXBUFRESET3 TXBUFRESET3 ==> GTHE1_QUAD TXBUFRESET3)
		)
		(element TXCTRLACK0 1
			(pin TXCTRLACK0 input)
			(conn TXCTRLACK0 TXCTRLACK0 <== GTHE1_QUAD TXCTRLACK0)
		)
		(element TXCTRLACK1 1
			(pin TXCTRLACK1 input)
			(conn TXCTRLACK1 TXCTRLACK1 <== GTHE1_QUAD TXCTRLACK1)
		)
		(element TXCTRLACK2 1
			(pin TXCTRLACK2 input)
			(conn TXCTRLACK2 TXCTRLACK2 <== GTHE1_QUAD TXCTRLACK2)
		)
		(element TXCTRLACK3 1
			(pin TXCTRLACK3 input)
			(conn TXCTRLACK3 TXCTRLACK3 <== GTHE1_QUAD TXCTRLACK3)
		)
		(element TXCTRL00 1
			(pin TXCTRL00 output)
			(conn TXCTRL00 TXCTRL00 ==> GTHE1_QUAD TXCTRL00)
		)
		(element TXCTRL01 1
			(pin TXCTRL01 output)
			(conn TXCTRL01 TXCTRL01 ==> GTHE1_QUAD TXCTRL01)
		)
		(element TXCTRL02 1
			(pin TXCTRL02 output)
			(conn TXCTRL02 TXCTRL02 ==> GTHE1_QUAD TXCTRL02)
		)
		(element TXCTRL03 1
			(pin TXCTRL03 output)
			(conn TXCTRL03 TXCTRL03 ==> GTHE1_QUAD TXCTRL03)
		)
		(element TXCTRL04 1
			(pin TXCTRL04 output)
			(conn TXCTRL04 TXCTRL04 ==> GTHE1_QUAD TXCTRL04)
		)
		(element TXCTRL05 1
			(pin TXCTRL05 output)
			(conn TXCTRL05 TXCTRL05 ==> GTHE1_QUAD TXCTRL05)
		)
		(element TXCTRL06 1
			(pin TXCTRL06 output)
			(conn TXCTRL06 TXCTRL06 ==> GTHE1_QUAD TXCTRL06)
		)
		(element TXCTRL07 1
			(pin TXCTRL07 output)
			(conn TXCTRL07 TXCTRL07 ==> GTHE1_QUAD TXCTRL07)
		)
		(element TXCTRL10 1
			(pin TXCTRL10 output)
			(conn TXCTRL10 TXCTRL10 ==> GTHE1_QUAD TXCTRL10)
		)
		(element TXCTRL11 1
			(pin TXCTRL11 output)
			(conn TXCTRL11 TXCTRL11 ==> GTHE1_QUAD TXCTRL11)
		)
		(element TXCTRL12 1
			(pin TXCTRL12 output)
			(conn TXCTRL12 TXCTRL12 ==> GTHE1_QUAD TXCTRL12)
		)
		(element TXCTRL13 1
			(pin TXCTRL13 output)
			(conn TXCTRL13 TXCTRL13 ==> GTHE1_QUAD TXCTRL13)
		)
		(element TXCTRL14 1
			(pin TXCTRL14 output)
			(conn TXCTRL14 TXCTRL14 ==> GTHE1_QUAD TXCTRL14)
		)
		(element TXCTRL15 1
			(pin TXCTRL15 output)
			(conn TXCTRL15 TXCTRL15 ==> GTHE1_QUAD TXCTRL15)
		)
		(element TXCTRL16 1
			(pin TXCTRL16 output)
			(conn TXCTRL16 TXCTRL16 ==> GTHE1_QUAD TXCTRL16)
		)
		(element TXCTRL17 1
			(pin TXCTRL17 output)
			(conn TXCTRL17 TXCTRL17 ==> GTHE1_QUAD TXCTRL17)
		)
		(element TXCTRL20 1
			(pin TXCTRL20 output)
			(conn TXCTRL20 TXCTRL20 ==> GTHE1_QUAD TXCTRL20)
		)
		(element TXCTRL21 1
			(pin TXCTRL21 output)
			(conn TXCTRL21 TXCTRL21 ==> GTHE1_QUAD TXCTRL21)
		)
		(element TXCTRL22 1
			(pin TXCTRL22 output)
			(conn TXCTRL22 TXCTRL22 ==> GTHE1_QUAD TXCTRL22)
		)
		(element TXCTRL23 1
			(pin TXCTRL23 output)
			(conn TXCTRL23 TXCTRL23 ==> GTHE1_QUAD TXCTRL23)
		)
		(element TXCTRL24 1
			(pin TXCTRL24 output)
			(conn TXCTRL24 TXCTRL24 ==> GTHE1_QUAD TXCTRL24)
		)
		(element TXCTRL25 1
			(pin TXCTRL25 output)
			(conn TXCTRL25 TXCTRL25 ==> GTHE1_QUAD TXCTRL25)
		)
		(element TXCTRL26 1
			(pin TXCTRL26 output)
			(conn TXCTRL26 TXCTRL26 ==> GTHE1_QUAD TXCTRL26)
		)
		(element TXCTRL27 1
			(pin TXCTRL27 output)
			(conn TXCTRL27 TXCTRL27 ==> GTHE1_QUAD TXCTRL27)
		)
		(element TXCTRL30 1
			(pin TXCTRL30 output)
			(conn TXCTRL30 TXCTRL30 ==> GTHE1_QUAD TXCTRL30)
		)
		(element TXCTRL31 1
			(pin TXCTRL31 output)
			(conn TXCTRL31 TXCTRL31 ==> GTHE1_QUAD TXCTRL31)
		)
		(element TXCTRL32 1
			(pin TXCTRL32 output)
			(conn TXCTRL32 TXCTRL32 ==> GTHE1_QUAD TXCTRL32)
		)
		(element TXCTRL33 1
			(pin TXCTRL33 output)
			(conn TXCTRL33 TXCTRL33 ==> GTHE1_QUAD TXCTRL33)
		)
		(element TXCTRL34 1
			(pin TXCTRL34 output)
			(conn TXCTRL34 TXCTRL34 ==> GTHE1_QUAD TXCTRL34)
		)
		(element TXCTRL35 1
			(pin TXCTRL35 output)
			(conn TXCTRL35 TXCTRL35 ==> GTHE1_QUAD TXCTRL35)
		)
		(element TXCTRL36 1
			(pin TXCTRL36 output)
			(conn TXCTRL36 TXCTRL36 ==> GTHE1_QUAD TXCTRL36)
		)
		(element TXCTRL37 1
			(pin TXCTRL37 output)
			(conn TXCTRL37 TXCTRL37 ==> GTHE1_QUAD TXCTRL37)
		)
		(element TXDATAMSB00 1
			(pin TXDATAMSB00 output)
			(conn TXDATAMSB00 TXDATAMSB00 ==> GTHE1_QUAD TXDATAMSB00)
		)
		(element TXDATAMSB01 1
			(pin TXDATAMSB01 output)
			(conn TXDATAMSB01 TXDATAMSB01 ==> GTHE1_QUAD TXDATAMSB01)
		)
		(element TXDATAMSB02 1
			(pin TXDATAMSB02 output)
			(conn TXDATAMSB02 TXDATAMSB02 ==> GTHE1_QUAD TXDATAMSB02)
		)
		(element TXDATAMSB03 1
			(pin TXDATAMSB03 output)
			(conn TXDATAMSB03 TXDATAMSB03 ==> GTHE1_QUAD TXDATAMSB03)
		)
		(element TXDATAMSB04 1
			(pin TXDATAMSB04 output)
			(conn TXDATAMSB04 TXDATAMSB04 ==> GTHE1_QUAD TXDATAMSB04)
		)
		(element TXDATAMSB05 1
			(pin TXDATAMSB05 output)
			(conn TXDATAMSB05 TXDATAMSB05 ==> GTHE1_QUAD TXDATAMSB05)
		)
		(element TXDATAMSB06 1
			(pin TXDATAMSB06 output)
			(conn TXDATAMSB06 TXDATAMSB06 ==> GTHE1_QUAD TXDATAMSB06)
		)
		(element TXDATAMSB07 1
			(pin TXDATAMSB07 output)
			(conn TXDATAMSB07 TXDATAMSB07 ==> GTHE1_QUAD TXDATAMSB07)
		)
		(element TXDATAMSB10 1
			(pin TXDATAMSB10 output)
			(conn TXDATAMSB10 TXDATAMSB10 ==> GTHE1_QUAD TXDATAMSB10)
		)
		(element TXDATAMSB11 1
			(pin TXDATAMSB11 output)
			(conn TXDATAMSB11 TXDATAMSB11 ==> GTHE1_QUAD TXDATAMSB11)
		)
		(element TXDATAMSB12 1
			(pin TXDATAMSB12 output)
			(conn TXDATAMSB12 TXDATAMSB12 ==> GTHE1_QUAD TXDATAMSB12)
		)
		(element TXDATAMSB13 1
			(pin TXDATAMSB13 output)
			(conn TXDATAMSB13 TXDATAMSB13 ==> GTHE1_QUAD TXDATAMSB13)
		)
		(element TXDATAMSB14 1
			(pin TXDATAMSB14 output)
			(conn TXDATAMSB14 TXDATAMSB14 ==> GTHE1_QUAD TXDATAMSB14)
		)
		(element TXDATAMSB15 1
			(pin TXDATAMSB15 output)
			(conn TXDATAMSB15 TXDATAMSB15 ==> GTHE1_QUAD TXDATAMSB15)
		)
		(element TXDATAMSB16 1
			(pin TXDATAMSB16 output)
			(conn TXDATAMSB16 TXDATAMSB16 ==> GTHE1_QUAD TXDATAMSB16)
		)
		(element TXDATAMSB17 1
			(pin TXDATAMSB17 output)
			(conn TXDATAMSB17 TXDATAMSB17 ==> GTHE1_QUAD TXDATAMSB17)
		)
		(element TXDATAMSB20 1
			(pin TXDATAMSB20 output)
			(conn TXDATAMSB20 TXDATAMSB20 ==> GTHE1_QUAD TXDATAMSB20)
		)
		(element TXDATAMSB21 1
			(pin TXDATAMSB21 output)
			(conn TXDATAMSB21 TXDATAMSB21 ==> GTHE1_QUAD TXDATAMSB21)
		)
		(element TXDATAMSB22 1
			(pin TXDATAMSB22 output)
			(conn TXDATAMSB22 TXDATAMSB22 ==> GTHE1_QUAD TXDATAMSB22)
		)
		(element TXDATAMSB23 1
			(pin TXDATAMSB23 output)
			(conn TXDATAMSB23 TXDATAMSB23 ==> GTHE1_QUAD TXDATAMSB23)
		)
		(element TXDATAMSB24 1
			(pin TXDATAMSB24 output)
			(conn TXDATAMSB24 TXDATAMSB24 ==> GTHE1_QUAD TXDATAMSB24)
		)
		(element TXDATAMSB25 1
			(pin TXDATAMSB25 output)
			(conn TXDATAMSB25 TXDATAMSB25 ==> GTHE1_QUAD TXDATAMSB25)
		)
		(element TXDATAMSB26 1
			(pin TXDATAMSB26 output)
			(conn TXDATAMSB26 TXDATAMSB26 ==> GTHE1_QUAD TXDATAMSB26)
		)
		(element TXDATAMSB27 1
			(pin TXDATAMSB27 output)
			(conn TXDATAMSB27 TXDATAMSB27 ==> GTHE1_QUAD TXDATAMSB27)
		)
		(element TXDATAMSB30 1
			(pin TXDATAMSB30 output)
			(conn TXDATAMSB30 TXDATAMSB30 ==> GTHE1_QUAD TXDATAMSB30)
		)
		(element TXDATAMSB31 1
			(pin TXDATAMSB31 output)
			(conn TXDATAMSB31 TXDATAMSB31 ==> GTHE1_QUAD TXDATAMSB31)
		)
		(element TXDATAMSB32 1
			(pin TXDATAMSB32 output)
			(conn TXDATAMSB32 TXDATAMSB32 ==> GTHE1_QUAD TXDATAMSB32)
		)
		(element TXDATAMSB33 1
			(pin TXDATAMSB33 output)
			(conn TXDATAMSB33 TXDATAMSB33 ==> GTHE1_QUAD TXDATAMSB33)
		)
		(element TXDATAMSB34 1
			(pin TXDATAMSB34 output)
			(conn TXDATAMSB34 TXDATAMSB34 ==> GTHE1_QUAD TXDATAMSB34)
		)
		(element TXDATAMSB35 1
			(pin TXDATAMSB35 output)
			(conn TXDATAMSB35 TXDATAMSB35 ==> GTHE1_QUAD TXDATAMSB35)
		)
		(element TXDATAMSB36 1
			(pin TXDATAMSB36 output)
			(conn TXDATAMSB36 TXDATAMSB36 ==> GTHE1_QUAD TXDATAMSB36)
		)
		(element TXDATAMSB37 1
			(pin TXDATAMSB37 output)
			(conn TXDATAMSB37 TXDATAMSB37 ==> GTHE1_QUAD TXDATAMSB37)
		)
		(element TXDATATAP10 1
			(pin TXDATATAP10 input)
			(conn TXDATATAP10 TXDATATAP10 <== GTHE1_QUAD TXDATATAP10)
		)
		(element TXDATATAP11 1
			(pin TXDATATAP11 input)
			(conn TXDATATAP11 TXDATATAP11 <== GTHE1_QUAD TXDATATAP11)
		)
		(element TXDATATAP12 1
			(pin TXDATATAP12 input)
			(conn TXDATATAP12 TXDATATAP12 <== GTHE1_QUAD TXDATATAP12)
		)
		(element TXDATATAP13 1
			(pin TXDATATAP13 input)
			(conn TXDATATAP13 TXDATATAP13 <== GTHE1_QUAD TXDATATAP13)
		)
		(element TXDATATAP20 1
			(pin TXDATATAP20 input)
			(conn TXDATATAP20 TXDATATAP20 <== GTHE1_QUAD TXDATATAP20)
		)
		(element TXDATATAP21 1
			(pin TXDATATAP21 input)
			(conn TXDATATAP21 TXDATATAP21 <== GTHE1_QUAD TXDATATAP21)
		)
		(element TXDATATAP22 1
			(pin TXDATATAP22 input)
			(conn TXDATATAP22 TXDATATAP22 <== GTHE1_QUAD TXDATATAP22)
		)
		(element TXDATATAP23 1
			(pin TXDATATAP23 input)
			(conn TXDATATAP23 TXDATATAP23 <== GTHE1_QUAD TXDATATAP23)
		)
		(element TXDATA00 1
			(pin TXDATA00 output)
			(conn TXDATA00 TXDATA00 ==> GTHE1_QUAD TXDATA00)
		)
		(element TXDATA01 1
			(pin TXDATA01 output)
			(conn TXDATA01 TXDATA01 ==> GTHE1_QUAD TXDATA01)
		)
		(element TXDATA02 1
			(pin TXDATA02 output)
			(conn TXDATA02 TXDATA02 ==> GTHE1_QUAD TXDATA02)
		)
		(element TXDATA03 1
			(pin TXDATA03 output)
			(conn TXDATA03 TXDATA03 ==> GTHE1_QUAD TXDATA03)
		)
		(element TXDATA04 1
			(pin TXDATA04 output)
			(conn TXDATA04 TXDATA04 ==> GTHE1_QUAD TXDATA04)
		)
		(element TXDATA05 1
			(pin TXDATA05 output)
			(conn TXDATA05 TXDATA05 ==> GTHE1_QUAD TXDATA05)
		)
		(element TXDATA06 1
			(pin TXDATA06 output)
			(conn TXDATA06 TXDATA06 ==> GTHE1_QUAD TXDATA06)
		)
		(element TXDATA07 1
			(pin TXDATA07 output)
			(conn TXDATA07 TXDATA07 ==> GTHE1_QUAD TXDATA07)
		)
		(element TXDATA08 1
			(pin TXDATA08 output)
			(conn TXDATA08 TXDATA08 ==> GTHE1_QUAD TXDATA08)
		)
		(element TXDATA09 1
			(pin TXDATA09 output)
			(conn TXDATA09 TXDATA09 ==> GTHE1_QUAD TXDATA09)
		)
		(element TXDATA010 1
			(pin TXDATA010 output)
			(conn TXDATA010 TXDATA010 ==> GTHE1_QUAD TXDATA010)
		)
		(element TXDATA10 1
			(pin TXDATA10 output)
			(conn TXDATA10 TXDATA10 ==> GTHE1_QUAD TXDATA10)
		)
		(element TXDATA011 1
			(pin TXDATA011 output)
			(conn TXDATA011 TXDATA011 ==> GTHE1_QUAD TXDATA011)
		)
		(element TXDATA11 1
			(pin TXDATA11 output)
			(conn TXDATA11 TXDATA11 ==> GTHE1_QUAD TXDATA11)
		)
		(element TXDATA012 1
			(pin TXDATA012 output)
			(conn TXDATA012 TXDATA012 ==> GTHE1_QUAD TXDATA012)
		)
		(element TXDATA12 1
			(pin TXDATA12 output)
			(conn TXDATA12 TXDATA12 ==> GTHE1_QUAD TXDATA12)
		)
		(element TXDATA013 1
			(pin TXDATA013 output)
			(conn TXDATA013 TXDATA013 ==> GTHE1_QUAD TXDATA013)
		)
		(element TXDATA13 1
			(pin TXDATA13 output)
			(conn TXDATA13 TXDATA13 ==> GTHE1_QUAD TXDATA13)
		)
		(element TXDATA014 1
			(pin TXDATA014 output)
			(conn TXDATA014 TXDATA014 ==> GTHE1_QUAD TXDATA014)
		)
		(element TXDATA14 1
			(pin TXDATA14 output)
			(conn TXDATA14 TXDATA14 ==> GTHE1_QUAD TXDATA14)
		)
		(element TXDATA015 1
			(pin TXDATA015 output)
			(conn TXDATA015 TXDATA015 ==> GTHE1_QUAD TXDATA015)
		)
		(element TXDATA15 1
			(pin TXDATA15 output)
			(conn TXDATA15 TXDATA15 ==> GTHE1_QUAD TXDATA15)
		)
		(element TXDATA016 1
			(pin TXDATA016 output)
			(conn TXDATA016 TXDATA016 ==> GTHE1_QUAD TXDATA016)
		)
		(element TXDATA16 1
			(pin TXDATA16 output)
			(conn TXDATA16 TXDATA16 ==> GTHE1_QUAD TXDATA16)
		)
		(element TXDATA017 1
			(pin TXDATA017 output)
			(conn TXDATA017 TXDATA017 ==> GTHE1_QUAD TXDATA017)
		)
		(element TXDATA17 1
			(pin TXDATA17 output)
			(conn TXDATA17 TXDATA17 ==> GTHE1_QUAD TXDATA17)
		)
		(element TXDATA018 1
			(pin TXDATA018 output)
			(conn TXDATA018 TXDATA018 ==> GTHE1_QUAD TXDATA018)
		)
		(element TXDATA18 1
			(pin TXDATA18 output)
			(conn TXDATA18 TXDATA18 ==> GTHE1_QUAD TXDATA18)
		)
		(element TXDATA019 1
			(pin TXDATA019 output)
			(conn TXDATA019 TXDATA019 ==> GTHE1_QUAD TXDATA019)
		)
		(element TXDATA19 1
			(pin TXDATA19 output)
			(conn TXDATA19 TXDATA19 ==> GTHE1_QUAD TXDATA19)
		)
		(element TXDATA020 1
			(pin TXDATA020 output)
			(conn TXDATA020 TXDATA020 ==> GTHE1_QUAD TXDATA020)
		)
		(element TXDATA20 1
			(pin TXDATA20 output)
			(conn TXDATA20 TXDATA20 ==> GTHE1_QUAD TXDATA20)
		)
		(element TXDATA021 1
			(pin TXDATA021 output)
			(conn TXDATA021 TXDATA021 ==> GTHE1_QUAD TXDATA021)
		)
		(element TXDATA21 1
			(pin TXDATA21 output)
			(conn TXDATA21 TXDATA21 ==> GTHE1_QUAD TXDATA21)
		)
		(element TXDATA022 1
			(pin TXDATA022 output)
			(conn TXDATA022 TXDATA022 ==> GTHE1_QUAD TXDATA022)
		)
		(element TXDATA22 1
			(pin TXDATA22 output)
			(conn TXDATA22 TXDATA22 ==> GTHE1_QUAD TXDATA22)
		)
		(element TXDATA023 1
			(pin TXDATA023 output)
			(conn TXDATA023 TXDATA023 ==> GTHE1_QUAD TXDATA023)
		)
		(element TXDATA23 1
			(pin TXDATA23 output)
			(conn TXDATA23 TXDATA23 ==> GTHE1_QUAD TXDATA23)
		)
		(element TXDATA024 1
			(pin TXDATA024 output)
			(conn TXDATA024 TXDATA024 ==> GTHE1_QUAD TXDATA024)
		)
		(element TXDATA24 1
			(pin TXDATA24 output)
			(conn TXDATA24 TXDATA24 ==> GTHE1_QUAD TXDATA24)
		)
		(element TXDATA025 1
			(pin TXDATA025 output)
			(conn TXDATA025 TXDATA025 ==> GTHE1_QUAD TXDATA025)
		)
		(element TXDATA25 1
			(pin TXDATA25 output)
			(conn TXDATA25 TXDATA25 ==> GTHE1_QUAD TXDATA25)
		)
		(element TXDATA026 1
			(pin TXDATA026 output)
			(conn TXDATA026 TXDATA026 ==> GTHE1_QUAD TXDATA026)
		)
		(element TXDATA26 1
			(pin TXDATA26 output)
			(conn TXDATA26 TXDATA26 ==> GTHE1_QUAD TXDATA26)
		)
		(element TXDATA027 1
			(pin TXDATA027 output)
			(conn TXDATA027 TXDATA027 ==> GTHE1_QUAD TXDATA027)
		)
		(element TXDATA27 1
			(pin TXDATA27 output)
			(conn TXDATA27 TXDATA27 ==> GTHE1_QUAD TXDATA27)
		)
		(element TXDATA028 1
			(pin TXDATA028 output)
			(conn TXDATA028 TXDATA028 ==> GTHE1_QUAD TXDATA028)
		)
		(element TXDATA28 1
			(pin TXDATA28 output)
			(conn TXDATA28 TXDATA28 ==> GTHE1_QUAD TXDATA28)
		)
		(element TXDATA029 1
			(pin TXDATA029 output)
			(conn TXDATA029 TXDATA029 ==> GTHE1_QUAD TXDATA029)
		)
		(element TXDATA29 1
			(pin TXDATA29 output)
			(conn TXDATA29 TXDATA29 ==> GTHE1_QUAD TXDATA29)
		)
		(element TXDATA030 1
			(pin TXDATA030 output)
			(conn TXDATA030 TXDATA030 ==> GTHE1_QUAD TXDATA030)
		)
		(element TXDATA30 1
			(pin TXDATA30 output)
			(conn TXDATA30 TXDATA30 ==> GTHE1_QUAD TXDATA30)
		)
		(element TXDATA031 1
			(pin TXDATA031 output)
			(conn TXDATA031 TXDATA031 ==> GTHE1_QUAD TXDATA031)
		)
		(element TXDATA31 1
			(pin TXDATA31 output)
			(conn TXDATA31 TXDATA31 ==> GTHE1_QUAD TXDATA31)
		)
		(element TXDATA032 1
			(pin TXDATA032 output)
			(conn TXDATA032 TXDATA032 ==> GTHE1_QUAD TXDATA032)
		)
		(element TXDATA32 1
			(pin TXDATA32 output)
			(conn TXDATA32 TXDATA32 ==> GTHE1_QUAD TXDATA32)
		)
		(element TXDATA033 1
			(pin TXDATA033 output)
			(conn TXDATA033 TXDATA033 ==> GTHE1_QUAD TXDATA033)
		)
		(element TXDATA33 1
			(pin TXDATA33 output)
			(conn TXDATA33 TXDATA33 ==> GTHE1_QUAD TXDATA33)
		)
		(element TXDATA034 1
			(pin TXDATA034 output)
			(conn TXDATA034 TXDATA034 ==> GTHE1_QUAD TXDATA034)
		)
		(element TXDATA34 1
			(pin TXDATA34 output)
			(conn TXDATA34 TXDATA34 ==> GTHE1_QUAD TXDATA34)
		)
		(element TXDATA035 1
			(pin TXDATA035 output)
			(conn TXDATA035 TXDATA035 ==> GTHE1_QUAD TXDATA035)
		)
		(element TXDATA35 1
			(pin TXDATA35 output)
			(conn TXDATA35 TXDATA35 ==> GTHE1_QUAD TXDATA35)
		)
		(element TXDATA036 1
			(pin TXDATA036 output)
			(conn TXDATA036 TXDATA036 ==> GTHE1_QUAD TXDATA036)
		)
		(element TXDATA36 1
			(pin TXDATA36 output)
			(conn TXDATA36 TXDATA36 ==> GTHE1_QUAD TXDATA36)
		)
		(element TXDATA037 1
			(pin TXDATA037 output)
			(conn TXDATA037 TXDATA037 ==> GTHE1_QUAD TXDATA037)
		)
		(element TXDATA37 1
			(pin TXDATA37 output)
			(conn TXDATA37 TXDATA37 ==> GTHE1_QUAD TXDATA37)
		)
		(element TXDATA038 1
			(pin TXDATA038 output)
			(conn TXDATA038 TXDATA038 ==> GTHE1_QUAD TXDATA038)
		)
		(element TXDATA38 1
			(pin TXDATA38 output)
			(conn TXDATA38 TXDATA38 ==> GTHE1_QUAD TXDATA38)
		)
		(element TXDATA039 1
			(pin TXDATA039 output)
			(conn TXDATA039 TXDATA039 ==> GTHE1_QUAD TXDATA039)
		)
		(element TXDATA39 1
			(pin TXDATA39 output)
			(conn TXDATA39 TXDATA39 ==> GTHE1_QUAD TXDATA39)
		)
		(element TXDATA040 1
			(pin TXDATA040 output)
			(conn TXDATA040 TXDATA040 ==> GTHE1_QUAD TXDATA040)
		)
		(element TXDATA041 1
			(pin TXDATA041 output)
			(conn TXDATA041 TXDATA041 ==> GTHE1_QUAD TXDATA041)
		)
		(element TXDATA042 1
			(pin TXDATA042 output)
			(conn TXDATA042 TXDATA042 ==> GTHE1_QUAD TXDATA042)
		)
		(element TXDATA043 1
			(pin TXDATA043 output)
			(conn TXDATA043 TXDATA043 ==> GTHE1_QUAD TXDATA043)
		)
		(element TXDATA044 1
			(pin TXDATA044 output)
			(conn TXDATA044 TXDATA044 ==> GTHE1_QUAD TXDATA044)
		)
		(element TXDATA045 1
			(pin TXDATA045 output)
			(conn TXDATA045 TXDATA045 ==> GTHE1_QUAD TXDATA045)
		)
		(element TXDATA046 1
			(pin TXDATA046 output)
			(conn TXDATA046 TXDATA046 ==> GTHE1_QUAD TXDATA046)
		)
		(element TXDATA047 1
			(pin TXDATA047 output)
			(conn TXDATA047 TXDATA047 ==> GTHE1_QUAD TXDATA047)
		)
		(element TXDATA048 1
			(pin TXDATA048 output)
			(conn TXDATA048 TXDATA048 ==> GTHE1_QUAD TXDATA048)
		)
		(element TXDATA049 1
			(pin TXDATA049 output)
			(conn TXDATA049 TXDATA049 ==> GTHE1_QUAD TXDATA049)
		)
		(element TXDATA050 1
			(pin TXDATA050 output)
			(conn TXDATA050 TXDATA050 ==> GTHE1_QUAD TXDATA050)
		)
		(element TXDATA051 1
			(pin TXDATA051 output)
			(conn TXDATA051 TXDATA051 ==> GTHE1_QUAD TXDATA051)
		)
		(element TXDATA052 1
			(pin TXDATA052 output)
			(conn TXDATA052 TXDATA052 ==> GTHE1_QUAD TXDATA052)
		)
		(element TXDATA053 1
			(pin TXDATA053 output)
			(conn TXDATA053 TXDATA053 ==> GTHE1_QUAD TXDATA053)
		)
		(element TXDATA054 1
			(pin TXDATA054 output)
			(conn TXDATA054 TXDATA054 ==> GTHE1_QUAD TXDATA054)
		)
		(element TXDATA055 1
			(pin TXDATA055 output)
			(conn TXDATA055 TXDATA055 ==> GTHE1_QUAD TXDATA055)
		)
		(element TXDATA056 1
			(pin TXDATA056 output)
			(conn TXDATA056 TXDATA056 ==> GTHE1_QUAD TXDATA056)
		)
		(element TXDATA057 1
			(pin TXDATA057 output)
			(conn TXDATA057 TXDATA057 ==> GTHE1_QUAD TXDATA057)
		)
		(element TXDATA058 1
			(pin TXDATA058 output)
			(conn TXDATA058 TXDATA058 ==> GTHE1_QUAD TXDATA058)
		)
		(element TXDATA059 1
			(pin TXDATA059 output)
			(conn TXDATA059 TXDATA059 ==> GTHE1_QUAD TXDATA059)
		)
		(element TXDATA060 1
			(pin TXDATA060 output)
			(conn TXDATA060 TXDATA060 ==> GTHE1_QUAD TXDATA060)
		)
		(element TXDATA061 1
			(pin TXDATA061 output)
			(conn TXDATA061 TXDATA061 ==> GTHE1_QUAD TXDATA061)
		)
		(element TXDATA062 1
			(pin TXDATA062 output)
			(conn TXDATA062 TXDATA062 ==> GTHE1_QUAD TXDATA062)
		)
		(element TXDATA063 1
			(pin TXDATA063 output)
			(conn TXDATA063 TXDATA063 ==> GTHE1_QUAD TXDATA063)
		)
		(element TXDATA110 1
			(pin TXDATA110 output)
			(conn TXDATA110 TXDATA110 ==> GTHE1_QUAD TXDATA110)
		)
		(element TXDATA111 1
			(pin TXDATA111 output)
			(conn TXDATA111 TXDATA111 ==> GTHE1_QUAD TXDATA111)
		)
		(element TXDATA112 1
			(pin TXDATA112 output)
			(conn TXDATA112 TXDATA112 ==> GTHE1_QUAD TXDATA112)
		)
		(element TXDATA113 1
			(pin TXDATA113 output)
			(conn TXDATA113 TXDATA113 ==> GTHE1_QUAD TXDATA113)
		)
		(element TXDATA114 1
			(pin TXDATA114 output)
			(conn TXDATA114 TXDATA114 ==> GTHE1_QUAD TXDATA114)
		)
		(element TXDATA115 1
			(pin TXDATA115 output)
			(conn TXDATA115 TXDATA115 ==> GTHE1_QUAD TXDATA115)
		)
		(element TXDATA116 1
			(pin TXDATA116 output)
			(conn TXDATA116 TXDATA116 ==> GTHE1_QUAD TXDATA116)
		)
		(element TXDATA117 1
			(pin TXDATA117 output)
			(conn TXDATA117 TXDATA117 ==> GTHE1_QUAD TXDATA117)
		)
		(element TXDATA118 1
			(pin TXDATA118 output)
			(conn TXDATA118 TXDATA118 ==> GTHE1_QUAD TXDATA118)
		)
		(element TXDATA119 1
			(pin TXDATA119 output)
			(conn TXDATA119 TXDATA119 ==> GTHE1_QUAD TXDATA119)
		)
		(element TXDATA120 1
			(pin TXDATA120 output)
			(conn TXDATA120 TXDATA120 ==> GTHE1_QUAD TXDATA120)
		)
		(element TXDATA121 1
			(pin TXDATA121 output)
			(conn TXDATA121 TXDATA121 ==> GTHE1_QUAD TXDATA121)
		)
		(element TXDATA122 1
			(pin TXDATA122 output)
			(conn TXDATA122 TXDATA122 ==> GTHE1_QUAD TXDATA122)
		)
		(element TXDATA123 1
			(pin TXDATA123 output)
			(conn TXDATA123 TXDATA123 ==> GTHE1_QUAD TXDATA123)
		)
		(element TXDATA124 1
			(pin TXDATA124 output)
			(conn TXDATA124 TXDATA124 ==> GTHE1_QUAD TXDATA124)
		)
		(element TXDATA125 1
			(pin TXDATA125 output)
			(conn TXDATA125 TXDATA125 ==> GTHE1_QUAD TXDATA125)
		)
		(element TXDATA126 1
			(pin TXDATA126 output)
			(conn TXDATA126 TXDATA126 ==> GTHE1_QUAD TXDATA126)
		)
		(element TXDATA127 1
			(pin TXDATA127 output)
			(conn TXDATA127 TXDATA127 ==> GTHE1_QUAD TXDATA127)
		)
		(element TXDATA128 1
			(pin TXDATA128 output)
			(conn TXDATA128 TXDATA128 ==> GTHE1_QUAD TXDATA128)
		)
		(element TXDATA129 1
			(pin TXDATA129 output)
			(conn TXDATA129 TXDATA129 ==> GTHE1_QUAD TXDATA129)
		)
		(element TXDATA130 1
			(pin TXDATA130 output)
			(conn TXDATA130 TXDATA130 ==> GTHE1_QUAD TXDATA130)
		)
		(element TXDATA131 1
			(pin TXDATA131 output)
			(conn TXDATA131 TXDATA131 ==> GTHE1_QUAD TXDATA131)
		)
		(element TXDATA132 1
			(pin TXDATA132 output)
			(conn TXDATA132 TXDATA132 ==> GTHE1_QUAD TXDATA132)
		)
		(element TXDATA133 1
			(pin TXDATA133 output)
			(conn TXDATA133 TXDATA133 ==> GTHE1_QUAD TXDATA133)
		)
		(element TXDATA134 1
			(pin TXDATA134 output)
			(conn TXDATA134 TXDATA134 ==> GTHE1_QUAD TXDATA134)
		)
		(element TXDATA135 1
			(pin TXDATA135 output)
			(conn TXDATA135 TXDATA135 ==> GTHE1_QUAD TXDATA135)
		)
		(element TXDATA136 1
			(pin TXDATA136 output)
			(conn TXDATA136 TXDATA136 ==> GTHE1_QUAD TXDATA136)
		)
		(element TXDATA137 1
			(pin TXDATA137 output)
			(conn TXDATA137 TXDATA137 ==> GTHE1_QUAD TXDATA137)
		)
		(element TXDATA138 1
			(pin TXDATA138 output)
			(conn TXDATA138 TXDATA138 ==> GTHE1_QUAD TXDATA138)
		)
		(element TXDATA139 1
			(pin TXDATA139 output)
			(conn TXDATA139 TXDATA139 ==> GTHE1_QUAD TXDATA139)
		)
		(element TXDATA140 1
			(pin TXDATA140 output)
			(conn TXDATA140 TXDATA140 ==> GTHE1_QUAD TXDATA140)
		)
		(element TXDATA141 1
			(pin TXDATA141 output)
			(conn TXDATA141 TXDATA141 ==> GTHE1_QUAD TXDATA141)
		)
		(element TXDATA142 1
			(pin TXDATA142 output)
			(conn TXDATA142 TXDATA142 ==> GTHE1_QUAD TXDATA142)
		)
		(element TXDATA143 1
			(pin TXDATA143 output)
			(conn TXDATA143 TXDATA143 ==> GTHE1_QUAD TXDATA143)
		)
		(element TXDATA144 1
			(pin TXDATA144 output)
			(conn TXDATA144 TXDATA144 ==> GTHE1_QUAD TXDATA144)
		)
		(element TXDATA145 1
			(pin TXDATA145 output)
			(conn TXDATA145 TXDATA145 ==> GTHE1_QUAD TXDATA145)
		)
		(element TXDATA146 1
			(pin TXDATA146 output)
			(conn TXDATA146 TXDATA146 ==> GTHE1_QUAD TXDATA146)
		)
		(element TXDATA147 1
			(pin TXDATA147 output)
			(conn TXDATA147 TXDATA147 ==> GTHE1_QUAD TXDATA147)
		)
		(element TXDATA148 1
			(pin TXDATA148 output)
			(conn TXDATA148 TXDATA148 ==> GTHE1_QUAD TXDATA148)
		)
		(element TXDATA149 1
			(pin TXDATA149 output)
			(conn TXDATA149 TXDATA149 ==> GTHE1_QUAD TXDATA149)
		)
		(element TXDATA150 1
			(pin TXDATA150 output)
			(conn TXDATA150 TXDATA150 ==> GTHE1_QUAD TXDATA150)
		)
		(element TXDATA151 1
			(pin TXDATA151 output)
			(conn TXDATA151 TXDATA151 ==> GTHE1_QUAD TXDATA151)
		)
		(element TXDATA152 1
			(pin TXDATA152 output)
			(conn TXDATA152 TXDATA152 ==> GTHE1_QUAD TXDATA152)
		)
		(element TXDATA153 1
			(pin TXDATA153 output)
			(conn TXDATA153 TXDATA153 ==> GTHE1_QUAD TXDATA153)
		)
		(element TXDATA154 1
			(pin TXDATA154 output)
			(conn TXDATA154 TXDATA154 ==> GTHE1_QUAD TXDATA154)
		)
		(element TXDATA155 1
			(pin TXDATA155 output)
			(conn TXDATA155 TXDATA155 ==> GTHE1_QUAD TXDATA155)
		)
		(element TXDATA156 1
			(pin TXDATA156 output)
			(conn TXDATA156 TXDATA156 ==> GTHE1_QUAD TXDATA156)
		)
		(element TXDATA157 1
			(pin TXDATA157 output)
			(conn TXDATA157 TXDATA157 ==> GTHE1_QUAD TXDATA157)
		)
		(element TXDATA158 1
			(pin TXDATA158 output)
			(conn TXDATA158 TXDATA158 ==> GTHE1_QUAD TXDATA158)
		)
		(element TXDATA159 1
			(pin TXDATA159 output)
			(conn TXDATA159 TXDATA159 ==> GTHE1_QUAD TXDATA159)
		)
		(element TXDATA160 1
			(pin TXDATA160 output)
			(conn TXDATA160 TXDATA160 ==> GTHE1_QUAD TXDATA160)
		)
		(element TXDATA161 1
			(pin TXDATA161 output)
			(conn TXDATA161 TXDATA161 ==> GTHE1_QUAD TXDATA161)
		)
		(element TXDATA162 1
			(pin TXDATA162 output)
			(conn TXDATA162 TXDATA162 ==> GTHE1_QUAD TXDATA162)
		)
		(element TXDATA163 1
			(pin TXDATA163 output)
			(conn TXDATA163 TXDATA163 ==> GTHE1_QUAD TXDATA163)
		)
		(element TXDATA210 1
			(pin TXDATA210 output)
			(conn TXDATA210 TXDATA210 ==> GTHE1_QUAD TXDATA210)
		)
		(element TXDATA211 1
			(pin TXDATA211 output)
			(conn TXDATA211 TXDATA211 ==> GTHE1_QUAD TXDATA211)
		)
		(element TXDATA212 1
			(pin TXDATA212 output)
			(conn TXDATA212 TXDATA212 ==> GTHE1_QUAD TXDATA212)
		)
		(element TXDATA213 1
			(pin TXDATA213 output)
			(conn TXDATA213 TXDATA213 ==> GTHE1_QUAD TXDATA213)
		)
		(element TXDATA214 1
			(pin TXDATA214 output)
			(conn TXDATA214 TXDATA214 ==> GTHE1_QUAD TXDATA214)
		)
		(element TXDATA215 1
			(pin TXDATA215 output)
			(conn TXDATA215 TXDATA215 ==> GTHE1_QUAD TXDATA215)
		)
		(element TXDATA216 1
			(pin TXDATA216 output)
			(conn TXDATA216 TXDATA216 ==> GTHE1_QUAD TXDATA216)
		)
		(element TXDATA217 1
			(pin TXDATA217 output)
			(conn TXDATA217 TXDATA217 ==> GTHE1_QUAD TXDATA217)
		)
		(element TXDATA218 1
			(pin TXDATA218 output)
			(conn TXDATA218 TXDATA218 ==> GTHE1_QUAD TXDATA218)
		)
		(element TXDATA219 1
			(pin TXDATA219 output)
			(conn TXDATA219 TXDATA219 ==> GTHE1_QUAD TXDATA219)
		)
		(element TXDATA220 1
			(pin TXDATA220 output)
			(conn TXDATA220 TXDATA220 ==> GTHE1_QUAD TXDATA220)
		)
		(element TXDATA221 1
			(pin TXDATA221 output)
			(conn TXDATA221 TXDATA221 ==> GTHE1_QUAD TXDATA221)
		)
		(element TXDATA222 1
			(pin TXDATA222 output)
			(conn TXDATA222 TXDATA222 ==> GTHE1_QUAD TXDATA222)
		)
		(element TXDATA223 1
			(pin TXDATA223 output)
			(conn TXDATA223 TXDATA223 ==> GTHE1_QUAD TXDATA223)
		)
		(element TXDATA224 1
			(pin TXDATA224 output)
			(conn TXDATA224 TXDATA224 ==> GTHE1_QUAD TXDATA224)
		)
		(element TXDATA225 1
			(pin TXDATA225 output)
			(conn TXDATA225 TXDATA225 ==> GTHE1_QUAD TXDATA225)
		)
		(element TXDATA226 1
			(pin TXDATA226 output)
			(conn TXDATA226 TXDATA226 ==> GTHE1_QUAD TXDATA226)
		)
		(element TXDATA227 1
			(pin TXDATA227 output)
			(conn TXDATA227 TXDATA227 ==> GTHE1_QUAD TXDATA227)
		)
		(element TXDATA228 1
			(pin TXDATA228 output)
			(conn TXDATA228 TXDATA228 ==> GTHE1_QUAD TXDATA228)
		)
		(element TXDATA229 1
			(pin TXDATA229 output)
			(conn TXDATA229 TXDATA229 ==> GTHE1_QUAD TXDATA229)
		)
		(element TXDATA230 1
			(pin TXDATA230 output)
			(conn TXDATA230 TXDATA230 ==> GTHE1_QUAD TXDATA230)
		)
		(element TXDATA231 1
			(pin TXDATA231 output)
			(conn TXDATA231 TXDATA231 ==> GTHE1_QUAD TXDATA231)
		)
		(element TXDATA232 1
			(pin TXDATA232 output)
			(conn TXDATA232 TXDATA232 ==> GTHE1_QUAD TXDATA232)
		)
		(element TXDATA233 1
			(pin TXDATA233 output)
			(conn TXDATA233 TXDATA233 ==> GTHE1_QUAD TXDATA233)
		)
		(element TXDATA234 1
			(pin TXDATA234 output)
			(conn TXDATA234 TXDATA234 ==> GTHE1_QUAD TXDATA234)
		)
		(element TXDATA235 1
			(pin TXDATA235 output)
			(conn TXDATA235 TXDATA235 ==> GTHE1_QUAD TXDATA235)
		)
		(element TXDATA236 1
			(pin TXDATA236 output)
			(conn TXDATA236 TXDATA236 ==> GTHE1_QUAD TXDATA236)
		)
		(element TXDATA237 1
			(pin TXDATA237 output)
			(conn TXDATA237 TXDATA237 ==> GTHE1_QUAD TXDATA237)
		)
		(element TXDATA238 1
			(pin TXDATA238 output)
			(conn TXDATA238 TXDATA238 ==> GTHE1_QUAD TXDATA238)
		)
		(element TXDATA239 1
			(pin TXDATA239 output)
			(conn TXDATA239 TXDATA239 ==> GTHE1_QUAD TXDATA239)
		)
		(element TXDATA240 1
			(pin TXDATA240 output)
			(conn TXDATA240 TXDATA240 ==> GTHE1_QUAD TXDATA240)
		)
		(element TXDATA241 1
			(pin TXDATA241 output)
			(conn TXDATA241 TXDATA241 ==> GTHE1_QUAD TXDATA241)
		)
		(element TXDATA242 1
			(pin TXDATA242 output)
			(conn TXDATA242 TXDATA242 ==> GTHE1_QUAD TXDATA242)
		)
		(element TXDATA243 1
			(pin TXDATA243 output)
			(conn TXDATA243 TXDATA243 ==> GTHE1_QUAD TXDATA243)
		)
		(element TXDATA244 1
			(pin TXDATA244 output)
			(conn TXDATA244 TXDATA244 ==> GTHE1_QUAD TXDATA244)
		)
		(element TXDATA245 1
			(pin TXDATA245 output)
			(conn TXDATA245 TXDATA245 ==> GTHE1_QUAD TXDATA245)
		)
		(element TXDATA246 1
			(pin TXDATA246 output)
			(conn TXDATA246 TXDATA246 ==> GTHE1_QUAD TXDATA246)
		)
		(element TXDATA247 1
			(pin TXDATA247 output)
			(conn TXDATA247 TXDATA247 ==> GTHE1_QUAD TXDATA247)
		)
		(element TXDATA248 1
			(pin TXDATA248 output)
			(conn TXDATA248 TXDATA248 ==> GTHE1_QUAD TXDATA248)
		)
		(element TXDATA249 1
			(pin TXDATA249 output)
			(conn TXDATA249 TXDATA249 ==> GTHE1_QUAD TXDATA249)
		)
		(element TXDATA250 1
			(pin TXDATA250 output)
			(conn TXDATA250 TXDATA250 ==> GTHE1_QUAD TXDATA250)
		)
		(element TXDATA251 1
			(pin TXDATA251 output)
			(conn TXDATA251 TXDATA251 ==> GTHE1_QUAD TXDATA251)
		)
		(element TXDATA252 1
			(pin TXDATA252 output)
			(conn TXDATA252 TXDATA252 ==> GTHE1_QUAD TXDATA252)
		)
		(element TXDATA253 1
			(pin TXDATA253 output)
			(conn TXDATA253 TXDATA253 ==> GTHE1_QUAD TXDATA253)
		)
		(element TXDATA254 1
			(pin TXDATA254 output)
			(conn TXDATA254 TXDATA254 ==> GTHE1_QUAD TXDATA254)
		)
		(element TXDATA255 1
			(pin TXDATA255 output)
			(conn TXDATA255 TXDATA255 ==> GTHE1_QUAD TXDATA255)
		)
		(element TXDATA256 1
			(pin TXDATA256 output)
			(conn TXDATA256 TXDATA256 ==> GTHE1_QUAD TXDATA256)
		)
		(element TXDATA257 1
			(pin TXDATA257 output)
			(conn TXDATA257 TXDATA257 ==> GTHE1_QUAD TXDATA257)
		)
		(element TXDATA258 1
			(pin TXDATA258 output)
			(conn TXDATA258 TXDATA258 ==> GTHE1_QUAD TXDATA258)
		)
		(element TXDATA259 1
			(pin TXDATA259 output)
			(conn TXDATA259 TXDATA259 ==> GTHE1_QUAD TXDATA259)
		)
		(element TXDATA260 1
			(pin TXDATA260 output)
			(conn TXDATA260 TXDATA260 ==> GTHE1_QUAD TXDATA260)
		)
		(element TXDATA261 1
			(pin TXDATA261 output)
			(conn TXDATA261 TXDATA261 ==> GTHE1_QUAD TXDATA261)
		)
		(element TXDATA262 1
			(pin TXDATA262 output)
			(conn TXDATA262 TXDATA262 ==> GTHE1_QUAD TXDATA262)
		)
		(element TXDATA263 1
			(pin TXDATA263 output)
			(conn TXDATA263 TXDATA263 ==> GTHE1_QUAD TXDATA263)
		)
		(element TXDATA310 1
			(pin TXDATA310 output)
			(conn TXDATA310 TXDATA310 ==> GTHE1_QUAD TXDATA310)
		)
		(element TXDATA311 1
			(pin TXDATA311 output)
			(conn TXDATA311 TXDATA311 ==> GTHE1_QUAD TXDATA311)
		)
		(element TXDATA312 1
			(pin TXDATA312 output)
			(conn TXDATA312 TXDATA312 ==> GTHE1_QUAD TXDATA312)
		)
		(element TXDATA313 1
			(pin TXDATA313 output)
			(conn TXDATA313 TXDATA313 ==> GTHE1_QUAD TXDATA313)
		)
		(element TXDATA314 1
			(pin TXDATA314 output)
			(conn TXDATA314 TXDATA314 ==> GTHE1_QUAD TXDATA314)
		)
		(element TXDATA315 1
			(pin TXDATA315 output)
			(conn TXDATA315 TXDATA315 ==> GTHE1_QUAD TXDATA315)
		)
		(element TXDATA316 1
			(pin TXDATA316 output)
			(conn TXDATA316 TXDATA316 ==> GTHE1_QUAD TXDATA316)
		)
		(element TXDATA317 1
			(pin TXDATA317 output)
			(conn TXDATA317 TXDATA317 ==> GTHE1_QUAD TXDATA317)
		)
		(element TXDATA318 1
			(pin TXDATA318 output)
			(conn TXDATA318 TXDATA318 ==> GTHE1_QUAD TXDATA318)
		)
		(element TXDATA319 1
			(pin TXDATA319 output)
			(conn TXDATA319 TXDATA319 ==> GTHE1_QUAD TXDATA319)
		)
		(element TXDATA320 1
			(pin TXDATA320 output)
			(conn TXDATA320 TXDATA320 ==> GTHE1_QUAD TXDATA320)
		)
		(element TXDATA321 1
			(pin TXDATA321 output)
			(conn TXDATA321 TXDATA321 ==> GTHE1_QUAD TXDATA321)
		)
		(element TXDATA322 1
			(pin TXDATA322 output)
			(conn TXDATA322 TXDATA322 ==> GTHE1_QUAD TXDATA322)
		)
		(element TXDATA323 1
			(pin TXDATA323 output)
			(conn TXDATA323 TXDATA323 ==> GTHE1_QUAD TXDATA323)
		)
		(element TXDATA324 1
			(pin TXDATA324 output)
			(conn TXDATA324 TXDATA324 ==> GTHE1_QUAD TXDATA324)
		)
		(element TXDATA325 1
			(pin TXDATA325 output)
			(conn TXDATA325 TXDATA325 ==> GTHE1_QUAD TXDATA325)
		)
		(element TXDATA326 1
			(pin TXDATA326 output)
			(conn TXDATA326 TXDATA326 ==> GTHE1_QUAD TXDATA326)
		)
		(element TXDATA327 1
			(pin TXDATA327 output)
			(conn TXDATA327 TXDATA327 ==> GTHE1_QUAD TXDATA327)
		)
		(element TXDATA328 1
			(pin TXDATA328 output)
			(conn TXDATA328 TXDATA328 ==> GTHE1_QUAD TXDATA328)
		)
		(element TXDATA329 1
			(pin TXDATA329 output)
			(conn TXDATA329 TXDATA329 ==> GTHE1_QUAD TXDATA329)
		)
		(element TXDATA330 1
			(pin TXDATA330 output)
			(conn TXDATA330 TXDATA330 ==> GTHE1_QUAD TXDATA330)
		)
		(element TXDATA331 1
			(pin TXDATA331 output)
			(conn TXDATA331 TXDATA331 ==> GTHE1_QUAD TXDATA331)
		)
		(element TXDATA332 1
			(pin TXDATA332 output)
			(conn TXDATA332 TXDATA332 ==> GTHE1_QUAD TXDATA332)
		)
		(element TXDATA333 1
			(pin TXDATA333 output)
			(conn TXDATA333 TXDATA333 ==> GTHE1_QUAD TXDATA333)
		)
		(element TXDATA334 1
			(pin TXDATA334 output)
			(conn TXDATA334 TXDATA334 ==> GTHE1_QUAD TXDATA334)
		)
		(element TXDATA335 1
			(pin TXDATA335 output)
			(conn TXDATA335 TXDATA335 ==> GTHE1_QUAD TXDATA335)
		)
		(element TXDATA336 1
			(pin TXDATA336 output)
			(conn TXDATA336 TXDATA336 ==> GTHE1_QUAD TXDATA336)
		)
		(element TXDATA337 1
			(pin TXDATA337 output)
			(conn TXDATA337 TXDATA337 ==> GTHE1_QUAD TXDATA337)
		)
		(element TXDATA338 1
			(pin TXDATA338 output)
			(conn TXDATA338 TXDATA338 ==> GTHE1_QUAD TXDATA338)
		)
		(element TXDATA339 1
			(pin TXDATA339 output)
			(conn TXDATA339 TXDATA339 ==> GTHE1_QUAD TXDATA339)
		)
		(element TXDATA340 1
			(pin TXDATA340 output)
			(conn TXDATA340 TXDATA340 ==> GTHE1_QUAD TXDATA340)
		)
		(element TXDATA341 1
			(pin TXDATA341 output)
			(conn TXDATA341 TXDATA341 ==> GTHE1_QUAD TXDATA341)
		)
		(element TXDATA342 1
			(pin TXDATA342 output)
			(conn TXDATA342 TXDATA342 ==> GTHE1_QUAD TXDATA342)
		)
		(element TXDATA343 1
			(pin TXDATA343 output)
			(conn TXDATA343 TXDATA343 ==> GTHE1_QUAD TXDATA343)
		)
		(element TXDATA344 1
			(pin TXDATA344 output)
			(conn TXDATA344 TXDATA344 ==> GTHE1_QUAD TXDATA344)
		)
		(element TXDATA345 1
			(pin TXDATA345 output)
			(conn TXDATA345 TXDATA345 ==> GTHE1_QUAD TXDATA345)
		)
		(element TXDATA346 1
			(pin TXDATA346 output)
			(conn TXDATA346 TXDATA346 ==> GTHE1_QUAD TXDATA346)
		)
		(element TXDATA347 1
			(pin TXDATA347 output)
			(conn TXDATA347 TXDATA347 ==> GTHE1_QUAD TXDATA347)
		)
		(element TXDATA348 1
			(pin TXDATA348 output)
			(conn TXDATA348 TXDATA348 ==> GTHE1_QUAD TXDATA348)
		)
		(element TXDATA349 1
			(pin TXDATA349 output)
			(conn TXDATA349 TXDATA349 ==> GTHE1_QUAD TXDATA349)
		)
		(element TXDATA350 1
			(pin TXDATA350 output)
			(conn TXDATA350 TXDATA350 ==> GTHE1_QUAD TXDATA350)
		)
		(element TXDATA351 1
			(pin TXDATA351 output)
			(conn TXDATA351 TXDATA351 ==> GTHE1_QUAD TXDATA351)
		)
		(element TXDATA352 1
			(pin TXDATA352 output)
			(conn TXDATA352 TXDATA352 ==> GTHE1_QUAD TXDATA352)
		)
		(element TXDATA353 1
			(pin TXDATA353 output)
			(conn TXDATA353 TXDATA353 ==> GTHE1_QUAD TXDATA353)
		)
		(element TXDATA354 1
			(pin TXDATA354 output)
			(conn TXDATA354 TXDATA354 ==> GTHE1_QUAD TXDATA354)
		)
		(element TXDATA355 1
			(pin TXDATA355 output)
			(conn TXDATA355 TXDATA355 ==> GTHE1_QUAD TXDATA355)
		)
		(element TXDATA356 1
			(pin TXDATA356 output)
			(conn TXDATA356 TXDATA356 ==> GTHE1_QUAD TXDATA356)
		)
		(element TXDATA357 1
			(pin TXDATA357 output)
			(conn TXDATA357 TXDATA357 ==> GTHE1_QUAD TXDATA357)
		)
		(element TXDATA358 1
			(pin TXDATA358 output)
			(conn TXDATA358 TXDATA358 ==> GTHE1_QUAD TXDATA358)
		)
		(element TXDATA359 1
			(pin TXDATA359 output)
			(conn TXDATA359 TXDATA359 ==> GTHE1_QUAD TXDATA359)
		)
		(element TXDATA360 1
			(pin TXDATA360 output)
			(conn TXDATA360 TXDATA360 ==> GTHE1_QUAD TXDATA360)
		)
		(element TXDATA361 1
			(pin TXDATA361 output)
			(conn TXDATA361 TXDATA361 ==> GTHE1_QUAD TXDATA361)
		)
		(element TXDATA362 1
			(pin TXDATA362 output)
			(conn TXDATA362 TXDATA362 ==> GTHE1_QUAD TXDATA362)
		)
		(element TXDATA363 1
			(pin TXDATA363 output)
			(conn TXDATA363 TXDATA363 ==> GTHE1_QUAD TXDATA363)
		)
		(element TXDEEMPH0 1
			(pin TXDEEMPH0 output)
			(conn TXDEEMPH0 TXDEEMPH0 ==> GTHE1_QUAD TXDEEMPH0)
		)
		(element TXDEEMPH1 1
			(pin TXDEEMPH1 output)
			(conn TXDEEMPH1 TXDEEMPH1 ==> GTHE1_QUAD TXDEEMPH1)
		)
		(element TXDEEMPH2 1
			(pin TXDEEMPH2 output)
			(conn TXDEEMPH2 TXDEEMPH2 ==> GTHE1_QUAD TXDEEMPH2)
		)
		(element TXDEEMPH3 1
			(pin TXDEEMPH3 output)
			(conn TXDEEMPH3 TXDEEMPH3 ==> GTHE1_QUAD TXDEEMPH3)
		)
		(element TXMARGIN00 1
			(pin TXMARGIN00 output)
			(conn TXMARGIN00 TXMARGIN00 ==> GTHE1_QUAD TXMARGIN00)
		)
		(element TXMARGIN01 1
			(pin TXMARGIN01 output)
			(conn TXMARGIN01 TXMARGIN01 ==> GTHE1_QUAD TXMARGIN01)
		)
		(element TXMARGIN02 1
			(pin TXMARGIN02 output)
			(conn TXMARGIN02 TXMARGIN02 ==> GTHE1_QUAD TXMARGIN02)
		)
		(element TXMARGIN10 1
			(pin TXMARGIN10 output)
			(conn TXMARGIN10 TXMARGIN10 ==> GTHE1_QUAD TXMARGIN10)
		)
		(element TXMARGIN11 1
			(pin TXMARGIN11 output)
			(conn TXMARGIN11 TXMARGIN11 ==> GTHE1_QUAD TXMARGIN11)
		)
		(element TXMARGIN12 1
			(pin TXMARGIN12 output)
			(conn TXMARGIN12 TXMARGIN12 ==> GTHE1_QUAD TXMARGIN12)
		)
		(element TXMARGIN20 1
			(pin TXMARGIN20 output)
			(conn TXMARGIN20 TXMARGIN20 ==> GTHE1_QUAD TXMARGIN20)
		)
		(element TXMARGIN21 1
			(pin TXMARGIN21 output)
			(conn TXMARGIN21 TXMARGIN21 ==> GTHE1_QUAD TXMARGIN21)
		)
		(element TXMARGIN22 1
			(pin TXMARGIN22 output)
			(conn TXMARGIN22 TXMARGIN22 ==> GTHE1_QUAD TXMARGIN22)
		)
		(element TXMARGIN30 1
			(pin TXMARGIN30 output)
			(conn TXMARGIN30 TXMARGIN30 ==> GTHE1_QUAD TXMARGIN30)
		)
		(element TXMARGIN31 1
			(pin TXMARGIN31 output)
			(conn TXMARGIN31 TXMARGIN31 ==> GTHE1_QUAD TXMARGIN31)
		)
		(element TXMARGIN32 1
			(pin TXMARGIN32 output)
			(conn TXMARGIN32 TXMARGIN32 ==> GTHE1_QUAD TXMARGIN32)
		)
		(element TXN0 1
			(pin TXN0 input)
			(conn TXN0 TXN0 <== GTHE1_QUAD TXN0)
		)
		(element TXN1 1
			(pin TXN1 input)
			(conn TXN1 TXN1 <== GTHE1_QUAD TXN1)
		)
		(element TXN2 1
			(pin TXN2 input)
			(conn TXN2 TXN2 <== GTHE1_QUAD TXN2)
		)
		(element TXN3 1
			(pin TXN3 input)
			(conn TXN3 TXN3 <== GTHE1_QUAD TXN3)
		)
		(element TXPCSCLKSMPL0 1
			(pin TXPCSCLKSMPL0 input)
			(conn TXPCSCLKSMPL0 TXPCSCLKSMPL0 <== GTHE1_QUAD TXPCSCLKSMPL0)
		)
		(element TXPCSCLKSMPL1 1
			(pin TXPCSCLKSMPL1 input)
			(conn TXPCSCLKSMPL1 TXPCSCLKSMPL1 <== GTHE1_QUAD TXPCSCLKSMPL1)
		)
		(element TXPCSCLKSMPL2 1
			(pin TXPCSCLKSMPL2 input)
			(conn TXPCSCLKSMPL2 TXPCSCLKSMPL2 <== GTHE1_QUAD TXPCSCLKSMPL2)
		)
		(element TXPCSCLKSMPL3 1
			(pin TXPCSCLKSMPL3 input)
			(conn TXPCSCLKSMPL3 TXPCSCLKSMPL3 <== GTHE1_QUAD TXPCSCLKSMPL3)
		)
		(element TXPOWERDOWN00 1
			(pin TXPOWERDOWN00 output)
			(conn TXPOWERDOWN00 TXPOWERDOWN00 ==> GTHE1_QUAD TXPOWERDOWN00)
		)
		(element TXPOWERDOWN01 1
			(pin TXPOWERDOWN01 output)
			(conn TXPOWERDOWN01 TXPOWERDOWN01 ==> GTHE1_QUAD TXPOWERDOWN01)
		)
		(element TXPOWERDOWN10 1
			(pin TXPOWERDOWN10 output)
			(conn TXPOWERDOWN10 TXPOWERDOWN10 ==> GTHE1_QUAD TXPOWERDOWN10)
		)
		(element TXPOWERDOWN11 1
			(pin TXPOWERDOWN11 output)
			(conn TXPOWERDOWN11 TXPOWERDOWN11 ==> GTHE1_QUAD TXPOWERDOWN11)
		)
		(element TXPOWERDOWN20 1
			(pin TXPOWERDOWN20 output)
			(conn TXPOWERDOWN20 TXPOWERDOWN20 ==> GTHE1_QUAD TXPOWERDOWN20)
		)
		(element TXPOWERDOWN21 1
			(pin TXPOWERDOWN21 output)
			(conn TXPOWERDOWN21 TXPOWERDOWN21 ==> GTHE1_QUAD TXPOWERDOWN21)
		)
		(element TXPOWERDOWN30 1
			(pin TXPOWERDOWN30 output)
			(conn TXPOWERDOWN30 TXPOWERDOWN30 ==> GTHE1_QUAD TXPOWERDOWN30)
		)
		(element TXPOWERDOWN31 1
			(pin TXPOWERDOWN31 output)
			(conn TXPOWERDOWN31 TXPOWERDOWN31 ==> GTHE1_QUAD TXPOWERDOWN31)
		)
		(element TXP0 1
			(pin TXP0 input)
			(conn TXP0 TXP0 <== GTHE1_QUAD TXP0)
		)
		(element TXP1 1
			(pin TXP1 input)
			(conn TXP1 TXP1 <== GTHE1_QUAD TXP1)
		)
		(element TXP2 1
			(pin TXP2 input)
			(conn TXP2 TXP2 <== GTHE1_QUAD TXP2)
		)
		(element TXP3 1
			(pin TXP3 input)
			(conn TXP3 TXP3 <== GTHE1_QUAD TXP3)
		)
		(element TXRATE00 1
			(pin TXRATE00 output)
			(conn TXRATE00 TXRATE00 ==> GTHE1_QUAD TXRATE00)
		)
		(element TXRATE01 1
			(pin TXRATE01 output)
			(conn TXRATE01 TXRATE01 ==> GTHE1_QUAD TXRATE01)
		)
		(element TXRATE10 1
			(pin TXRATE10 output)
			(conn TXRATE10 TXRATE10 ==> GTHE1_QUAD TXRATE10)
		)
		(element TXRATE11 1
			(pin TXRATE11 output)
			(conn TXRATE11 TXRATE11 ==> GTHE1_QUAD TXRATE11)
		)
		(element TXRATE20 1
			(pin TXRATE20 output)
			(conn TXRATE20 TXRATE20 ==> GTHE1_QUAD TXRATE20)
		)
		(element TXRATE21 1
			(pin TXRATE21 output)
			(conn TXRATE21 TXRATE21 ==> GTHE1_QUAD TXRATE21)
		)
		(element TXRATE30 1
			(pin TXRATE30 output)
			(conn TXRATE30 TXRATE30 ==> GTHE1_QUAD TXRATE30)
		)
		(element TXRATE31 1
			(pin TXRATE31 output)
			(conn TXRATE31 TXRATE31 ==> GTHE1_QUAD TXRATE31)
		)
		(element TXUSERCLKIN0 1
			(pin TXUSERCLKIN0 output)
			(conn TXUSERCLKIN0 TXUSERCLKIN0 ==> TXUSERCLKIN0INV TXUSERCLKIN0)
			(conn TXUSERCLKIN0 TXUSERCLKIN0 ==> TXUSERCLKIN0INV TXUSERCLKIN0_B)
		)
		(element TXUSERCLKIN0INV 3
			(pin OUT output)
			(pin TXUSERCLKIN0 input)
			(pin TXUSERCLKIN0_B input)
			(cfg TXUSERCLKIN0 TXUSERCLKIN0_B)
			(conn TXUSERCLKIN0INV OUT ==> GTHE1_QUAD TXUSERCLKIN0)
			(conn TXUSERCLKIN0INV TXUSERCLKIN0 <== TXUSERCLKIN0 TXUSERCLKIN0)
			(conn TXUSERCLKIN0INV TXUSERCLKIN0_B <== TXUSERCLKIN0 TXUSERCLKIN0)
		)
		(element TXUSERCLKIN1 1
			(pin TXUSERCLKIN1 output)
			(conn TXUSERCLKIN1 TXUSERCLKIN1 ==> TXUSERCLKIN1INV TXUSERCLKIN1)
			(conn TXUSERCLKIN1 TXUSERCLKIN1 ==> TXUSERCLKIN1INV TXUSERCLKIN1_B)
		)
		(element TXUSERCLKIN1INV 3
			(pin OUT output)
			(pin TXUSERCLKIN1 input)
			(pin TXUSERCLKIN1_B input)
			(cfg TXUSERCLKIN1 TXUSERCLKIN1_B)
			(conn TXUSERCLKIN1INV OUT ==> GTHE1_QUAD TXUSERCLKIN1)
			(conn TXUSERCLKIN1INV TXUSERCLKIN1 <== TXUSERCLKIN1 TXUSERCLKIN1)
			(conn TXUSERCLKIN1INV TXUSERCLKIN1_B <== TXUSERCLKIN1 TXUSERCLKIN1)
		)
		(element TXUSERCLKIN2 1
			(pin TXUSERCLKIN2 output)
			(conn TXUSERCLKIN2 TXUSERCLKIN2 ==> TXUSERCLKIN2INV TXUSERCLKIN2)
			(conn TXUSERCLKIN2 TXUSERCLKIN2 ==> TXUSERCLKIN2INV TXUSERCLKIN2_B)
		)
		(element TXUSERCLKIN2INV 3
			(pin OUT output)
			(pin TXUSERCLKIN2 input)
			(pin TXUSERCLKIN2_B input)
			(cfg TXUSERCLKIN2 TXUSERCLKIN2_B)
			(conn TXUSERCLKIN2INV OUT ==> GTHE1_QUAD TXUSERCLKIN2)
			(conn TXUSERCLKIN2INV TXUSERCLKIN2 <== TXUSERCLKIN2 TXUSERCLKIN2)
			(conn TXUSERCLKIN2INV TXUSERCLKIN2_B <== TXUSERCLKIN2 TXUSERCLKIN2)
		)
		(element TXUSERCLKIN3 1
			(pin TXUSERCLKIN3 output)
			(conn TXUSERCLKIN3 TXUSERCLKIN3 ==> TXUSERCLKIN3INV TXUSERCLKIN3)
			(conn TXUSERCLKIN3 TXUSERCLKIN3 ==> TXUSERCLKIN3INV TXUSERCLKIN3_B)
		)
		(element TXUSERCLKIN3INV 3
			(pin OUT output)
			(pin TXUSERCLKIN3 input)
			(pin TXUSERCLKIN3_B input)
			(cfg TXUSERCLKIN3 TXUSERCLKIN3_B)
			(conn TXUSERCLKIN3INV OUT ==> GTHE1_QUAD TXUSERCLKIN3)
			(conn TXUSERCLKIN3INV TXUSERCLKIN3 <== TXUSERCLKIN3 TXUSERCLKIN3)
			(conn TXUSERCLKIN3INV TXUSERCLKIN3_B <== TXUSERCLKIN3 TXUSERCLKIN3)
		)
		(element TXUSERCLKOUT0 1
			(pin TXUSERCLKOUT0 input)
			(conn TXUSERCLKOUT0 TXUSERCLKOUT0 <== GTHE1_QUAD TXUSERCLKOUT0)
		)
		(element TXUSERCLKOUT1 1
			(pin TXUSERCLKOUT1 input)
			(conn TXUSERCLKOUT1 TXUSERCLKOUT1 <== GTHE1_QUAD TXUSERCLKOUT1)
		)
		(element TXUSERCLKOUT2 1
			(pin TXUSERCLKOUT2 input)
			(conn TXUSERCLKOUT2 TXUSERCLKOUT2 <== GTHE1_QUAD TXUSERCLKOUT2)
		)
		(element TXUSERCLKOUT3 1
			(pin TXUSERCLKOUT3 input)
			(conn TXUSERCLKOUT3 TXUSERCLKOUT3 <== GTHE1_QUAD TXUSERCLKOUT3)
		)
		(element GTHE1_QUAD 1047 # BEL
			(pin CLKTESTSIG0 input)
			(pin CLKTESTSIG1 input)
			(pin CLKTESTSIG2 input)
			(pin CLKTESTSIG3 input)
			(pin CLKTESTSIG4 input)
			(pin CLKTESTSIG5 input)
			(pin CLKTESTSIG6 input)
			(pin CLKTESTSIG7 input)
			(pin CLKTESTSIG8 input)
			(pin CLKTESTSIG9 input)
			(pin DADDR0 input)
			(pin DADDR1 input)
			(pin DADDR2 input)
			(pin DADDR3 input)
			(pin DADDR4 input)
			(pin DADDR5 input)
			(pin DADDR6 input)
			(pin DADDR7 input)
			(pin DADDR8 input)
			(pin DADDR9 input)
			(pin DADDR10 input)
			(pin DADDR11 input)
			(pin DADDR12 input)
			(pin DADDR13 input)
			(pin DADDR14 input)
			(pin DADDR15 input)
			(pin DCLK input)
			(pin DEN input)
			(pin DFETRAINCTRL0 input)
			(pin DFETRAINCTRL1 input)
			(pin DFETRAINCTRL2 input)
			(pin DFETRAINCTRL3 input)
			(pin DISABLEDRP input)
			(pin DI0 input)
			(pin DI1 input)
			(pin DI2 input)
			(pin DI3 input)
			(pin DI4 input)
			(pin DI5 input)
			(pin DI6 input)
			(pin DI7 input)
			(pin DI8 input)
			(pin DI9 input)
			(pin DI10 input)
			(pin DI11 input)
			(pin DI12 input)
			(pin DI13 input)
			(pin DI14 input)
			(pin DI15 input)
			(pin DRDY output)
			(pin DRPDO0 output)
			(pin DRPDO1 output)
			(pin DRPDO2 output)
			(pin DRPDO3 output)
			(pin DRPDO4 output)
			(pin DRPDO5 output)
			(pin DRPDO6 output)
			(pin DRPDO7 output)
			(pin DRPDO8 output)
			(pin DRPDO9 output)
			(pin DRPDO10 output)
			(pin DRPDO11 output)
			(pin DRPDO12 output)
			(pin DRPDO13 output)
			(pin DRPDO14 output)
			(pin DRPDO15 output)
			(pin DWE input)
			(pin GTHINIT input)
			(pin GTHINITDONE output)
			(pin GTHRESET input)
			(pin GTHX2LANE01 input)
			(pin GTHX2LANE23 input)
			(pin GTHX4LANE input)
			(pin MGMTPCSLANESEL0 input)
			(pin MGMTPCSLANESEL1 input)
			(pin MGMTPCSLANESEL2 input)
			(pin MGMTPCSLANESEL3 input)
			(pin MGMTPCSMMDADDR0 input)
			(pin MGMTPCSMMDADDR1 input)
			(pin MGMTPCSMMDADDR2 input)
			(pin MGMTPCSMMDADDR3 input)
			(pin MGMTPCSMMDADDR4 input)
			(pin MGMTPCSRDACK output)
			(pin MGMTPCSRDDATA0 output)
			(pin MGMTPCSRDDATA1 output)
			(pin MGMTPCSRDDATA2 output)
			(pin MGMTPCSRDDATA3 output)
			(pin MGMTPCSRDDATA4 output)
			(pin MGMTPCSRDDATA5 output)
			(pin MGMTPCSRDDATA6 output)
			(pin MGMTPCSRDDATA7 output)
			(pin MGMTPCSRDDATA8 output)
			(pin MGMTPCSRDDATA9 output)
			(pin MGMTPCSRDDATA10 output)
			(pin MGMTPCSRDDATA11 output)
			(pin MGMTPCSRDDATA12 output)
			(pin MGMTPCSRDDATA13 output)
			(pin MGMTPCSRDDATA14 output)
			(pin MGMTPCSRDDATA15 output)
			(pin MGMTPCSREGADDR0 input)
			(pin MGMTPCSREGADDR1 input)
			(pin MGMTPCSREGADDR2 input)
			(pin MGMTPCSREGADDR3 input)
			(pin MGMTPCSREGADDR4 input)
			(pin MGMTPCSREGADDR5 input)
			(pin MGMTPCSREGADDR6 input)
			(pin MGMTPCSREGADDR7 input)
			(pin MGMTPCSREGADDR8 input)
			(pin MGMTPCSREGADDR9 input)
			(pin MGMTPCSREGADDR10 input)
			(pin MGMTPCSREGADDR11 input)
			(pin MGMTPCSREGADDR12 input)
			(pin MGMTPCSREGADDR13 input)
			(pin MGMTPCSREGADDR14 input)
			(pin MGMTPCSREGADDR15 input)
			(pin MGMTPCSREGRD input)
			(pin MGMTPCSREGWR input)
			(pin MGMTPCSWRDATA0 input)
			(pin MGMTPCSWRDATA1 input)
			(pin MGMTPCSWRDATA2 input)
			(pin MGMTPCSWRDATA3 input)
			(pin MGMTPCSWRDATA4 input)
			(pin MGMTPCSWRDATA5 input)
			(pin MGMTPCSWRDATA6 input)
			(pin MGMTPCSWRDATA7 input)
			(pin MGMTPCSWRDATA8 input)
			(pin MGMTPCSWRDATA9 input)
			(pin MGMTPCSWRDATA10 input)
			(pin MGMTPCSWRDATA11 input)
			(pin MGMTPCSWRDATA12 input)
			(pin MGMTPCSWRDATA13 input)
			(pin MGMTPCSWRDATA14 input)
			(pin MGMTPCSWRDATA15 input)
			(pin PLLPCSCLKDIV0 input)
			(pin PLLPCSCLKDIV1 input)
			(pin PLLPCSCLKDIV2 input)
			(pin PLLPCSCLKDIV3 input)
			(pin PLLPCSCLKDIV4 input)
			(pin PLLPCSCLKDIV5 input)
			(pin PLLREFCLKSEL0 input)
			(pin PLLREFCLKSEL1 input)
			(pin PLLREFCLKSEL2 input)
			(pin POWERDOWN0 input)
			(pin POWERDOWN1 input)
			(pin POWERDOWN2 input)
			(pin POWERDOWN3 input)
			(pin REFCLK input)
			(pin RESETDONE1 output)
			(pin RESETDONE2 output)
			(pin RESETDONE3 output)
			(pin RXBUFRESET0 input)
			(pin RXBUFRESET1 input)
			(pin RXBUFRESET2 input)
			(pin RXBUFRESET3 input)
			(pin RXCODEERR00 output)
			(pin RXCODEERR01 output)
			(pin RXCODEERR02 output)
			(pin RXCODEERR03 output)
			(pin RXCODEERR04 output)
			(pin RXCODEERR05 output)
			(pin RXCODEERR06 output)
			(pin RXCODEERR07 output)
			(pin RXCODEERR10 output)
			(pin RXCODEERR11 output)
			(pin RXCODEERR12 output)
			(pin RXCODEERR13 output)
			(pin RXCODEERR14 output)
			(pin RXCODEERR15 output)
			(pin RXCODEERR16 output)
			(pin RXCODEERR17 output)
			(pin RXCODEERR20 output)
			(pin RXCODEERR21 output)
			(pin RXCODEERR22 output)
			(pin RXCODEERR23 output)
			(pin RXCODEERR24 output)
			(pin RXCODEERR25 output)
			(pin RXCODEERR26 output)
			(pin RXCODEERR27 output)
			(pin RXCODEERR30 output)
			(pin RXCODEERR31 output)
			(pin RXCODEERR32 output)
			(pin RXCODEERR33 output)
			(pin RXCODEERR34 output)
			(pin RXCODEERR35 output)
			(pin RXCODEERR36 output)
			(pin RXCODEERR37 output)
			(pin RXCTRLACK0 output)
			(pin RXCTRLACK1 output)
			(pin RXCTRLACK2 output)
			(pin RXCTRLACK3 output)
			(pin RXCTRL00 output)
			(pin RXCTRL01 output)
			(pin RXCTRL02 output)
			(pin RXCTRL03 output)
			(pin RXCTRL04 output)
			(pin RXCTRL05 output)
			(pin RXCTRL06 output)
			(pin RXCTRL07 output)
			(pin RXCTRL10 output)
			(pin RXCTRL11 output)
			(pin RXCTRL12 output)
			(pin RXCTRL13 output)
			(pin RXCTRL14 output)
			(pin RXCTRL15 output)
			(pin RXCTRL16 output)
			(pin RXCTRL17 output)
			(pin RXCTRL20 output)
			(pin RXCTRL21 output)
			(pin RXCTRL22 output)
			(pin RXCTRL23 output)
			(pin RXCTRL24 output)
			(pin RXCTRL25 output)
			(pin RXCTRL26 output)
			(pin RXCTRL27 output)
			(pin RXCTRL30 output)
			(pin RXCTRL31 output)
			(pin RXCTRL32 output)
			(pin RXCTRL33 output)
			(pin RXCTRL34 output)
			(pin RXCTRL35 output)
			(pin RXCTRL36 output)
			(pin RXCTRL37 output)
			(pin RXDATATAP0 output)
			(pin RXDATATAP1 output)
			(pin RXDATATAP2 output)
			(pin RXDATATAP3 output)
			(pin RXDATA00 output)
			(pin RXDATA01 output)
			(pin RXDATA02 output)
			(pin RXDATA03 output)
			(pin RXDATA04 output)
			(pin RXDATA05 output)
			(pin RXDATA06 output)
			(pin RXDATA07 output)
			(pin RXDATA08 output)
			(pin RXDATA09 output)
			(pin RXDATA010 output)
			(pin RXDATA10 output)
			(pin RXDATA011 output)
			(pin RXDATA11 output)
			(pin RXDATA012 output)
			(pin RXDATA12 output)
			(pin RXDATA013 output)
			(pin RXDATA13 output)
			(pin RXDATA014 output)
			(pin RXDATA14 output)
			(pin RXDATA015 output)
			(pin RXDATA15 output)
			(pin RXDATA016 output)
			(pin RXDATA16 output)
			(pin RXDATA017 output)
			(pin RXDATA17 output)
			(pin RXDATA018 output)
			(pin RXDATA18 output)
			(pin RXDATA019 output)
			(pin RXDATA19 output)
			(pin RXDATA020 output)
			(pin RXDATA20 output)
			(pin RXDATA021 output)
			(pin RXDATA21 output)
			(pin RXDATA022 output)
			(pin RXDATA22 output)
			(pin RXDATA023 output)
			(pin RXDATA23 output)
			(pin RXDATA024 output)
			(pin RXDATA24 output)
			(pin RXDATA025 output)
			(pin RXDATA25 output)
			(pin RXDATA026 output)
			(pin RXDATA26 output)
			(pin RXDATA027 output)
			(pin RXDATA27 output)
			(pin RXDATA028 output)
			(pin RXDATA28 output)
			(pin RXDATA029 output)
			(pin RXDATA29 output)
			(pin RXDATA030 output)
			(pin RXDATA30 output)
			(pin RXDATA031 output)
			(pin RXDATA31 output)
			(pin RXDATA032 output)
			(pin RXDATA32 output)
			(pin RXDATA033 output)
			(pin RXDATA33 output)
			(pin RXDATA034 output)
			(pin RXDATA34 output)
			(pin RXDATA035 output)
			(pin RXDATA35 output)
			(pin RXDATA036 output)
			(pin RXDATA36 output)
			(pin RXDATA037 output)
			(pin RXDATA37 output)
			(pin RXDATA038 output)
			(pin RXDATA38 output)
			(pin RXDATA039 output)
			(pin RXDATA39 output)
			(pin RXDATA040 output)
			(pin RXDATA041 output)
			(pin RXDATA042 output)
			(pin RXDATA043 output)
			(pin RXDATA044 output)
			(pin RXDATA045 output)
			(pin RXDATA046 output)
			(pin RXDATA047 output)
			(pin RXDATA048 output)
			(pin RXDATA049 output)
			(pin RXDATA050 output)
			(pin RXDATA051 output)
			(pin RXDATA052 output)
			(pin RXDATA053 output)
			(pin RXDATA054 output)
			(pin RXDATA055 output)
			(pin RXDATA056 output)
			(pin RXDATA057 output)
			(pin RXDATA058 output)
			(pin RXDATA059 output)
			(pin RXDATA060 output)
			(pin RXDATA061 output)
			(pin RXDATA062 output)
			(pin RXDATA063 output)
			(pin RXDATA110 output)
			(pin RXDATA111 output)
			(pin RXDATA112 output)
			(pin RXDATA113 output)
			(pin RXDATA114 output)
			(pin RXDATA115 output)
			(pin RXDATA116 output)
			(pin RXDATA117 output)
			(pin RXDATA118 output)
			(pin RXDATA119 output)
			(pin RXDATA120 output)
			(pin RXDATA121 output)
			(pin RXDATA122 output)
			(pin RXDATA123 output)
			(pin RXDATA124 output)
			(pin RXDATA125 output)
			(pin RXDATA126 output)
			(pin RXDATA127 output)
			(pin RXDATA128 output)
			(pin RXDATA129 output)
			(pin RXDATA130 output)
			(pin RXDATA131 output)
			(pin RXDATA132 output)
			(pin RXDATA133 output)
			(pin RXDATA134 output)
			(pin RXDATA135 output)
			(pin RXDATA136 output)
			(pin RXDATA137 output)
			(pin RXDATA138 output)
			(pin RXDATA139 output)
			(pin RXDATA140 output)
			(pin RXDATA141 output)
			(pin RXDATA142 output)
			(pin RXDATA143 output)
			(pin RXDATA144 output)
			(pin RXDATA145 output)
			(pin RXDATA146 output)
			(pin RXDATA147 output)
			(pin RXDATA148 output)
			(pin RXDATA149 output)
			(pin RXDATA150 output)
			(pin RXDATA151 output)
			(pin RXDATA152 output)
			(pin RXDATA153 output)
			(pin RXDATA154 output)
			(pin RXDATA155 output)
			(pin RXDATA156 output)
			(pin RXDATA157 output)
			(pin RXDATA158 output)
			(pin RXDATA159 output)
			(pin RXDATA160 output)
			(pin RXDATA161 output)
			(pin RXDATA162 output)
			(pin RXDATA163 output)
			(pin RXDATA210 output)
			(pin RXDATA211 output)
			(pin RXDATA212 output)
			(pin RXDATA213 output)
			(pin RXDATA214 output)
			(pin RXDATA215 output)
			(pin RXDATA216 output)
			(pin RXDATA217 output)
			(pin RXDATA218 output)
			(pin RXDATA219 output)
			(pin RXDATA220 output)
			(pin RXDATA221 output)
			(pin RXDATA222 output)
			(pin RXDATA223 output)
			(pin RXDATA224 output)
			(pin RXDATA225 output)
			(pin RXDATA226 output)
			(pin RXDATA227 output)
			(pin RXDATA228 output)
			(pin RXDATA229 output)
			(pin RXDATA230 output)
			(pin RXDATA231 output)
			(pin RXDATA232 output)
			(pin RXDATA233 output)
			(pin RXDATA234 output)
			(pin RXDATA235 output)
			(pin RXDATA236 output)
			(pin RXDATA237 output)
			(pin RXDATA238 output)
			(pin RXDATA239 output)
			(pin RXDATA240 output)
			(pin RXDATA241 output)
			(pin RXDATA242 output)
			(pin RXDATA243 output)
			(pin RXDATA244 output)
			(pin RXDATA245 output)
			(pin RXDATA246 output)
			(pin RXDATA247 output)
			(pin RXDATA248 output)
			(pin RXDATA249 output)
			(pin RXDATA250 output)
			(pin RXDATA251 output)
			(pin RXDATA252 output)
			(pin RXDATA253 output)
			(pin RXDATA254 output)
			(pin RXDATA255 output)
			(pin RXDATA256 output)
			(pin RXDATA257 output)
			(pin RXDATA258 output)
			(pin RXDATA259 output)
			(pin RXDATA260 output)
			(pin RXDATA261 output)
			(pin RXDATA262 output)
			(pin RXDATA263 output)
			(pin RXDATA310 output)
			(pin RXDATA311 output)
			(pin RXDATA312 output)
			(pin RXDATA313 output)
			(pin RXDATA314 output)
			(pin RXDATA315 output)
			(pin RXDATA316 output)
			(pin RXDATA317 output)
			(pin RXDATA318 output)
			(pin RXDATA319 output)
			(pin RXDATA320 output)
			(pin RXDATA321 output)
			(pin RXDATA322 output)
			(pin RXDATA323 output)
			(pin RXDATA324 output)
			(pin RXDATA325 output)
			(pin RXDATA326 output)
			(pin RXDATA327 output)
			(pin RXDATA328 output)
			(pin RXDATA329 output)
			(pin RXDATA330 output)
			(pin RXDATA331 output)
			(pin RXDATA332 output)
			(pin RXDATA333 output)
			(pin RXDATA334 output)
			(pin RXDATA335 output)
			(pin RXDATA336 output)
			(pin RXDATA337 output)
			(pin RXDATA338 output)
			(pin RXDATA339 output)
			(pin RXDATA340 output)
			(pin RXDATA341 output)
			(pin RXDATA342 output)
			(pin RXDATA343 output)
			(pin RXDATA344 output)
			(pin RXDATA345 output)
			(pin RXDATA346 output)
			(pin RXDATA347 output)
			(pin RXDATA348 output)
			(pin RXDATA349 output)
			(pin RXDATA350 output)
			(pin RXDATA351 output)
			(pin RXDATA352 output)
			(pin RXDATA353 output)
			(pin RXDATA354 output)
			(pin RXDATA355 output)
			(pin RXDATA356 output)
			(pin RXDATA357 output)
			(pin RXDATA358 output)
			(pin RXDATA359 output)
			(pin RXDATA360 output)
			(pin RXDATA361 output)
			(pin RXDATA362 output)
			(pin RXDATA363 output)
			(pin RXDISPERR00 output)
			(pin RXDISPERR01 output)
			(pin RXDISPERR02 output)
			(pin RXDISPERR03 output)
			(pin RXDISPERR04 output)
			(pin RXDISPERR05 output)
			(pin RXDISPERR06 output)
			(pin RXDISPERR07 output)
			(pin RXDISPERR10 output)
			(pin RXDISPERR11 output)
			(pin RXDISPERR12 output)
			(pin RXDISPERR13 output)
			(pin RXDISPERR14 output)
			(pin RXDISPERR15 output)
			(pin RXDISPERR16 output)
			(pin RXDISPERR17 output)
			(pin RXDISPERR20 output)
			(pin RXDISPERR21 output)
			(pin RXDISPERR22 output)
			(pin RXDISPERR23 output)
			(pin RXDISPERR24 output)
			(pin RXDISPERR25 output)
			(pin RXDISPERR26 output)
			(pin RXDISPERR27 output)
			(pin RXDISPERR30 output)
			(pin RXDISPERR31 output)
			(pin RXDISPERR32 output)
			(pin RXDISPERR33 output)
			(pin RXDISPERR34 output)
			(pin RXDISPERR35 output)
			(pin RXDISPERR36 output)
			(pin RXDISPERR37 output)
			(pin RXENCOMMADET0 input)
			(pin RXENCOMMADET1 input)
			(pin RXENCOMMADET2 input)
			(pin RXENCOMMADET3 input)
			(pin RXN0 input)
			(pin RXN1 input)
			(pin RXN2 input)
			(pin RXN3 input)
			(pin RXPCSCLKSMPL0 output)
			(pin RXPCSCLKSMPL1 output)
			(pin RXPCSCLKSMPL2 output)
			(pin RXPCSCLKSMPL3 output)
			(pin RXPOLARITY0 input)
			(pin RXPOLARITY1 input)
			(pin RXPOLARITY2 input)
			(pin RXPOLARITY3 input)
			(pin RXPOWERDOWN00 input)
			(pin RXPOWERDOWN01 input)
			(pin RXPOWERDOWN10 input)
			(pin RXPOWERDOWN11 input)
			(pin RXPOWERDOWN20 input)
			(pin RXPOWERDOWN21 input)
			(pin RXPOWERDOWN30 input)
			(pin RXPOWERDOWN31 input)
			(pin RXP0 input)
			(pin RXP1 input)
			(pin RXP2 input)
			(pin RXP3 input)
			(pin RXRATE00 input)
			(pin RXRATE01 input)
			(pin RXRATE10 input)
			(pin RXRATE11 input)
			(pin RXRATE20 input)
			(pin RXRATE21 input)
			(pin RXRATE30 input)
			(pin RXRATE31 input)
			(pin RXSLIP0 input)
			(pin RXSLIP1 input)
			(pin RXSLIP2 input)
			(pin RXSLIP3 input)
			(pin RXUSERCLKIN0 input)
			(pin RXUSERCLKIN1 input)
			(pin RXUSERCLKIN2 input)
			(pin RXUSERCLKIN3 input)
			(pin RXUSERCLKOUT0 output)
			(pin RXUSERCLKOUT1 output)
			(pin RXUSERCLKOUT2 output)
			(pin RXUSERCLKOUT3 output)
			(pin RXVALID00 output)
			(pin RXVALID01 output)
			(pin RXVALID02 output)
			(pin RXVALID03 output)
			(pin RXVALID04 output)
			(pin RXVALID05 output)
			(pin RXVALID06 output)
			(pin RXVALID07 output)
			(pin RXVALID10 output)
			(pin RXVALID11 output)
			(pin RXVALID12 output)
			(pin RXVALID13 output)
			(pin RXVALID14 output)
			(pin RXVALID15 output)
			(pin RXVALID16 output)
			(pin RXVALID17 output)
			(pin RXVALID20 output)
			(pin RXVALID21 output)
			(pin RXVALID22 output)
			(pin RXVALID23 output)
			(pin RXVALID24 output)
			(pin RXVALID25 output)
			(pin RXVALID26 output)
			(pin RXVALID27 output)
			(pin RXVALID30 output)
			(pin RXVALID31 output)
			(pin RXVALID32 output)
			(pin RXVALID33 output)
			(pin RXVALID34 output)
			(pin RXVALID35 output)
			(pin RXVALID36 output)
			(pin RXVALID37 output)
			(pin SAMPLERATE00 input)
			(pin SAMPLERATE01 input)
			(pin SAMPLERATE02 input)
			(pin SAMPLERATE10 input)
			(pin SAMPLERATE11 input)
			(pin SAMPLERATE12 input)
			(pin SAMPLERATE20 input)
			(pin SAMPLERATE21 input)
			(pin SAMPLERATE22 input)
			(pin SAMPLERATE30 input)
			(pin SAMPLERATE31 input)
			(pin SAMPLERATE32 input)
			(pin SCANCLK input)
			(pin SCANENB input)
			(pin SCANIN0 input)
			(pin SCANIN1 input)
			(pin SCANIN2 input)
			(pin SCANIN3 input)
			(pin SCANIN4 input)
			(pin SCANIN5 input)
			(pin SCANIN6 input)
			(pin SCANIN7 input)
			(pin SCANIN8 input)
			(pin SCANIN9 input)
			(pin SCANIN10 input)
			(pin SCANIN11 input)
			(pin SCANIN12 input)
			(pin SCANIN13 input)
			(pin SCANIN14 input)
			(pin SCANIN15 input)
			(pin SCANMODEB input)
			(pin SCANOUT0 output)
			(pin SCANOUT1 output)
			(pin SCANOUT2 output)
			(pin SCANOUT3 output)
			(pin SCANOUT4 output)
			(pin SCANOUT5 output)
			(pin SCANOUT6 output)
			(pin SCANOUT7 output)
			(pin SCANOUT8 output)
			(pin SCANOUT9 output)
			(pin SCANOUT10 output)
			(pin SCANOUT11 output)
			(pin SCANOUT12 output)
			(pin SCANOUT13 output)
			(pin SCANOUT14 output)
			(pin SCANOUT15 output)
			(pin SDSIDDQMODE input)
			(pin SDSSCANARST input)
			(pin SDSSCANCLK input)
			(pin SDSSCANENB input)
			(pin SDSTSTFBCLK output)
			(pin SDSTSTTDO output)
			(pin TPCLK input)
			(pin TPDI input)
			(pin TPDO output)
			(pin TPEXE input)
			(pin TPRST input)
			(pin TPSENB input)
			(pin TSTNOISECLK input)
			(pin TSTNOISEMON output)
			(pin TSTNOISESRC input)
			(pin TSTPATH output)
			(pin TSTREFCLKFAB output)
			(pin TSTREFCLKOUT output)
			(pin TXBUFRESET0 input)
			(pin TXBUFRESET1 input)
			(pin TXBUFRESET2 input)
			(pin TXBUFRESET3 input)
			(pin TXCTRLACK0 output)
			(pin TXCTRLACK1 output)
			(pin TXCTRLACK2 output)
			(pin TXCTRLACK3 output)
			(pin TXCTRL00 input)
			(pin TXCTRL01 input)
			(pin TXCTRL02 input)
			(pin TXCTRL03 input)
			(pin TXCTRL04 input)
			(pin TXCTRL05 input)
			(pin TXCTRL06 input)
			(pin TXCTRL07 input)
			(pin TXCTRL10 input)
			(pin TXCTRL11 input)
			(pin TXCTRL12 input)
			(pin TXCTRL13 input)
			(pin TXCTRL14 input)
			(pin TXCTRL15 input)
			(pin TXCTRL16 input)
			(pin TXCTRL17 input)
			(pin TXCTRL20 input)
			(pin TXCTRL21 input)
			(pin TXCTRL22 input)
			(pin TXCTRL23 input)
			(pin TXCTRL24 input)
			(pin TXCTRL25 input)
			(pin TXCTRL26 input)
			(pin TXCTRL27 input)
			(pin TXCTRL30 input)
			(pin TXCTRL31 input)
			(pin TXCTRL32 input)
			(pin TXCTRL33 input)
			(pin TXCTRL34 input)
			(pin TXCTRL35 input)
			(pin TXCTRL36 input)
			(pin TXCTRL37 input)
			(pin TXDATAMSB00 input)
			(pin TXDATAMSB01 input)
			(pin TXDATAMSB02 input)
			(pin TXDATAMSB03 input)
			(pin TXDATAMSB04 input)
			(pin TXDATAMSB05 input)
			(pin TXDATAMSB06 input)
			(pin TXDATAMSB07 input)
			(pin TXDATAMSB10 input)
			(pin TXDATAMSB11 input)
			(pin TXDATAMSB12 input)
			(pin TXDATAMSB13 input)
			(pin TXDATAMSB14 input)
			(pin TXDATAMSB15 input)
			(pin TXDATAMSB16 input)
			(pin TXDATAMSB17 input)
			(pin TXDATAMSB20 input)
			(pin TXDATAMSB21 input)
			(pin TXDATAMSB22 input)
			(pin TXDATAMSB23 input)
			(pin TXDATAMSB24 input)
			(pin TXDATAMSB25 input)
			(pin TXDATAMSB26 input)
			(pin TXDATAMSB27 input)
			(pin TXDATAMSB30 input)
			(pin TXDATAMSB31 input)
			(pin TXDATAMSB32 input)
			(pin TXDATAMSB33 input)
			(pin TXDATAMSB34 input)
			(pin TXDATAMSB35 input)
			(pin TXDATAMSB36 input)
			(pin TXDATAMSB37 input)
			(pin TXDATATAP10 output)
			(pin TXDATATAP11 output)
			(pin TXDATATAP12 output)
			(pin TXDATATAP13 output)
			(pin TXDATATAP20 output)
			(pin TXDATATAP21 output)
			(pin TXDATATAP22 output)
			(pin TXDATATAP23 output)
			(pin TXDATA00 input)
			(pin TXDATA01 input)
			(pin TXDATA02 input)
			(pin TXDATA03 input)
			(pin TXDATA04 input)
			(pin TXDATA05 input)
			(pin TXDATA06 input)
			(pin TXDATA07 input)
			(pin TXDATA08 input)
			(pin TXDATA09 input)
			(pin TXDATA010 input)
			(pin TXDATA10 input)
			(pin TXDATA011 input)
			(pin TXDATA11 input)
			(pin TXDATA012 input)
			(pin TXDATA12 input)
			(pin TXDATA013 input)
			(pin TXDATA13 input)
			(pin TXDATA014 input)
			(pin TXDATA14 input)
			(pin TXDATA015 input)
			(pin TXDATA15 input)
			(pin TXDATA016 input)
			(pin TXDATA16 input)
			(pin TXDATA017 input)
			(pin TXDATA17 input)
			(pin TXDATA018 input)
			(pin TXDATA18 input)
			(pin TXDATA019 input)
			(pin TXDATA19 input)
			(pin TXDATA020 input)
			(pin TXDATA20 input)
			(pin TXDATA021 input)
			(pin TXDATA21 input)
			(pin TXDATA022 input)
			(pin TXDATA22 input)
			(pin TXDATA023 input)
			(pin TXDATA23 input)
			(pin TXDATA024 input)
			(pin TXDATA24 input)
			(pin TXDATA025 input)
			(pin TXDATA25 input)
			(pin TXDATA026 input)
			(pin TXDATA26 input)
			(pin TXDATA027 input)
			(pin TXDATA27 input)
			(pin TXDATA028 input)
			(pin TXDATA28 input)
			(pin TXDATA029 input)
			(pin TXDATA29 input)
			(pin TXDATA030 input)
			(pin TXDATA30 input)
			(pin TXDATA031 input)
			(pin TXDATA31 input)
			(pin TXDATA032 input)
			(pin TXDATA32 input)
			(pin TXDATA033 input)
			(pin TXDATA33 input)
			(pin TXDATA034 input)
			(pin TXDATA34 input)
			(pin TXDATA035 input)
			(pin TXDATA35 input)
			(pin TXDATA036 input)
			(pin TXDATA36 input)
			(pin TXDATA037 input)
			(pin TXDATA37 input)
			(pin TXDATA038 input)
			(pin TXDATA38 input)
			(pin TXDATA039 input)
			(pin TXDATA39 input)
			(pin TXDATA040 input)
			(pin TXDATA041 input)
			(pin TXDATA042 input)
			(pin TXDATA043 input)
			(pin TXDATA044 input)
			(pin TXDATA045 input)
			(pin TXDATA046 input)
			(pin TXDATA047 input)
			(pin TXDATA048 input)
			(pin TXDATA049 input)
			(pin TXDATA050 input)
			(pin TXDATA051 input)
			(pin TXDATA052 input)
			(pin TXDATA053 input)
			(pin TXDATA054 input)
			(pin TXDATA055 input)
			(pin TXDATA056 input)
			(pin TXDATA057 input)
			(pin TXDATA058 input)
			(pin TXDATA059 input)
			(pin TXDATA060 input)
			(pin TXDATA061 input)
			(pin TXDATA062 input)
			(pin TXDATA063 input)
			(pin TXDATA110 input)
			(pin TXDATA111 input)
			(pin TXDATA112 input)
			(pin TXDATA113 input)
			(pin TXDATA114 input)
			(pin TXDATA115 input)
			(pin TXDATA116 input)
			(pin TXDATA117 input)
			(pin TXDATA118 input)
			(pin TXDATA119 input)
			(pin TXDATA120 input)
			(pin TXDATA121 input)
			(pin TXDATA122 input)
			(pin TXDATA123 input)
			(pin TXDATA124 input)
			(pin TXDATA125 input)
			(pin TXDATA126 input)
			(pin TXDATA127 input)
			(pin TXDATA128 input)
			(pin TXDATA129 input)
			(pin TXDATA130 input)
			(pin TXDATA131 input)
			(pin TXDATA132 input)
			(pin TXDATA133 input)
			(pin TXDATA134 input)
			(pin TXDATA135 input)
			(pin TXDATA136 input)
			(pin TXDATA137 input)
			(pin TXDATA138 input)
			(pin TXDATA139 input)
			(pin TXDATA140 input)
			(pin TXDATA141 input)
			(pin TXDATA142 input)
			(pin TXDATA143 input)
			(pin TXDATA144 input)
			(pin TXDATA145 input)
			(pin TXDATA146 input)
			(pin TXDATA147 input)
			(pin TXDATA148 input)
			(pin TXDATA149 input)
			(pin TXDATA150 input)
			(pin TXDATA151 input)
			(pin TXDATA152 input)
			(pin TXDATA153 input)
			(pin TXDATA154 input)
			(pin TXDATA155 input)
			(pin TXDATA156 input)
			(pin TXDATA157 input)
			(pin TXDATA158 input)
			(pin TXDATA159 input)
			(pin TXDATA160 input)
			(pin TXDATA161 input)
			(pin TXDATA162 input)
			(pin TXDATA163 input)
			(pin TXDATA210 input)
			(pin TXDATA211 input)
			(pin TXDATA212 input)
			(pin TXDATA213 input)
			(pin TXDATA214 input)
			(pin TXDATA215 input)
			(pin TXDATA216 input)
			(pin TXDATA217 input)
			(pin TXDATA218 input)
			(pin TXDATA219 input)
			(pin TXDATA220 input)
			(pin TXDATA221 input)
			(pin TXDATA222 input)
			(pin TXDATA223 input)
			(pin TXDATA224 input)
			(pin TXDATA225 input)
			(pin TXDATA226 input)
			(pin TXDATA227 input)
			(pin TXDATA228 input)
			(pin TXDATA229 input)
			(pin TXDATA230 input)
			(pin TXDATA231 input)
			(pin TXDATA232 input)
			(pin TXDATA233 input)
			(pin TXDATA234 input)
			(pin TXDATA235 input)
			(pin TXDATA236 input)
			(pin TXDATA237 input)
			(pin TXDATA238 input)
			(pin TXDATA239 input)
			(pin TXDATA240 input)
			(pin TXDATA241 input)
			(pin TXDATA242 input)
			(pin TXDATA243 input)
			(pin TXDATA244 input)
			(pin TXDATA245 input)
			(pin TXDATA246 input)
			(pin TXDATA247 input)
			(pin TXDATA248 input)
			(pin TXDATA249 input)
			(pin TXDATA250 input)
			(pin TXDATA251 input)
			(pin TXDATA252 input)
			(pin TXDATA253 input)
			(pin TXDATA254 input)
			(pin TXDATA255 input)
			(pin TXDATA256 input)
			(pin TXDATA257 input)
			(pin TXDATA258 input)
			(pin TXDATA259 input)
			(pin TXDATA260 input)
			(pin TXDATA261 input)
			(pin TXDATA262 input)
			(pin TXDATA263 input)
			(pin TXDATA310 input)
			(pin TXDATA311 input)
			(pin TXDATA312 input)
			(pin TXDATA313 input)
			(pin TXDATA314 input)
			(pin TXDATA315 input)
			(pin TXDATA316 input)
			(pin TXDATA317 input)
			(pin TXDATA318 input)
			(pin TXDATA319 input)
			(pin TXDATA320 input)
			(pin TXDATA321 input)
			(pin TXDATA322 input)
			(pin TXDATA323 input)
			(pin TXDATA324 input)
			(pin TXDATA325 input)
			(pin TXDATA326 input)
			(pin TXDATA327 input)
			(pin TXDATA328 input)
			(pin TXDATA329 input)
			(pin TXDATA330 input)
			(pin TXDATA331 input)
			(pin TXDATA332 input)
			(pin TXDATA333 input)
			(pin TXDATA334 input)
			(pin TXDATA335 input)
			(pin TXDATA336 input)
			(pin TXDATA337 input)
			(pin TXDATA338 input)
			(pin TXDATA339 input)
			(pin TXDATA340 input)
			(pin TXDATA341 input)
			(pin TXDATA342 input)
			(pin TXDATA343 input)
			(pin TXDATA344 input)
			(pin TXDATA345 input)
			(pin TXDATA346 input)
			(pin TXDATA347 input)
			(pin TXDATA348 input)
			(pin TXDATA349 input)
			(pin TXDATA350 input)
			(pin TXDATA351 input)
			(pin TXDATA352 input)
			(pin TXDATA353 input)
			(pin TXDATA354 input)
			(pin TXDATA355 input)
			(pin TXDATA356 input)
			(pin TXDATA357 input)
			(pin TXDATA358 input)
			(pin TXDATA359 input)
			(pin TXDATA360 input)
			(pin TXDATA361 input)
			(pin TXDATA362 input)
			(pin TXDATA363 input)
			(pin TXDEEMPH0 input)
			(pin TXDEEMPH1 input)
			(pin TXDEEMPH2 input)
			(pin TXDEEMPH3 input)
			(pin TXMARGIN00 input)
			(pin TXMARGIN01 input)
			(pin TXMARGIN02 input)
			(pin TXMARGIN10 input)
			(pin TXMARGIN11 input)
			(pin TXMARGIN12 input)
			(pin TXMARGIN20 input)
			(pin TXMARGIN21 input)
			(pin TXMARGIN22 input)
			(pin TXMARGIN30 input)
			(pin TXMARGIN31 input)
			(pin TXMARGIN32 input)
			(pin TXN0 output)
			(pin TXN1 output)
			(pin TXN2 output)
			(pin TXN3 output)
			(pin TXPCSCLKSMPL0 output)
			(pin TXPCSCLKSMPL1 output)
			(pin TXPCSCLKSMPL2 output)
			(pin TXPCSCLKSMPL3 output)
			(pin TXPOWERDOWN00 input)
			(pin TXPOWERDOWN01 input)
			(pin TXPOWERDOWN10 input)
			(pin TXPOWERDOWN11 input)
			(pin TXPOWERDOWN20 input)
			(pin TXPOWERDOWN21 input)
			(pin TXPOWERDOWN30 input)
			(pin TXPOWERDOWN31 input)
			(pin TXP0 output)
			(pin TXP1 output)
			(pin TXP2 output)
			(pin TXP3 output)
			(pin TXRATE00 input)
			(pin TXRATE01 input)
			(pin TXRATE10 input)
			(pin TXRATE11 input)
			(pin TXRATE20 input)
			(pin TXRATE21 input)
			(pin TXRATE30 input)
			(pin TXRATE31 input)
			(pin TXUSERCLKIN0 input)
			(pin TXUSERCLKIN1 input)
			(pin TXUSERCLKIN2 input)
			(pin TXUSERCLKIN3 input)
			(pin TXUSERCLKOUT0 output)
			(pin TXUSERCLKOUT1 output)
			(pin TXUSERCLKOUT2 output)
			(pin TXUSERCLKOUT3 output)
			(conn GTHE1_QUAD DRDY ==> DRDY DRDY)
			(conn GTHE1_QUAD DRPDO0 ==> DRPDO0 DRPDO0)
			(conn GTHE1_QUAD DRPDO1 ==> DRPDO1 DRPDO1)
			(conn GTHE1_QUAD DRPDO2 ==> DRPDO2 DRPDO2)
			(conn GTHE1_QUAD DRPDO3 ==> DRPDO3 DRPDO3)
			(conn GTHE1_QUAD DRPDO4 ==> DRPDO4 DRPDO4)
			(conn GTHE1_QUAD DRPDO5 ==> DRPDO5 DRPDO5)
			(conn GTHE1_QUAD DRPDO6 ==> DRPDO6 DRPDO6)
			(conn GTHE1_QUAD DRPDO7 ==> DRPDO7 DRPDO7)
			(conn GTHE1_QUAD DRPDO8 ==> DRPDO8 DRPDO8)
			(conn GTHE1_QUAD DRPDO9 ==> DRPDO9 DRPDO9)
			(conn GTHE1_QUAD DRPDO10 ==> DRPDO10 DRPDO10)
			(conn GTHE1_QUAD DRPDO11 ==> DRPDO11 DRPDO11)
			(conn GTHE1_QUAD DRPDO12 ==> DRPDO12 DRPDO12)
			(conn GTHE1_QUAD DRPDO13 ==> DRPDO13 DRPDO13)
			(conn GTHE1_QUAD DRPDO14 ==> DRPDO14 DRPDO14)
			(conn GTHE1_QUAD DRPDO15 ==> DRPDO15 DRPDO15)
			(conn GTHE1_QUAD GTHINITDONE ==> GTHINITDONE GTHINITDONE)
			(conn GTHE1_QUAD MGMTPCSRDACK ==> MGMTPCSRDACK MGMTPCSRDACK)
			(conn GTHE1_QUAD MGMTPCSRDDATA0 ==> MGMTPCSRDDATA0 MGMTPCSRDDATA0)
			(conn GTHE1_QUAD MGMTPCSRDDATA1 ==> MGMTPCSRDDATA1 MGMTPCSRDDATA1)
			(conn GTHE1_QUAD MGMTPCSRDDATA2 ==> MGMTPCSRDDATA2 MGMTPCSRDDATA2)
			(conn GTHE1_QUAD MGMTPCSRDDATA3 ==> MGMTPCSRDDATA3 MGMTPCSRDDATA3)
			(conn GTHE1_QUAD MGMTPCSRDDATA4 ==> MGMTPCSRDDATA4 MGMTPCSRDDATA4)
			(conn GTHE1_QUAD MGMTPCSRDDATA5 ==> MGMTPCSRDDATA5 MGMTPCSRDDATA5)
			(conn GTHE1_QUAD MGMTPCSRDDATA6 ==> MGMTPCSRDDATA6 MGMTPCSRDDATA6)
			(conn GTHE1_QUAD MGMTPCSRDDATA7 ==> MGMTPCSRDDATA7 MGMTPCSRDDATA7)
			(conn GTHE1_QUAD MGMTPCSRDDATA8 ==> MGMTPCSRDDATA8 MGMTPCSRDDATA8)
			(conn GTHE1_QUAD MGMTPCSRDDATA9 ==> MGMTPCSRDDATA9 MGMTPCSRDDATA9)
			(conn GTHE1_QUAD MGMTPCSRDDATA10 ==> MGMTPCSRDDATA10 MGMTPCSRDDATA10)
			(conn GTHE1_QUAD MGMTPCSRDDATA11 ==> MGMTPCSRDDATA11 MGMTPCSRDDATA11)
			(conn GTHE1_QUAD MGMTPCSRDDATA12 ==> MGMTPCSRDDATA12 MGMTPCSRDDATA12)
			(conn GTHE1_QUAD MGMTPCSRDDATA13 ==> MGMTPCSRDDATA13 MGMTPCSRDDATA13)
			(conn GTHE1_QUAD MGMTPCSRDDATA14 ==> MGMTPCSRDDATA14 MGMTPCSRDDATA14)
			(conn GTHE1_QUAD MGMTPCSRDDATA15 ==> MGMTPCSRDDATA15 MGMTPCSRDDATA15)
			(conn GTHE1_QUAD RESETDONE1 ==> RESETDONE1 RESETDONE1)
			(conn GTHE1_QUAD RESETDONE2 ==> RESETDONE2 RESETDONE2)
			(conn GTHE1_QUAD RESETDONE3 ==> RESETDONE3 RESETDONE3)
			(conn GTHE1_QUAD RXCODEERR00 ==> RXCODEERR00 RXCODEERR00)
			(conn GTHE1_QUAD RXCODEERR01 ==> RXCODEERR01 RXCODEERR01)
			(conn GTHE1_QUAD RXCODEERR02 ==> RXCODEERR02 RXCODEERR02)
			(conn GTHE1_QUAD RXCODEERR03 ==> RXCODEERR03 RXCODEERR03)
			(conn GTHE1_QUAD RXCODEERR04 ==> RXCODEERR04 RXCODEERR04)
			(conn GTHE1_QUAD RXCODEERR05 ==> RXCODEERR05 RXCODEERR05)
			(conn GTHE1_QUAD RXCODEERR06 ==> RXCODEERR06 RXCODEERR06)
			(conn GTHE1_QUAD RXCODEERR07 ==> RXCODEERR07 RXCODEERR07)
			(conn GTHE1_QUAD RXCODEERR10 ==> RXCODEERR10 RXCODEERR10)
			(conn GTHE1_QUAD RXCODEERR11 ==> RXCODEERR11 RXCODEERR11)
			(conn GTHE1_QUAD RXCODEERR12 ==> RXCODEERR12 RXCODEERR12)
			(conn GTHE1_QUAD RXCODEERR13 ==> RXCODEERR13 RXCODEERR13)
			(conn GTHE1_QUAD RXCODEERR14 ==> RXCODEERR14 RXCODEERR14)
			(conn GTHE1_QUAD RXCODEERR15 ==> RXCODEERR15 RXCODEERR15)
			(conn GTHE1_QUAD RXCODEERR16 ==> RXCODEERR16 RXCODEERR16)
			(conn GTHE1_QUAD RXCODEERR17 ==> RXCODEERR17 RXCODEERR17)
			(conn GTHE1_QUAD RXCODEERR20 ==> RXCODEERR20 RXCODEERR20)
			(conn GTHE1_QUAD RXCODEERR21 ==> RXCODEERR21 RXCODEERR21)
			(conn GTHE1_QUAD RXCODEERR22 ==> RXCODEERR22 RXCODEERR22)
			(conn GTHE1_QUAD RXCODEERR23 ==> RXCODEERR23 RXCODEERR23)
			(conn GTHE1_QUAD RXCODEERR24 ==> RXCODEERR24 RXCODEERR24)
			(conn GTHE1_QUAD RXCODEERR25 ==> RXCODEERR25 RXCODEERR25)
			(conn GTHE1_QUAD RXCODEERR26 ==> RXCODEERR26 RXCODEERR26)
			(conn GTHE1_QUAD RXCODEERR27 ==> RXCODEERR27 RXCODEERR27)
			(conn GTHE1_QUAD RXCODEERR30 ==> RXCODEERR30 RXCODEERR30)
			(conn GTHE1_QUAD RXCODEERR31 ==> RXCODEERR31 RXCODEERR31)
			(conn GTHE1_QUAD RXCODEERR32 ==> RXCODEERR32 RXCODEERR32)
			(conn GTHE1_QUAD RXCODEERR33 ==> RXCODEERR33 RXCODEERR33)
			(conn GTHE1_QUAD RXCODEERR34 ==> RXCODEERR34 RXCODEERR34)
			(conn GTHE1_QUAD RXCODEERR35 ==> RXCODEERR35 RXCODEERR35)
			(conn GTHE1_QUAD RXCODEERR36 ==> RXCODEERR36 RXCODEERR36)
			(conn GTHE1_QUAD RXCODEERR37 ==> RXCODEERR37 RXCODEERR37)
			(conn GTHE1_QUAD RXCTRLACK0 ==> RXCTRLACK0 RXCTRLACK0)
			(conn GTHE1_QUAD RXCTRLACK1 ==> RXCTRLACK1 RXCTRLACK1)
			(conn GTHE1_QUAD RXCTRLACK2 ==> RXCTRLACK2 RXCTRLACK2)
			(conn GTHE1_QUAD RXCTRLACK3 ==> RXCTRLACK3 RXCTRLACK3)
			(conn GTHE1_QUAD RXCTRL00 ==> RXCTRL00 RXCTRL00)
			(conn GTHE1_QUAD RXCTRL01 ==> RXCTRL01 RXCTRL01)
			(conn GTHE1_QUAD RXCTRL02 ==> RXCTRL02 RXCTRL02)
			(conn GTHE1_QUAD RXCTRL03 ==> RXCTRL03 RXCTRL03)
			(conn GTHE1_QUAD RXCTRL04 ==> RXCTRL04 RXCTRL04)
			(conn GTHE1_QUAD RXCTRL05 ==> RXCTRL05 RXCTRL05)
			(conn GTHE1_QUAD RXCTRL06 ==> RXCTRL06 RXCTRL06)
			(conn GTHE1_QUAD RXCTRL07 ==> RXCTRL07 RXCTRL07)
			(conn GTHE1_QUAD RXCTRL10 ==> RXCTRL10 RXCTRL10)
			(conn GTHE1_QUAD RXCTRL11 ==> RXCTRL11 RXCTRL11)
			(conn GTHE1_QUAD RXCTRL12 ==> RXCTRL12 RXCTRL12)
			(conn GTHE1_QUAD RXCTRL13 ==> RXCTRL13 RXCTRL13)
			(conn GTHE1_QUAD RXCTRL14 ==> RXCTRL14 RXCTRL14)
			(conn GTHE1_QUAD RXCTRL15 ==> RXCTRL15 RXCTRL15)
			(conn GTHE1_QUAD RXCTRL16 ==> RXCTRL16 RXCTRL16)
			(conn GTHE1_QUAD RXCTRL17 ==> RXCTRL17 RXCTRL17)
			(conn GTHE1_QUAD RXCTRL20 ==> RXCTRL20 RXCTRL20)
			(conn GTHE1_QUAD RXCTRL21 ==> RXCTRL21 RXCTRL21)
			(conn GTHE1_QUAD RXCTRL22 ==> RXCTRL22 RXCTRL22)
			(conn GTHE1_QUAD RXCTRL23 ==> RXCTRL23 RXCTRL23)
			(conn GTHE1_QUAD RXCTRL24 ==> RXCTRL24 RXCTRL24)
			(conn GTHE1_QUAD RXCTRL25 ==> RXCTRL25 RXCTRL25)
			(conn GTHE1_QUAD RXCTRL26 ==> RXCTRL26 RXCTRL26)
			(conn GTHE1_QUAD RXCTRL27 ==> RXCTRL27 RXCTRL27)
			(conn GTHE1_QUAD RXCTRL30 ==> RXCTRL30 RXCTRL30)
			(conn GTHE1_QUAD RXCTRL31 ==> RXCTRL31 RXCTRL31)
			(conn GTHE1_QUAD RXCTRL32 ==> RXCTRL32 RXCTRL32)
			(conn GTHE1_QUAD RXCTRL33 ==> RXCTRL33 RXCTRL33)
			(conn GTHE1_QUAD RXCTRL34 ==> RXCTRL34 RXCTRL34)
			(conn GTHE1_QUAD RXCTRL35 ==> RXCTRL35 RXCTRL35)
			(conn GTHE1_QUAD RXCTRL36 ==> RXCTRL36 RXCTRL36)
			(conn GTHE1_QUAD RXCTRL37 ==> RXCTRL37 RXCTRL37)
			(conn GTHE1_QUAD RXDATATAP0 ==> RXDATATAP0 RXDATATAP0)
			(conn GTHE1_QUAD RXDATATAP1 ==> RXDATATAP1 RXDATATAP1)
			(conn GTHE1_QUAD RXDATATAP2 ==> RXDATATAP2 RXDATATAP2)
			(conn GTHE1_QUAD RXDATATAP3 ==> RXDATATAP3 RXDATATAP3)
			(conn GTHE1_QUAD RXDATA00 ==> RXDATA00 RXDATA00)
			(conn GTHE1_QUAD RXDATA01 ==> RXDATA01 RXDATA01)
			(conn GTHE1_QUAD RXDATA02 ==> RXDATA02 RXDATA02)
			(conn GTHE1_QUAD RXDATA03 ==> RXDATA03 RXDATA03)
			(conn GTHE1_QUAD RXDATA04 ==> RXDATA04 RXDATA04)
			(conn GTHE1_QUAD RXDATA05 ==> RXDATA05 RXDATA05)
			(conn GTHE1_QUAD RXDATA06 ==> RXDATA06 RXDATA06)
			(conn GTHE1_QUAD RXDATA07 ==> RXDATA07 RXDATA07)
			(conn GTHE1_QUAD RXDATA08 ==> RXDATA08 RXDATA08)
			(conn GTHE1_QUAD RXDATA09 ==> RXDATA09 RXDATA09)
			(conn GTHE1_QUAD RXDATA010 ==> RXDATA010 RXDATA010)
			(conn GTHE1_QUAD RXDATA10 ==> RXDATA10 RXDATA10)
			(conn GTHE1_QUAD RXDATA011 ==> RXDATA011 RXDATA011)
			(conn GTHE1_QUAD RXDATA11 ==> RXDATA11 RXDATA11)
			(conn GTHE1_QUAD RXDATA012 ==> RXDATA012 RXDATA012)
			(conn GTHE1_QUAD RXDATA12 ==> RXDATA12 RXDATA12)
			(conn GTHE1_QUAD RXDATA013 ==> RXDATA013 RXDATA013)
			(conn GTHE1_QUAD RXDATA13 ==> RXDATA13 RXDATA13)
			(conn GTHE1_QUAD RXDATA014 ==> RXDATA014 RXDATA014)
			(conn GTHE1_QUAD RXDATA14 ==> RXDATA14 RXDATA14)
			(conn GTHE1_QUAD RXDATA015 ==> RXDATA015 RXDATA015)
			(conn GTHE1_QUAD RXDATA15 ==> RXDATA15 RXDATA15)
			(conn GTHE1_QUAD RXDATA016 ==> RXDATA016 RXDATA016)
			(conn GTHE1_QUAD RXDATA16 ==> RXDATA16 RXDATA16)
			(conn GTHE1_QUAD RXDATA017 ==> RXDATA017 RXDATA017)
			(conn GTHE1_QUAD RXDATA17 ==> RXDATA17 RXDATA17)
			(conn GTHE1_QUAD RXDATA018 ==> RXDATA018 RXDATA018)
			(conn GTHE1_QUAD RXDATA18 ==> RXDATA18 RXDATA18)
			(conn GTHE1_QUAD RXDATA019 ==> RXDATA019 RXDATA019)
			(conn GTHE1_QUAD RXDATA19 ==> RXDATA19 RXDATA19)
			(conn GTHE1_QUAD RXDATA020 ==> RXDATA020 RXDATA020)
			(conn GTHE1_QUAD RXDATA20 ==> RXDATA20 RXDATA20)
			(conn GTHE1_QUAD RXDATA021 ==> RXDATA021 RXDATA021)
			(conn GTHE1_QUAD RXDATA21 ==> RXDATA21 RXDATA21)
			(conn GTHE1_QUAD RXDATA022 ==> RXDATA022 RXDATA022)
			(conn GTHE1_QUAD RXDATA22 ==> RXDATA22 RXDATA22)
			(conn GTHE1_QUAD RXDATA023 ==> RXDATA023 RXDATA023)
			(conn GTHE1_QUAD RXDATA23 ==> RXDATA23 RXDATA23)
			(conn GTHE1_QUAD RXDATA024 ==> RXDATA024 RXDATA024)
			(conn GTHE1_QUAD RXDATA24 ==> RXDATA24 RXDATA24)
			(conn GTHE1_QUAD RXDATA025 ==> RXDATA025 RXDATA025)
			(conn GTHE1_QUAD RXDATA25 ==> RXDATA25 RXDATA25)
			(conn GTHE1_QUAD RXDATA026 ==> RXDATA026 RXDATA026)
			(conn GTHE1_QUAD RXDATA26 ==> RXDATA26 RXDATA26)
			(conn GTHE1_QUAD RXDATA027 ==> RXDATA027 RXDATA027)
			(conn GTHE1_QUAD RXDATA27 ==> RXDATA27 RXDATA27)
			(conn GTHE1_QUAD RXDATA028 ==> RXDATA028 RXDATA028)
			(conn GTHE1_QUAD RXDATA28 ==> RXDATA28 RXDATA28)
			(conn GTHE1_QUAD RXDATA029 ==> RXDATA029 RXDATA029)
			(conn GTHE1_QUAD RXDATA29 ==> RXDATA29 RXDATA29)
			(conn GTHE1_QUAD RXDATA030 ==> RXDATA030 RXDATA030)
			(conn GTHE1_QUAD RXDATA30 ==> RXDATA30 RXDATA30)
			(conn GTHE1_QUAD RXDATA031 ==> RXDATA031 RXDATA031)
			(conn GTHE1_QUAD RXDATA31 ==> RXDATA31 RXDATA31)
			(conn GTHE1_QUAD RXDATA032 ==> RXDATA032 RXDATA032)
			(conn GTHE1_QUAD RXDATA32 ==> RXDATA32 RXDATA32)
			(conn GTHE1_QUAD RXDATA033 ==> RXDATA033 RXDATA033)
			(conn GTHE1_QUAD RXDATA33 ==> RXDATA33 RXDATA33)
			(conn GTHE1_QUAD RXDATA034 ==> RXDATA034 RXDATA034)
			(conn GTHE1_QUAD RXDATA34 ==> RXDATA34 RXDATA34)
			(conn GTHE1_QUAD RXDATA035 ==> RXDATA035 RXDATA035)
			(conn GTHE1_QUAD RXDATA35 ==> RXDATA35 RXDATA35)
			(conn GTHE1_QUAD RXDATA036 ==> RXDATA036 RXDATA036)
			(conn GTHE1_QUAD RXDATA36 ==> RXDATA36 RXDATA36)
			(conn GTHE1_QUAD RXDATA037 ==> RXDATA037 RXDATA037)
			(conn GTHE1_QUAD RXDATA37 ==> RXDATA37 RXDATA37)
			(conn GTHE1_QUAD RXDATA038 ==> RXDATA038 RXDATA038)
			(conn GTHE1_QUAD RXDATA38 ==> RXDATA38 RXDATA38)
			(conn GTHE1_QUAD RXDATA039 ==> RXDATA039 RXDATA039)
			(conn GTHE1_QUAD RXDATA39 ==> RXDATA39 RXDATA39)
			(conn GTHE1_QUAD RXDATA040 ==> RXDATA040 RXDATA040)
			(conn GTHE1_QUAD RXDATA041 ==> RXDATA041 RXDATA041)
			(conn GTHE1_QUAD RXDATA042 ==> RXDATA042 RXDATA042)
			(conn GTHE1_QUAD RXDATA043 ==> RXDATA043 RXDATA043)
			(conn GTHE1_QUAD RXDATA044 ==> RXDATA044 RXDATA044)
			(conn GTHE1_QUAD RXDATA045 ==> RXDATA045 RXDATA045)
			(conn GTHE1_QUAD RXDATA046 ==> RXDATA046 RXDATA046)
			(conn GTHE1_QUAD RXDATA047 ==> RXDATA047 RXDATA047)
			(conn GTHE1_QUAD RXDATA048 ==> RXDATA048 RXDATA048)
			(conn GTHE1_QUAD RXDATA049 ==> RXDATA049 RXDATA049)
			(conn GTHE1_QUAD RXDATA050 ==> RXDATA050 RXDATA050)
			(conn GTHE1_QUAD RXDATA051 ==> RXDATA051 RXDATA051)
			(conn GTHE1_QUAD RXDATA052 ==> RXDATA052 RXDATA052)
			(conn GTHE1_QUAD RXDATA053 ==> RXDATA053 RXDATA053)
			(conn GTHE1_QUAD RXDATA054 ==> RXDATA054 RXDATA054)
			(conn GTHE1_QUAD RXDATA055 ==> RXDATA055 RXDATA055)
			(conn GTHE1_QUAD RXDATA056 ==> RXDATA056 RXDATA056)
			(conn GTHE1_QUAD RXDATA057 ==> RXDATA057 RXDATA057)
			(conn GTHE1_QUAD RXDATA058 ==> RXDATA058 RXDATA058)
			(conn GTHE1_QUAD RXDATA059 ==> RXDATA059 RXDATA059)
			(conn GTHE1_QUAD RXDATA060 ==> RXDATA060 RXDATA060)
			(conn GTHE1_QUAD RXDATA061 ==> RXDATA061 RXDATA061)
			(conn GTHE1_QUAD RXDATA062 ==> RXDATA062 RXDATA062)
			(conn GTHE1_QUAD RXDATA063 ==> RXDATA063 RXDATA063)
			(conn GTHE1_QUAD RXDATA110 ==> RXDATA110 RXDATA110)
			(conn GTHE1_QUAD RXDATA111 ==> RXDATA111 RXDATA111)
			(conn GTHE1_QUAD RXDATA112 ==> RXDATA112 RXDATA112)
			(conn GTHE1_QUAD RXDATA113 ==> RXDATA113 RXDATA113)
			(conn GTHE1_QUAD RXDATA114 ==> RXDATA114 RXDATA114)
			(conn GTHE1_QUAD RXDATA115 ==> RXDATA115 RXDATA115)
			(conn GTHE1_QUAD RXDATA116 ==> RXDATA116 RXDATA116)
			(conn GTHE1_QUAD RXDATA117 ==> RXDATA117 RXDATA117)
			(conn GTHE1_QUAD RXDATA118 ==> RXDATA118 RXDATA118)
			(conn GTHE1_QUAD RXDATA119 ==> RXDATA119 RXDATA119)
			(conn GTHE1_QUAD RXDATA120 ==> RXDATA120 RXDATA120)
			(conn GTHE1_QUAD RXDATA121 ==> RXDATA121 RXDATA121)
			(conn GTHE1_QUAD RXDATA122 ==> RXDATA122 RXDATA122)
			(conn GTHE1_QUAD RXDATA123 ==> RXDATA123 RXDATA123)
			(conn GTHE1_QUAD RXDATA124 ==> RXDATA124 RXDATA124)
			(conn GTHE1_QUAD RXDATA125 ==> RXDATA125 RXDATA125)
			(conn GTHE1_QUAD RXDATA126 ==> RXDATA126 RXDATA126)
			(conn GTHE1_QUAD RXDATA127 ==> RXDATA127 RXDATA127)
			(conn GTHE1_QUAD RXDATA128 ==> RXDATA128 RXDATA128)
			(conn GTHE1_QUAD RXDATA129 ==> RXDATA129 RXDATA129)
			(conn GTHE1_QUAD RXDATA130 ==> RXDATA130 RXDATA130)
			(conn GTHE1_QUAD RXDATA131 ==> RXDATA131 RXDATA131)
			(conn GTHE1_QUAD RXDATA132 ==> RXDATA132 RXDATA132)
			(conn GTHE1_QUAD RXDATA133 ==> RXDATA133 RXDATA133)
			(conn GTHE1_QUAD RXDATA134 ==> RXDATA134 RXDATA134)
			(conn GTHE1_QUAD RXDATA135 ==> RXDATA135 RXDATA135)
			(conn GTHE1_QUAD RXDATA136 ==> RXDATA136 RXDATA136)
			(conn GTHE1_QUAD RXDATA137 ==> RXDATA137 RXDATA137)
			(conn GTHE1_QUAD RXDATA138 ==> RXDATA138 RXDATA138)
			(conn GTHE1_QUAD RXDATA139 ==> RXDATA139 RXDATA139)
			(conn GTHE1_QUAD RXDATA140 ==> RXDATA140 RXDATA140)
			(conn GTHE1_QUAD RXDATA141 ==> RXDATA141 RXDATA141)
			(conn GTHE1_QUAD RXDATA142 ==> RXDATA142 RXDATA142)
			(conn GTHE1_QUAD RXDATA143 ==> RXDATA143 RXDATA143)
			(conn GTHE1_QUAD RXDATA144 ==> RXDATA144 RXDATA144)
			(conn GTHE1_QUAD RXDATA145 ==> RXDATA145 RXDATA145)
			(conn GTHE1_QUAD RXDATA146 ==> RXDATA146 RXDATA146)
			(conn GTHE1_QUAD RXDATA147 ==> RXDATA147 RXDATA147)
			(conn GTHE1_QUAD RXDATA148 ==> RXDATA148 RXDATA148)
			(conn GTHE1_QUAD RXDATA149 ==> RXDATA149 RXDATA149)
			(conn GTHE1_QUAD RXDATA150 ==> RXDATA150 RXDATA150)
			(conn GTHE1_QUAD RXDATA151 ==> RXDATA151 RXDATA151)
			(conn GTHE1_QUAD RXDATA152 ==> RXDATA152 RXDATA152)
			(conn GTHE1_QUAD RXDATA153 ==> RXDATA153 RXDATA153)
			(conn GTHE1_QUAD RXDATA154 ==> RXDATA154 RXDATA154)
			(conn GTHE1_QUAD RXDATA155 ==> RXDATA155 RXDATA155)
			(conn GTHE1_QUAD RXDATA156 ==> RXDATA156 RXDATA156)
			(conn GTHE1_QUAD RXDATA157 ==> RXDATA157 RXDATA157)
			(conn GTHE1_QUAD RXDATA158 ==> RXDATA158 RXDATA158)
			(conn GTHE1_QUAD RXDATA159 ==> RXDATA159 RXDATA159)
			(conn GTHE1_QUAD RXDATA160 ==> RXDATA160 RXDATA160)
			(conn GTHE1_QUAD RXDATA161 ==> RXDATA161 RXDATA161)
			(conn GTHE1_QUAD RXDATA162 ==> RXDATA162 RXDATA162)
			(conn GTHE1_QUAD RXDATA163 ==> RXDATA163 RXDATA163)
			(conn GTHE1_QUAD RXDATA210 ==> RXDATA210 RXDATA210)
			(conn GTHE1_QUAD RXDATA211 ==> RXDATA211 RXDATA211)
			(conn GTHE1_QUAD RXDATA212 ==> RXDATA212 RXDATA212)
			(conn GTHE1_QUAD RXDATA213 ==> RXDATA213 RXDATA213)
			(conn GTHE1_QUAD RXDATA214 ==> RXDATA214 RXDATA214)
			(conn GTHE1_QUAD RXDATA215 ==> RXDATA215 RXDATA215)
			(conn GTHE1_QUAD RXDATA216 ==> RXDATA216 RXDATA216)
			(conn GTHE1_QUAD RXDATA217 ==> RXDATA217 RXDATA217)
			(conn GTHE1_QUAD RXDATA218 ==> RXDATA218 RXDATA218)
			(conn GTHE1_QUAD RXDATA219 ==> RXDATA219 RXDATA219)
			(conn GTHE1_QUAD RXDATA220 ==> RXDATA220 RXDATA220)
			(conn GTHE1_QUAD RXDATA221 ==> RXDATA221 RXDATA221)
			(conn GTHE1_QUAD RXDATA222 ==> RXDATA222 RXDATA222)
			(conn GTHE1_QUAD RXDATA223 ==> RXDATA223 RXDATA223)
			(conn GTHE1_QUAD RXDATA224 ==> RXDATA224 RXDATA224)
			(conn GTHE1_QUAD RXDATA225 ==> RXDATA225 RXDATA225)
			(conn GTHE1_QUAD RXDATA226 ==> RXDATA226 RXDATA226)
			(conn GTHE1_QUAD RXDATA227 ==> RXDATA227 RXDATA227)
			(conn GTHE1_QUAD RXDATA228 ==> RXDATA228 RXDATA228)
			(conn GTHE1_QUAD RXDATA229 ==> RXDATA229 RXDATA229)
			(conn GTHE1_QUAD RXDATA230 ==> RXDATA230 RXDATA230)
			(conn GTHE1_QUAD RXDATA231 ==> RXDATA231 RXDATA231)
			(conn GTHE1_QUAD RXDATA232 ==> RXDATA232 RXDATA232)
			(conn GTHE1_QUAD RXDATA233 ==> RXDATA233 RXDATA233)
			(conn GTHE1_QUAD RXDATA234 ==> RXDATA234 RXDATA234)
			(conn GTHE1_QUAD RXDATA235 ==> RXDATA235 RXDATA235)
			(conn GTHE1_QUAD RXDATA236 ==> RXDATA236 RXDATA236)
			(conn GTHE1_QUAD RXDATA237 ==> RXDATA237 RXDATA237)
			(conn GTHE1_QUAD RXDATA238 ==> RXDATA238 RXDATA238)
			(conn GTHE1_QUAD RXDATA239 ==> RXDATA239 RXDATA239)
			(conn GTHE1_QUAD RXDATA240 ==> RXDATA240 RXDATA240)
			(conn GTHE1_QUAD RXDATA241 ==> RXDATA241 RXDATA241)
			(conn GTHE1_QUAD RXDATA242 ==> RXDATA242 RXDATA242)
			(conn GTHE1_QUAD RXDATA243 ==> RXDATA243 RXDATA243)
			(conn GTHE1_QUAD RXDATA244 ==> RXDATA244 RXDATA244)
			(conn GTHE1_QUAD RXDATA245 ==> RXDATA245 RXDATA245)
			(conn GTHE1_QUAD RXDATA246 ==> RXDATA246 RXDATA246)
			(conn GTHE1_QUAD RXDATA247 ==> RXDATA247 RXDATA247)
			(conn GTHE1_QUAD RXDATA248 ==> RXDATA248 RXDATA248)
			(conn GTHE1_QUAD RXDATA249 ==> RXDATA249 RXDATA249)
			(conn GTHE1_QUAD RXDATA250 ==> RXDATA250 RXDATA250)
			(conn GTHE1_QUAD RXDATA251 ==> RXDATA251 RXDATA251)
			(conn GTHE1_QUAD RXDATA252 ==> RXDATA252 RXDATA252)
			(conn GTHE1_QUAD RXDATA253 ==> RXDATA253 RXDATA253)
			(conn GTHE1_QUAD RXDATA254 ==> RXDATA254 RXDATA254)
			(conn GTHE1_QUAD RXDATA255 ==> RXDATA255 RXDATA255)
			(conn GTHE1_QUAD RXDATA256 ==> RXDATA256 RXDATA256)
			(conn GTHE1_QUAD RXDATA257 ==> RXDATA257 RXDATA257)
			(conn GTHE1_QUAD RXDATA258 ==> RXDATA258 RXDATA258)
			(conn GTHE1_QUAD RXDATA259 ==> RXDATA259 RXDATA259)
			(conn GTHE1_QUAD RXDATA260 ==> RXDATA260 RXDATA260)
			(conn GTHE1_QUAD RXDATA261 ==> RXDATA261 RXDATA261)
			(conn GTHE1_QUAD RXDATA262 ==> RXDATA262 RXDATA262)
			(conn GTHE1_QUAD RXDATA263 ==> RXDATA263 RXDATA263)
			(conn GTHE1_QUAD RXDATA310 ==> RXDATA310 RXDATA310)
			(conn GTHE1_QUAD RXDATA311 ==> RXDATA311 RXDATA311)
			(conn GTHE1_QUAD RXDATA312 ==> RXDATA312 RXDATA312)
			(conn GTHE1_QUAD RXDATA313 ==> RXDATA313 RXDATA313)
			(conn GTHE1_QUAD RXDATA314 ==> RXDATA314 RXDATA314)
			(conn GTHE1_QUAD RXDATA315 ==> RXDATA315 RXDATA315)
			(conn GTHE1_QUAD RXDATA316 ==> RXDATA316 RXDATA316)
			(conn GTHE1_QUAD RXDATA317 ==> RXDATA317 RXDATA317)
			(conn GTHE1_QUAD RXDATA318 ==> RXDATA318 RXDATA318)
			(conn GTHE1_QUAD RXDATA319 ==> RXDATA319 RXDATA319)
			(conn GTHE1_QUAD RXDATA320 ==> RXDATA320 RXDATA320)
			(conn GTHE1_QUAD RXDATA321 ==> RXDATA321 RXDATA321)
			(conn GTHE1_QUAD RXDATA322 ==> RXDATA322 RXDATA322)
			(conn GTHE1_QUAD RXDATA323 ==> RXDATA323 RXDATA323)
			(conn GTHE1_QUAD RXDATA324 ==> RXDATA324 RXDATA324)
			(conn GTHE1_QUAD RXDATA325 ==> RXDATA325 RXDATA325)
			(conn GTHE1_QUAD RXDATA326 ==> RXDATA326 RXDATA326)
			(conn GTHE1_QUAD RXDATA327 ==> RXDATA327 RXDATA327)
			(conn GTHE1_QUAD RXDATA328 ==> RXDATA328 RXDATA328)
			(conn GTHE1_QUAD RXDATA329 ==> RXDATA329 RXDATA329)
			(conn GTHE1_QUAD RXDATA330 ==> RXDATA330 RXDATA330)
			(conn GTHE1_QUAD RXDATA331 ==> RXDATA331 RXDATA331)
			(conn GTHE1_QUAD RXDATA332 ==> RXDATA332 RXDATA332)
			(conn GTHE1_QUAD RXDATA333 ==> RXDATA333 RXDATA333)
			(conn GTHE1_QUAD RXDATA334 ==> RXDATA334 RXDATA334)
			(conn GTHE1_QUAD RXDATA335 ==> RXDATA335 RXDATA335)
			(conn GTHE1_QUAD RXDATA336 ==> RXDATA336 RXDATA336)
			(conn GTHE1_QUAD RXDATA337 ==> RXDATA337 RXDATA337)
			(conn GTHE1_QUAD RXDATA338 ==> RXDATA338 RXDATA338)
			(conn GTHE1_QUAD RXDATA339 ==> RXDATA339 RXDATA339)
			(conn GTHE1_QUAD RXDATA340 ==> RXDATA340 RXDATA340)
			(conn GTHE1_QUAD RXDATA341 ==> RXDATA341 RXDATA341)
			(conn GTHE1_QUAD RXDATA342 ==> RXDATA342 RXDATA342)
			(conn GTHE1_QUAD RXDATA343 ==> RXDATA343 RXDATA343)
			(conn GTHE1_QUAD RXDATA344 ==> RXDATA344 RXDATA344)
			(conn GTHE1_QUAD RXDATA345 ==> RXDATA345 RXDATA345)
			(conn GTHE1_QUAD RXDATA346 ==> RXDATA346 RXDATA346)
			(conn GTHE1_QUAD RXDATA347 ==> RXDATA347 RXDATA347)
			(conn GTHE1_QUAD RXDATA348 ==> RXDATA348 RXDATA348)
			(conn GTHE1_QUAD RXDATA349 ==> RXDATA349 RXDATA349)
			(conn GTHE1_QUAD RXDATA350 ==> RXDATA350 RXDATA350)
			(conn GTHE1_QUAD RXDATA351 ==> RXDATA351 RXDATA351)
			(conn GTHE1_QUAD RXDATA352 ==> RXDATA352 RXDATA352)
			(conn GTHE1_QUAD RXDATA353 ==> RXDATA353 RXDATA353)
			(conn GTHE1_QUAD RXDATA354 ==> RXDATA354 RXDATA354)
			(conn GTHE1_QUAD RXDATA355 ==> RXDATA355 RXDATA355)
			(conn GTHE1_QUAD RXDATA356 ==> RXDATA356 RXDATA356)
			(conn GTHE1_QUAD RXDATA357 ==> RXDATA357 RXDATA357)
			(conn GTHE1_QUAD RXDATA358 ==> RXDATA358 RXDATA358)
			(conn GTHE1_QUAD RXDATA359 ==> RXDATA359 RXDATA359)
			(conn GTHE1_QUAD RXDATA360 ==> RXDATA360 RXDATA360)
			(conn GTHE1_QUAD RXDATA361 ==> RXDATA361 RXDATA361)
			(conn GTHE1_QUAD RXDATA362 ==> RXDATA362 RXDATA362)
			(conn GTHE1_QUAD RXDATA363 ==> RXDATA363 RXDATA363)
			(conn GTHE1_QUAD RXDISPERR00 ==> RXDISPERR00 RXDISPERR00)
			(conn GTHE1_QUAD RXDISPERR01 ==> RXDISPERR01 RXDISPERR01)
			(conn GTHE1_QUAD RXDISPERR02 ==> RXDISPERR02 RXDISPERR02)
			(conn GTHE1_QUAD RXDISPERR03 ==> RXDISPERR03 RXDISPERR03)
			(conn GTHE1_QUAD RXDISPERR04 ==> RXDISPERR04 RXDISPERR04)
			(conn GTHE1_QUAD RXDISPERR05 ==> RXDISPERR05 RXDISPERR05)
			(conn GTHE1_QUAD RXDISPERR06 ==> RXDISPERR06 RXDISPERR06)
			(conn GTHE1_QUAD RXDISPERR07 ==> RXDISPERR07 RXDISPERR07)
			(conn GTHE1_QUAD RXDISPERR10 ==> RXDISPERR10 RXDISPERR10)
			(conn GTHE1_QUAD RXDISPERR11 ==> RXDISPERR11 RXDISPERR11)
			(conn GTHE1_QUAD RXDISPERR12 ==> RXDISPERR12 RXDISPERR12)
			(conn GTHE1_QUAD RXDISPERR13 ==> RXDISPERR13 RXDISPERR13)
			(conn GTHE1_QUAD RXDISPERR14 ==> RXDISPERR14 RXDISPERR14)
			(conn GTHE1_QUAD RXDISPERR15 ==> RXDISPERR15 RXDISPERR15)
			(conn GTHE1_QUAD RXDISPERR16 ==> RXDISPERR16 RXDISPERR16)
			(conn GTHE1_QUAD RXDISPERR17 ==> RXDISPERR17 RXDISPERR17)
			(conn GTHE1_QUAD RXDISPERR20 ==> RXDISPERR20 RXDISPERR20)
			(conn GTHE1_QUAD RXDISPERR21 ==> RXDISPERR21 RXDISPERR21)
			(conn GTHE1_QUAD RXDISPERR22 ==> RXDISPERR22 RXDISPERR22)
			(conn GTHE1_QUAD RXDISPERR23 ==> RXDISPERR23 RXDISPERR23)
			(conn GTHE1_QUAD RXDISPERR24 ==> RXDISPERR24 RXDISPERR24)
			(conn GTHE1_QUAD RXDISPERR25 ==> RXDISPERR25 RXDISPERR25)
			(conn GTHE1_QUAD RXDISPERR26 ==> RXDISPERR26 RXDISPERR26)
			(conn GTHE1_QUAD RXDISPERR27 ==> RXDISPERR27 RXDISPERR27)
			(conn GTHE1_QUAD RXDISPERR30 ==> RXDISPERR30 RXDISPERR30)
			(conn GTHE1_QUAD RXDISPERR31 ==> RXDISPERR31 RXDISPERR31)
			(conn GTHE1_QUAD RXDISPERR32 ==> RXDISPERR32 RXDISPERR32)
			(conn GTHE1_QUAD RXDISPERR33 ==> RXDISPERR33 RXDISPERR33)
			(conn GTHE1_QUAD RXDISPERR34 ==> RXDISPERR34 RXDISPERR34)
			(conn GTHE1_QUAD RXDISPERR35 ==> RXDISPERR35 RXDISPERR35)
			(conn GTHE1_QUAD RXDISPERR36 ==> RXDISPERR36 RXDISPERR36)
			(conn GTHE1_QUAD RXDISPERR37 ==> RXDISPERR37 RXDISPERR37)
			(conn GTHE1_QUAD RXPCSCLKSMPL0 ==> RXPCSCLKSMPL0 RXPCSCLKSMPL0)
			(conn GTHE1_QUAD RXPCSCLKSMPL1 ==> RXPCSCLKSMPL1 RXPCSCLKSMPL1)
			(conn GTHE1_QUAD RXPCSCLKSMPL2 ==> RXPCSCLKSMPL2 RXPCSCLKSMPL2)
			(conn GTHE1_QUAD RXPCSCLKSMPL3 ==> RXPCSCLKSMPL3 RXPCSCLKSMPL3)
			(conn GTHE1_QUAD RXUSERCLKOUT0 ==> RXUSERCLKOUT0 RXUSERCLKOUT0)
			(conn GTHE1_QUAD RXUSERCLKOUT1 ==> RXUSERCLKOUT1 RXUSERCLKOUT1)
			(conn GTHE1_QUAD RXUSERCLKOUT2 ==> RXUSERCLKOUT2 RXUSERCLKOUT2)
			(conn GTHE1_QUAD RXUSERCLKOUT3 ==> RXUSERCLKOUT3 RXUSERCLKOUT3)
			(conn GTHE1_QUAD RXVALID00 ==> RXVALID00 RXVALID00)
			(conn GTHE1_QUAD RXVALID01 ==> RXVALID01 RXVALID01)
			(conn GTHE1_QUAD RXVALID02 ==> RXVALID02 RXVALID02)
			(conn GTHE1_QUAD RXVALID03 ==> RXVALID03 RXVALID03)
			(conn GTHE1_QUAD RXVALID04 ==> RXVALID04 RXVALID04)
			(conn GTHE1_QUAD RXVALID05 ==> RXVALID05 RXVALID05)
			(conn GTHE1_QUAD RXVALID06 ==> RXVALID06 RXVALID06)
			(conn GTHE1_QUAD RXVALID07 ==> RXVALID07 RXVALID07)
			(conn GTHE1_QUAD RXVALID10 ==> RXVALID10 RXVALID10)
			(conn GTHE1_QUAD RXVALID11 ==> RXVALID11 RXVALID11)
			(conn GTHE1_QUAD RXVALID12 ==> RXVALID12 RXVALID12)
			(conn GTHE1_QUAD RXVALID13 ==> RXVALID13 RXVALID13)
			(conn GTHE1_QUAD RXVALID14 ==> RXVALID14 RXVALID14)
			(conn GTHE1_QUAD RXVALID15 ==> RXVALID15 RXVALID15)
			(conn GTHE1_QUAD RXVALID16 ==> RXVALID16 RXVALID16)
			(conn GTHE1_QUAD RXVALID17 ==> RXVALID17 RXVALID17)
			(conn GTHE1_QUAD RXVALID20 ==> RXVALID20 RXVALID20)
			(conn GTHE1_QUAD RXVALID21 ==> RXVALID21 RXVALID21)
			(conn GTHE1_QUAD RXVALID22 ==> RXVALID22 RXVALID22)
			(conn GTHE1_QUAD RXVALID23 ==> RXVALID23 RXVALID23)
			(conn GTHE1_QUAD RXVALID24 ==> RXVALID24 RXVALID24)
			(conn GTHE1_QUAD RXVALID25 ==> RXVALID25 RXVALID25)
			(conn GTHE1_QUAD RXVALID26 ==> RXVALID26 RXVALID26)
			(conn GTHE1_QUAD RXVALID27 ==> RXVALID27 RXVALID27)
			(conn GTHE1_QUAD RXVALID30 ==> RXVALID30 RXVALID30)
			(conn GTHE1_QUAD RXVALID31 ==> RXVALID31 RXVALID31)
			(conn GTHE1_QUAD RXVALID32 ==> RXVALID32 RXVALID32)
			(conn GTHE1_QUAD RXVALID33 ==> RXVALID33 RXVALID33)
			(conn GTHE1_QUAD RXVALID34 ==> RXVALID34 RXVALID34)
			(conn GTHE1_QUAD RXVALID35 ==> RXVALID35 RXVALID35)
			(conn GTHE1_QUAD RXVALID36 ==> RXVALID36 RXVALID36)
			(conn GTHE1_QUAD RXVALID37 ==> RXVALID37 RXVALID37)
			(conn GTHE1_QUAD SCANOUT0 ==> SCANOUT0 SCANOUT0)
			(conn GTHE1_QUAD SCANOUT1 ==> SCANOUT1 SCANOUT1)
			(conn GTHE1_QUAD SCANOUT2 ==> SCANOUT2 SCANOUT2)
			(conn GTHE1_QUAD SCANOUT3 ==> SCANOUT3 SCANOUT3)
			(conn GTHE1_QUAD SCANOUT4 ==> SCANOUT4 SCANOUT4)
			(conn GTHE1_QUAD SCANOUT5 ==> SCANOUT5 SCANOUT5)
			(conn GTHE1_QUAD SCANOUT6 ==> SCANOUT6 SCANOUT6)
			(conn GTHE1_QUAD SCANOUT7 ==> SCANOUT7 SCANOUT7)
			(conn GTHE1_QUAD SCANOUT8 ==> SCANOUT8 SCANOUT8)
			(conn GTHE1_QUAD SCANOUT9 ==> SCANOUT9 SCANOUT9)
			(conn GTHE1_QUAD SCANOUT10 ==> SCANOUT10 SCANOUT10)
			(conn GTHE1_QUAD SCANOUT11 ==> SCANOUT11 SCANOUT11)
			(conn GTHE1_QUAD SCANOUT12 ==> SCANOUT12 SCANOUT12)
			(conn GTHE1_QUAD SCANOUT13 ==> SCANOUT13 SCANOUT13)
			(conn GTHE1_QUAD SCANOUT14 ==> SCANOUT14 SCANOUT14)
			(conn GTHE1_QUAD SCANOUT15 ==> SCANOUT15 SCANOUT15)
			(conn GTHE1_QUAD SDSTSTFBCLK ==> SDSTSTFBCLK SDSTSTFBCLK)
			(conn GTHE1_QUAD SDSTSTTDO ==> SDSTSTTDO SDSTSTTDO)
			(conn GTHE1_QUAD TPDO ==> TPDO TPDO)
			(conn GTHE1_QUAD TSTNOISEMON ==> TSTNOISEMON TSTNOISEMON)
			(conn GTHE1_QUAD TSTPATH ==> TSTPATH TSTPATH)
			(conn GTHE1_QUAD TSTREFCLKFAB ==> TSTREFCLKFAB TSTREFCLKFAB)
			(conn GTHE1_QUAD TSTREFCLKOUT ==> TSTREFCLKOUT TSTREFCLKOUT)
			(conn GTHE1_QUAD TXCTRLACK0 ==> TXCTRLACK0 TXCTRLACK0)
			(conn GTHE1_QUAD TXCTRLACK1 ==> TXCTRLACK1 TXCTRLACK1)
			(conn GTHE1_QUAD TXCTRLACK2 ==> TXCTRLACK2 TXCTRLACK2)
			(conn GTHE1_QUAD TXCTRLACK3 ==> TXCTRLACK3 TXCTRLACK3)
			(conn GTHE1_QUAD TXDATATAP10 ==> TXDATATAP10 TXDATATAP10)
			(conn GTHE1_QUAD TXDATATAP11 ==> TXDATATAP11 TXDATATAP11)
			(conn GTHE1_QUAD TXDATATAP12 ==> TXDATATAP12 TXDATATAP12)
			(conn GTHE1_QUAD TXDATATAP13 ==> TXDATATAP13 TXDATATAP13)
			(conn GTHE1_QUAD TXDATATAP20 ==> TXDATATAP20 TXDATATAP20)
			(conn GTHE1_QUAD TXDATATAP21 ==> TXDATATAP21 TXDATATAP21)
			(conn GTHE1_QUAD TXDATATAP22 ==> TXDATATAP22 TXDATATAP22)
			(conn GTHE1_QUAD TXDATATAP23 ==> TXDATATAP23 TXDATATAP23)
			(conn GTHE1_QUAD TXN0 ==> TXN0 TXN0)
			(conn GTHE1_QUAD TXN1 ==> TXN1 TXN1)
			(conn GTHE1_QUAD TXN2 ==> TXN2 TXN2)
			(conn GTHE1_QUAD TXN3 ==> TXN3 TXN3)
			(conn GTHE1_QUAD TXPCSCLKSMPL0 ==> TXPCSCLKSMPL0 TXPCSCLKSMPL0)
			(conn GTHE1_QUAD TXPCSCLKSMPL1 ==> TXPCSCLKSMPL1 TXPCSCLKSMPL1)
			(conn GTHE1_QUAD TXPCSCLKSMPL2 ==> TXPCSCLKSMPL2 TXPCSCLKSMPL2)
			(conn GTHE1_QUAD TXPCSCLKSMPL3 ==> TXPCSCLKSMPL3 TXPCSCLKSMPL3)
			(conn GTHE1_QUAD TXP0 ==> TXP0 TXP0)
			(conn GTHE1_QUAD TXP1 ==> TXP1 TXP1)
			(conn GTHE1_QUAD TXP2 ==> TXP2 TXP2)
			(conn GTHE1_QUAD TXP3 ==> TXP3 TXP3)
			(conn GTHE1_QUAD TXUSERCLKOUT0 ==> TXUSERCLKOUT0 TXUSERCLKOUT0)
			(conn GTHE1_QUAD TXUSERCLKOUT1 ==> TXUSERCLKOUT1 TXUSERCLKOUT1)
			(conn GTHE1_QUAD TXUSERCLKOUT2 ==> TXUSERCLKOUT2 TXUSERCLKOUT2)
			(conn GTHE1_QUAD TXUSERCLKOUT3 ==> TXUSERCLKOUT3 TXUSERCLKOUT3)
			(conn GTHE1_QUAD CLKTESTSIG0 <== CLKTESTSIG0 CLKTESTSIG0)
			(conn GTHE1_QUAD CLKTESTSIG1 <== CLKTESTSIG1 CLKTESTSIG1)
			(conn GTHE1_QUAD CLKTESTSIG2 <== CLKTESTSIG2 CLKTESTSIG2)
			(conn GTHE1_QUAD CLKTESTSIG3 <== CLKTESTSIG3 CLKTESTSIG3)
			(conn GTHE1_QUAD CLKTESTSIG4 <== CLKTESTSIG4 CLKTESTSIG4)
			(conn GTHE1_QUAD CLKTESTSIG5 <== CLKTESTSIG5 CLKTESTSIG5)
			(conn GTHE1_QUAD CLKTESTSIG6 <== CLKTESTSIG6 CLKTESTSIG6)
			(conn GTHE1_QUAD CLKTESTSIG7 <== CLKTESTSIG7 CLKTESTSIG7)
			(conn GTHE1_QUAD CLKTESTSIG8 <== CLKTESTSIG8 CLKTESTSIG8)
			(conn GTHE1_QUAD CLKTESTSIG9 <== CLKTESTSIG9 CLKTESTSIG9)
			(conn GTHE1_QUAD DADDR0 <== DADDR0 DADDR0)
			(conn GTHE1_QUAD DADDR1 <== DADDR1 DADDR1)
			(conn GTHE1_QUAD DADDR2 <== DADDR2 DADDR2)
			(conn GTHE1_QUAD DADDR3 <== DADDR3 DADDR3)
			(conn GTHE1_QUAD DADDR4 <== DADDR4 DADDR4)
			(conn GTHE1_QUAD DADDR5 <== DADDR5 DADDR5)
			(conn GTHE1_QUAD DADDR6 <== DADDR6 DADDR6)
			(conn GTHE1_QUAD DADDR7 <== DADDR7 DADDR7)
			(conn GTHE1_QUAD DADDR8 <== DADDR8 DADDR8)
			(conn GTHE1_QUAD DADDR9 <== DADDR9 DADDR9)
			(conn GTHE1_QUAD DADDR10 <== DADDR10 DADDR10)
			(conn GTHE1_QUAD DADDR11 <== DADDR11 DADDR11)
			(conn GTHE1_QUAD DADDR12 <== DADDR12 DADDR12)
			(conn GTHE1_QUAD DADDR13 <== DADDR13 DADDR13)
			(conn GTHE1_QUAD DADDR14 <== DADDR14 DADDR14)
			(conn GTHE1_QUAD DADDR15 <== DADDR15 DADDR15)
			(conn GTHE1_QUAD DCLK <== DCLKINV OUT)
			(conn GTHE1_QUAD DEN <== DEN DEN)
			(conn GTHE1_QUAD DFETRAINCTRL0 <== DFETRAINCTRL0 DFETRAINCTRL0)
			(conn GTHE1_QUAD DFETRAINCTRL1 <== DFETRAINCTRL1 DFETRAINCTRL1)
			(conn GTHE1_QUAD DFETRAINCTRL2 <== DFETRAINCTRL2 DFETRAINCTRL2)
			(conn GTHE1_QUAD DFETRAINCTRL3 <== DFETRAINCTRL3 DFETRAINCTRL3)
			(conn GTHE1_QUAD DISABLEDRP <== DISABLEDRP DISABLEDRP)
			(conn GTHE1_QUAD DI0 <== DI0 DI0)
			(conn GTHE1_QUAD DI1 <== DI1 DI1)
			(conn GTHE1_QUAD DI2 <== DI2 DI2)
			(conn GTHE1_QUAD DI3 <== DI3 DI3)
			(conn GTHE1_QUAD DI4 <== DI4 DI4)
			(conn GTHE1_QUAD DI5 <== DI5 DI5)
			(conn GTHE1_QUAD DI6 <== DI6 DI6)
			(conn GTHE1_QUAD DI7 <== DI7 DI7)
			(conn GTHE1_QUAD DI8 <== DI8 DI8)
			(conn GTHE1_QUAD DI9 <== DI9 DI9)
			(conn GTHE1_QUAD DI10 <== DI10 DI10)
			(conn GTHE1_QUAD DI11 <== DI11 DI11)
			(conn GTHE1_QUAD DI12 <== DI12 DI12)
			(conn GTHE1_QUAD DI13 <== DI13 DI13)
			(conn GTHE1_QUAD DI14 <== DI14 DI14)
			(conn GTHE1_QUAD DI15 <== DI15 DI15)
			(conn GTHE1_QUAD DWE <== DWE DWE)
			(conn GTHE1_QUAD GTHINIT <== GTHINIT GTHINIT)
			(conn GTHE1_QUAD GTHRESET <== GTHRESET GTHRESET)
			(conn GTHE1_QUAD GTHX2LANE01 <== GTHX2LANE01 GTHX2LANE01)
			(conn GTHE1_QUAD GTHX2LANE23 <== GTHX2LANE23 GTHX2LANE23)
			(conn GTHE1_QUAD GTHX4LANE <== GTHX4LANE GTHX4LANE)
			(conn GTHE1_QUAD MGMTPCSLANESEL0 <== MGMTPCSLANESEL0 MGMTPCSLANESEL0)
			(conn GTHE1_QUAD MGMTPCSLANESEL1 <== MGMTPCSLANESEL1 MGMTPCSLANESEL1)
			(conn GTHE1_QUAD MGMTPCSLANESEL2 <== MGMTPCSLANESEL2 MGMTPCSLANESEL2)
			(conn GTHE1_QUAD MGMTPCSLANESEL3 <== MGMTPCSLANESEL3 MGMTPCSLANESEL3)
			(conn GTHE1_QUAD MGMTPCSMMDADDR0 <== MGMTPCSMMDADDR0 MGMTPCSMMDADDR0)
			(conn GTHE1_QUAD MGMTPCSMMDADDR1 <== MGMTPCSMMDADDR1 MGMTPCSMMDADDR1)
			(conn GTHE1_QUAD MGMTPCSMMDADDR2 <== MGMTPCSMMDADDR2 MGMTPCSMMDADDR2)
			(conn GTHE1_QUAD MGMTPCSMMDADDR3 <== MGMTPCSMMDADDR3 MGMTPCSMMDADDR3)
			(conn GTHE1_QUAD MGMTPCSMMDADDR4 <== MGMTPCSMMDADDR4 MGMTPCSMMDADDR4)
			(conn GTHE1_QUAD MGMTPCSREGADDR0 <== MGMTPCSREGADDR0 MGMTPCSREGADDR0)
			(conn GTHE1_QUAD MGMTPCSREGADDR1 <== MGMTPCSREGADDR1 MGMTPCSREGADDR1)
			(conn GTHE1_QUAD MGMTPCSREGADDR2 <== MGMTPCSREGADDR2 MGMTPCSREGADDR2)
			(conn GTHE1_QUAD MGMTPCSREGADDR3 <== MGMTPCSREGADDR3 MGMTPCSREGADDR3)
			(conn GTHE1_QUAD MGMTPCSREGADDR4 <== MGMTPCSREGADDR4 MGMTPCSREGADDR4)
			(conn GTHE1_QUAD MGMTPCSREGADDR5 <== MGMTPCSREGADDR5 MGMTPCSREGADDR5)
			(conn GTHE1_QUAD MGMTPCSREGADDR6 <== MGMTPCSREGADDR6 MGMTPCSREGADDR6)
			(conn GTHE1_QUAD MGMTPCSREGADDR7 <== MGMTPCSREGADDR7 MGMTPCSREGADDR7)
			(conn GTHE1_QUAD MGMTPCSREGADDR8 <== MGMTPCSREGADDR8 MGMTPCSREGADDR8)
			(conn GTHE1_QUAD MGMTPCSREGADDR9 <== MGMTPCSREGADDR9 MGMTPCSREGADDR9)
			(conn GTHE1_QUAD MGMTPCSREGADDR10 <== MGMTPCSREGADDR10 MGMTPCSREGADDR10)
			(conn GTHE1_QUAD MGMTPCSREGADDR11 <== MGMTPCSREGADDR11 MGMTPCSREGADDR11)
			(conn GTHE1_QUAD MGMTPCSREGADDR12 <== MGMTPCSREGADDR12 MGMTPCSREGADDR12)
			(conn GTHE1_QUAD MGMTPCSREGADDR13 <== MGMTPCSREGADDR13 MGMTPCSREGADDR13)
			(conn GTHE1_QUAD MGMTPCSREGADDR14 <== MGMTPCSREGADDR14 MGMTPCSREGADDR14)
			(conn GTHE1_QUAD MGMTPCSREGADDR15 <== MGMTPCSREGADDR15 MGMTPCSREGADDR15)
			(conn GTHE1_QUAD MGMTPCSREGRD <== MGMTPCSREGRD MGMTPCSREGRD)
			(conn GTHE1_QUAD MGMTPCSREGWR <== MGMTPCSREGWR MGMTPCSREGWR)
			(conn GTHE1_QUAD MGMTPCSWRDATA0 <== MGMTPCSWRDATA0 MGMTPCSWRDATA0)
			(conn GTHE1_QUAD MGMTPCSWRDATA1 <== MGMTPCSWRDATA1 MGMTPCSWRDATA1)
			(conn GTHE1_QUAD MGMTPCSWRDATA2 <== MGMTPCSWRDATA2 MGMTPCSWRDATA2)
			(conn GTHE1_QUAD MGMTPCSWRDATA3 <== MGMTPCSWRDATA3 MGMTPCSWRDATA3)
			(conn GTHE1_QUAD MGMTPCSWRDATA4 <== MGMTPCSWRDATA4 MGMTPCSWRDATA4)
			(conn GTHE1_QUAD MGMTPCSWRDATA5 <== MGMTPCSWRDATA5 MGMTPCSWRDATA5)
			(conn GTHE1_QUAD MGMTPCSWRDATA6 <== MGMTPCSWRDATA6 MGMTPCSWRDATA6)
			(conn GTHE1_QUAD MGMTPCSWRDATA7 <== MGMTPCSWRDATA7 MGMTPCSWRDATA7)
			(conn GTHE1_QUAD MGMTPCSWRDATA8 <== MGMTPCSWRDATA8 MGMTPCSWRDATA8)
			(conn GTHE1_QUAD MGMTPCSWRDATA9 <== MGMTPCSWRDATA9 MGMTPCSWRDATA9)
			(conn GTHE1_QUAD MGMTPCSWRDATA10 <== MGMTPCSWRDATA10 MGMTPCSWRDATA10)
			(conn GTHE1_QUAD MGMTPCSWRDATA11 <== MGMTPCSWRDATA11 MGMTPCSWRDATA11)
			(conn GTHE1_QUAD MGMTPCSWRDATA12 <== MGMTPCSWRDATA12 MGMTPCSWRDATA12)
			(conn GTHE1_QUAD MGMTPCSWRDATA13 <== MGMTPCSWRDATA13 MGMTPCSWRDATA13)
			(conn GTHE1_QUAD MGMTPCSWRDATA14 <== MGMTPCSWRDATA14 MGMTPCSWRDATA14)
			(conn GTHE1_QUAD MGMTPCSWRDATA15 <== MGMTPCSWRDATA15 MGMTPCSWRDATA15)
			(conn GTHE1_QUAD PLLPCSCLKDIV0 <== PLLPCSCLKDIV0 PLLPCSCLKDIV0)
			(conn GTHE1_QUAD PLLPCSCLKDIV1 <== PLLPCSCLKDIV1 PLLPCSCLKDIV1)
			(conn GTHE1_QUAD PLLPCSCLKDIV2 <== PLLPCSCLKDIV2 PLLPCSCLKDIV2)
			(conn GTHE1_QUAD PLLPCSCLKDIV3 <== PLLPCSCLKDIV3 PLLPCSCLKDIV3)
			(conn GTHE1_QUAD PLLPCSCLKDIV4 <== PLLPCSCLKDIV4 PLLPCSCLKDIV4)
			(conn GTHE1_QUAD PLLPCSCLKDIV5 <== PLLPCSCLKDIV5 PLLPCSCLKDIV5)
			(conn GTHE1_QUAD PLLREFCLKSEL0 <== PLLREFCLKSEL0 PLLREFCLKSEL0)
			(conn GTHE1_QUAD PLLREFCLKSEL1 <== PLLREFCLKSEL1 PLLREFCLKSEL1)
			(conn GTHE1_QUAD PLLREFCLKSEL2 <== PLLREFCLKSEL2 PLLREFCLKSEL2)
			(conn GTHE1_QUAD POWERDOWN0 <== POWERDOWN0 POWERDOWN0)
			(conn GTHE1_QUAD POWERDOWN1 <== POWERDOWN1 POWERDOWN1)
			(conn GTHE1_QUAD POWERDOWN2 <== POWERDOWN2 POWERDOWN2)
			(conn GTHE1_QUAD POWERDOWN3 <== POWERDOWN3 POWERDOWN3)
			(conn GTHE1_QUAD REFCLK <== REFCLK REFCLK)
			(conn GTHE1_QUAD RXBUFRESET0 <== RXBUFRESET0 RXBUFRESET0)
			(conn GTHE1_QUAD RXBUFRESET1 <== RXBUFRESET1 RXBUFRESET1)
			(conn GTHE1_QUAD RXBUFRESET2 <== RXBUFRESET2 RXBUFRESET2)
			(conn GTHE1_QUAD RXBUFRESET3 <== RXBUFRESET3 RXBUFRESET3)
			(conn GTHE1_QUAD RXENCOMMADET0 <== RXENCOMMADET0 RXENCOMMADET0)
			(conn GTHE1_QUAD RXENCOMMADET1 <== RXENCOMMADET1 RXENCOMMADET1)
			(conn GTHE1_QUAD RXENCOMMADET2 <== RXENCOMMADET2 RXENCOMMADET2)
			(conn GTHE1_QUAD RXENCOMMADET3 <== RXENCOMMADET3 RXENCOMMADET3)
			(conn GTHE1_QUAD RXN0 <== RXN0 RXN0)
			(conn GTHE1_QUAD RXN1 <== RXN1 RXN1)
			(conn GTHE1_QUAD RXN2 <== RXN2 RXN2)
			(conn GTHE1_QUAD RXN3 <== RXN3 RXN3)
			(conn GTHE1_QUAD RXPOLARITY0 <== RXPOLARITY0 RXPOLARITY0)
			(conn GTHE1_QUAD RXPOLARITY1 <== RXPOLARITY1 RXPOLARITY1)
			(conn GTHE1_QUAD RXPOLARITY2 <== RXPOLARITY2 RXPOLARITY2)
			(conn GTHE1_QUAD RXPOLARITY3 <== RXPOLARITY3 RXPOLARITY3)
			(conn GTHE1_QUAD RXPOWERDOWN00 <== RXPOWERDOWN00 RXPOWERDOWN00)
			(conn GTHE1_QUAD RXPOWERDOWN01 <== RXPOWERDOWN01 RXPOWERDOWN01)
			(conn GTHE1_QUAD RXPOWERDOWN10 <== RXPOWERDOWN10 RXPOWERDOWN10)
			(conn GTHE1_QUAD RXPOWERDOWN11 <== RXPOWERDOWN11 RXPOWERDOWN11)
			(conn GTHE1_QUAD RXPOWERDOWN20 <== RXPOWERDOWN20 RXPOWERDOWN20)
			(conn GTHE1_QUAD RXPOWERDOWN21 <== RXPOWERDOWN21 RXPOWERDOWN21)
			(conn GTHE1_QUAD RXPOWERDOWN30 <== RXPOWERDOWN30 RXPOWERDOWN30)
			(conn GTHE1_QUAD RXPOWERDOWN31 <== RXPOWERDOWN31 RXPOWERDOWN31)
			(conn GTHE1_QUAD RXP0 <== RXP0 RXP0)
			(conn GTHE1_QUAD RXP1 <== RXP1 RXP1)
			(conn GTHE1_QUAD RXP2 <== RXP2 RXP2)
			(conn GTHE1_QUAD RXP3 <== RXP3 RXP3)
			(conn GTHE1_QUAD RXRATE00 <== RXRATE00 RXRATE00)
			(conn GTHE1_QUAD RXRATE01 <== RXRATE01 RXRATE01)
			(conn GTHE1_QUAD RXRATE10 <== RXRATE10 RXRATE10)
			(conn GTHE1_QUAD RXRATE11 <== RXRATE11 RXRATE11)
			(conn GTHE1_QUAD RXRATE20 <== RXRATE20 RXRATE20)
			(conn GTHE1_QUAD RXRATE21 <== RXRATE21 RXRATE21)
			(conn GTHE1_QUAD RXRATE30 <== RXRATE30 RXRATE30)
			(conn GTHE1_QUAD RXRATE31 <== RXRATE31 RXRATE31)
			(conn GTHE1_QUAD RXSLIP0 <== RXSLIP0 RXSLIP0)
			(conn GTHE1_QUAD RXSLIP1 <== RXSLIP1 RXSLIP1)
			(conn GTHE1_QUAD RXSLIP2 <== RXSLIP2 RXSLIP2)
			(conn GTHE1_QUAD RXSLIP3 <== RXSLIP3 RXSLIP3)
			(conn GTHE1_QUAD RXUSERCLKIN0 <== RXUSERCLKIN0INV OUT)
			(conn GTHE1_QUAD RXUSERCLKIN1 <== RXUSERCLKIN1INV OUT)
			(conn GTHE1_QUAD RXUSERCLKIN2 <== RXUSERCLKIN2INV OUT)
			(conn GTHE1_QUAD RXUSERCLKIN3 <== RXUSERCLKIN3INV OUT)
			(conn GTHE1_QUAD SAMPLERATE00 <== SAMPLERATE00 SAMPLERATE00)
			(conn GTHE1_QUAD SAMPLERATE01 <== SAMPLERATE01 SAMPLERATE01)
			(conn GTHE1_QUAD SAMPLERATE02 <== SAMPLERATE02 SAMPLERATE02)
			(conn GTHE1_QUAD SAMPLERATE10 <== SAMPLERATE10 SAMPLERATE10)
			(conn GTHE1_QUAD SAMPLERATE11 <== SAMPLERATE11 SAMPLERATE11)
			(conn GTHE1_QUAD SAMPLERATE12 <== SAMPLERATE12 SAMPLERATE12)
			(conn GTHE1_QUAD SAMPLERATE20 <== SAMPLERATE20 SAMPLERATE20)
			(conn GTHE1_QUAD SAMPLERATE21 <== SAMPLERATE21 SAMPLERATE21)
			(conn GTHE1_QUAD SAMPLERATE22 <== SAMPLERATE22 SAMPLERATE22)
			(conn GTHE1_QUAD SAMPLERATE30 <== SAMPLERATE30 SAMPLERATE30)
			(conn GTHE1_QUAD SAMPLERATE31 <== SAMPLERATE31 SAMPLERATE31)
			(conn GTHE1_QUAD SAMPLERATE32 <== SAMPLERATE32 SAMPLERATE32)
			(conn GTHE1_QUAD SCANCLK <== SCANCLKINV OUT)
			(conn GTHE1_QUAD SCANENB <== SCANENB SCANENB)
			(conn GTHE1_QUAD SCANIN0 <== SCANIN0 SCANIN0)
			(conn GTHE1_QUAD SCANIN1 <== SCANIN1 SCANIN1)
			(conn GTHE1_QUAD SCANIN2 <== SCANIN2 SCANIN2)
			(conn GTHE1_QUAD SCANIN3 <== SCANIN3 SCANIN3)
			(conn GTHE1_QUAD SCANIN4 <== SCANIN4 SCANIN4)
			(conn GTHE1_QUAD SCANIN5 <== SCANIN5 SCANIN5)
			(conn GTHE1_QUAD SCANIN6 <== SCANIN6 SCANIN6)
			(conn GTHE1_QUAD SCANIN7 <== SCANIN7 SCANIN7)
			(conn GTHE1_QUAD SCANIN8 <== SCANIN8 SCANIN8)
			(conn GTHE1_QUAD SCANIN9 <== SCANIN9 SCANIN9)
			(conn GTHE1_QUAD SCANIN10 <== SCANIN10 SCANIN10)
			(conn GTHE1_QUAD SCANIN11 <== SCANIN11 SCANIN11)
			(conn GTHE1_QUAD SCANIN12 <== SCANIN12 SCANIN12)
			(conn GTHE1_QUAD SCANIN13 <== SCANIN13 SCANIN13)
			(conn GTHE1_QUAD SCANIN14 <== SCANIN14 SCANIN14)
			(conn GTHE1_QUAD SCANIN15 <== SCANIN15 SCANIN15)
			(conn GTHE1_QUAD SCANMODEB <== SCANMODEB SCANMODEB)
			(conn GTHE1_QUAD SDSIDDQMODE <== SDSIDDQMODE SDSIDDQMODE)
			(conn GTHE1_QUAD SDSSCANARST <== SDSSCANARST SDSSCANARST)
			(conn GTHE1_QUAD SDSSCANCLK <== SDSSCANCLKINV OUT)
			(conn GTHE1_QUAD SDSSCANENB <== SDSSCANENB SDSSCANENB)
			(conn GTHE1_QUAD TPCLK <== TPCLKINV OUT)
			(conn GTHE1_QUAD TPDI <== TPDI TPDI)
			(conn GTHE1_QUAD TPEXE <== TPEXE TPEXE)
			(conn GTHE1_QUAD TPRST <== TPRST TPRST)
			(conn GTHE1_QUAD TPSENB <== TPSENB TPSENB)
			(conn GTHE1_QUAD TSTNOISECLK <== TSTNOISECLKINV OUT)
			(conn GTHE1_QUAD TSTNOISESRC <== TSTNOISESRC TSTNOISESRC)
			(conn GTHE1_QUAD TXBUFRESET0 <== TXBUFRESET0 TXBUFRESET0)
			(conn GTHE1_QUAD TXBUFRESET1 <== TXBUFRESET1 TXBUFRESET1)
			(conn GTHE1_QUAD TXBUFRESET2 <== TXBUFRESET2 TXBUFRESET2)
			(conn GTHE1_QUAD TXBUFRESET3 <== TXBUFRESET3 TXBUFRESET3)
			(conn GTHE1_QUAD TXCTRL00 <== TXCTRL00 TXCTRL00)
			(conn GTHE1_QUAD TXCTRL01 <== TXCTRL01 TXCTRL01)
			(conn GTHE1_QUAD TXCTRL02 <== TXCTRL02 TXCTRL02)
			(conn GTHE1_QUAD TXCTRL03 <== TXCTRL03 TXCTRL03)
			(conn GTHE1_QUAD TXCTRL04 <== TXCTRL04 TXCTRL04)
			(conn GTHE1_QUAD TXCTRL05 <== TXCTRL05 TXCTRL05)
			(conn GTHE1_QUAD TXCTRL06 <== TXCTRL06 TXCTRL06)
			(conn GTHE1_QUAD TXCTRL07 <== TXCTRL07 TXCTRL07)
			(conn GTHE1_QUAD TXCTRL10 <== TXCTRL10 TXCTRL10)
			(conn GTHE1_QUAD TXCTRL11 <== TXCTRL11 TXCTRL11)
			(conn GTHE1_QUAD TXCTRL12 <== TXCTRL12 TXCTRL12)
			(conn GTHE1_QUAD TXCTRL13 <== TXCTRL13 TXCTRL13)
			(conn GTHE1_QUAD TXCTRL14 <== TXCTRL14 TXCTRL14)
			(conn GTHE1_QUAD TXCTRL15 <== TXCTRL15 TXCTRL15)
			(conn GTHE1_QUAD TXCTRL16 <== TXCTRL16 TXCTRL16)
			(conn GTHE1_QUAD TXCTRL17 <== TXCTRL17 TXCTRL17)
			(conn GTHE1_QUAD TXCTRL20 <== TXCTRL20 TXCTRL20)
			(conn GTHE1_QUAD TXCTRL21 <== TXCTRL21 TXCTRL21)
			(conn GTHE1_QUAD TXCTRL22 <== TXCTRL22 TXCTRL22)
			(conn GTHE1_QUAD TXCTRL23 <== TXCTRL23 TXCTRL23)
			(conn GTHE1_QUAD TXCTRL24 <== TXCTRL24 TXCTRL24)
			(conn GTHE1_QUAD TXCTRL25 <== TXCTRL25 TXCTRL25)
			(conn GTHE1_QUAD TXCTRL26 <== TXCTRL26 TXCTRL26)
			(conn GTHE1_QUAD TXCTRL27 <== TXCTRL27 TXCTRL27)
			(conn GTHE1_QUAD TXCTRL30 <== TXCTRL30 TXCTRL30)
			(conn GTHE1_QUAD TXCTRL31 <== TXCTRL31 TXCTRL31)
			(conn GTHE1_QUAD TXCTRL32 <== TXCTRL32 TXCTRL32)
			(conn GTHE1_QUAD TXCTRL33 <== TXCTRL33 TXCTRL33)
			(conn GTHE1_QUAD TXCTRL34 <== TXCTRL34 TXCTRL34)
			(conn GTHE1_QUAD TXCTRL35 <== TXCTRL35 TXCTRL35)
			(conn GTHE1_QUAD TXCTRL36 <== TXCTRL36 TXCTRL36)
			(conn GTHE1_QUAD TXCTRL37 <== TXCTRL37 TXCTRL37)
			(conn GTHE1_QUAD TXDATAMSB00 <== TXDATAMSB00 TXDATAMSB00)
			(conn GTHE1_QUAD TXDATAMSB01 <== TXDATAMSB01 TXDATAMSB01)
			(conn GTHE1_QUAD TXDATAMSB02 <== TXDATAMSB02 TXDATAMSB02)
			(conn GTHE1_QUAD TXDATAMSB03 <== TXDATAMSB03 TXDATAMSB03)
			(conn GTHE1_QUAD TXDATAMSB04 <== TXDATAMSB04 TXDATAMSB04)
			(conn GTHE1_QUAD TXDATAMSB05 <== TXDATAMSB05 TXDATAMSB05)
			(conn GTHE1_QUAD TXDATAMSB06 <== TXDATAMSB06 TXDATAMSB06)
			(conn GTHE1_QUAD TXDATAMSB07 <== TXDATAMSB07 TXDATAMSB07)
			(conn GTHE1_QUAD TXDATAMSB10 <== TXDATAMSB10 TXDATAMSB10)
			(conn GTHE1_QUAD TXDATAMSB11 <== TXDATAMSB11 TXDATAMSB11)
			(conn GTHE1_QUAD TXDATAMSB12 <== TXDATAMSB12 TXDATAMSB12)
			(conn GTHE1_QUAD TXDATAMSB13 <== TXDATAMSB13 TXDATAMSB13)
			(conn GTHE1_QUAD TXDATAMSB14 <== TXDATAMSB14 TXDATAMSB14)
			(conn GTHE1_QUAD TXDATAMSB15 <== TXDATAMSB15 TXDATAMSB15)
			(conn GTHE1_QUAD TXDATAMSB16 <== TXDATAMSB16 TXDATAMSB16)
			(conn GTHE1_QUAD TXDATAMSB17 <== TXDATAMSB17 TXDATAMSB17)
			(conn GTHE1_QUAD TXDATAMSB20 <== TXDATAMSB20 TXDATAMSB20)
			(conn GTHE1_QUAD TXDATAMSB21 <== TXDATAMSB21 TXDATAMSB21)
			(conn GTHE1_QUAD TXDATAMSB22 <== TXDATAMSB22 TXDATAMSB22)
			(conn GTHE1_QUAD TXDATAMSB23 <== TXDATAMSB23 TXDATAMSB23)
			(conn GTHE1_QUAD TXDATAMSB24 <== TXDATAMSB24 TXDATAMSB24)
			(conn GTHE1_QUAD TXDATAMSB25 <== TXDATAMSB25 TXDATAMSB25)
			(conn GTHE1_QUAD TXDATAMSB26 <== TXDATAMSB26 TXDATAMSB26)
			(conn GTHE1_QUAD TXDATAMSB27 <== TXDATAMSB27 TXDATAMSB27)
			(conn GTHE1_QUAD TXDATAMSB30 <== TXDATAMSB30 TXDATAMSB30)
			(conn GTHE1_QUAD TXDATAMSB31 <== TXDATAMSB31 TXDATAMSB31)
			(conn GTHE1_QUAD TXDATAMSB32 <== TXDATAMSB32 TXDATAMSB32)
			(conn GTHE1_QUAD TXDATAMSB33 <== TXDATAMSB33 TXDATAMSB33)
			(conn GTHE1_QUAD TXDATAMSB34 <== TXDATAMSB34 TXDATAMSB34)
			(conn GTHE1_QUAD TXDATAMSB35 <== TXDATAMSB35 TXDATAMSB35)
			(conn GTHE1_QUAD TXDATAMSB36 <== TXDATAMSB36 TXDATAMSB36)
			(conn GTHE1_QUAD TXDATAMSB37 <== TXDATAMSB37 TXDATAMSB37)
			(conn GTHE1_QUAD TXDATA00 <== TXDATA00 TXDATA00)
			(conn GTHE1_QUAD TXDATA01 <== TXDATA01 TXDATA01)
			(conn GTHE1_QUAD TXDATA02 <== TXDATA02 TXDATA02)
			(conn GTHE1_QUAD TXDATA03 <== TXDATA03 TXDATA03)
			(conn GTHE1_QUAD TXDATA04 <== TXDATA04 TXDATA04)
			(conn GTHE1_QUAD TXDATA05 <== TXDATA05 TXDATA05)
			(conn GTHE1_QUAD TXDATA06 <== TXDATA06 TXDATA06)
			(conn GTHE1_QUAD TXDATA07 <== TXDATA07 TXDATA07)
			(conn GTHE1_QUAD TXDATA08 <== TXDATA08 TXDATA08)
			(conn GTHE1_QUAD TXDATA09 <== TXDATA09 TXDATA09)
			(conn GTHE1_QUAD TXDATA010 <== TXDATA010 TXDATA010)
			(conn GTHE1_QUAD TXDATA10 <== TXDATA10 TXDATA10)
			(conn GTHE1_QUAD TXDATA011 <== TXDATA011 TXDATA011)
			(conn GTHE1_QUAD TXDATA11 <== TXDATA11 TXDATA11)
			(conn GTHE1_QUAD TXDATA012 <== TXDATA012 TXDATA012)
			(conn GTHE1_QUAD TXDATA12 <== TXDATA12 TXDATA12)
			(conn GTHE1_QUAD TXDATA013 <== TXDATA013 TXDATA013)
			(conn GTHE1_QUAD TXDATA13 <== TXDATA13 TXDATA13)
			(conn GTHE1_QUAD TXDATA014 <== TXDATA014 TXDATA014)
			(conn GTHE1_QUAD TXDATA14 <== TXDATA14 TXDATA14)
			(conn GTHE1_QUAD TXDATA015 <== TXDATA015 TXDATA015)
			(conn GTHE1_QUAD TXDATA15 <== TXDATA15 TXDATA15)
			(conn GTHE1_QUAD TXDATA016 <== TXDATA016 TXDATA016)
			(conn GTHE1_QUAD TXDATA16 <== TXDATA16 TXDATA16)
			(conn GTHE1_QUAD TXDATA017 <== TXDATA017 TXDATA017)
			(conn GTHE1_QUAD TXDATA17 <== TXDATA17 TXDATA17)
			(conn GTHE1_QUAD TXDATA018 <== TXDATA018 TXDATA018)
			(conn GTHE1_QUAD TXDATA18 <== TXDATA18 TXDATA18)
			(conn GTHE1_QUAD TXDATA019 <== TXDATA019 TXDATA019)
			(conn GTHE1_QUAD TXDATA19 <== TXDATA19 TXDATA19)
			(conn GTHE1_QUAD TXDATA020 <== TXDATA020 TXDATA020)
			(conn GTHE1_QUAD TXDATA20 <== TXDATA20 TXDATA20)
			(conn GTHE1_QUAD TXDATA021 <== TXDATA021 TXDATA021)
			(conn GTHE1_QUAD TXDATA21 <== TXDATA21 TXDATA21)
			(conn GTHE1_QUAD TXDATA022 <== TXDATA022 TXDATA022)
			(conn GTHE1_QUAD TXDATA22 <== TXDATA22 TXDATA22)
			(conn GTHE1_QUAD TXDATA023 <== TXDATA023 TXDATA023)
			(conn GTHE1_QUAD TXDATA23 <== TXDATA23 TXDATA23)
			(conn GTHE1_QUAD TXDATA024 <== TXDATA024 TXDATA024)
			(conn GTHE1_QUAD TXDATA24 <== TXDATA24 TXDATA24)
			(conn GTHE1_QUAD TXDATA025 <== TXDATA025 TXDATA025)
			(conn GTHE1_QUAD TXDATA25 <== TXDATA25 TXDATA25)
			(conn GTHE1_QUAD TXDATA026 <== TXDATA026 TXDATA026)
			(conn GTHE1_QUAD TXDATA26 <== TXDATA26 TXDATA26)
			(conn GTHE1_QUAD TXDATA027 <== TXDATA027 TXDATA027)
			(conn GTHE1_QUAD TXDATA27 <== TXDATA27 TXDATA27)
			(conn GTHE1_QUAD TXDATA028 <== TXDATA028 TXDATA028)
			(conn GTHE1_QUAD TXDATA28 <== TXDATA28 TXDATA28)
			(conn GTHE1_QUAD TXDATA029 <== TXDATA029 TXDATA029)
			(conn GTHE1_QUAD TXDATA29 <== TXDATA29 TXDATA29)
			(conn GTHE1_QUAD TXDATA030 <== TXDATA030 TXDATA030)
			(conn GTHE1_QUAD TXDATA30 <== TXDATA30 TXDATA30)
			(conn GTHE1_QUAD TXDATA031 <== TXDATA031 TXDATA031)
			(conn GTHE1_QUAD TXDATA31 <== TXDATA31 TXDATA31)
			(conn GTHE1_QUAD TXDATA032 <== TXDATA032 TXDATA032)
			(conn GTHE1_QUAD TXDATA32 <== TXDATA32 TXDATA32)
			(conn GTHE1_QUAD TXDATA033 <== TXDATA033 TXDATA033)
			(conn GTHE1_QUAD TXDATA33 <== TXDATA33 TXDATA33)
			(conn GTHE1_QUAD TXDATA034 <== TXDATA034 TXDATA034)
			(conn GTHE1_QUAD TXDATA34 <== TXDATA34 TXDATA34)
			(conn GTHE1_QUAD TXDATA035 <== TXDATA035 TXDATA035)
			(conn GTHE1_QUAD TXDATA35 <== TXDATA35 TXDATA35)
			(conn GTHE1_QUAD TXDATA036 <== TXDATA036 TXDATA036)
			(conn GTHE1_QUAD TXDATA36 <== TXDATA36 TXDATA36)
			(conn GTHE1_QUAD TXDATA037 <== TXDATA037 TXDATA037)
			(conn GTHE1_QUAD TXDATA37 <== TXDATA37 TXDATA37)
			(conn GTHE1_QUAD TXDATA038 <== TXDATA038 TXDATA038)
			(conn GTHE1_QUAD TXDATA38 <== TXDATA38 TXDATA38)
			(conn GTHE1_QUAD TXDATA039 <== TXDATA039 TXDATA039)
			(conn GTHE1_QUAD TXDATA39 <== TXDATA39 TXDATA39)
			(conn GTHE1_QUAD TXDATA040 <== TXDATA040 TXDATA040)
			(conn GTHE1_QUAD TXDATA041 <== TXDATA041 TXDATA041)
			(conn GTHE1_QUAD TXDATA042 <== TXDATA042 TXDATA042)
			(conn GTHE1_QUAD TXDATA043 <== TXDATA043 TXDATA043)
			(conn GTHE1_QUAD TXDATA044 <== TXDATA044 TXDATA044)
			(conn GTHE1_QUAD TXDATA045 <== TXDATA045 TXDATA045)
			(conn GTHE1_QUAD TXDATA046 <== TXDATA046 TXDATA046)
			(conn GTHE1_QUAD TXDATA047 <== TXDATA047 TXDATA047)
			(conn GTHE1_QUAD TXDATA048 <== TXDATA048 TXDATA048)
			(conn GTHE1_QUAD TXDATA049 <== TXDATA049 TXDATA049)
			(conn GTHE1_QUAD TXDATA050 <== TXDATA050 TXDATA050)
			(conn GTHE1_QUAD TXDATA051 <== TXDATA051 TXDATA051)
			(conn GTHE1_QUAD TXDATA052 <== TXDATA052 TXDATA052)
			(conn GTHE1_QUAD TXDATA053 <== TXDATA053 TXDATA053)
			(conn GTHE1_QUAD TXDATA054 <== TXDATA054 TXDATA054)
			(conn GTHE1_QUAD TXDATA055 <== TXDATA055 TXDATA055)
			(conn GTHE1_QUAD TXDATA056 <== TXDATA056 TXDATA056)
			(conn GTHE1_QUAD TXDATA057 <== TXDATA057 TXDATA057)
			(conn GTHE1_QUAD TXDATA058 <== TXDATA058 TXDATA058)
			(conn GTHE1_QUAD TXDATA059 <== TXDATA059 TXDATA059)
			(conn GTHE1_QUAD TXDATA060 <== TXDATA060 TXDATA060)
			(conn GTHE1_QUAD TXDATA061 <== TXDATA061 TXDATA061)
			(conn GTHE1_QUAD TXDATA062 <== TXDATA062 TXDATA062)
			(conn GTHE1_QUAD TXDATA063 <== TXDATA063 TXDATA063)
			(conn GTHE1_QUAD TXDATA110 <== TXDATA110 TXDATA110)
			(conn GTHE1_QUAD TXDATA111 <== TXDATA111 TXDATA111)
			(conn GTHE1_QUAD TXDATA112 <== TXDATA112 TXDATA112)
			(conn GTHE1_QUAD TXDATA113 <== TXDATA113 TXDATA113)
			(conn GTHE1_QUAD TXDATA114 <== TXDATA114 TXDATA114)
			(conn GTHE1_QUAD TXDATA115 <== TXDATA115 TXDATA115)
			(conn GTHE1_QUAD TXDATA116 <== TXDATA116 TXDATA116)
			(conn GTHE1_QUAD TXDATA117 <== TXDATA117 TXDATA117)
			(conn GTHE1_QUAD TXDATA118 <== TXDATA118 TXDATA118)
			(conn GTHE1_QUAD TXDATA119 <== TXDATA119 TXDATA119)
			(conn GTHE1_QUAD TXDATA120 <== TXDATA120 TXDATA120)
			(conn GTHE1_QUAD TXDATA121 <== TXDATA121 TXDATA121)
			(conn GTHE1_QUAD TXDATA122 <== TXDATA122 TXDATA122)
			(conn GTHE1_QUAD TXDATA123 <== TXDATA123 TXDATA123)
			(conn GTHE1_QUAD TXDATA124 <== TXDATA124 TXDATA124)
			(conn GTHE1_QUAD TXDATA125 <== TXDATA125 TXDATA125)
			(conn GTHE1_QUAD TXDATA126 <== TXDATA126 TXDATA126)
			(conn GTHE1_QUAD TXDATA127 <== TXDATA127 TXDATA127)
			(conn GTHE1_QUAD TXDATA128 <== TXDATA128 TXDATA128)
			(conn GTHE1_QUAD TXDATA129 <== TXDATA129 TXDATA129)
			(conn GTHE1_QUAD TXDATA130 <== TXDATA130 TXDATA130)
			(conn GTHE1_QUAD TXDATA131 <== TXDATA131 TXDATA131)
			(conn GTHE1_QUAD TXDATA132 <== TXDATA132 TXDATA132)
			(conn GTHE1_QUAD TXDATA133 <== TXDATA133 TXDATA133)
			(conn GTHE1_QUAD TXDATA134 <== TXDATA134 TXDATA134)
			(conn GTHE1_QUAD TXDATA135 <== TXDATA135 TXDATA135)
			(conn GTHE1_QUAD TXDATA136 <== TXDATA136 TXDATA136)
			(conn GTHE1_QUAD TXDATA137 <== TXDATA137 TXDATA137)
			(conn GTHE1_QUAD TXDATA138 <== TXDATA138 TXDATA138)
			(conn GTHE1_QUAD TXDATA139 <== TXDATA139 TXDATA139)
			(conn GTHE1_QUAD TXDATA140 <== TXDATA140 TXDATA140)
			(conn GTHE1_QUAD TXDATA141 <== TXDATA141 TXDATA141)
			(conn GTHE1_QUAD TXDATA142 <== TXDATA142 TXDATA142)
			(conn GTHE1_QUAD TXDATA143 <== TXDATA143 TXDATA143)
			(conn GTHE1_QUAD TXDATA144 <== TXDATA144 TXDATA144)
			(conn GTHE1_QUAD TXDATA145 <== TXDATA145 TXDATA145)
			(conn GTHE1_QUAD TXDATA146 <== TXDATA146 TXDATA146)
			(conn GTHE1_QUAD TXDATA147 <== TXDATA147 TXDATA147)
			(conn GTHE1_QUAD TXDATA148 <== TXDATA148 TXDATA148)
			(conn GTHE1_QUAD TXDATA149 <== TXDATA149 TXDATA149)
			(conn GTHE1_QUAD TXDATA150 <== TXDATA150 TXDATA150)
			(conn GTHE1_QUAD TXDATA151 <== TXDATA151 TXDATA151)
			(conn GTHE1_QUAD TXDATA152 <== TXDATA152 TXDATA152)
			(conn GTHE1_QUAD TXDATA153 <== TXDATA153 TXDATA153)
			(conn GTHE1_QUAD TXDATA154 <== TXDATA154 TXDATA154)
			(conn GTHE1_QUAD TXDATA155 <== TXDATA155 TXDATA155)
			(conn GTHE1_QUAD TXDATA156 <== TXDATA156 TXDATA156)
			(conn GTHE1_QUAD TXDATA157 <== TXDATA157 TXDATA157)
			(conn GTHE1_QUAD TXDATA158 <== TXDATA158 TXDATA158)
			(conn GTHE1_QUAD TXDATA159 <== TXDATA159 TXDATA159)
			(conn GTHE1_QUAD TXDATA160 <== TXDATA160 TXDATA160)
			(conn GTHE1_QUAD TXDATA161 <== TXDATA161 TXDATA161)
			(conn GTHE1_QUAD TXDATA162 <== TXDATA162 TXDATA162)
			(conn GTHE1_QUAD TXDATA163 <== TXDATA163 TXDATA163)
			(conn GTHE1_QUAD TXDATA210 <== TXDATA210 TXDATA210)
			(conn GTHE1_QUAD TXDATA211 <== TXDATA211 TXDATA211)
			(conn GTHE1_QUAD TXDATA212 <== TXDATA212 TXDATA212)
			(conn GTHE1_QUAD TXDATA213 <== TXDATA213 TXDATA213)
			(conn GTHE1_QUAD TXDATA214 <== TXDATA214 TXDATA214)
			(conn GTHE1_QUAD TXDATA215 <== TXDATA215 TXDATA215)
			(conn GTHE1_QUAD TXDATA216 <== TXDATA216 TXDATA216)
			(conn GTHE1_QUAD TXDATA217 <== TXDATA217 TXDATA217)
			(conn GTHE1_QUAD TXDATA218 <== TXDATA218 TXDATA218)
			(conn GTHE1_QUAD TXDATA219 <== TXDATA219 TXDATA219)
			(conn GTHE1_QUAD TXDATA220 <== TXDATA220 TXDATA220)
			(conn GTHE1_QUAD TXDATA221 <== TXDATA221 TXDATA221)
			(conn GTHE1_QUAD TXDATA222 <== TXDATA222 TXDATA222)
			(conn GTHE1_QUAD TXDATA223 <== TXDATA223 TXDATA223)
			(conn GTHE1_QUAD TXDATA224 <== TXDATA224 TXDATA224)
			(conn GTHE1_QUAD TXDATA225 <== TXDATA225 TXDATA225)
			(conn GTHE1_QUAD TXDATA226 <== TXDATA226 TXDATA226)
			(conn GTHE1_QUAD TXDATA227 <== TXDATA227 TXDATA227)
			(conn GTHE1_QUAD TXDATA228 <== TXDATA228 TXDATA228)
			(conn GTHE1_QUAD TXDATA229 <== TXDATA229 TXDATA229)
			(conn GTHE1_QUAD TXDATA230 <== TXDATA230 TXDATA230)
			(conn GTHE1_QUAD TXDATA231 <== TXDATA231 TXDATA231)
			(conn GTHE1_QUAD TXDATA232 <== TXDATA232 TXDATA232)
			(conn GTHE1_QUAD TXDATA233 <== TXDATA233 TXDATA233)
			(conn GTHE1_QUAD TXDATA234 <== TXDATA234 TXDATA234)
			(conn GTHE1_QUAD TXDATA235 <== TXDATA235 TXDATA235)
			(conn GTHE1_QUAD TXDATA236 <== TXDATA236 TXDATA236)
			(conn GTHE1_QUAD TXDATA237 <== TXDATA237 TXDATA237)
			(conn GTHE1_QUAD TXDATA238 <== TXDATA238 TXDATA238)
			(conn GTHE1_QUAD TXDATA239 <== TXDATA239 TXDATA239)
			(conn GTHE1_QUAD TXDATA240 <== TXDATA240 TXDATA240)
			(conn GTHE1_QUAD TXDATA241 <== TXDATA241 TXDATA241)
			(conn GTHE1_QUAD TXDATA242 <== TXDATA242 TXDATA242)
			(conn GTHE1_QUAD TXDATA243 <== TXDATA243 TXDATA243)
			(conn GTHE1_QUAD TXDATA244 <== TXDATA244 TXDATA244)
			(conn GTHE1_QUAD TXDATA245 <== TXDATA245 TXDATA245)
			(conn GTHE1_QUAD TXDATA246 <== TXDATA246 TXDATA246)
			(conn GTHE1_QUAD TXDATA247 <== TXDATA247 TXDATA247)
			(conn GTHE1_QUAD TXDATA248 <== TXDATA248 TXDATA248)
			(conn GTHE1_QUAD TXDATA249 <== TXDATA249 TXDATA249)
			(conn GTHE1_QUAD TXDATA250 <== TXDATA250 TXDATA250)
			(conn GTHE1_QUAD TXDATA251 <== TXDATA251 TXDATA251)
			(conn GTHE1_QUAD TXDATA252 <== TXDATA252 TXDATA252)
			(conn GTHE1_QUAD TXDATA253 <== TXDATA253 TXDATA253)
			(conn GTHE1_QUAD TXDATA254 <== TXDATA254 TXDATA254)
			(conn GTHE1_QUAD TXDATA255 <== TXDATA255 TXDATA255)
			(conn GTHE1_QUAD TXDATA256 <== TXDATA256 TXDATA256)
			(conn GTHE1_QUAD TXDATA257 <== TXDATA257 TXDATA257)
			(conn GTHE1_QUAD TXDATA258 <== TXDATA258 TXDATA258)
			(conn GTHE1_QUAD TXDATA259 <== TXDATA259 TXDATA259)
			(conn GTHE1_QUAD TXDATA260 <== TXDATA260 TXDATA260)
			(conn GTHE1_QUAD TXDATA261 <== TXDATA261 TXDATA261)
			(conn GTHE1_QUAD TXDATA262 <== TXDATA262 TXDATA262)
			(conn GTHE1_QUAD TXDATA263 <== TXDATA263 TXDATA263)
			(conn GTHE1_QUAD TXDATA310 <== TXDATA310 TXDATA310)
			(conn GTHE1_QUAD TXDATA311 <== TXDATA311 TXDATA311)
			(conn GTHE1_QUAD TXDATA312 <== TXDATA312 TXDATA312)
			(conn GTHE1_QUAD TXDATA313 <== TXDATA313 TXDATA313)
			(conn GTHE1_QUAD TXDATA314 <== TXDATA314 TXDATA314)
			(conn GTHE1_QUAD TXDATA315 <== TXDATA315 TXDATA315)
			(conn GTHE1_QUAD TXDATA316 <== TXDATA316 TXDATA316)
			(conn GTHE1_QUAD TXDATA317 <== TXDATA317 TXDATA317)
			(conn GTHE1_QUAD TXDATA318 <== TXDATA318 TXDATA318)
			(conn GTHE1_QUAD TXDATA319 <== TXDATA319 TXDATA319)
			(conn GTHE1_QUAD TXDATA320 <== TXDATA320 TXDATA320)
			(conn GTHE1_QUAD TXDATA321 <== TXDATA321 TXDATA321)
			(conn GTHE1_QUAD TXDATA322 <== TXDATA322 TXDATA322)
			(conn GTHE1_QUAD TXDATA323 <== TXDATA323 TXDATA323)
			(conn GTHE1_QUAD TXDATA324 <== TXDATA324 TXDATA324)
			(conn GTHE1_QUAD TXDATA325 <== TXDATA325 TXDATA325)
			(conn GTHE1_QUAD TXDATA326 <== TXDATA326 TXDATA326)
			(conn GTHE1_QUAD TXDATA327 <== TXDATA327 TXDATA327)
			(conn GTHE1_QUAD TXDATA328 <== TXDATA328 TXDATA328)
			(conn GTHE1_QUAD TXDATA329 <== TXDATA329 TXDATA329)
			(conn GTHE1_QUAD TXDATA330 <== TXDATA330 TXDATA330)
			(conn GTHE1_QUAD TXDATA331 <== TXDATA331 TXDATA331)
			(conn GTHE1_QUAD TXDATA332 <== TXDATA332 TXDATA332)
			(conn GTHE1_QUAD TXDATA333 <== TXDATA333 TXDATA333)
			(conn GTHE1_QUAD TXDATA334 <== TXDATA334 TXDATA334)
			(conn GTHE1_QUAD TXDATA335 <== TXDATA335 TXDATA335)
			(conn GTHE1_QUAD TXDATA336 <== TXDATA336 TXDATA336)
			(conn GTHE1_QUAD TXDATA337 <== TXDATA337 TXDATA337)
			(conn GTHE1_QUAD TXDATA338 <== TXDATA338 TXDATA338)
			(conn GTHE1_QUAD TXDATA339 <== TXDATA339 TXDATA339)
			(conn GTHE1_QUAD TXDATA340 <== TXDATA340 TXDATA340)
			(conn GTHE1_QUAD TXDATA341 <== TXDATA341 TXDATA341)
			(conn GTHE1_QUAD TXDATA342 <== TXDATA342 TXDATA342)
			(conn GTHE1_QUAD TXDATA343 <== TXDATA343 TXDATA343)
			(conn GTHE1_QUAD TXDATA344 <== TXDATA344 TXDATA344)
			(conn GTHE1_QUAD TXDATA345 <== TXDATA345 TXDATA345)
			(conn GTHE1_QUAD TXDATA346 <== TXDATA346 TXDATA346)
			(conn GTHE1_QUAD TXDATA347 <== TXDATA347 TXDATA347)
			(conn GTHE1_QUAD TXDATA348 <== TXDATA348 TXDATA348)
			(conn GTHE1_QUAD TXDATA349 <== TXDATA349 TXDATA349)
			(conn GTHE1_QUAD TXDATA350 <== TXDATA350 TXDATA350)
			(conn GTHE1_QUAD TXDATA351 <== TXDATA351 TXDATA351)
			(conn GTHE1_QUAD TXDATA352 <== TXDATA352 TXDATA352)
			(conn GTHE1_QUAD TXDATA353 <== TXDATA353 TXDATA353)
			(conn GTHE1_QUAD TXDATA354 <== TXDATA354 TXDATA354)
			(conn GTHE1_QUAD TXDATA355 <== TXDATA355 TXDATA355)
			(conn GTHE1_QUAD TXDATA356 <== TXDATA356 TXDATA356)
			(conn GTHE1_QUAD TXDATA357 <== TXDATA357 TXDATA357)
			(conn GTHE1_QUAD TXDATA358 <== TXDATA358 TXDATA358)
			(conn GTHE1_QUAD TXDATA359 <== TXDATA359 TXDATA359)
			(conn GTHE1_QUAD TXDATA360 <== TXDATA360 TXDATA360)
			(conn GTHE1_QUAD TXDATA361 <== TXDATA361 TXDATA361)
			(conn GTHE1_QUAD TXDATA362 <== TXDATA362 TXDATA362)
			(conn GTHE1_QUAD TXDATA363 <== TXDATA363 TXDATA363)
			(conn GTHE1_QUAD TXDEEMPH0 <== TXDEEMPH0 TXDEEMPH0)
			(conn GTHE1_QUAD TXDEEMPH1 <== TXDEEMPH1 TXDEEMPH1)
			(conn GTHE1_QUAD TXDEEMPH2 <== TXDEEMPH2 TXDEEMPH2)
			(conn GTHE1_QUAD TXDEEMPH3 <== TXDEEMPH3 TXDEEMPH3)
			(conn GTHE1_QUAD TXMARGIN00 <== TXMARGIN00 TXMARGIN00)
			(conn GTHE1_QUAD TXMARGIN01 <== TXMARGIN01 TXMARGIN01)
			(conn GTHE1_QUAD TXMARGIN02 <== TXMARGIN02 TXMARGIN02)
			(conn GTHE1_QUAD TXMARGIN10 <== TXMARGIN10 TXMARGIN10)
			(conn GTHE1_QUAD TXMARGIN11 <== TXMARGIN11 TXMARGIN11)
			(conn GTHE1_QUAD TXMARGIN12 <== TXMARGIN12 TXMARGIN12)
			(conn GTHE1_QUAD TXMARGIN20 <== TXMARGIN20 TXMARGIN20)
			(conn GTHE1_QUAD TXMARGIN21 <== TXMARGIN21 TXMARGIN21)
			(conn GTHE1_QUAD TXMARGIN22 <== TXMARGIN22 TXMARGIN22)
			(conn GTHE1_QUAD TXMARGIN30 <== TXMARGIN30 TXMARGIN30)
			(conn GTHE1_QUAD TXMARGIN31 <== TXMARGIN31 TXMARGIN31)
			(conn GTHE1_QUAD TXMARGIN32 <== TXMARGIN32 TXMARGIN32)
			(conn GTHE1_QUAD TXPOWERDOWN00 <== TXPOWERDOWN00 TXPOWERDOWN00)
			(conn GTHE1_QUAD TXPOWERDOWN01 <== TXPOWERDOWN01 TXPOWERDOWN01)
			(conn GTHE1_QUAD TXPOWERDOWN10 <== TXPOWERDOWN10 TXPOWERDOWN10)
			(conn GTHE1_QUAD TXPOWERDOWN11 <== TXPOWERDOWN11 TXPOWERDOWN11)
			(conn GTHE1_QUAD TXPOWERDOWN20 <== TXPOWERDOWN20 TXPOWERDOWN20)
			(conn GTHE1_QUAD TXPOWERDOWN21 <== TXPOWERDOWN21 TXPOWERDOWN21)
			(conn GTHE1_QUAD TXPOWERDOWN30 <== TXPOWERDOWN30 TXPOWERDOWN30)
			(conn GTHE1_QUAD TXPOWERDOWN31 <== TXPOWERDOWN31 TXPOWERDOWN31)
			(conn GTHE1_QUAD TXRATE00 <== TXRATE00 TXRATE00)
			(conn GTHE1_QUAD TXRATE01 <== TXRATE01 TXRATE01)
			(conn GTHE1_QUAD TXRATE10 <== TXRATE10 TXRATE10)
			(conn GTHE1_QUAD TXRATE11 <== TXRATE11 TXRATE11)
			(conn GTHE1_QUAD TXRATE20 <== TXRATE20 TXRATE20)
			(conn GTHE1_QUAD TXRATE21 <== TXRATE21 TXRATE21)
			(conn GTHE1_QUAD TXRATE30 <== TXRATE30 TXRATE30)
			(conn GTHE1_QUAD TXRATE31 <== TXRATE31 TXRATE31)
			(conn GTHE1_QUAD TXUSERCLKIN0 <== TXUSERCLKIN0INV OUT)
			(conn GTHE1_QUAD TXUSERCLKIN1 <== TXUSERCLKIN1INV OUT)
			(conn GTHE1_QUAD TXUSERCLKIN2 <== TXUSERCLKIN2INV OUT)
			(conn GTHE1_QUAD TXUSERCLKIN3 <== TXUSERCLKIN3INV OUT)
		)
	)
	(primitive_def GTXE1 496 607
		(pin CLKTESTSIG1 CLKTESTSIG1 input)
		(pin CLKTESTSIG0 CLKTESTSIG0 input)
		(pin COMFINISH COMFINISH output)
		(pin COMINITDET COMINITDET output)
		(pin COMSASDET COMSASDET output)
		(pin COMWAKEDET COMWAKEDET output)
		(pin DADDR7 DADDR7 input)
		(pin DADDR6 DADDR6 input)
		(pin DADDR5 DADDR5 input)
		(pin DADDR4 DADDR4 input)
		(pin DADDR3 DADDR3 input)
		(pin DADDR2 DADDR2 input)
		(pin DADDR1 DADDR1 input)
		(pin DADDR0 DADDR0 input)
		(pin DCLK DCLK input)
		(pin DEN DEN input)
		(pin DFECLKDLYADJ5 DFECLKDLYADJ5 input)
		(pin DFECLKDLYADJ4 DFECLKDLYADJ4 input)
		(pin DFECLKDLYADJ3 DFECLKDLYADJ3 input)
		(pin DFECLKDLYADJ2 DFECLKDLYADJ2 input)
		(pin DFECLKDLYADJ1 DFECLKDLYADJ1 input)
		(pin DFECLKDLYADJ0 DFECLKDLYADJ0 input)
		(pin DFECLKDLYADJMON5 DFECLKDLYADJMON5 output)
		(pin DFECLKDLYADJMON4 DFECLKDLYADJMON4 output)
		(pin DFECLKDLYADJMON3 DFECLKDLYADJMON3 output)
		(pin DFECLKDLYADJMON2 DFECLKDLYADJMON2 output)
		(pin DFECLKDLYADJMON1 DFECLKDLYADJMON1 output)
		(pin DFECLKDLYADJMON0 DFECLKDLYADJMON0 output)
		(pin DFEDLYOVRD DFEDLYOVRD input)
		(pin DFEEYEDACMON4 DFEEYEDACMON4 output)
		(pin DFEEYEDACMON3 DFEEYEDACMON3 output)
		(pin DFEEYEDACMON2 DFEEYEDACMON2 output)
		(pin DFEEYEDACMON1 DFEEYEDACMON1 output)
		(pin DFEEYEDACMON0 DFEEYEDACMON0 output)
		(pin DFESENSCAL2 DFESENSCAL2 output)
		(pin DFESENSCAL1 DFESENSCAL1 output)
		(pin DFESENSCAL0 DFESENSCAL0 output)
		(pin DFETAPOVRD DFETAPOVRD input)
		(pin DFETAP14 DFETAP14 input)
		(pin DFETAP13 DFETAP13 input)
		(pin DFETAP12 DFETAP12 input)
		(pin DFETAP11 DFETAP11 input)
		(pin DFETAP10 DFETAP10 input)
		(pin DFETAP1MONITOR4 DFETAP1MONITOR4 output)
		(pin DFETAP1MONITOR3 DFETAP1MONITOR3 output)
		(pin DFETAP1MONITOR2 DFETAP1MONITOR2 output)
		(pin DFETAP1MONITOR1 DFETAP1MONITOR1 output)
		(pin DFETAP1MONITOR0 DFETAP1MONITOR0 output)
		(pin DFETAP24 DFETAP24 input)
		(pin DFETAP23 DFETAP23 input)
		(pin DFETAP22 DFETAP22 input)
		(pin DFETAP21 DFETAP21 input)
		(pin DFETAP20 DFETAP20 input)
		(pin DFETAP2MONITOR4 DFETAP2MONITOR4 output)
		(pin DFETAP2MONITOR3 DFETAP2MONITOR3 output)
		(pin DFETAP2MONITOR2 DFETAP2MONITOR2 output)
		(pin DFETAP2MONITOR1 DFETAP2MONITOR1 output)
		(pin DFETAP2MONITOR0 DFETAP2MONITOR0 output)
		(pin DFETAP33 DFETAP33 input)
		(pin DFETAP32 DFETAP32 input)
		(pin DFETAP31 DFETAP31 input)
		(pin DFETAP30 DFETAP30 input)
		(pin DFETAP3MONITOR3 DFETAP3MONITOR3 output)
		(pin DFETAP3MONITOR2 DFETAP3MONITOR2 output)
		(pin DFETAP3MONITOR1 DFETAP3MONITOR1 output)
		(pin DFETAP3MONITOR0 DFETAP3MONITOR0 output)
		(pin DFETAP43 DFETAP43 input)
		(pin DFETAP42 DFETAP42 input)
		(pin DFETAP41 DFETAP41 input)
		(pin DFETAP40 DFETAP40 input)
		(pin DFETAP4MONITOR3 DFETAP4MONITOR3 output)
		(pin DFETAP4MONITOR2 DFETAP4MONITOR2 output)
		(pin DFETAP4MONITOR1 DFETAP4MONITOR1 output)
		(pin DFETAP4MONITOR0 DFETAP4MONITOR0 output)
		(pin DI15 DI15 input)
		(pin DI14 DI14 input)
		(pin DI13 DI13 input)
		(pin DI12 DI12 input)
		(pin DI11 DI11 input)
		(pin DI10 DI10 input)
		(pin DI9 DI9 input)
		(pin DI8 DI8 input)
		(pin DI7 DI7 input)
		(pin DI6 DI6 input)
		(pin DI5 DI5 input)
		(pin DI4 DI4 input)
		(pin DI3 DI3 input)
		(pin DI2 DI2 input)
		(pin DI1 DI1 input)
		(pin DI0 DI0 input)
		(pin DRDY DRDY output)
		(pin DRPDO15 DRPDO15 output)
		(pin DRPDO14 DRPDO14 output)
		(pin DRPDO13 DRPDO13 output)
		(pin DRPDO12 DRPDO12 output)
		(pin DRPDO11 DRPDO11 output)
		(pin DRPDO10 DRPDO10 output)
		(pin DRPDO9 DRPDO9 output)
		(pin DRPDO8 DRPDO8 output)
		(pin DRPDO7 DRPDO7 output)
		(pin DRPDO6 DRPDO6 output)
		(pin DRPDO5 DRPDO5 output)
		(pin DRPDO4 DRPDO4 output)
		(pin DRPDO3 DRPDO3 output)
		(pin DRPDO2 DRPDO2 output)
		(pin DRPDO1 DRPDO1 output)
		(pin DRPDO0 DRPDO0 output)
		(pin DWE DWE input)
		(pin GATERXELECIDLE GATERXELECIDLE input)
		(pin GREFCLKRX GREFCLKRX input)
		(pin GREFCLKTX GREFCLKTX input)
		(pin GTXRXRESET GTXRXRESET input)
		(pin GTXTEST12 GTXTEST12 input)
		(pin GTXTEST11 GTXTEST11 input)
		(pin GTXTEST10 GTXTEST10 input)
		(pin GTXTEST9 GTXTEST9 input)
		(pin GTXTEST8 GTXTEST8 input)
		(pin GTXTEST7 GTXTEST7 input)
		(pin GTXTEST6 GTXTEST6 input)
		(pin GTXTEST5 GTXTEST5 input)
		(pin GTXTEST4 GTXTEST4 input)
		(pin GTXTEST3 GTXTEST3 input)
		(pin GTXTEST2 GTXTEST2 input)
		(pin GTXTEST1 GTXTEST1 input)
		(pin GTXTEST0 GTXTEST0 input)
		(pin GTXTXRESET GTXTXRESET input)
		(pin IGNORESIGDET IGNORESIGDET input)
		(pin LOOPBACK2 LOOPBACK2 input)
		(pin LOOPBACK1 LOOPBACK1 input)
		(pin LOOPBACK0 LOOPBACK0 input)
		(pin MGTREFCLKFAB1 MGTREFCLKFAB1 output)
		(pin MGTREFCLKFAB0 MGTREFCLKFAB0 output)
		(pin MGTREFCLKRX1 MGTREFCLKRX1 input)
		(pin MGTREFCLKRX0 MGTREFCLKRX0 input)
		(pin MGTREFCLKTX1 MGTREFCLKTX1 input)
		(pin MGTREFCLKTX0 MGTREFCLKTX0 input)
		(pin NORTHREFCLKRX1 NORTHREFCLKRX1 input)
		(pin NORTHREFCLKRX0 NORTHREFCLKRX0 input)
		(pin NORTHREFCLKTX1 NORTHREFCLKTX1 input)
		(pin NORTHREFCLKTX0 NORTHREFCLKTX0 input)
		(pin PERFCLKRX PERFCLKRX input)
		(pin PERFCLKTX PERFCLKTX input)
		(pin PHYSTATUS PHYSTATUS output)
		(pin PLLRXRESET PLLRXRESET input)
		(pin PLLTXRESET PLLTXRESET input)
		(pin PRBSCNTRESET PRBSCNTRESET input)
		(pin RXBUFRESET RXBUFRESET input)
		(pin RXBUFSTATUS2 RXBUFSTATUS2 output)
		(pin RXBUFSTATUS1 RXBUFSTATUS1 output)
		(pin RXBUFSTATUS0 RXBUFSTATUS0 output)
		(pin RXBUFWE RXBUFWE input)
		(pin RXBYTEISALIGNED RXBYTEISALIGNED output)
		(pin RXBYTEREALIGN RXBYTEREALIGN output)
		(pin RXCDRRESET RXCDRRESET input)
		(pin RXCHANBONDSEQ RXCHANBONDSEQ output)
		(pin RXCHANISALIGNED RXCHANISALIGNED output)
		(pin RXCHANREALIGN RXCHANREALIGN output)
		(pin RXCHARISCOMMA3 RXCHARISCOMMA3 output)
		(pin RXCHARISCOMMA2 RXCHARISCOMMA2 output)
		(pin RXCHARISCOMMA1 RXCHARISCOMMA1 output)
		(pin RXCHARISCOMMA0 RXCHARISCOMMA0 output)
		(pin RXCHARISK3 RXCHARISK3 output)
		(pin RXCHARISK2 RXCHARISK2 output)
		(pin RXCHARISK1 RXCHARISK1 output)
		(pin RXCHARISK0 RXCHARISK0 output)
		(pin RXCHBONDI3 RXCHBONDI3 input)
		(pin RXCHBONDI2 RXCHBONDI2 input)
		(pin RXCHBONDI1 RXCHBONDI1 input)
		(pin RXCHBONDI0 RXCHBONDI0 input)
		(pin RXCHBONDLEVEL2 RXCHBONDLEVEL2 input)
		(pin RXCHBONDLEVEL1 RXCHBONDLEVEL1 input)
		(pin RXCHBONDLEVEL0 RXCHBONDLEVEL0 input)
		(pin RXCHBONDMASTER RXCHBONDMASTER input)
		(pin RXCHBONDO3 RXCHBONDO3 output)
		(pin RXCHBONDO2 RXCHBONDO2 output)
		(pin RXCHBONDO1 RXCHBONDO1 output)
		(pin RXCHBONDO0 RXCHBONDO0 output)
		(pin RXCHBONDSLAVE RXCHBONDSLAVE input)
		(pin RXCLKCORCNT2 RXCLKCORCNT2 output)
		(pin RXCLKCORCNT1 RXCLKCORCNT1 output)
		(pin RXCLKCORCNT0 RXCLKCORCNT0 output)
		(pin RXCOMMADET RXCOMMADET output)
		(pin RXCOMMADETUSE RXCOMMADETUSE input)
		(pin RXDATA31 RXDATA31 output)
		(pin RXDATA30 RXDATA30 output)
		(pin RXDATA29 RXDATA29 output)
		(pin RXDATA28 RXDATA28 output)
		(pin RXDATA27 RXDATA27 output)
		(pin RXDATA26 RXDATA26 output)
		(pin RXDATA25 RXDATA25 output)
		(pin RXDATA24 RXDATA24 output)
		(pin RXDATA23 RXDATA23 output)
		(pin RXDATA22 RXDATA22 output)
		(pin RXDATA21 RXDATA21 output)
		(pin RXDATA20 RXDATA20 output)
		(pin RXDATA19 RXDATA19 output)
		(pin RXDATA18 RXDATA18 output)
		(pin RXDATA17 RXDATA17 output)
		(pin RXDATA16 RXDATA16 output)
		(pin RXDATA15 RXDATA15 output)
		(pin RXDATA14 RXDATA14 output)
		(pin RXDATA13 RXDATA13 output)
		(pin RXDATA12 RXDATA12 output)
		(pin RXDATA11 RXDATA11 output)
		(pin RXDATA10 RXDATA10 output)
		(pin RXDATA9 RXDATA9 output)
		(pin RXDATA8 RXDATA8 output)
		(pin RXDATA7 RXDATA7 output)
		(pin RXDATA6 RXDATA6 output)
		(pin RXDATA5 RXDATA5 output)
		(pin RXDATA4 RXDATA4 output)
		(pin RXDATA3 RXDATA3 output)
		(pin RXDATA2 RXDATA2 output)
		(pin RXDATA1 RXDATA1 output)
		(pin RXDATA0 RXDATA0 output)
		(pin RXDATAVALID RXDATAVALID output)
		(pin RXDEC8B10BUSE RXDEC8B10BUSE input)
		(pin RXDISPERR3 RXDISPERR3 output)
		(pin RXDISPERR2 RXDISPERR2 output)
		(pin RXDISPERR1 RXDISPERR1 output)
		(pin RXDISPERR0 RXDISPERR0 output)
		(pin RXDLYALIGNDISABLE RXDLYALIGNDISABLE input)
		(pin RXDLYALIGNFORCEROTATEB RXDLYALIGNFORCEROTATEB input)
		(pin RXDLYALIGNMONENB RXDLYALIGNMONENB input)
		(pin RXDLYALIGNMONITOR7 RXDLYALIGNMONITOR7 output)
		(pin RXDLYALIGNMONITOR6 RXDLYALIGNMONITOR6 output)
		(pin RXDLYALIGNMONITOR5 RXDLYALIGNMONITOR5 output)
		(pin RXDLYALIGNMONITOR4 RXDLYALIGNMONITOR4 output)
		(pin RXDLYALIGNMONITOR3 RXDLYALIGNMONITOR3 output)
		(pin RXDLYALIGNMONITOR2 RXDLYALIGNMONITOR2 output)
		(pin RXDLYALIGNMONITOR1 RXDLYALIGNMONITOR1 output)
		(pin RXDLYALIGNMONITOR0 RXDLYALIGNMONITOR0 output)
		(pin RXDLYALIGNOVERRIDE RXDLYALIGNOVERRIDE input)
		(pin RXDLYALIGNRESET RXDLYALIGNRESET input)
		(pin RXDLYALIGNSWPPRECURB RXDLYALIGNSWPPRECURB input)
		(pin RXDLYALIGNTESTMODEENB RXDLYALIGNTESTMODEENB input)
		(pin RXDLYALIGNUPDSW RXDLYALIGNUPDSW input)
		(pin RXELECIDLE RXELECIDLE output)
		(pin RXENCHANSYNC RXENCHANSYNC input)
		(pin RXENMCOMMAALIGN RXENMCOMMAALIGN input)
		(pin RXENPCOMMAALIGN RXENPCOMMAALIGN input)
		(pin RXENPMAPHASEALIGN RXENPMAPHASEALIGN input)
		(pin RXENPRBSTST2 RXENPRBSTST2 input)
		(pin RXENPRBSTST1 RXENPRBSTST1 input)
		(pin RXENPRBSTST0 RXENPRBSTST0 input)
		(pin RXENSAMPLEALIGN RXENSAMPLEALIGN input)
		(pin RXEQMIX9 RXEQMIX9 input)
		(pin RXEQMIX8 RXEQMIX8 input)
		(pin RXEQMIX7 RXEQMIX7 input)
		(pin RXEQMIX6 RXEQMIX6 input)
		(pin RXEQMIX5 RXEQMIX5 input)
		(pin RXEQMIX4 RXEQMIX4 input)
		(pin RXEQMIX3 RXEQMIX3 input)
		(pin RXEQMIX2 RXEQMIX2 input)
		(pin RXEQMIX1 RXEQMIX1 input)
		(pin RXEQMIX0 RXEQMIX0 input)
		(pin RXGEARBOXSLIP RXGEARBOXSLIP input)
		(pin RXHEADER2 RXHEADER2 output)
		(pin RXHEADER1 RXHEADER1 output)
		(pin RXHEADER0 RXHEADER0 output)
		(pin RXHEADERVALID RXHEADERVALID output)
		(pin RXLOSSOFSYNC1 RXLOSSOFSYNC1 output)
		(pin RXLOSSOFSYNC0 RXLOSSOFSYNC0 output)
		(pin RXN RXN input)
		(pin RXNOTINTABLE3 RXNOTINTABLE3 output)
		(pin RXNOTINTABLE2 RXNOTINTABLE2 output)
		(pin RXNOTINTABLE1 RXNOTINTABLE1 output)
		(pin RXNOTINTABLE0 RXNOTINTABLE0 output)
		(pin RXOVERSAMPLEERR RXOVERSAMPLEERR output)
		(pin RXP RXP input)
		(pin RXPLLLKDET RXPLLLKDET output)
		(pin RXPLLLKDETEN RXPLLLKDETEN input)
		(pin RXPLLPOWERDOWN RXPLLPOWERDOWN input)
		(pin RXPLLREFSELDY2 RXPLLREFSELDY2 input)
		(pin RXPLLREFSELDY1 RXPLLREFSELDY1 input)
		(pin RXPLLREFSELDY0 RXPLLREFSELDY0 input)
		(pin RXPMASETPHASE RXPMASETPHASE input)
		(pin RXPOLARITY RXPOLARITY input)
		(pin RXPOWERDOWN1 RXPOWERDOWN1 input)
		(pin RXPOWERDOWN0 RXPOWERDOWN0 input)
		(pin RXPRBSERR RXPRBSERR output)
		(pin RXRATE1 RXRATE1 input)
		(pin RXRATE0 RXRATE0 input)
		(pin RXRATEDONE RXRATEDONE output)
		(pin RXRECCLK RXRECCLK output)
		(pin RXRECCLKPCS RXRECCLKPCS output)
		(pin RXRESET RXRESET input)
		(pin RXRESETDONE RXRESETDONE output)
		(pin RXRUNDISP3 RXRUNDISP3 output)
		(pin RXRUNDISP2 RXRUNDISP2 output)
		(pin RXRUNDISP1 RXRUNDISP1 output)
		(pin RXRUNDISP0 RXRUNDISP0 output)
		(pin RXSLIDE RXSLIDE input)
		(pin RXSTARTOFSEQ RXSTARTOFSEQ output)
		(pin RXSTATUS2 RXSTATUS2 output)
		(pin RXSTATUS1 RXSTATUS1 output)
		(pin RXSTATUS0 RXSTATUS0 output)
		(pin RXUSRCLK RXUSRCLK input)
		(pin RXUSRCLK2 RXUSRCLK2 input)
		(pin RXVALID RXVALID output)
		(pin SCANCLK SCANCLK input)
		(pin SCANENB SCANENB input)
		(pin SCANIN4 SCANIN4 input)
		(pin SCANIN3 SCANIN3 input)
		(pin SCANIN2 SCANIN2 input)
		(pin SCANIN1 SCANIN1 input)
		(pin SCANIN0 SCANIN0 input)
		(pin SCANMODEB SCANMODEB input)
		(pin SCANOUT4 SCANOUT4 output)
		(pin SCANOUT3 SCANOUT3 output)
		(pin SCANOUT2 SCANOUT2 output)
		(pin SCANOUT1 SCANOUT1 output)
		(pin SCANOUT0 SCANOUT0 output)
		(pin SOUTHREFCLKRX1 SOUTHREFCLKRX1 input)
		(pin SOUTHREFCLKRX0 SOUTHREFCLKRX0 input)
		(pin SOUTHREFCLKTX1 SOUTHREFCLKTX1 input)
		(pin SOUTHREFCLKTX0 SOUTHREFCLKTX0 input)
		(pin TSTCLK0 TSTCLK0 input)
		(pin TSTCLK1 TSTCLK1 input)
		(pin TSTIN19 TSTIN19 input)
		(pin TSTIN18 TSTIN18 input)
		(pin TSTIN17 TSTIN17 input)
		(pin TSTIN16 TSTIN16 input)
		(pin TSTIN15 TSTIN15 input)
		(pin TSTIN14 TSTIN14 input)
		(pin TSTIN13 TSTIN13 input)
		(pin TSTIN12 TSTIN12 input)
		(pin TSTIN11 TSTIN11 input)
		(pin TSTIN10 TSTIN10 input)
		(pin TSTIN9 TSTIN9 input)
		(pin TSTIN8 TSTIN8 input)
		(pin TSTIN7 TSTIN7 input)
		(pin TSTIN6 TSTIN6 input)
		(pin TSTIN5 TSTIN5 input)
		(pin TSTIN4 TSTIN4 input)
		(pin TSTIN3 TSTIN3 input)
		(pin TSTIN2 TSTIN2 input)
		(pin TSTIN1 TSTIN1 input)
		(pin TSTIN0 TSTIN0 input)
		(pin TSTOUT9 TSTOUT9 output)
		(pin TSTOUT8 TSTOUT8 output)
		(pin TSTOUT7 TSTOUT7 output)
		(pin TSTOUT6 TSTOUT6 output)
		(pin TSTOUT5 TSTOUT5 output)
		(pin TSTOUT4 TSTOUT4 output)
		(pin TSTOUT3 TSTOUT3 output)
		(pin TSTOUT2 TSTOUT2 output)
		(pin TSTOUT1 TSTOUT1 output)
		(pin TSTOUT0 TSTOUT0 output)
		(pin TSTPWRDN4 TSTPWRDN4 input)
		(pin TSTPWRDN3 TSTPWRDN3 input)
		(pin TSTPWRDN2 TSTPWRDN2 input)
		(pin TSTPWRDN1 TSTPWRDN1 input)
		(pin TSTPWRDN0 TSTPWRDN0 input)
		(pin TSTPWRDNOVRD TSTPWRDNOVRD input)
		(pin TXBUFDIFFCTRL2 TXBUFDIFFCTRL2 input)
		(pin TXBUFDIFFCTRL1 TXBUFDIFFCTRL1 input)
		(pin TXBUFDIFFCTRL0 TXBUFDIFFCTRL0 input)
		(pin TXBUFSTATUS1 TXBUFSTATUS1 output)
		(pin TXBUFSTATUS0 TXBUFSTATUS0 output)
		(pin TXBYPASS8B10B3 TXBYPASS8B10B3 input)
		(pin TXBYPASS8B10B2 TXBYPASS8B10B2 input)
		(pin TXBYPASS8B10B1 TXBYPASS8B10B1 input)
		(pin TXBYPASS8B10B0 TXBYPASS8B10B0 input)
		(pin TXCHARDISPMODE3 TXCHARDISPMODE3 input)
		(pin TXCHARDISPMODE2 TXCHARDISPMODE2 input)
		(pin TXCHARDISPMODE1 TXCHARDISPMODE1 input)
		(pin TXCHARDISPMODE0 TXCHARDISPMODE0 input)
		(pin TXCHARDISPVAL3 TXCHARDISPVAL3 input)
		(pin TXCHARDISPVAL2 TXCHARDISPVAL2 input)
		(pin TXCHARDISPVAL1 TXCHARDISPVAL1 input)
		(pin TXCHARDISPVAL0 TXCHARDISPVAL0 input)
		(pin TXCHARISK3 TXCHARISK3 input)
		(pin TXCHARISK2 TXCHARISK2 input)
		(pin TXCHARISK1 TXCHARISK1 input)
		(pin TXCHARISK0 TXCHARISK0 input)
		(pin TXCOMINIT TXCOMINIT input)
		(pin TXCOMSAS TXCOMSAS input)
		(pin TXCOMWAKE TXCOMWAKE input)
		(pin TXDATA31 TXDATA31 input)
		(pin TXDATA30 TXDATA30 input)
		(pin TXDATA29 TXDATA29 input)
		(pin TXDATA28 TXDATA28 input)
		(pin TXDATA27 TXDATA27 input)
		(pin TXDATA26 TXDATA26 input)
		(pin TXDATA25 TXDATA25 input)
		(pin TXDATA24 TXDATA24 input)
		(pin TXDATA23 TXDATA23 input)
		(pin TXDATA22 TXDATA22 input)
		(pin TXDATA21 TXDATA21 input)
		(pin TXDATA20 TXDATA20 input)
		(pin TXDATA19 TXDATA19 input)
		(pin TXDATA18 TXDATA18 input)
		(pin TXDATA17 TXDATA17 input)
		(pin TXDATA16 TXDATA16 input)
		(pin TXDATA15 TXDATA15 input)
		(pin TXDATA14 TXDATA14 input)
		(pin TXDATA13 TXDATA13 input)
		(pin TXDATA12 TXDATA12 input)
		(pin TXDATA11 TXDATA11 input)
		(pin TXDATA10 TXDATA10 input)
		(pin TXDATA9 TXDATA9 input)
		(pin TXDATA8 TXDATA8 input)
		(pin TXDATA7 TXDATA7 input)
		(pin TXDATA6 TXDATA6 input)
		(pin TXDATA5 TXDATA5 input)
		(pin TXDATA4 TXDATA4 input)
		(pin TXDATA3 TXDATA3 input)
		(pin TXDATA2 TXDATA2 input)
		(pin TXDATA1 TXDATA1 input)
		(pin TXDATA0 TXDATA0 input)
		(pin TXDEEMPH TXDEEMPH input)
		(pin TXDETECTRX TXDETECTRX input)
		(pin TXDIFFCTRL3 TXDIFFCTRL3 input)
		(pin TXDIFFCTRL2 TXDIFFCTRL2 input)
		(pin TXDIFFCTRL1 TXDIFFCTRL1 input)
		(pin TXDIFFCTRL0 TXDIFFCTRL0 input)
		(pin TXDLYALIGNDISABLE TXDLYALIGNDISABLE input)
		(pin TXDLYALIGNFORCEROTATEB TXDLYALIGNFORCEROTATEB input)
		(pin TXDLYALIGNMONENB TXDLYALIGNMONENB input)
		(pin TXDLYALIGNMONITOR7 TXDLYALIGNMONITOR7 output)
		(pin TXDLYALIGNMONITOR6 TXDLYALIGNMONITOR6 output)
		(pin TXDLYALIGNMONITOR5 TXDLYALIGNMONITOR5 output)
		(pin TXDLYALIGNMONITOR4 TXDLYALIGNMONITOR4 output)
		(pin TXDLYALIGNMONITOR3 TXDLYALIGNMONITOR3 output)
		(pin TXDLYALIGNMONITOR2 TXDLYALIGNMONITOR2 output)
		(pin TXDLYALIGNMONITOR1 TXDLYALIGNMONITOR1 output)
		(pin TXDLYALIGNMONITOR0 TXDLYALIGNMONITOR0 output)
		(pin TXDLYALIGNOVERRIDE TXDLYALIGNOVERRIDE input)
		(pin TXDLYALIGNRESET TXDLYALIGNRESET input)
		(pin TXDLYALIGNTESTMODEENB TXDLYALIGNTESTMODEENB input)
		(pin TXDLYALIGNUPDSW TXDLYALIGNUPDSW input)
		(pin TXELECIDLE TXELECIDLE input)
		(pin TXENC8B10BUSE TXENC8B10BUSE input)
		(pin TXENPMAPHASEALIGN TXENPMAPHASEALIGN input)
		(pin TXENPRBSTST2 TXENPRBSTST2 input)
		(pin TXENPRBSTST1 TXENPRBSTST1 input)
		(pin TXENPRBSTST0 TXENPRBSTST0 input)
		(pin TXGEARBOXREADY TXGEARBOXREADY output)
		(pin TXHEADER2 TXHEADER2 input)
		(pin TXHEADER1 TXHEADER1 input)
		(pin TXHEADER0 TXHEADER0 input)
		(pin TXINHIBIT TXINHIBIT input)
		(pin TXKERR3 TXKERR3 output)
		(pin TXKERR2 TXKERR2 output)
		(pin TXKERR1 TXKERR1 output)
		(pin TXKERR0 TXKERR0 output)
		(pin TXMARGIN2 TXMARGIN2 input)
		(pin TXMARGIN1 TXMARGIN1 input)
		(pin TXMARGIN0 TXMARGIN0 input)
		(pin TXN TXN output)
		(pin TXOUTCLK TXOUTCLK output)
		(pin TXOUTCLKPCS TXOUTCLKPCS output)
		(pin TXP TXP output)
		(pin TXPDOWNASYNCH TXPDOWNASYNCH input)
		(pin TXPLLLKDET TXPLLLKDET output)
		(pin TXPLLLKDETEN TXPLLLKDETEN input)
		(pin TXPLLPOWERDOWN TXPLLPOWERDOWN input)
		(pin TXPLLREFSELDY2 TXPLLREFSELDY2 input)
		(pin TXPLLREFSELDY1 TXPLLREFSELDY1 input)
		(pin TXPLLREFSELDY0 TXPLLREFSELDY0 input)
		(pin TXPMASETPHASE TXPMASETPHASE input)
		(pin TXPOLARITY TXPOLARITY input)
		(pin TXPOSTEMPHASIS4 TXPOSTEMPHASIS4 input)
		(pin TXPOSTEMPHASIS3 TXPOSTEMPHASIS3 input)
		(pin TXPOSTEMPHASIS2 TXPOSTEMPHASIS2 input)
		(pin TXPOSTEMPHASIS1 TXPOSTEMPHASIS1 input)
		(pin TXPOSTEMPHASIS0 TXPOSTEMPHASIS0 input)
		(pin TXPOWERDOWN1 TXPOWERDOWN1 input)
		(pin TXPOWERDOWN0 TXPOWERDOWN0 input)
		(pin TXPRBSFORCEERR TXPRBSFORCEERR input)
		(pin TXPREEMPHASIS3 TXPREEMPHASIS3 input)
		(pin TXPREEMPHASIS2 TXPREEMPHASIS2 input)
		(pin TXPREEMPHASIS1 TXPREEMPHASIS1 input)
		(pin TXPREEMPHASIS0 TXPREEMPHASIS0 input)
		(pin TXRATE1 TXRATE1 input)
		(pin TXRATE0 TXRATE0 input)
		(pin TXRATEDONE TXRATEDONE output)
		(pin TXRESET TXRESET input)
		(pin TXRESETDONE TXRESETDONE output)
		(pin TXRUNDISP3 TXRUNDISP3 output)
		(pin TXRUNDISP2 TXRUNDISP2 output)
		(pin TXRUNDISP1 TXRUNDISP1 output)
		(pin TXRUNDISP0 TXRUNDISP0 output)
		(pin TXSEQUENCE6 TXSEQUENCE6 input)
		(pin TXSEQUENCE5 TXSEQUENCE5 input)
		(pin TXSEQUENCE4 TXSEQUENCE4 input)
		(pin TXSEQUENCE3 TXSEQUENCE3 input)
		(pin TXSEQUENCE2 TXSEQUENCE2 input)
		(pin TXSEQUENCE1 TXSEQUENCE1 input)
		(pin TXSEQUENCE0 TXSEQUENCE0 input)
		(pin TXSTARTSEQ TXSTARTSEQ input)
		(pin TXSWING TXSWING input)
		(pin TXUSRCLK TXUSRCLK input)
		(pin TXUSRCLK2 TXUSRCLK2 input)
		(pin USRCODEERR USRCODEERR input)
		(element GTXE1 496 # BEL
			(pin CLKTESTSIG0 input)
			(pin CLKTESTSIG1 input)
			(pin COMFINISH output)
			(pin COMINITDET output)
			(pin COMSASDET output)
			(pin COMWAKEDET output)
			(pin DADDR0 input)
			(pin DADDR1 input)
			(pin DADDR2 input)
			(pin DADDR3 input)
			(pin DADDR4 input)
			(pin DADDR5 input)
			(pin DADDR6 input)
			(pin DADDR7 input)
			(pin DCLK input)
			(pin DEN input)
			(pin DFECLKDLYADJMON0 output)
			(pin DFECLKDLYADJMON1 output)
			(pin DFECLKDLYADJMON2 output)
			(pin DFECLKDLYADJMON3 output)
			(pin DFECLKDLYADJMON4 output)
			(pin DFECLKDLYADJMON5 output)
			(pin DFECLKDLYADJ0 input)
			(pin DFECLKDLYADJ1 input)
			(pin DFECLKDLYADJ2 input)
			(pin DFECLKDLYADJ3 input)
			(pin DFECLKDLYADJ4 input)
			(pin DFECLKDLYADJ5 input)
			(pin DFEDLYOVRD input)
			(pin DFEEYEDACMON0 output)
			(pin DFEEYEDACMON1 output)
			(pin DFEEYEDACMON2 output)
			(pin DFEEYEDACMON3 output)
			(pin DFEEYEDACMON4 output)
			(pin DFESENSCAL0 output)
			(pin DFESENSCAL1 output)
			(pin DFESENSCAL2 output)
			(pin DFETAPOVRD input)
			(pin DFETAP1MONITOR0 output)
			(pin DFETAP1MONITOR1 output)
			(pin DFETAP1MONITOR2 output)
			(pin DFETAP1MONITOR3 output)
			(pin DFETAP1MONITOR4 output)
			(pin DFETAP2MONITOR0 output)
			(pin DFETAP2MONITOR1 output)
			(pin DFETAP2MONITOR2 output)
			(pin DFETAP2MONITOR3 output)
			(pin DFETAP2MONITOR4 output)
			(pin DFETAP3MONITOR0 output)
			(pin DFETAP3MONITOR1 output)
			(pin DFETAP3MONITOR2 output)
			(pin DFETAP3MONITOR3 output)
			(pin DFETAP4MONITOR0 output)
			(pin DFETAP4MONITOR1 output)
			(pin DFETAP4MONITOR2 output)
			(pin DFETAP4MONITOR3 output)
			(pin DFETAP10 input)
			(pin DFETAP11 input)
			(pin DFETAP12 input)
			(pin DFETAP13 input)
			(pin DFETAP14 input)
			(pin DFETAP20 input)
			(pin DFETAP21 input)
			(pin DFETAP22 input)
			(pin DFETAP23 input)
			(pin DFETAP24 input)
			(pin DFETAP30 input)
			(pin DFETAP31 input)
			(pin DFETAP32 input)
			(pin DFETAP33 input)
			(pin DFETAP40 input)
			(pin DFETAP41 input)
			(pin DFETAP42 input)
			(pin DFETAP43 input)
			(pin DI0 input)
			(pin DI1 input)
			(pin DI2 input)
			(pin DI3 input)
			(pin DI4 input)
			(pin DI5 input)
			(pin DI6 input)
			(pin DI7 input)
			(pin DI8 input)
			(pin DI9 input)
			(pin DI10 input)
			(pin DI11 input)
			(pin DI12 input)
			(pin DI13 input)
			(pin DI14 input)
			(pin DI15 input)
			(pin DRDY output)
			(pin DRPDO0 output)
			(pin DRPDO1 output)
			(pin DRPDO2 output)
			(pin DRPDO3 output)
			(pin DRPDO4 output)
			(pin DRPDO5 output)
			(pin DRPDO6 output)
			(pin DRPDO7 output)
			(pin DRPDO8 output)
			(pin DRPDO9 output)
			(pin DRPDO10 output)
			(pin DRPDO11 output)
			(pin DRPDO12 output)
			(pin DRPDO13 output)
			(pin DRPDO14 output)
			(pin DRPDO15 output)
			(pin DWE input)
			(pin GATERXELECIDLE input)
			(pin GREFCLKRX input)
			(pin GREFCLKTX input)
			(pin GTXRXRESET input)
			(pin GTXTEST0 input)
			(pin GTXTEST1 input)
			(pin GTXTEST2 input)
			(pin GTXTEST3 input)
			(pin GTXTEST4 input)
			(pin GTXTEST5 input)
			(pin GTXTEST6 input)
			(pin GTXTEST7 input)
			(pin GTXTEST8 input)
			(pin GTXTEST9 input)
			(pin GTXTEST10 input)
			(pin GTXTEST11 input)
			(pin GTXTEST12 input)
			(pin GTXTXRESET input)
			(pin IGNORESIGDET input)
			(pin LOOPBACK0 input)
			(pin LOOPBACK1 input)
			(pin LOOPBACK2 input)
			(pin MGTREFCLKFAB0 output)
			(pin MGTREFCLKFAB1 output)
			(pin MGTREFCLKRX0 input)
			(pin MGTREFCLKRX1 input)
			(pin MGTREFCLKTX0 input)
			(pin MGTREFCLKTX1 input)
			(pin NORTHREFCLKRX0 input)
			(pin NORTHREFCLKRX1 input)
			(pin NORTHREFCLKTX0 input)
			(pin NORTHREFCLKTX1 input)
			(pin PERFCLKRX input)
			(pin PERFCLKTX input)
			(pin PHYSTATUS output)
			(pin PLLRXRESET input)
			(pin PLLTXRESET input)
			(pin PRBSCNTRESET input)
			(pin RXBUFRESET input)
			(pin RXBUFSTATUS0 output)
			(pin RXBUFSTATUS1 output)
			(pin RXBUFSTATUS2 output)
			(pin RXBUFWE input)
			(pin RXBYTEISALIGNED output)
			(pin RXBYTEREALIGN output)
			(pin RXCDRRESET input)
			(pin RXCHANBONDSEQ output)
			(pin RXCHANISALIGNED output)
			(pin RXCHANREALIGN output)
			(pin RXCHARISCOMMA0 output)
			(pin RXCHARISCOMMA1 output)
			(pin RXCHARISCOMMA2 output)
			(pin RXCHARISCOMMA3 output)
			(pin RXCHARISK0 output)
			(pin RXCHARISK1 output)
			(pin RXCHARISK2 output)
			(pin RXCHARISK3 output)
			(pin RXCHBONDI0 input)
			(pin RXCHBONDI1 input)
			(pin RXCHBONDI2 input)
			(pin RXCHBONDI3 input)
			(pin RXCHBONDLEVEL0 input)
			(pin RXCHBONDLEVEL1 input)
			(pin RXCHBONDLEVEL2 input)
			(pin RXCHBONDMASTER input)
			(pin RXCHBONDO0 output)
			(pin RXCHBONDO1 output)
			(pin RXCHBONDO2 output)
			(pin RXCHBONDO3 output)
			(pin RXCHBONDSLAVE input)
			(pin RXCLKCORCNT0 output)
			(pin RXCLKCORCNT1 output)
			(pin RXCLKCORCNT2 output)
			(pin RXCOMMADET output)
			(pin RXCOMMADETUSE input)
			(pin RXDATAVALID output)
			(pin RXDATA0 output)
			(pin RXDATA1 output)
			(pin RXDATA2 output)
			(pin RXDATA3 output)
			(pin RXDATA4 output)
			(pin RXDATA5 output)
			(pin RXDATA6 output)
			(pin RXDATA7 output)
			(pin RXDATA8 output)
			(pin RXDATA9 output)
			(pin RXDATA10 output)
			(pin RXDATA11 output)
			(pin RXDATA12 output)
			(pin RXDATA13 output)
			(pin RXDATA14 output)
			(pin RXDATA15 output)
			(pin RXDATA16 output)
			(pin RXDATA17 output)
			(pin RXDATA18 output)
			(pin RXDATA19 output)
			(pin RXDATA20 output)
			(pin RXDATA21 output)
			(pin RXDATA22 output)
			(pin RXDATA23 output)
			(pin RXDATA24 output)
			(pin RXDATA25 output)
			(pin RXDATA26 output)
			(pin RXDATA27 output)
			(pin RXDATA28 output)
			(pin RXDATA29 output)
			(pin RXDATA30 output)
			(pin RXDATA31 output)
			(pin RXDEC8B10BUSE input)
			(pin RXDISPERR0 output)
			(pin RXDISPERR1 output)
			(pin RXDISPERR2 output)
			(pin RXDISPERR3 output)
			(pin RXDLYALIGNDISABLE input)
			(pin RXDLYALIGNFORCEROTATEB input)
			(pin RXDLYALIGNMONENB input)
			(pin RXDLYALIGNMONITOR0 output)
			(pin RXDLYALIGNMONITOR1 output)
			(pin RXDLYALIGNMONITOR2 output)
			(pin RXDLYALIGNMONITOR3 output)
			(pin RXDLYALIGNMONITOR4 output)
			(pin RXDLYALIGNMONITOR5 output)
			(pin RXDLYALIGNMONITOR6 output)
			(pin RXDLYALIGNMONITOR7 output)
			(pin RXDLYALIGNOVERRIDE input)
			(pin RXDLYALIGNRESET input)
			(pin RXDLYALIGNSWPPRECURB input)
			(pin RXDLYALIGNTESTMODEENB input)
			(pin RXDLYALIGNUPDSW input)
			(pin RXELECIDLE output)
			(pin RXENCHANSYNC input)
			(pin RXENMCOMMAALIGN input)
			(pin RXENPCOMMAALIGN input)
			(pin RXENPMAPHASEALIGN input)
			(pin RXENPRBSTST0 input)
			(pin RXENPRBSTST1 input)
			(pin RXENPRBSTST2 input)
			(pin RXENSAMPLEALIGN input)
			(pin RXEQMIX0 input)
			(pin RXEQMIX1 input)
			(pin RXEQMIX2 input)
			(pin RXEQMIX3 input)
			(pin RXEQMIX4 input)
			(pin RXEQMIX5 input)
			(pin RXEQMIX6 input)
			(pin RXEQMIX7 input)
			(pin RXEQMIX8 input)
			(pin RXEQMIX9 input)
			(pin RXGEARBOXSLIP input)
			(pin RXHEADERVALID output)
			(pin RXHEADER0 output)
			(pin RXHEADER1 output)
			(pin RXHEADER2 output)
			(pin RXLOSSOFSYNC0 output)
			(pin RXLOSSOFSYNC1 output)
			(pin RXN input)
			(pin RXNOTINTABLE0 output)
			(pin RXNOTINTABLE1 output)
			(pin RXNOTINTABLE2 output)
			(pin RXNOTINTABLE3 output)
			(pin RXOVERSAMPLEERR output)
			(pin RXP input)
			(pin RXPLLLKDET output)
			(pin RXPLLLKDETEN input)
			(pin RXPLLPOWERDOWN input)
			(pin RXPLLREFSELDY0 input)
			(pin RXPLLREFSELDY1 input)
			(pin RXPLLREFSELDY2 input)
			(pin RXPMASETPHASE input)
			(pin RXPOLARITY input)
			(pin RXPOWERDOWN0 input)
			(pin RXPOWERDOWN1 input)
			(pin RXPRBSERR output)
			(pin RXRATEDONE output)
			(pin RXRATE0 input)
			(pin RXRATE1 input)
			(pin RXRECCLK output)
			(pin RXRECCLKPCS output)
			(pin RXRESET input)
			(pin RXRESETDONE output)
			(pin RXRUNDISP0 output)
			(pin RXRUNDISP1 output)
			(pin RXRUNDISP2 output)
			(pin RXRUNDISP3 output)
			(pin RXSLIDE input)
			(pin RXSTARTOFSEQ output)
			(pin RXSTATUS0 output)
			(pin RXSTATUS1 output)
			(pin RXSTATUS2 output)
			(pin RXUSRCLK input)
			(pin RXUSRCLK2 input)
			(pin RXVALID output)
			(pin SCANCLK input)
			(pin SCANENB input)
			(pin SCANIN0 input)
			(pin SCANIN1 input)
			(pin SCANIN2 input)
			(pin SCANIN3 input)
			(pin SCANIN4 input)
			(pin SCANMODEB input)
			(pin SCANOUT0 output)
			(pin SCANOUT1 output)
			(pin SCANOUT2 output)
			(pin SCANOUT3 output)
			(pin SCANOUT4 output)
			(pin SOUTHREFCLKRX0 input)
			(pin SOUTHREFCLKRX1 input)
			(pin SOUTHREFCLKTX0 input)
			(pin SOUTHREFCLKTX1 input)
			(pin TSTCLK0 input)
			(pin TSTCLK1 input)
			(pin TSTIN0 input)
			(pin TSTIN1 input)
			(pin TSTIN2 input)
			(pin TSTIN3 input)
			(pin TSTIN4 input)
			(pin TSTIN5 input)
			(pin TSTIN6 input)
			(pin TSTIN7 input)
			(pin TSTIN8 input)
			(pin TSTIN9 input)
			(pin TSTIN10 input)
			(pin TSTIN11 input)
			(pin TSTIN12 input)
			(pin TSTIN13 input)
			(pin TSTIN14 input)
			(pin TSTIN15 input)
			(pin TSTIN16 input)
			(pin TSTIN17 input)
			(pin TSTIN18 input)
			(pin TSTIN19 input)
			(pin TSTOUT0 output)
			(pin TSTOUT1 output)
			(pin TSTOUT2 output)
			(pin TSTOUT3 output)
			(pin TSTOUT4 output)
			(pin TSTOUT5 output)
			(pin TSTOUT6 output)
			(pin TSTOUT7 output)
			(pin TSTOUT8 output)
			(pin TSTOUT9 output)
			(pin TSTPWRDNOVRD input)
			(pin TSTPWRDN0 input)
			(pin TSTPWRDN1 input)
			(pin TSTPWRDN2 input)
			(pin TSTPWRDN3 input)
			(pin TSTPWRDN4 input)
			(pin TXBUFDIFFCTRL0 input)
			(pin TXBUFDIFFCTRL1 input)
			(pin TXBUFDIFFCTRL2 input)
			(pin TXBUFSTATUS0 output)
			(pin TXBUFSTATUS1 output)
			(pin TXBYPASS8B10B0 input)
			(pin TXBYPASS8B10B1 input)
			(pin TXBYPASS8B10B2 input)
			(pin TXBYPASS8B10B3 input)
			(pin TXCHARDISPMODE0 input)
			(pin TXCHARDISPMODE1 input)
			(pin TXCHARDISPMODE2 input)
			(pin TXCHARDISPMODE3 input)
			(pin TXCHARDISPVAL0 input)
			(pin TXCHARDISPVAL1 input)
			(pin TXCHARDISPVAL2 input)
			(pin TXCHARDISPVAL3 input)
			(pin TXCHARISK0 input)
			(pin TXCHARISK1 input)
			(pin TXCHARISK2 input)
			(pin TXCHARISK3 input)
			(pin TXCOMINIT input)
			(pin TXCOMSAS input)
			(pin TXCOMWAKE input)
			(pin TXDATA0 input)
			(pin TXDATA1 input)
			(pin TXDATA2 input)
			(pin TXDATA3 input)
			(pin TXDATA4 input)
			(pin TXDATA5 input)
			(pin TXDATA6 input)
			(pin TXDATA7 input)
			(pin TXDATA8 input)
			(pin TXDATA9 input)
			(pin TXDATA10 input)
			(pin TXDATA11 input)
			(pin TXDATA12 input)
			(pin TXDATA13 input)
			(pin TXDATA14 input)
			(pin TXDATA15 input)
			(pin TXDATA16 input)
			(pin TXDATA17 input)
			(pin TXDATA18 input)
			(pin TXDATA19 input)
			(pin TXDATA20 input)
			(pin TXDATA21 input)
			(pin TXDATA22 input)
			(pin TXDATA23 input)
			(pin TXDATA24 input)
			(pin TXDATA25 input)
			(pin TXDATA26 input)
			(pin TXDATA27 input)
			(pin TXDATA28 input)
			(pin TXDATA29 input)
			(pin TXDATA30 input)
			(pin TXDATA31 input)
			(pin TXDEEMPH input)
			(pin TXDETECTRX input)
			(pin TXDIFFCTRL0 input)
			(pin TXDIFFCTRL1 input)
			(pin TXDIFFCTRL2 input)
			(pin TXDIFFCTRL3 input)
			(pin TXDLYALIGNDISABLE input)
			(pin TXDLYALIGNFORCEROTATEB input)
			(pin TXDLYALIGNMONENB input)
			(pin TXDLYALIGNMONITOR0 output)
			(pin TXDLYALIGNMONITOR1 output)
			(pin TXDLYALIGNMONITOR2 output)
			(pin TXDLYALIGNMONITOR3 output)
			(pin TXDLYALIGNMONITOR4 output)
			(pin TXDLYALIGNMONITOR5 output)
			(pin TXDLYALIGNMONITOR6 output)
			(pin TXDLYALIGNMONITOR7 output)
			(pin TXDLYALIGNOVERRIDE input)
			(pin TXDLYALIGNRESET input)
			(pin TXDLYALIGNTESTMODEENB input)
			(pin TXDLYALIGNUPDSW input)
			(pin TXELECIDLE input)
			(pin TXENC8B10BUSE input)
			(pin TXENPMAPHASEALIGN input)
			(pin TXENPRBSTST0 input)
			(pin TXENPRBSTST1 input)
			(pin TXENPRBSTST2 input)
			(pin TXGEARBOXREADY output)
			(pin TXHEADER0 input)
			(pin TXHEADER1 input)
			(pin TXHEADER2 input)
			(pin TXINHIBIT input)
			(pin TXKERR0 output)
			(pin TXKERR1 output)
			(pin TXKERR2 output)
			(pin TXKERR3 output)
			(pin TXMARGIN0 input)
			(pin TXMARGIN1 input)
			(pin TXMARGIN2 input)
			(pin TXN output)
			(pin TXOUTCLK output)
			(pin TXOUTCLKPCS output)
			(pin TXP output)
			(pin TXPDOWNASYNCH input)
			(pin TXPLLLKDET output)
			(pin TXPLLLKDETEN input)
			(pin TXPLLPOWERDOWN input)
			(pin TXPLLREFSELDY0 input)
			(pin TXPLLREFSELDY1 input)
			(pin TXPLLREFSELDY2 input)
			(pin TXPMASETPHASE input)
			(pin TXPOLARITY input)
			(pin TXPOSTEMPHASIS0 input)
			(pin TXPOSTEMPHASIS1 input)
			(pin TXPOSTEMPHASIS2 input)
			(pin TXPOSTEMPHASIS3 input)
			(pin TXPOSTEMPHASIS4 input)
			(pin TXPOWERDOWN0 input)
			(pin TXPOWERDOWN1 input)
			(pin TXPRBSFORCEERR input)
			(pin TXPREEMPHASIS0 input)
			(pin TXPREEMPHASIS1 input)
			(pin TXPREEMPHASIS2 input)
			(pin TXPREEMPHASIS3 input)
			(pin TXRATEDONE output)
			(pin TXRATE0 input)
			(pin TXRATE1 input)
			(pin TXRESET input)
			(pin TXRESETDONE output)
			(pin TXRUNDISP0 output)
			(pin TXRUNDISP1 output)
			(pin TXRUNDISP2 output)
			(pin TXRUNDISP3 output)
			(pin TXSEQUENCE0 input)
			(pin TXSEQUENCE1 input)
			(pin TXSEQUENCE2 input)
			(pin TXSEQUENCE3 input)
			(pin TXSEQUENCE4 input)
			(pin TXSEQUENCE5 input)
			(pin TXSEQUENCE6 input)
			(pin TXSTARTSEQ input)
			(pin TXSWING input)
			(pin TXUSRCLK input)
			(pin TXUSRCLK2 input)
			(pin USRCODEERR input)
			(conn GTXE1 COMFINISH ==> COMFINISH COMFINISH)
			(conn GTXE1 COMINITDET ==> COMINITDET COMINITDET)
			(conn GTXE1 COMSASDET ==> COMSASDET COMSASDET)
			(conn GTXE1 COMWAKEDET ==> COMWAKEDET COMWAKEDET)
			(conn GTXE1 DFECLKDLYADJMON0 ==> DFECLKDLYADJMON0 DFECLKDLYADJMON0)
			(conn GTXE1 DFECLKDLYADJMON1 ==> DFECLKDLYADJMON1 DFECLKDLYADJMON1)
			(conn GTXE1 DFECLKDLYADJMON2 ==> DFECLKDLYADJMON2 DFECLKDLYADJMON2)
			(conn GTXE1 DFECLKDLYADJMON3 ==> DFECLKDLYADJMON3 DFECLKDLYADJMON3)
			(conn GTXE1 DFECLKDLYADJMON4 ==> DFECLKDLYADJMON4 DFECLKDLYADJMON4)
			(conn GTXE1 DFECLKDLYADJMON5 ==> DFECLKDLYADJMON5 DFECLKDLYADJMON5)
			(conn GTXE1 DFEEYEDACMON0 ==> DFEEYEDACMON0 DFEEYEDACMON0)
			(conn GTXE1 DFEEYEDACMON1 ==> DFEEYEDACMON1 DFEEYEDACMON1)
			(conn GTXE1 DFEEYEDACMON2 ==> DFEEYEDACMON2 DFEEYEDACMON2)
			(conn GTXE1 DFEEYEDACMON3 ==> DFEEYEDACMON3 DFEEYEDACMON3)
			(conn GTXE1 DFEEYEDACMON4 ==> DFEEYEDACMON4 DFEEYEDACMON4)
			(conn GTXE1 DFESENSCAL0 ==> DFESENSCAL0 DFESENSCAL0)
			(conn GTXE1 DFESENSCAL1 ==> DFESENSCAL1 DFESENSCAL1)
			(conn GTXE1 DFESENSCAL2 ==> DFESENSCAL2 DFESENSCAL2)
			(conn GTXE1 DFETAP1MONITOR0 ==> DFETAP1MONITOR0 DFETAP1MONITOR0)
			(conn GTXE1 DFETAP1MONITOR1 ==> DFETAP1MONITOR1 DFETAP1MONITOR1)
			(conn GTXE1 DFETAP1MONITOR2 ==> DFETAP1MONITOR2 DFETAP1MONITOR2)
			(conn GTXE1 DFETAP1MONITOR3 ==> DFETAP1MONITOR3 DFETAP1MONITOR3)
			(conn GTXE1 DFETAP1MONITOR4 ==> DFETAP1MONITOR4 DFETAP1MONITOR4)
			(conn GTXE1 DFETAP2MONITOR0 ==> DFETAP2MONITOR0 DFETAP2MONITOR0)
			(conn GTXE1 DFETAP2MONITOR1 ==> DFETAP2MONITOR1 DFETAP2MONITOR1)
			(conn GTXE1 DFETAP2MONITOR2 ==> DFETAP2MONITOR2 DFETAP2MONITOR2)
			(conn GTXE1 DFETAP2MONITOR3 ==> DFETAP2MONITOR3 DFETAP2MONITOR3)
			(conn GTXE1 DFETAP2MONITOR4 ==> DFETAP2MONITOR4 DFETAP2MONITOR4)
			(conn GTXE1 DFETAP3MONITOR0 ==> DFETAP3MONITOR0 DFETAP3MONITOR0)
			(conn GTXE1 DFETAP3MONITOR1 ==> DFETAP3MONITOR1 DFETAP3MONITOR1)
			(conn GTXE1 DFETAP3MONITOR2 ==> DFETAP3MONITOR2 DFETAP3MONITOR2)
			(conn GTXE1 DFETAP3MONITOR3 ==> DFETAP3MONITOR3 DFETAP3MONITOR3)
			(conn GTXE1 DFETAP4MONITOR0 ==> DFETAP4MONITOR0 DFETAP4MONITOR0)
			(conn GTXE1 DFETAP4MONITOR1 ==> DFETAP4MONITOR1 DFETAP4MONITOR1)
			(conn GTXE1 DFETAP4MONITOR2 ==> DFETAP4MONITOR2 DFETAP4MONITOR2)
			(conn GTXE1 DFETAP4MONITOR3 ==> DFETAP4MONITOR3 DFETAP4MONITOR3)
			(conn GTXE1 DRDY ==> DRDY DRDY)
			(conn GTXE1 DRPDO0 ==> DRPDO0 DRPDO0)
			(conn GTXE1 DRPDO1 ==> DRPDO1 DRPDO1)
			(conn GTXE1 DRPDO2 ==> DRPDO2 DRPDO2)
			(conn GTXE1 DRPDO3 ==> DRPDO3 DRPDO3)
			(conn GTXE1 DRPDO4 ==> DRPDO4 DRPDO4)
			(conn GTXE1 DRPDO5 ==> DRPDO5 DRPDO5)
			(conn GTXE1 DRPDO6 ==> DRPDO6 DRPDO6)
			(conn GTXE1 DRPDO7 ==> DRPDO7 DRPDO7)
			(conn GTXE1 DRPDO8 ==> DRPDO8 DRPDO8)
			(conn GTXE1 DRPDO9 ==> DRPDO9 DRPDO9)
			(conn GTXE1 DRPDO10 ==> DRPDO10 DRPDO10)
			(conn GTXE1 DRPDO11 ==> DRPDO11 DRPDO11)
			(conn GTXE1 DRPDO12 ==> DRPDO12 DRPDO12)
			(conn GTXE1 DRPDO13 ==> DRPDO13 DRPDO13)
			(conn GTXE1 DRPDO14 ==> DRPDO14 DRPDO14)
			(conn GTXE1 DRPDO15 ==> DRPDO15 DRPDO15)
			(conn GTXE1 MGTREFCLKFAB0 ==> MGTREFCLKFAB0 MGTREFCLKFAB0)
			(conn GTXE1 MGTREFCLKFAB1 ==> MGTREFCLKFAB1 MGTREFCLKFAB1)
			(conn GTXE1 PHYSTATUS ==> PHYSTATUS PHYSTATUS)
			(conn GTXE1 RXBUFSTATUS0 ==> RXBUFSTATUS0 RXBUFSTATUS0)
			(conn GTXE1 RXBUFSTATUS1 ==> RXBUFSTATUS1 RXBUFSTATUS1)
			(conn GTXE1 RXBUFSTATUS2 ==> RXBUFSTATUS2 RXBUFSTATUS2)
			(conn GTXE1 RXBYTEISALIGNED ==> RXBYTEISALIGNED RXBYTEISALIGNED)
			(conn GTXE1 RXBYTEREALIGN ==> RXBYTEREALIGN RXBYTEREALIGN)
			(conn GTXE1 RXCHANBONDSEQ ==> RXCHANBONDSEQ RXCHANBONDSEQ)
			(conn GTXE1 RXCHANISALIGNED ==> RXCHANISALIGNED RXCHANISALIGNED)
			(conn GTXE1 RXCHANREALIGN ==> RXCHANREALIGN RXCHANREALIGN)
			(conn GTXE1 RXCHARISCOMMA0 ==> RXCHARISCOMMA0 RXCHARISCOMMA0)
			(conn GTXE1 RXCHARISCOMMA1 ==> RXCHARISCOMMA1 RXCHARISCOMMA1)
			(conn GTXE1 RXCHARISCOMMA2 ==> RXCHARISCOMMA2 RXCHARISCOMMA2)
			(conn GTXE1 RXCHARISCOMMA3 ==> RXCHARISCOMMA3 RXCHARISCOMMA3)
			(conn GTXE1 RXCHARISK0 ==> RXCHARISK0 RXCHARISK0)
			(conn GTXE1 RXCHARISK1 ==> RXCHARISK1 RXCHARISK1)
			(conn GTXE1 RXCHARISK2 ==> RXCHARISK2 RXCHARISK2)
			(conn GTXE1 RXCHARISK3 ==> RXCHARISK3 RXCHARISK3)
			(conn GTXE1 RXCHBONDO0 ==> RXCHBONDO0 RXCHBONDO0)
			(conn GTXE1 RXCHBONDO1 ==> RXCHBONDO1 RXCHBONDO1)
			(conn GTXE1 RXCHBONDO2 ==> RXCHBONDO2 RXCHBONDO2)
			(conn GTXE1 RXCHBONDO3 ==> RXCHBONDO3 RXCHBONDO3)
			(conn GTXE1 RXCLKCORCNT0 ==> RXCLKCORCNT0 RXCLKCORCNT0)
			(conn GTXE1 RXCLKCORCNT1 ==> RXCLKCORCNT1 RXCLKCORCNT1)
			(conn GTXE1 RXCLKCORCNT2 ==> RXCLKCORCNT2 RXCLKCORCNT2)
			(conn GTXE1 RXCOMMADET ==> RXCOMMADET RXCOMMADET)
			(conn GTXE1 RXDATAVALID ==> RXDATAVALID RXDATAVALID)
			(conn GTXE1 RXDATA0 ==> RXDATA0 RXDATA0)
			(conn GTXE1 RXDATA1 ==> RXDATA1 RXDATA1)
			(conn GTXE1 RXDATA2 ==> RXDATA2 RXDATA2)
			(conn GTXE1 RXDATA3 ==> RXDATA3 RXDATA3)
			(conn GTXE1 RXDATA4 ==> RXDATA4 RXDATA4)
			(conn GTXE1 RXDATA5 ==> RXDATA5 RXDATA5)
			(conn GTXE1 RXDATA6 ==> RXDATA6 RXDATA6)
			(conn GTXE1 RXDATA7 ==> RXDATA7 RXDATA7)
			(conn GTXE1 RXDATA8 ==> RXDATA8 RXDATA8)
			(conn GTXE1 RXDATA9 ==> RXDATA9 RXDATA9)
			(conn GTXE1 RXDATA10 ==> RXDATA10 RXDATA10)
			(conn GTXE1 RXDATA11 ==> RXDATA11 RXDATA11)
			(conn GTXE1 RXDATA12 ==> RXDATA12 RXDATA12)
			(conn GTXE1 RXDATA13 ==> RXDATA13 RXDATA13)
			(conn GTXE1 RXDATA14 ==> RXDATA14 RXDATA14)
			(conn GTXE1 RXDATA15 ==> RXDATA15 RXDATA15)
			(conn GTXE1 RXDATA16 ==> RXDATA16 RXDATA16)
			(conn GTXE1 RXDATA17 ==> RXDATA17 RXDATA17)
			(conn GTXE1 RXDATA18 ==> RXDATA18 RXDATA18)
			(conn GTXE1 RXDATA19 ==> RXDATA19 RXDATA19)
			(conn GTXE1 RXDATA20 ==> RXDATA20 RXDATA20)
			(conn GTXE1 RXDATA21 ==> RXDATA21 RXDATA21)
			(conn GTXE1 RXDATA22 ==> RXDATA22 RXDATA22)
			(conn GTXE1 RXDATA23 ==> RXDATA23 RXDATA23)
			(conn GTXE1 RXDATA24 ==> RXDATA24 RXDATA24)
			(conn GTXE1 RXDATA25 ==> RXDATA25 RXDATA25)
			(conn GTXE1 RXDATA26 ==> RXDATA26 RXDATA26)
			(conn GTXE1 RXDATA27 ==> RXDATA27 RXDATA27)
			(conn GTXE1 RXDATA28 ==> RXDATA28 RXDATA28)
			(conn GTXE1 RXDATA29 ==> RXDATA29 RXDATA29)
			(conn GTXE1 RXDATA30 ==> RXDATA30 RXDATA30)
			(conn GTXE1 RXDATA31 ==> RXDATA31 RXDATA31)
			(conn GTXE1 RXDISPERR0 ==> RXDISPERR0 RXDISPERR0)
			(conn GTXE1 RXDISPERR1 ==> RXDISPERR1 RXDISPERR1)
			(conn GTXE1 RXDISPERR2 ==> RXDISPERR2 RXDISPERR2)
			(conn GTXE1 RXDISPERR3 ==> RXDISPERR3 RXDISPERR3)
			(conn GTXE1 RXDLYALIGNMONITOR0 ==> RXDLYALIGNMONITOR0 RXDLYALIGNMONITOR0)
			(conn GTXE1 RXDLYALIGNMONITOR1 ==> RXDLYALIGNMONITOR1 RXDLYALIGNMONITOR1)
			(conn GTXE1 RXDLYALIGNMONITOR2 ==> RXDLYALIGNMONITOR2 RXDLYALIGNMONITOR2)
			(conn GTXE1 RXDLYALIGNMONITOR3 ==> RXDLYALIGNMONITOR3 RXDLYALIGNMONITOR3)
			(conn GTXE1 RXDLYALIGNMONITOR4 ==> RXDLYALIGNMONITOR4 RXDLYALIGNMONITOR4)
			(conn GTXE1 RXDLYALIGNMONITOR5 ==> RXDLYALIGNMONITOR5 RXDLYALIGNMONITOR5)
			(conn GTXE1 RXDLYALIGNMONITOR6 ==> RXDLYALIGNMONITOR6 RXDLYALIGNMONITOR6)
			(conn GTXE1 RXDLYALIGNMONITOR7 ==> RXDLYALIGNMONITOR7 RXDLYALIGNMONITOR7)
			(conn GTXE1 RXELECIDLE ==> RXELECIDLE RXELECIDLE)
			(conn GTXE1 RXHEADERVALID ==> RXHEADERVALID RXHEADERVALID)
			(conn GTXE1 RXHEADER0 ==> RXHEADER0 RXHEADER0)
			(conn GTXE1 RXHEADER1 ==> RXHEADER1 RXHEADER1)
			(conn GTXE1 RXHEADER2 ==> RXHEADER2 RXHEADER2)
			(conn GTXE1 RXLOSSOFSYNC0 ==> RXLOSSOFSYNC0 RXLOSSOFSYNC0)
			(conn GTXE1 RXLOSSOFSYNC1 ==> RXLOSSOFSYNC1 RXLOSSOFSYNC1)
			(conn GTXE1 RXNOTINTABLE0 ==> RXNOTINTABLE0 RXNOTINTABLE0)
			(conn GTXE1 RXNOTINTABLE1 ==> RXNOTINTABLE1 RXNOTINTABLE1)
			(conn GTXE1 RXNOTINTABLE2 ==> RXNOTINTABLE2 RXNOTINTABLE2)
			(conn GTXE1 RXNOTINTABLE3 ==> RXNOTINTABLE3 RXNOTINTABLE3)
			(conn GTXE1 RXOVERSAMPLEERR ==> RXOVERSAMPLEERR RXOVERSAMPLEERR)
			(conn GTXE1 RXPLLLKDET ==> RXPLLLKDET RXPLLLKDET)
			(conn GTXE1 RXPRBSERR ==> RXPRBSERR RXPRBSERR)
			(conn GTXE1 RXRATEDONE ==> RXRATEDONE RXRATEDONE)
			(conn GTXE1 RXRECCLK ==> RXRECCLK RXRECCLK)
			(conn GTXE1 RXRECCLKPCS ==> RXRECCLKPCS RXRECCLKPCS)
			(conn GTXE1 RXRESETDONE ==> RXRESETDONE RXRESETDONE)
			(conn GTXE1 RXRUNDISP0 ==> RXRUNDISP0 RXRUNDISP0)
			(conn GTXE1 RXRUNDISP1 ==> RXRUNDISP1 RXRUNDISP1)
			(conn GTXE1 RXRUNDISP2 ==> RXRUNDISP2 RXRUNDISP2)
			(conn GTXE1 RXRUNDISP3 ==> RXRUNDISP3 RXRUNDISP3)
			(conn GTXE1 RXSTARTOFSEQ ==> RXSTARTOFSEQ RXSTARTOFSEQ)
			(conn GTXE1 RXSTATUS0 ==> RXSTATUS0 RXSTATUS0)
			(conn GTXE1 RXSTATUS1 ==> RXSTATUS1 RXSTATUS1)
			(conn GTXE1 RXSTATUS2 ==> RXSTATUS2 RXSTATUS2)
			(conn GTXE1 RXVALID ==> RXVALID RXVALID)
			(conn GTXE1 SCANOUT0 ==> SCANOUT0 SCANOUT0)
			(conn GTXE1 SCANOUT1 ==> SCANOUT1 SCANOUT1)
			(conn GTXE1 SCANOUT2 ==> SCANOUT2 SCANOUT2)
			(conn GTXE1 SCANOUT3 ==> SCANOUT3 SCANOUT3)
			(conn GTXE1 SCANOUT4 ==> SCANOUT4 SCANOUT4)
			(conn GTXE1 TSTOUT0 ==> TSTOUT0 TSTOUT0)
			(conn GTXE1 TSTOUT1 ==> TSTOUT1 TSTOUT1)
			(conn GTXE1 TSTOUT2 ==> TSTOUT2 TSTOUT2)
			(conn GTXE1 TSTOUT3 ==> TSTOUT3 TSTOUT3)
			(conn GTXE1 TSTOUT4 ==> TSTOUT4 TSTOUT4)
			(conn GTXE1 TSTOUT5 ==> TSTOUT5 TSTOUT5)
			(conn GTXE1 TSTOUT6 ==> TSTOUT6 TSTOUT6)
			(conn GTXE1 TSTOUT7 ==> TSTOUT7 TSTOUT7)
			(conn GTXE1 TSTOUT8 ==> TSTOUT8 TSTOUT8)
			(conn GTXE1 TSTOUT9 ==> TSTOUT9 TSTOUT9)
			(conn GTXE1 TXBUFSTATUS0 ==> TXBUFSTATUS0 TXBUFSTATUS0)
			(conn GTXE1 TXBUFSTATUS1 ==> TXBUFSTATUS1 TXBUFSTATUS1)
			(conn GTXE1 TXDLYALIGNMONITOR0 ==> TXDLYALIGNMONITOR0 TXDLYALIGNMONITOR0)
			(conn GTXE1 TXDLYALIGNMONITOR1 ==> TXDLYALIGNMONITOR1 TXDLYALIGNMONITOR1)
			(conn GTXE1 TXDLYALIGNMONITOR2 ==> TXDLYALIGNMONITOR2 TXDLYALIGNMONITOR2)
			(conn GTXE1 TXDLYALIGNMONITOR3 ==> TXDLYALIGNMONITOR3 TXDLYALIGNMONITOR3)
			(conn GTXE1 TXDLYALIGNMONITOR4 ==> TXDLYALIGNMONITOR4 TXDLYALIGNMONITOR4)
			(conn GTXE1 TXDLYALIGNMONITOR5 ==> TXDLYALIGNMONITOR5 TXDLYALIGNMONITOR5)
			(conn GTXE1 TXDLYALIGNMONITOR6 ==> TXDLYALIGNMONITOR6 TXDLYALIGNMONITOR6)
			(conn GTXE1 TXDLYALIGNMONITOR7 ==> TXDLYALIGNMONITOR7 TXDLYALIGNMONITOR7)
			(conn GTXE1 TXGEARBOXREADY ==> TXGEARBOXREADY TXGEARBOXREADY)
			(conn GTXE1 TXKERR0 ==> TXKERR0 TXKERR0)
			(conn GTXE1 TXKERR1 ==> TXKERR1 TXKERR1)
			(conn GTXE1 TXKERR2 ==> TXKERR2 TXKERR2)
			(conn GTXE1 TXKERR3 ==> TXKERR3 TXKERR3)
			(conn GTXE1 TXN ==> TXN TXN)
			(conn GTXE1 TXOUTCLK ==> TXOUTCLK TXOUTCLK)
			(conn GTXE1 TXOUTCLKPCS ==> TXOUTCLKPCS TXOUTCLKPCS)
			(conn GTXE1 TXP ==> TXP TXP)
			(conn GTXE1 TXPLLLKDET ==> TXPLLLKDET TXPLLLKDET)
			(conn GTXE1 TXRATEDONE ==> TXRATEDONE TXRATEDONE)
			(conn GTXE1 TXRESETDONE ==> TXRESETDONE TXRESETDONE)
			(conn GTXE1 TXRUNDISP0 ==> TXRUNDISP0 TXRUNDISP0)
			(conn GTXE1 TXRUNDISP1 ==> TXRUNDISP1 TXRUNDISP1)
			(conn GTXE1 TXRUNDISP2 ==> TXRUNDISP2 TXRUNDISP2)
			(conn GTXE1 TXRUNDISP3 ==> TXRUNDISP3 TXRUNDISP3)
			(conn GTXE1 CLKTESTSIG0 <== CLKTESTSIG0 CLKTESTSIG0)
			(conn GTXE1 CLKTESTSIG1 <== CLKTESTSIG1 CLKTESTSIG1)
			(conn GTXE1 DADDR0 <== DADDR0 DADDR0)
			(conn GTXE1 DADDR1 <== DADDR1 DADDR1)
			(conn GTXE1 DADDR2 <== DADDR2 DADDR2)
			(conn GTXE1 DADDR3 <== DADDR3 DADDR3)
			(conn GTXE1 DADDR4 <== DADDR4 DADDR4)
			(conn GTXE1 DADDR5 <== DADDR5 DADDR5)
			(conn GTXE1 DADDR6 <== DADDR6 DADDR6)
			(conn GTXE1 DADDR7 <== DADDR7 DADDR7)
			(conn GTXE1 DCLK <== DCLKINV OUT)
			(conn GTXE1 DEN <== DEN DEN)
			(conn GTXE1 DFECLKDLYADJ0 <== DFECLKDLYADJ0 DFECLKDLYADJ0)
			(conn GTXE1 DFECLKDLYADJ1 <== DFECLKDLYADJ1 DFECLKDLYADJ1)
			(conn GTXE1 DFECLKDLYADJ2 <== DFECLKDLYADJ2 DFECLKDLYADJ2)
			(conn GTXE1 DFECLKDLYADJ3 <== DFECLKDLYADJ3 DFECLKDLYADJ3)
			(conn GTXE1 DFECLKDLYADJ4 <== DFECLKDLYADJ4 DFECLKDLYADJ4)
			(conn GTXE1 DFECLKDLYADJ5 <== DFECLKDLYADJ5 DFECLKDLYADJ5)
			(conn GTXE1 DFEDLYOVRD <== DFEDLYOVRD DFEDLYOVRD)
			(conn GTXE1 DFETAPOVRD <== DFETAPOVRD DFETAPOVRD)
			(conn GTXE1 DFETAP10 <== DFETAP10 DFETAP10)
			(conn GTXE1 DFETAP11 <== DFETAP11 DFETAP11)
			(conn GTXE1 DFETAP12 <== DFETAP12 DFETAP12)
			(conn GTXE1 DFETAP13 <== DFETAP13 DFETAP13)
			(conn GTXE1 DFETAP14 <== DFETAP14 DFETAP14)
			(conn GTXE1 DFETAP20 <== DFETAP20 DFETAP20)
			(conn GTXE1 DFETAP21 <== DFETAP21 DFETAP21)
			(conn GTXE1 DFETAP22 <== DFETAP22 DFETAP22)
			(conn GTXE1 DFETAP23 <== DFETAP23 DFETAP23)
			(conn GTXE1 DFETAP24 <== DFETAP24 DFETAP24)
			(conn GTXE1 DFETAP30 <== DFETAP30 DFETAP30)
			(conn GTXE1 DFETAP31 <== DFETAP31 DFETAP31)
			(conn GTXE1 DFETAP32 <== DFETAP32 DFETAP32)
			(conn GTXE1 DFETAP33 <== DFETAP33 DFETAP33)
			(conn GTXE1 DFETAP40 <== DFETAP40 DFETAP40)
			(conn GTXE1 DFETAP41 <== DFETAP41 DFETAP41)
			(conn GTXE1 DFETAP42 <== DFETAP42 DFETAP42)
			(conn GTXE1 DFETAP43 <== DFETAP43 DFETAP43)
			(conn GTXE1 DI0 <== DI0 DI0)
			(conn GTXE1 DI1 <== DI1 DI1)
			(conn GTXE1 DI2 <== DI2 DI2)
			(conn GTXE1 DI3 <== DI3 DI3)
			(conn GTXE1 DI4 <== DI4 DI4)
			(conn GTXE1 DI5 <== DI5 DI5)
			(conn GTXE1 DI6 <== DI6 DI6)
			(conn GTXE1 DI7 <== DI7 DI7)
			(conn GTXE1 DI8 <== DI8 DI8)
			(conn GTXE1 DI9 <== DI9 DI9)
			(conn GTXE1 DI10 <== DI10 DI10)
			(conn GTXE1 DI11 <== DI11 DI11)
			(conn GTXE1 DI12 <== DI12 DI12)
			(conn GTXE1 DI13 <== DI13 DI13)
			(conn GTXE1 DI14 <== DI14 DI14)
			(conn GTXE1 DI15 <== DI15 DI15)
			(conn GTXE1 DWE <== DWE DWE)
			(conn GTXE1 GATERXELECIDLE <== GATERXELECIDLE GATERXELECIDLE)
			(conn GTXE1 GREFCLKRX <== GREFCLKRXINV OUT)
			(conn GTXE1 GREFCLKTX <== GREFCLKTXINV OUT)
			(conn GTXE1 GTXRXRESET <== GTXRXRESET GTXRXRESET)
			(conn GTXE1 GTXTEST0 <== GTXTEST0 GTXTEST0)
			(conn GTXE1 GTXTEST1 <== GTXTEST1 GTXTEST1)
			(conn GTXE1 GTXTEST2 <== GTXTEST2 GTXTEST2)
			(conn GTXE1 GTXTEST3 <== GTXTEST3 GTXTEST3)
			(conn GTXE1 GTXTEST4 <== GTXTEST4 GTXTEST4)
			(conn GTXE1 GTXTEST5 <== GTXTEST5 GTXTEST5)
			(conn GTXE1 GTXTEST6 <== GTXTEST6 GTXTEST6)
			(conn GTXE1 GTXTEST7 <== GTXTEST7 GTXTEST7)
			(conn GTXE1 GTXTEST8 <== GTXTEST8 GTXTEST8)
			(conn GTXE1 GTXTEST9 <== GTXTEST9 GTXTEST9)
			(conn GTXE1 GTXTEST10 <== GTXTEST10 GTXTEST10)
			(conn GTXE1 GTXTEST11 <== GTXTEST11 GTXTEST11)
			(conn GTXE1 GTXTEST12 <== GTXTEST12 GTXTEST12)
			(conn GTXE1 GTXTXRESET <== GTXTXRESET GTXTXRESET)
			(conn GTXE1 IGNORESIGDET <== IGNORESIGDET IGNORESIGDET)
			(conn GTXE1 LOOPBACK0 <== LOOPBACK0 LOOPBACK0)
			(conn GTXE1 LOOPBACK1 <== LOOPBACK1 LOOPBACK1)
			(conn GTXE1 LOOPBACK2 <== LOOPBACK2 LOOPBACK2)
			(conn GTXE1 MGTREFCLKRX0 <== MGTREFCLKRX0 MGTREFCLKRX0)
			(conn GTXE1 MGTREFCLKRX1 <== MGTREFCLKRX1 MGTREFCLKRX1)
			(conn GTXE1 MGTREFCLKTX0 <== MGTREFCLKTX0 MGTREFCLKTX0)
			(conn GTXE1 MGTREFCLKTX1 <== MGTREFCLKTX1 MGTREFCLKTX1)
			(conn GTXE1 NORTHREFCLKRX0 <== NORTHREFCLKRX0 NORTHREFCLKRX0)
			(conn GTXE1 NORTHREFCLKRX1 <== NORTHREFCLKRX1 NORTHREFCLKRX1)
			(conn GTXE1 NORTHREFCLKTX0 <== NORTHREFCLKTX0 NORTHREFCLKTX0)
			(conn GTXE1 NORTHREFCLKTX1 <== NORTHREFCLKTX1 NORTHREFCLKTX1)
			(conn GTXE1 PERFCLKRX <== PERFCLKRX PERFCLKRX)
			(conn GTXE1 PERFCLKTX <== PERFCLKTX PERFCLKTX)
			(conn GTXE1 PLLRXRESET <== PLLRXRESET PLLRXRESET)
			(conn GTXE1 PLLTXRESET <== PLLTXRESET PLLTXRESET)
			(conn GTXE1 PRBSCNTRESET <== PRBSCNTRESET PRBSCNTRESET)
			(conn GTXE1 RXBUFRESET <== RXBUFRESET RXBUFRESET)
			(conn GTXE1 RXBUFWE <== RXBUFWE RXBUFWE)
			(conn GTXE1 RXCDRRESET <== RXCDRRESET RXCDRRESET)
			(conn GTXE1 RXCHBONDI0 <== RXCHBONDI0 RXCHBONDI0)
			(conn GTXE1 RXCHBONDI1 <== RXCHBONDI1 RXCHBONDI1)
			(conn GTXE1 RXCHBONDI2 <== RXCHBONDI2 RXCHBONDI2)
			(conn GTXE1 RXCHBONDI3 <== RXCHBONDI3 RXCHBONDI3)
			(conn GTXE1 RXCHBONDLEVEL0 <== RXCHBONDLEVEL0 RXCHBONDLEVEL0)
			(conn GTXE1 RXCHBONDLEVEL1 <== RXCHBONDLEVEL1 RXCHBONDLEVEL1)
			(conn GTXE1 RXCHBONDLEVEL2 <== RXCHBONDLEVEL2 RXCHBONDLEVEL2)
			(conn GTXE1 RXCHBONDMASTER <== RXCHBONDMASTER RXCHBONDMASTER)
			(conn GTXE1 RXCHBONDSLAVE <== RXCHBONDSLAVE RXCHBONDSLAVE)
			(conn GTXE1 RXCOMMADETUSE <== RXCOMMADETUSE RXCOMMADETUSE)
			(conn GTXE1 RXDEC8B10BUSE <== RXDEC8B10BUSE RXDEC8B10BUSE)
			(conn GTXE1 RXDLYALIGNDISABLE <== RXDLYALIGNDISABLE RXDLYALIGNDISABLE)
			(conn GTXE1 RXDLYALIGNFORCEROTATEB <== RXDLYALIGNFORCEROTATEB RXDLYALIGNFORCEROTATEB)
			(conn GTXE1 RXDLYALIGNMONENB <== RXDLYALIGNMONENB RXDLYALIGNMONENB)
			(conn GTXE1 RXDLYALIGNOVERRIDE <== RXDLYALIGNOVERRIDE RXDLYALIGNOVERRIDE)
			(conn GTXE1 RXDLYALIGNRESET <== RXDLYALIGNRESET RXDLYALIGNRESET)
			(conn GTXE1 RXDLYALIGNSWPPRECURB <== RXDLYALIGNSWPPRECURB RXDLYALIGNSWPPRECURB)
			(conn GTXE1 RXDLYALIGNTESTMODEENB <== RXDLYALIGNTESTMODEENB RXDLYALIGNTESTMODEENB)
			(conn GTXE1 RXDLYALIGNUPDSW <== RXDLYALIGNUPDSW RXDLYALIGNUPDSW)
			(conn GTXE1 RXENCHANSYNC <== RXENCHANSYNC RXENCHANSYNC)
			(conn GTXE1 RXENMCOMMAALIGN <== RXENMCOMMAALIGN RXENMCOMMAALIGN)
			(conn GTXE1 RXENPCOMMAALIGN <== RXENPCOMMAALIGN RXENPCOMMAALIGN)
			(conn GTXE1 RXENPMAPHASEALIGN <== RXENPMAPHASEALIGN RXENPMAPHASEALIGN)
			(conn GTXE1 RXENPRBSTST0 <== RXENPRBSTST0 RXENPRBSTST0)
			(conn GTXE1 RXENPRBSTST1 <== RXENPRBSTST1 RXENPRBSTST1)
			(conn GTXE1 RXENPRBSTST2 <== RXENPRBSTST2 RXENPRBSTST2)
			(conn GTXE1 RXENSAMPLEALIGN <== RXENSAMPLEALIGN RXENSAMPLEALIGN)
			(conn GTXE1 RXEQMIX0 <== RXEQMIX0 RXEQMIX0)
			(conn GTXE1 RXEQMIX1 <== RXEQMIX1 RXEQMIX1)
			(conn GTXE1 RXEQMIX2 <== RXEQMIX2 RXEQMIX2)
			(conn GTXE1 RXEQMIX3 <== RXEQMIX3 RXEQMIX3)
			(conn GTXE1 RXEQMIX4 <== RXEQMIX4 RXEQMIX4)
			(conn GTXE1 RXEQMIX5 <== RXEQMIX5 RXEQMIX5)
			(conn GTXE1 RXEQMIX6 <== RXEQMIX6 RXEQMIX6)
			(conn GTXE1 RXEQMIX7 <== RXEQMIX7 RXEQMIX7)
			(conn GTXE1 RXEQMIX8 <== RXEQMIX8 RXEQMIX8)
			(conn GTXE1 RXEQMIX9 <== RXEQMIX9 RXEQMIX9)
			(conn GTXE1 RXGEARBOXSLIP <== RXGEARBOXSLIP RXGEARBOXSLIP)
			(conn GTXE1 RXN <== RXN RXN)
			(conn GTXE1 RXP <== RXP RXP)
			(conn GTXE1 RXPLLLKDETEN <== RXPLLLKDETEN RXPLLLKDETEN)
			(conn GTXE1 RXPLLPOWERDOWN <== RXPLLPOWERDOWN RXPLLPOWERDOWN)
			(conn GTXE1 RXPLLREFSELDY0 <== RXPLLREFSELDY0 RXPLLREFSELDY0)
			(conn GTXE1 RXPLLREFSELDY1 <== RXPLLREFSELDY1 RXPLLREFSELDY1)
			(conn GTXE1 RXPLLREFSELDY2 <== RXPLLREFSELDY2 RXPLLREFSELDY2)
			(conn GTXE1 RXPMASETPHASE <== RXPMASETPHASE RXPMASETPHASE)
			(conn GTXE1 RXPOLARITY <== RXPOLARITY RXPOLARITY)
			(conn GTXE1 RXPOWERDOWN0 <== RXPOWERDOWN0 RXPOWERDOWN0)
			(conn GTXE1 RXPOWERDOWN1 <== RXPOWERDOWN1 RXPOWERDOWN1)
			(conn GTXE1 RXRATE0 <== RXRATE0 RXRATE0)
			(conn GTXE1 RXRATE1 <== RXRATE1 RXRATE1)
			(conn GTXE1 RXRESET <== RXRESET RXRESET)
			(conn GTXE1 RXSLIDE <== RXSLIDE RXSLIDE)
			(conn GTXE1 RXUSRCLK <== RXUSRCLKINV OUT)
			(conn GTXE1 RXUSRCLK2 <== RXUSRCLK2INV OUT)
			(conn GTXE1 SCANCLK <== SCANCLKINV OUT)
			(conn GTXE1 SCANENB <== SCANENB SCANENB)
			(conn GTXE1 SCANIN0 <== SCANIN0 SCANIN0)
			(conn GTXE1 SCANIN1 <== SCANIN1 SCANIN1)
			(conn GTXE1 SCANIN2 <== SCANIN2 SCANIN2)
			(conn GTXE1 SCANIN3 <== SCANIN3 SCANIN3)
			(conn GTXE1 SCANIN4 <== SCANIN4 SCANIN4)
			(conn GTXE1 SCANMODEB <== SCANMODEB SCANMODEB)
			(conn GTXE1 SOUTHREFCLKRX0 <== SOUTHREFCLKRX0 SOUTHREFCLKRX0)
			(conn GTXE1 SOUTHREFCLKRX1 <== SOUTHREFCLKRX1 SOUTHREFCLKRX1)
			(conn GTXE1 SOUTHREFCLKTX0 <== SOUTHREFCLKTX0 SOUTHREFCLKTX0)
			(conn GTXE1 SOUTHREFCLKTX1 <== SOUTHREFCLKTX1 SOUTHREFCLKTX1)
			(conn GTXE1 TSTCLK0 <== TSTCLK0INV OUT)
			(conn GTXE1 TSTCLK1 <== TSTCLK1INV OUT)
			(conn GTXE1 TSTIN0 <== TSTIN0 TSTIN0)
			(conn GTXE1 TSTIN1 <== TSTIN1 TSTIN1)
			(conn GTXE1 TSTIN2 <== TSTIN2 TSTIN2)
			(conn GTXE1 TSTIN3 <== TSTIN3 TSTIN3)
			(conn GTXE1 TSTIN4 <== TSTIN4 TSTIN4)
			(conn GTXE1 TSTIN5 <== TSTIN5 TSTIN5)
			(conn GTXE1 TSTIN6 <== TSTIN6 TSTIN6)
			(conn GTXE1 TSTIN7 <== TSTIN7 TSTIN7)
			(conn GTXE1 TSTIN8 <== TSTIN8 TSTIN8)
			(conn GTXE1 TSTIN9 <== TSTIN9 TSTIN9)
			(conn GTXE1 TSTIN10 <== TSTIN10 TSTIN10)
			(conn GTXE1 TSTIN11 <== TSTIN11 TSTIN11)
			(conn GTXE1 TSTIN12 <== TSTIN12 TSTIN12)
			(conn GTXE1 TSTIN13 <== TSTIN13 TSTIN13)
			(conn GTXE1 TSTIN14 <== TSTIN14 TSTIN14)
			(conn GTXE1 TSTIN15 <== TSTIN15 TSTIN15)
			(conn GTXE1 TSTIN16 <== TSTIN16 TSTIN16)
			(conn GTXE1 TSTIN17 <== TSTIN17 TSTIN17)
			(conn GTXE1 TSTIN18 <== TSTIN18 TSTIN18)
			(conn GTXE1 TSTIN19 <== TSTIN19 TSTIN19)
			(conn GTXE1 TSTPWRDNOVRD <== TSTPWRDNOVRD TSTPWRDNOVRD)
			(conn GTXE1 TSTPWRDN0 <== TSTPWRDN0 TSTPWRDN0)
			(conn GTXE1 TSTPWRDN1 <== TSTPWRDN1 TSTPWRDN1)
			(conn GTXE1 TSTPWRDN2 <== TSTPWRDN2 TSTPWRDN2)
			(conn GTXE1 TSTPWRDN3 <== TSTPWRDN3 TSTPWRDN3)
			(conn GTXE1 TSTPWRDN4 <== TSTPWRDN4 TSTPWRDN4)
			(conn GTXE1 TXBUFDIFFCTRL0 <== TXBUFDIFFCTRL0 TXBUFDIFFCTRL0)
			(conn GTXE1 TXBUFDIFFCTRL1 <== TXBUFDIFFCTRL1 TXBUFDIFFCTRL1)
			(conn GTXE1 TXBUFDIFFCTRL2 <== TXBUFDIFFCTRL2 TXBUFDIFFCTRL2)
			(conn GTXE1 TXBYPASS8B10B0 <== TXBYPASS8B10B0 TXBYPASS8B10B0)
			(conn GTXE1 TXBYPASS8B10B1 <== TXBYPASS8B10B1 TXBYPASS8B10B1)
			(conn GTXE1 TXBYPASS8B10B2 <== TXBYPASS8B10B2 TXBYPASS8B10B2)
			(conn GTXE1 TXBYPASS8B10B3 <== TXBYPASS8B10B3 TXBYPASS8B10B3)
			(conn GTXE1 TXCHARDISPMODE0 <== TXCHARDISPMODE0 TXCHARDISPMODE0)
			(conn GTXE1 TXCHARDISPMODE1 <== TXCHARDISPMODE1 TXCHARDISPMODE1)
			(conn GTXE1 TXCHARDISPMODE2 <== TXCHARDISPMODE2 TXCHARDISPMODE2)
			(conn GTXE1 TXCHARDISPMODE3 <== TXCHARDISPMODE3 TXCHARDISPMODE3)
			(conn GTXE1 TXCHARDISPVAL0 <== TXCHARDISPVAL0 TXCHARDISPVAL0)
			(conn GTXE1 TXCHARDISPVAL1 <== TXCHARDISPVAL1 TXCHARDISPVAL1)
			(conn GTXE1 TXCHARDISPVAL2 <== TXCHARDISPVAL2 TXCHARDISPVAL2)
			(conn GTXE1 TXCHARDISPVAL3 <== TXCHARDISPVAL3 TXCHARDISPVAL3)
			(conn GTXE1 TXCHARISK0 <== TXCHARISK0 TXCHARISK0)
			(conn GTXE1 TXCHARISK1 <== TXCHARISK1 TXCHARISK1)
			(conn GTXE1 TXCHARISK2 <== TXCHARISK2 TXCHARISK2)
			(conn GTXE1 TXCHARISK3 <== TXCHARISK3 TXCHARISK3)
			(conn GTXE1 TXCOMINIT <== TXCOMINIT TXCOMINIT)
			(conn GTXE1 TXCOMSAS <== TXCOMSAS TXCOMSAS)
			(conn GTXE1 TXCOMWAKE <== TXCOMWAKE TXCOMWAKE)
			(conn GTXE1 TXDATA0 <== TXDATA0 TXDATA0)
			(conn GTXE1 TXDATA1 <== TXDATA1 TXDATA1)
			(conn GTXE1 TXDATA2 <== TXDATA2 TXDATA2)
			(conn GTXE1 TXDATA3 <== TXDATA3 TXDATA3)
			(conn GTXE1 TXDATA4 <== TXDATA4 TXDATA4)
			(conn GTXE1 TXDATA5 <== TXDATA5 TXDATA5)
			(conn GTXE1 TXDATA6 <== TXDATA6 TXDATA6)
			(conn GTXE1 TXDATA7 <== TXDATA7 TXDATA7)
			(conn GTXE1 TXDATA8 <== TXDATA8 TXDATA8)
			(conn GTXE1 TXDATA9 <== TXDATA9 TXDATA9)
			(conn GTXE1 TXDATA10 <== TXDATA10 TXDATA10)
			(conn GTXE1 TXDATA11 <== TXDATA11 TXDATA11)
			(conn GTXE1 TXDATA12 <== TXDATA12 TXDATA12)
			(conn GTXE1 TXDATA13 <== TXDATA13 TXDATA13)
			(conn GTXE1 TXDATA14 <== TXDATA14 TXDATA14)
			(conn GTXE1 TXDATA15 <== TXDATA15 TXDATA15)
			(conn GTXE1 TXDATA16 <== TXDATA16 TXDATA16)
			(conn GTXE1 TXDATA17 <== TXDATA17 TXDATA17)
			(conn GTXE1 TXDATA18 <== TXDATA18 TXDATA18)
			(conn GTXE1 TXDATA19 <== TXDATA19 TXDATA19)
			(conn GTXE1 TXDATA20 <== TXDATA20 TXDATA20)
			(conn GTXE1 TXDATA21 <== TXDATA21 TXDATA21)
			(conn GTXE1 TXDATA22 <== TXDATA22 TXDATA22)
			(conn GTXE1 TXDATA23 <== TXDATA23 TXDATA23)
			(conn GTXE1 TXDATA24 <== TXDATA24 TXDATA24)
			(conn GTXE1 TXDATA25 <== TXDATA25 TXDATA25)
			(conn GTXE1 TXDATA26 <== TXDATA26 TXDATA26)
			(conn GTXE1 TXDATA27 <== TXDATA27 TXDATA27)
			(conn GTXE1 TXDATA28 <== TXDATA28 TXDATA28)
			(conn GTXE1 TXDATA29 <== TXDATA29 TXDATA29)
			(conn GTXE1 TXDATA30 <== TXDATA30 TXDATA30)
			(conn GTXE1 TXDATA31 <== TXDATA31 TXDATA31)
			(conn GTXE1 TXDEEMPH <== TXDEEMPH TXDEEMPH)
			(conn GTXE1 TXDETECTRX <== TXDETECTRX TXDETECTRX)
			(conn GTXE1 TXDIFFCTRL0 <== TXDIFFCTRL0 TXDIFFCTRL0)
			(conn GTXE1 TXDIFFCTRL1 <== TXDIFFCTRL1 TXDIFFCTRL1)
			(conn GTXE1 TXDIFFCTRL2 <== TXDIFFCTRL2 TXDIFFCTRL2)
			(conn GTXE1 TXDIFFCTRL3 <== TXDIFFCTRL3 TXDIFFCTRL3)
			(conn GTXE1 TXDLYALIGNDISABLE <== TXDLYALIGNDISABLE TXDLYALIGNDISABLE)
			(conn GTXE1 TXDLYALIGNFORCEROTATEB <== TXDLYALIGNFORCEROTATEB TXDLYALIGNFORCEROTATEB)
			(conn GTXE1 TXDLYALIGNMONENB <== TXDLYALIGNMONENB TXDLYALIGNMONENB)
			(conn GTXE1 TXDLYALIGNOVERRIDE <== TXDLYALIGNOVERRIDE TXDLYALIGNOVERRIDE)
			(conn GTXE1 TXDLYALIGNRESET <== TXDLYALIGNRESET TXDLYALIGNRESET)
			(conn GTXE1 TXDLYALIGNTESTMODEENB <== TXDLYALIGNTESTMODEENB TXDLYALIGNTESTMODEENB)
			(conn GTXE1 TXDLYALIGNUPDSW <== TXDLYALIGNUPDSW TXDLYALIGNUPDSW)
			(conn GTXE1 TXELECIDLE <== TXELECIDLE TXELECIDLE)
			(conn GTXE1 TXENC8B10BUSE <== TXENC8B10BUSE TXENC8B10BUSE)
			(conn GTXE1 TXENPMAPHASEALIGN <== TXENPMAPHASEALIGN TXENPMAPHASEALIGN)
			(conn GTXE1 TXENPRBSTST0 <== TXENPRBSTST0 TXENPRBSTST0)
			(conn GTXE1 TXENPRBSTST1 <== TXENPRBSTST1 TXENPRBSTST1)
			(conn GTXE1 TXENPRBSTST2 <== TXENPRBSTST2 TXENPRBSTST2)
			(conn GTXE1 TXHEADER0 <== TXHEADER0 TXHEADER0)
			(conn GTXE1 TXHEADER1 <== TXHEADER1 TXHEADER1)
			(conn GTXE1 TXHEADER2 <== TXHEADER2 TXHEADER2)
			(conn GTXE1 TXINHIBIT <== TXINHIBIT TXINHIBIT)
			(conn GTXE1 TXMARGIN0 <== TXMARGIN0 TXMARGIN0)
			(conn GTXE1 TXMARGIN1 <== TXMARGIN1 TXMARGIN1)
			(conn GTXE1 TXMARGIN2 <== TXMARGIN2 TXMARGIN2)
			(conn GTXE1 TXPDOWNASYNCH <== TXPDOWNASYNCH TXPDOWNASYNCH)
			(conn GTXE1 TXPLLLKDETEN <== TXPLLLKDETEN TXPLLLKDETEN)
			(conn GTXE1 TXPLLPOWERDOWN <== TXPLLPOWERDOWN TXPLLPOWERDOWN)
			(conn GTXE1 TXPLLREFSELDY0 <== TXPLLREFSELDY0 TXPLLREFSELDY0)
			(conn GTXE1 TXPLLREFSELDY1 <== TXPLLREFSELDY1 TXPLLREFSELDY1)
			(conn GTXE1 TXPLLREFSELDY2 <== TXPLLREFSELDY2 TXPLLREFSELDY2)
			(conn GTXE1 TXPMASETPHASE <== TXPMASETPHASE TXPMASETPHASE)
			(conn GTXE1 TXPOLARITY <== TXPOLARITY TXPOLARITY)
			(conn GTXE1 TXPOSTEMPHASIS0 <== TXPOSTEMPHASIS0 TXPOSTEMPHASIS0)
			(conn GTXE1 TXPOSTEMPHASIS1 <== TXPOSTEMPHASIS1 TXPOSTEMPHASIS1)
			(conn GTXE1 TXPOSTEMPHASIS2 <== TXPOSTEMPHASIS2 TXPOSTEMPHASIS2)
			(conn GTXE1 TXPOSTEMPHASIS3 <== TXPOSTEMPHASIS3 TXPOSTEMPHASIS3)
			(conn GTXE1 TXPOSTEMPHASIS4 <== TXPOSTEMPHASIS4 TXPOSTEMPHASIS4)
			(conn GTXE1 TXPOWERDOWN0 <== TXPOWERDOWN0 TXPOWERDOWN0)
			(conn GTXE1 TXPOWERDOWN1 <== TXPOWERDOWN1 TXPOWERDOWN1)
			(conn GTXE1 TXPRBSFORCEERR <== TXPRBSFORCEERR TXPRBSFORCEERR)
			(conn GTXE1 TXPREEMPHASIS0 <== TXPREEMPHASIS0 TXPREEMPHASIS0)
			(conn GTXE1 TXPREEMPHASIS1 <== TXPREEMPHASIS1 TXPREEMPHASIS1)
			(conn GTXE1 TXPREEMPHASIS2 <== TXPREEMPHASIS2 TXPREEMPHASIS2)
			(conn GTXE1 TXPREEMPHASIS3 <== TXPREEMPHASIS3 TXPREEMPHASIS3)
			(conn GTXE1 TXRATE0 <== TXRATE0 TXRATE0)
			(conn GTXE1 TXRATE1 <== TXRATE1 TXRATE1)
			(conn GTXE1 TXRESET <== TXRESET TXRESET)
			(conn GTXE1 TXSEQUENCE0 <== TXSEQUENCE0 TXSEQUENCE0)
			(conn GTXE1 TXSEQUENCE1 <== TXSEQUENCE1 TXSEQUENCE1)
			(conn GTXE1 TXSEQUENCE2 <== TXSEQUENCE2 TXSEQUENCE2)
			(conn GTXE1 TXSEQUENCE3 <== TXSEQUENCE3 TXSEQUENCE3)
			(conn GTXE1 TXSEQUENCE4 <== TXSEQUENCE4 TXSEQUENCE4)
			(conn GTXE1 TXSEQUENCE5 <== TXSEQUENCE5 TXSEQUENCE5)
			(conn GTXE1 TXSEQUENCE6 <== TXSEQUENCE6 TXSEQUENCE6)
			(conn GTXE1 TXSTARTSEQ <== TXSTARTSEQ TXSTARTSEQ)
			(conn GTXE1 TXSWING <== TXSWING TXSWING)
			(conn GTXE1 TXUSRCLK <== TXUSRCLKINV OUT)
			(conn GTXE1 TXUSRCLK2 <== TXUSRCLK2INV OUT)
			(conn GTXE1 USRCODEERR <== USRCODEERR USRCODEERR)
		)
		(element USRCODEERR 1
			(pin USRCODEERR output)
			(conn USRCODEERR USRCODEERR ==> GTXE1 USRCODEERR)
		)
		(element TXUSRCLK2INV 3
			(pin OUT output)
			(pin TXUSRCLK2 input)
			(pin TXUSRCLK2_B input)
			(cfg TXUSRCLK2 TXUSRCLK2_B)
			(conn TXUSRCLK2INV OUT ==> GTXE1 TXUSRCLK2)
			(conn TXUSRCLK2INV TXUSRCLK2 <== TXUSRCLK2 TXUSRCLK2)
			(conn TXUSRCLK2INV TXUSRCLK2_B <== TXUSRCLK2 TXUSRCLK2)
		)
		(element TXUSRCLK2 1
			(pin TXUSRCLK2 output)
			(conn TXUSRCLK2 TXUSRCLK2 ==> TXUSRCLK2INV TXUSRCLK2)
			(conn TXUSRCLK2 TXUSRCLK2 ==> TXUSRCLK2INV TXUSRCLK2_B)
		)
		(element TXUSRCLKINV 3
			(pin OUT output)
			(pin TXUSRCLK input)
			(pin TXUSRCLK_B input)
			(cfg TXUSRCLK TXUSRCLK_B)
			(conn TXUSRCLKINV OUT ==> GTXE1 TXUSRCLK)
			(conn TXUSRCLKINV TXUSRCLK <== TXUSRCLK TXUSRCLK)
			(conn TXUSRCLKINV TXUSRCLK_B <== TXUSRCLK TXUSRCLK)
		)
		(element TXUSRCLK 1
			(pin TXUSRCLK output)
			(conn TXUSRCLK TXUSRCLK ==> TXUSRCLKINV TXUSRCLK)
			(conn TXUSRCLK TXUSRCLK ==> TXUSRCLKINV TXUSRCLK_B)
		)
		(element TXSWING 1
			(pin TXSWING output)
			(conn TXSWING TXSWING ==> GTXE1 TXSWING)
		)
		(element TXSTARTSEQ 1
			(pin TXSTARTSEQ output)
			(conn TXSTARTSEQ TXSTARTSEQ ==> GTXE1 TXSTARTSEQ)
		)
		(element TXSEQUENCE6 1
			(pin TXSEQUENCE6 output)
			(conn TXSEQUENCE6 TXSEQUENCE6 ==> GTXE1 TXSEQUENCE6)
		)
		(element TXSEQUENCE5 1
			(pin TXSEQUENCE5 output)
			(conn TXSEQUENCE5 TXSEQUENCE5 ==> GTXE1 TXSEQUENCE5)
		)
		(element TXSEQUENCE4 1
			(pin TXSEQUENCE4 output)
			(conn TXSEQUENCE4 TXSEQUENCE4 ==> GTXE1 TXSEQUENCE4)
		)
		(element TXSEQUENCE3 1
			(pin TXSEQUENCE3 output)
			(conn TXSEQUENCE3 TXSEQUENCE3 ==> GTXE1 TXSEQUENCE3)
		)
		(element TXSEQUENCE2 1
			(pin TXSEQUENCE2 output)
			(conn TXSEQUENCE2 TXSEQUENCE2 ==> GTXE1 TXSEQUENCE2)
		)
		(element TXSEQUENCE1 1
			(pin TXSEQUENCE1 output)
			(conn TXSEQUENCE1 TXSEQUENCE1 ==> GTXE1 TXSEQUENCE1)
		)
		(element TXSEQUENCE0 1
			(pin TXSEQUENCE0 output)
			(conn TXSEQUENCE0 TXSEQUENCE0 ==> GTXE1 TXSEQUENCE0)
		)
		(element TXRUNDISP3 1
			(pin TXRUNDISP3 input)
			(conn TXRUNDISP3 TXRUNDISP3 <== GTXE1 TXRUNDISP3)
		)
		(element TXRUNDISP2 1
			(pin TXRUNDISP2 input)
			(conn TXRUNDISP2 TXRUNDISP2 <== GTXE1 TXRUNDISP2)
		)
		(element TXRUNDISP1 1
			(pin TXRUNDISP1 input)
			(conn TXRUNDISP1 TXRUNDISP1 <== GTXE1 TXRUNDISP1)
		)
		(element TXRUNDISP0 1
			(pin TXRUNDISP0 input)
			(conn TXRUNDISP0 TXRUNDISP0 <== GTXE1 TXRUNDISP0)
		)
		(element TXRESETDONE 1
			(pin TXRESETDONE input)
			(conn TXRESETDONE TXRESETDONE <== GTXE1 TXRESETDONE)
		)
		(element TXRESET 1
			(pin TXRESET output)
			(conn TXRESET TXRESET ==> GTXE1 TXRESET)
		)
		(element TXRATE1 1
			(pin TXRATE1 output)
			(conn TXRATE1 TXRATE1 ==> GTXE1 TXRATE1)
		)
		(element TXRATE0 1
			(pin TXRATE0 output)
			(conn TXRATE0 TXRATE0 ==> GTXE1 TXRATE0)
		)
		(element TXRATEDONE 1
			(pin TXRATEDONE input)
			(conn TXRATEDONE TXRATEDONE <== GTXE1 TXRATEDONE)
		)
		(element TXPREEMPHASIS3 1
			(pin TXPREEMPHASIS3 output)
			(conn TXPREEMPHASIS3 TXPREEMPHASIS3 ==> GTXE1 TXPREEMPHASIS3)
		)
		(element TXPREEMPHASIS2 1
			(pin TXPREEMPHASIS2 output)
			(conn TXPREEMPHASIS2 TXPREEMPHASIS2 ==> GTXE1 TXPREEMPHASIS2)
		)
		(element TXPREEMPHASIS1 1
			(pin TXPREEMPHASIS1 output)
			(conn TXPREEMPHASIS1 TXPREEMPHASIS1 ==> GTXE1 TXPREEMPHASIS1)
		)
		(element TXPREEMPHASIS0 1
			(pin TXPREEMPHASIS0 output)
			(conn TXPREEMPHASIS0 TXPREEMPHASIS0 ==> GTXE1 TXPREEMPHASIS0)
		)
		(element TXPRBSFORCEERR 1
			(pin TXPRBSFORCEERR output)
			(conn TXPRBSFORCEERR TXPRBSFORCEERR ==> GTXE1 TXPRBSFORCEERR)
		)
		(element TXPOWERDOWN1 1
			(pin TXPOWERDOWN1 output)
			(conn TXPOWERDOWN1 TXPOWERDOWN1 ==> GTXE1 TXPOWERDOWN1)
		)
		(element TXPOWERDOWN0 1
			(pin TXPOWERDOWN0 output)
			(conn TXPOWERDOWN0 TXPOWERDOWN0 ==> GTXE1 TXPOWERDOWN0)
		)
		(element TXPOSTEMPHASIS4 1
			(pin TXPOSTEMPHASIS4 output)
			(conn TXPOSTEMPHASIS4 TXPOSTEMPHASIS4 ==> GTXE1 TXPOSTEMPHASIS4)
		)
		(element TXPOSTEMPHASIS3 1
			(pin TXPOSTEMPHASIS3 output)
			(conn TXPOSTEMPHASIS3 TXPOSTEMPHASIS3 ==> GTXE1 TXPOSTEMPHASIS3)
		)
		(element TXPOSTEMPHASIS2 1
			(pin TXPOSTEMPHASIS2 output)
			(conn TXPOSTEMPHASIS2 TXPOSTEMPHASIS2 ==> GTXE1 TXPOSTEMPHASIS2)
		)
		(element TXPOSTEMPHASIS1 1
			(pin TXPOSTEMPHASIS1 output)
			(conn TXPOSTEMPHASIS1 TXPOSTEMPHASIS1 ==> GTXE1 TXPOSTEMPHASIS1)
		)
		(element TXPOSTEMPHASIS0 1
			(pin TXPOSTEMPHASIS0 output)
			(conn TXPOSTEMPHASIS0 TXPOSTEMPHASIS0 ==> GTXE1 TXPOSTEMPHASIS0)
		)
		(element TXPOLARITY 1
			(pin TXPOLARITY output)
			(conn TXPOLARITY TXPOLARITY ==> GTXE1 TXPOLARITY)
		)
		(element TXPMASETPHASE 1
			(pin TXPMASETPHASE output)
			(conn TXPMASETPHASE TXPMASETPHASE ==> GTXE1 TXPMASETPHASE)
		)
		(element TXPLLREFSELDY2 1
			(pin TXPLLREFSELDY2 output)
			(conn TXPLLREFSELDY2 TXPLLREFSELDY2 ==> GTXE1 TXPLLREFSELDY2)
		)
		(element TXPLLREFSELDY1 1
			(pin TXPLLREFSELDY1 output)
			(conn TXPLLREFSELDY1 TXPLLREFSELDY1 ==> GTXE1 TXPLLREFSELDY1)
		)
		(element TXPLLREFSELDY0 1
			(pin TXPLLREFSELDY0 output)
			(conn TXPLLREFSELDY0 TXPLLREFSELDY0 ==> GTXE1 TXPLLREFSELDY0)
		)
		(element TXPLLPOWERDOWN 1
			(pin TXPLLPOWERDOWN output)
			(conn TXPLLPOWERDOWN TXPLLPOWERDOWN ==> GTXE1 TXPLLPOWERDOWN)
		)
		(element TXPLLLKDETEN 1
			(pin TXPLLLKDETEN output)
			(conn TXPLLLKDETEN TXPLLLKDETEN ==> GTXE1 TXPLLLKDETEN)
		)
		(element TXPLLLKDET 1
			(pin TXPLLLKDET input)
			(conn TXPLLLKDET TXPLLLKDET <== GTXE1 TXPLLLKDET)
		)
		(element TXPDOWNASYNCH 1
			(pin TXPDOWNASYNCH output)
			(conn TXPDOWNASYNCH TXPDOWNASYNCH ==> GTXE1 TXPDOWNASYNCH)
		)
		(element TXP 1
			(pin TXP input)
			(conn TXP TXP <== GTXE1 TXP)
		)
		(element TXOUTCLKPCS 1
			(pin TXOUTCLKPCS input)
			(conn TXOUTCLKPCS TXOUTCLKPCS <== GTXE1 TXOUTCLKPCS)
		)
		(element TXOUTCLK 1
			(pin TXOUTCLK input)
			(conn TXOUTCLK TXOUTCLK <== GTXE1 TXOUTCLK)
		)
		(element TXN 1
			(pin TXN input)
			(conn TXN TXN <== GTXE1 TXN)
		)
		(element TXMARGIN2 1
			(pin TXMARGIN2 output)
			(conn TXMARGIN2 TXMARGIN2 ==> GTXE1 TXMARGIN2)
		)
		(element TXMARGIN1 1
			(pin TXMARGIN1 output)
			(conn TXMARGIN1 TXMARGIN1 ==> GTXE1 TXMARGIN1)
		)
		(element TXMARGIN0 1
			(pin TXMARGIN0 output)
			(conn TXMARGIN0 TXMARGIN0 ==> GTXE1 TXMARGIN0)
		)
		(element TXKERR3 1
			(pin TXKERR3 input)
			(conn TXKERR3 TXKERR3 <== GTXE1 TXKERR3)
		)
		(element TXKERR2 1
			(pin TXKERR2 input)
			(conn TXKERR2 TXKERR2 <== GTXE1 TXKERR2)
		)
		(element TXKERR1 1
			(pin TXKERR1 input)
			(conn TXKERR1 TXKERR1 <== GTXE1 TXKERR1)
		)
		(element TXKERR0 1
			(pin TXKERR0 input)
			(conn TXKERR0 TXKERR0 <== GTXE1 TXKERR0)
		)
		(element TXINHIBIT 1
			(pin TXINHIBIT output)
			(conn TXINHIBIT TXINHIBIT ==> GTXE1 TXINHIBIT)
		)
		(element TXHEADER2 1
			(pin TXHEADER2 output)
			(conn TXHEADER2 TXHEADER2 ==> GTXE1 TXHEADER2)
		)
		(element TXHEADER1 1
			(pin TXHEADER1 output)
			(conn TXHEADER1 TXHEADER1 ==> GTXE1 TXHEADER1)
		)
		(element TXHEADER0 1
			(pin TXHEADER0 output)
			(conn TXHEADER0 TXHEADER0 ==> GTXE1 TXHEADER0)
		)
		(element TXGEARBOXREADY 1
			(pin TXGEARBOXREADY input)
			(conn TXGEARBOXREADY TXGEARBOXREADY <== GTXE1 TXGEARBOXREADY)
		)
		(element TXENPRBSTST2 1
			(pin TXENPRBSTST2 output)
			(conn TXENPRBSTST2 TXENPRBSTST2 ==> GTXE1 TXENPRBSTST2)
		)
		(element TXENPRBSTST1 1
			(pin TXENPRBSTST1 output)
			(conn TXENPRBSTST1 TXENPRBSTST1 ==> GTXE1 TXENPRBSTST1)
		)
		(element TXENPRBSTST0 1
			(pin TXENPRBSTST0 output)
			(conn TXENPRBSTST0 TXENPRBSTST0 ==> GTXE1 TXENPRBSTST0)
		)
		(element TXENPMAPHASEALIGN 1
			(pin TXENPMAPHASEALIGN output)
			(conn TXENPMAPHASEALIGN TXENPMAPHASEALIGN ==> GTXE1 TXENPMAPHASEALIGN)
		)
		(element TXENC8B10BUSE 1
			(pin TXENC8B10BUSE output)
			(conn TXENC8B10BUSE TXENC8B10BUSE ==> GTXE1 TXENC8B10BUSE)
		)
		(element TXELECIDLE 1
			(pin TXELECIDLE output)
			(conn TXELECIDLE TXELECIDLE ==> GTXE1 TXELECIDLE)
		)
		(element TXDLYALIGNUPDSW 1
			(pin TXDLYALIGNUPDSW output)
			(conn TXDLYALIGNUPDSW TXDLYALIGNUPDSW ==> GTXE1 TXDLYALIGNUPDSW)
		)
		(element TXDLYALIGNTESTMODEENB 1
			(pin TXDLYALIGNTESTMODEENB output)
			(conn TXDLYALIGNTESTMODEENB TXDLYALIGNTESTMODEENB ==> GTXE1 TXDLYALIGNTESTMODEENB)
		)
		(element TXDLYALIGNRESET 1
			(pin TXDLYALIGNRESET output)
			(conn TXDLYALIGNRESET TXDLYALIGNRESET ==> GTXE1 TXDLYALIGNRESET)
		)
		(element TXDLYALIGNOVERRIDE 1
			(pin TXDLYALIGNOVERRIDE output)
			(conn TXDLYALIGNOVERRIDE TXDLYALIGNOVERRIDE ==> GTXE1 TXDLYALIGNOVERRIDE)
		)
		(element TXDLYALIGNMONITOR7 1
			(pin TXDLYALIGNMONITOR7 input)
			(conn TXDLYALIGNMONITOR7 TXDLYALIGNMONITOR7 <== GTXE1 TXDLYALIGNMONITOR7)
		)
		(element TXDLYALIGNMONITOR6 1
			(pin TXDLYALIGNMONITOR6 input)
			(conn TXDLYALIGNMONITOR6 TXDLYALIGNMONITOR6 <== GTXE1 TXDLYALIGNMONITOR6)
		)
		(element TXDLYALIGNMONITOR5 1
			(pin TXDLYALIGNMONITOR5 input)
			(conn TXDLYALIGNMONITOR5 TXDLYALIGNMONITOR5 <== GTXE1 TXDLYALIGNMONITOR5)
		)
		(element TXDLYALIGNMONITOR4 1
			(pin TXDLYALIGNMONITOR4 input)
			(conn TXDLYALIGNMONITOR4 TXDLYALIGNMONITOR4 <== GTXE1 TXDLYALIGNMONITOR4)
		)
		(element TXDLYALIGNMONITOR3 1
			(pin TXDLYALIGNMONITOR3 input)
			(conn TXDLYALIGNMONITOR3 TXDLYALIGNMONITOR3 <== GTXE1 TXDLYALIGNMONITOR3)
		)
		(element TXDLYALIGNMONITOR2 1
			(pin TXDLYALIGNMONITOR2 input)
			(conn TXDLYALIGNMONITOR2 TXDLYALIGNMONITOR2 <== GTXE1 TXDLYALIGNMONITOR2)
		)
		(element TXDLYALIGNMONITOR1 1
			(pin TXDLYALIGNMONITOR1 input)
			(conn TXDLYALIGNMONITOR1 TXDLYALIGNMONITOR1 <== GTXE1 TXDLYALIGNMONITOR1)
		)
		(element TXDLYALIGNMONITOR0 1
			(pin TXDLYALIGNMONITOR0 input)
			(conn TXDLYALIGNMONITOR0 TXDLYALIGNMONITOR0 <== GTXE1 TXDLYALIGNMONITOR0)
		)
		(element TXDLYALIGNMONENB 1
			(pin TXDLYALIGNMONENB output)
			(conn TXDLYALIGNMONENB TXDLYALIGNMONENB ==> GTXE1 TXDLYALIGNMONENB)
		)
		(element TXDLYALIGNFORCEROTATEB 1
			(pin TXDLYALIGNFORCEROTATEB output)
			(conn TXDLYALIGNFORCEROTATEB TXDLYALIGNFORCEROTATEB ==> GTXE1 TXDLYALIGNFORCEROTATEB)
		)
		(element TXDLYALIGNDISABLE 1
			(pin TXDLYALIGNDISABLE output)
			(conn TXDLYALIGNDISABLE TXDLYALIGNDISABLE ==> GTXE1 TXDLYALIGNDISABLE)
		)
		(element TXDIFFCTRL3 1
			(pin TXDIFFCTRL3 output)
			(conn TXDIFFCTRL3 TXDIFFCTRL3 ==> GTXE1 TXDIFFCTRL3)
		)
		(element TXDIFFCTRL2 1
			(pin TXDIFFCTRL2 output)
			(conn TXDIFFCTRL2 TXDIFFCTRL2 ==> GTXE1 TXDIFFCTRL2)
		)
		(element TXDIFFCTRL1 1
			(pin TXDIFFCTRL1 output)
			(conn TXDIFFCTRL1 TXDIFFCTRL1 ==> GTXE1 TXDIFFCTRL1)
		)
		(element TXDIFFCTRL0 1
			(pin TXDIFFCTRL0 output)
			(conn TXDIFFCTRL0 TXDIFFCTRL0 ==> GTXE1 TXDIFFCTRL0)
		)
		(element TXDETECTRX 1
			(pin TXDETECTRX output)
			(conn TXDETECTRX TXDETECTRX ==> GTXE1 TXDETECTRX)
		)
		(element TXDEEMPH 1
			(pin TXDEEMPH output)
			(conn TXDEEMPH TXDEEMPH ==> GTXE1 TXDEEMPH)
		)
		(element TXDATA31 1
			(pin TXDATA31 output)
			(conn TXDATA31 TXDATA31 ==> GTXE1 TXDATA31)
		)
		(element TXDATA30 1
			(pin TXDATA30 output)
			(conn TXDATA30 TXDATA30 ==> GTXE1 TXDATA30)
		)
		(element TXDATA29 1
			(pin TXDATA29 output)
			(conn TXDATA29 TXDATA29 ==> GTXE1 TXDATA29)
		)
		(element TXDATA28 1
			(pin TXDATA28 output)
			(conn TXDATA28 TXDATA28 ==> GTXE1 TXDATA28)
		)
		(element TXDATA27 1
			(pin TXDATA27 output)
			(conn TXDATA27 TXDATA27 ==> GTXE1 TXDATA27)
		)
		(element TXDATA26 1
			(pin TXDATA26 output)
			(conn TXDATA26 TXDATA26 ==> GTXE1 TXDATA26)
		)
		(element TXDATA25 1
			(pin TXDATA25 output)
			(conn TXDATA25 TXDATA25 ==> GTXE1 TXDATA25)
		)
		(element TXDATA24 1
			(pin TXDATA24 output)
			(conn TXDATA24 TXDATA24 ==> GTXE1 TXDATA24)
		)
		(element TXDATA23 1
			(pin TXDATA23 output)
			(conn TXDATA23 TXDATA23 ==> GTXE1 TXDATA23)
		)
		(element TXDATA22 1
			(pin TXDATA22 output)
			(conn TXDATA22 TXDATA22 ==> GTXE1 TXDATA22)
		)
		(element TXDATA21 1
			(pin TXDATA21 output)
			(conn TXDATA21 TXDATA21 ==> GTXE1 TXDATA21)
		)
		(element TXDATA20 1
			(pin TXDATA20 output)
			(conn TXDATA20 TXDATA20 ==> GTXE1 TXDATA20)
		)
		(element TXDATA19 1
			(pin TXDATA19 output)
			(conn TXDATA19 TXDATA19 ==> GTXE1 TXDATA19)
		)
		(element TXDATA18 1
			(pin TXDATA18 output)
			(conn TXDATA18 TXDATA18 ==> GTXE1 TXDATA18)
		)
		(element TXDATA17 1
			(pin TXDATA17 output)
			(conn TXDATA17 TXDATA17 ==> GTXE1 TXDATA17)
		)
		(element TXDATA16 1
			(pin TXDATA16 output)
			(conn TXDATA16 TXDATA16 ==> GTXE1 TXDATA16)
		)
		(element TXDATA15 1
			(pin TXDATA15 output)
			(conn TXDATA15 TXDATA15 ==> GTXE1 TXDATA15)
		)
		(element TXDATA14 1
			(pin TXDATA14 output)
			(conn TXDATA14 TXDATA14 ==> GTXE1 TXDATA14)
		)
		(element TXDATA13 1
			(pin TXDATA13 output)
			(conn TXDATA13 TXDATA13 ==> GTXE1 TXDATA13)
		)
		(element TXDATA12 1
			(pin TXDATA12 output)
			(conn TXDATA12 TXDATA12 ==> GTXE1 TXDATA12)
		)
		(element TXDATA11 1
			(pin TXDATA11 output)
			(conn TXDATA11 TXDATA11 ==> GTXE1 TXDATA11)
		)
		(element TXDATA10 1
			(pin TXDATA10 output)
			(conn TXDATA10 TXDATA10 ==> GTXE1 TXDATA10)
		)
		(element TXDATA9 1
			(pin TXDATA9 output)
			(conn TXDATA9 TXDATA9 ==> GTXE1 TXDATA9)
		)
		(element TXDATA8 1
			(pin TXDATA8 output)
			(conn TXDATA8 TXDATA8 ==> GTXE1 TXDATA8)
		)
		(element TXDATA7 1
			(pin TXDATA7 output)
			(conn TXDATA7 TXDATA7 ==> GTXE1 TXDATA7)
		)
		(element TXDATA6 1
			(pin TXDATA6 output)
			(conn TXDATA6 TXDATA6 ==> GTXE1 TXDATA6)
		)
		(element TXDATA5 1
			(pin TXDATA5 output)
			(conn TXDATA5 TXDATA5 ==> GTXE1 TXDATA5)
		)
		(element TXDATA4 1
			(pin TXDATA4 output)
			(conn TXDATA4 TXDATA4 ==> GTXE1 TXDATA4)
		)
		(element TXDATA3 1
			(pin TXDATA3 output)
			(conn TXDATA3 TXDATA3 ==> GTXE1 TXDATA3)
		)
		(element TXDATA2 1
			(pin TXDATA2 output)
			(conn TXDATA2 TXDATA2 ==> GTXE1 TXDATA2)
		)
		(element TXDATA1 1
			(pin TXDATA1 output)
			(conn TXDATA1 TXDATA1 ==> GTXE1 TXDATA1)
		)
		(element TXDATA0 1
			(pin TXDATA0 output)
			(conn TXDATA0 TXDATA0 ==> GTXE1 TXDATA0)
		)
		(element TXCOMWAKE 1
			(pin TXCOMWAKE output)
			(conn TXCOMWAKE TXCOMWAKE ==> GTXE1 TXCOMWAKE)
		)
		(element TXCOMSAS 1
			(pin TXCOMSAS output)
			(conn TXCOMSAS TXCOMSAS ==> GTXE1 TXCOMSAS)
		)
		(element TXCOMINIT 1
			(pin TXCOMINIT output)
			(conn TXCOMINIT TXCOMINIT ==> GTXE1 TXCOMINIT)
		)
		(element TXCHARISK3 1
			(pin TXCHARISK3 output)
			(conn TXCHARISK3 TXCHARISK3 ==> GTXE1 TXCHARISK3)
		)
		(element TXCHARISK2 1
			(pin TXCHARISK2 output)
			(conn TXCHARISK2 TXCHARISK2 ==> GTXE1 TXCHARISK2)
		)
		(element TXCHARISK1 1
			(pin TXCHARISK1 output)
			(conn TXCHARISK1 TXCHARISK1 ==> GTXE1 TXCHARISK1)
		)
		(element TXCHARISK0 1
			(pin TXCHARISK0 output)
			(conn TXCHARISK0 TXCHARISK0 ==> GTXE1 TXCHARISK0)
		)
		(element TXCHARDISPVAL3 1
			(pin TXCHARDISPVAL3 output)
			(conn TXCHARDISPVAL3 TXCHARDISPVAL3 ==> GTXE1 TXCHARDISPVAL3)
		)
		(element TXCHARDISPVAL2 1
			(pin TXCHARDISPVAL2 output)
			(conn TXCHARDISPVAL2 TXCHARDISPVAL2 ==> GTXE1 TXCHARDISPVAL2)
		)
		(element TXCHARDISPVAL1 1
			(pin TXCHARDISPVAL1 output)
			(conn TXCHARDISPVAL1 TXCHARDISPVAL1 ==> GTXE1 TXCHARDISPVAL1)
		)
		(element TXCHARDISPVAL0 1
			(pin TXCHARDISPVAL0 output)
			(conn TXCHARDISPVAL0 TXCHARDISPVAL0 ==> GTXE1 TXCHARDISPVAL0)
		)
		(element TXCHARDISPMODE3 1
			(pin TXCHARDISPMODE3 output)
			(conn TXCHARDISPMODE3 TXCHARDISPMODE3 ==> GTXE1 TXCHARDISPMODE3)
		)
		(element TXCHARDISPMODE2 1
			(pin TXCHARDISPMODE2 output)
			(conn TXCHARDISPMODE2 TXCHARDISPMODE2 ==> GTXE1 TXCHARDISPMODE2)
		)
		(element TXCHARDISPMODE1 1
			(pin TXCHARDISPMODE1 output)
			(conn TXCHARDISPMODE1 TXCHARDISPMODE1 ==> GTXE1 TXCHARDISPMODE1)
		)
		(element TXCHARDISPMODE0 1
			(pin TXCHARDISPMODE0 output)
			(conn TXCHARDISPMODE0 TXCHARDISPMODE0 ==> GTXE1 TXCHARDISPMODE0)
		)
		(element TXBYPASS8B10B3 1
			(pin TXBYPASS8B10B3 output)
			(conn TXBYPASS8B10B3 TXBYPASS8B10B3 ==> GTXE1 TXBYPASS8B10B3)
		)
		(element TXBYPASS8B10B2 1
			(pin TXBYPASS8B10B2 output)
			(conn TXBYPASS8B10B2 TXBYPASS8B10B2 ==> GTXE1 TXBYPASS8B10B2)
		)
		(element TXBYPASS8B10B1 1
			(pin TXBYPASS8B10B1 output)
			(conn TXBYPASS8B10B1 TXBYPASS8B10B1 ==> GTXE1 TXBYPASS8B10B1)
		)
		(element TXBYPASS8B10B0 1
			(pin TXBYPASS8B10B0 output)
			(conn TXBYPASS8B10B0 TXBYPASS8B10B0 ==> GTXE1 TXBYPASS8B10B0)
		)
		(element TXBUFSTATUS1 1
			(pin TXBUFSTATUS1 input)
			(conn TXBUFSTATUS1 TXBUFSTATUS1 <== GTXE1 TXBUFSTATUS1)
		)
		(element TXBUFSTATUS0 1
			(pin TXBUFSTATUS0 input)
			(conn TXBUFSTATUS0 TXBUFSTATUS0 <== GTXE1 TXBUFSTATUS0)
		)
		(element TXBUFDIFFCTRL2 1
			(pin TXBUFDIFFCTRL2 output)
			(conn TXBUFDIFFCTRL2 TXBUFDIFFCTRL2 ==> GTXE1 TXBUFDIFFCTRL2)
		)
		(element TXBUFDIFFCTRL1 1
			(pin TXBUFDIFFCTRL1 output)
			(conn TXBUFDIFFCTRL1 TXBUFDIFFCTRL1 ==> GTXE1 TXBUFDIFFCTRL1)
		)
		(element TXBUFDIFFCTRL0 1
			(pin TXBUFDIFFCTRL0 output)
			(conn TXBUFDIFFCTRL0 TXBUFDIFFCTRL0 ==> GTXE1 TXBUFDIFFCTRL0)
		)
		(element TSTPWRDN4 1
			(pin TSTPWRDN4 output)
			(conn TSTPWRDN4 TSTPWRDN4 ==> GTXE1 TSTPWRDN4)
		)
		(element TSTPWRDN3 1
			(pin TSTPWRDN3 output)
			(conn TSTPWRDN3 TSTPWRDN3 ==> GTXE1 TSTPWRDN3)
		)
		(element TSTPWRDN2 1
			(pin TSTPWRDN2 output)
			(conn TSTPWRDN2 TSTPWRDN2 ==> GTXE1 TSTPWRDN2)
		)
		(element TSTPWRDN1 1
			(pin TSTPWRDN1 output)
			(conn TSTPWRDN1 TSTPWRDN1 ==> GTXE1 TSTPWRDN1)
		)
		(element TSTPWRDN0 1
			(pin TSTPWRDN0 output)
			(conn TSTPWRDN0 TSTPWRDN0 ==> GTXE1 TSTPWRDN0)
		)
		(element TSTPWRDNOVRD 1
			(pin TSTPWRDNOVRD output)
			(conn TSTPWRDNOVRD TSTPWRDNOVRD ==> GTXE1 TSTPWRDNOVRD)
		)
		(element TSTOUT9 1
			(pin TSTOUT9 input)
			(conn TSTOUT9 TSTOUT9 <== GTXE1 TSTOUT9)
		)
		(element TSTOUT8 1
			(pin TSTOUT8 input)
			(conn TSTOUT8 TSTOUT8 <== GTXE1 TSTOUT8)
		)
		(element TSTOUT7 1
			(pin TSTOUT7 input)
			(conn TSTOUT7 TSTOUT7 <== GTXE1 TSTOUT7)
		)
		(element TSTOUT6 1
			(pin TSTOUT6 input)
			(conn TSTOUT6 TSTOUT6 <== GTXE1 TSTOUT6)
		)
		(element TSTOUT5 1
			(pin TSTOUT5 input)
			(conn TSTOUT5 TSTOUT5 <== GTXE1 TSTOUT5)
		)
		(element TSTOUT4 1
			(pin TSTOUT4 input)
			(conn TSTOUT4 TSTOUT4 <== GTXE1 TSTOUT4)
		)
		(element TSTOUT3 1
			(pin TSTOUT3 input)
			(conn TSTOUT3 TSTOUT3 <== GTXE1 TSTOUT3)
		)
		(element TSTOUT2 1
			(pin TSTOUT2 input)
			(conn TSTOUT2 TSTOUT2 <== GTXE1 TSTOUT2)
		)
		(element TSTOUT1 1
			(pin TSTOUT1 input)
			(conn TSTOUT1 TSTOUT1 <== GTXE1 TSTOUT1)
		)
		(element TSTOUT0 1
			(pin TSTOUT0 input)
			(conn TSTOUT0 TSTOUT0 <== GTXE1 TSTOUT0)
		)
		(element TSTIN19 1
			(pin TSTIN19 output)
			(conn TSTIN19 TSTIN19 ==> GTXE1 TSTIN19)
		)
		(element TSTIN18 1
			(pin TSTIN18 output)
			(conn TSTIN18 TSTIN18 ==> GTXE1 TSTIN18)
		)
		(element TSTIN17 1
			(pin TSTIN17 output)
			(conn TSTIN17 TSTIN17 ==> GTXE1 TSTIN17)
		)
		(element TSTIN16 1
			(pin TSTIN16 output)
			(conn TSTIN16 TSTIN16 ==> GTXE1 TSTIN16)
		)
		(element TSTIN15 1
			(pin TSTIN15 output)
			(conn TSTIN15 TSTIN15 ==> GTXE1 TSTIN15)
		)
		(element TSTIN14 1
			(pin TSTIN14 output)
			(conn TSTIN14 TSTIN14 ==> GTXE1 TSTIN14)
		)
		(element TSTIN13 1
			(pin TSTIN13 output)
			(conn TSTIN13 TSTIN13 ==> GTXE1 TSTIN13)
		)
		(element TSTIN12 1
			(pin TSTIN12 output)
			(conn TSTIN12 TSTIN12 ==> GTXE1 TSTIN12)
		)
		(element TSTIN11 1
			(pin TSTIN11 output)
			(conn TSTIN11 TSTIN11 ==> GTXE1 TSTIN11)
		)
		(element TSTIN10 1
			(pin TSTIN10 output)
			(conn TSTIN10 TSTIN10 ==> GTXE1 TSTIN10)
		)
		(element TSTIN9 1
			(pin TSTIN9 output)
			(conn TSTIN9 TSTIN9 ==> GTXE1 TSTIN9)
		)
		(element TSTIN8 1
			(pin TSTIN8 output)
			(conn TSTIN8 TSTIN8 ==> GTXE1 TSTIN8)
		)
		(element TSTIN7 1
			(pin TSTIN7 output)
			(conn TSTIN7 TSTIN7 ==> GTXE1 TSTIN7)
		)
		(element TSTIN6 1
			(pin TSTIN6 output)
			(conn TSTIN6 TSTIN6 ==> GTXE1 TSTIN6)
		)
		(element TSTIN5 1
			(pin TSTIN5 output)
			(conn TSTIN5 TSTIN5 ==> GTXE1 TSTIN5)
		)
		(element TSTIN4 1
			(pin TSTIN4 output)
			(conn TSTIN4 TSTIN4 ==> GTXE1 TSTIN4)
		)
		(element TSTIN3 1
			(pin TSTIN3 output)
			(conn TSTIN3 TSTIN3 ==> GTXE1 TSTIN3)
		)
		(element TSTIN2 1
			(pin TSTIN2 output)
			(conn TSTIN2 TSTIN2 ==> GTXE1 TSTIN2)
		)
		(element TSTIN1 1
			(pin TSTIN1 output)
			(conn TSTIN1 TSTIN1 ==> GTXE1 TSTIN1)
		)
		(element TSTIN0 1
			(pin TSTIN0 output)
			(conn TSTIN0 TSTIN0 ==> GTXE1 TSTIN0)
		)
		(element TSTCLK1INV 3
			(pin OUT output)
			(pin TSTCLK1 input)
			(pin TSTCLK1_B input)
			(cfg TSTCLK1 TSTCLK1_B)
			(conn TSTCLK1INV OUT ==> GTXE1 TSTCLK1)
			(conn TSTCLK1INV TSTCLK1 <== TSTCLK1 TSTCLK1)
			(conn TSTCLK1INV TSTCLK1_B <== TSTCLK1 TSTCLK1)
		)
		(element TSTCLK1 1
			(pin TSTCLK1 output)
			(conn TSTCLK1 TSTCLK1 ==> TSTCLK1INV TSTCLK1)
			(conn TSTCLK1 TSTCLK1 ==> TSTCLK1INV TSTCLK1_B)
		)
		(element TSTCLK0INV 3
			(pin OUT output)
			(pin TSTCLK0 input)
			(pin TSTCLK0_B input)
			(cfg TSTCLK0 TSTCLK0_B)
			(conn TSTCLK0INV OUT ==> GTXE1 TSTCLK0)
			(conn TSTCLK0INV TSTCLK0 <== TSTCLK0 TSTCLK0)
			(conn TSTCLK0INV TSTCLK0_B <== TSTCLK0 TSTCLK0)
		)
		(element TSTCLK0 1
			(pin TSTCLK0 output)
			(conn TSTCLK0 TSTCLK0 ==> TSTCLK0INV TSTCLK0)
			(conn TSTCLK0 TSTCLK0 ==> TSTCLK0INV TSTCLK0_B)
		)
		(element SOUTHREFCLKTX1 1
			(pin SOUTHREFCLKTX1 output)
			(conn SOUTHREFCLKTX1 SOUTHREFCLKTX1 ==> GTXE1 SOUTHREFCLKTX1)
		)
		(element SOUTHREFCLKTX0 1
			(pin SOUTHREFCLKTX0 output)
			(conn SOUTHREFCLKTX0 SOUTHREFCLKTX0 ==> GTXE1 SOUTHREFCLKTX0)
		)
		(element SOUTHREFCLKRX1 1
			(pin SOUTHREFCLKRX1 output)
			(conn SOUTHREFCLKRX1 SOUTHREFCLKRX1 ==> GTXE1 SOUTHREFCLKRX1)
		)
		(element SOUTHREFCLKRX0 1
			(pin SOUTHREFCLKRX0 output)
			(conn SOUTHREFCLKRX0 SOUTHREFCLKRX0 ==> GTXE1 SOUTHREFCLKRX0)
		)
		(element SCANOUT4 1
			(pin SCANOUT4 input)
			(conn SCANOUT4 SCANOUT4 <== GTXE1 SCANOUT4)
		)
		(element SCANOUT3 1
			(pin SCANOUT3 input)
			(conn SCANOUT3 SCANOUT3 <== GTXE1 SCANOUT3)
		)
		(element SCANOUT2 1
			(pin SCANOUT2 input)
			(conn SCANOUT2 SCANOUT2 <== GTXE1 SCANOUT2)
		)
		(element SCANOUT1 1
			(pin SCANOUT1 input)
			(conn SCANOUT1 SCANOUT1 <== GTXE1 SCANOUT1)
		)
		(element SCANOUT0 1
			(pin SCANOUT0 input)
			(conn SCANOUT0 SCANOUT0 <== GTXE1 SCANOUT0)
		)
		(element SCANMODEB 1
			(pin SCANMODEB output)
			(conn SCANMODEB SCANMODEB ==> GTXE1 SCANMODEB)
		)
		(element SCANIN4 1
			(pin SCANIN4 output)
			(conn SCANIN4 SCANIN4 ==> GTXE1 SCANIN4)
		)
		(element SCANIN3 1
			(pin SCANIN3 output)
			(conn SCANIN3 SCANIN3 ==> GTXE1 SCANIN3)
		)
		(element SCANIN2 1
			(pin SCANIN2 output)
			(conn SCANIN2 SCANIN2 ==> GTXE1 SCANIN2)
		)
		(element SCANIN1 1
			(pin SCANIN1 output)
			(conn SCANIN1 SCANIN1 ==> GTXE1 SCANIN1)
		)
		(element SCANIN0 1
			(pin SCANIN0 output)
			(conn SCANIN0 SCANIN0 ==> GTXE1 SCANIN0)
		)
		(element SCANENB 1
			(pin SCANENB output)
			(conn SCANENB SCANENB ==> GTXE1 SCANENB)
		)
		(element SCANCLKINV 3
			(pin OUT output)
			(pin SCANCLK input)
			(pin SCANCLK_B input)
			(cfg SCANCLK SCANCLK_B)
			(conn SCANCLKINV OUT ==> GTXE1 SCANCLK)
			(conn SCANCLKINV SCANCLK <== SCANCLK SCANCLK)
			(conn SCANCLKINV SCANCLK_B <== SCANCLK SCANCLK)
		)
		(element SCANCLK 1
			(pin SCANCLK output)
			(conn SCANCLK SCANCLK ==> SCANCLKINV SCANCLK)
			(conn SCANCLK SCANCLK ==> SCANCLKINV SCANCLK_B)
		)
		(element RXVALID 1
			(pin RXVALID input)
			(conn RXVALID RXVALID <== GTXE1 RXVALID)
		)
		(element RXUSRCLK2INV 3
			(pin OUT output)
			(pin RXUSRCLK2 input)
			(pin RXUSRCLK2_B input)
			(cfg RXUSRCLK2 RXUSRCLK2_B)
			(conn RXUSRCLK2INV OUT ==> GTXE1 RXUSRCLK2)
			(conn RXUSRCLK2INV RXUSRCLK2 <== RXUSRCLK2 RXUSRCLK2)
			(conn RXUSRCLK2INV RXUSRCLK2_B <== RXUSRCLK2 RXUSRCLK2)
		)
		(element RXUSRCLK2 1
			(pin RXUSRCLK2 output)
			(conn RXUSRCLK2 RXUSRCLK2 ==> RXUSRCLK2INV RXUSRCLK2)
			(conn RXUSRCLK2 RXUSRCLK2 ==> RXUSRCLK2INV RXUSRCLK2_B)
		)
		(element RXUSRCLKINV 3
			(pin OUT output)
			(pin RXUSRCLK input)
			(pin RXUSRCLK_B input)
			(cfg RXUSRCLK RXUSRCLK_B)
			(conn RXUSRCLKINV OUT ==> GTXE1 RXUSRCLK)
			(conn RXUSRCLKINV RXUSRCLK <== RXUSRCLK RXUSRCLK)
			(conn RXUSRCLKINV RXUSRCLK_B <== RXUSRCLK RXUSRCLK)
		)
		(element RXUSRCLK 1
			(pin RXUSRCLK output)
			(conn RXUSRCLK RXUSRCLK ==> RXUSRCLKINV RXUSRCLK)
			(conn RXUSRCLK RXUSRCLK ==> RXUSRCLKINV RXUSRCLK_B)
		)
		(element RXSTATUS2 1
			(pin RXSTATUS2 input)
			(conn RXSTATUS2 RXSTATUS2 <== GTXE1 RXSTATUS2)
		)
		(element RXSTATUS1 1
			(pin RXSTATUS1 input)
			(conn RXSTATUS1 RXSTATUS1 <== GTXE1 RXSTATUS1)
		)
		(element RXSTATUS0 1
			(pin RXSTATUS0 input)
			(conn RXSTATUS0 RXSTATUS0 <== GTXE1 RXSTATUS0)
		)
		(element RXSTARTOFSEQ 1
			(pin RXSTARTOFSEQ input)
			(conn RXSTARTOFSEQ RXSTARTOFSEQ <== GTXE1 RXSTARTOFSEQ)
		)
		(element RXSLIDE 1
			(pin RXSLIDE output)
			(conn RXSLIDE RXSLIDE ==> GTXE1 RXSLIDE)
		)
		(element RXRUNDISP3 1
			(pin RXRUNDISP3 input)
			(conn RXRUNDISP3 RXRUNDISP3 <== GTXE1 RXRUNDISP3)
		)
		(element RXRUNDISP2 1
			(pin RXRUNDISP2 input)
			(conn RXRUNDISP2 RXRUNDISP2 <== GTXE1 RXRUNDISP2)
		)
		(element RXRUNDISP1 1
			(pin RXRUNDISP1 input)
			(conn RXRUNDISP1 RXRUNDISP1 <== GTXE1 RXRUNDISP1)
		)
		(element RXRUNDISP0 1
			(pin RXRUNDISP0 input)
			(conn RXRUNDISP0 RXRUNDISP0 <== GTXE1 RXRUNDISP0)
		)
		(element RXRESETDONE 1
			(pin RXRESETDONE input)
			(conn RXRESETDONE RXRESETDONE <== GTXE1 RXRESETDONE)
		)
		(element RXRESET 1
			(pin RXRESET output)
			(conn RXRESET RXRESET ==> GTXE1 RXRESET)
		)
		(element RXRECCLKPCS 1
			(pin RXRECCLKPCS input)
			(conn RXRECCLKPCS RXRECCLKPCS <== GTXE1 RXRECCLKPCS)
		)
		(element RXRECCLK 1
			(pin RXRECCLK input)
			(conn RXRECCLK RXRECCLK <== GTXE1 RXRECCLK)
		)
		(element RXRATE1 1
			(pin RXRATE1 output)
			(conn RXRATE1 RXRATE1 ==> GTXE1 RXRATE1)
		)
		(element RXRATE0 1
			(pin RXRATE0 output)
			(conn RXRATE0 RXRATE0 ==> GTXE1 RXRATE0)
		)
		(element RXRATEDONE 1
			(pin RXRATEDONE input)
			(conn RXRATEDONE RXRATEDONE <== GTXE1 RXRATEDONE)
		)
		(element RXPRBSERR 1
			(pin RXPRBSERR input)
			(conn RXPRBSERR RXPRBSERR <== GTXE1 RXPRBSERR)
		)
		(element RXPOWERDOWN1 1
			(pin RXPOWERDOWN1 output)
			(conn RXPOWERDOWN1 RXPOWERDOWN1 ==> GTXE1 RXPOWERDOWN1)
		)
		(element RXPOWERDOWN0 1
			(pin RXPOWERDOWN0 output)
			(conn RXPOWERDOWN0 RXPOWERDOWN0 ==> GTXE1 RXPOWERDOWN0)
		)
		(element RXPOLARITY 1
			(pin RXPOLARITY output)
			(conn RXPOLARITY RXPOLARITY ==> GTXE1 RXPOLARITY)
		)
		(element RXPMASETPHASE 1
			(pin RXPMASETPHASE output)
			(conn RXPMASETPHASE RXPMASETPHASE ==> GTXE1 RXPMASETPHASE)
		)
		(element RXPLLREFSELDY2 1
			(pin RXPLLREFSELDY2 output)
			(conn RXPLLREFSELDY2 RXPLLREFSELDY2 ==> GTXE1 RXPLLREFSELDY2)
		)
		(element RXPLLREFSELDY1 1
			(pin RXPLLREFSELDY1 output)
			(conn RXPLLREFSELDY1 RXPLLREFSELDY1 ==> GTXE1 RXPLLREFSELDY1)
		)
		(element RXPLLREFSELDY0 1
			(pin RXPLLREFSELDY0 output)
			(conn RXPLLREFSELDY0 RXPLLREFSELDY0 ==> GTXE1 RXPLLREFSELDY0)
		)
		(element RXPLLPOWERDOWN 1
			(pin RXPLLPOWERDOWN output)
			(conn RXPLLPOWERDOWN RXPLLPOWERDOWN ==> GTXE1 RXPLLPOWERDOWN)
		)
		(element RXPLLLKDETEN 1
			(pin RXPLLLKDETEN output)
			(conn RXPLLLKDETEN RXPLLLKDETEN ==> GTXE1 RXPLLLKDETEN)
		)
		(element RXPLLLKDET 1
			(pin RXPLLLKDET input)
			(conn RXPLLLKDET RXPLLLKDET <== GTXE1 RXPLLLKDET)
		)
		(element RXP 1
			(pin RXP output)
			(conn RXP RXP ==> GTXE1 RXP)
		)
		(element RXOVERSAMPLEERR 1
			(pin RXOVERSAMPLEERR input)
			(conn RXOVERSAMPLEERR RXOVERSAMPLEERR <== GTXE1 RXOVERSAMPLEERR)
		)
		(element RXNOTINTABLE3 1
			(pin RXNOTINTABLE3 input)
			(conn RXNOTINTABLE3 RXNOTINTABLE3 <== GTXE1 RXNOTINTABLE3)
		)
		(element RXNOTINTABLE2 1
			(pin RXNOTINTABLE2 input)
			(conn RXNOTINTABLE2 RXNOTINTABLE2 <== GTXE1 RXNOTINTABLE2)
		)
		(element RXNOTINTABLE1 1
			(pin RXNOTINTABLE1 input)
			(conn RXNOTINTABLE1 RXNOTINTABLE1 <== GTXE1 RXNOTINTABLE1)
		)
		(element RXNOTINTABLE0 1
			(pin RXNOTINTABLE0 input)
			(conn RXNOTINTABLE0 RXNOTINTABLE0 <== GTXE1 RXNOTINTABLE0)
		)
		(element RXN 1
			(pin RXN output)
			(conn RXN RXN ==> GTXE1 RXN)
		)
		(element RXLOSSOFSYNC1 1
			(pin RXLOSSOFSYNC1 input)
			(conn RXLOSSOFSYNC1 RXLOSSOFSYNC1 <== GTXE1 RXLOSSOFSYNC1)
		)
		(element RXLOSSOFSYNC0 1
			(pin RXLOSSOFSYNC0 input)
			(conn RXLOSSOFSYNC0 RXLOSSOFSYNC0 <== GTXE1 RXLOSSOFSYNC0)
		)
		(element RXHEADER2 1
			(pin RXHEADER2 input)
			(conn RXHEADER2 RXHEADER2 <== GTXE1 RXHEADER2)
		)
		(element RXHEADER1 1
			(pin RXHEADER1 input)
			(conn RXHEADER1 RXHEADER1 <== GTXE1 RXHEADER1)
		)
		(element RXHEADER0 1
			(pin RXHEADER0 input)
			(conn RXHEADER0 RXHEADER0 <== GTXE1 RXHEADER0)
		)
		(element RXHEADERVALID 1
			(pin RXHEADERVALID input)
			(conn RXHEADERVALID RXHEADERVALID <== GTXE1 RXHEADERVALID)
		)
		(element RXGEARBOXSLIP 1
			(pin RXGEARBOXSLIP output)
			(conn RXGEARBOXSLIP RXGEARBOXSLIP ==> GTXE1 RXGEARBOXSLIP)
		)
		(element RXEQMIX9 1
			(pin RXEQMIX9 output)
			(conn RXEQMIX9 RXEQMIX9 ==> GTXE1 RXEQMIX9)
		)
		(element RXEQMIX8 1
			(pin RXEQMIX8 output)
			(conn RXEQMIX8 RXEQMIX8 ==> GTXE1 RXEQMIX8)
		)
		(element RXEQMIX7 1
			(pin RXEQMIX7 output)
			(conn RXEQMIX7 RXEQMIX7 ==> GTXE1 RXEQMIX7)
		)
		(element RXEQMIX6 1
			(pin RXEQMIX6 output)
			(conn RXEQMIX6 RXEQMIX6 ==> GTXE1 RXEQMIX6)
		)
		(element RXEQMIX5 1
			(pin RXEQMIX5 output)
			(conn RXEQMIX5 RXEQMIX5 ==> GTXE1 RXEQMIX5)
		)
		(element RXEQMIX4 1
			(pin RXEQMIX4 output)
			(conn RXEQMIX4 RXEQMIX4 ==> GTXE1 RXEQMIX4)
		)
		(element RXEQMIX3 1
			(pin RXEQMIX3 output)
			(conn RXEQMIX3 RXEQMIX3 ==> GTXE1 RXEQMIX3)
		)
		(element RXEQMIX2 1
			(pin RXEQMIX2 output)
			(conn RXEQMIX2 RXEQMIX2 ==> GTXE1 RXEQMIX2)
		)
		(element RXEQMIX1 1
			(pin RXEQMIX1 output)
			(conn RXEQMIX1 RXEQMIX1 ==> GTXE1 RXEQMIX1)
		)
		(element RXEQMIX0 1
			(pin RXEQMIX0 output)
			(conn RXEQMIX0 RXEQMIX0 ==> GTXE1 RXEQMIX0)
		)
		(element RXENSAMPLEALIGN 1
			(pin RXENSAMPLEALIGN output)
			(conn RXENSAMPLEALIGN RXENSAMPLEALIGN ==> GTXE1 RXENSAMPLEALIGN)
		)
		(element RXENPRBSTST2 1
			(pin RXENPRBSTST2 output)
			(conn RXENPRBSTST2 RXENPRBSTST2 ==> GTXE1 RXENPRBSTST2)
		)
		(element RXENPRBSTST1 1
			(pin RXENPRBSTST1 output)
			(conn RXENPRBSTST1 RXENPRBSTST1 ==> GTXE1 RXENPRBSTST1)
		)
		(element RXENPRBSTST0 1
			(pin RXENPRBSTST0 output)
			(conn RXENPRBSTST0 RXENPRBSTST0 ==> GTXE1 RXENPRBSTST0)
		)
		(element RXENPMAPHASEALIGN 1
			(pin RXENPMAPHASEALIGN output)
			(conn RXENPMAPHASEALIGN RXENPMAPHASEALIGN ==> GTXE1 RXENPMAPHASEALIGN)
		)
		(element RXENPCOMMAALIGN 1
			(pin RXENPCOMMAALIGN output)
			(conn RXENPCOMMAALIGN RXENPCOMMAALIGN ==> GTXE1 RXENPCOMMAALIGN)
		)
		(element RXENMCOMMAALIGN 1
			(pin RXENMCOMMAALIGN output)
			(conn RXENMCOMMAALIGN RXENMCOMMAALIGN ==> GTXE1 RXENMCOMMAALIGN)
		)
		(element RXENCHANSYNC 1
			(pin RXENCHANSYNC output)
			(conn RXENCHANSYNC RXENCHANSYNC ==> GTXE1 RXENCHANSYNC)
		)
		(element RXELECIDLE 1
			(pin RXELECIDLE input)
			(conn RXELECIDLE RXELECIDLE <== GTXE1 RXELECIDLE)
		)
		(element RXDLYALIGNUPDSW 1
			(pin RXDLYALIGNUPDSW output)
			(conn RXDLYALIGNUPDSW RXDLYALIGNUPDSW ==> GTXE1 RXDLYALIGNUPDSW)
		)
		(element RXDLYALIGNTESTMODEENB 1
			(pin RXDLYALIGNTESTMODEENB output)
			(conn RXDLYALIGNTESTMODEENB RXDLYALIGNTESTMODEENB ==> GTXE1 RXDLYALIGNTESTMODEENB)
		)
		(element RXDLYALIGNSWPPRECURB 1
			(pin RXDLYALIGNSWPPRECURB output)
			(conn RXDLYALIGNSWPPRECURB RXDLYALIGNSWPPRECURB ==> GTXE1 RXDLYALIGNSWPPRECURB)
		)
		(element RXDLYALIGNRESET 1
			(pin RXDLYALIGNRESET output)
			(conn RXDLYALIGNRESET RXDLYALIGNRESET ==> GTXE1 RXDLYALIGNRESET)
		)
		(element RXDLYALIGNOVERRIDE 1
			(pin RXDLYALIGNOVERRIDE output)
			(conn RXDLYALIGNOVERRIDE RXDLYALIGNOVERRIDE ==> GTXE1 RXDLYALIGNOVERRIDE)
		)
		(element RXDLYALIGNMONITOR7 1
			(pin RXDLYALIGNMONITOR7 input)
			(conn RXDLYALIGNMONITOR7 RXDLYALIGNMONITOR7 <== GTXE1 RXDLYALIGNMONITOR7)
		)
		(element RXDLYALIGNMONITOR6 1
			(pin RXDLYALIGNMONITOR6 input)
			(conn RXDLYALIGNMONITOR6 RXDLYALIGNMONITOR6 <== GTXE1 RXDLYALIGNMONITOR6)
		)
		(element RXDLYALIGNMONITOR5 1
			(pin RXDLYALIGNMONITOR5 input)
			(conn RXDLYALIGNMONITOR5 RXDLYALIGNMONITOR5 <== GTXE1 RXDLYALIGNMONITOR5)
		)
		(element RXDLYALIGNMONITOR4 1
			(pin RXDLYALIGNMONITOR4 input)
			(conn RXDLYALIGNMONITOR4 RXDLYALIGNMONITOR4 <== GTXE1 RXDLYALIGNMONITOR4)
		)
		(element RXDLYALIGNMONITOR3 1
			(pin RXDLYALIGNMONITOR3 input)
			(conn RXDLYALIGNMONITOR3 RXDLYALIGNMONITOR3 <== GTXE1 RXDLYALIGNMONITOR3)
		)
		(element RXDLYALIGNMONITOR2 1
			(pin RXDLYALIGNMONITOR2 input)
			(conn RXDLYALIGNMONITOR2 RXDLYALIGNMONITOR2 <== GTXE1 RXDLYALIGNMONITOR2)
		)
		(element RXDLYALIGNMONITOR1 1
			(pin RXDLYALIGNMONITOR1 input)
			(conn RXDLYALIGNMONITOR1 RXDLYALIGNMONITOR1 <== GTXE1 RXDLYALIGNMONITOR1)
		)
		(element RXDLYALIGNMONITOR0 1
			(pin RXDLYALIGNMONITOR0 input)
			(conn RXDLYALIGNMONITOR0 RXDLYALIGNMONITOR0 <== GTXE1 RXDLYALIGNMONITOR0)
		)
		(element RXDLYALIGNMONENB 1
			(pin RXDLYALIGNMONENB output)
			(conn RXDLYALIGNMONENB RXDLYALIGNMONENB ==> GTXE1 RXDLYALIGNMONENB)
		)
		(element RXDLYALIGNFORCEROTATEB 1
			(pin RXDLYALIGNFORCEROTATEB output)
			(conn RXDLYALIGNFORCEROTATEB RXDLYALIGNFORCEROTATEB ==> GTXE1 RXDLYALIGNFORCEROTATEB)
		)
		(element RXDLYALIGNDISABLE 1
			(pin RXDLYALIGNDISABLE output)
			(conn RXDLYALIGNDISABLE RXDLYALIGNDISABLE ==> GTXE1 RXDLYALIGNDISABLE)
		)
		(element RXDISPERR3 1
			(pin RXDISPERR3 input)
			(conn RXDISPERR3 RXDISPERR3 <== GTXE1 RXDISPERR3)
		)
		(element RXDISPERR2 1
			(pin RXDISPERR2 input)
			(conn RXDISPERR2 RXDISPERR2 <== GTXE1 RXDISPERR2)
		)
		(element RXDISPERR1 1
			(pin RXDISPERR1 input)
			(conn RXDISPERR1 RXDISPERR1 <== GTXE1 RXDISPERR1)
		)
		(element RXDISPERR0 1
			(pin RXDISPERR0 input)
			(conn RXDISPERR0 RXDISPERR0 <== GTXE1 RXDISPERR0)
		)
		(element RXDEC8B10BUSE 1
			(pin RXDEC8B10BUSE output)
			(conn RXDEC8B10BUSE RXDEC8B10BUSE ==> GTXE1 RXDEC8B10BUSE)
		)
		(element RXDATA31 1
			(pin RXDATA31 input)
			(conn RXDATA31 RXDATA31 <== GTXE1 RXDATA31)
		)
		(element RXDATA30 1
			(pin RXDATA30 input)
			(conn RXDATA30 RXDATA30 <== GTXE1 RXDATA30)
		)
		(element RXDATA29 1
			(pin RXDATA29 input)
			(conn RXDATA29 RXDATA29 <== GTXE1 RXDATA29)
		)
		(element RXDATA28 1
			(pin RXDATA28 input)
			(conn RXDATA28 RXDATA28 <== GTXE1 RXDATA28)
		)
		(element RXDATA27 1
			(pin RXDATA27 input)
			(conn RXDATA27 RXDATA27 <== GTXE1 RXDATA27)
		)
		(element RXDATA26 1
			(pin RXDATA26 input)
			(conn RXDATA26 RXDATA26 <== GTXE1 RXDATA26)
		)
		(element RXDATA25 1
			(pin RXDATA25 input)
			(conn RXDATA25 RXDATA25 <== GTXE1 RXDATA25)
		)
		(element RXDATA24 1
			(pin RXDATA24 input)
			(conn RXDATA24 RXDATA24 <== GTXE1 RXDATA24)
		)
		(element RXDATA23 1
			(pin RXDATA23 input)
			(conn RXDATA23 RXDATA23 <== GTXE1 RXDATA23)
		)
		(element RXDATA22 1
			(pin RXDATA22 input)
			(conn RXDATA22 RXDATA22 <== GTXE1 RXDATA22)
		)
		(element RXDATA21 1
			(pin RXDATA21 input)
			(conn RXDATA21 RXDATA21 <== GTXE1 RXDATA21)
		)
		(element RXDATA20 1
			(pin RXDATA20 input)
			(conn RXDATA20 RXDATA20 <== GTXE1 RXDATA20)
		)
		(element RXDATA19 1
			(pin RXDATA19 input)
			(conn RXDATA19 RXDATA19 <== GTXE1 RXDATA19)
		)
		(element RXDATA18 1
			(pin RXDATA18 input)
			(conn RXDATA18 RXDATA18 <== GTXE1 RXDATA18)
		)
		(element RXDATA17 1
			(pin RXDATA17 input)
			(conn RXDATA17 RXDATA17 <== GTXE1 RXDATA17)
		)
		(element RXDATA16 1
			(pin RXDATA16 input)
			(conn RXDATA16 RXDATA16 <== GTXE1 RXDATA16)
		)
		(element RXDATA15 1
			(pin RXDATA15 input)
			(conn RXDATA15 RXDATA15 <== GTXE1 RXDATA15)
		)
		(element RXDATA14 1
			(pin RXDATA14 input)
			(conn RXDATA14 RXDATA14 <== GTXE1 RXDATA14)
		)
		(element RXDATA13 1
			(pin RXDATA13 input)
			(conn RXDATA13 RXDATA13 <== GTXE1 RXDATA13)
		)
		(element RXDATA12 1
			(pin RXDATA12 input)
			(conn RXDATA12 RXDATA12 <== GTXE1 RXDATA12)
		)
		(element RXDATA11 1
			(pin RXDATA11 input)
			(conn RXDATA11 RXDATA11 <== GTXE1 RXDATA11)
		)
		(element RXDATA10 1
			(pin RXDATA10 input)
			(conn RXDATA10 RXDATA10 <== GTXE1 RXDATA10)
		)
		(element RXDATA9 1
			(pin RXDATA9 input)
			(conn RXDATA9 RXDATA9 <== GTXE1 RXDATA9)
		)
		(element RXDATA8 1
			(pin RXDATA8 input)
			(conn RXDATA8 RXDATA8 <== GTXE1 RXDATA8)
		)
		(element RXDATA7 1
			(pin RXDATA7 input)
			(conn RXDATA7 RXDATA7 <== GTXE1 RXDATA7)
		)
		(element RXDATA6 1
			(pin RXDATA6 input)
			(conn RXDATA6 RXDATA6 <== GTXE1 RXDATA6)
		)
		(element RXDATA5 1
			(pin RXDATA5 input)
			(conn RXDATA5 RXDATA5 <== GTXE1 RXDATA5)
		)
		(element RXDATA4 1
			(pin RXDATA4 input)
			(conn RXDATA4 RXDATA4 <== GTXE1 RXDATA4)
		)
		(element RXDATA3 1
			(pin RXDATA3 input)
			(conn RXDATA3 RXDATA3 <== GTXE1 RXDATA3)
		)
		(element RXDATA2 1
			(pin RXDATA2 input)
			(conn RXDATA2 RXDATA2 <== GTXE1 RXDATA2)
		)
		(element RXDATA1 1
			(pin RXDATA1 input)
			(conn RXDATA1 RXDATA1 <== GTXE1 RXDATA1)
		)
		(element RXDATA0 1
			(pin RXDATA0 input)
			(conn RXDATA0 RXDATA0 <== GTXE1 RXDATA0)
		)
		(element RXDATAVALID 1
			(pin RXDATAVALID input)
			(conn RXDATAVALID RXDATAVALID <== GTXE1 RXDATAVALID)
		)
		(element RXCOMMADETUSE 1
			(pin RXCOMMADETUSE output)
			(conn RXCOMMADETUSE RXCOMMADETUSE ==> GTXE1 RXCOMMADETUSE)
		)
		(element RXCOMMADET 1
			(pin RXCOMMADET input)
			(conn RXCOMMADET RXCOMMADET <== GTXE1 RXCOMMADET)
		)
		(element RXCLKCORCNT2 1
			(pin RXCLKCORCNT2 input)
			(conn RXCLKCORCNT2 RXCLKCORCNT2 <== GTXE1 RXCLKCORCNT2)
		)
		(element RXCLKCORCNT1 1
			(pin RXCLKCORCNT1 input)
			(conn RXCLKCORCNT1 RXCLKCORCNT1 <== GTXE1 RXCLKCORCNT1)
		)
		(element RXCLKCORCNT0 1
			(pin RXCLKCORCNT0 input)
			(conn RXCLKCORCNT0 RXCLKCORCNT0 <== GTXE1 RXCLKCORCNT0)
		)
		(element RXCHBONDSLAVE 1
			(pin RXCHBONDSLAVE output)
			(conn RXCHBONDSLAVE RXCHBONDSLAVE ==> GTXE1 RXCHBONDSLAVE)
		)
		(element RXCHBONDO3 1
			(pin RXCHBONDO3 input)
			(conn RXCHBONDO3 RXCHBONDO3 <== GTXE1 RXCHBONDO3)
		)
		(element RXCHBONDO2 1
			(pin RXCHBONDO2 input)
			(conn RXCHBONDO2 RXCHBONDO2 <== GTXE1 RXCHBONDO2)
		)
		(element RXCHBONDO1 1
			(pin RXCHBONDO1 input)
			(conn RXCHBONDO1 RXCHBONDO1 <== GTXE1 RXCHBONDO1)
		)
		(element RXCHBONDO0 1
			(pin RXCHBONDO0 input)
			(conn RXCHBONDO0 RXCHBONDO0 <== GTXE1 RXCHBONDO0)
		)
		(element RXCHBONDMASTER 1
			(pin RXCHBONDMASTER output)
			(conn RXCHBONDMASTER RXCHBONDMASTER ==> GTXE1 RXCHBONDMASTER)
		)
		(element RXCHBONDLEVEL2 1
			(pin RXCHBONDLEVEL2 output)
			(conn RXCHBONDLEVEL2 RXCHBONDLEVEL2 ==> GTXE1 RXCHBONDLEVEL2)
		)
		(element RXCHBONDLEVEL1 1
			(pin RXCHBONDLEVEL1 output)
			(conn RXCHBONDLEVEL1 RXCHBONDLEVEL1 ==> GTXE1 RXCHBONDLEVEL1)
		)
		(element RXCHBONDLEVEL0 1
			(pin RXCHBONDLEVEL0 output)
			(conn RXCHBONDLEVEL0 RXCHBONDLEVEL0 ==> GTXE1 RXCHBONDLEVEL0)
		)
		(element RXCHBONDI3 1
			(pin RXCHBONDI3 output)
			(conn RXCHBONDI3 RXCHBONDI3 ==> GTXE1 RXCHBONDI3)
		)
		(element RXCHBONDI2 1
			(pin RXCHBONDI2 output)
			(conn RXCHBONDI2 RXCHBONDI2 ==> GTXE1 RXCHBONDI2)
		)
		(element RXCHBONDI1 1
			(pin RXCHBONDI1 output)
			(conn RXCHBONDI1 RXCHBONDI1 ==> GTXE1 RXCHBONDI1)
		)
		(element RXCHBONDI0 1
			(pin RXCHBONDI0 output)
			(conn RXCHBONDI0 RXCHBONDI0 ==> GTXE1 RXCHBONDI0)
		)
		(element RXCHARISK3 1
			(pin RXCHARISK3 input)
			(conn RXCHARISK3 RXCHARISK3 <== GTXE1 RXCHARISK3)
		)
		(element RXCHARISK2 1
			(pin RXCHARISK2 input)
			(conn RXCHARISK2 RXCHARISK2 <== GTXE1 RXCHARISK2)
		)
		(element RXCHARISK1 1
			(pin RXCHARISK1 input)
			(conn RXCHARISK1 RXCHARISK1 <== GTXE1 RXCHARISK1)
		)
		(element RXCHARISK0 1
			(pin RXCHARISK0 input)
			(conn RXCHARISK0 RXCHARISK0 <== GTXE1 RXCHARISK0)
		)
		(element RXCHARISCOMMA3 1
			(pin RXCHARISCOMMA3 input)
			(conn RXCHARISCOMMA3 RXCHARISCOMMA3 <== GTXE1 RXCHARISCOMMA3)
		)
		(element RXCHARISCOMMA2 1
			(pin RXCHARISCOMMA2 input)
			(conn RXCHARISCOMMA2 RXCHARISCOMMA2 <== GTXE1 RXCHARISCOMMA2)
		)
		(element RXCHARISCOMMA1 1
			(pin RXCHARISCOMMA1 input)
			(conn RXCHARISCOMMA1 RXCHARISCOMMA1 <== GTXE1 RXCHARISCOMMA1)
		)
		(element RXCHARISCOMMA0 1
			(pin RXCHARISCOMMA0 input)
			(conn RXCHARISCOMMA0 RXCHARISCOMMA0 <== GTXE1 RXCHARISCOMMA0)
		)
		(element RXCHANREALIGN 1
			(pin RXCHANREALIGN input)
			(conn RXCHANREALIGN RXCHANREALIGN <== GTXE1 RXCHANREALIGN)
		)
		(element RXCHANISALIGNED 1
			(pin RXCHANISALIGNED input)
			(conn RXCHANISALIGNED RXCHANISALIGNED <== GTXE1 RXCHANISALIGNED)
		)
		(element RXCHANBONDSEQ 1
			(pin RXCHANBONDSEQ input)
			(conn RXCHANBONDSEQ RXCHANBONDSEQ <== GTXE1 RXCHANBONDSEQ)
		)
		(element RXCDRRESET 1
			(pin RXCDRRESET output)
			(conn RXCDRRESET RXCDRRESET ==> GTXE1 RXCDRRESET)
		)
		(element RXBYTEREALIGN 1
			(pin RXBYTEREALIGN input)
			(conn RXBYTEREALIGN RXBYTEREALIGN <== GTXE1 RXBYTEREALIGN)
		)
		(element RXBYTEISALIGNED 1
			(pin RXBYTEISALIGNED input)
			(conn RXBYTEISALIGNED RXBYTEISALIGNED <== GTXE1 RXBYTEISALIGNED)
		)
		(element RXBUFWE 1
			(pin RXBUFWE output)
			(conn RXBUFWE RXBUFWE ==> GTXE1 RXBUFWE)
		)
		(element RXBUFSTATUS2 1
			(pin RXBUFSTATUS2 input)
			(conn RXBUFSTATUS2 RXBUFSTATUS2 <== GTXE1 RXBUFSTATUS2)
		)
		(element RXBUFSTATUS1 1
			(pin RXBUFSTATUS1 input)
			(conn RXBUFSTATUS1 RXBUFSTATUS1 <== GTXE1 RXBUFSTATUS1)
		)
		(element RXBUFSTATUS0 1
			(pin RXBUFSTATUS0 input)
			(conn RXBUFSTATUS0 RXBUFSTATUS0 <== GTXE1 RXBUFSTATUS0)
		)
		(element RXBUFRESET 1
			(pin RXBUFRESET output)
			(conn RXBUFRESET RXBUFRESET ==> GTXE1 RXBUFRESET)
		)
		(element PRBSCNTRESET 1
			(pin PRBSCNTRESET output)
			(conn PRBSCNTRESET PRBSCNTRESET ==> GTXE1 PRBSCNTRESET)
		)
		(element PLLTXRESET 1
			(pin PLLTXRESET output)
			(conn PLLTXRESET PLLTXRESET ==> GTXE1 PLLTXRESET)
		)
		(element PLLRXRESET 1
			(pin PLLRXRESET output)
			(conn PLLRXRESET PLLRXRESET ==> GTXE1 PLLRXRESET)
		)
		(element PHYSTATUS 1
			(pin PHYSTATUS input)
			(conn PHYSTATUS PHYSTATUS <== GTXE1 PHYSTATUS)
		)
		(element PERFCLKTX 1
			(pin PERFCLKTX output)
			(conn PERFCLKTX PERFCLKTX ==> GTXE1 PERFCLKTX)
		)
		(element PERFCLKRX 1
			(pin PERFCLKRX output)
			(conn PERFCLKRX PERFCLKRX ==> GTXE1 PERFCLKRX)
		)
		(element NORTHREFCLKTX1 1
			(pin NORTHREFCLKTX1 output)
			(conn NORTHREFCLKTX1 NORTHREFCLKTX1 ==> GTXE1 NORTHREFCLKTX1)
		)
		(element NORTHREFCLKTX0 1
			(pin NORTHREFCLKTX0 output)
			(conn NORTHREFCLKTX0 NORTHREFCLKTX0 ==> GTXE1 NORTHREFCLKTX0)
		)
		(element NORTHREFCLKRX1 1
			(pin NORTHREFCLKRX1 output)
			(conn NORTHREFCLKRX1 NORTHREFCLKRX1 ==> GTXE1 NORTHREFCLKRX1)
		)
		(element NORTHREFCLKRX0 1
			(pin NORTHREFCLKRX0 output)
			(conn NORTHREFCLKRX0 NORTHREFCLKRX0 ==> GTXE1 NORTHREFCLKRX0)
		)
		(element MGTREFCLKTX1 1
			(pin MGTREFCLKTX1 output)
			(conn MGTREFCLKTX1 MGTREFCLKTX1 ==> GTXE1 MGTREFCLKTX1)
		)
		(element MGTREFCLKTX0 1
			(pin MGTREFCLKTX0 output)
			(conn MGTREFCLKTX0 MGTREFCLKTX0 ==> GTXE1 MGTREFCLKTX0)
		)
		(element MGTREFCLKRX1 1
			(pin MGTREFCLKRX1 output)
			(conn MGTREFCLKRX1 MGTREFCLKRX1 ==> GTXE1 MGTREFCLKRX1)
		)
		(element MGTREFCLKRX0 1
			(pin MGTREFCLKRX0 output)
			(conn MGTREFCLKRX0 MGTREFCLKRX0 ==> GTXE1 MGTREFCLKRX0)
		)
		(element MGTREFCLKFAB1 1
			(pin MGTREFCLKFAB1 input)
			(conn MGTREFCLKFAB1 MGTREFCLKFAB1 <== GTXE1 MGTREFCLKFAB1)
		)
		(element MGTREFCLKFAB0 1
			(pin MGTREFCLKFAB0 input)
			(conn MGTREFCLKFAB0 MGTREFCLKFAB0 <== GTXE1 MGTREFCLKFAB0)
		)
		(element LOOPBACK2 1
			(pin LOOPBACK2 output)
			(conn LOOPBACK2 LOOPBACK2 ==> GTXE1 LOOPBACK2)
		)
		(element LOOPBACK1 1
			(pin LOOPBACK1 output)
			(conn LOOPBACK1 LOOPBACK1 ==> GTXE1 LOOPBACK1)
		)
		(element LOOPBACK0 1
			(pin LOOPBACK0 output)
			(conn LOOPBACK0 LOOPBACK0 ==> GTXE1 LOOPBACK0)
		)
		(element IGNORESIGDET 1
			(pin IGNORESIGDET output)
			(conn IGNORESIGDET IGNORESIGDET ==> GTXE1 IGNORESIGDET)
		)
		(element GTXTXRESET 1
			(pin GTXTXRESET output)
			(conn GTXTXRESET GTXTXRESET ==> GTXE1 GTXTXRESET)
		)
		(element GTXTEST12 1
			(pin GTXTEST12 output)
			(conn GTXTEST12 GTXTEST12 ==> GTXE1 GTXTEST12)
		)
		(element GTXTEST11 1
			(pin GTXTEST11 output)
			(conn GTXTEST11 GTXTEST11 ==> GTXE1 GTXTEST11)
		)
		(element GTXTEST10 1
			(pin GTXTEST10 output)
			(conn GTXTEST10 GTXTEST10 ==> GTXE1 GTXTEST10)
		)
		(element GTXTEST9 1
			(pin GTXTEST9 output)
			(conn GTXTEST9 GTXTEST9 ==> GTXE1 GTXTEST9)
		)
		(element GTXTEST8 1
			(pin GTXTEST8 output)
			(conn GTXTEST8 GTXTEST8 ==> GTXE1 GTXTEST8)
		)
		(element GTXTEST7 1
			(pin GTXTEST7 output)
			(conn GTXTEST7 GTXTEST7 ==> GTXE1 GTXTEST7)
		)
		(element GTXTEST6 1
			(pin GTXTEST6 output)
			(conn GTXTEST6 GTXTEST6 ==> GTXE1 GTXTEST6)
		)
		(element GTXTEST5 1
			(pin GTXTEST5 output)
			(conn GTXTEST5 GTXTEST5 ==> GTXE1 GTXTEST5)
		)
		(element GTXTEST4 1
			(pin GTXTEST4 output)
			(conn GTXTEST4 GTXTEST4 ==> GTXE1 GTXTEST4)
		)
		(element GTXTEST3 1
			(pin GTXTEST3 output)
			(conn GTXTEST3 GTXTEST3 ==> GTXE1 GTXTEST3)
		)
		(element GTXTEST2 1
			(pin GTXTEST2 output)
			(conn GTXTEST2 GTXTEST2 ==> GTXE1 GTXTEST2)
		)
		(element GTXTEST1 1
			(pin GTXTEST1 output)
			(conn GTXTEST1 GTXTEST1 ==> GTXE1 GTXTEST1)
		)
		(element GTXTEST0 1
			(pin GTXTEST0 output)
			(conn GTXTEST0 GTXTEST0 ==> GTXE1 GTXTEST0)
		)
		(element GTXRXRESET 1
			(pin GTXRXRESET output)
			(conn GTXRXRESET GTXRXRESET ==> GTXE1 GTXRXRESET)
		)
		(element GREFCLKTXINV 3
			(pin OUT output)
			(pin GREFCLKTX input)
			(pin GREFCLKTX_B input)
			(cfg GREFCLKTX GREFCLKTX_B)
			(conn GREFCLKTXINV OUT ==> GTXE1 GREFCLKTX)
			(conn GREFCLKTXINV GREFCLKTX <== GREFCLKTX GREFCLKTX)
			(conn GREFCLKTXINV GREFCLKTX_B <== GREFCLKTX GREFCLKTX)
		)
		(element GREFCLKTX 1
			(pin GREFCLKTX output)
			(conn GREFCLKTX GREFCLKTX ==> GREFCLKTXINV GREFCLKTX)
			(conn GREFCLKTX GREFCLKTX ==> GREFCLKTXINV GREFCLKTX_B)
		)
		(element GREFCLKRXINV 3
			(pin OUT output)
			(pin GREFCLKRX input)
			(pin GREFCLKRX_B input)
			(cfg GREFCLKRX GREFCLKRX_B)
			(conn GREFCLKRXINV OUT ==> GTXE1 GREFCLKRX)
			(conn GREFCLKRXINV GREFCLKRX <== GREFCLKRX GREFCLKRX)
			(conn GREFCLKRXINV GREFCLKRX_B <== GREFCLKRX GREFCLKRX)
		)
		(element GREFCLKRX 1
			(pin GREFCLKRX output)
			(conn GREFCLKRX GREFCLKRX ==> GREFCLKRXINV GREFCLKRX)
			(conn GREFCLKRX GREFCLKRX ==> GREFCLKRXINV GREFCLKRX_B)
		)
		(element GATERXELECIDLE 1
			(pin GATERXELECIDLE output)
			(conn GATERXELECIDLE GATERXELECIDLE ==> GTXE1 GATERXELECIDLE)
		)
		(element DWE 1
			(pin DWE output)
			(conn DWE DWE ==> GTXE1 DWE)
		)
		(element DRPDO15 1
			(pin DRPDO15 input)
			(conn DRPDO15 DRPDO15 <== GTXE1 DRPDO15)
		)
		(element DRPDO14 1
			(pin DRPDO14 input)
			(conn DRPDO14 DRPDO14 <== GTXE1 DRPDO14)
		)
		(element DRPDO13 1
			(pin DRPDO13 input)
			(conn DRPDO13 DRPDO13 <== GTXE1 DRPDO13)
		)
		(element DRPDO12 1
			(pin DRPDO12 input)
			(conn DRPDO12 DRPDO12 <== GTXE1 DRPDO12)
		)
		(element DRPDO11 1
			(pin DRPDO11 input)
			(conn DRPDO11 DRPDO11 <== GTXE1 DRPDO11)
		)
		(element DRPDO10 1
			(pin DRPDO10 input)
			(conn DRPDO10 DRPDO10 <== GTXE1 DRPDO10)
		)
		(element DRPDO9 1
			(pin DRPDO9 input)
			(conn DRPDO9 DRPDO9 <== GTXE1 DRPDO9)
		)
		(element DRPDO8 1
			(pin DRPDO8 input)
			(conn DRPDO8 DRPDO8 <== GTXE1 DRPDO8)
		)
		(element DRPDO7 1
			(pin DRPDO7 input)
			(conn DRPDO7 DRPDO7 <== GTXE1 DRPDO7)
		)
		(element DRPDO6 1
			(pin DRPDO6 input)
			(conn DRPDO6 DRPDO6 <== GTXE1 DRPDO6)
		)
		(element DRPDO5 1
			(pin DRPDO5 input)
			(conn DRPDO5 DRPDO5 <== GTXE1 DRPDO5)
		)
		(element DRPDO4 1
			(pin DRPDO4 input)
			(conn DRPDO4 DRPDO4 <== GTXE1 DRPDO4)
		)
		(element DRPDO3 1
			(pin DRPDO3 input)
			(conn DRPDO3 DRPDO3 <== GTXE1 DRPDO3)
		)
		(element DRPDO2 1
			(pin DRPDO2 input)
			(conn DRPDO2 DRPDO2 <== GTXE1 DRPDO2)
		)
		(element DRPDO1 1
			(pin DRPDO1 input)
			(conn DRPDO1 DRPDO1 <== GTXE1 DRPDO1)
		)
		(element DRPDO0 1
			(pin DRPDO0 input)
			(conn DRPDO0 DRPDO0 <== GTXE1 DRPDO0)
		)
		(element DRDY 1
			(pin DRDY input)
			(conn DRDY DRDY <== GTXE1 DRDY)
		)
		(element DI15 1
			(pin DI15 output)
			(conn DI15 DI15 ==> GTXE1 DI15)
		)
		(element DI14 1
			(pin DI14 output)
			(conn DI14 DI14 ==> GTXE1 DI14)
		)
		(element DI13 1
			(pin DI13 output)
			(conn DI13 DI13 ==> GTXE1 DI13)
		)
		(element DI12 1
			(pin DI12 output)
			(conn DI12 DI12 ==> GTXE1 DI12)
		)
		(element DI11 1
			(pin DI11 output)
			(conn DI11 DI11 ==> GTXE1 DI11)
		)
		(element DI10 1
			(pin DI10 output)
			(conn DI10 DI10 ==> GTXE1 DI10)
		)
		(element DI9 1
			(pin DI9 output)
			(conn DI9 DI9 ==> GTXE1 DI9)
		)
		(element DI8 1
			(pin DI8 output)
			(conn DI8 DI8 ==> GTXE1 DI8)
		)
		(element DI7 1
			(pin DI7 output)
			(conn DI7 DI7 ==> GTXE1 DI7)
		)
		(element DI6 1
			(pin DI6 output)
			(conn DI6 DI6 ==> GTXE1 DI6)
		)
		(element DI5 1
			(pin DI5 output)
			(conn DI5 DI5 ==> GTXE1 DI5)
		)
		(element DI4 1
			(pin DI4 output)
			(conn DI4 DI4 ==> GTXE1 DI4)
		)
		(element DI3 1
			(pin DI3 output)
			(conn DI3 DI3 ==> GTXE1 DI3)
		)
		(element DI2 1
			(pin DI2 output)
			(conn DI2 DI2 ==> GTXE1 DI2)
		)
		(element DI1 1
			(pin DI1 output)
			(conn DI1 DI1 ==> GTXE1 DI1)
		)
		(element DI0 1
			(pin DI0 output)
			(conn DI0 DI0 ==> GTXE1 DI0)
		)
		(element DFETAP43 1
			(pin DFETAP43 output)
			(conn DFETAP43 DFETAP43 ==> GTXE1 DFETAP43)
		)
		(element DFETAP42 1
			(pin DFETAP42 output)
			(conn DFETAP42 DFETAP42 ==> GTXE1 DFETAP42)
		)
		(element DFETAP41 1
			(pin DFETAP41 output)
			(conn DFETAP41 DFETAP41 ==> GTXE1 DFETAP41)
		)
		(element DFETAP40 1
			(pin DFETAP40 output)
			(conn DFETAP40 DFETAP40 ==> GTXE1 DFETAP40)
		)
		(element DFETAP33 1
			(pin DFETAP33 output)
			(conn DFETAP33 DFETAP33 ==> GTXE1 DFETAP33)
		)
		(element DFETAP32 1
			(pin DFETAP32 output)
			(conn DFETAP32 DFETAP32 ==> GTXE1 DFETAP32)
		)
		(element DFETAP31 1
			(pin DFETAP31 output)
			(conn DFETAP31 DFETAP31 ==> GTXE1 DFETAP31)
		)
		(element DFETAP30 1
			(pin DFETAP30 output)
			(conn DFETAP30 DFETAP30 ==> GTXE1 DFETAP30)
		)
		(element DFETAP24 1
			(pin DFETAP24 output)
			(conn DFETAP24 DFETAP24 ==> GTXE1 DFETAP24)
		)
		(element DFETAP23 1
			(pin DFETAP23 output)
			(conn DFETAP23 DFETAP23 ==> GTXE1 DFETAP23)
		)
		(element DFETAP22 1
			(pin DFETAP22 output)
			(conn DFETAP22 DFETAP22 ==> GTXE1 DFETAP22)
		)
		(element DFETAP21 1
			(pin DFETAP21 output)
			(conn DFETAP21 DFETAP21 ==> GTXE1 DFETAP21)
		)
		(element DFETAP20 1
			(pin DFETAP20 output)
			(conn DFETAP20 DFETAP20 ==> GTXE1 DFETAP20)
		)
		(element DFETAP14 1
			(pin DFETAP14 output)
			(conn DFETAP14 DFETAP14 ==> GTXE1 DFETAP14)
		)
		(element DFETAP13 1
			(pin DFETAP13 output)
			(conn DFETAP13 DFETAP13 ==> GTXE1 DFETAP13)
		)
		(element DFETAP12 1
			(pin DFETAP12 output)
			(conn DFETAP12 DFETAP12 ==> GTXE1 DFETAP12)
		)
		(element DFETAP11 1
			(pin DFETAP11 output)
			(conn DFETAP11 DFETAP11 ==> GTXE1 DFETAP11)
		)
		(element DFETAP10 1
			(pin DFETAP10 output)
			(conn DFETAP10 DFETAP10 ==> GTXE1 DFETAP10)
		)
		(element DFETAP4MONITOR3 1
			(pin DFETAP4MONITOR3 input)
			(conn DFETAP4MONITOR3 DFETAP4MONITOR3 <== GTXE1 DFETAP4MONITOR3)
		)
		(element DFETAP4MONITOR2 1
			(pin DFETAP4MONITOR2 input)
			(conn DFETAP4MONITOR2 DFETAP4MONITOR2 <== GTXE1 DFETAP4MONITOR2)
		)
		(element DFETAP4MONITOR1 1
			(pin DFETAP4MONITOR1 input)
			(conn DFETAP4MONITOR1 DFETAP4MONITOR1 <== GTXE1 DFETAP4MONITOR1)
		)
		(element DFETAP4MONITOR0 1
			(pin DFETAP4MONITOR0 input)
			(conn DFETAP4MONITOR0 DFETAP4MONITOR0 <== GTXE1 DFETAP4MONITOR0)
		)
		(element DFETAP3MONITOR3 1
			(pin DFETAP3MONITOR3 input)
			(conn DFETAP3MONITOR3 DFETAP3MONITOR3 <== GTXE1 DFETAP3MONITOR3)
		)
		(element DFETAP3MONITOR2 1
			(pin DFETAP3MONITOR2 input)
			(conn DFETAP3MONITOR2 DFETAP3MONITOR2 <== GTXE1 DFETAP3MONITOR2)
		)
		(element DFETAP3MONITOR1 1
			(pin DFETAP3MONITOR1 input)
			(conn DFETAP3MONITOR1 DFETAP3MONITOR1 <== GTXE1 DFETAP3MONITOR1)
		)
		(element DFETAP3MONITOR0 1
			(pin DFETAP3MONITOR0 input)
			(conn DFETAP3MONITOR0 DFETAP3MONITOR0 <== GTXE1 DFETAP3MONITOR0)
		)
		(element DFETAP2MONITOR4 1
			(pin DFETAP2MONITOR4 input)
			(conn DFETAP2MONITOR4 DFETAP2MONITOR4 <== GTXE1 DFETAP2MONITOR4)
		)
		(element DFETAP2MONITOR3 1
			(pin DFETAP2MONITOR3 input)
			(conn DFETAP2MONITOR3 DFETAP2MONITOR3 <== GTXE1 DFETAP2MONITOR3)
		)
		(element DFETAP2MONITOR2 1
			(pin DFETAP2MONITOR2 input)
			(conn DFETAP2MONITOR2 DFETAP2MONITOR2 <== GTXE1 DFETAP2MONITOR2)
		)
		(element DFETAP2MONITOR1 1
			(pin DFETAP2MONITOR1 input)
			(conn DFETAP2MONITOR1 DFETAP2MONITOR1 <== GTXE1 DFETAP2MONITOR1)
		)
		(element DFETAP2MONITOR0 1
			(pin DFETAP2MONITOR0 input)
			(conn DFETAP2MONITOR0 DFETAP2MONITOR0 <== GTXE1 DFETAP2MONITOR0)
		)
		(element DFETAP1MONITOR4 1
			(pin DFETAP1MONITOR4 input)
			(conn DFETAP1MONITOR4 DFETAP1MONITOR4 <== GTXE1 DFETAP1MONITOR4)
		)
		(element DFETAP1MONITOR3 1
			(pin DFETAP1MONITOR3 input)
			(conn DFETAP1MONITOR3 DFETAP1MONITOR3 <== GTXE1 DFETAP1MONITOR3)
		)
		(element DFETAP1MONITOR2 1
			(pin DFETAP1MONITOR2 input)
			(conn DFETAP1MONITOR2 DFETAP1MONITOR2 <== GTXE1 DFETAP1MONITOR2)
		)
		(element DFETAP1MONITOR1 1
			(pin DFETAP1MONITOR1 input)
			(conn DFETAP1MONITOR1 DFETAP1MONITOR1 <== GTXE1 DFETAP1MONITOR1)
		)
		(element DFETAP1MONITOR0 1
			(pin DFETAP1MONITOR0 input)
			(conn DFETAP1MONITOR0 DFETAP1MONITOR0 <== GTXE1 DFETAP1MONITOR0)
		)
		(element DFETAPOVRD 1
			(pin DFETAPOVRD output)
			(conn DFETAPOVRD DFETAPOVRD ==> GTXE1 DFETAPOVRD)
		)
		(element DFESENSCAL2 1
			(pin DFESENSCAL2 input)
			(conn DFESENSCAL2 DFESENSCAL2 <== GTXE1 DFESENSCAL2)
		)
		(element DFESENSCAL1 1
			(pin DFESENSCAL1 input)
			(conn DFESENSCAL1 DFESENSCAL1 <== GTXE1 DFESENSCAL1)
		)
		(element DFESENSCAL0 1
			(pin DFESENSCAL0 input)
			(conn DFESENSCAL0 DFESENSCAL0 <== GTXE1 DFESENSCAL0)
		)
		(element DFEEYEDACMON4 1
			(pin DFEEYEDACMON4 input)
			(conn DFEEYEDACMON4 DFEEYEDACMON4 <== GTXE1 DFEEYEDACMON4)
		)
		(element DFEEYEDACMON3 1
			(pin DFEEYEDACMON3 input)
			(conn DFEEYEDACMON3 DFEEYEDACMON3 <== GTXE1 DFEEYEDACMON3)
		)
		(element DFEEYEDACMON2 1
			(pin DFEEYEDACMON2 input)
			(conn DFEEYEDACMON2 DFEEYEDACMON2 <== GTXE1 DFEEYEDACMON2)
		)
		(element DFEEYEDACMON1 1
			(pin DFEEYEDACMON1 input)
			(conn DFEEYEDACMON1 DFEEYEDACMON1 <== GTXE1 DFEEYEDACMON1)
		)
		(element DFEEYEDACMON0 1
			(pin DFEEYEDACMON0 input)
			(conn DFEEYEDACMON0 DFEEYEDACMON0 <== GTXE1 DFEEYEDACMON0)
		)
		(element DFEDLYOVRD 1
			(pin DFEDLYOVRD output)
			(conn DFEDLYOVRD DFEDLYOVRD ==> GTXE1 DFEDLYOVRD)
		)
		(element DFECLKDLYADJ5 1
			(pin DFECLKDLYADJ5 output)
			(conn DFECLKDLYADJ5 DFECLKDLYADJ5 ==> GTXE1 DFECLKDLYADJ5)
		)
		(element DFECLKDLYADJ4 1
			(pin DFECLKDLYADJ4 output)
			(conn DFECLKDLYADJ4 DFECLKDLYADJ4 ==> GTXE1 DFECLKDLYADJ4)
		)
		(element DFECLKDLYADJ3 1
			(pin DFECLKDLYADJ3 output)
			(conn DFECLKDLYADJ3 DFECLKDLYADJ3 ==> GTXE1 DFECLKDLYADJ3)
		)
		(element DFECLKDLYADJ2 1
			(pin DFECLKDLYADJ2 output)
			(conn DFECLKDLYADJ2 DFECLKDLYADJ2 ==> GTXE1 DFECLKDLYADJ2)
		)
		(element DFECLKDLYADJ1 1
			(pin DFECLKDLYADJ1 output)
			(conn DFECLKDLYADJ1 DFECLKDLYADJ1 ==> GTXE1 DFECLKDLYADJ1)
		)
		(element DFECLKDLYADJ0 1
			(pin DFECLKDLYADJ0 output)
			(conn DFECLKDLYADJ0 DFECLKDLYADJ0 ==> GTXE1 DFECLKDLYADJ0)
		)
		(element DFECLKDLYADJMON5 1
			(pin DFECLKDLYADJMON5 input)
			(conn DFECLKDLYADJMON5 DFECLKDLYADJMON5 <== GTXE1 DFECLKDLYADJMON5)
		)
		(element DFECLKDLYADJMON4 1
			(pin DFECLKDLYADJMON4 input)
			(conn DFECLKDLYADJMON4 DFECLKDLYADJMON4 <== GTXE1 DFECLKDLYADJMON4)
		)
		(element DFECLKDLYADJMON3 1
			(pin DFECLKDLYADJMON3 input)
			(conn DFECLKDLYADJMON3 DFECLKDLYADJMON3 <== GTXE1 DFECLKDLYADJMON3)
		)
		(element DFECLKDLYADJMON2 1
			(pin DFECLKDLYADJMON2 input)
			(conn DFECLKDLYADJMON2 DFECLKDLYADJMON2 <== GTXE1 DFECLKDLYADJMON2)
		)
		(element DFECLKDLYADJMON1 1
			(pin DFECLKDLYADJMON1 input)
			(conn DFECLKDLYADJMON1 DFECLKDLYADJMON1 <== GTXE1 DFECLKDLYADJMON1)
		)
		(element DFECLKDLYADJMON0 1
			(pin DFECLKDLYADJMON0 input)
			(conn DFECLKDLYADJMON0 DFECLKDLYADJMON0 <== GTXE1 DFECLKDLYADJMON0)
		)
		(element DEN 1
			(pin DEN output)
			(conn DEN DEN ==> GTXE1 DEN)
		)
		(element DCLKINV 3
			(pin OUT output)
			(pin DCLK input)
			(pin DCLK_B input)
			(cfg DCLK DCLK_B)
			(conn DCLKINV OUT ==> GTXE1 DCLK)
			(conn DCLKINV DCLK <== DCLK DCLK)
			(conn DCLKINV DCLK_B <== DCLK DCLK)
		)
		(element DCLK 1
			(pin DCLK output)
			(conn DCLK DCLK ==> DCLKINV DCLK)
			(conn DCLK DCLK ==> DCLKINV DCLK_B)
		)
		(element DADDR7 1
			(pin DADDR7 output)
			(conn DADDR7 DADDR7 ==> GTXE1 DADDR7)
		)
		(element DADDR6 1
			(pin DADDR6 output)
			(conn DADDR6 DADDR6 ==> GTXE1 DADDR6)
		)
		(element DADDR5 1
			(pin DADDR5 output)
			(conn DADDR5 DADDR5 ==> GTXE1 DADDR5)
		)
		(element DADDR4 1
			(pin DADDR4 output)
			(conn DADDR4 DADDR4 ==> GTXE1 DADDR4)
		)
		(element DADDR3 1
			(pin DADDR3 output)
			(conn DADDR3 DADDR3 ==> GTXE1 DADDR3)
		)
		(element DADDR2 1
			(pin DADDR2 output)
			(conn DADDR2 DADDR2 ==> GTXE1 DADDR2)
		)
		(element DADDR1 1
			(pin DADDR1 output)
			(conn DADDR1 DADDR1 ==> GTXE1 DADDR1)
		)
		(element DADDR0 1
			(pin DADDR0 output)
			(conn DADDR0 DADDR0 ==> GTXE1 DADDR0)
		)
		(element COMWAKEDET 1
			(pin COMWAKEDET input)
			(conn COMWAKEDET COMWAKEDET <== GTXE1 COMWAKEDET)
		)
		(element COMSASDET 1
			(pin COMSASDET input)
			(conn COMSASDET COMSASDET <== GTXE1 COMSASDET)
		)
		(element COMINITDET 1
			(pin COMINITDET input)
			(conn COMINITDET COMINITDET <== GTXE1 COMINITDET)
		)
		(element COMFINISH 1
			(pin COMFINISH input)
			(conn COMFINISH COMFINISH <== GTXE1 COMFINISH)
		)
		(element CLKTESTSIG1 1
			(pin CLKTESTSIG1 output)
			(conn CLKTESTSIG1 CLKTESTSIG1 ==> GTXE1 CLKTESTSIG1)
		)
		(element CLKTESTSIG0 1
			(pin CLKTESTSIG0 output)
			(conn CLKTESTSIG0 CLKTESTSIG0 ==> GTXE1 CLKTESTSIG0)
		)
		(element TXPLL_STARTUP_EN 0
			(cfg TRUE FALSE)
		)
		(element TXPLL_DIVSEL45_FB 0
			(cfg 5 4)
		)
		(element TXPLL_DIVSEL_REF 0
			(cfg 2 1 3 4 5 6 8 10 12 16 20)
		)
		(element TXPLL_DIVSEL_OUT 0
			(cfg 1 2 4)
		)
		(element TXPLL_DIVSEL_FB 0
			(cfg 1 2 3 4 5 6 8 10 12 16 20)
		)
		(element TXOUTCLKPCS_SEL 0
			(cfg 0 1)
		)
		(element TXOUTCLK_CTRL 0
			(cfg TXOUTCLKPCS CLKTESTSIG0 OFF_HIGH OFF_LOW TXOUTCLKPMA_DIV1 TXOUTCLKPMA_DIV2 TXPLLREFCLK_DIV1 TXPLLREFCLK_DIV2)
		)
		(element TXGEARBOX_USE 0
			(cfg FALSE TRUE)
		)
		(element TXDRIVE_LOOPBACK_PD 0
			(cfg FALSE TRUE)
		)
		(element TXDRIVE_LOOPBACK_HIZ 0
			(cfg FALSE TRUE)
		)
		(element TXDRIVE_DRP_EN 0
			(cfg FALSE TRUE)
		)
		(element TX_XCLK_SEL 0
			(cfg TXUSR TXOUT)
		)
		(element TX_OVERSAMPLE_MODE 0
			(cfg FALSE TRUE)
		)
		(element TX_EN_RATE_RESET_BUF 0
			(cfg TRUE FALSE)
		)
		(element TX_DRIVE_MODE 0
			(cfg DIRECT PIPE)
		)
		(element TX_DATA_WIDTH 0
			(cfg 20 8 10 16 32 40)
		)
		(element TX_CLK25_DIVIDER 0
			(cfg 6 1 2 3 4 5 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32)
		)
		(element TX_CLK_SOURCE 0
			(cfg TXPLL RXPLL)
		)
		(element TX_BUFFER_USE 0
			(cfg TRUE FALSE)
		)
		(element TERMINATION_OVRD 0
			(cfg FALSE TRUE)
		)
		(element SHOW_REALIGN_COMMA 0
			(cfg TRUE FALSE)
		)
		(element SATA_MIN_WAKE 0
			(cfg 4 1 2 3 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61)
		)
		(element SATA_MIN_INIT 0
			(cfg 12 1 2 3 4 5 6 7 8 9 10 11 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61)
		)
		(element SATA_MIN_BURST 0
			(cfg 4 1 2 3 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61)
		)
		(element SATA_MAX_WAKE 0
			(cfg 7 1 2 3 4 5 6 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61)
		)
		(element SATA_MAX_INIT 0
			(cfg 22 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61)
		)
		(element SATA_MAX_BURST 0
			(cfg 7 1 2 3 4 5 6 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61)
		)
		(element SAS_MIN_COMSAS 0
			(cfg 40 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61)
		)
		(element SAS_MAX_COMSAS 0
			(cfg 52 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 53 54 55 56 57 58 59 60 61)
		)
		(element RXRECCLK_CTRL 0
			(cfg RXRECCLKPCS CLKTESTSIG1 OFF_HIGH OFF_LOW RXPLLREFCLK_DIV1 RXPLLREFCLK_DIV2 RXRECCLKPMA_DIV1 RXRECCLKPMA_DIV2)
		)
		(element RXPLL_STARTUP_EN 0
			(cfg TRUE FALSE)
		)
		(element RXPLL_DIVSEL45_FB 0
			(cfg 5 4)
		)
		(element RXPLL_DIVSEL_REF 0
			(cfg 2 1 3 4 5 6 8 10 12 16 20)
		)
		(element RXPLL_DIVSEL_OUT 0
			(cfg 1 2 4)
		)
		(element RXPLL_DIVSEL_FB 0
			(cfg 1 2 3 4 5 6 8 10 12 16 20)
		)
		(element RXGEARBOX_USE 0
			(cfg FALSE TRUE)
		)
		(element RXBUF_UDFL_THRESH 0
			(cfg 4 0 1 2 3 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63)
		)
		(element RXBUF_OVRD_THRESH 0
			(cfg FALSE TRUE)
		)
		(element RXBUF_OVFL_THRESH 0
			(cfg 61 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 62 63)
		)
		(element RX_XCLK_SEL 0
			(cfg RXREC RXUSR)
		)
		(element RX_SLIDE_MODE 0
			(cfg #OFF AUTO PCS PMA)
		)
		(element RX_SLIDE_AUTO_WAIT 0
			(cfg 5 0 1 2 3 4 6 7 8 9 10 11 12 13 14 15)
		)
		(element RX_OVERSAMPLE_MODE 0
			(cfg FALSE TRUE)
		)
		(element RX_LOSS_OF_SYNC_FSM 0
			(cfg FALSE TRUE)
		)
		(element RX_LOS_THRESHOLD 0
			(cfg 128 4 8 16 32 64 256 512)
		)
		(element RX_LOS_INVALID_INCR 0
			(cfg 8 1 2 4 16 32 64 128)
		)
		(element RX_FIFO_ADDR_MODE 0
			(cfg FULL FAST)
		)
		(element RX_EN_REALIGN_RESET_BUF2 0
			(cfg FALSE TRUE)
		)
		(element RX_EN_REALIGN_RESET_BUF 0
			(cfg FALSE TRUE)
		)
		(element RX_EN_RATE_RESET_BUF 0
			(cfg TRUE FALSE)
		)
		(element RX_EN_MODE_RESET_BUF 0
			(cfg TRUE FALSE)
		)
		(element RX_EN_IDLE_RESET_PH 0
			(cfg TRUE FALSE)
		)
		(element RX_EN_IDLE_RESET_FR 0
			(cfg TRUE FALSE)
		)
		(element RX_EN_IDLE_RESET_BUF 0
			(cfg TRUE FALSE)
		)
		(element RX_EN_IDLE_HOLD_DFE 0
			(cfg TRUE FALSE)
		)
		(element RX_EN_IDLE_HOLD_CDR 0
			(cfg FALSE TRUE)
		)
		(element RX_DECODE_SEQ_MATCH 0
			(cfg TRUE FALSE)
		)
		(element RX_DATA_WIDTH 0
			(cfg 20 8 10 16 32 40)
		)
		(element RX_CLK25_DIVIDER 0
			(cfg 6 1 2 3 4 5 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32)
		)
		(element RX_CDR_FORCE_ROTATE 0
			(cfg FALSE TRUE)
		)
		(element RX_BUFFER_USE 0
			(cfg TRUE FALSE)
		)
		(element RESET_DRP_EN 0
			(cfg FALSE TRUE)
		)
		(element RCV_TERM_VTTRX 0
			(cfg FALSE TRUE)
		)
		(element RCV_TERM_GND 0
			(cfg TRUE FALSE)
		)
		(element PRBS_DRP_EN 0
			(cfg FALSE TRUE)
		)
		(element POLARITY_DRP_EN 0
			(cfg FALSE TRUE)
		)
		(element PMA_CAS_CLK_EN 0
			(cfg FALSE TRUE)
		)
		(element PLL_DRP_EN 0
			(cfg FALSE TRUE)
		)
		(element PHASEALIGN_DRP_EN 0
			(cfg FALSE TRUE)
		)
		(element PDELIDLE_DRP_EN 0
			(cfg FALSE TRUE)
		)
		(element PCOMMA_DETECT 0
			(cfg TRUE FALSE)
		)
		(element PCI_EXPRESS_MODE 0
			(cfg FALSE TRUE)
		)
		(element MCOMMA_DETECT 0
			(cfg TRUE FALSE)
		)
		(element MASTER_DRP_EN 0
			(cfg FALSE TRUE)
		)
		(element LOOPBACK_DRP_EN 0
			(cfg FALSE TRUE)
		)
		(element GTX_CFG_PWRUP 0
			(cfg TRUE FALSE)
		)
		(element GEN_TXUSRCLK 0
			(cfg FALSE TRUE)
		)
		(element GEN_RXUSRCLK 0
			(cfg FALSE TRUE)
		)
		(element DFE_DRP_EN 0
			(cfg FALSE TRUE)
		)
		(element DEC_VALID_COMMA_ONLY 0
			(cfg TRUE FALSE)
		)
		(element DEC_PCOMMA_DETECT 0
			(cfg TRUE FALSE)
		)
		(element DEC_MCOMMA_DETECT 0
			(cfg TRUE FALSE)
		)
		(element COMMA_DOUBLE 0
			(cfg FALSE TRUE)
		)
		(element CLK_CORRECT_USE 0
			(cfg TRUE FALSE)
		)
		(element CLK_COR_SEQ_2_USE 0
			(cfg FALSE TRUE)
		)
		(element CLK_COR_REPEAT_WAIT 0
			(cfg 5 0 1 2 3 4 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31)
		)
		(element CLK_COR_PRECEDENCE 0
			(cfg TRUE FALSE)
		)
		(element CLK_COR_MIN_LAT 0
			(cfg 16 3 4 5 6 7 8 9 10 11 12 13 14 15 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48)
		)
		(element CLK_COR_MAX_LAT 0
			(cfg 18 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48)
		)
		(element CLK_COR_KEEP_IDLE 0
			(cfg FALSE TRUE)
		)
		(element CLK_COR_INSERT_IDLE_FLAG 0
			(cfg FALSE TRUE)
		)
		(element CLK_COR_DET_LEN 0
			(cfg 1 2 3 4)
		)
		(element CLK_COR_ADJ_LEN 0
			(cfg 1 2 3 4)
		)
		(element CHAN_BOND_2_MAX_SKEW 0
			(cfg 1 2 3 4 5 6 7 8 9 10 11 12 13 14)
		)
		(element CHAN_BOND_1_MAX_SKEW 0
			(cfg 7 1 2 3 4 5 6 8 9 10 11 12 13 14)
		)
		(element CHAN_BOND_SEQ_2_USE 0
			(cfg TRUE FALSE)
		)
		(element CHAN_BOND_SEQ_LEN 0
			(cfg 4 1 2 3)
		)
		(element CHAN_BOND_KEEP_ALIGN 0
			(cfg FALSE TRUE)
		)
		(element ALIGN_COMMA_WORD 0
			(cfg 1 2)
		)
		(element AC_CAP_DIS 0
			(cfg TRUE FALSE)
		)
	)
	(primitive_def IBUFDS_GTHE1 3 4
		(pin I I input)
		(pin IB IB input)
		(pin O O output)
		(element I 1
			(pin I output)
			(conn I I ==> IBUFDS_GTHE1 I)
		)
		(element IB 1
			(pin IB output)
			(conn IB IB ==> IBUFDS_GTHE1 IB)
		)
		(element O 1
			(pin O input)
			(conn O O <== IBUFDS_GTHE1 O)
		)
		(element IBUFDS_GTHE1 3 # BEL
			(pin I input)
			(pin IB input)
			(pin O output)
			(conn IBUFDS_GTHE1 O ==> O O)
			(conn IBUFDS_GTHE1 I <== I I)
			(conn IBUFDS_GTHE1 IB <== IB IB)
		)
	)
	(primitive_def IBUFDS_GTXE1 6 9
		(pin CEB CEB input)
		(pin CLKTESTSIG CLKTESTSIG input)
		(pin I I input)
		(pin IB IB input)
		(pin O O output)
		(pin ODIV2 ODIV2 output)
		(element CLKCM_CFG 0
			(cfg TRUE FALSE)
		)
		(element CLKRCV_TRST 0
			(cfg TRUE FALSE)
		)
		(element CEB 1
			(pin CEB output)
			(conn CEB CEB ==> IBUFDS_GTXE1 CEB)
		)
		(element CLKTESTSIG 1
			(pin CLKTESTSIG output)
			(conn CLKTESTSIG CLKTESTSIG ==> IBUFDS_GTXE1 CLKTESTSIG)
		)
		(element I 1
			(pin I output)
			(conn I I ==> IBUFDS_GTXE1 I)
		)
		(element IB 1
			(pin IB output)
			(conn IB IB ==> IBUFDS_GTXE1 IB)
		)
		(element O 1
			(pin O input)
			(conn O O <== IBUFDS_GTXE1 O)
		)
		(element ODIV2 1
			(pin ODIV2 input)
			(conn ODIV2 ODIV2 <== IBUFDS_GTXE1 ODIV2)
		)
		(element IBUFDS_GTXE1 6 # BEL
			(pin CEB input)
			(pin CLKTESTSIG input)
			(pin I input)
			(pin IB input)
			(pin O output)
			(pin ODIV2 output)
			(conn IBUFDS_GTXE1 O ==> O O)
			(conn IBUFDS_GTXE1 ODIV2 ==> ODIV2 ODIV2)
			(conn IBUFDS_GTXE1 CEB <== CEB CEB)
			(conn IBUFDS_GTXE1 CLKTESTSIG <== CLKTESTSIG CLKTESTSIG)
			(conn IBUFDS_GTXE1 I <== I I)
			(conn IBUFDS_GTXE1 IB <== IB IB)
		)
	)
	(primitive_def ICAP 68 71
		(pin RDWRB RDWRB input)
		(pin I31 I31 input)
		(pin I30 I30 input)
		(pin I29 I29 input)
		(pin I28 I28 input)
		(pin I27 I27 input)
		(pin I26 I26 input)
		(pin I25 I25 input)
		(pin I24 I24 input)
		(pin I23 I23 input)
		(pin I22 I22 input)
		(pin I21 I21 input)
		(pin I20 I20 input)
		(pin I19 I19 input)
		(pin I18 I18 input)
		(pin I17 I17 input)
		(pin I16 I16 input)
		(pin I15 I15 input)
		(pin I14 I14 input)
		(pin I13 I13 input)
		(pin I12 I12 input)
		(pin I11 I11 input)
		(pin I10 I10 input)
		(pin I9 I9 input)
		(pin I8 I8 input)
		(pin I7 I7 input)
		(pin I6 I6 input)
		(pin I5 I5 input)
		(pin I4 I4 input)
		(pin I3 I3 input)
		(pin I2 I2 input)
		(pin I1 I1 input)
		(pin I0 I0 input)
		(pin CLK CLK input)
		(pin CSB CSB input)
		(pin O31 O31 output)
		(pin O30 O30 output)
		(pin O29 O29 output)
		(pin O28 O28 output)
		(pin O27 O27 output)
		(pin O26 O26 output)
		(pin O25 O25 output)
		(pin O24 O24 output)
		(pin O23 O23 output)
		(pin O22 O22 output)
		(pin O21 O21 output)
		(pin O20 O20 output)
		(pin O19 O19 output)
		(pin O18 O18 output)
		(pin O17 O17 output)
		(pin O16 O16 output)
		(pin O15 O15 output)
		(pin O14 O14 output)
		(pin O13 O13 output)
		(pin O12 O12 output)
		(pin O11 O11 output)
		(pin O10 O10 output)
		(pin O9 O9 output)
		(pin O8 O8 output)
		(pin O7 O7 output)
		(pin O6 O6 output)
		(pin O5 O5 output)
		(pin O4 O4 output)
		(pin O3 O3 output)
		(pin O2 O2 output)
		(pin O1 O1 output)
		(pin O0 O0 output)
		(pin BUSY BUSY output)
		(element I11 1
			(pin I11 output)
			(conn I11 I11 ==> ICAP I11)
		)
		(element O28 1
			(pin O28 input)
			(conn O28 O28 <== ICAP O28)
		)
		(element O19 1
			(pin O19 input)
			(conn O19 O19 <== ICAP O19)
		)
		(element O8 1
			(pin O8 input)
			(conn O8 O8 <== ICAP O8)
		)
		(element I5 1
			(pin I5 output)
			(conn I5 I5 ==> ICAP I5)
		)
		(element ICAP 68 # BEL
			(pin RDWRB input)
			(pin O31 output)
			(pin O30 output)
			(pin O29 output)
			(pin O28 output)
			(pin O27 output)
			(pin O26 output)
			(pin O25 output)
			(pin O24 output)
			(pin O23 output)
			(pin O22 output)
			(pin O21 output)
			(pin O20 output)
			(pin O19 output)
			(pin O18 output)
			(pin O17 output)
			(pin O16 output)
			(pin O15 output)
			(pin O14 output)
			(pin O13 output)
			(pin O12 output)
			(pin O11 output)
			(pin O10 output)
			(pin O9 output)
			(pin O8 output)
			(pin O7 output)
			(pin O6 output)
			(pin O5 output)
			(pin O4 output)
			(pin O3 output)
			(pin O2 output)
			(pin O1 output)
			(pin O0 output)
			(pin I31 input)
			(pin I30 input)
			(pin I29 input)
			(pin I28 input)
			(pin I27 input)
			(pin I26 input)
			(pin I25 input)
			(pin I24 input)
			(pin I23 input)
			(pin I22 input)
			(pin I21 input)
			(pin I20 input)
			(pin I19 input)
			(pin I18 input)
			(pin I17 input)
			(pin I16 input)
			(pin I15 input)
			(pin I14 input)
			(pin I13 input)
			(pin I12 input)
			(pin I11 input)
			(pin I10 input)
			(pin I9 input)
			(pin I8 input)
			(pin I7 input)
			(pin I6 input)
			(pin I5 input)
			(pin I4 input)
			(pin I3 input)
			(pin I2 input)
			(pin I1 input)
			(pin I0 input)
			(pin CLK input)
			(pin CSB input)
			(pin BUSY output)
			(conn ICAP O31 ==> O31 O31)
			(conn ICAP O30 ==> O30 O30)
			(conn ICAP O29 ==> O29 O29)
			(conn ICAP O28 ==> O28 O28)
			(conn ICAP O27 ==> O27 O27)
			(conn ICAP O26 ==> O26 O26)
			(conn ICAP O25 ==> O25 O25)
			(conn ICAP O24 ==> O24 O24)
			(conn ICAP O23 ==> O23 O23)
			(conn ICAP O22 ==> O22 O22)
			(conn ICAP O21 ==> O21 O21)
			(conn ICAP O20 ==> O20 O20)
			(conn ICAP O19 ==> O19 O19)
			(conn ICAP O18 ==> O18 O18)
			(conn ICAP O17 ==> O17 O17)
			(conn ICAP O16 ==> O16 O16)
			(conn ICAP O15 ==> O15 O15)
			(conn ICAP O14 ==> O14 O14)
			(conn ICAP O13 ==> O13 O13)
			(conn ICAP O12 ==> O12 O12)
			(conn ICAP O11 ==> O11 O11)
			(conn ICAP O10 ==> O10 O10)
			(conn ICAP O9 ==> O9 O9)
			(conn ICAP O8 ==> O8 O8)
			(conn ICAP O7 ==> O7 O7)
			(conn ICAP O6 ==> O6 O6)
			(conn ICAP O5 ==> O5 O5)
			(conn ICAP O4 ==> O4 O4)
			(conn ICAP O3 ==> O3 O3)
			(conn ICAP O2 ==> O2 O2)
			(conn ICAP O1 ==> O1 O1)
			(conn ICAP O0 ==> O0 O0)
			(conn ICAP BUSY ==> BUSY BUSY)
			(conn ICAP RDWRB <== RDWRB RDWRB)
			(conn ICAP I31 <== I31 I31)
			(conn ICAP I30 <== I30 I30)
			(conn ICAP I29 <== I29 I29)
			(conn ICAP I28 <== I28 I28)
			(conn ICAP I27 <== I27 I27)
			(conn ICAP I26 <== I26 I26)
			(conn ICAP I25 <== I25 I25)
			(conn ICAP I24 <== I24 I24)
			(conn ICAP I23 <== I23 I23)
			(conn ICAP I22 <== I22 I22)
			(conn ICAP I21 <== I21 I21)
			(conn ICAP I20 <== I20 I20)
			(conn ICAP I19 <== I19 I19)
			(conn ICAP I18 <== I18 I18)
			(conn ICAP I17 <== I17 I17)
			(conn ICAP I16 <== I16 I16)
			(conn ICAP I15 <== I15 I15)
			(conn ICAP I14 <== I14 I14)
			(conn ICAP I13 <== I13 I13)
			(conn ICAP I12 <== I12 I12)
			(conn ICAP I11 <== I11 I11)
			(conn ICAP I10 <== I10 I10)
			(conn ICAP I9 <== I9 I9)
			(conn ICAP I8 <== I8 I8)
			(conn ICAP I7 <== I7 I7)
			(conn ICAP I6 <== I6 I6)
			(conn ICAP I5 <== I5 I5)
			(conn ICAP I4 <== I4 I4)
			(conn ICAP I3 <== I3 I3)
			(conn ICAP I2 <== I2 I2)
			(conn ICAP I1 <== I1 I1)
			(conn ICAP I0 <== I0 I0)
			(conn ICAP CLK <== CLK CLK)
			(conn ICAP CSB <== CSB CSB)
		)
		(element O4 1
			(pin O4 input)
			(conn O4 O4 <== ICAP O4)
		)
		(element O31 1
			(pin O31 input)
			(conn O31 O31 <== ICAP O31)
		)
		(element I27 1
			(pin I27 output)
			(conn I27 I27 ==> ICAP I27)
		)
		(element O16 1
			(pin O16 input)
			(conn O16 O16 <== ICAP O16)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> ICAP CLK)
		)
		(element I15 1
			(pin I15 output)
			(conn I15 I15 ==> ICAP I15)
		)
		(element I21 1
			(pin I21 output)
			(conn I21 I21 ==> ICAP I21)
		)
		(element O21 1
			(pin O21 input)
			(conn O21 O21 <== ICAP O21)
		)
		(element I25 1
			(pin I25 output)
			(conn I25 I25 ==> ICAP I25)
		)
		(element O14 1
			(pin O14 input)
			(conn O14 O14 <== ICAP O14)
		)
		(element O11 1
			(pin O11 input)
			(conn O11 O11 <== ICAP O11)
		)
		(element I23 1
			(pin I23 output)
			(conn I23 I23 ==> ICAP I23)
		)
		(element I1 1
			(pin I1 output)
			(conn I1 I1 ==> ICAP I1)
		)
		(element I29 1
			(pin I29 output)
			(conn I29 I29 ==> ICAP I29)
		)
		(element I31 1
			(pin I31 output)
			(conn I31 I31 ==> ICAP I31)
		)
		(element O1 1
			(pin O1 input)
			(conn O1 O1 <== ICAP O1)
		)
		(element O20 1
			(pin O20 input)
			(conn O20 O20 <== ICAP O20)
		)
		(element O3 1
			(pin O3 input)
			(conn O3 O3 <== ICAP O3)
		)
		(element O25 1
			(pin O25 input)
			(conn O25 O25 <== ICAP O25)
		)
		(element I0 1
			(pin I0 output)
			(conn I0 I0 ==> ICAP I0)
		)
		(element I8 1
			(pin I8 output)
			(conn I8 I8 ==> ICAP I8)
		)
		(element I18 1
			(pin I18 output)
			(conn I18 I18 ==> ICAP I18)
		)
		(element I7 1
			(pin I7 output)
			(conn I7 I7 ==> ICAP I7)
		)
		(element I13 1
			(pin I13 output)
			(conn I13 I13 ==> ICAP I13)
		)
		(element I19 1
			(pin I19 output)
			(conn I19 I19 ==> ICAP I19)
		)
		(element I24 1
			(pin I24 output)
			(conn I24 I24 ==> ICAP I24)
		)
		(element O23 1
			(pin O23 input)
			(conn O23 O23 <== ICAP O23)
		)
		(element I3 1
			(pin I3 output)
			(conn I3 I3 ==> ICAP I3)
		)
		(element O5 1
			(pin O5 input)
			(conn O5 O5 <== ICAP O5)
		)
		(element I12 1
			(pin I12 output)
			(conn I12 I12 ==> ICAP I12)
		)
		(element I22 1
			(pin I22 output)
			(conn I22 I22 ==> ICAP I22)
		)
		(element I6 1
			(pin I6 output)
			(conn I6 I6 ==> ICAP I6)
		)
		(element O10 1
			(pin O10 input)
			(conn O10 O10 <== ICAP O10)
		)
		(element I20 1
			(pin I20 output)
			(conn I20 I20 ==> ICAP I20)
		)
		(element O13 1
			(pin O13 input)
			(conn O13 O13 <== ICAP O13)
		)
		(element O9 1
			(pin O9 input)
			(conn O9 O9 <== ICAP O9)
		)
		(element I26 1
			(pin I26 output)
			(conn I26 I26 ==> ICAP I26)
		)
		(element CSB 1
			(pin CSB output)
			(conn CSB CSB ==> ICAP CSB)
		)
		(element O30 1
			(pin O30 input)
			(conn O30 O30 <== ICAP O30)
		)
		(element O7 1
			(pin O7 input)
			(conn O7 O7 <== ICAP O7)
		)
		(element I28 1
			(pin I28 output)
			(conn I28 I28 ==> ICAP I28)
		)
		(element O12 1
			(pin O12 input)
			(conn O12 O12 <== ICAP O12)
		)
		(element O18 1
			(pin O18 input)
			(conn O18 O18 <== ICAP O18)
		)
		(element I4 1
			(pin I4 output)
			(conn I4 I4 ==> ICAP I4)
		)
		(element O22 1
			(pin O22 input)
			(conn O22 O22 <== ICAP O22)
		)
		(element I17 1
			(pin I17 output)
			(conn I17 I17 ==> ICAP I17)
		)
		(element ICAP_WIDTH 0
			(cfg X32 X16 X8)
		)
		(element ICAP_AUTO_SWITCH 0
			(cfg DISABLE ENABLE)
		)
		(element I16 1
			(pin I16 output)
			(conn I16 I16 ==> ICAP I16)
		)
		(element O15 1
			(pin O15 input)
			(conn O15 O15 <== ICAP O15)
		)
		(element I2 1
			(pin I2 output)
			(conn I2 I2 ==> ICAP I2)
		)
		(element O0 1
			(pin O0 input)
			(conn O0 O0 <== ICAP O0)
		)
		(element RDWRB 1
			(pin RDWRB output)
			(conn RDWRB RDWRB ==> ICAP RDWRB)
		)
		(element I10 1
			(pin I10 output)
			(conn I10 I10 ==> ICAP I10)
		)
		(element BUSY 1
			(pin BUSY input)
			(conn BUSY BUSY <== ICAP BUSY)
		)
		(element I30 1
			(pin I30 output)
			(conn I30 I30 ==> ICAP I30)
		)
		(element O29 1
			(pin O29 input)
			(conn O29 O29 <== ICAP O29)
		)
		(element O24 1
			(pin O24 input)
			(conn O24 O24 <== ICAP O24)
		)
		(element O2 1
			(pin O2 input)
			(conn O2 O2 <== ICAP O2)
		)
		(element I9 1
			(pin I9 output)
			(conn I9 I9 ==> ICAP I9)
		)
		(element I14 1
			(pin I14 output)
			(conn I14 I14 ==> ICAP I14)
		)
		(element O26 1
			(pin O26 input)
			(conn O26 O26 <== ICAP O26)
		)
		(element O17 1
			(pin O17 input)
			(conn O17 O17 <== ICAP O17)
		)
		(element O27 1
			(pin O27 input)
			(conn O27 O27 <== ICAP O27)
		)
		(element O6 1
			(pin O6 input)
			(conn O6 O6 <== ICAP O6)
		)
	)
	(primitive_def IDELAYCTRL 7 12
		(pin RST RST input)
		(pin REFCLK REFCLK input)
		(pin RDY RDY output)
		(pin OUTN1 OUTN1 output)
		(pin OUTN65 OUTN65 output)
		(pin UPPULSEOUT UPPULSEOUT output)
		(pin DNPULSEOUT DNPULSEOUT output)
		(element BIAS_MODE 0
			(cfg 0 1 2)
		)
		(element HIGH_PERFORMANCE_MODE 0
			(cfg TRUE FALSE)
		)
		(element IDELAYCTRL_EN 0
			(cfg DISABLE DEFAULT ENABLE)
		)
		(element RESET_STYLE 0
			(cfg V5 V4)
		)
		(element DNPULSEOUT 1
			(pin DNPULSEOUT input)
			(conn DNPULSEOUT DNPULSEOUT <== IDELAYCTRL DNPULSEOUT)
		)
		(element OUTN1 1
			(pin OUTN1 input)
			(conn OUTN1 OUTN1 <== IDELAYCTRL OUTN1)
		)
		(element OUTN65 1
			(pin OUTN65 input)
			(conn OUTN65 OUTN65 <== IDELAYCTRL OUTN65)
		)
		(element RDY 1
			(pin RDY input)
			(conn RDY RDY <== IDELAYCTRL RDY)
		)
		(element REFCLK 1
			(pin REFCLK output)
			(conn REFCLK REFCLK ==> IDELAYCTRL REFCLK)
		)
		(element RST 1
			(pin RST output)
			(conn RST RST ==> IDELAYCTRL RST)
		)
		(element UPPULSEOUT 1
			(pin UPPULSEOUT input)
			(conn UPPULSEOUT UPPULSEOUT <== IDELAYCTRL UPPULSEOUT)
		)
		(element IDELAYCTRL 7 # BEL
			(pin DNPULSEOUT output)
			(pin OUTN1 output)
			(pin OUTN65 output)
			(pin RDY output)
			(pin REFCLK input)
			(pin RST input)
			(pin UPPULSEOUT output)
			(conn IDELAYCTRL DNPULSEOUT ==> DNPULSEOUT DNPULSEOUT)
			(conn IDELAYCTRL OUTN1 ==> OUTN1 OUTN1)
			(conn IDELAYCTRL OUTN65 ==> OUTN65 OUTN65)
			(conn IDELAYCTRL RDY ==> RDY RDY)
			(conn IDELAYCTRL UPPULSEOUT ==> UPPULSEOUT UPPULSEOUT)
			(conn IDELAYCTRL REFCLK <== REFCLK REFCLK)
			(conn IDELAYCTRL RST <== RST RST)
		)
	)
	(primitive_def ILOGICE1 28 52
		(pin REV REV input)
		(pin SR SR input)
		(pin CLK CLK input)
		(pin CE1 CE1 input)
		(pin TFB TFB input)
		(pin OFB OFB input)
		(pin D D input)
		(pin O O output)
		(pin Q1 Q1 output)
		(pin Q2 Q2 output)
		(pin BITSLIP BITSLIP input)
		(pin CE2 CE2 input)
		(pin CLKDIV CLKDIV input)
		(pin OCLK OCLK input)
		(pin SHIFTIN1 SHIFTIN1 input)
		(pin SHIFTIN2 SHIFTIN2 input)
		(pin SHIFTOUT2 SHIFTOUT2 output)
		(pin SHIFTOUT1 SHIFTOUT1 output)
		(pin Q6 Q6 output)
		(pin Q5 Q5 output)
		(pin Q4 Q4 output)
		(pin Q3 Q3 output)
		(pin CLKB CLKB input)
		(pin DYNCLKDIVSEL DYNCLKDIVSEL input)
		(pin DYNCLKSEL DYNCLKSEL input)
		(pin DYNOCLKSEL DYNOCLKSEL input)
		(pin OCLKB OCLKB input)
		(pin DDLY DDLY input)
		(element DINV 3
			(pin OUT output)
			(pin D input)
			(pin D_B input)
			(cfg D D_B)
			(conn DINV OUT ==> IDELMUX 1)
			(conn DINV OUT ==> IFFDELMUX 1)
			(conn DINV D <== D D)
			(conn DINV D_B <== D D)
		)
		(element DYNCLKDIVSEL 1
			(pin DYNCLKDIVSEL output)
		)
		(element DYNCLKSEL 1
			(pin DYNCLKSEL output)
		)
		(element DYNOCLKSEL 1
			(pin DYNOCLKSEL output)
		)
		(element OCLKB 1
			(pin OCLKB output)
		)
		(element DDR_CLK_EDGE 0
			(cfg SAME_EDGE_PIPELINED SAME_EDGE OPPOSITE_EDGE)
		)
		(element IFF 8 # BEL
			(pin CKB input)
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q1 output)
			(pin Q2 output)
			(pin SR input)
			(pin REV input)
			(conn IFF Q1 ==> Q1 Q1)
			(conn IFF Q2 ==> Q2 Q2)
			(conn IFF CKB <== CLKBINV OUT)
			(conn IFF CK <== CLKINV OUT)
			(conn IFF CE <== CE1USED OUT)
			(conn IFF D <== IFFMUX OUT)
			(conn IFF SR <== SRUSED OUT)
			(conn IFF REV <== REVUSED OUT)
		)
		(element IFFTYPE 0
			(cfg DDR #LATCH #FF)
		)
		(element SRTYPE 0
			(cfg SYNC ASYNC)
		)
		(element CE1 1
			(pin CE1 output)
			(conn CE1 CE1 ==> CE1USED 0)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> CLKINV CLK_B)
			(conn CLK CLK ==> CLKINV CLK)
		)
		(element CLKB 1
			(pin CLKB output)
			(conn CLKB CLKB ==> CLKBINV CLKB_B)
			(conn CLKB CLKB ==> CLKBINV CLKB)
		)
		(element CLKINV 3
			(pin CLK_B input)
			(pin CLK input)
			(pin OUT output)
			(cfg CLK_B CLK)
			(conn CLKINV OUT ==> IFF CK)
			(conn CLKINV CLK_B <== CLK CLK)
			(conn CLKINV CLK <== CLK CLK)
		)
		(element CLKBINV 3
			(pin CLKB_B input)
			(pin CLKB input)
			(pin OUT output)
			(cfg CLKB_B CLKB)
			(conn CLKBINV OUT ==> IFF CKB)
			(conn CLKBINV CLKB_B <== CLKB CLKB)
			(conn CLKBINV CLKB <== CLKB CLKB)
		)
		(element Q1 1
			(pin Q1 input)
			(conn Q1 Q1 <== IFF Q1)
		)
		(element O 1
			(pin O input)
			(conn O O <== IMUX OUT)
		)
		(element BITSLIP 1
			(pin BITSLIP output)
		)
		(element CE2 1
			(pin CE2 output)
		)
		(element CLKDIV 1
			(pin CLKDIV output)
		)
		(element OCLK 1
			(pin OCLK output)
		)
		(element SHIFTIN1 1
			(pin SHIFTIN1 output)
		)
		(element SHIFTIN2 1
			(pin SHIFTIN2 output)
		)
		(element SHIFTOUT2 1
			(pin SHIFTOUT2 input)
		)
		(element SHIFTOUT1 1
			(pin SHIFTOUT1 input)
		)
		(element Q6 1
			(pin Q6 input)
		)
		(element Q5 1
			(pin Q5 input)
		)
		(element Q4 1
			(pin Q4 input)
		)
		(element Q3 1
			(pin Q3 input)
		)
		(element D2OBYP_SEL 3
			(pin GND input)
			(pin T input)
			(pin OUT output)
			(cfg GND T)
			(conn D2OBYP_SEL OUT ==> D2OBYP_SRC S0)
			(conn D2OBYP_SEL GND <== D2OBYP_TSMUX_GND 0)
			(conn D2OBYP_SEL T <== TFB TFB)
		)
		(element INIT_Q1 0
			(cfg 0 1)
		)
		(element SRVAL_Q1 0
			(cfg 0 1)
		)
		(element D2OFFBYP_SEL 3
			(pin GND input)
			(pin T input)
			(pin OUT output)
			(cfg GND T)
			(conn D2OFFBYP_SEL OUT ==> D2OFFBYP_SRC S0)
			(conn D2OFFBYP_SEL GND <== D2OFFBYP_TSMUX_GND 0)
			(conn D2OFFBYP_SEL T <== TFB TFB)
		)
		(element IMUX 3 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn IMUX OUT ==> O O)
			(conn IMUX 0 <== D2OBYP_SRC OUT)
			(conn IMUX 1 <== IDELMUX OUT)
		)
		(element IFFMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn IFFMUX OUT ==> IFF D)
			(conn IFFMUX 0 <== D2OFFBYP_SRC OUT)
			(conn IFFMUX 1 <== IFFDELMUX OUT)
		)
		(element D 1
			(pin D output)
			(conn D D ==> DINV D)
			(conn D D ==> DINV D_B)
		)
		(element TFB 1
			(pin TFB output)
			(conn TFB TFB ==> D2OBYP_SEL T)
			(conn TFB TFB ==> D2OFFBYP_SEL T)
		)
		(element OFB 1
			(pin OFB output)
			(conn OFB OFB ==> D2OBYP_SRC 1)
			(conn OFB OFB ==> D2OFFBYP_SRC 1)
		)
		(element SR 1
			(pin SR output)
			(conn SR SR ==> SRUSED 0)
		)
		(element REV 1
			(pin REV output)
			(conn REV REV ==> REVUSED 0)
		)
		(element INIT_Q2 0
			(cfg 0 1)
		)
		(element SRVAL_Q2 0
			(cfg 0 1)
		)
		(element Q2 1
			(pin Q2 input)
			(conn Q2 Q2 <== IFF Q2)
		)
		(element CE1USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn CE1USED OUT ==> IFF CE)
			(conn CE1USED 0 <== CE1 CE1)
		)
		(element SRUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn SRUSED OUT ==> IFF SR)
			(conn SRUSED 0 <== SR SR)
		)
		(element REVUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn REVUSED OUT ==> IFF REV)
			(conn REVUSED 0 <== REV REV)
		)
		(element IDELMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn IDELMUX OUT ==> IMUX 1)
			(conn IDELMUX OUT ==> D2OBYP_SRC 0)
			(conn IDELMUX 0 <== DDLY DDLY)
			(conn IDELMUX 1 <== DINV OUT)
		)
		(element IFFDELMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn IFFDELMUX OUT ==> IFFMUX 1)
			(conn IFFDELMUX OUT ==> D2OFFBYP_SRC 0)
			(conn IFFDELMUX 0 <== DDLY DDLY)
			(conn IFFDELMUX 1 <== DINV OUT)
		)
		(element DDLY 1
			(pin DDLY output)
			(conn DDLY DDLY ==> IDELMUX 0)
			(conn DDLY DDLY ==> IFFDELMUX 0)
		)
		(element D2OBYP_TSMUX_GND 1 # BEL
			(pin 0 output)
			(conn D2OBYP_TSMUX_GND 0 ==> D2OBYP_SEL GND)
		)
		(element D2OFFBYP_TSMUX_GND 1 # BEL
			(pin 0 output)
			(conn D2OFFBYP_TSMUX_GND 0 ==> D2OFFBYP_SEL GND)
		)
		(element D2OBYP_SRC 4 # BEL
			(pin 1 input)
			(pin 0 input)
			(pin OUT output)
			(pin S0 input)
			(conn D2OBYP_SRC OUT ==> IMUX 0)
			(conn D2OBYP_SRC 1 <== OFB OFB)
			(conn D2OBYP_SRC 0 <== IDELMUX OUT)
			(conn D2OBYP_SRC S0 <== D2OBYP_SEL OUT)
		)
		(element D2OFFBYP_SRC 4 # BEL
			(pin 1 input)
			(pin 0 input)
			(pin OUT output)
			(pin S0 input)
			(conn D2OFFBYP_SRC OUT ==> IFFMUX 0)
			(conn D2OFFBYP_SRC 1 <== OFB OFB)
			(conn D2OFFBYP_SRC 0 <== IFFDELMUX OUT)
			(conn D2OFFBYP_SRC S0 <== D2OFFBYP_SEL OUT)
		)
	)
	(primitive_def IOB 13 27
		(pin O O input)
		(pin T T input)
		(pin I I output)
		(pin PADOUT PADOUT output)
		(pin DIFFI_IN DIFFI_IN input)
		(pin DIFFO_IN DIFFO_IN input)
		(pin DIFFO_OUT DIFFO_OUT output)
		(pin PD_INT_EN PD_INT_EN input)
		(pin PU_INT_EN PU_INT_EN input)
		(pin KEEPER_INT_EN KEEPER_INT_EN input)
		(pin DIFF_TERM_INT_EN DIFF_TERM_INT_EN input)
		(pin O_OUT O_OUT output)
		(pin O_IN O_IN input)
		(element IUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn IUSED OUT ==> I I)
			(conn IUSED 0 <== INBUF OUT)
		)
		(element INBUF 3 # BEL
			(pin PAD input)
			(pin DIFFI_IN input)
			(pin OUT output)
			(conn INBUF OUT ==> IUSED 0)
			(conn INBUF PAD <== OUTBUF OUT)
			(conn INBUF PAD <== PAD PAD)
			(conn INBUF PAD <== PULL PAD)
			(conn INBUF DIFFI_IN <== DIFFI_INUSED OUT)
		)
		(element DIFF_TERM 0
			(cfg TRUE FALSE)
		)
		(element IBUF_LOW_PWR 0
			(cfg TRUE FALSE)
		)
		(element DIFFI_IN 1
			(pin DIFFI_IN output)
			(conn DIFFI_IN DIFFI_IN ==> DIFFI_INUSED 0)
		)
		(element DIFFI_INUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn DIFFI_INUSED OUT ==> INBUF DIFFI_IN)
			(conn DIFFI_INUSED 0 <== DIFFI_IN DIFFI_IN)
		)
		(element TUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn TUSED OUT ==> OUTBUF TRI)
			(conn TUSED 0 <== T T)
		)
		(element OUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn OUSED OUT ==> OUTBUF IN)
			(conn OUSED 0 <== O O)
		)
		(element I 1
			(pin I input)
			(conn I I <== IUSED OUT)
		)
		(element T 1
			(pin T output)
			(conn T T ==> TUSED 0)
		)
		(element O 1
			(pin O output)
			(conn O O ==> OUSED 0)
		)
		(element OUTBUF 3 # BEL
			(pin IN input)
			(pin OUT output)
			(pin TRI input)
			(conn OUTBUF OUT ==> INBUF PAD)
			(conn OUTBUF OUT ==> PAD PAD)
			(conn OUTBUF OUT ==> PULL PAD)
			(conn OUTBUF OUT ==> PADOUTUSED 0)
			(conn OUTBUF IN <== OUSED OUT)
			(conn OUTBUF TRI <== TUSED OUT)
		)
		(element PADOUT 1
			(pin PADOUT input)
			(conn PADOUT PADOUT <== PADOUTUSED OUT)
		)
		(element DIFFO_IN 1
			(pin DIFFO_IN output)
		)
		(element DIFFO_OUT 1
			(pin DIFFO_OUT input)
		)
		(element PD_INT_EN 1
			(pin PD_INT_EN output)
		)
		(element PU_INT_EN 1
			(pin PU_INT_EN output)
		)
		(element KEEPER_INT_EN 1
			(pin KEEPER_INT_EN output)
		)
		(element DIFF_TERM_INT_EN 1
			(pin DIFF_TERM_INT_EN output)
		)
		(element DELAY_SELECT 0
			(cfg 3 2 1 0)
		)
		(element DISABLE_GTS 0
			(cfg TRUE FALSE)
		)
		(element O_IN 1
			(pin O_IN output)
		)
		(element O_OUT 1
			(pin O_OUT input)
		)
		(element PAD 1 # BEL
			(pin PAD input)
			(conn PAD PAD ==> INBUF PAD)
			(conn PAD PAD ==> PULL PAD)
			(conn PAD PAD ==> PADOUTUSED 0)
			(conn PAD PAD <== OUTBUF OUT)
			(conn PAD PAD <== PULL PAD)
		)
		(element PULL 1 # BEL
			(pin PAD input)
			(conn PULL PAD ==> PAD PAD)
			(conn PULL PAD ==> INBUF PAD)
			(conn PULL PAD ==> PADOUTUSED 0)
			(conn PULL PAD <== OUTBUF OUT)
			(conn PULL PAD <== PAD PAD)
		)
		(element PULLTYPE 0
			(cfg KEEPER PULLDOWN PULLUP)
		)
		(element PADOUTUSED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn PADOUTUSED OUT ==> PADOUT PADOUT)
			(conn PADOUTUSED 0 <== OUTBUF OUT)
			(conn PADOUTUSED 0 <== PAD PAD)
			(conn PADOUTUSED 0 <== PULL PAD)
		)
	)
	(primitive_def IOBM 13 29
		(pin O O input)
		(pin T T input)
		(pin I I output)
		(pin PADOUT PADOUT output)
		(pin DIFFI_IN DIFFI_IN input)
		(pin DIFFO_IN DIFFO_IN input)
		(pin DIFFO_OUT DIFFO_OUT output)
		(pin PD_INT_EN PD_INT_EN input)
		(pin PU_INT_EN PU_INT_EN input)
		(pin KEEPER_INT_EN KEEPER_INT_EN input)
		(pin DIFF_TERM_INT_EN DIFF_TERM_INT_EN input)
		(pin O_OUT O_OUT output)
		(pin O_IN O_IN input)
		(element IUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn IUSED OUT ==> I I)
			(conn IUSED 0 <== INBUF OUT)
		)
		(element INBUF 3 # BEL
			(pin PAD input)
			(pin DIFFI_IN input)
			(pin OUT output)
			(conn INBUF OUT ==> IUSED 0)
			(conn INBUF PAD <== OUTBUF OUT)
			(conn INBUF PAD <== PAD PAD)
			(conn INBUF PAD <== PULL PAD)
			(conn INBUF DIFFI_IN <== DIFFI_INUSED OUT)
		)
		(element DIFF_TERM 0
			(cfg TRUE FALSE)
		)
		(element IBUF_LOW_PWR 0
			(cfg TRUE FALSE)
		)
		(element DIFFI_IN 1
			(pin DIFFI_IN output)
			(conn DIFFI_IN DIFFI_IN ==> DIFFI_INUSED 0)
		)
		(element DIFFI_INUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn DIFFI_INUSED OUT ==> INBUF DIFFI_IN)
			(conn DIFFI_INUSED 0 <== DIFFI_IN DIFFI_IN)
		)
		(element TUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn TUSED OUT ==> OUTBUF TRI)
			(conn TUSED 0 <== T T)
		)
		(element OUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn OUSED OUT ==> OUTBUF IN)
			(conn OUSED 0 <== O O)
		)
		(element I 1
			(pin I input)
			(conn I I <== IUSED OUT)
		)
		(element T 1
			(pin T output)
			(conn T T ==> TUSED 0)
		)
		(element O 1
			(pin O output)
			(conn O O ==> OUSED 0)
			(conn O O ==> O_OUTUSED 0)
		)
		(element OUTBUF 4 # BEL
			(pin IN input)
			(pin OUT output)
			(pin TRI input)
			(pin OUTN output)
			(conn OUTBUF OUT ==> INBUF PAD)
			(conn OUTBUF OUT ==> PAD PAD)
			(conn OUTBUF OUT ==> PULL PAD)
			(conn OUTBUF OUT ==> PADOUTUSED 0)
			(conn OUTBUF OUTN ==> DIFFO_OUTUSED 0)
			(conn OUTBUF IN <== OUSED OUT)
			(conn OUTBUF TRI <== TUSED OUT)
		)
		(element PADOUT 1
			(pin PADOUT input)
			(conn PADOUT PADOUT <== PADOUTUSED OUT)
		)
		(element DIFFO_IN 1
			(pin DIFFO_IN output)
		)
		(element DIFFO_OUT 1
			(pin DIFFO_OUT input)
			(conn DIFFO_OUT DIFFO_OUT <== DIFFO_OUTUSED OUT)
		)
		(element O_OUT 1
			(pin O_OUT input)
			(conn O_OUT O_OUT <== O_OUTUSED OUT)
		)
		(element DIFFO_OUTUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn DIFFO_OUTUSED OUT ==> DIFFO_OUT DIFFO_OUT)
			(conn DIFFO_OUTUSED 0 <== OUTBUF OUTN)
		)
		(element O_OUTUSED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn O_OUTUSED OUT ==> O_OUT O_OUT)
			(conn O_OUTUSED 0 <== O O)
		)
		(element PD_INT_EN 1
			(pin PD_INT_EN output)
		)
		(element PU_INT_EN 1
			(pin PU_INT_EN output)
		)
		(element KEEPER_INT_EN 1
			(pin KEEPER_INT_EN output)
		)
		(element DIFF_TERM_INT_EN 1
			(pin DIFF_TERM_INT_EN output)
		)
		(element DELAY_SELECT 0
			(cfg 3 2 1 0)
		)
		(element DISABLE_GTS 0
			(cfg TRUE FALSE)
		)
		(element O_IN 1
			(pin O_IN output)
		)
		(element PAD 1 # BEL
			(pin PAD input)
			(conn PAD PAD ==> INBUF PAD)
			(conn PAD PAD ==> PULL PAD)
			(conn PAD PAD ==> PADOUTUSED 0)
			(conn PAD PAD <== OUTBUF OUT)
			(conn PAD PAD <== PULL PAD)
		)
		(element PULL 1 # BEL
			(pin PAD input)
			(conn PULL PAD ==> PAD PAD)
			(conn PULL PAD ==> INBUF PAD)
			(conn PULL PAD ==> PADOUTUSED 0)
			(conn PULL PAD <== OUTBUF OUT)
			(conn PULL PAD <== PAD PAD)
		)
		(element PULLTYPE 0
			(cfg KEEPER PULLDOWN PULLUP)
		)
		(element PADOUTUSED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn PADOUTUSED OUT ==> PADOUT PADOUT)
			(conn PADOUTUSED 0 <== OUTBUF OUT)
			(conn PADOUTUSED 0 <== PAD PAD)
			(conn PADOUTUSED 0 <== PULL PAD)
		)
	)
	(primitive_def IOBS 13 30
		(pin O O input)
		(pin T T input)
		(pin I I output)
		(pin PADOUT PADOUT output)
		(pin DIFFI_IN DIFFI_IN input)
		(pin DIFFO_IN DIFFO_IN input)
		(pin DIFFO_OUT DIFFO_OUT output)
		(pin PD_INT_EN PD_INT_EN input)
		(pin PU_INT_EN PU_INT_EN input)
		(pin KEEPER_INT_EN KEEPER_INT_EN input)
		(pin DIFF_TERM_INT_EN DIFF_TERM_INT_EN input)
		(pin O_OUT O_OUT output)
		(pin O_IN O_IN input)
		(element IUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn IUSED OUT ==> I I)
			(conn IUSED 0 <== INBUF OUT)
		)
		(element INBUF 3 # BEL
			(pin PAD input)
			(pin DIFFI_IN input)
			(pin OUT output)
			(conn INBUF OUT ==> IUSED 0)
			(conn INBUF PAD <== OUTMUX OUT)
			(conn INBUF PAD <== PAD PAD)
			(conn INBUF PAD <== PULL PAD)
			(conn INBUF DIFFI_IN <== DIFFI_INUSED OUT)
		)
		(element DIFF_TERM 0
			(cfg TRUE FALSE)
		)
		(element IBUF_LOW_PWR 0
			(cfg TRUE FALSE)
		)
		(element DIFFI_IN 1
			(pin DIFFI_IN output)
			(conn DIFFI_IN DIFFI_IN ==> DIFFI_INUSED 0)
		)
		(element DIFFI_INUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn DIFFI_INUSED OUT ==> INBUF DIFFI_IN)
			(conn DIFFI_INUSED 0 <== DIFFI_IN DIFFI_IN)
		)
		(element TUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn TUSED OUT ==> OUTBUF TRI)
			(conn TUSED 0 <== T T)
		)
		(element OINMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn OINMUX OUT ==> OUTBUF IN)
			(conn OINMUX 0 <== O O)
			(conn OINMUX 1 <== O_ININV OUT)
		)
		(element I 1
			(pin I input)
			(conn I I <== IUSED OUT)
		)
		(element T 1
			(pin T output)
			(conn T T ==> TUSED 0)
		)
		(element O_IN 1
			(pin O_IN output)
			(conn O_IN O_IN ==> O_ININV IN)
		)
		(element O 1
			(pin O output)
			(conn O O ==> OINMUX 0)
		)
		(element OUTBUF 3 # BEL
			(pin IN input)
			(pin OUT output)
			(pin TRI input)
			(conn OUTBUF OUT ==> OUTMUX 0)
			(conn OUTBUF IN <== OINMUX OUT)
			(conn OUTBUF TRI <== TUSED OUT)
		)
		(element PADOUT 1
			(pin PADOUT input)
			(conn PADOUT PADOUT <== PADOUTUSED OUT)
		)
		(element OUTMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn OUTMUX OUT ==> INBUF PAD)
			(conn OUTMUX OUT ==> PAD PAD)
			(conn OUTMUX OUT ==> PULL PAD)
			(conn OUTMUX OUT ==> PADOUTUSED 0)
			(conn OUTMUX 0 <== OUTBUF OUT)
			(conn OUTMUX 1 <== DIFFO_INUSED OUT)
		)
		(element DIFFO_INUSED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn DIFFO_INUSED OUT ==> OUTMUX 1)
			(conn DIFFO_INUSED 0 <== DIFFO_IN DIFFO_IN)
		)
		(element DIFFO_IN 1
			(pin DIFFO_IN output)
			(conn DIFFO_IN DIFFO_IN ==> DIFFO_INUSED 0)
		)
		(element DIFFO_OUT 1
			(pin DIFFO_OUT input)
		)
		(element PD_INT_EN 1
			(pin PD_INT_EN output)
		)
		(element PU_INT_EN 1
			(pin PU_INT_EN output)
		)
		(element KEEPER_INT_EN 1
			(pin KEEPER_INT_EN output)
		)
		(element DIFF_TERM_INT_EN 1
			(pin DIFF_TERM_INT_EN output)
		)
		(element DELAY_SELECT 0
			(cfg 3 2 1 0)
		)
		(element DISABLE_GTS 0
			(cfg TRUE FALSE)
		)
		(element O_OUT 1
			(pin O_OUT input)
		)
		(element O_ININV 2 # BEL
			(pin IN input)
			(pin OUT output)
			(conn O_ININV OUT ==> OINMUX 1)
			(conn O_ININV IN <== O_IN O_IN)
		)
		(element PAD 1 # BEL
			(pin PAD input)
			(conn PAD PAD ==> INBUF PAD)
			(conn PAD PAD ==> PULL PAD)
			(conn PAD PAD ==> PADOUTUSED 0)
			(conn PAD PAD <== OUTMUX OUT)
			(conn PAD PAD <== PULL PAD)
		)
		(element PULL 1 # BEL
			(pin PAD input)
			(conn PULL PAD ==> PAD PAD)
			(conn PULL PAD ==> INBUF PAD)
			(conn PULL PAD ==> PADOUTUSED 0)
			(conn PULL PAD <== OUTMUX OUT)
			(conn PULL PAD <== PAD PAD)
		)
		(element PULLTYPE 0
			(cfg KEEPER PULLDOWN PULLUP)
		)
		(element PADOUTUSED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn PADOUTUSED OUT ==> PADOUT PADOUT)
			(conn PADOUTUSED 0 <== OUTMUX OUT)
			(conn PADOUTUSED 0 <== PAD PAD)
			(conn PADOUTUSED 0 <== PULL PAD)
		)
	)
	(primitive_def IODELAYE1 21 34
		(pin C C input)
		(pin CE CE input)
		(pin CINVCTRL CINVCTRL input)
		(pin CLKIN CLKIN input)
		(pin CNTVALUEIN4 CNTVALUEIN4 input)
		(pin CNTVALUEIN3 CNTVALUEIN3 input)
		(pin CNTVALUEIN2 CNTVALUEIN2 input)
		(pin CNTVALUEIN1 CNTVALUEIN1 input)
		(pin CNTVALUEIN0 CNTVALUEIN0 input)
		(pin CNTVALUEOUT4 CNTVALUEOUT4 output)
		(pin CNTVALUEOUT3 CNTVALUEOUT3 output)
		(pin CNTVALUEOUT2 CNTVALUEOUT2 output)
		(pin CNTVALUEOUT1 CNTVALUEOUT1 output)
		(pin CNTVALUEOUT0 CNTVALUEOUT0 output)
		(pin DATAIN DATAIN input)
		(pin DATAOUT DATAOUT output)
		(pin IDATAIN IDATAIN input)
		(pin INC INC input)
		(pin ODATAIN ODATAIN input)
		(pin RST RST input)
		(pin T T input)
		(element IODELAYE1 21 # BEL
			(pin T input)
			(pin RST input)
			(pin ODATAIN input)
			(pin INC input)
			(pin IDATAIN input)
			(pin DATAOUT output)
			(pin DATAIN input)
			(pin CNTVALUEOUT4 output)
			(pin CNTVALUEOUT3 output)
			(pin CNTVALUEOUT2 output)
			(pin CNTVALUEOUT1 output)
			(pin CNTVALUEOUT0 output)
			(pin CNTVALUEIN4 input)
			(pin CNTVALUEIN3 input)
			(pin CNTVALUEIN2 input)
			(pin CNTVALUEIN1 input)
			(pin CNTVALUEIN0 input)
			(pin CLKIN input)
			(pin CINVCTRL input)
			(pin CE input)
			(pin C input)
			(conn IODELAYE1 DATAOUT ==> DATAOUT DATAOUT)
			(conn IODELAYE1 CNTVALUEOUT4 ==> CNTVALUEOUT4 CNTVALUEOUT4)
			(conn IODELAYE1 CNTVALUEOUT3 ==> CNTVALUEOUT3 CNTVALUEOUT3)
			(conn IODELAYE1 CNTVALUEOUT2 ==> CNTVALUEOUT2 CNTVALUEOUT2)
			(conn IODELAYE1 CNTVALUEOUT1 ==> CNTVALUEOUT1 CNTVALUEOUT1)
			(conn IODELAYE1 CNTVALUEOUT0 ==> CNTVALUEOUT0 CNTVALUEOUT0)
			(conn IODELAYE1 T <== T T)
			(conn IODELAYE1 RST <== RST RST)
			(conn IODELAYE1 ODATAIN <== ODATAIN ODATAIN)
			(conn IODELAYE1 INC <== INC INC)
			(conn IODELAYE1 IDATAIN <== IDATAININV OUT)
			(conn IODELAYE1 DATAIN <== DATAININV OUT)
			(conn IODELAYE1 CNTVALUEIN4 <== CNTVALUEIN4 CNTVALUEIN4)
			(conn IODELAYE1 CNTVALUEIN3 <== CNTVALUEIN3 CNTVALUEIN3)
			(conn IODELAYE1 CNTVALUEIN2 <== CNTVALUEIN2 CNTVALUEIN2)
			(conn IODELAYE1 CNTVALUEIN1 <== CNTVALUEIN1 CNTVALUEIN1)
			(conn IODELAYE1 CNTVALUEIN0 <== CNTVALUEIN0 CNTVALUEIN0)
			(conn IODELAYE1 CLKIN <== CLKIN CLKIN)
			(conn IODELAYE1 CINVCTRL <== CINVCTRL CINVCTRL)
			(conn IODELAYE1 CE <== CE CE)
			(conn IODELAYE1 C <== CINV OUT)
		)
		(element T 1
			(pin T output)
			(conn T T ==> IODELAYE1 T)
		)
		(element RST 1
			(pin RST output)
			(conn RST RST ==> IODELAYE1 RST)
		)
		(element ODATAIN 1
			(pin ODATAIN output)
			(conn ODATAIN ODATAIN ==> IODELAYE1 ODATAIN)
		)
		(element INC 1
			(pin INC output)
			(conn INC INC ==> IODELAYE1 INC)
		)
		(element IDATAININV 3
			(pin IDATAIN_B input)
			(pin IDATAIN input)
			(pin OUT output)
			(cfg IDATAIN_B IDATAIN)
			(conn IDATAININV OUT ==> IODELAYE1 IDATAIN)
			(conn IDATAININV IDATAIN_B <== IDATAIN IDATAIN)
			(conn IDATAININV IDATAIN <== IDATAIN IDATAIN)
		)
		(element IDATAIN 1
			(pin IDATAIN output)
			(conn IDATAIN IDATAIN ==> IDATAININV IDATAIN_B)
			(conn IDATAIN IDATAIN ==> IDATAININV IDATAIN)
		)
		(element DATAOUT 1
			(pin DATAOUT input)
			(conn DATAOUT DATAOUT <== IODELAYE1 DATAOUT)
		)
		(element DATAININV 3
			(pin DATAIN_B input)
			(pin DATAIN input)
			(pin OUT output)
			(cfg DATAIN_B DATAIN)
			(conn DATAININV OUT ==> IODELAYE1 DATAIN)
			(conn DATAININV DATAIN_B <== DATAIN DATAIN)
			(conn DATAININV DATAIN <== DATAIN DATAIN)
		)
		(element DATAIN 1
			(pin DATAIN output)
			(conn DATAIN DATAIN ==> DATAININV DATAIN_B)
			(conn DATAIN DATAIN ==> DATAININV DATAIN)
		)
		(element CNTVALUEOUT4 1
			(pin CNTVALUEOUT4 input)
			(conn CNTVALUEOUT4 CNTVALUEOUT4 <== IODELAYE1 CNTVALUEOUT4)
		)
		(element CNTVALUEOUT3 1
			(pin CNTVALUEOUT3 input)
			(conn CNTVALUEOUT3 CNTVALUEOUT3 <== IODELAYE1 CNTVALUEOUT3)
		)
		(element CNTVALUEOUT2 1
			(pin CNTVALUEOUT2 input)
			(conn CNTVALUEOUT2 CNTVALUEOUT2 <== IODELAYE1 CNTVALUEOUT2)
		)
		(element CNTVALUEOUT1 1
			(pin CNTVALUEOUT1 input)
			(conn CNTVALUEOUT1 CNTVALUEOUT1 <== IODELAYE1 CNTVALUEOUT1)
		)
		(element CNTVALUEOUT0 1
			(pin CNTVALUEOUT0 input)
			(conn CNTVALUEOUT0 CNTVALUEOUT0 <== IODELAYE1 CNTVALUEOUT0)
		)
		(element CNTVALUEIN4 1
			(pin CNTVALUEIN4 output)
			(conn CNTVALUEIN4 CNTVALUEIN4 ==> IODELAYE1 CNTVALUEIN4)
		)
		(element CNTVALUEIN3 1
			(pin CNTVALUEIN3 output)
			(conn CNTVALUEIN3 CNTVALUEIN3 ==> IODELAYE1 CNTVALUEIN3)
		)
		(element CNTVALUEIN2 1
			(pin CNTVALUEIN2 output)
			(conn CNTVALUEIN2 CNTVALUEIN2 ==> IODELAYE1 CNTVALUEIN2)
		)
		(element CNTVALUEIN1 1
			(pin CNTVALUEIN1 output)
			(conn CNTVALUEIN1 CNTVALUEIN1 ==> IODELAYE1 CNTVALUEIN1)
		)
		(element CNTVALUEIN0 1
			(pin CNTVALUEIN0 output)
			(conn CNTVALUEIN0 CNTVALUEIN0 ==> IODELAYE1 CNTVALUEIN0)
		)
		(element CLKIN 1
			(pin CLKIN output)
			(conn CLKIN CLKIN ==> IODELAYE1 CLKIN)
		)
		(element CINVCTRL 1
			(pin CINVCTRL output)
			(conn CINVCTRL CINVCTRL ==> IODELAYE1 CINVCTRL)
		)
		(element CE 1
			(pin CE output)
			(conn CE CE ==> IODELAYE1 CE)
		)
		(element CINV 3
			(pin C_B input)
			(pin C input)
			(pin OUT output)
			(cfg C_B C)
			(conn CINV OUT ==> IODELAYE1 C)
			(conn CINV C_B <== C C)
			(conn CINV C <== C C)
		)
		(element C 1
			(pin C output)
			(conn C C ==> CINV C_B)
			(conn C C ==> CINV C)
		)
		(element ODELAY_VALUE 0
			(cfg 5 31 19 10 24 4 8 14 15 20 12 9 3 28 25 6 27 29 23 13 16 30 0 18 1 22 17 2 26 7 21 11)
		)
		(element ODELAY_TYPE 0
			(cfg FIXED VARIABLE VAR_LOADABLE)
		)
		(element IDELAY_VALUE 0
			(cfg 5 31 19 10 24 4 8 14 15 20 12 9 3 28 25 6 27 29 23 13 16 30 0 18 1 22 17 2 26 7 21 11)
		)
		(element IDELAY_TYPE 0
			(cfg DEFAULT FIXED VARIABLE VAR_LOADABLE)
		)
		(element HIGH_PERFORMANCE_MODE 0
			(cfg FALSE TRUE)
		)
		(element CINVCTRL_SEL 0
			(cfg FALSE TRUE)
		)
		(element SIGNAL_PATTERN 0
			(cfg CLOCK DATA)
		)
		(element DELAY_SRC 0
			(cfg DATAIN IO O I CLKIN)
		)
		(element DELAYCHAIN_OSC 0
			(cfg FALSE TRUE)
		)
	)
	(primitive_def IPAD 1 3
		(pin O O output)
		(element O 1
			(pin O input)
			(conn O O <== IPAD O)
		)
		(element PAD 1 # BEL
			(pin PAD input)
			(conn PAD PAD ==> IPAD I)
		)
		(element IPAD 2 # BEL
			(pin I input)
			(pin O output)
			(conn IPAD O ==> O O)
			(conn IPAD I <== PAD PAD)
		)
	)
	(primitive_def ISERDESE1 27 53
		(pin BITSLIP BITSLIP input)
		(pin CE1 CE1 input)
		(pin CE2 CE2 input)
		(pin CLK CLK input)
		(pin CLKB CLKB input)
		(pin CLKDIV CLKDIV input)
		(pin D D input)
		(pin DYNCLKDIVSEL DYNCLKDIVSEL input)
		(pin DYNCLKSEL DYNCLKSEL input)
		(pin DYNOCLKSEL DYNOCLKSEL input)
		(pin O O output)
		(pin OCLK OCLK input)
		(pin OCLKB OCLKB input)
		(pin OFB OFB input)
		(pin Q1 Q1 output)
		(pin Q2 Q2 output)
		(pin Q3 Q3 output)
		(pin Q4 Q4 output)
		(pin Q5 Q5 output)
		(pin Q6 Q6 output)
		(pin RST RST input)
		(pin SHIFTIN1 SHIFTIN1 input)
		(pin SHIFTIN2 SHIFTIN2 input)
		(pin SHIFTOUT1 SHIFTOUT1 output)
		(pin SHIFTOUT2 SHIFTOUT2 output)
		(pin TFB TFB input)
		(pin DDLY DDLY input)
		(element DATA_RATE 0
			(cfg DDR SDR)
		)
		(element DATA_WIDTH 0
			(cfg 4 2 3 5 6 7 8 10)
		)
		(element DDR_CLK_EDGE 0
			(cfg OPPOSITE_EDGE SAME_EDGE SAME_EDGE_PIPELINED)
		)
		(element D_EMU 0
			(cfg FALSE TRUE)
		)
		(element DYN_CLKDIV_INV_EN 0
			(cfg FALSE TRUE)
		)
		(element DYN_CLK_INV_EN 0
			(cfg FALSE TRUE)
		)
		(element SERDES_MODE 0
			(cfg MASTER SLAVE)
		)
		(element INTERFACE_TYPE 0
			(cfg MEMORY MEMORY_DDR3 MEMORY_QDR NETWORKING OVERSAMPLE)
		)
		(element IOBDELAY 0
			(cfg NONE IFD IBUF BOTH)
		)
		(element D_EMU_OPTION 0
			(cfg MATCH_DLY0 MATCH_DLY2 DLY0 DLY1 DLY2 DLY3)
		)
		(element NUM_CE 0
			(cfg 2 1)
		)
		(element OFB_USED 0
			(cfg FALSE TRUE)
		)
		(element OVERSAMPLE 0
			(cfg FALSE TRUE)
		)
		(element RANK12_DLY 0
			(cfg FALSE TRUE)
		)
		(element RANK23_DLY 0
			(cfg FALSE TRUE)
		)
		(element SERDES 0
			(cfg TRUE FALSE)
		)
		(element DYN_OCLK_INV_EN 0
			(cfg FALSE TRUE)
		)
		(element SRTYPE 0
			(cfg SYNC ASYNC)
		)
		(element TFB_USED 0
			(cfg FALSE TRUE)
		)
		(element BITSLIP 1
			(pin BITSLIP output)
			(conn BITSLIP BITSLIP ==> ISERDESE1 BITSLIP)
		)
		(element CE1 1
			(pin CE1 output)
			(conn CE1 CE1 ==> ISERDESE1 CE1)
		)
		(element CE2 1
			(pin CE2 output)
			(conn CE2 CE2 ==> ISERDESE1 CE2)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> CLKINV CLK)
			(conn CLK CLK ==> CLKINV CLK_B)
		)
		(element CLKINV 3
			(pin OUT output)
			(pin CLK input)
			(pin CLK_B input)
			(cfg CLK CLK_B)
			(conn CLKINV OUT ==> ISERDESE1 CLK)
			(conn CLKINV CLK <== CLK CLK)
			(conn CLKINV CLK_B <== CLK CLK)
		)
		(element CLKB 1
			(pin CLKB output)
			(conn CLKB CLKB ==> CLKBINV CLKB)
			(conn CLKB CLKB ==> CLKBINV CLKB_B)
		)
		(element CLKBINV 3
			(pin OUT output)
			(pin CLKB input)
			(pin CLKB_B input)
			(cfg CLKB CLKB_B)
			(conn CLKBINV OUT ==> ISERDESE1 CLKB)
			(conn CLKBINV CLKB <== CLKB CLKB)
			(conn CLKBINV CLKB_B <== CLKB CLKB)
		)
		(element CLKDIV 1
			(pin CLKDIV output)
			(conn CLKDIV CLKDIV ==> CLKDIVINV CLKDIV)
			(conn CLKDIV CLKDIV ==> CLKDIVINV CLKDIV_B)
		)
		(element CLKDIVINV 3
			(pin OUT output)
			(pin CLKDIV input)
			(pin CLKDIV_B input)
			(cfg CLKDIV CLKDIV_B)
			(conn CLKDIVINV OUT ==> ISERDESE1 CLKDIV)
			(conn CLKDIVINV CLKDIV <== CLKDIV CLKDIV)
			(conn CLKDIVINV CLKDIV_B <== CLKDIV CLKDIV)
		)
		(element D 1
			(pin D output)
			(conn D D ==> DINV D)
			(conn D D ==> DINV D_B)
		)
		(element DINV 3
			(pin OUT output)
			(pin D input)
			(pin D_B input)
			(cfg D D_B)
			(conn DINV OUT ==> ISERDESE1 D)
			(conn DINV D <== D D)
			(conn DINV D_B <== D D)
		)
		(element DDLY 1
			(pin DDLY output)
			(conn DDLY DDLY ==> ISERDESE1 DDLY)
		)
		(element DYNCLKDIVSEL 1
			(pin DYNCLKDIVSEL output)
			(conn DYNCLKDIVSEL DYNCLKDIVSEL ==> ISERDESE1 DYNCLKDIVSEL)
		)
		(element DYNCLKSEL 1
			(pin DYNCLKSEL output)
			(conn DYNCLKSEL DYNCLKSEL ==> ISERDESE1 DYNCLKSEL)
		)
		(element DYNOCLKSEL 1
			(pin DYNOCLKSEL output)
			(conn DYNOCLKSEL DYNOCLKSEL ==> ISERDESE1 DYNOCLKSEL)
		)
		(element O 1
			(pin O input)
			(conn O O <== ISERDESE1 O)
		)
		(element OCLK 1
			(pin OCLK output)
			(conn OCLK OCLK ==> OCLKINV OCLK)
			(conn OCLK OCLK ==> OCLKINV OCLK_B)
		)
		(element OCLKINV 3
			(pin OUT output)
			(pin OCLK input)
			(pin OCLK_B input)
			(cfg OCLK OCLK_B)
			(conn OCLKINV OUT ==> ISERDESE1 OCLK)
			(conn OCLKINV OCLK <== OCLK OCLK)
			(conn OCLKINV OCLK_B <== OCLK OCLK)
		)
		(element OCLKB 1
			(pin OCLKB output)
			(conn OCLKB OCLKB ==> OCLKBINV OCLKB)
			(conn OCLKB OCLKB ==> OCLKBINV OCLKB_B)
		)
		(element OCLKBINV 3
			(pin OUT output)
			(pin OCLKB input)
			(pin OCLKB_B input)
			(cfg OCLKB OCLKB_B)
			(conn OCLKBINV OUT ==> ISERDESE1 OCLKB)
			(conn OCLKBINV OCLKB <== OCLKB OCLKB)
			(conn OCLKBINV OCLKB_B <== OCLKB OCLKB)
		)
		(element OFB 1
			(pin OFB output)
			(conn OFB OFB ==> ISERDESE1 OFB)
		)
		(element Q1 1
			(pin Q1 input)
			(conn Q1 Q1 <== ISERDESE1 Q1)
		)
		(element Q2 1
			(pin Q2 input)
			(conn Q2 Q2 <== ISERDESE1 Q2)
		)
		(element Q3 1
			(pin Q3 input)
			(conn Q3 Q3 <== ISERDESE1 Q3)
		)
		(element Q4 1
			(pin Q4 input)
			(conn Q4 Q4 <== ISERDESE1 Q4)
		)
		(element Q5 1
			(pin Q5 input)
			(conn Q5 Q5 <== ISERDESE1 Q5)
		)
		(element Q6 1
			(pin Q6 input)
			(conn Q6 Q6 <== ISERDESE1 Q6)
		)
		(element RST 1
			(pin RST output)
			(conn RST RST ==> ISERDESE1 RST)
		)
		(element SHIFTIN1 1
			(pin SHIFTIN1 output)
			(conn SHIFTIN1 SHIFTIN1 ==> ISERDESE1 SHIFTIN1)
		)
		(element SHIFTIN2 1
			(pin SHIFTIN2 output)
			(conn SHIFTIN2 SHIFTIN2 ==> ISERDESE1 SHIFTIN2)
		)
		(element SHIFTOUT1 1
			(pin SHIFTOUT1 input)
			(conn SHIFTOUT1 SHIFTOUT1 <== ISERDESE1 SHIFTOUT1)
		)
		(element SHIFTOUT2 1
			(pin SHIFTOUT2 input)
			(conn SHIFTOUT2 SHIFTOUT2 <== ISERDESE1 SHIFTOUT2)
		)
		(element TFB 1
			(pin TFB output)
			(conn TFB TFB ==> ISERDESE1 TFB)
		)
		(element ISERDESE1 27 # BEL
			(pin BITSLIP input)
			(pin CE1 input)
			(pin CE2 input)
			(pin CLK input)
			(pin CLKB input)
			(pin CLKDIV input)
			(pin D input)
			(pin DDLY input)
			(pin DYNCLKDIVSEL input)
			(pin DYNCLKSEL input)
			(pin DYNOCLKSEL input)
			(pin O output)
			(pin OCLK input)
			(pin OCLKB input)
			(pin OFB input)
			(pin Q1 output)
			(pin Q2 output)
			(pin Q3 output)
			(pin Q4 output)
			(pin Q5 output)
			(pin Q6 output)
			(pin RST input)
			(pin SHIFTIN1 input)
			(pin SHIFTIN2 input)
			(pin SHIFTOUT1 output)
			(pin SHIFTOUT2 output)
			(pin TFB input)
			(conn ISERDESE1 O ==> O O)
			(conn ISERDESE1 Q1 ==> Q1 Q1)
			(conn ISERDESE1 Q2 ==> Q2 Q2)
			(conn ISERDESE1 Q3 ==> Q3 Q3)
			(conn ISERDESE1 Q4 ==> Q4 Q4)
			(conn ISERDESE1 Q5 ==> Q5 Q5)
			(conn ISERDESE1 Q6 ==> Q6 Q6)
			(conn ISERDESE1 SHIFTOUT1 ==> SHIFTOUT1 SHIFTOUT1)
			(conn ISERDESE1 SHIFTOUT2 ==> SHIFTOUT2 SHIFTOUT2)
			(conn ISERDESE1 BITSLIP <== BITSLIP BITSLIP)
			(conn ISERDESE1 CE1 <== CE1 CE1)
			(conn ISERDESE1 CE2 <== CE2 CE2)
			(conn ISERDESE1 CLK <== CLKINV OUT)
			(conn ISERDESE1 CLKB <== CLKBINV OUT)
			(conn ISERDESE1 CLKDIV <== CLKDIVINV OUT)
			(conn ISERDESE1 D <== DINV OUT)
			(conn ISERDESE1 DDLY <== DDLY DDLY)
			(conn ISERDESE1 DYNCLKDIVSEL <== DYNCLKDIVSEL DYNCLKDIVSEL)
			(conn ISERDESE1 DYNCLKSEL <== DYNCLKSEL DYNCLKSEL)
			(conn ISERDESE1 DYNOCLKSEL <== DYNOCLKSEL DYNOCLKSEL)
			(conn ISERDESE1 OCLK <== OCLKINV OUT)
			(conn ISERDESE1 OCLKB <== OCLKBINV OUT)
			(conn ISERDESE1 OFB <== OFB OFB)
			(conn ISERDESE1 RST <== RST RST)
			(conn ISERDESE1 SHIFTIN1 <== SHIFTIN1 SHIFTIN1)
			(conn ISERDESE1 SHIFTIN2 <== SHIFTIN2 SHIFTIN2)
			(conn ISERDESE1 TFB <== TFB TFB)
		)
	)
	(primitive_def KEY_CLEAR 1 2
		(pin KEYCLEARB KEYCLEARB input)
		(element KEYCLEARB 1
			(pin KEYCLEARB output)
			(conn KEYCLEARB KEYCLEARB ==> KEY_CLEAR KEYCLEARB)
		)
		(element KEY_CLEAR 1 # BEL
			(pin KEYCLEARB input)
			(conn KEY_CLEAR KEYCLEARB <== KEYCLEARB KEYCLEARB)
		)
	)
	(primitive_def MMCM_ADV 166 237
		(pin CLKFBIN CLKFBIN input)
		(pin CLKFBOUT CLKFBOUT output)
		(pin CLKFBOUTB CLKFBOUTB output)
		(pin CLKFBSTOPPED CLKFBSTOPPED output)
		(pin CLKINSEL CLKINSEL input)
		(pin CLKINSTOPPED CLKINSTOPPED output)
		(pin CLKIN1 CLKIN1 input)
		(pin CLKIN2 CLKIN2 input)
		(pin CLKOUT0 CLKOUT0 output)
		(pin CLKOUT0B CLKOUT0B output)
		(pin CLKOUT1 CLKOUT1 output)
		(pin CLKOUT1B CLKOUT1B output)
		(pin CLKOUT2 CLKOUT2 output)
		(pin CLKOUT2B CLKOUT2B output)
		(pin CLKOUT3 CLKOUT3 output)
		(pin CLKOUT3B CLKOUT3B output)
		(pin CLKOUT4 CLKOUT4 output)
		(pin CLKOUT5 CLKOUT5 output)
		(pin CLKOUT6 CLKOUT6 output)
		(pin DADDR6 DADDR6 input)
		(pin DADDR5 DADDR5 input)
		(pin DADDR4 DADDR4 input)
		(pin DADDR3 DADDR3 input)
		(pin DADDR2 DADDR2 input)
		(pin DADDR1 DADDR1 input)
		(pin DADDR0 DADDR0 input)
		(pin DCLK DCLK input)
		(pin DEN DEN input)
		(pin DI15 DI15 input)
		(pin DI14 DI14 input)
		(pin DI13 DI13 input)
		(pin DI12 DI12 input)
		(pin DI11 DI11 input)
		(pin DI10 DI10 input)
		(pin DI9 DI9 input)
		(pin DI8 DI8 input)
		(pin DI7 DI7 input)
		(pin DI6 DI6 input)
		(pin DI5 DI5 input)
		(pin DI4 DI4 input)
		(pin DI3 DI3 input)
		(pin DI2 DI2 input)
		(pin DI1 DI1 input)
		(pin DI0 DI0 input)
		(pin DO15 DO15 output)
		(pin DO14 DO14 output)
		(pin DO13 DO13 output)
		(pin DO12 DO12 output)
		(pin DO11 DO11 output)
		(pin DO10 DO10 output)
		(pin DO9 DO9 output)
		(pin DO8 DO8 output)
		(pin DO7 DO7 output)
		(pin DO6 DO6 output)
		(pin DO5 DO5 output)
		(pin DO4 DO4 output)
		(pin DO3 DO3 output)
		(pin DO2 DO2 output)
		(pin DO1 DO1 output)
		(pin DO0 DO0 output)
		(pin DRDY DRDY output)
		(pin DWE DWE input)
		(pin LOCKED LOCKED output)
		(pin PSCLK PSCLK input)
		(pin PSDONE PSDONE output)
		(pin PSEN PSEN input)
		(pin PSINCDEC PSINCDEC input)
		(pin PWRDWN PWRDWN input)
		(pin RST RST input)
		(pin TESTIN31 TESTIN31 input)
		(pin TESTIN30 TESTIN30 input)
		(pin TESTIN29 TESTIN29 input)
		(pin TESTIN28 TESTIN28 input)
		(pin TESTIN27 TESTIN27 input)
		(pin TESTIN26 TESTIN26 input)
		(pin TESTIN25 TESTIN25 input)
		(pin TESTIN24 TESTIN24 input)
		(pin TESTIN23 TESTIN23 input)
		(pin TESTIN22 TESTIN22 input)
		(pin TESTIN21 TESTIN21 input)
		(pin TESTIN20 TESTIN20 input)
		(pin TESTIN19 TESTIN19 input)
		(pin TESTIN18 TESTIN18 input)
		(pin TESTIN17 TESTIN17 input)
		(pin TESTIN16 TESTIN16 input)
		(pin TESTIN15 TESTIN15 input)
		(pin TESTIN14 TESTIN14 input)
		(pin TESTIN13 TESTIN13 input)
		(pin TESTIN12 TESTIN12 input)
		(pin TESTIN11 TESTIN11 input)
		(pin TESTIN10 TESTIN10 input)
		(pin TESTIN9 TESTIN9 input)
		(pin TESTIN8 TESTIN8 input)
		(pin TESTIN7 TESTIN7 input)
		(pin TESTIN6 TESTIN6 input)
		(pin TESTIN5 TESTIN5 input)
		(pin TESTIN4 TESTIN4 input)
		(pin TESTIN3 TESTIN3 input)
		(pin TESTIN2 TESTIN2 input)
		(pin TESTIN1 TESTIN1 input)
		(pin TESTIN0 TESTIN0 input)
		(pin TESTOUT63 TESTOUT63 output)
		(pin TESTOUT62 TESTOUT62 output)
		(pin TESTOUT61 TESTOUT61 output)
		(pin TESTOUT60 TESTOUT60 output)
		(pin TESTOUT59 TESTOUT59 output)
		(pin TESTOUT58 TESTOUT58 output)
		(pin TESTOUT57 TESTOUT57 output)
		(pin TESTOUT56 TESTOUT56 output)
		(pin TESTOUT55 TESTOUT55 output)
		(pin TESTOUT54 TESTOUT54 output)
		(pin TESTOUT53 TESTOUT53 output)
		(pin TESTOUT52 TESTOUT52 output)
		(pin TESTOUT51 TESTOUT51 output)
		(pin TESTOUT50 TESTOUT50 output)
		(pin TESTOUT49 TESTOUT49 output)
		(pin TESTOUT48 TESTOUT48 output)
		(pin TESTOUT47 TESTOUT47 output)
		(pin TESTOUT46 TESTOUT46 output)
		(pin TESTOUT45 TESTOUT45 output)
		(pin TESTOUT44 TESTOUT44 output)
		(pin TESTOUT43 TESTOUT43 output)
		(pin TESTOUT42 TESTOUT42 output)
		(pin TESTOUT41 TESTOUT41 output)
		(pin TESTOUT40 TESTOUT40 output)
		(pin TESTOUT39 TESTOUT39 output)
		(pin TESTOUT38 TESTOUT38 output)
		(pin TESTOUT37 TESTOUT37 output)
		(pin TESTOUT36 TESTOUT36 output)
		(pin TESTOUT35 TESTOUT35 output)
		(pin TESTOUT34 TESTOUT34 output)
		(pin TESTOUT33 TESTOUT33 output)
		(pin TESTOUT32 TESTOUT32 output)
		(pin TESTOUT31 TESTOUT31 output)
		(pin TESTOUT30 TESTOUT30 output)
		(pin TESTOUT29 TESTOUT29 output)
		(pin TESTOUT28 TESTOUT28 output)
		(pin TESTOUT27 TESTOUT27 output)
		(pin TESTOUT26 TESTOUT26 output)
		(pin TESTOUT25 TESTOUT25 output)
		(pin TESTOUT24 TESTOUT24 output)
		(pin TESTOUT23 TESTOUT23 output)
		(pin TESTOUT22 TESTOUT22 output)
		(pin TESTOUT21 TESTOUT21 output)
		(pin TESTOUT20 TESTOUT20 output)
		(pin TESTOUT19 TESTOUT19 output)
		(pin TESTOUT18 TESTOUT18 output)
		(pin TESTOUT17 TESTOUT17 output)
		(pin TESTOUT16 TESTOUT16 output)
		(pin TESTOUT15 TESTOUT15 output)
		(pin TESTOUT14 TESTOUT14 output)
		(pin TESTOUT13 TESTOUT13 output)
		(pin TESTOUT12 TESTOUT12 output)
		(pin TESTOUT11 TESTOUT11 output)
		(pin TESTOUT10 TESTOUT10 output)
		(pin TESTOUT9 TESTOUT9 output)
		(pin TESTOUT8 TESTOUT8 output)
		(pin TESTOUT7 TESTOUT7 output)
		(pin TESTOUT6 TESTOUT6 output)
		(pin TESTOUT5 TESTOUT5 output)
		(pin TESTOUT4 TESTOUT4 output)
		(pin TESTOUT3 TESTOUT3 output)
		(pin TESTOUT2 TESTOUT2 output)
		(pin TESTOUT1 TESTOUT1 output)
		(pin TESTOUT0 TESTOUT0 output)
		(pin TMUXOUT TMUXOUT output)
		(element MMCM_ADV 166 # BEL
			(pin CLKFBIN input)
			(pin CLKFBOUT output)
			(pin CLKFBOUTB output)
			(pin CLKFBSTOPPED output)
			(pin CLKINSEL input)
			(pin CLKINSTOPPED output)
			(pin CLKIN1 input)
			(pin CLKIN2 input)
			(pin CLKOUT0 output)
			(pin CLKOUT0B output)
			(pin CLKOUT1 output)
			(pin CLKOUT1B output)
			(pin CLKOUT2 output)
			(pin CLKOUT2B output)
			(pin CLKOUT3 output)
			(pin CLKOUT3B output)
			(pin CLKOUT4 output)
			(pin CLKOUT5 output)
			(pin CLKOUT6 output)
			(pin DADDR0 input)
			(pin DADDR1 input)
			(pin DADDR2 input)
			(pin DADDR3 input)
			(pin DADDR4 input)
			(pin DADDR5 input)
			(pin DADDR6 input)
			(pin DCLK input)
			(pin DEN input)
			(pin DI0 input)
			(pin DI1 input)
			(pin DI2 input)
			(pin DI3 input)
			(pin DI4 input)
			(pin DI5 input)
			(pin DI6 input)
			(pin DI7 input)
			(pin DI8 input)
			(pin DI9 input)
			(pin DI10 input)
			(pin DI11 input)
			(pin DI12 input)
			(pin DI13 input)
			(pin DI14 input)
			(pin DI15 input)
			(pin DO0 output)
			(pin DO1 output)
			(pin DO2 output)
			(pin DO3 output)
			(pin DO4 output)
			(pin DO5 output)
			(pin DO6 output)
			(pin DO7 output)
			(pin DO8 output)
			(pin DO9 output)
			(pin DO10 output)
			(pin DO11 output)
			(pin DO12 output)
			(pin DO13 output)
			(pin DO14 output)
			(pin DO15 output)
			(pin DRDY output)
			(pin DWE input)
			(pin LOCKED output)
			(pin PSCLK input)
			(pin PSDONE output)
			(pin PSEN input)
			(pin PSINCDEC input)
			(pin PWRDWN input)
			(pin RST input)
			(pin TESTIN0 input)
			(pin TESTIN1 input)
			(pin TESTIN2 input)
			(pin TESTIN3 input)
			(pin TESTIN4 input)
			(pin TESTIN5 input)
			(pin TESTIN6 input)
			(pin TESTIN7 input)
			(pin TESTIN8 input)
			(pin TESTIN9 input)
			(pin TESTIN10 input)
			(pin TESTIN11 input)
			(pin TESTIN12 input)
			(pin TESTIN13 input)
			(pin TESTIN14 input)
			(pin TESTIN15 input)
			(pin TESTIN16 input)
			(pin TESTIN17 input)
			(pin TESTIN18 input)
			(pin TESTIN19 input)
			(pin TESTIN20 input)
			(pin TESTIN21 input)
			(pin TESTIN22 input)
			(pin TESTIN23 input)
			(pin TESTIN24 input)
			(pin TESTIN25 input)
			(pin TESTIN26 input)
			(pin TESTIN27 input)
			(pin TESTIN28 input)
			(pin TESTIN29 input)
			(pin TESTIN30 input)
			(pin TESTIN31 input)
			(pin TESTOUT0 output)
			(pin TESTOUT1 output)
			(pin TESTOUT2 output)
			(pin TESTOUT3 output)
			(pin TESTOUT4 output)
			(pin TESTOUT5 output)
			(pin TESTOUT6 output)
			(pin TESTOUT7 output)
			(pin TESTOUT8 output)
			(pin TESTOUT9 output)
			(pin TESTOUT10 output)
			(pin TESTOUT11 output)
			(pin TESTOUT12 output)
			(pin TESTOUT13 output)
			(pin TESTOUT14 output)
			(pin TESTOUT15 output)
			(pin TESTOUT16 output)
			(pin TESTOUT17 output)
			(pin TESTOUT18 output)
			(pin TESTOUT19 output)
			(pin TESTOUT20 output)
			(pin TESTOUT21 output)
			(pin TESTOUT22 output)
			(pin TESTOUT23 output)
			(pin TESTOUT24 output)
			(pin TESTOUT25 output)
			(pin TESTOUT26 output)
			(pin TESTOUT27 output)
			(pin TESTOUT28 output)
			(pin TESTOUT29 output)
			(pin TESTOUT30 output)
			(pin TESTOUT31 output)
			(pin TESTOUT32 output)
			(pin TESTOUT33 output)
			(pin TESTOUT34 output)
			(pin TESTOUT35 output)
			(pin TESTOUT36 output)
			(pin TESTOUT37 output)
			(pin TESTOUT38 output)
			(pin TESTOUT39 output)
			(pin TESTOUT40 output)
			(pin TESTOUT41 output)
			(pin TESTOUT42 output)
			(pin TESTOUT43 output)
			(pin TESTOUT44 output)
			(pin TESTOUT45 output)
			(pin TESTOUT46 output)
			(pin TESTOUT47 output)
			(pin TESTOUT48 output)
			(pin TESTOUT49 output)
			(pin TESTOUT50 output)
			(pin TESTOUT51 output)
			(pin TESTOUT52 output)
			(pin TESTOUT53 output)
			(pin TESTOUT54 output)
			(pin TESTOUT55 output)
			(pin TESTOUT56 output)
			(pin TESTOUT57 output)
			(pin TESTOUT58 output)
			(pin TESTOUT59 output)
			(pin TESTOUT60 output)
			(pin TESTOUT61 output)
			(pin TESTOUT62 output)
			(pin TESTOUT63 output)
			(pin TMUXOUT output)
			(conn MMCM_ADV CLKFBOUT ==> CLKFBOUT CLKFBOUT)
			(conn MMCM_ADV CLKFBOUTB ==> CLKFBOUTB CLKFBOUTB)
			(conn MMCM_ADV CLKFBSTOPPED ==> CLKFBSTOPPED CLKFBSTOPPED)
			(conn MMCM_ADV CLKINSTOPPED ==> CLKINSTOPPED CLKINSTOPPED)
			(conn MMCM_ADV CLKOUT0 ==> CLKOUT0 CLKOUT0)
			(conn MMCM_ADV CLKOUT0B ==> CLKOUT0B CLKOUT0B)
			(conn MMCM_ADV CLKOUT1 ==> CLKOUT1 CLKOUT1)
			(conn MMCM_ADV CLKOUT1B ==> CLKOUT1B CLKOUT1B)
			(conn MMCM_ADV CLKOUT2 ==> CLKOUT2 CLKOUT2)
			(conn MMCM_ADV CLKOUT2B ==> CLKOUT2B CLKOUT2B)
			(conn MMCM_ADV CLKOUT3 ==> CLKOUT3 CLKOUT3)
			(conn MMCM_ADV CLKOUT3B ==> CLKOUT3B CLKOUT3B)
			(conn MMCM_ADV CLKOUT4 ==> CLKOUT4 CLKOUT4)
			(conn MMCM_ADV CLKOUT5 ==> CLKOUT5 CLKOUT5)
			(conn MMCM_ADV CLKOUT6 ==> CLKOUT6 CLKOUT6)
			(conn MMCM_ADV DO0 ==> DO0 DO0)
			(conn MMCM_ADV DO1 ==> DO1 DO1)
			(conn MMCM_ADV DO2 ==> DO2 DO2)
			(conn MMCM_ADV DO3 ==> DO3 DO3)
			(conn MMCM_ADV DO4 ==> DO4 DO4)
			(conn MMCM_ADV DO5 ==> DO5 DO5)
			(conn MMCM_ADV DO6 ==> DO6 DO6)
			(conn MMCM_ADV DO7 ==> DO7 DO7)
			(conn MMCM_ADV DO8 ==> DO8 DO8)
			(conn MMCM_ADV DO9 ==> DO9 DO9)
			(conn MMCM_ADV DO10 ==> DO10 DO10)
			(conn MMCM_ADV DO11 ==> DO11 DO11)
			(conn MMCM_ADV DO12 ==> DO12 DO12)
			(conn MMCM_ADV DO13 ==> DO13 DO13)
			(conn MMCM_ADV DO14 ==> DO14 DO14)
			(conn MMCM_ADV DO15 ==> DO15 DO15)
			(conn MMCM_ADV DRDY ==> DRDY DRDY)
			(conn MMCM_ADV LOCKED ==> LOCKED LOCKED)
			(conn MMCM_ADV PSDONE ==> PSDONE PSDONE)
			(conn MMCM_ADV TESTOUT0 ==> TESTOUT0 TESTOUT0)
			(conn MMCM_ADV TESTOUT1 ==> TESTOUT1 TESTOUT1)
			(conn MMCM_ADV TESTOUT2 ==> TESTOUT2 TESTOUT2)
			(conn MMCM_ADV TESTOUT3 ==> TESTOUT3 TESTOUT3)
			(conn MMCM_ADV TESTOUT4 ==> TESTOUT4 TESTOUT4)
			(conn MMCM_ADV TESTOUT5 ==> TESTOUT5 TESTOUT5)
			(conn MMCM_ADV TESTOUT6 ==> TESTOUT6 TESTOUT6)
			(conn MMCM_ADV TESTOUT7 ==> TESTOUT7 TESTOUT7)
			(conn MMCM_ADV TESTOUT8 ==> TESTOUT8 TESTOUT8)
			(conn MMCM_ADV TESTOUT9 ==> TESTOUT9 TESTOUT9)
			(conn MMCM_ADV TESTOUT10 ==> TESTOUT10 TESTOUT10)
			(conn MMCM_ADV TESTOUT11 ==> TESTOUT11 TESTOUT11)
			(conn MMCM_ADV TESTOUT12 ==> TESTOUT12 TESTOUT12)
			(conn MMCM_ADV TESTOUT13 ==> TESTOUT13 TESTOUT13)
			(conn MMCM_ADV TESTOUT14 ==> TESTOUT14 TESTOUT14)
			(conn MMCM_ADV TESTOUT15 ==> TESTOUT15 TESTOUT15)
			(conn MMCM_ADV TESTOUT16 ==> TESTOUT16 TESTOUT16)
			(conn MMCM_ADV TESTOUT17 ==> TESTOUT17 TESTOUT17)
			(conn MMCM_ADV TESTOUT18 ==> TESTOUT18 TESTOUT18)
			(conn MMCM_ADV TESTOUT19 ==> TESTOUT19 TESTOUT19)
			(conn MMCM_ADV TESTOUT20 ==> TESTOUT20 TESTOUT20)
			(conn MMCM_ADV TESTOUT21 ==> TESTOUT21 TESTOUT21)
			(conn MMCM_ADV TESTOUT22 ==> TESTOUT22 TESTOUT22)
			(conn MMCM_ADV TESTOUT23 ==> TESTOUT23 TESTOUT23)
			(conn MMCM_ADV TESTOUT24 ==> TESTOUT24 TESTOUT24)
			(conn MMCM_ADV TESTOUT25 ==> TESTOUT25 TESTOUT25)
			(conn MMCM_ADV TESTOUT26 ==> TESTOUT26 TESTOUT26)
			(conn MMCM_ADV TESTOUT27 ==> TESTOUT27 TESTOUT27)
			(conn MMCM_ADV TESTOUT28 ==> TESTOUT28 TESTOUT28)
			(conn MMCM_ADV TESTOUT29 ==> TESTOUT29 TESTOUT29)
			(conn MMCM_ADV TESTOUT30 ==> TESTOUT30 TESTOUT30)
			(conn MMCM_ADV TESTOUT31 ==> TESTOUT31 TESTOUT31)
			(conn MMCM_ADV TESTOUT32 ==> TESTOUT32 TESTOUT32)
			(conn MMCM_ADV TESTOUT33 ==> TESTOUT33 TESTOUT33)
			(conn MMCM_ADV TESTOUT34 ==> TESTOUT34 TESTOUT34)
			(conn MMCM_ADV TESTOUT35 ==> TESTOUT35 TESTOUT35)
			(conn MMCM_ADV TESTOUT36 ==> TESTOUT36 TESTOUT36)
			(conn MMCM_ADV TESTOUT37 ==> TESTOUT37 TESTOUT37)
			(conn MMCM_ADV TESTOUT38 ==> TESTOUT38 TESTOUT38)
			(conn MMCM_ADV TESTOUT39 ==> TESTOUT39 TESTOUT39)
			(conn MMCM_ADV TESTOUT40 ==> TESTOUT40 TESTOUT40)
			(conn MMCM_ADV TESTOUT41 ==> TESTOUT41 TESTOUT41)
			(conn MMCM_ADV TESTOUT42 ==> TESTOUT42 TESTOUT42)
			(conn MMCM_ADV TESTOUT43 ==> TESTOUT43 TESTOUT43)
			(conn MMCM_ADV TESTOUT44 ==> TESTOUT44 TESTOUT44)
			(conn MMCM_ADV TESTOUT45 ==> TESTOUT45 TESTOUT45)
			(conn MMCM_ADV TESTOUT46 ==> TESTOUT46 TESTOUT46)
			(conn MMCM_ADV TESTOUT47 ==> TESTOUT47 TESTOUT47)
			(conn MMCM_ADV TESTOUT48 ==> TESTOUT48 TESTOUT48)
			(conn MMCM_ADV TESTOUT49 ==> TESTOUT49 TESTOUT49)
			(conn MMCM_ADV TESTOUT50 ==> TESTOUT50 TESTOUT50)
			(conn MMCM_ADV TESTOUT51 ==> TESTOUT51 TESTOUT51)
			(conn MMCM_ADV TESTOUT52 ==> TESTOUT52 TESTOUT52)
			(conn MMCM_ADV TESTOUT53 ==> TESTOUT53 TESTOUT53)
			(conn MMCM_ADV TESTOUT54 ==> TESTOUT54 TESTOUT54)
			(conn MMCM_ADV TESTOUT55 ==> TESTOUT55 TESTOUT55)
			(conn MMCM_ADV TESTOUT56 ==> TESTOUT56 TESTOUT56)
			(conn MMCM_ADV TESTOUT57 ==> TESTOUT57 TESTOUT57)
			(conn MMCM_ADV TESTOUT58 ==> TESTOUT58 TESTOUT58)
			(conn MMCM_ADV TESTOUT59 ==> TESTOUT59 TESTOUT59)
			(conn MMCM_ADV TESTOUT60 ==> TESTOUT60 TESTOUT60)
			(conn MMCM_ADV TESTOUT61 ==> TESTOUT61 TESTOUT61)
			(conn MMCM_ADV TESTOUT62 ==> TESTOUT62 TESTOUT62)
			(conn MMCM_ADV TESTOUT63 ==> TESTOUT63 TESTOUT63)
			(conn MMCM_ADV TMUXOUT ==> TMUXOUT TMUXOUT)
			(conn MMCM_ADV CLKFBIN <== CLKFBIN CLKFBIN)
			(conn MMCM_ADV CLKINSEL <== CLKINSELINV OUT)
			(conn MMCM_ADV CLKIN1 <== CLKIN1 CLKIN1)
			(conn MMCM_ADV CLKIN2 <== CLKIN2 CLKIN2)
			(conn MMCM_ADV DADDR0 <== DADDR0 DADDR0)
			(conn MMCM_ADV DADDR1 <== DADDR1 DADDR1)
			(conn MMCM_ADV DADDR2 <== DADDR2 DADDR2)
			(conn MMCM_ADV DADDR3 <== DADDR3 DADDR3)
			(conn MMCM_ADV DADDR4 <== DADDR4 DADDR4)
			(conn MMCM_ADV DADDR5 <== DADDR5 DADDR5)
			(conn MMCM_ADV DADDR6 <== DADDR6 DADDR6)
			(conn MMCM_ADV DCLK <== DCLK DCLK)
			(conn MMCM_ADV DEN <== DEN DEN)
			(conn MMCM_ADV DI0 <== DI0 DI0)
			(conn MMCM_ADV DI1 <== DI1 DI1)
			(conn MMCM_ADV DI2 <== DI2 DI2)
			(conn MMCM_ADV DI3 <== DI3 DI3)
			(conn MMCM_ADV DI4 <== DI4 DI4)
			(conn MMCM_ADV DI5 <== DI5 DI5)
			(conn MMCM_ADV DI6 <== DI6 DI6)
			(conn MMCM_ADV DI7 <== DI7 DI7)
			(conn MMCM_ADV DI8 <== DI8 DI8)
			(conn MMCM_ADV DI9 <== DI9 DI9)
			(conn MMCM_ADV DI10 <== DI10 DI10)
			(conn MMCM_ADV DI11 <== DI11 DI11)
			(conn MMCM_ADV DI12 <== DI12 DI12)
			(conn MMCM_ADV DI13 <== DI13 DI13)
			(conn MMCM_ADV DI14 <== DI14 DI14)
			(conn MMCM_ADV DI15 <== DI15 DI15)
			(conn MMCM_ADV DWE <== DWE DWE)
			(conn MMCM_ADV PSCLK <== PSCLK PSCLK)
			(conn MMCM_ADV PSEN <== PSENINV OUT)
			(conn MMCM_ADV PSINCDEC <== PSINCDECINV OUT)
			(conn MMCM_ADV PWRDWN <== PWRDWNINV OUT)
			(conn MMCM_ADV RST <== RSTINV OUT)
			(conn MMCM_ADV TESTIN0 <== TESTIN0 TESTIN0)
			(conn MMCM_ADV TESTIN1 <== TESTIN1 TESTIN1)
			(conn MMCM_ADV TESTIN2 <== TESTIN2 TESTIN2)
			(conn MMCM_ADV TESTIN3 <== TESTIN3 TESTIN3)
			(conn MMCM_ADV TESTIN4 <== TESTIN4 TESTIN4)
			(conn MMCM_ADV TESTIN5 <== TESTIN5 TESTIN5)
			(conn MMCM_ADV TESTIN6 <== TESTIN6 TESTIN6)
			(conn MMCM_ADV TESTIN7 <== TESTIN7 TESTIN7)
			(conn MMCM_ADV TESTIN8 <== TESTIN8 TESTIN8)
			(conn MMCM_ADV TESTIN9 <== TESTIN9 TESTIN9)
			(conn MMCM_ADV TESTIN10 <== TESTIN10 TESTIN10)
			(conn MMCM_ADV TESTIN11 <== TESTIN11 TESTIN11)
			(conn MMCM_ADV TESTIN12 <== TESTIN12 TESTIN12)
			(conn MMCM_ADV TESTIN13 <== TESTIN13 TESTIN13)
			(conn MMCM_ADV TESTIN14 <== TESTIN14 TESTIN14)
			(conn MMCM_ADV TESTIN15 <== TESTIN15 TESTIN15)
			(conn MMCM_ADV TESTIN16 <== TESTIN16 TESTIN16)
			(conn MMCM_ADV TESTIN17 <== TESTIN17 TESTIN17)
			(conn MMCM_ADV TESTIN18 <== TESTIN18 TESTIN18)
			(conn MMCM_ADV TESTIN19 <== TESTIN19 TESTIN19)
			(conn MMCM_ADV TESTIN20 <== TESTIN20 TESTIN20)
			(conn MMCM_ADV TESTIN21 <== TESTIN21 TESTIN21)
			(conn MMCM_ADV TESTIN22 <== TESTIN22 TESTIN22)
			(conn MMCM_ADV TESTIN23 <== TESTIN23 TESTIN23)
			(conn MMCM_ADV TESTIN24 <== TESTIN24 TESTIN24)
			(conn MMCM_ADV TESTIN25 <== TESTIN25 TESTIN25)
			(conn MMCM_ADV TESTIN26 <== TESTIN26 TESTIN26)
			(conn MMCM_ADV TESTIN27 <== TESTIN27 TESTIN27)
			(conn MMCM_ADV TESTIN28 <== TESTIN28 TESTIN28)
			(conn MMCM_ADV TESTIN29 <== TESTIN29 TESTIN29)
			(conn MMCM_ADV TESTIN30 <== TESTIN30 TESTIN30)
			(conn MMCM_ADV TESTIN31 <== TESTIN31 TESTIN31)
		)
		(element TMUXOUT 1
			(pin TMUXOUT input)
			(conn TMUXOUT TMUXOUT <== MMCM_ADV TMUXOUT)
		)
		(element TESTOUT63 1
			(pin TESTOUT63 input)
			(conn TESTOUT63 TESTOUT63 <== MMCM_ADV TESTOUT63)
		)
		(element TESTOUT62 1
			(pin TESTOUT62 input)
			(conn TESTOUT62 TESTOUT62 <== MMCM_ADV TESTOUT62)
		)
		(element TESTOUT61 1
			(pin TESTOUT61 input)
			(conn TESTOUT61 TESTOUT61 <== MMCM_ADV TESTOUT61)
		)
		(element TESTOUT60 1
			(pin TESTOUT60 input)
			(conn TESTOUT60 TESTOUT60 <== MMCM_ADV TESTOUT60)
		)
		(element TESTOUT59 1
			(pin TESTOUT59 input)
			(conn TESTOUT59 TESTOUT59 <== MMCM_ADV TESTOUT59)
		)
		(element TESTOUT58 1
			(pin TESTOUT58 input)
			(conn TESTOUT58 TESTOUT58 <== MMCM_ADV TESTOUT58)
		)
		(element TESTOUT57 1
			(pin TESTOUT57 input)
			(conn TESTOUT57 TESTOUT57 <== MMCM_ADV TESTOUT57)
		)
		(element TESTOUT56 1
			(pin TESTOUT56 input)
			(conn TESTOUT56 TESTOUT56 <== MMCM_ADV TESTOUT56)
		)
		(element TESTOUT55 1
			(pin TESTOUT55 input)
			(conn TESTOUT55 TESTOUT55 <== MMCM_ADV TESTOUT55)
		)
		(element TESTOUT54 1
			(pin TESTOUT54 input)
			(conn TESTOUT54 TESTOUT54 <== MMCM_ADV TESTOUT54)
		)
		(element TESTOUT53 1
			(pin TESTOUT53 input)
			(conn TESTOUT53 TESTOUT53 <== MMCM_ADV TESTOUT53)
		)
		(element TESTOUT52 1
			(pin TESTOUT52 input)
			(conn TESTOUT52 TESTOUT52 <== MMCM_ADV TESTOUT52)
		)
		(element TESTOUT51 1
			(pin TESTOUT51 input)
			(conn TESTOUT51 TESTOUT51 <== MMCM_ADV TESTOUT51)
		)
		(element TESTOUT50 1
			(pin TESTOUT50 input)
			(conn TESTOUT50 TESTOUT50 <== MMCM_ADV TESTOUT50)
		)
		(element TESTOUT49 1
			(pin TESTOUT49 input)
			(conn TESTOUT49 TESTOUT49 <== MMCM_ADV TESTOUT49)
		)
		(element TESTOUT48 1
			(pin TESTOUT48 input)
			(conn TESTOUT48 TESTOUT48 <== MMCM_ADV TESTOUT48)
		)
		(element TESTOUT47 1
			(pin TESTOUT47 input)
			(conn TESTOUT47 TESTOUT47 <== MMCM_ADV TESTOUT47)
		)
		(element TESTOUT46 1
			(pin TESTOUT46 input)
			(conn TESTOUT46 TESTOUT46 <== MMCM_ADV TESTOUT46)
		)
		(element TESTOUT45 1
			(pin TESTOUT45 input)
			(conn TESTOUT45 TESTOUT45 <== MMCM_ADV TESTOUT45)
		)
		(element TESTOUT44 1
			(pin TESTOUT44 input)
			(conn TESTOUT44 TESTOUT44 <== MMCM_ADV TESTOUT44)
		)
		(element TESTOUT43 1
			(pin TESTOUT43 input)
			(conn TESTOUT43 TESTOUT43 <== MMCM_ADV TESTOUT43)
		)
		(element TESTOUT42 1
			(pin TESTOUT42 input)
			(conn TESTOUT42 TESTOUT42 <== MMCM_ADV TESTOUT42)
		)
		(element TESTOUT41 1
			(pin TESTOUT41 input)
			(conn TESTOUT41 TESTOUT41 <== MMCM_ADV TESTOUT41)
		)
		(element TESTOUT40 1
			(pin TESTOUT40 input)
			(conn TESTOUT40 TESTOUT40 <== MMCM_ADV TESTOUT40)
		)
		(element TESTOUT39 1
			(pin TESTOUT39 input)
			(conn TESTOUT39 TESTOUT39 <== MMCM_ADV TESTOUT39)
		)
		(element TESTOUT38 1
			(pin TESTOUT38 input)
			(conn TESTOUT38 TESTOUT38 <== MMCM_ADV TESTOUT38)
		)
		(element TESTOUT37 1
			(pin TESTOUT37 input)
			(conn TESTOUT37 TESTOUT37 <== MMCM_ADV TESTOUT37)
		)
		(element TESTOUT36 1
			(pin TESTOUT36 input)
			(conn TESTOUT36 TESTOUT36 <== MMCM_ADV TESTOUT36)
		)
		(element TESTOUT35 1
			(pin TESTOUT35 input)
			(conn TESTOUT35 TESTOUT35 <== MMCM_ADV TESTOUT35)
		)
		(element TESTOUT34 1
			(pin TESTOUT34 input)
			(conn TESTOUT34 TESTOUT34 <== MMCM_ADV TESTOUT34)
		)
		(element TESTOUT33 1
			(pin TESTOUT33 input)
			(conn TESTOUT33 TESTOUT33 <== MMCM_ADV TESTOUT33)
		)
		(element TESTOUT32 1
			(pin TESTOUT32 input)
			(conn TESTOUT32 TESTOUT32 <== MMCM_ADV TESTOUT32)
		)
		(element TESTOUT31 1
			(pin TESTOUT31 input)
			(conn TESTOUT31 TESTOUT31 <== MMCM_ADV TESTOUT31)
		)
		(element TESTOUT30 1
			(pin TESTOUT30 input)
			(conn TESTOUT30 TESTOUT30 <== MMCM_ADV TESTOUT30)
		)
		(element TESTOUT29 1
			(pin TESTOUT29 input)
			(conn TESTOUT29 TESTOUT29 <== MMCM_ADV TESTOUT29)
		)
		(element TESTOUT28 1
			(pin TESTOUT28 input)
			(conn TESTOUT28 TESTOUT28 <== MMCM_ADV TESTOUT28)
		)
		(element TESTOUT27 1
			(pin TESTOUT27 input)
			(conn TESTOUT27 TESTOUT27 <== MMCM_ADV TESTOUT27)
		)
		(element TESTOUT26 1
			(pin TESTOUT26 input)
			(conn TESTOUT26 TESTOUT26 <== MMCM_ADV TESTOUT26)
		)
		(element TESTOUT25 1
			(pin TESTOUT25 input)
			(conn TESTOUT25 TESTOUT25 <== MMCM_ADV TESTOUT25)
		)
		(element TESTOUT24 1
			(pin TESTOUT24 input)
			(conn TESTOUT24 TESTOUT24 <== MMCM_ADV TESTOUT24)
		)
		(element TESTOUT23 1
			(pin TESTOUT23 input)
			(conn TESTOUT23 TESTOUT23 <== MMCM_ADV TESTOUT23)
		)
		(element TESTOUT22 1
			(pin TESTOUT22 input)
			(conn TESTOUT22 TESTOUT22 <== MMCM_ADV TESTOUT22)
		)
		(element TESTOUT21 1
			(pin TESTOUT21 input)
			(conn TESTOUT21 TESTOUT21 <== MMCM_ADV TESTOUT21)
		)
		(element TESTOUT20 1
			(pin TESTOUT20 input)
			(conn TESTOUT20 TESTOUT20 <== MMCM_ADV TESTOUT20)
		)
		(element TESTOUT19 1
			(pin TESTOUT19 input)
			(conn TESTOUT19 TESTOUT19 <== MMCM_ADV TESTOUT19)
		)
		(element TESTOUT18 1
			(pin TESTOUT18 input)
			(conn TESTOUT18 TESTOUT18 <== MMCM_ADV TESTOUT18)
		)
		(element TESTOUT17 1
			(pin TESTOUT17 input)
			(conn TESTOUT17 TESTOUT17 <== MMCM_ADV TESTOUT17)
		)
		(element TESTOUT16 1
			(pin TESTOUT16 input)
			(conn TESTOUT16 TESTOUT16 <== MMCM_ADV TESTOUT16)
		)
		(element TESTOUT15 1
			(pin TESTOUT15 input)
			(conn TESTOUT15 TESTOUT15 <== MMCM_ADV TESTOUT15)
		)
		(element TESTOUT14 1
			(pin TESTOUT14 input)
			(conn TESTOUT14 TESTOUT14 <== MMCM_ADV TESTOUT14)
		)
		(element TESTOUT13 1
			(pin TESTOUT13 input)
			(conn TESTOUT13 TESTOUT13 <== MMCM_ADV TESTOUT13)
		)
		(element TESTOUT12 1
			(pin TESTOUT12 input)
			(conn TESTOUT12 TESTOUT12 <== MMCM_ADV TESTOUT12)
		)
		(element TESTOUT11 1
			(pin TESTOUT11 input)
			(conn TESTOUT11 TESTOUT11 <== MMCM_ADV TESTOUT11)
		)
		(element TESTOUT10 1
			(pin TESTOUT10 input)
			(conn TESTOUT10 TESTOUT10 <== MMCM_ADV TESTOUT10)
		)
		(element TESTOUT9 1
			(pin TESTOUT9 input)
			(conn TESTOUT9 TESTOUT9 <== MMCM_ADV TESTOUT9)
		)
		(element TESTOUT8 1
			(pin TESTOUT8 input)
			(conn TESTOUT8 TESTOUT8 <== MMCM_ADV TESTOUT8)
		)
		(element TESTOUT7 1
			(pin TESTOUT7 input)
			(conn TESTOUT7 TESTOUT7 <== MMCM_ADV TESTOUT7)
		)
		(element TESTOUT6 1
			(pin TESTOUT6 input)
			(conn TESTOUT6 TESTOUT6 <== MMCM_ADV TESTOUT6)
		)
		(element TESTOUT5 1
			(pin TESTOUT5 input)
			(conn TESTOUT5 TESTOUT5 <== MMCM_ADV TESTOUT5)
		)
		(element TESTOUT4 1
			(pin TESTOUT4 input)
			(conn TESTOUT4 TESTOUT4 <== MMCM_ADV TESTOUT4)
		)
		(element TESTOUT3 1
			(pin TESTOUT3 input)
			(conn TESTOUT3 TESTOUT3 <== MMCM_ADV TESTOUT3)
		)
		(element TESTOUT2 1
			(pin TESTOUT2 input)
			(conn TESTOUT2 TESTOUT2 <== MMCM_ADV TESTOUT2)
		)
		(element TESTOUT1 1
			(pin TESTOUT1 input)
			(conn TESTOUT1 TESTOUT1 <== MMCM_ADV TESTOUT1)
		)
		(element TESTOUT0 1
			(pin TESTOUT0 input)
			(conn TESTOUT0 TESTOUT0 <== MMCM_ADV TESTOUT0)
		)
		(element TESTIN31 1
			(pin TESTIN31 output)
			(conn TESTIN31 TESTIN31 ==> MMCM_ADV TESTIN31)
		)
		(element TESTIN30 1
			(pin TESTIN30 output)
			(conn TESTIN30 TESTIN30 ==> MMCM_ADV TESTIN30)
		)
		(element TESTIN29 1
			(pin TESTIN29 output)
			(conn TESTIN29 TESTIN29 ==> MMCM_ADV TESTIN29)
		)
		(element TESTIN28 1
			(pin TESTIN28 output)
			(conn TESTIN28 TESTIN28 ==> MMCM_ADV TESTIN28)
		)
		(element TESTIN27 1
			(pin TESTIN27 output)
			(conn TESTIN27 TESTIN27 ==> MMCM_ADV TESTIN27)
		)
		(element TESTIN26 1
			(pin TESTIN26 output)
			(conn TESTIN26 TESTIN26 ==> MMCM_ADV TESTIN26)
		)
		(element TESTIN25 1
			(pin TESTIN25 output)
			(conn TESTIN25 TESTIN25 ==> MMCM_ADV TESTIN25)
		)
		(element TESTIN24 1
			(pin TESTIN24 output)
			(conn TESTIN24 TESTIN24 ==> MMCM_ADV TESTIN24)
		)
		(element TESTIN23 1
			(pin TESTIN23 output)
			(conn TESTIN23 TESTIN23 ==> MMCM_ADV TESTIN23)
		)
		(element TESTIN22 1
			(pin TESTIN22 output)
			(conn TESTIN22 TESTIN22 ==> MMCM_ADV TESTIN22)
		)
		(element TESTIN21 1
			(pin TESTIN21 output)
			(conn TESTIN21 TESTIN21 ==> MMCM_ADV TESTIN21)
		)
		(element TESTIN20 1
			(pin TESTIN20 output)
			(conn TESTIN20 TESTIN20 ==> MMCM_ADV TESTIN20)
		)
		(element TESTIN19 1
			(pin TESTIN19 output)
			(conn TESTIN19 TESTIN19 ==> MMCM_ADV TESTIN19)
		)
		(element TESTIN18 1
			(pin TESTIN18 output)
			(conn TESTIN18 TESTIN18 ==> MMCM_ADV TESTIN18)
		)
		(element TESTIN17 1
			(pin TESTIN17 output)
			(conn TESTIN17 TESTIN17 ==> MMCM_ADV TESTIN17)
		)
		(element TESTIN16 1
			(pin TESTIN16 output)
			(conn TESTIN16 TESTIN16 ==> MMCM_ADV TESTIN16)
		)
		(element TESTIN15 1
			(pin TESTIN15 output)
			(conn TESTIN15 TESTIN15 ==> MMCM_ADV TESTIN15)
		)
		(element TESTIN14 1
			(pin TESTIN14 output)
			(conn TESTIN14 TESTIN14 ==> MMCM_ADV TESTIN14)
		)
		(element TESTIN13 1
			(pin TESTIN13 output)
			(conn TESTIN13 TESTIN13 ==> MMCM_ADV TESTIN13)
		)
		(element TESTIN12 1
			(pin TESTIN12 output)
			(conn TESTIN12 TESTIN12 ==> MMCM_ADV TESTIN12)
		)
		(element TESTIN11 1
			(pin TESTIN11 output)
			(conn TESTIN11 TESTIN11 ==> MMCM_ADV TESTIN11)
		)
		(element TESTIN10 1
			(pin TESTIN10 output)
			(conn TESTIN10 TESTIN10 ==> MMCM_ADV TESTIN10)
		)
		(element TESTIN9 1
			(pin TESTIN9 output)
			(conn TESTIN9 TESTIN9 ==> MMCM_ADV TESTIN9)
		)
		(element TESTIN8 1
			(pin TESTIN8 output)
			(conn TESTIN8 TESTIN8 ==> MMCM_ADV TESTIN8)
		)
		(element TESTIN7 1
			(pin TESTIN7 output)
			(conn TESTIN7 TESTIN7 ==> MMCM_ADV TESTIN7)
		)
		(element TESTIN6 1
			(pin TESTIN6 output)
			(conn TESTIN6 TESTIN6 ==> MMCM_ADV TESTIN6)
		)
		(element TESTIN5 1
			(pin TESTIN5 output)
			(conn TESTIN5 TESTIN5 ==> MMCM_ADV TESTIN5)
		)
		(element TESTIN4 1
			(pin TESTIN4 output)
			(conn TESTIN4 TESTIN4 ==> MMCM_ADV TESTIN4)
		)
		(element TESTIN3 1
			(pin TESTIN3 output)
			(conn TESTIN3 TESTIN3 ==> MMCM_ADV TESTIN3)
		)
		(element TESTIN2 1
			(pin TESTIN2 output)
			(conn TESTIN2 TESTIN2 ==> MMCM_ADV TESTIN2)
		)
		(element TESTIN1 1
			(pin TESTIN1 output)
			(conn TESTIN1 TESTIN1 ==> MMCM_ADV TESTIN1)
		)
		(element TESTIN0 1
			(pin TESTIN0 output)
			(conn TESTIN0 TESTIN0 ==> MMCM_ADV TESTIN0)
		)
		(element RSTINV 3
			(pin OUT output)
			(pin RST input)
			(pin RST_B input)
			(cfg RST RST_B)
			(conn RSTINV OUT ==> MMCM_ADV RST)
			(conn RSTINV RST <== RST RST)
			(conn RSTINV RST_B <== RST RST)
		)
		(element RST 1
			(pin RST output)
			(conn RST RST ==> RSTINV RST)
			(conn RST RST ==> RSTINV RST_B)
		)
		(element PWRDWNINV 3
			(pin OUT output)
			(pin PWRDWN input)
			(pin PWRDWN_B input)
			(cfg PWRDWN PWRDWN_B)
			(conn PWRDWNINV OUT ==> MMCM_ADV PWRDWN)
			(conn PWRDWNINV PWRDWN <== PWRDWN PWRDWN)
			(conn PWRDWNINV PWRDWN_B <== PWRDWN PWRDWN)
		)
		(element PWRDWN 1
			(pin PWRDWN output)
			(conn PWRDWN PWRDWN ==> PWRDWNINV PWRDWN)
			(conn PWRDWN PWRDWN ==> PWRDWNINV PWRDWN_B)
		)
		(element PSINCDECINV 3
			(pin OUT output)
			(pin PSINCDEC input)
			(pin PSINCDEC_B input)
			(cfg PSINCDEC PSINCDEC_B)
			(conn PSINCDECINV OUT ==> MMCM_ADV PSINCDEC)
			(conn PSINCDECINV PSINCDEC <== PSINCDEC PSINCDEC)
			(conn PSINCDECINV PSINCDEC_B <== PSINCDEC PSINCDEC)
		)
		(element PSINCDEC 1
			(pin PSINCDEC output)
			(conn PSINCDEC PSINCDEC ==> PSINCDECINV PSINCDEC)
			(conn PSINCDEC PSINCDEC ==> PSINCDECINV PSINCDEC_B)
		)
		(element PSENINV 3
			(pin OUT output)
			(pin PSEN input)
			(pin PSEN_B input)
			(cfg PSEN PSEN_B)
			(conn PSENINV OUT ==> MMCM_ADV PSEN)
			(conn PSENINV PSEN <== PSEN PSEN)
			(conn PSENINV PSEN_B <== PSEN PSEN)
		)
		(element PSEN 1
			(pin PSEN output)
			(conn PSEN PSEN ==> PSENINV PSEN)
			(conn PSEN PSEN ==> PSENINV PSEN_B)
		)
		(element PSDONE 1
			(pin PSDONE input)
			(conn PSDONE PSDONE <== MMCM_ADV PSDONE)
		)
		(element PSCLK 1
			(pin PSCLK output)
			(conn PSCLK PSCLK ==> MMCM_ADV PSCLK)
		)
		(element LOCKED 1
			(pin LOCKED input)
			(conn LOCKED LOCKED <== MMCM_ADV LOCKED)
		)
		(element DWE 1
			(pin DWE output)
			(conn DWE DWE ==> MMCM_ADV DWE)
		)
		(element DRDY 1
			(pin DRDY input)
			(conn DRDY DRDY <== MMCM_ADV DRDY)
		)
		(element DO15 1
			(pin DO15 input)
			(conn DO15 DO15 <== MMCM_ADV DO15)
		)
		(element DO14 1
			(pin DO14 input)
			(conn DO14 DO14 <== MMCM_ADV DO14)
		)
		(element DO13 1
			(pin DO13 input)
			(conn DO13 DO13 <== MMCM_ADV DO13)
		)
		(element DO12 1
			(pin DO12 input)
			(conn DO12 DO12 <== MMCM_ADV DO12)
		)
		(element DO11 1
			(pin DO11 input)
			(conn DO11 DO11 <== MMCM_ADV DO11)
		)
		(element DO10 1
			(pin DO10 input)
			(conn DO10 DO10 <== MMCM_ADV DO10)
		)
		(element DO9 1
			(pin DO9 input)
			(conn DO9 DO9 <== MMCM_ADV DO9)
		)
		(element DO8 1
			(pin DO8 input)
			(conn DO8 DO8 <== MMCM_ADV DO8)
		)
		(element DO7 1
			(pin DO7 input)
			(conn DO7 DO7 <== MMCM_ADV DO7)
		)
		(element DO6 1
			(pin DO6 input)
			(conn DO6 DO6 <== MMCM_ADV DO6)
		)
		(element DO5 1
			(pin DO5 input)
			(conn DO5 DO5 <== MMCM_ADV DO5)
		)
		(element DO4 1
			(pin DO4 input)
			(conn DO4 DO4 <== MMCM_ADV DO4)
		)
		(element DO3 1
			(pin DO3 input)
			(conn DO3 DO3 <== MMCM_ADV DO3)
		)
		(element DO2 1
			(pin DO2 input)
			(conn DO2 DO2 <== MMCM_ADV DO2)
		)
		(element DO1 1
			(pin DO1 input)
			(conn DO1 DO1 <== MMCM_ADV DO1)
		)
		(element DO0 1
			(pin DO0 input)
			(conn DO0 DO0 <== MMCM_ADV DO0)
		)
		(element DI15 1
			(pin DI15 output)
			(conn DI15 DI15 ==> MMCM_ADV DI15)
		)
		(element DI14 1
			(pin DI14 output)
			(conn DI14 DI14 ==> MMCM_ADV DI14)
		)
		(element DI13 1
			(pin DI13 output)
			(conn DI13 DI13 ==> MMCM_ADV DI13)
		)
		(element DI12 1
			(pin DI12 output)
			(conn DI12 DI12 ==> MMCM_ADV DI12)
		)
		(element DI11 1
			(pin DI11 output)
			(conn DI11 DI11 ==> MMCM_ADV DI11)
		)
		(element DI10 1
			(pin DI10 output)
			(conn DI10 DI10 ==> MMCM_ADV DI10)
		)
		(element DI9 1
			(pin DI9 output)
			(conn DI9 DI9 ==> MMCM_ADV DI9)
		)
		(element DI8 1
			(pin DI8 output)
			(conn DI8 DI8 ==> MMCM_ADV DI8)
		)
		(element DI7 1
			(pin DI7 output)
			(conn DI7 DI7 ==> MMCM_ADV DI7)
		)
		(element DI6 1
			(pin DI6 output)
			(conn DI6 DI6 ==> MMCM_ADV DI6)
		)
		(element DI5 1
			(pin DI5 output)
			(conn DI5 DI5 ==> MMCM_ADV DI5)
		)
		(element DI4 1
			(pin DI4 output)
			(conn DI4 DI4 ==> MMCM_ADV DI4)
		)
		(element DI3 1
			(pin DI3 output)
			(conn DI3 DI3 ==> MMCM_ADV DI3)
		)
		(element DI2 1
			(pin DI2 output)
			(conn DI2 DI2 ==> MMCM_ADV DI2)
		)
		(element DI1 1
			(pin DI1 output)
			(conn DI1 DI1 ==> MMCM_ADV DI1)
		)
		(element DI0 1
			(pin DI0 output)
			(conn DI0 DI0 ==> MMCM_ADV DI0)
		)
		(element DEN 1
			(pin DEN output)
			(conn DEN DEN ==> MMCM_ADV DEN)
		)
		(element DCLK 1
			(pin DCLK output)
			(conn DCLK DCLK ==> MMCM_ADV DCLK)
		)
		(element DADDR6 1
			(pin DADDR6 output)
			(conn DADDR6 DADDR6 ==> MMCM_ADV DADDR6)
		)
		(element DADDR5 1
			(pin DADDR5 output)
			(conn DADDR5 DADDR5 ==> MMCM_ADV DADDR5)
		)
		(element DADDR4 1
			(pin DADDR4 output)
			(conn DADDR4 DADDR4 ==> MMCM_ADV DADDR4)
		)
		(element DADDR3 1
			(pin DADDR3 output)
			(conn DADDR3 DADDR3 ==> MMCM_ADV DADDR3)
		)
		(element DADDR2 1
			(pin DADDR2 output)
			(conn DADDR2 DADDR2 ==> MMCM_ADV DADDR2)
		)
		(element DADDR1 1
			(pin DADDR1 output)
			(conn DADDR1 DADDR1 ==> MMCM_ADV DADDR1)
		)
		(element DADDR0 1
			(pin DADDR0 output)
			(conn DADDR0 DADDR0 ==> MMCM_ADV DADDR0)
		)
		(element CLKOUT6 1
			(pin CLKOUT6 input)
			(conn CLKOUT6 CLKOUT6 <== MMCM_ADV CLKOUT6)
		)
		(element CLKOUT5 1
			(pin CLKOUT5 input)
			(conn CLKOUT5 CLKOUT5 <== MMCM_ADV CLKOUT5)
		)
		(element CLKOUT4 1
			(pin CLKOUT4 input)
			(conn CLKOUT4 CLKOUT4 <== MMCM_ADV CLKOUT4)
		)
		(element CLKOUT3B 1
			(pin CLKOUT3B input)
			(conn CLKOUT3B CLKOUT3B <== MMCM_ADV CLKOUT3B)
		)
		(element CLKOUT3 1
			(pin CLKOUT3 input)
			(conn CLKOUT3 CLKOUT3 <== MMCM_ADV CLKOUT3)
		)
		(element CLKOUT2B 1
			(pin CLKOUT2B input)
			(conn CLKOUT2B CLKOUT2B <== MMCM_ADV CLKOUT2B)
		)
		(element CLKOUT2 1
			(pin CLKOUT2 input)
			(conn CLKOUT2 CLKOUT2 <== MMCM_ADV CLKOUT2)
		)
		(element CLKOUT1B 1
			(pin CLKOUT1B input)
			(conn CLKOUT1B CLKOUT1B <== MMCM_ADV CLKOUT1B)
		)
		(element CLKOUT1 1
			(pin CLKOUT1 input)
			(conn CLKOUT1 CLKOUT1 <== MMCM_ADV CLKOUT1)
		)
		(element CLKOUT0B 1
			(pin CLKOUT0B input)
			(conn CLKOUT0B CLKOUT0B <== MMCM_ADV CLKOUT0B)
		)
		(element CLKOUT0 1
			(pin CLKOUT0 input)
			(conn CLKOUT0 CLKOUT0 <== MMCM_ADV CLKOUT0)
		)
		(element CLKIN2 1
			(pin CLKIN2 output)
			(conn CLKIN2 CLKIN2 ==> MMCM_ADV CLKIN2)
		)
		(element CLKIN1 1
			(pin CLKIN1 output)
			(conn CLKIN1 CLKIN1 ==> MMCM_ADV CLKIN1)
		)
		(element CLKINSTOPPED 1
			(pin CLKINSTOPPED input)
			(conn CLKINSTOPPED CLKINSTOPPED <== MMCM_ADV CLKINSTOPPED)
		)
		(element CLKINSELINV 3
			(pin OUT output)
			(pin CLKINSEL input)
			(pin CLKINSEL_B input)
			(cfg CLKINSEL CLKINSEL_B)
			(conn CLKINSELINV OUT ==> MMCM_ADV CLKINSEL)
			(conn CLKINSELINV CLKINSEL <== CLKINSEL CLKINSEL)
			(conn CLKINSELINV CLKINSEL_B <== CLKINSEL CLKINSEL)
		)
		(element CLKINSEL 1
			(pin CLKINSEL output)
			(conn CLKINSEL CLKINSEL ==> CLKINSELINV CLKINSEL)
			(conn CLKINSEL CLKINSEL ==> CLKINSELINV CLKINSEL_B)
		)
		(element CLKFBSTOPPED 1
			(pin CLKFBSTOPPED input)
			(conn CLKFBSTOPPED CLKFBSTOPPED <== MMCM_ADV CLKFBSTOPPED)
		)
		(element CLKFBOUTB 1
			(pin CLKFBOUTB input)
			(conn CLKFBOUTB CLKFBOUTB <== MMCM_ADV CLKFBOUTB)
		)
		(element CLKFBOUT 1
			(pin CLKFBOUT input)
			(conn CLKFBOUT CLKFBOUT <== MMCM_ADV CLKFBOUT)
		)
		(element CLKFBIN 1
			(pin CLKFBIN output)
			(conn CLKFBIN CLKFBIN ==> MMCM_ADV CLKFBIN)
		)
		(element VLF_HIGH_PWDN_B 0
			(cfg FALSE TRUE)
		)
		(element VLF_HIGH_DIS_B 0
			(cfg FALSE TRUE)
		)
		(element STARTUP_WAIT 0
			(cfg FALSE TRUE)
		)
		(element SEL_SLIPD 0
			(cfg FALSE TRUE)
		)
		(element PERF3_USE_CLK 0
			(cfg FALSE TRUE)
		)
		(element PERF2_USE_CLK 0
			(cfg FALSE TRUE)
		)
		(element PERF1_USE_CLK 0
			(cfg FALSE TRUE)
		)
		(element PERF0_USE_CLK 0
			(cfg FALSE TRUE)
		)
		(element MMCM_EN 0
			(cfg FALSE TRUE)
		)
		(element IN_DLY_EN 0
			(cfg FALSE TRUE)
		)
		(element HVLF_STEP 0
			(cfg FALSE TRUE)
		)
		(element HVLF_CNT_TEST_EN 0
			(cfg FALSE TRUE)
		)
		(element GTS_WAIT 0
			(cfg FALSE TRUE)
		)
		(element EN_VCO_DIV6 0
			(cfg FALSE TRUE)
		)
		(element EN_VCO_DIV1 0
			(cfg FALSE TRUE)
		)
		(element DIVCLK_NOCOUNT 0
			(cfg TRUE FALSE)
		)
		(element DIVCLK_EDGE 0
			(cfg FALSE TRUE)
		)
		(element DIRECT_PATH_CNTRL 0
			(cfg FALSE TRUE)
		)
		(element COMPENSATION 0
			(cfg ZHOLD BUF_IN CASCADE EXTERNAL INTERNAL)
		)
		(element CLOCK_HOLD 0
			(cfg FALSE TRUE)
		)
		(element CLKOUT6_USE_FINE_PS 0
			(cfg FALSE TRUE)
		)
		(element CLKOUT6_NOCOUNT 0
			(cfg TRUE FALSE)
		)
		(element CLKOUT6_FRAC_WF 0
			(cfg FALSE TRUE)
		)
		(element CLKOUT6_EN 0
			(cfg FALSE TRUE)
		)
		(element CLKOUT6_EDGE 0
			(cfg FALSE TRUE)
		)
		(element CLKOUT5_USE_FINE_PS 0
			(cfg FALSE TRUE)
		)
		(element CLKOUT5_NOCOUNT 0
			(cfg TRUE FALSE)
		)
		(element CLKOUT5_FRAC_WF 0
			(cfg FALSE TRUE)
		)
		(element CLKOUT5_EN 0
			(cfg FALSE TRUE)
		)
		(element CLKOUT5_EDGE 0
			(cfg FALSE TRUE)
		)
		(element CLKOUT4_USE_FINE_PS 0
			(cfg FALSE TRUE)
		)
		(element CLKOUT4_NOCOUNT 0
			(cfg TRUE FALSE)
		)
		(element CLKOUT4_EN 0
			(cfg FALSE TRUE)
		)
		(element CLKOUT4_EDGE 0
			(cfg FALSE TRUE)
		)
		(element CLKOUT4_CASCADE 0
			(cfg FALSE TRUE)
		)
		(element CLKOUT3_USE_FINE_PS 0
			(cfg FALSE TRUE)
		)
		(element CLKOUT3_NOCOUNT 0
			(cfg TRUE FALSE)
		)
		(element CLKOUT3_EN 0
			(cfg FALSE TRUE)
		)
		(element CLKOUT3_EDGE 0
			(cfg FALSE TRUE)
		)
		(element CLKOUT2_USE_FINE_PS 0
			(cfg FALSE TRUE)
		)
		(element CLKOUT2_NOCOUNT 0
			(cfg TRUE FALSE)
		)
		(element CLKOUT2_EN 0
			(cfg FALSE TRUE)
		)
		(element CLKOUT2_EDGE 0
			(cfg FALSE TRUE)
		)
		(element CLKOUT1_USE_FINE_PS 0
			(cfg FALSE TRUE)
		)
		(element CLKOUT1_NOCOUNT 0
			(cfg TRUE FALSE)
		)
		(element CLKOUT1_EN 0
			(cfg FALSE TRUE)
		)
		(element CLKOUT1_EDGE 0
			(cfg FALSE TRUE)
		)
		(element CLKOUT0_USE_FINE_PS 0
			(cfg FALSE TRUE)
		)
		(element CLKOUT0_NOCOUNT 0
			(cfg TRUE FALSE)
		)
		(element CLKOUT0_FRAC_WF 0
			(cfg FALSE TRUE)
		)
		(element CLKOUT0_FRAC_EN 0
			(cfg FALSE TRUE)
		)
		(element CLKOUT0_EN 0
			(cfg FALSE TRUE)
		)
		(element CLKOUT0_EDGE 0
			(cfg FALSE TRUE)
		)
		(element CLKFBOUT_USE_FINE_PS 0
			(cfg FALSE TRUE)
		)
		(element CLKFBOUT_NOCOUNT 0
			(cfg TRUE FALSE)
		)
		(element CLKFBOUT_FRAC_WF 0
			(cfg FALSE TRUE)
		)
		(element CLKFBOUT_FRAC_EN 0
			(cfg FALSE TRUE)
		)
		(element CLKFBOUT_EN 0
			(cfg TRUE FALSE)
		)
		(element CLKFBOUT_EDGE 0
			(cfg FALSE TRUE)
		)
		(element CLKFBIN_NOCOUNT 0
			(cfg TRUE FALSE)
		)
		(element CLKFBIN_EDGE 0
			(cfg FALSE TRUE)
		)
		(element CLKBURST_REPEAT 0
			(cfg FALSE TRUE)
		)
		(element CLKBURST_ENABLE 0
			(cfg FALSE TRUE)
		)
		(element CASC_LOCK_EN 0
			(cfg FALSE TRUE)
		)
		(element BANDWIDTH 0
			(cfg OPTIMIZED HIGH LOW)
		)
	)
	(primitive_def OLOGICE1 32 67
		(pin CLK CLK input)
		(pin REV REV input)
		(pin SR SR input)
		(pin OCE OCE input)
		(pin TCE TCE input)
		(pin D2 D2 input)
		(pin D1 D1 input)
		(pin T2 T2 input)
		(pin T1 T1 input)
		(pin OQ OQ output)
		(pin TQ TQ output)
		(pin T4 T4 input)
		(pin T3 T3 input)
		(pin SHIFTIN2 SHIFTIN2 input)
		(pin SHIFTIN1 SHIFTIN1 input)
		(pin D6 D6 input)
		(pin D5 D5 input)
		(pin D4 D4 input)
		(pin D3 D3 input)
		(pin CLKDIV CLKDIV input)
		(pin SHIFTOUT2 SHIFTOUT2 output)
		(pin SHIFTOUT1 SHIFTOUT1 output)
		(pin OFB OFB output)
		(pin TFB TFB output)
		(pin CLKB CLKB input)
		(pin CLKDIVB CLKDIVB input)
		(pin CLKPERFDELAY CLKPERFDELAY input)
		(pin CLKPERF CLKPERF input)
		(pin ODV ODV input)
		(pin WC WC input)
		(pin IOCLKGLITCH IOCLKGLITCH output)
		(pin OCBEXTEND OCBEXTEND output)
		(element TDDR_CLK_EDGE 0
			(cfg SAME_EDGE OPPOSITE_EDGE)
		)
		(element ODDR_CLK_EDGE 0
			(cfg SAME_EDGE OPPOSITE_EDGE)
		)
		(element TFFTYPE 0
			(cfg DDR #LATCH #FF)
		)
		(element OUTFFTYPE 0
			(cfg DDR #LATCH #FF)
		)
		(element TMUX 3
			(pin OUT output)
			(pin T1 input)
			(pin TFF input)
			(cfg T1 TFF)
			(conn TMUX OUT ==> TQUSED 0)
			(conn TMUX OUT ==> TFBUSED 0)
			(conn TMUX T1 <== T1USED OUT)
			(conn TMUX TFF <== TFF Q)
		)
		(element OMUX 3
			(pin OUT output)
			(pin D1 input)
			(pin OUTFF input)
			(cfg D1 OUTFF)
			(conn OMUX OUT ==> OQUSED 0)
			(conn OMUX OUT ==> MISR D)
			(conn OMUX OUT ==> OFBUSED 0)
			(conn OMUX D1 <== O1USED OUT)
			(conn OMUX OUTFF <== OUTFF Q)
		)
		(element TFF 7 # BEL
			(pin CK input)
			(pin CE input)
			(pin D1 input)
			(pin D2 input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(conn TFF Q ==> TMUX TFF)
			(conn TFF CK <== CLKINV OUT)
			(conn TFF CE <== TCEUSED OUT)
			(conn TFF D1 <== T1INV OUT)
			(conn TFF D2 <== T2INV OUT)
			(conn TFF SR <== TSRUSED OUT)
			(conn TFF REV <== TREVUSED OUT)
		)
		(element TCEUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn TCEUSED OUT ==> TFF CE)
			(conn TCEUSED 0 <== TCE TCE)
		)
		(element OCEUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn OCEUSED OUT ==> OUTFF CE)
			(conn OCEUSED 0 <== OCE OCE)
		)
		(element T1USED 2 # BEL
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn T1USED OUT ==> TMUX T1)
			(conn T1USED 0 <== T1INV OUT)
		)
		(element O1USED 2 # BEL
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn O1USED OUT ==> OMUX D1)
			(conn O1USED 0 <== D1INV OUT)
		)
		(element TQ 1
			(pin TQ input)
			(conn TQ TQ <== TQUSED OUT)
		)
		(element TQUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn TQUSED OUT ==> TQ TQ)
			(conn TQUSED 0 <== TMUX OUT)
		)
		(element OQ 1
			(pin OQ input)
			(conn OQ OQ <== OQUSED OUT)
		)
		(element OQUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn OQUSED OUT ==> OQ OQ)
			(conn OQUSED 0 <== OMUX OUT)
		)
		(element SRVAL_OQ 0
			(cfg 0 1)
		)
		(element INIT_OQ 0
			(cfg 0 1)
		)
		(element SRVAL_TQ 0
			(cfg 0 1)
		)
		(element INIT_TQ 0
			(cfg 0 1)
		)
		(element T1 1
			(pin T1 output)
			(conn T1 T1 ==> T1INV T1)
			(conn T1 T1 ==> T1INV T1_B)
		)
		(element T1INV 3
			(pin OUT output)
			(pin T1 input)
			(pin T1_B input)
			(cfg T1 T1_B)
			(conn T1INV OUT ==> TFF D1)
			(conn T1INV OUT ==> T1USED 0)
			(conn T1INV T1 <== T1 T1)
			(conn T1INV T1_B <== T1 T1)
		)
		(element T2 1
			(pin T2 output)
			(conn T2 T2 ==> T2INV T2)
			(conn T2 T2 ==> T2INV T2_B)
		)
		(element T2INV 3
			(pin OUT output)
			(pin T2 input)
			(pin T2_B input)
			(cfg T2 T2_B)
			(conn T2INV OUT ==> TFF D2)
			(conn T2INV T2 <== T2 T2)
			(conn T2INV T2_B <== T2 T2)
		)
		(element TCE 1
			(pin TCE output)
			(conn TCE TCE ==> TCEUSED 0)
		)
		(element CLKINV 3
			(pin OUT output)
			(pin CLK input)
			(pin CLK_B input)
			(cfg CLK CLK_B)
			(conn CLKINV OUT ==> TFF CK)
			(conn CLKINV OUT ==> OUTFF CK)
			(conn CLKINV OUT ==> MISR CLK)
			(conn CLKINV CLK <== CLK CLK)
			(conn CLKINV CLK_B <== CLK CLK)
		)
		(element SRTYPE_TQ 0
			(cfg SYNC ASYNC)
		)
		(element TSRUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn TSRUSED OUT ==> TFF SR)
			(conn TSRUSED 0 <== SR SR)
		)
		(element TREVUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn TREVUSED OUT ==> TFF REV)
			(conn TREVUSED 0 <== REV REV)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> CLKINV CLK)
			(conn CLK CLK ==> CLKINV CLK_B)
		)
		(element OREVUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn OREVUSED OUT ==> OUTFF REV)
			(conn OREVUSED 0 <== REV REV)
		)
		(element OSRUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn OSRUSED OUT ==> OUTFF SR)
			(conn OSRUSED 0 <== SR SR)
		)
		(element SRTYPE_OQ 0
			(cfg SYNC ASYNC)
		)
		(element OUTFF 7 # BEL
			(pin CK input)
			(pin CE input)
			(pin D1 input)
			(pin D2 input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(conn OUTFF Q ==> OMUX OUTFF)
			(conn OUTFF CK <== CLKINV OUT)
			(conn OUTFF CE <== OCEUSED OUT)
			(conn OUTFF D1 <== D1INV OUT)
			(conn OUTFF D2 <== D2INV OUT)
			(conn OUTFF SR <== OSRUSED OUT)
			(conn OUTFF REV <== OREVUSED OUT)
		)
		(element D1INV 3
			(pin OUT output)
			(pin D1 input)
			(pin D1_B input)
			(cfg D1 D1_B)
			(conn D1INV OUT ==> O1USED 0)
			(conn D1INV OUT ==> OUTFF D1)
			(conn D1INV D1 <== D1 D1)
			(conn D1INV D1_B <== D1 D1)
		)
		(element D1 1
			(pin D1 output)
			(conn D1 D1 ==> D1INV D1)
			(conn D1 D1 ==> D1INV D1_B)
		)
		(element D2INV 3
			(pin OUT output)
			(pin D2 input)
			(pin D2_B input)
			(cfg D2 D2_B)
			(conn D2INV OUT ==> OUTFF D2)
			(conn D2INV D2 <== D2 D2)
			(conn D2INV D2_B <== D2 D2)
		)
		(element OCE 1
			(pin OCE output)
			(conn OCE OCE ==> OCEUSED 0)
		)
		(element D2 1
			(pin D2 output)
			(conn D2 D2 ==> D2INV D2)
			(conn D2 D2 ==> D2INV D2_B)
		)
		(element SR 1
			(pin SR output)
			(conn SR SR ==> TSRUSED 0)
			(conn SR SR ==> OSRUSED 0)
		)
		(element REV 1
			(pin REV output)
			(conn REV REV ==> TREVUSED 0)
			(conn REV REV ==> OREVUSED 0)
		)
		(element MISR_ENABLE_FDBK 0
			(cfg FALSE TRUE)
		)
		(element MISR_CLK_SELECT 0
			(cfg CLK2 CLK1)
		)
		(element MISR_ENABLE 0
			(cfg FALSE TRUE)
		)
		(element MISR 2 # BEL
			(pin CLK input)
			(pin D input)
			(conn MISR CLK <== CLKINV OUT)
			(conn MISR D <== OMUX OUT)
		)
		(element T4 1
			(pin T4 output)
		)
		(element T3 1
			(pin T3 output)
		)
		(element SHIFTIN2 1
			(pin SHIFTIN2 output)
		)
		(element SHIFTIN1 1
			(pin SHIFTIN1 output)
		)
		(element D6 1
			(pin D6 output)
		)
		(element D5 1
			(pin D5 output)
		)
		(element D4 1
			(pin D4 output)
		)
		(element D3 1
			(pin D3 output)
		)
		(element CLKDIV 1
			(pin CLKDIV output)
		)
		(element SHIFTOUT2 1
			(pin SHIFTOUT2 input)
		)
		(element SHIFTOUT1 1
			(pin SHIFTOUT1 input)
		)
		(element CLKB 1
			(pin CLKB output)
		)
		(element CLKDIVB 1
			(pin CLKDIVB output)
		)
		(element CLKPERFDELAY 1
			(pin CLKPERFDELAY output)
		)
		(element CLKPERF 1
			(pin CLKPERF output)
		)
		(element IOCLKGLITCH 1
			(pin IOCLKGLITCH input)
		)
		(element ODV 1
			(pin ODV output)
		)
		(element OFB 1
			(pin OFB input)
			(conn OFB OFB <== OFBUSED OUT)
		)
		(element OFBUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn OFBUSED OUT ==> OFB OFB)
			(conn OFBUSED 0 <== OMUX OUT)
		)
		(element WC 1
			(pin WC output)
		)
		(element TFB 1
			(pin TFB input)
			(conn TFB TFB <== TFBUSED OUT)
		)
		(element TFBUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn TFBUSED OUT ==> TFB TFB)
			(conn TFBUSED 0 <== TMUX OUT)
		)
		(element OCBEXTEND 1
			(pin OCBEXTEND input)
		)
	)
	(primitive_def OPAD 1 3
		(pin I I input)
		(element I 1
			(pin I output)
			(conn I I ==> OPAD I)
		)
		(element PAD 1 # BEL
			(pin PAD input)
			(conn PAD PAD <== OPAD O)
		)
		(element OPAD 2 # BEL
			(pin I input)
			(pin O output)
			(conn OPAD O ==> PAD PAD)
			(conn OPAD I <== I I)
		)
	)
	(primitive_def OSERDESE1 31 60
		(pin CLK CLK input)
		(pin CLKB CLKB input)
		(pin CLKDIV CLKDIV input)
		(pin CLKDIVB CLKDIVB input)
		(pin CLKPERF CLKPERF input)
		(pin CLKPERFDELAY CLKPERFDELAY input)
		(pin D1 D1 input)
		(pin D2 D2 input)
		(pin D3 D3 input)
		(pin D4 D4 input)
		(pin D5 D5 input)
		(pin D6 D6 input)
		(pin IOCLKGLITCH IOCLKGLITCH output)
		(pin OCE OCE input)
		(pin ODV ODV input)
		(pin OFB OFB output)
		(pin OQ OQ output)
		(pin SHIFTIN1 SHIFTIN1 input)
		(pin SHIFTIN2 SHIFTIN2 input)
		(pin SHIFTOUT1 SHIFTOUT1 output)
		(pin SHIFTOUT2 SHIFTOUT2 output)
		(pin RST RST input)
		(pin TCE TCE input)
		(pin TFB TFB output)
		(pin TQ TQ output)
		(pin T1 T1 input)
		(pin T2 T2 input)
		(pin T3 T3 input)
		(pin T4 T4 input)
		(pin WC WC input)
		(pin OCBEXTEND OCBEXTEND output)
		(element DATA_RATE_OQ 0
			(cfg DDR SDR)
		)
		(element DATA_RATE_TQ 0
			(cfg DDR BUF SDR)
		)
		(element DATA_WIDTH 0
			(cfg 4 2 3 5 6 7 8 10)
		)
		(element DDR_CLK_EDGE 0
			(cfg SAME_EDGE OPPOSITE_EDGE)
		)
		(element DDR3_DATA 0
			(cfg 1 0)
		)
		(element INTERFACE_TYPE 0
			(cfg DEFAULT MEMORY_DDR3)
		)
		(element ODELAY_USED 0
			(cfg 0 1)
		)
		(element SELFHEAL 0
			(cfg FALSE TRUE)
		)
		(element SERDES 0
			(cfg TRUE FALSE)
		)
		(element SERDES_MODE 0
			(cfg MASTER SLAVE)
		)
		(element SRTYPE 0
			(cfg SYNC ASYNC)
		)
		(element TRISTATE_WIDTH 0
			(cfg 4 1)
		)
		(element WC_DELAY 0
			(cfg 0 1)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> CLKINV CLK)
			(conn CLK CLK ==> CLKINV CLK_B)
		)
		(element CLKINV 3
			(pin OUT output)
			(pin CLK input)
			(pin CLK_B input)
			(cfg CLK CLK_B)
			(conn CLKINV OUT ==> OSERDESE1 CLK)
			(conn CLKINV CLK <== CLK CLK)
			(conn CLKINV CLK_B <== CLK CLK)
		)
		(element CLKB 1
			(pin CLKB output)
			(conn CLKB CLKB ==> CLKBINV CLKB)
			(conn CLKB CLKB ==> CLKBINV CLKB_B)
		)
		(element CLKBINV 3
			(pin OUT output)
			(pin CLKB input)
			(pin CLKB_B input)
			(cfg CLKB CLKB_B)
			(conn CLKBINV OUT ==> OSERDESE1 CLKB)
			(conn CLKBINV CLKB <== CLKB CLKB)
			(conn CLKBINV CLKB_B <== CLKB CLKB)
		)
		(element CLKDIV 1
			(pin CLKDIV output)
			(conn CLKDIV CLKDIV ==> CLKDIVINV CLKDIV)
			(conn CLKDIV CLKDIV ==> CLKDIVINV CLKDIV_B)
		)
		(element CLKDIVINV 3
			(pin OUT output)
			(pin CLKDIV input)
			(pin CLKDIV_B input)
			(cfg CLKDIV CLKDIV_B)
			(conn CLKDIVINV OUT ==> OSERDESE1 CLKDIV)
			(conn CLKDIVINV CLKDIV <== CLKDIV CLKDIV)
			(conn CLKDIVINV CLKDIV_B <== CLKDIV CLKDIV)
		)
		(element CLKDIVB 1
			(pin CLKDIVB output)
			(conn CLKDIVB CLKDIVB ==> CLKDIVBINV CLKDIVB)
			(conn CLKDIVB CLKDIVB ==> CLKDIVBINV CLKDIVB_B)
		)
		(element CLKDIVBINV 3
			(pin OUT output)
			(pin CLKDIVB input)
			(pin CLKDIVB_B input)
			(cfg CLKDIVB CLKDIVB_B)
			(conn CLKDIVBINV OUT ==> OSERDESE1 CLKDIVB)
			(conn CLKDIVBINV CLKDIVB <== CLKDIVB CLKDIVB)
			(conn CLKDIVBINV CLKDIVB_B <== CLKDIVB CLKDIVB)
		)
		(element CLKPERF 1
			(pin CLKPERF output)
			(conn CLKPERF CLKPERF ==> CLKPERFINV CLKPERF)
			(conn CLKPERF CLKPERF ==> CLKPERFINV CLKPERF_B)
		)
		(element CLKPERFINV 3
			(pin OUT output)
			(pin CLKPERF input)
			(pin CLKPERF_B input)
			(cfg CLKPERF CLKPERF_B)
			(conn CLKPERFINV OUT ==> OSERDESE1 CLKPERF)
			(conn CLKPERFINV CLKPERF <== CLKPERF CLKPERF)
			(conn CLKPERFINV CLKPERF_B <== CLKPERF CLKPERF)
		)
		(element CLKPERFDELAY 1
			(pin CLKPERFDELAY output)
			(conn CLKPERFDELAY CLKPERFDELAY ==> OSERDESE1 CLKPERFDELAY)
		)
		(element D1 1
			(pin D1 output)
			(conn D1 D1 ==> D1INV D1)
			(conn D1 D1 ==> D1INV D1_B)
		)
		(element D1INV 3
			(pin OUT output)
			(pin D1 input)
			(pin D1_B input)
			(cfg D1 D1_B)
			(conn D1INV OUT ==> OSERDESE1 D1)
			(conn D1INV D1 <== D1 D1)
			(conn D1INV D1_B <== D1 D1)
		)
		(element D2 1
			(pin D2 output)
			(conn D2 D2 ==> D2INV D2)
			(conn D2 D2 ==> D2INV D2_B)
		)
		(element D2INV 3
			(pin OUT output)
			(pin D2 input)
			(pin D2_B input)
			(cfg D2 D2_B)
			(conn D2INV OUT ==> OSERDESE1 D2)
			(conn D2INV D2 <== D2 D2)
			(conn D2INV D2_B <== D2 D2)
		)
		(element D3 1
			(pin D3 output)
			(conn D3 D3 ==> D3INV D3)
			(conn D3 D3 ==> D3INV D3_B)
		)
		(element D3INV 3
			(pin OUT output)
			(pin D3 input)
			(pin D3_B input)
			(cfg D3 D3_B)
			(conn D3INV OUT ==> OSERDESE1 D3)
			(conn D3INV D3 <== D3 D3)
			(conn D3INV D3_B <== D3 D3)
		)
		(element D4 1
			(pin D4 output)
			(conn D4 D4 ==> D4INV D4)
			(conn D4 D4 ==> D4INV D4_B)
		)
		(element D4INV 3
			(pin OUT output)
			(pin D4 input)
			(pin D4_B input)
			(cfg D4 D4_B)
			(conn D4INV OUT ==> OSERDESE1 D4)
			(conn D4INV D4 <== D4 D4)
			(conn D4INV D4_B <== D4 D4)
		)
		(element D5 1
			(pin D5 output)
			(conn D5 D5 ==> D5INV D5)
			(conn D5 D5 ==> D5INV D5_B)
		)
		(element D5INV 3
			(pin OUT output)
			(pin D5 input)
			(pin D5_B input)
			(cfg D5 D5_B)
			(conn D5INV OUT ==> OSERDESE1 D5)
			(conn D5INV D5 <== D5 D5)
			(conn D5INV D5_B <== D5 D5)
		)
		(element D6 1
			(pin D6 output)
			(conn D6 D6 ==> D6INV D6)
			(conn D6 D6 ==> D6INV D6_B)
		)
		(element D6INV 3
			(pin OUT output)
			(pin D6 input)
			(pin D6_B input)
			(cfg D6 D6_B)
			(conn D6INV OUT ==> OSERDESE1 D6)
			(conn D6INV D6 <== D6 D6)
			(conn D6INV D6_B <== D6 D6)
		)
		(element IOCLKGLITCH 1
			(pin IOCLKGLITCH input)
			(conn IOCLKGLITCH IOCLKGLITCH <== OSERDESE1 IOCLKGLITCH)
		)
		(element OCE 1
			(pin OCE output)
			(conn OCE OCE ==> OSERDESE1 OCE)
		)
		(element ODV 1
			(pin ODV output)
			(conn ODV ODV ==> OSERDESE1 ODV)
		)
		(element OFB 1
			(pin OFB input)
			(conn OFB OFB <== OSERDESE1 OFB)
		)
		(element OQ 1
			(pin OQ input)
			(conn OQ OQ <== OSERDESE1 OQ)
		)
		(element SHIFTIN1 1
			(pin SHIFTIN1 output)
			(conn SHIFTIN1 SHIFTIN1 ==> OSERDESE1 SHIFTIN1)
		)
		(element SHIFTIN2 1
			(pin SHIFTIN2 output)
			(conn SHIFTIN2 SHIFTIN2 ==> OSERDESE1 SHIFTIN2)
		)
		(element SHIFTOUT1 1
			(pin SHIFTOUT1 input)
			(conn SHIFTOUT1 SHIFTOUT1 <== OSERDESE1 SHIFTOUT1)
		)
		(element SHIFTOUT2 1
			(pin SHIFTOUT2 input)
			(conn SHIFTOUT2 SHIFTOUT2 <== OSERDESE1 SHIFTOUT2)
		)
		(element RST 1
			(pin RST output)
			(conn RST RST ==> OSERDESE1 RST)
		)
		(element TCE 1
			(pin TCE output)
			(conn TCE TCE ==> OSERDESE1 TCE)
		)
		(element TFB 1
			(pin TFB input)
			(conn TFB TFB <== OSERDESE1 TFB)
		)
		(element TQ 1
			(pin TQ input)
			(conn TQ TQ <== OSERDESE1 TQ)
		)
		(element OCBEXTEND 1
			(pin OCBEXTEND input)
			(conn OCBEXTEND OCBEXTEND <== OSERDESE1 OCBEXTEND)
		)
		(element T1 1
			(pin T1 output)
			(conn T1 T1 ==> T1INV T1)
			(conn T1 T1 ==> T1INV T1_B)
		)
		(element T1INV 3
			(pin OUT output)
			(pin T1 input)
			(pin T1_B input)
			(cfg T1 T1_B)
			(conn T1INV OUT ==> OSERDESE1 T1)
			(conn T1INV T1 <== T1 T1)
			(conn T1INV T1_B <== T1 T1)
		)
		(element T2 1
			(pin T2 output)
			(conn T2 T2 ==> T2INV T2)
			(conn T2 T2 ==> T2INV T2_B)
		)
		(element T2INV 3
			(pin OUT output)
			(pin T2 input)
			(pin T2_B input)
			(cfg T2 T2_B)
			(conn T2INV OUT ==> OSERDESE1 T2)
			(conn T2INV T2 <== T2 T2)
			(conn T2INV T2_B <== T2 T2)
		)
		(element T3 1
			(pin T3 output)
			(conn T3 T3 ==> T3INV T3)
			(conn T3 T3 ==> T3INV T3_B)
		)
		(element T3INV 3
			(pin OUT output)
			(pin T3 input)
			(pin T3_B input)
			(cfg T3 T3_B)
			(conn T3INV OUT ==> OSERDESE1 T3)
			(conn T3INV T3 <== T3 T3)
			(conn T3INV T3_B <== T3 T3)
		)
		(element T4 1
			(pin T4 output)
			(conn T4 T4 ==> T4INV T4)
			(conn T4 T4 ==> T4INV T4_B)
		)
		(element T4INV 3
			(pin OUT output)
			(pin T4 input)
			(pin T4_B input)
			(cfg T4 T4_B)
			(conn T4INV OUT ==> OSERDESE1 T4)
			(conn T4INV T4 <== T4 T4)
			(conn T4INV T4_B <== T4 T4)
		)
		(element WC 1
			(pin WC output)
			(conn WC WC ==> OSERDESE1 WC)
		)
		(element OSERDESE1 31 # BEL
			(pin CLK input)
			(pin CLKB input)
			(pin CLKDIV input)
			(pin CLKDIVB input)
			(pin CLKPERF input)
			(pin CLKPERFDELAY input)
			(pin D1 input)
			(pin D2 input)
			(pin D3 input)
			(pin D4 input)
			(pin D5 input)
			(pin D6 input)
			(pin IOCLKGLITCH output)
			(pin OCE input)
			(pin ODV input)
			(pin OFB output)
			(pin OQ output)
			(pin SHIFTIN1 input)
			(pin SHIFTIN2 input)
			(pin SHIFTOUT1 output)
			(pin SHIFTOUT2 output)
			(pin RST input)
			(pin TCE input)
			(pin TFB output)
			(pin TQ output)
			(pin OCBEXTEND output)
			(pin T1 input)
			(pin T2 input)
			(pin T3 input)
			(pin T4 input)
			(pin WC input)
			(conn OSERDESE1 IOCLKGLITCH ==> IOCLKGLITCH IOCLKGLITCH)
			(conn OSERDESE1 OFB ==> OFB OFB)
			(conn OSERDESE1 OQ ==> OQ OQ)
			(conn OSERDESE1 SHIFTOUT1 ==> SHIFTOUT1 SHIFTOUT1)
			(conn OSERDESE1 SHIFTOUT2 ==> SHIFTOUT2 SHIFTOUT2)
			(conn OSERDESE1 TFB ==> TFB TFB)
			(conn OSERDESE1 TQ ==> TQ TQ)
			(conn OSERDESE1 OCBEXTEND ==> OCBEXTEND OCBEXTEND)
			(conn OSERDESE1 CLK <== CLKINV OUT)
			(conn OSERDESE1 CLKB <== CLKBINV OUT)
			(conn OSERDESE1 CLKDIV <== CLKDIVINV OUT)
			(conn OSERDESE1 CLKDIVB <== CLKDIVBINV OUT)
			(conn OSERDESE1 CLKPERF <== CLKPERFINV OUT)
			(conn OSERDESE1 CLKPERFDELAY <== CLKPERFDELAY CLKPERFDELAY)
			(conn OSERDESE1 D1 <== D1INV OUT)
			(conn OSERDESE1 D2 <== D2INV OUT)
			(conn OSERDESE1 D3 <== D3INV OUT)
			(conn OSERDESE1 D4 <== D4INV OUT)
			(conn OSERDESE1 D5 <== D5INV OUT)
			(conn OSERDESE1 D6 <== D6INV OUT)
			(conn OSERDESE1 OCE <== OCE OCE)
			(conn OSERDESE1 ODV <== ODV ODV)
			(conn OSERDESE1 SHIFTIN1 <== SHIFTIN1 SHIFTIN1)
			(conn OSERDESE1 SHIFTIN2 <== SHIFTIN2 SHIFTIN2)
			(conn OSERDESE1 RST <== RST RST)
			(conn OSERDESE1 TCE <== TCE TCE)
			(conn OSERDESE1 T1 <== T1INV OUT)
			(conn OSERDESE1 T2 <== T2INV OUT)
			(conn OSERDESE1 T3 <== T3INV OUT)
			(conn OSERDESE1 T4 <== T4INV OUT)
			(conn OSERDESE1 WC <== WC WC)
		)
	)
	(primitive_def PCIE_2_0 1829 1902
		(pin TRNRSRCDSCN TRNRSRCDSCN output)
		(pin CFGMSGRECEIVEDERRFATAL CFGMSGRECEIVEDERRFATAL output)
		(pin PMVENABLEN PMVENABLEN input)
		(pin TRNRREMN TRNRREMN output)
		(pin PMVOUT PMVOUT output)
		(pin CFGDEVCONTROLFATALERRREPORTINGEN CFGDEVCONTROLFATALERRREPORTINGEN output)
		(pin TRNRD63 TRNRD63 output)
		(pin TRNRD62 TRNRD62 output)
		(pin TRNRD61 TRNRD61 output)
		(pin TRNRD60 TRNRD60 output)
		(pin TRNRD59 TRNRD59 output)
		(pin TRNRD58 TRNRD58 output)
		(pin TRNRD57 TRNRD57 output)
		(pin TRNRD56 TRNRD56 output)
		(pin TRNRD55 TRNRD55 output)
		(pin TRNRD54 TRNRD54 output)
		(pin TRNRD53 TRNRD53 output)
		(pin TRNRD52 TRNRD52 output)
		(pin TRNRD51 TRNRD51 output)
		(pin TRNRD50 TRNRD50 output)
		(pin TRNRD49 TRNRD49 output)
		(pin TRNRD48 TRNRD48 output)
		(pin TRNRD47 TRNRD47 output)
		(pin TRNRD46 TRNRD46 output)
		(pin TRNRD45 TRNRD45 output)
		(pin TRNRD44 TRNRD44 output)
		(pin TRNRD43 TRNRD43 output)
		(pin TRNRD42 TRNRD42 output)
		(pin TRNRD41 TRNRD41 output)
		(pin TRNRD40 TRNRD40 output)
		(pin TRNRD39 TRNRD39 output)
		(pin TRNRD38 TRNRD38 output)
		(pin TRNRD37 TRNRD37 output)
		(pin TRNRD36 TRNRD36 output)
		(pin TRNRD35 TRNRD35 output)
		(pin TRNRD34 TRNRD34 output)
		(pin TRNRD33 TRNRD33 output)
		(pin TRNRD32 TRNRD32 output)
		(pin TRNRD31 TRNRD31 output)
		(pin TRNRD30 TRNRD30 output)
		(pin TRNRD29 TRNRD29 output)
		(pin TRNRD28 TRNRD28 output)
		(pin TRNRD27 TRNRD27 output)
		(pin TRNRD26 TRNRD26 output)
		(pin TRNRD25 TRNRD25 output)
		(pin TRNRD24 TRNRD24 output)
		(pin TRNRD23 TRNRD23 output)
		(pin TRNRD22 TRNRD22 output)
		(pin TRNRD21 TRNRD21 output)
		(pin TRNRD20 TRNRD20 output)
		(pin TRNRD19 TRNRD19 output)
		(pin TRNRD18 TRNRD18 output)
		(pin TRNRD17 TRNRD17 output)
		(pin TRNRD16 TRNRD16 output)
		(pin TRNRD15 TRNRD15 output)
		(pin TRNRD14 TRNRD14 output)
		(pin TRNRD13 TRNRD13 output)
		(pin TRNRD12 TRNRD12 output)
		(pin TRNRD11 TRNRD11 output)
		(pin TRNRD10 TRNRD10 output)
		(pin TRNRD9 TRNRD9 output)
		(pin TRNRD8 TRNRD8 output)
		(pin TRNRD7 TRNRD7 output)
		(pin TRNRD6 TRNRD6 output)
		(pin TRNRD5 TRNRD5 output)
		(pin TRNRD4 TRNRD4 output)
		(pin TRNRD3 TRNRD3 output)
		(pin TRNRD2 TRNRD2 output)
		(pin TRNRD1 TRNRD1 output)
		(pin TRNRD0 TRNRD0 output)
		(pin TRNFCPD11 TRNFCPD11 output)
		(pin TRNFCPD10 TRNFCPD10 output)
		(pin TRNFCPD9 TRNFCPD9 output)
		(pin TRNFCPD8 TRNFCPD8 output)
		(pin TRNFCPD7 TRNFCPD7 output)
		(pin TRNFCPD6 TRNFCPD6 output)
		(pin TRNFCPD5 TRNFCPD5 output)
		(pin TRNFCPD4 TRNFCPD4 output)
		(pin TRNFCPD3 TRNFCPD3 output)
		(pin TRNFCPD2 TRNFCPD2 output)
		(pin TRNFCPD1 TRNFCPD1 output)
		(pin TRNFCPD0 TRNFCPD0 output)
		(pin CFGMSGRECEIVEDERRNONFATAL CFGMSGRECEIVEDERRNONFATAL output)
		(pin CFGWRREADONLYN CFGWRREADONLYN input)
		(pin CFGLINKCONTROLCOMMONCLOCK CFGLINKCONTROLCOMMONCLOCK output)
		(pin PIPETX7ELECIDLE PIPETX7ELECIDLE output)
		(pin DBGSCLRC DBGSCLRC output)
		(pin MIMRXRDATA67 MIMRXRDATA67 input)
		(pin MIMRXRDATA66 MIMRXRDATA66 input)
		(pin MIMRXRDATA65 MIMRXRDATA65 input)
		(pin MIMRXRDATA64 MIMRXRDATA64 input)
		(pin MIMRXRDATA63 MIMRXRDATA63 input)
		(pin MIMRXRDATA62 MIMRXRDATA62 input)
		(pin MIMRXRDATA61 MIMRXRDATA61 input)
		(pin MIMRXRDATA60 MIMRXRDATA60 input)
		(pin MIMRXRDATA59 MIMRXRDATA59 input)
		(pin MIMRXRDATA58 MIMRXRDATA58 input)
		(pin MIMRXRDATA57 MIMRXRDATA57 input)
		(pin MIMRXRDATA56 MIMRXRDATA56 input)
		(pin MIMRXRDATA55 MIMRXRDATA55 input)
		(pin MIMRXRDATA54 MIMRXRDATA54 input)
		(pin MIMRXRDATA53 MIMRXRDATA53 input)
		(pin MIMRXRDATA52 MIMRXRDATA52 input)
		(pin MIMRXRDATA51 MIMRXRDATA51 input)
		(pin MIMRXRDATA50 MIMRXRDATA50 input)
		(pin MIMRXRDATA49 MIMRXRDATA49 input)
		(pin MIMRXRDATA48 MIMRXRDATA48 input)
		(pin MIMRXRDATA47 MIMRXRDATA47 input)
		(pin MIMRXRDATA46 MIMRXRDATA46 input)
		(pin MIMRXRDATA45 MIMRXRDATA45 input)
		(pin MIMRXRDATA44 MIMRXRDATA44 input)
		(pin MIMRXRDATA43 MIMRXRDATA43 input)
		(pin MIMRXRDATA42 MIMRXRDATA42 input)
		(pin MIMRXRDATA41 MIMRXRDATA41 input)
		(pin MIMRXRDATA40 MIMRXRDATA40 input)
		(pin MIMRXRDATA39 MIMRXRDATA39 input)
		(pin MIMRXRDATA38 MIMRXRDATA38 input)
		(pin MIMRXRDATA37 MIMRXRDATA37 input)
		(pin MIMRXRDATA36 MIMRXRDATA36 input)
		(pin MIMRXRDATA35 MIMRXRDATA35 input)
		(pin MIMRXRDATA34 MIMRXRDATA34 input)
		(pin MIMRXRDATA33 MIMRXRDATA33 input)
		(pin MIMRXRDATA32 MIMRXRDATA32 input)
		(pin MIMRXRDATA31 MIMRXRDATA31 input)
		(pin MIMRXRDATA30 MIMRXRDATA30 input)
		(pin MIMRXRDATA29 MIMRXRDATA29 input)
		(pin MIMRXRDATA28 MIMRXRDATA28 input)
		(pin MIMRXRDATA27 MIMRXRDATA27 input)
		(pin MIMRXRDATA26 MIMRXRDATA26 input)
		(pin MIMRXRDATA25 MIMRXRDATA25 input)
		(pin MIMRXRDATA24 MIMRXRDATA24 input)
		(pin MIMRXRDATA23 MIMRXRDATA23 input)
		(pin MIMRXRDATA22 MIMRXRDATA22 input)
		(pin MIMRXRDATA21 MIMRXRDATA21 input)
		(pin MIMRXRDATA20 MIMRXRDATA20 input)
		(pin MIMRXRDATA19 MIMRXRDATA19 input)
		(pin MIMRXRDATA18 MIMRXRDATA18 input)
		(pin MIMRXRDATA17 MIMRXRDATA17 input)
		(pin MIMRXRDATA16 MIMRXRDATA16 input)
		(pin MIMRXRDATA15 MIMRXRDATA15 input)
		(pin MIMRXRDATA14 MIMRXRDATA14 input)
		(pin MIMRXRDATA13 MIMRXRDATA13 input)
		(pin MIMRXRDATA12 MIMRXRDATA12 input)
		(pin MIMRXRDATA11 MIMRXRDATA11 input)
		(pin MIMRXRDATA10 MIMRXRDATA10 input)
		(pin MIMRXRDATA9 MIMRXRDATA9 input)
		(pin MIMRXRDATA8 MIMRXRDATA8 input)
		(pin MIMRXRDATA7 MIMRXRDATA7 input)
		(pin MIMRXRDATA6 MIMRXRDATA6 input)
		(pin MIMRXRDATA5 MIMRXRDATA5 input)
		(pin MIMRXRDATA4 MIMRXRDATA4 input)
		(pin MIMRXRDATA3 MIMRXRDATA3 input)
		(pin MIMRXRDATA2 MIMRXRDATA2 input)
		(pin MIMRXRDATA1 MIMRXRDATA1 input)
		(pin MIMRXRDATA0 MIMRXRDATA0 input)
		(pin PIPETX5ELECIDLE PIPETX5ELECIDLE output)
		(pin PIPETX0COMPLIANCE PIPETX0COMPLIANCE output)
		(pin CFGMSGRECEIVEDUNLOCK CFGMSGRECEIVEDUNLOCK output)
		(pin TRNRSRCRDYN TRNRSRCRDYN output)
		(pin TRNTCFGGNTN TRNTCFGGNTN input)
		(pin CFGDSDEVICENUMBER4 CFGDSDEVICENUMBER4 input)
		(pin CFGDSDEVICENUMBER3 CFGDSDEVICENUMBER3 input)
		(pin CFGDSDEVICENUMBER2 CFGDSDEVICENUMBER2 input)
		(pin CFGDSDEVICENUMBER1 CFGDSDEVICENUMBER1 input)
		(pin CFGDSDEVICENUMBER0 CFGDSDEVICENUMBER0 input)
		(pin PIPETX1ELECIDLE PIPETX1ELECIDLE output)
		(pin TRNRBARHITN6 TRNRBARHITN6 output)
		(pin TRNRBARHITN5 TRNRBARHITN5 output)
		(pin TRNRBARHITN4 TRNRBARHITN4 output)
		(pin TRNRBARHITN3 TRNRBARHITN3 output)
		(pin TRNRBARHITN2 TRNRBARHITN2 output)
		(pin TRNRBARHITN1 TRNRBARHITN1 output)
		(pin TRNRBARHITN0 TRNRBARHITN0 output)
		(pin PIPETX3DATA15 PIPETX3DATA15 output)
		(pin PIPETX3DATA14 PIPETX3DATA14 output)
		(pin PIPETX3DATA13 PIPETX3DATA13 output)
		(pin PIPETX3DATA12 PIPETX3DATA12 output)
		(pin PIPETX3DATA11 PIPETX3DATA11 output)
		(pin PIPETX3DATA10 PIPETX3DATA10 output)
		(pin PIPETX3DATA9 PIPETX3DATA9 output)
		(pin PIPETX3DATA8 PIPETX3DATA8 output)
		(pin PIPETX3DATA7 PIPETX3DATA7 output)
		(pin PIPETX3DATA6 PIPETX3DATA6 output)
		(pin PIPETX3DATA5 PIPETX3DATA5 output)
		(pin PIPETX3DATA4 PIPETX3DATA4 output)
		(pin PIPETX3DATA3 PIPETX3DATA3 output)
		(pin PIPETX3DATA2 PIPETX3DATA2 output)
		(pin PIPETX3DATA1 PIPETX3DATA1 output)
		(pin PIPETX3DATA0 PIPETX3DATA0 output)
		(pin CFGMSGRECEIVEDPMETO CFGMSGRECEIVEDPMETO output)
		(pin TRNRDSTRDYN TRNRDSTRDYN input)
		(pin PIPERX0CHARISK1 PIPERX0CHARISK1 input)
		(pin PIPERX0CHARISK0 PIPERX0CHARISK0 input)
		(pin CFGPMRCVASREQL1N CFGPMRCVASREQL1N output)
		(pin CFGDSFUNCTIONNUMBER2 CFGDSFUNCTIONNUMBER2 input)
		(pin CFGDSFUNCTIONNUMBER1 CFGDSFUNCTIONNUMBER1 input)
		(pin CFGDSFUNCTIONNUMBER0 CFGDSFUNCTIONNUMBER0 input)
		(pin PIPERX5CHARISK1 PIPERX5CHARISK1 input)
		(pin PIPERX5CHARISK0 PIPERX5CHARISK0 input)
		(pin PIPETXRCVRDET PIPETXRCVRDET output)
		(pin PIPETXRATE PIPETXRATE output)
		(pin DBGSCLRK DBGSCLRK output)
		(pin PIPERX6STATUS2 PIPERX6STATUS2 input)
		(pin PIPERX6STATUS1 PIPERX6STATUS1 input)
		(pin PIPERX6STATUS0 PIPERX6STATUS0 input)
		(pin CFGMSGRECEIVEDPMETOACK CFGMSGRECEIVEDPMETOACK output)
		(pin PLDOWNSTREAMDEEMPHSOURCE PLDOWNSTREAMDEEMPHSOURCE input)
		(pin TRNRSOFN TRNRSOFN output)
		(pin CFGMSGRECEIVEDASSERTINTB CFGMSGRECEIVEDASSERTINTB output)
		(pin CFGMSGRECEIVEDDEASSERTINTB CFGMSGRECEIVEDDEASSERTINTB output)
		(pin MIMTXRCE MIMTXRCE output)
		(pin PLDIRECTEDLINKAUTON PLDIRECTEDLINKAUTON input)
		(pin MIMTXWEN MIMTXWEN output)
		(pin PIPETX6ELECIDLE PIPETX6ELECIDLE output)
		(pin PIPETX3ELECIDLE PIPETX3ELECIDLE output)
		(pin TRNFCNPH7 TRNFCNPH7 output)
		(pin TRNFCNPH6 TRNFCNPH6 output)
		(pin TRNFCNPH5 TRNFCNPH5 output)
		(pin TRNFCNPH4 TRNFCNPH4 output)
		(pin TRNFCNPH3 TRNFCNPH3 output)
		(pin TRNFCNPH2 TRNFCNPH2 output)
		(pin TRNFCNPH1 TRNFCNPH1 output)
		(pin TRNFCNPH0 TRNFCNPH0 output)
		(pin PIPETX6POWERDOWN1 PIPETX6POWERDOWN1 output)
		(pin PIPETX6POWERDOWN0 PIPETX6POWERDOWN0 output)
		(pin PIPERX7PHYSTATUS PIPERX7PHYSTATUS input)
		(pin DBGSCLRF DBGSCLRF output)
		(pin DBGVECA63 DBGVECA63 output)
		(pin DBGVECA62 DBGVECA62 output)
		(pin DBGVECA61 DBGVECA61 output)
		(pin DBGVECA60 DBGVECA60 output)
		(pin DBGVECA59 DBGVECA59 output)
		(pin DBGVECA58 DBGVECA58 output)
		(pin DBGVECA57 DBGVECA57 output)
		(pin DBGVECA56 DBGVECA56 output)
		(pin DBGVECA55 DBGVECA55 output)
		(pin DBGVECA54 DBGVECA54 output)
		(pin DBGVECA53 DBGVECA53 output)
		(pin DBGVECA52 DBGVECA52 output)
		(pin DBGVECA51 DBGVECA51 output)
		(pin DBGVECA50 DBGVECA50 output)
		(pin DBGVECA49 DBGVECA49 output)
		(pin DBGVECA48 DBGVECA48 output)
		(pin DBGVECA47 DBGVECA47 output)
		(pin DBGVECA46 DBGVECA46 output)
		(pin DBGVECA45 DBGVECA45 output)
		(pin DBGVECA44 DBGVECA44 output)
		(pin DBGVECA43 DBGVECA43 output)
		(pin DBGVECA42 DBGVECA42 output)
		(pin DBGVECA41 DBGVECA41 output)
		(pin DBGVECA40 DBGVECA40 output)
		(pin DBGVECA39 DBGVECA39 output)
		(pin DBGVECA38 DBGVECA38 output)
		(pin DBGVECA37 DBGVECA37 output)
		(pin DBGVECA36 DBGVECA36 output)
		(pin DBGVECA35 DBGVECA35 output)
		(pin DBGVECA34 DBGVECA34 output)
		(pin DBGVECA33 DBGVECA33 output)
		(pin DBGVECA32 DBGVECA32 output)
		(pin DBGVECA31 DBGVECA31 output)
		(pin DBGVECA30 DBGVECA30 output)
		(pin DBGVECA29 DBGVECA29 output)
		(pin DBGVECA28 DBGVECA28 output)
		(pin DBGVECA27 DBGVECA27 output)
		(pin DBGVECA26 DBGVECA26 output)
		(pin DBGVECA25 DBGVECA25 output)
		(pin DBGVECA24 DBGVECA24 output)
		(pin DBGVECA23 DBGVECA23 output)
		(pin DBGVECA22 DBGVECA22 output)
		(pin DBGVECA21 DBGVECA21 output)
		(pin DBGVECA20 DBGVECA20 output)
		(pin DBGVECA19 DBGVECA19 output)
		(pin DBGVECA18 DBGVECA18 output)
		(pin DBGVECA17 DBGVECA17 output)
		(pin DBGVECA16 DBGVECA16 output)
		(pin DBGVECA15 DBGVECA15 output)
		(pin DBGVECA14 DBGVECA14 output)
		(pin DBGVECA13 DBGVECA13 output)
		(pin DBGVECA12 DBGVECA12 output)
		(pin DBGVECA11 DBGVECA11 output)
		(pin DBGVECA10 DBGVECA10 output)
		(pin DBGVECA9 DBGVECA9 output)
		(pin DBGVECA8 DBGVECA8 output)
		(pin DBGVECA7 DBGVECA7 output)
		(pin DBGVECA6 DBGVECA6 output)
		(pin DBGVECA5 DBGVECA5 output)
		(pin DBGVECA4 DBGVECA4 output)
		(pin DBGVECA3 DBGVECA3 output)
		(pin DBGVECA2 DBGVECA2 output)
		(pin DBGVECA1 DBGVECA1 output)
		(pin DBGVECA0 DBGVECA0 output)
		(pin PLRSTN PLRSTN input)
		(pin CFGLINKCONTROLRETRAINLINK CFGLINKCONTROLRETRAINLINK output)
		(pin CFGLINKSTATUSNEGOTIATEDWIDTH3 CFGLINKSTATUSNEGOTIATEDWIDTH3 output)
		(pin CFGLINKSTATUSNEGOTIATEDWIDTH2 CFGLINKSTATUSNEGOTIATEDWIDTH2 output)
		(pin CFGLINKSTATUSNEGOTIATEDWIDTH1 CFGLINKSTATUSNEGOTIATEDWIDTH1 output)
		(pin CFGLINKSTATUSNEGOTIATEDWIDTH0 CFGLINKSTATUSNEGOTIATEDWIDTH0 output)
		(pin PIPERX1STATUS2 PIPERX1STATUS2 input)
		(pin PIPERX1STATUS1 PIPERX1STATUS1 input)
		(pin PIPERX1STATUS0 PIPERX1STATUS0 input)
		(pin PIPERX5DATA15 PIPERX5DATA15 input)
		(pin PIPERX5DATA14 PIPERX5DATA14 input)
		(pin PIPERX5DATA13 PIPERX5DATA13 input)
		(pin PIPERX5DATA12 PIPERX5DATA12 input)
		(pin PIPERX5DATA11 PIPERX5DATA11 input)
		(pin PIPERX5DATA10 PIPERX5DATA10 input)
		(pin PIPERX5DATA9 PIPERX5DATA9 input)
		(pin PIPERX5DATA8 PIPERX5DATA8 input)
		(pin PIPERX5DATA7 PIPERX5DATA7 input)
		(pin PIPERX5DATA6 PIPERX5DATA6 input)
		(pin PIPERX5DATA5 PIPERX5DATA5 input)
		(pin PIPERX5DATA4 PIPERX5DATA4 input)
		(pin PIPERX5DATA3 PIPERX5DATA3 input)
		(pin PIPERX5DATA2 PIPERX5DATA2 input)
		(pin PIPERX5DATA1 PIPERX5DATA1 input)
		(pin PIPERX5DATA0 PIPERX5DATA0 input)
		(pin PIPETX6DATA15 PIPETX6DATA15 output)
		(pin PIPETX6DATA14 PIPETX6DATA14 output)
		(pin PIPETX6DATA13 PIPETX6DATA13 output)
		(pin PIPETX6DATA12 PIPETX6DATA12 output)
		(pin PIPETX6DATA11 PIPETX6DATA11 output)
		(pin PIPETX6DATA10 PIPETX6DATA10 output)
		(pin PIPETX6DATA9 PIPETX6DATA9 output)
		(pin PIPETX6DATA8 PIPETX6DATA8 output)
		(pin PIPETX6DATA7 PIPETX6DATA7 output)
		(pin PIPETX6DATA6 PIPETX6DATA6 output)
		(pin PIPETX6DATA5 PIPETX6DATA5 output)
		(pin PIPETX6DATA4 PIPETX6DATA4 output)
		(pin PIPETX6DATA3 PIPETX6DATA3 output)
		(pin PIPETX6DATA2 PIPETX6DATA2 output)
		(pin PIPETX6DATA1 PIPETX6DATA1 output)
		(pin PIPETX6DATA0 PIPETX6DATA0 output)
		(pin TRNTDLLPDATA31 TRNTDLLPDATA31 input)
		(pin TRNTDLLPDATA30 TRNTDLLPDATA30 input)
		(pin TRNTDLLPDATA29 TRNTDLLPDATA29 input)
		(pin TRNTDLLPDATA28 TRNTDLLPDATA28 input)
		(pin TRNTDLLPDATA27 TRNTDLLPDATA27 input)
		(pin TRNTDLLPDATA26 TRNTDLLPDATA26 input)
		(pin TRNTDLLPDATA25 TRNTDLLPDATA25 input)
		(pin TRNTDLLPDATA24 TRNTDLLPDATA24 input)
		(pin TRNTDLLPDATA23 TRNTDLLPDATA23 input)
		(pin TRNTDLLPDATA22 TRNTDLLPDATA22 input)
		(pin TRNTDLLPDATA21 TRNTDLLPDATA21 input)
		(pin TRNTDLLPDATA20 TRNTDLLPDATA20 input)
		(pin TRNTDLLPDATA19 TRNTDLLPDATA19 input)
		(pin TRNTDLLPDATA18 TRNTDLLPDATA18 input)
		(pin TRNTDLLPDATA17 TRNTDLLPDATA17 input)
		(pin TRNTDLLPDATA16 TRNTDLLPDATA16 input)
		(pin TRNTDLLPDATA15 TRNTDLLPDATA15 input)
		(pin TRNTDLLPDATA14 TRNTDLLPDATA14 input)
		(pin TRNTDLLPDATA13 TRNTDLLPDATA13 input)
		(pin TRNTDLLPDATA12 TRNTDLLPDATA12 input)
		(pin TRNTDLLPDATA11 TRNTDLLPDATA11 input)
		(pin TRNTDLLPDATA10 TRNTDLLPDATA10 input)
		(pin TRNTDLLPDATA9 TRNTDLLPDATA9 input)
		(pin TRNTDLLPDATA8 TRNTDLLPDATA8 input)
		(pin TRNTDLLPDATA7 TRNTDLLPDATA7 input)
		(pin TRNTDLLPDATA6 TRNTDLLPDATA6 input)
		(pin TRNTDLLPDATA5 TRNTDLLPDATA5 input)
		(pin TRNTDLLPDATA4 TRNTDLLPDATA4 input)
		(pin TRNTDLLPDATA3 TRNTDLLPDATA3 input)
		(pin TRNTDLLPDATA2 TRNTDLLPDATA2 input)
		(pin TRNTDLLPDATA1 TRNTDLLPDATA1 input)
		(pin TRNTDLLPDATA0 TRNTDLLPDATA0 input)
		(pin DBGSCLRG DBGSCLRG output)
		(pin CFGLINKCONTROLLINKDISABLE CFGLINKCONTROLLINKDISABLE output)
		(pin PLRXPMSTATE1 PLRXPMSTATE1 output)
		(pin PLRXPMSTATE0 PLRXPMSTATE0 output)
		(pin PIPERX3PHYSTATUS PIPERX3PHYSTATUS input)
		(pin PMVSELECT2 PMVSELECT2 input)
		(pin PMVSELECT1 PMVSELECT1 input)
		(pin PMVSELECT0 PMVSELECT0 input)
		(pin MIMRXREN MIMRXREN output)
		(pin PIPERX4VALID PIPERX4VALID input)
		(pin PIPERX1CHARISK1 PIPERX1CHARISK1 input)
		(pin PIPERX1CHARISK0 PIPERX1CHARISK0 input)
		(pin CFGDEVCONTROLENABLERO CFGDEVCONTROLENABLERO output)
		(pin PIPETX2ELECIDLE PIPETX2ELECIDLE output)
		(pin PIPERX1CHANISALIGNED PIPERX1CHANISALIGNED input)
		(pin PIPETX4COMPLIANCE PIPETX4COMPLIANCE output)
		(pin CFGTRNPENDINGN CFGTRNPENDINGN input)
		(pin CFGERRCORN CFGERRCORN input)
		(pin PIPERX3ELECIDLE PIPERX3ELECIDLE input)
		(pin CFGLINKCONTROLHWAUTOWIDTHDIS CFGLINKCONTROLHWAUTOWIDTHDIS output)
		(pin CFGLINKCONTROLRCB CFGLINKCONTROLRCB output)
		(pin CFGPMWAKEN CFGPMWAKEN input)
		(pin CFGTRANSACTIONTYPE CFGTRANSACTIONTYPE output)
		(pin PIPETX5DATA15 PIPETX5DATA15 output)
		(pin PIPETX5DATA14 PIPETX5DATA14 output)
		(pin PIPETX5DATA13 PIPETX5DATA13 output)
		(pin PIPETX5DATA12 PIPETX5DATA12 output)
		(pin PIPETX5DATA11 PIPETX5DATA11 output)
		(pin PIPETX5DATA10 PIPETX5DATA10 output)
		(pin PIPETX5DATA9 PIPETX5DATA9 output)
		(pin PIPETX5DATA8 PIPETX5DATA8 output)
		(pin PIPETX5DATA7 PIPETX5DATA7 output)
		(pin PIPETX5DATA6 PIPETX5DATA6 output)
		(pin PIPETX5DATA5 PIPETX5DATA5 output)
		(pin PIPETX5DATA4 PIPETX5DATA4 output)
		(pin PIPETX5DATA3 PIPETX5DATA3 output)
		(pin PIPETX5DATA2 PIPETX5DATA2 output)
		(pin PIPETX5DATA1 PIPETX5DATA1 output)
		(pin PIPETX5DATA0 PIPETX5DATA0 output)
		(pin PIPETX1DATA15 PIPETX1DATA15 output)
		(pin PIPETX1DATA14 PIPETX1DATA14 output)
		(pin PIPETX1DATA13 PIPETX1DATA13 output)
		(pin PIPETX1DATA12 PIPETX1DATA12 output)
		(pin PIPETX1DATA11 PIPETX1DATA11 output)
		(pin PIPETX1DATA10 PIPETX1DATA10 output)
		(pin PIPETX1DATA9 PIPETX1DATA9 output)
		(pin PIPETX1DATA8 PIPETX1DATA8 output)
		(pin PIPETX1DATA7 PIPETX1DATA7 output)
		(pin PIPETX1DATA6 PIPETX1DATA6 output)
		(pin PIPETX1DATA5 PIPETX1DATA5 output)
		(pin PIPETX1DATA4 PIPETX1DATA4 output)
		(pin PIPETX1DATA3 PIPETX1DATA3 output)
		(pin PIPETX1DATA2 PIPETX1DATA2 output)
		(pin PIPETX1DATA1 PIPETX1DATA1 output)
		(pin PIPETX1DATA0 PIPETX1DATA0 output)
		(pin PIPETX7CHARISK1 PIPETX7CHARISK1 output)
		(pin PIPETX7CHARISK0 PIPETX7CHARISK0 output)
		(pin CFGLINKCONTROLAUTOBANDWIDTHINTEN CFGLINKCONTROLAUTOBANDWIDTHINTEN output)
		(pin TRNTDSTRDYN TRNTDSTRDYN output)
		(pin PIPETX2COMPLIANCE PIPETX2COMPLIANCE output)
		(pin TRNFCCPLH7 TRNFCCPLH7 output)
		(pin TRNFCCPLH6 TRNFCCPLH6 output)
		(pin TRNFCCPLH5 TRNFCCPLH5 output)
		(pin TRNFCCPLH4 TRNFCCPLH4 output)
		(pin TRNFCCPLH3 TRNFCCPLH3 output)
		(pin TRNFCCPLH2 TRNFCCPLH2 output)
		(pin TRNFCCPLH1 TRNFCCPLH1 output)
		(pin TRNFCCPLH0 TRNFCCPLH0 output)
		(pin PIPERX4STATUS2 PIPERX4STATUS2 input)
		(pin PIPERX4STATUS1 PIPERX4STATUS1 input)
		(pin PIPERX4STATUS0 PIPERX4STATUS0 input)
		(pin PIPERX5POLARITY PIPERX5POLARITY output)
		(pin TRNTDLLPDSTRDYN TRNTDLLPDSTRDYN output)
		(pin CFGERRPOSTEDN CFGERRPOSTEDN input)
		(pin PIPERX0VALID PIPERX0VALID input)
		(pin LL2BADDLLPERRN LL2BADDLLPERRN output)
		(pin LL2TFCINIT2SEQN LL2TFCINIT2SEQN output)
		(pin PIPERX0STATUS2 PIPERX0STATUS2 input)
		(pin PIPERX0STATUS1 PIPERX0STATUS1 input)
		(pin PIPERX0STATUS0 PIPERX0STATUS0 input)
		(pin CFGINTERRUPTDI7 CFGINTERRUPTDI7 input)
		(pin CFGINTERRUPTDI6 CFGINTERRUPTDI6 input)
		(pin CFGINTERRUPTDI5 CFGINTERRUPTDI5 input)
		(pin CFGINTERRUPTDI4 CFGINTERRUPTDI4 input)
		(pin CFGINTERRUPTDI3 CFGINTERRUPTDI3 input)
		(pin CFGINTERRUPTDI2 CFGINTERRUPTDI2 input)
		(pin CFGINTERRUPTDI1 CFGINTERRUPTDI1 input)
		(pin CFGINTERRUPTDI0 CFGINTERRUPTDI0 input)
		(pin PL2RECEIVERERRN PL2RECEIVERERRN output)
		(pin PIPERX5PHYSTATUS PIPERX5PHYSTATUS input)
		(pin PLDIRECTEDLINKSPEED PLDIRECTEDLINKSPEED input)
		(pin CFGERRACSN CFGERRACSN input)
		(pin CFGAERECRCGENEN CFGAERECRCGENEN output)
		(pin CFGMSGRECEIVEDASSERTINTA CFGMSGRECEIVEDASSERTINTA output)
		(pin CFGERRCPLRDYN CFGERRCPLRDYN output)
		(pin PIPERX0ELECIDLE PIPERX0ELECIDLE input)
		(pin PIPETX4CHARISK1 PIPETX4CHARISK1 output)
		(pin PIPETX4CHARISK0 PIPETX4CHARISK0 output)
		(pin CFGDEVSTATUSURDETECTED CFGDEVSTATUSURDETECTED output)
		(pin DRPCLK DRPCLK input)
		(pin PIPERX0PHYSTATUS PIPERX0PHYSTATUS input)
		(pin TRNTERRDROPN TRNTERRDROPN output)
		(pin CFGINTERRUPTDO7 CFGINTERRUPTDO7 output)
		(pin CFGINTERRUPTDO6 CFGINTERRUPTDO6 output)
		(pin CFGINTERRUPTDO5 CFGINTERRUPTDO5 output)
		(pin CFGINTERRUPTDO4 CFGINTERRUPTDO4 output)
		(pin CFGINTERRUPTDO3 CFGINTERRUPTDO3 output)
		(pin CFGINTERRUPTDO2 CFGINTERRUPTDO2 output)
		(pin CFGINTERRUPTDO1 CFGINTERRUPTDO1 output)
		(pin CFGINTERRUPTDO0 CFGINTERRUPTDO0 output)
		(pin PIPERX6VALID PIPERX6VALID input)
		(pin PLDBGMODE2 PLDBGMODE2 input)
		(pin PLDBGMODE1 PLDBGMODE1 input)
		(pin PLDBGMODE0 PLDBGMODE0 input)
		(pin CFGDEVCONTROLNONFATALREPORTINGEN CFGDEVCONTROLNONFATALREPORTINGEN output)
		(pin TRNTSTRN TRNTSTRN input)
		(pin PIPETX2DATA15 PIPETX2DATA15 output)
		(pin PIPETX2DATA14 PIPETX2DATA14 output)
		(pin PIPETX2DATA13 PIPETX2DATA13 output)
		(pin PIPETX2DATA12 PIPETX2DATA12 output)
		(pin PIPETX2DATA11 PIPETX2DATA11 output)
		(pin PIPETX2DATA10 PIPETX2DATA10 output)
		(pin PIPETX2DATA9 PIPETX2DATA9 output)
		(pin PIPETX2DATA8 PIPETX2DATA8 output)
		(pin PIPETX2DATA7 PIPETX2DATA7 output)
		(pin PIPETX2DATA6 PIPETX2DATA6 output)
		(pin PIPETX2DATA5 PIPETX2DATA5 output)
		(pin PIPETX2DATA4 PIPETX2DATA4 output)
		(pin PIPETX2DATA3 PIPETX2DATA3 output)
		(pin PIPETX2DATA2 PIPETX2DATA2 output)
		(pin PIPETX2DATA1 PIPETX2DATA1 output)
		(pin PIPETX2DATA0 PIPETX2DATA0 output)
		(pin PIPERX5VALID PIPERX5VALID input)
		(pin DBGSCLRH DBGSCLRH output)
		(pin CFGLINKCONTROLCLOCKPMEN CFGLINKCONTROLCLOCKPMEN output)
		(pin MIMRXRCE MIMRXRCE output)
		(pin CFGPMRCVENTERL23N CFGPMRCVENTERL23N output)
		(pin PIPETX6COMPLIANCE PIPETX6COMPLIANCE output)
		(pin CFGDEVCONTROLMAXPAYLOAD2 CFGDEVCONTROLMAXPAYLOAD2 output)
		(pin CFGDEVCONTROLMAXPAYLOAD1 CFGDEVCONTROLMAXPAYLOAD1 output)
		(pin CFGDEVCONTROLMAXPAYLOAD0 CFGDEVCONTROLMAXPAYLOAD0 output)
		(pin CFGWRRW1CASRWN CFGWRRW1CASRWN input)
		(pin PLLINKGEN2CAP PLLINKGEN2CAP output)
		(pin PL2SUSPENDOK PL2SUSPENDOK output)
		(pin PIPETX0DATA15 PIPETX0DATA15 output)
		(pin PIPETX0DATA14 PIPETX0DATA14 output)
		(pin PIPETX0DATA13 PIPETX0DATA13 output)
		(pin PIPETX0DATA12 PIPETX0DATA12 output)
		(pin PIPETX0DATA11 PIPETX0DATA11 output)
		(pin PIPETX0DATA10 PIPETX0DATA10 output)
		(pin PIPETX0DATA9 PIPETX0DATA9 output)
		(pin PIPETX0DATA8 PIPETX0DATA8 output)
		(pin PIPETX0DATA7 PIPETX0DATA7 output)
		(pin PIPETX0DATA6 PIPETX0DATA6 output)
		(pin PIPETX0DATA5 PIPETX0DATA5 output)
		(pin PIPETX0DATA4 PIPETX0DATA4 output)
		(pin PIPETX0DATA3 PIPETX0DATA3 output)
		(pin PIPETX0DATA2 PIPETX0DATA2 output)
		(pin PIPETX0DATA1 PIPETX0DATA1 output)
		(pin PIPETX0DATA0 PIPETX0DATA0 output)
		(pin CFGMSGRECEIVEDERRCOR CFGMSGRECEIVEDERRCOR output)
		(pin CFGRDENN CFGRDENN input)
		(pin TLRSTN TLRSTN input)
		(pin CFGERRAERHEADERLOGSETN CFGERRAERHEADERLOGSETN output)
		(pin TRNFCPH7 TRNFCPH7 output)
		(pin TRNFCPH6 TRNFCPH6 output)
		(pin TRNFCPH5 TRNFCPH5 output)
		(pin TRNFCPH4 TRNFCPH4 output)
		(pin TRNFCPH3 TRNFCPH3 output)
		(pin TRNFCPH2 TRNFCPH2 output)
		(pin TRNFCPH1 TRNFCPH1 output)
		(pin TRNFCPH0 TRNFCPH0 output)
		(pin CFGDEVCONTROLPHANTOMEN CFGDEVCONTROLPHANTOMEN output)
		(pin PIPERX6ELECIDLE PIPERX6ELECIDLE input)
		(pin PL2DIRECTEDLSTATE4 PL2DIRECTEDLSTATE4 input)
		(pin PL2DIRECTEDLSTATE3 PL2DIRECTEDLSTATE3 input)
		(pin PL2DIRECTEDLSTATE2 PL2DIRECTEDLSTATE2 input)
		(pin PL2DIRECTEDLSTATE1 PL2DIRECTEDLSTATE1 input)
		(pin PL2DIRECTEDLSTATE0 PL2DIRECTEDLSTATE0 input)
		(pin CFGDWADDR9 CFGDWADDR9 input)
		(pin CFGDWADDR8 CFGDWADDR8 input)
		(pin CFGDWADDR7 CFGDWADDR7 input)
		(pin CFGDWADDR6 CFGDWADDR6 input)
		(pin CFGDWADDR5 CFGDWADDR5 input)
		(pin CFGDWADDR4 CFGDWADDR4 input)
		(pin CFGDWADDR3 CFGDWADDR3 input)
		(pin CFGDWADDR2 CFGDWADDR2 input)
		(pin CFGDWADDR1 CFGDWADDR1 input)
		(pin CFGDWADDR0 CFGDWADDR0 input)
		(pin CFGCOMMANDBUSMASTERENABLE CFGCOMMANDBUSMASTERENABLE output)
		(pin CFGLINKCONTROLBANDWIDTHINTEN CFGLINKCONTROLBANDWIDTHINTEN output)
		(pin CFGLINKSTATUSLINKTRAINING CFGLINKSTATUSLINKTRAINING output)
		(pin TRNRERRFWDN TRNRERRFWDN output)
		(pin TRNTSRCRDYN TRNTSRCRDYN input)
		(pin PLUPSTREAMPREFERDEEMPH PLUPSTREAMPREFERDEEMPH input)
		(pin CFGPMSENDPMETON CFGPMSENDPMETON input)
		(pin PLDBGVEC11 PLDBGVEC11 output)
		(pin PLDBGVEC10 PLDBGVEC10 output)
		(pin PLDBGVEC9 PLDBGVEC9 output)
		(pin PLDBGVEC8 PLDBGVEC8 output)
		(pin PLDBGVEC7 PLDBGVEC7 output)
		(pin PLDBGVEC6 PLDBGVEC6 output)
		(pin PLDBGVEC5 PLDBGVEC5 output)
		(pin PLDBGVEC4 PLDBGVEC4 output)
		(pin PLDBGVEC3 PLDBGVEC3 output)
		(pin PLDBGVEC2 PLDBGVEC2 output)
		(pin PLDBGVEC1 PLDBGVEC1 output)
		(pin PLDBGVEC0 PLDBGVEC0 output)
		(pin PIPERX7CHANISALIGNED PIPERX7CHANISALIGNED input)
		(pin CFGLINKCONTROLASPMCONTROL1 CFGLINKCONTROLASPMCONTROL1 output)
		(pin CFGLINKCONTROLASPMCONTROL0 CFGLINKCONTROLASPMCONTROL0 output)
		(pin PIPERX7STATUS2 PIPERX7STATUS2 input)
		(pin PIPERX7STATUS1 PIPERX7STATUS1 input)
		(pin PIPERX7STATUS0 PIPERX7STATUS0 input)
		(pin CFGBYTEENN3 CFGBYTEENN3 input)
		(pin CFGBYTEENN2 CFGBYTEENN2 input)
		(pin CFGBYTEENN1 CFGBYTEENN1 input)
		(pin CFGBYTEENN0 CFGBYTEENN0 input)
		(pin PL2LINKUPN PL2LINKUPN output)
		(pin TL2PPMSUSPENDREQN TL2PPMSUSPENDREQN input)
		(pin PIPERX4CHANISALIGNED PIPERX4CHANISALIGNED input)
		(pin CFGINTERRUPTMSIXFM CFGINTERRUPTMSIXFM output)
		(pin CFGMSGRECEIVEDDEASSERTINTD CFGMSGRECEIVEDDEASSERTINTD output)
		(pin PIPERX4PHYSTATUS PIPERX4PHYSTATUS input)
		(pin TRNTREMN TRNTREMN input)
		(pin PIPETX4ELECIDLE PIPETX4ELECIDLE output)
		(pin PIPERX3DATA15 PIPERX3DATA15 input)
		(pin PIPERX3DATA14 PIPERX3DATA14 input)
		(pin PIPERX3DATA13 PIPERX3DATA13 input)
		(pin PIPERX3DATA12 PIPERX3DATA12 input)
		(pin PIPERX3DATA11 PIPERX3DATA11 input)
		(pin PIPERX3DATA10 PIPERX3DATA10 input)
		(pin PIPERX3DATA9 PIPERX3DATA9 input)
		(pin PIPERX3DATA8 PIPERX3DATA8 input)
		(pin PIPERX3DATA7 PIPERX3DATA7 input)
		(pin PIPERX3DATA6 PIPERX3DATA6 input)
		(pin PIPERX3DATA5 PIPERX3DATA5 input)
		(pin PIPERX3DATA4 PIPERX3DATA4 input)
		(pin PIPERX3DATA3 PIPERX3DATA3 input)
		(pin PIPERX3DATA2 PIPERX3DATA2 input)
		(pin PIPERX3DATA1 PIPERX3DATA1 input)
		(pin PIPERX3DATA0 PIPERX3DATA0 input)
		(pin CFGMSGRECEIVED CFGMSGRECEIVED output)
		(pin PIPETX2POWERDOWN1 PIPETX2POWERDOWN1 output)
		(pin PIPETX2POWERDOWN0 PIPETX2POWERDOWN0 output)
		(pin TL2ASPMSUSPENDCREDITCHECKN TL2ASPMSUSPENDCREDITCHECKN input)
		(pin CFGMSGRECEIVEDDEASSERTINTA CFGMSGRECEIVEDDEASSERTINTA output)
		(pin MIMTXRADDR12 MIMTXRADDR12 output)
		(pin MIMTXRADDR11 MIMTXRADDR11 output)
		(pin MIMTXRADDR10 MIMTXRADDR10 output)
		(pin MIMTXRADDR9 MIMTXRADDR9 output)
		(pin MIMTXRADDR8 MIMTXRADDR8 output)
		(pin MIMTXRADDR7 MIMTXRADDR7 output)
		(pin MIMTXRADDR6 MIMTXRADDR6 output)
		(pin MIMTXRADDR5 MIMTXRADDR5 output)
		(pin MIMTXRADDR4 MIMTXRADDR4 output)
		(pin MIMTXRADDR3 MIMTXRADDR3 output)
		(pin MIMTXRADDR2 MIMTXRADDR2 output)
		(pin MIMTXRADDR1 MIMTXRADDR1 output)
		(pin MIMTXRADDR0 MIMTXRADDR0 output)
		(pin CFGPMDIRECTASPML1N CFGPMDIRECTASPML1N input)
		(pin TRNRNPOKN TRNRNPOKN input)
		(pin TRNREOFN TRNREOFN output)
		(pin PIPETX5COMPLIANCE PIPETX5COMPLIANCE output)
		(pin CFGDEVCONTROLNOSNOOPEN CFGDEVCONTROLNOSNOOPEN output)
		(pin PIPERX6CHANISALIGNED PIPERX6CHANISALIGNED input)
		(pin PIPERX7VALID PIPERX7VALID input)
		(pin PIPETX4DATA15 PIPETX4DATA15 output)
		(pin PIPETX4DATA14 PIPETX4DATA14 output)
		(pin PIPETX4DATA13 PIPETX4DATA13 output)
		(pin PIPETX4DATA12 PIPETX4DATA12 output)
		(pin PIPETX4DATA11 PIPETX4DATA11 output)
		(pin PIPETX4DATA10 PIPETX4DATA10 output)
		(pin PIPETX4DATA9 PIPETX4DATA9 output)
		(pin PIPETX4DATA8 PIPETX4DATA8 output)
		(pin PIPETX4DATA7 PIPETX4DATA7 output)
		(pin PIPETX4DATA6 PIPETX4DATA6 output)
		(pin PIPETX4DATA5 PIPETX4DATA5 output)
		(pin PIPETX4DATA4 PIPETX4DATA4 output)
		(pin PIPETX4DATA3 PIPETX4DATA3 output)
		(pin PIPETX4DATA2 PIPETX4DATA2 output)
		(pin PIPETX4DATA1 PIPETX4DATA1 output)
		(pin PIPETX4DATA0 PIPETX4DATA0 output)
		(pin CFGLINKSTATUSAUTOBANDWIDTHSTATUS CFGLINKSTATUSAUTOBANDWIDTHSTATUS output)
		(pin LL2SENDASREQL1N LL2SENDASREQL1N input)
		(pin CFGERRTLPCPLHEADER47 CFGERRTLPCPLHEADER47 input)
		(pin CFGERRTLPCPLHEADER46 CFGERRTLPCPLHEADER46 input)
		(pin CFGERRTLPCPLHEADER45 CFGERRTLPCPLHEADER45 input)
		(pin CFGERRTLPCPLHEADER44 CFGERRTLPCPLHEADER44 input)
		(pin CFGERRTLPCPLHEADER43 CFGERRTLPCPLHEADER43 input)
		(pin CFGERRTLPCPLHEADER42 CFGERRTLPCPLHEADER42 input)
		(pin CFGERRTLPCPLHEADER41 CFGERRTLPCPLHEADER41 input)
		(pin CFGERRTLPCPLHEADER40 CFGERRTLPCPLHEADER40 input)
		(pin CFGERRTLPCPLHEADER39 CFGERRTLPCPLHEADER39 input)
		(pin CFGERRTLPCPLHEADER38 CFGERRTLPCPLHEADER38 input)
		(pin CFGERRTLPCPLHEADER37 CFGERRTLPCPLHEADER37 input)
		(pin CFGERRTLPCPLHEADER36 CFGERRTLPCPLHEADER36 input)
		(pin CFGERRTLPCPLHEADER35 CFGERRTLPCPLHEADER35 input)
		(pin CFGERRTLPCPLHEADER34 CFGERRTLPCPLHEADER34 input)
		(pin CFGERRTLPCPLHEADER33 CFGERRTLPCPLHEADER33 input)
		(pin CFGERRTLPCPLHEADER32 CFGERRTLPCPLHEADER32 input)
		(pin CFGERRTLPCPLHEADER31 CFGERRTLPCPLHEADER31 input)
		(pin CFGERRTLPCPLHEADER30 CFGERRTLPCPLHEADER30 input)
		(pin CFGERRTLPCPLHEADER29 CFGERRTLPCPLHEADER29 input)
		(pin CFGERRTLPCPLHEADER28 CFGERRTLPCPLHEADER28 input)
		(pin CFGERRTLPCPLHEADER27 CFGERRTLPCPLHEADER27 input)
		(pin CFGERRTLPCPLHEADER26 CFGERRTLPCPLHEADER26 input)
		(pin CFGERRTLPCPLHEADER25 CFGERRTLPCPLHEADER25 input)
		(pin CFGERRTLPCPLHEADER24 CFGERRTLPCPLHEADER24 input)
		(pin CFGERRTLPCPLHEADER23 CFGERRTLPCPLHEADER23 input)
		(pin CFGERRTLPCPLHEADER22 CFGERRTLPCPLHEADER22 input)
		(pin CFGERRTLPCPLHEADER21 CFGERRTLPCPLHEADER21 input)
		(pin CFGERRTLPCPLHEADER20 CFGERRTLPCPLHEADER20 input)
		(pin CFGERRTLPCPLHEADER19 CFGERRTLPCPLHEADER19 input)
		(pin CFGERRTLPCPLHEADER18 CFGERRTLPCPLHEADER18 input)
		(pin CFGERRTLPCPLHEADER17 CFGERRTLPCPLHEADER17 input)
		(pin CFGERRTLPCPLHEADER16 CFGERRTLPCPLHEADER16 input)
		(pin CFGERRTLPCPLHEADER15 CFGERRTLPCPLHEADER15 input)
		(pin CFGERRTLPCPLHEADER14 CFGERRTLPCPLHEADER14 input)
		(pin CFGERRTLPCPLHEADER13 CFGERRTLPCPLHEADER13 input)
		(pin CFGERRTLPCPLHEADER12 CFGERRTLPCPLHEADER12 input)
		(pin CFGERRTLPCPLHEADER11 CFGERRTLPCPLHEADER11 input)
		(pin CFGERRTLPCPLHEADER10 CFGERRTLPCPLHEADER10 input)
		(pin CFGERRTLPCPLHEADER9 CFGERRTLPCPLHEADER9 input)
		(pin CFGERRTLPCPLHEADER8 CFGERRTLPCPLHEADER8 input)
		(pin CFGERRTLPCPLHEADER7 CFGERRTLPCPLHEADER7 input)
		(pin CFGERRTLPCPLHEADER6 CFGERRTLPCPLHEADER6 input)
		(pin CFGERRTLPCPLHEADER5 CFGERRTLPCPLHEADER5 input)
		(pin CFGERRTLPCPLHEADER4 CFGERRTLPCPLHEADER4 input)
		(pin CFGERRTLPCPLHEADER3 CFGERRTLPCPLHEADER3 input)
		(pin CFGERRTLPCPLHEADER2 CFGERRTLPCPLHEADER2 input)
		(pin CFGERRTLPCPLHEADER1 CFGERRTLPCPLHEADER1 input)
		(pin CFGERRTLPCPLHEADER0 CFGERRTLPCPLHEADER0 input)
		(pin SCANIN7 SCANIN7 input)
		(pin SCANIN6 SCANIN6 input)
		(pin SCANIN5 SCANIN5 input)
		(pin SCANIN4 SCANIN4 input)
		(pin SCANIN3 SCANIN3 input)
		(pin SCANIN2 SCANIN2 input)
		(pin SCANIN1 SCANIN1 input)
		(pin SCANIN0 SCANIN0 input)
		(pin CFGINTERRUPTMMENABLE2 CFGINTERRUPTMMENABLE2 output)
		(pin CFGINTERRUPTMMENABLE1 CFGINTERRUPTMMENABLE1 output)
		(pin CFGINTERRUPTMMENABLE0 CFGINTERRUPTMMENABLE0 output)
		(pin PIPETX7POWERDOWN1 PIPETX7POWERDOWN1 output)
		(pin PIPETX7POWERDOWN0 PIPETX7POWERDOWN0 output)
		(pin PIPERX2DATA15 PIPERX2DATA15 input)
		(pin PIPERX2DATA14 PIPERX2DATA14 input)
		(pin PIPERX2DATA13 PIPERX2DATA13 input)
		(pin PIPERX2DATA12 PIPERX2DATA12 input)
		(pin PIPERX2DATA11 PIPERX2DATA11 input)
		(pin PIPERX2DATA10 PIPERX2DATA10 input)
		(pin PIPERX2DATA9 PIPERX2DATA9 input)
		(pin PIPERX2DATA8 PIPERX2DATA8 input)
		(pin PIPERX2DATA7 PIPERX2DATA7 input)
		(pin PIPERX2DATA6 PIPERX2DATA6 input)
		(pin PIPERX2DATA5 PIPERX2DATA5 input)
		(pin PIPERX2DATA4 PIPERX2DATA4 input)
		(pin PIPERX2DATA3 PIPERX2DATA3 input)
		(pin PIPERX2DATA2 PIPERX2DATA2 input)
		(pin PIPERX2DATA1 PIPERX2DATA1 input)
		(pin PIPERX2DATA0 PIPERX2DATA0 input)
		(pin SYSRSTN SYSRSTN input)
		(pin PIPERX4CHARISK1 PIPERX4CHARISK1 input)
		(pin PIPERX4CHARISK0 PIPERX4CHARISK0 input)
		(pin PIPERX2ELECIDLE PIPERX2ELECIDLE input)
		(pin CFGERRCPLUNEXPECTN CFGERRCPLUNEXPECTN input)
		(pin CFGERRECRCN CFGERRECRCN input)
		(pin CFGDEVCONTROLMAXREADREQ2 CFGDEVCONTROLMAXREADREQ2 output)
		(pin CFGDEVCONTROLMAXREADREQ1 CFGDEVCONTROLMAXREADREQ1 output)
		(pin CFGDEVCONTROLMAXREADREQ0 CFGDEVCONTROLMAXREADREQ0 output)
		(pin DRPDRDY DRPDRDY output)
		(pin CFGDSN63 CFGDSN63 input)
		(pin CFGDSN62 CFGDSN62 input)
		(pin CFGDSN61 CFGDSN61 input)
		(pin CFGDSN60 CFGDSN60 input)
		(pin CFGDSN59 CFGDSN59 input)
		(pin CFGDSN58 CFGDSN58 input)
		(pin CFGDSN57 CFGDSN57 input)
		(pin CFGDSN56 CFGDSN56 input)
		(pin CFGDSN55 CFGDSN55 input)
		(pin CFGDSN54 CFGDSN54 input)
		(pin CFGDSN53 CFGDSN53 input)
		(pin CFGDSN52 CFGDSN52 input)
		(pin CFGDSN51 CFGDSN51 input)
		(pin CFGDSN50 CFGDSN50 input)
		(pin CFGDSN49 CFGDSN49 input)
		(pin CFGDSN48 CFGDSN48 input)
		(pin CFGDSN47 CFGDSN47 input)
		(pin CFGDSN46 CFGDSN46 input)
		(pin CFGDSN45 CFGDSN45 input)
		(pin CFGDSN44 CFGDSN44 input)
		(pin CFGDSN43 CFGDSN43 input)
		(pin CFGDSN42 CFGDSN42 input)
		(pin CFGDSN41 CFGDSN41 input)
		(pin CFGDSN40 CFGDSN40 input)
		(pin CFGDSN39 CFGDSN39 input)
		(pin CFGDSN38 CFGDSN38 input)
		(pin CFGDSN37 CFGDSN37 input)
		(pin CFGDSN36 CFGDSN36 input)
		(pin CFGDSN35 CFGDSN35 input)
		(pin CFGDSN34 CFGDSN34 input)
		(pin CFGDSN33 CFGDSN33 input)
		(pin CFGDSN32 CFGDSN32 input)
		(pin CFGDSN31 CFGDSN31 input)
		(pin CFGDSN30 CFGDSN30 input)
		(pin CFGDSN29 CFGDSN29 input)
		(pin CFGDSN28 CFGDSN28 input)
		(pin CFGDSN27 CFGDSN27 input)
		(pin CFGDSN26 CFGDSN26 input)
		(pin CFGDSN25 CFGDSN25 input)
		(pin CFGDSN24 CFGDSN24 input)
		(pin CFGDSN23 CFGDSN23 input)
		(pin CFGDSN22 CFGDSN22 input)
		(pin CFGDSN21 CFGDSN21 input)
		(pin CFGDSN20 CFGDSN20 input)
		(pin CFGDSN19 CFGDSN19 input)
		(pin CFGDSN18 CFGDSN18 input)
		(pin CFGDSN17 CFGDSN17 input)
		(pin CFGDSN16 CFGDSN16 input)
		(pin CFGDSN15 CFGDSN15 input)
		(pin CFGDSN14 CFGDSN14 input)
		(pin CFGDSN13 CFGDSN13 input)
		(pin CFGDSN12 CFGDSN12 input)
		(pin CFGDSN11 CFGDSN11 input)
		(pin CFGDSN10 CFGDSN10 input)
		(pin CFGDSN9 CFGDSN9 input)
		(pin CFGDSN8 CFGDSN8 input)
		(pin CFGDSN7 CFGDSN7 input)
		(pin CFGDSN6 CFGDSN6 input)
		(pin CFGDSN5 CFGDSN5 input)
		(pin CFGDSN4 CFGDSN4 input)
		(pin CFGDSN3 CFGDSN3 input)
		(pin CFGDSN2 CFGDSN2 input)
		(pin CFGDSN1 CFGDSN1 input)
		(pin CFGDSN0 CFGDSN0 input)
		(pin TRNTSRCDSCN TRNTSRCDSCN input)
		(pin PIPERX2CHANISALIGNED PIPERX2CHANISALIGNED input)
		(pin PIPERX3CHARISK1 PIPERX3CHARISK1 input)
		(pin PIPERX3CHARISK0 PIPERX3CHARISK0 input)
		(pin TRNTD63 TRNTD63 input)
		(pin TRNTD62 TRNTD62 input)
		(pin TRNTD61 TRNTD61 input)
		(pin TRNTD60 TRNTD60 input)
		(pin TRNTD59 TRNTD59 input)
		(pin TRNTD58 TRNTD58 input)
		(pin TRNTD57 TRNTD57 input)
		(pin TRNTD56 TRNTD56 input)
		(pin TRNTD55 TRNTD55 input)
		(pin TRNTD54 TRNTD54 input)
		(pin TRNTD53 TRNTD53 input)
		(pin TRNTD52 TRNTD52 input)
		(pin TRNTD51 TRNTD51 input)
		(pin TRNTD50 TRNTD50 input)
		(pin TRNTD49 TRNTD49 input)
		(pin TRNTD48 TRNTD48 input)
		(pin TRNTD47 TRNTD47 input)
		(pin TRNTD46 TRNTD46 input)
		(pin TRNTD45 TRNTD45 input)
		(pin TRNTD44 TRNTD44 input)
		(pin TRNTD43 TRNTD43 input)
		(pin TRNTD42 TRNTD42 input)
		(pin TRNTD41 TRNTD41 input)
		(pin TRNTD40 TRNTD40 input)
		(pin TRNTD39 TRNTD39 input)
		(pin TRNTD38 TRNTD38 input)
		(pin TRNTD37 TRNTD37 input)
		(pin TRNTD36 TRNTD36 input)
		(pin TRNTD35 TRNTD35 input)
		(pin TRNTD34 TRNTD34 input)
		(pin TRNTD33 TRNTD33 input)
		(pin TRNTD32 TRNTD32 input)
		(pin TRNTD31 TRNTD31 input)
		(pin TRNTD30 TRNTD30 input)
		(pin TRNTD29 TRNTD29 input)
		(pin TRNTD28 TRNTD28 input)
		(pin TRNTD27 TRNTD27 input)
		(pin TRNTD26 TRNTD26 input)
		(pin TRNTD25 TRNTD25 input)
		(pin TRNTD24 TRNTD24 input)
		(pin TRNTD23 TRNTD23 input)
		(pin TRNTD22 TRNTD22 input)
		(pin TRNTD21 TRNTD21 input)
		(pin TRNTD20 TRNTD20 input)
		(pin TRNTD19 TRNTD19 input)
		(pin TRNTD18 TRNTD18 input)
		(pin TRNTD17 TRNTD17 input)
		(pin TRNTD16 TRNTD16 input)
		(pin TRNTD15 TRNTD15 input)
		(pin TRNTD14 TRNTD14 input)
		(pin TRNTD13 TRNTD13 input)
		(pin TRNTD12 TRNTD12 input)
		(pin TRNTD11 TRNTD11 input)
		(pin TRNTD10 TRNTD10 input)
		(pin TRNTD9 TRNTD9 input)
		(pin TRNTD8 TRNTD8 input)
		(pin TRNTD7 TRNTD7 input)
		(pin TRNTD6 TRNTD6 input)
		(pin TRNTD5 TRNTD5 input)
		(pin TRNTD4 TRNTD4 input)
		(pin TRNTD3 TRNTD3 input)
		(pin TRNTD2 TRNTD2 input)
		(pin TRNTD1 TRNTD1 input)
		(pin TRNTD0 TRNTD0 input)
		(pin CFGDEVCONTROLCORRERRREPORTINGEN CFGDEVCONTROLCORRERRREPORTINGEN output)
		(pin DBGVECB63 DBGVECB63 output)
		(pin DBGVECB62 DBGVECB62 output)
		(pin DBGVECB61 DBGVECB61 output)
		(pin DBGVECB60 DBGVECB60 output)
		(pin DBGVECB59 DBGVECB59 output)
		(pin DBGVECB58 DBGVECB58 output)
		(pin DBGVECB57 DBGVECB57 output)
		(pin DBGVECB56 DBGVECB56 output)
		(pin DBGVECB55 DBGVECB55 output)
		(pin DBGVECB54 DBGVECB54 output)
		(pin DBGVECB53 DBGVECB53 output)
		(pin DBGVECB52 DBGVECB52 output)
		(pin DBGVECB51 DBGVECB51 output)
		(pin DBGVECB50 DBGVECB50 output)
		(pin DBGVECB49 DBGVECB49 output)
		(pin DBGVECB48 DBGVECB48 output)
		(pin DBGVECB47 DBGVECB47 output)
		(pin DBGVECB46 DBGVECB46 output)
		(pin DBGVECB45 DBGVECB45 output)
		(pin DBGVECB44 DBGVECB44 output)
		(pin DBGVECB43 DBGVECB43 output)
		(pin DBGVECB42 DBGVECB42 output)
		(pin DBGVECB41 DBGVECB41 output)
		(pin DBGVECB40 DBGVECB40 output)
		(pin DBGVECB39 DBGVECB39 output)
		(pin DBGVECB38 DBGVECB38 output)
		(pin DBGVECB37 DBGVECB37 output)
		(pin DBGVECB36 DBGVECB36 output)
		(pin DBGVECB35 DBGVECB35 output)
		(pin DBGVECB34 DBGVECB34 output)
		(pin DBGVECB33 DBGVECB33 output)
		(pin DBGVECB32 DBGVECB32 output)
		(pin DBGVECB31 DBGVECB31 output)
		(pin DBGVECB30 DBGVECB30 output)
		(pin DBGVECB29 DBGVECB29 output)
		(pin DBGVECB28 DBGVECB28 output)
		(pin DBGVECB27 DBGVECB27 output)
		(pin DBGVECB26 DBGVECB26 output)
		(pin DBGVECB25 DBGVECB25 output)
		(pin DBGVECB24 DBGVECB24 output)
		(pin DBGVECB23 DBGVECB23 output)
		(pin DBGVECB22 DBGVECB22 output)
		(pin DBGVECB21 DBGVECB21 output)
		(pin DBGVECB20 DBGVECB20 output)
		(pin DBGVECB19 DBGVECB19 output)
		(pin DBGVECB18 DBGVECB18 output)
		(pin DBGVECB17 DBGVECB17 output)
		(pin DBGVECB16 DBGVECB16 output)
		(pin DBGVECB15 DBGVECB15 output)
		(pin DBGVECB14 DBGVECB14 output)
		(pin DBGVECB13 DBGVECB13 output)
		(pin DBGVECB12 DBGVECB12 output)
		(pin DBGVECB11 DBGVECB11 output)
		(pin DBGVECB10 DBGVECB10 output)
		(pin DBGVECB9 DBGVECB9 output)
		(pin DBGVECB8 DBGVECB8 output)
		(pin DBGVECB7 DBGVECB7 output)
		(pin DBGVECB6 DBGVECB6 output)
		(pin DBGVECB5 DBGVECB5 output)
		(pin DBGVECB4 DBGVECB4 output)
		(pin DBGVECB3 DBGVECB3 output)
		(pin DBGVECB2 DBGVECB2 output)
		(pin DBGVECB1 DBGVECB1 output)
		(pin DBGVECB0 DBGVECB0 output)
		(pin PIPERX5ELECIDLE PIPERX5ELECIDLE input)
		(pin CFGERRAERHEADERLOG127 CFGERRAERHEADERLOG127 input)
		(pin CFGERRAERHEADERLOG126 CFGERRAERHEADERLOG126 input)
		(pin CFGERRAERHEADERLOG125 CFGERRAERHEADERLOG125 input)
		(pin CFGERRAERHEADERLOG124 CFGERRAERHEADERLOG124 input)
		(pin CFGERRAERHEADERLOG123 CFGERRAERHEADERLOG123 input)
		(pin CFGERRAERHEADERLOG122 CFGERRAERHEADERLOG122 input)
		(pin CFGERRAERHEADERLOG121 CFGERRAERHEADERLOG121 input)
		(pin CFGERRAERHEADERLOG120 CFGERRAERHEADERLOG120 input)
		(pin CFGERRAERHEADERLOG119 CFGERRAERHEADERLOG119 input)
		(pin CFGERRAERHEADERLOG118 CFGERRAERHEADERLOG118 input)
		(pin CFGERRAERHEADERLOG117 CFGERRAERHEADERLOG117 input)
		(pin CFGERRAERHEADERLOG116 CFGERRAERHEADERLOG116 input)
		(pin CFGERRAERHEADERLOG115 CFGERRAERHEADERLOG115 input)
		(pin CFGERRAERHEADERLOG114 CFGERRAERHEADERLOG114 input)
		(pin CFGERRAERHEADERLOG113 CFGERRAERHEADERLOG113 input)
		(pin CFGERRAERHEADERLOG112 CFGERRAERHEADERLOG112 input)
		(pin CFGERRAERHEADERLOG111 CFGERRAERHEADERLOG111 input)
		(pin CFGERRAERHEADERLOG110 CFGERRAERHEADERLOG110 input)
		(pin CFGERRAERHEADERLOG109 CFGERRAERHEADERLOG109 input)
		(pin CFGERRAERHEADERLOG108 CFGERRAERHEADERLOG108 input)
		(pin CFGERRAERHEADERLOG107 CFGERRAERHEADERLOG107 input)
		(pin CFGERRAERHEADERLOG106 CFGERRAERHEADERLOG106 input)
		(pin CFGERRAERHEADERLOG105 CFGERRAERHEADERLOG105 input)
		(pin CFGERRAERHEADERLOG104 CFGERRAERHEADERLOG104 input)
		(pin CFGERRAERHEADERLOG103 CFGERRAERHEADERLOG103 input)
		(pin CFGERRAERHEADERLOG102 CFGERRAERHEADERLOG102 input)
		(pin CFGERRAERHEADERLOG101 CFGERRAERHEADERLOG101 input)
		(pin CFGERRAERHEADERLOG100 CFGERRAERHEADERLOG100 input)
		(pin CFGERRAERHEADERLOG99 CFGERRAERHEADERLOG99 input)
		(pin CFGERRAERHEADERLOG98 CFGERRAERHEADERLOG98 input)
		(pin CFGERRAERHEADERLOG97 CFGERRAERHEADERLOG97 input)
		(pin CFGERRAERHEADERLOG96 CFGERRAERHEADERLOG96 input)
		(pin CFGERRAERHEADERLOG95 CFGERRAERHEADERLOG95 input)
		(pin CFGERRAERHEADERLOG94 CFGERRAERHEADERLOG94 input)
		(pin CFGERRAERHEADERLOG93 CFGERRAERHEADERLOG93 input)
		(pin CFGERRAERHEADERLOG92 CFGERRAERHEADERLOG92 input)
		(pin CFGERRAERHEADERLOG91 CFGERRAERHEADERLOG91 input)
		(pin CFGERRAERHEADERLOG90 CFGERRAERHEADERLOG90 input)
		(pin CFGERRAERHEADERLOG89 CFGERRAERHEADERLOG89 input)
		(pin CFGERRAERHEADERLOG88 CFGERRAERHEADERLOG88 input)
		(pin CFGERRAERHEADERLOG87 CFGERRAERHEADERLOG87 input)
		(pin CFGERRAERHEADERLOG86 CFGERRAERHEADERLOG86 input)
		(pin CFGERRAERHEADERLOG85 CFGERRAERHEADERLOG85 input)
		(pin CFGERRAERHEADERLOG84 CFGERRAERHEADERLOG84 input)
		(pin CFGERRAERHEADERLOG83 CFGERRAERHEADERLOG83 input)
		(pin CFGERRAERHEADERLOG82 CFGERRAERHEADERLOG82 input)
		(pin CFGERRAERHEADERLOG81 CFGERRAERHEADERLOG81 input)
		(pin CFGERRAERHEADERLOG80 CFGERRAERHEADERLOG80 input)
		(pin CFGERRAERHEADERLOG79 CFGERRAERHEADERLOG79 input)
		(pin CFGERRAERHEADERLOG78 CFGERRAERHEADERLOG78 input)
		(pin CFGERRAERHEADERLOG77 CFGERRAERHEADERLOG77 input)
		(pin CFGERRAERHEADERLOG76 CFGERRAERHEADERLOG76 input)
		(pin CFGERRAERHEADERLOG75 CFGERRAERHEADERLOG75 input)
		(pin CFGERRAERHEADERLOG74 CFGERRAERHEADERLOG74 input)
		(pin CFGERRAERHEADERLOG73 CFGERRAERHEADERLOG73 input)
		(pin CFGERRAERHEADERLOG72 CFGERRAERHEADERLOG72 input)
		(pin CFGERRAERHEADERLOG71 CFGERRAERHEADERLOG71 input)
		(pin CFGERRAERHEADERLOG70 CFGERRAERHEADERLOG70 input)
		(pin CFGERRAERHEADERLOG69 CFGERRAERHEADERLOG69 input)
		(pin CFGERRAERHEADERLOG68 CFGERRAERHEADERLOG68 input)
		(pin CFGERRAERHEADERLOG67 CFGERRAERHEADERLOG67 input)
		(pin CFGERRAERHEADERLOG66 CFGERRAERHEADERLOG66 input)
		(pin CFGERRAERHEADERLOG65 CFGERRAERHEADERLOG65 input)
		(pin CFGERRAERHEADERLOG64 CFGERRAERHEADERLOG64 input)
		(pin CFGERRAERHEADERLOG63 CFGERRAERHEADERLOG63 input)
		(pin CFGERRAERHEADERLOG62 CFGERRAERHEADERLOG62 input)
		(pin CFGERRAERHEADERLOG61 CFGERRAERHEADERLOG61 input)
		(pin CFGERRAERHEADERLOG60 CFGERRAERHEADERLOG60 input)
		(pin CFGERRAERHEADERLOG59 CFGERRAERHEADERLOG59 input)
		(pin CFGERRAERHEADERLOG58 CFGERRAERHEADERLOG58 input)
		(pin CFGERRAERHEADERLOG57 CFGERRAERHEADERLOG57 input)
		(pin CFGERRAERHEADERLOG56 CFGERRAERHEADERLOG56 input)
		(pin CFGERRAERHEADERLOG55 CFGERRAERHEADERLOG55 input)
		(pin CFGERRAERHEADERLOG54 CFGERRAERHEADERLOG54 input)
		(pin CFGERRAERHEADERLOG53 CFGERRAERHEADERLOG53 input)
		(pin CFGERRAERHEADERLOG52 CFGERRAERHEADERLOG52 input)
		(pin CFGERRAERHEADERLOG51 CFGERRAERHEADERLOG51 input)
		(pin CFGERRAERHEADERLOG50 CFGERRAERHEADERLOG50 input)
		(pin CFGERRAERHEADERLOG49 CFGERRAERHEADERLOG49 input)
		(pin CFGERRAERHEADERLOG48 CFGERRAERHEADERLOG48 input)
		(pin CFGERRAERHEADERLOG47 CFGERRAERHEADERLOG47 input)
		(pin CFGERRAERHEADERLOG46 CFGERRAERHEADERLOG46 input)
		(pin CFGERRAERHEADERLOG45 CFGERRAERHEADERLOG45 input)
		(pin CFGERRAERHEADERLOG44 CFGERRAERHEADERLOG44 input)
		(pin CFGERRAERHEADERLOG43 CFGERRAERHEADERLOG43 input)
		(pin CFGERRAERHEADERLOG42 CFGERRAERHEADERLOG42 input)
		(pin CFGERRAERHEADERLOG41 CFGERRAERHEADERLOG41 input)
		(pin CFGERRAERHEADERLOG40 CFGERRAERHEADERLOG40 input)
		(pin CFGERRAERHEADERLOG39 CFGERRAERHEADERLOG39 input)
		(pin CFGERRAERHEADERLOG38 CFGERRAERHEADERLOG38 input)
		(pin CFGERRAERHEADERLOG37 CFGERRAERHEADERLOG37 input)
		(pin CFGERRAERHEADERLOG36 CFGERRAERHEADERLOG36 input)
		(pin CFGERRAERHEADERLOG35 CFGERRAERHEADERLOG35 input)
		(pin CFGERRAERHEADERLOG34 CFGERRAERHEADERLOG34 input)
		(pin CFGERRAERHEADERLOG33 CFGERRAERHEADERLOG33 input)
		(pin CFGERRAERHEADERLOG32 CFGERRAERHEADERLOG32 input)
		(pin CFGERRAERHEADERLOG31 CFGERRAERHEADERLOG31 input)
		(pin CFGERRAERHEADERLOG30 CFGERRAERHEADERLOG30 input)
		(pin CFGERRAERHEADERLOG29 CFGERRAERHEADERLOG29 input)
		(pin CFGERRAERHEADERLOG28 CFGERRAERHEADERLOG28 input)
		(pin CFGERRAERHEADERLOG27 CFGERRAERHEADERLOG27 input)
		(pin CFGERRAERHEADERLOG26 CFGERRAERHEADERLOG26 input)
		(pin CFGERRAERHEADERLOG25 CFGERRAERHEADERLOG25 input)
		(pin CFGERRAERHEADERLOG24 CFGERRAERHEADERLOG24 input)
		(pin CFGERRAERHEADERLOG23 CFGERRAERHEADERLOG23 input)
		(pin CFGERRAERHEADERLOG22 CFGERRAERHEADERLOG22 input)
		(pin CFGERRAERHEADERLOG21 CFGERRAERHEADERLOG21 input)
		(pin CFGERRAERHEADERLOG20 CFGERRAERHEADERLOG20 input)
		(pin CFGERRAERHEADERLOG19 CFGERRAERHEADERLOG19 input)
		(pin CFGERRAERHEADERLOG18 CFGERRAERHEADERLOG18 input)
		(pin CFGERRAERHEADERLOG17 CFGERRAERHEADERLOG17 input)
		(pin CFGERRAERHEADERLOG16 CFGERRAERHEADERLOG16 input)
		(pin CFGERRAERHEADERLOG15 CFGERRAERHEADERLOG15 input)
		(pin CFGERRAERHEADERLOG14 CFGERRAERHEADERLOG14 input)
		(pin CFGERRAERHEADERLOG13 CFGERRAERHEADERLOG13 input)
		(pin CFGERRAERHEADERLOG12 CFGERRAERHEADERLOG12 input)
		(pin CFGERRAERHEADERLOG11 CFGERRAERHEADERLOG11 input)
		(pin CFGERRAERHEADERLOG10 CFGERRAERHEADERLOG10 input)
		(pin CFGERRAERHEADERLOG9 CFGERRAERHEADERLOG9 input)
		(pin CFGERRAERHEADERLOG8 CFGERRAERHEADERLOG8 input)
		(pin CFGERRAERHEADERLOG7 CFGERRAERHEADERLOG7 input)
		(pin CFGERRAERHEADERLOG6 CFGERRAERHEADERLOG6 input)
		(pin CFGERRAERHEADERLOG5 CFGERRAERHEADERLOG5 input)
		(pin CFGERRAERHEADERLOG4 CFGERRAERHEADERLOG4 input)
		(pin CFGERRAERHEADERLOG3 CFGERRAERHEADERLOG3 input)
		(pin CFGERRAERHEADERLOG2 CFGERRAERHEADERLOG2 input)
		(pin CFGERRAERHEADERLOG1 CFGERRAERHEADERLOG1 input)
		(pin CFGERRAERHEADERLOG0 CFGERRAERHEADERLOG0 input)
		(pin PLSELLNKWIDTH1 PLSELLNKWIDTH1 output)
		(pin PLSELLNKWIDTH0 PLSELLNKWIDTH0 output)
		(pin LL2REPLAYROERRN LL2REPLAYROERRN output)
		(pin PIPETXRESET PIPETXRESET output)
		(pin CFGLINKSTATUSDLLACTIVE CFGLINKSTATUSDLLACTIVE output)
		(pin PIPERX6DATA15 PIPERX6DATA15 input)
		(pin PIPERX6DATA14 PIPERX6DATA14 input)
		(pin PIPERX6DATA13 PIPERX6DATA13 input)
		(pin PIPERX6DATA12 PIPERX6DATA12 input)
		(pin PIPERX6DATA11 PIPERX6DATA11 input)
		(pin PIPERX6DATA10 PIPERX6DATA10 input)
		(pin PIPERX6DATA9 PIPERX6DATA9 input)
		(pin PIPERX6DATA8 PIPERX6DATA8 input)
		(pin PIPERX6DATA7 PIPERX6DATA7 input)
		(pin PIPERX6DATA6 PIPERX6DATA6 input)
		(pin PIPERX6DATA5 PIPERX6DATA5 input)
		(pin PIPERX6DATA4 PIPERX6DATA4 input)
		(pin PIPERX6DATA3 PIPERX6DATA3 input)
		(pin PIPERX6DATA2 PIPERX6DATA2 input)
		(pin PIPERX6DATA1 PIPERX6DATA1 input)
		(pin PIPERX6DATA0 PIPERX6DATA0 input)
		(pin CFGINTERRUPTASSERTN CFGINTERRUPTASSERTN input)
		(pin LL2SENDENTERL1N LL2SENDENTERL1N input)
		(pin LL2SENDENTERL23N LL2SENDENTERL23N input)
		(pin TRNTDLLPSRCRDYN TRNTDLLPSRCRDYN input)
		(pin CFGPMSENDPMACKN CFGPMSENDPMACKN input)
		(pin CFGERRLOCKEDN CFGERRLOCKEDN input)
		(pin DBGSCLRD DBGSCLRD output)
		(pin PLLINKPARTNERGEN2SUPPORTED PLLINKPARTNERGEN2SUPPORTED output)
		(pin CFGWRENN CFGWRENN input)
		(pin PLPHYLNKUPN PLPHYLNKUPN output)
		(pin USERCLK USERCLK input)
		(pin CFGDEVCONTROL2CPLTIMEOUTDIS CFGDEVCONTROL2CPLTIMEOUTDIS output)
		(pin DRPDO15 DRPDO15 output)
		(pin DRPDO14 DRPDO14 output)
		(pin DRPDO13 DRPDO13 output)
		(pin DRPDO12 DRPDO12 output)
		(pin DRPDO11 DRPDO11 output)
		(pin DRPDO10 DRPDO10 output)
		(pin DRPDO9 DRPDO9 output)
		(pin DRPDO8 DRPDO8 output)
		(pin DRPDO7 DRPDO7 output)
		(pin DRPDO6 DRPDO6 output)
		(pin DRPDO5 DRPDO5 output)
		(pin DRPDO4 DRPDO4 output)
		(pin DRPDO3 DRPDO3 output)
		(pin DRPDO2 DRPDO2 output)
		(pin DRPDO1 DRPDO1 output)
		(pin DRPDO0 DRPDO0 output)
		(pin CFGCOMMANDSERREN CFGCOMMANDSERREN output)
		(pin PLSELLNKRATE PLSELLNKRATE output)
		(pin TRNFCNPD11 TRNFCNPD11 output)
		(pin TRNFCNPD10 TRNFCNPD10 output)
		(pin TRNFCNPD9 TRNFCNPD9 output)
		(pin TRNFCNPD8 TRNFCNPD8 output)
		(pin TRNFCNPD7 TRNFCNPD7 output)
		(pin TRNFCNPD6 TRNFCNPD6 output)
		(pin TRNFCNPD5 TRNFCNPD5 output)
		(pin TRNFCNPD4 TRNFCNPD4 output)
		(pin TRNFCNPD3 TRNFCNPD3 output)
		(pin TRNFCNPD2 TRNFCNPD2 output)
		(pin TRNFCNPD1 TRNFCNPD1 output)
		(pin TRNFCNPD0 TRNFCNPD0 output)
		(pin PIPERX0POLARITY PIPERX0POLARITY output)
		(pin PIPETX2CHARISK1 PIPETX2CHARISK1 output)
		(pin PIPETX2CHARISK0 PIPETX2CHARISK0 output)
		(pin PL2RECOVERYN PL2RECOVERYN output)
		(pin CFGCOMMANDIOENABLE CFGCOMMANDIOENABLE output)
		(pin LL2SUSPENDOKN LL2SUSPENDOKN output)
		(pin TRNTSOFN TRNTSOFN input)
		(pin LL2REPLAYTOERRN LL2REPLAYTOERRN output)
		(pin PIPETX0CHARISK1 PIPETX0CHARISK1 output)
		(pin PIPETX0CHARISK0 PIPETX0CHARISK0 output)
		(pin TRNTEOFN TRNTEOFN input)
		(pin TRNFCSEL2 TRNFCSEL2 input)
		(pin TRNFCSEL1 TRNFCSEL1 input)
		(pin TRNFCSEL0 TRNFCSEL0 input)
		(pin CFGDEVSTATUSFATALERRDETECTED CFGDEVSTATUSFATALERRDETECTED output)
		(pin PIPERX1VALID PIPERX1VALID input)
		(pin DRPDI15 DRPDI15 input)
		(pin DRPDI14 DRPDI14 input)
		(pin DRPDI13 DRPDI13 input)
		(pin DRPDI12 DRPDI12 input)
		(pin DRPDI11 DRPDI11 input)
		(pin DRPDI10 DRPDI10 input)
		(pin DRPDI9 DRPDI9 input)
		(pin DRPDI8 DRPDI8 input)
		(pin DRPDI7 DRPDI7 input)
		(pin DRPDI6 DRPDI6 input)
		(pin DRPDI5 DRPDI5 input)
		(pin DRPDI4 DRPDI4 input)
		(pin DRPDI3 DRPDI3 input)
		(pin DRPDI2 DRPDI2 input)
		(pin DRPDI1 DRPDI1 input)
		(pin DRPDI0 DRPDI0 input)
		(pin CFGTRANSACTIONADDR6 CFGTRANSACTIONADDR6 output)
		(pin CFGTRANSACTIONADDR5 CFGTRANSACTIONADDR5 output)
		(pin CFGTRANSACTIONADDR4 CFGTRANSACTIONADDR4 output)
		(pin CFGTRANSACTIONADDR3 CFGTRANSACTIONADDR3 output)
		(pin CFGTRANSACTIONADDR2 CFGTRANSACTIONADDR2 output)
		(pin CFGTRANSACTIONADDR1 CFGTRANSACTIONADDR1 output)
		(pin CFGTRANSACTIONADDR0 CFGTRANSACTIONADDR0 output)
		(pin PIPETX1POWERDOWN1 PIPETX1POWERDOWN1 output)
		(pin PIPETX1POWERDOWN0 PIPETX1POWERDOWN0 output)
		(pin PIPERX3STATUS2 PIPERX3STATUS2 input)
		(pin PIPERX3STATUS1 PIPERX3STATUS1 input)
		(pin PIPERX3STATUS0 PIPERX3STATUS0 input)
		(pin LL2TLPRCVN LL2TLPRCVN input)
		(pin FUNCLVLRSTN FUNCLVLRSTN input)
		(pin CFGDEVSTATUSNONFATALERRDETECTED CFGDEVSTATUSNONFATALERRDETECTED output)
		(pin PIPERX6POLARITY PIPERX6POLARITY output)
		(pin CFGINTERRUPTRDYN CFGINTERRUPTRDYN output)
		(pin CFGVCTCVCMAP6 CFGVCTCVCMAP6 output)
		(pin CFGVCTCVCMAP5 CFGVCTCVCMAP5 output)
		(pin CFGVCTCVCMAP4 CFGVCTCVCMAP4 output)
		(pin CFGVCTCVCMAP3 CFGVCTCVCMAP3 output)
		(pin CFGVCTCVCMAP2 CFGVCTCVCMAP2 output)
		(pin CFGVCTCVCMAP1 CFGVCTCVCMAP1 output)
		(pin CFGVCTCVCMAP0 CFGVCTCVCMAP0 output)
		(pin PIPERX6PHYSTATUS PIPERX6PHYSTATUS input)
		(pin DRPDEN DRPDEN input)
		(pin LL2PROTOCOLERRN LL2PROTOCOLERRN output)
		(pin PIPERX1POLARITY PIPERX1POLARITY output)
		(pin MIMTXREN MIMTXREN output)
		(pin PLLANEREVERSALMODE1 PLLANEREVERSALMODE1 output)
		(pin PLLANEREVERSALMODE0 PLLANEREVERSALMODE0 output)
		(pin PLLINKUPCFGCAP PLLINKUPCFGCAP output)
		(pin PLDIRECTEDLINKWIDTH1 PLDIRECTEDLINKWIDTH1 input)
		(pin PLDIRECTEDLINKWIDTH0 PLDIRECTEDLINKWIDTH0 input)
		(pin PIPETXDEEMPH PIPETXDEEMPH output)
		(pin MIMRXWDATA67 MIMRXWDATA67 output)
		(pin MIMRXWDATA66 MIMRXWDATA66 output)
		(pin MIMRXWDATA65 MIMRXWDATA65 output)
		(pin MIMRXWDATA64 MIMRXWDATA64 output)
		(pin MIMRXWDATA63 MIMRXWDATA63 output)
		(pin MIMRXWDATA62 MIMRXWDATA62 output)
		(pin MIMRXWDATA61 MIMRXWDATA61 output)
		(pin MIMRXWDATA60 MIMRXWDATA60 output)
		(pin MIMRXWDATA59 MIMRXWDATA59 output)
		(pin MIMRXWDATA58 MIMRXWDATA58 output)
		(pin MIMRXWDATA57 MIMRXWDATA57 output)
		(pin MIMRXWDATA56 MIMRXWDATA56 output)
		(pin MIMRXWDATA55 MIMRXWDATA55 output)
		(pin MIMRXWDATA54 MIMRXWDATA54 output)
		(pin MIMRXWDATA53 MIMRXWDATA53 output)
		(pin MIMRXWDATA52 MIMRXWDATA52 output)
		(pin MIMRXWDATA51 MIMRXWDATA51 output)
		(pin MIMRXWDATA50 MIMRXWDATA50 output)
		(pin MIMRXWDATA49 MIMRXWDATA49 output)
		(pin MIMRXWDATA48 MIMRXWDATA48 output)
		(pin MIMRXWDATA47 MIMRXWDATA47 output)
		(pin MIMRXWDATA46 MIMRXWDATA46 output)
		(pin MIMRXWDATA45 MIMRXWDATA45 output)
		(pin MIMRXWDATA44 MIMRXWDATA44 output)
		(pin MIMRXWDATA43 MIMRXWDATA43 output)
		(pin MIMRXWDATA42 MIMRXWDATA42 output)
		(pin MIMRXWDATA41 MIMRXWDATA41 output)
		(pin MIMRXWDATA40 MIMRXWDATA40 output)
		(pin MIMRXWDATA39 MIMRXWDATA39 output)
		(pin MIMRXWDATA38 MIMRXWDATA38 output)
		(pin MIMRXWDATA37 MIMRXWDATA37 output)
		(pin MIMRXWDATA36 MIMRXWDATA36 output)
		(pin MIMRXWDATA35 MIMRXWDATA35 output)
		(pin MIMRXWDATA34 MIMRXWDATA34 output)
		(pin MIMRXWDATA33 MIMRXWDATA33 output)
		(pin MIMRXWDATA32 MIMRXWDATA32 output)
		(pin MIMRXWDATA31 MIMRXWDATA31 output)
		(pin MIMRXWDATA30 MIMRXWDATA30 output)
		(pin MIMRXWDATA29 MIMRXWDATA29 output)
		(pin MIMRXWDATA28 MIMRXWDATA28 output)
		(pin MIMRXWDATA27 MIMRXWDATA27 output)
		(pin MIMRXWDATA26 MIMRXWDATA26 output)
		(pin MIMRXWDATA25 MIMRXWDATA25 output)
		(pin MIMRXWDATA24 MIMRXWDATA24 output)
		(pin MIMRXWDATA23 MIMRXWDATA23 output)
		(pin MIMRXWDATA22 MIMRXWDATA22 output)
		(pin MIMRXWDATA21 MIMRXWDATA21 output)
		(pin MIMRXWDATA20 MIMRXWDATA20 output)
		(pin MIMRXWDATA19 MIMRXWDATA19 output)
		(pin MIMRXWDATA18 MIMRXWDATA18 output)
		(pin MIMRXWDATA17 MIMRXWDATA17 output)
		(pin MIMRXWDATA16 MIMRXWDATA16 output)
		(pin MIMRXWDATA15 MIMRXWDATA15 output)
		(pin MIMRXWDATA14 MIMRXWDATA14 output)
		(pin MIMRXWDATA13 MIMRXWDATA13 output)
		(pin MIMRXWDATA12 MIMRXWDATA12 output)
		(pin MIMRXWDATA11 MIMRXWDATA11 output)
		(pin MIMRXWDATA10 MIMRXWDATA10 output)
		(pin MIMRXWDATA9 MIMRXWDATA9 output)
		(pin MIMRXWDATA8 MIMRXWDATA8 output)
		(pin MIMRXWDATA7 MIMRXWDATA7 output)
		(pin MIMRXWDATA6 MIMRXWDATA6 output)
		(pin MIMRXWDATA5 MIMRXWDATA5 output)
		(pin MIMRXWDATA4 MIMRXWDATA4 output)
		(pin MIMRXWDATA3 MIMRXWDATA3 output)
		(pin MIMRXWDATA2 MIMRXWDATA2 output)
		(pin MIMRXWDATA1 MIMRXWDATA1 output)
		(pin MIMRXWDATA0 MIMRXWDATA0 output)
		(pin CFGMSGRECEIVEDPMPME CFGMSGRECEIVEDPMPME output)
		(pin PIPERX6CHARISK1 PIPERX6CHARISK1 input)
		(pin PIPERX6CHARISK0 PIPERX6CHARISK0 input)
		(pin PIPETX4POWERDOWN1 PIPETX4POWERDOWN1 output)
		(pin PIPETX4POWERDOWN0 PIPETX4POWERDOWN0 output)
		(pin DRPDADDR8 DRPDADDR8 input)
		(pin DRPDADDR7 DRPDADDR7 input)
		(pin DRPDADDR6 DRPDADDR6 input)
		(pin DRPDADDR5 DRPDADDR5 input)
		(pin DRPDADDR4 DRPDADDR4 input)
		(pin DRPDADDR3 DRPDADDR3 input)
		(pin DRPDADDR2 DRPDADDR2 input)
		(pin DRPDADDR1 DRPDADDR1 input)
		(pin DRPDADDR0 DRPDADDR0 input)
		(pin CFGCOMMANDINTERRUPTDISABLE CFGCOMMANDINTERRUPTDISABLE output)
		(pin CFGMSGRECEIVEDSETSLOTPOWERLIMIT CFGMSGRECEIVEDSETSLOTPOWERLIMIT output)
		(pin PIPETX3CHARISK1 PIPETX3CHARISK1 output)
		(pin PIPETX3CHARISK0 PIPETX3CHARISK0 output)
		(pin DBGSCLRA DBGSCLRA output)
		(pin DRPDWE DRPDWE input)
		(pin PIPERX2PHYSTATUS PIPERX2PHYSTATUS input)
		(pin CFGMSGRECEIVEDPMASNAK CFGMSGRECEIVEDPMASNAK output)
		(pin CFGINTERRUPTN CFGINTERRUPTN input)
		(pin PIPERX4ELECIDLE PIPERX4ELECIDLE input)
		(pin PMVDIVIDE1 PMVDIVIDE1 input)
		(pin PMVDIVIDE0 PMVDIVIDE0 input)
		(pin CFGMSGRECEIVEDDEASSERTINTC CFGMSGRECEIVEDDEASSERTINTC output)
		(pin CFGMSGDATA15 CFGMSGDATA15 output)
		(pin CFGMSGDATA14 CFGMSGDATA14 output)
		(pin CFGMSGDATA13 CFGMSGDATA13 output)
		(pin CFGMSGDATA12 CFGMSGDATA12 output)
		(pin CFGMSGDATA11 CFGMSGDATA11 output)
		(pin CFGMSGDATA10 CFGMSGDATA10 output)
		(pin CFGMSGDATA9 CFGMSGDATA9 output)
		(pin CFGMSGDATA8 CFGMSGDATA8 output)
		(pin CFGMSGDATA7 CFGMSGDATA7 output)
		(pin CFGMSGDATA6 CFGMSGDATA6 output)
		(pin CFGMSGDATA5 CFGMSGDATA5 output)
		(pin CFGMSGDATA4 CFGMSGDATA4 output)
		(pin CFGMSGDATA3 CFGMSGDATA3 output)
		(pin CFGMSGDATA2 CFGMSGDATA2 output)
		(pin CFGMSGDATA1 CFGMSGDATA1 output)
		(pin CFGMSGDATA0 CFGMSGDATA0 output)
		(pin TRNTCFGREQN TRNTCFGREQN output)
		(pin USERRSTN USERRSTN output)
		(pin PIPETX3POWERDOWN1 PIPETX3POWERDOWN1 output)
		(pin PIPETX3POWERDOWN0 PIPETX3POWERDOWN0 output)
		(pin MIMTXWDATA68 MIMTXWDATA68 output)
		(pin MIMTXWDATA67 MIMTXWDATA67 output)
		(pin MIMTXWDATA66 MIMTXWDATA66 output)
		(pin MIMTXWDATA65 MIMTXWDATA65 output)
		(pin MIMTXWDATA64 MIMTXWDATA64 output)
		(pin MIMTXWDATA63 MIMTXWDATA63 output)
		(pin MIMTXWDATA62 MIMTXWDATA62 output)
		(pin MIMTXWDATA61 MIMTXWDATA61 output)
		(pin MIMTXWDATA60 MIMTXWDATA60 output)
		(pin MIMTXWDATA59 MIMTXWDATA59 output)
		(pin MIMTXWDATA58 MIMTXWDATA58 output)
		(pin MIMTXWDATA57 MIMTXWDATA57 output)
		(pin MIMTXWDATA56 MIMTXWDATA56 output)
		(pin MIMTXWDATA55 MIMTXWDATA55 output)
		(pin MIMTXWDATA54 MIMTXWDATA54 output)
		(pin MIMTXWDATA53 MIMTXWDATA53 output)
		(pin MIMTXWDATA52 MIMTXWDATA52 output)
		(pin MIMTXWDATA51 MIMTXWDATA51 output)
		(pin MIMTXWDATA50 MIMTXWDATA50 output)
		(pin MIMTXWDATA49 MIMTXWDATA49 output)
		(pin MIMTXWDATA48 MIMTXWDATA48 output)
		(pin MIMTXWDATA47 MIMTXWDATA47 output)
		(pin MIMTXWDATA46 MIMTXWDATA46 output)
		(pin MIMTXWDATA45 MIMTXWDATA45 output)
		(pin MIMTXWDATA44 MIMTXWDATA44 output)
		(pin MIMTXWDATA43 MIMTXWDATA43 output)
		(pin MIMTXWDATA42 MIMTXWDATA42 output)
		(pin MIMTXWDATA41 MIMTXWDATA41 output)
		(pin MIMTXWDATA40 MIMTXWDATA40 output)
		(pin MIMTXWDATA39 MIMTXWDATA39 output)
		(pin MIMTXWDATA38 MIMTXWDATA38 output)
		(pin MIMTXWDATA37 MIMTXWDATA37 output)
		(pin MIMTXWDATA36 MIMTXWDATA36 output)
		(pin MIMTXWDATA35 MIMTXWDATA35 output)
		(pin MIMTXWDATA34 MIMTXWDATA34 output)
		(pin MIMTXWDATA33 MIMTXWDATA33 output)
		(pin MIMTXWDATA32 MIMTXWDATA32 output)
		(pin MIMTXWDATA31 MIMTXWDATA31 output)
		(pin MIMTXWDATA30 MIMTXWDATA30 output)
		(pin MIMTXWDATA29 MIMTXWDATA29 output)
		(pin MIMTXWDATA28 MIMTXWDATA28 output)
		(pin MIMTXWDATA27 MIMTXWDATA27 output)
		(pin MIMTXWDATA26 MIMTXWDATA26 output)
		(pin MIMTXWDATA25 MIMTXWDATA25 output)
		(pin MIMTXWDATA24 MIMTXWDATA24 output)
		(pin MIMTXWDATA23 MIMTXWDATA23 output)
		(pin MIMTXWDATA22 MIMTXWDATA22 output)
		(pin MIMTXWDATA21 MIMTXWDATA21 output)
		(pin MIMTXWDATA20 MIMTXWDATA20 output)
		(pin MIMTXWDATA19 MIMTXWDATA19 output)
		(pin MIMTXWDATA18 MIMTXWDATA18 output)
		(pin MIMTXWDATA17 MIMTXWDATA17 output)
		(pin MIMTXWDATA16 MIMTXWDATA16 output)
		(pin MIMTXWDATA15 MIMTXWDATA15 output)
		(pin MIMTXWDATA14 MIMTXWDATA14 output)
		(pin MIMTXWDATA13 MIMTXWDATA13 output)
		(pin MIMTXWDATA12 MIMTXWDATA12 output)
		(pin MIMTXWDATA11 MIMTXWDATA11 output)
		(pin MIMTXWDATA10 MIMTXWDATA10 output)
		(pin MIMTXWDATA9 MIMTXWDATA9 output)
		(pin MIMTXWDATA8 MIMTXWDATA8 output)
		(pin MIMTXWDATA7 MIMTXWDATA7 output)
		(pin MIMTXWDATA6 MIMTXWDATA6 output)
		(pin MIMTXWDATA5 MIMTXWDATA5 output)
		(pin MIMTXWDATA4 MIMTXWDATA4 output)
		(pin MIMTXWDATA3 MIMTXWDATA3 output)
		(pin MIMTXWDATA2 MIMTXWDATA2 output)
		(pin MIMTXWDATA1 MIMTXWDATA1 output)
		(pin MIMTXWDATA0 MIMTXWDATA0 output)
		(pin CFGERRCPLABORTN CFGERRCPLABORTN input)
		(pin PLDIRECTEDLINKCHANGE1 PLDIRECTEDLINKCHANGE1 input)
		(pin PLDIRECTEDLINKCHANGE0 PLDIRECTEDLINKCHANGE0 input)
		(pin CFGTRANSACTION CFGTRANSACTION output)
		(pin PLLTSSMSTATE5 PLLTSSMSTATE5 output)
		(pin PLLTSSMSTATE4 PLLTSSMSTATE4 output)
		(pin PLLTSSMSTATE3 PLLTSSMSTATE3 output)
		(pin PLLTSSMSTATE2 PLLTSSMSTATE2 output)
		(pin PLLTSSMSTATE1 PLLTSSMSTATE1 output)
		(pin PLLTSSMSTATE0 PLLTSSMSTATE0 output)
		(pin CFGDO31 CFGDO31 output)
		(pin CFGDO30 CFGDO30 output)
		(pin CFGDO29 CFGDO29 output)
		(pin CFGDO28 CFGDO28 output)
		(pin CFGDO27 CFGDO27 output)
		(pin CFGDO26 CFGDO26 output)
		(pin CFGDO25 CFGDO25 output)
		(pin CFGDO24 CFGDO24 output)
		(pin CFGDO23 CFGDO23 output)
		(pin CFGDO22 CFGDO22 output)
		(pin CFGDO21 CFGDO21 output)
		(pin CFGDO20 CFGDO20 output)
		(pin CFGDO19 CFGDO19 output)
		(pin CFGDO18 CFGDO18 output)
		(pin CFGDO17 CFGDO17 output)
		(pin CFGDO16 CFGDO16 output)
		(pin CFGDO15 CFGDO15 output)
		(pin CFGDO14 CFGDO14 output)
		(pin CFGDO13 CFGDO13 output)
		(pin CFGDO12 CFGDO12 output)
		(pin CFGDO11 CFGDO11 output)
		(pin CFGDO10 CFGDO10 output)
		(pin CFGDO9 CFGDO9 output)
		(pin CFGDO8 CFGDO8 output)
		(pin CFGDO7 CFGDO7 output)
		(pin CFGDO6 CFGDO6 output)
		(pin CFGDO5 CFGDO5 output)
		(pin CFGDO4 CFGDO4 output)
		(pin CFGDO3 CFGDO3 output)
		(pin CFGDO2 CFGDO2 output)
		(pin CFGDO1 CFGDO1 output)
		(pin CFGDO0 CFGDO0 output)
		(pin PIPERX3CHANISALIGNED PIPERX3CHANISALIGNED input)
		(pin PIPERX2STATUS2 PIPERX2STATUS2 input)
		(pin PIPERX2STATUS1 PIPERX2STATUS1 input)
		(pin PIPERX2STATUS0 PIPERX2STATUS0 input)
		(pin PIPERX7DATA15 PIPERX7DATA15 input)
		(pin PIPERX7DATA14 PIPERX7DATA14 input)
		(pin PIPERX7DATA13 PIPERX7DATA13 input)
		(pin PIPERX7DATA12 PIPERX7DATA12 input)
		(pin PIPERX7DATA11 PIPERX7DATA11 input)
		(pin PIPERX7DATA10 PIPERX7DATA10 input)
		(pin PIPERX7DATA9 PIPERX7DATA9 input)
		(pin PIPERX7DATA8 PIPERX7DATA8 input)
		(pin PIPERX7DATA7 PIPERX7DATA7 input)
		(pin PIPERX7DATA6 PIPERX7DATA6 input)
		(pin PIPERX7DATA5 PIPERX7DATA5 input)
		(pin PIPERX7DATA4 PIPERX7DATA4 input)
		(pin PIPERX7DATA3 PIPERX7DATA3 input)
		(pin PIPERX7DATA2 PIPERX7DATA2 input)
		(pin PIPERX7DATA1 PIPERX7DATA1 input)
		(pin PIPERX7DATA0 PIPERX7DATA0 input)
		(pin TRNRDLLPSRCRDYN TRNRDLLPSRCRDYN output)
		(pin CFGRDWRDONEN CFGRDWRDONEN output)
		(pin PIPECLK PIPECLK input)
		(pin PL2RXELECIDLE PL2RXELECIDLE output)
		(pin TRNTBUFAV5 TRNTBUFAV5 output)
		(pin TRNTBUFAV4 TRNTBUFAV4 output)
		(pin TRNTBUFAV3 TRNTBUFAV3 output)
		(pin TRNTBUFAV2 TRNTBUFAV2 output)
		(pin TRNTBUFAV1 TRNTBUFAV1 output)
		(pin TRNTBUFAV0 TRNTBUFAV0 output)
		(pin DBGSCLRJ DBGSCLRJ output)
		(pin DBGSUBMODE DBGSUBMODE input)
		(pin CFGCOMMANDMEMENABLE CFGCOMMANDMEMENABLE output)
		(pin PIPERX0CHANISALIGNED PIPERX0CHANISALIGNED input)
		(pin CFGERRURN CFGERRURN input)
		(pin CFGERRCPLTIMEOUTN CFGERRCPLTIMEOUTN input)
		(pin DBGSCLRB DBGSCLRB output)
		(pin CFGLINKCONTROLEXTENDEDSYNC CFGLINKCONTROLEXTENDEDSYNC output)
		(pin TRNTERRFWDN TRNTERRFWDN input)
		(pin CFGLINKSTATUSCURRENTSPEED1 CFGLINKSTATUSCURRENTSPEED1 output)
		(pin CFGLINKSTATUSCURRENTSPEED0 CFGLINKSTATUSCURRENTSPEED0 output)
		(pin DBGSCLRE DBGSCLRE output)
		(pin CFGMSGRECEIVEDASSERTINTC CFGMSGRECEIVEDASSERTINTC output)
		(pin PIPETX0POWERDOWN1 PIPETX0POWERDOWN1 output)
		(pin PIPETX0POWERDOWN0 PIPETX0POWERDOWN0 output)
		(pin PIPERX7POLARITY PIPERX7POLARITY output)
		(pin TRNLNKUPN TRNLNKUPN output)
		(pin PIPERX5STATUS2 PIPERX5STATUS2 input)
		(pin PIPERX5STATUS1 PIPERX5STATUS1 input)
		(pin PIPERX5STATUS0 PIPERX5STATUS0 input)
		(pin CFGLINKSTATUSBANDWITHSTATUS CFGLINKSTATUSBANDWITHSTATUS output)
		(pin CFGDEVCONTROLAUXPOWEREN CFGDEVCONTROLAUXPOWEREN output)
		(pin RECEIVEDFUNCLVLRSTN RECEIVEDFUNCLVLRSTN output)
		(pin CFGPMTURNOFFOKN CFGPMTURNOFFOKN input)
		(pin TRNRDLLPDATA31 TRNRDLLPDATA31 output)
		(pin TRNRDLLPDATA30 TRNRDLLPDATA30 output)
		(pin TRNRDLLPDATA29 TRNRDLLPDATA29 output)
		(pin TRNRDLLPDATA28 TRNRDLLPDATA28 output)
		(pin TRNRDLLPDATA27 TRNRDLLPDATA27 output)
		(pin TRNRDLLPDATA26 TRNRDLLPDATA26 output)
		(pin TRNRDLLPDATA25 TRNRDLLPDATA25 output)
		(pin TRNRDLLPDATA24 TRNRDLLPDATA24 output)
		(pin TRNRDLLPDATA23 TRNRDLLPDATA23 output)
		(pin TRNRDLLPDATA22 TRNRDLLPDATA22 output)
		(pin TRNRDLLPDATA21 TRNRDLLPDATA21 output)
		(pin TRNRDLLPDATA20 TRNRDLLPDATA20 output)
		(pin TRNRDLLPDATA19 TRNRDLLPDATA19 output)
		(pin TRNRDLLPDATA18 TRNRDLLPDATA18 output)
		(pin TRNRDLLPDATA17 TRNRDLLPDATA17 output)
		(pin TRNRDLLPDATA16 TRNRDLLPDATA16 output)
		(pin TRNRDLLPDATA15 TRNRDLLPDATA15 output)
		(pin TRNRDLLPDATA14 TRNRDLLPDATA14 output)
		(pin TRNRDLLPDATA13 TRNRDLLPDATA13 output)
		(pin TRNRDLLPDATA12 TRNRDLLPDATA12 output)
		(pin TRNRDLLPDATA11 TRNRDLLPDATA11 output)
		(pin TRNRDLLPDATA10 TRNRDLLPDATA10 output)
		(pin TRNRDLLPDATA9 TRNRDLLPDATA9 output)
		(pin TRNRDLLPDATA8 TRNRDLLPDATA8 output)
		(pin TRNRDLLPDATA7 TRNRDLLPDATA7 output)
		(pin TRNRDLLPDATA6 TRNRDLLPDATA6 output)
		(pin TRNRDLLPDATA5 TRNRDLLPDATA5 output)
		(pin TRNRDLLPDATA4 TRNRDLLPDATA4 output)
		(pin TRNRDLLPDATA3 TRNRDLLPDATA3 output)
		(pin TRNRDLLPDATA2 TRNRDLLPDATA2 output)
		(pin TRNRDLLPDATA1 TRNRDLLPDATA1 output)
		(pin TRNRDLLPDATA0 TRNRDLLPDATA0 output)
		(pin USERCLKPREBUF USERCLKPREBUF input)
		(pin TRNTECRCGENN TRNTECRCGENN input)
		(pin PIPERX2POLARITY PIPERX2POLARITY output)
		(pin CMRSTN CMRSTN input)
		(pin CFGPMRCVREQACKN CFGPMRCVREQACKN output)
		(pin PIPETX5POWERDOWN1 PIPETX5POWERDOWN1 output)
		(pin PIPETX5POWERDOWN0 PIPETX5POWERDOWN0 output)
		(pin TL2ASPMSUSPENDCREDITCHECKOKN TL2ASPMSUSPENDCREDITCHECKOKN output)
		(pin PLRECEIVEDHOTRST PLRECEIVEDHOTRST output)
		(pin PIPERX1DATA15 PIPERX1DATA15 input)
		(pin PIPERX1DATA14 PIPERX1DATA14 input)
		(pin PIPERX1DATA13 PIPERX1DATA13 input)
		(pin PIPERX1DATA12 PIPERX1DATA12 input)
		(pin PIPERX1DATA11 PIPERX1DATA11 input)
		(pin PIPERX1DATA10 PIPERX1DATA10 input)
		(pin PIPERX1DATA9 PIPERX1DATA9 input)
		(pin PIPERX1DATA8 PIPERX1DATA8 input)
		(pin PIPERX1DATA7 PIPERX1DATA7 input)
		(pin PIPERX1DATA6 PIPERX1DATA6 input)
		(pin PIPERX1DATA5 PIPERX1DATA5 input)
		(pin PIPERX1DATA4 PIPERX1DATA4 input)
		(pin PIPERX1DATA3 PIPERX1DATA3 input)
		(pin PIPERX1DATA2 PIPERX1DATA2 input)
		(pin PIPERX1DATA1 PIPERX1DATA1 input)
		(pin PIPERX1DATA0 PIPERX1DATA0 input)
		(pin PIPERX5CHANISALIGNED PIPERX5CHANISALIGNED input)
		(pin PLTXPMSTATE2 PLTXPMSTATE2 output)
		(pin PLTXPMSTATE1 PLTXPMSTATE1 output)
		(pin PLTXPMSTATE0 PLTXPMSTATE0 output)
		(pin CFGDEVCONTROL2CPLTIMEOUTVAL3 CFGDEVCONTROL2CPLTIMEOUTVAL3 output)
		(pin CFGDEVCONTROL2CPLTIMEOUTVAL2 CFGDEVCONTROL2CPLTIMEOUTVAL2 output)
		(pin CFGDEVCONTROL2CPLTIMEOUTVAL1 CFGDEVCONTROL2CPLTIMEOUTVAL1 output)
		(pin CFGDEVCONTROL2CPLTIMEOUTVAL0 CFGDEVCONTROL2CPLTIMEOUTVAL0 output)
		(pin CFGPCIELINKSTATE2 CFGPCIELINKSTATE2 output)
		(pin CFGPCIELINKSTATE1 CFGPCIELINKSTATE1 output)
		(pin CFGPCIELINKSTATE0 CFGPCIELINKSTATE0 output)
		(pin PIPERX0DATA15 PIPERX0DATA15 input)
		(pin PIPERX0DATA14 PIPERX0DATA14 input)
		(pin PIPERX0DATA13 PIPERX0DATA13 input)
		(pin PIPERX0DATA12 PIPERX0DATA12 input)
		(pin PIPERX0DATA11 PIPERX0DATA11 input)
		(pin PIPERX0DATA10 PIPERX0DATA10 input)
		(pin PIPERX0DATA9 PIPERX0DATA9 input)
		(pin PIPERX0DATA8 PIPERX0DATA8 input)
		(pin PIPERX0DATA7 PIPERX0DATA7 input)
		(pin PIPERX0DATA6 PIPERX0DATA6 input)
		(pin PIPERX0DATA5 PIPERX0DATA5 input)
		(pin PIPERX0DATA4 PIPERX0DATA4 input)
		(pin PIPERX0DATA3 PIPERX0DATA3 input)
		(pin PIPERX0DATA2 PIPERX0DATA2 input)
		(pin PIPERX0DATA1 PIPERX0DATA1 input)
		(pin PIPERX0DATA0 PIPERX0DATA0 input)
		(pin PLINITIALLINKWIDTH2 PLINITIALLINKWIDTH2 output)
		(pin PLINITIALLINKWIDTH1 PLINITIALLINKWIDTH1 output)
		(pin PLINITIALLINKWIDTH0 PLINITIALLINKWIDTH0 output)
		(pin PIPERX2VALID PIPERX2VALID input)
		(pin LNKCLKEN LNKCLKEN output)
		(pin CFGPMCSRPOWERSTATE1 CFGPMCSRPOWERSTATE1 output)
		(pin CFGPMCSRPOWERSTATE0 CFGPMCSRPOWERSTATE0 output)
		(pin CFGPMCSRPMESTATUS CFGPMCSRPMESTATUS output)
		(pin CFGPMCSRPMEEN CFGPMCSRPMEEN output)
		(pin XILUNCONNOUT3 XILUNCONNOUT3 output)
		(pin XILUNCONNOUT2 XILUNCONNOUT2 output)
		(pin XILUNCONNOUT1 XILUNCONNOUT1 output)
		(pin XILUNCONNOUT0 XILUNCONNOUT0 output)
		(pin CFGAERECRCCHECKEN CFGAERECRCCHECKEN output)
		(pin CFGMSGRECEIVEDASSERTINTD CFGMSGRECEIVEDASSERTINTD output)
		(pin MIMTXRDATA68 MIMTXRDATA68 input)
		(pin MIMTXRDATA67 MIMTXRDATA67 input)
		(pin MIMTXRDATA66 MIMTXRDATA66 input)
		(pin MIMTXRDATA65 MIMTXRDATA65 input)
		(pin MIMTXRDATA64 MIMTXRDATA64 input)
		(pin MIMTXRDATA63 MIMTXRDATA63 input)
		(pin MIMTXRDATA62 MIMTXRDATA62 input)
		(pin MIMTXRDATA61 MIMTXRDATA61 input)
		(pin MIMTXRDATA60 MIMTXRDATA60 input)
		(pin MIMTXRDATA59 MIMTXRDATA59 input)
		(pin MIMTXRDATA58 MIMTXRDATA58 input)
		(pin MIMTXRDATA57 MIMTXRDATA57 input)
		(pin MIMTXRDATA56 MIMTXRDATA56 input)
		(pin MIMTXRDATA55 MIMTXRDATA55 input)
		(pin MIMTXRDATA54 MIMTXRDATA54 input)
		(pin MIMTXRDATA53 MIMTXRDATA53 input)
		(pin MIMTXRDATA52 MIMTXRDATA52 input)
		(pin MIMTXRDATA51 MIMTXRDATA51 input)
		(pin MIMTXRDATA50 MIMTXRDATA50 input)
		(pin MIMTXRDATA49 MIMTXRDATA49 input)
		(pin MIMTXRDATA48 MIMTXRDATA48 input)
		(pin MIMTXRDATA47 MIMTXRDATA47 input)
		(pin MIMTXRDATA46 MIMTXRDATA46 input)
		(pin MIMTXRDATA45 MIMTXRDATA45 input)
		(pin MIMTXRDATA44 MIMTXRDATA44 input)
		(pin MIMTXRDATA43 MIMTXRDATA43 input)
		(pin MIMTXRDATA42 MIMTXRDATA42 input)
		(pin MIMTXRDATA41 MIMTXRDATA41 input)
		(pin MIMTXRDATA40 MIMTXRDATA40 input)
		(pin MIMTXRDATA39 MIMTXRDATA39 input)
		(pin MIMTXRDATA38 MIMTXRDATA38 input)
		(pin MIMTXRDATA37 MIMTXRDATA37 input)
		(pin MIMTXRDATA36 MIMTXRDATA36 input)
		(pin MIMTXRDATA35 MIMTXRDATA35 input)
		(pin MIMTXRDATA34 MIMTXRDATA34 input)
		(pin MIMTXRDATA33 MIMTXRDATA33 input)
		(pin MIMTXRDATA32 MIMTXRDATA32 input)
		(pin MIMTXRDATA31 MIMTXRDATA31 input)
		(pin MIMTXRDATA30 MIMTXRDATA30 input)
		(pin MIMTXRDATA29 MIMTXRDATA29 input)
		(pin MIMTXRDATA28 MIMTXRDATA28 input)
		(pin MIMTXRDATA27 MIMTXRDATA27 input)
		(pin MIMTXRDATA26 MIMTXRDATA26 input)
		(pin MIMTXRDATA25 MIMTXRDATA25 input)
		(pin MIMTXRDATA24 MIMTXRDATA24 input)
		(pin MIMTXRDATA23 MIMTXRDATA23 input)
		(pin MIMTXRDATA22 MIMTXRDATA22 input)
		(pin MIMTXRDATA21 MIMTXRDATA21 input)
		(pin MIMTXRDATA20 MIMTXRDATA20 input)
		(pin MIMTXRDATA19 MIMTXRDATA19 input)
		(pin MIMTXRDATA18 MIMTXRDATA18 input)
		(pin MIMTXRDATA17 MIMTXRDATA17 input)
		(pin MIMTXRDATA16 MIMTXRDATA16 input)
		(pin MIMTXRDATA15 MIMTXRDATA15 input)
		(pin MIMTXRDATA14 MIMTXRDATA14 input)
		(pin MIMTXRDATA13 MIMTXRDATA13 input)
		(pin MIMTXRDATA12 MIMTXRDATA12 input)
		(pin MIMTXRDATA11 MIMTXRDATA11 input)
		(pin MIMTXRDATA10 MIMTXRDATA10 input)
		(pin MIMTXRDATA9 MIMTXRDATA9 input)
		(pin MIMTXRDATA8 MIMTXRDATA8 input)
		(pin MIMTXRDATA7 MIMTXRDATA7 input)
		(pin MIMTXRDATA6 MIMTXRDATA6 input)
		(pin MIMTXRDATA5 MIMTXRDATA5 input)
		(pin MIMTXRDATA4 MIMTXRDATA4 input)
		(pin MIMTXRDATA3 MIMTXRDATA3 input)
		(pin MIMTXRDATA2 MIMTXRDATA2 input)
		(pin MIMTXRDATA1 MIMTXRDATA1 input)
		(pin MIMTXRDATA0 MIMTXRDATA0 input)
		(pin MIMRXWEN MIMRXWEN output)
		(pin PIPETX6CHARISK1 PIPETX6CHARISK1 output)
		(pin PIPETX6CHARISK0 PIPETX6CHARISK0 output)
		(pin PIPERX4POLARITY PIPERX4POLARITY output)
		(pin CFGINTERRUPTMSIXENABLE CFGINTERRUPTMSIXENABLE output)
		(pin CFGINTERRUPTMSIENABLE CFGINTERRUPTMSIENABLE output)
		(pin SCANMODEN SCANMODEN input)
		(pin PIPETX0ELECIDLE PIPETX0ELECIDLE output)
		(pin CFGDEVCONTROLURERRREPORTINGEN CFGDEVCONTROLURERRREPORTINGEN output)
		(pin CFGDSBUSNUMBER7 CFGDSBUSNUMBER7 input)
		(pin CFGDSBUSNUMBER6 CFGDSBUSNUMBER6 input)
		(pin CFGDSBUSNUMBER5 CFGDSBUSNUMBER5 input)
		(pin CFGDSBUSNUMBER4 CFGDSBUSNUMBER4 input)
		(pin CFGDSBUSNUMBER3 CFGDSBUSNUMBER3 input)
		(pin CFGDSBUSNUMBER2 CFGDSBUSNUMBER2 input)
		(pin CFGDSBUSNUMBER1 CFGDSBUSNUMBER1 input)
		(pin CFGDSBUSNUMBER0 CFGDSBUSNUMBER0 input)
		(pin TL2ASPMSUSPENDREQN TL2ASPMSUSPENDREQN output)
		(pin CFGDI31 CFGDI31 input)
		(pin CFGDI30 CFGDI30 input)
		(pin CFGDI29 CFGDI29 input)
		(pin CFGDI28 CFGDI28 input)
		(pin CFGDI27 CFGDI27 input)
		(pin CFGDI26 CFGDI26 input)
		(pin CFGDI25 CFGDI25 input)
		(pin CFGDI24 CFGDI24 input)
		(pin CFGDI23 CFGDI23 input)
		(pin CFGDI22 CFGDI22 input)
		(pin CFGDI21 CFGDI21 input)
		(pin CFGDI20 CFGDI20 input)
		(pin CFGDI19 CFGDI19 input)
		(pin CFGDI18 CFGDI18 input)
		(pin CFGDI17 CFGDI17 input)
		(pin CFGDI16 CFGDI16 input)
		(pin CFGDI15 CFGDI15 input)
		(pin CFGDI14 CFGDI14 input)
		(pin CFGDI13 CFGDI13 input)
		(pin CFGDI12 CFGDI12 input)
		(pin CFGDI11 CFGDI11 input)
		(pin CFGDI10 CFGDI10 input)
		(pin CFGDI9 CFGDI9 input)
		(pin CFGDI8 CFGDI8 input)
		(pin CFGDI7 CFGDI7 input)
		(pin CFGDI6 CFGDI6 input)
		(pin CFGDI5 CFGDI5 input)
		(pin CFGDI4 CFGDI4 input)
		(pin CFGDI3 CFGDI3 input)
		(pin CFGDI2 CFGDI2 input)
		(pin CFGDI1 CFGDI1 input)
		(pin CFGDI0 CFGDI0 input)
		(pin PIPERX7CHARISK1 PIPERX7CHARISK1 input)
		(pin PIPERX7CHARISK0 PIPERX7CHARISK0 input)
		(pin DBGSCLRI DBGSCLRI output)
		(pin PIPETX7DATA15 PIPETX7DATA15 output)
		(pin PIPETX7DATA14 PIPETX7DATA14 output)
		(pin PIPETX7DATA13 PIPETX7DATA13 output)
		(pin PIPETX7DATA12 PIPETX7DATA12 output)
		(pin PIPETX7DATA11 PIPETX7DATA11 output)
		(pin PIPETX7DATA10 PIPETX7DATA10 output)
		(pin PIPETX7DATA9 PIPETX7DATA9 output)
		(pin PIPETX7DATA8 PIPETX7DATA8 output)
		(pin PIPETX7DATA7 PIPETX7DATA7 output)
		(pin PIPETX7DATA6 PIPETX7DATA6 output)
		(pin PIPETX7DATA5 PIPETX7DATA5 output)
		(pin PIPETX7DATA4 PIPETX7DATA4 output)
		(pin PIPETX7DATA3 PIPETX7DATA3 output)
		(pin PIPETX7DATA2 PIPETX7DATA2 output)
		(pin PIPETX7DATA1 PIPETX7DATA1 output)
		(pin PIPETX7DATA0 PIPETX7DATA0 output)
		(pin PIPETXMARGIN2 PIPETXMARGIN2 output)
		(pin PIPETXMARGIN1 PIPETXMARGIN1 output)
		(pin PIPETXMARGIN0 PIPETXMARGIN0 output)
		(pin PIPERX3POLARITY PIPERX3POLARITY output)
		(pin DBGMODE1 DBGMODE1 input)
		(pin DBGMODE0 DBGMODE0 input)
		(pin DBGVECC11 DBGVECC11 output)
		(pin DBGVECC10 DBGVECC10 output)
		(pin DBGVECC9 DBGVECC9 output)
		(pin DBGVECC8 DBGVECC8 output)
		(pin DBGVECC7 DBGVECC7 output)
		(pin DBGVECC6 DBGVECC6 output)
		(pin DBGVECC5 DBGVECC5 output)
		(pin DBGVECC4 DBGVECC4 output)
		(pin DBGVECC3 DBGVECC3 output)
		(pin DBGVECC2 DBGVECC2 output)
		(pin DBGVECC1 DBGVECC1 output)
		(pin DBGVECC0 DBGVECC0 output)
		(pin MIMRXRADDR12 MIMRXRADDR12 output)
		(pin MIMRXRADDR11 MIMRXRADDR11 output)
		(pin MIMRXRADDR10 MIMRXRADDR10 output)
		(pin MIMRXRADDR9 MIMRXRADDR9 output)
		(pin MIMRXRADDR8 MIMRXRADDR8 output)
		(pin MIMRXRADDR7 MIMRXRADDR7 output)
		(pin MIMRXRADDR6 MIMRXRADDR6 output)
		(pin MIMRXRADDR5 MIMRXRADDR5 output)
		(pin MIMRXRADDR4 MIMRXRADDR4 output)
		(pin MIMRXRADDR3 MIMRXRADDR3 output)
		(pin MIMRXRADDR2 MIMRXRADDR2 output)
		(pin MIMRXRADDR1 MIMRXRADDR1 output)
		(pin MIMRXRADDR0 MIMRXRADDR0 output)
		(pin PIPETX1CHARISK1 PIPETX1CHARISK1 output)
		(pin PIPETX1CHARISK0 PIPETX1CHARISK0 output)
		(pin PIPERX1ELECIDLE PIPERX1ELECIDLE input)
		(pin TRNRECRCERRN TRNRECRCERRN output)
		(pin PIPERX7ELECIDLE PIPERX7ELECIDLE input)
		(pin CFGDEVSTATUSCORRERRDETECTED CFGDEVSTATUSCORRERRDETECTED output)
		(pin LL2BADTLPERRN LL2BADTLPERRN output)
		(pin SCANENABLEN SCANENABLEN input)
		(pin PIPETX3COMPLIANCE PIPETX3COMPLIANCE output)
		(pin CFGDEVCONTROLEXTTAGEN CFGDEVCONTROLEXTTAGEN output)
		(pin CFGPMSENDPMNAKN CFGPMSENDPMNAKN input)
		(pin TL2PPMSUSPENDOKN TL2PPMSUSPENDOKN output)
		(pin PIPERX4DATA15 PIPERX4DATA15 input)
		(pin PIPERX4DATA14 PIPERX4DATA14 input)
		(pin PIPERX4DATA13 PIPERX4DATA13 input)
		(pin PIPERX4DATA12 PIPERX4DATA12 input)
		(pin PIPERX4DATA11 PIPERX4DATA11 input)
		(pin PIPERX4DATA10 PIPERX4DATA10 input)
		(pin PIPERX4DATA9 PIPERX4DATA9 input)
		(pin PIPERX4DATA8 PIPERX4DATA8 input)
		(pin PIPERX4DATA7 PIPERX4DATA7 input)
		(pin PIPERX4DATA6 PIPERX4DATA6 input)
		(pin PIPERX4DATA5 PIPERX4DATA5 input)
		(pin PIPERX4DATA4 PIPERX4DATA4 input)
		(pin PIPERX4DATA3 PIPERX4DATA3 input)
		(pin PIPERX4DATA2 PIPERX4DATA2 input)
		(pin PIPERX4DATA1 PIPERX4DATA1 input)
		(pin PIPERX4DATA0 PIPERX4DATA0 input)
		(pin PIPERX1PHYSTATUS PIPERX1PHYSTATUS input)
		(pin DLRSTN DLRSTN input)
		(pin PIPERX3VALID PIPERX3VALID input)
		(pin MIMRXWADDR12 MIMRXWADDR12 output)
		(pin MIMRXWADDR11 MIMRXWADDR11 output)
		(pin MIMRXWADDR10 MIMRXWADDR10 output)
		(pin MIMRXWADDR9 MIMRXWADDR9 output)
		(pin MIMRXWADDR8 MIMRXWADDR8 output)
		(pin MIMRXWADDR7 MIMRXWADDR7 output)
		(pin MIMRXWADDR6 MIMRXWADDR6 output)
		(pin MIMRXWADDR5 MIMRXWADDR5 output)
		(pin MIMRXWADDR4 MIMRXWADDR4 output)
		(pin MIMRXWADDR3 MIMRXWADDR3 output)
		(pin MIMRXWADDR2 MIMRXWADDR2 output)
		(pin MIMRXWADDR1 MIMRXWADDR1 output)
		(pin MIMRXWADDR0 MIMRXWADDR0 output)
		(pin CFGSLOTCONTROLELECTROMECHILCTLPULSE CFGSLOTCONTROLELECTROMECHILCTLPULSE output)
		(pin CMSTICKYRSTN CMSTICKYRSTN input)
		(pin CFGPMRCVENTERL1N CFGPMRCVENTERL1N output)
		(pin LL2SUSPENDNOWN LL2SUSPENDNOWN input)
		(pin TRNFCCPLD11 TRNFCCPLD11 output)
		(pin TRNFCCPLD10 TRNFCCPLD10 output)
		(pin TRNFCCPLD9 TRNFCCPLD9 output)
		(pin TRNFCCPLD8 TRNFCCPLD8 output)
		(pin TRNFCCPLD7 TRNFCCPLD7 output)
		(pin TRNFCCPLD6 TRNFCCPLD6 output)
		(pin TRNFCCPLD5 TRNFCCPLD5 output)
		(pin TRNFCCPLD4 TRNFCCPLD4 output)
		(pin TRNFCCPLD3 TRNFCCPLD3 output)
		(pin TRNFCCPLD2 TRNFCCPLD2 output)
		(pin TRNFCCPLD1 TRNFCCPLD1 output)
		(pin TRNFCCPLD0 TRNFCCPLD0 output)
		(pin CFGPORTNUMBER7 CFGPORTNUMBER7 input)
		(pin CFGPORTNUMBER6 CFGPORTNUMBER6 input)
		(pin CFGPORTNUMBER5 CFGPORTNUMBER5 input)
		(pin CFGPORTNUMBER4 CFGPORTNUMBER4 input)
		(pin CFGPORTNUMBER3 CFGPORTNUMBER3 input)
		(pin CFGPORTNUMBER2 CFGPORTNUMBER2 input)
		(pin CFGPORTNUMBER1 CFGPORTNUMBER1 input)
		(pin CFGPORTNUMBER0 CFGPORTNUMBER0 input)
		(pin LL2TFCINIT1SEQN LL2TFCINIT1SEQN output)
		(pin MIMTXWADDR12 MIMTXWADDR12 output)
		(pin MIMTXWADDR11 MIMTXWADDR11 output)
		(pin MIMTXWADDR10 MIMTXWADDR10 output)
		(pin MIMTXWADDR9 MIMTXWADDR9 output)
		(pin MIMTXWADDR8 MIMTXWADDR8 output)
		(pin MIMTXWADDR7 MIMTXWADDR7 output)
		(pin MIMTXWADDR6 MIMTXWADDR6 output)
		(pin MIMTXWADDR5 MIMTXWADDR5 output)
		(pin MIMTXWADDR4 MIMTXWADDR4 output)
		(pin MIMTXWADDR3 MIMTXWADDR3 output)
		(pin MIMTXWADDR2 MIMTXWADDR2 output)
		(pin MIMTXWADDR1 MIMTXWADDR1 output)
		(pin MIMTXWADDR0 MIMTXWADDR0 output)
		(pin PIPETX1COMPLIANCE PIPETX1COMPLIANCE output)
		(pin PIPETX7COMPLIANCE PIPETX7COMPLIANCE output)
		(pin PIPETX5CHARISK1 PIPETX5CHARISK1 output)
		(pin PIPETX5CHARISK0 PIPETX5CHARISK0 output)
		(pin PIPERX2CHARISK1 PIPERX2CHARISK1 input)
		(pin PIPERX2CHARISK0 PIPERX2CHARISK0 input)
		(pin PLTRANSMITHOTRST PLTRANSMITHOTRST input)
		(element PCIE_2_0 1829 # BEL
			(pin CFGAERECRCCHECKEN output)
			(pin CFGAERECRCGENEN output)
			(pin CFGBYTEENN0 input)
			(pin CFGBYTEENN1 input)
			(pin CFGBYTEENN2 input)
			(pin CFGBYTEENN3 input)
			(pin CFGCOMMANDBUSMASTERENABLE output)
			(pin CFGCOMMANDINTERRUPTDISABLE output)
			(pin CFGCOMMANDIOENABLE output)
			(pin CFGCOMMANDMEMENABLE output)
			(pin CFGCOMMANDSERREN output)
			(pin CFGDEVCONTROLAUXPOWEREN output)
			(pin CFGDEVCONTROLCORRERRREPORTINGEN output)
			(pin CFGDEVCONTROLENABLERO output)
			(pin CFGDEVCONTROLEXTTAGEN output)
			(pin CFGDEVCONTROLFATALERRREPORTINGEN output)
			(pin CFGDEVCONTROLMAXPAYLOAD0 output)
			(pin CFGDEVCONTROLMAXPAYLOAD1 output)
			(pin CFGDEVCONTROLMAXPAYLOAD2 output)
			(pin CFGDEVCONTROLMAXREADREQ0 output)
			(pin CFGDEVCONTROLMAXREADREQ1 output)
			(pin CFGDEVCONTROLMAXREADREQ2 output)
			(pin CFGDEVCONTROLNONFATALREPORTINGEN output)
			(pin CFGDEVCONTROLNOSNOOPEN output)
			(pin CFGDEVCONTROLPHANTOMEN output)
			(pin CFGDEVCONTROLURERRREPORTINGEN output)
			(pin CFGDEVCONTROL2CPLTIMEOUTDIS output)
			(pin CFGDEVCONTROL2CPLTIMEOUTVAL0 output)
			(pin CFGDEVCONTROL2CPLTIMEOUTVAL1 output)
			(pin CFGDEVCONTROL2CPLTIMEOUTVAL2 output)
			(pin CFGDEVCONTROL2CPLTIMEOUTVAL3 output)
			(pin CFGDEVSTATUSCORRERRDETECTED output)
			(pin CFGDEVSTATUSFATALERRDETECTED output)
			(pin CFGDEVSTATUSNONFATALERRDETECTED output)
			(pin CFGDEVSTATUSURDETECTED output)
			(pin CFGDI0 input)
			(pin CFGDI1 input)
			(pin CFGDI2 input)
			(pin CFGDI3 input)
			(pin CFGDI4 input)
			(pin CFGDI5 input)
			(pin CFGDI6 input)
			(pin CFGDI7 input)
			(pin CFGDI8 input)
			(pin CFGDI9 input)
			(pin CFGDI10 input)
			(pin CFGDI11 input)
			(pin CFGDI12 input)
			(pin CFGDI13 input)
			(pin CFGDI14 input)
			(pin CFGDI15 input)
			(pin CFGDI16 input)
			(pin CFGDI17 input)
			(pin CFGDI18 input)
			(pin CFGDI19 input)
			(pin CFGDI20 input)
			(pin CFGDI21 input)
			(pin CFGDI22 input)
			(pin CFGDI23 input)
			(pin CFGDI24 input)
			(pin CFGDI25 input)
			(pin CFGDI26 input)
			(pin CFGDI27 input)
			(pin CFGDI28 input)
			(pin CFGDI29 input)
			(pin CFGDI30 input)
			(pin CFGDI31 input)
			(pin CFGDO0 output)
			(pin CFGDO1 output)
			(pin CFGDO2 output)
			(pin CFGDO3 output)
			(pin CFGDO4 output)
			(pin CFGDO5 output)
			(pin CFGDO6 output)
			(pin CFGDO7 output)
			(pin CFGDO8 output)
			(pin CFGDO9 output)
			(pin CFGDO10 output)
			(pin CFGDO11 output)
			(pin CFGDO12 output)
			(pin CFGDO13 output)
			(pin CFGDO14 output)
			(pin CFGDO15 output)
			(pin CFGDO16 output)
			(pin CFGDO17 output)
			(pin CFGDO18 output)
			(pin CFGDO19 output)
			(pin CFGDO20 output)
			(pin CFGDO21 output)
			(pin CFGDO22 output)
			(pin CFGDO23 output)
			(pin CFGDO24 output)
			(pin CFGDO25 output)
			(pin CFGDO26 output)
			(pin CFGDO27 output)
			(pin CFGDO28 output)
			(pin CFGDO29 output)
			(pin CFGDO30 output)
			(pin CFGDO31 output)
			(pin CFGDSBUSNUMBER0 input)
			(pin CFGDSBUSNUMBER1 input)
			(pin CFGDSBUSNUMBER2 input)
			(pin CFGDSBUSNUMBER3 input)
			(pin CFGDSBUSNUMBER4 input)
			(pin CFGDSBUSNUMBER5 input)
			(pin CFGDSBUSNUMBER6 input)
			(pin CFGDSBUSNUMBER7 input)
			(pin CFGDSDEVICENUMBER0 input)
			(pin CFGDSDEVICENUMBER1 input)
			(pin CFGDSDEVICENUMBER2 input)
			(pin CFGDSDEVICENUMBER3 input)
			(pin CFGDSDEVICENUMBER4 input)
			(pin CFGDSFUNCTIONNUMBER0 input)
			(pin CFGDSFUNCTIONNUMBER1 input)
			(pin CFGDSFUNCTIONNUMBER2 input)
			(pin CFGDSN0 input)
			(pin CFGDSN1 input)
			(pin CFGDSN2 input)
			(pin CFGDSN3 input)
			(pin CFGDSN4 input)
			(pin CFGDSN5 input)
			(pin CFGDSN6 input)
			(pin CFGDSN7 input)
			(pin CFGDSN8 input)
			(pin CFGDSN9 input)
			(pin CFGDSN10 input)
			(pin CFGDSN11 input)
			(pin CFGDSN12 input)
			(pin CFGDSN13 input)
			(pin CFGDSN14 input)
			(pin CFGDSN15 input)
			(pin CFGDSN16 input)
			(pin CFGDSN17 input)
			(pin CFGDSN18 input)
			(pin CFGDSN19 input)
			(pin CFGDSN20 input)
			(pin CFGDSN21 input)
			(pin CFGDSN22 input)
			(pin CFGDSN23 input)
			(pin CFGDSN24 input)
			(pin CFGDSN25 input)
			(pin CFGDSN26 input)
			(pin CFGDSN27 input)
			(pin CFGDSN28 input)
			(pin CFGDSN29 input)
			(pin CFGDSN30 input)
			(pin CFGDSN31 input)
			(pin CFGDSN32 input)
			(pin CFGDSN33 input)
			(pin CFGDSN34 input)
			(pin CFGDSN35 input)
			(pin CFGDSN36 input)
			(pin CFGDSN37 input)
			(pin CFGDSN38 input)
			(pin CFGDSN39 input)
			(pin CFGDSN40 input)
			(pin CFGDSN41 input)
			(pin CFGDSN42 input)
			(pin CFGDSN43 input)
			(pin CFGDSN44 input)
			(pin CFGDSN45 input)
			(pin CFGDSN46 input)
			(pin CFGDSN47 input)
			(pin CFGDSN48 input)
			(pin CFGDSN49 input)
			(pin CFGDSN50 input)
			(pin CFGDSN51 input)
			(pin CFGDSN52 input)
			(pin CFGDSN53 input)
			(pin CFGDSN54 input)
			(pin CFGDSN55 input)
			(pin CFGDSN56 input)
			(pin CFGDSN57 input)
			(pin CFGDSN58 input)
			(pin CFGDSN59 input)
			(pin CFGDSN60 input)
			(pin CFGDSN61 input)
			(pin CFGDSN62 input)
			(pin CFGDSN63 input)
			(pin CFGDWADDR0 input)
			(pin CFGDWADDR1 input)
			(pin CFGDWADDR2 input)
			(pin CFGDWADDR3 input)
			(pin CFGDWADDR4 input)
			(pin CFGDWADDR5 input)
			(pin CFGDWADDR6 input)
			(pin CFGDWADDR7 input)
			(pin CFGDWADDR8 input)
			(pin CFGDWADDR9 input)
			(pin CFGERRACSN input)
			(pin CFGERRAERHEADERLOGSETN output)
			(pin CFGERRAERHEADERLOG0 input)
			(pin CFGERRAERHEADERLOG1 input)
			(pin CFGERRAERHEADERLOG2 input)
			(pin CFGERRAERHEADERLOG3 input)
			(pin CFGERRAERHEADERLOG4 input)
			(pin CFGERRAERHEADERLOG5 input)
			(pin CFGERRAERHEADERLOG6 input)
			(pin CFGERRAERHEADERLOG7 input)
			(pin CFGERRAERHEADERLOG8 input)
			(pin CFGERRAERHEADERLOG9 input)
			(pin CFGERRAERHEADERLOG10 input)
			(pin CFGERRAERHEADERLOG11 input)
			(pin CFGERRAERHEADERLOG12 input)
			(pin CFGERRAERHEADERLOG13 input)
			(pin CFGERRAERHEADERLOG14 input)
			(pin CFGERRAERHEADERLOG15 input)
			(pin CFGERRAERHEADERLOG16 input)
			(pin CFGERRAERHEADERLOG17 input)
			(pin CFGERRAERHEADERLOG18 input)
			(pin CFGERRAERHEADERLOG19 input)
			(pin CFGERRAERHEADERLOG20 input)
			(pin CFGERRAERHEADERLOG21 input)
			(pin CFGERRAERHEADERLOG22 input)
			(pin CFGERRAERHEADERLOG23 input)
			(pin CFGERRAERHEADERLOG24 input)
			(pin CFGERRAERHEADERLOG25 input)
			(pin CFGERRAERHEADERLOG26 input)
			(pin CFGERRAERHEADERLOG27 input)
			(pin CFGERRAERHEADERLOG28 input)
			(pin CFGERRAERHEADERLOG29 input)
			(pin CFGERRAERHEADERLOG30 input)
			(pin CFGERRAERHEADERLOG31 input)
			(pin CFGERRAERHEADERLOG32 input)
			(pin CFGERRAERHEADERLOG33 input)
			(pin CFGERRAERHEADERLOG34 input)
			(pin CFGERRAERHEADERLOG35 input)
			(pin CFGERRAERHEADERLOG36 input)
			(pin CFGERRAERHEADERLOG37 input)
			(pin CFGERRAERHEADERLOG38 input)
			(pin CFGERRAERHEADERLOG39 input)
			(pin CFGERRAERHEADERLOG40 input)
			(pin CFGERRAERHEADERLOG41 input)
			(pin CFGERRAERHEADERLOG42 input)
			(pin CFGERRAERHEADERLOG43 input)
			(pin CFGERRAERHEADERLOG44 input)
			(pin CFGERRAERHEADERLOG45 input)
			(pin CFGERRAERHEADERLOG46 input)
			(pin CFGERRAERHEADERLOG47 input)
			(pin CFGERRAERHEADERLOG48 input)
			(pin CFGERRAERHEADERLOG49 input)
			(pin CFGERRAERHEADERLOG50 input)
			(pin CFGERRAERHEADERLOG51 input)
			(pin CFGERRAERHEADERLOG52 input)
			(pin CFGERRAERHEADERLOG53 input)
			(pin CFGERRAERHEADERLOG54 input)
			(pin CFGERRAERHEADERLOG55 input)
			(pin CFGERRAERHEADERLOG56 input)
			(pin CFGERRAERHEADERLOG57 input)
			(pin CFGERRAERHEADERLOG58 input)
			(pin CFGERRAERHEADERLOG59 input)
			(pin CFGERRAERHEADERLOG60 input)
			(pin CFGERRAERHEADERLOG61 input)
			(pin CFGERRAERHEADERLOG62 input)
			(pin CFGERRAERHEADERLOG63 input)
			(pin CFGERRAERHEADERLOG64 input)
			(pin CFGERRAERHEADERLOG65 input)
			(pin CFGERRAERHEADERLOG66 input)
			(pin CFGERRAERHEADERLOG67 input)
			(pin CFGERRAERHEADERLOG68 input)
			(pin CFGERRAERHEADERLOG69 input)
			(pin CFGERRAERHEADERLOG70 input)
			(pin CFGERRAERHEADERLOG71 input)
			(pin CFGERRAERHEADERLOG72 input)
			(pin CFGERRAERHEADERLOG73 input)
			(pin CFGERRAERHEADERLOG74 input)
			(pin CFGERRAERHEADERLOG75 input)
			(pin CFGERRAERHEADERLOG76 input)
			(pin CFGERRAERHEADERLOG77 input)
			(pin CFGERRAERHEADERLOG78 input)
			(pin CFGERRAERHEADERLOG79 input)
			(pin CFGERRAERHEADERLOG80 input)
			(pin CFGERRAERHEADERLOG81 input)
			(pin CFGERRAERHEADERLOG82 input)
			(pin CFGERRAERHEADERLOG83 input)
			(pin CFGERRAERHEADERLOG84 input)
			(pin CFGERRAERHEADERLOG85 input)
			(pin CFGERRAERHEADERLOG86 input)
			(pin CFGERRAERHEADERLOG87 input)
			(pin CFGERRAERHEADERLOG88 input)
			(pin CFGERRAERHEADERLOG89 input)
			(pin CFGERRAERHEADERLOG90 input)
			(pin CFGERRAERHEADERLOG91 input)
			(pin CFGERRAERHEADERLOG92 input)
			(pin CFGERRAERHEADERLOG93 input)
			(pin CFGERRAERHEADERLOG94 input)
			(pin CFGERRAERHEADERLOG95 input)
			(pin CFGERRAERHEADERLOG96 input)
			(pin CFGERRAERHEADERLOG97 input)
			(pin CFGERRAERHEADERLOG98 input)
			(pin CFGERRAERHEADERLOG99 input)
			(pin CFGERRAERHEADERLOG100 input)
			(pin CFGERRAERHEADERLOG101 input)
			(pin CFGERRAERHEADERLOG102 input)
			(pin CFGERRAERHEADERLOG103 input)
			(pin CFGERRAERHEADERLOG104 input)
			(pin CFGERRAERHEADERLOG105 input)
			(pin CFGERRAERHEADERLOG106 input)
			(pin CFGERRAERHEADERLOG107 input)
			(pin CFGERRAERHEADERLOG108 input)
			(pin CFGERRAERHEADERLOG109 input)
			(pin CFGERRAERHEADERLOG110 input)
			(pin CFGERRAERHEADERLOG111 input)
			(pin CFGERRAERHEADERLOG112 input)
			(pin CFGERRAERHEADERLOG113 input)
			(pin CFGERRAERHEADERLOG114 input)
			(pin CFGERRAERHEADERLOG115 input)
			(pin CFGERRAERHEADERLOG116 input)
			(pin CFGERRAERHEADERLOG117 input)
			(pin CFGERRAERHEADERLOG118 input)
			(pin CFGERRAERHEADERLOG119 input)
			(pin CFGERRAERHEADERLOG120 input)
			(pin CFGERRAERHEADERLOG121 input)
			(pin CFGERRAERHEADERLOG122 input)
			(pin CFGERRAERHEADERLOG123 input)
			(pin CFGERRAERHEADERLOG124 input)
			(pin CFGERRAERHEADERLOG125 input)
			(pin CFGERRAERHEADERLOG126 input)
			(pin CFGERRAERHEADERLOG127 input)
			(pin CFGERRCORN input)
			(pin CFGERRCPLABORTN input)
			(pin CFGERRCPLRDYN output)
			(pin CFGERRCPLTIMEOUTN input)
			(pin CFGERRCPLUNEXPECTN input)
			(pin CFGERRECRCN input)
			(pin CFGERRLOCKEDN input)
			(pin CFGERRPOSTEDN input)
			(pin CFGERRTLPCPLHEADER0 input)
			(pin CFGERRTLPCPLHEADER1 input)
			(pin CFGERRTLPCPLHEADER2 input)
			(pin CFGERRTLPCPLHEADER3 input)
			(pin CFGERRTLPCPLHEADER4 input)
			(pin CFGERRTLPCPLHEADER5 input)
			(pin CFGERRTLPCPLHEADER6 input)
			(pin CFGERRTLPCPLHEADER7 input)
			(pin CFGERRTLPCPLHEADER8 input)
			(pin CFGERRTLPCPLHEADER9 input)
			(pin CFGERRTLPCPLHEADER10 input)
			(pin CFGERRTLPCPLHEADER11 input)
			(pin CFGERRTLPCPLHEADER12 input)
			(pin CFGERRTLPCPLHEADER13 input)
			(pin CFGERRTLPCPLHEADER14 input)
			(pin CFGERRTLPCPLHEADER15 input)
			(pin CFGERRTLPCPLHEADER16 input)
			(pin CFGERRTLPCPLHEADER17 input)
			(pin CFGERRTLPCPLHEADER18 input)
			(pin CFGERRTLPCPLHEADER19 input)
			(pin CFGERRTLPCPLHEADER20 input)
			(pin CFGERRTLPCPLHEADER21 input)
			(pin CFGERRTLPCPLHEADER22 input)
			(pin CFGERRTLPCPLHEADER23 input)
			(pin CFGERRTLPCPLHEADER24 input)
			(pin CFGERRTLPCPLHEADER25 input)
			(pin CFGERRTLPCPLHEADER26 input)
			(pin CFGERRTLPCPLHEADER27 input)
			(pin CFGERRTLPCPLHEADER28 input)
			(pin CFGERRTLPCPLHEADER29 input)
			(pin CFGERRTLPCPLHEADER30 input)
			(pin CFGERRTLPCPLHEADER31 input)
			(pin CFGERRTLPCPLHEADER32 input)
			(pin CFGERRTLPCPLHEADER33 input)
			(pin CFGERRTLPCPLHEADER34 input)
			(pin CFGERRTLPCPLHEADER35 input)
			(pin CFGERRTLPCPLHEADER36 input)
			(pin CFGERRTLPCPLHEADER37 input)
			(pin CFGERRTLPCPLHEADER38 input)
			(pin CFGERRTLPCPLHEADER39 input)
			(pin CFGERRTLPCPLHEADER40 input)
			(pin CFGERRTLPCPLHEADER41 input)
			(pin CFGERRTLPCPLHEADER42 input)
			(pin CFGERRTLPCPLHEADER43 input)
			(pin CFGERRTLPCPLHEADER44 input)
			(pin CFGERRTLPCPLHEADER45 input)
			(pin CFGERRTLPCPLHEADER46 input)
			(pin CFGERRTLPCPLHEADER47 input)
			(pin CFGERRURN input)
			(pin CFGINTERRUPTASSERTN input)
			(pin CFGINTERRUPTDI0 input)
			(pin CFGINTERRUPTDI1 input)
			(pin CFGINTERRUPTDI2 input)
			(pin CFGINTERRUPTDI3 input)
			(pin CFGINTERRUPTDI4 input)
			(pin CFGINTERRUPTDI5 input)
			(pin CFGINTERRUPTDI6 input)
			(pin CFGINTERRUPTDI7 input)
			(pin CFGINTERRUPTDO0 output)
			(pin CFGINTERRUPTDO1 output)
			(pin CFGINTERRUPTDO2 output)
			(pin CFGINTERRUPTDO3 output)
			(pin CFGINTERRUPTDO4 output)
			(pin CFGINTERRUPTDO5 output)
			(pin CFGINTERRUPTDO6 output)
			(pin CFGINTERRUPTDO7 output)
			(pin CFGINTERRUPTMMENABLE0 output)
			(pin CFGINTERRUPTMMENABLE1 output)
			(pin CFGINTERRUPTMMENABLE2 output)
			(pin CFGINTERRUPTMSIENABLE output)
			(pin CFGINTERRUPTMSIXENABLE output)
			(pin CFGINTERRUPTMSIXFM output)
			(pin CFGINTERRUPTN input)
			(pin CFGINTERRUPTRDYN output)
			(pin CFGLINKCONTROLASPMCONTROL0 output)
			(pin CFGLINKCONTROLASPMCONTROL1 output)
			(pin CFGLINKCONTROLAUTOBANDWIDTHINTEN output)
			(pin CFGLINKCONTROLBANDWIDTHINTEN output)
			(pin CFGLINKCONTROLCLOCKPMEN output)
			(pin CFGLINKCONTROLCOMMONCLOCK output)
			(pin CFGLINKCONTROLEXTENDEDSYNC output)
			(pin CFGLINKCONTROLHWAUTOWIDTHDIS output)
			(pin CFGLINKCONTROLLINKDISABLE output)
			(pin CFGLINKCONTROLRCB output)
			(pin CFGLINKCONTROLRETRAINLINK output)
			(pin CFGLINKSTATUSAUTOBANDWIDTHSTATUS output)
			(pin CFGLINKSTATUSBANDWITHSTATUS output)
			(pin CFGLINKSTATUSCURRENTSPEED0 output)
			(pin CFGLINKSTATUSCURRENTSPEED1 output)
			(pin CFGLINKSTATUSDLLACTIVE output)
			(pin CFGLINKSTATUSLINKTRAINING output)
			(pin CFGLINKSTATUSNEGOTIATEDWIDTH0 output)
			(pin CFGLINKSTATUSNEGOTIATEDWIDTH1 output)
			(pin CFGLINKSTATUSNEGOTIATEDWIDTH2 output)
			(pin CFGLINKSTATUSNEGOTIATEDWIDTH3 output)
			(pin CFGMSGDATA0 output)
			(pin CFGMSGDATA1 output)
			(pin CFGMSGDATA2 output)
			(pin CFGMSGDATA3 output)
			(pin CFGMSGDATA4 output)
			(pin CFGMSGDATA5 output)
			(pin CFGMSGDATA6 output)
			(pin CFGMSGDATA7 output)
			(pin CFGMSGDATA8 output)
			(pin CFGMSGDATA9 output)
			(pin CFGMSGDATA10 output)
			(pin CFGMSGDATA11 output)
			(pin CFGMSGDATA12 output)
			(pin CFGMSGDATA13 output)
			(pin CFGMSGDATA14 output)
			(pin CFGMSGDATA15 output)
			(pin CFGMSGRECEIVED output)
			(pin CFGMSGRECEIVEDASSERTINTA output)
			(pin CFGMSGRECEIVEDASSERTINTB output)
			(pin CFGMSGRECEIVEDASSERTINTC output)
			(pin CFGMSGRECEIVEDASSERTINTD output)
			(pin CFGMSGRECEIVEDDEASSERTINTA output)
			(pin CFGMSGRECEIVEDDEASSERTINTB output)
			(pin CFGMSGRECEIVEDDEASSERTINTC output)
			(pin CFGMSGRECEIVEDDEASSERTINTD output)
			(pin CFGMSGRECEIVEDERRCOR output)
			(pin CFGMSGRECEIVEDERRFATAL output)
			(pin CFGMSGRECEIVEDERRNONFATAL output)
			(pin CFGMSGRECEIVEDPMASNAK output)
			(pin CFGMSGRECEIVEDPMETO output)
			(pin CFGMSGRECEIVEDPMETOACK output)
			(pin CFGMSGRECEIVEDPMPME output)
			(pin CFGMSGRECEIVEDSETSLOTPOWERLIMIT output)
			(pin CFGMSGRECEIVEDUNLOCK output)
			(pin CFGPCIELINKSTATE0 output)
			(pin CFGPCIELINKSTATE1 output)
			(pin CFGPCIELINKSTATE2 output)
			(pin CFGPMCSRPMEEN output)
			(pin CFGPMCSRPMESTATUS output)
			(pin CFGPMCSRPOWERSTATE0 output)
			(pin CFGPMCSRPOWERSTATE1 output)
			(pin CFGPMDIRECTASPML1N input)
			(pin CFGPMRCVASREQL1N output)
			(pin CFGPMRCVENTERL1N output)
			(pin CFGPMRCVENTERL23N output)
			(pin CFGPMRCVREQACKN output)
			(pin CFGPMSENDPMACKN input)
			(pin CFGPMSENDPMETON input)
			(pin CFGPMSENDPMNAKN input)
			(pin CFGPMTURNOFFOKN input)
			(pin CFGPMWAKEN input)
			(pin CFGPORTNUMBER0 input)
			(pin CFGPORTNUMBER1 input)
			(pin CFGPORTNUMBER2 input)
			(pin CFGPORTNUMBER3 input)
			(pin CFGPORTNUMBER4 input)
			(pin CFGPORTNUMBER5 input)
			(pin CFGPORTNUMBER6 input)
			(pin CFGPORTNUMBER7 input)
			(pin CFGRDENN input)
			(pin CFGRDWRDONEN output)
			(pin CFGSLOTCONTROLELECTROMECHILCTLPULSE output)
			(pin CFGTRANSACTION output)
			(pin CFGTRANSACTIONADDR0 output)
			(pin CFGTRANSACTIONADDR1 output)
			(pin CFGTRANSACTIONADDR2 output)
			(pin CFGTRANSACTIONADDR3 output)
			(pin CFGTRANSACTIONADDR4 output)
			(pin CFGTRANSACTIONADDR5 output)
			(pin CFGTRANSACTIONADDR6 output)
			(pin CFGTRANSACTIONTYPE output)
			(pin CFGTRNPENDINGN input)
			(pin CFGVCTCVCMAP0 output)
			(pin CFGVCTCVCMAP1 output)
			(pin CFGVCTCVCMAP2 output)
			(pin CFGVCTCVCMAP3 output)
			(pin CFGVCTCVCMAP4 output)
			(pin CFGVCTCVCMAP5 output)
			(pin CFGVCTCVCMAP6 output)
			(pin CFGWRENN input)
			(pin CFGWRREADONLYN input)
			(pin CFGWRRW1CASRWN input)
			(pin CMRSTN input)
			(pin CMSTICKYRSTN input)
			(pin DBGMODE0 input)
			(pin DBGMODE1 input)
			(pin DBGSCLRA output)
			(pin DBGSCLRB output)
			(pin DBGSCLRC output)
			(pin DBGSCLRD output)
			(pin DBGSCLRE output)
			(pin DBGSCLRF output)
			(pin DBGSCLRG output)
			(pin DBGSCLRH output)
			(pin DBGSCLRI output)
			(pin DBGSCLRJ output)
			(pin DBGSCLRK output)
			(pin DBGSUBMODE input)
			(pin DBGVECA0 output)
			(pin DBGVECA1 output)
			(pin DBGVECA2 output)
			(pin DBGVECA3 output)
			(pin DBGVECA4 output)
			(pin DBGVECA5 output)
			(pin DBGVECA6 output)
			(pin DBGVECA7 output)
			(pin DBGVECA8 output)
			(pin DBGVECA9 output)
			(pin DBGVECA10 output)
			(pin DBGVECA11 output)
			(pin DBGVECA12 output)
			(pin DBGVECA13 output)
			(pin DBGVECA14 output)
			(pin DBGVECA15 output)
			(pin DBGVECA16 output)
			(pin DBGVECA17 output)
			(pin DBGVECA18 output)
			(pin DBGVECA19 output)
			(pin DBGVECA20 output)
			(pin DBGVECA21 output)
			(pin DBGVECA22 output)
			(pin DBGVECA23 output)
			(pin DBGVECA24 output)
			(pin DBGVECA25 output)
			(pin DBGVECA26 output)
			(pin DBGVECA27 output)
			(pin DBGVECA28 output)
			(pin DBGVECA29 output)
			(pin DBGVECA30 output)
			(pin DBGVECA31 output)
			(pin DBGVECA32 output)
			(pin DBGVECA33 output)
			(pin DBGVECA34 output)
			(pin DBGVECA35 output)
			(pin DBGVECA36 output)
			(pin DBGVECA37 output)
			(pin DBGVECA38 output)
			(pin DBGVECA39 output)
			(pin DBGVECA40 output)
			(pin DBGVECA41 output)
			(pin DBGVECA42 output)
			(pin DBGVECA43 output)
			(pin DBGVECA44 output)
			(pin DBGVECA45 output)
			(pin DBGVECA46 output)
			(pin DBGVECA47 output)
			(pin DBGVECA48 output)
			(pin DBGVECA49 output)
			(pin DBGVECA50 output)
			(pin DBGVECA51 output)
			(pin DBGVECA52 output)
			(pin DBGVECA53 output)
			(pin DBGVECA54 output)
			(pin DBGVECA55 output)
			(pin DBGVECA56 output)
			(pin DBGVECA57 output)
			(pin DBGVECA58 output)
			(pin DBGVECA59 output)
			(pin DBGVECA60 output)
			(pin DBGVECA61 output)
			(pin DBGVECA62 output)
			(pin DBGVECA63 output)
			(pin DBGVECB0 output)
			(pin DBGVECB1 output)
			(pin DBGVECB2 output)
			(pin DBGVECB3 output)
			(pin DBGVECB4 output)
			(pin DBGVECB5 output)
			(pin DBGVECB6 output)
			(pin DBGVECB7 output)
			(pin DBGVECB8 output)
			(pin DBGVECB9 output)
			(pin DBGVECB10 output)
			(pin DBGVECB11 output)
			(pin DBGVECB12 output)
			(pin DBGVECB13 output)
			(pin DBGVECB14 output)
			(pin DBGVECB15 output)
			(pin DBGVECB16 output)
			(pin DBGVECB17 output)
			(pin DBGVECB18 output)
			(pin DBGVECB19 output)
			(pin DBGVECB20 output)
			(pin DBGVECB21 output)
			(pin DBGVECB22 output)
			(pin DBGVECB23 output)
			(pin DBGVECB24 output)
			(pin DBGVECB25 output)
			(pin DBGVECB26 output)
			(pin DBGVECB27 output)
			(pin DBGVECB28 output)
			(pin DBGVECB29 output)
			(pin DBGVECB30 output)
			(pin DBGVECB31 output)
			(pin DBGVECB32 output)
			(pin DBGVECB33 output)
			(pin DBGVECB34 output)
			(pin DBGVECB35 output)
			(pin DBGVECB36 output)
			(pin DBGVECB37 output)
			(pin DBGVECB38 output)
			(pin DBGVECB39 output)
			(pin DBGVECB40 output)
			(pin DBGVECB41 output)
			(pin DBGVECB42 output)
			(pin DBGVECB43 output)
			(pin DBGVECB44 output)
			(pin DBGVECB45 output)
			(pin DBGVECB46 output)
			(pin DBGVECB47 output)
			(pin DBGVECB48 output)
			(pin DBGVECB49 output)
			(pin DBGVECB50 output)
			(pin DBGVECB51 output)
			(pin DBGVECB52 output)
			(pin DBGVECB53 output)
			(pin DBGVECB54 output)
			(pin DBGVECB55 output)
			(pin DBGVECB56 output)
			(pin DBGVECB57 output)
			(pin DBGVECB58 output)
			(pin DBGVECB59 output)
			(pin DBGVECB60 output)
			(pin DBGVECB61 output)
			(pin DBGVECB62 output)
			(pin DBGVECB63 output)
			(pin DBGVECC0 output)
			(pin DBGVECC1 output)
			(pin DBGVECC2 output)
			(pin DBGVECC3 output)
			(pin DBGVECC4 output)
			(pin DBGVECC5 output)
			(pin DBGVECC6 output)
			(pin DBGVECC7 output)
			(pin DBGVECC8 output)
			(pin DBGVECC9 output)
			(pin DBGVECC10 output)
			(pin DBGVECC11 output)
			(pin DLRSTN input)
			(pin DRPCLK input)
			(pin DRPDADDR0 input)
			(pin DRPDADDR1 input)
			(pin DRPDADDR2 input)
			(pin DRPDADDR3 input)
			(pin DRPDADDR4 input)
			(pin DRPDADDR5 input)
			(pin DRPDADDR6 input)
			(pin DRPDADDR7 input)
			(pin DRPDADDR8 input)
			(pin DRPDEN input)
			(pin DRPDI0 input)
			(pin DRPDI1 input)
			(pin DRPDI2 input)
			(pin DRPDI3 input)
			(pin DRPDI4 input)
			(pin DRPDI5 input)
			(pin DRPDI6 input)
			(pin DRPDI7 input)
			(pin DRPDI8 input)
			(pin DRPDI9 input)
			(pin DRPDI10 input)
			(pin DRPDI11 input)
			(pin DRPDI12 input)
			(pin DRPDI13 input)
			(pin DRPDI14 input)
			(pin DRPDI15 input)
			(pin DRPDO0 output)
			(pin DRPDO1 output)
			(pin DRPDO2 output)
			(pin DRPDO3 output)
			(pin DRPDO4 output)
			(pin DRPDO5 output)
			(pin DRPDO6 output)
			(pin DRPDO7 output)
			(pin DRPDO8 output)
			(pin DRPDO9 output)
			(pin DRPDO10 output)
			(pin DRPDO11 output)
			(pin DRPDO12 output)
			(pin DRPDO13 output)
			(pin DRPDO14 output)
			(pin DRPDO15 output)
			(pin DRPDRDY output)
			(pin DRPDWE input)
			(pin FUNCLVLRSTN input)
			(pin LL2BADDLLPERRN output)
			(pin LL2BADTLPERRN output)
			(pin LL2PROTOCOLERRN output)
			(pin LL2REPLAYROERRN output)
			(pin LL2REPLAYTOERRN output)
			(pin LL2SENDASREQL1N input)
			(pin LL2SENDENTERL1N input)
			(pin LL2SENDENTERL23N input)
			(pin LL2SUSPENDNOWN input)
			(pin LL2SUSPENDOKN output)
			(pin LL2TFCINIT1SEQN output)
			(pin LL2TFCINIT2SEQN output)
			(pin LL2TLPRCVN input)
			(pin LNKCLKEN output)
			(pin MIMRXRADDR0 output)
			(pin MIMRXRADDR1 output)
			(pin MIMRXRADDR2 output)
			(pin MIMRXRADDR3 output)
			(pin MIMRXRADDR4 output)
			(pin MIMRXRADDR5 output)
			(pin MIMRXRADDR6 output)
			(pin MIMRXRADDR7 output)
			(pin MIMRXRADDR8 output)
			(pin MIMRXRADDR9 output)
			(pin MIMRXRADDR10 output)
			(pin MIMRXRADDR11 output)
			(pin MIMRXRADDR12 output)
			(pin MIMRXRCE output)
			(pin MIMRXRDATA0 input)
			(pin MIMRXRDATA1 input)
			(pin MIMRXRDATA2 input)
			(pin MIMRXRDATA3 input)
			(pin MIMRXRDATA4 input)
			(pin MIMRXRDATA5 input)
			(pin MIMRXRDATA6 input)
			(pin MIMRXRDATA7 input)
			(pin MIMRXRDATA8 input)
			(pin MIMRXRDATA9 input)
			(pin MIMRXRDATA10 input)
			(pin MIMRXRDATA11 input)
			(pin MIMRXRDATA12 input)
			(pin MIMRXRDATA13 input)
			(pin MIMRXRDATA14 input)
			(pin MIMRXRDATA15 input)
			(pin MIMRXRDATA16 input)
			(pin MIMRXRDATA17 input)
			(pin MIMRXRDATA18 input)
			(pin MIMRXRDATA19 input)
			(pin MIMRXRDATA20 input)
			(pin MIMRXRDATA21 input)
			(pin MIMRXRDATA22 input)
			(pin MIMRXRDATA23 input)
			(pin MIMRXRDATA24 input)
			(pin MIMRXRDATA25 input)
			(pin MIMRXRDATA26 input)
			(pin MIMRXRDATA27 input)
			(pin MIMRXRDATA28 input)
			(pin MIMRXRDATA29 input)
			(pin MIMRXRDATA30 input)
			(pin MIMRXRDATA31 input)
			(pin MIMRXRDATA32 input)
			(pin MIMRXRDATA33 input)
			(pin MIMRXRDATA34 input)
			(pin MIMRXRDATA35 input)
			(pin MIMRXRDATA36 input)
			(pin MIMRXRDATA37 input)
			(pin MIMRXRDATA38 input)
			(pin MIMRXRDATA39 input)
			(pin MIMRXRDATA40 input)
			(pin MIMRXRDATA41 input)
			(pin MIMRXRDATA42 input)
			(pin MIMRXRDATA43 input)
			(pin MIMRXRDATA44 input)
			(pin MIMRXRDATA45 input)
			(pin MIMRXRDATA46 input)
			(pin MIMRXRDATA47 input)
			(pin MIMRXRDATA48 input)
			(pin MIMRXRDATA49 input)
			(pin MIMRXRDATA50 input)
			(pin MIMRXRDATA51 input)
			(pin MIMRXRDATA52 input)
			(pin MIMRXRDATA53 input)
			(pin MIMRXRDATA54 input)
			(pin MIMRXRDATA55 input)
			(pin MIMRXRDATA56 input)
			(pin MIMRXRDATA57 input)
			(pin MIMRXRDATA58 input)
			(pin MIMRXRDATA59 input)
			(pin MIMRXRDATA60 input)
			(pin MIMRXRDATA61 input)
			(pin MIMRXRDATA62 input)
			(pin MIMRXRDATA63 input)
			(pin MIMRXRDATA64 input)
			(pin MIMRXRDATA65 input)
			(pin MIMRXRDATA66 input)
			(pin MIMRXRDATA67 input)
			(pin MIMRXREN output)
			(pin MIMRXWADDR0 output)
			(pin MIMRXWADDR1 output)
			(pin MIMRXWADDR2 output)
			(pin MIMRXWADDR3 output)
			(pin MIMRXWADDR4 output)
			(pin MIMRXWADDR5 output)
			(pin MIMRXWADDR6 output)
			(pin MIMRXWADDR7 output)
			(pin MIMRXWADDR8 output)
			(pin MIMRXWADDR9 output)
			(pin MIMRXWADDR10 output)
			(pin MIMRXWADDR11 output)
			(pin MIMRXWADDR12 output)
			(pin MIMRXWDATA0 output)
			(pin MIMRXWDATA1 output)
			(pin MIMRXWDATA2 output)
			(pin MIMRXWDATA3 output)
			(pin MIMRXWDATA4 output)
			(pin MIMRXWDATA5 output)
			(pin MIMRXWDATA6 output)
			(pin MIMRXWDATA7 output)
			(pin MIMRXWDATA8 output)
			(pin MIMRXWDATA9 output)
			(pin MIMRXWDATA10 output)
			(pin MIMRXWDATA11 output)
			(pin MIMRXWDATA12 output)
			(pin MIMRXWDATA13 output)
			(pin MIMRXWDATA14 output)
			(pin MIMRXWDATA15 output)
			(pin MIMRXWDATA16 output)
			(pin MIMRXWDATA17 output)
			(pin MIMRXWDATA18 output)
			(pin MIMRXWDATA19 output)
			(pin MIMRXWDATA20 output)
			(pin MIMRXWDATA21 output)
			(pin MIMRXWDATA22 output)
			(pin MIMRXWDATA23 output)
			(pin MIMRXWDATA24 output)
			(pin MIMRXWDATA25 output)
			(pin MIMRXWDATA26 output)
			(pin MIMRXWDATA27 output)
			(pin MIMRXWDATA28 output)
			(pin MIMRXWDATA29 output)
			(pin MIMRXWDATA30 output)
			(pin MIMRXWDATA31 output)
			(pin MIMRXWDATA32 output)
			(pin MIMRXWDATA33 output)
			(pin MIMRXWDATA34 output)
			(pin MIMRXWDATA35 output)
			(pin MIMRXWDATA36 output)
			(pin MIMRXWDATA37 output)
			(pin MIMRXWDATA38 output)
			(pin MIMRXWDATA39 output)
			(pin MIMRXWDATA40 output)
			(pin MIMRXWDATA41 output)
			(pin MIMRXWDATA42 output)
			(pin MIMRXWDATA43 output)
			(pin MIMRXWDATA44 output)
			(pin MIMRXWDATA45 output)
			(pin MIMRXWDATA46 output)
			(pin MIMRXWDATA47 output)
			(pin MIMRXWDATA48 output)
			(pin MIMRXWDATA49 output)
			(pin MIMRXWDATA50 output)
			(pin MIMRXWDATA51 output)
			(pin MIMRXWDATA52 output)
			(pin MIMRXWDATA53 output)
			(pin MIMRXWDATA54 output)
			(pin MIMRXWDATA55 output)
			(pin MIMRXWDATA56 output)
			(pin MIMRXWDATA57 output)
			(pin MIMRXWDATA58 output)
			(pin MIMRXWDATA59 output)
			(pin MIMRXWDATA60 output)
			(pin MIMRXWDATA61 output)
			(pin MIMRXWDATA62 output)
			(pin MIMRXWDATA63 output)
			(pin MIMRXWDATA64 output)
			(pin MIMRXWDATA65 output)
			(pin MIMRXWDATA66 output)
			(pin MIMRXWDATA67 output)
			(pin MIMRXWEN output)
			(pin MIMTXRADDR0 output)
			(pin MIMTXRADDR1 output)
			(pin MIMTXRADDR2 output)
			(pin MIMTXRADDR3 output)
			(pin MIMTXRADDR4 output)
			(pin MIMTXRADDR5 output)
			(pin MIMTXRADDR6 output)
			(pin MIMTXRADDR7 output)
			(pin MIMTXRADDR8 output)
			(pin MIMTXRADDR9 output)
			(pin MIMTXRADDR10 output)
			(pin MIMTXRADDR11 output)
			(pin MIMTXRADDR12 output)
			(pin MIMTXRCE output)
			(pin MIMTXRDATA0 input)
			(pin MIMTXRDATA1 input)
			(pin MIMTXRDATA2 input)
			(pin MIMTXRDATA3 input)
			(pin MIMTXRDATA4 input)
			(pin MIMTXRDATA5 input)
			(pin MIMTXRDATA6 input)
			(pin MIMTXRDATA7 input)
			(pin MIMTXRDATA8 input)
			(pin MIMTXRDATA9 input)
			(pin MIMTXRDATA10 input)
			(pin MIMTXRDATA11 input)
			(pin MIMTXRDATA12 input)
			(pin MIMTXRDATA13 input)
			(pin MIMTXRDATA14 input)
			(pin MIMTXRDATA15 input)
			(pin MIMTXRDATA16 input)
			(pin MIMTXRDATA17 input)
			(pin MIMTXRDATA18 input)
			(pin MIMTXRDATA19 input)
			(pin MIMTXRDATA20 input)
			(pin MIMTXRDATA21 input)
			(pin MIMTXRDATA22 input)
			(pin MIMTXRDATA23 input)
			(pin MIMTXRDATA24 input)
			(pin MIMTXRDATA25 input)
			(pin MIMTXRDATA26 input)
			(pin MIMTXRDATA27 input)
			(pin MIMTXRDATA28 input)
			(pin MIMTXRDATA29 input)
			(pin MIMTXRDATA30 input)
			(pin MIMTXRDATA31 input)
			(pin MIMTXRDATA32 input)
			(pin MIMTXRDATA33 input)
			(pin MIMTXRDATA34 input)
			(pin MIMTXRDATA35 input)
			(pin MIMTXRDATA36 input)
			(pin MIMTXRDATA37 input)
			(pin MIMTXRDATA38 input)
			(pin MIMTXRDATA39 input)
			(pin MIMTXRDATA40 input)
			(pin MIMTXRDATA41 input)
			(pin MIMTXRDATA42 input)
			(pin MIMTXRDATA43 input)
			(pin MIMTXRDATA44 input)
			(pin MIMTXRDATA45 input)
			(pin MIMTXRDATA46 input)
			(pin MIMTXRDATA47 input)
			(pin MIMTXRDATA48 input)
			(pin MIMTXRDATA49 input)
			(pin MIMTXRDATA50 input)
			(pin MIMTXRDATA51 input)
			(pin MIMTXRDATA52 input)
			(pin MIMTXRDATA53 input)
			(pin MIMTXRDATA54 input)
			(pin MIMTXRDATA55 input)
			(pin MIMTXRDATA56 input)
			(pin MIMTXRDATA57 input)
			(pin MIMTXRDATA58 input)
			(pin MIMTXRDATA59 input)
			(pin MIMTXRDATA60 input)
			(pin MIMTXRDATA61 input)
			(pin MIMTXRDATA62 input)
			(pin MIMTXRDATA63 input)
			(pin MIMTXRDATA64 input)
			(pin MIMTXRDATA65 input)
			(pin MIMTXRDATA66 input)
			(pin MIMTXRDATA67 input)
			(pin MIMTXRDATA68 input)
			(pin MIMTXREN output)
			(pin MIMTXWADDR0 output)
			(pin MIMTXWADDR1 output)
			(pin MIMTXWADDR2 output)
			(pin MIMTXWADDR3 output)
			(pin MIMTXWADDR4 output)
			(pin MIMTXWADDR5 output)
			(pin MIMTXWADDR6 output)
			(pin MIMTXWADDR7 output)
			(pin MIMTXWADDR8 output)
			(pin MIMTXWADDR9 output)
			(pin MIMTXWADDR10 output)
			(pin MIMTXWADDR11 output)
			(pin MIMTXWADDR12 output)
			(pin MIMTXWDATA0 output)
			(pin MIMTXWDATA1 output)
			(pin MIMTXWDATA2 output)
			(pin MIMTXWDATA3 output)
			(pin MIMTXWDATA4 output)
			(pin MIMTXWDATA5 output)
			(pin MIMTXWDATA6 output)
			(pin MIMTXWDATA7 output)
			(pin MIMTXWDATA8 output)
			(pin MIMTXWDATA9 output)
			(pin MIMTXWDATA10 output)
			(pin MIMTXWDATA11 output)
			(pin MIMTXWDATA12 output)
			(pin MIMTXWDATA13 output)
			(pin MIMTXWDATA14 output)
			(pin MIMTXWDATA15 output)
			(pin MIMTXWDATA16 output)
			(pin MIMTXWDATA17 output)
			(pin MIMTXWDATA18 output)
			(pin MIMTXWDATA19 output)
			(pin MIMTXWDATA20 output)
			(pin MIMTXWDATA21 output)
			(pin MIMTXWDATA22 output)
			(pin MIMTXWDATA23 output)
			(pin MIMTXWDATA24 output)
			(pin MIMTXWDATA25 output)
			(pin MIMTXWDATA26 output)
			(pin MIMTXWDATA27 output)
			(pin MIMTXWDATA28 output)
			(pin MIMTXWDATA29 output)
			(pin MIMTXWDATA30 output)
			(pin MIMTXWDATA31 output)
			(pin MIMTXWDATA32 output)
			(pin MIMTXWDATA33 output)
			(pin MIMTXWDATA34 output)
			(pin MIMTXWDATA35 output)
			(pin MIMTXWDATA36 output)
			(pin MIMTXWDATA37 output)
			(pin MIMTXWDATA38 output)
			(pin MIMTXWDATA39 output)
			(pin MIMTXWDATA40 output)
			(pin MIMTXWDATA41 output)
			(pin MIMTXWDATA42 output)
			(pin MIMTXWDATA43 output)
			(pin MIMTXWDATA44 output)
			(pin MIMTXWDATA45 output)
			(pin MIMTXWDATA46 output)
			(pin MIMTXWDATA47 output)
			(pin MIMTXWDATA48 output)
			(pin MIMTXWDATA49 output)
			(pin MIMTXWDATA50 output)
			(pin MIMTXWDATA51 output)
			(pin MIMTXWDATA52 output)
			(pin MIMTXWDATA53 output)
			(pin MIMTXWDATA54 output)
			(pin MIMTXWDATA55 output)
			(pin MIMTXWDATA56 output)
			(pin MIMTXWDATA57 output)
			(pin MIMTXWDATA58 output)
			(pin MIMTXWDATA59 output)
			(pin MIMTXWDATA60 output)
			(pin MIMTXWDATA61 output)
			(pin MIMTXWDATA62 output)
			(pin MIMTXWDATA63 output)
			(pin MIMTXWDATA64 output)
			(pin MIMTXWDATA65 output)
			(pin MIMTXWDATA66 output)
			(pin MIMTXWDATA67 output)
			(pin MIMTXWDATA68 output)
			(pin MIMTXWEN output)
			(pin PIPECLK input)
			(pin PIPERX0CHANISALIGNED input)
			(pin PIPERX0CHARISK0 input)
			(pin PIPERX0CHARISK1 input)
			(pin PIPERX0DATA0 input)
			(pin PIPERX0DATA1 input)
			(pin PIPERX0DATA2 input)
			(pin PIPERX0DATA3 input)
			(pin PIPERX0DATA4 input)
			(pin PIPERX0DATA5 input)
			(pin PIPERX0DATA6 input)
			(pin PIPERX0DATA7 input)
			(pin PIPERX0DATA8 input)
			(pin PIPERX0DATA9 input)
			(pin PIPERX0DATA10 input)
			(pin PIPERX0DATA11 input)
			(pin PIPERX0DATA12 input)
			(pin PIPERX0DATA13 input)
			(pin PIPERX0DATA14 input)
			(pin PIPERX0DATA15 input)
			(pin PIPERX0ELECIDLE input)
			(pin PIPERX0PHYSTATUS input)
			(pin PIPERX0POLARITY output)
			(pin PIPERX0STATUS0 input)
			(pin PIPERX0STATUS1 input)
			(pin PIPERX0STATUS2 input)
			(pin PIPERX0VALID input)
			(pin PIPERX1CHANISALIGNED input)
			(pin PIPERX1CHARISK0 input)
			(pin PIPERX1CHARISK1 input)
			(pin PIPERX1DATA0 input)
			(pin PIPERX1DATA1 input)
			(pin PIPERX1DATA2 input)
			(pin PIPERX1DATA3 input)
			(pin PIPERX1DATA4 input)
			(pin PIPERX1DATA5 input)
			(pin PIPERX1DATA6 input)
			(pin PIPERX1DATA7 input)
			(pin PIPERX1DATA8 input)
			(pin PIPERX1DATA9 input)
			(pin PIPERX1DATA10 input)
			(pin PIPERX1DATA11 input)
			(pin PIPERX1DATA12 input)
			(pin PIPERX1DATA13 input)
			(pin PIPERX1DATA14 input)
			(pin PIPERX1DATA15 input)
			(pin PIPERX1ELECIDLE input)
			(pin PIPERX1PHYSTATUS input)
			(pin PIPERX1POLARITY output)
			(pin PIPERX1STATUS0 input)
			(pin PIPERX1STATUS1 input)
			(pin PIPERX1STATUS2 input)
			(pin PIPERX1VALID input)
			(pin PIPERX2CHANISALIGNED input)
			(pin PIPERX2CHARISK0 input)
			(pin PIPERX2CHARISK1 input)
			(pin PIPERX2DATA0 input)
			(pin PIPERX2DATA1 input)
			(pin PIPERX2DATA2 input)
			(pin PIPERX2DATA3 input)
			(pin PIPERX2DATA4 input)
			(pin PIPERX2DATA5 input)
			(pin PIPERX2DATA6 input)
			(pin PIPERX2DATA7 input)
			(pin PIPERX2DATA8 input)
			(pin PIPERX2DATA9 input)
			(pin PIPERX2DATA10 input)
			(pin PIPERX2DATA11 input)
			(pin PIPERX2DATA12 input)
			(pin PIPERX2DATA13 input)
			(pin PIPERX2DATA14 input)
			(pin PIPERX2DATA15 input)
			(pin PIPERX2ELECIDLE input)
			(pin PIPERX2PHYSTATUS input)
			(pin PIPERX2POLARITY output)
			(pin PIPERX2STATUS0 input)
			(pin PIPERX2STATUS1 input)
			(pin PIPERX2STATUS2 input)
			(pin PIPERX2VALID input)
			(pin PIPERX3CHANISALIGNED input)
			(pin PIPERX3CHARISK0 input)
			(pin PIPERX3CHARISK1 input)
			(pin PIPERX3DATA0 input)
			(pin PIPERX3DATA1 input)
			(pin PIPERX3DATA2 input)
			(pin PIPERX3DATA3 input)
			(pin PIPERX3DATA4 input)
			(pin PIPERX3DATA5 input)
			(pin PIPERX3DATA6 input)
			(pin PIPERX3DATA7 input)
			(pin PIPERX3DATA8 input)
			(pin PIPERX3DATA9 input)
			(pin PIPERX3DATA10 input)
			(pin PIPERX3DATA11 input)
			(pin PIPERX3DATA12 input)
			(pin PIPERX3DATA13 input)
			(pin PIPERX3DATA14 input)
			(pin PIPERX3DATA15 input)
			(pin PIPERX3ELECIDLE input)
			(pin PIPERX3PHYSTATUS input)
			(pin PIPERX3POLARITY output)
			(pin PIPERX3STATUS0 input)
			(pin PIPERX3STATUS1 input)
			(pin PIPERX3STATUS2 input)
			(pin PIPERX3VALID input)
			(pin PIPERX4CHANISALIGNED input)
			(pin PIPERX4CHARISK0 input)
			(pin PIPERX4CHARISK1 input)
			(pin PIPERX4DATA0 input)
			(pin PIPERX4DATA1 input)
			(pin PIPERX4DATA2 input)
			(pin PIPERX4DATA3 input)
			(pin PIPERX4DATA4 input)
			(pin PIPERX4DATA5 input)
			(pin PIPERX4DATA6 input)
			(pin PIPERX4DATA7 input)
			(pin PIPERX4DATA8 input)
			(pin PIPERX4DATA9 input)
			(pin PIPERX4DATA10 input)
			(pin PIPERX4DATA11 input)
			(pin PIPERX4DATA12 input)
			(pin PIPERX4DATA13 input)
			(pin PIPERX4DATA14 input)
			(pin PIPERX4DATA15 input)
			(pin PIPERX4ELECIDLE input)
			(pin PIPERX4PHYSTATUS input)
			(pin PIPERX4POLARITY output)
			(pin PIPERX4STATUS0 input)
			(pin PIPERX4STATUS1 input)
			(pin PIPERX4STATUS2 input)
			(pin PIPERX4VALID input)
			(pin PIPERX5CHANISALIGNED input)
			(pin PIPERX5CHARISK0 input)
			(pin PIPERX5CHARISK1 input)
			(pin PIPERX5DATA0 input)
			(pin PIPERX5DATA1 input)
			(pin PIPERX5DATA2 input)
			(pin PIPERX5DATA3 input)
			(pin PIPERX5DATA4 input)
			(pin PIPERX5DATA5 input)
			(pin PIPERX5DATA6 input)
			(pin PIPERX5DATA7 input)
			(pin PIPERX5DATA8 input)
			(pin PIPERX5DATA9 input)
			(pin PIPERX5DATA10 input)
			(pin PIPERX5DATA11 input)
			(pin PIPERX5DATA12 input)
			(pin PIPERX5DATA13 input)
			(pin PIPERX5DATA14 input)
			(pin PIPERX5DATA15 input)
			(pin PIPERX5ELECIDLE input)
			(pin PIPERX5PHYSTATUS input)
			(pin PIPERX5POLARITY output)
			(pin PIPERX5STATUS0 input)
			(pin PIPERX5STATUS1 input)
			(pin PIPERX5STATUS2 input)
			(pin PIPERX5VALID input)
			(pin PIPERX6CHANISALIGNED input)
			(pin PIPERX6CHARISK0 input)
			(pin PIPERX6CHARISK1 input)
			(pin PIPERX6DATA0 input)
			(pin PIPERX6DATA1 input)
			(pin PIPERX6DATA2 input)
			(pin PIPERX6DATA3 input)
			(pin PIPERX6DATA4 input)
			(pin PIPERX6DATA5 input)
			(pin PIPERX6DATA6 input)
			(pin PIPERX6DATA7 input)
			(pin PIPERX6DATA8 input)
			(pin PIPERX6DATA9 input)
			(pin PIPERX6DATA10 input)
			(pin PIPERX6DATA11 input)
			(pin PIPERX6DATA12 input)
			(pin PIPERX6DATA13 input)
			(pin PIPERX6DATA14 input)
			(pin PIPERX6DATA15 input)
			(pin PIPERX6ELECIDLE input)
			(pin PIPERX6PHYSTATUS input)
			(pin PIPERX6POLARITY output)
			(pin PIPERX6STATUS0 input)
			(pin PIPERX6STATUS1 input)
			(pin PIPERX6STATUS2 input)
			(pin PIPERX6VALID input)
			(pin PIPERX7CHANISALIGNED input)
			(pin PIPERX7CHARISK0 input)
			(pin PIPERX7CHARISK1 input)
			(pin PIPERX7DATA0 input)
			(pin PIPERX7DATA1 input)
			(pin PIPERX7DATA2 input)
			(pin PIPERX7DATA3 input)
			(pin PIPERX7DATA4 input)
			(pin PIPERX7DATA5 input)
			(pin PIPERX7DATA6 input)
			(pin PIPERX7DATA7 input)
			(pin PIPERX7DATA8 input)
			(pin PIPERX7DATA9 input)
			(pin PIPERX7DATA10 input)
			(pin PIPERX7DATA11 input)
			(pin PIPERX7DATA12 input)
			(pin PIPERX7DATA13 input)
			(pin PIPERX7DATA14 input)
			(pin PIPERX7DATA15 input)
			(pin PIPERX7ELECIDLE input)
			(pin PIPERX7PHYSTATUS input)
			(pin PIPERX7POLARITY output)
			(pin PIPERX7STATUS0 input)
			(pin PIPERX7STATUS1 input)
			(pin PIPERX7STATUS2 input)
			(pin PIPERX7VALID input)
			(pin PIPETXDEEMPH output)
			(pin PIPETXMARGIN0 output)
			(pin PIPETXMARGIN1 output)
			(pin PIPETXMARGIN2 output)
			(pin PIPETXRATE output)
			(pin PIPETXRCVRDET output)
			(pin PIPETXRESET output)
			(pin PIPETX0CHARISK0 output)
			(pin PIPETX0CHARISK1 output)
			(pin PIPETX0COMPLIANCE output)
			(pin PIPETX0DATA0 output)
			(pin PIPETX0DATA1 output)
			(pin PIPETX0DATA2 output)
			(pin PIPETX0DATA3 output)
			(pin PIPETX0DATA4 output)
			(pin PIPETX0DATA5 output)
			(pin PIPETX0DATA6 output)
			(pin PIPETX0DATA7 output)
			(pin PIPETX0DATA8 output)
			(pin PIPETX0DATA9 output)
			(pin PIPETX0DATA10 output)
			(pin PIPETX0DATA11 output)
			(pin PIPETX0DATA12 output)
			(pin PIPETX0DATA13 output)
			(pin PIPETX0DATA14 output)
			(pin PIPETX0DATA15 output)
			(pin PIPETX0ELECIDLE output)
			(pin PIPETX0POWERDOWN0 output)
			(pin PIPETX0POWERDOWN1 output)
			(pin PIPETX1CHARISK0 output)
			(pin PIPETX1CHARISK1 output)
			(pin PIPETX1COMPLIANCE output)
			(pin PIPETX1DATA0 output)
			(pin PIPETX1DATA1 output)
			(pin PIPETX1DATA2 output)
			(pin PIPETX1DATA3 output)
			(pin PIPETX1DATA4 output)
			(pin PIPETX1DATA5 output)
			(pin PIPETX1DATA6 output)
			(pin PIPETX1DATA7 output)
			(pin PIPETX1DATA8 output)
			(pin PIPETX1DATA9 output)
			(pin PIPETX1DATA10 output)
			(pin PIPETX1DATA11 output)
			(pin PIPETX1DATA12 output)
			(pin PIPETX1DATA13 output)
			(pin PIPETX1DATA14 output)
			(pin PIPETX1DATA15 output)
			(pin PIPETX1ELECIDLE output)
			(pin PIPETX1POWERDOWN0 output)
			(pin PIPETX1POWERDOWN1 output)
			(pin PIPETX2CHARISK0 output)
			(pin PIPETX2CHARISK1 output)
			(pin PIPETX2COMPLIANCE output)
			(pin PIPETX2DATA0 output)
			(pin PIPETX2DATA1 output)
			(pin PIPETX2DATA2 output)
			(pin PIPETX2DATA3 output)
			(pin PIPETX2DATA4 output)
			(pin PIPETX2DATA5 output)
			(pin PIPETX2DATA6 output)
			(pin PIPETX2DATA7 output)
			(pin PIPETX2DATA8 output)
			(pin PIPETX2DATA9 output)
			(pin PIPETX2DATA10 output)
			(pin PIPETX2DATA11 output)
			(pin PIPETX2DATA12 output)
			(pin PIPETX2DATA13 output)
			(pin PIPETX2DATA14 output)
			(pin PIPETX2DATA15 output)
			(pin PIPETX2ELECIDLE output)
			(pin PIPETX2POWERDOWN0 output)
			(pin PIPETX2POWERDOWN1 output)
			(pin PIPETX3CHARISK0 output)
			(pin PIPETX3CHARISK1 output)
			(pin PIPETX3COMPLIANCE output)
			(pin PIPETX3DATA0 output)
			(pin PIPETX3DATA1 output)
			(pin PIPETX3DATA2 output)
			(pin PIPETX3DATA3 output)
			(pin PIPETX3DATA4 output)
			(pin PIPETX3DATA5 output)
			(pin PIPETX3DATA6 output)
			(pin PIPETX3DATA7 output)
			(pin PIPETX3DATA8 output)
			(pin PIPETX3DATA9 output)
			(pin PIPETX3DATA10 output)
			(pin PIPETX3DATA11 output)
			(pin PIPETX3DATA12 output)
			(pin PIPETX3DATA13 output)
			(pin PIPETX3DATA14 output)
			(pin PIPETX3DATA15 output)
			(pin PIPETX3ELECIDLE output)
			(pin PIPETX3POWERDOWN0 output)
			(pin PIPETX3POWERDOWN1 output)
			(pin PIPETX4CHARISK0 output)
			(pin PIPETX4CHARISK1 output)
			(pin PIPETX4COMPLIANCE output)
			(pin PIPETX4DATA0 output)
			(pin PIPETX4DATA1 output)
			(pin PIPETX4DATA2 output)
			(pin PIPETX4DATA3 output)
			(pin PIPETX4DATA4 output)
			(pin PIPETX4DATA5 output)
			(pin PIPETX4DATA6 output)
			(pin PIPETX4DATA7 output)
			(pin PIPETX4DATA8 output)
			(pin PIPETX4DATA9 output)
			(pin PIPETX4DATA10 output)
			(pin PIPETX4DATA11 output)
			(pin PIPETX4DATA12 output)
			(pin PIPETX4DATA13 output)
			(pin PIPETX4DATA14 output)
			(pin PIPETX4DATA15 output)
			(pin PIPETX4ELECIDLE output)
			(pin PIPETX4POWERDOWN0 output)
			(pin PIPETX4POWERDOWN1 output)
			(pin PIPETX5CHARISK0 output)
			(pin PIPETX5CHARISK1 output)
			(pin PIPETX5COMPLIANCE output)
			(pin PIPETX5DATA0 output)
			(pin PIPETX5DATA1 output)
			(pin PIPETX5DATA2 output)
			(pin PIPETX5DATA3 output)
			(pin PIPETX5DATA4 output)
			(pin PIPETX5DATA5 output)
			(pin PIPETX5DATA6 output)
			(pin PIPETX5DATA7 output)
			(pin PIPETX5DATA8 output)
			(pin PIPETX5DATA9 output)
			(pin PIPETX5DATA10 output)
			(pin PIPETX5DATA11 output)
			(pin PIPETX5DATA12 output)
			(pin PIPETX5DATA13 output)
			(pin PIPETX5DATA14 output)
			(pin PIPETX5DATA15 output)
			(pin PIPETX5ELECIDLE output)
			(pin PIPETX5POWERDOWN0 output)
			(pin PIPETX5POWERDOWN1 output)
			(pin PIPETX6CHARISK0 output)
			(pin PIPETX6CHARISK1 output)
			(pin PIPETX6COMPLIANCE output)
			(pin PIPETX6DATA0 output)
			(pin PIPETX6DATA1 output)
			(pin PIPETX6DATA2 output)
			(pin PIPETX6DATA3 output)
			(pin PIPETX6DATA4 output)
			(pin PIPETX6DATA5 output)
			(pin PIPETX6DATA6 output)
			(pin PIPETX6DATA7 output)
			(pin PIPETX6DATA8 output)
			(pin PIPETX6DATA9 output)
			(pin PIPETX6DATA10 output)
			(pin PIPETX6DATA11 output)
			(pin PIPETX6DATA12 output)
			(pin PIPETX6DATA13 output)
			(pin PIPETX6DATA14 output)
			(pin PIPETX6DATA15 output)
			(pin PIPETX6ELECIDLE output)
			(pin PIPETX6POWERDOWN0 output)
			(pin PIPETX6POWERDOWN1 output)
			(pin PIPETX7CHARISK0 output)
			(pin PIPETX7CHARISK1 output)
			(pin PIPETX7COMPLIANCE output)
			(pin PIPETX7DATA0 output)
			(pin PIPETX7DATA1 output)
			(pin PIPETX7DATA2 output)
			(pin PIPETX7DATA3 output)
			(pin PIPETX7DATA4 output)
			(pin PIPETX7DATA5 output)
			(pin PIPETX7DATA6 output)
			(pin PIPETX7DATA7 output)
			(pin PIPETX7DATA8 output)
			(pin PIPETX7DATA9 output)
			(pin PIPETX7DATA10 output)
			(pin PIPETX7DATA11 output)
			(pin PIPETX7DATA12 output)
			(pin PIPETX7DATA13 output)
			(pin PIPETX7DATA14 output)
			(pin PIPETX7DATA15 output)
			(pin PIPETX7ELECIDLE output)
			(pin PIPETX7POWERDOWN0 output)
			(pin PIPETX7POWERDOWN1 output)
			(pin PLDBGMODE0 input)
			(pin PLDBGMODE1 input)
			(pin PLDBGMODE2 input)
			(pin PLDBGVEC0 output)
			(pin PLDBGVEC1 output)
			(pin PLDBGVEC2 output)
			(pin PLDBGVEC3 output)
			(pin PLDBGVEC4 output)
			(pin PLDBGVEC5 output)
			(pin PLDBGVEC6 output)
			(pin PLDBGVEC7 output)
			(pin PLDBGVEC8 output)
			(pin PLDBGVEC9 output)
			(pin PLDBGVEC10 output)
			(pin PLDBGVEC11 output)
			(pin PLDIRECTEDLINKAUTON input)
			(pin PLDIRECTEDLINKCHANGE0 input)
			(pin PLDIRECTEDLINKCHANGE1 input)
			(pin PLDIRECTEDLINKSPEED input)
			(pin PLDIRECTEDLINKWIDTH0 input)
			(pin PLDIRECTEDLINKWIDTH1 input)
			(pin PLDOWNSTREAMDEEMPHSOURCE input)
			(pin PLINITIALLINKWIDTH0 output)
			(pin PLINITIALLINKWIDTH1 output)
			(pin PLINITIALLINKWIDTH2 output)
			(pin PLLANEREVERSALMODE0 output)
			(pin PLLANEREVERSALMODE1 output)
			(pin PLLINKGEN2CAP output)
			(pin PLLINKPARTNERGEN2SUPPORTED output)
			(pin PLLINKUPCFGCAP output)
			(pin PLLTSSMSTATE0 output)
			(pin PLLTSSMSTATE1 output)
			(pin PLLTSSMSTATE2 output)
			(pin PLLTSSMSTATE3 output)
			(pin PLLTSSMSTATE4 output)
			(pin PLLTSSMSTATE5 output)
			(pin PLPHYLNKUPN output)
			(pin PLRECEIVEDHOTRST output)
			(pin PLRSTN input)
			(pin PLRXPMSTATE0 output)
			(pin PLRXPMSTATE1 output)
			(pin PLSELLNKRATE output)
			(pin PLSELLNKWIDTH0 output)
			(pin PLSELLNKWIDTH1 output)
			(pin PLTRANSMITHOTRST input)
			(pin PLTXPMSTATE0 output)
			(pin PLTXPMSTATE1 output)
			(pin PLTXPMSTATE2 output)
			(pin PLUPSTREAMPREFERDEEMPH input)
			(pin PL2DIRECTEDLSTATE0 input)
			(pin PL2DIRECTEDLSTATE1 input)
			(pin PL2DIRECTEDLSTATE2 input)
			(pin PL2DIRECTEDLSTATE3 input)
			(pin PL2DIRECTEDLSTATE4 input)
			(pin PL2LINKUPN output)
			(pin PL2RECEIVERERRN output)
			(pin PL2RECOVERYN output)
			(pin PL2RXELECIDLE output)
			(pin PL2SUSPENDOK output)
			(pin PMVDIVIDE0 input)
			(pin PMVDIVIDE1 input)
			(pin PMVENABLEN input)
			(pin PMVOUT output)
			(pin PMVSELECT0 input)
			(pin PMVSELECT1 input)
			(pin PMVSELECT2 input)
			(pin RECEIVEDFUNCLVLRSTN output)
			(pin SCANENABLEN input)
			(pin SCANIN0 input)
			(pin SCANIN1 input)
			(pin SCANIN2 input)
			(pin SCANIN3 input)
			(pin SCANIN4 input)
			(pin SCANIN5 input)
			(pin SCANIN6 input)
			(pin SCANIN7 input)
			(pin SCANMODEN input)
			(pin SYSRSTN input)
			(pin TLRSTN input)
			(pin TL2ASPMSUSPENDCREDITCHECKN input)
			(pin TL2ASPMSUSPENDCREDITCHECKOKN output)
			(pin TL2ASPMSUSPENDREQN output)
			(pin TL2PPMSUSPENDOKN output)
			(pin TL2PPMSUSPENDREQN input)
			(pin TRNFCCPLD0 output)
			(pin TRNFCCPLD1 output)
			(pin TRNFCCPLD2 output)
			(pin TRNFCCPLD3 output)
			(pin TRNFCCPLD4 output)
			(pin TRNFCCPLD5 output)
			(pin TRNFCCPLD6 output)
			(pin TRNFCCPLD7 output)
			(pin TRNFCCPLD8 output)
			(pin TRNFCCPLD9 output)
			(pin TRNFCCPLD10 output)
			(pin TRNFCCPLD11 output)
			(pin TRNFCCPLH0 output)
			(pin TRNFCCPLH1 output)
			(pin TRNFCCPLH2 output)
			(pin TRNFCCPLH3 output)
			(pin TRNFCCPLH4 output)
			(pin TRNFCCPLH5 output)
			(pin TRNFCCPLH6 output)
			(pin TRNFCCPLH7 output)
			(pin TRNFCNPD0 output)
			(pin TRNFCNPD1 output)
			(pin TRNFCNPD2 output)
			(pin TRNFCNPD3 output)
			(pin TRNFCNPD4 output)
			(pin TRNFCNPD5 output)
			(pin TRNFCNPD6 output)
			(pin TRNFCNPD7 output)
			(pin TRNFCNPD8 output)
			(pin TRNFCNPD9 output)
			(pin TRNFCNPD10 output)
			(pin TRNFCNPD11 output)
			(pin TRNFCNPH0 output)
			(pin TRNFCNPH1 output)
			(pin TRNFCNPH2 output)
			(pin TRNFCNPH3 output)
			(pin TRNFCNPH4 output)
			(pin TRNFCNPH5 output)
			(pin TRNFCNPH6 output)
			(pin TRNFCNPH7 output)
			(pin TRNFCPD0 output)
			(pin TRNFCPD1 output)
			(pin TRNFCPD2 output)
			(pin TRNFCPD3 output)
			(pin TRNFCPD4 output)
			(pin TRNFCPD5 output)
			(pin TRNFCPD6 output)
			(pin TRNFCPD7 output)
			(pin TRNFCPD8 output)
			(pin TRNFCPD9 output)
			(pin TRNFCPD10 output)
			(pin TRNFCPD11 output)
			(pin TRNFCPH0 output)
			(pin TRNFCPH1 output)
			(pin TRNFCPH2 output)
			(pin TRNFCPH3 output)
			(pin TRNFCPH4 output)
			(pin TRNFCPH5 output)
			(pin TRNFCPH6 output)
			(pin TRNFCPH7 output)
			(pin TRNFCSEL0 input)
			(pin TRNFCSEL1 input)
			(pin TRNFCSEL2 input)
			(pin TRNLNKUPN output)
			(pin TRNRBARHITN0 output)
			(pin TRNRBARHITN1 output)
			(pin TRNRBARHITN2 output)
			(pin TRNRBARHITN3 output)
			(pin TRNRBARHITN4 output)
			(pin TRNRBARHITN5 output)
			(pin TRNRBARHITN6 output)
			(pin TRNRDLLPDATA0 output)
			(pin TRNRDLLPDATA1 output)
			(pin TRNRDLLPDATA2 output)
			(pin TRNRDLLPDATA3 output)
			(pin TRNRDLLPDATA4 output)
			(pin TRNRDLLPDATA5 output)
			(pin TRNRDLLPDATA6 output)
			(pin TRNRDLLPDATA7 output)
			(pin TRNRDLLPDATA8 output)
			(pin TRNRDLLPDATA9 output)
			(pin TRNRDLLPDATA10 output)
			(pin TRNRDLLPDATA11 output)
			(pin TRNRDLLPDATA12 output)
			(pin TRNRDLLPDATA13 output)
			(pin TRNRDLLPDATA14 output)
			(pin TRNRDLLPDATA15 output)
			(pin TRNRDLLPDATA16 output)
			(pin TRNRDLLPDATA17 output)
			(pin TRNRDLLPDATA18 output)
			(pin TRNRDLLPDATA19 output)
			(pin TRNRDLLPDATA20 output)
			(pin TRNRDLLPDATA21 output)
			(pin TRNRDLLPDATA22 output)
			(pin TRNRDLLPDATA23 output)
			(pin TRNRDLLPDATA24 output)
			(pin TRNRDLLPDATA25 output)
			(pin TRNRDLLPDATA26 output)
			(pin TRNRDLLPDATA27 output)
			(pin TRNRDLLPDATA28 output)
			(pin TRNRDLLPDATA29 output)
			(pin TRNRDLLPDATA30 output)
			(pin TRNRDLLPDATA31 output)
			(pin TRNRDLLPSRCRDYN output)
			(pin TRNRDSTRDYN input)
			(pin TRNRD0 output)
			(pin TRNRD1 output)
			(pin TRNRD2 output)
			(pin TRNRD3 output)
			(pin TRNRD4 output)
			(pin TRNRD5 output)
			(pin TRNRD6 output)
			(pin TRNRD7 output)
			(pin TRNRD8 output)
			(pin TRNRD9 output)
			(pin TRNRD10 output)
			(pin TRNRD11 output)
			(pin TRNRD12 output)
			(pin TRNRD13 output)
			(pin TRNRD14 output)
			(pin TRNRD15 output)
			(pin TRNRD16 output)
			(pin TRNRD17 output)
			(pin TRNRD18 output)
			(pin TRNRD19 output)
			(pin TRNRD20 output)
			(pin TRNRD21 output)
			(pin TRNRD22 output)
			(pin TRNRD23 output)
			(pin TRNRD24 output)
			(pin TRNRD25 output)
			(pin TRNRD26 output)
			(pin TRNRD27 output)
			(pin TRNRD28 output)
			(pin TRNRD29 output)
			(pin TRNRD30 output)
			(pin TRNRD31 output)
			(pin TRNRD32 output)
			(pin TRNRD33 output)
			(pin TRNRD34 output)
			(pin TRNRD35 output)
			(pin TRNRD36 output)
			(pin TRNRD37 output)
			(pin TRNRD38 output)
			(pin TRNRD39 output)
			(pin TRNRD40 output)
			(pin TRNRD41 output)
			(pin TRNRD42 output)
			(pin TRNRD43 output)
			(pin TRNRD44 output)
			(pin TRNRD45 output)
			(pin TRNRD46 output)
			(pin TRNRD47 output)
			(pin TRNRD48 output)
			(pin TRNRD49 output)
			(pin TRNRD50 output)
			(pin TRNRD51 output)
			(pin TRNRD52 output)
			(pin TRNRD53 output)
			(pin TRNRD54 output)
			(pin TRNRD55 output)
			(pin TRNRD56 output)
			(pin TRNRD57 output)
			(pin TRNRD58 output)
			(pin TRNRD59 output)
			(pin TRNRD60 output)
			(pin TRNRD61 output)
			(pin TRNRD62 output)
			(pin TRNRD63 output)
			(pin TRNRECRCERRN output)
			(pin TRNREOFN output)
			(pin TRNRERRFWDN output)
			(pin TRNRNPOKN input)
			(pin TRNRREMN output)
			(pin TRNRSOFN output)
			(pin TRNRSRCDSCN output)
			(pin TRNRSRCRDYN output)
			(pin TRNTBUFAV0 output)
			(pin TRNTBUFAV1 output)
			(pin TRNTBUFAV2 output)
			(pin TRNTBUFAV3 output)
			(pin TRNTBUFAV4 output)
			(pin TRNTBUFAV5 output)
			(pin TRNTCFGGNTN input)
			(pin TRNTCFGREQN output)
			(pin TRNTDLLPDATA0 input)
			(pin TRNTDLLPDATA1 input)
			(pin TRNTDLLPDATA2 input)
			(pin TRNTDLLPDATA3 input)
			(pin TRNTDLLPDATA4 input)
			(pin TRNTDLLPDATA5 input)
			(pin TRNTDLLPDATA6 input)
			(pin TRNTDLLPDATA7 input)
			(pin TRNTDLLPDATA8 input)
			(pin TRNTDLLPDATA9 input)
			(pin TRNTDLLPDATA10 input)
			(pin TRNTDLLPDATA11 input)
			(pin TRNTDLLPDATA12 input)
			(pin TRNTDLLPDATA13 input)
			(pin TRNTDLLPDATA14 input)
			(pin TRNTDLLPDATA15 input)
			(pin TRNTDLLPDATA16 input)
			(pin TRNTDLLPDATA17 input)
			(pin TRNTDLLPDATA18 input)
			(pin TRNTDLLPDATA19 input)
			(pin TRNTDLLPDATA20 input)
			(pin TRNTDLLPDATA21 input)
			(pin TRNTDLLPDATA22 input)
			(pin TRNTDLLPDATA23 input)
			(pin TRNTDLLPDATA24 input)
			(pin TRNTDLLPDATA25 input)
			(pin TRNTDLLPDATA26 input)
			(pin TRNTDLLPDATA27 input)
			(pin TRNTDLLPDATA28 input)
			(pin TRNTDLLPDATA29 input)
			(pin TRNTDLLPDATA30 input)
			(pin TRNTDLLPDATA31 input)
			(pin TRNTDLLPDSTRDYN output)
			(pin TRNTDLLPSRCRDYN input)
			(pin TRNTDSTRDYN output)
			(pin TRNTD0 input)
			(pin TRNTD1 input)
			(pin TRNTD2 input)
			(pin TRNTD3 input)
			(pin TRNTD4 input)
			(pin TRNTD5 input)
			(pin TRNTD6 input)
			(pin TRNTD7 input)
			(pin TRNTD8 input)
			(pin TRNTD9 input)
			(pin TRNTD10 input)
			(pin TRNTD11 input)
			(pin TRNTD12 input)
			(pin TRNTD13 input)
			(pin TRNTD14 input)
			(pin TRNTD15 input)
			(pin TRNTD16 input)
			(pin TRNTD17 input)
			(pin TRNTD18 input)
			(pin TRNTD19 input)
			(pin TRNTD20 input)
			(pin TRNTD21 input)
			(pin TRNTD22 input)
			(pin TRNTD23 input)
			(pin TRNTD24 input)
			(pin TRNTD25 input)
			(pin TRNTD26 input)
			(pin TRNTD27 input)
			(pin TRNTD28 input)
			(pin TRNTD29 input)
			(pin TRNTD30 input)
			(pin TRNTD31 input)
			(pin TRNTD32 input)
			(pin TRNTD33 input)
			(pin TRNTD34 input)
			(pin TRNTD35 input)
			(pin TRNTD36 input)
			(pin TRNTD37 input)
			(pin TRNTD38 input)
			(pin TRNTD39 input)
			(pin TRNTD40 input)
			(pin TRNTD41 input)
			(pin TRNTD42 input)
			(pin TRNTD43 input)
			(pin TRNTD44 input)
			(pin TRNTD45 input)
			(pin TRNTD46 input)
			(pin TRNTD47 input)
			(pin TRNTD48 input)
			(pin TRNTD49 input)
			(pin TRNTD50 input)
			(pin TRNTD51 input)
			(pin TRNTD52 input)
			(pin TRNTD53 input)
			(pin TRNTD54 input)
			(pin TRNTD55 input)
			(pin TRNTD56 input)
			(pin TRNTD57 input)
			(pin TRNTD58 input)
			(pin TRNTD59 input)
			(pin TRNTD60 input)
			(pin TRNTD61 input)
			(pin TRNTD62 input)
			(pin TRNTD63 input)
			(pin TRNTECRCGENN input)
			(pin TRNTEOFN input)
			(pin TRNTERRDROPN output)
			(pin TRNTERRFWDN input)
			(pin TRNTREMN input)
			(pin TRNTSOFN input)
			(pin TRNTSRCDSCN input)
			(pin TRNTSRCRDYN input)
			(pin TRNTSTRN input)
			(pin USERCLK input)
			(pin USERCLKPREBUF input)
			(pin USERRSTN output)
			(pin XILUNCONNOUT0 output)
			(pin XILUNCONNOUT1 output)
			(pin XILUNCONNOUT2 output)
			(pin XILUNCONNOUT3 output)
			(conn PCIE_2_0 CFGAERECRCCHECKEN ==> CFGAERECRCCHECKEN CFGAERECRCCHECKEN)
			(conn PCIE_2_0 CFGAERECRCGENEN ==> CFGAERECRCGENEN CFGAERECRCGENEN)
			(conn PCIE_2_0 CFGCOMMANDBUSMASTERENABLE ==> CFGCOMMANDBUSMASTERENABLE CFGCOMMANDBUSMASTERENABLE)
			(conn PCIE_2_0 CFGCOMMANDINTERRUPTDISABLE ==> CFGCOMMANDINTERRUPTDISABLE CFGCOMMANDINTERRUPTDISABLE)
			(conn PCIE_2_0 CFGCOMMANDIOENABLE ==> CFGCOMMANDIOENABLE CFGCOMMANDIOENABLE)
			(conn PCIE_2_0 CFGCOMMANDMEMENABLE ==> CFGCOMMANDMEMENABLE CFGCOMMANDMEMENABLE)
			(conn PCIE_2_0 CFGCOMMANDSERREN ==> CFGCOMMANDSERREN CFGCOMMANDSERREN)
			(conn PCIE_2_0 CFGDEVCONTROLAUXPOWEREN ==> CFGDEVCONTROLAUXPOWEREN CFGDEVCONTROLAUXPOWEREN)
			(conn PCIE_2_0 CFGDEVCONTROLCORRERRREPORTINGEN ==> CFGDEVCONTROLCORRERRREPORTINGEN CFGDEVCONTROLCORRERRREPORTINGEN)
			(conn PCIE_2_0 CFGDEVCONTROLENABLERO ==> CFGDEVCONTROLENABLERO CFGDEVCONTROLENABLERO)
			(conn PCIE_2_0 CFGDEVCONTROLEXTTAGEN ==> CFGDEVCONTROLEXTTAGEN CFGDEVCONTROLEXTTAGEN)
			(conn PCIE_2_0 CFGDEVCONTROLFATALERRREPORTINGEN ==> CFGDEVCONTROLFATALERRREPORTINGEN CFGDEVCONTROLFATALERRREPORTINGEN)
			(conn PCIE_2_0 CFGDEVCONTROLMAXPAYLOAD0 ==> CFGDEVCONTROLMAXPAYLOAD0 CFGDEVCONTROLMAXPAYLOAD0)
			(conn PCIE_2_0 CFGDEVCONTROLMAXPAYLOAD1 ==> CFGDEVCONTROLMAXPAYLOAD1 CFGDEVCONTROLMAXPAYLOAD1)
			(conn PCIE_2_0 CFGDEVCONTROLMAXPAYLOAD2 ==> CFGDEVCONTROLMAXPAYLOAD2 CFGDEVCONTROLMAXPAYLOAD2)
			(conn PCIE_2_0 CFGDEVCONTROLMAXREADREQ0 ==> CFGDEVCONTROLMAXREADREQ0 CFGDEVCONTROLMAXREADREQ0)
			(conn PCIE_2_0 CFGDEVCONTROLMAXREADREQ1 ==> CFGDEVCONTROLMAXREADREQ1 CFGDEVCONTROLMAXREADREQ1)
			(conn PCIE_2_0 CFGDEVCONTROLMAXREADREQ2 ==> CFGDEVCONTROLMAXREADREQ2 CFGDEVCONTROLMAXREADREQ2)
			(conn PCIE_2_0 CFGDEVCONTROLNONFATALREPORTINGEN ==> CFGDEVCONTROLNONFATALREPORTINGEN CFGDEVCONTROLNONFATALREPORTINGEN)
			(conn PCIE_2_0 CFGDEVCONTROLNOSNOOPEN ==> CFGDEVCONTROLNOSNOOPEN CFGDEVCONTROLNOSNOOPEN)
			(conn PCIE_2_0 CFGDEVCONTROLPHANTOMEN ==> CFGDEVCONTROLPHANTOMEN CFGDEVCONTROLPHANTOMEN)
			(conn PCIE_2_0 CFGDEVCONTROLURERRREPORTINGEN ==> CFGDEVCONTROLURERRREPORTINGEN CFGDEVCONTROLURERRREPORTINGEN)
			(conn PCIE_2_0 CFGDEVCONTROL2CPLTIMEOUTDIS ==> CFGDEVCONTROL2CPLTIMEOUTDIS CFGDEVCONTROL2CPLTIMEOUTDIS)
			(conn PCIE_2_0 CFGDEVCONTROL2CPLTIMEOUTVAL0 ==> CFGDEVCONTROL2CPLTIMEOUTVAL0 CFGDEVCONTROL2CPLTIMEOUTVAL0)
			(conn PCIE_2_0 CFGDEVCONTROL2CPLTIMEOUTVAL1 ==> CFGDEVCONTROL2CPLTIMEOUTVAL1 CFGDEVCONTROL2CPLTIMEOUTVAL1)
			(conn PCIE_2_0 CFGDEVCONTROL2CPLTIMEOUTVAL2 ==> CFGDEVCONTROL2CPLTIMEOUTVAL2 CFGDEVCONTROL2CPLTIMEOUTVAL2)
			(conn PCIE_2_0 CFGDEVCONTROL2CPLTIMEOUTVAL3 ==> CFGDEVCONTROL2CPLTIMEOUTVAL3 CFGDEVCONTROL2CPLTIMEOUTVAL3)
			(conn PCIE_2_0 CFGDEVSTATUSCORRERRDETECTED ==> CFGDEVSTATUSCORRERRDETECTED CFGDEVSTATUSCORRERRDETECTED)
			(conn PCIE_2_0 CFGDEVSTATUSFATALERRDETECTED ==> CFGDEVSTATUSFATALERRDETECTED CFGDEVSTATUSFATALERRDETECTED)
			(conn PCIE_2_0 CFGDEVSTATUSNONFATALERRDETECTED ==> CFGDEVSTATUSNONFATALERRDETECTED CFGDEVSTATUSNONFATALERRDETECTED)
			(conn PCIE_2_0 CFGDEVSTATUSURDETECTED ==> CFGDEVSTATUSURDETECTED CFGDEVSTATUSURDETECTED)
			(conn PCIE_2_0 CFGDO0 ==> CFGDO0 CFGDO0)
			(conn PCIE_2_0 CFGDO1 ==> CFGDO1 CFGDO1)
			(conn PCIE_2_0 CFGDO2 ==> CFGDO2 CFGDO2)
			(conn PCIE_2_0 CFGDO3 ==> CFGDO3 CFGDO3)
			(conn PCIE_2_0 CFGDO4 ==> CFGDO4 CFGDO4)
			(conn PCIE_2_0 CFGDO5 ==> CFGDO5 CFGDO5)
			(conn PCIE_2_0 CFGDO6 ==> CFGDO6 CFGDO6)
			(conn PCIE_2_0 CFGDO7 ==> CFGDO7 CFGDO7)
			(conn PCIE_2_0 CFGDO8 ==> CFGDO8 CFGDO8)
			(conn PCIE_2_0 CFGDO9 ==> CFGDO9 CFGDO9)
			(conn PCIE_2_0 CFGDO10 ==> CFGDO10 CFGDO10)
			(conn PCIE_2_0 CFGDO11 ==> CFGDO11 CFGDO11)
			(conn PCIE_2_0 CFGDO12 ==> CFGDO12 CFGDO12)
			(conn PCIE_2_0 CFGDO13 ==> CFGDO13 CFGDO13)
			(conn PCIE_2_0 CFGDO14 ==> CFGDO14 CFGDO14)
			(conn PCIE_2_0 CFGDO15 ==> CFGDO15 CFGDO15)
			(conn PCIE_2_0 CFGDO16 ==> CFGDO16 CFGDO16)
			(conn PCIE_2_0 CFGDO17 ==> CFGDO17 CFGDO17)
			(conn PCIE_2_0 CFGDO18 ==> CFGDO18 CFGDO18)
			(conn PCIE_2_0 CFGDO19 ==> CFGDO19 CFGDO19)
			(conn PCIE_2_0 CFGDO20 ==> CFGDO20 CFGDO20)
			(conn PCIE_2_0 CFGDO21 ==> CFGDO21 CFGDO21)
			(conn PCIE_2_0 CFGDO22 ==> CFGDO22 CFGDO22)
			(conn PCIE_2_0 CFGDO23 ==> CFGDO23 CFGDO23)
			(conn PCIE_2_0 CFGDO24 ==> CFGDO24 CFGDO24)
			(conn PCIE_2_0 CFGDO25 ==> CFGDO25 CFGDO25)
			(conn PCIE_2_0 CFGDO26 ==> CFGDO26 CFGDO26)
			(conn PCIE_2_0 CFGDO27 ==> CFGDO27 CFGDO27)
			(conn PCIE_2_0 CFGDO28 ==> CFGDO28 CFGDO28)
			(conn PCIE_2_0 CFGDO29 ==> CFGDO29 CFGDO29)
			(conn PCIE_2_0 CFGDO30 ==> CFGDO30 CFGDO30)
			(conn PCIE_2_0 CFGDO31 ==> CFGDO31 CFGDO31)
			(conn PCIE_2_0 CFGERRAERHEADERLOGSETN ==> CFGERRAERHEADERLOGSETN CFGERRAERHEADERLOGSETN)
			(conn PCIE_2_0 CFGERRCPLRDYN ==> CFGERRCPLRDYN CFGERRCPLRDYN)
			(conn PCIE_2_0 CFGINTERRUPTDO0 ==> CFGINTERRUPTDO0 CFGINTERRUPTDO0)
			(conn PCIE_2_0 CFGINTERRUPTDO1 ==> CFGINTERRUPTDO1 CFGINTERRUPTDO1)
			(conn PCIE_2_0 CFGINTERRUPTDO2 ==> CFGINTERRUPTDO2 CFGINTERRUPTDO2)
			(conn PCIE_2_0 CFGINTERRUPTDO3 ==> CFGINTERRUPTDO3 CFGINTERRUPTDO3)
			(conn PCIE_2_0 CFGINTERRUPTDO4 ==> CFGINTERRUPTDO4 CFGINTERRUPTDO4)
			(conn PCIE_2_0 CFGINTERRUPTDO5 ==> CFGINTERRUPTDO5 CFGINTERRUPTDO5)
			(conn PCIE_2_0 CFGINTERRUPTDO6 ==> CFGINTERRUPTDO6 CFGINTERRUPTDO6)
			(conn PCIE_2_0 CFGINTERRUPTDO7 ==> CFGINTERRUPTDO7 CFGINTERRUPTDO7)
			(conn PCIE_2_0 CFGINTERRUPTMMENABLE0 ==> CFGINTERRUPTMMENABLE0 CFGINTERRUPTMMENABLE0)
			(conn PCIE_2_0 CFGINTERRUPTMMENABLE1 ==> CFGINTERRUPTMMENABLE1 CFGINTERRUPTMMENABLE1)
			(conn PCIE_2_0 CFGINTERRUPTMMENABLE2 ==> CFGINTERRUPTMMENABLE2 CFGINTERRUPTMMENABLE2)
			(conn PCIE_2_0 CFGINTERRUPTMSIENABLE ==> CFGINTERRUPTMSIENABLE CFGINTERRUPTMSIENABLE)
			(conn PCIE_2_0 CFGINTERRUPTMSIXENABLE ==> CFGINTERRUPTMSIXENABLE CFGINTERRUPTMSIXENABLE)
			(conn PCIE_2_0 CFGINTERRUPTMSIXFM ==> CFGINTERRUPTMSIXFM CFGINTERRUPTMSIXFM)
			(conn PCIE_2_0 CFGINTERRUPTRDYN ==> CFGINTERRUPTRDYN CFGINTERRUPTRDYN)
			(conn PCIE_2_0 CFGLINKCONTROLASPMCONTROL0 ==> CFGLINKCONTROLASPMCONTROL0 CFGLINKCONTROLASPMCONTROL0)
			(conn PCIE_2_0 CFGLINKCONTROLASPMCONTROL1 ==> CFGLINKCONTROLASPMCONTROL1 CFGLINKCONTROLASPMCONTROL1)
			(conn PCIE_2_0 CFGLINKCONTROLAUTOBANDWIDTHINTEN ==> CFGLINKCONTROLAUTOBANDWIDTHINTEN CFGLINKCONTROLAUTOBANDWIDTHINTEN)
			(conn PCIE_2_0 CFGLINKCONTROLBANDWIDTHINTEN ==> CFGLINKCONTROLBANDWIDTHINTEN CFGLINKCONTROLBANDWIDTHINTEN)
			(conn PCIE_2_0 CFGLINKCONTROLCLOCKPMEN ==> CFGLINKCONTROLCLOCKPMEN CFGLINKCONTROLCLOCKPMEN)
			(conn PCIE_2_0 CFGLINKCONTROLCOMMONCLOCK ==> CFGLINKCONTROLCOMMONCLOCK CFGLINKCONTROLCOMMONCLOCK)
			(conn PCIE_2_0 CFGLINKCONTROLEXTENDEDSYNC ==> CFGLINKCONTROLEXTENDEDSYNC CFGLINKCONTROLEXTENDEDSYNC)
			(conn PCIE_2_0 CFGLINKCONTROLHWAUTOWIDTHDIS ==> CFGLINKCONTROLHWAUTOWIDTHDIS CFGLINKCONTROLHWAUTOWIDTHDIS)
			(conn PCIE_2_0 CFGLINKCONTROLLINKDISABLE ==> CFGLINKCONTROLLINKDISABLE CFGLINKCONTROLLINKDISABLE)
			(conn PCIE_2_0 CFGLINKCONTROLRCB ==> CFGLINKCONTROLRCB CFGLINKCONTROLRCB)
			(conn PCIE_2_0 CFGLINKCONTROLRETRAINLINK ==> CFGLINKCONTROLRETRAINLINK CFGLINKCONTROLRETRAINLINK)
			(conn PCIE_2_0 CFGLINKSTATUSAUTOBANDWIDTHSTATUS ==> CFGLINKSTATUSAUTOBANDWIDTHSTATUS CFGLINKSTATUSAUTOBANDWIDTHSTATUS)
			(conn PCIE_2_0 CFGLINKSTATUSBANDWITHSTATUS ==> CFGLINKSTATUSBANDWITHSTATUS CFGLINKSTATUSBANDWITHSTATUS)
			(conn PCIE_2_0 CFGLINKSTATUSCURRENTSPEED0 ==> CFGLINKSTATUSCURRENTSPEED0 CFGLINKSTATUSCURRENTSPEED0)
			(conn PCIE_2_0 CFGLINKSTATUSCURRENTSPEED1 ==> CFGLINKSTATUSCURRENTSPEED1 CFGLINKSTATUSCURRENTSPEED1)
			(conn PCIE_2_0 CFGLINKSTATUSDLLACTIVE ==> CFGLINKSTATUSDLLACTIVE CFGLINKSTATUSDLLACTIVE)
			(conn PCIE_2_0 CFGLINKSTATUSLINKTRAINING ==> CFGLINKSTATUSLINKTRAINING CFGLINKSTATUSLINKTRAINING)
			(conn PCIE_2_0 CFGLINKSTATUSNEGOTIATEDWIDTH0 ==> CFGLINKSTATUSNEGOTIATEDWIDTH0 CFGLINKSTATUSNEGOTIATEDWIDTH0)
			(conn PCIE_2_0 CFGLINKSTATUSNEGOTIATEDWIDTH1 ==> CFGLINKSTATUSNEGOTIATEDWIDTH1 CFGLINKSTATUSNEGOTIATEDWIDTH1)
			(conn PCIE_2_0 CFGLINKSTATUSNEGOTIATEDWIDTH2 ==> CFGLINKSTATUSNEGOTIATEDWIDTH2 CFGLINKSTATUSNEGOTIATEDWIDTH2)
			(conn PCIE_2_0 CFGLINKSTATUSNEGOTIATEDWIDTH3 ==> CFGLINKSTATUSNEGOTIATEDWIDTH3 CFGLINKSTATUSNEGOTIATEDWIDTH3)
			(conn PCIE_2_0 CFGMSGDATA0 ==> CFGMSGDATA0 CFGMSGDATA0)
			(conn PCIE_2_0 CFGMSGDATA1 ==> CFGMSGDATA1 CFGMSGDATA1)
			(conn PCIE_2_0 CFGMSGDATA2 ==> CFGMSGDATA2 CFGMSGDATA2)
			(conn PCIE_2_0 CFGMSGDATA3 ==> CFGMSGDATA3 CFGMSGDATA3)
			(conn PCIE_2_0 CFGMSGDATA4 ==> CFGMSGDATA4 CFGMSGDATA4)
			(conn PCIE_2_0 CFGMSGDATA5 ==> CFGMSGDATA5 CFGMSGDATA5)
			(conn PCIE_2_0 CFGMSGDATA6 ==> CFGMSGDATA6 CFGMSGDATA6)
			(conn PCIE_2_0 CFGMSGDATA7 ==> CFGMSGDATA7 CFGMSGDATA7)
			(conn PCIE_2_0 CFGMSGDATA8 ==> CFGMSGDATA8 CFGMSGDATA8)
			(conn PCIE_2_0 CFGMSGDATA9 ==> CFGMSGDATA9 CFGMSGDATA9)
			(conn PCIE_2_0 CFGMSGDATA10 ==> CFGMSGDATA10 CFGMSGDATA10)
			(conn PCIE_2_0 CFGMSGDATA11 ==> CFGMSGDATA11 CFGMSGDATA11)
			(conn PCIE_2_0 CFGMSGDATA12 ==> CFGMSGDATA12 CFGMSGDATA12)
			(conn PCIE_2_0 CFGMSGDATA13 ==> CFGMSGDATA13 CFGMSGDATA13)
			(conn PCIE_2_0 CFGMSGDATA14 ==> CFGMSGDATA14 CFGMSGDATA14)
			(conn PCIE_2_0 CFGMSGDATA15 ==> CFGMSGDATA15 CFGMSGDATA15)
			(conn PCIE_2_0 CFGMSGRECEIVED ==> CFGMSGRECEIVED CFGMSGRECEIVED)
			(conn PCIE_2_0 CFGMSGRECEIVEDASSERTINTA ==> CFGMSGRECEIVEDASSERTINTA CFGMSGRECEIVEDASSERTINTA)
			(conn PCIE_2_0 CFGMSGRECEIVEDASSERTINTB ==> CFGMSGRECEIVEDASSERTINTB CFGMSGRECEIVEDASSERTINTB)
			(conn PCIE_2_0 CFGMSGRECEIVEDASSERTINTC ==> CFGMSGRECEIVEDASSERTINTC CFGMSGRECEIVEDASSERTINTC)
			(conn PCIE_2_0 CFGMSGRECEIVEDASSERTINTD ==> CFGMSGRECEIVEDASSERTINTD CFGMSGRECEIVEDASSERTINTD)
			(conn PCIE_2_0 CFGMSGRECEIVEDDEASSERTINTA ==> CFGMSGRECEIVEDDEASSERTINTA CFGMSGRECEIVEDDEASSERTINTA)
			(conn PCIE_2_0 CFGMSGRECEIVEDDEASSERTINTB ==> CFGMSGRECEIVEDDEASSERTINTB CFGMSGRECEIVEDDEASSERTINTB)
			(conn PCIE_2_0 CFGMSGRECEIVEDDEASSERTINTC ==> CFGMSGRECEIVEDDEASSERTINTC CFGMSGRECEIVEDDEASSERTINTC)
			(conn PCIE_2_0 CFGMSGRECEIVEDDEASSERTINTD ==> CFGMSGRECEIVEDDEASSERTINTD CFGMSGRECEIVEDDEASSERTINTD)
			(conn PCIE_2_0 CFGMSGRECEIVEDERRCOR ==> CFGMSGRECEIVEDERRCOR CFGMSGRECEIVEDERRCOR)
			(conn PCIE_2_0 CFGMSGRECEIVEDERRFATAL ==> CFGMSGRECEIVEDERRFATAL CFGMSGRECEIVEDERRFATAL)
			(conn PCIE_2_0 CFGMSGRECEIVEDERRNONFATAL ==> CFGMSGRECEIVEDERRNONFATAL CFGMSGRECEIVEDERRNONFATAL)
			(conn PCIE_2_0 CFGMSGRECEIVEDPMASNAK ==> CFGMSGRECEIVEDPMASNAK CFGMSGRECEIVEDPMASNAK)
			(conn PCIE_2_0 CFGMSGRECEIVEDPMETO ==> CFGMSGRECEIVEDPMETO CFGMSGRECEIVEDPMETO)
			(conn PCIE_2_0 CFGMSGRECEIVEDPMETOACK ==> CFGMSGRECEIVEDPMETOACK CFGMSGRECEIVEDPMETOACK)
			(conn PCIE_2_0 CFGMSGRECEIVEDPMPME ==> CFGMSGRECEIVEDPMPME CFGMSGRECEIVEDPMPME)
			(conn PCIE_2_0 CFGMSGRECEIVEDSETSLOTPOWERLIMIT ==> CFGMSGRECEIVEDSETSLOTPOWERLIMIT CFGMSGRECEIVEDSETSLOTPOWERLIMIT)
			(conn PCIE_2_0 CFGMSGRECEIVEDUNLOCK ==> CFGMSGRECEIVEDUNLOCK CFGMSGRECEIVEDUNLOCK)
			(conn PCIE_2_0 CFGPCIELINKSTATE0 ==> CFGPCIELINKSTATE0 CFGPCIELINKSTATE0)
			(conn PCIE_2_0 CFGPCIELINKSTATE1 ==> CFGPCIELINKSTATE1 CFGPCIELINKSTATE1)
			(conn PCIE_2_0 CFGPCIELINKSTATE2 ==> CFGPCIELINKSTATE2 CFGPCIELINKSTATE2)
			(conn PCIE_2_0 CFGPMCSRPMEEN ==> CFGPMCSRPMEEN CFGPMCSRPMEEN)
			(conn PCIE_2_0 CFGPMCSRPMESTATUS ==> CFGPMCSRPMESTATUS CFGPMCSRPMESTATUS)
			(conn PCIE_2_0 CFGPMCSRPOWERSTATE0 ==> CFGPMCSRPOWERSTATE0 CFGPMCSRPOWERSTATE0)
			(conn PCIE_2_0 CFGPMCSRPOWERSTATE1 ==> CFGPMCSRPOWERSTATE1 CFGPMCSRPOWERSTATE1)
			(conn PCIE_2_0 CFGPMRCVASREQL1N ==> CFGPMRCVASREQL1N CFGPMRCVASREQL1N)
			(conn PCIE_2_0 CFGPMRCVENTERL1N ==> CFGPMRCVENTERL1N CFGPMRCVENTERL1N)
			(conn PCIE_2_0 CFGPMRCVENTERL23N ==> CFGPMRCVENTERL23N CFGPMRCVENTERL23N)
			(conn PCIE_2_0 CFGPMRCVREQACKN ==> CFGPMRCVREQACKN CFGPMRCVREQACKN)
			(conn PCIE_2_0 CFGRDWRDONEN ==> CFGRDWRDONEN CFGRDWRDONEN)
			(conn PCIE_2_0 CFGSLOTCONTROLELECTROMECHILCTLPULSE ==> CFGSLOTCONTROLELECTROMECHILCTLPULSE CFGSLOTCONTROLELECTROMECHILCTLPULSE)
			(conn PCIE_2_0 CFGTRANSACTION ==> CFGTRANSACTION CFGTRANSACTION)
			(conn PCIE_2_0 CFGTRANSACTIONADDR0 ==> CFGTRANSACTIONADDR0 CFGTRANSACTIONADDR0)
			(conn PCIE_2_0 CFGTRANSACTIONADDR1 ==> CFGTRANSACTIONADDR1 CFGTRANSACTIONADDR1)
			(conn PCIE_2_0 CFGTRANSACTIONADDR2 ==> CFGTRANSACTIONADDR2 CFGTRANSACTIONADDR2)
			(conn PCIE_2_0 CFGTRANSACTIONADDR3 ==> CFGTRANSACTIONADDR3 CFGTRANSACTIONADDR3)
			(conn PCIE_2_0 CFGTRANSACTIONADDR4 ==> CFGTRANSACTIONADDR4 CFGTRANSACTIONADDR4)
			(conn PCIE_2_0 CFGTRANSACTIONADDR5 ==> CFGTRANSACTIONADDR5 CFGTRANSACTIONADDR5)
			(conn PCIE_2_0 CFGTRANSACTIONADDR6 ==> CFGTRANSACTIONADDR6 CFGTRANSACTIONADDR6)
			(conn PCIE_2_0 CFGTRANSACTIONTYPE ==> CFGTRANSACTIONTYPE CFGTRANSACTIONTYPE)
			(conn PCIE_2_0 CFGVCTCVCMAP0 ==> CFGVCTCVCMAP0 CFGVCTCVCMAP0)
			(conn PCIE_2_0 CFGVCTCVCMAP1 ==> CFGVCTCVCMAP1 CFGVCTCVCMAP1)
			(conn PCIE_2_0 CFGVCTCVCMAP2 ==> CFGVCTCVCMAP2 CFGVCTCVCMAP2)
			(conn PCIE_2_0 CFGVCTCVCMAP3 ==> CFGVCTCVCMAP3 CFGVCTCVCMAP3)
			(conn PCIE_2_0 CFGVCTCVCMAP4 ==> CFGVCTCVCMAP4 CFGVCTCVCMAP4)
			(conn PCIE_2_0 CFGVCTCVCMAP5 ==> CFGVCTCVCMAP5 CFGVCTCVCMAP5)
			(conn PCIE_2_0 CFGVCTCVCMAP6 ==> CFGVCTCVCMAP6 CFGVCTCVCMAP6)
			(conn PCIE_2_0 DBGSCLRA ==> DBGSCLRA DBGSCLRA)
			(conn PCIE_2_0 DBGSCLRB ==> DBGSCLRB DBGSCLRB)
			(conn PCIE_2_0 DBGSCLRC ==> DBGSCLRC DBGSCLRC)
			(conn PCIE_2_0 DBGSCLRD ==> DBGSCLRD DBGSCLRD)
			(conn PCIE_2_0 DBGSCLRE ==> DBGSCLRE DBGSCLRE)
			(conn PCIE_2_0 DBGSCLRF ==> DBGSCLRF DBGSCLRF)
			(conn PCIE_2_0 DBGSCLRG ==> DBGSCLRG DBGSCLRG)
			(conn PCIE_2_0 DBGSCLRH ==> DBGSCLRH DBGSCLRH)
			(conn PCIE_2_0 DBGSCLRI ==> DBGSCLRI DBGSCLRI)
			(conn PCIE_2_0 DBGSCLRJ ==> DBGSCLRJ DBGSCLRJ)
			(conn PCIE_2_0 DBGSCLRK ==> DBGSCLRK DBGSCLRK)
			(conn PCIE_2_0 DBGVECA0 ==> DBGVECA0 DBGVECA0)
			(conn PCIE_2_0 DBGVECA1 ==> DBGVECA1 DBGVECA1)
			(conn PCIE_2_0 DBGVECA2 ==> DBGVECA2 DBGVECA2)
			(conn PCIE_2_0 DBGVECA3 ==> DBGVECA3 DBGVECA3)
			(conn PCIE_2_0 DBGVECA4 ==> DBGVECA4 DBGVECA4)
			(conn PCIE_2_0 DBGVECA5 ==> DBGVECA5 DBGVECA5)
			(conn PCIE_2_0 DBGVECA6 ==> DBGVECA6 DBGVECA6)
			(conn PCIE_2_0 DBGVECA7 ==> DBGVECA7 DBGVECA7)
			(conn PCIE_2_0 DBGVECA8 ==> DBGVECA8 DBGVECA8)
			(conn PCIE_2_0 DBGVECA9 ==> DBGVECA9 DBGVECA9)
			(conn PCIE_2_0 DBGVECA10 ==> DBGVECA10 DBGVECA10)
			(conn PCIE_2_0 DBGVECA11 ==> DBGVECA11 DBGVECA11)
			(conn PCIE_2_0 DBGVECA12 ==> DBGVECA12 DBGVECA12)
			(conn PCIE_2_0 DBGVECA13 ==> DBGVECA13 DBGVECA13)
			(conn PCIE_2_0 DBGVECA14 ==> DBGVECA14 DBGVECA14)
			(conn PCIE_2_0 DBGVECA15 ==> DBGVECA15 DBGVECA15)
			(conn PCIE_2_0 DBGVECA16 ==> DBGVECA16 DBGVECA16)
			(conn PCIE_2_0 DBGVECA17 ==> DBGVECA17 DBGVECA17)
			(conn PCIE_2_0 DBGVECA18 ==> DBGVECA18 DBGVECA18)
			(conn PCIE_2_0 DBGVECA19 ==> DBGVECA19 DBGVECA19)
			(conn PCIE_2_0 DBGVECA20 ==> DBGVECA20 DBGVECA20)
			(conn PCIE_2_0 DBGVECA21 ==> DBGVECA21 DBGVECA21)
			(conn PCIE_2_0 DBGVECA22 ==> DBGVECA22 DBGVECA22)
			(conn PCIE_2_0 DBGVECA23 ==> DBGVECA23 DBGVECA23)
			(conn PCIE_2_0 DBGVECA24 ==> DBGVECA24 DBGVECA24)
			(conn PCIE_2_0 DBGVECA25 ==> DBGVECA25 DBGVECA25)
			(conn PCIE_2_0 DBGVECA26 ==> DBGVECA26 DBGVECA26)
			(conn PCIE_2_0 DBGVECA27 ==> DBGVECA27 DBGVECA27)
			(conn PCIE_2_0 DBGVECA28 ==> DBGVECA28 DBGVECA28)
			(conn PCIE_2_0 DBGVECA29 ==> DBGVECA29 DBGVECA29)
			(conn PCIE_2_0 DBGVECA30 ==> DBGVECA30 DBGVECA30)
			(conn PCIE_2_0 DBGVECA31 ==> DBGVECA31 DBGVECA31)
			(conn PCIE_2_0 DBGVECA32 ==> DBGVECA32 DBGVECA32)
			(conn PCIE_2_0 DBGVECA33 ==> DBGVECA33 DBGVECA33)
			(conn PCIE_2_0 DBGVECA34 ==> DBGVECA34 DBGVECA34)
			(conn PCIE_2_0 DBGVECA35 ==> DBGVECA35 DBGVECA35)
			(conn PCIE_2_0 DBGVECA36 ==> DBGVECA36 DBGVECA36)
			(conn PCIE_2_0 DBGVECA37 ==> DBGVECA37 DBGVECA37)
			(conn PCIE_2_0 DBGVECA38 ==> DBGVECA38 DBGVECA38)
			(conn PCIE_2_0 DBGVECA39 ==> DBGVECA39 DBGVECA39)
			(conn PCIE_2_0 DBGVECA40 ==> DBGVECA40 DBGVECA40)
			(conn PCIE_2_0 DBGVECA41 ==> DBGVECA41 DBGVECA41)
			(conn PCIE_2_0 DBGVECA42 ==> DBGVECA42 DBGVECA42)
			(conn PCIE_2_0 DBGVECA43 ==> DBGVECA43 DBGVECA43)
			(conn PCIE_2_0 DBGVECA44 ==> DBGVECA44 DBGVECA44)
			(conn PCIE_2_0 DBGVECA45 ==> DBGVECA45 DBGVECA45)
			(conn PCIE_2_0 DBGVECA46 ==> DBGVECA46 DBGVECA46)
			(conn PCIE_2_0 DBGVECA47 ==> DBGVECA47 DBGVECA47)
			(conn PCIE_2_0 DBGVECA48 ==> DBGVECA48 DBGVECA48)
			(conn PCIE_2_0 DBGVECA49 ==> DBGVECA49 DBGVECA49)
			(conn PCIE_2_0 DBGVECA50 ==> DBGVECA50 DBGVECA50)
			(conn PCIE_2_0 DBGVECA51 ==> DBGVECA51 DBGVECA51)
			(conn PCIE_2_0 DBGVECA52 ==> DBGVECA52 DBGVECA52)
			(conn PCIE_2_0 DBGVECA53 ==> DBGVECA53 DBGVECA53)
			(conn PCIE_2_0 DBGVECA54 ==> DBGVECA54 DBGVECA54)
			(conn PCIE_2_0 DBGVECA55 ==> DBGVECA55 DBGVECA55)
			(conn PCIE_2_0 DBGVECA56 ==> DBGVECA56 DBGVECA56)
			(conn PCIE_2_0 DBGVECA57 ==> DBGVECA57 DBGVECA57)
			(conn PCIE_2_0 DBGVECA58 ==> DBGVECA58 DBGVECA58)
			(conn PCIE_2_0 DBGVECA59 ==> DBGVECA59 DBGVECA59)
			(conn PCIE_2_0 DBGVECA60 ==> DBGVECA60 DBGVECA60)
			(conn PCIE_2_0 DBGVECA61 ==> DBGVECA61 DBGVECA61)
			(conn PCIE_2_0 DBGVECA62 ==> DBGVECA62 DBGVECA62)
			(conn PCIE_2_0 DBGVECA63 ==> DBGVECA63 DBGVECA63)
			(conn PCIE_2_0 DBGVECB0 ==> DBGVECB0 DBGVECB0)
			(conn PCIE_2_0 DBGVECB1 ==> DBGVECB1 DBGVECB1)
			(conn PCIE_2_0 DBGVECB2 ==> DBGVECB2 DBGVECB2)
			(conn PCIE_2_0 DBGVECB3 ==> DBGVECB3 DBGVECB3)
			(conn PCIE_2_0 DBGVECB4 ==> DBGVECB4 DBGVECB4)
			(conn PCIE_2_0 DBGVECB5 ==> DBGVECB5 DBGVECB5)
			(conn PCIE_2_0 DBGVECB6 ==> DBGVECB6 DBGVECB6)
			(conn PCIE_2_0 DBGVECB7 ==> DBGVECB7 DBGVECB7)
			(conn PCIE_2_0 DBGVECB8 ==> DBGVECB8 DBGVECB8)
			(conn PCIE_2_0 DBGVECB9 ==> DBGVECB9 DBGVECB9)
			(conn PCIE_2_0 DBGVECB10 ==> DBGVECB10 DBGVECB10)
			(conn PCIE_2_0 DBGVECB11 ==> DBGVECB11 DBGVECB11)
			(conn PCIE_2_0 DBGVECB12 ==> DBGVECB12 DBGVECB12)
			(conn PCIE_2_0 DBGVECB13 ==> DBGVECB13 DBGVECB13)
			(conn PCIE_2_0 DBGVECB14 ==> DBGVECB14 DBGVECB14)
			(conn PCIE_2_0 DBGVECB15 ==> DBGVECB15 DBGVECB15)
			(conn PCIE_2_0 DBGVECB16 ==> DBGVECB16 DBGVECB16)
			(conn PCIE_2_0 DBGVECB17 ==> DBGVECB17 DBGVECB17)
			(conn PCIE_2_0 DBGVECB18 ==> DBGVECB18 DBGVECB18)
			(conn PCIE_2_0 DBGVECB19 ==> DBGVECB19 DBGVECB19)
			(conn PCIE_2_0 DBGVECB20 ==> DBGVECB20 DBGVECB20)
			(conn PCIE_2_0 DBGVECB21 ==> DBGVECB21 DBGVECB21)
			(conn PCIE_2_0 DBGVECB22 ==> DBGVECB22 DBGVECB22)
			(conn PCIE_2_0 DBGVECB23 ==> DBGVECB23 DBGVECB23)
			(conn PCIE_2_0 DBGVECB24 ==> DBGVECB24 DBGVECB24)
			(conn PCIE_2_0 DBGVECB25 ==> DBGVECB25 DBGVECB25)
			(conn PCIE_2_0 DBGVECB26 ==> DBGVECB26 DBGVECB26)
			(conn PCIE_2_0 DBGVECB27 ==> DBGVECB27 DBGVECB27)
			(conn PCIE_2_0 DBGVECB28 ==> DBGVECB28 DBGVECB28)
			(conn PCIE_2_0 DBGVECB29 ==> DBGVECB29 DBGVECB29)
			(conn PCIE_2_0 DBGVECB30 ==> DBGVECB30 DBGVECB30)
			(conn PCIE_2_0 DBGVECB31 ==> DBGVECB31 DBGVECB31)
			(conn PCIE_2_0 DBGVECB32 ==> DBGVECB32 DBGVECB32)
			(conn PCIE_2_0 DBGVECB33 ==> DBGVECB33 DBGVECB33)
			(conn PCIE_2_0 DBGVECB34 ==> DBGVECB34 DBGVECB34)
			(conn PCIE_2_0 DBGVECB35 ==> DBGVECB35 DBGVECB35)
			(conn PCIE_2_0 DBGVECB36 ==> DBGVECB36 DBGVECB36)
			(conn PCIE_2_0 DBGVECB37 ==> DBGVECB37 DBGVECB37)
			(conn PCIE_2_0 DBGVECB38 ==> DBGVECB38 DBGVECB38)
			(conn PCIE_2_0 DBGVECB39 ==> DBGVECB39 DBGVECB39)
			(conn PCIE_2_0 DBGVECB40 ==> DBGVECB40 DBGVECB40)
			(conn PCIE_2_0 DBGVECB41 ==> DBGVECB41 DBGVECB41)
			(conn PCIE_2_0 DBGVECB42 ==> DBGVECB42 DBGVECB42)
			(conn PCIE_2_0 DBGVECB43 ==> DBGVECB43 DBGVECB43)
			(conn PCIE_2_0 DBGVECB44 ==> DBGVECB44 DBGVECB44)
			(conn PCIE_2_0 DBGVECB45 ==> DBGVECB45 DBGVECB45)
			(conn PCIE_2_0 DBGVECB46 ==> DBGVECB46 DBGVECB46)
			(conn PCIE_2_0 DBGVECB47 ==> DBGVECB47 DBGVECB47)
			(conn PCIE_2_0 DBGVECB48 ==> DBGVECB48 DBGVECB48)
			(conn PCIE_2_0 DBGVECB49 ==> DBGVECB49 DBGVECB49)
			(conn PCIE_2_0 DBGVECB50 ==> DBGVECB50 DBGVECB50)
			(conn PCIE_2_0 DBGVECB51 ==> DBGVECB51 DBGVECB51)
			(conn PCIE_2_0 DBGVECB52 ==> DBGVECB52 DBGVECB52)
			(conn PCIE_2_0 DBGVECB53 ==> DBGVECB53 DBGVECB53)
			(conn PCIE_2_0 DBGVECB54 ==> DBGVECB54 DBGVECB54)
			(conn PCIE_2_0 DBGVECB55 ==> DBGVECB55 DBGVECB55)
			(conn PCIE_2_0 DBGVECB56 ==> DBGVECB56 DBGVECB56)
			(conn PCIE_2_0 DBGVECB57 ==> DBGVECB57 DBGVECB57)
			(conn PCIE_2_0 DBGVECB58 ==> DBGVECB58 DBGVECB58)
			(conn PCIE_2_0 DBGVECB59 ==> DBGVECB59 DBGVECB59)
			(conn PCIE_2_0 DBGVECB60 ==> DBGVECB60 DBGVECB60)
			(conn PCIE_2_0 DBGVECB61 ==> DBGVECB61 DBGVECB61)
			(conn PCIE_2_0 DBGVECB62 ==> DBGVECB62 DBGVECB62)
			(conn PCIE_2_0 DBGVECB63 ==> DBGVECB63 DBGVECB63)
			(conn PCIE_2_0 DBGVECC0 ==> DBGVECC0 DBGVECC0)
			(conn PCIE_2_0 DBGVECC1 ==> DBGVECC1 DBGVECC1)
			(conn PCIE_2_0 DBGVECC2 ==> DBGVECC2 DBGVECC2)
			(conn PCIE_2_0 DBGVECC3 ==> DBGVECC3 DBGVECC3)
			(conn PCIE_2_0 DBGVECC4 ==> DBGVECC4 DBGVECC4)
			(conn PCIE_2_0 DBGVECC5 ==> DBGVECC5 DBGVECC5)
			(conn PCIE_2_0 DBGVECC6 ==> DBGVECC6 DBGVECC6)
			(conn PCIE_2_0 DBGVECC7 ==> DBGVECC7 DBGVECC7)
			(conn PCIE_2_0 DBGVECC8 ==> DBGVECC8 DBGVECC8)
			(conn PCIE_2_0 DBGVECC9 ==> DBGVECC9 DBGVECC9)
			(conn PCIE_2_0 DBGVECC10 ==> DBGVECC10 DBGVECC10)
			(conn PCIE_2_0 DBGVECC11 ==> DBGVECC11 DBGVECC11)
			(conn PCIE_2_0 DRPDO0 ==> DRPDO0 DRPDO0)
			(conn PCIE_2_0 DRPDO1 ==> DRPDO1 DRPDO1)
			(conn PCIE_2_0 DRPDO2 ==> DRPDO2 DRPDO2)
			(conn PCIE_2_0 DRPDO3 ==> DRPDO3 DRPDO3)
			(conn PCIE_2_0 DRPDO4 ==> DRPDO4 DRPDO4)
			(conn PCIE_2_0 DRPDO5 ==> DRPDO5 DRPDO5)
			(conn PCIE_2_0 DRPDO6 ==> DRPDO6 DRPDO6)
			(conn PCIE_2_0 DRPDO7 ==> DRPDO7 DRPDO7)
			(conn PCIE_2_0 DRPDO8 ==> DRPDO8 DRPDO8)
			(conn PCIE_2_0 DRPDO9 ==> DRPDO9 DRPDO9)
			(conn PCIE_2_0 DRPDO10 ==> DRPDO10 DRPDO10)
			(conn PCIE_2_0 DRPDO11 ==> DRPDO11 DRPDO11)
			(conn PCIE_2_0 DRPDO12 ==> DRPDO12 DRPDO12)
			(conn PCIE_2_0 DRPDO13 ==> DRPDO13 DRPDO13)
			(conn PCIE_2_0 DRPDO14 ==> DRPDO14 DRPDO14)
			(conn PCIE_2_0 DRPDO15 ==> DRPDO15 DRPDO15)
			(conn PCIE_2_0 DRPDRDY ==> DRPDRDY DRPDRDY)
			(conn PCIE_2_0 LL2BADDLLPERRN ==> LL2BADDLLPERRN LL2BADDLLPERRN)
			(conn PCIE_2_0 LL2BADTLPERRN ==> LL2BADTLPERRN LL2BADTLPERRN)
			(conn PCIE_2_0 LL2PROTOCOLERRN ==> LL2PROTOCOLERRN LL2PROTOCOLERRN)
			(conn PCIE_2_0 LL2REPLAYROERRN ==> LL2REPLAYROERRN LL2REPLAYROERRN)
			(conn PCIE_2_0 LL2REPLAYTOERRN ==> LL2REPLAYTOERRN LL2REPLAYTOERRN)
			(conn PCIE_2_0 LL2SUSPENDOKN ==> LL2SUSPENDOKN LL2SUSPENDOKN)
			(conn PCIE_2_0 LL2TFCINIT1SEQN ==> LL2TFCINIT1SEQN LL2TFCINIT1SEQN)
			(conn PCIE_2_0 LL2TFCINIT2SEQN ==> LL2TFCINIT2SEQN LL2TFCINIT2SEQN)
			(conn PCIE_2_0 LNKCLKEN ==> LNKCLKEN LNKCLKEN)
			(conn PCIE_2_0 MIMRXRADDR0 ==> MIMRXRADDR0 MIMRXRADDR0)
			(conn PCIE_2_0 MIMRXRADDR1 ==> MIMRXRADDR1 MIMRXRADDR1)
			(conn PCIE_2_0 MIMRXRADDR2 ==> MIMRXRADDR2 MIMRXRADDR2)
			(conn PCIE_2_0 MIMRXRADDR3 ==> MIMRXRADDR3 MIMRXRADDR3)
			(conn PCIE_2_0 MIMRXRADDR4 ==> MIMRXRADDR4 MIMRXRADDR4)
			(conn PCIE_2_0 MIMRXRADDR5 ==> MIMRXRADDR5 MIMRXRADDR5)
			(conn PCIE_2_0 MIMRXRADDR6 ==> MIMRXRADDR6 MIMRXRADDR6)
			(conn PCIE_2_0 MIMRXRADDR7 ==> MIMRXRADDR7 MIMRXRADDR7)
			(conn PCIE_2_0 MIMRXRADDR8 ==> MIMRXRADDR8 MIMRXRADDR8)
			(conn PCIE_2_0 MIMRXRADDR9 ==> MIMRXRADDR9 MIMRXRADDR9)
			(conn PCIE_2_0 MIMRXRADDR10 ==> MIMRXRADDR10 MIMRXRADDR10)
			(conn PCIE_2_0 MIMRXRADDR11 ==> MIMRXRADDR11 MIMRXRADDR11)
			(conn PCIE_2_0 MIMRXRADDR12 ==> MIMRXRADDR12 MIMRXRADDR12)
			(conn PCIE_2_0 MIMRXRCE ==> MIMRXRCE MIMRXRCE)
			(conn PCIE_2_0 MIMRXREN ==> MIMRXREN MIMRXREN)
			(conn PCIE_2_0 MIMRXWADDR0 ==> MIMRXWADDR0 MIMRXWADDR0)
			(conn PCIE_2_0 MIMRXWADDR1 ==> MIMRXWADDR1 MIMRXWADDR1)
			(conn PCIE_2_0 MIMRXWADDR2 ==> MIMRXWADDR2 MIMRXWADDR2)
			(conn PCIE_2_0 MIMRXWADDR3 ==> MIMRXWADDR3 MIMRXWADDR3)
			(conn PCIE_2_0 MIMRXWADDR4 ==> MIMRXWADDR4 MIMRXWADDR4)
			(conn PCIE_2_0 MIMRXWADDR5 ==> MIMRXWADDR5 MIMRXWADDR5)
			(conn PCIE_2_0 MIMRXWADDR6 ==> MIMRXWADDR6 MIMRXWADDR6)
			(conn PCIE_2_0 MIMRXWADDR7 ==> MIMRXWADDR7 MIMRXWADDR7)
			(conn PCIE_2_0 MIMRXWADDR8 ==> MIMRXWADDR8 MIMRXWADDR8)
			(conn PCIE_2_0 MIMRXWADDR9 ==> MIMRXWADDR9 MIMRXWADDR9)
			(conn PCIE_2_0 MIMRXWADDR10 ==> MIMRXWADDR10 MIMRXWADDR10)
			(conn PCIE_2_0 MIMRXWADDR11 ==> MIMRXWADDR11 MIMRXWADDR11)
			(conn PCIE_2_0 MIMRXWADDR12 ==> MIMRXWADDR12 MIMRXWADDR12)
			(conn PCIE_2_0 MIMRXWDATA0 ==> MIMRXWDATA0 MIMRXWDATA0)
			(conn PCIE_2_0 MIMRXWDATA1 ==> MIMRXWDATA1 MIMRXWDATA1)
			(conn PCIE_2_0 MIMRXWDATA2 ==> MIMRXWDATA2 MIMRXWDATA2)
			(conn PCIE_2_0 MIMRXWDATA3 ==> MIMRXWDATA3 MIMRXWDATA3)
			(conn PCIE_2_0 MIMRXWDATA4 ==> MIMRXWDATA4 MIMRXWDATA4)
			(conn PCIE_2_0 MIMRXWDATA5 ==> MIMRXWDATA5 MIMRXWDATA5)
			(conn PCIE_2_0 MIMRXWDATA6 ==> MIMRXWDATA6 MIMRXWDATA6)
			(conn PCIE_2_0 MIMRXWDATA7 ==> MIMRXWDATA7 MIMRXWDATA7)
			(conn PCIE_2_0 MIMRXWDATA8 ==> MIMRXWDATA8 MIMRXWDATA8)
			(conn PCIE_2_0 MIMRXWDATA9 ==> MIMRXWDATA9 MIMRXWDATA9)
			(conn PCIE_2_0 MIMRXWDATA10 ==> MIMRXWDATA10 MIMRXWDATA10)
			(conn PCIE_2_0 MIMRXWDATA11 ==> MIMRXWDATA11 MIMRXWDATA11)
			(conn PCIE_2_0 MIMRXWDATA12 ==> MIMRXWDATA12 MIMRXWDATA12)
			(conn PCIE_2_0 MIMRXWDATA13 ==> MIMRXWDATA13 MIMRXWDATA13)
			(conn PCIE_2_0 MIMRXWDATA14 ==> MIMRXWDATA14 MIMRXWDATA14)
			(conn PCIE_2_0 MIMRXWDATA15 ==> MIMRXWDATA15 MIMRXWDATA15)
			(conn PCIE_2_0 MIMRXWDATA16 ==> MIMRXWDATA16 MIMRXWDATA16)
			(conn PCIE_2_0 MIMRXWDATA17 ==> MIMRXWDATA17 MIMRXWDATA17)
			(conn PCIE_2_0 MIMRXWDATA18 ==> MIMRXWDATA18 MIMRXWDATA18)
			(conn PCIE_2_0 MIMRXWDATA19 ==> MIMRXWDATA19 MIMRXWDATA19)
			(conn PCIE_2_0 MIMRXWDATA20 ==> MIMRXWDATA20 MIMRXWDATA20)
			(conn PCIE_2_0 MIMRXWDATA21 ==> MIMRXWDATA21 MIMRXWDATA21)
			(conn PCIE_2_0 MIMRXWDATA22 ==> MIMRXWDATA22 MIMRXWDATA22)
			(conn PCIE_2_0 MIMRXWDATA23 ==> MIMRXWDATA23 MIMRXWDATA23)
			(conn PCIE_2_0 MIMRXWDATA24 ==> MIMRXWDATA24 MIMRXWDATA24)
			(conn PCIE_2_0 MIMRXWDATA25 ==> MIMRXWDATA25 MIMRXWDATA25)
			(conn PCIE_2_0 MIMRXWDATA26 ==> MIMRXWDATA26 MIMRXWDATA26)
			(conn PCIE_2_0 MIMRXWDATA27 ==> MIMRXWDATA27 MIMRXWDATA27)
			(conn PCIE_2_0 MIMRXWDATA28 ==> MIMRXWDATA28 MIMRXWDATA28)
			(conn PCIE_2_0 MIMRXWDATA29 ==> MIMRXWDATA29 MIMRXWDATA29)
			(conn PCIE_2_0 MIMRXWDATA30 ==> MIMRXWDATA30 MIMRXWDATA30)
			(conn PCIE_2_0 MIMRXWDATA31 ==> MIMRXWDATA31 MIMRXWDATA31)
			(conn PCIE_2_0 MIMRXWDATA32 ==> MIMRXWDATA32 MIMRXWDATA32)
			(conn PCIE_2_0 MIMRXWDATA33 ==> MIMRXWDATA33 MIMRXWDATA33)
			(conn PCIE_2_0 MIMRXWDATA34 ==> MIMRXWDATA34 MIMRXWDATA34)
			(conn PCIE_2_0 MIMRXWDATA35 ==> MIMRXWDATA35 MIMRXWDATA35)
			(conn PCIE_2_0 MIMRXWDATA36 ==> MIMRXWDATA36 MIMRXWDATA36)
			(conn PCIE_2_0 MIMRXWDATA37 ==> MIMRXWDATA37 MIMRXWDATA37)
			(conn PCIE_2_0 MIMRXWDATA38 ==> MIMRXWDATA38 MIMRXWDATA38)
			(conn PCIE_2_0 MIMRXWDATA39 ==> MIMRXWDATA39 MIMRXWDATA39)
			(conn PCIE_2_0 MIMRXWDATA40 ==> MIMRXWDATA40 MIMRXWDATA40)
			(conn PCIE_2_0 MIMRXWDATA41 ==> MIMRXWDATA41 MIMRXWDATA41)
			(conn PCIE_2_0 MIMRXWDATA42 ==> MIMRXWDATA42 MIMRXWDATA42)
			(conn PCIE_2_0 MIMRXWDATA43 ==> MIMRXWDATA43 MIMRXWDATA43)
			(conn PCIE_2_0 MIMRXWDATA44 ==> MIMRXWDATA44 MIMRXWDATA44)
			(conn PCIE_2_0 MIMRXWDATA45 ==> MIMRXWDATA45 MIMRXWDATA45)
			(conn PCIE_2_0 MIMRXWDATA46 ==> MIMRXWDATA46 MIMRXWDATA46)
			(conn PCIE_2_0 MIMRXWDATA47 ==> MIMRXWDATA47 MIMRXWDATA47)
			(conn PCIE_2_0 MIMRXWDATA48 ==> MIMRXWDATA48 MIMRXWDATA48)
			(conn PCIE_2_0 MIMRXWDATA49 ==> MIMRXWDATA49 MIMRXWDATA49)
			(conn PCIE_2_0 MIMRXWDATA50 ==> MIMRXWDATA50 MIMRXWDATA50)
			(conn PCIE_2_0 MIMRXWDATA51 ==> MIMRXWDATA51 MIMRXWDATA51)
			(conn PCIE_2_0 MIMRXWDATA52 ==> MIMRXWDATA52 MIMRXWDATA52)
			(conn PCIE_2_0 MIMRXWDATA53 ==> MIMRXWDATA53 MIMRXWDATA53)
			(conn PCIE_2_0 MIMRXWDATA54 ==> MIMRXWDATA54 MIMRXWDATA54)
			(conn PCIE_2_0 MIMRXWDATA55 ==> MIMRXWDATA55 MIMRXWDATA55)
			(conn PCIE_2_0 MIMRXWDATA56 ==> MIMRXWDATA56 MIMRXWDATA56)
			(conn PCIE_2_0 MIMRXWDATA57 ==> MIMRXWDATA57 MIMRXWDATA57)
			(conn PCIE_2_0 MIMRXWDATA58 ==> MIMRXWDATA58 MIMRXWDATA58)
			(conn PCIE_2_0 MIMRXWDATA59 ==> MIMRXWDATA59 MIMRXWDATA59)
			(conn PCIE_2_0 MIMRXWDATA60 ==> MIMRXWDATA60 MIMRXWDATA60)
			(conn PCIE_2_0 MIMRXWDATA61 ==> MIMRXWDATA61 MIMRXWDATA61)
			(conn PCIE_2_0 MIMRXWDATA62 ==> MIMRXWDATA62 MIMRXWDATA62)
			(conn PCIE_2_0 MIMRXWDATA63 ==> MIMRXWDATA63 MIMRXWDATA63)
			(conn PCIE_2_0 MIMRXWDATA64 ==> MIMRXWDATA64 MIMRXWDATA64)
			(conn PCIE_2_0 MIMRXWDATA65 ==> MIMRXWDATA65 MIMRXWDATA65)
			(conn PCIE_2_0 MIMRXWDATA66 ==> MIMRXWDATA66 MIMRXWDATA66)
			(conn PCIE_2_0 MIMRXWDATA67 ==> MIMRXWDATA67 MIMRXWDATA67)
			(conn PCIE_2_0 MIMRXWEN ==> MIMRXWEN MIMRXWEN)
			(conn PCIE_2_0 MIMTXRADDR0 ==> MIMTXRADDR0 MIMTXRADDR0)
			(conn PCIE_2_0 MIMTXRADDR1 ==> MIMTXRADDR1 MIMTXRADDR1)
			(conn PCIE_2_0 MIMTXRADDR2 ==> MIMTXRADDR2 MIMTXRADDR2)
			(conn PCIE_2_0 MIMTXRADDR3 ==> MIMTXRADDR3 MIMTXRADDR3)
			(conn PCIE_2_0 MIMTXRADDR4 ==> MIMTXRADDR4 MIMTXRADDR4)
			(conn PCIE_2_0 MIMTXRADDR5 ==> MIMTXRADDR5 MIMTXRADDR5)
			(conn PCIE_2_0 MIMTXRADDR6 ==> MIMTXRADDR6 MIMTXRADDR6)
			(conn PCIE_2_0 MIMTXRADDR7 ==> MIMTXRADDR7 MIMTXRADDR7)
			(conn PCIE_2_0 MIMTXRADDR8 ==> MIMTXRADDR8 MIMTXRADDR8)
			(conn PCIE_2_0 MIMTXRADDR9 ==> MIMTXRADDR9 MIMTXRADDR9)
			(conn PCIE_2_0 MIMTXRADDR10 ==> MIMTXRADDR10 MIMTXRADDR10)
			(conn PCIE_2_0 MIMTXRADDR11 ==> MIMTXRADDR11 MIMTXRADDR11)
			(conn PCIE_2_0 MIMTXRADDR12 ==> MIMTXRADDR12 MIMTXRADDR12)
			(conn PCIE_2_0 MIMTXRCE ==> MIMTXRCE MIMTXRCE)
			(conn PCIE_2_0 MIMTXREN ==> MIMTXREN MIMTXREN)
			(conn PCIE_2_0 MIMTXWADDR0 ==> MIMTXWADDR0 MIMTXWADDR0)
			(conn PCIE_2_0 MIMTXWADDR1 ==> MIMTXWADDR1 MIMTXWADDR1)
			(conn PCIE_2_0 MIMTXWADDR2 ==> MIMTXWADDR2 MIMTXWADDR2)
			(conn PCIE_2_0 MIMTXWADDR3 ==> MIMTXWADDR3 MIMTXWADDR3)
			(conn PCIE_2_0 MIMTXWADDR4 ==> MIMTXWADDR4 MIMTXWADDR4)
			(conn PCIE_2_0 MIMTXWADDR5 ==> MIMTXWADDR5 MIMTXWADDR5)
			(conn PCIE_2_0 MIMTXWADDR6 ==> MIMTXWADDR6 MIMTXWADDR6)
			(conn PCIE_2_0 MIMTXWADDR7 ==> MIMTXWADDR7 MIMTXWADDR7)
			(conn PCIE_2_0 MIMTXWADDR8 ==> MIMTXWADDR8 MIMTXWADDR8)
			(conn PCIE_2_0 MIMTXWADDR9 ==> MIMTXWADDR9 MIMTXWADDR9)
			(conn PCIE_2_0 MIMTXWADDR10 ==> MIMTXWADDR10 MIMTXWADDR10)
			(conn PCIE_2_0 MIMTXWADDR11 ==> MIMTXWADDR11 MIMTXWADDR11)
			(conn PCIE_2_0 MIMTXWADDR12 ==> MIMTXWADDR12 MIMTXWADDR12)
			(conn PCIE_2_0 MIMTXWDATA0 ==> MIMTXWDATA0 MIMTXWDATA0)
			(conn PCIE_2_0 MIMTXWDATA1 ==> MIMTXWDATA1 MIMTXWDATA1)
			(conn PCIE_2_0 MIMTXWDATA2 ==> MIMTXWDATA2 MIMTXWDATA2)
			(conn PCIE_2_0 MIMTXWDATA3 ==> MIMTXWDATA3 MIMTXWDATA3)
			(conn PCIE_2_0 MIMTXWDATA4 ==> MIMTXWDATA4 MIMTXWDATA4)
			(conn PCIE_2_0 MIMTXWDATA5 ==> MIMTXWDATA5 MIMTXWDATA5)
			(conn PCIE_2_0 MIMTXWDATA6 ==> MIMTXWDATA6 MIMTXWDATA6)
			(conn PCIE_2_0 MIMTXWDATA7 ==> MIMTXWDATA7 MIMTXWDATA7)
			(conn PCIE_2_0 MIMTXWDATA8 ==> MIMTXWDATA8 MIMTXWDATA8)
			(conn PCIE_2_0 MIMTXWDATA9 ==> MIMTXWDATA9 MIMTXWDATA9)
			(conn PCIE_2_0 MIMTXWDATA10 ==> MIMTXWDATA10 MIMTXWDATA10)
			(conn PCIE_2_0 MIMTXWDATA11 ==> MIMTXWDATA11 MIMTXWDATA11)
			(conn PCIE_2_0 MIMTXWDATA12 ==> MIMTXWDATA12 MIMTXWDATA12)
			(conn PCIE_2_0 MIMTXWDATA13 ==> MIMTXWDATA13 MIMTXWDATA13)
			(conn PCIE_2_0 MIMTXWDATA14 ==> MIMTXWDATA14 MIMTXWDATA14)
			(conn PCIE_2_0 MIMTXWDATA15 ==> MIMTXWDATA15 MIMTXWDATA15)
			(conn PCIE_2_0 MIMTXWDATA16 ==> MIMTXWDATA16 MIMTXWDATA16)
			(conn PCIE_2_0 MIMTXWDATA17 ==> MIMTXWDATA17 MIMTXWDATA17)
			(conn PCIE_2_0 MIMTXWDATA18 ==> MIMTXWDATA18 MIMTXWDATA18)
			(conn PCIE_2_0 MIMTXWDATA19 ==> MIMTXWDATA19 MIMTXWDATA19)
			(conn PCIE_2_0 MIMTXWDATA20 ==> MIMTXWDATA20 MIMTXWDATA20)
			(conn PCIE_2_0 MIMTXWDATA21 ==> MIMTXWDATA21 MIMTXWDATA21)
			(conn PCIE_2_0 MIMTXWDATA22 ==> MIMTXWDATA22 MIMTXWDATA22)
			(conn PCIE_2_0 MIMTXWDATA23 ==> MIMTXWDATA23 MIMTXWDATA23)
			(conn PCIE_2_0 MIMTXWDATA24 ==> MIMTXWDATA24 MIMTXWDATA24)
			(conn PCIE_2_0 MIMTXWDATA25 ==> MIMTXWDATA25 MIMTXWDATA25)
			(conn PCIE_2_0 MIMTXWDATA26 ==> MIMTXWDATA26 MIMTXWDATA26)
			(conn PCIE_2_0 MIMTXWDATA27 ==> MIMTXWDATA27 MIMTXWDATA27)
			(conn PCIE_2_0 MIMTXWDATA28 ==> MIMTXWDATA28 MIMTXWDATA28)
			(conn PCIE_2_0 MIMTXWDATA29 ==> MIMTXWDATA29 MIMTXWDATA29)
			(conn PCIE_2_0 MIMTXWDATA30 ==> MIMTXWDATA30 MIMTXWDATA30)
			(conn PCIE_2_0 MIMTXWDATA31 ==> MIMTXWDATA31 MIMTXWDATA31)
			(conn PCIE_2_0 MIMTXWDATA32 ==> MIMTXWDATA32 MIMTXWDATA32)
			(conn PCIE_2_0 MIMTXWDATA33 ==> MIMTXWDATA33 MIMTXWDATA33)
			(conn PCIE_2_0 MIMTXWDATA34 ==> MIMTXWDATA34 MIMTXWDATA34)
			(conn PCIE_2_0 MIMTXWDATA35 ==> MIMTXWDATA35 MIMTXWDATA35)
			(conn PCIE_2_0 MIMTXWDATA36 ==> MIMTXWDATA36 MIMTXWDATA36)
			(conn PCIE_2_0 MIMTXWDATA37 ==> MIMTXWDATA37 MIMTXWDATA37)
			(conn PCIE_2_0 MIMTXWDATA38 ==> MIMTXWDATA38 MIMTXWDATA38)
			(conn PCIE_2_0 MIMTXWDATA39 ==> MIMTXWDATA39 MIMTXWDATA39)
			(conn PCIE_2_0 MIMTXWDATA40 ==> MIMTXWDATA40 MIMTXWDATA40)
			(conn PCIE_2_0 MIMTXWDATA41 ==> MIMTXWDATA41 MIMTXWDATA41)
			(conn PCIE_2_0 MIMTXWDATA42 ==> MIMTXWDATA42 MIMTXWDATA42)
			(conn PCIE_2_0 MIMTXWDATA43 ==> MIMTXWDATA43 MIMTXWDATA43)
			(conn PCIE_2_0 MIMTXWDATA44 ==> MIMTXWDATA44 MIMTXWDATA44)
			(conn PCIE_2_0 MIMTXWDATA45 ==> MIMTXWDATA45 MIMTXWDATA45)
			(conn PCIE_2_0 MIMTXWDATA46 ==> MIMTXWDATA46 MIMTXWDATA46)
			(conn PCIE_2_0 MIMTXWDATA47 ==> MIMTXWDATA47 MIMTXWDATA47)
			(conn PCIE_2_0 MIMTXWDATA48 ==> MIMTXWDATA48 MIMTXWDATA48)
			(conn PCIE_2_0 MIMTXWDATA49 ==> MIMTXWDATA49 MIMTXWDATA49)
			(conn PCIE_2_0 MIMTXWDATA50 ==> MIMTXWDATA50 MIMTXWDATA50)
			(conn PCIE_2_0 MIMTXWDATA51 ==> MIMTXWDATA51 MIMTXWDATA51)
			(conn PCIE_2_0 MIMTXWDATA52 ==> MIMTXWDATA52 MIMTXWDATA52)
			(conn PCIE_2_0 MIMTXWDATA53 ==> MIMTXWDATA53 MIMTXWDATA53)
			(conn PCIE_2_0 MIMTXWDATA54 ==> MIMTXWDATA54 MIMTXWDATA54)
			(conn PCIE_2_0 MIMTXWDATA55 ==> MIMTXWDATA55 MIMTXWDATA55)
			(conn PCIE_2_0 MIMTXWDATA56 ==> MIMTXWDATA56 MIMTXWDATA56)
			(conn PCIE_2_0 MIMTXWDATA57 ==> MIMTXWDATA57 MIMTXWDATA57)
			(conn PCIE_2_0 MIMTXWDATA58 ==> MIMTXWDATA58 MIMTXWDATA58)
			(conn PCIE_2_0 MIMTXWDATA59 ==> MIMTXWDATA59 MIMTXWDATA59)
			(conn PCIE_2_0 MIMTXWDATA60 ==> MIMTXWDATA60 MIMTXWDATA60)
			(conn PCIE_2_0 MIMTXWDATA61 ==> MIMTXWDATA61 MIMTXWDATA61)
			(conn PCIE_2_0 MIMTXWDATA62 ==> MIMTXWDATA62 MIMTXWDATA62)
			(conn PCIE_2_0 MIMTXWDATA63 ==> MIMTXWDATA63 MIMTXWDATA63)
			(conn PCIE_2_0 MIMTXWDATA64 ==> MIMTXWDATA64 MIMTXWDATA64)
			(conn PCIE_2_0 MIMTXWDATA65 ==> MIMTXWDATA65 MIMTXWDATA65)
			(conn PCIE_2_0 MIMTXWDATA66 ==> MIMTXWDATA66 MIMTXWDATA66)
			(conn PCIE_2_0 MIMTXWDATA67 ==> MIMTXWDATA67 MIMTXWDATA67)
			(conn PCIE_2_0 MIMTXWDATA68 ==> MIMTXWDATA68 MIMTXWDATA68)
			(conn PCIE_2_0 MIMTXWEN ==> MIMTXWEN MIMTXWEN)
			(conn PCIE_2_0 PIPERX0POLARITY ==> PIPERX0POLARITY PIPERX0POLARITY)
			(conn PCIE_2_0 PIPERX1POLARITY ==> PIPERX1POLARITY PIPERX1POLARITY)
			(conn PCIE_2_0 PIPERX2POLARITY ==> PIPERX2POLARITY PIPERX2POLARITY)
			(conn PCIE_2_0 PIPERX3POLARITY ==> PIPERX3POLARITY PIPERX3POLARITY)
			(conn PCIE_2_0 PIPERX4POLARITY ==> PIPERX4POLARITY PIPERX4POLARITY)
			(conn PCIE_2_0 PIPERX5POLARITY ==> PIPERX5POLARITY PIPERX5POLARITY)
			(conn PCIE_2_0 PIPERX6POLARITY ==> PIPERX6POLARITY PIPERX6POLARITY)
			(conn PCIE_2_0 PIPERX7POLARITY ==> PIPERX7POLARITY PIPERX7POLARITY)
			(conn PCIE_2_0 PIPETXDEEMPH ==> PIPETXDEEMPH PIPETXDEEMPH)
			(conn PCIE_2_0 PIPETXMARGIN0 ==> PIPETXMARGIN0 PIPETXMARGIN0)
			(conn PCIE_2_0 PIPETXMARGIN1 ==> PIPETXMARGIN1 PIPETXMARGIN1)
			(conn PCIE_2_0 PIPETXMARGIN2 ==> PIPETXMARGIN2 PIPETXMARGIN2)
			(conn PCIE_2_0 PIPETXRATE ==> PIPETXRATE PIPETXRATE)
			(conn PCIE_2_0 PIPETXRCVRDET ==> PIPETXRCVRDET PIPETXRCVRDET)
			(conn PCIE_2_0 PIPETXRESET ==> PIPETXRESET PIPETXRESET)
			(conn PCIE_2_0 PIPETX0CHARISK0 ==> PIPETX0CHARISK0 PIPETX0CHARISK0)
			(conn PCIE_2_0 PIPETX0CHARISK1 ==> PIPETX0CHARISK1 PIPETX0CHARISK1)
			(conn PCIE_2_0 PIPETX0COMPLIANCE ==> PIPETX0COMPLIANCE PIPETX0COMPLIANCE)
			(conn PCIE_2_0 PIPETX0DATA0 ==> PIPETX0DATA0 PIPETX0DATA0)
			(conn PCIE_2_0 PIPETX0DATA1 ==> PIPETX0DATA1 PIPETX0DATA1)
			(conn PCIE_2_0 PIPETX0DATA2 ==> PIPETX0DATA2 PIPETX0DATA2)
			(conn PCIE_2_0 PIPETX0DATA3 ==> PIPETX0DATA3 PIPETX0DATA3)
			(conn PCIE_2_0 PIPETX0DATA4 ==> PIPETX0DATA4 PIPETX0DATA4)
			(conn PCIE_2_0 PIPETX0DATA5 ==> PIPETX0DATA5 PIPETX0DATA5)
			(conn PCIE_2_0 PIPETX0DATA6 ==> PIPETX0DATA6 PIPETX0DATA6)
			(conn PCIE_2_0 PIPETX0DATA7 ==> PIPETX0DATA7 PIPETX0DATA7)
			(conn PCIE_2_0 PIPETX0DATA8 ==> PIPETX0DATA8 PIPETX0DATA8)
			(conn PCIE_2_0 PIPETX0DATA9 ==> PIPETX0DATA9 PIPETX0DATA9)
			(conn PCIE_2_0 PIPETX0DATA10 ==> PIPETX0DATA10 PIPETX0DATA10)
			(conn PCIE_2_0 PIPETX0DATA11 ==> PIPETX0DATA11 PIPETX0DATA11)
			(conn PCIE_2_0 PIPETX0DATA12 ==> PIPETX0DATA12 PIPETX0DATA12)
			(conn PCIE_2_0 PIPETX0DATA13 ==> PIPETX0DATA13 PIPETX0DATA13)
			(conn PCIE_2_0 PIPETX0DATA14 ==> PIPETX0DATA14 PIPETX0DATA14)
			(conn PCIE_2_0 PIPETX0DATA15 ==> PIPETX0DATA15 PIPETX0DATA15)
			(conn PCIE_2_0 PIPETX0ELECIDLE ==> PIPETX0ELECIDLE PIPETX0ELECIDLE)
			(conn PCIE_2_0 PIPETX0POWERDOWN0 ==> PIPETX0POWERDOWN0 PIPETX0POWERDOWN0)
			(conn PCIE_2_0 PIPETX0POWERDOWN1 ==> PIPETX0POWERDOWN1 PIPETX0POWERDOWN1)
			(conn PCIE_2_0 PIPETX1CHARISK0 ==> PIPETX1CHARISK0 PIPETX1CHARISK0)
			(conn PCIE_2_0 PIPETX1CHARISK1 ==> PIPETX1CHARISK1 PIPETX1CHARISK1)
			(conn PCIE_2_0 PIPETX1COMPLIANCE ==> PIPETX1COMPLIANCE PIPETX1COMPLIANCE)
			(conn PCIE_2_0 PIPETX1DATA0 ==> PIPETX1DATA0 PIPETX1DATA0)
			(conn PCIE_2_0 PIPETX1DATA1 ==> PIPETX1DATA1 PIPETX1DATA1)
			(conn PCIE_2_0 PIPETX1DATA2 ==> PIPETX1DATA2 PIPETX1DATA2)
			(conn PCIE_2_0 PIPETX1DATA3 ==> PIPETX1DATA3 PIPETX1DATA3)
			(conn PCIE_2_0 PIPETX1DATA4 ==> PIPETX1DATA4 PIPETX1DATA4)
			(conn PCIE_2_0 PIPETX1DATA5 ==> PIPETX1DATA5 PIPETX1DATA5)
			(conn PCIE_2_0 PIPETX1DATA6 ==> PIPETX1DATA6 PIPETX1DATA6)
			(conn PCIE_2_0 PIPETX1DATA7 ==> PIPETX1DATA7 PIPETX1DATA7)
			(conn PCIE_2_0 PIPETX1DATA8 ==> PIPETX1DATA8 PIPETX1DATA8)
			(conn PCIE_2_0 PIPETX1DATA9 ==> PIPETX1DATA9 PIPETX1DATA9)
			(conn PCIE_2_0 PIPETX1DATA10 ==> PIPETX1DATA10 PIPETX1DATA10)
			(conn PCIE_2_0 PIPETX1DATA11 ==> PIPETX1DATA11 PIPETX1DATA11)
			(conn PCIE_2_0 PIPETX1DATA12 ==> PIPETX1DATA12 PIPETX1DATA12)
			(conn PCIE_2_0 PIPETX1DATA13 ==> PIPETX1DATA13 PIPETX1DATA13)
			(conn PCIE_2_0 PIPETX1DATA14 ==> PIPETX1DATA14 PIPETX1DATA14)
			(conn PCIE_2_0 PIPETX1DATA15 ==> PIPETX1DATA15 PIPETX1DATA15)
			(conn PCIE_2_0 PIPETX1ELECIDLE ==> PIPETX1ELECIDLE PIPETX1ELECIDLE)
			(conn PCIE_2_0 PIPETX1POWERDOWN0 ==> PIPETX1POWERDOWN0 PIPETX1POWERDOWN0)
			(conn PCIE_2_0 PIPETX1POWERDOWN1 ==> PIPETX1POWERDOWN1 PIPETX1POWERDOWN1)
			(conn PCIE_2_0 PIPETX2CHARISK0 ==> PIPETX2CHARISK0 PIPETX2CHARISK0)
			(conn PCIE_2_0 PIPETX2CHARISK1 ==> PIPETX2CHARISK1 PIPETX2CHARISK1)
			(conn PCIE_2_0 PIPETX2COMPLIANCE ==> PIPETX2COMPLIANCE PIPETX2COMPLIANCE)
			(conn PCIE_2_0 PIPETX2DATA0 ==> PIPETX2DATA0 PIPETX2DATA0)
			(conn PCIE_2_0 PIPETX2DATA1 ==> PIPETX2DATA1 PIPETX2DATA1)
			(conn PCIE_2_0 PIPETX2DATA2 ==> PIPETX2DATA2 PIPETX2DATA2)
			(conn PCIE_2_0 PIPETX2DATA3 ==> PIPETX2DATA3 PIPETX2DATA3)
			(conn PCIE_2_0 PIPETX2DATA4 ==> PIPETX2DATA4 PIPETX2DATA4)
			(conn PCIE_2_0 PIPETX2DATA5 ==> PIPETX2DATA5 PIPETX2DATA5)
			(conn PCIE_2_0 PIPETX2DATA6 ==> PIPETX2DATA6 PIPETX2DATA6)
			(conn PCIE_2_0 PIPETX2DATA7 ==> PIPETX2DATA7 PIPETX2DATA7)
			(conn PCIE_2_0 PIPETX2DATA8 ==> PIPETX2DATA8 PIPETX2DATA8)
			(conn PCIE_2_0 PIPETX2DATA9 ==> PIPETX2DATA9 PIPETX2DATA9)
			(conn PCIE_2_0 PIPETX2DATA10 ==> PIPETX2DATA10 PIPETX2DATA10)
			(conn PCIE_2_0 PIPETX2DATA11 ==> PIPETX2DATA11 PIPETX2DATA11)
			(conn PCIE_2_0 PIPETX2DATA12 ==> PIPETX2DATA12 PIPETX2DATA12)
			(conn PCIE_2_0 PIPETX2DATA13 ==> PIPETX2DATA13 PIPETX2DATA13)
			(conn PCIE_2_0 PIPETX2DATA14 ==> PIPETX2DATA14 PIPETX2DATA14)
			(conn PCIE_2_0 PIPETX2DATA15 ==> PIPETX2DATA15 PIPETX2DATA15)
			(conn PCIE_2_0 PIPETX2ELECIDLE ==> PIPETX2ELECIDLE PIPETX2ELECIDLE)
			(conn PCIE_2_0 PIPETX2POWERDOWN0 ==> PIPETX2POWERDOWN0 PIPETX2POWERDOWN0)
			(conn PCIE_2_0 PIPETX2POWERDOWN1 ==> PIPETX2POWERDOWN1 PIPETX2POWERDOWN1)
			(conn PCIE_2_0 PIPETX3CHARISK0 ==> PIPETX3CHARISK0 PIPETX3CHARISK0)
			(conn PCIE_2_0 PIPETX3CHARISK1 ==> PIPETX3CHARISK1 PIPETX3CHARISK1)
			(conn PCIE_2_0 PIPETX3COMPLIANCE ==> PIPETX3COMPLIANCE PIPETX3COMPLIANCE)
			(conn PCIE_2_0 PIPETX3DATA0 ==> PIPETX3DATA0 PIPETX3DATA0)
			(conn PCIE_2_0 PIPETX3DATA1 ==> PIPETX3DATA1 PIPETX3DATA1)
			(conn PCIE_2_0 PIPETX3DATA2 ==> PIPETX3DATA2 PIPETX3DATA2)
			(conn PCIE_2_0 PIPETX3DATA3 ==> PIPETX3DATA3 PIPETX3DATA3)
			(conn PCIE_2_0 PIPETX3DATA4 ==> PIPETX3DATA4 PIPETX3DATA4)
			(conn PCIE_2_0 PIPETX3DATA5 ==> PIPETX3DATA5 PIPETX3DATA5)
			(conn PCIE_2_0 PIPETX3DATA6 ==> PIPETX3DATA6 PIPETX3DATA6)
			(conn PCIE_2_0 PIPETX3DATA7 ==> PIPETX3DATA7 PIPETX3DATA7)
			(conn PCIE_2_0 PIPETX3DATA8 ==> PIPETX3DATA8 PIPETX3DATA8)
			(conn PCIE_2_0 PIPETX3DATA9 ==> PIPETX3DATA9 PIPETX3DATA9)
			(conn PCIE_2_0 PIPETX3DATA10 ==> PIPETX3DATA10 PIPETX3DATA10)
			(conn PCIE_2_0 PIPETX3DATA11 ==> PIPETX3DATA11 PIPETX3DATA11)
			(conn PCIE_2_0 PIPETX3DATA12 ==> PIPETX3DATA12 PIPETX3DATA12)
			(conn PCIE_2_0 PIPETX3DATA13 ==> PIPETX3DATA13 PIPETX3DATA13)
			(conn PCIE_2_0 PIPETX3DATA14 ==> PIPETX3DATA14 PIPETX3DATA14)
			(conn PCIE_2_0 PIPETX3DATA15 ==> PIPETX3DATA15 PIPETX3DATA15)
			(conn PCIE_2_0 PIPETX3ELECIDLE ==> PIPETX3ELECIDLE PIPETX3ELECIDLE)
			(conn PCIE_2_0 PIPETX3POWERDOWN0 ==> PIPETX3POWERDOWN0 PIPETX3POWERDOWN0)
			(conn PCIE_2_0 PIPETX3POWERDOWN1 ==> PIPETX3POWERDOWN1 PIPETX3POWERDOWN1)
			(conn PCIE_2_0 PIPETX4CHARISK0 ==> PIPETX4CHARISK0 PIPETX4CHARISK0)
			(conn PCIE_2_0 PIPETX4CHARISK1 ==> PIPETX4CHARISK1 PIPETX4CHARISK1)
			(conn PCIE_2_0 PIPETX4COMPLIANCE ==> PIPETX4COMPLIANCE PIPETX4COMPLIANCE)
			(conn PCIE_2_0 PIPETX4DATA0 ==> PIPETX4DATA0 PIPETX4DATA0)
			(conn PCIE_2_0 PIPETX4DATA1 ==> PIPETX4DATA1 PIPETX4DATA1)
			(conn PCIE_2_0 PIPETX4DATA2 ==> PIPETX4DATA2 PIPETX4DATA2)
			(conn PCIE_2_0 PIPETX4DATA3 ==> PIPETX4DATA3 PIPETX4DATA3)
			(conn PCIE_2_0 PIPETX4DATA4 ==> PIPETX4DATA4 PIPETX4DATA4)
			(conn PCIE_2_0 PIPETX4DATA5 ==> PIPETX4DATA5 PIPETX4DATA5)
			(conn PCIE_2_0 PIPETX4DATA6 ==> PIPETX4DATA6 PIPETX4DATA6)
			(conn PCIE_2_0 PIPETX4DATA7 ==> PIPETX4DATA7 PIPETX4DATA7)
			(conn PCIE_2_0 PIPETX4DATA8 ==> PIPETX4DATA8 PIPETX4DATA8)
			(conn PCIE_2_0 PIPETX4DATA9 ==> PIPETX4DATA9 PIPETX4DATA9)
			(conn PCIE_2_0 PIPETX4DATA10 ==> PIPETX4DATA10 PIPETX4DATA10)
			(conn PCIE_2_0 PIPETX4DATA11 ==> PIPETX4DATA11 PIPETX4DATA11)
			(conn PCIE_2_0 PIPETX4DATA12 ==> PIPETX4DATA12 PIPETX4DATA12)
			(conn PCIE_2_0 PIPETX4DATA13 ==> PIPETX4DATA13 PIPETX4DATA13)
			(conn PCIE_2_0 PIPETX4DATA14 ==> PIPETX4DATA14 PIPETX4DATA14)
			(conn PCIE_2_0 PIPETX4DATA15 ==> PIPETX4DATA15 PIPETX4DATA15)
			(conn PCIE_2_0 PIPETX4ELECIDLE ==> PIPETX4ELECIDLE PIPETX4ELECIDLE)
			(conn PCIE_2_0 PIPETX4POWERDOWN0 ==> PIPETX4POWERDOWN0 PIPETX4POWERDOWN0)
			(conn PCIE_2_0 PIPETX4POWERDOWN1 ==> PIPETX4POWERDOWN1 PIPETX4POWERDOWN1)
			(conn PCIE_2_0 PIPETX5CHARISK0 ==> PIPETX5CHARISK0 PIPETX5CHARISK0)
			(conn PCIE_2_0 PIPETX5CHARISK1 ==> PIPETX5CHARISK1 PIPETX5CHARISK1)
			(conn PCIE_2_0 PIPETX5COMPLIANCE ==> PIPETX5COMPLIANCE PIPETX5COMPLIANCE)
			(conn PCIE_2_0 PIPETX5DATA0 ==> PIPETX5DATA0 PIPETX5DATA0)
			(conn PCIE_2_0 PIPETX5DATA1 ==> PIPETX5DATA1 PIPETX5DATA1)
			(conn PCIE_2_0 PIPETX5DATA2 ==> PIPETX5DATA2 PIPETX5DATA2)
			(conn PCIE_2_0 PIPETX5DATA3 ==> PIPETX5DATA3 PIPETX5DATA3)
			(conn PCIE_2_0 PIPETX5DATA4 ==> PIPETX5DATA4 PIPETX5DATA4)
			(conn PCIE_2_0 PIPETX5DATA5 ==> PIPETX5DATA5 PIPETX5DATA5)
			(conn PCIE_2_0 PIPETX5DATA6 ==> PIPETX5DATA6 PIPETX5DATA6)
			(conn PCIE_2_0 PIPETX5DATA7 ==> PIPETX5DATA7 PIPETX5DATA7)
			(conn PCIE_2_0 PIPETX5DATA8 ==> PIPETX5DATA8 PIPETX5DATA8)
			(conn PCIE_2_0 PIPETX5DATA9 ==> PIPETX5DATA9 PIPETX5DATA9)
			(conn PCIE_2_0 PIPETX5DATA10 ==> PIPETX5DATA10 PIPETX5DATA10)
			(conn PCIE_2_0 PIPETX5DATA11 ==> PIPETX5DATA11 PIPETX5DATA11)
			(conn PCIE_2_0 PIPETX5DATA12 ==> PIPETX5DATA12 PIPETX5DATA12)
			(conn PCIE_2_0 PIPETX5DATA13 ==> PIPETX5DATA13 PIPETX5DATA13)
			(conn PCIE_2_0 PIPETX5DATA14 ==> PIPETX5DATA14 PIPETX5DATA14)
			(conn PCIE_2_0 PIPETX5DATA15 ==> PIPETX5DATA15 PIPETX5DATA15)
			(conn PCIE_2_0 PIPETX5ELECIDLE ==> PIPETX5ELECIDLE PIPETX5ELECIDLE)
			(conn PCIE_2_0 PIPETX5POWERDOWN0 ==> PIPETX5POWERDOWN0 PIPETX5POWERDOWN0)
			(conn PCIE_2_0 PIPETX5POWERDOWN1 ==> PIPETX5POWERDOWN1 PIPETX5POWERDOWN1)
			(conn PCIE_2_0 PIPETX6CHARISK0 ==> PIPETX6CHARISK0 PIPETX6CHARISK0)
			(conn PCIE_2_0 PIPETX6CHARISK1 ==> PIPETX6CHARISK1 PIPETX6CHARISK1)
			(conn PCIE_2_0 PIPETX6COMPLIANCE ==> PIPETX6COMPLIANCE PIPETX6COMPLIANCE)
			(conn PCIE_2_0 PIPETX6DATA0 ==> PIPETX6DATA0 PIPETX6DATA0)
			(conn PCIE_2_0 PIPETX6DATA1 ==> PIPETX6DATA1 PIPETX6DATA1)
			(conn PCIE_2_0 PIPETX6DATA2 ==> PIPETX6DATA2 PIPETX6DATA2)
			(conn PCIE_2_0 PIPETX6DATA3 ==> PIPETX6DATA3 PIPETX6DATA3)
			(conn PCIE_2_0 PIPETX6DATA4 ==> PIPETX6DATA4 PIPETX6DATA4)
			(conn PCIE_2_0 PIPETX6DATA5 ==> PIPETX6DATA5 PIPETX6DATA5)
			(conn PCIE_2_0 PIPETX6DATA6 ==> PIPETX6DATA6 PIPETX6DATA6)
			(conn PCIE_2_0 PIPETX6DATA7 ==> PIPETX6DATA7 PIPETX6DATA7)
			(conn PCIE_2_0 PIPETX6DATA8 ==> PIPETX6DATA8 PIPETX6DATA8)
			(conn PCIE_2_0 PIPETX6DATA9 ==> PIPETX6DATA9 PIPETX6DATA9)
			(conn PCIE_2_0 PIPETX6DATA10 ==> PIPETX6DATA10 PIPETX6DATA10)
			(conn PCIE_2_0 PIPETX6DATA11 ==> PIPETX6DATA11 PIPETX6DATA11)
			(conn PCIE_2_0 PIPETX6DATA12 ==> PIPETX6DATA12 PIPETX6DATA12)
			(conn PCIE_2_0 PIPETX6DATA13 ==> PIPETX6DATA13 PIPETX6DATA13)
			(conn PCIE_2_0 PIPETX6DATA14 ==> PIPETX6DATA14 PIPETX6DATA14)
			(conn PCIE_2_0 PIPETX6DATA15 ==> PIPETX6DATA15 PIPETX6DATA15)
			(conn PCIE_2_0 PIPETX6ELECIDLE ==> PIPETX6ELECIDLE PIPETX6ELECIDLE)
			(conn PCIE_2_0 PIPETX6POWERDOWN0 ==> PIPETX6POWERDOWN0 PIPETX6POWERDOWN0)
			(conn PCIE_2_0 PIPETX6POWERDOWN1 ==> PIPETX6POWERDOWN1 PIPETX6POWERDOWN1)
			(conn PCIE_2_0 PIPETX7CHARISK0 ==> PIPETX7CHARISK0 PIPETX7CHARISK0)
			(conn PCIE_2_0 PIPETX7CHARISK1 ==> PIPETX7CHARISK1 PIPETX7CHARISK1)
			(conn PCIE_2_0 PIPETX7COMPLIANCE ==> PIPETX7COMPLIANCE PIPETX7COMPLIANCE)
			(conn PCIE_2_0 PIPETX7DATA0 ==> PIPETX7DATA0 PIPETX7DATA0)
			(conn PCIE_2_0 PIPETX7DATA1 ==> PIPETX7DATA1 PIPETX7DATA1)
			(conn PCIE_2_0 PIPETX7DATA2 ==> PIPETX7DATA2 PIPETX7DATA2)
			(conn PCIE_2_0 PIPETX7DATA3 ==> PIPETX7DATA3 PIPETX7DATA3)
			(conn PCIE_2_0 PIPETX7DATA4 ==> PIPETX7DATA4 PIPETX7DATA4)
			(conn PCIE_2_0 PIPETX7DATA5 ==> PIPETX7DATA5 PIPETX7DATA5)
			(conn PCIE_2_0 PIPETX7DATA6 ==> PIPETX7DATA6 PIPETX7DATA6)
			(conn PCIE_2_0 PIPETX7DATA7 ==> PIPETX7DATA7 PIPETX7DATA7)
			(conn PCIE_2_0 PIPETX7DATA8 ==> PIPETX7DATA8 PIPETX7DATA8)
			(conn PCIE_2_0 PIPETX7DATA9 ==> PIPETX7DATA9 PIPETX7DATA9)
			(conn PCIE_2_0 PIPETX7DATA10 ==> PIPETX7DATA10 PIPETX7DATA10)
			(conn PCIE_2_0 PIPETX7DATA11 ==> PIPETX7DATA11 PIPETX7DATA11)
			(conn PCIE_2_0 PIPETX7DATA12 ==> PIPETX7DATA12 PIPETX7DATA12)
			(conn PCIE_2_0 PIPETX7DATA13 ==> PIPETX7DATA13 PIPETX7DATA13)
			(conn PCIE_2_0 PIPETX7DATA14 ==> PIPETX7DATA14 PIPETX7DATA14)
			(conn PCIE_2_0 PIPETX7DATA15 ==> PIPETX7DATA15 PIPETX7DATA15)
			(conn PCIE_2_0 PIPETX7ELECIDLE ==> PIPETX7ELECIDLE PIPETX7ELECIDLE)
			(conn PCIE_2_0 PIPETX7POWERDOWN0 ==> PIPETX7POWERDOWN0 PIPETX7POWERDOWN0)
			(conn PCIE_2_0 PIPETX7POWERDOWN1 ==> PIPETX7POWERDOWN1 PIPETX7POWERDOWN1)
			(conn PCIE_2_0 PLDBGVEC0 ==> PLDBGVEC0 PLDBGVEC0)
			(conn PCIE_2_0 PLDBGVEC1 ==> PLDBGVEC1 PLDBGVEC1)
			(conn PCIE_2_0 PLDBGVEC2 ==> PLDBGVEC2 PLDBGVEC2)
			(conn PCIE_2_0 PLDBGVEC3 ==> PLDBGVEC3 PLDBGVEC3)
			(conn PCIE_2_0 PLDBGVEC4 ==> PLDBGVEC4 PLDBGVEC4)
			(conn PCIE_2_0 PLDBGVEC5 ==> PLDBGVEC5 PLDBGVEC5)
			(conn PCIE_2_0 PLDBGVEC6 ==> PLDBGVEC6 PLDBGVEC6)
			(conn PCIE_2_0 PLDBGVEC7 ==> PLDBGVEC7 PLDBGVEC7)
			(conn PCIE_2_0 PLDBGVEC8 ==> PLDBGVEC8 PLDBGVEC8)
			(conn PCIE_2_0 PLDBGVEC9 ==> PLDBGVEC9 PLDBGVEC9)
			(conn PCIE_2_0 PLDBGVEC10 ==> PLDBGVEC10 PLDBGVEC10)
			(conn PCIE_2_0 PLDBGVEC11 ==> PLDBGVEC11 PLDBGVEC11)
			(conn PCIE_2_0 PLINITIALLINKWIDTH0 ==> PLINITIALLINKWIDTH0 PLINITIALLINKWIDTH0)
			(conn PCIE_2_0 PLINITIALLINKWIDTH1 ==> PLINITIALLINKWIDTH1 PLINITIALLINKWIDTH1)
			(conn PCIE_2_0 PLINITIALLINKWIDTH2 ==> PLINITIALLINKWIDTH2 PLINITIALLINKWIDTH2)
			(conn PCIE_2_0 PLLANEREVERSALMODE0 ==> PLLANEREVERSALMODE0 PLLANEREVERSALMODE0)
			(conn PCIE_2_0 PLLANEREVERSALMODE1 ==> PLLANEREVERSALMODE1 PLLANEREVERSALMODE1)
			(conn PCIE_2_0 PLLINKGEN2CAP ==> PLLINKGEN2CAP PLLINKGEN2CAP)
			(conn PCIE_2_0 PLLINKPARTNERGEN2SUPPORTED ==> PLLINKPARTNERGEN2SUPPORTED PLLINKPARTNERGEN2SUPPORTED)
			(conn PCIE_2_0 PLLINKUPCFGCAP ==> PLLINKUPCFGCAP PLLINKUPCFGCAP)
			(conn PCIE_2_0 PLLTSSMSTATE0 ==> PLLTSSMSTATE0 PLLTSSMSTATE0)
			(conn PCIE_2_0 PLLTSSMSTATE1 ==> PLLTSSMSTATE1 PLLTSSMSTATE1)
			(conn PCIE_2_0 PLLTSSMSTATE2 ==> PLLTSSMSTATE2 PLLTSSMSTATE2)
			(conn PCIE_2_0 PLLTSSMSTATE3 ==> PLLTSSMSTATE3 PLLTSSMSTATE3)
			(conn PCIE_2_0 PLLTSSMSTATE4 ==> PLLTSSMSTATE4 PLLTSSMSTATE4)
			(conn PCIE_2_0 PLLTSSMSTATE5 ==> PLLTSSMSTATE5 PLLTSSMSTATE5)
			(conn PCIE_2_0 PLPHYLNKUPN ==> PLPHYLNKUPN PLPHYLNKUPN)
			(conn PCIE_2_0 PLRECEIVEDHOTRST ==> PLRECEIVEDHOTRST PLRECEIVEDHOTRST)
			(conn PCIE_2_0 PLRXPMSTATE0 ==> PLRXPMSTATE0 PLRXPMSTATE0)
			(conn PCIE_2_0 PLRXPMSTATE1 ==> PLRXPMSTATE1 PLRXPMSTATE1)
			(conn PCIE_2_0 PLSELLNKRATE ==> PLSELLNKRATE PLSELLNKRATE)
			(conn PCIE_2_0 PLSELLNKWIDTH0 ==> PLSELLNKWIDTH0 PLSELLNKWIDTH0)
			(conn PCIE_2_0 PLSELLNKWIDTH1 ==> PLSELLNKWIDTH1 PLSELLNKWIDTH1)
			(conn PCIE_2_0 PLTXPMSTATE0 ==> PLTXPMSTATE0 PLTXPMSTATE0)
			(conn PCIE_2_0 PLTXPMSTATE1 ==> PLTXPMSTATE1 PLTXPMSTATE1)
			(conn PCIE_2_0 PLTXPMSTATE2 ==> PLTXPMSTATE2 PLTXPMSTATE2)
			(conn PCIE_2_0 PL2LINKUPN ==> PL2LINKUPN PL2LINKUPN)
			(conn PCIE_2_0 PL2RECEIVERERRN ==> PL2RECEIVERERRN PL2RECEIVERERRN)
			(conn PCIE_2_0 PL2RECOVERYN ==> PL2RECOVERYN PL2RECOVERYN)
			(conn PCIE_2_0 PL2RXELECIDLE ==> PL2RXELECIDLE PL2RXELECIDLE)
			(conn PCIE_2_0 PL2SUSPENDOK ==> PL2SUSPENDOK PL2SUSPENDOK)
			(conn PCIE_2_0 PMVOUT ==> PMVOUT PMVOUT)
			(conn PCIE_2_0 RECEIVEDFUNCLVLRSTN ==> RECEIVEDFUNCLVLRSTN RECEIVEDFUNCLVLRSTN)
			(conn PCIE_2_0 TL2ASPMSUSPENDCREDITCHECKOKN ==> TL2ASPMSUSPENDCREDITCHECKOKN TL2ASPMSUSPENDCREDITCHECKOKN)
			(conn PCIE_2_0 TL2ASPMSUSPENDREQN ==> TL2ASPMSUSPENDREQN TL2ASPMSUSPENDREQN)
			(conn PCIE_2_0 TL2PPMSUSPENDOKN ==> TL2PPMSUSPENDOKN TL2PPMSUSPENDOKN)
			(conn PCIE_2_0 TRNFCCPLD0 ==> TRNFCCPLD0 TRNFCCPLD0)
			(conn PCIE_2_0 TRNFCCPLD1 ==> TRNFCCPLD1 TRNFCCPLD1)
			(conn PCIE_2_0 TRNFCCPLD2 ==> TRNFCCPLD2 TRNFCCPLD2)
			(conn PCIE_2_0 TRNFCCPLD3 ==> TRNFCCPLD3 TRNFCCPLD3)
			(conn PCIE_2_0 TRNFCCPLD4 ==> TRNFCCPLD4 TRNFCCPLD4)
			(conn PCIE_2_0 TRNFCCPLD5 ==> TRNFCCPLD5 TRNFCCPLD5)
			(conn PCIE_2_0 TRNFCCPLD6 ==> TRNFCCPLD6 TRNFCCPLD6)
			(conn PCIE_2_0 TRNFCCPLD7 ==> TRNFCCPLD7 TRNFCCPLD7)
			(conn PCIE_2_0 TRNFCCPLD8 ==> TRNFCCPLD8 TRNFCCPLD8)
			(conn PCIE_2_0 TRNFCCPLD9 ==> TRNFCCPLD9 TRNFCCPLD9)
			(conn PCIE_2_0 TRNFCCPLD10 ==> TRNFCCPLD10 TRNFCCPLD10)
			(conn PCIE_2_0 TRNFCCPLD11 ==> TRNFCCPLD11 TRNFCCPLD11)
			(conn PCIE_2_0 TRNFCCPLH0 ==> TRNFCCPLH0 TRNFCCPLH0)
			(conn PCIE_2_0 TRNFCCPLH1 ==> TRNFCCPLH1 TRNFCCPLH1)
			(conn PCIE_2_0 TRNFCCPLH2 ==> TRNFCCPLH2 TRNFCCPLH2)
			(conn PCIE_2_0 TRNFCCPLH3 ==> TRNFCCPLH3 TRNFCCPLH3)
			(conn PCIE_2_0 TRNFCCPLH4 ==> TRNFCCPLH4 TRNFCCPLH4)
			(conn PCIE_2_0 TRNFCCPLH5 ==> TRNFCCPLH5 TRNFCCPLH5)
			(conn PCIE_2_0 TRNFCCPLH6 ==> TRNFCCPLH6 TRNFCCPLH6)
			(conn PCIE_2_0 TRNFCCPLH7 ==> TRNFCCPLH7 TRNFCCPLH7)
			(conn PCIE_2_0 TRNFCNPD0 ==> TRNFCNPD0 TRNFCNPD0)
			(conn PCIE_2_0 TRNFCNPD1 ==> TRNFCNPD1 TRNFCNPD1)
			(conn PCIE_2_0 TRNFCNPD2 ==> TRNFCNPD2 TRNFCNPD2)
			(conn PCIE_2_0 TRNFCNPD3 ==> TRNFCNPD3 TRNFCNPD3)
			(conn PCIE_2_0 TRNFCNPD4 ==> TRNFCNPD4 TRNFCNPD4)
			(conn PCIE_2_0 TRNFCNPD5 ==> TRNFCNPD5 TRNFCNPD5)
			(conn PCIE_2_0 TRNFCNPD6 ==> TRNFCNPD6 TRNFCNPD6)
			(conn PCIE_2_0 TRNFCNPD7 ==> TRNFCNPD7 TRNFCNPD7)
			(conn PCIE_2_0 TRNFCNPD8 ==> TRNFCNPD8 TRNFCNPD8)
			(conn PCIE_2_0 TRNFCNPD9 ==> TRNFCNPD9 TRNFCNPD9)
			(conn PCIE_2_0 TRNFCNPD10 ==> TRNFCNPD10 TRNFCNPD10)
			(conn PCIE_2_0 TRNFCNPD11 ==> TRNFCNPD11 TRNFCNPD11)
			(conn PCIE_2_0 TRNFCNPH0 ==> TRNFCNPH0 TRNFCNPH0)
			(conn PCIE_2_0 TRNFCNPH1 ==> TRNFCNPH1 TRNFCNPH1)
			(conn PCIE_2_0 TRNFCNPH2 ==> TRNFCNPH2 TRNFCNPH2)
			(conn PCIE_2_0 TRNFCNPH3 ==> TRNFCNPH3 TRNFCNPH3)
			(conn PCIE_2_0 TRNFCNPH4 ==> TRNFCNPH4 TRNFCNPH4)
			(conn PCIE_2_0 TRNFCNPH5 ==> TRNFCNPH5 TRNFCNPH5)
			(conn PCIE_2_0 TRNFCNPH6 ==> TRNFCNPH6 TRNFCNPH6)
			(conn PCIE_2_0 TRNFCNPH7 ==> TRNFCNPH7 TRNFCNPH7)
			(conn PCIE_2_0 TRNFCPD0 ==> TRNFCPD0 TRNFCPD0)
			(conn PCIE_2_0 TRNFCPD1 ==> TRNFCPD1 TRNFCPD1)
			(conn PCIE_2_0 TRNFCPD2 ==> TRNFCPD2 TRNFCPD2)
			(conn PCIE_2_0 TRNFCPD3 ==> TRNFCPD3 TRNFCPD3)
			(conn PCIE_2_0 TRNFCPD4 ==> TRNFCPD4 TRNFCPD4)
			(conn PCIE_2_0 TRNFCPD5 ==> TRNFCPD5 TRNFCPD5)
			(conn PCIE_2_0 TRNFCPD6 ==> TRNFCPD6 TRNFCPD6)
			(conn PCIE_2_0 TRNFCPD7 ==> TRNFCPD7 TRNFCPD7)
			(conn PCIE_2_0 TRNFCPD8 ==> TRNFCPD8 TRNFCPD8)
			(conn PCIE_2_0 TRNFCPD9 ==> TRNFCPD9 TRNFCPD9)
			(conn PCIE_2_0 TRNFCPD10 ==> TRNFCPD10 TRNFCPD10)
			(conn PCIE_2_0 TRNFCPD11 ==> TRNFCPD11 TRNFCPD11)
			(conn PCIE_2_0 TRNFCPH0 ==> TRNFCPH0 TRNFCPH0)
			(conn PCIE_2_0 TRNFCPH1 ==> TRNFCPH1 TRNFCPH1)
			(conn PCIE_2_0 TRNFCPH2 ==> TRNFCPH2 TRNFCPH2)
			(conn PCIE_2_0 TRNFCPH3 ==> TRNFCPH3 TRNFCPH3)
			(conn PCIE_2_0 TRNFCPH4 ==> TRNFCPH4 TRNFCPH4)
			(conn PCIE_2_0 TRNFCPH5 ==> TRNFCPH5 TRNFCPH5)
			(conn PCIE_2_0 TRNFCPH6 ==> TRNFCPH6 TRNFCPH6)
			(conn PCIE_2_0 TRNFCPH7 ==> TRNFCPH7 TRNFCPH7)
			(conn PCIE_2_0 TRNLNKUPN ==> TRNLNKUPN TRNLNKUPN)
			(conn PCIE_2_0 TRNRBARHITN0 ==> TRNRBARHITN0 TRNRBARHITN0)
			(conn PCIE_2_0 TRNRBARHITN1 ==> TRNRBARHITN1 TRNRBARHITN1)
			(conn PCIE_2_0 TRNRBARHITN2 ==> TRNRBARHITN2 TRNRBARHITN2)
			(conn PCIE_2_0 TRNRBARHITN3 ==> TRNRBARHITN3 TRNRBARHITN3)
			(conn PCIE_2_0 TRNRBARHITN4 ==> TRNRBARHITN4 TRNRBARHITN4)
			(conn PCIE_2_0 TRNRBARHITN5 ==> TRNRBARHITN5 TRNRBARHITN5)
			(conn PCIE_2_0 TRNRBARHITN6 ==> TRNRBARHITN6 TRNRBARHITN6)
			(conn PCIE_2_0 TRNRDLLPDATA0 ==> TRNRDLLPDATA0 TRNRDLLPDATA0)
			(conn PCIE_2_0 TRNRDLLPDATA1 ==> TRNRDLLPDATA1 TRNRDLLPDATA1)
			(conn PCIE_2_0 TRNRDLLPDATA2 ==> TRNRDLLPDATA2 TRNRDLLPDATA2)
			(conn PCIE_2_0 TRNRDLLPDATA3 ==> TRNRDLLPDATA3 TRNRDLLPDATA3)
			(conn PCIE_2_0 TRNRDLLPDATA4 ==> TRNRDLLPDATA4 TRNRDLLPDATA4)
			(conn PCIE_2_0 TRNRDLLPDATA5 ==> TRNRDLLPDATA5 TRNRDLLPDATA5)
			(conn PCIE_2_0 TRNRDLLPDATA6 ==> TRNRDLLPDATA6 TRNRDLLPDATA6)
			(conn PCIE_2_0 TRNRDLLPDATA7 ==> TRNRDLLPDATA7 TRNRDLLPDATA7)
			(conn PCIE_2_0 TRNRDLLPDATA8 ==> TRNRDLLPDATA8 TRNRDLLPDATA8)
			(conn PCIE_2_0 TRNRDLLPDATA9 ==> TRNRDLLPDATA9 TRNRDLLPDATA9)
			(conn PCIE_2_0 TRNRDLLPDATA10 ==> TRNRDLLPDATA10 TRNRDLLPDATA10)
			(conn PCIE_2_0 TRNRDLLPDATA11 ==> TRNRDLLPDATA11 TRNRDLLPDATA11)
			(conn PCIE_2_0 TRNRDLLPDATA12 ==> TRNRDLLPDATA12 TRNRDLLPDATA12)
			(conn PCIE_2_0 TRNRDLLPDATA13 ==> TRNRDLLPDATA13 TRNRDLLPDATA13)
			(conn PCIE_2_0 TRNRDLLPDATA14 ==> TRNRDLLPDATA14 TRNRDLLPDATA14)
			(conn PCIE_2_0 TRNRDLLPDATA15 ==> TRNRDLLPDATA15 TRNRDLLPDATA15)
			(conn PCIE_2_0 TRNRDLLPDATA16 ==> TRNRDLLPDATA16 TRNRDLLPDATA16)
			(conn PCIE_2_0 TRNRDLLPDATA17 ==> TRNRDLLPDATA17 TRNRDLLPDATA17)
			(conn PCIE_2_0 TRNRDLLPDATA18 ==> TRNRDLLPDATA18 TRNRDLLPDATA18)
			(conn PCIE_2_0 TRNRDLLPDATA19 ==> TRNRDLLPDATA19 TRNRDLLPDATA19)
			(conn PCIE_2_0 TRNRDLLPDATA20 ==> TRNRDLLPDATA20 TRNRDLLPDATA20)
			(conn PCIE_2_0 TRNRDLLPDATA21 ==> TRNRDLLPDATA21 TRNRDLLPDATA21)
			(conn PCIE_2_0 TRNRDLLPDATA22 ==> TRNRDLLPDATA22 TRNRDLLPDATA22)
			(conn PCIE_2_0 TRNRDLLPDATA23 ==> TRNRDLLPDATA23 TRNRDLLPDATA23)
			(conn PCIE_2_0 TRNRDLLPDATA24 ==> TRNRDLLPDATA24 TRNRDLLPDATA24)
			(conn PCIE_2_0 TRNRDLLPDATA25 ==> TRNRDLLPDATA25 TRNRDLLPDATA25)
			(conn PCIE_2_0 TRNRDLLPDATA26 ==> TRNRDLLPDATA26 TRNRDLLPDATA26)
			(conn PCIE_2_0 TRNRDLLPDATA27 ==> TRNRDLLPDATA27 TRNRDLLPDATA27)
			(conn PCIE_2_0 TRNRDLLPDATA28 ==> TRNRDLLPDATA28 TRNRDLLPDATA28)
			(conn PCIE_2_0 TRNRDLLPDATA29 ==> TRNRDLLPDATA29 TRNRDLLPDATA29)
			(conn PCIE_2_0 TRNRDLLPDATA30 ==> TRNRDLLPDATA30 TRNRDLLPDATA30)
			(conn PCIE_2_0 TRNRDLLPDATA31 ==> TRNRDLLPDATA31 TRNRDLLPDATA31)
			(conn PCIE_2_0 TRNRDLLPSRCRDYN ==> TRNRDLLPSRCRDYN TRNRDLLPSRCRDYN)
			(conn PCIE_2_0 TRNRD0 ==> TRNRD0 TRNRD0)
			(conn PCIE_2_0 TRNRD1 ==> TRNRD1 TRNRD1)
			(conn PCIE_2_0 TRNRD2 ==> TRNRD2 TRNRD2)
			(conn PCIE_2_0 TRNRD3 ==> TRNRD3 TRNRD3)
			(conn PCIE_2_0 TRNRD4 ==> TRNRD4 TRNRD4)
			(conn PCIE_2_0 TRNRD5 ==> TRNRD5 TRNRD5)
			(conn PCIE_2_0 TRNRD6 ==> TRNRD6 TRNRD6)
			(conn PCIE_2_0 TRNRD7 ==> TRNRD7 TRNRD7)
			(conn PCIE_2_0 TRNRD8 ==> TRNRD8 TRNRD8)
			(conn PCIE_2_0 TRNRD9 ==> TRNRD9 TRNRD9)
			(conn PCIE_2_0 TRNRD10 ==> TRNRD10 TRNRD10)
			(conn PCIE_2_0 TRNRD11 ==> TRNRD11 TRNRD11)
			(conn PCIE_2_0 TRNRD12 ==> TRNRD12 TRNRD12)
			(conn PCIE_2_0 TRNRD13 ==> TRNRD13 TRNRD13)
			(conn PCIE_2_0 TRNRD14 ==> TRNRD14 TRNRD14)
			(conn PCIE_2_0 TRNRD15 ==> TRNRD15 TRNRD15)
			(conn PCIE_2_0 TRNRD16 ==> TRNRD16 TRNRD16)
			(conn PCIE_2_0 TRNRD17 ==> TRNRD17 TRNRD17)
			(conn PCIE_2_0 TRNRD18 ==> TRNRD18 TRNRD18)
			(conn PCIE_2_0 TRNRD19 ==> TRNRD19 TRNRD19)
			(conn PCIE_2_0 TRNRD20 ==> TRNRD20 TRNRD20)
			(conn PCIE_2_0 TRNRD21 ==> TRNRD21 TRNRD21)
			(conn PCIE_2_0 TRNRD22 ==> TRNRD22 TRNRD22)
			(conn PCIE_2_0 TRNRD23 ==> TRNRD23 TRNRD23)
			(conn PCIE_2_0 TRNRD24 ==> TRNRD24 TRNRD24)
			(conn PCIE_2_0 TRNRD25 ==> TRNRD25 TRNRD25)
			(conn PCIE_2_0 TRNRD26 ==> TRNRD26 TRNRD26)
			(conn PCIE_2_0 TRNRD27 ==> TRNRD27 TRNRD27)
			(conn PCIE_2_0 TRNRD28 ==> TRNRD28 TRNRD28)
			(conn PCIE_2_0 TRNRD29 ==> TRNRD29 TRNRD29)
			(conn PCIE_2_0 TRNRD30 ==> TRNRD30 TRNRD30)
			(conn PCIE_2_0 TRNRD31 ==> TRNRD31 TRNRD31)
			(conn PCIE_2_0 TRNRD32 ==> TRNRD32 TRNRD32)
			(conn PCIE_2_0 TRNRD33 ==> TRNRD33 TRNRD33)
			(conn PCIE_2_0 TRNRD34 ==> TRNRD34 TRNRD34)
			(conn PCIE_2_0 TRNRD35 ==> TRNRD35 TRNRD35)
			(conn PCIE_2_0 TRNRD36 ==> TRNRD36 TRNRD36)
			(conn PCIE_2_0 TRNRD37 ==> TRNRD37 TRNRD37)
			(conn PCIE_2_0 TRNRD38 ==> TRNRD38 TRNRD38)
			(conn PCIE_2_0 TRNRD39 ==> TRNRD39 TRNRD39)
			(conn PCIE_2_0 TRNRD40 ==> TRNRD40 TRNRD40)
			(conn PCIE_2_0 TRNRD41 ==> TRNRD41 TRNRD41)
			(conn PCIE_2_0 TRNRD42 ==> TRNRD42 TRNRD42)
			(conn PCIE_2_0 TRNRD43 ==> TRNRD43 TRNRD43)
			(conn PCIE_2_0 TRNRD44 ==> TRNRD44 TRNRD44)
			(conn PCIE_2_0 TRNRD45 ==> TRNRD45 TRNRD45)
			(conn PCIE_2_0 TRNRD46 ==> TRNRD46 TRNRD46)
			(conn PCIE_2_0 TRNRD47 ==> TRNRD47 TRNRD47)
			(conn PCIE_2_0 TRNRD48 ==> TRNRD48 TRNRD48)
			(conn PCIE_2_0 TRNRD49 ==> TRNRD49 TRNRD49)
			(conn PCIE_2_0 TRNRD50 ==> TRNRD50 TRNRD50)
			(conn PCIE_2_0 TRNRD51 ==> TRNRD51 TRNRD51)
			(conn PCIE_2_0 TRNRD52 ==> TRNRD52 TRNRD52)
			(conn PCIE_2_0 TRNRD53 ==> TRNRD53 TRNRD53)
			(conn PCIE_2_0 TRNRD54 ==> TRNRD54 TRNRD54)
			(conn PCIE_2_0 TRNRD55 ==> TRNRD55 TRNRD55)
			(conn PCIE_2_0 TRNRD56 ==> TRNRD56 TRNRD56)
			(conn PCIE_2_0 TRNRD57 ==> TRNRD57 TRNRD57)
			(conn PCIE_2_0 TRNRD58 ==> TRNRD58 TRNRD58)
			(conn PCIE_2_0 TRNRD59 ==> TRNRD59 TRNRD59)
			(conn PCIE_2_0 TRNRD60 ==> TRNRD60 TRNRD60)
			(conn PCIE_2_0 TRNRD61 ==> TRNRD61 TRNRD61)
			(conn PCIE_2_0 TRNRD62 ==> TRNRD62 TRNRD62)
			(conn PCIE_2_0 TRNRD63 ==> TRNRD63 TRNRD63)
			(conn PCIE_2_0 TRNRECRCERRN ==> TRNRECRCERRN TRNRECRCERRN)
			(conn PCIE_2_0 TRNREOFN ==> TRNREOFN TRNREOFN)
			(conn PCIE_2_0 TRNRERRFWDN ==> TRNRERRFWDN TRNRERRFWDN)
			(conn PCIE_2_0 TRNRREMN ==> TRNRREMN TRNRREMN)
			(conn PCIE_2_0 TRNRSOFN ==> TRNRSOFN TRNRSOFN)
			(conn PCIE_2_0 TRNRSRCDSCN ==> TRNRSRCDSCN TRNRSRCDSCN)
			(conn PCIE_2_0 TRNRSRCRDYN ==> TRNRSRCRDYN TRNRSRCRDYN)
			(conn PCIE_2_0 TRNTBUFAV0 ==> TRNTBUFAV0 TRNTBUFAV0)
			(conn PCIE_2_0 TRNTBUFAV1 ==> TRNTBUFAV1 TRNTBUFAV1)
			(conn PCIE_2_0 TRNTBUFAV2 ==> TRNTBUFAV2 TRNTBUFAV2)
			(conn PCIE_2_0 TRNTBUFAV3 ==> TRNTBUFAV3 TRNTBUFAV3)
			(conn PCIE_2_0 TRNTBUFAV4 ==> TRNTBUFAV4 TRNTBUFAV4)
			(conn PCIE_2_0 TRNTBUFAV5 ==> TRNTBUFAV5 TRNTBUFAV5)
			(conn PCIE_2_0 TRNTCFGREQN ==> TRNTCFGREQN TRNTCFGREQN)
			(conn PCIE_2_0 TRNTDLLPDSTRDYN ==> TRNTDLLPDSTRDYN TRNTDLLPDSTRDYN)
			(conn PCIE_2_0 TRNTDSTRDYN ==> TRNTDSTRDYN TRNTDSTRDYN)
			(conn PCIE_2_0 TRNTERRDROPN ==> TRNTERRDROPN TRNTERRDROPN)
			(conn PCIE_2_0 USERRSTN ==> USERRSTN USERRSTN)
			(conn PCIE_2_0 XILUNCONNOUT0 ==> XILUNCONNOUT0 XILUNCONNOUT0)
			(conn PCIE_2_0 XILUNCONNOUT1 ==> XILUNCONNOUT1 XILUNCONNOUT1)
			(conn PCIE_2_0 XILUNCONNOUT2 ==> XILUNCONNOUT2 XILUNCONNOUT2)
			(conn PCIE_2_0 XILUNCONNOUT3 ==> XILUNCONNOUT3 XILUNCONNOUT3)
			(conn PCIE_2_0 CFGBYTEENN0 <== CFGBYTEENN0 CFGBYTEENN0)
			(conn PCIE_2_0 CFGBYTEENN1 <== CFGBYTEENN1 CFGBYTEENN1)
			(conn PCIE_2_0 CFGBYTEENN2 <== CFGBYTEENN2 CFGBYTEENN2)
			(conn PCIE_2_0 CFGBYTEENN3 <== CFGBYTEENN3 CFGBYTEENN3)
			(conn PCIE_2_0 CFGDI0 <== CFGDI0 CFGDI0)
			(conn PCIE_2_0 CFGDI1 <== CFGDI1 CFGDI1)
			(conn PCIE_2_0 CFGDI2 <== CFGDI2 CFGDI2)
			(conn PCIE_2_0 CFGDI3 <== CFGDI3 CFGDI3)
			(conn PCIE_2_0 CFGDI4 <== CFGDI4 CFGDI4)
			(conn PCIE_2_0 CFGDI5 <== CFGDI5 CFGDI5)
			(conn PCIE_2_0 CFGDI6 <== CFGDI6 CFGDI6)
			(conn PCIE_2_0 CFGDI7 <== CFGDI7 CFGDI7)
			(conn PCIE_2_0 CFGDI8 <== CFGDI8 CFGDI8)
			(conn PCIE_2_0 CFGDI9 <== CFGDI9 CFGDI9)
			(conn PCIE_2_0 CFGDI10 <== CFGDI10 CFGDI10)
			(conn PCIE_2_0 CFGDI11 <== CFGDI11 CFGDI11)
			(conn PCIE_2_0 CFGDI12 <== CFGDI12 CFGDI12)
			(conn PCIE_2_0 CFGDI13 <== CFGDI13 CFGDI13)
			(conn PCIE_2_0 CFGDI14 <== CFGDI14 CFGDI14)
			(conn PCIE_2_0 CFGDI15 <== CFGDI15 CFGDI15)
			(conn PCIE_2_0 CFGDI16 <== CFGDI16 CFGDI16)
			(conn PCIE_2_0 CFGDI17 <== CFGDI17 CFGDI17)
			(conn PCIE_2_0 CFGDI18 <== CFGDI18 CFGDI18)
			(conn PCIE_2_0 CFGDI19 <== CFGDI19 CFGDI19)
			(conn PCIE_2_0 CFGDI20 <== CFGDI20 CFGDI20)
			(conn PCIE_2_0 CFGDI21 <== CFGDI21 CFGDI21)
			(conn PCIE_2_0 CFGDI22 <== CFGDI22 CFGDI22)
			(conn PCIE_2_0 CFGDI23 <== CFGDI23 CFGDI23)
			(conn PCIE_2_0 CFGDI24 <== CFGDI24 CFGDI24)
			(conn PCIE_2_0 CFGDI25 <== CFGDI25 CFGDI25)
			(conn PCIE_2_0 CFGDI26 <== CFGDI26 CFGDI26)
			(conn PCIE_2_0 CFGDI27 <== CFGDI27 CFGDI27)
			(conn PCIE_2_0 CFGDI28 <== CFGDI28 CFGDI28)
			(conn PCIE_2_0 CFGDI29 <== CFGDI29 CFGDI29)
			(conn PCIE_2_0 CFGDI30 <== CFGDI30 CFGDI30)
			(conn PCIE_2_0 CFGDI31 <== CFGDI31 CFGDI31)
			(conn PCIE_2_0 CFGDSBUSNUMBER0 <== CFGDSBUSNUMBER0 CFGDSBUSNUMBER0)
			(conn PCIE_2_0 CFGDSBUSNUMBER1 <== CFGDSBUSNUMBER1 CFGDSBUSNUMBER1)
			(conn PCIE_2_0 CFGDSBUSNUMBER2 <== CFGDSBUSNUMBER2 CFGDSBUSNUMBER2)
			(conn PCIE_2_0 CFGDSBUSNUMBER3 <== CFGDSBUSNUMBER3 CFGDSBUSNUMBER3)
			(conn PCIE_2_0 CFGDSBUSNUMBER4 <== CFGDSBUSNUMBER4 CFGDSBUSNUMBER4)
			(conn PCIE_2_0 CFGDSBUSNUMBER5 <== CFGDSBUSNUMBER5 CFGDSBUSNUMBER5)
			(conn PCIE_2_0 CFGDSBUSNUMBER6 <== CFGDSBUSNUMBER6 CFGDSBUSNUMBER6)
			(conn PCIE_2_0 CFGDSBUSNUMBER7 <== CFGDSBUSNUMBER7 CFGDSBUSNUMBER7)
			(conn PCIE_2_0 CFGDSDEVICENUMBER0 <== CFGDSDEVICENUMBER0 CFGDSDEVICENUMBER0)
			(conn PCIE_2_0 CFGDSDEVICENUMBER1 <== CFGDSDEVICENUMBER1 CFGDSDEVICENUMBER1)
			(conn PCIE_2_0 CFGDSDEVICENUMBER2 <== CFGDSDEVICENUMBER2 CFGDSDEVICENUMBER2)
			(conn PCIE_2_0 CFGDSDEVICENUMBER3 <== CFGDSDEVICENUMBER3 CFGDSDEVICENUMBER3)
			(conn PCIE_2_0 CFGDSDEVICENUMBER4 <== CFGDSDEVICENUMBER4 CFGDSDEVICENUMBER4)
			(conn PCIE_2_0 CFGDSFUNCTIONNUMBER0 <== CFGDSFUNCTIONNUMBER0 CFGDSFUNCTIONNUMBER0)
			(conn PCIE_2_0 CFGDSFUNCTIONNUMBER1 <== CFGDSFUNCTIONNUMBER1 CFGDSFUNCTIONNUMBER1)
			(conn PCIE_2_0 CFGDSFUNCTIONNUMBER2 <== CFGDSFUNCTIONNUMBER2 CFGDSFUNCTIONNUMBER2)
			(conn PCIE_2_0 CFGDSN0 <== CFGDSN0 CFGDSN0)
			(conn PCIE_2_0 CFGDSN1 <== CFGDSN1 CFGDSN1)
			(conn PCIE_2_0 CFGDSN2 <== CFGDSN2 CFGDSN2)
			(conn PCIE_2_0 CFGDSN3 <== CFGDSN3 CFGDSN3)
			(conn PCIE_2_0 CFGDSN4 <== CFGDSN4 CFGDSN4)
			(conn PCIE_2_0 CFGDSN5 <== CFGDSN5 CFGDSN5)
			(conn PCIE_2_0 CFGDSN6 <== CFGDSN6 CFGDSN6)
			(conn PCIE_2_0 CFGDSN7 <== CFGDSN7 CFGDSN7)
			(conn PCIE_2_0 CFGDSN8 <== CFGDSN8 CFGDSN8)
			(conn PCIE_2_0 CFGDSN9 <== CFGDSN9 CFGDSN9)
			(conn PCIE_2_0 CFGDSN10 <== CFGDSN10 CFGDSN10)
			(conn PCIE_2_0 CFGDSN11 <== CFGDSN11 CFGDSN11)
			(conn PCIE_2_0 CFGDSN12 <== CFGDSN12 CFGDSN12)
			(conn PCIE_2_0 CFGDSN13 <== CFGDSN13 CFGDSN13)
			(conn PCIE_2_0 CFGDSN14 <== CFGDSN14 CFGDSN14)
			(conn PCIE_2_0 CFGDSN15 <== CFGDSN15 CFGDSN15)
			(conn PCIE_2_0 CFGDSN16 <== CFGDSN16 CFGDSN16)
			(conn PCIE_2_0 CFGDSN17 <== CFGDSN17 CFGDSN17)
			(conn PCIE_2_0 CFGDSN18 <== CFGDSN18 CFGDSN18)
			(conn PCIE_2_0 CFGDSN19 <== CFGDSN19 CFGDSN19)
			(conn PCIE_2_0 CFGDSN20 <== CFGDSN20 CFGDSN20)
			(conn PCIE_2_0 CFGDSN21 <== CFGDSN21 CFGDSN21)
			(conn PCIE_2_0 CFGDSN22 <== CFGDSN22 CFGDSN22)
			(conn PCIE_2_0 CFGDSN23 <== CFGDSN23 CFGDSN23)
			(conn PCIE_2_0 CFGDSN24 <== CFGDSN24 CFGDSN24)
			(conn PCIE_2_0 CFGDSN25 <== CFGDSN25 CFGDSN25)
			(conn PCIE_2_0 CFGDSN26 <== CFGDSN26 CFGDSN26)
			(conn PCIE_2_0 CFGDSN27 <== CFGDSN27 CFGDSN27)
			(conn PCIE_2_0 CFGDSN28 <== CFGDSN28 CFGDSN28)
			(conn PCIE_2_0 CFGDSN29 <== CFGDSN29 CFGDSN29)
			(conn PCIE_2_0 CFGDSN30 <== CFGDSN30 CFGDSN30)
			(conn PCIE_2_0 CFGDSN31 <== CFGDSN31 CFGDSN31)
			(conn PCIE_2_0 CFGDSN32 <== CFGDSN32 CFGDSN32)
			(conn PCIE_2_0 CFGDSN33 <== CFGDSN33 CFGDSN33)
			(conn PCIE_2_0 CFGDSN34 <== CFGDSN34 CFGDSN34)
			(conn PCIE_2_0 CFGDSN35 <== CFGDSN35 CFGDSN35)
			(conn PCIE_2_0 CFGDSN36 <== CFGDSN36 CFGDSN36)
			(conn PCIE_2_0 CFGDSN37 <== CFGDSN37 CFGDSN37)
			(conn PCIE_2_0 CFGDSN38 <== CFGDSN38 CFGDSN38)
			(conn PCIE_2_0 CFGDSN39 <== CFGDSN39 CFGDSN39)
			(conn PCIE_2_0 CFGDSN40 <== CFGDSN40 CFGDSN40)
			(conn PCIE_2_0 CFGDSN41 <== CFGDSN41 CFGDSN41)
			(conn PCIE_2_0 CFGDSN42 <== CFGDSN42 CFGDSN42)
			(conn PCIE_2_0 CFGDSN43 <== CFGDSN43 CFGDSN43)
			(conn PCIE_2_0 CFGDSN44 <== CFGDSN44 CFGDSN44)
			(conn PCIE_2_0 CFGDSN45 <== CFGDSN45 CFGDSN45)
			(conn PCIE_2_0 CFGDSN46 <== CFGDSN46 CFGDSN46)
			(conn PCIE_2_0 CFGDSN47 <== CFGDSN47 CFGDSN47)
			(conn PCIE_2_0 CFGDSN48 <== CFGDSN48 CFGDSN48)
			(conn PCIE_2_0 CFGDSN49 <== CFGDSN49 CFGDSN49)
			(conn PCIE_2_0 CFGDSN50 <== CFGDSN50 CFGDSN50)
			(conn PCIE_2_0 CFGDSN51 <== CFGDSN51 CFGDSN51)
			(conn PCIE_2_0 CFGDSN52 <== CFGDSN52 CFGDSN52)
			(conn PCIE_2_0 CFGDSN53 <== CFGDSN53 CFGDSN53)
			(conn PCIE_2_0 CFGDSN54 <== CFGDSN54 CFGDSN54)
			(conn PCIE_2_0 CFGDSN55 <== CFGDSN55 CFGDSN55)
			(conn PCIE_2_0 CFGDSN56 <== CFGDSN56 CFGDSN56)
			(conn PCIE_2_0 CFGDSN57 <== CFGDSN57 CFGDSN57)
			(conn PCIE_2_0 CFGDSN58 <== CFGDSN58 CFGDSN58)
			(conn PCIE_2_0 CFGDSN59 <== CFGDSN59 CFGDSN59)
			(conn PCIE_2_0 CFGDSN60 <== CFGDSN60 CFGDSN60)
			(conn PCIE_2_0 CFGDSN61 <== CFGDSN61 CFGDSN61)
			(conn PCIE_2_0 CFGDSN62 <== CFGDSN62 CFGDSN62)
			(conn PCIE_2_0 CFGDSN63 <== CFGDSN63 CFGDSN63)
			(conn PCIE_2_0 CFGDWADDR0 <== CFGDWADDR0 CFGDWADDR0)
			(conn PCIE_2_0 CFGDWADDR1 <== CFGDWADDR1 CFGDWADDR1)
			(conn PCIE_2_0 CFGDWADDR2 <== CFGDWADDR2 CFGDWADDR2)
			(conn PCIE_2_0 CFGDWADDR3 <== CFGDWADDR3 CFGDWADDR3)
			(conn PCIE_2_0 CFGDWADDR4 <== CFGDWADDR4 CFGDWADDR4)
			(conn PCIE_2_0 CFGDWADDR5 <== CFGDWADDR5 CFGDWADDR5)
			(conn PCIE_2_0 CFGDWADDR6 <== CFGDWADDR6 CFGDWADDR6)
			(conn PCIE_2_0 CFGDWADDR7 <== CFGDWADDR7 CFGDWADDR7)
			(conn PCIE_2_0 CFGDWADDR8 <== CFGDWADDR8 CFGDWADDR8)
			(conn PCIE_2_0 CFGDWADDR9 <== CFGDWADDR9 CFGDWADDR9)
			(conn PCIE_2_0 CFGERRACSN <== CFGERRACSN CFGERRACSN)
			(conn PCIE_2_0 CFGERRAERHEADERLOG0 <== CFGERRAERHEADERLOG0 CFGERRAERHEADERLOG0)
			(conn PCIE_2_0 CFGERRAERHEADERLOG1 <== CFGERRAERHEADERLOG1 CFGERRAERHEADERLOG1)
			(conn PCIE_2_0 CFGERRAERHEADERLOG2 <== CFGERRAERHEADERLOG2 CFGERRAERHEADERLOG2)
			(conn PCIE_2_0 CFGERRAERHEADERLOG3 <== CFGERRAERHEADERLOG3 CFGERRAERHEADERLOG3)
			(conn PCIE_2_0 CFGERRAERHEADERLOG4 <== CFGERRAERHEADERLOG4 CFGERRAERHEADERLOG4)
			(conn PCIE_2_0 CFGERRAERHEADERLOG5 <== CFGERRAERHEADERLOG5 CFGERRAERHEADERLOG5)
			(conn PCIE_2_0 CFGERRAERHEADERLOG6 <== CFGERRAERHEADERLOG6 CFGERRAERHEADERLOG6)
			(conn PCIE_2_0 CFGERRAERHEADERLOG7 <== CFGERRAERHEADERLOG7 CFGERRAERHEADERLOG7)
			(conn PCIE_2_0 CFGERRAERHEADERLOG8 <== CFGERRAERHEADERLOG8 CFGERRAERHEADERLOG8)
			(conn PCIE_2_0 CFGERRAERHEADERLOG9 <== CFGERRAERHEADERLOG9 CFGERRAERHEADERLOG9)
			(conn PCIE_2_0 CFGERRAERHEADERLOG10 <== CFGERRAERHEADERLOG10 CFGERRAERHEADERLOG10)
			(conn PCIE_2_0 CFGERRAERHEADERLOG11 <== CFGERRAERHEADERLOG11 CFGERRAERHEADERLOG11)
			(conn PCIE_2_0 CFGERRAERHEADERLOG12 <== CFGERRAERHEADERLOG12 CFGERRAERHEADERLOG12)
			(conn PCIE_2_0 CFGERRAERHEADERLOG13 <== CFGERRAERHEADERLOG13 CFGERRAERHEADERLOG13)
			(conn PCIE_2_0 CFGERRAERHEADERLOG14 <== CFGERRAERHEADERLOG14 CFGERRAERHEADERLOG14)
			(conn PCIE_2_0 CFGERRAERHEADERLOG15 <== CFGERRAERHEADERLOG15 CFGERRAERHEADERLOG15)
			(conn PCIE_2_0 CFGERRAERHEADERLOG16 <== CFGERRAERHEADERLOG16 CFGERRAERHEADERLOG16)
			(conn PCIE_2_0 CFGERRAERHEADERLOG17 <== CFGERRAERHEADERLOG17 CFGERRAERHEADERLOG17)
			(conn PCIE_2_0 CFGERRAERHEADERLOG18 <== CFGERRAERHEADERLOG18 CFGERRAERHEADERLOG18)
			(conn PCIE_2_0 CFGERRAERHEADERLOG19 <== CFGERRAERHEADERLOG19 CFGERRAERHEADERLOG19)
			(conn PCIE_2_0 CFGERRAERHEADERLOG20 <== CFGERRAERHEADERLOG20 CFGERRAERHEADERLOG20)
			(conn PCIE_2_0 CFGERRAERHEADERLOG21 <== CFGERRAERHEADERLOG21 CFGERRAERHEADERLOG21)
			(conn PCIE_2_0 CFGERRAERHEADERLOG22 <== CFGERRAERHEADERLOG22 CFGERRAERHEADERLOG22)
			(conn PCIE_2_0 CFGERRAERHEADERLOG23 <== CFGERRAERHEADERLOG23 CFGERRAERHEADERLOG23)
			(conn PCIE_2_0 CFGERRAERHEADERLOG24 <== CFGERRAERHEADERLOG24 CFGERRAERHEADERLOG24)
			(conn PCIE_2_0 CFGERRAERHEADERLOG25 <== CFGERRAERHEADERLOG25 CFGERRAERHEADERLOG25)
			(conn PCIE_2_0 CFGERRAERHEADERLOG26 <== CFGERRAERHEADERLOG26 CFGERRAERHEADERLOG26)
			(conn PCIE_2_0 CFGERRAERHEADERLOG27 <== CFGERRAERHEADERLOG27 CFGERRAERHEADERLOG27)
			(conn PCIE_2_0 CFGERRAERHEADERLOG28 <== CFGERRAERHEADERLOG28 CFGERRAERHEADERLOG28)
			(conn PCIE_2_0 CFGERRAERHEADERLOG29 <== CFGERRAERHEADERLOG29 CFGERRAERHEADERLOG29)
			(conn PCIE_2_0 CFGERRAERHEADERLOG30 <== CFGERRAERHEADERLOG30 CFGERRAERHEADERLOG30)
			(conn PCIE_2_0 CFGERRAERHEADERLOG31 <== CFGERRAERHEADERLOG31 CFGERRAERHEADERLOG31)
			(conn PCIE_2_0 CFGERRAERHEADERLOG32 <== CFGERRAERHEADERLOG32 CFGERRAERHEADERLOG32)
			(conn PCIE_2_0 CFGERRAERHEADERLOG33 <== CFGERRAERHEADERLOG33 CFGERRAERHEADERLOG33)
			(conn PCIE_2_0 CFGERRAERHEADERLOG34 <== CFGERRAERHEADERLOG34 CFGERRAERHEADERLOG34)
			(conn PCIE_2_0 CFGERRAERHEADERLOG35 <== CFGERRAERHEADERLOG35 CFGERRAERHEADERLOG35)
			(conn PCIE_2_0 CFGERRAERHEADERLOG36 <== CFGERRAERHEADERLOG36 CFGERRAERHEADERLOG36)
			(conn PCIE_2_0 CFGERRAERHEADERLOG37 <== CFGERRAERHEADERLOG37 CFGERRAERHEADERLOG37)
			(conn PCIE_2_0 CFGERRAERHEADERLOG38 <== CFGERRAERHEADERLOG38 CFGERRAERHEADERLOG38)
			(conn PCIE_2_0 CFGERRAERHEADERLOG39 <== CFGERRAERHEADERLOG39 CFGERRAERHEADERLOG39)
			(conn PCIE_2_0 CFGERRAERHEADERLOG40 <== CFGERRAERHEADERLOG40 CFGERRAERHEADERLOG40)
			(conn PCIE_2_0 CFGERRAERHEADERLOG41 <== CFGERRAERHEADERLOG41 CFGERRAERHEADERLOG41)
			(conn PCIE_2_0 CFGERRAERHEADERLOG42 <== CFGERRAERHEADERLOG42 CFGERRAERHEADERLOG42)
			(conn PCIE_2_0 CFGERRAERHEADERLOG43 <== CFGERRAERHEADERLOG43 CFGERRAERHEADERLOG43)
			(conn PCIE_2_0 CFGERRAERHEADERLOG44 <== CFGERRAERHEADERLOG44 CFGERRAERHEADERLOG44)
			(conn PCIE_2_0 CFGERRAERHEADERLOG45 <== CFGERRAERHEADERLOG45 CFGERRAERHEADERLOG45)
			(conn PCIE_2_0 CFGERRAERHEADERLOG46 <== CFGERRAERHEADERLOG46 CFGERRAERHEADERLOG46)
			(conn PCIE_2_0 CFGERRAERHEADERLOG47 <== CFGERRAERHEADERLOG47 CFGERRAERHEADERLOG47)
			(conn PCIE_2_0 CFGERRAERHEADERLOG48 <== CFGERRAERHEADERLOG48 CFGERRAERHEADERLOG48)
			(conn PCIE_2_0 CFGERRAERHEADERLOG49 <== CFGERRAERHEADERLOG49 CFGERRAERHEADERLOG49)
			(conn PCIE_2_0 CFGERRAERHEADERLOG50 <== CFGERRAERHEADERLOG50 CFGERRAERHEADERLOG50)
			(conn PCIE_2_0 CFGERRAERHEADERLOG51 <== CFGERRAERHEADERLOG51 CFGERRAERHEADERLOG51)
			(conn PCIE_2_0 CFGERRAERHEADERLOG52 <== CFGERRAERHEADERLOG52 CFGERRAERHEADERLOG52)
			(conn PCIE_2_0 CFGERRAERHEADERLOG53 <== CFGERRAERHEADERLOG53 CFGERRAERHEADERLOG53)
			(conn PCIE_2_0 CFGERRAERHEADERLOG54 <== CFGERRAERHEADERLOG54 CFGERRAERHEADERLOG54)
			(conn PCIE_2_0 CFGERRAERHEADERLOG55 <== CFGERRAERHEADERLOG55 CFGERRAERHEADERLOG55)
			(conn PCIE_2_0 CFGERRAERHEADERLOG56 <== CFGERRAERHEADERLOG56 CFGERRAERHEADERLOG56)
			(conn PCIE_2_0 CFGERRAERHEADERLOG57 <== CFGERRAERHEADERLOG57 CFGERRAERHEADERLOG57)
			(conn PCIE_2_0 CFGERRAERHEADERLOG58 <== CFGERRAERHEADERLOG58 CFGERRAERHEADERLOG58)
			(conn PCIE_2_0 CFGERRAERHEADERLOG59 <== CFGERRAERHEADERLOG59 CFGERRAERHEADERLOG59)
			(conn PCIE_2_0 CFGERRAERHEADERLOG60 <== CFGERRAERHEADERLOG60 CFGERRAERHEADERLOG60)
			(conn PCIE_2_0 CFGERRAERHEADERLOG61 <== CFGERRAERHEADERLOG61 CFGERRAERHEADERLOG61)
			(conn PCIE_2_0 CFGERRAERHEADERLOG62 <== CFGERRAERHEADERLOG62 CFGERRAERHEADERLOG62)
			(conn PCIE_2_0 CFGERRAERHEADERLOG63 <== CFGERRAERHEADERLOG63 CFGERRAERHEADERLOG63)
			(conn PCIE_2_0 CFGERRAERHEADERLOG64 <== CFGERRAERHEADERLOG64 CFGERRAERHEADERLOG64)
			(conn PCIE_2_0 CFGERRAERHEADERLOG65 <== CFGERRAERHEADERLOG65 CFGERRAERHEADERLOG65)
			(conn PCIE_2_0 CFGERRAERHEADERLOG66 <== CFGERRAERHEADERLOG66 CFGERRAERHEADERLOG66)
			(conn PCIE_2_0 CFGERRAERHEADERLOG67 <== CFGERRAERHEADERLOG67 CFGERRAERHEADERLOG67)
			(conn PCIE_2_0 CFGERRAERHEADERLOG68 <== CFGERRAERHEADERLOG68 CFGERRAERHEADERLOG68)
			(conn PCIE_2_0 CFGERRAERHEADERLOG69 <== CFGERRAERHEADERLOG69 CFGERRAERHEADERLOG69)
			(conn PCIE_2_0 CFGERRAERHEADERLOG70 <== CFGERRAERHEADERLOG70 CFGERRAERHEADERLOG70)
			(conn PCIE_2_0 CFGERRAERHEADERLOG71 <== CFGERRAERHEADERLOG71 CFGERRAERHEADERLOG71)
			(conn PCIE_2_0 CFGERRAERHEADERLOG72 <== CFGERRAERHEADERLOG72 CFGERRAERHEADERLOG72)
			(conn PCIE_2_0 CFGERRAERHEADERLOG73 <== CFGERRAERHEADERLOG73 CFGERRAERHEADERLOG73)
			(conn PCIE_2_0 CFGERRAERHEADERLOG74 <== CFGERRAERHEADERLOG74 CFGERRAERHEADERLOG74)
			(conn PCIE_2_0 CFGERRAERHEADERLOG75 <== CFGERRAERHEADERLOG75 CFGERRAERHEADERLOG75)
			(conn PCIE_2_0 CFGERRAERHEADERLOG76 <== CFGERRAERHEADERLOG76 CFGERRAERHEADERLOG76)
			(conn PCIE_2_0 CFGERRAERHEADERLOG77 <== CFGERRAERHEADERLOG77 CFGERRAERHEADERLOG77)
			(conn PCIE_2_0 CFGERRAERHEADERLOG78 <== CFGERRAERHEADERLOG78 CFGERRAERHEADERLOG78)
			(conn PCIE_2_0 CFGERRAERHEADERLOG79 <== CFGERRAERHEADERLOG79 CFGERRAERHEADERLOG79)
			(conn PCIE_2_0 CFGERRAERHEADERLOG80 <== CFGERRAERHEADERLOG80 CFGERRAERHEADERLOG80)
			(conn PCIE_2_0 CFGERRAERHEADERLOG81 <== CFGERRAERHEADERLOG81 CFGERRAERHEADERLOG81)
			(conn PCIE_2_0 CFGERRAERHEADERLOG82 <== CFGERRAERHEADERLOG82 CFGERRAERHEADERLOG82)
			(conn PCIE_2_0 CFGERRAERHEADERLOG83 <== CFGERRAERHEADERLOG83 CFGERRAERHEADERLOG83)
			(conn PCIE_2_0 CFGERRAERHEADERLOG84 <== CFGERRAERHEADERLOG84 CFGERRAERHEADERLOG84)
			(conn PCIE_2_0 CFGERRAERHEADERLOG85 <== CFGERRAERHEADERLOG85 CFGERRAERHEADERLOG85)
			(conn PCIE_2_0 CFGERRAERHEADERLOG86 <== CFGERRAERHEADERLOG86 CFGERRAERHEADERLOG86)
			(conn PCIE_2_0 CFGERRAERHEADERLOG87 <== CFGERRAERHEADERLOG87 CFGERRAERHEADERLOG87)
			(conn PCIE_2_0 CFGERRAERHEADERLOG88 <== CFGERRAERHEADERLOG88 CFGERRAERHEADERLOG88)
			(conn PCIE_2_0 CFGERRAERHEADERLOG89 <== CFGERRAERHEADERLOG89 CFGERRAERHEADERLOG89)
			(conn PCIE_2_0 CFGERRAERHEADERLOG90 <== CFGERRAERHEADERLOG90 CFGERRAERHEADERLOG90)
			(conn PCIE_2_0 CFGERRAERHEADERLOG91 <== CFGERRAERHEADERLOG91 CFGERRAERHEADERLOG91)
			(conn PCIE_2_0 CFGERRAERHEADERLOG92 <== CFGERRAERHEADERLOG92 CFGERRAERHEADERLOG92)
			(conn PCIE_2_0 CFGERRAERHEADERLOG93 <== CFGERRAERHEADERLOG93 CFGERRAERHEADERLOG93)
			(conn PCIE_2_0 CFGERRAERHEADERLOG94 <== CFGERRAERHEADERLOG94 CFGERRAERHEADERLOG94)
			(conn PCIE_2_0 CFGERRAERHEADERLOG95 <== CFGERRAERHEADERLOG95 CFGERRAERHEADERLOG95)
			(conn PCIE_2_0 CFGERRAERHEADERLOG96 <== CFGERRAERHEADERLOG96 CFGERRAERHEADERLOG96)
			(conn PCIE_2_0 CFGERRAERHEADERLOG97 <== CFGERRAERHEADERLOG97 CFGERRAERHEADERLOG97)
			(conn PCIE_2_0 CFGERRAERHEADERLOG98 <== CFGERRAERHEADERLOG98 CFGERRAERHEADERLOG98)
			(conn PCIE_2_0 CFGERRAERHEADERLOG99 <== CFGERRAERHEADERLOG99 CFGERRAERHEADERLOG99)
			(conn PCIE_2_0 CFGERRAERHEADERLOG100 <== CFGERRAERHEADERLOG100 CFGERRAERHEADERLOG100)
			(conn PCIE_2_0 CFGERRAERHEADERLOG101 <== CFGERRAERHEADERLOG101 CFGERRAERHEADERLOG101)
			(conn PCIE_2_0 CFGERRAERHEADERLOG102 <== CFGERRAERHEADERLOG102 CFGERRAERHEADERLOG102)
			(conn PCIE_2_0 CFGERRAERHEADERLOG103 <== CFGERRAERHEADERLOG103 CFGERRAERHEADERLOG103)
			(conn PCIE_2_0 CFGERRAERHEADERLOG104 <== CFGERRAERHEADERLOG104 CFGERRAERHEADERLOG104)
			(conn PCIE_2_0 CFGERRAERHEADERLOG105 <== CFGERRAERHEADERLOG105 CFGERRAERHEADERLOG105)
			(conn PCIE_2_0 CFGERRAERHEADERLOG106 <== CFGERRAERHEADERLOG106 CFGERRAERHEADERLOG106)
			(conn PCIE_2_0 CFGERRAERHEADERLOG107 <== CFGERRAERHEADERLOG107 CFGERRAERHEADERLOG107)
			(conn PCIE_2_0 CFGERRAERHEADERLOG108 <== CFGERRAERHEADERLOG108 CFGERRAERHEADERLOG108)
			(conn PCIE_2_0 CFGERRAERHEADERLOG109 <== CFGERRAERHEADERLOG109 CFGERRAERHEADERLOG109)
			(conn PCIE_2_0 CFGERRAERHEADERLOG110 <== CFGERRAERHEADERLOG110 CFGERRAERHEADERLOG110)
			(conn PCIE_2_0 CFGERRAERHEADERLOG111 <== CFGERRAERHEADERLOG111 CFGERRAERHEADERLOG111)
			(conn PCIE_2_0 CFGERRAERHEADERLOG112 <== CFGERRAERHEADERLOG112 CFGERRAERHEADERLOG112)
			(conn PCIE_2_0 CFGERRAERHEADERLOG113 <== CFGERRAERHEADERLOG113 CFGERRAERHEADERLOG113)
			(conn PCIE_2_0 CFGERRAERHEADERLOG114 <== CFGERRAERHEADERLOG114 CFGERRAERHEADERLOG114)
			(conn PCIE_2_0 CFGERRAERHEADERLOG115 <== CFGERRAERHEADERLOG115 CFGERRAERHEADERLOG115)
			(conn PCIE_2_0 CFGERRAERHEADERLOG116 <== CFGERRAERHEADERLOG116 CFGERRAERHEADERLOG116)
			(conn PCIE_2_0 CFGERRAERHEADERLOG117 <== CFGERRAERHEADERLOG117 CFGERRAERHEADERLOG117)
			(conn PCIE_2_0 CFGERRAERHEADERLOG118 <== CFGERRAERHEADERLOG118 CFGERRAERHEADERLOG118)
			(conn PCIE_2_0 CFGERRAERHEADERLOG119 <== CFGERRAERHEADERLOG119 CFGERRAERHEADERLOG119)
			(conn PCIE_2_0 CFGERRAERHEADERLOG120 <== CFGERRAERHEADERLOG120 CFGERRAERHEADERLOG120)
			(conn PCIE_2_0 CFGERRAERHEADERLOG121 <== CFGERRAERHEADERLOG121 CFGERRAERHEADERLOG121)
			(conn PCIE_2_0 CFGERRAERHEADERLOG122 <== CFGERRAERHEADERLOG122 CFGERRAERHEADERLOG122)
			(conn PCIE_2_0 CFGERRAERHEADERLOG123 <== CFGERRAERHEADERLOG123 CFGERRAERHEADERLOG123)
			(conn PCIE_2_0 CFGERRAERHEADERLOG124 <== CFGERRAERHEADERLOG124 CFGERRAERHEADERLOG124)
			(conn PCIE_2_0 CFGERRAERHEADERLOG125 <== CFGERRAERHEADERLOG125 CFGERRAERHEADERLOG125)
			(conn PCIE_2_0 CFGERRAERHEADERLOG126 <== CFGERRAERHEADERLOG126 CFGERRAERHEADERLOG126)
			(conn PCIE_2_0 CFGERRAERHEADERLOG127 <== CFGERRAERHEADERLOG127 CFGERRAERHEADERLOG127)
			(conn PCIE_2_0 CFGERRCORN <== CFGERRCORN CFGERRCORN)
			(conn PCIE_2_0 CFGERRCPLABORTN <== CFGERRCPLABORTN CFGERRCPLABORTN)
			(conn PCIE_2_0 CFGERRCPLTIMEOUTN <== CFGERRCPLTIMEOUTN CFGERRCPLTIMEOUTN)
			(conn PCIE_2_0 CFGERRCPLUNEXPECTN <== CFGERRCPLUNEXPECTN CFGERRCPLUNEXPECTN)
			(conn PCIE_2_0 CFGERRECRCN <== CFGERRECRCN CFGERRECRCN)
			(conn PCIE_2_0 CFGERRLOCKEDN <== CFGERRLOCKEDN CFGERRLOCKEDN)
			(conn PCIE_2_0 CFGERRPOSTEDN <== CFGERRPOSTEDN CFGERRPOSTEDN)
			(conn PCIE_2_0 CFGERRTLPCPLHEADER0 <== CFGERRTLPCPLHEADER0 CFGERRTLPCPLHEADER0)
			(conn PCIE_2_0 CFGERRTLPCPLHEADER1 <== CFGERRTLPCPLHEADER1 CFGERRTLPCPLHEADER1)
			(conn PCIE_2_0 CFGERRTLPCPLHEADER2 <== CFGERRTLPCPLHEADER2 CFGERRTLPCPLHEADER2)
			(conn PCIE_2_0 CFGERRTLPCPLHEADER3 <== CFGERRTLPCPLHEADER3 CFGERRTLPCPLHEADER3)
			(conn PCIE_2_0 CFGERRTLPCPLHEADER4 <== CFGERRTLPCPLHEADER4 CFGERRTLPCPLHEADER4)
			(conn PCIE_2_0 CFGERRTLPCPLHEADER5 <== CFGERRTLPCPLHEADER5 CFGERRTLPCPLHEADER5)
			(conn PCIE_2_0 CFGERRTLPCPLHEADER6 <== CFGERRTLPCPLHEADER6 CFGERRTLPCPLHEADER6)
			(conn PCIE_2_0 CFGERRTLPCPLHEADER7 <== CFGERRTLPCPLHEADER7 CFGERRTLPCPLHEADER7)
			(conn PCIE_2_0 CFGERRTLPCPLHEADER8 <== CFGERRTLPCPLHEADER8 CFGERRTLPCPLHEADER8)
			(conn PCIE_2_0 CFGERRTLPCPLHEADER9 <== CFGERRTLPCPLHEADER9 CFGERRTLPCPLHEADER9)
			(conn PCIE_2_0 CFGERRTLPCPLHEADER10 <== CFGERRTLPCPLHEADER10 CFGERRTLPCPLHEADER10)
			(conn PCIE_2_0 CFGERRTLPCPLHEADER11 <== CFGERRTLPCPLHEADER11 CFGERRTLPCPLHEADER11)
			(conn PCIE_2_0 CFGERRTLPCPLHEADER12 <== CFGERRTLPCPLHEADER12 CFGERRTLPCPLHEADER12)
			(conn PCIE_2_0 CFGERRTLPCPLHEADER13 <== CFGERRTLPCPLHEADER13 CFGERRTLPCPLHEADER13)
			(conn PCIE_2_0 CFGERRTLPCPLHEADER14 <== CFGERRTLPCPLHEADER14 CFGERRTLPCPLHEADER14)
			(conn PCIE_2_0 CFGERRTLPCPLHEADER15 <== CFGERRTLPCPLHEADER15 CFGERRTLPCPLHEADER15)
			(conn PCIE_2_0 CFGERRTLPCPLHEADER16 <== CFGERRTLPCPLHEADER16 CFGERRTLPCPLHEADER16)
			(conn PCIE_2_0 CFGERRTLPCPLHEADER17 <== CFGERRTLPCPLHEADER17 CFGERRTLPCPLHEADER17)
			(conn PCIE_2_0 CFGERRTLPCPLHEADER18 <== CFGERRTLPCPLHEADER18 CFGERRTLPCPLHEADER18)
			(conn PCIE_2_0 CFGERRTLPCPLHEADER19 <== CFGERRTLPCPLHEADER19 CFGERRTLPCPLHEADER19)
			(conn PCIE_2_0 CFGERRTLPCPLHEADER20 <== CFGERRTLPCPLHEADER20 CFGERRTLPCPLHEADER20)
			(conn PCIE_2_0 CFGERRTLPCPLHEADER21 <== CFGERRTLPCPLHEADER21 CFGERRTLPCPLHEADER21)
			(conn PCIE_2_0 CFGERRTLPCPLHEADER22 <== CFGERRTLPCPLHEADER22 CFGERRTLPCPLHEADER22)
			(conn PCIE_2_0 CFGERRTLPCPLHEADER23 <== CFGERRTLPCPLHEADER23 CFGERRTLPCPLHEADER23)
			(conn PCIE_2_0 CFGERRTLPCPLHEADER24 <== CFGERRTLPCPLHEADER24 CFGERRTLPCPLHEADER24)
			(conn PCIE_2_0 CFGERRTLPCPLHEADER25 <== CFGERRTLPCPLHEADER25 CFGERRTLPCPLHEADER25)
			(conn PCIE_2_0 CFGERRTLPCPLHEADER26 <== CFGERRTLPCPLHEADER26 CFGERRTLPCPLHEADER26)
			(conn PCIE_2_0 CFGERRTLPCPLHEADER27 <== CFGERRTLPCPLHEADER27 CFGERRTLPCPLHEADER27)
			(conn PCIE_2_0 CFGERRTLPCPLHEADER28 <== CFGERRTLPCPLHEADER28 CFGERRTLPCPLHEADER28)
			(conn PCIE_2_0 CFGERRTLPCPLHEADER29 <== CFGERRTLPCPLHEADER29 CFGERRTLPCPLHEADER29)
			(conn PCIE_2_0 CFGERRTLPCPLHEADER30 <== CFGERRTLPCPLHEADER30 CFGERRTLPCPLHEADER30)
			(conn PCIE_2_0 CFGERRTLPCPLHEADER31 <== CFGERRTLPCPLHEADER31 CFGERRTLPCPLHEADER31)
			(conn PCIE_2_0 CFGERRTLPCPLHEADER32 <== CFGERRTLPCPLHEADER32 CFGERRTLPCPLHEADER32)
			(conn PCIE_2_0 CFGERRTLPCPLHEADER33 <== CFGERRTLPCPLHEADER33 CFGERRTLPCPLHEADER33)
			(conn PCIE_2_0 CFGERRTLPCPLHEADER34 <== CFGERRTLPCPLHEADER34 CFGERRTLPCPLHEADER34)
			(conn PCIE_2_0 CFGERRTLPCPLHEADER35 <== CFGERRTLPCPLHEADER35 CFGERRTLPCPLHEADER35)
			(conn PCIE_2_0 CFGERRTLPCPLHEADER36 <== CFGERRTLPCPLHEADER36 CFGERRTLPCPLHEADER36)
			(conn PCIE_2_0 CFGERRTLPCPLHEADER37 <== CFGERRTLPCPLHEADER37 CFGERRTLPCPLHEADER37)
			(conn PCIE_2_0 CFGERRTLPCPLHEADER38 <== CFGERRTLPCPLHEADER38 CFGERRTLPCPLHEADER38)
			(conn PCIE_2_0 CFGERRTLPCPLHEADER39 <== CFGERRTLPCPLHEADER39 CFGERRTLPCPLHEADER39)
			(conn PCIE_2_0 CFGERRTLPCPLHEADER40 <== CFGERRTLPCPLHEADER40 CFGERRTLPCPLHEADER40)
			(conn PCIE_2_0 CFGERRTLPCPLHEADER41 <== CFGERRTLPCPLHEADER41 CFGERRTLPCPLHEADER41)
			(conn PCIE_2_0 CFGERRTLPCPLHEADER42 <== CFGERRTLPCPLHEADER42 CFGERRTLPCPLHEADER42)
			(conn PCIE_2_0 CFGERRTLPCPLHEADER43 <== CFGERRTLPCPLHEADER43 CFGERRTLPCPLHEADER43)
			(conn PCIE_2_0 CFGERRTLPCPLHEADER44 <== CFGERRTLPCPLHEADER44 CFGERRTLPCPLHEADER44)
			(conn PCIE_2_0 CFGERRTLPCPLHEADER45 <== CFGERRTLPCPLHEADER45 CFGERRTLPCPLHEADER45)
			(conn PCIE_2_0 CFGERRTLPCPLHEADER46 <== CFGERRTLPCPLHEADER46 CFGERRTLPCPLHEADER46)
			(conn PCIE_2_0 CFGERRTLPCPLHEADER47 <== CFGERRTLPCPLHEADER47 CFGERRTLPCPLHEADER47)
			(conn PCIE_2_0 CFGERRURN <== CFGERRURN CFGERRURN)
			(conn PCIE_2_0 CFGINTERRUPTASSERTN <== CFGINTERRUPTASSERTN CFGINTERRUPTASSERTN)
			(conn PCIE_2_0 CFGINTERRUPTDI0 <== CFGINTERRUPTDI0 CFGINTERRUPTDI0)
			(conn PCIE_2_0 CFGINTERRUPTDI1 <== CFGINTERRUPTDI1 CFGINTERRUPTDI1)
			(conn PCIE_2_0 CFGINTERRUPTDI2 <== CFGINTERRUPTDI2 CFGINTERRUPTDI2)
			(conn PCIE_2_0 CFGINTERRUPTDI3 <== CFGINTERRUPTDI3 CFGINTERRUPTDI3)
			(conn PCIE_2_0 CFGINTERRUPTDI4 <== CFGINTERRUPTDI4 CFGINTERRUPTDI4)
			(conn PCIE_2_0 CFGINTERRUPTDI5 <== CFGINTERRUPTDI5 CFGINTERRUPTDI5)
			(conn PCIE_2_0 CFGINTERRUPTDI6 <== CFGINTERRUPTDI6 CFGINTERRUPTDI6)
			(conn PCIE_2_0 CFGINTERRUPTDI7 <== CFGINTERRUPTDI7 CFGINTERRUPTDI7)
			(conn PCIE_2_0 CFGINTERRUPTN <== CFGINTERRUPTN CFGINTERRUPTN)
			(conn PCIE_2_0 CFGPMDIRECTASPML1N <== CFGPMDIRECTASPML1N CFGPMDIRECTASPML1N)
			(conn PCIE_2_0 CFGPMSENDPMACKN <== CFGPMSENDPMACKN CFGPMSENDPMACKN)
			(conn PCIE_2_0 CFGPMSENDPMETON <== CFGPMSENDPMETON CFGPMSENDPMETON)
			(conn PCIE_2_0 CFGPMSENDPMNAKN <== CFGPMSENDPMNAKN CFGPMSENDPMNAKN)
			(conn PCIE_2_0 CFGPMTURNOFFOKN <== CFGPMTURNOFFOKN CFGPMTURNOFFOKN)
			(conn PCIE_2_0 CFGPMWAKEN <== CFGPMWAKEN CFGPMWAKEN)
			(conn PCIE_2_0 CFGPORTNUMBER0 <== CFGPORTNUMBER0 CFGPORTNUMBER0)
			(conn PCIE_2_0 CFGPORTNUMBER1 <== CFGPORTNUMBER1 CFGPORTNUMBER1)
			(conn PCIE_2_0 CFGPORTNUMBER2 <== CFGPORTNUMBER2 CFGPORTNUMBER2)
			(conn PCIE_2_0 CFGPORTNUMBER3 <== CFGPORTNUMBER3 CFGPORTNUMBER3)
			(conn PCIE_2_0 CFGPORTNUMBER4 <== CFGPORTNUMBER4 CFGPORTNUMBER4)
			(conn PCIE_2_0 CFGPORTNUMBER5 <== CFGPORTNUMBER5 CFGPORTNUMBER5)
			(conn PCIE_2_0 CFGPORTNUMBER6 <== CFGPORTNUMBER6 CFGPORTNUMBER6)
			(conn PCIE_2_0 CFGPORTNUMBER7 <== CFGPORTNUMBER7 CFGPORTNUMBER7)
			(conn PCIE_2_0 CFGRDENN <== CFGRDENN CFGRDENN)
			(conn PCIE_2_0 CFGTRNPENDINGN <== CFGTRNPENDINGN CFGTRNPENDINGN)
			(conn PCIE_2_0 CFGWRENN <== CFGWRENN CFGWRENN)
			(conn PCIE_2_0 CFGWRREADONLYN <== CFGWRREADONLYN CFGWRREADONLYN)
			(conn PCIE_2_0 CFGWRRW1CASRWN <== CFGWRRW1CASRWN CFGWRRW1CASRWN)
			(conn PCIE_2_0 CMRSTN <== CMRSTN CMRSTN)
			(conn PCIE_2_0 CMSTICKYRSTN <== CMSTICKYRSTN CMSTICKYRSTN)
			(conn PCIE_2_0 DBGMODE0 <== DBGMODE0 DBGMODE0)
			(conn PCIE_2_0 DBGMODE1 <== DBGMODE1 DBGMODE1)
			(conn PCIE_2_0 DBGSUBMODE <== DBGSUBMODE DBGSUBMODE)
			(conn PCIE_2_0 DLRSTN <== DLRSTN DLRSTN)
			(conn PCIE_2_0 DRPCLK <== DRPCLK DRPCLK)
			(conn PCIE_2_0 DRPDADDR0 <== DRPDADDR0 DRPDADDR0)
			(conn PCIE_2_0 DRPDADDR1 <== DRPDADDR1 DRPDADDR1)
			(conn PCIE_2_0 DRPDADDR2 <== DRPDADDR2 DRPDADDR2)
			(conn PCIE_2_0 DRPDADDR3 <== DRPDADDR3 DRPDADDR3)
			(conn PCIE_2_0 DRPDADDR4 <== DRPDADDR4 DRPDADDR4)
			(conn PCIE_2_0 DRPDADDR5 <== DRPDADDR5 DRPDADDR5)
			(conn PCIE_2_0 DRPDADDR6 <== DRPDADDR6 DRPDADDR6)
			(conn PCIE_2_0 DRPDADDR7 <== DRPDADDR7 DRPDADDR7)
			(conn PCIE_2_0 DRPDADDR8 <== DRPDADDR8 DRPDADDR8)
			(conn PCIE_2_0 DRPDEN <== DRPDEN DRPDEN)
			(conn PCIE_2_0 DRPDI0 <== DRPDI0 DRPDI0)
			(conn PCIE_2_0 DRPDI1 <== DRPDI1 DRPDI1)
			(conn PCIE_2_0 DRPDI2 <== DRPDI2 DRPDI2)
			(conn PCIE_2_0 DRPDI3 <== DRPDI3 DRPDI3)
			(conn PCIE_2_0 DRPDI4 <== DRPDI4 DRPDI4)
			(conn PCIE_2_0 DRPDI5 <== DRPDI5 DRPDI5)
			(conn PCIE_2_0 DRPDI6 <== DRPDI6 DRPDI6)
			(conn PCIE_2_0 DRPDI7 <== DRPDI7 DRPDI7)
			(conn PCIE_2_0 DRPDI8 <== DRPDI8 DRPDI8)
			(conn PCIE_2_0 DRPDI9 <== DRPDI9 DRPDI9)
			(conn PCIE_2_0 DRPDI10 <== DRPDI10 DRPDI10)
			(conn PCIE_2_0 DRPDI11 <== DRPDI11 DRPDI11)
			(conn PCIE_2_0 DRPDI12 <== DRPDI12 DRPDI12)
			(conn PCIE_2_0 DRPDI13 <== DRPDI13 DRPDI13)
			(conn PCIE_2_0 DRPDI14 <== DRPDI14 DRPDI14)
			(conn PCIE_2_0 DRPDI15 <== DRPDI15 DRPDI15)
			(conn PCIE_2_0 DRPDWE <== DRPDWE DRPDWE)
			(conn PCIE_2_0 FUNCLVLRSTN <== FUNCLVLRSTN FUNCLVLRSTN)
			(conn PCIE_2_0 LL2SENDASREQL1N <== LL2SENDASREQL1N LL2SENDASREQL1N)
			(conn PCIE_2_0 LL2SENDENTERL1N <== LL2SENDENTERL1N LL2SENDENTERL1N)
			(conn PCIE_2_0 LL2SENDENTERL23N <== LL2SENDENTERL23N LL2SENDENTERL23N)
			(conn PCIE_2_0 LL2SUSPENDNOWN <== LL2SUSPENDNOWN LL2SUSPENDNOWN)
			(conn PCIE_2_0 LL2TLPRCVN <== LL2TLPRCVN LL2TLPRCVN)
			(conn PCIE_2_0 MIMRXRDATA0 <== MIMRXRDATA0 MIMRXRDATA0)
			(conn PCIE_2_0 MIMRXRDATA1 <== MIMRXRDATA1 MIMRXRDATA1)
			(conn PCIE_2_0 MIMRXRDATA2 <== MIMRXRDATA2 MIMRXRDATA2)
			(conn PCIE_2_0 MIMRXRDATA3 <== MIMRXRDATA3 MIMRXRDATA3)
			(conn PCIE_2_0 MIMRXRDATA4 <== MIMRXRDATA4 MIMRXRDATA4)
			(conn PCIE_2_0 MIMRXRDATA5 <== MIMRXRDATA5 MIMRXRDATA5)
			(conn PCIE_2_0 MIMRXRDATA6 <== MIMRXRDATA6 MIMRXRDATA6)
			(conn PCIE_2_0 MIMRXRDATA7 <== MIMRXRDATA7 MIMRXRDATA7)
			(conn PCIE_2_0 MIMRXRDATA8 <== MIMRXRDATA8 MIMRXRDATA8)
			(conn PCIE_2_0 MIMRXRDATA9 <== MIMRXRDATA9 MIMRXRDATA9)
			(conn PCIE_2_0 MIMRXRDATA10 <== MIMRXRDATA10 MIMRXRDATA10)
			(conn PCIE_2_0 MIMRXRDATA11 <== MIMRXRDATA11 MIMRXRDATA11)
			(conn PCIE_2_0 MIMRXRDATA12 <== MIMRXRDATA12 MIMRXRDATA12)
			(conn PCIE_2_0 MIMRXRDATA13 <== MIMRXRDATA13 MIMRXRDATA13)
			(conn PCIE_2_0 MIMRXRDATA14 <== MIMRXRDATA14 MIMRXRDATA14)
			(conn PCIE_2_0 MIMRXRDATA15 <== MIMRXRDATA15 MIMRXRDATA15)
			(conn PCIE_2_0 MIMRXRDATA16 <== MIMRXRDATA16 MIMRXRDATA16)
			(conn PCIE_2_0 MIMRXRDATA17 <== MIMRXRDATA17 MIMRXRDATA17)
			(conn PCIE_2_0 MIMRXRDATA18 <== MIMRXRDATA18 MIMRXRDATA18)
			(conn PCIE_2_0 MIMRXRDATA19 <== MIMRXRDATA19 MIMRXRDATA19)
			(conn PCIE_2_0 MIMRXRDATA20 <== MIMRXRDATA20 MIMRXRDATA20)
			(conn PCIE_2_0 MIMRXRDATA21 <== MIMRXRDATA21 MIMRXRDATA21)
			(conn PCIE_2_0 MIMRXRDATA22 <== MIMRXRDATA22 MIMRXRDATA22)
			(conn PCIE_2_0 MIMRXRDATA23 <== MIMRXRDATA23 MIMRXRDATA23)
			(conn PCIE_2_0 MIMRXRDATA24 <== MIMRXRDATA24 MIMRXRDATA24)
			(conn PCIE_2_0 MIMRXRDATA25 <== MIMRXRDATA25 MIMRXRDATA25)
			(conn PCIE_2_0 MIMRXRDATA26 <== MIMRXRDATA26 MIMRXRDATA26)
			(conn PCIE_2_0 MIMRXRDATA27 <== MIMRXRDATA27 MIMRXRDATA27)
			(conn PCIE_2_0 MIMRXRDATA28 <== MIMRXRDATA28 MIMRXRDATA28)
			(conn PCIE_2_0 MIMRXRDATA29 <== MIMRXRDATA29 MIMRXRDATA29)
			(conn PCIE_2_0 MIMRXRDATA30 <== MIMRXRDATA30 MIMRXRDATA30)
			(conn PCIE_2_0 MIMRXRDATA31 <== MIMRXRDATA31 MIMRXRDATA31)
			(conn PCIE_2_0 MIMRXRDATA32 <== MIMRXRDATA32 MIMRXRDATA32)
			(conn PCIE_2_0 MIMRXRDATA33 <== MIMRXRDATA33 MIMRXRDATA33)
			(conn PCIE_2_0 MIMRXRDATA34 <== MIMRXRDATA34 MIMRXRDATA34)
			(conn PCIE_2_0 MIMRXRDATA35 <== MIMRXRDATA35 MIMRXRDATA35)
			(conn PCIE_2_0 MIMRXRDATA36 <== MIMRXRDATA36 MIMRXRDATA36)
			(conn PCIE_2_0 MIMRXRDATA37 <== MIMRXRDATA37 MIMRXRDATA37)
			(conn PCIE_2_0 MIMRXRDATA38 <== MIMRXRDATA38 MIMRXRDATA38)
			(conn PCIE_2_0 MIMRXRDATA39 <== MIMRXRDATA39 MIMRXRDATA39)
			(conn PCIE_2_0 MIMRXRDATA40 <== MIMRXRDATA40 MIMRXRDATA40)
			(conn PCIE_2_0 MIMRXRDATA41 <== MIMRXRDATA41 MIMRXRDATA41)
			(conn PCIE_2_0 MIMRXRDATA42 <== MIMRXRDATA42 MIMRXRDATA42)
			(conn PCIE_2_0 MIMRXRDATA43 <== MIMRXRDATA43 MIMRXRDATA43)
			(conn PCIE_2_0 MIMRXRDATA44 <== MIMRXRDATA44 MIMRXRDATA44)
			(conn PCIE_2_0 MIMRXRDATA45 <== MIMRXRDATA45 MIMRXRDATA45)
			(conn PCIE_2_0 MIMRXRDATA46 <== MIMRXRDATA46 MIMRXRDATA46)
			(conn PCIE_2_0 MIMRXRDATA47 <== MIMRXRDATA47 MIMRXRDATA47)
			(conn PCIE_2_0 MIMRXRDATA48 <== MIMRXRDATA48 MIMRXRDATA48)
			(conn PCIE_2_0 MIMRXRDATA49 <== MIMRXRDATA49 MIMRXRDATA49)
			(conn PCIE_2_0 MIMRXRDATA50 <== MIMRXRDATA50 MIMRXRDATA50)
			(conn PCIE_2_0 MIMRXRDATA51 <== MIMRXRDATA51 MIMRXRDATA51)
			(conn PCIE_2_0 MIMRXRDATA52 <== MIMRXRDATA52 MIMRXRDATA52)
			(conn PCIE_2_0 MIMRXRDATA53 <== MIMRXRDATA53 MIMRXRDATA53)
			(conn PCIE_2_0 MIMRXRDATA54 <== MIMRXRDATA54 MIMRXRDATA54)
			(conn PCIE_2_0 MIMRXRDATA55 <== MIMRXRDATA55 MIMRXRDATA55)
			(conn PCIE_2_0 MIMRXRDATA56 <== MIMRXRDATA56 MIMRXRDATA56)
			(conn PCIE_2_0 MIMRXRDATA57 <== MIMRXRDATA57 MIMRXRDATA57)
			(conn PCIE_2_0 MIMRXRDATA58 <== MIMRXRDATA58 MIMRXRDATA58)
			(conn PCIE_2_0 MIMRXRDATA59 <== MIMRXRDATA59 MIMRXRDATA59)
			(conn PCIE_2_0 MIMRXRDATA60 <== MIMRXRDATA60 MIMRXRDATA60)
			(conn PCIE_2_0 MIMRXRDATA61 <== MIMRXRDATA61 MIMRXRDATA61)
			(conn PCIE_2_0 MIMRXRDATA62 <== MIMRXRDATA62 MIMRXRDATA62)
			(conn PCIE_2_0 MIMRXRDATA63 <== MIMRXRDATA63 MIMRXRDATA63)
			(conn PCIE_2_0 MIMRXRDATA64 <== MIMRXRDATA64 MIMRXRDATA64)
			(conn PCIE_2_0 MIMRXRDATA65 <== MIMRXRDATA65 MIMRXRDATA65)
			(conn PCIE_2_0 MIMRXRDATA66 <== MIMRXRDATA66 MIMRXRDATA66)
			(conn PCIE_2_0 MIMRXRDATA67 <== MIMRXRDATA67 MIMRXRDATA67)
			(conn PCIE_2_0 MIMTXRDATA0 <== MIMTXRDATA0 MIMTXRDATA0)
			(conn PCIE_2_0 MIMTXRDATA1 <== MIMTXRDATA1 MIMTXRDATA1)
			(conn PCIE_2_0 MIMTXRDATA2 <== MIMTXRDATA2 MIMTXRDATA2)
			(conn PCIE_2_0 MIMTXRDATA3 <== MIMTXRDATA3 MIMTXRDATA3)
			(conn PCIE_2_0 MIMTXRDATA4 <== MIMTXRDATA4 MIMTXRDATA4)
			(conn PCIE_2_0 MIMTXRDATA5 <== MIMTXRDATA5 MIMTXRDATA5)
			(conn PCIE_2_0 MIMTXRDATA6 <== MIMTXRDATA6 MIMTXRDATA6)
			(conn PCIE_2_0 MIMTXRDATA7 <== MIMTXRDATA7 MIMTXRDATA7)
			(conn PCIE_2_0 MIMTXRDATA8 <== MIMTXRDATA8 MIMTXRDATA8)
			(conn PCIE_2_0 MIMTXRDATA9 <== MIMTXRDATA9 MIMTXRDATA9)
			(conn PCIE_2_0 MIMTXRDATA10 <== MIMTXRDATA10 MIMTXRDATA10)
			(conn PCIE_2_0 MIMTXRDATA11 <== MIMTXRDATA11 MIMTXRDATA11)
			(conn PCIE_2_0 MIMTXRDATA12 <== MIMTXRDATA12 MIMTXRDATA12)
			(conn PCIE_2_0 MIMTXRDATA13 <== MIMTXRDATA13 MIMTXRDATA13)
			(conn PCIE_2_0 MIMTXRDATA14 <== MIMTXRDATA14 MIMTXRDATA14)
			(conn PCIE_2_0 MIMTXRDATA15 <== MIMTXRDATA15 MIMTXRDATA15)
			(conn PCIE_2_0 MIMTXRDATA16 <== MIMTXRDATA16 MIMTXRDATA16)
			(conn PCIE_2_0 MIMTXRDATA17 <== MIMTXRDATA17 MIMTXRDATA17)
			(conn PCIE_2_0 MIMTXRDATA18 <== MIMTXRDATA18 MIMTXRDATA18)
			(conn PCIE_2_0 MIMTXRDATA19 <== MIMTXRDATA19 MIMTXRDATA19)
			(conn PCIE_2_0 MIMTXRDATA20 <== MIMTXRDATA20 MIMTXRDATA20)
			(conn PCIE_2_0 MIMTXRDATA21 <== MIMTXRDATA21 MIMTXRDATA21)
			(conn PCIE_2_0 MIMTXRDATA22 <== MIMTXRDATA22 MIMTXRDATA22)
			(conn PCIE_2_0 MIMTXRDATA23 <== MIMTXRDATA23 MIMTXRDATA23)
			(conn PCIE_2_0 MIMTXRDATA24 <== MIMTXRDATA24 MIMTXRDATA24)
			(conn PCIE_2_0 MIMTXRDATA25 <== MIMTXRDATA25 MIMTXRDATA25)
			(conn PCIE_2_0 MIMTXRDATA26 <== MIMTXRDATA26 MIMTXRDATA26)
			(conn PCIE_2_0 MIMTXRDATA27 <== MIMTXRDATA27 MIMTXRDATA27)
			(conn PCIE_2_0 MIMTXRDATA28 <== MIMTXRDATA28 MIMTXRDATA28)
			(conn PCIE_2_0 MIMTXRDATA29 <== MIMTXRDATA29 MIMTXRDATA29)
			(conn PCIE_2_0 MIMTXRDATA30 <== MIMTXRDATA30 MIMTXRDATA30)
			(conn PCIE_2_0 MIMTXRDATA31 <== MIMTXRDATA31 MIMTXRDATA31)
			(conn PCIE_2_0 MIMTXRDATA32 <== MIMTXRDATA32 MIMTXRDATA32)
			(conn PCIE_2_0 MIMTXRDATA33 <== MIMTXRDATA33 MIMTXRDATA33)
			(conn PCIE_2_0 MIMTXRDATA34 <== MIMTXRDATA34 MIMTXRDATA34)
			(conn PCIE_2_0 MIMTXRDATA35 <== MIMTXRDATA35 MIMTXRDATA35)
			(conn PCIE_2_0 MIMTXRDATA36 <== MIMTXRDATA36 MIMTXRDATA36)
			(conn PCIE_2_0 MIMTXRDATA37 <== MIMTXRDATA37 MIMTXRDATA37)
			(conn PCIE_2_0 MIMTXRDATA38 <== MIMTXRDATA38 MIMTXRDATA38)
			(conn PCIE_2_0 MIMTXRDATA39 <== MIMTXRDATA39 MIMTXRDATA39)
			(conn PCIE_2_0 MIMTXRDATA40 <== MIMTXRDATA40 MIMTXRDATA40)
			(conn PCIE_2_0 MIMTXRDATA41 <== MIMTXRDATA41 MIMTXRDATA41)
			(conn PCIE_2_0 MIMTXRDATA42 <== MIMTXRDATA42 MIMTXRDATA42)
			(conn PCIE_2_0 MIMTXRDATA43 <== MIMTXRDATA43 MIMTXRDATA43)
			(conn PCIE_2_0 MIMTXRDATA44 <== MIMTXRDATA44 MIMTXRDATA44)
			(conn PCIE_2_0 MIMTXRDATA45 <== MIMTXRDATA45 MIMTXRDATA45)
			(conn PCIE_2_0 MIMTXRDATA46 <== MIMTXRDATA46 MIMTXRDATA46)
			(conn PCIE_2_0 MIMTXRDATA47 <== MIMTXRDATA47 MIMTXRDATA47)
			(conn PCIE_2_0 MIMTXRDATA48 <== MIMTXRDATA48 MIMTXRDATA48)
			(conn PCIE_2_0 MIMTXRDATA49 <== MIMTXRDATA49 MIMTXRDATA49)
			(conn PCIE_2_0 MIMTXRDATA50 <== MIMTXRDATA50 MIMTXRDATA50)
			(conn PCIE_2_0 MIMTXRDATA51 <== MIMTXRDATA51 MIMTXRDATA51)
			(conn PCIE_2_0 MIMTXRDATA52 <== MIMTXRDATA52 MIMTXRDATA52)
			(conn PCIE_2_0 MIMTXRDATA53 <== MIMTXRDATA53 MIMTXRDATA53)
			(conn PCIE_2_0 MIMTXRDATA54 <== MIMTXRDATA54 MIMTXRDATA54)
			(conn PCIE_2_0 MIMTXRDATA55 <== MIMTXRDATA55 MIMTXRDATA55)
			(conn PCIE_2_0 MIMTXRDATA56 <== MIMTXRDATA56 MIMTXRDATA56)
			(conn PCIE_2_0 MIMTXRDATA57 <== MIMTXRDATA57 MIMTXRDATA57)
			(conn PCIE_2_0 MIMTXRDATA58 <== MIMTXRDATA58 MIMTXRDATA58)
			(conn PCIE_2_0 MIMTXRDATA59 <== MIMTXRDATA59 MIMTXRDATA59)
			(conn PCIE_2_0 MIMTXRDATA60 <== MIMTXRDATA60 MIMTXRDATA60)
			(conn PCIE_2_0 MIMTXRDATA61 <== MIMTXRDATA61 MIMTXRDATA61)
			(conn PCIE_2_0 MIMTXRDATA62 <== MIMTXRDATA62 MIMTXRDATA62)
			(conn PCIE_2_0 MIMTXRDATA63 <== MIMTXRDATA63 MIMTXRDATA63)
			(conn PCIE_2_0 MIMTXRDATA64 <== MIMTXRDATA64 MIMTXRDATA64)
			(conn PCIE_2_0 MIMTXRDATA65 <== MIMTXRDATA65 MIMTXRDATA65)
			(conn PCIE_2_0 MIMTXRDATA66 <== MIMTXRDATA66 MIMTXRDATA66)
			(conn PCIE_2_0 MIMTXRDATA67 <== MIMTXRDATA67 MIMTXRDATA67)
			(conn PCIE_2_0 MIMTXRDATA68 <== MIMTXRDATA68 MIMTXRDATA68)
			(conn PCIE_2_0 PIPECLK <== PIPECLK PIPECLK)
			(conn PCIE_2_0 PIPERX0CHANISALIGNED <== PIPERX0CHANISALIGNED PIPERX0CHANISALIGNED)
			(conn PCIE_2_0 PIPERX0CHARISK0 <== PIPERX0CHARISK0 PIPERX0CHARISK0)
			(conn PCIE_2_0 PIPERX0CHARISK1 <== PIPERX0CHARISK1 PIPERX0CHARISK1)
			(conn PCIE_2_0 PIPERX0DATA0 <== PIPERX0DATA0 PIPERX0DATA0)
			(conn PCIE_2_0 PIPERX0DATA1 <== PIPERX0DATA1 PIPERX0DATA1)
			(conn PCIE_2_0 PIPERX0DATA2 <== PIPERX0DATA2 PIPERX0DATA2)
			(conn PCIE_2_0 PIPERX0DATA3 <== PIPERX0DATA3 PIPERX0DATA3)
			(conn PCIE_2_0 PIPERX0DATA4 <== PIPERX0DATA4 PIPERX0DATA4)
			(conn PCIE_2_0 PIPERX0DATA5 <== PIPERX0DATA5 PIPERX0DATA5)
			(conn PCIE_2_0 PIPERX0DATA6 <== PIPERX0DATA6 PIPERX0DATA6)
			(conn PCIE_2_0 PIPERX0DATA7 <== PIPERX0DATA7 PIPERX0DATA7)
			(conn PCIE_2_0 PIPERX0DATA8 <== PIPERX0DATA8 PIPERX0DATA8)
			(conn PCIE_2_0 PIPERX0DATA9 <== PIPERX0DATA9 PIPERX0DATA9)
			(conn PCIE_2_0 PIPERX0DATA10 <== PIPERX0DATA10 PIPERX0DATA10)
			(conn PCIE_2_0 PIPERX0DATA11 <== PIPERX0DATA11 PIPERX0DATA11)
			(conn PCIE_2_0 PIPERX0DATA12 <== PIPERX0DATA12 PIPERX0DATA12)
			(conn PCIE_2_0 PIPERX0DATA13 <== PIPERX0DATA13 PIPERX0DATA13)
			(conn PCIE_2_0 PIPERX0DATA14 <== PIPERX0DATA14 PIPERX0DATA14)
			(conn PCIE_2_0 PIPERX0DATA15 <== PIPERX0DATA15 PIPERX0DATA15)
			(conn PCIE_2_0 PIPERX0ELECIDLE <== PIPERX0ELECIDLE PIPERX0ELECIDLE)
			(conn PCIE_2_0 PIPERX0PHYSTATUS <== PIPERX0PHYSTATUS PIPERX0PHYSTATUS)
			(conn PCIE_2_0 PIPERX0STATUS0 <== PIPERX0STATUS0 PIPERX0STATUS0)
			(conn PCIE_2_0 PIPERX0STATUS1 <== PIPERX0STATUS1 PIPERX0STATUS1)
			(conn PCIE_2_0 PIPERX0STATUS2 <== PIPERX0STATUS2 PIPERX0STATUS2)
			(conn PCIE_2_0 PIPERX0VALID <== PIPERX0VALID PIPERX0VALID)
			(conn PCIE_2_0 PIPERX1CHANISALIGNED <== PIPERX1CHANISALIGNED PIPERX1CHANISALIGNED)
			(conn PCIE_2_0 PIPERX1CHARISK0 <== PIPERX1CHARISK0 PIPERX1CHARISK0)
			(conn PCIE_2_0 PIPERX1CHARISK1 <== PIPERX1CHARISK1 PIPERX1CHARISK1)
			(conn PCIE_2_0 PIPERX1DATA0 <== PIPERX1DATA0 PIPERX1DATA0)
			(conn PCIE_2_0 PIPERX1DATA1 <== PIPERX1DATA1 PIPERX1DATA1)
			(conn PCIE_2_0 PIPERX1DATA2 <== PIPERX1DATA2 PIPERX1DATA2)
			(conn PCIE_2_0 PIPERX1DATA3 <== PIPERX1DATA3 PIPERX1DATA3)
			(conn PCIE_2_0 PIPERX1DATA4 <== PIPERX1DATA4 PIPERX1DATA4)
			(conn PCIE_2_0 PIPERX1DATA5 <== PIPERX1DATA5 PIPERX1DATA5)
			(conn PCIE_2_0 PIPERX1DATA6 <== PIPERX1DATA6 PIPERX1DATA6)
			(conn PCIE_2_0 PIPERX1DATA7 <== PIPERX1DATA7 PIPERX1DATA7)
			(conn PCIE_2_0 PIPERX1DATA8 <== PIPERX1DATA8 PIPERX1DATA8)
			(conn PCIE_2_0 PIPERX1DATA9 <== PIPERX1DATA9 PIPERX1DATA9)
			(conn PCIE_2_0 PIPERX1DATA10 <== PIPERX1DATA10 PIPERX1DATA10)
			(conn PCIE_2_0 PIPERX1DATA11 <== PIPERX1DATA11 PIPERX1DATA11)
			(conn PCIE_2_0 PIPERX1DATA12 <== PIPERX1DATA12 PIPERX1DATA12)
			(conn PCIE_2_0 PIPERX1DATA13 <== PIPERX1DATA13 PIPERX1DATA13)
			(conn PCIE_2_0 PIPERX1DATA14 <== PIPERX1DATA14 PIPERX1DATA14)
			(conn PCIE_2_0 PIPERX1DATA15 <== PIPERX1DATA15 PIPERX1DATA15)
			(conn PCIE_2_0 PIPERX1ELECIDLE <== PIPERX1ELECIDLE PIPERX1ELECIDLE)
			(conn PCIE_2_0 PIPERX1PHYSTATUS <== PIPERX1PHYSTATUS PIPERX1PHYSTATUS)
			(conn PCIE_2_0 PIPERX1STATUS0 <== PIPERX1STATUS0 PIPERX1STATUS0)
			(conn PCIE_2_0 PIPERX1STATUS1 <== PIPERX1STATUS1 PIPERX1STATUS1)
			(conn PCIE_2_0 PIPERX1STATUS2 <== PIPERX1STATUS2 PIPERX1STATUS2)
			(conn PCIE_2_0 PIPERX1VALID <== PIPERX1VALID PIPERX1VALID)
			(conn PCIE_2_0 PIPERX2CHANISALIGNED <== PIPERX2CHANISALIGNED PIPERX2CHANISALIGNED)
			(conn PCIE_2_0 PIPERX2CHARISK0 <== PIPERX2CHARISK0 PIPERX2CHARISK0)
			(conn PCIE_2_0 PIPERX2CHARISK1 <== PIPERX2CHARISK1 PIPERX2CHARISK1)
			(conn PCIE_2_0 PIPERX2DATA0 <== PIPERX2DATA0 PIPERX2DATA0)
			(conn PCIE_2_0 PIPERX2DATA1 <== PIPERX2DATA1 PIPERX2DATA1)
			(conn PCIE_2_0 PIPERX2DATA2 <== PIPERX2DATA2 PIPERX2DATA2)
			(conn PCIE_2_0 PIPERX2DATA3 <== PIPERX2DATA3 PIPERX2DATA3)
			(conn PCIE_2_0 PIPERX2DATA4 <== PIPERX2DATA4 PIPERX2DATA4)
			(conn PCIE_2_0 PIPERX2DATA5 <== PIPERX2DATA5 PIPERX2DATA5)
			(conn PCIE_2_0 PIPERX2DATA6 <== PIPERX2DATA6 PIPERX2DATA6)
			(conn PCIE_2_0 PIPERX2DATA7 <== PIPERX2DATA7 PIPERX2DATA7)
			(conn PCIE_2_0 PIPERX2DATA8 <== PIPERX2DATA8 PIPERX2DATA8)
			(conn PCIE_2_0 PIPERX2DATA9 <== PIPERX2DATA9 PIPERX2DATA9)
			(conn PCIE_2_0 PIPERX2DATA10 <== PIPERX2DATA10 PIPERX2DATA10)
			(conn PCIE_2_0 PIPERX2DATA11 <== PIPERX2DATA11 PIPERX2DATA11)
			(conn PCIE_2_0 PIPERX2DATA12 <== PIPERX2DATA12 PIPERX2DATA12)
			(conn PCIE_2_0 PIPERX2DATA13 <== PIPERX2DATA13 PIPERX2DATA13)
			(conn PCIE_2_0 PIPERX2DATA14 <== PIPERX2DATA14 PIPERX2DATA14)
			(conn PCIE_2_0 PIPERX2DATA15 <== PIPERX2DATA15 PIPERX2DATA15)
			(conn PCIE_2_0 PIPERX2ELECIDLE <== PIPERX2ELECIDLE PIPERX2ELECIDLE)
			(conn PCIE_2_0 PIPERX2PHYSTATUS <== PIPERX2PHYSTATUS PIPERX2PHYSTATUS)
			(conn PCIE_2_0 PIPERX2STATUS0 <== PIPERX2STATUS0 PIPERX2STATUS0)
			(conn PCIE_2_0 PIPERX2STATUS1 <== PIPERX2STATUS1 PIPERX2STATUS1)
			(conn PCIE_2_0 PIPERX2STATUS2 <== PIPERX2STATUS2 PIPERX2STATUS2)
			(conn PCIE_2_0 PIPERX2VALID <== PIPERX2VALID PIPERX2VALID)
			(conn PCIE_2_0 PIPERX3CHANISALIGNED <== PIPERX3CHANISALIGNED PIPERX3CHANISALIGNED)
			(conn PCIE_2_0 PIPERX3CHARISK0 <== PIPERX3CHARISK0 PIPERX3CHARISK0)
			(conn PCIE_2_0 PIPERX3CHARISK1 <== PIPERX3CHARISK1 PIPERX3CHARISK1)
			(conn PCIE_2_0 PIPERX3DATA0 <== PIPERX3DATA0 PIPERX3DATA0)
			(conn PCIE_2_0 PIPERX3DATA1 <== PIPERX3DATA1 PIPERX3DATA1)
			(conn PCIE_2_0 PIPERX3DATA2 <== PIPERX3DATA2 PIPERX3DATA2)
			(conn PCIE_2_0 PIPERX3DATA3 <== PIPERX3DATA3 PIPERX3DATA3)
			(conn PCIE_2_0 PIPERX3DATA4 <== PIPERX3DATA4 PIPERX3DATA4)
			(conn PCIE_2_0 PIPERX3DATA5 <== PIPERX3DATA5 PIPERX3DATA5)
			(conn PCIE_2_0 PIPERX3DATA6 <== PIPERX3DATA6 PIPERX3DATA6)
			(conn PCIE_2_0 PIPERX3DATA7 <== PIPERX3DATA7 PIPERX3DATA7)
			(conn PCIE_2_0 PIPERX3DATA8 <== PIPERX3DATA8 PIPERX3DATA8)
			(conn PCIE_2_0 PIPERX3DATA9 <== PIPERX3DATA9 PIPERX3DATA9)
			(conn PCIE_2_0 PIPERX3DATA10 <== PIPERX3DATA10 PIPERX3DATA10)
			(conn PCIE_2_0 PIPERX3DATA11 <== PIPERX3DATA11 PIPERX3DATA11)
			(conn PCIE_2_0 PIPERX3DATA12 <== PIPERX3DATA12 PIPERX3DATA12)
			(conn PCIE_2_0 PIPERX3DATA13 <== PIPERX3DATA13 PIPERX3DATA13)
			(conn PCIE_2_0 PIPERX3DATA14 <== PIPERX3DATA14 PIPERX3DATA14)
			(conn PCIE_2_0 PIPERX3DATA15 <== PIPERX3DATA15 PIPERX3DATA15)
			(conn PCIE_2_0 PIPERX3ELECIDLE <== PIPERX3ELECIDLE PIPERX3ELECIDLE)
			(conn PCIE_2_0 PIPERX3PHYSTATUS <== PIPERX3PHYSTATUS PIPERX3PHYSTATUS)
			(conn PCIE_2_0 PIPERX3STATUS0 <== PIPERX3STATUS0 PIPERX3STATUS0)
			(conn PCIE_2_0 PIPERX3STATUS1 <== PIPERX3STATUS1 PIPERX3STATUS1)
			(conn PCIE_2_0 PIPERX3STATUS2 <== PIPERX3STATUS2 PIPERX3STATUS2)
			(conn PCIE_2_0 PIPERX3VALID <== PIPERX3VALID PIPERX3VALID)
			(conn PCIE_2_0 PIPERX4CHANISALIGNED <== PIPERX4CHANISALIGNED PIPERX4CHANISALIGNED)
			(conn PCIE_2_0 PIPERX4CHARISK0 <== PIPERX4CHARISK0 PIPERX4CHARISK0)
			(conn PCIE_2_0 PIPERX4CHARISK1 <== PIPERX4CHARISK1 PIPERX4CHARISK1)
			(conn PCIE_2_0 PIPERX4DATA0 <== PIPERX4DATA0 PIPERX4DATA0)
			(conn PCIE_2_0 PIPERX4DATA1 <== PIPERX4DATA1 PIPERX4DATA1)
			(conn PCIE_2_0 PIPERX4DATA2 <== PIPERX4DATA2 PIPERX4DATA2)
			(conn PCIE_2_0 PIPERX4DATA3 <== PIPERX4DATA3 PIPERX4DATA3)
			(conn PCIE_2_0 PIPERX4DATA4 <== PIPERX4DATA4 PIPERX4DATA4)
			(conn PCIE_2_0 PIPERX4DATA5 <== PIPERX4DATA5 PIPERX4DATA5)
			(conn PCIE_2_0 PIPERX4DATA6 <== PIPERX4DATA6 PIPERX4DATA6)
			(conn PCIE_2_0 PIPERX4DATA7 <== PIPERX4DATA7 PIPERX4DATA7)
			(conn PCIE_2_0 PIPERX4DATA8 <== PIPERX4DATA8 PIPERX4DATA8)
			(conn PCIE_2_0 PIPERX4DATA9 <== PIPERX4DATA9 PIPERX4DATA9)
			(conn PCIE_2_0 PIPERX4DATA10 <== PIPERX4DATA10 PIPERX4DATA10)
			(conn PCIE_2_0 PIPERX4DATA11 <== PIPERX4DATA11 PIPERX4DATA11)
			(conn PCIE_2_0 PIPERX4DATA12 <== PIPERX4DATA12 PIPERX4DATA12)
			(conn PCIE_2_0 PIPERX4DATA13 <== PIPERX4DATA13 PIPERX4DATA13)
			(conn PCIE_2_0 PIPERX4DATA14 <== PIPERX4DATA14 PIPERX4DATA14)
			(conn PCIE_2_0 PIPERX4DATA15 <== PIPERX4DATA15 PIPERX4DATA15)
			(conn PCIE_2_0 PIPERX4ELECIDLE <== PIPERX4ELECIDLE PIPERX4ELECIDLE)
			(conn PCIE_2_0 PIPERX4PHYSTATUS <== PIPERX4PHYSTATUS PIPERX4PHYSTATUS)
			(conn PCIE_2_0 PIPERX4STATUS0 <== PIPERX4STATUS0 PIPERX4STATUS0)
			(conn PCIE_2_0 PIPERX4STATUS1 <== PIPERX4STATUS1 PIPERX4STATUS1)
			(conn PCIE_2_0 PIPERX4STATUS2 <== PIPERX4STATUS2 PIPERX4STATUS2)
			(conn PCIE_2_0 PIPERX4VALID <== PIPERX4VALID PIPERX4VALID)
			(conn PCIE_2_0 PIPERX5CHANISALIGNED <== PIPERX5CHANISALIGNED PIPERX5CHANISALIGNED)
			(conn PCIE_2_0 PIPERX5CHARISK0 <== PIPERX5CHARISK0 PIPERX5CHARISK0)
			(conn PCIE_2_0 PIPERX5CHARISK1 <== PIPERX5CHARISK1 PIPERX5CHARISK1)
			(conn PCIE_2_0 PIPERX5DATA0 <== PIPERX5DATA0 PIPERX5DATA0)
			(conn PCIE_2_0 PIPERX5DATA1 <== PIPERX5DATA1 PIPERX5DATA1)
			(conn PCIE_2_0 PIPERX5DATA2 <== PIPERX5DATA2 PIPERX5DATA2)
			(conn PCIE_2_0 PIPERX5DATA3 <== PIPERX5DATA3 PIPERX5DATA3)
			(conn PCIE_2_0 PIPERX5DATA4 <== PIPERX5DATA4 PIPERX5DATA4)
			(conn PCIE_2_0 PIPERX5DATA5 <== PIPERX5DATA5 PIPERX5DATA5)
			(conn PCIE_2_0 PIPERX5DATA6 <== PIPERX5DATA6 PIPERX5DATA6)
			(conn PCIE_2_0 PIPERX5DATA7 <== PIPERX5DATA7 PIPERX5DATA7)
			(conn PCIE_2_0 PIPERX5DATA8 <== PIPERX5DATA8 PIPERX5DATA8)
			(conn PCIE_2_0 PIPERX5DATA9 <== PIPERX5DATA9 PIPERX5DATA9)
			(conn PCIE_2_0 PIPERX5DATA10 <== PIPERX5DATA10 PIPERX5DATA10)
			(conn PCIE_2_0 PIPERX5DATA11 <== PIPERX5DATA11 PIPERX5DATA11)
			(conn PCIE_2_0 PIPERX5DATA12 <== PIPERX5DATA12 PIPERX5DATA12)
			(conn PCIE_2_0 PIPERX5DATA13 <== PIPERX5DATA13 PIPERX5DATA13)
			(conn PCIE_2_0 PIPERX5DATA14 <== PIPERX5DATA14 PIPERX5DATA14)
			(conn PCIE_2_0 PIPERX5DATA15 <== PIPERX5DATA15 PIPERX5DATA15)
			(conn PCIE_2_0 PIPERX5ELECIDLE <== PIPERX5ELECIDLE PIPERX5ELECIDLE)
			(conn PCIE_2_0 PIPERX5PHYSTATUS <== PIPERX5PHYSTATUS PIPERX5PHYSTATUS)
			(conn PCIE_2_0 PIPERX5STATUS0 <== PIPERX5STATUS0 PIPERX5STATUS0)
			(conn PCIE_2_0 PIPERX5STATUS1 <== PIPERX5STATUS1 PIPERX5STATUS1)
			(conn PCIE_2_0 PIPERX5STATUS2 <== PIPERX5STATUS2 PIPERX5STATUS2)
			(conn PCIE_2_0 PIPERX5VALID <== PIPERX5VALID PIPERX5VALID)
			(conn PCIE_2_0 PIPERX6CHANISALIGNED <== PIPERX6CHANISALIGNED PIPERX6CHANISALIGNED)
			(conn PCIE_2_0 PIPERX6CHARISK0 <== PIPERX6CHARISK0 PIPERX6CHARISK0)
			(conn PCIE_2_0 PIPERX6CHARISK1 <== PIPERX6CHARISK1 PIPERX6CHARISK1)
			(conn PCIE_2_0 PIPERX6DATA0 <== PIPERX6DATA0 PIPERX6DATA0)
			(conn PCIE_2_0 PIPERX6DATA1 <== PIPERX6DATA1 PIPERX6DATA1)
			(conn PCIE_2_0 PIPERX6DATA2 <== PIPERX6DATA2 PIPERX6DATA2)
			(conn PCIE_2_0 PIPERX6DATA3 <== PIPERX6DATA3 PIPERX6DATA3)
			(conn PCIE_2_0 PIPERX6DATA4 <== PIPERX6DATA4 PIPERX6DATA4)
			(conn PCIE_2_0 PIPERX6DATA5 <== PIPERX6DATA5 PIPERX6DATA5)
			(conn PCIE_2_0 PIPERX6DATA6 <== PIPERX6DATA6 PIPERX6DATA6)
			(conn PCIE_2_0 PIPERX6DATA7 <== PIPERX6DATA7 PIPERX6DATA7)
			(conn PCIE_2_0 PIPERX6DATA8 <== PIPERX6DATA8 PIPERX6DATA8)
			(conn PCIE_2_0 PIPERX6DATA9 <== PIPERX6DATA9 PIPERX6DATA9)
			(conn PCIE_2_0 PIPERX6DATA10 <== PIPERX6DATA10 PIPERX6DATA10)
			(conn PCIE_2_0 PIPERX6DATA11 <== PIPERX6DATA11 PIPERX6DATA11)
			(conn PCIE_2_0 PIPERX6DATA12 <== PIPERX6DATA12 PIPERX6DATA12)
			(conn PCIE_2_0 PIPERX6DATA13 <== PIPERX6DATA13 PIPERX6DATA13)
			(conn PCIE_2_0 PIPERX6DATA14 <== PIPERX6DATA14 PIPERX6DATA14)
			(conn PCIE_2_0 PIPERX6DATA15 <== PIPERX6DATA15 PIPERX6DATA15)
			(conn PCIE_2_0 PIPERX6ELECIDLE <== PIPERX6ELECIDLE PIPERX6ELECIDLE)
			(conn PCIE_2_0 PIPERX6PHYSTATUS <== PIPERX6PHYSTATUS PIPERX6PHYSTATUS)
			(conn PCIE_2_0 PIPERX6STATUS0 <== PIPERX6STATUS0 PIPERX6STATUS0)
			(conn PCIE_2_0 PIPERX6STATUS1 <== PIPERX6STATUS1 PIPERX6STATUS1)
			(conn PCIE_2_0 PIPERX6STATUS2 <== PIPERX6STATUS2 PIPERX6STATUS2)
			(conn PCIE_2_0 PIPERX6VALID <== PIPERX6VALID PIPERX6VALID)
			(conn PCIE_2_0 PIPERX7CHANISALIGNED <== PIPERX7CHANISALIGNED PIPERX7CHANISALIGNED)
			(conn PCIE_2_0 PIPERX7CHARISK0 <== PIPERX7CHARISK0 PIPERX7CHARISK0)
			(conn PCIE_2_0 PIPERX7CHARISK1 <== PIPERX7CHARISK1 PIPERX7CHARISK1)
			(conn PCIE_2_0 PIPERX7DATA0 <== PIPERX7DATA0 PIPERX7DATA0)
			(conn PCIE_2_0 PIPERX7DATA1 <== PIPERX7DATA1 PIPERX7DATA1)
			(conn PCIE_2_0 PIPERX7DATA2 <== PIPERX7DATA2 PIPERX7DATA2)
			(conn PCIE_2_0 PIPERX7DATA3 <== PIPERX7DATA3 PIPERX7DATA3)
			(conn PCIE_2_0 PIPERX7DATA4 <== PIPERX7DATA4 PIPERX7DATA4)
			(conn PCIE_2_0 PIPERX7DATA5 <== PIPERX7DATA5 PIPERX7DATA5)
			(conn PCIE_2_0 PIPERX7DATA6 <== PIPERX7DATA6 PIPERX7DATA6)
			(conn PCIE_2_0 PIPERX7DATA7 <== PIPERX7DATA7 PIPERX7DATA7)
			(conn PCIE_2_0 PIPERX7DATA8 <== PIPERX7DATA8 PIPERX7DATA8)
			(conn PCIE_2_0 PIPERX7DATA9 <== PIPERX7DATA9 PIPERX7DATA9)
			(conn PCIE_2_0 PIPERX7DATA10 <== PIPERX7DATA10 PIPERX7DATA10)
			(conn PCIE_2_0 PIPERX7DATA11 <== PIPERX7DATA11 PIPERX7DATA11)
			(conn PCIE_2_0 PIPERX7DATA12 <== PIPERX7DATA12 PIPERX7DATA12)
			(conn PCIE_2_0 PIPERX7DATA13 <== PIPERX7DATA13 PIPERX7DATA13)
			(conn PCIE_2_0 PIPERX7DATA14 <== PIPERX7DATA14 PIPERX7DATA14)
			(conn PCIE_2_0 PIPERX7DATA15 <== PIPERX7DATA15 PIPERX7DATA15)
			(conn PCIE_2_0 PIPERX7ELECIDLE <== PIPERX7ELECIDLE PIPERX7ELECIDLE)
			(conn PCIE_2_0 PIPERX7PHYSTATUS <== PIPERX7PHYSTATUS PIPERX7PHYSTATUS)
			(conn PCIE_2_0 PIPERX7STATUS0 <== PIPERX7STATUS0 PIPERX7STATUS0)
			(conn PCIE_2_0 PIPERX7STATUS1 <== PIPERX7STATUS1 PIPERX7STATUS1)
			(conn PCIE_2_0 PIPERX7STATUS2 <== PIPERX7STATUS2 PIPERX7STATUS2)
			(conn PCIE_2_0 PIPERX7VALID <== PIPERX7VALID PIPERX7VALID)
			(conn PCIE_2_0 PLDBGMODE0 <== PLDBGMODE0 PLDBGMODE0)
			(conn PCIE_2_0 PLDBGMODE1 <== PLDBGMODE1 PLDBGMODE1)
			(conn PCIE_2_0 PLDBGMODE2 <== PLDBGMODE2 PLDBGMODE2)
			(conn PCIE_2_0 PLDIRECTEDLINKAUTON <== PLDIRECTEDLINKAUTON PLDIRECTEDLINKAUTON)
			(conn PCIE_2_0 PLDIRECTEDLINKCHANGE0 <== PLDIRECTEDLINKCHANGE0 PLDIRECTEDLINKCHANGE0)
			(conn PCIE_2_0 PLDIRECTEDLINKCHANGE1 <== PLDIRECTEDLINKCHANGE1 PLDIRECTEDLINKCHANGE1)
			(conn PCIE_2_0 PLDIRECTEDLINKSPEED <== PLDIRECTEDLINKSPEED PLDIRECTEDLINKSPEED)
			(conn PCIE_2_0 PLDIRECTEDLINKWIDTH0 <== PLDIRECTEDLINKWIDTH0 PLDIRECTEDLINKWIDTH0)
			(conn PCIE_2_0 PLDIRECTEDLINKWIDTH1 <== PLDIRECTEDLINKWIDTH1 PLDIRECTEDLINKWIDTH1)
			(conn PCIE_2_0 PLDOWNSTREAMDEEMPHSOURCE <== PLDOWNSTREAMDEEMPHSOURCE PLDOWNSTREAMDEEMPHSOURCE)
			(conn PCIE_2_0 PLRSTN <== PLRSTN PLRSTN)
			(conn PCIE_2_0 PLTRANSMITHOTRST <== PLTRANSMITHOTRST PLTRANSMITHOTRST)
			(conn PCIE_2_0 PLUPSTREAMPREFERDEEMPH <== PLUPSTREAMPREFERDEEMPH PLUPSTREAMPREFERDEEMPH)
			(conn PCIE_2_0 PL2DIRECTEDLSTATE0 <== PL2DIRECTEDLSTATE0 PL2DIRECTEDLSTATE0)
			(conn PCIE_2_0 PL2DIRECTEDLSTATE1 <== PL2DIRECTEDLSTATE1 PL2DIRECTEDLSTATE1)
			(conn PCIE_2_0 PL2DIRECTEDLSTATE2 <== PL2DIRECTEDLSTATE2 PL2DIRECTEDLSTATE2)
			(conn PCIE_2_0 PL2DIRECTEDLSTATE3 <== PL2DIRECTEDLSTATE3 PL2DIRECTEDLSTATE3)
			(conn PCIE_2_0 PL2DIRECTEDLSTATE4 <== PL2DIRECTEDLSTATE4 PL2DIRECTEDLSTATE4)
			(conn PCIE_2_0 PMVDIVIDE0 <== PMVDIVIDE0 PMVDIVIDE0)
			(conn PCIE_2_0 PMVDIVIDE1 <== PMVDIVIDE1 PMVDIVIDE1)
			(conn PCIE_2_0 PMVENABLEN <== PMVENABLEN PMVENABLEN)
			(conn PCIE_2_0 PMVSELECT0 <== PMVSELECT0 PMVSELECT0)
			(conn PCIE_2_0 PMVSELECT1 <== PMVSELECT1 PMVSELECT1)
			(conn PCIE_2_0 PMVSELECT2 <== PMVSELECT2 PMVSELECT2)
			(conn PCIE_2_0 SCANENABLEN <== SCANENABLEN SCANENABLEN)
			(conn PCIE_2_0 SCANIN0 <== SCANIN0 SCANIN0)
			(conn PCIE_2_0 SCANIN1 <== SCANIN1 SCANIN1)
			(conn PCIE_2_0 SCANIN2 <== SCANIN2 SCANIN2)
			(conn PCIE_2_0 SCANIN3 <== SCANIN3 SCANIN3)
			(conn PCIE_2_0 SCANIN4 <== SCANIN4 SCANIN4)
			(conn PCIE_2_0 SCANIN5 <== SCANIN5 SCANIN5)
			(conn PCIE_2_0 SCANIN6 <== SCANIN6 SCANIN6)
			(conn PCIE_2_0 SCANIN7 <== SCANIN7 SCANIN7)
			(conn PCIE_2_0 SCANMODEN <== SCANMODEN SCANMODEN)
			(conn PCIE_2_0 SYSRSTN <== SYSRSTN SYSRSTN)
			(conn PCIE_2_0 TLRSTN <== TLRSTN TLRSTN)
			(conn PCIE_2_0 TL2ASPMSUSPENDCREDITCHECKN <== TL2ASPMSUSPENDCREDITCHECKN TL2ASPMSUSPENDCREDITCHECKN)
			(conn PCIE_2_0 TL2PPMSUSPENDREQN <== TL2PPMSUSPENDREQN TL2PPMSUSPENDREQN)
			(conn PCIE_2_0 TRNFCSEL0 <== TRNFCSEL0 TRNFCSEL0)
			(conn PCIE_2_0 TRNFCSEL1 <== TRNFCSEL1 TRNFCSEL1)
			(conn PCIE_2_0 TRNFCSEL2 <== TRNFCSEL2 TRNFCSEL2)
			(conn PCIE_2_0 TRNRDSTRDYN <== TRNRDSTRDYN TRNRDSTRDYN)
			(conn PCIE_2_0 TRNRNPOKN <== TRNRNPOKN TRNRNPOKN)
			(conn PCIE_2_0 TRNTCFGGNTN <== TRNTCFGGNTN TRNTCFGGNTN)
			(conn PCIE_2_0 TRNTDLLPDATA0 <== TRNTDLLPDATA0 TRNTDLLPDATA0)
			(conn PCIE_2_0 TRNTDLLPDATA1 <== TRNTDLLPDATA1 TRNTDLLPDATA1)
			(conn PCIE_2_0 TRNTDLLPDATA2 <== TRNTDLLPDATA2 TRNTDLLPDATA2)
			(conn PCIE_2_0 TRNTDLLPDATA3 <== TRNTDLLPDATA3 TRNTDLLPDATA3)
			(conn PCIE_2_0 TRNTDLLPDATA4 <== TRNTDLLPDATA4 TRNTDLLPDATA4)
			(conn PCIE_2_0 TRNTDLLPDATA5 <== TRNTDLLPDATA5 TRNTDLLPDATA5)
			(conn PCIE_2_0 TRNTDLLPDATA6 <== TRNTDLLPDATA6 TRNTDLLPDATA6)
			(conn PCIE_2_0 TRNTDLLPDATA7 <== TRNTDLLPDATA7 TRNTDLLPDATA7)
			(conn PCIE_2_0 TRNTDLLPDATA8 <== TRNTDLLPDATA8 TRNTDLLPDATA8)
			(conn PCIE_2_0 TRNTDLLPDATA9 <== TRNTDLLPDATA9 TRNTDLLPDATA9)
			(conn PCIE_2_0 TRNTDLLPDATA10 <== TRNTDLLPDATA10 TRNTDLLPDATA10)
			(conn PCIE_2_0 TRNTDLLPDATA11 <== TRNTDLLPDATA11 TRNTDLLPDATA11)
			(conn PCIE_2_0 TRNTDLLPDATA12 <== TRNTDLLPDATA12 TRNTDLLPDATA12)
			(conn PCIE_2_0 TRNTDLLPDATA13 <== TRNTDLLPDATA13 TRNTDLLPDATA13)
			(conn PCIE_2_0 TRNTDLLPDATA14 <== TRNTDLLPDATA14 TRNTDLLPDATA14)
			(conn PCIE_2_0 TRNTDLLPDATA15 <== TRNTDLLPDATA15 TRNTDLLPDATA15)
			(conn PCIE_2_0 TRNTDLLPDATA16 <== TRNTDLLPDATA16 TRNTDLLPDATA16)
			(conn PCIE_2_0 TRNTDLLPDATA17 <== TRNTDLLPDATA17 TRNTDLLPDATA17)
			(conn PCIE_2_0 TRNTDLLPDATA18 <== TRNTDLLPDATA18 TRNTDLLPDATA18)
			(conn PCIE_2_0 TRNTDLLPDATA19 <== TRNTDLLPDATA19 TRNTDLLPDATA19)
			(conn PCIE_2_0 TRNTDLLPDATA20 <== TRNTDLLPDATA20 TRNTDLLPDATA20)
			(conn PCIE_2_0 TRNTDLLPDATA21 <== TRNTDLLPDATA21 TRNTDLLPDATA21)
			(conn PCIE_2_0 TRNTDLLPDATA22 <== TRNTDLLPDATA22 TRNTDLLPDATA22)
			(conn PCIE_2_0 TRNTDLLPDATA23 <== TRNTDLLPDATA23 TRNTDLLPDATA23)
			(conn PCIE_2_0 TRNTDLLPDATA24 <== TRNTDLLPDATA24 TRNTDLLPDATA24)
			(conn PCIE_2_0 TRNTDLLPDATA25 <== TRNTDLLPDATA25 TRNTDLLPDATA25)
			(conn PCIE_2_0 TRNTDLLPDATA26 <== TRNTDLLPDATA26 TRNTDLLPDATA26)
			(conn PCIE_2_0 TRNTDLLPDATA27 <== TRNTDLLPDATA27 TRNTDLLPDATA27)
			(conn PCIE_2_0 TRNTDLLPDATA28 <== TRNTDLLPDATA28 TRNTDLLPDATA28)
			(conn PCIE_2_0 TRNTDLLPDATA29 <== TRNTDLLPDATA29 TRNTDLLPDATA29)
			(conn PCIE_2_0 TRNTDLLPDATA30 <== TRNTDLLPDATA30 TRNTDLLPDATA30)
			(conn PCIE_2_0 TRNTDLLPDATA31 <== TRNTDLLPDATA31 TRNTDLLPDATA31)
			(conn PCIE_2_0 TRNTDLLPSRCRDYN <== TRNTDLLPSRCRDYN TRNTDLLPSRCRDYN)
			(conn PCIE_2_0 TRNTD0 <== TRNTD0 TRNTD0)
			(conn PCIE_2_0 TRNTD1 <== TRNTD1 TRNTD1)
			(conn PCIE_2_0 TRNTD2 <== TRNTD2 TRNTD2)
			(conn PCIE_2_0 TRNTD3 <== TRNTD3 TRNTD3)
			(conn PCIE_2_0 TRNTD4 <== TRNTD4 TRNTD4)
			(conn PCIE_2_0 TRNTD5 <== TRNTD5 TRNTD5)
			(conn PCIE_2_0 TRNTD6 <== TRNTD6 TRNTD6)
			(conn PCIE_2_0 TRNTD7 <== TRNTD7 TRNTD7)
			(conn PCIE_2_0 TRNTD8 <== TRNTD8 TRNTD8)
			(conn PCIE_2_0 TRNTD9 <== TRNTD9 TRNTD9)
			(conn PCIE_2_0 TRNTD10 <== TRNTD10 TRNTD10)
			(conn PCIE_2_0 TRNTD11 <== TRNTD11 TRNTD11)
			(conn PCIE_2_0 TRNTD12 <== TRNTD12 TRNTD12)
			(conn PCIE_2_0 TRNTD13 <== TRNTD13 TRNTD13)
			(conn PCIE_2_0 TRNTD14 <== TRNTD14 TRNTD14)
			(conn PCIE_2_0 TRNTD15 <== TRNTD15 TRNTD15)
			(conn PCIE_2_0 TRNTD16 <== TRNTD16 TRNTD16)
			(conn PCIE_2_0 TRNTD17 <== TRNTD17 TRNTD17)
			(conn PCIE_2_0 TRNTD18 <== TRNTD18 TRNTD18)
			(conn PCIE_2_0 TRNTD19 <== TRNTD19 TRNTD19)
			(conn PCIE_2_0 TRNTD20 <== TRNTD20 TRNTD20)
			(conn PCIE_2_0 TRNTD21 <== TRNTD21 TRNTD21)
			(conn PCIE_2_0 TRNTD22 <== TRNTD22 TRNTD22)
			(conn PCIE_2_0 TRNTD23 <== TRNTD23 TRNTD23)
			(conn PCIE_2_0 TRNTD24 <== TRNTD24 TRNTD24)
			(conn PCIE_2_0 TRNTD25 <== TRNTD25 TRNTD25)
			(conn PCIE_2_0 TRNTD26 <== TRNTD26 TRNTD26)
			(conn PCIE_2_0 TRNTD27 <== TRNTD27 TRNTD27)
			(conn PCIE_2_0 TRNTD28 <== TRNTD28 TRNTD28)
			(conn PCIE_2_0 TRNTD29 <== TRNTD29 TRNTD29)
			(conn PCIE_2_0 TRNTD30 <== TRNTD30 TRNTD30)
			(conn PCIE_2_0 TRNTD31 <== TRNTD31 TRNTD31)
			(conn PCIE_2_0 TRNTD32 <== TRNTD32 TRNTD32)
			(conn PCIE_2_0 TRNTD33 <== TRNTD33 TRNTD33)
			(conn PCIE_2_0 TRNTD34 <== TRNTD34 TRNTD34)
			(conn PCIE_2_0 TRNTD35 <== TRNTD35 TRNTD35)
			(conn PCIE_2_0 TRNTD36 <== TRNTD36 TRNTD36)
			(conn PCIE_2_0 TRNTD37 <== TRNTD37 TRNTD37)
			(conn PCIE_2_0 TRNTD38 <== TRNTD38 TRNTD38)
			(conn PCIE_2_0 TRNTD39 <== TRNTD39 TRNTD39)
			(conn PCIE_2_0 TRNTD40 <== TRNTD40 TRNTD40)
			(conn PCIE_2_0 TRNTD41 <== TRNTD41 TRNTD41)
			(conn PCIE_2_0 TRNTD42 <== TRNTD42 TRNTD42)
			(conn PCIE_2_0 TRNTD43 <== TRNTD43 TRNTD43)
			(conn PCIE_2_0 TRNTD44 <== TRNTD44 TRNTD44)
			(conn PCIE_2_0 TRNTD45 <== TRNTD45 TRNTD45)
			(conn PCIE_2_0 TRNTD46 <== TRNTD46 TRNTD46)
			(conn PCIE_2_0 TRNTD47 <== TRNTD47 TRNTD47)
			(conn PCIE_2_0 TRNTD48 <== TRNTD48 TRNTD48)
			(conn PCIE_2_0 TRNTD49 <== TRNTD49 TRNTD49)
			(conn PCIE_2_0 TRNTD50 <== TRNTD50 TRNTD50)
			(conn PCIE_2_0 TRNTD51 <== TRNTD51 TRNTD51)
			(conn PCIE_2_0 TRNTD52 <== TRNTD52 TRNTD52)
			(conn PCIE_2_0 TRNTD53 <== TRNTD53 TRNTD53)
			(conn PCIE_2_0 TRNTD54 <== TRNTD54 TRNTD54)
			(conn PCIE_2_0 TRNTD55 <== TRNTD55 TRNTD55)
			(conn PCIE_2_0 TRNTD56 <== TRNTD56 TRNTD56)
			(conn PCIE_2_0 TRNTD57 <== TRNTD57 TRNTD57)
			(conn PCIE_2_0 TRNTD58 <== TRNTD58 TRNTD58)
			(conn PCIE_2_0 TRNTD59 <== TRNTD59 TRNTD59)
			(conn PCIE_2_0 TRNTD60 <== TRNTD60 TRNTD60)
			(conn PCIE_2_0 TRNTD61 <== TRNTD61 TRNTD61)
			(conn PCIE_2_0 TRNTD62 <== TRNTD62 TRNTD62)
			(conn PCIE_2_0 TRNTD63 <== TRNTD63 TRNTD63)
			(conn PCIE_2_0 TRNTECRCGENN <== TRNTECRCGENN TRNTECRCGENN)
			(conn PCIE_2_0 TRNTEOFN <== TRNTEOFN TRNTEOFN)
			(conn PCIE_2_0 TRNTERRFWDN <== TRNTERRFWDN TRNTERRFWDN)
			(conn PCIE_2_0 TRNTREMN <== TRNTREMN TRNTREMN)
			(conn PCIE_2_0 TRNTSOFN <== TRNTSOFN TRNTSOFN)
			(conn PCIE_2_0 TRNTSRCDSCN <== TRNTSRCDSCN TRNTSRCDSCN)
			(conn PCIE_2_0 TRNTSRCRDYN <== TRNTSRCRDYN TRNTSRCRDYN)
			(conn PCIE_2_0 TRNTSTRN <== TRNTSTRN TRNTSTRN)
			(conn PCIE_2_0 USERCLK <== USERCLK USERCLK)
			(conn PCIE_2_0 USERCLKPREBUF <== USERCLKPREBUF USERCLKPREBUF)
		)
		(element XILUNCONNOUT3 1
			(pin XILUNCONNOUT3 input)
			(conn XILUNCONNOUT3 XILUNCONNOUT3 <== PCIE_2_0 XILUNCONNOUT3)
		)
		(element XILUNCONNOUT2 1
			(pin XILUNCONNOUT2 input)
			(conn XILUNCONNOUT2 XILUNCONNOUT2 <== PCIE_2_0 XILUNCONNOUT2)
		)
		(element XILUNCONNOUT1 1
			(pin XILUNCONNOUT1 input)
			(conn XILUNCONNOUT1 XILUNCONNOUT1 <== PCIE_2_0 XILUNCONNOUT1)
		)
		(element XILUNCONNOUT0 1
			(pin XILUNCONNOUT0 input)
			(conn XILUNCONNOUT0 XILUNCONNOUT0 <== PCIE_2_0 XILUNCONNOUT0)
		)
		(element USERRSTN 1
			(pin USERRSTN input)
			(conn USERRSTN USERRSTN <== PCIE_2_0 USERRSTN)
		)
		(element USERCLKPREBUF 1
			(pin USERCLKPREBUF output)
			(conn USERCLKPREBUF USERCLKPREBUF ==> PCIE_2_0 USERCLKPREBUF)
		)
		(element USERCLK 1
			(pin USERCLK output)
			(conn USERCLK USERCLK ==> PCIE_2_0 USERCLK)
		)
		(element TRNTSTRN 1
			(pin TRNTSTRN output)
			(conn TRNTSTRN TRNTSTRN ==> PCIE_2_0 TRNTSTRN)
		)
		(element TRNTSRCRDYN 1
			(pin TRNTSRCRDYN output)
			(conn TRNTSRCRDYN TRNTSRCRDYN ==> PCIE_2_0 TRNTSRCRDYN)
		)
		(element TRNTSRCDSCN 1
			(pin TRNTSRCDSCN output)
			(conn TRNTSRCDSCN TRNTSRCDSCN ==> PCIE_2_0 TRNTSRCDSCN)
		)
		(element TRNTSOFN 1
			(pin TRNTSOFN output)
			(conn TRNTSOFN TRNTSOFN ==> PCIE_2_0 TRNTSOFN)
		)
		(element TRNTREMN 1
			(pin TRNTREMN output)
			(conn TRNTREMN TRNTREMN ==> PCIE_2_0 TRNTREMN)
		)
		(element TRNTERRFWDN 1
			(pin TRNTERRFWDN output)
			(conn TRNTERRFWDN TRNTERRFWDN ==> PCIE_2_0 TRNTERRFWDN)
		)
		(element TRNTERRDROPN 1
			(pin TRNTERRDROPN input)
			(conn TRNTERRDROPN TRNTERRDROPN <== PCIE_2_0 TRNTERRDROPN)
		)
		(element TRNTEOFN 1
			(pin TRNTEOFN output)
			(conn TRNTEOFN TRNTEOFN ==> PCIE_2_0 TRNTEOFN)
		)
		(element TRNTECRCGENN 1
			(pin TRNTECRCGENN output)
			(conn TRNTECRCGENN TRNTECRCGENN ==> PCIE_2_0 TRNTECRCGENN)
		)
		(element TRNTD63 1
			(pin TRNTD63 output)
			(conn TRNTD63 TRNTD63 ==> PCIE_2_0 TRNTD63)
		)
		(element TRNTD62 1
			(pin TRNTD62 output)
			(conn TRNTD62 TRNTD62 ==> PCIE_2_0 TRNTD62)
		)
		(element TRNTD61 1
			(pin TRNTD61 output)
			(conn TRNTD61 TRNTD61 ==> PCIE_2_0 TRNTD61)
		)
		(element TRNTD60 1
			(pin TRNTD60 output)
			(conn TRNTD60 TRNTD60 ==> PCIE_2_0 TRNTD60)
		)
		(element TRNTD59 1
			(pin TRNTD59 output)
			(conn TRNTD59 TRNTD59 ==> PCIE_2_0 TRNTD59)
		)
		(element TRNTD58 1
			(pin TRNTD58 output)
			(conn TRNTD58 TRNTD58 ==> PCIE_2_0 TRNTD58)
		)
		(element TRNTD57 1
			(pin TRNTD57 output)
			(conn TRNTD57 TRNTD57 ==> PCIE_2_0 TRNTD57)
		)
		(element TRNTD56 1
			(pin TRNTD56 output)
			(conn TRNTD56 TRNTD56 ==> PCIE_2_0 TRNTD56)
		)
		(element TRNTD55 1
			(pin TRNTD55 output)
			(conn TRNTD55 TRNTD55 ==> PCIE_2_0 TRNTD55)
		)
		(element TRNTD54 1
			(pin TRNTD54 output)
			(conn TRNTD54 TRNTD54 ==> PCIE_2_0 TRNTD54)
		)
		(element TRNTD53 1
			(pin TRNTD53 output)
			(conn TRNTD53 TRNTD53 ==> PCIE_2_0 TRNTD53)
		)
		(element TRNTD52 1
			(pin TRNTD52 output)
			(conn TRNTD52 TRNTD52 ==> PCIE_2_0 TRNTD52)
		)
		(element TRNTD51 1
			(pin TRNTD51 output)
			(conn TRNTD51 TRNTD51 ==> PCIE_2_0 TRNTD51)
		)
		(element TRNTD50 1
			(pin TRNTD50 output)
			(conn TRNTD50 TRNTD50 ==> PCIE_2_0 TRNTD50)
		)
		(element TRNTD49 1
			(pin TRNTD49 output)
			(conn TRNTD49 TRNTD49 ==> PCIE_2_0 TRNTD49)
		)
		(element TRNTD48 1
			(pin TRNTD48 output)
			(conn TRNTD48 TRNTD48 ==> PCIE_2_0 TRNTD48)
		)
		(element TRNTD47 1
			(pin TRNTD47 output)
			(conn TRNTD47 TRNTD47 ==> PCIE_2_0 TRNTD47)
		)
		(element TRNTD46 1
			(pin TRNTD46 output)
			(conn TRNTD46 TRNTD46 ==> PCIE_2_0 TRNTD46)
		)
		(element TRNTD45 1
			(pin TRNTD45 output)
			(conn TRNTD45 TRNTD45 ==> PCIE_2_0 TRNTD45)
		)
		(element TRNTD44 1
			(pin TRNTD44 output)
			(conn TRNTD44 TRNTD44 ==> PCIE_2_0 TRNTD44)
		)
		(element TRNTD43 1
			(pin TRNTD43 output)
			(conn TRNTD43 TRNTD43 ==> PCIE_2_0 TRNTD43)
		)
		(element TRNTD42 1
			(pin TRNTD42 output)
			(conn TRNTD42 TRNTD42 ==> PCIE_2_0 TRNTD42)
		)
		(element TRNTD41 1
			(pin TRNTD41 output)
			(conn TRNTD41 TRNTD41 ==> PCIE_2_0 TRNTD41)
		)
		(element TRNTD40 1
			(pin TRNTD40 output)
			(conn TRNTD40 TRNTD40 ==> PCIE_2_0 TRNTD40)
		)
		(element TRNTD39 1
			(pin TRNTD39 output)
			(conn TRNTD39 TRNTD39 ==> PCIE_2_0 TRNTD39)
		)
		(element TRNTD38 1
			(pin TRNTD38 output)
			(conn TRNTD38 TRNTD38 ==> PCIE_2_0 TRNTD38)
		)
		(element TRNTD37 1
			(pin TRNTD37 output)
			(conn TRNTD37 TRNTD37 ==> PCIE_2_0 TRNTD37)
		)
		(element TRNTD36 1
			(pin TRNTD36 output)
			(conn TRNTD36 TRNTD36 ==> PCIE_2_0 TRNTD36)
		)
		(element TRNTD35 1
			(pin TRNTD35 output)
			(conn TRNTD35 TRNTD35 ==> PCIE_2_0 TRNTD35)
		)
		(element TRNTD34 1
			(pin TRNTD34 output)
			(conn TRNTD34 TRNTD34 ==> PCIE_2_0 TRNTD34)
		)
		(element TRNTD33 1
			(pin TRNTD33 output)
			(conn TRNTD33 TRNTD33 ==> PCIE_2_0 TRNTD33)
		)
		(element TRNTD32 1
			(pin TRNTD32 output)
			(conn TRNTD32 TRNTD32 ==> PCIE_2_0 TRNTD32)
		)
		(element TRNTD31 1
			(pin TRNTD31 output)
			(conn TRNTD31 TRNTD31 ==> PCIE_2_0 TRNTD31)
		)
		(element TRNTD30 1
			(pin TRNTD30 output)
			(conn TRNTD30 TRNTD30 ==> PCIE_2_0 TRNTD30)
		)
		(element TRNTD29 1
			(pin TRNTD29 output)
			(conn TRNTD29 TRNTD29 ==> PCIE_2_0 TRNTD29)
		)
		(element TRNTD28 1
			(pin TRNTD28 output)
			(conn TRNTD28 TRNTD28 ==> PCIE_2_0 TRNTD28)
		)
		(element TRNTD27 1
			(pin TRNTD27 output)
			(conn TRNTD27 TRNTD27 ==> PCIE_2_0 TRNTD27)
		)
		(element TRNTD26 1
			(pin TRNTD26 output)
			(conn TRNTD26 TRNTD26 ==> PCIE_2_0 TRNTD26)
		)
		(element TRNTD25 1
			(pin TRNTD25 output)
			(conn TRNTD25 TRNTD25 ==> PCIE_2_0 TRNTD25)
		)
		(element TRNTD24 1
			(pin TRNTD24 output)
			(conn TRNTD24 TRNTD24 ==> PCIE_2_0 TRNTD24)
		)
		(element TRNTD23 1
			(pin TRNTD23 output)
			(conn TRNTD23 TRNTD23 ==> PCIE_2_0 TRNTD23)
		)
		(element TRNTD22 1
			(pin TRNTD22 output)
			(conn TRNTD22 TRNTD22 ==> PCIE_2_0 TRNTD22)
		)
		(element TRNTD21 1
			(pin TRNTD21 output)
			(conn TRNTD21 TRNTD21 ==> PCIE_2_0 TRNTD21)
		)
		(element TRNTD20 1
			(pin TRNTD20 output)
			(conn TRNTD20 TRNTD20 ==> PCIE_2_0 TRNTD20)
		)
		(element TRNTD19 1
			(pin TRNTD19 output)
			(conn TRNTD19 TRNTD19 ==> PCIE_2_0 TRNTD19)
		)
		(element TRNTD18 1
			(pin TRNTD18 output)
			(conn TRNTD18 TRNTD18 ==> PCIE_2_0 TRNTD18)
		)
		(element TRNTD17 1
			(pin TRNTD17 output)
			(conn TRNTD17 TRNTD17 ==> PCIE_2_0 TRNTD17)
		)
		(element TRNTD16 1
			(pin TRNTD16 output)
			(conn TRNTD16 TRNTD16 ==> PCIE_2_0 TRNTD16)
		)
		(element TRNTD15 1
			(pin TRNTD15 output)
			(conn TRNTD15 TRNTD15 ==> PCIE_2_0 TRNTD15)
		)
		(element TRNTD14 1
			(pin TRNTD14 output)
			(conn TRNTD14 TRNTD14 ==> PCIE_2_0 TRNTD14)
		)
		(element TRNTD13 1
			(pin TRNTD13 output)
			(conn TRNTD13 TRNTD13 ==> PCIE_2_0 TRNTD13)
		)
		(element TRNTD12 1
			(pin TRNTD12 output)
			(conn TRNTD12 TRNTD12 ==> PCIE_2_0 TRNTD12)
		)
		(element TRNTD11 1
			(pin TRNTD11 output)
			(conn TRNTD11 TRNTD11 ==> PCIE_2_0 TRNTD11)
		)
		(element TRNTD10 1
			(pin TRNTD10 output)
			(conn TRNTD10 TRNTD10 ==> PCIE_2_0 TRNTD10)
		)
		(element TRNTD9 1
			(pin TRNTD9 output)
			(conn TRNTD9 TRNTD9 ==> PCIE_2_0 TRNTD9)
		)
		(element TRNTD8 1
			(pin TRNTD8 output)
			(conn TRNTD8 TRNTD8 ==> PCIE_2_0 TRNTD8)
		)
		(element TRNTD7 1
			(pin TRNTD7 output)
			(conn TRNTD7 TRNTD7 ==> PCIE_2_0 TRNTD7)
		)
		(element TRNTD6 1
			(pin TRNTD6 output)
			(conn TRNTD6 TRNTD6 ==> PCIE_2_0 TRNTD6)
		)
		(element TRNTD5 1
			(pin TRNTD5 output)
			(conn TRNTD5 TRNTD5 ==> PCIE_2_0 TRNTD5)
		)
		(element TRNTD4 1
			(pin TRNTD4 output)
			(conn TRNTD4 TRNTD4 ==> PCIE_2_0 TRNTD4)
		)
		(element TRNTD3 1
			(pin TRNTD3 output)
			(conn TRNTD3 TRNTD3 ==> PCIE_2_0 TRNTD3)
		)
		(element TRNTD2 1
			(pin TRNTD2 output)
			(conn TRNTD2 TRNTD2 ==> PCIE_2_0 TRNTD2)
		)
		(element TRNTD1 1
			(pin TRNTD1 output)
			(conn TRNTD1 TRNTD1 ==> PCIE_2_0 TRNTD1)
		)
		(element TRNTD0 1
			(pin TRNTD0 output)
			(conn TRNTD0 TRNTD0 ==> PCIE_2_0 TRNTD0)
		)
		(element TRNTDSTRDYN 1
			(pin TRNTDSTRDYN input)
			(conn TRNTDSTRDYN TRNTDSTRDYN <== PCIE_2_0 TRNTDSTRDYN)
		)
		(element TRNTDLLPSRCRDYN 1
			(pin TRNTDLLPSRCRDYN output)
			(conn TRNTDLLPSRCRDYN TRNTDLLPSRCRDYN ==> PCIE_2_0 TRNTDLLPSRCRDYN)
		)
		(element TRNTDLLPDSTRDYN 1
			(pin TRNTDLLPDSTRDYN input)
			(conn TRNTDLLPDSTRDYN TRNTDLLPDSTRDYN <== PCIE_2_0 TRNTDLLPDSTRDYN)
		)
		(element TRNTDLLPDATA31 1
			(pin TRNTDLLPDATA31 output)
			(conn TRNTDLLPDATA31 TRNTDLLPDATA31 ==> PCIE_2_0 TRNTDLLPDATA31)
		)
		(element TRNTDLLPDATA30 1
			(pin TRNTDLLPDATA30 output)
			(conn TRNTDLLPDATA30 TRNTDLLPDATA30 ==> PCIE_2_0 TRNTDLLPDATA30)
		)
		(element TRNTDLLPDATA29 1
			(pin TRNTDLLPDATA29 output)
			(conn TRNTDLLPDATA29 TRNTDLLPDATA29 ==> PCIE_2_0 TRNTDLLPDATA29)
		)
		(element TRNTDLLPDATA28 1
			(pin TRNTDLLPDATA28 output)
			(conn TRNTDLLPDATA28 TRNTDLLPDATA28 ==> PCIE_2_0 TRNTDLLPDATA28)
		)
		(element TRNTDLLPDATA27 1
			(pin TRNTDLLPDATA27 output)
			(conn TRNTDLLPDATA27 TRNTDLLPDATA27 ==> PCIE_2_0 TRNTDLLPDATA27)
		)
		(element TRNTDLLPDATA26 1
			(pin TRNTDLLPDATA26 output)
			(conn TRNTDLLPDATA26 TRNTDLLPDATA26 ==> PCIE_2_0 TRNTDLLPDATA26)
		)
		(element TRNTDLLPDATA25 1
			(pin TRNTDLLPDATA25 output)
			(conn TRNTDLLPDATA25 TRNTDLLPDATA25 ==> PCIE_2_0 TRNTDLLPDATA25)
		)
		(element TRNTDLLPDATA24 1
			(pin TRNTDLLPDATA24 output)
			(conn TRNTDLLPDATA24 TRNTDLLPDATA24 ==> PCIE_2_0 TRNTDLLPDATA24)
		)
		(element TRNTDLLPDATA23 1
			(pin TRNTDLLPDATA23 output)
			(conn TRNTDLLPDATA23 TRNTDLLPDATA23 ==> PCIE_2_0 TRNTDLLPDATA23)
		)
		(element TRNTDLLPDATA22 1
			(pin TRNTDLLPDATA22 output)
			(conn TRNTDLLPDATA22 TRNTDLLPDATA22 ==> PCIE_2_0 TRNTDLLPDATA22)
		)
		(element TRNTDLLPDATA21 1
			(pin TRNTDLLPDATA21 output)
			(conn TRNTDLLPDATA21 TRNTDLLPDATA21 ==> PCIE_2_0 TRNTDLLPDATA21)
		)
		(element TRNTDLLPDATA20 1
			(pin TRNTDLLPDATA20 output)
			(conn TRNTDLLPDATA20 TRNTDLLPDATA20 ==> PCIE_2_0 TRNTDLLPDATA20)
		)
		(element TRNTDLLPDATA19 1
			(pin TRNTDLLPDATA19 output)
			(conn TRNTDLLPDATA19 TRNTDLLPDATA19 ==> PCIE_2_0 TRNTDLLPDATA19)
		)
		(element TRNTDLLPDATA18 1
			(pin TRNTDLLPDATA18 output)
			(conn TRNTDLLPDATA18 TRNTDLLPDATA18 ==> PCIE_2_0 TRNTDLLPDATA18)
		)
		(element TRNTDLLPDATA17 1
			(pin TRNTDLLPDATA17 output)
			(conn TRNTDLLPDATA17 TRNTDLLPDATA17 ==> PCIE_2_0 TRNTDLLPDATA17)
		)
		(element TRNTDLLPDATA16 1
			(pin TRNTDLLPDATA16 output)
			(conn TRNTDLLPDATA16 TRNTDLLPDATA16 ==> PCIE_2_0 TRNTDLLPDATA16)
		)
		(element TRNTDLLPDATA15 1
			(pin TRNTDLLPDATA15 output)
			(conn TRNTDLLPDATA15 TRNTDLLPDATA15 ==> PCIE_2_0 TRNTDLLPDATA15)
		)
		(element TRNTDLLPDATA14 1
			(pin TRNTDLLPDATA14 output)
			(conn TRNTDLLPDATA14 TRNTDLLPDATA14 ==> PCIE_2_0 TRNTDLLPDATA14)
		)
		(element TRNTDLLPDATA13 1
			(pin TRNTDLLPDATA13 output)
			(conn TRNTDLLPDATA13 TRNTDLLPDATA13 ==> PCIE_2_0 TRNTDLLPDATA13)
		)
		(element TRNTDLLPDATA12 1
			(pin TRNTDLLPDATA12 output)
			(conn TRNTDLLPDATA12 TRNTDLLPDATA12 ==> PCIE_2_0 TRNTDLLPDATA12)
		)
		(element TRNTDLLPDATA11 1
			(pin TRNTDLLPDATA11 output)
			(conn TRNTDLLPDATA11 TRNTDLLPDATA11 ==> PCIE_2_0 TRNTDLLPDATA11)
		)
		(element TRNTDLLPDATA10 1
			(pin TRNTDLLPDATA10 output)
			(conn TRNTDLLPDATA10 TRNTDLLPDATA10 ==> PCIE_2_0 TRNTDLLPDATA10)
		)
		(element TRNTDLLPDATA9 1
			(pin TRNTDLLPDATA9 output)
			(conn TRNTDLLPDATA9 TRNTDLLPDATA9 ==> PCIE_2_0 TRNTDLLPDATA9)
		)
		(element TRNTDLLPDATA8 1
			(pin TRNTDLLPDATA8 output)
			(conn TRNTDLLPDATA8 TRNTDLLPDATA8 ==> PCIE_2_0 TRNTDLLPDATA8)
		)
		(element TRNTDLLPDATA7 1
			(pin TRNTDLLPDATA7 output)
			(conn TRNTDLLPDATA7 TRNTDLLPDATA7 ==> PCIE_2_0 TRNTDLLPDATA7)
		)
		(element TRNTDLLPDATA6 1
			(pin TRNTDLLPDATA6 output)
			(conn TRNTDLLPDATA6 TRNTDLLPDATA6 ==> PCIE_2_0 TRNTDLLPDATA6)
		)
		(element TRNTDLLPDATA5 1
			(pin TRNTDLLPDATA5 output)
			(conn TRNTDLLPDATA5 TRNTDLLPDATA5 ==> PCIE_2_0 TRNTDLLPDATA5)
		)
		(element TRNTDLLPDATA4 1
			(pin TRNTDLLPDATA4 output)
			(conn TRNTDLLPDATA4 TRNTDLLPDATA4 ==> PCIE_2_0 TRNTDLLPDATA4)
		)
		(element TRNTDLLPDATA3 1
			(pin TRNTDLLPDATA3 output)
			(conn TRNTDLLPDATA3 TRNTDLLPDATA3 ==> PCIE_2_0 TRNTDLLPDATA3)
		)
		(element TRNTDLLPDATA2 1
			(pin TRNTDLLPDATA2 output)
			(conn TRNTDLLPDATA2 TRNTDLLPDATA2 ==> PCIE_2_0 TRNTDLLPDATA2)
		)
		(element TRNTDLLPDATA1 1
			(pin TRNTDLLPDATA1 output)
			(conn TRNTDLLPDATA1 TRNTDLLPDATA1 ==> PCIE_2_0 TRNTDLLPDATA1)
		)
		(element TRNTDLLPDATA0 1
			(pin TRNTDLLPDATA0 output)
			(conn TRNTDLLPDATA0 TRNTDLLPDATA0 ==> PCIE_2_0 TRNTDLLPDATA0)
		)
		(element TRNTCFGREQN 1
			(pin TRNTCFGREQN input)
			(conn TRNTCFGREQN TRNTCFGREQN <== PCIE_2_0 TRNTCFGREQN)
		)
		(element TRNTCFGGNTN 1
			(pin TRNTCFGGNTN output)
			(conn TRNTCFGGNTN TRNTCFGGNTN ==> PCIE_2_0 TRNTCFGGNTN)
		)
		(element TRNTBUFAV5 1
			(pin TRNTBUFAV5 input)
			(conn TRNTBUFAV5 TRNTBUFAV5 <== PCIE_2_0 TRNTBUFAV5)
		)
		(element TRNTBUFAV4 1
			(pin TRNTBUFAV4 input)
			(conn TRNTBUFAV4 TRNTBUFAV4 <== PCIE_2_0 TRNTBUFAV4)
		)
		(element TRNTBUFAV3 1
			(pin TRNTBUFAV3 input)
			(conn TRNTBUFAV3 TRNTBUFAV3 <== PCIE_2_0 TRNTBUFAV3)
		)
		(element TRNTBUFAV2 1
			(pin TRNTBUFAV2 input)
			(conn TRNTBUFAV2 TRNTBUFAV2 <== PCIE_2_0 TRNTBUFAV2)
		)
		(element TRNTBUFAV1 1
			(pin TRNTBUFAV1 input)
			(conn TRNTBUFAV1 TRNTBUFAV1 <== PCIE_2_0 TRNTBUFAV1)
		)
		(element TRNTBUFAV0 1
			(pin TRNTBUFAV0 input)
			(conn TRNTBUFAV0 TRNTBUFAV0 <== PCIE_2_0 TRNTBUFAV0)
		)
		(element TRNRSRCRDYN 1
			(pin TRNRSRCRDYN input)
			(conn TRNRSRCRDYN TRNRSRCRDYN <== PCIE_2_0 TRNRSRCRDYN)
		)
		(element TRNRSRCDSCN 1
			(pin TRNRSRCDSCN input)
			(conn TRNRSRCDSCN TRNRSRCDSCN <== PCIE_2_0 TRNRSRCDSCN)
		)
		(element TRNRSOFN 1
			(pin TRNRSOFN input)
			(conn TRNRSOFN TRNRSOFN <== PCIE_2_0 TRNRSOFN)
		)
		(element TRNRREMN 1
			(pin TRNRREMN input)
			(conn TRNRREMN TRNRREMN <== PCIE_2_0 TRNRREMN)
		)
		(element TRNRNPOKN 1
			(pin TRNRNPOKN output)
			(conn TRNRNPOKN TRNRNPOKN ==> PCIE_2_0 TRNRNPOKN)
		)
		(element TRNRERRFWDN 1
			(pin TRNRERRFWDN input)
			(conn TRNRERRFWDN TRNRERRFWDN <== PCIE_2_0 TRNRERRFWDN)
		)
		(element TRNREOFN 1
			(pin TRNREOFN input)
			(conn TRNREOFN TRNREOFN <== PCIE_2_0 TRNREOFN)
		)
		(element TRNRECRCERRN 1
			(pin TRNRECRCERRN input)
			(conn TRNRECRCERRN TRNRECRCERRN <== PCIE_2_0 TRNRECRCERRN)
		)
		(element TRNRD63 1
			(pin TRNRD63 input)
			(conn TRNRD63 TRNRD63 <== PCIE_2_0 TRNRD63)
		)
		(element TRNRD62 1
			(pin TRNRD62 input)
			(conn TRNRD62 TRNRD62 <== PCIE_2_0 TRNRD62)
		)
		(element TRNRD61 1
			(pin TRNRD61 input)
			(conn TRNRD61 TRNRD61 <== PCIE_2_0 TRNRD61)
		)
		(element TRNRD60 1
			(pin TRNRD60 input)
			(conn TRNRD60 TRNRD60 <== PCIE_2_0 TRNRD60)
		)
		(element TRNRD59 1
			(pin TRNRD59 input)
			(conn TRNRD59 TRNRD59 <== PCIE_2_0 TRNRD59)
		)
		(element TRNRD58 1
			(pin TRNRD58 input)
			(conn TRNRD58 TRNRD58 <== PCIE_2_0 TRNRD58)
		)
		(element TRNRD57 1
			(pin TRNRD57 input)
			(conn TRNRD57 TRNRD57 <== PCIE_2_0 TRNRD57)
		)
		(element TRNRD56 1
			(pin TRNRD56 input)
			(conn TRNRD56 TRNRD56 <== PCIE_2_0 TRNRD56)
		)
		(element TRNRD55 1
			(pin TRNRD55 input)
			(conn TRNRD55 TRNRD55 <== PCIE_2_0 TRNRD55)
		)
		(element TRNRD54 1
			(pin TRNRD54 input)
			(conn TRNRD54 TRNRD54 <== PCIE_2_0 TRNRD54)
		)
		(element TRNRD53 1
			(pin TRNRD53 input)
			(conn TRNRD53 TRNRD53 <== PCIE_2_0 TRNRD53)
		)
		(element TRNRD52 1
			(pin TRNRD52 input)
			(conn TRNRD52 TRNRD52 <== PCIE_2_0 TRNRD52)
		)
		(element TRNRD51 1
			(pin TRNRD51 input)
			(conn TRNRD51 TRNRD51 <== PCIE_2_0 TRNRD51)
		)
		(element TRNRD50 1
			(pin TRNRD50 input)
			(conn TRNRD50 TRNRD50 <== PCIE_2_0 TRNRD50)
		)
		(element TRNRD49 1
			(pin TRNRD49 input)
			(conn TRNRD49 TRNRD49 <== PCIE_2_0 TRNRD49)
		)
		(element TRNRD48 1
			(pin TRNRD48 input)
			(conn TRNRD48 TRNRD48 <== PCIE_2_0 TRNRD48)
		)
		(element TRNRD47 1
			(pin TRNRD47 input)
			(conn TRNRD47 TRNRD47 <== PCIE_2_0 TRNRD47)
		)
		(element TRNRD46 1
			(pin TRNRD46 input)
			(conn TRNRD46 TRNRD46 <== PCIE_2_0 TRNRD46)
		)
		(element TRNRD45 1
			(pin TRNRD45 input)
			(conn TRNRD45 TRNRD45 <== PCIE_2_0 TRNRD45)
		)
		(element TRNRD44 1
			(pin TRNRD44 input)
			(conn TRNRD44 TRNRD44 <== PCIE_2_0 TRNRD44)
		)
		(element TRNRD43 1
			(pin TRNRD43 input)
			(conn TRNRD43 TRNRD43 <== PCIE_2_0 TRNRD43)
		)
		(element TRNRD42 1
			(pin TRNRD42 input)
			(conn TRNRD42 TRNRD42 <== PCIE_2_0 TRNRD42)
		)
		(element TRNRD41 1
			(pin TRNRD41 input)
			(conn TRNRD41 TRNRD41 <== PCIE_2_0 TRNRD41)
		)
		(element TRNRD40 1
			(pin TRNRD40 input)
			(conn TRNRD40 TRNRD40 <== PCIE_2_0 TRNRD40)
		)
		(element TRNRD39 1
			(pin TRNRD39 input)
			(conn TRNRD39 TRNRD39 <== PCIE_2_0 TRNRD39)
		)
		(element TRNRD38 1
			(pin TRNRD38 input)
			(conn TRNRD38 TRNRD38 <== PCIE_2_0 TRNRD38)
		)
		(element TRNRD37 1
			(pin TRNRD37 input)
			(conn TRNRD37 TRNRD37 <== PCIE_2_0 TRNRD37)
		)
		(element TRNRD36 1
			(pin TRNRD36 input)
			(conn TRNRD36 TRNRD36 <== PCIE_2_0 TRNRD36)
		)
		(element TRNRD35 1
			(pin TRNRD35 input)
			(conn TRNRD35 TRNRD35 <== PCIE_2_0 TRNRD35)
		)
		(element TRNRD34 1
			(pin TRNRD34 input)
			(conn TRNRD34 TRNRD34 <== PCIE_2_0 TRNRD34)
		)
		(element TRNRD33 1
			(pin TRNRD33 input)
			(conn TRNRD33 TRNRD33 <== PCIE_2_0 TRNRD33)
		)
		(element TRNRD32 1
			(pin TRNRD32 input)
			(conn TRNRD32 TRNRD32 <== PCIE_2_0 TRNRD32)
		)
		(element TRNRD31 1
			(pin TRNRD31 input)
			(conn TRNRD31 TRNRD31 <== PCIE_2_0 TRNRD31)
		)
		(element TRNRD30 1
			(pin TRNRD30 input)
			(conn TRNRD30 TRNRD30 <== PCIE_2_0 TRNRD30)
		)
		(element TRNRD29 1
			(pin TRNRD29 input)
			(conn TRNRD29 TRNRD29 <== PCIE_2_0 TRNRD29)
		)
		(element TRNRD28 1
			(pin TRNRD28 input)
			(conn TRNRD28 TRNRD28 <== PCIE_2_0 TRNRD28)
		)
		(element TRNRD27 1
			(pin TRNRD27 input)
			(conn TRNRD27 TRNRD27 <== PCIE_2_0 TRNRD27)
		)
		(element TRNRD26 1
			(pin TRNRD26 input)
			(conn TRNRD26 TRNRD26 <== PCIE_2_0 TRNRD26)
		)
		(element TRNRD25 1
			(pin TRNRD25 input)
			(conn TRNRD25 TRNRD25 <== PCIE_2_0 TRNRD25)
		)
		(element TRNRD24 1
			(pin TRNRD24 input)
			(conn TRNRD24 TRNRD24 <== PCIE_2_0 TRNRD24)
		)
		(element TRNRD23 1
			(pin TRNRD23 input)
			(conn TRNRD23 TRNRD23 <== PCIE_2_0 TRNRD23)
		)
		(element TRNRD22 1
			(pin TRNRD22 input)
			(conn TRNRD22 TRNRD22 <== PCIE_2_0 TRNRD22)
		)
		(element TRNRD21 1
			(pin TRNRD21 input)
			(conn TRNRD21 TRNRD21 <== PCIE_2_0 TRNRD21)
		)
		(element TRNRD20 1
			(pin TRNRD20 input)
			(conn TRNRD20 TRNRD20 <== PCIE_2_0 TRNRD20)
		)
		(element TRNRD19 1
			(pin TRNRD19 input)
			(conn TRNRD19 TRNRD19 <== PCIE_2_0 TRNRD19)
		)
		(element TRNRD18 1
			(pin TRNRD18 input)
			(conn TRNRD18 TRNRD18 <== PCIE_2_0 TRNRD18)
		)
		(element TRNRD17 1
			(pin TRNRD17 input)
			(conn TRNRD17 TRNRD17 <== PCIE_2_0 TRNRD17)
		)
		(element TRNRD16 1
			(pin TRNRD16 input)
			(conn TRNRD16 TRNRD16 <== PCIE_2_0 TRNRD16)
		)
		(element TRNRD15 1
			(pin TRNRD15 input)
			(conn TRNRD15 TRNRD15 <== PCIE_2_0 TRNRD15)
		)
		(element TRNRD14 1
			(pin TRNRD14 input)
			(conn TRNRD14 TRNRD14 <== PCIE_2_0 TRNRD14)
		)
		(element TRNRD13 1
			(pin TRNRD13 input)
			(conn TRNRD13 TRNRD13 <== PCIE_2_0 TRNRD13)
		)
		(element TRNRD12 1
			(pin TRNRD12 input)
			(conn TRNRD12 TRNRD12 <== PCIE_2_0 TRNRD12)
		)
		(element TRNRD11 1
			(pin TRNRD11 input)
			(conn TRNRD11 TRNRD11 <== PCIE_2_0 TRNRD11)
		)
		(element TRNRD10 1
			(pin TRNRD10 input)
			(conn TRNRD10 TRNRD10 <== PCIE_2_0 TRNRD10)
		)
		(element TRNRD9 1
			(pin TRNRD9 input)
			(conn TRNRD9 TRNRD9 <== PCIE_2_0 TRNRD9)
		)
		(element TRNRD8 1
			(pin TRNRD8 input)
			(conn TRNRD8 TRNRD8 <== PCIE_2_0 TRNRD8)
		)
		(element TRNRD7 1
			(pin TRNRD7 input)
			(conn TRNRD7 TRNRD7 <== PCIE_2_0 TRNRD7)
		)
		(element TRNRD6 1
			(pin TRNRD6 input)
			(conn TRNRD6 TRNRD6 <== PCIE_2_0 TRNRD6)
		)
		(element TRNRD5 1
			(pin TRNRD5 input)
			(conn TRNRD5 TRNRD5 <== PCIE_2_0 TRNRD5)
		)
		(element TRNRD4 1
			(pin TRNRD4 input)
			(conn TRNRD4 TRNRD4 <== PCIE_2_0 TRNRD4)
		)
		(element TRNRD3 1
			(pin TRNRD3 input)
			(conn TRNRD3 TRNRD3 <== PCIE_2_0 TRNRD3)
		)
		(element TRNRD2 1
			(pin TRNRD2 input)
			(conn TRNRD2 TRNRD2 <== PCIE_2_0 TRNRD2)
		)
		(element TRNRD1 1
			(pin TRNRD1 input)
			(conn TRNRD1 TRNRD1 <== PCIE_2_0 TRNRD1)
		)
		(element TRNRD0 1
			(pin TRNRD0 input)
			(conn TRNRD0 TRNRD0 <== PCIE_2_0 TRNRD0)
		)
		(element TRNRDSTRDYN 1
			(pin TRNRDSTRDYN output)
			(conn TRNRDSTRDYN TRNRDSTRDYN ==> PCIE_2_0 TRNRDSTRDYN)
		)
		(element TRNRDLLPSRCRDYN 1
			(pin TRNRDLLPSRCRDYN input)
			(conn TRNRDLLPSRCRDYN TRNRDLLPSRCRDYN <== PCIE_2_0 TRNRDLLPSRCRDYN)
		)
		(element TRNRDLLPDATA31 1
			(pin TRNRDLLPDATA31 input)
			(conn TRNRDLLPDATA31 TRNRDLLPDATA31 <== PCIE_2_0 TRNRDLLPDATA31)
		)
		(element TRNRDLLPDATA30 1
			(pin TRNRDLLPDATA30 input)
			(conn TRNRDLLPDATA30 TRNRDLLPDATA30 <== PCIE_2_0 TRNRDLLPDATA30)
		)
		(element TRNRDLLPDATA29 1
			(pin TRNRDLLPDATA29 input)
			(conn TRNRDLLPDATA29 TRNRDLLPDATA29 <== PCIE_2_0 TRNRDLLPDATA29)
		)
		(element TRNRDLLPDATA28 1
			(pin TRNRDLLPDATA28 input)
			(conn TRNRDLLPDATA28 TRNRDLLPDATA28 <== PCIE_2_0 TRNRDLLPDATA28)
		)
		(element TRNRDLLPDATA27 1
			(pin TRNRDLLPDATA27 input)
			(conn TRNRDLLPDATA27 TRNRDLLPDATA27 <== PCIE_2_0 TRNRDLLPDATA27)
		)
		(element TRNRDLLPDATA26 1
			(pin TRNRDLLPDATA26 input)
			(conn TRNRDLLPDATA26 TRNRDLLPDATA26 <== PCIE_2_0 TRNRDLLPDATA26)
		)
		(element TRNRDLLPDATA25 1
			(pin TRNRDLLPDATA25 input)
			(conn TRNRDLLPDATA25 TRNRDLLPDATA25 <== PCIE_2_0 TRNRDLLPDATA25)
		)
		(element TRNRDLLPDATA24 1
			(pin TRNRDLLPDATA24 input)
			(conn TRNRDLLPDATA24 TRNRDLLPDATA24 <== PCIE_2_0 TRNRDLLPDATA24)
		)
		(element TRNRDLLPDATA23 1
			(pin TRNRDLLPDATA23 input)
			(conn TRNRDLLPDATA23 TRNRDLLPDATA23 <== PCIE_2_0 TRNRDLLPDATA23)
		)
		(element TRNRDLLPDATA22 1
			(pin TRNRDLLPDATA22 input)
			(conn TRNRDLLPDATA22 TRNRDLLPDATA22 <== PCIE_2_0 TRNRDLLPDATA22)
		)
		(element TRNRDLLPDATA21 1
			(pin TRNRDLLPDATA21 input)
			(conn TRNRDLLPDATA21 TRNRDLLPDATA21 <== PCIE_2_0 TRNRDLLPDATA21)
		)
		(element TRNRDLLPDATA20 1
			(pin TRNRDLLPDATA20 input)
			(conn TRNRDLLPDATA20 TRNRDLLPDATA20 <== PCIE_2_0 TRNRDLLPDATA20)
		)
		(element TRNRDLLPDATA19 1
			(pin TRNRDLLPDATA19 input)
			(conn TRNRDLLPDATA19 TRNRDLLPDATA19 <== PCIE_2_0 TRNRDLLPDATA19)
		)
		(element TRNRDLLPDATA18 1
			(pin TRNRDLLPDATA18 input)
			(conn TRNRDLLPDATA18 TRNRDLLPDATA18 <== PCIE_2_0 TRNRDLLPDATA18)
		)
		(element TRNRDLLPDATA17 1
			(pin TRNRDLLPDATA17 input)
			(conn TRNRDLLPDATA17 TRNRDLLPDATA17 <== PCIE_2_0 TRNRDLLPDATA17)
		)
		(element TRNRDLLPDATA16 1
			(pin TRNRDLLPDATA16 input)
			(conn TRNRDLLPDATA16 TRNRDLLPDATA16 <== PCIE_2_0 TRNRDLLPDATA16)
		)
		(element TRNRDLLPDATA15 1
			(pin TRNRDLLPDATA15 input)
			(conn TRNRDLLPDATA15 TRNRDLLPDATA15 <== PCIE_2_0 TRNRDLLPDATA15)
		)
		(element TRNRDLLPDATA14 1
			(pin TRNRDLLPDATA14 input)
			(conn TRNRDLLPDATA14 TRNRDLLPDATA14 <== PCIE_2_0 TRNRDLLPDATA14)
		)
		(element TRNRDLLPDATA13 1
			(pin TRNRDLLPDATA13 input)
			(conn TRNRDLLPDATA13 TRNRDLLPDATA13 <== PCIE_2_0 TRNRDLLPDATA13)
		)
		(element TRNRDLLPDATA12 1
			(pin TRNRDLLPDATA12 input)
			(conn TRNRDLLPDATA12 TRNRDLLPDATA12 <== PCIE_2_0 TRNRDLLPDATA12)
		)
		(element TRNRDLLPDATA11 1
			(pin TRNRDLLPDATA11 input)
			(conn TRNRDLLPDATA11 TRNRDLLPDATA11 <== PCIE_2_0 TRNRDLLPDATA11)
		)
		(element TRNRDLLPDATA10 1
			(pin TRNRDLLPDATA10 input)
			(conn TRNRDLLPDATA10 TRNRDLLPDATA10 <== PCIE_2_0 TRNRDLLPDATA10)
		)
		(element TRNRDLLPDATA9 1
			(pin TRNRDLLPDATA9 input)
			(conn TRNRDLLPDATA9 TRNRDLLPDATA9 <== PCIE_2_0 TRNRDLLPDATA9)
		)
		(element TRNRDLLPDATA8 1
			(pin TRNRDLLPDATA8 input)
			(conn TRNRDLLPDATA8 TRNRDLLPDATA8 <== PCIE_2_0 TRNRDLLPDATA8)
		)
		(element TRNRDLLPDATA7 1
			(pin TRNRDLLPDATA7 input)
			(conn TRNRDLLPDATA7 TRNRDLLPDATA7 <== PCIE_2_0 TRNRDLLPDATA7)
		)
		(element TRNRDLLPDATA6 1
			(pin TRNRDLLPDATA6 input)
			(conn TRNRDLLPDATA6 TRNRDLLPDATA6 <== PCIE_2_0 TRNRDLLPDATA6)
		)
		(element TRNRDLLPDATA5 1
			(pin TRNRDLLPDATA5 input)
			(conn TRNRDLLPDATA5 TRNRDLLPDATA5 <== PCIE_2_0 TRNRDLLPDATA5)
		)
		(element TRNRDLLPDATA4 1
			(pin TRNRDLLPDATA4 input)
			(conn TRNRDLLPDATA4 TRNRDLLPDATA4 <== PCIE_2_0 TRNRDLLPDATA4)
		)
		(element TRNRDLLPDATA3 1
			(pin TRNRDLLPDATA3 input)
			(conn TRNRDLLPDATA3 TRNRDLLPDATA3 <== PCIE_2_0 TRNRDLLPDATA3)
		)
		(element TRNRDLLPDATA2 1
			(pin TRNRDLLPDATA2 input)
			(conn TRNRDLLPDATA2 TRNRDLLPDATA2 <== PCIE_2_0 TRNRDLLPDATA2)
		)
		(element TRNRDLLPDATA1 1
			(pin TRNRDLLPDATA1 input)
			(conn TRNRDLLPDATA1 TRNRDLLPDATA1 <== PCIE_2_0 TRNRDLLPDATA1)
		)
		(element TRNRDLLPDATA0 1
			(pin TRNRDLLPDATA0 input)
			(conn TRNRDLLPDATA0 TRNRDLLPDATA0 <== PCIE_2_0 TRNRDLLPDATA0)
		)
		(element TRNRBARHITN6 1
			(pin TRNRBARHITN6 input)
			(conn TRNRBARHITN6 TRNRBARHITN6 <== PCIE_2_0 TRNRBARHITN6)
		)
		(element TRNRBARHITN5 1
			(pin TRNRBARHITN5 input)
			(conn TRNRBARHITN5 TRNRBARHITN5 <== PCIE_2_0 TRNRBARHITN5)
		)
		(element TRNRBARHITN4 1
			(pin TRNRBARHITN4 input)
			(conn TRNRBARHITN4 TRNRBARHITN4 <== PCIE_2_0 TRNRBARHITN4)
		)
		(element TRNRBARHITN3 1
			(pin TRNRBARHITN3 input)
			(conn TRNRBARHITN3 TRNRBARHITN3 <== PCIE_2_0 TRNRBARHITN3)
		)
		(element TRNRBARHITN2 1
			(pin TRNRBARHITN2 input)
			(conn TRNRBARHITN2 TRNRBARHITN2 <== PCIE_2_0 TRNRBARHITN2)
		)
		(element TRNRBARHITN1 1
			(pin TRNRBARHITN1 input)
			(conn TRNRBARHITN1 TRNRBARHITN1 <== PCIE_2_0 TRNRBARHITN1)
		)
		(element TRNRBARHITN0 1
			(pin TRNRBARHITN0 input)
			(conn TRNRBARHITN0 TRNRBARHITN0 <== PCIE_2_0 TRNRBARHITN0)
		)
		(element TRNLNKUPN 1
			(pin TRNLNKUPN input)
			(conn TRNLNKUPN TRNLNKUPN <== PCIE_2_0 TRNLNKUPN)
		)
		(element TRNFCSEL2 1
			(pin TRNFCSEL2 output)
			(conn TRNFCSEL2 TRNFCSEL2 ==> PCIE_2_0 TRNFCSEL2)
		)
		(element TRNFCSEL1 1
			(pin TRNFCSEL1 output)
			(conn TRNFCSEL1 TRNFCSEL1 ==> PCIE_2_0 TRNFCSEL1)
		)
		(element TRNFCSEL0 1
			(pin TRNFCSEL0 output)
			(conn TRNFCSEL0 TRNFCSEL0 ==> PCIE_2_0 TRNFCSEL0)
		)
		(element TRNFCPH7 1
			(pin TRNFCPH7 input)
			(conn TRNFCPH7 TRNFCPH7 <== PCIE_2_0 TRNFCPH7)
		)
		(element TRNFCPH6 1
			(pin TRNFCPH6 input)
			(conn TRNFCPH6 TRNFCPH6 <== PCIE_2_0 TRNFCPH6)
		)
		(element TRNFCPH5 1
			(pin TRNFCPH5 input)
			(conn TRNFCPH5 TRNFCPH5 <== PCIE_2_0 TRNFCPH5)
		)
		(element TRNFCPH4 1
			(pin TRNFCPH4 input)
			(conn TRNFCPH4 TRNFCPH4 <== PCIE_2_0 TRNFCPH4)
		)
		(element TRNFCPH3 1
			(pin TRNFCPH3 input)
			(conn TRNFCPH3 TRNFCPH3 <== PCIE_2_0 TRNFCPH3)
		)
		(element TRNFCPH2 1
			(pin TRNFCPH2 input)
			(conn TRNFCPH2 TRNFCPH2 <== PCIE_2_0 TRNFCPH2)
		)
		(element TRNFCPH1 1
			(pin TRNFCPH1 input)
			(conn TRNFCPH1 TRNFCPH1 <== PCIE_2_0 TRNFCPH1)
		)
		(element TRNFCPH0 1
			(pin TRNFCPH0 input)
			(conn TRNFCPH0 TRNFCPH0 <== PCIE_2_0 TRNFCPH0)
		)
		(element TRNFCPD11 1
			(pin TRNFCPD11 input)
			(conn TRNFCPD11 TRNFCPD11 <== PCIE_2_0 TRNFCPD11)
		)
		(element TRNFCPD10 1
			(pin TRNFCPD10 input)
			(conn TRNFCPD10 TRNFCPD10 <== PCIE_2_0 TRNFCPD10)
		)
		(element TRNFCPD9 1
			(pin TRNFCPD9 input)
			(conn TRNFCPD9 TRNFCPD9 <== PCIE_2_0 TRNFCPD9)
		)
		(element TRNFCPD8 1
			(pin TRNFCPD8 input)
			(conn TRNFCPD8 TRNFCPD8 <== PCIE_2_0 TRNFCPD8)
		)
		(element TRNFCPD7 1
			(pin TRNFCPD7 input)
			(conn TRNFCPD7 TRNFCPD7 <== PCIE_2_0 TRNFCPD7)
		)
		(element TRNFCPD6 1
			(pin TRNFCPD6 input)
			(conn TRNFCPD6 TRNFCPD6 <== PCIE_2_0 TRNFCPD6)
		)
		(element TRNFCPD5 1
			(pin TRNFCPD5 input)
			(conn TRNFCPD5 TRNFCPD5 <== PCIE_2_0 TRNFCPD5)
		)
		(element TRNFCPD4 1
			(pin TRNFCPD4 input)
			(conn TRNFCPD4 TRNFCPD4 <== PCIE_2_0 TRNFCPD4)
		)
		(element TRNFCPD3 1
			(pin TRNFCPD3 input)
			(conn TRNFCPD3 TRNFCPD3 <== PCIE_2_0 TRNFCPD3)
		)
		(element TRNFCPD2 1
			(pin TRNFCPD2 input)
			(conn TRNFCPD2 TRNFCPD2 <== PCIE_2_0 TRNFCPD2)
		)
		(element TRNFCPD1 1
			(pin TRNFCPD1 input)
			(conn TRNFCPD1 TRNFCPD1 <== PCIE_2_0 TRNFCPD1)
		)
		(element TRNFCPD0 1
			(pin TRNFCPD0 input)
			(conn TRNFCPD0 TRNFCPD0 <== PCIE_2_0 TRNFCPD0)
		)
		(element TRNFCNPH7 1
			(pin TRNFCNPH7 input)
			(conn TRNFCNPH7 TRNFCNPH7 <== PCIE_2_0 TRNFCNPH7)
		)
		(element TRNFCNPH6 1
			(pin TRNFCNPH6 input)
			(conn TRNFCNPH6 TRNFCNPH6 <== PCIE_2_0 TRNFCNPH6)
		)
		(element TRNFCNPH5 1
			(pin TRNFCNPH5 input)
			(conn TRNFCNPH5 TRNFCNPH5 <== PCIE_2_0 TRNFCNPH5)
		)
		(element TRNFCNPH4 1
			(pin TRNFCNPH4 input)
			(conn TRNFCNPH4 TRNFCNPH4 <== PCIE_2_0 TRNFCNPH4)
		)
		(element TRNFCNPH3 1
			(pin TRNFCNPH3 input)
			(conn TRNFCNPH3 TRNFCNPH3 <== PCIE_2_0 TRNFCNPH3)
		)
		(element TRNFCNPH2 1
			(pin TRNFCNPH2 input)
			(conn TRNFCNPH2 TRNFCNPH2 <== PCIE_2_0 TRNFCNPH2)
		)
		(element TRNFCNPH1 1
			(pin TRNFCNPH1 input)
			(conn TRNFCNPH1 TRNFCNPH1 <== PCIE_2_0 TRNFCNPH1)
		)
		(element TRNFCNPH0 1
			(pin TRNFCNPH0 input)
			(conn TRNFCNPH0 TRNFCNPH0 <== PCIE_2_0 TRNFCNPH0)
		)
		(element TRNFCNPD11 1
			(pin TRNFCNPD11 input)
			(conn TRNFCNPD11 TRNFCNPD11 <== PCIE_2_0 TRNFCNPD11)
		)
		(element TRNFCNPD10 1
			(pin TRNFCNPD10 input)
			(conn TRNFCNPD10 TRNFCNPD10 <== PCIE_2_0 TRNFCNPD10)
		)
		(element TRNFCNPD9 1
			(pin TRNFCNPD9 input)
			(conn TRNFCNPD9 TRNFCNPD9 <== PCIE_2_0 TRNFCNPD9)
		)
		(element TRNFCNPD8 1
			(pin TRNFCNPD8 input)
			(conn TRNFCNPD8 TRNFCNPD8 <== PCIE_2_0 TRNFCNPD8)
		)
		(element TRNFCNPD7 1
			(pin TRNFCNPD7 input)
			(conn TRNFCNPD7 TRNFCNPD7 <== PCIE_2_0 TRNFCNPD7)
		)
		(element TRNFCNPD6 1
			(pin TRNFCNPD6 input)
			(conn TRNFCNPD6 TRNFCNPD6 <== PCIE_2_0 TRNFCNPD6)
		)
		(element TRNFCNPD5 1
			(pin TRNFCNPD5 input)
			(conn TRNFCNPD5 TRNFCNPD5 <== PCIE_2_0 TRNFCNPD5)
		)
		(element TRNFCNPD4 1
			(pin TRNFCNPD4 input)
			(conn TRNFCNPD4 TRNFCNPD4 <== PCIE_2_0 TRNFCNPD4)
		)
		(element TRNFCNPD3 1
			(pin TRNFCNPD3 input)
			(conn TRNFCNPD3 TRNFCNPD3 <== PCIE_2_0 TRNFCNPD3)
		)
		(element TRNFCNPD2 1
			(pin TRNFCNPD2 input)
			(conn TRNFCNPD2 TRNFCNPD2 <== PCIE_2_0 TRNFCNPD2)
		)
		(element TRNFCNPD1 1
			(pin TRNFCNPD1 input)
			(conn TRNFCNPD1 TRNFCNPD1 <== PCIE_2_0 TRNFCNPD1)
		)
		(element TRNFCNPD0 1
			(pin TRNFCNPD0 input)
			(conn TRNFCNPD0 TRNFCNPD0 <== PCIE_2_0 TRNFCNPD0)
		)
		(element TRNFCCPLH7 1
			(pin TRNFCCPLH7 input)
			(conn TRNFCCPLH7 TRNFCCPLH7 <== PCIE_2_0 TRNFCCPLH7)
		)
		(element TRNFCCPLH6 1
			(pin TRNFCCPLH6 input)
			(conn TRNFCCPLH6 TRNFCCPLH6 <== PCIE_2_0 TRNFCCPLH6)
		)
		(element TRNFCCPLH5 1
			(pin TRNFCCPLH5 input)
			(conn TRNFCCPLH5 TRNFCCPLH5 <== PCIE_2_0 TRNFCCPLH5)
		)
		(element TRNFCCPLH4 1
			(pin TRNFCCPLH4 input)
			(conn TRNFCCPLH4 TRNFCCPLH4 <== PCIE_2_0 TRNFCCPLH4)
		)
		(element TRNFCCPLH3 1
			(pin TRNFCCPLH3 input)
			(conn TRNFCCPLH3 TRNFCCPLH3 <== PCIE_2_0 TRNFCCPLH3)
		)
		(element TRNFCCPLH2 1
			(pin TRNFCCPLH2 input)
			(conn TRNFCCPLH2 TRNFCCPLH2 <== PCIE_2_0 TRNFCCPLH2)
		)
		(element TRNFCCPLH1 1
			(pin TRNFCCPLH1 input)
			(conn TRNFCCPLH1 TRNFCCPLH1 <== PCIE_2_0 TRNFCCPLH1)
		)
		(element TRNFCCPLH0 1
			(pin TRNFCCPLH0 input)
			(conn TRNFCCPLH0 TRNFCCPLH0 <== PCIE_2_0 TRNFCCPLH0)
		)
		(element TRNFCCPLD11 1
			(pin TRNFCCPLD11 input)
			(conn TRNFCCPLD11 TRNFCCPLD11 <== PCIE_2_0 TRNFCCPLD11)
		)
		(element TRNFCCPLD10 1
			(pin TRNFCCPLD10 input)
			(conn TRNFCCPLD10 TRNFCCPLD10 <== PCIE_2_0 TRNFCCPLD10)
		)
		(element TRNFCCPLD9 1
			(pin TRNFCCPLD9 input)
			(conn TRNFCCPLD9 TRNFCCPLD9 <== PCIE_2_0 TRNFCCPLD9)
		)
		(element TRNFCCPLD8 1
			(pin TRNFCCPLD8 input)
			(conn TRNFCCPLD8 TRNFCCPLD8 <== PCIE_2_0 TRNFCCPLD8)
		)
		(element TRNFCCPLD7 1
			(pin TRNFCCPLD7 input)
			(conn TRNFCCPLD7 TRNFCCPLD7 <== PCIE_2_0 TRNFCCPLD7)
		)
		(element TRNFCCPLD6 1
			(pin TRNFCCPLD6 input)
			(conn TRNFCCPLD6 TRNFCCPLD6 <== PCIE_2_0 TRNFCCPLD6)
		)
		(element TRNFCCPLD5 1
			(pin TRNFCCPLD5 input)
			(conn TRNFCCPLD5 TRNFCCPLD5 <== PCIE_2_0 TRNFCCPLD5)
		)
		(element TRNFCCPLD4 1
			(pin TRNFCCPLD4 input)
			(conn TRNFCCPLD4 TRNFCCPLD4 <== PCIE_2_0 TRNFCCPLD4)
		)
		(element TRNFCCPLD3 1
			(pin TRNFCCPLD3 input)
			(conn TRNFCCPLD3 TRNFCCPLD3 <== PCIE_2_0 TRNFCCPLD3)
		)
		(element TRNFCCPLD2 1
			(pin TRNFCCPLD2 input)
			(conn TRNFCCPLD2 TRNFCCPLD2 <== PCIE_2_0 TRNFCCPLD2)
		)
		(element TRNFCCPLD1 1
			(pin TRNFCCPLD1 input)
			(conn TRNFCCPLD1 TRNFCCPLD1 <== PCIE_2_0 TRNFCCPLD1)
		)
		(element TRNFCCPLD0 1
			(pin TRNFCCPLD0 input)
			(conn TRNFCCPLD0 TRNFCCPLD0 <== PCIE_2_0 TRNFCCPLD0)
		)
		(element TL2PPMSUSPENDREQN 1
			(pin TL2PPMSUSPENDREQN output)
			(conn TL2PPMSUSPENDREQN TL2PPMSUSPENDREQN ==> PCIE_2_0 TL2PPMSUSPENDREQN)
		)
		(element TL2PPMSUSPENDOKN 1
			(pin TL2PPMSUSPENDOKN input)
			(conn TL2PPMSUSPENDOKN TL2PPMSUSPENDOKN <== PCIE_2_0 TL2PPMSUSPENDOKN)
		)
		(element TL2ASPMSUSPENDREQN 1
			(pin TL2ASPMSUSPENDREQN input)
			(conn TL2ASPMSUSPENDREQN TL2ASPMSUSPENDREQN <== PCIE_2_0 TL2ASPMSUSPENDREQN)
		)
		(element TL2ASPMSUSPENDCREDITCHECKOKN 1
			(pin TL2ASPMSUSPENDCREDITCHECKOKN input)
			(conn TL2ASPMSUSPENDCREDITCHECKOKN TL2ASPMSUSPENDCREDITCHECKOKN <== PCIE_2_0 TL2ASPMSUSPENDCREDITCHECKOKN)
		)
		(element TL2ASPMSUSPENDCREDITCHECKN 1
			(pin TL2ASPMSUSPENDCREDITCHECKN output)
			(conn TL2ASPMSUSPENDCREDITCHECKN TL2ASPMSUSPENDCREDITCHECKN ==> PCIE_2_0 TL2ASPMSUSPENDCREDITCHECKN)
		)
		(element TLRSTN 1
			(pin TLRSTN output)
			(conn TLRSTN TLRSTN ==> PCIE_2_0 TLRSTN)
		)
		(element SYSRSTN 1
			(pin SYSRSTN output)
			(conn SYSRSTN SYSRSTN ==> PCIE_2_0 SYSRSTN)
		)
		(element SCANMODEN 1
			(pin SCANMODEN output)
			(conn SCANMODEN SCANMODEN ==> PCIE_2_0 SCANMODEN)
		)
		(element SCANIN7 1
			(pin SCANIN7 output)
			(conn SCANIN7 SCANIN7 ==> PCIE_2_0 SCANIN7)
		)
		(element SCANIN6 1
			(pin SCANIN6 output)
			(conn SCANIN6 SCANIN6 ==> PCIE_2_0 SCANIN6)
		)
		(element SCANIN5 1
			(pin SCANIN5 output)
			(conn SCANIN5 SCANIN5 ==> PCIE_2_0 SCANIN5)
		)
		(element SCANIN4 1
			(pin SCANIN4 output)
			(conn SCANIN4 SCANIN4 ==> PCIE_2_0 SCANIN4)
		)
		(element SCANIN3 1
			(pin SCANIN3 output)
			(conn SCANIN3 SCANIN3 ==> PCIE_2_0 SCANIN3)
		)
		(element SCANIN2 1
			(pin SCANIN2 output)
			(conn SCANIN2 SCANIN2 ==> PCIE_2_0 SCANIN2)
		)
		(element SCANIN1 1
			(pin SCANIN1 output)
			(conn SCANIN1 SCANIN1 ==> PCIE_2_0 SCANIN1)
		)
		(element SCANIN0 1
			(pin SCANIN0 output)
			(conn SCANIN0 SCANIN0 ==> PCIE_2_0 SCANIN0)
		)
		(element SCANENABLEN 1
			(pin SCANENABLEN output)
			(conn SCANENABLEN SCANENABLEN ==> PCIE_2_0 SCANENABLEN)
		)
		(element RECEIVEDFUNCLVLRSTN 1
			(pin RECEIVEDFUNCLVLRSTN input)
			(conn RECEIVEDFUNCLVLRSTN RECEIVEDFUNCLVLRSTN <== PCIE_2_0 RECEIVEDFUNCLVLRSTN)
		)
		(element PMVSELECT2 1
			(pin PMVSELECT2 output)
			(conn PMVSELECT2 PMVSELECT2 ==> PCIE_2_0 PMVSELECT2)
		)
		(element PMVSELECT1 1
			(pin PMVSELECT1 output)
			(conn PMVSELECT1 PMVSELECT1 ==> PCIE_2_0 PMVSELECT1)
		)
		(element PMVSELECT0 1
			(pin PMVSELECT0 output)
			(conn PMVSELECT0 PMVSELECT0 ==> PCIE_2_0 PMVSELECT0)
		)
		(element PMVOUT 1
			(pin PMVOUT input)
			(conn PMVOUT PMVOUT <== PCIE_2_0 PMVOUT)
		)
		(element PMVENABLEN 1
			(pin PMVENABLEN output)
			(conn PMVENABLEN PMVENABLEN ==> PCIE_2_0 PMVENABLEN)
		)
		(element PMVDIVIDE1 1
			(pin PMVDIVIDE1 output)
			(conn PMVDIVIDE1 PMVDIVIDE1 ==> PCIE_2_0 PMVDIVIDE1)
		)
		(element PMVDIVIDE0 1
			(pin PMVDIVIDE0 output)
			(conn PMVDIVIDE0 PMVDIVIDE0 ==> PCIE_2_0 PMVDIVIDE0)
		)
		(element PL2SUSPENDOK 1
			(pin PL2SUSPENDOK input)
			(conn PL2SUSPENDOK PL2SUSPENDOK <== PCIE_2_0 PL2SUSPENDOK)
		)
		(element PL2RXELECIDLE 1
			(pin PL2RXELECIDLE input)
			(conn PL2RXELECIDLE PL2RXELECIDLE <== PCIE_2_0 PL2RXELECIDLE)
		)
		(element PL2RECOVERYN 1
			(pin PL2RECOVERYN input)
			(conn PL2RECOVERYN PL2RECOVERYN <== PCIE_2_0 PL2RECOVERYN)
		)
		(element PL2RECEIVERERRN 1
			(pin PL2RECEIVERERRN input)
			(conn PL2RECEIVERERRN PL2RECEIVERERRN <== PCIE_2_0 PL2RECEIVERERRN)
		)
		(element PL2LINKUPN 1
			(pin PL2LINKUPN input)
			(conn PL2LINKUPN PL2LINKUPN <== PCIE_2_0 PL2LINKUPN)
		)
		(element PL2DIRECTEDLSTATE4 1
			(pin PL2DIRECTEDLSTATE4 output)
			(conn PL2DIRECTEDLSTATE4 PL2DIRECTEDLSTATE4 ==> PCIE_2_0 PL2DIRECTEDLSTATE4)
		)
		(element PL2DIRECTEDLSTATE3 1
			(pin PL2DIRECTEDLSTATE3 output)
			(conn PL2DIRECTEDLSTATE3 PL2DIRECTEDLSTATE3 ==> PCIE_2_0 PL2DIRECTEDLSTATE3)
		)
		(element PL2DIRECTEDLSTATE2 1
			(pin PL2DIRECTEDLSTATE2 output)
			(conn PL2DIRECTEDLSTATE2 PL2DIRECTEDLSTATE2 ==> PCIE_2_0 PL2DIRECTEDLSTATE2)
		)
		(element PL2DIRECTEDLSTATE1 1
			(pin PL2DIRECTEDLSTATE1 output)
			(conn PL2DIRECTEDLSTATE1 PL2DIRECTEDLSTATE1 ==> PCIE_2_0 PL2DIRECTEDLSTATE1)
		)
		(element PL2DIRECTEDLSTATE0 1
			(pin PL2DIRECTEDLSTATE0 output)
			(conn PL2DIRECTEDLSTATE0 PL2DIRECTEDLSTATE0 ==> PCIE_2_0 PL2DIRECTEDLSTATE0)
		)
		(element PLUPSTREAMPREFERDEEMPH 1
			(pin PLUPSTREAMPREFERDEEMPH output)
			(conn PLUPSTREAMPREFERDEEMPH PLUPSTREAMPREFERDEEMPH ==> PCIE_2_0 PLUPSTREAMPREFERDEEMPH)
		)
		(element PLTXPMSTATE2 1
			(pin PLTXPMSTATE2 input)
			(conn PLTXPMSTATE2 PLTXPMSTATE2 <== PCIE_2_0 PLTXPMSTATE2)
		)
		(element PLTXPMSTATE1 1
			(pin PLTXPMSTATE1 input)
			(conn PLTXPMSTATE1 PLTXPMSTATE1 <== PCIE_2_0 PLTXPMSTATE1)
		)
		(element PLTXPMSTATE0 1
			(pin PLTXPMSTATE0 input)
			(conn PLTXPMSTATE0 PLTXPMSTATE0 <== PCIE_2_0 PLTXPMSTATE0)
		)
		(element PLTRANSMITHOTRST 1
			(pin PLTRANSMITHOTRST output)
			(conn PLTRANSMITHOTRST PLTRANSMITHOTRST ==> PCIE_2_0 PLTRANSMITHOTRST)
		)
		(element PLSELLNKWIDTH1 1
			(pin PLSELLNKWIDTH1 input)
			(conn PLSELLNKWIDTH1 PLSELLNKWIDTH1 <== PCIE_2_0 PLSELLNKWIDTH1)
		)
		(element PLSELLNKWIDTH0 1
			(pin PLSELLNKWIDTH0 input)
			(conn PLSELLNKWIDTH0 PLSELLNKWIDTH0 <== PCIE_2_0 PLSELLNKWIDTH0)
		)
		(element PLSELLNKRATE 1
			(pin PLSELLNKRATE input)
			(conn PLSELLNKRATE PLSELLNKRATE <== PCIE_2_0 PLSELLNKRATE)
		)
		(element PLRXPMSTATE1 1
			(pin PLRXPMSTATE1 input)
			(conn PLRXPMSTATE1 PLRXPMSTATE1 <== PCIE_2_0 PLRXPMSTATE1)
		)
		(element PLRXPMSTATE0 1
			(pin PLRXPMSTATE0 input)
			(conn PLRXPMSTATE0 PLRXPMSTATE0 <== PCIE_2_0 PLRXPMSTATE0)
		)
		(element PLRSTN 1
			(pin PLRSTN output)
			(conn PLRSTN PLRSTN ==> PCIE_2_0 PLRSTN)
		)
		(element PLRECEIVEDHOTRST 1
			(pin PLRECEIVEDHOTRST input)
			(conn PLRECEIVEDHOTRST PLRECEIVEDHOTRST <== PCIE_2_0 PLRECEIVEDHOTRST)
		)
		(element PLPHYLNKUPN 1
			(pin PLPHYLNKUPN input)
			(conn PLPHYLNKUPN PLPHYLNKUPN <== PCIE_2_0 PLPHYLNKUPN)
		)
		(element PLLTSSMSTATE5 1
			(pin PLLTSSMSTATE5 input)
			(conn PLLTSSMSTATE5 PLLTSSMSTATE5 <== PCIE_2_0 PLLTSSMSTATE5)
		)
		(element PLLTSSMSTATE4 1
			(pin PLLTSSMSTATE4 input)
			(conn PLLTSSMSTATE4 PLLTSSMSTATE4 <== PCIE_2_0 PLLTSSMSTATE4)
		)
		(element PLLTSSMSTATE3 1
			(pin PLLTSSMSTATE3 input)
			(conn PLLTSSMSTATE3 PLLTSSMSTATE3 <== PCIE_2_0 PLLTSSMSTATE3)
		)
		(element PLLTSSMSTATE2 1
			(pin PLLTSSMSTATE2 input)
			(conn PLLTSSMSTATE2 PLLTSSMSTATE2 <== PCIE_2_0 PLLTSSMSTATE2)
		)
		(element PLLTSSMSTATE1 1
			(pin PLLTSSMSTATE1 input)
			(conn PLLTSSMSTATE1 PLLTSSMSTATE1 <== PCIE_2_0 PLLTSSMSTATE1)
		)
		(element PLLTSSMSTATE0 1
			(pin PLLTSSMSTATE0 input)
			(conn PLLTSSMSTATE0 PLLTSSMSTATE0 <== PCIE_2_0 PLLTSSMSTATE0)
		)
		(element PLLINKUPCFGCAP 1
			(pin PLLINKUPCFGCAP input)
			(conn PLLINKUPCFGCAP PLLINKUPCFGCAP <== PCIE_2_0 PLLINKUPCFGCAP)
		)
		(element PLLINKPARTNERGEN2SUPPORTED 1
			(pin PLLINKPARTNERGEN2SUPPORTED input)
			(conn PLLINKPARTNERGEN2SUPPORTED PLLINKPARTNERGEN2SUPPORTED <== PCIE_2_0 PLLINKPARTNERGEN2SUPPORTED)
		)
		(element PLLINKGEN2CAP 1
			(pin PLLINKGEN2CAP input)
			(conn PLLINKGEN2CAP PLLINKGEN2CAP <== PCIE_2_0 PLLINKGEN2CAP)
		)
		(element PLLANEREVERSALMODE1 1
			(pin PLLANEREVERSALMODE1 input)
			(conn PLLANEREVERSALMODE1 PLLANEREVERSALMODE1 <== PCIE_2_0 PLLANEREVERSALMODE1)
		)
		(element PLLANEREVERSALMODE0 1
			(pin PLLANEREVERSALMODE0 input)
			(conn PLLANEREVERSALMODE0 PLLANEREVERSALMODE0 <== PCIE_2_0 PLLANEREVERSALMODE0)
		)
		(element PLINITIALLINKWIDTH2 1
			(pin PLINITIALLINKWIDTH2 input)
			(conn PLINITIALLINKWIDTH2 PLINITIALLINKWIDTH2 <== PCIE_2_0 PLINITIALLINKWIDTH2)
		)
		(element PLINITIALLINKWIDTH1 1
			(pin PLINITIALLINKWIDTH1 input)
			(conn PLINITIALLINKWIDTH1 PLINITIALLINKWIDTH1 <== PCIE_2_0 PLINITIALLINKWIDTH1)
		)
		(element PLINITIALLINKWIDTH0 1
			(pin PLINITIALLINKWIDTH0 input)
			(conn PLINITIALLINKWIDTH0 PLINITIALLINKWIDTH0 <== PCIE_2_0 PLINITIALLINKWIDTH0)
		)
		(element PLDOWNSTREAMDEEMPHSOURCE 1
			(pin PLDOWNSTREAMDEEMPHSOURCE output)
			(conn PLDOWNSTREAMDEEMPHSOURCE PLDOWNSTREAMDEEMPHSOURCE ==> PCIE_2_0 PLDOWNSTREAMDEEMPHSOURCE)
		)
		(element PLDIRECTEDLINKWIDTH1 1
			(pin PLDIRECTEDLINKWIDTH1 output)
			(conn PLDIRECTEDLINKWIDTH1 PLDIRECTEDLINKWIDTH1 ==> PCIE_2_0 PLDIRECTEDLINKWIDTH1)
		)
		(element PLDIRECTEDLINKWIDTH0 1
			(pin PLDIRECTEDLINKWIDTH0 output)
			(conn PLDIRECTEDLINKWIDTH0 PLDIRECTEDLINKWIDTH0 ==> PCIE_2_0 PLDIRECTEDLINKWIDTH0)
		)
		(element PLDIRECTEDLINKSPEED 1
			(pin PLDIRECTEDLINKSPEED output)
			(conn PLDIRECTEDLINKSPEED PLDIRECTEDLINKSPEED ==> PCIE_2_0 PLDIRECTEDLINKSPEED)
		)
		(element PLDIRECTEDLINKCHANGE1 1
			(pin PLDIRECTEDLINKCHANGE1 output)
			(conn PLDIRECTEDLINKCHANGE1 PLDIRECTEDLINKCHANGE1 ==> PCIE_2_0 PLDIRECTEDLINKCHANGE1)
		)
		(element PLDIRECTEDLINKCHANGE0 1
			(pin PLDIRECTEDLINKCHANGE0 output)
			(conn PLDIRECTEDLINKCHANGE0 PLDIRECTEDLINKCHANGE0 ==> PCIE_2_0 PLDIRECTEDLINKCHANGE0)
		)
		(element PLDIRECTEDLINKAUTON 1
			(pin PLDIRECTEDLINKAUTON output)
			(conn PLDIRECTEDLINKAUTON PLDIRECTEDLINKAUTON ==> PCIE_2_0 PLDIRECTEDLINKAUTON)
		)
		(element PLDBGVEC11 1
			(pin PLDBGVEC11 input)
			(conn PLDBGVEC11 PLDBGVEC11 <== PCIE_2_0 PLDBGVEC11)
		)
		(element PLDBGVEC10 1
			(pin PLDBGVEC10 input)
			(conn PLDBGVEC10 PLDBGVEC10 <== PCIE_2_0 PLDBGVEC10)
		)
		(element PLDBGVEC9 1
			(pin PLDBGVEC9 input)
			(conn PLDBGVEC9 PLDBGVEC9 <== PCIE_2_0 PLDBGVEC9)
		)
		(element PLDBGVEC8 1
			(pin PLDBGVEC8 input)
			(conn PLDBGVEC8 PLDBGVEC8 <== PCIE_2_0 PLDBGVEC8)
		)
		(element PLDBGVEC7 1
			(pin PLDBGVEC7 input)
			(conn PLDBGVEC7 PLDBGVEC7 <== PCIE_2_0 PLDBGVEC7)
		)
		(element PLDBGVEC6 1
			(pin PLDBGVEC6 input)
			(conn PLDBGVEC6 PLDBGVEC6 <== PCIE_2_0 PLDBGVEC6)
		)
		(element PLDBGVEC5 1
			(pin PLDBGVEC5 input)
			(conn PLDBGVEC5 PLDBGVEC5 <== PCIE_2_0 PLDBGVEC5)
		)
		(element PLDBGVEC4 1
			(pin PLDBGVEC4 input)
			(conn PLDBGVEC4 PLDBGVEC4 <== PCIE_2_0 PLDBGVEC4)
		)
		(element PLDBGVEC3 1
			(pin PLDBGVEC3 input)
			(conn PLDBGVEC3 PLDBGVEC3 <== PCIE_2_0 PLDBGVEC3)
		)
		(element PLDBGVEC2 1
			(pin PLDBGVEC2 input)
			(conn PLDBGVEC2 PLDBGVEC2 <== PCIE_2_0 PLDBGVEC2)
		)
		(element PLDBGVEC1 1
			(pin PLDBGVEC1 input)
			(conn PLDBGVEC1 PLDBGVEC1 <== PCIE_2_0 PLDBGVEC1)
		)
		(element PLDBGVEC0 1
			(pin PLDBGVEC0 input)
			(conn PLDBGVEC0 PLDBGVEC0 <== PCIE_2_0 PLDBGVEC0)
		)
		(element PLDBGMODE2 1
			(pin PLDBGMODE2 output)
			(conn PLDBGMODE2 PLDBGMODE2 ==> PCIE_2_0 PLDBGMODE2)
		)
		(element PLDBGMODE1 1
			(pin PLDBGMODE1 output)
			(conn PLDBGMODE1 PLDBGMODE1 ==> PCIE_2_0 PLDBGMODE1)
		)
		(element PLDBGMODE0 1
			(pin PLDBGMODE0 output)
			(conn PLDBGMODE0 PLDBGMODE0 ==> PCIE_2_0 PLDBGMODE0)
		)
		(element PIPETX7POWERDOWN1 1
			(pin PIPETX7POWERDOWN1 input)
			(conn PIPETX7POWERDOWN1 PIPETX7POWERDOWN1 <== PCIE_2_0 PIPETX7POWERDOWN1)
		)
		(element PIPETX7POWERDOWN0 1
			(pin PIPETX7POWERDOWN0 input)
			(conn PIPETX7POWERDOWN0 PIPETX7POWERDOWN0 <== PCIE_2_0 PIPETX7POWERDOWN0)
		)
		(element PIPETX7ELECIDLE 1
			(pin PIPETX7ELECIDLE input)
			(conn PIPETX7ELECIDLE PIPETX7ELECIDLE <== PCIE_2_0 PIPETX7ELECIDLE)
		)
		(element PIPETX7DATA15 1
			(pin PIPETX7DATA15 input)
			(conn PIPETX7DATA15 PIPETX7DATA15 <== PCIE_2_0 PIPETX7DATA15)
		)
		(element PIPETX7DATA14 1
			(pin PIPETX7DATA14 input)
			(conn PIPETX7DATA14 PIPETX7DATA14 <== PCIE_2_0 PIPETX7DATA14)
		)
		(element PIPETX7DATA13 1
			(pin PIPETX7DATA13 input)
			(conn PIPETX7DATA13 PIPETX7DATA13 <== PCIE_2_0 PIPETX7DATA13)
		)
		(element PIPETX7DATA12 1
			(pin PIPETX7DATA12 input)
			(conn PIPETX7DATA12 PIPETX7DATA12 <== PCIE_2_0 PIPETX7DATA12)
		)
		(element PIPETX7DATA11 1
			(pin PIPETX7DATA11 input)
			(conn PIPETX7DATA11 PIPETX7DATA11 <== PCIE_2_0 PIPETX7DATA11)
		)
		(element PIPETX7DATA10 1
			(pin PIPETX7DATA10 input)
			(conn PIPETX7DATA10 PIPETX7DATA10 <== PCIE_2_0 PIPETX7DATA10)
		)
		(element PIPETX7DATA9 1
			(pin PIPETX7DATA9 input)
			(conn PIPETX7DATA9 PIPETX7DATA9 <== PCIE_2_0 PIPETX7DATA9)
		)
		(element PIPETX7DATA8 1
			(pin PIPETX7DATA8 input)
			(conn PIPETX7DATA8 PIPETX7DATA8 <== PCIE_2_0 PIPETX7DATA8)
		)
		(element PIPETX7DATA7 1
			(pin PIPETX7DATA7 input)
			(conn PIPETX7DATA7 PIPETX7DATA7 <== PCIE_2_0 PIPETX7DATA7)
		)
		(element PIPETX7DATA6 1
			(pin PIPETX7DATA6 input)
			(conn PIPETX7DATA6 PIPETX7DATA6 <== PCIE_2_0 PIPETX7DATA6)
		)
		(element PIPETX7DATA5 1
			(pin PIPETX7DATA5 input)
			(conn PIPETX7DATA5 PIPETX7DATA5 <== PCIE_2_0 PIPETX7DATA5)
		)
		(element PIPETX7DATA4 1
			(pin PIPETX7DATA4 input)
			(conn PIPETX7DATA4 PIPETX7DATA4 <== PCIE_2_0 PIPETX7DATA4)
		)
		(element PIPETX7DATA3 1
			(pin PIPETX7DATA3 input)
			(conn PIPETX7DATA3 PIPETX7DATA3 <== PCIE_2_0 PIPETX7DATA3)
		)
		(element PIPETX7DATA2 1
			(pin PIPETX7DATA2 input)
			(conn PIPETX7DATA2 PIPETX7DATA2 <== PCIE_2_0 PIPETX7DATA2)
		)
		(element PIPETX7DATA1 1
			(pin PIPETX7DATA1 input)
			(conn PIPETX7DATA1 PIPETX7DATA1 <== PCIE_2_0 PIPETX7DATA1)
		)
		(element PIPETX7DATA0 1
			(pin PIPETX7DATA0 input)
			(conn PIPETX7DATA0 PIPETX7DATA0 <== PCIE_2_0 PIPETX7DATA0)
		)
		(element PIPETX7COMPLIANCE 1
			(pin PIPETX7COMPLIANCE input)
			(conn PIPETX7COMPLIANCE PIPETX7COMPLIANCE <== PCIE_2_0 PIPETX7COMPLIANCE)
		)
		(element PIPETX7CHARISK1 1
			(pin PIPETX7CHARISK1 input)
			(conn PIPETX7CHARISK1 PIPETX7CHARISK1 <== PCIE_2_0 PIPETX7CHARISK1)
		)
		(element PIPETX7CHARISK0 1
			(pin PIPETX7CHARISK0 input)
			(conn PIPETX7CHARISK0 PIPETX7CHARISK0 <== PCIE_2_0 PIPETX7CHARISK0)
		)
		(element PIPETX6POWERDOWN1 1
			(pin PIPETX6POWERDOWN1 input)
			(conn PIPETX6POWERDOWN1 PIPETX6POWERDOWN1 <== PCIE_2_0 PIPETX6POWERDOWN1)
		)
		(element PIPETX6POWERDOWN0 1
			(pin PIPETX6POWERDOWN0 input)
			(conn PIPETX6POWERDOWN0 PIPETX6POWERDOWN0 <== PCIE_2_0 PIPETX6POWERDOWN0)
		)
		(element PIPETX6ELECIDLE 1
			(pin PIPETX6ELECIDLE input)
			(conn PIPETX6ELECIDLE PIPETX6ELECIDLE <== PCIE_2_0 PIPETX6ELECIDLE)
		)
		(element PIPETX6DATA15 1
			(pin PIPETX6DATA15 input)
			(conn PIPETX6DATA15 PIPETX6DATA15 <== PCIE_2_0 PIPETX6DATA15)
		)
		(element PIPETX6DATA14 1
			(pin PIPETX6DATA14 input)
			(conn PIPETX6DATA14 PIPETX6DATA14 <== PCIE_2_0 PIPETX6DATA14)
		)
		(element PIPETX6DATA13 1
			(pin PIPETX6DATA13 input)
			(conn PIPETX6DATA13 PIPETX6DATA13 <== PCIE_2_0 PIPETX6DATA13)
		)
		(element PIPETX6DATA12 1
			(pin PIPETX6DATA12 input)
			(conn PIPETX6DATA12 PIPETX6DATA12 <== PCIE_2_0 PIPETX6DATA12)
		)
		(element PIPETX6DATA11 1
			(pin PIPETX6DATA11 input)
			(conn PIPETX6DATA11 PIPETX6DATA11 <== PCIE_2_0 PIPETX6DATA11)
		)
		(element PIPETX6DATA10 1
			(pin PIPETX6DATA10 input)
			(conn PIPETX6DATA10 PIPETX6DATA10 <== PCIE_2_0 PIPETX6DATA10)
		)
		(element PIPETX6DATA9 1
			(pin PIPETX6DATA9 input)
			(conn PIPETX6DATA9 PIPETX6DATA9 <== PCIE_2_0 PIPETX6DATA9)
		)
		(element PIPETX6DATA8 1
			(pin PIPETX6DATA8 input)
			(conn PIPETX6DATA8 PIPETX6DATA8 <== PCIE_2_0 PIPETX6DATA8)
		)
		(element PIPETX6DATA7 1
			(pin PIPETX6DATA7 input)
			(conn PIPETX6DATA7 PIPETX6DATA7 <== PCIE_2_0 PIPETX6DATA7)
		)
		(element PIPETX6DATA6 1
			(pin PIPETX6DATA6 input)
			(conn PIPETX6DATA6 PIPETX6DATA6 <== PCIE_2_0 PIPETX6DATA6)
		)
		(element PIPETX6DATA5 1
			(pin PIPETX6DATA5 input)
			(conn PIPETX6DATA5 PIPETX6DATA5 <== PCIE_2_0 PIPETX6DATA5)
		)
		(element PIPETX6DATA4 1
			(pin PIPETX6DATA4 input)
			(conn PIPETX6DATA4 PIPETX6DATA4 <== PCIE_2_0 PIPETX6DATA4)
		)
		(element PIPETX6DATA3 1
			(pin PIPETX6DATA3 input)
			(conn PIPETX6DATA3 PIPETX6DATA3 <== PCIE_2_0 PIPETX6DATA3)
		)
		(element PIPETX6DATA2 1
			(pin PIPETX6DATA2 input)
			(conn PIPETX6DATA2 PIPETX6DATA2 <== PCIE_2_0 PIPETX6DATA2)
		)
		(element PIPETX6DATA1 1
			(pin PIPETX6DATA1 input)
			(conn PIPETX6DATA1 PIPETX6DATA1 <== PCIE_2_0 PIPETX6DATA1)
		)
		(element PIPETX6DATA0 1
			(pin PIPETX6DATA0 input)
			(conn PIPETX6DATA0 PIPETX6DATA0 <== PCIE_2_0 PIPETX6DATA0)
		)
		(element PIPETX6COMPLIANCE 1
			(pin PIPETX6COMPLIANCE input)
			(conn PIPETX6COMPLIANCE PIPETX6COMPLIANCE <== PCIE_2_0 PIPETX6COMPLIANCE)
		)
		(element PIPETX6CHARISK1 1
			(pin PIPETX6CHARISK1 input)
			(conn PIPETX6CHARISK1 PIPETX6CHARISK1 <== PCIE_2_0 PIPETX6CHARISK1)
		)
		(element PIPETX6CHARISK0 1
			(pin PIPETX6CHARISK0 input)
			(conn PIPETX6CHARISK0 PIPETX6CHARISK0 <== PCIE_2_0 PIPETX6CHARISK0)
		)
		(element PIPETX5POWERDOWN1 1
			(pin PIPETX5POWERDOWN1 input)
			(conn PIPETX5POWERDOWN1 PIPETX5POWERDOWN1 <== PCIE_2_0 PIPETX5POWERDOWN1)
		)
		(element PIPETX5POWERDOWN0 1
			(pin PIPETX5POWERDOWN0 input)
			(conn PIPETX5POWERDOWN0 PIPETX5POWERDOWN0 <== PCIE_2_0 PIPETX5POWERDOWN0)
		)
		(element PIPETX5ELECIDLE 1
			(pin PIPETX5ELECIDLE input)
			(conn PIPETX5ELECIDLE PIPETX5ELECIDLE <== PCIE_2_0 PIPETX5ELECIDLE)
		)
		(element PIPETX5DATA15 1
			(pin PIPETX5DATA15 input)
			(conn PIPETX5DATA15 PIPETX5DATA15 <== PCIE_2_0 PIPETX5DATA15)
		)
		(element PIPETX5DATA14 1
			(pin PIPETX5DATA14 input)
			(conn PIPETX5DATA14 PIPETX5DATA14 <== PCIE_2_0 PIPETX5DATA14)
		)
		(element PIPETX5DATA13 1
			(pin PIPETX5DATA13 input)
			(conn PIPETX5DATA13 PIPETX5DATA13 <== PCIE_2_0 PIPETX5DATA13)
		)
		(element PIPETX5DATA12 1
			(pin PIPETX5DATA12 input)
			(conn PIPETX5DATA12 PIPETX5DATA12 <== PCIE_2_0 PIPETX5DATA12)
		)
		(element PIPETX5DATA11 1
			(pin PIPETX5DATA11 input)
			(conn PIPETX5DATA11 PIPETX5DATA11 <== PCIE_2_0 PIPETX5DATA11)
		)
		(element PIPETX5DATA10 1
			(pin PIPETX5DATA10 input)
			(conn PIPETX5DATA10 PIPETX5DATA10 <== PCIE_2_0 PIPETX5DATA10)
		)
		(element PIPETX5DATA9 1
			(pin PIPETX5DATA9 input)
			(conn PIPETX5DATA9 PIPETX5DATA9 <== PCIE_2_0 PIPETX5DATA9)
		)
		(element PIPETX5DATA8 1
			(pin PIPETX5DATA8 input)
			(conn PIPETX5DATA8 PIPETX5DATA8 <== PCIE_2_0 PIPETX5DATA8)
		)
		(element PIPETX5DATA7 1
			(pin PIPETX5DATA7 input)
			(conn PIPETX5DATA7 PIPETX5DATA7 <== PCIE_2_0 PIPETX5DATA7)
		)
		(element PIPETX5DATA6 1
			(pin PIPETX5DATA6 input)
			(conn PIPETX5DATA6 PIPETX5DATA6 <== PCIE_2_0 PIPETX5DATA6)
		)
		(element PIPETX5DATA5 1
			(pin PIPETX5DATA5 input)
			(conn PIPETX5DATA5 PIPETX5DATA5 <== PCIE_2_0 PIPETX5DATA5)
		)
		(element PIPETX5DATA4 1
			(pin PIPETX5DATA4 input)
			(conn PIPETX5DATA4 PIPETX5DATA4 <== PCIE_2_0 PIPETX5DATA4)
		)
		(element PIPETX5DATA3 1
			(pin PIPETX5DATA3 input)
			(conn PIPETX5DATA3 PIPETX5DATA3 <== PCIE_2_0 PIPETX5DATA3)
		)
		(element PIPETX5DATA2 1
			(pin PIPETX5DATA2 input)
			(conn PIPETX5DATA2 PIPETX5DATA2 <== PCIE_2_0 PIPETX5DATA2)
		)
		(element PIPETX5DATA1 1
			(pin PIPETX5DATA1 input)
			(conn PIPETX5DATA1 PIPETX5DATA1 <== PCIE_2_0 PIPETX5DATA1)
		)
		(element PIPETX5DATA0 1
			(pin PIPETX5DATA0 input)
			(conn PIPETX5DATA0 PIPETX5DATA0 <== PCIE_2_0 PIPETX5DATA0)
		)
		(element PIPETX5COMPLIANCE 1
			(pin PIPETX5COMPLIANCE input)
			(conn PIPETX5COMPLIANCE PIPETX5COMPLIANCE <== PCIE_2_0 PIPETX5COMPLIANCE)
		)
		(element PIPETX5CHARISK1 1
			(pin PIPETX5CHARISK1 input)
			(conn PIPETX5CHARISK1 PIPETX5CHARISK1 <== PCIE_2_0 PIPETX5CHARISK1)
		)
		(element PIPETX5CHARISK0 1
			(pin PIPETX5CHARISK0 input)
			(conn PIPETX5CHARISK0 PIPETX5CHARISK0 <== PCIE_2_0 PIPETX5CHARISK0)
		)
		(element PIPETX4POWERDOWN1 1
			(pin PIPETX4POWERDOWN1 input)
			(conn PIPETX4POWERDOWN1 PIPETX4POWERDOWN1 <== PCIE_2_0 PIPETX4POWERDOWN1)
		)
		(element PIPETX4POWERDOWN0 1
			(pin PIPETX4POWERDOWN0 input)
			(conn PIPETX4POWERDOWN0 PIPETX4POWERDOWN0 <== PCIE_2_0 PIPETX4POWERDOWN0)
		)
		(element PIPETX4ELECIDLE 1
			(pin PIPETX4ELECIDLE input)
			(conn PIPETX4ELECIDLE PIPETX4ELECIDLE <== PCIE_2_0 PIPETX4ELECIDLE)
		)
		(element PIPETX4DATA15 1
			(pin PIPETX4DATA15 input)
			(conn PIPETX4DATA15 PIPETX4DATA15 <== PCIE_2_0 PIPETX4DATA15)
		)
		(element PIPETX4DATA14 1
			(pin PIPETX4DATA14 input)
			(conn PIPETX4DATA14 PIPETX4DATA14 <== PCIE_2_0 PIPETX4DATA14)
		)
		(element PIPETX4DATA13 1
			(pin PIPETX4DATA13 input)
			(conn PIPETX4DATA13 PIPETX4DATA13 <== PCIE_2_0 PIPETX4DATA13)
		)
		(element PIPETX4DATA12 1
			(pin PIPETX4DATA12 input)
			(conn PIPETX4DATA12 PIPETX4DATA12 <== PCIE_2_0 PIPETX4DATA12)
		)
		(element PIPETX4DATA11 1
			(pin PIPETX4DATA11 input)
			(conn PIPETX4DATA11 PIPETX4DATA11 <== PCIE_2_0 PIPETX4DATA11)
		)
		(element PIPETX4DATA10 1
			(pin PIPETX4DATA10 input)
			(conn PIPETX4DATA10 PIPETX4DATA10 <== PCIE_2_0 PIPETX4DATA10)
		)
		(element PIPETX4DATA9 1
			(pin PIPETX4DATA9 input)
			(conn PIPETX4DATA9 PIPETX4DATA9 <== PCIE_2_0 PIPETX4DATA9)
		)
		(element PIPETX4DATA8 1
			(pin PIPETX4DATA8 input)
			(conn PIPETX4DATA8 PIPETX4DATA8 <== PCIE_2_0 PIPETX4DATA8)
		)
		(element PIPETX4DATA7 1
			(pin PIPETX4DATA7 input)
			(conn PIPETX4DATA7 PIPETX4DATA7 <== PCIE_2_0 PIPETX4DATA7)
		)
		(element PIPETX4DATA6 1
			(pin PIPETX4DATA6 input)
			(conn PIPETX4DATA6 PIPETX4DATA6 <== PCIE_2_0 PIPETX4DATA6)
		)
		(element PIPETX4DATA5 1
			(pin PIPETX4DATA5 input)
			(conn PIPETX4DATA5 PIPETX4DATA5 <== PCIE_2_0 PIPETX4DATA5)
		)
		(element PIPETX4DATA4 1
			(pin PIPETX4DATA4 input)
			(conn PIPETX4DATA4 PIPETX4DATA4 <== PCIE_2_0 PIPETX4DATA4)
		)
		(element PIPETX4DATA3 1
			(pin PIPETX4DATA3 input)
			(conn PIPETX4DATA3 PIPETX4DATA3 <== PCIE_2_0 PIPETX4DATA3)
		)
		(element PIPETX4DATA2 1
			(pin PIPETX4DATA2 input)
			(conn PIPETX4DATA2 PIPETX4DATA2 <== PCIE_2_0 PIPETX4DATA2)
		)
		(element PIPETX4DATA1 1
			(pin PIPETX4DATA1 input)
			(conn PIPETX4DATA1 PIPETX4DATA1 <== PCIE_2_0 PIPETX4DATA1)
		)
		(element PIPETX4DATA0 1
			(pin PIPETX4DATA0 input)
			(conn PIPETX4DATA0 PIPETX4DATA0 <== PCIE_2_0 PIPETX4DATA0)
		)
		(element PIPETX4COMPLIANCE 1
			(pin PIPETX4COMPLIANCE input)
			(conn PIPETX4COMPLIANCE PIPETX4COMPLIANCE <== PCIE_2_0 PIPETX4COMPLIANCE)
		)
		(element PIPETX4CHARISK1 1
			(pin PIPETX4CHARISK1 input)
			(conn PIPETX4CHARISK1 PIPETX4CHARISK1 <== PCIE_2_0 PIPETX4CHARISK1)
		)
		(element PIPETX4CHARISK0 1
			(pin PIPETX4CHARISK0 input)
			(conn PIPETX4CHARISK0 PIPETX4CHARISK0 <== PCIE_2_0 PIPETX4CHARISK0)
		)
		(element PIPETX3POWERDOWN1 1
			(pin PIPETX3POWERDOWN1 input)
			(conn PIPETX3POWERDOWN1 PIPETX3POWERDOWN1 <== PCIE_2_0 PIPETX3POWERDOWN1)
		)
		(element PIPETX3POWERDOWN0 1
			(pin PIPETX3POWERDOWN0 input)
			(conn PIPETX3POWERDOWN0 PIPETX3POWERDOWN0 <== PCIE_2_0 PIPETX3POWERDOWN0)
		)
		(element PIPETX3ELECIDLE 1
			(pin PIPETX3ELECIDLE input)
			(conn PIPETX3ELECIDLE PIPETX3ELECIDLE <== PCIE_2_0 PIPETX3ELECIDLE)
		)
		(element PIPETX3DATA15 1
			(pin PIPETX3DATA15 input)
			(conn PIPETX3DATA15 PIPETX3DATA15 <== PCIE_2_0 PIPETX3DATA15)
		)
		(element PIPETX3DATA14 1
			(pin PIPETX3DATA14 input)
			(conn PIPETX3DATA14 PIPETX3DATA14 <== PCIE_2_0 PIPETX3DATA14)
		)
		(element PIPETX3DATA13 1
			(pin PIPETX3DATA13 input)
			(conn PIPETX3DATA13 PIPETX3DATA13 <== PCIE_2_0 PIPETX3DATA13)
		)
		(element PIPETX3DATA12 1
			(pin PIPETX3DATA12 input)
			(conn PIPETX3DATA12 PIPETX3DATA12 <== PCIE_2_0 PIPETX3DATA12)
		)
		(element PIPETX3DATA11 1
			(pin PIPETX3DATA11 input)
			(conn PIPETX3DATA11 PIPETX3DATA11 <== PCIE_2_0 PIPETX3DATA11)
		)
		(element PIPETX3DATA10 1
			(pin PIPETX3DATA10 input)
			(conn PIPETX3DATA10 PIPETX3DATA10 <== PCIE_2_0 PIPETX3DATA10)
		)
		(element PIPETX3DATA9 1
			(pin PIPETX3DATA9 input)
			(conn PIPETX3DATA9 PIPETX3DATA9 <== PCIE_2_0 PIPETX3DATA9)
		)
		(element PIPETX3DATA8 1
			(pin PIPETX3DATA8 input)
			(conn PIPETX3DATA8 PIPETX3DATA8 <== PCIE_2_0 PIPETX3DATA8)
		)
		(element PIPETX3DATA7 1
			(pin PIPETX3DATA7 input)
			(conn PIPETX3DATA7 PIPETX3DATA7 <== PCIE_2_0 PIPETX3DATA7)
		)
		(element PIPETX3DATA6 1
			(pin PIPETX3DATA6 input)
			(conn PIPETX3DATA6 PIPETX3DATA6 <== PCIE_2_0 PIPETX3DATA6)
		)
		(element PIPETX3DATA5 1
			(pin PIPETX3DATA5 input)
			(conn PIPETX3DATA5 PIPETX3DATA5 <== PCIE_2_0 PIPETX3DATA5)
		)
		(element PIPETX3DATA4 1
			(pin PIPETX3DATA4 input)
			(conn PIPETX3DATA4 PIPETX3DATA4 <== PCIE_2_0 PIPETX3DATA4)
		)
		(element PIPETX3DATA3 1
			(pin PIPETX3DATA3 input)
			(conn PIPETX3DATA3 PIPETX3DATA3 <== PCIE_2_0 PIPETX3DATA3)
		)
		(element PIPETX3DATA2 1
			(pin PIPETX3DATA2 input)
			(conn PIPETX3DATA2 PIPETX3DATA2 <== PCIE_2_0 PIPETX3DATA2)
		)
		(element PIPETX3DATA1 1
			(pin PIPETX3DATA1 input)
			(conn PIPETX3DATA1 PIPETX3DATA1 <== PCIE_2_0 PIPETX3DATA1)
		)
		(element PIPETX3DATA0 1
			(pin PIPETX3DATA0 input)
			(conn PIPETX3DATA0 PIPETX3DATA0 <== PCIE_2_0 PIPETX3DATA0)
		)
		(element PIPETX3COMPLIANCE 1
			(pin PIPETX3COMPLIANCE input)
			(conn PIPETX3COMPLIANCE PIPETX3COMPLIANCE <== PCIE_2_0 PIPETX3COMPLIANCE)
		)
		(element PIPETX3CHARISK1 1
			(pin PIPETX3CHARISK1 input)
			(conn PIPETX3CHARISK1 PIPETX3CHARISK1 <== PCIE_2_0 PIPETX3CHARISK1)
		)
		(element PIPETX3CHARISK0 1
			(pin PIPETX3CHARISK0 input)
			(conn PIPETX3CHARISK0 PIPETX3CHARISK0 <== PCIE_2_0 PIPETX3CHARISK0)
		)
		(element PIPETX2POWERDOWN1 1
			(pin PIPETX2POWERDOWN1 input)
			(conn PIPETX2POWERDOWN1 PIPETX2POWERDOWN1 <== PCIE_2_0 PIPETX2POWERDOWN1)
		)
		(element PIPETX2POWERDOWN0 1
			(pin PIPETX2POWERDOWN0 input)
			(conn PIPETX2POWERDOWN0 PIPETX2POWERDOWN0 <== PCIE_2_0 PIPETX2POWERDOWN0)
		)
		(element PIPETX2ELECIDLE 1
			(pin PIPETX2ELECIDLE input)
			(conn PIPETX2ELECIDLE PIPETX2ELECIDLE <== PCIE_2_0 PIPETX2ELECIDLE)
		)
		(element PIPETX2DATA15 1
			(pin PIPETX2DATA15 input)
			(conn PIPETX2DATA15 PIPETX2DATA15 <== PCIE_2_0 PIPETX2DATA15)
		)
		(element PIPETX2DATA14 1
			(pin PIPETX2DATA14 input)
			(conn PIPETX2DATA14 PIPETX2DATA14 <== PCIE_2_0 PIPETX2DATA14)
		)
		(element PIPETX2DATA13 1
			(pin PIPETX2DATA13 input)
			(conn PIPETX2DATA13 PIPETX2DATA13 <== PCIE_2_0 PIPETX2DATA13)
		)
		(element PIPETX2DATA12 1
			(pin PIPETX2DATA12 input)
			(conn PIPETX2DATA12 PIPETX2DATA12 <== PCIE_2_0 PIPETX2DATA12)
		)
		(element PIPETX2DATA11 1
			(pin PIPETX2DATA11 input)
			(conn PIPETX2DATA11 PIPETX2DATA11 <== PCIE_2_0 PIPETX2DATA11)
		)
		(element PIPETX2DATA10 1
			(pin PIPETX2DATA10 input)
			(conn PIPETX2DATA10 PIPETX2DATA10 <== PCIE_2_0 PIPETX2DATA10)
		)
		(element PIPETX2DATA9 1
			(pin PIPETX2DATA9 input)
			(conn PIPETX2DATA9 PIPETX2DATA9 <== PCIE_2_0 PIPETX2DATA9)
		)
		(element PIPETX2DATA8 1
			(pin PIPETX2DATA8 input)
			(conn PIPETX2DATA8 PIPETX2DATA8 <== PCIE_2_0 PIPETX2DATA8)
		)
		(element PIPETX2DATA7 1
			(pin PIPETX2DATA7 input)
			(conn PIPETX2DATA7 PIPETX2DATA7 <== PCIE_2_0 PIPETX2DATA7)
		)
		(element PIPETX2DATA6 1
			(pin PIPETX2DATA6 input)
			(conn PIPETX2DATA6 PIPETX2DATA6 <== PCIE_2_0 PIPETX2DATA6)
		)
		(element PIPETX2DATA5 1
			(pin PIPETX2DATA5 input)
			(conn PIPETX2DATA5 PIPETX2DATA5 <== PCIE_2_0 PIPETX2DATA5)
		)
		(element PIPETX2DATA4 1
			(pin PIPETX2DATA4 input)
			(conn PIPETX2DATA4 PIPETX2DATA4 <== PCIE_2_0 PIPETX2DATA4)
		)
		(element PIPETX2DATA3 1
			(pin PIPETX2DATA3 input)
			(conn PIPETX2DATA3 PIPETX2DATA3 <== PCIE_2_0 PIPETX2DATA3)
		)
		(element PIPETX2DATA2 1
			(pin PIPETX2DATA2 input)
			(conn PIPETX2DATA2 PIPETX2DATA2 <== PCIE_2_0 PIPETX2DATA2)
		)
		(element PIPETX2DATA1 1
			(pin PIPETX2DATA1 input)
			(conn PIPETX2DATA1 PIPETX2DATA1 <== PCIE_2_0 PIPETX2DATA1)
		)
		(element PIPETX2DATA0 1
			(pin PIPETX2DATA0 input)
			(conn PIPETX2DATA0 PIPETX2DATA0 <== PCIE_2_0 PIPETX2DATA0)
		)
		(element PIPETX2COMPLIANCE 1
			(pin PIPETX2COMPLIANCE input)
			(conn PIPETX2COMPLIANCE PIPETX2COMPLIANCE <== PCIE_2_0 PIPETX2COMPLIANCE)
		)
		(element PIPETX2CHARISK1 1
			(pin PIPETX2CHARISK1 input)
			(conn PIPETX2CHARISK1 PIPETX2CHARISK1 <== PCIE_2_0 PIPETX2CHARISK1)
		)
		(element PIPETX2CHARISK0 1
			(pin PIPETX2CHARISK0 input)
			(conn PIPETX2CHARISK0 PIPETX2CHARISK0 <== PCIE_2_0 PIPETX2CHARISK0)
		)
		(element PIPETX1POWERDOWN1 1
			(pin PIPETX1POWERDOWN1 input)
			(conn PIPETX1POWERDOWN1 PIPETX1POWERDOWN1 <== PCIE_2_0 PIPETX1POWERDOWN1)
		)
		(element PIPETX1POWERDOWN0 1
			(pin PIPETX1POWERDOWN0 input)
			(conn PIPETX1POWERDOWN0 PIPETX1POWERDOWN0 <== PCIE_2_0 PIPETX1POWERDOWN0)
		)
		(element PIPETX1ELECIDLE 1
			(pin PIPETX1ELECIDLE input)
			(conn PIPETX1ELECIDLE PIPETX1ELECIDLE <== PCIE_2_0 PIPETX1ELECIDLE)
		)
		(element PIPETX1DATA15 1
			(pin PIPETX1DATA15 input)
			(conn PIPETX1DATA15 PIPETX1DATA15 <== PCIE_2_0 PIPETX1DATA15)
		)
		(element PIPETX1DATA14 1
			(pin PIPETX1DATA14 input)
			(conn PIPETX1DATA14 PIPETX1DATA14 <== PCIE_2_0 PIPETX1DATA14)
		)
		(element PIPETX1DATA13 1
			(pin PIPETX1DATA13 input)
			(conn PIPETX1DATA13 PIPETX1DATA13 <== PCIE_2_0 PIPETX1DATA13)
		)
		(element PIPETX1DATA12 1
			(pin PIPETX1DATA12 input)
			(conn PIPETX1DATA12 PIPETX1DATA12 <== PCIE_2_0 PIPETX1DATA12)
		)
		(element PIPETX1DATA11 1
			(pin PIPETX1DATA11 input)
			(conn PIPETX1DATA11 PIPETX1DATA11 <== PCIE_2_0 PIPETX1DATA11)
		)
		(element PIPETX1DATA10 1
			(pin PIPETX1DATA10 input)
			(conn PIPETX1DATA10 PIPETX1DATA10 <== PCIE_2_0 PIPETX1DATA10)
		)
		(element PIPETX1DATA9 1
			(pin PIPETX1DATA9 input)
			(conn PIPETX1DATA9 PIPETX1DATA9 <== PCIE_2_0 PIPETX1DATA9)
		)
		(element PIPETX1DATA8 1
			(pin PIPETX1DATA8 input)
			(conn PIPETX1DATA8 PIPETX1DATA8 <== PCIE_2_0 PIPETX1DATA8)
		)
		(element PIPETX1DATA7 1
			(pin PIPETX1DATA7 input)
			(conn PIPETX1DATA7 PIPETX1DATA7 <== PCIE_2_0 PIPETX1DATA7)
		)
		(element PIPETX1DATA6 1
			(pin PIPETX1DATA6 input)
			(conn PIPETX1DATA6 PIPETX1DATA6 <== PCIE_2_0 PIPETX1DATA6)
		)
		(element PIPETX1DATA5 1
			(pin PIPETX1DATA5 input)
			(conn PIPETX1DATA5 PIPETX1DATA5 <== PCIE_2_0 PIPETX1DATA5)
		)
		(element PIPETX1DATA4 1
			(pin PIPETX1DATA4 input)
			(conn PIPETX1DATA4 PIPETX1DATA4 <== PCIE_2_0 PIPETX1DATA4)
		)
		(element PIPETX1DATA3 1
			(pin PIPETX1DATA3 input)
			(conn PIPETX1DATA3 PIPETX1DATA3 <== PCIE_2_0 PIPETX1DATA3)
		)
		(element PIPETX1DATA2 1
			(pin PIPETX1DATA2 input)
			(conn PIPETX1DATA2 PIPETX1DATA2 <== PCIE_2_0 PIPETX1DATA2)
		)
		(element PIPETX1DATA1 1
			(pin PIPETX1DATA1 input)
			(conn PIPETX1DATA1 PIPETX1DATA1 <== PCIE_2_0 PIPETX1DATA1)
		)
		(element PIPETX1DATA0 1
			(pin PIPETX1DATA0 input)
			(conn PIPETX1DATA0 PIPETX1DATA0 <== PCIE_2_0 PIPETX1DATA0)
		)
		(element PIPETX1COMPLIANCE 1
			(pin PIPETX1COMPLIANCE input)
			(conn PIPETX1COMPLIANCE PIPETX1COMPLIANCE <== PCIE_2_0 PIPETX1COMPLIANCE)
		)
		(element PIPETX1CHARISK1 1
			(pin PIPETX1CHARISK1 input)
			(conn PIPETX1CHARISK1 PIPETX1CHARISK1 <== PCIE_2_0 PIPETX1CHARISK1)
		)
		(element PIPETX1CHARISK0 1
			(pin PIPETX1CHARISK0 input)
			(conn PIPETX1CHARISK0 PIPETX1CHARISK0 <== PCIE_2_0 PIPETX1CHARISK0)
		)
		(element PIPETX0POWERDOWN1 1
			(pin PIPETX0POWERDOWN1 input)
			(conn PIPETX0POWERDOWN1 PIPETX0POWERDOWN1 <== PCIE_2_0 PIPETX0POWERDOWN1)
		)
		(element PIPETX0POWERDOWN0 1
			(pin PIPETX0POWERDOWN0 input)
			(conn PIPETX0POWERDOWN0 PIPETX0POWERDOWN0 <== PCIE_2_0 PIPETX0POWERDOWN0)
		)
		(element PIPETX0ELECIDLE 1
			(pin PIPETX0ELECIDLE input)
			(conn PIPETX0ELECIDLE PIPETX0ELECIDLE <== PCIE_2_0 PIPETX0ELECIDLE)
		)
		(element PIPETX0DATA15 1
			(pin PIPETX0DATA15 input)
			(conn PIPETX0DATA15 PIPETX0DATA15 <== PCIE_2_0 PIPETX0DATA15)
		)
		(element PIPETX0DATA14 1
			(pin PIPETX0DATA14 input)
			(conn PIPETX0DATA14 PIPETX0DATA14 <== PCIE_2_0 PIPETX0DATA14)
		)
		(element PIPETX0DATA13 1
			(pin PIPETX0DATA13 input)
			(conn PIPETX0DATA13 PIPETX0DATA13 <== PCIE_2_0 PIPETX0DATA13)
		)
		(element PIPETX0DATA12 1
			(pin PIPETX0DATA12 input)
			(conn PIPETX0DATA12 PIPETX0DATA12 <== PCIE_2_0 PIPETX0DATA12)
		)
		(element PIPETX0DATA11 1
			(pin PIPETX0DATA11 input)
			(conn PIPETX0DATA11 PIPETX0DATA11 <== PCIE_2_0 PIPETX0DATA11)
		)
		(element PIPETX0DATA10 1
			(pin PIPETX0DATA10 input)
			(conn PIPETX0DATA10 PIPETX0DATA10 <== PCIE_2_0 PIPETX0DATA10)
		)
		(element PIPETX0DATA9 1
			(pin PIPETX0DATA9 input)
			(conn PIPETX0DATA9 PIPETX0DATA9 <== PCIE_2_0 PIPETX0DATA9)
		)
		(element PIPETX0DATA8 1
			(pin PIPETX0DATA8 input)
			(conn PIPETX0DATA8 PIPETX0DATA8 <== PCIE_2_0 PIPETX0DATA8)
		)
		(element PIPETX0DATA7 1
			(pin PIPETX0DATA7 input)
			(conn PIPETX0DATA7 PIPETX0DATA7 <== PCIE_2_0 PIPETX0DATA7)
		)
		(element PIPETX0DATA6 1
			(pin PIPETX0DATA6 input)
			(conn PIPETX0DATA6 PIPETX0DATA6 <== PCIE_2_0 PIPETX0DATA6)
		)
		(element PIPETX0DATA5 1
			(pin PIPETX0DATA5 input)
			(conn PIPETX0DATA5 PIPETX0DATA5 <== PCIE_2_0 PIPETX0DATA5)
		)
		(element PIPETX0DATA4 1
			(pin PIPETX0DATA4 input)
			(conn PIPETX0DATA4 PIPETX0DATA4 <== PCIE_2_0 PIPETX0DATA4)
		)
		(element PIPETX0DATA3 1
			(pin PIPETX0DATA3 input)
			(conn PIPETX0DATA3 PIPETX0DATA3 <== PCIE_2_0 PIPETX0DATA3)
		)
		(element PIPETX0DATA2 1
			(pin PIPETX0DATA2 input)
			(conn PIPETX0DATA2 PIPETX0DATA2 <== PCIE_2_0 PIPETX0DATA2)
		)
		(element PIPETX0DATA1 1
			(pin PIPETX0DATA1 input)
			(conn PIPETX0DATA1 PIPETX0DATA1 <== PCIE_2_0 PIPETX0DATA1)
		)
		(element PIPETX0DATA0 1
			(pin PIPETX0DATA0 input)
			(conn PIPETX0DATA0 PIPETX0DATA0 <== PCIE_2_0 PIPETX0DATA0)
		)
		(element PIPETX0COMPLIANCE 1
			(pin PIPETX0COMPLIANCE input)
			(conn PIPETX0COMPLIANCE PIPETX0COMPLIANCE <== PCIE_2_0 PIPETX0COMPLIANCE)
		)
		(element PIPETX0CHARISK1 1
			(pin PIPETX0CHARISK1 input)
			(conn PIPETX0CHARISK1 PIPETX0CHARISK1 <== PCIE_2_0 PIPETX0CHARISK1)
		)
		(element PIPETX0CHARISK0 1
			(pin PIPETX0CHARISK0 input)
			(conn PIPETX0CHARISK0 PIPETX0CHARISK0 <== PCIE_2_0 PIPETX0CHARISK0)
		)
		(element PIPETXRESET 1
			(pin PIPETXRESET input)
			(conn PIPETXRESET PIPETXRESET <== PCIE_2_0 PIPETXRESET)
		)
		(element PIPETXRCVRDET 1
			(pin PIPETXRCVRDET input)
			(conn PIPETXRCVRDET PIPETXRCVRDET <== PCIE_2_0 PIPETXRCVRDET)
		)
		(element PIPETXRATE 1
			(pin PIPETXRATE input)
			(conn PIPETXRATE PIPETXRATE <== PCIE_2_0 PIPETXRATE)
		)
		(element PIPETXMARGIN2 1
			(pin PIPETXMARGIN2 input)
			(conn PIPETXMARGIN2 PIPETXMARGIN2 <== PCIE_2_0 PIPETXMARGIN2)
		)
		(element PIPETXMARGIN1 1
			(pin PIPETXMARGIN1 input)
			(conn PIPETXMARGIN1 PIPETXMARGIN1 <== PCIE_2_0 PIPETXMARGIN1)
		)
		(element PIPETXMARGIN0 1
			(pin PIPETXMARGIN0 input)
			(conn PIPETXMARGIN0 PIPETXMARGIN0 <== PCIE_2_0 PIPETXMARGIN0)
		)
		(element PIPETXDEEMPH 1
			(pin PIPETXDEEMPH input)
			(conn PIPETXDEEMPH PIPETXDEEMPH <== PCIE_2_0 PIPETXDEEMPH)
		)
		(element PIPERX7VALID 1
			(pin PIPERX7VALID output)
			(conn PIPERX7VALID PIPERX7VALID ==> PCIE_2_0 PIPERX7VALID)
		)
		(element PIPERX7STATUS2 1
			(pin PIPERX7STATUS2 output)
			(conn PIPERX7STATUS2 PIPERX7STATUS2 ==> PCIE_2_0 PIPERX7STATUS2)
		)
		(element PIPERX7STATUS1 1
			(pin PIPERX7STATUS1 output)
			(conn PIPERX7STATUS1 PIPERX7STATUS1 ==> PCIE_2_0 PIPERX7STATUS1)
		)
		(element PIPERX7STATUS0 1
			(pin PIPERX7STATUS0 output)
			(conn PIPERX7STATUS0 PIPERX7STATUS0 ==> PCIE_2_0 PIPERX7STATUS0)
		)
		(element PIPERX7POLARITY 1
			(pin PIPERX7POLARITY input)
			(conn PIPERX7POLARITY PIPERX7POLARITY <== PCIE_2_0 PIPERX7POLARITY)
		)
		(element PIPERX7PHYSTATUS 1
			(pin PIPERX7PHYSTATUS output)
			(conn PIPERX7PHYSTATUS PIPERX7PHYSTATUS ==> PCIE_2_0 PIPERX7PHYSTATUS)
		)
		(element PIPERX7ELECIDLE 1
			(pin PIPERX7ELECIDLE output)
			(conn PIPERX7ELECIDLE PIPERX7ELECIDLE ==> PCIE_2_0 PIPERX7ELECIDLE)
		)
		(element PIPERX7DATA15 1
			(pin PIPERX7DATA15 output)
			(conn PIPERX7DATA15 PIPERX7DATA15 ==> PCIE_2_0 PIPERX7DATA15)
		)
		(element PIPERX7DATA14 1
			(pin PIPERX7DATA14 output)
			(conn PIPERX7DATA14 PIPERX7DATA14 ==> PCIE_2_0 PIPERX7DATA14)
		)
		(element PIPERX7DATA13 1
			(pin PIPERX7DATA13 output)
			(conn PIPERX7DATA13 PIPERX7DATA13 ==> PCIE_2_0 PIPERX7DATA13)
		)
		(element PIPERX7DATA12 1
			(pin PIPERX7DATA12 output)
			(conn PIPERX7DATA12 PIPERX7DATA12 ==> PCIE_2_0 PIPERX7DATA12)
		)
		(element PIPERX7DATA11 1
			(pin PIPERX7DATA11 output)
			(conn PIPERX7DATA11 PIPERX7DATA11 ==> PCIE_2_0 PIPERX7DATA11)
		)
		(element PIPERX7DATA10 1
			(pin PIPERX7DATA10 output)
			(conn PIPERX7DATA10 PIPERX7DATA10 ==> PCIE_2_0 PIPERX7DATA10)
		)
		(element PIPERX7DATA9 1
			(pin PIPERX7DATA9 output)
			(conn PIPERX7DATA9 PIPERX7DATA9 ==> PCIE_2_0 PIPERX7DATA9)
		)
		(element PIPERX7DATA8 1
			(pin PIPERX7DATA8 output)
			(conn PIPERX7DATA8 PIPERX7DATA8 ==> PCIE_2_0 PIPERX7DATA8)
		)
		(element PIPERX7DATA7 1
			(pin PIPERX7DATA7 output)
			(conn PIPERX7DATA7 PIPERX7DATA7 ==> PCIE_2_0 PIPERX7DATA7)
		)
		(element PIPERX7DATA6 1
			(pin PIPERX7DATA6 output)
			(conn PIPERX7DATA6 PIPERX7DATA6 ==> PCIE_2_0 PIPERX7DATA6)
		)
		(element PIPERX7DATA5 1
			(pin PIPERX7DATA5 output)
			(conn PIPERX7DATA5 PIPERX7DATA5 ==> PCIE_2_0 PIPERX7DATA5)
		)
		(element PIPERX7DATA4 1
			(pin PIPERX7DATA4 output)
			(conn PIPERX7DATA4 PIPERX7DATA4 ==> PCIE_2_0 PIPERX7DATA4)
		)
		(element PIPERX7DATA3 1
			(pin PIPERX7DATA3 output)
			(conn PIPERX7DATA3 PIPERX7DATA3 ==> PCIE_2_0 PIPERX7DATA3)
		)
		(element PIPERX7DATA2 1
			(pin PIPERX7DATA2 output)
			(conn PIPERX7DATA2 PIPERX7DATA2 ==> PCIE_2_0 PIPERX7DATA2)
		)
		(element PIPERX7DATA1 1
			(pin PIPERX7DATA1 output)
			(conn PIPERX7DATA1 PIPERX7DATA1 ==> PCIE_2_0 PIPERX7DATA1)
		)
		(element PIPERX7DATA0 1
			(pin PIPERX7DATA0 output)
			(conn PIPERX7DATA0 PIPERX7DATA0 ==> PCIE_2_0 PIPERX7DATA0)
		)
		(element PIPERX7CHARISK1 1
			(pin PIPERX7CHARISK1 output)
			(conn PIPERX7CHARISK1 PIPERX7CHARISK1 ==> PCIE_2_0 PIPERX7CHARISK1)
		)
		(element PIPERX7CHARISK0 1
			(pin PIPERX7CHARISK0 output)
			(conn PIPERX7CHARISK0 PIPERX7CHARISK0 ==> PCIE_2_0 PIPERX7CHARISK0)
		)
		(element PIPERX7CHANISALIGNED 1
			(pin PIPERX7CHANISALIGNED output)
			(conn PIPERX7CHANISALIGNED PIPERX7CHANISALIGNED ==> PCIE_2_0 PIPERX7CHANISALIGNED)
		)
		(element PIPERX6VALID 1
			(pin PIPERX6VALID output)
			(conn PIPERX6VALID PIPERX6VALID ==> PCIE_2_0 PIPERX6VALID)
		)
		(element PIPERX6STATUS2 1
			(pin PIPERX6STATUS2 output)
			(conn PIPERX6STATUS2 PIPERX6STATUS2 ==> PCIE_2_0 PIPERX6STATUS2)
		)
		(element PIPERX6STATUS1 1
			(pin PIPERX6STATUS1 output)
			(conn PIPERX6STATUS1 PIPERX6STATUS1 ==> PCIE_2_0 PIPERX6STATUS1)
		)
		(element PIPERX6STATUS0 1
			(pin PIPERX6STATUS0 output)
			(conn PIPERX6STATUS0 PIPERX6STATUS0 ==> PCIE_2_0 PIPERX6STATUS0)
		)
		(element PIPERX6POLARITY 1
			(pin PIPERX6POLARITY input)
			(conn PIPERX6POLARITY PIPERX6POLARITY <== PCIE_2_0 PIPERX6POLARITY)
		)
		(element PIPERX6PHYSTATUS 1
			(pin PIPERX6PHYSTATUS output)
			(conn PIPERX6PHYSTATUS PIPERX6PHYSTATUS ==> PCIE_2_0 PIPERX6PHYSTATUS)
		)
		(element PIPERX6ELECIDLE 1
			(pin PIPERX6ELECIDLE output)
			(conn PIPERX6ELECIDLE PIPERX6ELECIDLE ==> PCIE_2_0 PIPERX6ELECIDLE)
		)
		(element PIPERX6DATA15 1
			(pin PIPERX6DATA15 output)
			(conn PIPERX6DATA15 PIPERX6DATA15 ==> PCIE_2_0 PIPERX6DATA15)
		)
		(element PIPERX6DATA14 1
			(pin PIPERX6DATA14 output)
			(conn PIPERX6DATA14 PIPERX6DATA14 ==> PCIE_2_0 PIPERX6DATA14)
		)
		(element PIPERX6DATA13 1
			(pin PIPERX6DATA13 output)
			(conn PIPERX6DATA13 PIPERX6DATA13 ==> PCIE_2_0 PIPERX6DATA13)
		)
		(element PIPERX6DATA12 1
			(pin PIPERX6DATA12 output)
			(conn PIPERX6DATA12 PIPERX6DATA12 ==> PCIE_2_0 PIPERX6DATA12)
		)
		(element PIPERX6DATA11 1
			(pin PIPERX6DATA11 output)
			(conn PIPERX6DATA11 PIPERX6DATA11 ==> PCIE_2_0 PIPERX6DATA11)
		)
		(element PIPERX6DATA10 1
			(pin PIPERX6DATA10 output)
			(conn PIPERX6DATA10 PIPERX6DATA10 ==> PCIE_2_0 PIPERX6DATA10)
		)
		(element PIPERX6DATA9 1
			(pin PIPERX6DATA9 output)
			(conn PIPERX6DATA9 PIPERX6DATA9 ==> PCIE_2_0 PIPERX6DATA9)
		)
		(element PIPERX6DATA8 1
			(pin PIPERX6DATA8 output)
			(conn PIPERX6DATA8 PIPERX6DATA8 ==> PCIE_2_0 PIPERX6DATA8)
		)
		(element PIPERX6DATA7 1
			(pin PIPERX6DATA7 output)
			(conn PIPERX6DATA7 PIPERX6DATA7 ==> PCIE_2_0 PIPERX6DATA7)
		)
		(element PIPERX6DATA6 1
			(pin PIPERX6DATA6 output)
			(conn PIPERX6DATA6 PIPERX6DATA6 ==> PCIE_2_0 PIPERX6DATA6)
		)
		(element PIPERX6DATA5 1
			(pin PIPERX6DATA5 output)
			(conn PIPERX6DATA5 PIPERX6DATA5 ==> PCIE_2_0 PIPERX6DATA5)
		)
		(element PIPERX6DATA4 1
			(pin PIPERX6DATA4 output)
			(conn PIPERX6DATA4 PIPERX6DATA4 ==> PCIE_2_0 PIPERX6DATA4)
		)
		(element PIPERX6DATA3 1
			(pin PIPERX6DATA3 output)
			(conn PIPERX6DATA3 PIPERX6DATA3 ==> PCIE_2_0 PIPERX6DATA3)
		)
		(element PIPERX6DATA2 1
			(pin PIPERX6DATA2 output)
			(conn PIPERX6DATA2 PIPERX6DATA2 ==> PCIE_2_0 PIPERX6DATA2)
		)
		(element PIPERX6DATA1 1
			(pin PIPERX6DATA1 output)
			(conn PIPERX6DATA1 PIPERX6DATA1 ==> PCIE_2_0 PIPERX6DATA1)
		)
		(element PIPERX6DATA0 1
			(pin PIPERX6DATA0 output)
			(conn PIPERX6DATA0 PIPERX6DATA0 ==> PCIE_2_0 PIPERX6DATA0)
		)
		(element PIPERX6CHARISK1 1
			(pin PIPERX6CHARISK1 output)
			(conn PIPERX6CHARISK1 PIPERX6CHARISK1 ==> PCIE_2_0 PIPERX6CHARISK1)
		)
		(element PIPERX6CHARISK0 1
			(pin PIPERX6CHARISK0 output)
			(conn PIPERX6CHARISK0 PIPERX6CHARISK0 ==> PCIE_2_0 PIPERX6CHARISK0)
		)
		(element PIPERX6CHANISALIGNED 1
			(pin PIPERX6CHANISALIGNED output)
			(conn PIPERX6CHANISALIGNED PIPERX6CHANISALIGNED ==> PCIE_2_0 PIPERX6CHANISALIGNED)
		)
		(element PIPERX5VALID 1
			(pin PIPERX5VALID output)
			(conn PIPERX5VALID PIPERX5VALID ==> PCIE_2_0 PIPERX5VALID)
		)
		(element PIPERX5STATUS2 1
			(pin PIPERX5STATUS2 output)
			(conn PIPERX5STATUS2 PIPERX5STATUS2 ==> PCIE_2_0 PIPERX5STATUS2)
		)
		(element PIPERX5STATUS1 1
			(pin PIPERX5STATUS1 output)
			(conn PIPERX5STATUS1 PIPERX5STATUS1 ==> PCIE_2_0 PIPERX5STATUS1)
		)
		(element PIPERX5STATUS0 1
			(pin PIPERX5STATUS0 output)
			(conn PIPERX5STATUS0 PIPERX5STATUS0 ==> PCIE_2_0 PIPERX5STATUS0)
		)
		(element PIPERX5POLARITY 1
			(pin PIPERX5POLARITY input)
			(conn PIPERX5POLARITY PIPERX5POLARITY <== PCIE_2_0 PIPERX5POLARITY)
		)
		(element PIPERX5PHYSTATUS 1
			(pin PIPERX5PHYSTATUS output)
			(conn PIPERX5PHYSTATUS PIPERX5PHYSTATUS ==> PCIE_2_0 PIPERX5PHYSTATUS)
		)
		(element PIPERX5ELECIDLE 1
			(pin PIPERX5ELECIDLE output)
			(conn PIPERX5ELECIDLE PIPERX5ELECIDLE ==> PCIE_2_0 PIPERX5ELECIDLE)
		)
		(element PIPERX5DATA15 1
			(pin PIPERX5DATA15 output)
			(conn PIPERX5DATA15 PIPERX5DATA15 ==> PCIE_2_0 PIPERX5DATA15)
		)
		(element PIPERX5DATA14 1
			(pin PIPERX5DATA14 output)
			(conn PIPERX5DATA14 PIPERX5DATA14 ==> PCIE_2_0 PIPERX5DATA14)
		)
		(element PIPERX5DATA13 1
			(pin PIPERX5DATA13 output)
			(conn PIPERX5DATA13 PIPERX5DATA13 ==> PCIE_2_0 PIPERX5DATA13)
		)
		(element PIPERX5DATA12 1
			(pin PIPERX5DATA12 output)
			(conn PIPERX5DATA12 PIPERX5DATA12 ==> PCIE_2_0 PIPERX5DATA12)
		)
		(element PIPERX5DATA11 1
			(pin PIPERX5DATA11 output)
			(conn PIPERX5DATA11 PIPERX5DATA11 ==> PCIE_2_0 PIPERX5DATA11)
		)
		(element PIPERX5DATA10 1
			(pin PIPERX5DATA10 output)
			(conn PIPERX5DATA10 PIPERX5DATA10 ==> PCIE_2_0 PIPERX5DATA10)
		)
		(element PIPERX5DATA9 1
			(pin PIPERX5DATA9 output)
			(conn PIPERX5DATA9 PIPERX5DATA9 ==> PCIE_2_0 PIPERX5DATA9)
		)
		(element PIPERX5DATA8 1
			(pin PIPERX5DATA8 output)
			(conn PIPERX5DATA8 PIPERX5DATA8 ==> PCIE_2_0 PIPERX5DATA8)
		)
		(element PIPERX5DATA7 1
			(pin PIPERX5DATA7 output)
			(conn PIPERX5DATA7 PIPERX5DATA7 ==> PCIE_2_0 PIPERX5DATA7)
		)
		(element PIPERX5DATA6 1
			(pin PIPERX5DATA6 output)
			(conn PIPERX5DATA6 PIPERX5DATA6 ==> PCIE_2_0 PIPERX5DATA6)
		)
		(element PIPERX5DATA5 1
			(pin PIPERX5DATA5 output)
			(conn PIPERX5DATA5 PIPERX5DATA5 ==> PCIE_2_0 PIPERX5DATA5)
		)
		(element PIPERX5DATA4 1
			(pin PIPERX5DATA4 output)
			(conn PIPERX5DATA4 PIPERX5DATA4 ==> PCIE_2_0 PIPERX5DATA4)
		)
		(element PIPERX5DATA3 1
			(pin PIPERX5DATA3 output)
			(conn PIPERX5DATA3 PIPERX5DATA3 ==> PCIE_2_0 PIPERX5DATA3)
		)
		(element PIPERX5DATA2 1
			(pin PIPERX5DATA2 output)
			(conn PIPERX5DATA2 PIPERX5DATA2 ==> PCIE_2_0 PIPERX5DATA2)
		)
		(element PIPERX5DATA1 1
			(pin PIPERX5DATA1 output)
			(conn PIPERX5DATA1 PIPERX5DATA1 ==> PCIE_2_0 PIPERX5DATA1)
		)
		(element PIPERX5DATA0 1
			(pin PIPERX5DATA0 output)
			(conn PIPERX5DATA0 PIPERX5DATA0 ==> PCIE_2_0 PIPERX5DATA0)
		)
		(element PIPERX5CHARISK1 1
			(pin PIPERX5CHARISK1 output)
			(conn PIPERX5CHARISK1 PIPERX5CHARISK1 ==> PCIE_2_0 PIPERX5CHARISK1)
		)
		(element PIPERX5CHARISK0 1
			(pin PIPERX5CHARISK0 output)
			(conn PIPERX5CHARISK0 PIPERX5CHARISK0 ==> PCIE_2_0 PIPERX5CHARISK0)
		)
		(element PIPERX5CHANISALIGNED 1
			(pin PIPERX5CHANISALIGNED output)
			(conn PIPERX5CHANISALIGNED PIPERX5CHANISALIGNED ==> PCIE_2_0 PIPERX5CHANISALIGNED)
		)
		(element PIPERX4VALID 1
			(pin PIPERX4VALID output)
			(conn PIPERX4VALID PIPERX4VALID ==> PCIE_2_0 PIPERX4VALID)
		)
		(element PIPERX4STATUS2 1
			(pin PIPERX4STATUS2 output)
			(conn PIPERX4STATUS2 PIPERX4STATUS2 ==> PCIE_2_0 PIPERX4STATUS2)
		)
		(element PIPERX4STATUS1 1
			(pin PIPERX4STATUS1 output)
			(conn PIPERX4STATUS1 PIPERX4STATUS1 ==> PCIE_2_0 PIPERX4STATUS1)
		)
		(element PIPERX4STATUS0 1
			(pin PIPERX4STATUS0 output)
			(conn PIPERX4STATUS0 PIPERX4STATUS0 ==> PCIE_2_0 PIPERX4STATUS0)
		)
		(element PIPERX4POLARITY 1
			(pin PIPERX4POLARITY input)
			(conn PIPERX4POLARITY PIPERX4POLARITY <== PCIE_2_0 PIPERX4POLARITY)
		)
		(element PIPERX4PHYSTATUS 1
			(pin PIPERX4PHYSTATUS output)
			(conn PIPERX4PHYSTATUS PIPERX4PHYSTATUS ==> PCIE_2_0 PIPERX4PHYSTATUS)
		)
		(element PIPERX4ELECIDLE 1
			(pin PIPERX4ELECIDLE output)
			(conn PIPERX4ELECIDLE PIPERX4ELECIDLE ==> PCIE_2_0 PIPERX4ELECIDLE)
		)
		(element PIPERX4DATA15 1
			(pin PIPERX4DATA15 output)
			(conn PIPERX4DATA15 PIPERX4DATA15 ==> PCIE_2_0 PIPERX4DATA15)
		)
		(element PIPERX4DATA14 1
			(pin PIPERX4DATA14 output)
			(conn PIPERX4DATA14 PIPERX4DATA14 ==> PCIE_2_0 PIPERX4DATA14)
		)
		(element PIPERX4DATA13 1
			(pin PIPERX4DATA13 output)
			(conn PIPERX4DATA13 PIPERX4DATA13 ==> PCIE_2_0 PIPERX4DATA13)
		)
		(element PIPERX4DATA12 1
			(pin PIPERX4DATA12 output)
			(conn PIPERX4DATA12 PIPERX4DATA12 ==> PCIE_2_0 PIPERX4DATA12)
		)
		(element PIPERX4DATA11 1
			(pin PIPERX4DATA11 output)
			(conn PIPERX4DATA11 PIPERX4DATA11 ==> PCIE_2_0 PIPERX4DATA11)
		)
		(element PIPERX4DATA10 1
			(pin PIPERX4DATA10 output)
			(conn PIPERX4DATA10 PIPERX4DATA10 ==> PCIE_2_0 PIPERX4DATA10)
		)
		(element PIPERX4DATA9 1
			(pin PIPERX4DATA9 output)
			(conn PIPERX4DATA9 PIPERX4DATA9 ==> PCIE_2_0 PIPERX4DATA9)
		)
		(element PIPERX4DATA8 1
			(pin PIPERX4DATA8 output)
			(conn PIPERX4DATA8 PIPERX4DATA8 ==> PCIE_2_0 PIPERX4DATA8)
		)
		(element PIPERX4DATA7 1
			(pin PIPERX4DATA7 output)
			(conn PIPERX4DATA7 PIPERX4DATA7 ==> PCIE_2_0 PIPERX4DATA7)
		)
		(element PIPERX4DATA6 1
			(pin PIPERX4DATA6 output)
			(conn PIPERX4DATA6 PIPERX4DATA6 ==> PCIE_2_0 PIPERX4DATA6)
		)
		(element PIPERX4DATA5 1
			(pin PIPERX4DATA5 output)
			(conn PIPERX4DATA5 PIPERX4DATA5 ==> PCIE_2_0 PIPERX4DATA5)
		)
		(element PIPERX4DATA4 1
			(pin PIPERX4DATA4 output)
			(conn PIPERX4DATA4 PIPERX4DATA4 ==> PCIE_2_0 PIPERX4DATA4)
		)
		(element PIPERX4DATA3 1
			(pin PIPERX4DATA3 output)
			(conn PIPERX4DATA3 PIPERX4DATA3 ==> PCIE_2_0 PIPERX4DATA3)
		)
		(element PIPERX4DATA2 1
			(pin PIPERX4DATA2 output)
			(conn PIPERX4DATA2 PIPERX4DATA2 ==> PCIE_2_0 PIPERX4DATA2)
		)
		(element PIPERX4DATA1 1
			(pin PIPERX4DATA1 output)
			(conn PIPERX4DATA1 PIPERX4DATA1 ==> PCIE_2_0 PIPERX4DATA1)
		)
		(element PIPERX4DATA0 1
			(pin PIPERX4DATA0 output)
			(conn PIPERX4DATA0 PIPERX4DATA0 ==> PCIE_2_0 PIPERX4DATA0)
		)
		(element PIPERX4CHARISK1 1
			(pin PIPERX4CHARISK1 output)
			(conn PIPERX4CHARISK1 PIPERX4CHARISK1 ==> PCIE_2_0 PIPERX4CHARISK1)
		)
		(element PIPERX4CHARISK0 1
			(pin PIPERX4CHARISK0 output)
			(conn PIPERX4CHARISK0 PIPERX4CHARISK0 ==> PCIE_2_0 PIPERX4CHARISK0)
		)
		(element PIPERX4CHANISALIGNED 1
			(pin PIPERX4CHANISALIGNED output)
			(conn PIPERX4CHANISALIGNED PIPERX4CHANISALIGNED ==> PCIE_2_0 PIPERX4CHANISALIGNED)
		)
		(element PIPERX3VALID 1
			(pin PIPERX3VALID output)
			(conn PIPERX3VALID PIPERX3VALID ==> PCIE_2_0 PIPERX3VALID)
		)
		(element PIPERX3STATUS2 1
			(pin PIPERX3STATUS2 output)
			(conn PIPERX3STATUS2 PIPERX3STATUS2 ==> PCIE_2_0 PIPERX3STATUS2)
		)
		(element PIPERX3STATUS1 1
			(pin PIPERX3STATUS1 output)
			(conn PIPERX3STATUS1 PIPERX3STATUS1 ==> PCIE_2_0 PIPERX3STATUS1)
		)
		(element PIPERX3STATUS0 1
			(pin PIPERX3STATUS0 output)
			(conn PIPERX3STATUS0 PIPERX3STATUS0 ==> PCIE_2_0 PIPERX3STATUS0)
		)
		(element PIPERX3POLARITY 1
			(pin PIPERX3POLARITY input)
			(conn PIPERX3POLARITY PIPERX3POLARITY <== PCIE_2_0 PIPERX3POLARITY)
		)
		(element PIPERX3PHYSTATUS 1
			(pin PIPERX3PHYSTATUS output)
			(conn PIPERX3PHYSTATUS PIPERX3PHYSTATUS ==> PCIE_2_0 PIPERX3PHYSTATUS)
		)
		(element PIPERX3ELECIDLE 1
			(pin PIPERX3ELECIDLE output)
			(conn PIPERX3ELECIDLE PIPERX3ELECIDLE ==> PCIE_2_0 PIPERX3ELECIDLE)
		)
		(element PIPERX3DATA15 1
			(pin PIPERX3DATA15 output)
			(conn PIPERX3DATA15 PIPERX3DATA15 ==> PCIE_2_0 PIPERX3DATA15)
		)
		(element PIPERX3DATA14 1
			(pin PIPERX3DATA14 output)
			(conn PIPERX3DATA14 PIPERX3DATA14 ==> PCIE_2_0 PIPERX3DATA14)
		)
		(element PIPERX3DATA13 1
			(pin PIPERX3DATA13 output)
			(conn PIPERX3DATA13 PIPERX3DATA13 ==> PCIE_2_0 PIPERX3DATA13)
		)
		(element PIPERX3DATA12 1
			(pin PIPERX3DATA12 output)
			(conn PIPERX3DATA12 PIPERX3DATA12 ==> PCIE_2_0 PIPERX3DATA12)
		)
		(element PIPERX3DATA11 1
			(pin PIPERX3DATA11 output)
			(conn PIPERX3DATA11 PIPERX3DATA11 ==> PCIE_2_0 PIPERX3DATA11)
		)
		(element PIPERX3DATA10 1
			(pin PIPERX3DATA10 output)
			(conn PIPERX3DATA10 PIPERX3DATA10 ==> PCIE_2_0 PIPERX3DATA10)
		)
		(element PIPERX3DATA9 1
			(pin PIPERX3DATA9 output)
			(conn PIPERX3DATA9 PIPERX3DATA9 ==> PCIE_2_0 PIPERX3DATA9)
		)
		(element PIPERX3DATA8 1
			(pin PIPERX3DATA8 output)
			(conn PIPERX3DATA8 PIPERX3DATA8 ==> PCIE_2_0 PIPERX3DATA8)
		)
		(element PIPERX3DATA7 1
			(pin PIPERX3DATA7 output)
			(conn PIPERX3DATA7 PIPERX3DATA7 ==> PCIE_2_0 PIPERX3DATA7)
		)
		(element PIPERX3DATA6 1
			(pin PIPERX3DATA6 output)
			(conn PIPERX3DATA6 PIPERX3DATA6 ==> PCIE_2_0 PIPERX3DATA6)
		)
		(element PIPERX3DATA5 1
			(pin PIPERX3DATA5 output)
			(conn PIPERX3DATA5 PIPERX3DATA5 ==> PCIE_2_0 PIPERX3DATA5)
		)
		(element PIPERX3DATA4 1
			(pin PIPERX3DATA4 output)
			(conn PIPERX3DATA4 PIPERX3DATA4 ==> PCIE_2_0 PIPERX3DATA4)
		)
		(element PIPERX3DATA3 1
			(pin PIPERX3DATA3 output)
			(conn PIPERX3DATA3 PIPERX3DATA3 ==> PCIE_2_0 PIPERX3DATA3)
		)
		(element PIPERX3DATA2 1
			(pin PIPERX3DATA2 output)
			(conn PIPERX3DATA2 PIPERX3DATA2 ==> PCIE_2_0 PIPERX3DATA2)
		)
		(element PIPERX3DATA1 1
			(pin PIPERX3DATA1 output)
			(conn PIPERX3DATA1 PIPERX3DATA1 ==> PCIE_2_0 PIPERX3DATA1)
		)
		(element PIPERX3DATA0 1
			(pin PIPERX3DATA0 output)
			(conn PIPERX3DATA0 PIPERX3DATA0 ==> PCIE_2_0 PIPERX3DATA0)
		)
		(element PIPERX3CHARISK1 1
			(pin PIPERX3CHARISK1 output)
			(conn PIPERX3CHARISK1 PIPERX3CHARISK1 ==> PCIE_2_0 PIPERX3CHARISK1)
		)
		(element PIPERX3CHARISK0 1
			(pin PIPERX3CHARISK0 output)
			(conn PIPERX3CHARISK0 PIPERX3CHARISK0 ==> PCIE_2_0 PIPERX3CHARISK0)
		)
		(element PIPERX3CHANISALIGNED 1
			(pin PIPERX3CHANISALIGNED output)
			(conn PIPERX3CHANISALIGNED PIPERX3CHANISALIGNED ==> PCIE_2_0 PIPERX3CHANISALIGNED)
		)
		(element PIPERX2VALID 1
			(pin PIPERX2VALID output)
			(conn PIPERX2VALID PIPERX2VALID ==> PCIE_2_0 PIPERX2VALID)
		)
		(element PIPERX2STATUS2 1
			(pin PIPERX2STATUS2 output)
			(conn PIPERX2STATUS2 PIPERX2STATUS2 ==> PCIE_2_0 PIPERX2STATUS2)
		)
		(element PIPERX2STATUS1 1
			(pin PIPERX2STATUS1 output)
			(conn PIPERX2STATUS1 PIPERX2STATUS1 ==> PCIE_2_0 PIPERX2STATUS1)
		)
		(element PIPERX2STATUS0 1
			(pin PIPERX2STATUS0 output)
			(conn PIPERX2STATUS0 PIPERX2STATUS0 ==> PCIE_2_0 PIPERX2STATUS0)
		)
		(element PIPERX2POLARITY 1
			(pin PIPERX2POLARITY input)
			(conn PIPERX2POLARITY PIPERX2POLARITY <== PCIE_2_0 PIPERX2POLARITY)
		)
		(element PIPERX2PHYSTATUS 1
			(pin PIPERX2PHYSTATUS output)
			(conn PIPERX2PHYSTATUS PIPERX2PHYSTATUS ==> PCIE_2_0 PIPERX2PHYSTATUS)
		)
		(element PIPERX2ELECIDLE 1
			(pin PIPERX2ELECIDLE output)
			(conn PIPERX2ELECIDLE PIPERX2ELECIDLE ==> PCIE_2_0 PIPERX2ELECIDLE)
		)
		(element PIPERX2DATA15 1
			(pin PIPERX2DATA15 output)
			(conn PIPERX2DATA15 PIPERX2DATA15 ==> PCIE_2_0 PIPERX2DATA15)
		)
		(element PIPERX2DATA14 1
			(pin PIPERX2DATA14 output)
			(conn PIPERX2DATA14 PIPERX2DATA14 ==> PCIE_2_0 PIPERX2DATA14)
		)
		(element PIPERX2DATA13 1
			(pin PIPERX2DATA13 output)
			(conn PIPERX2DATA13 PIPERX2DATA13 ==> PCIE_2_0 PIPERX2DATA13)
		)
		(element PIPERX2DATA12 1
			(pin PIPERX2DATA12 output)
			(conn PIPERX2DATA12 PIPERX2DATA12 ==> PCIE_2_0 PIPERX2DATA12)
		)
		(element PIPERX2DATA11 1
			(pin PIPERX2DATA11 output)
			(conn PIPERX2DATA11 PIPERX2DATA11 ==> PCIE_2_0 PIPERX2DATA11)
		)
		(element PIPERX2DATA10 1
			(pin PIPERX2DATA10 output)
			(conn PIPERX2DATA10 PIPERX2DATA10 ==> PCIE_2_0 PIPERX2DATA10)
		)
		(element PIPERX2DATA9 1
			(pin PIPERX2DATA9 output)
			(conn PIPERX2DATA9 PIPERX2DATA9 ==> PCIE_2_0 PIPERX2DATA9)
		)
		(element PIPERX2DATA8 1
			(pin PIPERX2DATA8 output)
			(conn PIPERX2DATA8 PIPERX2DATA8 ==> PCIE_2_0 PIPERX2DATA8)
		)
		(element PIPERX2DATA7 1
			(pin PIPERX2DATA7 output)
			(conn PIPERX2DATA7 PIPERX2DATA7 ==> PCIE_2_0 PIPERX2DATA7)
		)
		(element PIPERX2DATA6 1
			(pin PIPERX2DATA6 output)
			(conn PIPERX2DATA6 PIPERX2DATA6 ==> PCIE_2_0 PIPERX2DATA6)
		)
		(element PIPERX2DATA5 1
			(pin PIPERX2DATA5 output)
			(conn PIPERX2DATA5 PIPERX2DATA5 ==> PCIE_2_0 PIPERX2DATA5)
		)
		(element PIPERX2DATA4 1
			(pin PIPERX2DATA4 output)
			(conn PIPERX2DATA4 PIPERX2DATA4 ==> PCIE_2_0 PIPERX2DATA4)
		)
		(element PIPERX2DATA3 1
			(pin PIPERX2DATA3 output)
			(conn PIPERX2DATA3 PIPERX2DATA3 ==> PCIE_2_0 PIPERX2DATA3)
		)
		(element PIPERX2DATA2 1
			(pin PIPERX2DATA2 output)
			(conn PIPERX2DATA2 PIPERX2DATA2 ==> PCIE_2_0 PIPERX2DATA2)
		)
		(element PIPERX2DATA1 1
			(pin PIPERX2DATA1 output)
			(conn PIPERX2DATA1 PIPERX2DATA1 ==> PCIE_2_0 PIPERX2DATA1)
		)
		(element PIPERX2DATA0 1
			(pin PIPERX2DATA0 output)
			(conn PIPERX2DATA0 PIPERX2DATA0 ==> PCIE_2_0 PIPERX2DATA0)
		)
		(element PIPERX2CHARISK1 1
			(pin PIPERX2CHARISK1 output)
			(conn PIPERX2CHARISK1 PIPERX2CHARISK1 ==> PCIE_2_0 PIPERX2CHARISK1)
		)
		(element PIPERX2CHARISK0 1
			(pin PIPERX2CHARISK0 output)
			(conn PIPERX2CHARISK0 PIPERX2CHARISK0 ==> PCIE_2_0 PIPERX2CHARISK0)
		)
		(element PIPERX2CHANISALIGNED 1
			(pin PIPERX2CHANISALIGNED output)
			(conn PIPERX2CHANISALIGNED PIPERX2CHANISALIGNED ==> PCIE_2_0 PIPERX2CHANISALIGNED)
		)
		(element PIPERX1VALID 1
			(pin PIPERX1VALID output)
			(conn PIPERX1VALID PIPERX1VALID ==> PCIE_2_0 PIPERX1VALID)
		)
		(element PIPERX1STATUS2 1
			(pin PIPERX1STATUS2 output)
			(conn PIPERX1STATUS2 PIPERX1STATUS2 ==> PCIE_2_0 PIPERX1STATUS2)
		)
		(element PIPERX1STATUS1 1
			(pin PIPERX1STATUS1 output)
			(conn PIPERX1STATUS1 PIPERX1STATUS1 ==> PCIE_2_0 PIPERX1STATUS1)
		)
		(element PIPERX1STATUS0 1
			(pin PIPERX1STATUS0 output)
			(conn PIPERX1STATUS0 PIPERX1STATUS0 ==> PCIE_2_0 PIPERX1STATUS0)
		)
		(element PIPERX1POLARITY 1
			(pin PIPERX1POLARITY input)
			(conn PIPERX1POLARITY PIPERX1POLARITY <== PCIE_2_0 PIPERX1POLARITY)
		)
		(element PIPERX1PHYSTATUS 1
			(pin PIPERX1PHYSTATUS output)
			(conn PIPERX1PHYSTATUS PIPERX1PHYSTATUS ==> PCIE_2_0 PIPERX1PHYSTATUS)
		)
		(element PIPERX1ELECIDLE 1
			(pin PIPERX1ELECIDLE output)
			(conn PIPERX1ELECIDLE PIPERX1ELECIDLE ==> PCIE_2_0 PIPERX1ELECIDLE)
		)
		(element PIPERX1DATA15 1
			(pin PIPERX1DATA15 output)
			(conn PIPERX1DATA15 PIPERX1DATA15 ==> PCIE_2_0 PIPERX1DATA15)
		)
		(element PIPERX1DATA14 1
			(pin PIPERX1DATA14 output)
			(conn PIPERX1DATA14 PIPERX1DATA14 ==> PCIE_2_0 PIPERX1DATA14)
		)
		(element PIPERX1DATA13 1
			(pin PIPERX1DATA13 output)
			(conn PIPERX1DATA13 PIPERX1DATA13 ==> PCIE_2_0 PIPERX1DATA13)
		)
		(element PIPERX1DATA12 1
			(pin PIPERX1DATA12 output)
			(conn PIPERX1DATA12 PIPERX1DATA12 ==> PCIE_2_0 PIPERX1DATA12)
		)
		(element PIPERX1DATA11 1
			(pin PIPERX1DATA11 output)
			(conn PIPERX1DATA11 PIPERX1DATA11 ==> PCIE_2_0 PIPERX1DATA11)
		)
		(element PIPERX1DATA10 1
			(pin PIPERX1DATA10 output)
			(conn PIPERX1DATA10 PIPERX1DATA10 ==> PCIE_2_0 PIPERX1DATA10)
		)
		(element PIPERX1DATA9 1
			(pin PIPERX1DATA9 output)
			(conn PIPERX1DATA9 PIPERX1DATA9 ==> PCIE_2_0 PIPERX1DATA9)
		)
		(element PIPERX1DATA8 1
			(pin PIPERX1DATA8 output)
			(conn PIPERX1DATA8 PIPERX1DATA8 ==> PCIE_2_0 PIPERX1DATA8)
		)
		(element PIPERX1DATA7 1
			(pin PIPERX1DATA7 output)
			(conn PIPERX1DATA7 PIPERX1DATA7 ==> PCIE_2_0 PIPERX1DATA7)
		)
		(element PIPERX1DATA6 1
			(pin PIPERX1DATA6 output)
			(conn PIPERX1DATA6 PIPERX1DATA6 ==> PCIE_2_0 PIPERX1DATA6)
		)
		(element PIPERX1DATA5 1
			(pin PIPERX1DATA5 output)
			(conn PIPERX1DATA5 PIPERX1DATA5 ==> PCIE_2_0 PIPERX1DATA5)
		)
		(element PIPERX1DATA4 1
			(pin PIPERX1DATA4 output)
			(conn PIPERX1DATA4 PIPERX1DATA4 ==> PCIE_2_0 PIPERX1DATA4)
		)
		(element PIPERX1DATA3 1
			(pin PIPERX1DATA3 output)
			(conn PIPERX1DATA3 PIPERX1DATA3 ==> PCIE_2_0 PIPERX1DATA3)
		)
		(element PIPERX1DATA2 1
			(pin PIPERX1DATA2 output)
			(conn PIPERX1DATA2 PIPERX1DATA2 ==> PCIE_2_0 PIPERX1DATA2)
		)
		(element PIPERX1DATA1 1
			(pin PIPERX1DATA1 output)
			(conn PIPERX1DATA1 PIPERX1DATA1 ==> PCIE_2_0 PIPERX1DATA1)
		)
		(element PIPERX1DATA0 1
			(pin PIPERX1DATA0 output)
			(conn PIPERX1DATA0 PIPERX1DATA0 ==> PCIE_2_0 PIPERX1DATA0)
		)
		(element PIPERX1CHARISK1 1
			(pin PIPERX1CHARISK1 output)
			(conn PIPERX1CHARISK1 PIPERX1CHARISK1 ==> PCIE_2_0 PIPERX1CHARISK1)
		)
		(element PIPERX1CHARISK0 1
			(pin PIPERX1CHARISK0 output)
			(conn PIPERX1CHARISK0 PIPERX1CHARISK0 ==> PCIE_2_0 PIPERX1CHARISK0)
		)
		(element PIPERX1CHANISALIGNED 1
			(pin PIPERX1CHANISALIGNED output)
			(conn PIPERX1CHANISALIGNED PIPERX1CHANISALIGNED ==> PCIE_2_0 PIPERX1CHANISALIGNED)
		)
		(element PIPERX0VALID 1
			(pin PIPERX0VALID output)
			(conn PIPERX0VALID PIPERX0VALID ==> PCIE_2_0 PIPERX0VALID)
		)
		(element PIPERX0STATUS2 1
			(pin PIPERX0STATUS2 output)
			(conn PIPERX0STATUS2 PIPERX0STATUS2 ==> PCIE_2_0 PIPERX0STATUS2)
		)
		(element PIPERX0STATUS1 1
			(pin PIPERX0STATUS1 output)
			(conn PIPERX0STATUS1 PIPERX0STATUS1 ==> PCIE_2_0 PIPERX0STATUS1)
		)
		(element PIPERX0STATUS0 1
			(pin PIPERX0STATUS0 output)
			(conn PIPERX0STATUS0 PIPERX0STATUS0 ==> PCIE_2_0 PIPERX0STATUS0)
		)
		(element PIPERX0POLARITY 1
			(pin PIPERX0POLARITY input)
			(conn PIPERX0POLARITY PIPERX0POLARITY <== PCIE_2_0 PIPERX0POLARITY)
		)
		(element PIPERX0PHYSTATUS 1
			(pin PIPERX0PHYSTATUS output)
			(conn PIPERX0PHYSTATUS PIPERX0PHYSTATUS ==> PCIE_2_0 PIPERX0PHYSTATUS)
		)
		(element PIPERX0ELECIDLE 1
			(pin PIPERX0ELECIDLE output)
			(conn PIPERX0ELECIDLE PIPERX0ELECIDLE ==> PCIE_2_0 PIPERX0ELECIDLE)
		)
		(element PIPERX0DATA15 1
			(pin PIPERX0DATA15 output)
			(conn PIPERX0DATA15 PIPERX0DATA15 ==> PCIE_2_0 PIPERX0DATA15)
		)
		(element PIPERX0DATA14 1
			(pin PIPERX0DATA14 output)
			(conn PIPERX0DATA14 PIPERX0DATA14 ==> PCIE_2_0 PIPERX0DATA14)
		)
		(element PIPERX0DATA13 1
			(pin PIPERX0DATA13 output)
			(conn PIPERX0DATA13 PIPERX0DATA13 ==> PCIE_2_0 PIPERX0DATA13)
		)
		(element PIPERX0DATA12 1
			(pin PIPERX0DATA12 output)
			(conn PIPERX0DATA12 PIPERX0DATA12 ==> PCIE_2_0 PIPERX0DATA12)
		)
		(element PIPERX0DATA11 1
			(pin PIPERX0DATA11 output)
			(conn PIPERX0DATA11 PIPERX0DATA11 ==> PCIE_2_0 PIPERX0DATA11)
		)
		(element PIPERX0DATA10 1
			(pin PIPERX0DATA10 output)
			(conn PIPERX0DATA10 PIPERX0DATA10 ==> PCIE_2_0 PIPERX0DATA10)
		)
		(element PIPERX0DATA9 1
			(pin PIPERX0DATA9 output)
			(conn PIPERX0DATA9 PIPERX0DATA9 ==> PCIE_2_0 PIPERX0DATA9)
		)
		(element PIPERX0DATA8 1
			(pin PIPERX0DATA8 output)
			(conn PIPERX0DATA8 PIPERX0DATA8 ==> PCIE_2_0 PIPERX0DATA8)
		)
		(element PIPERX0DATA7 1
			(pin PIPERX0DATA7 output)
			(conn PIPERX0DATA7 PIPERX0DATA7 ==> PCIE_2_0 PIPERX0DATA7)
		)
		(element PIPERX0DATA6 1
			(pin PIPERX0DATA6 output)
			(conn PIPERX0DATA6 PIPERX0DATA6 ==> PCIE_2_0 PIPERX0DATA6)
		)
		(element PIPERX0DATA5 1
			(pin PIPERX0DATA5 output)
			(conn PIPERX0DATA5 PIPERX0DATA5 ==> PCIE_2_0 PIPERX0DATA5)
		)
		(element PIPERX0DATA4 1
			(pin PIPERX0DATA4 output)
			(conn PIPERX0DATA4 PIPERX0DATA4 ==> PCIE_2_0 PIPERX0DATA4)
		)
		(element PIPERX0DATA3 1
			(pin PIPERX0DATA3 output)
			(conn PIPERX0DATA3 PIPERX0DATA3 ==> PCIE_2_0 PIPERX0DATA3)
		)
		(element PIPERX0DATA2 1
			(pin PIPERX0DATA2 output)
			(conn PIPERX0DATA2 PIPERX0DATA2 ==> PCIE_2_0 PIPERX0DATA2)
		)
		(element PIPERX0DATA1 1
			(pin PIPERX0DATA1 output)
			(conn PIPERX0DATA1 PIPERX0DATA1 ==> PCIE_2_0 PIPERX0DATA1)
		)
		(element PIPERX0DATA0 1
			(pin PIPERX0DATA0 output)
			(conn PIPERX0DATA0 PIPERX0DATA0 ==> PCIE_2_0 PIPERX0DATA0)
		)
		(element PIPERX0CHARISK1 1
			(pin PIPERX0CHARISK1 output)
			(conn PIPERX0CHARISK1 PIPERX0CHARISK1 ==> PCIE_2_0 PIPERX0CHARISK1)
		)
		(element PIPERX0CHARISK0 1
			(pin PIPERX0CHARISK0 output)
			(conn PIPERX0CHARISK0 PIPERX0CHARISK0 ==> PCIE_2_0 PIPERX0CHARISK0)
		)
		(element PIPERX0CHANISALIGNED 1
			(pin PIPERX0CHANISALIGNED output)
			(conn PIPERX0CHANISALIGNED PIPERX0CHANISALIGNED ==> PCIE_2_0 PIPERX0CHANISALIGNED)
		)
		(element PIPECLK 1
			(pin PIPECLK output)
			(conn PIPECLK PIPECLK ==> PCIE_2_0 PIPECLK)
		)
		(element MIMTXWEN 1
			(pin MIMTXWEN input)
			(conn MIMTXWEN MIMTXWEN <== PCIE_2_0 MIMTXWEN)
		)
		(element MIMTXWDATA68 1
			(pin MIMTXWDATA68 input)
			(conn MIMTXWDATA68 MIMTXWDATA68 <== PCIE_2_0 MIMTXWDATA68)
		)
		(element MIMTXWDATA67 1
			(pin MIMTXWDATA67 input)
			(conn MIMTXWDATA67 MIMTXWDATA67 <== PCIE_2_0 MIMTXWDATA67)
		)
		(element MIMTXWDATA66 1
			(pin MIMTXWDATA66 input)
			(conn MIMTXWDATA66 MIMTXWDATA66 <== PCIE_2_0 MIMTXWDATA66)
		)
		(element MIMTXWDATA65 1
			(pin MIMTXWDATA65 input)
			(conn MIMTXWDATA65 MIMTXWDATA65 <== PCIE_2_0 MIMTXWDATA65)
		)
		(element MIMTXWDATA64 1
			(pin MIMTXWDATA64 input)
			(conn MIMTXWDATA64 MIMTXWDATA64 <== PCIE_2_0 MIMTXWDATA64)
		)
		(element MIMTXWDATA63 1
			(pin MIMTXWDATA63 input)
			(conn MIMTXWDATA63 MIMTXWDATA63 <== PCIE_2_0 MIMTXWDATA63)
		)
		(element MIMTXWDATA62 1
			(pin MIMTXWDATA62 input)
			(conn MIMTXWDATA62 MIMTXWDATA62 <== PCIE_2_0 MIMTXWDATA62)
		)
		(element MIMTXWDATA61 1
			(pin MIMTXWDATA61 input)
			(conn MIMTXWDATA61 MIMTXWDATA61 <== PCIE_2_0 MIMTXWDATA61)
		)
		(element MIMTXWDATA60 1
			(pin MIMTXWDATA60 input)
			(conn MIMTXWDATA60 MIMTXWDATA60 <== PCIE_2_0 MIMTXWDATA60)
		)
		(element MIMTXWDATA59 1
			(pin MIMTXWDATA59 input)
			(conn MIMTXWDATA59 MIMTXWDATA59 <== PCIE_2_0 MIMTXWDATA59)
		)
		(element MIMTXWDATA58 1
			(pin MIMTXWDATA58 input)
			(conn MIMTXWDATA58 MIMTXWDATA58 <== PCIE_2_0 MIMTXWDATA58)
		)
		(element MIMTXWDATA57 1
			(pin MIMTXWDATA57 input)
			(conn MIMTXWDATA57 MIMTXWDATA57 <== PCIE_2_0 MIMTXWDATA57)
		)
		(element MIMTXWDATA56 1
			(pin MIMTXWDATA56 input)
			(conn MIMTXWDATA56 MIMTXWDATA56 <== PCIE_2_0 MIMTXWDATA56)
		)
		(element MIMTXWDATA55 1
			(pin MIMTXWDATA55 input)
			(conn MIMTXWDATA55 MIMTXWDATA55 <== PCIE_2_0 MIMTXWDATA55)
		)
		(element MIMTXWDATA54 1
			(pin MIMTXWDATA54 input)
			(conn MIMTXWDATA54 MIMTXWDATA54 <== PCIE_2_0 MIMTXWDATA54)
		)
		(element MIMTXWDATA53 1
			(pin MIMTXWDATA53 input)
			(conn MIMTXWDATA53 MIMTXWDATA53 <== PCIE_2_0 MIMTXWDATA53)
		)
		(element MIMTXWDATA52 1
			(pin MIMTXWDATA52 input)
			(conn MIMTXWDATA52 MIMTXWDATA52 <== PCIE_2_0 MIMTXWDATA52)
		)
		(element MIMTXWDATA51 1
			(pin MIMTXWDATA51 input)
			(conn MIMTXWDATA51 MIMTXWDATA51 <== PCIE_2_0 MIMTXWDATA51)
		)
		(element MIMTXWDATA50 1
			(pin MIMTXWDATA50 input)
			(conn MIMTXWDATA50 MIMTXWDATA50 <== PCIE_2_0 MIMTXWDATA50)
		)
		(element MIMTXWDATA49 1
			(pin MIMTXWDATA49 input)
			(conn MIMTXWDATA49 MIMTXWDATA49 <== PCIE_2_0 MIMTXWDATA49)
		)
		(element MIMTXWDATA48 1
			(pin MIMTXWDATA48 input)
			(conn MIMTXWDATA48 MIMTXWDATA48 <== PCIE_2_0 MIMTXWDATA48)
		)
		(element MIMTXWDATA47 1
			(pin MIMTXWDATA47 input)
			(conn MIMTXWDATA47 MIMTXWDATA47 <== PCIE_2_0 MIMTXWDATA47)
		)
		(element MIMTXWDATA46 1
			(pin MIMTXWDATA46 input)
			(conn MIMTXWDATA46 MIMTXWDATA46 <== PCIE_2_0 MIMTXWDATA46)
		)
		(element MIMTXWDATA45 1
			(pin MIMTXWDATA45 input)
			(conn MIMTXWDATA45 MIMTXWDATA45 <== PCIE_2_0 MIMTXWDATA45)
		)
		(element MIMTXWDATA44 1
			(pin MIMTXWDATA44 input)
			(conn MIMTXWDATA44 MIMTXWDATA44 <== PCIE_2_0 MIMTXWDATA44)
		)
		(element MIMTXWDATA43 1
			(pin MIMTXWDATA43 input)
			(conn MIMTXWDATA43 MIMTXWDATA43 <== PCIE_2_0 MIMTXWDATA43)
		)
		(element MIMTXWDATA42 1
			(pin MIMTXWDATA42 input)
			(conn MIMTXWDATA42 MIMTXWDATA42 <== PCIE_2_0 MIMTXWDATA42)
		)
		(element MIMTXWDATA41 1
			(pin MIMTXWDATA41 input)
			(conn MIMTXWDATA41 MIMTXWDATA41 <== PCIE_2_0 MIMTXWDATA41)
		)
		(element MIMTXWDATA40 1
			(pin MIMTXWDATA40 input)
			(conn MIMTXWDATA40 MIMTXWDATA40 <== PCIE_2_0 MIMTXWDATA40)
		)
		(element MIMTXWDATA39 1
			(pin MIMTXWDATA39 input)
			(conn MIMTXWDATA39 MIMTXWDATA39 <== PCIE_2_0 MIMTXWDATA39)
		)
		(element MIMTXWDATA38 1
			(pin MIMTXWDATA38 input)
			(conn MIMTXWDATA38 MIMTXWDATA38 <== PCIE_2_0 MIMTXWDATA38)
		)
		(element MIMTXWDATA37 1
			(pin MIMTXWDATA37 input)
			(conn MIMTXWDATA37 MIMTXWDATA37 <== PCIE_2_0 MIMTXWDATA37)
		)
		(element MIMTXWDATA36 1
			(pin MIMTXWDATA36 input)
			(conn MIMTXWDATA36 MIMTXWDATA36 <== PCIE_2_0 MIMTXWDATA36)
		)
		(element MIMTXWDATA35 1
			(pin MIMTXWDATA35 input)
			(conn MIMTXWDATA35 MIMTXWDATA35 <== PCIE_2_0 MIMTXWDATA35)
		)
		(element MIMTXWDATA34 1
			(pin MIMTXWDATA34 input)
			(conn MIMTXWDATA34 MIMTXWDATA34 <== PCIE_2_0 MIMTXWDATA34)
		)
		(element MIMTXWDATA33 1
			(pin MIMTXWDATA33 input)
			(conn MIMTXWDATA33 MIMTXWDATA33 <== PCIE_2_0 MIMTXWDATA33)
		)
		(element MIMTXWDATA32 1
			(pin MIMTXWDATA32 input)
			(conn MIMTXWDATA32 MIMTXWDATA32 <== PCIE_2_0 MIMTXWDATA32)
		)
		(element MIMTXWDATA31 1
			(pin MIMTXWDATA31 input)
			(conn MIMTXWDATA31 MIMTXWDATA31 <== PCIE_2_0 MIMTXWDATA31)
		)
		(element MIMTXWDATA30 1
			(pin MIMTXWDATA30 input)
			(conn MIMTXWDATA30 MIMTXWDATA30 <== PCIE_2_0 MIMTXWDATA30)
		)
		(element MIMTXWDATA29 1
			(pin MIMTXWDATA29 input)
			(conn MIMTXWDATA29 MIMTXWDATA29 <== PCIE_2_0 MIMTXWDATA29)
		)
		(element MIMTXWDATA28 1
			(pin MIMTXWDATA28 input)
			(conn MIMTXWDATA28 MIMTXWDATA28 <== PCIE_2_0 MIMTXWDATA28)
		)
		(element MIMTXWDATA27 1
			(pin MIMTXWDATA27 input)
			(conn MIMTXWDATA27 MIMTXWDATA27 <== PCIE_2_0 MIMTXWDATA27)
		)
		(element MIMTXWDATA26 1
			(pin MIMTXWDATA26 input)
			(conn MIMTXWDATA26 MIMTXWDATA26 <== PCIE_2_0 MIMTXWDATA26)
		)
		(element MIMTXWDATA25 1
			(pin MIMTXWDATA25 input)
			(conn MIMTXWDATA25 MIMTXWDATA25 <== PCIE_2_0 MIMTXWDATA25)
		)
		(element MIMTXWDATA24 1
			(pin MIMTXWDATA24 input)
			(conn MIMTXWDATA24 MIMTXWDATA24 <== PCIE_2_0 MIMTXWDATA24)
		)
		(element MIMTXWDATA23 1
			(pin MIMTXWDATA23 input)
			(conn MIMTXWDATA23 MIMTXWDATA23 <== PCIE_2_0 MIMTXWDATA23)
		)
		(element MIMTXWDATA22 1
			(pin MIMTXWDATA22 input)
			(conn MIMTXWDATA22 MIMTXWDATA22 <== PCIE_2_0 MIMTXWDATA22)
		)
		(element MIMTXWDATA21 1
			(pin MIMTXWDATA21 input)
			(conn MIMTXWDATA21 MIMTXWDATA21 <== PCIE_2_0 MIMTXWDATA21)
		)
		(element MIMTXWDATA20 1
			(pin MIMTXWDATA20 input)
			(conn MIMTXWDATA20 MIMTXWDATA20 <== PCIE_2_0 MIMTXWDATA20)
		)
		(element MIMTXWDATA19 1
			(pin MIMTXWDATA19 input)
			(conn MIMTXWDATA19 MIMTXWDATA19 <== PCIE_2_0 MIMTXWDATA19)
		)
		(element MIMTXWDATA18 1
			(pin MIMTXWDATA18 input)
			(conn MIMTXWDATA18 MIMTXWDATA18 <== PCIE_2_0 MIMTXWDATA18)
		)
		(element MIMTXWDATA17 1
			(pin MIMTXWDATA17 input)
			(conn MIMTXWDATA17 MIMTXWDATA17 <== PCIE_2_0 MIMTXWDATA17)
		)
		(element MIMTXWDATA16 1
			(pin MIMTXWDATA16 input)
			(conn MIMTXWDATA16 MIMTXWDATA16 <== PCIE_2_0 MIMTXWDATA16)
		)
		(element MIMTXWDATA15 1
			(pin MIMTXWDATA15 input)
			(conn MIMTXWDATA15 MIMTXWDATA15 <== PCIE_2_0 MIMTXWDATA15)
		)
		(element MIMTXWDATA14 1
			(pin MIMTXWDATA14 input)
			(conn MIMTXWDATA14 MIMTXWDATA14 <== PCIE_2_0 MIMTXWDATA14)
		)
		(element MIMTXWDATA13 1
			(pin MIMTXWDATA13 input)
			(conn MIMTXWDATA13 MIMTXWDATA13 <== PCIE_2_0 MIMTXWDATA13)
		)
		(element MIMTXWDATA12 1
			(pin MIMTXWDATA12 input)
			(conn MIMTXWDATA12 MIMTXWDATA12 <== PCIE_2_0 MIMTXWDATA12)
		)
		(element MIMTXWDATA11 1
			(pin MIMTXWDATA11 input)
			(conn MIMTXWDATA11 MIMTXWDATA11 <== PCIE_2_0 MIMTXWDATA11)
		)
		(element MIMTXWDATA10 1
			(pin MIMTXWDATA10 input)
			(conn MIMTXWDATA10 MIMTXWDATA10 <== PCIE_2_0 MIMTXWDATA10)
		)
		(element MIMTXWDATA9 1
			(pin MIMTXWDATA9 input)
			(conn MIMTXWDATA9 MIMTXWDATA9 <== PCIE_2_0 MIMTXWDATA9)
		)
		(element MIMTXWDATA8 1
			(pin MIMTXWDATA8 input)
			(conn MIMTXWDATA8 MIMTXWDATA8 <== PCIE_2_0 MIMTXWDATA8)
		)
		(element MIMTXWDATA7 1
			(pin MIMTXWDATA7 input)
			(conn MIMTXWDATA7 MIMTXWDATA7 <== PCIE_2_0 MIMTXWDATA7)
		)
		(element MIMTXWDATA6 1
			(pin MIMTXWDATA6 input)
			(conn MIMTXWDATA6 MIMTXWDATA6 <== PCIE_2_0 MIMTXWDATA6)
		)
		(element MIMTXWDATA5 1
			(pin MIMTXWDATA5 input)
			(conn MIMTXWDATA5 MIMTXWDATA5 <== PCIE_2_0 MIMTXWDATA5)
		)
		(element MIMTXWDATA4 1
			(pin MIMTXWDATA4 input)
			(conn MIMTXWDATA4 MIMTXWDATA4 <== PCIE_2_0 MIMTXWDATA4)
		)
		(element MIMTXWDATA3 1
			(pin MIMTXWDATA3 input)
			(conn MIMTXWDATA3 MIMTXWDATA3 <== PCIE_2_0 MIMTXWDATA3)
		)
		(element MIMTXWDATA2 1
			(pin MIMTXWDATA2 input)
			(conn MIMTXWDATA2 MIMTXWDATA2 <== PCIE_2_0 MIMTXWDATA2)
		)
		(element MIMTXWDATA1 1
			(pin MIMTXWDATA1 input)
			(conn MIMTXWDATA1 MIMTXWDATA1 <== PCIE_2_0 MIMTXWDATA1)
		)
		(element MIMTXWDATA0 1
			(pin MIMTXWDATA0 input)
			(conn MIMTXWDATA0 MIMTXWDATA0 <== PCIE_2_0 MIMTXWDATA0)
		)
		(element MIMTXWADDR12 1
			(pin MIMTXWADDR12 input)
			(conn MIMTXWADDR12 MIMTXWADDR12 <== PCIE_2_0 MIMTXWADDR12)
		)
		(element MIMTXWADDR11 1
			(pin MIMTXWADDR11 input)
			(conn MIMTXWADDR11 MIMTXWADDR11 <== PCIE_2_0 MIMTXWADDR11)
		)
		(element MIMTXWADDR10 1
			(pin MIMTXWADDR10 input)
			(conn MIMTXWADDR10 MIMTXWADDR10 <== PCIE_2_0 MIMTXWADDR10)
		)
		(element MIMTXWADDR9 1
			(pin MIMTXWADDR9 input)
			(conn MIMTXWADDR9 MIMTXWADDR9 <== PCIE_2_0 MIMTXWADDR9)
		)
		(element MIMTXWADDR8 1
			(pin MIMTXWADDR8 input)
			(conn MIMTXWADDR8 MIMTXWADDR8 <== PCIE_2_0 MIMTXWADDR8)
		)
		(element MIMTXWADDR7 1
			(pin MIMTXWADDR7 input)
			(conn MIMTXWADDR7 MIMTXWADDR7 <== PCIE_2_0 MIMTXWADDR7)
		)
		(element MIMTXWADDR6 1
			(pin MIMTXWADDR6 input)
			(conn MIMTXWADDR6 MIMTXWADDR6 <== PCIE_2_0 MIMTXWADDR6)
		)
		(element MIMTXWADDR5 1
			(pin MIMTXWADDR5 input)
			(conn MIMTXWADDR5 MIMTXWADDR5 <== PCIE_2_0 MIMTXWADDR5)
		)
		(element MIMTXWADDR4 1
			(pin MIMTXWADDR4 input)
			(conn MIMTXWADDR4 MIMTXWADDR4 <== PCIE_2_0 MIMTXWADDR4)
		)
		(element MIMTXWADDR3 1
			(pin MIMTXWADDR3 input)
			(conn MIMTXWADDR3 MIMTXWADDR3 <== PCIE_2_0 MIMTXWADDR3)
		)
		(element MIMTXWADDR2 1
			(pin MIMTXWADDR2 input)
			(conn MIMTXWADDR2 MIMTXWADDR2 <== PCIE_2_0 MIMTXWADDR2)
		)
		(element MIMTXWADDR1 1
			(pin MIMTXWADDR1 input)
			(conn MIMTXWADDR1 MIMTXWADDR1 <== PCIE_2_0 MIMTXWADDR1)
		)
		(element MIMTXWADDR0 1
			(pin MIMTXWADDR0 input)
			(conn MIMTXWADDR0 MIMTXWADDR0 <== PCIE_2_0 MIMTXWADDR0)
		)
		(element MIMTXREN 1
			(pin MIMTXREN input)
			(conn MIMTXREN MIMTXREN <== PCIE_2_0 MIMTXREN)
		)
		(element MIMTXRDATA68 1
			(pin MIMTXRDATA68 output)
			(conn MIMTXRDATA68 MIMTXRDATA68 ==> PCIE_2_0 MIMTXRDATA68)
		)
		(element MIMTXRDATA67 1
			(pin MIMTXRDATA67 output)
			(conn MIMTXRDATA67 MIMTXRDATA67 ==> PCIE_2_0 MIMTXRDATA67)
		)
		(element MIMTXRDATA66 1
			(pin MIMTXRDATA66 output)
			(conn MIMTXRDATA66 MIMTXRDATA66 ==> PCIE_2_0 MIMTXRDATA66)
		)
		(element MIMTXRDATA65 1
			(pin MIMTXRDATA65 output)
			(conn MIMTXRDATA65 MIMTXRDATA65 ==> PCIE_2_0 MIMTXRDATA65)
		)
		(element MIMTXRDATA64 1
			(pin MIMTXRDATA64 output)
			(conn MIMTXRDATA64 MIMTXRDATA64 ==> PCIE_2_0 MIMTXRDATA64)
		)
		(element MIMTXRDATA63 1
			(pin MIMTXRDATA63 output)
			(conn MIMTXRDATA63 MIMTXRDATA63 ==> PCIE_2_0 MIMTXRDATA63)
		)
		(element MIMTXRDATA62 1
			(pin MIMTXRDATA62 output)
			(conn MIMTXRDATA62 MIMTXRDATA62 ==> PCIE_2_0 MIMTXRDATA62)
		)
		(element MIMTXRDATA61 1
			(pin MIMTXRDATA61 output)
			(conn MIMTXRDATA61 MIMTXRDATA61 ==> PCIE_2_0 MIMTXRDATA61)
		)
		(element MIMTXRDATA60 1
			(pin MIMTXRDATA60 output)
			(conn MIMTXRDATA60 MIMTXRDATA60 ==> PCIE_2_0 MIMTXRDATA60)
		)
		(element MIMTXRDATA59 1
			(pin MIMTXRDATA59 output)
			(conn MIMTXRDATA59 MIMTXRDATA59 ==> PCIE_2_0 MIMTXRDATA59)
		)
		(element MIMTXRDATA58 1
			(pin MIMTXRDATA58 output)
			(conn MIMTXRDATA58 MIMTXRDATA58 ==> PCIE_2_0 MIMTXRDATA58)
		)
		(element MIMTXRDATA57 1
			(pin MIMTXRDATA57 output)
			(conn MIMTXRDATA57 MIMTXRDATA57 ==> PCIE_2_0 MIMTXRDATA57)
		)
		(element MIMTXRDATA56 1
			(pin MIMTXRDATA56 output)
			(conn MIMTXRDATA56 MIMTXRDATA56 ==> PCIE_2_0 MIMTXRDATA56)
		)
		(element MIMTXRDATA55 1
			(pin MIMTXRDATA55 output)
			(conn MIMTXRDATA55 MIMTXRDATA55 ==> PCIE_2_0 MIMTXRDATA55)
		)
		(element MIMTXRDATA54 1
			(pin MIMTXRDATA54 output)
			(conn MIMTXRDATA54 MIMTXRDATA54 ==> PCIE_2_0 MIMTXRDATA54)
		)
		(element MIMTXRDATA53 1
			(pin MIMTXRDATA53 output)
			(conn MIMTXRDATA53 MIMTXRDATA53 ==> PCIE_2_0 MIMTXRDATA53)
		)
		(element MIMTXRDATA52 1
			(pin MIMTXRDATA52 output)
			(conn MIMTXRDATA52 MIMTXRDATA52 ==> PCIE_2_0 MIMTXRDATA52)
		)
		(element MIMTXRDATA51 1
			(pin MIMTXRDATA51 output)
			(conn MIMTXRDATA51 MIMTXRDATA51 ==> PCIE_2_0 MIMTXRDATA51)
		)
		(element MIMTXRDATA50 1
			(pin MIMTXRDATA50 output)
			(conn MIMTXRDATA50 MIMTXRDATA50 ==> PCIE_2_0 MIMTXRDATA50)
		)
		(element MIMTXRDATA49 1
			(pin MIMTXRDATA49 output)
			(conn MIMTXRDATA49 MIMTXRDATA49 ==> PCIE_2_0 MIMTXRDATA49)
		)
		(element MIMTXRDATA48 1
			(pin MIMTXRDATA48 output)
			(conn MIMTXRDATA48 MIMTXRDATA48 ==> PCIE_2_0 MIMTXRDATA48)
		)
		(element MIMTXRDATA47 1
			(pin MIMTXRDATA47 output)
			(conn MIMTXRDATA47 MIMTXRDATA47 ==> PCIE_2_0 MIMTXRDATA47)
		)
		(element MIMTXRDATA46 1
			(pin MIMTXRDATA46 output)
			(conn MIMTXRDATA46 MIMTXRDATA46 ==> PCIE_2_0 MIMTXRDATA46)
		)
		(element MIMTXRDATA45 1
			(pin MIMTXRDATA45 output)
			(conn MIMTXRDATA45 MIMTXRDATA45 ==> PCIE_2_0 MIMTXRDATA45)
		)
		(element MIMTXRDATA44 1
			(pin MIMTXRDATA44 output)
			(conn MIMTXRDATA44 MIMTXRDATA44 ==> PCIE_2_0 MIMTXRDATA44)
		)
		(element MIMTXRDATA43 1
			(pin MIMTXRDATA43 output)
			(conn MIMTXRDATA43 MIMTXRDATA43 ==> PCIE_2_0 MIMTXRDATA43)
		)
		(element MIMTXRDATA42 1
			(pin MIMTXRDATA42 output)
			(conn MIMTXRDATA42 MIMTXRDATA42 ==> PCIE_2_0 MIMTXRDATA42)
		)
		(element MIMTXRDATA41 1
			(pin MIMTXRDATA41 output)
			(conn MIMTXRDATA41 MIMTXRDATA41 ==> PCIE_2_0 MIMTXRDATA41)
		)
		(element MIMTXRDATA40 1
			(pin MIMTXRDATA40 output)
			(conn MIMTXRDATA40 MIMTXRDATA40 ==> PCIE_2_0 MIMTXRDATA40)
		)
		(element MIMTXRDATA39 1
			(pin MIMTXRDATA39 output)
			(conn MIMTXRDATA39 MIMTXRDATA39 ==> PCIE_2_0 MIMTXRDATA39)
		)
		(element MIMTXRDATA38 1
			(pin MIMTXRDATA38 output)
			(conn MIMTXRDATA38 MIMTXRDATA38 ==> PCIE_2_0 MIMTXRDATA38)
		)
		(element MIMTXRDATA37 1
			(pin MIMTXRDATA37 output)
			(conn MIMTXRDATA37 MIMTXRDATA37 ==> PCIE_2_0 MIMTXRDATA37)
		)
		(element MIMTXRDATA36 1
			(pin MIMTXRDATA36 output)
			(conn MIMTXRDATA36 MIMTXRDATA36 ==> PCIE_2_0 MIMTXRDATA36)
		)
		(element MIMTXRDATA35 1
			(pin MIMTXRDATA35 output)
			(conn MIMTXRDATA35 MIMTXRDATA35 ==> PCIE_2_0 MIMTXRDATA35)
		)
		(element MIMTXRDATA34 1
			(pin MIMTXRDATA34 output)
			(conn MIMTXRDATA34 MIMTXRDATA34 ==> PCIE_2_0 MIMTXRDATA34)
		)
		(element MIMTXRDATA33 1
			(pin MIMTXRDATA33 output)
			(conn MIMTXRDATA33 MIMTXRDATA33 ==> PCIE_2_0 MIMTXRDATA33)
		)
		(element MIMTXRDATA32 1
			(pin MIMTXRDATA32 output)
			(conn MIMTXRDATA32 MIMTXRDATA32 ==> PCIE_2_0 MIMTXRDATA32)
		)
		(element MIMTXRDATA31 1
			(pin MIMTXRDATA31 output)
			(conn MIMTXRDATA31 MIMTXRDATA31 ==> PCIE_2_0 MIMTXRDATA31)
		)
		(element MIMTXRDATA30 1
			(pin MIMTXRDATA30 output)
			(conn MIMTXRDATA30 MIMTXRDATA30 ==> PCIE_2_0 MIMTXRDATA30)
		)
		(element MIMTXRDATA29 1
			(pin MIMTXRDATA29 output)
			(conn MIMTXRDATA29 MIMTXRDATA29 ==> PCIE_2_0 MIMTXRDATA29)
		)
		(element MIMTXRDATA28 1
			(pin MIMTXRDATA28 output)
			(conn MIMTXRDATA28 MIMTXRDATA28 ==> PCIE_2_0 MIMTXRDATA28)
		)
		(element MIMTXRDATA27 1
			(pin MIMTXRDATA27 output)
			(conn MIMTXRDATA27 MIMTXRDATA27 ==> PCIE_2_0 MIMTXRDATA27)
		)
		(element MIMTXRDATA26 1
			(pin MIMTXRDATA26 output)
			(conn MIMTXRDATA26 MIMTXRDATA26 ==> PCIE_2_0 MIMTXRDATA26)
		)
		(element MIMTXRDATA25 1
			(pin MIMTXRDATA25 output)
			(conn MIMTXRDATA25 MIMTXRDATA25 ==> PCIE_2_0 MIMTXRDATA25)
		)
		(element MIMTXRDATA24 1
			(pin MIMTXRDATA24 output)
			(conn MIMTXRDATA24 MIMTXRDATA24 ==> PCIE_2_0 MIMTXRDATA24)
		)
		(element MIMTXRDATA23 1
			(pin MIMTXRDATA23 output)
			(conn MIMTXRDATA23 MIMTXRDATA23 ==> PCIE_2_0 MIMTXRDATA23)
		)
		(element MIMTXRDATA22 1
			(pin MIMTXRDATA22 output)
			(conn MIMTXRDATA22 MIMTXRDATA22 ==> PCIE_2_0 MIMTXRDATA22)
		)
		(element MIMTXRDATA21 1
			(pin MIMTXRDATA21 output)
			(conn MIMTXRDATA21 MIMTXRDATA21 ==> PCIE_2_0 MIMTXRDATA21)
		)
		(element MIMTXRDATA20 1
			(pin MIMTXRDATA20 output)
			(conn MIMTXRDATA20 MIMTXRDATA20 ==> PCIE_2_0 MIMTXRDATA20)
		)
		(element MIMTXRDATA19 1
			(pin MIMTXRDATA19 output)
			(conn MIMTXRDATA19 MIMTXRDATA19 ==> PCIE_2_0 MIMTXRDATA19)
		)
		(element MIMTXRDATA18 1
			(pin MIMTXRDATA18 output)
			(conn MIMTXRDATA18 MIMTXRDATA18 ==> PCIE_2_0 MIMTXRDATA18)
		)
		(element MIMTXRDATA17 1
			(pin MIMTXRDATA17 output)
			(conn MIMTXRDATA17 MIMTXRDATA17 ==> PCIE_2_0 MIMTXRDATA17)
		)
		(element MIMTXRDATA16 1
			(pin MIMTXRDATA16 output)
			(conn MIMTXRDATA16 MIMTXRDATA16 ==> PCIE_2_0 MIMTXRDATA16)
		)
		(element MIMTXRDATA15 1
			(pin MIMTXRDATA15 output)
			(conn MIMTXRDATA15 MIMTXRDATA15 ==> PCIE_2_0 MIMTXRDATA15)
		)
		(element MIMTXRDATA14 1
			(pin MIMTXRDATA14 output)
			(conn MIMTXRDATA14 MIMTXRDATA14 ==> PCIE_2_0 MIMTXRDATA14)
		)
		(element MIMTXRDATA13 1
			(pin MIMTXRDATA13 output)
			(conn MIMTXRDATA13 MIMTXRDATA13 ==> PCIE_2_0 MIMTXRDATA13)
		)
		(element MIMTXRDATA12 1
			(pin MIMTXRDATA12 output)
			(conn MIMTXRDATA12 MIMTXRDATA12 ==> PCIE_2_0 MIMTXRDATA12)
		)
		(element MIMTXRDATA11 1
			(pin MIMTXRDATA11 output)
			(conn MIMTXRDATA11 MIMTXRDATA11 ==> PCIE_2_0 MIMTXRDATA11)
		)
		(element MIMTXRDATA10 1
			(pin MIMTXRDATA10 output)
			(conn MIMTXRDATA10 MIMTXRDATA10 ==> PCIE_2_0 MIMTXRDATA10)
		)
		(element MIMTXRDATA9 1
			(pin MIMTXRDATA9 output)
			(conn MIMTXRDATA9 MIMTXRDATA9 ==> PCIE_2_0 MIMTXRDATA9)
		)
		(element MIMTXRDATA8 1
			(pin MIMTXRDATA8 output)
			(conn MIMTXRDATA8 MIMTXRDATA8 ==> PCIE_2_0 MIMTXRDATA8)
		)
		(element MIMTXRDATA7 1
			(pin MIMTXRDATA7 output)
			(conn MIMTXRDATA7 MIMTXRDATA7 ==> PCIE_2_0 MIMTXRDATA7)
		)
		(element MIMTXRDATA6 1
			(pin MIMTXRDATA6 output)
			(conn MIMTXRDATA6 MIMTXRDATA6 ==> PCIE_2_0 MIMTXRDATA6)
		)
		(element MIMTXRDATA5 1
			(pin MIMTXRDATA5 output)
			(conn MIMTXRDATA5 MIMTXRDATA5 ==> PCIE_2_0 MIMTXRDATA5)
		)
		(element MIMTXRDATA4 1
			(pin MIMTXRDATA4 output)
			(conn MIMTXRDATA4 MIMTXRDATA4 ==> PCIE_2_0 MIMTXRDATA4)
		)
		(element MIMTXRDATA3 1
			(pin MIMTXRDATA3 output)
			(conn MIMTXRDATA3 MIMTXRDATA3 ==> PCIE_2_0 MIMTXRDATA3)
		)
		(element MIMTXRDATA2 1
			(pin MIMTXRDATA2 output)
			(conn MIMTXRDATA2 MIMTXRDATA2 ==> PCIE_2_0 MIMTXRDATA2)
		)
		(element MIMTXRDATA1 1
			(pin MIMTXRDATA1 output)
			(conn MIMTXRDATA1 MIMTXRDATA1 ==> PCIE_2_0 MIMTXRDATA1)
		)
		(element MIMTXRDATA0 1
			(pin MIMTXRDATA0 output)
			(conn MIMTXRDATA0 MIMTXRDATA0 ==> PCIE_2_0 MIMTXRDATA0)
		)
		(element MIMTXRCE 1
			(pin MIMTXRCE input)
			(conn MIMTXRCE MIMTXRCE <== PCIE_2_0 MIMTXRCE)
		)
		(element MIMTXRADDR12 1
			(pin MIMTXRADDR12 input)
			(conn MIMTXRADDR12 MIMTXRADDR12 <== PCIE_2_0 MIMTXRADDR12)
		)
		(element MIMTXRADDR11 1
			(pin MIMTXRADDR11 input)
			(conn MIMTXRADDR11 MIMTXRADDR11 <== PCIE_2_0 MIMTXRADDR11)
		)
		(element MIMTXRADDR10 1
			(pin MIMTXRADDR10 input)
			(conn MIMTXRADDR10 MIMTXRADDR10 <== PCIE_2_0 MIMTXRADDR10)
		)
		(element MIMTXRADDR9 1
			(pin MIMTXRADDR9 input)
			(conn MIMTXRADDR9 MIMTXRADDR9 <== PCIE_2_0 MIMTXRADDR9)
		)
		(element MIMTXRADDR8 1
			(pin MIMTXRADDR8 input)
			(conn MIMTXRADDR8 MIMTXRADDR8 <== PCIE_2_0 MIMTXRADDR8)
		)
		(element MIMTXRADDR7 1
			(pin MIMTXRADDR7 input)
			(conn MIMTXRADDR7 MIMTXRADDR7 <== PCIE_2_0 MIMTXRADDR7)
		)
		(element MIMTXRADDR6 1
			(pin MIMTXRADDR6 input)
			(conn MIMTXRADDR6 MIMTXRADDR6 <== PCIE_2_0 MIMTXRADDR6)
		)
		(element MIMTXRADDR5 1
			(pin MIMTXRADDR5 input)
			(conn MIMTXRADDR5 MIMTXRADDR5 <== PCIE_2_0 MIMTXRADDR5)
		)
		(element MIMTXRADDR4 1
			(pin MIMTXRADDR4 input)
			(conn MIMTXRADDR4 MIMTXRADDR4 <== PCIE_2_0 MIMTXRADDR4)
		)
		(element MIMTXRADDR3 1
			(pin MIMTXRADDR3 input)
			(conn MIMTXRADDR3 MIMTXRADDR3 <== PCIE_2_0 MIMTXRADDR3)
		)
		(element MIMTXRADDR2 1
			(pin MIMTXRADDR2 input)
			(conn MIMTXRADDR2 MIMTXRADDR2 <== PCIE_2_0 MIMTXRADDR2)
		)
		(element MIMTXRADDR1 1
			(pin MIMTXRADDR1 input)
			(conn MIMTXRADDR1 MIMTXRADDR1 <== PCIE_2_0 MIMTXRADDR1)
		)
		(element MIMTXRADDR0 1
			(pin MIMTXRADDR0 input)
			(conn MIMTXRADDR0 MIMTXRADDR0 <== PCIE_2_0 MIMTXRADDR0)
		)
		(element MIMRXWEN 1
			(pin MIMRXWEN input)
			(conn MIMRXWEN MIMRXWEN <== PCIE_2_0 MIMRXWEN)
		)
		(element MIMRXWDATA67 1
			(pin MIMRXWDATA67 input)
			(conn MIMRXWDATA67 MIMRXWDATA67 <== PCIE_2_0 MIMRXWDATA67)
		)
		(element MIMRXWDATA66 1
			(pin MIMRXWDATA66 input)
			(conn MIMRXWDATA66 MIMRXWDATA66 <== PCIE_2_0 MIMRXWDATA66)
		)
		(element MIMRXWDATA65 1
			(pin MIMRXWDATA65 input)
			(conn MIMRXWDATA65 MIMRXWDATA65 <== PCIE_2_0 MIMRXWDATA65)
		)
		(element MIMRXWDATA64 1
			(pin MIMRXWDATA64 input)
			(conn MIMRXWDATA64 MIMRXWDATA64 <== PCIE_2_0 MIMRXWDATA64)
		)
		(element MIMRXWDATA63 1
			(pin MIMRXWDATA63 input)
			(conn MIMRXWDATA63 MIMRXWDATA63 <== PCIE_2_0 MIMRXWDATA63)
		)
		(element MIMRXWDATA62 1
			(pin MIMRXWDATA62 input)
			(conn MIMRXWDATA62 MIMRXWDATA62 <== PCIE_2_0 MIMRXWDATA62)
		)
		(element MIMRXWDATA61 1
			(pin MIMRXWDATA61 input)
			(conn MIMRXWDATA61 MIMRXWDATA61 <== PCIE_2_0 MIMRXWDATA61)
		)
		(element MIMRXWDATA60 1
			(pin MIMRXWDATA60 input)
			(conn MIMRXWDATA60 MIMRXWDATA60 <== PCIE_2_0 MIMRXWDATA60)
		)
		(element MIMRXWDATA59 1
			(pin MIMRXWDATA59 input)
			(conn MIMRXWDATA59 MIMRXWDATA59 <== PCIE_2_0 MIMRXWDATA59)
		)
		(element MIMRXWDATA58 1
			(pin MIMRXWDATA58 input)
			(conn MIMRXWDATA58 MIMRXWDATA58 <== PCIE_2_0 MIMRXWDATA58)
		)
		(element MIMRXWDATA57 1
			(pin MIMRXWDATA57 input)
			(conn MIMRXWDATA57 MIMRXWDATA57 <== PCIE_2_0 MIMRXWDATA57)
		)
		(element MIMRXWDATA56 1
			(pin MIMRXWDATA56 input)
			(conn MIMRXWDATA56 MIMRXWDATA56 <== PCIE_2_0 MIMRXWDATA56)
		)
		(element MIMRXWDATA55 1
			(pin MIMRXWDATA55 input)
			(conn MIMRXWDATA55 MIMRXWDATA55 <== PCIE_2_0 MIMRXWDATA55)
		)
		(element MIMRXWDATA54 1
			(pin MIMRXWDATA54 input)
			(conn MIMRXWDATA54 MIMRXWDATA54 <== PCIE_2_0 MIMRXWDATA54)
		)
		(element MIMRXWDATA53 1
			(pin MIMRXWDATA53 input)
			(conn MIMRXWDATA53 MIMRXWDATA53 <== PCIE_2_0 MIMRXWDATA53)
		)
		(element MIMRXWDATA52 1
			(pin MIMRXWDATA52 input)
			(conn MIMRXWDATA52 MIMRXWDATA52 <== PCIE_2_0 MIMRXWDATA52)
		)
		(element MIMRXWDATA51 1
			(pin MIMRXWDATA51 input)
			(conn MIMRXWDATA51 MIMRXWDATA51 <== PCIE_2_0 MIMRXWDATA51)
		)
		(element MIMRXWDATA50 1
			(pin MIMRXWDATA50 input)
			(conn MIMRXWDATA50 MIMRXWDATA50 <== PCIE_2_0 MIMRXWDATA50)
		)
		(element MIMRXWDATA49 1
			(pin MIMRXWDATA49 input)
			(conn MIMRXWDATA49 MIMRXWDATA49 <== PCIE_2_0 MIMRXWDATA49)
		)
		(element MIMRXWDATA48 1
			(pin MIMRXWDATA48 input)
			(conn MIMRXWDATA48 MIMRXWDATA48 <== PCIE_2_0 MIMRXWDATA48)
		)
		(element MIMRXWDATA47 1
			(pin MIMRXWDATA47 input)
			(conn MIMRXWDATA47 MIMRXWDATA47 <== PCIE_2_0 MIMRXWDATA47)
		)
		(element MIMRXWDATA46 1
			(pin MIMRXWDATA46 input)
			(conn MIMRXWDATA46 MIMRXWDATA46 <== PCIE_2_0 MIMRXWDATA46)
		)
		(element MIMRXWDATA45 1
			(pin MIMRXWDATA45 input)
			(conn MIMRXWDATA45 MIMRXWDATA45 <== PCIE_2_0 MIMRXWDATA45)
		)
		(element MIMRXWDATA44 1
			(pin MIMRXWDATA44 input)
			(conn MIMRXWDATA44 MIMRXWDATA44 <== PCIE_2_0 MIMRXWDATA44)
		)
		(element MIMRXWDATA43 1
			(pin MIMRXWDATA43 input)
			(conn MIMRXWDATA43 MIMRXWDATA43 <== PCIE_2_0 MIMRXWDATA43)
		)
		(element MIMRXWDATA42 1
			(pin MIMRXWDATA42 input)
			(conn MIMRXWDATA42 MIMRXWDATA42 <== PCIE_2_0 MIMRXWDATA42)
		)
		(element MIMRXWDATA41 1
			(pin MIMRXWDATA41 input)
			(conn MIMRXWDATA41 MIMRXWDATA41 <== PCIE_2_0 MIMRXWDATA41)
		)
		(element MIMRXWDATA40 1
			(pin MIMRXWDATA40 input)
			(conn MIMRXWDATA40 MIMRXWDATA40 <== PCIE_2_0 MIMRXWDATA40)
		)
		(element MIMRXWDATA39 1
			(pin MIMRXWDATA39 input)
			(conn MIMRXWDATA39 MIMRXWDATA39 <== PCIE_2_0 MIMRXWDATA39)
		)
		(element MIMRXWDATA38 1
			(pin MIMRXWDATA38 input)
			(conn MIMRXWDATA38 MIMRXWDATA38 <== PCIE_2_0 MIMRXWDATA38)
		)
		(element MIMRXWDATA37 1
			(pin MIMRXWDATA37 input)
			(conn MIMRXWDATA37 MIMRXWDATA37 <== PCIE_2_0 MIMRXWDATA37)
		)
		(element MIMRXWDATA36 1
			(pin MIMRXWDATA36 input)
			(conn MIMRXWDATA36 MIMRXWDATA36 <== PCIE_2_0 MIMRXWDATA36)
		)
		(element MIMRXWDATA35 1
			(pin MIMRXWDATA35 input)
			(conn MIMRXWDATA35 MIMRXWDATA35 <== PCIE_2_0 MIMRXWDATA35)
		)
		(element MIMRXWDATA34 1
			(pin MIMRXWDATA34 input)
			(conn MIMRXWDATA34 MIMRXWDATA34 <== PCIE_2_0 MIMRXWDATA34)
		)
		(element MIMRXWDATA33 1
			(pin MIMRXWDATA33 input)
			(conn MIMRXWDATA33 MIMRXWDATA33 <== PCIE_2_0 MIMRXWDATA33)
		)
		(element MIMRXWDATA32 1
			(pin MIMRXWDATA32 input)
			(conn MIMRXWDATA32 MIMRXWDATA32 <== PCIE_2_0 MIMRXWDATA32)
		)
		(element MIMRXWDATA31 1
			(pin MIMRXWDATA31 input)
			(conn MIMRXWDATA31 MIMRXWDATA31 <== PCIE_2_0 MIMRXWDATA31)
		)
		(element MIMRXWDATA30 1
			(pin MIMRXWDATA30 input)
			(conn MIMRXWDATA30 MIMRXWDATA30 <== PCIE_2_0 MIMRXWDATA30)
		)
		(element MIMRXWDATA29 1
			(pin MIMRXWDATA29 input)
			(conn MIMRXWDATA29 MIMRXWDATA29 <== PCIE_2_0 MIMRXWDATA29)
		)
		(element MIMRXWDATA28 1
			(pin MIMRXWDATA28 input)
			(conn MIMRXWDATA28 MIMRXWDATA28 <== PCIE_2_0 MIMRXWDATA28)
		)
		(element MIMRXWDATA27 1
			(pin MIMRXWDATA27 input)
			(conn MIMRXWDATA27 MIMRXWDATA27 <== PCIE_2_0 MIMRXWDATA27)
		)
		(element MIMRXWDATA26 1
			(pin MIMRXWDATA26 input)
			(conn MIMRXWDATA26 MIMRXWDATA26 <== PCIE_2_0 MIMRXWDATA26)
		)
		(element MIMRXWDATA25 1
			(pin MIMRXWDATA25 input)
			(conn MIMRXWDATA25 MIMRXWDATA25 <== PCIE_2_0 MIMRXWDATA25)
		)
		(element MIMRXWDATA24 1
			(pin MIMRXWDATA24 input)
			(conn MIMRXWDATA24 MIMRXWDATA24 <== PCIE_2_0 MIMRXWDATA24)
		)
		(element MIMRXWDATA23 1
			(pin MIMRXWDATA23 input)
			(conn MIMRXWDATA23 MIMRXWDATA23 <== PCIE_2_0 MIMRXWDATA23)
		)
		(element MIMRXWDATA22 1
			(pin MIMRXWDATA22 input)
			(conn MIMRXWDATA22 MIMRXWDATA22 <== PCIE_2_0 MIMRXWDATA22)
		)
		(element MIMRXWDATA21 1
			(pin MIMRXWDATA21 input)
			(conn MIMRXWDATA21 MIMRXWDATA21 <== PCIE_2_0 MIMRXWDATA21)
		)
		(element MIMRXWDATA20 1
			(pin MIMRXWDATA20 input)
			(conn MIMRXWDATA20 MIMRXWDATA20 <== PCIE_2_0 MIMRXWDATA20)
		)
		(element MIMRXWDATA19 1
			(pin MIMRXWDATA19 input)
			(conn MIMRXWDATA19 MIMRXWDATA19 <== PCIE_2_0 MIMRXWDATA19)
		)
		(element MIMRXWDATA18 1
			(pin MIMRXWDATA18 input)
			(conn MIMRXWDATA18 MIMRXWDATA18 <== PCIE_2_0 MIMRXWDATA18)
		)
		(element MIMRXWDATA17 1
			(pin MIMRXWDATA17 input)
			(conn MIMRXWDATA17 MIMRXWDATA17 <== PCIE_2_0 MIMRXWDATA17)
		)
		(element MIMRXWDATA16 1
			(pin MIMRXWDATA16 input)
			(conn MIMRXWDATA16 MIMRXWDATA16 <== PCIE_2_0 MIMRXWDATA16)
		)
		(element MIMRXWDATA15 1
			(pin MIMRXWDATA15 input)
			(conn MIMRXWDATA15 MIMRXWDATA15 <== PCIE_2_0 MIMRXWDATA15)
		)
		(element MIMRXWDATA14 1
			(pin MIMRXWDATA14 input)
			(conn MIMRXWDATA14 MIMRXWDATA14 <== PCIE_2_0 MIMRXWDATA14)
		)
		(element MIMRXWDATA13 1
			(pin MIMRXWDATA13 input)
			(conn MIMRXWDATA13 MIMRXWDATA13 <== PCIE_2_0 MIMRXWDATA13)
		)
		(element MIMRXWDATA12 1
			(pin MIMRXWDATA12 input)
			(conn MIMRXWDATA12 MIMRXWDATA12 <== PCIE_2_0 MIMRXWDATA12)
		)
		(element MIMRXWDATA11 1
			(pin MIMRXWDATA11 input)
			(conn MIMRXWDATA11 MIMRXWDATA11 <== PCIE_2_0 MIMRXWDATA11)
		)
		(element MIMRXWDATA10 1
			(pin MIMRXWDATA10 input)
			(conn MIMRXWDATA10 MIMRXWDATA10 <== PCIE_2_0 MIMRXWDATA10)
		)
		(element MIMRXWDATA9 1
			(pin MIMRXWDATA9 input)
			(conn MIMRXWDATA9 MIMRXWDATA9 <== PCIE_2_0 MIMRXWDATA9)
		)
		(element MIMRXWDATA8 1
			(pin MIMRXWDATA8 input)
			(conn MIMRXWDATA8 MIMRXWDATA8 <== PCIE_2_0 MIMRXWDATA8)
		)
		(element MIMRXWDATA7 1
			(pin MIMRXWDATA7 input)
			(conn MIMRXWDATA7 MIMRXWDATA7 <== PCIE_2_0 MIMRXWDATA7)
		)
		(element MIMRXWDATA6 1
			(pin MIMRXWDATA6 input)
			(conn MIMRXWDATA6 MIMRXWDATA6 <== PCIE_2_0 MIMRXWDATA6)
		)
		(element MIMRXWDATA5 1
			(pin MIMRXWDATA5 input)
			(conn MIMRXWDATA5 MIMRXWDATA5 <== PCIE_2_0 MIMRXWDATA5)
		)
		(element MIMRXWDATA4 1
			(pin MIMRXWDATA4 input)
			(conn MIMRXWDATA4 MIMRXWDATA4 <== PCIE_2_0 MIMRXWDATA4)
		)
		(element MIMRXWDATA3 1
			(pin MIMRXWDATA3 input)
			(conn MIMRXWDATA3 MIMRXWDATA3 <== PCIE_2_0 MIMRXWDATA3)
		)
		(element MIMRXWDATA2 1
			(pin MIMRXWDATA2 input)
			(conn MIMRXWDATA2 MIMRXWDATA2 <== PCIE_2_0 MIMRXWDATA2)
		)
		(element MIMRXWDATA1 1
			(pin MIMRXWDATA1 input)
			(conn MIMRXWDATA1 MIMRXWDATA1 <== PCIE_2_0 MIMRXWDATA1)
		)
		(element MIMRXWDATA0 1
			(pin MIMRXWDATA0 input)
			(conn MIMRXWDATA0 MIMRXWDATA0 <== PCIE_2_0 MIMRXWDATA0)
		)
		(element MIMRXWADDR12 1
			(pin MIMRXWADDR12 input)
			(conn MIMRXWADDR12 MIMRXWADDR12 <== PCIE_2_0 MIMRXWADDR12)
		)
		(element MIMRXWADDR11 1
			(pin MIMRXWADDR11 input)
			(conn MIMRXWADDR11 MIMRXWADDR11 <== PCIE_2_0 MIMRXWADDR11)
		)
		(element MIMRXWADDR10 1
			(pin MIMRXWADDR10 input)
			(conn MIMRXWADDR10 MIMRXWADDR10 <== PCIE_2_0 MIMRXWADDR10)
		)
		(element MIMRXWADDR9 1
			(pin MIMRXWADDR9 input)
			(conn MIMRXWADDR9 MIMRXWADDR9 <== PCIE_2_0 MIMRXWADDR9)
		)
		(element MIMRXWADDR8 1
			(pin MIMRXWADDR8 input)
			(conn MIMRXWADDR8 MIMRXWADDR8 <== PCIE_2_0 MIMRXWADDR8)
		)
		(element MIMRXWADDR7 1
			(pin MIMRXWADDR7 input)
			(conn MIMRXWADDR7 MIMRXWADDR7 <== PCIE_2_0 MIMRXWADDR7)
		)
		(element MIMRXWADDR6 1
			(pin MIMRXWADDR6 input)
			(conn MIMRXWADDR6 MIMRXWADDR6 <== PCIE_2_0 MIMRXWADDR6)
		)
		(element MIMRXWADDR5 1
			(pin MIMRXWADDR5 input)
			(conn MIMRXWADDR5 MIMRXWADDR5 <== PCIE_2_0 MIMRXWADDR5)
		)
		(element MIMRXWADDR4 1
			(pin MIMRXWADDR4 input)
			(conn MIMRXWADDR4 MIMRXWADDR4 <== PCIE_2_0 MIMRXWADDR4)
		)
		(element MIMRXWADDR3 1
			(pin MIMRXWADDR3 input)
			(conn MIMRXWADDR3 MIMRXWADDR3 <== PCIE_2_0 MIMRXWADDR3)
		)
		(element MIMRXWADDR2 1
			(pin MIMRXWADDR2 input)
			(conn MIMRXWADDR2 MIMRXWADDR2 <== PCIE_2_0 MIMRXWADDR2)
		)
		(element MIMRXWADDR1 1
			(pin MIMRXWADDR1 input)
			(conn MIMRXWADDR1 MIMRXWADDR1 <== PCIE_2_0 MIMRXWADDR1)
		)
		(element MIMRXWADDR0 1
			(pin MIMRXWADDR0 input)
			(conn MIMRXWADDR0 MIMRXWADDR0 <== PCIE_2_0 MIMRXWADDR0)
		)
		(element MIMRXREN 1
			(pin MIMRXREN input)
			(conn MIMRXREN MIMRXREN <== PCIE_2_0 MIMRXREN)
		)
		(element MIMRXRDATA67 1
			(pin MIMRXRDATA67 output)
			(conn MIMRXRDATA67 MIMRXRDATA67 ==> PCIE_2_0 MIMRXRDATA67)
		)
		(element MIMRXRDATA66 1
			(pin MIMRXRDATA66 output)
			(conn MIMRXRDATA66 MIMRXRDATA66 ==> PCIE_2_0 MIMRXRDATA66)
		)
		(element MIMRXRDATA65 1
			(pin MIMRXRDATA65 output)
			(conn MIMRXRDATA65 MIMRXRDATA65 ==> PCIE_2_0 MIMRXRDATA65)
		)
		(element MIMRXRDATA64 1
			(pin MIMRXRDATA64 output)
			(conn MIMRXRDATA64 MIMRXRDATA64 ==> PCIE_2_0 MIMRXRDATA64)
		)
		(element MIMRXRDATA63 1
			(pin MIMRXRDATA63 output)
			(conn MIMRXRDATA63 MIMRXRDATA63 ==> PCIE_2_0 MIMRXRDATA63)
		)
		(element MIMRXRDATA62 1
			(pin MIMRXRDATA62 output)
			(conn MIMRXRDATA62 MIMRXRDATA62 ==> PCIE_2_0 MIMRXRDATA62)
		)
		(element MIMRXRDATA61 1
			(pin MIMRXRDATA61 output)
			(conn MIMRXRDATA61 MIMRXRDATA61 ==> PCIE_2_0 MIMRXRDATA61)
		)
		(element MIMRXRDATA60 1
			(pin MIMRXRDATA60 output)
			(conn MIMRXRDATA60 MIMRXRDATA60 ==> PCIE_2_0 MIMRXRDATA60)
		)
		(element MIMRXRDATA59 1
			(pin MIMRXRDATA59 output)
			(conn MIMRXRDATA59 MIMRXRDATA59 ==> PCIE_2_0 MIMRXRDATA59)
		)
		(element MIMRXRDATA58 1
			(pin MIMRXRDATA58 output)
			(conn MIMRXRDATA58 MIMRXRDATA58 ==> PCIE_2_0 MIMRXRDATA58)
		)
		(element MIMRXRDATA57 1
			(pin MIMRXRDATA57 output)
			(conn MIMRXRDATA57 MIMRXRDATA57 ==> PCIE_2_0 MIMRXRDATA57)
		)
		(element MIMRXRDATA56 1
			(pin MIMRXRDATA56 output)
			(conn MIMRXRDATA56 MIMRXRDATA56 ==> PCIE_2_0 MIMRXRDATA56)
		)
		(element MIMRXRDATA55 1
			(pin MIMRXRDATA55 output)
			(conn MIMRXRDATA55 MIMRXRDATA55 ==> PCIE_2_0 MIMRXRDATA55)
		)
		(element MIMRXRDATA54 1
			(pin MIMRXRDATA54 output)
			(conn MIMRXRDATA54 MIMRXRDATA54 ==> PCIE_2_0 MIMRXRDATA54)
		)
		(element MIMRXRDATA53 1
			(pin MIMRXRDATA53 output)
			(conn MIMRXRDATA53 MIMRXRDATA53 ==> PCIE_2_0 MIMRXRDATA53)
		)
		(element MIMRXRDATA52 1
			(pin MIMRXRDATA52 output)
			(conn MIMRXRDATA52 MIMRXRDATA52 ==> PCIE_2_0 MIMRXRDATA52)
		)
		(element MIMRXRDATA51 1
			(pin MIMRXRDATA51 output)
			(conn MIMRXRDATA51 MIMRXRDATA51 ==> PCIE_2_0 MIMRXRDATA51)
		)
		(element MIMRXRDATA50 1
			(pin MIMRXRDATA50 output)
			(conn MIMRXRDATA50 MIMRXRDATA50 ==> PCIE_2_0 MIMRXRDATA50)
		)
		(element MIMRXRDATA49 1
			(pin MIMRXRDATA49 output)
			(conn MIMRXRDATA49 MIMRXRDATA49 ==> PCIE_2_0 MIMRXRDATA49)
		)
		(element MIMRXRDATA48 1
			(pin MIMRXRDATA48 output)
			(conn MIMRXRDATA48 MIMRXRDATA48 ==> PCIE_2_0 MIMRXRDATA48)
		)
		(element MIMRXRDATA47 1
			(pin MIMRXRDATA47 output)
			(conn MIMRXRDATA47 MIMRXRDATA47 ==> PCIE_2_0 MIMRXRDATA47)
		)
		(element MIMRXRDATA46 1
			(pin MIMRXRDATA46 output)
			(conn MIMRXRDATA46 MIMRXRDATA46 ==> PCIE_2_0 MIMRXRDATA46)
		)
		(element MIMRXRDATA45 1
			(pin MIMRXRDATA45 output)
			(conn MIMRXRDATA45 MIMRXRDATA45 ==> PCIE_2_0 MIMRXRDATA45)
		)
		(element MIMRXRDATA44 1
			(pin MIMRXRDATA44 output)
			(conn MIMRXRDATA44 MIMRXRDATA44 ==> PCIE_2_0 MIMRXRDATA44)
		)
		(element MIMRXRDATA43 1
			(pin MIMRXRDATA43 output)
			(conn MIMRXRDATA43 MIMRXRDATA43 ==> PCIE_2_0 MIMRXRDATA43)
		)
		(element MIMRXRDATA42 1
			(pin MIMRXRDATA42 output)
			(conn MIMRXRDATA42 MIMRXRDATA42 ==> PCIE_2_0 MIMRXRDATA42)
		)
		(element MIMRXRDATA41 1
			(pin MIMRXRDATA41 output)
			(conn MIMRXRDATA41 MIMRXRDATA41 ==> PCIE_2_0 MIMRXRDATA41)
		)
		(element MIMRXRDATA40 1
			(pin MIMRXRDATA40 output)
			(conn MIMRXRDATA40 MIMRXRDATA40 ==> PCIE_2_0 MIMRXRDATA40)
		)
		(element MIMRXRDATA39 1
			(pin MIMRXRDATA39 output)
			(conn MIMRXRDATA39 MIMRXRDATA39 ==> PCIE_2_0 MIMRXRDATA39)
		)
		(element MIMRXRDATA38 1
			(pin MIMRXRDATA38 output)
			(conn MIMRXRDATA38 MIMRXRDATA38 ==> PCIE_2_0 MIMRXRDATA38)
		)
		(element MIMRXRDATA37 1
			(pin MIMRXRDATA37 output)
			(conn MIMRXRDATA37 MIMRXRDATA37 ==> PCIE_2_0 MIMRXRDATA37)
		)
		(element MIMRXRDATA36 1
			(pin MIMRXRDATA36 output)
			(conn MIMRXRDATA36 MIMRXRDATA36 ==> PCIE_2_0 MIMRXRDATA36)
		)
		(element MIMRXRDATA35 1
			(pin MIMRXRDATA35 output)
			(conn MIMRXRDATA35 MIMRXRDATA35 ==> PCIE_2_0 MIMRXRDATA35)
		)
		(element MIMRXRDATA34 1
			(pin MIMRXRDATA34 output)
			(conn MIMRXRDATA34 MIMRXRDATA34 ==> PCIE_2_0 MIMRXRDATA34)
		)
		(element MIMRXRDATA33 1
			(pin MIMRXRDATA33 output)
			(conn MIMRXRDATA33 MIMRXRDATA33 ==> PCIE_2_0 MIMRXRDATA33)
		)
		(element MIMRXRDATA32 1
			(pin MIMRXRDATA32 output)
			(conn MIMRXRDATA32 MIMRXRDATA32 ==> PCIE_2_0 MIMRXRDATA32)
		)
		(element MIMRXRDATA31 1
			(pin MIMRXRDATA31 output)
			(conn MIMRXRDATA31 MIMRXRDATA31 ==> PCIE_2_0 MIMRXRDATA31)
		)
		(element MIMRXRDATA30 1
			(pin MIMRXRDATA30 output)
			(conn MIMRXRDATA30 MIMRXRDATA30 ==> PCIE_2_0 MIMRXRDATA30)
		)
		(element MIMRXRDATA29 1
			(pin MIMRXRDATA29 output)
			(conn MIMRXRDATA29 MIMRXRDATA29 ==> PCIE_2_0 MIMRXRDATA29)
		)
		(element MIMRXRDATA28 1
			(pin MIMRXRDATA28 output)
			(conn MIMRXRDATA28 MIMRXRDATA28 ==> PCIE_2_0 MIMRXRDATA28)
		)
		(element MIMRXRDATA27 1
			(pin MIMRXRDATA27 output)
			(conn MIMRXRDATA27 MIMRXRDATA27 ==> PCIE_2_0 MIMRXRDATA27)
		)
		(element MIMRXRDATA26 1
			(pin MIMRXRDATA26 output)
			(conn MIMRXRDATA26 MIMRXRDATA26 ==> PCIE_2_0 MIMRXRDATA26)
		)
		(element MIMRXRDATA25 1
			(pin MIMRXRDATA25 output)
			(conn MIMRXRDATA25 MIMRXRDATA25 ==> PCIE_2_0 MIMRXRDATA25)
		)
		(element MIMRXRDATA24 1
			(pin MIMRXRDATA24 output)
			(conn MIMRXRDATA24 MIMRXRDATA24 ==> PCIE_2_0 MIMRXRDATA24)
		)
		(element MIMRXRDATA23 1
			(pin MIMRXRDATA23 output)
			(conn MIMRXRDATA23 MIMRXRDATA23 ==> PCIE_2_0 MIMRXRDATA23)
		)
		(element MIMRXRDATA22 1
			(pin MIMRXRDATA22 output)
			(conn MIMRXRDATA22 MIMRXRDATA22 ==> PCIE_2_0 MIMRXRDATA22)
		)
		(element MIMRXRDATA21 1
			(pin MIMRXRDATA21 output)
			(conn MIMRXRDATA21 MIMRXRDATA21 ==> PCIE_2_0 MIMRXRDATA21)
		)
		(element MIMRXRDATA20 1
			(pin MIMRXRDATA20 output)
			(conn MIMRXRDATA20 MIMRXRDATA20 ==> PCIE_2_0 MIMRXRDATA20)
		)
		(element MIMRXRDATA19 1
			(pin MIMRXRDATA19 output)
			(conn MIMRXRDATA19 MIMRXRDATA19 ==> PCIE_2_0 MIMRXRDATA19)
		)
		(element MIMRXRDATA18 1
			(pin MIMRXRDATA18 output)
			(conn MIMRXRDATA18 MIMRXRDATA18 ==> PCIE_2_0 MIMRXRDATA18)
		)
		(element MIMRXRDATA17 1
			(pin MIMRXRDATA17 output)
			(conn MIMRXRDATA17 MIMRXRDATA17 ==> PCIE_2_0 MIMRXRDATA17)
		)
		(element MIMRXRDATA16 1
			(pin MIMRXRDATA16 output)
			(conn MIMRXRDATA16 MIMRXRDATA16 ==> PCIE_2_0 MIMRXRDATA16)
		)
		(element MIMRXRDATA15 1
			(pin MIMRXRDATA15 output)
			(conn MIMRXRDATA15 MIMRXRDATA15 ==> PCIE_2_0 MIMRXRDATA15)
		)
		(element MIMRXRDATA14 1
			(pin MIMRXRDATA14 output)
			(conn MIMRXRDATA14 MIMRXRDATA14 ==> PCIE_2_0 MIMRXRDATA14)
		)
		(element MIMRXRDATA13 1
			(pin MIMRXRDATA13 output)
			(conn MIMRXRDATA13 MIMRXRDATA13 ==> PCIE_2_0 MIMRXRDATA13)
		)
		(element MIMRXRDATA12 1
			(pin MIMRXRDATA12 output)
			(conn MIMRXRDATA12 MIMRXRDATA12 ==> PCIE_2_0 MIMRXRDATA12)
		)
		(element MIMRXRDATA11 1
			(pin MIMRXRDATA11 output)
			(conn MIMRXRDATA11 MIMRXRDATA11 ==> PCIE_2_0 MIMRXRDATA11)
		)
		(element MIMRXRDATA10 1
			(pin MIMRXRDATA10 output)
			(conn MIMRXRDATA10 MIMRXRDATA10 ==> PCIE_2_0 MIMRXRDATA10)
		)
		(element MIMRXRDATA9 1
			(pin MIMRXRDATA9 output)
			(conn MIMRXRDATA9 MIMRXRDATA9 ==> PCIE_2_0 MIMRXRDATA9)
		)
		(element MIMRXRDATA8 1
			(pin MIMRXRDATA8 output)
			(conn MIMRXRDATA8 MIMRXRDATA8 ==> PCIE_2_0 MIMRXRDATA8)
		)
		(element MIMRXRDATA7 1
			(pin MIMRXRDATA7 output)
			(conn MIMRXRDATA7 MIMRXRDATA7 ==> PCIE_2_0 MIMRXRDATA7)
		)
		(element MIMRXRDATA6 1
			(pin MIMRXRDATA6 output)
			(conn MIMRXRDATA6 MIMRXRDATA6 ==> PCIE_2_0 MIMRXRDATA6)
		)
		(element MIMRXRDATA5 1
			(pin MIMRXRDATA5 output)
			(conn MIMRXRDATA5 MIMRXRDATA5 ==> PCIE_2_0 MIMRXRDATA5)
		)
		(element MIMRXRDATA4 1
			(pin MIMRXRDATA4 output)
			(conn MIMRXRDATA4 MIMRXRDATA4 ==> PCIE_2_0 MIMRXRDATA4)
		)
		(element MIMRXRDATA3 1
			(pin MIMRXRDATA3 output)
			(conn MIMRXRDATA3 MIMRXRDATA3 ==> PCIE_2_0 MIMRXRDATA3)
		)
		(element MIMRXRDATA2 1
			(pin MIMRXRDATA2 output)
			(conn MIMRXRDATA2 MIMRXRDATA2 ==> PCIE_2_0 MIMRXRDATA2)
		)
		(element MIMRXRDATA1 1
			(pin MIMRXRDATA1 output)
			(conn MIMRXRDATA1 MIMRXRDATA1 ==> PCIE_2_0 MIMRXRDATA1)
		)
		(element MIMRXRDATA0 1
			(pin MIMRXRDATA0 output)
			(conn MIMRXRDATA0 MIMRXRDATA0 ==> PCIE_2_0 MIMRXRDATA0)
		)
		(element MIMRXRCE 1
			(pin MIMRXRCE input)
			(conn MIMRXRCE MIMRXRCE <== PCIE_2_0 MIMRXRCE)
		)
		(element MIMRXRADDR12 1
			(pin MIMRXRADDR12 input)
			(conn MIMRXRADDR12 MIMRXRADDR12 <== PCIE_2_0 MIMRXRADDR12)
		)
		(element MIMRXRADDR11 1
			(pin MIMRXRADDR11 input)
			(conn MIMRXRADDR11 MIMRXRADDR11 <== PCIE_2_0 MIMRXRADDR11)
		)
		(element MIMRXRADDR10 1
			(pin MIMRXRADDR10 input)
			(conn MIMRXRADDR10 MIMRXRADDR10 <== PCIE_2_0 MIMRXRADDR10)
		)
		(element MIMRXRADDR9 1
			(pin MIMRXRADDR9 input)
			(conn MIMRXRADDR9 MIMRXRADDR9 <== PCIE_2_0 MIMRXRADDR9)
		)
		(element MIMRXRADDR8 1
			(pin MIMRXRADDR8 input)
			(conn MIMRXRADDR8 MIMRXRADDR8 <== PCIE_2_0 MIMRXRADDR8)
		)
		(element MIMRXRADDR7 1
			(pin MIMRXRADDR7 input)
			(conn MIMRXRADDR7 MIMRXRADDR7 <== PCIE_2_0 MIMRXRADDR7)
		)
		(element MIMRXRADDR6 1
			(pin MIMRXRADDR6 input)
			(conn MIMRXRADDR6 MIMRXRADDR6 <== PCIE_2_0 MIMRXRADDR6)
		)
		(element MIMRXRADDR5 1
			(pin MIMRXRADDR5 input)
			(conn MIMRXRADDR5 MIMRXRADDR5 <== PCIE_2_0 MIMRXRADDR5)
		)
		(element MIMRXRADDR4 1
			(pin MIMRXRADDR4 input)
			(conn MIMRXRADDR4 MIMRXRADDR4 <== PCIE_2_0 MIMRXRADDR4)
		)
		(element MIMRXRADDR3 1
			(pin MIMRXRADDR3 input)
			(conn MIMRXRADDR3 MIMRXRADDR3 <== PCIE_2_0 MIMRXRADDR3)
		)
		(element MIMRXRADDR2 1
			(pin MIMRXRADDR2 input)
			(conn MIMRXRADDR2 MIMRXRADDR2 <== PCIE_2_0 MIMRXRADDR2)
		)
		(element MIMRXRADDR1 1
			(pin MIMRXRADDR1 input)
			(conn MIMRXRADDR1 MIMRXRADDR1 <== PCIE_2_0 MIMRXRADDR1)
		)
		(element MIMRXRADDR0 1
			(pin MIMRXRADDR0 input)
			(conn MIMRXRADDR0 MIMRXRADDR0 <== PCIE_2_0 MIMRXRADDR0)
		)
		(element LNKCLKEN 1
			(pin LNKCLKEN input)
			(conn LNKCLKEN LNKCLKEN <== PCIE_2_0 LNKCLKEN)
		)
		(element LL2TLPRCVN 1
			(pin LL2TLPRCVN output)
			(conn LL2TLPRCVN LL2TLPRCVN ==> PCIE_2_0 LL2TLPRCVN)
		)
		(element LL2TFCINIT2SEQN 1
			(pin LL2TFCINIT2SEQN input)
			(conn LL2TFCINIT2SEQN LL2TFCINIT2SEQN <== PCIE_2_0 LL2TFCINIT2SEQN)
		)
		(element LL2TFCINIT1SEQN 1
			(pin LL2TFCINIT1SEQN input)
			(conn LL2TFCINIT1SEQN LL2TFCINIT1SEQN <== PCIE_2_0 LL2TFCINIT1SEQN)
		)
		(element LL2SUSPENDOKN 1
			(pin LL2SUSPENDOKN input)
			(conn LL2SUSPENDOKN LL2SUSPENDOKN <== PCIE_2_0 LL2SUSPENDOKN)
		)
		(element LL2SUSPENDNOWN 1
			(pin LL2SUSPENDNOWN output)
			(conn LL2SUSPENDNOWN LL2SUSPENDNOWN ==> PCIE_2_0 LL2SUSPENDNOWN)
		)
		(element LL2SENDENTERL23N 1
			(pin LL2SENDENTERL23N output)
			(conn LL2SENDENTERL23N LL2SENDENTERL23N ==> PCIE_2_0 LL2SENDENTERL23N)
		)
		(element LL2SENDENTERL1N 1
			(pin LL2SENDENTERL1N output)
			(conn LL2SENDENTERL1N LL2SENDENTERL1N ==> PCIE_2_0 LL2SENDENTERL1N)
		)
		(element LL2SENDASREQL1N 1
			(pin LL2SENDASREQL1N output)
			(conn LL2SENDASREQL1N LL2SENDASREQL1N ==> PCIE_2_0 LL2SENDASREQL1N)
		)
		(element LL2REPLAYTOERRN 1
			(pin LL2REPLAYTOERRN input)
			(conn LL2REPLAYTOERRN LL2REPLAYTOERRN <== PCIE_2_0 LL2REPLAYTOERRN)
		)
		(element LL2REPLAYROERRN 1
			(pin LL2REPLAYROERRN input)
			(conn LL2REPLAYROERRN LL2REPLAYROERRN <== PCIE_2_0 LL2REPLAYROERRN)
		)
		(element LL2PROTOCOLERRN 1
			(pin LL2PROTOCOLERRN input)
			(conn LL2PROTOCOLERRN LL2PROTOCOLERRN <== PCIE_2_0 LL2PROTOCOLERRN)
		)
		(element LL2BADTLPERRN 1
			(pin LL2BADTLPERRN input)
			(conn LL2BADTLPERRN LL2BADTLPERRN <== PCIE_2_0 LL2BADTLPERRN)
		)
		(element LL2BADDLLPERRN 1
			(pin LL2BADDLLPERRN input)
			(conn LL2BADDLLPERRN LL2BADDLLPERRN <== PCIE_2_0 LL2BADDLLPERRN)
		)
		(element FUNCLVLRSTN 1
			(pin FUNCLVLRSTN output)
			(conn FUNCLVLRSTN FUNCLVLRSTN ==> PCIE_2_0 FUNCLVLRSTN)
		)
		(element DRPDWE 1
			(pin DRPDWE output)
			(conn DRPDWE DRPDWE ==> PCIE_2_0 DRPDWE)
		)
		(element DRPDRDY 1
			(pin DRPDRDY input)
			(conn DRPDRDY DRPDRDY <== PCIE_2_0 DRPDRDY)
		)
		(element DRPDO15 1
			(pin DRPDO15 input)
			(conn DRPDO15 DRPDO15 <== PCIE_2_0 DRPDO15)
		)
		(element DRPDO14 1
			(pin DRPDO14 input)
			(conn DRPDO14 DRPDO14 <== PCIE_2_0 DRPDO14)
		)
		(element DRPDO13 1
			(pin DRPDO13 input)
			(conn DRPDO13 DRPDO13 <== PCIE_2_0 DRPDO13)
		)
		(element DRPDO12 1
			(pin DRPDO12 input)
			(conn DRPDO12 DRPDO12 <== PCIE_2_0 DRPDO12)
		)
		(element DRPDO11 1
			(pin DRPDO11 input)
			(conn DRPDO11 DRPDO11 <== PCIE_2_0 DRPDO11)
		)
		(element DRPDO10 1
			(pin DRPDO10 input)
			(conn DRPDO10 DRPDO10 <== PCIE_2_0 DRPDO10)
		)
		(element DRPDO9 1
			(pin DRPDO9 input)
			(conn DRPDO9 DRPDO9 <== PCIE_2_0 DRPDO9)
		)
		(element DRPDO8 1
			(pin DRPDO8 input)
			(conn DRPDO8 DRPDO8 <== PCIE_2_0 DRPDO8)
		)
		(element DRPDO7 1
			(pin DRPDO7 input)
			(conn DRPDO7 DRPDO7 <== PCIE_2_0 DRPDO7)
		)
		(element DRPDO6 1
			(pin DRPDO6 input)
			(conn DRPDO6 DRPDO6 <== PCIE_2_0 DRPDO6)
		)
		(element DRPDO5 1
			(pin DRPDO5 input)
			(conn DRPDO5 DRPDO5 <== PCIE_2_0 DRPDO5)
		)
		(element DRPDO4 1
			(pin DRPDO4 input)
			(conn DRPDO4 DRPDO4 <== PCIE_2_0 DRPDO4)
		)
		(element DRPDO3 1
			(pin DRPDO3 input)
			(conn DRPDO3 DRPDO3 <== PCIE_2_0 DRPDO3)
		)
		(element DRPDO2 1
			(pin DRPDO2 input)
			(conn DRPDO2 DRPDO2 <== PCIE_2_0 DRPDO2)
		)
		(element DRPDO1 1
			(pin DRPDO1 input)
			(conn DRPDO1 DRPDO1 <== PCIE_2_0 DRPDO1)
		)
		(element DRPDO0 1
			(pin DRPDO0 input)
			(conn DRPDO0 DRPDO0 <== PCIE_2_0 DRPDO0)
		)
		(element DRPDI15 1
			(pin DRPDI15 output)
			(conn DRPDI15 DRPDI15 ==> PCIE_2_0 DRPDI15)
		)
		(element DRPDI14 1
			(pin DRPDI14 output)
			(conn DRPDI14 DRPDI14 ==> PCIE_2_0 DRPDI14)
		)
		(element DRPDI13 1
			(pin DRPDI13 output)
			(conn DRPDI13 DRPDI13 ==> PCIE_2_0 DRPDI13)
		)
		(element DRPDI12 1
			(pin DRPDI12 output)
			(conn DRPDI12 DRPDI12 ==> PCIE_2_0 DRPDI12)
		)
		(element DRPDI11 1
			(pin DRPDI11 output)
			(conn DRPDI11 DRPDI11 ==> PCIE_2_0 DRPDI11)
		)
		(element DRPDI10 1
			(pin DRPDI10 output)
			(conn DRPDI10 DRPDI10 ==> PCIE_2_0 DRPDI10)
		)
		(element DRPDI9 1
			(pin DRPDI9 output)
			(conn DRPDI9 DRPDI9 ==> PCIE_2_0 DRPDI9)
		)
		(element DRPDI8 1
			(pin DRPDI8 output)
			(conn DRPDI8 DRPDI8 ==> PCIE_2_0 DRPDI8)
		)
		(element DRPDI7 1
			(pin DRPDI7 output)
			(conn DRPDI7 DRPDI7 ==> PCIE_2_0 DRPDI7)
		)
		(element DRPDI6 1
			(pin DRPDI6 output)
			(conn DRPDI6 DRPDI6 ==> PCIE_2_0 DRPDI6)
		)
		(element DRPDI5 1
			(pin DRPDI5 output)
			(conn DRPDI5 DRPDI5 ==> PCIE_2_0 DRPDI5)
		)
		(element DRPDI4 1
			(pin DRPDI4 output)
			(conn DRPDI4 DRPDI4 ==> PCIE_2_0 DRPDI4)
		)
		(element DRPDI3 1
			(pin DRPDI3 output)
			(conn DRPDI3 DRPDI3 ==> PCIE_2_0 DRPDI3)
		)
		(element DRPDI2 1
			(pin DRPDI2 output)
			(conn DRPDI2 DRPDI2 ==> PCIE_2_0 DRPDI2)
		)
		(element DRPDI1 1
			(pin DRPDI1 output)
			(conn DRPDI1 DRPDI1 ==> PCIE_2_0 DRPDI1)
		)
		(element DRPDI0 1
			(pin DRPDI0 output)
			(conn DRPDI0 DRPDI0 ==> PCIE_2_0 DRPDI0)
		)
		(element DRPDEN 1
			(pin DRPDEN output)
			(conn DRPDEN DRPDEN ==> PCIE_2_0 DRPDEN)
		)
		(element DRPDADDR8 1
			(pin DRPDADDR8 output)
			(conn DRPDADDR8 DRPDADDR8 ==> PCIE_2_0 DRPDADDR8)
		)
		(element DRPDADDR7 1
			(pin DRPDADDR7 output)
			(conn DRPDADDR7 DRPDADDR7 ==> PCIE_2_0 DRPDADDR7)
		)
		(element DRPDADDR6 1
			(pin DRPDADDR6 output)
			(conn DRPDADDR6 DRPDADDR6 ==> PCIE_2_0 DRPDADDR6)
		)
		(element DRPDADDR5 1
			(pin DRPDADDR5 output)
			(conn DRPDADDR5 DRPDADDR5 ==> PCIE_2_0 DRPDADDR5)
		)
		(element DRPDADDR4 1
			(pin DRPDADDR4 output)
			(conn DRPDADDR4 DRPDADDR4 ==> PCIE_2_0 DRPDADDR4)
		)
		(element DRPDADDR3 1
			(pin DRPDADDR3 output)
			(conn DRPDADDR3 DRPDADDR3 ==> PCIE_2_0 DRPDADDR3)
		)
		(element DRPDADDR2 1
			(pin DRPDADDR2 output)
			(conn DRPDADDR2 DRPDADDR2 ==> PCIE_2_0 DRPDADDR2)
		)
		(element DRPDADDR1 1
			(pin DRPDADDR1 output)
			(conn DRPDADDR1 DRPDADDR1 ==> PCIE_2_0 DRPDADDR1)
		)
		(element DRPDADDR0 1
			(pin DRPDADDR0 output)
			(conn DRPDADDR0 DRPDADDR0 ==> PCIE_2_0 DRPDADDR0)
		)
		(element DRPCLK 1
			(pin DRPCLK output)
			(conn DRPCLK DRPCLK ==> PCIE_2_0 DRPCLK)
		)
		(element DLRSTN 1
			(pin DLRSTN output)
			(conn DLRSTN DLRSTN ==> PCIE_2_0 DLRSTN)
		)
		(element DBGVECC11 1
			(pin DBGVECC11 input)
			(conn DBGVECC11 DBGVECC11 <== PCIE_2_0 DBGVECC11)
		)
		(element DBGVECC10 1
			(pin DBGVECC10 input)
			(conn DBGVECC10 DBGVECC10 <== PCIE_2_0 DBGVECC10)
		)
		(element DBGVECC9 1
			(pin DBGVECC9 input)
			(conn DBGVECC9 DBGVECC9 <== PCIE_2_0 DBGVECC9)
		)
		(element DBGVECC8 1
			(pin DBGVECC8 input)
			(conn DBGVECC8 DBGVECC8 <== PCIE_2_0 DBGVECC8)
		)
		(element DBGVECC7 1
			(pin DBGVECC7 input)
			(conn DBGVECC7 DBGVECC7 <== PCIE_2_0 DBGVECC7)
		)
		(element DBGVECC6 1
			(pin DBGVECC6 input)
			(conn DBGVECC6 DBGVECC6 <== PCIE_2_0 DBGVECC6)
		)
		(element DBGVECC5 1
			(pin DBGVECC5 input)
			(conn DBGVECC5 DBGVECC5 <== PCIE_2_0 DBGVECC5)
		)
		(element DBGVECC4 1
			(pin DBGVECC4 input)
			(conn DBGVECC4 DBGVECC4 <== PCIE_2_0 DBGVECC4)
		)
		(element DBGVECC3 1
			(pin DBGVECC3 input)
			(conn DBGVECC3 DBGVECC3 <== PCIE_2_0 DBGVECC3)
		)
		(element DBGVECC2 1
			(pin DBGVECC2 input)
			(conn DBGVECC2 DBGVECC2 <== PCIE_2_0 DBGVECC2)
		)
		(element DBGVECC1 1
			(pin DBGVECC1 input)
			(conn DBGVECC1 DBGVECC1 <== PCIE_2_0 DBGVECC1)
		)
		(element DBGVECC0 1
			(pin DBGVECC0 input)
			(conn DBGVECC0 DBGVECC0 <== PCIE_2_0 DBGVECC0)
		)
		(element DBGVECB63 1
			(pin DBGVECB63 input)
			(conn DBGVECB63 DBGVECB63 <== PCIE_2_0 DBGVECB63)
		)
		(element DBGVECB62 1
			(pin DBGVECB62 input)
			(conn DBGVECB62 DBGVECB62 <== PCIE_2_0 DBGVECB62)
		)
		(element DBGVECB61 1
			(pin DBGVECB61 input)
			(conn DBGVECB61 DBGVECB61 <== PCIE_2_0 DBGVECB61)
		)
		(element DBGVECB60 1
			(pin DBGVECB60 input)
			(conn DBGVECB60 DBGVECB60 <== PCIE_2_0 DBGVECB60)
		)
		(element DBGVECB59 1
			(pin DBGVECB59 input)
			(conn DBGVECB59 DBGVECB59 <== PCIE_2_0 DBGVECB59)
		)
		(element DBGVECB58 1
			(pin DBGVECB58 input)
			(conn DBGVECB58 DBGVECB58 <== PCIE_2_0 DBGVECB58)
		)
		(element DBGVECB57 1
			(pin DBGVECB57 input)
			(conn DBGVECB57 DBGVECB57 <== PCIE_2_0 DBGVECB57)
		)
		(element DBGVECB56 1
			(pin DBGVECB56 input)
			(conn DBGVECB56 DBGVECB56 <== PCIE_2_0 DBGVECB56)
		)
		(element DBGVECB55 1
			(pin DBGVECB55 input)
			(conn DBGVECB55 DBGVECB55 <== PCIE_2_0 DBGVECB55)
		)
		(element DBGVECB54 1
			(pin DBGVECB54 input)
			(conn DBGVECB54 DBGVECB54 <== PCIE_2_0 DBGVECB54)
		)
		(element DBGVECB53 1
			(pin DBGVECB53 input)
			(conn DBGVECB53 DBGVECB53 <== PCIE_2_0 DBGVECB53)
		)
		(element DBGVECB52 1
			(pin DBGVECB52 input)
			(conn DBGVECB52 DBGVECB52 <== PCIE_2_0 DBGVECB52)
		)
		(element DBGVECB51 1
			(pin DBGVECB51 input)
			(conn DBGVECB51 DBGVECB51 <== PCIE_2_0 DBGVECB51)
		)
		(element DBGVECB50 1
			(pin DBGVECB50 input)
			(conn DBGVECB50 DBGVECB50 <== PCIE_2_0 DBGVECB50)
		)
		(element DBGVECB49 1
			(pin DBGVECB49 input)
			(conn DBGVECB49 DBGVECB49 <== PCIE_2_0 DBGVECB49)
		)
		(element DBGVECB48 1
			(pin DBGVECB48 input)
			(conn DBGVECB48 DBGVECB48 <== PCIE_2_0 DBGVECB48)
		)
		(element DBGVECB47 1
			(pin DBGVECB47 input)
			(conn DBGVECB47 DBGVECB47 <== PCIE_2_0 DBGVECB47)
		)
		(element DBGVECB46 1
			(pin DBGVECB46 input)
			(conn DBGVECB46 DBGVECB46 <== PCIE_2_0 DBGVECB46)
		)
		(element DBGVECB45 1
			(pin DBGVECB45 input)
			(conn DBGVECB45 DBGVECB45 <== PCIE_2_0 DBGVECB45)
		)
		(element DBGVECB44 1
			(pin DBGVECB44 input)
			(conn DBGVECB44 DBGVECB44 <== PCIE_2_0 DBGVECB44)
		)
		(element DBGVECB43 1
			(pin DBGVECB43 input)
			(conn DBGVECB43 DBGVECB43 <== PCIE_2_0 DBGVECB43)
		)
		(element DBGVECB42 1
			(pin DBGVECB42 input)
			(conn DBGVECB42 DBGVECB42 <== PCIE_2_0 DBGVECB42)
		)
		(element DBGVECB41 1
			(pin DBGVECB41 input)
			(conn DBGVECB41 DBGVECB41 <== PCIE_2_0 DBGVECB41)
		)
		(element DBGVECB40 1
			(pin DBGVECB40 input)
			(conn DBGVECB40 DBGVECB40 <== PCIE_2_0 DBGVECB40)
		)
		(element DBGVECB39 1
			(pin DBGVECB39 input)
			(conn DBGVECB39 DBGVECB39 <== PCIE_2_0 DBGVECB39)
		)
		(element DBGVECB38 1
			(pin DBGVECB38 input)
			(conn DBGVECB38 DBGVECB38 <== PCIE_2_0 DBGVECB38)
		)
		(element DBGVECB37 1
			(pin DBGVECB37 input)
			(conn DBGVECB37 DBGVECB37 <== PCIE_2_0 DBGVECB37)
		)
		(element DBGVECB36 1
			(pin DBGVECB36 input)
			(conn DBGVECB36 DBGVECB36 <== PCIE_2_0 DBGVECB36)
		)
		(element DBGVECB35 1
			(pin DBGVECB35 input)
			(conn DBGVECB35 DBGVECB35 <== PCIE_2_0 DBGVECB35)
		)
		(element DBGVECB34 1
			(pin DBGVECB34 input)
			(conn DBGVECB34 DBGVECB34 <== PCIE_2_0 DBGVECB34)
		)
		(element DBGVECB33 1
			(pin DBGVECB33 input)
			(conn DBGVECB33 DBGVECB33 <== PCIE_2_0 DBGVECB33)
		)
		(element DBGVECB32 1
			(pin DBGVECB32 input)
			(conn DBGVECB32 DBGVECB32 <== PCIE_2_0 DBGVECB32)
		)
		(element DBGVECB31 1
			(pin DBGVECB31 input)
			(conn DBGVECB31 DBGVECB31 <== PCIE_2_0 DBGVECB31)
		)
		(element DBGVECB30 1
			(pin DBGVECB30 input)
			(conn DBGVECB30 DBGVECB30 <== PCIE_2_0 DBGVECB30)
		)
		(element DBGVECB29 1
			(pin DBGVECB29 input)
			(conn DBGVECB29 DBGVECB29 <== PCIE_2_0 DBGVECB29)
		)
		(element DBGVECB28 1
			(pin DBGVECB28 input)
			(conn DBGVECB28 DBGVECB28 <== PCIE_2_0 DBGVECB28)
		)
		(element DBGVECB27 1
			(pin DBGVECB27 input)
			(conn DBGVECB27 DBGVECB27 <== PCIE_2_0 DBGVECB27)
		)
		(element DBGVECB26 1
			(pin DBGVECB26 input)
			(conn DBGVECB26 DBGVECB26 <== PCIE_2_0 DBGVECB26)
		)
		(element DBGVECB25 1
			(pin DBGVECB25 input)
			(conn DBGVECB25 DBGVECB25 <== PCIE_2_0 DBGVECB25)
		)
		(element DBGVECB24 1
			(pin DBGVECB24 input)
			(conn DBGVECB24 DBGVECB24 <== PCIE_2_0 DBGVECB24)
		)
		(element DBGVECB23 1
			(pin DBGVECB23 input)
			(conn DBGVECB23 DBGVECB23 <== PCIE_2_0 DBGVECB23)
		)
		(element DBGVECB22 1
			(pin DBGVECB22 input)
			(conn DBGVECB22 DBGVECB22 <== PCIE_2_0 DBGVECB22)
		)
		(element DBGVECB21 1
			(pin DBGVECB21 input)
			(conn DBGVECB21 DBGVECB21 <== PCIE_2_0 DBGVECB21)
		)
		(element DBGVECB20 1
			(pin DBGVECB20 input)
			(conn DBGVECB20 DBGVECB20 <== PCIE_2_0 DBGVECB20)
		)
		(element DBGVECB19 1
			(pin DBGVECB19 input)
			(conn DBGVECB19 DBGVECB19 <== PCIE_2_0 DBGVECB19)
		)
		(element DBGVECB18 1
			(pin DBGVECB18 input)
			(conn DBGVECB18 DBGVECB18 <== PCIE_2_0 DBGVECB18)
		)
		(element DBGVECB17 1
			(pin DBGVECB17 input)
			(conn DBGVECB17 DBGVECB17 <== PCIE_2_0 DBGVECB17)
		)
		(element DBGVECB16 1
			(pin DBGVECB16 input)
			(conn DBGVECB16 DBGVECB16 <== PCIE_2_0 DBGVECB16)
		)
		(element DBGVECB15 1
			(pin DBGVECB15 input)
			(conn DBGVECB15 DBGVECB15 <== PCIE_2_0 DBGVECB15)
		)
		(element DBGVECB14 1
			(pin DBGVECB14 input)
			(conn DBGVECB14 DBGVECB14 <== PCIE_2_0 DBGVECB14)
		)
		(element DBGVECB13 1
			(pin DBGVECB13 input)
			(conn DBGVECB13 DBGVECB13 <== PCIE_2_0 DBGVECB13)
		)
		(element DBGVECB12 1
			(pin DBGVECB12 input)
			(conn DBGVECB12 DBGVECB12 <== PCIE_2_0 DBGVECB12)
		)
		(element DBGVECB11 1
			(pin DBGVECB11 input)
			(conn DBGVECB11 DBGVECB11 <== PCIE_2_0 DBGVECB11)
		)
		(element DBGVECB10 1
			(pin DBGVECB10 input)
			(conn DBGVECB10 DBGVECB10 <== PCIE_2_0 DBGVECB10)
		)
		(element DBGVECB9 1
			(pin DBGVECB9 input)
			(conn DBGVECB9 DBGVECB9 <== PCIE_2_0 DBGVECB9)
		)
		(element DBGVECB8 1
			(pin DBGVECB8 input)
			(conn DBGVECB8 DBGVECB8 <== PCIE_2_0 DBGVECB8)
		)
		(element DBGVECB7 1
			(pin DBGVECB7 input)
			(conn DBGVECB7 DBGVECB7 <== PCIE_2_0 DBGVECB7)
		)
		(element DBGVECB6 1
			(pin DBGVECB6 input)
			(conn DBGVECB6 DBGVECB6 <== PCIE_2_0 DBGVECB6)
		)
		(element DBGVECB5 1
			(pin DBGVECB5 input)
			(conn DBGVECB5 DBGVECB5 <== PCIE_2_0 DBGVECB5)
		)
		(element DBGVECB4 1
			(pin DBGVECB4 input)
			(conn DBGVECB4 DBGVECB4 <== PCIE_2_0 DBGVECB4)
		)
		(element DBGVECB3 1
			(pin DBGVECB3 input)
			(conn DBGVECB3 DBGVECB3 <== PCIE_2_0 DBGVECB3)
		)
		(element DBGVECB2 1
			(pin DBGVECB2 input)
			(conn DBGVECB2 DBGVECB2 <== PCIE_2_0 DBGVECB2)
		)
		(element DBGVECB1 1
			(pin DBGVECB1 input)
			(conn DBGVECB1 DBGVECB1 <== PCIE_2_0 DBGVECB1)
		)
		(element DBGVECB0 1
			(pin DBGVECB0 input)
			(conn DBGVECB0 DBGVECB0 <== PCIE_2_0 DBGVECB0)
		)
		(element DBGVECA63 1
			(pin DBGVECA63 input)
			(conn DBGVECA63 DBGVECA63 <== PCIE_2_0 DBGVECA63)
		)
		(element DBGVECA62 1
			(pin DBGVECA62 input)
			(conn DBGVECA62 DBGVECA62 <== PCIE_2_0 DBGVECA62)
		)
		(element DBGVECA61 1
			(pin DBGVECA61 input)
			(conn DBGVECA61 DBGVECA61 <== PCIE_2_0 DBGVECA61)
		)
		(element DBGVECA60 1
			(pin DBGVECA60 input)
			(conn DBGVECA60 DBGVECA60 <== PCIE_2_0 DBGVECA60)
		)
		(element DBGVECA59 1
			(pin DBGVECA59 input)
			(conn DBGVECA59 DBGVECA59 <== PCIE_2_0 DBGVECA59)
		)
		(element DBGVECA58 1
			(pin DBGVECA58 input)
			(conn DBGVECA58 DBGVECA58 <== PCIE_2_0 DBGVECA58)
		)
		(element DBGVECA57 1
			(pin DBGVECA57 input)
			(conn DBGVECA57 DBGVECA57 <== PCIE_2_0 DBGVECA57)
		)
		(element DBGVECA56 1
			(pin DBGVECA56 input)
			(conn DBGVECA56 DBGVECA56 <== PCIE_2_0 DBGVECA56)
		)
		(element DBGVECA55 1
			(pin DBGVECA55 input)
			(conn DBGVECA55 DBGVECA55 <== PCIE_2_0 DBGVECA55)
		)
		(element DBGVECA54 1
			(pin DBGVECA54 input)
			(conn DBGVECA54 DBGVECA54 <== PCIE_2_0 DBGVECA54)
		)
		(element DBGVECA53 1
			(pin DBGVECA53 input)
			(conn DBGVECA53 DBGVECA53 <== PCIE_2_0 DBGVECA53)
		)
		(element DBGVECA52 1
			(pin DBGVECA52 input)
			(conn DBGVECA52 DBGVECA52 <== PCIE_2_0 DBGVECA52)
		)
		(element DBGVECA51 1
			(pin DBGVECA51 input)
			(conn DBGVECA51 DBGVECA51 <== PCIE_2_0 DBGVECA51)
		)
		(element DBGVECA50 1
			(pin DBGVECA50 input)
			(conn DBGVECA50 DBGVECA50 <== PCIE_2_0 DBGVECA50)
		)
		(element DBGVECA49 1
			(pin DBGVECA49 input)
			(conn DBGVECA49 DBGVECA49 <== PCIE_2_0 DBGVECA49)
		)
		(element DBGVECA48 1
			(pin DBGVECA48 input)
			(conn DBGVECA48 DBGVECA48 <== PCIE_2_0 DBGVECA48)
		)
		(element DBGVECA47 1
			(pin DBGVECA47 input)
			(conn DBGVECA47 DBGVECA47 <== PCIE_2_0 DBGVECA47)
		)
		(element DBGVECA46 1
			(pin DBGVECA46 input)
			(conn DBGVECA46 DBGVECA46 <== PCIE_2_0 DBGVECA46)
		)
		(element DBGVECA45 1
			(pin DBGVECA45 input)
			(conn DBGVECA45 DBGVECA45 <== PCIE_2_0 DBGVECA45)
		)
		(element DBGVECA44 1
			(pin DBGVECA44 input)
			(conn DBGVECA44 DBGVECA44 <== PCIE_2_0 DBGVECA44)
		)
		(element DBGVECA43 1
			(pin DBGVECA43 input)
			(conn DBGVECA43 DBGVECA43 <== PCIE_2_0 DBGVECA43)
		)
		(element DBGVECA42 1
			(pin DBGVECA42 input)
			(conn DBGVECA42 DBGVECA42 <== PCIE_2_0 DBGVECA42)
		)
		(element DBGVECA41 1
			(pin DBGVECA41 input)
			(conn DBGVECA41 DBGVECA41 <== PCIE_2_0 DBGVECA41)
		)
		(element DBGVECA40 1
			(pin DBGVECA40 input)
			(conn DBGVECA40 DBGVECA40 <== PCIE_2_0 DBGVECA40)
		)
		(element DBGVECA39 1
			(pin DBGVECA39 input)
			(conn DBGVECA39 DBGVECA39 <== PCIE_2_0 DBGVECA39)
		)
		(element DBGVECA38 1
			(pin DBGVECA38 input)
			(conn DBGVECA38 DBGVECA38 <== PCIE_2_0 DBGVECA38)
		)
		(element DBGVECA37 1
			(pin DBGVECA37 input)
			(conn DBGVECA37 DBGVECA37 <== PCIE_2_0 DBGVECA37)
		)
		(element DBGVECA36 1
			(pin DBGVECA36 input)
			(conn DBGVECA36 DBGVECA36 <== PCIE_2_0 DBGVECA36)
		)
		(element DBGVECA35 1
			(pin DBGVECA35 input)
			(conn DBGVECA35 DBGVECA35 <== PCIE_2_0 DBGVECA35)
		)
		(element DBGVECA34 1
			(pin DBGVECA34 input)
			(conn DBGVECA34 DBGVECA34 <== PCIE_2_0 DBGVECA34)
		)
		(element DBGVECA33 1
			(pin DBGVECA33 input)
			(conn DBGVECA33 DBGVECA33 <== PCIE_2_0 DBGVECA33)
		)
		(element DBGVECA32 1
			(pin DBGVECA32 input)
			(conn DBGVECA32 DBGVECA32 <== PCIE_2_0 DBGVECA32)
		)
		(element DBGVECA31 1
			(pin DBGVECA31 input)
			(conn DBGVECA31 DBGVECA31 <== PCIE_2_0 DBGVECA31)
		)
		(element DBGVECA30 1
			(pin DBGVECA30 input)
			(conn DBGVECA30 DBGVECA30 <== PCIE_2_0 DBGVECA30)
		)
		(element DBGVECA29 1
			(pin DBGVECA29 input)
			(conn DBGVECA29 DBGVECA29 <== PCIE_2_0 DBGVECA29)
		)
		(element DBGVECA28 1
			(pin DBGVECA28 input)
			(conn DBGVECA28 DBGVECA28 <== PCIE_2_0 DBGVECA28)
		)
		(element DBGVECA27 1
			(pin DBGVECA27 input)
			(conn DBGVECA27 DBGVECA27 <== PCIE_2_0 DBGVECA27)
		)
		(element DBGVECA26 1
			(pin DBGVECA26 input)
			(conn DBGVECA26 DBGVECA26 <== PCIE_2_0 DBGVECA26)
		)
		(element DBGVECA25 1
			(pin DBGVECA25 input)
			(conn DBGVECA25 DBGVECA25 <== PCIE_2_0 DBGVECA25)
		)
		(element DBGVECA24 1
			(pin DBGVECA24 input)
			(conn DBGVECA24 DBGVECA24 <== PCIE_2_0 DBGVECA24)
		)
		(element DBGVECA23 1
			(pin DBGVECA23 input)
			(conn DBGVECA23 DBGVECA23 <== PCIE_2_0 DBGVECA23)
		)
		(element DBGVECA22 1
			(pin DBGVECA22 input)
			(conn DBGVECA22 DBGVECA22 <== PCIE_2_0 DBGVECA22)
		)
		(element DBGVECA21 1
			(pin DBGVECA21 input)
			(conn DBGVECA21 DBGVECA21 <== PCIE_2_0 DBGVECA21)
		)
		(element DBGVECA20 1
			(pin DBGVECA20 input)
			(conn DBGVECA20 DBGVECA20 <== PCIE_2_0 DBGVECA20)
		)
		(element DBGVECA19 1
			(pin DBGVECA19 input)
			(conn DBGVECA19 DBGVECA19 <== PCIE_2_0 DBGVECA19)
		)
		(element DBGVECA18 1
			(pin DBGVECA18 input)
			(conn DBGVECA18 DBGVECA18 <== PCIE_2_0 DBGVECA18)
		)
		(element DBGVECA17 1
			(pin DBGVECA17 input)
			(conn DBGVECA17 DBGVECA17 <== PCIE_2_0 DBGVECA17)
		)
		(element DBGVECA16 1
			(pin DBGVECA16 input)
			(conn DBGVECA16 DBGVECA16 <== PCIE_2_0 DBGVECA16)
		)
		(element DBGVECA15 1
			(pin DBGVECA15 input)
			(conn DBGVECA15 DBGVECA15 <== PCIE_2_0 DBGVECA15)
		)
		(element DBGVECA14 1
			(pin DBGVECA14 input)
			(conn DBGVECA14 DBGVECA14 <== PCIE_2_0 DBGVECA14)
		)
		(element DBGVECA13 1
			(pin DBGVECA13 input)
			(conn DBGVECA13 DBGVECA13 <== PCIE_2_0 DBGVECA13)
		)
		(element DBGVECA12 1
			(pin DBGVECA12 input)
			(conn DBGVECA12 DBGVECA12 <== PCIE_2_0 DBGVECA12)
		)
		(element DBGVECA11 1
			(pin DBGVECA11 input)
			(conn DBGVECA11 DBGVECA11 <== PCIE_2_0 DBGVECA11)
		)
		(element DBGVECA10 1
			(pin DBGVECA10 input)
			(conn DBGVECA10 DBGVECA10 <== PCIE_2_0 DBGVECA10)
		)
		(element DBGVECA9 1
			(pin DBGVECA9 input)
			(conn DBGVECA9 DBGVECA9 <== PCIE_2_0 DBGVECA9)
		)
		(element DBGVECA8 1
			(pin DBGVECA8 input)
			(conn DBGVECA8 DBGVECA8 <== PCIE_2_0 DBGVECA8)
		)
		(element DBGVECA7 1
			(pin DBGVECA7 input)
			(conn DBGVECA7 DBGVECA7 <== PCIE_2_0 DBGVECA7)
		)
		(element DBGVECA6 1
			(pin DBGVECA6 input)
			(conn DBGVECA6 DBGVECA6 <== PCIE_2_0 DBGVECA6)
		)
		(element DBGVECA5 1
			(pin DBGVECA5 input)
			(conn DBGVECA5 DBGVECA5 <== PCIE_2_0 DBGVECA5)
		)
		(element DBGVECA4 1
			(pin DBGVECA4 input)
			(conn DBGVECA4 DBGVECA4 <== PCIE_2_0 DBGVECA4)
		)
		(element DBGVECA3 1
			(pin DBGVECA3 input)
			(conn DBGVECA3 DBGVECA3 <== PCIE_2_0 DBGVECA3)
		)
		(element DBGVECA2 1
			(pin DBGVECA2 input)
			(conn DBGVECA2 DBGVECA2 <== PCIE_2_0 DBGVECA2)
		)
		(element DBGVECA1 1
			(pin DBGVECA1 input)
			(conn DBGVECA1 DBGVECA1 <== PCIE_2_0 DBGVECA1)
		)
		(element DBGVECA0 1
			(pin DBGVECA0 input)
			(conn DBGVECA0 DBGVECA0 <== PCIE_2_0 DBGVECA0)
		)
		(element DBGSUBMODE 1
			(pin DBGSUBMODE output)
			(conn DBGSUBMODE DBGSUBMODE ==> PCIE_2_0 DBGSUBMODE)
		)
		(element DBGSCLRK 1
			(pin DBGSCLRK input)
			(conn DBGSCLRK DBGSCLRK <== PCIE_2_0 DBGSCLRK)
		)
		(element DBGSCLRJ 1
			(pin DBGSCLRJ input)
			(conn DBGSCLRJ DBGSCLRJ <== PCIE_2_0 DBGSCLRJ)
		)
		(element DBGSCLRI 1
			(pin DBGSCLRI input)
			(conn DBGSCLRI DBGSCLRI <== PCIE_2_0 DBGSCLRI)
		)
		(element DBGSCLRH 1
			(pin DBGSCLRH input)
			(conn DBGSCLRH DBGSCLRH <== PCIE_2_0 DBGSCLRH)
		)
		(element DBGSCLRG 1
			(pin DBGSCLRG input)
			(conn DBGSCLRG DBGSCLRG <== PCIE_2_0 DBGSCLRG)
		)
		(element DBGSCLRF 1
			(pin DBGSCLRF input)
			(conn DBGSCLRF DBGSCLRF <== PCIE_2_0 DBGSCLRF)
		)
		(element DBGSCLRE 1
			(pin DBGSCLRE input)
			(conn DBGSCLRE DBGSCLRE <== PCIE_2_0 DBGSCLRE)
		)
		(element DBGSCLRD 1
			(pin DBGSCLRD input)
			(conn DBGSCLRD DBGSCLRD <== PCIE_2_0 DBGSCLRD)
		)
		(element DBGSCLRC 1
			(pin DBGSCLRC input)
			(conn DBGSCLRC DBGSCLRC <== PCIE_2_0 DBGSCLRC)
		)
		(element DBGSCLRB 1
			(pin DBGSCLRB input)
			(conn DBGSCLRB DBGSCLRB <== PCIE_2_0 DBGSCLRB)
		)
		(element DBGSCLRA 1
			(pin DBGSCLRA input)
			(conn DBGSCLRA DBGSCLRA <== PCIE_2_0 DBGSCLRA)
		)
		(element DBGMODE1 1
			(pin DBGMODE1 output)
			(conn DBGMODE1 DBGMODE1 ==> PCIE_2_0 DBGMODE1)
		)
		(element DBGMODE0 1
			(pin DBGMODE0 output)
			(conn DBGMODE0 DBGMODE0 ==> PCIE_2_0 DBGMODE0)
		)
		(element CMSTICKYRSTN 1
			(pin CMSTICKYRSTN output)
			(conn CMSTICKYRSTN CMSTICKYRSTN ==> PCIE_2_0 CMSTICKYRSTN)
		)
		(element CMRSTN 1
			(pin CMRSTN output)
			(conn CMRSTN CMRSTN ==> PCIE_2_0 CMRSTN)
		)
		(element CFGWRRW1CASRWN 1
			(pin CFGWRRW1CASRWN output)
			(conn CFGWRRW1CASRWN CFGWRRW1CASRWN ==> PCIE_2_0 CFGWRRW1CASRWN)
		)
		(element CFGWRREADONLYN 1
			(pin CFGWRREADONLYN output)
			(conn CFGWRREADONLYN CFGWRREADONLYN ==> PCIE_2_0 CFGWRREADONLYN)
		)
		(element CFGWRENN 1
			(pin CFGWRENN output)
			(conn CFGWRENN CFGWRENN ==> PCIE_2_0 CFGWRENN)
		)
		(element CFGVCTCVCMAP6 1
			(pin CFGVCTCVCMAP6 input)
			(conn CFGVCTCVCMAP6 CFGVCTCVCMAP6 <== PCIE_2_0 CFGVCTCVCMAP6)
		)
		(element CFGVCTCVCMAP5 1
			(pin CFGVCTCVCMAP5 input)
			(conn CFGVCTCVCMAP5 CFGVCTCVCMAP5 <== PCIE_2_0 CFGVCTCVCMAP5)
		)
		(element CFGVCTCVCMAP4 1
			(pin CFGVCTCVCMAP4 input)
			(conn CFGVCTCVCMAP4 CFGVCTCVCMAP4 <== PCIE_2_0 CFGVCTCVCMAP4)
		)
		(element CFGVCTCVCMAP3 1
			(pin CFGVCTCVCMAP3 input)
			(conn CFGVCTCVCMAP3 CFGVCTCVCMAP3 <== PCIE_2_0 CFGVCTCVCMAP3)
		)
		(element CFGVCTCVCMAP2 1
			(pin CFGVCTCVCMAP2 input)
			(conn CFGVCTCVCMAP2 CFGVCTCVCMAP2 <== PCIE_2_0 CFGVCTCVCMAP2)
		)
		(element CFGVCTCVCMAP1 1
			(pin CFGVCTCVCMAP1 input)
			(conn CFGVCTCVCMAP1 CFGVCTCVCMAP1 <== PCIE_2_0 CFGVCTCVCMAP1)
		)
		(element CFGVCTCVCMAP0 1
			(pin CFGVCTCVCMAP0 input)
			(conn CFGVCTCVCMAP0 CFGVCTCVCMAP0 <== PCIE_2_0 CFGVCTCVCMAP0)
		)
		(element CFGTRNPENDINGN 1
			(pin CFGTRNPENDINGN output)
			(conn CFGTRNPENDINGN CFGTRNPENDINGN ==> PCIE_2_0 CFGTRNPENDINGN)
		)
		(element CFGTRANSACTIONTYPE 1
			(pin CFGTRANSACTIONTYPE input)
			(conn CFGTRANSACTIONTYPE CFGTRANSACTIONTYPE <== PCIE_2_0 CFGTRANSACTIONTYPE)
		)
		(element CFGTRANSACTIONADDR6 1
			(pin CFGTRANSACTIONADDR6 input)
			(conn CFGTRANSACTIONADDR6 CFGTRANSACTIONADDR6 <== PCIE_2_0 CFGTRANSACTIONADDR6)
		)
		(element CFGTRANSACTIONADDR5 1
			(pin CFGTRANSACTIONADDR5 input)
			(conn CFGTRANSACTIONADDR5 CFGTRANSACTIONADDR5 <== PCIE_2_0 CFGTRANSACTIONADDR5)
		)
		(element CFGTRANSACTIONADDR4 1
			(pin CFGTRANSACTIONADDR4 input)
			(conn CFGTRANSACTIONADDR4 CFGTRANSACTIONADDR4 <== PCIE_2_0 CFGTRANSACTIONADDR4)
		)
		(element CFGTRANSACTIONADDR3 1
			(pin CFGTRANSACTIONADDR3 input)
			(conn CFGTRANSACTIONADDR3 CFGTRANSACTIONADDR3 <== PCIE_2_0 CFGTRANSACTIONADDR3)
		)
		(element CFGTRANSACTIONADDR2 1
			(pin CFGTRANSACTIONADDR2 input)
			(conn CFGTRANSACTIONADDR2 CFGTRANSACTIONADDR2 <== PCIE_2_0 CFGTRANSACTIONADDR2)
		)
		(element CFGTRANSACTIONADDR1 1
			(pin CFGTRANSACTIONADDR1 input)
			(conn CFGTRANSACTIONADDR1 CFGTRANSACTIONADDR1 <== PCIE_2_0 CFGTRANSACTIONADDR1)
		)
		(element CFGTRANSACTIONADDR0 1
			(pin CFGTRANSACTIONADDR0 input)
			(conn CFGTRANSACTIONADDR0 CFGTRANSACTIONADDR0 <== PCIE_2_0 CFGTRANSACTIONADDR0)
		)
		(element CFGTRANSACTION 1
			(pin CFGTRANSACTION input)
			(conn CFGTRANSACTION CFGTRANSACTION <== PCIE_2_0 CFGTRANSACTION)
		)
		(element CFGSLOTCONTROLELECTROMECHILCTLPULSE 1
			(pin CFGSLOTCONTROLELECTROMECHILCTLPULSE input)
			(conn CFGSLOTCONTROLELECTROMECHILCTLPULSE CFGSLOTCONTROLELECTROMECHILCTLPULSE <== PCIE_2_0 CFGSLOTCONTROLELECTROMECHILCTLPULSE)
		)
		(element CFGRDWRDONEN 1
			(pin CFGRDWRDONEN input)
			(conn CFGRDWRDONEN CFGRDWRDONEN <== PCIE_2_0 CFGRDWRDONEN)
		)
		(element CFGRDENN 1
			(pin CFGRDENN output)
			(conn CFGRDENN CFGRDENN ==> PCIE_2_0 CFGRDENN)
		)
		(element CFGPORTNUMBER7 1
			(pin CFGPORTNUMBER7 output)
			(conn CFGPORTNUMBER7 CFGPORTNUMBER7 ==> PCIE_2_0 CFGPORTNUMBER7)
		)
		(element CFGPORTNUMBER6 1
			(pin CFGPORTNUMBER6 output)
			(conn CFGPORTNUMBER6 CFGPORTNUMBER6 ==> PCIE_2_0 CFGPORTNUMBER6)
		)
		(element CFGPORTNUMBER5 1
			(pin CFGPORTNUMBER5 output)
			(conn CFGPORTNUMBER5 CFGPORTNUMBER5 ==> PCIE_2_0 CFGPORTNUMBER5)
		)
		(element CFGPORTNUMBER4 1
			(pin CFGPORTNUMBER4 output)
			(conn CFGPORTNUMBER4 CFGPORTNUMBER4 ==> PCIE_2_0 CFGPORTNUMBER4)
		)
		(element CFGPORTNUMBER3 1
			(pin CFGPORTNUMBER3 output)
			(conn CFGPORTNUMBER3 CFGPORTNUMBER3 ==> PCIE_2_0 CFGPORTNUMBER3)
		)
		(element CFGPORTNUMBER2 1
			(pin CFGPORTNUMBER2 output)
			(conn CFGPORTNUMBER2 CFGPORTNUMBER2 ==> PCIE_2_0 CFGPORTNUMBER2)
		)
		(element CFGPORTNUMBER1 1
			(pin CFGPORTNUMBER1 output)
			(conn CFGPORTNUMBER1 CFGPORTNUMBER1 ==> PCIE_2_0 CFGPORTNUMBER1)
		)
		(element CFGPORTNUMBER0 1
			(pin CFGPORTNUMBER0 output)
			(conn CFGPORTNUMBER0 CFGPORTNUMBER0 ==> PCIE_2_0 CFGPORTNUMBER0)
		)
		(element CFGPMWAKEN 1
			(pin CFGPMWAKEN output)
			(conn CFGPMWAKEN CFGPMWAKEN ==> PCIE_2_0 CFGPMWAKEN)
		)
		(element CFGPMTURNOFFOKN 1
			(pin CFGPMTURNOFFOKN output)
			(conn CFGPMTURNOFFOKN CFGPMTURNOFFOKN ==> PCIE_2_0 CFGPMTURNOFFOKN)
		)
		(element CFGPMSENDPMNAKN 1
			(pin CFGPMSENDPMNAKN output)
			(conn CFGPMSENDPMNAKN CFGPMSENDPMNAKN ==> PCIE_2_0 CFGPMSENDPMNAKN)
		)
		(element CFGPMSENDPMETON 1
			(pin CFGPMSENDPMETON output)
			(conn CFGPMSENDPMETON CFGPMSENDPMETON ==> PCIE_2_0 CFGPMSENDPMETON)
		)
		(element CFGPMSENDPMACKN 1
			(pin CFGPMSENDPMACKN output)
			(conn CFGPMSENDPMACKN CFGPMSENDPMACKN ==> PCIE_2_0 CFGPMSENDPMACKN)
		)
		(element CFGPMRCVREQACKN 1
			(pin CFGPMRCVREQACKN input)
			(conn CFGPMRCVREQACKN CFGPMRCVREQACKN <== PCIE_2_0 CFGPMRCVREQACKN)
		)
		(element CFGPMRCVENTERL23N 1
			(pin CFGPMRCVENTERL23N input)
			(conn CFGPMRCVENTERL23N CFGPMRCVENTERL23N <== PCIE_2_0 CFGPMRCVENTERL23N)
		)
		(element CFGPMRCVENTERL1N 1
			(pin CFGPMRCVENTERL1N input)
			(conn CFGPMRCVENTERL1N CFGPMRCVENTERL1N <== PCIE_2_0 CFGPMRCVENTERL1N)
		)
		(element CFGPMRCVASREQL1N 1
			(pin CFGPMRCVASREQL1N input)
			(conn CFGPMRCVASREQL1N CFGPMRCVASREQL1N <== PCIE_2_0 CFGPMRCVASREQL1N)
		)
		(element CFGPMDIRECTASPML1N 1
			(pin CFGPMDIRECTASPML1N output)
			(conn CFGPMDIRECTASPML1N CFGPMDIRECTASPML1N ==> PCIE_2_0 CFGPMDIRECTASPML1N)
		)
		(element CFGPMCSRPOWERSTATE1 1
			(pin CFGPMCSRPOWERSTATE1 input)
			(conn CFGPMCSRPOWERSTATE1 CFGPMCSRPOWERSTATE1 <== PCIE_2_0 CFGPMCSRPOWERSTATE1)
		)
		(element CFGPMCSRPOWERSTATE0 1
			(pin CFGPMCSRPOWERSTATE0 input)
			(conn CFGPMCSRPOWERSTATE0 CFGPMCSRPOWERSTATE0 <== PCIE_2_0 CFGPMCSRPOWERSTATE0)
		)
		(element CFGPMCSRPMESTATUS 1
			(pin CFGPMCSRPMESTATUS input)
			(conn CFGPMCSRPMESTATUS CFGPMCSRPMESTATUS <== PCIE_2_0 CFGPMCSRPMESTATUS)
		)
		(element CFGPMCSRPMEEN 1
			(pin CFGPMCSRPMEEN input)
			(conn CFGPMCSRPMEEN CFGPMCSRPMEEN <== PCIE_2_0 CFGPMCSRPMEEN)
		)
		(element CFGPCIELINKSTATE2 1
			(pin CFGPCIELINKSTATE2 input)
			(conn CFGPCIELINKSTATE2 CFGPCIELINKSTATE2 <== PCIE_2_0 CFGPCIELINKSTATE2)
		)
		(element CFGPCIELINKSTATE1 1
			(pin CFGPCIELINKSTATE1 input)
			(conn CFGPCIELINKSTATE1 CFGPCIELINKSTATE1 <== PCIE_2_0 CFGPCIELINKSTATE1)
		)
		(element CFGPCIELINKSTATE0 1
			(pin CFGPCIELINKSTATE0 input)
			(conn CFGPCIELINKSTATE0 CFGPCIELINKSTATE0 <== PCIE_2_0 CFGPCIELINKSTATE0)
		)
		(element CFGMSGRECEIVEDUNLOCK 1
			(pin CFGMSGRECEIVEDUNLOCK input)
			(conn CFGMSGRECEIVEDUNLOCK CFGMSGRECEIVEDUNLOCK <== PCIE_2_0 CFGMSGRECEIVEDUNLOCK)
		)
		(element CFGMSGRECEIVEDSETSLOTPOWERLIMIT 1
			(pin CFGMSGRECEIVEDSETSLOTPOWERLIMIT input)
			(conn CFGMSGRECEIVEDSETSLOTPOWERLIMIT CFGMSGRECEIVEDSETSLOTPOWERLIMIT <== PCIE_2_0 CFGMSGRECEIVEDSETSLOTPOWERLIMIT)
		)
		(element CFGMSGRECEIVEDPMPME 1
			(pin CFGMSGRECEIVEDPMPME input)
			(conn CFGMSGRECEIVEDPMPME CFGMSGRECEIVEDPMPME <== PCIE_2_0 CFGMSGRECEIVEDPMPME)
		)
		(element CFGMSGRECEIVEDPMETOACK 1
			(pin CFGMSGRECEIVEDPMETOACK input)
			(conn CFGMSGRECEIVEDPMETOACK CFGMSGRECEIVEDPMETOACK <== PCIE_2_0 CFGMSGRECEIVEDPMETOACK)
		)
		(element CFGMSGRECEIVEDPMETO 1
			(pin CFGMSGRECEIVEDPMETO input)
			(conn CFGMSGRECEIVEDPMETO CFGMSGRECEIVEDPMETO <== PCIE_2_0 CFGMSGRECEIVEDPMETO)
		)
		(element CFGMSGRECEIVEDPMASNAK 1
			(pin CFGMSGRECEIVEDPMASNAK input)
			(conn CFGMSGRECEIVEDPMASNAK CFGMSGRECEIVEDPMASNAK <== PCIE_2_0 CFGMSGRECEIVEDPMASNAK)
		)
		(element CFGMSGRECEIVEDERRNONFATAL 1
			(pin CFGMSGRECEIVEDERRNONFATAL input)
			(conn CFGMSGRECEIVEDERRNONFATAL CFGMSGRECEIVEDERRNONFATAL <== PCIE_2_0 CFGMSGRECEIVEDERRNONFATAL)
		)
		(element CFGMSGRECEIVEDERRFATAL 1
			(pin CFGMSGRECEIVEDERRFATAL input)
			(conn CFGMSGRECEIVEDERRFATAL CFGMSGRECEIVEDERRFATAL <== PCIE_2_0 CFGMSGRECEIVEDERRFATAL)
		)
		(element CFGMSGRECEIVEDERRCOR 1
			(pin CFGMSGRECEIVEDERRCOR input)
			(conn CFGMSGRECEIVEDERRCOR CFGMSGRECEIVEDERRCOR <== PCIE_2_0 CFGMSGRECEIVEDERRCOR)
		)
		(element CFGMSGRECEIVEDDEASSERTINTD 1
			(pin CFGMSGRECEIVEDDEASSERTINTD input)
			(conn CFGMSGRECEIVEDDEASSERTINTD CFGMSGRECEIVEDDEASSERTINTD <== PCIE_2_0 CFGMSGRECEIVEDDEASSERTINTD)
		)
		(element CFGMSGRECEIVEDDEASSERTINTC 1
			(pin CFGMSGRECEIVEDDEASSERTINTC input)
			(conn CFGMSGRECEIVEDDEASSERTINTC CFGMSGRECEIVEDDEASSERTINTC <== PCIE_2_0 CFGMSGRECEIVEDDEASSERTINTC)
		)
		(element CFGMSGRECEIVEDDEASSERTINTB 1
			(pin CFGMSGRECEIVEDDEASSERTINTB input)
			(conn CFGMSGRECEIVEDDEASSERTINTB CFGMSGRECEIVEDDEASSERTINTB <== PCIE_2_0 CFGMSGRECEIVEDDEASSERTINTB)
		)
		(element CFGMSGRECEIVEDDEASSERTINTA 1
			(pin CFGMSGRECEIVEDDEASSERTINTA input)
			(conn CFGMSGRECEIVEDDEASSERTINTA CFGMSGRECEIVEDDEASSERTINTA <== PCIE_2_0 CFGMSGRECEIVEDDEASSERTINTA)
		)
		(element CFGMSGRECEIVEDASSERTINTD 1
			(pin CFGMSGRECEIVEDASSERTINTD input)
			(conn CFGMSGRECEIVEDASSERTINTD CFGMSGRECEIVEDASSERTINTD <== PCIE_2_0 CFGMSGRECEIVEDASSERTINTD)
		)
		(element CFGMSGRECEIVEDASSERTINTC 1
			(pin CFGMSGRECEIVEDASSERTINTC input)
			(conn CFGMSGRECEIVEDASSERTINTC CFGMSGRECEIVEDASSERTINTC <== PCIE_2_0 CFGMSGRECEIVEDASSERTINTC)
		)
		(element CFGMSGRECEIVEDASSERTINTB 1
			(pin CFGMSGRECEIVEDASSERTINTB input)
			(conn CFGMSGRECEIVEDASSERTINTB CFGMSGRECEIVEDASSERTINTB <== PCIE_2_0 CFGMSGRECEIVEDASSERTINTB)
		)
		(element CFGMSGRECEIVEDASSERTINTA 1
			(pin CFGMSGRECEIVEDASSERTINTA input)
			(conn CFGMSGRECEIVEDASSERTINTA CFGMSGRECEIVEDASSERTINTA <== PCIE_2_0 CFGMSGRECEIVEDASSERTINTA)
		)
		(element CFGMSGRECEIVED 1
			(pin CFGMSGRECEIVED input)
			(conn CFGMSGRECEIVED CFGMSGRECEIVED <== PCIE_2_0 CFGMSGRECEIVED)
		)
		(element CFGMSGDATA15 1
			(pin CFGMSGDATA15 input)
			(conn CFGMSGDATA15 CFGMSGDATA15 <== PCIE_2_0 CFGMSGDATA15)
		)
		(element CFGMSGDATA14 1
			(pin CFGMSGDATA14 input)
			(conn CFGMSGDATA14 CFGMSGDATA14 <== PCIE_2_0 CFGMSGDATA14)
		)
		(element CFGMSGDATA13 1
			(pin CFGMSGDATA13 input)
			(conn CFGMSGDATA13 CFGMSGDATA13 <== PCIE_2_0 CFGMSGDATA13)
		)
		(element CFGMSGDATA12 1
			(pin CFGMSGDATA12 input)
			(conn CFGMSGDATA12 CFGMSGDATA12 <== PCIE_2_0 CFGMSGDATA12)
		)
		(element CFGMSGDATA11 1
			(pin CFGMSGDATA11 input)
			(conn CFGMSGDATA11 CFGMSGDATA11 <== PCIE_2_0 CFGMSGDATA11)
		)
		(element CFGMSGDATA10 1
			(pin CFGMSGDATA10 input)
			(conn CFGMSGDATA10 CFGMSGDATA10 <== PCIE_2_0 CFGMSGDATA10)
		)
		(element CFGMSGDATA9 1
			(pin CFGMSGDATA9 input)
			(conn CFGMSGDATA9 CFGMSGDATA9 <== PCIE_2_0 CFGMSGDATA9)
		)
		(element CFGMSGDATA8 1
			(pin CFGMSGDATA8 input)
			(conn CFGMSGDATA8 CFGMSGDATA8 <== PCIE_2_0 CFGMSGDATA8)
		)
		(element CFGMSGDATA7 1
			(pin CFGMSGDATA7 input)
			(conn CFGMSGDATA7 CFGMSGDATA7 <== PCIE_2_0 CFGMSGDATA7)
		)
		(element CFGMSGDATA6 1
			(pin CFGMSGDATA6 input)
			(conn CFGMSGDATA6 CFGMSGDATA6 <== PCIE_2_0 CFGMSGDATA6)
		)
		(element CFGMSGDATA5 1
			(pin CFGMSGDATA5 input)
			(conn CFGMSGDATA5 CFGMSGDATA5 <== PCIE_2_0 CFGMSGDATA5)
		)
		(element CFGMSGDATA4 1
			(pin CFGMSGDATA4 input)
			(conn CFGMSGDATA4 CFGMSGDATA4 <== PCIE_2_0 CFGMSGDATA4)
		)
		(element CFGMSGDATA3 1
			(pin CFGMSGDATA3 input)
			(conn CFGMSGDATA3 CFGMSGDATA3 <== PCIE_2_0 CFGMSGDATA3)
		)
		(element CFGMSGDATA2 1
			(pin CFGMSGDATA2 input)
			(conn CFGMSGDATA2 CFGMSGDATA2 <== PCIE_2_0 CFGMSGDATA2)
		)
		(element CFGMSGDATA1 1
			(pin CFGMSGDATA1 input)
			(conn CFGMSGDATA1 CFGMSGDATA1 <== PCIE_2_0 CFGMSGDATA1)
		)
		(element CFGMSGDATA0 1
			(pin CFGMSGDATA0 input)
			(conn CFGMSGDATA0 CFGMSGDATA0 <== PCIE_2_0 CFGMSGDATA0)
		)
		(element CFGLINKSTATUSNEGOTIATEDWIDTH3 1
			(pin CFGLINKSTATUSNEGOTIATEDWIDTH3 input)
			(conn CFGLINKSTATUSNEGOTIATEDWIDTH3 CFGLINKSTATUSNEGOTIATEDWIDTH3 <== PCIE_2_0 CFGLINKSTATUSNEGOTIATEDWIDTH3)
		)
		(element CFGLINKSTATUSNEGOTIATEDWIDTH2 1
			(pin CFGLINKSTATUSNEGOTIATEDWIDTH2 input)
			(conn CFGLINKSTATUSNEGOTIATEDWIDTH2 CFGLINKSTATUSNEGOTIATEDWIDTH2 <== PCIE_2_0 CFGLINKSTATUSNEGOTIATEDWIDTH2)
		)
		(element CFGLINKSTATUSNEGOTIATEDWIDTH1 1
			(pin CFGLINKSTATUSNEGOTIATEDWIDTH1 input)
			(conn CFGLINKSTATUSNEGOTIATEDWIDTH1 CFGLINKSTATUSNEGOTIATEDWIDTH1 <== PCIE_2_0 CFGLINKSTATUSNEGOTIATEDWIDTH1)
		)
		(element CFGLINKSTATUSNEGOTIATEDWIDTH0 1
			(pin CFGLINKSTATUSNEGOTIATEDWIDTH0 input)
			(conn CFGLINKSTATUSNEGOTIATEDWIDTH0 CFGLINKSTATUSNEGOTIATEDWIDTH0 <== PCIE_2_0 CFGLINKSTATUSNEGOTIATEDWIDTH0)
		)
		(element CFGLINKSTATUSLINKTRAINING 1
			(pin CFGLINKSTATUSLINKTRAINING input)
			(conn CFGLINKSTATUSLINKTRAINING CFGLINKSTATUSLINKTRAINING <== PCIE_2_0 CFGLINKSTATUSLINKTRAINING)
		)
		(element CFGLINKSTATUSDLLACTIVE 1
			(pin CFGLINKSTATUSDLLACTIVE input)
			(conn CFGLINKSTATUSDLLACTIVE CFGLINKSTATUSDLLACTIVE <== PCIE_2_0 CFGLINKSTATUSDLLACTIVE)
		)
		(element CFGLINKSTATUSCURRENTSPEED1 1
			(pin CFGLINKSTATUSCURRENTSPEED1 input)
			(conn CFGLINKSTATUSCURRENTSPEED1 CFGLINKSTATUSCURRENTSPEED1 <== PCIE_2_0 CFGLINKSTATUSCURRENTSPEED1)
		)
		(element CFGLINKSTATUSCURRENTSPEED0 1
			(pin CFGLINKSTATUSCURRENTSPEED0 input)
			(conn CFGLINKSTATUSCURRENTSPEED0 CFGLINKSTATUSCURRENTSPEED0 <== PCIE_2_0 CFGLINKSTATUSCURRENTSPEED0)
		)
		(element CFGLINKSTATUSBANDWITHSTATUS 1
			(pin CFGLINKSTATUSBANDWITHSTATUS input)
			(conn CFGLINKSTATUSBANDWITHSTATUS CFGLINKSTATUSBANDWITHSTATUS <== PCIE_2_0 CFGLINKSTATUSBANDWITHSTATUS)
		)
		(element CFGLINKSTATUSAUTOBANDWIDTHSTATUS 1
			(pin CFGLINKSTATUSAUTOBANDWIDTHSTATUS input)
			(conn CFGLINKSTATUSAUTOBANDWIDTHSTATUS CFGLINKSTATUSAUTOBANDWIDTHSTATUS <== PCIE_2_0 CFGLINKSTATUSAUTOBANDWIDTHSTATUS)
		)
		(element CFGLINKCONTROLRETRAINLINK 1
			(pin CFGLINKCONTROLRETRAINLINK input)
			(conn CFGLINKCONTROLRETRAINLINK CFGLINKCONTROLRETRAINLINK <== PCIE_2_0 CFGLINKCONTROLRETRAINLINK)
		)
		(element CFGLINKCONTROLRCB 1
			(pin CFGLINKCONTROLRCB input)
			(conn CFGLINKCONTROLRCB CFGLINKCONTROLRCB <== PCIE_2_0 CFGLINKCONTROLRCB)
		)
		(element CFGLINKCONTROLLINKDISABLE 1
			(pin CFGLINKCONTROLLINKDISABLE input)
			(conn CFGLINKCONTROLLINKDISABLE CFGLINKCONTROLLINKDISABLE <== PCIE_2_0 CFGLINKCONTROLLINKDISABLE)
		)
		(element CFGLINKCONTROLHWAUTOWIDTHDIS 1
			(pin CFGLINKCONTROLHWAUTOWIDTHDIS input)
			(conn CFGLINKCONTROLHWAUTOWIDTHDIS CFGLINKCONTROLHWAUTOWIDTHDIS <== PCIE_2_0 CFGLINKCONTROLHWAUTOWIDTHDIS)
		)
		(element CFGLINKCONTROLEXTENDEDSYNC 1
			(pin CFGLINKCONTROLEXTENDEDSYNC input)
			(conn CFGLINKCONTROLEXTENDEDSYNC CFGLINKCONTROLEXTENDEDSYNC <== PCIE_2_0 CFGLINKCONTROLEXTENDEDSYNC)
		)
		(element CFGLINKCONTROLCOMMONCLOCK 1
			(pin CFGLINKCONTROLCOMMONCLOCK input)
			(conn CFGLINKCONTROLCOMMONCLOCK CFGLINKCONTROLCOMMONCLOCK <== PCIE_2_0 CFGLINKCONTROLCOMMONCLOCK)
		)
		(element CFGLINKCONTROLCLOCKPMEN 1
			(pin CFGLINKCONTROLCLOCKPMEN input)
			(conn CFGLINKCONTROLCLOCKPMEN CFGLINKCONTROLCLOCKPMEN <== PCIE_2_0 CFGLINKCONTROLCLOCKPMEN)
		)
		(element CFGLINKCONTROLBANDWIDTHINTEN 1
			(pin CFGLINKCONTROLBANDWIDTHINTEN input)
			(conn CFGLINKCONTROLBANDWIDTHINTEN CFGLINKCONTROLBANDWIDTHINTEN <== PCIE_2_0 CFGLINKCONTROLBANDWIDTHINTEN)
		)
		(element CFGLINKCONTROLAUTOBANDWIDTHINTEN 1
			(pin CFGLINKCONTROLAUTOBANDWIDTHINTEN input)
			(conn CFGLINKCONTROLAUTOBANDWIDTHINTEN CFGLINKCONTROLAUTOBANDWIDTHINTEN <== PCIE_2_0 CFGLINKCONTROLAUTOBANDWIDTHINTEN)
		)
		(element CFGLINKCONTROLASPMCONTROL1 1
			(pin CFGLINKCONTROLASPMCONTROL1 input)
			(conn CFGLINKCONTROLASPMCONTROL1 CFGLINKCONTROLASPMCONTROL1 <== PCIE_2_0 CFGLINKCONTROLASPMCONTROL1)
		)
		(element CFGLINKCONTROLASPMCONTROL0 1
			(pin CFGLINKCONTROLASPMCONTROL0 input)
			(conn CFGLINKCONTROLASPMCONTROL0 CFGLINKCONTROLASPMCONTROL0 <== PCIE_2_0 CFGLINKCONTROLASPMCONTROL0)
		)
		(element CFGINTERRUPTRDYN 1
			(pin CFGINTERRUPTRDYN input)
			(conn CFGINTERRUPTRDYN CFGINTERRUPTRDYN <== PCIE_2_0 CFGINTERRUPTRDYN)
		)
		(element CFGINTERRUPTN 1
			(pin CFGINTERRUPTN output)
			(conn CFGINTERRUPTN CFGINTERRUPTN ==> PCIE_2_0 CFGINTERRUPTN)
		)
		(element CFGINTERRUPTMSIXFM 1
			(pin CFGINTERRUPTMSIXFM input)
			(conn CFGINTERRUPTMSIXFM CFGINTERRUPTMSIXFM <== PCIE_2_0 CFGINTERRUPTMSIXFM)
		)
		(element CFGINTERRUPTMSIXENABLE 1
			(pin CFGINTERRUPTMSIXENABLE input)
			(conn CFGINTERRUPTMSIXENABLE CFGINTERRUPTMSIXENABLE <== PCIE_2_0 CFGINTERRUPTMSIXENABLE)
		)
		(element CFGINTERRUPTMSIENABLE 1
			(pin CFGINTERRUPTMSIENABLE input)
			(conn CFGINTERRUPTMSIENABLE CFGINTERRUPTMSIENABLE <== PCIE_2_0 CFGINTERRUPTMSIENABLE)
		)
		(element CFGINTERRUPTMMENABLE2 1
			(pin CFGINTERRUPTMMENABLE2 input)
			(conn CFGINTERRUPTMMENABLE2 CFGINTERRUPTMMENABLE2 <== PCIE_2_0 CFGINTERRUPTMMENABLE2)
		)
		(element CFGINTERRUPTMMENABLE1 1
			(pin CFGINTERRUPTMMENABLE1 input)
			(conn CFGINTERRUPTMMENABLE1 CFGINTERRUPTMMENABLE1 <== PCIE_2_0 CFGINTERRUPTMMENABLE1)
		)
		(element CFGINTERRUPTMMENABLE0 1
			(pin CFGINTERRUPTMMENABLE0 input)
			(conn CFGINTERRUPTMMENABLE0 CFGINTERRUPTMMENABLE0 <== PCIE_2_0 CFGINTERRUPTMMENABLE0)
		)
		(element CFGINTERRUPTDO7 1
			(pin CFGINTERRUPTDO7 input)
			(conn CFGINTERRUPTDO7 CFGINTERRUPTDO7 <== PCIE_2_0 CFGINTERRUPTDO7)
		)
		(element CFGINTERRUPTDO6 1
			(pin CFGINTERRUPTDO6 input)
			(conn CFGINTERRUPTDO6 CFGINTERRUPTDO6 <== PCIE_2_0 CFGINTERRUPTDO6)
		)
		(element CFGINTERRUPTDO5 1
			(pin CFGINTERRUPTDO5 input)
			(conn CFGINTERRUPTDO5 CFGINTERRUPTDO5 <== PCIE_2_0 CFGINTERRUPTDO5)
		)
		(element CFGINTERRUPTDO4 1
			(pin CFGINTERRUPTDO4 input)
			(conn CFGINTERRUPTDO4 CFGINTERRUPTDO4 <== PCIE_2_0 CFGINTERRUPTDO4)
		)
		(element CFGINTERRUPTDO3 1
			(pin CFGINTERRUPTDO3 input)
			(conn CFGINTERRUPTDO3 CFGINTERRUPTDO3 <== PCIE_2_0 CFGINTERRUPTDO3)
		)
		(element CFGINTERRUPTDO2 1
			(pin CFGINTERRUPTDO2 input)
			(conn CFGINTERRUPTDO2 CFGINTERRUPTDO2 <== PCIE_2_0 CFGINTERRUPTDO2)
		)
		(element CFGINTERRUPTDO1 1
			(pin CFGINTERRUPTDO1 input)
			(conn CFGINTERRUPTDO1 CFGINTERRUPTDO1 <== PCIE_2_0 CFGINTERRUPTDO1)
		)
		(element CFGINTERRUPTDO0 1
			(pin CFGINTERRUPTDO0 input)
			(conn CFGINTERRUPTDO0 CFGINTERRUPTDO0 <== PCIE_2_0 CFGINTERRUPTDO0)
		)
		(element CFGINTERRUPTDI7 1
			(pin CFGINTERRUPTDI7 output)
			(conn CFGINTERRUPTDI7 CFGINTERRUPTDI7 ==> PCIE_2_0 CFGINTERRUPTDI7)
		)
		(element CFGINTERRUPTDI6 1
			(pin CFGINTERRUPTDI6 output)
			(conn CFGINTERRUPTDI6 CFGINTERRUPTDI6 ==> PCIE_2_0 CFGINTERRUPTDI6)
		)
		(element CFGINTERRUPTDI5 1
			(pin CFGINTERRUPTDI5 output)
			(conn CFGINTERRUPTDI5 CFGINTERRUPTDI5 ==> PCIE_2_0 CFGINTERRUPTDI5)
		)
		(element CFGINTERRUPTDI4 1
			(pin CFGINTERRUPTDI4 output)
			(conn CFGINTERRUPTDI4 CFGINTERRUPTDI4 ==> PCIE_2_0 CFGINTERRUPTDI4)
		)
		(element CFGINTERRUPTDI3 1
			(pin CFGINTERRUPTDI3 output)
			(conn CFGINTERRUPTDI3 CFGINTERRUPTDI3 ==> PCIE_2_0 CFGINTERRUPTDI3)
		)
		(element CFGINTERRUPTDI2 1
			(pin CFGINTERRUPTDI2 output)
			(conn CFGINTERRUPTDI2 CFGINTERRUPTDI2 ==> PCIE_2_0 CFGINTERRUPTDI2)
		)
		(element CFGINTERRUPTDI1 1
			(pin CFGINTERRUPTDI1 output)
			(conn CFGINTERRUPTDI1 CFGINTERRUPTDI1 ==> PCIE_2_0 CFGINTERRUPTDI1)
		)
		(element CFGINTERRUPTDI0 1
			(pin CFGINTERRUPTDI0 output)
			(conn CFGINTERRUPTDI0 CFGINTERRUPTDI0 ==> PCIE_2_0 CFGINTERRUPTDI0)
		)
		(element CFGINTERRUPTASSERTN 1
			(pin CFGINTERRUPTASSERTN output)
			(conn CFGINTERRUPTASSERTN CFGINTERRUPTASSERTN ==> PCIE_2_0 CFGINTERRUPTASSERTN)
		)
		(element CFGERRURN 1
			(pin CFGERRURN output)
			(conn CFGERRURN CFGERRURN ==> PCIE_2_0 CFGERRURN)
		)
		(element CFGERRTLPCPLHEADER47 1
			(pin CFGERRTLPCPLHEADER47 output)
			(conn CFGERRTLPCPLHEADER47 CFGERRTLPCPLHEADER47 ==> PCIE_2_0 CFGERRTLPCPLHEADER47)
		)
		(element CFGERRTLPCPLHEADER46 1
			(pin CFGERRTLPCPLHEADER46 output)
			(conn CFGERRTLPCPLHEADER46 CFGERRTLPCPLHEADER46 ==> PCIE_2_0 CFGERRTLPCPLHEADER46)
		)
		(element CFGERRTLPCPLHEADER45 1
			(pin CFGERRTLPCPLHEADER45 output)
			(conn CFGERRTLPCPLHEADER45 CFGERRTLPCPLHEADER45 ==> PCIE_2_0 CFGERRTLPCPLHEADER45)
		)
		(element CFGERRTLPCPLHEADER44 1
			(pin CFGERRTLPCPLHEADER44 output)
			(conn CFGERRTLPCPLHEADER44 CFGERRTLPCPLHEADER44 ==> PCIE_2_0 CFGERRTLPCPLHEADER44)
		)
		(element CFGERRTLPCPLHEADER43 1
			(pin CFGERRTLPCPLHEADER43 output)
			(conn CFGERRTLPCPLHEADER43 CFGERRTLPCPLHEADER43 ==> PCIE_2_0 CFGERRTLPCPLHEADER43)
		)
		(element CFGERRTLPCPLHEADER42 1
			(pin CFGERRTLPCPLHEADER42 output)
			(conn CFGERRTLPCPLHEADER42 CFGERRTLPCPLHEADER42 ==> PCIE_2_0 CFGERRTLPCPLHEADER42)
		)
		(element CFGERRTLPCPLHEADER41 1
			(pin CFGERRTLPCPLHEADER41 output)
			(conn CFGERRTLPCPLHEADER41 CFGERRTLPCPLHEADER41 ==> PCIE_2_0 CFGERRTLPCPLHEADER41)
		)
		(element CFGERRTLPCPLHEADER40 1
			(pin CFGERRTLPCPLHEADER40 output)
			(conn CFGERRTLPCPLHEADER40 CFGERRTLPCPLHEADER40 ==> PCIE_2_0 CFGERRTLPCPLHEADER40)
		)
		(element CFGERRTLPCPLHEADER39 1
			(pin CFGERRTLPCPLHEADER39 output)
			(conn CFGERRTLPCPLHEADER39 CFGERRTLPCPLHEADER39 ==> PCIE_2_0 CFGERRTLPCPLHEADER39)
		)
		(element CFGERRTLPCPLHEADER38 1
			(pin CFGERRTLPCPLHEADER38 output)
			(conn CFGERRTLPCPLHEADER38 CFGERRTLPCPLHEADER38 ==> PCIE_2_0 CFGERRTLPCPLHEADER38)
		)
		(element CFGERRTLPCPLHEADER37 1
			(pin CFGERRTLPCPLHEADER37 output)
			(conn CFGERRTLPCPLHEADER37 CFGERRTLPCPLHEADER37 ==> PCIE_2_0 CFGERRTLPCPLHEADER37)
		)
		(element CFGERRTLPCPLHEADER36 1
			(pin CFGERRTLPCPLHEADER36 output)
			(conn CFGERRTLPCPLHEADER36 CFGERRTLPCPLHEADER36 ==> PCIE_2_0 CFGERRTLPCPLHEADER36)
		)
		(element CFGERRTLPCPLHEADER35 1
			(pin CFGERRTLPCPLHEADER35 output)
			(conn CFGERRTLPCPLHEADER35 CFGERRTLPCPLHEADER35 ==> PCIE_2_0 CFGERRTLPCPLHEADER35)
		)
		(element CFGERRTLPCPLHEADER34 1
			(pin CFGERRTLPCPLHEADER34 output)
			(conn CFGERRTLPCPLHEADER34 CFGERRTLPCPLHEADER34 ==> PCIE_2_0 CFGERRTLPCPLHEADER34)
		)
		(element CFGERRTLPCPLHEADER33 1
			(pin CFGERRTLPCPLHEADER33 output)
			(conn CFGERRTLPCPLHEADER33 CFGERRTLPCPLHEADER33 ==> PCIE_2_0 CFGERRTLPCPLHEADER33)
		)
		(element CFGERRTLPCPLHEADER32 1
			(pin CFGERRTLPCPLHEADER32 output)
			(conn CFGERRTLPCPLHEADER32 CFGERRTLPCPLHEADER32 ==> PCIE_2_0 CFGERRTLPCPLHEADER32)
		)
		(element CFGERRTLPCPLHEADER31 1
			(pin CFGERRTLPCPLHEADER31 output)
			(conn CFGERRTLPCPLHEADER31 CFGERRTLPCPLHEADER31 ==> PCIE_2_0 CFGERRTLPCPLHEADER31)
		)
		(element CFGERRTLPCPLHEADER30 1
			(pin CFGERRTLPCPLHEADER30 output)
			(conn CFGERRTLPCPLHEADER30 CFGERRTLPCPLHEADER30 ==> PCIE_2_0 CFGERRTLPCPLHEADER30)
		)
		(element CFGERRTLPCPLHEADER29 1
			(pin CFGERRTLPCPLHEADER29 output)
			(conn CFGERRTLPCPLHEADER29 CFGERRTLPCPLHEADER29 ==> PCIE_2_0 CFGERRTLPCPLHEADER29)
		)
		(element CFGERRTLPCPLHEADER28 1
			(pin CFGERRTLPCPLHEADER28 output)
			(conn CFGERRTLPCPLHEADER28 CFGERRTLPCPLHEADER28 ==> PCIE_2_0 CFGERRTLPCPLHEADER28)
		)
		(element CFGERRTLPCPLHEADER27 1
			(pin CFGERRTLPCPLHEADER27 output)
			(conn CFGERRTLPCPLHEADER27 CFGERRTLPCPLHEADER27 ==> PCIE_2_0 CFGERRTLPCPLHEADER27)
		)
		(element CFGERRTLPCPLHEADER26 1
			(pin CFGERRTLPCPLHEADER26 output)
			(conn CFGERRTLPCPLHEADER26 CFGERRTLPCPLHEADER26 ==> PCIE_2_0 CFGERRTLPCPLHEADER26)
		)
		(element CFGERRTLPCPLHEADER25 1
			(pin CFGERRTLPCPLHEADER25 output)
			(conn CFGERRTLPCPLHEADER25 CFGERRTLPCPLHEADER25 ==> PCIE_2_0 CFGERRTLPCPLHEADER25)
		)
		(element CFGERRTLPCPLHEADER24 1
			(pin CFGERRTLPCPLHEADER24 output)
			(conn CFGERRTLPCPLHEADER24 CFGERRTLPCPLHEADER24 ==> PCIE_2_0 CFGERRTLPCPLHEADER24)
		)
		(element CFGERRTLPCPLHEADER23 1
			(pin CFGERRTLPCPLHEADER23 output)
			(conn CFGERRTLPCPLHEADER23 CFGERRTLPCPLHEADER23 ==> PCIE_2_0 CFGERRTLPCPLHEADER23)
		)
		(element CFGERRTLPCPLHEADER22 1
			(pin CFGERRTLPCPLHEADER22 output)
			(conn CFGERRTLPCPLHEADER22 CFGERRTLPCPLHEADER22 ==> PCIE_2_0 CFGERRTLPCPLHEADER22)
		)
		(element CFGERRTLPCPLHEADER21 1
			(pin CFGERRTLPCPLHEADER21 output)
			(conn CFGERRTLPCPLHEADER21 CFGERRTLPCPLHEADER21 ==> PCIE_2_0 CFGERRTLPCPLHEADER21)
		)
		(element CFGERRTLPCPLHEADER20 1
			(pin CFGERRTLPCPLHEADER20 output)
			(conn CFGERRTLPCPLHEADER20 CFGERRTLPCPLHEADER20 ==> PCIE_2_0 CFGERRTLPCPLHEADER20)
		)
		(element CFGERRTLPCPLHEADER19 1
			(pin CFGERRTLPCPLHEADER19 output)
			(conn CFGERRTLPCPLHEADER19 CFGERRTLPCPLHEADER19 ==> PCIE_2_0 CFGERRTLPCPLHEADER19)
		)
		(element CFGERRTLPCPLHEADER18 1
			(pin CFGERRTLPCPLHEADER18 output)
			(conn CFGERRTLPCPLHEADER18 CFGERRTLPCPLHEADER18 ==> PCIE_2_0 CFGERRTLPCPLHEADER18)
		)
		(element CFGERRTLPCPLHEADER17 1
			(pin CFGERRTLPCPLHEADER17 output)
			(conn CFGERRTLPCPLHEADER17 CFGERRTLPCPLHEADER17 ==> PCIE_2_0 CFGERRTLPCPLHEADER17)
		)
		(element CFGERRTLPCPLHEADER16 1
			(pin CFGERRTLPCPLHEADER16 output)
			(conn CFGERRTLPCPLHEADER16 CFGERRTLPCPLHEADER16 ==> PCIE_2_0 CFGERRTLPCPLHEADER16)
		)
		(element CFGERRTLPCPLHEADER15 1
			(pin CFGERRTLPCPLHEADER15 output)
			(conn CFGERRTLPCPLHEADER15 CFGERRTLPCPLHEADER15 ==> PCIE_2_0 CFGERRTLPCPLHEADER15)
		)
		(element CFGERRTLPCPLHEADER14 1
			(pin CFGERRTLPCPLHEADER14 output)
			(conn CFGERRTLPCPLHEADER14 CFGERRTLPCPLHEADER14 ==> PCIE_2_0 CFGERRTLPCPLHEADER14)
		)
		(element CFGERRTLPCPLHEADER13 1
			(pin CFGERRTLPCPLHEADER13 output)
			(conn CFGERRTLPCPLHEADER13 CFGERRTLPCPLHEADER13 ==> PCIE_2_0 CFGERRTLPCPLHEADER13)
		)
		(element CFGERRTLPCPLHEADER12 1
			(pin CFGERRTLPCPLHEADER12 output)
			(conn CFGERRTLPCPLHEADER12 CFGERRTLPCPLHEADER12 ==> PCIE_2_0 CFGERRTLPCPLHEADER12)
		)
		(element CFGERRTLPCPLHEADER11 1
			(pin CFGERRTLPCPLHEADER11 output)
			(conn CFGERRTLPCPLHEADER11 CFGERRTLPCPLHEADER11 ==> PCIE_2_0 CFGERRTLPCPLHEADER11)
		)
		(element CFGERRTLPCPLHEADER10 1
			(pin CFGERRTLPCPLHEADER10 output)
			(conn CFGERRTLPCPLHEADER10 CFGERRTLPCPLHEADER10 ==> PCIE_2_0 CFGERRTLPCPLHEADER10)
		)
		(element CFGERRTLPCPLHEADER9 1
			(pin CFGERRTLPCPLHEADER9 output)
			(conn CFGERRTLPCPLHEADER9 CFGERRTLPCPLHEADER9 ==> PCIE_2_0 CFGERRTLPCPLHEADER9)
		)
		(element CFGERRTLPCPLHEADER8 1
			(pin CFGERRTLPCPLHEADER8 output)
			(conn CFGERRTLPCPLHEADER8 CFGERRTLPCPLHEADER8 ==> PCIE_2_0 CFGERRTLPCPLHEADER8)
		)
		(element CFGERRTLPCPLHEADER7 1
			(pin CFGERRTLPCPLHEADER7 output)
			(conn CFGERRTLPCPLHEADER7 CFGERRTLPCPLHEADER7 ==> PCIE_2_0 CFGERRTLPCPLHEADER7)
		)
		(element CFGERRTLPCPLHEADER6 1
			(pin CFGERRTLPCPLHEADER6 output)
			(conn CFGERRTLPCPLHEADER6 CFGERRTLPCPLHEADER6 ==> PCIE_2_0 CFGERRTLPCPLHEADER6)
		)
		(element CFGERRTLPCPLHEADER5 1
			(pin CFGERRTLPCPLHEADER5 output)
			(conn CFGERRTLPCPLHEADER5 CFGERRTLPCPLHEADER5 ==> PCIE_2_0 CFGERRTLPCPLHEADER5)
		)
		(element CFGERRTLPCPLHEADER4 1
			(pin CFGERRTLPCPLHEADER4 output)
			(conn CFGERRTLPCPLHEADER4 CFGERRTLPCPLHEADER4 ==> PCIE_2_0 CFGERRTLPCPLHEADER4)
		)
		(element CFGERRTLPCPLHEADER3 1
			(pin CFGERRTLPCPLHEADER3 output)
			(conn CFGERRTLPCPLHEADER3 CFGERRTLPCPLHEADER3 ==> PCIE_2_0 CFGERRTLPCPLHEADER3)
		)
		(element CFGERRTLPCPLHEADER2 1
			(pin CFGERRTLPCPLHEADER2 output)
			(conn CFGERRTLPCPLHEADER2 CFGERRTLPCPLHEADER2 ==> PCIE_2_0 CFGERRTLPCPLHEADER2)
		)
		(element CFGERRTLPCPLHEADER1 1
			(pin CFGERRTLPCPLHEADER1 output)
			(conn CFGERRTLPCPLHEADER1 CFGERRTLPCPLHEADER1 ==> PCIE_2_0 CFGERRTLPCPLHEADER1)
		)
		(element CFGERRTLPCPLHEADER0 1
			(pin CFGERRTLPCPLHEADER0 output)
			(conn CFGERRTLPCPLHEADER0 CFGERRTLPCPLHEADER0 ==> PCIE_2_0 CFGERRTLPCPLHEADER0)
		)
		(element CFGERRPOSTEDN 1
			(pin CFGERRPOSTEDN output)
			(conn CFGERRPOSTEDN CFGERRPOSTEDN ==> PCIE_2_0 CFGERRPOSTEDN)
		)
		(element CFGERRLOCKEDN 1
			(pin CFGERRLOCKEDN output)
			(conn CFGERRLOCKEDN CFGERRLOCKEDN ==> PCIE_2_0 CFGERRLOCKEDN)
		)
		(element CFGERRECRCN 1
			(pin CFGERRECRCN output)
			(conn CFGERRECRCN CFGERRECRCN ==> PCIE_2_0 CFGERRECRCN)
		)
		(element CFGERRCPLUNEXPECTN 1
			(pin CFGERRCPLUNEXPECTN output)
			(conn CFGERRCPLUNEXPECTN CFGERRCPLUNEXPECTN ==> PCIE_2_0 CFGERRCPLUNEXPECTN)
		)
		(element CFGERRCPLTIMEOUTN 1
			(pin CFGERRCPLTIMEOUTN output)
			(conn CFGERRCPLTIMEOUTN CFGERRCPLTIMEOUTN ==> PCIE_2_0 CFGERRCPLTIMEOUTN)
		)
		(element CFGERRCPLRDYN 1
			(pin CFGERRCPLRDYN input)
			(conn CFGERRCPLRDYN CFGERRCPLRDYN <== PCIE_2_0 CFGERRCPLRDYN)
		)
		(element CFGERRCPLABORTN 1
			(pin CFGERRCPLABORTN output)
			(conn CFGERRCPLABORTN CFGERRCPLABORTN ==> PCIE_2_0 CFGERRCPLABORTN)
		)
		(element CFGERRCORN 1
			(pin CFGERRCORN output)
			(conn CFGERRCORN CFGERRCORN ==> PCIE_2_0 CFGERRCORN)
		)
		(element CFGERRAERHEADERLOG127 1
			(pin CFGERRAERHEADERLOG127 output)
			(conn CFGERRAERHEADERLOG127 CFGERRAERHEADERLOG127 ==> PCIE_2_0 CFGERRAERHEADERLOG127)
		)
		(element CFGERRAERHEADERLOG126 1
			(pin CFGERRAERHEADERLOG126 output)
			(conn CFGERRAERHEADERLOG126 CFGERRAERHEADERLOG126 ==> PCIE_2_0 CFGERRAERHEADERLOG126)
		)
		(element CFGERRAERHEADERLOG125 1
			(pin CFGERRAERHEADERLOG125 output)
			(conn CFGERRAERHEADERLOG125 CFGERRAERHEADERLOG125 ==> PCIE_2_0 CFGERRAERHEADERLOG125)
		)
		(element CFGERRAERHEADERLOG124 1
			(pin CFGERRAERHEADERLOG124 output)
			(conn CFGERRAERHEADERLOG124 CFGERRAERHEADERLOG124 ==> PCIE_2_0 CFGERRAERHEADERLOG124)
		)
		(element CFGERRAERHEADERLOG123 1
			(pin CFGERRAERHEADERLOG123 output)
			(conn CFGERRAERHEADERLOG123 CFGERRAERHEADERLOG123 ==> PCIE_2_0 CFGERRAERHEADERLOG123)
		)
		(element CFGERRAERHEADERLOG122 1
			(pin CFGERRAERHEADERLOG122 output)
			(conn CFGERRAERHEADERLOG122 CFGERRAERHEADERLOG122 ==> PCIE_2_0 CFGERRAERHEADERLOG122)
		)
		(element CFGERRAERHEADERLOG121 1
			(pin CFGERRAERHEADERLOG121 output)
			(conn CFGERRAERHEADERLOG121 CFGERRAERHEADERLOG121 ==> PCIE_2_0 CFGERRAERHEADERLOG121)
		)
		(element CFGERRAERHEADERLOG120 1
			(pin CFGERRAERHEADERLOG120 output)
			(conn CFGERRAERHEADERLOG120 CFGERRAERHEADERLOG120 ==> PCIE_2_0 CFGERRAERHEADERLOG120)
		)
		(element CFGERRAERHEADERLOG119 1
			(pin CFGERRAERHEADERLOG119 output)
			(conn CFGERRAERHEADERLOG119 CFGERRAERHEADERLOG119 ==> PCIE_2_0 CFGERRAERHEADERLOG119)
		)
		(element CFGERRAERHEADERLOG118 1
			(pin CFGERRAERHEADERLOG118 output)
			(conn CFGERRAERHEADERLOG118 CFGERRAERHEADERLOG118 ==> PCIE_2_0 CFGERRAERHEADERLOG118)
		)
		(element CFGERRAERHEADERLOG117 1
			(pin CFGERRAERHEADERLOG117 output)
			(conn CFGERRAERHEADERLOG117 CFGERRAERHEADERLOG117 ==> PCIE_2_0 CFGERRAERHEADERLOG117)
		)
		(element CFGERRAERHEADERLOG116 1
			(pin CFGERRAERHEADERLOG116 output)
			(conn CFGERRAERHEADERLOG116 CFGERRAERHEADERLOG116 ==> PCIE_2_0 CFGERRAERHEADERLOG116)
		)
		(element CFGERRAERHEADERLOG115 1
			(pin CFGERRAERHEADERLOG115 output)
			(conn CFGERRAERHEADERLOG115 CFGERRAERHEADERLOG115 ==> PCIE_2_0 CFGERRAERHEADERLOG115)
		)
		(element CFGERRAERHEADERLOG114 1
			(pin CFGERRAERHEADERLOG114 output)
			(conn CFGERRAERHEADERLOG114 CFGERRAERHEADERLOG114 ==> PCIE_2_0 CFGERRAERHEADERLOG114)
		)
		(element CFGERRAERHEADERLOG113 1
			(pin CFGERRAERHEADERLOG113 output)
			(conn CFGERRAERHEADERLOG113 CFGERRAERHEADERLOG113 ==> PCIE_2_0 CFGERRAERHEADERLOG113)
		)
		(element CFGERRAERHEADERLOG112 1
			(pin CFGERRAERHEADERLOG112 output)
			(conn CFGERRAERHEADERLOG112 CFGERRAERHEADERLOG112 ==> PCIE_2_0 CFGERRAERHEADERLOG112)
		)
		(element CFGERRAERHEADERLOG111 1
			(pin CFGERRAERHEADERLOG111 output)
			(conn CFGERRAERHEADERLOG111 CFGERRAERHEADERLOG111 ==> PCIE_2_0 CFGERRAERHEADERLOG111)
		)
		(element CFGERRAERHEADERLOG110 1
			(pin CFGERRAERHEADERLOG110 output)
			(conn CFGERRAERHEADERLOG110 CFGERRAERHEADERLOG110 ==> PCIE_2_0 CFGERRAERHEADERLOG110)
		)
		(element CFGERRAERHEADERLOG109 1
			(pin CFGERRAERHEADERLOG109 output)
			(conn CFGERRAERHEADERLOG109 CFGERRAERHEADERLOG109 ==> PCIE_2_0 CFGERRAERHEADERLOG109)
		)
		(element CFGERRAERHEADERLOG108 1
			(pin CFGERRAERHEADERLOG108 output)
			(conn CFGERRAERHEADERLOG108 CFGERRAERHEADERLOG108 ==> PCIE_2_0 CFGERRAERHEADERLOG108)
		)
		(element CFGERRAERHEADERLOG107 1
			(pin CFGERRAERHEADERLOG107 output)
			(conn CFGERRAERHEADERLOG107 CFGERRAERHEADERLOG107 ==> PCIE_2_0 CFGERRAERHEADERLOG107)
		)
		(element CFGERRAERHEADERLOG106 1
			(pin CFGERRAERHEADERLOG106 output)
			(conn CFGERRAERHEADERLOG106 CFGERRAERHEADERLOG106 ==> PCIE_2_0 CFGERRAERHEADERLOG106)
		)
		(element CFGERRAERHEADERLOG105 1
			(pin CFGERRAERHEADERLOG105 output)
			(conn CFGERRAERHEADERLOG105 CFGERRAERHEADERLOG105 ==> PCIE_2_0 CFGERRAERHEADERLOG105)
		)
		(element CFGERRAERHEADERLOG104 1
			(pin CFGERRAERHEADERLOG104 output)
			(conn CFGERRAERHEADERLOG104 CFGERRAERHEADERLOG104 ==> PCIE_2_0 CFGERRAERHEADERLOG104)
		)
		(element CFGERRAERHEADERLOG103 1
			(pin CFGERRAERHEADERLOG103 output)
			(conn CFGERRAERHEADERLOG103 CFGERRAERHEADERLOG103 ==> PCIE_2_0 CFGERRAERHEADERLOG103)
		)
		(element CFGERRAERHEADERLOG102 1
			(pin CFGERRAERHEADERLOG102 output)
			(conn CFGERRAERHEADERLOG102 CFGERRAERHEADERLOG102 ==> PCIE_2_0 CFGERRAERHEADERLOG102)
		)
		(element CFGERRAERHEADERLOG101 1
			(pin CFGERRAERHEADERLOG101 output)
			(conn CFGERRAERHEADERLOG101 CFGERRAERHEADERLOG101 ==> PCIE_2_0 CFGERRAERHEADERLOG101)
		)
		(element CFGERRAERHEADERLOG100 1
			(pin CFGERRAERHEADERLOG100 output)
			(conn CFGERRAERHEADERLOG100 CFGERRAERHEADERLOG100 ==> PCIE_2_0 CFGERRAERHEADERLOG100)
		)
		(element CFGERRAERHEADERLOG99 1
			(pin CFGERRAERHEADERLOG99 output)
			(conn CFGERRAERHEADERLOG99 CFGERRAERHEADERLOG99 ==> PCIE_2_0 CFGERRAERHEADERLOG99)
		)
		(element CFGERRAERHEADERLOG98 1
			(pin CFGERRAERHEADERLOG98 output)
			(conn CFGERRAERHEADERLOG98 CFGERRAERHEADERLOG98 ==> PCIE_2_0 CFGERRAERHEADERLOG98)
		)
		(element CFGERRAERHEADERLOG97 1
			(pin CFGERRAERHEADERLOG97 output)
			(conn CFGERRAERHEADERLOG97 CFGERRAERHEADERLOG97 ==> PCIE_2_0 CFGERRAERHEADERLOG97)
		)
		(element CFGERRAERHEADERLOG96 1
			(pin CFGERRAERHEADERLOG96 output)
			(conn CFGERRAERHEADERLOG96 CFGERRAERHEADERLOG96 ==> PCIE_2_0 CFGERRAERHEADERLOG96)
		)
		(element CFGERRAERHEADERLOG95 1
			(pin CFGERRAERHEADERLOG95 output)
			(conn CFGERRAERHEADERLOG95 CFGERRAERHEADERLOG95 ==> PCIE_2_0 CFGERRAERHEADERLOG95)
		)
		(element CFGERRAERHEADERLOG94 1
			(pin CFGERRAERHEADERLOG94 output)
			(conn CFGERRAERHEADERLOG94 CFGERRAERHEADERLOG94 ==> PCIE_2_0 CFGERRAERHEADERLOG94)
		)
		(element CFGERRAERHEADERLOG93 1
			(pin CFGERRAERHEADERLOG93 output)
			(conn CFGERRAERHEADERLOG93 CFGERRAERHEADERLOG93 ==> PCIE_2_0 CFGERRAERHEADERLOG93)
		)
		(element CFGERRAERHEADERLOG92 1
			(pin CFGERRAERHEADERLOG92 output)
			(conn CFGERRAERHEADERLOG92 CFGERRAERHEADERLOG92 ==> PCIE_2_0 CFGERRAERHEADERLOG92)
		)
		(element CFGERRAERHEADERLOG91 1
			(pin CFGERRAERHEADERLOG91 output)
			(conn CFGERRAERHEADERLOG91 CFGERRAERHEADERLOG91 ==> PCIE_2_0 CFGERRAERHEADERLOG91)
		)
		(element CFGERRAERHEADERLOG90 1
			(pin CFGERRAERHEADERLOG90 output)
			(conn CFGERRAERHEADERLOG90 CFGERRAERHEADERLOG90 ==> PCIE_2_0 CFGERRAERHEADERLOG90)
		)
		(element CFGERRAERHEADERLOG89 1
			(pin CFGERRAERHEADERLOG89 output)
			(conn CFGERRAERHEADERLOG89 CFGERRAERHEADERLOG89 ==> PCIE_2_0 CFGERRAERHEADERLOG89)
		)
		(element CFGERRAERHEADERLOG88 1
			(pin CFGERRAERHEADERLOG88 output)
			(conn CFGERRAERHEADERLOG88 CFGERRAERHEADERLOG88 ==> PCIE_2_0 CFGERRAERHEADERLOG88)
		)
		(element CFGERRAERHEADERLOG87 1
			(pin CFGERRAERHEADERLOG87 output)
			(conn CFGERRAERHEADERLOG87 CFGERRAERHEADERLOG87 ==> PCIE_2_0 CFGERRAERHEADERLOG87)
		)
		(element CFGERRAERHEADERLOG86 1
			(pin CFGERRAERHEADERLOG86 output)
			(conn CFGERRAERHEADERLOG86 CFGERRAERHEADERLOG86 ==> PCIE_2_0 CFGERRAERHEADERLOG86)
		)
		(element CFGERRAERHEADERLOG85 1
			(pin CFGERRAERHEADERLOG85 output)
			(conn CFGERRAERHEADERLOG85 CFGERRAERHEADERLOG85 ==> PCIE_2_0 CFGERRAERHEADERLOG85)
		)
		(element CFGERRAERHEADERLOG84 1
			(pin CFGERRAERHEADERLOG84 output)
			(conn CFGERRAERHEADERLOG84 CFGERRAERHEADERLOG84 ==> PCIE_2_0 CFGERRAERHEADERLOG84)
		)
		(element CFGERRAERHEADERLOG83 1
			(pin CFGERRAERHEADERLOG83 output)
			(conn CFGERRAERHEADERLOG83 CFGERRAERHEADERLOG83 ==> PCIE_2_0 CFGERRAERHEADERLOG83)
		)
		(element CFGERRAERHEADERLOG82 1
			(pin CFGERRAERHEADERLOG82 output)
			(conn CFGERRAERHEADERLOG82 CFGERRAERHEADERLOG82 ==> PCIE_2_0 CFGERRAERHEADERLOG82)
		)
		(element CFGERRAERHEADERLOG81 1
			(pin CFGERRAERHEADERLOG81 output)
			(conn CFGERRAERHEADERLOG81 CFGERRAERHEADERLOG81 ==> PCIE_2_0 CFGERRAERHEADERLOG81)
		)
		(element CFGERRAERHEADERLOG80 1
			(pin CFGERRAERHEADERLOG80 output)
			(conn CFGERRAERHEADERLOG80 CFGERRAERHEADERLOG80 ==> PCIE_2_0 CFGERRAERHEADERLOG80)
		)
		(element CFGERRAERHEADERLOG79 1
			(pin CFGERRAERHEADERLOG79 output)
			(conn CFGERRAERHEADERLOG79 CFGERRAERHEADERLOG79 ==> PCIE_2_0 CFGERRAERHEADERLOG79)
		)
		(element CFGERRAERHEADERLOG78 1
			(pin CFGERRAERHEADERLOG78 output)
			(conn CFGERRAERHEADERLOG78 CFGERRAERHEADERLOG78 ==> PCIE_2_0 CFGERRAERHEADERLOG78)
		)
		(element CFGERRAERHEADERLOG77 1
			(pin CFGERRAERHEADERLOG77 output)
			(conn CFGERRAERHEADERLOG77 CFGERRAERHEADERLOG77 ==> PCIE_2_0 CFGERRAERHEADERLOG77)
		)
		(element CFGERRAERHEADERLOG76 1
			(pin CFGERRAERHEADERLOG76 output)
			(conn CFGERRAERHEADERLOG76 CFGERRAERHEADERLOG76 ==> PCIE_2_0 CFGERRAERHEADERLOG76)
		)
		(element CFGERRAERHEADERLOG75 1
			(pin CFGERRAERHEADERLOG75 output)
			(conn CFGERRAERHEADERLOG75 CFGERRAERHEADERLOG75 ==> PCIE_2_0 CFGERRAERHEADERLOG75)
		)
		(element CFGERRAERHEADERLOG74 1
			(pin CFGERRAERHEADERLOG74 output)
			(conn CFGERRAERHEADERLOG74 CFGERRAERHEADERLOG74 ==> PCIE_2_0 CFGERRAERHEADERLOG74)
		)
		(element CFGERRAERHEADERLOG73 1
			(pin CFGERRAERHEADERLOG73 output)
			(conn CFGERRAERHEADERLOG73 CFGERRAERHEADERLOG73 ==> PCIE_2_0 CFGERRAERHEADERLOG73)
		)
		(element CFGERRAERHEADERLOG72 1
			(pin CFGERRAERHEADERLOG72 output)
			(conn CFGERRAERHEADERLOG72 CFGERRAERHEADERLOG72 ==> PCIE_2_0 CFGERRAERHEADERLOG72)
		)
		(element CFGERRAERHEADERLOG71 1
			(pin CFGERRAERHEADERLOG71 output)
			(conn CFGERRAERHEADERLOG71 CFGERRAERHEADERLOG71 ==> PCIE_2_0 CFGERRAERHEADERLOG71)
		)
		(element CFGERRAERHEADERLOG70 1
			(pin CFGERRAERHEADERLOG70 output)
			(conn CFGERRAERHEADERLOG70 CFGERRAERHEADERLOG70 ==> PCIE_2_0 CFGERRAERHEADERLOG70)
		)
		(element CFGERRAERHEADERLOG69 1
			(pin CFGERRAERHEADERLOG69 output)
			(conn CFGERRAERHEADERLOG69 CFGERRAERHEADERLOG69 ==> PCIE_2_0 CFGERRAERHEADERLOG69)
		)
		(element CFGERRAERHEADERLOG68 1
			(pin CFGERRAERHEADERLOG68 output)
			(conn CFGERRAERHEADERLOG68 CFGERRAERHEADERLOG68 ==> PCIE_2_0 CFGERRAERHEADERLOG68)
		)
		(element CFGERRAERHEADERLOG67 1
			(pin CFGERRAERHEADERLOG67 output)
			(conn CFGERRAERHEADERLOG67 CFGERRAERHEADERLOG67 ==> PCIE_2_0 CFGERRAERHEADERLOG67)
		)
		(element CFGERRAERHEADERLOG66 1
			(pin CFGERRAERHEADERLOG66 output)
			(conn CFGERRAERHEADERLOG66 CFGERRAERHEADERLOG66 ==> PCIE_2_0 CFGERRAERHEADERLOG66)
		)
		(element CFGERRAERHEADERLOG65 1
			(pin CFGERRAERHEADERLOG65 output)
			(conn CFGERRAERHEADERLOG65 CFGERRAERHEADERLOG65 ==> PCIE_2_0 CFGERRAERHEADERLOG65)
		)
		(element CFGERRAERHEADERLOG64 1
			(pin CFGERRAERHEADERLOG64 output)
			(conn CFGERRAERHEADERLOG64 CFGERRAERHEADERLOG64 ==> PCIE_2_0 CFGERRAERHEADERLOG64)
		)
		(element CFGERRAERHEADERLOG63 1
			(pin CFGERRAERHEADERLOG63 output)
			(conn CFGERRAERHEADERLOG63 CFGERRAERHEADERLOG63 ==> PCIE_2_0 CFGERRAERHEADERLOG63)
		)
		(element CFGERRAERHEADERLOG62 1
			(pin CFGERRAERHEADERLOG62 output)
			(conn CFGERRAERHEADERLOG62 CFGERRAERHEADERLOG62 ==> PCIE_2_0 CFGERRAERHEADERLOG62)
		)
		(element CFGERRAERHEADERLOG61 1
			(pin CFGERRAERHEADERLOG61 output)
			(conn CFGERRAERHEADERLOG61 CFGERRAERHEADERLOG61 ==> PCIE_2_0 CFGERRAERHEADERLOG61)
		)
		(element CFGERRAERHEADERLOG60 1
			(pin CFGERRAERHEADERLOG60 output)
			(conn CFGERRAERHEADERLOG60 CFGERRAERHEADERLOG60 ==> PCIE_2_0 CFGERRAERHEADERLOG60)
		)
		(element CFGERRAERHEADERLOG59 1
			(pin CFGERRAERHEADERLOG59 output)
			(conn CFGERRAERHEADERLOG59 CFGERRAERHEADERLOG59 ==> PCIE_2_0 CFGERRAERHEADERLOG59)
		)
		(element CFGERRAERHEADERLOG58 1
			(pin CFGERRAERHEADERLOG58 output)
			(conn CFGERRAERHEADERLOG58 CFGERRAERHEADERLOG58 ==> PCIE_2_0 CFGERRAERHEADERLOG58)
		)
		(element CFGERRAERHEADERLOG57 1
			(pin CFGERRAERHEADERLOG57 output)
			(conn CFGERRAERHEADERLOG57 CFGERRAERHEADERLOG57 ==> PCIE_2_0 CFGERRAERHEADERLOG57)
		)
		(element CFGERRAERHEADERLOG56 1
			(pin CFGERRAERHEADERLOG56 output)
			(conn CFGERRAERHEADERLOG56 CFGERRAERHEADERLOG56 ==> PCIE_2_0 CFGERRAERHEADERLOG56)
		)
		(element CFGERRAERHEADERLOG55 1
			(pin CFGERRAERHEADERLOG55 output)
			(conn CFGERRAERHEADERLOG55 CFGERRAERHEADERLOG55 ==> PCIE_2_0 CFGERRAERHEADERLOG55)
		)
		(element CFGERRAERHEADERLOG54 1
			(pin CFGERRAERHEADERLOG54 output)
			(conn CFGERRAERHEADERLOG54 CFGERRAERHEADERLOG54 ==> PCIE_2_0 CFGERRAERHEADERLOG54)
		)
		(element CFGERRAERHEADERLOG53 1
			(pin CFGERRAERHEADERLOG53 output)
			(conn CFGERRAERHEADERLOG53 CFGERRAERHEADERLOG53 ==> PCIE_2_0 CFGERRAERHEADERLOG53)
		)
		(element CFGERRAERHEADERLOG52 1
			(pin CFGERRAERHEADERLOG52 output)
			(conn CFGERRAERHEADERLOG52 CFGERRAERHEADERLOG52 ==> PCIE_2_0 CFGERRAERHEADERLOG52)
		)
		(element CFGERRAERHEADERLOG51 1
			(pin CFGERRAERHEADERLOG51 output)
			(conn CFGERRAERHEADERLOG51 CFGERRAERHEADERLOG51 ==> PCIE_2_0 CFGERRAERHEADERLOG51)
		)
		(element CFGERRAERHEADERLOG50 1
			(pin CFGERRAERHEADERLOG50 output)
			(conn CFGERRAERHEADERLOG50 CFGERRAERHEADERLOG50 ==> PCIE_2_0 CFGERRAERHEADERLOG50)
		)
		(element CFGERRAERHEADERLOG49 1
			(pin CFGERRAERHEADERLOG49 output)
			(conn CFGERRAERHEADERLOG49 CFGERRAERHEADERLOG49 ==> PCIE_2_0 CFGERRAERHEADERLOG49)
		)
		(element CFGERRAERHEADERLOG48 1
			(pin CFGERRAERHEADERLOG48 output)
			(conn CFGERRAERHEADERLOG48 CFGERRAERHEADERLOG48 ==> PCIE_2_0 CFGERRAERHEADERLOG48)
		)
		(element CFGERRAERHEADERLOG47 1
			(pin CFGERRAERHEADERLOG47 output)
			(conn CFGERRAERHEADERLOG47 CFGERRAERHEADERLOG47 ==> PCIE_2_0 CFGERRAERHEADERLOG47)
		)
		(element CFGERRAERHEADERLOG46 1
			(pin CFGERRAERHEADERLOG46 output)
			(conn CFGERRAERHEADERLOG46 CFGERRAERHEADERLOG46 ==> PCIE_2_0 CFGERRAERHEADERLOG46)
		)
		(element CFGERRAERHEADERLOG45 1
			(pin CFGERRAERHEADERLOG45 output)
			(conn CFGERRAERHEADERLOG45 CFGERRAERHEADERLOG45 ==> PCIE_2_0 CFGERRAERHEADERLOG45)
		)
		(element CFGERRAERHEADERLOG44 1
			(pin CFGERRAERHEADERLOG44 output)
			(conn CFGERRAERHEADERLOG44 CFGERRAERHEADERLOG44 ==> PCIE_2_0 CFGERRAERHEADERLOG44)
		)
		(element CFGERRAERHEADERLOG43 1
			(pin CFGERRAERHEADERLOG43 output)
			(conn CFGERRAERHEADERLOG43 CFGERRAERHEADERLOG43 ==> PCIE_2_0 CFGERRAERHEADERLOG43)
		)
		(element CFGERRAERHEADERLOG42 1
			(pin CFGERRAERHEADERLOG42 output)
			(conn CFGERRAERHEADERLOG42 CFGERRAERHEADERLOG42 ==> PCIE_2_0 CFGERRAERHEADERLOG42)
		)
		(element CFGERRAERHEADERLOG41 1
			(pin CFGERRAERHEADERLOG41 output)
			(conn CFGERRAERHEADERLOG41 CFGERRAERHEADERLOG41 ==> PCIE_2_0 CFGERRAERHEADERLOG41)
		)
		(element CFGERRAERHEADERLOG40 1
			(pin CFGERRAERHEADERLOG40 output)
			(conn CFGERRAERHEADERLOG40 CFGERRAERHEADERLOG40 ==> PCIE_2_0 CFGERRAERHEADERLOG40)
		)
		(element CFGERRAERHEADERLOG39 1
			(pin CFGERRAERHEADERLOG39 output)
			(conn CFGERRAERHEADERLOG39 CFGERRAERHEADERLOG39 ==> PCIE_2_0 CFGERRAERHEADERLOG39)
		)
		(element CFGERRAERHEADERLOG38 1
			(pin CFGERRAERHEADERLOG38 output)
			(conn CFGERRAERHEADERLOG38 CFGERRAERHEADERLOG38 ==> PCIE_2_0 CFGERRAERHEADERLOG38)
		)
		(element CFGERRAERHEADERLOG37 1
			(pin CFGERRAERHEADERLOG37 output)
			(conn CFGERRAERHEADERLOG37 CFGERRAERHEADERLOG37 ==> PCIE_2_0 CFGERRAERHEADERLOG37)
		)
		(element CFGERRAERHEADERLOG36 1
			(pin CFGERRAERHEADERLOG36 output)
			(conn CFGERRAERHEADERLOG36 CFGERRAERHEADERLOG36 ==> PCIE_2_0 CFGERRAERHEADERLOG36)
		)
		(element CFGERRAERHEADERLOG35 1
			(pin CFGERRAERHEADERLOG35 output)
			(conn CFGERRAERHEADERLOG35 CFGERRAERHEADERLOG35 ==> PCIE_2_0 CFGERRAERHEADERLOG35)
		)
		(element CFGERRAERHEADERLOG34 1
			(pin CFGERRAERHEADERLOG34 output)
			(conn CFGERRAERHEADERLOG34 CFGERRAERHEADERLOG34 ==> PCIE_2_0 CFGERRAERHEADERLOG34)
		)
		(element CFGERRAERHEADERLOG33 1
			(pin CFGERRAERHEADERLOG33 output)
			(conn CFGERRAERHEADERLOG33 CFGERRAERHEADERLOG33 ==> PCIE_2_0 CFGERRAERHEADERLOG33)
		)
		(element CFGERRAERHEADERLOG32 1
			(pin CFGERRAERHEADERLOG32 output)
			(conn CFGERRAERHEADERLOG32 CFGERRAERHEADERLOG32 ==> PCIE_2_0 CFGERRAERHEADERLOG32)
		)
		(element CFGERRAERHEADERLOG31 1
			(pin CFGERRAERHEADERLOG31 output)
			(conn CFGERRAERHEADERLOG31 CFGERRAERHEADERLOG31 ==> PCIE_2_0 CFGERRAERHEADERLOG31)
		)
		(element CFGERRAERHEADERLOG30 1
			(pin CFGERRAERHEADERLOG30 output)
			(conn CFGERRAERHEADERLOG30 CFGERRAERHEADERLOG30 ==> PCIE_2_0 CFGERRAERHEADERLOG30)
		)
		(element CFGERRAERHEADERLOG29 1
			(pin CFGERRAERHEADERLOG29 output)
			(conn CFGERRAERHEADERLOG29 CFGERRAERHEADERLOG29 ==> PCIE_2_0 CFGERRAERHEADERLOG29)
		)
		(element CFGERRAERHEADERLOG28 1
			(pin CFGERRAERHEADERLOG28 output)
			(conn CFGERRAERHEADERLOG28 CFGERRAERHEADERLOG28 ==> PCIE_2_0 CFGERRAERHEADERLOG28)
		)
		(element CFGERRAERHEADERLOG27 1
			(pin CFGERRAERHEADERLOG27 output)
			(conn CFGERRAERHEADERLOG27 CFGERRAERHEADERLOG27 ==> PCIE_2_0 CFGERRAERHEADERLOG27)
		)
		(element CFGERRAERHEADERLOG26 1
			(pin CFGERRAERHEADERLOG26 output)
			(conn CFGERRAERHEADERLOG26 CFGERRAERHEADERLOG26 ==> PCIE_2_0 CFGERRAERHEADERLOG26)
		)
		(element CFGERRAERHEADERLOG25 1
			(pin CFGERRAERHEADERLOG25 output)
			(conn CFGERRAERHEADERLOG25 CFGERRAERHEADERLOG25 ==> PCIE_2_0 CFGERRAERHEADERLOG25)
		)
		(element CFGERRAERHEADERLOG24 1
			(pin CFGERRAERHEADERLOG24 output)
			(conn CFGERRAERHEADERLOG24 CFGERRAERHEADERLOG24 ==> PCIE_2_0 CFGERRAERHEADERLOG24)
		)
		(element CFGERRAERHEADERLOG23 1
			(pin CFGERRAERHEADERLOG23 output)
			(conn CFGERRAERHEADERLOG23 CFGERRAERHEADERLOG23 ==> PCIE_2_0 CFGERRAERHEADERLOG23)
		)
		(element CFGERRAERHEADERLOG22 1
			(pin CFGERRAERHEADERLOG22 output)
			(conn CFGERRAERHEADERLOG22 CFGERRAERHEADERLOG22 ==> PCIE_2_0 CFGERRAERHEADERLOG22)
		)
		(element CFGERRAERHEADERLOG21 1
			(pin CFGERRAERHEADERLOG21 output)
			(conn CFGERRAERHEADERLOG21 CFGERRAERHEADERLOG21 ==> PCIE_2_0 CFGERRAERHEADERLOG21)
		)
		(element CFGERRAERHEADERLOG20 1
			(pin CFGERRAERHEADERLOG20 output)
			(conn CFGERRAERHEADERLOG20 CFGERRAERHEADERLOG20 ==> PCIE_2_0 CFGERRAERHEADERLOG20)
		)
		(element CFGERRAERHEADERLOG19 1
			(pin CFGERRAERHEADERLOG19 output)
			(conn CFGERRAERHEADERLOG19 CFGERRAERHEADERLOG19 ==> PCIE_2_0 CFGERRAERHEADERLOG19)
		)
		(element CFGERRAERHEADERLOG18 1
			(pin CFGERRAERHEADERLOG18 output)
			(conn CFGERRAERHEADERLOG18 CFGERRAERHEADERLOG18 ==> PCIE_2_0 CFGERRAERHEADERLOG18)
		)
		(element CFGERRAERHEADERLOG17 1
			(pin CFGERRAERHEADERLOG17 output)
			(conn CFGERRAERHEADERLOG17 CFGERRAERHEADERLOG17 ==> PCIE_2_0 CFGERRAERHEADERLOG17)
		)
		(element CFGERRAERHEADERLOG16 1
			(pin CFGERRAERHEADERLOG16 output)
			(conn CFGERRAERHEADERLOG16 CFGERRAERHEADERLOG16 ==> PCIE_2_0 CFGERRAERHEADERLOG16)
		)
		(element CFGERRAERHEADERLOG15 1
			(pin CFGERRAERHEADERLOG15 output)
			(conn CFGERRAERHEADERLOG15 CFGERRAERHEADERLOG15 ==> PCIE_2_0 CFGERRAERHEADERLOG15)
		)
		(element CFGERRAERHEADERLOG14 1
			(pin CFGERRAERHEADERLOG14 output)
			(conn CFGERRAERHEADERLOG14 CFGERRAERHEADERLOG14 ==> PCIE_2_0 CFGERRAERHEADERLOG14)
		)
		(element CFGERRAERHEADERLOG13 1
			(pin CFGERRAERHEADERLOG13 output)
			(conn CFGERRAERHEADERLOG13 CFGERRAERHEADERLOG13 ==> PCIE_2_0 CFGERRAERHEADERLOG13)
		)
		(element CFGERRAERHEADERLOG12 1
			(pin CFGERRAERHEADERLOG12 output)
			(conn CFGERRAERHEADERLOG12 CFGERRAERHEADERLOG12 ==> PCIE_2_0 CFGERRAERHEADERLOG12)
		)
		(element CFGERRAERHEADERLOG11 1
			(pin CFGERRAERHEADERLOG11 output)
			(conn CFGERRAERHEADERLOG11 CFGERRAERHEADERLOG11 ==> PCIE_2_0 CFGERRAERHEADERLOG11)
		)
		(element CFGERRAERHEADERLOG10 1
			(pin CFGERRAERHEADERLOG10 output)
			(conn CFGERRAERHEADERLOG10 CFGERRAERHEADERLOG10 ==> PCIE_2_0 CFGERRAERHEADERLOG10)
		)
		(element CFGERRAERHEADERLOG9 1
			(pin CFGERRAERHEADERLOG9 output)
			(conn CFGERRAERHEADERLOG9 CFGERRAERHEADERLOG9 ==> PCIE_2_0 CFGERRAERHEADERLOG9)
		)
		(element CFGERRAERHEADERLOG8 1
			(pin CFGERRAERHEADERLOG8 output)
			(conn CFGERRAERHEADERLOG8 CFGERRAERHEADERLOG8 ==> PCIE_2_0 CFGERRAERHEADERLOG8)
		)
		(element CFGERRAERHEADERLOG7 1
			(pin CFGERRAERHEADERLOG7 output)
			(conn CFGERRAERHEADERLOG7 CFGERRAERHEADERLOG7 ==> PCIE_2_0 CFGERRAERHEADERLOG7)
		)
		(element CFGERRAERHEADERLOG6 1
			(pin CFGERRAERHEADERLOG6 output)
			(conn CFGERRAERHEADERLOG6 CFGERRAERHEADERLOG6 ==> PCIE_2_0 CFGERRAERHEADERLOG6)
		)
		(element CFGERRAERHEADERLOG5 1
			(pin CFGERRAERHEADERLOG5 output)
			(conn CFGERRAERHEADERLOG5 CFGERRAERHEADERLOG5 ==> PCIE_2_0 CFGERRAERHEADERLOG5)
		)
		(element CFGERRAERHEADERLOG4 1
			(pin CFGERRAERHEADERLOG4 output)
			(conn CFGERRAERHEADERLOG4 CFGERRAERHEADERLOG4 ==> PCIE_2_0 CFGERRAERHEADERLOG4)
		)
		(element CFGERRAERHEADERLOG3 1
			(pin CFGERRAERHEADERLOG3 output)
			(conn CFGERRAERHEADERLOG3 CFGERRAERHEADERLOG3 ==> PCIE_2_0 CFGERRAERHEADERLOG3)
		)
		(element CFGERRAERHEADERLOG2 1
			(pin CFGERRAERHEADERLOG2 output)
			(conn CFGERRAERHEADERLOG2 CFGERRAERHEADERLOG2 ==> PCIE_2_0 CFGERRAERHEADERLOG2)
		)
		(element CFGERRAERHEADERLOG1 1
			(pin CFGERRAERHEADERLOG1 output)
			(conn CFGERRAERHEADERLOG1 CFGERRAERHEADERLOG1 ==> PCIE_2_0 CFGERRAERHEADERLOG1)
		)
		(element CFGERRAERHEADERLOG0 1
			(pin CFGERRAERHEADERLOG0 output)
			(conn CFGERRAERHEADERLOG0 CFGERRAERHEADERLOG0 ==> PCIE_2_0 CFGERRAERHEADERLOG0)
		)
		(element CFGERRAERHEADERLOGSETN 1
			(pin CFGERRAERHEADERLOGSETN input)
			(conn CFGERRAERHEADERLOGSETN CFGERRAERHEADERLOGSETN <== PCIE_2_0 CFGERRAERHEADERLOGSETN)
		)
		(element CFGERRACSN 1
			(pin CFGERRACSN output)
			(conn CFGERRACSN CFGERRACSN ==> PCIE_2_0 CFGERRACSN)
		)
		(element CFGDWADDR9 1
			(pin CFGDWADDR9 output)
			(conn CFGDWADDR9 CFGDWADDR9 ==> PCIE_2_0 CFGDWADDR9)
		)
		(element CFGDWADDR8 1
			(pin CFGDWADDR8 output)
			(conn CFGDWADDR8 CFGDWADDR8 ==> PCIE_2_0 CFGDWADDR8)
		)
		(element CFGDWADDR7 1
			(pin CFGDWADDR7 output)
			(conn CFGDWADDR7 CFGDWADDR7 ==> PCIE_2_0 CFGDWADDR7)
		)
		(element CFGDWADDR6 1
			(pin CFGDWADDR6 output)
			(conn CFGDWADDR6 CFGDWADDR6 ==> PCIE_2_0 CFGDWADDR6)
		)
		(element CFGDWADDR5 1
			(pin CFGDWADDR5 output)
			(conn CFGDWADDR5 CFGDWADDR5 ==> PCIE_2_0 CFGDWADDR5)
		)
		(element CFGDWADDR4 1
			(pin CFGDWADDR4 output)
			(conn CFGDWADDR4 CFGDWADDR4 ==> PCIE_2_0 CFGDWADDR4)
		)
		(element CFGDWADDR3 1
			(pin CFGDWADDR3 output)
			(conn CFGDWADDR3 CFGDWADDR3 ==> PCIE_2_0 CFGDWADDR3)
		)
		(element CFGDWADDR2 1
			(pin CFGDWADDR2 output)
			(conn CFGDWADDR2 CFGDWADDR2 ==> PCIE_2_0 CFGDWADDR2)
		)
		(element CFGDWADDR1 1
			(pin CFGDWADDR1 output)
			(conn CFGDWADDR1 CFGDWADDR1 ==> PCIE_2_0 CFGDWADDR1)
		)
		(element CFGDWADDR0 1
			(pin CFGDWADDR0 output)
			(conn CFGDWADDR0 CFGDWADDR0 ==> PCIE_2_0 CFGDWADDR0)
		)
		(element CFGDSN63 1
			(pin CFGDSN63 output)
			(conn CFGDSN63 CFGDSN63 ==> PCIE_2_0 CFGDSN63)
		)
		(element CFGDSN62 1
			(pin CFGDSN62 output)
			(conn CFGDSN62 CFGDSN62 ==> PCIE_2_0 CFGDSN62)
		)
		(element CFGDSN61 1
			(pin CFGDSN61 output)
			(conn CFGDSN61 CFGDSN61 ==> PCIE_2_0 CFGDSN61)
		)
		(element CFGDSN60 1
			(pin CFGDSN60 output)
			(conn CFGDSN60 CFGDSN60 ==> PCIE_2_0 CFGDSN60)
		)
		(element CFGDSN59 1
			(pin CFGDSN59 output)
			(conn CFGDSN59 CFGDSN59 ==> PCIE_2_0 CFGDSN59)
		)
		(element CFGDSN58 1
			(pin CFGDSN58 output)
			(conn CFGDSN58 CFGDSN58 ==> PCIE_2_0 CFGDSN58)
		)
		(element CFGDSN57 1
			(pin CFGDSN57 output)
			(conn CFGDSN57 CFGDSN57 ==> PCIE_2_0 CFGDSN57)
		)
		(element CFGDSN56 1
			(pin CFGDSN56 output)
			(conn CFGDSN56 CFGDSN56 ==> PCIE_2_0 CFGDSN56)
		)
		(element CFGDSN55 1
			(pin CFGDSN55 output)
			(conn CFGDSN55 CFGDSN55 ==> PCIE_2_0 CFGDSN55)
		)
		(element CFGDSN54 1
			(pin CFGDSN54 output)
			(conn CFGDSN54 CFGDSN54 ==> PCIE_2_0 CFGDSN54)
		)
		(element CFGDSN53 1
			(pin CFGDSN53 output)
			(conn CFGDSN53 CFGDSN53 ==> PCIE_2_0 CFGDSN53)
		)
		(element CFGDSN52 1
			(pin CFGDSN52 output)
			(conn CFGDSN52 CFGDSN52 ==> PCIE_2_0 CFGDSN52)
		)
		(element CFGDSN51 1
			(pin CFGDSN51 output)
			(conn CFGDSN51 CFGDSN51 ==> PCIE_2_0 CFGDSN51)
		)
		(element CFGDSN50 1
			(pin CFGDSN50 output)
			(conn CFGDSN50 CFGDSN50 ==> PCIE_2_0 CFGDSN50)
		)
		(element CFGDSN49 1
			(pin CFGDSN49 output)
			(conn CFGDSN49 CFGDSN49 ==> PCIE_2_0 CFGDSN49)
		)
		(element CFGDSN48 1
			(pin CFGDSN48 output)
			(conn CFGDSN48 CFGDSN48 ==> PCIE_2_0 CFGDSN48)
		)
		(element CFGDSN47 1
			(pin CFGDSN47 output)
			(conn CFGDSN47 CFGDSN47 ==> PCIE_2_0 CFGDSN47)
		)
		(element CFGDSN46 1
			(pin CFGDSN46 output)
			(conn CFGDSN46 CFGDSN46 ==> PCIE_2_0 CFGDSN46)
		)
		(element CFGDSN45 1
			(pin CFGDSN45 output)
			(conn CFGDSN45 CFGDSN45 ==> PCIE_2_0 CFGDSN45)
		)
		(element CFGDSN44 1
			(pin CFGDSN44 output)
			(conn CFGDSN44 CFGDSN44 ==> PCIE_2_0 CFGDSN44)
		)
		(element CFGDSN43 1
			(pin CFGDSN43 output)
			(conn CFGDSN43 CFGDSN43 ==> PCIE_2_0 CFGDSN43)
		)
		(element CFGDSN42 1
			(pin CFGDSN42 output)
			(conn CFGDSN42 CFGDSN42 ==> PCIE_2_0 CFGDSN42)
		)
		(element CFGDSN41 1
			(pin CFGDSN41 output)
			(conn CFGDSN41 CFGDSN41 ==> PCIE_2_0 CFGDSN41)
		)
		(element CFGDSN40 1
			(pin CFGDSN40 output)
			(conn CFGDSN40 CFGDSN40 ==> PCIE_2_0 CFGDSN40)
		)
		(element CFGDSN39 1
			(pin CFGDSN39 output)
			(conn CFGDSN39 CFGDSN39 ==> PCIE_2_0 CFGDSN39)
		)
		(element CFGDSN38 1
			(pin CFGDSN38 output)
			(conn CFGDSN38 CFGDSN38 ==> PCIE_2_0 CFGDSN38)
		)
		(element CFGDSN37 1
			(pin CFGDSN37 output)
			(conn CFGDSN37 CFGDSN37 ==> PCIE_2_0 CFGDSN37)
		)
		(element CFGDSN36 1
			(pin CFGDSN36 output)
			(conn CFGDSN36 CFGDSN36 ==> PCIE_2_0 CFGDSN36)
		)
		(element CFGDSN35 1
			(pin CFGDSN35 output)
			(conn CFGDSN35 CFGDSN35 ==> PCIE_2_0 CFGDSN35)
		)
		(element CFGDSN34 1
			(pin CFGDSN34 output)
			(conn CFGDSN34 CFGDSN34 ==> PCIE_2_0 CFGDSN34)
		)
		(element CFGDSN33 1
			(pin CFGDSN33 output)
			(conn CFGDSN33 CFGDSN33 ==> PCIE_2_0 CFGDSN33)
		)
		(element CFGDSN32 1
			(pin CFGDSN32 output)
			(conn CFGDSN32 CFGDSN32 ==> PCIE_2_0 CFGDSN32)
		)
		(element CFGDSN31 1
			(pin CFGDSN31 output)
			(conn CFGDSN31 CFGDSN31 ==> PCIE_2_0 CFGDSN31)
		)
		(element CFGDSN30 1
			(pin CFGDSN30 output)
			(conn CFGDSN30 CFGDSN30 ==> PCIE_2_0 CFGDSN30)
		)
		(element CFGDSN29 1
			(pin CFGDSN29 output)
			(conn CFGDSN29 CFGDSN29 ==> PCIE_2_0 CFGDSN29)
		)
		(element CFGDSN28 1
			(pin CFGDSN28 output)
			(conn CFGDSN28 CFGDSN28 ==> PCIE_2_0 CFGDSN28)
		)
		(element CFGDSN27 1
			(pin CFGDSN27 output)
			(conn CFGDSN27 CFGDSN27 ==> PCIE_2_0 CFGDSN27)
		)
		(element CFGDSN26 1
			(pin CFGDSN26 output)
			(conn CFGDSN26 CFGDSN26 ==> PCIE_2_0 CFGDSN26)
		)
		(element CFGDSN25 1
			(pin CFGDSN25 output)
			(conn CFGDSN25 CFGDSN25 ==> PCIE_2_0 CFGDSN25)
		)
		(element CFGDSN24 1
			(pin CFGDSN24 output)
			(conn CFGDSN24 CFGDSN24 ==> PCIE_2_0 CFGDSN24)
		)
		(element CFGDSN23 1
			(pin CFGDSN23 output)
			(conn CFGDSN23 CFGDSN23 ==> PCIE_2_0 CFGDSN23)
		)
		(element CFGDSN22 1
			(pin CFGDSN22 output)
			(conn CFGDSN22 CFGDSN22 ==> PCIE_2_0 CFGDSN22)
		)
		(element CFGDSN21 1
			(pin CFGDSN21 output)
			(conn CFGDSN21 CFGDSN21 ==> PCIE_2_0 CFGDSN21)
		)
		(element CFGDSN20 1
			(pin CFGDSN20 output)
			(conn CFGDSN20 CFGDSN20 ==> PCIE_2_0 CFGDSN20)
		)
		(element CFGDSN19 1
			(pin CFGDSN19 output)
			(conn CFGDSN19 CFGDSN19 ==> PCIE_2_0 CFGDSN19)
		)
		(element CFGDSN18 1
			(pin CFGDSN18 output)
			(conn CFGDSN18 CFGDSN18 ==> PCIE_2_0 CFGDSN18)
		)
		(element CFGDSN17 1
			(pin CFGDSN17 output)
			(conn CFGDSN17 CFGDSN17 ==> PCIE_2_0 CFGDSN17)
		)
		(element CFGDSN16 1
			(pin CFGDSN16 output)
			(conn CFGDSN16 CFGDSN16 ==> PCIE_2_0 CFGDSN16)
		)
		(element CFGDSN15 1
			(pin CFGDSN15 output)
			(conn CFGDSN15 CFGDSN15 ==> PCIE_2_0 CFGDSN15)
		)
		(element CFGDSN14 1
			(pin CFGDSN14 output)
			(conn CFGDSN14 CFGDSN14 ==> PCIE_2_0 CFGDSN14)
		)
		(element CFGDSN13 1
			(pin CFGDSN13 output)
			(conn CFGDSN13 CFGDSN13 ==> PCIE_2_0 CFGDSN13)
		)
		(element CFGDSN12 1
			(pin CFGDSN12 output)
			(conn CFGDSN12 CFGDSN12 ==> PCIE_2_0 CFGDSN12)
		)
		(element CFGDSN11 1
			(pin CFGDSN11 output)
			(conn CFGDSN11 CFGDSN11 ==> PCIE_2_0 CFGDSN11)
		)
		(element CFGDSN10 1
			(pin CFGDSN10 output)
			(conn CFGDSN10 CFGDSN10 ==> PCIE_2_0 CFGDSN10)
		)
		(element CFGDSN9 1
			(pin CFGDSN9 output)
			(conn CFGDSN9 CFGDSN9 ==> PCIE_2_0 CFGDSN9)
		)
		(element CFGDSN8 1
			(pin CFGDSN8 output)
			(conn CFGDSN8 CFGDSN8 ==> PCIE_2_0 CFGDSN8)
		)
		(element CFGDSN7 1
			(pin CFGDSN7 output)
			(conn CFGDSN7 CFGDSN7 ==> PCIE_2_0 CFGDSN7)
		)
		(element CFGDSN6 1
			(pin CFGDSN6 output)
			(conn CFGDSN6 CFGDSN6 ==> PCIE_2_0 CFGDSN6)
		)
		(element CFGDSN5 1
			(pin CFGDSN5 output)
			(conn CFGDSN5 CFGDSN5 ==> PCIE_2_0 CFGDSN5)
		)
		(element CFGDSN4 1
			(pin CFGDSN4 output)
			(conn CFGDSN4 CFGDSN4 ==> PCIE_2_0 CFGDSN4)
		)
		(element CFGDSN3 1
			(pin CFGDSN3 output)
			(conn CFGDSN3 CFGDSN3 ==> PCIE_2_0 CFGDSN3)
		)
		(element CFGDSN2 1
			(pin CFGDSN2 output)
			(conn CFGDSN2 CFGDSN2 ==> PCIE_2_0 CFGDSN2)
		)
		(element CFGDSN1 1
			(pin CFGDSN1 output)
			(conn CFGDSN1 CFGDSN1 ==> PCIE_2_0 CFGDSN1)
		)
		(element CFGDSN0 1
			(pin CFGDSN0 output)
			(conn CFGDSN0 CFGDSN0 ==> PCIE_2_0 CFGDSN0)
		)
		(element CFGDSFUNCTIONNUMBER2 1
			(pin CFGDSFUNCTIONNUMBER2 output)
			(conn CFGDSFUNCTIONNUMBER2 CFGDSFUNCTIONNUMBER2 ==> PCIE_2_0 CFGDSFUNCTIONNUMBER2)
		)
		(element CFGDSFUNCTIONNUMBER1 1
			(pin CFGDSFUNCTIONNUMBER1 output)
			(conn CFGDSFUNCTIONNUMBER1 CFGDSFUNCTIONNUMBER1 ==> PCIE_2_0 CFGDSFUNCTIONNUMBER1)
		)
		(element CFGDSFUNCTIONNUMBER0 1
			(pin CFGDSFUNCTIONNUMBER0 output)
			(conn CFGDSFUNCTIONNUMBER0 CFGDSFUNCTIONNUMBER0 ==> PCIE_2_0 CFGDSFUNCTIONNUMBER0)
		)
		(element CFGDSDEVICENUMBER4 1
			(pin CFGDSDEVICENUMBER4 output)
			(conn CFGDSDEVICENUMBER4 CFGDSDEVICENUMBER4 ==> PCIE_2_0 CFGDSDEVICENUMBER4)
		)
		(element CFGDSDEVICENUMBER3 1
			(pin CFGDSDEVICENUMBER3 output)
			(conn CFGDSDEVICENUMBER3 CFGDSDEVICENUMBER3 ==> PCIE_2_0 CFGDSDEVICENUMBER3)
		)
		(element CFGDSDEVICENUMBER2 1
			(pin CFGDSDEVICENUMBER2 output)
			(conn CFGDSDEVICENUMBER2 CFGDSDEVICENUMBER2 ==> PCIE_2_0 CFGDSDEVICENUMBER2)
		)
		(element CFGDSDEVICENUMBER1 1
			(pin CFGDSDEVICENUMBER1 output)
			(conn CFGDSDEVICENUMBER1 CFGDSDEVICENUMBER1 ==> PCIE_2_0 CFGDSDEVICENUMBER1)
		)
		(element CFGDSDEVICENUMBER0 1
			(pin CFGDSDEVICENUMBER0 output)
			(conn CFGDSDEVICENUMBER0 CFGDSDEVICENUMBER0 ==> PCIE_2_0 CFGDSDEVICENUMBER0)
		)
		(element CFGDSBUSNUMBER7 1
			(pin CFGDSBUSNUMBER7 output)
			(conn CFGDSBUSNUMBER7 CFGDSBUSNUMBER7 ==> PCIE_2_0 CFGDSBUSNUMBER7)
		)
		(element CFGDSBUSNUMBER6 1
			(pin CFGDSBUSNUMBER6 output)
			(conn CFGDSBUSNUMBER6 CFGDSBUSNUMBER6 ==> PCIE_2_0 CFGDSBUSNUMBER6)
		)
		(element CFGDSBUSNUMBER5 1
			(pin CFGDSBUSNUMBER5 output)
			(conn CFGDSBUSNUMBER5 CFGDSBUSNUMBER5 ==> PCIE_2_0 CFGDSBUSNUMBER5)
		)
		(element CFGDSBUSNUMBER4 1
			(pin CFGDSBUSNUMBER4 output)
			(conn CFGDSBUSNUMBER4 CFGDSBUSNUMBER4 ==> PCIE_2_0 CFGDSBUSNUMBER4)
		)
		(element CFGDSBUSNUMBER3 1
			(pin CFGDSBUSNUMBER3 output)
			(conn CFGDSBUSNUMBER3 CFGDSBUSNUMBER3 ==> PCIE_2_0 CFGDSBUSNUMBER3)
		)
		(element CFGDSBUSNUMBER2 1
			(pin CFGDSBUSNUMBER2 output)
			(conn CFGDSBUSNUMBER2 CFGDSBUSNUMBER2 ==> PCIE_2_0 CFGDSBUSNUMBER2)
		)
		(element CFGDSBUSNUMBER1 1
			(pin CFGDSBUSNUMBER1 output)
			(conn CFGDSBUSNUMBER1 CFGDSBUSNUMBER1 ==> PCIE_2_0 CFGDSBUSNUMBER1)
		)
		(element CFGDSBUSNUMBER0 1
			(pin CFGDSBUSNUMBER0 output)
			(conn CFGDSBUSNUMBER0 CFGDSBUSNUMBER0 ==> PCIE_2_0 CFGDSBUSNUMBER0)
		)
		(element CFGDO31 1
			(pin CFGDO31 input)
			(conn CFGDO31 CFGDO31 <== PCIE_2_0 CFGDO31)
		)
		(element CFGDO30 1
			(pin CFGDO30 input)
			(conn CFGDO30 CFGDO30 <== PCIE_2_0 CFGDO30)
		)
		(element CFGDO29 1
			(pin CFGDO29 input)
			(conn CFGDO29 CFGDO29 <== PCIE_2_0 CFGDO29)
		)
		(element CFGDO28 1
			(pin CFGDO28 input)
			(conn CFGDO28 CFGDO28 <== PCIE_2_0 CFGDO28)
		)
		(element CFGDO27 1
			(pin CFGDO27 input)
			(conn CFGDO27 CFGDO27 <== PCIE_2_0 CFGDO27)
		)
		(element CFGDO26 1
			(pin CFGDO26 input)
			(conn CFGDO26 CFGDO26 <== PCIE_2_0 CFGDO26)
		)
		(element CFGDO25 1
			(pin CFGDO25 input)
			(conn CFGDO25 CFGDO25 <== PCIE_2_0 CFGDO25)
		)
		(element CFGDO24 1
			(pin CFGDO24 input)
			(conn CFGDO24 CFGDO24 <== PCIE_2_0 CFGDO24)
		)
		(element CFGDO23 1
			(pin CFGDO23 input)
			(conn CFGDO23 CFGDO23 <== PCIE_2_0 CFGDO23)
		)
		(element CFGDO22 1
			(pin CFGDO22 input)
			(conn CFGDO22 CFGDO22 <== PCIE_2_0 CFGDO22)
		)
		(element CFGDO21 1
			(pin CFGDO21 input)
			(conn CFGDO21 CFGDO21 <== PCIE_2_0 CFGDO21)
		)
		(element CFGDO20 1
			(pin CFGDO20 input)
			(conn CFGDO20 CFGDO20 <== PCIE_2_0 CFGDO20)
		)
		(element CFGDO19 1
			(pin CFGDO19 input)
			(conn CFGDO19 CFGDO19 <== PCIE_2_0 CFGDO19)
		)
		(element CFGDO18 1
			(pin CFGDO18 input)
			(conn CFGDO18 CFGDO18 <== PCIE_2_0 CFGDO18)
		)
		(element CFGDO17 1
			(pin CFGDO17 input)
			(conn CFGDO17 CFGDO17 <== PCIE_2_0 CFGDO17)
		)
		(element CFGDO16 1
			(pin CFGDO16 input)
			(conn CFGDO16 CFGDO16 <== PCIE_2_0 CFGDO16)
		)
		(element CFGDO15 1
			(pin CFGDO15 input)
			(conn CFGDO15 CFGDO15 <== PCIE_2_0 CFGDO15)
		)
		(element CFGDO14 1
			(pin CFGDO14 input)
			(conn CFGDO14 CFGDO14 <== PCIE_2_0 CFGDO14)
		)
		(element CFGDO13 1
			(pin CFGDO13 input)
			(conn CFGDO13 CFGDO13 <== PCIE_2_0 CFGDO13)
		)
		(element CFGDO12 1
			(pin CFGDO12 input)
			(conn CFGDO12 CFGDO12 <== PCIE_2_0 CFGDO12)
		)
		(element CFGDO11 1
			(pin CFGDO11 input)
			(conn CFGDO11 CFGDO11 <== PCIE_2_0 CFGDO11)
		)
		(element CFGDO10 1
			(pin CFGDO10 input)
			(conn CFGDO10 CFGDO10 <== PCIE_2_0 CFGDO10)
		)
		(element CFGDO9 1
			(pin CFGDO9 input)
			(conn CFGDO9 CFGDO9 <== PCIE_2_0 CFGDO9)
		)
		(element CFGDO8 1
			(pin CFGDO8 input)
			(conn CFGDO8 CFGDO8 <== PCIE_2_0 CFGDO8)
		)
		(element CFGDO7 1
			(pin CFGDO7 input)
			(conn CFGDO7 CFGDO7 <== PCIE_2_0 CFGDO7)
		)
		(element CFGDO6 1
			(pin CFGDO6 input)
			(conn CFGDO6 CFGDO6 <== PCIE_2_0 CFGDO6)
		)
		(element CFGDO5 1
			(pin CFGDO5 input)
			(conn CFGDO5 CFGDO5 <== PCIE_2_0 CFGDO5)
		)
		(element CFGDO4 1
			(pin CFGDO4 input)
			(conn CFGDO4 CFGDO4 <== PCIE_2_0 CFGDO4)
		)
		(element CFGDO3 1
			(pin CFGDO3 input)
			(conn CFGDO3 CFGDO3 <== PCIE_2_0 CFGDO3)
		)
		(element CFGDO2 1
			(pin CFGDO2 input)
			(conn CFGDO2 CFGDO2 <== PCIE_2_0 CFGDO2)
		)
		(element CFGDO1 1
			(pin CFGDO1 input)
			(conn CFGDO1 CFGDO1 <== PCIE_2_0 CFGDO1)
		)
		(element CFGDO0 1
			(pin CFGDO0 input)
			(conn CFGDO0 CFGDO0 <== PCIE_2_0 CFGDO0)
		)
		(element CFGDI31 1
			(pin CFGDI31 output)
			(conn CFGDI31 CFGDI31 ==> PCIE_2_0 CFGDI31)
		)
		(element CFGDI30 1
			(pin CFGDI30 output)
			(conn CFGDI30 CFGDI30 ==> PCIE_2_0 CFGDI30)
		)
		(element CFGDI29 1
			(pin CFGDI29 output)
			(conn CFGDI29 CFGDI29 ==> PCIE_2_0 CFGDI29)
		)
		(element CFGDI28 1
			(pin CFGDI28 output)
			(conn CFGDI28 CFGDI28 ==> PCIE_2_0 CFGDI28)
		)
		(element CFGDI27 1
			(pin CFGDI27 output)
			(conn CFGDI27 CFGDI27 ==> PCIE_2_0 CFGDI27)
		)
		(element CFGDI26 1
			(pin CFGDI26 output)
			(conn CFGDI26 CFGDI26 ==> PCIE_2_0 CFGDI26)
		)
		(element CFGDI25 1
			(pin CFGDI25 output)
			(conn CFGDI25 CFGDI25 ==> PCIE_2_0 CFGDI25)
		)
		(element CFGDI24 1
			(pin CFGDI24 output)
			(conn CFGDI24 CFGDI24 ==> PCIE_2_0 CFGDI24)
		)
		(element CFGDI23 1
			(pin CFGDI23 output)
			(conn CFGDI23 CFGDI23 ==> PCIE_2_0 CFGDI23)
		)
		(element CFGDI22 1
			(pin CFGDI22 output)
			(conn CFGDI22 CFGDI22 ==> PCIE_2_0 CFGDI22)
		)
		(element CFGDI21 1
			(pin CFGDI21 output)
			(conn CFGDI21 CFGDI21 ==> PCIE_2_0 CFGDI21)
		)
		(element CFGDI20 1
			(pin CFGDI20 output)
			(conn CFGDI20 CFGDI20 ==> PCIE_2_0 CFGDI20)
		)
		(element CFGDI19 1
			(pin CFGDI19 output)
			(conn CFGDI19 CFGDI19 ==> PCIE_2_0 CFGDI19)
		)
		(element CFGDI18 1
			(pin CFGDI18 output)
			(conn CFGDI18 CFGDI18 ==> PCIE_2_0 CFGDI18)
		)
		(element CFGDI17 1
			(pin CFGDI17 output)
			(conn CFGDI17 CFGDI17 ==> PCIE_2_0 CFGDI17)
		)
		(element CFGDI16 1
			(pin CFGDI16 output)
			(conn CFGDI16 CFGDI16 ==> PCIE_2_0 CFGDI16)
		)
		(element CFGDI15 1
			(pin CFGDI15 output)
			(conn CFGDI15 CFGDI15 ==> PCIE_2_0 CFGDI15)
		)
		(element CFGDI14 1
			(pin CFGDI14 output)
			(conn CFGDI14 CFGDI14 ==> PCIE_2_0 CFGDI14)
		)
		(element CFGDI13 1
			(pin CFGDI13 output)
			(conn CFGDI13 CFGDI13 ==> PCIE_2_0 CFGDI13)
		)
		(element CFGDI12 1
			(pin CFGDI12 output)
			(conn CFGDI12 CFGDI12 ==> PCIE_2_0 CFGDI12)
		)
		(element CFGDI11 1
			(pin CFGDI11 output)
			(conn CFGDI11 CFGDI11 ==> PCIE_2_0 CFGDI11)
		)
		(element CFGDI10 1
			(pin CFGDI10 output)
			(conn CFGDI10 CFGDI10 ==> PCIE_2_0 CFGDI10)
		)
		(element CFGDI9 1
			(pin CFGDI9 output)
			(conn CFGDI9 CFGDI9 ==> PCIE_2_0 CFGDI9)
		)
		(element CFGDI8 1
			(pin CFGDI8 output)
			(conn CFGDI8 CFGDI8 ==> PCIE_2_0 CFGDI8)
		)
		(element CFGDI7 1
			(pin CFGDI7 output)
			(conn CFGDI7 CFGDI7 ==> PCIE_2_0 CFGDI7)
		)
		(element CFGDI6 1
			(pin CFGDI6 output)
			(conn CFGDI6 CFGDI6 ==> PCIE_2_0 CFGDI6)
		)
		(element CFGDI5 1
			(pin CFGDI5 output)
			(conn CFGDI5 CFGDI5 ==> PCIE_2_0 CFGDI5)
		)
		(element CFGDI4 1
			(pin CFGDI4 output)
			(conn CFGDI4 CFGDI4 ==> PCIE_2_0 CFGDI4)
		)
		(element CFGDI3 1
			(pin CFGDI3 output)
			(conn CFGDI3 CFGDI3 ==> PCIE_2_0 CFGDI3)
		)
		(element CFGDI2 1
			(pin CFGDI2 output)
			(conn CFGDI2 CFGDI2 ==> PCIE_2_0 CFGDI2)
		)
		(element CFGDI1 1
			(pin CFGDI1 output)
			(conn CFGDI1 CFGDI1 ==> PCIE_2_0 CFGDI1)
		)
		(element CFGDI0 1
			(pin CFGDI0 output)
			(conn CFGDI0 CFGDI0 ==> PCIE_2_0 CFGDI0)
		)
		(element CFGDEVSTATUSURDETECTED 1
			(pin CFGDEVSTATUSURDETECTED input)
			(conn CFGDEVSTATUSURDETECTED CFGDEVSTATUSURDETECTED <== PCIE_2_0 CFGDEVSTATUSURDETECTED)
		)
		(element CFGDEVSTATUSNONFATALERRDETECTED 1
			(pin CFGDEVSTATUSNONFATALERRDETECTED input)
			(conn CFGDEVSTATUSNONFATALERRDETECTED CFGDEVSTATUSNONFATALERRDETECTED <== PCIE_2_0 CFGDEVSTATUSNONFATALERRDETECTED)
		)
		(element CFGDEVSTATUSFATALERRDETECTED 1
			(pin CFGDEVSTATUSFATALERRDETECTED input)
			(conn CFGDEVSTATUSFATALERRDETECTED CFGDEVSTATUSFATALERRDETECTED <== PCIE_2_0 CFGDEVSTATUSFATALERRDETECTED)
		)
		(element CFGDEVSTATUSCORRERRDETECTED 1
			(pin CFGDEVSTATUSCORRERRDETECTED input)
			(conn CFGDEVSTATUSCORRERRDETECTED CFGDEVSTATUSCORRERRDETECTED <== PCIE_2_0 CFGDEVSTATUSCORRERRDETECTED)
		)
		(element CFGDEVCONTROL2CPLTIMEOUTVAL3 1
			(pin CFGDEVCONTROL2CPLTIMEOUTVAL3 input)
			(conn CFGDEVCONTROL2CPLTIMEOUTVAL3 CFGDEVCONTROL2CPLTIMEOUTVAL3 <== PCIE_2_0 CFGDEVCONTROL2CPLTIMEOUTVAL3)
		)
		(element CFGDEVCONTROL2CPLTIMEOUTVAL2 1
			(pin CFGDEVCONTROL2CPLTIMEOUTVAL2 input)
			(conn CFGDEVCONTROL2CPLTIMEOUTVAL2 CFGDEVCONTROL2CPLTIMEOUTVAL2 <== PCIE_2_0 CFGDEVCONTROL2CPLTIMEOUTVAL2)
		)
		(element CFGDEVCONTROL2CPLTIMEOUTVAL1 1
			(pin CFGDEVCONTROL2CPLTIMEOUTVAL1 input)
			(conn CFGDEVCONTROL2CPLTIMEOUTVAL1 CFGDEVCONTROL2CPLTIMEOUTVAL1 <== PCIE_2_0 CFGDEVCONTROL2CPLTIMEOUTVAL1)
		)
		(element CFGDEVCONTROL2CPLTIMEOUTVAL0 1
			(pin CFGDEVCONTROL2CPLTIMEOUTVAL0 input)
			(conn CFGDEVCONTROL2CPLTIMEOUTVAL0 CFGDEVCONTROL2CPLTIMEOUTVAL0 <== PCIE_2_0 CFGDEVCONTROL2CPLTIMEOUTVAL0)
		)
		(element CFGDEVCONTROL2CPLTIMEOUTDIS 1
			(pin CFGDEVCONTROL2CPLTIMEOUTDIS input)
			(conn CFGDEVCONTROL2CPLTIMEOUTDIS CFGDEVCONTROL2CPLTIMEOUTDIS <== PCIE_2_0 CFGDEVCONTROL2CPLTIMEOUTDIS)
		)
		(element CFGDEVCONTROLURERRREPORTINGEN 1
			(pin CFGDEVCONTROLURERRREPORTINGEN input)
			(conn CFGDEVCONTROLURERRREPORTINGEN CFGDEVCONTROLURERRREPORTINGEN <== PCIE_2_0 CFGDEVCONTROLURERRREPORTINGEN)
		)
		(element CFGDEVCONTROLPHANTOMEN 1
			(pin CFGDEVCONTROLPHANTOMEN input)
			(conn CFGDEVCONTROLPHANTOMEN CFGDEVCONTROLPHANTOMEN <== PCIE_2_0 CFGDEVCONTROLPHANTOMEN)
		)
		(element CFGDEVCONTROLNOSNOOPEN 1
			(pin CFGDEVCONTROLNOSNOOPEN input)
			(conn CFGDEVCONTROLNOSNOOPEN CFGDEVCONTROLNOSNOOPEN <== PCIE_2_0 CFGDEVCONTROLNOSNOOPEN)
		)
		(element CFGDEVCONTROLNONFATALREPORTINGEN 1
			(pin CFGDEVCONTROLNONFATALREPORTINGEN input)
			(conn CFGDEVCONTROLNONFATALREPORTINGEN CFGDEVCONTROLNONFATALREPORTINGEN <== PCIE_2_0 CFGDEVCONTROLNONFATALREPORTINGEN)
		)
		(element CFGDEVCONTROLMAXREADREQ2 1
			(pin CFGDEVCONTROLMAXREADREQ2 input)
			(conn CFGDEVCONTROLMAXREADREQ2 CFGDEVCONTROLMAXREADREQ2 <== PCIE_2_0 CFGDEVCONTROLMAXREADREQ2)
		)
		(element CFGDEVCONTROLMAXREADREQ1 1
			(pin CFGDEVCONTROLMAXREADREQ1 input)
			(conn CFGDEVCONTROLMAXREADREQ1 CFGDEVCONTROLMAXREADREQ1 <== PCIE_2_0 CFGDEVCONTROLMAXREADREQ1)
		)
		(element CFGDEVCONTROLMAXREADREQ0 1
			(pin CFGDEVCONTROLMAXREADREQ0 input)
			(conn CFGDEVCONTROLMAXREADREQ0 CFGDEVCONTROLMAXREADREQ0 <== PCIE_2_0 CFGDEVCONTROLMAXREADREQ0)
		)
		(element CFGDEVCONTROLMAXPAYLOAD2 1
			(pin CFGDEVCONTROLMAXPAYLOAD2 input)
			(conn CFGDEVCONTROLMAXPAYLOAD2 CFGDEVCONTROLMAXPAYLOAD2 <== PCIE_2_0 CFGDEVCONTROLMAXPAYLOAD2)
		)
		(element CFGDEVCONTROLMAXPAYLOAD1 1
			(pin CFGDEVCONTROLMAXPAYLOAD1 input)
			(conn CFGDEVCONTROLMAXPAYLOAD1 CFGDEVCONTROLMAXPAYLOAD1 <== PCIE_2_0 CFGDEVCONTROLMAXPAYLOAD1)
		)
		(element CFGDEVCONTROLMAXPAYLOAD0 1
			(pin CFGDEVCONTROLMAXPAYLOAD0 input)
			(conn CFGDEVCONTROLMAXPAYLOAD0 CFGDEVCONTROLMAXPAYLOAD0 <== PCIE_2_0 CFGDEVCONTROLMAXPAYLOAD0)
		)
		(element CFGDEVCONTROLFATALERRREPORTINGEN 1
			(pin CFGDEVCONTROLFATALERRREPORTINGEN input)
			(conn CFGDEVCONTROLFATALERRREPORTINGEN CFGDEVCONTROLFATALERRREPORTINGEN <== PCIE_2_0 CFGDEVCONTROLFATALERRREPORTINGEN)
		)
		(element CFGDEVCONTROLEXTTAGEN 1
			(pin CFGDEVCONTROLEXTTAGEN input)
			(conn CFGDEVCONTROLEXTTAGEN CFGDEVCONTROLEXTTAGEN <== PCIE_2_0 CFGDEVCONTROLEXTTAGEN)
		)
		(element CFGDEVCONTROLENABLERO 1
			(pin CFGDEVCONTROLENABLERO input)
			(conn CFGDEVCONTROLENABLERO CFGDEVCONTROLENABLERO <== PCIE_2_0 CFGDEVCONTROLENABLERO)
		)
		(element CFGDEVCONTROLCORRERRREPORTINGEN 1
			(pin CFGDEVCONTROLCORRERRREPORTINGEN input)
			(conn CFGDEVCONTROLCORRERRREPORTINGEN CFGDEVCONTROLCORRERRREPORTINGEN <== PCIE_2_0 CFGDEVCONTROLCORRERRREPORTINGEN)
		)
		(element CFGDEVCONTROLAUXPOWEREN 1
			(pin CFGDEVCONTROLAUXPOWEREN input)
			(conn CFGDEVCONTROLAUXPOWEREN CFGDEVCONTROLAUXPOWEREN <== PCIE_2_0 CFGDEVCONTROLAUXPOWEREN)
		)
		(element CFGCOMMANDSERREN 1
			(pin CFGCOMMANDSERREN input)
			(conn CFGCOMMANDSERREN CFGCOMMANDSERREN <== PCIE_2_0 CFGCOMMANDSERREN)
		)
		(element CFGCOMMANDMEMENABLE 1
			(pin CFGCOMMANDMEMENABLE input)
			(conn CFGCOMMANDMEMENABLE CFGCOMMANDMEMENABLE <== PCIE_2_0 CFGCOMMANDMEMENABLE)
		)
		(element CFGCOMMANDIOENABLE 1
			(pin CFGCOMMANDIOENABLE input)
			(conn CFGCOMMANDIOENABLE CFGCOMMANDIOENABLE <== PCIE_2_0 CFGCOMMANDIOENABLE)
		)
		(element CFGCOMMANDINTERRUPTDISABLE 1
			(pin CFGCOMMANDINTERRUPTDISABLE input)
			(conn CFGCOMMANDINTERRUPTDISABLE CFGCOMMANDINTERRUPTDISABLE <== PCIE_2_0 CFGCOMMANDINTERRUPTDISABLE)
		)
		(element CFGCOMMANDBUSMASTERENABLE 1
			(pin CFGCOMMANDBUSMASTERENABLE input)
			(conn CFGCOMMANDBUSMASTERENABLE CFGCOMMANDBUSMASTERENABLE <== PCIE_2_0 CFGCOMMANDBUSMASTERENABLE)
		)
		(element CFGBYTEENN3 1
			(pin CFGBYTEENN3 output)
			(conn CFGBYTEENN3 CFGBYTEENN3 ==> PCIE_2_0 CFGBYTEENN3)
		)
		(element CFGBYTEENN2 1
			(pin CFGBYTEENN2 output)
			(conn CFGBYTEENN2 CFGBYTEENN2 ==> PCIE_2_0 CFGBYTEENN2)
		)
		(element CFGBYTEENN1 1
			(pin CFGBYTEENN1 output)
			(conn CFGBYTEENN1 CFGBYTEENN1 ==> PCIE_2_0 CFGBYTEENN1)
		)
		(element CFGBYTEENN0 1
			(pin CFGBYTEENN0 output)
			(conn CFGBYTEENN0 CFGBYTEENN0 ==> PCIE_2_0 CFGBYTEENN0)
		)
		(element CFGAERECRCGENEN 1
			(pin CFGAERECRCGENEN input)
			(conn CFGAERECRCGENEN CFGAERECRCGENEN <== PCIE_2_0 CFGAERECRCGENEN)
		)
		(element CFGAERECRCCHECKEN 1
			(pin CFGAERECRCCHECKEN input)
			(conn CFGAERECRCCHECKEN CFGAERECRCCHECKEN <== PCIE_2_0 CFGAERECRCCHECKEN)
		)
		(element VSEC_CAP_ON 0
			(cfg FALSE TRUE)
		)
		(element VSEC_CAP_IS_LINK_VISIBLE 0
			(cfg TRUE FALSE)
		)
		(element VC0_CPL_INFINITE 0
			(cfg TRUE FALSE)
		)
		(element VC_CAP_REJECT_SNOOP_TRANSACTIONS 0
			(cfg FALSE TRUE)
		)
		(element VC_CAP_ON 0
			(cfg FALSE TRUE)
		)
		(element UR_INV_REQ 0
			(cfg TRUE FALSE)
		)
		(element UPSTREAM_FACING 0
			(cfg TRUE FALSE)
		)
		(element UPCONFIG_CAPABLE 0
			(cfg TRUE FALSE)
		)
		(element TL_TX_CHECKS_DISABLE 0
			(cfg FALSE TRUE)
		)
		(element TL_TFC_DISABLE 0
			(cfg FALSE TRUE)
		)
		(element TL_RBYPASS 0
			(cfg FALSE TRUE)
		)
		(element TEST_MODE_PIN_CHAR 0
			(cfg FALSE TRUE)
		)
		(element SLOT_CAP_POWER_INDICATOR_PRESENT 0
			(cfg FALSE TRUE)
		)
		(element SLOT_CAP_POWER_CONTROLLER_PRESENT 0
			(cfg FALSE TRUE)
		)
		(element SLOT_CAP_NO_CMD_COMPLETED_SUPPORT 0
			(cfg FALSE TRUE)
		)
		(element SLOT_CAP_MRL_SENSOR_PRESENT 0
			(cfg FALSE TRUE)
		)
		(element SLOT_CAP_HOTPLUG_SURPRISE 0
			(cfg FALSE TRUE)
		)
		(element SLOT_CAP_HOTPLUG_CAPABLE 0
			(cfg FALSE TRUE)
		)
		(element SLOT_CAP_ELEC_INTERLOCK_PRESENT 0
			(cfg FALSE TRUE)
		)
		(element SLOT_CAP_ATT_INDICATOR_PRESENT 0
			(cfg FALSE TRUE)
		)
		(element SLOT_CAP_ATT_BUTTON_PRESENT 0
			(cfg FALSE TRUE)
		)
		(element SELECT_DLL_IF 0
			(cfg FALSE TRUE)
		)
		(element ROOT_CAP_CRS_SW_VISIBILITY 0
			(cfg FALSE TRUE)
		)
		(element RECRC_CHK_TRIM 0
			(cfg FALSE TRUE)
		)
		(element PM_CSR_NOSOFTRST 0
			(cfg TRUE FALSE)
		)
		(element PM_CSR_B2B3 0
			(cfg FALSE TRUE)
		)
		(element PM_CSR_BPCCEN 0
			(cfg FALSE TRUE)
		)
		(element PM_CAP_PME_CLOCK 0
			(cfg FALSE TRUE)
		)
		(element PM_CAP_ON 0
			(cfg TRUE FALSE)
		)
		(element PM_CAP_D2SUPPORT 0
			(cfg TRUE FALSE)
		)
		(element PM_CAP_D1SUPPORT 0
			(cfg TRUE FALSE)
		)
		(element PM_CAP_DSI 0
			(cfg FALSE TRUE)
		)
		(element PL_FAST_TRAIN 0
			(cfg FALSE TRUE)
		)
		(element PCIE_CAP_SLOT_IMPLEMENTED 0
			(cfg FALSE TRUE)
		)
		(element PCIE_CAP_ON 0
			(cfg TRUE FALSE)
		)
		(element MSIX_CAP_ON 0
			(cfg FALSE TRUE)
		)
		(element MSI_CAP_64_BIT_ADDR_CAPABLE 0
			(cfg TRUE FALSE)
		)
		(element MSI_CAP_PER_VECTOR_MASKING_CAPABLE 0
			(cfg TRUE FALSE)
		)
		(element MSI_CAP_ON 0
			(cfg FALSE TRUE)
		)
		(element LL_REPLAY_TIMEOUT_EN 0
			(cfg FALSE TRUE)
		)
		(element LL_ACK_TIMEOUT_EN 0
			(cfg FALSE TRUE)
		)
		(element LINK_STATUS_SLOT_CLOCK_CONFIG 0
			(cfg TRUE FALSE)
		)
		(element LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE 0
			(cfg FALSE TRUE)
		)
		(element LINK_CTRL2_DEEMPHASIS 0
			(cfg FALSE TRUE)
		)
		(element LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE 0
			(cfg FALSE TRUE)
		)
		(element LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP 0
			(cfg FALSE TRUE)
		)
		(element LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP 0
			(cfg FALSE TRUE)
		)
		(element LINK_CAP_CLOCK_POWER_MANAGEMENT 0
			(cfg FALSE TRUE)
		)
		(element IS_SWITCH 0
			(cfg FALSE TRUE)
		)
		(element EXIT_LOOPBACK_ON_EI 0
			(cfg TRUE FALSE)
		)
		(element ENTER_RVRY_EI_L0 0
			(cfg TRUE FALSE)
		)
		(element ENABLE_RX_TD_ECRC_TRIM 0
			(cfg FALSE TRUE)
		)
		(element DSN_CAP_ON 0
			(cfg TRUE FALSE)
		)
		(element DISABLE_SCRAMBLING 0
			(cfg FALSE TRUE)
		)
		(element DISABLE_RX_TC_FILTER 0
			(cfg FALSE TRUE)
		)
		(element DISABLE_LANE_REVERSAL 0
			(cfg FALSE TRUE)
		)
		(element DISABLE_ID_CHECK 0
			(cfg FALSE TRUE)
		)
		(element DISABLE_BAR_FILTERING 0
			(cfg FALSE TRUE)
		)
		(element DISABLE_ASPM_L1_TIMER 0
			(cfg FALSE TRUE)
		)
		(element DEV_CONTROL_AUX_POWER_SUPPORTED 0
			(cfg FALSE TRUE)
		)
		(element DEV_CAP_ROLE_BASED_ERROR 0
			(cfg TRUE FALSE)
		)
		(element DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE 0
			(cfg FALSE TRUE)
		)
		(element DEV_CAP_EXT_TAG_SUPPORTED 0
			(cfg TRUE FALSE)
		)
		(element DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE 0
			(cfg TRUE FALSE)
		)
		(element DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE 0
			(cfg TRUE FALSE)
		)
		(element CPL_TIMEOUT_DISABLE_SUPPORTED 0
			(cfg FALSE TRUE)
		)
		(element CMD_INTX_IMPLEMENTED 0
			(cfg TRUE FALSE)
		)
		(element ALLOW_X8_GEN2 0
			(cfg FALSE TRUE)
		)
		(element AER_CAP_PERMIT_ROOTERR_UPDATE 0
			(cfg TRUE FALSE)
		)
		(element AER_CAP_ON 0
			(cfg FALSE TRUE)
		)
		(element AER_CAP_ECRC_GEN_CAPABLE 0
			(cfg FALSE TRUE)
		)
		(element AER_CAP_ECRC_CHECK_CAPABLE 0
			(cfg FALSE TRUE)
		)
	)
	(primitive_def PMV 10 11
		(pin A5 A5 input)
		(pin A4 A4 input)
		(pin A3 A3 input)
		(pin A2 A2 input)
		(pin A1 A1 input)
		(pin A0 A0 input)
		(pin EN EN input)
		(pin O O output)
		(pin ODIV2 ODIV2 output)
		(pin ODIV4 ODIV4 output)
		(element A0 1
			(pin A0 output)
			(conn A0 A0 ==> PMV A0)
		)
		(element A1 1
			(pin A1 output)
			(conn A1 A1 ==> PMV A1)
		)
		(element A2 1
			(pin A2 output)
			(conn A2 A2 ==> PMV A2)
		)
		(element A3 1
			(pin A3 output)
			(conn A3 A3 ==> PMV A3)
		)
		(element A4 1
			(pin A4 output)
			(conn A4 A4 ==> PMV A4)
		)
		(element A5 1
			(pin A5 output)
			(conn A5 A5 ==> PMV A5)
		)
		(element EN 1
			(pin EN output)
			(conn EN EN ==> PMV EN)
		)
		(element O 1
			(pin O input)
			(conn O O <== PMV O)
		)
		(element ODIV2 1
			(pin ODIV2 input)
			(conn ODIV2 ODIV2 <== PMV ODIV2)
		)
		(element ODIV4 1
			(pin ODIV4 input)
			(conn ODIV4 ODIV4 <== PMV ODIV4)
		)
		(element PMV 10 # BEL
			(pin A0 input)
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin EN input)
			(pin O output)
			(pin ODIV2 output)
			(pin ODIV4 output)
			(conn PMV O ==> O O)
			(conn PMV ODIV2 ==> ODIV2 ODIV2)
			(conn PMV ODIV4 ==> ODIV4 ODIV4)
			(conn PMV A0 <== A0 A0)
			(conn PMV A1 <== A1 A1)
			(conn PMV A2 <== A2 A2)
			(conn PMV A3 <== A3 A3)
			(conn PMV A4 <== A4 A4)
			(conn PMV A5 <== A5 A5)
			(conn PMV EN <== EN EN)
		)
	)
	(primitive_def PMVBRAM 7 8
		(pin O O output)
		(pin ODIV2 ODIV2 output)
		(pin ODIV4 ODIV4 output)
		(pin SELECT4 SELECT4 input)
		(pin SELECT3 SELECT3 input)
		(pin SELECT2 SELECT2 input)
		(pin SELECT1 SELECT1 input)
		(element O 1
			(pin O input)
			(conn O O <== PMVBRAM O)
		)
		(element ODIV2 1
			(pin ODIV2 input)
			(conn ODIV2 ODIV2 <== PMVBRAM ODIV2)
		)
		(element ODIV4 1
			(pin ODIV4 input)
			(conn ODIV4 ODIV4 <== PMVBRAM ODIV4)
		)
		(element SELECT1 1
			(pin SELECT1 output)
			(conn SELECT1 SELECT1 ==> PMVBRAM SELECT1)
		)
		(element SELECT2 1
			(pin SELECT2 output)
			(conn SELECT2 SELECT2 ==> PMVBRAM SELECT2)
		)
		(element SELECT3 1
			(pin SELECT3 output)
			(conn SELECT3 SELECT3 ==> PMVBRAM SELECT3)
		)
		(element SELECT4 1
			(pin SELECT4 output)
			(conn SELECT4 SELECT4 ==> PMVBRAM SELECT4)
		)
		(element PMVBRAM 7 # BEL
			(pin O output)
			(pin ODIV2 output)
			(pin ODIV4 output)
			(pin SELECT1 input)
			(pin SELECT2 input)
			(pin SELECT3 input)
			(pin SELECT4 input)
			(conn PMVBRAM O ==> O O)
			(conn PMVBRAM ODIV2 ==> ODIV2 ODIV2)
			(conn PMVBRAM ODIV4 ==> ODIV4 ODIV4)
			(conn PMVBRAM SELECT1 <== SELECT1 SELECT1)
			(conn PMVBRAM SELECT2 <== SELECT2 SELECT2)
			(conn PMVBRAM SELECT3 <== SELECT3 SELECT3)
			(conn PMVBRAM SELECT4 <== SELECT4 SELECT4)
		)
	)
	(primitive_def PMVIOB 6 10
		(pin A1 A1 input)
		(pin A0 A0 input)
		(pin EN EN input)
		(pin O O output)
		(pin ODIV2 ODIV2 output)
		(pin ODIV4 ODIV4 output)
		(element HSLEW4_IN 0
			(cfg TRUE FALSE)
		)
		(element HYS_IN 0
			(cfg TRUE FALSE)
		)
		(element PSLEW4_IN 0
			(cfg TRUE FALSE)
		)
		(element A0 1
			(pin A0 output)
			(conn A0 A0 ==> PMVIOB A0)
		)
		(element A1 1
			(pin A1 output)
			(conn A1 A1 ==> PMVIOB A1)
		)
		(element EN 1
			(pin EN output)
			(conn EN EN ==> PMVIOB EN)
		)
		(element O 1
			(pin O input)
			(conn O O <== PMVIOB O)
		)
		(element ODIV2 1
			(pin ODIV2 input)
			(conn ODIV2 ODIV2 <== PMVIOB ODIV2)
		)
		(element ODIV4 1
			(pin ODIV4 input)
			(conn ODIV4 ODIV4 <== PMVIOB ODIV4)
		)
		(element PMVIOB 6 # BEL
			(pin A0 input)
			(pin A1 input)
			(pin EN input)
			(pin O output)
			(pin ODIV2 output)
			(pin ODIV4 output)
			(conn PMVIOB O ==> O O)
			(conn PMVIOB ODIV2 ==> ODIV2 ODIV2)
			(conn PMVIOB ODIV4 ==> ODIV4 ODIV4)
			(conn PMVIOB A0 <== A0 A0)
			(conn PMVIOB A1 <== A1 A1)
			(conn PMVIOB EN <== EN EN)
		)
	)
	(primitive_def PPR_FRAME 167 168
		(pin UPDATEB UPDATEB input)
		(pin SHIFTB SHIFTB input)
		(pin DH1 DH1 input)
		(pin DH0 DH0 input)
		(pin DB79 DB79 input)
		(pin DB78 DB78 input)
		(pin DB77 DB77 input)
		(pin DB76 DB76 input)
		(pin DB75 DB75 input)
		(pin DB74 DB74 input)
		(pin DB73 DB73 input)
		(pin DB72 DB72 input)
		(pin DB71 DB71 input)
		(pin DB70 DB70 input)
		(pin DB69 DB69 input)
		(pin DB68 DB68 input)
		(pin DB67 DB67 input)
		(pin DB66 DB66 input)
		(pin DB65 DB65 input)
		(pin DB64 DB64 input)
		(pin DB63 DB63 input)
		(pin DB62 DB62 input)
		(pin DB61 DB61 input)
		(pin DB60 DB60 input)
		(pin DB59 DB59 input)
		(pin DB58 DB58 input)
		(pin DB57 DB57 input)
		(pin DB56 DB56 input)
		(pin DB55 DB55 input)
		(pin DB54 DB54 input)
		(pin DB53 DB53 input)
		(pin DB52 DB52 input)
		(pin DB51 DB51 input)
		(pin DB50 DB50 input)
		(pin DB49 DB49 input)
		(pin DB48 DB48 input)
		(pin DB47 DB47 input)
		(pin DB46 DB46 input)
		(pin DB45 DB45 input)
		(pin DB44 DB44 input)
		(pin DB43 DB43 input)
		(pin DB42 DB42 input)
		(pin DB41 DB41 input)
		(pin DB40 DB40 input)
		(pin DB39 DB39 input)
		(pin DB38 DB38 input)
		(pin DB37 DB37 input)
		(pin DB36 DB36 input)
		(pin DB35 DB35 input)
		(pin DB34 DB34 input)
		(pin DB33 DB33 input)
		(pin DB32 DB32 input)
		(pin DB31 DB31 input)
		(pin DB30 DB30 input)
		(pin DB29 DB29 input)
		(pin DB28 DB28 input)
		(pin DB27 DB27 input)
		(pin DB26 DB26 input)
		(pin DB25 DB25 input)
		(pin DB24 DB24 input)
		(pin DB23 DB23 input)
		(pin DB22 DB22 input)
		(pin DB21 DB21 input)
		(pin DB20 DB20 input)
		(pin DB19 DB19 input)
		(pin DB18 DB18 input)
		(pin DB17 DB17 input)
		(pin DB16 DB16 input)
		(pin DB15 DB15 input)
		(pin DB14 DB14 input)
		(pin DB13 DB13 input)
		(pin DB12 DB12 input)
		(pin DB11 DB11 input)
		(pin DB10 DB10 input)
		(pin DB9 DB9 input)
		(pin DB8 DB8 input)
		(pin DB7 DB7 input)
		(pin DB6 DB6 input)
		(pin DB5 DB5 input)
		(pin DB4 DB4 input)
		(pin DB3 DB3 input)
		(pin DB2 DB2 input)
		(pin DB1 DB1 input)
		(pin DB0 DB0 input)
		(pin DA79 DA79 input)
		(pin DA78 DA78 input)
		(pin DA77 DA77 input)
		(pin DA76 DA76 input)
		(pin DA75 DA75 input)
		(pin DA74 DA74 input)
		(pin DA73 DA73 input)
		(pin DA72 DA72 input)
		(pin DA71 DA71 input)
		(pin DA70 DA70 input)
		(pin DA69 DA69 input)
		(pin DA68 DA68 input)
		(pin DA67 DA67 input)
		(pin DA66 DA66 input)
		(pin DA65 DA65 input)
		(pin DA64 DA64 input)
		(pin DA63 DA63 input)
		(pin DA62 DA62 input)
		(pin DA61 DA61 input)
		(pin DA60 DA60 input)
		(pin DA59 DA59 input)
		(pin DA58 DA58 input)
		(pin DA57 DA57 input)
		(pin DA56 DA56 input)
		(pin DA55 DA55 input)
		(pin DA54 DA54 input)
		(pin DA53 DA53 input)
		(pin DA52 DA52 input)
		(pin DA51 DA51 input)
		(pin DA50 DA50 input)
		(pin DA49 DA49 input)
		(pin DA48 DA48 input)
		(pin DA47 DA47 input)
		(pin DA46 DA46 input)
		(pin DA45 DA45 input)
		(pin DA44 DA44 input)
		(pin DA43 DA43 input)
		(pin DA42 DA42 input)
		(pin DA41 DA41 input)
		(pin DA40 DA40 input)
		(pin DA39 DA39 input)
		(pin DA38 DA38 input)
		(pin DA37 DA37 input)
		(pin DA36 DA36 input)
		(pin DA35 DA35 input)
		(pin DA34 DA34 input)
		(pin DA33 DA33 input)
		(pin DA32 DA32 input)
		(pin DA31 DA31 input)
		(pin DA30 DA30 input)
		(pin DA29 DA29 input)
		(pin DA28 DA28 input)
		(pin DA27 DA27 input)
		(pin DA26 DA26 input)
		(pin DA25 DA25 input)
		(pin DA24 DA24 input)
		(pin DA23 DA23 input)
		(pin DA22 DA22 input)
		(pin DA21 DA21 input)
		(pin DA20 DA20 input)
		(pin DA19 DA19 input)
		(pin DA18 DA18 input)
		(pin DA17 DA17 input)
		(pin DA16 DA16 input)
		(pin DA15 DA15 input)
		(pin DA14 DA14 input)
		(pin DA13 DA13 input)
		(pin DA12 DA12 input)
		(pin DA11 DA11 input)
		(pin DA10 DA10 input)
		(pin DA9 DA9 input)
		(pin DA8 DA8 input)
		(pin DA7 DA7 input)
		(pin DA6 DA6 input)
		(pin DA5 DA5 input)
		(pin DA4 DA4 input)
		(pin DA3 DA3 input)
		(pin DA2 DA2 input)
		(pin DA1 DA1 input)
		(pin DA0 DA0 input)
		(pin CLK CLK input)
		(pin ENB ENB input)
		(pin CTLB CTLB input)
		(element DA31 1
			(pin DA31 output)
			(conn DA31 DA31 ==> PPR_FRAME DA31)
		)
		(element DB49 1
			(pin DB49 output)
			(conn DB49 DB49 ==> PPR_FRAME DB49)
		)
		(element DA55 1
			(pin DA55 output)
			(conn DA55 DA55 ==> PPR_FRAME DA55)
		)
		(element DA13 1
			(pin DA13 output)
			(conn DA13 DA13 ==> PPR_FRAME DA13)
		)
		(element DB50 1
			(pin DB50 output)
			(conn DB50 DB50 ==> PPR_FRAME DB50)
		)
		(element DA21 1
			(pin DA21 output)
			(conn DA21 DA21 ==> PPR_FRAME DA21)
		)
		(element DA37 1
			(pin DA37 output)
			(conn DA37 DA37 ==> PPR_FRAME DA37)
		)
		(element DA61 1
			(pin DA61 output)
			(conn DA61 DA61 ==> PPR_FRAME DA61)
		)
		(element DB9 1
			(pin DB9 output)
			(conn DB9 DB9 ==> PPR_FRAME DB9)
		)
		(element DB4 1
			(pin DB4 output)
			(conn DB4 DB4 ==> PPR_FRAME DB4)
		)
		(element DB68 1
			(pin DB68 output)
			(conn DB68 DB68 ==> PPR_FRAME DB68)
		)
		(element DA2 1
			(pin DA2 output)
			(conn DA2 DA2 ==> PPR_FRAME DA2)
		)
		(element DB25 1
			(pin DB25 output)
			(conn DB25 DB25 ==> PPR_FRAME DB25)
		)
		(element DA8 1
			(pin DA8 output)
			(conn DA8 DA8 ==> PPR_FRAME DA8)
		)
		(element DB47 1
			(pin DB47 output)
			(conn DB47 DB47 ==> PPR_FRAME DB47)
		)
		(element DB2 1
			(pin DB2 output)
			(conn DB2 DB2 ==> PPR_FRAME DB2)
		)
		(element DB58 1
			(pin DB58 output)
			(conn DB58 DB58 ==> PPR_FRAME DB58)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> PPR_FRAME CLK)
		)
		(element DA32 1
			(pin DA32 output)
			(conn DA32 DA32 ==> PPR_FRAME DA32)
		)
		(element DA25 1
			(pin DA25 output)
			(conn DA25 DA25 ==> PPR_FRAME DA25)
		)
		(element DA24 1
			(pin DA24 output)
			(conn DA24 DA24 ==> PPR_FRAME DA24)
		)
		(element DA14 1
			(pin DA14 output)
			(conn DA14 DA14 ==> PPR_FRAME DA14)
		)
		(element DB73 1
			(pin DB73 output)
			(conn DB73 DB73 ==> PPR_FRAME DB73)
		)
		(element DB62 1
			(pin DB62 output)
			(conn DB62 DB62 ==> PPR_FRAME DB62)
		)
		(element DA65 1
			(pin DA65 output)
			(conn DA65 DA65 ==> PPR_FRAME DA65)
		)
		(element DA17 1
			(pin DA17 output)
			(conn DA17 DA17 ==> PPR_FRAME DA17)
		)
		(element DA77 1
			(pin DA77 output)
			(conn DA77 DA77 ==> PPR_FRAME DA77)
		)
		(element DB31 1
			(pin DB31 output)
			(conn DB31 DB31 ==> PPR_FRAME DB31)
		)
		(element DB13 1
			(pin DB13 output)
			(conn DB13 DB13 ==> PPR_FRAME DB13)
		)
		(element DA1 1
			(pin DA1 output)
			(conn DA1 DA1 ==> PPR_FRAME DA1)
		)
		(element DA11 1
			(pin DA11 output)
			(conn DA11 DA11 ==> PPR_FRAME DA11)
		)
		(element DB34 1
			(pin DB34 output)
			(conn DB34 DB34 ==> PPR_FRAME DB34)
		)
		(element DA35 1
			(pin DA35 output)
			(conn DA35 DA35 ==> PPR_FRAME DA35)
		)
		(element UPDATEB 1
			(pin UPDATEB output)
			(conn UPDATEB UPDATEB ==> PPR_FRAME UPDATEB)
		)
		(element DB43 1
			(pin DB43 output)
			(conn DB43 DB43 ==> PPR_FRAME DB43)
		)
		(element DA46 1
			(pin DA46 output)
			(conn DA46 DA46 ==> PPR_FRAME DA46)
		)
		(element DA5 1
			(pin DA5 output)
			(conn DA5 DA5 ==> PPR_FRAME DA5)
		)
		(element DB65 1
			(pin DB65 output)
			(conn DB65 DB65 ==> PPR_FRAME DB65)
		)
		(element DB67 1
			(pin DB67 output)
			(conn DB67 DB67 ==> PPR_FRAME DB67)
		)
		(element DB22 1
			(pin DB22 output)
			(conn DB22 DB22 ==> PPR_FRAME DB22)
		)
		(element DA72 1
			(pin DA72 output)
			(conn DA72 DA72 ==> PPR_FRAME DA72)
		)
		(element DB10 1
			(pin DB10 output)
			(conn DB10 DB10 ==> PPR_FRAME DB10)
		)
		(element DB41 1
			(pin DB41 output)
			(conn DB41 DB41 ==> PPR_FRAME DB41)
		)
		(element DH0 1
			(pin DH0 output)
			(conn DH0 DH0 ==> PPR_FRAME DH0)
		)
		(element DA54 1
			(pin DA54 output)
			(conn DA54 DA54 ==> PPR_FRAME DA54)
		)
		(element DA62 1
			(pin DA62 output)
			(conn DA62 DA62 ==> PPR_FRAME DA62)
		)
		(element DA47 1
			(pin DA47 output)
			(conn DA47 DA47 ==> PPR_FRAME DA47)
		)
		(element DA70 1
			(pin DA70 output)
			(conn DA70 DA70 ==> PPR_FRAME DA70)
		)
		(element DB70 1
			(pin DB70 output)
			(conn DB70 DB70 ==> PPR_FRAME DB70)
		)
		(element DB24 1
			(pin DB24 output)
			(conn DB24 DB24 ==> PPR_FRAME DB24)
		)
		(element PPR_FRAME 167 # BEL
			(pin UPDATEB input)
			(pin SHIFTB input)
			(pin DH1 input)
			(pin DH0 input)
			(pin DB79 input)
			(pin DB78 input)
			(pin DB77 input)
			(pin DB76 input)
			(pin DB75 input)
			(pin DB74 input)
			(pin DB73 input)
			(pin DB72 input)
			(pin DB71 input)
			(pin DB70 input)
			(pin DB69 input)
			(pin DB68 input)
			(pin DB67 input)
			(pin DB66 input)
			(pin DB65 input)
			(pin DB64 input)
			(pin DB63 input)
			(pin DB62 input)
			(pin DB61 input)
			(pin DB60 input)
			(pin DB59 input)
			(pin DB58 input)
			(pin DB57 input)
			(pin DB56 input)
			(pin DB55 input)
			(pin DB54 input)
			(pin DB53 input)
			(pin DB52 input)
			(pin DB51 input)
			(pin DB50 input)
			(pin DB49 input)
			(pin DB48 input)
			(pin DB47 input)
			(pin DB46 input)
			(pin DB45 input)
			(pin DB44 input)
			(pin DB43 input)
			(pin DB42 input)
			(pin DB41 input)
			(pin DB40 input)
			(pin DB39 input)
			(pin DB38 input)
			(pin DB37 input)
			(pin DB36 input)
			(pin DB35 input)
			(pin DB34 input)
			(pin DB33 input)
			(pin DB32 input)
			(pin DB31 input)
			(pin DB30 input)
			(pin DB29 input)
			(pin DB28 input)
			(pin DB27 input)
			(pin DB26 input)
			(pin DB25 input)
			(pin DB24 input)
			(pin DB23 input)
			(pin DB22 input)
			(pin DB21 input)
			(pin DB20 input)
			(pin DB19 input)
			(pin DB18 input)
			(pin DB17 input)
			(pin DB16 input)
			(pin DB15 input)
			(pin DB14 input)
			(pin DB13 input)
			(pin DB12 input)
			(pin DB11 input)
			(pin DB10 input)
			(pin DB9 input)
			(pin DB8 input)
			(pin DB7 input)
			(pin DB6 input)
			(pin DB5 input)
			(pin DB4 input)
			(pin DB3 input)
			(pin DB2 input)
			(pin DB1 input)
			(pin DB0 input)
			(pin DA79 input)
			(pin DA78 input)
			(pin DA77 input)
			(pin DA76 input)
			(pin DA75 input)
			(pin DA74 input)
			(pin DA73 input)
			(pin DA72 input)
			(pin DA71 input)
			(pin DA70 input)
			(pin DA69 input)
			(pin DA68 input)
			(pin DA67 input)
			(pin DA66 input)
			(pin DA65 input)
			(pin DA64 input)
			(pin DA63 input)
			(pin DA62 input)
			(pin DA61 input)
			(pin DA60 input)
			(pin DA59 input)
			(pin DA58 input)
			(pin DA57 input)
			(pin DA56 input)
			(pin DA55 input)
			(pin DA54 input)
			(pin DA53 input)
			(pin DA52 input)
			(pin DA51 input)
			(pin DA50 input)
			(pin DA49 input)
			(pin DA48 input)
			(pin DA47 input)
			(pin DA46 input)
			(pin DA45 input)
			(pin DA44 input)
			(pin DA43 input)
			(pin DA42 input)
			(pin DA41 input)
			(pin DA40 input)
			(pin DA39 input)
			(pin DA38 input)
			(pin DA37 input)
			(pin DA36 input)
			(pin DA35 input)
			(pin DA34 input)
			(pin DA33 input)
			(pin DA32 input)
			(pin DA31 input)
			(pin DA30 input)
			(pin DA29 input)
			(pin DA28 input)
			(pin DA27 input)
			(pin DA26 input)
			(pin DA25 input)
			(pin DA24 input)
			(pin DA23 input)
			(pin DA22 input)
			(pin DA21 input)
			(pin DA20 input)
			(pin DA19 input)
			(pin DA18 input)
			(pin DA17 input)
			(pin DA16 input)
			(pin DA15 input)
			(pin DA14 input)
			(pin DA13 input)
			(pin DA12 input)
			(pin DA11 input)
			(pin DA10 input)
			(pin DA9 input)
			(pin DA8 input)
			(pin DA7 input)
			(pin DA6 input)
			(pin DA5 input)
			(pin DA4 input)
			(pin DA3 input)
			(pin DA2 input)
			(pin DA1 input)
			(pin DA0 input)
			(pin CLK input)
			(pin ENB input)
			(pin CTLB input)
			(conn PPR_FRAME UPDATEB <== UPDATEB UPDATEB)
			(conn PPR_FRAME SHIFTB <== SHIFTB SHIFTB)
			(conn PPR_FRAME DH1 <== DH1 DH1)
			(conn PPR_FRAME DH0 <== DH0 DH0)
			(conn PPR_FRAME DB79 <== DB79 DB79)
			(conn PPR_FRAME DB78 <== DB78 DB78)
			(conn PPR_FRAME DB77 <== DB77 DB77)
			(conn PPR_FRAME DB76 <== DB76 DB76)
			(conn PPR_FRAME DB75 <== DB75 DB75)
			(conn PPR_FRAME DB74 <== DB74 DB74)
			(conn PPR_FRAME DB73 <== DB73 DB73)
			(conn PPR_FRAME DB72 <== DB72 DB72)
			(conn PPR_FRAME DB71 <== DB71 DB71)
			(conn PPR_FRAME DB70 <== DB70 DB70)
			(conn PPR_FRAME DB69 <== DB69 DB69)
			(conn PPR_FRAME DB68 <== DB68 DB68)
			(conn PPR_FRAME DB67 <== DB67 DB67)
			(conn PPR_FRAME DB66 <== DB66 DB66)
			(conn PPR_FRAME DB65 <== DB65 DB65)
			(conn PPR_FRAME DB64 <== DB64 DB64)
			(conn PPR_FRAME DB63 <== DB63 DB63)
			(conn PPR_FRAME DB62 <== DB62 DB62)
			(conn PPR_FRAME DB61 <== DB61 DB61)
			(conn PPR_FRAME DB60 <== DB60 DB60)
			(conn PPR_FRAME DB59 <== DB59 DB59)
			(conn PPR_FRAME DB58 <== DB58 DB58)
			(conn PPR_FRAME DB57 <== DB57 DB57)
			(conn PPR_FRAME DB56 <== DB56 DB56)
			(conn PPR_FRAME DB55 <== DB55 DB55)
			(conn PPR_FRAME DB54 <== DB54 DB54)
			(conn PPR_FRAME DB53 <== DB53 DB53)
			(conn PPR_FRAME DB52 <== DB52 DB52)
			(conn PPR_FRAME DB51 <== DB51 DB51)
			(conn PPR_FRAME DB50 <== DB50 DB50)
			(conn PPR_FRAME DB49 <== DB49 DB49)
			(conn PPR_FRAME DB48 <== DB48 DB48)
			(conn PPR_FRAME DB47 <== DB47 DB47)
			(conn PPR_FRAME DB46 <== DB46 DB46)
			(conn PPR_FRAME DB45 <== DB45 DB45)
			(conn PPR_FRAME DB44 <== DB44 DB44)
			(conn PPR_FRAME DB43 <== DB43 DB43)
			(conn PPR_FRAME DB42 <== DB42 DB42)
			(conn PPR_FRAME DB41 <== DB41 DB41)
			(conn PPR_FRAME DB40 <== DB40 DB40)
			(conn PPR_FRAME DB39 <== DB39 DB39)
			(conn PPR_FRAME DB38 <== DB38 DB38)
			(conn PPR_FRAME DB37 <== DB37 DB37)
			(conn PPR_FRAME DB36 <== DB36 DB36)
			(conn PPR_FRAME DB35 <== DB35 DB35)
			(conn PPR_FRAME DB34 <== DB34 DB34)
			(conn PPR_FRAME DB33 <== DB33 DB33)
			(conn PPR_FRAME DB32 <== DB32 DB32)
			(conn PPR_FRAME DB31 <== DB31 DB31)
			(conn PPR_FRAME DB30 <== DB30 DB30)
			(conn PPR_FRAME DB29 <== DB29 DB29)
			(conn PPR_FRAME DB28 <== DB28 DB28)
			(conn PPR_FRAME DB27 <== DB27 DB27)
			(conn PPR_FRAME DB26 <== DB26 DB26)
			(conn PPR_FRAME DB25 <== DB25 DB25)
			(conn PPR_FRAME DB24 <== DB24 DB24)
			(conn PPR_FRAME DB23 <== DB23 DB23)
			(conn PPR_FRAME DB22 <== DB22 DB22)
			(conn PPR_FRAME DB21 <== DB21 DB21)
			(conn PPR_FRAME DB20 <== DB20 DB20)
			(conn PPR_FRAME DB19 <== DB19 DB19)
			(conn PPR_FRAME DB18 <== DB18 DB18)
			(conn PPR_FRAME DB17 <== DB17 DB17)
			(conn PPR_FRAME DB16 <== DB16 DB16)
			(conn PPR_FRAME DB15 <== DB15 DB15)
			(conn PPR_FRAME DB14 <== DB14 DB14)
			(conn PPR_FRAME DB13 <== DB13 DB13)
			(conn PPR_FRAME DB12 <== DB12 DB12)
			(conn PPR_FRAME DB11 <== DB11 DB11)
			(conn PPR_FRAME DB10 <== DB10 DB10)
			(conn PPR_FRAME DB9 <== DB9 DB9)
			(conn PPR_FRAME DB8 <== DB8 DB8)
			(conn PPR_FRAME DB7 <== DB7 DB7)
			(conn PPR_FRAME DB6 <== DB6 DB6)
			(conn PPR_FRAME DB5 <== DB5 DB5)
			(conn PPR_FRAME DB4 <== DB4 DB4)
			(conn PPR_FRAME DB3 <== DB3 DB3)
			(conn PPR_FRAME DB2 <== DB2 DB2)
			(conn PPR_FRAME DB1 <== DB1 DB1)
			(conn PPR_FRAME DB0 <== DB0 DB0)
			(conn PPR_FRAME DA79 <== DA79 DA79)
			(conn PPR_FRAME DA78 <== DA78 DA78)
			(conn PPR_FRAME DA77 <== DA77 DA77)
			(conn PPR_FRAME DA76 <== DA76 DA76)
			(conn PPR_FRAME DA75 <== DA75 DA75)
			(conn PPR_FRAME DA74 <== DA74 DA74)
			(conn PPR_FRAME DA73 <== DA73 DA73)
			(conn PPR_FRAME DA72 <== DA72 DA72)
			(conn PPR_FRAME DA71 <== DA71 DA71)
			(conn PPR_FRAME DA70 <== DA70 DA70)
			(conn PPR_FRAME DA69 <== DA69 DA69)
			(conn PPR_FRAME DA68 <== DA68 DA68)
			(conn PPR_FRAME DA67 <== DA67 DA67)
			(conn PPR_FRAME DA66 <== DA66 DA66)
			(conn PPR_FRAME DA65 <== DA65 DA65)
			(conn PPR_FRAME DA64 <== DA64 DA64)
			(conn PPR_FRAME DA63 <== DA63 DA63)
			(conn PPR_FRAME DA62 <== DA62 DA62)
			(conn PPR_FRAME DA61 <== DA61 DA61)
			(conn PPR_FRAME DA60 <== DA60 DA60)
			(conn PPR_FRAME DA59 <== DA59 DA59)
			(conn PPR_FRAME DA58 <== DA58 DA58)
			(conn PPR_FRAME DA57 <== DA57 DA57)
			(conn PPR_FRAME DA56 <== DA56 DA56)
			(conn PPR_FRAME DA55 <== DA55 DA55)
			(conn PPR_FRAME DA54 <== DA54 DA54)
			(conn PPR_FRAME DA53 <== DA53 DA53)
			(conn PPR_FRAME DA52 <== DA52 DA52)
			(conn PPR_FRAME DA51 <== DA51 DA51)
			(conn PPR_FRAME DA50 <== DA50 DA50)
			(conn PPR_FRAME DA49 <== DA49 DA49)
			(conn PPR_FRAME DA48 <== DA48 DA48)
			(conn PPR_FRAME DA47 <== DA47 DA47)
			(conn PPR_FRAME DA46 <== DA46 DA46)
			(conn PPR_FRAME DA45 <== DA45 DA45)
			(conn PPR_FRAME DA44 <== DA44 DA44)
			(conn PPR_FRAME DA43 <== DA43 DA43)
			(conn PPR_FRAME DA42 <== DA42 DA42)
			(conn PPR_FRAME DA41 <== DA41 DA41)
			(conn PPR_FRAME DA40 <== DA40 DA40)
			(conn PPR_FRAME DA39 <== DA39 DA39)
			(conn PPR_FRAME DA38 <== DA38 DA38)
			(conn PPR_FRAME DA37 <== DA37 DA37)
			(conn PPR_FRAME DA36 <== DA36 DA36)
			(conn PPR_FRAME DA35 <== DA35 DA35)
			(conn PPR_FRAME DA34 <== DA34 DA34)
			(conn PPR_FRAME DA33 <== DA33 DA33)
			(conn PPR_FRAME DA32 <== DA32 DA32)
			(conn PPR_FRAME DA31 <== DA31 DA31)
			(conn PPR_FRAME DA30 <== DA30 DA30)
			(conn PPR_FRAME DA29 <== DA29 DA29)
			(conn PPR_FRAME DA28 <== DA28 DA28)
			(conn PPR_FRAME DA27 <== DA27 DA27)
			(conn PPR_FRAME DA26 <== DA26 DA26)
			(conn PPR_FRAME DA25 <== DA25 DA25)
			(conn PPR_FRAME DA24 <== DA24 DA24)
			(conn PPR_FRAME DA23 <== DA23 DA23)
			(conn PPR_FRAME DA22 <== DA22 DA22)
			(conn PPR_FRAME DA21 <== DA21 DA21)
			(conn PPR_FRAME DA20 <== DA20 DA20)
			(conn PPR_FRAME DA19 <== DA19 DA19)
			(conn PPR_FRAME DA18 <== DA18 DA18)
			(conn PPR_FRAME DA17 <== DA17 DA17)
			(conn PPR_FRAME DA16 <== DA16 DA16)
			(conn PPR_FRAME DA15 <== DA15 DA15)
			(conn PPR_FRAME DA14 <== DA14 DA14)
			(conn PPR_FRAME DA13 <== DA13 DA13)
			(conn PPR_FRAME DA12 <== DA12 DA12)
			(conn PPR_FRAME DA11 <== DA11 DA11)
			(conn PPR_FRAME DA10 <== DA10 DA10)
			(conn PPR_FRAME DA9 <== DA9 DA9)
			(conn PPR_FRAME DA8 <== DA8 DA8)
			(conn PPR_FRAME DA7 <== DA7 DA7)
			(conn PPR_FRAME DA6 <== DA6 DA6)
			(conn PPR_FRAME DA5 <== DA5 DA5)
			(conn PPR_FRAME DA4 <== DA4 DA4)
			(conn PPR_FRAME DA3 <== DA3 DA3)
			(conn PPR_FRAME DA2 <== DA2 DA2)
			(conn PPR_FRAME DA1 <== DA1 DA1)
			(conn PPR_FRAME DA0 <== DA0 DA0)
			(conn PPR_FRAME CLK <== CLK CLK)
			(conn PPR_FRAME ENB <== ENB ENB)
			(conn PPR_FRAME CTLB <== CTLB CTLB)
		)
		(element DA38 1
			(pin DA38 output)
			(conn DA38 DA38 ==> PPR_FRAME DA38)
		)
		(element DB57 1
			(pin DB57 output)
			(conn DB57 DB57 ==> PPR_FRAME DB57)
		)
		(element DB36 1
			(pin DB36 output)
			(conn DB36 DB36 ==> PPR_FRAME DB36)
		)
		(element DA34 1
			(pin DA34 output)
			(conn DA34 DA34 ==> PPR_FRAME DA34)
		)
		(element DA22 1
			(pin DA22 output)
			(conn DA22 DA22 ==> PPR_FRAME DA22)
		)
		(element DB79 1
			(pin DB79 output)
			(conn DB79 DB79 ==> PPR_FRAME DB79)
		)
		(element DB46 1
			(pin DB46 output)
			(conn DB46 DB46 ==> PPR_FRAME DB46)
		)
		(element DA23 1
			(pin DA23 output)
			(conn DA23 DA23 ==> PPR_FRAME DA23)
		)
		(element DA50 1
			(pin DA50 output)
			(conn DA50 DA50 ==> PPR_FRAME DA50)
		)
		(element DA28 1
			(pin DA28 output)
			(conn DA28 DA28 ==> PPR_FRAME DA28)
		)
		(element DA56 1
			(pin DA56 output)
			(conn DA56 DA56 ==> PPR_FRAME DA56)
		)
		(element DB5 1
			(pin DB5 output)
			(conn DB5 DB5 ==> PPR_FRAME DB5)
		)
		(element DA69 1
			(pin DA69 output)
			(conn DA69 DA69 ==> PPR_FRAME DA69)
		)
		(element DB29 1
			(pin DB29 output)
			(conn DB29 DB29 ==> PPR_FRAME DB29)
		)
		(element DB3 1
			(pin DB3 output)
			(conn DB3 DB3 ==> PPR_FRAME DB3)
		)
		(element DB14 1
			(pin DB14 output)
			(conn DB14 DB14 ==> PPR_FRAME DB14)
		)
		(element DB6 1
			(pin DB6 output)
			(conn DB6 DB6 ==> PPR_FRAME DB6)
		)
		(element DB54 1
			(pin DB54 output)
			(conn DB54 DB54 ==> PPR_FRAME DB54)
		)
		(element DA16 1
			(pin DA16 output)
			(conn DA16 DA16 ==> PPR_FRAME DA16)
		)
		(element DA73 1
			(pin DA73 output)
			(conn DA73 DA73 ==> PPR_FRAME DA73)
		)
		(element DA39 1
			(pin DA39 output)
			(conn DA39 DA39 ==> PPR_FRAME DA39)
		)
		(element DB42 1
			(pin DB42 output)
			(conn DB42 DB42 ==> PPR_FRAME DB42)
		)
		(element DB21 1
			(pin DB21 output)
			(conn DB21 DB21 ==> PPR_FRAME DB21)
		)
		(element DB39 1
			(pin DB39 output)
			(conn DB39 DB39 ==> PPR_FRAME DB39)
		)
		(element DB76 1
			(pin DB76 output)
			(conn DB76 DB76 ==> PPR_FRAME DB76)
		)
		(element DA60 1
			(pin DA60 output)
			(conn DA60 DA60 ==> PPR_FRAME DA60)
		)
		(element DA20 1
			(pin DA20 output)
			(conn DA20 DA20 ==> PPR_FRAME DA20)
		)
		(element DA41 1
			(pin DA41 output)
			(conn DA41 DA41 ==> PPR_FRAME DA41)
		)
		(element DA12 1
			(pin DA12 output)
			(conn DA12 DA12 ==> PPR_FRAME DA12)
		)
		(element DB40 1
			(pin DB40 output)
			(conn DB40 DB40 ==> PPR_FRAME DB40)
		)
		(element DB51 1
			(pin DB51 output)
			(conn DB51 DB51 ==> PPR_FRAME DB51)
		)
		(element DA40 1
			(pin DA40 output)
			(conn DA40 DA40 ==> PPR_FRAME DA40)
		)
		(element DA6 1
			(pin DA6 output)
			(conn DA6 DA6 ==> PPR_FRAME DA6)
		)
		(element DA68 1
			(pin DA68 output)
			(conn DA68 DA68 ==> PPR_FRAME DA68)
		)
		(element DB66 1
			(pin DB66 output)
			(conn DB66 DB66 ==> PPR_FRAME DB66)
		)
		(element DB11 1
			(pin DB11 output)
			(conn DB11 DB11 ==> PPR_FRAME DB11)
		)
		(element DA48 1
			(pin DA48 output)
			(conn DA48 DA48 ==> PPR_FRAME DA48)
		)
		(element DA33 1
			(pin DA33 output)
			(conn DA33 DA33 ==> PPR_FRAME DA33)
		)
		(element DA43 1
			(pin DA43 output)
			(conn DA43 DA43 ==> PPR_FRAME DA43)
		)
		(element DB35 1
			(pin DB35 output)
			(conn DB35 DB35 ==> PPR_FRAME DB35)
		)
		(element DB19 1
			(pin DB19 output)
			(conn DB19 DB19 ==> PPR_FRAME DB19)
		)
		(element DB20 1
			(pin DB20 output)
			(conn DB20 DB20 ==> PPR_FRAME DB20)
		)
		(element DB63 1
			(pin DB63 output)
			(conn DB63 DB63 ==> PPR_FRAME DB63)
		)
		(element DB45 1
			(pin DB45 output)
			(conn DB45 DB45 ==> PPR_FRAME DB45)
		)
		(element DB56 1
			(pin DB56 output)
			(conn DB56 DB56 ==> PPR_FRAME DB56)
		)
		(element DB15 1
			(pin DB15 output)
			(conn DB15 DB15 ==> PPR_FRAME DB15)
		)
		(element DA66 1
			(pin DA66 output)
			(conn DA66 DA66 ==> PPR_FRAME DA66)
		)
		(element DB0 1
			(pin DB0 output)
			(conn DB0 DB0 ==> PPR_FRAME DB0)
		)
		(element DA19 1
			(pin DA19 output)
			(conn DA19 DA19 ==> PPR_FRAME DA19)
		)
		(element DB28 1
			(pin DB28 output)
			(conn DB28 DB28 ==> PPR_FRAME DB28)
		)
		(element DA27 1
			(pin DA27 output)
			(conn DA27 DA27 ==> PPR_FRAME DA27)
		)
		(element DB38 1
			(pin DB38 output)
			(conn DB38 DB38 ==> PPR_FRAME DB38)
		)
		(element DA42 1
			(pin DA42 output)
			(conn DA42 DA42 ==> PPR_FRAME DA42)
		)
		(element DB55 1
			(pin DB55 output)
			(conn DB55 DB55 ==> PPR_FRAME DB55)
		)
		(element DA7 1
			(pin DA7 output)
			(conn DA7 DA7 ==> PPR_FRAME DA7)
		)
		(element DA74 1
			(pin DA74 output)
			(conn DA74 DA74 ==> PPR_FRAME DA74)
		)
		(element DA15 1
			(pin DA15 output)
			(conn DA15 DA15 ==> PPR_FRAME DA15)
		)
		(element DA63 1
			(pin DA63 output)
			(conn DA63 DA63 ==> PPR_FRAME DA63)
		)
		(element DA79 1
			(pin DA79 output)
			(conn DA79 DA79 ==> PPR_FRAME DA79)
		)
		(element DA67 1
			(pin DA67 output)
			(conn DA67 DA67 ==> PPR_FRAME DA67)
		)
		(element DB16 1
			(pin DB16 output)
			(conn DB16 DB16 ==> PPR_FRAME DB16)
		)
		(element DA59 1
			(pin DA59 output)
			(conn DA59 DA59 ==> PPR_FRAME DA59)
		)
		(element DA3 1
			(pin DA3 output)
			(conn DA3 DA3 ==> PPR_FRAME DA3)
		)
		(element DB7 1
			(pin DB7 output)
			(conn DB7 DB7 ==> PPR_FRAME DB7)
		)
		(element DB52 1
			(pin DB52 output)
			(conn DB52 DB52 ==> PPR_FRAME DB52)
		)
		(element DB61 1
			(pin DB61 output)
			(conn DB61 DB61 ==> PPR_FRAME DB61)
		)
		(element DB12 1
			(pin DB12 output)
			(conn DB12 DB12 ==> PPR_FRAME DB12)
		)
		(element DB69 1
			(pin DB69 output)
			(conn DB69 DB69 ==> PPR_FRAME DB69)
		)
		(element DB32 1
			(pin DB32 output)
			(conn DB32 DB32 ==> PPR_FRAME DB32)
		)
		(element SHIFTB 1
			(pin SHIFTB output)
			(conn SHIFTB SHIFTB ==> PPR_FRAME SHIFTB)
		)
		(element DB71 1
			(pin DB71 output)
			(conn DB71 DB71 ==> PPR_FRAME DB71)
		)
		(element DB27 1
			(pin DB27 output)
			(conn DB27 DB27 ==> PPR_FRAME DB27)
		)
		(element DB75 1
			(pin DB75 output)
			(conn DB75 DB75 ==> PPR_FRAME DB75)
		)
		(element DA0 1
			(pin DA0 output)
			(conn DA0 DA0 ==> PPR_FRAME DA0)
		)
		(element DA51 1
			(pin DA51 output)
			(conn DA51 DA51 ==> PPR_FRAME DA51)
		)
		(element DA52 1
			(pin DA52 output)
			(conn DA52 DA52 ==> PPR_FRAME DA52)
		)
		(element DA36 1
			(pin DA36 output)
			(conn DA36 DA36 ==> PPR_FRAME DA36)
		)
		(element DA30 1
			(pin DA30 output)
			(conn DA30 DA30 ==> PPR_FRAME DA30)
		)
		(element DA44 1
			(pin DA44 output)
			(conn DA44 DA44 ==> PPR_FRAME DA44)
		)
		(element DB53 1
			(pin DB53 output)
			(conn DB53 DB53 ==> PPR_FRAME DB53)
		)
		(element DB72 1
			(pin DB72 output)
			(conn DB72 DB72 ==> PPR_FRAME DB72)
		)
		(element DB48 1
			(pin DB48 output)
			(conn DB48 DB48 ==> PPR_FRAME DB48)
		)
		(element DB59 1
			(pin DB59 output)
			(conn DB59 DB59 ==> PPR_FRAME DB59)
		)
		(element DB8 1
			(pin DB8 output)
			(conn DB8 DB8 ==> PPR_FRAME DB8)
		)
		(element DA29 1
			(pin DA29 output)
			(conn DA29 DA29 ==> PPR_FRAME DA29)
		)
		(element DA78 1
			(pin DA78 output)
			(conn DA78 DA78 ==> PPR_FRAME DA78)
		)
		(element DA49 1
			(pin DA49 output)
			(conn DA49 DA49 ==> PPR_FRAME DA49)
		)
		(element DB18 1
			(pin DB18 output)
			(conn DB18 DB18 ==> PPR_FRAME DB18)
		)
		(element DB44 1
			(pin DB44 output)
			(conn DB44 DB44 ==> PPR_FRAME DB44)
		)
		(element DB1 1
			(pin DB1 output)
			(conn DB1 DB1 ==> PPR_FRAME DB1)
		)
		(element DB78 1
			(pin DB78 output)
			(conn DB78 DB78 ==> PPR_FRAME DB78)
		)
		(element DA18 1
			(pin DA18 output)
			(conn DA18 DA18 ==> PPR_FRAME DA18)
		)
		(element DA4 1
			(pin DA4 output)
			(conn DA4 DA4 ==> PPR_FRAME DA4)
		)
		(element DA45 1
			(pin DA45 output)
			(conn DA45 DA45 ==> PPR_FRAME DA45)
		)
		(element DB74 1
			(pin DB74 output)
			(conn DB74 DB74 ==> PPR_FRAME DB74)
		)
		(element DB77 1
			(pin DB77 output)
			(conn DB77 DB77 ==> PPR_FRAME DB77)
		)
		(element DB17 1
			(pin DB17 output)
			(conn DB17 DB17 ==> PPR_FRAME DB17)
		)
		(element DA26 1
			(pin DA26 output)
			(conn DA26 DA26 ==> PPR_FRAME DA26)
		)
		(element DA57 1
			(pin DA57 output)
			(conn DA57 DA57 ==> PPR_FRAME DA57)
		)
		(element DB60 1
			(pin DB60 output)
			(conn DB60 DB60 ==> PPR_FRAME DB60)
		)
		(element DB30 1
			(pin DB30 output)
			(conn DB30 DB30 ==> PPR_FRAME DB30)
		)
		(element DA75 1
			(pin DA75 output)
			(conn DA75 DA75 ==> PPR_FRAME DA75)
		)
		(element DB26 1
			(pin DB26 output)
			(conn DB26 DB26 ==> PPR_FRAME DB26)
		)
		(element DB37 1
			(pin DB37 output)
			(conn DB37 DB37 ==> PPR_FRAME DB37)
		)
		(element DB64 1
			(pin DB64 output)
			(conn DB64 DB64 ==> PPR_FRAME DB64)
		)
		(element DA9 1
			(pin DA9 output)
			(conn DA9 DA9 ==> PPR_FRAME DA9)
		)
		(element DB33 1
			(pin DB33 output)
			(conn DB33 DB33 ==> PPR_FRAME DB33)
		)
		(element DA71 1
			(pin DA71 output)
			(conn DA71 DA71 ==> PPR_FRAME DA71)
		)
		(element DA53 1
			(pin DA53 output)
			(conn DA53 DA53 ==> PPR_FRAME DA53)
		)
		(element DB23 1
			(pin DB23 output)
			(conn DB23 DB23 ==> PPR_FRAME DB23)
		)
		(element DA64 1
			(pin DA64 output)
			(conn DA64 DA64 ==> PPR_FRAME DA64)
		)
		(element DA10 1
			(pin DA10 output)
			(conn DA10 DA10 ==> PPR_FRAME DA10)
		)
		(element DH1 1
			(pin DH1 output)
			(conn DH1 DH1 ==> PPR_FRAME DH1)
		)
		(element DA58 1
			(pin DA58 output)
			(conn DA58 DA58 ==> PPR_FRAME DA58)
		)
		(element DA76 1
			(pin DA76 output)
			(conn DA76 DA76 ==> PPR_FRAME DA76)
		)
		(element ENB 1
			(pin ENB output)
			(conn ENB ENB ==> PPR_FRAME ENB)
		)
		(element CTLB 1
			(pin CTLB output)
			(conn CTLB CTLB ==> PPR_FRAME CTLB)
		)
	)
	(primitive_def RAMB18E1 158 182
		(pin RDERR RDERR output)
		(pin ADDRATIEHIGH1 ADDRATIEHIGH1 input)
		(pin ADDRATIEHIGH0 ADDRATIEHIGH0 input)
		(pin WEBWE7 WEBWE7 input)
		(pin WEBWE6 WEBWE6 input)
		(pin WEBWE5 WEBWE5 input)
		(pin WEBWE4 WEBWE4 input)
		(pin WEBWE3 WEBWE3 input)
		(pin WEBWE2 WEBWE2 input)
		(pin WEBWE1 WEBWE1 input)
		(pin WEBWE0 WEBWE0 input)
		(pin DOPADOP1 DOPADOP1 output)
		(pin DOPADOP0 DOPADOP0 output)
		(pin RSTRAMARSTRAM RSTRAMARSTRAM input)
		(pin ALMOSTEMPTY ALMOSTEMPTY output)
		(pin REGCLKB REGCLKB input)
		(pin ADDRARDADDR13 ADDRARDADDR13 input)
		(pin ADDRARDADDR12 ADDRARDADDR12 input)
		(pin ADDRARDADDR11 ADDRARDADDR11 input)
		(pin ADDRARDADDR10 ADDRARDADDR10 input)
		(pin ADDRARDADDR9 ADDRARDADDR9 input)
		(pin ADDRARDADDR8 ADDRARDADDR8 input)
		(pin ADDRARDADDR7 ADDRARDADDR7 input)
		(pin ADDRARDADDR6 ADDRARDADDR6 input)
		(pin ADDRARDADDR5 ADDRARDADDR5 input)
		(pin ADDRARDADDR4 ADDRARDADDR4 input)
		(pin ADDRARDADDR3 ADDRARDADDR3 input)
		(pin ADDRARDADDR2 ADDRARDADDR2 input)
		(pin ADDRARDADDR1 ADDRARDADDR1 input)
		(pin ADDRARDADDR0 ADDRARDADDR0 input)
		(pin WRCOUNT11 WRCOUNT11 output)
		(pin WRCOUNT10 WRCOUNT10 output)
		(pin WRCOUNT9 WRCOUNT9 output)
		(pin WRCOUNT8 WRCOUNT8 output)
		(pin WRCOUNT7 WRCOUNT7 output)
		(pin WRCOUNT6 WRCOUNT6 output)
		(pin WRCOUNT5 WRCOUNT5 output)
		(pin WRCOUNT4 WRCOUNT4 output)
		(pin WRCOUNT3 WRCOUNT3 output)
		(pin WRCOUNT2 WRCOUNT2 output)
		(pin WRCOUNT1 WRCOUNT1 output)
		(pin WRCOUNT0 WRCOUNT0 output)
		(pin REGCEAREGCE REGCEAREGCE input)
		(pin RDCOUNT11 RDCOUNT11 output)
		(pin RDCOUNT10 RDCOUNT10 output)
		(pin RDCOUNT9 RDCOUNT9 output)
		(pin RDCOUNT8 RDCOUNT8 output)
		(pin RDCOUNT7 RDCOUNT7 output)
		(pin RDCOUNT6 RDCOUNT6 output)
		(pin RDCOUNT5 RDCOUNT5 output)
		(pin RDCOUNT4 RDCOUNT4 output)
		(pin RDCOUNT3 RDCOUNT3 output)
		(pin RDCOUNT2 RDCOUNT2 output)
		(pin RDCOUNT1 RDCOUNT1 output)
		(pin RDCOUNT0 RDCOUNT0 output)
		(pin ADDRBWRADDR13 ADDRBWRADDR13 input)
		(pin ADDRBWRADDR12 ADDRBWRADDR12 input)
		(pin ADDRBWRADDR11 ADDRBWRADDR11 input)
		(pin ADDRBWRADDR10 ADDRBWRADDR10 input)
		(pin ADDRBWRADDR9 ADDRBWRADDR9 input)
		(pin ADDRBWRADDR8 ADDRBWRADDR8 input)
		(pin ADDRBWRADDR7 ADDRBWRADDR7 input)
		(pin ADDRBWRADDR6 ADDRBWRADDR6 input)
		(pin ADDRBWRADDR5 ADDRBWRADDR5 input)
		(pin ADDRBWRADDR4 ADDRBWRADDR4 input)
		(pin ADDRBWRADDR3 ADDRBWRADDR3 input)
		(pin ADDRBWRADDR2 ADDRBWRADDR2 input)
		(pin ADDRBWRADDR1 ADDRBWRADDR1 input)
		(pin ADDRBWRADDR0 ADDRBWRADDR0 input)
		(pin DIPADIP1 DIPADIP1 input)
		(pin DIPADIP0 DIPADIP0 input)
		(pin RSTREGB RSTREGB input)
		(pin CLKBWRCLK CLKBWRCLK input)
		(pin REGCLKARDRCLK REGCLKARDRCLK input)
		(pin EMPTY EMPTY output)
		(pin FULL FULL output)
		(pin DOADO15 DOADO15 output)
		(pin DOADO14 DOADO14 output)
		(pin DOADO13 DOADO13 output)
		(pin DOADO12 DOADO12 output)
		(pin DOADO11 DOADO11 output)
		(pin DOADO10 DOADO10 output)
		(pin DOADO9 DOADO9 output)
		(pin DOADO8 DOADO8 output)
		(pin DOADO7 DOADO7 output)
		(pin DOADO6 DOADO6 output)
		(pin DOADO5 DOADO5 output)
		(pin DOADO4 DOADO4 output)
		(pin DOADO3 DOADO3 output)
		(pin DOADO2 DOADO2 output)
		(pin DOADO1 DOADO1 output)
		(pin DOADO0 DOADO0 output)
		(pin CLKARDCLK CLKARDCLK input)
		(pin RSTRAMB RSTRAMB input)
		(pin WEA3 WEA3 input)
		(pin WEA2 WEA2 input)
		(pin WEA1 WEA1 input)
		(pin WEA0 WEA0 input)
		(pin WRERR WRERR output)
		(pin ENBWREN ENBWREN input)
		(pin RSTREGARSTREG RSTREGARSTREG input)
		(pin DOPBDOP1 DOPBDOP1 output)
		(pin DOPBDOP0 DOPBDOP0 output)
		(pin DIPBDIP1 DIPBDIP1 input)
		(pin DIPBDIP0 DIPBDIP0 input)
		(pin ALMOSTFULL ALMOSTFULL output)
		(pin DIBDI15 DIBDI15 input)
		(pin DIBDI14 DIBDI14 input)
		(pin DIBDI13 DIBDI13 input)
		(pin DIBDI12 DIBDI12 input)
		(pin DIBDI11 DIBDI11 input)
		(pin DIBDI10 DIBDI10 input)
		(pin DIBDI9 DIBDI9 input)
		(pin DIBDI8 DIBDI8 input)
		(pin DIBDI7 DIBDI7 input)
		(pin DIBDI6 DIBDI6 input)
		(pin DIBDI5 DIBDI5 input)
		(pin DIBDI4 DIBDI4 input)
		(pin DIBDI3 DIBDI3 input)
		(pin DIBDI2 DIBDI2 input)
		(pin DIBDI1 DIBDI1 input)
		(pin DIBDI0 DIBDI0 input)
		(pin DIADI15 DIADI15 input)
		(pin DIADI14 DIADI14 input)
		(pin DIADI13 DIADI13 input)
		(pin DIADI12 DIADI12 input)
		(pin DIADI11 DIADI11 input)
		(pin DIADI10 DIADI10 input)
		(pin DIADI9 DIADI9 input)
		(pin DIADI8 DIADI8 input)
		(pin DIADI7 DIADI7 input)
		(pin DIADI6 DIADI6 input)
		(pin DIADI5 DIADI5 input)
		(pin DIADI4 DIADI4 input)
		(pin DIADI3 DIADI3 input)
		(pin DIADI2 DIADI2 input)
		(pin DIADI1 DIADI1 input)
		(pin DIADI0 DIADI0 input)
		(pin ENARDEN ENARDEN input)
		(pin DOBDO15 DOBDO15 output)
		(pin DOBDO14 DOBDO14 output)
		(pin DOBDO13 DOBDO13 output)
		(pin DOBDO12 DOBDO12 output)
		(pin DOBDO11 DOBDO11 output)
		(pin DOBDO10 DOBDO10 output)
		(pin DOBDO9 DOBDO9 output)
		(pin DOBDO8 DOBDO8 output)
		(pin DOBDO7 DOBDO7 output)
		(pin DOBDO6 DOBDO6 output)
		(pin DOBDO5 DOBDO5 output)
		(pin DOBDO4 DOBDO4 output)
		(pin DOBDO3 DOBDO3 output)
		(pin DOBDO2 DOBDO2 output)
		(pin DOBDO1 DOBDO1 output)
		(pin DOBDO0 DOBDO0 output)
		(pin REGCEB REGCEB input)
		(pin ADDRBTIEHIGH1 ADDRBTIEHIGH1 input)
		(pin ADDRBTIEHIGH0 ADDRBTIEHIGH0 input)
		(element ENARDEN 1
			(pin ENARDEN output)
			(conn ENARDEN ENARDEN ==> ENARDENINV ENARDEN)
			(conn ENARDEN ENARDEN ==> ENARDENINV ENARDEN_B)
		)
		(element DOBDO6 1
			(pin DOBDO6 input)
			(conn DOBDO6 DOBDO6 <== RAMB18E1 DOBDO6)
		)
		(element DOADO14 1
			(pin DOADO14 input)
			(conn DOADO14 DOADO14 <== RAMB18E1 DOADO14)
		)
		(element ADDRARDADDR6 1
			(pin ADDRARDADDR6 output)
			(conn ADDRARDADDR6 ADDRARDADDR6 ==> RAMB18E1 ADDRARDADDR6)
		)
		(element DIBDI10 1
			(pin DIBDI10 output)
			(conn DIBDI10 DIBDI10 ==> RAMB18E1 DIBDI10)
		)
		(element ENBWREN 1
			(pin ENBWREN output)
			(conn ENBWREN ENBWREN ==> ENBWRENINV ENBWREN)
			(conn ENBWREN ENBWREN ==> ENBWRENINV ENBWREN_B)
		)
		(element DIADI9 1
			(pin DIADI9 output)
			(conn DIADI9 DIADI9 ==> RAMB18E1 DIADI9)
		)
		(element ADDRBWRADDR4 1
			(pin ADDRBWRADDR4 output)
			(conn ADDRBWRADDR4 ADDRBWRADDR4 ==> RAMB18E1 ADDRBWRADDR4)
		)
		(element RSTREG_PRIORITY_A 0
			(cfg REGCE RSTREG)
		)
		(element DIADI10 1
			(pin DIADI10 output)
			(conn DIADI10 DIADI10 ==> RAMB18E1 DIADI10)
		)
		(element DIADI15 1
			(pin DIADI15 output)
			(conn DIADI15 DIADI15 ==> RAMB18E1 DIADI15)
		)
		(element WRITE_WIDTH_A 0
			(cfg 0 18 1 4 2 9)
		)
		(element DOBDO8 1
			(pin DOBDO8 input)
			(conn DOBDO8 DOBDO8 <== RAMB18E1 DOBDO8)
		)
		(element DOADO9 1
			(pin DOADO9 input)
			(conn DOADO9 DOADO9 <== RAMB18E1 DOADO9)
		)
		(element REGCLKARDRCLKINV 3
			(pin OUT output)
			(pin REGCLKARDRCLK input)
			(pin REGCLKARDRCLK_B input)
			(cfg REGCLKARDRCLK REGCLKARDRCLK_B)
			(conn REGCLKARDRCLKINV OUT ==> RAMB18E1 REGCLKARDRCLK)
			(conn REGCLKARDRCLKINV REGCLKARDRCLK <== REGCLKARDRCLK REGCLKARDRCLK)
			(conn REGCLKARDRCLKINV REGCLKARDRCLK_B <== REGCLKARDRCLK REGCLKARDRCLK)
		)
		(element RSTREGARSTREGINV 3
			(pin OUT output)
			(pin RSTREGARSTREG input)
			(pin RSTREGARSTREG_B input)
			(cfg RSTREGARSTREG RSTREGARSTREG_B)
			(conn RSTREGARSTREGINV OUT ==> RAMB18E1 RSTREGARSTREG)
			(conn RSTREGARSTREGINV RSTREGARSTREG <== RSTREGARSTREG RSTREGARSTREG)
			(conn RSTREGARSTREGINV RSTREGARSTREG_B <== RSTREGARSTREG RSTREGARSTREG)
		)
		(element ADDRBWRADDR8 1
			(pin ADDRBWRADDR8 output)
			(conn ADDRBWRADDR8 ADDRBWRADDR8 ==> RAMB18E1 ADDRBWRADDR8)
		)
		(element DIBDI9 1
			(pin DIBDI9 output)
			(conn DIBDI9 DIBDI9 ==> RAMB18E1 DIBDI9)
		)
		(element ADDRBWRADDR0 1
			(pin ADDRBWRADDR0 output)
			(conn ADDRBWRADDR0 ADDRBWRADDR0 ==> RAMB18E1 ADDRBWRADDR0)
		)
		(element RSTRAMBINV 3
			(pin OUT output)
			(pin RSTRAMB input)
			(pin RSTRAMB_B input)
			(cfg RSTRAMB RSTRAMB_B)
			(conn RSTRAMBINV OUT ==> RAMB18E1 RSTRAMB)
			(conn RSTRAMBINV RSTRAMB <== RSTRAMB RSTRAMB)
			(conn RSTRAMBINV RSTRAMB_B <== RSTRAMB RSTRAMB)
		)
		(element ADDRARDADDR3 1
			(pin ADDRARDADDR3 output)
			(conn ADDRARDADDR3 ADDRARDADDR3 ==> RAMB18E1 ADDRARDADDR3)
		)
		(element READ_WIDTH_B 0
			(cfg 0 18 1 4 2 9)
		)
		(element DOADO0 1
			(pin DOADO0 input)
			(conn DOADO0 DOADO0 <== RAMB18E1 DOADO0)
		)
		(element ADDRARDADDR9 1
			(pin ADDRARDADDR9 output)
			(conn ADDRARDADDR9 ADDRARDADDR9 ==> RAMB18E1 ADDRARDADDR9)
		)
		(element DIBDI15 1
			(pin DIBDI15 output)
			(conn DIBDI15 DIBDI15 ==> RAMB18E1 DIBDI15)
		)
		(element DIADI2 1
			(pin DIADI2 output)
			(conn DIADI2 DIADI2 ==> RAMB18E1 DIADI2)
		)
		(element WEBWE2 1
			(pin WEBWE2 output)
			(conn WEBWE2 WEBWE2 ==> RAMB18E1 WEBWE2)
		)
		(element ADDRBWRADDR13 1
			(pin ADDRBWRADDR13 output)
			(conn ADDRBWRADDR13 ADDRBWRADDR13 ==> RAMB18E1 ADDRBWRADDR13)
		)
		(element DOPADOP1 1
			(pin DOPADOP1 input)
			(conn DOPADOP1 DOPADOP1 <== RAMB18E1 DOPADOP1)
		)
		(element DIADI5 1
			(pin DIADI5 output)
			(conn DIADI5 DIADI5 ==> RAMB18E1 DIADI5)
		)
		(element DOADO12 1
			(pin DOADO12 input)
			(conn DOADO12 DOADO12 <== RAMB18E1 DOADO12)
		)
		(element REGCLKARDRCLK 1
			(pin REGCLKARDRCLK output)
			(conn REGCLKARDRCLK REGCLKARDRCLK ==> REGCLKARDRCLKINV REGCLKARDRCLK)
			(conn REGCLKARDRCLK REGCLKARDRCLK ==> REGCLKARDRCLKINV REGCLKARDRCLK_B)
		)
		(element WEA3 1
			(pin WEA3 output)
			(conn WEA3 WEA3 ==> RAMB18E1 WEA3)
		)
		(element DIBDI2 1
			(pin DIBDI2 output)
			(conn DIBDI2 DIBDI2 ==> RAMB18E1 DIBDI2)
		)
		(element DOADO6 1
			(pin DOADO6 input)
			(conn DOADO6 DOADO6 <== RAMB18E1 DOADO6)
		)
		(element REGCLKBINV 3
			(pin OUT output)
			(pin REGCLKB input)
			(pin REGCLKB_B input)
			(cfg REGCLKB REGCLKB_B)
			(conn REGCLKBINV OUT ==> RAMB18E1 REGCLKB)
			(conn REGCLKBINV REGCLKB <== REGCLKB REGCLKB)
			(conn REGCLKBINV REGCLKB_B <== REGCLKB REGCLKB)
		)
		(element DIBDI12 1
			(pin DIBDI12 output)
			(conn DIBDI12 DIBDI12 ==> RAMB18E1 DIBDI12)
		)
		(element ENBWRENINV 3
			(pin OUT output)
			(pin ENBWREN input)
			(pin ENBWREN_B input)
			(cfg ENBWREN ENBWREN_B)
			(conn ENBWRENINV OUT ==> RAMB18E1 ENBWREN)
			(conn ENBWRENINV ENBWREN <== ENBWREN ENBWREN)
			(conn ENBWRENINV ENBWREN_B <== ENBWREN ENBWREN)
		)
		(element WEBWE4 1
			(pin WEBWE4 output)
			(conn WEBWE4 WEBWE4 ==> RAMB18E1 WEBWE4)
		)
		(element DIPADIP0 1
			(pin DIPADIP0 output)
			(conn DIPADIP0 DIPADIP0 ==> RAMB18E1 DIPADIP0)
		)
		(element DOBDO11 1
			(pin DOBDO11 input)
			(conn DOBDO11 DOBDO11 <== RAMB18E1 DOBDO11)
		)
		(element DIPADIP1 1
			(pin DIPADIP1 output)
			(conn DIPADIP1 DIPADIP1 ==> RAMB18E1 DIPADIP1)
		)
		(element WEA0 1
			(pin WEA0 output)
			(conn WEA0 WEA0 ==> RAMB18E1 WEA0)
		)
		(element DIADI1 1
			(pin DIADI1 output)
			(conn DIADI1 DIADI1 ==> RAMB18E1 DIADI1)
		)
		(element WEBWE6 1
			(pin WEBWE6 output)
			(conn WEBWE6 WEBWE6 ==> RAMB18E1 WEBWE6)
		)
		(element RSTRAMB 1
			(pin RSTRAMB output)
			(conn RSTRAMB RSTRAMB ==> RSTRAMBINV RSTRAMB)
			(conn RSTRAMB RSTRAMB ==> RSTRAMBINV RSTRAMB_B)
		)
		(element ADDRBWRADDR3 1
			(pin ADDRBWRADDR3 output)
			(conn ADDRBWRADDR3 ADDRBWRADDR3 ==> RAMB18E1 ADDRBWRADDR3)
		)
		(element RSTRAMARSTRAM 1
			(pin RSTRAMARSTRAM output)
			(conn RSTRAMARSTRAM RSTRAMARSTRAM ==> RSTRAMARSTRAMINV RSTRAMARSTRAM)
			(conn RSTRAMARSTRAM RSTRAMARSTRAM ==> RSTRAMARSTRAMINV RSTRAMARSTRAM_B)
		)
		(element DOADO2 1
			(pin DOADO2 input)
			(conn DOADO2 DOADO2 <== RAMB18E1 DOADO2)
		)
		(element DIADI11 1
			(pin DIADI11 output)
			(conn DIADI11 DIADI11 ==> RAMB18E1 DIADI11)
		)
		(element DIPBDIP0 1
			(pin DIPBDIP0 output)
			(conn DIPBDIP0 DIPBDIP0 ==> RAMB18E1 DIPBDIP0)
		)
		(element ADDRARDADDR0 1
			(pin ADDRARDADDR0 output)
			(conn ADDRARDADDR0 ADDRARDADDR0 ==> RAMB18E1 ADDRARDADDR0)
		)
		(element DIBDI5 1
			(pin DIBDI5 output)
			(conn DIBDI5 DIBDI5 ==> RAMB18E1 DIBDI5)
		)
		(element DIBDI8 1
			(pin DIBDI8 output)
			(conn DIBDI8 DIBDI8 ==> RAMB18E1 DIBDI8)
		)
		(element DIADI6 1
			(pin DIADI6 output)
			(conn DIADI6 DIADI6 ==> RAMB18E1 DIADI6)
		)
		(element READ_WIDTH_A 0
			(cfg 0 18 1 4 2 9 36)
		)
		(element DIADI4 1
			(pin DIADI4 output)
			(conn DIADI4 DIADI4 ==> RAMB18E1 DIADI4)
		)
		(element DOADO1 1
			(pin DOADO1 input)
			(conn DOADO1 DOADO1 <== RAMB18E1 DOADO1)
		)
		(element ADDRBWRADDR11 1
			(pin ADDRBWRADDR11 output)
			(conn ADDRBWRADDR11 ADDRBWRADDR11 ==> RAMB18E1 ADDRBWRADDR11)
		)
		(element DOBDO13 1
			(pin DOBDO13 input)
			(conn DOBDO13 DOBDO13 <== RAMB18E1 DOBDO13)
		)
		(element CLKARDCLK 1
			(pin CLKARDCLK output)
			(conn CLKARDCLK CLKARDCLK ==> CLKARDCLKINV CLKARDCLK)
			(conn CLKARDCLK CLKARDCLK ==> CLKARDCLKINV CLKARDCLK_B)
		)
		(element DOBDO2 1
			(pin DOBDO2 input)
			(conn DOBDO2 DOBDO2 <== RAMB18E1 DOBDO2)
		)
		(element DOBDO7 1
			(pin DOBDO7 input)
			(conn DOBDO7 DOBDO7 <== RAMB18E1 DOBDO7)
		)
		(element ADDRARDADDR13 1
			(pin ADDRARDADDR13 output)
			(conn ADDRARDADDR13 ADDRARDADDR13 ==> RAMB18E1 ADDRARDADDR13)
		)
		(element DOADO11 1
			(pin DOADO11 input)
			(conn DOADO11 DOADO11 <== RAMB18E1 DOADO11)
		)
		(element ENARDENINV 3
			(pin OUT output)
			(pin ENARDEN input)
			(pin ENARDEN_B input)
			(cfg ENARDEN ENARDEN_B)
			(conn ENARDENINV OUT ==> RAMB18E1 ENARDEN)
			(conn ENARDENINV ENARDEN <== ENARDEN ENARDEN)
			(conn ENARDENINV ENARDEN_B <== ENARDEN ENARDEN)
		)
		(element ADDRARDADDR4 1
			(pin ADDRARDADDR4 output)
			(conn ADDRARDADDR4 ADDRARDADDR4 ==> RAMB18E1 ADDRARDADDR4)
		)
		(element DOBDO10 1
			(pin DOBDO10 input)
			(conn DOBDO10 DOBDO10 <== RAMB18E1 DOBDO10)
		)
		(element DOBDO5 1
			(pin DOBDO5 input)
			(conn DOBDO5 DOBDO5 <== RAMB18E1 DOBDO5)
		)
		(element ADDRARDADDR10 1
			(pin ADDRARDADDR10 output)
			(conn ADDRARDADDR10 ADDRARDADDR10 ==> RAMB18E1 ADDRARDADDR10)
		)
		(element CLKARDCLKINV 3
			(pin OUT output)
			(pin CLKARDCLK input)
			(pin CLKARDCLK_B input)
			(cfg CLKARDCLK CLKARDCLK_B)
			(conn CLKARDCLKINV OUT ==> RAMB18E1 CLKARDCLK)
			(conn CLKARDCLKINV CLKARDCLK <== CLKARDCLK CLKARDCLK)
			(conn CLKARDCLKINV CLKARDCLK_B <== CLKARDCLK CLKARDCLK)
		)
		(element WEBWE3 1
			(pin WEBWE3 output)
			(conn WEBWE3 WEBWE3 ==> RAMB18E1 WEBWE3)
		)
		(element DIBDI3 1
			(pin DIBDI3 output)
			(conn DIBDI3 DIBDI3 ==> RAMB18E1 DIBDI3)
		)
		(element DIADI0 1
			(pin DIADI0 output)
			(conn DIADI0 DIADI0 ==> RAMB18E1 DIADI0)
		)
		(element CLKBWRCLK 1
			(pin CLKBWRCLK output)
			(conn CLKBWRCLK CLKBWRCLK ==> CLKBWRCLKINV CLKBWRCLK)
			(conn CLKBWRCLK CLKBWRCLK ==> CLKBWRCLKINV CLKBWRCLK_B)
		)
		(element RSTREGB 1
			(pin RSTREGB output)
			(conn RSTREGB RSTREGB ==> RSTREGBINV RSTREGB)
			(conn RSTREGB RSTREGB ==> RSTREGBINV RSTREGB_B)
		)
		(element DOBDO4 1
			(pin DOBDO4 input)
			(conn DOBDO4 DOBDO4 <== RAMB18E1 DOBDO4)
		)
		(element DOBDO12 1
			(pin DOBDO12 input)
			(conn DOBDO12 DOBDO12 <== RAMB18E1 DOBDO12)
		)
		(element ADDRBWRADDR2 1
			(pin ADDRBWRADDR2 output)
			(conn ADDRBWRADDR2 ADDRBWRADDR2 ==> RAMB18E1 ADDRBWRADDR2)
		)
		(element ADDRARDADDR12 1
			(pin ADDRARDADDR12 output)
			(conn ADDRARDADDR12 ADDRARDADDR12 ==> RAMB18E1 ADDRARDADDR12)
		)
		(element DOB_REG 0
			(cfg 0 1)
		)
		(element DOBDO15 1
			(pin DOBDO15 input)
			(conn DOBDO15 DOBDO15 <== RAMB18E1 DOBDO15)
		)
		(element DOADO3 1
			(pin DOADO3 input)
			(conn DOADO3 DOADO3 <== RAMB18E1 DOADO3)
		)
		(element DOA_REG 0
			(cfg 0 1)
		)
		(element WRITE_MODE_B 0
			(cfg WRITE_FIRST NO_CHANGE READ_FIRST)
		)
		(element ADDRARDADDR1 1
			(pin ADDRARDADDR1 output)
			(conn ADDRARDADDR1 ADDRARDADDR1 ==> RAMB18E1 ADDRARDADDR1)
		)
		(element RAMB18E1 128 # BEL
			(pin ADDRARDADDR0 input)
			(pin ADDRARDADDR1 input)
			(pin ADDRARDADDR2 input)
			(pin ADDRARDADDR3 input)
			(pin ADDRARDADDR4 input)
			(pin ADDRARDADDR5 input)
			(pin ADDRARDADDR6 input)
			(pin ADDRARDADDR7 input)
			(pin ADDRARDADDR8 input)
			(pin ADDRARDADDR9 input)
			(pin ADDRARDADDR10 input)
			(pin ADDRARDADDR11 input)
			(pin ADDRARDADDR12 input)
			(pin ADDRARDADDR13 input)
			(pin ADDRATIEHIGH0 input)
			(pin ADDRATIEHIGH1 input)
			(pin ADDRBTIEHIGH0 input)
			(pin ADDRBTIEHIGH1 input)
			(pin ADDRBWRADDR0 input)
			(pin ADDRBWRADDR1 input)
			(pin ADDRBWRADDR2 input)
			(pin ADDRBWRADDR3 input)
			(pin ADDRBWRADDR4 input)
			(pin ADDRBWRADDR5 input)
			(pin ADDRBWRADDR6 input)
			(pin ADDRBWRADDR7 input)
			(pin ADDRBWRADDR8 input)
			(pin ADDRBWRADDR9 input)
			(pin ADDRBWRADDR10 input)
			(pin ADDRBWRADDR11 input)
			(pin ADDRBWRADDR12 input)
			(pin ADDRBWRADDR13 input)
			(pin CLKARDCLK input)
			(pin CLKBWRCLK input)
			(pin DIADI0 input)
			(pin DIADI1 input)
			(pin DIADI2 input)
			(pin DIADI3 input)
			(pin DIADI4 input)
			(pin DIADI5 input)
			(pin DIADI6 input)
			(pin DIADI7 input)
			(pin DIADI8 input)
			(pin DIADI9 input)
			(pin DIADI10 input)
			(pin DIADI11 input)
			(pin DIADI12 input)
			(pin DIADI13 input)
			(pin DIADI14 input)
			(pin DIADI15 input)
			(pin DIBDI0 input)
			(pin DIBDI1 input)
			(pin DIBDI2 input)
			(pin DIBDI3 input)
			(pin DIBDI4 input)
			(pin DIBDI5 input)
			(pin DIBDI6 input)
			(pin DIBDI7 input)
			(pin DIBDI8 input)
			(pin DIBDI9 input)
			(pin DIBDI10 input)
			(pin DIBDI11 input)
			(pin DIBDI12 input)
			(pin DIBDI13 input)
			(pin DIBDI14 input)
			(pin DIBDI15 input)
			(pin DIPADIP0 input)
			(pin DIPADIP1 input)
			(pin DIPBDIP0 input)
			(pin DIPBDIP1 input)
			(pin DOADO0 output)
			(pin DOADO1 output)
			(pin DOADO2 output)
			(pin DOADO3 output)
			(pin DOADO4 output)
			(pin DOADO5 output)
			(pin DOADO6 output)
			(pin DOADO7 output)
			(pin DOADO8 output)
			(pin DOADO9 output)
			(pin DOADO10 output)
			(pin DOADO11 output)
			(pin DOADO12 output)
			(pin DOADO13 output)
			(pin DOADO14 output)
			(pin DOADO15 output)
			(pin DOBDO0 output)
			(pin DOBDO1 output)
			(pin DOBDO2 output)
			(pin DOBDO3 output)
			(pin DOBDO4 output)
			(pin DOBDO5 output)
			(pin DOBDO6 output)
			(pin DOBDO7 output)
			(pin DOBDO8 output)
			(pin DOBDO9 output)
			(pin DOBDO10 output)
			(pin DOBDO11 output)
			(pin DOBDO12 output)
			(pin DOBDO13 output)
			(pin DOBDO14 output)
			(pin DOBDO15 output)
			(pin DOPADOP0 output)
			(pin DOPADOP1 output)
			(pin DOPBDOP0 output)
			(pin DOPBDOP1 output)
			(pin ENARDEN input)
			(pin ENBWREN input)
			(pin REGCEAREGCE input)
			(pin REGCEB input)
			(pin REGCLKARDRCLK input)
			(pin REGCLKB input)
			(pin RSTRAMARSTRAM input)
			(pin RSTRAMB input)
			(pin RSTREGARSTREG input)
			(pin RSTREGB input)
			(pin WEA0 input)
			(pin WEA1 input)
			(pin WEA2 input)
			(pin WEA3 input)
			(pin WEBWE0 input)
			(pin WEBWE1 input)
			(pin WEBWE2 input)
			(pin WEBWE3 input)
			(pin WEBWE4 input)
			(pin WEBWE5 input)
			(pin WEBWE6 input)
			(pin WEBWE7 input)
			(conn RAMB18E1 DOADO0 ==> DOADO0 DOADO0)
			(conn RAMB18E1 DOADO1 ==> DOADO1 DOADO1)
			(conn RAMB18E1 DOADO2 ==> DOADO2 DOADO2)
			(conn RAMB18E1 DOADO3 ==> DOADO3 DOADO3)
			(conn RAMB18E1 DOADO4 ==> DOADO4 DOADO4)
			(conn RAMB18E1 DOADO5 ==> DOADO5 DOADO5)
			(conn RAMB18E1 DOADO6 ==> DOADO6 DOADO6)
			(conn RAMB18E1 DOADO7 ==> DOADO7 DOADO7)
			(conn RAMB18E1 DOADO8 ==> DOADO8 DOADO8)
			(conn RAMB18E1 DOADO9 ==> DOADO9 DOADO9)
			(conn RAMB18E1 DOADO10 ==> DOADO10 DOADO10)
			(conn RAMB18E1 DOADO11 ==> DOADO11 DOADO11)
			(conn RAMB18E1 DOADO12 ==> DOADO12 DOADO12)
			(conn RAMB18E1 DOADO13 ==> DOADO13 DOADO13)
			(conn RAMB18E1 DOADO14 ==> DOADO14 DOADO14)
			(conn RAMB18E1 DOADO15 ==> DOADO15 DOADO15)
			(conn RAMB18E1 DOBDO0 ==> DOBDO0 DOBDO0)
			(conn RAMB18E1 DOBDO1 ==> DOBDO1 DOBDO1)
			(conn RAMB18E1 DOBDO2 ==> DOBDO2 DOBDO2)
			(conn RAMB18E1 DOBDO3 ==> DOBDO3 DOBDO3)
			(conn RAMB18E1 DOBDO4 ==> DOBDO4 DOBDO4)
			(conn RAMB18E1 DOBDO5 ==> DOBDO5 DOBDO5)
			(conn RAMB18E1 DOBDO6 ==> DOBDO6 DOBDO6)
			(conn RAMB18E1 DOBDO7 ==> DOBDO7 DOBDO7)
			(conn RAMB18E1 DOBDO8 ==> DOBDO8 DOBDO8)
			(conn RAMB18E1 DOBDO9 ==> DOBDO9 DOBDO9)
			(conn RAMB18E1 DOBDO10 ==> DOBDO10 DOBDO10)
			(conn RAMB18E1 DOBDO11 ==> DOBDO11 DOBDO11)
			(conn RAMB18E1 DOBDO12 ==> DOBDO12 DOBDO12)
			(conn RAMB18E1 DOBDO13 ==> DOBDO13 DOBDO13)
			(conn RAMB18E1 DOBDO14 ==> DOBDO14 DOBDO14)
			(conn RAMB18E1 DOBDO15 ==> DOBDO15 DOBDO15)
			(conn RAMB18E1 DOPADOP0 ==> DOPADOP0 DOPADOP0)
			(conn RAMB18E1 DOPADOP1 ==> DOPADOP1 DOPADOP1)
			(conn RAMB18E1 DOPBDOP0 ==> DOPBDOP0 DOPBDOP0)
			(conn RAMB18E1 DOPBDOP1 ==> DOPBDOP1 DOPBDOP1)
			(conn RAMB18E1 ADDRARDADDR0 <== ADDRARDADDR0 ADDRARDADDR0)
			(conn RAMB18E1 ADDRARDADDR1 <== ADDRARDADDR1 ADDRARDADDR1)
			(conn RAMB18E1 ADDRARDADDR2 <== ADDRARDADDR2 ADDRARDADDR2)
			(conn RAMB18E1 ADDRARDADDR3 <== ADDRARDADDR3 ADDRARDADDR3)
			(conn RAMB18E1 ADDRARDADDR4 <== ADDRARDADDR4 ADDRARDADDR4)
			(conn RAMB18E1 ADDRARDADDR5 <== ADDRARDADDR5 ADDRARDADDR5)
			(conn RAMB18E1 ADDRARDADDR6 <== ADDRARDADDR6 ADDRARDADDR6)
			(conn RAMB18E1 ADDRARDADDR7 <== ADDRARDADDR7 ADDRARDADDR7)
			(conn RAMB18E1 ADDRARDADDR8 <== ADDRARDADDR8 ADDRARDADDR8)
			(conn RAMB18E1 ADDRARDADDR9 <== ADDRARDADDR9 ADDRARDADDR9)
			(conn RAMB18E1 ADDRARDADDR10 <== ADDRARDADDR10 ADDRARDADDR10)
			(conn RAMB18E1 ADDRARDADDR11 <== ADDRARDADDR11 ADDRARDADDR11)
			(conn RAMB18E1 ADDRARDADDR12 <== ADDRARDADDR12 ADDRARDADDR12)
			(conn RAMB18E1 ADDRARDADDR13 <== ADDRARDADDR13 ADDRARDADDR13)
			(conn RAMB18E1 ADDRATIEHIGH0 <== ADDRATIEHIGH0 ADDRATIEHIGH0)
			(conn RAMB18E1 ADDRATIEHIGH1 <== ADDRATIEHIGH1 ADDRATIEHIGH1)
			(conn RAMB18E1 ADDRBTIEHIGH0 <== ADDRBTIEHIGH0 ADDRBTIEHIGH0)
			(conn RAMB18E1 ADDRBTIEHIGH1 <== ADDRBTIEHIGH1 ADDRBTIEHIGH1)
			(conn RAMB18E1 ADDRBWRADDR0 <== ADDRBWRADDR0 ADDRBWRADDR0)
			(conn RAMB18E1 ADDRBWRADDR1 <== ADDRBWRADDR1 ADDRBWRADDR1)
			(conn RAMB18E1 ADDRBWRADDR2 <== ADDRBWRADDR2 ADDRBWRADDR2)
			(conn RAMB18E1 ADDRBWRADDR3 <== ADDRBWRADDR3 ADDRBWRADDR3)
			(conn RAMB18E1 ADDRBWRADDR4 <== ADDRBWRADDR4 ADDRBWRADDR4)
			(conn RAMB18E1 ADDRBWRADDR5 <== ADDRBWRADDR5 ADDRBWRADDR5)
			(conn RAMB18E1 ADDRBWRADDR6 <== ADDRBWRADDR6 ADDRBWRADDR6)
			(conn RAMB18E1 ADDRBWRADDR7 <== ADDRBWRADDR7 ADDRBWRADDR7)
			(conn RAMB18E1 ADDRBWRADDR8 <== ADDRBWRADDR8 ADDRBWRADDR8)
			(conn RAMB18E1 ADDRBWRADDR9 <== ADDRBWRADDR9 ADDRBWRADDR9)
			(conn RAMB18E1 ADDRBWRADDR10 <== ADDRBWRADDR10 ADDRBWRADDR10)
			(conn RAMB18E1 ADDRBWRADDR11 <== ADDRBWRADDR11 ADDRBWRADDR11)
			(conn RAMB18E1 ADDRBWRADDR12 <== ADDRBWRADDR12 ADDRBWRADDR12)
			(conn RAMB18E1 ADDRBWRADDR13 <== ADDRBWRADDR13 ADDRBWRADDR13)
			(conn RAMB18E1 CLKARDCLK <== CLKARDCLKINV OUT)
			(conn RAMB18E1 CLKBWRCLK <== CLKBWRCLKINV OUT)
			(conn RAMB18E1 DIADI0 <== DIADI0 DIADI0)
			(conn RAMB18E1 DIADI1 <== DIADI1 DIADI1)
			(conn RAMB18E1 DIADI2 <== DIADI2 DIADI2)
			(conn RAMB18E1 DIADI3 <== DIADI3 DIADI3)
			(conn RAMB18E1 DIADI4 <== DIADI4 DIADI4)
			(conn RAMB18E1 DIADI5 <== DIADI5 DIADI5)
			(conn RAMB18E1 DIADI6 <== DIADI6 DIADI6)
			(conn RAMB18E1 DIADI7 <== DIADI7 DIADI7)
			(conn RAMB18E1 DIADI8 <== DIADI8 DIADI8)
			(conn RAMB18E1 DIADI9 <== DIADI9 DIADI9)
			(conn RAMB18E1 DIADI10 <== DIADI10 DIADI10)
			(conn RAMB18E1 DIADI11 <== DIADI11 DIADI11)
			(conn RAMB18E1 DIADI12 <== DIADI12 DIADI12)
			(conn RAMB18E1 DIADI13 <== DIADI13 DIADI13)
			(conn RAMB18E1 DIADI14 <== DIADI14 DIADI14)
			(conn RAMB18E1 DIADI15 <== DIADI15 DIADI15)
			(conn RAMB18E1 DIBDI0 <== DIBDI0 DIBDI0)
			(conn RAMB18E1 DIBDI1 <== DIBDI1 DIBDI1)
			(conn RAMB18E1 DIBDI2 <== DIBDI2 DIBDI2)
			(conn RAMB18E1 DIBDI3 <== DIBDI3 DIBDI3)
			(conn RAMB18E1 DIBDI4 <== DIBDI4 DIBDI4)
			(conn RAMB18E1 DIBDI5 <== DIBDI5 DIBDI5)
			(conn RAMB18E1 DIBDI6 <== DIBDI6 DIBDI6)
			(conn RAMB18E1 DIBDI7 <== DIBDI7 DIBDI7)
			(conn RAMB18E1 DIBDI8 <== DIBDI8 DIBDI8)
			(conn RAMB18E1 DIBDI9 <== DIBDI9 DIBDI9)
			(conn RAMB18E1 DIBDI10 <== DIBDI10 DIBDI10)
			(conn RAMB18E1 DIBDI11 <== DIBDI11 DIBDI11)
			(conn RAMB18E1 DIBDI12 <== DIBDI12 DIBDI12)
			(conn RAMB18E1 DIBDI13 <== DIBDI13 DIBDI13)
			(conn RAMB18E1 DIBDI14 <== DIBDI14 DIBDI14)
			(conn RAMB18E1 DIBDI15 <== DIBDI15 DIBDI15)
			(conn RAMB18E1 DIPADIP0 <== DIPADIP0 DIPADIP0)
			(conn RAMB18E1 DIPADIP1 <== DIPADIP1 DIPADIP1)
			(conn RAMB18E1 DIPBDIP0 <== DIPBDIP0 DIPBDIP0)
			(conn RAMB18E1 DIPBDIP1 <== DIPBDIP1 DIPBDIP1)
			(conn RAMB18E1 ENARDEN <== ENARDENINV OUT)
			(conn RAMB18E1 ENBWREN <== ENBWRENINV OUT)
			(conn RAMB18E1 REGCEAREGCE <== REGCEAREGCE REGCEAREGCE)
			(conn RAMB18E1 REGCEB <== REGCEB REGCEB)
			(conn RAMB18E1 REGCLKARDRCLK <== REGCLKARDRCLKINV OUT)
			(conn RAMB18E1 REGCLKB <== REGCLKBINV OUT)
			(conn RAMB18E1 RSTRAMARSTRAM <== RSTRAMARSTRAMINV OUT)
			(conn RAMB18E1 RSTRAMB <== RSTRAMBINV OUT)
			(conn RAMB18E1 RSTREGARSTREG <== RSTREGARSTREGINV OUT)
			(conn RAMB18E1 RSTREGB <== RSTREGBINV OUT)
			(conn RAMB18E1 WEA0 <== WEA0 WEA0)
			(conn RAMB18E1 WEA1 <== WEA1 WEA1)
			(conn RAMB18E1 WEA2 <== WEA2 WEA2)
			(conn RAMB18E1 WEA3 <== WEA3 WEA3)
			(conn RAMB18E1 WEBWE0 <== WEBWE0 WEBWE0)
			(conn RAMB18E1 WEBWE1 <== WEBWE1 WEBWE1)
			(conn RAMB18E1 WEBWE2 <== WEBWE2 WEBWE2)
			(conn RAMB18E1 WEBWE3 <== WEBWE3 WEBWE3)
			(conn RAMB18E1 WEBWE4 <== WEBWE4 WEBWE4)
			(conn RAMB18E1 WEBWE5 <== WEBWE5 WEBWE5)
			(conn RAMB18E1 WEBWE6 <== WEBWE6 WEBWE6)
			(conn RAMB18E1 WEBWE7 <== WEBWE7 WEBWE7)
		)
		(element DIPBDIP1 1
			(pin DIPBDIP1 output)
			(conn DIPBDIP1 DIPBDIP1 ==> RAMB18E1 DIPBDIP1)
		)
		(element WEBWE0 1
			(pin WEBWE0 output)
			(conn WEBWE0 WEBWE0 ==> RAMB18E1 WEBWE0)
		)
		(element ADDRBWRADDR5 1
			(pin ADDRBWRADDR5 output)
			(conn ADDRBWRADDR5 ADDRBWRADDR5 ==> RAMB18E1 ADDRBWRADDR5)
		)
		(element WEBWE7 1
			(pin WEBWE7 output)
			(conn WEBWE7 WEBWE7 ==> RAMB18E1 WEBWE7)
		)
		(element DOPBDOP1 1
			(pin DOPBDOP1 input)
			(conn DOPBDOP1 DOPBDOP1 <== RAMB18E1 DOPBDOP1)
		)
		(element ADDRBWRADDR10 1
			(pin ADDRBWRADDR10 output)
			(conn ADDRBWRADDR10 ADDRBWRADDR10 ==> RAMB18E1 ADDRBWRADDR10)
		)
		(element DOBDO0 1
			(pin DOBDO0 input)
			(conn DOBDO0 DOBDO0 <== RAMB18E1 DOBDO0)
		)
		(element RAM_MODE 0
			(cfg SDP TDP)
		)
		(element ADDRBWRADDR6 1
			(pin ADDRBWRADDR6 output)
			(conn ADDRBWRADDR6 ADDRBWRADDR6 ==> RAMB18E1 ADDRBWRADDR6)
		)
		(element DOADO4 1
			(pin DOADO4 input)
			(conn DOADO4 DOADO4 <== RAMB18E1 DOADO4)
		)
		(element DIBDI7 1
			(pin DIBDI7 output)
			(conn DIBDI7 DIBDI7 ==> RAMB18E1 DIBDI7)
		)
		(element ADDRBWRADDR7 1
			(pin ADDRBWRADDR7 output)
			(conn ADDRBWRADDR7 ADDRBWRADDR7 ==> RAMB18E1 ADDRBWRADDR7)
		)
		(element DIBDI4 1
			(pin DIBDI4 output)
			(conn DIBDI4 DIBDI4 ==> RAMB18E1 DIBDI4)
		)
		(element DIADI12 1
			(pin DIADI12 output)
			(conn DIADI12 DIADI12 ==> RAMB18E1 DIADI12)
		)
		(element RSTREGBINV 3
			(pin OUT output)
			(pin RSTREGB input)
			(pin RSTREGB_B input)
			(cfg RSTREGB RSTREGB_B)
			(conn RSTREGBINV OUT ==> RAMB18E1 RSTREGB)
			(conn RSTREGBINV RSTREGB <== RSTREGB RSTREGB)
			(conn RSTREGBINV RSTREGB_B <== RSTREGB RSTREGB)
		)
		(element DIADI7 1
			(pin DIADI7 output)
			(conn DIADI7 DIADI7 ==> RAMB18E1 DIADI7)
		)
		(element RSTRAMARSTRAMINV 3
			(pin OUT output)
			(pin RSTRAMARSTRAM input)
			(pin RSTRAMARSTRAM_B input)
			(cfg RSTRAMARSTRAM RSTRAMARSTRAM_B)
			(conn RSTRAMARSTRAMINV OUT ==> RAMB18E1 RSTRAMARSTRAM)
			(conn RSTRAMARSTRAMINV RSTRAMARSTRAM <== RSTRAMARSTRAM RSTRAMARSTRAM)
			(conn RSTRAMARSTRAMINV RSTRAMARSTRAM_B <== RSTRAMARSTRAM RSTRAMARSTRAM)
		)
		(element ADDRATIEHIGH0 1
			(pin ADDRATIEHIGH0 output)
			(conn ADDRATIEHIGH0 ADDRATIEHIGH0 ==> RAMB18E1 ADDRATIEHIGH0)
		)
		(element REGCEAREGCE 1
			(pin REGCEAREGCE output)
			(conn REGCEAREGCE REGCEAREGCE ==> RAMB18E1 REGCEAREGCE)
		)
		(element DIBDI0 1
			(pin DIBDI0 output)
			(conn DIBDI0 DIBDI0 ==> RAMB18E1 DIBDI0)
		)
		(element ADDRARDADDR7 1
			(pin ADDRARDADDR7 output)
			(conn ADDRARDADDR7 ADDRARDADDR7 ==> RAMB18E1 ADDRARDADDR7)
		)
		(element DOADO7 1
			(pin DOADO7 input)
			(conn DOADO7 DOADO7 <== RAMB18E1 DOADO7)
		)
		(element ADDRBWRADDR9 1
			(pin ADDRBWRADDR9 output)
			(conn ADDRBWRADDR9 ADDRBWRADDR9 ==> RAMB18E1 ADDRBWRADDR9)
		)
		(element ADDRARDADDR5 1
			(pin ADDRARDADDR5 output)
			(conn ADDRARDADDR5 ADDRARDADDR5 ==> RAMB18E1 ADDRARDADDR5)
		)
		(element REGCLKB 1
			(pin REGCLKB output)
			(conn REGCLKB REGCLKB ==> REGCLKBINV REGCLKB)
			(conn REGCLKB REGCLKB ==> REGCLKBINV REGCLKB_B)
		)
		(element WEA1 1
			(pin WEA1 output)
			(conn WEA1 WEA1 ==> RAMB18E1 WEA1)
		)
		(element DOADO10 1
			(pin DOADO10 input)
			(conn DOADO10 DOADO10 <== RAMB18E1 DOADO10)
		)
		(element DOBDO1 1
			(pin DOBDO1 input)
			(conn DOBDO1 DOBDO1 <== RAMB18E1 DOBDO1)
		)
		(element DOPBDOP0 1
			(pin DOPBDOP0 input)
			(conn DOPBDOP0 DOPBDOP0 <== RAMB18E1 DOPBDOP0)
		)
		(element DIBDI13 1
			(pin DIBDI13 output)
			(conn DIBDI13 DIBDI13 ==> RAMB18E1 DIBDI13)
		)
		(element ADDRBTIEHIGH0 1
			(pin ADDRBTIEHIGH0 output)
			(conn ADDRBTIEHIGH0 ADDRBTIEHIGH0 ==> RAMB18E1 ADDRBTIEHIGH0)
		)
		(element ADDRATIEHIGH1 1
			(pin ADDRATIEHIGH1 output)
			(conn ADDRATIEHIGH1 ADDRATIEHIGH1 ==> RAMB18E1 ADDRATIEHIGH1)
		)
		(element ADDRARDADDR2 1
			(pin ADDRARDADDR2 output)
			(conn ADDRARDADDR2 ADDRARDADDR2 ==> RAMB18E1 ADDRARDADDR2)
		)
		(element ADDRARDADDR11 1
			(pin ADDRARDADDR11 output)
			(conn ADDRARDADDR11 ADDRARDADDR11 ==> RAMB18E1 ADDRARDADDR11)
		)
		(element DOBDO3 1
			(pin DOBDO3 input)
			(conn DOBDO3 DOBDO3 <== RAMB18E1 DOBDO3)
		)
		(element WRITE_MODE_A 0
			(cfg WRITE_FIRST NO_CHANGE READ_FIRST)
		)
		(element DIADI8 1
			(pin DIADI8 output)
			(conn DIADI8 DIADI8 ==> RAMB18E1 DIADI8)
		)
		(element DIADI3 1
			(pin DIADI3 output)
			(conn DIADI3 DIADI3 ==> RAMB18E1 DIADI3)
		)
		(element DOADO8 1
			(pin DOADO8 input)
			(conn DOADO8 DOADO8 <== RAMB18E1 DOADO8)
		)
		(element WRITE_WIDTH_B 0
			(cfg 0 18 1 4 2 9 36)
		)
		(element DOBDO14 1
			(pin DOBDO14 input)
			(conn DOBDO14 DOBDO14 <== RAMB18E1 DOBDO14)
		)
		(element DOADO15 1
			(pin DOADO15 input)
			(conn DOADO15 DOADO15 <== RAMB18E1 DOADO15)
		)
		(element DIADI14 1
			(pin DIADI14 output)
			(conn DIADI14 DIADI14 ==> RAMB18E1 DIADI14)
		)
		(element CLKBWRCLKINV 3
			(pin OUT output)
			(pin CLKBWRCLK input)
			(pin CLKBWRCLK_B input)
			(cfg CLKBWRCLK CLKBWRCLK_B)
			(conn CLKBWRCLKINV OUT ==> RAMB18E1 CLKBWRCLK)
			(conn CLKBWRCLKINV CLKBWRCLK <== CLKBWRCLK CLKBWRCLK)
			(conn CLKBWRCLKINV CLKBWRCLK_B <== CLKBWRCLK CLKBWRCLK)
		)
		(element ADDRBWRADDR12 1
			(pin ADDRBWRADDR12 output)
			(conn ADDRBWRADDR12 ADDRBWRADDR12 ==> RAMB18E1 ADDRBWRADDR12)
		)
		(element RSTREG_PRIORITY_B 0
			(cfg REGCE RSTREG)
		)
		(element REGCEB 1
			(pin REGCEB output)
			(conn REGCEB REGCEB ==> RAMB18E1 REGCEB)
		)
		(element DIADI13 1
			(pin DIADI13 output)
			(conn DIADI13 DIADI13 ==> RAMB18E1 DIADI13)
		)
		(element ADDRARDADDR8 1
			(pin ADDRARDADDR8 output)
			(conn ADDRARDADDR8 ADDRARDADDR8 ==> RAMB18E1 ADDRARDADDR8)
		)
		(element DOPADOP0 1
			(pin DOPADOP0 input)
			(conn DOPADOP0 DOPADOP0 <== RAMB18E1 DOPADOP0)
		)
		(element RSTREGARSTREG 1
			(pin RSTREGARSTREG output)
			(conn RSTREGARSTREG RSTREGARSTREG ==> RSTREGARSTREGINV RSTREGARSTREG)
			(conn RSTREGARSTREG RSTREGARSTREG ==> RSTREGARSTREGINV RSTREGARSTREG_B)
		)
		(element ADDRBWRADDR1 1
			(pin ADDRBWRADDR1 output)
			(conn ADDRBWRADDR1 ADDRBWRADDR1 ==> RAMB18E1 ADDRBWRADDR1)
		)
		(element DOADO5 1
			(pin DOADO5 input)
			(conn DOADO5 DOADO5 <== RAMB18E1 DOADO5)
		)
		(element DOBDO9 1
			(pin DOBDO9 input)
			(conn DOBDO9 DOBDO9 <== RAMB18E1 DOBDO9)
		)
		(element DOADO13 1
			(pin DOADO13 input)
			(conn DOADO13 DOADO13 <== RAMB18E1 DOADO13)
		)
		(element DIBDI14 1
			(pin DIBDI14 output)
			(conn DIBDI14 DIBDI14 ==> RAMB18E1 DIBDI14)
		)
		(element ADDRBTIEHIGH1 1
			(pin ADDRBTIEHIGH1 output)
			(conn ADDRBTIEHIGH1 ADDRBTIEHIGH1 ==> RAMB18E1 ADDRBTIEHIGH1)
		)
		(element DIBDI1 1
			(pin DIBDI1 output)
			(conn DIBDI1 DIBDI1 ==> RAMB18E1 DIBDI1)
		)
		(element DIBDI11 1
			(pin DIBDI11 output)
			(conn DIBDI11 DIBDI11 ==> RAMB18E1 DIBDI11)
		)
		(element WEBWE1 1
			(pin WEBWE1 output)
			(conn WEBWE1 WEBWE1 ==> RAMB18E1 WEBWE1)
		)
		(element WEA2 1
			(pin WEA2 output)
			(conn WEA2 WEA2 ==> RAMB18E1 WEA2)
		)
		(element WEBWE5 1
			(pin WEBWE5 output)
			(conn WEBWE5 WEBWE5 ==> RAMB18E1 WEBWE5)
		)
		(element DIBDI6 1
			(pin DIBDI6 output)
			(conn DIBDI6 DIBDI6 ==> RAMB18E1 DIBDI6)
		)
		(element RDCOUNT9 1
			(pin RDCOUNT9 input)
		)
		(element RDCOUNT4 1
			(pin RDCOUNT4 input)
		)
		(element FULL 1
			(pin FULL input)
		)
		(element WRCOUNT11 1
			(pin WRCOUNT11 input)
		)
		(element WRCOUNT10 1
			(pin WRCOUNT10 input)
		)
		(element WRCOUNT2 1
			(pin WRCOUNT2 input)
		)
		(element WRCOUNT7 1
			(pin WRCOUNT7 input)
		)
		(element RDCOUNT7 1
			(pin RDCOUNT7 input)
		)
		(element WRCOUNT1 1
			(pin WRCOUNT1 input)
		)
		(element RDCOUNT1 1
			(pin RDCOUNT1 input)
		)
		(element WRCOUNT4 1
			(pin WRCOUNT4 input)
		)
		(element EMPTY 1
			(pin EMPTY input)
		)
		(element WRCOUNT9 1
			(pin WRCOUNT9 input)
		)
		(element RDCOUNT2 1
			(pin RDCOUNT2 input)
		)
		(element WRERR 1
			(pin WRERR input)
		)
		(element RDCOUNT0 1
			(pin RDCOUNT0 input)
		)
		(element WRCOUNT6 1
			(pin WRCOUNT6 input)
		)
		(element RDERR 1
			(pin RDERR input)
		)
		(element RDCOUNT10 1
			(pin RDCOUNT10 input)
		)
		(element RDCOUNT3 1
			(pin RDCOUNT3 input)
		)
		(element WRCOUNT5 1
			(pin WRCOUNT5 input)
		)
		(element RDCOUNT11 1
			(pin RDCOUNT11 input)
		)
		(element ALMOSTFULL 1
			(pin ALMOSTFULL input)
		)
		(element RDCOUNT6 1
			(pin RDCOUNT6 input)
		)
		(element RDCOUNT8 1
			(pin RDCOUNT8 input)
		)
		(element ALMOSTEMPTY 1
			(pin ALMOSTEMPTY input)
		)
		(element WRCOUNT3 1
			(pin WRCOUNT3 input)
		)
		(element WRCOUNT8 1
			(pin WRCOUNT8 input)
		)
		(element WRCOUNT0 1
			(pin WRCOUNT0 input)
		)
		(element RDCOUNT5 1
			(pin RDCOUNT5 input)
		)
		(element SAVEDATA 0
			(cfg FALSE TRUE)
		)
		(element RDADDR_COLLISION_HWCONFIG 0
			(cfg DELAYED_WRITE PERFORMANCE)
		)
	)
	(primitive_def RAMB36E1 356 394
		(pin INJECTSBITERR INJECTSBITERR input)
		(pin TSTBRAMRST TSTBRAMRST input)
		(pin RDERR RDERR output)
		(pin DIPBDIP2 DIPBDIP2 input)
		(pin DIPBDIP0 DIPBDIP0 input)
		(pin RSTREGBU RSTREGBU input)
		(pin REGCEBL REGCEBL input)
		(pin REGCEAREGCEL REGCEAREGCEL input)
		(pin TSTOFF TSTOFF input)
		(pin CASCADEOUTB CASCADEOUTB output)
		(pin DOBDO30 DOBDO30 output)
		(pin DOBDO28 DOBDO28 output)
		(pin DOBDO26 DOBDO26 output)
		(pin DOBDO24 DOBDO24 output)
		(pin DOBDO22 DOBDO22 output)
		(pin DOBDO20 DOBDO20 output)
		(pin DOBDO18 DOBDO18 output)
		(pin DOBDO16 DOBDO16 output)
		(pin DOBDO14 DOBDO14 output)
		(pin DOBDO12 DOBDO12 output)
		(pin DOBDO10 DOBDO10 output)
		(pin DOBDO8 DOBDO8 output)
		(pin DOBDO6 DOBDO6 output)
		(pin DOBDO4 DOBDO4 output)
		(pin DOBDO2 DOBDO2 output)
		(pin DOBDO0 DOBDO0 output)
		(pin DBITERR DBITERR output)
		(pin ENBWRENU ENBWRENU input)
		(pin TSTIN4 TSTIN4 input)
		(pin TSTIN3 TSTIN3 input)
		(pin TSTIN2 TSTIN2 input)
		(pin TSTIN1 TSTIN1 input)
		(pin TSTIN0 TSTIN0 input)
		(pin TSTRDCNTOFF TSTRDCNTOFF input)
		(pin CASCADEOUTA CASCADEOUTA output)
		(pin DIPADIP3 DIPADIP3 input)
		(pin DIPADIP1 DIPADIP1 input)
		(pin RSTREGARSTREGU RSTREGARSTREGU input)
		(pin RSTRAMBL RSTRAMBL input)
		(pin WEAU3 WEAU3 input)
		(pin WEAU2 WEAU2 input)
		(pin WEAU1 WEAU1 input)
		(pin WEAU0 WEAU0 input)
		(pin RSTREGARSTREGL RSTREGARSTREGL input)
		(pin WEBWEL7 WEBWEL7 input)
		(pin WEBWEL6 WEBWEL6 input)
		(pin WEBWEL5 WEBWEL5 input)
		(pin WEBWEL4 WEBWEL4 input)
		(pin WEBWEL3 WEBWEL3 input)
		(pin WEBWEL2 WEBWEL2 input)
		(pin WEBWEL1 WEBWEL1 input)
		(pin WEBWEL0 WEBWEL0 input)
		(pin INJECTDBITERR INJECTDBITERR input)
		(pin FULL FULL output)
		(pin SBITERR SBITERR output)
		(pin REGCLKBU REGCLKBU input)
		(pin TSTOUT4 TSTOUT4 output)
		(pin TSTOUT3 TSTOUT3 output)
		(pin TSTOUT2 TSTOUT2 output)
		(pin TSTOUT1 TSTOUT1 output)
		(pin TSTOUT0 TSTOUT0 output)
		(pin ADDRBWRADDRU14 ADDRBWRADDRU14 input)
		(pin ADDRBWRADDRU13 ADDRBWRADDRU13 input)
		(pin ADDRBWRADDRU12 ADDRBWRADDRU12 input)
		(pin ADDRBWRADDRU11 ADDRBWRADDRU11 input)
		(pin ADDRBWRADDRU10 ADDRBWRADDRU10 input)
		(pin ADDRBWRADDRU9 ADDRBWRADDRU9 input)
		(pin ADDRBWRADDRU8 ADDRBWRADDRU8 input)
		(pin ADDRBWRADDRU7 ADDRBWRADDRU7 input)
		(pin ADDRBWRADDRU6 ADDRBWRADDRU6 input)
		(pin ADDRBWRADDRU5 ADDRBWRADDRU5 input)
		(pin ADDRBWRADDRU4 ADDRBWRADDRU4 input)
		(pin ADDRBWRADDRU3 ADDRBWRADDRU3 input)
		(pin ADDRBWRADDRU2 ADDRBWRADDRU2 input)
		(pin ADDRBWRADDRU1 ADDRBWRADDRU1 input)
		(pin ADDRBWRADDRU0 ADDRBWRADDRU0 input)
		(pin DIPBDIP3 DIPBDIP3 input)
		(pin DIPBDIP1 DIPBDIP1 input)
		(pin REGCEBU REGCEBU input)
		(pin ALMOSTFULL ALMOSTFULL output)
		(pin RSTREGBL RSTREGBL input)
		(pin DOBDO31 DOBDO31 output)
		(pin DOBDO29 DOBDO29 output)
		(pin DOBDO27 DOBDO27 output)
		(pin DOBDO25 DOBDO25 output)
		(pin DOBDO23 DOBDO23 output)
		(pin DOBDO21 DOBDO21 output)
		(pin DOBDO19 DOBDO19 output)
		(pin DOBDO17 DOBDO17 output)
		(pin DOBDO15 DOBDO15 output)
		(pin DOBDO13 DOBDO13 output)
		(pin DOBDO11 DOBDO11 output)
		(pin DOBDO9 DOBDO9 output)
		(pin DOBDO7 DOBDO7 output)
		(pin DOBDO5 DOBDO5 output)
		(pin DOBDO3 DOBDO3 output)
		(pin DOBDO1 DOBDO1 output)
		(pin ENARDENU ENARDENU input)
		(pin REGCLKBL REGCLKBL input)
		(pin DOPADOP2 DOPADOP2 output)
		(pin DOPADOP0 DOPADOP0 output)
		(pin REGCLKARDRCLKL REGCLKARDRCLKL input)
		(pin TSTRDOS12 TSTRDOS12 input)
		(pin TSTRDOS11 TSTRDOS11 input)
		(pin TSTRDOS10 TSTRDOS10 input)
		(pin TSTRDOS9 TSTRDOS9 input)
		(pin TSTRDOS8 TSTRDOS8 input)
		(pin TSTRDOS7 TSTRDOS7 input)
		(pin TSTRDOS6 TSTRDOS6 input)
		(pin TSTRDOS5 TSTRDOS5 input)
		(pin TSTRDOS4 TSTRDOS4 input)
		(pin TSTRDOS3 TSTRDOS3 input)
		(pin TSTRDOS2 TSTRDOS2 input)
		(pin TSTRDOS1 TSTRDOS1 input)
		(pin TSTRDOS0 TSTRDOS0 input)
		(pin CLKBWRCLKU CLKBWRCLKU input)
		(pin DIADI30 DIADI30 input)
		(pin DIADI28 DIADI28 input)
		(pin DIADI26 DIADI26 input)
		(pin DIADI24 DIADI24 input)
		(pin DIADI22 DIADI22 input)
		(pin DIADI20 DIADI20 input)
		(pin DIADI18 DIADI18 input)
		(pin DIADI16 DIADI16 input)
		(pin DIADI14 DIADI14 input)
		(pin DIADI12 DIADI12 input)
		(pin DIADI10 DIADI10 input)
		(pin DIADI8 DIADI8 input)
		(pin DIADI6 DIADI6 input)
		(pin DIADI4 DIADI4 input)
		(pin DIADI2 DIADI2 input)
		(pin DIADI0 DIADI0 input)
		(pin DIADI31 DIADI31 input)
		(pin DIADI29 DIADI29 input)
		(pin DIADI27 DIADI27 input)
		(pin DIADI25 DIADI25 input)
		(pin DIADI23 DIADI23 input)
		(pin DIADI21 DIADI21 input)
		(pin DIADI19 DIADI19 input)
		(pin DIADI17 DIADI17 input)
		(pin DIADI15 DIADI15 input)
		(pin DIADI13 DIADI13 input)
		(pin DIADI11 DIADI11 input)
		(pin DIADI9 DIADI9 input)
		(pin DIADI7 DIADI7 input)
		(pin DIADI5 DIADI5 input)
		(pin DIADI3 DIADI3 input)
		(pin DIADI1 DIADI1 input)
		(pin DIBDI31 DIBDI31 input)
		(pin DIBDI29 DIBDI29 input)
		(pin DIBDI27 DIBDI27 input)
		(pin DIBDI25 DIBDI25 input)
		(pin DIBDI23 DIBDI23 input)
		(pin DIBDI21 DIBDI21 input)
		(pin DIBDI19 DIBDI19 input)
		(pin DIBDI17 DIBDI17 input)
		(pin DIBDI15 DIBDI15 input)
		(pin DIBDI13 DIBDI13 input)
		(pin DIBDI11 DIBDI11 input)
		(pin DIBDI9 DIBDI9 input)
		(pin DIBDI7 DIBDI7 input)
		(pin DIBDI5 DIBDI5 input)
		(pin DIBDI3 DIBDI3 input)
		(pin DIBDI1 DIBDI1 input)
		(pin WRCOUNT12 WRCOUNT12 output)
		(pin WRCOUNT11 WRCOUNT11 output)
		(pin WRCOUNT10 WRCOUNT10 output)
		(pin WRCOUNT9 WRCOUNT9 output)
		(pin WRCOUNT8 WRCOUNT8 output)
		(pin WRCOUNT7 WRCOUNT7 output)
		(pin WRCOUNT6 WRCOUNT6 output)
		(pin WRCOUNT5 WRCOUNT5 output)
		(pin WRCOUNT4 WRCOUNT4 output)
		(pin WRCOUNT3 WRCOUNT3 output)
		(pin WRCOUNT2 WRCOUNT2 output)
		(pin WRCOUNT1 WRCOUNT1 output)
		(pin WRCOUNT0 WRCOUNT0 output)
		(pin CLKARDCLKU CLKARDCLKU input)
		(pin DIPADIP2 DIPADIP2 input)
		(pin DIPADIP0 DIPADIP0 input)
		(pin WEAL3 WEAL3 input)
		(pin WEAL2 WEAL2 input)
		(pin WEAL1 WEAL1 input)
		(pin WEAL0 WEAL0 input)
		(pin TSTWROS12 TSTWROS12 input)
		(pin TSTWROS11 TSTWROS11 input)
		(pin TSTWROS10 TSTWROS10 input)
		(pin TSTWROS9 TSTWROS9 input)
		(pin TSTWROS8 TSTWROS8 input)
		(pin TSTWROS7 TSTWROS7 input)
		(pin TSTWROS6 TSTWROS6 input)
		(pin TSTWROS5 TSTWROS5 input)
		(pin TSTWROS4 TSTWROS4 input)
		(pin TSTWROS3 TSTWROS3 input)
		(pin TSTWROS2 TSTWROS2 input)
		(pin TSTWROS1 TSTWROS1 input)
		(pin TSTWROS0 TSTWROS0 input)
		(pin DOADO31 DOADO31 output)
		(pin DOADO29 DOADO29 output)
		(pin DOADO27 DOADO27 output)
		(pin DOADO25 DOADO25 output)
		(pin DOADO23 DOADO23 output)
		(pin DOADO21 DOADO21 output)
		(pin DOADO19 DOADO19 output)
		(pin DOADO17 DOADO17 output)
		(pin DOADO15 DOADO15 output)
		(pin DOADO13 DOADO13 output)
		(pin DOADO11 DOADO11 output)
		(pin DOADO9 DOADO9 output)
		(pin DOADO7 DOADO7 output)
		(pin DOADO5 DOADO5 output)
		(pin DOADO3 DOADO3 output)
		(pin DOADO1 DOADO1 output)
		(pin ALMOSTEMPTY ALMOSTEMPTY output)
		(pin RSTRAMBU RSTRAMBU input)
		(pin ADDRBWRADDRL15 ADDRBWRADDRL15 input)
		(pin ADDRBWRADDRL14 ADDRBWRADDRL14 input)
		(pin ADDRBWRADDRL13 ADDRBWRADDRL13 input)
		(pin ADDRBWRADDRL12 ADDRBWRADDRL12 input)
		(pin ADDRBWRADDRL11 ADDRBWRADDRL11 input)
		(pin ADDRBWRADDRL10 ADDRBWRADDRL10 input)
		(pin ADDRBWRADDRL9 ADDRBWRADDRL9 input)
		(pin ADDRBWRADDRL8 ADDRBWRADDRL8 input)
		(pin ADDRBWRADDRL7 ADDRBWRADDRL7 input)
		(pin ADDRBWRADDRL6 ADDRBWRADDRL6 input)
		(pin ADDRBWRADDRL5 ADDRBWRADDRL5 input)
		(pin ADDRBWRADDRL4 ADDRBWRADDRL4 input)
		(pin ADDRBWRADDRL3 ADDRBWRADDRL3 input)
		(pin ADDRBWRADDRL2 ADDRBWRADDRL2 input)
		(pin ADDRBWRADDRL1 ADDRBWRADDRL1 input)
		(pin ADDRBWRADDRL0 ADDRBWRADDRL0 input)
		(pin ECCPARITY7 ECCPARITY7 output)
		(pin ECCPARITY6 ECCPARITY6 output)
		(pin ECCPARITY5 ECCPARITY5 output)
		(pin ECCPARITY4 ECCPARITY4 output)
		(pin ECCPARITY3 ECCPARITY3 output)
		(pin ECCPARITY2 ECCPARITY2 output)
		(pin ECCPARITY1 ECCPARITY1 output)
		(pin ECCPARITY0 ECCPARITY0 output)
		(pin TSTCNT12 TSTCNT12 input)
		(pin TSTCNT11 TSTCNT11 input)
		(pin TSTCNT10 TSTCNT10 input)
		(pin TSTCNT9 TSTCNT9 input)
		(pin TSTCNT8 TSTCNT8 input)
		(pin TSTCNT7 TSTCNT7 input)
		(pin TSTCNT6 TSTCNT6 input)
		(pin TSTCNT5 TSTCNT5 input)
		(pin TSTCNT4 TSTCNT4 input)
		(pin TSTCNT3 TSTCNT3 input)
		(pin TSTCNT2 TSTCNT2 input)
		(pin TSTCNT1 TSTCNT1 input)
		(pin TSTCNT0 TSTCNT0 input)
		(pin CASCADEINA CASCADEINA input)
		(pin RSTRAMARSTRAML RSTRAMARSTRAML input)
		(pin ENBWRENL ENBWRENL input)
		(pin ADDRARDADDRU14 ADDRARDADDRU14 input)
		(pin ADDRARDADDRU13 ADDRARDADDRU13 input)
		(pin ADDRARDADDRU12 ADDRARDADDRU12 input)
		(pin ADDRARDADDRU11 ADDRARDADDRU11 input)
		(pin ADDRARDADDRU10 ADDRARDADDRU10 input)
		(pin ADDRARDADDRU9 ADDRARDADDRU9 input)
		(pin ADDRARDADDRU8 ADDRARDADDRU8 input)
		(pin ADDRARDADDRU7 ADDRARDADDRU7 input)
		(pin ADDRARDADDRU6 ADDRARDADDRU6 input)
		(pin ADDRARDADDRU5 ADDRARDADDRU5 input)
		(pin ADDRARDADDRU4 ADDRARDADDRU4 input)
		(pin ADDRARDADDRU3 ADDRARDADDRU3 input)
		(pin ADDRARDADDRU2 ADDRARDADDRU2 input)
		(pin ADDRARDADDRU1 ADDRARDADDRU1 input)
		(pin ADDRARDADDRU0 ADDRARDADDRU0 input)
		(pin DOPBDOP2 DOPBDOP2 output)
		(pin DOPBDOP0 DOPBDOP0 output)
		(pin TSTFLAGIN TSTFLAGIN input)
		(pin REGCLKARDRCLKU REGCLKARDRCLKU input)
		(pin CLKARDCLKL CLKARDCLKL input)
		(pin TSTWRCNTOFF TSTWRCNTOFF input)
		(pin DIBDI30 DIBDI30 input)
		(pin DIBDI28 DIBDI28 input)
		(pin DIBDI26 DIBDI26 input)
		(pin DIBDI24 DIBDI24 input)
		(pin DIBDI22 DIBDI22 input)
		(pin DIBDI20 DIBDI20 input)
		(pin DIBDI18 DIBDI18 input)
		(pin DIBDI16 DIBDI16 input)
		(pin DIBDI14 DIBDI14 input)
		(pin DIBDI12 DIBDI12 input)
		(pin DIBDI10 DIBDI10 input)
		(pin DIBDI8 DIBDI8 input)
		(pin DIBDI6 DIBDI6 input)
		(pin DIBDI4 DIBDI4 input)
		(pin DIBDI2 DIBDI2 input)
		(pin DIBDI0 DIBDI0 input)
		(pin RDADDRECC12 RDADDRECC12 output)
		(pin RDADDRECC11 RDADDRECC11 output)
		(pin RDADDRECC10 RDADDRECC10 output)
		(pin RDADDRECC9 RDADDRECC9 output)
		(pin RDADDRECC8 RDADDRECC8 output)
		(pin RDADDRECC7 RDADDRECC7 output)
		(pin RDADDRECC6 RDADDRECC6 output)
		(pin RDADDRECC5 RDADDRECC5 output)
		(pin RDADDRECC4 RDADDRECC4 output)
		(pin RDADDRECC3 RDADDRECC3 output)
		(pin RDADDRECC2 RDADDRECC2 output)
		(pin RDADDRECC1 RDADDRECC1 output)
		(pin RDADDRECC0 RDADDRECC0 output)
		(pin RSTRAMARSTRAMU RSTRAMARSTRAMU input)
		(pin EMPTY EMPTY output)
		(pin DOADO30 DOADO30 output)
		(pin DOADO28 DOADO28 output)
		(pin DOADO26 DOADO26 output)
		(pin DOADO24 DOADO24 output)
		(pin DOADO22 DOADO22 output)
		(pin DOADO20 DOADO20 output)
		(pin DOADO18 DOADO18 output)
		(pin DOADO16 DOADO16 output)
		(pin DOADO14 DOADO14 output)
		(pin DOADO12 DOADO12 output)
		(pin DOADO10 DOADO10 output)
		(pin DOADO8 DOADO8 output)
		(pin DOADO6 DOADO6 output)
		(pin DOADO4 DOADO4 output)
		(pin DOADO2 DOADO2 output)
		(pin DOADO0 DOADO0 output)
		(pin DOPADOP3 DOPADOP3 output)
		(pin DOPADOP1 DOPADOP1 output)
		(pin WRERR WRERR output)
		(pin CASCADEINB CASCADEINB input)
		(pin ENARDENL ENARDENL input)
		(pin REGCEAREGCEU REGCEAREGCEU input)
		(pin CLKBWRCLKL CLKBWRCLKL input)
		(pin DOPBDOP3 DOPBDOP3 output)
		(pin DOPBDOP1 DOPBDOP1 output)
		(pin ADDRARDADDRL15 ADDRARDADDRL15 input)
		(pin ADDRARDADDRL14 ADDRARDADDRL14 input)
		(pin ADDRARDADDRL13 ADDRARDADDRL13 input)
		(pin ADDRARDADDRL12 ADDRARDADDRL12 input)
		(pin ADDRARDADDRL11 ADDRARDADDRL11 input)
		(pin ADDRARDADDRL10 ADDRARDADDRL10 input)
		(pin ADDRARDADDRL9 ADDRARDADDRL9 input)
		(pin ADDRARDADDRL8 ADDRARDADDRL8 input)
		(pin ADDRARDADDRL7 ADDRARDADDRL7 input)
		(pin ADDRARDADDRL6 ADDRARDADDRL6 input)
		(pin ADDRARDADDRL5 ADDRARDADDRL5 input)
		(pin ADDRARDADDRL4 ADDRARDADDRL4 input)
		(pin ADDRARDADDRL3 ADDRARDADDRL3 input)
		(pin ADDRARDADDRL2 ADDRARDADDRL2 input)
		(pin ADDRARDADDRL1 ADDRARDADDRL1 input)
		(pin ADDRARDADDRL0 ADDRARDADDRL0 input)
		(pin WEBWEU7 WEBWEU7 input)
		(pin WEBWEU6 WEBWEU6 input)
		(pin WEBWEU5 WEBWEU5 input)
		(pin WEBWEU4 WEBWEU4 input)
		(pin WEBWEU3 WEBWEU3 input)
		(pin WEBWEU2 WEBWEU2 input)
		(pin WEBWEU1 WEBWEU1 input)
		(pin WEBWEU0 WEBWEU0 input)
		(element DOA_REG 0
			(cfg 0 1)
		)
		(element DOB_REG 0
			(cfg 0 1)
		)
		(element EN_ECC_READ 0
			(cfg FALSE TRUE)
		)
		(element EN_ECC_WRITE 0
			(cfg FALSE TRUE)
		)
		(element RAM_EXTENSION_A 0
			(cfg NONE LOWER UPPER)
		)
		(element RAM_EXTENSION_B 0
			(cfg NONE LOWER UPPER)
		)
		(element RAM_MODE 0
			(cfg TDP SDP)
		)
		(element READ_WIDTH_A 0
			(cfg 0 1 2 4 9 18 36 72)
		)
		(element READ_WIDTH_B 0
			(cfg 0 1 2 4 9 18 36)
		)
		(element RSTREG_PRIORITY_A 0
			(cfg RSTREG REGCE)
		)
		(element RSTREG_PRIORITY_B 0
			(cfg RSTREG REGCE)
		)
		(element WRITE_MODE_A 0
			(cfg WRITE_FIRST NO_CHANGE READ_FIRST)
		)
		(element WRITE_MODE_B 0
			(cfg WRITE_FIRST NO_CHANGE READ_FIRST)
		)
		(element WRITE_WIDTH_A 0
			(cfg 0 1 2 4 9 18 36)
		)
		(element WRITE_WIDTH_B 0
			(cfg 0 1 2 4 9 18 36 72)
		)
		(element ADDRARDADDRL0 1
			(pin ADDRARDADDRL0 output)
			(conn ADDRARDADDRL0 ADDRARDADDRL0 ==> RAMB36E1 ADDRARDADDRL0)
		)
		(element ADDRARDADDRL1 1
			(pin ADDRARDADDRL1 output)
			(conn ADDRARDADDRL1 ADDRARDADDRL1 ==> RAMB36E1 ADDRARDADDRL1)
		)
		(element ADDRARDADDRL2 1
			(pin ADDRARDADDRL2 output)
			(conn ADDRARDADDRL2 ADDRARDADDRL2 ==> RAMB36E1 ADDRARDADDRL2)
		)
		(element ADDRARDADDRL3 1
			(pin ADDRARDADDRL3 output)
			(conn ADDRARDADDRL3 ADDRARDADDRL3 ==> RAMB36E1 ADDRARDADDRL3)
		)
		(element ADDRARDADDRL4 1
			(pin ADDRARDADDRL4 output)
			(conn ADDRARDADDRL4 ADDRARDADDRL4 ==> RAMB36E1 ADDRARDADDRL4)
		)
		(element ADDRARDADDRL5 1
			(pin ADDRARDADDRL5 output)
			(conn ADDRARDADDRL5 ADDRARDADDRL5 ==> RAMB36E1 ADDRARDADDRL5)
		)
		(element ADDRARDADDRL6 1
			(pin ADDRARDADDRL6 output)
			(conn ADDRARDADDRL6 ADDRARDADDRL6 ==> RAMB36E1 ADDRARDADDRL6)
		)
		(element ADDRARDADDRL7 1
			(pin ADDRARDADDRL7 output)
			(conn ADDRARDADDRL7 ADDRARDADDRL7 ==> RAMB36E1 ADDRARDADDRL7)
		)
		(element ADDRARDADDRL8 1
			(pin ADDRARDADDRL8 output)
			(conn ADDRARDADDRL8 ADDRARDADDRL8 ==> RAMB36E1 ADDRARDADDRL8)
		)
		(element ADDRARDADDRL9 1
			(pin ADDRARDADDRL9 output)
			(conn ADDRARDADDRL9 ADDRARDADDRL9 ==> RAMB36E1 ADDRARDADDRL9)
		)
		(element ADDRARDADDRL10 1
			(pin ADDRARDADDRL10 output)
			(conn ADDRARDADDRL10 ADDRARDADDRL10 ==> RAMB36E1 ADDRARDADDRL10)
		)
		(element ADDRARDADDRL11 1
			(pin ADDRARDADDRL11 output)
			(conn ADDRARDADDRL11 ADDRARDADDRL11 ==> RAMB36E1 ADDRARDADDRL11)
		)
		(element ADDRARDADDRL12 1
			(pin ADDRARDADDRL12 output)
			(conn ADDRARDADDRL12 ADDRARDADDRL12 ==> RAMB36E1 ADDRARDADDRL12)
		)
		(element ADDRARDADDRL13 1
			(pin ADDRARDADDRL13 output)
			(conn ADDRARDADDRL13 ADDRARDADDRL13 ==> RAMB36E1 ADDRARDADDRL13)
		)
		(element ADDRARDADDRL14 1
			(pin ADDRARDADDRL14 output)
			(conn ADDRARDADDRL14 ADDRARDADDRL14 ==> RAMB36E1 ADDRARDADDRL14)
		)
		(element ADDRARDADDRL15 1
			(pin ADDRARDADDRL15 output)
			(conn ADDRARDADDRL15 ADDRARDADDRL15 ==> RAMB36E1 ADDRARDADDRL15)
		)
		(element ADDRARDADDRU0 1
			(pin ADDRARDADDRU0 output)
			(conn ADDRARDADDRU0 ADDRARDADDRU0 ==> RAMB36E1 ADDRARDADDRU0)
		)
		(element ADDRARDADDRU1 1
			(pin ADDRARDADDRU1 output)
			(conn ADDRARDADDRU1 ADDRARDADDRU1 ==> RAMB36E1 ADDRARDADDRU1)
		)
		(element ADDRARDADDRU2 1
			(pin ADDRARDADDRU2 output)
			(conn ADDRARDADDRU2 ADDRARDADDRU2 ==> RAMB36E1 ADDRARDADDRU2)
		)
		(element ADDRARDADDRU3 1
			(pin ADDRARDADDRU3 output)
			(conn ADDRARDADDRU3 ADDRARDADDRU3 ==> RAMB36E1 ADDRARDADDRU3)
		)
		(element ADDRARDADDRU4 1
			(pin ADDRARDADDRU4 output)
			(conn ADDRARDADDRU4 ADDRARDADDRU4 ==> RAMB36E1 ADDRARDADDRU4)
		)
		(element ADDRARDADDRU5 1
			(pin ADDRARDADDRU5 output)
			(conn ADDRARDADDRU5 ADDRARDADDRU5 ==> RAMB36E1 ADDRARDADDRU5)
		)
		(element ADDRARDADDRU6 1
			(pin ADDRARDADDRU6 output)
			(conn ADDRARDADDRU6 ADDRARDADDRU6 ==> RAMB36E1 ADDRARDADDRU6)
		)
		(element ADDRARDADDRU7 1
			(pin ADDRARDADDRU7 output)
			(conn ADDRARDADDRU7 ADDRARDADDRU7 ==> RAMB36E1 ADDRARDADDRU7)
		)
		(element ADDRARDADDRU8 1
			(pin ADDRARDADDRU8 output)
			(conn ADDRARDADDRU8 ADDRARDADDRU8 ==> RAMB36E1 ADDRARDADDRU8)
		)
		(element ADDRARDADDRU9 1
			(pin ADDRARDADDRU9 output)
			(conn ADDRARDADDRU9 ADDRARDADDRU9 ==> RAMB36E1 ADDRARDADDRU9)
		)
		(element ADDRARDADDRU10 1
			(pin ADDRARDADDRU10 output)
			(conn ADDRARDADDRU10 ADDRARDADDRU10 ==> RAMB36E1 ADDRARDADDRU10)
		)
		(element ADDRARDADDRU11 1
			(pin ADDRARDADDRU11 output)
			(conn ADDRARDADDRU11 ADDRARDADDRU11 ==> RAMB36E1 ADDRARDADDRU11)
		)
		(element ADDRARDADDRU12 1
			(pin ADDRARDADDRU12 output)
			(conn ADDRARDADDRU12 ADDRARDADDRU12 ==> RAMB36E1 ADDRARDADDRU12)
		)
		(element ADDRARDADDRU13 1
			(pin ADDRARDADDRU13 output)
			(conn ADDRARDADDRU13 ADDRARDADDRU13 ==> RAMB36E1 ADDRARDADDRU13)
		)
		(element ADDRARDADDRU14 1
			(pin ADDRARDADDRU14 output)
			(conn ADDRARDADDRU14 ADDRARDADDRU14 ==> RAMB36E1 ADDRARDADDRU14)
		)
		(element ADDRBWRADDRL0 1
			(pin ADDRBWRADDRL0 output)
			(conn ADDRBWRADDRL0 ADDRBWRADDRL0 ==> RAMB36E1 ADDRBWRADDRL0)
		)
		(element ADDRBWRADDRL1 1
			(pin ADDRBWRADDRL1 output)
			(conn ADDRBWRADDRL1 ADDRBWRADDRL1 ==> RAMB36E1 ADDRBWRADDRL1)
		)
		(element ADDRBWRADDRL2 1
			(pin ADDRBWRADDRL2 output)
			(conn ADDRBWRADDRL2 ADDRBWRADDRL2 ==> RAMB36E1 ADDRBWRADDRL2)
		)
		(element ADDRBWRADDRL3 1
			(pin ADDRBWRADDRL3 output)
			(conn ADDRBWRADDRL3 ADDRBWRADDRL3 ==> RAMB36E1 ADDRBWRADDRL3)
		)
		(element ADDRBWRADDRL4 1
			(pin ADDRBWRADDRL4 output)
			(conn ADDRBWRADDRL4 ADDRBWRADDRL4 ==> RAMB36E1 ADDRBWRADDRL4)
		)
		(element ADDRBWRADDRL5 1
			(pin ADDRBWRADDRL5 output)
			(conn ADDRBWRADDRL5 ADDRBWRADDRL5 ==> RAMB36E1 ADDRBWRADDRL5)
		)
		(element ADDRBWRADDRL6 1
			(pin ADDRBWRADDRL6 output)
			(conn ADDRBWRADDRL6 ADDRBWRADDRL6 ==> RAMB36E1 ADDRBWRADDRL6)
		)
		(element ADDRBWRADDRL7 1
			(pin ADDRBWRADDRL7 output)
			(conn ADDRBWRADDRL7 ADDRBWRADDRL7 ==> RAMB36E1 ADDRBWRADDRL7)
		)
		(element ADDRBWRADDRL8 1
			(pin ADDRBWRADDRL8 output)
			(conn ADDRBWRADDRL8 ADDRBWRADDRL8 ==> RAMB36E1 ADDRBWRADDRL8)
		)
		(element ADDRBWRADDRL9 1
			(pin ADDRBWRADDRL9 output)
			(conn ADDRBWRADDRL9 ADDRBWRADDRL9 ==> RAMB36E1 ADDRBWRADDRL9)
		)
		(element ADDRBWRADDRL10 1
			(pin ADDRBWRADDRL10 output)
			(conn ADDRBWRADDRL10 ADDRBWRADDRL10 ==> RAMB36E1 ADDRBWRADDRL10)
		)
		(element ADDRBWRADDRL11 1
			(pin ADDRBWRADDRL11 output)
			(conn ADDRBWRADDRL11 ADDRBWRADDRL11 ==> RAMB36E1 ADDRBWRADDRL11)
		)
		(element ADDRBWRADDRL12 1
			(pin ADDRBWRADDRL12 output)
			(conn ADDRBWRADDRL12 ADDRBWRADDRL12 ==> RAMB36E1 ADDRBWRADDRL12)
		)
		(element ADDRBWRADDRL13 1
			(pin ADDRBWRADDRL13 output)
			(conn ADDRBWRADDRL13 ADDRBWRADDRL13 ==> RAMB36E1 ADDRBWRADDRL13)
		)
		(element ADDRBWRADDRL14 1
			(pin ADDRBWRADDRL14 output)
			(conn ADDRBWRADDRL14 ADDRBWRADDRL14 ==> RAMB36E1 ADDRBWRADDRL14)
		)
		(element ADDRBWRADDRL15 1
			(pin ADDRBWRADDRL15 output)
			(conn ADDRBWRADDRL15 ADDRBWRADDRL15 ==> RAMB36E1 ADDRBWRADDRL15)
		)
		(element ADDRBWRADDRU0 1
			(pin ADDRBWRADDRU0 output)
			(conn ADDRBWRADDRU0 ADDRBWRADDRU0 ==> RAMB36E1 ADDRBWRADDRU0)
		)
		(element ADDRBWRADDRU1 1
			(pin ADDRBWRADDRU1 output)
			(conn ADDRBWRADDRU1 ADDRBWRADDRU1 ==> RAMB36E1 ADDRBWRADDRU1)
		)
		(element ADDRBWRADDRU2 1
			(pin ADDRBWRADDRU2 output)
			(conn ADDRBWRADDRU2 ADDRBWRADDRU2 ==> RAMB36E1 ADDRBWRADDRU2)
		)
		(element ADDRBWRADDRU3 1
			(pin ADDRBWRADDRU3 output)
			(conn ADDRBWRADDRU3 ADDRBWRADDRU3 ==> RAMB36E1 ADDRBWRADDRU3)
		)
		(element ADDRBWRADDRU4 1
			(pin ADDRBWRADDRU4 output)
			(conn ADDRBWRADDRU4 ADDRBWRADDRU4 ==> RAMB36E1 ADDRBWRADDRU4)
		)
		(element ADDRBWRADDRU5 1
			(pin ADDRBWRADDRU5 output)
			(conn ADDRBWRADDRU5 ADDRBWRADDRU5 ==> RAMB36E1 ADDRBWRADDRU5)
		)
		(element ADDRBWRADDRU6 1
			(pin ADDRBWRADDRU6 output)
			(conn ADDRBWRADDRU6 ADDRBWRADDRU6 ==> RAMB36E1 ADDRBWRADDRU6)
		)
		(element ADDRBWRADDRU7 1
			(pin ADDRBWRADDRU7 output)
			(conn ADDRBWRADDRU7 ADDRBWRADDRU7 ==> RAMB36E1 ADDRBWRADDRU7)
		)
		(element ADDRBWRADDRU8 1
			(pin ADDRBWRADDRU8 output)
			(conn ADDRBWRADDRU8 ADDRBWRADDRU8 ==> RAMB36E1 ADDRBWRADDRU8)
		)
		(element ADDRBWRADDRU9 1
			(pin ADDRBWRADDRU9 output)
			(conn ADDRBWRADDRU9 ADDRBWRADDRU9 ==> RAMB36E1 ADDRBWRADDRU9)
		)
		(element ADDRBWRADDRU10 1
			(pin ADDRBWRADDRU10 output)
			(conn ADDRBWRADDRU10 ADDRBWRADDRU10 ==> RAMB36E1 ADDRBWRADDRU10)
		)
		(element ADDRBWRADDRU11 1
			(pin ADDRBWRADDRU11 output)
			(conn ADDRBWRADDRU11 ADDRBWRADDRU11 ==> RAMB36E1 ADDRBWRADDRU11)
		)
		(element ADDRBWRADDRU12 1
			(pin ADDRBWRADDRU12 output)
			(conn ADDRBWRADDRU12 ADDRBWRADDRU12 ==> RAMB36E1 ADDRBWRADDRU12)
		)
		(element ADDRBWRADDRU13 1
			(pin ADDRBWRADDRU13 output)
			(conn ADDRBWRADDRU13 ADDRBWRADDRU13 ==> RAMB36E1 ADDRBWRADDRU13)
		)
		(element ADDRBWRADDRU14 1
			(pin ADDRBWRADDRU14 output)
			(conn ADDRBWRADDRU14 ADDRBWRADDRU14 ==> RAMB36E1 ADDRBWRADDRU14)
		)
		(element CASCADEINA 1
			(pin CASCADEINA output)
			(conn CASCADEINA CASCADEINA ==> RAMB36E1 CASCADEINA)
		)
		(element CASCADEINB 1
			(pin CASCADEINB output)
			(conn CASCADEINB CASCADEINB ==> RAMB36E1 CASCADEINB)
		)
		(element CASCADEOUTA 1
			(pin CASCADEOUTA input)
			(conn CASCADEOUTA CASCADEOUTA <== RAMB36E1 CASCADEOUTA)
		)
		(element CASCADEOUTB 1
			(pin CASCADEOUTB input)
			(conn CASCADEOUTB CASCADEOUTB <== RAMB36E1 CASCADEOUTB)
		)
		(element CLKARDCLKL 1
			(pin CLKARDCLKL output)
			(conn CLKARDCLKL CLKARDCLKL ==> CLKARDCLKLINV CLKARDCLKL)
			(conn CLKARDCLKL CLKARDCLKL ==> CLKARDCLKLINV CLKARDCLKL_B)
		)
		(element CLKARDCLKLINV 3
			(pin OUT output)
			(pin CLKARDCLKL input)
			(pin CLKARDCLKL_B input)
			(cfg CLKARDCLKL CLKARDCLKL_B)
			(conn CLKARDCLKLINV OUT ==> RAMB36E1 CLKARDCLKL)
			(conn CLKARDCLKLINV CLKARDCLKL <== CLKARDCLKL CLKARDCLKL)
			(conn CLKARDCLKLINV CLKARDCLKL_B <== CLKARDCLKL CLKARDCLKL)
		)
		(element CLKARDCLKU 1
			(pin CLKARDCLKU output)
			(conn CLKARDCLKU CLKARDCLKU ==> CLKARDCLKUINV CLKARDCLKU)
			(conn CLKARDCLKU CLKARDCLKU ==> CLKARDCLKUINV CLKARDCLKU_B)
		)
		(element CLKARDCLKUINV 3
			(pin OUT output)
			(pin CLKARDCLKU input)
			(pin CLKARDCLKU_B input)
			(cfg CLKARDCLKU CLKARDCLKU_B)
			(conn CLKARDCLKUINV OUT ==> RAMB36E1 CLKARDCLKU)
			(conn CLKARDCLKUINV CLKARDCLKU <== CLKARDCLKU CLKARDCLKU)
			(conn CLKARDCLKUINV CLKARDCLKU_B <== CLKARDCLKU CLKARDCLKU)
		)
		(element CLKBWRCLKL 1
			(pin CLKBWRCLKL output)
			(conn CLKBWRCLKL CLKBWRCLKL ==> CLKBWRCLKLINV CLKBWRCLKL)
			(conn CLKBWRCLKL CLKBWRCLKL ==> CLKBWRCLKLINV CLKBWRCLKL_B)
		)
		(element CLKBWRCLKLINV 3
			(pin OUT output)
			(pin CLKBWRCLKL input)
			(pin CLKBWRCLKL_B input)
			(cfg CLKBWRCLKL CLKBWRCLKL_B)
			(conn CLKBWRCLKLINV OUT ==> RAMB36E1 CLKBWRCLKL)
			(conn CLKBWRCLKLINV CLKBWRCLKL <== CLKBWRCLKL CLKBWRCLKL)
			(conn CLKBWRCLKLINV CLKBWRCLKL_B <== CLKBWRCLKL CLKBWRCLKL)
		)
		(element CLKBWRCLKU 1
			(pin CLKBWRCLKU output)
			(conn CLKBWRCLKU CLKBWRCLKU ==> CLKBWRCLKUINV CLKBWRCLKU)
			(conn CLKBWRCLKU CLKBWRCLKU ==> CLKBWRCLKUINV CLKBWRCLKU_B)
		)
		(element CLKBWRCLKUINV 3
			(pin OUT output)
			(pin CLKBWRCLKU input)
			(pin CLKBWRCLKU_B input)
			(cfg CLKBWRCLKU CLKBWRCLKU_B)
			(conn CLKBWRCLKUINV OUT ==> RAMB36E1 CLKBWRCLKU)
			(conn CLKBWRCLKUINV CLKBWRCLKU <== CLKBWRCLKU CLKBWRCLKU)
			(conn CLKBWRCLKUINV CLKBWRCLKU_B <== CLKBWRCLKU CLKBWRCLKU)
		)
		(element DBITERR 1
			(pin DBITERR input)
			(conn DBITERR DBITERR <== RAMB36E1 DBITERR)
		)
		(element DIADI0 1
			(pin DIADI0 output)
			(conn DIADI0 DIADI0 ==> RAMB36E1 DIADI0)
		)
		(element DIADI1 1
			(pin DIADI1 output)
			(conn DIADI1 DIADI1 ==> RAMB36E1 DIADI1)
		)
		(element DIADI2 1
			(pin DIADI2 output)
			(conn DIADI2 DIADI2 ==> RAMB36E1 DIADI2)
		)
		(element DIADI3 1
			(pin DIADI3 output)
			(conn DIADI3 DIADI3 ==> RAMB36E1 DIADI3)
		)
		(element DIADI4 1
			(pin DIADI4 output)
			(conn DIADI4 DIADI4 ==> RAMB36E1 DIADI4)
		)
		(element DIADI5 1
			(pin DIADI5 output)
			(conn DIADI5 DIADI5 ==> RAMB36E1 DIADI5)
		)
		(element DIADI6 1
			(pin DIADI6 output)
			(conn DIADI6 DIADI6 ==> RAMB36E1 DIADI6)
		)
		(element DIADI7 1
			(pin DIADI7 output)
			(conn DIADI7 DIADI7 ==> RAMB36E1 DIADI7)
		)
		(element DIADI8 1
			(pin DIADI8 output)
			(conn DIADI8 DIADI8 ==> RAMB36E1 DIADI8)
		)
		(element DIADI9 1
			(pin DIADI9 output)
			(conn DIADI9 DIADI9 ==> RAMB36E1 DIADI9)
		)
		(element DIADI10 1
			(pin DIADI10 output)
			(conn DIADI10 DIADI10 ==> RAMB36E1 DIADI10)
		)
		(element DIADI11 1
			(pin DIADI11 output)
			(conn DIADI11 DIADI11 ==> RAMB36E1 DIADI11)
		)
		(element DIADI12 1
			(pin DIADI12 output)
			(conn DIADI12 DIADI12 ==> RAMB36E1 DIADI12)
		)
		(element DIADI13 1
			(pin DIADI13 output)
			(conn DIADI13 DIADI13 ==> RAMB36E1 DIADI13)
		)
		(element DIADI14 1
			(pin DIADI14 output)
			(conn DIADI14 DIADI14 ==> RAMB36E1 DIADI14)
		)
		(element DIADI15 1
			(pin DIADI15 output)
			(conn DIADI15 DIADI15 ==> RAMB36E1 DIADI15)
		)
		(element DIADI16 1
			(pin DIADI16 output)
			(conn DIADI16 DIADI16 ==> RAMB36E1 DIADI16)
		)
		(element DIADI17 1
			(pin DIADI17 output)
			(conn DIADI17 DIADI17 ==> RAMB36E1 DIADI17)
		)
		(element DIADI18 1
			(pin DIADI18 output)
			(conn DIADI18 DIADI18 ==> RAMB36E1 DIADI18)
		)
		(element DIADI19 1
			(pin DIADI19 output)
			(conn DIADI19 DIADI19 ==> RAMB36E1 DIADI19)
		)
		(element DIADI20 1
			(pin DIADI20 output)
			(conn DIADI20 DIADI20 ==> RAMB36E1 DIADI20)
		)
		(element DIADI21 1
			(pin DIADI21 output)
			(conn DIADI21 DIADI21 ==> RAMB36E1 DIADI21)
		)
		(element DIADI22 1
			(pin DIADI22 output)
			(conn DIADI22 DIADI22 ==> RAMB36E1 DIADI22)
		)
		(element DIADI23 1
			(pin DIADI23 output)
			(conn DIADI23 DIADI23 ==> RAMB36E1 DIADI23)
		)
		(element DIADI24 1
			(pin DIADI24 output)
			(conn DIADI24 DIADI24 ==> RAMB36E1 DIADI24)
		)
		(element DIADI25 1
			(pin DIADI25 output)
			(conn DIADI25 DIADI25 ==> RAMB36E1 DIADI25)
		)
		(element DIADI26 1
			(pin DIADI26 output)
			(conn DIADI26 DIADI26 ==> RAMB36E1 DIADI26)
		)
		(element DIADI27 1
			(pin DIADI27 output)
			(conn DIADI27 DIADI27 ==> RAMB36E1 DIADI27)
		)
		(element DIADI28 1
			(pin DIADI28 output)
			(conn DIADI28 DIADI28 ==> RAMB36E1 DIADI28)
		)
		(element DIADI29 1
			(pin DIADI29 output)
			(conn DIADI29 DIADI29 ==> RAMB36E1 DIADI29)
		)
		(element DIADI30 1
			(pin DIADI30 output)
			(conn DIADI30 DIADI30 ==> RAMB36E1 DIADI30)
		)
		(element DIADI31 1
			(pin DIADI31 output)
			(conn DIADI31 DIADI31 ==> RAMB36E1 DIADI31)
		)
		(element DIBDI0 1
			(pin DIBDI0 output)
			(conn DIBDI0 DIBDI0 ==> RAMB36E1 DIBDI0)
		)
		(element DIBDI1 1
			(pin DIBDI1 output)
			(conn DIBDI1 DIBDI1 ==> RAMB36E1 DIBDI1)
		)
		(element DIBDI2 1
			(pin DIBDI2 output)
			(conn DIBDI2 DIBDI2 ==> RAMB36E1 DIBDI2)
		)
		(element DIBDI3 1
			(pin DIBDI3 output)
			(conn DIBDI3 DIBDI3 ==> RAMB36E1 DIBDI3)
		)
		(element DIBDI4 1
			(pin DIBDI4 output)
			(conn DIBDI4 DIBDI4 ==> RAMB36E1 DIBDI4)
		)
		(element DIBDI5 1
			(pin DIBDI5 output)
			(conn DIBDI5 DIBDI5 ==> RAMB36E1 DIBDI5)
		)
		(element DIBDI6 1
			(pin DIBDI6 output)
			(conn DIBDI6 DIBDI6 ==> RAMB36E1 DIBDI6)
		)
		(element DIBDI7 1
			(pin DIBDI7 output)
			(conn DIBDI7 DIBDI7 ==> RAMB36E1 DIBDI7)
		)
		(element DIBDI8 1
			(pin DIBDI8 output)
			(conn DIBDI8 DIBDI8 ==> RAMB36E1 DIBDI8)
		)
		(element DIBDI9 1
			(pin DIBDI9 output)
			(conn DIBDI9 DIBDI9 ==> RAMB36E1 DIBDI9)
		)
		(element DIBDI10 1
			(pin DIBDI10 output)
			(conn DIBDI10 DIBDI10 ==> RAMB36E1 DIBDI10)
		)
		(element DIBDI11 1
			(pin DIBDI11 output)
			(conn DIBDI11 DIBDI11 ==> RAMB36E1 DIBDI11)
		)
		(element DIBDI12 1
			(pin DIBDI12 output)
			(conn DIBDI12 DIBDI12 ==> RAMB36E1 DIBDI12)
		)
		(element DIBDI13 1
			(pin DIBDI13 output)
			(conn DIBDI13 DIBDI13 ==> RAMB36E1 DIBDI13)
		)
		(element DIBDI14 1
			(pin DIBDI14 output)
			(conn DIBDI14 DIBDI14 ==> RAMB36E1 DIBDI14)
		)
		(element DIBDI15 1
			(pin DIBDI15 output)
			(conn DIBDI15 DIBDI15 ==> RAMB36E1 DIBDI15)
		)
		(element DIBDI16 1
			(pin DIBDI16 output)
			(conn DIBDI16 DIBDI16 ==> RAMB36E1 DIBDI16)
		)
		(element DIBDI17 1
			(pin DIBDI17 output)
			(conn DIBDI17 DIBDI17 ==> RAMB36E1 DIBDI17)
		)
		(element DIBDI18 1
			(pin DIBDI18 output)
			(conn DIBDI18 DIBDI18 ==> RAMB36E1 DIBDI18)
		)
		(element DIBDI19 1
			(pin DIBDI19 output)
			(conn DIBDI19 DIBDI19 ==> RAMB36E1 DIBDI19)
		)
		(element DIBDI20 1
			(pin DIBDI20 output)
			(conn DIBDI20 DIBDI20 ==> RAMB36E1 DIBDI20)
		)
		(element DIBDI21 1
			(pin DIBDI21 output)
			(conn DIBDI21 DIBDI21 ==> RAMB36E1 DIBDI21)
		)
		(element DIBDI22 1
			(pin DIBDI22 output)
			(conn DIBDI22 DIBDI22 ==> RAMB36E1 DIBDI22)
		)
		(element DIBDI23 1
			(pin DIBDI23 output)
			(conn DIBDI23 DIBDI23 ==> RAMB36E1 DIBDI23)
		)
		(element DIBDI24 1
			(pin DIBDI24 output)
			(conn DIBDI24 DIBDI24 ==> RAMB36E1 DIBDI24)
		)
		(element DIBDI25 1
			(pin DIBDI25 output)
			(conn DIBDI25 DIBDI25 ==> RAMB36E1 DIBDI25)
		)
		(element DIBDI26 1
			(pin DIBDI26 output)
			(conn DIBDI26 DIBDI26 ==> RAMB36E1 DIBDI26)
		)
		(element DIBDI27 1
			(pin DIBDI27 output)
			(conn DIBDI27 DIBDI27 ==> RAMB36E1 DIBDI27)
		)
		(element DIBDI28 1
			(pin DIBDI28 output)
			(conn DIBDI28 DIBDI28 ==> RAMB36E1 DIBDI28)
		)
		(element DIBDI29 1
			(pin DIBDI29 output)
			(conn DIBDI29 DIBDI29 ==> RAMB36E1 DIBDI29)
		)
		(element DIBDI30 1
			(pin DIBDI30 output)
			(conn DIBDI30 DIBDI30 ==> RAMB36E1 DIBDI30)
		)
		(element DIBDI31 1
			(pin DIBDI31 output)
			(conn DIBDI31 DIBDI31 ==> RAMB36E1 DIBDI31)
		)
		(element DIPADIP0 1
			(pin DIPADIP0 output)
			(conn DIPADIP0 DIPADIP0 ==> RAMB36E1 DIPADIP0)
		)
		(element DIPADIP1 1
			(pin DIPADIP1 output)
			(conn DIPADIP1 DIPADIP1 ==> RAMB36E1 DIPADIP1)
		)
		(element DIPADIP2 1
			(pin DIPADIP2 output)
			(conn DIPADIP2 DIPADIP2 ==> RAMB36E1 DIPADIP2)
		)
		(element DIPADIP3 1
			(pin DIPADIP3 output)
			(conn DIPADIP3 DIPADIP3 ==> RAMB36E1 DIPADIP3)
		)
		(element DIPBDIP0 1
			(pin DIPBDIP0 output)
			(conn DIPBDIP0 DIPBDIP0 ==> RAMB36E1 DIPBDIP0)
		)
		(element DIPBDIP1 1
			(pin DIPBDIP1 output)
			(conn DIPBDIP1 DIPBDIP1 ==> RAMB36E1 DIPBDIP1)
		)
		(element DIPBDIP2 1
			(pin DIPBDIP2 output)
			(conn DIPBDIP2 DIPBDIP2 ==> RAMB36E1 DIPBDIP2)
		)
		(element DIPBDIP3 1
			(pin DIPBDIP3 output)
			(conn DIPBDIP3 DIPBDIP3 ==> RAMB36E1 DIPBDIP3)
		)
		(element DOADO0 1
			(pin DOADO0 input)
			(conn DOADO0 DOADO0 <== RAMB36E1 DOADO0)
		)
		(element DOADO1 1
			(pin DOADO1 input)
			(conn DOADO1 DOADO1 <== RAMB36E1 DOADO1)
		)
		(element DOADO2 1
			(pin DOADO2 input)
			(conn DOADO2 DOADO2 <== RAMB36E1 DOADO2)
		)
		(element DOADO3 1
			(pin DOADO3 input)
			(conn DOADO3 DOADO3 <== RAMB36E1 DOADO3)
		)
		(element DOADO4 1
			(pin DOADO4 input)
			(conn DOADO4 DOADO4 <== RAMB36E1 DOADO4)
		)
		(element DOADO5 1
			(pin DOADO5 input)
			(conn DOADO5 DOADO5 <== RAMB36E1 DOADO5)
		)
		(element DOADO6 1
			(pin DOADO6 input)
			(conn DOADO6 DOADO6 <== RAMB36E1 DOADO6)
		)
		(element DOADO7 1
			(pin DOADO7 input)
			(conn DOADO7 DOADO7 <== RAMB36E1 DOADO7)
		)
		(element DOADO8 1
			(pin DOADO8 input)
			(conn DOADO8 DOADO8 <== RAMB36E1 DOADO8)
		)
		(element DOADO9 1
			(pin DOADO9 input)
			(conn DOADO9 DOADO9 <== RAMB36E1 DOADO9)
		)
		(element DOADO10 1
			(pin DOADO10 input)
			(conn DOADO10 DOADO10 <== RAMB36E1 DOADO10)
		)
		(element DOADO11 1
			(pin DOADO11 input)
			(conn DOADO11 DOADO11 <== RAMB36E1 DOADO11)
		)
		(element DOADO12 1
			(pin DOADO12 input)
			(conn DOADO12 DOADO12 <== RAMB36E1 DOADO12)
		)
		(element DOADO13 1
			(pin DOADO13 input)
			(conn DOADO13 DOADO13 <== RAMB36E1 DOADO13)
		)
		(element DOADO14 1
			(pin DOADO14 input)
			(conn DOADO14 DOADO14 <== RAMB36E1 DOADO14)
		)
		(element DOADO15 1
			(pin DOADO15 input)
			(conn DOADO15 DOADO15 <== RAMB36E1 DOADO15)
		)
		(element DOADO16 1
			(pin DOADO16 input)
			(conn DOADO16 DOADO16 <== RAMB36E1 DOADO16)
		)
		(element DOADO17 1
			(pin DOADO17 input)
			(conn DOADO17 DOADO17 <== RAMB36E1 DOADO17)
		)
		(element DOADO18 1
			(pin DOADO18 input)
			(conn DOADO18 DOADO18 <== RAMB36E1 DOADO18)
		)
		(element DOADO19 1
			(pin DOADO19 input)
			(conn DOADO19 DOADO19 <== RAMB36E1 DOADO19)
		)
		(element DOADO20 1
			(pin DOADO20 input)
			(conn DOADO20 DOADO20 <== RAMB36E1 DOADO20)
		)
		(element DOADO21 1
			(pin DOADO21 input)
			(conn DOADO21 DOADO21 <== RAMB36E1 DOADO21)
		)
		(element DOADO22 1
			(pin DOADO22 input)
			(conn DOADO22 DOADO22 <== RAMB36E1 DOADO22)
		)
		(element DOADO23 1
			(pin DOADO23 input)
			(conn DOADO23 DOADO23 <== RAMB36E1 DOADO23)
		)
		(element DOADO24 1
			(pin DOADO24 input)
			(conn DOADO24 DOADO24 <== RAMB36E1 DOADO24)
		)
		(element DOADO25 1
			(pin DOADO25 input)
			(conn DOADO25 DOADO25 <== RAMB36E1 DOADO25)
		)
		(element DOADO26 1
			(pin DOADO26 input)
			(conn DOADO26 DOADO26 <== RAMB36E1 DOADO26)
		)
		(element DOADO27 1
			(pin DOADO27 input)
			(conn DOADO27 DOADO27 <== RAMB36E1 DOADO27)
		)
		(element DOADO28 1
			(pin DOADO28 input)
			(conn DOADO28 DOADO28 <== RAMB36E1 DOADO28)
		)
		(element DOADO29 1
			(pin DOADO29 input)
			(conn DOADO29 DOADO29 <== RAMB36E1 DOADO29)
		)
		(element DOADO30 1
			(pin DOADO30 input)
			(conn DOADO30 DOADO30 <== RAMB36E1 DOADO30)
		)
		(element DOADO31 1
			(pin DOADO31 input)
			(conn DOADO31 DOADO31 <== RAMB36E1 DOADO31)
		)
		(element DOBDO0 1
			(pin DOBDO0 input)
			(conn DOBDO0 DOBDO0 <== RAMB36E1 DOBDO0)
		)
		(element DOBDO1 1
			(pin DOBDO1 input)
			(conn DOBDO1 DOBDO1 <== RAMB36E1 DOBDO1)
		)
		(element DOBDO2 1
			(pin DOBDO2 input)
			(conn DOBDO2 DOBDO2 <== RAMB36E1 DOBDO2)
		)
		(element DOBDO3 1
			(pin DOBDO3 input)
			(conn DOBDO3 DOBDO3 <== RAMB36E1 DOBDO3)
		)
		(element DOBDO4 1
			(pin DOBDO4 input)
			(conn DOBDO4 DOBDO4 <== RAMB36E1 DOBDO4)
		)
		(element DOBDO5 1
			(pin DOBDO5 input)
			(conn DOBDO5 DOBDO5 <== RAMB36E1 DOBDO5)
		)
		(element DOBDO6 1
			(pin DOBDO6 input)
			(conn DOBDO6 DOBDO6 <== RAMB36E1 DOBDO6)
		)
		(element DOBDO7 1
			(pin DOBDO7 input)
			(conn DOBDO7 DOBDO7 <== RAMB36E1 DOBDO7)
		)
		(element DOBDO8 1
			(pin DOBDO8 input)
			(conn DOBDO8 DOBDO8 <== RAMB36E1 DOBDO8)
		)
		(element DOBDO9 1
			(pin DOBDO9 input)
			(conn DOBDO9 DOBDO9 <== RAMB36E1 DOBDO9)
		)
		(element DOBDO10 1
			(pin DOBDO10 input)
			(conn DOBDO10 DOBDO10 <== RAMB36E1 DOBDO10)
		)
		(element DOBDO11 1
			(pin DOBDO11 input)
			(conn DOBDO11 DOBDO11 <== RAMB36E1 DOBDO11)
		)
		(element DOBDO12 1
			(pin DOBDO12 input)
			(conn DOBDO12 DOBDO12 <== RAMB36E1 DOBDO12)
		)
		(element DOBDO13 1
			(pin DOBDO13 input)
			(conn DOBDO13 DOBDO13 <== RAMB36E1 DOBDO13)
		)
		(element DOBDO14 1
			(pin DOBDO14 input)
			(conn DOBDO14 DOBDO14 <== RAMB36E1 DOBDO14)
		)
		(element DOBDO15 1
			(pin DOBDO15 input)
			(conn DOBDO15 DOBDO15 <== RAMB36E1 DOBDO15)
		)
		(element DOBDO16 1
			(pin DOBDO16 input)
			(conn DOBDO16 DOBDO16 <== RAMB36E1 DOBDO16)
		)
		(element DOBDO17 1
			(pin DOBDO17 input)
			(conn DOBDO17 DOBDO17 <== RAMB36E1 DOBDO17)
		)
		(element DOBDO18 1
			(pin DOBDO18 input)
			(conn DOBDO18 DOBDO18 <== RAMB36E1 DOBDO18)
		)
		(element DOBDO19 1
			(pin DOBDO19 input)
			(conn DOBDO19 DOBDO19 <== RAMB36E1 DOBDO19)
		)
		(element DOBDO20 1
			(pin DOBDO20 input)
			(conn DOBDO20 DOBDO20 <== RAMB36E1 DOBDO20)
		)
		(element DOBDO21 1
			(pin DOBDO21 input)
			(conn DOBDO21 DOBDO21 <== RAMB36E1 DOBDO21)
		)
		(element DOBDO22 1
			(pin DOBDO22 input)
			(conn DOBDO22 DOBDO22 <== RAMB36E1 DOBDO22)
		)
		(element DOBDO23 1
			(pin DOBDO23 input)
			(conn DOBDO23 DOBDO23 <== RAMB36E1 DOBDO23)
		)
		(element DOBDO24 1
			(pin DOBDO24 input)
			(conn DOBDO24 DOBDO24 <== RAMB36E1 DOBDO24)
		)
		(element DOBDO25 1
			(pin DOBDO25 input)
			(conn DOBDO25 DOBDO25 <== RAMB36E1 DOBDO25)
		)
		(element DOBDO26 1
			(pin DOBDO26 input)
			(conn DOBDO26 DOBDO26 <== RAMB36E1 DOBDO26)
		)
		(element DOBDO27 1
			(pin DOBDO27 input)
			(conn DOBDO27 DOBDO27 <== RAMB36E1 DOBDO27)
		)
		(element DOBDO28 1
			(pin DOBDO28 input)
			(conn DOBDO28 DOBDO28 <== RAMB36E1 DOBDO28)
		)
		(element DOBDO29 1
			(pin DOBDO29 input)
			(conn DOBDO29 DOBDO29 <== RAMB36E1 DOBDO29)
		)
		(element DOBDO30 1
			(pin DOBDO30 input)
			(conn DOBDO30 DOBDO30 <== RAMB36E1 DOBDO30)
		)
		(element DOBDO31 1
			(pin DOBDO31 input)
			(conn DOBDO31 DOBDO31 <== RAMB36E1 DOBDO31)
		)
		(element DOPADOP0 1
			(pin DOPADOP0 input)
			(conn DOPADOP0 DOPADOP0 <== RAMB36E1 DOPADOP0)
		)
		(element DOPADOP1 1
			(pin DOPADOP1 input)
			(conn DOPADOP1 DOPADOP1 <== RAMB36E1 DOPADOP1)
		)
		(element DOPADOP2 1
			(pin DOPADOP2 input)
			(conn DOPADOP2 DOPADOP2 <== RAMB36E1 DOPADOP2)
		)
		(element DOPADOP3 1
			(pin DOPADOP3 input)
			(conn DOPADOP3 DOPADOP3 <== RAMB36E1 DOPADOP3)
		)
		(element DOPBDOP0 1
			(pin DOPBDOP0 input)
			(conn DOPBDOP0 DOPBDOP0 <== RAMB36E1 DOPBDOP0)
		)
		(element DOPBDOP1 1
			(pin DOPBDOP1 input)
			(conn DOPBDOP1 DOPBDOP1 <== RAMB36E1 DOPBDOP1)
		)
		(element DOPBDOP2 1
			(pin DOPBDOP2 input)
			(conn DOPBDOP2 DOPBDOP2 <== RAMB36E1 DOPBDOP2)
		)
		(element DOPBDOP3 1
			(pin DOPBDOP3 input)
			(conn DOPBDOP3 DOPBDOP3 <== RAMB36E1 DOPBDOP3)
		)
		(element ECCPARITY0 1
			(pin ECCPARITY0 input)
			(conn ECCPARITY0 ECCPARITY0 <== RAMB36E1 ECCPARITY0)
		)
		(element ECCPARITY1 1
			(pin ECCPARITY1 input)
			(conn ECCPARITY1 ECCPARITY1 <== RAMB36E1 ECCPARITY1)
		)
		(element ECCPARITY2 1
			(pin ECCPARITY2 input)
			(conn ECCPARITY2 ECCPARITY2 <== RAMB36E1 ECCPARITY2)
		)
		(element ECCPARITY3 1
			(pin ECCPARITY3 input)
			(conn ECCPARITY3 ECCPARITY3 <== RAMB36E1 ECCPARITY3)
		)
		(element ECCPARITY4 1
			(pin ECCPARITY4 input)
			(conn ECCPARITY4 ECCPARITY4 <== RAMB36E1 ECCPARITY4)
		)
		(element ECCPARITY5 1
			(pin ECCPARITY5 input)
			(conn ECCPARITY5 ECCPARITY5 <== RAMB36E1 ECCPARITY5)
		)
		(element ECCPARITY6 1
			(pin ECCPARITY6 input)
			(conn ECCPARITY6 ECCPARITY6 <== RAMB36E1 ECCPARITY6)
		)
		(element ECCPARITY7 1
			(pin ECCPARITY7 input)
			(conn ECCPARITY7 ECCPARITY7 <== RAMB36E1 ECCPARITY7)
		)
		(element ENARDENL 1
			(pin ENARDENL output)
			(conn ENARDENL ENARDENL ==> ENARDENLINV ENARDENL)
			(conn ENARDENL ENARDENL ==> ENARDENLINV ENARDENL_B)
		)
		(element ENARDENLINV 3
			(pin OUT output)
			(pin ENARDENL input)
			(pin ENARDENL_B input)
			(cfg ENARDENL ENARDENL_B)
			(conn ENARDENLINV OUT ==> RAMB36E1 ENARDENL)
			(conn ENARDENLINV ENARDENL <== ENARDENL ENARDENL)
			(conn ENARDENLINV ENARDENL_B <== ENARDENL ENARDENL)
		)
		(element ENARDENU 1
			(pin ENARDENU output)
			(conn ENARDENU ENARDENU ==> ENARDENUINV ENARDENU)
			(conn ENARDENU ENARDENU ==> ENARDENUINV ENARDENU_B)
		)
		(element ENARDENUINV 3
			(pin OUT output)
			(pin ENARDENU input)
			(pin ENARDENU_B input)
			(cfg ENARDENU ENARDENU_B)
			(conn ENARDENUINV OUT ==> RAMB36E1 ENARDENU)
			(conn ENARDENUINV ENARDENU <== ENARDENU ENARDENU)
			(conn ENARDENUINV ENARDENU_B <== ENARDENU ENARDENU)
		)
		(element ENBWRENL 1
			(pin ENBWRENL output)
			(conn ENBWRENL ENBWRENL ==> ENBWRENLINV ENBWRENL)
			(conn ENBWRENL ENBWRENL ==> ENBWRENLINV ENBWRENL_B)
		)
		(element ENBWRENLINV 3
			(pin OUT output)
			(pin ENBWRENL input)
			(pin ENBWRENL_B input)
			(cfg ENBWRENL ENBWRENL_B)
			(conn ENBWRENLINV OUT ==> RAMB36E1 ENBWRENL)
			(conn ENBWRENLINV ENBWRENL <== ENBWRENL ENBWRENL)
			(conn ENBWRENLINV ENBWRENL_B <== ENBWRENL ENBWRENL)
		)
		(element ENBWRENU 1
			(pin ENBWRENU output)
			(conn ENBWRENU ENBWRENU ==> ENBWRENUINV ENBWRENU)
			(conn ENBWRENU ENBWRENU ==> ENBWRENUINV ENBWRENU_B)
		)
		(element ENBWRENUINV 3
			(pin OUT output)
			(pin ENBWRENU input)
			(pin ENBWRENU_B input)
			(cfg ENBWRENU ENBWRENU_B)
			(conn ENBWRENUINV OUT ==> RAMB36E1 ENBWRENU)
			(conn ENBWRENUINV ENBWRENU <== ENBWRENU ENBWRENU)
			(conn ENBWRENUINV ENBWRENU_B <== ENBWRENU ENBWRENU)
		)
		(element INJECTDBITERR 1
			(pin INJECTDBITERR output)
			(conn INJECTDBITERR INJECTDBITERR ==> RAMB36E1 INJECTDBITERR)
		)
		(element INJECTSBITERR 1
			(pin INJECTSBITERR output)
			(conn INJECTSBITERR INJECTSBITERR ==> RAMB36E1 INJECTSBITERR)
		)
		(element RDADDRECC0 1
			(pin RDADDRECC0 input)
			(conn RDADDRECC0 RDADDRECC0 <== RAMB36E1 RDADDRECC0)
		)
		(element RDADDRECC1 1
			(pin RDADDRECC1 input)
			(conn RDADDRECC1 RDADDRECC1 <== RAMB36E1 RDADDRECC1)
		)
		(element RDADDRECC2 1
			(pin RDADDRECC2 input)
			(conn RDADDRECC2 RDADDRECC2 <== RAMB36E1 RDADDRECC2)
		)
		(element RDADDRECC3 1
			(pin RDADDRECC3 input)
			(conn RDADDRECC3 RDADDRECC3 <== RAMB36E1 RDADDRECC3)
		)
		(element RDADDRECC4 1
			(pin RDADDRECC4 input)
			(conn RDADDRECC4 RDADDRECC4 <== RAMB36E1 RDADDRECC4)
		)
		(element RDADDRECC5 1
			(pin RDADDRECC5 input)
			(conn RDADDRECC5 RDADDRECC5 <== RAMB36E1 RDADDRECC5)
		)
		(element RDADDRECC6 1
			(pin RDADDRECC6 input)
			(conn RDADDRECC6 RDADDRECC6 <== RAMB36E1 RDADDRECC6)
		)
		(element RDADDRECC7 1
			(pin RDADDRECC7 input)
			(conn RDADDRECC7 RDADDRECC7 <== RAMB36E1 RDADDRECC7)
		)
		(element RDADDRECC8 1
			(pin RDADDRECC8 input)
			(conn RDADDRECC8 RDADDRECC8 <== RAMB36E1 RDADDRECC8)
		)
		(element RDADDRECC9 1
			(pin RDADDRECC9 input)
			(conn RDADDRECC9 RDADDRECC9 <== RAMB36E1 RDADDRECC9)
		)
		(element RDADDRECC10 1
			(pin RDADDRECC10 input)
			(conn RDADDRECC10 RDADDRECC10 <== RAMB36E1 RDADDRECC10)
		)
		(element RDADDRECC11 1
			(pin RDADDRECC11 input)
			(conn RDADDRECC11 RDADDRECC11 <== RAMB36E1 RDADDRECC11)
		)
		(element RDADDRECC12 1
			(pin RDADDRECC12 input)
			(conn RDADDRECC12 RDADDRECC12 <== RAMB36E1 RDADDRECC12)
		)
		(element REGCEAREGCEL 1
			(pin REGCEAREGCEL output)
			(conn REGCEAREGCEL REGCEAREGCEL ==> RAMB36E1 REGCEAREGCEL)
		)
		(element REGCEAREGCEU 1
			(pin REGCEAREGCEU output)
			(conn REGCEAREGCEU REGCEAREGCEU ==> RAMB36E1 REGCEAREGCEU)
		)
		(element REGCEBL 1
			(pin REGCEBL output)
			(conn REGCEBL REGCEBL ==> RAMB36E1 REGCEBL)
		)
		(element REGCEBU 1
			(pin REGCEBU output)
			(conn REGCEBU REGCEBU ==> RAMB36E1 REGCEBU)
		)
		(element REGCLKARDRCLKL 1
			(pin REGCLKARDRCLKL output)
			(conn REGCLKARDRCLKL REGCLKARDRCLKL ==> REGCLKARDRCLKLINV REGCLKARDRCLKL)
			(conn REGCLKARDRCLKL REGCLKARDRCLKL ==> REGCLKARDRCLKLINV REGCLKARDRCLKL_B)
		)
		(element REGCLKARDRCLKLINV 3
			(pin OUT output)
			(pin REGCLKARDRCLKL input)
			(pin REGCLKARDRCLKL_B input)
			(cfg REGCLKARDRCLKL REGCLKARDRCLKL_B)
			(conn REGCLKARDRCLKLINV OUT ==> RAMB36E1 REGCLKARDRCLKL)
			(conn REGCLKARDRCLKLINV REGCLKARDRCLKL <== REGCLKARDRCLKL REGCLKARDRCLKL)
			(conn REGCLKARDRCLKLINV REGCLKARDRCLKL_B <== REGCLKARDRCLKL REGCLKARDRCLKL)
		)
		(element REGCLKARDRCLKU 1
			(pin REGCLKARDRCLKU output)
			(conn REGCLKARDRCLKU REGCLKARDRCLKU ==> REGCLKARDRCLKUINV REGCLKARDRCLKU)
			(conn REGCLKARDRCLKU REGCLKARDRCLKU ==> REGCLKARDRCLKUINV REGCLKARDRCLKU_B)
		)
		(element REGCLKARDRCLKUINV 3
			(pin OUT output)
			(pin REGCLKARDRCLKU input)
			(pin REGCLKARDRCLKU_B input)
			(cfg REGCLKARDRCLKU REGCLKARDRCLKU_B)
			(conn REGCLKARDRCLKUINV OUT ==> RAMB36E1 REGCLKARDRCLKU)
			(conn REGCLKARDRCLKUINV REGCLKARDRCLKU <== REGCLKARDRCLKU REGCLKARDRCLKU)
			(conn REGCLKARDRCLKUINV REGCLKARDRCLKU_B <== REGCLKARDRCLKU REGCLKARDRCLKU)
		)
		(element REGCLKBL 1
			(pin REGCLKBL output)
			(conn REGCLKBL REGCLKBL ==> REGCLKBLINV REGCLKBL)
			(conn REGCLKBL REGCLKBL ==> REGCLKBLINV REGCLKBL_B)
		)
		(element REGCLKBLINV 3
			(pin OUT output)
			(pin REGCLKBL input)
			(pin REGCLKBL_B input)
			(cfg REGCLKBL REGCLKBL_B)
			(conn REGCLKBLINV OUT ==> RAMB36E1 REGCLKBL)
			(conn REGCLKBLINV REGCLKBL <== REGCLKBL REGCLKBL)
			(conn REGCLKBLINV REGCLKBL_B <== REGCLKBL REGCLKBL)
		)
		(element REGCLKBU 1
			(pin REGCLKBU output)
			(conn REGCLKBU REGCLKBU ==> REGCLKBUINV REGCLKBU)
			(conn REGCLKBU REGCLKBU ==> REGCLKBUINV REGCLKBU_B)
		)
		(element REGCLKBUINV 3
			(pin OUT output)
			(pin REGCLKBU input)
			(pin REGCLKBU_B input)
			(cfg REGCLKBU REGCLKBU_B)
			(conn REGCLKBUINV OUT ==> RAMB36E1 REGCLKBU)
			(conn REGCLKBUINV REGCLKBU <== REGCLKBU REGCLKBU)
			(conn REGCLKBUINV REGCLKBU_B <== REGCLKBU REGCLKBU)
		)
		(element RSTRAMARSTRAML 1
			(pin RSTRAMARSTRAML output)
			(conn RSTRAMARSTRAML RSTRAMARSTRAML ==> RSTRAMARSTRAMLINV RSTRAMARSTRAML)
			(conn RSTRAMARSTRAML RSTRAMARSTRAML ==> RSTRAMARSTRAMLINV RSTRAMARSTRAML_B)
		)
		(element RSTRAMARSTRAMLINV 3
			(pin OUT output)
			(pin RSTRAMARSTRAML input)
			(pin RSTRAMARSTRAML_B input)
			(cfg RSTRAMARSTRAML RSTRAMARSTRAML_B)
			(conn RSTRAMARSTRAMLINV OUT ==> RAMB36E1 RSTRAMARSTRAML)
			(conn RSTRAMARSTRAMLINV RSTRAMARSTRAML <== RSTRAMARSTRAML RSTRAMARSTRAML)
			(conn RSTRAMARSTRAMLINV RSTRAMARSTRAML_B <== RSTRAMARSTRAML RSTRAMARSTRAML)
		)
		(element RSTRAMARSTRAMU 1
			(pin RSTRAMARSTRAMU output)
			(conn RSTRAMARSTRAMU RSTRAMARSTRAMU ==> RSTRAMARSTRAMUINV RSTRAMARSTRAMU)
			(conn RSTRAMARSTRAMU RSTRAMARSTRAMU ==> RSTRAMARSTRAMUINV RSTRAMARSTRAMU_B)
		)
		(element RSTRAMARSTRAMUINV 3
			(pin OUT output)
			(pin RSTRAMARSTRAMU input)
			(pin RSTRAMARSTRAMU_B input)
			(cfg RSTRAMARSTRAMU RSTRAMARSTRAMU_B)
			(conn RSTRAMARSTRAMUINV OUT ==> RAMB36E1 RSTRAMARSTRAMU)
			(conn RSTRAMARSTRAMUINV RSTRAMARSTRAMU <== RSTRAMARSTRAMU RSTRAMARSTRAMU)
			(conn RSTRAMARSTRAMUINV RSTRAMARSTRAMU_B <== RSTRAMARSTRAMU RSTRAMARSTRAMU)
		)
		(element RSTRAMBL 1
			(pin RSTRAMBL output)
			(conn RSTRAMBL RSTRAMBL ==> RSTRAMBLINV RSTRAMBL)
			(conn RSTRAMBL RSTRAMBL ==> RSTRAMBLINV RSTRAMBL_B)
		)
		(element RSTRAMBLINV 3
			(pin OUT output)
			(pin RSTRAMBL input)
			(pin RSTRAMBL_B input)
			(cfg RSTRAMBL RSTRAMBL_B)
			(conn RSTRAMBLINV OUT ==> RAMB36E1 RSTRAMBL)
			(conn RSTRAMBLINV RSTRAMBL <== RSTRAMBL RSTRAMBL)
			(conn RSTRAMBLINV RSTRAMBL_B <== RSTRAMBL RSTRAMBL)
		)
		(element RSTRAMBU 1
			(pin RSTRAMBU output)
			(conn RSTRAMBU RSTRAMBU ==> RSTRAMBUINV RSTRAMBU)
			(conn RSTRAMBU RSTRAMBU ==> RSTRAMBUINV RSTRAMBU_B)
		)
		(element RSTRAMBUINV 3
			(pin OUT output)
			(pin RSTRAMBU input)
			(pin RSTRAMBU_B input)
			(cfg RSTRAMBU RSTRAMBU_B)
			(conn RSTRAMBUINV OUT ==> RAMB36E1 RSTRAMBU)
			(conn RSTRAMBUINV RSTRAMBU <== RSTRAMBU RSTRAMBU)
			(conn RSTRAMBUINV RSTRAMBU_B <== RSTRAMBU RSTRAMBU)
		)
		(element RSTREGARSTREGL 1
			(pin RSTREGARSTREGL output)
			(conn RSTREGARSTREGL RSTREGARSTREGL ==> RSTREGARSTREGLINV RSTREGARSTREGL)
			(conn RSTREGARSTREGL RSTREGARSTREGL ==> RSTREGARSTREGLINV RSTREGARSTREGL_B)
		)
		(element RSTREGARSTREGLINV 3
			(pin OUT output)
			(pin RSTREGARSTREGL input)
			(pin RSTREGARSTREGL_B input)
			(cfg RSTREGARSTREGL RSTREGARSTREGL_B)
			(conn RSTREGARSTREGLINV OUT ==> RAMB36E1 RSTREGARSTREGL)
			(conn RSTREGARSTREGLINV RSTREGARSTREGL <== RSTREGARSTREGL RSTREGARSTREGL)
			(conn RSTREGARSTREGLINV RSTREGARSTREGL_B <== RSTREGARSTREGL RSTREGARSTREGL)
		)
		(element RSTREGARSTREGU 1
			(pin RSTREGARSTREGU output)
			(conn RSTREGARSTREGU RSTREGARSTREGU ==> RSTREGARSTREGUINV RSTREGARSTREGU)
			(conn RSTREGARSTREGU RSTREGARSTREGU ==> RSTREGARSTREGUINV RSTREGARSTREGU_B)
		)
		(element RSTREGARSTREGUINV 3
			(pin OUT output)
			(pin RSTREGARSTREGU input)
			(pin RSTREGARSTREGU_B input)
			(cfg RSTREGARSTREGU RSTREGARSTREGU_B)
			(conn RSTREGARSTREGUINV OUT ==> RAMB36E1 RSTREGARSTREGU)
			(conn RSTREGARSTREGUINV RSTREGARSTREGU <== RSTREGARSTREGU RSTREGARSTREGU)
			(conn RSTREGARSTREGUINV RSTREGARSTREGU_B <== RSTREGARSTREGU RSTREGARSTREGU)
		)
		(element RSTREGBL 1
			(pin RSTREGBL output)
			(conn RSTREGBL RSTREGBL ==> RSTREGBLINV RSTREGBL)
			(conn RSTREGBL RSTREGBL ==> RSTREGBLINV RSTREGBL_B)
		)
		(element RSTREGBLINV 3
			(pin OUT output)
			(pin RSTREGBL input)
			(pin RSTREGBL_B input)
			(cfg RSTREGBL RSTREGBL_B)
			(conn RSTREGBLINV OUT ==> RAMB36E1 RSTREGBL)
			(conn RSTREGBLINV RSTREGBL <== RSTREGBL RSTREGBL)
			(conn RSTREGBLINV RSTREGBL_B <== RSTREGBL RSTREGBL)
		)
		(element RSTREGBU 1
			(pin RSTREGBU output)
			(conn RSTREGBU RSTREGBU ==> RSTREGBUINV RSTREGBU)
			(conn RSTREGBU RSTREGBU ==> RSTREGBUINV RSTREGBU_B)
		)
		(element RSTREGBUINV 3
			(pin OUT output)
			(pin RSTREGBU input)
			(pin RSTREGBU_B input)
			(cfg RSTREGBU RSTREGBU_B)
			(conn RSTREGBUINV OUT ==> RAMB36E1 RSTREGBU)
			(conn RSTREGBUINV RSTREGBU <== RSTREGBU RSTREGBU)
			(conn RSTREGBUINV RSTREGBU_B <== RSTREGBU RSTREGBU)
		)
		(element SBITERR 1
			(pin SBITERR input)
			(conn SBITERR SBITERR <== RAMB36E1 SBITERR)
		)
		(element WEAL0 1
			(pin WEAL0 output)
			(conn WEAL0 WEAL0 ==> RAMB36E1 WEAL0)
		)
		(element WEAL1 1
			(pin WEAL1 output)
			(conn WEAL1 WEAL1 ==> RAMB36E1 WEAL1)
		)
		(element WEAL2 1
			(pin WEAL2 output)
			(conn WEAL2 WEAL2 ==> RAMB36E1 WEAL2)
		)
		(element WEAL3 1
			(pin WEAL3 output)
			(conn WEAL3 WEAL3 ==> RAMB36E1 WEAL3)
		)
		(element WEAU0 1
			(pin WEAU0 output)
			(conn WEAU0 WEAU0 ==> RAMB36E1 WEAU0)
		)
		(element WEAU1 1
			(pin WEAU1 output)
			(conn WEAU1 WEAU1 ==> RAMB36E1 WEAU1)
		)
		(element WEAU2 1
			(pin WEAU2 output)
			(conn WEAU2 WEAU2 ==> RAMB36E1 WEAU2)
		)
		(element WEAU3 1
			(pin WEAU3 output)
			(conn WEAU3 WEAU3 ==> RAMB36E1 WEAU3)
		)
		(element WEBWEL0 1
			(pin WEBWEL0 output)
			(conn WEBWEL0 WEBWEL0 ==> RAMB36E1 WEBWEL0)
		)
		(element WEBWEL1 1
			(pin WEBWEL1 output)
			(conn WEBWEL1 WEBWEL1 ==> RAMB36E1 WEBWEL1)
		)
		(element WEBWEL2 1
			(pin WEBWEL2 output)
			(conn WEBWEL2 WEBWEL2 ==> RAMB36E1 WEBWEL2)
		)
		(element WEBWEL3 1
			(pin WEBWEL3 output)
			(conn WEBWEL3 WEBWEL3 ==> RAMB36E1 WEBWEL3)
		)
		(element WEBWEL4 1
			(pin WEBWEL4 output)
			(conn WEBWEL4 WEBWEL4 ==> RAMB36E1 WEBWEL4)
		)
		(element WEBWEL5 1
			(pin WEBWEL5 output)
			(conn WEBWEL5 WEBWEL5 ==> RAMB36E1 WEBWEL5)
		)
		(element WEBWEL6 1
			(pin WEBWEL6 output)
			(conn WEBWEL6 WEBWEL6 ==> RAMB36E1 WEBWEL6)
		)
		(element WEBWEL7 1
			(pin WEBWEL7 output)
			(conn WEBWEL7 WEBWEL7 ==> RAMB36E1 WEBWEL7)
		)
		(element WEBWEU0 1
			(pin WEBWEU0 output)
			(conn WEBWEU0 WEBWEU0 ==> RAMB36E1 WEBWEU0)
		)
		(element WEBWEU1 1
			(pin WEBWEU1 output)
			(conn WEBWEU1 WEBWEU1 ==> RAMB36E1 WEBWEU1)
		)
		(element WEBWEU2 1
			(pin WEBWEU2 output)
			(conn WEBWEU2 WEBWEU2 ==> RAMB36E1 WEBWEU2)
		)
		(element WEBWEU3 1
			(pin WEBWEU3 output)
			(conn WEBWEU3 WEBWEU3 ==> RAMB36E1 WEBWEU3)
		)
		(element WEBWEU4 1
			(pin WEBWEU4 output)
			(conn WEBWEU4 WEBWEU4 ==> RAMB36E1 WEBWEU4)
		)
		(element WEBWEU5 1
			(pin WEBWEU5 output)
			(conn WEBWEU5 WEBWEU5 ==> RAMB36E1 WEBWEU5)
		)
		(element WEBWEU6 1
			(pin WEBWEU6 output)
			(conn WEBWEU6 WEBWEU6 ==> RAMB36E1 WEBWEU6)
		)
		(element WEBWEU7 1
			(pin WEBWEU7 output)
			(conn WEBWEU7 WEBWEU7 ==> RAMB36E1 WEBWEU7)
		)
		(element RAMB36E1 283 # BEL
			(pin ADDRARDADDRL0 input)
			(pin ADDRARDADDRL1 input)
			(pin ADDRARDADDRL2 input)
			(pin ADDRARDADDRL3 input)
			(pin ADDRARDADDRL4 input)
			(pin ADDRARDADDRL5 input)
			(pin ADDRARDADDRL6 input)
			(pin ADDRARDADDRL7 input)
			(pin ADDRARDADDRL8 input)
			(pin ADDRARDADDRL9 input)
			(pin ADDRARDADDRL10 input)
			(pin ADDRARDADDRL11 input)
			(pin ADDRARDADDRL12 input)
			(pin ADDRARDADDRL13 input)
			(pin ADDRARDADDRL14 input)
			(pin ADDRARDADDRL15 input)
			(pin ADDRARDADDRU0 input)
			(pin ADDRARDADDRU1 input)
			(pin ADDRARDADDRU2 input)
			(pin ADDRARDADDRU3 input)
			(pin ADDRARDADDRU4 input)
			(pin ADDRARDADDRU5 input)
			(pin ADDRARDADDRU6 input)
			(pin ADDRARDADDRU7 input)
			(pin ADDRARDADDRU8 input)
			(pin ADDRARDADDRU9 input)
			(pin ADDRARDADDRU10 input)
			(pin ADDRARDADDRU11 input)
			(pin ADDRARDADDRU12 input)
			(pin ADDRARDADDRU13 input)
			(pin ADDRARDADDRU14 input)
			(pin ADDRBWRADDRL0 input)
			(pin ADDRBWRADDRL1 input)
			(pin ADDRBWRADDRL2 input)
			(pin ADDRBWRADDRL3 input)
			(pin ADDRBWRADDRL4 input)
			(pin ADDRBWRADDRL5 input)
			(pin ADDRBWRADDRL6 input)
			(pin ADDRBWRADDRL7 input)
			(pin ADDRBWRADDRL8 input)
			(pin ADDRBWRADDRL9 input)
			(pin ADDRBWRADDRL10 input)
			(pin ADDRBWRADDRL11 input)
			(pin ADDRBWRADDRL12 input)
			(pin ADDRBWRADDRL13 input)
			(pin ADDRBWRADDRL14 input)
			(pin ADDRBWRADDRL15 input)
			(pin ADDRBWRADDRU0 input)
			(pin ADDRBWRADDRU1 input)
			(pin ADDRBWRADDRU2 input)
			(pin ADDRBWRADDRU3 input)
			(pin ADDRBWRADDRU4 input)
			(pin ADDRBWRADDRU5 input)
			(pin ADDRBWRADDRU6 input)
			(pin ADDRBWRADDRU7 input)
			(pin ADDRBWRADDRU8 input)
			(pin ADDRBWRADDRU9 input)
			(pin ADDRBWRADDRU10 input)
			(pin ADDRBWRADDRU11 input)
			(pin ADDRBWRADDRU12 input)
			(pin ADDRBWRADDRU13 input)
			(pin ADDRBWRADDRU14 input)
			(pin CASCADEINA input)
			(pin CASCADEINB input)
			(pin CASCADEOUTA output)
			(pin CASCADEOUTB output)
			(pin CLKARDCLKL input)
			(pin CLKARDCLKU input)
			(pin CLKBWRCLKL input)
			(pin CLKBWRCLKU input)
			(pin DBITERR output)
			(pin DIADI0 input)
			(pin DIADI1 input)
			(pin DIADI2 input)
			(pin DIADI3 input)
			(pin DIADI4 input)
			(pin DIADI5 input)
			(pin DIADI6 input)
			(pin DIADI7 input)
			(pin DIADI8 input)
			(pin DIADI9 input)
			(pin DIADI10 input)
			(pin DIADI11 input)
			(pin DIADI12 input)
			(pin DIADI13 input)
			(pin DIADI14 input)
			(pin DIADI15 input)
			(pin DIADI16 input)
			(pin DIADI17 input)
			(pin DIADI18 input)
			(pin DIADI19 input)
			(pin DIADI20 input)
			(pin DIADI21 input)
			(pin DIADI22 input)
			(pin DIADI23 input)
			(pin DIADI24 input)
			(pin DIADI25 input)
			(pin DIADI26 input)
			(pin DIADI27 input)
			(pin DIADI28 input)
			(pin DIADI29 input)
			(pin DIADI30 input)
			(pin DIADI31 input)
			(pin DIBDI0 input)
			(pin DIBDI1 input)
			(pin DIBDI2 input)
			(pin DIBDI3 input)
			(pin DIBDI4 input)
			(pin DIBDI5 input)
			(pin DIBDI6 input)
			(pin DIBDI7 input)
			(pin DIBDI8 input)
			(pin DIBDI9 input)
			(pin DIBDI10 input)
			(pin DIBDI11 input)
			(pin DIBDI12 input)
			(pin DIBDI13 input)
			(pin DIBDI14 input)
			(pin DIBDI15 input)
			(pin DIBDI16 input)
			(pin DIBDI17 input)
			(pin DIBDI18 input)
			(pin DIBDI19 input)
			(pin DIBDI20 input)
			(pin DIBDI21 input)
			(pin DIBDI22 input)
			(pin DIBDI23 input)
			(pin DIBDI24 input)
			(pin DIBDI25 input)
			(pin DIBDI26 input)
			(pin DIBDI27 input)
			(pin DIBDI28 input)
			(pin DIBDI29 input)
			(pin DIBDI30 input)
			(pin DIBDI31 input)
			(pin DIPADIP0 input)
			(pin DIPADIP1 input)
			(pin DIPADIP2 input)
			(pin DIPADIP3 input)
			(pin DIPBDIP0 input)
			(pin DIPBDIP1 input)
			(pin DIPBDIP2 input)
			(pin DIPBDIP3 input)
			(pin DOADO0 output)
			(pin DOADO1 output)
			(pin DOADO2 output)
			(pin DOADO3 output)
			(pin DOADO4 output)
			(pin DOADO5 output)
			(pin DOADO6 output)
			(pin DOADO7 output)
			(pin DOADO8 output)
			(pin DOADO9 output)
			(pin DOADO10 output)
			(pin DOADO11 output)
			(pin DOADO12 output)
			(pin DOADO13 output)
			(pin DOADO14 output)
			(pin DOADO15 output)
			(pin DOADO16 output)
			(pin DOADO17 output)
			(pin DOADO18 output)
			(pin DOADO19 output)
			(pin DOADO20 output)
			(pin DOADO21 output)
			(pin DOADO22 output)
			(pin DOADO23 output)
			(pin DOADO24 output)
			(pin DOADO25 output)
			(pin DOADO26 output)
			(pin DOADO27 output)
			(pin DOADO28 output)
			(pin DOADO29 output)
			(pin DOADO30 output)
			(pin DOADO31 output)
			(pin DOBDO0 output)
			(pin DOBDO1 output)
			(pin DOBDO2 output)
			(pin DOBDO3 output)
			(pin DOBDO4 output)
			(pin DOBDO5 output)
			(pin DOBDO6 output)
			(pin DOBDO7 output)
			(pin DOBDO8 output)
			(pin DOBDO9 output)
			(pin DOBDO10 output)
			(pin DOBDO11 output)
			(pin DOBDO12 output)
			(pin DOBDO13 output)
			(pin DOBDO14 output)
			(pin DOBDO15 output)
			(pin DOBDO16 output)
			(pin DOBDO17 output)
			(pin DOBDO18 output)
			(pin DOBDO19 output)
			(pin DOBDO20 output)
			(pin DOBDO21 output)
			(pin DOBDO22 output)
			(pin DOBDO23 output)
			(pin DOBDO24 output)
			(pin DOBDO25 output)
			(pin DOBDO26 output)
			(pin DOBDO27 output)
			(pin DOBDO28 output)
			(pin DOBDO29 output)
			(pin DOBDO30 output)
			(pin DOBDO31 output)
			(pin DOPADOP0 output)
			(pin DOPADOP1 output)
			(pin DOPADOP2 output)
			(pin DOPADOP3 output)
			(pin DOPBDOP0 output)
			(pin DOPBDOP1 output)
			(pin DOPBDOP2 output)
			(pin DOPBDOP3 output)
			(pin ECCPARITY0 output)
			(pin ECCPARITY1 output)
			(pin ECCPARITY2 output)
			(pin ECCPARITY3 output)
			(pin ECCPARITY4 output)
			(pin ECCPARITY5 output)
			(pin ECCPARITY6 output)
			(pin ECCPARITY7 output)
			(pin ENARDENL input)
			(pin ENARDENU input)
			(pin ENBWRENL input)
			(pin ENBWRENU input)
			(pin INJECTDBITERR input)
			(pin INJECTSBITERR input)
			(pin RDADDRECC0 output)
			(pin RDADDRECC1 output)
			(pin RDADDRECC2 output)
			(pin RDADDRECC3 output)
			(pin RDADDRECC4 output)
			(pin RDADDRECC5 output)
			(pin RDADDRECC6 output)
			(pin RDADDRECC7 output)
			(pin RDADDRECC8 output)
			(pin RDADDRECC9 output)
			(pin RDADDRECC10 output)
			(pin RDADDRECC11 output)
			(pin RDADDRECC12 output)
			(pin REGCEAREGCEL input)
			(pin REGCEAREGCEU input)
			(pin REGCEBL input)
			(pin REGCEBU input)
			(pin REGCLKARDRCLKL input)
			(pin REGCLKARDRCLKU input)
			(pin REGCLKBL input)
			(pin REGCLKBU input)
			(pin RSTRAMARSTRAML input)
			(pin RSTRAMARSTRAMU input)
			(pin RSTRAMBL input)
			(pin RSTRAMBU input)
			(pin RSTREGARSTREGL input)
			(pin RSTREGARSTREGU input)
			(pin RSTREGBL input)
			(pin RSTREGBU input)
			(pin SBITERR output)
			(pin WEAL0 input)
			(pin WEAL1 input)
			(pin WEAL2 input)
			(pin WEAL3 input)
			(pin WEAU0 input)
			(pin WEAU1 input)
			(pin WEAU2 input)
			(pin WEAU3 input)
			(pin WEBWEL0 input)
			(pin WEBWEL1 input)
			(pin WEBWEL2 input)
			(pin WEBWEL3 input)
			(pin WEBWEL4 input)
			(pin WEBWEL5 input)
			(pin WEBWEL6 input)
			(pin WEBWEL7 input)
			(pin WEBWEU0 input)
			(pin WEBWEU1 input)
			(pin WEBWEU2 input)
			(pin WEBWEU3 input)
			(pin WEBWEU4 input)
			(pin WEBWEU5 input)
			(pin WEBWEU6 input)
			(pin WEBWEU7 input)
			(conn RAMB36E1 CASCADEOUTA ==> CASCADEOUTA CASCADEOUTA)
			(conn RAMB36E1 CASCADEOUTB ==> CASCADEOUTB CASCADEOUTB)
			(conn RAMB36E1 DBITERR ==> DBITERR DBITERR)
			(conn RAMB36E1 DOADO0 ==> DOADO0 DOADO0)
			(conn RAMB36E1 DOADO1 ==> DOADO1 DOADO1)
			(conn RAMB36E1 DOADO2 ==> DOADO2 DOADO2)
			(conn RAMB36E1 DOADO3 ==> DOADO3 DOADO3)
			(conn RAMB36E1 DOADO4 ==> DOADO4 DOADO4)
			(conn RAMB36E1 DOADO5 ==> DOADO5 DOADO5)
			(conn RAMB36E1 DOADO6 ==> DOADO6 DOADO6)
			(conn RAMB36E1 DOADO7 ==> DOADO7 DOADO7)
			(conn RAMB36E1 DOADO8 ==> DOADO8 DOADO8)
			(conn RAMB36E1 DOADO9 ==> DOADO9 DOADO9)
			(conn RAMB36E1 DOADO10 ==> DOADO10 DOADO10)
			(conn RAMB36E1 DOADO11 ==> DOADO11 DOADO11)
			(conn RAMB36E1 DOADO12 ==> DOADO12 DOADO12)
			(conn RAMB36E1 DOADO13 ==> DOADO13 DOADO13)
			(conn RAMB36E1 DOADO14 ==> DOADO14 DOADO14)
			(conn RAMB36E1 DOADO15 ==> DOADO15 DOADO15)
			(conn RAMB36E1 DOADO16 ==> DOADO16 DOADO16)
			(conn RAMB36E1 DOADO17 ==> DOADO17 DOADO17)
			(conn RAMB36E1 DOADO18 ==> DOADO18 DOADO18)
			(conn RAMB36E1 DOADO19 ==> DOADO19 DOADO19)
			(conn RAMB36E1 DOADO20 ==> DOADO20 DOADO20)
			(conn RAMB36E1 DOADO21 ==> DOADO21 DOADO21)
			(conn RAMB36E1 DOADO22 ==> DOADO22 DOADO22)
			(conn RAMB36E1 DOADO23 ==> DOADO23 DOADO23)
			(conn RAMB36E1 DOADO24 ==> DOADO24 DOADO24)
			(conn RAMB36E1 DOADO25 ==> DOADO25 DOADO25)
			(conn RAMB36E1 DOADO26 ==> DOADO26 DOADO26)
			(conn RAMB36E1 DOADO27 ==> DOADO27 DOADO27)
			(conn RAMB36E1 DOADO28 ==> DOADO28 DOADO28)
			(conn RAMB36E1 DOADO29 ==> DOADO29 DOADO29)
			(conn RAMB36E1 DOADO30 ==> DOADO30 DOADO30)
			(conn RAMB36E1 DOADO31 ==> DOADO31 DOADO31)
			(conn RAMB36E1 DOBDO0 ==> DOBDO0 DOBDO0)
			(conn RAMB36E1 DOBDO1 ==> DOBDO1 DOBDO1)
			(conn RAMB36E1 DOBDO2 ==> DOBDO2 DOBDO2)
			(conn RAMB36E1 DOBDO3 ==> DOBDO3 DOBDO3)
			(conn RAMB36E1 DOBDO4 ==> DOBDO4 DOBDO4)
			(conn RAMB36E1 DOBDO5 ==> DOBDO5 DOBDO5)
			(conn RAMB36E1 DOBDO6 ==> DOBDO6 DOBDO6)
			(conn RAMB36E1 DOBDO7 ==> DOBDO7 DOBDO7)
			(conn RAMB36E1 DOBDO8 ==> DOBDO8 DOBDO8)
			(conn RAMB36E1 DOBDO9 ==> DOBDO9 DOBDO9)
			(conn RAMB36E1 DOBDO10 ==> DOBDO10 DOBDO10)
			(conn RAMB36E1 DOBDO11 ==> DOBDO11 DOBDO11)
			(conn RAMB36E1 DOBDO12 ==> DOBDO12 DOBDO12)
			(conn RAMB36E1 DOBDO13 ==> DOBDO13 DOBDO13)
			(conn RAMB36E1 DOBDO14 ==> DOBDO14 DOBDO14)
			(conn RAMB36E1 DOBDO15 ==> DOBDO15 DOBDO15)
			(conn RAMB36E1 DOBDO16 ==> DOBDO16 DOBDO16)
			(conn RAMB36E1 DOBDO17 ==> DOBDO17 DOBDO17)
			(conn RAMB36E1 DOBDO18 ==> DOBDO18 DOBDO18)
			(conn RAMB36E1 DOBDO19 ==> DOBDO19 DOBDO19)
			(conn RAMB36E1 DOBDO20 ==> DOBDO20 DOBDO20)
			(conn RAMB36E1 DOBDO21 ==> DOBDO21 DOBDO21)
			(conn RAMB36E1 DOBDO22 ==> DOBDO22 DOBDO22)
			(conn RAMB36E1 DOBDO23 ==> DOBDO23 DOBDO23)
			(conn RAMB36E1 DOBDO24 ==> DOBDO24 DOBDO24)
			(conn RAMB36E1 DOBDO25 ==> DOBDO25 DOBDO25)
			(conn RAMB36E1 DOBDO26 ==> DOBDO26 DOBDO26)
			(conn RAMB36E1 DOBDO27 ==> DOBDO27 DOBDO27)
			(conn RAMB36E1 DOBDO28 ==> DOBDO28 DOBDO28)
			(conn RAMB36E1 DOBDO29 ==> DOBDO29 DOBDO29)
			(conn RAMB36E1 DOBDO30 ==> DOBDO30 DOBDO30)
			(conn RAMB36E1 DOBDO31 ==> DOBDO31 DOBDO31)
			(conn RAMB36E1 DOPADOP0 ==> DOPADOP0 DOPADOP0)
			(conn RAMB36E1 DOPADOP1 ==> DOPADOP1 DOPADOP1)
			(conn RAMB36E1 DOPADOP2 ==> DOPADOP2 DOPADOP2)
			(conn RAMB36E1 DOPADOP3 ==> DOPADOP3 DOPADOP3)
			(conn RAMB36E1 DOPBDOP0 ==> DOPBDOP0 DOPBDOP0)
			(conn RAMB36E1 DOPBDOP1 ==> DOPBDOP1 DOPBDOP1)
			(conn RAMB36E1 DOPBDOP2 ==> DOPBDOP2 DOPBDOP2)
			(conn RAMB36E1 DOPBDOP3 ==> DOPBDOP3 DOPBDOP3)
			(conn RAMB36E1 ECCPARITY0 ==> ECCPARITY0 ECCPARITY0)
			(conn RAMB36E1 ECCPARITY1 ==> ECCPARITY1 ECCPARITY1)
			(conn RAMB36E1 ECCPARITY2 ==> ECCPARITY2 ECCPARITY2)
			(conn RAMB36E1 ECCPARITY3 ==> ECCPARITY3 ECCPARITY3)
			(conn RAMB36E1 ECCPARITY4 ==> ECCPARITY4 ECCPARITY4)
			(conn RAMB36E1 ECCPARITY5 ==> ECCPARITY5 ECCPARITY5)
			(conn RAMB36E1 ECCPARITY6 ==> ECCPARITY6 ECCPARITY6)
			(conn RAMB36E1 ECCPARITY7 ==> ECCPARITY7 ECCPARITY7)
			(conn RAMB36E1 RDADDRECC0 ==> RDADDRECC0 RDADDRECC0)
			(conn RAMB36E1 RDADDRECC1 ==> RDADDRECC1 RDADDRECC1)
			(conn RAMB36E1 RDADDRECC2 ==> RDADDRECC2 RDADDRECC2)
			(conn RAMB36E1 RDADDRECC3 ==> RDADDRECC3 RDADDRECC3)
			(conn RAMB36E1 RDADDRECC4 ==> RDADDRECC4 RDADDRECC4)
			(conn RAMB36E1 RDADDRECC5 ==> RDADDRECC5 RDADDRECC5)
			(conn RAMB36E1 RDADDRECC6 ==> RDADDRECC6 RDADDRECC6)
			(conn RAMB36E1 RDADDRECC7 ==> RDADDRECC7 RDADDRECC7)
			(conn RAMB36E1 RDADDRECC8 ==> RDADDRECC8 RDADDRECC8)
			(conn RAMB36E1 RDADDRECC9 ==> RDADDRECC9 RDADDRECC9)
			(conn RAMB36E1 RDADDRECC10 ==> RDADDRECC10 RDADDRECC10)
			(conn RAMB36E1 RDADDRECC11 ==> RDADDRECC11 RDADDRECC11)
			(conn RAMB36E1 RDADDRECC12 ==> RDADDRECC12 RDADDRECC12)
			(conn RAMB36E1 SBITERR ==> SBITERR SBITERR)
			(conn RAMB36E1 ADDRARDADDRL0 <== ADDRARDADDRL0 ADDRARDADDRL0)
			(conn RAMB36E1 ADDRARDADDRL1 <== ADDRARDADDRL1 ADDRARDADDRL1)
			(conn RAMB36E1 ADDRARDADDRL2 <== ADDRARDADDRL2 ADDRARDADDRL2)
			(conn RAMB36E1 ADDRARDADDRL3 <== ADDRARDADDRL3 ADDRARDADDRL3)
			(conn RAMB36E1 ADDRARDADDRL4 <== ADDRARDADDRL4 ADDRARDADDRL4)
			(conn RAMB36E1 ADDRARDADDRL5 <== ADDRARDADDRL5 ADDRARDADDRL5)
			(conn RAMB36E1 ADDRARDADDRL6 <== ADDRARDADDRL6 ADDRARDADDRL6)
			(conn RAMB36E1 ADDRARDADDRL7 <== ADDRARDADDRL7 ADDRARDADDRL7)
			(conn RAMB36E1 ADDRARDADDRL8 <== ADDRARDADDRL8 ADDRARDADDRL8)
			(conn RAMB36E1 ADDRARDADDRL9 <== ADDRARDADDRL9 ADDRARDADDRL9)
			(conn RAMB36E1 ADDRARDADDRL10 <== ADDRARDADDRL10 ADDRARDADDRL10)
			(conn RAMB36E1 ADDRARDADDRL11 <== ADDRARDADDRL11 ADDRARDADDRL11)
			(conn RAMB36E1 ADDRARDADDRL12 <== ADDRARDADDRL12 ADDRARDADDRL12)
			(conn RAMB36E1 ADDRARDADDRL13 <== ADDRARDADDRL13 ADDRARDADDRL13)
			(conn RAMB36E1 ADDRARDADDRL14 <== ADDRARDADDRL14 ADDRARDADDRL14)
			(conn RAMB36E1 ADDRARDADDRL15 <== ADDRARDADDRL15 ADDRARDADDRL15)
			(conn RAMB36E1 ADDRARDADDRU0 <== ADDRARDADDRU0 ADDRARDADDRU0)
			(conn RAMB36E1 ADDRARDADDRU1 <== ADDRARDADDRU1 ADDRARDADDRU1)
			(conn RAMB36E1 ADDRARDADDRU2 <== ADDRARDADDRU2 ADDRARDADDRU2)
			(conn RAMB36E1 ADDRARDADDRU3 <== ADDRARDADDRU3 ADDRARDADDRU3)
			(conn RAMB36E1 ADDRARDADDRU4 <== ADDRARDADDRU4 ADDRARDADDRU4)
			(conn RAMB36E1 ADDRARDADDRU5 <== ADDRARDADDRU5 ADDRARDADDRU5)
			(conn RAMB36E1 ADDRARDADDRU6 <== ADDRARDADDRU6 ADDRARDADDRU6)
			(conn RAMB36E1 ADDRARDADDRU7 <== ADDRARDADDRU7 ADDRARDADDRU7)
			(conn RAMB36E1 ADDRARDADDRU8 <== ADDRARDADDRU8 ADDRARDADDRU8)
			(conn RAMB36E1 ADDRARDADDRU9 <== ADDRARDADDRU9 ADDRARDADDRU9)
			(conn RAMB36E1 ADDRARDADDRU10 <== ADDRARDADDRU10 ADDRARDADDRU10)
			(conn RAMB36E1 ADDRARDADDRU11 <== ADDRARDADDRU11 ADDRARDADDRU11)
			(conn RAMB36E1 ADDRARDADDRU12 <== ADDRARDADDRU12 ADDRARDADDRU12)
			(conn RAMB36E1 ADDRARDADDRU13 <== ADDRARDADDRU13 ADDRARDADDRU13)
			(conn RAMB36E1 ADDRARDADDRU14 <== ADDRARDADDRU14 ADDRARDADDRU14)
			(conn RAMB36E1 ADDRBWRADDRL0 <== ADDRBWRADDRL0 ADDRBWRADDRL0)
			(conn RAMB36E1 ADDRBWRADDRL1 <== ADDRBWRADDRL1 ADDRBWRADDRL1)
			(conn RAMB36E1 ADDRBWRADDRL2 <== ADDRBWRADDRL2 ADDRBWRADDRL2)
			(conn RAMB36E1 ADDRBWRADDRL3 <== ADDRBWRADDRL3 ADDRBWRADDRL3)
			(conn RAMB36E1 ADDRBWRADDRL4 <== ADDRBWRADDRL4 ADDRBWRADDRL4)
			(conn RAMB36E1 ADDRBWRADDRL5 <== ADDRBWRADDRL5 ADDRBWRADDRL5)
			(conn RAMB36E1 ADDRBWRADDRL6 <== ADDRBWRADDRL6 ADDRBWRADDRL6)
			(conn RAMB36E1 ADDRBWRADDRL7 <== ADDRBWRADDRL7 ADDRBWRADDRL7)
			(conn RAMB36E1 ADDRBWRADDRL8 <== ADDRBWRADDRL8 ADDRBWRADDRL8)
			(conn RAMB36E1 ADDRBWRADDRL9 <== ADDRBWRADDRL9 ADDRBWRADDRL9)
			(conn RAMB36E1 ADDRBWRADDRL10 <== ADDRBWRADDRL10 ADDRBWRADDRL10)
			(conn RAMB36E1 ADDRBWRADDRL11 <== ADDRBWRADDRL11 ADDRBWRADDRL11)
			(conn RAMB36E1 ADDRBWRADDRL12 <== ADDRBWRADDRL12 ADDRBWRADDRL12)
			(conn RAMB36E1 ADDRBWRADDRL13 <== ADDRBWRADDRL13 ADDRBWRADDRL13)
			(conn RAMB36E1 ADDRBWRADDRL14 <== ADDRBWRADDRL14 ADDRBWRADDRL14)
			(conn RAMB36E1 ADDRBWRADDRL15 <== ADDRBWRADDRL15 ADDRBWRADDRL15)
			(conn RAMB36E1 ADDRBWRADDRU0 <== ADDRBWRADDRU0 ADDRBWRADDRU0)
			(conn RAMB36E1 ADDRBWRADDRU1 <== ADDRBWRADDRU1 ADDRBWRADDRU1)
			(conn RAMB36E1 ADDRBWRADDRU2 <== ADDRBWRADDRU2 ADDRBWRADDRU2)
			(conn RAMB36E1 ADDRBWRADDRU3 <== ADDRBWRADDRU3 ADDRBWRADDRU3)
			(conn RAMB36E1 ADDRBWRADDRU4 <== ADDRBWRADDRU4 ADDRBWRADDRU4)
			(conn RAMB36E1 ADDRBWRADDRU5 <== ADDRBWRADDRU5 ADDRBWRADDRU5)
			(conn RAMB36E1 ADDRBWRADDRU6 <== ADDRBWRADDRU6 ADDRBWRADDRU6)
			(conn RAMB36E1 ADDRBWRADDRU7 <== ADDRBWRADDRU7 ADDRBWRADDRU7)
			(conn RAMB36E1 ADDRBWRADDRU8 <== ADDRBWRADDRU8 ADDRBWRADDRU8)
			(conn RAMB36E1 ADDRBWRADDRU9 <== ADDRBWRADDRU9 ADDRBWRADDRU9)
			(conn RAMB36E1 ADDRBWRADDRU10 <== ADDRBWRADDRU10 ADDRBWRADDRU10)
			(conn RAMB36E1 ADDRBWRADDRU11 <== ADDRBWRADDRU11 ADDRBWRADDRU11)
			(conn RAMB36E1 ADDRBWRADDRU12 <== ADDRBWRADDRU12 ADDRBWRADDRU12)
			(conn RAMB36E1 ADDRBWRADDRU13 <== ADDRBWRADDRU13 ADDRBWRADDRU13)
			(conn RAMB36E1 ADDRBWRADDRU14 <== ADDRBWRADDRU14 ADDRBWRADDRU14)
			(conn RAMB36E1 CASCADEINA <== CASCADEINA CASCADEINA)
			(conn RAMB36E1 CASCADEINB <== CASCADEINB CASCADEINB)
			(conn RAMB36E1 CLKARDCLKL <== CLKARDCLKLINV OUT)
			(conn RAMB36E1 CLKARDCLKU <== CLKARDCLKUINV OUT)
			(conn RAMB36E1 CLKBWRCLKL <== CLKBWRCLKLINV OUT)
			(conn RAMB36E1 CLKBWRCLKU <== CLKBWRCLKUINV OUT)
			(conn RAMB36E1 DIADI0 <== DIADI0 DIADI0)
			(conn RAMB36E1 DIADI1 <== DIADI1 DIADI1)
			(conn RAMB36E1 DIADI2 <== DIADI2 DIADI2)
			(conn RAMB36E1 DIADI3 <== DIADI3 DIADI3)
			(conn RAMB36E1 DIADI4 <== DIADI4 DIADI4)
			(conn RAMB36E1 DIADI5 <== DIADI5 DIADI5)
			(conn RAMB36E1 DIADI6 <== DIADI6 DIADI6)
			(conn RAMB36E1 DIADI7 <== DIADI7 DIADI7)
			(conn RAMB36E1 DIADI8 <== DIADI8 DIADI8)
			(conn RAMB36E1 DIADI9 <== DIADI9 DIADI9)
			(conn RAMB36E1 DIADI10 <== DIADI10 DIADI10)
			(conn RAMB36E1 DIADI11 <== DIADI11 DIADI11)
			(conn RAMB36E1 DIADI12 <== DIADI12 DIADI12)
			(conn RAMB36E1 DIADI13 <== DIADI13 DIADI13)
			(conn RAMB36E1 DIADI14 <== DIADI14 DIADI14)
			(conn RAMB36E1 DIADI15 <== DIADI15 DIADI15)
			(conn RAMB36E1 DIADI16 <== DIADI16 DIADI16)
			(conn RAMB36E1 DIADI17 <== DIADI17 DIADI17)
			(conn RAMB36E1 DIADI18 <== DIADI18 DIADI18)
			(conn RAMB36E1 DIADI19 <== DIADI19 DIADI19)
			(conn RAMB36E1 DIADI20 <== DIADI20 DIADI20)
			(conn RAMB36E1 DIADI21 <== DIADI21 DIADI21)
			(conn RAMB36E1 DIADI22 <== DIADI22 DIADI22)
			(conn RAMB36E1 DIADI23 <== DIADI23 DIADI23)
			(conn RAMB36E1 DIADI24 <== DIADI24 DIADI24)
			(conn RAMB36E1 DIADI25 <== DIADI25 DIADI25)
			(conn RAMB36E1 DIADI26 <== DIADI26 DIADI26)
			(conn RAMB36E1 DIADI27 <== DIADI27 DIADI27)
			(conn RAMB36E1 DIADI28 <== DIADI28 DIADI28)
			(conn RAMB36E1 DIADI29 <== DIADI29 DIADI29)
			(conn RAMB36E1 DIADI30 <== DIADI30 DIADI30)
			(conn RAMB36E1 DIADI31 <== DIADI31 DIADI31)
			(conn RAMB36E1 DIBDI0 <== DIBDI0 DIBDI0)
			(conn RAMB36E1 DIBDI1 <== DIBDI1 DIBDI1)
			(conn RAMB36E1 DIBDI2 <== DIBDI2 DIBDI2)
			(conn RAMB36E1 DIBDI3 <== DIBDI3 DIBDI3)
			(conn RAMB36E1 DIBDI4 <== DIBDI4 DIBDI4)
			(conn RAMB36E1 DIBDI5 <== DIBDI5 DIBDI5)
			(conn RAMB36E1 DIBDI6 <== DIBDI6 DIBDI6)
			(conn RAMB36E1 DIBDI7 <== DIBDI7 DIBDI7)
			(conn RAMB36E1 DIBDI8 <== DIBDI8 DIBDI8)
			(conn RAMB36E1 DIBDI9 <== DIBDI9 DIBDI9)
			(conn RAMB36E1 DIBDI10 <== DIBDI10 DIBDI10)
			(conn RAMB36E1 DIBDI11 <== DIBDI11 DIBDI11)
			(conn RAMB36E1 DIBDI12 <== DIBDI12 DIBDI12)
			(conn RAMB36E1 DIBDI13 <== DIBDI13 DIBDI13)
			(conn RAMB36E1 DIBDI14 <== DIBDI14 DIBDI14)
			(conn RAMB36E1 DIBDI15 <== DIBDI15 DIBDI15)
			(conn RAMB36E1 DIBDI16 <== DIBDI16 DIBDI16)
			(conn RAMB36E1 DIBDI17 <== DIBDI17 DIBDI17)
			(conn RAMB36E1 DIBDI18 <== DIBDI18 DIBDI18)
			(conn RAMB36E1 DIBDI19 <== DIBDI19 DIBDI19)
			(conn RAMB36E1 DIBDI20 <== DIBDI20 DIBDI20)
			(conn RAMB36E1 DIBDI21 <== DIBDI21 DIBDI21)
			(conn RAMB36E1 DIBDI22 <== DIBDI22 DIBDI22)
			(conn RAMB36E1 DIBDI23 <== DIBDI23 DIBDI23)
			(conn RAMB36E1 DIBDI24 <== DIBDI24 DIBDI24)
			(conn RAMB36E1 DIBDI25 <== DIBDI25 DIBDI25)
			(conn RAMB36E1 DIBDI26 <== DIBDI26 DIBDI26)
			(conn RAMB36E1 DIBDI27 <== DIBDI27 DIBDI27)
			(conn RAMB36E1 DIBDI28 <== DIBDI28 DIBDI28)
			(conn RAMB36E1 DIBDI29 <== DIBDI29 DIBDI29)
			(conn RAMB36E1 DIBDI30 <== DIBDI30 DIBDI30)
			(conn RAMB36E1 DIBDI31 <== DIBDI31 DIBDI31)
			(conn RAMB36E1 DIPADIP0 <== DIPADIP0 DIPADIP0)
			(conn RAMB36E1 DIPADIP1 <== DIPADIP1 DIPADIP1)
			(conn RAMB36E1 DIPADIP2 <== DIPADIP2 DIPADIP2)
			(conn RAMB36E1 DIPADIP3 <== DIPADIP3 DIPADIP3)
			(conn RAMB36E1 DIPBDIP0 <== DIPBDIP0 DIPBDIP0)
			(conn RAMB36E1 DIPBDIP1 <== DIPBDIP1 DIPBDIP1)
			(conn RAMB36E1 DIPBDIP2 <== DIPBDIP2 DIPBDIP2)
			(conn RAMB36E1 DIPBDIP3 <== DIPBDIP3 DIPBDIP3)
			(conn RAMB36E1 ENARDENL <== ENARDENLINV OUT)
			(conn RAMB36E1 ENARDENU <== ENARDENUINV OUT)
			(conn RAMB36E1 ENBWRENL <== ENBWRENLINV OUT)
			(conn RAMB36E1 ENBWRENU <== ENBWRENUINV OUT)
			(conn RAMB36E1 INJECTDBITERR <== INJECTDBITERR INJECTDBITERR)
			(conn RAMB36E1 INJECTSBITERR <== INJECTSBITERR INJECTSBITERR)
			(conn RAMB36E1 REGCEAREGCEL <== REGCEAREGCEL REGCEAREGCEL)
			(conn RAMB36E1 REGCEAREGCEU <== REGCEAREGCEU REGCEAREGCEU)
			(conn RAMB36E1 REGCEBL <== REGCEBL REGCEBL)
			(conn RAMB36E1 REGCEBU <== REGCEBU REGCEBU)
			(conn RAMB36E1 REGCLKARDRCLKL <== REGCLKARDRCLKLINV OUT)
			(conn RAMB36E1 REGCLKARDRCLKU <== REGCLKARDRCLKUINV OUT)
			(conn RAMB36E1 REGCLKBL <== REGCLKBLINV OUT)
			(conn RAMB36E1 REGCLKBU <== REGCLKBUINV OUT)
			(conn RAMB36E1 RSTRAMARSTRAML <== RSTRAMARSTRAMLINV OUT)
			(conn RAMB36E1 RSTRAMARSTRAMU <== RSTRAMARSTRAMUINV OUT)
			(conn RAMB36E1 RSTRAMBL <== RSTRAMBLINV OUT)
			(conn RAMB36E1 RSTRAMBU <== RSTRAMBUINV OUT)
			(conn RAMB36E1 RSTREGARSTREGL <== RSTREGARSTREGLINV OUT)
			(conn RAMB36E1 RSTREGARSTREGU <== RSTREGARSTREGUINV OUT)
			(conn RAMB36E1 RSTREGBL <== RSTREGBLINV OUT)
			(conn RAMB36E1 RSTREGBU <== RSTREGBUINV OUT)
			(conn RAMB36E1 WEAL0 <== WEAL0 WEAL0)
			(conn RAMB36E1 WEAL1 <== WEAL1 WEAL1)
			(conn RAMB36E1 WEAL2 <== WEAL2 WEAL2)
			(conn RAMB36E1 WEAL3 <== WEAL3 WEAL3)
			(conn RAMB36E1 WEAU0 <== WEAU0 WEAU0)
			(conn RAMB36E1 WEAU1 <== WEAU1 WEAU1)
			(conn RAMB36E1 WEAU2 <== WEAU2 WEAU2)
			(conn RAMB36E1 WEAU3 <== WEAU3 WEAU3)
			(conn RAMB36E1 WEBWEL0 <== WEBWEL0 WEBWEL0)
			(conn RAMB36E1 WEBWEL1 <== WEBWEL1 WEBWEL1)
			(conn RAMB36E1 WEBWEL2 <== WEBWEL2 WEBWEL2)
			(conn RAMB36E1 WEBWEL3 <== WEBWEL3 WEBWEL3)
			(conn RAMB36E1 WEBWEL4 <== WEBWEL4 WEBWEL4)
			(conn RAMB36E1 WEBWEL5 <== WEBWEL5 WEBWEL5)
			(conn RAMB36E1 WEBWEL6 <== WEBWEL6 WEBWEL6)
			(conn RAMB36E1 WEBWEL7 <== WEBWEL7 WEBWEL7)
			(conn RAMB36E1 WEBWEU0 <== WEBWEU0 WEBWEU0)
			(conn RAMB36E1 WEBWEU1 <== WEBWEU1 WEBWEU1)
			(conn RAMB36E1 WEBWEU2 <== WEBWEU2 WEBWEU2)
			(conn RAMB36E1 WEBWEU3 <== WEBWEU3 WEBWEU3)
			(conn RAMB36E1 WEBWEU4 <== WEBWEU4 WEBWEU4)
			(conn RAMB36E1 WEBWEU5 <== WEBWEU5 WEBWEU5)
			(conn RAMB36E1 WEBWEU6 <== WEBWEU6 WEBWEU6)
			(conn RAMB36E1 WEBWEU7 <== WEBWEU7 WEBWEU7)
		)
		(element TSTBRAMRST 1
			(pin TSTBRAMRST output)
		)
		(element RDERR 1
			(pin RDERR input)
		)
		(element TSTRDOS9 1
			(pin TSTRDOS9 output)
		)
		(element TSTWROS9 1
			(pin TSTWROS9 output)
		)
		(element TSTRDOS2 1
			(pin TSTRDOS2 output)
		)
		(element TSTOFF 1
			(pin TSTOFF output)
		)
		(element TSTRDOS7 1
			(pin TSTRDOS7 output)
		)
		(element TSTWROS4 1
			(pin TSTWROS4 output)
		)
		(element WRCOUNT5 1
			(pin WRCOUNT5 input)
		)
		(element TSTRDCNTOFF 1
			(pin TSTRDCNTOFF output)
		)
		(element TSTWROS7 1
			(pin TSTWROS7 output)
		)
		(element TSTOUT3 1
			(pin TSTOUT3 input)
		)
		(element TSTCNT2 1
			(pin TSTCNT2 output)
		)
		(element TSTCNT12 1
			(pin TSTCNT12 output)
		)
		(element TSTWROS12 1
			(pin TSTWROS12 output)
		)
		(element TSTCNT6 1
			(pin TSTCNT6 output)
		)
		(element TSTWROS10 1
			(pin TSTWROS10 output)
		)
		(element TSTIN3 1
			(pin TSTIN3 output)
		)
		(element FULL 1
			(pin FULL input)
		)
		(element WRCOUNT11 1
			(pin WRCOUNT11 input)
		)
		(element TSTOUT0 1
			(pin TSTOUT0 input)
		)
		(element TSTCNT9 1
			(pin TSTCNT9 output)
		)
		(element TSTWROS11 1
			(pin TSTWROS11 output)
		)
		(element TSTRDOS5 1
			(pin TSTRDOS5 output)
		)
		(element TSTWROS1 1
			(pin TSTWROS1 output)
		)
		(element WRCOUNT10 1
			(pin WRCOUNT10 input)
		)
		(element WRCOUNT2 1
			(pin WRCOUNT2 input)
		)
		(element WRCOUNT7 1
			(pin WRCOUNT7 input)
		)
		(element ALMOSTFULL 1
			(pin ALMOSTFULL input)
		)
		(element TSTOUT4 1
			(pin TSTOUT4 input)
		)
		(element TSTCNT1 1
			(pin TSTCNT1 output)
		)
		(element TSTRDOS10 1
			(pin TSTRDOS10 output)
		)
		(element TSTIN0 1
			(pin TSTIN0 output)
		)
		(element TSTRDOS11 1
			(pin TSTRDOS11 output)
		)
		(element TSTCNT4 1
			(pin TSTCNT4 output)
		)
		(element TSTRDOS12 1
			(pin TSTRDOS12 output)
		)
		(element TSTWROS8 1
			(pin TSTWROS8 output)
		)
		(element WRCOUNT1 1
			(pin WRCOUNT1 input)
		)
		(element TSTCNT5 1
			(pin TSTCNT5 output)
		)
		(element TSTCNT0 1
			(pin TSTCNT0 output)
		)
		(element TSTRDOS6 1
			(pin TSTRDOS6 output)
		)
		(element ALMOSTEMPTY 1
			(pin ALMOSTEMPTY input)
		)
		(element TSTIN2 1
			(pin TSTIN2 output)
		)
		(element WRCOUNT3 1
			(pin WRCOUNT3 input)
		)
		(element TSTWROS6 1
			(pin TSTWROS6 output)
		)
		(element TSTCNT7 1
			(pin TSTCNT7 output)
		)
		(element TSTRDOS3 1
			(pin TSTRDOS3 output)
		)
		(element TSTRDOS0 1
			(pin TSTRDOS0 output)
		)
		(element TSTWROS2 1
			(pin TSTWROS2 output)
		)
		(element TSTOUT1 1
			(pin TSTOUT1 input)
		)
		(element TSTFLAGIN 1
			(pin TSTFLAGIN output)
		)
		(element TSTCNT3 1
			(pin TSTCNT3 output)
		)
		(element TSTRDOS1 1
			(pin TSTRDOS1 output)
		)
		(element WRCOUNT12 1
			(pin WRCOUNT12 input)
		)
		(element TSTRDOS8 1
			(pin TSTRDOS8 output)
		)
		(element WRCOUNT4 1
			(pin WRCOUNT4 input)
		)
		(element TSTWRCNTOFF 1
			(pin TSTWRCNTOFF output)
		)
		(element TSTRDOS4 1
			(pin TSTRDOS4 output)
		)
		(element TSTWROS0 1
			(pin TSTWROS0 output)
		)
		(element EMPTY 1
			(pin EMPTY input)
		)
		(element TSTIN4 1
			(pin TSTIN4 output)
		)
		(element WRCOUNT9 1
			(pin WRCOUNT9 input)
		)
		(element WRCOUNT8 1
			(pin WRCOUNT8 input)
		)
		(element WRERR 1
			(pin WRERR input)
		)
		(element TSTOUT2 1
			(pin TSTOUT2 input)
		)
		(element TSTCNT8 1
			(pin TSTCNT8 output)
		)
		(element TSTWROS5 1
			(pin TSTWROS5 output)
		)
		(element TSTWROS3 1
			(pin TSTWROS3 output)
		)
		(element TSTCNT11 1
			(pin TSTCNT11 output)
		)
		(element WRCOUNT0 1
			(pin WRCOUNT0 input)
		)
		(element TSTIN1 1
			(pin TSTIN1 output)
		)
		(element WRCOUNT6 1
			(pin WRCOUNT6 input)
		)
		(element TSTCNT10 1
			(pin TSTCNT10 output)
		)
		(element SAVEDATA 0
			(cfg FALSE TRUE)
		)
		(element RDADDR_COLLISION_HWCONFIG 0
			(cfg DELAYED_WRITE PERFORMANCE)
		)
	)
	(primitive_def RAMBFIFO36E1 356 397
		(pin INJECTSBITERR INJECTSBITERR input)
		(pin TSTBRAMRST TSTBRAMRST input)
		(pin RDERR RDERR output)
		(pin DIPBDIP2 DIPBDIP2 input)
		(pin DIPBDIP0 DIPBDIP0 input)
		(pin RSTREGBU RSTREGBU input)
		(pin REGCEBL REGCEBL input)
		(pin REGCEAREGCEL REGCEAREGCEL input)
		(pin TSTOFF TSTOFF input)
		(pin CASCADEOUTB CASCADEOUTB output)
		(pin DOBDO30 DOBDO30 output)
		(pin DOBDO28 DOBDO28 output)
		(pin DOBDO26 DOBDO26 output)
		(pin DOBDO24 DOBDO24 output)
		(pin DOBDO22 DOBDO22 output)
		(pin DOBDO20 DOBDO20 output)
		(pin DOBDO18 DOBDO18 output)
		(pin DOBDO16 DOBDO16 output)
		(pin DOBDO14 DOBDO14 output)
		(pin DOBDO12 DOBDO12 output)
		(pin DOBDO10 DOBDO10 output)
		(pin DOBDO8 DOBDO8 output)
		(pin DOBDO6 DOBDO6 output)
		(pin DOBDO4 DOBDO4 output)
		(pin DOBDO2 DOBDO2 output)
		(pin DOBDO0 DOBDO0 output)
		(pin DBITERR DBITERR output)
		(pin ENBWRENU ENBWRENU input)
		(pin TSTIN4 TSTIN4 input)
		(pin TSTIN3 TSTIN3 input)
		(pin TSTIN2 TSTIN2 input)
		(pin TSTIN1 TSTIN1 input)
		(pin TSTIN0 TSTIN0 input)
		(pin TSTRDCNTOFF TSTRDCNTOFF input)
		(pin CASCADEOUTA CASCADEOUTA output)
		(pin DIPADIP3 DIPADIP3 input)
		(pin DIPADIP1 DIPADIP1 input)
		(pin RSTREGARSTREGU RSTREGARSTREGU input)
		(pin RSTRAMBL RSTRAMBL input)
		(pin WEAU3 WEAU3 input)
		(pin WEAU2 WEAU2 input)
		(pin WEAU1 WEAU1 input)
		(pin WEAU0 WEAU0 input)
		(pin RSTREGARSTREGL RSTREGARSTREGL input)
		(pin WEBWEL7 WEBWEL7 input)
		(pin WEBWEL6 WEBWEL6 input)
		(pin WEBWEL5 WEBWEL5 input)
		(pin WEBWEL4 WEBWEL4 input)
		(pin WEBWEL3 WEBWEL3 input)
		(pin WEBWEL2 WEBWEL2 input)
		(pin WEBWEL1 WEBWEL1 input)
		(pin WEBWEL0 WEBWEL0 input)
		(pin INJECTDBITERR INJECTDBITERR input)
		(pin FULL FULL output)
		(pin SBITERR SBITERR output)
		(pin REGCLKBU REGCLKBU input)
		(pin TSTOUT4 TSTOUT4 output)
		(pin TSTOUT3 TSTOUT3 output)
		(pin TSTOUT2 TSTOUT2 output)
		(pin TSTOUT1 TSTOUT1 output)
		(pin TSTOUT0 TSTOUT0 output)
		(pin ADDRBWRADDRU14 ADDRBWRADDRU14 input)
		(pin ADDRBWRADDRU13 ADDRBWRADDRU13 input)
		(pin ADDRBWRADDRU12 ADDRBWRADDRU12 input)
		(pin ADDRBWRADDRU11 ADDRBWRADDRU11 input)
		(pin ADDRBWRADDRU10 ADDRBWRADDRU10 input)
		(pin ADDRBWRADDRU9 ADDRBWRADDRU9 input)
		(pin ADDRBWRADDRU8 ADDRBWRADDRU8 input)
		(pin ADDRBWRADDRU7 ADDRBWRADDRU7 input)
		(pin ADDRBWRADDRU6 ADDRBWRADDRU6 input)
		(pin ADDRBWRADDRU5 ADDRBWRADDRU5 input)
		(pin ADDRBWRADDRU4 ADDRBWRADDRU4 input)
		(pin ADDRBWRADDRU3 ADDRBWRADDRU3 input)
		(pin ADDRBWRADDRU2 ADDRBWRADDRU2 input)
		(pin ADDRBWRADDRU1 ADDRBWRADDRU1 input)
		(pin ADDRBWRADDRU0 ADDRBWRADDRU0 input)
		(pin DIPBDIP3 DIPBDIP3 input)
		(pin DIPBDIP1 DIPBDIP1 input)
		(pin REGCEBU REGCEBU input)
		(pin ALMOSTFULL ALMOSTFULL output)
		(pin RSTREGBL RSTREGBL input)
		(pin DOBDO31 DOBDO31 output)
		(pin DOBDO29 DOBDO29 output)
		(pin DOBDO27 DOBDO27 output)
		(pin DOBDO25 DOBDO25 output)
		(pin DOBDO23 DOBDO23 output)
		(pin DOBDO21 DOBDO21 output)
		(pin DOBDO19 DOBDO19 output)
		(pin DOBDO17 DOBDO17 output)
		(pin DOBDO15 DOBDO15 output)
		(pin DOBDO13 DOBDO13 output)
		(pin DOBDO11 DOBDO11 output)
		(pin DOBDO9 DOBDO9 output)
		(pin DOBDO7 DOBDO7 output)
		(pin DOBDO5 DOBDO5 output)
		(pin DOBDO3 DOBDO3 output)
		(pin DOBDO1 DOBDO1 output)
		(pin ENARDENU ENARDENU input)
		(pin REGCLKBL REGCLKBL input)
		(pin DOPADOP2 DOPADOP2 output)
		(pin DOPADOP0 DOPADOP0 output)
		(pin REGCLKARDRCLKL REGCLKARDRCLKL input)
		(pin TSTRDOS12 TSTRDOS12 input)
		(pin TSTRDOS11 TSTRDOS11 input)
		(pin TSTRDOS10 TSTRDOS10 input)
		(pin TSTRDOS9 TSTRDOS9 input)
		(pin TSTRDOS8 TSTRDOS8 input)
		(pin TSTRDOS7 TSTRDOS7 input)
		(pin TSTRDOS6 TSTRDOS6 input)
		(pin TSTRDOS5 TSTRDOS5 input)
		(pin TSTRDOS4 TSTRDOS4 input)
		(pin TSTRDOS3 TSTRDOS3 input)
		(pin TSTRDOS2 TSTRDOS2 input)
		(pin TSTRDOS1 TSTRDOS1 input)
		(pin TSTRDOS0 TSTRDOS0 input)
		(pin CLKBWRCLKU CLKBWRCLKU input)
		(pin DIADI30 DIADI30 input)
		(pin DIADI28 DIADI28 input)
		(pin DIADI26 DIADI26 input)
		(pin DIADI24 DIADI24 input)
		(pin DIADI22 DIADI22 input)
		(pin DIADI20 DIADI20 input)
		(pin DIADI18 DIADI18 input)
		(pin DIADI16 DIADI16 input)
		(pin DIADI14 DIADI14 input)
		(pin DIADI12 DIADI12 input)
		(pin DIADI10 DIADI10 input)
		(pin DIADI8 DIADI8 input)
		(pin DIADI6 DIADI6 input)
		(pin DIADI4 DIADI4 input)
		(pin DIADI2 DIADI2 input)
		(pin DIADI0 DIADI0 input)
		(pin DIADI31 DIADI31 input)
		(pin DIADI29 DIADI29 input)
		(pin DIADI27 DIADI27 input)
		(pin DIADI25 DIADI25 input)
		(pin DIADI23 DIADI23 input)
		(pin DIADI21 DIADI21 input)
		(pin DIADI19 DIADI19 input)
		(pin DIADI17 DIADI17 input)
		(pin DIADI15 DIADI15 input)
		(pin DIADI13 DIADI13 input)
		(pin DIADI11 DIADI11 input)
		(pin DIADI9 DIADI9 input)
		(pin DIADI7 DIADI7 input)
		(pin DIADI5 DIADI5 input)
		(pin DIADI3 DIADI3 input)
		(pin DIADI1 DIADI1 input)
		(pin DIBDI31 DIBDI31 input)
		(pin DIBDI29 DIBDI29 input)
		(pin DIBDI27 DIBDI27 input)
		(pin DIBDI25 DIBDI25 input)
		(pin DIBDI23 DIBDI23 input)
		(pin DIBDI21 DIBDI21 input)
		(pin DIBDI19 DIBDI19 input)
		(pin DIBDI17 DIBDI17 input)
		(pin DIBDI15 DIBDI15 input)
		(pin DIBDI13 DIBDI13 input)
		(pin DIBDI11 DIBDI11 input)
		(pin DIBDI9 DIBDI9 input)
		(pin DIBDI7 DIBDI7 input)
		(pin DIBDI5 DIBDI5 input)
		(pin DIBDI3 DIBDI3 input)
		(pin DIBDI1 DIBDI1 input)
		(pin WRCOUNT12 WRCOUNT12 output)
		(pin WRCOUNT11 WRCOUNT11 output)
		(pin WRCOUNT10 WRCOUNT10 output)
		(pin WRCOUNT9 WRCOUNT9 output)
		(pin WRCOUNT8 WRCOUNT8 output)
		(pin WRCOUNT7 WRCOUNT7 output)
		(pin WRCOUNT6 WRCOUNT6 output)
		(pin WRCOUNT5 WRCOUNT5 output)
		(pin WRCOUNT4 WRCOUNT4 output)
		(pin WRCOUNT3 WRCOUNT3 output)
		(pin WRCOUNT2 WRCOUNT2 output)
		(pin WRCOUNT1 WRCOUNT1 output)
		(pin WRCOUNT0 WRCOUNT0 output)
		(pin CLKARDCLKU CLKARDCLKU input)
		(pin DIPADIP2 DIPADIP2 input)
		(pin DIPADIP0 DIPADIP0 input)
		(pin WEAL3 WEAL3 input)
		(pin WEAL2 WEAL2 input)
		(pin WEAL1 WEAL1 input)
		(pin WEAL0 WEAL0 input)
		(pin TSTWROS12 TSTWROS12 input)
		(pin TSTWROS11 TSTWROS11 input)
		(pin TSTWROS10 TSTWROS10 input)
		(pin TSTWROS9 TSTWROS9 input)
		(pin TSTWROS8 TSTWROS8 input)
		(pin TSTWROS7 TSTWROS7 input)
		(pin TSTWROS6 TSTWROS6 input)
		(pin TSTWROS5 TSTWROS5 input)
		(pin TSTWROS4 TSTWROS4 input)
		(pin TSTWROS3 TSTWROS3 input)
		(pin TSTWROS2 TSTWROS2 input)
		(pin TSTWROS1 TSTWROS1 input)
		(pin TSTWROS0 TSTWROS0 input)
		(pin DOADO31 DOADO31 output)
		(pin DOADO29 DOADO29 output)
		(pin DOADO27 DOADO27 output)
		(pin DOADO25 DOADO25 output)
		(pin DOADO23 DOADO23 output)
		(pin DOADO21 DOADO21 output)
		(pin DOADO19 DOADO19 output)
		(pin DOADO17 DOADO17 output)
		(pin DOADO15 DOADO15 output)
		(pin DOADO13 DOADO13 output)
		(pin DOADO11 DOADO11 output)
		(pin DOADO9 DOADO9 output)
		(pin DOADO7 DOADO7 output)
		(pin DOADO5 DOADO5 output)
		(pin DOADO3 DOADO3 output)
		(pin DOADO1 DOADO1 output)
		(pin ALMOSTEMPTY ALMOSTEMPTY output)
		(pin RSTRAMBU RSTRAMBU input)
		(pin ADDRBWRADDRL15 ADDRBWRADDRL15 input)
		(pin ADDRBWRADDRL14 ADDRBWRADDRL14 input)
		(pin ADDRBWRADDRL13 ADDRBWRADDRL13 input)
		(pin ADDRBWRADDRL12 ADDRBWRADDRL12 input)
		(pin ADDRBWRADDRL11 ADDRBWRADDRL11 input)
		(pin ADDRBWRADDRL10 ADDRBWRADDRL10 input)
		(pin ADDRBWRADDRL9 ADDRBWRADDRL9 input)
		(pin ADDRBWRADDRL8 ADDRBWRADDRL8 input)
		(pin ADDRBWRADDRL7 ADDRBWRADDRL7 input)
		(pin ADDRBWRADDRL6 ADDRBWRADDRL6 input)
		(pin ADDRBWRADDRL5 ADDRBWRADDRL5 input)
		(pin ADDRBWRADDRL4 ADDRBWRADDRL4 input)
		(pin ADDRBWRADDRL3 ADDRBWRADDRL3 input)
		(pin ADDRBWRADDRL2 ADDRBWRADDRL2 input)
		(pin ADDRBWRADDRL1 ADDRBWRADDRL1 input)
		(pin ADDRBWRADDRL0 ADDRBWRADDRL0 input)
		(pin ECCPARITY7 ECCPARITY7 output)
		(pin ECCPARITY6 ECCPARITY6 output)
		(pin ECCPARITY5 ECCPARITY5 output)
		(pin ECCPARITY4 ECCPARITY4 output)
		(pin ECCPARITY3 ECCPARITY3 output)
		(pin ECCPARITY2 ECCPARITY2 output)
		(pin ECCPARITY1 ECCPARITY1 output)
		(pin ECCPARITY0 ECCPARITY0 output)
		(pin TSTCNT12 TSTCNT12 input)
		(pin TSTCNT11 TSTCNT11 input)
		(pin TSTCNT10 TSTCNT10 input)
		(pin TSTCNT9 TSTCNT9 input)
		(pin TSTCNT8 TSTCNT8 input)
		(pin TSTCNT7 TSTCNT7 input)
		(pin TSTCNT6 TSTCNT6 input)
		(pin TSTCNT5 TSTCNT5 input)
		(pin TSTCNT4 TSTCNT4 input)
		(pin TSTCNT3 TSTCNT3 input)
		(pin TSTCNT2 TSTCNT2 input)
		(pin TSTCNT1 TSTCNT1 input)
		(pin TSTCNT0 TSTCNT0 input)
		(pin CASCADEINA CASCADEINA input)
		(pin RSTRAMARSTRAMLRST RSTRAMARSTRAMLRST input)
		(pin ENBWRENL ENBWRENL input)
		(pin ADDRARDADDRU14 ADDRARDADDRU14 input)
		(pin ADDRARDADDRU13 ADDRARDADDRU13 input)
		(pin ADDRARDADDRU12 ADDRARDADDRU12 input)
		(pin ADDRARDADDRU11 ADDRARDADDRU11 input)
		(pin ADDRARDADDRU10 ADDRARDADDRU10 input)
		(pin ADDRARDADDRU9 ADDRARDADDRU9 input)
		(pin ADDRARDADDRU8 ADDRARDADDRU8 input)
		(pin ADDRARDADDRU7 ADDRARDADDRU7 input)
		(pin ADDRARDADDRU6 ADDRARDADDRU6 input)
		(pin ADDRARDADDRU5 ADDRARDADDRU5 input)
		(pin ADDRARDADDRU4 ADDRARDADDRU4 input)
		(pin ADDRARDADDRU3 ADDRARDADDRU3 input)
		(pin ADDRARDADDRU2 ADDRARDADDRU2 input)
		(pin ADDRARDADDRU1 ADDRARDADDRU1 input)
		(pin ADDRARDADDRU0 ADDRARDADDRU0 input)
		(pin DOPBDOP2 DOPBDOP2 output)
		(pin DOPBDOP0 DOPBDOP0 output)
		(pin TSTFLAGIN TSTFLAGIN input)
		(pin REGCLKARDRCLKU REGCLKARDRCLKU input)
		(pin CLKARDCLKL CLKARDCLKL input)
		(pin TSTWRCNTOFF TSTWRCNTOFF input)
		(pin DIBDI30 DIBDI30 input)
		(pin DIBDI28 DIBDI28 input)
		(pin DIBDI26 DIBDI26 input)
		(pin DIBDI24 DIBDI24 input)
		(pin DIBDI22 DIBDI22 input)
		(pin DIBDI20 DIBDI20 input)
		(pin DIBDI18 DIBDI18 input)
		(pin DIBDI16 DIBDI16 input)
		(pin DIBDI14 DIBDI14 input)
		(pin DIBDI12 DIBDI12 input)
		(pin DIBDI10 DIBDI10 input)
		(pin DIBDI8 DIBDI8 input)
		(pin DIBDI6 DIBDI6 input)
		(pin DIBDI4 DIBDI4 input)
		(pin DIBDI2 DIBDI2 input)
		(pin DIBDI0 DIBDI0 input)
		(pin RDCOUNT12 RDCOUNT12 output)
		(pin RDCOUNT11 RDCOUNT11 output)
		(pin RDCOUNT10 RDCOUNT10 output)
		(pin RDCOUNT9 RDCOUNT9 output)
		(pin RDCOUNT8 RDCOUNT8 output)
		(pin RDCOUNT7 RDCOUNT7 output)
		(pin RDCOUNT6 RDCOUNT6 output)
		(pin RDCOUNT5 RDCOUNT5 output)
		(pin RDCOUNT4 RDCOUNT4 output)
		(pin RDCOUNT3 RDCOUNT3 output)
		(pin RDCOUNT2 RDCOUNT2 output)
		(pin RDCOUNT1 RDCOUNT1 output)
		(pin RDCOUNT0 RDCOUNT0 output)
		(pin RSTRAMARSTRAMU RSTRAMARSTRAMU input)
		(pin EMPTY EMPTY output)
		(pin DOADO30 DOADO30 output)
		(pin DOADO28 DOADO28 output)
		(pin DOADO26 DOADO26 output)
		(pin DOADO24 DOADO24 output)
		(pin DOADO22 DOADO22 output)
		(pin DOADO20 DOADO20 output)
		(pin DOADO18 DOADO18 output)
		(pin DOADO16 DOADO16 output)
		(pin DOADO14 DOADO14 output)
		(pin DOADO12 DOADO12 output)
		(pin DOADO10 DOADO10 output)
		(pin DOADO8 DOADO8 output)
		(pin DOADO6 DOADO6 output)
		(pin DOADO4 DOADO4 output)
		(pin DOADO2 DOADO2 output)
		(pin DOADO0 DOADO0 output)
		(pin DOPADOP3 DOPADOP3 output)
		(pin DOPADOP1 DOPADOP1 output)
		(pin WRERR WRERR output)
		(pin CASCADEINB CASCADEINB input)
		(pin ENARDENL ENARDENL input)
		(pin REGCEAREGCEU REGCEAREGCEU input)
		(pin CLKBWRCLKL CLKBWRCLKL input)
		(pin DOPBDOP3 DOPBDOP3 output)
		(pin DOPBDOP1 DOPBDOP1 output)
		(pin ADDRARDADDRL15 ADDRARDADDRL15 input)
		(pin ADDRARDADDRL14 ADDRARDADDRL14 input)
		(pin ADDRARDADDRL13 ADDRARDADDRL13 input)
		(pin ADDRARDADDRL12 ADDRARDADDRL12 input)
		(pin ADDRARDADDRL11 ADDRARDADDRL11 input)
		(pin ADDRARDADDRL10 ADDRARDADDRL10 input)
		(pin ADDRARDADDRL9 ADDRARDADDRL9 input)
		(pin ADDRARDADDRL8 ADDRARDADDRL8 input)
		(pin ADDRARDADDRL7 ADDRARDADDRL7 input)
		(pin ADDRARDADDRL6 ADDRARDADDRL6 input)
		(pin ADDRARDADDRL5 ADDRARDADDRL5 input)
		(pin ADDRARDADDRL4 ADDRARDADDRL4 input)
		(pin ADDRARDADDRL3 ADDRARDADDRL3 input)
		(pin ADDRARDADDRL2 ADDRARDADDRL2 input)
		(pin ADDRARDADDRL1 ADDRARDADDRL1 input)
		(pin ADDRARDADDRL0 ADDRARDADDRL0 input)
		(pin WEBWEU7 WEBWEU7 input)
		(pin WEBWEU6 WEBWEU6 input)
		(pin WEBWEU5 WEBWEU5 input)
		(pin WEBWEU4 WEBWEU4 input)
		(pin WEBWEU3 WEBWEU3 input)
		(pin WEBWEU2 WEBWEU2 input)
		(pin WEBWEU1 WEBWEU1 input)
		(pin WEBWEU0 WEBWEU0 input)
		(element SAVEDATA 0
			(cfg FALSE TRUE)
		)
		(element RDADDR_COLLISION_HWCONFIG 0
			(cfg DELAYED_WRITE PERFORMANCE)
		)
		(element RAMBFIFO36E1 356 # BEL
			(pin ADDRARDADDRL0 input)
			(pin ADDRARDADDRL1 input)
			(pin ADDRARDADDRL2 input)
			(pin ADDRARDADDRL3 input)
			(pin ADDRARDADDRL4 input)
			(pin ADDRARDADDRL5 input)
			(pin ADDRARDADDRL6 input)
			(pin ADDRARDADDRL7 input)
			(pin ADDRARDADDRL8 input)
			(pin ADDRARDADDRL9 input)
			(pin ADDRARDADDRL10 input)
			(pin ADDRARDADDRL11 input)
			(pin ADDRARDADDRL12 input)
			(pin ADDRARDADDRL13 input)
			(pin ADDRARDADDRL14 input)
			(pin ADDRARDADDRL15 input)
			(pin ADDRARDADDRU0 input)
			(pin ADDRARDADDRU1 input)
			(pin ADDRARDADDRU2 input)
			(pin ADDRARDADDRU3 input)
			(pin ADDRARDADDRU4 input)
			(pin ADDRARDADDRU5 input)
			(pin ADDRARDADDRU6 input)
			(pin ADDRARDADDRU7 input)
			(pin ADDRARDADDRU8 input)
			(pin ADDRARDADDRU9 input)
			(pin ADDRARDADDRU10 input)
			(pin ADDRARDADDRU11 input)
			(pin ADDRARDADDRU12 input)
			(pin ADDRARDADDRU13 input)
			(pin ADDRARDADDRU14 input)
			(pin ADDRBWRADDRL0 input)
			(pin ADDRBWRADDRL1 input)
			(pin ADDRBWRADDRL2 input)
			(pin ADDRBWRADDRL3 input)
			(pin ADDRBWRADDRL4 input)
			(pin ADDRBWRADDRL5 input)
			(pin ADDRBWRADDRL6 input)
			(pin ADDRBWRADDRL7 input)
			(pin ADDRBWRADDRL8 input)
			(pin ADDRBWRADDRL9 input)
			(pin ADDRBWRADDRL10 input)
			(pin ADDRBWRADDRL11 input)
			(pin ADDRBWRADDRL12 input)
			(pin ADDRBWRADDRL13 input)
			(pin ADDRBWRADDRL14 input)
			(pin ADDRBWRADDRL15 input)
			(pin ADDRBWRADDRU0 input)
			(pin ADDRBWRADDRU1 input)
			(pin ADDRBWRADDRU2 input)
			(pin ADDRBWRADDRU3 input)
			(pin ADDRBWRADDRU4 input)
			(pin ADDRBWRADDRU5 input)
			(pin ADDRBWRADDRU6 input)
			(pin ADDRBWRADDRU7 input)
			(pin ADDRBWRADDRU8 input)
			(pin ADDRBWRADDRU9 input)
			(pin ADDRBWRADDRU10 input)
			(pin ADDRBWRADDRU11 input)
			(pin ADDRBWRADDRU12 input)
			(pin ADDRBWRADDRU13 input)
			(pin ADDRBWRADDRU14 input)
			(pin ALMOSTEMPTY output)
			(pin ALMOSTFULL output)
			(pin CASCADEINA input)
			(pin CASCADEINB input)
			(pin CASCADEOUTA output)
			(pin CASCADEOUTB output)
			(pin CLKARDCLKL input)
			(pin CLKARDCLKU input)
			(pin CLKBWRCLKL input)
			(pin CLKBWRCLKU input)
			(pin DBITERR output)
			(pin DIADI0 input)
			(pin DIADI1 input)
			(pin DIADI2 input)
			(pin DIADI3 input)
			(pin DIADI4 input)
			(pin DIADI5 input)
			(pin DIADI6 input)
			(pin DIADI7 input)
			(pin DIADI8 input)
			(pin DIADI9 input)
			(pin DIADI10 input)
			(pin DIADI11 input)
			(pin DIADI12 input)
			(pin DIADI13 input)
			(pin DIADI14 input)
			(pin DIADI15 input)
			(pin DIADI16 input)
			(pin DIADI17 input)
			(pin DIADI18 input)
			(pin DIADI19 input)
			(pin DIADI20 input)
			(pin DIADI21 input)
			(pin DIADI22 input)
			(pin DIADI23 input)
			(pin DIADI24 input)
			(pin DIADI25 input)
			(pin DIADI26 input)
			(pin DIADI27 input)
			(pin DIADI28 input)
			(pin DIADI29 input)
			(pin DIADI30 input)
			(pin DIADI31 input)
			(pin DIBDI0 input)
			(pin DIBDI1 input)
			(pin DIBDI2 input)
			(pin DIBDI3 input)
			(pin DIBDI4 input)
			(pin DIBDI5 input)
			(pin DIBDI6 input)
			(pin DIBDI7 input)
			(pin DIBDI8 input)
			(pin DIBDI9 input)
			(pin DIBDI10 input)
			(pin DIBDI11 input)
			(pin DIBDI12 input)
			(pin DIBDI13 input)
			(pin DIBDI14 input)
			(pin DIBDI15 input)
			(pin DIBDI16 input)
			(pin DIBDI17 input)
			(pin DIBDI18 input)
			(pin DIBDI19 input)
			(pin DIBDI20 input)
			(pin DIBDI21 input)
			(pin DIBDI22 input)
			(pin DIBDI23 input)
			(pin DIBDI24 input)
			(pin DIBDI25 input)
			(pin DIBDI26 input)
			(pin DIBDI27 input)
			(pin DIBDI28 input)
			(pin DIBDI29 input)
			(pin DIBDI30 input)
			(pin DIBDI31 input)
			(pin DIPADIP0 input)
			(pin DIPADIP1 input)
			(pin DIPADIP2 input)
			(pin DIPADIP3 input)
			(pin DIPBDIP0 input)
			(pin DIPBDIP1 input)
			(pin DIPBDIP2 input)
			(pin DIPBDIP3 input)
			(pin DOADO0 output)
			(pin DOADO1 output)
			(pin DOADO2 output)
			(pin DOADO3 output)
			(pin DOADO4 output)
			(pin DOADO5 output)
			(pin DOADO6 output)
			(pin DOADO7 output)
			(pin DOADO8 output)
			(pin DOADO9 output)
			(pin DOADO10 output)
			(pin DOADO11 output)
			(pin DOADO12 output)
			(pin DOADO13 output)
			(pin DOADO14 output)
			(pin DOADO15 output)
			(pin DOADO16 output)
			(pin DOADO17 output)
			(pin DOADO18 output)
			(pin DOADO19 output)
			(pin DOADO20 output)
			(pin DOADO21 output)
			(pin DOADO22 output)
			(pin DOADO23 output)
			(pin DOADO24 output)
			(pin DOADO25 output)
			(pin DOADO26 output)
			(pin DOADO27 output)
			(pin DOADO28 output)
			(pin DOADO29 output)
			(pin DOADO30 output)
			(pin DOADO31 output)
			(pin DOBDO0 output)
			(pin DOBDO1 output)
			(pin DOBDO2 output)
			(pin DOBDO3 output)
			(pin DOBDO4 output)
			(pin DOBDO5 output)
			(pin DOBDO6 output)
			(pin DOBDO7 output)
			(pin DOBDO8 output)
			(pin DOBDO9 output)
			(pin DOBDO10 output)
			(pin DOBDO11 output)
			(pin DOBDO12 output)
			(pin DOBDO13 output)
			(pin DOBDO14 output)
			(pin DOBDO15 output)
			(pin DOBDO16 output)
			(pin DOBDO17 output)
			(pin DOBDO18 output)
			(pin DOBDO19 output)
			(pin DOBDO20 output)
			(pin DOBDO21 output)
			(pin DOBDO22 output)
			(pin DOBDO23 output)
			(pin DOBDO24 output)
			(pin DOBDO25 output)
			(pin DOBDO26 output)
			(pin DOBDO27 output)
			(pin DOBDO28 output)
			(pin DOBDO29 output)
			(pin DOBDO30 output)
			(pin DOBDO31 output)
			(pin DOPADOP0 output)
			(pin DOPADOP1 output)
			(pin DOPADOP2 output)
			(pin DOPADOP3 output)
			(pin DOPBDOP0 output)
			(pin DOPBDOP1 output)
			(pin DOPBDOP2 output)
			(pin DOPBDOP3 output)
			(pin ECCPARITY0 output)
			(pin ECCPARITY1 output)
			(pin ECCPARITY2 output)
			(pin ECCPARITY3 output)
			(pin ECCPARITY4 output)
			(pin ECCPARITY5 output)
			(pin ECCPARITY6 output)
			(pin ECCPARITY7 output)
			(pin EMPTY output)
			(pin ENARDENL input)
			(pin ENARDENU input)
			(pin ENBWRENL input)
			(pin ENBWRENU input)
			(pin FULL output)
			(pin INJECTDBITERR input)
			(pin INJECTSBITERR input)
			(pin RDCOUNT0 output)
			(pin RDCOUNT1 output)
			(pin RDCOUNT2 output)
			(pin RDCOUNT3 output)
			(pin RDCOUNT4 output)
			(pin RDCOUNT5 output)
			(pin RDCOUNT6 output)
			(pin RDCOUNT7 output)
			(pin RDCOUNT8 output)
			(pin RDCOUNT9 output)
			(pin RDCOUNT10 output)
			(pin RDCOUNT11 output)
			(pin RDCOUNT12 output)
			(pin RDERR output)
			(pin REGCEAREGCEL input)
			(pin REGCEAREGCEU input)
			(pin REGCEBL input)
			(pin REGCEBU input)
			(pin REGCLKARDRCLKL input)
			(pin REGCLKARDRCLKU input)
			(pin REGCLKBL input)
			(pin REGCLKBU input)
			(pin RSTRAMARSTRAMLRST input)
			(pin RSTRAMARSTRAMU input)
			(pin RSTRAMBL input)
			(pin RSTRAMBU input)
			(pin RSTREGARSTREGL input)
			(pin RSTREGARSTREGU input)
			(pin RSTREGBL input)
			(pin RSTREGBU input)
			(pin SBITERR output)
			(pin TSTBRAMRST input)
			(pin TSTCNT0 input)
			(pin TSTCNT1 input)
			(pin TSTCNT2 input)
			(pin TSTCNT3 input)
			(pin TSTCNT4 input)
			(pin TSTCNT5 input)
			(pin TSTCNT6 input)
			(pin TSTCNT7 input)
			(pin TSTCNT8 input)
			(pin TSTCNT9 input)
			(pin TSTCNT10 input)
			(pin TSTCNT11 input)
			(pin TSTCNT12 input)
			(pin TSTFLAGIN input)
			(pin TSTIN0 input)
			(pin TSTIN1 input)
			(pin TSTIN2 input)
			(pin TSTIN3 input)
			(pin TSTIN4 input)
			(pin TSTOFF input)
			(pin TSTOUT0 output)
			(pin TSTOUT1 output)
			(pin TSTOUT2 output)
			(pin TSTOUT3 output)
			(pin TSTOUT4 output)
			(pin TSTRDCNTOFF input)
			(pin TSTRDOS0 input)
			(pin TSTRDOS1 input)
			(pin TSTRDOS2 input)
			(pin TSTRDOS3 input)
			(pin TSTRDOS4 input)
			(pin TSTRDOS5 input)
			(pin TSTRDOS6 input)
			(pin TSTRDOS7 input)
			(pin TSTRDOS8 input)
			(pin TSTRDOS9 input)
			(pin TSTRDOS10 input)
			(pin TSTRDOS11 input)
			(pin TSTRDOS12 input)
			(pin TSTWRCNTOFF input)
			(pin TSTWROS0 input)
			(pin TSTWROS1 input)
			(pin TSTWROS2 input)
			(pin TSTWROS3 input)
			(pin TSTWROS4 input)
			(pin TSTWROS5 input)
			(pin TSTWROS6 input)
			(pin TSTWROS7 input)
			(pin TSTWROS8 input)
			(pin TSTWROS9 input)
			(pin TSTWROS10 input)
			(pin TSTWROS11 input)
			(pin TSTWROS12 input)
			(pin WEAL0 input)
			(pin WEAL1 input)
			(pin WEAL2 input)
			(pin WEAL3 input)
			(pin WEAU0 input)
			(pin WEAU1 input)
			(pin WEAU2 input)
			(pin WEAU3 input)
			(pin WEBWEL0 input)
			(pin WEBWEL1 input)
			(pin WEBWEL2 input)
			(pin WEBWEL3 input)
			(pin WEBWEL4 input)
			(pin WEBWEL5 input)
			(pin WEBWEL6 input)
			(pin WEBWEL7 input)
			(pin WEBWEU0 input)
			(pin WEBWEU1 input)
			(pin WEBWEU2 input)
			(pin WEBWEU3 input)
			(pin WEBWEU4 input)
			(pin WEBWEU5 input)
			(pin WEBWEU6 input)
			(pin WEBWEU7 input)
			(pin WRCOUNT0 output)
			(pin WRCOUNT1 output)
			(pin WRCOUNT2 output)
			(pin WRCOUNT3 output)
			(pin WRCOUNT4 output)
			(pin WRCOUNT5 output)
			(pin WRCOUNT6 output)
			(pin WRCOUNT7 output)
			(pin WRCOUNT8 output)
			(pin WRCOUNT9 output)
			(pin WRCOUNT10 output)
			(pin WRCOUNT11 output)
			(pin WRCOUNT12 output)
			(pin WRERR output)
			(conn RAMBFIFO36E1 ALMOSTEMPTY ==> ALMOSTEMPTY ALMOSTEMPTY)
			(conn RAMBFIFO36E1 ALMOSTFULL ==> ALMOSTFULL ALMOSTFULL)
			(conn RAMBFIFO36E1 CASCADEOUTA ==> CASCADEOUTA CASCADEOUTA)
			(conn RAMBFIFO36E1 CASCADEOUTB ==> CASCADEOUTB CASCADEOUTB)
			(conn RAMBFIFO36E1 DBITERR ==> DBITERR DBITERR)
			(conn RAMBFIFO36E1 DOADO0 ==> DOADO0 DOADO0)
			(conn RAMBFIFO36E1 DOADO1 ==> DOADO1 DOADO1)
			(conn RAMBFIFO36E1 DOADO2 ==> DOADO2 DOADO2)
			(conn RAMBFIFO36E1 DOADO3 ==> DOADO3 DOADO3)
			(conn RAMBFIFO36E1 DOADO4 ==> DOADO4 DOADO4)
			(conn RAMBFIFO36E1 DOADO5 ==> DOADO5 DOADO5)
			(conn RAMBFIFO36E1 DOADO6 ==> DOADO6 DOADO6)
			(conn RAMBFIFO36E1 DOADO7 ==> DOADO7 DOADO7)
			(conn RAMBFIFO36E1 DOADO8 ==> DOADO8 DOADO8)
			(conn RAMBFIFO36E1 DOADO9 ==> DOADO9 DOADO9)
			(conn RAMBFIFO36E1 DOADO10 ==> DOADO10 DOADO10)
			(conn RAMBFIFO36E1 DOADO11 ==> DOADO11 DOADO11)
			(conn RAMBFIFO36E1 DOADO12 ==> DOADO12 DOADO12)
			(conn RAMBFIFO36E1 DOADO13 ==> DOADO13 DOADO13)
			(conn RAMBFIFO36E1 DOADO14 ==> DOADO14 DOADO14)
			(conn RAMBFIFO36E1 DOADO15 ==> DOADO15 DOADO15)
			(conn RAMBFIFO36E1 DOADO16 ==> DOADO16 DOADO16)
			(conn RAMBFIFO36E1 DOADO17 ==> DOADO17 DOADO17)
			(conn RAMBFIFO36E1 DOADO18 ==> DOADO18 DOADO18)
			(conn RAMBFIFO36E1 DOADO19 ==> DOADO19 DOADO19)
			(conn RAMBFIFO36E1 DOADO20 ==> DOADO20 DOADO20)
			(conn RAMBFIFO36E1 DOADO21 ==> DOADO21 DOADO21)
			(conn RAMBFIFO36E1 DOADO22 ==> DOADO22 DOADO22)
			(conn RAMBFIFO36E1 DOADO23 ==> DOADO23 DOADO23)
			(conn RAMBFIFO36E1 DOADO24 ==> DOADO24 DOADO24)
			(conn RAMBFIFO36E1 DOADO25 ==> DOADO25 DOADO25)
			(conn RAMBFIFO36E1 DOADO26 ==> DOADO26 DOADO26)
			(conn RAMBFIFO36E1 DOADO27 ==> DOADO27 DOADO27)
			(conn RAMBFIFO36E1 DOADO28 ==> DOADO28 DOADO28)
			(conn RAMBFIFO36E1 DOADO29 ==> DOADO29 DOADO29)
			(conn RAMBFIFO36E1 DOADO30 ==> DOADO30 DOADO30)
			(conn RAMBFIFO36E1 DOADO31 ==> DOADO31 DOADO31)
			(conn RAMBFIFO36E1 DOBDO0 ==> DOBDO0 DOBDO0)
			(conn RAMBFIFO36E1 DOBDO1 ==> DOBDO1 DOBDO1)
			(conn RAMBFIFO36E1 DOBDO2 ==> DOBDO2 DOBDO2)
			(conn RAMBFIFO36E1 DOBDO3 ==> DOBDO3 DOBDO3)
			(conn RAMBFIFO36E1 DOBDO4 ==> DOBDO4 DOBDO4)
			(conn RAMBFIFO36E1 DOBDO5 ==> DOBDO5 DOBDO5)
			(conn RAMBFIFO36E1 DOBDO6 ==> DOBDO6 DOBDO6)
			(conn RAMBFIFO36E1 DOBDO7 ==> DOBDO7 DOBDO7)
			(conn RAMBFIFO36E1 DOBDO8 ==> DOBDO8 DOBDO8)
			(conn RAMBFIFO36E1 DOBDO9 ==> DOBDO9 DOBDO9)
			(conn RAMBFIFO36E1 DOBDO10 ==> DOBDO10 DOBDO10)
			(conn RAMBFIFO36E1 DOBDO11 ==> DOBDO11 DOBDO11)
			(conn RAMBFIFO36E1 DOBDO12 ==> DOBDO12 DOBDO12)
			(conn RAMBFIFO36E1 DOBDO13 ==> DOBDO13 DOBDO13)
			(conn RAMBFIFO36E1 DOBDO14 ==> DOBDO14 DOBDO14)
			(conn RAMBFIFO36E1 DOBDO15 ==> DOBDO15 DOBDO15)
			(conn RAMBFIFO36E1 DOBDO16 ==> DOBDO16 DOBDO16)
			(conn RAMBFIFO36E1 DOBDO17 ==> DOBDO17 DOBDO17)
			(conn RAMBFIFO36E1 DOBDO18 ==> DOBDO18 DOBDO18)
			(conn RAMBFIFO36E1 DOBDO19 ==> DOBDO19 DOBDO19)
			(conn RAMBFIFO36E1 DOBDO20 ==> DOBDO20 DOBDO20)
			(conn RAMBFIFO36E1 DOBDO21 ==> DOBDO21 DOBDO21)
			(conn RAMBFIFO36E1 DOBDO22 ==> DOBDO22 DOBDO22)
			(conn RAMBFIFO36E1 DOBDO23 ==> DOBDO23 DOBDO23)
			(conn RAMBFIFO36E1 DOBDO24 ==> DOBDO24 DOBDO24)
			(conn RAMBFIFO36E1 DOBDO25 ==> DOBDO25 DOBDO25)
			(conn RAMBFIFO36E1 DOBDO26 ==> DOBDO26 DOBDO26)
			(conn RAMBFIFO36E1 DOBDO27 ==> DOBDO27 DOBDO27)
			(conn RAMBFIFO36E1 DOBDO28 ==> DOBDO28 DOBDO28)
			(conn RAMBFIFO36E1 DOBDO29 ==> DOBDO29 DOBDO29)
			(conn RAMBFIFO36E1 DOBDO30 ==> DOBDO30 DOBDO30)
			(conn RAMBFIFO36E1 DOBDO31 ==> DOBDO31 DOBDO31)
			(conn RAMBFIFO36E1 DOPADOP0 ==> DOPADOP0 DOPADOP0)
			(conn RAMBFIFO36E1 DOPADOP1 ==> DOPADOP1 DOPADOP1)
			(conn RAMBFIFO36E1 DOPADOP2 ==> DOPADOP2 DOPADOP2)
			(conn RAMBFIFO36E1 DOPADOP3 ==> DOPADOP3 DOPADOP3)
			(conn RAMBFIFO36E1 DOPBDOP0 ==> DOPBDOP0 DOPBDOP0)
			(conn RAMBFIFO36E1 DOPBDOP1 ==> DOPBDOP1 DOPBDOP1)
			(conn RAMBFIFO36E1 DOPBDOP2 ==> DOPBDOP2 DOPBDOP2)
			(conn RAMBFIFO36E1 DOPBDOP3 ==> DOPBDOP3 DOPBDOP3)
			(conn RAMBFIFO36E1 ECCPARITY0 ==> ECCPARITY0 ECCPARITY0)
			(conn RAMBFIFO36E1 ECCPARITY1 ==> ECCPARITY1 ECCPARITY1)
			(conn RAMBFIFO36E1 ECCPARITY2 ==> ECCPARITY2 ECCPARITY2)
			(conn RAMBFIFO36E1 ECCPARITY3 ==> ECCPARITY3 ECCPARITY3)
			(conn RAMBFIFO36E1 ECCPARITY4 ==> ECCPARITY4 ECCPARITY4)
			(conn RAMBFIFO36E1 ECCPARITY5 ==> ECCPARITY5 ECCPARITY5)
			(conn RAMBFIFO36E1 ECCPARITY6 ==> ECCPARITY6 ECCPARITY6)
			(conn RAMBFIFO36E1 ECCPARITY7 ==> ECCPARITY7 ECCPARITY7)
			(conn RAMBFIFO36E1 EMPTY ==> EMPTY EMPTY)
			(conn RAMBFIFO36E1 FULL ==> FULL FULL)
			(conn RAMBFIFO36E1 RDCOUNT0 ==> RDCOUNT0 RDCOUNT0)
			(conn RAMBFIFO36E1 RDCOUNT1 ==> RDCOUNT1 RDCOUNT1)
			(conn RAMBFIFO36E1 RDCOUNT2 ==> RDCOUNT2 RDCOUNT2)
			(conn RAMBFIFO36E1 RDCOUNT3 ==> RDCOUNT3 RDCOUNT3)
			(conn RAMBFIFO36E1 RDCOUNT4 ==> RDCOUNT4 RDCOUNT4)
			(conn RAMBFIFO36E1 RDCOUNT5 ==> RDCOUNT5 RDCOUNT5)
			(conn RAMBFIFO36E1 RDCOUNT6 ==> RDCOUNT6 RDCOUNT6)
			(conn RAMBFIFO36E1 RDCOUNT7 ==> RDCOUNT7 RDCOUNT7)
			(conn RAMBFIFO36E1 RDCOUNT8 ==> RDCOUNT8 RDCOUNT8)
			(conn RAMBFIFO36E1 RDCOUNT9 ==> RDCOUNT9 RDCOUNT9)
			(conn RAMBFIFO36E1 RDCOUNT10 ==> RDCOUNT10 RDCOUNT10)
			(conn RAMBFIFO36E1 RDCOUNT11 ==> RDCOUNT11 RDCOUNT11)
			(conn RAMBFIFO36E1 RDCOUNT12 ==> RDCOUNT12 RDCOUNT12)
			(conn RAMBFIFO36E1 RDERR ==> RDERR RDERR)
			(conn RAMBFIFO36E1 SBITERR ==> SBITERR SBITERR)
			(conn RAMBFIFO36E1 TSTOUT0 ==> TSTOUT0 TSTOUT0)
			(conn RAMBFIFO36E1 TSTOUT1 ==> TSTOUT1 TSTOUT1)
			(conn RAMBFIFO36E1 TSTOUT2 ==> TSTOUT2 TSTOUT2)
			(conn RAMBFIFO36E1 TSTOUT3 ==> TSTOUT3 TSTOUT3)
			(conn RAMBFIFO36E1 TSTOUT4 ==> TSTOUT4 TSTOUT4)
			(conn RAMBFIFO36E1 WRCOUNT0 ==> WRCOUNT0 WRCOUNT0)
			(conn RAMBFIFO36E1 WRCOUNT1 ==> WRCOUNT1 WRCOUNT1)
			(conn RAMBFIFO36E1 WRCOUNT2 ==> WRCOUNT2 WRCOUNT2)
			(conn RAMBFIFO36E1 WRCOUNT3 ==> WRCOUNT3 WRCOUNT3)
			(conn RAMBFIFO36E1 WRCOUNT4 ==> WRCOUNT4 WRCOUNT4)
			(conn RAMBFIFO36E1 WRCOUNT5 ==> WRCOUNT5 WRCOUNT5)
			(conn RAMBFIFO36E1 WRCOUNT6 ==> WRCOUNT6 WRCOUNT6)
			(conn RAMBFIFO36E1 WRCOUNT7 ==> WRCOUNT7 WRCOUNT7)
			(conn RAMBFIFO36E1 WRCOUNT8 ==> WRCOUNT8 WRCOUNT8)
			(conn RAMBFIFO36E1 WRCOUNT9 ==> WRCOUNT9 WRCOUNT9)
			(conn RAMBFIFO36E1 WRCOUNT10 ==> WRCOUNT10 WRCOUNT10)
			(conn RAMBFIFO36E1 WRCOUNT11 ==> WRCOUNT11 WRCOUNT11)
			(conn RAMBFIFO36E1 WRCOUNT12 ==> WRCOUNT12 WRCOUNT12)
			(conn RAMBFIFO36E1 WRERR ==> WRERR WRERR)
			(conn RAMBFIFO36E1 ADDRARDADDRL0 <== ADDRARDADDRL0 ADDRARDADDRL0)
			(conn RAMBFIFO36E1 ADDRARDADDRL1 <== ADDRARDADDRL1 ADDRARDADDRL1)
			(conn RAMBFIFO36E1 ADDRARDADDRL2 <== ADDRARDADDRL2 ADDRARDADDRL2)
			(conn RAMBFIFO36E1 ADDRARDADDRL3 <== ADDRARDADDRL3 ADDRARDADDRL3)
			(conn RAMBFIFO36E1 ADDRARDADDRL4 <== ADDRARDADDRL4 ADDRARDADDRL4)
			(conn RAMBFIFO36E1 ADDRARDADDRL5 <== ADDRARDADDRL5 ADDRARDADDRL5)
			(conn RAMBFIFO36E1 ADDRARDADDRL6 <== ADDRARDADDRL6 ADDRARDADDRL6)
			(conn RAMBFIFO36E1 ADDRARDADDRL7 <== ADDRARDADDRL7 ADDRARDADDRL7)
			(conn RAMBFIFO36E1 ADDRARDADDRL8 <== ADDRARDADDRL8 ADDRARDADDRL8)
			(conn RAMBFIFO36E1 ADDRARDADDRL9 <== ADDRARDADDRL9 ADDRARDADDRL9)
			(conn RAMBFIFO36E1 ADDRARDADDRL10 <== ADDRARDADDRL10 ADDRARDADDRL10)
			(conn RAMBFIFO36E1 ADDRARDADDRL11 <== ADDRARDADDRL11 ADDRARDADDRL11)
			(conn RAMBFIFO36E1 ADDRARDADDRL12 <== ADDRARDADDRL12 ADDRARDADDRL12)
			(conn RAMBFIFO36E1 ADDRARDADDRL13 <== ADDRARDADDRL13 ADDRARDADDRL13)
			(conn RAMBFIFO36E1 ADDRARDADDRL14 <== ADDRARDADDRL14 ADDRARDADDRL14)
			(conn RAMBFIFO36E1 ADDRARDADDRL15 <== ADDRARDADDRL15 ADDRARDADDRL15)
			(conn RAMBFIFO36E1 ADDRARDADDRU0 <== ADDRARDADDRU0 ADDRARDADDRU0)
			(conn RAMBFIFO36E1 ADDRARDADDRU1 <== ADDRARDADDRU1 ADDRARDADDRU1)
			(conn RAMBFIFO36E1 ADDRARDADDRU2 <== ADDRARDADDRU2 ADDRARDADDRU2)
			(conn RAMBFIFO36E1 ADDRARDADDRU3 <== ADDRARDADDRU3 ADDRARDADDRU3)
			(conn RAMBFIFO36E1 ADDRARDADDRU4 <== ADDRARDADDRU4 ADDRARDADDRU4)
			(conn RAMBFIFO36E1 ADDRARDADDRU5 <== ADDRARDADDRU5 ADDRARDADDRU5)
			(conn RAMBFIFO36E1 ADDRARDADDRU6 <== ADDRARDADDRU6 ADDRARDADDRU6)
			(conn RAMBFIFO36E1 ADDRARDADDRU7 <== ADDRARDADDRU7 ADDRARDADDRU7)
			(conn RAMBFIFO36E1 ADDRARDADDRU8 <== ADDRARDADDRU8 ADDRARDADDRU8)
			(conn RAMBFIFO36E1 ADDRARDADDRU9 <== ADDRARDADDRU9 ADDRARDADDRU9)
			(conn RAMBFIFO36E1 ADDRARDADDRU10 <== ADDRARDADDRU10 ADDRARDADDRU10)
			(conn RAMBFIFO36E1 ADDRARDADDRU11 <== ADDRARDADDRU11 ADDRARDADDRU11)
			(conn RAMBFIFO36E1 ADDRARDADDRU12 <== ADDRARDADDRU12 ADDRARDADDRU12)
			(conn RAMBFIFO36E1 ADDRARDADDRU13 <== ADDRARDADDRU13 ADDRARDADDRU13)
			(conn RAMBFIFO36E1 ADDRARDADDRU14 <== ADDRARDADDRU14 ADDRARDADDRU14)
			(conn RAMBFIFO36E1 ADDRBWRADDRL0 <== ADDRBWRADDRL0 ADDRBWRADDRL0)
			(conn RAMBFIFO36E1 ADDRBWRADDRL1 <== ADDRBWRADDRL1 ADDRBWRADDRL1)
			(conn RAMBFIFO36E1 ADDRBWRADDRL2 <== ADDRBWRADDRL2 ADDRBWRADDRL2)
			(conn RAMBFIFO36E1 ADDRBWRADDRL3 <== ADDRBWRADDRL3 ADDRBWRADDRL3)
			(conn RAMBFIFO36E1 ADDRBWRADDRL4 <== ADDRBWRADDRL4 ADDRBWRADDRL4)
			(conn RAMBFIFO36E1 ADDRBWRADDRL5 <== ADDRBWRADDRL5 ADDRBWRADDRL5)
			(conn RAMBFIFO36E1 ADDRBWRADDRL6 <== ADDRBWRADDRL6 ADDRBWRADDRL6)
			(conn RAMBFIFO36E1 ADDRBWRADDRL7 <== ADDRBWRADDRL7 ADDRBWRADDRL7)
			(conn RAMBFIFO36E1 ADDRBWRADDRL8 <== ADDRBWRADDRL8 ADDRBWRADDRL8)
			(conn RAMBFIFO36E1 ADDRBWRADDRL9 <== ADDRBWRADDRL9 ADDRBWRADDRL9)
			(conn RAMBFIFO36E1 ADDRBWRADDRL10 <== ADDRBWRADDRL10 ADDRBWRADDRL10)
			(conn RAMBFIFO36E1 ADDRBWRADDRL11 <== ADDRBWRADDRL11 ADDRBWRADDRL11)
			(conn RAMBFIFO36E1 ADDRBWRADDRL12 <== ADDRBWRADDRL12 ADDRBWRADDRL12)
			(conn RAMBFIFO36E1 ADDRBWRADDRL13 <== ADDRBWRADDRL13 ADDRBWRADDRL13)
			(conn RAMBFIFO36E1 ADDRBWRADDRL14 <== ADDRBWRADDRL14 ADDRBWRADDRL14)
			(conn RAMBFIFO36E1 ADDRBWRADDRL15 <== ADDRBWRADDRL15 ADDRBWRADDRL15)
			(conn RAMBFIFO36E1 ADDRBWRADDRU0 <== ADDRBWRADDRU0 ADDRBWRADDRU0)
			(conn RAMBFIFO36E1 ADDRBWRADDRU1 <== ADDRBWRADDRU1 ADDRBWRADDRU1)
			(conn RAMBFIFO36E1 ADDRBWRADDRU2 <== ADDRBWRADDRU2 ADDRBWRADDRU2)
			(conn RAMBFIFO36E1 ADDRBWRADDRU3 <== ADDRBWRADDRU3 ADDRBWRADDRU3)
			(conn RAMBFIFO36E1 ADDRBWRADDRU4 <== ADDRBWRADDRU4 ADDRBWRADDRU4)
			(conn RAMBFIFO36E1 ADDRBWRADDRU5 <== ADDRBWRADDRU5 ADDRBWRADDRU5)
			(conn RAMBFIFO36E1 ADDRBWRADDRU6 <== ADDRBWRADDRU6 ADDRBWRADDRU6)
			(conn RAMBFIFO36E1 ADDRBWRADDRU7 <== ADDRBWRADDRU7 ADDRBWRADDRU7)
			(conn RAMBFIFO36E1 ADDRBWRADDRU8 <== ADDRBWRADDRU8 ADDRBWRADDRU8)
			(conn RAMBFIFO36E1 ADDRBWRADDRU9 <== ADDRBWRADDRU9 ADDRBWRADDRU9)
			(conn RAMBFIFO36E1 ADDRBWRADDRU10 <== ADDRBWRADDRU10 ADDRBWRADDRU10)
			(conn RAMBFIFO36E1 ADDRBWRADDRU11 <== ADDRBWRADDRU11 ADDRBWRADDRU11)
			(conn RAMBFIFO36E1 ADDRBWRADDRU12 <== ADDRBWRADDRU12 ADDRBWRADDRU12)
			(conn RAMBFIFO36E1 ADDRBWRADDRU13 <== ADDRBWRADDRU13 ADDRBWRADDRU13)
			(conn RAMBFIFO36E1 ADDRBWRADDRU14 <== ADDRBWRADDRU14 ADDRBWRADDRU14)
			(conn RAMBFIFO36E1 CASCADEINA <== CASCADEINA CASCADEINA)
			(conn RAMBFIFO36E1 CASCADEINB <== CASCADEINB CASCADEINB)
			(conn RAMBFIFO36E1 CLKARDCLKL <== CLKARDCLKLINV OUT)
			(conn RAMBFIFO36E1 CLKARDCLKU <== CLKARDCLKUINV OUT)
			(conn RAMBFIFO36E1 CLKBWRCLKL <== CLKBWRCLKLINV OUT)
			(conn RAMBFIFO36E1 CLKBWRCLKU <== CLKBWRCLKUINV OUT)
			(conn RAMBFIFO36E1 DIADI0 <== DIADI0 DIADI0)
			(conn RAMBFIFO36E1 DIADI1 <== DIADI1 DIADI1)
			(conn RAMBFIFO36E1 DIADI2 <== DIADI2 DIADI2)
			(conn RAMBFIFO36E1 DIADI3 <== DIADI3 DIADI3)
			(conn RAMBFIFO36E1 DIADI4 <== DIADI4 DIADI4)
			(conn RAMBFIFO36E1 DIADI5 <== DIADI5 DIADI5)
			(conn RAMBFIFO36E1 DIADI6 <== DIADI6 DIADI6)
			(conn RAMBFIFO36E1 DIADI7 <== DIADI7 DIADI7)
			(conn RAMBFIFO36E1 DIADI8 <== DIADI8 DIADI8)
			(conn RAMBFIFO36E1 DIADI9 <== DIADI9 DIADI9)
			(conn RAMBFIFO36E1 DIADI10 <== DIADI10 DIADI10)
			(conn RAMBFIFO36E1 DIADI11 <== DIADI11 DIADI11)
			(conn RAMBFIFO36E1 DIADI12 <== DIADI12 DIADI12)
			(conn RAMBFIFO36E1 DIADI13 <== DIADI13 DIADI13)
			(conn RAMBFIFO36E1 DIADI14 <== DIADI14 DIADI14)
			(conn RAMBFIFO36E1 DIADI15 <== DIADI15 DIADI15)
			(conn RAMBFIFO36E1 DIADI16 <== DIADI16 DIADI16)
			(conn RAMBFIFO36E1 DIADI17 <== DIADI17 DIADI17)
			(conn RAMBFIFO36E1 DIADI18 <== DIADI18 DIADI18)
			(conn RAMBFIFO36E1 DIADI19 <== DIADI19 DIADI19)
			(conn RAMBFIFO36E1 DIADI20 <== DIADI20 DIADI20)
			(conn RAMBFIFO36E1 DIADI21 <== DIADI21 DIADI21)
			(conn RAMBFIFO36E1 DIADI22 <== DIADI22 DIADI22)
			(conn RAMBFIFO36E1 DIADI23 <== DIADI23 DIADI23)
			(conn RAMBFIFO36E1 DIADI24 <== DIADI24 DIADI24)
			(conn RAMBFIFO36E1 DIADI25 <== DIADI25 DIADI25)
			(conn RAMBFIFO36E1 DIADI26 <== DIADI26 DIADI26)
			(conn RAMBFIFO36E1 DIADI27 <== DIADI27 DIADI27)
			(conn RAMBFIFO36E1 DIADI28 <== DIADI28 DIADI28)
			(conn RAMBFIFO36E1 DIADI29 <== DIADI29 DIADI29)
			(conn RAMBFIFO36E1 DIADI30 <== DIADI30 DIADI30)
			(conn RAMBFIFO36E1 DIADI31 <== DIADI31 DIADI31)
			(conn RAMBFIFO36E1 DIBDI0 <== DIBDI0 DIBDI0)
			(conn RAMBFIFO36E1 DIBDI1 <== DIBDI1 DIBDI1)
			(conn RAMBFIFO36E1 DIBDI2 <== DIBDI2 DIBDI2)
			(conn RAMBFIFO36E1 DIBDI3 <== DIBDI3 DIBDI3)
			(conn RAMBFIFO36E1 DIBDI4 <== DIBDI4 DIBDI4)
			(conn RAMBFIFO36E1 DIBDI5 <== DIBDI5 DIBDI5)
			(conn RAMBFIFO36E1 DIBDI6 <== DIBDI6 DIBDI6)
			(conn RAMBFIFO36E1 DIBDI7 <== DIBDI7 DIBDI7)
			(conn RAMBFIFO36E1 DIBDI8 <== DIBDI8 DIBDI8)
			(conn RAMBFIFO36E1 DIBDI9 <== DIBDI9 DIBDI9)
			(conn RAMBFIFO36E1 DIBDI10 <== DIBDI10 DIBDI10)
			(conn RAMBFIFO36E1 DIBDI11 <== DIBDI11 DIBDI11)
			(conn RAMBFIFO36E1 DIBDI12 <== DIBDI12 DIBDI12)
			(conn RAMBFIFO36E1 DIBDI13 <== DIBDI13 DIBDI13)
			(conn RAMBFIFO36E1 DIBDI14 <== DIBDI14 DIBDI14)
			(conn RAMBFIFO36E1 DIBDI15 <== DIBDI15 DIBDI15)
			(conn RAMBFIFO36E1 DIBDI16 <== DIBDI16 DIBDI16)
			(conn RAMBFIFO36E1 DIBDI17 <== DIBDI17 DIBDI17)
			(conn RAMBFIFO36E1 DIBDI18 <== DIBDI18 DIBDI18)
			(conn RAMBFIFO36E1 DIBDI19 <== DIBDI19 DIBDI19)
			(conn RAMBFIFO36E1 DIBDI20 <== DIBDI20 DIBDI20)
			(conn RAMBFIFO36E1 DIBDI21 <== DIBDI21 DIBDI21)
			(conn RAMBFIFO36E1 DIBDI22 <== DIBDI22 DIBDI22)
			(conn RAMBFIFO36E1 DIBDI23 <== DIBDI23 DIBDI23)
			(conn RAMBFIFO36E1 DIBDI24 <== DIBDI24 DIBDI24)
			(conn RAMBFIFO36E1 DIBDI25 <== DIBDI25 DIBDI25)
			(conn RAMBFIFO36E1 DIBDI26 <== DIBDI26 DIBDI26)
			(conn RAMBFIFO36E1 DIBDI27 <== DIBDI27 DIBDI27)
			(conn RAMBFIFO36E1 DIBDI28 <== DIBDI28 DIBDI28)
			(conn RAMBFIFO36E1 DIBDI29 <== DIBDI29 DIBDI29)
			(conn RAMBFIFO36E1 DIBDI30 <== DIBDI30 DIBDI30)
			(conn RAMBFIFO36E1 DIBDI31 <== DIBDI31 DIBDI31)
			(conn RAMBFIFO36E1 DIPADIP0 <== DIPADIP0 DIPADIP0)
			(conn RAMBFIFO36E1 DIPADIP1 <== DIPADIP1 DIPADIP1)
			(conn RAMBFIFO36E1 DIPADIP2 <== DIPADIP2 DIPADIP2)
			(conn RAMBFIFO36E1 DIPADIP3 <== DIPADIP3 DIPADIP3)
			(conn RAMBFIFO36E1 DIPBDIP0 <== DIPBDIP0 DIPBDIP0)
			(conn RAMBFIFO36E1 DIPBDIP1 <== DIPBDIP1 DIPBDIP1)
			(conn RAMBFIFO36E1 DIPBDIP2 <== DIPBDIP2 DIPBDIP2)
			(conn RAMBFIFO36E1 DIPBDIP3 <== DIPBDIP3 DIPBDIP3)
			(conn RAMBFIFO36E1 ENARDENL <== ENARDENLINV OUT)
			(conn RAMBFIFO36E1 ENARDENU <== ENARDENUINV OUT)
			(conn RAMBFIFO36E1 ENBWRENL <== ENBWRENLINV OUT)
			(conn RAMBFIFO36E1 ENBWRENU <== ENBWRENUINV OUT)
			(conn RAMBFIFO36E1 INJECTDBITERR <== INJECTDBITERR INJECTDBITERR)
			(conn RAMBFIFO36E1 INJECTSBITERR <== INJECTSBITERR INJECTSBITERR)
			(conn RAMBFIFO36E1 REGCEAREGCEL <== REGCEAREGCEL REGCEAREGCEL)
			(conn RAMBFIFO36E1 REGCEAREGCEU <== REGCEAREGCEU REGCEAREGCEU)
			(conn RAMBFIFO36E1 REGCEBL <== REGCEBL REGCEBL)
			(conn RAMBFIFO36E1 REGCEBU <== REGCEBU REGCEBU)
			(conn RAMBFIFO36E1 REGCLKARDRCLKL <== REGCLKARDRCLKLINV OUT)
			(conn RAMBFIFO36E1 REGCLKARDRCLKU <== REGCLKARDRCLKUINV OUT)
			(conn RAMBFIFO36E1 REGCLKBL <== REGCLKBLINV OUT)
			(conn RAMBFIFO36E1 REGCLKBU <== REGCLKBUINV OUT)
			(conn RAMBFIFO36E1 RSTRAMARSTRAMLRST <== RSTRAMARSTRAMLRSTINV OUT)
			(conn RAMBFIFO36E1 RSTRAMARSTRAMU <== RSTRAMARSTRAMUINV OUT)
			(conn RAMBFIFO36E1 RSTRAMBL <== RSTRAMBLINV OUT)
			(conn RAMBFIFO36E1 RSTRAMBU <== RSTRAMBUINV OUT)
			(conn RAMBFIFO36E1 RSTREGARSTREGL <== RSTREGARSTREGLINV OUT)
			(conn RAMBFIFO36E1 RSTREGARSTREGU <== RSTREGARSTREGUINV OUT)
			(conn RAMBFIFO36E1 RSTREGBL <== RSTREGBLINV OUT)
			(conn RAMBFIFO36E1 RSTREGBU <== RSTREGBUINV OUT)
			(conn RAMBFIFO36E1 TSTBRAMRST <== TSTBRAMRST TSTBRAMRST)
			(conn RAMBFIFO36E1 TSTCNT0 <== TSTCNT0 TSTCNT0)
			(conn RAMBFIFO36E1 TSTCNT1 <== TSTCNT1 TSTCNT1)
			(conn RAMBFIFO36E1 TSTCNT2 <== TSTCNT2 TSTCNT2)
			(conn RAMBFIFO36E1 TSTCNT3 <== TSTCNT3 TSTCNT3)
			(conn RAMBFIFO36E1 TSTCNT4 <== TSTCNT4 TSTCNT4)
			(conn RAMBFIFO36E1 TSTCNT5 <== TSTCNT5 TSTCNT5)
			(conn RAMBFIFO36E1 TSTCNT6 <== TSTCNT6 TSTCNT6)
			(conn RAMBFIFO36E1 TSTCNT7 <== TSTCNT7 TSTCNT7)
			(conn RAMBFIFO36E1 TSTCNT8 <== TSTCNT8 TSTCNT8)
			(conn RAMBFIFO36E1 TSTCNT9 <== TSTCNT9 TSTCNT9)
			(conn RAMBFIFO36E1 TSTCNT10 <== TSTCNT10 TSTCNT10)
			(conn RAMBFIFO36E1 TSTCNT11 <== TSTCNT11 TSTCNT11)
			(conn RAMBFIFO36E1 TSTCNT12 <== TSTCNT12 TSTCNT12)
			(conn RAMBFIFO36E1 TSTFLAGIN <== TSTFLAGIN TSTFLAGIN)
			(conn RAMBFIFO36E1 TSTIN0 <== TSTIN0 TSTIN0)
			(conn RAMBFIFO36E1 TSTIN1 <== TSTIN1 TSTIN1)
			(conn RAMBFIFO36E1 TSTIN2 <== TSTIN2 TSTIN2)
			(conn RAMBFIFO36E1 TSTIN3 <== TSTIN3 TSTIN3)
			(conn RAMBFIFO36E1 TSTIN4 <== TSTIN4 TSTIN4)
			(conn RAMBFIFO36E1 TSTOFF <== TSTOFF TSTOFF)
			(conn RAMBFIFO36E1 TSTRDCNTOFF <== TSTRDCNTOFF TSTRDCNTOFF)
			(conn RAMBFIFO36E1 TSTRDOS0 <== TSTRDOS0 TSTRDOS0)
			(conn RAMBFIFO36E1 TSTRDOS1 <== TSTRDOS1 TSTRDOS1)
			(conn RAMBFIFO36E1 TSTRDOS2 <== TSTRDOS2 TSTRDOS2)
			(conn RAMBFIFO36E1 TSTRDOS3 <== TSTRDOS3 TSTRDOS3)
			(conn RAMBFIFO36E1 TSTRDOS4 <== TSTRDOS4 TSTRDOS4)
			(conn RAMBFIFO36E1 TSTRDOS5 <== TSTRDOS5 TSTRDOS5)
			(conn RAMBFIFO36E1 TSTRDOS6 <== TSTRDOS6 TSTRDOS6)
			(conn RAMBFIFO36E1 TSTRDOS7 <== TSTRDOS7 TSTRDOS7)
			(conn RAMBFIFO36E1 TSTRDOS8 <== TSTRDOS8 TSTRDOS8)
			(conn RAMBFIFO36E1 TSTRDOS9 <== TSTRDOS9 TSTRDOS9)
			(conn RAMBFIFO36E1 TSTRDOS10 <== TSTRDOS10 TSTRDOS10)
			(conn RAMBFIFO36E1 TSTRDOS11 <== TSTRDOS11 TSTRDOS11)
			(conn RAMBFIFO36E1 TSTRDOS12 <== TSTRDOS12 TSTRDOS12)
			(conn RAMBFIFO36E1 TSTWRCNTOFF <== TSTWRCNTOFF TSTWRCNTOFF)
			(conn RAMBFIFO36E1 TSTWROS0 <== TSTWROS0 TSTWROS0)
			(conn RAMBFIFO36E1 TSTWROS1 <== TSTWROS1 TSTWROS1)
			(conn RAMBFIFO36E1 TSTWROS2 <== TSTWROS2 TSTWROS2)
			(conn RAMBFIFO36E1 TSTWROS3 <== TSTWROS3 TSTWROS3)
			(conn RAMBFIFO36E1 TSTWROS4 <== TSTWROS4 TSTWROS4)
			(conn RAMBFIFO36E1 TSTWROS5 <== TSTWROS5 TSTWROS5)
			(conn RAMBFIFO36E1 TSTWROS6 <== TSTWROS6 TSTWROS6)
			(conn RAMBFIFO36E1 TSTWROS7 <== TSTWROS7 TSTWROS7)
			(conn RAMBFIFO36E1 TSTWROS8 <== TSTWROS8 TSTWROS8)
			(conn RAMBFIFO36E1 TSTWROS9 <== TSTWROS9 TSTWROS9)
			(conn RAMBFIFO36E1 TSTWROS10 <== TSTWROS10 TSTWROS10)
			(conn RAMBFIFO36E1 TSTWROS11 <== TSTWROS11 TSTWROS11)
			(conn RAMBFIFO36E1 TSTWROS12 <== TSTWROS12 TSTWROS12)
			(conn RAMBFIFO36E1 WEAL0 <== WEAL0 WEAL0)
			(conn RAMBFIFO36E1 WEAL1 <== WEAL1 WEAL1)
			(conn RAMBFIFO36E1 WEAL2 <== WEAL2 WEAL2)
			(conn RAMBFIFO36E1 WEAL3 <== WEAL3 WEAL3)
			(conn RAMBFIFO36E1 WEAU0 <== WEAU0 WEAU0)
			(conn RAMBFIFO36E1 WEAU1 <== WEAU1 WEAU1)
			(conn RAMBFIFO36E1 WEAU2 <== WEAU2 WEAU2)
			(conn RAMBFIFO36E1 WEAU3 <== WEAU3 WEAU3)
			(conn RAMBFIFO36E1 WEBWEL0 <== WEBWEL0 WEBWEL0)
			(conn RAMBFIFO36E1 WEBWEL1 <== WEBWEL1 WEBWEL1)
			(conn RAMBFIFO36E1 WEBWEL2 <== WEBWEL2 WEBWEL2)
			(conn RAMBFIFO36E1 WEBWEL3 <== WEBWEL3 WEBWEL3)
			(conn RAMBFIFO36E1 WEBWEL4 <== WEBWEL4 WEBWEL4)
			(conn RAMBFIFO36E1 WEBWEL5 <== WEBWEL5 WEBWEL5)
			(conn RAMBFIFO36E1 WEBWEL6 <== WEBWEL6 WEBWEL6)
			(conn RAMBFIFO36E1 WEBWEL7 <== WEBWEL7 WEBWEL7)
			(conn RAMBFIFO36E1 WEBWEU0 <== WEBWEU0 WEBWEU0)
			(conn RAMBFIFO36E1 WEBWEU1 <== WEBWEU1 WEBWEU1)
			(conn RAMBFIFO36E1 WEBWEU2 <== WEBWEU2 WEBWEU2)
			(conn RAMBFIFO36E1 WEBWEU3 <== WEBWEU3 WEBWEU3)
			(conn RAMBFIFO36E1 WEBWEU4 <== WEBWEU4 WEBWEU4)
			(conn RAMBFIFO36E1 WEBWEU5 <== WEBWEU5 WEBWEU5)
			(conn RAMBFIFO36E1 WEBWEU6 <== WEBWEU6 WEBWEU6)
			(conn RAMBFIFO36E1 WEBWEU7 <== WEBWEU7 WEBWEU7)
		)
		(element WRERR 1
			(pin WRERR input)
			(conn WRERR WRERR <== RAMBFIFO36E1 WRERR)
		)
		(element WRCOUNT12 1
			(pin WRCOUNT12 input)
			(conn WRCOUNT12 WRCOUNT12 <== RAMBFIFO36E1 WRCOUNT12)
		)
		(element WRCOUNT11 1
			(pin WRCOUNT11 input)
			(conn WRCOUNT11 WRCOUNT11 <== RAMBFIFO36E1 WRCOUNT11)
		)
		(element WRCOUNT10 1
			(pin WRCOUNT10 input)
			(conn WRCOUNT10 WRCOUNT10 <== RAMBFIFO36E1 WRCOUNT10)
		)
		(element WRCOUNT9 1
			(pin WRCOUNT9 input)
			(conn WRCOUNT9 WRCOUNT9 <== RAMBFIFO36E1 WRCOUNT9)
		)
		(element WRCOUNT8 1
			(pin WRCOUNT8 input)
			(conn WRCOUNT8 WRCOUNT8 <== RAMBFIFO36E1 WRCOUNT8)
		)
		(element WRCOUNT7 1
			(pin WRCOUNT7 input)
			(conn WRCOUNT7 WRCOUNT7 <== RAMBFIFO36E1 WRCOUNT7)
		)
		(element WRCOUNT6 1
			(pin WRCOUNT6 input)
			(conn WRCOUNT6 WRCOUNT6 <== RAMBFIFO36E1 WRCOUNT6)
		)
		(element WRCOUNT5 1
			(pin WRCOUNT5 input)
			(conn WRCOUNT5 WRCOUNT5 <== RAMBFIFO36E1 WRCOUNT5)
		)
		(element WRCOUNT4 1
			(pin WRCOUNT4 input)
			(conn WRCOUNT4 WRCOUNT4 <== RAMBFIFO36E1 WRCOUNT4)
		)
		(element WRCOUNT3 1
			(pin WRCOUNT3 input)
			(conn WRCOUNT3 WRCOUNT3 <== RAMBFIFO36E1 WRCOUNT3)
		)
		(element WRCOUNT2 1
			(pin WRCOUNT2 input)
			(conn WRCOUNT2 WRCOUNT2 <== RAMBFIFO36E1 WRCOUNT2)
		)
		(element WRCOUNT1 1
			(pin WRCOUNT1 input)
			(conn WRCOUNT1 WRCOUNT1 <== RAMBFIFO36E1 WRCOUNT1)
		)
		(element WRCOUNT0 1
			(pin WRCOUNT0 input)
			(conn WRCOUNT0 WRCOUNT0 <== RAMBFIFO36E1 WRCOUNT0)
		)
		(element WEBWEU7 1
			(pin WEBWEU7 output)
			(conn WEBWEU7 WEBWEU7 ==> RAMBFIFO36E1 WEBWEU7)
		)
		(element WEBWEU6 1
			(pin WEBWEU6 output)
			(conn WEBWEU6 WEBWEU6 ==> RAMBFIFO36E1 WEBWEU6)
		)
		(element WEBWEU5 1
			(pin WEBWEU5 output)
			(conn WEBWEU5 WEBWEU5 ==> RAMBFIFO36E1 WEBWEU5)
		)
		(element WEBWEU4 1
			(pin WEBWEU4 output)
			(conn WEBWEU4 WEBWEU4 ==> RAMBFIFO36E1 WEBWEU4)
		)
		(element WEBWEU3 1
			(pin WEBWEU3 output)
			(conn WEBWEU3 WEBWEU3 ==> RAMBFIFO36E1 WEBWEU3)
		)
		(element WEBWEU2 1
			(pin WEBWEU2 output)
			(conn WEBWEU2 WEBWEU2 ==> RAMBFIFO36E1 WEBWEU2)
		)
		(element WEBWEU1 1
			(pin WEBWEU1 output)
			(conn WEBWEU1 WEBWEU1 ==> RAMBFIFO36E1 WEBWEU1)
		)
		(element WEBWEU0 1
			(pin WEBWEU0 output)
			(conn WEBWEU0 WEBWEU0 ==> RAMBFIFO36E1 WEBWEU0)
		)
		(element WEBWEL7 1
			(pin WEBWEL7 output)
			(conn WEBWEL7 WEBWEL7 ==> RAMBFIFO36E1 WEBWEL7)
		)
		(element WEBWEL6 1
			(pin WEBWEL6 output)
			(conn WEBWEL6 WEBWEL6 ==> RAMBFIFO36E1 WEBWEL6)
		)
		(element WEBWEL5 1
			(pin WEBWEL5 output)
			(conn WEBWEL5 WEBWEL5 ==> RAMBFIFO36E1 WEBWEL5)
		)
		(element WEBWEL4 1
			(pin WEBWEL4 output)
			(conn WEBWEL4 WEBWEL4 ==> RAMBFIFO36E1 WEBWEL4)
		)
		(element WEBWEL3 1
			(pin WEBWEL3 output)
			(conn WEBWEL3 WEBWEL3 ==> RAMBFIFO36E1 WEBWEL3)
		)
		(element WEBWEL2 1
			(pin WEBWEL2 output)
			(conn WEBWEL2 WEBWEL2 ==> RAMBFIFO36E1 WEBWEL2)
		)
		(element WEBWEL1 1
			(pin WEBWEL1 output)
			(conn WEBWEL1 WEBWEL1 ==> RAMBFIFO36E1 WEBWEL1)
		)
		(element WEBWEL0 1
			(pin WEBWEL0 output)
			(conn WEBWEL0 WEBWEL0 ==> RAMBFIFO36E1 WEBWEL0)
		)
		(element WEAU3 1
			(pin WEAU3 output)
			(conn WEAU3 WEAU3 ==> RAMBFIFO36E1 WEAU3)
		)
		(element WEAU2 1
			(pin WEAU2 output)
			(conn WEAU2 WEAU2 ==> RAMBFIFO36E1 WEAU2)
		)
		(element WEAU1 1
			(pin WEAU1 output)
			(conn WEAU1 WEAU1 ==> RAMBFIFO36E1 WEAU1)
		)
		(element WEAU0 1
			(pin WEAU0 output)
			(conn WEAU0 WEAU0 ==> RAMBFIFO36E1 WEAU0)
		)
		(element WEAL3 1
			(pin WEAL3 output)
			(conn WEAL3 WEAL3 ==> RAMBFIFO36E1 WEAL3)
		)
		(element WEAL2 1
			(pin WEAL2 output)
			(conn WEAL2 WEAL2 ==> RAMBFIFO36E1 WEAL2)
		)
		(element WEAL1 1
			(pin WEAL1 output)
			(conn WEAL1 WEAL1 ==> RAMBFIFO36E1 WEAL1)
		)
		(element WEAL0 1
			(pin WEAL0 output)
			(conn WEAL0 WEAL0 ==> RAMBFIFO36E1 WEAL0)
		)
		(element TSTWROS12 1
			(pin TSTWROS12 output)
			(conn TSTWROS12 TSTWROS12 ==> RAMBFIFO36E1 TSTWROS12)
		)
		(element TSTWROS11 1
			(pin TSTWROS11 output)
			(conn TSTWROS11 TSTWROS11 ==> RAMBFIFO36E1 TSTWROS11)
		)
		(element TSTWROS10 1
			(pin TSTWROS10 output)
			(conn TSTWROS10 TSTWROS10 ==> RAMBFIFO36E1 TSTWROS10)
		)
		(element TSTWROS9 1
			(pin TSTWROS9 output)
			(conn TSTWROS9 TSTWROS9 ==> RAMBFIFO36E1 TSTWROS9)
		)
		(element TSTWROS8 1
			(pin TSTWROS8 output)
			(conn TSTWROS8 TSTWROS8 ==> RAMBFIFO36E1 TSTWROS8)
		)
		(element TSTWROS7 1
			(pin TSTWROS7 output)
			(conn TSTWROS7 TSTWROS7 ==> RAMBFIFO36E1 TSTWROS7)
		)
		(element TSTWROS6 1
			(pin TSTWROS6 output)
			(conn TSTWROS6 TSTWROS6 ==> RAMBFIFO36E1 TSTWROS6)
		)
		(element TSTWROS5 1
			(pin TSTWROS5 output)
			(conn TSTWROS5 TSTWROS5 ==> RAMBFIFO36E1 TSTWROS5)
		)
		(element TSTWROS4 1
			(pin TSTWROS4 output)
			(conn TSTWROS4 TSTWROS4 ==> RAMBFIFO36E1 TSTWROS4)
		)
		(element TSTWROS3 1
			(pin TSTWROS3 output)
			(conn TSTWROS3 TSTWROS3 ==> RAMBFIFO36E1 TSTWROS3)
		)
		(element TSTWROS2 1
			(pin TSTWROS2 output)
			(conn TSTWROS2 TSTWROS2 ==> RAMBFIFO36E1 TSTWROS2)
		)
		(element TSTWROS1 1
			(pin TSTWROS1 output)
			(conn TSTWROS1 TSTWROS1 ==> RAMBFIFO36E1 TSTWROS1)
		)
		(element TSTWROS0 1
			(pin TSTWROS0 output)
			(conn TSTWROS0 TSTWROS0 ==> RAMBFIFO36E1 TSTWROS0)
		)
		(element TSTWRCNTOFF 1
			(pin TSTWRCNTOFF output)
			(conn TSTWRCNTOFF TSTWRCNTOFF ==> RAMBFIFO36E1 TSTWRCNTOFF)
		)
		(element TSTRDOS12 1
			(pin TSTRDOS12 output)
			(conn TSTRDOS12 TSTRDOS12 ==> RAMBFIFO36E1 TSTRDOS12)
		)
		(element TSTRDOS11 1
			(pin TSTRDOS11 output)
			(conn TSTRDOS11 TSTRDOS11 ==> RAMBFIFO36E1 TSTRDOS11)
		)
		(element TSTRDOS10 1
			(pin TSTRDOS10 output)
			(conn TSTRDOS10 TSTRDOS10 ==> RAMBFIFO36E1 TSTRDOS10)
		)
		(element TSTRDOS9 1
			(pin TSTRDOS9 output)
			(conn TSTRDOS9 TSTRDOS9 ==> RAMBFIFO36E1 TSTRDOS9)
		)
		(element TSTRDOS8 1
			(pin TSTRDOS8 output)
			(conn TSTRDOS8 TSTRDOS8 ==> RAMBFIFO36E1 TSTRDOS8)
		)
		(element TSTRDOS7 1
			(pin TSTRDOS7 output)
			(conn TSTRDOS7 TSTRDOS7 ==> RAMBFIFO36E1 TSTRDOS7)
		)
		(element TSTRDOS6 1
			(pin TSTRDOS6 output)
			(conn TSTRDOS6 TSTRDOS6 ==> RAMBFIFO36E1 TSTRDOS6)
		)
		(element TSTRDOS5 1
			(pin TSTRDOS5 output)
			(conn TSTRDOS5 TSTRDOS5 ==> RAMBFIFO36E1 TSTRDOS5)
		)
		(element TSTRDOS4 1
			(pin TSTRDOS4 output)
			(conn TSTRDOS4 TSTRDOS4 ==> RAMBFIFO36E1 TSTRDOS4)
		)
		(element TSTRDOS3 1
			(pin TSTRDOS3 output)
			(conn TSTRDOS3 TSTRDOS3 ==> RAMBFIFO36E1 TSTRDOS3)
		)
		(element TSTRDOS2 1
			(pin TSTRDOS2 output)
			(conn TSTRDOS2 TSTRDOS2 ==> RAMBFIFO36E1 TSTRDOS2)
		)
		(element TSTRDOS1 1
			(pin TSTRDOS1 output)
			(conn TSTRDOS1 TSTRDOS1 ==> RAMBFIFO36E1 TSTRDOS1)
		)
		(element TSTRDOS0 1
			(pin TSTRDOS0 output)
			(conn TSTRDOS0 TSTRDOS0 ==> RAMBFIFO36E1 TSTRDOS0)
		)
		(element TSTRDCNTOFF 1
			(pin TSTRDCNTOFF output)
			(conn TSTRDCNTOFF TSTRDCNTOFF ==> RAMBFIFO36E1 TSTRDCNTOFF)
		)
		(element TSTOUT4 1
			(pin TSTOUT4 input)
			(conn TSTOUT4 TSTOUT4 <== RAMBFIFO36E1 TSTOUT4)
		)
		(element TSTOUT3 1
			(pin TSTOUT3 input)
			(conn TSTOUT3 TSTOUT3 <== RAMBFIFO36E1 TSTOUT3)
		)
		(element TSTOUT2 1
			(pin TSTOUT2 input)
			(conn TSTOUT2 TSTOUT2 <== RAMBFIFO36E1 TSTOUT2)
		)
		(element TSTOUT1 1
			(pin TSTOUT1 input)
			(conn TSTOUT1 TSTOUT1 <== RAMBFIFO36E1 TSTOUT1)
		)
		(element TSTOUT0 1
			(pin TSTOUT0 input)
			(conn TSTOUT0 TSTOUT0 <== RAMBFIFO36E1 TSTOUT0)
		)
		(element TSTOFF 1
			(pin TSTOFF output)
			(conn TSTOFF TSTOFF ==> RAMBFIFO36E1 TSTOFF)
		)
		(element TSTIN4 1
			(pin TSTIN4 output)
			(conn TSTIN4 TSTIN4 ==> RAMBFIFO36E1 TSTIN4)
		)
		(element TSTIN3 1
			(pin TSTIN3 output)
			(conn TSTIN3 TSTIN3 ==> RAMBFIFO36E1 TSTIN3)
		)
		(element TSTIN2 1
			(pin TSTIN2 output)
			(conn TSTIN2 TSTIN2 ==> RAMBFIFO36E1 TSTIN2)
		)
		(element TSTIN1 1
			(pin TSTIN1 output)
			(conn TSTIN1 TSTIN1 ==> RAMBFIFO36E1 TSTIN1)
		)
		(element TSTIN0 1
			(pin TSTIN0 output)
			(conn TSTIN0 TSTIN0 ==> RAMBFIFO36E1 TSTIN0)
		)
		(element TSTFLAGIN 1
			(pin TSTFLAGIN output)
			(conn TSTFLAGIN TSTFLAGIN ==> RAMBFIFO36E1 TSTFLAGIN)
		)
		(element TSTCNT12 1
			(pin TSTCNT12 output)
			(conn TSTCNT12 TSTCNT12 ==> RAMBFIFO36E1 TSTCNT12)
		)
		(element TSTCNT11 1
			(pin TSTCNT11 output)
			(conn TSTCNT11 TSTCNT11 ==> RAMBFIFO36E1 TSTCNT11)
		)
		(element TSTCNT10 1
			(pin TSTCNT10 output)
			(conn TSTCNT10 TSTCNT10 ==> RAMBFIFO36E1 TSTCNT10)
		)
		(element TSTCNT9 1
			(pin TSTCNT9 output)
			(conn TSTCNT9 TSTCNT9 ==> RAMBFIFO36E1 TSTCNT9)
		)
		(element TSTCNT8 1
			(pin TSTCNT8 output)
			(conn TSTCNT8 TSTCNT8 ==> RAMBFIFO36E1 TSTCNT8)
		)
		(element TSTCNT7 1
			(pin TSTCNT7 output)
			(conn TSTCNT7 TSTCNT7 ==> RAMBFIFO36E1 TSTCNT7)
		)
		(element TSTCNT6 1
			(pin TSTCNT6 output)
			(conn TSTCNT6 TSTCNT6 ==> RAMBFIFO36E1 TSTCNT6)
		)
		(element TSTCNT5 1
			(pin TSTCNT5 output)
			(conn TSTCNT5 TSTCNT5 ==> RAMBFIFO36E1 TSTCNT5)
		)
		(element TSTCNT4 1
			(pin TSTCNT4 output)
			(conn TSTCNT4 TSTCNT4 ==> RAMBFIFO36E1 TSTCNT4)
		)
		(element TSTCNT3 1
			(pin TSTCNT3 output)
			(conn TSTCNT3 TSTCNT3 ==> RAMBFIFO36E1 TSTCNT3)
		)
		(element TSTCNT2 1
			(pin TSTCNT2 output)
			(conn TSTCNT2 TSTCNT2 ==> RAMBFIFO36E1 TSTCNT2)
		)
		(element TSTCNT1 1
			(pin TSTCNT1 output)
			(conn TSTCNT1 TSTCNT1 ==> RAMBFIFO36E1 TSTCNT1)
		)
		(element TSTCNT0 1
			(pin TSTCNT0 output)
			(conn TSTCNT0 TSTCNT0 ==> RAMBFIFO36E1 TSTCNT0)
		)
		(element TSTBRAMRST 1
			(pin TSTBRAMRST output)
			(conn TSTBRAMRST TSTBRAMRST ==> RAMBFIFO36E1 TSTBRAMRST)
		)
		(element SBITERR 1
			(pin SBITERR input)
			(conn SBITERR SBITERR <== RAMBFIFO36E1 SBITERR)
		)
		(element RSTREGBUINV 3
			(pin OUT output)
			(pin RSTREGBU input)
			(pin RSTREGBU_B input)
			(cfg RSTREGBU RSTREGBU_B)
			(conn RSTREGBUINV OUT ==> RAMBFIFO36E1 RSTREGBU)
			(conn RSTREGBUINV RSTREGBU <== RSTREGBU RSTREGBU)
			(conn RSTREGBUINV RSTREGBU_B <== RSTREGBU RSTREGBU)
		)
		(element RSTREGBU 1
			(pin RSTREGBU output)
			(conn RSTREGBU RSTREGBU ==> RSTREGBUINV RSTREGBU)
			(conn RSTREGBU RSTREGBU ==> RSTREGBUINV RSTREGBU_B)
		)
		(element RSTREGBLINV 3
			(pin OUT output)
			(pin RSTREGBL input)
			(pin RSTREGBL_B input)
			(cfg RSTREGBL RSTREGBL_B)
			(conn RSTREGBLINV OUT ==> RAMBFIFO36E1 RSTREGBL)
			(conn RSTREGBLINV RSTREGBL <== RSTREGBL RSTREGBL)
			(conn RSTREGBLINV RSTREGBL_B <== RSTREGBL RSTREGBL)
		)
		(element RSTREGBL 1
			(pin RSTREGBL output)
			(conn RSTREGBL RSTREGBL ==> RSTREGBLINV RSTREGBL)
			(conn RSTREGBL RSTREGBL ==> RSTREGBLINV RSTREGBL_B)
		)
		(element RSTREGARSTREGUINV 3
			(pin OUT output)
			(pin RSTREGARSTREGU input)
			(pin RSTREGARSTREGU_B input)
			(cfg RSTREGARSTREGU RSTREGARSTREGU_B)
			(conn RSTREGARSTREGUINV OUT ==> RAMBFIFO36E1 RSTREGARSTREGU)
			(conn RSTREGARSTREGUINV RSTREGARSTREGU <== RSTREGARSTREGU RSTREGARSTREGU)
			(conn RSTREGARSTREGUINV RSTREGARSTREGU_B <== RSTREGARSTREGU RSTREGARSTREGU)
		)
		(element RSTREGARSTREGU 1
			(pin RSTREGARSTREGU output)
			(conn RSTREGARSTREGU RSTREGARSTREGU ==> RSTREGARSTREGUINV RSTREGARSTREGU)
			(conn RSTREGARSTREGU RSTREGARSTREGU ==> RSTREGARSTREGUINV RSTREGARSTREGU_B)
		)
		(element RSTREGARSTREGLINV 3
			(pin OUT output)
			(pin RSTREGARSTREGL input)
			(pin RSTREGARSTREGL_B input)
			(cfg RSTREGARSTREGL RSTREGARSTREGL_B)
			(conn RSTREGARSTREGLINV OUT ==> RAMBFIFO36E1 RSTREGARSTREGL)
			(conn RSTREGARSTREGLINV RSTREGARSTREGL <== RSTREGARSTREGL RSTREGARSTREGL)
			(conn RSTREGARSTREGLINV RSTREGARSTREGL_B <== RSTREGARSTREGL RSTREGARSTREGL)
		)
		(element RSTREGARSTREGL 1
			(pin RSTREGARSTREGL output)
			(conn RSTREGARSTREGL RSTREGARSTREGL ==> RSTREGARSTREGLINV RSTREGARSTREGL)
			(conn RSTREGARSTREGL RSTREGARSTREGL ==> RSTREGARSTREGLINV RSTREGARSTREGL_B)
		)
		(element RSTRAMBUINV 3
			(pin OUT output)
			(pin RSTRAMBU input)
			(pin RSTRAMBU_B input)
			(cfg RSTRAMBU RSTRAMBU_B)
			(conn RSTRAMBUINV OUT ==> RAMBFIFO36E1 RSTRAMBU)
			(conn RSTRAMBUINV RSTRAMBU <== RSTRAMBU RSTRAMBU)
			(conn RSTRAMBUINV RSTRAMBU_B <== RSTRAMBU RSTRAMBU)
		)
		(element RSTRAMBU 1
			(pin RSTRAMBU output)
			(conn RSTRAMBU RSTRAMBU ==> RSTRAMBUINV RSTRAMBU)
			(conn RSTRAMBU RSTRAMBU ==> RSTRAMBUINV RSTRAMBU_B)
		)
		(element RSTRAMBLINV 3
			(pin OUT output)
			(pin RSTRAMBL input)
			(pin RSTRAMBL_B input)
			(cfg RSTRAMBL RSTRAMBL_B)
			(conn RSTRAMBLINV OUT ==> RAMBFIFO36E1 RSTRAMBL)
			(conn RSTRAMBLINV RSTRAMBL <== RSTRAMBL RSTRAMBL)
			(conn RSTRAMBLINV RSTRAMBL_B <== RSTRAMBL RSTRAMBL)
		)
		(element RSTRAMBL 1
			(pin RSTRAMBL output)
			(conn RSTRAMBL RSTRAMBL ==> RSTRAMBLINV RSTRAMBL)
			(conn RSTRAMBL RSTRAMBL ==> RSTRAMBLINV RSTRAMBL_B)
		)
		(element RSTRAMARSTRAMUINV 3
			(pin OUT output)
			(pin RSTRAMARSTRAMU input)
			(pin RSTRAMARSTRAMU_B input)
			(cfg RSTRAMARSTRAMU RSTRAMARSTRAMU_B)
			(conn RSTRAMARSTRAMUINV OUT ==> RAMBFIFO36E1 RSTRAMARSTRAMU)
			(conn RSTRAMARSTRAMUINV RSTRAMARSTRAMU <== RSTRAMARSTRAMU RSTRAMARSTRAMU)
			(conn RSTRAMARSTRAMUINV RSTRAMARSTRAMU_B <== RSTRAMARSTRAMU RSTRAMARSTRAMU)
		)
		(element RSTRAMARSTRAMU 1
			(pin RSTRAMARSTRAMU output)
			(conn RSTRAMARSTRAMU RSTRAMARSTRAMU ==> RSTRAMARSTRAMUINV RSTRAMARSTRAMU)
			(conn RSTRAMARSTRAMU RSTRAMARSTRAMU ==> RSTRAMARSTRAMUINV RSTRAMARSTRAMU_B)
		)
		(element RSTRAMARSTRAMLRSTINV 3
			(pin OUT output)
			(pin RSTRAMARSTRAMLRST input)
			(pin RSTRAMARSTRAMLRST_B input)
			(cfg RSTRAMARSTRAMLRST RSTRAMARSTRAMLRST_B)
			(conn RSTRAMARSTRAMLRSTINV OUT ==> RAMBFIFO36E1 RSTRAMARSTRAMLRST)
			(conn RSTRAMARSTRAMLRSTINV RSTRAMARSTRAMLRST <== RSTRAMARSTRAMLRST RSTRAMARSTRAMLRST)
			(conn RSTRAMARSTRAMLRSTINV RSTRAMARSTRAMLRST_B <== RSTRAMARSTRAMLRST RSTRAMARSTRAMLRST)
		)
		(element RSTRAMARSTRAMLRST 1
			(pin RSTRAMARSTRAMLRST output)
			(conn RSTRAMARSTRAMLRST RSTRAMARSTRAMLRST ==> RSTRAMARSTRAMLRSTINV RSTRAMARSTRAMLRST)
			(conn RSTRAMARSTRAMLRST RSTRAMARSTRAMLRST ==> RSTRAMARSTRAMLRSTINV RSTRAMARSTRAMLRST_B)
		)
		(element REGCLKBUINV 3
			(pin OUT output)
			(pin REGCLKBU input)
			(pin REGCLKBU_B input)
			(cfg REGCLKBU REGCLKBU_B)
			(conn REGCLKBUINV OUT ==> RAMBFIFO36E1 REGCLKBU)
			(conn REGCLKBUINV REGCLKBU <== REGCLKBU REGCLKBU)
			(conn REGCLKBUINV REGCLKBU_B <== REGCLKBU REGCLKBU)
		)
		(element REGCLKBU 1
			(pin REGCLKBU output)
			(conn REGCLKBU REGCLKBU ==> REGCLKBUINV REGCLKBU)
			(conn REGCLKBU REGCLKBU ==> REGCLKBUINV REGCLKBU_B)
		)
		(element REGCLKBLINV 3
			(pin OUT output)
			(pin REGCLKBL input)
			(pin REGCLKBL_B input)
			(cfg REGCLKBL REGCLKBL_B)
			(conn REGCLKBLINV OUT ==> RAMBFIFO36E1 REGCLKBL)
			(conn REGCLKBLINV REGCLKBL <== REGCLKBL REGCLKBL)
			(conn REGCLKBLINV REGCLKBL_B <== REGCLKBL REGCLKBL)
		)
		(element REGCLKBL 1
			(pin REGCLKBL output)
			(conn REGCLKBL REGCLKBL ==> REGCLKBLINV REGCLKBL)
			(conn REGCLKBL REGCLKBL ==> REGCLKBLINV REGCLKBL_B)
		)
		(element REGCLKARDRCLKUINV 3
			(pin OUT output)
			(pin REGCLKARDRCLKU input)
			(pin REGCLKARDRCLKU_B input)
			(cfg REGCLKARDRCLKU REGCLKARDRCLKU_B)
			(conn REGCLKARDRCLKUINV OUT ==> RAMBFIFO36E1 REGCLKARDRCLKU)
			(conn REGCLKARDRCLKUINV REGCLKARDRCLKU <== REGCLKARDRCLKU REGCLKARDRCLKU)
			(conn REGCLKARDRCLKUINV REGCLKARDRCLKU_B <== REGCLKARDRCLKU REGCLKARDRCLKU)
		)
		(element REGCLKARDRCLKU 1
			(pin REGCLKARDRCLKU output)
			(conn REGCLKARDRCLKU REGCLKARDRCLKU ==> REGCLKARDRCLKUINV REGCLKARDRCLKU)
			(conn REGCLKARDRCLKU REGCLKARDRCLKU ==> REGCLKARDRCLKUINV REGCLKARDRCLKU_B)
		)
		(element REGCLKARDRCLKLINV 3
			(pin OUT output)
			(pin REGCLKARDRCLKL input)
			(pin REGCLKARDRCLKL_B input)
			(cfg REGCLKARDRCLKL REGCLKARDRCLKL_B)
			(conn REGCLKARDRCLKLINV OUT ==> RAMBFIFO36E1 REGCLKARDRCLKL)
			(conn REGCLKARDRCLKLINV REGCLKARDRCLKL <== REGCLKARDRCLKL REGCLKARDRCLKL)
			(conn REGCLKARDRCLKLINV REGCLKARDRCLKL_B <== REGCLKARDRCLKL REGCLKARDRCLKL)
		)
		(element REGCLKARDRCLKL 1
			(pin REGCLKARDRCLKL output)
			(conn REGCLKARDRCLKL REGCLKARDRCLKL ==> REGCLKARDRCLKLINV REGCLKARDRCLKL)
			(conn REGCLKARDRCLKL REGCLKARDRCLKL ==> REGCLKARDRCLKLINV REGCLKARDRCLKL_B)
		)
		(element REGCEBU 1
			(pin REGCEBU output)
			(conn REGCEBU REGCEBU ==> RAMBFIFO36E1 REGCEBU)
		)
		(element REGCEBL 1
			(pin REGCEBL output)
			(conn REGCEBL REGCEBL ==> RAMBFIFO36E1 REGCEBL)
		)
		(element REGCEAREGCEU 1
			(pin REGCEAREGCEU output)
			(conn REGCEAREGCEU REGCEAREGCEU ==> RAMBFIFO36E1 REGCEAREGCEU)
		)
		(element REGCEAREGCEL 1
			(pin REGCEAREGCEL output)
			(conn REGCEAREGCEL REGCEAREGCEL ==> RAMBFIFO36E1 REGCEAREGCEL)
		)
		(element RDERR 1
			(pin RDERR input)
			(conn RDERR RDERR <== RAMBFIFO36E1 RDERR)
		)
		(element RDCOUNT12 1
			(pin RDCOUNT12 input)
			(conn RDCOUNT12 RDCOUNT12 <== RAMBFIFO36E1 RDCOUNT12)
		)
		(element RDCOUNT11 1
			(pin RDCOUNT11 input)
			(conn RDCOUNT11 RDCOUNT11 <== RAMBFIFO36E1 RDCOUNT11)
		)
		(element RDCOUNT10 1
			(pin RDCOUNT10 input)
			(conn RDCOUNT10 RDCOUNT10 <== RAMBFIFO36E1 RDCOUNT10)
		)
		(element RDCOUNT9 1
			(pin RDCOUNT9 input)
			(conn RDCOUNT9 RDCOUNT9 <== RAMBFIFO36E1 RDCOUNT9)
		)
		(element RDCOUNT8 1
			(pin RDCOUNT8 input)
			(conn RDCOUNT8 RDCOUNT8 <== RAMBFIFO36E1 RDCOUNT8)
		)
		(element RDCOUNT7 1
			(pin RDCOUNT7 input)
			(conn RDCOUNT7 RDCOUNT7 <== RAMBFIFO36E1 RDCOUNT7)
		)
		(element RDCOUNT6 1
			(pin RDCOUNT6 input)
			(conn RDCOUNT6 RDCOUNT6 <== RAMBFIFO36E1 RDCOUNT6)
		)
		(element RDCOUNT5 1
			(pin RDCOUNT5 input)
			(conn RDCOUNT5 RDCOUNT5 <== RAMBFIFO36E1 RDCOUNT5)
		)
		(element RDCOUNT4 1
			(pin RDCOUNT4 input)
			(conn RDCOUNT4 RDCOUNT4 <== RAMBFIFO36E1 RDCOUNT4)
		)
		(element RDCOUNT3 1
			(pin RDCOUNT3 input)
			(conn RDCOUNT3 RDCOUNT3 <== RAMBFIFO36E1 RDCOUNT3)
		)
		(element RDCOUNT2 1
			(pin RDCOUNT2 input)
			(conn RDCOUNT2 RDCOUNT2 <== RAMBFIFO36E1 RDCOUNT2)
		)
		(element RDCOUNT1 1
			(pin RDCOUNT1 input)
			(conn RDCOUNT1 RDCOUNT1 <== RAMBFIFO36E1 RDCOUNT1)
		)
		(element RDCOUNT0 1
			(pin RDCOUNT0 input)
			(conn RDCOUNT0 RDCOUNT0 <== RAMBFIFO36E1 RDCOUNT0)
		)
		(element INJECTSBITERR 1
			(pin INJECTSBITERR output)
			(conn INJECTSBITERR INJECTSBITERR ==> RAMBFIFO36E1 INJECTSBITERR)
		)
		(element INJECTDBITERR 1
			(pin INJECTDBITERR output)
			(conn INJECTDBITERR INJECTDBITERR ==> RAMBFIFO36E1 INJECTDBITERR)
		)
		(element FULL 1
			(pin FULL input)
			(conn FULL FULL <== RAMBFIFO36E1 FULL)
		)
		(element ENBWRENUINV 3
			(pin OUT output)
			(pin ENBWRENU input)
			(pin ENBWRENU_B input)
			(cfg ENBWRENU ENBWRENU_B)
			(conn ENBWRENUINV OUT ==> RAMBFIFO36E1 ENBWRENU)
			(conn ENBWRENUINV ENBWRENU <== ENBWRENU ENBWRENU)
			(conn ENBWRENUINV ENBWRENU_B <== ENBWRENU ENBWRENU)
		)
		(element ENBWRENU 1
			(pin ENBWRENU output)
			(conn ENBWRENU ENBWRENU ==> ENBWRENUINV ENBWRENU)
			(conn ENBWRENU ENBWRENU ==> ENBWRENUINV ENBWRENU_B)
		)
		(element ENBWRENLINV 3
			(pin OUT output)
			(pin ENBWRENL input)
			(pin ENBWRENL_B input)
			(cfg ENBWRENL ENBWRENL_B)
			(conn ENBWRENLINV OUT ==> RAMBFIFO36E1 ENBWRENL)
			(conn ENBWRENLINV ENBWRENL <== ENBWRENL ENBWRENL)
			(conn ENBWRENLINV ENBWRENL_B <== ENBWRENL ENBWRENL)
		)
		(element ENBWRENL 1
			(pin ENBWRENL output)
			(conn ENBWRENL ENBWRENL ==> ENBWRENLINV ENBWRENL)
			(conn ENBWRENL ENBWRENL ==> ENBWRENLINV ENBWRENL_B)
		)
		(element ENARDENUINV 3
			(pin OUT output)
			(pin ENARDENU input)
			(pin ENARDENU_B input)
			(cfg ENARDENU ENARDENU_B)
			(conn ENARDENUINV OUT ==> RAMBFIFO36E1 ENARDENU)
			(conn ENARDENUINV ENARDENU <== ENARDENU ENARDENU)
			(conn ENARDENUINV ENARDENU_B <== ENARDENU ENARDENU)
		)
		(element ENARDENU 1
			(pin ENARDENU output)
			(conn ENARDENU ENARDENU ==> ENARDENUINV ENARDENU)
			(conn ENARDENU ENARDENU ==> ENARDENUINV ENARDENU_B)
		)
		(element ENARDENLINV 3
			(pin OUT output)
			(pin ENARDENL input)
			(pin ENARDENL_B input)
			(cfg ENARDENL ENARDENL_B)
			(conn ENARDENLINV OUT ==> RAMBFIFO36E1 ENARDENL)
			(conn ENARDENLINV ENARDENL <== ENARDENL ENARDENL)
			(conn ENARDENLINV ENARDENL_B <== ENARDENL ENARDENL)
		)
		(element ENARDENL 1
			(pin ENARDENL output)
			(conn ENARDENL ENARDENL ==> ENARDENLINV ENARDENL)
			(conn ENARDENL ENARDENL ==> ENARDENLINV ENARDENL_B)
		)
		(element EMPTY 1
			(pin EMPTY input)
			(conn EMPTY EMPTY <== RAMBFIFO36E1 EMPTY)
		)
		(element ECCPARITY7 1
			(pin ECCPARITY7 input)
			(conn ECCPARITY7 ECCPARITY7 <== RAMBFIFO36E1 ECCPARITY7)
		)
		(element ECCPARITY6 1
			(pin ECCPARITY6 input)
			(conn ECCPARITY6 ECCPARITY6 <== RAMBFIFO36E1 ECCPARITY6)
		)
		(element ECCPARITY5 1
			(pin ECCPARITY5 input)
			(conn ECCPARITY5 ECCPARITY5 <== RAMBFIFO36E1 ECCPARITY5)
		)
		(element ECCPARITY4 1
			(pin ECCPARITY4 input)
			(conn ECCPARITY4 ECCPARITY4 <== RAMBFIFO36E1 ECCPARITY4)
		)
		(element ECCPARITY3 1
			(pin ECCPARITY3 input)
			(conn ECCPARITY3 ECCPARITY3 <== RAMBFIFO36E1 ECCPARITY3)
		)
		(element ECCPARITY2 1
			(pin ECCPARITY2 input)
			(conn ECCPARITY2 ECCPARITY2 <== RAMBFIFO36E1 ECCPARITY2)
		)
		(element ECCPARITY1 1
			(pin ECCPARITY1 input)
			(conn ECCPARITY1 ECCPARITY1 <== RAMBFIFO36E1 ECCPARITY1)
		)
		(element ECCPARITY0 1
			(pin ECCPARITY0 input)
			(conn ECCPARITY0 ECCPARITY0 <== RAMBFIFO36E1 ECCPARITY0)
		)
		(element DOPBDOP3 1
			(pin DOPBDOP3 input)
			(conn DOPBDOP3 DOPBDOP3 <== RAMBFIFO36E1 DOPBDOP3)
		)
		(element DOPBDOP2 1
			(pin DOPBDOP2 input)
			(conn DOPBDOP2 DOPBDOP2 <== RAMBFIFO36E1 DOPBDOP2)
		)
		(element DOPBDOP1 1
			(pin DOPBDOP1 input)
			(conn DOPBDOP1 DOPBDOP1 <== RAMBFIFO36E1 DOPBDOP1)
		)
		(element DOPBDOP0 1
			(pin DOPBDOP0 input)
			(conn DOPBDOP0 DOPBDOP0 <== RAMBFIFO36E1 DOPBDOP0)
		)
		(element DOPADOP3 1
			(pin DOPADOP3 input)
			(conn DOPADOP3 DOPADOP3 <== RAMBFIFO36E1 DOPADOP3)
		)
		(element DOPADOP2 1
			(pin DOPADOP2 input)
			(conn DOPADOP2 DOPADOP2 <== RAMBFIFO36E1 DOPADOP2)
		)
		(element DOPADOP1 1
			(pin DOPADOP1 input)
			(conn DOPADOP1 DOPADOP1 <== RAMBFIFO36E1 DOPADOP1)
		)
		(element DOPADOP0 1
			(pin DOPADOP0 input)
			(conn DOPADOP0 DOPADOP0 <== RAMBFIFO36E1 DOPADOP0)
		)
		(element DOBDO31 1
			(pin DOBDO31 input)
			(conn DOBDO31 DOBDO31 <== RAMBFIFO36E1 DOBDO31)
		)
		(element DOBDO30 1
			(pin DOBDO30 input)
			(conn DOBDO30 DOBDO30 <== RAMBFIFO36E1 DOBDO30)
		)
		(element DOBDO29 1
			(pin DOBDO29 input)
			(conn DOBDO29 DOBDO29 <== RAMBFIFO36E1 DOBDO29)
		)
		(element DOBDO28 1
			(pin DOBDO28 input)
			(conn DOBDO28 DOBDO28 <== RAMBFIFO36E1 DOBDO28)
		)
		(element DOBDO27 1
			(pin DOBDO27 input)
			(conn DOBDO27 DOBDO27 <== RAMBFIFO36E1 DOBDO27)
		)
		(element DOBDO26 1
			(pin DOBDO26 input)
			(conn DOBDO26 DOBDO26 <== RAMBFIFO36E1 DOBDO26)
		)
		(element DOBDO25 1
			(pin DOBDO25 input)
			(conn DOBDO25 DOBDO25 <== RAMBFIFO36E1 DOBDO25)
		)
		(element DOBDO24 1
			(pin DOBDO24 input)
			(conn DOBDO24 DOBDO24 <== RAMBFIFO36E1 DOBDO24)
		)
		(element DOBDO23 1
			(pin DOBDO23 input)
			(conn DOBDO23 DOBDO23 <== RAMBFIFO36E1 DOBDO23)
		)
		(element DOBDO22 1
			(pin DOBDO22 input)
			(conn DOBDO22 DOBDO22 <== RAMBFIFO36E1 DOBDO22)
		)
		(element DOBDO21 1
			(pin DOBDO21 input)
			(conn DOBDO21 DOBDO21 <== RAMBFIFO36E1 DOBDO21)
		)
		(element DOBDO20 1
			(pin DOBDO20 input)
			(conn DOBDO20 DOBDO20 <== RAMBFIFO36E1 DOBDO20)
		)
		(element DOBDO19 1
			(pin DOBDO19 input)
			(conn DOBDO19 DOBDO19 <== RAMBFIFO36E1 DOBDO19)
		)
		(element DOBDO18 1
			(pin DOBDO18 input)
			(conn DOBDO18 DOBDO18 <== RAMBFIFO36E1 DOBDO18)
		)
		(element DOBDO17 1
			(pin DOBDO17 input)
			(conn DOBDO17 DOBDO17 <== RAMBFIFO36E1 DOBDO17)
		)
		(element DOBDO16 1
			(pin DOBDO16 input)
			(conn DOBDO16 DOBDO16 <== RAMBFIFO36E1 DOBDO16)
		)
		(element DOBDO15 1
			(pin DOBDO15 input)
			(conn DOBDO15 DOBDO15 <== RAMBFIFO36E1 DOBDO15)
		)
		(element DOBDO14 1
			(pin DOBDO14 input)
			(conn DOBDO14 DOBDO14 <== RAMBFIFO36E1 DOBDO14)
		)
		(element DOBDO13 1
			(pin DOBDO13 input)
			(conn DOBDO13 DOBDO13 <== RAMBFIFO36E1 DOBDO13)
		)
		(element DOBDO12 1
			(pin DOBDO12 input)
			(conn DOBDO12 DOBDO12 <== RAMBFIFO36E1 DOBDO12)
		)
		(element DOBDO11 1
			(pin DOBDO11 input)
			(conn DOBDO11 DOBDO11 <== RAMBFIFO36E1 DOBDO11)
		)
		(element DOBDO10 1
			(pin DOBDO10 input)
			(conn DOBDO10 DOBDO10 <== RAMBFIFO36E1 DOBDO10)
		)
		(element DOBDO9 1
			(pin DOBDO9 input)
			(conn DOBDO9 DOBDO9 <== RAMBFIFO36E1 DOBDO9)
		)
		(element DOBDO8 1
			(pin DOBDO8 input)
			(conn DOBDO8 DOBDO8 <== RAMBFIFO36E1 DOBDO8)
		)
		(element DOBDO7 1
			(pin DOBDO7 input)
			(conn DOBDO7 DOBDO7 <== RAMBFIFO36E1 DOBDO7)
		)
		(element DOBDO6 1
			(pin DOBDO6 input)
			(conn DOBDO6 DOBDO6 <== RAMBFIFO36E1 DOBDO6)
		)
		(element DOBDO5 1
			(pin DOBDO5 input)
			(conn DOBDO5 DOBDO5 <== RAMBFIFO36E1 DOBDO5)
		)
		(element DOBDO4 1
			(pin DOBDO4 input)
			(conn DOBDO4 DOBDO4 <== RAMBFIFO36E1 DOBDO4)
		)
		(element DOBDO3 1
			(pin DOBDO3 input)
			(conn DOBDO3 DOBDO3 <== RAMBFIFO36E1 DOBDO3)
		)
		(element DOBDO2 1
			(pin DOBDO2 input)
			(conn DOBDO2 DOBDO2 <== RAMBFIFO36E1 DOBDO2)
		)
		(element DOBDO1 1
			(pin DOBDO1 input)
			(conn DOBDO1 DOBDO1 <== RAMBFIFO36E1 DOBDO1)
		)
		(element DOBDO0 1
			(pin DOBDO0 input)
			(conn DOBDO0 DOBDO0 <== RAMBFIFO36E1 DOBDO0)
		)
		(element DOADO31 1
			(pin DOADO31 input)
			(conn DOADO31 DOADO31 <== RAMBFIFO36E1 DOADO31)
		)
		(element DOADO30 1
			(pin DOADO30 input)
			(conn DOADO30 DOADO30 <== RAMBFIFO36E1 DOADO30)
		)
		(element DOADO29 1
			(pin DOADO29 input)
			(conn DOADO29 DOADO29 <== RAMBFIFO36E1 DOADO29)
		)
		(element DOADO28 1
			(pin DOADO28 input)
			(conn DOADO28 DOADO28 <== RAMBFIFO36E1 DOADO28)
		)
		(element DOADO27 1
			(pin DOADO27 input)
			(conn DOADO27 DOADO27 <== RAMBFIFO36E1 DOADO27)
		)
		(element DOADO26 1
			(pin DOADO26 input)
			(conn DOADO26 DOADO26 <== RAMBFIFO36E1 DOADO26)
		)
		(element DOADO25 1
			(pin DOADO25 input)
			(conn DOADO25 DOADO25 <== RAMBFIFO36E1 DOADO25)
		)
		(element DOADO24 1
			(pin DOADO24 input)
			(conn DOADO24 DOADO24 <== RAMBFIFO36E1 DOADO24)
		)
		(element DOADO23 1
			(pin DOADO23 input)
			(conn DOADO23 DOADO23 <== RAMBFIFO36E1 DOADO23)
		)
		(element DOADO22 1
			(pin DOADO22 input)
			(conn DOADO22 DOADO22 <== RAMBFIFO36E1 DOADO22)
		)
		(element DOADO21 1
			(pin DOADO21 input)
			(conn DOADO21 DOADO21 <== RAMBFIFO36E1 DOADO21)
		)
		(element DOADO20 1
			(pin DOADO20 input)
			(conn DOADO20 DOADO20 <== RAMBFIFO36E1 DOADO20)
		)
		(element DOADO19 1
			(pin DOADO19 input)
			(conn DOADO19 DOADO19 <== RAMBFIFO36E1 DOADO19)
		)
		(element DOADO18 1
			(pin DOADO18 input)
			(conn DOADO18 DOADO18 <== RAMBFIFO36E1 DOADO18)
		)
		(element DOADO17 1
			(pin DOADO17 input)
			(conn DOADO17 DOADO17 <== RAMBFIFO36E1 DOADO17)
		)
		(element DOADO16 1
			(pin DOADO16 input)
			(conn DOADO16 DOADO16 <== RAMBFIFO36E1 DOADO16)
		)
		(element DOADO15 1
			(pin DOADO15 input)
			(conn DOADO15 DOADO15 <== RAMBFIFO36E1 DOADO15)
		)
		(element DOADO14 1
			(pin DOADO14 input)
			(conn DOADO14 DOADO14 <== RAMBFIFO36E1 DOADO14)
		)
		(element DOADO13 1
			(pin DOADO13 input)
			(conn DOADO13 DOADO13 <== RAMBFIFO36E1 DOADO13)
		)
		(element DOADO12 1
			(pin DOADO12 input)
			(conn DOADO12 DOADO12 <== RAMBFIFO36E1 DOADO12)
		)
		(element DOADO11 1
			(pin DOADO11 input)
			(conn DOADO11 DOADO11 <== RAMBFIFO36E1 DOADO11)
		)
		(element DOADO10 1
			(pin DOADO10 input)
			(conn DOADO10 DOADO10 <== RAMBFIFO36E1 DOADO10)
		)
		(element DOADO9 1
			(pin DOADO9 input)
			(conn DOADO9 DOADO9 <== RAMBFIFO36E1 DOADO9)
		)
		(element DOADO8 1
			(pin DOADO8 input)
			(conn DOADO8 DOADO8 <== RAMBFIFO36E1 DOADO8)
		)
		(element DOADO7 1
			(pin DOADO7 input)
			(conn DOADO7 DOADO7 <== RAMBFIFO36E1 DOADO7)
		)
		(element DOADO6 1
			(pin DOADO6 input)
			(conn DOADO6 DOADO6 <== RAMBFIFO36E1 DOADO6)
		)
		(element DOADO5 1
			(pin DOADO5 input)
			(conn DOADO5 DOADO5 <== RAMBFIFO36E1 DOADO5)
		)
		(element DOADO4 1
			(pin DOADO4 input)
			(conn DOADO4 DOADO4 <== RAMBFIFO36E1 DOADO4)
		)
		(element DOADO3 1
			(pin DOADO3 input)
			(conn DOADO3 DOADO3 <== RAMBFIFO36E1 DOADO3)
		)
		(element DOADO2 1
			(pin DOADO2 input)
			(conn DOADO2 DOADO2 <== RAMBFIFO36E1 DOADO2)
		)
		(element DOADO1 1
			(pin DOADO1 input)
			(conn DOADO1 DOADO1 <== RAMBFIFO36E1 DOADO1)
		)
		(element DOADO0 1
			(pin DOADO0 input)
			(conn DOADO0 DOADO0 <== RAMBFIFO36E1 DOADO0)
		)
		(element DIPBDIP3 1
			(pin DIPBDIP3 output)
			(conn DIPBDIP3 DIPBDIP3 ==> RAMBFIFO36E1 DIPBDIP3)
		)
		(element DIPBDIP2 1
			(pin DIPBDIP2 output)
			(conn DIPBDIP2 DIPBDIP2 ==> RAMBFIFO36E1 DIPBDIP2)
		)
		(element DIPBDIP1 1
			(pin DIPBDIP1 output)
			(conn DIPBDIP1 DIPBDIP1 ==> RAMBFIFO36E1 DIPBDIP1)
		)
		(element DIPBDIP0 1
			(pin DIPBDIP0 output)
			(conn DIPBDIP0 DIPBDIP0 ==> RAMBFIFO36E1 DIPBDIP0)
		)
		(element DIPADIP3 1
			(pin DIPADIP3 output)
			(conn DIPADIP3 DIPADIP3 ==> RAMBFIFO36E1 DIPADIP3)
		)
		(element DIPADIP2 1
			(pin DIPADIP2 output)
			(conn DIPADIP2 DIPADIP2 ==> RAMBFIFO36E1 DIPADIP2)
		)
		(element DIPADIP1 1
			(pin DIPADIP1 output)
			(conn DIPADIP1 DIPADIP1 ==> RAMBFIFO36E1 DIPADIP1)
		)
		(element DIPADIP0 1
			(pin DIPADIP0 output)
			(conn DIPADIP0 DIPADIP0 ==> RAMBFIFO36E1 DIPADIP0)
		)
		(element DIBDI31 1
			(pin DIBDI31 output)
			(conn DIBDI31 DIBDI31 ==> RAMBFIFO36E1 DIBDI31)
		)
		(element DIBDI30 1
			(pin DIBDI30 output)
			(conn DIBDI30 DIBDI30 ==> RAMBFIFO36E1 DIBDI30)
		)
		(element DIBDI29 1
			(pin DIBDI29 output)
			(conn DIBDI29 DIBDI29 ==> RAMBFIFO36E1 DIBDI29)
		)
		(element DIBDI28 1
			(pin DIBDI28 output)
			(conn DIBDI28 DIBDI28 ==> RAMBFIFO36E1 DIBDI28)
		)
		(element DIBDI27 1
			(pin DIBDI27 output)
			(conn DIBDI27 DIBDI27 ==> RAMBFIFO36E1 DIBDI27)
		)
		(element DIBDI26 1
			(pin DIBDI26 output)
			(conn DIBDI26 DIBDI26 ==> RAMBFIFO36E1 DIBDI26)
		)
		(element DIBDI25 1
			(pin DIBDI25 output)
			(conn DIBDI25 DIBDI25 ==> RAMBFIFO36E1 DIBDI25)
		)
		(element DIBDI24 1
			(pin DIBDI24 output)
			(conn DIBDI24 DIBDI24 ==> RAMBFIFO36E1 DIBDI24)
		)
		(element DIBDI23 1
			(pin DIBDI23 output)
			(conn DIBDI23 DIBDI23 ==> RAMBFIFO36E1 DIBDI23)
		)
		(element DIBDI22 1
			(pin DIBDI22 output)
			(conn DIBDI22 DIBDI22 ==> RAMBFIFO36E1 DIBDI22)
		)
		(element DIBDI21 1
			(pin DIBDI21 output)
			(conn DIBDI21 DIBDI21 ==> RAMBFIFO36E1 DIBDI21)
		)
		(element DIBDI20 1
			(pin DIBDI20 output)
			(conn DIBDI20 DIBDI20 ==> RAMBFIFO36E1 DIBDI20)
		)
		(element DIBDI19 1
			(pin DIBDI19 output)
			(conn DIBDI19 DIBDI19 ==> RAMBFIFO36E1 DIBDI19)
		)
		(element DIBDI18 1
			(pin DIBDI18 output)
			(conn DIBDI18 DIBDI18 ==> RAMBFIFO36E1 DIBDI18)
		)
		(element DIBDI17 1
			(pin DIBDI17 output)
			(conn DIBDI17 DIBDI17 ==> RAMBFIFO36E1 DIBDI17)
		)
		(element DIBDI16 1
			(pin DIBDI16 output)
			(conn DIBDI16 DIBDI16 ==> RAMBFIFO36E1 DIBDI16)
		)
		(element DIBDI15 1
			(pin DIBDI15 output)
			(conn DIBDI15 DIBDI15 ==> RAMBFIFO36E1 DIBDI15)
		)
		(element DIBDI14 1
			(pin DIBDI14 output)
			(conn DIBDI14 DIBDI14 ==> RAMBFIFO36E1 DIBDI14)
		)
		(element DIBDI13 1
			(pin DIBDI13 output)
			(conn DIBDI13 DIBDI13 ==> RAMBFIFO36E1 DIBDI13)
		)
		(element DIBDI12 1
			(pin DIBDI12 output)
			(conn DIBDI12 DIBDI12 ==> RAMBFIFO36E1 DIBDI12)
		)
		(element DIBDI11 1
			(pin DIBDI11 output)
			(conn DIBDI11 DIBDI11 ==> RAMBFIFO36E1 DIBDI11)
		)
		(element DIBDI10 1
			(pin DIBDI10 output)
			(conn DIBDI10 DIBDI10 ==> RAMBFIFO36E1 DIBDI10)
		)
		(element DIBDI9 1
			(pin DIBDI9 output)
			(conn DIBDI9 DIBDI9 ==> RAMBFIFO36E1 DIBDI9)
		)
		(element DIBDI8 1
			(pin DIBDI8 output)
			(conn DIBDI8 DIBDI8 ==> RAMBFIFO36E1 DIBDI8)
		)
		(element DIBDI7 1
			(pin DIBDI7 output)
			(conn DIBDI7 DIBDI7 ==> RAMBFIFO36E1 DIBDI7)
		)
		(element DIBDI6 1
			(pin DIBDI6 output)
			(conn DIBDI6 DIBDI6 ==> RAMBFIFO36E1 DIBDI6)
		)
		(element DIBDI5 1
			(pin DIBDI5 output)
			(conn DIBDI5 DIBDI5 ==> RAMBFIFO36E1 DIBDI5)
		)
		(element DIBDI4 1
			(pin DIBDI4 output)
			(conn DIBDI4 DIBDI4 ==> RAMBFIFO36E1 DIBDI4)
		)
		(element DIBDI3 1
			(pin DIBDI3 output)
			(conn DIBDI3 DIBDI3 ==> RAMBFIFO36E1 DIBDI3)
		)
		(element DIBDI2 1
			(pin DIBDI2 output)
			(conn DIBDI2 DIBDI2 ==> RAMBFIFO36E1 DIBDI2)
		)
		(element DIBDI1 1
			(pin DIBDI1 output)
			(conn DIBDI1 DIBDI1 ==> RAMBFIFO36E1 DIBDI1)
		)
		(element DIBDI0 1
			(pin DIBDI0 output)
			(conn DIBDI0 DIBDI0 ==> RAMBFIFO36E1 DIBDI0)
		)
		(element DIADI31 1
			(pin DIADI31 output)
			(conn DIADI31 DIADI31 ==> RAMBFIFO36E1 DIADI31)
		)
		(element DIADI30 1
			(pin DIADI30 output)
			(conn DIADI30 DIADI30 ==> RAMBFIFO36E1 DIADI30)
		)
		(element DIADI29 1
			(pin DIADI29 output)
			(conn DIADI29 DIADI29 ==> RAMBFIFO36E1 DIADI29)
		)
		(element DIADI28 1
			(pin DIADI28 output)
			(conn DIADI28 DIADI28 ==> RAMBFIFO36E1 DIADI28)
		)
		(element DIADI27 1
			(pin DIADI27 output)
			(conn DIADI27 DIADI27 ==> RAMBFIFO36E1 DIADI27)
		)
		(element DIADI26 1
			(pin DIADI26 output)
			(conn DIADI26 DIADI26 ==> RAMBFIFO36E1 DIADI26)
		)
		(element DIADI25 1
			(pin DIADI25 output)
			(conn DIADI25 DIADI25 ==> RAMBFIFO36E1 DIADI25)
		)
		(element DIADI24 1
			(pin DIADI24 output)
			(conn DIADI24 DIADI24 ==> RAMBFIFO36E1 DIADI24)
		)
		(element DIADI23 1
			(pin DIADI23 output)
			(conn DIADI23 DIADI23 ==> RAMBFIFO36E1 DIADI23)
		)
		(element DIADI22 1
			(pin DIADI22 output)
			(conn DIADI22 DIADI22 ==> RAMBFIFO36E1 DIADI22)
		)
		(element DIADI21 1
			(pin DIADI21 output)
			(conn DIADI21 DIADI21 ==> RAMBFIFO36E1 DIADI21)
		)
		(element DIADI20 1
			(pin DIADI20 output)
			(conn DIADI20 DIADI20 ==> RAMBFIFO36E1 DIADI20)
		)
		(element DIADI19 1
			(pin DIADI19 output)
			(conn DIADI19 DIADI19 ==> RAMBFIFO36E1 DIADI19)
		)
		(element DIADI18 1
			(pin DIADI18 output)
			(conn DIADI18 DIADI18 ==> RAMBFIFO36E1 DIADI18)
		)
		(element DIADI17 1
			(pin DIADI17 output)
			(conn DIADI17 DIADI17 ==> RAMBFIFO36E1 DIADI17)
		)
		(element DIADI16 1
			(pin DIADI16 output)
			(conn DIADI16 DIADI16 ==> RAMBFIFO36E1 DIADI16)
		)
		(element DIADI15 1
			(pin DIADI15 output)
			(conn DIADI15 DIADI15 ==> RAMBFIFO36E1 DIADI15)
		)
		(element DIADI14 1
			(pin DIADI14 output)
			(conn DIADI14 DIADI14 ==> RAMBFIFO36E1 DIADI14)
		)
		(element DIADI13 1
			(pin DIADI13 output)
			(conn DIADI13 DIADI13 ==> RAMBFIFO36E1 DIADI13)
		)
		(element DIADI12 1
			(pin DIADI12 output)
			(conn DIADI12 DIADI12 ==> RAMBFIFO36E1 DIADI12)
		)
		(element DIADI11 1
			(pin DIADI11 output)
			(conn DIADI11 DIADI11 ==> RAMBFIFO36E1 DIADI11)
		)
		(element DIADI10 1
			(pin DIADI10 output)
			(conn DIADI10 DIADI10 ==> RAMBFIFO36E1 DIADI10)
		)
		(element DIADI9 1
			(pin DIADI9 output)
			(conn DIADI9 DIADI9 ==> RAMBFIFO36E1 DIADI9)
		)
		(element DIADI8 1
			(pin DIADI8 output)
			(conn DIADI8 DIADI8 ==> RAMBFIFO36E1 DIADI8)
		)
		(element DIADI7 1
			(pin DIADI7 output)
			(conn DIADI7 DIADI7 ==> RAMBFIFO36E1 DIADI7)
		)
		(element DIADI6 1
			(pin DIADI6 output)
			(conn DIADI6 DIADI6 ==> RAMBFIFO36E1 DIADI6)
		)
		(element DIADI5 1
			(pin DIADI5 output)
			(conn DIADI5 DIADI5 ==> RAMBFIFO36E1 DIADI5)
		)
		(element DIADI4 1
			(pin DIADI4 output)
			(conn DIADI4 DIADI4 ==> RAMBFIFO36E1 DIADI4)
		)
		(element DIADI3 1
			(pin DIADI3 output)
			(conn DIADI3 DIADI3 ==> RAMBFIFO36E1 DIADI3)
		)
		(element DIADI2 1
			(pin DIADI2 output)
			(conn DIADI2 DIADI2 ==> RAMBFIFO36E1 DIADI2)
		)
		(element DIADI1 1
			(pin DIADI1 output)
			(conn DIADI1 DIADI1 ==> RAMBFIFO36E1 DIADI1)
		)
		(element DIADI0 1
			(pin DIADI0 output)
			(conn DIADI0 DIADI0 ==> RAMBFIFO36E1 DIADI0)
		)
		(element DBITERR 1
			(pin DBITERR input)
			(conn DBITERR DBITERR <== RAMBFIFO36E1 DBITERR)
		)
		(element CLKBWRCLKUINV 3
			(pin OUT output)
			(pin CLKBWRCLKU input)
			(pin CLKBWRCLKU_B input)
			(cfg CLKBWRCLKU CLKBWRCLKU_B)
			(conn CLKBWRCLKUINV OUT ==> RAMBFIFO36E1 CLKBWRCLKU)
			(conn CLKBWRCLKUINV CLKBWRCLKU <== CLKBWRCLKU CLKBWRCLKU)
			(conn CLKBWRCLKUINV CLKBWRCLKU_B <== CLKBWRCLKU CLKBWRCLKU)
		)
		(element CLKBWRCLKU 1
			(pin CLKBWRCLKU output)
			(conn CLKBWRCLKU CLKBWRCLKU ==> CLKBWRCLKUINV CLKBWRCLKU)
			(conn CLKBWRCLKU CLKBWRCLKU ==> CLKBWRCLKUINV CLKBWRCLKU_B)
		)
		(element CLKBWRCLKLINV 3
			(pin OUT output)
			(pin CLKBWRCLKL input)
			(pin CLKBWRCLKL_B input)
			(cfg CLKBWRCLKL CLKBWRCLKL_B)
			(conn CLKBWRCLKLINV OUT ==> RAMBFIFO36E1 CLKBWRCLKL)
			(conn CLKBWRCLKLINV CLKBWRCLKL <== CLKBWRCLKL CLKBWRCLKL)
			(conn CLKBWRCLKLINV CLKBWRCLKL_B <== CLKBWRCLKL CLKBWRCLKL)
		)
		(element CLKBWRCLKL 1
			(pin CLKBWRCLKL output)
			(conn CLKBWRCLKL CLKBWRCLKL ==> CLKBWRCLKLINV CLKBWRCLKL)
			(conn CLKBWRCLKL CLKBWRCLKL ==> CLKBWRCLKLINV CLKBWRCLKL_B)
		)
		(element CLKARDCLKUINV 3
			(pin OUT output)
			(pin CLKARDCLKU input)
			(pin CLKARDCLKU_B input)
			(cfg CLKARDCLKU CLKARDCLKU_B)
			(conn CLKARDCLKUINV OUT ==> RAMBFIFO36E1 CLKARDCLKU)
			(conn CLKARDCLKUINV CLKARDCLKU <== CLKARDCLKU CLKARDCLKU)
			(conn CLKARDCLKUINV CLKARDCLKU_B <== CLKARDCLKU CLKARDCLKU)
		)
		(element CLKARDCLKU 1
			(pin CLKARDCLKU output)
			(conn CLKARDCLKU CLKARDCLKU ==> CLKARDCLKUINV CLKARDCLKU)
			(conn CLKARDCLKU CLKARDCLKU ==> CLKARDCLKUINV CLKARDCLKU_B)
		)
		(element CLKARDCLKLINV 3
			(pin OUT output)
			(pin CLKARDCLKL input)
			(pin CLKARDCLKL_B input)
			(cfg CLKARDCLKL CLKARDCLKL_B)
			(conn CLKARDCLKLINV OUT ==> RAMBFIFO36E1 CLKARDCLKL)
			(conn CLKARDCLKLINV CLKARDCLKL <== CLKARDCLKL CLKARDCLKL)
			(conn CLKARDCLKLINV CLKARDCLKL_B <== CLKARDCLKL CLKARDCLKL)
		)
		(element CLKARDCLKL 1
			(pin CLKARDCLKL output)
			(conn CLKARDCLKL CLKARDCLKL ==> CLKARDCLKLINV CLKARDCLKL)
			(conn CLKARDCLKL CLKARDCLKL ==> CLKARDCLKLINV CLKARDCLKL_B)
		)
		(element CASCADEOUTB 1
			(pin CASCADEOUTB input)
			(conn CASCADEOUTB CASCADEOUTB <== RAMBFIFO36E1 CASCADEOUTB)
		)
		(element CASCADEOUTA 1
			(pin CASCADEOUTA input)
			(conn CASCADEOUTA CASCADEOUTA <== RAMBFIFO36E1 CASCADEOUTA)
		)
		(element CASCADEINB 1
			(pin CASCADEINB output)
			(conn CASCADEINB CASCADEINB ==> RAMBFIFO36E1 CASCADEINB)
		)
		(element CASCADEINA 1
			(pin CASCADEINA output)
			(conn CASCADEINA CASCADEINA ==> RAMBFIFO36E1 CASCADEINA)
		)
		(element ALMOSTFULL 1
			(pin ALMOSTFULL input)
			(conn ALMOSTFULL ALMOSTFULL <== RAMBFIFO36E1 ALMOSTFULL)
		)
		(element ALMOSTEMPTY 1
			(pin ALMOSTEMPTY input)
			(conn ALMOSTEMPTY ALMOSTEMPTY <== RAMBFIFO36E1 ALMOSTEMPTY)
		)
		(element ADDRBWRADDRU14 1
			(pin ADDRBWRADDRU14 output)
			(conn ADDRBWRADDRU14 ADDRBWRADDRU14 ==> RAMBFIFO36E1 ADDRBWRADDRU14)
		)
		(element ADDRBWRADDRU13 1
			(pin ADDRBWRADDRU13 output)
			(conn ADDRBWRADDRU13 ADDRBWRADDRU13 ==> RAMBFIFO36E1 ADDRBWRADDRU13)
		)
		(element ADDRBWRADDRU12 1
			(pin ADDRBWRADDRU12 output)
			(conn ADDRBWRADDRU12 ADDRBWRADDRU12 ==> RAMBFIFO36E1 ADDRBWRADDRU12)
		)
		(element ADDRBWRADDRU11 1
			(pin ADDRBWRADDRU11 output)
			(conn ADDRBWRADDRU11 ADDRBWRADDRU11 ==> RAMBFIFO36E1 ADDRBWRADDRU11)
		)
		(element ADDRBWRADDRU10 1
			(pin ADDRBWRADDRU10 output)
			(conn ADDRBWRADDRU10 ADDRBWRADDRU10 ==> RAMBFIFO36E1 ADDRBWRADDRU10)
		)
		(element ADDRBWRADDRU9 1
			(pin ADDRBWRADDRU9 output)
			(conn ADDRBWRADDRU9 ADDRBWRADDRU9 ==> RAMBFIFO36E1 ADDRBWRADDRU9)
		)
		(element ADDRBWRADDRU8 1
			(pin ADDRBWRADDRU8 output)
			(conn ADDRBWRADDRU8 ADDRBWRADDRU8 ==> RAMBFIFO36E1 ADDRBWRADDRU8)
		)
		(element ADDRBWRADDRU7 1
			(pin ADDRBWRADDRU7 output)
			(conn ADDRBWRADDRU7 ADDRBWRADDRU7 ==> RAMBFIFO36E1 ADDRBWRADDRU7)
		)
		(element ADDRBWRADDRU6 1
			(pin ADDRBWRADDRU6 output)
			(conn ADDRBWRADDRU6 ADDRBWRADDRU6 ==> RAMBFIFO36E1 ADDRBWRADDRU6)
		)
		(element ADDRBWRADDRU5 1
			(pin ADDRBWRADDRU5 output)
			(conn ADDRBWRADDRU5 ADDRBWRADDRU5 ==> RAMBFIFO36E1 ADDRBWRADDRU5)
		)
		(element ADDRBWRADDRU4 1
			(pin ADDRBWRADDRU4 output)
			(conn ADDRBWRADDRU4 ADDRBWRADDRU4 ==> RAMBFIFO36E1 ADDRBWRADDRU4)
		)
		(element ADDRBWRADDRU3 1
			(pin ADDRBWRADDRU3 output)
			(conn ADDRBWRADDRU3 ADDRBWRADDRU3 ==> RAMBFIFO36E1 ADDRBWRADDRU3)
		)
		(element ADDRBWRADDRU2 1
			(pin ADDRBWRADDRU2 output)
			(conn ADDRBWRADDRU2 ADDRBWRADDRU2 ==> RAMBFIFO36E1 ADDRBWRADDRU2)
		)
		(element ADDRBWRADDRU1 1
			(pin ADDRBWRADDRU1 output)
			(conn ADDRBWRADDRU1 ADDRBWRADDRU1 ==> RAMBFIFO36E1 ADDRBWRADDRU1)
		)
		(element ADDRBWRADDRU0 1
			(pin ADDRBWRADDRU0 output)
			(conn ADDRBWRADDRU0 ADDRBWRADDRU0 ==> RAMBFIFO36E1 ADDRBWRADDRU0)
		)
		(element ADDRBWRADDRL15 1
			(pin ADDRBWRADDRL15 output)
			(conn ADDRBWRADDRL15 ADDRBWRADDRL15 ==> RAMBFIFO36E1 ADDRBWRADDRL15)
		)
		(element ADDRBWRADDRL14 1
			(pin ADDRBWRADDRL14 output)
			(conn ADDRBWRADDRL14 ADDRBWRADDRL14 ==> RAMBFIFO36E1 ADDRBWRADDRL14)
		)
		(element ADDRBWRADDRL13 1
			(pin ADDRBWRADDRL13 output)
			(conn ADDRBWRADDRL13 ADDRBWRADDRL13 ==> RAMBFIFO36E1 ADDRBWRADDRL13)
		)
		(element ADDRBWRADDRL12 1
			(pin ADDRBWRADDRL12 output)
			(conn ADDRBWRADDRL12 ADDRBWRADDRL12 ==> RAMBFIFO36E1 ADDRBWRADDRL12)
		)
		(element ADDRBWRADDRL11 1
			(pin ADDRBWRADDRL11 output)
			(conn ADDRBWRADDRL11 ADDRBWRADDRL11 ==> RAMBFIFO36E1 ADDRBWRADDRL11)
		)
		(element ADDRBWRADDRL10 1
			(pin ADDRBWRADDRL10 output)
			(conn ADDRBWRADDRL10 ADDRBWRADDRL10 ==> RAMBFIFO36E1 ADDRBWRADDRL10)
		)
		(element ADDRBWRADDRL9 1
			(pin ADDRBWRADDRL9 output)
			(conn ADDRBWRADDRL9 ADDRBWRADDRL9 ==> RAMBFIFO36E1 ADDRBWRADDRL9)
		)
		(element ADDRBWRADDRL8 1
			(pin ADDRBWRADDRL8 output)
			(conn ADDRBWRADDRL8 ADDRBWRADDRL8 ==> RAMBFIFO36E1 ADDRBWRADDRL8)
		)
		(element ADDRBWRADDRL7 1
			(pin ADDRBWRADDRL7 output)
			(conn ADDRBWRADDRL7 ADDRBWRADDRL7 ==> RAMBFIFO36E1 ADDRBWRADDRL7)
		)
		(element ADDRBWRADDRL6 1
			(pin ADDRBWRADDRL6 output)
			(conn ADDRBWRADDRL6 ADDRBWRADDRL6 ==> RAMBFIFO36E1 ADDRBWRADDRL6)
		)
		(element ADDRBWRADDRL5 1
			(pin ADDRBWRADDRL5 output)
			(conn ADDRBWRADDRL5 ADDRBWRADDRL5 ==> RAMBFIFO36E1 ADDRBWRADDRL5)
		)
		(element ADDRBWRADDRL4 1
			(pin ADDRBWRADDRL4 output)
			(conn ADDRBWRADDRL4 ADDRBWRADDRL4 ==> RAMBFIFO36E1 ADDRBWRADDRL4)
		)
		(element ADDRBWRADDRL3 1
			(pin ADDRBWRADDRL3 output)
			(conn ADDRBWRADDRL3 ADDRBWRADDRL3 ==> RAMBFIFO36E1 ADDRBWRADDRL3)
		)
		(element ADDRBWRADDRL2 1
			(pin ADDRBWRADDRL2 output)
			(conn ADDRBWRADDRL2 ADDRBWRADDRL2 ==> RAMBFIFO36E1 ADDRBWRADDRL2)
		)
		(element ADDRBWRADDRL1 1
			(pin ADDRBWRADDRL1 output)
			(conn ADDRBWRADDRL1 ADDRBWRADDRL1 ==> RAMBFIFO36E1 ADDRBWRADDRL1)
		)
		(element ADDRBWRADDRL0 1
			(pin ADDRBWRADDRL0 output)
			(conn ADDRBWRADDRL0 ADDRBWRADDRL0 ==> RAMBFIFO36E1 ADDRBWRADDRL0)
		)
		(element ADDRARDADDRU14 1
			(pin ADDRARDADDRU14 output)
			(conn ADDRARDADDRU14 ADDRARDADDRU14 ==> RAMBFIFO36E1 ADDRARDADDRU14)
		)
		(element ADDRARDADDRU13 1
			(pin ADDRARDADDRU13 output)
			(conn ADDRARDADDRU13 ADDRARDADDRU13 ==> RAMBFIFO36E1 ADDRARDADDRU13)
		)
		(element ADDRARDADDRU12 1
			(pin ADDRARDADDRU12 output)
			(conn ADDRARDADDRU12 ADDRARDADDRU12 ==> RAMBFIFO36E1 ADDRARDADDRU12)
		)
		(element ADDRARDADDRU11 1
			(pin ADDRARDADDRU11 output)
			(conn ADDRARDADDRU11 ADDRARDADDRU11 ==> RAMBFIFO36E1 ADDRARDADDRU11)
		)
		(element ADDRARDADDRU10 1
			(pin ADDRARDADDRU10 output)
			(conn ADDRARDADDRU10 ADDRARDADDRU10 ==> RAMBFIFO36E1 ADDRARDADDRU10)
		)
		(element ADDRARDADDRU9 1
			(pin ADDRARDADDRU9 output)
			(conn ADDRARDADDRU9 ADDRARDADDRU9 ==> RAMBFIFO36E1 ADDRARDADDRU9)
		)
		(element ADDRARDADDRU8 1
			(pin ADDRARDADDRU8 output)
			(conn ADDRARDADDRU8 ADDRARDADDRU8 ==> RAMBFIFO36E1 ADDRARDADDRU8)
		)
		(element ADDRARDADDRU7 1
			(pin ADDRARDADDRU7 output)
			(conn ADDRARDADDRU7 ADDRARDADDRU7 ==> RAMBFIFO36E1 ADDRARDADDRU7)
		)
		(element ADDRARDADDRU6 1
			(pin ADDRARDADDRU6 output)
			(conn ADDRARDADDRU6 ADDRARDADDRU6 ==> RAMBFIFO36E1 ADDRARDADDRU6)
		)
		(element ADDRARDADDRU5 1
			(pin ADDRARDADDRU5 output)
			(conn ADDRARDADDRU5 ADDRARDADDRU5 ==> RAMBFIFO36E1 ADDRARDADDRU5)
		)
		(element ADDRARDADDRU4 1
			(pin ADDRARDADDRU4 output)
			(conn ADDRARDADDRU4 ADDRARDADDRU4 ==> RAMBFIFO36E1 ADDRARDADDRU4)
		)
		(element ADDRARDADDRU3 1
			(pin ADDRARDADDRU3 output)
			(conn ADDRARDADDRU3 ADDRARDADDRU3 ==> RAMBFIFO36E1 ADDRARDADDRU3)
		)
		(element ADDRARDADDRU2 1
			(pin ADDRARDADDRU2 output)
			(conn ADDRARDADDRU2 ADDRARDADDRU2 ==> RAMBFIFO36E1 ADDRARDADDRU2)
		)
		(element ADDRARDADDRU1 1
			(pin ADDRARDADDRU1 output)
			(conn ADDRARDADDRU1 ADDRARDADDRU1 ==> RAMBFIFO36E1 ADDRARDADDRU1)
		)
		(element ADDRARDADDRU0 1
			(pin ADDRARDADDRU0 output)
			(conn ADDRARDADDRU0 ADDRARDADDRU0 ==> RAMBFIFO36E1 ADDRARDADDRU0)
		)
		(element ADDRARDADDRL15 1
			(pin ADDRARDADDRL15 output)
			(conn ADDRARDADDRL15 ADDRARDADDRL15 ==> RAMBFIFO36E1 ADDRARDADDRL15)
		)
		(element ADDRARDADDRL14 1
			(pin ADDRARDADDRL14 output)
			(conn ADDRARDADDRL14 ADDRARDADDRL14 ==> RAMBFIFO36E1 ADDRARDADDRL14)
		)
		(element ADDRARDADDRL13 1
			(pin ADDRARDADDRL13 output)
			(conn ADDRARDADDRL13 ADDRARDADDRL13 ==> RAMBFIFO36E1 ADDRARDADDRL13)
		)
		(element ADDRARDADDRL12 1
			(pin ADDRARDADDRL12 output)
			(conn ADDRARDADDRL12 ADDRARDADDRL12 ==> RAMBFIFO36E1 ADDRARDADDRL12)
		)
		(element ADDRARDADDRL11 1
			(pin ADDRARDADDRL11 output)
			(conn ADDRARDADDRL11 ADDRARDADDRL11 ==> RAMBFIFO36E1 ADDRARDADDRL11)
		)
		(element ADDRARDADDRL10 1
			(pin ADDRARDADDRL10 output)
			(conn ADDRARDADDRL10 ADDRARDADDRL10 ==> RAMBFIFO36E1 ADDRARDADDRL10)
		)
		(element ADDRARDADDRL9 1
			(pin ADDRARDADDRL9 output)
			(conn ADDRARDADDRL9 ADDRARDADDRL9 ==> RAMBFIFO36E1 ADDRARDADDRL9)
		)
		(element ADDRARDADDRL8 1
			(pin ADDRARDADDRL8 output)
			(conn ADDRARDADDRL8 ADDRARDADDRL8 ==> RAMBFIFO36E1 ADDRARDADDRL8)
		)
		(element ADDRARDADDRL7 1
			(pin ADDRARDADDRL7 output)
			(conn ADDRARDADDRL7 ADDRARDADDRL7 ==> RAMBFIFO36E1 ADDRARDADDRL7)
		)
		(element ADDRARDADDRL6 1
			(pin ADDRARDADDRL6 output)
			(conn ADDRARDADDRL6 ADDRARDADDRL6 ==> RAMBFIFO36E1 ADDRARDADDRL6)
		)
		(element ADDRARDADDRL5 1
			(pin ADDRARDADDRL5 output)
			(conn ADDRARDADDRL5 ADDRARDADDRL5 ==> RAMBFIFO36E1 ADDRARDADDRL5)
		)
		(element ADDRARDADDRL4 1
			(pin ADDRARDADDRL4 output)
			(conn ADDRARDADDRL4 ADDRARDADDRL4 ==> RAMBFIFO36E1 ADDRARDADDRL4)
		)
		(element ADDRARDADDRL3 1
			(pin ADDRARDADDRL3 output)
			(conn ADDRARDADDRL3 ADDRARDADDRL3 ==> RAMBFIFO36E1 ADDRARDADDRL3)
		)
		(element ADDRARDADDRL2 1
			(pin ADDRARDADDRL2 output)
			(conn ADDRARDADDRL2 ADDRARDADDRL2 ==> RAMBFIFO36E1 ADDRARDADDRL2)
		)
		(element ADDRARDADDRL1 1
			(pin ADDRARDADDRL1 output)
			(conn ADDRARDADDRL1 ADDRARDADDRL1 ==> RAMBFIFO36E1 ADDRARDADDRL1)
		)
		(element ADDRARDADDRL0 1
			(pin ADDRARDADDRL0 output)
			(conn ADDRARDADDRL0 ADDRARDADDRL0 ==> RAMBFIFO36E1 ADDRARDADDRL0)
		)
		(element WRITE_WIDTH_B 0
			(cfg 0 1 2 4 9 18 36 72)
		)
		(element WRITE_WIDTH_A 0
			(cfg 0 1 2 4 9 18 36)
		)
		(element WRITE_MODE_B 0
			(cfg WRITE_FIRST NO_CHANGE READ_FIRST)
		)
		(element WRITE_MODE_A 0
			(cfg WRITE_FIRST NO_CHANGE READ_FIRST)
		)
		(element RSTREG_PRIORITY_B 0
			(cfg RSTREG REGCE)
		)
		(element RSTREG_PRIORITY_A 0
			(cfg RSTREG REGCE)
		)
		(element READ_WIDTH_B 0
			(cfg 0 1 2 4 9 18 36)
		)
		(element READ_WIDTH_A 0
			(cfg 0 1 2 4 9 18 36 72)
		)
		(element RAM_MODE 0
			(cfg TDP FIFO36 FIFO36_72 SDP)
		)
		(element RAM_EXTENSION_B 0
			(cfg NONE LOWER UPPER)
		)
		(element RAM_EXTENSION_A 0
			(cfg NONE LOWER UPPER)
		)
		(element FIRST_WORD_FALL_THROUGH 0
			(cfg FALSE TRUE)
		)
		(element FIFO_WIDTH 0
			(cfg 4 9 18 36 72)
		)
		(element EN_SYN 0
			(cfg FALSE TRUE)
		)
		(element EN_ECC_WRITE 0
			(cfg FALSE TRUE)
		)
		(element EN_ECC_READ 0
			(cfg FALSE TRUE)
		)
		(element DOB_REG 0
			(cfg 0 1)
		)
		(element DOA_REG 0
			(cfg 0 1)
		)
	)
	(primitive_def SLICEL 45 111
		(pin A1 A1 input)
		(pin A2 A2 input)
		(pin A3 A3 input)
		(pin A4 A4 input)
		(pin A5 A5 input)
		(pin A6 A6 input)
		(pin AX AX input)
		(pin B1 B1 input)
		(pin B2 B2 input)
		(pin B3 B3 input)
		(pin B4 B4 input)
		(pin B5 B5 input)
		(pin B6 B6 input)
		(pin BX BX input)
		(pin C1 C1 input)
		(pin C2 C2 input)
		(pin C3 C3 input)
		(pin C4 C4 input)
		(pin C5 C5 input)
		(pin C6 C6 input)
		(pin CX CX input)
		(pin D1 D1 input)
		(pin D2 D2 input)
		(pin D3 D3 input)
		(pin D4 D4 input)
		(pin D5 D5 input)
		(pin D6 D6 input)
		(pin DX DX input)
		(pin CLK CLK input)
		(pin CE CE input)
		(pin SR SR input)
		(pin CIN CIN input)
		(pin COUT COUT output)
		(pin A A output)
		(pin AMUX AMUX output)
		(pin AQ AQ output)
		(pin B B output)
		(pin BMUX BMUX output)
		(pin BQ BQ output)
		(pin C C output)
		(pin CMUX CMUX output)
		(pin CQ CQ output)
		(pin D D output)
		(pin DMUX DMUX output)
		(pin DQ DQ output)
		(element D4 1
			(pin D4 output)
			(conn D4 D4 ==> D6LUT A4)
			(conn D4 D4 ==> D5LUT A4)
		)
		(element D3 1
			(pin D3 output)
			(conn D3 D3 ==> D6LUT A3)
			(conn D3 D3 ==> D5LUT A3)
		)
		(element D2 1
			(pin D2 output)
			(conn D2 D2 ==> D6LUT A2)
			(conn D2 D2 ==> D5LUT A2)
		)
		(element D1 1
			(pin D1 output)
			(conn D1 D1 ==> D6LUT A1)
			(conn D1 D1 ==> D5LUT A1)
		)
		(element A1 1
			(pin A1 output)
			(conn A1 A1 ==> A6LUT A1)
			(conn A1 A1 ==> A5LUT A1)
		)
		(element B4 1
			(pin B4 output)
			(conn B4 B4 ==> B6LUT A4)
			(conn B4 B4 ==> B5LUT A4)
		)
		(element D5 1
			(pin D5 output)
			(conn D5 D5 ==> D6LUT A5)
			(conn D5 D5 ==> D5LUT A5)
		)
		(element A4 1
			(pin A4 output)
			(conn A4 A4 ==> A6LUT A4)
			(conn A4 A4 ==> A5LUT A4)
		)
		(element C1 1
			(pin C1 output)
			(conn C1 C1 ==> C6LUT A1)
			(conn C1 C1 ==> C5LUT A1)
		)
		(element C4 1
			(pin C4 output)
			(conn C4 C4 ==> C6LUT A4)
			(conn C4 C4 ==> C5LUT A4)
		)
		(element D6 1
			(pin D6 output)
			(conn D6 D6 ==> D6LUT A6)
		)
		(element B1 1
			(pin B1 output)
			(conn B1 B1 ==> B6LUT A1)
			(conn B1 B1 ==> B5LUT A1)
		)
		(element SR 1
			(pin SR output)
			(conn SR SR ==> SRUSEDMUX IN)
		)
		(element CE 1
			(pin CE output)
			(conn CE CE ==> CEUSEDMUX IN)
		)
		(element DX 1
			(pin DX output)
			(conn DX DX ==> D5FFMUX IN_B)
			(conn DX DX ==> DFFMUX DX)
			(conn DX DX ==> DCY0 DX)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> CLKINV CLK)
			(conn CLK CLK ==> CLKINV CLK_B)
		)
		(element CX 1
			(pin CX output)
			(conn CX CX ==> C5FFMUX IN_B)
			(conn CX CX ==> CFFMUX CX)
			(conn CX CX ==> CCY0 CX)
			(conn CX CX ==> F7BMUX S0)
		)
		(element CIN 1
			(pin CIN output)
			(conn CIN CIN ==> CARRY4 CIN)
		)
		(element C5 1
			(pin C5 output)
			(conn C5 C5 ==> C6LUT A5)
			(conn C5 C5 ==> C5LUT A5)
		)
		(element C6 1
			(pin C6 output)
			(conn C6 C6 ==> C6LUT A6)
		)
		(element C2 1
			(pin C2 output)
			(conn C2 C2 ==> C6LUT A2)
			(conn C2 C2 ==> C5LUT A2)
		)
		(element C3 1
			(pin C3 output)
			(conn C3 C3 ==> C6LUT A3)
			(conn C3 C3 ==> C5LUT A3)
		)
		(element BX 1
			(pin BX output)
			(conn BX BX ==> B5FFMUX IN_B)
			(conn BX BX ==> BFFMUX BX)
			(conn BX BX ==> BCY0 BX)
			(conn BX BX ==> F8MUX S0)
		)
		(element B5 1
			(pin B5 output)
			(conn B5 B5 ==> B6LUT A5)
			(conn B5 B5 ==> B5LUT A5)
		)
		(element B6 1
			(pin B6 output)
			(conn B6 B6 ==> B6LUT A6)
		)
		(element B2 1
			(pin B2 output)
			(conn B2 B2 ==> B6LUT A2)
			(conn B2 B2 ==> B5LUT A2)
		)
		(element B3 1
			(pin B3 output)
			(conn B3 B3 ==> B6LUT A3)
			(conn B3 B3 ==> B5LUT A3)
		)
		(element AX 1
			(pin AX output)
			(conn AX AX ==> A5FFMUX IN_B)
			(conn AX AX ==> PRECYINIT AX)
			(conn AX AX ==> AFFMUX AX)
			(conn AX AX ==> ACY0 AX)
			(conn AX AX ==> F7AMUX S0)
		)
		(element A5 1
			(pin A5 output)
			(conn A5 A5 ==> A6LUT A5)
			(conn A5 A5 ==> A5LUT A5)
		)
		(element A6 1
			(pin A6 output)
			(conn A6 A6 ==> A6LUT A6)
		)
		(element A2 1
			(pin A2 output)
			(conn A2 A2 ==> A6LUT A2)
			(conn A2 A2 ==> A5LUT A2)
		)
		(element A3 1
			(pin A3 output)
			(conn A3 A3 ==> A6LUT A3)
			(conn A3 A3 ==> A5LUT A3)
		)
		(element DQ 1
			(pin DQ input)
			(conn DQ DQ <== DFF Q)
		)
		(element DMUX 1
			(pin DMUX input)
			(conn DMUX DMUX <== DOUTMUX OUT)
		)
		(element D 1
			(pin D input)
			(conn D D <== DUSED OUT)
		)
		(element CQ 1
			(pin CQ input)
			(conn CQ CQ <== CFF Q)
		)
		(element CMUX 1
			(pin CMUX input)
			(conn CMUX CMUX <== COUTMUX OUT)
		)
		(element COUT 1
			(pin COUT input)
			(conn COUT COUT <== COUTUSED OUT)
		)
		(element C 1
			(pin C input)
			(conn C C <== CUSED OUT)
		)
		(element BQ 1
			(pin BQ input)
			(conn BQ BQ <== BFF Q)
		)
		(element BMUX 1
			(pin BMUX input)
			(conn BMUX BMUX <== BOUTMUX OUT)
		)
		(element B 1
			(pin B input)
			(conn B B <== BUSED OUT)
		)
		(element AQ 1
			(pin AQ input)
			(conn AQ AQ <== AFF Q)
		)
		(element AMUX 1
			(pin AMUX input)
			(conn AMUX AMUX <== AOUTMUX OUT)
		)
		(element A 1
			(pin A input)
			(conn A A <== AUSED OUT)
		)
		(element SRUSEDMUX 3
			(pin 0 input)
			(pin OUT output)
			(pin IN input)
			(cfg 0 IN)
			(conn SRUSEDMUX OUT ==> D5FF SR)
			(conn SRUSEDMUX OUT ==> C5FF SR)
			(conn SRUSEDMUX OUT ==> B5FF SR)
			(conn SRUSEDMUX OUT ==> A5FF SR)
			(conn SRUSEDMUX OUT ==> DFF SR)
			(conn SRUSEDMUX OUT ==> CFF SR)
			(conn SRUSEDMUX OUT ==> BFF SR)
			(conn SRUSEDMUX OUT ==> AFF SR)
			(conn SRUSEDMUX 0 <== SRUSEDGND 0)
			(conn SRUSEDMUX IN <== SR SR)
		)
		(element B5FFMUX 3
			(pin IN_B input)
			(pin OUT output)
			(pin IN_A input)
			(cfg IN_B IN_A)
			(conn B5FFMUX OUT ==> B5FF D)
			(conn B5FFMUX IN_B <== BX BX)
			(conn B5FFMUX IN_A <== B5LUT O5)
		)
		(element A5FFMUX 3
			(pin IN_B input)
			(pin OUT output)
			(pin IN_A input)
			(cfg IN_B IN_A)
			(conn A5FFMUX OUT ==> A5FF D)
			(conn A5FFMUX IN_B <== AX AX)
			(conn A5FFMUX IN_A <== A5LUT O5)
		)
		(element D5FFMUX 3
			(pin IN_B input)
			(pin OUT output)
			(pin IN_A input)
			(cfg IN_B IN_A)
			(conn D5FFMUX OUT ==> D5FF D)
			(conn D5FFMUX IN_B <== DX DX)
			(conn D5FFMUX IN_A <== D5LUT O5)
		)
		(element C5FFMUX 3
			(pin IN_B input)
			(pin OUT output)
			(pin IN_A input)
			(cfg IN_B IN_A)
			(conn C5FFMUX OUT ==> C5FF D)
			(conn C5FFMUX IN_B <== CX CX)
			(conn C5FFMUX IN_A <== C5LUT O5)
		)
		(element CEUSEDMUX 3
			(pin 1 input)
			(pin OUT output)
			(pin IN input)
			(cfg 1 IN)
			(conn CEUSEDMUX OUT ==> D5FF CE)
			(conn CEUSEDMUX OUT ==> C5FF CE)
			(conn CEUSEDMUX OUT ==> B5FF CE)
			(conn CEUSEDMUX OUT ==> A5FF CE)
			(conn CEUSEDMUX OUT ==> DFF CE)
			(conn CEUSEDMUX OUT ==> CFF CE)
			(conn CEUSEDMUX OUT ==> BFF CE)
			(conn CEUSEDMUX OUT ==> AFF CE)
			(conn CEUSEDMUX 1 <== CEUSEDVCC 1)
			(conn CEUSEDMUX IN <== CE CE)
		)
		(element SYNC_ATTR 0
			(cfg SYNC ASYNC)
		)
		(element PRECYINIT 4
			(pin OUT output)
			(pin AX input)
			(pin 1 input)
			(pin 0 input)
			(cfg AX 1 0)
			(conn PRECYINIT OUT ==> CARRY4 CYINIT)
			(conn PRECYINIT AX <== AX AX)
			(conn PRECYINIT 1 <== CYINITVCC 1)
			(conn PRECYINIT 0 <== CYINITGND 0)
		)
		(element DUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn DUSED OUT ==> D D)
			(conn DUSED 0 <== D6LUT O6)
		)
		(element DOUTMUX 6
			(pin OUT output)
			(pin D5Q input)
			(pin CY input)
			(pin XOR input)
			(pin O5 input)
			(pin O6 input)
			(cfg D5Q CY XOR O5 O6)
			(conn DOUTMUX OUT ==> DMUX DMUX)
			(conn DOUTMUX D5Q <== D5FF Q)
			(conn DOUTMUX CY <== CARRY4 CO3)
			(conn DOUTMUX XOR <== CARRY4 O3)
			(conn DOUTMUX O5 <== D5LUT O5)
			(conn DOUTMUX O6 <== D6LUT O6)
		)
		(element DFFMUX 6
			(pin OUT output)
			(pin CY input)
			(pin XOR input)
			(pin DX input)
			(pin O5 input)
			(pin O6 input)
			(cfg CY XOR DX O5 O6)
			(conn DFFMUX OUT ==> DFF D)
			(conn DFFMUX CY <== CARRY4 CO3)
			(conn DFFMUX XOR <== CARRY4 O3)
			(conn DFFMUX DX <== DX DX)
			(conn DFFMUX O5 <== D5LUT O5)
			(conn DFFMUX O6 <== D6LUT O6)
		)
		(element DCY0 3
			(pin OUT output)
			(pin O5 input)
			(pin DX input)
			(cfg O5 DX)
			(conn DCY0 OUT ==> CARRY4 DI3)
			(conn DCY0 O5 <== D5LUT O5)
			(conn DCY0 DX <== DX DX)
		)
		(element CUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn CUSED OUT ==> C C)
			(conn CUSED 0 <== C6LUT O6)
		)
		(element COUTUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn COUTUSED OUT ==> COUT COUT)
			(conn COUTUSED 0 <== CARRY4 CO3)
		)
		(element COUTMUX 7
			(pin O6 input)
			(pin O5 input)
			(pin XOR input)
			(pin CY input)
			(pin F7 input)
			(pin C5Q input)
			(pin OUT output)
			(cfg O6 O5 XOR CY F7 C5Q)
			(conn COUTMUX OUT ==> CMUX CMUX)
			(conn COUTMUX O6 <== C6LUT O6)
			(conn COUTMUX O5 <== C5LUT O5)
			(conn COUTMUX XOR <== CARRY4 O2)
			(conn COUTMUX CY <== CARRY4 CO2)
			(conn COUTMUX F7 <== F7BMUX OUT)
			(conn COUTMUX C5Q <== C5FF Q)
		)
		(element CLKINV 3
			(pin OUT output)
			(pin CLK input)
			(pin CLK_B input)
			(cfg CLK CLK_B)
			(conn CLKINV OUT ==> D5FF CK)
			(conn CLKINV OUT ==> C5FF CK)
			(conn CLKINV OUT ==> B5FF CK)
			(conn CLKINV OUT ==> A5FF CK)
			(conn CLKINV OUT ==> DFF CK)
			(conn CLKINV OUT ==> CFF CK)
			(conn CLKINV OUT ==> BFF CK)
			(conn CLKINV OUT ==> AFF CK)
			(conn CLKINV CLK <== CLK CLK)
			(conn CLKINV CLK_B <== CLK CLK)
		)
		(element CFFMUX 7
			(pin OUT output)
			(pin F7 input)
			(pin CY input)
			(pin XOR input)
			(pin CX input)
			(pin O5 input)
			(pin O6 input)
			(cfg F7 CY XOR CX O5 O6)
			(conn CFFMUX OUT ==> CFF D)
			(conn CFFMUX F7 <== F7BMUX OUT)
			(conn CFFMUX CY <== CARRY4 CO2)
			(conn CFFMUX XOR <== CARRY4 O2)
			(conn CFFMUX CX <== CX CX)
			(conn CFFMUX O5 <== C5LUT O5)
			(conn CFFMUX O6 <== C6LUT O6)
		)
		(element CCY0 3
			(pin OUT output)
			(pin O5 input)
			(pin CX input)
			(cfg O5 CX)
			(conn CCY0 OUT ==> CARRY4 DI2)
			(conn CCY0 O5 <== C5LUT O5)
			(conn CCY0 CX <== CX CX)
		)
		(element BUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn BUSED OUT ==> B B)
			(conn BUSED 0 <== B6LUT O6)
		)
		(element BOUTMUX 7
			(pin O6 input)
			(pin O5 input)
			(pin XOR input)
			(pin CY input)
			(pin F8 input)
			(pin B5Q input)
			(pin OUT output)
			(cfg O6 O5 XOR CY F8 B5Q)
			(conn BOUTMUX OUT ==> BMUX BMUX)
			(conn BOUTMUX O6 <== B6LUT O6)
			(conn BOUTMUX O5 <== B5LUT O5)
			(conn BOUTMUX XOR <== CARRY4 O1)
			(conn BOUTMUX CY <== CARRY4 CO1)
			(conn BOUTMUX F8 <== F8MUX OUT)
			(conn BOUTMUX B5Q <== B5FF Q)
		)
		(element BFFMUX 7
			(pin OUT output)
			(pin F8 input)
			(pin CY input)
			(pin XOR input)
			(pin BX input)
			(pin O5 input)
			(pin O6 input)
			(cfg F8 CY XOR BX O5 O6)
			(conn BFFMUX OUT ==> BFF D)
			(conn BFFMUX F8 <== F8MUX OUT)
			(conn BFFMUX CY <== CARRY4 CO1)
			(conn BFFMUX XOR <== CARRY4 O1)
			(conn BFFMUX BX <== BX BX)
			(conn BFFMUX O5 <== B5LUT O5)
			(conn BFFMUX O6 <== B6LUT O6)
		)
		(element BCY0 3
			(pin OUT output)
			(pin O5 input)
			(pin BX input)
			(cfg O5 BX)
			(conn BCY0 OUT ==> CARRY4 DI1)
			(conn BCY0 O5 <== B5LUT O5)
			(conn BCY0 BX <== BX BX)
		)
		(element AUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn AUSED OUT ==> A A)
			(conn AUSED 0 <== A6LUT O6)
		)
		(element AOUTMUX 7
			(pin O6 input)
			(pin O5 input)
			(pin XOR input)
			(pin CY input)
			(pin F7 input)
			(pin A5Q input)
			(pin OUT output)
			(cfg O6 O5 XOR CY F7 A5Q)
			(conn AOUTMUX OUT ==> AMUX AMUX)
			(conn AOUTMUX O6 <== A6LUT O6)
			(conn AOUTMUX O5 <== A5LUT O5)
			(conn AOUTMUX XOR <== CARRY4 O0)
			(conn AOUTMUX CY <== CARRY4 CO0)
			(conn AOUTMUX F7 <== F7AMUX OUT)
			(conn AOUTMUX A5Q <== A5FF Q)
		)
		(element AFFMUX 7
			(pin OUT output)
			(pin F7 input)
			(pin CY input)
			(pin XOR input)
			(pin AX input)
			(pin O5 input)
			(pin O6 input)
			(cfg F7 CY XOR AX O5 O6)
			(conn AFFMUX OUT ==> AFF D)
			(conn AFFMUX F7 <== F7AMUX OUT)
			(conn AFFMUX CY <== CARRY4 CO0)
			(conn AFFMUX XOR <== CARRY4 O0)
			(conn AFFMUX AX <== AX AX)
			(conn AFFMUX O5 <== A5LUT O5)
			(conn AFFMUX O6 <== A6LUT O6)
		)
		(element ACY0 3
			(pin OUT output)
			(pin O5 input)
			(pin AX input)
			(cfg O5 AX)
			(conn ACY0 OUT ==> CARRY4 DI0)
			(conn ACY0 O5 <== A5LUT O5)
			(conn ACY0 AX <== AX AX)
		)
		(element CYINITGND 1 # BEL
			(pin 0 output)
			(conn CYINITGND 0 ==> PRECYINIT 0)
		)
		(element SRUSEDGND 1 # BEL
			(pin 0 output)
			(conn SRUSEDGND 0 ==> SRUSEDMUX 0)
		)
		(element CEUSEDVCC 1 # BEL
			(pin 1 output)
			(conn CEUSEDVCC 1 ==> CEUSEDMUX 1)
		)
		(element CYINITVCC 1 # BEL
			(pin 1 output)
			(conn CYINITVCC 1 ==> PRECYINIT 1)
		)
		(element D5FF 5 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(conn D5FF Q ==> DOUTMUX D5Q)
			(conn D5FF CK <== CLKINV OUT)
			(conn D5FF CE <== CEUSEDMUX OUT)
			(conn D5FF D <== D5FFMUX OUT)
			(conn D5FF SR <== SRUSEDMUX OUT)
		)
		(element D5FFINIT 0
			(cfg INIT0 INIT1)
		)
		(element D5FFSR 0
			(cfg SRHIGH SRLOW)
		)
		(element C5FF 5 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(conn C5FF Q ==> COUTMUX C5Q)
			(conn C5FF CK <== CLKINV OUT)
			(conn C5FF CE <== CEUSEDMUX OUT)
			(conn C5FF D <== C5FFMUX OUT)
			(conn C5FF SR <== SRUSEDMUX OUT)
		)
		(element C5FFINIT 0
			(cfg INIT0 INIT1)
		)
		(element C5FFSR 0
			(cfg SRHIGH SRLOW)
		)
		(element B5FF 5 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(conn B5FF Q ==> BOUTMUX B5Q)
			(conn B5FF CK <== CLKINV OUT)
			(conn B5FF CE <== CEUSEDMUX OUT)
			(conn B5FF D <== B5FFMUX OUT)
			(conn B5FF SR <== SRUSEDMUX OUT)
		)
		(element B5FFINIT 0
			(cfg INIT0 INIT1)
		)
		(element B5FFSR 0
			(cfg SRHIGH SRLOW)
		)
		(element A5FF 5 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(conn A5FF Q ==> AOUTMUX A5Q)
			(conn A5FF CK <== CLKINV OUT)
			(conn A5FF CE <== CEUSEDMUX OUT)
			(conn A5FF D <== A5FFMUX OUT)
			(conn A5FF SR <== SRUSEDMUX OUT)
		)
		(element A5FFINIT 0
			(cfg INIT0 INIT1)
		)
		(element A5FFSR 0
			(cfg SRHIGH SRLOW)
		)
		(element D6LUT 7 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin A6 input)
			(pin O6 output)
			(cfg <eqn>)
			(conn D6LUT O6 ==> DUSED 0)
			(conn D6LUT O6 ==> DOUTMUX O6)
			(conn D6LUT O6 ==> DFFMUX O6)
			(conn D6LUT O6 ==> CARRY4 S3)
			(conn D6LUT O6 ==> F7BMUX 0)
			(conn D6LUT A1 <== D1 D1)
			(conn D6LUT A2 <== D2 D2)
			(conn D6LUT A3 <== D3 D3)
			(conn D6LUT A4 <== D4 D4)
			(conn D6LUT A5 <== D5 D5)
			(conn D6LUT A6 <== D6 D6)
		)
		(element D5LUT 6 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin O5 output)
			(cfg <eqn>)
			(conn D5LUT O5 ==> D5FFMUX IN_A)
			(conn D5LUT O5 ==> DOUTMUX O5)
			(conn D5LUT O5 ==> DFFMUX O5)
			(conn D5LUT O5 ==> DCY0 O5)
			(conn D5LUT A1 <== D1 D1)
			(conn D5LUT A2 <== D2 D2)
			(conn D5LUT A3 <== D3 D3)
			(conn D5LUT A4 <== D4 D4)
			(conn D5LUT A5 <== D5 D5)
		)
		(element C6LUT 7 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin A6 input)
			(pin O6 output)
			(cfg <eqn>)
			(conn C6LUT O6 ==> CUSED 0)
			(conn C6LUT O6 ==> COUTMUX O6)
			(conn C6LUT O6 ==> CFFMUX O6)
			(conn C6LUT O6 ==> CARRY4 S2)
			(conn C6LUT O6 ==> F7BMUX 1)
			(conn C6LUT A1 <== C1 C1)
			(conn C6LUT A2 <== C2 C2)
			(conn C6LUT A3 <== C3 C3)
			(conn C6LUT A4 <== C4 C4)
			(conn C6LUT A5 <== C5 C5)
			(conn C6LUT A6 <== C6 C6)
		)
		(element C5LUT 6 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin O5 output)
			(cfg <eqn>)
			(conn C5LUT O5 ==> C5FFMUX IN_A)
			(conn C5LUT O5 ==> COUTMUX O5)
			(conn C5LUT O5 ==> CFFMUX O5)
			(conn C5LUT O5 ==> CCY0 O5)
			(conn C5LUT A1 <== C1 C1)
			(conn C5LUT A2 <== C2 C2)
			(conn C5LUT A3 <== C3 C3)
			(conn C5LUT A4 <== C4 C4)
			(conn C5LUT A5 <== C5 C5)
		)
		(element B6LUT 7 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin A6 input)
			(pin O6 output)
			(cfg <eqn>)
			(conn B6LUT O6 ==> BUSED 0)
			(conn B6LUT O6 ==> BOUTMUX O6)
			(conn B6LUT O6 ==> BFFMUX O6)
			(conn B6LUT O6 ==> CARRY4 S1)
			(conn B6LUT O6 ==> F7AMUX 0)
			(conn B6LUT A1 <== B1 B1)
			(conn B6LUT A2 <== B2 B2)
			(conn B6LUT A3 <== B3 B3)
			(conn B6LUT A4 <== B4 B4)
			(conn B6LUT A5 <== B5 B5)
			(conn B6LUT A6 <== B6 B6)
		)
		(element B5LUT 6 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin O5 output)
			(cfg <eqn>)
			(conn B5LUT O5 ==> B5FFMUX IN_A)
			(conn B5LUT O5 ==> BOUTMUX O5)
			(conn B5LUT O5 ==> BFFMUX O5)
			(conn B5LUT O5 ==> BCY0 O5)
			(conn B5LUT A1 <== B1 B1)
			(conn B5LUT A2 <== B2 B2)
			(conn B5LUT A3 <== B3 B3)
			(conn B5LUT A4 <== B4 B4)
			(conn B5LUT A5 <== B5 B5)
		)
		(element A6LUT 7 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin A6 input)
			(pin O6 output)
			(cfg <eqn>)
			(conn A6LUT O6 ==> AUSED 0)
			(conn A6LUT O6 ==> AOUTMUX O6)
			(conn A6LUT O6 ==> AFFMUX O6)
			(conn A6LUT O6 ==> CARRY4 S0)
			(conn A6LUT O6 ==> F7AMUX 1)
			(conn A6LUT A1 <== A1 A1)
			(conn A6LUT A2 <== A2 A2)
			(conn A6LUT A3 <== A3 A3)
			(conn A6LUT A4 <== A4 A4)
			(conn A6LUT A5 <== A5 A5)
			(conn A6LUT A6 <== A6 A6)
		)
		(element A5LUT 6 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin O5 output)
			(cfg <eqn>)
			(conn A5LUT O5 ==> A5FFMUX IN_A)
			(conn A5LUT O5 ==> AOUTMUX O5)
			(conn A5LUT O5 ==> AFFMUX O5)
			(conn A5LUT O5 ==> ACY0 O5)
			(conn A5LUT A1 <== A1 A1)
			(conn A5LUT A2 <== A2 A2)
			(conn A5LUT A3 <== A3 A3)
			(conn A5LUT A4 <== A4 A4)
			(conn A5LUT A5 <== A5 A5)
		)
		(element CARRY4 18 # BEL
			(pin DI0 input)
			(pin S0 input)
			(pin DI1 input)
			(pin S1 input)
			(pin DI2 input)
			(pin S2 input)
			(pin DI3 input)
			(pin S3 input)
			(pin O0 output)
			(pin CO0 output)
			(pin O1 output)
			(pin CO1 output)
			(pin O2 output)
			(pin CO2 output)
			(pin O3 output)
			(pin CO3 output)
			(pin CYINIT input)
			(pin CIN input)
			(conn CARRY4 O0 ==> AOUTMUX XOR)
			(conn CARRY4 O0 ==> AFFMUX XOR)
			(conn CARRY4 CO0 ==> AOUTMUX CY)
			(conn CARRY4 CO0 ==> AFFMUX CY)
			(conn CARRY4 O1 ==> BOUTMUX XOR)
			(conn CARRY4 O1 ==> BFFMUX XOR)
			(conn CARRY4 CO1 ==> BOUTMUX CY)
			(conn CARRY4 CO1 ==> BFFMUX CY)
			(conn CARRY4 O2 ==> COUTMUX XOR)
			(conn CARRY4 O2 ==> CFFMUX XOR)
			(conn CARRY4 CO2 ==> COUTMUX CY)
			(conn CARRY4 CO2 ==> CFFMUX CY)
			(conn CARRY4 O3 ==> DOUTMUX XOR)
			(conn CARRY4 O3 ==> DFFMUX XOR)
			(conn CARRY4 CO3 ==> DOUTMUX CY)
			(conn CARRY4 CO3 ==> DFFMUX CY)
			(conn CARRY4 CO3 ==> COUTUSED 0)
			(conn CARRY4 DI0 <== ACY0 OUT)
			(conn CARRY4 S0 <== A6LUT O6)
			(conn CARRY4 DI1 <== BCY0 OUT)
			(conn CARRY4 S1 <== B6LUT O6)
			(conn CARRY4 DI2 <== CCY0 OUT)
			(conn CARRY4 S2 <== C6LUT O6)
			(conn CARRY4 DI3 <== DCY0 OUT)
			(conn CARRY4 S3 <== D6LUT O6)
			(conn CARRY4 CYINIT <== PRECYINIT OUT)
			(conn CARRY4 CIN <== CIN CIN)
		)
		(element F8MUX 4 # BEL
			(pin 1 input)
			(pin 0 input)
			(pin OUT output)
			(pin S0 input)
			(conn F8MUX OUT ==> BOUTMUX F8)
			(conn F8MUX OUT ==> BFFMUX F8)
			(conn F8MUX 1 <== F7AMUX OUT)
			(conn F8MUX 0 <== F7BMUX OUT)
			(conn F8MUX S0 <== BX BX)
		)
		(element F7BMUX 4 # BEL
			(pin 1 input)
			(pin 0 input)
			(pin OUT output)
			(pin S0 input)
			(conn F7BMUX OUT ==> COUTMUX F7)
			(conn F7BMUX OUT ==> CFFMUX F7)
			(conn F7BMUX OUT ==> F8MUX 0)
			(conn F7BMUX 1 <== C6LUT O6)
			(conn F7BMUX 0 <== D6LUT O6)
			(conn F7BMUX S0 <== CX CX)
		)
		(element F7AMUX 4 # BEL
			(pin 1 input)
			(pin 0 input)
			(pin OUT output)
			(pin S0 input)
			(conn F7AMUX OUT ==> AOUTMUX F7)
			(conn F7AMUX OUT ==> AFFMUX F7)
			(conn F7AMUX OUT ==> F8MUX 1)
			(conn F7AMUX 1 <== A6LUT O6)
			(conn F7AMUX 0 <== B6LUT O6)
			(conn F7AMUX S0 <== AX AX)
		)
		(element DFF 5 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(cfg #LATCH #FF OR2L AND2L)
			(conn DFF Q ==> DQ DQ)
			(conn DFF CK <== CLKINV OUT)
			(conn DFF CE <== CEUSEDMUX OUT)
			(conn DFF D <== DFFMUX OUT)
			(conn DFF SR <== SRUSEDMUX OUT)
		)
		(element DFFINIT 0
			(cfg INIT0 INIT1)
		)
		(element DFFSR 0
			(cfg SRHIGH SRLOW)
		)
		(element CFF 5 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(cfg #LATCH #FF OR2L AND2L)
			(conn CFF Q ==> CQ CQ)
			(conn CFF CK <== CLKINV OUT)
			(conn CFF CE <== CEUSEDMUX OUT)
			(conn CFF D <== CFFMUX OUT)
			(conn CFF SR <== SRUSEDMUX OUT)
		)
		(element CFFINIT 0
			(cfg INIT0 INIT1)
		)
		(element CFFSR 0
			(cfg SRHIGH SRLOW)
		)
		(element BFF 5 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(cfg #LATCH #FF OR2L AND2L)
			(conn BFF Q ==> BQ BQ)
			(conn BFF CK <== CLKINV OUT)
			(conn BFF CE <== CEUSEDMUX OUT)
			(conn BFF D <== BFFMUX OUT)
			(conn BFF SR <== SRUSEDMUX OUT)
		)
		(element BFFINIT 0
			(cfg INIT0 INIT1)
		)
		(element BFFSR 0
			(cfg SRHIGH SRLOW)
		)
		(element AFF 5 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(cfg #LATCH #FF OR2L AND2L)
			(conn AFF Q ==> AQ AQ)
			(conn AFF CK <== CLKINV OUT)
			(conn AFF CE <== CEUSEDMUX OUT)
			(conn AFF D <== AFFMUX OUT)
			(conn AFF SR <== SRUSEDMUX OUT)
		)
		(element AFFINIT 0
			(cfg INIT0 INIT1)
		)
		(element AFFSR 0
			(cfg SRHIGH SRLOW)
		)
	)
	(primitive_def SLICEM 50 130
		(pin A1 A1 input)
		(pin A2 A2 input)
		(pin A3 A3 input)
		(pin A4 A4 input)
		(pin A5 A5 input)
		(pin A6 A6 input)
		(pin AX AX input)
		(pin B1 B1 input)
		(pin B2 B2 input)
		(pin B3 B3 input)
		(pin B4 B4 input)
		(pin B5 B5 input)
		(pin B6 B6 input)
		(pin BX BX input)
		(pin C1 C1 input)
		(pin C2 C2 input)
		(pin C3 C3 input)
		(pin C4 C4 input)
		(pin C5 C5 input)
		(pin C6 C6 input)
		(pin CX CX input)
		(pin D1 D1 input)
		(pin D2 D2 input)
		(pin D3 D3 input)
		(pin D4 D4 input)
		(pin D5 D5 input)
		(pin D6 D6 input)
		(pin DX DX input)
		(pin CLK CLK input)
		(pin CE CE input)
		(pin SR SR input)
		(pin CIN CIN input)
		(pin COUT COUT output)
		(pin A A output)
		(pin AMUX AMUX output)
		(pin AQ AQ output)
		(pin B B output)
		(pin BMUX BMUX output)
		(pin BQ BQ output)
		(pin C C output)
		(pin CMUX CMUX output)
		(pin CQ CQ output)
		(pin D D output)
		(pin DMUX DMUX output)
		(pin DQ DQ output)
		(pin WE WE input)
		(pin AI AI input)
		(pin BI BI input)
		(pin CI CI input)
		(pin DI DI input)
		(element COUT 1
			(pin COUT input)
			(conn COUT COUT <== COUTUSED OUT)
		)
		(element SRUSEDMUX 3
			(pin 0 input)
			(pin OUT output)
			(pin IN input)
			(cfg 0 IN)
			(conn SRUSEDMUX OUT ==> D5FF SR)
			(conn SRUSEDMUX OUT ==> C5FF SR)
			(conn SRUSEDMUX OUT ==> B5FF SR)
			(conn SRUSEDMUX OUT ==> A5FF SR)
			(conn SRUSEDMUX OUT ==> DFF SR)
			(conn SRUSEDMUX OUT ==> CFF SR)
			(conn SRUSEDMUX OUT ==> BFF SR)
			(conn SRUSEDMUX OUT ==> AFF SR)
			(conn SRUSEDMUX 0 <== SRUSEDGND 0)
			(conn SRUSEDMUX IN <== SR SR)
		)
		(element CEUSEDMUX 3
			(pin 1 input)
			(pin OUT output)
			(pin IN input)
			(cfg 1 IN)
			(conn CEUSEDMUX OUT ==> D5FF CE)
			(conn CEUSEDMUX OUT ==> C5FF CE)
			(conn CEUSEDMUX OUT ==> B5FF CE)
			(conn CEUSEDMUX OUT ==> A5FF CE)
			(conn CEUSEDMUX OUT ==> DFF CE)
			(conn CEUSEDMUX OUT ==> CFF CE)
			(conn CEUSEDMUX OUT ==> BFF CE)
			(conn CEUSEDMUX OUT ==> AFF CE)
			(conn CEUSEDMUX 1 <== CEUSEDVCC 1)
			(conn CEUSEDMUX IN <== CE CE)
		)
		(element A5FFMUX 3
			(pin IN_B input)
			(pin OUT output)
			(pin IN_A input)
			(cfg IN_B IN_A)
			(conn A5FFMUX OUT ==> A5FF D)
			(conn A5FFMUX IN_B <== AX AX)
			(conn A5FFMUX IN_A <== A5LUT O5)
		)
		(element B5FFMUX 3
			(pin IN_B input)
			(pin OUT output)
			(pin IN_A input)
			(cfg IN_B IN_A)
			(conn B5FFMUX OUT ==> B5FF D)
			(conn B5FFMUX IN_B <== BX BX)
			(conn B5FFMUX IN_A <== B5LUT O5)
		)
		(element D5FFMUX 3
			(pin IN_B input)
			(pin OUT output)
			(pin IN_A input)
			(cfg IN_B IN_A)
			(conn D5FFMUX OUT ==> D5FF D)
			(conn D5FFMUX IN_B <== DX DX)
			(conn D5FFMUX IN_A <== D5LUT O5)
		)
		(element C5FFMUX 3
			(pin IN_B input)
			(pin OUT output)
			(pin IN_A input)
			(cfg IN_B IN_A)
			(conn C5FFMUX OUT ==> C5FF D)
			(conn C5FFMUX IN_B <== CX CX)
			(conn C5FFMUX IN_A <== C5LUT O5)
		)
		(element WEMUX 3
			(pin OUT output)
			(pin CE input)
			(pin WE input)
			(cfg CE WE)
			(conn WEMUX OUT ==> D6LUT WE)
			(conn WEMUX OUT ==> D5LUT WE)
			(conn WEMUX OUT ==> C6LUT WE)
			(conn WEMUX OUT ==> C5LUT WE)
			(conn WEMUX OUT ==> B6LUT WE)
			(conn WEMUX OUT ==> B5LUT WE)
			(conn WEMUX OUT ==> A6LUT WE)
			(conn WEMUX OUT ==> A5LUT WE)
			(conn WEMUX CE <== CE CE)
			(conn WEMUX WE <== WE WE)
		)
		(element WE 1
			(pin WE output)
			(conn WE WE ==> WEMUX WE)
		)
		(element WA8USED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn WA8USED OUT ==> D6LUT WA8)
			(conn WA8USED OUT ==> C6LUT WA8)
			(conn WA8USED OUT ==> B6LUT WA8)
			(conn WA8USED OUT ==> A6LUT WA8)
			(conn WA8USED 0 <== BX BX)
		)
		(element WA7USED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn WA7USED OUT ==> D6LUT WA7)
			(conn WA7USED OUT ==> C6LUT WA7)
			(conn WA7USED OUT ==> B6LUT WA7)
			(conn WA7USED OUT ==> A6LUT WA7)
			(conn WA7USED 0 <== CX CX)
		)
		(element SYNC_ATTR 0
			(cfg SYNC ASYNC)
		)
		(element SR 1
			(pin SR output)
			(conn SR SR ==> SRUSEDMUX IN)
		)
		(element PRECYINIT 4
			(pin OUT output)
			(pin AX input)
			(pin 1 input)
			(pin 0 input)
			(cfg AX 1 0)
			(conn PRECYINIT OUT ==> CARRY4 CYINIT)
			(conn PRECYINIT AX <== AX AX)
			(conn PRECYINIT 1 <== CYINITVCC 1)
			(conn PRECYINIT 0 <== CYINITGND 0)
		)
		(element DX 1
			(pin DX output)
			(conn DX DX ==> D5FFMUX IN_B)
			(conn DX DX ==> DFFMUX DX)
			(conn DX DX ==> DCY0 DX)
			(conn DX DX ==> D6LUT DI2)
		)
		(element DUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn DUSED OUT ==> D D)
			(conn DUSED 0 <== D6LUT O6)
		)
		(element DQ 1
			(pin DQ input)
			(conn DQ DQ <== DFF Q)
		)
		(element DOUTMUX 7
			(pin OUT output)
			(pin D5Q input)
			(pin MC31 input)
			(pin CY input)
			(pin XOR input)
			(pin O5 input)
			(pin O6 input)
			(cfg D5Q MC31 CY XOR O5 O6)
			(conn DOUTMUX OUT ==> DMUX DMUX)
			(conn DOUTMUX D5Q <== D5FF Q)
			(conn DOUTMUX MC31 <== A6LUT MC31)
			(conn DOUTMUX CY <== CARRY4 CO3)
			(conn DOUTMUX XOR <== CARRY4 O3)
			(conn DOUTMUX O5 <== D5LUT O5)
			(conn DOUTMUX O6 <== D6LUT O6)
		)
		(element DMUX 1
			(pin DMUX input)
			(conn DMUX DMUX <== DOUTMUX OUT)
		)
		(element DI 1
			(pin DI output)
			(conn DI DI ==> CDI1MUX DI)
			(conn DI DI ==> BDI1MUX DI)
			(conn DI DI ==> D6LUT DI1)
			(conn DI DI ==> D5LUT DI1)
		)
		(element DFFMUX 7
			(pin OUT output)
			(pin MC31 input)
			(pin CY input)
			(pin XOR input)
			(pin DX input)
			(pin O5 input)
			(pin O6 input)
			(cfg MC31 CY XOR DX O5 O6)
			(conn DFFMUX OUT ==> DFF D)
			(conn DFFMUX MC31 <== A6LUT MC31)
			(conn DFFMUX CY <== CARRY4 CO3)
			(conn DFFMUX XOR <== CARRY4 O3)
			(conn DFFMUX DX <== DX DX)
			(conn DFFMUX O5 <== D5LUT O5)
			(conn DFFMUX O6 <== D6LUT O6)
		)
		(element DCY0 3
			(pin OUT output)
			(pin O5 input)
			(pin DX input)
			(cfg O5 DX)
			(conn DCY0 OUT ==> CARRY4 DI3)
			(conn DCY0 O5 <== D5LUT O5)
			(conn DCY0 DX <== DX DX)
		)
		(element D6 1
			(pin D6 output)
			(conn D6 D6 ==> D6LUT A6)
			(conn D6 D6 ==> D6LUT WA6)
			(conn D6 D6 ==> C6LUT WA6)
			(conn D6 D6 ==> B6LUT WA6)
			(conn D6 D6 ==> A6LUT WA6)
		)
		(element D5 1
			(pin D5 output)
			(conn D5 D5 ==> D6LUT A5)
			(conn D5 D5 ==> D6LUT WA5)
			(conn D5 D5 ==> D5LUT A5)
			(conn D5 D5 ==> D5LUT WA5)
			(conn D5 D5 ==> C6LUT WA5)
			(conn D5 D5 ==> C5LUT WA5)
			(conn D5 D5 ==> B6LUT WA5)
			(conn D5 D5 ==> B5LUT WA5)
			(conn D5 D5 ==> A6LUT WA5)
			(conn D5 D5 ==> A5LUT WA5)
		)
		(element D4 1
			(pin D4 output)
			(conn D4 D4 ==> D6LUT A4)
			(conn D4 D4 ==> D6LUT WA4)
			(conn D4 D4 ==> D5LUT A4)
			(conn D4 D4 ==> D5LUT WA4)
			(conn D4 D4 ==> C6LUT WA4)
			(conn D4 D4 ==> C5LUT WA4)
			(conn D4 D4 ==> B6LUT WA4)
			(conn D4 D4 ==> B5LUT WA4)
			(conn D4 D4 ==> A6LUT WA4)
			(conn D4 D4 ==> A5LUT WA4)
		)
		(element D3 1
			(pin D3 output)
			(conn D3 D3 ==> D6LUT A3)
			(conn D3 D3 ==> D6LUT WA3)
			(conn D3 D3 ==> D5LUT A3)
			(conn D3 D3 ==> D5LUT WA3)
			(conn D3 D3 ==> C6LUT WA3)
			(conn D3 D3 ==> C5LUT WA3)
			(conn D3 D3 ==> B6LUT WA3)
			(conn D3 D3 ==> B5LUT WA3)
			(conn D3 D3 ==> A6LUT WA3)
			(conn D3 D3 ==> A5LUT WA3)
		)
		(element D2 1
			(pin D2 output)
			(conn D2 D2 ==> D6LUT A2)
			(conn D2 D2 ==> D6LUT WA2)
			(conn D2 D2 ==> D5LUT A2)
			(conn D2 D2 ==> D5LUT WA2)
			(conn D2 D2 ==> C6LUT WA2)
			(conn D2 D2 ==> C5LUT WA2)
			(conn D2 D2 ==> B6LUT WA2)
			(conn D2 D2 ==> B5LUT WA2)
			(conn D2 D2 ==> A6LUT WA2)
			(conn D2 D2 ==> A5LUT WA2)
		)
		(element D1 1
			(pin D1 output)
			(conn D1 D1 ==> D6LUT A1)
			(conn D1 D1 ==> D6LUT WA1)
			(conn D1 D1 ==> D5LUT A1)
			(conn D1 D1 ==> D5LUT WA1)
			(conn D1 D1 ==> C6LUT WA1)
			(conn D1 D1 ==> C5LUT WA1)
			(conn D1 D1 ==> B6LUT WA1)
			(conn D1 D1 ==> B5LUT WA1)
			(conn D1 D1 ==> A6LUT WA1)
			(conn D1 D1 ==> A5LUT WA1)
		)
		(element D 1
			(pin D input)
			(conn D D <== DUSED OUT)
		)
		(element CX 1
			(pin CX output)
			(conn CX CX ==> C5FFMUX IN_B)
			(conn CX CX ==> WA7USED 0)
			(conn CX CX ==> CFFMUX CX)
			(conn CX CX ==> CCY0 CX)
			(conn CX CX ==> C6LUT DI2)
			(conn CX CX ==> F7BMUX S0)
		)
		(element CUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn CUSED OUT ==> C C)
			(conn CUSED 0 <== C6LUT O6)
		)
		(element CQ 1
			(pin CQ input)
			(conn CQ CQ <== CFF Q)
		)
		(element COUTUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn COUTUSED OUT ==> COUT COUT)
			(conn COUTUSED 0 <== CARRY4 CO3)
		)
		(element COUTMUX 7
			(pin O6 input)
			(pin O5 input)
			(pin XOR input)
			(pin CY input)
			(pin F7 input)
			(pin C5Q input)
			(pin OUT output)
			(cfg O6 O5 XOR CY F7 C5Q)
			(conn COUTMUX OUT ==> CMUX CMUX)
			(conn COUTMUX O6 <== C6LUT O6)
			(conn COUTMUX O5 <== C5LUT O5)
			(conn COUTMUX XOR <== CARRY4 O2)
			(conn COUTMUX CY <== CARRY4 CO2)
			(conn COUTMUX F7 <== F7BMUX OUT)
			(conn COUTMUX C5Q <== C5FF Q)
		)
		(element CMUX 1
			(pin CMUX input)
			(conn CMUX CMUX <== COUTMUX OUT)
		)
		(element CLKINV 3
			(pin OUT output)
			(pin CLK input)
			(pin CLK_B input)
			(cfg CLK CLK_B)
			(conn CLKINV OUT ==> D5FF CK)
			(conn CLKINV OUT ==> C5FF CK)
			(conn CLKINV OUT ==> B5FF CK)
			(conn CLKINV OUT ==> A5FF CK)
			(conn CLKINV OUT ==> D6LUT CLK)
			(conn CLKINV OUT ==> D5LUT CLK)
			(conn CLKINV OUT ==> C6LUT CLK)
			(conn CLKINV OUT ==> C5LUT CLK)
			(conn CLKINV OUT ==> B6LUT CLK)
			(conn CLKINV OUT ==> B5LUT CLK)
			(conn CLKINV OUT ==> A6LUT CLK)
			(conn CLKINV OUT ==> A5LUT CLK)
			(conn CLKINV OUT ==> DFF CK)
			(conn CLKINV OUT ==> CFF CK)
			(conn CLKINV OUT ==> BFF CK)
			(conn CLKINV OUT ==> AFF CK)
			(conn CLKINV CLK <== CLK CLK)
			(conn CLKINV CLK_B <== CLK CLK)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> CLKINV CLK)
			(conn CLK CLK ==> CLKINV CLK_B)
		)
		(element CIN 1
			(pin CIN output)
			(conn CIN CIN ==> CARRY4 CIN)
		)
		(element CI 1
			(pin CI output)
			(conn CI CI ==> CDI1MUX CI)
		)
		(element CFFMUX 7
			(pin OUT output)
			(pin F7 input)
			(pin CY input)
			(pin XOR input)
			(pin CX input)
			(pin O5 input)
			(pin O6 input)
			(cfg F7 CY XOR CX O5 O6)
			(conn CFFMUX OUT ==> CFF D)
			(conn CFFMUX F7 <== F7BMUX OUT)
			(conn CFFMUX CY <== CARRY4 CO2)
			(conn CFFMUX XOR <== CARRY4 O2)
			(conn CFFMUX CX <== CX CX)
			(conn CFFMUX O5 <== C5LUT O5)
			(conn CFFMUX O6 <== C6LUT O6)
		)
		(element CE 1
			(pin CE output)
			(conn CE CE ==> CEUSEDMUX IN)
			(conn CE CE ==> WEMUX CE)
		)
		(element CDI1MUX 4
			(pin CI input)
			(pin DI input)
			(pin OUT output)
			(pin DMC31 input)
			(cfg CI DI DMC31)
			(conn CDI1MUX OUT ==> C6LUT DI1)
			(conn CDI1MUX OUT ==> C5LUT DI1)
			(conn CDI1MUX CI <== CI CI)
			(conn CDI1MUX DI <== DI DI)
			(conn CDI1MUX DMC31 <== D6LUT MC31)
		)
		(element CCY0 3
			(pin OUT output)
			(pin O5 input)
			(pin CX input)
			(cfg O5 CX)
			(conn CCY0 OUT ==> CARRY4 DI2)
			(conn CCY0 O5 <== C5LUT O5)
			(conn CCY0 CX <== CX CX)
		)
		(element C6 1
			(pin C6 output)
			(conn C6 C6 ==> C6LUT A6)
		)
		(element C5 1
			(pin C5 output)
			(conn C5 C5 ==> C6LUT A5)
			(conn C5 C5 ==> C5LUT A5)
		)
		(element C4 1
			(pin C4 output)
			(conn C4 C4 ==> C6LUT A4)
			(conn C4 C4 ==> C5LUT A4)
		)
		(element C3 1
			(pin C3 output)
			(conn C3 C3 ==> C6LUT A3)
			(conn C3 C3 ==> C5LUT A3)
		)
		(element C2 1
			(pin C2 output)
			(conn C2 C2 ==> C6LUT A2)
			(conn C2 C2 ==> C5LUT A2)
		)
		(element C1 1
			(pin C1 output)
			(conn C1 C1 ==> C6LUT A1)
			(conn C1 C1 ==> C5LUT A1)
		)
		(element C 1
			(pin C input)
			(conn C C <== CUSED OUT)
		)
		(element BX 1
			(pin BX output)
			(conn BX BX ==> B5FFMUX IN_B)
			(conn BX BX ==> WA8USED 0)
			(conn BX BX ==> BFFMUX BX)
			(conn BX BX ==> BCY0 BX)
			(conn BX BX ==> B6LUT DI2)
			(conn BX BX ==> F8MUX S0)
		)
		(element BUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn BUSED OUT ==> B B)
			(conn BUSED 0 <== B6LUT O6)
		)
		(element BQ 1
			(pin BQ input)
			(conn BQ BQ <== BFF Q)
		)
		(element BOUTMUX 7
			(pin O6 input)
			(pin O5 input)
			(pin XOR input)
			(pin CY input)
			(pin F8 input)
			(pin B5Q input)
			(pin OUT output)
			(cfg O6 O5 XOR CY F8 B5Q)
			(conn BOUTMUX OUT ==> BMUX BMUX)
			(conn BOUTMUX O6 <== B6LUT O6)
			(conn BOUTMUX O5 <== B5LUT O5)
			(conn BOUTMUX XOR <== CARRY4 O1)
			(conn BOUTMUX CY <== CARRY4 CO1)
			(conn BOUTMUX F8 <== F8MUX OUT)
			(conn BOUTMUX B5Q <== B5FF Q)
		)
		(element BMUX 1
			(pin BMUX input)
			(conn BMUX BMUX <== BOUTMUX OUT)
		)
		(element BI 1
			(pin BI output)
			(conn BI BI ==> BDI1MUX BI)
		)
		(element BFFMUX 7
			(pin OUT output)
			(pin F8 input)
			(pin CY input)
			(pin XOR input)
			(pin BX input)
			(pin O5 input)
			(pin O6 input)
			(cfg F8 CY XOR BX O5 O6)
			(conn BFFMUX OUT ==> BFF D)
			(conn BFFMUX F8 <== F8MUX OUT)
			(conn BFFMUX CY <== CARRY4 CO1)
			(conn BFFMUX XOR <== CARRY4 O1)
			(conn BFFMUX BX <== BX BX)
			(conn BFFMUX O5 <== B5LUT O5)
			(conn BFFMUX O6 <== B6LUT O6)
		)
		(element BDI1MUX 4
			(pin BI input)
			(pin DI input)
			(pin OUT output)
			(pin CMC31 input)
			(cfg BI DI CMC31)
			(conn BDI1MUX OUT ==> ADI1MUX BDI1)
			(conn BDI1MUX OUT ==> B6LUT DI1)
			(conn BDI1MUX OUT ==> B5LUT DI1)
			(conn BDI1MUX BI <== BI BI)
			(conn BDI1MUX DI <== DI DI)
			(conn BDI1MUX CMC31 <== C6LUT MC31)
		)
		(element BCY0 3
			(pin OUT output)
			(pin O5 input)
			(pin BX input)
			(cfg O5 BX)
			(conn BCY0 OUT ==> CARRY4 DI1)
			(conn BCY0 O5 <== B5LUT O5)
			(conn BCY0 BX <== BX BX)
		)
		(element B6 1
			(pin B6 output)
			(conn B6 B6 ==> B6LUT A6)
		)
		(element B5 1
			(pin B5 output)
			(conn B5 B5 ==> B6LUT A5)
			(conn B5 B5 ==> B5LUT A5)
		)
		(element B4 1
			(pin B4 output)
			(conn B4 B4 ==> B6LUT A4)
			(conn B4 B4 ==> B5LUT A4)
		)
		(element B3 1
			(pin B3 output)
			(conn B3 B3 ==> B6LUT A3)
			(conn B3 B3 ==> B5LUT A3)
		)
		(element B2 1
			(pin B2 output)
			(conn B2 B2 ==> B6LUT A2)
			(conn B2 B2 ==> B5LUT A2)
		)
		(element B1 1
			(pin B1 output)
			(conn B1 B1 ==> B6LUT A1)
			(conn B1 B1 ==> B5LUT A1)
		)
		(element B 1
			(pin B input)
			(conn B B <== BUSED OUT)
		)
		(element AX 1
			(pin AX output)
			(conn AX AX ==> A5FFMUX IN_B)
			(conn AX AX ==> PRECYINIT AX)
			(conn AX AX ==> AFFMUX AX)
			(conn AX AX ==> ACY0 AX)
			(conn AX AX ==> A6LUT DI2)
			(conn AX AX ==> F7AMUX S0)
		)
		(element AUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn AUSED OUT ==> A A)
			(conn AUSED 0 <== A6LUT O6)
		)
		(element AQ 1
			(pin AQ input)
			(conn AQ AQ <== AFF Q)
		)
		(element AOUTMUX 7
			(pin O6 input)
			(pin O5 input)
			(pin XOR input)
			(pin CY input)
			(pin F7 input)
			(pin A5Q input)
			(pin OUT output)
			(cfg O6 O5 XOR CY F7 A5Q)
			(conn AOUTMUX OUT ==> AMUX AMUX)
			(conn AOUTMUX O6 <== A6LUT O6)
			(conn AOUTMUX O5 <== A5LUT O5)
			(conn AOUTMUX XOR <== CARRY4 O0)
			(conn AOUTMUX CY <== CARRY4 CO0)
			(conn AOUTMUX F7 <== F7AMUX OUT)
			(conn AOUTMUX A5Q <== A5FF Q)
		)
		(element AMUX 1
			(pin AMUX input)
			(conn AMUX AMUX <== AOUTMUX OUT)
		)
		(element AI 1
			(pin AI output)
			(conn AI AI ==> ADI1MUX AI)
		)
		(element AFFMUX 7
			(pin OUT output)
			(pin F7 input)
			(pin CY input)
			(pin XOR input)
			(pin AX input)
			(pin O5 input)
			(pin O6 input)
			(cfg F7 CY XOR AX O5 O6)
			(conn AFFMUX OUT ==> AFF D)
			(conn AFFMUX F7 <== F7AMUX OUT)
			(conn AFFMUX CY <== CARRY4 CO0)
			(conn AFFMUX XOR <== CARRY4 O0)
			(conn AFFMUX AX <== AX AX)
			(conn AFFMUX O5 <== A5LUT O5)
			(conn AFFMUX O6 <== A6LUT O6)
		)
		(element ADI1MUX 4
			(pin AI input)
			(pin OUT output)
			(pin BMC31 input)
			(pin BDI1 input)
			(cfg AI BMC31 BDI1)
			(conn ADI1MUX OUT ==> A6LUT DI1)
			(conn ADI1MUX OUT ==> A5LUT DI1)
			(conn ADI1MUX AI <== AI AI)
			(conn ADI1MUX BMC31 <== B6LUT MC31)
			(conn ADI1MUX BDI1 <== BDI1MUX OUT)
		)
		(element ACY0 3
			(pin OUT output)
			(pin O5 input)
			(pin AX input)
			(cfg O5 AX)
			(conn ACY0 OUT ==> CARRY4 DI0)
			(conn ACY0 O5 <== A5LUT O5)
			(conn ACY0 AX <== AX AX)
		)
		(element A6 1
			(pin A6 output)
			(conn A6 A6 ==> A6LUT A6)
		)
		(element A5 1
			(pin A5 output)
			(conn A5 A5 ==> A6LUT A5)
			(conn A5 A5 ==> A5LUT A5)
		)
		(element A4 1
			(pin A4 output)
			(conn A4 A4 ==> A6LUT A4)
			(conn A4 A4 ==> A5LUT A4)
		)
		(element A3 1
			(pin A3 output)
			(conn A3 A3 ==> A6LUT A3)
			(conn A3 A3 ==> A5LUT A3)
		)
		(element A2 1
			(pin A2 output)
			(conn A2 A2 ==> A6LUT A2)
			(conn A2 A2 ==> A5LUT A2)
		)
		(element A1 1
			(pin A1 output)
			(conn A1 A1 ==> A6LUT A1)
			(conn A1 A1 ==> A5LUT A1)
		)
		(element A 1
			(pin A input)
			(conn A A <== AUSED OUT)
		)
		(element SRUSEDGND 1 # BEL
			(pin 0 output)
			(conn SRUSEDGND 0 ==> SRUSEDMUX 0)
		)
		(element CYINITGND 1 # BEL
			(pin 0 output)
			(conn CYINITGND 0 ==> PRECYINIT 0)
		)
		(element CEUSEDVCC 1 # BEL
			(pin 1 output)
			(conn CEUSEDVCC 1 ==> CEUSEDMUX 1)
		)
		(element CYINITVCC 1 # BEL
			(pin 1 output)
			(conn CYINITVCC 1 ==> PRECYINIT 1)
		)
		(element D5FF 5 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(conn D5FF Q ==> DOUTMUX D5Q)
			(conn D5FF CK <== CLKINV OUT)
			(conn D5FF CE <== CEUSEDMUX OUT)
			(conn D5FF D <== D5FFMUX OUT)
			(conn D5FF SR <== SRUSEDMUX OUT)
		)
		(element D5FFINIT 0
			(cfg INIT0 INIT1)
		)
		(element D5FFSR 0
			(cfg SRHIGH SRLOW)
		)
		(element C5FF 5 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(conn C5FF Q ==> COUTMUX C5Q)
			(conn C5FF CK <== CLKINV OUT)
			(conn C5FF CE <== CEUSEDMUX OUT)
			(conn C5FF D <== C5FFMUX OUT)
			(conn C5FF SR <== SRUSEDMUX OUT)
		)
		(element C5FFINIT 0
			(cfg INIT0 INIT1)
		)
		(element C5FFSR 0
			(cfg SRHIGH SRLOW)
		)
		(element B5FF 5 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(conn B5FF Q ==> BOUTMUX B5Q)
			(conn B5FF CK <== CLKINV OUT)
			(conn B5FF CE <== CEUSEDMUX OUT)
			(conn B5FF D <== B5FFMUX OUT)
			(conn B5FF SR <== SRUSEDMUX OUT)
		)
		(element B5FFINIT 0
			(cfg INIT0 INIT1)
		)
		(element B5FFSR 0
			(cfg SRHIGH SRLOW)
		)
		(element A5FF 5 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(conn A5FF Q ==> AOUTMUX A5Q)
			(conn A5FF CK <== CLKINV OUT)
			(conn A5FF CE <== CEUSEDMUX OUT)
			(conn A5FF D <== A5FFMUX OUT)
			(conn A5FF SR <== SRUSEDMUX OUT)
		)
		(element A5FFINIT 0
			(cfg INIT0 INIT1)
		)
		(element A5FFSR 0
			(cfg SRHIGH SRLOW)
		)
		(element D6LUT 20 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin A6 input)
			(pin O6 output)
			(pin WE input)
			(pin WA8 input)
			(pin WA7 input)
			(pin WA6 input)
			(pin WA5 input)
			(pin WA4 input)
			(pin WA3 input)
			(pin WA2 input)
			(pin WA1 input)
			(pin MC31 output)
			(pin DI2 input)
			(pin DI1 input)
			(pin CLK input)
			(cfg #RAM:<eqn> #ROM:<eqn> #LUT:<eqn>)
			(conn D6LUT O6 ==> DUSED 0)
			(conn D6LUT O6 ==> DOUTMUX O6)
			(conn D6LUT O6 ==> DFFMUX O6)
			(conn D6LUT O6 ==> CARRY4 S3)
			(conn D6LUT O6 ==> F7BMUX 0)
			(conn D6LUT MC31 ==> CDI1MUX DMC31)
			(conn D6LUT A1 <== D1 D1)
			(conn D6LUT A2 <== D2 D2)
			(conn D6LUT A3 <== D3 D3)
			(conn D6LUT A4 <== D4 D4)
			(conn D6LUT A5 <== D5 D5)
			(conn D6LUT A6 <== D6 D6)
			(conn D6LUT WE <== WEMUX OUT)
			(conn D6LUT WA8 <== WA8USED OUT)
			(conn D6LUT WA7 <== WA7USED OUT)
			(conn D6LUT WA6 <== D6 D6)
			(conn D6LUT WA5 <== D5 D5)
			(conn D6LUT WA4 <== D4 D4)
			(conn D6LUT WA3 <== D3 D3)
			(conn D6LUT WA2 <== D2 D2)
			(conn D6LUT WA1 <== D1 D1)
			(conn D6LUT DI2 <== DX DX)
			(conn D6LUT DI1 <== DI DI)
			(conn D6LUT CLK <== CLKINV OUT)
		)
		(element D6RAMMODE 0
			(cfg SPRAM32 SRL32 DPRAM32 SPRAM64 DPRAM64 SRL16)
		)
		(element D5LUT 14 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin O5 output)
			(pin WE input)
			(pin WA5 input)
			(pin WA4 input)
			(pin WA3 input)
			(pin WA2 input)
			(pin WA1 input)
			(pin DI1 input)
			(pin CLK input)
			(cfg #RAM:<eqn> #ROM:<eqn> #LUT:<eqn>)
			(conn D5LUT O5 ==> D5FFMUX IN_A)
			(conn D5LUT O5 ==> DOUTMUX O5)
			(conn D5LUT O5 ==> DFFMUX O5)
			(conn D5LUT O5 ==> DCY0 O5)
			(conn D5LUT A1 <== D1 D1)
			(conn D5LUT A2 <== D2 D2)
			(conn D5LUT A3 <== D3 D3)
			(conn D5LUT A4 <== D4 D4)
			(conn D5LUT A5 <== D5 D5)
			(conn D5LUT WE <== WEMUX OUT)
			(conn D5LUT WA5 <== D5 D5)
			(conn D5LUT WA4 <== D4 D4)
			(conn D5LUT WA3 <== D3 D3)
			(conn D5LUT WA2 <== D2 D2)
			(conn D5LUT WA1 <== D1 D1)
			(conn D5LUT DI1 <== DI DI)
			(conn D5LUT CLK <== CLKINV OUT)
		)
		(element D5RAMMODE 0
			(cfg SPRAM32 SRL32 DPRAM32 SRL16)
		)
		(element C6LUT 20 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin A6 input)
			(pin O6 output)
			(pin WE input)
			(pin WA8 input)
			(pin WA7 input)
			(pin WA6 input)
			(pin WA5 input)
			(pin WA4 input)
			(pin WA3 input)
			(pin WA2 input)
			(pin WA1 input)
			(pin MC31 output)
			(pin DI2 input)
			(pin DI1 input)
			(pin CLK input)
			(cfg #RAM:<eqn> #ROM:<eqn> #LUT:<eqn>)
			(conn C6LUT O6 ==> CUSED 0)
			(conn C6LUT O6 ==> COUTMUX O6)
			(conn C6LUT O6 ==> CFFMUX O6)
			(conn C6LUT O6 ==> CARRY4 S2)
			(conn C6LUT O6 ==> F7BMUX 1)
			(conn C6LUT MC31 ==> BDI1MUX CMC31)
			(conn C6LUT A1 <== C1 C1)
			(conn C6LUT A2 <== C2 C2)
			(conn C6LUT A3 <== C3 C3)
			(conn C6LUT A4 <== C4 C4)
			(conn C6LUT A5 <== C5 C5)
			(conn C6LUT A6 <== C6 C6)
			(conn C6LUT WE <== WEMUX OUT)
			(conn C6LUT WA8 <== WA8USED OUT)
			(conn C6LUT WA7 <== WA7USED OUT)
			(conn C6LUT WA6 <== D6 D6)
			(conn C6LUT WA5 <== D5 D5)
			(conn C6LUT WA4 <== D4 D4)
			(conn C6LUT WA3 <== D3 D3)
			(conn C6LUT WA2 <== D2 D2)
			(conn C6LUT WA1 <== D1 D1)
			(conn C6LUT DI2 <== CX CX)
			(conn C6LUT DI1 <== CDI1MUX OUT)
			(conn C6LUT CLK <== CLKINV OUT)
		)
		(element C6RAMMODE 0
			(cfg SPRAM32 SRL32 DPRAM32 SPRAM64 DPRAM64 SRL16)
		)
		(element C5LUT 14 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin O5 output)
			(pin WE input)
			(pin WA5 input)
			(pin WA4 input)
			(pin WA3 input)
			(pin WA2 input)
			(pin WA1 input)
			(pin DI1 input)
			(pin CLK input)
			(cfg #RAM:<eqn> #ROM:<eqn> #LUT:<eqn>)
			(conn C5LUT O5 ==> C5FFMUX IN_A)
			(conn C5LUT O5 ==> COUTMUX O5)
			(conn C5LUT O5 ==> CFFMUX O5)
			(conn C5LUT O5 ==> CCY0 O5)
			(conn C5LUT A1 <== C1 C1)
			(conn C5LUT A2 <== C2 C2)
			(conn C5LUT A3 <== C3 C3)
			(conn C5LUT A4 <== C4 C4)
			(conn C5LUT A5 <== C5 C5)
			(conn C5LUT WE <== WEMUX OUT)
			(conn C5LUT WA5 <== D5 D5)
			(conn C5LUT WA4 <== D4 D4)
			(conn C5LUT WA3 <== D3 D3)
			(conn C5LUT WA2 <== D2 D2)
			(conn C5LUT WA1 <== D1 D1)
			(conn C5LUT DI1 <== CDI1MUX OUT)
			(conn C5LUT CLK <== CLKINV OUT)
		)
		(element C5RAMMODE 0
			(cfg SPRAM32 SRL32 DPRAM32 SRL16)
		)
		(element B6LUT 20 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin A6 input)
			(pin O6 output)
			(pin WE input)
			(pin WA8 input)
			(pin WA7 input)
			(pin WA6 input)
			(pin WA5 input)
			(pin WA4 input)
			(pin WA3 input)
			(pin WA2 input)
			(pin WA1 input)
			(pin MC31 output)
			(pin DI2 input)
			(pin DI1 input)
			(pin CLK input)
			(cfg #RAM:<eqn> #ROM:<eqn> #LUT:<eqn>)
			(conn B6LUT O6 ==> BUSED 0)
			(conn B6LUT O6 ==> BOUTMUX O6)
			(conn B6LUT O6 ==> BFFMUX O6)
			(conn B6LUT O6 ==> CARRY4 S1)
			(conn B6LUT O6 ==> F7AMUX 0)
			(conn B6LUT MC31 ==> ADI1MUX BMC31)
			(conn B6LUT A1 <== B1 B1)
			(conn B6LUT A2 <== B2 B2)
			(conn B6LUT A3 <== B3 B3)
			(conn B6LUT A4 <== B4 B4)
			(conn B6LUT A5 <== B5 B5)
			(conn B6LUT A6 <== B6 B6)
			(conn B6LUT WE <== WEMUX OUT)
			(conn B6LUT WA8 <== WA8USED OUT)
			(conn B6LUT WA7 <== WA7USED OUT)
			(conn B6LUT WA6 <== D6 D6)
			(conn B6LUT WA5 <== D5 D5)
			(conn B6LUT WA4 <== D4 D4)
			(conn B6LUT WA3 <== D3 D3)
			(conn B6LUT WA2 <== D2 D2)
			(conn B6LUT WA1 <== D1 D1)
			(conn B6LUT DI2 <== BX BX)
			(conn B6LUT DI1 <== BDI1MUX OUT)
			(conn B6LUT CLK <== CLKINV OUT)
		)
		(element B6RAMMODE 0
			(cfg SPRAM32 SRL32 DPRAM32 SPRAM64 DPRAM64 SRL16)
		)
		(element B5LUT 14 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin O5 output)
			(pin WE input)
			(pin WA5 input)
			(pin WA4 input)
			(pin WA3 input)
			(pin WA2 input)
			(pin WA1 input)
			(pin DI1 input)
			(pin CLK input)
			(cfg #RAM:<eqn> #ROM:<eqn> #LUT:<eqn>)
			(conn B5LUT O5 ==> B5FFMUX IN_A)
			(conn B5LUT O5 ==> BOUTMUX O5)
			(conn B5LUT O5 ==> BFFMUX O5)
			(conn B5LUT O5 ==> BCY0 O5)
			(conn B5LUT A1 <== B1 B1)
			(conn B5LUT A2 <== B2 B2)
			(conn B5LUT A3 <== B3 B3)
			(conn B5LUT A4 <== B4 B4)
			(conn B5LUT A5 <== B5 B5)
			(conn B5LUT WE <== WEMUX OUT)
			(conn B5LUT WA5 <== D5 D5)
			(conn B5LUT WA4 <== D4 D4)
			(conn B5LUT WA3 <== D3 D3)
			(conn B5LUT WA2 <== D2 D2)
			(conn B5LUT WA1 <== D1 D1)
			(conn B5LUT DI1 <== BDI1MUX OUT)
			(conn B5LUT CLK <== CLKINV OUT)
		)
		(element B5RAMMODE 0
			(cfg SPRAM32 SRL32 DPRAM32 SRL16)
		)
		(element A6LUT 20 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin A6 input)
			(pin O6 output)
			(pin WE input)
			(pin WA8 input)
			(pin WA7 input)
			(pin WA6 input)
			(pin WA5 input)
			(pin WA4 input)
			(pin WA3 input)
			(pin WA2 input)
			(pin WA1 input)
			(pin MC31 output)
			(pin DI2 input)
			(pin DI1 input)
			(pin CLK input)
			(cfg #RAM:<eqn> #ROM:<eqn> #LUT:<eqn>)
			(conn A6LUT O6 ==> AUSED 0)
			(conn A6LUT O6 ==> AOUTMUX O6)
			(conn A6LUT O6 ==> AFFMUX O6)
			(conn A6LUT O6 ==> CARRY4 S0)
			(conn A6LUT O6 ==> F7AMUX 1)
			(conn A6LUT MC31 ==> DOUTMUX MC31)
			(conn A6LUT MC31 ==> DFFMUX MC31)
			(conn A6LUT A1 <== A1 A1)
			(conn A6LUT A2 <== A2 A2)
			(conn A6LUT A3 <== A3 A3)
			(conn A6LUT A4 <== A4 A4)
			(conn A6LUT A5 <== A5 A5)
			(conn A6LUT A6 <== A6 A6)
			(conn A6LUT WE <== WEMUX OUT)
			(conn A6LUT WA8 <== WA8USED OUT)
			(conn A6LUT WA7 <== WA7USED OUT)
			(conn A6LUT WA6 <== D6 D6)
			(conn A6LUT WA5 <== D5 D5)
			(conn A6LUT WA4 <== D4 D4)
			(conn A6LUT WA3 <== D3 D3)
			(conn A6LUT WA2 <== D2 D2)
			(conn A6LUT WA1 <== D1 D1)
			(conn A6LUT DI2 <== AX AX)
			(conn A6LUT DI1 <== ADI1MUX OUT)
			(conn A6LUT CLK <== CLKINV OUT)
		)
		(element A6RAMMODE 0
			(cfg SPRAM32 SRL32 DPRAM32 SPRAM64 DPRAM64 SRL16)
		)
		(element A5LUT 14 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin O5 output)
			(pin WE input)
			(pin WA5 input)
			(pin WA4 input)
			(pin WA3 input)
			(pin WA2 input)
			(pin WA1 input)
			(pin DI1 input)
			(pin CLK input)
			(cfg #RAM:<eqn> #ROM:<eqn> #LUT:<eqn>)
			(conn A5LUT O5 ==> A5FFMUX IN_A)
			(conn A5LUT O5 ==> AOUTMUX O5)
			(conn A5LUT O5 ==> AFFMUX O5)
			(conn A5LUT O5 ==> ACY0 O5)
			(conn A5LUT A1 <== A1 A1)
			(conn A5LUT A2 <== A2 A2)
			(conn A5LUT A3 <== A3 A3)
			(conn A5LUT A4 <== A4 A4)
			(conn A5LUT A5 <== A5 A5)
			(conn A5LUT WE <== WEMUX OUT)
			(conn A5LUT WA5 <== D5 D5)
			(conn A5LUT WA4 <== D4 D4)
			(conn A5LUT WA3 <== D3 D3)
			(conn A5LUT WA2 <== D2 D2)
			(conn A5LUT WA1 <== D1 D1)
			(conn A5LUT DI1 <== ADI1MUX OUT)
			(conn A5LUT CLK <== CLKINV OUT)
		)
		(element A5RAMMODE 0
			(cfg SPRAM32 SRL32 DPRAM32 SRL16)
		)
		(element CARRY4 18 # BEL
			(pin DI0 input)
			(pin S0 input)
			(pin DI1 input)
			(pin S1 input)
			(pin DI2 input)
			(pin S2 input)
			(pin DI3 input)
			(pin S3 input)
			(pin O0 output)
			(pin CO0 output)
			(pin O1 output)
			(pin CO1 output)
			(pin O2 output)
			(pin CO2 output)
			(pin O3 output)
			(pin CO3 output)
			(pin CYINIT input)
			(pin CIN input)
			(conn CARRY4 O0 ==> AOUTMUX XOR)
			(conn CARRY4 O0 ==> AFFMUX XOR)
			(conn CARRY4 CO0 ==> AOUTMUX CY)
			(conn CARRY4 CO0 ==> AFFMUX CY)
			(conn CARRY4 O1 ==> BOUTMUX XOR)
			(conn CARRY4 O1 ==> BFFMUX XOR)
			(conn CARRY4 CO1 ==> BOUTMUX CY)
			(conn CARRY4 CO1 ==> BFFMUX CY)
			(conn CARRY4 O2 ==> COUTMUX XOR)
			(conn CARRY4 O2 ==> CFFMUX XOR)
			(conn CARRY4 CO2 ==> COUTMUX CY)
			(conn CARRY4 CO2 ==> CFFMUX CY)
			(conn CARRY4 O3 ==> DOUTMUX XOR)
			(conn CARRY4 O3 ==> DFFMUX XOR)
			(conn CARRY4 CO3 ==> DOUTMUX CY)
			(conn CARRY4 CO3 ==> DFFMUX CY)
			(conn CARRY4 CO3 ==> COUTUSED 0)
			(conn CARRY4 DI0 <== ACY0 OUT)
			(conn CARRY4 S0 <== A6LUT O6)
			(conn CARRY4 DI1 <== BCY0 OUT)
			(conn CARRY4 S1 <== B6LUT O6)
			(conn CARRY4 DI2 <== CCY0 OUT)
			(conn CARRY4 S2 <== C6LUT O6)
			(conn CARRY4 DI3 <== DCY0 OUT)
			(conn CARRY4 S3 <== D6LUT O6)
			(conn CARRY4 CYINIT <== PRECYINIT OUT)
			(conn CARRY4 CIN <== CIN CIN)
		)
		(element F8MUX 4 # BEL
			(pin 1 input)
			(pin 0 input)
			(pin OUT output)
			(pin S0 input)
			(conn F8MUX OUT ==> BOUTMUX F8)
			(conn F8MUX OUT ==> BFFMUX F8)
			(conn F8MUX 1 <== F7AMUX OUT)
			(conn F8MUX 0 <== F7BMUX OUT)
			(conn F8MUX S0 <== BX BX)
		)
		(element F7BMUX 4 # BEL
			(pin 1 input)
			(pin 0 input)
			(pin OUT output)
			(pin S0 input)
			(conn F7BMUX OUT ==> COUTMUX F7)
			(conn F7BMUX OUT ==> CFFMUX F7)
			(conn F7BMUX OUT ==> F8MUX 0)
			(conn F7BMUX 1 <== C6LUT O6)
			(conn F7BMUX 0 <== D6LUT O6)
			(conn F7BMUX S0 <== CX CX)
		)
		(element F7AMUX 4 # BEL
			(pin 1 input)
			(pin 0 input)
			(pin OUT output)
			(pin S0 input)
			(conn F7AMUX OUT ==> AOUTMUX F7)
			(conn F7AMUX OUT ==> AFFMUX F7)
			(conn F7AMUX OUT ==> F8MUX 1)
			(conn F7AMUX 1 <== A6LUT O6)
			(conn F7AMUX 0 <== B6LUT O6)
			(conn F7AMUX S0 <== AX AX)
		)
		(element DFF 5 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(cfg #LATCH #FF OR2L AND2L)
			(conn DFF Q ==> DQ DQ)
			(conn DFF CK <== CLKINV OUT)
			(conn DFF CE <== CEUSEDMUX OUT)
			(conn DFF D <== DFFMUX OUT)
			(conn DFF SR <== SRUSEDMUX OUT)
		)
		(element DFFINIT 0
			(cfg INIT0 INIT1)
		)
		(element DFFSR 0
			(cfg SRHIGH SRLOW)
		)
		(element CFF 5 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(cfg #LATCH #FF OR2L AND2L)
			(conn CFF Q ==> CQ CQ)
			(conn CFF CK <== CLKINV OUT)
			(conn CFF CE <== CEUSEDMUX OUT)
			(conn CFF D <== CFFMUX OUT)
			(conn CFF SR <== SRUSEDMUX OUT)
		)
		(element CFFINIT 0
			(cfg INIT0 INIT1)
		)
		(element CFFSR 0
			(cfg SRHIGH SRLOW)
		)
		(element BFF 5 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(cfg #LATCH #FF OR2L AND2L)
			(conn BFF Q ==> BQ BQ)
			(conn BFF CK <== CLKINV OUT)
			(conn BFF CE <== CEUSEDMUX OUT)
			(conn BFF D <== BFFMUX OUT)
			(conn BFF SR <== SRUSEDMUX OUT)
		)
		(element BFFINIT 0
			(cfg INIT0 INIT1)
		)
		(element BFFSR 0
			(cfg SRHIGH SRLOW)
		)
		(element AFF 5 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(cfg #LATCH #FF OR2L AND2L)
			(conn AFF Q ==> AQ AQ)
			(conn AFF CK <== CLKINV OUT)
			(conn AFF CE <== CEUSEDMUX OUT)
			(conn AFF D <== AFFMUX OUT)
			(conn AFF SR <== SRUSEDMUX OUT)
		)
		(element AFFINIT 0
			(cfg INIT0 INIT1)
		)
		(element AFFSR 0
			(cfg SRHIGH SRLOW)
		)
	)
	(primitive_def STARTUP 15 17
		(pin USRDONETS USRDONETS input)
		(pin USRDONEO USRDONEO input)
		(pin USRCCLKTS USRCCLKTS input)
		(pin USRCCLKO USRCCLKO input)
		(pin GTS GTS input)
		(pin GSR GSR input)
		(pin CLK CLK input)
		(pin KEYCLEARB KEYCLEARB input)
		(pin PACK PACK input)
		(pin TCKSPI TCKSPI output)
		(pin EOS EOS output)
		(pin DINSPI DINSPI output)
		(pin CFGMCLK CFGMCLK output)
		(pin CFGCLK CFGCLK output)
		(pin PREQ PREQ output)
		(element USRCCLKO 1
			(pin USRCCLKO output)
			(conn USRCCLKO USRCCLKO ==> STARTUP USRCCLKO)
		)
		(element CFGCLK 1
			(pin CFGCLK input)
			(conn CFGCLK CFGCLK <== STARTUP CFGCLK)
		)
		(element USRDONETS 1
			(pin USRDONETS output)
			(conn USRDONETS USRDONETS ==> STARTUP USRDONETS)
		)
		(element TCKSPI 1
			(pin TCKSPI input)
			(conn TCKSPI TCKSPI <== STARTUP TCKSPI)
		)
		(element USRDONEO 1
			(pin USRDONEO output)
			(conn USRDONEO USRDONEO ==> STARTUP USRDONEO)
		)
		(element CFGMCLK 1
			(pin CFGMCLK input)
			(conn CFGMCLK CFGMCLK <== STARTUP CFGMCLK)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> STARTUP CLK)
		)
		(element STARTUP 15 # BEL
			(pin PREQ output)
			(pin KEYCLEARB input)
			(pin PACK input)
			(pin USRDONETS input)
			(pin USRDONEO input)
			(pin USRCCLKTS input)
			(pin USRCCLKO input)
			(pin TCKSPI output)
			(pin GTS input)
			(pin GSR input)
			(pin EOS output)
			(pin DINSPI output)
			(pin CLK input)
			(pin CFGMCLK output)
			(pin CFGCLK output)
			(conn STARTUP PREQ ==> PREQ PREQ)
			(conn STARTUP TCKSPI ==> TCKSPI TCKSPI)
			(conn STARTUP EOS ==> EOS EOS)
			(conn STARTUP DINSPI ==> DINSPI DINSPI)
			(conn STARTUP CFGMCLK ==> CFGMCLK CFGMCLK)
			(conn STARTUP CFGCLK ==> CFGCLK CFGCLK)
			(conn STARTUP KEYCLEARB <== KEYCLEARB KEYCLEARB)
			(conn STARTUP PACK <== PACK PACK)
			(conn STARTUP USRDONETS <== USRDONETS USRDONETS)
			(conn STARTUP USRDONEO <== USRDONEO USRDONEO)
			(conn STARTUP USRCCLKTS <== USRCCLKTS USRCCLKTS)
			(conn STARTUP USRCCLKO <== USRCCLKO USRCCLKO)
			(conn STARTUP GTS <== GTS GTS)
			(conn STARTUP GSR <== GSR GSR)
			(conn STARTUP CLK <== CLK CLK)
		)
		(element GSR 1
			(pin GSR output)
			(conn GSR GSR ==> STARTUP GSR)
		)
		(element USRCCLKTS 1
			(pin USRCCLKTS output)
			(conn USRCCLKTS USRCCLKTS ==> STARTUP USRCCLKTS)
		)
		(element DINSPI 1
			(pin DINSPI input)
			(conn DINSPI DINSPI <== STARTUP DINSPI)
		)
		(element EOS 1
			(pin EOS input)
			(conn EOS EOS <== STARTUP EOS)
		)
		(element GTS 1
			(pin GTS output)
			(conn GTS GTS ==> STARTUP GTS)
		)
		(element KEYCLEARB 1
			(pin KEYCLEARB output)
			(conn KEYCLEARB KEYCLEARB ==> STARTUP KEYCLEARB)
		)
		(element PACK 1
			(pin PACK output)
			(conn PACK PACK ==> STARTUP PACK)
		)
		(element PREQ 1
			(pin PREQ input)
			(conn PREQ PREQ <== STARTUP PREQ)
		)
		(element PROG_USR 0
			(cfg TRUE FALSE)
		)
	)
	(primitive_def SYSMON 190 193
		(pin VP VP input)
		(pin VN VN input)
		(pin VAUXP15 VAUXP15 input)
		(pin VAUXP14 VAUXP14 input)
		(pin VAUXP13 VAUXP13 input)
		(pin VAUXP12 VAUXP12 input)
		(pin VAUXP11 VAUXP11 input)
		(pin VAUXP10 VAUXP10 input)
		(pin VAUXP9 VAUXP9 input)
		(pin VAUXP8 VAUXP8 input)
		(pin VAUXP7 VAUXP7 input)
		(pin VAUXP6 VAUXP6 input)
		(pin VAUXP5 VAUXP5 input)
		(pin VAUXP4 VAUXP4 input)
		(pin VAUXP3 VAUXP3 input)
		(pin VAUXP2 VAUXP2 input)
		(pin VAUXP1 VAUXP1 input)
		(pin VAUXP0 VAUXP0 input)
		(pin VAUXN15 VAUXN15 input)
		(pin VAUXN14 VAUXN14 input)
		(pin VAUXN13 VAUXN13 input)
		(pin VAUXN12 VAUXN12 input)
		(pin VAUXN11 VAUXN11 input)
		(pin VAUXN10 VAUXN10 input)
		(pin VAUXN9 VAUXN9 input)
		(pin VAUXN8 VAUXN8 input)
		(pin VAUXN7 VAUXN7 input)
		(pin VAUXN6 VAUXN6 input)
		(pin VAUXN5 VAUXN5 input)
		(pin VAUXN4 VAUXN4 input)
		(pin VAUXN3 VAUXN3 input)
		(pin VAUXN2 VAUXN2 input)
		(pin VAUXN1 VAUXN1 input)
		(pin VAUXN0 VAUXN0 input)
		(pin TESTUPDATE TESTUPDATE input)
		(pin TESTTDI TESTTDI input)
		(pin TESTSIE TESTSIE input)
		(pin TESTSID TESTSID input)
		(pin TESTSIC TESTSIC input)
		(pin TESTSIB TESTSIB input)
		(pin TESTSIA TESTSIA input)
		(pin TESTSHIFT TESTSHIFT input)
		(pin TESTSEL TESTSEL input)
		(pin TESTSEE TESTSEE input)
		(pin TESTSED TESTSED input)
		(pin TESTSEC TESTSEC input)
		(pin TESTSEB TESTSEB input)
		(pin TESTSEA TESTSEA input)
		(pin TESTSCANRESET TESTSCANRESET input)
		(pin TESTSCANMODEE TESTSCANMODEE input)
		(pin TESTSCANMODED TESTSCANMODED input)
		(pin TESTSCANMODEC TESTSCANMODEC input)
		(pin TESTSCANMODEB TESTSCANMODEB input)
		(pin TESTSCANMODEA TESTSCANMODEA input)
		(pin TESTSCANCLKE TESTSCANCLKE input)
		(pin TESTSCANCLKD TESTSCANCLKD input)
		(pin TESTSCANCLKC TESTSCANCLKC input)
		(pin TESTSCANCLKB TESTSCANCLKB input)
		(pin TESTSCANCLKA TESTSCANCLKA input)
		(pin TESTRST TESTRST input)
		(pin TESTENJTAG TESTENJTAG input)
		(pin TESTDRCK TESTDRCK input)
		(pin TESTCAPTURE TESTCAPTURE input)
		(pin TESTADCIN19 TESTADCIN19 input)
		(pin TESTADCIN18 TESTADCIN18 input)
		(pin TESTADCIN17 TESTADCIN17 input)
		(pin TESTADCIN16 TESTADCIN16 input)
		(pin TESTADCIN15 TESTADCIN15 input)
		(pin TESTADCIN14 TESTADCIN14 input)
		(pin TESTADCIN13 TESTADCIN13 input)
		(pin TESTADCIN12 TESTADCIN12 input)
		(pin TESTADCIN11 TESTADCIN11 input)
		(pin TESTADCIN10 TESTADCIN10 input)
		(pin TESTADCIN9 TESTADCIN9 input)
		(pin TESTADCIN8 TESTADCIN8 input)
		(pin TESTADCIN7 TESTADCIN7 input)
		(pin TESTADCIN6 TESTADCIN6 input)
		(pin TESTADCIN5 TESTADCIN5 input)
		(pin TESTADCIN4 TESTADCIN4 input)
		(pin TESTADCIN3 TESTADCIN3 input)
		(pin TESTADCIN2 TESTADCIN2 input)
		(pin TESTADCIN1 TESTADCIN1 input)
		(pin TESTADCIN0 TESTADCIN0 input)
		(pin TESTADCCLK3 TESTADCCLK3 input)
		(pin TESTADCCLK2 TESTADCCLK2 input)
		(pin TESTADCCLK1 TESTADCCLK1 input)
		(pin TESTADCCLK0 TESTADCCLK0 input)
		(pin RESET RESET input)
		(pin DWE DWE input)
		(pin DI15 DI15 input)
		(pin DI14 DI14 input)
		(pin DI13 DI13 input)
		(pin DI12 DI12 input)
		(pin DI11 DI11 input)
		(pin DI10 DI10 input)
		(pin DI9 DI9 input)
		(pin DI8 DI8 input)
		(pin DI7 DI7 input)
		(pin DI6 DI6 input)
		(pin DI5 DI5 input)
		(pin DI4 DI4 input)
		(pin DI3 DI3 input)
		(pin DI2 DI2 input)
		(pin DI1 DI1 input)
		(pin DI0 DI0 input)
		(pin DEN DEN input)
		(pin DCLK DCLK input)
		(pin DADDR6 DADDR6 input)
		(pin DADDR5 DADDR5 input)
		(pin DADDR4 DADDR4 input)
		(pin DADDR3 DADDR3 input)
		(pin DADDR2 DADDR2 input)
		(pin DADDR1 DADDR1 input)
		(pin DADDR0 DADDR0 input)
		(pin CONVSTCLK CONVSTCLK input)
		(pin CONVST CONVST input)
		(pin TESTTDO TESTTDO output)
		(pin TESTSOE TESTSOE output)
		(pin TESTSOD TESTSOD output)
		(pin TESTSOC TESTSOC output)
		(pin TESTSOB TESTSOB output)
		(pin TESTSOA TESTSOA output)
		(pin TESTDB15 TESTDB15 output)
		(pin TESTDB14 TESTDB14 output)
		(pin TESTDB13 TESTDB13 output)
		(pin TESTDB12 TESTDB12 output)
		(pin TESTDB11 TESTDB11 output)
		(pin TESTDB10 TESTDB10 output)
		(pin TESTDB9 TESTDB9 output)
		(pin TESTDB8 TESTDB8 output)
		(pin TESTDB7 TESTDB7 output)
		(pin TESTDB6 TESTDB6 output)
		(pin TESTDB5 TESTDB5 output)
		(pin TESTDB4 TESTDB4 output)
		(pin TESTDB3 TESTDB3 output)
		(pin TESTDB2 TESTDB2 output)
		(pin TESTDB1 TESTDB1 output)
		(pin TESTDB0 TESTDB0 output)
		(pin TESTADCOUT19 TESTADCOUT19 output)
		(pin TESTADCOUT18 TESTADCOUT18 output)
		(pin TESTADCOUT17 TESTADCOUT17 output)
		(pin TESTADCOUT16 TESTADCOUT16 output)
		(pin TESTADCOUT15 TESTADCOUT15 output)
		(pin TESTADCOUT14 TESTADCOUT14 output)
		(pin TESTADCOUT13 TESTADCOUT13 output)
		(pin TESTADCOUT12 TESTADCOUT12 output)
		(pin TESTADCOUT11 TESTADCOUT11 output)
		(pin TESTADCOUT10 TESTADCOUT10 output)
		(pin TESTADCOUT9 TESTADCOUT9 output)
		(pin TESTADCOUT8 TESTADCOUT8 output)
		(pin TESTADCOUT7 TESTADCOUT7 output)
		(pin TESTADCOUT6 TESTADCOUT6 output)
		(pin TESTADCOUT5 TESTADCOUT5 output)
		(pin TESTADCOUT4 TESTADCOUT4 output)
		(pin TESTADCOUT3 TESTADCOUT3 output)
		(pin TESTADCOUT2 TESTADCOUT2 output)
		(pin TESTADCOUT1 TESTADCOUT1 output)
		(pin TESTADCOUT0 TESTADCOUT0 output)
		(pin OT OT output)
		(pin JTAGMODIFIED JTAGMODIFIED output)
		(pin JTAGLOCKED JTAGLOCKED output)
		(pin JTAGBUSY JTAGBUSY output)
		(pin EOS EOS output)
		(pin EOC EOC output)
		(pin DRDY DRDY output)
		(pin DO15 DO15 output)
		(pin DO14 DO14 output)
		(pin DO13 DO13 output)
		(pin DO12 DO12 output)
		(pin DO11 DO11 output)
		(pin DO10 DO10 output)
		(pin DO9 DO9 output)
		(pin DO8 DO8 output)
		(pin DO7 DO7 output)
		(pin DO6 DO6 output)
		(pin DO5 DO5 output)
		(pin DO4 DO4 output)
		(pin DO3 DO3 output)
		(pin DO2 DO2 output)
		(pin DO1 DO1 output)
		(pin DO0 DO0 output)
		(pin CHANNEL4 CHANNEL4 output)
		(pin CHANNEL3 CHANNEL3 output)
		(pin CHANNEL2 CHANNEL2 output)
		(pin CHANNEL1 CHANNEL1 output)
		(pin CHANNEL0 CHANNEL0 output)
		(pin BUSY BUSY output)
		(pin ALM2 ALM2 output)
		(pin ALM1 ALM1 output)
		(pin ALM0 ALM0 output)
		(element VAUXN3 1
			(pin VAUXN3 output)
			(conn VAUXN3 VAUXN3 ==> SYSMON VAUXN3)
		)
		(element DADDR4 1
			(pin DADDR4 output)
			(conn DADDR4 DADDR4 ==> SYSMON DADDR4)
		)
		(element TESTADCCLK3 1
			(pin TESTADCCLK3 output)
			(conn TESTADCCLK3 TESTADCCLK3 ==> SYSMON TESTADCCLK3)
		)
		(element DO13 1
			(pin DO13 input)
			(conn DO13 DO13 <== SYSMON DO13)
		)
		(element DI9 1
			(pin DI9 output)
			(conn DI9 DI9 ==> SYSMON DI9)
		)
		(element DI11 1
			(pin DI11 output)
			(conn DI11 DI11 ==> SYSMON DI11)
		)
		(element DI14 1
			(pin DI14 output)
			(conn DI14 DI14 ==> SYSMON DI14)
		)
		(element TESTTDO 1
			(pin TESTTDO input)
			(conn TESTTDO TESTTDO <== SYSMON TESTTDO)
		)
		(element DRDY 1
			(pin DRDY input)
			(conn DRDY DRDY <== SYSMON DRDY)
		)
		(element TESTADCOUT13 1
			(pin TESTADCOUT13 input)
			(conn TESTADCOUT13 TESTADCOUT13 <== SYSMON TESTADCOUT13)
		)
		(element TESTDB8 1
			(pin TESTDB8 input)
			(conn TESTDB8 TESTDB8 <== SYSMON TESTDB8)
		)
		(element VAUXP13 1
			(pin VAUXP13 output)
			(conn VAUXP13 VAUXP13 ==> SYSMON VAUXP13)
		)
		(element TESTADCIN6 1
			(pin TESTADCIN6 output)
			(conn TESTADCIN6 TESTADCIN6 ==> SYSMON TESTADCIN6)
		)
		(element TESTSCANMODEA 1
			(pin TESTSCANMODEA output)
			(conn TESTSCANMODEA TESTSCANMODEA ==> SYSMON TESTSCANMODEA)
		)
		(element TESTSCANMODEB 1
			(pin TESTSCANMODEB output)
			(conn TESTSCANMODEB TESTSCANMODEB ==> SYSMON TESTSCANMODEB)
		)
		(element TESTENJTAG 1
			(pin TESTENJTAG output)
			(conn TESTENJTAG TESTENJTAG ==> SYSMON TESTENJTAG)
		)
		(element DI8 1
			(pin DI8 output)
			(conn DI8 DI8 ==> SYSMON DI8)
		)
		(element VAUXN9 1
			(pin VAUXN9 output)
			(conn VAUXN9 VAUXN9 ==> SYSMON VAUXN9)
		)
		(element TESTDB10 1
			(pin TESTDB10 input)
			(conn TESTDB10 TESTDB10 <== SYSMON TESTDB10)
		)
		(element DI5 1
			(pin DI5 output)
			(conn DI5 DI5 ==> SYSMON DI5)
		)
		(element TESTADCOUT9 1
			(pin TESTADCOUT9 input)
			(conn TESTADCOUT9 TESTADCOUT9 <== SYSMON TESTADCOUT9)
		)
		(element TESTADCOUT3 1
			(pin TESTADCOUT3 input)
			(conn TESTADCOUT3 TESTADCOUT3 <== SYSMON TESTADCOUT3)
		)
		(element ALM2 1
			(pin ALM2 input)
			(conn ALM2 ALM2 <== SYSMON ALM2)
		)
		(element TESTDB1 1
			(pin TESTDB1 input)
			(conn TESTDB1 TESTDB1 <== SYSMON TESTDB1)
		)
		(element TESTSIE 1
			(pin TESTSIE output)
			(conn TESTSIE TESTSIE ==> SYSMON TESTSIE)
		)
		(element CHANNEL2 1
			(pin CHANNEL2 input)
			(conn CHANNEL2 CHANNEL2 <== SYSMON CHANNEL2)
		)
		(element DCLK 1
			(pin DCLK output)
			(conn DCLK DCLK ==> DCLKINV DCLK_B)
			(conn DCLK DCLK ==> DCLKINV DCLK)
		)
		(element DI0 1
			(pin DI0 output)
			(conn DI0 DI0 ==> SYSMON DI0)
		)
		(element TESTADCCLK1 1
			(pin TESTADCCLK1 output)
			(conn TESTADCCLK1 TESTADCCLK1 ==> SYSMON TESTADCCLK1)
		)
		(element CHANNEL4 1
			(pin CHANNEL4 input)
			(conn CHANNEL4 CHANNEL4 <== SYSMON CHANNEL4)
		)
		(element TESTADCIN10 1
			(pin TESTADCIN10 output)
			(conn TESTADCIN10 TESTADCIN10 ==> SYSMON TESTADCIN10)
		)
		(element TESTADCOUT4 1
			(pin TESTADCOUT4 input)
			(conn TESTADCOUT4 TESTADCOUT4 <== SYSMON TESTADCOUT4)
		)
		(element DO2 1
			(pin DO2 input)
			(conn DO2 DO2 <== SYSMON DO2)
		)
		(element TESTSCANCLKB 1
			(pin TESTSCANCLKB output)
			(conn TESTSCANCLKB TESTSCANCLKB ==> SYSMON TESTSCANCLKB)
		)
		(element TESTDB5 1
			(pin TESTDB5 input)
			(conn TESTDB5 TESTDB5 <== SYSMON TESTDB5)
		)
		(element DADDR1 1
			(pin DADDR1 output)
			(conn DADDR1 DADDR1 ==> SYSMON DADDR1)
		)
		(element TESTADCIN18 1
			(pin TESTADCIN18 output)
			(conn TESTADCIN18 TESTADCIN18 ==> SYSMON TESTADCIN18)
		)
		(element TESTSCANCLKC 1
			(pin TESTSCANCLKC output)
			(conn TESTSCANCLKC TESTSCANCLKC ==> SYSMON TESTSCANCLKC)
		)
		(element DI1 1
			(pin DI1 output)
			(conn DI1 DI1 ==> SYSMON DI1)
		)
		(element TESTADCOUT16 1
			(pin TESTADCOUT16 input)
			(conn TESTADCOUT16 TESTADCOUT16 <== SYSMON TESTADCOUT16)
		)
		(element TESTSCANRESET 1
			(pin TESTSCANRESET output)
			(conn TESTSCANRESET TESTSCANRESET ==> SYSMON TESTSCANRESET)
		)
		(element VAUXP9 1
			(pin VAUXP9 output)
			(conn VAUXP9 VAUXP9 ==> SYSMON VAUXP9)
		)
		(element TESTSOB 1
			(pin TESTSOB input)
			(conn TESTSOB TESTSOB <== SYSMON TESTSOB)
		)
		(element SYSMON 190 # BEL
			(pin VP input)
			(pin VN input)
			(pin VAUXP15 input)
			(pin VAUXP14 input)
			(pin VAUXP13 input)
			(pin VAUXP12 input)
			(pin VAUXP11 input)
			(pin VAUXP10 input)
			(pin VAUXP9 input)
			(pin VAUXP8 input)
			(pin VAUXP7 input)
			(pin VAUXP6 input)
			(pin VAUXP5 input)
			(pin VAUXP4 input)
			(pin VAUXP3 input)
			(pin VAUXP2 input)
			(pin VAUXP1 input)
			(pin VAUXP0 input)
			(pin VAUXN15 input)
			(pin VAUXN14 input)
			(pin VAUXN13 input)
			(pin VAUXN12 input)
			(pin VAUXN11 input)
			(pin VAUXN10 input)
			(pin VAUXN9 input)
			(pin VAUXN8 input)
			(pin VAUXN7 input)
			(pin VAUXN6 input)
			(pin VAUXN5 input)
			(pin VAUXN4 input)
			(pin VAUXN3 input)
			(pin VAUXN2 input)
			(pin VAUXN1 input)
			(pin VAUXN0 input)
			(pin TESTUPDATE input)
			(pin TESTTDO output)
			(pin TESTTDI input)
			(pin TESTSOE output)
			(pin TESTSOD output)
			(pin TESTSOC output)
			(pin TESTSOB output)
			(pin TESTSOA output)
			(pin TESTSIE input)
			(pin TESTSID input)
			(pin TESTSIC input)
			(pin TESTSIB input)
			(pin TESTSIA input)
			(pin TESTSHIFT input)
			(pin TESTSEL input)
			(pin TESTSEE input)
			(pin TESTSED input)
			(pin TESTSEC input)
			(pin TESTSEB input)
			(pin TESTSEA input)
			(pin TESTSCANRESET input)
			(pin TESTSCANMODEE input)
			(pin TESTSCANMODED input)
			(pin TESTSCANMODEC input)
			(pin TESTSCANMODEB input)
			(pin TESTSCANMODEA input)
			(pin TESTSCANCLKE input)
			(pin TESTSCANCLKD input)
			(pin TESTSCANCLKC input)
			(pin TESTSCANCLKB input)
			(pin TESTSCANCLKA input)
			(pin TESTRST input)
			(pin TESTENJTAG input)
			(pin TESTDRCK input)
			(pin TESTDB15 output)
			(pin TESTDB14 output)
			(pin TESTDB13 output)
			(pin TESTDB12 output)
			(pin TESTDB11 output)
			(pin TESTDB10 output)
			(pin TESTDB9 output)
			(pin TESTDB8 output)
			(pin TESTDB7 output)
			(pin TESTDB6 output)
			(pin TESTDB5 output)
			(pin TESTDB4 output)
			(pin TESTDB3 output)
			(pin TESTDB2 output)
			(pin TESTDB1 output)
			(pin TESTDB0 output)
			(pin TESTCAPTURE input)
			(pin TESTADCOUT19 output)
			(pin TESTADCOUT18 output)
			(pin TESTADCOUT17 output)
			(pin TESTADCOUT16 output)
			(pin TESTADCOUT15 output)
			(pin TESTADCOUT14 output)
			(pin TESTADCOUT13 output)
			(pin TESTADCOUT12 output)
			(pin TESTADCOUT11 output)
			(pin TESTADCOUT10 output)
			(pin TESTADCOUT9 output)
			(pin TESTADCOUT8 output)
			(pin TESTADCOUT7 output)
			(pin TESTADCOUT6 output)
			(pin TESTADCOUT5 output)
			(pin TESTADCOUT4 output)
			(pin TESTADCOUT3 output)
			(pin TESTADCOUT2 output)
			(pin TESTADCOUT1 output)
			(pin TESTADCOUT0 output)
			(pin TESTADCIN19 input)
			(pin TESTADCIN18 input)
			(pin TESTADCIN17 input)
			(pin TESTADCIN16 input)
			(pin TESTADCIN15 input)
			(pin TESTADCIN14 input)
			(pin TESTADCIN13 input)
			(pin TESTADCIN12 input)
			(pin TESTADCIN11 input)
			(pin TESTADCIN10 input)
			(pin TESTADCIN9 input)
			(pin TESTADCIN8 input)
			(pin TESTADCIN7 input)
			(pin TESTADCIN6 input)
			(pin TESTADCIN5 input)
			(pin TESTADCIN4 input)
			(pin TESTADCIN3 input)
			(pin TESTADCIN2 input)
			(pin TESTADCIN1 input)
			(pin TESTADCIN0 input)
			(pin TESTADCCLK3 input)
			(pin TESTADCCLK2 input)
			(pin TESTADCCLK1 input)
			(pin TESTADCCLK0 input)
			(pin RESET input)
			(pin OT output)
			(pin JTAGMODIFIED output)
			(pin JTAGLOCKED output)
			(pin JTAGBUSY output)
			(pin EOS output)
			(pin EOC output)
			(pin DWE input)
			(pin DRDY output)
			(pin DO15 output)
			(pin DO14 output)
			(pin DO13 output)
			(pin DO12 output)
			(pin DO11 output)
			(pin DO10 output)
			(pin DO9 output)
			(pin DO8 output)
			(pin DO7 output)
			(pin DO6 output)
			(pin DO5 output)
			(pin DO4 output)
			(pin DO3 output)
			(pin DO2 output)
			(pin DO1 output)
			(pin DO0 output)
			(pin DI15 input)
			(pin DI14 input)
			(pin DI13 input)
			(pin DI12 input)
			(pin DI11 input)
			(pin DI10 input)
			(pin DI9 input)
			(pin DI8 input)
			(pin DI7 input)
			(pin DI6 input)
			(pin DI5 input)
			(pin DI4 input)
			(pin DI3 input)
			(pin DI2 input)
			(pin DI1 input)
			(pin DI0 input)
			(pin DEN input)
			(pin DCLK input)
			(pin DADDR6 input)
			(pin DADDR5 input)
			(pin DADDR4 input)
			(pin DADDR3 input)
			(pin DADDR2 input)
			(pin DADDR1 input)
			(pin DADDR0 input)
			(pin CONVSTCLK input)
			(pin CONVST input)
			(pin CHANNEL4 output)
			(pin CHANNEL3 output)
			(pin CHANNEL2 output)
			(pin CHANNEL1 output)
			(pin CHANNEL0 output)
			(pin BUSY output)
			(pin ALM2 output)
			(pin ALM1 output)
			(pin ALM0 output)
			(conn SYSMON TESTTDO ==> TESTTDO TESTTDO)
			(conn SYSMON TESTSOE ==> TESTSOE TESTSOE)
			(conn SYSMON TESTSOD ==> TESTSOD TESTSOD)
			(conn SYSMON TESTSOC ==> TESTSOC TESTSOC)
			(conn SYSMON TESTSOB ==> TESTSOB TESTSOB)
			(conn SYSMON TESTSOA ==> TESTSOA TESTSOA)
			(conn SYSMON TESTDB15 ==> TESTDB15 TESTDB15)
			(conn SYSMON TESTDB14 ==> TESTDB14 TESTDB14)
			(conn SYSMON TESTDB13 ==> TESTDB13 TESTDB13)
			(conn SYSMON TESTDB12 ==> TESTDB12 TESTDB12)
			(conn SYSMON TESTDB11 ==> TESTDB11 TESTDB11)
			(conn SYSMON TESTDB10 ==> TESTDB10 TESTDB10)
			(conn SYSMON TESTDB9 ==> TESTDB9 TESTDB9)
			(conn SYSMON TESTDB8 ==> TESTDB8 TESTDB8)
			(conn SYSMON TESTDB7 ==> TESTDB7 TESTDB7)
			(conn SYSMON TESTDB6 ==> TESTDB6 TESTDB6)
			(conn SYSMON TESTDB5 ==> TESTDB5 TESTDB5)
			(conn SYSMON TESTDB4 ==> TESTDB4 TESTDB4)
			(conn SYSMON TESTDB3 ==> TESTDB3 TESTDB3)
			(conn SYSMON TESTDB2 ==> TESTDB2 TESTDB2)
			(conn SYSMON TESTDB1 ==> TESTDB1 TESTDB1)
			(conn SYSMON TESTDB0 ==> TESTDB0 TESTDB0)
			(conn SYSMON TESTADCOUT19 ==> TESTADCOUT19 TESTADCOUT19)
			(conn SYSMON TESTADCOUT18 ==> TESTADCOUT18 TESTADCOUT18)
			(conn SYSMON TESTADCOUT17 ==> TESTADCOUT17 TESTADCOUT17)
			(conn SYSMON TESTADCOUT16 ==> TESTADCOUT16 TESTADCOUT16)
			(conn SYSMON TESTADCOUT15 ==> TESTADCOUT15 TESTADCOUT15)
			(conn SYSMON TESTADCOUT14 ==> TESTADCOUT14 TESTADCOUT14)
			(conn SYSMON TESTADCOUT13 ==> TESTADCOUT13 TESTADCOUT13)
			(conn SYSMON TESTADCOUT12 ==> TESTADCOUT12 TESTADCOUT12)
			(conn SYSMON TESTADCOUT11 ==> TESTADCOUT11 TESTADCOUT11)
			(conn SYSMON TESTADCOUT10 ==> TESTADCOUT10 TESTADCOUT10)
			(conn SYSMON TESTADCOUT9 ==> TESTADCOUT9 TESTADCOUT9)
			(conn SYSMON TESTADCOUT8 ==> TESTADCOUT8 TESTADCOUT8)
			(conn SYSMON TESTADCOUT7 ==> TESTADCOUT7 TESTADCOUT7)
			(conn SYSMON TESTADCOUT6 ==> TESTADCOUT6 TESTADCOUT6)
			(conn SYSMON TESTADCOUT5 ==> TESTADCOUT5 TESTADCOUT5)
			(conn SYSMON TESTADCOUT4 ==> TESTADCOUT4 TESTADCOUT4)
			(conn SYSMON TESTADCOUT3 ==> TESTADCOUT3 TESTADCOUT3)
			(conn SYSMON TESTADCOUT2 ==> TESTADCOUT2 TESTADCOUT2)
			(conn SYSMON TESTADCOUT1 ==> TESTADCOUT1 TESTADCOUT1)
			(conn SYSMON TESTADCOUT0 ==> TESTADCOUT0 TESTADCOUT0)
			(conn SYSMON OT ==> OT OT)
			(conn SYSMON JTAGMODIFIED ==> JTAGMODIFIED JTAGMODIFIED)
			(conn SYSMON JTAGLOCKED ==> JTAGLOCKED JTAGLOCKED)
			(conn SYSMON JTAGBUSY ==> JTAGBUSY JTAGBUSY)
			(conn SYSMON EOS ==> EOS EOS)
			(conn SYSMON EOC ==> EOC EOC)
			(conn SYSMON DRDY ==> DRDY DRDY)
			(conn SYSMON DO15 ==> DO15 DO15)
			(conn SYSMON DO14 ==> DO14 DO14)
			(conn SYSMON DO13 ==> DO13 DO13)
			(conn SYSMON DO12 ==> DO12 DO12)
			(conn SYSMON DO11 ==> DO11 DO11)
			(conn SYSMON DO10 ==> DO10 DO10)
			(conn SYSMON DO9 ==> DO9 DO9)
			(conn SYSMON DO8 ==> DO8 DO8)
			(conn SYSMON DO7 ==> DO7 DO7)
			(conn SYSMON DO6 ==> DO6 DO6)
			(conn SYSMON DO5 ==> DO5 DO5)
			(conn SYSMON DO4 ==> DO4 DO4)
			(conn SYSMON DO3 ==> DO3 DO3)
			(conn SYSMON DO2 ==> DO2 DO2)
			(conn SYSMON DO1 ==> DO1 DO1)
			(conn SYSMON DO0 ==> DO0 DO0)
			(conn SYSMON CHANNEL4 ==> CHANNEL4 CHANNEL4)
			(conn SYSMON CHANNEL3 ==> CHANNEL3 CHANNEL3)
			(conn SYSMON CHANNEL2 ==> CHANNEL2 CHANNEL2)
			(conn SYSMON CHANNEL1 ==> CHANNEL1 CHANNEL1)
			(conn SYSMON CHANNEL0 ==> CHANNEL0 CHANNEL0)
			(conn SYSMON BUSY ==> BUSY BUSY)
			(conn SYSMON ALM2 ==> ALM2 ALM2)
			(conn SYSMON ALM1 ==> ALM1 ALM1)
			(conn SYSMON ALM0 ==> ALM0 ALM0)
			(conn SYSMON VP <== VP VP)
			(conn SYSMON VN <== VN VN)
			(conn SYSMON VAUXP15 <== VAUXP15 VAUXP15)
			(conn SYSMON VAUXP14 <== VAUXP14 VAUXP14)
			(conn SYSMON VAUXP13 <== VAUXP13 VAUXP13)
			(conn SYSMON VAUXP12 <== VAUXP12 VAUXP12)
			(conn SYSMON VAUXP11 <== VAUXP11 VAUXP11)
			(conn SYSMON VAUXP10 <== VAUXP10 VAUXP10)
			(conn SYSMON VAUXP9 <== VAUXP9 VAUXP9)
			(conn SYSMON VAUXP8 <== VAUXP8 VAUXP8)
			(conn SYSMON VAUXP7 <== VAUXP7 VAUXP7)
			(conn SYSMON VAUXP6 <== VAUXP6 VAUXP6)
			(conn SYSMON VAUXP5 <== VAUXP5 VAUXP5)
			(conn SYSMON VAUXP4 <== VAUXP4 VAUXP4)
			(conn SYSMON VAUXP3 <== VAUXP3 VAUXP3)
			(conn SYSMON VAUXP2 <== VAUXP2 VAUXP2)
			(conn SYSMON VAUXP1 <== VAUXP1 VAUXP1)
			(conn SYSMON VAUXP0 <== VAUXP0 VAUXP0)
			(conn SYSMON VAUXN15 <== VAUXN15 VAUXN15)
			(conn SYSMON VAUXN14 <== VAUXN14 VAUXN14)
			(conn SYSMON VAUXN13 <== VAUXN13 VAUXN13)
			(conn SYSMON VAUXN12 <== VAUXN12 VAUXN12)
			(conn SYSMON VAUXN11 <== VAUXN11 VAUXN11)
			(conn SYSMON VAUXN10 <== VAUXN10 VAUXN10)
			(conn SYSMON VAUXN9 <== VAUXN9 VAUXN9)
			(conn SYSMON VAUXN8 <== VAUXN8 VAUXN8)
			(conn SYSMON VAUXN7 <== VAUXN7 VAUXN7)
			(conn SYSMON VAUXN6 <== VAUXN6 VAUXN6)
			(conn SYSMON VAUXN5 <== VAUXN5 VAUXN5)
			(conn SYSMON VAUXN4 <== VAUXN4 VAUXN4)
			(conn SYSMON VAUXN3 <== VAUXN3 VAUXN3)
			(conn SYSMON VAUXN2 <== VAUXN2 VAUXN2)
			(conn SYSMON VAUXN1 <== VAUXN1 VAUXN1)
			(conn SYSMON VAUXN0 <== VAUXN0 VAUXN0)
			(conn SYSMON TESTUPDATE <== TESTUPDATE TESTUPDATE)
			(conn SYSMON TESTTDI <== TESTTDI TESTTDI)
			(conn SYSMON TESTSIE <== TESTSIE TESTSIE)
			(conn SYSMON TESTSID <== TESTSID TESTSID)
			(conn SYSMON TESTSIC <== TESTSIC TESTSIC)
			(conn SYSMON TESTSIB <== TESTSIB TESTSIB)
			(conn SYSMON TESTSIA <== TESTSIA TESTSIA)
			(conn SYSMON TESTSHIFT <== TESTSHIFT TESTSHIFT)
			(conn SYSMON TESTSEL <== TESTSEL TESTSEL)
			(conn SYSMON TESTSEE <== TESTSEE TESTSEE)
			(conn SYSMON TESTSED <== TESTSED TESTSED)
			(conn SYSMON TESTSEC <== TESTSEC TESTSEC)
			(conn SYSMON TESTSEB <== TESTSEB TESTSEB)
			(conn SYSMON TESTSEA <== TESTSEA TESTSEA)
			(conn SYSMON TESTSCANRESET <== TESTSCANRESET TESTSCANRESET)
			(conn SYSMON TESTSCANMODEE <== TESTSCANMODEE TESTSCANMODEE)
			(conn SYSMON TESTSCANMODED <== TESTSCANMODED TESTSCANMODED)
			(conn SYSMON TESTSCANMODEC <== TESTSCANMODEC TESTSCANMODEC)
			(conn SYSMON TESTSCANMODEB <== TESTSCANMODEB TESTSCANMODEB)
			(conn SYSMON TESTSCANMODEA <== TESTSCANMODEA TESTSCANMODEA)
			(conn SYSMON TESTSCANCLKE <== TESTSCANCLKE TESTSCANCLKE)
			(conn SYSMON TESTSCANCLKD <== TESTSCANCLKD TESTSCANCLKD)
			(conn SYSMON TESTSCANCLKC <== TESTSCANCLKC TESTSCANCLKC)
			(conn SYSMON TESTSCANCLKB <== TESTSCANCLKB TESTSCANCLKB)
			(conn SYSMON TESTSCANCLKA <== TESTSCANCLKA TESTSCANCLKA)
			(conn SYSMON TESTRST <== TESTRST TESTRST)
			(conn SYSMON TESTENJTAG <== TESTENJTAG TESTENJTAG)
			(conn SYSMON TESTDRCK <== TESTDRCK TESTDRCK)
			(conn SYSMON TESTCAPTURE <== TESTCAPTURE TESTCAPTURE)
			(conn SYSMON TESTADCIN19 <== TESTADCIN19 TESTADCIN19)
			(conn SYSMON TESTADCIN18 <== TESTADCIN18 TESTADCIN18)
			(conn SYSMON TESTADCIN17 <== TESTADCIN17 TESTADCIN17)
			(conn SYSMON TESTADCIN16 <== TESTADCIN16 TESTADCIN16)
			(conn SYSMON TESTADCIN15 <== TESTADCIN15 TESTADCIN15)
			(conn SYSMON TESTADCIN14 <== TESTADCIN14 TESTADCIN14)
			(conn SYSMON TESTADCIN13 <== TESTADCIN13 TESTADCIN13)
			(conn SYSMON TESTADCIN12 <== TESTADCIN12 TESTADCIN12)
			(conn SYSMON TESTADCIN11 <== TESTADCIN11 TESTADCIN11)
			(conn SYSMON TESTADCIN10 <== TESTADCIN10 TESTADCIN10)
			(conn SYSMON TESTADCIN9 <== TESTADCIN9 TESTADCIN9)
			(conn SYSMON TESTADCIN8 <== TESTADCIN8 TESTADCIN8)
			(conn SYSMON TESTADCIN7 <== TESTADCIN7 TESTADCIN7)
			(conn SYSMON TESTADCIN6 <== TESTADCIN6 TESTADCIN6)
			(conn SYSMON TESTADCIN5 <== TESTADCIN5 TESTADCIN5)
			(conn SYSMON TESTADCIN4 <== TESTADCIN4 TESTADCIN4)
			(conn SYSMON TESTADCIN3 <== TESTADCIN3 TESTADCIN3)
			(conn SYSMON TESTADCIN2 <== TESTADCIN2 TESTADCIN2)
			(conn SYSMON TESTADCIN1 <== TESTADCIN1 TESTADCIN1)
			(conn SYSMON TESTADCIN0 <== TESTADCIN0 TESTADCIN0)
			(conn SYSMON TESTADCCLK3 <== TESTADCCLK3 TESTADCCLK3)
			(conn SYSMON TESTADCCLK2 <== TESTADCCLK2 TESTADCCLK2)
			(conn SYSMON TESTADCCLK1 <== TESTADCCLK1 TESTADCCLK1)
			(conn SYSMON TESTADCCLK0 <== TESTADCCLK0 TESTADCCLK0)
			(conn SYSMON RESET <== RESET RESET)
			(conn SYSMON DWE <== DWE DWE)
			(conn SYSMON DI15 <== DI15 DI15)
			(conn SYSMON DI14 <== DI14 DI14)
			(conn SYSMON DI13 <== DI13 DI13)
			(conn SYSMON DI12 <== DI12 DI12)
			(conn SYSMON DI11 <== DI11 DI11)
			(conn SYSMON DI10 <== DI10 DI10)
			(conn SYSMON DI9 <== DI9 DI9)
			(conn SYSMON DI8 <== DI8 DI8)
			(conn SYSMON DI7 <== DI7 DI7)
			(conn SYSMON DI6 <== DI6 DI6)
			(conn SYSMON DI5 <== DI5 DI5)
			(conn SYSMON DI4 <== DI4 DI4)
			(conn SYSMON DI3 <== DI3 DI3)
			(conn SYSMON DI2 <== DI2 DI2)
			(conn SYSMON DI1 <== DI1 DI1)
			(conn SYSMON DI0 <== DI0 DI0)
			(conn SYSMON DEN <== DEN DEN)
			(conn SYSMON DCLK <== DCLKINV OUT)
			(conn SYSMON DADDR6 <== DADDR6 DADDR6)
			(conn SYSMON DADDR5 <== DADDR5 DADDR5)
			(conn SYSMON DADDR4 <== DADDR4 DADDR4)
			(conn SYSMON DADDR3 <== DADDR3 DADDR3)
			(conn SYSMON DADDR2 <== DADDR2 DADDR2)
			(conn SYSMON DADDR1 <== DADDR1 DADDR1)
			(conn SYSMON DADDR0 <== DADDR0 DADDR0)
			(conn SYSMON CONVSTCLK <== CONVSTCLKINV OUT)
			(conn SYSMON CONVST <== CONVST CONVST)
		)
		(element DO6 1
			(pin DO6 input)
			(conn DO6 DO6 <== SYSMON DO6)
		)
		(element TESTADCIN0 1
			(pin TESTADCIN0 output)
			(conn TESTADCIN0 TESTADCIN0 ==> SYSMON TESTADCIN0)
		)
		(element TESTSEE 1
			(pin TESTSEE output)
			(conn TESTSEE TESTSEE ==> SYSMON TESTSEE)
		)
		(element VAUXP5 1
			(pin VAUXP5 output)
			(conn VAUXP5 VAUXP5 ==> SYSMON VAUXP5)
		)
		(element TESTADCIN14 1
			(pin TESTADCIN14 output)
			(conn TESTADCIN14 TESTADCIN14 ==> SYSMON TESTADCIN14)
		)
		(element RESET 1
			(pin RESET output)
			(conn RESET RESET ==> SYSMON RESET)
		)
		(element VAUXN13 1
			(pin VAUXN13 output)
			(conn VAUXN13 VAUXN13 ==> SYSMON VAUXN13)
		)
		(element TESTDB13 1
			(pin TESTDB13 input)
			(conn TESTDB13 TESTDB13 <== SYSMON TESTDB13)
		)
		(element TESTADCOUT12 1
			(pin TESTADCOUT12 input)
			(conn TESTADCOUT12 TESTADCOUT12 <== SYSMON TESTADCOUT12)
		)
		(element DADDR6 1
			(pin DADDR6 output)
			(conn DADDR6 DADDR6 ==> SYSMON DADDR6)
		)
		(element DO14 1
			(pin DO14 input)
			(conn DO14 DO14 <== SYSMON DO14)
		)
		(element CONVSTCLK 1
			(pin CONVSTCLK output)
			(conn CONVSTCLK CONVSTCLK ==> CONVSTCLKINV CONVSTCLK_B)
			(conn CONVSTCLK CONVSTCLK ==> CONVSTCLKINV CONVSTCLK)
		)
		(element VAUXP7 1
			(pin VAUXP7 output)
			(conn VAUXP7 VAUXP7 ==> SYSMON VAUXP7)
		)
		(element TESTSIB 1
			(pin TESTSIB output)
			(conn TESTSIB TESTSIB ==> SYSMON TESTSIB)
		)
		(element DI2 1
			(pin DI2 output)
			(conn DI2 DI2 ==> SYSMON DI2)
		)
		(element TESTSID 1
			(pin TESTSID output)
			(conn TESTSID TESTSID ==> SYSMON TESTSID)
		)
		(element TESTADCIN13 1
			(pin TESTADCIN13 output)
			(conn TESTADCIN13 TESTADCIN13 ==> SYSMON TESTADCIN13)
		)
		(element VAUXP0 1
			(pin VAUXP0 output)
			(conn VAUXP0 VAUXP0 ==> SYSMON VAUXP0)
		)
		(element TESTTDI 1
			(pin TESTTDI output)
			(conn TESTTDI TESTTDI ==> SYSMON TESTTDI)
		)
		(element TESTSEL 1
			(pin TESTSEL output)
			(conn TESTSEL TESTSEL ==> SYSMON TESTSEL)
		)
		(element CHANNEL1 1
			(pin CHANNEL1 input)
			(conn CHANNEL1 CHANNEL1 <== SYSMON CHANNEL1)
		)
		(element VAUXN12 1
			(pin VAUXN12 output)
			(conn VAUXN12 VAUXN12 ==> SYSMON VAUXN12)
		)
		(element VAUXP4 1
			(pin VAUXP4 output)
			(conn VAUXP4 VAUXP4 ==> SYSMON VAUXP4)
		)
		(element TESTSCANMODEC 1
			(pin TESTSCANMODEC output)
			(conn TESTSCANMODEC TESTSCANMODEC ==> SYSMON TESTSCANMODEC)
		)
		(element DO8 1
			(pin DO8 input)
			(conn DO8 DO8 <== SYSMON DO8)
		)
		(element VAUXN4 1
			(pin VAUXN4 output)
			(conn VAUXN4 VAUXN4 ==> SYSMON VAUXN4)
		)
		(element TESTUPDATE 1
			(pin TESTUPDATE output)
			(conn TESTUPDATE TESTUPDATE ==> SYSMON TESTUPDATE)
		)
		(element VAUXP11 1
			(pin VAUXP11 output)
			(conn VAUXP11 VAUXP11 ==> SYSMON VAUXP11)
		)
		(element JTAGBUSY 1
			(pin JTAGBUSY input)
			(conn JTAGBUSY JTAGBUSY <== SYSMON JTAGBUSY)
		)
		(element TESTADCIN5 1
			(pin TESTADCIN5 output)
			(conn TESTADCIN5 TESTADCIN5 ==> SYSMON TESTADCIN5)
		)
		(element VAUXN10 1
			(pin VAUXN10 output)
			(conn VAUXN10 VAUXN10 ==> SYSMON VAUXN10)
		)
		(element DI13 1
			(pin DI13 output)
			(conn DI13 DI13 ==> SYSMON DI13)
		)
		(element DI6 1
			(pin DI6 output)
			(conn DI6 DI6 ==> SYSMON DI6)
		)
		(element TESTADCOUT0 1
			(pin TESTADCOUT0 input)
			(conn TESTADCOUT0 TESTADCOUT0 <== SYSMON TESTADCOUT0)
		)
		(element TESTDB2 1
			(pin TESTDB2 input)
			(conn TESTDB2 TESTDB2 <== SYSMON TESTDB2)
		)
		(element TESTSCANCLKD 1
			(pin TESTSCANCLKD output)
			(conn TESTSCANCLKD TESTSCANCLKD ==> SYSMON TESTSCANCLKD)
		)
		(element TESTADCOUT7 1
			(pin TESTADCOUT7 input)
			(conn TESTADCOUT7 TESTADCOUT7 <== SYSMON TESTADCOUT7)
		)
		(element VAUXP10 1
			(pin VAUXP10 output)
			(conn VAUXP10 VAUXP10 ==> SYSMON VAUXP10)
		)
		(element VAUXP8 1
			(pin VAUXP8 output)
			(conn VAUXP8 VAUXP8 ==> SYSMON VAUXP8)
		)
		(element TESTDRCK 1
			(pin TESTDRCK output)
			(conn TESTDRCK TESTDRCK ==> SYSMON TESTDRCK)
		)
		(element BUSY 1
			(pin BUSY input)
			(conn BUSY BUSY <== SYSMON BUSY)
		)
		(element DADDR5 1
			(pin DADDR5 output)
			(conn DADDR5 DADDR5 ==> SYSMON DADDR5)
		)
		(element TESTSCANMODED 1
			(pin TESTSCANMODED output)
			(conn TESTSCANMODED TESTSCANMODED ==> SYSMON TESTSCANMODED)
		)
		(element TESTSOC 1
			(pin TESTSOC input)
			(conn TESTSOC TESTSOC <== SYSMON TESTSOC)
		)
		(element TESTADCIN8 1
			(pin TESTADCIN8 output)
			(conn TESTADCIN8 TESTADCIN8 ==> SYSMON TESTADCIN8)
		)
		(element JTAGLOCKED 1
			(pin JTAGLOCKED input)
			(conn JTAGLOCKED JTAGLOCKED <== SYSMON JTAGLOCKED)
		)
		(element TESTADCIN15 1
			(pin TESTADCIN15 output)
			(conn TESTADCIN15 TESTADCIN15 ==> SYSMON TESTADCIN15)
		)
		(element DO1 1
			(pin DO1 input)
			(conn DO1 DO1 <== SYSMON DO1)
		)
		(element DO15 1
			(pin DO15 input)
			(conn DO15 DO15 <== SYSMON DO15)
		)
		(element TESTDB6 1
			(pin TESTDB6 input)
			(conn TESTDB6 TESTDB6 <== SYSMON TESTDB6)
		)
		(element ALM1 1
			(pin ALM1 input)
			(conn ALM1 ALM1 <== SYSMON ALM1)
		)
		(element TESTADCOUT17 1
			(pin TESTADCOUT17 input)
			(conn TESTADCOUT17 TESTADCOUT17 <== SYSMON TESTADCOUT17)
		)
		(element VAUXN15 1
			(pin VAUXN15 output)
			(conn VAUXN15 VAUXN15 ==> SYSMON VAUXN15)
		)
		(element VAUXN0 1
			(pin VAUXN0 output)
			(conn VAUXN0 VAUXN0 ==> SYSMON VAUXN0)
		)
		(element EOC 1
			(pin EOC input)
			(conn EOC EOC <== SYSMON EOC)
		)
		(element VAUXP15 1
			(pin VAUXP15 output)
			(conn VAUXP15 VAUXP15 ==> SYSMON VAUXP15)
		)
		(element TESTSEA 1
			(pin TESTSEA output)
			(conn TESTSEA TESTSEA ==> SYSMON TESTSEA)
		)
		(element TESTADCOUT11 1
			(pin TESTADCOUT11 input)
			(conn TESTADCOUT11 TESTADCOUT11 <== SYSMON TESTADCOUT11)
		)
		(element VAUXP2 1
			(pin VAUXP2 output)
			(conn VAUXP2 VAUXP2 ==> SYSMON VAUXP2)
		)
		(element TESTDB3 1
			(pin TESTDB3 input)
			(conn TESTDB3 TESTDB3 <== SYSMON TESTDB3)
		)
		(element DO5 1
			(pin DO5 input)
			(conn DO5 DO5 <== SYSMON DO5)
		)
		(element DI12 1
			(pin DI12 output)
			(conn DI12 DI12 ==> SYSMON DI12)
		)
		(element TESTADCIN12 1
			(pin TESTADCIN12 output)
			(conn TESTADCIN12 TESTADCIN12 ==> SYSMON TESTADCIN12)
		)
		(element DI7 1
			(pin DI7 output)
			(conn DI7 DI7 ==> SYSMON DI7)
		)
		(element DEN 1
			(pin DEN output)
			(conn DEN DEN ==> SYSMON DEN)
		)
		(element VAUXN7 1
			(pin VAUXN7 output)
			(conn VAUXN7 VAUXN7 ==> SYSMON VAUXN7)
		)
		(element TESTADCIN1 1
			(pin TESTADCIN1 output)
			(conn TESTADCIN1 TESTADCIN1 ==> SYSMON TESTADCIN1)
		)
		(element DI3 1
			(pin DI3 output)
			(conn DI3 DI3 ==> SYSMON DI3)
		)
		(element CHANNEL0 1
			(pin CHANNEL0 input)
			(conn CHANNEL0 CHANNEL0 <== SYSMON CHANNEL0)
		)
		(element OT 1
			(pin OT input)
			(conn OT OT <== SYSMON OT)
		)
		(element TESTSOA 1
			(pin TESTSOA input)
			(conn TESTSOA TESTSOA <== SYSMON TESTSOA)
		)
		(element VAUXP1 1
			(pin VAUXP1 output)
			(conn VAUXP1 VAUXP1 ==> SYSMON VAUXP1)
		)
		(element VAUXN14 1
			(pin VAUXN14 output)
			(conn VAUXN14 VAUXN14 ==> SYSMON VAUXN14)
		)
		(element VAUXP12 1
			(pin VAUXP12 output)
			(conn VAUXP12 VAUXP12 ==> SYSMON VAUXP12)
		)
		(element VAUXP6 1
			(pin VAUXP6 output)
			(conn VAUXP6 VAUXP6 ==> SYSMON VAUXP6)
		)
		(element TESTSOE 1
			(pin TESTSOE input)
			(conn TESTSOE TESTSOE <== SYSMON TESTSOE)
		)
		(element TESTADCIN16 1
			(pin TESTADCIN16 output)
			(conn TESTADCIN16 TESTADCIN16 ==> SYSMON TESTADCIN16)
		)
		(element TESTSHIFT 1
			(pin TESTSHIFT output)
			(conn TESTSHIFT TESTSHIFT ==> SYSMON TESTSHIFT)
		)
		(element TESTSIC 1
			(pin TESTSIC output)
			(conn TESTSIC TESTSIC ==> SYSMON TESTSIC)
		)
		(element VAUXN11 1
			(pin VAUXN11 output)
			(conn VAUXN11 VAUXN11 ==> SYSMON VAUXN11)
		)
		(element TESTDB7 1
			(pin TESTDB7 input)
			(conn TESTDB7 TESTDB7 <== SYSMON TESTDB7)
		)
		(element TESTDB12 1
			(pin TESTDB12 input)
			(conn TESTDB12 TESTDB12 <== SYSMON TESTDB12)
		)
		(element TESTCAPTURE 1
			(pin TESTCAPTURE output)
			(conn TESTCAPTURE TESTCAPTURE ==> SYSMON TESTCAPTURE)
		)
		(element JTAGMODIFIED 1
			(pin JTAGMODIFIED input)
			(conn JTAGMODIFIED JTAGMODIFIED <== SYSMON JTAGMODIFIED)
		)
		(element TESTADCOUT1 1
			(pin TESTADCOUT1 input)
			(conn TESTADCOUT1 TESTADCOUT1 <== SYSMON TESTADCOUT1)
		)
		(element TESTADCOUT8 1
			(pin TESTADCOUT8 input)
			(conn TESTADCOUT8 TESTADCOUT8 <== SYSMON TESTADCOUT8)
		)
		(element CONVSTCLKINV 3
			(pin CONVSTCLK_B input)
			(pin CONVSTCLK input)
			(pin OUT output)
			(cfg CONVSTCLK_B CONVSTCLK)
			(conn CONVSTCLKINV OUT ==> SYSMON CONVSTCLK)
			(conn CONVSTCLKINV CONVSTCLK_B <== CONVSTCLK CONVSTCLK)
			(conn CONVSTCLKINV CONVSTCLK <== CONVSTCLK CONVSTCLK)
		)
		(element VAUXN5 1
			(pin VAUXN5 output)
			(conn VAUXN5 VAUXN5 ==> SYSMON VAUXN5)
		)
		(element DO10 1
			(pin DO10 input)
			(conn DO10 DO10 <== SYSMON DO10)
		)
		(element TESTSEB 1
			(pin TESTSEB output)
			(conn TESTSEB TESTSEB ==> SYSMON TESTSEB)
		)
		(element TESTADCOUT2 1
			(pin TESTADCOUT2 input)
			(conn TESTADCOUT2 TESTADCOUT2 <== SYSMON TESTADCOUT2)
		)
		(element DI4 1
			(pin DI4 output)
			(conn DI4 DI4 ==> SYSMON DI4)
		)
		(element DO9 1
			(pin DO9 input)
			(conn DO9 DO9 <== SYSMON DO9)
		)
		(element TESTADCIN4 1
			(pin TESTADCIN4 output)
			(conn TESTADCIN4 TESTADCIN4 ==> SYSMON TESTADCIN4)
		)
		(element VN 1
			(pin VN output)
			(conn VN VN ==> SYSMON VN)
		)
		(element ALM0 1
			(pin ALM0 input)
			(conn ALM0 ALM0 <== SYSMON ALM0)
		)
		(element VAUXN1 1
			(pin VAUXN1 output)
			(conn VAUXN1 VAUXN1 ==> SYSMON VAUXN1)
		)
		(element TESTADCOUT18 1
			(pin TESTADCOUT18 input)
			(conn TESTADCOUT18 TESTADCOUT18 <== SYSMON TESTADCOUT18)
		)
		(element DWE 1
			(pin DWE output)
			(conn DWE DWE ==> SYSMON DWE)
		)
		(element DO11 1
			(pin DO11 input)
			(conn DO11 DO11 <== SYSMON DO11)
		)
		(element TESTSEC 1
			(pin TESTSEC output)
			(conn TESTSEC TESTSEC ==> SYSMON TESTSEC)
		)
		(element TESTADCOUT14 1
			(pin TESTADCOUT14 input)
			(conn TESTADCOUT14 TESTADCOUT14 <== SYSMON TESTADCOUT14)
		)
		(element DADDR2 1
			(pin DADDR2 output)
			(conn DADDR2 DADDR2 ==> SYSMON DADDR2)
		)
		(element CHANNEL3 1
			(pin CHANNEL3 input)
			(conn CHANNEL3 CHANNEL3 <== SYSMON CHANNEL3)
		)
		(element CONVST 1
			(pin CONVST output)
			(conn CONVST CONVST ==> SYSMON CONVST)
		)
		(element TESTSCANMODEE 1
			(pin TESTSCANMODEE output)
			(conn TESTSCANMODEE TESTSCANMODEE ==> SYSMON TESTSCANMODEE)
		)
		(element VAUXP3 1
			(pin VAUXP3 output)
			(conn VAUXP3 VAUXP3 ==> SYSMON VAUXP3)
		)
		(element TESTADCCLK2 1
			(pin TESTADCCLK2 output)
			(conn TESTADCCLK2 TESTADCCLK2 ==> SYSMON TESTADCCLK2)
		)
		(element TESTDB15 1
			(pin TESTDB15 input)
			(conn TESTDB15 TESTDB15 <== SYSMON TESTDB15)
		)
		(element TESTADCOUT6 1
			(pin TESTADCOUT6 input)
			(conn TESTADCOUT6 TESTADCOUT6 <== SYSMON TESTADCOUT6)
		)
		(element DADDR3 1
			(pin DADDR3 output)
			(conn DADDR3 DADDR3 ==> SYSMON DADDR3)
		)
		(element VAUXN8 1
			(pin VAUXN8 output)
			(conn VAUXN8 VAUXN8 ==> SYSMON VAUXN8)
		)
		(element DCLKINV 3
			(pin DCLK_B input)
			(pin DCLK input)
			(pin OUT output)
			(cfg DCLK_B DCLK)
			(conn DCLKINV OUT ==> SYSMON DCLK)
			(conn DCLKINV DCLK_B <== DCLK DCLK)
			(conn DCLKINV DCLK <== DCLK DCLK)
		)
		(element DI10 1
			(pin DI10 output)
			(conn DI10 DI10 ==> SYSMON DI10)
		)
		(element DO0 1
			(pin DO0 input)
			(conn DO0 DO0 <== SYSMON DO0)
		)
		(element TESTDB14 1
			(pin TESTDB14 input)
			(conn TESTDB14 TESTDB14 <== SYSMON TESTDB14)
		)
		(element VP 1
			(pin VP output)
			(conn VP VP ==> SYSMON VP)
		)
		(element DI15 1
			(pin DI15 output)
			(conn DI15 DI15 ==> SYSMON DI15)
		)
		(element TESTADCIN17 1
			(pin TESTADCIN17 output)
			(conn TESTADCIN17 TESTADCIN17 ==> SYSMON TESTADCIN17)
		)
		(element TESTADCIN7 1
			(pin TESTADCIN7 output)
			(conn TESTADCIN7 TESTADCIN7 ==> SYSMON TESTADCIN7)
		)
		(element TESTADCIN2 1
			(pin TESTADCIN2 output)
			(conn TESTADCIN2 TESTADCIN2 ==> SYSMON TESTADCIN2)
		)
		(element TESTSOD 1
			(pin TESTSOD input)
			(conn TESTSOD TESTSOD <== SYSMON TESTSOD)
		)
		(element TESTDB11 1
			(pin TESTDB11 input)
			(conn TESTDB11 TESTDB11 <== SYSMON TESTDB11)
		)
		(element VAUXP14 1
			(pin VAUXP14 output)
			(conn VAUXP14 VAUXP14 ==> SYSMON VAUXP14)
		)
		(element DO4 1
			(pin DO4 input)
			(conn DO4 DO4 <== SYSMON DO4)
		)
		(element TESTRST 1
			(pin TESTRST output)
			(conn TESTRST TESTRST ==> SYSMON TESTRST)
		)
		(element DO3 1
			(pin DO3 input)
			(conn DO3 DO3 <== SYSMON DO3)
		)
		(element EOS 1
			(pin EOS input)
			(conn EOS EOS <== SYSMON EOS)
		)
		(element TESTADCCLK0 1
			(pin TESTADCCLK0 output)
			(conn TESTADCCLK0 TESTADCCLK0 ==> SYSMON TESTADCCLK0)
		)
		(element TESTADCIN19 1
			(pin TESTADCIN19 output)
			(conn TESTADCIN19 TESTADCIN19 ==> SYSMON TESTADCIN19)
		)
		(element VAUXN6 1
			(pin VAUXN6 output)
			(conn VAUXN6 VAUXN6 ==> SYSMON VAUXN6)
		)
		(element TESTDB0 1
			(pin TESTDB0 input)
			(conn TESTDB0 TESTDB0 <== SYSMON TESTDB0)
		)
		(element TESTSIA 1
			(pin TESTSIA output)
			(conn TESTSIA TESTSIA ==> SYSMON TESTSIA)
		)
		(element TESTSCANCLKA 1
			(pin TESTSCANCLKA output)
			(conn TESTSCANCLKA TESTSCANCLKA ==> SYSMON TESTSCANCLKA)
		)
		(element TESTADCOUT5 1
			(pin TESTADCOUT5 input)
			(conn TESTADCOUT5 TESTADCOUT5 <== SYSMON TESTADCOUT5)
		)
		(element TESTADCOUT19 1
			(pin TESTADCOUT19 input)
			(conn TESTADCOUT19 TESTADCOUT19 <== SYSMON TESTADCOUT19)
		)
		(element TESTDB4 1
			(pin TESTDB4 input)
			(conn TESTDB4 TESTDB4 <== SYSMON TESTDB4)
		)
		(element VAUXN2 1
			(pin VAUXN2 output)
			(conn VAUXN2 VAUXN2 ==> SYSMON VAUXN2)
		)
		(element TESTADCIN3 1
			(pin TESTADCIN3 output)
			(conn TESTADCIN3 TESTADCIN3 ==> SYSMON TESTADCIN3)
		)
		(element TESTSCANCLKE 1
			(pin TESTSCANCLKE output)
			(conn TESTSCANCLKE TESTSCANCLKE ==> SYSMON TESTSCANCLKE)
		)
		(element TESTSED 1
			(pin TESTSED output)
			(conn TESTSED TESTSED ==> SYSMON TESTSED)
		)
		(element DO12 1
			(pin DO12 input)
			(conn DO12 DO12 <== SYSMON DO12)
		)
		(element DO7 1
			(pin DO7 input)
			(conn DO7 DO7 <== SYSMON DO7)
		)
		(element TESTADCOUT15 1
			(pin TESTADCOUT15 input)
			(conn TESTADCOUT15 TESTADCOUT15 <== SYSMON TESTADCOUT15)
		)
		(element TESTDB9 1
			(pin TESTDB9 input)
			(conn TESTDB9 TESTDB9 <== SYSMON TESTDB9)
		)
		(element DADDR0 1
			(pin DADDR0 output)
			(conn DADDR0 DADDR0 ==> SYSMON DADDR0)
		)
		(element TESTADCIN11 1
			(pin TESTADCIN11 output)
			(conn TESTADCIN11 TESTADCIN11 ==> SYSMON TESTADCIN11)
		)
		(element TESTADCOUT10 1
			(pin TESTADCOUT10 input)
			(conn TESTADCOUT10 TESTADCOUT10 <== SYSMON TESTADCOUT10)
		)
		(element TESTADCIN9 1
			(pin TESTADCIN9 output)
			(conn TESTADCIN9 TESTADCIN9 ==> SYSMON TESTADCIN9)
		)
	)
	(primitive_def TEMAC_SINGLE 335 374
		(pin TSTSIEMACI6 TSTSIEMACI6 input)
		(pin TSTSIEMACI5 TSTSIEMACI5 input)
		(pin TSTSIEMACI4 TSTSIEMACI4 input)
		(pin TSTSIEMACI3 TSTSIEMACI3 input)
		(pin TSTSIEMACI2 TSTSIEMACI2 input)
		(pin TSTSIEMACI1 TSTSIEMACI1 input)
		(pin TSTSIEMACI0 TSTSIEMACI0 input)
		(pin TSTSEEMACI TSTSEEMACI input)
		(pin TESTSELI TESTSELI input)
		(pin RESET RESET input)
		(pin PHYEMACTXGMIIMIICLKIN PHYEMACTXGMIIMIICLKIN input)
		(pin PHYEMACTXBUFERR PHYEMACTXBUFERR input)
		(pin PHYEMACSIGNALDET PHYEMACSIGNALDET input)
		(pin PHYEMACRXRUNDISP PHYEMACRXRUNDISP input)
		(pin PHYEMACRXNOTINTABLE PHYEMACRXNOTINTABLE input)
		(pin PHYEMACRXER PHYEMACRXER input)
		(pin PHYEMACRXDV PHYEMACRXDV input)
		(pin PHYEMACRXDISPERR PHYEMACRXDISPERR input)
		(pin PHYEMACRXD7 PHYEMACRXD7 input)
		(pin PHYEMACRXD6 PHYEMACRXD6 input)
		(pin PHYEMACRXD5 PHYEMACRXD5 input)
		(pin PHYEMACRXD4 PHYEMACRXD4 input)
		(pin PHYEMACRXD3 PHYEMACRXD3 input)
		(pin PHYEMACRXD2 PHYEMACRXD2 input)
		(pin PHYEMACRXD1 PHYEMACRXD1 input)
		(pin PHYEMACRXD0 PHYEMACRXD0 input)
		(pin PHYEMACRXCLKCORCNT2 PHYEMACRXCLKCORCNT2 input)
		(pin PHYEMACRXCLKCORCNT1 PHYEMACRXCLKCORCNT1 input)
		(pin PHYEMACRXCLKCORCNT0 PHYEMACRXCLKCORCNT0 input)
		(pin PHYEMACRXCLK PHYEMACRXCLK input)
		(pin PHYEMACRXCHARISK PHYEMACRXCHARISK input)
		(pin PHYEMACRXCHARISCOMMA PHYEMACRXCHARISCOMMA input)
		(pin PHYEMACRXBUFSTATUS1 PHYEMACRXBUFSTATUS1 input)
		(pin PHYEMACRXBUFSTATUS0 PHYEMACRXBUFSTATUS0 input)
		(pin PHYEMACPHYAD4 PHYEMACPHYAD4 input)
		(pin PHYEMACPHYAD3 PHYEMACPHYAD3 input)
		(pin PHYEMACPHYAD2 PHYEMACPHYAD2 input)
		(pin PHYEMACPHYAD1 PHYEMACPHYAD1 input)
		(pin PHYEMACPHYAD0 PHYEMACPHYAD0 input)
		(pin PHYEMACMIITXCLK PHYEMACMIITXCLK input)
		(pin PHYEMACMDIN PHYEMACMDIN input)
		(pin PHYEMACMCLKIN PHYEMACMCLKIN input)
		(pin PHYEMACGTXCLK PHYEMACGTXCLK input)
		(pin PHYEMACCRS PHYEMACCRS input)
		(pin PHYEMACCOL PHYEMACCOL input)
		(pin HOSTWRDATA31 HOSTWRDATA31 input)
		(pin HOSTWRDATA30 HOSTWRDATA30 input)
		(pin HOSTWRDATA29 HOSTWRDATA29 input)
		(pin HOSTWRDATA28 HOSTWRDATA28 input)
		(pin HOSTWRDATA27 HOSTWRDATA27 input)
		(pin HOSTWRDATA26 HOSTWRDATA26 input)
		(pin HOSTWRDATA25 HOSTWRDATA25 input)
		(pin HOSTWRDATA24 HOSTWRDATA24 input)
		(pin HOSTWRDATA23 HOSTWRDATA23 input)
		(pin HOSTWRDATA22 HOSTWRDATA22 input)
		(pin HOSTWRDATA21 HOSTWRDATA21 input)
		(pin HOSTWRDATA20 HOSTWRDATA20 input)
		(pin HOSTWRDATA19 HOSTWRDATA19 input)
		(pin HOSTWRDATA18 HOSTWRDATA18 input)
		(pin HOSTWRDATA17 HOSTWRDATA17 input)
		(pin HOSTWRDATA16 HOSTWRDATA16 input)
		(pin HOSTWRDATA15 HOSTWRDATA15 input)
		(pin HOSTWRDATA14 HOSTWRDATA14 input)
		(pin HOSTWRDATA13 HOSTWRDATA13 input)
		(pin HOSTWRDATA12 HOSTWRDATA12 input)
		(pin HOSTWRDATA11 HOSTWRDATA11 input)
		(pin HOSTWRDATA10 HOSTWRDATA10 input)
		(pin HOSTWRDATA9 HOSTWRDATA9 input)
		(pin HOSTWRDATA8 HOSTWRDATA8 input)
		(pin HOSTWRDATA7 HOSTWRDATA7 input)
		(pin HOSTWRDATA6 HOSTWRDATA6 input)
		(pin HOSTWRDATA5 HOSTWRDATA5 input)
		(pin HOSTWRDATA4 HOSTWRDATA4 input)
		(pin HOSTWRDATA3 HOSTWRDATA3 input)
		(pin HOSTWRDATA2 HOSTWRDATA2 input)
		(pin HOSTWRDATA1 HOSTWRDATA1 input)
		(pin HOSTWRDATA0 HOSTWRDATA0 input)
		(pin HOSTREQ HOSTREQ input)
		(pin HOSTOPCODE1 HOSTOPCODE1 input)
		(pin HOSTOPCODE0 HOSTOPCODE0 input)
		(pin HOSTMIIMSEL HOSTMIIMSEL input)
		(pin HOSTCLK HOSTCLK input)
		(pin HOSTADDR9 HOSTADDR9 input)
		(pin HOSTADDR8 HOSTADDR8 input)
		(pin HOSTADDR7 HOSTADDR7 input)
		(pin HOSTADDR6 HOSTADDR6 input)
		(pin HOSTADDR5 HOSTADDR5 input)
		(pin HOSTADDR4 HOSTADDR4 input)
		(pin HOSTADDR3 HOSTADDR3 input)
		(pin HOSTADDR2 HOSTADDR2 input)
		(pin HOSTADDR1 HOSTADDR1 input)
		(pin HOSTADDR0 HOSTADDR0 input)
		(pin EMACTIBUS4 EMACTIBUS4 input)
		(pin EMACTIBUS3 EMACTIBUS3 input)
		(pin EMACTIBUS2 EMACTIBUS2 input)
		(pin EMACTIBUS1 EMACTIBUS1 input)
		(pin EMACTIBUS0 EMACTIBUS0 input)
		(pin DCREMACWRITE DCREMACWRITE input)
		(pin DCREMACREAD DCREMACREAD input)
		(pin DCREMACENABLE DCREMACENABLE input)
		(pin DCREMACDBUS31 DCREMACDBUS31 input)
		(pin DCREMACDBUS30 DCREMACDBUS30 input)
		(pin DCREMACDBUS29 DCREMACDBUS29 input)
		(pin DCREMACDBUS28 DCREMACDBUS28 input)
		(pin DCREMACDBUS27 DCREMACDBUS27 input)
		(pin DCREMACDBUS26 DCREMACDBUS26 input)
		(pin DCREMACDBUS25 DCREMACDBUS25 input)
		(pin DCREMACDBUS24 DCREMACDBUS24 input)
		(pin DCREMACDBUS23 DCREMACDBUS23 input)
		(pin DCREMACDBUS22 DCREMACDBUS22 input)
		(pin DCREMACDBUS21 DCREMACDBUS21 input)
		(pin DCREMACDBUS20 DCREMACDBUS20 input)
		(pin DCREMACDBUS19 DCREMACDBUS19 input)
		(pin DCREMACDBUS18 DCREMACDBUS18 input)
		(pin DCREMACDBUS17 DCREMACDBUS17 input)
		(pin DCREMACDBUS16 DCREMACDBUS16 input)
		(pin DCREMACDBUS15 DCREMACDBUS15 input)
		(pin DCREMACDBUS14 DCREMACDBUS14 input)
		(pin DCREMACDBUS13 DCREMACDBUS13 input)
		(pin DCREMACDBUS12 DCREMACDBUS12 input)
		(pin DCREMACDBUS11 DCREMACDBUS11 input)
		(pin DCREMACDBUS10 DCREMACDBUS10 input)
		(pin DCREMACDBUS9 DCREMACDBUS9 input)
		(pin DCREMACDBUS8 DCREMACDBUS8 input)
		(pin DCREMACDBUS7 DCREMACDBUS7 input)
		(pin DCREMACDBUS6 DCREMACDBUS6 input)
		(pin DCREMACDBUS5 DCREMACDBUS5 input)
		(pin DCREMACDBUS4 DCREMACDBUS4 input)
		(pin DCREMACDBUS3 DCREMACDBUS3 input)
		(pin DCREMACDBUS2 DCREMACDBUS2 input)
		(pin DCREMACDBUS1 DCREMACDBUS1 input)
		(pin DCREMACDBUS0 DCREMACDBUS0 input)
		(pin DCREMACCLK DCREMACCLK input)
		(pin DCREMACABUS9 DCREMACABUS9 input)
		(pin DCREMACABUS8 DCREMACABUS8 input)
		(pin DCREMACABUS7 DCREMACABUS7 input)
		(pin DCREMACABUS6 DCREMACABUS6 input)
		(pin DCREMACABUS5 DCREMACABUS5 input)
		(pin DCREMACABUS4 DCREMACABUS4 input)
		(pin DCREMACABUS3 DCREMACABUS3 input)
		(pin DCREMACABUS2 DCREMACABUS2 input)
		(pin DCREMACABUS1 DCREMACABUS1 input)
		(pin DCREMACABUS0 DCREMACABUS0 input)
		(pin CLIENTEMACTXUNDERRUN CLIENTEMACTXUNDERRUN input)
		(pin CLIENTEMACTXIFGDELAY7 CLIENTEMACTXIFGDELAY7 input)
		(pin CLIENTEMACTXIFGDELAY6 CLIENTEMACTXIFGDELAY6 input)
		(pin CLIENTEMACTXIFGDELAY5 CLIENTEMACTXIFGDELAY5 input)
		(pin CLIENTEMACTXIFGDELAY4 CLIENTEMACTXIFGDELAY4 input)
		(pin CLIENTEMACTXIFGDELAY3 CLIENTEMACTXIFGDELAY3 input)
		(pin CLIENTEMACTXIFGDELAY2 CLIENTEMACTXIFGDELAY2 input)
		(pin CLIENTEMACTXIFGDELAY1 CLIENTEMACTXIFGDELAY1 input)
		(pin CLIENTEMACTXIFGDELAY0 CLIENTEMACTXIFGDELAY0 input)
		(pin CLIENTEMACTXFIRSTBYTE CLIENTEMACTXFIRSTBYTE input)
		(pin CLIENTEMACTXDVLDMSW CLIENTEMACTXDVLDMSW input)
		(pin CLIENTEMACTXDVLD CLIENTEMACTXDVLD input)
		(pin CLIENTEMACTXD15 CLIENTEMACTXD15 input)
		(pin CLIENTEMACTXD14 CLIENTEMACTXD14 input)
		(pin CLIENTEMACTXD13 CLIENTEMACTXD13 input)
		(pin CLIENTEMACTXD12 CLIENTEMACTXD12 input)
		(pin CLIENTEMACTXD11 CLIENTEMACTXD11 input)
		(pin CLIENTEMACTXD10 CLIENTEMACTXD10 input)
		(pin CLIENTEMACTXD9 CLIENTEMACTXD9 input)
		(pin CLIENTEMACTXD8 CLIENTEMACTXD8 input)
		(pin CLIENTEMACTXD7 CLIENTEMACTXD7 input)
		(pin CLIENTEMACTXD6 CLIENTEMACTXD6 input)
		(pin CLIENTEMACTXD5 CLIENTEMACTXD5 input)
		(pin CLIENTEMACTXD4 CLIENTEMACTXD4 input)
		(pin CLIENTEMACTXD3 CLIENTEMACTXD3 input)
		(pin CLIENTEMACTXD2 CLIENTEMACTXD2 input)
		(pin CLIENTEMACTXD1 CLIENTEMACTXD1 input)
		(pin CLIENTEMACTXD0 CLIENTEMACTXD0 input)
		(pin CLIENTEMACTXCLIENTCLKIN CLIENTEMACTXCLIENTCLKIN input)
		(pin CLIENTEMACRXCLIENTCLKIN CLIENTEMACRXCLIENTCLKIN input)
		(pin CLIENTEMACPAUSEVAL15 CLIENTEMACPAUSEVAL15 input)
		(pin CLIENTEMACPAUSEVAL14 CLIENTEMACPAUSEVAL14 input)
		(pin CLIENTEMACPAUSEVAL13 CLIENTEMACPAUSEVAL13 input)
		(pin CLIENTEMACPAUSEVAL12 CLIENTEMACPAUSEVAL12 input)
		(pin CLIENTEMACPAUSEVAL11 CLIENTEMACPAUSEVAL11 input)
		(pin CLIENTEMACPAUSEVAL10 CLIENTEMACPAUSEVAL10 input)
		(pin CLIENTEMACPAUSEVAL9 CLIENTEMACPAUSEVAL9 input)
		(pin CLIENTEMACPAUSEVAL8 CLIENTEMACPAUSEVAL8 input)
		(pin CLIENTEMACPAUSEVAL7 CLIENTEMACPAUSEVAL7 input)
		(pin CLIENTEMACPAUSEVAL6 CLIENTEMACPAUSEVAL6 input)
		(pin CLIENTEMACPAUSEVAL5 CLIENTEMACPAUSEVAL5 input)
		(pin CLIENTEMACPAUSEVAL4 CLIENTEMACPAUSEVAL4 input)
		(pin CLIENTEMACPAUSEVAL3 CLIENTEMACPAUSEVAL3 input)
		(pin CLIENTEMACPAUSEVAL2 CLIENTEMACPAUSEVAL2 input)
		(pin CLIENTEMACPAUSEVAL1 CLIENTEMACPAUSEVAL1 input)
		(pin CLIENTEMACPAUSEVAL0 CLIENTEMACPAUSEVAL0 input)
		(pin CLIENTEMACPAUSEREQ CLIENTEMACPAUSEREQ input)
		(pin CLIENTEMACDCMLOCKED CLIENTEMACDCMLOCKED input)
		(pin TSTSOEMACO6 TSTSOEMACO6 output)
		(pin TSTSOEMACO5 TSTSOEMACO5 output)
		(pin TSTSOEMACO4 TSTSOEMACO4 output)
		(pin TSTSOEMACO3 TSTSOEMACO3 output)
		(pin TSTSOEMACO2 TSTSOEMACO2 output)
		(pin TSTSOEMACO1 TSTSOEMACO1 output)
		(pin TSTSOEMACO0 TSTSOEMACO0 output)
		(pin HOSTRDDATA31 HOSTRDDATA31 output)
		(pin HOSTRDDATA30 HOSTRDDATA30 output)
		(pin HOSTRDDATA29 HOSTRDDATA29 output)
		(pin HOSTRDDATA28 HOSTRDDATA28 output)
		(pin HOSTRDDATA27 HOSTRDDATA27 output)
		(pin HOSTRDDATA26 HOSTRDDATA26 output)
		(pin HOSTRDDATA25 HOSTRDDATA25 output)
		(pin HOSTRDDATA24 HOSTRDDATA24 output)
		(pin HOSTRDDATA23 HOSTRDDATA23 output)
		(pin HOSTRDDATA22 HOSTRDDATA22 output)
		(pin HOSTRDDATA21 HOSTRDDATA21 output)
		(pin HOSTRDDATA20 HOSTRDDATA20 output)
		(pin HOSTRDDATA19 HOSTRDDATA19 output)
		(pin HOSTRDDATA18 HOSTRDDATA18 output)
		(pin HOSTRDDATA17 HOSTRDDATA17 output)
		(pin HOSTRDDATA16 HOSTRDDATA16 output)
		(pin HOSTRDDATA15 HOSTRDDATA15 output)
		(pin HOSTRDDATA14 HOSTRDDATA14 output)
		(pin HOSTRDDATA13 HOSTRDDATA13 output)
		(pin HOSTRDDATA12 HOSTRDDATA12 output)
		(pin HOSTRDDATA11 HOSTRDDATA11 output)
		(pin HOSTRDDATA10 HOSTRDDATA10 output)
		(pin HOSTRDDATA9 HOSTRDDATA9 output)
		(pin HOSTRDDATA8 HOSTRDDATA8 output)
		(pin HOSTRDDATA7 HOSTRDDATA7 output)
		(pin HOSTRDDATA6 HOSTRDDATA6 output)
		(pin HOSTRDDATA5 HOSTRDDATA5 output)
		(pin HOSTRDDATA4 HOSTRDDATA4 output)
		(pin HOSTRDDATA3 HOSTRDDATA3 output)
		(pin HOSTRDDATA2 HOSTRDDATA2 output)
		(pin HOSTRDDATA1 HOSTRDDATA1 output)
		(pin HOSTRDDATA0 HOSTRDDATA0 output)
		(pin HOSTMIIMRDY HOSTMIIMRDY output)
		(pin EMACTOBUS4 EMACTOBUS4 output)
		(pin EMACTOBUS3 EMACTOBUS3 output)
		(pin EMACTOBUS2 EMACTOBUS2 output)
		(pin EMACTOBUS1 EMACTOBUS1 output)
		(pin EMACTOBUS0 EMACTOBUS0 output)
		(pin EMACSPEEDIS10100 EMACSPEEDIS10100 output)
		(pin EMACPHYTXGMIIMIICLKOUT EMACPHYTXGMIIMIICLKOUT output)
		(pin EMACPHYTXER EMACPHYTXER output)
		(pin EMACPHYTXEN EMACPHYTXEN output)
		(pin EMACPHYTXD7 EMACPHYTXD7 output)
		(pin EMACPHYTXD6 EMACPHYTXD6 output)
		(pin EMACPHYTXD5 EMACPHYTXD5 output)
		(pin EMACPHYTXD4 EMACPHYTXD4 output)
		(pin EMACPHYTXD3 EMACPHYTXD3 output)
		(pin EMACPHYTXD2 EMACPHYTXD2 output)
		(pin EMACPHYTXD1 EMACPHYTXD1 output)
		(pin EMACPHYTXD0 EMACPHYTXD0 output)
		(pin EMACPHYTXCLK EMACPHYTXCLK output)
		(pin EMACPHYTXCHARISK EMACPHYTXCHARISK output)
		(pin EMACPHYTXCHARDISPVAL EMACPHYTXCHARDISPVAL output)
		(pin EMACPHYTXCHARDISPMODE EMACPHYTXCHARDISPMODE output)
		(pin EMACPHYSYNCACQSTATUS EMACPHYSYNCACQSTATUS output)
		(pin EMACPHYPOWERDOWN EMACPHYPOWERDOWN output)
		(pin EMACPHYMGTTXRESET EMACPHYMGTTXRESET output)
		(pin EMACPHYMGTRXRESET EMACPHYMGTRXRESET output)
		(pin EMACPHYMDTRI EMACPHYMDTRI output)
		(pin EMACPHYMDOUT EMACPHYMDOUT output)
		(pin EMACPHYMCLKOUT EMACPHYMCLKOUT output)
		(pin EMACPHYLOOPBACKMSB EMACPHYLOOPBACKMSB output)
		(pin EMACPHYENCOMMAALIGN EMACPHYENCOMMAALIGN output)
		(pin EMACDCRDBUS31 EMACDCRDBUS31 output)
		(pin EMACDCRDBUS30 EMACDCRDBUS30 output)
		(pin EMACDCRDBUS29 EMACDCRDBUS29 output)
		(pin EMACDCRDBUS28 EMACDCRDBUS28 output)
		(pin EMACDCRDBUS27 EMACDCRDBUS27 output)
		(pin EMACDCRDBUS26 EMACDCRDBUS26 output)
		(pin EMACDCRDBUS25 EMACDCRDBUS25 output)
		(pin EMACDCRDBUS24 EMACDCRDBUS24 output)
		(pin EMACDCRDBUS23 EMACDCRDBUS23 output)
		(pin EMACDCRDBUS22 EMACDCRDBUS22 output)
		(pin EMACDCRDBUS21 EMACDCRDBUS21 output)
		(pin EMACDCRDBUS20 EMACDCRDBUS20 output)
		(pin EMACDCRDBUS19 EMACDCRDBUS19 output)
		(pin EMACDCRDBUS18 EMACDCRDBUS18 output)
		(pin EMACDCRDBUS17 EMACDCRDBUS17 output)
		(pin EMACDCRDBUS16 EMACDCRDBUS16 output)
		(pin EMACDCRDBUS15 EMACDCRDBUS15 output)
		(pin EMACDCRDBUS14 EMACDCRDBUS14 output)
		(pin EMACDCRDBUS13 EMACDCRDBUS13 output)
		(pin EMACDCRDBUS12 EMACDCRDBUS12 output)
		(pin EMACDCRDBUS11 EMACDCRDBUS11 output)
		(pin EMACDCRDBUS10 EMACDCRDBUS10 output)
		(pin EMACDCRDBUS9 EMACDCRDBUS9 output)
		(pin EMACDCRDBUS8 EMACDCRDBUS8 output)
		(pin EMACDCRDBUS7 EMACDCRDBUS7 output)
		(pin EMACDCRDBUS6 EMACDCRDBUS6 output)
		(pin EMACDCRDBUS5 EMACDCRDBUS5 output)
		(pin EMACDCRDBUS4 EMACDCRDBUS4 output)
		(pin EMACDCRDBUS3 EMACDCRDBUS3 output)
		(pin EMACDCRDBUS2 EMACDCRDBUS2 output)
		(pin EMACDCRDBUS1 EMACDCRDBUS1 output)
		(pin EMACDCRDBUS0 EMACDCRDBUS0 output)
		(pin EMACDCRACK EMACDCRACK output)
		(pin EMACCLIENTTXSTATSVLD EMACCLIENTTXSTATSVLD output)
		(pin EMACCLIENTTXSTATSBYTEVLD EMACCLIENTTXSTATSBYTEVLD output)
		(pin EMACCLIENTTXSTATS EMACCLIENTTXSTATS output)
		(pin EMACCLIENTTXRETRANSMIT EMACCLIENTTXRETRANSMIT output)
		(pin EMACCLIENTTXCOLLISION EMACCLIENTTXCOLLISION output)
		(pin EMACCLIENTTXCLIENTCLKOUT EMACCLIENTTXCLIENTCLKOUT output)
		(pin EMACCLIENTTXACK EMACCLIENTTXACK output)
		(pin EMACCLIENTRXSTATSVLD EMACCLIENTRXSTATSVLD output)
		(pin EMACCLIENTRXSTATSBYTEVLD EMACCLIENTRXSTATSBYTEVLD output)
		(pin EMACCLIENTRXSTATS6 EMACCLIENTRXSTATS6 output)
		(pin EMACCLIENTRXSTATS5 EMACCLIENTRXSTATS5 output)
		(pin EMACCLIENTRXSTATS4 EMACCLIENTRXSTATS4 output)
		(pin EMACCLIENTRXSTATS3 EMACCLIENTRXSTATS3 output)
		(pin EMACCLIENTRXSTATS2 EMACCLIENTRXSTATS2 output)
		(pin EMACCLIENTRXSTATS1 EMACCLIENTRXSTATS1 output)
		(pin EMACCLIENTRXSTATS0 EMACCLIENTRXSTATS0 output)
		(pin EMACCLIENTRXGOODFRAME EMACCLIENTRXGOODFRAME output)
		(pin EMACCLIENTRXFRAMEDROP EMACCLIENTRXFRAMEDROP output)
		(pin EMACCLIENTRXDVREG6 EMACCLIENTRXDVREG6 output)
		(pin EMACCLIENTRXDVLDMSW EMACCLIENTRXDVLDMSW output)
		(pin EMACCLIENTRXDVLD EMACCLIENTRXDVLD output)
		(pin EMACCLIENTRXD15 EMACCLIENTRXD15 output)
		(pin EMACCLIENTRXD14 EMACCLIENTRXD14 output)
		(pin EMACCLIENTRXD13 EMACCLIENTRXD13 output)
		(pin EMACCLIENTRXD12 EMACCLIENTRXD12 output)
		(pin EMACCLIENTRXD11 EMACCLIENTRXD11 output)
		(pin EMACCLIENTRXD10 EMACCLIENTRXD10 output)
		(pin EMACCLIENTRXD9 EMACCLIENTRXD9 output)
		(pin EMACCLIENTRXD8 EMACCLIENTRXD8 output)
		(pin EMACCLIENTRXD7 EMACCLIENTRXD7 output)
		(pin EMACCLIENTRXD6 EMACCLIENTRXD6 output)
		(pin EMACCLIENTRXD5 EMACCLIENTRXD5 output)
		(pin EMACCLIENTRXD4 EMACCLIENTRXD4 output)
		(pin EMACCLIENTRXD3 EMACCLIENTRXD3 output)
		(pin EMACCLIENTRXD2 EMACCLIENTRXD2 output)
		(pin EMACCLIENTRXD1 EMACCLIENTRXD1 output)
		(pin EMACCLIENTRXD0 EMACCLIENTRXD0 output)
		(pin EMACCLIENTRXCLIENTCLKOUT EMACCLIENTRXCLIENTCLKOUT output)
		(pin EMACCLIENTRXBADFRAME EMACCLIENTRXBADFRAME output)
		(pin EMACCLIENTANINTERRUPT EMACCLIENTANINTERRUPT output)
		(pin DCRHOSTDONEIR DCRHOSTDONEIR output)
		(element TEMAC_SINGLE 335 # BEL
			(pin CLIENTEMACDCMLOCKED input)
			(pin CLIENTEMACPAUSEREQ input)
			(pin CLIENTEMACPAUSEVAL0 input)
			(pin CLIENTEMACPAUSEVAL1 input)
			(pin CLIENTEMACPAUSEVAL2 input)
			(pin CLIENTEMACPAUSEVAL3 input)
			(pin CLIENTEMACPAUSEVAL4 input)
			(pin CLIENTEMACPAUSEVAL5 input)
			(pin CLIENTEMACPAUSEVAL6 input)
			(pin CLIENTEMACPAUSEVAL7 input)
			(pin CLIENTEMACPAUSEVAL8 input)
			(pin CLIENTEMACPAUSEVAL9 input)
			(pin CLIENTEMACPAUSEVAL10 input)
			(pin CLIENTEMACPAUSEVAL11 input)
			(pin CLIENTEMACPAUSEVAL12 input)
			(pin CLIENTEMACPAUSEVAL13 input)
			(pin CLIENTEMACPAUSEVAL14 input)
			(pin CLIENTEMACPAUSEVAL15 input)
			(pin CLIENTEMACRXCLIENTCLKIN input)
			(pin CLIENTEMACTXCLIENTCLKIN input)
			(pin CLIENTEMACTXDVLD input)
			(pin CLIENTEMACTXDVLDMSW input)
			(pin CLIENTEMACTXD0 input)
			(pin CLIENTEMACTXD1 input)
			(pin CLIENTEMACTXD2 input)
			(pin CLIENTEMACTXD3 input)
			(pin CLIENTEMACTXD4 input)
			(pin CLIENTEMACTXD5 input)
			(pin CLIENTEMACTXD6 input)
			(pin CLIENTEMACTXD7 input)
			(pin CLIENTEMACTXD8 input)
			(pin CLIENTEMACTXD9 input)
			(pin CLIENTEMACTXD10 input)
			(pin CLIENTEMACTXD11 input)
			(pin CLIENTEMACTXD12 input)
			(pin CLIENTEMACTXD13 input)
			(pin CLIENTEMACTXD14 input)
			(pin CLIENTEMACTXD15 input)
			(pin CLIENTEMACTXFIRSTBYTE input)
			(pin CLIENTEMACTXIFGDELAY0 input)
			(pin CLIENTEMACTXIFGDELAY1 input)
			(pin CLIENTEMACTXIFGDELAY2 input)
			(pin CLIENTEMACTXIFGDELAY3 input)
			(pin CLIENTEMACTXIFGDELAY4 input)
			(pin CLIENTEMACTXIFGDELAY5 input)
			(pin CLIENTEMACTXIFGDELAY6 input)
			(pin CLIENTEMACTXIFGDELAY7 input)
			(pin CLIENTEMACTXUNDERRUN input)
			(pin DCREMACABUS0 input)
			(pin DCREMACABUS1 input)
			(pin DCREMACABUS2 input)
			(pin DCREMACABUS3 input)
			(pin DCREMACABUS4 input)
			(pin DCREMACABUS5 input)
			(pin DCREMACABUS6 input)
			(pin DCREMACABUS7 input)
			(pin DCREMACABUS8 input)
			(pin DCREMACABUS9 input)
			(pin DCREMACCLK input)
			(pin DCREMACDBUS0 input)
			(pin DCREMACDBUS1 input)
			(pin DCREMACDBUS2 input)
			(pin DCREMACDBUS3 input)
			(pin DCREMACDBUS4 input)
			(pin DCREMACDBUS5 input)
			(pin DCREMACDBUS6 input)
			(pin DCREMACDBUS7 input)
			(pin DCREMACDBUS8 input)
			(pin DCREMACDBUS9 input)
			(pin DCREMACDBUS10 input)
			(pin DCREMACDBUS11 input)
			(pin DCREMACDBUS12 input)
			(pin DCREMACDBUS13 input)
			(pin DCREMACDBUS14 input)
			(pin DCREMACDBUS15 input)
			(pin DCREMACDBUS16 input)
			(pin DCREMACDBUS17 input)
			(pin DCREMACDBUS18 input)
			(pin DCREMACDBUS19 input)
			(pin DCREMACDBUS20 input)
			(pin DCREMACDBUS21 input)
			(pin DCREMACDBUS22 input)
			(pin DCREMACDBUS23 input)
			(pin DCREMACDBUS24 input)
			(pin DCREMACDBUS25 input)
			(pin DCREMACDBUS26 input)
			(pin DCREMACDBUS27 input)
			(pin DCREMACDBUS28 input)
			(pin DCREMACDBUS29 input)
			(pin DCREMACDBUS30 input)
			(pin DCREMACDBUS31 input)
			(pin DCREMACENABLE input)
			(pin DCREMACREAD input)
			(pin DCREMACWRITE input)
			(pin DCRHOSTDONEIR output)
			(pin EMACCLIENTANINTERRUPT output)
			(pin EMACCLIENTRXBADFRAME output)
			(pin EMACCLIENTRXCLIENTCLKOUT output)
			(pin EMACCLIENTRXDVLD output)
			(pin EMACCLIENTRXDVLDMSW output)
			(pin EMACCLIENTRXDVREG6 output)
			(pin EMACCLIENTRXD0 output)
			(pin EMACCLIENTRXD1 output)
			(pin EMACCLIENTRXD2 output)
			(pin EMACCLIENTRXD3 output)
			(pin EMACCLIENTRXD4 output)
			(pin EMACCLIENTRXD5 output)
			(pin EMACCLIENTRXD6 output)
			(pin EMACCLIENTRXD7 output)
			(pin EMACCLIENTRXD8 output)
			(pin EMACCLIENTRXD9 output)
			(pin EMACCLIENTRXD10 output)
			(pin EMACCLIENTRXD11 output)
			(pin EMACCLIENTRXD12 output)
			(pin EMACCLIENTRXD13 output)
			(pin EMACCLIENTRXD14 output)
			(pin EMACCLIENTRXD15 output)
			(pin EMACCLIENTRXFRAMEDROP output)
			(pin EMACCLIENTRXGOODFRAME output)
			(pin EMACCLIENTRXSTATSBYTEVLD output)
			(pin EMACCLIENTRXSTATSVLD output)
			(pin EMACCLIENTRXSTATS0 output)
			(pin EMACCLIENTRXSTATS1 output)
			(pin EMACCLIENTRXSTATS2 output)
			(pin EMACCLIENTRXSTATS3 output)
			(pin EMACCLIENTRXSTATS4 output)
			(pin EMACCLIENTRXSTATS5 output)
			(pin EMACCLIENTRXSTATS6 output)
			(pin EMACCLIENTTXACK output)
			(pin EMACCLIENTTXCLIENTCLKOUT output)
			(pin EMACCLIENTTXCOLLISION output)
			(pin EMACCLIENTTXRETRANSMIT output)
			(pin EMACCLIENTTXSTATS output)
			(pin EMACCLIENTTXSTATSBYTEVLD output)
			(pin EMACCLIENTTXSTATSVLD output)
			(pin EMACDCRACK output)
			(pin EMACDCRDBUS0 output)
			(pin EMACDCRDBUS1 output)
			(pin EMACDCRDBUS2 output)
			(pin EMACDCRDBUS3 output)
			(pin EMACDCRDBUS4 output)
			(pin EMACDCRDBUS5 output)
			(pin EMACDCRDBUS6 output)
			(pin EMACDCRDBUS7 output)
			(pin EMACDCRDBUS8 output)
			(pin EMACDCRDBUS9 output)
			(pin EMACDCRDBUS10 output)
			(pin EMACDCRDBUS11 output)
			(pin EMACDCRDBUS12 output)
			(pin EMACDCRDBUS13 output)
			(pin EMACDCRDBUS14 output)
			(pin EMACDCRDBUS15 output)
			(pin EMACDCRDBUS16 output)
			(pin EMACDCRDBUS17 output)
			(pin EMACDCRDBUS18 output)
			(pin EMACDCRDBUS19 output)
			(pin EMACDCRDBUS20 output)
			(pin EMACDCRDBUS21 output)
			(pin EMACDCRDBUS22 output)
			(pin EMACDCRDBUS23 output)
			(pin EMACDCRDBUS24 output)
			(pin EMACDCRDBUS25 output)
			(pin EMACDCRDBUS26 output)
			(pin EMACDCRDBUS27 output)
			(pin EMACDCRDBUS28 output)
			(pin EMACDCRDBUS29 output)
			(pin EMACDCRDBUS30 output)
			(pin EMACDCRDBUS31 output)
			(pin EMACPHYENCOMMAALIGN output)
			(pin EMACPHYLOOPBACKMSB output)
			(pin EMACPHYMCLKOUT output)
			(pin EMACPHYMDOUT output)
			(pin EMACPHYMDTRI output)
			(pin EMACPHYMGTRXRESET output)
			(pin EMACPHYMGTTXRESET output)
			(pin EMACPHYPOWERDOWN output)
			(pin EMACPHYSYNCACQSTATUS output)
			(pin EMACPHYTXCHARDISPMODE output)
			(pin EMACPHYTXCHARDISPVAL output)
			(pin EMACPHYTXCHARISK output)
			(pin EMACPHYTXCLK output)
			(pin EMACPHYTXD0 output)
			(pin EMACPHYTXD1 output)
			(pin EMACPHYTXD2 output)
			(pin EMACPHYTXD3 output)
			(pin EMACPHYTXD4 output)
			(pin EMACPHYTXD5 output)
			(pin EMACPHYTXD6 output)
			(pin EMACPHYTXD7 output)
			(pin EMACPHYTXEN output)
			(pin EMACPHYTXER output)
			(pin EMACPHYTXGMIIMIICLKOUT output)
			(pin EMACSPEEDIS10100 output)
			(pin EMACTIBUS0 input)
			(pin EMACTIBUS1 input)
			(pin EMACTIBUS2 input)
			(pin EMACTIBUS3 input)
			(pin EMACTIBUS4 input)
			(pin EMACTOBUS0 output)
			(pin EMACTOBUS1 output)
			(pin EMACTOBUS2 output)
			(pin EMACTOBUS3 output)
			(pin EMACTOBUS4 output)
			(pin HOSTADDR0 input)
			(pin HOSTADDR1 input)
			(pin HOSTADDR2 input)
			(pin HOSTADDR3 input)
			(pin HOSTADDR4 input)
			(pin HOSTADDR5 input)
			(pin HOSTADDR6 input)
			(pin HOSTADDR7 input)
			(pin HOSTADDR8 input)
			(pin HOSTADDR9 input)
			(pin HOSTCLK input)
			(pin HOSTMIIMRDY output)
			(pin HOSTMIIMSEL input)
			(pin HOSTOPCODE0 input)
			(pin HOSTOPCODE1 input)
			(pin HOSTRDDATA0 output)
			(pin HOSTRDDATA1 output)
			(pin HOSTRDDATA2 output)
			(pin HOSTRDDATA3 output)
			(pin HOSTRDDATA4 output)
			(pin HOSTRDDATA5 output)
			(pin HOSTRDDATA6 output)
			(pin HOSTRDDATA7 output)
			(pin HOSTRDDATA8 output)
			(pin HOSTRDDATA9 output)
			(pin HOSTRDDATA10 output)
			(pin HOSTRDDATA11 output)
			(pin HOSTRDDATA12 output)
			(pin HOSTRDDATA13 output)
			(pin HOSTRDDATA14 output)
			(pin HOSTRDDATA15 output)
			(pin HOSTRDDATA16 output)
			(pin HOSTRDDATA17 output)
			(pin HOSTRDDATA18 output)
			(pin HOSTRDDATA19 output)
			(pin HOSTRDDATA20 output)
			(pin HOSTRDDATA21 output)
			(pin HOSTRDDATA22 output)
			(pin HOSTRDDATA23 output)
			(pin HOSTRDDATA24 output)
			(pin HOSTRDDATA25 output)
			(pin HOSTRDDATA26 output)
			(pin HOSTRDDATA27 output)
			(pin HOSTRDDATA28 output)
			(pin HOSTRDDATA29 output)
			(pin HOSTRDDATA30 output)
			(pin HOSTRDDATA31 output)
			(pin HOSTREQ input)
			(pin HOSTWRDATA0 input)
			(pin HOSTWRDATA1 input)
			(pin HOSTWRDATA2 input)
			(pin HOSTWRDATA3 input)
			(pin HOSTWRDATA4 input)
			(pin HOSTWRDATA5 input)
			(pin HOSTWRDATA6 input)
			(pin HOSTWRDATA7 input)
			(pin HOSTWRDATA8 input)
			(pin HOSTWRDATA9 input)
			(pin HOSTWRDATA10 input)
			(pin HOSTWRDATA11 input)
			(pin HOSTWRDATA12 input)
			(pin HOSTWRDATA13 input)
			(pin HOSTWRDATA14 input)
			(pin HOSTWRDATA15 input)
			(pin HOSTWRDATA16 input)
			(pin HOSTWRDATA17 input)
			(pin HOSTWRDATA18 input)
			(pin HOSTWRDATA19 input)
			(pin HOSTWRDATA20 input)
			(pin HOSTWRDATA21 input)
			(pin HOSTWRDATA22 input)
			(pin HOSTWRDATA23 input)
			(pin HOSTWRDATA24 input)
			(pin HOSTWRDATA25 input)
			(pin HOSTWRDATA26 input)
			(pin HOSTWRDATA27 input)
			(pin HOSTWRDATA28 input)
			(pin HOSTWRDATA29 input)
			(pin HOSTWRDATA30 input)
			(pin HOSTWRDATA31 input)
			(pin PHYEMACCOL input)
			(pin PHYEMACCRS input)
			(pin PHYEMACGTXCLK input)
			(pin PHYEMACMCLKIN input)
			(pin PHYEMACMDIN input)
			(pin PHYEMACMIITXCLK input)
			(pin PHYEMACPHYAD0 input)
			(pin PHYEMACPHYAD1 input)
			(pin PHYEMACPHYAD2 input)
			(pin PHYEMACPHYAD3 input)
			(pin PHYEMACPHYAD4 input)
			(pin PHYEMACRXBUFSTATUS0 input)
			(pin PHYEMACRXBUFSTATUS1 input)
			(pin PHYEMACRXCHARISCOMMA input)
			(pin PHYEMACRXCHARISK input)
			(pin PHYEMACRXCLK input)
			(pin PHYEMACRXCLKCORCNT0 input)
			(pin PHYEMACRXCLKCORCNT1 input)
			(pin PHYEMACRXCLKCORCNT2 input)
			(pin PHYEMACRXDISPERR input)
			(pin PHYEMACRXDV input)
			(pin PHYEMACRXD0 input)
			(pin PHYEMACRXD1 input)
			(pin PHYEMACRXD2 input)
			(pin PHYEMACRXD3 input)
			(pin PHYEMACRXD4 input)
			(pin PHYEMACRXD5 input)
			(pin PHYEMACRXD6 input)
			(pin PHYEMACRXD7 input)
			(pin PHYEMACRXER input)
			(pin PHYEMACRXNOTINTABLE input)
			(pin PHYEMACRXRUNDISP input)
			(pin PHYEMACSIGNALDET input)
			(pin PHYEMACTXBUFERR input)
			(pin PHYEMACTXGMIIMIICLKIN input)
			(pin RESET input)
			(pin TESTSELI input)
			(pin TSTSEEMACI input)
			(pin TSTSIEMACI0 input)
			(pin TSTSIEMACI1 input)
			(pin TSTSIEMACI2 input)
			(pin TSTSIEMACI3 input)
			(pin TSTSIEMACI4 input)
			(pin TSTSIEMACI5 input)
			(pin TSTSIEMACI6 input)
			(pin TSTSOEMACO0 output)
			(pin TSTSOEMACO1 output)
			(pin TSTSOEMACO2 output)
			(pin TSTSOEMACO3 output)
			(pin TSTSOEMACO4 output)
			(pin TSTSOEMACO5 output)
			(pin TSTSOEMACO6 output)
			(conn TEMAC_SINGLE DCRHOSTDONEIR ==> DCRHOSTDONEIR DCRHOSTDONEIR)
			(conn TEMAC_SINGLE EMACCLIENTANINTERRUPT ==> EMACCLIENTANINTERRUPT EMACCLIENTANINTERRUPT)
			(conn TEMAC_SINGLE EMACCLIENTRXBADFRAME ==> EMACCLIENTRXBADFRAME EMACCLIENTRXBADFRAME)
			(conn TEMAC_SINGLE EMACCLIENTRXCLIENTCLKOUT ==> EMACCLIENTRXCLIENTCLKOUT EMACCLIENTRXCLIENTCLKOUT)
			(conn TEMAC_SINGLE EMACCLIENTRXDVLD ==> EMACCLIENTRXDVLD EMACCLIENTRXDVLD)
			(conn TEMAC_SINGLE EMACCLIENTRXDVLDMSW ==> EMACCLIENTRXDVLDMSW EMACCLIENTRXDVLDMSW)
			(conn TEMAC_SINGLE EMACCLIENTRXDVREG6 ==> EMACCLIENTRXDVREG6 EMACCLIENTRXDVREG6)
			(conn TEMAC_SINGLE EMACCLIENTRXD0 ==> EMACCLIENTRXD0 EMACCLIENTRXD0)
			(conn TEMAC_SINGLE EMACCLIENTRXD1 ==> EMACCLIENTRXD1 EMACCLIENTRXD1)
			(conn TEMAC_SINGLE EMACCLIENTRXD2 ==> EMACCLIENTRXD2 EMACCLIENTRXD2)
			(conn TEMAC_SINGLE EMACCLIENTRXD3 ==> EMACCLIENTRXD3 EMACCLIENTRXD3)
			(conn TEMAC_SINGLE EMACCLIENTRXD4 ==> EMACCLIENTRXD4 EMACCLIENTRXD4)
			(conn TEMAC_SINGLE EMACCLIENTRXD5 ==> EMACCLIENTRXD5 EMACCLIENTRXD5)
			(conn TEMAC_SINGLE EMACCLIENTRXD6 ==> EMACCLIENTRXD6 EMACCLIENTRXD6)
			(conn TEMAC_SINGLE EMACCLIENTRXD7 ==> EMACCLIENTRXD7 EMACCLIENTRXD7)
			(conn TEMAC_SINGLE EMACCLIENTRXD8 ==> EMACCLIENTRXD8 EMACCLIENTRXD8)
			(conn TEMAC_SINGLE EMACCLIENTRXD9 ==> EMACCLIENTRXD9 EMACCLIENTRXD9)
			(conn TEMAC_SINGLE EMACCLIENTRXD10 ==> EMACCLIENTRXD10 EMACCLIENTRXD10)
			(conn TEMAC_SINGLE EMACCLIENTRXD11 ==> EMACCLIENTRXD11 EMACCLIENTRXD11)
			(conn TEMAC_SINGLE EMACCLIENTRXD12 ==> EMACCLIENTRXD12 EMACCLIENTRXD12)
			(conn TEMAC_SINGLE EMACCLIENTRXD13 ==> EMACCLIENTRXD13 EMACCLIENTRXD13)
			(conn TEMAC_SINGLE EMACCLIENTRXD14 ==> EMACCLIENTRXD14 EMACCLIENTRXD14)
			(conn TEMAC_SINGLE EMACCLIENTRXD15 ==> EMACCLIENTRXD15 EMACCLIENTRXD15)
			(conn TEMAC_SINGLE EMACCLIENTRXFRAMEDROP ==> EMACCLIENTRXFRAMEDROP EMACCLIENTRXFRAMEDROP)
			(conn TEMAC_SINGLE EMACCLIENTRXGOODFRAME ==> EMACCLIENTRXGOODFRAME EMACCLIENTRXGOODFRAME)
			(conn TEMAC_SINGLE EMACCLIENTRXSTATSBYTEVLD ==> EMACCLIENTRXSTATSBYTEVLD EMACCLIENTRXSTATSBYTEVLD)
			(conn TEMAC_SINGLE EMACCLIENTRXSTATSVLD ==> EMACCLIENTRXSTATSVLD EMACCLIENTRXSTATSVLD)
			(conn TEMAC_SINGLE EMACCLIENTRXSTATS0 ==> EMACCLIENTRXSTATS0 EMACCLIENTRXSTATS0)
			(conn TEMAC_SINGLE EMACCLIENTRXSTATS1 ==> EMACCLIENTRXSTATS1 EMACCLIENTRXSTATS1)
			(conn TEMAC_SINGLE EMACCLIENTRXSTATS2 ==> EMACCLIENTRXSTATS2 EMACCLIENTRXSTATS2)
			(conn TEMAC_SINGLE EMACCLIENTRXSTATS3 ==> EMACCLIENTRXSTATS3 EMACCLIENTRXSTATS3)
			(conn TEMAC_SINGLE EMACCLIENTRXSTATS4 ==> EMACCLIENTRXSTATS4 EMACCLIENTRXSTATS4)
			(conn TEMAC_SINGLE EMACCLIENTRXSTATS5 ==> EMACCLIENTRXSTATS5 EMACCLIENTRXSTATS5)
			(conn TEMAC_SINGLE EMACCLIENTRXSTATS6 ==> EMACCLIENTRXSTATS6 EMACCLIENTRXSTATS6)
			(conn TEMAC_SINGLE EMACCLIENTTXACK ==> EMACCLIENTTXACK EMACCLIENTTXACK)
			(conn TEMAC_SINGLE EMACCLIENTTXCLIENTCLKOUT ==> EMACCLIENTTXCLIENTCLKOUT EMACCLIENTTXCLIENTCLKOUT)
			(conn TEMAC_SINGLE EMACCLIENTTXCOLLISION ==> EMACCLIENTTXCOLLISION EMACCLIENTTXCOLLISION)
			(conn TEMAC_SINGLE EMACCLIENTTXRETRANSMIT ==> EMACCLIENTTXRETRANSMIT EMACCLIENTTXRETRANSMIT)
			(conn TEMAC_SINGLE EMACCLIENTTXSTATS ==> EMACCLIENTTXSTATS EMACCLIENTTXSTATS)
			(conn TEMAC_SINGLE EMACCLIENTTXSTATSBYTEVLD ==> EMACCLIENTTXSTATSBYTEVLD EMACCLIENTTXSTATSBYTEVLD)
			(conn TEMAC_SINGLE EMACCLIENTTXSTATSVLD ==> EMACCLIENTTXSTATSVLD EMACCLIENTTXSTATSVLD)
			(conn TEMAC_SINGLE EMACDCRACK ==> EMACDCRACK EMACDCRACK)
			(conn TEMAC_SINGLE EMACDCRDBUS0 ==> EMACDCRDBUS0 EMACDCRDBUS0)
			(conn TEMAC_SINGLE EMACDCRDBUS1 ==> EMACDCRDBUS1 EMACDCRDBUS1)
			(conn TEMAC_SINGLE EMACDCRDBUS2 ==> EMACDCRDBUS2 EMACDCRDBUS2)
			(conn TEMAC_SINGLE EMACDCRDBUS3 ==> EMACDCRDBUS3 EMACDCRDBUS3)
			(conn TEMAC_SINGLE EMACDCRDBUS4 ==> EMACDCRDBUS4 EMACDCRDBUS4)
			(conn TEMAC_SINGLE EMACDCRDBUS5 ==> EMACDCRDBUS5 EMACDCRDBUS5)
			(conn TEMAC_SINGLE EMACDCRDBUS6 ==> EMACDCRDBUS6 EMACDCRDBUS6)
			(conn TEMAC_SINGLE EMACDCRDBUS7 ==> EMACDCRDBUS7 EMACDCRDBUS7)
			(conn TEMAC_SINGLE EMACDCRDBUS8 ==> EMACDCRDBUS8 EMACDCRDBUS8)
			(conn TEMAC_SINGLE EMACDCRDBUS9 ==> EMACDCRDBUS9 EMACDCRDBUS9)
			(conn TEMAC_SINGLE EMACDCRDBUS10 ==> EMACDCRDBUS10 EMACDCRDBUS10)
			(conn TEMAC_SINGLE EMACDCRDBUS11 ==> EMACDCRDBUS11 EMACDCRDBUS11)
			(conn TEMAC_SINGLE EMACDCRDBUS12 ==> EMACDCRDBUS12 EMACDCRDBUS12)
			(conn TEMAC_SINGLE EMACDCRDBUS13 ==> EMACDCRDBUS13 EMACDCRDBUS13)
			(conn TEMAC_SINGLE EMACDCRDBUS14 ==> EMACDCRDBUS14 EMACDCRDBUS14)
			(conn TEMAC_SINGLE EMACDCRDBUS15 ==> EMACDCRDBUS15 EMACDCRDBUS15)
			(conn TEMAC_SINGLE EMACDCRDBUS16 ==> EMACDCRDBUS16 EMACDCRDBUS16)
			(conn TEMAC_SINGLE EMACDCRDBUS17 ==> EMACDCRDBUS17 EMACDCRDBUS17)
			(conn TEMAC_SINGLE EMACDCRDBUS18 ==> EMACDCRDBUS18 EMACDCRDBUS18)
			(conn TEMAC_SINGLE EMACDCRDBUS19 ==> EMACDCRDBUS19 EMACDCRDBUS19)
			(conn TEMAC_SINGLE EMACDCRDBUS20 ==> EMACDCRDBUS20 EMACDCRDBUS20)
			(conn TEMAC_SINGLE EMACDCRDBUS21 ==> EMACDCRDBUS21 EMACDCRDBUS21)
			(conn TEMAC_SINGLE EMACDCRDBUS22 ==> EMACDCRDBUS22 EMACDCRDBUS22)
			(conn TEMAC_SINGLE EMACDCRDBUS23 ==> EMACDCRDBUS23 EMACDCRDBUS23)
			(conn TEMAC_SINGLE EMACDCRDBUS24 ==> EMACDCRDBUS24 EMACDCRDBUS24)
			(conn TEMAC_SINGLE EMACDCRDBUS25 ==> EMACDCRDBUS25 EMACDCRDBUS25)
			(conn TEMAC_SINGLE EMACDCRDBUS26 ==> EMACDCRDBUS26 EMACDCRDBUS26)
			(conn TEMAC_SINGLE EMACDCRDBUS27 ==> EMACDCRDBUS27 EMACDCRDBUS27)
			(conn TEMAC_SINGLE EMACDCRDBUS28 ==> EMACDCRDBUS28 EMACDCRDBUS28)
			(conn TEMAC_SINGLE EMACDCRDBUS29 ==> EMACDCRDBUS29 EMACDCRDBUS29)
			(conn TEMAC_SINGLE EMACDCRDBUS30 ==> EMACDCRDBUS30 EMACDCRDBUS30)
			(conn TEMAC_SINGLE EMACDCRDBUS31 ==> EMACDCRDBUS31 EMACDCRDBUS31)
			(conn TEMAC_SINGLE EMACPHYENCOMMAALIGN ==> EMACPHYENCOMMAALIGN EMACPHYENCOMMAALIGN)
			(conn TEMAC_SINGLE EMACPHYLOOPBACKMSB ==> EMACPHYLOOPBACKMSB EMACPHYLOOPBACKMSB)
			(conn TEMAC_SINGLE EMACPHYMCLKOUT ==> EMACPHYMCLKOUT EMACPHYMCLKOUT)
			(conn TEMAC_SINGLE EMACPHYMDOUT ==> EMACPHYMDOUT EMACPHYMDOUT)
			(conn TEMAC_SINGLE EMACPHYMDTRI ==> EMACPHYMDTRI EMACPHYMDTRI)
			(conn TEMAC_SINGLE EMACPHYMGTRXRESET ==> EMACPHYMGTRXRESET EMACPHYMGTRXRESET)
			(conn TEMAC_SINGLE EMACPHYMGTTXRESET ==> EMACPHYMGTTXRESET EMACPHYMGTTXRESET)
			(conn TEMAC_SINGLE EMACPHYPOWERDOWN ==> EMACPHYPOWERDOWN EMACPHYPOWERDOWN)
			(conn TEMAC_SINGLE EMACPHYSYNCACQSTATUS ==> EMACPHYSYNCACQSTATUS EMACPHYSYNCACQSTATUS)
			(conn TEMAC_SINGLE EMACPHYTXCHARDISPMODE ==> EMACPHYTXCHARDISPMODE EMACPHYTXCHARDISPMODE)
			(conn TEMAC_SINGLE EMACPHYTXCHARDISPVAL ==> EMACPHYTXCHARDISPVAL EMACPHYTXCHARDISPVAL)
			(conn TEMAC_SINGLE EMACPHYTXCHARISK ==> EMACPHYTXCHARISK EMACPHYTXCHARISK)
			(conn TEMAC_SINGLE EMACPHYTXCLK ==> EMACPHYTXCLK EMACPHYTXCLK)
			(conn TEMAC_SINGLE EMACPHYTXD0 ==> EMACPHYTXD0 EMACPHYTXD0)
			(conn TEMAC_SINGLE EMACPHYTXD1 ==> EMACPHYTXD1 EMACPHYTXD1)
			(conn TEMAC_SINGLE EMACPHYTXD2 ==> EMACPHYTXD2 EMACPHYTXD2)
			(conn TEMAC_SINGLE EMACPHYTXD3 ==> EMACPHYTXD3 EMACPHYTXD3)
			(conn TEMAC_SINGLE EMACPHYTXD4 ==> EMACPHYTXD4 EMACPHYTXD4)
			(conn TEMAC_SINGLE EMACPHYTXD5 ==> EMACPHYTXD5 EMACPHYTXD5)
			(conn TEMAC_SINGLE EMACPHYTXD6 ==> EMACPHYTXD6 EMACPHYTXD6)
			(conn TEMAC_SINGLE EMACPHYTXD7 ==> EMACPHYTXD7 EMACPHYTXD7)
			(conn TEMAC_SINGLE EMACPHYTXEN ==> EMACPHYTXEN EMACPHYTXEN)
			(conn TEMAC_SINGLE EMACPHYTXER ==> EMACPHYTXER EMACPHYTXER)
			(conn TEMAC_SINGLE EMACPHYTXGMIIMIICLKOUT ==> EMACPHYTXGMIIMIICLKOUT EMACPHYTXGMIIMIICLKOUT)
			(conn TEMAC_SINGLE EMACSPEEDIS10100 ==> EMACSPEEDIS10100 EMACSPEEDIS10100)
			(conn TEMAC_SINGLE EMACTOBUS0 ==> EMACTOBUS0 EMACTOBUS0)
			(conn TEMAC_SINGLE EMACTOBUS1 ==> EMACTOBUS1 EMACTOBUS1)
			(conn TEMAC_SINGLE EMACTOBUS2 ==> EMACTOBUS2 EMACTOBUS2)
			(conn TEMAC_SINGLE EMACTOBUS3 ==> EMACTOBUS3 EMACTOBUS3)
			(conn TEMAC_SINGLE EMACTOBUS4 ==> EMACTOBUS4 EMACTOBUS4)
			(conn TEMAC_SINGLE HOSTMIIMRDY ==> HOSTMIIMRDY HOSTMIIMRDY)
			(conn TEMAC_SINGLE HOSTRDDATA0 ==> HOSTRDDATA0 HOSTRDDATA0)
			(conn TEMAC_SINGLE HOSTRDDATA1 ==> HOSTRDDATA1 HOSTRDDATA1)
			(conn TEMAC_SINGLE HOSTRDDATA2 ==> HOSTRDDATA2 HOSTRDDATA2)
			(conn TEMAC_SINGLE HOSTRDDATA3 ==> HOSTRDDATA3 HOSTRDDATA3)
			(conn TEMAC_SINGLE HOSTRDDATA4 ==> HOSTRDDATA4 HOSTRDDATA4)
			(conn TEMAC_SINGLE HOSTRDDATA5 ==> HOSTRDDATA5 HOSTRDDATA5)
			(conn TEMAC_SINGLE HOSTRDDATA6 ==> HOSTRDDATA6 HOSTRDDATA6)
			(conn TEMAC_SINGLE HOSTRDDATA7 ==> HOSTRDDATA7 HOSTRDDATA7)
			(conn TEMAC_SINGLE HOSTRDDATA8 ==> HOSTRDDATA8 HOSTRDDATA8)
			(conn TEMAC_SINGLE HOSTRDDATA9 ==> HOSTRDDATA9 HOSTRDDATA9)
			(conn TEMAC_SINGLE HOSTRDDATA10 ==> HOSTRDDATA10 HOSTRDDATA10)
			(conn TEMAC_SINGLE HOSTRDDATA11 ==> HOSTRDDATA11 HOSTRDDATA11)
			(conn TEMAC_SINGLE HOSTRDDATA12 ==> HOSTRDDATA12 HOSTRDDATA12)
			(conn TEMAC_SINGLE HOSTRDDATA13 ==> HOSTRDDATA13 HOSTRDDATA13)
			(conn TEMAC_SINGLE HOSTRDDATA14 ==> HOSTRDDATA14 HOSTRDDATA14)
			(conn TEMAC_SINGLE HOSTRDDATA15 ==> HOSTRDDATA15 HOSTRDDATA15)
			(conn TEMAC_SINGLE HOSTRDDATA16 ==> HOSTRDDATA16 HOSTRDDATA16)
			(conn TEMAC_SINGLE HOSTRDDATA17 ==> HOSTRDDATA17 HOSTRDDATA17)
			(conn TEMAC_SINGLE HOSTRDDATA18 ==> HOSTRDDATA18 HOSTRDDATA18)
			(conn TEMAC_SINGLE HOSTRDDATA19 ==> HOSTRDDATA19 HOSTRDDATA19)
			(conn TEMAC_SINGLE HOSTRDDATA20 ==> HOSTRDDATA20 HOSTRDDATA20)
			(conn TEMAC_SINGLE HOSTRDDATA21 ==> HOSTRDDATA21 HOSTRDDATA21)
			(conn TEMAC_SINGLE HOSTRDDATA22 ==> HOSTRDDATA22 HOSTRDDATA22)
			(conn TEMAC_SINGLE HOSTRDDATA23 ==> HOSTRDDATA23 HOSTRDDATA23)
			(conn TEMAC_SINGLE HOSTRDDATA24 ==> HOSTRDDATA24 HOSTRDDATA24)
			(conn TEMAC_SINGLE HOSTRDDATA25 ==> HOSTRDDATA25 HOSTRDDATA25)
			(conn TEMAC_SINGLE HOSTRDDATA26 ==> HOSTRDDATA26 HOSTRDDATA26)
			(conn TEMAC_SINGLE HOSTRDDATA27 ==> HOSTRDDATA27 HOSTRDDATA27)
			(conn TEMAC_SINGLE HOSTRDDATA28 ==> HOSTRDDATA28 HOSTRDDATA28)
			(conn TEMAC_SINGLE HOSTRDDATA29 ==> HOSTRDDATA29 HOSTRDDATA29)
			(conn TEMAC_SINGLE HOSTRDDATA30 ==> HOSTRDDATA30 HOSTRDDATA30)
			(conn TEMAC_SINGLE HOSTRDDATA31 ==> HOSTRDDATA31 HOSTRDDATA31)
			(conn TEMAC_SINGLE TSTSOEMACO0 ==> TSTSOEMACO0 TSTSOEMACO0)
			(conn TEMAC_SINGLE TSTSOEMACO1 ==> TSTSOEMACO1 TSTSOEMACO1)
			(conn TEMAC_SINGLE TSTSOEMACO2 ==> TSTSOEMACO2 TSTSOEMACO2)
			(conn TEMAC_SINGLE TSTSOEMACO3 ==> TSTSOEMACO3 TSTSOEMACO3)
			(conn TEMAC_SINGLE TSTSOEMACO4 ==> TSTSOEMACO4 TSTSOEMACO4)
			(conn TEMAC_SINGLE TSTSOEMACO5 ==> TSTSOEMACO5 TSTSOEMACO5)
			(conn TEMAC_SINGLE TSTSOEMACO6 ==> TSTSOEMACO6 TSTSOEMACO6)
			(conn TEMAC_SINGLE CLIENTEMACDCMLOCKED <== CLIENTEMACDCMLOCKED CLIENTEMACDCMLOCKED)
			(conn TEMAC_SINGLE CLIENTEMACPAUSEREQ <== CLIENTEMACPAUSEREQ CLIENTEMACPAUSEREQ)
			(conn TEMAC_SINGLE CLIENTEMACPAUSEVAL0 <== CLIENTEMACPAUSEVAL0 CLIENTEMACPAUSEVAL0)
			(conn TEMAC_SINGLE CLIENTEMACPAUSEVAL1 <== CLIENTEMACPAUSEVAL1 CLIENTEMACPAUSEVAL1)
			(conn TEMAC_SINGLE CLIENTEMACPAUSEVAL2 <== CLIENTEMACPAUSEVAL2 CLIENTEMACPAUSEVAL2)
			(conn TEMAC_SINGLE CLIENTEMACPAUSEVAL3 <== CLIENTEMACPAUSEVAL3 CLIENTEMACPAUSEVAL3)
			(conn TEMAC_SINGLE CLIENTEMACPAUSEVAL4 <== CLIENTEMACPAUSEVAL4 CLIENTEMACPAUSEVAL4)
			(conn TEMAC_SINGLE CLIENTEMACPAUSEVAL5 <== CLIENTEMACPAUSEVAL5 CLIENTEMACPAUSEVAL5)
			(conn TEMAC_SINGLE CLIENTEMACPAUSEVAL6 <== CLIENTEMACPAUSEVAL6 CLIENTEMACPAUSEVAL6)
			(conn TEMAC_SINGLE CLIENTEMACPAUSEVAL7 <== CLIENTEMACPAUSEVAL7 CLIENTEMACPAUSEVAL7)
			(conn TEMAC_SINGLE CLIENTEMACPAUSEVAL8 <== CLIENTEMACPAUSEVAL8 CLIENTEMACPAUSEVAL8)
			(conn TEMAC_SINGLE CLIENTEMACPAUSEVAL9 <== CLIENTEMACPAUSEVAL9 CLIENTEMACPAUSEVAL9)
			(conn TEMAC_SINGLE CLIENTEMACPAUSEVAL10 <== CLIENTEMACPAUSEVAL10 CLIENTEMACPAUSEVAL10)
			(conn TEMAC_SINGLE CLIENTEMACPAUSEVAL11 <== CLIENTEMACPAUSEVAL11 CLIENTEMACPAUSEVAL11)
			(conn TEMAC_SINGLE CLIENTEMACPAUSEVAL12 <== CLIENTEMACPAUSEVAL12 CLIENTEMACPAUSEVAL12)
			(conn TEMAC_SINGLE CLIENTEMACPAUSEVAL13 <== CLIENTEMACPAUSEVAL13 CLIENTEMACPAUSEVAL13)
			(conn TEMAC_SINGLE CLIENTEMACPAUSEVAL14 <== CLIENTEMACPAUSEVAL14 CLIENTEMACPAUSEVAL14)
			(conn TEMAC_SINGLE CLIENTEMACPAUSEVAL15 <== CLIENTEMACPAUSEVAL15 CLIENTEMACPAUSEVAL15)
			(conn TEMAC_SINGLE CLIENTEMACRXCLIENTCLKIN <== CLIENTEMACRXCLIENTCLKIN CLIENTEMACRXCLIENTCLKIN)
			(conn TEMAC_SINGLE CLIENTEMACTXCLIENTCLKIN <== CLIENTEMACTXCLIENTCLKIN CLIENTEMACTXCLIENTCLKIN)
			(conn TEMAC_SINGLE CLIENTEMACTXDVLD <== CLIENTEMACTXDVLD CLIENTEMACTXDVLD)
			(conn TEMAC_SINGLE CLIENTEMACTXDVLDMSW <== CLIENTEMACTXDVLDMSW CLIENTEMACTXDVLDMSW)
			(conn TEMAC_SINGLE CLIENTEMACTXD0 <== CLIENTEMACTXD0 CLIENTEMACTXD0)
			(conn TEMAC_SINGLE CLIENTEMACTXD1 <== CLIENTEMACTXD1 CLIENTEMACTXD1)
			(conn TEMAC_SINGLE CLIENTEMACTXD2 <== CLIENTEMACTXD2 CLIENTEMACTXD2)
			(conn TEMAC_SINGLE CLIENTEMACTXD3 <== CLIENTEMACTXD3 CLIENTEMACTXD3)
			(conn TEMAC_SINGLE CLIENTEMACTXD4 <== CLIENTEMACTXD4 CLIENTEMACTXD4)
			(conn TEMAC_SINGLE CLIENTEMACTXD5 <== CLIENTEMACTXD5 CLIENTEMACTXD5)
			(conn TEMAC_SINGLE CLIENTEMACTXD6 <== CLIENTEMACTXD6 CLIENTEMACTXD6)
			(conn TEMAC_SINGLE CLIENTEMACTXD7 <== CLIENTEMACTXD7 CLIENTEMACTXD7)
			(conn TEMAC_SINGLE CLIENTEMACTXD8 <== CLIENTEMACTXD8 CLIENTEMACTXD8)
			(conn TEMAC_SINGLE CLIENTEMACTXD9 <== CLIENTEMACTXD9 CLIENTEMACTXD9)
			(conn TEMAC_SINGLE CLIENTEMACTXD10 <== CLIENTEMACTXD10 CLIENTEMACTXD10)
			(conn TEMAC_SINGLE CLIENTEMACTXD11 <== CLIENTEMACTXD11 CLIENTEMACTXD11)
			(conn TEMAC_SINGLE CLIENTEMACTXD12 <== CLIENTEMACTXD12 CLIENTEMACTXD12)
			(conn TEMAC_SINGLE CLIENTEMACTXD13 <== CLIENTEMACTXD13 CLIENTEMACTXD13)
			(conn TEMAC_SINGLE CLIENTEMACTXD14 <== CLIENTEMACTXD14 CLIENTEMACTXD14)
			(conn TEMAC_SINGLE CLIENTEMACTXD15 <== CLIENTEMACTXD15 CLIENTEMACTXD15)
			(conn TEMAC_SINGLE CLIENTEMACTXFIRSTBYTE <== CLIENTEMACTXFIRSTBYTE CLIENTEMACTXFIRSTBYTE)
			(conn TEMAC_SINGLE CLIENTEMACTXIFGDELAY0 <== CLIENTEMACTXIFGDELAY0 CLIENTEMACTXIFGDELAY0)
			(conn TEMAC_SINGLE CLIENTEMACTXIFGDELAY1 <== CLIENTEMACTXIFGDELAY1 CLIENTEMACTXIFGDELAY1)
			(conn TEMAC_SINGLE CLIENTEMACTXIFGDELAY2 <== CLIENTEMACTXIFGDELAY2 CLIENTEMACTXIFGDELAY2)
			(conn TEMAC_SINGLE CLIENTEMACTXIFGDELAY3 <== CLIENTEMACTXIFGDELAY3 CLIENTEMACTXIFGDELAY3)
			(conn TEMAC_SINGLE CLIENTEMACTXIFGDELAY4 <== CLIENTEMACTXIFGDELAY4 CLIENTEMACTXIFGDELAY4)
			(conn TEMAC_SINGLE CLIENTEMACTXIFGDELAY5 <== CLIENTEMACTXIFGDELAY5 CLIENTEMACTXIFGDELAY5)
			(conn TEMAC_SINGLE CLIENTEMACTXIFGDELAY6 <== CLIENTEMACTXIFGDELAY6 CLIENTEMACTXIFGDELAY6)
			(conn TEMAC_SINGLE CLIENTEMACTXIFGDELAY7 <== CLIENTEMACTXIFGDELAY7 CLIENTEMACTXIFGDELAY7)
			(conn TEMAC_SINGLE CLIENTEMACTXUNDERRUN <== CLIENTEMACTXUNDERRUN CLIENTEMACTXUNDERRUN)
			(conn TEMAC_SINGLE DCREMACABUS0 <== DCREMACABUS0 DCREMACABUS0)
			(conn TEMAC_SINGLE DCREMACABUS1 <== DCREMACABUS1 DCREMACABUS1)
			(conn TEMAC_SINGLE DCREMACABUS2 <== DCREMACABUS2 DCREMACABUS2)
			(conn TEMAC_SINGLE DCREMACABUS3 <== DCREMACABUS3 DCREMACABUS3)
			(conn TEMAC_SINGLE DCREMACABUS4 <== DCREMACABUS4 DCREMACABUS4)
			(conn TEMAC_SINGLE DCREMACABUS5 <== DCREMACABUS5 DCREMACABUS5)
			(conn TEMAC_SINGLE DCREMACABUS6 <== DCREMACABUS6 DCREMACABUS6)
			(conn TEMAC_SINGLE DCREMACABUS7 <== DCREMACABUS7 DCREMACABUS7)
			(conn TEMAC_SINGLE DCREMACABUS8 <== DCREMACABUS8 DCREMACABUS8)
			(conn TEMAC_SINGLE DCREMACABUS9 <== DCREMACABUS9 DCREMACABUS9)
			(conn TEMAC_SINGLE DCREMACCLK <== DCREMACCLK DCREMACCLK)
			(conn TEMAC_SINGLE DCREMACDBUS0 <== DCREMACDBUS0 DCREMACDBUS0)
			(conn TEMAC_SINGLE DCREMACDBUS1 <== DCREMACDBUS1 DCREMACDBUS1)
			(conn TEMAC_SINGLE DCREMACDBUS2 <== DCREMACDBUS2 DCREMACDBUS2)
			(conn TEMAC_SINGLE DCREMACDBUS3 <== DCREMACDBUS3 DCREMACDBUS3)
			(conn TEMAC_SINGLE DCREMACDBUS4 <== DCREMACDBUS4 DCREMACDBUS4)
			(conn TEMAC_SINGLE DCREMACDBUS5 <== DCREMACDBUS5 DCREMACDBUS5)
			(conn TEMAC_SINGLE DCREMACDBUS6 <== DCREMACDBUS6 DCREMACDBUS6)
			(conn TEMAC_SINGLE DCREMACDBUS7 <== DCREMACDBUS7 DCREMACDBUS7)
			(conn TEMAC_SINGLE DCREMACDBUS8 <== DCREMACDBUS8 DCREMACDBUS8)
			(conn TEMAC_SINGLE DCREMACDBUS9 <== DCREMACDBUS9 DCREMACDBUS9)
			(conn TEMAC_SINGLE DCREMACDBUS10 <== DCREMACDBUS10 DCREMACDBUS10)
			(conn TEMAC_SINGLE DCREMACDBUS11 <== DCREMACDBUS11 DCREMACDBUS11)
			(conn TEMAC_SINGLE DCREMACDBUS12 <== DCREMACDBUS12 DCREMACDBUS12)
			(conn TEMAC_SINGLE DCREMACDBUS13 <== DCREMACDBUS13 DCREMACDBUS13)
			(conn TEMAC_SINGLE DCREMACDBUS14 <== DCREMACDBUS14 DCREMACDBUS14)
			(conn TEMAC_SINGLE DCREMACDBUS15 <== DCREMACDBUS15 DCREMACDBUS15)
			(conn TEMAC_SINGLE DCREMACDBUS16 <== DCREMACDBUS16 DCREMACDBUS16)
			(conn TEMAC_SINGLE DCREMACDBUS17 <== DCREMACDBUS17 DCREMACDBUS17)
			(conn TEMAC_SINGLE DCREMACDBUS18 <== DCREMACDBUS18 DCREMACDBUS18)
			(conn TEMAC_SINGLE DCREMACDBUS19 <== DCREMACDBUS19 DCREMACDBUS19)
			(conn TEMAC_SINGLE DCREMACDBUS20 <== DCREMACDBUS20 DCREMACDBUS20)
			(conn TEMAC_SINGLE DCREMACDBUS21 <== DCREMACDBUS21 DCREMACDBUS21)
			(conn TEMAC_SINGLE DCREMACDBUS22 <== DCREMACDBUS22 DCREMACDBUS22)
			(conn TEMAC_SINGLE DCREMACDBUS23 <== DCREMACDBUS23 DCREMACDBUS23)
			(conn TEMAC_SINGLE DCREMACDBUS24 <== DCREMACDBUS24 DCREMACDBUS24)
			(conn TEMAC_SINGLE DCREMACDBUS25 <== DCREMACDBUS25 DCREMACDBUS25)
			(conn TEMAC_SINGLE DCREMACDBUS26 <== DCREMACDBUS26 DCREMACDBUS26)
			(conn TEMAC_SINGLE DCREMACDBUS27 <== DCREMACDBUS27 DCREMACDBUS27)
			(conn TEMAC_SINGLE DCREMACDBUS28 <== DCREMACDBUS28 DCREMACDBUS28)
			(conn TEMAC_SINGLE DCREMACDBUS29 <== DCREMACDBUS29 DCREMACDBUS29)
			(conn TEMAC_SINGLE DCREMACDBUS30 <== DCREMACDBUS30 DCREMACDBUS30)
			(conn TEMAC_SINGLE DCREMACDBUS31 <== DCREMACDBUS31 DCREMACDBUS31)
			(conn TEMAC_SINGLE DCREMACENABLE <== DCREMACENABLE DCREMACENABLE)
			(conn TEMAC_SINGLE DCREMACREAD <== DCREMACREAD DCREMACREAD)
			(conn TEMAC_SINGLE DCREMACWRITE <== DCREMACWRITE DCREMACWRITE)
			(conn TEMAC_SINGLE EMACTIBUS0 <== EMACTIBUS0 EMACTIBUS0)
			(conn TEMAC_SINGLE EMACTIBUS1 <== EMACTIBUS1 EMACTIBUS1)
			(conn TEMAC_SINGLE EMACTIBUS2 <== EMACTIBUS2 EMACTIBUS2)
			(conn TEMAC_SINGLE EMACTIBUS3 <== EMACTIBUS3 EMACTIBUS3)
			(conn TEMAC_SINGLE EMACTIBUS4 <== EMACTIBUS4 EMACTIBUS4)
			(conn TEMAC_SINGLE HOSTADDR0 <== HOSTADDR0 HOSTADDR0)
			(conn TEMAC_SINGLE HOSTADDR1 <== HOSTADDR1 HOSTADDR1)
			(conn TEMAC_SINGLE HOSTADDR2 <== HOSTADDR2 HOSTADDR2)
			(conn TEMAC_SINGLE HOSTADDR3 <== HOSTADDR3 HOSTADDR3)
			(conn TEMAC_SINGLE HOSTADDR4 <== HOSTADDR4 HOSTADDR4)
			(conn TEMAC_SINGLE HOSTADDR5 <== HOSTADDR5 HOSTADDR5)
			(conn TEMAC_SINGLE HOSTADDR6 <== HOSTADDR6 HOSTADDR6)
			(conn TEMAC_SINGLE HOSTADDR7 <== HOSTADDR7 HOSTADDR7)
			(conn TEMAC_SINGLE HOSTADDR8 <== HOSTADDR8 HOSTADDR8)
			(conn TEMAC_SINGLE HOSTADDR9 <== HOSTADDR9 HOSTADDR9)
			(conn TEMAC_SINGLE HOSTCLK <== HOSTCLK HOSTCLK)
			(conn TEMAC_SINGLE HOSTMIIMSEL <== HOSTMIIMSEL HOSTMIIMSEL)
			(conn TEMAC_SINGLE HOSTOPCODE0 <== HOSTOPCODE0 HOSTOPCODE0)
			(conn TEMAC_SINGLE HOSTOPCODE1 <== HOSTOPCODE1 HOSTOPCODE1)
			(conn TEMAC_SINGLE HOSTREQ <== HOSTREQ HOSTREQ)
			(conn TEMAC_SINGLE HOSTWRDATA0 <== HOSTWRDATA0 HOSTWRDATA0)
			(conn TEMAC_SINGLE HOSTWRDATA1 <== HOSTWRDATA1 HOSTWRDATA1)
			(conn TEMAC_SINGLE HOSTWRDATA2 <== HOSTWRDATA2 HOSTWRDATA2)
			(conn TEMAC_SINGLE HOSTWRDATA3 <== HOSTWRDATA3 HOSTWRDATA3)
			(conn TEMAC_SINGLE HOSTWRDATA4 <== HOSTWRDATA4 HOSTWRDATA4)
			(conn TEMAC_SINGLE HOSTWRDATA5 <== HOSTWRDATA5 HOSTWRDATA5)
			(conn TEMAC_SINGLE HOSTWRDATA6 <== HOSTWRDATA6 HOSTWRDATA6)
			(conn TEMAC_SINGLE HOSTWRDATA7 <== HOSTWRDATA7 HOSTWRDATA7)
			(conn TEMAC_SINGLE HOSTWRDATA8 <== HOSTWRDATA8 HOSTWRDATA8)
			(conn TEMAC_SINGLE HOSTWRDATA9 <== HOSTWRDATA9 HOSTWRDATA9)
			(conn TEMAC_SINGLE HOSTWRDATA10 <== HOSTWRDATA10 HOSTWRDATA10)
			(conn TEMAC_SINGLE HOSTWRDATA11 <== HOSTWRDATA11 HOSTWRDATA11)
			(conn TEMAC_SINGLE HOSTWRDATA12 <== HOSTWRDATA12 HOSTWRDATA12)
			(conn TEMAC_SINGLE HOSTWRDATA13 <== HOSTWRDATA13 HOSTWRDATA13)
			(conn TEMAC_SINGLE HOSTWRDATA14 <== HOSTWRDATA14 HOSTWRDATA14)
			(conn TEMAC_SINGLE HOSTWRDATA15 <== HOSTWRDATA15 HOSTWRDATA15)
			(conn TEMAC_SINGLE HOSTWRDATA16 <== HOSTWRDATA16 HOSTWRDATA16)
			(conn TEMAC_SINGLE HOSTWRDATA17 <== HOSTWRDATA17 HOSTWRDATA17)
			(conn TEMAC_SINGLE HOSTWRDATA18 <== HOSTWRDATA18 HOSTWRDATA18)
			(conn TEMAC_SINGLE HOSTWRDATA19 <== HOSTWRDATA19 HOSTWRDATA19)
			(conn TEMAC_SINGLE HOSTWRDATA20 <== HOSTWRDATA20 HOSTWRDATA20)
			(conn TEMAC_SINGLE HOSTWRDATA21 <== HOSTWRDATA21 HOSTWRDATA21)
			(conn TEMAC_SINGLE HOSTWRDATA22 <== HOSTWRDATA22 HOSTWRDATA22)
			(conn TEMAC_SINGLE HOSTWRDATA23 <== HOSTWRDATA23 HOSTWRDATA23)
			(conn TEMAC_SINGLE HOSTWRDATA24 <== HOSTWRDATA24 HOSTWRDATA24)
			(conn TEMAC_SINGLE HOSTWRDATA25 <== HOSTWRDATA25 HOSTWRDATA25)
			(conn TEMAC_SINGLE HOSTWRDATA26 <== HOSTWRDATA26 HOSTWRDATA26)
			(conn TEMAC_SINGLE HOSTWRDATA27 <== HOSTWRDATA27 HOSTWRDATA27)
			(conn TEMAC_SINGLE HOSTWRDATA28 <== HOSTWRDATA28 HOSTWRDATA28)
			(conn TEMAC_SINGLE HOSTWRDATA29 <== HOSTWRDATA29 HOSTWRDATA29)
			(conn TEMAC_SINGLE HOSTWRDATA30 <== HOSTWRDATA30 HOSTWRDATA30)
			(conn TEMAC_SINGLE HOSTWRDATA31 <== HOSTWRDATA31 HOSTWRDATA31)
			(conn TEMAC_SINGLE PHYEMACCOL <== PHYEMACCOL PHYEMACCOL)
			(conn TEMAC_SINGLE PHYEMACCRS <== PHYEMACCRS PHYEMACCRS)
			(conn TEMAC_SINGLE PHYEMACGTXCLK <== PHYEMACGTXCLK PHYEMACGTXCLK)
			(conn TEMAC_SINGLE PHYEMACMCLKIN <== PHYEMACMCLKIN PHYEMACMCLKIN)
			(conn TEMAC_SINGLE PHYEMACMDIN <== PHYEMACMDIN PHYEMACMDIN)
			(conn TEMAC_SINGLE PHYEMACMIITXCLK <== PHYEMACMIITXCLK PHYEMACMIITXCLK)
			(conn TEMAC_SINGLE PHYEMACPHYAD0 <== PHYEMACPHYAD0 PHYEMACPHYAD0)
			(conn TEMAC_SINGLE PHYEMACPHYAD1 <== PHYEMACPHYAD1 PHYEMACPHYAD1)
			(conn TEMAC_SINGLE PHYEMACPHYAD2 <== PHYEMACPHYAD2 PHYEMACPHYAD2)
			(conn TEMAC_SINGLE PHYEMACPHYAD3 <== PHYEMACPHYAD3 PHYEMACPHYAD3)
			(conn TEMAC_SINGLE PHYEMACPHYAD4 <== PHYEMACPHYAD4 PHYEMACPHYAD4)
			(conn TEMAC_SINGLE PHYEMACRXBUFSTATUS0 <== PHYEMACRXBUFSTATUS0 PHYEMACRXBUFSTATUS0)
			(conn TEMAC_SINGLE PHYEMACRXBUFSTATUS1 <== PHYEMACRXBUFSTATUS1 PHYEMACRXBUFSTATUS1)
			(conn TEMAC_SINGLE PHYEMACRXCHARISCOMMA <== PHYEMACRXCHARISCOMMA PHYEMACRXCHARISCOMMA)
			(conn TEMAC_SINGLE PHYEMACRXCHARISK <== PHYEMACRXCHARISK PHYEMACRXCHARISK)
			(conn TEMAC_SINGLE PHYEMACRXCLK <== PHYEMACRXCLK PHYEMACRXCLK)
			(conn TEMAC_SINGLE PHYEMACRXCLKCORCNT0 <== PHYEMACRXCLKCORCNT0 PHYEMACRXCLKCORCNT0)
			(conn TEMAC_SINGLE PHYEMACRXCLKCORCNT1 <== PHYEMACRXCLKCORCNT1 PHYEMACRXCLKCORCNT1)
			(conn TEMAC_SINGLE PHYEMACRXCLKCORCNT2 <== PHYEMACRXCLKCORCNT2 PHYEMACRXCLKCORCNT2)
			(conn TEMAC_SINGLE PHYEMACRXDISPERR <== PHYEMACRXDISPERR PHYEMACRXDISPERR)
			(conn TEMAC_SINGLE PHYEMACRXDV <== PHYEMACRXDV PHYEMACRXDV)
			(conn TEMAC_SINGLE PHYEMACRXD0 <== PHYEMACRXD0 PHYEMACRXD0)
			(conn TEMAC_SINGLE PHYEMACRXD1 <== PHYEMACRXD1 PHYEMACRXD1)
			(conn TEMAC_SINGLE PHYEMACRXD2 <== PHYEMACRXD2 PHYEMACRXD2)
			(conn TEMAC_SINGLE PHYEMACRXD3 <== PHYEMACRXD3 PHYEMACRXD3)
			(conn TEMAC_SINGLE PHYEMACRXD4 <== PHYEMACRXD4 PHYEMACRXD4)
			(conn TEMAC_SINGLE PHYEMACRXD5 <== PHYEMACRXD5 PHYEMACRXD5)
			(conn TEMAC_SINGLE PHYEMACRXD6 <== PHYEMACRXD6 PHYEMACRXD6)
			(conn TEMAC_SINGLE PHYEMACRXD7 <== PHYEMACRXD7 PHYEMACRXD7)
			(conn TEMAC_SINGLE PHYEMACRXER <== PHYEMACRXER PHYEMACRXER)
			(conn TEMAC_SINGLE PHYEMACRXNOTINTABLE <== PHYEMACRXNOTINTABLE PHYEMACRXNOTINTABLE)
			(conn TEMAC_SINGLE PHYEMACRXRUNDISP <== PHYEMACRXRUNDISP PHYEMACRXRUNDISP)
			(conn TEMAC_SINGLE PHYEMACSIGNALDET <== PHYEMACSIGNALDET PHYEMACSIGNALDET)
			(conn TEMAC_SINGLE PHYEMACTXBUFERR <== PHYEMACTXBUFERR PHYEMACTXBUFERR)
			(conn TEMAC_SINGLE PHYEMACTXGMIIMIICLKIN <== PHYEMACTXGMIIMIICLKIN PHYEMACTXGMIIMIICLKIN)
			(conn TEMAC_SINGLE RESET <== RESET RESET)
			(conn TEMAC_SINGLE TESTSELI <== TESTSELI TESTSELI)
			(conn TEMAC_SINGLE TSTSEEMACI <== TSTSEEMACI TSTSEEMACI)
			(conn TEMAC_SINGLE TSTSIEMACI0 <== TSTSIEMACI0 TSTSIEMACI0)
			(conn TEMAC_SINGLE TSTSIEMACI1 <== TSTSIEMACI1 TSTSIEMACI1)
			(conn TEMAC_SINGLE TSTSIEMACI2 <== TSTSIEMACI2 TSTSIEMACI2)
			(conn TEMAC_SINGLE TSTSIEMACI3 <== TSTSIEMACI3 TSTSIEMACI3)
			(conn TEMAC_SINGLE TSTSIEMACI4 <== TSTSIEMACI4 TSTSIEMACI4)
			(conn TEMAC_SINGLE TSTSIEMACI5 <== TSTSIEMACI5 TSTSIEMACI5)
			(conn TEMAC_SINGLE TSTSIEMACI6 <== TSTSIEMACI6 TSTSIEMACI6)
		)
		(element TSTSOEMACO6 1
			(pin TSTSOEMACO6 input)
			(conn TSTSOEMACO6 TSTSOEMACO6 <== TEMAC_SINGLE TSTSOEMACO6)
		)
		(element TSTSOEMACO5 1
			(pin TSTSOEMACO5 input)
			(conn TSTSOEMACO5 TSTSOEMACO5 <== TEMAC_SINGLE TSTSOEMACO5)
		)
		(element TSTSOEMACO4 1
			(pin TSTSOEMACO4 input)
			(conn TSTSOEMACO4 TSTSOEMACO4 <== TEMAC_SINGLE TSTSOEMACO4)
		)
		(element TSTSOEMACO3 1
			(pin TSTSOEMACO3 input)
			(conn TSTSOEMACO3 TSTSOEMACO3 <== TEMAC_SINGLE TSTSOEMACO3)
		)
		(element TSTSOEMACO2 1
			(pin TSTSOEMACO2 input)
			(conn TSTSOEMACO2 TSTSOEMACO2 <== TEMAC_SINGLE TSTSOEMACO2)
		)
		(element TSTSOEMACO1 1
			(pin TSTSOEMACO1 input)
			(conn TSTSOEMACO1 TSTSOEMACO1 <== TEMAC_SINGLE TSTSOEMACO1)
		)
		(element TSTSOEMACO0 1
			(pin TSTSOEMACO0 input)
			(conn TSTSOEMACO0 TSTSOEMACO0 <== TEMAC_SINGLE TSTSOEMACO0)
		)
		(element TSTSIEMACI6 1
			(pin TSTSIEMACI6 output)
			(conn TSTSIEMACI6 TSTSIEMACI6 ==> TEMAC_SINGLE TSTSIEMACI6)
		)
		(element TSTSIEMACI5 1
			(pin TSTSIEMACI5 output)
			(conn TSTSIEMACI5 TSTSIEMACI5 ==> TEMAC_SINGLE TSTSIEMACI5)
		)
		(element TSTSIEMACI4 1
			(pin TSTSIEMACI4 output)
			(conn TSTSIEMACI4 TSTSIEMACI4 ==> TEMAC_SINGLE TSTSIEMACI4)
		)
		(element TSTSIEMACI3 1
			(pin TSTSIEMACI3 output)
			(conn TSTSIEMACI3 TSTSIEMACI3 ==> TEMAC_SINGLE TSTSIEMACI3)
		)
		(element TSTSIEMACI2 1
			(pin TSTSIEMACI2 output)
			(conn TSTSIEMACI2 TSTSIEMACI2 ==> TEMAC_SINGLE TSTSIEMACI2)
		)
		(element TSTSIEMACI1 1
			(pin TSTSIEMACI1 output)
			(conn TSTSIEMACI1 TSTSIEMACI1 ==> TEMAC_SINGLE TSTSIEMACI1)
		)
		(element TSTSIEMACI0 1
			(pin TSTSIEMACI0 output)
			(conn TSTSIEMACI0 TSTSIEMACI0 ==> TEMAC_SINGLE TSTSIEMACI0)
		)
		(element TSTSEEMACI 1
			(pin TSTSEEMACI output)
			(conn TSTSEEMACI TSTSEEMACI ==> TEMAC_SINGLE TSTSEEMACI)
		)
		(element TESTSELI 1
			(pin TESTSELI output)
			(conn TESTSELI TESTSELI ==> TEMAC_SINGLE TESTSELI)
		)
		(element RESET 1
			(pin RESET output)
			(conn RESET RESET ==> TEMAC_SINGLE RESET)
		)
		(element PHYEMACTXGMIIMIICLKIN 1
			(pin PHYEMACTXGMIIMIICLKIN output)
			(conn PHYEMACTXGMIIMIICLKIN PHYEMACTXGMIIMIICLKIN ==> TEMAC_SINGLE PHYEMACTXGMIIMIICLKIN)
		)
		(element PHYEMACTXBUFERR 1
			(pin PHYEMACTXBUFERR output)
			(conn PHYEMACTXBUFERR PHYEMACTXBUFERR ==> TEMAC_SINGLE PHYEMACTXBUFERR)
		)
		(element PHYEMACSIGNALDET 1
			(pin PHYEMACSIGNALDET output)
			(conn PHYEMACSIGNALDET PHYEMACSIGNALDET ==> TEMAC_SINGLE PHYEMACSIGNALDET)
		)
		(element PHYEMACRXRUNDISP 1
			(pin PHYEMACRXRUNDISP output)
			(conn PHYEMACRXRUNDISP PHYEMACRXRUNDISP ==> TEMAC_SINGLE PHYEMACRXRUNDISP)
		)
		(element PHYEMACRXNOTINTABLE 1
			(pin PHYEMACRXNOTINTABLE output)
			(conn PHYEMACRXNOTINTABLE PHYEMACRXNOTINTABLE ==> TEMAC_SINGLE PHYEMACRXNOTINTABLE)
		)
		(element PHYEMACRXER 1
			(pin PHYEMACRXER output)
			(conn PHYEMACRXER PHYEMACRXER ==> TEMAC_SINGLE PHYEMACRXER)
		)
		(element PHYEMACRXD7 1
			(pin PHYEMACRXD7 output)
			(conn PHYEMACRXD7 PHYEMACRXD7 ==> TEMAC_SINGLE PHYEMACRXD7)
		)
		(element PHYEMACRXD6 1
			(pin PHYEMACRXD6 output)
			(conn PHYEMACRXD6 PHYEMACRXD6 ==> TEMAC_SINGLE PHYEMACRXD6)
		)
		(element PHYEMACRXD5 1
			(pin PHYEMACRXD5 output)
			(conn PHYEMACRXD5 PHYEMACRXD5 ==> TEMAC_SINGLE PHYEMACRXD5)
		)
		(element PHYEMACRXD4 1
			(pin PHYEMACRXD4 output)
			(conn PHYEMACRXD4 PHYEMACRXD4 ==> TEMAC_SINGLE PHYEMACRXD4)
		)
		(element PHYEMACRXD3 1
			(pin PHYEMACRXD3 output)
			(conn PHYEMACRXD3 PHYEMACRXD3 ==> TEMAC_SINGLE PHYEMACRXD3)
		)
		(element PHYEMACRXD2 1
			(pin PHYEMACRXD2 output)
			(conn PHYEMACRXD2 PHYEMACRXD2 ==> TEMAC_SINGLE PHYEMACRXD2)
		)
		(element PHYEMACRXD1 1
			(pin PHYEMACRXD1 output)
			(conn PHYEMACRXD1 PHYEMACRXD1 ==> TEMAC_SINGLE PHYEMACRXD1)
		)
		(element PHYEMACRXD0 1
			(pin PHYEMACRXD0 output)
			(conn PHYEMACRXD0 PHYEMACRXD0 ==> TEMAC_SINGLE PHYEMACRXD0)
		)
		(element PHYEMACRXDV 1
			(pin PHYEMACRXDV output)
			(conn PHYEMACRXDV PHYEMACRXDV ==> TEMAC_SINGLE PHYEMACRXDV)
		)
		(element PHYEMACRXDISPERR 1
			(pin PHYEMACRXDISPERR output)
			(conn PHYEMACRXDISPERR PHYEMACRXDISPERR ==> TEMAC_SINGLE PHYEMACRXDISPERR)
		)
		(element PHYEMACRXCLKCORCNT2 1
			(pin PHYEMACRXCLKCORCNT2 output)
			(conn PHYEMACRXCLKCORCNT2 PHYEMACRXCLKCORCNT2 ==> TEMAC_SINGLE PHYEMACRXCLKCORCNT2)
		)
		(element PHYEMACRXCLKCORCNT1 1
			(pin PHYEMACRXCLKCORCNT1 output)
			(conn PHYEMACRXCLKCORCNT1 PHYEMACRXCLKCORCNT1 ==> TEMAC_SINGLE PHYEMACRXCLKCORCNT1)
		)
		(element PHYEMACRXCLKCORCNT0 1
			(pin PHYEMACRXCLKCORCNT0 output)
			(conn PHYEMACRXCLKCORCNT0 PHYEMACRXCLKCORCNT0 ==> TEMAC_SINGLE PHYEMACRXCLKCORCNT0)
		)
		(element PHYEMACRXCLK 1
			(pin PHYEMACRXCLK output)
			(conn PHYEMACRXCLK PHYEMACRXCLK ==> TEMAC_SINGLE PHYEMACRXCLK)
		)
		(element PHYEMACRXCHARISK 1
			(pin PHYEMACRXCHARISK output)
			(conn PHYEMACRXCHARISK PHYEMACRXCHARISK ==> TEMAC_SINGLE PHYEMACRXCHARISK)
		)
		(element PHYEMACRXCHARISCOMMA 1
			(pin PHYEMACRXCHARISCOMMA output)
			(conn PHYEMACRXCHARISCOMMA PHYEMACRXCHARISCOMMA ==> TEMAC_SINGLE PHYEMACRXCHARISCOMMA)
		)
		(element PHYEMACRXBUFSTATUS1 1
			(pin PHYEMACRXBUFSTATUS1 output)
			(conn PHYEMACRXBUFSTATUS1 PHYEMACRXBUFSTATUS1 ==> TEMAC_SINGLE PHYEMACRXBUFSTATUS1)
		)
		(element PHYEMACRXBUFSTATUS0 1
			(pin PHYEMACRXBUFSTATUS0 output)
			(conn PHYEMACRXBUFSTATUS0 PHYEMACRXBUFSTATUS0 ==> TEMAC_SINGLE PHYEMACRXBUFSTATUS0)
		)
		(element PHYEMACPHYAD4 1
			(pin PHYEMACPHYAD4 output)
			(conn PHYEMACPHYAD4 PHYEMACPHYAD4 ==> TEMAC_SINGLE PHYEMACPHYAD4)
		)
		(element PHYEMACPHYAD3 1
			(pin PHYEMACPHYAD3 output)
			(conn PHYEMACPHYAD3 PHYEMACPHYAD3 ==> TEMAC_SINGLE PHYEMACPHYAD3)
		)
		(element PHYEMACPHYAD2 1
			(pin PHYEMACPHYAD2 output)
			(conn PHYEMACPHYAD2 PHYEMACPHYAD2 ==> TEMAC_SINGLE PHYEMACPHYAD2)
		)
		(element PHYEMACPHYAD1 1
			(pin PHYEMACPHYAD1 output)
			(conn PHYEMACPHYAD1 PHYEMACPHYAD1 ==> TEMAC_SINGLE PHYEMACPHYAD1)
		)
		(element PHYEMACPHYAD0 1
			(pin PHYEMACPHYAD0 output)
			(conn PHYEMACPHYAD0 PHYEMACPHYAD0 ==> TEMAC_SINGLE PHYEMACPHYAD0)
		)
		(element PHYEMACMIITXCLK 1
			(pin PHYEMACMIITXCLK output)
			(conn PHYEMACMIITXCLK PHYEMACMIITXCLK ==> TEMAC_SINGLE PHYEMACMIITXCLK)
		)
		(element PHYEMACMDIN 1
			(pin PHYEMACMDIN output)
			(conn PHYEMACMDIN PHYEMACMDIN ==> TEMAC_SINGLE PHYEMACMDIN)
		)
		(element PHYEMACMCLKIN 1
			(pin PHYEMACMCLKIN output)
			(conn PHYEMACMCLKIN PHYEMACMCLKIN ==> TEMAC_SINGLE PHYEMACMCLKIN)
		)
		(element PHYEMACGTXCLK 1
			(pin PHYEMACGTXCLK output)
			(conn PHYEMACGTXCLK PHYEMACGTXCLK ==> TEMAC_SINGLE PHYEMACGTXCLK)
		)
		(element PHYEMACCRS 1
			(pin PHYEMACCRS output)
			(conn PHYEMACCRS PHYEMACCRS ==> TEMAC_SINGLE PHYEMACCRS)
		)
		(element PHYEMACCOL 1
			(pin PHYEMACCOL output)
			(conn PHYEMACCOL PHYEMACCOL ==> TEMAC_SINGLE PHYEMACCOL)
		)
		(element HOSTWRDATA31 1
			(pin HOSTWRDATA31 output)
			(conn HOSTWRDATA31 HOSTWRDATA31 ==> TEMAC_SINGLE HOSTWRDATA31)
		)
		(element HOSTWRDATA30 1
			(pin HOSTWRDATA30 output)
			(conn HOSTWRDATA30 HOSTWRDATA30 ==> TEMAC_SINGLE HOSTWRDATA30)
		)
		(element HOSTWRDATA29 1
			(pin HOSTWRDATA29 output)
			(conn HOSTWRDATA29 HOSTWRDATA29 ==> TEMAC_SINGLE HOSTWRDATA29)
		)
		(element HOSTWRDATA28 1
			(pin HOSTWRDATA28 output)
			(conn HOSTWRDATA28 HOSTWRDATA28 ==> TEMAC_SINGLE HOSTWRDATA28)
		)
		(element HOSTWRDATA27 1
			(pin HOSTWRDATA27 output)
			(conn HOSTWRDATA27 HOSTWRDATA27 ==> TEMAC_SINGLE HOSTWRDATA27)
		)
		(element HOSTWRDATA26 1
			(pin HOSTWRDATA26 output)
			(conn HOSTWRDATA26 HOSTWRDATA26 ==> TEMAC_SINGLE HOSTWRDATA26)
		)
		(element HOSTWRDATA25 1
			(pin HOSTWRDATA25 output)
			(conn HOSTWRDATA25 HOSTWRDATA25 ==> TEMAC_SINGLE HOSTWRDATA25)
		)
		(element HOSTWRDATA24 1
			(pin HOSTWRDATA24 output)
			(conn HOSTWRDATA24 HOSTWRDATA24 ==> TEMAC_SINGLE HOSTWRDATA24)
		)
		(element HOSTWRDATA23 1
			(pin HOSTWRDATA23 output)
			(conn HOSTWRDATA23 HOSTWRDATA23 ==> TEMAC_SINGLE HOSTWRDATA23)
		)
		(element HOSTWRDATA22 1
			(pin HOSTWRDATA22 output)
			(conn HOSTWRDATA22 HOSTWRDATA22 ==> TEMAC_SINGLE HOSTWRDATA22)
		)
		(element HOSTWRDATA21 1
			(pin HOSTWRDATA21 output)
			(conn HOSTWRDATA21 HOSTWRDATA21 ==> TEMAC_SINGLE HOSTWRDATA21)
		)
		(element HOSTWRDATA20 1
			(pin HOSTWRDATA20 output)
			(conn HOSTWRDATA20 HOSTWRDATA20 ==> TEMAC_SINGLE HOSTWRDATA20)
		)
		(element HOSTWRDATA19 1
			(pin HOSTWRDATA19 output)
			(conn HOSTWRDATA19 HOSTWRDATA19 ==> TEMAC_SINGLE HOSTWRDATA19)
		)
		(element HOSTWRDATA18 1
			(pin HOSTWRDATA18 output)
			(conn HOSTWRDATA18 HOSTWRDATA18 ==> TEMAC_SINGLE HOSTWRDATA18)
		)
		(element HOSTWRDATA17 1
			(pin HOSTWRDATA17 output)
			(conn HOSTWRDATA17 HOSTWRDATA17 ==> TEMAC_SINGLE HOSTWRDATA17)
		)
		(element HOSTWRDATA16 1
			(pin HOSTWRDATA16 output)
			(conn HOSTWRDATA16 HOSTWRDATA16 ==> TEMAC_SINGLE HOSTWRDATA16)
		)
		(element HOSTWRDATA15 1
			(pin HOSTWRDATA15 output)
			(conn HOSTWRDATA15 HOSTWRDATA15 ==> TEMAC_SINGLE HOSTWRDATA15)
		)
		(element HOSTWRDATA14 1
			(pin HOSTWRDATA14 output)
			(conn HOSTWRDATA14 HOSTWRDATA14 ==> TEMAC_SINGLE HOSTWRDATA14)
		)
		(element HOSTWRDATA13 1
			(pin HOSTWRDATA13 output)
			(conn HOSTWRDATA13 HOSTWRDATA13 ==> TEMAC_SINGLE HOSTWRDATA13)
		)
		(element HOSTWRDATA12 1
			(pin HOSTWRDATA12 output)
			(conn HOSTWRDATA12 HOSTWRDATA12 ==> TEMAC_SINGLE HOSTWRDATA12)
		)
		(element HOSTWRDATA11 1
			(pin HOSTWRDATA11 output)
			(conn HOSTWRDATA11 HOSTWRDATA11 ==> TEMAC_SINGLE HOSTWRDATA11)
		)
		(element HOSTWRDATA10 1
			(pin HOSTWRDATA10 output)
			(conn HOSTWRDATA10 HOSTWRDATA10 ==> TEMAC_SINGLE HOSTWRDATA10)
		)
		(element HOSTWRDATA9 1
			(pin HOSTWRDATA9 output)
			(conn HOSTWRDATA9 HOSTWRDATA9 ==> TEMAC_SINGLE HOSTWRDATA9)
		)
		(element HOSTWRDATA8 1
			(pin HOSTWRDATA8 output)
			(conn HOSTWRDATA8 HOSTWRDATA8 ==> TEMAC_SINGLE HOSTWRDATA8)
		)
		(element HOSTWRDATA7 1
			(pin HOSTWRDATA7 output)
			(conn HOSTWRDATA7 HOSTWRDATA7 ==> TEMAC_SINGLE HOSTWRDATA7)
		)
		(element HOSTWRDATA6 1
			(pin HOSTWRDATA6 output)
			(conn HOSTWRDATA6 HOSTWRDATA6 ==> TEMAC_SINGLE HOSTWRDATA6)
		)
		(element HOSTWRDATA5 1
			(pin HOSTWRDATA5 output)
			(conn HOSTWRDATA5 HOSTWRDATA5 ==> TEMAC_SINGLE HOSTWRDATA5)
		)
		(element HOSTWRDATA4 1
			(pin HOSTWRDATA4 output)
			(conn HOSTWRDATA4 HOSTWRDATA4 ==> TEMAC_SINGLE HOSTWRDATA4)
		)
		(element HOSTWRDATA3 1
			(pin HOSTWRDATA3 output)
			(conn HOSTWRDATA3 HOSTWRDATA3 ==> TEMAC_SINGLE HOSTWRDATA3)
		)
		(element HOSTWRDATA2 1
			(pin HOSTWRDATA2 output)
			(conn HOSTWRDATA2 HOSTWRDATA2 ==> TEMAC_SINGLE HOSTWRDATA2)
		)
		(element HOSTWRDATA1 1
			(pin HOSTWRDATA1 output)
			(conn HOSTWRDATA1 HOSTWRDATA1 ==> TEMAC_SINGLE HOSTWRDATA1)
		)
		(element HOSTWRDATA0 1
			(pin HOSTWRDATA0 output)
			(conn HOSTWRDATA0 HOSTWRDATA0 ==> TEMAC_SINGLE HOSTWRDATA0)
		)
		(element HOSTREQ 1
			(pin HOSTREQ output)
			(conn HOSTREQ HOSTREQ ==> TEMAC_SINGLE HOSTREQ)
		)
		(element HOSTRDDATA31 1
			(pin HOSTRDDATA31 input)
			(conn HOSTRDDATA31 HOSTRDDATA31 <== TEMAC_SINGLE HOSTRDDATA31)
		)
		(element HOSTRDDATA30 1
			(pin HOSTRDDATA30 input)
			(conn HOSTRDDATA30 HOSTRDDATA30 <== TEMAC_SINGLE HOSTRDDATA30)
		)
		(element HOSTRDDATA29 1
			(pin HOSTRDDATA29 input)
			(conn HOSTRDDATA29 HOSTRDDATA29 <== TEMAC_SINGLE HOSTRDDATA29)
		)
		(element HOSTRDDATA28 1
			(pin HOSTRDDATA28 input)
			(conn HOSTRDDATA28 HOSTRDDATA28 <== TEMAC_SINGLE HOSTRDDATA28)
		)
		(element HOSTRDDATA27 1
			(pin HOSTRDDATA27 input)
			(conn HOSTRDDATA27 HOSTRDDATA27 <== TEMAC_SINGLE HOSTRDDATA27)
		)
		(element HOSTRDDATA26 1
			(pin HOSTRDDATA26 input)
			(conn HOSTRDDATA26 HOSTRDDATA26 <== TEMAC_SINGLE HOSTRDDATA26)
		)
		(element HOSTRDDATA25 1
			(pin HOSTRDDATA25 input)
			(conn HOSTRDDATA25 HOSTRDDATA25 <== TEMAC_SINGLE HOSTRDDATA25)
		)
		(element HOSTRDDATA24 1
			(pin HOSTRDDATA24 input)
			(conn HOSTRDDATA24 HOSTRDDATA24 <== TEMAC_SINGLE HOSTRDDATA24)
		)
		(element HOSTRDDATA23 1
			(pin HOSTRDDATA23 input)
			(conn HOSTRDDATA23 HOSTRDDATA23 <== TEMAC_SINGLE HOSTRDDATA23)
		)
		(element HOSTRDDATA22 1
			(pin HOSTRDDATA22 input)
			(conn HOSTRDDATA22 HOSTRDDATA22 <== TEMAC_SINGLE HOSTRDDATA22)
		)
		(element HOSTRDDATA21 1
			(pin HOSTRDDATA21 input)
			(conn HOSTRDDATA21 HOSTRDDATA21 <== TEMAC_SINGLE HOSTRDDATA21)
		)
		(element HOSTRDDATA20 1
			(pin HOSTRDDATA20 input)
			(conn HOSTRDDATA20 HOSTRDDATA20 <== TEMAC_SINGLE HOSTRDDATA20)
		)
		(element HOSTRDDATA19 1
			(pin HOSTRDDATA19 input)
			(conn HOSTRDDATA19 HOSTRDDATA19 <== TEMAC_SINGLE HOSTRDDATA19)
		)
		(element HOSTRDDATA18 1
			(pin HOSTRDDATA18 input)
			(conn HOSTRDDATA18 HOSTRDDATA18 <== TEMAC_SINGLE HOSTRDDATA18)
		)
		(element HOSTRDDATA17 1
			(pin HOSTRDDATA17 input)
			(conn HOSTRDDATA17 HOSTRDDATA17 <== TEMAC_SINGLE HOSTRDDATA17)
		)
		(element HOSTRDDATA16 1
			(pin HOSTRDDATA16 input)
			(conn HOSTRDDATA16 HOSTRDDATA16 <== TEMAC_SINGLE HOSTRDDATA16)
		)
		(element HOSTRDDATA15 1
			(pin HOSTRDDATA15 input)
			(conn HOSTRDDATA15 HOSTRDDATA15 <== TEMAC_SINGLE HOSTRDDATA15)
		)
		(element HOSTRDDATA14 1
			(pin HOSTRDDATA14 input)
			(conn HOSTRDDATA14 HOSTRDDATA14 <== TEMAC_SINGLE HOSTRDDATA14)
		)
		(element HOSTRDDATA13 1
			(pin HOSTRDDATA13 input)
			(conn HOSTRDDATA13 HOSTRDDATA13 <== TEMAC_SINGLE HOSTRDDATA13)
		)
		(element HOSTRDDATA12 1
			(pin HOSTRDDATA12 input)
			(conn HOSTRDDATA12 HOSTRDDATA12 <== TEMAC_SINGLE HOSTRDDATA12)
		)
		(element HOSTRDDATA11 1
			(pin HOSTRDDATA11 input)
			(conn HOSTRDDATA11 HOSTRDDATA11 <== TEMAC_SINGLE HOSTRDDATA11)
		)
		(element HOSTRDDATA10 1
			(pin HOSTRDDATA10 input)
			(conn HOSTRDDATA10 HOSTRDDATA10 <== TEMAC_SINGLE HOSTRDDATA10)
		)
		(element HOSTRDDATA9 1
			(pin HOSTRDDATA9 input)
			(conn HOSTRDDATA9 HOSTRDDATA9 <== TEMAC_SINGLE HOSTRDDATA9)
		)
		(element HOSTRDDATA8 1
			(pin HOSTRDDATA8 input)
			(conn HOSTRDDATA8 HOSTRDDATA8 <== TEMAC_SINGLE HOSTRDDATA8)
		)
		(element HOSTRDDATA7 1
			(pin HOSTRDDATA7 input)
			(conn HOSTRDDATA7 HOSTRDDATA7 <== TEMAC_SINGLE HOSTRDDATA7)
		)
		(element HOSTRDDATA6 1
			(pin HOSTRDDATA6 input)
			(conn HOSTRDDATA6 HOSTRDDATA6 <== TEMAC_SINGLE HOSTRDDATA6)
		)
		(element HOSTRDDATA5 1
			(pin HOSTRDDATA5 input)
			(conn HOSTRDDATA5 HOSTRDDATA5 <== TEMAC_SINGLE HOSTRDDATA5)
		)
		(element HOSTRDDATA4 1
			(pin HOSTRDDATA4 input)
			(conn HOSTRDDATA4 HOSTRDDATA4 <== TEMAC_SINGLE HOSTRDDATA4)
		)
		(element HOSTRDDATA3 1
			(pin HOSTRDDATA3 input)
			(conn HOSTRDDATA3 HOSTRDDATA3 <== TEMAC_SINGLE HOSTRDDATA3)
		)
		(element HOSTRDDATA2 1
			(pin HOSTRDDATA2 input)
			(conn HOSTRDDATA2 HOSTRDDATA2 <== TEMAC_SINGLE HOSTRDDATA2)
		)
		(element HOSTRDDATA1 1
			(pin HOSTRDDATA1 input)
			(conn HOSTRDDATA1 HOSTRDDATA1 <== TEMAC_SINGLE HOSTRDDATA1)
		)
		(element HOSTRDDATA0 1
			(pin HOSTRDDATA0 input)
			(conn HOSTRDDATA0 HOSTRDDATA0 <== TEMAC_SINGLE HOSTRDDATA0)
		)
		(element HOSTOPCODE1 1
			(pin HOSTOPCODE1 output)
			(conn HOSTOPCODE1 HOSTOPCODE1 ==> TEMAC_SINGLE HOSTOPCODE1)
		)
		(element HOSTOPCODE0 1
			(pin HOSTOPCODE0 output)
			(conn HOSTOPCODE0 HOSTOPCODE0 ==> TEMAC_SINGLE HOSTOPCODE0)
		)
		(element HOSTMIIMSEL 1
			(pin HOSTMIIMSEL output)
			(conn HOSTMIIMSEL HOSTMIIMSEL ==> TEMAC_SINGLE HOSTMIIMSEL)
		)
		(element HOSTMIIMRDY 1
			(pin HOSTMIIMRDY input)
			(conn HOSTMIIMRDY HOSTMIIMRDY <== TEMAC_SINGLE HOSTMIIMRDY)
		)
		(element HOSTCLK 1
			(pin HOSTCLK output)
			(conn HOSTCLK HOSTCLK ==> TEMAC_SINGLE HOSTCLK)
		)
		(element HOSTADDR9 1
			(pin HOSTADDR9 output)
			(conn HOSTADDR9 HOSTADDR9 ==> TEMAC_SINGLE HOSTADDR9)
		)
		(element HOSTADDR8 1
			(pin HOSTADDR8 output)
			(conn HOSTADDR8 HOSTADDR8 ==> TEMAC_SINGLE HOSTADDR8)
		)
		(element HOSTADDR7 1
			(pin HOSTADDR7 output)
			(conn HOSTADDR7 HOSTADDR7 ==> TEMAC_SINGLE HOSTADDR7)
		)
		(element HOSTADDR6 1
			(pin HOSTADDR6 output)
			(conn HOSTADDR6 HOSTADDR6 ==> TEMAC_SINGLE HOSTADDR6)
		)
		(element HOSTADDR5 1
			(pin HOSTADDR5 output)
			(conn HOSTADDR5 HOSTADDR5 ==> TEMAC_SINGLE HOSTADDR5)
		)
		(element HOSTADDR4 1
			(pin HOSTADDR4 output)
			(conn HOSTADDR4 HOSTADDR4 ==> TEMAC_SINGLE HOSTADDR4)
		)
		(element HOSTADDR3 1
			(pin HOSTADDR3 output)
			(conn HOSTADDR3 HOSTADDR3 ==> TEMAC_SINGLE HOSTADDR3)
		)
		(element HOSTADDR2 1
			(pin HOSTADDR2 output)
			(conn HOSTADDR2 HOSTADDR2 ==> TEMAC_SINGLE HOSTADDR2)
		)
		(element HOSTADDR1 1
			(pin HOSTADDR1 output)
			(conn HOSTADDR1 HOSTADDR1 ==> TEMAC_SINGLE HOSTADDR1)
		)
		(element HOSTADDR0 1
			(pin HOSTADDR0 output)
			(conn HOSTADDR0 HOSTADDR0 ==> TEMAC_SINGLE HOSTADDR0)
		)
		(element EMACTOBUS4 1
			(pin EMACTOBUS4 input)
			(conn EMACTOBUS4 EMACTOBUS4 <== TEMAC_SINGLE EMACTOBUS4)
		)
		(element EMACTOBUS3 1
			(pin EMACTOBUS3 input)
			(conn EMACTOBUS3 EMACTOBUS3 <== TEMAC_SINGLE EMACTOBUS3)
		)
		(element EMACTOBUS2 1
			(pin EMACTOBUS2 input)
			(conn EMACTOBUS2 EMACTOBUS2 <== TEMAC_SINGLE EMACTOBUS2)
		)
		(element EMACTOBUS1 1
			(pin EMACTOBUS1 input)
			(conn EMACTOBUS1 EMACTOBUS1 <== TEMAC_SINGLE EMACTOBUS1)
		)
		(element EMACTOBUS0 1
			(pin EMACTOBUS0 input)
			(conn EMACTOBUS0 EMACTOBUS0 <== TEMAC_SINGLE EMACTOBUS0)
		)
		(element EMACTIBUS4 1
			(pin EMACTIBUS4 output)
			(conn EMACTIBUS4 EMACTIBUS4 ==> TEMAC_SINGLE EMACTIBUS4)
		)
		(element EMACTIBUS3 1
			(pin EMACTIBUS3 output)
			(conn EMACTIBUS3 EMACTIBUS3 ==> TEMAC_SINGLE EMACTIBUS3)
		)
		(element EMACTIBUS2 1
			(pin EMACTIBUS2 output)
			(conn EMACTIBUS2 EMACTIBUS2 ==> TEMAC_SINGLE EMACTIBUS2)
		)
		(element EMACTIBUS1 1
			(pin EMACTIBUS1 output)
			(conn EMACTIBUS1 EMACTIBUS1 ==> TEMAC_SINGLE EMACTIBUS1)
		)
		(element EMACTIBUS0 1
			(pin EMACTIBUS0 output)
			(conn EMACTIBUS0 EMACTIBUS0 ==> TEMAC_SINGLE EMACTIBUS0)
		)
		(element EMACSPEEDIS10100 1
			(pin EMACSPEEDIS10100 input)
			(conn EMACSPEEDIS10100 EMACSPEEDIS10100 <== TEMAC_SINGLE EMACSPEEDIS10100)
		)
		(element EMACPHYTXGMIIMIICLKOUT 1
			(pin EMACPHYTXGMIIMIICLKOUT input)
			(conn EMACPHYTXGMIIMIICLKOUT EMACPHYTXGMIIMIICLKOUT <== TEMAC_SINGLE EMACPHYTXGMIIMIICLKOUT)
		)
		(element EMACPHYTXER 1
			(pin EMACPHYTXER input)
			(conn EMACPHYTXER EMACPHYTXER <== TEMAC_SINGLE EMACPHYTXER)
		)
		(element EMACPHYTXEN 1
			(pin EMACPHYTXEN input)
			(conn EMACPHYTXEN EMACPHYTXEN <== TEMAC_SINGLE EMACPHYTXEN)
		)
		(element EMACPHYTXD7 1
			(pin EMACPHYTXD7 input)
			(conn EMACPHYTXD7 EMACPHYTXD7 <== TEMAC_SINGLE EMACPHYTXD7)
		)
		(element EMACPHYTXD6 1
			(pin EMACPHYTXD6 input)
			(conn EMACPHYTXD6 EMACPHYTXD6 <== TEMAC_SINGLE EMACPHYTXD6)
		)
		(element EMACPHYTXD5 1
			(pin EMACPHYTXD5 input)
			(conn EMACPHYTXD5 EMACPHYTXD5 <== TEMAC_SINGLE EMACPHYTXD5)
		)
		(element EMACPHYTXD4 1
			(pin EMACPHYTXD4 input)
			(conn EMACPHYTXD4 EMACPHYTXD4 <== TEMAC_SINGLE EMACPHYTXD4)
		)
		(element EMACPHYTXD3 1
			(pin EMACPHYTXD3 input)
			(conn EMACPHYTXD3 EMACPHYTXD3 <== TEMAC_SINGLE EMACPHYTXD3)
		)
		(element EMACPHYTXD2 1
			(pin EMACPHYTXD2 input)
			(conn EMACPHYTXD2 EMACPHYTXD2 <== TEMAC_SINGLE EMACPHYTXD2)
		)
		(element EMACPHYTXD1 1
			(pin EMACPHYTXD1 input)
			(conn EMACPHYTXD1 EMACPHYTXD1 <== TEMAC_SINGLE EMACPHYTXD1)
		)
		(element EMACPHYTXD0 1
			(pin EMACPHYTXD0 input)
			(conn EMACPHYTXD0 EMACPHYTXD0 <== TEMAC_SINGLE EMACPHYTXD0)
		)
		(element EMACPHYTXCLK 1
			(pin EMACPHYTXCLK input)
			(conn EMACPHYTXCLK EMACPHYTXCLK <== TEMAC_SINGLE EMACPHYTXCLK)
		)
		(element EMACPHYTXCHARISK 1
			(pin EMACPHYTXCHARISK input)
			(conn EMACPHYTXCHARISK EMACPHYTXCHARISK <== TEMAC_SINGLE EMACPHYTXCHARISK)
		)
		(element EMACPHYTXCHARDISPVAL 1
			(pin EMACPHYTXCHARDISPVAL input)
			(conn EMACPHYTXCHARDISPVAL EMACPHYTXCHARDISPVAL <== TEMAC_SINGLE EMACPHYTXCHARDISPVAL)
		)
		(element EMACPHYTXCHARDISPMODE 1
			(pin EMACPHYTXCHARDISPMODE input)
			(conn EMACPHYTXCHARDISPMODE EMACPHYTXCHARDISPMODE <== TEMAC_SINGLE EMACPHYTXCHARDISPMODE)
		)
		(element EMACPHYSYNCACQSTATUS 1
			(pin EMACPHYSYNCACQSTATUS input)
			(conn EMACPHYSYNCACQSTATUS EMACPHYSYNCACQSTATUS <== TEMAC_SINGLE EMACPHYSYNCACQSTATUS)
		)
		(element EMACPHYPOWERDOWN 1
			(pin EMACPHYPOWERDOWN input)
			(conn EMACPHYPOWERDOWN EMACPHYPOWERDOWN <== TEMAC_SINGLE EMACPHYPOWERDOWN)
		)
		(element EMACPHYMGTTXRESET 1
			(pin EMACPHYMGTTXRESET input)
			(conn EMACPHYMGTTXRESET EMACPHYMGTTXRESET <== TEMAC_SINGLE EMACPHYMGTTXRESET)
		)
		(element EMACPHYMGTRXRESET 1
			(pin EMACPHYMGTRXRESET input)
			(conn EMACPHYMGTRXRESET EMACPHYMGTRXRESET <== TEMAC_SINGLE EMACPHYMGTRXRESET)
		)
		(element EMACPHYMDTRI 1
			(pin EMACPHYMDTRI input)
			(conn EMACPHYMDTRI EMACPHYMDTRI <== TEMAC_SINGLE EMACPHYMDTRI)
		)
		(element EMACPHYMDOUT 1
			(pin EMACPHYMDOUT input)
			(conn EMACPHYMDOUT EMACPHYMDOUT <== TEMAC_SINGLE EMACPHYMDOUT)
		)
		(element EMACPHYMCLKOUT 1
			(pin EMACPHYMCLKOUT input)
			(conn EMACPHYMCLKOUT EMACPHYMCLKOUT <== TEMAC_SINGLE EMACPHYMCLKOUT)
		)
		(element EMACPHYLOOPBACKMSB 1
			(pin EMACPHYLOOPBACKMSB input)
			(conn EMACPHYLOOPBACKMSB EMACPHYLOOPBACKMSB <== TEMAC_SINGLE EMACPHYLOOPBACKMSB)
		)
		(element EMACPHYENCOMMAALIGN 1
			(pin EMACPHYENCOMMAALIGN input)
			(conn EMACPHYENCOMMAALIGN EMACPHYENCOMMAALIGN <== TEMAC_SINGLE EMACPHYENCOMMAALIGN)
		)
		(element EMACDCRDBUS31 1
			(pin EMACDCRDBUS31 input)
			(conn EMACDCRDBUS31 EMACDCRDBUS31 <== TEMAC_SINGLE EMACDCRDBUS31)
		)
		(element EMACDCRDBUS30 1
			(pin EMACDCRDBUS30 input)
			(conn EMACDCRDBUS30 EMACDCRDBUS30 <== TEMAC_SINGLE EMACDCRDBUS30)
		)
		(element EMACDCRDBUS29 1
			(pin EMACDCRDBUS29 input)
			(conn EMACDCRDBUS29 EMACDCRDBUS29 <== TEMAC_SINGLE EMACDCRDBUS29)
		)
		(element EMACDCRDBUS28 1
			(pin EMACDCRDBUS28 input)
			(conn EMACDCRDBUS28 EMACDCRDBUS28 <== TEMAC_SINGLE EMACDCRDBUS28)
		)
		(element EMACDCRDBUS27 1
			(pin EMACDCRDBUS27 input)
			(conn EMACDCRDBUS27 EMACDCRDBUS27 <== TEMAC_SINGLE EMACDCRDBUS27)
		)
		(element EMACDCRDBUS26 1
			(pin EMACDCRDBUS26 input)
			(conn EMACDCRDBUS26 EMACDCRDBUS26 <== TEMAC_SINGLE EMACDCRDBUS26)
		)
		(element EMACDCRDBUS25 1
			(pin EMACDCRDBUS25 input)
			(conn EMACDCRDBUS25 EMACDCRDBUS25 <== TEMAC_SINGLE EMACDCRDBUS25)
		)
		(element EMACDCRDBUS24 1
			(pin EMACDCRDBUS24 input)
			(conn EMACDCRDBUS24 EMACDCRDBUS24 <== TEMAC_SINGLE EMACDCRDBUS24)
		)
		(element EMACDCRDBUS23 1
			(pin EMACDCRDBUS23 input)
			(conn EMACDCRDBUS23 EMACDCRDBUS23 <== TEMAC_SINGLE EMACDCRDBUS23)
		)
		(element EMACDCRDBUS22 1
			(pin EMACDCRDBUS22 input)
			(conn EMACDCRDBUS22 EMACDCRDBUS22 <== TEMAC_SINGLE EMACDCRDBUS22)
		)
		(element EMACDCRDBUS21 1
			(pin EMACDCRDBUS21 input)
			(conn EMACDCRDBUS21 EMACDCRDBUS21 <== TEMAC_SINGLE EMACDCRDBUS21)
		)
		(element EMACDCRDBUS20 1
			(pin EMACDCRDBUS20 input)
			(conn EMACDCRDBUS20 EMACDCRDBUS20 <== TEMAC_SINGLE EMACDCRDBUS20)
		)
		(element EMACDCRDBUS19 1
			(pin EMACDCRDBUS19 input)
			(conn EMACDCRDBUS19 EMACDCRDBUS19 <== TEMAC_SINGLE EMACDCRDBUS19)
		)
		(element EMACDCRDBUS18 1
			(pin EMACDCRDBUS18 input)
			(conn EMACDCRDBUS18 EMACDCRDBUS18 <== TEMAC_SINGLE EMACDCRDBUS18)
		)
		(element EMACDCRDBUS17 1
			(pin EMACDCRDBUS17 input)
			(conn EMACDCRDBUS17 EMACDCRDBUS17 <== TEMAC_SINGLE EMACDCRDBUS17)
		)
		(element EMACDCRDBUS16 1
			(pin EMACDCRDBUS16 input)
			(conn EMACDCRDBUS16 EMACDCRDBUS16 <== TEMAC_SINGLE EMACDCRDBUS16)
		)
		(element EMACDCRDBUS15 1
			(pin EMACDCRDBUS15 input)
			(conn EMACDCRDBUS15 EMACDCRDBUS15 <== TEMAC_SINGLE EMACDCRDBUS15)
		)
		(element EMACDCRDBUS14 1
			(pin EMACDCRDBUS14 input)
			(conn EMACDCRDBUS14 EMACDCRDBUS14 <== TEMAC_SINGLE EMACDCRDBUS14)
		)
		(element EMACDCRDBUS13 1
			(pin EMACDCRDBUS13 input)
			(conn EMACDCRDBUS13 EMACDCRDBUS13 <== TEMAC_SINGLE EMACDCRDBUS13)
		)
		(element EMACDCRDBUS12 1
			(pin EMACDCRDBUS12 input)
			(conn EMACDCRDBUS12 EMACDCRDBUS12 <== TEMAC_SINGLE EMACDCRDBUS12)
		)
		(element EMACDCRDBUS11 1
			(pin EMACDCRDBUS11 input)
			(conn EMACDCRDBUS11 EMACDCRDBUS11 <== TEMAC_SINGLE EMACDCRDBUS11)
		)
		(element EMACDCRDBUS10 1
			(pin EMACDCRDBUS10 input)
			(conn EMACDCRDBUS10 EMACDCRDBUS10 <== TEMAC_SINGLE EMACDCRDBUS10)
		)
		(element EMACDCRDBUS9 1
			(pin EMACDCRDBUS9 input)
			(conn EMACDCRDBUS9 EMACDCRDBUS9 <== TEMAC_SINGLE EMACDCRDBUS9)
		)
		(element EMACDCRDBUS8 1
			(pin EMACDCRDBUS8 input)
			(conn EMACDCRDBUS8 EMACDCRDBUS8 <== TEMAC_SINGLE EMACDCRDBUS8)
		)
		(element EMACDCRDBUS7 1
			(pin EMACDCRDBUS7 input)
			(conn EMACDCRDBUS7 EMACDCRDBUS7 <== TEMAC_SINGLE EMACDCRDBUS7)
		)
		(element EMACDCRDBUS6 1
			(pin EMACDCRDBUS6 input)
			(conn EMACDCRDBUS6 EMACDCRDBUS6 <== TEMAC_SINGLE EMACDCRDBUS6)
		)
		(element EMACDCRDBUS5 1
			(pin EMACDCRDBUS5 input)
			(conn EMACDCRDBUS5 EMACDCRDBUS5 <== TEMAC_SINGLE EMACDCRDBUS5)
		)
		(element EMACDCRDBUS4 1
			(pin EMACDCRDBUS4 input)
			(conn EMACDCRDBUS4 EMACDCRDBUS4 <== TEMAC_SINGLE EMACDCRDBUS4)
		)
		(element EMACDCRDBUS3 1
			(pin EMACDCRDBUS3 input)
			(conn EMACDCRDBUS3 EMACDCRDBUS3 <== TEMAC_SINGLE EMACDCRDBUS3)
		)
		(element EMACDCRDBUS2 1
			(pin EMACDCRDBUS2 input)
			(conn EMACDCRDBUS2 EMACDCRDBUS2 <== TEMAC_SINGLE EMACDCRDBUS2)
		)
		(element EMACDCRDBUS1 1
			(pin EMACDCRDBUS1 input)
			(conn EMACDCRDBUS1 EMACDCRDBUS1 <== TEMAC_SINGLE EMACDCRDBUS1)
		)
		(element EMACDCRDBUS0 1
			(pin EMACDCRDBUS0 input)
			(conn EMACDCRDBUS0 EMACDCRDBUS0 <== TEMAC_SINGLE EMACDCRDBUS0)
		)
		(element EMACDCRACK 1
			(pin EMACDCRACK input)
			(conn EMACDCRACK EMACDCRACK <== TEMAC_SINGLE EMACDCRACK)
		)
		(element EMACCLIENTTXSTATSVLD 1
			(pin EMACCLIENTTXSTATSVLD input)
			(conn EMACCLIENTTXSTATSVLD EMACCLIENTTXSTATSVLD <== TEMAC_SINGLE EMACCLIENTTXSTATSVLD)
		)
		(element EMACCLIENTTXSTATSBYTEVLD 1
			(pin EMACCLIENTTXSTATSBYTEVLD input)
			(conn EMACCLIENTTXSTATSBYTEVLD EMACCLIENTTXSTATSBYTEVLD <== TEMAC_SINGLE EMACCLIENTTXSTATSBYTEVLD)
		)
		(element EMACCLIENTTXSTATS 1
			(pin EMACCLIENTTXSTATS input)
			(conn EMACCLIENTTXSTATS EMACCLIENTTXSTATS <== TEMAC_SINGLE EMACCLIENTTXSTATS)
		)
		(element EMACCLIENTTXRETRANSMIT 1
			(pin EMACCLIENTTXRETRANSMIT input)
			(conn EMACCLIENTTXRETRANSMIT EMACCLIENTTXRETRANSMIT <== TEMAC_SINGLE EMACCLIENTTXRETRANSMIT)
		)
		(element EMACCLIENTTXCOLLISION 1
			(pin EMACCLIENTTXCOLLISION input)
			(conn EMACCLIENTTXCOLLISION EMACCLIENTTXCOLLISION <== TEMAC_SINGLE EMACCLIENTTXCOLLISION)
		)
		(element EMACCLIENTTXCLIENTCLKOUT 1
			(pin EMACCLIENTTXCLIENTCLKOUT input)
			(conn EMACCLIENTTXCLIENTCLKOUT EMACCLIENTTXCLIENTCLKOUT <== TEMAC_SINGLE EMACCLIENTTXCLIENTCLKOUT)
		)
		(element EMACCLIENTTXACK 1
			(pin EMACCLIENTTXACK input)
			(conn EMACCLIENTTXACK EMACCLIENTTXACK <== TEMAC_SINGLE EMACCLIENTTXACK)
		)
		(element EMACCLIENTRXSTATS6 1
			(pin EMACCLIENTRXSTATS6 input)
			(conn EMACCLIENTRXSTATS6 EMACCLIENTRXSTATS6 <== TEMAC_SINGLE EMACCLIENTRXSTATS6)
		)
		(element EMACCLIENTRXSTATS5 1
			(pin EMACCLIENTRXSTATS5 input)
			(conn EMACCLIENTRXSTATS5 EMACCLIENTRXSTATS5 <== TEMAC_SINGLE EMACCLIENTRXSTATS5)
		)
		(element EMACCLIENTRXSTATS4 1
			(pin EMACCLIENTRXSTATS4 input)
			(conn EMACCLIENTRXSTATS4 EMACCLIENTRXSTATS4 <== TEMAC_SINGLE EMACCLIENTRXSTATS4)
		)
		(element EMACCLIENTRXSTATS3 1
			(pin EMACCLIENTRXSTATS3 input)
			(conn EMACCLIENTRXSTATS3 EMACCLIENTRXSTATS3 <== TEMAC_SINGLE EMACCLIENTRXSTATS3)
		)
		(element EMACCLIENTRXSTATS2 1
			(pin EMACCLIENTRXSTATS2 input)
			(conn EMACCLIENTRXSTATS2 EMACCLIENTRXSTATS2 <== TEMAC_SINGLE EMACCLIENTRXSTATS2)
		)
		(element EMACCLIENTRXSTATS1 1
			(pin EMACCLIENTRXSTATS1 input)
			(conn EMACCLIENTRXSTATS1 EMACCLIENTRXSTATS1 <== TEMAC_SINGLE EMACCLIENTRXSTATS1)
		)
		(element EMACCLIENTRXSTATS0 1
			(pin EMACCLIENTRXSTATS0 input)
			(conn EMACCLIENTRXSTATS0 EMACCLIENTRXSTATS0 <== TEMAC_SINGLE EMACCLIENTRXSTATS0)
		)
		(element EMACCLIENTRXSTATSVLD 1
			(pin EMACCLIENTRXSTATSVLD input)
			(conn EMACCLIENTRXSTATSVLD EMACCLIENTRXSTATSVLD <== TEMAC_SINGLE EMACCLIENTRXSTATSVLD)
		)
		(element EMACCLIENTRXSTATSBYTEVLD 1
			(pin EMACCLIENTRXSTATSBYTEVLD input)
			(conn EMACCLIENTRXSTATSBYTEVLD EMACCLIENTRXSTATSBYTEVLD <== TEMAC_SINGLE EMACCLIENTRXSTATSBYTEVLD)
		)
		(element EMACCLIENTRXGOODFRAME 1
			(pin EMACCLIENTRXGOODFRAME input)
			(conn EMACCLIENTRXGOODFRAME EMACCLIENTRXGOODFRAME <== TEMAC_SINGLE EMACCLIENTRXGOODFRAME)
		)
		(element EMACCLIENTRXFRAMEDROP 1
			(pin EMACCLIENTRXFRAMEDROP input)
			(conn EMACCLIENTRXFRAMEDROP EMACCLIENTRXFRAMEDROP <== TEMAC_SINGLE EMACCLIENTRXFRAMEDROP)
		)
		(element EMACCLIENTRXD15 1
			(pin EMACCLIENTRXD15 input)
			(conn EMACCLIENTRXD15 EMACCLIENTRXD15 <== TEMAC_SINGLE EMACCLIENTRXD15)
		)
		(element EMACCLIENTRXD14 1
			(pin EMACCLIENTRXD14 input)
			(conn EMACCLIENTRXD14 EMACCLIENTRXD14 <== TEMAC_SINGLE EMACCLIENTRXD14)
		)
		(element EMACCLIENTRXD13 1
			(pin EMACCLIENTRXD13 input)
			(conn EMACCLIENTRXD13 EMACCLIENTRXD13 <== TEMAC_SINGLE EMACCLIENTRXD13)
		)
		(element EMACCLIENTRXD12 1
			(pin EMACCLIENTRXD12 input)
			(conn EMACCLIENTRXD12 EMACCLIENTRXD12 <== TEMAC_SINGLE EMACCLIENTRXD12)
		)
		(element EMACCLIENTRXD11 1
			(pin EMACCLIENTRXD11 input)
			(conn EMACCLIENTRXD11 EMACCLIENTRXD11 <== TEMAC_SINGLE EMACCLIENTRXD11)
		)
		(element EMACCLIENTRXD10 1
			(pin EMACCLIENTRXD10 input)
			(conn EMACCLIENTRXD10 EMACCLIENTRXD10 <== TEMAC_SINGLE EMACCLIENTRXD10)
		)
		(element EMACCLIENTRXD9 1
			(pin EMACCLIENTRXD9 input)
			(conn EMACCLIENTRXD9 EMACCLIENTRXD9 <== TEMAC_SINGLE EMACCLIENTRXD9)
		)
		(element EMACCLIENTRXD8 1
			(pin EMACCLIENTRXD8 input)
			(conn EMACCLIENTRXD8 EMACCLIENTRXD8 <== TEMAC_SINGLE EMACCLIENTRXD8)
		)
		(element EMACCLIENTRXD7 1
			(pin EMACCLIENTRXD7 input)
			(conn EMACCLIENTRXD7 EMACCLIENTRXD7 <== TEMAC_SINGLE EMACCLIENTRXD7)
		)
		(element EMACCLIENTRXD6 1
			(pin EMACCLIENTRXD6 input)
			(conn EMACCLIENTRXD6 EMACCLIENTRXD6 <== TEMAC_SINGLE EMACCLIENTRXD6)
		)
		(element EMACCLIENTRXD5 1
			(pin EMACCLIENTRXD5 input)
			(conn EMACCLIENTRXD5 EMACCLIENTRXD5 <== TEMAC_SINGLE EMACCLIENTRXD5)
		)
		(element EMACCLIENTRXD4 1
			(pin EMACCLIENTRXD4 input)
			(conn EMACCLIENTRXD4 EMACCLIENTRXD4 <== TEMAC_SINGLE EMACCLIENTRXD4)
		)
		(element EMACCLIENTRXD3 1
			(pin EMACCLIENTRXD3 input)
			(conn EMACCLIENTRXD3 EMACCLIENTRXD3 <== TEMAC_SINGLE EMACCLIENTRXD3)
		)
		(element EMACCLIENTRXD2 1
			(pin EMACCLIENTRXD2 input)
			(conn EMACCLIENTRXD2 EMACCLIENTRXD2 <== TEMAC_SINGLE EMACCLIENTRXD2)
		)
		(element EMACCLIENTRXD1 1
			(pin EMACCLIENTRXD1 input)
			(conn EMACCLIENTRXD1 EMACCLIENTRXD1 <== TEMAC_SINGLE EMACCLIENTRXD1)
		)
		(element EMACCLIENTRXD0 1
			(pin EMACCLIENTRXD0 input)
			(conn EMACCLIENTRXD0 EMACCLIENTRXD0 <== TEMAC_SINGLE EMACCLIENTRXD0)
		)
		(element EMACCLIENTRXDVREG6 1
			(pin EMACCLIENTRXDVREG6 input)
			(conn EMACCLIENTRXDVREG6 EMACCLIENTRXDVREG6 <== TEMAC_SINGLE EMACCLIENTRXDVREG6)
		)
		(element EMACCLIENTRXDVLDMSW 1
			(pin EMACCLIENTRXDVLDMSW input)
			(conn EMACCLIENTRXDVLDMSW EMACCLIENTRXDVLDMSW <== TEMAC_SINGLE EMACCLIENTRXDVLDMSW)
		)
		(element EMACCLIENTRXDVLD 1
			(pin EMACCLIENTRXDVLD input)
			(conn EMACCLIENTRXDVLD EMACCLIENTRXDVLD <== TEMAC_SINGLE EMACCLIENTRXDVLD)
		)
		(element EMACCLIENTRXCLIENTCLKOUT 1
			(pin EMACCLIENTRXCLIENTCLKOUT input)
			(conn EMACCLIENTRXCLIENTCLKOUT EMACCLIENTRXCLIENTCLKOUT <== TEMAC_SINGLE EMACCLIENTRXCLIENTCLKOUT)
		)
		(element EMACCLIENTRXBADFRAME 1
			(pin EMACCLIENTRXBADFRAME input)
			(conn EMACCLIENTRXBADFRAME EMACCLIENTRXBADFRAME <== TEMAC_SINGLE EMACCLIENTRXBADFRAME)
		)
		(element EMACCLIENTANINTERRUPT 1
			(pin EMACCLIENTANINTERRUPT input)
			(conn EMACCLIENTANINTERRUPT EMACCLIENTANINTERRUPT <== TEMAC_SINGLE EMACCLIENTANINTERRUPT)
		)
		(element DCRHOSTDONEIR 1
			(pin DCRHOSTDONEIR input)
			(conn DCRHOSTDONEIR DCRHOSTDONEIR <== TEMAC_SINGLE DCRHOSTDONEIR)
		)
		(element DCREMACWRITE 1
			(pin DCREMACWRITE output)
			(conn DCREMACWRITE DCREMACWRITE ==> TEMAC_SINGLE DCREMACWRITE)
		)
		(element DCREMACREAD 1
			(pin DCREMACREAD output)
			(conn DCREMACREAD DCREMACREAD ==> TEMAC_SINGLE DCREMACREAD)
		)
		(element DCREMACENABLE 1
			(pin DCREMACENABLE output)
			(conn DCREMACENABLE DCREMACENABLE ==> TEMAC_SINGLE DCREMACENABLE)
		)
		(element DCREMACDBUS31 1
			(pin DCREMACDBUS31 output)
			(conn DCREMACDBUS31 DCREMACDBUS31 ==> TEMAC_SINGLE DCREMACDBUS31)
		)
		(element DCREMACDBUS30 1
			(pin DCREMACDBUS30 output)
			(conn DCREMACDBUS30 DCREMACDBUS30 ==> TEMAC_SINGLE DCREMACDBUS30)
		)
		(element DCREMACDBUS29 1
			(pin DCREMACDBUS29 output)
			(conn DCREMACDBUS29 DCREMACDBUS29 ==> TEMAC_SINGLE DCREMACDBUS29)
		)
		(element DCREMACDBUS28 1
			(pin DCREMACDBUS28 output)
			(conn DCREMACDBUS28 DCREMACDBUS28 ==> TEMAC_SINGLE DCREMACDBUS28)
		)
		(element DCREMACDBUS27 1
			(pin DCREMACDBUS27 output)
			(conn DCREMACDBUS27 DCREMACDBUS27 ==> TEMAC_SINGLE DCREMACDBUS27)
		)
		(element DCREMACDBUS26 1
			(pin DCREMACDBUS26 output)
			(conn DCREMACDBUS26 DCREMACDBUS26 ==> TEMAC_SINGLE DCREMACDBUS26)
		)
		(element DCREMACDBUS25 1
			(pin DCREMACDBUS25 output)
			(conn DCREMACDBUS25 DCREMACDBUS25 ==> TEMAC_SINGLE DCREMACDBUS25)
		)
		(element DCREMACDBUS24 1
			(pin DCREMACDBUS24 output)
			(conn DCREMACDBUS24 DCREMACDBUS24 ==> TEMAC_SINGLE DCREMACDBUS24)
		)
		(element DCREMACDBUS23 1
			(pin DCREMACDBUS23 output)
			(conn DCREMACDBUS23 DCREMACDBUS23 ==> TEMAC_SINGLE DCREMACDBUS23)
		)
		(element DCREMACDBUS22 1
			(pin DCREMACDBUS22 output)
			(conn DCREMACDBUS22 DCREMACDBUS22 ==> TEMAC_SINGLE DCREMACDBUS22)
		)
		(element DCREMACDBUS21 1
			(pin DCREMACDBUS21 output)
			(conn DCREMACDBUS21 DCREMACDBUS21 ==> TEMAC_SINGLE DCREMACDBUS21)
		)
		(element DCREMACDBUS20 1
			(pin DCREMACDBUS20 output)
			(conn DCREMACDBUS20 DCREMACDBUS20 ==> TEMAC_SINGLE DCREMACDBUS20)
		)
		(element DCREMACDBUS19 1
			(pin DCREMACDBUS19 output)
			(conn DCREMACDBUS19 DCREMACDBUS19 ==> TEMAC_SINGLE DCREMACDBUS19)
		)
		(element DCREMACDBUS18 1
			(pin DCREMACDBUS18 output)
			(conn DCREMACDBUS18 DCREMACDBUS18 ==> TEMAC_SINGLE DCREMACDBUS18)
		)
		(element DCREMACDBUS17 1
			(pin DCREMACDBUS17 output)
			(conn DCREMACDBUS17 DCREMACDBUS17 ==> TEMAC_SINGLE DCREMACDBUS17)
		)
		(element DCREMACDBUS16 1
			(pin DCREMACDBUS16 output)
			(conn DCREMACDBUS16 DCREMACDBUS16 ==> TEMAC_SINGLE DCREMACDBUS16)
		)
		(element DCREMACDBUS15 1
			(pin DCREMACDBUS15 output)
			(conn DCREMACDBUS15 DCREMACDBUS15 ==> TEMAC_SINGLE DCREMACDBUS15)
		)
		(element DCREMACDBUS14 1
			(pin DCREMACDBUS14 output)
			(conn DCREMACDBUS14 DCREMACDBUS14 ==> TEMAC_SINGLE DCREMACDBUS14)
		)
		(element DCREMACDBUS13 1
			(pin DCREMACDBUS13 output)
			(conn DCREMACDBUS13 DCREMACDBUS13 ==> TEMAC_SINGLE DCREMACDBUS13)
		)
		(element DCREMACDBUS12 1
			(pin DCREMACDBUS12 output)
			(conn DCREMACDBUS12 DCREMACDBUS12 ==> TEMAC_SINGLE DCREMACDBUS12)
		)
		(element DCREMACDBUS11 1
			(pin DCREMACDBUS11 output)
			(conn DCREMACDBUS11 DCREMACDBUS11 ==> TEMAC_SINGLE DCREMACDBUS11)
		)
		(element DCREMACDBUS10 1
			(pin DCREMACDBUS10 output)
			(conn DCREMACDBUS10 DCREMACDBUS10 ==> TEMAC_SINGLE DCREMACDBUS10)
		)
		(element DCREMACDBUS9 1
			(pin DCREMACDBUS9 output)
			(conn DCREMACDBUS9 DCREMACDBUS9 ==> TEMAC_SINGLE DCREMACDBUS9)
		)
		(element DCREMACDBUS8 1
			(pin DCREMACDBUS8 output)
			(conn DCREMACDBUS8 DCREMACDBUS8 ==> TEMAC_SINGLE DCREMACDBUS8)
		)
		(element DCREMACDBUS7 1
			(pin DCREMACDBUS7 output)
			(conn DCREMACDBUS7 DCREMACDBUS7 ==> TEMAC_SINGLE DCREMACDBUS7)
		)
		(element DCREMACDBUS6 1
			(pin DCREMACDBUS6 output)
			(conn DCREMACDBUS6 DCREMACDBUS6 ==> TEMAC_SINGLE DCREMACDBUS6)
		)
		(element DCREMACDBUS5 1
			(pin DCREMACDBUS5 output)
			(conn DCREMACDBUS5 DCREMACDBUS5 ==> TEMAC_SINGLE DCREMACDBUS5)
		)
		(element DCREMACDBUS4 1
			(pin DCREMACDBUS4 output)
			(conn DCREMACDBUS4 DCREMACDBUS4 ==> TEMAC_SINGLE DCREMACDBUS4)
		)
		(element DCREMACDBUS3 1
			(pin DCREMACDBUS3 output)
			(conn DCREMACDBUS3 DCREMACDBUS3 ==> TEMAC_SINGLE DCREMACDBUS3)
		)
		(element DCREMACDBUS2 1
			(pin DCREMACDBUS2 output)
			(conn DCREMACDBUS2 DCREMACDBUS2 ==> TEMAC_SINGLE DCREMACDBUS2)
		)
		(element DCREMACDBUS1 1
			(pin DCREMACDBUS1 output)
			(conn DCREMACDBUS1 DCREMACDBUS1 ==> TEMAC_SINGLE DCREMACDBUS1)
		)
		(element DCREMACDBUS0 1
			(pin DCREMACDBUS0 output)
			(conn DCREMACDBUS0 DCREMACDBUS0 ==> TEMAC_SINGLE DCREMACDBUS0)
		)
		(element DCREMACCLK 1
			(pin DCREMACCLK output)
			(conn DCREMACCLK DCREMACCLK ==> TEMAC_SINGLE DCREMACCLK)
		)
		(element DCREMACABUS9 1
			(pin DCREMACABUS9 output)
			(conn DCREMACABUS9 DCREMACABUS9 ==> TEMAC_SINGLE DCREMACABUS9)
		)
		(element DCREMACABUS8 1
			(pin DCREMACABUS8 output)
			(conn DCREMACABUS8 DCREMACABUS8 ==> TEMAC_SINGLE DCREMACABUS8)
		)
		(element DCREMACABUS7 1
			(pin DCREMACABUS7 output)
			(conn DCREMACABUS7 DCREMACABUS7 ==> TEMAC_SINGLE DCREMACABUS7)
		)
		(element DCREMACABUS6 1
			(pin DCREMACABUS6 output)
			(conn DCREMACABUS6 DCREMACABUS6 ==> TEMAC_SINGLE DCREMACABUS6)
		)
		(element DCREMACABUS5 1
			(pin DCREMACABUS5 output)
			(conn DCREMACABUS5 DCREMACABUS5 ==> TEMAC_SINGLE DCREMACABUS5)
		)
		(element DCREMACABUS4 1
			(pin DCREMACABUS4 output)
			(conn DCREMACABUS4 DCREMACABUS4 ==> TEMAC_SINGLE DCREMACABUS4)
		)
		(element DCREMACABUS3 1
			(pin DCREMACABUS3 output)
			(conn DCREMACABUS3 DCREMACABUS3 ==> TEMAC_SINGLE DCREMACABUS3)
		)
		(element DCREMACABUS2 1
			(pin DCREMACABUS2 output)
			(conn DCREMACABUS2 DCREMACABUS2 ==> TEMAC_SINGLE DCREMACABUS2)
		)
		(element DCREMACABUS1 1
			(pin DCREMACABUS1 output)
			(conn DCREMACABUS1 DCREMACABUS1 ==> TEMAC_SINGLE DCREMACABUS1)
		)
		(element DCREMACABUS0 1
			(pin DCREMACABUS0 output)
			(conn DCREMACABUS0 DCREMACABUS0 ==> TEMAC_SINGLE DCREMACABUS0)
		)
		(element CLIENTEMACTXUNDERRUN 1
			(pin CLIENTEMACTXUNDERRUN output)
			(conn CLIENTEMACTXUNDERRUN CLIENTEMACTXUNDERRUN ==> TEMAC_SINGLE CLIENTEMACTXUNDERRUN)
		)
		(element CLIENTEMACTXIFGDELAY7 1
			(pin CLIENTEMACTXIFGDELAY7 output)
			(conn CLIENTEMACTXIFGDELAY7 CLIENTEMACTXIFGDELAY7 ==> TEMAC_SINGLE CLIENTEMACTXIFGDELAY7)
		)
		(element CLIENTEMACTXIFGDELAY6 1
			(pin CLIENTEMACTXIFGDELAY6 output)
			(conn CLIENTEMACTXIFGDELAY6 CLIENTEMACTXIFGDELAY6 ==> TEMAC_SINGLE CLIENTEMACTXIFGDELAY6)
		)
		(element CLIENTEMACTXIFGDELAY5 1
			(pin CLIENTEMACTXIFGDELAY5 output)
			(conn CLIENTEMACTXIFGDELAY5 CLIENTEMACTXIFGDELAY5 ==> TEMAC_SINGLE CLIENTEMACTXIFGDELAY5)
		)
		(element CLIENTEMACTXIFGDELAY4 1
			(pin CLIENTEMACTXIFGDELAY4 output)
			(conn CLIENTEMACTXIFGDELAY4 CLIENTEMACTXIFGDELAY4 ==> TEMAC_SINGLE CLIENTEMACTXIFGDELAY4)
		)
		(element CLIENTEMACTXIFGDELAY3 1
			(pin CLIENTEMACTXIFGDELAY3 output)
			(conn CLIENTEMACTXIFGDELAY3 CLIENTEMACTXIFGDELAY3 ==> TEMAC_SINGLE CLIENTEMACTXIFGDELAY3)
		)
		(element CLIENTEMACTXIFGDELAY2 1
			(pin CLIENTEMACTXIFGDELAY2 output)
			(conn CLIENTEMACTXIFGDELAY2 CLIENTEMACTXIFGDELAY2 ==> TEMAC_SINGLE CLIENTEMACTXIFGDELAY2)
		)
		(element CLIENTEMACTXIFGDELAY1 1
			(pin CLIENTEMACTXIFGDELAY1 output)
			(conn CLIENTEMACTXIFGDELAY1 CLIENTEMACTXIFGDELAY1 ==> TEMAC_SINGLE CLIENTEMACTXIFGDELAY1)
		)
		(element CLIENTEMACTXIFGDELAY0 1
			(pin CLIENTEMACTXIFGDELAY0 output)
			(conn CLIENTEMACTXIFGDELAY0 CLIENTEMACTXIFGDELAY0 ==> TEMAC_SINGLE CLIENTEMACTXIFGDELAY0)
		)
		(element CLIENTEMACTXFIRSTBYTE 1
			(pin CLIENTEMACTXFIRSTBYTE output)
			(conn CLIENTEMACTXFIRSTBYTE CLIENTEMACTXFIRSTBYTE ==> TEMAC_SINGLE CLIENTEMACTXFIRSTBYTE)
		)
		(element CLIENTEMACTXD15 1
			(pin CLIENTEMACTXD15 output)
			(conn CLIENTEMACTXD15 CLIENTEMACTXD15 ==> TEMAC_SINGLE CLIENTEMACTXD15)
		)
		(element CLIENTEMACTXD14 1
			(pin CLIENTEMACTXD14 output)
			(conn CLIENTEMACTXD14 CLIENTEMACTXD14 ==> TEMAC_SINGLE CLIENTEMACTXD14)
		)
		(element CLIENTEMACTXD13 1
			(pin CLIENTEMACTXD13 output)
			(conn CLIENTEMACTXD13 CLIENTEMACTXD13 ==> TEMAC_SINGLE CLIENTEMACTXD13)
		)
		(element CLIENTEMACTXD12 1
			(pin CLIENTEMACTXD12 output)
			(conn CLIENTEMACTXD12 CLIENTEMACTXD12 ==> TEMAC_SINGLE CLIENTEMACTXD12)
		)
		(element CLIENTEMACTXD11 1
			(pin CLIENTEMACTXD11 output)
			(conn CLIENTEMACTXD11 CLIENTEMACTXD11 ==> TEMAC_SINGLE CLIENTEMACTXD11)
		)
		(element CLIENTEMACTXD10 1
			(pin CLIENTEMACTXD10 output)
			(conn CLIENTEMACTXD10 CLIENTEMACTXD10 ==> TEMAC_SINGLE CLIENTEMACTXD10)
		)
		(element CLIENTEMACTXD9 1
			(pin CLIENTEMACTXD9 output)
			(conn CLIENTEMACTXD9 CLIENTEMACTXD9 ==> TEMAC_SINGLE CLIENTEMACTXD9)
		)
		(element CLIENTEMACTXD8 1
			(pin CLIENTEMACTXD8 output)
			(conn CLIENTEMACTXD8 CLIENTEMACTXD8 ==> TEMAC_SINGLE CLIENTEMACTXD8)
		)
		(element CLIENTEMACTXD7 1
			(pin CLIENTEMACTXD7 output)
			(conn CLIENTEMACTXD7 CLIENTEMACTXD7 ==> TEMAC_SINGLE CLIENTEMACTXD7)
		)
		(element CLIENTEMACTXD6 1
			(pin CLIENTEMACTXD6 output)
			(conn CLIENTEMACTXD6 CLIENTEMACTXD6 ==> TEMAC_SINGLE CLIENTEMACTXD6)
		)
		(element CLIENTEMACTXD5 1
			(pin CLIENTEMACTXD5 output)
			(conn CLIENTEMACTXD5 CLIENTEMACTXD5 ==> TEMAC_SINGLE CLIENTEMACTXD5)
		)
		(element CLIENTEMACTXD4 1
			(pin CLIENTEMACTXD4 output)
			(conn CLIENTEMACTXD4 CLIENTEMACTXD4 ==> TEMAC_SINGLE CLIENTEMACTXD4)
		)
		(element CLIENTEMACTXD3 1
			(pin CLIENTEMACTXD3 output)
			(conn CLIENTEMACTXD3 CLIENTEMACTXD3 ==> TEMAC_SINGLE CLIENTEMACTXD3)
		)
		(element CLIENTEMACTXD2 1
			(pin CLIENTEMACTXD2 output)
			(conn CLIENTEMACTXD2 CLIENTEMACTXD2 ==> TEMAC_SINGLE CLIENTEMACTXD2)
		)
		(element CLIENTEMACTXD1 1
			(pin CLIENTEMACTXD1 output)
			(conn CLIENTEMACTXD1 CLIENTEMACTXD1 ==> TEMAC_SINGLE CLIENTEMACTXD1)
		)
		(element CLIENTEMACTXD0 1
			(pin CLIENTEMACTXD0 output)
			(conn CLIENTEMACTXD0 CLIENTEMACTXD0 ==> TEMAC_SINGLE CLIENTEMACTXD0)
		)
		(element CLIENTEMACTXDVLDMSW 1
			(pin CLIENTEMACTXDVLDMSW output)
			(conn CLIENTEMACTXDVLDMSW CLIENTEMACTXDVLDMSW ==> TEMAC_SINGLE CLIENTEMACTXDVLDMSW)
		)
		(element CLIENTEMACTXDVLD 1
			(pin CLIENTEMACTXDVLD output)
			(conn CLIENTEMACTXDVLD CLIENTEMACTXDVLD ==> TEMAC_SINGLE CLIENTEMACTXDVLD)
		)
		(element CLIENTEMACTXCLIENTCLKIN 1
			(pin CLIENTEMACTXCLIENTCLKIN output)
			(conn CLIENTEMACTXCLIENTCLKIN CLIENTEMACTXCLIENTCLKIN ==> TEMAC_SINGLE CLIENTEMACTXCLIENTCLKIN)
		)
		(element CLIENTEMACRXCLIENTCLKIN 1
			(pin CLIENTEMACRXCLIENTCLKIN output)
			(conn CLIENTEMACRXCLIENTCLKIN CLIENTEMACRXCLIENTCLKIN ==> TEMAC_SINGLE CLIENTEMACRXCLIENTCLKIN)
		)
		(element CLIENTEMACPAUSEVAL15 1
			(pin CLIENTEMACPAUSEVAL15 output)
			(conn CLIENTEMACPAUSEVAL15 CLIENTEMACPAUSEVAL15 ==> TEMAC_SINGLE CLIENTEMACPAUSEVAL15)
		)
		(element CLIENTEMACPAUSEVAL14 1
			(pin CLIENTEMACPAUSEVAL14 output)
			(conn CLIENTEMACPAUSEVAL14 CLIENTEMACPAUSEVAL14 ==> TEMAC_SINGLE CLIENTEMACPAUSEVAL14)
		)
		(element CLIENTEMACPAUSEVAL13 1
			(pin CLIENTEMACPAUSEVAL13 output)
			(conn CLIENTEMACPAUSEVAL13 CLIENTEMACPAUSEVAL13 ==> TEMAC_SINGLE CLIENTEMACPAUSEVAL13)
		)
		(element CLIENTEMACPAUSEVAL12 1
			(pin CLIENTEMACPAUSEVAL12 output)
			(conn CLIENTEMACPAUSEVAL12 CLIENTEMACPAUSEVAL12 ==> TEMAC_SINGLE CLIENTEMACPAUSEVAL12)
		)
		(element CLIENTEMACPAUSEVAL11 1
			(pin CLIENTEMACPAUSEVAL11 output)
			(conn CLIENTEMACPAUSEVAL11 CLIENTEMACPAUSEVAL11 ==> TEMAC_SINGLE CLIENTEMACPAUSEVAL11)
		)
		(element CLIENTEMACPAUSEVAL10 1
			(pin CLIENTEMACPAUSEVAL10 output)
			(conn CLIENTEMACPAUSEVAL10 CLIENTEMACPAUSEVAL10 ==> TEMAC_SINGLE CLIENTEMACPAUSEVAL10)
		)
		(element CLIENTEMACPAUSEVAL9 1
			(pin CLIENTEMACPAUSEVAL9 output)
			(conn CLIENTEMACPAUSEVAL9 CLIENTEMACPAUSEVAL9 ==> TEMAC_SINGLE CLIENTEMACPAUSEVAL9)
		)
		(element CLIENTEMACPAUSEVAL8 1
			(pin CLIENTEMACPAUSEVAL8 output)
			(conn CLIENTEMACPAUSEVAL8 CLIENTEMACPAUSEVAL8 ==> TEMAC_SINGLE CLIENTEMACPAUSEVAL8)
		)
		(element CLIENTEMACPAUSEVAL7 1
			(pin CLIENTEMACPAUSEVAL7 output)
			(conn CLIENTEMACPAUSEVAL7 CLIENTEMACPAUSEVAL7 ==> TEMAC_SINGLE CLIENTEMACPAUSEVAL7)
		)
		(element CLIENTEMACPAUSEVAL6 1
			(pin CLIENTEMACPAUSEVAL6 output)
			(conn CLIENTEMACPAUSEVAL6 CLIENTEMACPAUSEVAL6 ==> TEMAC_SINGLE CLIENTEMACPAUSEVAL6)
		)
		(element CLIENTEMACPAUSEVAL5 1
			(pin CLIENTEMACPAUSEVAL5 output)
			(conn CLIENTEMACPAUSEVAL5 CLIENTEMACPAUSEVAL5 ==> TEMAC_SINGLE CLIENTEMACPAUSEVAL5)
		)
		(element CLIENTEMACPAUSEVAL4 1
			(pin CLIENTEMACPAUSEVAL4 output)
			(conn CLIENTEMACPAUSEVAL4 CLIENTEMACPAUSEVAL4 ==> TEMAC_SINGLE CLIENTEMACPAUSEVAL4)
		)
		(element CLIENTEMACPAUSEVAL3 1
			(pin CLIENTEMACPAUSEVAL3 output)
			(conn CLIENTEMACPAUSEVAL3 CLIENTEMACPAUSEVAL3 ==> TEMAC_SINGLE CLIENTEMACPAUSEVAL3)
		)
		(element CLIENTEMACPAUSEVAL2 1
			(pin CLIENTEMACPAUSEVAL2 output)
			(conn CLIENTEMACPAUSEVAL2 CLIENTEMACPAUSEVAL2 ==> TEMAC_SINGLE CLIENTEMACPAUSEVAL2)
		)
		(element CLIENTEMACPAUSEVAL1 1
			(pin CLIENTEMACPAUSEVAL1 output)
			(conn CLIENTEMACPAUSEVAL1 CLIENTEMACPAUSEVAL1 ==> TEMAC_SINGLE CLIENTEMACPAUSEVAL1)
		)
		(element CLIENTEMACPAUSEVAL0 1
			(pin CLIENTEMACPAUSEVAL0 output)
			(conn CLIENTEMACPAUSEVAL0 CLIENTEMACPAUSEVAL0 ==> TEMAC_SINGLE CLIENTEMACPAUSEVAL0)
		)
		(element CLIENTEMACPAUSEREQ 1
			(pin CLIENTEMACPAUSEREQ output)
			(conn CLIENTEMACPAUSEREQ CLIENTEMACPAUSEREQ ==> TEMAC_SINGLE CLIENTEMACPAUSEREQ)
		)
		(element CLIENTEMACDCMLOCKED 1
			(pin CLIENTEMACDCMLOCKED output)
			(conn CLIENTEMACDCMLOCKED CLIENTEMACDCMLOCKED ==> TEMAC_SINGLE CLIENTEMACDCMLOCKED)
		)
		(element EMAC_1000BASEX_ENABLE 0
			(cfg FALSE TRUE)
		)
		(element EMAC_USECLKEN 0
			(cfg FALSE TRUE)
		)
		(element EMAC_UNIDIRECTION_ENABLE 0
			(cfg FALSE TRUE)
		)
		(element EMAC_TX16BITCLIENT_ENABLE 0
			(cfg FALSE TRUE)
		)
		(element EMAC_TXVLAN_ENABLE 0
			(cfg FALSE TRUE)
		)
		(element EMAC_TXRESET 0
			(cfg FALSE TRUE)
		)
		(element EMAC_TXJUMBOFRAME_ENABLE 0
			(cfg FALSE TRUE)
		)
		(element EMAC_TXINBANDFCS_ENABLE 0
			(cfg FALSE TRUE)
		)
		(element EMAC_TXIFGADJUST_ENABLE 0
			(cfg FALSE TRUE)
		)
		(element EMAC_TXHALFDUPLEX 0
			(cfg FALSE TRUE)
		)
		(element EMAC_TXFLOWCTRL_ENABLE 0
			(cfg FALSE TRUE)
		)
		(element EMAC_TX_ENABLE 0
			(cfg TRUE FALSE)
		)
		(element EMAC_SPEED_MSB 0
			(cfg FALSE TRUE)
		)
		(element EMAC_SPEED_LSB 0
			(cfg FALSE TRUE)
		)
		(element EMAC_SGMII_ENABLE 0
			(cfg FALSE TRUE)
		)
		(element EMAC_RX16BITCLIENT_ENABLE 0
			(cfg FALSE TRUE)
		)
		(element EMAC_RXVLAN_ENABLE 0
			(cfg FALSE TRUE)
		)
		(element EMAC_RXRESET 0
			(cfg FALSE TRUE)
		)
		(element EMAC_RXJUMBOFRAME_ENABLE 0
			(cfg FALSE TRUE)
		)
		(element EMAC_RXINBANDFCS_ENABLE 0
			(cfg FALSE TRUE)
		)
		(element EMAC_RXHALFDUPLEX 0
			(cfg FALSE TRUE)
		)
		(element EMAC_RXFLOWCTRL_ENABLE 0
			(cfg FALSE TRUE)
		)
		(element EMAC_RX_ENABLE 0
			(cfg TRUE FALSE)
		)
		(element EMAC_RGMII_ENABLE 0
			(cfg FALSE TRUE)
		)
		(element EMAC_PHYRESET 0
			(cfg FALSE TRUE)
		)
		(element EMAC_PHYPOWERDOWN 0
			(cfg FALSE TRUE)
		)
		(element EMAC_PHYLOOPBACKMSB 0
			(cfg FALSE TRUE)
		)
		(element EMAC_PHYISOLATE 0
			(cfg FALSE TRUE)
		)
		(element EMAC_PHYINITAUTONEG_ENABLE 0
			(cfg FALSE TRUE)
		)
		(element EMAC_MDIO_IGNORE_PHYADZERO 0
			(cfg FALSE TRUE)
		)
		(element EMAC_MDIO_ENABLE 0
			(cfg FALSE TRUE)
		)
		(element EMAC_LTCHECK_DISABLE 0
			(cfg FALSE TRUE)
		)
		(element EMAC_HOST_ENABLE 0
			(cfg FALSE TRUE)
		)
		(element EMAC_GTLOOPBACK 0
			(cfg FALSE TRUE)
		)
		(element EMAC_CTRLLENCHECK_DISABLE 0
			(cfg FALSE TRUE)
		)
		(element EMAC_CONFIGVEC_79 0
			(cfg TRUE FALSE)
		)
		(element EMAC_BYTEPHY 0
			(cfg FALSE TRUE)
		)
		(element EMAC_ADDRFILTER_ENABLE 0
			(cfg FALSE TRUE)
		)
	)
	(primitive_def TIEOFF 2 4
		(pin HARD0 HARD0 output)
		(pin HARD1 HARD1 output)
		(element HARD1 1
			(pin HARD1 input)
			(conn HARD1 HARD1 <== HARD1VCC 1)
		)
		(element HARD0 1
			(pin HARD0 input)
			(conn HARD0 HARD0 <== HARD0GND 0)
		)
		(element HARD0GND 1 # BEL
			(pin 0 output)
			(conn HARD0GND 0 ==> HARD0 HARD0)
		)
		(element HARD1VCC 1 # BEL
			(pin 1 output)
			(conn HARD1VCC 1 ==> HARD1 HARD1)
		)
	)
	(primitive_def USR_ACCESS 34 35
		(pin DATAVALID DATAVALID output)
		(pin DATA31 DATA31 output)
		(pin DATA30 DATA30 output)
		(pin DATA29 DATA29 output)
		(pin DATA28 DATA28 output)
		(pin DATA27 DATA27 output)
		(pin DATA26 DATA26 output)
		(pin DATA25 DATA25 output)
		(pin DATA24 DATA24 output)
		(pin DATA23 DATA23 output)
		(pin DATA22 DATA22 output)
		(pin DATA21 DATA21 output)
		(pin DATA20 DATA20 output)
		(pin DATA19 DATA19 output)
		(pin DATA18 DATA18 output)
		(pin DATA17 DATA17 output)
		(pin DATA16 DATA16 output)
		(pin DATA15 DATA15 output)
		(pin DATA14 DATA14 output)
		(pin DATA13 DATA13 output)
		(pin DATA12 DATA12 output)
		(pin DATA11 DATA11 output)
		(pin DATA10 DATA10 output)
		(pin DATA9 DATA9 output)
		(pin DATA8 DATA8 output)
		(pin DATA7 DATA7 output)
		(pin DATA6 DATA6 output)
		(pin DATA5 DATA5 output)
		(pin DATA4 DATA4 output)
		(pin DATA3 DATA3 output)
		(pin DATA2 DATA2 output)
		(pin DATA1 DATA1 output)
		(pin DATA0 DATA0 output)
		(pin CFGCLK CFGCLK output)
		(element DATA28 1
			(pin DATA28 input)
			(conn DATA28 DATA28 <== USR_ACCESS DATA28)
		)
		(element DATA19 1
			(pin DATA19 input)
			(conn DATA19 DATA19 <== USR_ACCESS DATA19)
		)
		(element DATA2 1
			(pin DATA2 input)
			(conn DATA2 DATA2 <== USR_ACCESS DATA2)
		)
		(element DATA29 1
			(pin DATA29 input)
			(conn DATA29 DATA29 <== USR_ACCESS DATA29)
		)
		(element USR_ACCESS 34 # BEL
			(pin DATAVALID output)
			(pin DATA31 output)
			(pin DATA30 output)
			(pin DATA29 output)
			(pin DATA28 output)
			(pin DATA27 output)
			(pin DATA26 output)
			(pin DATA25 output)
			(pin DATA24 output)
			(pin DATA23 output)
			(pin DATA22 output)
			(pin DATA21 output)
			(pin DATA20 output)
			(pin DATA19 output)
			(pin DATA18 output)
			(pin DATA17 output)
			(pin DATA16 output)
			(pin DATA15 output)
			(pin DATA14 output)
			(pin DATA13 output)
			(pin DATA12 output)
			(pin DATA11 output)
			(pin DATA10 output)
			(pin DATA9 output)
			(pin DATA8 output)
			(pin DATA7 output)
			(pin DATA6 output)
			(pin DATA5 output)
			(pin DATA4 output)
			(pin DATA3 output)
			(pin DATA2 output)
			(pin DATA1 output)
			(pin DATA0 output)
			(pin CFGCLK output)
			(conn USR_ACCESS DATAVALID ==> DATAVALID DATAVALID)
			(conn USR_ACCESS DATA31 ==> DATA31 DATA31)
			(conn USR_ACCESS DATA30 ==> DATA30 DATA30)
			(conn USR_ACCESS DATA29 ==> DATA29 DATA29)
			(conn USR_ACCESS DATA28 ==> DATA28 DATA28)
			(conn USR_ACCESS DATA27 ==> DATA27 DATA27)
			(conn USR_ACCESS DATA26 ==> DATA26 DATA26)
			(conn USR_ACCESS DATA25 ==> DATA25 DATA25)
			(conn USR_ACCESS DATA24 ==> DATA24 DATA24)
			(conn USR_ACCESS DATA23 ==> DATA23 DATA23)
			(conn USR_ACCESS DATA22 ==> DATA22 DATA22)
			(conn USR_ACCESS DATA21 ==> DATA21 DATA21)
			(conn USR_ACCESS DATA20 ==> DATA20 DATA20)
			(conn USR_ACCESS DATA19 ==> DATA19 DATA19)
			(conn USR_ACCESS DATA18 ==> DATA18 DATA18)
			(conn USR_ACCESS DATA17 ==> DATA17 DATA17)
			(conn USR_ACCESS DATA16 ==> DATA16 DATA16)
			(conn USR_ACCESS DATA15 ==> DATA15 DATA15)
			(conn USR_ACCESS DATA14 ==> DATA14 DATA14)
			(conn USR_ACCESS DATA13 ==> DATA13 DATA13)
			(conn USR_ACCESS DATA12 ==> DATA12 DATA12)
			(conn USR_ACCESS DATA11 ==> DATA11 DATA11)
			(conn USR_ACCESS DATA10 ==> DATA10 DATA10)
			(conn USR_ACCESS DATA9 ==> DATA9 DATA9)
			(conn USR_ACCESS DATA8 ==> DATA8 DATA8)
			(conn USR_ACCESS DATA7 ==> DATA7 DATA7)
			(conn USR_ACCESS DATA6 ==> DATA6 DATA6)
			(conn USR_ACCESS DATA5 ==> DATA5 DATA5)
			(conn USR_ACCESS DATA4 ==> DATA4 DATA4)
			(conn USR_ACCESS DATA3 ==> DATA3 DATA3)
			(conn USR_ACCESS DATA2 ==> DATA2 DATA2)
			(conn USR_ACCESS DATA1 ==> DATA1 DATA1)
			(conn USR_ACCESS DATA0 ==> DATA0 DATA0)
			(conn USR_ACCESS CFGCLK ==> CFGCLK CFGCLK)
		)
		(element CFGCLK 1
			(pin CFGCLK input)
			(conn CFGCLK CFGCLK <== USR_ACCESS CFGCLK)
		)
		(element DATA8 1
			(pin DATA8 input)
			(conn DATA8 DATA8 <== USR_ACCESS DATA8)
		)
		(element DATA18 1
			(pin DATA18 input)
			(conn DATA18 DATA18 <== USR_ACCESS DATA18)
		)
		(element DATA14 1
			(pin DATA14 input)
			(conn DATA14 DATA14 <== USR_ACCESS DATA14)
		)
		(element DATA4 1
			(pin DATA4 input)
			(conn DATA4 DATA4 <== USR_ACCESS DATA4)
		)
		(element DATA1 1
			(pin DATA1 input)
			(conn DATA1 DATA1 <== USR_ACCESS DATA1)
		)
		(element DATA3 1
			(pin DATA3 input)
			(conn DATA3 DATA3 <== USR_ACCESS DATA3)
		)
		(element DATA5 1
			(pin DATA5 input)
			(conn DATA5 DATA5 <== USR_ACCESS DATA5)
		)
		(element DATA12 1
			(pin DATA12 input)
			(conn DATA12 DATA12 <== USR_ACCESS DATA12)
		)
		(element DATA10 1
			(pin DATA10 input)
			(conn DATA10 DATA10 <== USR_ACCESS DATA10)
		)
		(element DATAVALID 1
			(pin DATAVALID input)
			(conn DATAVALID DATAVALID <== USR_ACCESS DATAVALID)
		)
		(element DATA25 1
			(pin DATA25 input)
			(conn DATA25 DATA25 <== USR_ACCESS DATA25)
		)
		(element DATA24 1
			(pin DATA24 input)
			(conn DATA24 DATA24 <== USR_ACCESS DATA24)
		)
		(element DATA23 1
			(pin DATA23 input)
			(conn DATA23 DATA23 <== USR_ACCESS DATA23)
		)
		(element DATA6 1
			(pin DATA6 input)
			(conn DATA6 DATA6 <== USR_ACCESS DATA6)
		)
		(element DATA20 1
			(pin DATA20 input)
			(conn DATA20 DATA20 <== USR_ACCESS DATA20)
		)
		(element DATA26 1
			(pin DATA26 input)
			(conn DATA26 DATA26 <== USR_ACCESS DATA26)
		)
		(element DATA11 1
			(pin DATA11 input)
			(conn DATA11 DATA11 <== USR_ACCESS DATA11)
		)
		(element DATA0 1
			(pin DATA0 input)
			(conn DATA0 DATA0 <== USR_ACCESS DATA0)
		)
		(element DATA17 1
			(pin DATA17 input)
			(conn DATA17 DATA17 <== USR_ACCESS DATA17)
		)
		(element DATA27 1
			(pin DATA27 input)
			(conn DATA27 DATA27 <== USR_ACCESS DATA27)
		)
		(element DATA16 1
			(pin DATA16 input)
			(conn DATA16 DATA16 <== USR_ACCESS DATA16)
		)
		(element DATA21 1
			(pin DATA21 input)
			(conn DATA21 DATA21 <== USR_ACCESS DATA21)
		)
		(element DATA9 1
			(pin DATA9 input)
			(conn DATA9 DATA9 <== USR_ACCESS DATA9)
		)
		(element DATA15 1
			(pin DATA15 input)
			(conn DATA15 DATA15 <== USR_ACCESS DATA15)
		)
		(element DATA22 1
			(pin DATA22 input)
			(conn DATA22 DATA22 <== USR_ACCESS DATA22)
		)
		(element DATA30 1
			(pin DATA30 input)
			(conn DATA30 DATA30 <== USR_ACCESS DATA30)
		)
		(element DATA13 1
			(pin DATA13 input)
			(conn DATA13 DATA13 <== USR_ACCESS DATA13)
		)
		(element DATA7 1
			(pin DATA7 input)
			(conn DATA7 DATA7 <== USR_ACCESS DATA7)
		)
		(element DATA31 1
			(pin DATA31 input)
			(conn DATA31 DATA31 <== USR_ACCESS DATA31)
		)
	)
)
# **************************************************************************
# *                                                                        *
# * Summary                                                                *
# *                                                                        *
# **************************************************************************
(summary tiles=22733 sites=22509 sitedefs=51)
)
