
---------- Begin Simulation Statistics ----------
final_tick                                 2368419000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  96378                       # Simulator instruction rate (inst/s)
host_mem_usage                                 866768                       # Number of bytes of host memory used
host_op_rate                                    99647                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    10.38                       # Real time elapsed on the host
host_tick_rate                              228260163                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000000                       # Number of instructions simulated
sim_ops                                       1033929                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002368                       # Number of seconds simulated
sim_ticks                                  2368419000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.622022                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   85964                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                88058                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2304                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            113797                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                616                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1488                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              872                       # Number of indirect misses.
system.cpu.branchPred.lookups                  122006                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2807                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          212                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    300646                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   300369                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1784                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     102118                       # Number of branches committed
system.cpu.commit.bw_lim_events                 44184                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             162                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           79748                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000217                       # Number of instructions committed
system.cpu.commit.committedOps                1034146                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      4648725                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.222458                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.055768                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4334529     93.24%     93.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       121704      2.62%     95.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        36930      0.79%     96.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        40239      0.87%     97.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        27068      0.58%     98.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        20354      0.44%     98.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        11668      0.25%     98.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        12049      0.26%     99.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        44184      0.95%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4648725                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 1944                       # Number of function calls committed.
system.cpu.commit.int_insts                    938116                       # Number of committed integer instructions.
system.cpu.commit.loads                         14759                       # Number of loads committed
system.cpu.commit.membars                         100                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           396501     38.34%     38.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             174      0.02%     38.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               22      0.00%     38.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              4      0.00%     38.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     38.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           2813      0.27%     38.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult          2810      0.27%     38.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     38.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              3      0.00%     38.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            15      0.00%     38.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     38.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              19      0.00%     38.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     38.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              12      0.00%     38.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              16      0.00%     38.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     38.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             52      0.01%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           14759      1.43%     40.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         616942     59.66%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1034146                       # Class of committed instruction
system.cpu.commit.refs                         631701                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     28978                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000000                       # Number of Instructions Simulated
system.cpu.committedOps                       1033929                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.736840                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.736840                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               4374209                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   545                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                82977                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1138495                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   117798                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    125670                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   3040                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1875                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 39572                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      122006                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    176836                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       4408257                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1702                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1154307                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            94                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    7150                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.025757                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             248316                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              89387                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.243687                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            4660289                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.256846                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.280055                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4442798     95.33%     95.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    10367      0.22%     95.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     8542      0.18%     95.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    64854      1.39%     97.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     4825      0.10%     97.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    17775      0.38%     97.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     7536      0.16%     97.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     7165      0.15%     97.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    96427      2.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4660289                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           76551                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2081                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   110093                       # Number of branches executed
system.cpu.iew.exec_nop                           278                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.234476                       # Inst execution rate
system.cpu.iew.exec_refs                       675368                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     656380                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    8940                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 18900                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                196                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               487                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               658604                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1118572                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 18988                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2782                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1110673                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      7                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                737538                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   3040                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                736705                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         46656                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              416                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          523                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         4141                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        41662                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             22                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1721                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            360                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    828974                       # num instructions consuming a value
system.cpu.iew.wb_count                       1088058                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.337185                       # average fanout of values written-back
system.cpu.iew.wb_producers                    279518                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.229701                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1108512                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  2364828                       # number of integer regfile reads
system.cpu.int_regfile_writes                  341083                       # number of integer regfile writes
system.cpu.ipc                               0.211111                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.211111                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                19      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                430406     38.65%     38.66% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  177      0.02%     38.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    25      0.00%     38.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   5      0.00%     38.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     38.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                3046      0.27%     38.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult               3041      0.27%     39.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     39.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   3      0.00%     39.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 21      0.00%     39.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     39.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   21      0.00%     39.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     39.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   14      0.00%     39.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   16      0.00%     39.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     39.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  58      0.01%     39.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     39.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     39.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     39.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     39.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     39.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     39.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     39.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     39.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     39.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     39.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     39.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     39.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     39.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     39.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     39.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     39.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     39.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     39.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     39.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     39.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     39.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     39.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     39.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     39.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     39.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                19492      1.75%     40.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              657111     59.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1113455                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       89738                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.080594                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1872      2.09%      2.09% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.09% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      2.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      2.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      2.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      2.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      2.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    12      0.01%      2.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      2.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      2.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      2.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      2.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%      2.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%      2.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      2.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      2.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      2.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      2.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      2.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      2.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      2.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      2.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      2.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      2.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      2.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      2.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      2.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      2.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      2.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      2.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      2.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      2.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      2.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      2.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      2.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      2.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      2.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      2.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      2.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      2.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      2.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      2.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      2.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      2.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      2.10% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    346      0.39%      2.49% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 87505     97.51%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1171702                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            6914458                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1057440                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1168357                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1118098                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1113455                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 196                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           84365                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               489                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             34                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        74379                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       4660289                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.238924                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.018860                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             4321539     92.73%     92.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              108848      2.34%     95.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               44528      0.96%     96.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               27942      0.60%     96.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               36948      0.79%     97.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               64169      1.38%     98.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               38624      0.83%     99.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               10184      0.22%     99.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                7507      0.16%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4660289                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.235063                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  31472                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              62968                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        30618                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             34324                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                31                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              204                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                18900                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              658604                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1093794                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   6031                       # number of misc regfile writes
system.cpu.numCycles                          4736840                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  745759                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                605959                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     40                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   138536                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                      2                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     7                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2795244                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1126376                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              669759                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    143779                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                3604849                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   3040                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               3611392                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    63800                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          2385383                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          17783                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                611                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    285195                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            199                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            31739                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      5702250                       # The number of ROB reads
system.cpu.rob.rob_writes                     2239387                       # The number of ROB writes
system.cpu.timesIdled                            2642                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    31004                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    6176                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    61                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        42049                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        116995                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        76877                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          128                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       154910                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            128                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                979                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41216                       # Transaction distribution
system.membus.trans_dist::CleanEvict              833                       # Transaction distribution
system.membus.trans_dist::ReadExReq             73860                       # Transaction distribution
system.membus.trans_dist::ReadExResp            73859                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           979                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           107                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       191833                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 191833                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7427456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7427456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             74946                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   74946    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               74946                       # Request fanout histogram
system.membus.reqLayer0.occupancy           299483000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              12.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          389484750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             16.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2368419000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              4055                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       114310                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3682                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1062                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            73871                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           73867                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3810                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          245                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          107                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          107                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        11302                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       221637                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                232939                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       479488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9421184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9900672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           42177                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2637824                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           120210                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001098                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.033119                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 120078     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    132      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             120210                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          154231000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         111223995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5715000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2368419000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 2950                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  134                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3084                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2950                       # number of overall hits
system.l2.overall_hits::.cpu.data                 134                       # number of overall hits
system.l2.overall_hits::total                    3084                       # number of overall hits
system.l2.demand_misses::.cpu.inst                860                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              73982                       # number of demand (read+write) misses
system.l2.demand_misses::total                  74842                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               860                       # number of overall misses
system.l2.overall_misses::.cpu.data             73982                       # number of overall misses
system.l2.overall_misses::total                 74842                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66601500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   7020260000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7086861500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66601500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   7020260000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7086861500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3810                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            74116                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                77926                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3810                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           74116                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               77926                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.225722                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.998192                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.960424                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.225722                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.998192                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.960424                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77443.604651                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 94891.460085                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94690.968975                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77443.604651                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 94891.460085                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94690.968975                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               41216                       # number of writebacks
system.l2.writebacks::total                     41216                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           860                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         73982                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             74842                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          860                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        73982                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            74842                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     58001500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   6280480000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6338481500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     58001500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   6280480000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6338481500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.225722                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.998192                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.960424                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.225722                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.998192                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.960424                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67443.604651                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84892.000757                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84691.503434                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67443.604651                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84892.000757                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84691.503434                       # average overall mshr miss latency
system.l2.replacements                          42177                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        73094                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            73094                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        73094                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        73094                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3679                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3679                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3679                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3679                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     8                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           73863                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               73863                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7010437500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7010437500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         73871                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             73871                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999892                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999892                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 94911.356159                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94911.356159                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        73863                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          73863                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6271847500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6271847500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999892                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999892                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84911.897703                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84911.897703                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2950                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2950                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          860                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              860                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66601500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66601500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3810                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3810                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.225722                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.225722                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77443.604651                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77443.604651                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          860                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          860                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     58001500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     58001500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.225722                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.225722                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67443.604651                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67443.604651                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           126                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               126                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          119                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             119                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      9822500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9822500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          245                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           245                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.485714                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.485714                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82542.016807                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82542.016807                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          119                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          119                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      8632500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8632500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.485714                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.485714                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72542.016807                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72542.016807                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          107                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             107                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          107                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           107                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          107                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          107                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      2034500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2034500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19014.018692                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19014.018692                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2368419000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 25868.476251                       # Cycle average of tags in use
system.l2.tags.total_refs                      154795                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     74945                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.065448                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      36.697438                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       307.956476                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     25523.822337                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001120                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.009398                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.778925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.789443                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          277                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2610                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        26193                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3688                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1314193                       # Number of tag accesses
system.l2.tags.data_accesses                  1314193                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2368419000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          55040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4734656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4789696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        55040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         55040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2637824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2637824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             860                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           73979                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               74839                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41216                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          23239131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1999078710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2022317842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     23239131                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         23239131                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1113748876                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1113748876                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1113748876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         23239131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1999078710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3136066718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     41216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       860.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     73979.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000171048500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2558                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2558                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              172418                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              38707                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       74839                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41216                       # Number of write requests accepted
system.mem_ctrls.readBursts                     74839                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41216                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2580                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      16.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1800927750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  374195000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3204159000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     24064.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42814.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    63160                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   34543                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.81                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 74839                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41216                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   23527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   18318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   17110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   15876                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        18324                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    405.204104                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   286.634206                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   301.623238                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2953     16.12%     16.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3351     18.29%     34.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3549     19.37%     53.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1742      9.51%     63.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1396      7.62%     70.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1720      9.39%     80.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1864     10.17%     90.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          206      1.12%     91.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1543      8.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        18324                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2558                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.254887                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.439845                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    633.458113                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         2557     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2558                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2558                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.103987                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.095561                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.557362                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2443     95.50%     95.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               42      1.64%     97.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               24      0.94%     98.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               35      1.37%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.16%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.20%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      0.20%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2558                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                4789696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2636416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4789696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2637824                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2022.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1113.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2022.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1113.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        24.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2368404500                       # Total gap between requests
system.mem_ctrls.avgGap                      20407.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        55040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4734656                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2636416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 23239131.251691527665                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1999078710.312659978867                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1113154386.956024169922                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          860                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        73979                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        41216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     22598250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   3181560750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  37547717250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26277.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43006.27                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    910998.57                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             68236980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             36246045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           264158580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          105673680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     186850560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1028199630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         43620960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1732986435                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        731.706018                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    101786750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     79040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2187592250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             62639220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             33293535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           270191880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          109359000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     186850560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        961648710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         99663840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1723646745                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        727.762590                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    248244500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     79040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2041134500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2368419000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       172554                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           172554                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       172554                       # number of overall hits
system.cpu.icache.overall_hits::total          172554                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4282                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4282                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4282                       # number of overall misses
system.cpu.icache.overall_misses::total          4282                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    124698499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    124698499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    124698499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    124698499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       176836                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       176836                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       176836                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       176836                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.024215                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.024215                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.024215                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.024215                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 29121.555114                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 29121.555114                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 29121.555114                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 29121.555114                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          697                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    33.190476                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3682                       # number of writebacks
system.cpu.icache.writebacks::total              3682                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          472                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          472                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          472                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          472                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3810                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3810                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3810                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3810                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    104218500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    104218500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    104218500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    104218500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.021545                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.021545                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.021545                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.021545                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 27353.937008                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 27353.937008                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 27353.937008                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 27353.937008                       # average overall mshr miss latency
system.cpu.icache.replacements                   3682                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       172554                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          172554                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4282                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4282                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    124698499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    124698499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       176836                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       176836                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.024215                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.024215                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 29121.555114                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 29121.555114                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          472                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          472                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3810                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3810                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    104218500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    104218500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.021545                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.021545                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 27353.937008                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 27353.937008                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2368419000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.730818                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              176364                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3810                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             46.289764                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   127.730818                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997897                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997897                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          128                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            357482                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           357482                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2368419000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2368419000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2368419000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2368419000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2368419000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       474407                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           474407                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       474471                       # number of overall hits
system.cpu.dcache.overall_hits::total          474471                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       159488                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         159488                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       159493                       # number of overall misses
system.cpu.dcache.overall_misses::total        159493                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   9901882249                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9901882249                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9901882249                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9901882249                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       633895                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       633895                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       633964                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       633964                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.251600                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.251600                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.251581                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.251581                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62085.437456                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62085.437456                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62083.491119                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62083.491119                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3131594                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             47067                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    66.534812                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        73094                       # number of writebacks
system.cpu.dcache.writebacks::total             73094                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        85271                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        85271                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        85271                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        85271                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        74217                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        74217                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        74222                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        74222                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7212746112                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7212746112                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7213165112                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7213165112                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.117081                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.117081                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.117076                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.117076                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 97184.554913                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 97184.554913                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 97183.653256                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 97183.653256                       # average overall mshr miss latency
system.cpu.dcache.replacements                  73195                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        16606                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           16606                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          462                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           462                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     23854000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     23854000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        17068                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        17068                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.027068                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027068                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 51632.034632                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51632.034632                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          223                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          223                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          239                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          239                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11115500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11115500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 46508.368201                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46508.368201                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       457781                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         457781                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       158925                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       158925                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9874814298                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9874814298                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       616706                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       616706                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.257700                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.257700                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62135.059292                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62135.059292                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        85048                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        85048                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        73877                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        73877                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   7198517661                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7198517661                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.119793                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.119793                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 97439.225483                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 97439.225483                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           64                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            64                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           69                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           69                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.072464                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.072464                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       419000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       419000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.072464                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.072464                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        83800                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        83800                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           20                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           20                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          101                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          101                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      3213951                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      3213951                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          121                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          121                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.834711                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.834711                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31821.297030                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31821.297030                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          101                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          101                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      3112951                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      3112951                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.834711                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.834711                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30821.297030                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30821.297030                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          130                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          130                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.007634                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.007634                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.007634                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.007634                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          100                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          100                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          100                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          100                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2368419000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           989.679298                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              548920                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             74219                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.395950                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   989.679298                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.966484                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.966484                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          277                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          747                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1342609                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1342609                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2368419000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2368419000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
