

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_2.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size a74048e7645e6cc3988bf572ce96b6be  /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/4096_448_640/cutlass-test
Extracting PTX file and ptxas options    1: cutlass-test.1.sm_70.ptx -arch=sm_70

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/4096_448_640/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/4096_448_640/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/4096_448_640/cutlass-test
Running md5sum using "md5sum /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/4096_448_640/cutlass-test "
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/4096_448_640/cutlass-test
Extracting specific PTX file named cutlass-test.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE : hostFun 0x0x56216e98649e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x190 (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_2" from 0x200 to 0x28f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x300 to 0x30f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str1" from 0x380 to 0x395 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE$__cuda_local_var_31745_57_non_const_shared_storage" from 0x0 to 0x9010 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xb4 to 0xbc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xbc to 0xc4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xc4 to 0xc8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xc8 to 0xd0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xd0 to 0xd8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xd8 to 0xe0
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xe0 to 0xe8
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xe8 to 0xec
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xec to 0xf4
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xf4 to 0xfc
GPGPU-Sim PTX: instruction assembly for function '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 144 bytes
GPGPU-Sim PTX:     initializing '__unnamed_2' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 15 bytes
GPGPU-Sim PTX:     initializing '$str1' ...  wrote 21 bytes
GPGPU-Sim PTX: finished loading globals (323 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' : regs=255, lmem=0, smem=36880, cmem=784
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/4096_448_640/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/4096_448_640/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x56216e98e270, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x56216e98e500, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x56216e98e790, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x56216e98ea20, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x56216e98ecb0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x56216e98ef40, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x56216e98f1d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x56216e98f460, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x56216e98f6e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x56216e98f960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x56216e98fbe0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x56216e98fe60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x56216e9900e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x56216e990360, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x56216e9905e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x56216e990860, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56216e990a80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56216e990ca0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56216e990ec0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56216e9910e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56216e991300, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56216e991520, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56216e991740, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56216e991960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56216e991b80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56216e991da0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56216e991fc0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56216e9921e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56216e992400, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56216e992620, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56216e992840, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x56216e992a60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56216ec2a100; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56216ec2a140; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56216ec2a180; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56216ec2a1c0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56216ec29380; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1992 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56216ec2a0e0; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56216e995900; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56216e995920; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56216ec2a0e8; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56216e995904; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x56216ec2a0f0; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
GPGPU-Sim PTX: Setting up arguments for 432 bytes starting at 0x7ffe208ffa20..

GPGPU-Sim PTX: cudaLaunch for 0x0x56216e98649e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x198 (cutlass-test.1.sm_70.ptx:92) @%p11 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210 (cutlass-test.1.sm_70.ptx:130) mov.u32 %r1278, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2d8 (cutlass-test.1.sm_70.ptx:155) @%p11 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x350 (cutlass-test.1.sm_70.ptx:193) setp.lt.s32%p22, %r23, 64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x358 (cutlass-test.1.sm_70.ptx:194) @%p22 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x360 (cutlass-test.1.sm_70.ptx:195) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (cutlass-test.1.sm_70.ptx:212) setp.gt.s32%p23, %r23, 64;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c0 (cutlass-test.1.sm_70.ptx:209) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (cutlass-test.1.sm_70.ptx:213) @%p23 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x468 (cutlass-test.1.sm_70.ptx:235) @!%p26 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x480 (cutlass-test.1.sm_70.ptx:242) cvt.s64.s32%rd9, %r10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x470 (cutlass-test.1.sm_70.ptx:236) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cutlass-test.1.sm_70.ptx:239) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd6];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4d0 (cutlass-test.1.sm_70.ptx:252) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (cutlass-test.1.sm_70.ptx:257) add.s64 %rd12, %rd10, %rd9;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x528 (cutlass-test.1.sm_70.ptx:266) @%p28 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (cutlass-test.1.sm_70.ptx:271) add.s64 %rd14, %rd12, %rd9;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x580 (cutlass-test.1.sm_70.ptx:280) @%p29 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cutlass-test.1.sm_70.ptx:285) cvt.s64.s32%rd134, %r11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5e0 (cutlass-test.1.sm_70.ptx:295) @!%p30 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f8 (cutlass-test.1.sm_70.ptx:302) cvt.s64.s32%rd17, %r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5e8 (cutlass-test.1.sm_70.ptx:296) bra.uni BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f0 (cutlass-test.1.sm_70.ptx:299) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd8];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x648 (cutlass-test.1.sm_70.ptx:312) @%p31 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (cutlass-test.1.sm_70.ptx:317) add.s64 %rd20, %rd18, %rd17;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6a0 (cutlass-test.1.sm_70.ptx:326) @%p32 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (cutlass-test.1.sm_70.ptx:331) add.s64 %rd22, %rd20, %rd17;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6f0 (cutlass-test.1.sm_70.ptx:339) @%p33 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (cutlass-test.1.sm_70.ptx:344) cvt.s64.s32%rd140, %r2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7b0 (cutlass-test.1.sm_70.ptx:366) @%p34 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (cutlass-test.1.sm_70.ptx:404) mul.wide.s32 %rd150, %r104, 2;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x8e0 (cutlass-test.1.sm_70.ptx:430) @%p35 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xaf0 (cutlass-test.1.sm_70.ptx:499) @%p36 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc80 (cutlass-test.1.sm_70.ptx:552) and.b32 %r1562, %r1956, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc90 (cutlass-test.1.sm_70.ptx:554) @!%p38 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (cutlass-test.1.sm_70.ptx:561) mul.wide.s32 %rd161, %r10, 2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc98 (cutlass-test.1.sm_70.ptx:555) bra.uni BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (cutlass-test.1.sm_70.ptx:558) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd422];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xcc8 (cutlass-test.1.sm_70.ptx:565) @%p39 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (cutlass-test.1.sm_70.ptx:570) add.s64 %rd163, %rd9, %rd9;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xd00 (cutlass-test.1.sm_70.ptx:575) @%p40 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (cutlass-test.1.sm_70.ptx:580) add.s64 %rd167, %rd163, %rd9;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xd38 (cutlass-test.1.sm_70.ptx:585) @%p41 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd48 (cutlass-test.1.sm_70.ptx:590) add.s64 %rd173, %rd167, %rd134;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd70 (cutlass-test.1.sm_70.ptx:595) @!%p42 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (cutlass-test.1.sm_70.ptx:602) mul.wide.s32 %rd175, %r1, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xd78 (cutlass-test.1.sm_70.ptx:596) bra.uni BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd80 (cutlass-test.1.sm_70.ptx:599) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd421];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xda8 (cutlass-test.1.sm_70.ptx:606) @%p43 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb8 (cutlass-test.1.sm_70.ptx:611) add.s64 %rd177, %rd17, %rd17;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xde0 (cutlass-test.1.sm_70.ptx:616) @%p44 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (cutlass-test.1.sm_70.ptx:621) add.s64 %rd181, %rd177, %rd17;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xe18 (cutlass-test.1.sm_70.ptx:626) @%p45 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (cutlass-test.1.sm_70.ptx:631) add.s32 %r1604, %r104, 16;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1600 (cutlass-test.1.sm_70.ptx:882) @%p46 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1810 (cutlass-test.1.sm_70.ptx:952) @%p47 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1ea0 (cutlass-test.1.sm_70.ptx:1165) @%p48 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1f60 (cutlass-test.1.sm_70.ptx:1191) @%p49 bra BB0_120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1f68 (cutlass-test.1.sm_70.ptx:1192) bra.uni BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c18 (cutlass-test.1.sm_70.ptx:1708) ld.param.u64 %rd414, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+280];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1f78 (cutlass-test.1.sm_70.ptx:1196) @%p148 bra BB0_122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (cutlass-test.1.sm_70.ptx:1234) shl.b32 %r1873, %r19, 2;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2010 (cutlass-test.1.sm_70.ptx:1238) @%p149 bra BB0_124;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (cutlass-test.1.sm_70.ptx:1276) mul.wide.s32 %rd353, %r1018, 4;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2260 (cutlass-test.1.sm_70.ptx:1335) @%p152 bra BB0_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a0 (cutlass-test.1.sm_70.ptx:1346) ld.param.f32 %f1232, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2490 (cutlass-test.1.sm_70.ptx:1408) @!%p155 bra BB0_128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b8 (cutlass-test.1.sm_70.ptx:1417) add.s64 %rd99, %rd98, %rd97;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2498 (cutlass-test.1.sm_70.ptx:1409) bra.uni BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (cutlass-test.1.sm_70.ptx:1412) shl.b64 %rd360, %rd98, 2;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x24d8 (cutlass-test.1.sm_70.ptx:1421) @!%p158 bra BB0_130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2500 (cutlass-test.1.sm_70.ptx:1430) add.s64 %rd100, %rd99, %rd97;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x24e0 (cutlass-test.1.sm_70.ptx:1422) bra.uni BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e8 (cutlass-test.1.sm_70.ptx:1425) shl.b64 %rd363, %rd99, 2;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2520 (cutlass-test.1.sm_70.ptx:1434) @!%p161 bra BB0_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (cutlass-test.1.sm_70.ptx:1443) add.s64 %rd101, %rd100, %rd97;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2528 (cutlass-test.1.sm_70.ptx:1435) bra.uni BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2530 (cutlass-test.1.sm_70.ptx:1438) shl.b64 %rd366, %rd100, 2;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2568 (cutlass-test.1.sm_70.ptx:1447) @!%p164 bra BB0_134;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (cutlass-test.1.sm_70.ptx:1456) add.s64 %rd102, %rd101, %rd97;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2570 (cutlass-test.1.sm_70.ptx:1448) bra.uni BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (cutlass-test.1.sm_70.ptx:1451) shl.b64 %rd369, %rd101, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x25b0 (cutlass-test.1.sm_70.ptx:1460) @!%p167 bra BB0_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d8 (cutlass-test.1.sm_70.ptx:1469) add.s64 %rd103, %rd102, %rd97;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x25b8 (cutlass-test.1.sm_70.ptx:1461) bra.uni BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c0 (cutlass-test.1.sm_70.ptx:1464) shl.b64 %rd372, %rd102, 2;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x25f8 (cutlass-test.1.sm_70.ptx:1473) @!%p170 bra BB0_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (cutlass-test.1.sm_70.ptx:1482) add.s64 %rd104, %rd103, %rd97;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2600 (cutlass-test.1.sm_70.ptx:1474) bra.uni BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2608 (cutlass-test.1.sm_70.ptx:1477) shl.b64 %rd375, %rd103, 2;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2640 (cutlass-test.1.sm_70.ptx:1486) @!%p173 bra BB0_140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (cutlass-test.1.sm_70.ptx:1495) cvt.s64.s32%rd380, %r1260;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2648 (cutlass-test.1.sm_70.ptx:1487) bra.uni BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2650 (cutlass-test.1.sm_70.ptx:1490) shl.b64 %rd378, %rd104, 2;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2800 (cutlass-test.1.sm_70.ptx:1546) @%p176 bra BB0_142;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2850 (cutlass-test.1.sm_70.ptx:1559) ld.param.f32 %f1233, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2a38 (cutlass-test.1.sm_70.ptx:1620) @!%p179 bra BB0_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a60 (cutlass-test.1.sm_70.ptx:1629) add.s64 %rd107, %rd106, %rd97;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2a40 (cutlass-test.1.sm_70.ptx:1621) bra.uni BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a48 (cutlass-test.1.sm_70.ptx:1624) shl.b64 %rd387, %rd106, 2;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2a80 (cutlass-test.1.sm_70.ptx:1633) @!%p182 bra BB0_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa8 (cutlass-test.1.sm_70.ptx:1642) add.s64 %rd108, %rd107, %rd97;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2a88 (cutlass-test.1.sm_70.ptx:1634) bra.uni BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (cutlass-test.1.sm_70.ptx:1637) shl.b64 %rd390, %rd107, 2;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2ac8 (cutlass-test.1.sm_70.ptx:1646) @!%p185 bra BB0_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af0 (cutlass-test.1.sm_70.ptx:1655) add.s64 %rd109, %rd108, %rd97;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2ad0 (cutlass-test.1.sm_70.ptx:1647) bra.uni BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad8 (cutlass-test.1.sm_70.ptx:1650) shl.b64 %rd393, %rd108, 2;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2b10 (cutlass-test.1.sm_70.ptx:1659) @!%p188 bra BB0_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (cutlass-test.1.sm_70.ptx:1668) add.s64 %rd110, %rd109, %rd97;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2b18 (cutlass-test.1.sm_70.ptx:1660) bra.uni BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b20 (cutlass-test.1.sm_70.ptx:1663) shl.b64 %rd396, %rd109, 2;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2b58 (cutlass-test.1.sm_70.ptx:1672) @!%p191 bra BB0_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b80 (cutlass-test.1.sm_70.ptx:1681) add.s64 %rd111, %rd110, %rd97;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2b60 (cutlass-test.1.sm_70.ptx:1673) bra.uni BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b68 (cutlass-test.1.sm_70.ptx:1676) shl.b64 %rd399, %rd110, 2;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2ba0 (cutlass-test.1.sm_70.ptx:1685) @!%p194 bra BB0_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc8 (cutlass-test.1.sm_70.ptx:1694) add.s64 %rd405, %rd111, %rd97;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2ba8 (cutlass-test.1.sm_70.ptx:1686) bra.uni BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb0 (cutlass-test.1.sm_70.ptx:1689) shl.b64 %rd402, %rd111, 2;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2bf8 (cutlass-test.1.sm_70.ptx:1700) @!%p197 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2c00 (cutlass-test.1.sm_70.ptx:1701) bra.uni BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c08 (cutlass-test.1.sm_70.ptx:1704) st.global.v4.f32 [%rd112], {%f226, %f225, %f224, %f223};
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c10 (cutlass-test.1.sm_70.ptx:1705) bra.uni BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2c58 (cutlass-test.1.sm_70.ptx:1716) @%p50 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd0 (cutlass-test.1.sm_70.ptx:1754) shl.b32 %r1788, %r19, 2;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2cf0 (cutlass-test.1.sm_70.ptx:1758) @%p51 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d68 (cutlass-test.1.sm_70.ptx:1796) setp.lt.s32%p52, %r1016, %r1266;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2d80 (cutlass-test.1.sm_70.ptx:1799) @!%p54 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d98 (cutlass-test.1.sm_70.ptx:1806) cvt.s64.s32%rd47, %r1253;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2d88 (cutlass-test.1.sm_70.ptx:1800) bra.uni BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d90 (cutlass-test.1.sm_70.ptx:1803) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd46];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2dd0 (cutlass-test.1.sm_70.ptx:1813) @!%p57 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (cutlass-test.1.sm_70.ptx:1820) add.s64 %rd50, %rd48, %rd47;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2dd8 (cutlass-test.1.sm_70.ptx:1814) bra.uni BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (cutlass-test.1.sm_70.ptx:1817) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd49];
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2e18 (cutlass-test.1.sm_70.ptx:1826) @!%p60 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e30 (cutlass-test.1.sm_70.ptx:1833) add.s64 %rd52, %rd50, %rd47;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2e20 (cutlass-test.1.sm_70.ptx:1827) bra.uni BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (cutlass-test.1.sm_70.ptx:1830) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd51];
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2e60 (cutlass-test.1.sm_70.ptx:1839) @!%p63 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e78 (cutlass-test.1.sm_70.ptx:1846) add.s64 %rd54, %rd52, %rd47;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2e68 (cutlass-test.1.sm_70.ptx:1840) bra.uni BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e70 (cutlass-test.1.sm_70.ptx:1843) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd53];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2ea8 (cutlass-test.1.sm_70.ptx:1852) @!%p66 bra BB0_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec0 (cutlass-test.1.sm_70.ptx:1859) add.s64 %rd56, %rd54, %rd47;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2eb0 (cutlass-test.1.sm_70.ptx:1853) bra.uni BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2eb8 (cutlass-test.1.sm_70.ptx:1856) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd55];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2ef0 (cutlass-test.1.sm_70.ptx:1865) @!%p69 bra BB0_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f08 (cutlass-test.1.sm_70.ptx:1872) add.s64 %rd58, %rd56, %rd47;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2ef8 (cutlass-test.1.sm_70.ptx:1866) bra.uni BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f00 (cutlass-test.1.sm_70.ptx:1869) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd57];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2f38 (cutlass-test.1.sm_70.ptx:1878) @!%p72 bra BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (cutlass-test.1.sm_70.ptx:1885) add.s64 %rd60, %rd58, %rd47;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f40 (cutlass-test.1.sm_70.ptx:1879) bra.uni BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f48 (cutlass-test.1.sm_70.ptx:1882) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd59];
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2f80 (cutlass-test.1.sm_70.ptx:1891) @!%p75 bra BB0_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (cutlass-test.1.sm_70.ptx:1898) mul.wide.s32 %rd267, %r1018, 4;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x2f88 (cutlass-test.1.sm_70.ptx:1892) bra.uni BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (cutlass-test.1.sm_70.ptx:1895) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd61];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x34a8 (cutlass-test.1.sm_70.ptx:2060) @%p78 bra BB0_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34b8 (cutlass-test.1.sm_70.ptx:2065) cvt.s64.s32%rd66, %r1259;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x34e0 (cutlass-test.1.sm_70.ptx:2070) @!%p81 bra BB0_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3508 (cutlass-test.1.sm_70.ptx:2079) add.s64 %rd68, %rd67, %rd66;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x34e8 (cutlass-test.1.sm_70.ptx:2071) bra.uni BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34f0 (cutlass-test.1.sm_70.ptx:2074) shl.b64 %rd277, %rd67, 2;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3528 (cutlass-test.1.sm_70.ptx:2083) @!%p84 bra BB0_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3550 (cutlass-test.1.sm_70.ptx:2092) add.s64 %rd69, %rd68, %rd66;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3530 (cutlass-test.1.sm_70.ptx:2084) bra.uni BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (cutlass-test.1.sm_70.ptx:2087) shl.b64 %rd280, %rd68, 2;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3570 (cutlass-test.1.sm_70.ptx:2096) @!%p87 bra BB0_80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3598 (cutlass-test.1.sm_70.ptx:2105) add.s64 %rd70, %rd69, %rd66;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3578 (cutlass-test.1.sm_70.ptx:2097) bra.uni BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3580 (cutlass-test.1.sm_70.ptx:2100) shl.b64 %rd283, %rd69, 2;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x35b8 (cutlass-test.1.sm_70.ptx:2109) @!%p90 bra BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e0 (cutlass-test.1.sm_70.ptx:2118) add.s64 %rd71, %rd70, %rd66;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x35c0 (cutlass-test.1.sm_70.ptx:2110) bra.uni BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35c8 (cutlass-test.1.sm_70.ptx:2113) shl.b64 %rd286, %rd70, 2;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3600 (cutlass-test.1.sm_70.ptx:2122) @!%p93 bra BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (cutlass-test.1.sm_70.ptx:2131) add.s64 %rd72, %rd71, %rd66;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3608 (cutlass-test.1.sm_70.ptx:2123) bra.uni BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3610 (cutlass-test.1.sm_70.ptx:2126) shl.b64 %rd289, %rd71, 2;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3648 (cutlass-test.1.sm_70.ptx:2135) @!%p96 bra BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3670 (cutlass-test.1.sm_70.ptx:2144) add.s64 %rd73, %rd72, %rd66;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3650 (cutlass-test.1.sm_70.ptx:2136) bra.uni BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3658 (cutlass-test.1.sm_70.ptx:2139) shl.b64 %rd292, %rd72, 2;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3690 (cutlass-test.1.sm_70.ptx:2148) @!%p99 bra BB0_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36b8 (cutlass-test.1.sm_70.ptx:2157) cvt.s64.s32%rd297, %r1260;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3698 (cutlass-test.1.sm_70.ptx:2149) bra.uni BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a0 (cutlass-test.1.sm_70.ptx:2152) shl.b64 %rd295, %rd73, 2;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x36e0 (cutlass-test.1.sm_70.ptx:2162) @!%p102 bra BB0_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f8 (cutlass-test.1.sm_70.ptx:2169) add.s64 %rd75, %rd63, %rd47;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x36e8 (cutlass-test.1.sm_70.ptx:2163) bra.uni BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f0 (cutlass-test.1.sm_70.ptx:2166) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd64];
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3728 (cutlass-test.1.sm_70.ptx:2175) @!%p105 bra BB0_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3740 (cutlass-test.1.sm_70.ptx:2182) add.s64 %rd77, %rd75, %rd47;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3730 (cutlass-test.1.sm_70.ptx:2176) bra.uni BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3738 (cutlass-test.1.sm_70.ptx:2179) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd76];
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3770 (cutlass-test.1.sm_70.ptx:2188) @!%p108 bra BB0_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3788 (cutlass-test.1.sm_70.ptx:2195) add.s64 %rd79, %rd77, %rd47;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3778 (cutlass-test.1.sm_70.ptx:2189) bra.uni BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3780 (cutlass-test.1.sm_70.ptx:2192) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd78];
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x37b8 (cutlass-test.1.sm_70.ptx:2201) @!%p111 bra BB0_96;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d0 (cutlass-test.1.sm_70.ptx:2208) add.s64 %rd81, %rd79, %rd47;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x37c0 (cutlass-test.1.sm_70.ptx:2202) bra.uni BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c8 (cutlass-test.1.sm_70.ptx:2205) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd80];
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3800 (cutlass-test.1.sm_70.ptx:2214) @!%p114 bra BB0_98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3818 (cutlass-test.1.sm_70.ptx:2221) add.s64 %rd83, %rd81, %rd47;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3808 (cutlass-test.1.sm_70.ptx:2215) bra.uni BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3810 (cutlass-test.1.sm_70.ptx:2218) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd82];
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3848 (cutlass-test.1.sm_70.ptx:2227) @!%p117 bra BB0_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3860 (cutlass-test.1.sm_70.ptx:2234) add.s64 %rd85, %rd83, %rd47;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3850 (cutlass-test.1.sm_70.ptx:2228) bra.uni BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3858 (cutlass-test.1.sm_70.ptx:2231) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd84];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x3890 (cutlass-test.1.sm_70.ptx:2240) @!%p120 bra BB0_102;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (cutlass-test.1.sm_70.ptx:2247) add.s64 %rd311, %rd85, %rd47;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x3898 (cutlass-test.1.sm_70.ptx:2241) bra.uni BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a0 (cutlass-test.1.sm_70.ptx:2244) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd86];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x38d8 (cutlass-test.1.sm_70.ptx:2253) @!%p123 bra BB0_104;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38f0 (cutlass-test.1.sm_70.ptx:2260) bar.sync 0;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x38e0 (cutlass-test.1.sm_70.ptx:2254) bra.uni BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e8 (cutlass-test.1.sm_70.ptx:2257) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd87];
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x3d80 (cutlass-test.1.sm_70.ptx:2406) @%p126 bra BB0_106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (cutlass-test.1.sm_70.ptx:2413) add.s64 %rd88, %rd74, %rd66;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x3dc0 (cutlass-test.1.sm_70.ptx:2417) @!%p129 bra BB0_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3de8 (cutlass-test.1.sm_70.ptx:2426) add.s64 %rd89, %rd88, %rd66;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x3dc8 (cutlass-test.1.sm_70.ptx:2418) bra.uni BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd0 (cutlass-test.1.sm_70.ptx:2421) shl.b64 %rd319, %rd88, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x3e08 (cutlass-test.1.sm_70.ptx:2430) @!%p132 bra BB0_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e30 (cutlass-test.1.sm_70.ptx:2439) add.s64 %rd90, %rd89, %rd66;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x3e10 (cutlass-test.1.sm_70.ptx:2431) bra.uni BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e18 (cutlass-test.1.sm_70.ptx:2434) shl.b64 %rd322, %rd89, 2;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x3e50 (cutlass-test.1.sm_70.ptx:2443) @!%p135 bra BB0_112;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (cutlass-test.1.sm_70.ptx:2452) add.s64 %rd91, %rd90, %rd66;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x3e58 (cutlass-test.1.sm_70.ptx:2444) bra.uni BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e60 (cutlass-test.1.sm_70.ptx:2447) shl.b64 %rd325, %rd90, 2;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x3e98 (cutlass-test.1.sm_70.ptx:2456) @!%p138 bra BB0_114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec0 (cutlass-test.1.sm_70.ptx:2465) add.s64 %rd92, %rd91, %rd66;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x3ea0 (cutlass-test.1.sm_70.ptx:2457) bra.uni BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (cutlass-test.1.sm_70.ptx:2460) shl.b64 %rd328, %rd91, 2;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x3ee0 (cutlass-test.1.sm_70.ptx:2469) @!%p141 bra BB0_116;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f08 (cutlass-test.1.sm_70.ptx:2478) add.s64 %rd93, %rd92, %rd66;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x3ee8 (cutlass-test.1.sm_70.ptx:2470) bra.uni BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef0 (cutlass-test.1.sm_70.ptx:2473) shl.b64 %rd331, %rd92, 2;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x3f28 (cutlass-test.1.sm_70.ptx:2482) @!%p144 bra BB0_118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f50 (cutlass-test.1.sm_70.ptx:2491) add.s64 %rd337, %rd93, %rd66;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x3f30 (cutlass-test.1.sm_70.ptx:2483) bra.uni BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f38 (cutlass-test.1.sm_70.ptx:2486) shl.b64 %rd334, %rd93, 2;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x3f80 (cutlass-test.1.sm_70.ptx:2497) @!%p147 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x3f88 (cutlass-test.1.sm_70.ptx:2498) bra.uni BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f90 (cutlass-test.1.sm_70.ptx:2501) st.global.v4.f32 [%rd94], {%f191, %f192, %f193, %f194};
GPGPU-Sim PTX: ... end of reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'.
GPGPU-Sim PTX: pushing kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' to stream 0, gridDim= (32,4,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
Destroy streams for kernel 1: size 0
kernel_name = _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE 
kernel_launch_uid = 1 
gpu_sim_cycle = 126635
gpu_sim_insn = 118030336
gpu_ipc =     932.0515
gpu_tot_sim_cycle = 126635
gpu_tot_sim_insn = 118030336
gpu_tot_ipc =     932.0515
gpu_tot_issued_cta = 128
gpu_occupancy = 12.4713% 
gpu_tot_occupancy = 12.4713% 
max_total_param_size = 0
gpu_stall_dramfull = 136496
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      11.5148
partiton_level_parallism_total  =      11.5148
partiton_level_parallism_util =      20.4714
partiton_level_parallism_util_total  =      20.4714
L2_BW  =     417.1119 GB/Sec
L2_BW_total  =     417.1119 GB/Sec
gpu_total_sim_rate=129989

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 24576, Miss = 24576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 48
	L1D_cache_core[1]: Access = 20992, Miss = 20992, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 367
	L1D_cache_core[2]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 979
	L1D_cache_core[3]: Access = 24576, Miss = 24576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 76
	L1D_cache_core[4]: Access = 20992, Miss = 20992, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[5]: Access = 20992, Miss = 20992, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 460
	L1D_cache_core[6]: Access = 24576, Miss = 24576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 955
	L1D_cache_core[8]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1065
	L1D_cache_core[9]: Access = 20992, Miss = 20992, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 219
	L1D_cache_core[10]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 964
	L1D_cache_core[11]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 699
	L1D_cache_core[12]: Access = 20992, Miss = 20992, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 553
	L1D_cache_core[13]: Access = 24576, Miss = 24576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 58
	L1D_cache_core[14]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1258
	L1D_cache_core[15]: Access = 20992, Miss = 20992, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 812
	L1D_cache_core[16]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 701
	L1D_cache_core[17]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1534
	L1D_cache_core[18]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 729
	L1D_cache_core[19]: Access = 20992, Miss = 20992, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 545
	L1D_cache_core[20]: Access = 24576, Miss = 24576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 251
	L1D_cache_core[21]: Access = 20992, Miss = 20992, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 476
	L1D_cache_core[22]: Access = 24576, Miss = 24576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 220
	L1D_cache_core[23]: Access = 20992, Miss = 20992, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 296
	L1D_cache_core[24]: Access = 20992, Miss = 20992, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 581
	L1D_cache_core[25]: Access = 20992, Miss = 20992, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 356
	L1D_cache_core[26]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1206
	L1D_cache_core[27]: Access = 20992, Miss = 20992, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 617
	L1D_cache_core[28]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 938
	L1D_cache_core[29]: Access = 20992, Miss = 20992, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 635
	L1D_cache_core[30]: Access = 24576, Miss = 24576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 106
	L1D_cache_core[31]: Access = 24576, Miss = 24576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 243
	L1D_cache_core[32]: Access = 20992, Miss = 20992, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 783
	L1D_cache_core[33]: Access = 20992, Miss = 20992, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 540
	L1D_cache_core[34]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1179
	L1D_cache_core[35]: Access = 20992, Miss = 20992, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 998
	L1D_cache_core[36]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1171
	L1D_cache_core[37]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1365
	L1D_cache_core[38]: Access = 20992, Miss = 20992, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 832
	L1D_cache_core[39]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1311
	L1D_cache_core[40]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1252
	L1D_cache_core[41]: Access = 20992, Miss = 20992, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 701
	L1D_cache_core[42]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1498
	L1D_cache_core[43]: Access = 20992, Miss = 20992, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[44]: Access = 20992, Miss = 20992, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 616
	L1D_cache_core[45]: Access = 20992, Miss = 20992, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 714
	L1D_cache_core[46]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1199
	L1D_cache_core[47]: Access = 24576, Miss = 24576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 256
	L1D_cache_core[48]: Access = 20992, Miss = 20992, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 392
	L1D_cache_core[49]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1477
	L1D_cache_core[50]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1618
	L1D_cache_core[51]: Access = 20992, Miss = 20992, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 446
	L1D_cache_core[52]: Access = 20992, Miss = 20992, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1081
	L1D_cache_core[53]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1260
	L1D_cache_core[54]: Access = 20992, Miss = 20992, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 821
	L1D_cache_core[55]: Access = 20992, Miss = 20992, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 494
	L1D_cache_core[56]: Access = 24576, Miss = 24576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 136
	L1D_cache_core[57]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 933
	L1D_cache_core[58]: Access = 24576, Miss = 24576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 293
	L1D_cache_core[59]: Access = 24576, Miss = 24576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1716
	L1D_cache_core[61]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 914
	L1D_cache_core[62]: Access = 24576, Miss = 24576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 335
	L1D_cache_core[63]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1089
	L1D_cache_core[64]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1030
	L1D_cache_core[65]: Access = 20992, Miss = 20992, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 596
	L1D_cache_core[66]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1502
	L1D_cache_core[67]: Access = 20992, Miss = 20992, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 266
	L1D_cache_core[68]: Access = 20992, Miss = 20992, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 518
	L1D_cache_core[69]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1236
	L1D_cache_core[70]: Access = 24576, Miss = 24576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 285
	L1D_cache_core[71]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1590
	L1D_cache_core[72]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1059
	L1D_cache_core[73]: Access = 20992, Miss = 20992, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 441
	L1D_cache_core[74]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1291
	L1D_cache_core[75]: Access = 24576, Miss = 24576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 130
	L1D_cache_core[76]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 948
	L1D_cache_core[77]: Access = 20992, Miss = 20992, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 697
	L1D_cache_core[78]: Access = 24576, Miss = 24576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 153
	L1D_cache_core[79]: Access = 20992, Miss = 20992, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 582
	L1D_total_cache_accesses = 1458176
	L1D_total_cache_misses = 1458176
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 59219
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.159
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1228800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 24687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 229376
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 34532
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1228800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 229376

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 24687
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 34532
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
7422, 7422, 7422, 7422, 7422, 7422, 7422, 7422, 
gpgpu_n_tot_thrd_icount = 121143296
gpgpu_n_tot_w_icount = 3785728
gpgpu_n_stall_shd_mem = 1982824
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1228800
gpgpu_n_mem_write_global = 229376
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2457600
gpgpu_n_store_insn = 458752
gpgpu_n_shmem_insn = 11264000
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 712704
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 564480
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1418344
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16479657	W0_Idle:1906469	W0_Scoreboard:8726686	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3785728
single_issue_nums: WS0:946432	WS1:946432	WS2:946432	WS3:946432	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9830400 {8:1228800,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9175040 {40:229376,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 49152000 {40:1228800,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1835008 {8:229376,}
maxmflatency = 2282 
max_icnt2mem_latency = 2056 
maxmrqlatency = 1230 
max_icnt2sh_latency = 583 
averagemflatency = 723 
avg_icnt2mem_latency = 421 
avg_mrq_latency = 82 
avg_icnt2sh_latency = 44 
mrq_lat_table:51525 	30285 	15382 	13563 	32171 	119343 	49159 	43790 	32106 	4345 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	78320 	385352 	705769 	287377 	1358 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	86377 	124336 	184316 	242163 	292357 	439020 	89569 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	424572 	171730 	155138 	169528 	181107 	191909 	142718 	21283 	191 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	54 	68 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        12        12        16        16        16        16        20        18        20        16        16        12        12        16 
dram[1]:        16        20        20        12        16        20        20        16        16        13        16        16        16        16        20        16 
dram[2]:        16        20        16        16        16        20        16        20        16        12        20        12        16        20        12        16 
dram[3]:        20        20        16        12        16        16        16        16        12        16        20        16        16        20        12        20 
dram[4]:        20        16        16        16        20        12        24        20        16        12        16        16        16        16        12        16 
dram[5]:        20        16        20        20        12        16        16        20        16        16        16        16        20        16        12        16 
dram[6]:        16        20        20        16        16        12        16        14        16        16        12        16        16        19        16        12 
dram[7]:        16        20        16        20        16        20        16        20        16        20        16        20        20        20        16        16 
dram[8]:        16        20        12        16        16        16        12        16        20        16        16        16        16        15        12        16 
dram[9]:        16        16        16        12        16        16        12        20        16        16        18        16        16        20        16        16 
dram[10]:        12        12        20        16        16        20        20        20        12        16        16        20        16        12        20        20 
dram[11]:        13        20        12        20        16        16        16        16        16        12        20        17        16        16        20        16 
dram[12]:        16        16        20        20        20        12        20        20        20        16        16        16        20        12        20        16 
dram[13]:        16        20        20        20        16        16        16        16        12        16        16        20        16        16        16        16 
dram[14]:        20        21        20        20        16        12        16        16        16        20        16        20        16        24        12        16 
dram[15]:        20        16        20        16        16        12        16        20        20        20        16        16        16        20        16        19 
dram[16]:        20        16        20        12        16        20        16        16        20        16        16        16        16        16        16        16 
dram[17]:        12        16        12        12        13        16        20        16        20        16        12        12        20        12        16        20 
dram[18]:        16        16        12        24        20        16        16        16        20        20        20        16        16        16        20        16 
dram[19]:        20        20        20        16        16        16        16        16        12        16        20        16        20        16        16        16 
dram[20]:        16        16        16        16        16        14        20        20        12        16        20        20        16        16        16        12 
dram[21]:        16        16        20        16        16        16        16        16        16        16        16        16        12        16        16        12 
dram[22]:        20        16        20        16        12        12        16        16        20        16        14        16        16        16        16        20 
dram[23]:        20        16        16        20        16        16        20        16        16        16        16        16        24        20        16        12 
dram[24]:        20        16        12        20        20        20        16        16        16        20        20        16        16        16        16        16 
dram[25]:        16        16        16        12        20        20        20        20        20        16        16        16        16        20        20        16 
dram[26]:        16        16        12        16        16        20        20        16        16        16        16        20        20        12        16        12 
dram[27]:        12        20        24        20        16        20        16        20        16        16        20        20        20        16        16        12 
dram[28]:        12        16        16        20        16        12        20        20        16        12        16        19        20        16        12        16 
dram[29]:        16        12        20        20        16        16        20        16        12        12        20        12        20        16        16        16 
dram[30]:        20        20        20        16        12        12        20        16        16        12        20        20        16        20        20        15 
dram[31]:        20        16        16        20        20        16        12        16        20        16        16        17        20        24        20        20 
maximum service time to same row:
dram[0]:     13565     13642     13456     13259     14134     13457     13552     13568     14336     13723     13957     13428     13455     13926     14154     13255 
dram[1]:     14209     13178     13215     13548     13815     14233     13420     13430     14586     12776     12523     13670     13492     13252     13462     14059 
dram[2]:     13115     14042     13020     13363     14346     13856     13350     13112     13335     14434     13934     14519     13351     14083     13410     12774 
dram[3]:     13494     14536     13880     13327     13696     13558     13146     13367     12978     13800     13613     12913     13273     13300     13539     13330 
dram[4]:     14129     13372     15079     13588     13540     14069     14068     14580     12834     12713     12592     13773     13740     12939     13420     13534 
dram[5]:     13417     14370     13983     13708     14171     14038     13118     13568     14252     14226     14018     13040     13438     14094     14254     13650 
dram[6]:     14639     14206     13881     14210     13636     13569     14199     13383     12689     12982     12712     12912     13912     13600     13360     13332 
dram[7]:     13153     14048     13049     14981     13842     14042     13988     12965     14126     12967     13191     13697     13298     13118     13373     12741 
dram[8]:     13712     13632     14615     13030     14094     14150     13456     13920     12332     13042     13758     13560     13375     13576     13018     13290 
dram[9]:     14178     14768     13920     13754     13694     13860     13214     13286     14048     14747     13324     12379     14447     13370     13897     14087 
dram[10]:     14794     14012     14245     12833     13796     14088     13142     13828     14501     13772     12885     13993     13451     13393     13162     14551 
dram[11]:     13386     13345     13899     14107     13587     13576     13275     13725     13772     13220     12717     13453     13965     13121     13099     14183 
dram[12]:     14199     13807     13875     14234     13657     13868     13962     13203     14111     12846     12856     12902     14139     13361     13190     13981 
dram[13]:     14387     13604     13557     14014     13764     14141     13433     13741     13994     13576     13303     13568     14061     12817     13280     13086 
dram[14]:     13359     13311     13951     13756     13986     13292     12797     13952     12869     12770     13961     13457     13914     14237     13743     13231 
dram[15]:     14554     15059     14191     13018     14168     14245     13086     14158     13386     14001     13071     13356     13438     13238     13568     13072 
dram[16]:     13374     13829     13537     14588     13287     14010     13451     14044     12950     13178     13513     12480     13142     13390     13055     14115 
dram[17]:     13996     14130     13329     13566     14049     13584     12986     13965     14636     13568     13807     12837     13571     14223     14306     13278 
dram[18]:     14123     13215     13664     15242     14275     13710     13601     13491     13159     12263     12901     12962     13796     13279     13800     13429 
dram[19]:     14477     13569     13347     13788     14170     13929     14073     13186     13699     12894     13139     14299     12869     13988     13868     13006 
dram[20]:     13862     13917     13351     13721     14039     14323     13258     13925     14155     14485     13742     13412     14198     14087     13031     13931 
dram[21]:     13516     13826     13836     13448     13669     14476     13346     14057     13331     12797     13131     13392     13627     14310     13161     13477 
dram[22]:     13716     13467     13183     13954     13970     13799     13861     13026     14402     12991     13054     13601     13415     13987     13772     12798 
dram[23]:     14197     14086     13443     14178     13493     13664     13632     13504     13312     13572     12601     13303     14175     13520     13912     13492 
dram[24]:     12915     13623     13690     13544     13730     13727     13892     12965     13808     14204     12974     12507     13797     13587     14264     13875 
dram[25]:     14415     13337     14166     13440     14241     14102     14137     13721     13275     13602     13357     13982     13969     13496     13624     12725 
dram[26]:     13040     14056     13986     13324     13933     13468     13383     13834     14038     14279     14339     12818     13270     13977     13066     13504 
dram[27]:     14471     14422     14279     13612     13689     14320     12910     13938     13429     13402     13042     13455     13567     13358     12844     13581 
dram[28]:     13698     13071     13988     13447     14299     13851     13972     13800     12827     13794     13751     13670     13789     14118     13656     13307 
dram[29]:     13551     13612     13131     13620     13496     13622     14159     13638     13772     14833     12905     12480     14219     13307     14186     14680 
dram[30]:     14268     13607     13077     13472     13535     14439     13073     14103     13433     13900     12936     13442     14005     13507     12855     13565 
dram[31]:     13085     13492     14024     13602     13825     13550     12935     13346     13435     13582     14290     12995     14278     14132     13432     13605 
average row accesses per activate:
dram[0]:  4.123711  4.544379  4.040404  4.770186  4.378947  4.790419  4.559140  5.006135  4.393064  4.521739  4.111732  4.541935  4.111732  4.372671  4.066298  4.372671 
dram[1]:  4.232804  5.019608  4.469274  4.363636  4.425532  4.571429  4.393783  4.584270  4.042553  4.466258  3.956989  4.541935  4.304093  4.455696  4.111732  4.662251 
dram[2]:  4.597701  4.544379  4.278075  4.654545  4.244898  4.624278  3.872146  4.610169  4.269663  4.282353  4.487805  4.512821  4.515337  4.662251  3.914894  4.512821 
dram[3]:  4.444445  4.770186  4.278075  4.740741  4.356021  4.733728  4.583784  4.340425  3.937824  4.385542  4.355030  4.427673  4.433735  5.028572  4.329412  4.512821 
dram[4]:  4.102564  4.314607  4.371585  4.626506  4.521739  4.597701  4.845714  4.975610  4.021164  4.439024  4.279070  4.821918  4.205714  4.215569  4.329412  4.756757 
dram[5]:  4.419889  4.740741  4.519774  4.682927  4.497297  4.678362  4.583784  5.037037  4.269663  4.696774  4.111732  4.512821  4.515337  4.512821  4.380952  4.631579 
dram[6]:  4.371585  4.314607  4.545455  4.954839  4.310881  4.678362  4.659341  5.164557  4.064171  4.359282  4.355030  4.855173  4.380952  5.293233  4.088889  4.215569 
dram[7]:  4.166667  4.413793  4.519774  4.830189  4.223350  4.761905  4.711111  4.945455  4.222222  4.307693  4.158192  4.821918  4.279070  4.631579  4.229885  4.541935 
dram[8]:  3.921569  4.363636  3.921569  4.626506  4.402116  4.624278  4.416667  4.771930  4.198895  4.232558  4.329412  4.093023  4.380952  4.372671  3.978378  4.427673 
dram[9]:  4.519774  4.800000  4.278075  4.338983  4.425532  4.255319  4.463158  4.716763  4.108108  4.208093  4.043956  4.345679  4.111732  4.427673  4.279070  4.662251 
dram[10]:  4.145078  4.388571  4.371585  4.243094  4.449198  4.790419  4.304568  4.508287  3.838384  4.307693  4.205714  4.292683  4.355030  4.266667  4.279070  4.601307 
dram[11]:  4.301075  4.740741  4.419889  4.711657  4.223350  4.624278  4.348718  4.800000  4.021164  4.160000  4.229885  4.455696  4.021858  4.601307  4.000000  4.400000 
dram[12]:  4.232804  4.544379  4.395605  4.740741  4.288660  4.597701  4.583784  5.037037  4.245810  4.208093  4.158192  4.662251  4.304093  4.372671  4.134831  4.601307 
dram[13]:  4.597701  4.338983  4.166667  4.891720  4.078432  4.444445  4.633880  5.333333  4.269663  4.333333  3.978378  4.631579  4.043956  4.345679  4.229885  4.484076 
dram[14]:  4.278075  4.363636  4.678362  4.517647  4.202020  4.571429  4.486773  5.037037  4.064171  4.208093  4.329412  4.266667  4.021858  4.631579  4.000000  4.372671 
dram[15]:  4.324324  4.571429  4.705883  4.711657  4.402116  4.733728  4.659341  4.584270  4.342857  4.918919  4.181818  4.512821  4.229885  4.484076  4.279070  4.789115 
dram[16]:  4.278075  4.266667  4.145078  4.491228  4.378947  4.761905  4.737430  4.483517  4.418605  4.521739  4.355030  4.400000  4.254335  4.601307  4.021858  4.455696 
dram[17]:  4.020101  4.290503  4.232804  4.517647  4.378947  4.624278  4.608696  4.716763  4.175824  4.282353  4.134831  4.541935  4.571429  4.888889  4.279070  4.319018 
dram[18]:  4.020101  4.544379  4.519774  4.923077  4.425532  4.545455  4.371134  4.533333  4.086021  4.466258  4.088889  4.400000  4.460606  4.512821  4.205714  4.756757 
dram[19]:  4.371585  4.891720  4.444445  4.800000  4.139304  4.395605  4.633880  4.636364  4.269663  4.466258  4.460606  4.093023  4.254335  4.789115  4.111732  4.215569 
dram[20]:  4.210526  4.626506  4.347826  4.830189  4.180904  4.678362  5.139394  4.915663  4.021164  4.466258  4.515337  4.724832  4.229885  4.372671  4.181818  4.571429 
dram[21]:  4.545455  4.465117  4.188482  4.517647  3.980861  4.371585  4.711111  5.100000  4.245810  4.307693  4.111732  4.541935  4.043956  4.571429  4.355030  4.957747 
dram[22]:  4.324324  4.465117  4.395605  4.711657  4.244898  4.188482  4.583784  4.716763  4.108108  4.257310  4.134831  4.427673  4.380952  4.512821  4.043956  4.631579 
dram[23]:  4.232804  4.219780  4.545455  5.019608  4.402116  4.761905  4.559140  4.915663  4.269663  4.550000  4.304093  4.693333  4.433735  4.756757  4.205714  4.427673 
dram[24]:  4.232804  4.439306  4.081633  4.954839  4.521739  4.651163  4.845714  4.662857  4.108108  4.493827  4.021858  4.571429  4.329412  4.512821  4.111732  4.512821 
dram[25]:  4.188482  4.439306  4.419889  4.219780  4.266667  4.255319  4.659341  4.945455  4.418605  4.439024  4.254335  4.165680  4.254335  4.631579  4.158192  4.601307 
dram[26]:  4.188482  4.682927  4.166667  4.770186  4.596685  4.733728  4.393783  4.636364  4.245810  4.439024  4.329412  5.064748  4.088889  4.631579  4.181818  4.215569 
dram[27]:  4.102564  4.598803  4.324324  4.740741  4.473118  4.519774  4.416667  4.828403  4.064171  4.439024  4.229885  4.400000  4.543210  4.789115  4.066298  4.292683 
dram[28]:  4.081633  4.770186  4.145078  5.120000  4.160000  4.324324  5.077844  4.800000  3.979058  4.789474  4.181818  4.601307  4.329412  4.484076  4.043956  4.789115 
dram[29]:  4.166667  4.598803  4.371585  4.571429  4.288660  4.494382  4.659341  5.100000  4.086021  4.439024  4.066298  4.345679  4.205714  4.165680  4.205714  4.756757 
dram[30]:  4.166667  4.800000  4.878049  4.860759  4.180904  4.678362  4.416667  4.610169  4.153006  3.956522  4.279070  4.372671  4.000000  4.724832  4.088889  4.266667 
dram[31]:  4.301075  4.626506  4.301075  4.830189  4.473118  4.761905  4.463158  4.771930  4.245810  4.607595  4.515337  4.372671  4.158192  4.756757  4.000000  4.484076 
average row locality = 391680/88565 = 4.422514
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       704       704       704       704       736       736       752       752       664       664       640       640       640       640       640       640 
dram[1]:       704       704       704       704       736       736       752       752       664       664       640       640       640       640       640       640 
dram[2]:       704       704       704       704       736       736       752       752       664       664       640       640       640       640       640       640 
dram[3]:       704       704       704       704       736       736       752       752       664       664       640       640       640       640       640       640 
dram[4]:       704       704       704       704       736       736       752       752       664       664       640       640       640       640       640       640 
dram[5]:       704       704       704       704       736       736       752       752       664       664       640       640       640       640       640       640 
dram[6]:       704       704       704       704       736       736       752       752       664       664       640       640       640       640       640       640 
dram[7]:       704       704       704       704       736       736       752       752       664       664       640       640       640       640       640       640 
dram[8]:       704       704       704       704       736       736       752       752       664       664       640       640       640       640       640       640 
dram[9]:       704       704       704       704       736       736       752       752       664       664       640       640       640       640       640       640 
dram[10]:       704       704       704       704       736       736       752       752       664       664       640       640       640       640       640       640 
dram[11]:       704       704       704       704       736       736       752       752       664       664       640       640       640       640       640       640 
dram[12]:       704       704       704       704       736       736       752       752       664       664       640       640       640       640       640       640 
dram[13]:       704       704       704       704       736       736       752       752       664       664       640       640       640       640       640       640 
dram[14]:       704       704       704       704       736       736       752       752       664       664       640       640       640       640       640       640 
dram[15]:       704       704       704       704       736       736       752       752       664       664       640       640       640       640       640       640 
dram[16]:       704       704       704       704       736       736       752       752       664       664       640       640       640       640       640       640 
dram[17]:       704       704       704       704       736       736       752       752       664       664       640       640       640       640       640       640 
dram[18]:       704       704       704       704       736       736       752       752       664       664       640       640       640       640       640       640 
dram[19]:       704       704       704       704       736       736       752       752       664       664       640       640       640       640       640       640 
dram[20]:       704       704       704       704       736       736       752       752       664       664       640       640       640       640       640       640 
dram[21]:       704       704       704       704       736       736       752       752       664       664       640       640       640       640       640       640 
dram[22]:       704       704       704       704       736       736       752       752       664       664       640       640       640       640       640       640 
dram[23]:       704       704       704       704       736       736       752       752       664       664       640       640       640       640       640       640 
dram[24]:       704       704       704       704       736       736       752       752       664       664       640       640       640       640       640       640 
dram[25]:       704       704       704       704       736       736       752       752       664       664       640       640       640       640       640       640 
dram[26]:       704       704       704       704       736       736       752       752       664       664       640       640       640       640       640       640 
dram[27]:       704       704       704       704       736       736       752       752       664       664       640       640       640       640       640       640 
dram[28]:       704       704       704       704       736       736       752       752       664       664       640       640       640       640       640       640 
dram[29]:       704       704       704       704       736       736       752       752       664       664       640       640       640       640       640       640 
dram[30]:       704       704       704       704       736       736       752       752       664       664       640       640       640       640       640       640 
dram[31]:       704       704       704       704       736       736       752       752       664       664       640       640       640       640       640       640 
total dram reads = 350720
bank skew: 752/640 = 1.17
chip skew: 10960/10960 = 1.00
number of total write accesses:
dram[0]:       384       256       384       256       384       256       384       256       384       256       384       256       384       256       384       256 
dram[1]:       384       256       384       256       384       256       384       256       384       256       384       256       384       256       384       256 
dram[2]:       384       256       384       256       384       256       384       256       384       256       384       256       384       256       384       256 
dram[3]:       384       256       384       256       384       256       384       256       384       256       384       256       384       256       384       256 
dram[4]:       384       256       384       256       384       256       384       256       384       256       384       256       384       256       384       256 
dram[5]:       384       256       384       256       384       256       384       256       384       256       384       256       384       256       384       256 
dram[6]:       384       256       384       256       384       256       384       256       384       256       384       256       384       256       384       256 
dram[7]:       384       256       384       256       384       256       384       256       384       256       384       256       384       256       384       256 
dram[8]:       384       256       384       256       384       256       384       256       384       256       384       256       384       256       384       256 
dram[9]:       384       256       384       256       384       256       384       256       384       256       384       256       384       256       384       256 
dram[10]:       384       256       384       256       384       256       384       256       384       256       384       256       384       256       384       256 
dram[11]:       384       256       384       256       384       256       384       256       384       256       384       256       384       256       384       256 
dram[12]:       384       256       384       256       384       256       384       256       384       256       384       256       384       256       384       256 
dram[13]:       384       256       384       256       384       256       384       256       384       256       384       256       384       256       384       256 
dram[14]:       384       256       384       256       384       256       384       256       384       256       384       256       384       256       384       256 
dram[15]:       384       256       384       256       384       256       384       256       384       256       384       256       384       256       384       256 
dram[16]:       384       256       384       256       384       256       384       256       384       256       384       256       384       256       384       256 
dram[17]:       384       256       384       256       384       256       384       256       384       256       384       256       384       256       384       256 
dram[18]:       384       256       384       256       384       256       384       256       384       256       384       256       384       256       384       256 
dram[19]:       384       256       384       256       384       256       384       256       384       256       384       256       384       256       384       256 
dram[20]:       384       256       384       256       384       256       384       256       384       256       384       256       384       256       384       256 
dram[21]:       384       256       384       256       384       256       384       256       384       256       384       256       384       256       384       256 
dram[22]:       384       256       384       256       384       256       384       256       384       256       384       256       384       256       384       256 
dram[23]:       384       256       384       256       384       256       384       256       384       256       384       256       384       256       384       256 
dram[24]:       384       256       384       256       384       256       384       256       384       256       384       256       384       256       384       256 
dram[25]:       384       256       384       256       384       256       384       256       384       256       384       256       384       256       384       256 
dram[26]:       384       256       384       256       384       256       384       256       384       256       384       256       384       256       384       256 
dram[27]:       384       256       384       256       384       256       384       256       384       256       384       256       384       256       384       256 
dram[28]:       384       256       384       256       384       256       384       256       384       256       384       256       384       256       384       256 
dram[29]:       384       256       384       256       384       256       384       256       384       256       384       256       384       256       384       256 
dram[30]:       384       256       384       256       384       256       384       256       384       256       384       256       384       256       384       256 
dram[31]:       384       256       384       256       384       256       384       256       384       256       384       256       384       256       384       256 
total dram writes = 163840
bank skew: 384/256 = 1.50
chip skew: 5120/5120 = 1.00
average mf latency per bank:
dram[0]:       2611      2877      2807      3042      2590      3148      2546      2811      1832      1850       999      1103       968      1089      1049      1135
dram[1]:       2743      2776      2829      3264      2848      3125      2608      2838      1619      1640       970      1089       955      1060      1017      1118
dram[2]:       2573      3182      2882      2976      2724      3070      2475      2920      1541      1820       957      1068      1011      1080      1104      1123
dram[3]:       2428      2871      2801      3249      2796      2943      2600      2668      1475      1811      1007      1096       969      1091      1039      1094
dram[4]:       2621      2764      2860      3011      2819      2911      2415      3060      1589      1771      1003      1088       949      1063      1050      1148
dram[5]:       2613      2980      2854      2902      2621      3003      2319      2928      1580      1700       981      1064       982      1053      1002      1092
dram[6]:       2583      2746      2786      3464      2743      3194      2872      2672      1584      1790       987      1105       955      1048      1014      1094
dram[7]:       2563      3040      2767      3193      2657      3106      2760      2556      1476      1796      1011      1088       979      1024      1059      1143
dram[8]:       2664      2941      2738      3118      2898      2974      2828      2777      1766      2178      1012      1110      1000      1097      1061      1132
dram[9]:       2682      2956      2893      3107      2815      2771      2586      2911      1516      1769      1036      1093       964      1077      1067      1100
dram[10]:       2589      3013      2700      3080      2723      3305      2585      2700      1652      1853      1001      1125      1020      1082      1041      1129
dram[11]:       2633      2885      2900      3234      2624      3291      2655      2820      1855      1788      1009      1189      1011      1059      1045      1151
dram[12]:       2687      2950      2718      3537      2646      2959      2744      2613      1549      1769       951      1101       981      1036      1022      1104
dram[13]:       2458      2995      2624      3206      2677      3271      2800      2576      1540      1867       975      1082       960      1023      1040      1166
dram[14]:       2725      2882      2983      2922      2806      2829      2498      3094      1672      1792      1019      1116       970      1069      1047      1125
dram[15]:       2489      3010      2831      3004      2788      3013      2361      2889      1369      1684      1001      1121       981      1065      1040      1114
dram[16]:       2565      2865      2834      3304      2678      3433      2670      2898      1554      1782      1002      1068      1012      1134      1081      1151
dram[17]:       2526      3130      2712      3016      2466      3182      2543      2743      1685      1756      1015      1078       981      1093      1055      1123
dram[18]:       2640      2822      2800      3280      2989      3028      2590      2877      1672      1691       977      1080      1013      1089      1057      1160
dram[19]:       2838      2937      2762      3040      2959      2981      2468      2660      1474      1551       990      1102      1009      1085      1051      1161
dram[20]:       2607      2931      2645      3088      2744      2961      2625      2694      1712      1917      1021      1078      1038      1108      1070      1141
dram[21]:       2577      2774      2684      3239      2953      2939      2530      2936      1587      1738      1004      1055      1005      1106      1039      1164
dram[22]:       2604      3083      2870      3045      2643      3106      2583      2894      1408      1739       957      1106       974      1061      1031      1154
dram[23]:       2462      2770      3047      3143      2789      3015      2776      2762      1479      1792       986      1080       993      1092      1033      1182
dram[24]:       2884      2818      2887      3169      2999      3008      2578      2807      1733      1926       939      1050       995      1095      1084      1097
dram[25]:       2733      2895      2691      3217      2869      3116      2747      2758      1648      2034       975      1067       991      1088      1144      1160
dram[26]:       2483      2964      2878      3201      2604      3193      2504      2710      1540      1694       937      1070       909      1101      1038      1176
dram[27]:       2586      3339      2693      3163      2665      3427      2406      2752      1795      1559       961      1079       925      1114      1049      1163
dram[28]:       2545      2987      2641      3184      2623      3100      2866      2667      1604      1940       958      1065       961      1115      1077      1112
dram[29]:       2561      2902      2927      3289      2663      2995      2651      2716      1481      1722       962      1070       942      1110      1080      1114
dram[30]:       2550      2987      2713      3105      2757      3107      2379      2911      1615      1658      1000      1059       990      1077      1080      1184
dram[31]:       2623      2875      2733      3068      2725      2952      2272      2915      1485      1485       978      1009       980      1051      1027      1128
maximum mf latency per bank:
dram[0]:       2074      1802      1852      1829      1870      1978      1977      1941      2027      2017      1510      1858      1947      1565      1951      2098
dram[1]:       2177      1594      1796      2259      1964      1944      1770      1959      1597      1702      1626      1450      1676      1330      1531      1368
dram[2]:       2199      2225      2232      1528      1821      1910      1579      1789      1694      1503      1579      1780      1591      1541      2025      1674
dram[3]:       1381      1591      1789      1796      1538      1743      1912      1972      1465      1457      1551      1498      1569      1639      1448      1664
dram[4]:       2169      1392      1805      1539      1834      1567      1766      1973      1415      1367      1616      1461      1668      1303      1571      1722
dram[5]:       2216      1816      2215      1470      1905      1669      1572      1551      1583      1621      1515      1539      1642      1301      1689      1679
dram[6]:       1537      1358      1655      1791      1613      1946      1934      1421      1464      1414      1646      1353      1636      1444      1366      1320
dram[7]:       1830      2225      2261      2249      1734      1917      1987      1571      1800      1623      1918      1480      1551      1473      1648      1682
dram[8]:       2217      2211      1646      1624      1887      1915      1952      1649      1757      1716      2014      1905      1634      1643      1656      1796
dram[9]:       1933      2217      2195      2211      1711      1626      1639      1914      1342      1509      1673      1683      1546      1491      1674      1541
dram[10]:       1957      2137      1758      1519      1929      1842      1985      1586      1701      1610      1717      1589      1575      1567      2117      1598
dram[11]:       2168      1646      1805      2244      1761      1948      1753      1928      1730      1698      1917      1703      1855      1606      1617      1583
dram[12]:       1947      2211      1600      2243      1603      1461      1597      1782      1545      1488      1850      1973      1426      1314      1717      1798
dram[13]:       1911      2213      1455      1809      1817      1937      1995      1494      1527      1544      1562      1370      1562      1467      1699      1599
dram[14]:       2163      1475      1882      1692      1763      1498      1746      1981      1730      1771      1814      1738      1795      1820      1857      1652
dram[15]:       1460      1786      2219      1589      1913      1651      1488      1847      1502      1494      1682      1501      1421      1536      1696      1556
dram[16]:       1498      2113      1804      2221      1922      1962      1837      1961      1449      1443      1748      1450      1553      1564      1637      1481
dram[17]:       1676      1883      1594      1460      1648      1810      1919      1824      1874      1763      1680      1723      1688      1719      1804      1872
dram[18]:       1541      1400      1773      1784      1827      1502      1777      1963      1638      1358      1484      1539      1631      1613      1517      1589
dram[19]:       2059      2203      2219      1499      1799      1680      1868      1552      1535      1303      1713      1474      1477      1834      1424      1442
dram[20]:       1978      1600      1512      1568      1682      1614      1607      1630      1848      1535      1846      1471      1667      1642      1632      1650
dram[21]:       2200      1590      1538      2241      1955      1978      1520      1904      1945      1556      1626      1721      1908      1601      1695      1498
dram[22]:       2048      2202      2224      1417      1612      1957      1874      1654      1481      1581      1697      1700      1687      1546      1534      1613
dram[23]:       1697      1694      1798      1672      1693      1757      1903      1955      1474      1571      1747      1376      1473      1629      1539      1717
dram[24]:       2200      1420      2218      1877      1989      1682      2147      1793      2282      1564      1435      1651      1891      1989      1693      1470
dram[25]:       2038      1660      1499      1801      1834      1913      1910      1968      2169      1699      1834      1772      1609      2026      2207      1888
dram[26]:       1796      1508      1792      2226      1499      1976      1806      1900      1635      1552      1470      1640      1529      1408      1578      1602
dram[27]:       1480      2223      1435      1554      1595      1956      1929      1890      1607      1442      1507      1590      1470      1548      1528      1498
dram[28]:       2054      2211      1563      1805      1544      1957      1953      1499      1658      1528      2060      1535      1446      1546      1568      1370
dram[29]:       1608      2214      2219      2220      1741      1571      1654      1585      1576      1525      1997      1475      1477      1412      1815      1654
dram[30]:       1604      2080      1645      1569      1935      1858      1635      1876      1629      1557      1893      1573      1403      1768      1878      1659
dram[31]:       2196      1531      1653      2218      1787      1977      1606      1920      1670      1628      1614      1333      1655      1488      1709      1462
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95088 n_nop=76647 n_act=2778 n_pre=2762 n_ref_event=0 n_req=12240 n_rd=10960 n_rd_L2_A=0 n_write=0 n_wr_bk=5120 bw_util=0.1691
n_activity=31659 dram_eff=0.5079
bk0: 704a 84368i bk1: 704a 85654i bk2: 704a 83758i bk3: 704a 85469i bk4: 736a 84087i bk5: 736a 85496i bk6: 752a 84310i bk7: 752a 86395i bk8: 664a 83760i bk9: 664a 86214i bk10: 640a 83624i bk11: 640a 85226i bk12: 640a 84121i bk13: 640a 85442i bk14: 640a 83459i bk15: 640a 85782i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.773039
Row_Buffer_Locality_read = 0.816971
Row_Buffer_Locality_write = 0.396875
Bank_Level_Parallism = 5.959043
Bank_Level_Parallism_Col = 4.678451
Bank_Level_Parallism_Ready = 2.332525
write_to_read_ratio_blp_rw_average = 0.332044
GrpLevelPara = 2.560197 

BW Util details:
bwutil = 0.169107 
total_CMD = 95088 
util_bw = 16080 
Wasted_Col = 10846 
Wasted_Row = 2690 
Idle = 65472 

BW Util Bottlenecks: 
RCDc_limit = 10940 
RCDWRc_limit = 2439 
WTRc_limit = 4238 
RTWc_limit = 15491 
CCDLc_limit = 7492 
rwq = 0 
CCDLc_limit_alone = 5698 
WTRc_limit_alone = 3780 
RTWc_limit_alone = 14155 

Commands details: 
total_CMD = 95088 
n_nop = 76647 
Read = 10960 
Write = 0 
L2_Alloc = 0 
L2_WB = 5120 
n_act = 2778 
n_pre = 2762 
n_ref = 0 
n_req = 12240 
total_req = 16080 

Dual Bus Interface Util: 
issued_total_row = 5540 
issued_total_col = 16080 
Row_Bus_Util =  0.058262 
CoL_Bus_Util = 0.169107 
Either_Row_CoL_Bus_Util = 0.193936 
Issued_on_Two_Bus_Simul_Util = 0.033432 
issued_two_Eff = 0.172388 
queue_avg = 7.764040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.76404
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95088 n_nop=76699 n_act=2782 n_pre=2766 n_ref_event=0 n_req=12240 n_rd=10960 n_rd_L2_A=0 n_write=0 n_wr_bk=5120 bw_util=0.1691
n_activity=30687 dram_eff=0.524
bk0: 704a 83786i bk1: 704a 85483i bk2: 704a 84574i bk3: 704a 85499i bk4: 736a 83405i bk5: 736a 85374i bk6: 752a 83247i bk7: 752a 85082i bk8: 664a 83174i bk9: 664a 84690i bk10: 640a 83772i bk11: 640a 85440i bk12: 640a 84236i bk13: 640a 85089i bk14: 640a 84082i bk15: 640a 86256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772712
Row_Buffer_Locality_read = 0.817427
Row_Buffer_Locality_write = 0.389844
Bank_Level_Parallism = 6.316823
Bank_Level_Parallism_Col = 4.884367
Bank_Level_Parallism_Ready = 2.411256
write_to_read_ratio_blp_rw_average = 0.320111
GrpLevelPara = 2.601466 

BW Util details:
bwutil = 0.169107 
total_CMD = 95088 
util_bw = 16080 
Wasted_Col = 10211 
Wasted_Row = 2277 
Idle = 66520 

BW Util Bottlenecks: 
RCDc_limit = 10438 
RCDWRc_limit = 2418 
WTRc_limit = 5228 
RTWc_limit = 14804 
CCDLc_limit = 7174 
rwq = 0 
CCDLc_limit_alone = 5641 
WTRc_limit_alone = 4808 
RTWc_limit_alone = 13691 

Commands details: 
total_CMD = 95088 
n_nop = 76699 
Read = 10960 
Write = 0 
L2_Alloc = 0 
L2_WB = 5120 
n_act = 2782 
n_pre = 2766 
n_ref = 0 
n_req = 12240 
total_req = 16080 

Dual Bus Interface Util: 
issued_total_row = 5548 
issued_total_col = 16080 
Row_Bus_Util =  0.058346 
CoL_Bus_Util = 0.169107 
Either_Row_CoL_Bus_Util = 0.193389 
Issued_on_Two_Bus_Simul_Util = 0.034063 
issued_two_Eff = 0.176138 
queue_avg = 7.875021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.87502
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95088 n_nop=76627 n_act=2786 n_pre=2770 n_ref_event=0 n_req=12240 n_rd=10960 n_rd_L2_A=0 n_write=0 n_wr_bk=5120 bw_util=0.1691
n_activity=31455 dram_eff=0.5112
bk0: 704a 84165i bk1: 704a 85228i bk2: 704a 84051i bk3: 704a 86166i bk4: 736a 84057i bk5: 736a 84964i bk6: 752a 83135i bk7: 752a 85112i bk8: 664a 84084i bk9: 664a 85107i bk10: 640a 84453i bk11: 640a 86444i bk12: 640a 84146i bk13: 640a 85976i bk14: 640a 83446i bk15: 640a 86034i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772386
Row_Buffer_Locality_read = 0.818339
Row_Buffer_Locality_write = 0.378906
Bank_Level_Parallism = 6.025794
Bank_Level_Parallism_Col = 4.743965
Bank_Level_Parallism_Ready = 2.321082
write_to_read_ratio_blp_rw_average = 0.333444
GrpLevelPara = 2.592017 

BW Util details:
bwutil = 0.169107 
total_CMD = 95088 
util_bw = 16080 
Wasted_Col = 10494 
Wasted_Row = 2813 
Idle = 65701 

BW Util Bottlenecks: 
RCDc_limit = 10666 
RCDWRc_limit = 2421 
WTRc_limit = 4406 
RTWc_limit = 15145 
CCDLc_limit = 7197 
rwq = 0 
CCDLc_limit_alone = 5699 
WTRc_limit_alone = 4002 
RTWc_limit_alone = 14051 

Commands details: 
total_CMD = 95088 
n_nop = 76627 
Read = 10960 
Write = 0 
L2_Alloc = 0 
L2_WB = 5120 
n_act = 2786 
n_pre = 2770 
n_ref = 0 
n_req = 12240 
total_req = 16080 

Dual Bus Interface Util: 
issued_total_row = 5556 
issued_total_col = 16080 
Row_Bus_Util =  0.058430 
CoL_Bus_Util = 0.169107 
Either_Row_CoL_Bus_Util = 0.194146 
Issued_on_Two_Bus_Simul_Util = 0.033390 
issued_two_Eff = 0.171984 
queue_avg = 7.802457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.80246
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95088 n_nop=76607 n_act=2742 n_pre=2726 n_ref_event=0 n_req=12240 n_rd=10960 n_rd_L2_A=0 n_write=0 n_wr_bk=5120 bw_util=0.1691
n_activity=31629 dram_eff=0.5084
bk0: 704a 84497i bk1: 704a 85374i bk2: 704a 84085i bk3: 704a 86030i bk4: 736a 84283i bk5: 736a 85266i bk6: 752a 84329i bk7: 752a 85088i bk8: 664a 83829i bk9: 664a 85316i bk10: 640a 83763i bk11: 640a 84965i bk12: 640a 84107i bk13: 640a 86197i bk14: 640a 84064i bk15: 640a 85885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.775980
Row_Buffer_Locality_read = 0.820164
Row_Buffer_Locality_write = 0.397656
Bank_Level_Parallism = 5.998437
Bank_Level_Parallism_Col = 4.713888
Bank_Level_Parallism_Ready = 2.298072
write_to_read_ratio_blp_rw_average = 0.328282
GrpLevelPara = 2.564401 

BW Util details:
bwutil = 0.169107 
total_CMD = 95088 
util_bw = 16080 
Wasted_Col = 10781 
Wasted_Row = 2575 
Idle = 65652 

BW Util Bottlenecks: 
RCDc_limit = 10902 
RCDWRc_limit = 2347 
WTRc_limit = 4730 
RTWc_limit = 15672 
CCDLc_limit = 7204 
rwq = 0 
CCDLc_limit_alone = 5603 
WTRc_limit_alone = 4232 
RTWc_limit_alone = 14569 

Commands details: 
total_CMD = 95088 
n_nop = 76607 
Read = 10960 
Write = 0 
L2_Alloc = 0 
L2_WB = 5120 
n_act = 2742 
n_pre = 2726 
n_ref = 0 
n_req = 12240 
total_req = 16080 

Dual Bus Interface Util: 
issued_total_row = 5468 
issued_total_col = 16080 
Row_Bus_Util =  0.057505 
CoL_Bus_Util = 0.169107 
Either_Row_CoL_Bus_Util = 0.194357 
Issued_on_Two_Bus_Simul_Util = 0.032254 
issued_two_Eff = 0.165954 
queue_avg = 7.792035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.79203
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95088 n_nop=76645 n_act=2750 n_pre=2734 n_ref_event=0 n_req=12240 n_rd=10960 n_rd_L2_A=0 n_write=0 n_wr_bk=5120 bw_util=0.1691
n_activity=31021 dram_eff=0.5184
bk0: 704a 83776i bk1: 704a 84959i bk2: 704a 84076i bk3: 704a 85896i bk4: 736a 84153i bk5: 736a 84875i bk6: 752a 84172i bk7: 752a 85808i bk8: 664a 83565i bk9: 664a 85482i bk10: 640a 83528i bk11: 640a 85391i bk12: 640a 84119i bk13: 640a 85430i bk14: 640a 84159i bk15: 640a 85789i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.775327
Row_Buffer_Locality_read = 0.817336
Row_Buffer_Locality_write = 0.415625
Bank_Level_Parallism = 6.195154
Bank_Level_Parallism_Col = 4.833435
Bank_Level_Parallism_Ready = 2.349378
write_to_read_ratio_blp_rw_average = 0.318320
GrpLevelPara = 2.604346 

BW Util details:
bwutil = 0.169107 
total_CMD = 95088 
util_bw = 16080 
Wasted_Col = 10389 
Wasted_Row = 2339 
Idle = 66280 

BW Util Bottlenecks: 
RCDc_limit = 10771 
RCDWRc_limit = 2257 
WTRc_limit = 5271 
RTWc_limit = 15020 
CCDLc_limit = 7580 
rwq = 0 
CCDLc_limit_alone = 5712 
WTRc_limit_alone = 4669 
RTWc_limit_alone = 13754 

Commands details: 
total_CMD = 95088 
n_nop = 76645 
Read = 10960 
Write = 0 
L2_Alloc = 0 
L2_WB = 5120 
n_act = 2750 
n_pre = 2734 
n_ref = 0 
n_req = 12240 
total_req = 16080 

Dual Bus Interface Util: 
issued_total_row = 5484 
issued_total_col = 16080 
Row_Bus_Util =  0.057673 
CoL_Bus_Util = 0.169107 
Either_Row_CoL_Bus_Util = 0.193957 
Issued_on_Two_Bus_Simul_Util = 0.032822 
issued_two_Eff = 0.169224 
queue_avg = 7.989273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.98927
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95088 n_nop=76712 n_act=2694 n_pre=2678 n_ref_event=0 n_req=12240 n_rd=10960 n_rd_L2_A=0 n_write=0 n_wr_bk=5120 bw_util=0.1691
n_activity=31119 dram_eff=0.5167
bk0: 704a 83946i bk1: 704a 85547i bk2: 704a 84449i bk3: 704a 85795i bk4: 736a 83824i bk5: 736a 85117i bk6: 752a 84540i bk7: 752a 85342i bk8: 664a 83258i bk9: 664a 85404i bk10: 640a 83737i bk11: 640a 85327i bk12: 640a 84812i bk13: 640a 86081i bk14: 640a 84869i bk15: 640a 86155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.779902
Row_Buffer_Locality_read = 0.823723
Row_Buffer_Locality_write = 0.404687
Bank_Level_Parallism = 6.050245
Bank_Level_Parallism_Col = 4.789167
Bank_Level_Parallism_Ready = 2.330473
write_to_read_ratio_blp_rw_average = 0.327742
GrpLevelPara = 2.592796 

BW Util details:
bwutil = 0.169107 
total_CMD = 95088 
util_bw = 16080 
Wasted_Col = 10245 
Wasted_Row = 2673 
Idle = 66090 

BW Util Bottlenecks: 
RCDc_limit = 10314 
RCDWRc_limit = 2218 
WTRc_limit = 5070 
RTWc_limit = 14757 
CCDLc_limit = 7268 
rwq = 0 
CCDLc_limit_alone = 5684 
WTRc_limit_alone = 4569 
RTWc_limit_alone = 13674 

Commands details: 
total_CMD = 95088 
n_nop = 76712 
Read = 10960 
Write = 0 
L2_Alloc = 0 
L2_WB = 5120 
n_act = 2694 
n_pre = 2678 
n_ref = 0 
n_req = 12240 
total_req = 16080 

Dual Bus Interface Util: 
issued_total_row = 5372 
issued_total_col = 16080 
Row_Bus_Util =  0.056495 
CoL_Bus_Util = 0.169107 
Either_Row_CoL_Bus_Util = 0.193253 
Issued_on_Two_Bus_Simul_Util = 0.032349 
issued_two_Eff = 0.167392 
queue_avg = 7.840222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.84022
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95088 n_nop=76691 n_act=2712 n_pre=2696 n_ref_event=0 n_req=12240 n_rd=10960 n_rd_L2_A=0 n_write=0 n_wr_bk=5120 bw_util=0.1691
n_activity=31432 dram_eff=0.5116
bk0: 704a 84607i bk1: 704a 85586i bk2: 704a 84548i bk3: 704a 85927i bk4: 736a 83831i bk5: 736a 85430i bk6: 752a 85043i bk7: 752a 86036i bk8: 664a 83843i bk9: 664a 85519i bk10: 640a 84309i bk11: 640a 85818i bk12: 640a 84042i bk13: 640a 86289i bk14: 640a 84224i bk15: 640a 85203i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.778431
Row_Buffer_Locality_read = 0.819890
Row_Buffer_Locality_write = 0.423438
Bank_Level_Parallism = 5.962620
Bank_Level_Parallism_Col = 4.641826
Bank_Level_Parallism_Ready = 2.286754
write_to_read_ratio_blp_rw_average = 0.319792
GrpLevelPara = 2.557024 

BW Util details:
bwutil = 0.169107 
total_CMD = 95088 
util_bw = 16080 
Wasted_Col = 10435 
Wasted_Row = 2565 
Idle = 66008 

BW Util Bottlenecks: 
RCDc_limit = 10410 
RCDWRc_limit = 2281 
WTRc_limit = 4500 
RTWc_limit = 14228 
CCDLc_limit = 7068 
rwq = 0 
CCDLc_limit_alone = 5479 
WTRc_limit_alone = 4027 
RTWc_limit_alone = 13112 

Commands details: 
total_CMD = 95088 
n_nop = 76691 
Read = 10960 
Write = 0 
L2_Alloc = 0 
L2_WB = 5120 
n_act = 2712 
n_pre = 2696 
n_ref = 0 
n_req = 12240 
total_req = 16080 

Dual Bus Interface Util: 
issued_total_row = 5408 
issued_total_col = 16080 
Row_Bus_Util =  0.056874 
CoL_Bus_Util = 0.169107 
Either_Row_CoL_Bus_Util = 0.193473 
Issued_on_Two_Bus_Simul_Util = 0.032507 
issued_two_Eff = 0.168017 
queue_avg = 7.851348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.85135
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95088 n_nop=76679 n_act=2737 n_pre=2721 n_ref_event=0 n_req=12240 n_rd=10960 n_rd_L2_A=0 n_write=0 n_wr_bk=5120 bw_util=0.1691
n_activity=31128 dram_eff=0.5166
bk0: 704a 84046i bk1: 704a 85357i bk2: 704a 84190i bk3: 704a 85988i bk4: 736a 83801i bk5: 736a 85810i bk6: 752a 84506i bk7: 752a 85987i bk8: 664a 83941i bk9: 664a 85709i bk10: 640a 83525i bk11: 640a 86105i bk12: 640a 83608i bk13: 640a 85826i bk14: 640a 84005i bk15: 640a 85164i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.776389
Row_Buffer_Locality_read = 0.820438
Row_Buffer_Locality_write = 0.399219
Bank_Level_Parallism = 6.068794
Bank_Level_Parallism_Col = 4.754649
Bank_Level_Parallism_Ready = 2.323756
write_to_read_ratio_blp_rw_average = 0.322074
GrpLevelPara = 2.577806 

BW Util details:
bwutil = 0.169107 
total_CMD = 95088 
util_bw = 16080 
Wasted_Col = 10365 
Wasted_Row = 2569 
Idle = 66074 

BW Util Bottlenecks: 
RCDc_limit = 10360 
RCDWRc_limit = 2417 
WTRc_limit = 4223 
RTWc_limit = 15320 
CCDLc_limit = 7110 
rwq = 0 
CCDLc_limit_alone = 5411 
WTRc_limit_alone = 3787 
RTWc_limit_alone = 14057 

Commands details: 
total_CMD = 95088 
n_nop = 76679 
Read = 10960 
Write = 0 
L2_Alloc = 0 
L2_WB = 5120 
n_act = 2737 
n_pre = 2721 
n_ref = 0 
n_req = 12240 
total_req = 16080 

Dual Bus Interface Util: 
issued_total_row = 5458 
issued_total_col = 16080 
Row_Bus_Util =  0.057399 
CoL_Bus_Util = 0.169107 
Either_Row_CoL_Bus_Util = 0.193600 
Issued_on_Two_Bus_Simul_Util = 0.032906 
issued_two_Eff = 0.169971 
queue_avg = 7.926510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.92651
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95088 n_nop=76512 n_act=2843 n_pre=2827 n_ref_event=0 n_req=12240 n_rd=10960 n_rd_L2_A=0 n_write=0 n_wr_bk=5120 bw_util=0.1691
n_activity=31370 dram_eff=0.5126
bk0: 704a 83284i bk1: 704a 84815i bk2: 704a 83322i bk3: 704a 85429i bk4: 736a 83270i bk5: 736a 85643i bk6: 752a 83562i bk7: 752a 85136i bk8: 664a 83820i bk9: 664a 84594i bk10: 640a 83873i bk11: 640a 85203i bk12: 640a 84393i bk13: 640a 85523i bk14: 640a 83977i bk15: 640a 85754i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767729
Row_Buffer_Locality_read = 0.810858
Row_Buffer_Locality_write = 0.398438
Bank_Level_Parallism = 6.192388
Bank_Level_Parallism_Col = 4.807330
Bank_Level_Parallism_Ready = 2.319714
write_to_read_ratio_blp_rw_average = 0.331035
GrpLevelPara = 2.597181 

BW Util details:
bwutil = 0.169107 
total_CMD = 95088 
util_bw = 16080 
Wasted_Col = 10783 
Wasted_Row = 2536 
Idle = 65689 

BW Util Bottlenecks: 
RCDc_limit = 11407 
RCDWRc_limit = 2438 
WTRc_limit = 4541 
RTWc_limit = 17153 
CCDLc_limit = 7382 
rwq = 0 
CCDLc_limit_alone = 5666 
WTRc_limit_alone = 4092 
RTWc_limit_alone = 15886 

Commands details: 
total_CMD = 95088 
n_nop = 76512 
Read = 10960 
Write = 0 
L2_Alloc = 0 
L2_WB = 5120 
n_act = 2843 
n_pre = 2827 
n_ref = 0 
n_req = 12240 
total_req = 16080 

Dual Bus Interface Util: 
issued_total_row = 5670 
issued_total_col = 16080 
Row_Bus_Util =  0.059629 
CoL_Bus_Util = 0.169107 
Either_Row_CoL_Bus_Util = 0.195356 
Issued_on_Two_Bus_Simul_Util = 0.033380 
issued_two_Eff = 0.170866 
queue_avg = 7.962372 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.96237
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95088 n_nop=76612 n_act=2803 n_pre=2787 n_ref_event=0 n_req=12240 n_rd=10960 n_rd_L2_A=0 n_write=0 n_wr_bk=5120 bw_util=0.1691
n_activity=31533 dram_eff=0.5099
bk0: 704a 83646i bk1: 704a 85734i bk2: 704a 83597i bk3: 704a 85085i bk4: 736a 83875i bk5: 736a 84566i bk6: 752a 83628i bk7: 752a 86108i bk8: 664a 84185i bk9: 664a 84071i bk10: 640a 83441i bk11: 640a 85439i bk12: 640a 83729i bk13: 640a 85730i bk14: 640a 83766i bk15: 640a 86213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770997
Row_Buffer_Locality_read = 0.816241
Row_Buffer_Locality_write = 0.383594
Bank_Level_Parallism = 6.145416
Bank_Level_Parallism_Col = 4.802968
Bank_Level_Parallism_Ready = 2.371455
write_to_read_ratio_blp_rw_average = 0.332312
GrpLevelPara = 2.570003 

BW Util details:
bwutil = 0.169107 
total_CMD = 95088 
util_bw = 16080 
Wasted_Col = 10731 
Wasted_Row = 2615 
Idle = 65662 

BW Util Bottlenecks: 
RCDc_limit = 10664 
RCDWRc_limit = 2477 
WTRc_limit = 4482 
RTWc_limit = 16428 
CCDLc_limit = 7351 
rwq = 0 
CCDLc_limit_alone = 5699 
WTRc_limit_alone = 4039 
RTWc_limit_alone = 15219 

Commands details: 
total_CMD = 95088 
n_nop = 76612 
Read = 10960 
Write = 0 
L2_Alloc = 0 
L2_WB = 5120 
n_act = 2803 
n_pre = 2787 
n_ref = 0 
n_req = 12240 
total_req = 16080 

Dual Bus Interface Util: 
issued_total_row = 5590 
issued_total_col = 16080 
Row_Bus_Util =  0.058788 
CoL_Bus_Util = 0.169107 
Either_Row_CoL_Bus_Util = 0.194304 
Issued_on_Two_Bus_Simul_Util = 0.033590 
issued_two_Eff = 0.172873 
queue_avg = 7.906781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.90678
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95088 n_nop=76631 n_act=2829 n_pre=2813 n_ref_event=0 n_req=12240 n_rd=10960 n_rd_L2_A=0 n_write=0 n_wr_bk=5120 bw_util=0.1691
n_activity=31169 dram_eff=0.5159
bk0: 704a 83813i bk1: 704a 85025i bk2: 704a 83416i bk3: 704a 84656i bk4: 736a 83911i bk5: 736a 85622i bk6: 752a 83415i bk7: 752a 85217i bk8: 664a 82922i bk9: 664a 84083i bk10: 640a 84622i bk11: 640a 86158i bk12: 640a 84926i bk13: 640a 84974i bk14: 640a 84712i bk15: 640a 85999i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768873
Row_Buffer_Locality_read = 0.816058
Row_Buffer_Locality_write = 0.364844
Bank_Level_Parallism = 6.208290
Bank_Level_Parallism_Col = 4.794750
Bank_Level_Parallism_Ready = 2.316107
write_to_read_ratio_blp_rw_average = 0.332735
GrpLevelPara = 2.605745 

BW Util details:
bwutil = 0.169107 
total_CMD = 95088 
util_bw = 16080 
Wasted_Col = 10452 
Wasted_Row = 2490 
Idle = 66066 

BW Util Bottlenecks: 
RCDc_limit = 10756 
RCDWRc_limit = 2442 
WTRc_limit = 4814 
RTWc_limit = 15374 
CCDLc_limit = 7469 
rwq = 0 
CCDLc_limit_alone = 5615 
WTRc_limit_alone = 4295 
RTWc_limit_alone = 14039 

Commands details: 
total_CMD = 95088 
n_nop = 76631 
Read = 10960 
Write = 0 
L2_Alloc = 0 
L2_WB = 5120 
n_act = 2829 
n_pre = 2813 
n_ref = 0 
n_req = 12240 
total_req = 16080 

Dual Bus Interface Util: 
issued_total_row = 5642 
issued_total_col = 16080 
Row_Bus_Util =  0.059335 
CoL_Bus_Util = 0.169107 
Either_Row_CoL_Bus_Util = 0.194104 
Issued_on_Two_Bus_Simul_Util = 0.034337 
issued_two_Eff = 0.176898 
queue_avg = 8.045863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.04586
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95088 n_nop=76551 n_act=2803 n_pre=2787 n_ref_event=0 n_req=12240 n_rd=10960 n_rd_L2_A=0 n_write=0 n_wr_bk=5120 bw_util=0.1691
n_activity=31767 dram_eff=0.5062
bk0: 704a 83933i bk1: 704a 86137i bk2: 704a 83741i bk3: 704a 85605i bk4: 736a 84046i bk5: 736a 85003i bk6: 752a 83856i bk7: 752a 85354i bk8: 664a 83702i bk9: 664a 84659i bk10: 640a 84406i bk11: 640a 85855i bk12: 640a 83750i bk13: 640a 85699i bk14: 640a 84320i bk15: 640a 86066i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770997
Row_Buffer_Locality_read = 0.816058
Row_Buffer_Locality_write = 0.385156
Bank_Level_Parallism = 5.956913
Bank_Level_Parallism_Col = 4.631538
Bank_Level_Parallism_Ready = 2.323072
write_to_read_ratio_blp_rw_average = 0.316255
GrpLevelPara = 2.540466 

BW Util details:
bwutil = 0.169107 
total_CMD = 95088 
util_bw = 16080 
Wasted_Col = 11018 
Wasted_Row = 2702 
Idle = 65288 

BW Util Bottlenecks: 
RCDc_limit = 10992 
RCDWRc_limit = 2513 
WTRc_limit = 5229 
RTWc_limit = 14702 
CCDLc_limit = 7479 
rwq = 0 
CCDLc_limit_alone = 5931 
WTRc_limit_alone = 4756 
RTWc_limit_alone = 13627 

Commands details: 
total_CMD = 95088 
n_nop = 76551 
Read = 10960 
Write = 0 
L2_Alloc = 0 
L2_WB = 5120 
n_act = 2803 
n_pre = 2787 
n_ref = 0 
n_req = 12240 
total_req = 16080 

Dual Bus Interface Util: 
issued_total_row = 5590 
issued_total_col = 16080 
Row_Bus_Util =  0.058788 
CoL_Bus_Util = 0.169107 
Either_Row_CoL_Bus_Util = 0.194946 
Issued_on_Two_Bus_Simul_Util = 0.032948 
issued_two_Eff = 0.169013 
queue_avg = 7.712834 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.71283
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95088 n_nop=76657 n_act=2760 n_pre=2744 n_ref_event=0 n_req=12240 n_rd=10960 n_rd_L2_A=0 n_write=0 n_wr_bk=5120 bw_util=0.1691
n_activity=30943 dram_eff=0.5197
bk0: 704a 83684i bk1: 704a 85678i bk2: 704a 83956i bk3: 704a 85535i bk4: 736a 83844i bk5: 736a 85834i bk6: 752a 84278i bk7: 752a 85809i bk8: 664a 84241i bk9: 664a 84859i bk10: 640a 84261i bk11: 640a 86137i bk12: 640a 84207i bk13: 640a 85650i bk14: 640a 84171i bk15: 640a 85606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.774510
Row_Buffer_Locality_read = 0.819343
Row_Buffer_Locality_write = 0.390625
Bank_Level_Parallism = 6.087700
Bank_Level_Parallism_Col = 4.745686
Bank_Level_Parallism_Ready = 2.347575
write_to_read_ratio_blp_rw_average = 0.319695
GrpLevelPara = 2.557068 

BW Util details:
bwutil = 0.169107 
total_CMD = 95088 
util_bw = 16080 
Wasted_Col = 10249 
Wasted_Row = 2565 
Idle = 66194 

BW Util Bottlenecks: 
RCDc_limit = 10462 
RCDWRc_limit = 2255 
WTRc_limit = 4335 
RTWc_limit = 13048 
CCDLc_limit = 6809 
rwq = 0 
CCDLc_limit_alone = 5390 
WTRc_limit_alone = 3825 
RTWc_limit_alone = 12139 

Commands details: 
total_CMD = 95088 
n_nop = 76657 
Read = 10960 
Write = 0 
L2_Alloc = 0 
L2_WB = 5120 
n_act = 2760 
n_pre = 2744 
n_ref = 0 
n_req = 12240 
total_req = 16080 

Dual Bus Interface Util: 
issued_total_row = 5504 
issued_total_col = 16080 
Row_Bus_Util =  0.057883 
CoL_Bus_Util = 0.169107 
Either_Row_CoL_Bus_Util = 0.193831 
Issued_on_Two_Bus_Simul_Util = 0.033159 
issued_two_Eff = 0.171070 
queue_avg = 7.725728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.72573
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95088 n_nop=76702 n_act=2778 n_pre=2762 n_ref_event=0 n_req=12240 n_rd=10960 n_rd_L2_A=0 n_write=0 n_wr_bk=5120 bw_util=0.1691
n_activity=31055 dram_eff=0.5178
bk0: 704a 84664i bk1: 704a 85374i bk2: 704a 84039i bk3: 704a 85545i bk4: 736a 83540i bk5: 736a 85476i bk6: 752a 83646i bk7: 752a 85635i bk8: 664a 83281i bk9: 664a 84544i bk10: 640a 83719i bk11: 640a 85947i bk12: 640a 83157i bk13: 640a 85270i bk14: 640a 83731i bk15: 640a 85301i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.773039
Row_Buffer_Locality_read = 0.816058
Row_Buffer_Locality_write = 0.404687
Bank_Level_Parallism = 6.255545
Bank_Level_Parallism_Col = 4.896421
Bank_Level_Parallism_Ready = 2.350995
write_to_read_ratio_blp_rw_average = 0.326569
GrpLevelPara = 2.585267 

BW Util details:
bwutil = 0.169107 
total_CMD = 95088 
util_bw = 16080 
Wasted_Col = 10416 
Wasted_Row = 2403 
Idle = 66189 

BW Util Bottlenecks: 
RCDc_limit = 10673 
RCDWRc_limit = 2224 
WTRc_limit = 5215 
RTWc_limit = 15749 
CCDLc_limit = 7432 
rwq = 0 
CCDLc_limit_alone = 5718 
WTRc_limit_alone = 4699 
RTWc_limit_alone = 14551 

Commands details: 
total_CMD = 95088 
n_nop = 76702 
Read = 10960 
Write = 0 
L2_Alloc = 0 
L2_WB = 5120 
n_act = 2778 
n_pre = 2762 
n_ref = 0 
n_req = 12240 
total_req = 16080 

Dual Bus Interface Util: 
issued_total_row = 5540 
issued_total_col = 16080 
Row_Bus_Util =  0.058262 
CoL_Bus_Util = 0.169107 
Either_Row_CoL_Bus_Util = 0.193358 
Issued_on_Two_Bus_Simul_Util = 0.034011 
issued_two_Eff = 0.175895 
queue_avg = 7.924260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.92426
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95088 n_nop=76624 n_act=2803 n_pre=2787 n_ref_event=0 n_req=12240 n_rd=10960 n_rd_L2_A=0 n_write=0 n_wr_bk=5120 bw_util=0.1691
n_activity=31609 dram_eff=0.5087
bk0: 704a 84423i bk1: 704a 85045i bk2: 704a 84777i bk3: 704a 85227i bk4: 736a 84315i bk5: 736a 85464i bk6: 752a 84705i bk7: 752a 85892i bk8: 664a 83502i bk9: 664a 84899i bk10: 640a 84322i bk11: 640a 85615i bk12: 640a 84145i bk13: 640a 86016i bk14: 640a 83973i bk15: 640a 85732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770997
Row_Buffer_Locality_read = 0.815237
Row_Buffer_Locality_write = 0.392188
Bank_Level_Parallism = 5.959477
Bank_Level_Parallism_Col = 4.588198
Bank_Level_Parallism_Ready = 2.257214
write_to_read_ratio_blp_rw_average = 0.332410
GrpLevelPara = 2.560006 

BW Util details:
bwutil = 0.169107 
total_CMD = 95088 
util_bw = 16080 
Wasted_Col = 10812 
Wasted_Row = 2573 
Idle = 65623 

BW Util Bottlenecks: 
RCDc_limit = 11141 
RCDWRc_limit = 2416 
WTRc_limit = 4145 
RTWc_limit = 15156 
CCDLc_limit = 7226 
rwq = 0 
CCDLc_limit_alone = 5560 
WTRc_limit_alone = 3710 
RTWc_limit_alone = 13925 

Commands details: 
total_CMD = 95088 
n_nop = 76624 
Read = 10960 
Write = 0 
L2_Alloc = 0 
L2_WB = 5120 
n_act = 2803 
n_pre = 2787 
n_ref = 0 
n_req = 12240 
total_req = 16080 

Dual Bus Interface Util: 
issued_total_row = 5590 
issued_total_col = 16080 
Row_Bus_Util =  0.058788 
CoL_Bus_Util = 0.169107 
Either_Row_CoL_Bus_Util = 0.194178 
Issued_on_Two_Bus_Simul_Util = 0.033716 
issued_two_Eff = 0.173635 
queue_avg = 7.680780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.68078
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95088 n_nop=76661 n_act=2709 n_pre=2693 n_ref_event=0 n_req=12240 n_rd=10960 n_rd_L2_A=0 n_write=0 n_wr_bk=5120 bw_util=0.1691
n_activity=31509 dram_eff=0.5103
bk0: 704a 83639i bk1: 704a 84860i bk2: 704a 84946i bk3: 704a 85889i bk4: 736a 83816i bk5: 736a 84564i bk6: 752a 85059i bk7: 752a 85336i bk8: 664a 84450i bk9: 664a 86171i bk10: 640a 84158i bk11: 640a 85339i bk12: 640a 84609i bk13: 640a 85128i bk14: 640a 84428i bk15: 640a 86049i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.778676
Row_Buffer_Locality_read = 0.820073
Row_Buffer_Locality_write = 0.424219
Bank_Level_Parallism = 5.965306
Bank_Level_Parallism_Col = 4.716222
Bank_Level_Parallism_Ready = 2.312189
write_to_read_ratio_blp_rw_average = 0.325894
GrpLevelPara = 2.567593 

BW Util details:
bwutil = 0.169107 
total_CMD = 95088 
util_bw = 16080 
Wasted_Col = 10530 
Wasted_Row = 2761 
Idle = 65717 

BW Util Bottlenecks: 
RCDc_limit = 10467 
RCDWRc_limit = 2211 
WTRc_limit = 4506 
RTWc_limit = 14692 
CCDLc_limit = 7357 
rwq = 0 
CCDLc_limit_alone = 5760 
WTRc_limit_alone = 4075 
RTWc_limit_alone = 13526 

Commands details: 
total_CMD = 95088 
n_nop = 76661 
Read = 10960 
Write = 0 
L2_Alloc = 0 
L2_WB = 5120 
n_act = 2709 
n_pre = 2693 
n_ref = 0 
n_req = 12240 
total_req = 16080 

Dual Bus Interface Util: 
issued_total_row = 5402 
issued_total_col = 16080 
Row_Bus_Util =  0.056811 
CoL_Bus_Util = 0.169107 
Either_Row_CoL_Bus_Util = 0.193789 
Issued_on_Two_Bus_Simul_Util = 0.032128 
issued_two_Eff = 0.165789 
queue_avg = 7.901965 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.90196
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95088 n_nop=76700 n_act=2779 n_pre=2763 n_ref_event=0 n_req=12240 n_rd=10960 n_rd_L2_A=0 n_write=0 n_wr_bk=5120 bw_util=0.1691
n_activity=31359 dram_eff=0.5128
bk0: 704a 83609i bk1: 704a 85425i bk2: 704a 84136i bk3: 704a 85307i bk4: 736a 85030i bk5: 736a 85034i bk6: 752a 84875i bk7: 752a 84933i bk8: 664a 84003i bk9: 664a 84756i bk10: 640a 83994i bk11: 640a 85693i bk12: 640a 84040i bk13: 640a 85632i bk14: 640a 83197i bk15: 640a 86356i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772958
Row_Buffer_Locality_read = 0.815876
Row_Buffer_Locality_write = 0.405469
Bank_Level_Parallism = 6.115192
Bank_Level_Parallism_Col = 4.752535
Bank_Level_Parallism_Ready = 2.274876
write_to_read_ratio_blp_rw_average = 0.329804
GrpLevelPara = 2.571175 

BW Util details:
bwutil = 0.169107 
total_CMD = 95088 
util_bw = 16080 
Wasted_Col = 10593 
Wasted_Row = 2374 
Idle = 66041 

BW Util Bottlenecks: 
RCDc_limit = 10853 
RCDWRc_limit = 2194 
WTRc_limit = 4425 
RTWc_limit = 15822 
CCDLc_limit = 7616 
rwq = 0 
CCDLc_limit_alone = 5840 
WTRc_limit_alone = 3985 
RTWc_limit_alone = 14486 

Commands details: 
total_CMD = 95088 
n_nop = 76700 
Read = 10960 
Write = 0 
L2_Alloc = 0 
L2_WB = 5120 
n_act = 2779 
n_pre = 2763 
n_ref = 0 
n_req = 12240 
total_req = 16080 

Dual Bus Interface Util: 
issued_total_row = 5542 
issued_total_col = 16080 
Row_Bus_Util =  0.058283 
CoL_Bus_Util = 0.169107 
Either_Row_CoL_Bus_Util = 0.193379 
Issued_on_Two_Bus_Simul_Util = 0.034011 
issued_two_Eff = 0.175876 
queue_avg = 8.040594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.04059
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95088 n_nop=76608 n_act=2782 n_pre=2766 n_ref_event=0 n_req=12240 n_rd=10960 n_rd_L2_A=0 n_write=0 n_wr_bk=5120 bw_util=0.1691
n_activity=31205 dram_eff=0.5153
bk0: 704a 83777i bk1: 704a 85320i bk2: 704a 84502i bk3: 704a 85252i bk4: 736a 84410i bk5: 736a 85375i bk6: 752a 84095i bk7: 752a 85386i bk8: 664a 83797i bk9: 664a 85014i bk10: 640a 84340i bk11: 640a 85960i bk12: 640a 84188i bk13: 640a 86281i bk14: 640a 84005i bk15: 640a 86039i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772712
Row_Buffer_Locality_read = 0.818796
Row_Buffer_Locality_write = 0.378125
Bank_Level_Parallism = 6.039310
Bank_Level_Parallism_Col = 4.704378
Bank_Level_Parallism_Ready = 2.332027
write_to_read_ratio_blp_rw_average = 0.326273
GrpLevelPara = 2.573410 

BW Util details:
bwutil = 0.169107 
total_CMD = 95088 
util_bw = 16080 
Wasted_Col = 10436 
Wasted_Row = 2611 
Idle = 65961 

BW Util Bottlenecks: 
RCDc_limit = 10466 
RCDWRc_limit = 2382 
WTRc_limit = 4557 
RTWc_limit = 13803 
CCDLc_limit = 7242 
rwq = 0 
CCDLc_limit_alone = 5600 
WTRc_limit_alone = 3987 
RTWc_limit_alone = 12731 

Commands details: 
total_CMD = 95088 
n_nop = 76608 
Read = 10960 
Write = 0 
L2_Alloc = 0 
L2_WB = 5120 
n_act = 2782 
n_pre = 2766 
n_ref = 0 
n_req = 12240 
total_req = 16080 

Dual Bus Interface Util: 
issued_total_row = 5548 
issued_total_col = 16080 
Row_Bus_Util =  0.058346 
CoL_Bus_Util = 0.169107 
Either_Row_CoL_Bus_Util = 0.194346 
Issued_on_Two_Bus_Simul_Util = 0.033106 
issued_two_Eff = 0.170346 
queue_avg = 7.749401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.7494
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95088 n_nop=76643 n_act=2772 n_pre=2756 n_ref_event=0 n_req=12240 n_rd=10960 n_rd_L2_A=0 n_write=0 n_wr_bk=5120 bw_util=0.1691
n_activity=31393 dram_eff=0.5122
bk0: 704a 83089i bk1: 704a 85480i bk2: 704a 84679i bk3: 704a 85824i bk4: 736a 83826i bk5: 736a 84871i bk6: 752a 83833i bk7: 752a 84883i bk8: 664a 83614i bk9: 664a 85994i bk10: 640a 83601i bk11: 640a 85163i bk12: 640a 83730i bk13: 640a 84722i bk14: 640a 83662i bk15: 640a 86374i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.773529
Row_Buffer_Locality_read = 0.816515
Row_Buffer_Locality_write = 0.405469
Bank_Level_Parallism = 6.184927
Bank_Level_Parallism_Col = 4.850886
Bank_Level_Parallism_Ready = 2.426306
write_to_read_ratio_blp_rw_average = 0.319419
GrpLevelPara = 2.577788 

BW Util details:
bwutil = 0.169107 
total_CMD = 95088 
util_bw = 16080 
Wasted_Col = 10644 
Wasted_Row = 2428 
Idle = 65936 

BW Util Bottlenecks: 
RCDc_limit = 10851 
RCDWRc_limit = 2412 
WTRc_limit = 5087 
RTWc_limit = 15023 
CCDLc_limit = 7507 
rwq = 0 
CCDLc_limit_alone = 5774 
WTRc_limit_alone = 4511 
RTWc_limit_alone = 13866 

Commands details: 
total_CMD = 95088 
n_nop = 76643 
Read = 10960 
Write = 0 
L2_Alloc = 0 
L2_WB = 5120 
n_act = 2772 
n_pre = 2756 
n_ref = 0 
n_req = 12240 
total_req = 16080 

Dual Bus Interface Util: 
issued_total_row = 5528 
issued_total_col = 16080 
Row_Bus_Util =  0.058136 
CoL_Bus_Util = 0.169107 
Either_Row_CoL_Bus_Util = 0.193978 
Issued_on_Two_Bus_Simul_Util = 0.033264 
issued_two_Eff = 0.171483 
queue_avg = 7.769992 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.76999
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95088 n_nop=76676 n_act=2766 n_pre=2750 n_ref_event=0 n_req=12240 n_rd=10960 n_rd_L2_A=0 n_write=0 n_wr_bk=5120 bw_util=0.1691
n_activity=31484 dram_eff=0.5107
bk0: 704a 83722i bk1: 704a 85843i bk2: 704a 84109i bk3: 704a 85977i bk4: 736a 83737i bk5: 736a 85057i bk6: 752a 84478i bk7: 752a 85539i bk8: 664a 84640i bk9: 664a 85884i bk10: 640a 84161i bk11: 640a 85571i bk12: 640a 84566i bk13: 640a 85248i bk14: 640a 84270i bk15: 640a 85469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.774020
Row_Buffer_Locality_read = 0.817427
Row_Buffer_Locality_write = 0.402344
Bank_Level_Parallism = 5.987811
Bank_Level_Parallism_Col = 4.642849
Bank_Level_Parallism_Ready = 2.274378
write_to_read_ratio_blp_rw_average = 0.326487
GrpLevelPara = 2.558590 

BW Util details:
bwutil = 0.169107 
total_CMD = 95088 
util_bw = 16080 
Wasted_Col = 10724 
Wasted_Row = 2485 
Idle = 65799 

BW Util Bottlenecks: 
RCDc_limit = 10752 
RCDWRc_limit = 2447 
WTRc_limit = 4898 
RTWc_limit = 14848 
CCDLc_limit = 7413 
rwq = 0 
CCDLc_limit_alone = 5697 
WTRc_limit_alone = 4423 
RTWc_limit_alone = 13607 

Commands details: 
total_CMD = 95088 
n_nop = 76676 
Read = 10960 
Write = 0 
L2_Alloc = 0 
L2_WB = 5120 
n_act = 2766 
n_pre = 2750 
n_ref = 0 
n_req = 12240 
total_req = 16080 

Dual Bus Interface Util: 
issued_total_row = 5516 
issued_total_col = 16080 
Row_Bus_Util =  0.058009 
CoL_Bus_Util = 0.169107 
Either_Row_CoL_Bus_Util = 0.193631 
Issued_on_Two_Bus_Simul_Util = 0.033485 
issued_two_Eff = 0.172931 
queue_avg = 7.929550 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.92955
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95088 n_nop=76626 n_act=2729 n_pre=2713 n_ref_event=0 n_req=12240 n_rd=10960 n_rd_L2_A=0 n_write=0 n_wr_bk=5120 bw_util=0.1691
n_activity=31360 dram_eff=0.5128
bk0: 704a 83437i bk1: 704a 85929i bk2: 704a 84517i bk3: 704a 86083i bk4: 736a 83353i bk5: 736a 85763i bk6: 752a 85127i bk7: 752a 86125i bk8: 664a 83280i bk9: 664a 85616i bk10: 640a 84162i bk11: 640a 86776i bk12: 640a 83175i bk13: 640a 84885i bk14: 640a 84050i bk15: 640a 85867i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777043
Row_Buffer_Locality_read = 0.817062
Row_Buffer_Locality_write = 0.434375
Bank_Level_Parallism = 6.020480
Bank_Level_Parallism_Col = 4.688218
Bank_Level_Parallism_Ready = 2.298756
write_to_read_ratio_blp_rw_average = 0.334692
GrpLevelPara = 2.573767 

BW Util details:
bwutil = 0.169107 
total_CMD = 95088 
util_bw = 16080 
Wasted_Col = 10553 
Wasted_Row = 2518 
Idle = 65937 

BW Util Bottlenecks: 
RCDc_limit = 10642 
RCDWRc_limit = 2373 
WTRc_limit = 4379 
RTWc_limit = 15389 
CCDLc_limit = 7594 
rwq = 0 
CCDLc_limit_alone = 5838 
WTRc_limit_alone = 3856 
RTWc_limit_alone = 14156 

Commands details: 
total_CMD = 95088 
n_nop = 76626 
Read = 10960 
Write = 0 
L2_Alloc = 0 
L2_WB = 5120 
n_act = 2729 
n_pre = 2713 
n_ref = 0 
n_req = 12240 
total_req = 16080 

Dual Bus Interface Util: 
issued_total_row = 5442 
issued_total_col = 16080 
Row_Bus_Util =  0.057231 
CoL_Bus_Util = 0.169107 
Either_Row_CoL_Bus_Util = 0.194157 
Issued_on_Two_Bus_Simul_Util = 0.032181 
issued_two_Eff = 0.165746 
queue_avg = 7.845806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.84581
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95088 n_nop=76684 n_act=2770 n_pre=2754 n_ref_event=0 n_req=12240 n_rd=10960 n_rd_L2_A=0 n_write=0 n_wr_bk=5120 bw_util=0.1691
n_activity=31674 dram_eff=0.5077
bk0: 704a 84569i bk1: 704a 85736i bk2: 704a 84261i bk3: 704a 85261i bk4: 736a 83613i bk5: 736a 85307i bk6: 752a 85310i bk7: 752a 85763i bk8: 664a 84008i bk9: 664a 84650i bk10: 640a 84117i bk11: 640a 85825i bk12: 640a 83766i bk13: 640a 85057i bk14: 640a 83801i bk15: 640a 86232i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.773693
Row_Buffer_Locality_read = 0.818066
Row_Buffer_Locality_write = 0.393750
Bank_Level_Parallism = 6.030018
Bank_Level_Parallism_Col = 4.689044
Bank_Level_Parallism_Ready = 2.333333
write_to_read_ratio_blp_rw_average = 0.327411
GrpLevelPara = 2.558797 

BW Util details:
bwutil = 0.169107 
total_CMD = 95088 
util_bw = 16080 
Wasted_Col = 10581 
Wasted_Row = 2588 
Idle = 65839 

BW Util Bottlenecks: 
RCDc_limit = 10594 
RCDWRc_limit = 2415 
WTRc_limit = 4630 
RTWc_limit = 14458 
CCDLc_limit = 7266 
rwq = 0 
CCDLc_limit_alone = 5680 
WTRc_limit_alone = 4133 
RTWc_limit_alone = 13369 

Commands details: 
total_CMD = 95088 
n_nop = 76684 
Read = 10960 
Write = 0 
L2_Alloc = 0 
L2_WB = 5120 
n_act = 2770 
n_pre = 2754 
n_ref = 0 
n_req = 12240 
total_req = 16080 

Dual Bus Interface Util: 
issued_total_row = 5524 
issued_total_col = 16080 
Row_Bus_Util =  0.058094 
CoL_Bus_Util = 0.169107 
Either_Row_CoL_Bus_Util = 0.193547 
Issued_on_Two_Bus_Simul_Util = 0.033653 
issued_two_Eff = 0.173875 
queue_avg = 7.789290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.78929
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95088 n_nop=76632 n_act=2798 n_pre=2782 n_ref_event=0 n_req=12240 n_rd=10960 n_rd_L2_A=0 n_write=0 n_wr_bk=5120 bw_util=0.1691
n_activity=31423 dram_eff=0.5117
bk0: 704a 83920i bk1: 704a 85338i bk2: 704a 83916i bk3: 704a 85369i bk4: 736a 84132i bk5: 736a 84718i bk6: 752a 84015i bk7: 752a 84853i bk8: 664a 83523i bk9: 664a 84740i bk10: 640a 84206i bk11: 640a 85794i bk12: 640a 84053i bk13: 640a 85410i bk14: 640a 83638i bk15: 640a 85845i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.771405
Row_Buffer_Locality_read = 0.815055
Row_Buffer_Locality_write = 0.397656
Bank_Level_Parallism = 6.163303
Bank_Level_Parallism_Col = 4.815399
Bank_Level_Parallism_Ready = 2.327612
write_to_read_ratio_blp_rw_average = 0.320244
GrpLevelPara = 2.587028 

BW Util details:
bwutil = 0.169107 
total_CMD = 95088 
util_bw = 16080 
Wasted_Col = 10641 
Wasted_Row = 2513 
Idle = 65854 

BW Util Bottlenecks: 
RCDc_limit = 10946 
RCDWRc_limit = 2291 
WTRc_limit = 5043 
RTWc_limit = 15325 
CCDLc_limit = 7390 
rwq = 0 
CCDLc_limit_alone = 5624 
WTRc_limit_alone = 4508 
RTWc_limit_alone = 14094 

Commands details: 
total_CMD = 95088 
n_nop = 76632 
Read = 10960 
Write = 0 
L2_Alloc = 0 
L2_WB = 5120 
n_act = 2798 
n_pre = 2782 
n_ref = 0 
n_req = 12240 
total_req = 16080 

Dual Bus Interface Util: 
issued_total_row = 5580 
issued_total_col = 16080 
Row_Bus_Util =  0.058682 
CoL_Bus_Util = 0.169107 
Either_Row_CoL_Bus_Util = 0.194094 
Issued_on_Two_Bus_Simul_Util = 0.033695 
issued_two_Eff = 0.173602 
queue_avg = 7.780414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.78041
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95088 n_nop=76660 n_act=2716 n_pre=2700 n_ref_event=0 n_req=12240 n_rd=10960 n_rd_L2_A=0 n_write=0 n_wr_bk=5120 bw_util=0.1691
n_activity=31063 dram_eff=0.5177
bk0: 704a 82962i bk1: 704a 84733i bk2: 704a 83827i bk3: 704a 86054i bk4: 736a 84231i bk5: 736a 86087i bk6: 752a 83822i bk7: 752a 85709i bk8: 664a 83793i bk9: 664a 85603i bk10: 640a 84121i bk11: 640a 85782i bk12: 640a 84025i bk13: 640a 85586i bk14: 640a 83698i bk15: 640a 85439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.778105
Row_Buffer_Locality_read = 0.820620
Row_Buffer_Locality_write = 0.414062
Bank_Level_Parallism = 6.157589
Bank_Level_Parallism_Col = 4.833015
Bank_Level_Parallism_Ready = 2.368346
write_to_read_ratio_blp_rw_average = 0.320850
GrpLevelPara = 2.586580 

BW Util details:
bwutil = 0.169107 
total_CMD = 95088 
util_bw = 16080 
Wasted_Col = 10399 
Wasted_Row = 2457 
Idle = 66152 

BW Util Bottlenecks: 
RCDc_limit = 10486 
RCDWRc_limit = 2262 
WTRc_limit = 4423 
RTWc_limit = 15459 
CCDLc_limit = 7191 
rwq = 0 
CCDLc_limit_alone = 5479 
WTRc_limit_alone = 3886 
RTWc_limit_alone = 14284 

Commands details: 
total_CMD = 95088 
n_nop = 76660 
Read = 10960 
Write = 0 
L2_Alloc = 0 
L2_WB = 5120 
n_act = 2716 
n_pre = 2700 
n_ref = 0 
n_req = 12240 
total_req = 16080 

Dual Bus Interface Util: 
issued_total_row = 5416 
issued_total_col = 16080 
Row_Bus_Util =  0.056958 
CoL_Bus_Util = 0.169107 
Either_Row_CoL_Bus_Util = 0.193799 
Issued_on_Two_Bus_Simul_Util = 0.032265 
issued_two_Eff = 0.166486 
queue_avg = 7.762693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.76269
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95088 n_nop=76648 n_act=2764 n_pre=2748 n_ref_event=0 n_req=12240 n_rd=10960 n_rd_L2_A=0 n_write=0 n_wr_bk=5120 bw_util=0.1691
n_activity=30974 dram_eff=0.5191
bk0: 704a 83166i bk1: 704a 85380i bk2: 704a 82643i bk3: 704a 85956i bk4: 736a 84507i bk5: 736a 85713i bk6: 752a 84480i bk7: 752a 85299i bk8: 664a 83837i bk9: 664a 85065i bk10: 640a 83762i bk11: 640a 85969i bk12: 640a 84788i bk13: 640a 85935i bk14: 640a 84561i bk15: 640a 86106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.774183
Row_Buffer_Locality_read = 0.816606
Row_Buffer_Locality_write = 0.410937
Bank_Level_Parallism = 6.118041
Bank_Level_Parallism_Col = 4.751701
Bank_Level_Parallism_Ready = 2.283955
write_to_read_ratio_blp_rw_average = 0.324772
GrpLevelPara = 2.585645 

BW Util details:
bwutil = 0.169107 
total_CMD = 95088 
util_bw = 16080 
Wasted_Col = 10339 
Wasted_Row = 2427 
Idle = 66242 

BW Util Bottlenecks: 
RCDc_limit = 10559 
RCDWRc_limit = 2360 
WTRc_limit = 4797 
RTWc_limit = 14209 
CCDLc_limit = 7104 
rwq = 0 
CCDLc_limit_alone = 5481 
WTRc_limit_alone = 4264 
RTWc_limit_alone = 13119 

Commands details: 
total_CMD = 95088 
n_nop = 76648 
Read = 10960 
Write = 0 
L2_Alloc = 0 
L2_WB = 5120 
n_act = 2764 
n_pre = 2748 
n_ref = 0 
n_req = 12240 
total_req = 16080 

Dual Bus Interface Util: 
issued_total_row = 5512 
issued_total_col = 16080 
Row_Bus_Util =  0.057967 
CoL_Bus_Util = 0.169107 
Either_Row_CoL_Bus_Util = 0.193926 
Issued_on_Two_Bus_Simul_Util = 0.033148 
issued_two_Eff = 0.170933 
queue_avg = 7.830284 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.83028
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95088 n_nop=76565 n_act=2790 n_pre=2774 n_ref_event=0 n_req=12240 n_rd=10960 n_rd_L2_A=0 n_write=0 n_wr_bk=5120 bw_util=0.1691
n_activity=31912 dram_eff=0.5039
bk0: 704a 83895i bk1: 704a 84899i bk2: 704a 84325i bk3: 704a 84575i bk4: 736a 83915i bk5: 736a 84815i bk6: 752a 85004i bk7: 752a 85895i bk8: 664a 84343i bk9: 664a 84931i bk10: 640a 84393i bk11: 640a 85119i bk12: 640a 83549i bk13: 640a 86334i bk14: 640a 84011i bk15: 640a 85410i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772059
Row_Buffer_Locality_read = 0.816697
Row_Buffer_Locality_write = 0.389844
Bank_Level_Parallism = 6.024098
Bank_Level_Parallism_Col = 4.674058
Bank_Level_Parallism_Ready = 2.315361
write_to_read_ratio_blp_rw_average = 0.332926
GrpLevelPara = 2.558565 

BW Util details:
bwutil = 0.169107 
total_CMD = 95088 
util_bw = 16080 
Wasted_Col = 11064 
Wasted_Row = 2443 
Idle = 65501 

BW Util Bottlenecks: 
RCDc_limit = 11056 
RCDWRc_limit = 2453 
WTRc_limit = 4896 
RTWc_limit = 16013 
CCDLc_limit = 7598 
rwq = 0 
CCDLc_limit_alone = 5988 
WTRc_limit_alone = 4467 
RTWc_limit_alone = 14832 

Commands details: 
total_CMD = 95088 
n_nop = 76565 
Read = 10960 
Write = 0 
L2_Alloc = 0 
L2_WB = 5120 
n_act = 2790 
n_pre = 2774 
n_ref = 0 
n_req = 12240 
total_req = 16080 

Dual Bus Interface Util: 
issued_total_row = 5564 
issued_total_col = 16080 
Row_Bus_Util =  0.058514 
CoL_Bus_Util = 0.169107 
Either_Row_CoL_Bus_Util = 0.194798 
Issued_on_Two_Bus_Simul_Util = 0.032822 
issued_two_Eff = 0.168493 
queue_avg = 7.874464 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.87446
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95088 n_nop=76632 n_act=2754 n_pre=2738 n_ref_event=0 n_req=12240 n_rd=10960 n_rd_L2_A=0 n_write=0 n_wr_bk=5120 bw_util=0.1691
n_activity=31678 dram_eff=0.5076
bk0: 704a 84291i bk1: 704a 85312i bk2: 704a 83410i bk3: 704a 85822i bk4: 736a 84940i bk5: 736a 85465i bk6: 752a 84868i bk7: 752a 85347i bk8: 664a 83981i bk9: 664a 85384i bk10: 640a 84981i bk11: 640a 86505i bk12: 640a 84247i bk13: 640a 86814i bk14: 640a 84146i bk15: 640a 84968i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.775000
Row_Buffer_Locality_read = 0.817609
Row_Buffer_Locality_write = 0.410156
Bank_Level_Parallism = 5.885030
Bank_Level_Parallism_Col = 4.592016
Bank_Level_Parallism_Ready = 2.229913
write_to_read_ratio_blp_rw_average = 0.319558
GrpLevelPara = 2.541416 

BW Util details:
bwutil = 0.169107 
total_CMD = 95088 
util_bw = 16080 
Wasted_Col = 10591 
Wasted_Row = 2754 
Idle = 65663 

BW Util Bottlenecks: 
RCDc_limit = 10779 
RCDWRc_limit = 2247 
WTRc_limit = 4322 
RTWc_limit = 13362 
CCDLc_limit = 7053 
rwq = 0 
CCDLc_limit_alone = 5576 
WTRc_limit_alone = 3846 
RTWc_limit_alone = 12361 

Commands details: 
total_CMD = 95088 
n_nop = 76632 
Read = 10960 
Write = 0 
L2_Alloc = 0 
L2_WB = 5120 
n_act = 2754 
n_pre = 2738 
n_ref = 0 
n_req = 12240 
total_req = 16080 

Dual Bus Interface Util: 
issued_total_row = 5492 
issued_total_col = 16080 
Row_Bus_Util =  0.057757 
CoL_Bus_Util = 0.169107 
Either_Row_CoL_Bus_Util = 0.194094 
Issued_on_Two_Bus_Simul_Util = 0.032770 
issued_two_Eff = 0.168834 
queue_avg = 7.700825 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.70082
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95088 n_nop=76721 n_act=2772 n_pre=2756 n_ref_event=0 n_req=12240 n_rd=10960 n_rd_L2_A=0 n_write=0 n_wr_bk=5120 bw_util=0.1691
n_activity=31499 dram_eff=0.5105
bk0: 704a 83072i bk1: 704a 85877i bk2: 704a 83926i bk3: 704a 85742i bk4: 736a 84380i bk5: 736a 84517i bk6: 752a 84223i bk7: 752a 85356i bk8: 664a 83380i bk9: 664a 84760i bk10: 640a 84071i bk11: 640a 85898i bk12: 640a 84150i bk13: 640a 86428i bk14: 640a 84172i bk15: 640a 84931i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.773529
Row_Buffer_Locality_read = 0.817336
Row_Buffer_Locality_write = 0.398438
Bank_Level_Parallism = 6.116852
Bank_Level_Parallism_Col = 4.828663
Bank_Level_Parallism_Ready = 2.353296
write_to_read_ratio_blp_rw_average = 0.326432
GrpLevelPara = 2.586567 

BW Util details:
bwutil = 0.169107 
total_CMD = 95088 
util_bw = 16080 
Wasted_Col = 10354 
Wasted_Row = 2791 
Idle = 65863 

BW Util Bottlenecks: 
RCDc_limit = 10278 
RCDWRc_limit = 2357 
WTRc_limit = 4866 
RTWc_limit = 15295 
CCDLc_limit = 7139 
rwq = 0 
CCDLc_limit_alone = 5404 
WTRc_limit_alone = 4426 
RTWc_limit_alone = 14000 

Commands details: 
total_CMD = 95088 
n_nop = 76721 
Read = 10960 
Write = 0 
L2_Alloc = 0 
L2_WB = 5120 
n_act = 2772 
n_pre = 2756 
n_ref = 0 
n_req = 12240 
total_req = 16080 

Dual Bus Interface Util: 
issued_total_row = 5528 
issued_total_col = 16080 
Row_Bus_Util =  0.058136 
CoL_Bus_Util = 0.169107 
Either_Row_CoL_Bus_Util = 0.193158 
Issued_on_Two_Bus_Simul_Util = 0.034084 
issued_two_Eff = 0.176458 
queue_avg = 7.793307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.79331
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95088 n_nop=76649 n_act=2750 n_pre=2734 n_ref_event=0 n_req=12240 n_rd=10960 n_rd_L2_A=0 n_write=0 n_wr_bk=5120 bw_util=0.1691
n_activity=31391 dram_eff=0.5122
bk0: 704a 83571i bk1: 704a 85728i bk2: 704a 83268i bk3: 704a 86100i bk4: 736a 84206i bk5: 736a 84859i bk6: 752a 84451i bk7: 752a 85528i bk8: 664a 84567i bk9: 664a 86101i bk10: 640a 83866i bk11: 640a 85724i bk12: 640a 84704i bk13: 640a 85985i bk14: 640a 83909i bk15: 640a 86436i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.775327
Row_Buffer_Locality_read = 0.820073
Row_Buffer_Locality_write = 0.392188
Bank_Level_Parallism = 5.991252
Bank_Level_Parallism_Col = 4.664178
Bank_Level_Parallism_Ready = 2.299254
write_to_read_ratio_blp_rw_average = 0.332042
GrpLevelPara = 2.551226 

BW Util details:
bwutil = 0.169107 
total_CMD = 95088 
util_bw = 16080 
Wasted_Col = 10556 
Wasted_Row = 2514 
Idle = 65938 

BW Util Bottlenecks: 
RCDc_limit = 10450 
RCDWRc_limit = 2413 
WTRc_limit = 4238 
RTWc_limit = 14681 
CCDLc_limit = 7095 
rwq = 0 
CCDLc_limit_alone = 5557 
WTRc_limit_alone = 3836 
RTWc_limit_alone = 13545 

Commands details: 
total_CMD = 95088 
n_nop = 76649 
Read = 10960 
Write = 0 
L2_Alloc = 0 
L2_WB = 5120 
n_act = 2750 
n_pre = 2734 
n_ref = 0 
n_req = 12240 
total_req = 16080 

Dual Bus Interface Util: 
issued_total_row = 5484 
issued_total_col = 16080 
Row_Bus_Util =  0.057673 
CoL_Bus_Util = 0.169107 
Either_Row_CoL_Bus_Util = 0.193915 
Issued_on_Two_Bus_Simul_Util = 0.032864 
issued_two_Eff = 0.169478 
queue_avg = 7.584353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.58435
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95088 n_nop=76758 n_act=2784 n_pre=2768 n_ref_event=0 n_req=12240 n_rd=10960 n_rd_L2_A=0 n_write=0 n_wr_bk=5120 bw_util=0.1691
n_activity=30746 dram_eff=0.523
bk0: 704a 84036i bk1: 704a 86159i bk2: 704a 84310i bk3: 704a 85667i bk4: 736a 84406i bk5: 736a 84926i bk6: 752a 84631i bk7: 752a 85530i bk8: 664a 83435i bk9: 664a 84774i bk10: 640a 83488i bk11: 640a 85415i bk12: 640a 84107i bk13: 640a 85230i bk14: 640a 84501i bk15: 640a 86055i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772549
Row_Buffer_Locality_read = 0.818978
Row_Buffer_Locality_write = 0.375000
Bank_Level_Parallism = 6.199531
Bank_Level_Parallism_Col = 4.774791
Bank_Level_Parallism_Ready = 2.308271
write_to_read_ratio_blp_rw_average = 0.319503
GrpLevelPara = 2.596617 

BW Util details:
bwutil = 0.169107 
total_CMD = 95088 
util_bw = 16080 
Wasted_Col = 10055 
Wasted_Row = 2412 
Idle = 66541 

BW Util Bottlenecks: 
RCDc_limit = 10194 
RCDWRc_limit = 2378 
WTRc_limit = 4888 
RTWc_limit = 13997 
CCDLc_limit = 7159 
rwq = 0 
CCDLc_limit_alone = 5554 
WTRc_limit_alone = 4347 
RTWc_limit_alone = 12933 

Commands details: 
total_CMD = 95088 
n_nop = 76758 
Read = 10960 
Write = 0 
L2_Alloc = 0 
L2_WB = 5120 
n_act = 2784 
n_pre = 2768 
n_ref = 0 
n_req = 12240 
total_req = 16080 

Dual Bus Interface Util: 
issued_total_row = 5552 
issued_total_col = 16080 
Row_Bus_Util =  0.058388 
CoL_Bus_Util = 0.169107 
Either_Row_CoL_Bus_Util = 0.192769 
Issued_on_Two_Bus_Simul_Util = 0.034726 
issued_two_Eff = 0.180142 
queue_avg = 7.685460 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.68546
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95088 n_nop=76619 n_act=2791 n_pre=2775 n_ref_event=0 n_req=12240 n_rd=10960 n_rd_L2_A=0 n_write=0 n_wr_bk=5120 bw_util=0.1691
n_activity=31449 dram_eff=0.5113
bk0: 704a 83948i bk1: 704a 85667i bk2: 704a 85365i bk3: 704a 85860i bk4: 736a 83411i bk5: 736a 85084i bk6: 752a 84303i bk7: 752a 85270i bk8: 664a 83270i bk9: 664a 85071i bk10: 640a 83997i bk11: 640a 85850i bk12: 640a 83891i bk13: 640a 86076i bk14: 640a 83724i bk15: 640a 85335i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.771977
Row_Buffer_Locality_read = 0.818157
Row_Buffer_Locality_write = 0.376563
Bank_Level_Parallism = 6.063668
Bank_Level_Parallism_Col = 4.699452
Bank_Level_Parallism_Ready = 2.292973
write_to_read_ratio_blp_rw_average = 0.329093
GrpLevelPara = 2.570554 

BW Util details:
bwutil = 0.169107 
total_CMD = 95088 
util_bw = 16080 
Wasted_Col = 10645 
Wasted_Row = 2552 
Idle = 65811 

BW Util Bottlenecks: 
RCDc_limit = 10652 
RCDWRc_limit = 2471 
WTRc_limit = 4264 
RTWc_limit = 15757 
CCDLc_limit = 7257 
rwq = 0 
CCDLc_limit_alone = 5704 
WTRc_limit_alone = 3883 
RTWc_limit_alone = 14585 

Commands details: 
total_CMD = 95088 
n_nop = 76619 
Read = 10960 
Write = 0 
L2_Alloc = 0 
L2_WB = 5120 
n_act = 2791 
n_pre = 2775 
n_ref = 0 
n_req = 12240 
total_req = 16080 

Dual Bus Interface Util: 
issued_total_row = 5566 
issued_total_col = 16080 
Row_Bus_Util =  0.058535 
CoL_Bus_Util = 0.169107 
Either_Row_CoL_Bus_Util = 0.194231 
Issued_on_Two_Bus_Simul_Util = 0.033411 
issued_two_Eff = 0.172018 
queue_avg = 8.084101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.0841
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95088 n_nop=76681 n_act=2739 n_pre=2723 n_ref_event=0 n_req=12240 n_rd=10960 n_rd_L2_A=0 n_write=0 n_wr_bk=5120 bw_util=0.1691
n_activity=31304 dram_eff=0.5137
bk0: 704a 83715i bk1: 704a 84921i bk2: 704a 83773i bk3: 704a 85325i bk4: 736a 83793i bk5: 736a 85215i bk6: 752a 84220i bk7: 752a 85400i bk8: 664a 84211i bk9: 664a 85383i bk10: 640a 84233i bk11: 640a 86266i bk12: 640a 83658i bk13: 640a 86451i bk14: 640a 83654i bk15: 640a 85806i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.776226
Row_Buffer_Locality_read = 0.821350
Row_Buffer_Locality_write = 0.389844
Bank_Level_Parallism = 6.095539
Bank_Level_Parallism_Col = 4.766695
Bank_Level_Parallism_Ready = 2.390920
write_to_read_ratio_blp_rw_average = 0.331467
GrpLevelPara = 2.546824 

BW Util details:
bwutil = 0.169107 
total_CMD = 95088 
util_bw = 16080 
Wasted_Col = 10599 
Wasted_Row = 2461 
Idle = 65948 

BW Util Bottlenecks: 
RCDc_limit = 10467 
RCDWRc_limit = 2467 
WTRc_limit = 4158 
RTWc_limit = 15699 
CCDLc_limit = 7363 
rwq = 0 
CCDLc_limit_alone = 5844 
WTRc_limit_alone = 3771 
RTWc_limit_alone = 14567 

Commands details: 
total_CMD = 95088 
n_nop = 76681 
Read = 10960 
Write = 0 
L2_Alloc = 0 
L2_WB = 5120 
n_act = 2739 
n_pre = 2723 
n_ref = 0 
n_req = 12240 
total_req = 16080 

Dual Bus Interface Util: 
issued_total_row = 5462 
issued_total_col = 16080 
Row_Bus_Util =  0.057442 
CoL_Bus_Util = 0.169107 
Either_Row_CoL_Bus_Util = 0.193579 
Issued_on_Two_Bus_Simul_Util = 0.032969 
issued_two_Eff = 0.170316 
queue_avg = 7.844113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.84411

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1639, Reservation_fails = 2601
L2_cache_bank[1]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1730, Reservation_fails = 1738
L2_cache_bank[2]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1827, Reservation_fails = 3751
L2_cache_bank[3]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1895, Reservation_fails = 2676
L2_cache_bank[4]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1958, Reservation_fails = 3946
L2_cache_bank[5]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1741, Reservation_fails = 2986
L2_cache_bank[6]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1891, Reservation_fails = 3500
L2_cache_bank[7]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1623, Reservation_fails = 3544
L2_cache_bank[8]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1897, Reservation_fails = 2744
L2_cache_bank[9]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1862, Reservation_fails = 1631
L2_cache_bank[10]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1703, Reservation_fails = 4174
L2_cache_bank[11]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1809, Reservation_fails = 1463
L2_cache_bank[12]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1849, Reservation_fails = 2509
L2_cache_bank[13]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1849, Reservation_fails = 3548
L2_cache_bank[14]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1848, Reservation_fails = 2133
L2_cache_bank[15]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1701, Reservation_fails = 3734
L2_cache_bank[16]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1846, Reservation_fails = 3612
L2_cache_bank[17]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1729, Reservation_fails = 3774
L2_cache_bank[18]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1947, Reservation_fails = 3330
L2_cache_bank[19]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1904, Reservation_fails = 4804
L2_cache_bank[20]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1785, Reservation_fails = 3939
L2_cache_bank[21]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1847, Reservation_fails = 4342
L2_cache_bank[22]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1689, Reservation_fails = 5024
L2_cache_bank[23]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1755, Reservation_fails = 3848
L2_cache_bank[24]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1787, Reservation_fails = 2262
L2_cache_bank[25]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1737, Reservation_fails = 3022
L2_cache_bank[26]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1785, Reservation_fails = 3112
L2_cache_bank[27]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1838, Reservation_fails = 3897
L2_cache_bank[28]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1893, Reservation_fails = 4069
L2_cache_bank[29]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1737, Reservation_fails = 3126
L2_cache_bank[30]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1702, Reservation_fails = 4124
L2_cache_bank[31]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1888, Reservation_fails = 1742
L2_cache_bank[32]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1818, Reservation_fails = 2327
L2_cache_bank[33]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1895, Reservation_fails = 2713
L2_cache_bank[34]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1762, Reservation_fails = 3682
L2_cache_bank[35]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1673, Reservation_fails = 2555
L2_cache_bank[36]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1596, Reservation_fails = 2742
L2_cache_bank[37]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1678, Reservation_fails = 3758
L2_cache_bank[38]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1889, Reservation_fails = 3344
L2_cache_bank[39]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1813, Reservation_fails = 2636
L2_cache_bank[40]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1747, Reservation_fails = 2735
L2_cache_bank[41]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1767, Reservation_fails = 2454
L2_cache_bank[42]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1744, Reservation_fails = 3081
L2_cache_bank[43]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1726, Reservation_fails = 2214
L2_cache_bank[44]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1781, Reservation_fails = 2724
L2_cache_bank[45]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1680, Reservation_fails = 2399
L2_cache_bank[46]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1766, Reservation_fails = 3596
L2_cache_bank[47]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1791, Reservation_fails = 2620
L2_cache_bank[48]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1841, Reservation_fails = 2418
L2_cache_bank[49]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1858, Reservation_fails = 2472
L2_cache_bank[50]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1769, Reservation_fails = 3037
L2_cache_bank[51]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1647, Reservation_fails = 2848
L2_cache_bank[52]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1747, Reservation_fails = 2244
L2_cache_bank[53]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1747, Reservation_fails = 2343
L2_cache_bank[54]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1655, Reservation_fails = 3906
L2_cache_bank[55]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1768, Reservation_fails = 3015
L2_cache_bank[56]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1754, Reservation_fails = 2408
L2_cache_bank[57]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1726, Reservation_fails = 2083
L2_cache_bank[58]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1710, Reservation_fails = 2822
L2_cache_bank[59]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1739, Reservation_fails = 2770
L2_cache_bank[60]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1739, Reservation_fails = 3496
L2_cache_bank[61]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1788, Reservation_fails = 2925
L2_cache_bank[62]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1762, Reservation_fails = 2715
L2_cache_bank[63]: Access = 22784, Miss = 9064, Miss_rate = 0.398, Pending_hits = 1808, Reservation_fails = 2547
L2_total_cache_accesses = 1458176
L2_total_cache_misses = 580096
L2_total_cache_miss_rate = 0.3978
L2_total_cache_pending_hits = 113875
L2_total_cache_reservation_fails = 194334
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 764205
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 113875
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 87680
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 194334
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 263040
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 57344
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 172032
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1228800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 229376
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 194334
L2_cache_data_port_util = 0.097
L2_cache_fill_port_util = 0.043
average_pipeline_duty_cycle=5976.028320
Power Metrics: 
core 0:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=60016
	Total FP Deocded Instructions=10496
	Total INT Deocded Instructions=46368
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33603584
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2565120
	Total MEM Acesses=236544
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=7392
	Total REG Reads=6111232
	Total REG Writes=4433632
	Total NON REG=615936
core 1:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=59936
	Total FP Deocded Instructions=10400
	Total INT Deocded Instructions=46392
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33546240
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2550016
	Total MEM Acesses=228864
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=7152
	Total REG Reads=6088192
	Total REG Writes=4100544
	Total NON REG=608512
core 2:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2222496
	Total NON REG=307968
core 3:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=60016
	Total FP Deocded Instructions=10496
	Total INT Deocded Instructions=46368
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33603584
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2565120
	Total MEM Acesses=236544
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=7392
	Total REG Reads=6111232
	Total REG Writes=4432576
	Total NON REG=615936
core 4:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=59936
	Total FP Deocded Instructions=10400
	Total INT Deocded Instructions=46392
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33546240
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2550016
	Total MEM Acesses=228864
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=7152
	Total REG Reads=6088192
	Total REG Writes=4114176
	Total NON REG=608512
core 5:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=59936
	Total FP Deocded Instructions=10400
	Total INT Deocded Instructions=46392
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33546240
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2550016
	Total MEM Acesses=228864
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=7152
	Total REG Reads=6088192
	Total REG Writes=4117152
	Total NON REG=608512
core 6:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=60016
	Total FP Deocded Instructions=10496
	Total INT Deocded Instructions=46368
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33603584
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2565120
	Total MEM Acesses=236544
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=7392
	Total REG Reads=6111232
	Total REG Writes=4436352
	Total NON REG=615936
core 7:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2218464
	Total NON REG=307968
core 8:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2221952
	Total NON REG=307968
core 9:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=59936
	Total FP Deocded Instructions=10400
	Total INT Deocded Instructions=46392
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33546240
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2550016
	Total MEM Acesses=228864
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=7152
	Total REG Reads=6088192
	Total REG Writes=4110208
	Total NON REG=608512
core 10:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2221152
	Total NON REG=307968
core 11:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2219552
	Total NON REG=307968
core 12:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=59936
	Total FP Deocded Instructions=10400
	Total INT Deocded Instructions=46392
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33546240
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2550016
	Total MEM Acesses=228864
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=7152
	Total REG Reads=6088192
	Total REG Writes=4113408
	Total NON REG=608512
core 13:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=60016
	Total FP Deocded Instructions=10496
	Total INT Deocded Instructions=46368
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33603584
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2565120
	Total MEM Acesses=236544
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=7392
	Total REG Reads=6111232
	Total REG Writes=4432640
	Total NON REG=615936
core 14:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2218752
	Total NON REG=307968
core 15:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=59936
	Total FP Deocded Instructions=10400
	Total INT Deocded Instructions=46392
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33546240
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2550016
	Total MEM Acesses=228864
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=7152
	Total REG Reads=6088192
	Total REG Writes=4117984
	Total NON REG=608512
core 16:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2221376
	Total NON REG=307968
core 17:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2224416
	Total NON REG=307968
core 18:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2223136
	Total NON REG=307968
core 19:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=59936
	Total FP Deocded Instructions=10400
	Total INT Deocded Instructions=46392
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33546240
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2550016
	Total MEM Acesses=228864
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=7152
	Total REG Reads=6088192
	Total REG Writes=4117152
	Total NON REG=608512
core 20:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=60016
	Total FP Deocded Instructions=10496
	Total INT Deocded Instructions=46368
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33603584
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2565120
	Total MEM Acesses=236544
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=7392
	Total REG Reads=6111232
	Total REG Writes=4437760
	Total NON REG=615936
core 21:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=59936
	Total FP Deocded Instructions=10400
	Total INT Deocded Instructions=46392
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33546240
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2550016
	Total MEM Acesses=228864
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=7152
	Total REG Reads=6088192
	Total REG Writes=4107744
	Total NON REG=608512
core 22:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=60016
	Total FP Deocded Instructions=10496
	Total INT Deocded Instructions=46368
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33603584
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2565120
	Total MEM Acesses=236544
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=7392
	Total REG Reads=6111232
	Total REG Writes=4440000
	Total NON REG=615936
core 23:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=59936
	Total FP Deocded Instructions=10400
	Total INT Deocded Instructions=46392
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33546240
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2550016
	Total MEM Acesses=228864
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=7152
	Total REG Reads=6088192
	Total REG Writes=4103264
	Total NON REG=608512
core 24:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=59936
	Total FP Deocded Instructions=10400
	Total INT Deocded Instructions=46392
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33546240
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2550016
	Total MEM Acesses=228864
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=7152
	Total REG Reads=6088192
	Total REG Writes=4106688
	Total NON REG=608512
core 25:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=59936
	Total FP Deocded Instructions=10400
	Total INT Deocded Instructions=46392
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33546240
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2550016
	Total MEM Acesses=228864
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=7152
	Total REG Reads=6088192
	Total REG Writes=4115648
	Total NON REG=608512
core 26:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2222560
	Total NON REG=307968
core 27:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=59936
	Total FP Deocded Instructions=10400
	Total INT Deocded Instructions=46392
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33546240
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2550016
	Total MEM Acesses=228864
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=7152
	Total REG Reads=6088192
	Total REG Writes=4114912
	Total NON REG=608512
core 28:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2220256
	Total NON REG=307968
core 29:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=59936
	Total FP Deocded Instructions=10400
	Total INT Deocded Instructions=46392
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33546240
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2550016
	Total MEM Acesses=228864
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=7152
	Total REG Reads=6088192
	Total REG Writes=4114880
	Total NON REG=608512
core 30:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=60016
	Total FP Deocded Instructions=10496
	Total INT Deocded Instructions=46368
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33603584
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2565120
	Total MEM Acesses=236544
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=7392
	Total REG Reads=6111232
	Total REG Writes=4438816
	Total NON REG=615936
core 31:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=60016
	Total FP Deocded Instructions=10496
	Total INT Deocded Instructions=46368
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33603584
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2565120
	Total MEM Acesses=236544
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=7392
	Total REG Reads=6111232
	Total REG Writes=4433088
	Total NON REG=615936
core 32:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=59936
	Total FP Deocded Instructions=10400
	Total INT Deocded Instructions=46392
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33546240
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2550016
	Total MEM Acesses=228864
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=7152
	Total REG Reads=6088192
	Total REG Writes=4114688
	Total NON REG=608512
core 33:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=59936
	Total FP Deocded Instructions=10400
	Total INT Deocded Instructions=46392
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33546240
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2550016
	Total MEM Acesses=228864
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=7152
	Total REG Reads=6088192
	Total REG Writes=4109216
	Total NON REG=608512
core 34:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2224704
	Total NON REG=307968
core 35:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=59936
	Total FP Deocded Instructions=10400
	Total INT Deocded Instructions=46392
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33546240
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2550016
	Total MEM Acesses=228864
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=7152
	Total REG Reads=6088192
	Total REG Writes=4115584
	Total NON REG=608512
core 36:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2221696
	Total NON REG=307968
core 37:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2225984
	Total NON REG=307968
core 38:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=59936
	Total FP Deocded Instructions=10400
	Total INT Deocded Instructions=46392
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33546240
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2550016
	Total MEM Acesses=228864
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=7152
	Total REG Reads=6088192
	Total REG Writes=4114880
	Total NON REG=608512
core 39:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2222688
	Total NON REG=307968
core 40:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2221696
	Total NON REG=307968
core 41:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=59936
	Total FP Deocded Instructions=10400
	Total INT Deocded Instructions=46392
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33546240
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2550016
	Total MEM Acesses=228864
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=7152
	Total REG Reads=6088192
	Total REG Writes=4109952
	Total NON REG=608512
core 42:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2224928
	Total NON REG=307968
core 43:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=59936
	Total FP Deocded Instructions=10400
	Total INT Deocded Instructions=46392
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33546240
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2550016
	Total MEM Acesses=228864
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=7152
	Total REG Reads=6088192
	Total REG Writes=4113056
	Total NON REG=608512
core 44:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=59936
	Total FP Deocded Instructions=10400
	Total INT Deocded Instructions=46392
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33546240
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2550016
	Total MEM Acesses=228864
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=7152
	Total REG Reads=6088192
	Total REG Writes=4115040
	Total NON REG=608512
core 45:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=59936
	Total FP Deocded Instructions=10400
	Total INT Deocded Instructions=46392
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33546240
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2550016
	Total MEM Acesses=228864
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=7152
	Total REG Reads=6088192
	Total REG Writes=4113056
	Total NON REG=608512
core 46:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2222976
	Total NON REG=307968
core 47:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=60016
	Total FP Deocded Instructions=10496
	Total INT Deocded Instructions=46368
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33603584
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2565120
	Total MEM Acesses=236544
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=7392
	Total REG Reads=6111232
	Total REG Writes=4433824
	Total NON REG=615936
core 48:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=59936
	Total FP Deocded Instructions=10400
	Total INT Deocded Instructions=46392
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33546240
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2550016
	Total MEM Acesses=228864
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=7152
	Total REG Reads=6088192
	Total REG Writes=4105728
	Total NON REG=608512
core 49:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2221408
	Total NON REG=307968
core 50:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2226144
	Total NON REG=307968
core 51:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=59936
	Total FP Deocded Instructions=10400
	Total INT Deocded Instructions=46392
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33546240
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2550016
	Total MEM Acesses=228864
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=7152
	Total REG Reads=6088192
	Total REG Writes=4106688
	Total NON REG=608512
core 52:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=59936
	Total FP Deocded Instructions=10400
	Total INT Deocded Instructions=46392
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33546240
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2550016
	Total MEM Acesses=228864
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=7152
	Total REG Reads=6088192
	Total REG Writes=4109024
	Total NON REG=608512
core 53:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2222176
	Total NON REG=307968
core 54:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=59936
	Total FP Deocded Instructions=10400
	Total INT Deocded Instructions=46392
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33546240
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2550016
	Total MEM Acesses=228864
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=7152
	Total REG Reads=6088192
	Total REG Writes=4113184
	Total NON REG=608512
core 55:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=59936
	Total FP Deocded Instructions=10400
	Total INT Deocded Instructions=46392
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33546240
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2550016
	Total MEM Acesses=228864
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=7152
	Total REG Reads=6088192
	Total REG Writes=4116352
	Total NON REG=608512
core 56:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=60016
	Total FP Deocded Instructions=10496
	Total INT Deocded Instructions=46368
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33603584
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2565120
	Total MEM Acesses=236544
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=7392
	Total REG Reads=6111232
	Total REG Writes=4436448
	Total NON REG=615936
core 57:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2221536
	Total NON REG=307968
core 58:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=60016
	Total FP Deocded Instructions=10496
	Total INT Deocded Instructions=46368
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33603584
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2565120
	Total MEM Acesses=236544
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=7392
	Total REG Reads=6111232
	Total REG Writes=4435040
	Total NON REG=615936
core 59:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=60016
	Total FP Deocded Instructions=10496
	Total INT Deocded Instructions=46368
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33603584
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2565120
	Total MEM Acesses=236544
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=7392
	Total REG Reads=6111232
	Total REG Writes=4433760
	Total NON REG=615936
core 60:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2222112
	Total NON REG=307968
core 61:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2220896
	Total NON REG=307968
core 62:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=60016
	Total FP Deocded Instructions=10496
	Total INT Deocded Instructions=46368
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33603584
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2565120
	Total MEM Acesses=236544
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=7392
	Total REG Reads=6111232
	Total REG Writes=4436224
	Total NON REG=615936
core 63:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2225536
	Total NON REG=307968
core 64:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2219488
	Total NON REG=307968
core 65:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=59936
	Total FP Deocded Instructions=10400
	Total INT Deocded Instructions=46392
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33546240
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2550016
	Total MEM Acesses=228864
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=7152
	Total REG Reads=6088192
	Total REG Writes=4106400
	Total NON REG=608512
core 66:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2223712
	Total NON REG=307968
core 67:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=59936
	Total FP Deocded Instructions=10400
	Total INT Deocded Instructions=46392
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33546240
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2550016
	Total MEM Acesses=228864
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=7152
	Total REG Reads=6088192
	Total REG Writes=4106272
	Total NON REG=608512
core 68:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=59936
	Total FP Deocded Instructions=10400
	Total INT Deocded Instructions=46392
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33546240
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2550016
	Total MEM Acesses=228864
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=7152
	Total REG Reads=6088192
	Total REG Writes=4106912
	Total NON REG=608512
core 69:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2224448
	Total NON REG=307968
core 70:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=60016
	Total FP Deocded Instructions=10496
	Total INT Deocded Instructions=46368
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33603584
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2565120
	Total MEM Acesses=236544
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=7392
	Total REG Reads=6111232
	Total REG Writes=4437728
	Total NON REG=615936
core 71:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2225984
	Total NON REG=307968
core 72:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2227072
	Total NON REG=307968
core 73:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=59936
	Total FP Deocded Instructions=10400
	Total INT Deocded Instructions=46392
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33546240
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2550016
	Total MEM Acesses=228864
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=7152
	Total REG Reads=6088192
	Total REG Writes=4098784
	Total NON REG=608512
core 74:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2222080
	Total NON REG=307968
core 75:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=60016
	Total FP Deocded Instructions=10496
	Total INT Deocded Instructions=46368
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33603584
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2565120
	Total MEM Acesses=236544
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=7392
	Total REG Reads=6111232
	Total REG Writes=4435552
	Total NON REG=615936
core 76:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2221408
	Total NON REG=307968
core 77:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=59936
	Total FP Deocded Instructions=10400
	Total INT Deocded Instructions=46392
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33546240
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2550016
	Total MEM Acesses=228864
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=7152
	Total REG Reads=6088192
	Total REG Writes=4114944
	Total NON REG=608512
core 78:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=60016
	Total FP Deocded Instructions=10496
	Total INT Deocded Instructions=46368
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33603584
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2565120
	Total MEM Acesses=236544
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=7392
	Total REG Reads=6111232
	Total REG Writes=4442592
	Total NON REG=615936
core 79:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=59936
	Total FP Deocded Instructions=10400
	Total INT Deocded Instructions=46392
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33546240
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2550016
	Total MEM Acesses=228864
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=7152
	Total REG Reads=6088192
	Total REG Writes=4111968
	Total NON REG=608512


==========Power Metrics -- Memory==========
Total memory controller accesses: 350720
Total memory controller reads: 350720
Total memory controller writes: 0
!!!Total Shared memory access: 379488
Core cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 0
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_R][MISS] = 1228800
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 24687
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 229376
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 34532
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 1228800
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 229376
L2 cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 764205
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 113875
	Cache_stats[GLOBAL_ACC_R][MISS] = 87680
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 194334
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 263040
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 57344
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 172032
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 1228800
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 229376

icnt_total_pkts_mem_to_simt=1458176
icnt_total_pkts_simt_to_mem=1458176
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1458176
Req_Network_cycles = 126635
Req_Network_injected_packets_per_cycle =      11.5148 
Req_Network_conflicts_per_cycle =       9.6265
Req_Network_conflicts_per_cycle_util =      17.4752
Req_Bank_Level_Parallism =      20.9031
Req_Network_in_buffer_full_per_cycle =       0.5649
Req_Network_in_buffer_avg_util =      54.9306
Req_Network_out_buffer_full_per_cycle =       0.0047
Req_Network_out_buffer_avg_util =       2.8678

Reply_Network_injected_packets_num = 1458176
Reply_Network_cycles = 126635
Reply_Network_injected_packets_per_cycle =       11.5148
Reply_Network_conflicts_per_cycle =       11.2231
Reply_Network_conflicts_per_cycle_util =      20.1337
Reply_Bank_Level_Parallism =      20.6570
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       7.6580
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1439
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 8 sec (908 sec)
gpgpu_simulation_rate = 129989 (inst/sec)
gpgpu_simulation_rate = 139 (cycle/sec)
gpgpu_silicon_slowdown = 8143884x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Successfully Launched
Result Verified
GPGPU-Sim: *** exit detected ***
