/*


 Copyright (c) 2002-2016 Microsemi Corporation "Microsemi". All Rights Reserved.

 Unpublished rights reserved under the copyright laws of the United States of
 America, other countries and international treaties. Permission to use, copy,
 store and modify, the software and its source code is granted but only in
 connection with products utilizing the Microsemi switch and PHY products.
 Permission is also granted for you to integrate into other products, disclose,
 transmit and distribute the software only in an absolute machine readable format
 (e.g. HEX file) and only in or with products utilizing the Microsemi switch and
 PHY products.  The source code of the software may not be disclosed, transmitted
 or distributed without the prior written permission of Microsemi.

 This copyright notice must appear in any copy, modification, disclosure,
 transmission or distribution of the software.  Microsemi retains all ownership,
 copyright, trade secret and proprietary rights in the software and its source code,
 including all modifications thereto.

 THIS SOFTWARE HAS BEEN PROVIDED "AS IS". MICROSEMI HEREBY DISCLAIMS ALL WARRANTIES
 OF ANY KIND WITH RESPECT TO THE SOFTWARE, WHETHER SUCH WARRANTIES ARE EXPRESS,
 IMPLIED, STATUTORY OR OTHERWISE INCLUDING, WITHOUT LIMITATION, WARRANTIES OF
 MERCHANTABILITY, FITNESS FOR A PARTICULAR USE OR PURPOSE AND NON-INFRINGEMENT.

*/
// register structures for mode MAC

#define RAB_TBL_SIZE   11
 static static_cfg_t rab_mac_tbl[11] = { {DAYTONA_BLOCK_RAB, VTSS_RAB_RAB_BASE_RAB_CONTROL(0), (VTSS_RAB_RAB_BASE_RAB_CONTROL_RX_CLK_ENA_MAC | VTSS_RAB_RAB_BASE_RAB_CONTROL_RX_BYPASS_SELECT_MAC | VTSS_RAB_RAB_BASE_RAB_CONTROL_TX_CLK_ENA_MAC | VTSS_RAB_RAB_BASE_RAB_CONTROL_TX_BYPASS_SELECT_MAC), (VTSS_M_RAB_RAB_BASE_RAB_CONTROL_RX_CLK_ENA | VTSS_M_RAB_RAB_BASE_RAB_CONTROL_RX_BYPASS_SELECT | VTSS_M_RAB_RAB_BASE_RAB_CONTROL_TX_CLK_ENA | VTSS_M_RAB_RAB_BASE_RAB_CONTROL_TX_BYPASS_SELECT)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL(0), (VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_INPUT_SELECT_MAC | VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_OUTPUT_SELECT_MAC | VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_CUT_THRU_MAC), (VTSS_M_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_INPUT_SELECT | VTSS_M_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_OUTPUT_SELECT | VTSS_M_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_CUT_THRU)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL(0), (VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_INPUT_SELECT_MAC | VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_OUTPUT_SELECT_MAC | VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_CUT_THRU_MAC), (VTSS_M_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_INPUT_SELECT | VTSS_M_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_OUTPUT_SELECT | VTSS_M_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_CUT_THRU)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_FIFO_RX_FIFO_FLUSH(0), (VTSS_RAB_RX_FIFO_RX_FIFO_FLUSH_RX_FIFO_FLUSH_MAC), (VTSS_M_RAB_RX_FIFO_RX_FIFO_FLUSH_RX_FIFO_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_FLUSH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_FLUSH_TX_FIFO_FLUSH_MAC), (VTSS_M_RAB_TX_FIFO_TX_FIFO_FLUSH_TX_FIFO_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_EXTRACT_RX_EXTRACT_STATUS(0), (VTSS_RAB_RX_EXTRACT_RX_EXTRACT_STATUS_RX_EXTRACT_FLUSH_MAC), (VTSS_M_RAB_RX_EXTRACT_RX_EXTRACT_STATUS_RX_EXTRACT_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_EXTRACT_TX_EXTRACT_STATUS(0), (VTSS_RAB_TX_EXTRACT_TX_EXTRACT_STATUS_TX_EXTRACT_FLUSH_MAC), (VTSS_M_RAB_TX_EXTRACT_TX_EXTRACT_STATUS_TX_EXTRACT_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_FIFO_RX_FIFO_ADAPT_THRESH(0), (VTSS_RAB_RX_FIFO_RX_FIFO_ADAPT_THRESH_RX_FIFO_ADAPT_THRESH_MAC), (VTSS_M_RAB_RX_FIFO_RX_FIFO_ADAPT_THRESH_RX_FIFO_ADAPT_THRESH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_ADAPT_THRESH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_ADAPT_THRESH_TX_FIFO_ADAPT_THRESH_MAC), (VTSS_M_RAB_TX_FIFO_TX_FIFO_ADAPT_THRESH_TX_FIFO_ADAPT_THRESH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_LOW_THRESH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_LOW_THRESH_TX_FIFO_LOW_THRESH_MAC), (VTSS_M_RAB_TX_FIFO_TX_FIFO_LOW_THRESH_TX_FIFO_LOW_THRESH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_HIGH_THRESH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_HIGH_THRESH_TX_FIFO_HIGH_THRESH_MAC), (VTSS_M_RAB_TX_FIFO_TX_FIFO_HIGH_THRESH_TX_FIFO_HIGH_THRESH)} };


// register structures for mode MAC_FC_EN

static static_cfg_t rab_mac_fc_en_tbl[11] = { {DAYTONA_BLOCK_RAB, VTSS_RAB_RAB_BASE_RAB_CONTROL(0), (VTSS_RAB_RAB_BASE_RAB_CONTROL_RX_CLK_ENA_MAC_FC_EN | VTSS_RAB_RAB_BASE_RAB_CONTROL_RX_BYPASS_SELECT_MAC_FC_EN | VTSS_RAB_RAB_BASE_RAB_CONTROL_TX_CLK_ENA_MAC_FC_EN | VTSS_RAB_RAB_BASE_RAB_CONTROL_TX_BYPASS_SELECT_MAC_FC_EN), (VTSS_M_RAB_RAB_BASE_RAB_CONTROL_RX_CLK_ENA | VTSS_M_RAB_RAB_BASE_RAB_CONTROL_RX_BYPASS_SELECT | VTSS_M_RAB_RAB_BASE_RAB_CONTROL_TX_CLK_ENA | VTSS_M_RAB_RAB_BASE_RAB_CONTROL_TX_BYPASS_SELECT)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL(0), (VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_INPUT_SELECT_MAC_FC_EN | VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_OUTPUT_SELECT_MAC_FC_EN | VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_CUT_THRU_MAC_FC_EN), (VTSS_M_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_INPUT_SELECT | VTSS_M_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_OUTPUT_SELECT | VTSS_M_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_CUT_THRU)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL(0), (VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_INPUT_SELECT_MAC_FC_EN | VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_OUTPUT_SELECT_MAC_FC_EN | VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_CUT_THRU_MAC_FC_EN), (VTSS_M_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_INPUT_SELECT | VTSS_M_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_OUTPUT_SELECT | VTSS_M_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_CUT_THRU)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_FIFO_RX_FIFO_FLUSH(0), (VTSS_RAB_RX_FIFO_RX_FIFO_FLUSH_RX_FIFO_FLUSH_MAC_FC_EN), (VTSS_M_RAB_RX_FIFO_RX_FIFO_FLUSH_RX_FIFO_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_FLUSH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_FLUSH_TX_FIFO_FLUSH_MAC_FC_EN), (VTSS_M_RAB_TX_FIFO_TX_FIFO_FLUSH_TX_FIFO_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_EXTRACT_RX_EXTRACT_STATUS(0), (VTSS_RAB_RX_EXTRACT_RX_EXTRACT_STATUS_RX_EXTRACT_FLUSH_MAC_FC_EN), (VTSS_M_RAB_RX_EXTRACT_RX_EXTRACT_STATUS_RX_EXTRACT_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_EXTRACT_TX_EXTRACT_STATUS(0), (VTSS_RAB_TX_EXTRACT_TX_EXTRACT_STATUS_TX_EXTRACT_FLUSH_MAC_FC_EN), (VTSS_M_RAB_TX_EXTRACT_TX_EXTRACT_STATUS_TX_EXTRACT_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_FIFO_RX_FIFO_ADAPT_THRESH(0), (VTSS_RAB_RX_FIFO_RX_FIFO_ADAPT_THRESH_RX_FIFO_ADAPT_THRESH_MAC_FC_EN), (VTSS_M_RAB_RX_FIFO_RX_FIFO_ADAPT_THRESH_RX_FIFO_ADAPT_THRESH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_ADAPT_THRESH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_ADAPT_THRESH_TX_FIFO_ADAPT_THRESH_MAC_FC_EN), (VTSS_M_RAB_TX_FIFO_TX_FIFO_ADAPT_THRESH_TX_FIFO_ADAPT_THRESH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_LOW_THRESH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_LOW_THRESH_TX_FIFO_LOW_THRESH_MAC_FC_EN), (VTSS_M_RAB_TX_FIFO_TX_FIFO_LOW_THRESH_TX_FIFO_LOW_THRESH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_HIGH_THRESH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_HIGH_THRESH_TX_FIFO_HIGH_THRESH_MAC_FC_EN), (VTSS_M_RAB_TX_FIFO_TX_FIFO_HIGH_THRESH_TX_FIFO_HIGH_THRESH)} };


// register structures for mode GFP2

static static_cfg_t rab_gfp2_tbl[11] = { {DAYTONA_BLOCK_RAB, VTSS_RAB_RAB_BASE_RAB_CONTROL(0), (VTSS_RAB_RAB_BASE_RAB_CONTROL_RX_CLK_ENA_GFP2 | VTSS_RAB_RAB_BASE_RAB_CONTROL_RX_BYPASS_SELECT_GFP2 | VTSS_RAB_RAB_BASE_RAB_CONTROL_TX_CLK_ENA_GFP2 | VTSS_RAB_RAB_BASE_RAB_CONTROL_TX_BYPASS_SELECT_GFP2), (VTSS_M_RAB_RAB_BASE_RAB_CONTROL_RX_CLK_ENA | VTSS_M_RAB_RAB_BASE_RAB_CONTROL_RX_BYPASS_SELECT | VTSS_M_RAB_RAB_BASE_RAB_CONTROL_TX_CLK_ENA | VTSS_M_RAB_RAB_BASE_RAB_CONTROL_TX_BYPASS_SELECT)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL(0), (VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_INPUT_SELECT_GFP2 | VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_OUTPUT_SELECT_GFP2 | VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_CUT_THRU_GFP2), (VTSS_M_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_INPUT_SELECT | VTSS_M_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_OUTPUT_SELECT | VTSS_M_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_CUT_THRU)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL(0), (VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_INPUT_SELECT_GFP2 | VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_OUTPUT_SELECT_GFP2 | VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_CUT_THRU_GFP2), (VTSS_M_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_INPUT_SELECT | VTSS_M_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_OUTPUT_SELECT | VTSS_M_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_CUT_THRU)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_FIFO_RX_FIFO_FLUSH(0), (VTSS_RAB_RX_FIFO_RX_FIFO_FLUSH_RX_FIFO_FLUSH_GFP2), (VTSS_M_RAB_RX_FIFO_RX_FIFO_FLUSH_RX_FIFO_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_FLUSH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_FLUSH_TX_FIFO_FLUSH_GFP2), (VTSS_M_RAB_TX_FIFO_TX_FIFO_FLUSH_TX_FIFO_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_EXTRACT_RX_EXTRACT_STATUS(0), (VTSS_RAB_RX_EXTRACT_RX_EXTRACT_STATUS_RX_EXTRACT_FLUSH_GFP2), (VTSS_M_RAB_RX_EXTRACT_RX_EXTRACT_STATUS_RX_EXTRACT_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_EXTRACT_TX_EXTRACT_STATUS(0), (VTSS_RAB_TX_EXTRACT_TX_EXTRACT_STATUS_TX_EXTRACT_FLUSH_GFP2), (VTSS_M_RAB_TX_EXTRACT_TX_EXTRACT_STATUS_TX_EXTRACT_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_FIFO_RX_FIFO_ADAPT_THRESH(0), (VTSS_RAB_RX_FIFO_RX_FIFO_ADAPT_THRESH_RX_FIFO_ADAPT_THRESH_GFP2), (VTSS_M_RAB_RX_FIFO_RX_FIFO_ADAPT_THRESH_RX_FIFO_ADAPT_THRESH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_ADAPT_THRESH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_ADAPT_THRESH_TX_FIFO_ADAPT_THRESH_GFP2), (VTSS_M_RAB_TX_FIFO_TX_FIFO_ADAPT_THRESH_TX_FIFO_ADAPT_THRESH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_LOW_THRESH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_LOW_THRESH_TX_FIFO_LOW_THRESH_GFP2), (VTSS_M_RAB_TX_FIFO_TX_FIFO_LOW_THRESH_TX_FIFO_LOW_THRESH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_HIGH_THRESH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_HIGH_THRESH_TX_FIFO_HIGH_THRESH_GFP2), (VTSS_M_RAB_TX_FIFO_TX_FIFO_HIGH_THRESH_TX_FIFO_HIGH_THRESH)} };


// register structures for mode GFP2_PPOS

static static_cfg_t rab_gfp2_ppos_tbl[11] = { {DAYTONA_BLOCK_RAB, VTSS_RAB_RAB_BASE_RAB_CONTROL(0), (VTSS_RAB_RAB_BASE_RAB_CONTROL_RX_CLK_ENA_GFP2_PPOS | VTSS_RAB_RAB_BASE_RAB_CONTROL_RX_BYPASS_SELECT_GFP2_PPOS | VTSS_RAB_RAB_BASE_RAB_CONTROL_TX_CLK_ENA_GFP2_PPOS | VTSS_RAB_RAB_BASE_RAB_CONTROL_TX_BYPASS_SELECT_GFP2_PPOS), (VTSS_M_RAB_RAB_BASE_RAB_CONTROL_RX_CLK_ENA | VTSS_M_RAB_RAB_BASE_RAB_CONTROL_RX_BYPASS_SELECT | VTSS_M_RAB_RAB_BASE_RAB_CONTROL_TX_CLK_ENA | VTSS_M_RAB_RAB_BASE_RAB_CONTROL_TX_BYPASS_SELECT)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL(0), (VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_INPUT_SELECT_GFP2_PPOS | VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_OUTPUT_SELECT_GFP2_PPOS | VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_CUT_THRU_GFP2_PPOS), (VTSS_M_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_INPUT_SELECT | VTSS_M_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_OUTPUT_SELECT | VTSS_M_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_CUT_THRU)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL(0), (VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_INPUT_SELECT_GFP2_PPOS | VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_OUTPUT_SELECT_GFP2_PPOS | VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_CUT_THRU_GFP2_PPOS), (VTSS_M_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_INPUT_SELECT | VTSS_M_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_OUTPUT_SELECT | VTSS_M_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_CUT_THRU)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_FIFO_RX_FIFO_FLUSH(0), (VTSS_RAB_RX_FIFO_RX_FIFO_FLUSH_RX_FIFO_FLUSH_GFP2_PPOS), (VTSS_M_RAB_RX_FIFO_RX_FIFO_FLUSH_RX_FIFO_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_FLUSH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_FLUSH_TX_FIFO_FLUSH_GFP2_PPOS), (VTSS_M_RAB_TX_FIFO_TX_FIFO_FLUSH_TX_FIFO_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_EXTRACT_RX_EXTRACT_STATUS(0), (VTSS_RAB_RX_EXTRACT_RX_EXTRACT_STATUS_RX_EXTRACT_FLUSH_GFP2_PPOS), (VTSS_M_RAB_RX_EXTRACT_RX_EXTRACT_STATUS_RX_EXTRACT_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_EXTRACT_TX_EXTRACT_STATUS(0), (VTSS_RAB_TX_EXTRACT_TX_EXTRACT_STATUS_TX_EXTRACT_FLUSH_GFP2_PPOS), (VTSS_M_RAB_TX_EXTRACT_TX_EXTRACT_STATUS_TX_EXTRACT_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_FIFO_RX_FIFO_ADAPT_THRESH(0), (VTSS_RAB_RX_FIFO_RX_FIFO_ADAPT_THRESH_RX_FIFO_ADAPT_THRESH_GFP2_PPOS), (VTSS_M_RAB_RX_FIFO_RX_FIFO_ADAPT_THRESH_RX_FIFO_ADAPT_THRESH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_ADAPT_THRESH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_ADAPT_THRESH_TX_FIFO_ADAPT_THRESH_GFP2_PPOS), (VTSS_M_RAB_TX_FIFO_TX_FIFO_ADAPT_THRESH_TX_FIFO_ADAPT_THRESH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_LOW_THRESH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_LOW_THRESH_TX_FIFO_LOW_THRESH_GFP2_PPOS), (VTSS_M_RAB_TX_FIFO_TX_FIFO_LOW_THRESH_TX_FIFO_LOW_THRESH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_HIGH_THRESH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_HIGH_THRESH_TX_FIFO_HIGH_THRESH_GFP2_PPOS), (VTSS_M_RAB_TX_FIFO_TX_FIFO_HIGH_THRESH_TX_FIFO_HIGH_THRESH)} };


// register structures for mode GFP1

static static_cfg_t rab_gfp1_tbl[11] = { {DAYTONA_BLOCK_RAB, VTSS_RAB_RAB_BASE_RAB_CONTROL(0), (VTSS_RAB_RAB_BASE_RAB_CONTROL_RX_CLK_ENA_GFP1 | VTSS_RAB_RAB_BASE_RAB_CONTROL_RX_BYPASS_SELECT_GFP1 | VTSS_RAB_RAB_BASE_RAB_CONTROL_TX_CLK_ENA_GFP1 | VTSS_RAB_RAB_BASE_RAB_CONTROL_TX_BYPASS_SELECT_GFP1), (VTSS_M_RAB_RAB_BASE_RAB_CONTROL_RX_CLK_ENA | VTSS_M_RAB_RAB_BASE_RAB_CONTROL_RX_BYPASS_SELECT | VTSS_M_RAB_RAB_BASE_RAB_CONTROL_TX_CLK_ENA | VTSS_M_RAB_RAB_BASE_RAB_CONTROL_TX_BYPASS_SELECT)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL(0), (VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_INPUT_SELECT_GFP1 | VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_OUTPUT_SELECT_GFP1 | VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_CUT_THRU_GFP1), (VTSS_M_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_INPUT_SELECT | VTSS_M_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_OUTPUT_SELECT | VTSS_M_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_CUT_THRU)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL(0), (VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_INPUT_SELECT_GFP1 | VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_OUTPUT_SELECT_GFP1 | VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_CUT_THRU_GFP1), (VTSS_M_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_INPUT_SELECT | VTSS_M_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_OUTPUT_SELECT | VTSS_M_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_CUT_THRU)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_FIFO_RX_FIFO_FLUSH(0), (VTSS_RAB_RX_FIFO_RX_FIFO_FLUSH_RX_FIFO_FLUSH_GFP1), (VTSS_M_RAB_RX_FIFO_RX_FIFO_FLUSH_RX_FIFO_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_FLUSH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_FLUSH_TX_FIFO_FLUSH_GFP1), (VTSS_M_RAB_TX_FIFO_TX_FIFO_FLUSH_TX_FIFO_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_EXTRACT_RX_EXTRACT_STATUS(0), (VTSS_RAB_RX_EXTRACT_RX_EXTRACT_STATUS_RX_EXTRACT_FLUSH_GFP1), (VTSS_M_RAB_RX_EXTRACT_RX_EXTRACT_STATUS_RX_EXTRACT_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_EXTRACT_TX_EXTRACT_STATUS(0), (VTSS_RAB_TX_EXTRACT_TX_EXTRACT_STATUS_TX_EXTRACT_FLUSH_GFP1), (VTSS_M_RAB_TX_EXTRACT_TX_EXTRACT_STATUS_TX_EXTRACT_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_FIFO_RX_FIFO_ADAPT_THRESH(0), (VTSS_RAB_RX_FIFO_RX_FIFO_ADAPT_THRESH_RX_FIFO_ADAPT_THRESH_GFP1), (VTSS_M_RAB_RX_FIFO_RX_FIFO_ADAPT_THRESH_RX_FIFO_ADAPT_THRESH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_ADAPT_THRESH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_ADAPT_THRESH_TX_FIFO_ADAPT_THRESH_GFP1), (VTSS_M_RAB_TX_FIFO_TX_FIFO_ADAPT_THRESH_TX_FIFO_ADAPT_THRESH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_LOW_THRESH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_LOW_THRESH_TX_FIFO_LOW_THRESH_GFP1), (VTSS_M_RAB_TX_FIFO_TX_FIFO_LOW_THRESH_TX_FIFO_LOW_THRESH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_HIGH_THRESH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_HIGH_THRESH_TX_FIFO_HIGH_THRESH_GFP1), (VTSS_M_RAB_TX_FIFO_TX_FIFO_HIGH_THRESH_TX_FIFO_HIGH_THRESH)} };


// register structures for mode GFP1_PPOS

static static_cfg_t rab_gfp1_ppos_tbl[11] = { {DAYTONA_BLOCK_RAB, VTSS_RAB_RAB_BASE_RAB_CONTROL(0), (VTSS_RAB_RAB_BASE_RAB_CONTROL_RX_CLK_ENA_GFP1_PPOS | VTSS_RAB_RAB_BASE_RAB_CONTROL_RX_BYPASS_SELECT_GFP1_PPOS | VTSS_RAB_RAB_BASE_RAB_CONTROL_TX_CLK_ENA_GFP1_PPOS | VTSS_RAB_RAB_BASE_RAB_CONTROL_TX_BYPASS_SELECT_GFP1_PPOS), (VTSS_M_RAB_RAB_BASE_RAB_CONTROL_RX_CLK_ENA | VTSS_M_RAB_RAB_BASE_RAB_CONTROL_RX_BYPASS_SELECT | VTSS_M_RAB_RAB_BASE_RAB_CONTROL_TX_CLK_ENA | VTSS_M_RAB_RAB_BASE_RAB_CONTROL_TX_BYPASS_SELECT)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL(0), (VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_INPUT_SELECT_GFP1_PPOS | VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_OUTPUT_SELECT_GFP1_PPOS | VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_CUT_THRU_GFP1_PPOS), (VTSS_M_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_INPUT_SELECT | VTSS_M_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_OUTPUT_SELECT | VTSS_M_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_CUT_THRU)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL(0), (VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_INPUT_SELECT_GFP1_PPOS | VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_OUTPUT_SELECT_GFP1_PPOS | VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_CUT_THRU_GFP1_PPOS), (VTSS_M_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_INPUT_SELECT | VTSS_M_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_OUTPUT_SELECT | VTSS_M_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_CUT_THRU)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_FIFO_RX_FIFO_FLUSH(0), (VTSS_RAB_RX_FIFO_RX_FIFO_FLUSH_RX_FIFO_FLUSH_GFP1_PPOS), (VTSS_M_RAB_RX_FIFO_RX_FIFO_FLUSH_RX_FIFO_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_FLUSH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_FLUSH_TX_FIFO_FLUSH_GFP1_PPOS), (VTSS_M_RAB_TX_FIFO_TX_FIFO_FLUSH_TX_FIFO_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_EXTRACT_RX_EXTRACT_STATUS(0), (VTSS_RAB_RX_EXTRACT_RX_EXTRACT_STATUS_RX_EXTRACT_FLUSH_GFP1_PPOS), (VTSS_M_RAB_RX_EXTRACT_RX_EXTRACT_STATUS_RX_EXTRACT_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_EXTRACT_TX_EXTRACT_STATUS(0), (VTSS_RAB_TX_EXTRACT_TX_EXTRACT_STATUS_TX_EXTRACT_FLUSH_GFP1_PPOS), (VTSS_M_RAB_TX_EXTRACT_TX_EXTRACT_STATUS_TX_EXTRACT_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_FIFO_RX_FIFO_ADAPT_THRESH(0), (VTSS_RAB_RX_FIFO_RX_FIFO_ADAPT_THRESH_RX_FIFO_ADAPT_THRESH_GFP1_PPOS), (VTSS_M_RAB_RX_FIFO_RX_FIFO_ADAPT_THRESH_RX_FIFO_ADAPT_THRESH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_ADAPT_THRESH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_ADAPT_THRESH_TX_FIFO_ADAPT_THRESH_GFP1_PPOS), (VTSS_M_RAB_TX_FIFO_TX_FIFO_ADAPT_THRESH_TX_FIFO_ADAPT_THRESH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_LOW_THRESH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_LOW_THRESH_TX_FIFO_LOW_THRESH_GFP1_PPOS), (VTSS_M_RAB_TX_FIFO_TX_FIFO_LOW_THRESH_TX_FIFO_LOW_THRESH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_HIGH_THRESH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_HIGH_THRESH_TX_FIFO_HIGH_THRESH_GFP1_PPOS), (VTSS_M_RAB_TX_FIFO_TX_FIFO_HIGH_THRESH_TX_FIFO_HIGH_THRESH)} };


// register structures for mode BYP

static static_cfg_t rab_byp_tbl[11] = { {DAYTONA_BLOCK_RAB, VTSS_RAB_RAB_BASE_RAB_CONTROL(0), (VTSS_RAB_RAB_BASE_RAB_CONTROL_RX_CLK_ENA_BYP | VTSS_RAB_RAB_BASE_RAB_CONTROL_RX_BYPASS_SELECT_BYP | VTSS_RAB_RAB_BASE_RAB_CONTROL_TX_CLK_ENA_BYP | VTSS_RAB_RAB_BASE_RAB_CONTROL_TX_BYPASS_SELECT_BYP), (VTSS_M_RAB_RAB_BASE_RAB_CONTROL_RX_CLK_ENA | VTSS_M_RAB_RAB_BASE_RAB_CONTROL_RX_BYPASS_SELECT | VTSS_M_RAB_RAB_BASE_RAB_CONTROL_TX_CLK_ENA | VTSS_M_RAB_RAB_BASE_RAB_CONTROL_TX_BYPASS_SELECT)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL(0), (VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_INPUT_SELECT_BYP | VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_OUTPUT_SELECT_BYP | VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_CUT_THRU_BYP), (VTSS_M_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_INPUT_SELECT | VTSS_M_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_OUTPUT_SELECT | VTSS_M_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_CUT_THRU)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL(0), (VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_INPUT_SELECT_BYP | VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_OUTPUT_SELECT_BYP | VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_CUT_THRU_BYP), (VTSS_M_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_INPUT_SELECT | VTSS_M_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_OUTPUT_SELECT | VTSS_M_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_CUT_THRU)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_FIFO_RX_FIFO_FLUSH(0), (VTSS_RAB_RX_FIFO_RX_FIFO_FLUSH_RX_FIFO_FLUSH_BYP), (VTSS_M_RAB_RX_FIFO_RX_FIFO_FLUSH_RX_FIFO_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_FLUSH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_FLUSH_TX_FIFO_FLUSH_BYP), (VTSS_M_RAB_TX_FIFO_TX_FIFO_FLUSH_TX_FIFO_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_EXTRACT_RX_EXTRACT_STATUS(0), (VTSS_RAB_RX_EXTRACT_RX_EXTRACT_STATUS_RX_EXTRACT_FLUSH_BYP), (VTSS_M_RAB_RX_EXTRACT_RX_EXTRACT_STATUS_RX_EXTRACT_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_EXTRACT_TX_EXTRACT_STATUS(0), (VTSS_RAB_TX_EXTRACT_TX_EXTRACT_STATUS_TX_EXTRACT_FLUSH_BYP), (VTSS_M_RAB_TX_EXTRACT_TX_EXTRACT_STATUS_TX_EXTRACT_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_FIFO_RX_FIFO_ADAPT_THRESH(0), (VTSS_RAB_RX_FIFO_RX_FIFO_ADAPT_THRESH_RX_FIFO_ADAPT_THRESH_BYP), (VTSS_M_RAB_RX_FIFO_RX_FIFO_ADAPT_THRESH_RX_FIFO_ADAPT_THRESH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_ADAPT_THRESH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_ADAPT_THRESH_TX_FIFO_ADAPT_THRESH_BYP), (VTSS_M_RAB_TX_FIFO_TX_FIFO_ADAPT_THRESH_TX_FIFO_ADAPT_THRESH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_LOW_THRESH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_LOW_THRESH_TX_FIFO_LOW_THRESH_BYP), (VTSS_M_RAB_TX_FIFO_TX_FIFO_LOW_THRESH_TX_FIFO_LOW_THRESH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_HIGH_THRESH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_HIGH_THRESH_TX_FIFO_HIGH_THRESH_BYP), (VTSS_M_RAB_TX_FIFO_TX_FIFO_HIGH_THRESH_TX_FIFO_HIGH_THRESH)} };


static const static_cfg_t *rab_config_table[BM_RAB_LAST] = {
    rab_mac_tbl,
    rab_mac_fc_en_tbl,
    rab_gfp2_tbl,
    rab_gfp2_ppos_tbl,
    rab_gfp1_tbl,
    rab_gfp1_ppos_tbl,
    rab_byp_tbl,
};

