#pragma once

#include <cstdint>

#include "rosetta_core/AssemblerBuffer.h"

// AArch64 logical immediates encode a value as a replicated bitmask:
//   - Pick an element size S ∈ {2,4,8,16,32,64} bits
//   - Within each element, place a contiguous run of 1s (len bits), right-rotated by R
//   - Replicate that element to fill the register width
//
// The encoding is (N, immr, imms):
//   N    : 1 if element size is 64, else 0
//   immr : rotation amount R (right-rotate, mod element_size)
//   imms : encodes element_size and run_length as ~(element_size - 1) | (run_length - 1)
//          i.e. the top bits identify the element size, low bits the run length
//
// Returns false if value cannot be represented as a logical immediate.

struct LogicalImmEncoding {
    bool N;        // extends imms to select 64-bit element size
    uint8_t immr;  // right-rotation amount
    uint8_t imms;  // encodes element size + run length
};

auto is_bitmask_immediate(bool is_64bit, uint64_t value, LogicalImmEncoding& out) -> bool;

// -----------------------------------------------------------------------------
// 1a — GPR Data Processing
// -----------------------------------------------------------------------------

// ADD / SUB / ADDS / SUBS (immediate)
// is_sub=0 → ADD,  is_sub=1 → SUB
// is_set_flags=1 → ADDS / SUBS (writes NZCV)
// shift=0 → imm12 as-is,  shift=1 → imm12 << 12
auto emit_add_imm(AssemblerBuffer& buf, int is_64bit, int is_sub, int is_set_flags, int shift,
                  int64_t imm12, int64_t Rn, int Rd) -> void;

// AND (immediate) — N/immr/imms are pre-encoded logical immediate fields
// Use is_bitmask_immediate() @ 0x2048 to derive these from a raw mask value
auto emit_and_imm(AssemblerBuffer& buf, int is_64bit, int Rd, int N, int64_t immr, int64_t imms,
                  int Rn) -> void;

// BFM / UBFM / SBFM — covers BFI, LSR, LSL, SXTW, UBFX etc.
// opc: 0=SBFM  1=BFM  2=UBFM
// N:   0 for 32-bit operation, 1 for 64-bit
auto emit_bitfield(AssemblerBuffer& buf, int is_64bit, int opc, int N, int8_t immr, int8_t imms,
                   int Rn, int Rd) -> void;

// MOVN / MOVZ / MOVK
// opc: 0=MOVN  2=MOVZ  3=MOVK
// hw:  0..3, effective shift = hw * 16
auto emit_movn(AssemblerBuffer& buf, int is_64bit, int opc, int hw, uint16_t imm16, int Rd) -> void;

// MOVZ + 3×MOVK chain materializing a full 64-bit absolute address into Rd
// (4 instructions, unconditional).  Used wherever JIT code needs to load
// a process-absolute address — trampoline targets, constants tables, etc.
auto emit_movz_movk_abs64(AssemblerBuffer& buf, int Rd, uint64_t addr) -> void;

// LDADDAL Xs, Xt, [Xn] — ARMv8.1 LSE atomic load-and-add, 64-bit, with
// acquire+release semantics ("AL" suffix).  Atomically computes
//   tmp = *Xn;  *Xn = tmp + Xs;  Xt = tmp
// Apple Silicon supports LSE; no fallback path needed.
auto emit_ldaddal_x(AssemblerBuffer& buf, int Xs, int Xt, int Xn) -> void;

struct TranslationResult;

// Emit the 6-instruction X87_PROFILE block-entry counter bump.
// Materialises (counter_array_addr() + bid*8) into a scratch GPR and
// runs LDADDAL #1 onto it, atomically incrementing parent-side
// counters[bid].  Allocates and frees two scratch GPRs internally.
// Caller must have verified profile::counter_array_addr() != 0 and
// bid != profile::kOverflowId.
auto emit_block_counter_bump(TranslationResult& tr, uint32_t bid) -> void;

// MOV register — emits ADD (SP case) or ORR shifted-reg (general case)
auto emit_mov_reg(AssemblerBuffer& buf, int is_64bit, int Rd, int Rn) -> void;

// LSLV — variable left shift: Rd = Rn << (Rm & 31)
auto emit_lslv(AssemblerBuffer& buf, int is_64bit, int Rm, int Rn, int Rd) -> void;

// SUBS register — always sets flags, arg order is (Rn, Rm, Rd)
auto emit_subs_reg(AssemblerBuffer& buf, int is_64bit, int Rn, int Rm, int Rd) -> void;

// ADD / SUB / ADDS / SUBS shifted register
// shift_type: 0=LSL  1=LSR  2=ASR
auto emit_add_sub_shifted_reg(AssemblerBuffer& buf, int is_64bit, int is_sub, int is_set_flags,
                              int shift_type, int Rm, int8_t shift_amount, int Rn, int Rd) -> void;

// AND / ORR / EOR / ANDS shifted register
// opc: 0=AND  1=ORR  2=EOR  3=ANDS
// n=1 inverts Rm  →  BIC / ORN / EON / BICS
auto emit_logical_shifted_reg(AssemblerBuffer& buf, int is_64bit, int opc, int n, int shift_type,
                              int Rm, int8_t shift_amount, int Rn, int Rd) -> void;

// -----------------------------------------------------------------------------
// 1b — Load / Store (unified GPR + FPR)
// -----------------------------------------------------------------------------

// Unified LDR / STR unsigned-offset immediate (GPR or FPR via is_fp)
// size: 0=8-bit  1=16-bit  2=32-bit  3=64-bit  4=128-bit
// is_fp: 0=GPR  1=FPR/NEON
// opc:   0=STR  1=LDR
auto emit_ldr_str_imm(AssemblerBuffer& buf, int size, int is_fp, int opc, int16_t imm12, int Rn,
                      int Rt) -> void;

// Unified LDR / STR register offset (GPR or FPR via is_fp)
// shift: 0=no LSL,  1=LSL by element size
auto emit_ldr_str_reg(AssemblerBuffer& buf, int size, int is_fp, int opc, int Rm, int shift, int Rn,
                      int Rt) -> void;

// LDR / STR signed 9-bit unscaled offset with pre/post-index
// write_back: 1=pre-index  0=post-index
// extend_mode / opc: 0=STR  1=LDR
auto emit_ldr_str_imm_ext(AssemblerBuffer& buf, int data_size, int write_back, int extend_mode,
                          int16_t offset, int Rn, int Rt) -> void;

// LDR GPR immediate — thin wrapper: is_fp=0, opc=1
auto emit_ldr_imm(AssemblerBuffer& buf, int size, int Rt, int Rn, int16_t imm12) -> void;

// STR GPR immediate — thin wrapper: is_fp=0, opc=0
auto emit_str_imm(AssemblerBuffer& buf, int size, int Rt, int Rn, int16_t imm12) -> void;

// -----------------------------------------------------------------------------
// 1c — Load / Store (FPR convenience wrappers)
//
// All delegate to emit_ldr_str_imm / emit_ldr_str_reg with is_fp=1.
// size: 2=32-bit(S)  3=64-bit(D)  4=128-bit(Q)
// -----------------------------------------------------------------------------

auto emit_fldr_imm(AssemblerBuffer& buf, int size, int Dt, int Rn, int16_t imm12) -> void;

auto emit_fstr_imm(AssemblerBuffer& buf, int size, int Dt, int Rn, int16_t imm12) -> void;

// shift: 0=no LSL,  1=LSL by element size
auto emit_fldr_reg(AssemblerBuffer& buf, int size, int Dt, int Rn, int Rm, int shift) -> void;

auto emit_fstr_reg(AssemblerBuffer& buf, int size, int Dt, int Rn, int Rm, int shift) -> void;

// -----------------------------------------------------------------------------
// 1d — FP Arithmetic (scalar) — all new, no equivalents in the Rosetta binary
// -----------------------------------------------------------------------------

// Scalar FP data-processing, 2 sources
// type:   0=f32  1=f64
// opcode: 0=FMUL  1=FDIV  2=FADD  3=FSUB
auto emit_fp_dp2(AssemblerBuffer& buf, int type, int opcode, int Rd, int Rn, int Rm) -> void;

auto emit_fadd_f64(AssemblerBuffer& buf, int Dd, int Dn, int Dm) -> void;
auto emit_fsub_f64(AssemblerBuffer& buf, int Dd, int Dn, int Dm) -> void;
auto emit_fmul_f64(AssemblerBuffer& buf, int Dd, int Dn, int Dm) -> void;
auto emit_fdiv_f64(AssemblerBuffer& buf, int Dd, int Dn, int Dm) -> void;

// Scalar FP data-processing, 3 sources
// type:   0=f32  1=f64
// o1, o0: select operation:
//   o1=0 o0=0 → FMADD:  Dd = Da + Dn * Dm
//   o1=0 o0=1 → FMSUB:  Dd = Da - Dn * Dm
//   o1=1 o0=0 → FNMADD: Dd = -Da - Dn * Dm
//   o1=1 o0=1 → FNMSUB: Dd = Dn * Dm - Da
auto emit_fp_dp3(AssemblerBuffer& buf, int type, int o1, int o0, int Rd, int Rn, int Rm, int Ra)
    -> void;

auto emit_fmadd_f64(AssemblerBuffer& buf, int Dd, int Dn, int Dm, int Da) -> void;
auto emit_fmsub_f64(AssemblerBuffer& buf, int Dd, int Dn, int Dm, int Da) -> void;
auto emit_fnmsub_f64(AssemblerBuffer& buf, int Dd, int Dn, int Dm, int Da) -> void;

// Scalar FP data-processing, 1 source
// type:   0=f32  1=f64
// opcode: 0=FMOV  1=FABS  2=FNEG  3=FSQRT
auto emit_fp_dp1(AssemblerBuffer& buf, int type, int opcode, int Rd, int Rn) -> void;

auto emit_fmov_f64(AssemblerBuffer& buf, int Dd, int Dn) -> void;
auto emit_fabs_f64(AssemblerBuffer& buf, int Dd, int Dn) -> void;
auto emit_fneg_f64(AssemblerBuffer& buf, int Dd, int Dn) -> void;
auto emit_fsqrt_f64(AssemblerBuffer& buf, int Dd, int Dn) -> void;

// FRINTA Dd, Dn — round to integral, ties-away-from-zero (f64).
// Matches `vrndaq_f64` used by ARM optimized-routines' sin/cos.
auto emit_frinta_f64(AssemblerBuffer& buf, int Dd, int Dn) -> void;

// FRINTZ Dd, Dn — round to integral, toward zero (truncate, f64).
// Used by fprem to extract the integer quotient of a/b.
auto emit_frintz_f64(AssemblerBuffer& buf, int Dd, int Dn) -> void;

// FRINTN Dd, Dn — round to integral, ties-to-even (IEEE default, f64).
// Used by fprem1 to extract the IEEE-style quotient of a/b.
auto emit_frintn_f64(AssemblerBuffer& buf, int Dd, int Dn) -> void;

// FCMP scalar — sets NZCV, no result register
// type: 0=f32  1=f64
auto emit_fp_cmp(AssemblerBuffer& buf, int type, int Rn, int Rm) -> void;
auto emit_fcmp_f64(AssemblerBuffer& buf, int Dn, int Dm) -> void;

// FCVT — FP precision conversion
// dst_type / src_type: 0=f32  1=f64
auto emit_fcvt(AssemblerBuffer& buf, int dst_type, int src_type, int Rd, int Rn) -> void;
auto emit_fcvt_s_to_d(AssemblerBuffer& buf, int Dd, int Sn) -> void;
auto emit_fcvt_d_to_s(AssemblerBuffer& buf, int Sd, int Dn) -> void;

// FMOV GPR <-> FPR (raw bit transfer, no conversion)
// dir: 0=GPR→FPR (Dd=Xn)  1=FPR→GPR (Xd=Dn)
auto emit_fmov_gpr_fpr(AssemblerBuffer& buf, int dir, int gpr, int fpr) -> void;
auto emit_fmov_x_to_d(AssemblerBuffer& buf, int Dd, int Xn) -> void;
auto emit_fmov_d_to_x(AssemblerBuffer& buf, int Xd, int Dn) -> void;

// OPT-5: FP register zero/one without GPR intermediaries
//
// emit_movi_d_zero — MOVI Dd, #0  (Advanced SIMD modified-immediate)
//   Zeroes the D register with no GPR dependency, enabling parallel issue
//   with the ADD Xbase instruction on superscalar cores.
//
// emit_fmov_d_one — FMOV Dd, #1.0  (FP scalar immediate)
//   Loads +1.0 in a single instruction with no GPR intermediate.
//   Replaces the previous MOVZ+FMOV pair (2 insns + cross-domain latency).
auto emit_movi_d_zero(AssemblerBuffer& buf, int Dd) -> void;
auto emit_fmov_d_one(AssemblerBuffer& buf, int Dd) -> void;

// OPT-H: Inline constant pool — LDR Dd, [PC, #8] + B +3 + .quad
// Loads a 64-bit constant into Dd using PC-relative literal load.
// Emits 2 instructions + 8 bytes data (= 4 instruction slots total).
// No GPR intermediate needed.
auto emit_ldr_literal_f64(AssemblerBuffer& buf, int Dd, uint64_t constant) -> void;

// -----------------------------------------------------------------------------
// 1e — NEON broadcast helpers (StoreF32-run coalescing)
//
// Used by X87IRLower's StoreF32-run path to collapse N consecutive scalar
// f32 stores into one DUP + (STR Q | STP S, S) pairs/quads.  See
// project_peephole_fusion.md and ~/.claude/plans/recall-memory-analyze-the-
// snappy-scott.md for the rationale.
//
// Encodings are decoded inline in the .cpp following emit_movi_d_zero's style.
// -----------------------------------------------------------------------------

// DUP Vd.4S, Vn.S[0] — broadcast the low 32-bit lane of Vn into all four
// lanes of Vd (128-bit Q-form).  Used to materialise a vector of identical
// f32 values from a scalar narrowed by FCVT.
auto emit_dup_v4s_from_s(AssemblerBuffer& buf, int Vd, int Vn) -> void;

// STR Qt, [Rn, #imm12] — store a 128-bit Q register (4×f32 or 16×u8) using
// the unsigned-immediate addressing mode.  imm12 is scaled by 16; the byte
// offset must be a multiple of 16 in [0, 65520].
auto emit_str_q_imm(AssemblerBuffer& buf, int Qt, int Rn, int16_t imm12) -> void;

// STP St1, St2, [Rn, #simm7] — pair-store two 32-bit S registers.  simm7 is
// the byte offset divided by 4; valid range is [-256, +252] step 4.
auto emit_stp_s_imm(AssemblerBuffer& buf, int St1, int St2, int Rn, int16_t simm7) -> void;

// -----------------------------------------------------------------------------
// 1e2 — NEON FMA-reduce helpers (dot-product / matrix-vector reduction lowering)
//
// Used by X87IRLower::lower_fma_reduce to vectorise serial FMA reduction
// chains of the form `(LoadF32 + LoadF32 + FMAdd-into-prior) × N` into pair-
// loaded LDR D + FCVTL .2D + FMLA .2D bodies, with a final FADDP scalar
// horizontal sum.
// -----------------------------------------------------------------------------

// LDR Qt, [Rn, #imm12] — load a 128-bit Q register (4×f32 or 2×f64) using
// the unsigned-immediate addressing mode.  imm12 is scaled by 16; the byte
// offset must be a multiple of 16 in [0, 65520].  Mirror of emit_str_q_imm.
auto emit_ldr_q_imm(AssemblerBuffer& buf, int Qt, int Rn, int16_t imm12) -> void;

// FCVTL Vd.2D, Vn.2S — widen the LOW 64 bits of Vn (2×f32) to 2×f64 in Vd.
// Used to widen a pair of f32s loaded by LDR D into the f64 lanes that the
// FMA reduction accumulator works in.
auto emit_fcvtl_v2d_from_v2s(AssemblerBuffer& buf, int Vd, int Vn) -> void;

// FCVTL2 Vd.2D, Vn.4S — widen the HIGH 64 bits of Vn (lanes [2,3] = 2×f32)
// to 2×f64 in Vd.  Used as the second-half companion to FCVTL when an LDR Q
// is used to load 4 f32s in one shot.
auto emit_fcvtl2_v2d_from_v4s(AssemblerBuffer& buf, int Vd, int Vn) -> void;

// FMLA Vd.2D, Vn.2D, Vm.2D — vector fused multiply-add into accumulator.
// For each lane i ∈ {0,1}: Vd.D[i] = Vd.D[i] + Vn.D[i] * Vm.D[i].
auto emit_fmla_v2d(AssemblerBuffer& buf, int Vd, int Vn, int Vm) -> void;

// FADDP Dd, Vn.2D — scalar horizontal pairwise add: Dd = Vn.D[0] + Vn.D[1].
// Used to collapse the vector accumulator into a scalar f64 result at the
// end of the reduction body.
auto emit_faddp_d_from_v2d(AssemblerBuffer& buf, int Dd, int Vn) -> void;

// CSET Wd, cond — set Wd to 1 if condition holds, else 0
// Encodes as CSINC Rd, XZR, XZR, invert(cond)
// AArch64 cond codes: EQ=0 NE=1 CS=2 CC=3 MI=4 PL=5 VS=6 VC=7
//                     HI=8 LS=9 GE=10 LT=11 GT=12 LE=13
auto emit_cset(AssemblerBuffer& buf, int is_64bit, int cond, int Rd) -> void;

// FCSEL Dd, Dn, Dm, cond — conditional FP select (f64)
// Dd = cond ? Dn : Dm
// AArch64 cond codes same as above
auto emit_fcsel_f64(AssemblerBuffer& buf, int Dd, int Dn, int Dm, int cond) -> void;

// FCMP Dn, #0.0 — compare FP register against zero, sets NZCV
auto emit_fcmp_zero_f64(AssemblerBuffer& buf, int Dn) -> void;

// SCVTF — signed integer GPR → FP
// is_64bit_int: 1=64-bit source  0=32-bit
// ftype:        0=f32  1=f64
auto emit_scvtf(AssemblerBuffer& buf, int is_64bit_int, int ftype, int Rd, int Rn) -> void;
auto emit_scvtf_x_to_d(AssemblerBuffer& buf, int Dd, int Xn) -> void;

// FCVTZS — FP → signed integer GPR, truncate toward zero
// ftype:        0=f32  1=f64
// is_64bit_int: 1=64-bit destination  0=32-bit
auto emit_fcvtzs(AssemblerBuffer& buf, int ftype, int is_64bit_int, int Rd, int Rn) -> void;

// -----------------------------------------------------------------------------
// 1e — System / Flags
// -----------------------------------------------------------------------------

// MRS Xd, NZCV — read condition flags into a GPR
// Encoding: 0xD53B4200 | Rt  (op0=3, op1=3, CRn=4, CRm=2, op2=0, L=1)
// (exists as empty stub in binary @ 0x3a1c — implemented here)
auto emit_mrs_nzcv(AssemblerBuffer& buf, int Xd) -> void;

// MSR NZCV, Xd — write condition flags from a GPR
// Encoding: 0xD51B4200 | Rt  (same sysreg, L=0)
auto emit_msr_nzcv(AssemblerBuffer& buf, int Xd) -> void;

// CBZ/CBNZ Rt, #imm19 — compare and branch if (non-)zero
// is_64bit: 0=W-register, 1=X-register
// is_nz:    0=CBZ, 1=CBNZ
// imm19:    signed instruction-count offset (each insn = 4 bytes)
// Encoding: sf | 011010 | b5=0 | op=is_nz | imm19 | Rt
auto emit_cbz(AssemblerBuffer& buf, int is_64bit, int is_nz, int Rt, int imm19) -> void;

// B #imm26 — unconditional branch
// imm26: signed instruction-count offset
// Encoding: 0 | 00101 | imm26
auto emit_b(AssemblerBuffer& buf, int imm26) -> void;

// B.cond #imm19 — conditional branch
// cond:  AArch64 condition code
// (0=EQ,1=NE,2=CS,3=CC,4=MI,5=PL,6=VS,7=VC,8=HI,9=LS,10=GE,11=LT,12=GT,13=LE,14=AL) imm19: signed
// instruction-count offset Encoding: 0101010 0 | imm19 | 0 | cond
auto emit_b_cond(AssemblerBuffer& buf, int cond, int imm19) -> void;

// FMOV Dd, Dn — FPR-to-FPR double-precision register copy
// Encoding: 0x1E604000 | (Rn<<5) | Rd
auto emit_fmov_f64_reg(AssemblerBuffer& buf, int Dd, int Dn) -> void;

// FCVT{N,P,M,Z}S — FP-to-signed-integer conversion with explicit rounding mode
// sf:    0=32-bit result (W), 1=64-bit result (X)
// ftype: 0=single, 1=double, 3=half
// rmode: 0=FCVTNS(nearest), 1=FCVTPS(+inf), 2=FCVTMS(-inf), 3=FCVTZS(zero)
// Encoding: sf | 0 0 11110 | ftype | 1 | rmode | 000 | Rn | Rd
auto emit_fcvt_fp_to_int(AssemblerBuffer& buf, int sf, int ftype, int rmode, int Rd, int Rn)
    -> void;

// ---------------------------------------------------------------------------
// emit_add_reg — mirrors binary at 0x7a8
// Plain register add, handling SP and XZR via extended-reg encoding.
// ---------------------------------------------------------------------------
auto emit_add_reg(AssemblerBuffer& buf, int is_64bit, int dst, int lhs, int rhs) -> void;

// ---------------------------------------------------------------------------
// emit_logical_imm — @ 0xb3c
//
// Encodes AND/ORR/EOR/ANDS (immediate) — the logical immediate instruction class.
// All four share the same encoding, differing only in opc[1:0].
//
// opc:  0=AND  1=ORR  2=EOR  3=ANDS
// N/immr/imms: pre-encoded logical immediate fields from is_bitmask_immediate()
//
// Encoding: sf | opc[1:0] | 100100 | N | immr[5:0] | imms[5:0] | Rn | Rd
//   [31]    = sf  (is_64bit)
//   [30:29] = opc
//   [28:23] = 100100  (fixed)
//   [22]    = N
//   [21:16] = immr
//   [15:10] = imms
//   [9:5]   = Rn
//   [4:0]   = Rd
//
// Note: neither Rn nor Rd may be SP (0x3F). XZR (0x1F) is valid for Rn (source).
// ---------------------------------------------------------------------------
auto emit_logical_imm(AssemblerBuffer& buf, int is_64bit, int opc, int N, int8_t immr, int8_t imms,
                      int Rn, int Rd) -> void;

// ---------------------------------------------------------------------------
// emit_and_imm — @ 0xae0
//
// AND (immediate). Asserts that N==0 when operating in 32-bit mode, since
// the N bit must be 0 for all 32-bit logical immediates per the ARM spec.
//
// Arg order confirmed from disasm: (buf, is_64bit, Rd, N, immr, imms, Rn)
// Call at 0xb08 remaps to emit_logical_imm as: opc=0, N, immr, imms, Rn, Rd
// ---------------------------------------------------------------------------
auto emit_and_imm(AssemblerBuffer& buf, int is_64bit, int Rd, int N, int64_t immr, int64_t imms,
                  int Rn) -> void;

// ---------------------------------------------------------------------------
// emit_orr_imm — @ 0x197c
//
// ORR (immediate). Same N==0 constraint for 32-bit.
//
// Arg order from binary: (buf, is_64bit, Rd, Rn, N, immr, imms)
// Delegates to emit_logical_imm with opc=1.
// ---------------------------------------------------------------------------
auto emit_orr_imm(AssemblerBuffer& buf, int is_64bit, int Rd, int Rn, int N, int64_t immr,
                  int64_t imms) -> void;

auto emit_adr(AssemblerBuffer& buf, int is_adrp, int Rd, uint32_t imm) -> void;

// =============================================================================
// emit_ldrs  (mirrors binary at 0x159c)
//
// Emits a sign-extending load instruction:
//   is_64bit=true  → LDRSW  (loads `size`-byte value, sign-extends to 64 bits)
//   is_64bit=false → LDRSH  (loads `size`-byte value, sign-extends to 32 bits)
//
// Parameters:
//   insn_buf  -- output buffer
//   is_64bit  -- true = LDRSW (opc=S32), false = LDRSH (opc=S64)
//   size      -- source data size (IROperandSize enum value, e.g. S8=0, S16=1, S32=2)
//   dst_gpr   -- destination GPR number (must not be SP or XZR)
//   addr_gpr  -- base address GPR (must not be XZR)
//
// Assertion: data_size (derived from is_64bit) must be >= size, otherwise the
// sign-extension would narrow, which the AArch64 LDRS encoding does not support.
// =============================================================================
auto emit_ldrs(AssemblerBuffer& insn_buf, int is_64bit, unsigned int size, int dst_gpr,
               int addr_gpr) -> void;