# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Universal.srcs/sources_1/bd/Universal/ip/Universal_c_addsub_0_0/sim/Universal_c_addsub_0_0.vhd" \

# Do not sort compile order
nosort
