; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define void @triton_poi_fused_leaky_relu_native_group_norm_5(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, i32 %6) local_unnamed_addr !dbg !7 {
  %8 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %9 = shl i32 %8, 9, !dbg !11
  %10 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %11 = shl i32 %10, 2, !dbg !12
  %12 = and i32 %11, 508, !dbg !12
  %13 = or disjoint i32 %9, %12, !dbg !13
  %14 = sdiv i32 %13, 64, !dbg !14
  %15 = srem i32 %14, 256, !dbg !15
  %16 = sext i32 %13 to i64, !dbg !16
  %17 = getelementptr float, ptr addrspace(1) %1, i64 %16, !dbg !16
  %18 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %17, i1 true) #3, !dbg !17
  %19 = sdiv i32 %13, 256, !dbg !18
  %20 = sext i32 %19 to i64, !dbg !19
  %21 = getelementptr float, ptr addrspace(1) %2, i64 %20, !dbg !19
  %22 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %21, i1 true) #3, !dbg !20
  %23 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %21, i1 true) #3, !dbg !20
  %24 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %21, i1 true) #3, !dbg !20
  %25 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %21, i1 true) #3, !dbg !20
  %26 = getelementptr float, ptr addrspace(1) %3, i64 %20, !dbg !21
  %27 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %26, i1 true) #3, !dbg !22
  %28 = bitcast i32 %27 to float, !dbg !22
  %29 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %26, i1 true) #3, !dbg !22
  %30 = bitcast i32 %29 to float, !dbg !22
  %31 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %26, i1 true) #3, !dbg !22
  %32 = bitcast i32 %31 to float, !dbg !22
  %33 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %26, i1 true) #3, !dbg !22
  %34 = bitcast i32 %33 to float, !dbg !22
  %35 = sext i32 %15 to i64, !dbg !23
  %36 = getelementptr float, ptr addrspace(1) %4, i64 %35, !dbg !23
  %37 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %36, i1 true) #3, !dbg !24
  %38 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %36, i1 true) #3, !dbg !24
  %39 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %36, i1 true) #3, !dbg !24
  %40 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %36, i1 true) #3, !dbg !24
  %41 = getelementptr float, ptr addrspace(1) %5, i64 %35, !dbg !25
  %42 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %41, i1 true) #3, !dbg !26
  %43 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %41, i1 true) #3, !dbg !26
  %44 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %41, i1 true) #3, !dbg !26
  %45 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %41, i1 true) #3, !dbg !26
  %46 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %28, float 2.560000e+02) #3, !dbg !27
  %47 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %30, float 2.560000e+02) #3, !dbg !27
  %48 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %32, float 2.560000e+02) #3, !dbg !27
  %49 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %34, float 2.560000e+02) #3, !dbg !27
  %50 = fadd float %46, 0x3EE4F8B580000000, !dbg !28
  %51 = fadd float %47, 0x3EE4F8B580000000, !dbg !28
  %52 = fadd float %48, 0x3EE4F8B580000000, !dbg !28
  %53 = fadd float %49, 0x3EE4F8B580000000, !dbg !28
  %54 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !29
  %.not.i = icmp eq i32 %54, 0, !dbg !29
  br i1 %.not.i, label %57, label %55, !dbg !29

55:                                               ; preds = %7
  %56 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %50), !dbg !29
  br label %__nv_rsqrtf.exit, !dbg !29

57:                                               ; preds = %7
  %58 = tail call float @llvm.nvvm.rsqrt.approx.f(float %50), !dbg !29
  br label %__nv_rsqrtf.exit, !dbg !29

__nv_rsqrtf.exit:                                 ; preds = %55, %57
  %.0.i = phi float [ %56, %55 ], [ %58, %57 ], !dbg !29
  %59 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !29
  %.not.i1 = icmp eq i32 %59, 0, !dbg !29
  br i1 %.not.i1, label %62, label %60, !dbg !29

60:                                               ; preds = %__nv_rsqrtf.exit
  %61 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %51), !dbg !29
  br label %__nv_rsqrtf.exit3, !dbg !29

62:                                               ; preds = %__nv_rsqrtf.exit
  %63 = tail call float @llvm.nvvm.rsqrt.approx.f(float %51), !dbg !29
  br label %__nv_rsqrtf.exit3, !dbg !29

__nv_rsqrtf.exit3:                                ; preds = %60, %62
  %.0.i2 = phi float [ %61, %60 ], [ %63, %62 ], !dbg !29
  %64 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !29
  %.not.i4 = icmp eq i32 %64, 0, !dbg !29
  br i1 %.not.i4, label %67, label %65, !dbg !29

65:                                               ; preds = %__nv_rsqrtf.exit3
  %66 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %52), !dbg !29
  br label %__nv_rsqrtf.exit6, !dbg !29

67:                                               ; preds = %__nv_rsqrtf.exit3
  %68 = tail call float @llvm.nvvm.rsqrt.approx.f(float %52), !dbg !29
  br label %__nv_rsqrtf.exit6, !dbg !29

__nv_rsqrtf.exit6:                                ; preds = %65, %67
  %.0.i5 = phi float [ %66, %65 ], [ %68, %67 ], !dbg !29
  %69 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !29
  %.not.i7 = icmp eq i32 %69, 0, !dbg !29
  br i1 %.not.i7, label %72, label %70, !dbg !29

70:                                               ; preds = %__nv_rsqrtf.exit6
  %71 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %53), !dbg !29
  br label %__nv_rsqrtf.exit9, !dbg !29

72:                                               ; preds = %__nv_rsqrtf.exit6
  %73 = tail call float @llvm.nvvm.rsqrt.approx.f(float %53), !dbg !29
  br label %__nv_rsqrtf.exit9, !dbg !29

__nv_rsqrtf.exit9:                                ; preds = %70, %72
  %.0.i8 = phi float [ %71, %70 ], [ %73, %72 ], !dbg !29
  %74 = extractvalue { i32, i32, i32, i32 } %18, 3, !dbg !17
  %75 = insertelement <4 x i32> poison, i32 %25, i64 0, !dbg !20
  %76 = insertelement <4 x i32> %75, i32 %24, i64 1, !dbg !20
  %77 = insertelement <4 x i32> %76, i32 %23, i64 2, !dbg !20
  %78 = insertelement <4 x i32> %77, i32 %22, i64 3, !dbg !20
  %79 = bitcast <4 x i32> %78 to <4 x float>, !dbg !20
  %80 = extractvalue { i32, i32, i32, i32 } %18, 2, !dbg !17
  %81 = extractvalue { i32, i32, i32, i32 } %18, 1, !dbg !17
  %82 = extractvalue { i32, i32, i32, i32 } %18, 0, !dbg !17
  %83 = insertelement <4 x i32> poison, i32 %45, i64 0, !dbg !26
  %84 = insertelement <4 x i32> %83, i32 %44, i64 1, !dbg !26
  %85 = insertelement <4 x i32> %84, i32 %43, i64 2, !dbg !26
  %86 = insertelement <4 x i32> %85, i32 %42, i64 3, !dbg !26
  %87 = bitcast <4 x i32> %86 to <4 x float>, !dbg !26
  %88 = insertelement <4 x i32> poison, i32 %40, i64 0, !dbg !24
  %89 = insertelement <4 x i32> %88, i32 %39, i64 1, !dbg !24
  %90 = insertelement <4 x i32> %89, i32 %38, i64 2, !dbg !24
  %91 = insertelement <4 x i32> %90, i32 %37, i64 3, !dbg !24
  %92 = bitcast <4 x i32> %91 to <4 x float>, !dbg !24
  %93 = insertelement <4 x i32> poison, i32 %74, i64 0, !dbg !17
  %94 = insertelement <4 x i32> %93, i32 %80, i64 1, !dbg !17
  %95 = insertelement <4 x i32> %94, i32 %81, i64 2, !dbg !17
  %96 = insertelement <4 x i32> %95, i32 %82, i64 3, !dbg !17
  %97 = bitcast <4 x i32> %96 to <4 x float>, !dbg !17
  %98 = fsub <4 x float> %97, %79, !dbg !30
  %99 = insertelement <4 x float> poison, float %.0.i8, i64 0, !dbg !31
  %100 = insertelement <4 x float> %99, float %.0.i5, i64 1, !dbg !31
  %101 = insertelement <4 x float> %100, float %.0.i2, i64 2, !dbg !31
  %102 = insertelement <4 x float> %101, float %.0.i, i64 3, !dbg !31
  %103 = fmul <4 x float> %98, %102, !dbg !31
  %104 = fmul <4 x float> %103, %92, !dbg !32
  %105 = fadd <4 x float> %104, %87, !dbg !33
  %106 = fcmp ogt <4 x float> %105, zeroinitializer, !dbg !34
  %107 = extractelement <4 x float> %105, i64 3, !dbg !35
  %108 = fmul float %107, 0x3FC99999A0000000, !dbg !36
  %109 = extractelement <4 x float> %105, i64 2, !dbg !35
  %110 = fmul float %109, 0x3FC99999A0000000, !dbg !36
  %111 = extractelement <4 x float> %105, i64 1, !dbg !35
  %112 = fmul float %111, 0x3FC99999A0000000, !dbg !36
  %113 = extractelement <4 x float> %105, i64 0, !dbg !35
  %114 = fmul float %113, 0x3FC99999A0000000, !dbg !36
  %115 = extractelement <4 x i1> %106, i64 3, !dbg !35
  %116 = select i1 %115, float %107, float %108, !dbg !35
  %117 = extractelement <4 x i1> %106, i64 2, !dbg !35
  %118 = select i1 %117, float %109, float %110, !dbg !35
  %119 = extractelement <4 x i1> %106, i64 1, !dbg !35
  %120 = select i1 %119, float %111, float %112, !dbg !35
  %121 = extractelement <4 x i1> %106, i64 0, !dbg !35
  %122 = select i1 %121, float %113, float %114, !dbg !35
  %123 = getelementptr float, ptr addrspace(1) %0, i64 %16, !dbg !37
  %124 = bitcast float %116 to i32, !dbg !38
  %125 = bitcast float %118 to i32, !dbg !38
  %126 = bitcast float %120 to i32, !dbg !38
  %127 = bitcast float %122 to i32, !dbg !38
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %124, i32 %125, i32 %126, i32 %127, ptr addrspace(1) %123, i1 true) #3, !dbg !38
  ret void, !dbg !39
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.f(float) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "clrl2lt6n4imlneqknwqrnccv7edes6qtthr4unc254v5kzv3pis.py", directory: "inductor_cache/lr")
!4 = !{ptr @triton_poi_fused_leaky_relu_native_group_norm_5, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_leaky_relu_native_group_norm_5, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_leaky_relu_native_group_norm_5", linkageName: "triton_poi_fused_leaky_relu_native_group_norm_5", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 19, scope: !7)
!15 = !DILocation(line: 26, column: 27, scope: !7)
!16 = !DILocation(line: 27, column: 30, scope: !7)
!17 = !DILocation(line: 27, column: 35, scope: !7)
!18 = !DILocation(line: 28, column: 36, scope: !7)
!19 = !DILocation(line: 28, column: 30, scope: !7)
!20 = !DILocation(line: 28, column: 40, scope: !7)
!21 = !DILocation(line: 29, column: 30, scope: !7)
!22 = !DILocation(line: 29, column: 40, scope: !7)
!23 = !DILocation(line: 30, column: 31, scope: !7)
!24 = !DILocation(line: 30, column: 36, scope: !7)
!25 = !DILocation(line: 31, column: 31, scope: !7)
!26 = !DILocation(line: 31, column: 36, scope: !7)
!27 = !DILocation(line: 34, column: 18, scope: !7)
!28 = !DILocation(line: 36, column: 18, scope: !7)
!29 = !DILocation(line: 37, column: 27, scope: !7)
!30 = !DILocation(line: 32, column: 18, scope: !7)
!31 = !DILocation(line: 38, column: 18, scope: !7)
!32 = !DILocation(line: 39, column: 19, scope: !7)
!33 = !DILocation(line: 40, column: 20, scope: !7)
!34 = !DILocation(line: 42, column: 20, scope: !7)
!35 = !DILocation(line: 45, column: 35, scope: !7)
!36 = !DILocation(line: 44, column: 20, scope: !7)
!37 = !DILocation(line: 46, column: 28, scope: !7)
!38 = !DILocation(line: 46, column: 40, scope: !7)
!39 = !DILocation(line: 46, column: 4, scope: !7)
