// Seed: 1292111669
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  tri1 id_12 = 1, id_13;
  assign {id_1, (1)} = id_3 < ~1;
  assign id_13 = id_10;
endmodule
module module_1 (
    output wand  id_0,
    input  uwire id_1,
    input  tri   id_2
);
  uwire id_4, id_5;
  always id_4 = 1;
  assign id_4 = ~1;
  task id_6;
    output id_7;
    input id_8;
    id_8 <= id_7;
  endtask
  module_0(
      id_5, id_5, id_5, id_4, id_4, id_5, id_4, id_4, id_4, id_4, id_4
  );
  wire id_9, id_10, id_11;
endmodule
