TDCR_SSZ_16_BITS	,	V_38
dma_addr_t	,	T_1
mmp_tdma_disable_chan	,	F_5
of_match_device	,	F_42
TDCR_BURSTSZ_SQU_32B	,	V_48
ENOSYS	,	V_111
num_periods	,	V_88
"mmp_tdma: unknown bus size.\n"	,	L_2
TDCR_SSPMOD	,	V_42
to_mmp_tdma_chan	,	F_18
"unable to register\n"	,	L_9
dev	,	V_32
DMA_MEM_TO_DEV	,	V_17
platform_get_device_id	,	F_43
TDCR_DSTDIR_ADDR_HOLD	,	V_18
TDCR_BURSTSZ_32B	,	V_29
pool	,	V_76
tasklet	,	V_58
DMA_COMPLETE	,	V_13
TDCR_BURSTSZ_SQU_2B	,	V_44
dma_addr	,	V_84
size	,	V_73
DMA_SLAVE_BUSWIDTH_4_BYTES	,	V_39
gen_pool	,	V_71
of_node	,	V_131
GFP_KERNEL	,	V_121
args_count	,	V_140
dst_maxburst	,	V_109
device	,	V_119
dma_async_device_unregister	,	F_33
iores	,	V_145
device_prep_dma_cyclic	,	V_154
DMA_TERMINATE_ALL	,	V_103
src_addr_width	,	V_108
IRQ_NONE	,	V_60
chan_num	,	V_146
dma_set_mask	,	F_53
device_node	,	V_124
tdmac	,	V_2
mmp_tdma_control	,	F_27
DMA_PAUSE	,	V_104
"initialized\n"	,	L_11
dma_spec	,	V_134
device_issue_pending	,	V_156
of_dma_controller_register	,	F_57
mmp_tdma_chan	,	V_1
dev_addr	,	V_95
mmp_tdma_type	,	V_141
pos	,	V_55
arg	,	V_100
of_phandle_args	,	V_133
TDCR_FETCHND	,	V_7
devm_ioremap_resource	,	F_46
irq	,	V_53
i	,	V_63
src_addr	,	V_93
dma_async_device_register	,	F_56
TDCR_BURSTSZ_SQU_4B	,	V_45
desc_num	,	V_74
buf	,	V_89
dst_addr_width	,	V_110
irq_num	,	V_65
period_len	,	V_56
platform_device	,	V_117
tx	,	V_79
TDMA_CHANNEL_NUM	,	V_66
"maximum period size exceeded: %d &gt; %d\n"	,	L_4
TDCR_SRCDIR_ADDR_INC	,	V_19
dir	,	V_16
mmp_tdma_enable_chan	,	F_4
dma_do_tasklet	,	F_14
INIT_LIST_HEAD	,	F_49
mmp_tdma_filter_param	,	V_127
reg	,	V_49
mmp_tdma_int_handler	,	F_13
mmp_tdma_desc	,	V_75
dst_addr	,	V_94
MMP_AUD_TDMA	,	V_23
mmp_tdma_resume_chan	,	F_6
platform_get_irq	,	F_44
ret	,	V_64
TDCR_BURSTSZ_64B	,	V_30
err_out	,	V_91
TDCR_CHANEN	,	V_10
dma_slave_config	,	V_101
"failed to register controller\n"	,	L_10
DMA_ERROR	,	V_97
mmp_tdma_dt_ids	,	V_147
dma_async_tx_descriptor	,	V_78
channels	,	V_125
callback_param	,	V_70
copy_align	,	V_158
platform_get_resource	,	F_45
idx	,	V_120
completed_cookie	,	V_116
TDCR_BURSTSZ_4B	,	V_26
desc	,	V_68
mmp_tdma_tx_submit	,	F_17
device_control	,	V_157
tasklet_init	,	F_36
dev_err	,	F_9
of_id	,	V_143
dma_chan	,	V_82
param	,	V_128
mmp_tdma_issue_pending	,	F_30
device_free_chan_resources	,	V_153
src_maxburst	,	V_107
of_device_id	,	V_142
mask	,	V_138
DMA_RESUME	,	V_105
gpool	,	V_72
dma_tx_state	,	V_114
cap_mask	,	V_139
tx_submit	,	V_83
tdcr	,	V_15
TDCR_BURSTSZ_SQU_8B	,	V_46
device_alloc_chan_resources	,	V_152
DMA_BIT_MASK	,	F_54
mmp_tdma_pause_chan	,	F_7
mmp_tdma_probe	,	F_41
TDMA_MAX_XFER_BYTES	,	V_90
TDCR_BURSTSZ_SQU_16B	,	V_47
TDCR	,	V_6
base	,	V_123
byte_cnt	,	V_96
ENOMEM	,	V_122
DMA_IN_PROGRESS	,	V_12
dma_transfer_direction	,	V_85
dev_info	,	F_58
DMA_CYCLIC	,	V_151
DMA_SLAVE_CONFIG	,	V_106
desc_arr	,	V_77
tdev	,	V_62
device_tx_status	,	V_155
mmp_tdma_config_chan	,	F_8
buswidth	,	V_34
chan_id	,	V_132
cookie	,	V_113
phys	,	V_3
mmp_tdma_clear_chan_irq	,	F_10
"tdma"	,	L_3
mmp_tdma_xlate	,	F_39
TDCR_BURSTSZ_16B	,	V_28
txstate	,	V_115
IRQ_HANDLED	,	V_59
mmp_tdma_free_descriptor	,	F_15
dma_request_channel	,	F_40
"too many channels for device!\n"	,	L_5
"no free memory for DMA channels!\n"	,	L_6
TDCR_BURSTSZ_8B	,	V_27
cmd	,	V_99
"asram"	,	L_7
status	,	V_11
DMA_SLAVE_BUSWIDTH_2_BYTES	,	V_37
TDISR	,	V_50
of_dma_data	,	V_137
flags	,	V_87
dma_async_tx_descriptor_init	,	F_20
list_add_tail	,	F_37
fn_param	,	V_126
TDCR_BURSTSZ_128B	,	V_31
mmp_tdma_tx_status	,	F_28
TDCR_DSTDIR_ADDR_INC	,	V_22
mmp_tdma_alloc_chan_resources	,	F_19
dma_set_tx_state	,	F_29
EAGAIN	,	V_52
EINVAL	,	V_33
TDCR_SSZ_32_BITS	,	V_40
TDIMR_COMP	,	V_8
DMA_DEV_TO_MEM	,	V_20
gen_pool_dma_alloc	,	F_25
mmp_tdma_alloc_descriptor	,	F_24
mmp_tdma_chan_handler	,	F_11
mmp_tdma_free_chan_resources	,	F_22
dma_status	,	V_112
chan	,	V_80
dma_device	,	V_129
TDIMR	,	V_9
desc_arr_phys	,	V_81
data	,	V_67
TDMA_ALIGNMENT	,	V_159
DMA_PAUSED	,	V_14
mmp_tdma_chan_init	,	F_34
TDCR_SSZ_8_BITS	,	V_36
mmp_tdma_chan_set_desc	,	F_1
size_t	,	T_5
dmaengine_cfg	,	V_102
ofdma	,	V_136
DMA_SLAVE_BUSWIDTH_1_BYTE	,	V_35
TDNDPR	,	V_5
pdev	,	V_118
u32	,	T_2
burst_sz	,	V_25
mmp_tdma_filter_fn	,	F_38
TDISR_COMP	,	V_51
tasklet_schedule	,	F_12
of_dma	,	V_135
dma_cookie_t	,	T_4
resource	,	V_144
TDCR_PACKMOD	,	V_24
mmp_tdma_remove	,	F_31
PTR_ERR	,	F_48
mmp_tdma_device	,	V_61
DMA_SLAVE	,	V_150
platform_set_drvdata	,	F_55
devm_kzalloc	,	F_35
dma_ctrl_cmd	,	V_98
platform_get_drvdata	,	F_32
driver_data	,	V_148
nxt_desc	,	V_92
TDCR_BURSTSZ_SQU_1B	,	V_43
dma_cap_set	,	F_52
devm_free_irq	,	F_23
TDCR_SRCDIR_ADDR_HOLD	,	V_21
of_get_named_gen_pool	,	F_50
buf_len	,	V_57
reg_base	,	V_4
IORESOURCE_MEM	,	V_149
direction	,	V_86
PXA910_SQU	,	V_41
readl	,	F_3
pdma_device	,	V_130
writel	,	F_2
irqreturn_t	,	T_3
dev_id	,	V_54
gen_pool_free	,	F_16
"asram pool not available\n"	,	L_8
mmp_tdma_prep_dma_cyclic	,	F_26
callback	,	V_69
dma_cap_mask_t	,	T_6
"mmp_tdma: unknown burst size.\n"	,	L_1
devm_request_irq	,	F_21
IS_ERR	,	F_47
sram_get_gpool	,	F_51
