Analysis & Synthesis report for DUT
Fri Dec  9 14:24:46 2022
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+-----------------------------+------------------------------------------------+
; Analysis & Synthesis Status ; Failed - Fri Dec  9 14:24:46 2022              ;
; Quartus Prime Version       ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name               ; DUT                                            ;
; Top-level Entity Name       ; DUT                                            ;
; Family                      ; MAX V                                          ;
+-----------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; DUT                ; DUT                ;
; Family name                                                      ; MAX V              ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Fri Dec  9 14:24:37 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DUT -c DUT
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 3 design units, including 1 entities, in source file rob_wb.vhdl
    Info (12022): Found design unit 1: Re_Order_Buffer_Writeback File: C:/Users/hp/Desktop/CS683/main/rob_wb.VHDL Line: 45
    Info (12022): Found design unit 2: rob_wb-rob_wb_arc File: C:/Users/hp/Desktop/CS683/main/rob_wb.VHDL Line: 152
    Info (12023): Found entity 1: rob_wb File: C:/Users/hp/Desktop/CS683/main/rob_wb.VHDL Line: 102
Info (12021): Found 3 design units, including 1 entities, in source file reg_39.vhdl
    Info (12022): Found design unit 1: reg_39 File: C:/Users/hp/Desktop/CS683/main/reg_39.VHDL Line: 4
    Info (12022): Found design unit 2: reg39-arc File: C:/Users/hp/Desktop/CS683/main/reg_39.VHDL Line: 18
    Info (12023): Found entity 1: reg39 File: C:/Users/hp/Desktop/CS683/main/reg_39.VHDL Line: 14
Info (12021): Found 3 design units, including 1 entities, in source file reg_26.vhdl
    Info (12022): Found design unit 1: reg_26 File: C:/Users/hp/Desktop/CS683/main/reg_26.VHDL Line: 4
    Info (12022): Found design unit 2: reg26-arc File: C:/Users/hp/Desktop/CS683/main/reg_26.VHDL Line: 18
    Info (12023): Found entity 1: reg26 File: C:/Users/hp/Desktop/CS683/main/reg_26.VHDL Line: 14
Info (12021): Found 3 design units, including 1 entities, in source file pc.vhdl
    Info (12022): Found design unit 1: progCounter File: C:/Users/hp/Desktop/CS683/main/pc.VHDL Line: 4
    Info (12022): Found design unit 2: pc-arc File: C:/Users/hp/Desktop/CS683/main/pc.VHDL Line: 18
    Info (12023): Found entity 1: pc File: C:/Users/hp/Desktop/CS683/main/pc.VHDL Line: 14
Info (12021): Found 3 design units, including 1 entities, in source file note.vhdl
    Info (12022): Found design unit 1: Notify File: C:/Users/hp/Desktop/CS683/main/note.VHDL Line: 4
    Info (12022): Found design unit 2: noti-arc File: C:/Users/hp/Desktop/CS683/main/note.VHDL Line: 20
    Info (12023): Found entity 1: noti File: C:/Users/hp/Desktop/CS683/main/note.VHDL Line: 15
Info (12021): Found 3 design units, including 1 entities, in source file imem.vhdl
    Info (12022): Found design unit 1: iMemory File: C:/Users/hp/Desktop/CS683/main/iMem.VHDL Line: 4
    Info (12022): Found design unit 2: imem-arc File: C:/Users/hp/Desktop/CS683/main/iMem.VHDL Line: 18
    Info (12023): Found entity 1: imem File: C:/Users/hp/Desktop/CS683/main/iMem.VHDL Line: 14
Info (12021): Found 3 design units, including 1 entities, in source file fetchstage.vhdl
    Info (12022): Found design unit 1: InF File: C:/Users/hp/Desktop/CS683/main/fetchStage.VHDL Line: 4
    Info (12022): Found design unit 2: fetchStage-arc File: C:/Users/hp/Desktop/CS683/main/fetchStage.VHDL Line: 27
    Info (12023): Found entity 1: fetchStage File: C:/Users/hp/Desktop/CS683/main/fetchStage.VHDL Line: 22
Error (10500): VHDL syntax error at exeLWSW.VHDL(20) near text ",";  expecting ";", or ")" File: C:/Users/hp/Desktop/CS683/main/exeLWSW.VHDL Line: 20
Error (10500): VHDL syntax error at exeLWSW.VHDL(49) near text "process";  expecting "if" File: C:/Users/hp/Desktop/CS683/main/exeLWSW.VHDL Line: 49
Info (12021): Found 0 design units, including 0 entities, in source file exelwsw.vhdl
Info (12021): Found 3 design units, including 1 entities, in source file exealubr.vhdl
    Info (12022): Found design unit 1: executestage File: C:/Users/hp/Desktop/CS683/main/exealubr.VHDL Line: 4
    Info (12022): Found design unit 2: execute-arch File: C:/Users/hp/Desktop/CS683/main/exealubr.VHDL Line: 20
    Info (12023): Found entity 1: execute File: C:/Users/hp/Desktop/CS683/main/exealubr.VHDL Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file dut.vhdl
    Info (12022): Found design unit 1: DUT-arc File: C:/Users/hp/Desktop/CS683/main/DUT.VHDL Line: 13
    Info (12023): Found entity 1: DUT File: C:/Users/hp/Desktop/CS683/main/DUT.VHDL Line: 9
Info (12021): Found 3 design units, including 1 entities, in source file dmem.vhdl
    Info (12022): Found design unit 1: dataMemory File: C:/Users/hp/Desktop/CS683/main/dMem.VHDL Line: 4
    Info (12022): Found design unit 2: dmem-arc File: C:/Users/hp/Desktop/CS683/main/dMem.VHDL Line: 18
    Info (12023): Found entity 1: dmem File: C:/Users/hp/Desktop/CS683/main/dMem.VHDL Line: 14
Error (10500): VHDL syntax error at dispatch_rf.VHDL(6) near text ":";  expecting ";", or ")" File: C:/Users/hp/Desktop/CS683/main/dispatch_rf.VHDL Line: 6
Error (10523): Ignored construct InstructionDispatch at dispatch_rf.VHDL(4) due to previous errors File: C:/Users/hp/Desktop/CS683/main/dispatch_rf.VHDL Line: 4
Error (10500): VHDL syntax error at dispatch_rf.VHDL(15) near text ":";  expecting ";", or ")" File: C:/Users/hp/Desktop/CS683/main/dispatch_rf.VHDL Line: 15
Error (10500): VHDL syntax error at dispatch_rf.VHDL(21) near text "type";  expecting an identifier ("type" is a reserved keyword), or a string literal File: C:/Users/hp/Desktop/CS683/main/dispatch_rf.VHDL Line: 21
Error (10500): VHDL syntax error at dispatch_rf.VHDL(22) near text "type";  expecting an identifier ("type" is a reserved keyword), or a string literal File: C:/Users/hp/Desktop/CS683/main/dispatch_rf.VHDL Line: 22
Info (12021): Found 0 design units, including 0 entities, in source file dispatch_rf.vhdl
Error (10500): VHDL syntax error at decode.VHDL(19) near text "type";  expecting an identifier ("type" is a reserved keyword), or a string literal File: C:/Users/hp/Desktop/CS683/main/decode.VHDL Line: 19
Info (12021): Found 0 design units, including 0 entities, in source file decode.vhdl
Info (12021): Found 3 design units, including 1 entities, in source file branchpredictor.vhdl
    Info (12022): Found design unit 1: brPred File: C:/Users/hp/Desktop/CS683/main/branchPredictor.VHDL Line: 4
    Info (12022): Found design unit 2: biMode-arc File: C:/Users/hp/Desktop/CS683/main/branchPredictor.VHDL Line: 22
    Info (12023): Found entity 1: biMode File: C:/Users/hp/Desktop/CS683/main/branchPredictor.VHDL Line: 17
Info (12021): Found 3 design units, including 1 entities, in source file adder16.vhdl
    Info (12022): Found design unit 1: adder16 File: C:/Users/hp/Desktop/CS683/main/adder16.VHDL Line: 4
    Info (12022): Found design unit 2: add16-arc File: C:/Users/hp/Desktop/CS683/main/adder16.VHDL Line: 18
    Info (12023): Found entity 1: add16 File: C:/Users/hp/Desktop/CS683/main/adder16.VHDL Line: 14
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 1 warning
    Error: Peak virtual memory: 4778 megabytes
    Error: Processing ended: Fri Dec  9 14:24:46 2022
    Error: Elapsed time: 00:00:09
    Error: Total CPU time (on all processors): 00:00:21


