

================================================================
== Vivado HLS Report for 'write_output'
================================================================
* Date:           Tue Nov 28 10:42:29 2017

* Version:        2017.3 (Build 2018833 on Wed Oct 04 20:30:40 MDT 2017)
* Project:        Prova_casa
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |    5|  27990|    5|  27990|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+-----+-----+-----+-----+----------+
        |                                  |                       |  Latency  |  Interval | Pipeline |
        |             Instance             |         Module        | min | max | min | max |   Type   |
        +----------------------------------+-----------------------+-----+-----+-----+-----+----------+
        |grp_aesl_mux_load_28_37_s_fu_308  |aesl_mux_load_28_37_s  |    2|    2|    1|    1| function |
        +----------------------------------+-----------------------+-----+-----+-----+-----+----------+

        * Loop: 
        +------------+-----+-------+----------+-----------+-----------+-----------+----------+
        |            |   Latency   | Iteration|  Initiation Interval  |    Trip   |          |
        |  Loop Name | min |  max  |  Latency |  achieved |   target  |   Count   | Pipelined|
        +------------+-----+-------+----------+-----------+-----------+-----------+----------+
        |- writeOut  |    0|  27985|        15|          1|          1| 0 ~ 27972 |    yes   |
        +------------+-----+-------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 1, D = 15, States = { 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	20  / (!tmp_15_i_i_i)
	6  / (tmp_15_i_i_i)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	5  / true
20 --> 

* FSM state operations: 

 <State 1> : 6.11ns
ST_1 : Operation 21 [1/1] (3.63ns)   --->   "%out_offset_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %out_offset)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 22 [1/1] (3.63ns)   --->   "%curr_layer_out_w_rea = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %curr_layer_out_w)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 23 [1/1] (3.63ns)   --->   "%curr_layer_out_h_rea = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %curr_layer_out_h)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 24 [1/1] (3.63ns)   --->   "%curr_layer_out_ch_re = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %curr_layer_out_ch)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 25 [1/1] (3.63ns)   --->   "%to_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %to_r)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 26 [1/1] (3.63ns)   --->   "%row_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %row)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 27 [1/1] (3.63ns)   --->   "%col_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %col)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 28 [1/1] (3.63ns)   --->   "%output_offset_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %output_offset)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 29 [1/1] (3.63ns)   --->   "%quantized_multiplier_2 = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %quantized_multiplier)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 30 [1/1] (3.63ns)   --->   "%right_shift_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %right_shift)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 31 [1/1] (2.47ns)   --->   "%tmp_1_i_i_i = icmp sgt i32 %curr_layer_out_h_rea, 37" [Prova_casa/src/zhang_convolution_quant.c:221]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.47ns)   --->   "%tmp_3_i_i_i = icmp sgt i32 %curr_layer_out_ch_re, 28" [Prova_casa/src/zhang_convolution_quant.c:223]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %output_offset_read to i8"

 <State 2> : 8.51ns
ST_2 : Operation 34 [1/1] (8.51ns)   --->   "%out_size = mul nsw i32 %curr_layer_out_w_rea, %curr_layer_out_h_rea" [Prova_casa/src/zhang_convolution_quant.c:217]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.37ns)   --->   "%n_rows = select i1 %tmp_1_i_i_i, i32 37, i32 %curr_layer_out_h_rea" [Prova_casa/src/zhang_convolution_quant.c:221]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (2.47ns)   --->   "%tmp_2_i_i_i = icmp sgt i32 %curr_layer_out_w_rea, 27" [Prova_casa/src/zhang_convolution_quant.c:222]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.37ns)   --->   "%n_depth_o = select i1 %tmp_3_i_i_i, i32 28, i32 %curr_layer_out_ch_re" [Prova_casa/src/zhang_convolution_quant.c:223]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (2.55ns)   --->   "%tmp_4_i_i_i = add nsw i32 %n_rows, %row_read" [Prova_casa/src/zhang_convolution_quant.c:225]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (2.47ns)   --->   "%tmp_5_i_i_i = icmp sgt i32 %tmp_4_i_i_i, %curr_layer_out_h_rea" [Prova_casa/src/zhang_convolution_quant.c:225]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (2.55ns)   --->   "%tmp_6_i_i_i = sub nsw i32 %curr_layer_out_h_rea, %row_read" [Prova_casa/src/zhang_convolution_quant.c:225]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.37ns)   --->   "%n_rows_1 = select i1 %tmp_5_i_i_i, i32 %tmp_6_i_i_i, i32 %n_rows" [Prova_casa/src/zhang_convolution_quant.c:225]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (2.55ns)   --->   "%tmp_10_i_i_i = add nsw i32 %n_depth_o, %to_read" [Prova_casa/src/zhang_convolution_quant.c:227]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (2.47ns)   --->   "%tmp_11_i_i_i = icmp sgt i32 %tmp_10_i_i_i, %curr_layer_out_ch_re" [Prova_casa/src/zhang_convolution_quant.c:227]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (2.55ns)   --->   "%tmp_12_i_i_i = sub nsw i32 %curr_layer_out_ch_re, %to_read" [Prova_casa/src/zhang_convolution_quant.c:227]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.37ns)   --->   "%n_depth_o_1 = select i1 %tmp_11_i_i_i, i32 %tmp_12_i_i_i, i32 %n_depth_o" [Prova_casa/src/zhang_convolution_quant.c:227]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 3> : 8.51ns
ST_3 : Operation 46 [1/1] (8.51ns)   --->   "%tmp_i_i_i = mul nsw i32 %out_size, %to_read" [Prova_casa/src/zhang_convolution_quant.c:218]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (8.51ns)   --->   "%tmp_i_i_i_17 = mul nsw i32 %row_read, %curr_layer_out_w_rea" [Prova_casa/src/zhang_convolution_quant.c:218]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (1.37ns)   --->   "%n_cols = select i1 %tmp_2_i_i_i, i32 27, i32 %curr_layer_out_w_rea" [Prova_casa/src/zhang_convolution_quant.c:222]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (2.55ns)   --->   "%tmp_7_i_i_i = add nsw i32 %n_cols, %col_read" [Prova_casa/src/zhang_convolution_quant.c:226]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (2.47ns)   --->   "%tmp_8_i_i_i = icmp sgt i32 %tmp_7_i_i_i, %curr_layer_out_w_rea" [Prova_casa/src/zhang_convolution_quant.c:226]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (2.55ns)   --->   "%tmp_9_i_i_i = sub nsw i32 %curr_layer_out_w_rea, %col_read" [Prova_casa/src/zhang_convolution_quant.c:226]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (1.37ns)   --->   "%n_cols_1 = select i1 %tmp_8_i_i_i, i32 %tmp_9_i_i_i, i32 %n_cols" [Prova_casa/src/zhang_convolution_quant.c:226]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (8.51ns)   --->   "%tmp1_i = mul i32 %n_depth_o_1, %n_rows_1" [Prova_casa/src/zhang_convolution_quant.c:231]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 4> : 8.51ns
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %curr_layer_out_w, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %curr_layer_out_h, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %curr_layer_out_ch, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_r, [6 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 102400, [5 x i8]* @p_str19, [6 x i8]* @p_str20, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_r, [6 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 102400, [5 x i8]* @p_str19, [6 x i8]* @p_str20, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %to_r, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %row, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %col, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %output_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %quantized_multiplier, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %right_shift, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_r, [6 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 102400, [5 x i8]* @p_str19, [6 x i8]* @p_str20, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %right_shift, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %quantized_multiplier, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %output_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %col, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %row, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %to_r, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %curr_layer_out_ch, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %curr_layer_out_h, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %curr_layer_out_w, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_r, [6 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 102400, [5 x i8]* @p_str19, [6 x i8]* @p_str20, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 77 [1/1] (8.51ns)   --->   "%tmp_14_i_i_i = mul i32 %n_cols_1, %tmp1_i" [Prova_casa/src/zhang_convolution_quant.c:231]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%b_64_i_cast_i_i_i = sext i32 %quantized_multiplier_2 to i59" [Prova_casa/src/zhang_convolution_quant.c:31->Prova_casa/src/zhang_convolution_quant.c:244]
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3_i = add i32 %tmp_i_i_i_17, %tmp_i_i_i" [Prova_casa/src/zhang_convolution_quant.c:245]   --->   Core 79 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 80 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp2_i = add i32 %tmp3_i, %col_read" [Prova_casa/src/zhang_convolution_quant.c:245]   --->   Core 79 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%sext_cast_i = sext i32 %out_offset_read to i33" [Prova_casa/src/zhang_convolution_quant.c:231]
ST_4 : Operation 82 [1/1] (1.76ns)   --->   "br label %0" [Prova_casa/src/zhang_convolution_quant.c:231]

 <State 5> : 7.33ns
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%i_index_i_i_i = phi i16 [ 0, %entry ], [ %i_index_2_i_i_i, %_ifconv.i ]" [Prova_casa/src/zhang_convolution_quant.c:235]
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%ii_index_i_i_i = phi i16 [ 0, %entry ], [ %ii_index_2, %_ifconv.i ]"
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%itr_i_i_i = phi i31 [ 0, %entry ], [ %itr_i, %_ifconv.i ]" [Prova_casa/src/zhang_convolution_quant.c:231]
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%i_i_i_i = phi i32 [ 0, %entry ], [ %i_2_i_i_i, %_ifconv.i ]" [Prova_casa/src/zhang_convolution_quant.c:235]
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%j_i_i_i = phi i32 [ 0, %entry ], [ %j, %_ifconv.i ]"
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%ii_i_i_i = phi i32 [ 0, %entry ], [ %ii_2, %_ifconv.i ]"
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%itr_i_i_cast_i = zext i31 %itr_i_i_i to i32" [Prova_casa/src/zhang_convolution_quant.c:231]
ST_5 : Operation 90 [1/1] (2.47ns)   --->   "%tmp_15_i_i_i = icmp slt i32 %itr_i_i_cast_i, %tmp_14_i_i_i" [Prova_casa/src/zhang_convolution_quant.c:231]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (2.52ns)   --->   "%itr_i = add i31 %itr_i_i_i, 1" [Prova_casa/src/zhang_convolution_quant.c:231]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %tmp_15_i_i_i, label %_ifconv.i, label %.exit" [Prova_casa/src/zhang_convolution_quant.c:231]
ST_5 : Operation 93 [1/1] (2.47ns)   --->   "%tmp_16_i_i_i = icmp eq i32 %j_i_i_i, %n_cols_1" [Prova_casa/src/zhang_convolution_quant.c:235]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (2.55ns)   --->   "%i = add nsw i32 1, %i_i_i_i" [Prova_casa/src/zhang_convolution_quant.c:237]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (2.47ns)   --->   "%tmp_18_i_i_i = icmp eq i32 %i, %n_rows_1" [Prova_casa/src/zhang_convolution_quant.c:239]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (2.55ns)   --->   "%ii = add nsw i32 1, %ii_i_i_i" [Prova_casa/src/zhang_convolution_quant.c:241]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.93ns)   --->   "%sel_tmp_i = and i1 %tmp_16_i_i_i, %tmp_18_i_i_i" [Prova_casa/src/zhang_convolution_quant.c:235]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node i_2_i_i_i)   --->   "%sel_tmp9_i = select i1 %sel_tmp_i, i32 0, i32 %i" [Prova_casa/src/zhang_convolution_quant.c:235]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (1.37ns) (out node of the LUT)   --->   "%i_2_i_i_i = select i1 %tmp_16_i_i_i, i32 %sel_tmp9_i, i32 %i_i_i_i" [Prova_casa/src/zhang_convolution_quant.c:235]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (1.37ns)   --->   "%j_2_i_i_i = select i1 %tmp_16_i_i_i, i32 0, i32 %j_i_i_i" [Prova_casa/src/zhang_convolution_quant.c:235]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node ii_2)   --->   "%ii_1 = select i1 %sel_tmp_i, i32 %ii, i32 %ii_i_i_i" [Prova_casa/src/zhang_convolution_quant.c:235]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (1.37ns) (out node of the LUT)   --->   "%ii_2 = select i1 %tmp_16_i_i_i, i32 %ii_1, i32 %ii_i_i_i" [Prova_casa/src/zhang_convolution_quant.c:235]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_21 = trunc i32 %ii_2 to i5" [Prova_casa/src/zhang_convolution_quant.c:235]
ST_5 : Operation 104 [1/1] (2.55ns)   --->   "%j = add nsw i32 1, %j_2_i_i_i" [Prova_casa/src/zhang_convolution_quant.c:231]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 8.51ns
ST_6 : Operation 105 [1/1] (8.51ns)   --->   "%tmp_17_i_i_i = mul nsw i32 %i, %curr_layer_out_w_rea" [Prova_casa/src/zhang_convolution_quant.c:237]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (8.51ns)   --->   "%tmp_19_i_i_i = mul nsw i32 %out_size, %ii" [Prova_casa/src/zhang_convolution_quant.c:241]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [3/3] (8.51ns)   --->   "%tmp6_i = call fastcc i27 @aesl_mux_load_28_37_s(i5 %tmp_21, i32 %i_2_i_i_i, i32 %j_2_i_i_i, [999 x i27]* @outputfm_0, [999 x i27]* @outputfm_1, [999 x i27]* @outputfm_10, [999 x i27]* @outputfm_11, [999 x i27]* @outputfm_12, [999 x i27]* @outputfm_13, [999 x i27]* @outputfm_14, [999 x i27]* @outputfm_15, [999 x i27]* @outputfm_16, [999 x i27]* @outputfm_17, [999 x i27]* @outputfm_18, [999 x i27]* @outputfm_19, [999 x i27]* @outputfm_2, [999 x i27]* @outputfm_20, [999 x i27]* @outputfm_21, [999 x i27]* @outputfm_22, [999 x i27]* @outputfm_23, [999 x i27]* @outputfm_24, [999 x i27]* @outputfm_25, [999 x i27]* @outputfm_26, [999 x i27]* @outputfm_27, [999 x i27]* @outputfm_3, [999 x i27]* @outputfm_4, [999 x i27]* @outputfm_5, [999 x i27]* @outputfm_6, [999 x i27]* @outputfm_7, [999 x i27]* @outputfm_8, [999 x i27]* @outputfm_9)" [Prova_casa/src/zhang_convolution_quant.c:235]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 7> : 8.51ns
ST_7 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node i_index_2_i_i_i)   --->   "%i_index = trunc i32 %tmp_17_i_i_i to i16" [Prova_casa/src/zhang_convolution_quant.c:237]
ST_7 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node ii_index_2)   --->   "%ii_index = trunc i32 %tmp_19_i_i_i to i16" [Prova_casa/src/zhang_convolution_quant.c:241]
ST_7 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node i_index_2_i_i_i)   --->   "%sel_tmp1_i = select i1 %sel_tmp_i, i16 0, i16 %i_index" [Prova_casa/src/zhang_convolution_quant.c:235]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (1.37ns) (out node of the LUT)   --->   "%i_index_2_i_i_i = select i1 %tmp_16_i_i_i, i16 %sel_tmp1_i, i16 %i_index_i_i_i" [Prova_casa/src/zhang_convolution_quant.c:235]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node ii_index_2)   --->   "%ii_index_1 = select i1 %sel_tmp_i, i16 %ii_index, i16 %ii_index_i_i_i" [Prova_casa/src/zhang_convolution_quant.c:235]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (1.37ns) (out node of the LUT)   --->   "%ii_index_2 = select i1 %tmp_16_i_i_i, i16 %ii_index_1, i16 %ii_index_i_i_i" [Prova_casa/src/zhang_convolution_quant.c:235]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 114 [2/3] (8.51ns)   --->   "%tmp6_i = call fastcc i27 @aesl_mux_load_28_37_s(i5 %tmp_21, i32 %i_2_i_i_i, i32 %j_2_i_i_i, [999 x i27]* @outputfm_0, [999 x i27]* @outputfm_1, [999 x i27]* @outputfm_10, [999 x i27]* @outputfm_11, [999 x i27]* @outputfm_12, [999 x i27]* @outputfm_13, [999 x i27]* @outputfm_14, [999 x i27]* @outputfm_15, [999 x i27]* @outputfm_16, [999 x i27]* @outputfm_17, [999 x i27]* @outputfm_18, [999 x i27]* @outputfm_19, [999 x i27]* @outputfm_2, [999 x i27]* @outputfm_20, [999 x i27]* @outputfm_21, [999 x i27]* @outputfm_22, [999 x i27]* @outputfm_23, [999 x i27]* @outputfm_24, [999 x i27]* @outputfm_25, [999 x i27]* @outputfm_26, [999 x i27]* @outputfm_27, [999 x i27]* @outputfm_3, [999 x i27]* @outputfm_4, [999 x i27]* @outputfm_5, [999 x i27]* @outputfm_6, [999 x i27]* @outputfm_7, [999 x i27]* @outputfm_8, [999 x i27]* @outputfm_9)" [Prova_casa/src/zhang_convolution_quant.c:235]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_29_i_i_cast_i = zext i16 %ii_index_2 to i17" [Prova_casa/src/zhang_convolution_quant.c:245]
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_30_i_i_cast_i = zext i16 %i_index_2_i_i_i to i17" [Prova_casa/src/zhang_convolution_quant.c:245]
ST_7 : Operation 117 [1/1] (2.07ns)   --->   "%tmp5_i = add i17 %tmp_29_i_i_cast_i, %tmp_30_i_i_cast_i" [Prova_casa/src/zhang_convolution_quant.c:245]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%tmp5_cast_i = zext i17 %tmp5_i to i32" [Prova_casa/src/zhang_convolution_quant.c:245]
ST_7 : Operation 119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4_i = add i32 %j_2_i_i_i, %tmp5_cast_i" [Prova_casa/src/zhang_convolution_quant.c:245]   --->   Core 79 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 120 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_34_i_i_i = add i32 %tmp2_i, %tmp4_i" [Prova_casa/src/zhang_convolution_quant.c:245]   --->   Core 79 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

 <State 8> : 5.86ns
ST_8 : Operation 121 [1/3] (5.85ns)   --->   "%tmp6_i = call fastcc i27 @aesl_mux_load_28_37_s(i5 %tmp_21, i32 %i_2_i_i_i, i32 %j_2_i_i_i, [999 x i27]* @outputfm_0, [999 x i27]* @outputfm_1, [999 x i27]* @outputfm_10, [999 x i27]* @outputfm_11, [999 x i27]* @outputfm_12, [999 x i27]* @outputfm_13, [999 x i27]* @outputfm_14, [999 x i27]* @outputfm_15, [999 x i27]* @outputfm_16, [999 x i27]* @outputfm_17, [999 x i27]* @outputfm_18, [999 x i27]* @outputfm_19, [999 x i27]* @outputfm_2, [999 x i27]* @outputfm_20, [999 x i27]* @outputfm_21, [999 x i27]* @outputfm_22, [999 x i27]* @outputfm_23, [999 x i27]* @outputfm_24, [999 x i27]* @outputfm_25, [999 x i27]* @outputfm_26, [999 x i27]* @outputfm_27, [999 x i27]* @outputfm_3, [999 x i27]* @outputfm_4, [999 x i27]* @outputfm_5, [999 x i27]* @outputfm_6, [999 x i27]* @outputfm_7, [999 x i27]* @outputfm_8, [999 x i27]* @outputfm_9)" [Prova_casa/src/zhang_convolution_quant.c:235]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_35_i_i_cast_i = sext i32 %tmp_34_i_i_i to i33" [Prova_casa/src/zhang_convolution_quant.c:245]
ST_8 : Operation 123 [1/1] (2.55ns)   --->   "%sum_i = add i33 %tmp_35_i_i_cast_i, %sext_cast_i" [Prova_casa/src/zhang_convolution_quant.c:245]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%sum_cast_i = sext i33 %sum_i to i64" [Prova_casa/src/zhang_convolution_quant.c:245]
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%out_addr = getelementptr i8* %out_r, i64 %sum_cast_i" [Prova_casa/src/zhang_convolution_quant.c:245]

 <State 9> : 8.51ns
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%a_i_cast_i_i_i = sext i27 %tmp6_i to i59" [Prova_casa/src/zhang_convolution_quant.c:31->Prova_casa/src/zhang_convolution_quant.c:244]
ST_9 : Operation 127 [1/1] (8.51ns)   --->   "%ab_64 = mul i59 %a_i_cast_i_i_i, %b_64_i_cast_i_i_i" [Prova_casa/src/zhang_convolution_quant.c:32->Prova_casa/src/zhang_convolution_quant.c:244]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 3.39ns
ST_10 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node tmp_124_i_i_i_i)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i59.i32(i59 %ab_64, i32 58)" [Prova_casa/src/zhang_convolution_quant.c:35->Prova_casa/src/zhang_convolution_quant.c:244]
ST_10 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node tmp_124_i_i_i_i)   --->   "%tmp_123_i_cast_i_i_c = select i1 %tmp_22, i59 -32767, i59 32768" [Prova_casa/src/zhang_convolution_quant.c:35->Prova_casa/src/zhang_convolution_quant.c:244]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (3.39ns) (out node of the LUT)   --->   "%tmp_124_i_i_i_i = add i59 %ab_64, %tmp_123_i_cast_i_i_c" [Prova_casa/src/zhang_convolution_quant.c:35->Prova_casa/src/zhang_convolution_quant.c:244]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 8.50ns
ST_11 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node tmp_24_i_i_i)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i59.i32(i59 %tmp_124_i_i_i_i, i32 58)" [Prova_casa/src/zhang_convolution_quant.c:35->Prova_casa/src/zhang_convolution_quant.c:244]
ST_11 : Operation 132 [1/1] (3.39ns)   --->   "%p_neg_i_i_i_i = sub i59 0, %tmp_124_i_i_i_i" [Prova_casa/src/zhang_convolution_quant.c:35->Prova_casa/src/zhang_convolution_quant.c:244]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_88_i_i_i_i = call i32 @_ssdm_op_PartSelect.i32.i59.i32.i32(i59 %p_neg_i_i_i_i, i32 16, i32 47)" [Prova_casa/src/zhang_convolution_quant.c:35->Prova_casa/src/zhang_convolution_quant.c:244]
ST_11 : Operation 134 [1/1] (2.55ns)   --->   "%tmp_89_i_i_i_i = sub i32 0, %tmp_88_i_i_i_i" [Prova_casa/src/zhang_convolution_quant.c:35->Prova_casa/src/zhang_convolution_quant.c:244]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node tmp_24_i_i_i)   --->   "%tmp_90_i_i_i_i = call i32 @_ssdm_op_PartSelect.i32.i59.i32.i32(i59 %tmp_124_i_i_i_i, i32 16, i32 47)" [Prova_casa/src/zhang_convolution_quant.c:35->Prova_casa/src/zhang_convolution_quant.c:244]
ST_11 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node tmp_24_i_i_i)   --->   "%ab_x2_high32 = select i1 %tmp_23, i32 %tmp_89_i_i_i_i, i32 %tmp_90_i_i_i_i" [Prova_casa/src/zhang_convolution_quant.c:35->Prova_casa/src/zhang_convolution_quant.c:244]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%rounding_load = load i32* @rounding, align 4" [Prova_casa/src/zhang_convolution_quant.c:42->Prova_casa/src/zhang_convolution_quant.c:245]
ST_11 : Operation 138 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_24_i_i_i = add nsw i32 %ab_x2_high32, %rounding_load" [Prova_casa/src/zhang_convolution_quant.c:42->Prova_casa/src/zhang_convolution_quant.c:245]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 6.33ns
ST_12 : Operation 139 [1/1] (4.42ns)   --->   "%tmp_25_i_i_i = ashr i32 %tmp_24_i_i_i, %right_shift_read" [Prova_casa/src/zhang_convolution_quant.c:42->Prova_casa/src/zhang_convolution_quant.c:245]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_24 = trunc i32 %tmp_25_i_i_i to i8" [Prova_casa/src/zhang_convolution_quant.c:42->Prova_casa/src/zhang_convolution_quant.c:245]
ST_12 : Operation 141 [1/1] (1.91ns)   --->   "%phitmp1_i_i_i = add i8 %tmp_24, %tmp" [Prova_casa/src/zhang_convolution_quant.c:245]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 8.75ns
ST_13 : Operation 142 [1/1] (2.55ns)   --->   "%tmp_26_i_i_i = add nsw i32 %tmp_25_i_i_i, %output_offset_read" [Prova_casa/src/zhang_convolution_quant.c:245]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 143 [1/1] (2.47ns)   --->   "%tmp_27_i_i_i = icmp sgt i32 %tmp_26_i_i_i, 256" [Prova_casa/src/zhang_convolution_quant.c:245]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node tmp_28_i_i_i)   --->   "%p_not_i_i_i = xor i1 %tmp_27_i_i_i, true" [Prova_casa/src/zhang_convolution_quant.c:245]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node tmp_28_i_i_i)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_26_i_i_i, i32 31)" [Prova_casa/src/zhang_convolution_quant.c:245]
ST_13 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node tmp_28_i_i_i)   --->   "%or_cond_i_i_i = and i1 %tmp_25, %p_not_i_i_i" [Prova_casa/src/zhang_convolution_quant.c:245]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node tmp_28_i_i_i)   --->   "%tmp_6_i = or i1 %or_cond_i_i_i, %tmp_27_i_i_i" [Prova_casa/src/zhang_convolution_quant.c:245]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 148 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_28_i_i_i = select i1 %tmp_6_i, i8 0, i8 %phitmp1_i_i_i" [Prova_casa/src/zhang_convolution_quant.c:245]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 149 [1/1] (8.75ns)   --->   "%out_addr_i_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %out_addr, i32 1)" [Prova_casa/src/zhang_convolution_quant.c:245]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 14> : 8.75ns
ST_14 : Operation 150 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i8P(i8* %out_addr, i8 %tmp_28_i_i_i, i1 true)" [Prova_casa/src/zhang_convolution_quant.c:245]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 15> : 8.75ns
ST_15 : Operation 151 [5/5] (8.75ns)   --->   "%out_addr_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_addr)" [Prova_casa/src/zhang_convolution_quant.c:245]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 16> : 8.75ns
ST_16 : Operation 152 [4/5] (8.75ns)   --->   "%out_addr_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_addr)" [Prova_casa/src/zhang_convolution_quant.c:245]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 17> : 8.75ns
ST_17 : Operation 153 [3/5] (8.75ns)   --->   "%out_addr_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_addr)" [Prova_casa/src/zhang_convolution_quant.c:245]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 18> : 8.75ns
ST_18 : Operation 154 [2/5] (8.75ns)   --->   "%out_addr_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_addr)" [Prova_casa/src/zhang_convolution_quant.c:245]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 19> : 8.75ns
ST_19 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str16) nounwind" [Prova_casa/src/zhang_convolution_quant.c:231]
ST_19 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_22_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str16)" [Prova_casa/src/zhang_convolution_quant.c:231]
ST_19 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [Prova_casa/src/zhang_convolution_quant.c:232]
ST_19 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 27972, i32 0, [1 x i8]* @p_str) nounwind" [Prova_casa/src/zhang_convolution_quant.c:233]
ST_19 : Operation 159 [1/5] (8.75ns)   --->   "%out_addr_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_addr)" [Prova_casa/src/zhang_convolution_quant.c:245]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 160 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str16, i32 %tmp_22_i_i_i)" [Prova_casa/src/zhang_convolution_quant.c:246]
ST_19 : Operation 161 [1/1] (0.00ns)   --->   "br label %0" [Prova_casa/src/zhang_convolution_quant.c:231]

 <State 20> : 0.00ns
ST_20 : Operation 162 [1/1] (0.00ns)   --->   "ret void"


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ curr_layer_out_w]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ curr_layer_out_h]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ curr_layer_out_ch]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ out_offset]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ to_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ row]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ col]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_offset]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ quantized_multiplier]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ right_shift]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outputfm_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outputfm_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outputfm_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outputfm_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outputfm_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outputfm_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outputfm_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outputfm_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outputfm_16]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outputfm_17]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outputfm_18]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outputfm_19]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outputfm_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outputfm_20]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outputfm_21]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outputfm_22]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outputfm_23]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outputfm_24]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outputfm_25]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outputfm_26]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outputfm_27]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outputfm_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outputfm_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outputfm_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outputfm_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outputfm_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outputfm_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outputfm_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ rounding]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
out_offset_read        (read             ) [ 001110000000000000000]
curr_layer_out_w_rea   (read             ) [ 001111111111111111110]
curr_layer_out_h_rea   (read             ) [ 001000000000000000000]
curr_layer_out_ch_re   (read             ) [ 001000000000000000000]
to_read                (read             ) [ 001100000000000000000]
row_read               (read             ) [ 001100000000000000000]
col_read               (read             ) [ 001110000000000000000]
output_offset_read     (read             ) [ 001111111111111111110]
quantized_multiplier_2 (read             ) [ 001110000000000000000]
right_shift_read       (read             ) [ 001111111111111111110]
tmp_1_i_i_i            (icmp             ) [ 001000000000000000000]
tmp_3_i_i_i            (icmp             ) [ 001000000000000000000]
tmp                    (trunc            ) [ 001111111111111111110]
out_size               (mul              ) [ 000111111111111111110]
n_rows                 (select           ) [ 000000000000000000000]
tmp_2_i_i_i            (icmp             ) [ 000100000000000000000]
n_depth_o              (select           ) [ 000000000000000000000]
tmp_4_i_i_i            (add              ) [ 000000000000000000000]
tmp_5_i_i_i            (icmp             ) [ 000000000000000000000]
tmp_6_i_i_i            (sub              ) [ 000000000000000000000]
n_rows_1               (select           ) [ 000111111111111111110]
tmp_10_i_i_i           (add              ) [ 000000000000000000000]
tmp_11_i_i_i           (icmp             ) [ 000000000000000000000]
tmp_12_i_i_i           (sub              ) [ 000000000000000000000]
n_depth_o_1            (select           ) [ 000100000000000000000]
tmp_i_i_i              (mul              ) [ 000010000000000000000]
tmp_i_i_i_17           (mul              ) [ 000010000000000000000]
n_cols                 (select           ) [ 000000000000000000000]
tmp_7_i_i_i            (add              ) [ 000000000000000000000]
tmp_8_i_i_i            (icmp             ) [ 000000000000000000000]
tmp_9_i_i_i            (sub              ) [ 000000000000000000000]
n_cols_1               (select           ) [ 000011111111111111110]
tmp1_i                 (mul              ) [ 000010000000000000000]
StgValue_54            (specinterface    ) [ 000000000000000000000]
StgValue_55            (specinterface    ) [ 000000000000000000000]
StgValue_56            (specinterface    ) [ 000000000000000000000]
StgValue_57            (specinterface    ) [ 000000000000000000000]
StgValue_58            (specinterface    ) [ 000000000000000000000]
StgValue_59            (specinterface    ) [ 000000000000000000000]
StgValue_60            (specinterface    ) [ 000000000000000000000]
StgValue_61            (specinterface    ) [ 000000000000000000000]
StgValue_62            (specinterface    ) [ 000000000000000000000]
StgValue_63            (specinterface    ) [ 000000000000000000000]
StgValue_64            (specinterface    ) [ 000000000000000000000]
StgValue_65            (specinterface    ) [ 000000000000000000000]
StgValue_66            (specinterface    ) [ 000000000000000000000]
StgValue_67            (specinterface    ) [ 000000000000000000000]
StgValue_68            (specinterface    ) [ 000000000000000000000]
StgValue_69            (specinterface    ) [ 000000000000000000000]
StgValue_70            (specinterface    ) [ 000000000000000000000]
StgValue_71            (specinterface    ) [ 000000000000000000000]
StgValue_72            (specinterface    ) [ 000000000000000000000]
StgValue_73            (specinterface    ) [ 000000000000000000000]
StgValue_74            (specinterface    ) [ 000000000000000000000]
StgValue_75            (specinterface    ) [ 000000000000000000000]
StgValue_76            (specinterface    ) [ 000000000000000000000]
tmp_14_i_i_i           (mul              ) [ 000001111111111111110]
b_64_i_cast_i_i_i      (sext             ) [ 000001111111111111110]
tmp3_i                 (add              ) [ 000000000000000000000]
tmp2_i                 (add              ) [ 000001111111111111110]
sext_cast_i            (sext             ) [ 000001111111111111110]
StgValue_82            (br               ) [ 000011111111111111110]
i_index_i_i_i          (phi              ) [ 000001110000000000000]
ii_index_i_i_i         (phi              ) [ 000001110000000000000]
itr_i_i_i              (phi              ) [ 000001000000000000000]
i_i_i_i                (phi              ) [ 000001000000000000000]
j_i_i_i                (phi              ) [ 000001000000000000000]
ii_i_i_i               (phi              ) [ 000001000000000000000]
itr_i_i_cast_i         (zext             ) [ 000000000000000000000]
tmp_15_i_i_i           (icmp             ) [ 000001111111111111110]
itr_i                  (add              ) [ 000011111111111111110]
StgValue_92            (br               ) [ 000000000000000000000]
tmp_16_i_i_i           (icmp             ) [ 000001110000000000000]
i                      (add              ) [ 000001100000000000000]
tmp_18_i_i_i           (icmp             ) [ 000000000000000000000]
ii                     (add              ) [ 000001100000000000000]
sel_tmp_i              (and              ) [ 000001110000000000000]
sel_tmp9_i             (select           ) [ 000000000000000000000]
i_2_i_i_i              (select           ) [ 000011111111111111110]
j_2_i_i_i              (select           ) [ 000001110000000000000]
ii_1                   (select           ) [ 000000000000000000000]
ii_2                   (select           ) [ 000011111111111111110]
tmp_21                 (trunc            ) [ 000001100000000000000]
j                      (add              ) [ 000011111111111111110]
tmp_17_i_i_i           (mul              ) [ 000001010000000000000]
tmp_19_i_i_i           (mul              ) [ 000001010000000000000]
i_index                (trunc            ) [ 000000000000000000000]
ii_index               (trunc            ) [ 000000000000000000000]
sel_tmp1_i             (select           ) [ 000000000000000000000]
i_index_2_i_i_i        (select           ) [ 000011001111111111110]
ii_index_1             (select           ) [ 000000000000000000000]
ii_index_2             (select           ) [ 000011001111111111110]
tmp_29_i_i_cast_i      (zext             ) [ 000000000000000000000]
tmp_30_i_i_cast_i      (zext             ) [ 000000000000000000000]
tmp5_i                 (add              ) [ 000000000000000000000]
tmp5_cast_i            (zext             ) [ 000000000000000000000]
tmp4_i                 (add              ) [ 000000000000000000000]
tmp_34_i_i_i           (add              ) [ 000001001000000000000]
tmp6_i                 (call             ) [ 000001000100000000000]
tmp_35_i_i_cast_i      (sext             ) [ 000000000000000000000]
sum_i                  (add              ) [ 000000000000000000000]
sum_cast_i             (sext             ) [ 000000000000000000000]
out_addr               (getelementptr    ) [ 000001000111111111110]
a_i_cast_i_i_i         (sext             ) [ 000000000000000000000]
ab_64                  (mul              ) [ 000001000010000000000]
tmp_22                 (bitselect        ) [ 000000000000000000000]
tmp_123_i_cast_i_i_c   (select           ) [ 000000000000000000000]
tmp_124_i_i_i_i        (add              ) [ 000001000001000000000]
tmp_23                 (bitselect        ) [ 000000000000000000000]
p_neg_i_i_i_i          (sub              ) [ 000000000000000000000]
tmp_88_i_i_i_i         (partselect       ) [ 000000000000000000000]
tmp_89_i_i_i_i         (sub              ) [ 000000000000000000000]
tmp_90_i_i_i_i         (partselect       ) [ 000000000000000000000]
ab_x2_high32           (select           ) [ 000000000000000000000]
rounding_load          (load             ) [ 000000000000000000000]
tmp_24_i_i_i           (add              ) [ 000001000000100000000]
tmp_25_i_i_i           (ashr             ) [ 000001000000010000000]
tmp_24                 (trunc            ) [ 000000000000000000000]
phitmp1_i_i_i          (add              ) [ 000001000000010000000]
tmp_26_i_i_i           (add              ) [ 000000000000000000000]
tmp_27_i_i_i           (icmp             ) [ 000000000000000000000]
p_not_i_i_i            (xor              ) [ 000000000000000000000]
tmp_25                 (bitselect        ) [ 000000000000000000000]
or_cond_i_i_i          (and              ) [ 000000000000000000000]
tmp_6_i                (or               ) [ 000000000000000000000]
tmp_28_i_i_i           (select           ) [ 000001000000001000000]
out_addr_i_req         (writereq         ) [ 000000000000000000000]
StgValue_150           (write            ) [ 000000000000000000000]
StgValue_155           (specloopname     ) [ 000000000000000000000]
tmp_22_i_i_i           (specregionbegin  ) [ 000000000000000000000]
StgValue_157           (specpipeline     ) [ 000000000000000000000]
StgValue_158           (speclooptripcount) [ 000000000000000000000]
out_addr_i_resp        (writeresp        ) [ 000000000000000000000]
empty                  (specregionend    ) [ 000000000000000000000]
StgValue_161           (br               ) [ 000011111111111111110]
StgValue_162           (ret              ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="curr_layer_out_w">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="curr_layer_out_w"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="curr_layer_out_h">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="curr_layer_out_h"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="curr_layer_out_ch">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="curr_layer_out_ch"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="to_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="to_r"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="row">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="col">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_offset">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_offset"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="quantized_multiplier">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="quantized_multiplier"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="right_shift">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="right_shift"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="outputfm_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="outputfm_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="outputfm_10">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="outputfm_11">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="outputfm_12">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="outputfm_13">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="outputfm_14">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="outputfm_15">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="outputfm_16">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_16"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="outputfm_17">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_17"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="outputfm_18">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_18"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="outputfm_19">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_19"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="outputfm_2">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="outputfm_20">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_20"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="outputfm_21">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_21"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="outputfm_22">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_22"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="outputfm_23">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_23"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="outputfm_24">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_24"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="outputfm_25">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_25"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="outputfm_26">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_26"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="outputfm_27">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_27"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="outputfm_3">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="outputfm_4">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="outputfm_5">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="outputfm_6">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="outputfm_7">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="outputfm_8">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="outputfm_9">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputfm_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="rounding">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rounding"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aesl_mux_load_28_37_s"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i59.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i59.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="164" class="1004" name="out_offset_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_offset_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="curr_layer_out_w_rea_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="curr_layer_out_w_rea/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="curr_layer_out_h_rea_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="curr_layer_out_h_rea/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="curr_layer_out_ch_re_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="curr_layer_out_ch_re/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="to_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="to_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="row_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="row_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="col_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="output_offset_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_offset_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="quantized_multiplier_2_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="quantized_multiplier_2/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="right_shift_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="right_shift_read/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_writeresp_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="8" slack="5"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="out_addr_i_req/13 out_addr_i_resp/15 "/>
</bind>
</comp>

<comp id="231" class="1004" name="StgValue_150_write_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="0" slack="0"/>
<pin id="233" dir="0" index="1" bw="8" slack="6"/>
<pin id="234" dir="0" index="2" bw="8" slack="1"/>
<pin id="235" dir="0" index="3" bw="1" slack="0"/>
<pin id="236" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_150/14 "/>
</bind>
</comp>

<comp id="240" class="1005" name="i_index_i_i_i_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="1"/>
<pin id="242" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i_index_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="i_index_i_i_i_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="1"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="16" slack="1"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_index_i_i_i/5 "/>
</bind>
</comp>

<comp id="252" class="1005" name="ii_index_i_i_i_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="1"/>
<pin id="254" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ii_index_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="ii_index_i_i_i_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="16" slack="1"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii_index_i_i_i/5 "/>
</bind>
</comp>

<comp id="264" class="1005" name="itr_i_i_i_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="31" slack="1"/>
<pin id="266" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="itr_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="268" class="1004" name="itr_i_i_i_phi_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="1"/>
<pin id="270" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="31" slack="0"/>
<pin id="272" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="itr_i_i_i/5 "/>
</bind>
</comp>

<comp id="275" class="1005" name="i_i_i_i_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="279" class="1004" name="i_i_i_i_phi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="1"/>
<pin id="281" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="32" slack="0"/>
<pin id="283" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i_i_i/5 "/>
</bind>
</comp>

<comp id="286" class="1005" name="j_i_i_i_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="1"/>
<pin id="288" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="290" class="1004" name="j_i_i_i_phi_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="1"/>
<pin id="292" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="32" slack="0"/>
<pin id="294" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i_i_i/5 "/>
</bind>
</comp>

<comp id="297" class="1005" name="ii_i_i_i_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="1"/>
<pin id="299" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ii_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="301" class="1004" name="ii_i_i_i_phi_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="1"/>
<pin id="303" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="2" bw="32" slack="0"/>
<pin id="305" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii_i_i_i/5 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_aesl_mux_load_28_37_s_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="27" slack="0"/>
<pin id="310" dir="0" index="1" bw="5" slack="1"/>
<pin id="311" dir="0" index="2" bw="32" slack="1"/>
<pin id="312" dir="0" index="3" bw="32" slack="1"/>
<pin id="313" dir="0" index="4" bw="27" slack="0"/>
<pin id="314" dir="0" index="5" bw="27" slack="0"/>
<pin id="315" dir="0" index="6" bw="27" slack="0"/>
<pin id="316" dir="0" index="7" bw="27" slack="0"/>
<pin id="317" dir="0" index="8" bw="27" slack="0"/>
<pin id="318" dir="0" index="9" bw="27" slack="0"/>
<pin id="319" dir="0" index="10" bw="27" slack="0"/>
<pin id="320" dir="0" index="11" bw="27" slack="0"/>
<pin id="321" dir="0" index="12" bw="27" slack="0"/>
<pin id="322" dir="0" index="13" bw="27" slack="0"/>
<pin id="323" dir="0" index="14" bw="27" slack="0"/>
<pin id="324" dir="0" index="15" bw="27" slack="0"/>
<pin id="325" dir="0" index="16" bw="27" slack="0"/>
<pin id="326" dir="0" index="17" bw="27" slack="0"/>
<pin id="327" dir="0" index="18" bw="27" slack="0"/>
<pin id="328" dir="0" index="19" bw="27" slack="0"/>
<pin id="329" dir="0" index="20" bw="27" slack="0"/>
<pin id="330" dir="0" index="21" bw="27" slack="0"/>
<pin id="331" dir="0" index="22" bw="27" slack="0"/>
<pin id="332" dir="0" index="23" bw="27" slack="0"/>
<pin id="333" dir="0" index="24" bw="27" slack="0"/>
<pin id="334" dir="0" index="25" bw="27" slack="0"/>
<pin id="335" dir="0" index="26" bw="27" slack="0"/>
<pin id="336" dir="0" index="27" bw="27" slack="0"/>
<pin id="337" dir="0" index="28" bw="27" slack="0"/>
<pin id="338" dir="0" index="29" bw="27" slack="0"/>
<pin id="339" dir="0" index="30" bw="27" slack="0"/>
<pin id="340" dir="0" index="31" bw="27" slack="0"/>
<pin id="341" dir="1" index="32" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp6_i/6 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_1_i_i_i_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="0" index="1" bw="7" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1_i_i_i/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_3_i_i_i_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="0" index="1" bw="6" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3_i_i_i/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="1" index="1" bw="8" slack="11"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="out_size_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="1"/>
<pin id="389" dir="0" index="1" bw="32" slack="1"/>
<pin id="390" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="out_size/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="n_rows_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="1"/>
<pin id="393" dir="0" index="1" bw="7" slack="0"/>
<pin id="394" dir="0" index="2" bw="32" slack="1"/>
<pin id="395" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="n_rows/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_2_i_i_i_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="1"/>
<pin id="399" dir="0" index="1" bw="6" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2_i_i_i/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="n_depth_o_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="1"/>
<pin id="404" dir="0" index="1" bw="6" slack="0"/>
<pin id="405" dir="0" index="2" bw="32" slack="1"/>
<pin id="406" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="n_depth_o/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_4_i_i_i_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="1"/>
<pin id="411" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4_i_i_i/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_5_i_i_i_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="0" index="1" bw="32" slack="1"/>
<pin id="416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5_i_i_i/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_6_i_i_i_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="1"/>
<pin id="420" dir="0" index="1" bw="32" slack="1"/>
<pin id="421" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_6_i_i_i/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="n_rows_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="0" index="2" bw="32" slack="0"/>
<pin id="426" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="n_rows_1/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_10_i_i_i_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="1"/>
<pin id="433" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10_i_i_i/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_11_i_i_i_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="0" index="1" bw="32" slack="1"/>
<pin id="438" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11_i_i_i/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_12_i_i_i_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="1"/>
<pin id="442" dir="0" index="1" bw="32" slack="1"/>
<pin id="443" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_12_i_i_i/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="n_depth_o_1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="0"/>
<pin id="447" dir="0" index="2" bw="32" slack="0"/>
<pin id="448" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="n_depth_o_1/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_i_i_i_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="1"/>
<pin id="454" dir="0" index="1" bw="32" slack="2"/>
<pin id="455" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_i_i_i/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_i_i_i_17_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="2"/>
<pin id="458" dir="0" index="1" bw="32" slack="2"/>
<pin id="459" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_i_i_i_17/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="n_cols_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="1"/>
<pin id="462" dir="0" index="1" bw="6" slack="0"/>
<pin id="463" dir="0" index="2" bw="32" slack="2"/>
<pin id="464" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="n_cols/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_7_i_i_i_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="0"/>
<pin id="468" dir="0" index="1" bw="32" slack="2"/>
<pin id="469" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7_i_i_i/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_8_i_i_i_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="2"/>
<pin id="474" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8_i_i_i/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_9_i_i_i_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="2"/>
<pin id="478" dir="0" index="1" bw="32" slack="2"/>
<pin id="479" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_9_i_i_i/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="n_cols_1_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="0"/>
<pin id="483" dir="0" index="2" bw="32" slack="0"/>
<pin id="484" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="n_cols_1/3 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp1_i_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="1"/>
<pin id="490" dir="0" index="1" bw="32" slack="1"/>
<pin id="491" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1_i/3 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_14_i_i_i_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="1"/>
<pin id="494" dir="0" index="1" bw="32" slack="1"/>
<pin id="495" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_14_i_i_i/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="b_64_i_cast_i_i_i_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="3"/>
<pin id="498" dir="1" index="1" bw="59" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="b_64_i_cast_i_i_i/4 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp3_i_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="1"/>
<pin id="501" dir="0" index="1" bw="32" slack="1"/>
<pin id="502" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3_i/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="tmp2_i_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="0"/>
<pin id="505" dir="0" index="1" bw="32" slack="3"/>
<pin id="506" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2_i/4 "/>
</bind>
</comp>

<comp id="508" class="1004" name="sext_cast_i_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="3"/>
<pin id="510" dir="1" index="1" bw="33" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_cast_i/4 "/>
</bind>
</comp>

<comp id="511" class="1004" name="itr_i_i_cast_i_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="31" slack="0"/>
<pin id="513" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="itr_i_i_cast_i/5 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_15_i_i_i_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="31" slack="0"/>
<pin id="517" dir="0" index="1" bw="32" slack="1"/>
<pin id="518" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_15_i_i_i/5 "/>
</bind>
</comp>

<comp id="520" class="1004" name="itr_i_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="31" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="itr_i/5 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_16_i_i_i_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="0"/>
<pin id="528" dir="0" index="1" bw="32" slack="2"/>
<pin id="529" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16_i_i_i/5 "/>
</bind>
</comp>

<comp id="531" class="1004" name="i_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="32" slack="0"/>
<pin id="534" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_18_i_i_i_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="0"/>
<pin id="539" dir="0" index="1" bw="32" slack="3"/>
<pin id="540" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18_i_i_i/5 "/>
</bind>
</comp>

<comp id="542" class="1004" name="ii_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="32" slack="0"/>
<pin id="545" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ii/5 "/>
</bind>
</comp>

<comp id="548" class="1004" name="sel_tmp_i_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp_i/5 "/>
</bind>
</comp>

<comp id="554" class="1004" name="sel_tmp9_i_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="0" index="2" bw="32" slack="0"/>
<pin id="558" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp9_i/5 "/>
</bind>
</comp>

<comp id="562" class="1004" name="i_2_i_i_i_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="32" slack="0"/>
<pin id="565" dir="0" index="2" bw="32" slack="0"/>
<pin id="566" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_2_i_i_i/5 "/>
</bind>
</comp>

<comp id="570" class="1004" name="j_2_i_i_i_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="0" index="2" bw="32" slack="0"/>
<pin id="574" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_2_i_i_i/5 "/>
</bind>
</comp>

<comp id="578" class="1004" name="ii_1_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="32" slack="0"/>
<pin id="581" dir="0" index="2" bw="32" slack="0"/>
<pin id="582" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ii_1/5 "/>
</bind>
</comp>

<comp id="586" class="1004" name="ii_2_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="32" slack="0"/>
<pin id="589" dir="0" index="2" bw="32" slack="0"/>
<pin id="590" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ii_2/5 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_21_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="0"/>
<pin id="596" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_21/5 "/>
</bind>
</comp>

<comp id="598" class="1004" name="j_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="32" slack="0"/>
<pin id="601" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp_17_i_i_i_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="1"/>
<pin id="606" dir="0" index="1" bw="32" slack="5"/>
<pin id="607" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_17_i_i_i/6 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_19_i_i_i_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="4"/>
<pin id="610" dir="0" index="1" bw="32" slack="1"/>
<pin id="611" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_19_i_i_i/6 "/>
</bind>
</comp>

<comp id="612" class="1004" name="i_index_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="1"/>
<pin id="614" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="i_index/7 "/>
</bind>
</comp>

<comp id="615" class="1004" name="ii_index_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="1"/>
<pin id="617" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ii_index/7 "/>
</bind>
</comp>

<comp id="618" class="1004" name="sel_tmp1_i_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="2"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="0" index="2" bw="16" slack="0"/>
<pin id="622" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp1_i/7 "/>
</bind>
</comp>

<comp id="625" class="1004" name="i_index_2_i_i_i_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="2"/>
<pin id="627" dir="0" index="1" bw="16" slack="0"/>
<pin id="628" dir="0" index="2" bw="16" slack="2"/>
<pin id="629" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_index_2_i_i_i/7 "/>
</bind>
</comp>

<comp id="632" class="1004" name="ii_index_1_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="2"/>
<pin id="634" dir="0" index="1" bw="16" slack="0"/>
<pin id="635" dir="0" index="2" bw="16" slack="2"/>
<pin id="636" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ii_index_1/7 "/>
</bind>
</comp>

<comp id="639" class="1004" name="ii_index_2_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="2"/>
<pin id="641" dir="0" index="1" bw="16" slack="0"/>
<pin id="642" dir="0" index="2" bw="16" slack="2"/>
<pin id="643" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ii_index_2/7 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_29_i_i_cast_i_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="16" slack="0"/>
<pin id="648" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_29_i_i_cast_i/7 "/>
</bind>
</comp>

<comp id="650" class="1004" name="tmp_30_i_i_cast_i_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="16" slack="0"/>
<pin id="652" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30_i_i_cast_i/7 "/>
</bind>
</comp>

<comp id="654" class="1004" name="tmp5_i_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="16" slack="0"/>
<pin id="656" dir="0" index="1" bw="16" slack="0"/>
<pin id="657" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5_i/7 "/>
</bind>
</comp>

<comp id="660" class="1004" name="tmp5_cast_i_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="17" slack="0"/>
<pin id="662" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp5_cast_i/7 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp4_i_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="2"/>
<pin id="666" dir="0" index="1" bw="17" slack="0"/>
<pin id="667" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4_i/7 "/>
</bind>
</comp>

<comp id="669" class="1004" name="tmp_34_i_i_i_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="3"/>
<pin id="671" dir="0" index="1" bw="32" slack="0"/>
<pin id="672" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_34_i_i_i/7 "/>
</bind>
</comp>

<comp id="674" class="1004" name="tmp_35_i_i_cast_i_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="1"/>
<pin id="676" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_35_i_i_cast_i/8 "/>
</bind>
</comp>

<comp id="677" class="1004" name="sum_i_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="0"/>
<pin id="679" dir="0" index="1" bw="32" slack="4"/>
<pin id="680" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_i/8 "/>
</bind>
</comp>

<comp id="682" class="1004" name="sum_cast_i_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="33" slack="0"/>
<pin id="684" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum_cast_i/8 "/>
</bind>
</comp>

<comp id="686" class="1004" name="out_addr_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="8" slack="0"/>
<pin id="688" dir="0" index="1" bw="33" slack="0"/>
<pin id="689" dir="1" index="2" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/8 "/>
</bind>
</comp>

<comp id="692" class="1004" name="a_i_cast_i_i_i_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="27" slack="1"/>
<pin id="694" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="a_i_cast_i_i_i/9 "/>
</bind>
</comp>

<comp id="695" class="1004" name="ab_64_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="27" slack="0"/>
<pin id="697" dir="0" index="1" bw="32" slack="5"/>
<pin id="698" dir="1" index="2" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ab_64/9 "/>
</bind>
</comp>

<comp id="700" class="1004" name="tmp_22_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="0"/>
<pin id="702" dir="0" index="1" bw="59" slack="1"/>
<pin id="703" dir="0" index="2" bw="7" slack="0"/>
<pin id="704" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/10 "/>
</bind>
</comp>

<comp id="707" class="1004" name="tmp_123_i_cast_i_i_c_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="0"/>
<pin id="709" dir="0" index="1" bw="16" slack="0"/>
<pin id="710" dir="0" index="2" bw="17" slack="0"/>
<pin id="711" dir="1" index="3" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_123_i_cast_i_i_c/10 "/>
</bind>
</comp>

<comp id="715" class="1004" name="tmp_124_i_i_i_i_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="59" slack="1"/>
<pin id="717" dir="0" index="1" bw="17" slack="0"/>
<pin id="718" dir="1" index="2" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_124_i_i_i_i/10 "/>
</bind>
</comp>

<comp id="720" class="1004" name="tmp_23_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="0"/>
<pin id="722" dir="0" index="1" bw="59" slack="1"/>
<pin id="723" dir="0" index="2" bw="7" slack="0"/>
<pin id="724" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/11 "/>
</bind>
</comp>

<comp id="727" class="1004" name="p_neg_i_i_i_i_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="0"/>
<pin id="729" dir="0" index="1" bw="59" slack="1"/>
<pin id="730" dir="1" index="2" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_i_i_i_i/11 "/>
</bind>
</comp>

<comp id="732" class="1004" name="tmp_88_i_i_i_i_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="0"/>
<pin id="734" dir="0" index="1" bw="59" slack="0"/>
<pin id="735" dir="0" index="2" bw="6" slack="0"/>
<pin id="736" dir="0" index="3" bw="7" slack="0"/>
<pin id="737" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_88_i_i_i_i/11 "/>
</bind>
</comp>

<comp id="742" class="1004" name="tmp_89_i_i_i_i_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="0"/>
<pin id="744" dir="0" index="1" bw="32" slack="0"/>
<pin id="745" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_89_i_i_i_i/11 "/>
</bind>
</comp>

<comp id="748" class="1004" name="tmp_90_i_i_i_i_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="0"/>
<pin id="750" dir="0" index="1" bw="59" slack="1"/>
<pin id="751" dir="0" index="2" bw="6" slack="0"/>
<pin id="752" dir="0" index="3" bw="7" slack="0"/>
<pin id="753" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_90_i_i_i_i/11 "/>
</bind>
</comp>

<comp id="757" class="1004" name="ab_x2_high32_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="0"/>
<pin id="759" dir="0" index="1" bw="32" slack="0"/>
<pin id="760" dir="0" index="2" bw="32" slack="0"/>
<pin id="761" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ab_x2_high32/11 "/>
</bind>
</comp>

<comp id="765" class="1004" name="rounding_load_load_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="32" slack="0"/>
<pin id="767" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rounding_load/11 "/>
</bind>
</comp>

<comp id="769" class="1004" name="tmp_24_i_i_i_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="32" slack="0"/>
<pin id="771" dir="0" index="1" bw="32" slack="0"/>
<pin id="772" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_24_i_i_i/11 "/>
</bind>
</comp>

<comp id="775" class="1004" name="tmp_25_i_i_i_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="32" slack="1"/>
<pin id="777" dir="0" index="1" bw="32" slack="11"/>
<pin id="778" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="tmp_25_i_i_i/12 "/>
</bind>
</comp>

<comp id="779" class="1004" name="tmp_24_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="0"/>
<pin id="781" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_24/12 "/>
</bind>
</comp>

<comp id="783" class="1004" name="phitmp1_i_i_i_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="8" slack="0"/>
<pin id="785" dir="0" index="1" bw="8" slack="11"/>
<pin id="786" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="phitmp1_i_i_i/12 "/>
</bind>
</comp>

<comp id="788" class="1004" name="tmp_26_i_i_i_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="1"/>
<pin id="790" dir="0" index="1" bw="32" slack="12"/>
<pin id="791" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_26_i_i_i/13 "/>
</bind>
</comp>

<comp id="792" class="1004" name="tmp_27_i_i_i_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="0"/>
<pin id="794" dir="0" index="1" bw="10" slack="0"/>
<pin id="795" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_27_i_i_i/13 "/>
</bind>
</comp>

<comp id="798" class="1004" name="p_not_i_i_i_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="0"/>
<pin id="800" dir="0" index="1" bw="1" slack="0"/>
<pin id="801" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not_i_i_i/13 "/>
</bind>
</comp>

<comp id="804" class="1004" name="tmp_25_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="0"/>
<pin id="806" dir="0" index="1" bw="32" slack="0"/>
<pin id="807" dir="0" index="2" bw="6" slack="0"/>
<pin id="808" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_25/13 "/>
</bind>
</comp>

<comp id="812" class="1004" name="or_cond_i_i_i_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="1" slack="0"/>
<pin id="814" dir="0" index="1" bw="1" slack="0"/>
<pin id="815" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i_i_i/13 "/>
</bind>
</comp>

<comp id="818" class="1004" name="tmp_6_i_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="0"/>
<pin id="820" dir="0" index="1" bw="1" slack="0"/>
<pin id="821" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_6_i/13 "/>
</bind>
</comp>

<comp id="824" class="1004" name="tmp_28_i_i_i_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="0"/>
<pin id="826" dir="0" index="1" bw="1" slack="0"/>
<pin id="827" dir="0" index="2" bw="8" slack="1"/>
<pin id="828" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_28_i_i_i/13 "/>
</bind>
</comp>

<comp id="831" class="1005" name="out_offset_read_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="3"/>
<pin id="833" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="out_offset_read "/>
</bind>
</comp>

<comp id="836" class="1005" name="curr_layer_out_w_rea_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="1"/>
<pin id="838" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="curr_layer_out_w_rea "/>
</bind>
</comp>

<comp id="847" class="1005" name="curr_layer_out_h_rea_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="32" slack="1"/>
<pin id="849" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="curr_layer_out_h_rea "/>
</bind>
</comp>

<comp id="855" class="1005" name="curr_layer_out_ch_re_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="32" slack="1"/>
<pin id="857" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="curr_layer_out_ch_re "/>
</bind>
</comp>

<comp id="862" class="1005" name="to_read_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="32" slack="1"/>
<pin id="864" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="to_read "/>
</bind>
</comp>

<comp id="869" class="1005" name="row_read_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="1"/>
<pin id="871" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="row_read "/>
</bind>
</comp>

<comp id="876" class="1005" name="col_read_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="32" slack="2"/>
<pin id="878" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="col_read "/>
</bind>
</comp>

<comp id="883" class="1005" name="output_offset_read_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="32" slack="12"/>
<pin id="885" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="output_offset_read "/>
</bind>
</comp>

<comp id="888" class="1005" name="quantized_multiplier_2_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="32" slack="3"/>
<pin id="890" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="quantized_multiplier_2 "/>
</bind>
</comp>

<comp id="893" class="1005" name="right_shift_read_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="32" slack="11"/>
<pin id="895" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="right_shift_read "/>
</bind>
</comp>

<comp id="898" class="1005" name="tmp_1_i_i_i_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="1"/>
<pin id="900" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i_i_i "/>
</bind>
</comp>

<comp id="903" class="1005" name="tmp_3_i_i_i_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="1" slack="1"/>
<pin id="905" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i_i_i "/>
</bind>
</comp>

<comp id="908" class="1005" name="tmp_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="8" slack="11"/>
<pin id="910" dir="1" index="1" bw="8" slack="11"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="913" class="1005" name="out_size_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="32" slack="1"/>
<pin id="915" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_size "/>
</bind>
</comp>

<comp id="919" class="1005" name="tmp_2_i_i_i_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="1"/>
<pin id="921" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_i_i_i "/>
</bind>
</comp>

<comp id="924" class="1005" name="n_rows_1_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="32" slack="1"/>
<pin id="926" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n_rows_1 "/>
</bind>
</comp>

<comp id="930" class="1005" name="n_depth_o_1_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="32" slack="1"/>
<pin id="932" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n_depth_o_1 "/>
</bind>
</comp>

<comp id="935" class="1005" name="tmp_i_i_i_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="32" slack="1"/>
<pin id="937" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i_i "/>
</bind>
</comp>

<comp id="940" class="1005" name="tmp_i_i_i_17_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="32" slack="1"/>
<pin id="942" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i_i_17 "/>
</bind>
</comp>

<comp id="945" class="1005" name="n_cols_1_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="32" slack="1"/>
<pin id="947" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n_cols_1 "/>
</bind>
</comp>

<comp id="951" class="1005" name="tmp1_i_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="32" slack="1"/>
<pin id="953" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp1_i "/>
</bind>
</comp>

<comp id="956" class="1005" name="tmp_14_i_i_i_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="32" slack="1"/>
<pin id="958" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14_i_i_i "/>
</bind>
</comp>

<comp id="961" class="1005" name="b_64_i_cast_i_i_i_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="59" slack="5"/>
<pin id="963" dir="1" index="1" bw="59" slack="5"/>
</pin_list>
<bind>
<opset="b_64_i_cast_i_i_i "/>
</bind>
</comp>

<comp id="966" class="1005" name="tmp2_i_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="32" slack="3"/>
<pin id="968" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp2_i "/>
</bind>
</comp>

<comp id="971" class="1005" name="sext_cast_i_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="33" slack="4"/>
<pin id="973" dir="1" index="1" bw="33" slack="4"/>
</pin_list>
<bind>
<opset="sext_cast_i "/>
</bind>
</comp>

<comp id="976" class="1005" name="tmp_15_i_i_i_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="1" slack="1"/>
<pin id="978" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_15_i_i_i "/>
</bind>
</comp>

<comp id="980" class="1005" name="itr_i_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="31" slack="0"/>
<pin id="982" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="itr_i "/>
</bind>
</comp>

<comp id="985" class="1005" name="tmp_16_i_i_i_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="1" slack="1"/>
<pin id="987" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_16_i_i_i "/>
</bind>
</comp>

<comp id="991" class="1005" name="i_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="32" slack="1"/>
<pin id="993" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="996" class="1005" name="ii_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="32" slack="1"/>
<pin id="998" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ii "/>
</bind>
</comp>

<comp id="1001" class="1005" name="sel_tmp_i_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="1" slack="1"/>
<pin id="1003" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="sel_tmp_i "/>
</bind>
</comp>

<comp id="1007" class="1005" name="i_2_i_i_i_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="32" slack="0"/>
<pin id="1009" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_2_i_i_i "/>
</bind>
</comp>

<comp id="1013" class="1005" name="j_2_i_i_i_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="32" slack="1"/>
<pin id="1015" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_2_i_i_i "/>
</bind>
</comp>

<comp id="1019" class="1005" name="ii_2_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="32" slack="0"/>
<pin id="1021" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ii_2 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="tmp_21_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="5" slack="1"/>
<pin id="1026" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="j_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="32" slack="0"/>
<pin id="1031" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1034" class="1005" name="tmp_17_i_i_i_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="32" slack="1"/>
<pin id="1036" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17_i_i_i "/>
</bind>
</comp>

<comp id="1039" class="1005" name="tmp_19_i_i_i_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="32" slack="1"/>
<pin id="1041" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19_i_i_i "/>
</bind>
</comp>

<comp id="1044" class="1005" name="i_index_2_i_i_i_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="16" slack="1"/>
<pin id="1046" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i_index_2_i_i_i "/>
</bind>
</comp>

<comp id="1049" class="1005" name="ii_index_2_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="16" slack="1"/>
<pin id="1051" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ii_index_2 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="tmp_34_i_i_i_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="32" slack="1"/>
<pin id="1056" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34_i_i_i "/>
</bind>
</comp>

<comp id="1059" class="1005" name="tmp6_i_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="27" slack="1"/>
<pin id="1061" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="tmp6_i "/>
</bind>
</comp>

<comp id="1064" class="1005" name="out_addr_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="8" slack="5"/>
<pin id="1066" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="out_addr "/>
</bind>
</comp>

<comp id="1070" class="1005" name="ab_64_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="59" slack="1"/>
<pin id="1072" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="ab_64 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="tmp_124_i_i_i_i_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="59" slack="1"/>
<pin id="1078" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="tmp_124_i_i_i_i "/>
</bind>
</comp>

<comp id="1083" class="1005" name="tmp_24_i_i_i_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="32" slack="1"/>
<pin id="1085" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24_i_i_i "/>
</bind>
</comp>

<comp id="1088" class="1005" name="tmp_25_i_i_i_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="32" slack="1"/>
<pin id="1090" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25_i_i_i "/>
</bind>
</comp>

<comp id="1093" class="1005" name="phitmp1_i_i_i_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="8" slack="1"/>
<pin id="1095" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phitmp1_i_i_i "/>
</bind>
</comp>

<comp id="1098" class="1005" name="tmp_28_i_i_i_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="8" slack="1"/>
<pin id="1100" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28_i_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="168"><net_src comp="80" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="80" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="80" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="2" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="80" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="4" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="80" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="10" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="80" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="12" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="80" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="14" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="80" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="16" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="80" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="18" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="80" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="20" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="142" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="114" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="237"><net_src comp="144" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="134" pin="0"/><net_sink comp="231" pin=3"/></net>

<net id="239"><net_src comp="146" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="243"><net_src comp="108" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="240" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="244" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="255"><net_src comp="108" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="256" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="267"><net_src comp="110" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="264" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="92" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="275" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="92" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="286" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="92" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="297" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="342"><net_src comp="116" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="343"><net_src comp="22" pin="0"/><net_sink comp="308" pin=4"/></net>

<net id="344"><net_src comp="24" pin="0"/><net_sink comp="308" pin=5"/></net>

<net id="345"><net_src comp="26" pin="0"/><net_sink comp="308" pin=6"/></net>

<net id="346"><net_src comp="28" pin="0"/><net_sink comp="308" pin=7"/></net>

<net id="347"><net_src comp="30" pin="0"/><net_sink comp="308" pin=8"/></net>

<net id="348"><net_src comp="32" pin="0"/><net_sink comp="308" pin=9"/></net>

<net id="349"><net_src comp="34" pin="0"/><net_sink comp="308" pin=10"/></net>

<net id="350"><net_src comp="36" pin="0"/><net_sink comp="308" pin=11"/></net>

<net id="351"><net_src comp="38" pin="0"/><net_sink comp="308" pin=12"/></net>

<net id="352"><net_src comp="40" pin="0"/><net_sink comp="308" pin=13"/></net>

<net id="353"><net_src comp="42" pin="0"/><net_sink comp="308" pin=14"/></net>

<net id="354"><net_src comp="44" pin="0"/><net_sink comp="308" pin=15"/></net>

<net id="355"><net_src comp="46" pin="0"/><net_sink comp="308" pin=16"/></net>

<net id="356"><net_src comp="48" pin="0"/><net_sink comp="308" pin=17"/></net>

<net id="357"><net_src comp="50" pin="0"/><net_sink comp="308" pin=18"/></net>

<net id="358"><net_src comp="52" pin="0"/><net_sink comp="308" pin=19"/></net>

<net id="359"><net_src comp="54" pin="0"/><net_sink comp="308" pin=20"/></net>

<net id="360"><net_src comp="56" pin="0"/><net_sink comp="308" pin=21"/></net>

<net id="361"><net_src comp="58" pin="0"/><net_sink comp="308" pin=22"/></net>

<net id="362"><net_src comp="60" pin="0"/><net_sink comp="308" pin=23"/></net>

<net id="363"><net_src comp="62" pin="0"/><net_sink comp="308" pin=24"/></net>

<net id="364"><net_src comp="64" pin="0"/><net_sink comp="308" pin=25"/></net>

<net id="365"><net_src comp="66" pin="0"/><net_sink comp="308" pin=26"/></net>

<net id="366"><net_src comp="68" pin="0"/><net_sink comp="308" pin=27"/></net>

<net id="367"><net_src comp="70" pin="0"/><net_sink comp="308" pin=28"/></net>

<net id="368"><net_src comp="72" pin="0"/><net_sink comp="308" pin=29"/></net>

<net id="369"><net_src comp="74" pin="0"/><net_sink comp="308" pin=30"/></net>

<net id="370"><net_src comp="76" pin="0"/><net_sink comp="308" pin=31"/></net>

<net id="375"><net_src comp="176" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="82" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="182" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="84" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="206" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="396"><net_src comp="82" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="86" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="84" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="391" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="417"><net_src comp="408" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="427"><net_src comp="413" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="418" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="391" pin="3"/><net_sink comp="422" pin=2"/></net>

<net id="434"><net_src comp="402" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="439"><net_src comp="430" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="449"><net_src comp="435" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="440" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="402" pin="3"/><net_sink comp="444" pin=2"/></net>

<net id="465"><net_src comp="86" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="460" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="475"><net_src comp="466" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="485"><net_src comp="471" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="476" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="460" pin="3"/><net_sink comp="480" pin=2"/></net>

<net id="507"><net_src comp="499" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="514"><net_src comp="268" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="519"><net_src comp="511" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="524"><net_src comp="268" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="112" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="290" pin="4"/><net_sink comp="526" pin=0"/></net>

<net id="535"><net_src comp="114" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="279" pin="4"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="531" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="546"><net_src comp="114" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="301" pin="4"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="526" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="537" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="559"><net_src comp="548" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="92" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="561"><net_src comp="531" pin="2"/><net_sink comp="554" pin=2"/></net>

<net id="567"><net_src comp="526" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="554" pin="3"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="279" pin="4"/><net_sink comp="562" pin=2"/></net>

<net id="575"><net_src comp="526" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="92" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="577"><net_src comp="290" pin="4"/><net_sink comp="570" pin=2"/></net>

<net id="583"><net_src comp="548" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="542" pin="2"/><net_sink comp="578" pin=1"/></net>

<net id="585"><net_src comp="301" pin="4"/><net_sink comp="578" pin=2"/></net>

<net id="591"><net_src comp="526" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="578" pin="3"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="301" pin="4"/><net_sink comp="586" pin=2"/></net>

<net id="597"><net_src comp="586" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="602"><net_src comp="114" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="570" pin="3"/><net_sink comp="598" pin=1"/></net>

<net id="623"><net_src comp="108" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="624"><net_src comp="612" pin="1"/><net_sink comp="618" pin=2"/></net>

<net id="630"><net_src comp="618" pin="3"/><net_sink comp="625" pin=1"/></net>

<net id="631"><net_src comp="240" pin="1"/><net_sink comp="625" pin=2"/></net>

<net id="637"><net_src comp="615" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="638"><net_src comp="252" pin="1"/><net_sink comp="632" pin=2"/></net>

<net id="644"><net_src comp="632" pin="3"/><net_sink comp="639" pin=1"/></net>

<net id="645"><net_src comp="252" pin="1"/><net_sink comp="639" pin=2"/></net>

<net id="649"><net_src comp="639" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="653"><net_src comp="625" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="658"><net_src comp="646" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="650" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="663"><net_src comp="654" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="668"><net_src comp="660" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="673"><net_src comp="664" pin="2"/><net_sink comp="669" pin=1"/></net>

<net id="681"><net_src comp="674" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="685"><net_src comp="677" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="690"><net_src comp="6" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="682" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="699"><net_src comp="692" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="705"><net_src comp="118" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="706"><net_src comp="120" pin="0"/><net_sink comp="700" pin=2"/></net>

<net id="712"><net_src comp="700" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="713"><net_src comp="122" pin="0"/><net_sink comp="707" pin=1"/></net>

<net id="714"><net_src comp="124" pin="0"/><net_sink comp="707" pin=2"/></net>

<net id="719"><net_src comp="707" pin="3"/><net_sink comp="715" pin=1"/></net>

<net id="725"><net_src comp="118" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="726"><net_src comp="120" pin="0"/><net_sink comp="720" pin=2"/></net>

<net id="731"><net_src comp="126" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="738"><net_src comp="128" pin="0"/><net_sink comp="732" pin=0"/></net>

<net id="739"><net_src comp="727" pin="2"/><net_sink comp="732" pin=1"/></net>

<net id="740"><net_src comp="98" pin="0"/><net_sink comp="732" pin=2"/></net>

<net id="741"><net_src comp="130" pin="0"/><net_sink comp="732" pin=3"/></net>

<net id="746"><net_src comp="92" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="732" pin="4"/><net_sink comp="742" pin=1"/></net>

<net id="754"><net_src comp="128" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="755"><net_src comp="98" pin="0"/><net_sink comp="748" pin=2"/></net>

<net id="756"><net_src comp="130" pin="0"/><net_sink comp="748" pin=3"/></net>

<net id="762"><net_src comp="720" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="763"><net_src comp="742" pin="2"/><net_sink comp="757" pin=1"/></net>

<net id="764"><net_src comp="748" pin="4"/><net_sink comp="757" pin=2"/></net>

<net id="768"><net_src comp="78" pin="0"/><net_sink comp="765" pin=0"/></net>

<net id="773"><net_src comp="757" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="765" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="782"><net_src comp="775" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="787"><net_src comp="779" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="796"><net_src comp="788" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="132" pin="0"/><net_sink comp="792" pin=1"/></net>

<net id="802"><net_src comp="792" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="134" pin="0"/><net_sink comp="798" pin=1"/></net>

<net id="809"><net_src comp="136" pin="0"/><net_sink comp="804" pin=0"/></net>

<net id="810"><net_src comp="788" pin="2"/><net_sink comp="804" pin=1"/></net>

<net id="811"><net_src comp="138" pin="0"/><net_sink comp="804" pin=2"/></net>

<net id="816"><net_src comp="804" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="798" pin="2"/><net_sink comp="812" pin=1"/></net>

<net id="822"><net_src comp="812" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="792" pin="2"/><net_sink comp="818" pin=1"/></net>

<net id="829"><net_src comp="818" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="830"><net_src comp="140" pin="0"/><net_sink comp="824" pin=1"/></net>

<net id="834"><net_src comp="164" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="839"><net_src comp="170" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="841"><net_src comp="836" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="842"><net_src comp="836" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="843"><net_src comp="836" pin="1"/><net_sink comp="460" pin=2"/></net>

<net id="844"><net_src comp="836" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="845"><net_src comp="836" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="846"><net_src comp="836" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="850"><net_src comp="176" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="852"><net_src comp="847" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="853"><net_src comp="847" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="854"><net_src comp="847" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="858"><net_src comp="182" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="860"><net_src comp="855" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="861"><net_src comp="855" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="865"><net_src comp="188" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="867"><net_src comp="862" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="868"><net_src comp="862" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="872"><net_src comp="194" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="874"><net_src comp="869" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="875"><net_src comp="869" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="879"><net_src comp="200" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="881"><net_src comp="876" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="882"><net_src comp="876" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="886"><net_src comp="206" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="891"><net_src comp="212" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="896"><net_src comp="218" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="901"><net_src comp="371" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="906"><net_src comp="377" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="911"><net_src comp="383" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="916"><net_src comp="387" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="918"><net_src comp="913" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="922"><net_src comp="397" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="927"><net_src comp="422" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="929"><net_src comp="924" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="933"><net_src comp="444" pin="3"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="938"><net_src comp="452" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="943"><net_src comp="456" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="948"><net_src comp="480" pin="3"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="950"><net_src comp="945" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="954"><net_src comp="488" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="959"><net_src comp="492" pin="2"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="964"><net_src comp="496" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="969"><net_src comp="503" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="974"><net_src comp="508" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="979"><net_src comp="515" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="983"><net_src comp="520" pin="2"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="988"><net_src comp="526" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="990"><net_src comp="985" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="994"><net_src comp="531" pin="2"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="999"><net_src comp="542" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="1004"><net_src comp="548" pin="2"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="1006"><net_src comp="1001" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="1010"><net_src comp="562" pin="3"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="1012"><net_src comp="1007" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="1016"><net_src comp="570" pin="3"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="308" pin=3"/></net>

<net id="1018"><net_src comp="1013" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="1022"><net_src comp="586" pin="3"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="1027"><net_src comp="594" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="1032"><net_src comp="598" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="1037"><net_src comp="604" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="1042"><net_src comp="608" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="1047"><net_src comp="625" pin="3"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="1052"><net_src comp="639" pin="3"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="1057"><net_src comp="669" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="1062"><net_src comp="308" pin="32"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="1067"><net_src comp="686" pin="2"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="1069"><net_src comp="1064" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="1073"><net_src comp="695" pin="2"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="1075"><net_src comp="1070" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="1079"><net_src comp="715" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="1081"><net_src comp="1076" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="1082"><net_src comp="1076" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="1086"><net_src comp="769" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="1091"><net_src comp="775" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="1096"><net_src comp="783" pin="2"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="824" pin=2"/></net>

<net id="1101"><net_src comp="824" pin="3"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="231" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {13 14 15 16 17 18 19 }
 - Input state : 
	Port: write_output : curr_layer_out_w | {1 }
	Port: write_output : curr_layer_out_h | {1 }
	Port: write_output : curr_layer_out_ch | {1 }
	Port: write_output : out_offset | {1 }
	Port: write_output : to_r | {1 }
	Port: write_output : row | {1 }
	Port: write_output : col | {1 }
	Port: write_output : output_offset | {1 }
	Port: write_output : quantized_multiplier | {1 }
	Port: write_output : right_shift | {1 }
	Port: write_output : outputfm_0 | {7 8 }
	Port: write_output : outputfm_1 | {7 8 }
	Port: write_output : outputfm_10 | {7 8 }
	Port: write_output : outputfm_11 | {7 8 }
	Port: write_output : outputfm_12 | {7 8 }
	Port: write_output : outputfm_13 | {7 8 }
	Port: write_output : outputfm_14 | {7 8 }
	Port: write_output : outputfm_15 | {7 8 }
	Port: write_output : outputfm_16 | {7 8 }
	Port: write_output : outputfm_17 | {7 8 }
	Port: write_output : outputfm_18 | {7 8 }
	Port: write_output : outputfm_19 | {7 8 }
	Port: write_output : outputfm_2 | {7 8 }
	Port: write_output : outputfm_20 | {7 8 }
	Port: write_output : outputfm_21 | {7 8 }
	Port: write_output : outputfm_22 | {7 8 }
	Port: write_output : outputfm_23 | {7 8 }
	Port: write_output : outputfm_24 | {7 8 }
	Port: write_output : outputfm_25 | {7 8 }
	Port: write_output : outputfm_26 | {7 8 }
	Port: write_output : outputfm_27 | {7 8 }
	Port: write_output : outputfm_3 | {7 8 }
	Port: write_output : outputfm_4 | {7 8 }
	Port: write_output : outputfm_5 | {7 8 }
	Port: write_output : outputfm_6 | {7 8 }
	Port: write_output : outputfm_7 | {7 8 }
	Port: write_output : outputfm_8 | {7 8 }
	Port: write_output : outputfm_9 | {7 8 }
	Port: write_output : rounding | {11 }
  - Chain level:
	State 1
	State 2
		tmp_4_i_i_i : 1
		tmp_5_i_i_i : 2
		n_rows_1 : 3
		tmp_10_i_i_i : 1
		tmp_11_i_i_i : 2
		n_depth_o_1 : 3
	State 3
		tmp_7_i_i_i : 1
		tmp_8_i_i_i : 2
		n_cols_1 : 3
	State 4
		tmp2_i : 1
	State 5
		itr_i_i_cast_i : 1
		tmp_15_i_i_i : 2
		itr_i : 1
		StgValue_92 : 3
		tmp_16_i_i_i : 1
		i : 1
		tmp_18_i_i_i : 2
		ii : 1
		sel_tmp_i : 3
		sel_tmp9_i : 3
		i_2_i_i_i : 4
		j_2_i_i_i : 2
		ii_1 : 3
		ii_2 : 4
		tmp_21 : 5
		j : 3
	State 6
	State 7
		sel_tmp1_i : 1
		i_index_2_i_i_i : 2
		ii_index_1 : 1
		ii_index_2 : 2
		tmp_29_i_i_cast_i : 3
		tmp_30_i_i_cast_i : 3
		tmp5_i : 4
		tmp5_cast_i : 5
		tmp4_i : 6
		tmp_34_i_i_i : 7
	State 8
		sum_i : 1
		sum_cast_i : 2
		out_addr : 3
	State 9
		ab_64 : 1
	State 10
		tmp_123_i_cast_i_i_c : 1
		tmp_124_i_i_i_i : 2
	State 11
		tmp_88_i_i_i_i : 1
		tmp_89_i_i_i_i : 2
		ab_x2_high32 : 3
		tmp_24_i_i_i : 4
	State 12
		tmp_24 : 1
		phitmp1_i_i_i : 2
	State 13
		tmp_27_i_i_i : 1
		p_not_i_i_i : 2
		tmp_25 : 1
		or_cond_i_i_i : 2
		tmp_6_i : 2
		tmp_28_i_i_i : 2
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		empty : 1
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|---------|
| Operation|           Functional Unit          |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|---------|
|   call   |  grp_aesl_mux_load_28_37_s_fu_308  |    3    |  49.532 |   408   |   311   |
|----------|------------------------------------|---------|---------|---------|---------|
|          |         tmp_4_i_i_i_fu_408         |    0    |    0    |    0    |    39   |
|          |         tmp_10_i_i_i_fu_430        |    0    |    0    |    0    |    39   |
|          |         tmp_7_i_i_i_fu_466         |    0    |    0    |    0    |    39   |
|          |            tmp3_i_fu_499           |    0    |    0    |    0    |    32   |
|          |            tmp2_i_fu_503           |    0    |    0    |    0    |    32   |
|          |            itr_i_fu_520            |    0    |    0    |    0    |    38   |
|          |              i_fu_531              |    0    |    0    |    0    |    39   |
|          |              ii_fu_542             |    0    |    0    |    0    |    39   |
|    add   |              j_fu_598              |    0    |    0    |    0    |    39   |
|          |            tmp5_i_fu_654           |    0    |    0    |    0    |    23   |
|          |            tmp4_i_fu_664           |    0    |    0    |    0    |    32   |
|          |         tmp_34_i_i_i_fu_669        |    0    |    0    |    0    |    32   |
|          |            sum_i_fu_677            |    0    |    0    |    0    |    39   |
|          |       tmp_124_i_i_i_i_fu_715       |    0    |    0    |    0    |    66   |
|          |         tmp_24_i_i_i_fu_769        |    0    |    0    |    0    |    39   |
|          |        phitmp1_i_i_i_fu_783        |    0    |    0    |    0    |    15   |
|          |         tmp_26_i_i_i_fu_788        |    0    |    0    |    0    |    39   |
|----------|------------------------------------|---------|---------|---------|---------|
|          |            n_rows_fu_391           |    0    |    0    |    0    |    32   |
|          |          n_depth_o_fu_402          |    0    |    0    |    0    |    32   |
|          |           n_rows_1_fu_422          |    0    |    0    |    0    |    32   |
|          |         n_depth_o_1_fu_444         |    0    |    0    |    0    |    32   |
|          |            n_cols_fu_460           |    0    |    0    |    0    |    32   |
|          |           n_cols_1_fu_480          |    0    |    0    |    0    |    32   |
|          |          sel_tmp9_i_fu_554         |    0    |    0    |    0    |    32   |
|          |          i_2_i_i_i_fu_562          |    0    |    0    |    0    |    32   |
|  select  |          j_2_i_i_i_fu_570          |    0    |    0    |    0    |    32   |
|          |             ii_1_fu_578            |    0    |    0    |    0    |    32   |
|          |             ii_2_fu_586            |    0    |    0    |    0    |    32   |
|          |          sel_tmp1_i_fu_618         |    0    |    0    |    0    |    16   |
|          |       i_index_2_i_i_i_fu_625       |    0    |    0    |    0    |    16   |
|          |          ii_index_1_fu_632         |    0    |    0    |    0    |    16   |
|          |          ii_index_2_fu_639         |    0    |    0    |    0    |    16   |
|          |     tmp_123_i_cast_i_i_c_fu_707    |    0    |    0    |    0    |    17   |
|          |         ab_x2_high32_fu_757        |    0    |    0    |    0    |    32   |
|          |         tmp_28_i_i_i_fu_824        |    0    |    0    |    0    |    8    |
|----------|------------------------------------|---------|---------|---------|---------|
|          |         tmp_6_i_i_i_fu_418         |    0    |    0    |    0    |    39   |
|          |         tmp_12_i_i_i_fu_440        |    0    |    0    |    0    |    39   |
|    sub   |         tmp_9_i_i_i_fu_476         |    0    |    0    |    0    |    39   |
|          |        p_neg_i_i_i_i_fu_727        |    0    |    0    |    0    |    66   |
|          |        tmp_89_i_i_i_i_fu_742       |    0    |    0    |    0    |    39   |
|----------|------------------------------------|---------|---------|---------|---------|
|          |           out_size_fu_387          |    3    |    0    |    0    |    20   |
|          |          tmp_i_i_i_fu_452          |    3    |    0    |    0    |    20   |
|          |         tmp_i_i_i_17_fu_456        |    3    |    0    |    0    |    20   |
|    mul   |            tmp1_i_fu_488           |    3    |    0    |    0    |    20   |
|          |         tmp_14_i_i_i_fu_492        |    3    |    0    |    0    |    20   |
|          |         tmp_17_i_i_i_fu_604        |    3    |    0    |    0    |    20   |
|          |         tmp_19_i_i_i_fu_608        |    3    |    0    |    0    |    20   |
|          |            ab_64_fu_695            |    3    |    0    |    0    |    20   |
|----------|------------------------------------|---------|---------|---------|---------|
|          |         tmp_1_i_i_i_fu_371         |    0    |    0    |    0    |    18   |
|          |         tmp_3_i_i_i_fu_377         |    0    |    0    |    0    |    18   |
|          |         tmp_2_i_i_i_fu_397         |    0    |    0    |    0    |    18   |
|          |         tmp_5_i_i_i_fu_413         |    0    |    0    |    0    |    18   |
|   icmp   |         tmp_11_i_i_i_fu_435        |    0    |    0    |    0    |    18   |
|          |         tmp_8_i_i_i_fu_471         |    0    |    0    |    0    |    18   |
|          |         tmp_15_i_i_i_fu_515        |    0    |    0    |    0    |    18   |
|          |         tmp_16_i_i_i_fu_526        |    0    |    0    |    0    |    18   |
|          |         tmp_18_i_i_i_fu_537        |    0    |    0    |    0    |    18   |
|          |         tmp_27_i_i_i_fu_792        |    0    |    0    |    0    |    18   |
|----------|------------------------------------|---------|---------|---------|---------|
|   ashr   |         tmp_25_i_i_i_fu_775        |    0    |    0    |    0    |   101   |
|----------|------------------------------------|---------|---------|---------|---------|
|    and   |          sel_tmp_i_fu_548          |    0    |    0    |    0    |    8    |
|          |        or_cond_i_i_i_fu_812        |    0    |    0    |    0    |    8    |
|----------|------------------------------------|---------|---------|---------|---------|
|    xor   |         p_not_i_i_i_fu_798         |    0    |    0    |    0    |    8    |
|----------|------------------------------------|---------|---------|---------|---------|
|    or    |           tmp_6_i_fu_818           |    0    |    0    |    0    |    8    |
|----------|------------------------------------|---------|---------|---------|---------|
|          |     out_offset_read_read_fu_164    |    0    |    0    |    0    |    0    |
|          |  curr_layer_out_w_rea_read_fu_170  |    0    |    0    |    0    |    0    |
|          |  curr_layer_out_h_rea_read_fu_176  |    0    |    0    |    0    |    0    |
|          |  curr_layer_out_ch_re_read_fu_182  |    0    |    0    |    0    |    0    |
|   read   |         to_read_read_fu_188        |    0    |    0    |    0    |    0    |
|          |        row_read_read_fu_194        |    0    |    0    |    0    |    0    |
|          |        col_read_read_fu_200        |    0    |    0    |    0    |    0    |
|          |   output_offset_read_read_fu_206   |    0    |    0    |    0    |    0    |
|          | quantized_multiplier_2_read_fu_212 |    0    |    0    |    0    |    0    |
|          |    right_shift_read_read_fu_218    |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
| writeresp|        grp_writeresp_fu_224        |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|   write  |      StgValue_150_write_fu_231     |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|          |             tmp_fu_383             |    0    |    0    |    0    |    0    |
|          |            tmp_21_fu_594           |    0    |    0    |    0    |    0    |
|   trunc  |           i_index_fu_612           |    0    |    0    |    0    |    0    |
|          |           ii_index_fu_615          |    0    |    0    |    0    |    0    |
|          |            tmp_24_fu_779           |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|          |      b_64_i_cast_i_i_i_fu_496      |    0    |    0    |    0    |    0    |
|          |         sext_cast_i_fu_508         |    0    |    0    |    0    |    0    |
|   sext   |      tmp_35_i_i_cast_i_fu_674      |    0    |    0    |    0    |    0    |
|          |          sum_cast_i_fu_682         |    0    |    0    |    0    |    0    |
|          |        a_i_cast_i_i_i_fu_692       |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|          |        itr_i_i_cast_i_fu_511       |    0    |    0    |    0    |    0    |
|   zext   |      tmp_29_i_i_cast_i_fu_646      |    0    |    0    |    0    |    0    |
|          |      tmp_30_i_i_cast_i_fu_650      |    0    |    0    |    0    |    0    |
|          |         tmp5_cast_i_fu_660         |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|          |            tmp_22_fu_700           |    0    |    0    |    0    |    0    |
| bitselect|            tmp_23_fu_720           |    0    |    0    |    0    |    0    |
|          |            tmp_25_fu_804           |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|partselect|        tmp_88_i_i_i_i_fu_732       |    0    |    0    |    0    |    0    |
|          |        tmp_90_i_i_i_i_fu_748       |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|   Total  |                                    |    27   |  49.532 |   408   |   2100  |
|----------|------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|        ab_64_reg_1070        |   59   |
|   b_64_i_cast_i_i_i_reg_961  |   59   |
|       col_read_reg_876       |   32   |
| curr_layer_out_ch_re_reg_855 |   32   |
| curr_layer_out_h_rea_reg_847 |   32   |
| curr_layer_out_w_rea_reg_836 |   32   |
|      i_2_i_i_i_reg_1007      |   32   |
|        i_i_i_i_reg_275       |   32   |
|   i_index_2_i_i_i_reg_1044   |   16   |
|     i_index_i_i_i_reg_240    |   16   |
|           i_reg_991          |   32   |
|         ii_2_reg_1019        |   32   |
|       ii_i_i_i_reg_297       |   32   |
|      ii_index_2_reg_1049     |   16   |
|    ii_index_i_i_i_reg_252    |   16   |
|          ii_reg_996          |   32   |
|       itr_i_i_i_reg_264      |   31   |
|         itr_i_reg_980        |   31   |
|      j_2_i_i_i_reg_1013      |   32   |
|        j_i_i_i_reg_286       |   32   |
|          j_reg_1029          |   32   |
|       n_cols_1_reg_945       |   32   |
|      n_depth_o_1_reg_930     |   32   |
|       n_rows_1_reg_924       |   32   |
|       out_addr_reg_1064      |    8   |
|    out_offset_read_reg_831   |   32   |
|       out_size_reg_913       |   32   |
|  output_offset_read_reg_883  |   32   |
|    phitmp1_i_i_i_reg_1093    |    8   |
|quantized_multiplier_2_reg_888|   32   |
|   right_shift_read_reg_893   |   32   |
|       row_read_reg_869       |   32   |
|      sel_tmp_i_reg_1001      |    1   |
|      sext_cast_i_reg_971     |   33   |
|        tmp1_i_reg_951        |   32   |
|        tmp2_i_reg_966        |   32   |
|        tmp6_i_reg_1059       |   27   |
|   tmp_124_i_i_i_i_reg_1076   |   59   |
|     tmp_14_i_i_i_reg_956     |   32   |
|     tmp_15_i_i_i_reg_976     |    1   |
|     tmp_16_i_i_i_reg_985     |    1   |
|     tmp_17_i_i_i_reg_1034    |   32   |
|     tmp_19_i_i_i_reg_1039    |   32   |
|      tmp_1_i_i_i_reg_898     |    1   |
|        tmp_21_reg_1024       |    5   |
|     tmp_24_i_i_i_reg_1083    |   32   |
|     tmp_25_i_i_i_reg_1088    |   32   |
|     tmp_28_i_i_i_reg_1098    |    8   |
|      tmp_2_i_i_i_reg_919     |    1   |
|     tmp_34_i_i_i_reg_1054    |   32   |
|      tmp_3_i_i_i_reg_903     |    1   |
|     tmp_i_i_i_17_reg_940     |   32   |
|       tmp_i_i_i_reg_935      |   32   |
|          tmp_reg_908         |    8   |
|        to_read_reg_862       |   32   |
+------------------------------+--------+
|             Total            |  1462  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|  grp_writeresp_fu_224  |  p0  |   2  |   1  |    2   |
|  i_index_i_i_i_reg_240 |  p0  |   2  |  16  |   32   ||    9    |
| ii_index_i_i_i_reg_252 |  p0  |   2  |  16  |   32   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   66   ||  5.307  ||    18   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   27   |   49   |   408  |  2100  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   18   |
|  Register |    -   |    -   |  1462  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   27   |   54   |  1870  |  2118  |
+-----------+--------+--------+--------+--------+
