Implemented a UART transmitter and receiver in Verilog supporting 8N1 framing, baud-rate generation, oversampled reception, and reset-safe serial communication.
