{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653130784346 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653130784357 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 21 12:59:44 2022 " "Processing started: Sat May 21 12:59:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653130784357 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130784357 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AES -c AES " "Command: quartus_map --read_settings_files=on --write_settings_files=off AES -c AES" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130784357 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653130784980 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653130784981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keys_128.v 1 1 " "Found 1 design units, including 1 entities, in source file keys_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 keys_128 " "Found entity 1: keys_128" {  } { { "Keys_128.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Keys_128.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653130794055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes.v 1 1 " "Found 1 design units, including 1 entities, in source file aes.v" { { "Info" "ISGN_ENTITY_NAME" "1 AES " "Found entity 1: AES" {  } { { "AES.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/AES.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653130794060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subbytes.v 1 1 " "Found 1 design units, including 1 entities, in source file subbytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 subBytes " "Found entity 1: subBytes" {  } { { "subBytes.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/subBytes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653130794064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sbox.v 1 1 " "Found 1 design units, including 1 entities, in source file sbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 sbox " "Found entity 1: sbox" {  } { { "sbox.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/sbox.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653130794070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_rows.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_rows.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Rows " "Found entity 1: Shift_Rows" {  } { { "Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Shift_Rows.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653130794075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixcolumns.v 1 1 " "Found 1 design units, including 1 entities, in source file mixcolumns.v" { { "Info" "ISGN_ENTITY_NAME" "1 MixColumns " "Found entity 1: MixColumns" {  } { { "MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/MixColumns.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653130794080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotword.v 1 1 " "Found 1 design units, including 1 entities, in source file rotword.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotword " "Found entity 1: rotword" {  } { { "rotword.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/rotword.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653130794085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subword.v 1 1 " "Found 1 design units, including 1 entities, in source file subword.v" { { "Info" "ISGN_ENTITY_NAME" "1 SubWord " "Found entity 1: SubWord" {  } { { "SubWord.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/SubWord.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653130794089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "invsbox.v 1 1 " "Found 1 design units, including 1 entities, in source file invsbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 invsbox " "Found entity 1: invsbox" {  } { { "invsbox.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/invsbox.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653130794094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "invsubbytes.v 1 1 " "Found 1 design units, including 1 entities, in source file invsubbytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 invsubBytes " "Found entity 1: invsubBytes" {  } { { "invsubBytes.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/invsubBytes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653130794099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rcon.v 1 1 " "Found 1 design units, including 1 entities, in source file rcon.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rcon " "Found entity 1: Rcon" {  } { { "Rcon.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Rcon.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653130794104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addroundkey.v 1 1 " "Found 1 design units, including 1 entities, in source file addroundkey.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddRoundKey " "Found entity 1: AddRoundKey" {  } { { "AddRoundKey.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/AddRoundKey.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653130794109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inv_shift_rows.v 1 1 " "Found 1 design units, including 1 entities, in source file inv_shift_rows.v" { { "Info" "ISGN_ENTITY_NAME" "1 inv_Shift_Rows " "Found entity 1: inv_Shift_Rows" {  } { { "inv_Shift_Rows.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/inv_Shift_Rows.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653130794114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653130794119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes2.v 1 1 " "Found 1 design units, including 1 entities, in source file aes2.v" { { "Info" "ISGN_ENTITY_NAME" "1 AES2 " "Found entity 1: AES2" {  } { { "AES2.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/AES2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653130794124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main2.v 1 1 " "Found 1 design units, including 1 entities, in source file main2.v" { { "Info" "ISGN_ENTITY_NAME" "1 main2 " "Found entity 1: main2" {  } { { "main2.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/main2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653130794129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inv_mixcolumns.v 1 1 " "Found 1 design units, including 1 entities, in source file inv_mixcolumns.v" { { "Info" "ISGN_ENTITY_NAME" "1 inv_MixColumns " "Found entity 1: inv_MixColumns" {  } { { "inv_MixColumns.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/inv_MixColumns.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653130794135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyexpansion128.v 1 1 " "Found 1 design units, including 1 entities, in source file keyexpansion128.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyExpansion128 " "Found entity 1: KeyExpansion128" {  } { { "KeyExpansion128.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/KeyExpansion128.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653130794140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyexpansion192.v 1 1 " "Found 1 design units, including 1 entities, in source file keyexpansion192.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyExpansion192 " "Found entity 1: KeyExpansion192" {  } { { "KeyExpansion192.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/KeyExpansion192.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653130794145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keys_192.v 1 1 " "Found 1 design units, including 1 entities, in source file keys_192.v" { { "Info" "ISGN_ENTITY_NAME" "1 keys_192 " "Found entity 1: keys_192" {  } { { "keys_192.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/keys_192.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653130794150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keys_256.v 1 1 " "Found 1 design units, including 1 entities, in source file keys_256.v" { { "Info" "ISGN_ENTITY_NAME" "1 keys_256 " "Found entity 1: keys_256" {  } { { "keys_256.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/keys_256.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653130794156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyexpansion256.v 1 1 " "Found 1 design units, including 1 entities, in source file keyexpansion256.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyExpansion256 " "Found entity 1: KeyExpansion256" {  } { { "KeyExpansion256.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/KeyExpansion256.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653130794161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794161 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AES " "Elaborating entity \"AES\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653130794208 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dataout AES.v(1) " "Output port \"dataout\" at AES.v(1) has no driver" {  } { { "AES.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/AES.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653130794214 "|AES"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keys_128 keys_128:m " "Elaborating entity \"keys_128\" for hierarchy \"keys_128:m\"" {  } { { "AES.v" "m" { Text "C:/Users/AOZ/Desktop/Logic-Project/AES.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653130794216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyExpansion128 keys_128:m\|KeyExpansion128:iter_i\[1\].m0 " "Elaborating entity \"KeyExpansion128\" for hierarchy \"keys_128:m\|KeyExpansion128:iter_i\[1\].m0\"" {  } { { "Keys_128.v" "iter_i\[1\].m0" { Text "C:/Users/AOZ/Desktop/Logic-Project/Keys_128.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653130794223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotword keys_128:m\|KeyExpansion128:iter_i\[1\].m0\|rotword:rt " "Elaborating entity \"rotword\" for hierarchy \"keys_128:m\|KeyExpansion128:iter_i\[1\].m0\|rotword:rt\"" {  } { { "KeyExpansion128.v" "rt" { Text "C:/Users/AOZ/Desktop/Logic-Project/KeyExpansion128.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653130794225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SubWord keys_128:m\|KeyExpansion128:iter_i\[1\].m0\|SubWord:m0 " "Elaborating entity \"SubWord\" for hierarchy \"keys_128:m\|KeyExpansion128:iter_i\[1\].m0\|SubWord:m0\"" {  } { { "KeyExpansion128.v" "m0" { Text "C:/Users/AOZ/Desktop/Logic-Project/KeyExpansion128.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653130794228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox keys_128:m\|KeyExpansion128:iter_i\[1\].m0\|SubWord:m0\|sbox:q0 " "Elaborating entity \"sbox\" for hierarchy \"keys_128:m\|KeyExpansion128:iter_i\[1\].m0\|SubWord:m0\|sbox:q0\"" {  } { { "SubWord.v" "q0" { Text "C:/Users/AOZ/Desktop/Logic-Project/SubWord.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653130794230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rcon keys_128:m\|KeyExpansion128:iter_i\[1\].m0\|Rcon:m1 " "Elaborating entity \"Rcon\" for hierarchy \"keys_128:m\|KeyExpansion128:iter_i\[1\].m0\|Rcon:m1\"" {  } { { "KeyExpansion128.v" "m1" { Text "C:/Users/AOZ/Desktop/Logic-Project/KeyExpansion128.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653130794234 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Rcon.v(5) " "Verilog HDL Case Statement warning at Rcon.v(5): incomplete case statement has no default case item" {  } { { "Rcon.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Rcon.v" 5 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1653130794235 "|AES|main:r1|KeyExpansion:m0|Rcon:m1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "word Rcon.v(4) " "Verilog HDL Always Construct warning at Rcon.v(4): inferring latch(es) for variable \"word\", which holds its previous value in one or more paths through the always construct" {  } { { "Rcon.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Rcon.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653130794235 "|AES|main:r1|KeyExpansion:m0|Rcon:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[0\] Rcon.v(4) " "Inferred latch for \"word\[0\]\" at Rcon.v(4)" {  } { { "Rcon.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Rcon.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794235 "|AES|main:r1|KeyExpansion:m0|Rcon:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[1\] Rcon.v(4) " "Inferred latch for \"word\[1\]\" at Rcon.v(4)" {  } { { "Rcon.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Rcon.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794235 "|AES|main:r1|KeyExpansion:m0|Rcon:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[2\] Rcon.v(4) " "Inferred latch for \"word\[2\]\" at Rcon.v(4)" {  } { { "Rcon.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Rcon.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794235 "|AES|main:r1|KeyExpansion:m0|Rcon:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[3\] Rcon.v(4) " "Inferred latch for \"word\[3\]\" at Rcon.v(4)" {  } { { "Rcon.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Rcon.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794235 "|AES|main:r1|KeyExpansion:m0|Rcon:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[4\] Rcon.v(4) " "Inferred latch for \"word\[4\]\" at Rcon.v(4)" {  } { { "Rcon.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Rcon.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794235 "|AES|main:r1|KeyExpansion:m0|Rcon:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[5\] Rcon.v(4) " "Inferred latch for \"word\[5\]\" at Rcon.v(4)" {  } { { "Rcon.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Rcon.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794235 "|AES|main:r1|KeyExpansion:m0|Rcon:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[6\] Rcon.v(4) " "Inferred latch for \"word\[6\]\" at Rcon.v(4)" {  } { { "Rcon.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Rcon.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794235 "|AES|main:r1|KeyExpansion:m0|Rcon:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[7\] Rcon.v(4) " "Inferred latch for \"word\[7\]\" at Rcon.v(4)" {  } { { "Rcon.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Rcon.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794235 "|AES|main:r1|KeyExpansion:m0|Rcon:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[8\] Rcon.v(4) " "Inferred latch for \"word\[8\]\" at Rcon.v(4)" {  } { { "Rcon.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Rcon.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794235 "|AES|main:r1|KeyExpansion:m0|Rcon:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[9\] Rcon.v(4) " "Inferred latch for \"word\[9\]\" at Rcon.v(4)" {  } { { "Rcon.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Rcon.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794235 "|AES|main:r1|KeyExpansion:m0|Rcon:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[10\] Rcon.v(4) " "Inferred latch for \"word\[10\]\" at Rcon.v(4)" {  } { { "Rcon.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Rcon.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794235 "|AES|main:r1|KeyExpansion:m0|Rcon:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[11\] Rcon.v(4) " "Inferred latch for \"word\[11\]\" at Rcon.v(4)" {  } { { "Rcon.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Rcon.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794236 "|AES|main:r1|KeyExpansion:m0|Rcon:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[12\] Rcon.v(4) " "Inferred latch for \"word\[12\]\" at Rcon.v(4)" {  } { { "Rcon.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Rcon.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794236 "|AES|main:r1|KeyExpansion:m0|Rcon:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[13\] Rcon.v(4) " "Inferred latch for \"word\[13\]\" at Rcon.v(4)" {  } { { "Rcon.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Rcon.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794236 "|AES|main:r1|KeyExpansion:m0|Rcon:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[14\] Rcon.v(4) " "Inferred latch for \"word\[14\]\" at Rcon.v(4)" {  } { { "Rcon.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Rcon.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794236 "|AES|main:r1|KeyExpansion:m0|Rcon:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[15\] Rcon.v(4) " "Inferred latch for \"word\[15\]\" at Rcon.v(4)" {  } { { "Rcon.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Rcon.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794236 "|AES|main:r1|KeyExpansion:m0|Rcon:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[16\] Rcon.v(4) " "Inferred latch for \"word\[16\]\" at Rcon.v(4)" {  } { { "Rcon.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Rcon.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794236 "|AES|main:r1|KeyExpansion:m0|Rcon:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[17\] Rcon.v(4) " "Inferred latch for \"word\[17\]\" at Rcon.v(4)" {  } { { "Rcon.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Rcon.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794236 "|AES|main:r1|KeyExpansion:m0|Rcon:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[18\] Rcon.v(4) " "Inferred latch for \"word\[18\]\" at Rcon.v(4)" {  } { { "Rcon.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Rcon.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794236 "|AES|main:r1|KeyExpansion:m0|Rcon:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[19\] Rcon.v(4) " "Inferred latch for \"word\[19\]\" at Rcon.v(4)" {  } { { "Rcon.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Rcon.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794236 "|AES|main:r1|KeyExpansion:m0|Rcon:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[20\] Rcon.v(4) " "Inferred latch for \"word\[20\]\" at Rcon.v(4)" {  } { { "Rcon.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Rcon.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794236 "|AES|main:r1|KeyExpansion:m0|Rcon:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[21\] Rcon.v(4) " "Inferred latch for \"word\[21\]\" at Rcon.v(4)" {  } { { "Rcon.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Rcon.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794236 "|AES|main:r1|KeyExpansion:m0|Rcon:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[22\] Rcon.v(4) " "Inferred latch for \"word\[22\]\" at Rcon.v(4)" {  } { { "Rcon.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Rcon.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794236 "|AES|main:r1|KeyExpansion:m0|Rcon:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[23\] Rcon.v(4) " "Inferred latch for \"word\[23\]\" at Rcon.v(4)" {  } { { "Rcon.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Rcon.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794236 "|AES|main:r1|KeyExpansion:m0|Rcon:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[24\] Rcon.v(4) " "Inferred latch for \"word\[24\]\" at Rcon.v(4)" {  } { { "Rcon.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Rcon.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794236 "|AES|main:r1|KeyExpansion:m0|Rcon:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[25\] Rcon.v(4) " "Inferred latch for \"word\[25\]\" at Rcon.v(4)" {  } { { "Rcon.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Rcon.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794236 "|AES|main:r1|KeyExpansion:m0|Rcon:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[26\] Rcon.v(4) " "Inferred latch for \"word\[26\]\" at Rcon.v(4)" {  } { { "Rcon.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Rcon.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794236 "|AES|main:r1|KeyExpansion:m0|Rcon:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[27\] Rcon.v(4) " "Inferred latch for \"word\[27\]\" at Rcon.v(4)" {  } { { "Rcon.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Rcon.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794236 "|AES|main:r1|KeyExpansion:m0|Rcon:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[28\] Rcon.v(4) " "Inferred latch for \"word\[28\]\" at Rcon.v(4)" {  } { { "Rcon.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Rcon.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794236 "|AES|main:r1|KeyExpansion:m0|Rcon:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[29\] Rcon.v(4) " "Inferred latch for \"word\[29\]\" at Rcon.v(4)" {  } { { "Rcon.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Rcon.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794236 "|AES|main:r1|KeyExpansion:m0|Rcon:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[30\] Rcon.v(4) " "Inferred latch for \"word\[30\]\" at Rcon.v(4)" {  } { { "Rcon.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Rcon.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794236 "|AES|main:r1|KeyExpansion:m0|Rcon:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[31\] Rcon.v(4) " "Inferred latch for \"word\[31\]\" at Rcon.v(4)" {  } { { "Rcon.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/Rcon.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794236 "|AES|main:r1|KeyExpansion:m0|Rcon:m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keys_192 keys_192:mn " "Elaborating entity \"keys_192\" for hierarchy \"keys_192:mn\"" {  } { { "AES.v" "mn" { Text "C:/Users/AOZ/Desktop/Logic-Project/AES.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653130794294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyExpansion192 keys_192:mn\|KeyExpansion192:iter_i\[1\].m0 " "Elaborating entity \"KeyExpansion192\" for hierarchy \"keys_192:mn\|KeyExpansion192:iter_i\[1\].m0\"" {  } { { "keys_192.v" "iter_i\[1\].m0" { Text "C:/Users/AOZ/Desktop/Logic-Project/keys_192.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653130794302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keys_256 keys_256:mnn " "Elaborating entity \"keys_256\" for hierarchy \"keys_256:mnn\"" {  } { { "AES.v" "mnn" { Text "C:/Users/AOZ/Desktop/Logic-Project/AES.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653130794355 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "-1 2047 0 out keys_256.v(11) " "Verilog HDL error at keys_256.v(11): index -1 cannot fall outside the declared range \[2047:0\] for vector \"out\"" {  } { { "keys_256.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/keys_256.v" 11 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653130794358 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "-256 2047 0 out keys_256.v(11) " "Verilog HDL error at keys_256.v(11): index -256 cannot fall outside the declared range \[2047:0\] for vector \"out\"" {  } { { "keys_256.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/keys_256.v" 11 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653130794358 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "out keys_256.v(11) " "Verilog HDL Port Connection error at keys_256.v(11): output or inout port \"out\" must be connected to a structural net expression" {  } { { "keys_256.v" "" { Text "C:/Users/AOZ/Desktop/Logic-Project/keys_256.v" 11 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1653130794359 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "keys_256:mnn " "Can't elaborate user hierarchy \"keys_256:mnn\"" {  } { { "AES.v" "mnn" { Text "C:/Users/AOZ/Desktop/Logic-Project/AES.v" 16 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653130794361 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653130794445 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 21 12:59:54 2022 " "Processing ended: Sat May 21 12:59:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653130794445 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653130794445 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653130794445 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130794445 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653130795046 ""}
