# RV与芯片评论.20201017.第12期


<br />本期概要

- [Linely秋季处理器会议即将召开](#7wN6e)
- [Linux5.9发布](#u1qhF)
- [PicoRio论文发布](#tORzZ)
- [GreenWaves发布了基于RISC-V的下一代AIoT音频处理芯片](https://www.yuque.com/riscv/rvnews/20201017#tZwfk)




---

<a name="cgX2z"></a>
# 重点聚焦
<a name="7wN6e"></a>
### Linely秋季处理器会议即将召开
<a name="9pdfG"></a>
### Linux 5.9发布


<a name="u1qhF"></a>
### 相关周报

- "[【Rust日报】2020-10-12 蜜月期之后的 Rust ](https://blog.csdn.net/u012067469/article/details/109040246
)(From blog.csdn.net 2020.10.12)"
- "[PLCT开源进展·第11期·2020年10月16日 ](https://zhuanlan.zhihu.com/p/266364871?utm_source=wechat_timeline&utm_medium=social&s_r=0&wechatShare=1
)(From zhuanlan.zhihu.com 2020.10.17)"<br />

---



<a name="nqDGS"></a>
# 技术动态

- "[华为方舟编译器正式支持C语言：完全开源 ](https://www.cnbeta.com/articles/tech/1040511.htm
)(From www.cnbeta.com 2020.10.17)"
- "[OpenCV 4.5 Released With Support For Multiple OpenCL Contexts, OpenVINO Backend ](https://www.phoronix.com/scan.php?page=news_item&px=OpenCV-4.5-Released
)(From www.phoronix.com 2020.10.12)"
- "[第十八届中国国际半导体博览会举办 ](http://expo.ce.cn/gd/202010/15/t20201015_35891238.shtml
)(From expo.ce.cn 2020.10.15)"
- 


<br />

<a name="RXg7a"></a>
### riscvOVPsim：增加了向量支持


<a name="E9rxp"></a>
### 关于TVM支持RISC-V的问题


<a name="n8MGB"></a>
### Andes将在 The Linley Processor Conference上发布关于RISC-V乱序处理器的演讲
<a name="UQCtX"></a>
### Linux动态

- "[linux-next: manual merge of the risc-v and vfs trees with Linus' tree ](https://lkml.org/lkml/2020/10/14/1007
)(From lkml.org 2020.10.15)"
- "[RE: [PATCH] hw/riscv: microchip_pfsoc: IOSCBCTRL memmap entry ](https://www.mail-archive.com/qemu-devel@nongnu.org/msg751252.html
)(From www.mail-archive.com 2020.10.16)"
- "[Re: [PATCH v3 2/5] [RISCV_PM] Support CSRs required for RISC-V PM extension except for ones in hypervisor mode ](https://www.mail-archive.com/qemu-devel@nongnu.org/msg751335.html
)(From www.mail-archive.com 2020.10.16)"
- "[[PATCH v3 2/5] [RISCV_PM] Support CSRs required for RISC-V PM extension except for ones in hypervisor mode ](https://www.mail-archive.com/qemu-devel@nongnu.org/msg751325.html
)(From www.mail-archive.com 2020.10.16)"
- "[Re: [PATCH 4/5] RISC-V: Protect .init.text & .init.data ](https://www.mail-archive.com/linux-kernel@vger.kernel.org/msg2344826.html
)(From www.mail-archive.com 2020.10.16)"
- "[[PATCH] RISC-V: Fix the VDSO symbol generaton for binutils-2.34+ ](https://www.spinics.net/lists/stable/msg419332.html
)(From www.spinics.net 2020.10.16)"
- "[[PATCH v4 0/9] Add k/uprobe & fentry & error_injection supported ](https://www.spinics.net/lists/linux-csky/msg00938.html
)(From www.spinics.net 2020.10.17)"
- "[[PATCH v4 7/9] riscv: Add uprobes supporte ](https://www.spinics.net/lists/kernel/msg3700955.html
)(From www.spinics.net 2020.10.17)"
- "[[PATCH v4 1/9] RISC-V: Implement ptrace regs and stack API ](https://lkml.org/lkml/2020/10/17/104
)(From lkml.org 2020.10.17)"
- "[Ingenic X2000/X2000E MIPS IoT Processor Supported By Linux 5.10 ](https://www.phoronix.com/scan.php?page=news_item&px=Ingenic-X2000-Linux-5.10
)(From www.phoronix.com 2020.10.17)"
   - 君正X2000/X2000E MIPS IoT处理器将被Linux 5.10支持
<a name="SYbmw"></a>
### <br />
<a name="MEeyS"></a>
### QEMU动态

- "[Re: [PATCH 5/5] [RISCV_PM] Support pointer masking for RISC-V for i/c/f/d/a types of instructions ](https://www.mail-archive.com/qemu-devel@nongnu.org/msg750712.html
)(From www.mail-archive.com 2020.10.14)"
- "[[PATCH v3 0/5] RISC-V Pointer Masking implementation ](https://www.mail-archive.com/qemu-devel@nongnu.org/msg751324.html
)(From www.mail-archive.com 2020.10.16)"
- "[Re: [PATCH v3 0/5] RISC-V Pointer Masking implementation ](https://www.mail-archive.com/qemu-devel@nongnu.org/msg751329.html
)(From www.mail-archive.com 2020.10.16)"
- "[[PATCH v3 1/5] [RISCV_PM] Add J-extension into RISC-V ](https://www.mail-archive.com/qemu-devel@nongnu.org/msg751323.html
)(From www.mail-archive.com 2020.10.16)"
- "[[PATCH v4 0/5] RISC-V Pointer Masking implementation ](https://www.mail-archive.com/qemu-devel@nongnu.org/msg751376.html
)(From www.mail-archive.com 2020.10.17)"

<br />
<a name="v2ah0"></a>
### 一周问答

- "[RISC-V难道真的就不存在被卡的可能性？ ](https://www.zhihu.com/question/425542531
)(From www.zhihu.com 2020.10.17)"
- "[RISC-V开源项目为什么选用chisel这种新的高层次建模语言，而不是SystemVerilog? ](https://www.zhihu.com/question/58584770
)(From www.zhihu.com 2020.10.17)"
- "[GD32VF103出现to free a bad data block:错误 ](https://club.rt-thread.org/ask/question/428692.html
)(From club.rt-thread.org 2020.10.17)"
- "[Moving beyond Arduino, looking for a good HAL ](https://forum.allaboutcircuits.com/threads/moving-beyond-arduino-looking-for-a-good-hal.173471/
)(From forum.allaboutcircuits.com 2020.10.17)"
- "[How do I enable abstract command reads from CSRs in SoftConsole - RISC-V  ](https://stackoverflow.com/questions/64378579/how-do-i-enable-abstract-command-reads-from-csrs-in-softconsole-risc-v
)(From stackoverflow.com 2020.10.16)"
   - 提问者想要在RV上跑 Dhrystone benchmark
<a name="CC8oT"></a>
### 社区动态

- 

---

<a name="SM5cC"></a>
# 产业风云


- "[CEVA全新MotionEngine™听觉传感器融合软件增强用户体验并扩展TWS耳塞和可穿戴设备用例 ](https://finance.sina.com.cn/tech/2020-10-15/doc-iiznezxr6103595.shtml
)(From finance.sina.com.cn 2020.10.15)"
- "[印度计划自建超算，或采用自研的RISC-V处理器 ](http://www.eetop.cn/cpu_soc/6950350.html
)(From www.eetop.cn 2020.10.15)"
- "[开源FPGA怎么玩？能不能支持Risc V！ ](https://www.eda365.com/article-168686-1.html
)(From www.eda365.com 2020.10.17)"
- 
- "[芯来科技携手Tengine扩大RISC-V软件生态 ](https://mp.weixin.qq.com/s/khCeRb7ZY5qLNJQOar0kvw
)(From mp.weixin.qq.com 2020.10.17)"
- "[Apple to introduce the first ARM-powered Macs on November 17 ](https://www.gsmarena.com/newscomm-45838.php
)(From www.gsmarena.com 2020.10.17)"
- "[Costello on his Metrics cloud 4 hours vs. SNPS/CDNS/MENT's 5 days ](http://www.deepchip.com/items/0588-22.html
)(From www.deepchip.com 2020.10.18)"



<a name="KGYsw"></a>
### 市场评论<br />

- "[中国集成电路产业发展驶入快车道 疫情之下“危”“机”并存 ](http://www.chinanews.com/cj/2020/10-14/9312844.shtml
)(From www.chinanews.com 2020.10.17)"
- "[价值900亿美元的美国半导体连环并购案揭秘 ](https://www.eet-china.com/news/202010160905.html
)(From www.eet-china.com 2020.10.17)"
- 
- 


<br />

<a name="tZwfk"></a>
### GreenWaves发布了下一代AIoT芯片


<a name="sGGgH"></a>
### ![](https://cdn.nlark.com/yuque/0/2020/png/1541992/1603075909243-003372a2-50e8-49a8-a636-9ebab88f830b.png#align=left&display=inline&height=24&margin=%5Bobject%20Object%5D&originHeight=113&originWidth=283&size=0&status=done&style=none&width=60)Yann LeCun看好使用RISC-V的AI边缘芯片
<a name="dNNty"></a>
### 嘉楠科技路演于2020智通财经中概股高峰论坛暨港美股秋季策略会
"[港美股秋季策略会实录|嘉楠科技（CAN.US）：专注于区块链+AI的芯片设计企业 ](https://finance.sina.com.cn/stock/hkstock/ggscyd/2020-10-13/doc-iiznezxr5751706.shtml
)(From finance.sina.com.cn 2020.10.17)"

<a name="lvcXO"></a>
### Imagination：推出6Tflops的移动GPU

<br />

<a name="4c5yK"></a>
### ![](https://cdn.nlark.com/yuque/0/2020/png/1541992/1602921090973-bf965184-f386-4504-9415-ff70f99cf907.png#align=left&display=inline&height=24&margin=%5Bobject%20Object%5D&originHeight=60&originWidth=240&size=0&status=done&style=none&width=96)沁恒微电子基于USB、以太网和蓝牙等专业接口技术三线齐发，推出三款RISC-V架构微控制器
"[沁恒RISC-V芯片三线齐发：蓝牙、USB3.0、通用单片机 ](https://www.21ic.com/article/876664.html
)(From www.21ic.com 2020.10.17)"


---

<a name="5NYql"></a>
# 一周论文


<a name="FRsJf"></a>
### [**RISC**-**V **Extension for Lightweight Cryptography](http://scholar.google.com/scholar_url?url=https://ieeexplore.ieee.org/abstract/document/9217866/&hl=en&sa=X&d=467656823330284271&ei=S7qEX6PEAoyNy9YPzcub0Ag&scisig=AAGBfm147Sl8kB21w5nvruZJUuWi5Vun6w&nossl=1&oi=scholaralrt&hist=AQxAsJ0AAAAJ:3812021249043908228:AAGBfm19OZ2uvk2g_ev6ffIC03BRSiTYQw&html=)
E Tehrani, T Graba, AS Merabet, JL Danger - 2020 23rd Euromicro Conference on …, 2020
> 轻量级密码学(LWC)适用于需要高安全性同时保持低复杂度的物联网。许多轻量级加密算法已经被提出来满足这些要求。但目前还没有关于对称块加密的新兴标准，因为每种算法都有自己的优势。例如，一种算法可以针对低延迟进行优化，另一种算法可以针对低复杂度进行优化，但需要更多的轮次来保证密码安全，从而损害了吞吐量。因此，一个能够应对所有算法的处理器应该是理想的，能够提供敏捷性、性能和安全性，同时保持一个可承受的复杂性。我们在本文中提出了一种RISC-V处理器的特定执行单元，它能够运行最常见的轻量级64位块密码器。与参考架构相比，性能的提升可以达到一百多。加速利用了五条特定指令，这些指令可以很容易地适应VexRiscv架构的执行单元。在实现新的执行单元时，复杂度可能会翻倍，但在执行大多数轻量级密码实现时，可以提供高度的敏捷性和性能。

<a name="9lHdT"></a>
### [Design of a 32-bit, dual pipeline superscalar **RISC**-**V **processor on FPGA](http://scholar.google.com/scholar_url?url=https://ieeexplore.ieee.org/abstract/document/9217851/&hl=en&sa=X&d=11843116890431895397&ei=S7qEX6PEAoyNy9YPzcub0Ag&scisig=AAGBfm1FBmU5ftP692SizAnGzNxuC-yJ6A&nossl=1&oi=scholaralrt&hist=AQxAsJ0AAAAJ:3812021249043908228:AAGBfm19OZ2uvk2g_ev6ffIC03BRSiTYQw&html=)
T Gokulan, A Muraleedharan, K Varghese - 2020 23rd Euromicro Conference on …, 2020
> 提出了一种基于RISC-V指令集架构的40 MHz、32位、5级双管线超标量处理器，它支持整数、乘除和原子读改写操作。它支持整数、乘除和原子读改写操作。所提出的系统实现了指令的有序发布。设计中加入了动态分支预测单元、带虚拟内存的内存子系统、独立的指令缓存和数据缓存、整数和浮点执行单元、中断控制器、错误控制模块和UART外设。中断控制器支持四级优先级，可对单个中断进行编程。错误控制模块为主存储器提供单次纠错和双重错误检测功能。片上通信采用Wishbone B.3总线标准。处理器在基于Virtex-7 XC7VX485TFFG1761-2 FPGA板上实现。本设计的CoreMark和Dhrystone基准值分别为3.84/MHz和1.0603 DMIPS/MHz。



<a name="wI7Hl"></a>
### **[PDF]** [EXTENDING THE INSTRUCTION SET OF **RISC**-**V **PROCESSOR FOR NTRU ALGORITHM](http://scholar.google.com/scholar_url?url=https://web.itu.edu.tr/~orssi/thesis/2020/ElifNurIsman_bit.pdf&hl=en&sa=X&d=785372745602132606&ei=S7qEX6PEAoyNy9YPzcub0Ag&scisig=AAGBfm2aDg3tyRoNgtuumTR0CU4yR2K4LQ&nossl=1&oi=scholaralrt&hist=AQxAsJ0AAAAJ:3812021249043908228:AAGBfm19OZ2uvk2g_ev6ffIC03BRSiTYQw&html=)
EN İŞMAN, C TOPAL - 2020
> The technological progress of humanity has reached a point that even science fiction
> writers cannot predict. With the ease of access to information and invention of social
> media, cyber security has become increasingly important in our lives. Especially the …



<a name="4YEg5"></a>
### [A Flexible Control and Calibration Architecture Using **RISC**-**V **MCU for 5G Millimeter-wave Mobile RF Transceivers](http://scholar.google.com/scholar_url?url=https://ieeexplore.ieee.org/abstract/document/9218424/&hl=en&sa=X&d=1054469164947248288&ei=W2yHX7z8AsXomAH8mqyACA&scisig=AAGBfm25dFTkqJ9IJPEV7EFEwhXBcUnIMg&nossl=1&oi=scholaralrt&hist=AQxAsJ0AAAAJ:3812021249043908228:AAGBfm19OZ2uvk2g_ev6ffIC03BRSiTYQw&html=)
J Kim, JM Kim, S Han, P Vora, P Dayal, H Kim, J Lee… - 2020 IEEE Radio Frequency …, 2020
> 我们提出了一种用于移动射频收发器的架构，该架构集成了RISC-V微控制器单元(MCU)来控制其内部功能，而不需要来自调制解调器的多个芯片到芯片的控制消息。所提出的架构被用来执行5G毫米波(mmWave)控制任务，包括波束成形和温度依赖性增益补偿。包括MCU及其子系统在内的控制架构在28-nm工艺中占据0.258 mm 2，在140 MHz(18 μW/MHz)时消耗2.61 mW。根据评估结果，我们提出的架构可以实现对5G mmWave射频收发器的控制。



<a name="3E5sX"></a>
### **[PDF]** [Adaptive Simulation with Virtual Prototypes for **RISC**-**V**: Switching Between Fast and Accurate at Runtime](http://scholar.google.com/scholar_url?url=http://www.informatik.uni-bremen.de/agra/doc/konf/iccd20_vp_based_adaptive_simulation.pdf&hl=en&sa=X&d=13007929691835959783&ei=W2yHX7z8AsXomAH8mqyACA&scisig=AAGBfm1bybilkVCTxcPB7FMDJ-uUCdXJKw&nossl=1&oi=scholaralrt&hist=AQxAsJ0AAAAJ:3812021249043908228:AAGBfm19OZ2uvk2g_ev6ffIC03BRSiTYQw&html=)
V Herdt, D Große, S Tempel, R Drechsler
> 从微小的物联网设备到通用多核系统级芯片，低功耗、高性能和小裸片尺寸是现代CPU设计的三大基本考虑因素。基于这些考虑，我们引入了一种新的CPU设计，其特点是自适应重叠多任务处理管道，以更好地平衡传统标量和超标量CPU的设计权衡。通过提供动态的可重构性，我们使用户应用能够在运行时决定在高性能或低功耗模式下运行CPU，以满足各自的应用期限或功耗预算。低功耗模式还提供了冗余，使CPU能够继续运行，即使它的一些流水线级被损坏。我们使用RISC-V ISA测试套件、Dhrystone、Coremark和其他十项基准来验证我们的CPU设计的功能和性能。我们的CPU可以持续提供高达2.0指令每周期，并在Dhrystone和Coremark基准下获得3.924 DMIPS/MHz和6.556 Coremark/MHz的成绩。



<a name="35QjC"></a>
### [Instruction Extension of an Open Source RV32IMC Core for NTRU Cryptosystem](http://scholar.google.com/scholar_url?url=https://ieeexplore.ieee.org/abstract/document/9218372/&hl=en&sa=X&d=13053170109771961755&ei=W2yHX7z8AsXomAH8mqyACA&scisig=AAGBfm2Uqu1trU12cx1NnhVHbWc68SAROQ&nossl=1&oi=scholaralrt&hist=AQxAsJ0AAAAJ:3812021249043908228:AAGBfm19OZ2uvk2g_ev6ffIC03BRSiTYQw&html=)
EN İşman, C Topal, L Akçay, B Örs - 2020 European Conference on Circuit Theory …, 2020
> 后量子密码学是当今热门的研究课题之一。所提出的算法的实现也极为重要。本研究设计了后量子密码学候选算法之一的NTRU密码系统，并在开源的RV32IMC处理器上运行。通过功能剖析的方法，开发了新的候选指令，并将其集成到处理器的功能单元中。结果表明，采用这种简单的方法，NTRU密码系统可以加速32.3%。



<a name="tORzZ"></a>
### **[PDF]** [PicoRio: An open-source, **RISC**-**V **small-board computer to elevate the **RISC**-**V **software ecosystem](http://scholar.google.com/scholar_url?url=https://ieeexplore.ieee.org/iel7/5971803/9220748/09220763.pdf&hl=en&sa=X&d=8251871024100359976&ei=WwaKX_XODI_0mQGUrp_gCQ&scisig=AAGBfm15s34opKRn_DZlaserEL56VhyflQ&nossl=1&oi=scholaralrt&hist=AQxAsJ0AAAAJ:3812021249043908228:AAGBfm19OZ2uvk2g_ev6ffIC03BRSiTYQw&html=)
Z Tan, L Zhang, D Patterson, Y Li - Tsinghua Science and Technology, 2020
> PicoRio™是由清华-伯克利深圳研究院(TBSI)的非营利性研究实验室--RISC-V国际开源(RIOS)实验室--rioslab.org管理的一个开源项目。RIOS实验室利用学术界和工业界的合作工程来提升RISC-V软件和硬件生态系统。在PicoRio中，我们创建了一个开放的、经济的、支持Linux的RISC-V硬件平台，以帮助软件开发者移植许多需要Javascript或GPU的现代程序。PicoRio将建立在高质量的IP和软件组件基础上，这些IP和软件组件来自专业的行业工程师和学术研究人员。PicoRio不属于任何特定厂商和平台的专利，将拥有完整的文档，可以帮助人们在短时间内构建高质量的产品。我们的计划是在2021年上半年出货PicoRio 1.0。



<a name="1a4sO"></a>
### [**RISC**-**V **FPGA Platform Toward ROS-Based Robotics Application](http://scholar.google.com/scholar_url?url=https://ieeexplore.ieee.org/abstract/document/9221616/&hl=en&sa=X&d=15273464894465035487&ei=WwaKX_XODI_0mQGUrp_gCQ&scisig=AAGBfm3UVSPXnXwPpCVkPzMeV8rqAlwC_w&nossl=1&oi=scholaralrt&hist=AQxAsJ0AAAAJ:3812021249043908228:AAGBfm19OZ2uvk2g_ev6ffIC03BRSiTYQw&html=)
J Lee, H Chen, J Young, H Kim - 2020 30th International Conference on Field …
> RISC-V是遵循减少指令集计算机原理的自由开放的标准指令集架构。由于RISC-V的开放性和可扩展性，RISC-V不仅适用于移动和物联网市场等嵌入式CPU，也适用于数据中心或超级计算领域等重负荷CPU。除此之外，机器人技术也是RISC-V的一个很好的应用，因为安全性和可靠性成为机器人系统的关键问题。这些问题可以由热心的开源社区成员解决，因为他们已经在开源操作系统上展示了。然而，在本地FPGA上运行RISC-V变得比以前更难，因为现在RISC-V基金会正专注于基于云的FPGA环境。我们已经体验到，最近发布的RISC-V的操作系统和工具链在本地FPGA的以前的CPU映像上不能很好地工作。在本文中，我们设计了RISC-V处理器的本地FPGA平台，并在RISC-V处理器之上的主流机器人操作系统上运行机器人应用。该平台使我们能够探索RISC-V CPU在机器人应用中的架构空间，并深入了解RISC-V CPU架构的最佳性能和系统的安全性。



<a name="JRz7C"></a>
### **[PDF]** [Scratch-pad memory based custom processor design for graph applications](http://scholar.google.com/scholar_url?url=http://repository.bilkent.edu.tr/bitstream/handle/11693/54209/Gulce_Pulat_Thesis.pdf%3Fsequence%3D1&hl=en&sa=X&d=9008795315850290349&ei=WwaKX_XODI_0mQGUrp_gCQ&scisig=AAGBfm2tItNDfy2Qkw_kTYpktRoNnlxgMg&nossl=1&oi=scholaralrt&hist=AQxAsJ0AAAAJ:3812021249043908228:AAGBfm19OZ2uvk2g_ev6ffIC03BRSiTYQw&html=)
G Pulat - 2020
> … In this dissertation, we present a custom **RISC**-**V** graph processor that tries to increase the performance of graph applications by reducing the memory accesses … 3.2 The **RISC**-**V** ISA As the base architecture of our …



<a name="4892e"></a>
### Confidaent: Control FLow protection with Instruction and Data Authenticated Encryption
"[Confidaent: Control FLow protection with Instruction and Data Authenticated Encryption ](https://ieeexplore.ieee.org/abstract/document/9217821
)(From ieeexplore.ieee.org 2020.10.17)"
> 计算设备已成为我们日常生活的一部分。但是，由于是物理访问，它们面临着非常大的物理攻击面板，而这些攻击在大多数时候都被低估了。这些系统必须包含针对这些攻击的保护措施，以保证用户数据的秘密和安全。在这项工作中，我们认为，用独立的对策来解决嵌入式处理器的安全要求并不是最有效的策略，而且可能会在这个过程中引入安全缺陷。相反，我们建议采用一种更加单一的安全设计方法。遵循这一思想，我们提出了一种新的高效灵活的内存加密与认证机制CONFIDAENT，可以保护嵌入式处理器中的代码和数据。在这个基元之上，我们建立了一个强大的控制流完整性（CFI）对策。我们描述了一个支持这些机制的RISC-V指令集扩展以及LLVM框架中所需要的编译器支持。这种新的对抗措施是在修改后的RISCY RISCV内核上开发的，并在FPGA目标上对其性能进行了评估。我们得出结论，可以实现真正的高安全性，在基准程序的执行时间上，开销系数为×2.66到×3.73。

<a name="SXGve"></a>
### [Executing ARMv8 Loop Traces on Reconfigurable Accelerator via Binary Translation Framework](http://scholar.google.com/scholar_url?url=https://ieeexplore.ieee.org/abstract/document/9221508/&hl=en&sa=X&d=10080779622254162088&ei=WwaKX_XODI_0mQGUrp_gCQ&scisig=AAGBfm3gE5qKrgGMq12hhecTf2Bkg_0kAg&nossl=1&oi=scholaralrt&hist=AQxAsJ0AAAAJ:3812021249043908228:AAGBfm19OZ2uvk2g_ev6ffIC03BRSiTYQw&html=)
N Paulino, JC Ferreira, J Bispo, JMP Cardoso - 2020 30th International Conference on Field …
> … ELF MicroBlaze ARMv8 **RISC**-**V** HDL Parameters Accelerator Template Synthesis Accelerator(s) Memory CPU Translation Framework Static Analysis Trace Analysis … We will also present preliminary support for detection of static …



<a name="PAHFk"></a>
### [BIT STRING CONVERSION](http://scholar.google.com/scholar_url?url=https://www.freepatentsonline.com/y2020/0293289.html&hl=en&sa=X&d=2992110329829273404&ei=WwaKX_XODI_0mQGUrp_gCQ&scisig=AAGBfm3zlBo3EKpLm7bqGO6Z5qA_WcGS2Q&nossl=1&oi=scholaralrt&hist=AQxAsJ0AAAAJ:3812021249043908228:AAGBfm19OZ2uvk2g_ev6ffIC03BRSiTYQw&html=)
VS Ramesh - US Patent App. 16/415,154, 2020
> Systems, apparatuses, and methods related to bit string conversion are described. A memory resource and/or logic circuitry may be used in performance of bit string conversion operations. The logic cir...



<a name="UTokj"></a>
### [A High-Performance Out-of-Order Soft Processor Without Register Renaming](http://scholar.google.com/scholar_url?url=https://ieeexplore.ieee.org/abstract/document/9221530/&hl=en&sa=X&d=1515524661611027532&ei=WwaKX_XODI_0mQGUrp_gCQ&scisig=AAGBfm3y00Y5Hgohy5_P5e0VxGqEg0RLdg&nossl=1&oi=scholaralrt&hist=AQxAsJ0AAAAJ:3812021249043908228:AAGBfm19OZ2uvk2g_ev6ffIC03BRSiTYQw&html=)
S Mitsuno, J Kadomoto, T Koizumi, R Shioya, H Irie… - 2020 30th International …
> … technologies can be applied. To support modern microarchitectural features and enhance the performance, we refer to a state-of-the-art open-source soft processor, RSD [3], which adopts **RISC**-**V** ISA [13]. The proposed processor …


<br />

<a name="l5yKq"></a>
### [MCEA: A Resource-Aware Multicore CGRA Architecture for the Edge](http://scholar.google.com/scholar_url?url=https://ieeexplore.ieee.org/abstract/document/9221626/&hl=en&sa=X&d=15873415126712974182&ei=WwaKX_XODI_0mQGUrp_gCQ&scisig=AAGBfm0fyn_B0sbYeYZw9OrybOouA6V_vg&nossl=1&oi=scholaralrt&hist=AQxAsJ0AAAAJ:3812021249043908228:AAGBfm19OZ2uvk2g_ev6ffIC03BRSiTYQw&html=)
G Korol, MG Jordan, M Brandalero, M Hübner… - 2020 30th International …
> … Each of these tiles is composed of 1) a GPP (**RISC**-**V** Rocket core [20], in our case); 2) a CGRA unit that accelerates the applications regions with high ILP; 3) a Binary Translator (BT), responsible for analyzing and …



<a name="SAP7P"></a>
### [Security Issues in the Design of Chips for IoT](http://scholar.google.com/scholar_url?url=https://ieeexplore.ieee.org/iel7/9217527/9221008/09221377.pdf&hl=en&sa=X&d=4111011841399586243&ei=WwaKX_XODI_0mQGUrp_gCQ&scisig=AAGBfm2GhKPN41QBi-xolzj7yKbNyy2HrQ&nossl=1&oi=scholaralrt&hist=AQxAsJ0AAAAJ:3812021249043908228:AAGBfm19OZ2uvk2g_ev6ffIC03BRSiTYQw&html=)
CM de Oliveira Conceiçao, RA da Luz Reis
> … They repeat the procedure until they achieve the desired obfusca- tion level. An average obfuscation of 40% is reported when applying their technique over a 32-bits **RISC**-**V** processor and cryptographic primitives, with a zero …



<a name="bXWMr"></a>
### [TTA-SIMD Soft Core Processors](http://scholar.google.com/scholar_url?url=https://ieeexplore.ieee.org/abstract/document/9221524/&hl=en&sa=X&d=179916397829002046&ei=WwaKX_XODI_0mQGUrp_gCQ&scisig=AAGBfm3yCe796ccyWJ2AQhTf9IVUNJ1Xxg&nossl=1&oi=scholaralrt&hist=AQxAsJ0AAAAJ:3812021249043908228:AAGBfm19OZ2uvk2g_ev6ffIC03BRSiTYQw&html=)
K Tervo, S Malik, T Leppänen, P Jääskeläinen - 2020 30th International Conference on Field …
> … Workshops and Phd Forum (IPDPSW). IEEE, 2010, pp. 1–8. [24] S. Collange, “Simty: generalized SIMT execution on **RISC**-**V**,” in First Workshop on Computer Architecture Research with **RISC**-**V** (CARRV 2017), 2017. [25] M. Al Kadi, B …


<br />

<a name="wcZIE"></a>
### **[PDF]** [Polynomial Multiplication in NTRU Prime](http://scholar.google.com/scholar_url?url=https://eprint.iacr.org/2020/1216.pdf&hl=en&sa=X&d=14642804067057973179&ei=WwaKX_XODI_0mQGUrp_gCQ&scisig=AAGBfm0gwRXWTfP8seNg9N6A0ARrjwkQ4w&nossl=1&oi=scholaralrt&hist=AQxAsJ0AAAAJ:3812021249043908228:AAGBfm19OZ2uvk2g_ev6ffIC03BRSiTYQw&html=)
E Alkim, DYL Cheng, CMM Chung, H Evkan…
> Page 1. Polynomial Multiplication in NTRU Prime Comparison of Optimization Strategies on Cortex-M4 Erdem Alkim1,2, Dean Yun-Li Cheng3,4, Chi-Ming Marvin Chung3, Hülya Evkan2, Leo Wei-Lun Huang3, Vincent Hwang3 …


<br />


---



<a name="tAplU"></a>
# 其他动态


<a name="ANL8Z"></a>
### 开发板：EG4S20BG256 
基于 Anlu Technology EG4S20BG256 FPGA chip

- "[Lichee Tang FPGA Development Board RISC-V Core ](https://www.aliexpress.com/item/4001007773041.html
)(From www.aliexpress.com 2020.10.16)"



<a name="tO9Sj"></a>
### 科普推荐：编译器
<br />

<a name="HYzWV"></a>
## 博文推荐

- "[RISCV——指令集工具链——指令集验证激励 ](https://blog.csdn.net/qq_39815222/article/details/109026113
)(From blog.csdn.net 2020.10.12)"
- "[RISC-V E300 SOC架构介绍——3.电源模式 ](http://www.coderbible.com/post/1815
)(From www.coderbible.com 2020.10.17)"
- MIT6.S081 操作系统工程中文翻译："[3.8 QEMU ](https://zhuanlan.zhihu.com/p/266502180
)(From zhuanlan.zhihu.com 2020.10.17)"



<a name="UDhNk"></a>
### 汇编，指令集和处理器基本科普

- "[没错！cxuan 对汇编下手了 ](https://my.oschina.net/u/4138213/blog/4669193
)(From my.oschina.net 2020.10.17)"



<a name="5iqKZ"></a>
### 《手把手教你设计CPU：[RISC-V](http://www.risc-v1.com/forum.php?gid=45)处理器篇》第四章：蜂鸟FPGA开发板全知道蜂鸟FPGA开发板全知道
[蜂鸟FPGA开发板全知道篇1：开源内核简介](https://app.yinxiang.com/OutboundRedirect.action?dest=https%3A%2F%2Fwww.risc-v1.com%2Fthread-1213-1-1.html)<br />[蜂鸟FPGA开发板全知道篇2：快速上手介绍（上）](https://app.yinxiang.com/OutboundRedirect.action?dest=https%3A%2F%2Fwww.risc-v1.com%2Fthread-1214-1-1.html)<br />[蜂鸟FPGA开发板全知道篇2：快速上手介绍（中）](https://app.yinxiang.com/OutboundRedirect.action?dest=https%3A%2F%2Fwww.risc-v1.com%2Fthread-1215-1-1.html)<br />[蜂鸟FPGA开发板全知道篇2：快速上手介绍（下）](https://app.yinxiang.com/OutboundRedirect.action?dest=https%3A%2F%2Fwww.risc-v1.com%2Fthread-1216-1-1.html)<br />[蜂鸟FPGA开发板全知道篇3:  开源SoC简介（1）](https://app.yinxiang.com/OutboundRedirect.action?dest=https%3A%2F%2Fwww.risc-v1.com%2Fthread-1217-1-1.html)<br />[蜂鸟FPGA开发板全知道篇3:  开源SoC简介（2）](https://app.yinxiang.com/OutboundRedirect.action?dest=https%3A%2F%2Fwww.risc-v1.com%2Fthread-1218-1-1.html)<br />[蜂鸟FPGA开发板全知道篇3:  开源SoC简介（3）](https://app.yinxiang.com/OutboundRedirect.action?dest=https%3A%2F%2Fwww.risc-v1.com%2Fthread-1219-1-1.html)<br />[蜂鸟FPGA开发板全知道篇3:  开源SoC简介（4）](https://app.yinxiang.com/OutboundRedirect.action?dest=https%3A%2F%2Fwww.risc-v1.com%2Fthread-1220-1-1.html)<br />[蜂鸟FPGA开发板全知道篇4:  移植RTOS](https://app.yinxiang.com/OutboundRedirect.action?dest=https%3A%2F%2Fwww.risc-v1.com%2Fthread-1221-1-1.html)<br />
<br />


---

> RISC-V与芯片评论编辑部 - RISC-V和芯片动态周报
> 每周六发布
> 欢迎批评，指正，评论和加入

| 微信公众号<br />![image.png](https://cdn.nlark.com/yuque/0/2020/png/1541992/1602320139392-1297e86a-ac06-4d76-a000-ad4307cd488c.png#align=left&display=inline&height=187&margin=%5Bobject%20Object%5D&name=image.png&originHeight=440&originWidth=465&size=225442&status=done&style=none&width=198) | Gitee

[https://gitee.com/inspur-risc-v/RVWeekly](https://gitee.com/inspur-risc-v/RVWeekly) | Github

[https://github.com/inspur-risc-v/RVWeekly](https://github.com/inspur-risc-v/RVWeekly) | 语雀

[https://www.yuque.com/riscv/rvnews](https://www.yuque.com/riscv/rvnews) |
| --- | --- | --- | --- |


<br />
<br />
<br />
<br />

