{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681365282930 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681365282934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 13 00:54:42 2023 " "Processing started: Thu Apr 13 00:54:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681365282934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365282934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA-NES -c FPGA-NES " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA-NES -c FPGA-NES" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365282934 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "10 " "Parallel compilation is enabled and will use up to 10 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1681365283572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t65/t65_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file t65/t65_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_Pack " "Found design unit 1: T65_Pack" {  } { { "t65/T65_Pack.vhd" "" { Text "C:/dev/FPGA-NES/src/t65/T65_Pack.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288800 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 T65_Pack-body " "Found design unit 2: T65_Pack-body" {  } { { "t65/T65_Pack.vhd" "" { Text "C:/dev/FPGA-NES/src/t65/T65_Pack.vhd" 154 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t65/t65_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t65/t65_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_ALU-rtl " "Found design unit 1: T65_ALU-rtl" {  } { { "t65/T65_ALU.vhd" "" { Text "C:/dev/FPGA-NES/src/t65/T65_ALU.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288803 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65_ALU " "Found entity 1: T65_ALU" {  } { { "t65/T65_ALU.vhd" "" { Text "C:/dev/FPGA-NES/src/t65/T65_ALU.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t65/t65_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t65/t65_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_MCode-rtl " "Found design unit 1: T65_MCode-rtl" {  } { { "t65/T65_MCode.vhd" "" { Text "C:/dev/FPGA-NES/src/t65/T65_MCode.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288805 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65_MCode " "Found entity 1: T65_MCode" {  } { { "t65/T65_MCode.vhd" "" { Text "C:/dev/FPGA-NES/src/t65/T65_MCode.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t65/t65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t65/t65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65-rtl " "Found design unit 1: T65-rtl" {  } { { "t65/T65.vhd" "" { Text "C:/dev/FPGA-NES/src/t65/T65.vhd" 166 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288807 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65 " "Found entity 1: T65" {  } { { "t65/T65.vhd" "" { Text "C:/dev/FPGA-NES/src/t65/T65.vhd" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/toplevel_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/toplevel_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc " "Found entity 1: toplevel_soc" {  } { { "toplevel_soc/synthesis/toplevel_soc.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "toplevel_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "toplevel_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_irq_mapper " "Found entity 1: toplevel_soc_irq_mapper" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_irq_mapper.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_mm_interconnect_0 " "Found entity 1: toplevel_soc_mm_interconnect_0" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: toplevel_soc_mm_interconnect_0_avalon_st_adapter_005" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: toplevel_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: toplevel_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "toplevel_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_mm_interconnect_0_rsp_mux " "Found entity 1: toplevel_soc_mm_interconnect_0_rsp_mux" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288847 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_mm_interconnect_0_rsp_demux " "Found entity 1: toplevel_soc_mm_interconnect_0_rsp_demux" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_mm_interconnect_0_cmd_mux " "Found entity 1: toplevel_soc_mm_interconnect_0_cmd_mux" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_mm_interconnect_0_cmd_demux " "Found entity 1: toplevel_soc_mm_interconnect_0_cmd_demux" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288861 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288861 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288861 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288861 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288861 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681365288863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "toplevel_soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "toplevel_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681365288867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "toplevel_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "toplevel_soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288872 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel toplevel_soc_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at toplevel_soc_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681365288873 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel toplevel_soc_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at toplevel_soc_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681365288873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_mm_interconnect_0_router_007_default_decode " "Found entity 1: toplevel_soc_mm_interconnect_0_router_007_default_decode" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288874 ""} { "Info" "ISGN_ENTITY_NAME" "2 toplevel_soc_mm_interconnect_0_router_007 " "Found entity 2: toplevel_soc_mm_interconnect_0_router_007" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288874 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel toplevel_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at toplevel_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681365288875 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel toplevel_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at toplevel_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681365288875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: toplevel_soc_mm_interconnect_0_router_002_default_decode" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288876 ""} { "Info" "ISGN_ENTITY_NAME" "2 toplevel_soc_mm_interconnect_0_router_002 " "Found entity 2: toplevel_soc_mm_interconnect_0_router_002" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288876 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel toplevel_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at toplevel_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681365288877 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel toplevel_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at toplevel_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681365288877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_mm_interconnect_0_router_default_decode " "Found entity 1: toplevel_soc_mm_interconnect_0_router_default_decode" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288879 ""} { "Info" "ISGN_ENTITY_NAME" "2 toplevel_soc_mm_interconnect_0_router " "Found entity 2: toplevel_soc_mm_interconnect_0_router" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_usb_rst " "Found entity 1: toplevel_soc_usb_rst" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_usb_rst.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_usb_gpx " "Found entity 1: toplevel_soc_usb_gpx" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_usb_gpx.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_timer_0 " "Found entity 1: toplevel_soc_timer_0" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_timer_0.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_sysid_qsys_0 " "Found entity 1: toplevel_soc_sysid_qsys_0" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sysid_qsys_0.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_spi_0 " "Found entity 1: toplevel_soc_spi_0" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_spi_0.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_sdram_pll_dffpipe_l2c " "Found entity 1: toplevel_soc_sdram_pll_dffpipe_l2c" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288905 ""} { "Info" "ISGN_ENTITY_NAME" "2 toplevel_soc_sdram_pll_stdsync_sv6 " "Found entity 2: toplevel_soc_sdram_pll_stdsync_sv6" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288905 ""} { "Info" "ISGN_ENTITY_NAME" "3 toplevel_soc_sdram_pll_altpll_vg92 " "Found entity 3: toplevel_soc_sdram_pll_altpll_vg92" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288905 ""} { "Info" "ISGN_ENTITY_NAME" "4 toplevel_soc_sdram_pll " "Found entity 4: toplevel_soc_sdram_pll" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_sdram_input_efifo_module " "Found entity 1: toplevel_soc_sdram_input_efifo_module" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288908 ""} { "Info" "ISGN_ENTITY_NAME" "2 toplevel_soc_sdram " "Found entity 2: toplevel_soc_sdram" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_nios2_gen2_0 " "Found entity 1: toplevel_soc_nios2_gen2_0" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: toplevel_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288927 ""} { "Info" "ISGN_ENTITY_NAME" "2 toplevel_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: toplevel_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288927 ""} { "Info" "ISGN_ENTITY_NAME" "3 toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288927 ""} { "Info" "ISGN_ENTITY_NAME" "4 toplevel_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288927 ""} { "Info" "ISGN_ENTITY_NAME" "5 toplevel_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288927 ""} { "Info" "ISGN_ENTITY_NAME" "6 toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288927 ""} { "Info" "ISGN_ENTITY_NAME" "7 toplevel_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288927 ""} { "Info" "ISGN_ENTITY_NAME" "8 toplevel_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288927 ""} { "Info" "ISGN_ENTITY_NAME" "9 toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288927 ""} { "Info" "ISGN_ENTITY_NAME" "10 toplevel_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288927 ""} { "Info" "ISGN_ENTITY_NAME" "11 toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288927 ""} { "Info" "ISGN_ENTITY_NAME" "12 toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288927 ""} { "Info" "ISGN_ENTITY_NAME" "13 toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288927 ""} { "Info" "ISGN_ENTITY_NAME" "14 toplevel_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288927 ""} { "Info" "ISGN_ENTITY_NAME" "15 toplevel_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288927 ""} { "Info" "ISGN_ENTITY_NAME" "16 toplevel_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: toplevel_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288927 ""} { "Info" "ISGN_ENTITY_NAME" "17 toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288927 ""} { "Info" "ISGN_ENTITY_NAME" "18 toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288927 ""} { "Info" "ISGN_ENTITY_NAME" "19 toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288927 ""} { "Info" "ISGN_ENTITY_NAME" "20 toplevel_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: toplevel_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288927 ""} { "Info" "ISGN_ENTITY_NAME" "21 toplevel_soc_nios2_gen2_0_cpu " "Found entity 21: toplevel_soc_nios2_gen2_0_cpu" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: toplevel_soc_nios2_gen2_0_cpu_test_bench" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_leds_pio " "Found entity 1: toplevel_soc_leds_pio" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_leds_pio.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_keycode " "Found entity 1: toplevel_soc_keycode" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_keycode.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_key " "Found entity 1: toplevel_soc_key" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_key.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: toplevel_soc_jtag_uart_0_sim_scfifo_w" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288950 ""} { "Info" "ISGN_ENTITY_NAME" "2 toplevel_soc_jtag_uart_0_scfifo_w " "Found entity 2: toplevel_soc_jtag_uart_0_scfifo_w" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288950 ""} { "Info" "ISGN_ENTITY_NAME" "3 toplevel_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: toplevel_soc_jtag_uart_0_sim_scfifo_r" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288950 ""} { "Info" "ISGN_ENTITY_NAME" "4 toplevel_soc_jtag_uart_0_scfifo_r " "Found entity 4: toplevel_soc_jtag_uart_0_scfifo_r" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288950 ""} { "Info" "ISGN_ENTITY_NAME" "5 toplevel_soc_jtag_uart_0 " "Found entity 5: toplevel_soc_jtag_uart_0" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_avalon_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c " "Found entity 1: altera_avalon_i2c" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_csr " "Found entity 1: altera_avalon_i2c_csr" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_clk_cnt " "Found entity 1: altera_avalon_i2c_clk_cnt" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288960 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_det.v(157) " "Verilog HDL warning at altera_avalon_i2c_condt_det.v(157): extended using \"x\" or \"z\"" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681365288961 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bus_idle BUS_IDLE altera_avalon_i2c_condt_det.v(38) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_det.v(38): object \"bus_idle\" differs only in case from object \"BUS_IDLE\" in the same scope" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681365288961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_det " "Found entity 1: altera_avalon_i2c_condt_det" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288962 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(127) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(127): extended using \"x\" or \"z\"" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681365288964 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(244) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(244): extended using \"x\" or \"z\"" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 244 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681365288964 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(418) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(418): extended using \"x\" or \"z\"" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681365288964 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_done START_DONE altera_avalon_i2c_condt_gen.v(36) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(36): object \"start_done\" differs only in case from object \"START_DONE\" in the same scope" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681365288964 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "restart_done RESTART_DONE altera_avalon_i2c_condt_gen.v(45) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(45): object \"restart_done\" differs only in case from object \"RESTART_DONE\" in the same scope" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681365288965 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stop_done STOP_DONE altera_avalon_i2c_condt_gen.v(53) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(53): object \"stop_done\" differs only in case from object \"STOP_DONE\" in the same scope" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681365288965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_gen " "Found entity 1: altera_avalon_i2c_condt_gen" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_fifo " "Found entity 1: altera_avalon_i2c_fifo" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_mstfsm " "Found entity 1: altera_avalon_i2c_mstfsm" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288972 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_rxshifter.v(197) " "Verilog HDL warning at altera_avalon_i2c_rxshifter.v(197): extended using \"x\" or \"z\"" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 197 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681365288973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_rxshifter " "Found entity 1: altera_avalon_i2c_rxshifter" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288975 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_txshifter.v(175) " "Verilog HDL warning at altera_avalon_i2c_txshifter.v(175): extended using \"x\" or \"z\"" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" 175 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681365288976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txshifter " "Found entity 1: altera_avalon_i2c_txshifter" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_spksupp " "Found entity 1: altera_avalon_i2c_spksupp" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/altera_avalon_i2c_txout.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c_txout.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txout " "Found entity 1: altera_avalon_i2c_txout" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_txout.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_txout.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_soc/synthesis/submodules/toplevel_soc_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_soc_hex_digits_pio " "Found entity 1: toplevel_soc_hex_digits_pio" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_hex_digits_pio.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288984 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/dev/FPGA-NES/src/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681365288985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/dev/FPGA-NES/src/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288987 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "toplevel.sv(262) " "Verilog HDL Module Instantiation warning at toplevel.sv(262): ignored dangling comma in List of Port Connections" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 262 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1681365288989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288991 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ENABLE Enable CPU_2A03.sv(12) " "Verilog HDL Declaration information at CPU_2A03.sv(12): object \"ENABLE\" differs only in case from object \"Enable\" in the same scope" {  } { { "CPU_2A03.sv" "" { Text "C:/dev/FPGA-NES/src/CPU_2A03.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681365288992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_2a03.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_2a03.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_2A03 " "Found entity 1: CPU_2A03" {  } { { "CPU_2A03.sv" "" { Text "C:/dev/FPGA-NES/src/CPU_2A03.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nes_architecture.sv 1 1 " "Found 1 design units, including 1 entities, in source file nes_architecture.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NES_ARCHITECUTRE " "Found entity 1: NES_ARCHITECUTRE" {  } { { "NES_ARCHITECTURE.sv" "" { Text "C:/dev/FPGA-NES/src/NES_ARCHITECTURE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365288996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365288996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockgen.v 1 1 " "Found 1 design units, including 1 entities, in source file clockgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockgen " "Found entity 1: clockgen" {  } { { "clockgen.v" "" { Text "C:/dev/FPGA-NES/src/clockgen.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365289000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365289000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arch-testbench.sv 0 0 " "Found 0 design units, including 0 entities, in source file arch-testbench.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365289001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/dev/FPGA-NES/src/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365289004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365289004 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s_sda_in toplevel.sv(228) " "Verilog HDL Implicit Net warning at toplevel.sv(228): created implicit net for \"s_sda_in\"" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 228 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365289007 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s_scl_in toplevel.sv(229) " "Verilog HDL Implicit Net warning at toplevel.sv(229): created implicit net for \"s_scl_in\"" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 229 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365289007 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s_sda_oe toplevel.sv(230) " "Verilog HDL Implicit Net warning at toplevel.sv(230): created implicit net for \"s_sda_oe\"" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 230 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365289007 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s_scl_oe toplevel.sv(231) " "Verilog HDL Implicit Net warning at toplevel.sv(231): created implicit net for \"s_scl_oe\"" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 231 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365289007 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CPU_CLK testbench.sv(49) " "Verilog HDL Implicit Net warning at testbench.sv(49): created implicit net for \"CPU_CLK\"" {  } { { "testbench.sv" "" { Text "C:/dev/FPGA-NES/src/testbench.sv" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365289007 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "toplevel_soc_sdram.v(318) " "Verilog HDL or VHDL warning at toplevel_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1681365289018 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "toplevel_soc_sdram.v(328) " "Verilog HDL or VHDL warning at toplevel_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1681365289018 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "toplevel_soc_sdram.v(338) " "Verilog HDL or VHDL warning at toplevel_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1681365289019 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "toplevel_soc_sdram.v(682) " "Verilog HDL or VHDL warning at toplevel_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1681365289019 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "toplevel_soc_spi_0.v(402) " "Verilog HDL or VHDL warning at toplevel_soc_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_spi_0.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1681365289020 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681365289106 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Reset_h toplevel.sv(115) " "Verilog HDL or VHDL warning at toplevel.sv(115): object \"Reset_h\" assigned a value but never read" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681365289106 "|toplevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "play_mode toplevel.sv(116) " "Verilog HDL or VHDL warning at toplevel.sv(116): object \"play_mode\" assigned a value but never read" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681365289107 "|toplevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_debug toplevel.sv(140) " "Verilog HDL or VHDL warning at toplevel.sv(140): object \"cpu_debug\" assigned a value but never read" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 140 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681365289107 "|toplevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "I2C_SDA toplevel.sv(150) " "Verilog HDL or VHDL warning at toplevel.sv(150): object \"I2C_SDA\" assigned a value but never read" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681365289107 "|toplevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "I2C_SCL toplevel.sv(150) " "Verilog HDL or VHDL warning at toplevel.sv(150): object \"I2C_SCL\" assigned a value but never read" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681365289107 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R toplevel.sv(48) " "Output port \"VGA_R\" at toplevel.sv(48) has no driver" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681365289107 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G toplevel.sv(49) " "Output port \"VGA_G\" at toplevel.sv(49) has no driver" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681365289107 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B toplevel.sv(50) " "Output port \"VGA_B\" at toplevel.sv(50) has no driver" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681365289107 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS toplevel.sv(46) " "Output port \"VGA_HS\" at toplevel.sv(46) has no driver" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681365289107 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS toplevel.sv(47) " "Output port \"VGA_VS\" at toplevel.sv(47) has no driver" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681365289107 "|toplevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver4 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver4\"" {  } { { "toplevel.sv" "hex_driver4" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365289115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockgen clockgen:clk_inst " "Elaborating entity \"clockgen\" for hierarchy \"clockgen:clk_inst\"" {  } { { "toplevel.sv" "clk_inst" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365289132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clockgen:clk_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clockgen:clk_inst\|altpll:altpll_component\"" {  } { { "clockgen.v" "altpll_component" { Text "C:/dev/FPGA-NES/src/clockgen.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365289166 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clockgen:clk_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"clockgen:clk_inst\|altpll:altpll_component\"" {  } { { "clockgen.v" "" { Text "C:/dev/FPGA-NES/src/clockgen.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365289174 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clockgen:clk_inst\|altpll:altpll_component " "Instantiated megafunction \"clockgen:clk_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 500 " "Parameter \"clk0_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 17 " "Parameter \"clk0_multiply_by\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clockgen " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clockgen\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289174 ""}  } { { "clockgen.v" "" { Text "C:/dev/FPGA-NES/src/clockgen.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681365289174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clockgen_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clockgen_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockgen_altpll " "Found entity 1: clockgen_altpll" {  } { { "db/clockgen_altpll.v" "" { Text "C:/dev/FPGA-NES/src/db/clockgen_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365289205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365289205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockgen_altpll clockgen:clk_inst\|altpll:altpll_component\|clockgen_altpll:auto_generated " "Elaborating entity \"clockgen_altpll\" for hierarchy \"clockgen:clk_inst\|altpll:altpll_component\|clockgen_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365289211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NES_ARCHITECUTRE NES_ARCHITECUTRE:NES " "Elaborating entity \"NES_ARCHITECUTRE\" for hierarchy \"NES_ARCHITECUTRE:NES\"" {  } { { "toplevel.sv" "NES" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365289223 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "DATA_BUS 0 NES_ARCHITECTURE.sv(15) " "Net \"DATA_BUS\" at NES_ARCHITECTURE.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "NES_ARCHITECTURE.sv" "" { Text "C:/dev/FPGA-NES/src/NES_ARCHITECTURE.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1681365289223 "|toplevel|NES_ARCHITECUTRE:NES"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_2A03 NES_ARCHITECUTRE:NES\|CPU_2A03:inst " "Elaborating entity \"CPU_2A03\" for hierarchy \"NES_ARCHITECUTRE:NES\|CPU_2A03:inst\"" {  } { { "NES_ARCHITECTURE.sv" "inst" { Text "C:/dev/FPGA-NES/src/NES_ARCHITECTURE.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365289229 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cpu_debug.I CPU_2A03.sv(21) " "Output port \"cpu_debug.I\" at CPU_2A03.sv(21) has no driver" {  } { { "CPU_2A03.sv" "" { Text "C:/dev/FPGA-NES/src/CPU_2A03.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681365289229 "|toplevel|NES_ARCHITECUTRE:NES|CPU_2A03:inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cpu_debug.Y CPU_2A03.sv(21) " "Output port \"cpu_debug.Y\" at CPU_2A03.sv(21) has no driver" {  } { { "CPU_2A03.sv" "" { Text "C:/dev/FPGA-NES/src/CPU_2A03.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681365289229 "|toplevel|NES_ARCHITECUTRE:NES|CPU_2A03:inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cpu_debug.S CPU_2A03.sv(21) " "Output port \"cpu_debug.S\" at CPU_2A03.sv(21) has no driver" {  } { { "CPU_2A03.sv" "" { Text "C:/dev/FPGA-NES/src/CPU_2A03.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681365289229 "|toplevel|NES_ARCHITECUTRE:NES|CPU_2A03:inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cpu_debug.P CPU_2A03.sv(21) " "Output port \"cpu_debug.P\" at CPU_2A03.sv(21) has no driver" {  } { { "CPU_2A03.sv" "" { Text "C:/dev/FPGA-NES/src/CPU_2A03.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681365289229 "|toplevel|NES_ARCHITECUTRE:NES|CPU_2A03:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T65 NES_ARCHITECUTRE:NES\|CPU_2A03:inst\|T65:CPU " "Elaborating entity \"T65\" for hierarchy \"NES_ARCHITECUTRE:NES\|CPU_2A03:inst\|T65:CPU\"" {  } { { "CPU_2A03.sv" "CPU" { Text "C:/dev/FPGA-NES/src/CPU_2A03.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365289234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T65_MCode NES_ARCHITECUTRE:NES\|CPU_2A03:inst\|T65:CPU\|T65_MCode:mcode " "Elaborating entity \"T65_MCode\" for hierarchy \"NES_ARCHITECUTRE:NES\|CPU_2A03:inst\|T65:CPU\|T65_MCode:mcode\"" {  } { { "t65/T65.vhd" "mcode" { Text "C:/dev/FPGA-NES/src/t65/T65.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365289266 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_en T65_MCode.vhd(560) " "VHDL Process Statement warning at T65_MCode.vhd(560): signal \"BCD_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "t65/T65_MCode.vhd" "" { Text "C:/dev/FPGA-NES/src/t65/T65_MCode.vhd" 560 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1681365289271 "|toplevel|NES_ARCHITECUTRE:NES|CPU_2A03:inst|T65:CPU|T65_MCode:mcode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T65_ALU NES_ARCHITECUTRE:NES\|CPU_2A03:inst\|T65:CPU\|T65_ALU:alu " "Elaborating entity \"T65_ALU\" for hierarchy \"NES_ARCHITECUTRE:NES\|CPU_2A03:inst\|T65:CPU\|T65_ALU:alu\"" {  } { { "t65/T65.vhd" "alu" { Text "C:/dev/FPGA-NES/src/t65/T65.vhd" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365289300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc toplevel_soc:u0 " "Elaborating entity \"toplevel_soc\" for hierarchy \"toplevel_soc:u0\"" {  } { { "toplevel.sv" "u0" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365289310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_hex_digits_pio toplevel_soc:u0\|toplevel_soc_hex_digits_pio:hex_digits_pio " "Elaborating entity \"toplevel_soc_hex_digits_pio\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_hex_digits_pio:hex_digits_pio\"" {  } { { "toplevel_soc/synthesis/toplevel_soc.v" "hex_digits_pio" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365289330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c toplevel_soc:u0\|altera_avalon_i2c:i2c_0 " "Elaborating entity \"altera_avalon_i2c\" for hierarchy \"toplevel_soc:u0\|altera_avalon_i2c:i2c_0\"" {  } { { "toplevel_soc/synthesis/toplevel_soc.v" "i2c_0" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365289337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_csr toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr " "Elaborating entity \"altera_avalon_i2c_csr\" for hierarchy \"toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\"" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c.v" "u_csr" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365289346 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(255) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(255): truncated value with size 32 to match size of target (3)" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681365289347 "|toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(256) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(256): truncated value with size 32 to match size of target (3)" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681365289347 "|toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(257) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(257): truncated value with size 32 to match size of target (3)" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681365289347 "|toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(267) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(267): truncated value with size 32 to match size of target (3)" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681365289347 "|toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(268) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(268): truncated value with size 32 to match size of target (3)" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681365289347 "|toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(269) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(269): truncated value with size 32 to match size of target (3)" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681365289347 "|toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_mstfsm toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_mstfsm:u_mstfsm " "Elaborating entity \"altera_avalon_i2c_mstfsm\" for hierarchy \"toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_mstfsm:u_mstfsm\"" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c.v" "u_mstfsm" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365289359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_rxshifter toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_rxshifter:u_rxshifter " "Elaborating entity \"altera_avalon_i2c_rxshifter\" for hierarchy \"toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_rxshifter:u_rxshifter\"" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c.v" "u_rxshifter" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365289368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txshifter toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txshifter:u_txshifter " "Elaborating entity \"altera_avalon_i2c_txshifter\" for hierarchy \"toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txshifter:u_txshifter\"" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c.v" "u_txshifter" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365289377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_spksupp toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_spksupp:u_spksupp " "Elaborating entity \"altera_avalon_i2c_spksupp\" for hierarchy \"toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_spksupp:u_spksupp\"" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c.v" "u_spksupp" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365289386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_det toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_det:u_condt_det " "Elaborating entity \"altera_avalon_i2c_condt_det\" for hierarchy \"toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_det:u_condt_det\"" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c.v" "u_condt_det" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365289392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_gen toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_gen:u_condt_gen " "Elaborating entity \"altera_avalon_i2c_condt_gen\" for hierarchy \"toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_gen:u_condt_gen\"" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c.v" "u_condt_gen" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365289399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_clk_cnt toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_clk_cnt:u_clk_cnt " "Elaborating entity \"altera_avalon_i2c_clk_cnt\" for hierarchy \"toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_clk_cnt:u_clk_cnt\"" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c.v" "u_clk_cnt" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365289409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txout toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout " "Elaborating entity \"altera_avalon_i2c_txout\" for hierarchy \"toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout\"" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c.v" "u_txout" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365289418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\"" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c.v" "u_txfifo" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365289424 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1681365289425 "|toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365289469 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365289476 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289476 ""}  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681365289476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_33b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_33b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_33b1 " "Found entity 1: altsyncram_33b1" {  } { { "db/altsyncram_33b1.tdf" "" { Text "C:/dev/FPGA-NES/src/db/altsyncram_33b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365289505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365289505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_33b1 toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_33b1:auto_generated " "Elaborating entity \"altsyncram_33b1\" for hierarchy \"toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_33b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365289509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\"" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c.v" "u_rxfifo" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365289522 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1681365289523 "|toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365289534 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365289539 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289539 ""}  } { { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681365289539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h0b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h0b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h0b1 " "Found entity 1: altsyncram_h0b1" {  } { { "db/altsyncram_h0b1.tdf" "" { Text "C:/dev/FPGA-NES/src/db/altsyncram_h0b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365289568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365289568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h0b1 toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_h0b1:auto_generated " "Elaborating entity \"altsyncram_h0b1\" for hierarchy \"toplevel_soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_h0b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365289572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_jtag_uart_0 toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"toplevel_soc_jtag_uart_0\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "toplevel_soc/synthesis/toplevel_soc.v" "jtag_uart_0" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365289584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_jtag_uart_0_scfifo_w toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"toplevel_soc_jtag_uart_0_scfifo_w\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" "the_toplevel_soc_jtag_uart_0_scfifo_w" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365289592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" "wfifo" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365289708 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365289712 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365289712 ""}  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681365289712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/dev/FPGA-NES/src/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365289743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365289743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365289745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/dev/FPGA-NES/src/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365289756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365289756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/dev/FPGA-NES/src/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365289759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/dev/FPGA-NES/src/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365289770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365289770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/dev/FPGA-NES/src/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365289774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/dev/FPGA-NES/src/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365289802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365289802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/dev/FPGA-NES/src/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365289807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/dev/FPGA-NES/src/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365289836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365289836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/dev/FPGA-NES/src/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365289840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/dev/FPGA-NES/src/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365289870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365289870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/dev/FPGA-NES/src/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365289874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_jtag_uart_0_scfifo_r toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|toplevel_soc_jtag_uart_0_scfifo_r:the_toplevel_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"toplevel_soc_jtag_uart_0_scfifo_r\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|toplevel_soc_jtag_uart_0_scfifo_r:the_toplevel_soc_jtag_uart_0_scfifo_r\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" "the_toplevel_soc_jtag_uart_0_scfifo_r" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365289890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" "toplevel_soc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365290098 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365290114 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365290114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365290114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365290114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365290114 ""}  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681365290114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365290199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365290294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_key toplevel_soc:u0\|toplevel_soc_key:key " "Elaborating entity \"toplevel_soc_key\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_key:key\"" {  } { { "toplevel_soc/synthesis/toplevel_soc.v" "key" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365290326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_keycode toplevel_soc:u0\|toplevel_soc_keycode:keycode " "Elaborating entity \"toplevel_soc_keycode\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_keycode:keycode\"" {  } { { "toplevel_soc/synthesis/toplevel_soc.v" "keycode" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365290333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_leds_pio toplevel_soc:u0\|toplevel_soc_leds_pio:leds_pio " "Elaborating entity \"toplevel_soc_leds_pio\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_leds_pio:leds_pio\"" {  } { { "toplevel_soc/synthesis/toplevel_soc.v" "leds_pio" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365290340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_nios2_gen2_0 toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"toplevel_soc_nios2_gen2_0\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "toplevel_soc/synthesis/toplevel_soc.v" "nios2_gen2_0" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365290346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_nios2_gen2_0_cpu toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"toplevel_soc_nios2_gen2_0_cpu\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0.v" "cpu" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365290353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_nios2_gen2_0_cpu_test_bench toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_test_bench:the_toplevel_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"toplevel_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_test_bench:the_toplevel_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "the_toplevel_soc_nios2_gen2_0_cpu_test_bench" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365290407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_nios2_gen2_0_cpu_register_bank_a_module toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_register_bank_a_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"toplevel_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_register_bank_a_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "toplevel_soc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365290416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_register_bank_a_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_register_bank_a_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365290426 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_register_bank_a_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_register_bank_a_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365290432 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_register_bank_a_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_register_bank_a_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365290432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365290432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365290432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365290432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365290432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365290432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365290432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365290432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365290432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365290432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365290432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365290432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365290432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365290432 ""}  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681365290432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/dev/FPGA-NES/src/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365290465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365290465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_register_bank_a_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_register_bank_a_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365290467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_nios2_gen2_0_cpu_register_bank_b_module toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_register_bank_b_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"toplevel_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_register_bank_b_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "toplevel_soc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365290482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_nios2_gen2_0_cpu_nios2_oci toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"toplevel_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365290503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365290518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365290541 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365290544 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365290545 ""}  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681365290545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_nios2_gen2_0_cpu_nios2_oci_break toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_break:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"toplevel_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_break:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365290550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_nios2_gen2_0_cpu_nios2_oci_xbrk toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"toplevel_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365290586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dbrk toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365290592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_nios2_gen2_0_cpu_nios2_oci_itrace toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"toplevel_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365290598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dtrace toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365290604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_nios2_gen2_0_cpu_nios2_oci_td_mode toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:toplevel_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"toplevel_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:toplevel_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "toplevel_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365290650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365290655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"toplevel_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365290674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365290679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365290684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_nios2_gen2_0_cpu_nios2_oci_pib toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"toplevel_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365290690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_nios2_gen2_0_cpu_nios2_oci_im toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_im:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"toplevel_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_im:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365290694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365290703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem:the_toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem:the_toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "the_toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365290710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem:the_toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem\|toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem:the_toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem\|toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365290739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem:the_toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem\|toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem:the_toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem\|toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365290749 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem:the_toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem\|toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem:the_toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem\|toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365290755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem:the_toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem\|toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem:the_toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem\|toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365290755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365290755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365290755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365290755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365290755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365290755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365290755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365290755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365290755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365290755 ""}  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681365290755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/dev/FPGA-NES/src/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365290786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365290786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem:the_toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem\|toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem:the_toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem\|toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365290789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365290804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365290811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365290847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:toplevel_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:toplevel_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "toplevel_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365290898 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:toplevel_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:toplevel_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365290902 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:toplevel_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:toplevel_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365290902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365290902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365290902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365290902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365290902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365290902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365290902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365290902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681365290902 ""}  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681365290902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:toplevel_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:toplevel_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365290906 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:toplevel_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:toplevel_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:toplevel_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:toplevel_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365290909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:toplevel_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:toplevel_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365290914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:toplevel_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_nios2_gen2_0:nios2_gen2_0\|toplevel_soc_nios2_gen2_0_cpu:cpu\|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci\|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:toplevel_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365290923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_sdram toplevel_soc:u0\|toplevel_soc_sdram:sdram " "Elaborating entity \"toplevel_soc_sdram\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_sdram:sdram\"" {  } { { "toplevel_soc/synthesis/toplevel_soc.v" "sdram" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365290936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_sdram_input_efifo_module toplevel_soc:u0\|toplevel_soc_sdram:sdram\|toplevel_soc_sdram_input_efifo_module:the_toplevel_soc_sdram_input_efifo_module " "Elaborating entity \"toplevel_soc_sdram_input_efifo_module\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_sdram:sdram\|toplevel_soc_sdram_input_efifo_module:the_toplevel_soc_sdram_input_efifo_module\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" "the_toplevel_soc_sdram_input_efifo_module" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365290967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_sdram_pll toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll " "Elaborating entity \"toplevel_soc_sdram_pll\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll\"" {  } { { "toplevel_soc/synthesis/toplevel_soc.v" "sdram_pll" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365290977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_sdram_pll_stdsync_sv6 toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll\|toplevel_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"toplevel_soc_sdram_pll_stdsync_sv6\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll\|toplevel_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" "stdsync2" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365290982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_sdram_pll_dffpipe_l2c toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll\|toplevel_soc_sdram_pll_stdsync_sv6:stdsync2\|toplevel_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"toplevel_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll\|toplevel_soc_sdram_pll_stdsync_sv6:stdsync2\|toplevel_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" "dffpipe3" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365290987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_sdram_pll_altpll_vg92 toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll\|toplevel_soc_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"toplevel_soc_sdram_pll_altpll_vg92\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll\|toplevel_soc_sdram_pll_altpll_vg92:sd1\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" "sd1" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365290993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_spi_0 toplevel_soc:u0\|toplevel_soc_spi_0:spi_0 " "Elaborating entity \"toplevel_soc_spi_0\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_spi_0:spi_0\"" {  } { { "toplevel_soc/synthesis/toplevel_soc.v" "spi_0" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365290999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_sysid_qsys_0 toplevel_soc:u0\|toplevel_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"toplevel_soc_sysid_qsys_0\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "toplevel_soc/synthesis/toplevel_soc.v" "sysid_qsys_0" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365291011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_timer_0 toplevel_soc:u0\|toplevel_soc_timer_0:timer_0 " "Elaborating entity \"toplevel_soc_timer_0\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_timer_0:timer_0\"" {  } { { "toplevel_soc/synthesis/toplevel_soc.v" "timer_0" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365291016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_usb_gpx toplevel_soc:u0\|toplevel_soc_usb_gpx:usb_gpx " "Elaborating entity \"toplevel_soc_usb_gpx\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_usb_gpx:usb_gpx\"" {  } { { "toplevel_soc/synthesis/toplevel_soc.v" "usb_gpx" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365291031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_usb_rst toplevel_soc:u0\|toplevel_soc_usb_rst:usb_rst " "Elaborating entity \"toplevel_soc_usb_rst\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_usb_rst:usb_rst\"" {  } { { "toplevel_soc/synthesis/toplevel_soc.v" "usb_rst" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365291039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_mm_interconnect_0 toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"toplevel_soc_mm_interconnect_0\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "toplevel_soc/synthesis/toplevel_soc.v" "mm_interconnect_0" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365291045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 1296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365291326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 1356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365291335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 1420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365291344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 1484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365291355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_0_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_0_csr_translator\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "i2c_0_csr_translator" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 1548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365291365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 1612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365291374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 1676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365291384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 1740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365291394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "keycode_s1_translator" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 1804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365291402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 2252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365291424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 2316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365291435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 2397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365291444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 2478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365291453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 2562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365291460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365291471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 2603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365291481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "i2c_0_csr_agent_rsp_fifo" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 2853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365291509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 3187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365291541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365291551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 3228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365291562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 3269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365291597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_mm_interconnect_0_router toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_router:router " "Elaborating entity \"toplevel_soc_mm_interconnect_0_router\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_router:router\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "router" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 4410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365291663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_mm_interconnect_0_router_default_decode toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_router:router\|toplevel_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"toplevel_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_router:router\|toplevel_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365291682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_mm_interconnect_0_router_002 toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"toplevel_soc_mm_interconnect_0_router_002\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "router_002" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 4442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365291692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_mm_interconnect_0_router_002_default_decode toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_router_002:router_002\|toplevel_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"toplevel_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_router_002:router_002\|toplevel_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365291699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_mm_interconnect_0_router_007 toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"toplevel_soc_mm_interconnect_0_router_007\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_router_007:router_007\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "router_007" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 4522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365291719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_mm_interconnect_0_router_007_default_decode toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_router_007:router_007\|toplevel_soc_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"toplevel_soc_mm_interconnect_0_router_007_default_decode\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_router_007:router_007\|toplevel_soc_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365291726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 4716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365291766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365291772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_mm_interconnect_0_cmd_demux toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"toplevel_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 4817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365291778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_mm_interconnect_0_cmd_mux toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"toplevel_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 4941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365291797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365291807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365291812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_mm_interconnect_0_rsp_demux toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"toplevel_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 5286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365291892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_mm_interconnect_0_rsp_mux toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"toplevel_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 5709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365291923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_mux.sv" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365291963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365291969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 5876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365291980 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681365291984 "|toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681365291985 "|toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "toplevel_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681365291985 "|toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 5942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365292007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "crosser" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 5976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365292025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365292033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365292081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_mm_interconnect_0_avalon_st_adapter toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"toplevel_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 6107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365292110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365292115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_mm_interconnect_0_avalon_st_adapter_005 toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"toplevel_soc_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v" 6252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365292133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|toplevel_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"toplevel_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|toplevel_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|toplevel_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365292138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_soc_irq_mapper toplevel_soc:u0\|toplevel_soc_irq_mapper:irq_mapper " "Elaborating entity \"toplevel_soc_irq_mapper\" for hierarchy \"toplevel_soc:u0\|toplevel_soc_irq_mapper:irq_mapper\"" {  } { { "toplevel_soc/synthesis/toplevel_soc.v" "irq_mapper" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365292173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller toplevel_soc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"toplevel_soc:u0\|altera_reset_controller:rst_controller\"" {  } { { "toplevel_soc/synthesis/toplevel_soc.v" "rst_controller" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365292177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer toplevel_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"toplevel_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "toplevel_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365292183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer toplevel_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"toplevel_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "toplevel_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365292187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller toplevel_soc:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"toplevel_soc:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "toplevel_soc/synthesis/toplevel_soc.v" "rst_controller_001" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365292191 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1681365293449 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.04.13.00:54:55 Progress: Loading sldec52bfc8/alt_sld_fab_wrapper_hw.tcl " "2023.04.13.00:54:55 Progress: Loading sldec52bfc8/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365295385 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365296772 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365296859 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365298523 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365298600 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365298678 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365298762 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365298766 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365298766 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1681365299446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldec52bfc8/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldec52bfc8/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldec52bfc8/alt_sld_fab.v" "" { Text "C:/dev/FPGA-NES/src/db/ip/sldec52bfc8/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365299601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365299601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/dev/FPGA-NES/src/db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365299667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365299667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/dev/FPGA-NES/src/db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365299678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365299678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/dev/FPGA-NES/src/db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365299724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365299724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/dev/FPGA-NES/src/db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365299791 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/dev/FPGA-NES/src/db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365299791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365299791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/dev/FPGA-NES/src/db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681365299841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365299841 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"toplevel_soc:u0\|toplevel_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "toplevel_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1681365301684 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1681365301684 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clockgen:clk_inst\|altpll:altpll_component\|clockgen_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"clockgen:clk_inst\|altpll:altpll_component\|clockgen_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/clockgen_altpll.v" "" { Text "C:/dev/FPGA-NES/src/db/clockgen_altpll.v" 92 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "clockgen.v" "" { Text "C:/dev/FPGA-NES/src/clockgen.v" 103 0 0 } } { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 134 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681365302555 "|toplevel|clockgen:clk_inst|altpll:altpll_component|clockgen_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1681365302555 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1681365302555 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1681365303077 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 55 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681365303157 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 55 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681365303157 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 55 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681365303157 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_RESET_N " "Inserted always-enabled tri-state buffer between \"ARDUINO_RESET_N\" and its non-tri-state driver." {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681365303157 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1681365303157 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681365303157 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681365303157 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681365303157 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681365303157 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681365303157 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681365303157 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681365303157 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681365303157 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681365303157 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681365303157 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1681365303157 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" 442 -1 0 } } { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" 34 -1 0 } } { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" 356 -1 0 } } { "toplevel_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" 352 -1 0 } } { "toplevel_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "toplevel_soc/synthesis/submodules/toplevel_soc_spi_0.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_spi_0.v" 243 -1 0 } } { "toplevel_soc/synthesis/submodules/toplevel_soc_spi_0.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_spi_0.v" 132 -1 0 } } { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v" 398 -1 0 } } { "toplevel_soc/synthesis/submodules/toplevel_soc_spi_0.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_spi_0.v" 253 -1 0 } } { "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v" 73 -1 0 } } { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 229 -1 0 } } { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 237 -1 0 } } { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v" 245 -1 0 } } { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" 272 -1 0 } } { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" 38 -1 0 } } { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 43 -1 0 } } { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 42 -1 0 } } { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 127 -1 0 } } { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" 85 -1 0 } } { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" 49 -1 0 } } { "toplevel_soc/synthesis/submodules/toplevel_soc_timer_0.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_timer_0.v" 181 -1 0 } } { "toplevel_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" 107 -1 0 } } { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 37 -1 0 } } { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" 36 -1 0 } } { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 37 -1 0 } } { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 46 -1 0 } } { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 54 -1 0 } } { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 36 -1 0 } } { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" 35 -1 0 } } { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 47 -1 0 } } { "toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 56 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1681365303171 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1681365303171 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681365304060 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681365304060 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681365304060 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681365304060 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1681365304060 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681365304060 "|toplevel|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681365304060 "|toplevel|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681365304060 "|toplevel|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681365304060 "|toplevel|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681365304060 "|toplevel|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681365304060 "|toplevel|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681365304060 "|toplevel|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681365304060 "|toplevel|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681365304060 "|toplevel|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681365304060 "|toplevel|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681365304060 "|toplevel|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681365304060 "|toplevel|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681365304060 "|toplevel|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681365304060 "|toplevel|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681365304060 "|toplevel|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681365304060 "|toplevel|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681365304060 "|toplevel|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681365304060 "|toplevel|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681365304060 "|toplevel|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681365304060 "|toplevel|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681365304060 "|toplevel|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681365304060 "|toplevel|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681365304060 "|toplevel|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681365304060 "|toplevel|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681365304060 "|toplevel|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681365304060 "|toplevel|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681365304060 "|toplevel|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681365304060 "|toplevel|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681365304060 "|toplevel|VGA_B[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1681365304060 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365304215 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "333 " "333 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1681365305616 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/dev/FPGA-NES/src/output_files/FPGA-NES.map.smsg " "Generated suppressed messages file C:/dev/FPGA-NES/src/output_files/FPGA-NES.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365306130 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1681365307893 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681365307893 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681365308142 "|toplevel|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681365308142 "|toplevel|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681365308142 "|toplevel|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681365308142 "|toplevel|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681365308142 "|toplevel|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681365308142 "|toplevel|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681365308142 "|toplevel|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681365308142 "|toplevel|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681365308142 "|toplevel|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "toplevel.sv" "" { Text "C:/dev/FPGA-NES/src/toplevel.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681365308142 "|toplevel|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1681365308142 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5277 " "Implemented 5277 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1681365308143 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1681365308143 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1681365308143 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5000 " "Implemented 5000 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1681365308143 ""} { "Info" "ICUT_CUT_TM_RAMS" "130 " "Implemented 130 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1681365308143 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1681365308143 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1681365308143 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 102 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 102 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5055 " "Peak virtual memory: 5055 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681365308195 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 13 00:55:08 2023 " "Processing ended: Thu Apr 13 00:55:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681365308195 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681365308195 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681365308195 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681365308195 ""}
