{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572811456288 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572811456296 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 03 15:04:16 2019 " "Processing started: Sun Nov 03 15:04:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572811456296 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572811456296 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calculator -c calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off calculator -c calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572811456296 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572811457149 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572811457149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/briza/documents/github/hdl/lab6/src/bcd_to_seven_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab6/src/bcd_to_seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_to_seven_seg-arc " "Found design unit 1: bcd_to_seven_seg-arc" {  } { { "../../src/bcd_to_seven_seg.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab6/src/bcd_to_seven_seg.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572811470647 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_seven_seg " "Found entity 1: bcd_to_seven_seg" {  } { { "../../src/bcd_to_seven_seg.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab6/src/bcd_to_seven_seg.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572811470647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572811470647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/briza/documents/github/hdl/lab6/src/synchronizer_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab6/src/synchronizer_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer_8bit-arc " "Found design unit 1: synchronizer_8bit-arc" {  } { { "../../src/synchronizer_8bit.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab6/src/synchronizer_8bit.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572811470653 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer_8bit " "Found entity 1: synchronizer_8bit" {  } { { "../../src/synchronizer_8bit.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab6/src/synchronizer_8bit.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572811470653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572811470653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/briza/documents/github/hdl/lab6/src/rising_edge_synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab6/src/rising_edge_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rising_edge_synchronizer-beh " "Found design unit 1: rising_edge_synchronizer-beh" {  } { { "../../src/rising_edge_synchronizer.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab6/src/rising_edge_synchronizer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572811470661 ""} { "Info" "ISGN_ENTITY_NAME" "1 rising_edge_synchronizer " "Found entity 1: rising_edge_synchronizer" {  } { { "../../src/rising_edge_synchronizer.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab6/src/rising_edge_synchronizer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572811470661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572811470661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/briza/documents/github/hdl/lab6/src/double_dabble.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab6/src/double_dabble.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 double_dabble-arc " "Found design unit 1: double_dabble-arc" {  } { { "../../src/double_dabble.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab6/src/double_dabble.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572811470667 ""} { "Info" "ISGN_ENTITY_NAME" "1 double_dabble " "Found entity 1: double_dabble" {  } { { "../../src/double_dabble.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab6/src/double_dabble.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572811470667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572811470667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/briza/documents/github/hdl/lab6/src/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab6/src/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-beh " "Found design unit 1: memory-beh" {  } { { "../../src/memory.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab6/src/memory.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572811470671 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../../src/memory.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab6/src/memory.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572811470671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572811470671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/briza/documents/github/hdl/lab6/src/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab6/src/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-beh " "Found design unit 1: alu-beh" {  } { { "../../src/alu.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab6/src/alu.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572811470679 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../../src/alu.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab6/src/alu.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572811470679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572811470679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/briza/documents/github/hdl/lab6/src/components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/briza/documents/github/hdl/lab6/src/components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components " "Found design unit 1: components" {  } { { "../../src/components.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab6/src/components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572811470685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572811470685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/briza/documents/github/hdl/lab6/src/calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab6/src/calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calculator-arc " "Found design unit 1: calculator-arc" {  } { { "../../src/calculator.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab6/src/calculator.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572811470696 ""} { "Info" "ISGN_ENTITY_NAME" "1 calculator " "Found entity 1: calculator" {  } { { "../../src/calculator.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab6/src/calculator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572811470696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572811470696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/briza/documents/github/hdl/lab6/src/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab6/src/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-implementation " "Found design unit 1: top-implementation" {  } { { "../../src/top.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab6/src/top.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572811470700 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../../src/top.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab6/src/top.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572811470700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572811470700 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572811470763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calculator calculator:calculator_u " "Elaborating entity \"calculator\" for hierarchy \"calculator:calculator_u\"" {  } { { "../../src/top.vhd" "calculator_u" { Text "C:/Users/briza/Documents/GitHub/HDL/lab6/src/top.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572811470783 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led calculator.vhd(19) " "VHDL Signal Declaration warning at calculator.vhd(19): used implicit default value for signal \"led\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/calculator.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab6/src/calculator.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572811470783 "|top|calculator:calculator_u"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ms_pulse calculator.vhd(27) " "Verilog HDL or VHDL warning at calculator.vhd(27): object \"ms_pulse\" assigned a value but never read" {  } { { "../../src/calculator.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab6/src/calculator.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572811470783 "|top|calculator:calculator_u"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mr_pulse calculator.vhd(28) " "Verilog HDL or VHDL warning at calculator.vhd(28): object \"mr_pulse\" assigned a value but never read" {  } { { "../../src/calculator.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab6/src/calculator.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572811470783 "|top|calculator:calculator_u"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "to_alu calculator.vhd(36) " "VHDL Signal Declaration warning at calculator.vhd(36): used explicit default value for signal \"to_alu\" because signal was never assigned a value" {  } { { "../../src/calculator.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab6/src/calculator.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1572811470783 "|top|calculator:calculator_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rising_edge_synchronizer calculator:calculator_u\|rising_edge_synchronizer:execute_u " "Elaborating entity \"rising_edge_synchronizer\" for hierarchy \"calculator:calculator_u\|rising_edge_synchronizer:execute_u\"" {  } { { "../../src/calculator.vhd" "execute_u" { Text "C:/Users/briza/Documents/GitHub/HDL/lab6/src/calculator.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572811470809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu calculator:calculator_u\|alu:alu_u " "Elaborating entity \"alu\" for hierarchy \"calculator:calculator_u\|alu:alu_u\"" {  } { { "../../src/calculator.vhd" "alu_u" { Text "C:/Users/briza/Documents/GitHub/HDL/lab6/src/calculator.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572811470833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "double_dabble calculator:calculator_u\|double_dabble:double_dabble_u " "Elaborating entity \"double_dabble\" for hierarchy \"calculator:calculator_u\|double_dabble:double_dabble_u\"" {  } { { "../../src/calculator.vhd" "double_dabble_u" { Text "C:/Users/briza/Documents/GitHub/HDL/lab6/src/calculator.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572811470861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_seven_seg calculator:calculator_u\|bcd_to_seven_seg:ones_display " "Elaborating entity \"bcd_to_seven_seg\" for hierarchy \"calculator:calculator_u\|bcd_to_seven_seg:ones_display\"" {  } { { "../../src/calculator.vhd" "ones_display" { Text "C:/Users/briza/Documents/GitHub/HDL/lab6/src/calculator.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572811470893 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hundreds\[1\] GND " "Pin \"hundreds\[1\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab6/src/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572811472329 "|top|hundreds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] GND " "Pin \"led\[0\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab6/src/top.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572811472329 "|top|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] GND " "Pin \"led\[1\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab6/src/top.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572811472329 "|top|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] GND " "Pin \"led\[2\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab6/src/top.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572811472329 "|top|led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] GND " "Pin \"led\[3\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab6/src/top.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572811472329 "|top|led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[4\] GND " "Pin \"led\[4\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab6/src/top.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572811472329 "|top|led[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1572811472329 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572811472432 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572811473035 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572811473035 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "execute " "No output dependent on input pin \"execute\"" {  } { { "../../src/top.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab6/src/top.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572811473208 "|top|execute"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ms " "No output dependent on input pin \"ms\"" {  } { { "../../src/top.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab6/src/top.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572811473208 "|top|ms"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mr " "No output dependent on input pin \"mr\"" {  } { { "../../src/top.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab6/src/top.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572811473208 "|top|mr"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1572811473208 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "87 " "Implemented 87 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572811473208 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572811473208 ""} { "Info" "ICUT_CUT_TM_LCELLS" "45 " "Implemented 45 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572811473208 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1572811473208 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572811473208 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572811473254 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 03 15:04:33 2019 " "Processing ended: Sun Nov 03 15:04:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572811473254 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572811473254 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572811473254 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572811473254 ""}
