
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= A_EX.Out=>ALU.A                                         Premise(F3)
	S6= B_EX.Out=>ALU.B                                         Premise(F4)
	S7= ALU.Out=>ALUOut_MEM.In                                  Premise(F5)
	S8= LIMMEXT.Out=>B_EX.In                                    Premise(F6)
	S9= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                     Premise(F7)
	S10= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F8)
	S11= FU.Bub_IF=>CU_IF.Bub                                   Premise(F9)
	S12= FU.Halt_IF=>CU_IF.Halt                                 Premise(F10)
	S13= ICache.Hit=>CU_IF.ICacheHit                            Premise(F11)
	S14= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F12)
	S15= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F13)
	S16= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F14)
	S17= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F15)
	S18= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F16)
	S19= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F17)
	S20= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F18)
	S21= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F19)
	S22= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F20)
	S23= ICache.Hit=>FU.ICacheHit                               Premise(F21)
	S24= IR_EX.Out=>FU.IR_EX                                    Premise(F22)
	S25= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F23)
	S26= IR_WB.Out=>FU.IR_WB                                    Premise(F24)
	S27= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F25)
	S28= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F26)
	S29= ALU.Out=>FU.InEX                                       Premise(F27)
	S30= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F28)
	S31= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F29)
	S32= ALUOut_WB.Out=>FU.InWB                                 Premise(F30)
	S33= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F31)
	S34= ALUOut_WB.Out=>GPR.WData                               Premise(F32)
	S35= IR_WB.Out20_16=>GPR.WReg                               Premise(F33)
	S36= IMMU.Addr=>IAddrReg.In                                 Premise(F34)
	S37= PC.Out=>ICache.IEA                                     Premise(F35)
	S38= ICache.IEA=addr                                        Path(S4,S37)
	S39= ICache.Hit=ICacheHit(addr)                             ICache-Search(S38)
	S40= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S39,S13)
	S41= FU.ICacheHit=ICacheHit(addr)                           Path(S39,S23)
	S42= PC.Out=>ICache.IEA                                     Premise(F36)
	S43= IMem.MEM8WordOut=>ICache.WData                         Premise(F37)
	S44= ICache.Out=>ICacheReg.In                               Premise(F38)
	S45= PC.Out=>IMMU.IEA                                       Premise(F39)
	S46= IMMU.IEA=addr                                          Path(S4,S45)
	S47= CP0.ASID=>IMMU.PID                                     Premise(F40)
	S48= IMMU.PID=pid                                           Path(S3,S47)
	S49= IMMU.Addr={pid,addr}                                   IMMU-Search(S48,S46)
	S50= IAddrReg.In={pid,addr}                                 Path(S49,S36)
	S51= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S48,S46)
	S52= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S51,S14)
	S53= IAddrReg.Out=>IMem.RAddr                               Premise(F41)
	S54= ICacheReg.Out=>IRMux.CacheData                         Premise(F42)
	S55= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F43)
	S56= IMem.Out=>IRMux.MemData                                Premise(F44)
	S57= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F45)
	S58= ICache.Out=>IR_ID.In                                   Premise(F46)
	S59= IRMux.Out=>IR_ID.In                                    Premise(F47)
	S60= ICache.Out=>IR_IMMU.In                                 Premise(F48)
	S61= IR_EX.Out=>IR_MEM.In                                   Premise(F49)
	S62= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F50)
	S63= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F51)
	S64= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F52)
	S65= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F53)
	S66= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F54)
	S67= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F55)
	S68= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F56)
	S69= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F57)
	S70= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F58)
	S71= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F59)
	S72= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F60)
	S73= IR_EX.Out31_26=>CU_EX.Op                               Premise(F61)
	S74= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F62)
	S75= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F63)
	S76= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F64)
	S77= IR_ID.Out31_26=>CU_ID.Op                               Premise(F65)
	S78= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F66)
	S79= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F67)
	S80= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F68)
	S81= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F69)
	S82= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F70)
	S83= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F71)
	S84= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F72)
	S85= IR_WB.Out31_26=>CU_WB.Op                               Premise(F73)
	S86= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F74)
	S87= CtrlA_EX=0                                             Premise(F75)
	S88= CtrlB_EX=0                                             Premise(F76)
	S89= CtrlALUOut_MEM=0                                       Premise(F77)
	S90= CtrlALUOut_DMMU1=0                                     Premise(F78)
	S91= CtrlALUOut_DMMU2=0                                     Premise(F79)
	S92= CtrlALUOut_WB=0                                        Premise(F80)
	S93= CtrlA_MEM=0                                            Premise(F81)
	S94= CtrlA_WB=0                                             Premise(F82)
	S95= CtrlB_MEM=0                                            Premise(F83)
	S96= CtrlB_WB=0                                             Premise(F84)
	S97= CtrlICache=0                                           Premise(F85)
	S98= CtrlIMMU=0                                             Premise(F86)
	S99= CtrlIR_DMMU1=0                                         Premise(F87)
	S100= CtrlIR_DMMU2=0                                        Premise(F88)
	S101= CtrlIR_EX=0                                           Premise(F89)
	S102= CtrlIR_ID=0                                           Premise(F90)
	S103= CtrlIR_IMMU=1                                         Premise(F91)
	S104= CtrlIR_MEM=0                                          Premise(F92)
	S105= CtrlIR_WB=0                                           Premise(F93)
	S106= CtrlGPR=0                                             Premise(F94)
	S107= CtrlIAddrReg=1                                        Premise(F95)
	S108= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S50,S107)
	S109= CtrlPC=0                                              Premise(F96)
	S110= CtrlPCInc=0                                           Premise(F97)
	S111= PC[Out]=addr                                          PC-Hold(S1,S109,S110)
	S112= CtrlIMem=0                                            Premise(F98)
	S113= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S2,S112)
	S114= CtrlICacheReg=1                                       Premise(F99)
	S115= CtrlASIDIn=0                                          Premise(F100)
	S116= CtrlCP0=0                                             Premise(F101)
	S117= CP0[ASID]=pid                                         CP0-Hold(S0,S116)
	S118= CtrlEPCIn=0                                           Premise(F102)
	S119= CtrlExCodeIn=0                                        Premise(F103)
	S120= CtrlIRMux=0                                           Premise(F104)
	S121= GPR[rS]=a                                             Premise(F105)

IMMU	S122= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S108)
	S123= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S108)
	S124= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S108)
	S125= PC.Out=addr                                           PC-Out(S111)
	S126= CP0.ASID=pid                                          CP0-Read-ASID(S117)
	S127= A_EX.Out=>ALU.A                                       Premise(F106)
	S128= B_EX.Out=>ALU.B                                       Premise(F107)
	S129= ALU.Out=>ALUOut_MEM.In                                Premise(F108)
	S130= LIMMEXT.Out=>B_EX.In                                  Premise(F109)
	S131= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F110)
	S132= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F111)
	S133= FU.Bub_IF=>CU_IF.Bub                                  Premise(F112)
	S134= FU.Halt_IF=>CU_IF.Halt                                Premise(F113)
	S135= ICache.Hit=>CU_IF.ICacheHit                           Premise(F114)
	S136= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F115)
	S137= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F116)
	S138= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F117)
	S139= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F118)
	S140= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F119)
	S141= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F120)
	S142= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F121)
	S143= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F122)
	S144= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F123)
	S145= ICache.Hit=>FU.ICacheHit                              Premise(F124)
	S146= IR_EX.Out=>FU.IR_EX                                   Premise(F125)
	S147= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F126)
	S148= IR_WB.Out=>FU.IR_WB                                   Premise(F127)
	S149= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F128)
	S150= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F129)
	S151= ALU.Out=>FU.InEX                                      Premise(F130)
	S152= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F131)
	S153= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F132)
	S154= ALUOut_WB.Out=>FU.InWB                                Premise(F133)
	S155= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F134)
	S156= ALUOut_WB.Out=>GPR.WData                              Premise(F135)
	S157= IR_WB.Out20_16=>GPR.WReg                              Premise(F136)
	S158= IMMU.Addr=>IAddrReg.In                                Premise(F137)
	S159= PC.Out=>ICache.IEA                                    Premise(F138)
	S160= ICache.IEA=addr                                       Path(S125,S159)
	S161= ICache.Hit=ICacheHit(addr)                            ICache-Search(S160)
	S162= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S161,S135)
	S163= FU.ICacheHit=ICacheHit(addr)                          Path(S161,S145)
	S164= PC.Out=>ICache.IEA                                    Premise(F139)
	S165= IMem.MEM8WordOut=>ICache.WData                        Premise(F140)
	S166= ICache.Out=>ICacheReg.In                              Premise(F141)
	S167= PC.Out=>IMMU.IEA                                      Premise(F142)
	S168= IMMU.IEA=addr                                         Path(S125,S167)
	S169= CP0.ASID=>IMMU.PID                                    Premise(F143)
	S170= IMMU.PID=pid                                          Path(S126,S169)
	S171= IMMU.Addr={pid,addr}                                  IMMU-Search(S170,S168)
	S172= IAddrReg.In={pid,addr}                                Path(S171,S158)
	S173= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S170,S168)
	S174= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S173,S136)
	S175= IAddrReg.Out=>IMem.RAddr                              Premise(F144)
	S176= IMem.RAddr={pid,addr}                                 Path(S122,S175)
	S177= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S176,S113)
	S178= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S176,S113)
	S179= ICache.WData=IMemGet8Word({pid,addr})                 Path(S178,S165)
	S180= ICacheReg.Out=>IRMux.CacheData                        Premise(F145)
	S181= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F146)
	S182= IMem.Out=>IRMux.MemData                               Premise(F147)
	S183= IRMux.MemData={12,rS,rD,UIMM}                         Path(S177,S182)
	S184= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S183)
	S185= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F148)
	S186= ICache.Out=>IR_ID.In                                  Premise(F149)
	S187= IRMux.Out=>IR_ID.In                                   Premise(F150)
	S188= IR_ID.In={12,rS,rD,UIMM}                              Path(S184,S187)
	S189= ICache.Out=>IR_IMMU.In                                Premise(F151)
	S190= IR_EX.Out=>IR_MEM.In                                  Premise(F152)
	S191= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F153)
	S192= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F154)
	S193= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F155)
	S194= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F156)
	S195= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F157)
	S196= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F158)
	S197= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F159)
	S198= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F160)
	S199= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F161)
	S200= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F162)
	S201= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F163)
	S202= IR_EX.Out31_26=>CU_EX.Op                              Premise(F164)
	S203= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F165)
	S204= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F166)
	S205= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F167)
	S206= IR_ID.Out31_26=>CU_ID.Op                              Premise(F168)
	S207= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F169)
	S208= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F170)
	S209= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F171)
	S210= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F172)
	S211= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F173)
	S212= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F174)
	S213= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F175)
	S214= IR_WB.Out31_26=>CU_WB.Op                              Premise(F176)
	S215= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F177)
	S216= CtrlA_EX=0                                            Premise(F178)
	S217= CtrlB_EX=0                                            Premise(F179)
	S218= CtrlALUOut_MEM=0                                      Premise(F180)
	S219= CtrlALUOut_DMMU1=0                                    Premise(F181)
	S220= CtrlALUOut_DMMU2=0                                    Premise(F182)
	S221= CtrlALUOut_WB=0                                       Premise(F183)
	S222= CtrlA_MEM=0                                           Premise(F184)
	S223= CtrlA_WB=0                                            Premise(F185)
	S224= CtrlB_MEM=0                                           Premise(F186)
	S225= CtrlB_WB=0                                            Premise(F187)
	S226= CtrlICache=1                                          Premise(F188)
	S227= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S160,S179,S226)
	S228= CtrlIMMU=0                                            Premise(F189)
	S229= CtrlIR_DMMU1=0                                        Premise(F190)
	S230= CtrlIR_DMMU2=0                                        Premise(F191)
	S231= CtrlIR_EX=0                                           Premise(F192)
	S232= CtrlIR_ID=1                                           Premise(F193)
	S233= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Write(S188,S232)
	S234= CtrlIR_IMMU=0                                         Premise(F194)
	S235= CtrlIR_MEM=0                                          Premise(F195)
	S236= CtrlIR_WB=0                                           Premise(F196)
	S237= CtrlGPR=0                                             Premise(F197)
	S238= GPR[rS]=a                                             GPR-Hold(S121,S237)
	S239= CtrlIAddrReg=0                                        Premise(F198)
	S240= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S108,S239)
	S241= CtrlPC=0                                              Premise(F199)
	S242= CtrlPCInc=1                                           Premise(F200)
	S243= PC[Out]=addr+4                                        PC-Inc(S111,S241,S242)
	S244= PC[CIA]=addr                                          PC-Inc(S111,S241,S242)
	S245= CtrlIMem=0                                            Premise(F201)
	S246= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S113,S245)
	S247= CtrlICacheReg=0                                       Premise(F202)
	S248= CtrlASIDIn=0                                          Premise(F203)
	S249= CtrlCP0=0                                             Premise(F204)
	S250= CP0[ASID]=pid                                         CP0-Hold(S117,S249)
	S251= CtrlEPCIn=0                                           Premise(F205)
	S252= CtrlExCodeIn=0                                        Premise(F206)
	S253= CtrlIRMux=0                                           Premise(F207)

ID	S254= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S233)
	S255= IR_ID.Out31_26=12                                     IR-Out(S233)
	S256= IR_ID.Out25_21=rS                                     IR-Out(S233)
	S257= IR_ID.Out20_16=rD                                     IR-Out(S233)
	S258= IR_ID.Out15_0=UIMM                                    IR-Out(S233)
	S259= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S240)
	S260= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S240)
	S261= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S240)
	S262= PC.Out=addr+4                                         PC-Out(S243)
	S263= PC.CIA=addr                                           PC-Out(S244)
	S264= PC.CIA31_28=addr[31:28]                               PC-Out(S244)
	S265= CP0.ASID=pid                                          CP0-Read-ASID(S250)
	S266= A_EX.Out=>ALU.A                                       Premise(F208)
	S267= B_EX.Out=>ALU.B                                       Premise(F209)
	S268= ALU.Out=>ALUOut_MEM.In                                Premise(F210)
	S269= LIMMEXT.Out=>B_EX.In                                  Premise(F211)
	S270= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F212)
	S271= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F213)
	S272= FU.Bub_IF=>CU_IF.Bub                                  Premise(F214)
	S273= FU.Halt_IF=>CU_IF.Halt                                Premise(F215)
	S274= ICache.Hit=>CU_IF.ICacheHit                           Premise(F216)
	S275= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F217)
	S276= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F218)
	S277= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F219)
	S278= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F220)
	S279= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F221)
	S280= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F222)
	S281= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F223)
	S282= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F224)
	S283= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F225)
	S284= ICache.Hit=>FU.ICacheHit                              Premise(F226)
	S285= IR_EX.Out=>FU.IR_EX                                   Premise(F227)
	S286= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F228)
	S287= IR_WB.Out=>FU.IR_WB                                   Premise(F229)
	S288= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F230)
	S289= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F231)
	S290= ALU.Out=>FU.InEX                                      Premise(F232)
	S291= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F233)
	S292= FU.InID2_RReg=5'b00000                                Premise(F234)
	S293= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F235)
	S294= ALUOut_WB.Out=>FU.InWB                                Premise(F236)
	S295= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F237)
	S296= ALUOut_WB.Out=>GPR.WData                              Premise(F238)
	S297= IR_WB.Out20_16=>GPR.WReg                              Premise(F239)
	S298= IMMU.Addr=>IAddrReg.In                                Premise(F240)
	S299= PC.Out=>ICache.IEA                                    Premise(F241)
	S300= ICache.IEA=addr+4                                     Path(S262,S299)
	S301= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S300)
	S302= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S301,S274)
	S303= FU.ICacheHit=ICacheHit(addr+4)                        Path(S301,S284)
	S304= PC.Out=>ICache.IEA                                    Premise(F242)
	S305= IMem.MEM8WordOut=>ICache.WData                        Premise(F243)
	S306= ICache.Out=>ICacheReg.In                              Premise(F244)
	S307= PC.Out=>IMMU.IEA                                      Premise(F245)
	S308= IMMU.IEA=addr+4                                       Path(S262,S307)
	S309= CP0.ASID=>IMMU.PID                                    Premise(F246)
	S310= IMMU.PID=pid                                          Path(S265,S309)
	S311= IMMU.Addr={pid,addr+4}                                IMMU-Search(S310,S308)
	S312= IAddrReg.In={pid,addr+4}                              Path(S311,S298)
	S313= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S310,S308)
	S314= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S313,S275)
	S315= IAddrReg.Out=>IMem.RAddr                              Premise(F247)
	S316= IMem.RAddr={pid,addr}                                 Path(S259,S315)
	S317= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S316,S246)
	S318= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S316,S246)
	S319= ICache.WData=IMemGet8Word({pid,addr})                 Path(S318,S305)
	S320= ICacheReg.Out=>IRMux.CacheData                        Premise(F248)
	S321= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F249)
	S322= IMem.Out=>IRMux.MemData                               Premise(F250)
	S323= IRMux.MemData={12,rS,rD,UIMM}                         Path(S317,S322)
	S324= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S323)
	S325= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F251)
	S326= ICache.Out=>IR_ID.In                                  Premise(F252)
	S327= IRMux.Out=>IR_ID.In                                   Premise(F253)
	S328= IR_ID.In={12,rS,rD,UIMM}                              Path(S324,S327)
	S329= ICache.Out=>IR_IMMU.In                                Premise(F254)
	S330= IR_EX.Out=>IR_MEM.In                                  Premise(F255)
	S331= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F256)
	S332= LIMMEXT.In=UIMM                                       Path(S258,S331)
	S333= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S332)
	S334= B_EX.In={16{0},UIMM}                                  Path(S333,S269)
	S335= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F257)
	S336= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F258)
	S337= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F259)
	S338= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F260)
	S339= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F261)
	S340= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F262)
	S341= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F263)
	S342= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F264)
	S343= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F265)
	S344= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F266)
	S345= IR_EX.Out31_26=>CU_EX.Op                              Premise(F267)
	S346= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F268)
	S347= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F269)
	S348= CU_ID.IRFunc1=rD                                      Path(S257,S347)
	S349= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F270)
	S350= CU_ID.IRFunc2=rS                                      Path(S256,S349)
	S351= IR_ID.Out31_26=>CU_ID.Op                              Premise(F271)
	S352= CU_ID.Op=12                                           Path(S255,S351)
	S353= CU_ID.Func=alu_add                                    CU_ID(S352)
	S354= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F272)
	S355= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F273)
	S356= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F274)
	S357= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F275)
	S358= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F276)
	S359= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F277)
	S360= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F278)
	S361= IR_WB.Out31_26=>CU_WB.Op                              Premise(F279)
	S362= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F280)
	S363= CtrlA_EX=1                                            Premise(F281)
	S364= CtrlB_EX=1                                            Premise(F282)
	S365= [B_EX]={16{0},UIMM}                                   B_EX-Write(S334,S364)
	S366= CtrlALUOut_MEM=0                                      Premise(F283)
	S367= CtrlALUOut_DMMU1=0                                    Premise(F284)
	S368= CtrlALUOut_DMMU2=0                                    Premise(F285)
	S369= CtrlALUOut_WB=0                                       Premise(F286)
	S370= CtrlA_MEM=0                                           Premise(F287)
	S371= CtrlA_WB=0                                            Premise(F288)
	S372= CtrlB_MEM=0                                           Premise(F289)
	S373= CtrlB_WB=0                                            Premise(F290)
	S374= CtrlICache=0                                          Premise(F291)
	S375= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S227,S374)
	S376= CtrlIMMU=0                                            Premise(F292)
	S377= CtrlIR_DMMU1=0                                        Premise(F293)
	S378= CtrlIR_DMMU2=0                                        Premise(F294)
	S379= CtrlIR_EX=1                                           Premise(F295)
	S380= CtrlIR_ID=0                                           Premise(F296)
	S381= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S233,S380)
	S382= CtrlIR_IMMU=0                                         Premise(F297)
	S383= CtrlIR_MEM=0                                          Premise(F298)
	S384= CtrlIR_WB=0                                           Premise(F299)
	S385= CtrlGPR=0                                             Premise(F300)
	S386= GPR[rS]=a                                             GPR-Hold(S238,S385)
	S387= CtrlIAddrReg=0                                        Premise(F301)
	S388= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S240,S387)
	S389= CtrlPC=0                                              Premise(F302)
	S390= CtrlPCInc=0                                           Premise(F303)
	S391= PC[CIA]=addr                                          PC-Hold(S244,S390)
	S392= PC[Out]=addr+4                                        PC-Hold(S243,S389,S390)
	S393= CtrlIMem=0                                            Premise(F304)
	S394= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S246,S393)
	S395= CtrlICacheReg=0                                       Premise(F305)
	S396= CtrlASIDIn=0                                          Premise(F306)
	S397= CtrlCP0=0                                             Premise(F307)
	S398= CP0[ASID]=pid                                         CP0-Hold(S250,S397)
	S399= CtrlEPCIn=0                                           Premise(F308)
	S400= CtrlExCodeIn=0                                        Premise(F309)
	S401= CtrlIRMux=0                                           Premise(F310)

EX	S402= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S365)
	S403= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S365)
	S404= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S365)
	S405= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S381)
	S406= IR_ID.Out31_26=12                                     IR-Out(S381)
	S407= IR_ID.Out25_21=rS                                     IR-Out(S381)
	S408= IR_ID.Out20_16=rD                                     IR-Out(S381)
	S409= IR_ID.Out15_0=UIMM                                    IR-Out(S381)
	S410= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S388)
	S411= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S388)
	S412= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S388)
	S413= PC.CIA=addr                                           PC-Out(S391)
	S414= PC.CIA31_28=addr[31:28]                               PC-Out(S391)
	S415= PC.Out=addr+4                                         PC-Out(S392)
	S416= CP0.ASID=pid                                          CP0-Read-ASID(S398)
	S417= A_EX.Out=>ALU.A                                       Premise(F311)
	S418= B_EX.Out=>ALU.B                                       Premise(F312)
	S419= ALU.B={16{0},UIMM}                                    Path(S402,S418)
	S420= ALU.Func=6'b000000                                    Premise(F313)
	S421= ALU.Out=>ALUOut_MEM.In                                Premise(F314)
	S422= LIMMEXT.Out=>B_EX.In                                  Premise(F315)
	S423= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F316)
	S424= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F317)
	S425= FU.Bub_IF=>CU_IF.Bub                                  Premise(F318)
	S426= FU.Halt_IF=>CU_IF.Halt                                Premise(F319)
	S427= ICache.Hit=>CU_IF.ICacheHit                           Premise(F320)
	S428= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F321)
	S429= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F322)
	S430= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F323)
	S431= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F324)
	S432= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F325)
	S433= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F326)
	S434= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F327)
	S435= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F328)
	S436= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F329)
	S437= ICache.Hit=>FU.ICacheHit                              Premise(F330)
	S438= IR_EX.Out=>FU.IR_EX                                   Premise(F331)
	S439= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F332)
	S440= IR_WB.Out=>FU.IR_WB                                   Premise(F333)
	S441= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F334)
	S442= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F335)
	S443= ALU.Out=>FU.InEX                                      Premise(F336)
	S444= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F337)
	S445= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F338)
	S446= ALUOut_WB.Out=>FU.InWB                                Premise(F339)
	S447= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F340)
	S448= ALUOut_WB.Out=>GPR.WData                              Premise(F341)
	S449= IR_WB.Out20_16=>GPR.WReg                              Premise(F342)
	S450= IMMU.Addr=>IAddrReg.In                                Premise(F343)
	S451= PC.Out=>ICache.IEA                                    Premise(F344)
	S452= ICache.IEA=addr+4                                     Path(S415,S451)
	S453= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S452)
	S454= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S453,S427)
	S455= FU.ICacheHit=ICacheHit(addr+4)                        Path(S453,S437)
	S456= PC.Out=>ICache.IEA                                    Premise(F345)
	S457= IMem.MEM8WordOut=>ICache.WData                        Premise(F346)
	S458= ICache.Out=>ICacheReg.In                              Premise(F347)
	S459= PC.Out=>IMMU.IEA                                      Premise(F348)
	S460= IMMU.IEA=addr+4                                       Path(S415,S459)
	S461= CP0.ASID=>IMMU.PID                                    Premise(F349)
	S462= IMMU.PID=pid                                          Path(S416,S461)
	S463= IMMU.Addr={pid,addr+4}                                IMMU-Search(S462,S460)
	S464= IAddrReg.In={pid,addr+4}                              Path(S463,S450)
	S465= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S462,S460)
	S466= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S465,S428)
	S467= IAddrReg.Out=>IMem.RAddr                              Premise(F350)
	S468= IMem.RAddr={pid,addr}                                 Path(S410,S467)
	S469= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S468,S394)
	S470= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S468,S394)
	S471= ICache.WData=IMemGet8Word({pid,addr})                 Path(S470,S457)
	S472= ICacheReg.Out=>IRMux.CacheData                        Premise(F351)
	S473= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F352)
	S474= IMem.Out=>IRMux.MemData                               Premise(F353)
	S475= IRMux.MemData={12,rS,rD,UIMM}                         Path(S469,S474)
	S476= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S475)
	S477= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F354)
	S478= ICache.Out=>IR_ID.In                                  Premise(F355)
	S479= IRMux.Out=>IR_ID.In                                   Premise(F356)
	S480= IR_ID.In={12,rS,rD,UIMM}                              Path(S476,S479)
	S481= ICache.Out=>IR_IMMU.In                                Premise(F357)
	S482= IR_EX.Out=>IR_MEM.In                                  Premise(F358)
	S483= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F359)
	S484= LIMMEXT.In=UIMM                                       Path(S409,S483)
	S485= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S484)
	S486= B_EX.In={16{0},UIMM}                                  Path(S485,S422)
	S487= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F360)
	S488= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F361)
	S489= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F362)
	S490= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F363)
	S491= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F364)
	S492= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F365)
	S493= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F366)
	S494= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F367)
	S495= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F368)
	S496= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F369)
	S497= IR_EX.Out31_26=>CU_EX.Op                              Premise(F370)
	S498= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F371)
	S499= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F372)
	S500= CU_ID.IRFunc1=rD                                      Path(S408,S499)
	S501= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F373)
	S502= CU_ID.IRFunc2=rS                                      Path(S407,S501)
	S503= IR_ID.Out31_26=>CU_ID.Op                              Premise(F374)
	S504= CU_ID.Op=12                                           Path(S406,S503)
	S505= CU_ID.Func=alu_add                                    CU_ID(S504)
	S506= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F375)
	S507= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F376)
	S508= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F377)
	S509= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F378)
	S510= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F379)
	S511= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F380)
	S512= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F381)
	S513= IR_WB.Out31_26=>CU_WB.Op                              Premise(F382)
	S514= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F383)
	S515= CtrlA_EX=0                                            Premise(F384)
	S516= CtrlB_EX=0                                            Premise(F385)
	S517= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S365,S516)
	S518= CtrlALUOut_MEM=1                                      Premise(F386)
	S519= CtrlALUOut_DMMU1=0                                    Premise(F387)
	S520= CtrlALUOut_DMMU2=0                                    Premise(F388)
	S521= CtrlALUOut_WB=0                                       Premise(F389)
	S522= CtrlA_MEM=0                                           Premise(F390)
	S523= CtrlA_WB=0                                            Premise(F391)
	S524= CtrlB_MEM=0                                           Premise(F392)
	S525= CtrlB_WB=0                                            Premise(F393)
	S526= CtrlICache=0                                          Premise(F394)
	S527= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S375,S526)
	S528= CtrlIMMU=0                                            Premise(F395)
	S529= CtrlIR_DMMU1=0                                        Premise(F396)
	S530= CtrlIR_DMMU2=0                                        Premise(F397)
	S531= CtrlIR_EX=0                                           Premise(F398)
	S532= CtrlIR_ID=0                                           Premise(F399)
	S533= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S381,S532)
	S534= CtrlIR_IMMU=0                                         Premise(F400)
	S535= CtrlIR_MEM=1                                          Premise(F401)
	S536= CtrlIR_WB=0                                           Premise(F402)
	S537= CtrlGPR=0                                             Premise(F403)
	S538= GPR[rS]=a                                             GPR-Hold(S386,S537)
	S539= CtrlIAddrReg=0                                        Premise(F404)
	S540= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S388,S539)
	S541= CtrlPC=0                                              Premise(F405)
	S542= CtrlPCInc=0                                           Premise(F406)
	S543= PC[CIA]=addr                                          PC-Hold(S391,S542)
	S544= PC[Out]=addr+4                                        PC-Hold(S392,S541,S542)
	S545= CtrlIMem=0                                            Premise(F407)
	S546= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S394,S545)
	S547= CtrlICacheReg=0                                       Premise(F408)
	S548= CtrlASIDIn=0                                          Premise(F409)
	S549= CtrlCP0=0                                             Premise(F410)
	S550= CP0[ASID]=pid                                         CP0-Hold(S398,S549)
	S551= CtrlEPCIn=0                                           Premise(F411)
	S552= CtrlExCodeIn=0                                        Premise(F412)
	S553= CtrlIRMux=0                                           Premise(F413)

MEM	S554= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S517)
	S555= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S517)
	S556= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S517)
	S557= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S533)
	S558= IR_ID.Out31_26=12                                     IR-Out(S533)
	S559= IR_ID.Out25_21=rS                                     IR-Out(S533)
	S560= IR_ID.Out20_16=rD                                     IR-Out(S533)
	S561= IR_ID.Out15_0=UIMM                                    IR-Out(S533)
	S562= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S540)
	S563= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S540)
	S564= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S540)
	S565= PC.CIA=addr                                           PC-Out(S543)
	S566= PC.CIA31_28=addr[31:28]                               PC-Out(S543)
	S567= PC.Out=addr+4                                         PC-Out(S544)
	S568= CP0.ASID=pid                                          CP0-Read-ASID(S550)
	S569= A_EX.Out=>ALU.A                                       Premise(F414)
	S570= B_EX.Out=>ALU.B                                       Premise(F415)
	S571= ALU.B={16{0},UIMM}                                    Path(S554,S570)
	S572= ALU.Out=>ALUOut_MEM.In                                Premise(F416)
	S573= LIMMEXT.Out=>B_EX.In                                  Premise(F417)
	S574= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F418)
	S575= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F419)
	S576= FU.Bub_IF=>CU_IF.Bub                                  Premise(F420)
	S577= FU.Halt_IF=>CU_IF.Halt                                Premise(F421)
	S578= ICache.Hit=>CU_IF.ICacheHit                           Premise(F422)
	S579= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F423)
	S580= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F424)
	S581= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F425)
	S582= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F426)
	S583= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F427)
	S584= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F428)
	S585= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F429)
	S586= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F430)
	S587= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F431)
	S588= ICache.Hit=>FU.ICacheHit                              Premise(F432)
	S589= IR_EX.Out=>FU.IR_EX                                   Premise(F433)
	S590= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F434)
	S591= IR_WB.Out=>FU.IR_WB                                   Premise(F435)
	S592= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F436)
	S593= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F437)
	S594= ALU.Out=>FU.InEX                                      Premise(F438)
	S595= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F439)
	S596= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F440)
	S597= ALUOut_WB.Out=>FU.InWB                                Premise(F441)
	S598= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F442)
	S599= ALUOut_WB.Out=>GPR.WData                              Premise(F443)
	S600= IR_WB.Out20_16=>GPR.WReg                              Premise(F444)
	S601= IMMU.Addr=>IAddrReg.In                                Premise(F445)
	S602= PC.Out=>ICache.IEA                                    Premise(F446)
	S603= ICache.IEA=addr+4                                     Path(S567,S602)
	S604= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S603)
	S605= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S604,S578)
	S606= FU.ICacheHit=ICacheHit(addr+4)                        Path(S604,S588)
	S607= PC.Out=>ICache.IEA                                    Premise(F447)
	S608= IMem.MEM8WordOut=>ICache.WData                        Premise(F448)
	S609= ICache.Out=>ICacheReg.In                              Premise(F449)
	S610= PC.Out=>IMMU.IEA                                      Premise(F450)
	S611= IMMU.IEA=addr+4                                       Path(S567,S610)
	S612= CP0.ASID=>IMMU.PID                                    Premise(F451)
	S613= IMMU.PID=pid                                          Path(S568,S612)
	S614= IMMU.Addr={pid,addr+4}                                IMMU-Search(S613,S611)
	S615= IAddrReg.In={pid,addr+4}                              Path(S614,S601)
	S616= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S613,S611)
	S617= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S616,S579)
	S618= IAddrReg.Out=>IMem.RAddr                              Premise(F452)
	S619= IMem.RAddr={pid,addr}                                 Path(S562,S618)
	S620= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S619,S546)
	S621= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S619,S546)
	S622= ICache.WData=IMemGet8Word({pid,addr})                 Path(S621,S608)
	S623= ICacheReg.Out=>IRMux.CacheData                        Premise(F453)
	S624= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F454)
	S625= IMem.Out=>IRMux.MemData                               Premise(F455)
	S626= IRMux.MemData={12,rS,rD,UIMM}                         Path(S620,S625)
	S627= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S626)
	S628= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F456)
	S629= ICache.Out=>IR_ID.In                                  Premise(F457)
	S630= IRMux.Out=>IR_ID.In                                   Premise(F458)
	S631= IR_ID.In={12,rS,rD,UIMM}                              Path(S627,S630)
	S632= ICache.Out=>IR_IMMU.In                                Premise(F459)
	S633= IR_EX.Out=>IR_MEM.In                                  Premise(F460)
	S634= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F461)
	S635= LIMMEXT.In=UIMM                                       Path(S561,S634)
	S636= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S635)
	S637= B_EX.In={16{0},UIMM}                                  Path(S636,S573)
	S638= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F462)
	S639= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F463)
	S640= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F464)
	S641= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F465)
	S642= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F466)
	S643= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F467)
	S644= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F468)
	S645= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F469)
	S646= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F470)
	S647= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F471)
	S648= IR_EX.Out31_26=>CU_EX.Op                              Premise(F472)
	S649= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F473)
	S650= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F474)
	S651= CU_ID.IRFunc1=rD                                      Path(S560,S650)
	S652= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F475)
	S653= CU_ID.IRFunc2=rS                                      Path(S559,S652)
	S654= IR_ID.Out31_26=>CU_ID.Op                              Premise(F476)
	S655= CU_ID.Op=12                                           Path(S558,S654)
	S656= CU_ID.Func=alu_add                                    CU_ID(S655)
	S657= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F477)
	S658= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F478)
	S659= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F479)
	S660= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F480)
	S661= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F481)
	S662= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F482)
	S663= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F483)
	S664= IR_WB.Out31_26=>CU_WB.Op                              Premise(F484)
	S665= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F485)
	S666= CtrlA_EX=0                                            Premise(F486)
	S667= CtrlB_EX=0                                            Premise(F487)
	S668= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S517,S667)
	S669= CtrlALUOut_MEM=0                                      Premise(F488)
	S670= CtrlALUOut_DMMU1=1                                    Premise(F489)
	S671= CtrlALUOut_DMMU2=0                                    Premise(F490)
	S672= CtrlALUOut_WB=1                                       Premise(F491)
	S673= CtrlA_MEM=0                                           Premise(F492)
	S674= CtrlA_WB=1                                            Premise(F493)
	S675= CtrlB_MEM=0                                           Premise(F494)
	S676= CtrlB_WB=1                                            Premise(F495)
	S677= CtrlICache=0                                          Premise(F496)
	S678= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S527,S677)
	S679= CtrlIMMU=0                                            Premise(F497)
	S680= CtrlIR_DMMU1=1                                        Premise(F498)
	S681= CtrlIR_DMMU2=0                                        Premise(F499)
	S682= CtrlIR_EX=0                                           Premise(F500)
	S683= CtrlIR_ID=0                                           Premise(F501)
	S684= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S533,S683)
	S685= CtrlIR_IMMU=0                                         Premise(F502)
	S686= CtrlIR_MEM=0                                          Premise(F503)
	S687= CtrlIR_WB=1                                           Premise(F504)
	S688= CtrlGPR=0                                             Premise(F505)
	S689= GPR[rS]=a                                             GPR-Hold(S538,S688)
	S690= CtrlIAddrReg=0                                        Premise(F506)
	S691= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S540,S690)
	S692= CtrlPC=0                                              Premise(F507)
	S693= CtrlPCInc=0                                           Premise(F508)
	S694= PC[CIA]=addr                                          PC-Hold(S543,S693)
	S695= PC[Out]=addr+4                                        PC-Hold(S544,S692,S693)
	S696= CtrlIMem=0                                            Premise(F509)
	S697= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S546,S696)
	S698= CtrlICacheReg=0                                       Premise(F510)
	S699= CtrlASIDIn=0                                          Premise(F511)
	S700= CtrlCP0=0                                             Premise(F512)
	S701= CP0[ASID]=pid                                         CP0-Hold(S550,S700)
	S702= CtrlEPCIn=0                                           Premise(F513)
	S703= CtrlExCodeIn=0                                        Premise(F514)
	S704= CtrlIRMux=0                                           Premise(F515)

WB	S705= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S668)
	S706= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S668)
	S707= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S668)
	S708= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S684)
	S709= IR_ID.Out31_26=12                                     IR-Out(S684)
	S710= IR_ID.Out25_21=rS                                     IR-Out(S684)
	S711= IR_ID.Out20_16=rD                                     IR-Out(S684)
	S712= IR_ID.Out15_0=UIMM                                    IR-Out(S684)
	S713= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S691)
	S714= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S691)
	S715= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S691)
	S716= PC.CIA=addr                                           PC-Out(S694)
	S717= PC.CIA31_28=addr[31:28]                               PC-Out(S694)
	S718= PC.Out=addr+4                                         PC-Out(S695)
	S719= CP0.ASID=pid                                          CP0-Read-ASID(S701)
	S720= A_EX.Out=>ALU.A                                       Premise(F720)
	S721= B_EX.Out=>ALU.B                                       Premise(F721)
	S722= ALU.B={16{0},UIMM}                                    Path(S705,S721)
	S723= ALU.Out=>ALUOut_MEM.In                                Premise(F722)
	S724= LIMMEXT.Out=>B_EX.In                                  Premise(F723)
	S725= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F724)
	S726= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F725)
	S727= FU.Bub_IF=>CU_IF.Bub                                  Premise(F726)
	S728= FU.Halt_IF=>CU_IF.Halt                                Premise(F727)
	S729= ICache.Hit=>CU_IF.ICacheHit                           Premise(F728)
	S730= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F729)
	S731= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F730)
	S732= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F731)
	S733= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F732)
	S734= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F733)
	S735= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F734)
	S736= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F735)
	S737= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F736)
	S738= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F737)
	S739= ICache.Hit=>FU.ICacheHit                              Premise(F738)
	S740= IR_EX.Out=>FU.IR_EX                                   Premise(F739)
	S741= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F740)
	S742= IR_WB.Out=>FU.IR_WB                                   Premise(F741)
	S743= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F742)
	S744= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F743)
	S745= ALU.Out=>FU.InEX                                      Premise(F744)
	S746= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F745)
	S747= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F746)
	S748= ALUOut_WB.Out=>FU.InWB                                Premise(F747)
	S749= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F748)
	S750= ALUOut_WB.Out=>GPR.WData                              Premise(F749)
	S751= IR_WB.Out20_16=>GPR.WReg                              Premise(F750)
	S752= IMMU.Addr=>IAddrReg.In                                Premise(F751)
	S753= PC.Out=>ICache.IEA                                    Premise(F752)
	S754= ICache.IEA=addr+4                                     Path(S718,S753)
	S755= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S754)
	S756= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S755,S729)
	S757= FU.ICacheHit=ICacheHit(addr+4)                        Path(S755,S739)
	S758= PC.Out=>ICache.IEA                                    Premise(F753)
	S759= IMem.MEM8WordOut=>ICache.WData                        Premise(F754)
	S760= ICache.Out=>ICacheReg.In                              Premise(F755)
	S761= PC.Out=>IMMU.IEA                                      Premise(F756)
	S762= IMMU.IEA=addr+4                                       Path(S718,S761)
	S763= CP0.ASID=>IMMU.PID                                    Premise(F757)
	S764= IMMU.PID=pid                                          Path(S719,S763)
	S765= IMMU.Addr={pid,addr+4}                                IMMU-Search(S764,S762)
	S766= IAddrReg.In={pid,addr+4}                              Path(S765,S752)
	S767= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S764,S762)
	S768= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S767,S730)
	S769= IAddrReg.Out=>IMem.RAddr                              Premise(F758)
	S770= IMem.RAddr={pid,addr}                                 Path(S713,S769)
	S771= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S770,S697)
	S772= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S770,S697)
	S773= ICache.WData=IMemGet8Word({pid,addr})                 Path(S772,S759)
	S774= ICacheReg.Out=>IRMux.CacheData                        Premise(F759)
	S775= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F760)
	S776= IMem.Out=>IRMux.MemData                               Premise(F761)
	S777= IRMux.MemData={12,rS,rD,UIMM}                         Path(S771,S776)
	S778= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S777)
	S779= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F762)
	S780= ICache.Out=>IR_ID.In                                  Premise(F763)
	S781= IRMux.Out=>IR_ID.In                                   Premise(F764)
	S782= IR_ID.In={12,rS,rD,UIMM}                              Path(S778,S781)
	S783= ICache.Out=>IR_IMMU.In                                Premise(F765)
	S784= IR_EX.Out=>IR_MEM.In                                  Premise(F766)
	S785= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F767)
	S786= LIMMEXT.In=UIMM                                       Path(S712,S785)
	S787= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S786)
	S788= B_EX.In={16{0},UIMM}                                  Path(S787,S724)
	S789= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F768)
	S790= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F769)
	S791= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F770)
	S792= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F771)
	S793= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F772)
	S794= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F773)
	S795= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F774)
	S796= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F775)
	S797= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F776)
	S798= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F777)
	S799= IR_EX.Out31_26=>CU_EX.Op                              Premise(F778)
	S800= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F779)
	S801= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F780)
	S802= CU_ID.IRFunc1=rD                                      Path(S711,S801)
	S803= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F781)
	S804= CU_ID.IRFunc2=rS                                      Path(S710,S803)
	S805= IR_ID.Out31_26=>CU_ID.Op                              Premise(F782)
	S806= CU_ID.Op=12                                           Path(S709,S805)
	S807= CU_ID.Func=alu_add                                    CU_ID(S806)
	S808= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F783)
	S809= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F784)
	S810= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F785)
	S811= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F786)
	S812= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F787)
	S813= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F788)
	S814= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F789)
	S815= IR_WB.Out31_26=>CU_WB.Op                              Premise(F790)
	S816= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F791)
	S817= CtrlA_EX=0                                            Premise(F792)
	S818= CtrlB_EX=0                                            Premise(F793)
	S819= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S668,S818)
	S820= CtrlALUOut_MEM=0                                      Premise(F794)
	S821= CtrlALUOut_DMMU1=0                                    Premise(F795)
	S822= CtrlALUOut_DMMU2=0                                    Premise(F796)
	S823= CtrlALUOut_WB=0                                       Premise(F797)
	S824= CtrlA_MEM=0                                           Premise(F798)
	S825= CtrlA_WB=0                                            Premise(F799)
	S826= CtrlB_MEM=0                                           Premise(F800)
	S827= CtrlB_WB=0                                            Premise(F801)
	S828= CtrlICache=0                                          Premise(F802)
	S829= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S678,S828)
	S830= CtrlIMMU=0                                            Premise(F803)
	S831= CtrlIR_DMMU1=0                                        Premise(F804)
	S832= CtrlIR_DMMU2=0                                        Premise(F805)
	S833= CtrlIR_EX=0                                           Premise(F806)
	S834= CtrlIR_ID=0                                           Premise(F807)
	S835= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S684,S834)
	S836= CtrlIR_IMMU=0                                         Premise(F808)
	S837= CtrlIR_MEM=0                                          Premise(F809)
	S838= CtrlIR_WB=0                                           Premise(F810)
	S839= CtrlGPR=1                                             Premise(F811)
	S840= CtrlIAddrReg=0                                        Premise(F812)
	S841= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S691,S840)
	S842= CtrlPC=0                                              Premise(F813)
	S843= CtrlPCInc=0                                           Premise(F814)
	S844= PC[CIA]=addr                                          PC-Hold(S694,S843)
	S845= PC[Out]=addr+4                                        PC-Hold(S695,S842,S843)
	S846= CtrlIMem=0                                            Premise(F815)
	S847= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S697,S846)
	S848= CtrlICacheReg=0                                       Premise(F816)
	S849= CtrlASIDIn=0                                          Premise(F817)
	S850= CtrlCP0=0                                             Premise(F818)
	S851= CP0[ASID]=pid                                         CP0-Hold(S701,S850)
	S852= CtrlEPCIn=0                                           Premise(F819)
	S853= CtrlExCodeIn=0                                        Premise(F820)
	S854= CtrlIRMux=0                                           Premise(F821)

POST	S819= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S668,S818)
	S829= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S678,S828)
	S835= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S684,S834)
	S841= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S691,S840)
	S844= PC[CIA]=addr                                          PC-Hold(S694,S843)
	S845= PC[Out]=addr+4                                        PC-Hold(S695,S842,S843)
	S847= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S697,S846)
	S851= CP0[ASID]=pid                                         CP0-Hold(S701,S850)

