<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Nut/OS: arch/avr32/dev/spi.c Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>

</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  <td id="projectlogo"><img alt="Logo" src="nutos_logo.png"/></td>
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Nut/OS
   &#160;<span id="projectnumber">4.10.3</span>
   </div>
   <div id="projectbrief">API Reference</div>
  </td>
  
  
  
   
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
   
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.5.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div>
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
  initNavTree('spi_8c.html','');
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">spi.c</div>  </div>
</div>
<div class="contents">
<a href="spi_8c.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00036"></a>00036 <span class="comment">/*</span>
<a name="l00037"></a>00037 <span class="comment"> * $Log: spi.c,v $</span>
<a name="l00038"></a>00038 <span class="comment"> *</span>
<a name="l00039"></a>00039 <span class="comment"> */</span>
<a name="l00040"></a>00040 <span class="preprocessor">#include &lt;<a class="code" href="arch_8h.html">cfg/arch.h</a>&gt;</span>
<a name="l00041"></a>00041 <span class="preprocessor">#include &lt;<a class="code" href="board_8h.html">dev/board.h</a>&gt;</span>
<a name="l00042"></a>00042 <span class="preprocessor">#include &lt;<a class="code" href="dev_2irqreg_8h.html" title="Interrupt management definitions.">dev/irqreg.h</a>&gt;</span>
<a name="l00043"></a>00043 
<a name="l00044"></a>00044 <span class="preprocessor">#include &lt;<a class="code" href="event_8h.html" title="Event management definitions.">sys/event.h</a>&gt;</span>
<a name="l00045"></a>00045 <span class="preprocessor">#include &lt;<a class="code" href="sys_2timer_8h.html" title="Timer management definitions.">sys/timer.h</a>&gt;</span>
<a name="l00046"></a>00046 
<a name="l00047"></a>00047 <span class="preprocessor">#include &lt;dev/avr32_spi.h&gt;</span>
<a name="l00048"></a>00048 
<a name="l00049"></a>00049 <span class="preprocessor">#include &lt;avr32/io.h&gt;</span>
<a name="l00050"></a>00050 
<a name="l00051"></a>00051 <span class="keyword">static</span> <a class="code" href="nut__types_8h.html#aa8c0374618b33785ccb02f74bcfebc46" title="Void pointer.">HANDLE</a> spi0_que;
<a name="l00052"></a>00052 <span class="preprocessor">#if defined (SPI1_BASE)</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="keyword">static</span> <a class="code" href="nut__types_8h.html#aa8c0374618b33785ccb02f74bcfebc46" title="Void pointer.">HANDLE</a> spi1_que;
<a name="l00054"></a>00054 <span class="preprocessor">#endif</span>
<a name="l00055"></a>00055 <span class="preprocessor"></span>
<a name="l00061"></a>00061 <span class="keyword">static</span> <span class="keywordtype">void</span> Avr32Spi0Interrupt(<span class="keywordtype">void</span> *arg)
<a name="l00062"></a>00062 {
<a name="l00063"></a>00063     <a class="code" href="group__xg_event.html#gac52b53066d7486072b4e1ace5b4c6f3b" title="Post an event to a specified queue from interrupt context.">NutEventPostFromIrq</a>(&amp;spi0_que);
<a name="l00064"></a>00064 }
<a name="l00065"></a>00065 
<a name="l00069"></a><a class="code" href="spi_8c.html#ab0a1fa07cc241f30b1607dc3b1ed6f7d">00069</a> <span class="keywordtype">int</span> <a class="code" href="spi_8c.html#ab0a1fa07cc241f30b1607dc3b1ed6f7d" title="Initialize the first serial peripheral interface on the AVR32 MCU.">Avr32Spi0Init</a>(<span class="keywordtype">void</span>)
<a name="l00070"></a>00070 {
<a name="l00071"></a>00071     <span class="keyword">volatile</span> avr32_spi_t *spi = <a class="code" href="ih__spi0_8c.html#ad1048e4197bc950a39dc49e20cd97da7">AVR32_SPI0</a>;
<a name="l00072"></a>00072     <span class="comment">/* Enable SPI peripherals. */</span>
<a name="l00073"></a>00073     Avr32Spi0Enable();
<a name="l00074"></a>00074     <span class="comment">/* Enable SPI clock. */</span>
<a name="l00075"></a>00075     spi-&gt;outr(<a class="code" href="group__xg_nut_arch_arm_at91_pmc.html#ga17654b41c5f9f88c153bad07eaaf9afc" title="Peripheral clock enable register address.">PMC_PCER</a>, <a class="code" href="arm_8h.html#a11643f271076024c395a93800b3d9546">_BV</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#ga5492a6fef1f50dd330ca4dcff44c082c" title="Serial peripheral interface 0 ID.">SPI0_ID</a>));
<a name="l00076"></a>00076 
<a name="l00077"></a>00077     <span class="comment">/* Register and enable SPI0 interrupt handler. */</span>
<a name="l00078"></a>00078     <a class="code" href="group__xg_interrupt.html#gaa459696030a9cdf621ce3df7b3ac939d" title="Register an interrupt handler.">NutRegisterIrqHandler</a>(&amp;<a class="code" href="arch_2avr32_2irqreg_8h.html#a3f862936a7c303e8a963c83816da795a">sig_SPI0</a>, Avr32Spi0Interrupt, 0);
<a name="l00079"></a>00079     <a class="code" href="group__xg_interrupt.html#ga9d27f5ecdebd2acd835df5d3d2af02f5" title="Enable a specified interrupt.">NutIrqEnable</a>(&amp;<a class="code" href="arch_2avr32_2irqreg_8h.html#a3f862936a7c303e8a963c83816da795a">sig_SPI0</a>);
<a name="l00080"></a>00080 
<a name="l00081"></a>00081     <span class="keywordflow">return</span> Avr32SpiReset(<a class="code" href="at91sam7s_8h.html#adeaa49ab944c7dcae2a868b0450232c8" title="SPI0 base address.">SPI0_BASE</a>);
<a name="l00082"></a>00082 }
<a name="l00083"></a>00083 
<a name="l00093"></a><a class="code" href="spi_8c.html#aaef2c2fc5c770fca47c6faf8893812f5">00093</a> <span class="keywordtype">int</span> <a class="code" href="dev_2at91__spi_8h.html#aaef2c2fc5c770fca47c6faf8893812f5" title="Initialize specified SPI0 chip selects on the AT91 MCU.">At91Spi0InitChipSelects</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> mask)
<a name="l00094"></a>00094 {
<a name="l00095"></a>00095     <span class="keywordflow">if</span> (mask &amp; <a class="code" href="arm_8h.html#a11643f271076024c395a93800b3d9546">_BV</a>(0)) {
<a name="l00096"></a>00096 <span class="preprocessor">#if defined(SPI0_CS0_PIN)</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span>        <a class="code" href="arm_8h.html#a8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#gac57e9491f28ce1268406599d05fbace1">SPI0_CS0_PIO_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#ga4f05f28d9adaceac26a1bf73a60fe569">SPI0_CS0_PSR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#ga238df910f0a39ba0fb4b405f82fb926f">SPI0_CS0_PIN</a>);
<a name="l00098"></a>00098         <a class="code" href="arm_8h.html#a8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#gac57e9491f28ce1268406599d05fbace1">SPI0_CS0_PIO_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_pio.html#ga11253fa76c9b130382a24f18ac955fec" title="PIO disable register offset.">PIO_PDR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#ga238df910f0a39ba0fb4b405f82fb926f">SPI0_CS0_PIN</a>);
<a name="l00099"></a>00099         mask &amp;= ~<a class="code" href="arm_8h.html#a11643f271076024c395a93800b3d9546">_BV</a>(0);
<a name="l00100"></a>00100 <span class="preprocessor">#endif                          </span><span class="comment">/* SPI0_CS0_PIN */</span>
<a name="l00101"></a>00101     }
<a name="l00102"></a>00102     <span class="keywordflow">if</span> (mask &amp; <a class="code" href="arm_8h.html#a11643f271076024c395a93800b3d9546">_BV</a>(1)) {
<a name="l00103"></a>00103 <span class="preprocessor">#if defined(SPI0_CS1_PIN)</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span>        <a class="code" href="arm_8h.html#a8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#gabb316ce86f89c05a216b1a6ce89465c2">SPI0_CS1_PIO_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#ga0185bb3695fcbfcc4c11cb47476a891b">SPI0_CS1_PSR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#ga6717cd9a36b9a64190448c7dca96ec10">SPI0_CS1_PIN</a>);
<a name="l00105"></a>00105         <a class="code" href="arm_8h.html#a8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#gabb316ce86f89c05a216b1a6ce89465c2">SPI0_CS1_PIO_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_pio.html#ga11253fa76c9b130382a24f18ac955fec" title="PIO disable register offset.">PIO_PDR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#ga6717cd9a36b9a64190448c7dca96ec10">SPI0_CS1_PIN</a>);
<a name="l00106"></a>00106         mask &amp;= ~<a class="code" href="arm_8h.html#a11643f271076024c395a93800b3d9546">_BV</a>(1);
<a name="l00107"></a>00107 <span class="preprocessor">#endif                          </span><span class="comment">/* SPI0_CS1_PIN */</span>
<a name="l00108"></a>00108     }
<a name="l00109"></a>00109     <span class="keywordflow">if</span> (mask &amp; <a class="code" href="arm_8h.html#a11643f271076024c395a93800b3d9546">_BV</a>(2)) {
<a name="l00110"></a>00110 <span class="preprocessor">#if defined(SPI0_CS2_PIN)</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span>        <a class="code" href="arm_8h.html#a8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#ga5c8b2898844b110984a6b24aa2673b8b">SPI0_CS2_PIO_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#gad863bde822caa89e9db751b1b4b2d7ea">SPI0_CS2_PSR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#gaa23b26d346ec77757f3cf659b707c8e7">SPI0_CS2_PIN</a>);
<a name="l00112"></a>00112         <a class="code" href="arm_8h.html#a8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#ga5c8b2898844b110984a6b24aa2673b8b">SPI0_CS2_PIO_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_pio.html#ga11253fa76c9b130382a24f18ac955fec" title="PIO disable register offset.">PIO_PDR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#gaa23b26d346ec77757f3cf659b707c8e7">SPI0_CS2_PIN</a>);
<a name="l00113"></a>00113         mask &amp;= ~<a class="code" href="arm_8h.html#a11643f271076024c395a93800b3d9546">_BV</a>(2);
<a name="l00114"></a>00114 <span class="preprocessor">#endif                          </span><span class="comment">/* SPI0_CS2_PIN */</span>
<a name="l00115"></a>00115     }
<a name="l00116"></a>00116     <span class="keywordflow">if</span> (mask &amp; <a class="code" href="arm_8h.html#a11643f271076024c395a93800b3d9546">_BV</a>(3)) {
<a name="l00117"></a>00117 <span class="preprocessor">#if defined(SPI0_CS3_PIN)</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span>        <a class="code" href="arm_8h.html#a8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#ga597302e5df99afcecb77394a8e4f62f4">SPI0_CS3_PIO_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#gaeb25b90de946708218b67045dd5414a3">SPI0_CS3_PSR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#gaa9827fb7f70ef6d0da2617afb3870ab7">SPI0_CS3_PIN</a>);
<a name="l00119"></a>00119         <a class="code" href="arm_8h.html#a8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#ga597302e5df99afcecb77394a8e4f62f4">SPI0_CS3_PIO_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_pio.html#ga11253fa76c9b130382a24f18ac955fec" title="PIO disable register offset.">PIO_PDR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#gaa9827fb7f70ef6d0da2617afb3870ab7">SPI0_CS3_PIN</a>);
<a name="l00120"></a>00120         mask &amp;= ~<a class="code" href="arm_8h.html#a11643f271076024c395a93800b3d9546">_BV</a>(3);
<a name="l00121"></a>00121 <span class="preprocessor">#endif                          </span><span class="comment">/* SPI0_CS3_PIN */</span>
<a name="l00122"></a>00122     }
<a name="l00123"></a>00123     <span class="keywordflow">return</span> mask ? -1 : 0;
<a name="l00124"></a>00124 }
<a name="l00125"></a>00125 
<a name="l00129"></a><a class="code" href="spi_8c.html#ad3375cfcc24bb71b146337f416e6937d">00129</a> <span class="keywordtype">int</span> <a class="code" href="dev_2at91__spi_8h.html#ad3375cfcc24bb71b146337f416e6937d" title="Initialize the second serial peripheral interface on the AT91 MCU.">At91Spi0Enable</a>(<span class="keywordtype">void</span>)
<a name="l00130"></a>00130 {
<a name="l00131"></a>00131     <span class="comment">/* Enable SPI peripherals. */</span>
<a name="l00132"></a>00132     <a class="code" href="arm_8h.html#a8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#ga8376435623c2be86f703366d1ef397b8">SPI0_PIO_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#gab0e9d1149291aeef37eddd9dee5a8034">SPI0_PSR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#gaee97b34a14d573c542658c4ff57231dd">SPI0_PINS</a>);
<a name="l00133"></a>00133     <a class="code" href="arm_8h.html#a8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#ga8376435623c2be86f703366d1ef397b8">SPI0_PIO_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_pio.html#ga11253fa76c9b130382a24f18ac955fec" title="PIO disable register offset.">PIO_PDR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#gaee97b34a14d573c542658c4ff57231dd">SPI0_PINS</a>);
<a name="l00134"></a>00134 
<a name="l00135"></a>00135     <span class="keywordflow">return</span> 0;
<a name="l00136"></a>00136 }
<a name="l00137"></a>00137 
<a name="l00138"></a>00138 <span class="preprocessor">#if defined(SPI1_BASE)</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span>
<a name="l00145"></a>00145 <span class="keyword">static</span> <span class="keywordtype">void</span> At91Spi1Interrupt(<span class="keywordtype">void</span> *arg)
<a name="l00146"></a>00146 {
<a name="l00147"></a>00147     <a class="code" href="group__xg_event.html#gac52b53066d7486072b4e1ace5b4c6f3b" title="Post an event to a specified queue from interrupt context.">NutEventPostFromIrq</a>(&amp;spi1_que);
<a name="l00148"></a>00148 }
<a name="l00149"></a>00149 
<a name="l00153"></a>00153 <span class="keywordtype">int</span> At91Spi1Init(<span class="keywordtype">void</span>)
<a name="l00154"></a>00154 {
<a name="l00155"></a>00155     <span class="comment">/* Enable SPI peripherals. */</span>
<a name="l00156"></a>00156     At91Spi1Enable();
<a name="l00157"></a>00157     <span class="comment">/* Enable SPI clock. */</span>
<a name="l00158"></a>00158     <a class="code" href="arm_8h.html#a8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_pmc.html#ga17654b41c5f9f88c153bad07eaaf9afc" title="Peripheral clock enable register address.">PMC_PCER</a>, <a class="code" href="arm_8h.html#a11643f271076024c395a93800b3d9546">_BV</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#ga818e98e55d3f2a4d004c8d2f70d8feb4" title="Serial peripheral interface 1 ID.">SPI1_ID</a>));
<a name="l00159"></a>00159 
<a name="l00160"></a>00160     <span class="comment">/* Register and enable SPI1 interrupt handler. */</span>
<a name="l00161"></a>00161     <a class="code" href="group__xg_interrupt.html#gaa459696030a9cdf621ce3df7b3ac939d" title="Register an interrupt handler.">NutRegisterIrqHandler</a>(&amp;<a class="code" href="arch_2avr32_2irqreg_8h.html#adc9e4c3c47b9e8c74a8ffd7f3f31e124">sig_SPI1</a>, At91Spi1Interrupt, 0);
<a name="l00162"></a>00162     <a class="code" href="group__xg_interrupt.html#ga9d27f5ecdebd2acd835df5d3d2af02f5" title="Enable a specified interrupt.">NutIrqEnable</a>(&amp;<a class="code" href="arch_2avr32_2irqreg_8h.html#adc9e4c3c47b9e8c74a8ffd7f3f31e124">sig_SPI1</a>);
<a name="l00163"></a>00163 
<a name="l00164"></a>00164     <span class="keywordflow">return</span> <a class="code" href="dev_2at91__spi_8h.html#aeaa739e238e4201669c822900c64e81a" title="Reset serial peripheral interface on the AT91 MCU.">At91SpiReset</a>(<a class="code" href="at91sam7x_8h.html#a50cd8b47929f18b05efbd0f41253bf8d" title="SPI0 base address.">SPI1_BASE</a>);
<a name="l00165"></a>00165 }
<a name="l00166"></a>00166 
<a name="l00176"></a>00176 <span class="keywordtype">int</span> At91Spi1InitChipSelects(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> mask)
<a name="l00177"></a>00177 {
<a name="l00178"></a>00178 <span class="preprocessor">#if defined(SPI1_CS0_PIN)</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span>    <span class="keywordflow">if</span> (mask &amp; <a class="code" href="arm_8h.html#a11643f271076024c395a93800b3d9546">_BV</a>(0)) {
<a name="l00180"></a>00180         <a class="code" href="arm_8h.html#a8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#gad43034ba5288c7654ff6b12a3492f5ef">SPI1_CS0_PIO_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#gac22a761098f450628efd575cad9499f3">SPI1_CS0_PSR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#ga53250de80e79206b4346f83e3e1eebba">SPI1_CS0_PIN</a>);
<a name="l00181"></a>00181         <a class="code" href="arm_8h.html#a8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#gad43034ba5288c7654ff6b12a3492f5ef">SPI1_CS0_PIO_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_pio.html#ga11253fa76c9b130382a24f18ac955fec" title="PIO disable register offset.">PIO_PDR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#ga53250de80e79206b4346f83e3e1eebba">SPI1_CS0_PIN</a>);
<a name="l00182"></a>00182         mask &amp;= ~<a class="code" href="arm_8h.html#a11643f271076024c395a93800b3d9546">_BV</a>(0);
<a name="l00183"></a>00183     }
<a name="l00184"></a>00184 <span class="preprocessor">#endif                          </span><span class="comment">/* SPI1_CS0_PIN */</span>
<a name="l00185"></a>00185 <span class="preprocessor">#if defined(SPI1_CS1_PIN)</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span>    <span class="keywordflow">if</span> (mask &amp; <a class="code" href="arm_8h.html#a11643f271076024c395a93800b3d9546">_BV</a>(1)) {
<a name="l00187"></a>00187         <a class="code" href="arm_8h.html#a8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#gac6d4315664d1d41dda17e22d01d689a9">SPI1_CS1_PIO_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#ga74b7f0a98c13f261643cc37a24d7c96f">SPI1_CS1_PSR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#ga9d09451fd73e4115116bff359ed0e922">SPI1_CS1_PIN</a>);
<a name="l00188"></a>00188         <a class="code" href="arm_8h.html#a8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#gac6d4315664d1d41dda17e22d01d689a9">SPI1_CS1_PIO_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_pio.html#ga11253fa76c9b130382a24f18ac955fec" title="PIO disable register offset.">PIO_PDR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#ga9d09451fd73e4115116bff359ed0e922">SPI1_CS1_PIN</a>);
<a name="l00189"></a>00189         mask &amp;= ~<a class="code" href="arm_8h.html#a11643f271076024c395a93800b3d9546">_BV</a>(1);
<a name="l00190"></a>00190     }
<a name="l00191"></a>00191 <span class="preprocessor">#endif                          </span><span class="comment">/* SPI1_CS1_PIN */</span>
<a name="l00192"></a>00192 <span class="preprocessor">#if defined(SPI1_CS2_PIN)</span>
<a name="l00193"></a>00193 <span class="preprocessor"></span>    <span class="keywordflow">if</span> (mask &amp; <a class="code" href="arm_8h.html#a11643f271076024c395a93800b3d9546">_BV</a>(2)) {
<a name="l00194"></a>00194         <a class="code" href="arm_8h.html#a8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#ga81959d9fd822a5b22c819b442261e69a">SPI1_CS2_PIO_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#ga6182a48260fc2ef43368f55c04b78bf3">SPI1_CS2_PSR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#gab0dd0fd758a90322d48d6252c795b088">SPI1_CS2_PIN</a>);
<a name="l00195"></a>00195         <a class="code" href="arm_8h.html#a8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#ga81959d9fd822a5b22c819b442261e69a">SPI1_CS2_PIO_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_pio.html#ga11253fa76c9b130382a24f18ac955fec" title="PIO disable register offset.">PIO_PDR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#gab0dd0fd758a90322d48d6252c795b088">SPI1_CS2_PIN</a>);
<a name="l00196"></a>00196         mask &amp;= ~<a class="code" href="arm_8h.html#a11643f271076024c395a93800b3d9546">_BV</a>(2);
<a name="l00197"></a>00197     }
<a name="l00198"></a>00198 <span class="preprocessor">#endif                          </span><span class="comment">/* SPI1_CS2_PIN */</span>
<a name="l00199"></a>00199 <span class="preprocessor">#if defined(SPI1_CS3_PIN)</span>
<a name="l00200"></a>00200 <span class="preprocessor"></span>    <span class="keywordflow">if</span> (mask &amp; <a class="code" href="arm_8h.html#a11643f271076024c395a93800b3d9546">_BV</a>(3)) {
<a name="l00201"></a>00201         <a class="code" href="arm_8h.html#a8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#ga8c08e8e1ac9e1bf4cc1d725e4efb900f">SPI1_CS3_PIO_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#ga19522f1ff88a5ca7f85b430ebb522346">SPI1_CS3_PSR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#ga3fc4295179aff1ce61a05c631988bb19">SPI1_CS3_PIN</a>);
<a name="l00202"></a>00202         <a class="code" href="arm_8h.html#a8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#ga8c08e8e1ac9e1bf4cc1d725e4efb900f">SPI1_CS3_PIO_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_pio.html#ga11253fa76c9b130382a24f18ac955fec" title="PIO disable register offset.">PIO_PDR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#ga3fc4295179aff1ce61a05c631988bb19">SPI1_CS3_PIN</a>);
<a name="l00203"></a>00203         mask &amp;= ~<a class="code" href="arm_8h.html#a11643f271076024c395a93800b3d9546">_BV</a>(3);
<a name="l00204"></a>00204     }
<a name="l00205"></a>00205 <span class="preprocessor">#endif                          </span><span class="comment">/* SPI1_CS3_PIN */</span>
<a name="l00206"></a>00206     <span class="keywordflow">return</span> mask ? -1 : 0;
<a name="l00207"></a>00207 }
<a name="l00208"></a>00208 
<a name="l00212"></a>00212 <span class="keywordtype">int</span> At91Spi1Enable(<span class="keywordtype">void</span>)
<a name="l00213"></a>00213 {
<a name="l00214"></a>00214     <span class="comment">/* Enable SPI peripherals. */</span>
<a name="l00215"></a>00215     <a class="code" href="arm_8h.html#a8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#gaab6d91e088995fb82ee7c5a545a05b56">SPI1_PIO_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#ga46e5bb4b213570be733fc9cae0274f1a">SPI1_PSR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#ga25dd00463b0e5e7e979d9223332d0e4d">SPI1_PINS</a>);
<a name="l00216"></a>00216     <a class="code" href="arm_8h.html#a8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#gaab6d91e088995fb82ee7c5a545a05b56">SPI1_PIO_BASE</a> + <a class="code" href="group__xg_nut_arch_arm_at91_pio.html#ga11253fa76c9b130382a24f18ac955fec" title="PIO disable register offset.">PIO_PDR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#ga25dd00463b0e5e7e979d9223332d0e4d">SPI1_PINS</a>);
<a name="l00217"></a>00217 
<a name="l00218"></a>00218     <span class="keywordflow">return</span> 0;
<a name="l00219"></a>00219 }
<a name="l00220"></a>00220 
<a name="l00221"></a>00221 <span class="preprocessor">#endif                          </span><span class="comment">/* SPI1_BASE */</span>
<a name="l00222"></a>00222 
<a name="l00231"></a><a class="code" href="spi_8c.html#ad25e1dedf00fbbde2042887bafe2946c">00231</a> <span class="keywordtype">int</span> <a class="code" href="dev_2at91__spi_8h.html#ad25e1dedf00fbbde2042887bafe2946c" title="Initialize serial peripheral interface on the AT91 MCU.">At91SpiInit</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> base)
<a name="l00232"></a>00232 {
<a name="l00233"></a>00233     <span class="keywordtype">int</span> rc = -1;
<a name="l00234"></a>00234 
<a name="l00235"></a>00235     <span class="comment">/* </span>
<a name="l00236"></a>00236 <span class="comment">     * Enable PIO lines and clock. </span>
<a name="l00237"></a>00237 <span class="comment">     */</span>
<a name="l00238"></a>00238     <span class="keywordflow">if</span> (base == <a class="code" href="at91sam7s_8h.html#adeaa49ab944c7dcae2a868b0450232c8" title="SPI0 base address.">SPI0_BASE</a>) {
<a name="l00239"></a>00239         rc = <a class="code" href="dev_2at91__spi_8h.html#ae1b5e7fe097aa4db314a84cd314b6592" title="Initialize the first serial peripheral interface on the AT91 MCU.">At91Spi0Init</a>();
<a name="l00240"></a>00240     }
<a name="l00241"></a>00241 <span class="preprocessor">#if defined(SPI1_BASE)</span>
<a name="l00242"></a>00242 <span class="preprocessor"></span>    <span class="keywordflow">if</span> (base == <a class="code" href="at91sam7x_8h.html#a50cd8b47929f18b05efbd0f41253bf8d" title="SPI0 base address.">SPI1_BASE</a>) {
<a name="l00243"></a>00243         rc = At91Spi1Init();
<a name="l00244"></a>00244     }
<a name="l00245"></a>00245 <span class="preprocessor">#endif</span>
<a name="l00246"></a>00246 <span class="preprocessor"></span>    <span class="keywordflow">return</span> rc;
<a name="l00247"></a>00247 }
<a name="l00248"></a>00248 
<a name="l00249"></a><a class="code" href="spi_8c.html#a7867c40b6055c46806e7dc97965ace42">00249</a> <span class="keywordtype">int</span> <a class="code" href="at91__spi_8c.html#a7867c40b6055c46806e7dc97965ace42">At91SpiEnable</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> base)
<a name="l00250"></a>00250 {
<a name="l00251"></a>00251     <a class="code" href="arm_8h.html#a8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga8e275a46a44f13ece64e0efd15f7587c" title="Control register offset.">SPI_CR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga871bf672ae2d310ce3376b87dc73f341" title="SPI enable.">SPI_SPIEN</a>);
<a name="l00252"></a>00252 
<a name="l00253"></a>00253     <span class="keywordflow">return</span> 0;
<a name="l00254"></a>00254 }
<a name="l00255"></a>00255 
<a name="l00256"></a><a class="code" href="spi_8c.html#a402b35c597da754cc262dcd6f44261e8">00256</a> <span class="keywordtype">int</span> <a class="code" href="at91__spi_8c.html#a402b35c597da754cc262dcd6f44261e8">At91SpiDisable</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> base)
<a name="l00257"></a>00257 {
<a name="l00258"></a>00258     <a class="code" href="arm_8h.html#a8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga8e275a46a44f13ece64e0efd15f7587c" title="Control register offset.">SPI_CR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#gaea567aa161cd996db0caa4579d16dd1a" title="SPI disable.">SPI_SPIDIS</a>);
<a name="l00259"></a>00259 
<a name="l00260"></a>00260     <span class="keywordflow">return</span> 0;
<a name="l00261"></a>00261 }
<a name="l00262"></a>00262 
<a name="l00271"></a><a class="code" href="spi_8c.html#aeaa739e238e4201669c822900c64e81a">00271</a> <span class="keywordtype">int</span> <a class="code" href="dev_2at91__spi_8h.html#aeaa739e238e4201669c822900c64e81a" title="Reset serial peripheral interface on the AT91 MCU.">At91SpiReset</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> base)
<a name="l00272"></a>00272 {
<a name="l00273"></a>00273     <span class="keywordtype">int</span> rc = 0;
<a name="l00274"></a>00274 
<a name="l00275"></a>00275     <span class="comment">/* Disable SPI. */</span>
<a name="l00276"></a>00276     <a class="code" href="at91__spi_8c.html#a402b35c597da754cc262dcd6f44261e8">At91SpiDisable</a>(base);
<a name="l00277"></a>00277 
<a name="l00278"></a>00278     <span class="comment">/* Reset SPI. */</span>
<a name="l00279"></a>00279     <a class="code" href="arm_8h.html#a8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga8e275a46a44f13ece64e0efd15f7587c" title="Control register offset.">SPI_CR_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#gab67d8fc9dba20b5f7c43feb5df7e658d" title="Software reset.">SPI_SWRST</a>);
<a name="l00280"></a>00280 
<a name="l00281"></a>00281     <span class="comment">/* Set SPI to master mode, fixed peripheral at no chip select, fault detection disabled. */</span>
<a name="l00282"></a>00282     <a class="code" href="arm_8h.html#a8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga667b39890bb5d185060da8604cb95048" title="Mode register offset.">SPI_MR_OFF</a>, (90 &lt;&lt; <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#gac7b5bc689a224102bf658ae8b4da91b6" title="Least significant bit of delay between chip selects.">SPI_DLYBCS_LSB</a>) | <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga0d67221fb35e3c26beee74edca53d8eb" title="Peripheral chip select mask.">SPI_PCS</a> | <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga35767f5bfa3d7dc1965df71ea657fe23" title="Mode fault detection.">SPI_MODFDIS</a> | <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga1039e667b18eb11df8ab4e168546200b" title="Master mode.">SPI_MSTR</a>);
<a name="l00283"></a>00283 
<a name="l00284"></a>00284     <span class="comment">/* Enable SPI. */</span>
<a name="l00285"></a>00285     <a class="code" href="at91__spi_8c.html#a7867c40b6055c46806e7dc97965ace42">At91SpiEnable</a>(base);
<a name="l00286"></a>00286 
<a name="l00287"></a>00287     <span class="keywordflow">return</span> rc;
<a name="l00288"></a>00288 }
<a name="l00289"></a>00289 
<a name="l00301"></a><a class="code" href="spi_8c.html#a209d8f29f513839c385b3fead7184d6f">00301</a> <span class="keywordtype">int</span> <a class="code" href="dev_2at91__spi_8h.html#a209d8f29f513839c385b3fead7184d6f" title="Initialize specified SPI chip selects on the AT91 MCU.">At91SpiInitChipSelects</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> base, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> mask)
<a name="l00302"></a>00302 {
<a name="l00303"></a>00303     <span class="keywordtype">int</span> rc = -1;
<a name="l00304"></a>00304 
<a name="l00305"></a>00305     <span class="comment">/* Init chip select lines for SPI 0. */</span>
<a name="l00306"></a>00306     <span class="keywordflow">if</span> (base == <a class="code" href="at91sam7s_8h.html#adeaa49ab944c7dcae2a868b0450232c8" title="SPI0 base address.">SPI0_BASE</a>) {
<a name="l00307"></a>00307         rc = <a class="code" href="dev_2at91__spi_8h.html#aaef2c2fc5c770fca47c6faf8893812f5" title="Initialize specified SPI0 chip selects on the AT91 MCU.">At91Spi0InitChipSelects</a>(mask);
<a name="l00308"></a>00308     }
<a name="l00309"></a>00309     <span class="comment">/* Init chip select lines for SPI 1. */</span>
<a name="l00310"></a>00310 <span class="preprocessor">#if defined(SPI1_BASE)</span>
<a name="l00311"></a>00311 <span class="preprocessor"></span>    <span class="keywordflow">if</span> (base == <a class="code" href="at91sam7x_8h.html#a50cd8b47929f18b05efbd0f41253bf8d" title="SPI0 base address.">SPI1_BASE</a>) {
<a name="l00312"></a>00312         rc = At91Spi1InitChipSelects(mask);
<a name="l00313"></a>00313     }
<a name="l00314"></a>00314 <span class="preprocessor">#endif</span>
<a name="l00315"></a>00315 <span class="preprocessor"></span>    <span class="keywordflow">return</span> rc;
<a name="l00316"></a>00316 }
<a name="l00317"></a>00317 
<a name="l00327"></a><a class="code" href="spi_8c.html#a8a279aaa9d0d19381be5f9eba2c6760c">00327</a> <span class="keywordtype">int</span> <a class="code" href="dev_2at91__spi_8h.html#a8a279aaa9d0d19381be5f9eba2c6760c" title="Configure the SPI rate.">At91SpiSetRate</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> base, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> cs, <a class="code" href="stdint_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> rate)
<a name="l00328"></a>00328 {
<a name="l00329"></a>00329     <span class="keywordtype">int</span> rc = 0;
<a name="l00330"></a>00330     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> divider;
<a name="l00331"></a>00331 
<a name="l00332"></a>00332     <span class="comment">/* The SPI clock is driven by the master clock. */</span>
<a name="l00333"></a>00333     divider = (<span class="keywordtype">unsigned</span> int) At91GetMasterClock();
<a name="l00334"></a>00334     <span class="comment">/* Calculate the SPI clock divider. Avoid rounding errors. */</span>
<a name="l00335"></a>00335     divider += (<span class="keywordtype">unsigned</span> int) (rate / 2);
<a name="l00336"></a>00336     divider /= rate;
<a name="l00337"></a>00337     <span class="comment">/* A divider value of 0 is not allowed. */</span>
<a name="l00338"></a>00338     <span class="keywordflow">if</span> (divider &lt; 1) {
<a name="l00339"></a>00339         divider = 1;
<a name="l00340"></a>00340     }
<a name="l00341"></a>00341     <span class="comment">/* The divider value maximum is 255. */</span>
<a name="l00342"></a>00342     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (divider &gt; 255) {
<a name="l00343"></a>00343         divider = 255;
<a name="l00344"></a>00344     }
<a name="l00345"></a>00345     <span class="keywordflow">switch</span> (cs) {
<a name="l00346"></a>00346     <span class="keywordflow">case</span> 0:
<a name="l00347"></a>00347         <a class="code" href="arm_8h.html#a8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga3939589eccfd1fba44d3869076d7bf34" title="Chip select register 0 offset.">SPI_CSR0_OFF</a>, (<a class="code" href="arm_8h.html#a50deead5ad7d2cf1f5321bd84543e382">inr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga3939589eccfd1fba44d3869076d7bf34" title="Chip select register 0 offset.">SPI_CSR0_OFF</a>) &amp; ~<a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga5e7060fc31c70cf78a2869fbebd08023" title="Serial clock baud rate mask.">SPI_SCBR</a>) | (divider &lt;&lt; <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga2df02f604ac7924a0007918ab71b2c67" title="Least significant bit of serial clock baud rate.">SPI_SCBR_LSB</a>));
<a name="l00348"></a>00348         <span class="keywordflow">break</span>;
<a name="l00349"></a>00349     <span class="keywordflow">case</span> 1:
<a name="l00350"></a>00350         <a class="code" href="arm_8h.html#a8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga51f931d4e56d8770c6919f9856f0652c" title="Chip select register 1 offset.">SPI_CSR1_OFF</a>, (<a class="code" href="arm_8h.html#a50deead5ad7d2cf1f5321bd84543e382">inr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga51f931d4e56d8770c6919f9856f0652c" title="Chip select register 1 offset.">SPI_CSR1_OFF</a>) &amp; ~<a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga5e7060fc31c70cf78a2869fbebd08023" title="Serial clock baud rate mask.">SPI_SCBR</a>) | (divider &lt;&lt; <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga2df02f604ac7924a0007918ab71b2c67" title="Least significant bit of serial clock baud rate.">SPI_SCBR_LSB</a>));
<a name="l00351"></a>00351         <span class="keywordflow">break</span>;
<a name="l00352"></a>00352     <span class="keywordflow">case</span> 2:
<a name="l00353"></a>00353         <a class="code" href="arm_8h.html#a8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga00b9b79aa71c566f6be303caadb9131a" title="Chip select register 2 offset.">SPI_CSR2_OFF</a>, (<a class="code" href="arm_8h.html#a50deead5ad7d2cf1f5321bd84543e382">inr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga00b9b79aa71c566f6be303caadb9131a" title="Chip select register 2 offset.">SPI_CSR2_OFF</a>) &amp; ~<a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga5e7060fc31c70cf78a2869fbebd08023" title="Serial clock baud rate mask.">SPI_SCBR</a>) | (divider &lt;&lt; <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga2df02f604ac7924a0007918ab71b2c67" title="Least significant bit of serial clock baud rate.">SPI_SCBR_LSB</a>));
<a name="l00354"></a>00354         <span class="keywordflow">break</span>;
<a name="l00355"></a>00355     <span class="keywordflow">case</span> 3:
<a name="l00356"></a>00356         <a class="code" href="arm_8h.html#a8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#gacca57844dd70dce2469000f21e42f40e" title="Chip select register 3 offset.">SPI_CSR3_OFF</a>, (<a class="code" href="arm_8h.html#a50deead5ad7d2cf1f5321bd84543e382">inr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#gacca57844dd70dce2469000f21e42f40e" title="Chip select register 3 offset.">SPI_CSR3_OFF</a>) &amp; ~<a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga5e7060fc31c70cf78a2869fbebd08023" title="Serial clock baud rate mask.">SPI_SCBR</a>) | (divider &lt;&lt; <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga2df02f604ac7924a0007918ab71b2c67" title="Least significant bit of serial clock baud rate.">SPI_SCBR_LSB</a>));
<a name="l00357"></a>00357         <span class="keywordflow">break</span>;
<a name="l00358"></a>00358     <span class="keywordflow">default</span>:
<a name="l00359"></a>00359         rc = -1;
<a name="l00360"></a>00360         <span class="keywordflow">break</span>;
<a name="l00361"></a>00361     }
<a name="l00362"></a>00362     <span class="keywordflow">return</span> 0;
<a name="l00363"></a>00363 }
<a name="l00364"></a>00364 
<a name="l00365"></a><a class="code" href="spi_8c.html#ac408fd920011fffbfd3b572e0a6c5778">00365</a> <a class="code" href="stdint_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="dev_2at91__spi_8h.html#ac408fd920011fffbfd3b572e0a6c5778">At91SpiGetModeFlags</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> base, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> cs)
<a name="l00366"></a>00366 {
<a name="l00367"></a>00367     <a class="code" href="stdint_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> rc = <a class="code" href="dev_2at91__spi_8h.html#a47827237818e57075a2010866cff8952">SPIMF_MFDETECT</a>;
<a name="l00368"></a>00368     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> mv = <a class="code" href="arm_8h.html#a50deead5ad7d2cf1f5321bd84543e382">inr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga667b39890bb5d185060da8604cb95048" title="Mode register offset.">SPI_MR_OFF</a>);
<a name="l00369"></a>00369 
<a name="l00370"></a>00370     <span class="keywordflow">if</span> (mv &amp; <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga1039e667b18eb11df8ab4e168546200b" title="Master mode.">SPI_MSTR</a>) {
<a name="l00371"></a>00371         rc |= <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga1039e667b18eb11df8ab4e168546200b" title="Master mode.">SPI_MSTR</a>;
<a name="l00372"></a>00372     }
<a name="l00373"></a>00373     <span class="keywordflow">if</span> (mv &amp; <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga75853bf4d9ff27cb8c01ca3f9f16bf17" title="Chip select decode.">SPI_PCSDEC</a>) {
<a name="l00374"></a>00374         rc |= <a class="code" href="dev_2at91__spi_8h.html#ad25f04a08683a5ba65147816d0b879aa">SPIMF_MASTER</a>;
<a name="l00375"></a>00375     }
<a name="l00376"></a>00376     <span class="keywordflow">if</span> (mv &amp; <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga35767f5bfa3d7dc1965df71ea657fe23" title="Mode fault detection.">SPI_MODFDIS</a>) {
<a name="l00377"></a>00377         rc &amp;= ~<a class="code" href="dev_2at91__spi_8h.html#a47827237818e57075a2010866cff8952">SPIMF_MFDETECT</a>;
<a name="l00378"></a>00378     }
<a name="l00379"></a>00379     <span class="keywordflow">if</span> (mv &amp; <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga46402bb34b70efa1ab4010d6da3e0187" title="Local loopback enable.">SPI_LLB</a>) {
<a name="l00380"></a>00380         rc |= <a class="code" href="dev_2at91__spi_8h.html#a10befe06181804857cc80f714d2c4ee8">SPIMF_LOOPBACK</a>;
<a name="l00381"></a>00381     }
<a name="l00382"></a>00382 
<a name="l00383"></a>00383     mv = <a class="code" href="arm_8h.html#a50deead5ad7d2cf1f5321bd84543e382">inr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga3939589eccfd1fba44d3869076d7bf34" title="Chip select register 0 offset.">SPI_CSR0_OFF</a> + cs * 4);
<a name="l00384"></a>00384     <span class="keywordflow">if</span> (mv &amp; <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#gad8e335b1f808bd7408d2aef2377adcb1" title="Clock polarity.">SPI_CPOL</a>) {
<a name="l00385"></a>00385         <span class="keywordflow">if</span> (mv &amp; <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga50366ed780ac3d87102f76e6cf00e1c9" title="Clock phase.">SPI_NCPHA</a>) {
<a name="l00386"></a>00386             rc |= <a class="code" href="dev_2at91__spi_8h.html#a8b3a89232abaa01245bc1ae1a276dba5">SPIMF_SCKIAHI</a>;
<a name="l00387"></a>00387         } <span class="keywordflow">else</span> {
<a name="l00388"></a>00388             rc |= <a class="code" href="dev_2at91__spi_8h.html#a8b3a89232abaa01245bc1ae1a276dba5">SPIMF_SCKIAHI</a> | <a class="code" href="dev_2at91__spi_8h.html#a30c2fb385c075b5caeabcbc7f6ed0c03">SPIMF_CAPRISE</a>;
<a name="l00389"></a>00389         }
<a name="l00390"></a>00390     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (mv &amp; <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga50366ed780ac3d87102f76e6cf00e1c9" title="Clock phase.">SPI_NCPHA</a>) {
<a name="l00391"></a>00391         rc |= <a class="code" href="dev_2at91__spi_8h.html#a30c2fb385c075b5caeabcbc7f6ed0c03">SPIMF_CAPRISE</a>;
<a name="l00392"></a>00392     }
<a name="l00393"></a>00393     <span class="keywordflow">return</span> rc;
<a name="l00394"></a>00394 }
<a name="l00395"></a>00395 
<a name="l00410"></a><a class="code" href="spi_8c.html#ad9fd0c864725b61ca739d50edc40d4fb">00410</a> <span class="keywordtype">int</span> <a class="code" href="dev_2at91__spi_8h.html#ad9fd0c864725b61ca739d50edc40d4fb" title="Configure the SPI operation mode.">At91SpiSetModeFlags</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> base, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> cs, <a class="code" href="stdint_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> mode)
<a name="l00411"></a>00411 {
<a name="l00412"></a>00412     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> mv;
<a name="l00413"></a>00413 
<a name="l00414"></a>00414     mv = <a class="code" href="arm_8h.html#a50deead5ad7d2cf1f5321bd84543e382">inr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga667b39890bb5d185060da8604cb95048" title="Mode register offset.">SPI_MR_OFF</a>) &amp; ~(<a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga1039e667b18eb11df8ab4e168546200b" title="Master mode.">SPI_MSTR</a> | <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga75853bf4d9ff27cb8c01ca3f9f16bf17" title="Chip select decode.">SPI_PCSDEC</a> | <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga35767f5bfa3d7dc1965df71ea657fe23" title="Mode fault detection.">SPI_MODFDIS</a> | <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga46402bb34b70efa1ab4010d6da3e0187" title="Local loopback enable.">SPI_LLB</a>);
<a name="l00415"></a>00415     <span class="keywordflow">if</span> (mode &amp; <a class="code" href="dev_2at91__spi_8h.html#ad25f04a08683a5ba65147816d0b879aa">SPIMF_MASTER</a>) {
<a name="l00416"></a>00416         mv |= <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga1039e667b18eb11df8ab4e168546200b" title="Master mode.">SPI_MSTR</a>;
<a name="l00417"></a>00417     }
<a name="l00418"></a>00418     <span class="keywordflow">if</span> (mode &amp; <a class="code" href="dev_2at91__spi_8h.html#a3a1c1e90359bf4e30faee97b49df70bc">SPIMF_PCSDEC</a>) {
<a name="l00419"></a>00419         mv |= <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga75853bf4d9ff27cb8c01ca3f9f16bf17" title="Chip select decode.">SPI_PCSDEC</a>;
<a name="l00420"></a>00420     }
<a name="l00421"></a>00421     <span class="keywordflow">if</span> (mode &amp; <a class="code" href="dev_2at91__spi_8h.html#a47827237818e57075a2010866cff8952">SPIMF_MFDETECT</a>) {
<a name="l00422"></a>00422         mv &amp;= ~<a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga35767f5bfa3d7dc1965df71ea657fe23" title="Mode fault detection.">SPI_MODFDIS</a>;
<a name="l00423"></a>00423     }
<a name="l00424"></a>00424     <span class="keywordflow">if</span> (mode &amp; <a class="code" href="dev_2at91__spi_8h.html#a10befe06181804857cc80f714d2c4ee8">SPIMF_LOOPBACK</a>) {
<a name="l00425"></a>00425         mv |= <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga46402bb34b70efa1ab4010d6da3e0187" title="Local loopback enable.">SPI_LLB</a>;
<a name="l00426"></a>00426     }
<a name="l00427"></a>00427     <a class="code" href="arm_8h.html#a8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga667b39890bb5d185060da8604cb95048" title="Mode register offset.">SPI_MR_OFF</a>, mv);
<a name="l00428"></a>00428 
<a name="l00429"></a>00429     mv = <a class="code" href="arm_8h.html#a50deead5ad7d2cf1f5321bd84543e382">inr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga3939589eccfd1fba44d3869076d7bf34" title="Chip select register 0 offset.">SPI_CSR0_OFF</a> + cs * 4) &amp; ~(<a class="code" href="group__xg_nut_arch_arm_at91_spi.html#gad8e335b1f808bd7408d2aef2377adcb1" title="Clock polarity.">SPI_CPOL</a> | <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga50366ed780ac3d87102f76e6cf00e1c9" title="Clock phase.">SPI_NCPHA</a> | <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#gadc9068ac64ffdd59b8af37472e387709" title="Chip select active after transfer.">SPI_CSAAT</a>);
<a name="l00430"></a>00430     <span class="keywordflow">if</span> (mode &amp; <a class="code" href="dev_2at91__spi_8h.html#a8b3a89232abaa01245bc1ae1a276dba5">SPIMF_SCKIAHI</a>) {
<a name="l00431"></a>00431         <span class="keywordflow">if</span> (mode &amp; <a class="code" href="dev_2at91__spi_8h.html#a30c2fb385c075b5caeabcbc7f6ed0c03">SPIMF_CAPRISE</a>) {
<a name="l00432"></a>00432             mv |= <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#gad8e335b1f808bd7408d2aef2377adcb1" title="Clock polarity.">SPI_CPOL</a>;
<a name="l00433"></a>00433         } <span class="keywordflow">else</span> {
<a name="l00434"></a>00434             mv |= <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#gad8e335b1f808bd7408d2aef2377adcb1" title="Clock polarity.">SPI_CPOL</a> | <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga50366ed780ac3d87102f76e6cf00e1c9" title="Clock phase.">SPI_NCPHA</a>;
<a name="l00435"></a>00435         }
<a name="l00436"></a>00436     } <span class="keywordflow">else</span> {
<a name="l00437"></a>00437         <span class="keywordflow">if</span> (mode &amp; <a class="code" href="dev_2at91__spi_8h.html#a30c2fb385c075b5caeabcbc7f6ed0c03">SPIMF_CAPRISE</a>) {
<a name="l00438"></a>00438             mv |= <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga50366ed780ac3d87102f76e6cf00e1c9" title="Clock phase.">SPI_NCPHA</a>;
<a name="l00439"></a>00439         }
<a name="l00440"></a>00440     }
<a name="l00441"></a>00441     <span class="keywordflow">if</span> (mode &amp; <a class="code" href="dev_2at91__spi_8h.html#a10fa0c24eefaaafbada54a58dcb68cb5">SPIMF_KEEPCS</a>) {
<a name="l00442"></a>00442         mv |= <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#gadc9068ac64ffdd59b8af37472e387709" title="Chip select active after transfer.">SPI_CSAAT</a>;
<a name="l00443"></a>00443     }
<a name="l00444"></a>00444     <a class="code" href="arm_8h.html#a8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga3939589eccfd1fba44d3869076d7bf34" title="Chip select register 0 offset.">SPI_CSR0_OFF</a> + cs * 4, mv);
<a name="l00445"></a>00445 
<a name="l00446"></a>00446     <span class="keywordflow">if</span> (<a class="code" href="dev_2at91__spi_8h.html#ac408fd920011fffbfd3b572e0a6c5778">At91SpiGetModeFlags</a>(base, cs) != mode) {
<a name="l00447"></a>00447         <span class="keywordflow">return</span> -1;
<a name="l00448"></a>00448     }
<a name="l00449"></a>00449     <span class="keywordflow">return</span> 0;
<a name="l00450"></a>00450 }
<a name="l00451"></a>00451 
<a name="l00452"></a><a class="code" href="spi_8c.html#a1962cc444acfd933656105b9175f156f">00452</a> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="dev_2at91__spi_8h.html#a1962cc444acfd933656105b9175f156f">At91SpiGetBits</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> base, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> cs)
<a name="l00453"></a>00453 {
<a name="l00454"></a>00454     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> rc;
<a name="l00455"></a>00455 
<a name="l00456"></a>00456     <span class="keywordflow">switch</span> (<a class="code" href="arm_8h.html#a50deead5ad7d2cf1f5321bd84543e382">inr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga3939589eccfd1fba44d3869076d7bf34" title="Chip select register 0 offset.">SPI_CSR0_OFF</a> + cs * 4) &amp; <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga9177b1588e7d55b8831690096aba5644" title="Bits per transfer mask.">SPI_BITS</a>) {
<a name="l00457"></a>00457     <span class="keywordflow">case</span> <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga02fa36f378be4cb9b6a3f1b776ab34b6" title="9 bits per transfer.">SPI_BITS_9</a>:
<a name="l00458"></a>00458         rc = 9;
<a name="l00459"></a>00459         <span class="keywordflow">break</span>;
<a name="l00460"></a>00460     <span class="keywordflow">case</span> <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga21c324ffdb1787455527a53776b9e513" title="10 bits per transfer.">SPI_BITS_10</a>:
<a name="l00461"></a>00461         rc = 10;
<a name="l00462"></a>00462         <span class="keywordflow">break</span>;
<a name="l00463"></a>00463     <span class="keywordflow">case</span> <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga3a8f114a450f53d5cc8e29a199c6d3cc" title="11 bits per transfer.">SPI_BITS_11</a>:
<a name="l00464"></a>00464         rc = 11;
<a name="l00465"></a>00465         <span class="keywordflow">break</span>;
<a name="l00466"></a>00466     <span class="keywordflow">case</span> <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga0166386a770171ae5c9fd3eb1cc1b817" title="12 bits per transfer.">SPI_BITS_12</a>:
<a name="l00467"></a>00467         rc = 12;
<a name="l00468"></a>00468         <span class="keywordflow">break</span>;
<a name="l00469"></a>00469     <span class="keywordflow">case</span> <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#gaed3cbe853bbaf0a8293e79f036da2ecc" title="13 bits per transfer.">SPI_BITS_13</a>:
<a name="l00470"></a>00470         rc = 13;
<a name="l00471"></a>00471         <span class="keywordflow">break</span>;
<a name="l00472"></a>00472     <span class="keywordflow">case</span> <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga393e89b3ea398be5afd440a23affae0f" title="14 bits per transfer.">SPI_BITS_14</a>:
<a name="l00473"></a>00473         rc = 14;
<a name="l00474"></a>00474         <span class="keywordflow">break</span>;
<a name="l00475"></a>00475     <span class="keywordflow">case</span> <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#gafea545866c7be45da9951b532143474b" title="15 bits per transfer.">SPI_BITS_15</a>:
<a name="l00476"></a>00476         rc = 15;
<a name="l00477"></a>00477         <span class="keywordflow">break</span>;
<a name="l00478"></a>00478     <span class="keywordflow">case</span> <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#gae4613682b4adc697ed9b5cdce299674b" title="16 bits per transfer.">SPI_BITS_16</a>:
<a name="l00479"></a>00479         rc = 16;
<a name="l00480"></a>00480         <span class="keywordflow">break</span>;
<a name="l00481"></a>00481     <span class="keywordflow">default</span>:
<a name="l00482"></a>00482         rc = 8;
<a name="l00483"></a>00483         <span class="keywordflow">break</span>;
<a name="l00484"></a>00484     }
<a name="l00485"></a>00485     <span class="keywordflow">return</span> rc;
<a name="l00486"></a>00486 }
<a name="l00487"></a>00487 
<a name="l00488"></a><a class="code" href="spi_8c.html#a0cd8426162df24ecea18080b3fa52f16">00488</a> <span class="keywordtype">int</span> <a class="code" href="dev_2at91__spi_8h.html#a0cd8426162df24ecea18080b3fa52f16">At91SpiSetBits</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> base, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> cs, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> bits)
<a name="l00489"></a>00489 {
<a name="l00490"></a>00490     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> mv;
<a name="l00491"></a>00491 
<a name="l00492"></a>00492     mv = <a class="code" href="arm_8h.html#a50deead5ad7d2cf1f5321bd84543e382">inr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga3939589eccfd1fba44d3869076d7bf34" title="Chip select register 0 offset.">SPI_CSR0_OFF</a> + cs * 4) &amp; ~<a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga9177b1588e7d55b8831690096aba5644" title="Bits per transfer mask.">SPI_BITS</a>;
<a name="l00493"></a>00493     <span class="keywordflow">switch</span> (bits) {
<a name="l00494"></a>00494     <span class="keywordflow">case</span> 9:
<a name="l00495"></a>00495         mv |= <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga02fa36f378be4cb9b6a3f1b776ab34b6" title="9 bits per transfer.">SPI_BITS_9</a>;
<a name="l00496"></a>00496         <span class="keywordflow">break</span>;
<a name="l00497"></a>00497     <span class="keywordflow">case</span> 10:
<a name="l00498"></a>00498         mv |= <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga21c324ffdb1787455527a53776b9e513" title="10 bits per transfer.">SPI_BITS_10</a>;
<a name="l00499"></a>00499         <span class="keywordflow">break</span>;
<a name="l00500"></a>00500     <span class="keywordflow">case</span> 11:
<a name="l00501"></a>00501         mv |= <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga3a8f114a450f53d5cc8e29a199c6d3cc" title="11 bits per transfer.">SPI_BITS_11</a>;
<a name="l00502"></a>00502         <span class="keywordflow">break</span>;
<a name="l00503"></a>00503     <span class="keywordflow">case</span> 12:
<a name="l00504"></a>00504         mv |= <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga0166386a770171ae5c9fd3eb1cc1b817" title="12 bits per transfer.">SPI_BITS_12</a>;
<a name="l00505"></a>00505         <span class="keywordflow">break</span>;
<a name="l00506"></a>00506     <span class="keywordflow">case</span> 13:
<a name="l00507"></a>00507         mv |= <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#gaed3cbe853bbaf0a8293e79f036da2ecc" title="13 bits per transfer.">SPI_BITS_13</a>;
<a name="l00508"></a>00508         <span class="keywordflow">break</span>;
<a name="l00509"></a>00509     <span class="keywordflow">case</span> 14:
<a name="l00510"></a>00510         mv |= <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga393e89b3ea398be5afd440a23affae0f" title="14 bits per transfer.">SPI_BITS_14</a>;
<a name="l00511"></a>00511         <span class="keywordflow">break</span>;
<a name="l00512"></a>00512     <span class="keywordflow">case</span> 15:
<a name="l00513"></a>00513         mv |= <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#gafea545866c7be45da9951b532143474b" title="15 bits per transfer.">SPI_BITS_15</a>;
<a name="l00514"></a>00514         <span class="keywordflow">break</span>;
<a name="l00515"></a>00515     <span class="keywordflow">case</span> 16:
<a name="l00516"></a>00516         mv |= <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#gae4613682b4adc697ed9b5cdce299674b" title="16 bits per transfer.">SPI_BITS_16</a>;
<a name="l00517"></a>00517         <span class="keywordflow">break</span>;
<a name="l00518"></a>00518     <span class="keywordflow">default</span>:
<a name="l00519"></a>00519         mv |= <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga39e773184c3563e6c3d739129766c1f8" title="8 bits per transfer.">SPI_BITS_8</a>;
<a name="l00520"></a>00520         <span class="keywordflow">break</span>;
<a name="l00521"></a>00521     }
<a name="l00522"></a>00522     <a class="code" href="arm_8h.html#a8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga3939589eccfd1fba44d3869076d7bf34" title="Chip select register 0 offset.">SPI_CSR0_OFF</a> + cs * 4, mv);
<a name="l00523"></a>00523 
<a name="l00524"></a>00524     <span class="keywordflow">if</span> (<a class="code" href="dev_2at91__spi_8h.html#a1962cc444acfd933656105b9175f156f">At91SpiGetBits</a>(base, cs) != bits) {
<a name="l00525"></a>00525         <span class="keywordflow">return</span> -1;
<a name="l00526"></a>00526     }
<a name="l00527"></a>00527     <span class="keywordflow">return</span> 0;
<a name="l00528"></a>00528 }
<a name="l00529"></a>00529 
<a name="l00530"></a><a class="code" href="spi_8c.html#a466c116eee2a295bf69bb423b70f7005">00530</a> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="dev_2at91__spi_8h.html#a466c116eee2a295bf69bb423b70f7005">At91SpiGetSckDelay</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> base, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> cs)
<a name="l00531"></a>00531 {
<a name="l00532"></a>00532     <span class="keywordflow">return</span> (<a class="code" href="arm_8h.html#a50deead5ad7d2cf1f5321bd84543e382">inr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga3939589eccfd1fba44d3869076d7bf34" title="Chip select register 0 offset.">SPI_CSR0_OFF</a> + cs * 4) &gt;&gt; <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga3649e40f6cf0e94e8d449caf04d6c7d8" title="Least significant bit of delay before SPCK.">SPI_DLYBS_LSB</a>) &amp; 0xFF;
<a name="l00533"></a>00533 }
<a name="l00534"></a>00534 
<a name="l00535"></a><a class="code" href="spi_8c.html#acc0e4ce3e9328b6ef02e48b0bbe52987">00535</a> <span class="keywordtype">int</span> <a class="code" href="dev_2at91__spi_8h.html#acc0e4ce3e9328b6ef02e48b0bbe52987">At91SpiSetSckDelay</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> base, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> cs, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> dly)
<a name="l00536"></a>00536 {
<a name="l00537"></a>00537     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> csr = base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga3939589eccfd1fba44d3869076d7bf34" title="Chip select register 0 offset.">SPI_CSR0_OFF</a> + cs * 4;
<a name="l00538"></a>00538 
<a name="l00539"></a>00539     <a class="code" href="arm_8h.html#a8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(csr, (<a class="code" href="arm_8h.html#a50deead5ad7d2cf1f5321bd84543e382">inr</a>(csr) &amp; ~<a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga30e93a3290cf04fae37d2539d2fb119a" title="Delay before SPCK mask.">SPI_DLYBS</a>) | ((dly &lt;&lt; <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga3649e40f6cf0e94e8d449caf04d6c7d8" title="Least significant bit of delay before SPCK.">SPI_DLYBS_LSB</a>) &amp; <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga30e93a3290cf04fae37d2539d2fb119a" title="Delay before SPCK mask.">SPI_DLYBS</a>));
<a name="l00540"></a>00540 
<a name="l00541"></a>00541     <span class="keywordflow">if</span> (<a class="code" href="dev_2at91__spi_8h.html#a466c116eee2a295bf69bb423b70f7005">At91SpiGetSckDelay</a>(base, cs) != dly) {
<a name="l00542"></a>00542         <span class="keywordflow">return</span> -1;
<a name="l00543"></a>00543     }
<a name="l00544"></a>00544     <span class="keywordflow">return</span> 0;
<a name="l00545"></a>00545 }
<a name="l00546"></a>00546 
<a name="l00547"></a><a class="code" href="spi_8c.html#a49f8839cf03b42c644cb3b39cb071963">00547</a> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="dev_2at91__spi_8h.html#a49f8839cf03b42c644cb3b39cb071963">At91SpiGetTxDelay</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> base, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> cs)
<a name="l00548"></a>00548 {
<a name="l00549"></a>00549     <span class="keywordflow">return</span> (<a class="code" href="arm_8h.html#a50deead5ad7d2cf1f5321bd84543e382">inr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga3939589eccfd1fba44d3869076d7bf34" title="Chip select register 0 offset.">SPI_CSR0_OFF</a> + cs * 4) &gt;&gt; <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#gaa3224c7c92461b3274f9e26248efab06" title="Least significant bit of delay between consecutive transfers.">SPI_DLYBCT_LSB</a>) &amp; 0xFF;
<a name="l00550"></a>00550 }
<a name="l00551"></a>00551 
<a name="l00552"></a><a class="code" href="spi_8c.html#a841f98ce53851a9ef2151a826b745eee">00552</a> <span class="keywordtype">int</span> <a class="code" href="dev_2at91__spi_8h.html#a841f98ce53851a9ef2151a826b745eee">At91SpiSetTxDelay</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> base, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> cs, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> dly)
<a name="l00553"></a>00553 {
<a name="l00554"></a>00554     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> csr = base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga3939589eccfd1fba44d3869076d7bf34" title="Chip select register 0 offset.">SPI_CSR0_OFF</a> + cs * 4;
<a name="l00555"></a>00555 
<a name="l00556"></a>00556     <a class="code" href="arm_8h.html#a8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(csr, (<a class="code" href="arm_8h.html#a50deead5ad7d2cf1f5321bd84543e382">inr</a>(csr) &amp; ~<a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga6072cb9d3ae9bb3f024e257532ae6ec0" title="Delay between consecutive transfers mask.">SPI_DLYBCT</a>) | ((dly &lt;&lt; <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#gaa3224c7c92461b3274f9e26248efab06" title="Least significant bit of delay between consecutive transfers.">SPI_DLYBCT_LSB</a>) &amp; <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga6072cb9d3ae9bb3f024e257532ae6ec0" title="Delay between consecutive transfers mask.">SPI_DLYBCT</a>));
<a name="l00557"></a>00557 
<a name="l00558"></a>00558     <span class="keywordflow">if</span> (<a class="code" href="dev_2at91__spi_8h.html#a49f8839cf03b42c644cb3b39cb071963">At91SpiGetTxDelay</a>(base, cs) != dly) {
<a name="l00559"></a>00559         <span class="keywordflow">return</span> -1;
<a name="l00560"></a>00560     }
<a name="l00561"></a>00561     <span class="keywordflow">return</span> 0;
<a name="l00562"></a>00562 }
<a name="l00563"></a>00563 
<a name="l00564"></a><a class="code" href="spi_8c.html#a0b7ab402132476bfc479c9a22c3bc1b9">00564</a> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="dev_2at91__spi_8h.html#a0b7ab402132476bfc479c9a22c3bc1b9">At91SpiGetCsDelay</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> base)
<a name="l00565"></a>00565 {
<a name="l00566"></a>00566     <span class="keywordflow">return</span> (<a class="code" href="arm_8h.html#a50deead5ad7d2cf1f5321bd84543e382">inr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga667b39890bb5d185060da8604cb95048" title="Mode register offset.">SPI_MR_OFF</a>) &gt;&gt; <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#gac7b5bc689a224102bf658ae8b4da91b6" title="Least significant bit of delay between chip selects.">SPI_DLYBCS_LSB</a>) &amp; 0xFF;
<a name="l00567"></a>00567 }
<a name="l00568"></a>00568 
<a name="l00569"></a><a class="code" href="spi_8c.html#a7e0784f380ac8490b76a137475e549a5">00569</a> <span class="keywordtype">int</span> <a class="code" href="dev_2at91__spi_8h.html#a7e0784f380ac8490b76a137475e549a5">At91SpiSetCsDelay</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> base, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> dly)
<a name="l00570"></a>00570 {
<a name="l00571"></a>00571     <a class="code" href="arm_8h.html#a8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga667b39890bb5d185060da8604cb95048" title="Mode register offset.">SPI_MR_OFF</a>, (<a class="code" href="arm_8h.html#a50deead5ad7d2cf1f5321bd84543e382">inr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga667b39890bb5d185060da8604cb95048" title="Mode register offset.">SPI_MR_OFF</a>) &amp; ~<a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga16181ca614d283b6ae6272d7ed5056b8" title="Mask for delay between chip selects.">SPI_DLYBCS</a>) | ((dly &lt;&lt; <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#gac7b5bc689a224102bf658ae8b4da91b6" title="Least significant bit of delay between chip selects.">SPI_DLYBCS_LSB</a>) &amp; <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga16181ca614d283b6ae6272d7ed5056b8" title="Mask for delay between chip selects.">SPI_DLYBCS</a>));
<a name="l00572"></a>00572 
<a name="l00573"></a>00573     <span class="keywordflow">if</span> (<a class="code" href="dev_2at91__spi_8h.html#a0b7ab402132476bfc479c9a22c3bc1b9">At91SpiGetCsDelay</a>(base) != dly) {
<a name="l00574"></a>00574         <span class="keywordflow">return</span> -1;
<a name="l00575"></a>00575     }
<a name="l00576"></a>00576     <span class="keywordflow">return</span> 0;
<a name="l00577"></a>00577 }
<a name="l00578"></a>00578 
<a name="l00591"></a><a class="code" href="spi_8c.html#ac9ceb06366390229ddd232cb07e0087d">00591</a> <span class="keywordtype">int</span> <a class="code" href="dev_2at91__spi_8h.html#ac9ceb06366390229ddd232cb07e0087d" title="Transfer two SPI buffers.">At91SpiTransfer2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> base, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> cs, <a class="code" href="arm_8h.html#a0c33b494a68ce28497e7ce8e5e95feff">CONST</a> <span class="keywordtype">void</span> *txbuf, <span class="keywordtype">void</span> *rxbuf, <span class="keywordtype">int</span> xlen, <a class="code" href="arm_8h.html#a0c33b494a68ce28497e7ce8e5e95feff">CONST</a> <span class="keywordtype">void</span> *txnbuf, <span class="keywordtype">void</span> *rxnbuf,
<a name="l00592"></a>00592                      <span class="keywordtype">int</span> xnlen)
<a name="l00593"></a>00593 {
<a name="l00594"></a>00594     <span class="keywordtype">int</span> rc = -1;
<a name="l00595"></a>00595     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> flags;
<a name="l00596"></a>00596     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> sr;
<a name="l00597"></a>00597 
<a name="l00598"></a>00598     <a class="code" href="arm_8h.html#a8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(base + <a class="code" href="at91sam7s_8h.html#adf0969a953a3bccb702614a583258cc6" title="PDC transfer control register offset.">PERIPH_PTCR_OFF</a>, <a class="code" href="at91sam7s_8h.html#a5cc11151483115a4839a482ce9558560" title="Transmitter transfer disable.">PDC_TXTDIS</a> | <a class="code" href="at91sam7s_8h.html#a3dcf124d2fcec6d22229cc448e77327d" title="Receiver transfer disable.">PDC_RXTDIS</a>);
<a name="l00599"></a>00599 
<a name="l00600"></a>00600     flags = <a class="code" href="arm_8h.html#a50deead5ad7d2cf1f5321bd84543e382">inr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga667b39890bb5d185060da8604cb95048" title="Mode register offset.">SPI_MR_OFF</a>) &amp; ~<a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga0d67221fb35e3c26beee74edca53d8eb" title="Peripheral chip select mask.">SPI_PCS</a>;
<a name="l00601"></a>00601     <span class="keywordflow">switch</span> (cs) {
<a name="l00602"></a>00602     <span class="keywordflow">case</span> 0:
<a name="l00603"></a>00603         flags |= <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga8ca24fe6b638ea1302ab6e3f6d3b3b14" title="Peripheral chip select 0.">SPI_PCS_0</a>;
<a name="l00604"></a>00604         <span class="keywordflow">break</span>;
<a name="l00605"></a>00605     <span class="keywordflow">case</span> 1:
<a name="l00606"></a>00606         flags |= <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#gaa44582de9b940b83f6981e4c69dd1c76" title="Peripheral chip select 1.">SPI_PCS_1</a>;
<a name="l00607"></a>00607         <span class="keywordflow">break</span>;
<a name="l00608"></a>00608     <span class="keywordflow">case</span> 2:
<a name="l00609"></a>00609         flags |= <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga192ff06469ad7ae6c72c3d8a9117c357" title="Peripheral chip select 2.">SPI_PCS_2</a>;
<a name="l00610"></a>00610         <span class="keywordflow">break</span>;
<a name="l00611"></a>00611     <span class="keywordflow">case</span> 3:
<a name="l00612"></a>00612         flags |= <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga4db907ee87d4a328c84185728f59e3a1" title="Peripheral chip select 3.">SPI_PCS_3</a>;
<a name="l00613"></a>00613         <span class="keywordflow">break</span>;
<a name="l00614"></a>00614     }
<a name="l00615"></a>00615     <a class="code" href="arm_8h.html#a8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga667b39890bb5d185060da8604cb95048" title="Mode register offset.">SPI_MR_OFF</a>, flags);
<a name="l00616"></a>00616 
<a name="l00617"></a>00617     <span class="comment">/* Set first transmit pointer and counter. */</span>
<a name="l00618"></a>00618     <a class="code" href="arm_8h.html#a8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(base + <a class="code" href="at91sam7s_8h.html#a53d79bc36b0947d23aa03d10861331b3" title="Transmit pointer register offset.">PERIPH_TPR_OFF</a>, (<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>) txbuf);
<a name="l00619"></a>00619     <a class="code" href="arm_8h.html#a8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(base + <a class="code" href="at91sam7s_8h.html#acc7c2fbb7d13ebb4d8b49bea09fd50cc" title="Transmit counter register offset.">PERIPH_TCR_OFF</a>, (<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>) xlen);
<a name="l00620"></a>00620     <span class="comment">/* Set first receive pointer and counter. */</span>
<a name="l00621"></a>00621     <a class="code" href="arm_8h.html#a8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(base + <a class="code" href="at91sam7s_8h.html#a9e5ebcb4e1ad2a31a6c013f04bf717e7" title="Receive pointer register offset.">PERIPH_RPR_OFF</a>, (<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>) rxbuf);
<a name="l00622"></a>00622     <a class="code" href="arm_8h.html#a8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(base + <a class="code" href="at91sam7s_8h.html#ad417b7a5db47291c51c61cd4794a8fd1" title="Receive counter register offset.">PERIPH_RCR_OFF</a>, (<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>) xlen);
<a name="l00623"></a>00623 
<a name="l00624"></a>00624     <span class="comment">/* Set second transmit pointer and counter. */</span>
<a name="l00625"></a>00625     <a class="code" href="arm_8h.html#a8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(base + <a class="code" href="at91sam7s_8h.html#a33c726860491bfa52d657db28820ac22" title="Transmit next pointer register offset.">PERIPH_TNPR_OFF</a>, (<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>) txnbuf);
<a name="l00626"></a>00626     <a class="code" href="arm_8h.html#a8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(base + <a class="code" href="at91sam7s_8h.html#a72382109184b7934b62da1522d5e3d4f" title="Transmit next counter register offset.">PERIPH_TNCR_OFF</a>, (<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>) xnlen);
<a name="l00627"></a>00627 
<a name="l00628"></a>00628     <span class="comment">/* Set second receive pointer and counter. */</span>
<a name="l00629"></a>00629     <a class="code" href="arm_8h.html#a8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(base + <a class="code" href="at91sam7s_8h.html#a18abbb766ae7630d80ef58533489acf9" title="Receive next pointer register offset.">PERIPH_RNPR_OFF</a>, (<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>) rxnbuf);
<a name="l00630"></a>00630     <a class="code" href="arm_8h.html#a8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(base + <a class="code" href="at91sam7s_8h.html#aea3a16fef442546c9de0ed7d936ca306" title="Receive next counter register offset.">PERIPH_RNCR_OFF</a>, (<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>) xnlen);
<a name="l00631"></a>00631 
<a name="l00632"></a>00632     <a class="code" href="arm_8h.html#a8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga25f7af3fca93bafc93bf0eb2890f9ce6" title="Interrupt disable register offset.">SPI_IDR_OFF</a>, (<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>) -1);
<a name="l00633"></a>00633     <a class="code" href="arm_8h.html#a8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga63536d3845e1e0d63e502751009f66dd" title="Interrupt enable register offset.">SPI_IER_OFF</a>, <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga2af3ecadd677c8d5bcfec00c1c41cabf" title="RX buffer full.">SPI_RXBUFF</a>);
<a name="l00634"></a>00634     <a class="code" href="arm_8h.html#a8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(base + <a class="code" href="at91sam7s_8h.html#adf0969a953a3bccb702614a583258cc6" title="PDC transfer control register offset.">PERIPH_PTCR_OFF</a>, <a class="code" href="at91sam7s_8h.html#ae6665ed39ca65884beef3b32788f8ce8" title="Transmitter transfer enable.">PDC_TXTEN</a> | <a class="code" href="at91sam7s_8h.html#a12b12457da932ae50e4d458ee84d74f8" title="Receiver transfer enable.">PDC_RXTEN</a>);
<a name="l00635"></a>00635 
<a name="l00636"></a>00636     <span class="keywordflow">while</span> (((sr = <a class="code" href="arm_8h.html#a50deead5ad7d2cf1f5321bd84543e382">inr</a>(base + <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga3ffb187244e364d1b466b76406b0203f" title="Status register offset.">SPI_SR_OFF</a>)) &amp; <a class="code" href="group__xg_nut_arch_arm_at91_spi.html#ga2af3ecadd677c8d5bcfec00c1c41cabf" title="RX buffer full.">SPI_RXBUFF</a>) == 0) {
<a name="l00637"></a>00637         <span class="keywordflow">if</span> (base == <a class="code" href="at91sam7s_8h.html#adeaa49ab944c7dcae2a868b0450232c8" title="SPI0 base address.">SPI0_BASE</a>) {
<a name="l00638"></a>00638             <span class="keywordflow">if</span> ((rc = <a class="code" href="group__xg_event.html#ga79af18e0842286182af7c5b647526ce5" title="Wait for an event in a specified queue.">NutEventWait</a>(&amp;spi0_que, 500)) != 0) {
<a name="l00639"></a>00639                 <span class="keywordflow">break</span>;
<a name="l00640"></a>00640             }
<a name="l00641"></a>00641         }
<a name="l00642"></a>00642 <span class="preprocessor">#if defined(SPI1_BASE)</span>
<a name="l00643"></a>00643 <span class="preprocessor"></span>        <span class="keywordflow">else</span> <span class="keywordflow">if</span> (base == <a class="code" href="at91sam7x_8h.html#a50cd8b47929f18b05efbd0f41253bf8d" title="SPI0 base address.">SPI1_BASE</a>) {
<a name="l00644"></a>00644             <span class="keywordflow">if</span> ((rc = <a class="code" href="group__xg_event.html#ga79af18e0842286182af7c5b647526ce5" title="Wait for an event in a specified queue.">NutEventWait</a>(&amp;spi1_que, 500)) != 0) {
<a name="l00645"></a>00645                 <span class="keywordflow">break</span>;
<a name="l00646"></a>00646             }
<a name="l00647"></a>00647         }
<a name="l00648"></a>00648 <span class="preprocessor">#endif</span>
<a name="l00649"></a>00649 <span class="preprocessor"></span>    }
<a name="l00650"></a>00650     <a class="code" href="arm_8h.html#a8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(base + <a class="code" href="at91sam7s_8h.html#adf0969a953a3bccb702614a583258cc6" title="PDC transfer control register offset.">PERIPH_PTCR_OFF</a>, <a class="code" href="at91sam7s_8h.html#a5cc11151483115a4839a482ce9558560" title="Transmitter transfer disable.">PDC_TXTDIS</a> | <a class="code" href="at91sam7s_8h.html#a3dcf124d2fcec6d22229cc448e77327d" title="Receiver transfer disable.">PDC_RXTDIS</a>);
<a name="l00651"></a>00651 
<a name="l00652"></a>00652     <span class="keywordflow">return</span> rc;
<a name="l00653"></a>00653 }
</pre></div></div>
</div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="spi_8c.html">spi.c</a>      </li>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr>
<address>
  <small>
    &copy;&nbsp;2000-2010 by contributors - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
