-- generated by newgenasym Wed Dec 09 15:41:12 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity ad8138 is
    port (    
	\+in\:     INOUT  STD_LOGIC;    
	\+out\:    INOUT  STD_LOGIC;    
	\-in\:     INOUT  STD_LOGIC;    
	\-out\:    INOUT  STD_LOGIC;    
	\v+\:      INOUT  STD_LOGIC;    
	\v-\:      INOUT  STD_LOGIC;    
	VOCM:      INOUT  STD_LOGIC);
end ad8138;
