Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Jun 11 10:56:22 2020
| Host         : DESKTOP-2GDKRNR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[0]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[100]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[101]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[102]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[103]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[104]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[105]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[106]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[107]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[108]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[109]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[10]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[110]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[111]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[112]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[113]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[114]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[115]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[116]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[117]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[118]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[119]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[11]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[120]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[121]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[122]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[123]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[124]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[125]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[126]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[127]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[12]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[13]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[14]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[15]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[16]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[17]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[18]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[19]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[1]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[20]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[21]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[22]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[23]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[24]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[25]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[26]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[27]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[28]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[29]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[2]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[30]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[31]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[32]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[33]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[34]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[35]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[36]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[37]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[38]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[39]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[3]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[40]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[41]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[42]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[43]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[44]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[45]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[46]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[47]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[48]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[49]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[4]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[50]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[51]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[52]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[53]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[54]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[55]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[56]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[57]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[58]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[59]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[5]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[60]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[61]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[62]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[63]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[64]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[65]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[66]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[67]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[68]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[69]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[6]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[70]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[71]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[72]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[73]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[74]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[75]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[76]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[77]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[78]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[79]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[7]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[80]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[81]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[82]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[83]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[84]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[85]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[86]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[87]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[88]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[89]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[8]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[90]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[91]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[92]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[93]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[94]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[95]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[96]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[97]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[98]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[99]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16384 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 16384 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -41.915   -38687.426                   7253                17265        0.045        0.000                      0                17265        3.000        0.000                       0                  4525  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
clk_fpga_0                         {0.000 5.000}      10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                             -41.915   -38553.930                   7154                16784        0.045        0.000                      0                16784        3.750        0.000                       0                  4358  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0          2.209        0.000                      0                  161        0.328        0.000                      0                  161        4.500        0.000                       0                   163  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                     clk_out1_design_1_clk_wiz_0_0       -2.993     -133.495                     99                  481        0.088        0.000                      0                  481  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         7154  Failing Endpoints,  Worst Slack      -41.915ns,  Total Violation   -38553.932ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -41.915ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/genblk1[14].tdc1/latches_reg[60]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        49.261ns  (logic 15.947ns (32.372%)  route 33.314ns (67.628%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.146ns
    Computed max time borrow:         4.854ns
    Time borrowed from endpoint:      4.854ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        2.300     3.594    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[1].init/in
    SLICE_X45Y78         LUT1 (Prop_lut1_I0_O)        0.124     3.718 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     3.869    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[1].init/tmp
    SLICE_X45Y78         LUT1 (Prop_lut1_I0_O)        0.124     3.993 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.290     4.283    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[2].init/in
    SLICE_X45Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.407 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     4.561    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[2].init/tmp
    SLICE_X45Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.685 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.264     4.950    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[3].init/in
    SLICE_X45Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.074 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.348     5.421    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[3].init/tmp
    SLICE_X44Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.545 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.158     5.703    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[4].init/in
    SLICE_X44Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.827 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     6.111    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[4].init/tmp
    SLICE_X47Y77         LUT1 (Prop_lut1_I0_O)        0.124     6.235 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.287     6.522    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[5].init/in
    SLICE_X45Y77         LUT1 (Prop_lut1_I0_O)        0.124     6.646 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433     7.079    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[5].init/tmp
    SLICE_X45Y79         LUT1 (Prop_lut1_I0_O)        0.124     7.203 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     7.357    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[6].init/in
    SLICE_X45Y79         LUT1 (Prop_lut1_I0_O)        0.124     7.481 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.431     7.912    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[6].init/tmp
    SLICE_X41Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.036 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.191    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[7].init/in
    SLICE_X41Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.315 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     8.614    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[7].init/tmp
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.124     8.738 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.298     9.036    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[8].init/in
    SLICE_X39Y78         LUT1 (Prop_lut1_I0_O)        0.124     9.160 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     9.452    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[8].init/tmp
    SLICE_X39Y77         LUT1 (Prop_lut1_I0_O)        0.124     9.576 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.730    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[9].init/in
    SLICE_X39Y77         LUT1 (Prop_lut1_I0_O)        0.124     9.854 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    10.117    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[9].init/tmp
    SLICE_X39Y77         LUT1 (Prop_lut1_I0_O)        0.124    10.241 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.323    10.564    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[10].init/in
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.124    10.688 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.329    11.017    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[10].init/tmp
    SLICE_X38Y77         LUT1 (Prop_lut1_I0_O)        0.124    11.141 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.306    11.448    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[11].init/in
    SLICE_X40Y77         LUT1 (Prop_lut1_I0_O)        0.124    11.572 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.435    12.007    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[11].init/tmp
    SLICE_X43Y78         LUT1 (Prop_lut1_I0_O)        0.124    12.131 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.301    12.432    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[12].init/in
    SLICE_X40Y77         LUT1 (Prop_lut1_I0_O)        0.124    12.556 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    12.858    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[12].init/tmp
    SLICE_X43Y76         LUT1 (Prop_lut1_I0_O)        0.124    12.982 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.304    13.286    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[13].init/in
    SLICE_X41Y77         LUT1 (Prop_lut1_I0_O)        0.124    13.410 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.347    13.757    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[13].init/tmp
    SLICE_X40Y77         LUT1 (Prop_lut1_I0_O)        0.124    13.881 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.304    14.185    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[14].init/in
    SLICE_X43Y78         LUT1 (Prop_lut1_I0_O)        0.124    14.309 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.445    14.753    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[14].init/tmp
    SLICE_X40Y76         LUT1 (Prop_lut1_I0_O)        0.124    14.877 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.280    15.157    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[15].init/in
    SLICE_X40Y76         LUT1 (Prop_lut1_I0_O)        0.124    15.281 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    15.570    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[15].init/tmp
    SLICE_X41Y77         LUT1 (Prop_lut1_I0_O)        0.124    15.694 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.405    16.100    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[16].init/in
    SLICE_X41Y78         LUT1 (Prop_lut1_I0_O)        0.124    16.224 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    16.373    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[16].init/tmp
    SLICE_X41Y78         LUT1 (Prop_lut1_I0_O)        0.124    16.497 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.451    16.948    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[17].init/in
    SLICE_X44Y79         LUT1 (Prop_lut1_I0_O)        0.124    17.072 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.317    17.389    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[17].init/tmp
    SLICE_X43Y80         LUT1 (Prop_lut1_I0_O)        0.124    17.513 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.320    17.833    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[18].init/in
    SLICE_X44Y79         LUT1 (Prop_lut1_I0_O)        0.124    17.957 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    18.257    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[18].init/tmp
    SLICE_X44Y78         LUT1 (Prop_lut1_I0_O)        0.124    18.381 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.158    18.539    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[19].init/in
    SLICE_X44Y78         LUT1 (Prop_lut1_I0_O)        0.124    18.663 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    18.965    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[19].init/tmp
    SLICE_X44Y77         LUT1 (Prop_lut1_I0_O)        0.124    19.089 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.300    19.389    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[20].init/in
    SLICE_X44Y76         LUT1 (Prop_lut1_I0_O)        0.124    19.513 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    19.808    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[20].init/tmp
    SLICE_X45Y75         LUT1 (Prop_lut1_I0_O)        0.124    19.932 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.302    20.234    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[21].init/in
    SLICE_X44Y76         LUT1 (Prop_lut1_I0_O)        0.124    20.358 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    20.662    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[21].init/tmp
    SLICE_X43Y76         LUT1 (Prop_lut1_I0_O)        0.124    20.786 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.306    21.092    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[22].init/in
    SLICE_X44Y76         LUT1 (Prop_lut1_I0_O)        0.124    21.216 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    21.378    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[22].init/tmp
    SLICE_X44Y76         LUT1 (Prop_lut1_I0_O)        0.124    21.502 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.298    21.800    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[23].init/in
    SLICE_X43Y76         LUT1 (Prop_lut1_I0_O)        0.124    21.924 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.075    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[23].init/tmp
    SLICE_X43Y76         LUT1 (Prop_lut1_I0_O)        0.124    22.199 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.304    22.503    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[24].init/in
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.124    22.627 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    22.914    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[24].init/tmp
    SLICE_X41Y75         LUT1 (Prop_lut1_I0_O)        0.124    23.038 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.284    23.322    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[25].init/in
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.124    23.446 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.321    23.767    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[25].init/tmp
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.124    23.891 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.288    24.180    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[26].init/in
    SLICE_X43Y74         LUT1 (Prop_lut1_I0_O)        0.124    24.304 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.382    24.686    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[26].init/tmp
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.124    24.810 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.282    25.092    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[27].init/in
    SLICE_X41Y75         LUT1 (Prop_lut1_I0_O)        0.124    25.216 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.412    25.628    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[27].init/tmp
    SLICE_X39Y75         LUT1 (Prop_lut1_I0_O)        0.124    25.752 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.306    26.058    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[28].init/in
    SLICE_X38Y77         LUT1 (Prop_lut1_I0_O)        0.124    26.182 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    26.479    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[28].init/tmp
    SLICE_X41Y77         LUT1 (Prop_lut1_I0_O)        0.124    26.603 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.309    26.913    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[29].init/in
    SLICE_X38Y77         LUT1 (Prop_lut1_I0_O)        0.124    27.037 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    27.202    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[29].init/tmp
    SLICE_X38Y77         LUT1 (Prop_lut1_I0_O)        0.124    27.326 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.283    27.609    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[30].init/in
    SLICE_X37Y77         LUT1 (Prop_lut1_I0_O)        0.124    27.733 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    28.029    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[30].init/tmp
    SLICE_X37Y75         LUT1 (Prop_lut1_I0_O)        0.124    28.153 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.426    28.579    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[31].init/in
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.124    28.703 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    28.854    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[31].init/tmp
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.124    28.978 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    29.132    design_1_i/top_0/inst/genblk1[14].tdc1/initial_bufs[31]
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.124    29.256 r  design_1_i/top_0/inst/genblk1[14].tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.477    29.733    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[0]
    SLICE_X38Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.283 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.872    31.155    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[4]
    SLICE_X39Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.681 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.809    32.490    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[8]
    SLICE_X38Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.040 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.835    33.875    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[12]
    SLICE_X38Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.425 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.872    35.297    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[16]
    SLICE_X39Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.823 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.839    36.662    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[20]
    SLICE_X40Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.188 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.788    37.976    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[24]
    SLICE_X40Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.502 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.879    39.381    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[28]
    SLICE_X41Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.907 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.773    40.681    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[32]
    SLICE_X42Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.231 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.627    41.857    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[36]
    SLICE_X41Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.383 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.788    43.171    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[40]
    SLICE_X39Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.697 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.809    44.506    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[44]
    SLICE_X39Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.032 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.920    45.952    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[48]
    SLICE_X38Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    46.502 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.767    47.269    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[52]
    SLICE_X37Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    47.795 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.916    48.711    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[56]
    SLICE_X36Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    49.261 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[14].delay_k/CO[3]
                         net (fo=1, routed)           0.000    49.261    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[60]
    SLICE_X36Y71         LDCE                                         r  design_1_i/top_0/inst/genblk1[14].tdc1/latches_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        1.467     2.646    design_1_i/top_0/inst/genblk1[14].tdc1/initial_bufs[0]
    SLICE_X36Y71         LDCE                                         r  design_1_i/top_0/inst/genblk1[14].tdc1/latches_reg[60]/G
                         clock pessimism              0.000     2.646    
                         clock uncertainty           -0.154     2.492    
                         time borrowed                4.854     7.346    
  -------------------------------------------------------------------
                         required time                          7.346    
                         arrival time                         -49.261    
  -------------------------------------------------------------------
                         slack                                -41.915    

Slack (VIOLATED) :        -41.767ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/genblk1[10].tdc1/latches_reg[60]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        49.121ns  (logic 16.019ns (32.612%)  route 33.102ns (67.388%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.146ns
    Computed max time borrow:         4.854ns
    Time borrowed from endpoint:      4.854ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        2.313     3.607    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[1].init/in
    SLICE_X41Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.731 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     3.885    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[1].init/tmp
    SLICE_X41Y57         LUT1 (Prop_lut1_I0_O)        0.124     4.009 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.264     4.273    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[2].init/in
    SLICE_X41Y57         LUT1 (Prop_lut1_I0_O)        0.124     4.397 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.416     4.813    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[2].init/tmp
    SLICE_X40Y58         LUT1 (Prop_lut1_I0_O)        0.124     4.937 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.488     5.425    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[3].init/in
    SLICE_X40Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.549 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     5.708    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[3].init/tmp
    SLICE_X40Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.832 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.161     5.993    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[4].init/in
    SLICE_X40Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.117 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.417     6.534    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[4].init/tmp
    SLICE_X40Y57         LUT1 (Prop_lut1_I0_O)        0.124     6.658 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.343     7.001    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[5].init/in
    SLICE_X41Y57         LUT1 (Prop_lut1_I0_O)        0.124     7.125 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     7.412    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[5].init/tmp
    SLICE_X43Y57         LUT1 (Prop_lut1_I0_O)        0.124     7.536 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.306     7.842    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[6].init/in
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.124     7.966 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.428     8.394    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[6].init/tmp
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.124     8.518 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.171     8.689    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[7].init/in
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.124     8.813 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     9.095    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[7].init/tmp
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.124     9.219 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.303     9.522    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[8].init/in
    SLICE_X42Y58         LUT1 (Prop_lut1_I0_O)        0.124     9.646 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     9.947    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[8].init/tmp
    SLICE_X40Y57         LUT1 (Prop_lut1_I0_O)        0.124    10.071 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.159    10.229    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[9].init/in
    SLICE_X40Y57         LUT1 (Prop_lut1_I0_O)        0.124    10.353 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    10.647    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[9].init/tmp
    SLICE_X43Y58         LUT1 (Prop_lut1_I0_O)        0.124    10.771 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.309    11.080    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[10].init/in
    SLICE_X40Y59         LUT1 (Prop_lut1_I0_O)        0.124    11.204 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    11.487    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[10].init/tmp
    SLICE_X43Y59         LUT1 (Prop_lut1_I0_O)        0.124    11.611 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.320    11.931    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[11].init/in
    SLICE_X46Y59         LUT1 (Prop_lut1_I0_O)        0.124    12.055 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    12.361    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[11].init/tmp
    SLICE_X46Y60         LUT1 (Prop_lut1_I0_O)        0.124    12.485 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.339    12.824    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[12].init/in
    SLICE_X47Y60         LUT1 (Prop_lut1_I0_O)        0.124    12.948 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    13.254    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[12].init/tmp
    SLICE_X46Y61         LUT1 (Prop_lut1_I0_O)        0.124    13.378 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.303    13.681    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[13].init/in
    SLICE_X46Y60         LUT1 (Prop_lut1_I0_O)        0.124    13.805 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    13.967    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[13].init/tmp
    SLICE_X46Y60         LUT1 (Prop_lut1_I0_O)        0.124    14.091 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.424    14.515    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[14].init/in
    SLICE_X45Y62         LUT1 (Prop_lut1_I0_O)        0.124    14.639 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    14.794    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[14].init/tmp
    SLICE_X45Y62         LUT1 (Prop_lut1_I0_O)        0.124    14.918 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.300    15.217    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[15].init/in
    SLICE_X44Y61         LUT1 (Prop_lut1_I0_O)        0.124    15.341 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    15.500    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[15].init/tmp
    SLICE_X44Y61         LUT1 (Prop_lut1_I0_O)        0.124    15.624 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.294    15.918    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[16].init/in
    SLICE_X45Y62         LUT1 (Prop_lut1_I0_O)        0.124    16.042 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.403    16.445    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[16].init/tmp
    SLICE_X45Y60         LUT1 (Prop_lut1_I0_O)        0.124    16.569 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.403    16.972    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[17].init/in
    SLICE_X45Y61         LUT1 (Prop_lut1_I0_O)        0.124    17.096 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    17.359    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[17].init/tmp
    SLICE_X45Y61         LUT1 (Prop_lut1_I0_O)        0.124    17.483 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.292    17.776    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[18].init/in
    SLICE_X45Y62         LUT1 (Prop_lut1_I0_O)        0.124    17.900 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    18.204    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[18].init/tmp
    SLICE_X45Y61         LUT1 (Prop_lut1_I0_O)        0.124    18.328 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.472    18.799    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[19].init/in
    SLICE_X38Y61         LUT1 (Prop_lut1_I0_O)        0.124    18.923 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    19.211    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[19].init/tmp
    SLICE_X37Y61         LUT1 (Prop_lut1_I0_O)        0.124    19.335 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.294    19.630    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[20].init/in
    SLICE_X38Y61         LUT1 (Prop_lut1_I0_O)        0.124    19.754 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.320    20.074    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[20].init/tmp
    SLICE_X40Y60         LUT1 (Prop_lut1_I0_O)        0.124    20.198 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.359    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[21].init/in
    SLICE_X40Y60         LUT1 (Prop_lut1_I0_O)        0.124    20.483 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.280    20.763    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[21].init/tmp
    SLICE_X40Y60         LUT1 (Prop_lut1_I0_O)        0.124    20.887 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.314    21.201    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[22].init/in
    SLICE_X39Y59         LUT1 (Prop_lut1_I0_O)        0.124    21.325 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    21.628    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[22].init/tmp
    SLICE_X38Y60         LUT1 (Prop_lut1_I0_O)        0.124    21.752 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.162    21.914    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[23].init/in
    SLICE_X38Y60         LUT1 (Prop_lut1_I0_O)        0.124    22.038 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.290    22.328    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[23].init/tmp
    SLICE_X39Y59         LUT1 (Prop_lut1_I0_O)        0.124    22.452 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.306    22.759    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[24].init/in
    SLICE_X38Y60         LUT1 (Prop_lut1_I0_O)        0.124    22.883 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.458    23.341    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[24].init/tmp
    SLICE_X42Y59         LUT1 (Prop_lut1_I0_O)        0.124    23.465 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.165    23.630    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[25].init/in
    SLICE_X42Y59         LUT1 (Prop_lut1_I0_O)        0.124    23.754 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308    24.062    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[25].init/tmp
    SLICE_X39Y59         LUT1 (Prop_lut1_I0_O)        0.124    24.186 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.351    24.537    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[26].init/in
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.124    24.661 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    24.832    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[26].init/tmp
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.124    24.956 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.343    25.299    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[27].init/in
    SLICE_X39Y59         LUT1 (Prop_lut1_I0_O)        0.124    25.423 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.491    25.914    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[27].init/tmp
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.124    26.038 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.306    26.344    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[28].init/in
    SLICE_X42Y59         LUT1 (Prop_lut1_I0_O)        0.124    26.468 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    26.762    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[28].init/tmp
    SLICE_X40Y59         LUT1 (Prop_lut1_I0_O)        0.124    26.886 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.304    27.190    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[29].init/in
    SLICE_X42Y59         LUT1 (Prop_lut1_I0_O)        0.124    27.314 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    27.605    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[29].init/tmp
    SLICE_X43Y59         LUT1 (Prop_lut1_I0_O)        0.124    27.729 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.282    28.012    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[30].init/in
    SLICE_X41Y59         LUT1 (Prop_lut1_I0_O)        0.124    28.136 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    28.290    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[30].init/tmp
    SLICE_X41Y59         LUT1 (Prop_lut1_I0_O)        0.124    28.414 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.287    28.701    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[31].init/in
    SLICE_X43Y59         LUT1 (Prop_lut1_I0_O)        0.124    28.825 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    29.110    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[31].init/tmp
    SLICE_X41Y59         LUT1 (Prop_lut1_I0_O)        0.124    29.234 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    29.388    design_1_i/top_0/inst/genblk1[10].tdc1/initial_bufs[31]
    SLICE_X41Y59         LUT1 (Prop_lut1_I0_O)        0.124    29.512 r  design_1_i/top_0/inst/genblk1[10].tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.485    29.997    design_1_i/top_0/inst/genblk1[10].tdc1/delay_bufs[0]
    SLICE_X41Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.523 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.647    31.170    design_1_i/top_0/inst/genblk1[10].tdc1/delay_bufs[4]
    SLICE_X39Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.696 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.920    32.616    design_1_i/top_0/inst/genblk1[10].tdc1/delay_bufs[8]
    SLICE_X38Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.166 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.627    33.793    design_1_i/top_0/inst/genblk1[10].tdc1/delay_bufs[12]
    SLICE_X36Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.343 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.818    35.161    design_1_i/top_0/inst/genblk1[10].tdc1/delay_bufs[16]
    SLICE_X36Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.711 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.872    36.583    design_1_i/top_0/inst/genblk1[10].tdc1/delay_bufs[20]
    SLICE_X37Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.109 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.638    37.747    design_1_i/top_0/inst/genblk1[10].tdc1/delay_bufs[24]
    SLICE_X37Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.273 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.916    39.190    design_1_i/top_0/inst/genblk1[10].tdc1/delay_bufs[28]
    SLICE_X36Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.740 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.823    40.563    design_1_i/top_0/inst/genblk1[10].tdc1/delay_bufs[32]
    SLICE_X36Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.113 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.785    41.897    design_1_i/top_0/inst/genblk1[10].tdc1/delay_bufs[36]
    SLICE_X35Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.423 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.791    43.214    design_1_i/top_0/inst/genblk1[10].tdc1/delay_bufs[40]
    SLICE_X32Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.764 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.795    44.559    design_1_i/top_0/inst/genblk1[10].tdc1/delay_bufs[44]
    SLICE_X34Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    45.109 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.823    45.932    design_1_i/top_0/inst/genblk1[10].tdc1/delay_bufs[48]
    SLICE_X34Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    46.482 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.642    47.124    design_1_i/top_0/inst/genblk1[10].tdc1/delay_bufs[52]
    SLICE_X33Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    47.650 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.920    48.571    design_1_i/top_0/inst/genblk1[10].tdc1/delay_bufs[56]
    SLICE_X32Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    49.121 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk2[14].delay_k/CO[3]
                         net (fo=1, routed)           0.000    49.121    design_1_i/top_0/inst/genblk1[10].tdc1/delay_bufs[60]
    SLICE_X32Y62         LDCE                                         r  design_1_i/top_0/inst/genblk1[10].tdc1/latches_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        1.475     2.654    design_1_i/top_0/inst/genblk1[10].tdc1/initial_bufs[0]
    SLICE_X32Y62         LDCE                                         r  design_1_i/top_0/inst/genblk1[10].tdc1/latches_reg[60]/G
                         clock pessimism              0.000     2.654    
                         clock uncertainty           -0.154     2.500    
                         time borrowed                4.854     7.354    
  -------------------------------------------------------------------
                         required time                          7.354    
                         arrival time                         -49.121    
  -------------------------------------------------------------------
                         slack                                -41.767    

Slack (VIOLATED) :        -41.698ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/genblk1[7].tdc1/latches_reg[60]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        49.075ns  (logic 15.851ns (32.300%)  route 33.224ns (67.700%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.187ns
    Computed max time borrow:         4.813ns
    Time borrowed from endpoint:      4.813ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        2.368     3.662    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[1].init/in
    SLICE_X63Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.786 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299     4.085    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[1].init/tmp
    SLICE_X65Y57         LUT1 (Prop_lut1_I0_O)        0.124     4.209 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.298     4.506    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[2].init/in
    SLICE_X63Y57         LUT1 (Prop_lut1_I0_O)        0.124     4.630 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.401     5.032    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[2].init/tmp
    SLICE_X63Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.156 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.303     5.459    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[3].init/in
    SLICE_X62Y57         LUT1 (Prop_lut1_I0_O)        0.124     5.583 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     5.886    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[3].init/tmp
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.010 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.306     6.316    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[4].init/in
    SLICE_X62Y57         LUT1 (Prop_lut1_I0_O)        0.124     6.440 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295     6.736    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[4].init/tmp
    SLICE_X63Y57         LUT1 (Prop_lut1_I0_O)        0.124     6.860 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.360     7.219    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[5].init/in
    SLICE_X62Y57         LUT1 (Prop_lut1_I0_O)        0.124     7.343 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.414     7.757    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[5].init/tmp
    SLICE_X65Y58         LUT1 (Prop_lut1_I0_O)        0.124     7.881 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.286     8.167    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[6].init/in
    SLICE_X67Y58         LUT1 (Prop_lut1_I0_O)        0.124     8.291 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264     8.555    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[6].init/tmp
    SLICE_X67Y58         LUT1 (Prop_lut1_I0_O)        0.124     8.679 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.301     8.980    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[7].init/in
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.124     9.104 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     9.404    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[7].init/tmp
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.124     9.528 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.159     9.687    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[8].init/in
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.124     9.811 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    10.112    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[8].init/tmp
    SLICE_X65Y57         LUT1 (Prop_lut1_I0_O)        0.124    10.236 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.390    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[9].init/in
    SLICE_X65Y57         LUT1 (Prop_lut1_I0_O)        0.124    10.514 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    10.777    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[9].init/tmp
    SLICE_X65Y57         LUT1 (Prop_lut1_I0_O)        0.124    10.901 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.289    11.190    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[10].init/in
    SLICE_X65Y58         LUT1 (Prop_lut1_I0_O)        0.124    11.314 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    11.606    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[10].init/tmp
    SLICE_X65Y59         LUT1 (Prop_lut1_I0_O)        0.124    11.730 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.309    12.040    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[11].init/in
    SLICE_X62Y59         LUT1 (Prop_lut1_I0_O)        0.124    12.164 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    12.326    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[11].init/tmp
    SLICE_X62Y59         LUT1 (Prop_lut1_I0_O)        0.124    12.450 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.171    12.621    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[12].init/in
    SLICE_X62Y59         LUT1 (Prop_lut1_I0_O)        0.124    12.745 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    13.088    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[12].init/tmp
    SLICE_X63Y59         LUT1 (Prop_lut1_I0_O)        0.124    13.212 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.264    13.476    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[13].init/in
    SLICE_X63Y59         LUT1 (Prop_lut1_I0_O)        0.124    13.600 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    13.895    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[13].init/tmp
    SLICE_X63Y58         LUT1 (Prop_lut1_I0_O)        0.124    14.019 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.343    14.362    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[14].init/in
    SLICE_X63Y59         LUT1 (Prop_lut1_I0_O)        0.124    14.486 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    14.749    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[14].init/tmp
    SLICE_X63Y59         LUT1 (Prop_lut1_I0_O)        0.124    14.873 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.306    15.180    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[15].init/in
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124    15.304 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.339    15.642    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[15].init/tmp
    SLICE_X63Y58         LUT1 (Prop_lut1_I0_O)        0.124    15.766 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.307    16.073    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[16].init/in
    SLICE_X66Y58         LUT1 (Prop_lut1_I0_O)        0.124    16.197 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    16.484    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[16].init/tmp
    SLICE_X65Y58         LUT1 (Prop_lut1_I0_O)        0.124    16.608 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.430    17.038    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[17].init/in
    SLICE_X66Y58         LUT1 (Prop_lut1_I0_O)        0.124    17.162 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    17.444    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[17].init/tmp
    SLICE_X66Y58         LUT1 (Prop_lut1_I0_O)        0.124    17.568 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.495    18.062    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[18].init/in
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.124    18.186 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    18.489    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[18].init/tmp
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.124    18.613 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.287    18.900    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[19].init/in
    SLICE_X67Y58         LUT1 (Prop_lut1_I0_O)        0.124    19.024 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    19.287    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[19].init/tmp
    SLICE_X67Y58         LUT1 (Prop_lut1_I0_O)        0.124    19.411 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.292    19.704    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[20].init/in
    SLICE_X67Y57         LUT1 (Prop_lut1_I0_O)        0.124    19.828 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    20.122    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[20].init/tmp
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.124    20.246 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.287    20.533    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[21].init/in
    SLICE_X67Y57         LUT1 (Prop_lut1_I0_O)        0.124    20.657 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    20.920    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[21].init/tmp
    SLICE_X67Y57         LUT1 (Prop_lut1_I0_O)        0.124    21.044 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.306    21.350    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[22].init/in
    SLICE_X66Y59         LUT1 (Prop_lut1_I0_O)        0.124    21.474 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.543    22.017    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[22].init/tmp
    SLICE_X65Y59         LUT1 (Prop_lut1_I0_O)        0.124    22.141 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.304    22.445    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[23].init/in
    SLICE_X66Y59         LUT1 (Prop_lut1_I0_O)        0.124    22.569 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    22.851    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[23].init/tmp
    SLICE_X66Y59         LUT1 (Prop_lut1_I0_O)        0.124    22.975 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.305    23.281    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[24].init/in
    SLICE_X66Y61         LUT1 (Prop_lut1_I0_O)        0.124    23.405 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    23.566    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[24].init/tmp
    SLICE_X66Y61         LUT1 (Prop_lut1_I0_O)        0.124    23.690 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.165    23.854    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[25].init/in
    SLICE_X66Y61         LUT1 (Prop_lut1_I0_O)        0.124    23.978 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.339    24.317    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[25].init/tmp
    SLICE_X67Y61         LUT1 (Prop_lut1_I0_O)        0.124    24.441 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.592    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[26].init/in
    SLICE_X67Y61         LUT1 (Prop_lut1_I0_O)        0.124    24.716 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    25.010    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[26].init/tmp
    SLICE_X67Y59         LUT1 (Prop_lut1_I0_O)        0.124    25.134 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.151    25.285    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[27].init/in
    SLICE_X67Y59         LUT1 (Prop_lut1_I0_O)        0.124    25.409 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    25.700    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[27].init/tmp
    SLICE_X67Y60         LUT1 (Prop_lut1_I0_O)        0.124    25.824 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.151    25.975    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[28].init/in
    SLICE_X67Y60         LUT1 (Prop_lut1_I0_O)        0.124    26.099 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    26.253    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[28].init/tmp
    SLICE_X67Y60         LUT1 (Prop_lut1_I0_O)        0.124    26.377 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.312    26.689    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[29].init/in
    SLICE_X66Y61         LUT1 (Prop_lut1_I0_O)        0.124    26.813 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.432    27.245    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[29].init/tmp
    SLICE_X63Y62         LUT1 (Prop_lut1_I0_O)        0.124    27.369 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.299    27.668    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[30].init/in
    SLICE_X61Y61         LUT1 (Prop_lut1_I0_O)        0.124    27.792 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    28.094    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[30].init/tmp
    SLICE_X59Y61         LUT1 (Prop_lut1_I0_O)        0.124    28.218 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.302    28.520    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[31].init/in
    SLICE_X61Y61         LUT1 (Prop_lut1_I0_O)        0.124    28.644 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    28.907    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[31].init/tmp
    SLICE_X61Y61         LUT1 (Prop_lut1_I0_O)        0.124    29.031 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.424    29.456    design_1_i/top_0/inst/genblk1[7].tdc1/initial_bufs[31]
    SLICE_X63Y60         LUT1 (Prop_lut1_I0_O)        0.124    29.580 r  design_1_i/top_0/inst/genblk1[7].tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.354    29.934    design_1_i/top_0/inst/genblk1[7].tdc1/delay_bufs[0]
    SLICE_X64Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.460 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.788    31.248    design_1_i/top_0/inst/genblk1[7].tdc1/delay_bufs[4]
    SLICE_X64Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.774 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.792    32.566    design_1_i/top_0/inst/genblk1[7].tdc1/delay_bufs[8]
    SLICE_X61Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.092 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.780    33.872    design_1_i/top_0/inst/genblk1[7].tdc1/delay_bufs[12]
    SLICE_X61Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.398 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.829    35.226    design_1_i/top_0/inst/genblk1[7].tdc1/delay_bufs[16]
    SLICE_X60Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.752 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.831    36.584    design_1_i/top_0/inst/genblk1[7].tdc1/delay_bufs[20]
    SLICE_X60Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.110 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.831    37.941    design_1_i/top_0/inst/genblk1[7].tdc1/delay_bufs[24]
    SLICE_X60Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.467 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.879    39.346    design_1_i/top_0/inst/genblk1[7].tdc1/delay_bufs[28]
    SLICE_X61Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.872 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.789    40.661    design_1_i/top_0/inst/genblk1[7].tdc1/delay_bufs[32]
    SLICE_X57Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.187 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.784    41.972    design_1_i/top_0/inst/genblk1[7].tdc1/delay_bufs[36]
    SLICE_X58Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.522 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.836    43.357    design_1_i/top_0/inst/genblk1[7].tdc1/delay_bufs[40]
    SLICE_X60Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.883 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.785    44.668    design_1_i/top_0/inst/genblk1[7].tdc1/delay_bufs[44]
    SLICE_X64Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.194 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.879    46.073    design_1_i/top_0/inst/genblk1[7].tdc1/delay_bufs[48]
    SLICE_X65Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    46.599 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.773    47.372    design_1_i/top_0/inst/genblk1[7].tdc1/delay_bufs[52]
    SLICE_X66Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    47.922 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.627    48.549    design_1_i/top_0/inst/genblk1[7].tdc1/delay_bufs[56]
    SLICE_X65Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    49.075 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk2[14].delay_k/CO[3]
                         net (fo=1, routed)           0.000    49.075    design_1_i/top_0/inst/genblk1[7].tdc1/delay_bufs[60]
    SLICE_X65Y60         LDCE                                         r  design_1_i/top_0/inst/genblk1[7].tdc1/latches_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        1.539     2.718    design_1_i/top_0/inst/genblk1[7].tdc1/initial_bufs[0]
    SLICE_X65Y60         LDCE                                         r  design_1_i/top_0/inst/genblk1[7].tdc1/latches_reg[60]/G
                         clock pessimism              0.000     2.718    
                         clock uncertainty           -0.154     2.564    
                         time borrowed                4.813     7.377    
  -------------------------------------------------------------------
                         required time                          7.377    
                         arrival time                         -49.075    
  -------------------------------------------------------------------
                         slack                                -41.698    

Slack (VIOLATED) :        -41.685ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/genblk1[14].tdc1/latches_reg[59]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        49.275ns  (logic 15.961ns (32.392%)  route 33.314ns (67.608%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        2.300     3.594    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[1].init/in
    SLICE_X45Y78         LUT1 (Prop_lut1_I0_O)        0.124     3.718 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     3.869    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[1].init/tmp
    SLICE_X45Y78         LUT1 (Prop_lut1_I0_O)        0.124     3.993 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.290     4.283    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[2].init/in
    SLICE_X45Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.407 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     4.561    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[2].init/tmp
    SLICE_X45Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.685 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.264     4.950    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[3].init/in
    SLICE_X45Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.074 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.348     5.421    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[3].init/tmp
    SLICE_X44Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.545 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.158     5.703    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[4].init/in
    SLICE_X44Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.827 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     6.111    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[4].init/tmp
    SLICE_X47Y77         LUT1 (Prop_lut1_I0_O)        0.124     6.235 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.287     6.522    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[5].init/in
    SLICE_X45Y77         LUT1 (Prop_lut1_I0_O)        0.124     6.646 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433     7.079    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[5].init/tmp
    SLICE_X45Y79         LUT1 (Prop_lut1_I0_O)        0.124     7.203 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     7.357    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[6].init/in
    SLICE_X45Y79         LUT1 (Prop_lut1_I0_O)        0.124     7.481 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.431     7.912    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[6].init/tmp
    SLICE_X41Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.036 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.191    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[7].init/in
    SLICE_X41Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.315 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     8.614    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[7].init/tmp
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.124     8.738 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.298     9.036    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[8].init/in
    SLICE_X39Y78         LUT1 (Prop_lut1_I0_O)        0.124     9.160 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     9.452    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[8].init/tmp
    SLICE_X39Y77         LUT1 (Prop_lut1_I0_O)        0.124     9.576 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.730    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[9].init/in
    SLICE_X39Y77         LUT1 (Prop_lut1_I0_O)        0.124     9.854 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    10.117    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[9].init/tmp
    SLICE_X39Y77         LUT1 (Prop_lut1_I0_O)        0.124    10.241 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.323    10.564    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[10].init/in
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.124    10.688 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.329    11.017    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[10].init/tmp
    SLICE_X38Y77         LUT1 (Prop_lut1_I0_O)        0.124    11.141 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.306    11.448    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[11].init/in
    SLICE_X40Y77         LUT1 (Prop_lut1_I0_O)        0.124    11.572 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.435    12.007    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[11].init/tmp
    SLICE_X43Y78         LUT1 (Prop_lut1_I0_O)        0.124    12.131 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.301    12.432    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[12].init/in
    SLICE_X40Y77         LUT1 (Prop_lut1_I0_O)        0.124    12.556 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    12.858    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[12].init/tmp
    SLICE_X43Y76         LUT1 (Prop_lut1_I0_O)        0.124    12.982 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.304    13.286    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[13].init/in
    SLICE_X41Y77         LUT1 (Prop_lut1_I0_O)        0.124    13.410 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.347    13.757    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[13].init/tmp
    SLICE_X40Y77         LUT1 (Prop_lut1_I0_O)        0.124    13.881 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.304    14.185    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[14].init/in
    SLICE_X43Y78         LUT1 (Prop_lut1_I0_O)        0.124    14.309 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.445    14.753    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[14].init/tmp
    SLICE_X40Y76         LUT1 (Prop_lut1_I0_O)        0.124    14.877 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.280    15.157    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[15].init/in
    SLICE_X40Y76         LUT1 (Prop_lut1_I0_O)        0.124    15.281 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    15.570    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[15].init/tmp
    SLICE_X41Y77         LUT1 (Prop_lut1_I0_O)        0.124    15.694 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.405    16.100    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[16].init/in
    SLICE_X41Y78         LUT1 (Prop_lut1_I0_O)        0.124    16.224 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    16.373    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[16].init/tmp
    SLICE_X41Y78         LUT1 (Prop_lut1_I0_O)        0.124    16.497 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.451    16.948    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[17].init/in
    SLICE_X44Y79         LUT1 (Prop_lut1_I0_O)        0.124    17.072 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.317    17.389    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[17].init/tmp
    SLICE_X43Y80         LUT1 (Prop_lut1_I0_O)        0.124    17.513 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.320    17.833    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[18].init/in
    SLICE_X44Y79         LUT1 (Prop_lut1_I0_O)        0.124    17.957 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    18.257    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[18].init/tmp
    SLICE_X44Y78         LUT1 (Prop_lut1_I0_O)        0.124    18.381 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.158    18.539    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[19].init/in
    SLICE_X44Y78         LUT1 (Prop_lut1_I0_O)        0.124    18.663 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    18.965    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[19].init/tmp
    SLICE_X44Y77         LUT1 (Prop_lut1_I0_O)        0.124    19.089 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.300    19.389    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[20].init/in
    SLICE_X44Y76         LUT1 (Prop_lut1_I0_O)        0.124    19.513 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    19.808    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[20].init/tmp
    SLICE_X45Y75         LUT1 (Prop_lut1_I0_O)        0.124    19.932 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.302    20.234    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[21].init/in
    SLICE_X44Y76         LUT1 (Prop_lut1_I0_O)        0.124    20.358 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    20.662    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[21].init/tmp
    SLICE_X43Y76         LUT1 (Prop_lut1_I0_O)        0.124    20.786 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.306    21.092    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[22].init/in
    SLICE_X44Y76         LUT1 (Prop_lut1_I0_O)        0.124    21.216 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    21.378    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[22].init/tmp
    SLICE_X44Y76         LUT1 (Prop_lut1_I0_O)        0.124    21.502 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.298    21.800    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[23].init/in
    SLICE_X43Y76         LUT1 (Prop_lut1_I0_O)        0.124    21.924 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.075    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[23].init/tmp
    SLICE_X43Y76         LUT1 (Prop_lut1_I0_O)        0.124    22.199 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.304    22.503    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[24].init/in
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.124    22.627 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    22.914    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[24].init/tmp
    SLICE_X41Y75         LUT1 (Prop_lut1_I0_O)        0.124    23.038 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.284    23.322    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[25].init/in
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.124    23.446 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.321    23.767    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[25].init/tmp
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.124    23.891 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.288    24.180    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[26].init/in
    SLICE_X43Y74         LUT1 (Prop_lut1_I0_O)        0.124    24.304 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.382    24.686    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[26].init/tmp
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.124    24.810 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.282    25.092    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[27].init/in
    SLICE_X41Y75         LUT1 (Prop_lut1_I0_O)        0.124    25.216 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.412    25.628    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[27].init/tmp
    SLICE_X39Y75         LUT1 (Prop_lut1_I0_O)        0.124    25.752 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.306    26.058    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[28].init/in
    SLICE_X38Y77         LUT1 (Prop_lut1_I0_O)        0.124    26.182 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    26.479    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[28].init/tmp
    SLICE_X41Y77         LUT1 (Prop_lut1_I0_O)        0.124    26.603 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.309    26.913    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[29].init/in
    SLICE_X38Y77         LUT1 (Prop_lut1_I0_O)        0.124    27.037 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    27.202    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[29].init/tmp
    SLICE_X38Y77         LUT1 (Prop_lut1_I0_O)        0.124    27.326 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.283    27.609    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[30].init/in
    SLICE_X37Y77         LUT1 (Prop_lut1_I0_O)        0.124    27.733 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    28.029    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[30].init/tmp
    SLICE_X37Y75         LUT1 (Prop_lut1_I0_O)        0.124    28.153 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.426    28.579    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[31].init/in
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.124    28.703 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    28.854    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[31].init/tmp
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.124    28.978 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    29.132    design_1_i/top_0/inst/genblk1[14].tdc1/initial_bufs[31]
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.124    29.256 r  design_1_i/top_0/inst/genblk1[14].tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.477    29.733    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[0]
    SLICE_X38Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.283 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.872    31.155    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[4]
    SLICE_X39Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.681 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.809    32.490    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[8]
    SLICE_X38Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.040 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.835    33.875    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[12]
    SLICE_X38Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.425 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.872    35.297    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[16]
    SLICE_X39Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.823 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.839    36.662    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[20]
    SLICE_X40Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.188 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.788    37.976    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[24]
    SLICE_X40Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.502 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.879    39.381    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[28]
    SLICE_X41Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.907 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.773    40.681    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[32]
    SLICE_X42Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.231 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.627    41.857    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[36]
    SLICE_X41Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.383 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.788    43.171    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[40]
    SLICE_X39Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.697 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.809    44.506    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[44]
    SLICE_X39Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.032 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.920    45.952    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[48]
    SLICE_X38Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    46.502 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.767    47.269    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[52]
    SLICE_X37Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    47.795 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.916    48.711    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[56]
    SLICE_X36Y71         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    49.275 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[14].delay_k/CO[2]
                         net (fo=1, routed)           0.000    49.275    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[59]
    SLICE_X36Y71         LDCE                                         r  design_1_i/top_0/inst/genblk1[14].tdc1/latches_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        1.467     2.646    design_1_i/top_0/inst/genblk1[14].tdc1/initial_bufs[0]
    SLICE_X36Y71         LDCE                                         r  design_1_i/top_0/inst/genblk1[14].tdc1/latches_reg[59]/G
                         clock pessimism              0.000     2.646    
                         clock uncertainty           -0.154     2.492    
                         time borrowed                5.098     7.590    
  -------------------------------------------------------------------
                         required time                          7.590    
                         arrival time                         -49.275    
  -------------------------------------------------------------------
                         slack                                -41.685    

Slack (VIOLATED) :        -41.676ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/genblk1[1].tdc1/latches_reg[60]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        48.986ns  (logic 15.947ns (32.554%)  route 33.039ns (67.446%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.187ns
    Computed max time borrow:         4.813ns
    Time borrowed from endpoint:      4.813ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        2.293     3.587    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[1].init/in
    SLICE_X33Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.711 f  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     3.862    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[1].init/tmp
    SLICE_X33Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.986 r  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.154     4.140    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[2].init/in
    SLICE_X33Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.264 f  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.437     4.701    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[2].init/tmp
    SLICE_X35Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.825 r  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.307     5.132    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[3].init/in
    SLICE_X33Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.256 f  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.408    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[3].init/tmp
    SLICE_X33Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.532 r  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.154     5.686    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[4].init/in
    SLICE_X33Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.810 f  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.403     6.213    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[4].init/tmp
    SLICE_X33Y76         LUT1 (Prop_lut1_I0_O)        0.124     6.337 r  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.263     6.599    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[5].init/in
    SLICE_X33Y76         LUT1 (Prop_lut1_I0_O)        0.124     6.723 f  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.605     7.328    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[5].init/tmp
    SLICE_X33Y70         LUT1 (Prop_lut1_I0_O)        0.124     7.452 r  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     7.606    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[6].init/in
    SLICE_X33Y70         LUT1 (Prop_lut1_I0_O)        0.124     7.730 f  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     7.993    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[6].init/tmp
    SLICE_X33Y70         LUT1 (Prop_lut1_I0_O)        0.124     8.117 r  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.294     8.411    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[7].init/in
    SLICE_X33Y71         LUT1 (Prop_lut1_I0_O)        0.124     8.535 f  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.616     9.151    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[7].init/tmp
    SLICE_X29Y75         LUT1 (Prop_lut1_I0_O)        0.124     9.275 r  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.299     9.575    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[8].init/in
    SLICE_X28Y76         LUT1 (Prop_lut1_I0_O)        0.124     9.699 f  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     9.857    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[8].init/tmp
    SLICE_X28Y76         LUT1 (Prop_lut1_I0_O)        0.124     9.981 r  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.305    10.286    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[9].init/in
    SLICE_X28Y78         LUT1 (Prop_lut1_I0_O)        0.124    10.410 f  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    10.713    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[9].init/tmp
    SLICE_X27Y78         LUT1 (Prop_lut1_I0_O)        0.124    10.837 r  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.306    11.144    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[10].init/in
    SLICE_X28Y78         LUT1 (Prop_lut1_I0_O)        0.124    11.268 f  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.444    11.711    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[10].init/tmp
    SLICE_X28Y76         LUT1 (Prop_lut1_I0_O)        0.124    11.835 r  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.405    12.241    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[11].init/in
    SLICE_X29Y75         LUT1 (Prop_lut1_I0_O)        0.124    12.365 f  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    12.513    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[11].init/tmp
    SLICE_X29Y75         LUT1 (Prop_lut1_I0_O)        0.124    12.637 r  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.470    13.107    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[12].init/in
    SLICE_X28Y74         LUT1 (Prop_lut1_I0_O)        0.124    13.231 f  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    13.393    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[12].init/tmp
    SLICE_X28Y74         LUT1 (Prop_lut1_I0_O)        0.124    13.517 r  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.343    13.859    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[13].init/in
    SLICE_X29Y74         LUT1 (Prop_lut1_I0_O)        0.124    13.983 f  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.348    14.331    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[13].init/tmp
    SLICE_X28Y74         LUT1 (Prop_lut1_I0_O)        0.124    14.455 r  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.161    14.616    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[14].init/in
    SLICE_X28Y74         LUT1 (Prop_lut1_I0_O)        0.124    14.740 f  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    15.031    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[14].init/tmp
    SLICE_X29Y74         LUT1 (Prop_lut1_I0_O)        0.124    15.155 r  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.151    15.306    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[15].init/in
    SLICE_X29Y74         LUT1 (Prop_lut1_I0_O)        0.124    15.430 f  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.739    16.169    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[15].init/tmp
    SLICE_X32Y70         LUT1 (Prop_lut1_I0_O)        0.124    16.293 r  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.162    16.455    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[16].init/in
    SLICE_X32Y70         LUT1 (Prop_lut1_I0_O)        0.124    16.579 f  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.333    16.912    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[16].init/tmp
    SLICE_X34Y69         LUT1 (Prop_lut1_I0_O)        0.124    17.036 r  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.296    17.332    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[17].init/in
    SLICE_X35Y69         LUT1 (Prop_lut1_I0_O)        0.124    17.456 f  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    17.719    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[17].init/tmp
    SLICE_X35Y69         LUT1 (Prop_lut1_I0_O)        0.124    17.843 r  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.289    18.133    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[18].init/in
    SLICE_X35Y70         LUT1 (Prop_lut1_I0_O)        0.124    18.257 f  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.408    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[18].init/tmp
    SLICE_X35Y70         LUT1 (Prop_lut1_I0_O)        0.124    18.532 r  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.686    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[19].init/in
    SLICE_X35Y70         LUT1 (Prop_lut1_I0_O)        0.124    18.810 f  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.549    19.359    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[19].init/tmp
    SLICE_X35Y74         LUT1 (Prop_lut1_I0_O)        0.124    19.483 r  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.522    20.005    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[20].init/in
    SLICE_X35Y81         LUT1 (Prop_lut1_I0_O)        0.124    20.129 f  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.290    20.419    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[20].init/tmp
    SLICE_X35Y80         LUT1 (Prop_lut1_I0_O)        0.124    20.543 r  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.151    20.694    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[21].init/in
    SLICE_X35Y80         LUT1 (Prop_lut1_I0_O)        0.124    20.818 f  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    21.109    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[21].init/tmp
    SLICE_X35Y81         LUT1 (Prop_lut1_I0_O)        0.124    21.233 r  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.293    21.526    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[22].init/in
    SLICE_X35Y79         LUT1 (Prop_lut1_I0_O)        0.124    21.650 f  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.307    21.957    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[22].init/tmp
    SLICE_X33Y78         LUT1 (Prop_lut1_I0_O)        0.124    22.081 r  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.151    22.232    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[23].init/in
    SLICE_X33Y78         LUT1 (Prop_lut1_I0_O)        0.124    22.356 f  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.602    22.958    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[23].init/tmp
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.124    23.082 r  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.438    23.520    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[24].init/in
    SLICE_X37Y74         LUT1 (Prop_lut1_I0_O)        0.124    23.644 f  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    23.951    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[24].init/tmp
    SLICE_X36Y72         LUT1 (Prop_lut1_I0_O)        0.124    24.075 r  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.161    24.236    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[25].init/in
    SLICE_X36Y72         LUT1 (Prop_lut1_I0_O)        0.124    24.360 f  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    24.525    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[25].init/tmp
    SLICE_X36Y72         LUT1 (Prop_lut1_I0_O)        0.124    24.649 r  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.339    24.987    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[26].init/in
    SLICE_X37Y72         LUT1 (Prop_lut1_I0_O)        0.124    25.111 f  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    25.265    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[26].init/tmp
    SLICE_X37Y72         LUT1 (Prop_lut1_I0_O)        0.124    25.389 r  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.287    25.677    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[27].init/in
    SLICE_X39Y72         LUT1 (Prop_lut1_I0_O)        0.124    25.801 f  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    26.086    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[27].init/tmp
    SLICE_X37Y72         LUT1 (Prop_lut1_I0_O)        0.124    26.210 r  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.364    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[28].init/in
    SLICE_X37Y72         LUT1 (Prop_lut1_I0_O)        0.124    26.488 f  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    26.786    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[28].init/tmp
    SLICE_X38Y72         LUT1 (Prop_lut1_I0_O)        0.124    26.910 r  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.304    27.214    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[29].init/in
    SLICE_X38Y71         LUT1 (Prop_lut1_I0_O)        0.124    27.338 f  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    27.499    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[29].init/tmp
    SLICE_X38Y71         LUT1 (Prop_lut1_I0_O)        0.124    27.623 r  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.298    27.921    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[30].init/in
    SLICE_X37Y70         LUT1 (Prop_lut1_I0_O)        0.124    28.045 f  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    28.194    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[30].init/tmp
    SLICE_X37Y70         LUT1 (Prop_lut1_I0_O)        0.124    28.318 r  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.431    28.749    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[31].init/in
    SLICE_X37Y69         LUT1 (Prop_lut1_I0_O)        0.124    28.873 f  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    29.024    design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[31].init/tmp
    SLICE_X37Y69         LUT1 (Prop_lut1_I0_O)        0.124    29.148 r  design_1_i/top_0/inst/genblk1[1].tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    29.302    design_1_i/top_0/inst/genblk1[1].tdc1/initial_bufs[31]
    SLICE_X37Y69         LUT1 (Prop_lut1_I0_O)        0.124    29.426 r  design_1_i/top_0/inst/genblk1[1].tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.477    29.903    design_1_i/top_0/inst/genblk1[1].tdc1/delay_bufs[0]
    SLICE_X39Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.429 r  design_1_i/top_0/inst/genblk1[1].tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.840    31.269    design_1_i/top_0/inst/genblk1[1].tdc1/delay_bufs[4]
    SLICE_X40Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.795 r  design_1_i/top_0/inst/genblk1[1].tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.782    32.577    design_1_i/top_0/inst/genblk1[1].tdc1/delay_bufs[8]
    SLICE_X41Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.103 r  design_1_i/top_0/inst/genblk1[1].tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.788    33.891    design_1_i/top_0/inst/genblk1[1].tdc1/delay_bufs[12]
    SLICE_X39Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.417 r  design_1_i/top_0/inst/genblk1[1].tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.823    35.240    design_1_i/top_0/inst/genblk1[1].tdc1/delay_bufs[16]
    SLICE_X38Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.790 r  design_1_i/top_0/inst/genblk1[1].tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.627    36.416    design_1_i/top_0/inst/genblk1[1].tdc1/delay_bufs[20]
    SLICE_X36Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.966 r  design_1_i/top_0/inst/genblk1[1].tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.872    37.838    design_1_i/top_0/inst/genblk1[1].tdc1/delay_bufs[24]
    SLICE_X37Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.364 r  design_1_i/top_0/inst/genblk1[1].tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.921    39.285    design_1_i/top_0/inst/genblk1[1].tdc1/delay_bufs[28]
    SLICE_X38Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.835 r  design_1_i/top_0/inst/genblk1[1].tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.818    40.653    design_1_i/top_0/inst/genblk1[1].tdc1/delay_bufs[32]
    SLICE_X38Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.203 r  design_1_i/top_0/inst/genblk1[1].tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.641    41.844    design_1_i/top_0/inst/genblk1[1].tdc1/delay_bufs[36]
    SLICE_X36Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.394 r  design_1_i/top_0/inst/genblk1[1].tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.872    43.265    design_1_i/top_0/inst/genblk1[1].tdc1/delay_bufs[40]
    SLICE_X37Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.791 r  design_1_i/top_0/inst/genblk1[1].tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.823    44.614    design_1_i/top_0/inst/genblk1[1].tdc1/delay_bufs[44]
    SLICE_X36Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    45.164 r  design_1_i/top_0/inst/genblk1[1].tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.777    45.942    design_1_i/top_0/inst/genblk1[1].tdc1/delay_bufs[48]
    SLICE_X40Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    46.468 r  design_1_i/top_0/inst/genblk1[1].tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.834    47.302    design_1_i/top_0/inst/genblk1[1].tdc1/delay_bufs[52]
    SLICE_X41Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    47.828 r  design_1_i/top_0/inst/genblk1[1].tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.632    48.460    design_1_i/top_0/inst/genblk1[1].tdc1/delay_bufs[56]
    SLICE_X43Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    48.986 r  design_1_i/top_0/inst/genblk1[1].tdc1/genblk2[14].delay_k/CO[3]
                         net (fo=1, routed)           0.000    48.986    design_1_i/top_0/inst/genblk1[1].tdc1/delay_bufs[60]
    SLICE_X43Y65         LDCE                                         r  design_1_i/top_0/inst/genblk1[1].tdc1/latches_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        1.473     2.652    design_1_i/top_0/inst/genblk1[1].tdc1/initial_bufs[0]
    SLICE_X43Y65         LDCE                                         r  design_1_i/top_0/inst/genblk1[1].tdc1/latches_reg[60]/G
                         clock pessimism              0.000     2.652    
                         clock uncertainty           -0.154     2.498    
                         time borrowed                4.813     7.311    
  -------------------------------------------------------------------
                         required time                          7.311    
                         arrival time                         -48.986    
  -------------------------------------------------------------------
                         slack                                -41.676    

Slack (VIOLATED) :        -41.609ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/genblk1[14].tdc1/latches_reg[58]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        49.199ns  (logic 15.885ns (32.287%)  route 33.314ns (67.713%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        2.300     3.594    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[1].init/in
    SLICE_X45Y78         LUT1 (Prop_lut1_I0_O)        0.124     3.718 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     3.869    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[1].init/tmp
    SLICE_X45Y78         LUT1 (Prop_lut1_I0_O)        0.124     3.993 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.290     4.283    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[2].init/in
    SLICE_X45Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.407 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     4.561    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[2].init/tmp
    SLICE_X45Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.685 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.264     4.950    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[3].init/in
    SLICE_X45Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.074 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.348     5.421    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[3].init/tmp
    SLICE_X44Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.545 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.158     5.703    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[4].init/in
    SLICE_X44Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.827 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     6.111    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[4].init/tmp
    SLICE_X47Y77         LUT1 (Prop_lut1_I0_O)        0.124     6.235 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.287     6.522    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[5].init/in
    SLICE_X45Y77         LUT1 (Prop_lut1_I0_O)        0.124     6.646 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433     7.079    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[5].init/tmp
    SLICE_X45Y79         LUT1 (Prop_lut1_I0_O)        0.124     7.203 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     7.357    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[6].init/in
    SLICE_X45Y79         LUT1 (Prop_lut1_I0_O)        0.124     7.481 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.431     7.912    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[6].init/tmp
    SLICE_X41Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.036 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.191    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[7].init/in
    SLICE_X41Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.315 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     8.614    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[7].init/tmp
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.124     8.738 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.298     9.036    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[8].init/in
    SLICE_X39Y78         LUT1 (Prop_lut1_I0_O)        0.124     9.160 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     9.452    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[8].init/tmp
    SLICE_X39Y77         LUT1 (Prop_lut1_I0_O)        0.124     9.576 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.730    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[9].init/in
    SLICE_X39Y77         LUT1 (Prop_lut1_I0_O)        0.124     9.854 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    10.117    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[9].init/tmp
    SLICE_X39Y77         LUT1 (Prop_lut1_I0_O)        0.124    10.241 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.323    10.564    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[10].init/in
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.124    10.688 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.329    11.017    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[10].init/tmp
    SLICE_X38Y77         LUT1 (Prop_lut1_I0_O)        0.124    11.141 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.306    11.448    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[11].init/in
    SLICE_X40Y77         LUT1 (Prop_lut1_I0_O)        0.124    11.572 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.435    12.007    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[11].init/tmp
    SLICE_X43Y78         LUT1 (Prop_lut1_I0_O)        0.124    12.131 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.301    12.432    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[12].init/in
    SLICE_X40Y77         LUT1 (Prop_lut1_I0_O)        0.124    12.556 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    12.858    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[12].init/tmp
    SLICE_X43Y76         LUT1 (Prop_lut1_I0_O)        0.124    12.982 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.304    13.286    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[13].init/in
    SLICE_X41Y77         LUT1 (Prop_lut1_I0_O)        0.124    13.410 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.347    13.757    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[13].init/tmp
    SLICE_X40Y77         LUT1 (Prop_lut1_I0_O)        0.124    13.881 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.304    14.185    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[14].init/in
    SLICE_X43Y78         LUT1 (Prop_lut1_I0_O)        0.124    14.309 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.445    14.753    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[14].init/tmp
    SLICE_X40Y76         LUT1 (Prop_lut1_I0_O)        0.124    14.877 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.280    15.157    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[15].init/in
    SLICE_X40Y76         LUT1 (Prop_lut1_I0_O)        0.124    15.281 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    15.570    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[15].init/tmp
    SLICE_X41Y77         LUT1 (Prop_lut1_I0_O)        0.124    15.694 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.405    16.100    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[16].init/in
    SLICE_X41Y78         LUT1 (Prop_lut1_I0_O)        0.124    16.224 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    16.373    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[16].init/tmp
    SLICE_X41Y78         LUT1 (Prop_lut1_I0_O)        0.124    16.497 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.451    16.948    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[17].init/in
    SLICE_X44Y79         LUT1 (Prop_lut1_I0_O)        0.124    17.072 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.317    17.389    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[17].init/tmp
    SLICE_X43Y80         LUT1 (Prop_lut1_I0_O)        0.124    17.513 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.320    17.833    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[18].init/in
    SLICE_X44Y79         LUT1 (Prop_lut1_I0_O)        0.124    17.957 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    18.257    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[18].init/tmp
    SLICE_X44Y78         LUT1 (Prop_lut1_I0_O)        0.124    18.381 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.158    18.539    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[19].init/in
    SLICE_X44Y78         LUT1 (Prop_lut1_I0_O)        0.124    18.663 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    18.965    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[19].init/tmp
    SLICE_X44Y77         LUT1 (Prop_lut1_I0_O)        0.124    19.089 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.300    19.389    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[20].init/in
    SLICE_X44Y76         LUT1 (Prop_lut1_I0_O)        0.124    19.513 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    19.808    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[20].init/tmp
    SLICE_X45Y75         LUT1 (Prop_lut1_I0_O)        0.124    19.932 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.302    20.234    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[21].init/in
    SLICE_X44Y76         LUT1 (Prop_lut1_I0_O)        0.124    20.358 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    20.662    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[21].init/tmp
    SLICE_X43Y76         LUT1 (Prop_lut1_I0_O)        0.124    20.786 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.306    21.092    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[22].init/in
    SLICE_X44Y76         LUT1 (Prop_lut1_I0_O)        0.124    21.216 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    21.378    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[22].init/tmp
    SLICE_X44Y76         LUT1 (Prop_lut1_I0_O)        0.124    21.502 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.298    21.800    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[23].init/in
    SLICE_X43Y76         LUT1 (Prop_lut1_I0_O)        0.124    21.924 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.075    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[23].init/tmp
    SLICE_X43Y76         LUT1 (Prop_lut1_I0_O)        0.124    22.199 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.304    22.503    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[24].init/in
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.124    22.627 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    22.914    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[24].init/tmp
    SLICE_X41Y75         LUT1 (Prop_lut1_I0_O)        0.124    23.038 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.284    23.322    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[25].init/in
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.124    23.446 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.321    23.767    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[25].init/tmp
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.124    23.891 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.288    24.180    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[26].init/in
    SLICE_X43Y74         LUT1 (Prop_lut1_I0_O)        0.124    24.304 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.382    24.686    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[26].init/tmp
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.124    24.810 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.282    25.092    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[27].init/in
    SLICE_X41Y75         LUT1 (Prop_lut1_I0_O)        0.124    25.216 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.412    25.628    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[27].init/tmp
    SLICE_X39Y75         LUT1 (Prop_lut1_I0_O)        0.124    25.752 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.306    26.058    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[28].init/in
    SLICE_X38Y77         LUT1 (Prop_lut1_I0_O)        0.124    26.182 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    26.479    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[28].init/tmp
    SLICE_X41Y77         LUT1 (Prop_lut1_I0_O)        0.124    26.603 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.309    26.913    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[29].init/in
    SLICE_X38Y77         LUT1 (Prop_lut1_I0_O)        0.124    27.037 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    27.202    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[29].init/tmp
    SLICE_X38Y77         LUT1 (Prop_lut1_I0_O)        0.124    27.326 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.283    27.609    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[30].init/in
    SLICE_X37Y77         LUT1 (Prop_lut1_I0_O)        0.124    27.733 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    28.029    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[30].init/tmp
    SLICE_X37Y75         LUT1 (Prop_lut1_I0_O)        0.124    28.153 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.426    28.579    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[31].init/in
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.124    28.703 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    28.854    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[31].init/tmp
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.124    28.978 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    29.132    design_1_i/top_0/inst/genblk1[14].tdc1/initial_bufs[31]
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.124    29.256 r  design_1_i/top_0/inst/genblk1[14].tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.477    29.733    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[0]
    SLICE_X38Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.283 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.872    31.155    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[4]
    SLICE_X39Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.681 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.809    32.490    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[8]
    SLICE_X38Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.040 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.835    33.875    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[12]
    SLICE_X38Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.425 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.872    35.297    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[16]
    SLICE_X39Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.823 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.839    36.662    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[20]
    SLICE_X40Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.188 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.788    37.976    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[24]
    SLICE_X40Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.502 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.879    39.381    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[28]
    SLICE_X41Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.907 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.773    40.681    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[32]
    SLICE_X42Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.231 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.627    41.857    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[36]
    SLICE_X41Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.383 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.788    43.171    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[40]
    SLICE_X39Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.697 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.809    44.506    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[44]
    SLICE_X39Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.032 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.920    45.952    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[48]
    SLICE_X38Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    46.502 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.767    47.269    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[52]
    SLICE_X37Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    47.795 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.916    48.711    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[56]
    SLICE_X36Y71         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    49.199 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[14].delay_k/CO[1]
                         net (fo=1, routed)           0.000    49.199    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[58]
    SLICE_X36Y71         LDCE                                         r  design_1_i/top_0/inst/genblk1[14].tdc1/latches_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        1.467     2.646    design_1_i/top_0/inst/genblk1[14].tdc1/initial_bufs[0]
    SLICE_X36Y71         LDCE                                         r  design_1_i/top_0/inst/genblk1[14].tdc1/latches_reg[58]/G
                         clock pessimism              0.000     2.646    
                         clock uncertainty           -0.154     2.492    
                         time borrowed                5.098     7.590    
  -------------------------------------------------------------------
                         required time                          7.590    
                         arrival time                         -49.199    
  -------------------------------------------------------------------
                         slack                                -41.609    

Slack (VIOLATED) :        -41.537ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/genblk1[10].tdc1/latches_reg[59]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        49.135ns  (logic 16.033ns (32.631%)  route 33.102ns (67.369%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        2.313     3.607    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[1].init/in
    SLICE_X41Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.731 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     3.885    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[1].init/tmp
    SLICE_X41Y57         LUT1 (Prop_lut1_I0_O)        0.124     4.009 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.264     4.273    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[2].init/in
    SLICE_X41Y57         LUT1 (Prop_lut1_I0_O)        0.124     4.397 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.416     4.813    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[2].init/tmp
    SLICE_X40Y58         LUT1 (Prop_lut1_I0_O)        0.124     4.937 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.488     5.425    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[3].init/in
    SLICE_X40Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.549 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     5.708    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[3].init/tmp
    SLICE_X40Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.832 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.161     5.993    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[4].init/in
    SLICE_X40Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.117 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.417     6.534    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[4].init/tmp
    SLICE_X40Y57         LUT1 (Prop_lut1_I0_O)        0.124     6.658 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.343     7.001    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[5].init/in
    SLICE_X41Y57         LUT1 (Prop_lut1_I0_O)        0.124     7.125 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     7.412    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[5].init/tmp
    SLICE_X43Y57         LUT1 (Prop_lut1_I0_O)        0.124     7.536 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.306     7.842    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[6].init/in
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.124     7.966 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.428     8.394    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[6].init/tmp
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.124     8.518 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.171     8.689    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[7].init/in
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.124     8.813 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     9.095    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[7].init/tmp
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.124     9.219 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.303     9.522    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[8].init/in
    SLICE_X42Y58         LUT1 (Prop_lut1_I0_O)        0.124     9.646 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     9.947    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[8].init/tmp
    SLICE_X40Y57         LUT1 (Prop_lut1_I0_O)        0.124    10.071 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.159    10.229    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[9].init/in
    SLICE_X40Y57         LUT1 (Prop_lut1_I0_O)        0.124    10.353 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    10.647    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[9].init/tmp
    SLICE_X43Y58         LUT1 (Prop_lut1_I0_O)        0.124    10.771 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.309    11.080    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[10].init/in
    SLICE_X40Y59         LUT1 (Prop_lut1_I0_O)        0.124    11.204 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    11.487    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[10].init/tmp
    SLICE_X43Y59         LUT1 (Prop_lut1_I0_O)        0.124    11.611 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.320    11.931    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[11].init/in
    SLICE_X46Y59         LUT1 (Prop_lut1_I0_O)        0.124    12.055 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    12.361    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[11].init/tmp
    SLICE_X46Y60         LUT1 (Prop_lut1_I0_O)        0.124    12.485 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.339    12.824    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[12].init/in
    SLICE_X47Y60         LUT1 (Prop_lut1_I0_O)        0.124    12.948 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    13.254    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[12].init/tmp
    SLICE_X46Y61         LUT1 (Prop_lut1_I0_O)        0.124    13.378 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.303    13.681    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[13].init/in
    SLICE_X46Y60         LUT1 (Prop_lut1_I0_O)        0.124    13.805 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    13.967    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[13].init/tmp
    SLICE_X46Y60         LUT1 (Prop_lut1_I0_O)        0.124    14.091 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.424    14.515    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[14].init/in
    SLICE_X45Y62         LUT1 (Prop_lut1_I0_O)        0.124    14.639 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    14.794    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[14].init/tmp
    SLICE_X45Y62         LUT1 (Prop_lut1_I0_O)        0.124    14.918 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.300    15.217    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[15].init/in
    SLICE_X44Y61         LUT1 (Prop_lut1_I0_O)        0.124    15.341 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    15.500    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[15].init/tmp
    SLICE_X44Y61         LUT1 (Prop_lut1_I0_O)        0.124    15.624 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.294    15.918    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[16].init/in
    SLICE_X45Y62         LUT1 (Prop_lut1_I0_O)        0.124    16.042 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.403    16.445    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[16].init/tmp
    SLICE_X45Y60         LUT1 (Prop_lut1_I0_O)        0.124    16.569 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.403    16.972    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[17].init/in
    SLICE_X45Y61         LUT1 (Prop_lut1_I0_O)        0.124    17.096 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    17.359    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[17].init/tmp
    SLICE_X45Y61         LUT1 (Prop_lut1_I0_O)        0.124    17.483 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.292    17.776    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[18].init/in
    SLICE_X45Y62         LUT1 (Prop_lut1_I0_O)        0.124    17.900 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    18.204    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[18].init/tmp
    SLICE_X45Y61         LUT1 (Prop_lut1_I0_O)        0.124    18.328 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.472    18.799    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[19].init/in
    SLICE_X38Y61         LUT1 (Prop_lut1_I0_O)        0.124    18.923 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    19.211    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[19].init/tmp
    SLICE_X37Y61         LUT1 (Prop_lut1_I0_O)        0.124    19.335 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.294    19.630    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[20].init/in
    SLICE_X38Y61         LUT1 (Prop_lut1_I0_O)        0.124    19.754 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.320    20.074    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[20].init/tmp
    SLICE_X40Y60         LUT1 (Prop_lut1_I0_O)        0.124    20.198 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.359    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[21].init/in
    SLICE_X40Y60         LUT1 (Prop_lut1_I0_O)        0.124    20.483 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.280    20.763    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[21].init/tmp
    SLICE_X40Y60         LUT1 (Prop_lut1_I0_O)        0.124    20.887 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.314    21.201    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[22].init/in
    SLICE_X39Y59         LUT1 (Prop_lut1_I0_O)        0.124    21.325 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    21.628    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[22].init/tmp
    SLICE_X38Y60         LUT1 (Prop_lut1_I0_O)        0.124    21.752 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.162    21.914    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[23].init/in
    SLICE_X38Y60         LUT1 (Prop_lut1_I0_O)        0.124    22.038 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.290    22.328    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[23].init/tmp
    SLICE_X39Y59         LUT1 (Prop_lut1_I0_O)        0.124    22.452 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.306    22.759    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[24].init/in
    SLICE_X38Y60         LUT1 (Prop_lut1_I0_O)        0.124    22.883 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.458    23.341    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[24].init/tmp
    SLICE_X42Y59         LUT1 (Prop_lut1_I0_O)        0.124    23.465 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.165    23.630    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[25].init/in
    SLICE_X42Y59         LUT1 (Prop_lut1_I0_O)        0.124    23.754 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308    24.062    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[25].init/tmp
    SLICE_X39Y59         LUT1 (Prop_lut1_I0_O)        0.124    24.186 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.351    24.537    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[26].init/in
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.124    24.661 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    24.832    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[26].init/tmp
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.124    24.956 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.343    25.299    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[27].init/in
    SLICE_X39Y59         LUT1 (Prop_lut1_I0_O)        0.124    25.423 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.491    25.914    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[27].init/tmp
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.124    26.038 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.306    26.344    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[28].init/in
    SLICE_X42Y59         LUT1 (Prop_lut1_I0_O)        0.124    26.468 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    26.762    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[28].init/tmp
    SLICE_X40Y59         LUT1 (Prop_lut1_I0_O)        0.124    26.886 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.304    27.190    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[29].init/in
    SLICE_X42Y59         LUT1 (Prop_lut1_I0_O)        0.124    27.314 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    27.605    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[29].init/tmp
    SLICE_X43Y59         LUT1 (Prop_lut1_I0_O)        0.124    27.729 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.282    28.012    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[30].init/in
    SLICE_X41Y59         LUT1 (Prop_lut1_I0_O)        0.124    28.136 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    28.290    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[30].init/tmp
    SLICE_X41Y59         LUT1 (Prop_lut1_I0_O)        0.124    28.414 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.287    28.701    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[31].init/in
    SLICE_X43Y59         LUT1 (Prop_lut1_I0_O)        0.124    28.825 f  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    29.110    design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[31].init/tmp
    SLICE_X41Y59         LUT1 (Prop_lut1_I0_O)        0.124    29.234 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    29.388    design_1_i/top_0/inst/genblk1[10].tdc1/initial_bufs[31]
    SLICE_X41Y59         LUT1 (Prop_lut1_I0_O)        0.124    29.512 r  design_1_i/top_0/inst/genblk1[10].tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.485    29.997    design_1_i/top_0/inst/genblk1[10].tdc1/delay_bufs[0]
    SLICE_X41Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.523 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.647    31.170    design_1_i/top_0/inst/genblk1[10].tdc1/delay_bufs[4]
    SLICE_X39Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.696 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.920    32.616    design_1_i/top_0/inst/genblk1[10].tdc1/delay_bufs[8]
    SLICE_X38Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.166 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.627    33.793    design_1_i/top_0/inst/genblk1[10].tdc1/delay_bufs[12]
    SLICE_X36Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.343 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.818    35.161    design_1_i/top_0/inst/genblk1[10].tdc1/delay_bufs[16]
    SLICE_X36Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.711 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.872    36.583    design_1_i/top_0/inst/genblk1[10].tdc1/delay_bufs[20]
    SLICE_X37Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.109 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.638    37.747    design_1_i/top_0/inst/genblk1[10].tdc1/delay_bufs[24]
    SLICE_X37Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.273 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.916    39.190    design_1_i/top_0/inst/genblk1[10].tdc1/delay_bufs[28]
    SLICE_X36Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.740 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.823    40.563    design_1_i/top_0/inst/genblk1[10].tdc1/delay_bufs[32]
    SLICE_X36Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.113 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.785    41.897    design_1_i/top_0/inst/genblk1[10].tdc1/delay_bufs[36]
    SLICE_X35Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.423 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.791    43.214    design_1_i/top_0/inst/genblk1[10].tdc1/delay_bufs[40]
    SLICE_X32Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.764 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.795    44.559    design_1_i/top_0/inst/genblk1[10].tdc1/delay_bufs[44]
    SLICE_X34Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    45.109 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.823    45.932    design_1_i/top_0/inst/genblk1[10].tdc1/delay_bufs[48]
    SLICE_X34Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    46.482 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.642    47.124    design_1_i/top_0/inst/genblk1[10].tdc1/delay_bufs[52]
    SLICE_X33Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    47.650 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.920    48.571    design_1_i/top_0/inst/genblk1[10].tdc1/delay_bufs[56]
    SLICE_X32Y62         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    49.135 r  design_1_i/top_0/inst/genblk1[10].tdc1/genblk2[14].delay_k/CO[2]
                         net (fo=1, routed)           0.000    49.135    design_1_i/top_0/inst/genblk1[10].tdc1/delay_bufs[59]
    SLICE_X32Y62         LDCE                                         r  design_1_i/top_0/inst/genblk1[10].tdc1/latches_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        1.475     2.654    design_1_i/top_0/inst/genblk1[10].tdc1/initial_bufs[0]
    SLICE_X32Y62         LDCE                                         r  design_1_i/top_0/inst/genblk1[10].tdc1/latches_reg[59]/G
                         clock pessimism              0.000     2.654    
                         clock uncertainty           -0.154     2.500    
                         time borrowed                5.098     7.598    
  -------------------------------------------------------------------
                         required time                          7.598    
                         arrival time                         -49.135    
  -------------------------------------------------------------------
                         slack                                -41.537    

Slack (VIOLATED) :        -41.514ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/genblk1[14].tdc1/latches_reg[57]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        49.104ns  (logic 15.790ns (32.156%)  route 33.314ns (67.844%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        2.300     3.594    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[1].init/in
    SLICE_X45Y78         LUT1 (Prop_lut1_I0_O)        0.124     3.718 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     3.869    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[1].init/tmp
    SLICE_X45Y78         LUT1 (Prop_lut1_I0_O)        0.124     3.993 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.290     4.283    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[2].init/in
    SLICE_X45Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.407 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     4.561    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[2].init/tmp
    SLICE_X45Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.685 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.264     4.950    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[3].init/in
    SLICE_X45Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.074 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.348     5.421    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[3].init/tmp
    SLICE_X44Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.545 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.158     5.703    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[4].init/in
    SLICE_X44Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.827 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     6.111    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[4].init/tmp
    SLICE_X47Y77         LUT1 (Prop_lut1_I0_O)        0.124     6.235 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.287     6.522    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[5].init/in
    SLICE_X45Y77         LUT1 (Prop_lut1_I0_O)        0.124     6.646 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433     7.079    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[5].init/tmp
    SLICE_X45Y79         LUT1 (Prop_lut1_I0_O)        0.124     7.203 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     7.357    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[6].init/in
    SLICE_X45Y79         LUT1 (Prop_lut1_I0_O)        0.124     7.481 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.431     7.912    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[6].init/tmp
    SLICE_X41Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.036 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.191    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[7].init/in
    SLICE_X41Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.315 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     8.614    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[7].init/tmp
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.124     8.738 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.298     9.036    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[8].init/in
    SLICE_X39Y78         LUT1 (Prop_lut1_I0_O)        0.124     9.160 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     9.452    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[8].init/tmp
    SLICE_X39Y77         LUT1 (Prop_lut1_I0_O)        0.124     9.576 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.730    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[9].init/in
    SLICE_X39Y77         LUT1 (Prop_lut1_I0_O)        0.124     9.854 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    10.117    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[9].init/tmp
    SLICE_X39Y77         LUT1 (Prop_lut1_I0_O)        0.124    10.241 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.323    10.564    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[10].init/in
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.124    10.688 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.329    11.017    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[10].init/tmp
    SLICE_X38Y77         LUT1 (Prop_lut1_I0_O)        0.124    11.141 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.306    11.448    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[11].init/in
    SLICE_X40Y77         LUT1 (Prop_lut1_I0_O)        0.124    11.572 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.435    12.007    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[11].init/tmp
    SLICE_X43Y78         LUT1 (Prop_lut1_I0_O)        0.124    12.131 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.301    12.432    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[12].init/in
    SLICE_X40Y77         LUT1 (Prop_lut1_I0_O)        0.124    12.556 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    12.858    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[12].init/tmp
    SLICE_X43Y76         LUT1 (Prop_lut1_I0_O)        0.124    12.982 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.304    13.286    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[13].init/in
    SLICE_X41Y77         LUT1 (Prop_lut1_I0_O)        0.124    13.410 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.347    13.757    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[13].init/tmp
    SLICE_X40Y77         LUT1 (Prop_lut1_I0_O)        0.124    13.881 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.304    14.185    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[14].init/in
    SLICE_X43Y78         LUT1 (Prop_lut1_I0_O)        0.124    14.309 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.445    14.753    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[14].init/tmp
    SLICE_X40Y76         LUT1 (Prop_lut1_I0_O)        0.124    14.877 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.280    15.157    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[15].init/in
    SLICE_X40Y76         LUT1 (Prop_lut1_I0_O)        0.124    15.281 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    15.570    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[15].init/tmp
    SLICE_X41Y77         LUT1 (Prop_lut1_I0_O)        0.124    15.694 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.405    16.100    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[16].init/in
    SLICE_X41Y78         LUT1 (Prop_lut1_I0_O)        0.124    16.224 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    16.373    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[16].init/tmp
    SLICE_X41Y78         LUT1 (Prop_lut1_I0_O)        0.124    16.497 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.451    16.948    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[17].init/in
    SLICE_X44Y79         LUT1 (Prop_lut1_I0_O)        0.124    17.072 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.317    17.389    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[17].init/tmp
    SLICE_X43Y80         LUT1 (Prop_lut1_I0_O)        0.124    17.513 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.320    17.833    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[18].init/in
    SLICE_X44Y79         LUT1 (Prop_lut1_I0_O)        0.124    17.957 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    18.257    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[18].init/tmp
    SLICE_X44Y78         LUT1 (Prop_lut1_I0_O)        0.124    18.381 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.158    18.539    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[19].init/in
    SLICE_X44Y78         LUT1 (Prop_lut1_I0_O)        0.124    18.663 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    18.965    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[19].init/tmp
    SLICE_X44Y77         LUT1 (Prop_lut1_I0_O)        0.124    19.089 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.300    19.389    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[20].init/in
    SLICE_X44Y76         LUT1 (Prop_lut1_I0_O)        0.124    19.513 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    19.808    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[20].init/tmp
    SLICE_X45Y75         LUT1 (Prop_lut1_I0_O)        0.124    19.932 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.302    20.234    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[21].init/in
    SLICE_X44Y76         LUT1 (Prop_lut1_I0_O)        0.124    20.358 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    20.662    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[21].init/tmp
    SLICE_X43Y76         LUT1 (Prop_lut1_I0_O)        0.124    20.786 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.306    21.092    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[22].init/in
    SLICE_X44Y76         LUT1 (Prop_lut1_I0_O)        0.124    21.216 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    21.378    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[22].init/tmp
    SLICE_X44Y76         LUT1 (Prop_lut1_I0_O)        0.124    21.502 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.298    21.800    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[23].init/in
    SLICE_X43Y76         LUT1 (Prop_lut1_I0_O)        0.124    21.924 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.075    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[23].init/tmp
    SLICE_X43Y76         LUT1 (Prop_lut1_I0_O)        0.124    22.199 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.304    22.503    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[24].init/in
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.124    22.627 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    22.914    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[24].init/tmp
    SLICE_X41Y75         LUT1 (Prop_lut1_I0_O)        0.124    23.038 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.284    23.322    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[25].init/in
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.124    23.446 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.321    23.767    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[25].init/tmp
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.124    23.891 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.288    24.180    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[26].init/in
    SLICE_X43Y74         LUT1 (Prop_lut1_I0_O)        0.124    24.304 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.382    24.686    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[26].init/tmp
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.124    24.810 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.282    25.092    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[27].init/in
    SLICE_X41Y75         LUT1 (Prop_lut1_I0_O)        0.124    25.216 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.412    25.628    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[27].init/tmp
    SLICE_X39Y75         LUT1 (Prop_lut1_I0_O)        0.124    25.752 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.306    26.058    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[28].init/in
    SLICE_X38Y77         LUT1 (Prop_lut1_I0_O)        0.124    26.182 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    26.479    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[28].init/tmp
    SLICE_X41Y77         LUT1 (Prop_lut1_I0_O)        0.124    26.603 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.309    26.913    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[29].init/in
    SLICE_X38Y77         LUT1 (Prop_lut1_I0_O)        0.124    27.037 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    27.202    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[29].init/tmp
    SLICE_X38Y77         LUT1 (Prop_lut1_I0_O)        0.124    27.326 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.283    27.609    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[30].init/in
    SLICE_X37Y77         LUT1 (Prop_lut1_I0_O)        0.124    27.733 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    28.029    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[30].init/tmp
    SLICE_X37Y75         LUT1 (Prop_lut1_I0_O)        0.124    28.153 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.426    28.579    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[31].init/in
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.124    28.703 f  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    28.854    design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[31].init/tmp
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.124    28.978 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    29.132    design_1_i/top_0/inst/genblk1[14].tdc1/initial_bufs[31]
    SLICE_X37Y76         LUT1 (Prop_lut1_I0_O)        0.124    29.256 r  design_1_i/top_0/inst/genblk1[14].tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.477    29.733    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[0]
    SLICE_X38Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.283 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.872    31.155    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[4]
    SLICE_X39Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.681 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.809    32.490    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[8]
    SLICE_X38Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.040 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.835    33.875    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[12]
    SLICE_X38Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.425 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.872    35.297    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[16]
    SLICE_X39Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.823 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.839    36.662    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[20]
    SLICE_X40Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.188 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.788    37.976    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[24]
    SLICE_X40Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.502 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.879    39.381    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[28]
    SLICE_X41Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.907 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.773    40.681    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[32]
    SLICE_X42Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.231 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.627    41.857    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[36]
    SLICE_X41Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.383 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.788    43.171    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[40]
    SLICE_X39Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.697 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.809    44.506    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[44]
    SLICE_X39Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.032 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.920    45.952    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[48]
    SLICE_X38Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    46.502 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.767    47.269    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[52]
    SLICE_X37Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    47.795 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.916    48.711    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[56]
    SLICE_X36Y71         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    49.104 r  design_1_i/top_0/inst/genblk1[14].tdc1/genblk2[14].delay_k/CO[0]
                         net (fo=1, routed)           0.000    49.104    design_1_i/top_0/inst/genblk1[14].tdc1/delay_bufs[57]
    SLICE_X36Y71         LDCE                                         r  design_1_i/top_0/inst/genblk1[14].tdc1/latches_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        1.467     2.646    design_1_i/top_0/inst/genblk1[14].tdc1/initial_bufs[0]
    SLICE_X36Y71         LDCE                                         r  design_1_i/top_0/inst/genblk1[14].tdc1/latches_reg[57]/G
                         clock pessimism              0.000     2.646    
                         clock uncertainty           -0.154     2.492    
                         time borrowed                5.098     7.590    
  -------------------------------------------------------------------
                         required time                          7.590    
                         arrival time                         -49.104    
  -------------------------------------------------------------------
                         slack                                -41.514    

Slack (VIOLATED) :        -41.468ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/genblk1[7].tdc1/latches_reg[59]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        49.089ns  (logic 15.865ns (32.319%)  route 33.224ns (67.681%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        2.368     3.662    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[1].init/in
    SLICE_X63Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.786 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299     4.085    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[1].init/tmp
    SLICE_X65Y57         LUT1 (Prop_lut1_I0_O)        0.124     4.209 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.298     4.506    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[2].init/in
    SLICE_X63Y57         LUT1 (Prop_lut1_I0_O)        0.124     4.630 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.401     5.032    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[2].init/tmp
    SLICE_X63Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.156 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.303     5.459    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[3].init/in
    SLICE_X62Y57         LUT1 (Prop_lut1_I0_O)        0.124     5.583 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     5.886    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[3].init/tmp
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.010 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.306     6.316    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[4].init/in
    SLICE_X62Y57         LUT1 (Prop_lut1_I0_O)        0.124     6.440 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295     6.736    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[4].init/tmp
    SLICE_X63Y57         LUT1 (Prop_lut1_I0_O)        0.124     6.860 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.360     7.219    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[5].init/in
    SLICE_X62Y57         LUT1 (Prop_lut1_I0_O)        0.124     7.343 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.414     7.757    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[5].init/tmp
    SLICE_X65Y58         LUT1 (Prop_lut1_I0_O)        0.124     7.881 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.286     8.167    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[6].init/in
    SLICE_X67Y58         LUT1 (Prop_lut1_I0_O)        0.124     8.291 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264     8.555    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[6].init/tmp
    SLICE_X67Y58         LUT1 (Prop_lut1_I0_O)        0.124     8.679 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.301     8.980    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[7].init/in
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.124     9.104 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     9.404    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[7].init/tmp
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.124     9.528 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.159     9.687    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[8].init/in
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.124     9.811 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    10.112    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[8].init/tmp
    SLICE_X65Y57         LUT1 (Prop_lut1_I0_O)        0.124    10.236 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154    10.390    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[9].init/in
    SLICE_X65Y57         LUT1 (Prop_lut1_I0_O)        0.124    10.514 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    10.777    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[9].init/tmp
    SLICE_X65Y57         LUT1 (Prop_lut1_I0_O)        0.124    10.901 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.289    11.190    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[10].init/in
    SLICE_X65Y58         LUT1 (Prop_lut1_I0_O)        0.124    11.314 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    11.606    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[10].init/tmp
    SLICE_X65Y59         LUT1 (Prop_lut1_I0_O)        0.124    11.730 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.309    12.040    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[11].init/in
    SLICE_X62Y59         LUT1 (Prop_lut1_I0_O)        0.124    12.164 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    12.326    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[11].init/tmp
    SLICE_X62Y59         LUT1 (Prop_lut1_I0_O)        0.124    12.450 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.171    12.621    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[12].init/in
    SLICE_X62Y59         LUT1 (Prop_lut1_I0_O)        0.124    12.745 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    13.088    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[12].init/tmp
    SLICE_X63Y59         LUT1 (Prop_lut1_I0_O)        0.124    13.212 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.264    13.476    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[13].init/in
    SLICE_X63Y59         LUT1 (Prop_lut1_I0_O)        0.124    13.600 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    13.895    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[13].init/tmp
    SLICE_X63Y58         LUT1 (Prop_lut1_I0_O)        0.124    14.019 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.343    14.362    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[14].init/in
    SLICE_X63Y59         LUT1 (Prop_lut1_I0_O)        0.124    14.486 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    14.749    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[14].init/tmp
    SLICE_X63Y59         LUT1 (Prop_lut1_I0_O)        0.124    14.873 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.306    15.180    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[15].init/in
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124    15.304 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.339    15.642    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[15].init/tmp
    SLICE_X63Y58         LUT1 (Prop_lut1_I0_O)        0.124    15.766 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.307    16.073    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[16].init/in
    SLICE_X66Y58         LUT1 (Prop_lut1_I0_O)        0.124    16.197 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    16.484    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[16].init/tmp
    SLICE_X65Y58         LUT1 (Prop_lut1_I0_O)        0.124    16.608 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.430    17.038    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[17].init/in
    SLICE_X66Y58         LUT1 (Prop_lut1_I0_O)        0.124    17.162 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    17.444    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[17].init/tmp
    SLICE_X66Y58         LUT1 (Prop_lut1_I0_O)        0.124    17.568 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.495    18.062    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[18].init/in
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.124    18.186 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    18.489    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[18].init/tmp
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.124    18.613 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.287    18.900    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[19].init/in
    SLICE_X67Y58         LUT1 (Prop_lut1_I0_O)        0.124    19.024 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    19.287    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[19].init/tmp
    SLICE_X67Y58         LUT1 (Prop_lut1_I0_O)        0.124    19.411 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.292    19.704    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[20].init/in
    SLICE_X67Y57         LUT1 (Prop_lut1_I0_O)        0.124    19.828 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    20.122    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[20].init/tmp
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.124    20.246 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.287    20.533    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[21].init/in
    SLICE_X67Y57         LUT1 (Prop_lut1_I0_O)        0.124    20.657 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    20.920    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[21].init/tmp
    SLICE_X67Y57         LUT1 (Prop_lut1_I0_O)        0.124    21.044 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.306    21.350    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[22].init/in
    SLICE_X66Y59         LUT1 (Prop_lut1_I0_O)        0.124    21.474 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.543    22.017    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[22].init/tmp
    SLICE_X65Y59         LUT1 (Prop_lut1_I0_O)        0.124    22.141 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.304    22.445    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[23].init/in
    SLICE_X66Y59         LUT1 (Prop_lut1_I0_O)        0.124    22.569 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    22.851    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[23].init/tmp
    SLICE_X66Y59         LUT1 (Prop_lut1_I0_O)        0.124    22.975 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.305    23.281    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[24].init/in
    SLICE_X66Y61         LUT1 (Prop_lut1_I0_O)        0.124    23.405 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    23.566    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[24].init/tmp
    SLICE_X66Y61         LUT1 (Prop_lut1_I0_O)        0.124    23.690 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.165    23.854    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[25].init/in
    SLICE_X66Y61         LUT1 (Prop_lut1_I0_O)        0.124    23.978 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.339    24.317    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[25].init/tmp
    SLICE_X67Y61         LUT1 (Prop_lut1_I0_O)        0.124    24.441 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.592    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[26].init/in
    SLICE_X67Y61         LUT1 (Prop_lut1_I0_O)        0.124    24.716 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    25.010    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[26].init/tmp
    SLICE_X67Y59         LUT1 (Prop_lut1_I0_O)        0.124    25.134 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.151    25.285    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[27].init/in
    SLICE_X67Y59         LUT1 (Prop_lut1_I0_O)        0.124    25.409 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    25.700    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[27].init/tmp
    SLICE_X67Y60         LUT1 (Prop_lut1_I0_O)        0.124    25.824 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.151    25.975    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[28].init/in
    SLICE_X67Y60         LUT1 (Prop_lut1_I0_O)        0.124    26.099 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    26.253    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[28].init/tmp
    SLICE_X67Y60         LUT1 (Prop_lut1_I0_O)        0.124    26.377 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.312    26.689    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[29].init/in
    SLICE_X66Y61         LUT1 (Prop_lut1_I0_O)        0.124    26.813 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.432    27.245    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[29].init/tmp
    SLICE_X63Y62         LUT1 (Prop_lut1_I0_O)        0.124    27.369 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.299    27.668    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[30].init/in
    SLICE_X61Y61         LUT1 (Prop_lut1_I0_O)        0.124    27.792 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    28.094    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[30].init/tmp
    SLICE_X59Y61         LUT1 (Prop_lut1_I0_O)        0.124    28.218 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.302    28.520    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[31].init/in
    SLICE_X61Y61         LUT1 (Prop_lut1_I0_O)        0.124    28.644 f  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    28.907    design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[31].init/tmp
    SLICE_X61Y61         LUT1 (Prop_lut1_I0_O)        0.124    29.031 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.424    29.456    design_1_i/top_0/inst/genblk1[7].tdc1/initial_bufs[31]
    SLICE_X63Y60         LUT1 (Prop_lut1_I0_O)        0.124    29.580 r  design_1_i/top_0/inst/genblk1[7].tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.354    29.934    design_1_i/top_0/inst/genblk1[7].tdc1/delay_bufs[0]
    SLICE_X64Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.460 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.788    31.248    design_1_i/top_0/inst/genblk1[7].tdc1/delay_bufs[4]
    SLICE_X64Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.774 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.792    32.566    design_1_i/top_0/inst/genblk1[7].tdc1/delay_bufs[8]
    SLICE_X61Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.092 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.780    33.872    design_1_i/top_0/inst/genblk1[7].tdc1/delay_bufs[12]
    SLICE_X61Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.398 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.829    35.226    design_1_i/top_0/inst/genblk1[7].tdc1/delay_bufs[16]
    SLICE_X60Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.752 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.831    36.584    design_1_i/top_0/inst/genblk1[7].tdc1/delay_bufs[20]
    SLICE_X60Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.110 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.831    37.941    design_1_i/top_0/inst/genblk1[7].tdc1/delay_bufs[24]
    SLICE_X60Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.467 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.879    39.346    design_1_i/top_0/inst/genblk1[7].tdc1/delay_bufs[28]
    SLICE_X61Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.872 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.789    40.661    design_1_i/top_0/inst/genblk1[7].tdc1/delay_bufs[32]
    SLICE_X57Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.187 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.784    41.972    design_1_i/top_0/inst/genblk1[7].tdc1/delay_bufs[36]
    SLICE_X58Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.522 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.836    43.357    design_1_i/top_0/inst/genblk1[7].tdc1/delay_bufs[40]
    SLICE_X60Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.883 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.785    44.668    design_1_i/top_0/inst/genblk1[7].tdc1/delay_bufs[44]
    SLICE_X64Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.194 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.879    46.073    design_1_i/top_0/inst/genblk1[7].tdc1/delay_bufs[48]
    SLICE_X65Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    46.599 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.773    47.372    design_1_i/top_0/inst/genblk1[7].tdc1/delay_bufs[52]
    SLICE_X66Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    47.922 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.627    48.549    design_1_i/top_0/inst/genblk1[7].tdc1/delay_bufs[56]
    SLICE_X65Y60         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    49.089 r  design_1_i/top_0/inst/genblk1[7].tdc1/genblk2[14].delay_k/CO[2]
                         net (fo=1, routed)           0.000    49.089    design_1_i/top_0/inst/genblk1[7].tdc1/delay_bufs[59]
    SLICE_X65Y60         LDCE                                         r  design_1_i/top_0/inst/genblk1[7].tdc1/latches_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        1.539     2.718    design_1_i/top_0/inst/genblk1[7].tdc1/initial_bufs[0]
    SLICE_X65Y60         LDCE                                         r  design_1_i/top_0/inst/genblk1[7].tdc1/latches_reg[59]/G
                         clock pessimism              0.000     2.718    
                         clock uncertainty           -0.154     2.564    
                         time borrowed                5.057     7.621    
  -------------------------------------------------------------------
                         required time                          7.621    
                         arrival time                         -49.089    
  -------------------------------------------------------------------
                         slack                                -41.468    

Slack (VIOLATED) :        -41.466ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/genblk1[0].tdc1/latches_reg[60]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        48.812ns  (logic 15.899ns (32.572%)  route 32.913ns (67.428%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.146ns
    Computed max time borrow:         4.854ns
    Time borrowed from endpoint:      4.854ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        2.285     3.579    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[1].init/in
    SLICE_X51Y77         LUT1 (Prop_lut1_I0_O)        0.124     3.703 f  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     3.854    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[1].init/tmp
    SLICE_X51Y77         LUT1 (Prop_lut1_I0_O)        0.124     3.978 r  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.297     4.275    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[2].init/in
    SLICE_X53Y76         LUT1 (Prop_lut1_I0_O)        0.124     4.399 f  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     4.551    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[2].init/tmp
    SLICE_X53Y76         LUT1 (Prop_lut1_I0_O)        0.124     4.675 r  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.304     4.979    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[3].init/in
    SLICE_X50Y76         LUT1 (Prop_lut1_I0_O)        0.124     5.103 f  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282     5.385    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[3].init/tmp
    SLICE_X50Y76         LUT1 (Prop_lut1_I0_O)        0.124     5.509 r  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.165     5.673    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[4].init/in
    SLICE_X50Y76         LUT1 (Prop_lut1_I0_O)        0.124     5.797 f  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295     6.093    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[4].init/tmp
    SLICE_X51Y76         LUT1 (Prop_lut1_I0_O)        0.124     6.217 r  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.525     6.742    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[5].init/in
    SLICE_X51Y76         LUT1 (Prop_lut1_I0_O)        0.124     6.866 f  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     7.129    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[5].init/tmp
    SLICE_X51Y76         LUT1 (Prop_lut1_I0_O)        0.124     7.253 r  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.294     7.547    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[6].init/in
    SLICE_X51Y77         LUT1 (Prop_lut1_I0_O)        0.124     7.671 f  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     7.955    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[6].init/tmp
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124     8.079 r  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.295     8.374    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[7].init/in
    SLICE_X50Y77         LUT1 (Prop_lut1_I0_O)        0.124     8.498 f  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.452     8.950    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[7].init/tmp
    SLICE_X50Y77         LUT1 (Prop_lut1_I0_O)        0.124     9.074 r  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.492     9.566    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[8].init/in
    SLICE_X50Y77         LUT1 (Prop_lut1_I0_O)        0.124     9.690 f  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.417    10.107    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[8].init/tmp
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    10.231 r  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.433    10.665    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[9].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    10.789 f  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.348    11.136    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[9].init/tmp
    SLICE_X48Y77         LUT1 (Prop_lut1_I0_O)        0.124    11.260 r  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.302    11.562    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[10].init/in
    SLICE_X47Y77         LUT1 (Prop_lut1_I0_O)        0.124    11.686 f  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    11.980    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[10].init/tmp
    SLICE_X44Y77         LUT1 (Prop_lut1_I0_O)        0.124    12.104 r  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.427    12.531    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[11].init/in
    SLICE_X47Y79         LUT1 (Prop_lut1_I0_O)        0.124    12.655 f  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    12.951    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[11].init/tmp
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.075 r  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.283    13.359    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[12].init/in
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.483 f  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.634    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[12].init/tmp
    SLICE_X47Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.758 r  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.293    14.051    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[13].init/in
    SLICE_X47Y78         LUT1 (Prop_lut1_I0_O)        0.124    14.175 f  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    14.327    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[13].init/tmp
    SLICE_X47Y78         LUT1 (Prop_lut1_I0_O)        0.124    14.451 r  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.295    14.746    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[14].init/in
    SLICE_X47Y77         LUT1 (Prop_lut1_I0_O)        0.124    14.870 f  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.446    15.316    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[14].init/tmp
    SLICE_X48Y76         LUT1 (Prop_lut1_I0_O)        0.124    15.440 r  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.161    15.601    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[15].init/in
    SLICE_X48Y76         LUT1 (Prop_lut1_I0_O)        0.124    15.725 f  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.016    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[15].init/tmp
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    16.140 r  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.417    16.557    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[16].init/in
    SLICE_X45Y76         LUT1 (Prop_lut1_I0_O)        0.124    16.681 f  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    16.968    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[16].init/tmp
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.124    17.092 r  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.264    17.356    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[17].init/in
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.124    17.480 f  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    17.629    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[17].init/tmp
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.124    17.753 r  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.326    18.079    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[18].init/in
    SLICE_X48Y75         LUT1 (Prop_lut1_I0_O)        0.124    18.203 f  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.445    18.648    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[18].init/tmp
    SLICE_X44Y75         LUT1 (Prop_lut1_I0_O)        0.124    18.772 r  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.298    19.070    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[19].init/in
    SLICE_X46Y75         LUT1 (Prop_lut1_I0_O)        0.124    19.194 f  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    19.487    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[19].init/tmp
    SLICE_X47Y75         LUT1 (Prop_lut1_I0_O)        0.124    19.611 r  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.765    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[20].init/in
    SLICE_X47Y75         LUT1 (Prop_lut1_I0_O)        0.124    19.889 f  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    20.152    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[20].init/tmp
    SLICE_X47Y75         LUT1 (Prop_lut1_I0_O)        0.124    20.276 r  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.282    20.558    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[21].init/in
    SLICE_X45Y75         LUT1 (Prop_lut1_I0_O)        0.124    20.682 f  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    20.977    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[21].init/tmp
    SLICE_X45Y76         LUT1 (Prop_lut1_I0_O)        0.124    21.101 r  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.287    21.389    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[22].init/in
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.124    21.513 f  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    21.798    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[22].init/tmp
    SLICE_X45Y76         LUT1 (Prop_lut1_I0_O)        0.124    21.922 r  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    22.071    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[23].init/in
    SLICE_X45Y76         LUT1 (Prop_lut1_I0_O)        0.124    22.195 f  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.442    22.636    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[23].init/tmp
    SLICE_X49Y75         LUT1 (Prop_lut1_I0_O)        0.124    22.760 r  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.330    23.090    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[24].init/in
    SLICE_X48Y74         LUT1 (Prop_lut1_I0_O)        0.124    23.214 f  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.327    23.541    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[24].init/tmp
    SLICE_X48Y75         LUT1 (Prop_lut1_I0_O)        0.124    23.665 r  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.161    23.826    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[25].init/in
    SLICE_X48Y75         LUT1 (Prop_lut1_I0_O)        0.124    23.950 f  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    24.256    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[25].init/tmp
    SLICE_X47Y75         LUT1 (Prop_lut1_I0_O)        0.124    24.380 r  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.299    24.679    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[26].init/in
    SLICE_X49Y75         LUT1 (Prop_lut1_I0_O)        0.124    24.803 f  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.954    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[26].init/tmp
    SLICE_X49Y75         LUT1 (Prop_lut1_I0_O)        0.124    25.078 r  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.341    25.419    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[27].init/in
    SLICE_X47Y74         LUT1 (Prop_lut1_I0_O)        0.124    25.543 f  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.695    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[27].init/tmp
    SLICE_X47Y74         LUT1 (Prop_lut1_I0_O)        0.124    25.819 r  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.154    25.972    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[28].init/in
    SLICE_X47Y74         LUT1 (Prop_lut1_I0_O)        0.124    26.096 f  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    26.402    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[28].init/tmp
    SLICE_X48Y74         LUT1 (Prop_lut1_I0_O)        0.124    26.526 r  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.344    26.869    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[29].init/in
    SLICE_X49Y74         LUT1 (Prop_lut1_I0_O)        0.124    26.993 f  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    27.299    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[29].init/tmp
    SLICE_X47Y74         LUT1 (Prop_lut1_I0_O)        0.124    27.423 r  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.302    27.724    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[30].init/in
    SLICE_X43Y74         LUT1 (Prop_lut1_I0_O)        0.124    27.848 f  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    28.141    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[30].init/tmp
    SLICE_X43Y72         LUT1 (Prop_lut1_I0_O)        0.124    28.265 r  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.149    28.414    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[31].init/in
    SLICE_X43Y72         LUT1 (Prop_lut1_I0_O)        0.124    28.538 f  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    28.692    design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[31].init/tmp
    SLICE_X43Y72         LUT1 (Prop_lut1_I0_O)        0.124    28.816 r  design_1_i/top_0/inst/genblk1[0].tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.306    29.122    design_1_i/top_0/inst/genblk1[0].tdc1/initial_bufs[31]
    SLICE_X44Y72         LUT1 (Prop_lut1_I0_O)        0.124    29.246 r  design_1_i/top_0/inst/genblk1[0].tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.484    29.731    design_1_i/top_0/inst/genblk1[0].tdc1/delay_bufs[0]
    SLICE_X49Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.257 r  design_1_i/top_0/inst/genblk1[0].tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.811    31.067    design_1_i/top_0/inst/genblk1[0].tdc1/delay_bufs[4]
    SLICE_X45Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.593 r  design_1_i/top_0/inst/genblk1[0].tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.922    32.516    design_1_i/top_0/inst/genblk1[0].tdc1/delay_bufs[8]
    SLICE_X44Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.042 r  design_1_i/top_0/inst/genblk1[0].tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.782    33.824    design_1_i/top_0/inst/genblk1[0].tdc1/delay_bufs[12]
    SLICE_X45Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.350 r  design_1_i/top_0/inst/genblk1[0].tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.780    35.129    design_1_i/top_0/inst/genblk1[0].tdc1/delay_bufs[16]
    SLICE_X45Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.655 r  design_1_i/top_0/inst/genblk1[0].tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.820    36.475    design_1_i/top_0/inst/genblk1[0].tdc1/delay_bufs[20]
    SLICE_X46Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.025 r  design_1_i/top_0/inst/genblk1[0].tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.784    37.809    design_1_i/top_0/inst/genblk1[0].tdc1/delay_bufs[24]
    SLICE_X49Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.335 r  design_1_i/top_0/inst/genblk1[0].tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.780    39.114    design_1_i/top_0/inst/genblk1[0].tdc1/delay_bufs[28]
    SLICE_X49Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.640 r  design_1_i/top_0/inst/genblk1[0].tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.785    40.426    design_1_i/top_0/inst/genblk1[0].tdc1/delay_bufs[32]
    SLICE_X48Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.952 r  design_1_i/top_0/inst/genblk1[0].tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.652    41.603    design_1_i/top_0/inst/genblk1[0].tdc1/delay_bufs[36]
    SLICE_X47Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.129 r  design_1_i/top_0/inst/genblk1[0].tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.829    42.958    design_1_i/top_0/inst/genblk1[0].tdc1/delay_bufs[40]
    SLICE_X47Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.484 r  design_1_i/top_0/inst/genblk1[0].tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.789    44.273    design_1_i/top_0/inst/genblk1[0].tdc1/delay_bufs[44]
    SLICE_X42Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    44.823 r  design_1_i/top_0/inst/genblk1[0].tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.776    45.598    design_1_i/top_0/inst/genblk1[0].tdc1/delay_bufs[48]
    SLICE_X43Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    46.124 r  design_1_i/top_0/inst/genblk1[0].tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.779    46.903    design_1_i/top_0/inst/genblk1[0].tdc1/delay_bufs[52]
    SLICE_X46Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    47.453 r  design_1_i/top_0/inst/genblk1[0].tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.808    48.262    design_1_i/top_0/inst/genblk1[0].tdc1/delay_bufs[56]
    SLICE_X46Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    48.812 r  design_1_i/top_0/inst/genblk1[0].tdc1/genblk2[14].delay_k/CO[3]
                         net (fo=1, routed)           0.000    48.812    design_1_i/top_0/inst/genblk1[0].tdc1/delay_bufs[60]
    SLICE_X46Y69         LDCE                                         r  design_1_i/top_0/inst/genblk1[0].tdc1/latches_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        1.467     2.646    design_1_i/top_0/inst/genblk1[0].tdc1/initial_bufs[0]
    SLICE_X46Y69         LDCE                                         r  design_1_i/top_0/inst/genblk1[0].tdc1/latches_reg[60]/G
                         clock pessimism              0.000     2.646    
                         clock uncertainty           -0.154     2.492    
                         time borrowed                4.854     7.346    
  -------------------------------------------------------------------
                         required time                          7.346    
                         arrival time                         -48.812    
  -------------------------------------------------------------------
                         slack                                -41.466    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.573     0.909    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y87         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.102     1.152    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X30Y87         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.840     1.206    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y87         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.924    
    SLICE_X30Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.107    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/genblk1[5].tdc1/latches_reg[48]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/genblk1[5].tdc1/delay_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.158ns (42.100%)  route 0.217ns (57.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.552     0.888    design_1_i/top_0/inst/genblk1[5].tdc1/initial_bufs[0]
    SLICE_X49Y62         LDCE                                         r  design_1_i/top_0/inst/genblk1[5].tdc1/latches_reg[48]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         LDCE (EnToQ_ldce_G_Q)        0.158     1.046 r  design_1_i/top_0/inst/genblk1[5].tdc1/latches_reg[48]/Q
                         net (fo=1, routed)           0.217     1.263    design_1_i/top_0/inst/genblk1[5].tdc1/latches[48]
    SLICE_X50Y61         FDRE                                         r  design_1_i/top_0/inst/genblk1[5].tdc1/delay_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.818     1.184    design_1_i/top_0/inst/genblk1[5].tdc1/initial_bufs[0]
    SLICE_X50Y61         FDRE                                         r  design_1_i/top_0/inst/genblk1[5].tdc1/delay_reg[48]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y61         FDRE (Hold_fdre_C_D)         0.053     1.202    design_1_i/top_0/inst/genblk1[5].tdc1/delay_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.779%)  route 0.154ns (52.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.154     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X30Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X30Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.112    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/state_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/sumAccQ_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.188ns (37.749%)  route 0.310ns (62.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.550     0.886    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X51Y89         FDRE                                         r  design_1_i/top_0/inst/state_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/top_0/inst/state_reg[0]_rep/Q
                         net (fo=123, routed)         0.310     1.337    design_1_i/top_0/inst/state_reg[0]_rep_n_0
    SLICE_X46Y88         LUT3 (Prop_lut3_I2_O)        0.047     1.384 r  design_1_i/top_0/inst/sumAccQ[16]_i_1/O
                         net (fo=1, routed)           0.000     1.384    design_1_i/top_0/inst/sumAccQ[16]_i_1_n_0
    SLICE_X46Y88         FDRE                                         r  design_1_i/top_0/inst/sumAccQ_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.822     1.188    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X46Y88         FDRE                                         r  design_1_i/top_0/inst/sumAccQ_reg[16]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X46Y88         FDRE (Hold_fdre_C_D)         0.131     1.284    design_1_i/top_0/inst/sumAccQ_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/state_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/sumAccQ_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.190ns (38.074%)  route 0.309ns (61.926%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.550     0.886    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X51Y89         FDRE                                         r  design_1_i/top_0/inst/state_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/top_0/inst/state_reg[0]_rep/Q
                         net (fo=123, routed)         0.309     1.336    design_1_i/top_0/inst/state_reg[0]_rep_n_0
    SLICE_X46Y88         LUT3 (Prop_lut3_I2_O)        0.049     1.385 r  design_1_i/top_0/inst/sumAccQ[13]_i_1/O
                         net (fo=1, routed)           0.000     1.385    design_1_i/top_0/inst/sumAccQ[13]_i_1_n_0
    SLICE_X46Y88         FDRE                                         r  design_1_i/top_0/inst/sumAccQ_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.822     1.188    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X46Y88         FDRE                                         r  design_1_i/top_0/inst/sumAccQ_reg[13]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X46Y88         FDRE (Hold_fdre_C_D)         0.131     1.284    design_1_i/top_0/inst/sumAccQ_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.913%)  route 0.180ns (56.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.569     0.905    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y81         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.180     1.226    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X26Y84         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.837     1.203    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y84         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.939    
    SLICE_X26Y84         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.122    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/state_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/rmsAccQ_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.573%)  route 0.309ns (62.427%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.550     0.886    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X51Y89         FDRE                                         r  design_1_i/top_0/inst/state_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/top_0/inst/state_reg[0]_rep/Q
                         net (fo=123, routed)         0.309     1.336    design_1_i/top_0/inst/state_reg[0]_rep_n_0
    SLICE_X46Y88         LUT3 (Prop_lut3_I2_O)        0.045     1.381 r  design_1_i/top_0/inst/rmsAccQ[31]_i_1/O
                         net (fo=1, routed)           0.000     1.381    design_1_i/top_0/inst/rmsAccQ[31]_i_1_n_0
    SLICE_X46Y88         FDRE                                         r  design_1_i/top_0/inst/rmsAccQ_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.822     1.188    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X46Y88         FDRE                                         r  design_1_i/top_0/inst/rmsAccQ_reg[31]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X46Y88         FDRE (Hold_fdre_C_D)         0.121     1.274    design_1_i/top_0/inst/rmsAccQ_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/state_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/counterQ_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.498%)  route 0.310ns (62.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.550     0.886    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X51Y89         FDRE                                         r  design_1_i/top_0/inst/state_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/top_0/inst/state_reg[0]_rep/Q
                         net (fo=123, routed)         0.310     1.337    design_1_i/top_0/inst/state_reg[0]_rep_n_0
    SLICE_X46Y88         LUT2 (Prop_lut2_I0_O)        0.045     1.382 r  design_1_i/top_0/inst/counterQ[31]_i_2/O
                         net (fo=1, routed)           0.000     1.382    design_1_i/top_0/inst/counterQ[31]_i_2_n_0
    SLICE_X46Y88         FDRE                                         r  design_1_i/top_0/inst/counterQ_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.822     1.188    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X46Y88         FDRE                                         r  design_1_i/top_0/inst/counterQ_reg[31]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X46Y88         FDRE (Hold_fdre_C_D)         0.121     1.274    design_1_i/top_0/inst/counterQ_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.034%)  route 0.120ns (45.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.569     0.905    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y81         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/Q
                         net (fo=1, routed)           0.120     1.166    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[1]
    SLICE_X26Y81         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.834     1.200    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y81         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.264     0.936    
    SLICE_X26Y81         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.051    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.570     0.906    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X29Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.056     1.102    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[5]
    SLICE_X29Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.836     1.202    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                         clock pessimism             -0.296     0.906    
    SLICE_X29Y82         FDRE (Hold_fdre_C_D)         0.078     0.984    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.984    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y81    design_1_i/top_0/inst/diffMaxQ_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y81    design_1_i/top_0/inst/diffMaxQ_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y81    design_1_i/top_0/inst/diffMaxQ_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y81    design_1_i/top_0/inst/diffMaxQ_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y81    design_1_i/top_0/inst/diffMaxQ_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y81    design_1_i/top_0/inst/diffMaxQ_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y53    design_1_i/top_0/inst/genblk1[9].tdc1/delay_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y53    design_1_i/top_0/inst/genblk1[9].tdc1/delay_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y53    design_1_i/top_0/inst/genblk1[9].tdc1/delay_reg[13]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y104   design_1_i/top_0/inst/ram1/ram_reg_512_767_15_15/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y104   design_1_i/top_0/inst/ram1/ram_reg_512_767_15_15/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y104   design_1_i/top_0/inst/ram1/ram_reg_512_767_15_15/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y104   design_1_i/top_0/inst/ram1/ram_reg_512_767_15_15/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y104   design_1_i/top_0/inst/ram1/ram_reg_512_767_1_1/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y104   design_1_i/top_0/inst/ram1/ram_reg_512_767_1_1/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y104   design_1_i/top_0/inst/ram1/ram_reg_512_767_1_1/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y104   design_1_i/top_0/inst/ram1/ram_reg_512_767_1_1/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y106   design_1_i/top_0/inst/ram1/ram_reg_512_767_2_2/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y106   design_1_i/top_0/inst/ram1/ram_reg_512_767_2_2/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y76    design_1_i/top_0/inst/ram1/ram_reg_5120_5375_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y76    design_1_i/top_0/inst/ram1/ram_reg_5120_5375_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y76    design_1_i/top_0/inst/ram1/ram_reg_5120_5375_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y76    design_1_i/top_0/inst/ram1/ram_reg_5120_5375_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y84    design_1_i/top_0/inst/ram1/ram_reg_5120_5375_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y84    design_1_i/top_0/inst/ram1/ram_reg_5120_5375_1_1/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y84    design_1_i/top_0/inst/ram1/ram_reg_5120_5375_1_1/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y84    design_1_i/top_0/inst/ram1/ram_reg_5120_5375_1_1/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y75    design_1_i/top_0/inst/ram1/ram_reg_5120_5375_4_4/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y75    design_1_i/top_0/inst/ram1/ram_reg_5120_5375_4_4/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.209ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.328ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.209ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusCounterQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusFlagQ_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.435ns  (logic 1.238ns (16.652%)  route 6.197ns (83.348%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 11.469 - 10.000 ) 
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.641     1.644    design_1_i/top_0/inst/clk2
    SLICE_X53Y92         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.419     2.063 r  design_1_i/top_0/inst/virusCounterQ_reg[1]/Q
                         net (fo=35, routed)          2.192     4.255    design_1_i/top_0/inst/virusCounterQ[1]
    SLICE_X60Y94         LUT6 (Prop_lut6_I3_O)        0.297     4.552 r  design_1_i/top_0/inst/virusFlagQ_i_20/O
                         net (fo=1, routed)           1.031     5.583    design_1_i/top_0/inst/virusFlagQ_i_20_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I4_O)        0.124     5.707 r  design_1_i/top_0/inst/virusFlagQ_i_7/O
                         net (fo=1, routed)           0.800     6.506    design_1_i/top_0/inst/virusFlagQ_i_7_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I1_O)        0.124     6.630 r  design_1_i/top_0/inst/virusFlagQ_i_4/O
                         net (fo=1, routed)           1.256     7.886    design_1_i/top_0/inst/virusFlagQ_i_4_n_0
    SLICE_X53Y88         LUT6 (Prop_lut6_I3_O)        0.124     8.010 r  design_1_i/top_0/inst/virusFlagQ_i_3/O
                         net (fo=1, routed)           0.582     8.592    design_1_i/top_0/inst/virusFlagQ_i_3_n_0
    SLICE_X50Y88         LUT4 (Prop_lut4_I2_O)        0.150     8.742 r  design_1_i/top_0/inst/virusFlagQ_i_1/O
                         net (fo=1, routed)           0.336     9.079    design_1_i/top_0/inst/virusFlagQ_i_1_n_0
    SLICE_X50Y88         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.466    11.469    design_1_i/top_0/inst/clk2
    SLICE_X50Y88         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg/C
                         clock pessimism              0.148    11.617    
                         clock uncertainty           -0.074    11.543    
    SLICE_X50Y88         FDRE (Setup_fdre_C_D)       -0.255    11.288    design_1_i/top_0/inst/virusFlagQ_reg
  -------------------------------------------------------------------
                         required time                         11.288    
                         arrival time                          -9.079    
  -------------------------------------------------------------------
                         slack                                  2.209    

Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusCounterQ_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.569ns  (logic 1.088ns (16.562%)  route 5.481ns (83.438%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 11.470 - 10.000 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.651     1.654    design_1_i/top_0/inst/clk2
    SLICE_X49Y90         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.419     2.073 f  design_1_i/top_0/inst/virusCounterQ_reg[28]/Q
                         net (fo=3, routed)           1.354     3.427    design_1_i/top_0/inst/virusCounterQ_reg_n_0_[28]
    SLICE_X53Y92         LUT6 (Prop_lut6_I5_O)        0.297     3.724 r  design_1_i/top_0/inst/virusCounterQ[31]_i_15/O
                         net (fo=1, routed)           0.940     4.664    design_1_i/top_0/inst/virusCounterQ[31]_i_15_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I0_O)        0.124     4.788 r  design_1_i/top_0/inst/virusCounterQ[31]_i_7/O
                         net (fo=1, routed)           1.262     6.049    design_1_i/top_0/inst/virusCounterQ[31]_i_7_n_0
    SLICE_X53Y88         LUT6 (Prop_lut6_I3_O)        0.124     6.173 f  design_1_i/top_0/inst/virusCounterQ[31]_i_4/O
                         net (fo=32, routed)          0.987     7.160    design_1_i/top_0/inst/virusCounterQ[31]_i_4_n_0
    SLICE_X53Y94         LUT2 (Prop_lut2_I1_O)        0.124     7.284 r  design_1_i/top_0/inst/virusCounterQ[26]_i_1/O
                         net (fo=1, routed)           0.939     8.223    design_1_i/top_0/inst/virusCounterQ[26]_i_1_n_0
    SLICE_X52Y90         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.467    11.470    design_1_i/top_0/inst/clk2
    SLICE_X52Y90         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[26]/C
                         clock pessimism              0.014    11.484    
                         clock uncertainty           -0.074    11.409    
    SLICE_X52Y90         FDRE (Setup_fdre_C_D)       -0.071    11.338    design_1_i/top_0/inst/virusCounterQ_reg[26]
  -------------------------------------------------------------------
                         required time                         11.338    
                         arrival time                          -8.223    
  -------------------------------------------------------------------
                         slack                                  3.115    

Slack (MET) :             3.226ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusCounterQ_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.220ns  (logic 1.083ns (17.413%)  route 5.137ns (82.587%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 11.470 - 10.000 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.651     1.654    design_1_i/top_0/inst/clk2
    SLICE_X49Y90         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.419     2.073 f  design_1_i/top_0/inst/virusCounterQ_reg[28]/Q
                         net (fo=3, routed)           1.354     3.427    design_1_i/top_0/inst/virusCounterQ_reg_n_0_[28]
    SLICE_X53Y92         LUT6 (Prop_lut6_I5_O)        0.297     3.724 r  design_1_i/top_0/inst/virusCounterQ[31]_i_15/O
                         net (fo=1, routed)           0.940     4.664    design_1_i/top_0/inst/virusCounterQ[31]_i_15_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I0_O)        0.124     4.788 r  design_1_i/top_0/inst/virusCounterQ[31]_i_7/O
                         net (fo=1, routed)           1.262     6.049    design_1_i/top_0/inst/virusCounterQ[31]_i_7_n_0
    SLICE_X53Y88         LUT6 (Prop_lut6_I3_O)        0.124     6.173 f  design_1_i/top_0/inst/virusCounterQ[31]_i_4/O
                         net (fo=32, routed)          0.629     6.803    design_1_i/top_0/inst/virusCounterQ[31]_i_4_n_0
    SLICE_X51Y88         LUT2 (Prop_lut2_I1_O)        0.119     6.922 r  design_1_i/top_0/inst/virusCounterQ[19]_i_1/O
                         net (fo=1, routed)           0.952     7.874    design_1_i/top_0/inst/virusCounterQ[19]_i_1_n_0
    SLICE_X53Y90         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.467    11.470    design_1_i/top_0/inst/clk2
    SLICE_X53Y90         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[19]/C
                         clock pessimism              0.014    11.484    
                         clock uncertainty           -0.074    11.409    
    SLICE_X53Y90         FDRE (Setup_fdre_C_D)       -0.310    11.099    design_1_i/top_0/inst/virusCounterQ_reg[19]
  -------------------------------------------------------------------
                         required time                         11.099    
                         arrival time                          -7.874    
  -------------------------------------------------------------------
                         slack                                  3.226    

Slack (MET) :             3.241ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusCounterQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.293ns  (logic 1.117ns (17.750%)  route 5.176ns (82.250%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 11.481 - 10.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.640     1.643    design_1_i/top_0/inst/clk2
    SLICE_X53Y89         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y89         FDRE (Prop_fdre_C_Q)         0.419     2.062 f  design_1_i/top_0/inst/virusCounterQ_reg[8]/Q
                         net (fo=3, routed)           1.220     3.282    design_1_i/top_0/inst/virusCounterQ_reg_n_0_[8]
    SLICE_X53Y92         LUT6 (Prop_lut6_I4_O)        0.297     3.579 r  design_1_i/top_0/inst/virusCounterQ[31]_i_15/O
                         net (fo=1, routed)           0.940     4.519    design_1_i/top_0/inst/virusCounterQ[31]_i_15_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I0_O)        0.124     4.643 r  design_1_i/top_0/inst/virusCounterQ[31]_i_7/O
                         net (fo=1, routed)           1.262     5.905    design_1_i/top_0/inst/virusCounterQ[31]_i_7_n_0
    SLICE_X53Y88         LUT6 (Prop_lut6_I3_O)        0.124     6.029 f  design_1_i/top_0/inst/virusCounterQ[31]_i_4/O
                         net (fo=32, routed)          0.987     7.015    design_1_i/top_0/inst/virusCounterQ[31]_i_4_n_0
    SLICE_X53Y94         LUT2 (Prop_lut2_I1_O)        0.153     7.168 r  design_1_i/top_0/inst/virusCounterQ[27]_i_1/O
                         net (fo=1, routed)           0.768     7.936    design_1_i/top_0/inst/virusCounterQ[27]_i_1_n_0
    SLICE_X49Y90         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.478    11.481    design_1_i/top_0/inst/clk2
    SLICE_X49Y90         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[27]/C
                         clock pessimism              0.014    11.495    
                         clock uncertainty           -0.074    11.420    
    SLICE_X49Y90         FDRE (Setup_fdre_C_D)       -0.243    11.177    design_1_i/top_0/inst/virusCounterQ_reg[27]
  -------------------------------------------------------------------
                         required time                         11.177    
                         arrival time                          -7.936    
  -------------------------------------------------------------------
                         slack                                  3.241    

Slack (MET) :             3.266ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusCounterQ_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.450ns  (logic 1.088ns (16.869%)  route 5.362ns (83.131%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 11.471 - 10.000 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.651     1.654    design_1_i/top_0/inst/clk2
    SLICE_X49Y90         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.419     2.073 f  design_1_i/top_0/inst/virusCounterQ_reg[28]/Q
                         net (fo=3, routed)           1.354     3.427    design_1_i/top_0/inst/virusCounterQ_reg_n_0_[28]
    SLICE_X53Y92         LUT6 (Prop_lut6_I5_O)        0.297     3.724 r  design_1_i/top_0/inst/virusCounterQ[31]_i_15/O
                         net (fo=1, routed)           0.940     4.664    design_1_i/top_0/inst/virusCounterQ[31]_i_15_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I0_O)        0.124     4.788 r  design_1_i/top_0/inst/virusCounterQ[31]_i_7/O
                         net (fo=1, routed)           1.262     6.049    design_1_i/top_0/inst/virusCounterQ[31]_i_7_n_0
    SLICE_X53Y88         LUT6 (Prop_lut6_I3_O)        0.124     6.173 f  design_1_i/top_0/inst/virusCounterQ[31]_i_4/O
                         net (fo=32, routed)          0.968     7.141    design_1_i/top_0/inst/virusCounterQ[31]_i_4_n_0
    SLICE_X53Y89         LUT2 (Prop_lut2_I1_O)        0.124     7.265 r  design_1_i/top_0/inst/virusCounterQ[10]_i_1/O
                         net (fo=1, routed)           0.838     8.104    design_1_i/top_0/inst/virusCounterQ[10]_i_1_n_0
    SLICE_X53Y92         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.468    11.471    design_1_i/top_0/inst/clk2
    SLICE_X53Y92         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[10]/C
                         clock pessimism              0.014    11.485    
                         clock uncertainty           -0.074    11.410    
    SLICE_X53Y92         FDRE (Setup_fdre_C_D)       -0.040    11.370    design_1_i/top_0/inst/virusCounterQ_reg[10]
  -------------------------------------------------------------------
                         required time                         11.370    
                         arrival time                          -8.104    
  -------------------------------------------------------------------
                         slack                                  3.266    

Slack (MET) :             3.300ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusCounterQ_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.386ns  (logic 1.088ns (17.037%)  route 5.298ns (82.963%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 11.470 - 10.000 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.651     1.654    design_1_i/top_0/inst/clk2
    SLICE_X49Y90         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.419     2.073 f  design_1_i/top_0/inst/virusCounterQ_reg[28]/Q
                         net (fo=3, routed)           1.354     3.427    design_1_i/top_0/inst/virusCounterQ_reg_n_0_[28]
    SLICE_X53Y92         LUT6 (Prop_lut6_I5_O)        0.297     3.724 r  design_1_i/top_0/inst/virusCounterQ[31]_i_15/O
                         net (fo=1, routed)           0.940     4.664    design_1_i/top_0/inst/virusCounterQ[31]_i_15_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I0_O)        0.124     4.788 r  design_1_i/top_0/inst/virusCounterQ[31]_i_7/O
                         net (fo=1, routed)           1.262     6.049    design_1_i/top_0/inst/virusCounterQ[31]_i_7_n_0
    SLICE_X53Y88         LUT6 (Prop_lut6_I3_O)        0.124     6.173 f  design_1_i/top_0/inst/virusCounterQ[31]_i_4/O
                         net (fo=32, routed)          0.994     7.168    design_1_i/top_0/inst/virusCounterQ[31]_i_4_n_0
    SLICE_X53Y94         LUT2 (Prop_lut2_I1_O)        0.124     7.292 r  design_1_i/top_0/inst/virusCounterQ[12]_i_1/O
                         net (fo=1, routed)           0.749     8.040    design_1_i/top_0/inst/virusCounterQ[12]_i_1_n_0
    SLICE_X52Y90         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.467    11.470    design_1_i/top_0/inst/clk2
    SLICE_X52Y90         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[12]/C
                         clock pessimism              0.014    11.484    
                         clock uncertainty           -0.074    11.409    
    SLICE_X52Y90         FDRE (Setup_fdre_C_D)       -0.069    11.340    design_1_i/top_0/inst/virusCounterQ_reg[12]
  -------------------------------------------------------------------
                         required time                         11.340    
                         arrival time                          -8.040    
  -------------------------------------------------------------------
                         slack                                  3.300    

Slack (MET) :             3.326ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusCounterQ_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.147ns  (logic 1.083ns (17.620%)  route 5.064ns (82.380%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 11.470 - 10.000 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.651     1.654    design_1_i/top_0/inst/clk2
    SLICE_X49Y90         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.419     2.073 f  design_1_i/top_0/inst/virusCounterQ_reg[28]/Q
                         net (fo=3, routed)           1.354     3.427    design_1_i/top_0/inst/virusCounterQ_reg_n_0_[28]
    SLICE_X53Y92         LUT6 (Prop_lut6_I5_O)        0.297     3.724 r  design_1_i/top_0/inst/virusCounterQ[31]_i_15/O
                         net (fo=1, routed)           0.940     4.664    design_1_i/top_0/inst/virusCounterQ[31]_i_15_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I0_O)        0.124     4.788 r  design_1_i/top_0/inst/virusCounterQ[31]_i_7/O
                         net (fo=1, routed)           1.262     6.049    design_1_i/top_0/inst/virusCounterQ[31]_i_7_n_0
    SLICE_X53Y88         LUT6 (Prop_lut6_I3_O)        0.124     6.173 f  design_1_i/top_0/inst/virusCounterQ[31]_i_4/O
                         net (fo=32, routed)          0.942     7.116    design_1_i/top_0/inst/virusCounterQ[31]_i_4_n_0
    SLICE_X53Y94         LUT2 (Prop_lut2_I1_O)        0.119     7.235 r  design_1_i/top_0/inst/virusCounterQ[25]_i_1/O
                         net (fo=1, routed)           0.566     7.801    design_1_i/top_0/inst/virusCounterQ[25]_i_1_n_0
    SLICE_X52Y90         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.467    11.470    design_1_i/top_0/inst/clk2
    SLICE_X52Y90         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[25]/C
                         clock pessimism              0.014    11.484    
                         clock uncertainty           -0.074    11.409    
    SLICE_X52Y90         FDRE (Setup_fdre_C_D)       -0.283    11.126    design_1_i/top_0/inst/virusCounterQ_reg[25]
  -------------------------------------------------------------------
                         required time                         11.126    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                  3.326    

Slack (MET) :             3.340ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusCounterQ_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.112ns  (logic 1.114ns (18.225%)  route 4.998ns (81.775%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 11.471 - 10.000 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.651     1.654    design_1_i/top_0/inst/clk2
    SLICE_X49Y90         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.419     2.073 f  design_1_i/top_0/inst/virusCounterQ_reg[28]/Q
                         net (fo=3, routed)           1.354     3.427    design_1_i/top_0/inst/virusCounterQ_reg_n_0_[28]
    SLICE_X53Y92         LUT6 (Prop_lut6_I5_O)        0.297     3.724 r  design_1_i/top_0/inst/virusCounterQ[31]_i_15/O
                         net (fo=1, routed)           0.940     4.664    design_1_i/top_0/inst/virusCounterQ[31]_i_15_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I0_O)        0.124     4.788 r  design_1_i/top_0/inst/virusCounterQ[31]_i_7/O
                         net (fo=1, routed)           1.262     6.049    design_1_i/top_0/inst/virusCounterQ[31]_i_7_n_0
    SLICE_X53Y88         LUT6 (Prop_lut6_I3_O)        0.124     6.173 f  design_1_i/top_0/inst/virusCounterQ[31]_i_4/O
                         net (fo=32, routed)          0.497     6.670    design_1_i/top_0/inst/virusCounterQ[31]_i_4_n_0
    SLICE_X53Y88         LUT2 (Prop_lut2_I1_O)        0.150     6.820 r  design_1_i/top_0/inst/virusCounterQ[0]_i_1/O
                         net (fo=1, routed)           0.946     7.766    design_1_i/top_0/inst/virusCounterQ[0]_i_1_n_0
    SLICE_X53Y91         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.468    11.471    design_1_i/top_0/inst/clk2
    SLICE_X53Y91         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[0]/C
                         clock pessimism              0.014    11.485    
                         clock uncertainty           -0.074    11.410    
    SLICE_X53Y91         FDRE (Setup_fdre_C_D)       -0.304    11.106    design_1_i/top_0/inst/virusCounterQ_reg[0]
  -------------------------------------------------------------------
                         required time                         11.106    
                         arrival time                          -7.766    
  -------------------------------------------------------------------
                         slack                                  3.340    

Slack (MET) :             3.345ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusCounterQ_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.307ns  (logic 1.088ns (17.251%)  route 5.219ns (82.749%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 11.470 - 10.000 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.651     1.654    design_1_i/top_0/inst/clk2
    SLICE_X49Y90         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.419     2.073 f  design_1_i/top_0/inst/virusCounterQ_reg[28]/Q
                         net (fo=3, routed)           1.354     3.427    design_1_i/top_0/inst/virusCounterQ_reg_n_0_[28]
    SLICE_X53Y92         LUT6 (Prop_lut6_I5_O)        0.297     3.724 r  design_1_i/top_0/inst/virusCounterQ[31]_i_15/O
                         net (fo=1, routed)           0.940     4.664    design_1_i/top_0/inst/virusCounterQ[31]_i_15_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I0_O)        0.124     4.788 r  design_1_i/top_0/inst/virusCounterQ[31]_i_7/O
                         net (fo=1, routed)           1.262     6.049    design_1_i/top_0/inst/virusCounterQ[31]_i_7_n_0
    SLICE_X53Y88         LUT6 (Prop_lut6_I3_O)        0.124     6.173 f  design_1_i/top_0/inst/virusCounterQ[31]_i_4/O
                         net (fo=32, routed)          0.942     7.116    design_1_i/top_0/inst/virusCounterQ[31]_i_4_n_0
    SLICE_X53Y94         LUT2 (Prop_lut2_I1_O)        0.124     7.240 r  design_1_i/top_0/inst/virusCounterQ[24]_i_1/O
                         net (fo=1, routed)           0.721     7.961    design_1_i/top_0/inst/virusCounterQ[24]_i_1_n_0
    SLICE_X52Y90         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.467    11.470    design_1_i/top_0/inst/clk2
    SLICE_X52Y90         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[24]/C
                         clock pessimism              0.014    11.484    
                         clock uncertainty           -0.074    11.409    
    SLICE_X52Y90         FDRE (Setup_fdre_C_D)       -0.103    11.306    design_1_i/top_0/inst/virusCounterQ_reg[24]
  -------------------------------------------------------------------
                         required time                         11.306    
                         arrival time                          -7.961    
  -------------------------------------------------------------------
                         slack                                  3.345    

Slack (MET) :             3.377ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusCounterQ_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 1.114ns (18.217%)  route 5.001ns (81.783%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 11.471 - 10.000 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.651     1.654    design_1_i/top_0/inst/clk2
    SLICE_X49Y90         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.419     2.073 f  design_1_i/top_0/inst/virusCounterQ_reg[28]/Q
                         net (fo=3, routed)           1.354     3.427    design_1_i/top_0/inst/virusCounterQ_reg_n_0_[28]
    SLICE_X53Y92         LUT6 (Prop_lut6_I5_O)        0.297     3.724 r  design_1_i/top_0/inst/virusCounterQ[31]_i_15/O
                         net (fo=1, routed)           0.940     4.664    design_1_i/top_0/inst/virusCounterQ[31]_i_15_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I0_O)        0.124     4.788 r  design_1_i/top_0/inst/virusCounterQ[31]_i_7/O
                         net (fo=1, routed)           1.262     6.049    design_1_i/top_0/inst/virusCounterQ[31]_i_7_n_0
    SLICE_X53Y88         LUT6 (Prop_lut6_I3_O)        0.124     6.173 f  design_1_i/top_0/inst/virusCounterQ[31]_i_4/O
                         net (fo=32, routed)          0.968     7.141    design_1_i/top_0/inst/virusCounterQ[31]_i_4_n_0
    SLICE_X53Y89         LUT2 (Prop_lut2_I1_O)        0.150     7.291 r  design_1_i/top_0/inst/virusCounterQ[4]_i_1/O
                         net (fo=1, routed)           0.478     7.769    design_1_i/top_0/inst/virusCounterQ[4]_i_1_n_0
    SLICE_X53Y92         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.468    11.471    design_1_i/top_0/inst/clk2
    SLICE_X53Y92         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[4]/C
                         clock pessimism              0.014    11.485    
                         clock uncertainty           -0.074    11.410    
    SLICE_X53Y92         FDRE (Setup_fdre_C_D)       -0.264    11.146    design_1_i/top_0/inst/virusCounterQ_reg[4]
  -------------------------------------------------------------------
                         required time                         11.146    
                         arrival time                          -7.769    
  -------------------------------------------------------------------
                         slack                                  3.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusFlagQ_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.207ns (46.138%)  route 0.242ns (53.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.552     0.554    design_1_i/top_0/inst/clk2
    SLICE_X50Y88         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  design_1_i/top_0/inst/virusFlagQ_reg/Q
                         net (fo=130, routed)         0.242     0.959    design_1_i/top_0/inst/virusFlagQ_reg_n_0
    SLICE_X51Y90         LUT3 (Prop_lut3_I1_O)        0.043     1.002 r  design_1_i/top_0/inst/virusEnQ[4]_i_1/O
                         net (fo=1, routed)           0.000     1.002    design_1_i/top_0/inst/p_1_out[4]
    SLICE_X51Y90         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.821     0.823    design_1_i/top_0/inst/clk2
    SLICE_X51Y90         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[4]/C
                         clock pessimism             -0.252     0.571    
    SLICE_X51Y90         FDRE (Hold_fdre_C_D)         0.104     0.675    design_1_i/top_0/inst/virusEnQ_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusFlagQ_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.209ns (36.884%)  route 0.358ns (63.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.552     0.554    design_1_i/top_0/inst/clk2
    SLICE_X50Y88         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  design_1_i/top_0/inst/virusFlagQ_reg/Q
                         net (fo=130, routed)         0.242     0.959    design_1_i/top_0/inst/virusFlagQ_reg_n_0
    SLICE_X51Y90         LUT3 (Prop_lut3_I1_O)        0.045     1.004 r  design_1_i/top_0/inst/virusEnQ[118]_i_1/O
                         net (fo=1, routed)           0.116     1.120    design_1_i/top_0/inst/p_1_out[118]
    SLICE_X51Y90         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.821     0.823    design_1_i/top_0/inst/clk2
    SLICE_X51Y90         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[118]/C
                         clock pessimism             -0.252     0.571    
    SLICE_X51Y90         FDRE (Hold_fdre_C_D)         0.070     0.641    design_1_i/top_0/inst/virusEnQ_reg[118]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusCounterQ_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.360ns (59.609%)  route 0.244ns (40.391%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.553     0.555    design_1_i/top_0/inst/clk2
    SLICE_X53Y91         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  design_1_i/top_0/inst/virusCounterQ_reg[15]/Q
                         net (fo=3, routed)           0.083     0.778    design_1_i/top_0/inst/virusCounterQ_reg_n_0_[15]
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.889 r  design_1_i/top_0/inst/virusCounterQ_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.161     1.051    design_1_i/top_0/inst/virusCounterD0[15]
    SLICE_X53Y91         LUT2 (Prop_lut2_I0_O)        0.108     1.159 r  design_1_i/top_0/inst/virusCounterQ[15]_i_1/O
                         net (fo=1, routed)           0.000     1.159    design_1_i/top_0/inst/virusCounterQ[15]_i_1_n_0
    SLICE_X53Y91         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.821     0.823    design_1_i/top_0/inst/clk2
    SLICE_X53Y91         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[15]/C
                         clock pessimism             -0.268     0.555    
    SLICE_X53Y91         FDRE (Hold_fdre_C_D)         0.092     0.647    design_1_i/top_0/inst/virusCounterQ_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusFlagQ_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusFlagQ_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.207ns (40.553%)  route 0.303ns (59.447%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.552     0.554    design_1_i/top_0/inst/clk2
    SLICE_X50Y88         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  design_1_i/top_0/inst/virusFlagQ_reg/Q
                         net (fo=130, routed)         0.187     0.905    design_1_i/top_0/inst/virusFlagQ_reg_n_0
    SLICE_X50Y88         LUT4 (Prop_lut4_I0_O)        0.043     0.948 r  design_1_i/top_0/inst/virusFlagQ_i_1/O
                         net (fo=1, routed)           0.116     1.064    design_1_i/top_0/inst/virusFlagQ_i_1_n_0
    SLICE_X50Y88         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.820     0.822    design_1_i/top_0/inst/clk2
    SLICE_X50Y88         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg/C
                         clock pessimism             -0.268     0.554    
    SLICE_X50Y88         FDRE (Hold_fdre_C_D)        -0.014     0.540    design_1_i/top_0/inst/virusFlagQ_reg
  -------------------------------------------------------------------
                         required time                         -0.540    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusFlagQ_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.209ns (28.724%)  route 0.519ns (71.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.552     0.554    design_1_i/top_0/inst/clk2
    SLICE_X50Y88         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  design_1_i/top_0/inst/virusFlagQ_reg/Q
                         net (fo=130, routed)         0.519     1.236    design_1_i/top_0/inst/virusFlagQ_reg_n_0
    SLICE_X56Y87         LUT3 (Prop_lut3_I1_O)        0.045     1.281 r  design_1_i/top_0/inst/virusEnQ[120]_i_1/O
                         net (fo=1, routed)           0.000     1.281    design_1_i/top_0/inst/p_1_out[120]
    SLICE_X56Y87         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.845     0.847    design_1_i/top_0/inst/clk2
    SLICE_X56Y87         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[120]/C
                         clock pessimism             -0.234     0.613    
    SLICE_X56Y87         FDRE (Hold_fdre_C_D)         0.091     0.704    design_1_i/top_0/inst/virusEnQ_reg[120]
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusFlagQ_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.209ns (28.117%)  route 0.534ns (71.883%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.552     0.554    design_1_i/top_0/inst/clk2
    SLICE_X50Y88         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  design_1_i/top_0/inst/virusFlagQ_reg/Q
                         net (fo=130, routed)         0.534     1.252    design_1_i/top_0/inst/virusFlagQ_reg_n_0
    SLICE_X60Y87         LUT3 (Prop_lut3_I1_O)        0.045     1.297 r  design_1_i/top_0/inst/virusEnQ[100]_i_1/O
                         net (fo=1, routed)           0.000     1.297    design_1_i/top_0/inst/p_1_out[100]
    SLICE_X60Y87         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.846     0.848    design_1_i/top_0/inst/clk2
    SLICE_X60Y87         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[100]/C
                         clock pessimism             -0.234     0.614    
    SLICE_X60Y87         FDRE (Hold_fdre_C_D)         0.091     0.705    design_1_i/top_0/inst/virusEnQ_reg[100]
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusCounterQ_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.363ns (51.784%)  route 0.338ns (48.216%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.553     0.555    design_1_i/top_0/inst/clk2
    SLICE_X53Y91         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  design_1_i/top_0/inst/virusCounterQ_reg[13]/Q
                         net (fo=3, routed)           0.121     0.817    design_1_i/top_0/inst/virusCounterQ_reg_n_0_[13]
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.932 r  design_1_i/top_0/inst/virusCounterQ_reg[16]_i_2/O[0]
                         net (fo=1, routed)           0.217     1.149    design_1_i/top_0/inst/virusCounterD0[13]
    SLICE_X53Y91         LUT2 (Prop_lut2_I0_O)        0.107     1.256 r  design_1_i/top_0/inst/virusCounterQ[13]_i_1/O
                         net (fo=1, routed)           0.000     1.256    design_1_i/top_0/inst/virusCounterQ[13]_i_1_n_0
    SLICE_X53Y91         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.821     0.823    design_1_i/top_0/inst/clk2
    SLICE_X53Y91         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[13]/C
                         clock pessimism             -0.268     0.555    
    SLICE_X53Y91         FDRE (Hold_fdre_C_D)         0.091     0.646    design_1_i/top_0/inst/virusCounterQ_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusCounterQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.392ns (54.290%)  route 0.330ns (45.710%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.552     0.554    design_1_i/top_0/inst/clk2
    SLICE_X53Y89         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y89         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  design_1_i/top_0/inst/virusCounterQ_reg[7]/Q
                         net (fo=3, routed)           0.111     0.806    design_1_i/top_0/inst/virusCounterQ_reg_n_0_[7]
    SLICE_X52Y89         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.950 r  design_1_i/top_0/inst/virusCounterQ_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.219     1.169    design_1_i/top_0/inst/virusCounterD0[8]
    SLICE_X53Y89         LUT2 (Prop_lut2_I0_O)        0.107     1.276 r  design_1_i/top_0/inst/virusCounterQ[8]_i_1/O
                         net (fo=1, routed)           0.000     1.276    design_1_i/top_0/inst/virusCounterQ[8]_i_1_n_0
    SLICE_X53Y89         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.820     0.822    design_1_i/top_0/inst/clk2
    SLICE_X53Y89         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[8]/C
                         clock pessimism             -0.268     0.554    
    SLICE_X53Y89         FDRE (Hold_fdre_C_D)         0.107     0.661    design_1_i/top_0/inst/virusCounterQ_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusCounterQ_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.395ns (53.656%)  route 0.341ns (46.344%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.553     0.555    design_1_i/top_0/inst/clk2
    SLICE_X53Y91         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  design_1_i/top_0/inst/virusCounterQ_reg[15]/Q
                         net (fo=3, routed)           0.083     0.778    design_1_i/top_0/inst/virusCounterQ_reg_n_0_[15]
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.922 r  design_1_i/top_0/inst/virusCounterQ_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.258     1.181    design_1_i/top_0/inst/virusCounterD0[16]
    SLICE_X53Y90         LUT2 (Prop_lut2_I0_O)        0.110     1.291 r  design_1_i/top_0/inst/virusCounterQ[16]_i_1/O
                         net (fo=1, routed)           0.000     1.291    design_1_i/top_0/inst/virusCounterQ[16]_i_1_n_0
    SLICE_X53Y90         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.821     0.823    design_1_i/top_0/inst/clk2
    SLICE_X53Y90         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[16]/C
                         clock pessimism             -0.252     0.571    
    SLICE_X53Y90         FDRE (Hold_fdre_C_D)         0.092     0.663    design_1_i/top_0/inst/virusCounterQ_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusCounterQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.474ns (63.700%)  route 0.270ns (36.300%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.552     0.554    design_1_i/top_0/inst/clk2
    SLICE_X53Y89         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y89         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  design_1_i/top_0/inst/virusCounterQ_reg[7]/Q
                         net (fo=3, routed)           0.111     0.806    design_1_i/top_0/inst/virusCounterQ_reg_n_0_[7]
    SLICE_X52Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.966 r  design_1_i/top_0/inst/virusCounterQ_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.966    design_1_i/top_0/inst/virusCounterQ_reg[8]_i_2_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.031 r  design_1_i/top_0/inst/virusCounterQ_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.159     1.190    design_1_i/top_0/inst/virusCounterD0[11]
    SLICE_X53Y90         LUT2 (Prop_lut2_I0_O)        0.108     1.298 r  design_1_i/top_0/inst/virusCounterQ[11]_i_1/O
                         net (fo=1, routed)           0.000     1.298    design_1_i/top_0/inst/virusCounterQ[11]_i_1_n_0
    SLICE_X53Y90         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.821     0.823    design_1_i/top_0/inst/clk2
    SLICE_X53Y90         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[11]/C
                         clock pessimism             -0.252     0.571    
    SLICE_X53Y90         FDRE (Hold_fdre_C_D)         0.091     0.662    design_1_i/top_0/inst/virusCounterQ_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.636    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y91     design_1_i/top_0/inst/virusCounterQ_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y92     design_1_i/top_0/inst/virusCounterQ_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y90     design_1_i/top_0/inst/virusCounterQ_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y90     design_1_i/top_0/inst/virusCounterQ_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y91     design_1_i/top_0/inst/virusCounterQ_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y90     design_1_i/top_0/inst/virusCounterQ_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y91     design_1_i/top_0/inst/virusCounterQ_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y90     design_1_i/top_0/inst/virusCounterQ_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y100    design_1_i/top_0/inst/virusEnQ_reg[106]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y100    design_1_i/top_0/inst/virusEnQ_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y90     design_1_i/top_0/inst/virusCounterQ_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y90     design_1_i/top_0/inst/virusCounterQ_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y90     design_1_i/top_0/inst/virusCounterQ_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y90     design_1_i/top_0/inst/virusCounterQ_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y90     design_1_i/top_0/inst/virusCounterQ_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y90     design_1_i/top_0/inst/virusCounterQ_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y90     design_1_i/top_0/inst/virusCounterQ_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y90     design_1_i/top_0/inst/virusCounterQ_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y93     design_1_i/top_0/inst/virusEnQ_reg[103]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y108    design_1_i/top_0/inst/virusEnQ_reg[105]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y106    design_1_i/top_0/inst/virusEnQ_reg[109]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y106    design_1_i/top_0/inst/virusEnQ_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y108    design_1_i/top_0/inst/virusEnQ_reg[112]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y99     design_1_i/top_0/inst/virusEnQ_reg[113]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y108    design_1_i/top_0/inst/virusEnQ_reg[115]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y119    design_1_i/top_0/inst/virusEnQ_reg[116]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y99     design_1_i/top_0/inst/virusEnQ_reg[119]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y119    design_1_i/top_0/inst/virusEnQ_reg[127]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :           99  Failing Endpoints,  Worst Slack       -2.993ns,  Total Violation     -133.495ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.993ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[110]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.874ns  (logic 0.580ns (5.334%)  route 10.294ns (94.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.611ns = ( 11.611 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        1.646     2.940    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_fdre_C_Q)         0.456     3.396 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.977     4.373    design_1_i/top_0/inst/genblk1[0].tdc1/S_AXI_ARESETN
    SLICE_X41Y97         LUT1 (Prop_lut1_I0_O)        0.124     4.497 r  design_1_i/top_0/inst/genblk1[0].tdc1/virusMaskQ[127]_i_1/O
                         net (fo=1703, routed)        9.317    13.814    design_1_i/top_0/inst/genblk1[0].tdc1_n_6
    SLICE_X90Y93         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[110]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.608    11.611    design_1_i/top_0/inst/clk2
    SLICE_X90Y93         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[110]/C
                         clock pessimism              0.000    11.611    
                         clock uncertainty           -0.266    11.345    
    SLICE_X90Y93         FDRE (Setup_fdre_C_R)       -0.524    10.821    design_1_i/top_0/inst/virusEnQ_reg[110]
  -------------------------------------------------------------------
                         required time                         10.821    
                         arrival time                         -13.814    
  -------------------------------------------------------------------
                         slack                                 -2.993    

Slack (VIOLATED) :        -2.993ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.874ns  (logic 0.580ns (5.334%)  route 10.294ns (94.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.611ns = ( 11.611 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        1.646     2.940    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_fdre_C_Q)         0.456     3.396 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.977     4.373    design_1_i/top_0/inst/genblk1[0].tdc1/S_AXI_ARESETN
    SLICE_X41Y97         LUT1 (Prop_lut1_I0_O)        0.124     4.497 r  design_1_i/top_0/inst/genblk1[0].tdc1/virusMaskQ[127]_i_1/O
                         net (fo=1703, routed)        9.317    13.814    design_1_i/top_0/inst/genblk1[0].tdc1_n_6
    SLICE_X90Y93         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.608    11.611    design_1_i/top_0/inst/clk2
    SLICE_X90Y93         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[11]/C
                         clock pessimism              0.000    11.611    
                         clock uncertainty           -0.266    11.345    
    SLICE_X90Y93         FDRE (Setup_fdre_C_R)       -0.524    10.821    design_1_i/top_0/inst/virusEnQ_reg[11]
  -------------------------------------------------------------------
                         required time                         10.821    
                         arrival time                         -13.814    
  -------------------------------------------------------------------
                         slack                                 -2.993    

Slack (VIOLATED) :        -2.993ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[64]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.874ns  (logic 0.580ns (5.334%)  route 10.294ns (94.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.611ns = ( 11.611 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        1.646     2.940    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_fdre_C_Q)         0.456     3.396 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.977     4.373    design_1_i/top_0/inst/genblk1[0].tdc1/S_AXI_ARESETN
    SLICE_X41Y97         LUT1 (Prop_lut1_I0_O)        0.124     4.497 r  design_1_i/top_0/inst/genblk1[0].tdc1/virusMaskQ[127]_i_1/O
                         net (fo=1703, routed)        9.317    13.814    design_1_i/top_0/inst/genblk1[0].tdc1_n_6
    SLICE_X90Y93         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[64]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.608    11.611    design_1_i/top_0/inst/clk2
    SLICE_X90Y93         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[64]/C
                         clock pessimism              0.000    11.611    
                         clock uncertainty           -0.266    11.345    
    SLICE_X90Y93         FDRE (Setup_fdre_C_R)       -0.524    10.821    design_1_i/top_0/inst/virusEnQ_reg[64]
  -------------------------------------------------------------------
                         required time                         10.821    
                         arrival time                         -13.814    
  -------------------------------------------------------------------
                         slack                                 -2.993    

Slack (VIOLATED) :        -2.931ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.844ns  (logic 0.580ns (5.349%)  route 10.264ns (94.651%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 11.548 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        1.646     2.940    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_fdre_C_Q)         0.456     3.396 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.977     4.373    design_1_i/top_0/inst/genblk1[0].tdc1/S_AXI_ARESETN
    SLICE_X41Y97         LUT1 (Prop_lut1_I0_O)        0.124     4.497 r  design_1_i/top_0/inst/genblk1[0].tdc1/virusMaskQ[127]_i_1/O
                         net (fo=1703, routed)        9.287    13.784    design_1_i/top_0/inst/genblk1[0].tdc1_n_6
    SLICE_X84Y87         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.545    11.548    design_1_i/top_0/inst/clk2
    SLICE_X84Y87         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[30]/C
                         clock pessimism              0.000    11.548    
                         clock uncertainty           -0.266    11.282    
    SLICE_X84Y87         FDRE (Setup_fdre_C_R)       -0.429    10.853    design_1_i/top_0/inst/virusEnQ_reg[30]
  -------------------------------------------------------------------
                         required time                         10.853    
                         arrival time                         -13.784    
  -------------------------------------------------------------------
                         slack                                 -2.931    

Slack (VIOLATED) :        -2.931ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.844ns  (logic 0.580ns (5.349%)  route 10.264ns (94.651%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 11.548 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        1.646     2.940    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_fdre_C_Q)         0.456     3.396 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.977     4.373    design_1_i/top_0/inst/genblk1[0].tdc1/S_AXI_ARESETN
    SLICE_X41Y97         LUT1 (Prop_lut1_I0_O)        0.124     4.497 r  design_1_i/top_0/inst/genblk1[0].tdc1/virusMaskQ[127]_i_1/O
                         net (fo=1703, routed)        9.287    13.784    design_1_i/top_0/inst/genblk1[0].tdc1_n_6
    SLICE_X84Y87         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.545    11.548    design_1_i/top_0/inst/clk2
    SLICE_X84Y87         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[32]/C
                         clock pessimism              0.000    11.548    
                         clock uncertainty           -0.266    11.282    
    SLICE_X84Y87         FDRE (Setup_fdre_C_R)       -0.429    10.853    design_1_i/top_0/inst/virusEnQ_reg[32]
  -------------------------------------------------------------------
                         required time                         10.853    
                         arrival time                         -13.784    
  -------------------------------------------------------------------
                         slack                                 -2.931    

Slack (VIOLATED) :        -2.651ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[96]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.564ns  (logic 0.580ns (5.490%)  route 9.984ns (94.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 11.549 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        1.646     2.940    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_fdre_C_Q)         0.456     3.396 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.977     4.373    design_1_i/top_0/inst/genblk1[0].tdc1/S_AXI_ARESETN
    SLICE_X41Y97         LUT1 (Prop_lut1_I0_O)        0.124     4.497 r  design_1_i/top_0/inst/genblk1[0].tdc1/virusMaskQ[127]_i_1/O
                         net (fo=1703, routed)        9.008    13.504    design_1_i/top_0/inst/genblk1[0].tdc1_n_6
    SLICE_X84Y88         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[96]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.546    11.549    design_1_i/top_0/inst/clk2
    SLICE_X84Y88         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[96]/C
                         clock pessimism              0.000    11.549    
                         clock uncertainty           -0.266    11.283    
    SLICE_X84Y88         FDRE (Setup_fdre_C_R)       -0.429    10.854    design_1_i/top_0/inst/virusEnQ_reg[96]
  -------------------------------------------------------------------
                         required time                         10.854    
                         arrival time                         -13.504    
  -------------------------------------------------------------------
                         slack                                 -2.651    

Slack (VIOLATED) :        -2.651ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[97]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.564ns  (logic 0.580ns (5.490%)  route 9.984ns (94.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 11.549 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        1.646     2.940    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_fdre_C_Q)         0.456     3.396 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.977     4.373    design_1_i/top_0/inst/genblk1[0].tdc1/S_AXI_ARESETN
    SLICE_X41Y97         LUT1 (Prop_lut1_I0_O)        0.124     4.497 r  design_1_i/top_0/inst/genblk1[0].tdc1/virusMaskQ[127]_i_1/O
                         net (fo=1703, routed)        9.008    13.504    design_1_i/top_0/inst/genblk1[0].tdc1_n_6
    SLICE_X84Y88         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[97]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.546    11.549    design_1_i/top_0/inst/clk2
    SLICE_X84Y88         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[97]/C
                         clock pessimism              0.000    11.549    
                         clock uncertainty           -0.266    11.283    
    SLICE_X84Y88         FDRE (Setup_fdre_C_R)       -0.429    10.854    design_1_i/top_0/inst/virusEnQ_reg[97]
  -------------------------------------------------------------------
                         required time                         10.854    
                         arrival time                         -13.504    
  -------------------------------------------------------------------
                         slack                                 -2.651    

Slack (VIOLATED) :        -2.651ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[98]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.564ns  (logic 0.580ns (5.490%)  route 9.984ns (94.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 11.549 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        1.646     2.940    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_fdre_C_Q)         0.456     3.396 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.977     4.373    design_1_i/top_0/inst/genblk1[0].tdc1/S_AXI_ARESETN
    SLICE_X41Y97         LUT1 (Prop_lut1_I0_O)        0.124     4.497 r  design_1_i/top_0/inst/genblk1[0].tdc1/virusMaskQ[127]_i_1/O
                         net (fo=1703, routed)        9.008    13.504    design_1_i/top_0/inst/genblk1[0].tdc1_n_6
    SLICE_X84Y88         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[98]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.546    11.549    design_1_i/top_0/inst/clk2
    SLICE_X84Y88         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[98]/C
                         clock pessimism              0.000    11.549    
                         clock uncertainty           -0.266    11.283    
    SLICE_X84Y88         FDRE (Setup_fdre_C_R)       -0.429    10.854    design_1_i/top_0/inst/virusEnQ_reg[98]
  -------------------------------------------------------------------
                         required time                         10.854    
                         arrival time                         -13.504    
  -------------------------------------------------------------------
                         slack                                 -2.651    

Slack (VIOLATED) :        -2.651ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.564ns  (logic 0.580ns (5.490%)  route 9.984ns (94.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 11.549 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        1.646     2.940    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_fdre_C_Q)         0.456     3.396 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.977     4.373    design_1_i/top_0/inst/genblk1[0].tdc1/S_AXI_ARESETN
    SLICE_X41Y97         LUT1 (Prop_lut1_I0_O)        0.124     4.497 r  design_1_i/top_0/inst/genblk1[0].tdc1/virusMaskQ[127]_i_1/O
                         net (fo=1703, routed)        9.008    13.504    design_1_i/top_0/inst/genblk1[0].tdc1_n_6
    SLICE_X84Y88         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.546    11.549    design_1_i/top_0/inst/clk2
    SLICE_X84Y88         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[9]/C
                         clock pessimism              0.000    11.549    
                         clock uncertainty           -0.266    11.283    
    SLICE_X84Y88         FDRE (Setup_fdre_C_R)       -0.429    10.854    design_1_i/top_0/inst/virusEnQ_reg[9]
  -------------------------------------------------------------------
                         required time                         10.854    
                         arrival time                         -13.504    
  -------------------------------------------------------------------
                         slack                                 -2.651    

Slack (VIOLATED) :        -2.646ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[33]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.560ns  (logic 0.580ns (5.492%)  route 9.980ns (94.508%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 11.549 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        1.646     2.940    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_fdre_C_Q)         0.456     3.396 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.977     4.373    design_1_i/top_0/inst/genblk1[0].tdc1/S_AXI_ARESETN
    SLICE_X41Y97         LUT1 (Prop_lut1_I0_O)        0.124     4.497 r  design_1_i/top_0/inst/genblk1[0].tdc1/virusMaskQ[127]_i_1/O
                         net (fo=1703, routed)        9.003    13.500    design_1_i/top_0/inst/genblk1[0].tdc1_n_6
    SLICE_X85Y88         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[33]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.546    11.549    design_1_i/top_0/inst/clk2
    SLICE_X85Y88         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[33]/C
                         clock pessimism              0.000    11.549    
                         clock uncertainty           -0.266    11.283    
    SLICE_X85Y88         FDRE (Setup_fdre_C_R)       -0.429    10.854    design_1_i/top_0/inst/virusEnQ_reg[33]
  -------------------------------------------------------------------
                         required time                         10.854    
                         arrival time                         -13.500    
  -------------------------------------------------------------------
                         slack                                 -2.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.159%)  route 0.200ns (51.841%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.661     0.997    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X60Y103        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.141     1.138 r  design_1_i/top_0/inst/virusMaskQ_reg[109]/Q
                         net (fo=2, routed)           0.200     1.338    design_1_i/top_0/inst/virusMaskQ[109]
    SLICE_X63Y106        LUT3 (Prop_lut3_I2_O)        0.045     1.383 r  design_1_i/top_0/inst/virusEnQ[109]_i_1/O
                         net (fo=1, routed)           0.000     1.383    design_1_i/top_0/inst/p_1_out[109]
    SLICE_X63Y106        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.936     0.938    design_1_i/top_0/inst/clk2
    SLICE_X63Y106        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[109]/C
                         clock pessimism              0.000     0.938    
                         clock uncertainty            0.266     1.204    
    SLICE_X63Y106        FDRE (Hold_fdre_C_D)         0.091     1.295    design_1_i/top_0/inst/virusEnQ_reg[109]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.190ns (47.450%)  route 0.210ns (52.550%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.554     0.890    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X49Y91         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/top_0/inst/virusMaskQ_reg[4]/Q
                         net (fo=2, routed)           0.210     1.241    design_1_i/top_0/inst/virusMaskQ[4]
    SLICE_X51Y90         LUT3 (Prop_lut3_I2_O)        0.049     1.290 r  design_1_i/top_0/inst/virusEnQ[4]_i_1/O
                         net (fo=1, routed)           0.000     1.290    design_1_i/top_0/inst/p_1_out[4]
    SLICE_X51Y90         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.821     0.823    design_1_i/top_0/inst/clk2
    SLICE_X51Y90         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[4]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.266     1.089    
    SLICE_X51Y90         FDRE (Hold_fdre_C_D)         0.104     1.193    design_1_i/top_0/inst/virusEnQ_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.959%)  route 0.210ns (53.041%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.578     0.914    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X56Y98         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  design_1_i/top_0/inst/virusMaskQ_reg[15]/Q
                         net (fo=2, routed)           0.210     1.265    design_1_i/top_0/inst/virusMaskQ[15]
    SLICE_X57Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.310 r  design_1_i/top_0/inst/virusEnQ[15]_i_1/O
                         net (fo=1, routed)           0.000     1.310    design_1_i/top_0/inst/p_1_out[15]
    SLICE_X57Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.849     0.851    design_1_i/top_0/inst/clk2
    SLICE_X57Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[15]/C
                         clock pessimism              0.000     0.851    
                         clock uncertainty            0.266     1.117    
    SLICE_X57Y96         FDRE (Hold_fdre_C_D)         0.091     1.208    design_1_i/top_0/inst/virusEnQ_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.500%)  route 0.232ns (55.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.635     0.971    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X53Y100        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  design_1_i/top_0/inst/virusMaskQ_reg[114]/Q
                         net (fo=2, routed)           0.232     1.344    design_1_i/top_0/inst/virusMaskQ[114]
    SLICE_X53Y105        LUT3 (Prop_lut3_I2_O)        0.045     1.389 r  design_1_i/top_0/inst/virusEnQ[114]_i_1/O
                         net (fo=1, routed)           0.000     1.389    design_1_i/top_0/inst/p_1_out[114]
    SLICE_X53Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.908     0.910    design_1_i/top_0/inst/clk2
    SLICE_X53Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[114]/C
                         clock pessimism              0.000     0.910    
                         clock uncertainty            0.266     1.176    
    SLICE_X53Y105        FDRE (Hold_fdre_C_D)         0.091     1.267    design_1_i/top_0/inst/virusEnQ_reg[114]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.209ns (47.529%)  route 0.231ns (52.471%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.576     0.912    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X58Y91         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y91         FDRE (Prop_fdre_C_Q)         0.164     1.076 r  design_1_i/top_0/inst/virusMaskQ_reg[100]/Q
                         net (fo=2, routed)           0.231     1.306    design_1_i/top_0/inst/virusMaskQ[100]
    SLICE_X60Y87         LUT3 (Prop_lut3_I2_O)        0.045     1.351 r  design_1_i/top_0/inst/virusEnQ[100]_i_1/O
                         net (fo=1, routed)           0.000     1.351    design_1_i/top_0/inst/p_1_out[100]
    SLICE_X60Y87         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.846     0.848    design_1_i/top_0/inst/clk2
    SLICE_X60Y87         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[100]/C
                         clock pessimism              0.000     0.848    
                         clock uncertainty            0.266     1.114    
    SLICE_X60Y87         FDRE (Hold_fdre_C_D)         0.091     1.205    design_1_i/top_0/inst/virusEnQ_reg[100]
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.209ns (43.574%)  route 0.271ns (56.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.659     0.995    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X58Y105        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y105        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  design_1_i/top_0/inst/virusMaskQ_reg[123]/Q
                         net (fo=2, routed)           0.271     1.430    design_1_i/top_0/inst/virusMaskQ[123]
    SLICE_X57Y108        LUT3 (Prop_lut3_I2_O)        0.045     1.475 r  design_1_i/top_0/inst/virusEnQ[123]_i_1/O
                         net (fo=1, routed)           0.000     1.475    design_1_i/top_0/inst/p_1_out[123]
    SLICE_X57Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.934     0.936    design_1_i/top_0/inst/clk2
    SLICE_X57Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[123]/C
                         clock pessimism              0.000     0.936    
                         clock uncertainty            0.266     1.202    
    SLICE_X57Y108        FDRE (Hold_fdre_C_D)         0.091     1.293    design_1_i/top_0/inst/virusEnQ_reg[123]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.759%)  route 0.334ns (64.241%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.575     0.911    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X57Y89         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/top_0/inst/virusMaskQ_reg[0]/Q
                         net (fo=2, routed)           0.334     1.386    design_1_i/top_0/inst/virusMaskQ[0]
    SLICE_X58Y89         LUT3 (Prop_lut3_I2_O)        0.045     1.431 r  design_1_i/top_0/inst/virusEnQ[0]_i_1/O
                         net (fo=1, routed)           0.000     1.431    design_1_i/top_0/inst/p_1_out[0]
    SLICE_X58Y89         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.847     0.849    design_1_i/top_0/inst/clk2
    SLICE_X58Y89         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[0]/C
                         clock pessimism              0.000     0.849    
                         clock uncertainty            0.266     1.115    
    SLICE_X58Y89         FDRE (Hold_fdre_C_D)         0.120     1.235    design_1_i/top_0/inst/virusEnQ_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.431    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.209ns (41.945%)  route 0.289ns (58.055%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.661     0.997    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X62Y105        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105        FDRE (Prop_fdre_C_Q)         0.164     1.161 r  design_1_i/top_0/inst/virusMaskQ_reg[27]/Q
                         net (fo=2, routed)           0.289     1.450    design_1_i/top_0/inst/virusMaskQ[27]
    SLICE_X63Y106        LUT3 (Prop_lut3_I2_O)        0.045     1.495 r  design_1_i/top_0/inst/virusEnQ[27]_i_1/O
                         net (fo=1, routed)           0.000     1.495    design_1_i/top_0/inst/p_1_out[27]
    SLICE_X63Y106        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.936     0.938    design_1_i/top_0/inst/clk2
    SLICE_X63Y106        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[27]/C
                         clock pessimism              0.000     0.938    
                         clock uncertainty            0.266     1.204    
    SLICE_X63Y106        FDRE (Hold_fdre_C_D)         0.092     1.296    design_1_i/top_0/inst/virusEnQ_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.209ns (39.570%)  route 0.319ns (60.430%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.578     0.914    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X58Y97         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97         FDRE (Prop_fdre_C_Q)         0.164     1.078 r  design_1_i/top_0/inst/virusMaskQ_reg[39]/Q
                         net (fo=2, routed)           0.203     1.281    design_1_i/top_0/inst/virusMaskQ[39]
    SLICE_X61Y97         LUT3 (Prop_lut3_I2_O)        0.045     1.326 r  design_1_i/top_0/inst/virusEnQ[39]_i_1/O
                         net (fo=1, routed)           0.116     1.442    design_1_i/top_0/inst/p_1_out[39]
    SLICE_X61Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.851     0.853    design_1_i/top_0/inst/clk2
    SLICE_X61Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[39]/C
                         clock pessimism              0.000     0.853    
                         clock uncertainty            0.266     1.119    
    SLICE_X61Y97         FDRE (Hold_fdre_C_D)         0.070     1.189    design_1_i/top_0/inst/virusEnQ_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[83]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.196%)  route 0.358ns (65.803%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.635     0.971    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X51Y102        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  design_1_i/top_0/inst/virusMaskQ_reg[83]/Q
                         net (fo=2, routed)           0.160     1.272    design_1_i/top_0/inst/virusMaskQ[83]
    SLICE_X50Y102        LUT3 (Prop_lut3_I2_O)        0.045     1.317 r  design_1_i/top_0/inst/virusEnQ[83]_i_1/O
                         net (fo=1, routed)           0.197     1.515    design_1_i/top_0/inst/p_1_out[83]
    SLICE_X50Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.907     0.909    design_1_i/top_0/inst/clk2
    SLICE_X50Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[83]/C
                         clock pessimism              0.000     0.909    
                         clock uncertainty            0.266     1.175    
    SLICE_X50Y107        FDRE (Hold_fdre_C_D)         0.063     1.238    design_1_i/top_0/inst/virusEnQ_reg[83]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.515    
  -------------------------------------------------------------------
                         slack                                  0.277    





