{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.78463,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.7984,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0153706,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0193135,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00201686,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0193135,
	"finish__design__instance__count__class:antenna_cell": 159,
	"finish__design__instance__area__class:antenna_cell": 397.882,
	"finish__design__instance__count__class:clock_buffer": 425,
	"finish__design__instance__area__class:clock_buffer": 9130.01,
	"finish__design__instance__count__class:timing_repair_buffer": 1104,
	"finish__design__instance__area__class:timing_repair_buffer": 11120.7,
	"finish__design__instance__count__class:inverter": 658,
	"finish__design__instance__area__class:inverter": 2677.57,
	"finish__design__instance__count__class:clock_inverter": 201,
	"finish__design__instance__area__class:clock_inverter": 2432.33,
	"finish__design__instance__count__class:sequential_cell": 2787,
	"finish__design__instance__area__class:sequential_cell": 79282.3,
	"finish__design__instance__count__class:multi_input_combinational_cell": 11778,
	"finish__design__instance__area__class:multi_input_combinational_cell": 158516,
	"finish__design__instance__count": 17112,
	"finish__design__instance__area": 263557,
	"finish__timing__setup__tns": -3.29274,
	"finish__timing__setup__ws": -0.858204,
	"finish__clock__skew__setup": 0.123669,
	"finish__clock__skew__hold": 0.123669,
	"finish__timing__drv__max_slew_limit": -0.579722,
	"finish__timing__drv__max_slew": 171,
	"finish__timing__drv__max_cap_limit": 0.0502436,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 13,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.25276,
	"finish__power__switching__total": 0.33469,
	"finish__power__leakage__total": 1.03917e-07,
	"finish__power__total": 0.58745,
	"finish__design__io": 771,
	"finish__design__die__area": 862892,
	"finish__design__core__area": 856772,
	"finish__design__instance__count": 28569,
	"finish__design__instance__area": 277892,
	"finish__design__instance__count__stdcell": 28569,
	"finish__design__instance__area__stdcell": 277892,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.324347,
	"finish__design__instance__utilization__stdcell": 0.324347,
	"finish__design__rows": 340,
	"finish__design__rows:unithd": 340,
	"finish__design__sites": 684760,
	"finish__design__sites:unithd": 684760,
	"finish__flow__warnings__count": 0,
	"finish__flow__errors__count": 0
}