-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sikep503_kem_enc_hw_cshake256_simple_absorb_clone is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    s_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    s_ce0 : OUT STD_LOGIC;
    s_we0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    s_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    s_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    s_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    s_ce1 : OUT STD_LOGIC;
    s_we1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    s_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    s_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    in_r_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    in_r_ce0 : OUT STD_LOGIC;
    in_r_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of sikep503_kem_enc_hw_cshake256_simple_absorb_clone is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv64_2100100018801 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000010000100000000000100000000000000011000100000000001";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal t_37_addr_reg_153 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal t_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal t_ce0 : STD_LOGIC;
    signal t_we0 : STD_LOGIC;
    signal t_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal t_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal t_ce1 : STD_LOGIC;
    signal t_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal t_35_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal t_35_ce0 : STD_LOGIC;
    signal t_35_we0 : STD_LOGIC;
    signal t_35_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal t_35_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal t_35_ce1 : STD_LOGIC;
    signal t_35_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal t_36_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal t_36_ce0 : STD_LOGIC;
    signal t_36_we0 : STD_LOGIC;
    signal t_36_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal t_36_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal t_36_ce1 : STD_LOGIC;
    signal t_36_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal t_37_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal t_37_ce0 : STD_LOGIC;
    signal t_37_we0 : STD_LOGIC;
    signal t_37_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal t_37_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal t_37_ce1 : STD_LOGIC;
    signal t_37_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_529_1_fu_94_ap_start : STD_LOGIC;
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_529_1_fu_94_ap_done : STD_LOGIC;
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_529_1_fu_94_ap_idle : STD_LOGIC;
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_529_1_fu_94_ap_ready : STD_LOGIC;
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_529_1_fu_94_s_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_529_1_fu_94_s_ce0 : STD_LOGIC;
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_529_1_fu_94_s_we0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_529_1_fu_94_s_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_ap_start : STD_LOGIC;
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_ap_done : STD_LOGIC;
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_ap_idle : STD_LOGIC;
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_ap_ready : STD_LOGIC;
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_62_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_62_ce0 : STD_LOGIC;
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_62_we0 : STD_LOGIC;
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_62_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_61_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_61_ce0 : STD_LOGIC;
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_61_we0 : STD_LOGIC;
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_61_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_60_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_60_ce0 : STD_LOGIC;
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_60_we0 : STD_LOGIC;
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_60_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_ce0 : STD_LOGIC;
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_we0 : STD_LOGIC;
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_KeccakF1600_StatePermute_fu_112_ap_start : STD_LOGIC;
    signal grp_KeccakF1600_StatePermute_fu_112_ap_done : STD_LOGIC;
    signal grp_KeccakF1600_StatePermute_fu_112_ap_idle : STD_LOGIC;
    signal grp_KeccakF1600_StatePermute_fu_112_ap_ready : STD_LOGIC;
    signal grp_KeccakF1600_StatePermute_fu_112_s_i_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_KeccakF1600_StatePermute_fu_112_s_i_ce0 : STD_LOGIC;
    signal grp_KeccakF1600_StatePermute_fu_112_s_i_we0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_KeccakF1600_StatePermute_fu_112_s_i_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_KeccakF1600_StatePermute_fu_112_s_i_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_KeccakF1600_StatePermute_fu_112_s_i_ce1 : STD_LOGIC;
    signal grp_KeccakF1600_StatePermute_fu_112_s_i_we1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_KeccakF1600_StatePermute_fu_112_s_i_d1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_ap_start : STD_LOGIC;
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_ap_done : STD_LOGIC;
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_ap_idle : STD_LOGIC;
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_ap_ready : STD_LOGIC;
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_62_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_62_ce0 : STD_LOGIC;
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_62_we0 : STD_LOGIC;
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_62_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_61_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_61_ce0 : STD_LOGIC;
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_61_we0 : STD_LOGIC;
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_61_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_60_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_60_ce0 : STD_LOGIC;
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_60_we0 : STD_LOGIC;
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_60_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_ce0 : STD_LOGIC;
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_we0 : STD_LOGIC;
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_in_r_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_in_r_ce0 : STD_LOGIC;
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_ap_start : STD_LOGIC;
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_ap_done : STD_LOGIC;
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_ap_idle : STD_LOGIC;
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_ap_ready : STD_LOGIC;
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_ce0 : STD_LOGIC;
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_ce1 : STD_LOGIC;
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_60_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_60_ce0 : STD_LOGIC;
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_60_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_60_ce1 : STD_LOGIC;
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_61_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_61_ce0 : STD_LOGIC;
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_61_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_61_ce1 : STD_LOGIC;
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_62_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_62_ce0 : STD_LOGIC;
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_62_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_62_ce1 : STD_LOGIC;
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_s_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_s_ce0 : STD_LOGIC;
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_s_we0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_s_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_s_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_s_ce1 : STD_LOGIC;
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_529_1_fu_94_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal s_we0_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_ap_start_reg : STD_LOGIC := '0';
    signal t_37_we0_out : STD_LOGIC;
    signal t_36_we0_out : STD_LOGIC;
    signal grp_KeccakF1600_StatePermute_fu_112_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_ap_start_reg : STD_LOGIC := '0';
    signal grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal s_ce0_local : STD_LOGIC;
    signal s_we0_local : STD_LOGIC_VECTOR (7 downto 0);
    signal t_37_ce0_local : STD_LOGIC;
    signal t_37_address0_local : STD_LOGIC_VECTOR (5 downto 0);
    signal t_37_we0_local : STD_LOGIC;
    signal or_ln_fu_144_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal t_36_we0_local : STD_LOGIC;
    signal t_36_ce0_local : STD_LOGIC;
    signal trunc_ln364_fu_140_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_block_state5_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component sikep503_kem_enc_hw_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_529_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        s_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        s_ce0 : OUT STD_LOGIC;
        s_we0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        s_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        t_62_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        t_62_ce0 : OUT STD_LOGIC;
        t_62_we0 : OUT STD_LOGIC;
        t_62_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        t_61_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        t_61_ce0 : OUT STD_LOGIC;
        t_61_we0 : OUT STD_LOGIC;
        t_61_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        t_60_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        t_60_ce0 : OUT STD_LOGIC;
        t_60_we0 : OUT STD_LOGIC;
        t_60_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        t_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        t_ce0 : OUT STD_LOGIC;
        t_we0 : OUT STD_LOGIC;
        t_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component sikep503_kem_enc_hw_KeccakF1600_StatePermute IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        s_i_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        s_i_ce0 : OUT STD_LOGIC;
        s_i_we0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        s_i_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        s_i_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        s_i_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        s_i_ce1 : OUT STD_LOGIC;
        s_i_we1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        s_i_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        s_i_q1 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        t_62_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        t_62_ce0 : OUT STD_LOGIC;
        t_62_we0 : OUT STD_LOGIC;
        t_62_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        t_61_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        t_61_ce0 : OUT STD_LOGIC;
        t_61_we0 : OUT STD_LOGIC;
        t_61_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        t_60_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        t_60_ce0 : OUT STD_LOGIC;
        t_60_we0 : OUT STD_LOGIC;
        t_60_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        t_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        t_ce0 : OUT STD_LOGIC;
        t_we0 : OUT STD_LOGIC;
        t_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        in_r_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        in_r_ce0 : OUT STD_LOGIC;
        in_r_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component sikep503_kem_enc_hw_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        t_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        t_ce0 : OUT STD_LOGIC;
        t_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        t_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        t_ce1 : OUT STD_LOGIC;
        t_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        t_60_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        t_60_ce0 : OUT STD_LOGIC;
        t_60_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        t_60_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        t_60_ce1 : OUT STD_LOGIC;
        t_60_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        t_61_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        t_61_ce0 : OUT STD_LOGIC;
        t_61_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        t_61_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        t_61_ce1 : OUT STD_LOGIC;
        t_61_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        t_62_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        t_62_ce0 : OUT STD_LOGIC;
        t_62_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        t_62_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        t_62_ce1 : OUT STD_LOGIC;
        t_62_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        s_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        s_ce0 : OUT STD_LOGIC;
        s_we0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        s_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        s_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        s_ce1 : OUT STD_LOGIC;
        s_q1 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_cshake256_simple_absorb_clone_t_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    t_U : component sikep503_kem_enc_hw_cshake256_simple_absorb_clone_t_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 50,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => t_address0,
        ce0 => t_ce0,
        we0 => t_we0,
        d0 => t_d0,
        q0 => t_q0,
        address1 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_address1,
        ce1 => t_ce1,
        q1 => t_q1);

    t_35_U : component sikep503_kem_enc_hw_cshake256_simple_absorb_clone_t_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 50,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => t_35_address0,
        ce0 => t_35_ce0,
        we0 => t_35_we0,
        d0 => t_35_d0,
        q0 => t_35_q0,
        address1 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_60_address1,
        ce1 => t_35_ce1,
        q1 => t_35_q1);

    t_36_U : component sikep503_kem_enc_hw_cshake256_simple_absorb_clone_t_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 50,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => t_36_address0,
        ce0 => t_36_ce0,
        we0 => t_36_we0,
        d0 => t_36_d0,
        q0 => t_36_q0,
        address1 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_61_address1,
        ce1 => t_36_ce1,
        q1 => t_36_q1);

    t_37_U : component sikep503_kem_enc_hw_cshake256_simple_absorb_clone_t_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 50,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => t_37_address0,
        ce0 => t_37_ce0,
        we0 => t_37_we0,
        d0 => t_37_d0,
        q0 => t_37_q0,
        address1 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_62_address1,
        ce1 => t_37_ce1,
        q1 => t_37_q1);

    grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_529_1_fu_94 : component sikep503_kem_enc_hw_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_529_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_529_1_fu_94_ap_start,
        ap_done => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_529_1_fu_94_ap_done,
        ap_idle => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_529_1_fu_94_ap_idle,
        ap_ready => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_529_1_fu_94_ap_ready,
        s_address0 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_529_1_fu_94_s_address0,
        s_ce0 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_529_1_fu_94_s_ce0,
        s_we0 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_529_1_fu_94_s_we0,
        s_d0 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_529_1_fu_94_s_d0);

    grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100 : component sikep503_kem_enc_hw_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_ap_start,
        ap_done => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_ap_done,
        ap_idle => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_ap_idle,
        ap_ready => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_ap_ready,
        t_62_address0 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_62_address0,
        t_62_ce0 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_62_ce0,
        t_62_we0 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_62_we0,
        t_62_d0 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_62_d0,
        t_61_address0 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_61_address0,
        t_61_ce0 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_61_ce0,
        t_61_we0 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_61_we0,
        t_61_d0 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_61_d0,
        t_60_address0 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_60_address0,
        t_60_ce0 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_60_ce0,
        t_60_we0 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_60_we0,
        t_60_d0 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_60_d0,
        t_address0 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_address0,
        t_ce0 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_ce0,
        t_we0 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_we0,
        t_d0 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_d0);

    grp_KeccakF1600_StatePermute_fu_112 : component sikep503_kem_enc_hw_KeccakF1600_StatePermute
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_KeccakF1600_StatePermute_fu_112_ap_start,
        ap_done => grp_KeccakF1600_StatePermute_fu_112_ap_done,
        ap_idle => grp_KeccakF1600_StatePermute_fu_112_ap_idle,
        ap_ready => grp_KeccakF1600_StatePermute_fu_112_ap_ready,
        s_i_address0 => grp_KeccakF1600_StatePermute_fu_112_s_i_address0,
        s_i_ce0 => grp_KeccakF1600_StatePermute_fu_112_s_i_ce0,
        s_i_we0 => grp_KeccakF1600_StatePermute_fu_112_s_i_we0,
        s_i_d0 => grp_KeccakF1600_StatePermute_fu_112_s_i_d0,
        s_i_q0 => s_q0,
        s_i_address1 => grp_KeccakF1600_StatePermute_fu_112_s_i_address1,
        s_i_ce1 => grp_KeccakF1600_StatePermute_fu_112_s_i_ce1,
        s_i_we1 => grp_KeccakF1600_StatePermute_fu_112_s_i_we1,
        s_i_d1 => grp_KeccakF1600_StatePermute_fu_112_s_i_d1,
        s_i_q1 => s_q1);

    grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120 : component sikep503_kem_enc_hw_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_ap_start,
        ap_done => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_ap_done,
        ap_idle => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_ap_idle,
        ap_ready => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_ap_ready,
        t_62_address0 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_62_address0,
        t_62_ce0 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_62_ce0,
        t_62_we0 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_62_we0,
        t_62_d0 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_62_d0,
        t_61_address0 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_61_address0,
        t_61_ce0 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_61_ce0,
        t_61_we0 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_61_we0,
        t_61_d0 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_61_d0,
        t_60_address0 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_60_address0,
        t_60_ce0 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_60_ce0,
        t_60_we0 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_60_we0,
        t_60_d0 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_60_d0,
        t_address0 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_address0,
        t_ce0 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_ce0,
        t_we0 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_we0,
        t_d0 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_d0,
        in_r_address0 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_in_r_address0,
        in_r_ce0 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_in_r_ce0,
        in_r_q0 => in_r_q0);

    grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130 : component sikep503_kem_enc_hw_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_ap_start,
        ap_done => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_ap_done,
        ap_idle => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_ap_idle,
        ap_ready => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_ap_ready,
        t_address0 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_address0,
        t_ce0 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_ce0,
        t_q0 => t_q0,
        t_address1 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_address1,
        t_ce1 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_ce1,
        t_q1 => t_q1,
        t_60_address0 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_60_address0,
        t_60_ce0 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_60_ce0,
        t_60_q0 => t_35_q0,
        t_60_address1 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_60_address1,
        t_60_ce1 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_60_ce1,
        t_60_q1 => t_35_q1,
        t_61_address0 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_61_address0,
        t_61_ce0 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_61_ce0,
        t_61_q0 => t_36_q0,
        t_61_address1 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_61_address1,
        t_61_ce1 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_61_ce1,
        t_61_q1 => t_36_q1,
        t_62_address0 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_62_address0,
        t_62_ce0 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_62_ce0,
        t_62_q0 => t_37_q0,
        t_62_address1 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_62_address1,
        t_62_ce1 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_62_ce1,
        t_62_q1 => t_37_q1,
        s_address0 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_s_address0,
        s_ce0 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_s_ce0,
        s_we0 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_s_we0,
        s_d0 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_s_d0,
        s_address1 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_s_address1,
        s_ce1 => grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_s_ce1,
        s_q1 => s_q1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_KeccakF1600_StatePermute_fu_112_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_KeccakF1600_StatePermute_fu_112_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_KeccakF1600_StatePermute_fu_112_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_KeccakF1600_StatePermute_fu_112_ap_ready = ap_const_logic_1)) then 
                    grp_KeccakF1600_StatePermute_fu_112_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_ap_ready = ap_const_logic_1)) then 
                    grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_ap_ready = ap_const_logic_1)) then 
                    grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_ap_ready = ap_const_logic_1)) then 
                    grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_529_1_fu_94_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_529_1_fu_94_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_529_1_fu_94_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_529_1_fu_94_ap_ready = ap_const_logic_1)) then 
                    grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_529_1_fu_94_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state9, ap_block_state2_on_subcall_done, ap_block_state5_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_on_subcall_done)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(ap_block_state5_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state5_on_subcall_done)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_ap_done)
    begin
        if ((grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state2_on_subcall_done_assign_proc : process(grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_529_1_fu_94_ap_done, grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_ap_done = ap_const_logic_0) or (grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_529_1_fu_94_ap_done = ap_const_logic_0));
    end process;


    ap_block_state5_on_subcall_done_assign_proc : process(grp_KeccakF1600_StatePermute_fu_112_ap_done, grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_ap_done)
    begin
                ap_block_state5_on_subcall_done <= ((grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_ap_done = ap_const_logic_0) or (grp_KeccakF1600_StatePermute_fu_112_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_ap_done, ap_CS_fsm_state9)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state9) and (grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_ap_done = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_ap_done, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) and (grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_KeccakF1600_StatePermute_fu_112_ap_start <= grp_KeccakF1600_StatePermute_fu_112_ap_start_reg;
    grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_ap_start <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_ap_start_reg;
    grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_ap_start <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_ap_start_reg;
    grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_ap_start <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_ap_start_reg;
    grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_529_1_fu_94_ap_start <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_529_1_fu_94_ap_start_reg;
    in_r_address0 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_in_r_address0;
    in_r_ce0 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_in_r_ce0;
    or_ln_fu_144_p3 <= (ap_const_lv1_1 & trunc_ln364_fu_140_p1);

    s_address0_assign_proc : process(grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_529_1_fu_94_s_address0, grp_KeccakF1600_StatePermute_fu_112_s_i_address0, grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_s_address0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            s_address0 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_s_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            s_address0 <= grp_KeccakF1600_StatePermute_fu_112_s_i_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            s_address0 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_529_1_fu_94_s_address0;
        else 
            s_address0 <= ap_const_lv32_0(5 - 1 downto 0);
        end if; 
    end process;


    s_address1_assign_proc : process(grp_KeccakF1600_StatePermute_fu_112_s_i_address1, grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_s_address1, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            s_address1 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_s_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            s_address1 <= grp_KeccakF1600_StatePermute_fu_112_s_i_address1;
        else 
            s_address1 <= "XXXXX";
        end if; 
    end process;


    s_ce0_assign_proc : process(grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_529_1_fu_94_s_ce0, grp_KeccakF1600_StatePermute_fu_112_s_i_ce0, grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_s_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state9, s_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            s_ce0 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_s_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            s_ce0 <= grp_KeccakF1600_StatePermute_fu_112_s_i_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            s_ce0 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_529_1_fu_94_s_ce0;
        else 
            s_ce0 <= s_ce0_local;
        end if; 
    end process;


    s_ce0_local_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            s_ce0_local <= ap_const_logic_1;
        else 
            s_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    s_ce1_assign_proc : process(grp_KeccakF1600_StatePermute_fu_112_s_i_ce1, grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_s_ce1, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            s_ce1 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_s_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            s_ce1 <= grp_KeccakF1600_StatePermute_fu_112_s_i_ce1;
        else 
            s_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    s_d0_assign_proc : process(grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_529_1_fu_94_s_d0, grp_KeccakF1600_StatePermute_fu_112_s_i_d0, grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_s_d0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            s_d0 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_s_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            s_d0 <= grp_KeccakF1600_StatePermute_fu_112_s_i_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            s_d0 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_529_1_fu_94_s_d0;
        else 
            s_d0 <= ap_const_lv64_2100100018801;
        end if; 
    end process;

    s_d1 <= grp_KeccakF1600_StatePermute_fu_112_s_i_d1;

    s_we0_assign_proc : process(grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_529_1_fu_94_s_we0, grp_KeccakF1600_StatePermute_fu_112_s_i_we0, grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_s_we0, ap_CS_fsm_state2, s_we0_out, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            s_we0 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_s_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            s_we0 <= grp_KeccakF1600_StatePermute_fu_112_s_i_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            s_we0 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_529_1_fu_94_s_we0;
        else 
            s_we0 <= (s_we0_out or ap_const_lv8_0);
        end if; 
    end process;


    s_we0_local_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            s_we0_local <= ap_const_lv8_FF;
        else 
            s_we0_local <= ap_const_lv8_0;
        end if; 
    end process;

    s_we0_out <= s_we0_local;

    s_we1_assign_proc : process(grp_KeccakF1600_StatePermute_fu_112_s_i_we1, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            s_we1 <= grp_KeccakF1600_StatePermute_fu_112_s_i_we1;
        else 
            s_we1 <= ap_const_lv8_0;
        end if; 
    end process;


    t_35_address0_assign_proc : process(grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_60_address0, grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_60_address0, grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_60_address0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            t_35_address0 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_60_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            t_35_address0 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_60_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            t_35_address0 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_60_address0;
        else 
            t_35_address0 <= "XXXXXX";
        end if; 
    end process;


    t_35_ce0_assign_proc : process(grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_60_ce0, grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_60_ce0, grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_60_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            t_35_ce0 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_60_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            t_35_ce0 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_60_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            t_35_ce0 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_60_ce0;
        else 
            t_35_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    t_35_ce1_assign_proc : process(grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_60_ce1, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            t_35_ce1 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_60_ce1;
        else 
            t_35_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    t_35_d0_assign_proc : process(grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_60_d0, grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_60_d0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            t_35_d0 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_60_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            t_35_d0 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_60_d0;
        else 
            t_35_d0 <= "XXXXXXXX";
        end if; 
    end process;


    t_35_we0_assign_proc : process(grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_60_we0, grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_60_we0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            t_35_we0 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_60_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            t_35_we0 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_60_we0;
        else 
            t_35_we0 <= ap_const_logic_0;
        end if; 
    end process;


    t_36_address0_assign_proc : process(grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_61_address0, grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_61_address0, grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_61_address0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            t_36_address0 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_61_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            t_36_address0 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_61_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            t_36_address0 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_61_address0;
        else 
            t_36_address0 <= ap_const_lv32_1F(6 - 1 downto 0);
        end if; 
    end process;


    t_36_ce0_assign_proc : process(grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_61_ce0, grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_61_ce0, grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_61_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state9, t_36_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            t_36_ce0 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_61_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            t_36_ce0 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_61_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            t_36_ce0 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_61_ce0;
        else 
            t_36_ce0 <= t_36_ce0_local;
        end if; 
    end process;


    t_36_ce0_local_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            t_36_ce0_local <= ap_const_logic_1;
        else 
            t_36_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    t_36_ce1_assign_proc : process(grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_61_ce1, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            t_36_ce1 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_61_ce1;
        else 
            t_36_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    t_36_d0_assign_proc : process(grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_61_d0, grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_61_d0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            t_36_d0 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_61_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            t_36_d0 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_61_d0;
        else 
            t_36_d0 <= ap_const_lv8_4;
        end if; 
    end process;


    t_36_we0_assign_proc : process(grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_61_we0, grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_61_we0, ap_CS_fsm_state2, t_36_we0_out, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            t_36_we0 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_61_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            t_36_we0 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_61_we0;
        else 
            t_36_we0 <= (t_36_we0_out or ap_const_logic_0);
        end if; 
    end process;


    t_36_we0_local_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            t_36_we0_local <= ap_const_logic_1;
        else 
            t_36_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    t_36_we0_out <= t_36_we0_local;
    t_37_addr_reg_153 <= ap_const_lv32_21(6 - 1 downto 0);

    t_37_address0_assign_proc : process(grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_62_address0, grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_62_address0, grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_62_address0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state9, t_37_address0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            t_37_address0 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_62_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            t_37_address0 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_62_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            t_37_address0 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_62_address0;
        else 
            t_37_address0 <= t_37_address0_local;
        end if; 
    end process;


    t_37_address0_local_assign_proc : process(t_37_addr_reg_153, ap_CS_fsm_state6, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            t_37_address0_local <= t_37_addr_reg_153;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            t_37_address0_local <= ap_const_lv32_21(6 - 1 downto 0);
        else 
            t_37_address0_local <= "XXXXXX";
        end if; 
    end process;


    t_37_ce0_assign_proc : process(grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_62_ce0, grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_62_ce0, grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_62_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state9, t_37_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            t_37_ce0 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_62_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            t_37_ce0 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_62_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            t_37_ce0 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_62_ce0;
        else 
            t_37_ce0 <= t_37_ce0_local;
        end if; 
    end process;


    t_37_ce0_local_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            t_37_ce0_local <= ap_const_logic_1;
        else 
            t_37_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    t_37_ce1_assign_proc : process(grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_62_ce1, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            t_37_ce1 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_62_ce1;
        else 
            t_37_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    t_37_d0_assign_proc : process(grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_62_d0, grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_62_d0, ap_CS_fsm_state2, ap_CS_fsm_state5, or_ln_fu_144_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            t_37_d0 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_62_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            t_37_d0 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_62_d0;
        else 
            t_37_d0 <= or_ln_fu_144_p3;
        end if; 
    end process;


    t_37_we0_assign_proc : process(grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_62_we0, grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_62_we0, ap_CS_fsm_state2, t_37_we0_out, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            t_37_we0 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_62_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            t_37_we0 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_62_we0;
        else 
            t_37_we0 <= (t_37_we0_out or ap_const_logic_0);
        end if; 
    end process;


    t_37_we0_local_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            t_37_we0_local <= ap_const_logic_1;
        else 
            t_37_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    t_37_we0_out <= t_37_we0_local;

    t_address0_assign_proc : process(grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_address0, grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_address0, grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_address0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            t_address0 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            t_address0 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            t_address0 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_address0;
        else 
            t_address0 <= "XXXXXX";
        end if; 
    end process;


    t_ce0_assign_proc : process(grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_ce0, grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_ce0, grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            t_ce0 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            t_ce0 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            t_ce0 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_ce0;
        else 
            t_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    t_ce1_assign_proc : process(grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_ce1, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            t_ce1 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5_fu_130_t_ce1;
        else 
            t_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    t_d0_assign_proc : process(grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_d0, grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_d0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            t_d0 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            t_d0 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_d0;
        else 
            t_d0 <= "XXXXXXXX";
        end if; 
    end process;


    t_we0_assign_proc : process(grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_we0, grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_we0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            t_we0 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4_fu_120_t_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            t_we0 <= grp_cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3_fu_100_t_we0;
        else 
            t_we0 <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln364_fu_140_p1 <= t_37_q0(7 - 1 downto 0);
end behav;
