verilog work "halfAdder.v"
verilog work "fullAdder.v"
