m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/migue/Documents/DHD/DHD_Practica_1/simulation/modelsim
Eip_ram_256_x_16
Z1 w1683040496
Z2 DPx9 altera_mf 20 altera_mf_components 0 22 gV:l9C^?PSb6]b5V?_jR@3
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z5 8C:/Users/migue/Documents/DHD/DHD_Practica_1/IP_ram_256_x_16.vhd
Z6 FC:/Users/migue/Documents/DHD/DHD_Practica_1/IP_ram_256_x_16.vhd
l0
L42
VD9FZLj9Hng[fP[_:>WCgo1
!s100 JFGHVS=TDChh<5I1_m;MR3
Z7 OV;C;10.5b;63
31
Z8 !s110 1683567772
!i10b 1
Z9 !s108 1683567772.000000
Z10 !s90 -reportprogress|300|-93|-work|work|C:/Users/migue/Documents/DHD/DHD_Practica_1/IP_ram_256_x_16.vhd|
Z11 !s107 C:/Users/migue/Documents/DHD/DHD_Practica_1/IP_ram_256_x_16.vhd|
!i113 1
Z12 o-93 -work work
Z13 tExplicit 1 CvgOpt 0
Asyn
R2
R3
R4
DEx4 work 15 ip_ram_256_x_16 0 22 D9FZLj9Hng[fP[_:>WCgo1
l58
L54
V2X847VjZmTa[;WUbK`XT=0
!s100 hY8<N12W1XhedM;lk]hBB2
R7
31
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Emy_scomp_v0_0
Z14 w1683561672
Z15 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z16 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
R3
R4
R0
Z17 8C:/Users/migue/Documents/DHD/DHD_Practica_1/my_scomp_v0_0.vhd
Z18 FC:/Users/migue/Documents/DHD/DHD_Practica_1/my_scomp_v0_0.vhd
l0
L7
V5Je]h8jlVfhh7bkbBDV0e0
!s100 nQ=@hEDgP3ndAo9RELX_e1
R7
31
R8
!i10b 1
R9
Z19 !s90 -reportprogress|300|-93|-work|work|C:/Users/migue/Documents/DHD/DHD_Practica_1/my_scomp_v0_0.vhd|
Z20 !s107 C:/Users/migue/Documents/DHD/DHD_Practica_1/my_scomp_v0_0.vhd|
!i113 1
R12
R13
Artl
R15
R16
R3
R4
DEx4 work 13 my_scomp_v0_0 0 22 5Je]h8jlVfhh7bkbBDV0e0
l62
L18
V?f^Q19CTzGTegN9A>1IXn2
!s100 Kn8a]T8N68_A@bTF[ONk=3
R7
31
R8
!i10b 1
R9
R19
R20
!i113 1
R12
R13
Eprocesador_v2_3
Z21 w1683565626
R15
R16
R3
R4
R0
Z22 8C:/Users/migue/Documents/DHD/DHD_Practica_1/procesador_v2_3.vhd
Z23 FC:/Users/migue/Documents/DHD/DHD_Practica_1/procesador_v2_3.vhd
l0
L12
VDO;eDjCdSSPL@7;fAIi;93
!s100 df8MV>;^H?7LRdKiBPCc70
R7
31
R8
!i10b 1
R9
Z24 !s90 -reportprogress|300|-93|-work|work|C:/Users/migue/Documents/DHD/DHD_Practica_1/procesador_v2_3.vhd|
Z25 !s107 C:/Users/migue/Documents/DHD/DHD_Practica_1/procesador_v2_3.vhd|
!i113 1
R12
R13
Artl
R15
R16
R3
R4
DEx4 work 15 procesador_v2_3 0 22 DO;eDjCdSSPL@7;fAIi;93
l36
L27
V::dZ`SdIP3Do9lV=DDffP2
!s100 R_oEIPXiJ;llonH^jQUH_1
R7
31
R8
!i10b 1
R9
R24
R25
!i113 1
R12
R13
