
../repos/coreutils/src/date:     file format elf32-littlearm


Disassembly of section .init:

00011014 <.init>:
   11014:	push	{r3, lr}
   11018:	bl	113d4 <__snprintf_chk@plt+0x4c>
   1101c:	pop	{r3, pc}

Disassembly of section .plt:

00011020 <calloc@plt-0x14>:
   11020:	push	{lr}		; (str lr, [sp, #-4]!)
   11024:	ldr	lr, [pc, #4]	; 11030 <calloc@plt-0x4>
   11028:	add	lr, pc, lr
   1102c:	ldr	pc, [lr, #8]!
   11030:	ldrdeq	r2, [r2], -r0

00011034 <calloc@plt>:
   11034:	add	ip, pc, #0, 12
   11038:	add	ip, ip, #139264	; 0x22000
   1103c:	ldr	pc, [ip, #4048]!	; 0xfd0

00011040 <fputs_unlocked@plt>:
   11040:	add	ip, pc, #0, 12
   11044:	add	ip, ip, #139264	; 0x22000
   11048:	ldr	pc, [ip, #4040]!	; 0xfc8

0001104c <raise@plt>:
   1104c:	add	ip, pc, #0, 12
   11050:	add	ip, ip, #139264	; 0x22000
   11054:	ldr	pc, [ip, #4032]!	; 0xfc0

00011058 <gmtime_r@plt>:
   11058:	add	ip, pc, #0, 12
   1105c:	add	ip, ip, #139264	; 0x22000
   11060:	ldr	pc, [ip, #4024]!	; 0xfb8

00011064 <__getdelim@plt>:
   11064:	add	ip, pc, #0, 12
   11068:	add	ip, ip, #139264	; 0x22000
   1106c:	ldr	pc, [ip, #4016]!	; 0xfb0

00011070 <strcmp@plt>:
   11070:	add	ip, pc, #0, 12
   11074:	add	ip, ip, #139264	; 0x22000
   11078:	ldr	pc, [ip, #4008]!	; 0xfa8

0001107c <mktime@plt>:
   1107c:	add	ip, pc, #0, 12
   11080:	add	ip, ip, #139264	; 0x22000
   11084:	ldr	pc, [ip, #4000]!	; 0xfa0

00011088 <fflush@plt>:
   11088:	add	ip, pc, #0, 12
   1108c:	add	ip, ip, #139264	; 0x22000
   11090:	ldr	pc, [ip, #3992]!	; 0xf98

00011094 <free@plt>:
   11094:	add	ip, pc, #0, 12
   11098:	add	ip, ip, #139264	; 0x22000
   1109c:	ldr	pc, [ip, #3984]!	; 0xf90

000110a0 <clock_gettime@plt>:
   110a0:	add	ip, pc, #0, 12
   110a4:	add	ip, ip, #139264	; 0x22000
   110a8:	ldr	pc, [ip, #3976]!	; 0xf88

000110ac <_exit@plt>:
   110ac:	add	ip, pc, #0, 12
   110b0:	add	ip, ip, #139264	; 0x22000
   110b4:	ldr	pc, [ip, #3968]!	; 0xf80

000110b8 <memcpy@plt>:
   110b8:	add	ip, pc, #0, 12
   110bc:	add	ip, ip, #139264	; 0x22000
   110c0:	ldr	pc, [ip, #3960]!	; 0xf78

000110c4 <mbsinit@plt>:
   110c4:	add	ip, pc, #0, 12
   110c8:	add	ip, ip, #139264	; 0x22000
   110cc:	ldr	pc, [ip, #3952]!	; 0xf70

000110d0 <time@plt>:
   110d0:	add	ip, pc, #0, 12
   110d4:	add	ip, ip, #139264	; 0x22000
   110d8:	ldr	pc, [ip, #3944]!	; 0xf68

000110dc <memcmp@plt>:
   110dc:	add	ip, pc, #0, 12
   110e0:	add	ip, ip, #139264	; 0x22000
   110e4:	ldr	pc, [ip, #3936]!	; 0xf60

000110e8 <fputc_unlocked@plt>:
   110e8:	add	ip, pc, #0, 12
   110ec:	add	ip, ip, #139264	; 0x22000
   110f0:	ldr	pc, [ip, #3928]!	; 0xf58

000110f4 <dcgettext@plt>:
   110f4:	add	ip, pc, #0, 12
   110f8:	add	ip, ip, #139264	; 0x22000
   110fc:	ldr	pc, [ip, #3920]!	; 0xf50

00011100 <realloc@plt>:
   11100:	add	ip, pc, #0, 12
   11104:	add	ip, ip, #139264	; 0x22000
   11108:	ldr	pc, [ip, #3912]!	; 0xf48

0001110c <localtime_r@plt>:
   1110c:	add	ip, pc, #0, 12
   11110:	add	ip, ip, #139264	; 0x22000
   11114:	ldr	pc, [ip, #3904]!	; 0xf40

00011118 <textdomain@plt>:
   11118:	add	ip, pc, #0, 12
   1111c:	add	ip, ip, #139264	; 0x22000
   11120:	ldr	pc, [ip, #3896]!	; 0xf38

00011124 <iswprint@plt>:
   11124:	add	ip, pc, #0, 12
   11128:	add	ip, ip, #139264	; 0x22000
   1112c:	ldr	pc, [ip, #3888]!	; 0xf30

00011130 <tzset@plt>:
   11130:	add	ip, pc, #0, 12
   11134:	add	ip, ip, #139264	; 0x22000
   11138:	ldr	pc, [ip, #3880]!	; 0xf28

0001113c <fwrite@plt>:
   1113c:	add	ip, pc, #0, 12
   11140:	add	ip, ip, #139264	; 0x22000
   11144:	ldr	pc, [ip, #3872]!	; 0xf20

00011148 <lseek64@plt>:
   11148:	add	ip, pc, #0, 12
   1114c:	add	ip, ip, #139264	; 0x22000
   11150:	ldr	pc, [ip, #3864]!	; 0xf18

00011154 <__ctype_get_mb_cur_max@plt>:
   11154:	add	ip, pc, #0, 12
   11158:	add	ip, ip, #139264	; 0x22000
   1115c:	ldr	pc, [ip, #3856]!	; 0xf10

00011160 <__fpending@plt>:
   11160:	add	ip, pc, #0, 12
   11164:	add	ip, ip, #139264	; 0x22000
   11168:	ldr	pc, [ip, #3848]!	; 0xf08

0001116c <mbrtowc@plt>:
   1116c:	add	ip, pc, #0, 12
   11170:	add	ip, ip, #139264	; 0x22000
   11174:	ldr	pc, [ip, #3840]!	; 0xf00

00011178 <error@plt>:
   11178:	add	ip, pc, #0, 12
   1117c:	add	ip, ip, #139264	; 0x22000
   11180:	ldr	pc, [ip, #3832]!	; 0xef8

00011184 <getenv@plt>:
   11184:	add	ip, pc, #0, 12
   11188:	add	ip, ip, #139264	; 0x22000
   1118c:	ldr	pc, [ip, #3824]!	; 0xef0

00011190 <malloc@plt>:
   11190:	add	ip, pc, #0, 12
   11194:	add	ip, ip, #139264	; 0x22000
   11198:	ldr	pc, [ip, #3816]!	; 0xee8

0001119c <settimeofday@plt>:
   1119c:	add	ip, pc, #0, 12
   111a0:	add	ip, ip, #139264	; 0x22000
   111a4:	ldr	pc, [ip, #3808]!	; 0xee0

000111a8 <__libc_start_main@plt>:
   111a8:	add	ip, pc, #0, 12
   111ac:	add	ip, ip, #139264	; 0x22000
   111b0:	ldr	pc, [ip, #3800]!	; 0xed8

000111b4 <strftime@plt>:
   111b4:	add	ip, pc, #0, 12
   111b8:	add	ip, ip, #139264	; 0x22000
   111bc:	ldr	pc, [ip, #3792]!	; 0xed0

000111c0 <__vfprintf_chk@plt>:
   111c0:	add	ip, pc, #0, 12
   111c4:	add	ip, ip, #139264	; 0x22000
   111c8:	ldr	pc, [ip, #3784]!	; 0xec8

000111cc <__freading@plt>:
   111cc:	add	ip, pc, #0, 12
   111d0:	add	ip, ip, #139264	; 0x22000
   111d4:	ldr	pc, [ip, #3776]!	; 0xec0

000111d8 <localtime@plt>:
   111d8:	add	ip, pc, #0, 12
   111dc:	add	ip, ip, #139264	; 0x22000
   111e0:	ldr	pc, [ip, #3768]!	; 0xeb8

000111e4 <__ctype_tolower_loc@plt>:
   111e4:	add	ip, pc, #0, 12
   111e8:	add	ip, ip, #139264	; 0x22000
   111ec:	ldr	pc, [ip, #3760]!	; 0xeb0

000111f0 <__ctype_toupper_loc@plt>:
   111f0:	add	ip, pc, #0, 12
   111f4:	add	ip, ip, #139264	; 0x22000
   111f8:	ldr	pc, [ip, #3752]!	; 0xea8

000111fc <__gmon_start__@plt>:
   111fc:	add	ip, pc, #0, 12
   11200:	add	ip, ip, #139264	; 0x22000
   11204:	ldr	pc, [ip, #3744]!	; 0xea0

00011208 <getopt_long@plt>:
   11208:	add	ip, pc, #0, 12
   1120c:	add	ip, ip, #139264	; 0x22000
   11210:	ldr	pc, [ip, #3736]!	; 0xe98

00011214 <__ctype_b_loc@plt>:
   11214:	add	ip, pc, #0, 12
   11218:	add	ip, ip, #139264	; 0x22000
   1121c:	ldr	pc, [ip, #3728]!	; 0xe90

00011220 <exit@plt>:
   11220:	add	ip, pc, #0, 12
   11224:	add	ip, ip, #139264	; 0x22000
   11228:	ldr	pc, [ip, #3720]!	; 0xe88

0001122c <strlen@plt>:
   1122c:	add	ip, pc, #0, 12
   11230:	add	ip, ip, #139264	; 0x22000
   11234:	ldr	pc, [ip, #3712]!	; 0xe80

00011238 <strchr@plt>:
   11238:	add	ip, pc, #0, 12
   1123c:	add	ip, ip, #139264	; 0x22000
   11240:	ldr	pc, [ip, #3704]!	; 0xe78

00011244 <setenv@plt>:
   11244:	add	ip, pc, #0, 12
   11248:	add	ip, ip, #139264	; 0x22000
   1124c:	ldr	pc, [ip, #3696]!	; 0xe70

00011250 <__errno_location@plt>:
   11250:	add	ip, pc, #0, 12
   11254:	add	ip, ip, #139264	; 0x22000
   11258:	ldr	pc, [ip, #3688]!	; 0xe68

0001125c <__sprintf_chk@plt>:
   1125c:	add	ip, pc, #0, 12
   11260:	add	ip, ip, #139264	; 0x22000
   11264:	ldr	pc, [ip, #3680]!	; 0xe60

00011268 <snprintf@plt>:
   11268:	add	ip, pc, #0, 12
   1126c:	add	ip, ip, #139264	; 0x22000
   11270:	ldr	pc, [ip, #3672]!	; 0xe58

00011274 <__cxa_atexit@plt>:
   11274:	add	ip, pc, #0, 12
   11278:	add	ip, ip, #139264	; 0x22000
   1127c:	ldr	pc, [ip, #3664]!	; 0xe50

00011280 <clock_getres@plt>:
   11280:	add	ip, pc, #0, 12
   11284:	add	ip, ip, #139264	; 0x22000
   11288:	ldr	pc, [ip, #3656]!	; 0xe48

0001128c <memset@plt>:
   1128c:	add	ip, pc, #0, 12
   11290:	add	ip, ip, #139264	; 0x22000
   11294:	ldr	pc, [ip, #3648]!	; 0xe40

00011298 <clock_settime@plt>:
   11298:	add	ip, pc, #0, 12
   1129c:	add	ip, ip, #139264	; 0x22000
   112a0:	ldr	pc, [ip, #3640]!	; 0xe38

000112a4 <__printf_chk@plt>:
   112a4:	add	ip, pc, #0, 12
   112a8:	add	ip, ip, #139264	; 0x22000
   112ac:	ldr	pc, [ip, #3632]!	; 0xe30

000112b0 <fileno@plt>:
   112b0:	add	ip, pc, #0, 12
   112b4:	add	ip, ip, #139264	; 0x22000
   112b8:	ldr	pc, [ip, #3624]!	; 0xe28

000112bc <__fprintf_chk@plt>:
   112bc:	add	ip, pc, #0, 12
   112c0:	add	ip, ip, #139264	; 0x22000
   112c4:	ldr	pc, [ip, #3616]!	; 0xe20

000112c8 <fclose@plt>:
   112c8:	add	ip, pc, #0, 12
   112cc:	add	ip, ip, #139264	; 0x22000
   112d0:	ldr	pc, [ip, #3608]!	; 0xe18

000112d4 <fseeko64@plt>:
   112d4:	add	ip, pc, #0, 12
   112d8:	add	ip, ip, #139264	; 0x22000
   112dc:	ldr	pc, [ip, #3600]!	; 0xe10

000112e0 <__overflow@plt>:
   112e0:	add	ip, pc, #0, 12
   112e4:	add	ip, ip, #139264	; 0x22000
   112e8:	ldr	pc, [ip, #3592]!	; 0xe08

000112ec <setlocale@plt>:
   112ec:	add	ip, pc, #0, 12
   112f0:	add	ip, ip, #139264	; 0x22000
   112f4:	ldr	pc, [ip, #3584]!	; 0xe00

000112f8 <putenv@plt>:
   112f8:	add	ip, pc, #0, 12
   112fc:	add	ip, ip, #139264	; 0x22000
   11300:	ldr	pc, [ip, #3576]!	; 0xdf8

00011304 <strrchr@plt>:
   11304:	add	ip, pc, #0, 12
   11308:	add	ip, ip, #139264	; 0x22000
   1130c:	ldr	pc, [ip, #3568]!	; 0xdf0

00011310 <nl_langinfo@plt>:
   11310:	add	ip, pc, #0, 12
   11314:	add	ip, ip, #139264	; 0x22000
   11318:	ldr	pc, [ip, #3560]!	; 0xde8

0001131c <fputc@plt>:
   1131c:	add	ip, pc, #0, 12
   11320:	add	ip, ip, #139264	; 0x22000
   11324:	ldr	pc, [ip, #3552]!	; 0xde0

00011328 <timegm@plt>:
   11328:	add	ip, pc, #0, 12
   1132c:	add	ip, ip, #139264	; 0x22000
   11330:	ldr	pc, [ip, #3544]!	; 0xdd8

00011334 <fopen64@plt>:
   11334:	add	ip, pc, #0, 12
   11338:	add	ip, ip, #139264	; 0x22000
   1133c:	ldr	pc, [ip, #3536]!	; 0xdd0

00011340 <bindtextdomain@plt>:
   11340:	add	ip, pc, #0, 12
   11344:	add	ip, ip, #139264	; 0x22000
   11348:	ldr	pc, [ip, #3528]!	; 0xdc8

0001134c <__xstat64@plt>:
   1134c:	add	ip, pc, #0, 12
   11350:	add	ip, ip, #139264	; 0x22000
   11354:	ldr	pc, [ip, #3520]!	; 0xdc0

00011358 <unsetenv@plt>:
   11358:	add	ip, pc, #0, 12
   1135c:	add	ip, ip, #139264	; 0x22000
   11360:	ldr	pc, [ip, #3512]!	; 0xdb8

00011364 <fputs@plt>:
   11364:	add	ip, pc, #0, 12
   11368:	add	ip, ip, #139264	; 0x22000
   1136c:	ldr	pc, [ip, #3504]!	; 0xdb0

00011370 <strncmp@plt>:
   11370:	add	ip, pc, #0, 12
   11374:	add	ip, ip, #139264	; 0x22000
   11378:	ldr	pc, [ip, #3496]!	; 0xda8

0001137c <abort@plt>:
   1137c:	add	ip, pc, #0, 12
   11380:	add	ip, ip, #139264	; 0x22000
   11384:	ldr	pc, [ip, #3488]!	; 0xda0

00011388 <__snprintf_chk@plt>:
   11388:	add	ip, pc, #0, 12
   1138c:	add	ip, ip, #139264	; 0x22000
   11390:	ldr	pc, [ip, #3480]!	; 0xd98

Disassembly of section .text:

00011398 <.text>:
   11398:	mov	fp, #0
   1139c:	mov	lr, #0
   113a0:	pop	{r1}		; (ldr r1, [sp], #4)
   113a4:	mov	r2, sp
   113a8:	push	{r2}		; (str r2, [sp, #-4]!)
   113ac:	push	{r0}		; (str r0, [sp, #-4]!)
   113b0:	ldr	ip, [pc, #16]	; 113c8 <__snprintf_chk@plt+0x40>
   113b4:	push	{ip}		; (str ip, [sp, #-4]!)
   113b8:	ldr	r0, [pc, #12]	; 113cc <__snprintf_chk@plt+0x44>
   113bc:	ldr	r3, [pc, #12]	; 113d0 <__snprintf_chk@plt+0x48>
   113c0:	bl	111a8 <__libc_start_main@plt>
   113c4:	bl	1137c <abort@plt>
   113c8:	andeq	pc, r1, ip, ror #29
   113cc:	strdeq	r1, [r1], -r0
   113d0:	andeq	pc, r1, ip, lsl #29
   113d4:	ldr	r3, [pc, #20]	; 113f0 <__snprintf_chk@plt+0x68>
   113d8:	ldr	r2, [pc, #20]	; 113f4 <__snprintf_chk@plt+0x6c>
   113dc:	add	r3, pc, r3
   113e0:	ldr	r2, [r3, r2]
   113e4:	cmp	r2, #0
   113e8:	bxeq	lr
   113ec:	b	111fc <__gmon_start__@plt>
   113f0:	andeq	r2, r2, ip, lsl ip
   113f4:	andeq	r0, r0, ip, lsr #2
   113f8:	ldr	r3, [pc, #28]	; 1141c <__snprintf_chk@plt+0x94>
   113fc:	ldr	r0, [pc, #28]	; 11420 <__snprintf_chk@plt+0x98>
   11400:	sub	r3, r3, r0
   11404:	cmp	r3, #6
   11408:	bxls	lr
   1140c:	ldr	r3, [pc, #16]	; 11424 <__snprintf_chk@plt+0x9c>
   11410:	cmp	r3, #0
   11414:	bxeq	lr
   11418:	bx	r3
   1141c:	andeq	r4, r3, r7, lsl #3
   11420:	andeq	r4, r3, r4, lsl #3
   11424:	andeq	r0, r0, r0
   11428:	ldr	r1, [pc, #36]	; 11454 <__snprintf_chk@plt+0xcc>
   1142c:	ldr	r0, [pc, #36]	; 11458 <__snprintf_chk@plt+0xd0>
   11430:	sub	r1, r1, r0
   11434:	asr	r1, r1, #2
   11438:	add	r1, r1, r1, lsr #31
   1143c:	asrs	r1, r1, #1
   11440:	bxeq	lr
   11444:	ldr	r3, [pc, #16]	; 1145c <__snprintf_chk@plt+0xd4>
   11448:	cmp	r3, #0
   1144c:	bxeq	lr
   11450:	bx	r3
   11454:	andeq	r4, r3, r4, lsl #3
   11458:	andeq	r4, r3, r4, lsl #3
   1145c:	andeq	r0, r0, r0
   11460:	push	{r4, lr}
   11464:	ldr	r4, [pc, #24]	; 11484 <__snprintf_chk@plt+0xfc>
   11468:	ldrb	r3, [r4]
   1146c:	cmp	r3, #0
   11470:	popne	{r4, pc}
   11474:	bl	113f8 <__snprintf_chk@plt+0x70>
   11478:	mov	r3, #1
   1147c:	strb	r3, [r4]
   11480:	pop	{r4, pc}
   11484:	andeq	r4, r3, ip, lsr #3
   11488:	ldr	r0, [pc, #40]	; 114b8 <__snprintf_chk@plt+0x130>
   1148c:	ldr	r3, [r0]
   11490:	cmp	r3, #0
   11494:	bne	1149c <__snprintf_chk@plt+0x114>
   11498:	b	11428 <__snprintf_chk@plt+0xa0>
   1149c:	ldr	r3, [pc, #24]	; 114bc <__snprintf_chk@plt+0x134>
   114a0:	cmp	r3, #0
   114a4:	beq	11498 <__snprintf_chk@plt+0x110>
   114a8:	push	{r4, lr}
   114ac:	blx	r3
   114b0:	pop	{r4, lr}
   114b4:	b	11428 <__snprintf_chk@plt+0xa0>
   114b8:	andeq	r3, r3, r4, lsl pc
   114bc:	andeq	r0, r0, r0
   114c0:	push	{r4, r5, r6, lr}
   114c4:	sub	sp, sp, #88	; 0x58
   114c8:	mov	r4, r0
   114cc:	add	r0, sp, #8
   114d0:	stm	r0, {r1, r2}
   114d4:	mov	r5, r3
   114d8:	ldr	r3, [pc, #324]	; 11624 <__snprintf_chk@plt+0x29c>
   114dc:	ldr	r3, [r3]
   114e0:	tst	r3, #1
   114e4:	bne	11560 <__snprintf_chk@plt+0x1d8>
   114e8:	add	r2, sp, #44	; 0x2c
   114ec:	add	r1, sp, #8
   114f0:	mov	r0, r5
   114f4:	bl	1ce18 <__snprintf_chk@plt+0xba90>
   114f8:	cmp	r0, #0
   114fc:	beq	115e0 <__snprintf_chk@plt+0x258>
   11500:	ldr	r3, [pc, #288]	; 11628 <__snprintf_chk@plt+0x2a0>
   11504:	cmp	r4, r3
   11508:	beq	11594 <__snprintf_chk@plt+0x20c>
   1150c:	ldr	r3, [pc, #280]	; 1162c <__snprintf_chk@plt+0x2a4>
   11510:	ldr	r0, [r3]
   11514:	ldr	r3, [sp, #12]
   11518:	str	r3, [sp]
   1151c:	mov	r3, r5
   11520:	add	r2, sp, #44	; 0x2c
   11524:	mov	r1, r4
   11528:	bl	14634 <__snprintf_chk@plt+0x32ac>
   1152c:	ldr	r3, [pc, #248]	; 1162c <__snprintf_chk@plt+0x2a4>
   11530:	ldr	r0, [r3]
   11534:	ldr	r3, [r0, #20]
   11538:	ldr	r2, [r0, #24]
   1153c:	cmp	r3, r2
   11540:	bcs	115d0 <__snprintf_chk@plt+0x248>
   11544:	add	r2, r3, #1
   11548:	str	r2, [r0, #20]
   1154c:	mov	r2, #10
   11550:	strb	r2, [r3]
   11554:	mov	r0, #1
   11558:	add	sp, sp, #88	; 0x58
   1155c:	pop	{r4, r5, r6, pc}
   11560:	mov	r2, #5
   11564:	ldr	r1, [pc, #196]	; 11630 <__snprintf_chk@plt+0x2a8>
   11568:	mov	r0, #0
   1156c:	bl	110f4 <dcgettext@plt>
   11570:	mov	r6, r0
   11574:	mov	r0, r4
   11578:	bl	1ca48 <__snprintf_chk@plt+0xb6c0>
   1157c:	mov	r3, r0
   11580:	mov	r2, r6
   11584:	mov	r1, #0
   11588:	mov	r0, r1
   1158c:	bl	11178 <error@plt>
   11590:	b	114e8 <__snprintf_chk@plt+0x160>
   11594:	ldr	r1, [pc, #152]	; 11634 <__snprintf_chk@plt+0x2ac>
   11598:	mov	r0, #2
   1159c:	bl	112ec <setlocale@plt>
   115a0:	ldr	r3, [pc, #132]	; 1162c <__snprintf_chk@plt+0x2a4>
   115a4:	ldr	r0, [r3]
   115a8:	ldr	r3, [sp, #12]
   115ac:	str	r3, [sp]
   115b0:	mov	r3, r5
   115b4:	add	r2, sp, #44	; 0x2c
   115b8:	ldr	r1, [pc, #104]	; 11628 <__snprintf_chk@plt+0x2a0>
   115bc:	bl	14634 <__snprintf_chk@plt+0x32ac>
   115c0:	ldr	r1, [pc, #112]	; 11638 <__snprintf_chk@plt+0x2b0>
   115c4:	mov	r0, #2
   115c8:	bl	112ec <setlocale@plt>
   115cc:	b	1152c <__snprintf_chk@plt+0x1a4>
   115d0:	mov	r1, #10
   115d4:	bl	112e0 <__overflow@plt>
   115d8:	mov	r0, #1
   115dc:	b	11558 <__snprintf_chk@plt+0x1d0>
   115e0:	mov	r2, #5
   115e4:	ldr	r1, [pc, #80]	; 1163c <__snprintf_chk@plt+0x2b4>
   115e8:	mov	r0, #0
   115ec:	bl	110f4 <dcgettext@plt>
   115f0:	mov	r4, r0
   115f4:	add	r2, sp, #20
   115f8:	ldr	r0, [sp, #8]
   115fc:	asr	r1, r0, #31
   11600:	bl	14860 <__snprintf_chk@plt+0x34d8>
   11604:	bl	1ca48 <__snprintf_chk@plt+0xb6c0>
   11608:	mov	r3, r0
   1160c:	mov	r2, r4
   11610:	mov	r1, #0
   11614:	mov	r0, r1
   11618:	bl	11178 <error@plt>
   1161c:	mov	r0, #0
   11620:	b	11558 <__snprintf_chk@plt+0x1d0>
   11624:			; <UNDEFINED> instruction: 0x000341b0
   11628:	andeq	pc, r1, r4, lsl pc	; <UNPREDICTABLE>
   1162c:	andeq	r4, r3, r4, lsr #3
   11630:			; <UNDEFINED> instruction: 0x000201b4
   11634:	andeq	r0, r2, r8, asr #3
   11638:	andeq	r3, r2, r8, asr r0
   1163c:	andeq	r0, r2, ip, asr #3
   11640:	push	{lr}		; (str lr, [sp, #-4]!)
   11644:	sub	sp, sp, #60	; 0x3c
   11648:	subs	r6, r0, #0
   1164c:	beq	11688 <__snprintf_chk@plt+0x300>
   11650:	ldr	r3, [pc, #1260]	; 11b44 <__snprintf_chk@plt+0x7bc>
   11654:	ldr	r4, [r3]
   11658:	mov	r2, #5
   1165c:	ldr	r1, [pc, #1252]	; 11b48 <__snprintf_chk@plt+0x7c0>
   11660:	mov	r0, #0
   11664:	bl	110f4 <dcgettext@plt>
   11668:	ldr	r3, [pc, #1244]	; 11b4c <__snprintf_chk@plt+0x7c4>
   1166c:	ldr	r3, [r3]
   11670:	mov	r2, r0
   11674:	mov	r1, #1
   11678:	mov	r0, r4
   1167c:	bl	112bc <__fprintf_chk@plt>
   11680:	mov	r0, r6
   11684:	bl	11220 <exit@plt>
   11688:	mov	r2, #5
   1168c:	ldr	r1, [pc, #1212]	; 11b50 <__snprintf_chk@plt+0x7c8>
   11690:	mov	r0, #0
   11694:	bl	110f4 <dcgettext@plt>
   11698:	ldr	r3, [pc, #1196]	; 11b4c <__snprintf_chk@plt+0x7c4>
   1169c:	ldr	r2, [r3]
   116a0:	mov	r3, r2
   116a4:	mov	r1, r0
   116a8:	mov	r0, #1
   116ac:	bl	112a4 <__printf_chk@plt>
   116b0:	mov	r2, #5
   116b4:	ldr	r1, [pc, #1176]	; 11b54 <__snprintf_chk@plt+0x7cc>
   116b8:	mov	r0, #0
   116bc:	bl	110f4 <dcgettext@plt>
   116c0:	ldr	r4, [pc, #1168]	; 11b58 <__snprintf_chk@plt+0x7d0>
   116c4:	ldr	r1, [r4]
   116c8:	bl	11040 <fputs_unlocked@plt>
   116cc:	mov	r2, #5
   116d0:	ldr	r1, [pc, #1156]	; 11b5c <__snprintf_chk@plt+0x7d4>
   116d4:	mov	r0, #0
   116d8:	bl	110f4 <dcgettext@plt>
   116dc:	ldr	r1, [r4]
   116e0:	bl	11040 <fputs_unlocked@plt>
   116e4:	mov	r2, #5
   116e8:	ldr	r1, [pc, #1136]	; 11b60 <__snprintf_chk@plt+0x7d8>
   116ec:	mov	r0, #0
   116f0:	bl	110f4 <dcgettext@plt>
   116f4:	ldr	r1, [r4]
   116f8:	bl	11040 <fputs_unlocked@plt>
   116fc:	mov	r2, #5
   11700:	ldr	r1, [pc, #1116]	; 11b64 <__snprintf_chk@plt+0x7dc>
   11704:	mov	r0, #0
   11708:	bl	110f4 <dcgettext@plt>
   1170c:	ldr	r1, [r4]
   11710:	bl	11040 <fputs_unlocked@plt>
   11714:	mov	r2, #5
   11718:	ldr	r1, [pc, #1096]	; 11b68 <__snprintf_chk@plt+0x7e0>
   1171c:	mov	r0, #0
   11720:	bl	110f4 <dcgettext@plt>
   11724:	ldr	r1, [r4]
   11728:	bl	11040 <fputs_unlocked@plt>
   1172c:	mov	r2, #5
   11730:	ldr	r1, [pc, #1076]	; 11b6c <__snprintf_chk@plt+0x7e4>
   11734:	mov	r0, #0
   11738:	bl	110f4 <dcgettext@plt>
   1173c:	ldr	r1, [r4]
   11740:	bl	11040 <fputs_unlocked@plt>
   11744:	mov	r2, #5
   11748:	ldr	r1, [pc, #1056]	; 11b70 <__snprintf_chk@plt+0x7e8>
   1174c:	mov	r0, #0
   11750:	bl	110f4 <dcgettext@plt>
   11754:	ldr	r1, [r4]
   11758:	bl	11040 <fputs_unlocked@plt>
   1175c:	mov	r2, #5
   11760:	ldr	r1, [pc, #1036]	; 11b74 <__snprintf_chk@plt+0x7ec>
   11764:	mov	r0, #0
   11768:	bl	110f4 <dcgettext@plt>
   1176c:	ldr	r1, [r4]
   11770:	bl	11040 <fputs_unlocked@plt>
   11774:	mov	r2, #5
   11778:	ldr	r1, [pc, #1016]	; 11b78 <__snprintf_chk@plt+0x7f0>
   1177c:	mov	r0, #0
   11780:	bl	110f4 <dcgettext@plt>
   11784:	ldr	r1, [r4]
   11788:	bl	11040 <fputs_unlocked@plt>
   1178c:	mov	r2, #5
   11790:	ldr	r1, [pc, #996]	; 11b7c <__snprintf_chk@plt+0x7f4>
   11794:	mov	r0, #0
   11798:	bl	110f4 <dcgettext@plt>
   1179c:	ldr	r1, [r4]
   117a0:	bl	11040 <fputs_unlocked@plt>
   117a4:	mov	r2, #5
   117a8:	ldr	r1, [pc, #976]	; 11b80 <__snprintf_chk@plt+0x7f8>
   117ac:	mov	r0, #0
   117b0:	bl	110f4 <dcgettext@plt>
   117b4:	ldr	r1, [r4]
   117b8:	bl	11040 <fputs_unlocked@plt>
   117bc:	mov	r2, #5
   117c0:	ldr	r1, [pc, #956]	; 11b84 <__snprintf_chk@plt+0x7fc>
   117c4:	mov	r0, #0
   117c8:	bl	110f4 <dcgettext@plt>
   117cc:	ldr	r1, [r4]
   117d0:	bl	11040 <fputs_unlocked@plt>
   117d4:	mov	r2, #5
   117d8:	ldr	r1, [pc, #936]	; 11b88 <__snprintf_chk@plt+0x800>
   117dc:	mov	r0, #0
   117e0:	bl	110f4 <dcgettext@plt>
   117e4:	ldr	r1, [r4]
   117e8:	bl	11040 <fputs_unlocked@plt>
   117ec:	mov	r2, #5
   117f0:	ldr	r1, [pc, #916]	; 11b8c <__snprintf_chk@plt+0x804>
   117f4:	mov	r0, #0
   117f8:	bl	110f4 <dcgettext@plt>
   117fc:	ldr	r1, [r4]
   11800:	bl	11040 <fputs_unlocked@plt>
   11804:	mov	r2, #5
   11808:	ldr	r1, [pc, #896]	; 11b90 <__snprintf_chk@plt+0x808>
   1180c:	mov	r0, #0
   11810:	bl	110f4 <dcgettext@plt>
   11814:	ldr	r1, [r4]
   11818:	bl	11040 <fputs_unlocked@plt>
   1181c:	mov	r2, #5
   11820:	ldr	r1, [pc, #876]	; 11b94 <__snprintf_chk@plt+0x80c>
   11824:	mov	r0, #0
   11828:	bl	110f4 <dcgettext@plt>
   1182c:	ldr	r1, [r4]
   11830:	bl	11040 <fputs_unlocked@plt>
   11834:	mov	r2, #5
   11838:	ldr	r1, [pc, #856]	; 11b98 <__snprintf_chk@plt+0x810>
   1183c:	mov	r0, #0
   11840:	bl	110f4 <dcgettext@plt>
   11844:	ldr	r1, [r4]
   11848:	bl	11040 <fputs_unlocked@plt>
   1184c:	mov	r2, #5
   11850:	ldr	r1, [pc, #836]	; 11b9c <__snprintf_chk@plt+0x814>
   11854:	mov	r0, #0
   11858:	bl	110f4 <dcgettext@plt>
   1185c:	ldr	r1, [r4]
   11860:	bl	11040 <fputs_unlocked@plt>
   11864:	mov	r2, #5
   11868:	ldr	r1, [pc, #816]	; 11ba0 <__snprintf_chk@plt+0x818>
   1186c:	mov	r0, #0
   11870:	bl	110f4 <dcgettext@plt>
   11874:	ldr	r1, [r4]
   11878:	bl	11040 <fputs_unlocked@plt>
   1187c:	mov	r2, #5
   11880:	ldr	r1, [pc, #796]	; 11ba4 <__snprintf_chk@plt+0x81c>
   11884:	mov	r0, #0
   11888:	bl	110f4 <dcgettext@plt>
   1188c:	ldr	r1, [r4]
   11890:	bl	11040 <fputs_unlocked@plt>
   11894:	mov	r2, #5
   11898:	ldr	r1, [pc, #776]	; 11ba8 <__snprintf_chk@plt+0x820>
   1189c:	mov	r0, #0
   118a0:	bl	110f4 <dcgettext@plt>
   118a4:	ldr	r1, [r4]
   118a8:	bl	11040 <fputs_unlocked@plt>
   118ac:	mov	r2, #5
   118b0:	ldr	r1, [pc, #756]	; 11bac <__snprintf_chk@plt+0x824>
   118b4:	mov	r0, #0
   118b8:	bl	110f4 <dcgettext@plt>
   118bc:	ldr	r1, [r4]
   118c0:	bl	11040 <fputs_unlocked@plt>
   118c4:	mov	r2, #5
   118c8:	ldr	r1, [pc, #736]	; 11bb0 <__snprintf_chk@plt+0x828>
   118cc:	mov	r0, #0
   118d0:	bl	110f4 <dcgettext@plt>
   118d4:	ldr	r1, [r4]
   118d8:	bl	11040 <fputs_unlocked@plt>
   118dc:	mov	r2, #5
   118e0:	ldr	r1, [pc, #716]	; 11bb4 <__snprintf_chk@plt+0x82c>
   118e4:	mov	r0, #0
   118e8:	bl	110f4 <dcgettext@plt>
   118ec:	ldr	r1, [r4]
   118f0:	bl	11040 <fputs_unlocked@plt>
   118f4:	mov	r2, #5
   118f8:	ldr	r1, [pc, #696]	; 11bb8 <__snprintf_chk@plt+0x830>
   118fc:	mov	r0, #0
   11900:	bl	110f4 <dcgettext@plt>
   11904:	ldr	r1, [r4]
   11908:	bl	11040 <fputs_unlocked@plt>
   1190c:	mov	r2, #5
   11910:	ldr	r1, [pc, #676]	; 11bbc <__snprintf_chk@plt+0x834>
   11914:	mov	r0, #0
   11918:	bl	110f4 <dcgettext@plt>
   1191c:	ldr	r1, [r4]
   11920:	bl	11040 <fputs_unlocked@plt>
   11924:	mov	r2, #5
   11928:	ldr	r1, [pc, #656]	; 11bc0 <__snprintf_chk@plt+0x838>
   1192c:	mov	r0, #0
   11930:	bl	110f4 <dcgettext@plt>
   11934:	ldr	r1, [r4]
   11938:	bl	11040 <fputs_unlocked@plt>
   1193c:	mov	ip, sp
   11940:	ldr	lr, [pc, #636]	; 11bc4 <__snprintf_chk@plt+0x83c>
   11944:	ldm	lr!, {r0, r1, r2, r3}
   11948:	stmia	ip!, {r0, r1, r2, r3}
   1194c:	ldm	lr!, {r0, r1, r2, r3}
   11950:	stmia	ip!, {r0, r1, r2, r3}
   11954:	ldm	lr!, {r0, r1, r2, r3}
   11958:	stmia	ip!, {r0, r1, r2, r3}
   1195c:	ldm	lr, {r0, r1}
   11960:	stm	ip, {r0, r1}
   11964:	ldr	r1, [sp]
   11968:	cmp	r1, #0
   1196c:	moveq	r4, sp
   11970:	beq	11998 <__snprintf_chk@plt+0x610>
   11974:	mov	r4, sp
   11978:	ldr	r5, [pc, #584]	; 11bc8 <__snprintf_chk@plt+0x840>
   1197c:	mov	r0, r5
   11980:	bl	11070 <strcmp@plt>
   11984:	cmp	r0, #0
   11988:	beq	11998 <__snprintf_chk@plt+0x610>
   1198c:	ldr	r1, [r4, #8]!
   11990:	cmp	r1, #0
   11994:	bne	1197c <__snprintf_chk@plt+0x5f4>
   11998:	ldr	r4, [r4, #4]
   1199c:	cmp	r4, #0
   119a0:	beq	11ab4 <__snprintf_chk@plt+0x72c>
   119a4:	mov	r2, #5
   119a8:	ldr	r1, [pc, #540]	; 11bcc <__snprintf_chk@plt+0x844>
   119ac:	mov	r0, #0
   119b0:	bl	110f4 <dcgettext@plt>
   119b4:	ldr	r3, [pc, #532]	; 11bd0 <__snprintf_chk@plt+0x848>
   119b8:	ldr	r2, [pc, #532]	; 11bd4 <__snprintf_chk@plt+0x84c>
   119bc:	mov	r1, r0
   119c0:	mov	r0, #1
   119c4:	bl	112a4 <__printf_chk@plt>
   119c8:	mov	r1, #0
   119cc:	mov	r0, #5
   119d0:	bl	112ec <setlocale@plt>
   119d4:	cmp	r0, #0
   119d8:	beq	119f0 <__snprintf_chk@plt+0x668>
   119dc:	mov	r2, #3
   119e0:	ldr	r1, [pc, #496]	; 11bd8 <__snprintf_chk@plt+0x850>
   119e4:	bl	11370 <strncmp@plt>
   119e8:	cmp	r0, #0
   119ec:	bne	11a50 <__snprintf_chk@plt+0x6c8>
   119f0:	mov	r2, #5
   119f4:	ldr	r1, [pc, #480]	; 11bdc <__snprintf_chk@plt+0x854>
   119f8:	mov	r0, #0
   119fc:	bl	110f4 <dcgettext@plt>
   11a00:	ldr	r5, [pc, #448]	; 11bc8 <__snprintf_chk@plt+0x840>
   11a04:	mov	r3, r5
   11a08:	ldr	r2, [pc, #448]	; 11bd0 <__snprintf_chk@plt+0x848>
   11a0c:	mov	r1, r0
   11a10:	mov	r0, #1
   11a14:	bl	112a4 <__printf_chk@plt>
   11a18:	mov	r2, #5
   11a1c:	ldr	r1, [pc, #444]	; 11be0 <__snprintf_chk@plt+0x858>
   11a20:	mov	r0, #0
   11a24:	bl	110f4 <dcgettext@plt>
   11a28:	mov	r1, r0
   11a2c:	ldr	r2, [pc, #432]	; 11be4 <__snprintf_chk@plt+0x85c>
   11a30:	ldr	r3, [pc, #432]	; 11be8 <__snprintf_chk@plt+0x860>
   11a34:	cmp	r4, r5
   11a38:	movne	r3, r2
   11a3c:	mov	r2, r4
   11a40:	mov	r0, #1
   11a44:	bl	112a4 <__printf_chk@plt>
   11a48:	b	11680 <__snprintf_chk@plt+0x2f8>
   11a4c:	ldr	r4, [pc, #372]	; 11bc8 <__snprintf_chk@plt+0x840>
   11a50:	mov	r2, #5
   11a54:	ldr	r1, [pc, #400]	; 11bec <__snprintf_chk@plt+0x864>
   11a58:	mov	r0, #0
   11a5c:	bl	110f4 <dcgettext@plt>
   11a60:	ldr	r3, [pc, #240]	; 11b58 <__snprintf_chk@plt+0x7d0>
   11a64:	ldr	r1, [r3]
   11a68:	bl	11040 <fputs_unlocked@plt>
   11a6c:	b	119f0 <__snprintf_chk@plt+0x668>
   11a70:	mov	r2, #5
   11a74:	ldr	r1, [pc, #352]	; 11bdc <__snprintf_chk@plt+0x854>
   11a78:	mov	r0, #0
   11a7c:	bl	110f4 <dcgettext@plt>
   11a80:	ldr	r4, [pc, #320]	; 11bc8 <__snprintf_chk@plt+0x840>
   11a84:	mov	r3, r4
   11a88:	ldr	r2, [pc, #320]	; 11bd0 <__snprintf_chk@plt+0x848>
   11a8c:	mov	r1, r0
   11a90:	mov	r0, #1
   11a94:	bl	112a4 <__printf_chk@plt>
   11a98:	mov	r2, #5
   11a9c:	ldr	r1, [pc, #316]	; 11be0 <__snprintf_chk@plt+0x858>
   11aa0:	mov	r0, #0
   11aa4:	bl	110f4 <dcgettext@plt>
   11aa8:	mov	r1, r0
   11aac:	ldr	r3, [pc, #308]	; 11be8 <__snprintf_chk@plt+0x860>
   11ab0:	b	11a3c <__snprintf_chk@plt+0x6b4>
   11ab4:	mov	r2, #5
   11ab8:	ldr	r1, [pc, #268]	; 11bcc <__snprintf_chk@plt+0x844>
   11abc:	mov	r0, #0
   11ac0:	bl	110f4 <dcgettext@plt>
   11ac4:	ldr	r3, [pc, #260]	; 11bd0 <__snprintf_chk@plt+0x848>
   11ac8:	ldr	r2, [pc, #260]	; 11bd4 <__snprintf_chk@plt+0x84c>
   11acc:	mov	r1, r0
   11ad0:	mov	r0, #1
   11ad4:	bl	112a4 <__printf_chk@plt>
   11ad8:	mov	r1, #0
   11adc:	mov	r0, #5
   11ae0:	bl	112ec <setlocale@plt>
   11ae4:	cmp	r0, #0
   11ae8:	beq	11a70 <__snprintf_chk@plt+0x6e8>
   11aec:	mov	r2, #3
   11af0:	ldr	r1, [pc, #224]	; 11bd8 <__snprintf_chk@plt+0x850>
   11af4:	bl	11370 <strncmp@plt>
   11af8:	cmp	r0, #0
   11afc:	bne	11a4c <__snprintf_chk@plt+0x6c4>
   11b00:	mov	r2, #5
   11b04:	ldr	r1, [pc, #208]	; 11bdc <__snprintf_chk@plt+0x854>
   11b08:	mov	r0, #0
   11b0c:	bl	110f4 <dcgettext@plt>
   11b10:	ldr	r4, [pc, #176]	; 11bc8 <__snprintf_chk@plt+0x840>
   11b14:	mov	r3, r4
   11b18:	ldr	r2, [pc, #176]	; 11bd0 <__snprintf_chk@plt+0x848>
   11b1c:	mov	r1, r0
   11b20:	mov	r0, #1
   11b24:	bl	112a4 <__printf_chk@plt>
   11b28:	mov	r2, #5
   11b2c:	ldr	r1, [pc, #172]	; 11be0 <__snprintf_chk@plt+0x858>
   11b30:	mov	r0, #0
   11b34:	bl	110f4 <dcgettext@plt>
   11b38:	mov	r1, r0
   11b3c:	ldr	r3, [pc, #164]	; 11be8 <__snprintf_chk@plt+0x860>
   11b40:	b	11a3c <__snprintf_chk@plt+0x6b4>
   11b44:	muleq	r3, r8, r1
   11b48:	andeq	r0, r2, ip, ror #3
   11b4c:			; <UNDEFINED> instruction: 0x000341bc
   11b50:	andeq	r0, r2, r4, lsl r2
   11b54:	andeq	r0, r2, r0, ror r2
   11b58:	andeq	r4, r3, r4, lsr #3
   11b5c:			; <UNDEFINED> instruction: 0x000202b8
   11b60:	andeq	r0, r2, r4, lsl #6
   11b64:	andeq	r0, r2, r0, asr r3
   11b68:	ldrdeq	r0, [r2], -r4
   11b6c:	andeq	r0, r2, r0, lsr #8
   11b70:	andeq	r0, r2, r0, lsl #11
   11b74:	andeq	r0, r2, r0, lsl #12
   11b78:	muleq	r2, r0, r6
   11b7c:	andeq	r0, r2, r0, lsr #15
   11b80:	andeq	r0, r2, ip, ror #15
   11b84:	andeq	r0, r2, r4, ror r8
   11b88:	andeq	r0, r2, r4, lsr #17
   11b8c:	ldrdeq	r0, [r2], -ip
   11b90:	andeq	r0, r2, r0, ror #18
   11b94:	andeq	r0, r2, r4, lsr sl
   11b98:	andeq	r0, r2, r4, ror #21
   11b9c:	andeq	r0, r2, r8, lsl #23
   11ba0:	andeq	r0, r2, r4, ror #23
   11ba4:	andeq	r0, r2, r4, ror ip
   11ba8:	andeq	r0, r2, ip, asr #27
   11bac:	andeq	r0, r2, r8, lsr lr
   11bb0:	andeq	r0, r2, r0, lsr pc
   11bb4:	ldrdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   11bb8:	andeq	r1, r2, r8, lsl r1
   11bbc:	andeq	r1, r2, r0, lsr r2
   11bc0:	andeq	r1, r2, r0, lsr #6
   11bc4:	andeq	pc, r1, r0, lsr pc	; <UNPREDICTABLE>
   11bc8:	andeq	r0, r2, r4, ror #3
   11bcc:	andeq	r1, r2, r0, ror r4
   11bd0:	andeq	r1, r2, r8, lsl #9
   11bd4:			; <UNDEFINED> instruction: 0x000214b0
   11bd8:	andeq	r1, r2, r0, asr #9
   11bdc:	andeq	r1, r2, ip, lsl #10
   11be0:	andeq	r1, r2, r8, lsr #10
   11be4:	andeq	r3, r2, r8, asr r0
   11be8:	andeq	r1, r2, r8, asr r7
   11bec:	andeq	r1, r2, r4, asr #9
   11bf0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11bf4:	sub	sp, sp, #180	; 0xb4
   11bf8:	str	r0, [sp, #20]
   11bfc:	mov	r7, r1
   11c00:	ldr	r0, [r1]
   11c04:	bl	1aef8 <__snprintf_chk@plt+0x9b70>
   11c08:	ldr	r1, [pc, #2176]	; 12490 <__snprintf_chk@plt+0x1108>
   11c0c:	mov	r0, #6
   11c10:	bl	112ec <setlocale@plt>
   11c14:	ldr	r4, [pc, #2168]	; 12494 <__snprintf_chk@plt+0x110c>
   11c18:	ldr	r1, [pc, #2168]	; 12498 <__snprintf_chk@plt+0x1110>
   11c1c:	mov	r0, r4
   11c20:	bl	11340 <bindtextdomain@plt>
   11c24:	mov	r0, r4
   11c28:	bl	11118 <textdomain@plt>
   11c2c:	ldr	r0, [pc, #2152]	; 1249c <__snprintf_chk@plt+0x1114>
   11c30:	bl	1fef0 <__snprintf_chk@plt+0xeb68>
   11c34:	mov	r6, #0
   11c38:	str	r6, [sp, #24]
   11c3c:	str	r6, [sp, #32]
   11c40:	mov	r4, r6
   11c44:	str	r6, [sp, #36]	; 0x24
   11c48:	str	r6, [sp, #40]	; 0x28
   11c4c:	str	r6, [sp, #28]
   11c50:	ldr	r5, [pc, #2120]	; 124a0 <__snprintf_chk@plt+0x1118>
   11c54:	ldr	r9, [pc, #2120]	; 124a4 <__snprintf_chk@plt+0x111c>
   11c58:	ldr	sl, [pc, #2120]	; 124a8 <__snprintf_chk@plt+0x1120>
   11c5c:	add	fp, r5, #92	; 0x5c
   11c60:	ldr	r8, [pc, #2116]	; 124ac <__snprintf_chk@plt+0x1124>
   11c64:	b	11d44 <__snprintf_chk@plt+0x9bc>
   11c68:	cmp	r0, #73	; 0x49
   11c6c:	beq	11da4 <__snprintf_chk@plt+0xa1c>
   11c70:	bgt	11c8c <__snprintf_chk@plt+0x904>
   11c74:	cmn	r0, #3
   11c78:	beq	11e10 <__snprintf_chk@plt+0xa88>
   11c7c:	cmn	r0, #2
   11c80:	bne	11d9c <__snprintf_chk@plt+0xa14>
   11c84:	mov	r0, #0
   11c88:	bl	11640 <__snprintf_chk@plt+0x2b8>
   11c8c:	cmp	r0, #82	; 0x52
   11c90:	beq	11e54 <__snprintf_chk@plt+0xacc>
   11c94:	cmp	r0, #100	; 0x64
   11c98:	bne	11d9c <__snprintf_chk@plt+0xa14>
   11c9c:	ldr	r3, [r9]
   11ca0:	str	r3, [sp, #28]
   11ca4:	mov	r3, r4
   11ca8:	b	11d40 <__snprintf_chk@plt+0x9b8>
   11cac:	cmp	r0, #114	; 0x72
   11cb0:	beq	11df4 <__snprintf_chk@plt+0xa6c>
   11cb4:	cmp	r0, #115	; 0x73
   11cb8:	bne	11d9c <__snprintf_chk@plt+0xa14>
   11cbc:	ldr	r3, [r9]
   11cc0:	str	r3, [sp, #40]	; 0x28
   11cc4:	mov	r3, #1
   11cc8:	str	r3, [sp, #36]	; 0x24
   11ccc:	b	11ca4 <__snprintf_chk@plt+0x91c>
   11cd0:	ldr	r2, [pc, #2008]	; 124b0 <__snprintf_chk@plt+0x1128>
   11cd4:	ldr	r3, [r2]
   11cd8:	orr	r3, r3, #1
   11cdc:	str	r3, [r2]
   11ce0:	b	11ca4 <__snprintf_chk@plt+0x91c>
   11ce4:	ldr	r3, [r9]
   11ce8:	str	r3, [sp, #24]
   11cec:	b	11ca4 <__snprintf_chk@plt+0x91c>
   11cf0:	mov	r3, #1
   11cf4:	str	r3, [sp, #8]
   11cf8:	ldr	r3, [pc, #1972]	; 124b4 <__snprintf_chk@plt+0x112c>
   11cfc:	ldr	r3, [r3]
   11d00:	str	r3, [sp, #4]
   11d04:	mov	r3, #4
   11d08:	str	r3, [sp]
   11d0c:	mov	r3, fp
   11d10:	add	r2, r5, #112	; 0x70
   11d14:	ldr	r1, [r9]
   11d18:	mov	r0, r8
   11d1c:	bl	127dc <__snprintf_chk@plt+0x1454>
   11d20:	add	r3, r5, #128	; 0x80
   11d24:	add	r0, r5, r0, lsl #2
   11d28:	ldr	r2, [r0, #92]	; 0x5c
   11d2c:	add	r3, r3, r2, lsl #5
   11d30:	cmp	r3, #0
   11d34:	beq	11e7c <__snprintf_chk@plt+0xaf4>
   11d38:	cmp	r4, #0
   11d3c:	bne	11e5c <__snprintf_chk@plt+0xad4>
   11d40:	mov	r4, r3
   11d44:	mov	r3, #0
   11d48:	str	r3, [sp]
   11d4c:	add	r3, r5, #384	; 0x180
   11d50:	add	r2, r5, #656	; 0x290
   11d54:	mov	r1, r7
   11d58:	ldr	r0, [sp, #20]
   11d5c:	bl	11208 <getopt_long@plt>
   11d60:	cmn	r0, #1
   11d64:	beq	11e84 <__snprintf_chk@plt+0xafc>
   11d68:	cmp	r0, #102	; 0x66
   11d6c:	beq	11ce4 <__snprintf_chk@plt+0x95c>
   11d70:	ble	11c68 <__snprintf_chk@plt+0x8e0>
   11d74:	cmp	r0, #117	; 0x75
   11d78:	beq	11dfc <__snprintf_chk@plt+0xa74>
   11d7c:	ble	11cac <__snprintf_chk@plt+0x924>
   11d80:	ldr	r3, [pc, #1840]	; 124b8 <__snprintf_chk@plt+0x1130>
   11d84:	cmp	r0, r3
   11d88:	beq	11e44 <__snprintf_chk@plt+0xabc>
   11d8c:	cmp	r0, sl
   11d90:	beq	11cf0 <__snprintf_chk@plt+0x968>
   11d94:	cmp	r0, #256	; 0x100
   11d98:	beq	11cd0 <__snprintf_chk@plt+0x948>
   11d9c:	mov	r0, #1
   11da0:	bl	11640 <__snprintf_chk@plt+0x2b8>
   11da4:	ldr	r1, [r9]
   11da8:	cmp	r1, #0
   11dac:	moveq	r2, #0
   11db0:	beq	11de8 <__snprintf_chk@plt+0xa60>
   11db4:	mov	r3, #1
   11db8:	str	r3, [sp, #8]
   11dbc:	ldr	r3, [pc, #1776]	; 124b4 <__snprintf_chk@plt+0x112c>
   11dc0:	ldr	r3, [r3]
   11dc4:	str	r3, [sp, #4]
   11dc8:	mov	r3, #4
   11dcc:	str	r3, [sp]
   11dd0:	add	r3, r5, #84	; 0x54
   11dd4:	add	r2, r5, #104	; 0x68
   11dd8:	ldr	r0, [pc, #1756]	; 124bc <__snprintf_chk@plt+0x1134>
   11ddc:	bl	127dc <__snprintf_chk@plt+0x1454>
   11de0:	add	r0, r5, r0, lsl #2
   11de4:	ldr	r2, [r0, #84]	; 0x54
   11de8:	add	r3, r5, #224	; 0xe0
   11dec:	add	r3, r3, r2, lsl #5
   11df0:	b	11d30 <__snprintf_chk@plt+0x9a8>
   11df4:	ldr	r6, [r9]
   11df8:	b	11ca4 <__snprintf_chk@plt+0x91c>
   11dfc:	ldr	r0, [pc, #1724]	; 124c0 <__snprintf_chk@plt+0x1138>
   11e00:	bl	112f8 <putenv@plt>
   11e04:	cmp	r0, #0
   11e08:	beq	11ca4 <__snprintf_chk@plt+0x91c>
   11e0c:	bl	1dac8 <__snprintf_chk@plt+0xc740>
   11e10:	mov	r4, #0
   11e14:	str	r4, [sp, #4]
   11e18:	ldr	r3, [pc, #1700]	; 124c4 <__snprintf_chk@plt+0x113c>
   11e1c:	str	r3, [sp]
   11e20:	ldr	r3, [pc, #1696]	; 124c8 <__snprintf_chk@plt+0x1140>
   11e24:	ldr	r3, [r3]
   11e28:	ldr	r2, [pc, #1692]	; 124cc <__snprintf_chk@plt+0x1144>
   11e2c:	ldr	r1, [pc, #1692]	; 124d0 <__snprintf_chk@plt+0x1148>
   11e30:	ldr	r0, [pc, #1692]	; 124d4 <__snprintf_chk@plt+0x114c>
   11e34:	ldr	r0, [r0]
   11e38:	bl	1d458 <__snprintf_chk@plt+0xc0d0>
   11e3c:	mov	r0, r4
   11e40:	bl	11220 <exit@plt>
   11e44:	mov	r3, #0
   11e48:	mov	r2, #1
   11e4c:	str	r2, [sp, #32]
   11e50:	b	11d30 <__snprintf_chk@plt+0x9a8>
   11e54:	mov	r3, r5
   11e58:	b	11d38 <__snprintf_chk@plt+0x9b0>
   11e5c:	mov	r2, #5
   11e60:	ldr	r1, [pc, #1648]	; 124d8 <__snprintf_chk@plt+0x1150>
   11e64:	mov	r0, #0
   11e68:	bl	110f4 <dcgettext@plt>
   11e6c:	mov	r2, r0
   11e70:	mov	r1, #0
   11e74:	mov	r0, #1
   11e78:	bl	11178 <error@plt>
   11e7c:	mov	r3, r4
   11e80:	b	11d40 <__snprintf_chk@plt+0x9b8>
   11e84:	ldr	r3, [sp, #24]
   11e88:	adds	fp, r3, #0
   11e8c:	movne	fp, #1
   11e90:	ldr	r3, [sp, #28]
   11e94:	cmp	r3, #0
   11e98:	addne	fp, fp, #1
   11e9c:	cmp	r6, #0
   11ea0:	addne	fp, fp, #1
   11ea4:	ldr	r3, [sp, #32]
   11ea8:	add	fp, fp, r3
   11eac:	cmp	fp, #1
   11eb0:	ble	11edc <__snprintf_chk@plt+0xb54>
   11eb4:	mov	r2, #5
   11eb8:	ldr	r1, [pc, #1564]	; 124dc <__snprintf_chk@plt+0x1154>
   11ebc:	mov	r0, #0
   11ec0:	bl	110f4 <dcgettext@plt>
   11ec4:	mov	r2, r0
   11ec8:	mov	r1, #0
   11ecc:	mov	r0, r1
   11ed0:	bl	11178 <error@plt>
   11ed4:	mov	r0, #1
   11ed8:	bl	11640 <__snprintf_chk@plt+0x2b8>
   11edc:	adds	r3, fp, #0
   11ee0:	movne	r3, #1
   11ee4:	ldr	r2, [sp, #36]	; 0x24
   11ee8:	ands	r2, r2, r3
   11eec:	str	r2, [sp, #44]	; 0x2c
   11ef0:	bne	11f48 <__snprintf_chk@plt+0xbc0>
   11ef4:	ldr	r2, [pc, #1508]	; 124e0 <__snprintf_chk@plt+0x1158>
   11ef8:	ldr	r2, [r2]
   11efc:	ldr	r0, [sp, #20]
   11f00:	cmp	r0, r2
   11f04:	ble	11f30 <__snprintf_chk@plt+0xba8>
   11f08:	add	r1, r2, #1
   11f0c:	cmp	r0, r1
   11f10:	bgt	11f70 <__snprintf_chk@plt+0xbe8>
   11f14:	ldr	r0, [r7, r2, lsl #2]
   11f18:	ldrb	r0, [r0]
   11f1c:	cmp	r0, #43	; 0x2b
   11f20:	beq	11fb4 <__snprintf_chk@plt+0xc2c>
   11f24:	ldr	r2, [sp, #36]	; 0x24
   11f28:	orrs	r3, r2, r3
   11f2c:	bne	11ff0 <__snprintf_chk@plt+0xc68>
   11f30:	cmp	r4, #0
   11f34:	beq	12030 <__snprintf_chk@plt+0xca8>
   11f38:	mov	r5, r4
   11f3c:	mov	sl, #0
   11f40:	mov	r9, #10
   11f44:	b	1209c <__snprintf_chk@plt+0xd14>
   11f48:	mov	r2, #5
   11f4c:	ldr	r1, [pc, #1424]	; 124e4 <__snprintf_chk@plt+0x115c>
   11f50:	mov	r0, #0
   11f54:	bl	110f4 <dcgettext@plt>
   11f58:	mov	r2, r0
   11f5c:	mov	r1, #0
   11f60:	mov	r0, r1
   11f64:	bl	11178 <error@plt>
   11f68:	mov	r0, #1
   11f6c:	bl	11640 <__snprintf_chk@plt+0x2b8>
   11f70:	mov	r2, #5
   11f74:	ldr	r1, [pc, #1388]	; 124e8 <__snprintf_chk@plt+0x1160>
   11f78:	mov	r0, #0
   11f7c:	bl	110f4 <dcgettext@plt>
   11f80:	mov	r4, r0
   11f84:	ldr	r3, [pc, #1364]	; 124e0 <__snprintf_chk@plt+0x1158>
   11f88:	ldr	r3, [r3]
   11f8c:	add	r3, r3, #1
   11f90:	ldr	r0, [r7, r3, lsl #2]
   11f94:	bl	1ca48 <__snprintf_chk@plt+0xb6c0>
   11f98:	mov	r3, r0
   11f9c:	mov	r2, r4
   11fa0:	mov	r1, #0
   11fa4:	mov	r0, r1
   11fa8:	bl	11178 <error@plt>
   11fac:	mov	r0, #1
   11fb0:	bl	11640 <__snprintf_chk@plt+0x2b8>
   11fb4:	cmp	r4, #0
   11fb8:	beq	11fdc <__snprintf_chk@plt+0xc54>
   11fbc:	mov	r2, #5
   11fc0:	ldr	r1, [pc, #1296]	; 124d8 <__snprintf_chk@plt+0x1150>
   11fc4:	mov	r0, #0
   11fc8:	bl	110f4 <dcgettext@plt>
   11fcc:	mov	r2, r0
   11fd0:	mov	r1, #0
   11fd4:	mov	r0, #1
   11fd8:	bl	11178 <error@plt>
   11fdc:	ldr	r3, [pc, #1276]	; 124e0 <__snprintf_chk@plt+0x1158>
   11fe0:	str	r1, [r3]
   11fe4:	ldr	r4, [r7, r2, lsl #2]
   11fe8:	add	r4, r4, #1
   11fec:	b	11f30 <__snprintf_chk@plt+0xba8>
   11ff0:	mov	r2, #5
   11ff4:	ldr	r1, [pc, #1264]	; 124ec <__snprintf_chk@plt+0x1164>
   11ff8:	mov	r0, #0
   11ffc:	bl	110f4 <dcgettext@plt>
   12000:	mov	r4, r0
   12004:	ldr	r3, [pc, #1236]	; 124e0 <__snprintf_chk@plt+0x1158>
   12008:	ldr	r3, [r3]
   1200c:	ldr	r0, [r7, r3, lsl #2]
   12010:	bl	1ca48 <__snprintf_chk@plt+0xb6c0>
   12014:	mov	r3, r0
   12018:	mov	r2, r4
   1201c:	mov	r1, #0
   12020:	mov	r0, r1
   12024:	bl	11178 <error@plt>
   12028:	mov	r0, #1
   1202c:	bl	11640 <__snprintf_chk@plt+0x2b8>
   12030:	ldr	r3, [sp, #32]
   12034:	cmp	r3, #0
   12038:	ldrne	r4, [pc, #1200]	; 124f0 <__snprintf_chk@plt+0x1168>
   1203c:	bne	11f38 <__snprintf_chk@plt+0xbb0>
   12040:	ldr	r0, [pc, #1196]	; 124f4 <__snprintf_chk@plt+0x116c>
   12044:	bl	11310 <nl_langinfo@plt>
   12048:	mov	r4, r0
   1204c:	ldrb	r2, [r0]
   12050:	ldr	r3, [pc, #1184]	; 124f8 <__snprintf_chk@plt+0x1170>
   12054:	cmp	r2, #0
   12058:	moveq	r4, r3
   1205c:	b	11f38 <__snprintf_chk@plt+0xbb0>
   12060:	mov	r0, r4
   12064:	bl	1daac <__snprintf_chk@plt+0xc724>
   12068:	mov	sl, r0
   1206c:	b	120d0 <__snprintf_chk@plt+0xd48>
   12070:	sub	ip, ip, #1
   12074:	mul	lr, r9, r3
   12078:	umull	r2, r3, r2, r9
   1207c:	add	r3, lr, r3
   12080:	cmp	r0, r2
   12084:	sbcs	lr, r1, r3
   12088:	bge	12070 <__snprintf_chk@plt+0xce8>
   1208c:	add	ip, ip, #48	; 0x30
   12090:	strb	ip, [r8]
   12094:	add	r5, r5, #2
   12098:	add	r5, r5, #1
   1209c:	ldrb	r3, [r5]
   120a0:	cmp	r3, #0
   120a4:	beq	120f4 <__snprintf_chk@plt+0xd6c>
   120a8:	cmp	r3, #37	; 0x25
   120ac:	bne	12098 <__snprintf_chk@plt+0xd10>
   120b0:	ldrb	r3, [r5, #1]
   120b4:	cmp	r3, #45	; 0x2d
   120b8:	bne	12098 <__snprintf_chk@plt+0xd10>
   120bc:	ldrb	r3, [r5, #2]
   120c0:	cmp	r3, #78	; 0x4e
   120c4:	bne	12098 <__snprintf_chk@plt+0xd10>
   120c8:	cmp	sl, #0
   120cc:	beq	12060 <__snprintf_chk@plt+0xcd8>
   120d0:	add	r8, r5, #1
   120d4:	sub	r8, r8, r4
   120d8:	add	r8, sl, r8
   120dc:	bl	147b0 <__snprintf_chk@plt+0x3428>
   120e0:	mov	r2, #1
   120e4:	mov	r3, #0
   120e8:	mov	ip, #9
   120ec:	asr	r1, r0, #31
   120f0:	b	12074 <__snprintf_chk@plt+0xcec>
   120f4:	cmp	sl, #0
   120f8:	movne	r4, sl
   120fc:	ldr	r0, [pc, #1016]	; 124fc <__snprintf_chk@plt+0x1174>
   12100:	bl	11184 <getenv@plt>
   12104:	mov	sl, r0
   12108:	bl	1caf8 <__snprintf_chk@plt+0xb770>
   1210c:	mov	r9, r0
   12110:	ldr	r3, [sp, #24]
   12114:	cmp	r3, #0
   12118:	beq	122b4 <__snprintf_chk@plt+0xf2c>
   1211c:	ldr	r1, [pc, #988]	; 12500 <__snprintf_chk@plt+0x1178>
   12120:	mov	r0, r3
   12124:	bl	11070 <strcmp@plt>
   12128:	cmp	r0, #0
   1212c:	bne	12170 <__snprintf_chk@plt+0xde8>
   12130:	mov	r2, #5
   12134:	ldr	r1, [pc, #968]	; 12504 <__snprintf_chk@plt+0x117c>
   12138:	bl	110f4 <dcgettext@plt>
   1213c:	str	r0, [sp, #28]
   12140:	ldr	r3, [pc, #960]	; 12508 <__snprintf_chk@plt+0x1180>
   12144:	ldr	r3, [r3]
   12148:	str	r3, [sp, #20]
   1214c:	mov	r3, #0
   12150:	str	r3, [sp, #48]	; 0x30
   12154:	add	r2, sp, #176	; 0xb0
   12158:	str	r3, [r2, #-124]!	; 0xffffff84
   1215c:	str	r2, [sp, #24]
   12160:	mov	r6, #1
   12164:	ldr	fp, [pc, #836]	; 124b0 <__snprintf_chk@plt+0x1128>
   12168:	add	r8, sp, #56	; 0x38
   1216c:	b	121d8 <__snprintf_chk@plt+0xe50>
   12170:	ldr	r1, [pc, #916]	; 1250c <__snprintf_chk@plt+0x1184>
   12174:	ldr	r0, [sp, #24]
   12178:	bl	11334 <fopen64@plt>
   1217c:	subs	r3, r0, #0
   12180:	str	r3, [sp, #20]
   12184:	ldrne	r3, [sp, #24]
   12188:	strne	r3, [sp, #28]
   1218c:	bne	1214c <__snprintf_chk@plt+0xdc4>
   12190:	bl	11250 <__errno_location@plt>
   12194:	ldr	r4, [r0]
   12198:	ldr	r2, [sp, #24]
   1219c:	mov	r1, #3
   121a0:	mov	r0, #0
   121a4:	bl	1c8e0 <__snprintf_chk@plt+0xb558>
   121a8:	mov	r3, r0
   121ac:	ldr	r2, [pc, #860]	; 12510 <__snprintf_chk@plt+0x1188>
   121b0:	mov	r1, r4
   121b4:	mov	r0, #1
   121b8:	bl	11178 <error@plt>
   121bc:	mov	r3, r9
   121c0:	ldm	r8, {r1, r2}
   121c4:	mov	r0, r4
   121c8:	bl	114c0 <__snprintf_chk@plt+0x138>
   121cc:	and	r0, r0, r6
   121d0:	uxtb	r7, r0
   121d4:	mov	r6, r7
   121d8:	ldr	r3, [sp, #20]
   121dc:	mov	r2, #10
   121e0:	ldr	r1, [sp, #24]
   121e4:	add	r0, sp, #48	; 0x30
   121e8:	bl	11064 <__getdelim@plt>
   121ec:	subs	r5, r0, #0
   121f0:	blt	12264 <__snprintf_chk@plt+0xedc>
   121f4:	str	sl, [sp, #4]
   121f8:	str	r9, [sp]
   121fc:	ldr	r3, [fp]
   12200:	mov	r2, #0
   12204:	ldr	r1, [sp, #48]	; 0x30
   12208:	mov	r0, r8
   1220c:	bl	1aab8 <__snprintf_chk@plt+0x9730>
   12210:	subs	r7, r0, #0
   12214:	bne	121bc <__snprintf_chk@plt+0xe34>
   12218:	sub	r5, r5, #1
   1221c:	ldr	r3, [sp, #48]	; 0x30
   12220:	ldrb	r2, [r3, r5]
   12224:	cmp	r2, #10
   12228:	moveq	r2, #0
   1222c:	strbeq	r2, [r3, r5]
   12230:	mov	r2, #5
   12234:	ldr	r1, [pc, #728]	; 12514 <__snprintf_chk@plt+0x118c>
   12238:	mov	r0, #0
   1223c:	bl	110f4 <dcgettext@plt>
   12240:	mov	r5, r0
   12244:	ldr	r0, [sp, #48]	; 0x30
   12248:	bl	1ca48 <__snprintf_chk@plt+0xb6c0>
   1224c:	mov	r3, r0
   12250:	mov	r2, r5
   12254:	mov	r1, #0
   12258:	mov	r0, r1
   1225c:	bl	11178 <error@plt>
   12260:	b	121d4 <__snprintf_chk@plt+0xe4c>
   12264:	ldr	r0, [sp, #20]
   12268:	bl	129c4 <__snprintf_chk@plt+0x163c>
   1226c:	cmn	r0, #1
   12270:	beq	12288 <__snprintf_chk@plt+0xf00>
   12274:	ldr	r0, [sp, #48]	; 0x30
   12278:	bl	14674 <__snprintf_chk@plt+0x32ec>
   1227c:	eor	r0, r6, #1
   12280:	uxtb	r0, r0
   12284:	bl	11220 <exit@plt>
   12288:	bl	11250 <__errno_location@plt>
   1228c:	ldr	r4, [r0]
   12290:	ldr	r2, [sp, #28]
   12294:	mov	r1, #3
   12298:	mov	r0, #0
   1229c:	bl	1c8e0 <__snprintf_chk@plt+0xb558>
   122a0:	mov	r3, r0
   122a4:	ldr	r2, [pc, #612]	; 12510 <__snprintf_chk@plt+0x1188>
   122a8:	mov	r1, r4
   122ac:	mov	r0, #1
   122b0:	bl	11178 <error@plt>
   122b4:	ldr	r3, [sp, #36]	; 0x24
   122b8:	eor	r3, r3, #1
   122bc:	cmp	fp, #0
   122c0:	movne	fp, #0
   122c4:	andeq	fp, r3, #1
   122c8:	cmp	fp, #0
   122cc:	beq	12378 <__snprintf_chk@plt+0xff0>
   122d0:	ldr	r3, [pc, #520]	; 124e0 <__snprintf_chk@plt+0x1158>
   122d4:	ldr	r3, [r3]
   122d8:	ldr	r2, [sp, #20]
   122dc:	cmp	r2, r3
   122e0:	ble	1233c <__snprintf_chk@plt+0xfb4>
   122e4:	ldr	r3, [r7, r3, lsl #2]
   122e8:	str	r3, [sp, #28]
   122ec:	mov	r2, #7
   122f0:	mov	r1, r3
   122f4:	add	r0, sp, #168	; 0xa8
   122f8:	bl	1ac0c <__snprintf_chk@plt+0x9884>
   122fc:	mov	r3, #0
   12300:	str	r3, [sp, #172]	; 0xac
   12304:	cmp	r0, r3
   12308:	bne	1244c <__snprintf_chk@plt+0x10c4>
   1230c:	mov	r2, #5
   12310:	ldr	r1, [pc, #508]	; 12514 <__snprintf_chk@plt+0x118c>
   12314:	mov	r0, #0
   12318:	bl	110f4 <dcgettext@plt>
   1231c:	mov	r4, r0
   12320:	ldr	r0, [sp, #28]
   12324:	bl	1ca48 <__snprintf_chk@plt+0xb6c0>
   12328:	mov	r3, r0
   1232c:	mov	r2, r4
   12330:	mov	r1, #0
   12334:	mov	r0, #1
   12338:	bl	11178 <error@plt>
   1233c:	add	r0, sp, #168	; 0xa8
   12340:	bl	14774 <__snprintf_chk@plt+0x33ec>
   12344:	ldr	r3, [sp, #36]	; 0x24
   12348:	cmp	r3, #0
   1234c:	moveq	r3, #1
   12350:	streq	r3, [sp, #44]	; 0x2c
   12354:	bne	1244c <__snprintf_chk@plt+0x10c4>
   12358:	mov	r3, r9
   1235c:	add	r2, sp, #176	; 0xb0
   12360:	ldmdb	r2, {r1, r2}
   12364:	mov	r0, r4
   12368:	bl	114c0 <__snprintf_chk@plt+0x138>
   1236c:	ldr	r6, [sp, #44]	; 0x2c
   12370:	and	r6, r6, r0
   12374:	b	1227c <__snprintf_chk@plt+0xef4>
   12378:	cmp	r6, #0
   1237c:	beq	123d8 <__snprintf_chk@plt+0x1050>
   12380:	add	r2, sp, #64	; 0x40
   12384:	mov	r1, r6
   12388:	mov	r0, #3
   1238c:	bl	1134c <__xstat64@plt>
   12390:	cmp	r0, #0
   12394:	bne	123ac <__snprintf_chk@plt+0x1024>
   12398:	ldr	r3, [sp, #144]	; 0x90
   1239c:	str	r3, [sp, #168]	; 0xa8
   123a0:	ldr	r3, [sp, #148]	; 0x94
   123a4:	str	r3, [sp, #172]	; 0xac
   123a8:	b	12344 <__snprintf_chk@plt+0xfbc>
   123ac:	bl	11250 <__errno_location@plt>
   123b0:	ldr	r4, [r0]
   123b4:	mov	r2, r6
   123b8:	mov	r1, #3
   123bc:	mov	r0, #0
   123c0:	bl	1c8e0 <__snprintf_chk@plt+0xb558>
   123c4:	mov	r3, r0
   123c8:	ldr	r2, [pc, #320]	; 12510 <__snprintf_chk@plt+0x1188>
   123cc:	mov	r1, r4
   123d0:	mov	r0, #1
   123d4:	bl	11178 <error@plt>
   123d8:	ldr	r3, [sp, #32]
   123dc:	cmp	r3, #0
   123e0:	beq	1240c <__snprintf_chk@plt+0x1084>
   123e4:	bl	147b0 <__snprintf_chk@plt+0x3428>
   123e8:	mov	r5, r0
   123ec:	ldr	r1, [pc, #292]	; 12518 <__snprintf_chk@plt+0x1190>
   123f0:	bl	1fa40 <__snprintf_chk@plt+0xe6b8>
   123f4:	str	r0, [sp, #168]	; 0xa8
   123f8:	ldr	r1, [pc, #280]	; 12518 <__snprintf_chk@plt+0x1190>
   123fc:	mov	r0, r5
   12400:	bl	1fc60 <__snprintf_chk@plt+0xe8d8>
   12404:	str	r1, [sp, #172]	; 0xac
   12408:	b	12344 <__snprintf_chk@plt+0xfbc>
   1240c:	ldr	r3, [sp, #40]	; 0x28
   12410:	ldr	r2, [sp, #28]
   12414:	cmp	r3, #0
   12418:	moveq	r3, r2
   1241c:	mov	r1, r3
   12420:	str	r3, [sp, #28]
   12424:	str	sl, [sp, #4]
   12428:	str	r0, [sp]
   1242c:	ldr	r3, [pc, #124]	; 124b0 <__snprintf_chk@plt+0x1128>
   12430:	ldr	r3, [r3]
   12434:	mov	r2, #0
   12438:	add	r0, sp, #168	; 0xa8
   1243c:	bl	1aab8 <__snprintf_chk@plt+0x9730>
   12440:	cmp	r0, #0
   12444:	beq	1230c <__snprintf_chk@plt+0xf84>
   12448:	b	12344 <__snprintf_chk@plt+0xfbc>
   1244c:	add	r0, sp, #168	; 0xa8
   12450:	bl	1ca5c <__snprintf_chk@plt+0xb6d4>
   12454:	cmp	r0, #0
   12458:	moveq	r3, #1
   1245c:	streq	r3, [sp, #44]	; 0x2c
   12460:	beq	12358 <__snprintf_chk@plt+0xfd0>
   12464:	bl	11250 <__errno_location@plt>
   12468:	ldr	r5, [r0]
   1246c:	mov	r2, #5
   12470:	ldr	r1, [pc, #164]	; 1251c <__snprintf_chk@plt+0x1194>
   12474:	mov	r0, #0
   12478:	bl	110f4 <dcgettext@plt>
   1247c:	mov	r2, r0
   12480:	mov	r1, r5
   12484:	mov	r0, #0
   12488:	bl	11178 <error@plt>
   1248c:	b	12358 <__snprintf_chk@plt+0xfd0>
   12490:	andeq	r3, r2, r8, asr r0
   12494:			; <UNDEFINED> instruction: 0x000214b4
   12498:	andeq	r1, r2, ip, ror r5
   1249c:	ldrdeq	r2, [r1], -r0
   124a0:	andeq	pc, r1, r4, lsl pc	; <UNPREDICTABLE>
   124a4:	andeq	r4, r3, r8, lsr #3
   124a8:	andeq	r0, r0, r2, lsl #2
   124ac:	muleq	r2, r4, r5
   124b0:			; <UNDEFINED> instruction: 0x000341b0
   124b4:	andeq	r4, r3, ip, lsr r1
   124b8:	andeq	r0, r0, r1, lsl #2
   124bc:	andeq	r1, r2, r0, lsr #11
   124c0:	andeq	r1, r2, ip, lsr #11
   124c4:			; <UNDEFINED> instruction: 0x000215b4
   124c8:	andeq	r4, r3, r8, lsr r1
   124cc:			; <UNDEFINED> instruction: 0x000214b0
   124d0:	andeq	r0, r2, r4, ror #3
   124d4:	andeq	r4, r3, r4, lsr #3
   124d8:	andeq	r1, r2, r4, asr #11
   124dc:	andeq	r1, r2, r8, ror #11
   124e0:	muleq	r3, r0, r1
   124e4:	andeq	r1, r2, ip, lsr #12
   124e8:	andeq	r1, r2, ip, ror #12
   124ec:	andeq	r1, r2, r0, lsl #13
   124f0:	andeq	r1, r2, ip, asr r5
   124f4:	andeq	r0, r2, ip, rrx
   124f8:	andeq	r1, r2, r4, ror #10
   124fc:	andeq	r1, r2, r4, lsl r7
   12500:	andeq	r1, r2, r8, lsl r7
   12504:	andeq	r1, r2, ip, lsl r7
   12508:	andeq	r4, r3, r0, lsr #3
   1250c:	andeq	r1, r2, ip, lsr #14
   12510:	ldrdeq	r1, [r2], -ip
   12514:	andeq	r1, r2, r0, lsr r7
   12518:	blcc	fe6c4d20 <optarg@@GLIBC_2.4+0xfe690b78>
   1251c:	andeq	r1, r2, r0, asr #14
   12520:	push	{r4, lr}
   12524:	mov	r0, #1
   12528:	bl	11640 <__snprintf_chk@plt+0x2b8>
   1252c:	pop	{r4, pc}
   12530:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12534:	sub	sp, sp, #12
   12538:	str	r0, [sp, #4]
   1253c:	mov	r6, r1
   12540:	mov	fp, r2
   12544:	mov	r8, r3
   12548:	bl	1122c <strlen@plt>
   1254c:	str	r0, [sp]
   12550:	ldr	r4, [r6]
   12554:	cmp	r4, #0
   12558:	beq	12600 <__snprintf_chk@plt+0x1278>
   1255c:	mov	r5, fp
   12560:	mov	sl, #0
   12564:	mvn	r9, #0
   12568:	mov	r7, sl
   1256c:	b	1258c <__snprintf_chk@plt+0x1204>
   12570:	mov	r9, r7
   12574:	b	125f4 <__snprintf_chk@plt+0x126c>
   12578:	add	r7, r7, #1
   1257c:	ldr	r4, [r6, #4]!
   12580:	add	r5, r5, r8
   12584:	cmp	r4, #0
   12588:	beq	125ec <__snprintf_chk@plt+0x1264>
   1258c:	ldr	r2, [sp]
   12590:	ldr	r1, [sp, #4]
   12594:	mov	r0, r4
   12598:	bl	11370 <strncmp@plt>
   1259c:	cmp	r0, #0
   125a0:	bne	12578 <__snprintf_chk@plt+0x11f0>
   125a4:	mov	r0, r4
   125a8:	bl	1122c <strlen@plt>
   125ac:	ldr	r3, [sp]
   125b0:	cmp	r3, r0
   125b4:	beq	12570 <__snprintf_chk@plt+0x11e8>
   125b8:	cmn	r9, #1
   125bc:	moveq	r9, r7
   125c0:	beq	12578 <__snprintf_chk@plt+0x11f0>
   125c4:	cmp	fp, #0
   125c8:	moveq	sl, #1
   125cc:	beq	12578 <__snprintf_chk@plt+0x11f0>
   125d0:	mov	r2, r8
   125d4:	mov	r1, r5
   125d8:	mla	r0, r8, r9, fp
   125dc:	bl	110dc <memcmp@plt>
   125e0:	cmp	r0, #0
   125e4:	movne	sl, #1
   125e8:	b	12578 <__snprintf_chk@plt+0x11f0>
   125ec:	cmp	sl, #0
   125f0:	mvnne	r9, #1
   125f4:	mov	r0, r9
   125f8:	add	sp, sp, #12
   125fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12600:	mvn	r9, #0
   12604:	b	125f4 <__snprintf_chk@plt+0x126c>
   12608:	push	{r4, r5, r6, lr}
   1260c:	mov	r6, r0
   12610:	ldr	r0, [r1]
   12614:	cmp	r0, #0
   12618:	beq	12654 <__snprintf_chk@plt+0x12cc>
   1261c:	mov	r4, r1
   12620:	mov	r5, #0
   12624:	mov	r1, r6
   12628:	bl	11070 <strcmp@plt>
   1262c:	cmp	r0, #0
   12630:	beq	1264c <__snprintf_chk@plt+0x12c4>
   12634:	add	r5, r5, #1
   12638:	ldr	r0, [r4, #4]!
   1263c:	cmp	r0, #0
   12640:	bne	12624 <__snprintf_chk@plt+0x129c>
   12644:	mvn	r0, #0
   12648:	pop	{r4, r5, r6, pc}
   1264c:	mov	r0, r5
   12650:	pop	{r4, r5, r6, pc}
   12654:	mvn	r0, #0
   12658:	pop	{r4, r5, r6, pc}
   1265c:	push	{r4, r5, r6, lr}
   12660:	sub	sp, sp, #8
   12664:	mov	r5, r0
   12668:	mov	r4, r1
   1266c:	cmn	r2, #1
   12670:	mov	r2, #5
   12674:	ldreq	r1, [pc, #76]	; 126c8 <__snprintf_chk@plt+0x1340>
   12678:	ldrne	r1, [pc, #76]	; 126cc <__snprintf_chk@plt+0x1344>
   1267c:	mov	r0, #0
   12680:	bl	110f4 <dcgettext@plt>
   12684:	mov	r6, r0
   12688:	mov	r2, r4
   1268c:	mov	r1, #8
   12690:	mov	r0, #0
   12694:	bl	1c7a8 <__snprintf_chk@plt+0xb420>
   12698:	mov	r4, r0
   1269c:	mov	r1, r5
   126a0:	mov	r0, #1
   126a4:	bl	1ca38 <__snprintf_chk@plt+0xb6b0>
   126a8:	str	r0, [sp]
   126ac:	mov	r3, r4
   126b0:	mov	r2, r6
   126b4:	mov	r1, #0
   126b8:	mov	r0, r1
   126bc:	bl	11178 <error@plt>
   126c0:	add	sp, sp, #8
   126c4:	pop	{r4, r5, r6, pc}
   126c8:	andeq	r1, r2, r8, ror #16
   126cc:	andeq	r1, r2, r4, lsl #17
   126d0:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   126d4:	mov	r7, r0
   126d8:	mov	r4, r1
   126dc:	mov	r8, r2
   126e0:	mov	r2, #5
   126e4:	ldr	r1, [pc, #224]	; 127cc <__snprintf_chk@plt+0x1444>
   126e8:	mov	r0, #0
   126ec:	bl	110f4 <dcgettext@plt>
   126f0:	ldr	r3, [pc, #216]	; 127d0 <__snprintf_chk@plt+0x1448>
   126f4:	ldr	r1, [r3]
   126f8:	bl	11040 <fputs_unlocked@plt>
   126fc:	ldr	r5, [r7]
   12700:	cmp	r5, #0
   12704:	beq	12794 <__snprintf_chk@plt+0x140c>
   12708:	mov	r9, #0
   1270c:	mov	r6, r9
   12710:	ldr	sl, [pc, #184]	; 127d0 <__snprintf_chk@plt+0x1448>
   12714:	b	12750 <__snprintf_chk@plt+0x13c8>
   12718:	ldr	r9, [sl]
   1271c:	mov	r0, r5
   12720:	bl	1ca48 <__snprintf_chk@plt+0xb6c0>
   12724:	mov	r3, r0
   12728:	ldr	r2, [pc, #164]	; 127d4 <__snprintf_chk@plt+0x144c>
   1272c:	mov	r1, #1
   12730:	mov	r0, r9
   12734:	bl	112bc <__fprintf_chk@plt>
   12738:	mov	r9, r4
   1273c:	add	r6, r6, #1
   12740:	ldr	r5, [r7, #4]!
   12744:	add	r4, r4, r8
   12748:	cmp	r5, #0
   1274c:	beq	12794 <__snprintf_chk@plt+0x140c>
   12750:	cmp	r6, #0
   12754:	beq	12718 <__snprintf_chk@plt+0x1390>
   12758:	mov	r2, r8
   1275c:	mov	r1, r4
   12760:	mov	r0, r9
   12764:	bl	110dc <memcmp@plt>
   12768:	cmp	r0, #0
   1276c:	bne	12718 <__snprintf_chk@plt+0x1390>
   12770:	ldr	fp, [sl]
   12774:	mov	r0, r5
   12778:	bl	1ca48 <__snprintf_chk@plt+0xb6c0>
   1277c:	mov	r3, r0
   12780:	ldr	r2, [pc, #80]	; 127d8 <__snprintf_chk@plt+0x1450>
   12784:	mov	r1, #1
   12788:	mov	r0, fp
   1278c:	bl	112bc <__fprintf_chk@plt>
   12790:	b	1273c <__snprintf_chk@plt+0x13b4>
   12794:	ldr	r3, [pc, #52]	; 127d0 <__snprintf_chk@plt+0x1448>
   12798:	ldr	r0, [r3]
   1279c:	ldr	r3, [r0, #20]
   127a0:	ldr	r2, [r0, #24]
   127a4:	cmp	r3, r2
   127a8:	bcs	127c0 <__snprintf_chk@plt+0x1438>
   127ac:	add	r2, r3, #1
   127b0:	str	r2, [r0, #20]
   127b4:	mov	r2, #10
   127b8:	strb	r2, [r3]
   127bc:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   127c0:	mov	r1, #10
   127c4:	bl	112e0 <__overflow@plt>
   127c8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   127cc:	andeq	r1, r2, r4, lsr #17
   127d0:	muleq	r3, r8, r1
   127d4:			; <UNDEFINED> instruction: 0x000218bc
   127d8:	andeq	r1, r2, r4, asr #17
   127dc:	push	{r4, r5, r6, r7, r8, lr}
   127e0:	mov	r7, r0
   127e4:	mov	r5, r1
   127e8:	mov	r4, r2
   127ec:	mov	r6, r3
   127f0:	ldrb	r3, [sp, #32]
   127f4:	cmp	r3, #0
   127f8:	beq	12848 <__snprintf_chk@plt+0x14c0>
   127fc:	ldr	r3, [sp, #24]
   12800:	mov	r2, r6
   12804:	mov	r1, r4
   12808:	mov	r0, r5
   1280c:	bl	12530 <__snprintf_chk@plt+0x11a8>
   12810:	cmp	r0, #0
   12814:	popge	{r4, r5, r6, r7, r8, pc}
   12818:	mov	r2, r0
   1281c:	mov	r1, r5
   12820:	mov	r0, r7
   12824:	bl	1265c <__snprintf_chk@plt+0x12d4>
   12828:	ldr	r2, [sp, #24]
   1282c:	mov	r1, r6
   12830:	mov	r0, r4
   12834:	bl	126d0 <__snprintf_chk@plt+0x1348>
   12838:	ldr	r3, [sp, #28]
   1283c:	blx	r3
   12840:	mvn	r0, #0
   12844:	pop	{r4, r5, r6, r7, r8, pc}
   12848:	mov	r1, r2
   1284c:	mov	r0, r5
   12850:	bl	12608 <__snprintf_chk@plt+0x1280>
   12854:	b	12810 <__snprintf_chk@plt+0x1488>
   12858:	push	{r4, r5, r6, r7, r8, lr}
   1285c:	ldr	r6, [r1]
   12860:	cmp	r6, #0
   12864:	beq	128a8 <__snprintf_chk@plt+0x1520>
   12868:	mov	r7, r3
   1286c:	mov	r8, r0
   12870:	mov	r4, r2
   12874:	mov	r5, r1
   12878:	mov	r2, r7
   1287c:	mov	r1, r4
   12880:	mov	r0, r8
   12884:	bl	110dc <memcmp@plt>
   12888:	cmp	r0, #0
   1288c:	beq	128a0 <__snprintf_chk@plt+0x1518>
   12890:	ldr	r6, [r5, #4]!
   12894:	add	r4, r4, r7
   12898:	cmp	r6, #0
   1289c:	bne	12878 <__snprintf_chk@plt+0x14f0>
   128a0:	mov	r0, r6
   128a4:	pop	{r4, r5, r6, r7, r8, pc}
   128a8:	mov	r6, #0
   128ac:	b	128a0 <__snprintf_chk@plt+0x1518>
   128b0:	ldr	r3, [pc, #4]	; 128bc <__snprintf_chk@plt+0x1534>
   128b4:	str	r0, [r3]
   128b8:	bx	lr
   128bc:			; <UNDEFINED> instruction: 0x000341b4
   128c0:	ldr	r3, [pc, #4]	; 128cc <__snprintf_chk@plt+0x1544>
   128c4:	strb	r0, [r3, #4]
   128c8:	bx	lr
   128cc:			; <UNDEFINED> instruction: 0x000341b4
   128d0:	push	{r4, r5, r6, lr}
   128d4:	sub	sp, sp, #8
   128d8:	ldr	r3, [pc, #200]	; 129a8 <__snprintf_chk@plt+0x1620>
   128dc:	ldr	r0, [r3]
   128e0:	bl	1dbd8 <__snprintf_chk@plt+0xc850>
   128e4:	cmp	r0, #0
   128e8:	beq	1290c <__snprintf_chk@plt+0x1584>
   128ec:	ldr	r3, [pc, #184]	; 129ac <__snprintf_chk@plt+0x1624>
   128f0:	ldrb	r3, [r3, #4]
   128f4:	cmp	r3, #0
   128f8:	beq	12928 <__snprintf_chk@plt+0x15a0>
   128fc:	bl	11250 <__errno_location@plt>
   12900:	ldr	r3, [r0]
   12904:	cmp	r3, #32
   12908:	bne	12928 <__snprintf_chk@plt+0x15a0>
   1290c:	ldr	r3, [pc, #156]	; 129b0 <__snprintf_chk@plt+0x1628>
   12910:	ldr	r0, [r3]
   12914:	bl	1dbd8 <__snprintf_chk@plt+0xc850>
   12918:	cmp	r0, #0
   1291c:	bne	1299c <__snprintf_chk@plt+0x1614>
   12920:	add	sp, sp, #8
   12924:	pop	{r4, r5, r6, pc}
   12928:	mov	r2, #5
   1292c:	ldr	r1, [pc, #128]	; 129b4 <__snprintf_chk@plt+0x162c>
   12930:	mov	r0, #0
   12934:	bl	110f4 <dcgettext@plt>
   12938:	mov	r4, r0
   1293c:	ldr	r3, [pc, #104]	; 129ac <__snprintf_chk@plt+0x1624>
   12940:	ldr	r5, [r3]
   12944:	cmp	r5, #0
   12948:	beq	12980 <__snprintf_chk@plt+0x15f8>
   1294c:	bl	11250 <__errno_location@plt>
   12950:	ldr	r6, [r0]
   12954:	mov	r0, r5
   12958:	bl	1c8c0 <__snprintf_chk@plt+0xb538>
   1295c:	str	r4, [sp]
   12960:	mov	r3, r0
   12964:	ldr	r2, [pc, #76]	; 129b8 <__snprintf_chk@plt+0x1630>
   12968:	mov	r1, r6
   1296c:	mov	r0, #0
   12970:	bl	11178 <error@plt>
   12974:	ldr	r3, [pc, #64]	; 129bc <__snprintf_chk@plt+0x1634>
   12978:	ldr	r0, [r3]
   1297c:	bl	110ac <_exit@plt>
   12980:	bl	11250 <__errno_location@plt>
   12984:	mov	r3, r4
   12988:	ldr	r2, [pc, #48]	; 129c0 <__snprintf_chk@plt+0x1638>
   1298c:	ldr	r1, [r0]
   12990:	mov	r0, #0
   12994:	bl	11178 <error@plt>
   12998:	b	12974 <__snprintf_chk@plt+0x15ec>
   1299c:	ldr	r3, [pc, #24]	; 129bc <__snprintf_chk@plt+0x1634>
   129a0:	ldr	r0, [r3]
   129a4:	bl	110ac <_exit@plt>
   129a8:	andeq	r4, r3, r4, lsr #3
   129ac:			; <UNDEFINED> instruction: 0x000341b4
   129b0:	muleq	r3, r8, r1
   129b4:	andeq	r1, r2, ip, asr #17
   129b8:	ldrdeq	r1, [r2], -r8
   129bc:	andeq	r4, r3, r0, asr #2
   129c0:	ldrdeq	r1, [r2], -ip
   129c4:	push	{r4, r5, r6, lr}
   129c8:	sub	sp, sp, #8
   129cc:	mov	r4, r0
   129d0:	bl	112b0 <fileno@plt>
   129d4:	cmp	r0, #0
   129d8:	blt	12a50 <__snprintf_chk@plt+0x16c8>
   129dc:	mov	r0, r4
   129e0:	bl	111cc <__freading@plt>
   129e4:	cmp	r0, #0
   129e8:	beq	12a1c <__snprintf_chk@plt+0x1694>
   129ec:	mov	r0, r4
   129f0:	bl	112b0 <fileno@plt>
   129f4:	mov	r3, #1
   129f8:	str	r3, [sp]
   129fc:	mov	r2, #0
   12a00:	mov	r3, #0
   12a04:	bl	11148 <lseek64@plt>
   12a08:	mvn	r2, #0
   12a0c:	mvn	r3, #0
   12a10:	cmp	r1, r3
   12a14:	cmpeq	r0, r2
   12a18:	beq	12a5c <__snprintf_chk@plt+0x16d4>
   12a1c:	mov	r0, r4
   12a20:	bl	12a6c <__snprintf_chk@plt+0x16e4>
   12a24:	cmp	r0, #0
   12a28:	beq	12a5c <__snprintf_chk@plt+0x16d4>
   12a2c:	bl	11250 <__errno_location@plt>
   12a30:	mov	r5, r0
   12a34:	ldr	r6, [r0]
   12a38:	mov	r0, r4
   12a3c:	bl	112c8 <fclose@plt>
   12a40:	cmp	r6, #0
   12a44:	strne	r6, [r5]
   12a48:	mvnne	r0, #0
   12a4c:	b	12a64 <__snprintf_chk@plt+0x16dc>
   12a50:	mov	r0, r4
   12a54:	bl	112c8 <fclose@plt>
   12a58:	b	12a64 <__snprintf_chk@plt+0x16dc>
   12a5c:	mov	r0, r4
   12a60:	bl	112c8 <fclose@plt>
   12a64:	add	sp, sp, #8
   12a68:	pop	{r4, r5, r6, pc}
   12a6c:	push	{r4, lr}
   12a70:	sub	sp, sp, #8
   12a74:	subs	r4, r0, #0
   12a78:	beq	12a8c <__snprintf_chk@plt+0x1704>
   12a7c:	mov	r0, r4
   12a80:	bl	111cc <__freading@plt>
   12a84:	cmp	r0, #0
   12a88:	bne	12a9c <__snprintf_chk@plt+0x1714>
   12a8c:	mov	r0, r4
   12a90:	bl	11088 <fflush@plt>
   12a94:	add	sp, sp, #8
   12a98:	pop	{r4, pc}
   12a9c:	ldr	r3, [r4]
   12aa0:	tst	r3, #256	; 0x100
   12aa4:	bne	12ab4 <__snprintf_chk@plt+0x172c>
   12aa8:	mov	r0, r4
   12aac:	bl	11088 <fflush@plt>
   12ab0:	b	12a94 <__snprintf_chk@plt+0x170c>
   12ab4:	mov	r3, #1
   12ab8:	str	r3, [sp]
   12abc:	mov	r2, #0
   12ac0:	mov	r3, #0
   12ac4:	mov	r0, r4
   12ac8:	bl	146cc <__snprintf_chk@plt+0x3344>
   12acc:	b	12aa8 <__snprintf_chk@plt+0x1720>
   12ad0:	push	{r4, r5, r6, r7, r8, lr}
   12ad4:	subs	r5, r2, #0
   12ad8:	popeq	{r4, r5, r6, r7, r8, pc}
   12adc:	mov	r6, r0
   12ae0:	mov	r4, r1
   12ae4:	bl	111e4 <__ctype_tolower_loc@plt>
   12ae8:	mov	r7, r0
   12aec:	add	r5, r4, r5
   12af0:	ldrb	r2, [r4], #1
   12af4:	ldr	r3, [r7]
   12af8:	mov	r1, r6
   12afc:	ldr	r0, [r3, r2, lsl #2]
   12b00:	bl	1131c <fputc@plt>
   12b04:	cmp	r5, r4
   12b08:	bne	12af0 <__snprintf_chk@plt+0x1768>
   12b0c:	pop	{r4, r5, r6, r7, r8, pc}
   12b10:	push	{r4, r5, r6, r7, r8, lr}
   12b14:	subs	r5, r2, #0
   12b18:	popeq	{r4, r5, r6, r7, r8, pc}
   12b1c:	mov	r6, r0
   12b20:	mov	r4, r1
   12b24:	bl	111f0 <__ctype_toupper_loc@plt>
   12b28:	mov	r7, r0
   12b2c:	add	r5, r4, r5
   12b30:	ldrb	r2, [r4], #1
   12b34:	ldr	r3, [r7]
   12b38:	mov	r1, r6
   12b3c:	ldr	r0, [r3, r2, lsl #2]
   12b40:	bl	1131c <fputc@plt>
   12b44:	cmp	r5, r4
   12b48:	bne	12b30 <__snprintf_chk@plt+0x17a8>
   12b4c:	pop	{r4, r5, r6, r7, r8, pc}
   12b50:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12b54:	sub	sp, sp, #1104	; 0x450
   12b58:	sub	sp, sp, #12
   12b5c:	str	r0, [sp, #24]
   12b60:	mov	r9, r1
   12b64:	mov	r4, r2
   12b68:	str	r2, [sp, #28]
   12b6c:	str	r3, [sp, #48]	; 0x30
   12b70:	ldr	r7, [sp, #1156]	; 0x484
   12b74:	bl	11250 <__errno_location@plt>
   12b78:	str	r0, [sp, #36]	; 0x24
   12b7c:	ldr	r3, [r0]
   12b80:	str	r3, [sp, #56]	; 0x38
   12b84:	ldr	r2, [r4, #8]
   12b88:	mov	r0, r2
   12b8c:	str	r2, [sp, #40]	; 0x28
   12b90:	ldr	r3, [r4, #40]	; 0x28
   12b94:	mov	r1, r3
   12b98:	ldr	r3, [pc, #3964]	; 13b1c <__snprintf_chk@plt+0x2794>
   12b9c:	mov	r2, r1
   12ba0:	cmp	r1, #0
   12ba4:	moveq	r2, r3
   12ba8:	str	r2, [sp, #52]	; 0x34
   12bac:	cmp	r0, #12
   12bb0:	ble	12bd4 <__snprintf_chk@plt+0x184c>
   12bb4:	sub	r3, r0, #12
   12bb8:	str	r3, [sp, #40]	; 0x28
   12bbc:	ldrb	r3, [r9]
   12bc0:	cmp	r3, #0
   12bc4:	beq	144f4 <__snprintf_chk@plt+0x316c>
   12bc8:	mov	fp, #0
   12bcc:	ldr	sl, [pc, #3916]	; 13b20 <__snprintf_chk@plt+0x2798>
   12bd0:	b	12c4c <__snprintf_chk@plt+0x18c4>
   12bd4:	ldr	r2, [sp, #40]	; 0x28
   12bd8:	mov	r3, r2
   12bdc:	cmp	r2, #0
   12be0:	moveq	r3, #12
   12be4:	str	r3, [sp, #40]	; 0x28
   12be8:	b	12bbc <__snprintf_chk@plt+0x1834>
   12bec:	ldr	r3, [sp, #24]
   12bf0:	cmp	r3, #0
   12bf4:	beq	12c30 <__snprintf_chk@plt+0x18a8>
   12bf8:	cmp	r5, #1
   12bfc:	bls	12c24 <__snprintf_chk@plt+0x189c>
   12c00:	sub	r5, r5, #1
   12c04:	mov	r4, #0
   12c08:	mov	r6, #32
   12c0c:	ldr	r1, [sp, #24]
   12c10:	mov	r0, r6
   12c14:	bl	1131c <fputc@plt>
   12c18:	add	r4, r4, #1
   12c1c:	cmp	r5, r4
   12c20:	bne	12c0c <__snprintf_chk@plt+0x1884>
   12c24:	ldr	r1, [sp, #24]
   12c28:	ldrb	r0, [r9]
   12c2c:	bl	1131c <fputc@plt>
   12c30:	add	fp, fp, r8
   12c34:	mov	r4, r9
   12c38:	add	r9, r4, #1
   12c3c:	ldrb	r3, [r4, #1]
   12c40:	mvn	r7, #0
   12c44:	cmp	r3, #0
   12c48:	beq	144f8 <__snprintf_chk@plt+0x3170>
   12c4c:	cmp	r3, #37	; 0x25
   12c50:	beq	12da4 <__snprintf_chk@plt+0x1a1c>
   12c54:	bic	r5, r7, r7, asr #31
   12c58:	cmp	r5, #1
   12c5c:	movcs	r8, r5
   12c60:	movcc	r8, #1
   12c64:	mvn	r3, fp
   12c68:	cmp	r8, r3
   12c6c:	bcc	12bec <__snprintf_chk@plt+0x1864>
   12c70:	mov	r3, #34	; 0x22
   12c74:	ldr	r2, [sp, #36]	; 0x24
   12c78:	str	r3, [r2]
   12c7c:	mov	fp, #0
   12c80:	mov	r0, fp
   12c84:	add	sp, sp, #1104	; 0x450
   12c88:	add	sp, sp, #12
   12c8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12c90:	mov	r5, r3
   12c94:	b	12c9c <__snprintf_chk@plt+0x1914>
   12c98:	mov	r6, r1
   12c9c:	ldrb	r3, [r4, #1]!
   12ca0:	sub	r2, r3, #35	; 0x23
   12ca4:	cmp	r2, #60	; 0x3c
   12ca8:	ldrls	pc, [pc, r2, lsl #2]
   12cac:	b	12dcc <__snprintf_chk@plt+0x1a44>
   12cb0:	muleq	r1, r8, ip
   12cb4:	andeq	r2, r1, ip, asr #27
   12cb8:	andeq	r2, r1, ip, asr #27
   12cbc:	andeq	r2, r1, ip, asr #27
   12cc0:	andeq	r2, r1, ip, asr #27
   12cc4:	andeq	r2, r1, ip, asr #27
   12cc8:	andeq	r2, r1, ip, asr #27
   12ccc:	andeq	r2, r1, ip, asr #27
   12cd0:	muleq	r1, r0, ip
   12cd4:	andeq	r2, r1, ip, asr #27
   12cd8:	muleq	r1, r0, ip
   12cdc:	andeq	r2, r1, ip, asr #27
   12ce0:	andeq	r2, r1, ip, asr #27
   12ce4:	muleq	r1, r0, ip
   12ce8:	andeq	r2, r1, ip, asr #27
   12cec:	andeq	r2, r1, ip, asr #27
   12cf0:	andeq	r2, r1, ip, asr #27
   12cf4:	andeq	r2, r1, ip, asr #27
   12cf8:	andeq	r2, r1, ip, asr #27
   12cfc:	andeq	r2, r1, ip, asr #27
   12d00:	andeq	r2, r1, ip, asr #27
   12d04:	andeq	r2, r1, ip, asr #27
   12d08:	andeq	r2, r1, ip, asr #27
   12d0c:	andeq	r2, r1, ip, asr #27
   12d10:	andeq	r2, r1, ip, asr #27
   12d14:	andeq	r2, r1, ip, asr #27
   12d18:	andeq	r2, r1, ip, asr #27
   12d1c:	andeq	r2, r1, ip, asr #27
   12d20:	andeq	r2, r1, ip, asr #27
   12d24:	andeq	r2, r1, ip, asr #27
   12d28:	andeq	r2, r1, ip, asr #27
   12d2c:	andeq	r2, r1, ip, asr #27
   12d30:	andeq	r2, r1, ip, asr #27
   12d34:	andeq	r2, r1, ip, asr #27
   12d38:	andeq	r2, r1, ip, asr #27
   12d3c:	andeq	r2, r1, ip, asr #27
   12d40:	andeq	r2, r1, ip, asr #27
   12d44:	andeq	r2, r1, ip, asr #27
   12d48:	andeq	r2, r1, ip, asr #27
   12d4c:	andeq	r2, r1, ip, asr #27
   12d50:	andeq	r2, r1, ip, asr #27
   12d54:	andeq	r2, r1, ip, asr #27
   12d58:	andeq	r2, r1, ip, asr #27
   12d5c:	andeq	r2, r1, ip, asr #27
   12d60:	andeq	r2, r1, ip, asr #27
   12d64:	andeq	r2, r1, ip, asr #27
   12d68:	andeq	r2, r1, ip, asr #27
   12d6c:	andeq	r2, r1, ip, asr #27
   12d70:	andeq	r2, r1, ip, asr #27
   12d74:	andeq	r2, r1, ip, asr #27
   12d78:	andeq	r2, r1, ip, asr #27
   12d7c:	andeq	r2, r1, ip, asr #27
   12d80:	andeq	r2, r1, ip, asr #27
   12d84:	andeq	r2, r1, ip, asr #27
   12d88:	andeq	r2, r1, ip, asr #27
   12d8c:	andeq	r2, r1, ip, asr #27
   12d90:	andeq	r2, r1, ip, asr #27
   12d94:	andeq	r2, r1, ip, asr #27
   12d98:	andeq	r2, r1, ip, asr #27
   12d9c:	andeq	r2, r1, r0, asr #27
   12da0:	muleq	r1, r0, ip
   12da4:	ldr	r3, [sp, #48]	; 0x30
   12da8:	str	r3, [sp, #32]
   12dac:	mov	r4, r9
   12db0:	mov	r6, #0
   12db4:	mov	r5, r6
   12db8:	mov	r1, #1
   12dbc:	b	12c9c <__snprintf_chk@plt+0x1914>
   12dc0:	mov	r3, #1
   12dc4:	str	r3, [sp, #32]
   12dc8:	b	12c9c <__snprintf_chk@plt+0x1914>
   12dcc:	sub	r3, r3, #48	; 0x30
   12dd0:	cmp	r3, #9
   12dd4:	bhi	12eac <__snprintf_chk@plt+0x1b24>
   12dd8:	mov	r7, #0
   12ddc:	ldr	r8, [pc, #3392]	; 13b24 <__snprintf_chk@plt+0x279c>
   12de0:	b	12e3c <__snprintf_chk@plt+0x1ab4>
   12de4:	cmn	r7, #1
   12de8:	moveq	r0, #0
   12dec:	beq	12e50 <__snprintf_chk@plt+0x1ac8>
   12df0:	mov	r1, r7
   12df4:	mov	r0, #-2147483648	; 0x80000000
   12df8:	bl	1fa40 <__snprintf_chk@plt+0xe6b8>
   12dfc:	cmp	r0, #9
   12e00:	movgt	r0, #0
   12e04:	movle	r0, #1
   12e08:	b	12e50 <__snprintf_chk@plt+0x1ac8>
   12e0c:	rsb	r3, r2, #-2147483600	; 0x80000030
   12e10:	cmp	r7, r3
   12e14:	movge	r3, #0
   12e18:	movlt	r3, #1
   12e1c:	cmp	r3, #0
   12e20:	addeq	r7, r2, r7
   12e24:	subeq	r7, r7, #48	; 0x30
   12e28:	mvnne	r7, #-2147483648	; 0x80000000
   12e2c:	ldrb	r3, [r4, #1]!
   12e30:	sub	r3, r3, #48	; 0x30
   12e34:	cmp	r3, #9
   12e38:	bhi	12eac <__snprintf_chk@plt+0x1b24>
   12e3c:	cmp	r7, #0
   12e40:	blt	12de4 <__snprintf_chk@plt+0x1a5c>
   12e44:	cmp	r7, r8
   12e48:	movle	r0, #0
   12e4c:	movgt	r0, #1
   12e50:	cmp	r0, #0
   12e54:	mvnne	r7, #-2147483648	; 0x80000000
   12e58:	bne	12e2c <__snprintf_chk@plt+0x1aa4>
   12e5c:	add	r7, r7, r7, lsl #2
   12e60:	lsl	r7, r7, #1
   12e64:	ldrb	r2, [r4]
   12e68:	subs	r3, r2, #48	; 0x30
   12e6c:	bmi	12e0c <__snprintf_chk@plt+0x1a84>
   12e70:	cmp	r7, #0
   12e74:	blt	12e98 <__snprintf_chk@plt+0x1b10>
   12e78:	rsb	r3, r3, #2130706432	; 0x7f000000
   12e7c:	add	r3, r3, #16711680	; 0xff0000
   12e80:	add	r3, r3, #65280	; 0xff00
   12e84:	add	r3, r3, #255	; 0xff
   12e88:	cmp	r7, r3
   12e8c:	movle	r3, #0
   12e90:	movgt	r3, #1
   12e94:	b	12e1c <__snprintf_chk@plt+0x1a94>
   12e98:	rsb	r1, r7, #-2147483648	; 0x80000000
   12e9c:	cmp	r3, r1
   12ea0:	movge	r3, #0
   12ea4:	movlt	r3, #1
   12ea8:	b	12e1c <__snprintf_chk@plt+0x1a94>
   12eac:	ldrb	r2, [r4]
   12eb0:	cmp	r2, #69	; 0x45
   12eb4:	beq	130c4 <__snprintf_chk@plt+0x1d3c>
   12eb8:	cmp	r2, #79	; 0x4f
   12ebc:	movne	r2, #0
   12ec0:	beq	130c4 <__snprintf_chk@plt+0x1d3c>
   12ec4:	ldrb	r1, [r4]
   12ec8:	mov	r8, r1
   12ecc:	cmp	r1, #122	; 0x7a
   12ed0:	ldrls	pc, [pc, r1, lsl #2]
   12ed4:	b	131bc <__snprintf_chk@plt+0x1e34>
   12ed8:			; <UNDEFINED> instruction: 0x000131b8
   12edc:			; <UNDEFINED> instruction: 0x000131bc
   12ee0:			; <UNDEFINED> instruction: 0x000131bc
   12ee4:			; <UNDEFINED> instruction: 0x000131bc
   12ee8:			; <UNDEFINED> instruction: 0x000131bc
   12eec:			; <UNDEFINED> instruction: 0x000131bc
   12ef0:			; <UNDEFINED> instruction: 0x000131bc
   12ef4:			; <UNDEFINED> instruction: 0x000131bc
   12ef8:			; <UNDEFINED> instruction: 0x000131bc
   12efc:			; <UNDEFINED> instruction: 0x000131bc
   12f00:			; <UNDEFINED> instruction: 0x000131bc
   12f04:			; <UNDEFINED> instruction: 0x000131bc
   12f08:			; <UNDEFINED> instruction: 0x000131bc
   12f0c:			; <UNDEFINED> instruction: 0x000131bc
   12f10:			; <UNDEFINED> instruction: 0x000131bc
   12f14:			; <UNDEFINED> instruction: 0x000131bc
   12f18:			; <UNDEFINED> instruction: 0x000131bc
   12f1c:			; <UNDEFINED> instruction: 0x000131bc
   12f20:			; <UNDEFINED> instruction: 0x000131bc
   12f24:			; <UNDEFINED> instruction: 0x000131bc
   12f28:			; <UNDEFINED> instruction: 0x000131bc
   12f2c:			; <UNDEFINED> instruction: 0x000131bc
   12f30:			; <UNDEFINED> instruction: 0x000131bc
   12f34:			; <UNDEFINED> instruction: 0x000131bc
   12f38:			; <UNDEFINED> instruction: 0x000131bc
   12f3c:			; <UNDEFINED> instruction: 0x000131bc
   12f40:			; <UNDEFINED> instruction: 0x000131bc
   12f44:			; <UNDEFINED> instruction: 0x000131bc
   12f48:			; <UNDEFINED> instruction: 0x000131bc
   12f4c:			; <UNDEFINED> instruction: 0x000131bc
   12f50:			; <UNDEFINED> instruction: 0x000131bc
   12f54:			; <UNDEFINED> instruction: 0x000131bc
   12f58:			; <UNDEFINED> instruction: 0x000131bc
   12f5c:			; <UNDEFINED> instruction: 0x000131bc
   12f60:			; <UNDEFINED> instruction: 0x000131bc
   12f64:			; <UNDEFINED> instruction: 0x000131bc
   12f68:			; <UNDEFINED> instruction: 0x000131bc
   12f6c:	andeq	r3, r1, ip, lsr #3
   12f70:			; <UNDEFINED> instruction: 0x000131bc
   12f74:			; <UNDEFINED> instruction: 0x000131bc
   12f78:			; <UNDEFINED> instruction: 0x000131bc
   12f7c:			; <UNDEFINED> instruction: 0x000131bc
   12f80:			; <UNDEFINED> instruction: 0x000131bc
   12f84:			; <UNDEFINED> instruction: 0x000131bc
   12f88:			; <UNDEFINED> instruction: 0x000131bc
   12f8c:			; <UNDEFINED> instruction: 0x000131bc
   12f90:			; <UNDEFINED> instruction: 0x000131bc
   12f94:			; <UNDEFINED> instruction: 0x000131bc
   12f98:			; <UNDEFINED> instruction: 0x000131bc
   12f9c:			; <UNDEFINED> instruction: 0x000131bc
   12fa0:			; <UNDEFINED> instruction: 0x000131bc
   12fa4:			; <UNDEFINED> instruction: 0x000131bc
   12fa8:			; <UNDEFINED> instruction: 0x000131bc
   12fac:			; <UNDEFINED> instruction: 0x000131bc
   12fb0:			; <UNDEFINED> instruction: 0x000131bc
   12fb4:			; <UNDEFINED> instruction: 0x000131bc
   12fb8:			; <UNDEFINED> instruction: 0x000131bc
   12fbc:			; <UNDEFINED> instruction: 0x000131bc
   12fc0:	andeq	r3, r1, r8, lsl #3
   12fc4:			; <UNDEFINED> instruction: 0x000131bc
   12fc8:			; <UNDEFINED> instruction: 0x000131bc
   12fcc:			; <UNDEFINED> instruction: 0x000131bc
   12fd0:			; <UNDEFINED> instruction: 0x000131bc
   12fd4:			; <UNDEFINED> instruction: 0x000131bc
   12fd8:			; <UNDEFINED> instruction: 0x000131bc
   12fdc:	andeq	r3, r1, r4, asr #6
   12fe0:	andeq	r3, r1, r4, lsl #7
   12fe4:			; <UNDEFINED> instruction: 0x000135b8
   12fe8:	andeq	r3, r1, ip, asr #12
   12fec:			; <UNDEFINED> instruction: 0x000131bc
   12ff0:	andeq	r3, r1, r0, ror #16
   12ff4:			; <UNDEFINED> instruction: 0x00013eb0
   12ff8:	muleq	r1, r4, r8
   12ffc:	andeq	r3, r1, ip, lsr #17
   13000:			; <UNDEFINED> instruction: 0x000131bc
   13004:			; <UNDEFINED> instruction: 0x000131bc
   13008:			; <UNDEFINED> instruction: 0x000131bc
   1300c:	andeq	r3, r1, r8, lsl r9
   13010:	andeq	r3, r1, r4, ror #18
   13014:			; <UNDEFINED> instruction: 0x000131bc
   13018:	andeq	r3, r1, r8, lsr #24
   1301c:			; <UNDEFINED> instruction: 0x000131bc
   13020:			; <UNDEFINED> instruction: 0x000133b8
   13024:	andeq	r3, r1, r0, lsr #25
   13028:	andeq	r3, r1, ip, asr #1
   1302c:	andeq	r3, r1, r8, ror lr
   13030:			; <UNDEFINED> instruction: 0x00013eb0
   13034:	andeq	r4, r1, r0, lsr #2
   13038:	andeq	r3, r1, r4, ror #26
   1303c:	muleq	r1, r0, r1
   13040:	andeq	r4, r1, r0, lsr #4
   13044:			; <UNDEFINED> instruction: 0x000131bc
   13048:			; <UNDEFINED> instruction: 0x000131bc
   1304c:			; <UNDEFINED> instruction: 0x000131bc
   13050:			; <UNDEFINED> instruction: 0x000131bc
   13054:			; <UNDEFINED> instruction: 0x000131bc
   13058:			; <UNDEFINED> instruction: 0x000131bc
   1305c:	andeq	r3, r1, ip, lsl #6
   13060:	andeq	r3, r1, r4, ror #6
   13064:	andeq	r3, r1, r4, lsr #7
   13068:	andeq	r3, r1, r4, ror #12
   1306c:	andeq	r3, r1, ip, ror r6
   13070:			; <UNDEFINED> instruction: 0x000131bc
   13074:			; <UNDEFINED> instruction: 0x00013eb0
   13078:	andeq	r3, r1, r4, ror #6
   1307c:			; <UNDEFINED> instruction: 0x000131bc
   13080:	andeq	r3, r1, r4, ror #17
   13084:	andeq	r3, r1, r0, asr #17
   13088:	ldrdeq	r3, [r1], -r4
   1308c:	andeq	r3, r1, r0, lsr r9
   13090:	andeq	r3, r1, ip, asr fp
   13094:			; <UNDEFINED> instruction: 0x000131bc
   13098:	andeq	r3, r1, r8, asr #24
   1309c:	andeq	r3, r1, r0, asr ip
   130a0:	andeq	r3, r1, ip, asr #8
   130a4:			; <UNDEFINED> instruction: 0x00013cb8
   130a8:	andeq	r3, r1, r8, ror sp
   130ac:	andeq	r3, r1, r4, asr #28
   130b0:			; <UNDEFINED> instruction: 0x000131bc
   130b4:	andeq	r4, r1, r8, ror r1
   130b8:	andeq	r3, r1, r8, lsr r6
   130bc:	andeq	r4, r1, ip, asr #3
   130c0:	andeq	r4, r1, r4, ror #6
   130c4:	add	r4, r4, #1
   130c8:	b	12ec4 <__snprintf_chk@plt+0x1b3c>
   130cc:	mvn	r8, #0
   130d0:	ldr	r3, [pc, #2640]	; 13b28 <__snprintf_chk@plt+0x27a0>
   130d4:	str	r3, [sp, #44]	; 0x2c
   130d8:	ldr	r3, [sp, #1168]	; 0x490
   130dc:	str	r3, [sp, #16]
   130e0:	ldr	r3, [sp, #1164]	; 0x48c
   130e4:	str	r3, [sp, #12]
   130e8:	ldr	r3, [sp, #1160]	; 0x488
   130ec:	str	r3, [sp, #8]
   130f0:	str	r8, [sp, #4]
   130f4:	str	r5, [sp]
   130f8:	ldr	r3, [sp, #32]
   130fc:	ldr	r2, [sp, #28]
   13100:	ldr	r1, [sp, #44]	; 0x2c
   13104:	mov	r0, #0
   13108:	bl	12b50 <__snprintf_chk@plt+0x17c8>
   1310c:	mvn	r3, r7
   13110:	lsr	r3, r3, #31
   13114:	cmp	r5, #45	; 0x2d
   13118:	moveq	r3, #0
   1311c:	cmp	r3, #0
   13120:	moveq	r7, #0
   13124:	cmp	r7, r0
   13128:	movcs	r9, r7
   1312c:	movcc	r9, r0
   13130:	mvn	r2, fp
   13134:	cmp	r9, r2
   13138:	bcs	133dc <__snprintf_chk@plt+0x2054>
   1313c:	ldr	r2, [sp, #24]
   13140:	cmp	r2, #0
   13144:	beq	13444 <__snprintf_chk@plt+0x20bc>
   13148:	cmp	r7, r0
   1314c:	bls	13410 <__snprintf_chk@plt+0x2088>
   13150:	sub	r7, r7, r0
   13154:	cmp	r5, #43	; 0x2b
   13158:	cmpne	r5, #48	; 0x30
   1315c:	beq	133ec <__snprintf_chk@plt+0x2064>
   13160:	cmp	r7, #0
   13164:	movne	r6, #0
   13168:	beq	13410 <__snprintf_chk@plt+0x2088>
   1316c:	ldr	r1, [sp, #24]
   13170:	mov	r0, #32
   13174:	bl	1131c <fputc@plt>
   13178:	add	r6, r6, #1
   1317c:	cmp	r7, r6
   13180:	bne	1316c <__snprintf_chk@plt+0x1de4>
   13184:	b	13410 <__snprintf_chk@plt+0x2088>
   13188:	add	r0, r4, #1
   1318c:	ldrb	r3, [r4, #1]
   13190:	cmp	r3, #58	; 0x3a
   13194:	movne	lr, #1
   13198:	beq	14344 <__snprintf_chk@plt+0x2fbc>
   1319c:	cmp	r3, #122	; 0x7a
   131a0:	moveq	r4, r0
   131a4:	bne	131bc <__snprintf_chk@plt+0x1e34>
   131a8:	b	14368 <__snprintf_chk@plt+0x2fe0>
   131ac:	sub	r3, r4, #1
   131b0:	cmp	r9, r3
   131b4:	beq	13240 <__snprintf_chk@plt+0x1eb8>
   131b8:	sub	r4, r4, #1
   131bc:	sub	r8, r4, r9
   131c0:	add	r8, r8, #1
   131c4:	subs	r3, r5, #45	; 0x2d
   131c8:	movne	r3, #1
   131cc:	cmp	r7, #0
   131d0:	movlt	r3, #0
   131d4:	cmp	r3, #0
   131d8:	moveq	r7, #0
   131dc:	mov	r6, r7
   131e0:	cmp	r7, r8
   131e4:	movcc	r7, r8
   131e8:	mvn	r3, fp
   131ec:	cmp	r7, r3
   131f0:	bcs	14484 <__snprintf_chk@plt+0x30fc>
   131f4:	ldr	r3, [sp, #24]
   131f8:	cmp	r3, #0
   131fc:	beq	144d4 <__snprintf_chk@plt+0x314c>
   13200:	cmp	r6, r8
   13204:	bls	144b8 <__snprintf_chk@plt+0x3130>
   13208:	sub	r6, r6, r8
   1320c:	cmp	r5, #43	; 0x2b
   13210:	cmpne	r5, #48	; 0x30
   13214:	beq	14494 <__snprintf_chk@plt+0x310c>
   13218:	cmp	r6, #0
   1321c:	movne	r5, #0
   13220:	beq	144b8 <__snprintf_chk@plt+0x3130>
   13224:	ldr	r1, [sp, #24]
   13228:	mov	r0, #32
   1322c:	bl	1131c <fputc@plt>
   13230:	add	r5, r5, #1
   13234:	cmp	r6, r5
   13238:	bne	13224 <__snprintf_chk@plt+0x1e9c>
   1323c:	b	144b8 <__snprintf_chk@plt+0x3130>
   13240:	subs	r3, r5, #45	; 0x2d
   13244:	movne	r3, #1
   13248:	cmp	r7, #0
   1324c:	movlt	r3, #0
   13250:	cmp	r3, #0
   13254:	moveq	r7, #0
   13258:	mov	r6, r7
   1325c:	cmp	r7, #1
   13260:	movcc	r7, #1
   13264:	mvn	r3, fp
   13268:	cmp	r7, r3
   1326c:	movcs	r3, #34	; 0x22
   13270:	ldrcs	r2, [sp, #36]	; 0x24
   13274:	strcs	r3, [r2]
   13278:	bcs	12c7c <__snprintf_chk@plt+0x18f4>
   1327c:	ldr	r3, [sp, #24]
   13280:	cmp	r3, #0
   13284:	beq	132bc <__snprintf_chk@plt+0x1f34>
   13288:	cmp	r6, #1
   1328c:	bls	132b0 <__snprintf_chk@plt+0x1f28>
   13290:	sub	r6, r6, #1
   13294:	cmp	r5, #43	; 0x2b
   13298:	cmpne	r5, #48	; 0x30
   1329c:	beq	132c4 <__snprintf_chk@plt+0x1f3c>
   132a0:	cmp	r6, #0
   132a4:	movne	r5, #0
   132a8:	movne	r8, #32
   132ac:	bne	132f0 <__snprintf_chk@plt+0x1f68>
   132b0:	ldr	r1, [sp, #24]
   132b4:	ldrb	r0, [r4]
   132b8:	bl	1131c <fputc@plt>
   132bc:	add	fp, fp, r7
   132c0:	b	12c38 <__snprintf_chk@plt+0x18b0>
   132c4:	cmp	r6, #0
   132c8:	beq	132b0 <__snprintf_chk@plt+0x1f28>
   132cc:	mov	r5, #0
   132d0:	mov	r8, #48	; 0x30
   132d4:	ldr	r1, [sp, #24]
   132d8:	mov	r0, r8
   132dc:	bl	1131c <fputc@plt>
   132e0:	add	r5, r5, #1
   132e4:	cmp	r6, r5
   132e8:	bne	132d4 <__snprintf_chk@plt+0x1f4c>
   132ec:	b	132b0 <__snprintf_chk@plt+0x1f28>
   132f0:	ldr	r1, [sp, #24]
   132f4:	mov	r0, r8
   132f8:	bl	1131c <fputc@plt>
   132fc:	add	r5, r5, #1
   13300:	cmp	r6, r5
   13304:	bne	132f0 <__snprintf_chk@plt+0x1f68>
   13308:	b	132b0 <__snprintf_chk@plt+0x1f28>
   1330c:	cmp	r2, #0
   13310:	bne	131bc <__snprintf_chk@plt+0x1e34>
   13314:	ldr	r3, [sp, #32]
   13318:	cmp	r6, #0
   1331c:	movne	r3, r6
   13320:	str	r3, [sp, #32]
   13324:	mov	r8, #97	; 0x61
   13328:	mov	r3, #32
   1332c:	strb	r3, [sp, #72]	; 0x48
   13330:	mov	r3, #37	; 0x25
   13334:	strb	r3, [sp, #73]	; 0x49
   13338:	mov	r6, #0
   1333c:	add	r3, sp, #74	; 0x4a
   13340:	b	13480 <__snprintf_chk@plt+0x20f8>
   13344:	cmp	r2, #0
   13348:	bne	131bc <__snprintf_chk@plt+0x1e34>
   1334c:	ldr	r3, [sp, #32]
   13350:	cmp	r6, #0
   13354:	movne	r3, r6
   13358:	str	r3, [sp, #32]
   1335c:	mov	r8, #65	; 0x41
   13360:	b	13328 <__snprintf_chk@plt+0x1fa0>
   13364:	ldr	r3, [sp, #32]
   13368:	cmp	r6, #0
   1336c:	movne	r3, r6
   13370:	str	r3, [sp, #32]
   13374:	cmp	r2, #69	; 0x45
   13378:	movne	r6, #0
   1337c:	bne	13458 <__snprintf_chk@plt+0x20d0>
   13380:	b	131bc <__snprintf_chk@plt+0x1e34>
   13384:	cmp	r2, #69	; 0x45
   13388:	beq	131bc <__snprintf_chk@plt+0x1e34>
   1338c:	cmp	r6, #0
   13390:	moveq	r8, #66	; 0x42
   13394:	strne	r6, [sp, #32]
   13398:	movne	r8, #66	; 0x42
   1339c:	movne	r6, #0
   133a0:	b	13458 <__snprintf_chk@plt+0x20d0>
   133a4:	cmp	r2, #79	; 0x4f
   133a8:	beq	131bc <__snprintf_chk@plt+0x1e34>
   133ac:	mov	r8, #99	; 0x63
   133b0:	mov	r6, #0
   133b4:	b	13458 <__snprintf_chk@plt+0x20d0>
   133b8:	mvn	r8, #0
   133bc:	ldr	r3, [pc, #1896]	; 13b2c <__snprintf_chk@plt+0x27a4>
   133c0:	str	r3, [sp, #44]	; 0x2c
   133c4:	b	130d8 <__snprintf_chk@plt+0x1d50>
   133c8:	mov	r8, #4
   133cc:	ldr	r3, [pc, #1884]	; 13b30 <__snprintf_chk@plt+0x27a8>
   133d0:	str	r3, [sp, #44]	; 0x2c
   133d4:	mov	r5, #43	; 0x2b
   133d8:	b	130d8 <__snprintf_chk@plt+0x1d50>
   133dc:	mov	r3, #34	; 0x22
   133e0:	ldr	r2, [sp, #36]	; 0x24
   133e4:	str	r3, [r2]
   133e8:	b	12c7c <__snprintf_chk@plt+0x18f4>
   133ec:	cmp	r7, #0
   133f0:	beq	13410 <__snprintf_chk@plt+0x2088>
   133f4:	mov	r6, #0
   133f8:	ldr	r1, [sp, #24]
   133fc:	mov	r0, #48	; 0x30
   13400:	bl	1131c <fputc@plt>
   13404:	add	r6, r6, #1
   13408:	cmp	r7, r6
   1340c:	bne	133f8 <__snprintf_chk@plt+0x2070>
   13410:	ldr	r3, [sp, #1168]	; 0x490
   13414:	str	r3, [sp, #16]
   13418:	ldr	r3, [sp, #1164]	; 0x48c
   1341c:	str	r3, [sp, #12]
   13420:	ldr	r3, [sp, #1160]	; 0x488
   13424:	str	r3, [sp, #8]
   13428:	str	r8, [sp, #4]
   1342c:	str	r5, [sp]
   13430:	ldr	r3, [sp, #32]
   13434:	ldr	r2, [sp, #28]
   13438:	ldr	r1, [sp, #44]	; 0x2c
   1343c:	ldr	r0, [sp, #24]
   13440:	bl	12b50 <__snprintf_chk@plt+0x17c8>
   13444:	add	fp, fp, r9
   13448:	b	12c38 <__snprintf_chk@plt+0x18b0>
   1344c:	mov	r6, #0
   13450:	b	13458 <__snprintf_chk@plt+0x20d0>
   13454:	mov	r6, #0
   13458:	mov	r3, #32
   1345c:	strb	r3, [sp, #72]	; 0x48
   13460:	mov	r3, #37	; 0x25
   13464:	strb	r3, [sp, #73]	; 0x49
   13468:	cmp	r2, #0
   1346c:	addeq	r3, sp, #72	; 0x48
   13470:	addeq	r3, sp, #74	; 0x4a
   13474:	beq	13480 <__snprintf_chk@plt+0x20f8>
   13478:	strb	r2, [sp, #74]	; 0x4a
   1347c:	add	r3, sp, #75	; 0x4b
   13480:	strb	r8, [r3]
   13484:	mov	r2, #0
   13488:	strb	r2, [r3, #1]
   1348c:	ldr	r3, [sp, #28]
   13490:	add	r2, sp, #72	; 0x48
   13494:	mov	r1, #1024	; 0x400
   13498:	add	r0, sp, #88	; 0x58
   1349c:	bl	111b4 <strftime@plt>
   134a0:	cmp	r0, #0
   134a4:	beq	12c38 <__snprintf_chk@plt+0x18b0>
   134a8:	sub	r8, r0, #1
   134ac:	mvn	r3, r7
   134b0:	lsr	r3, r3, #31
   134b4:	cmp	r5, #45	; 0x2d
   134b8:	moveq	r3, #0
   134bc:	cmp	r3, #0
   134c0:	moveq	r7, #0
   134c4:	cmp	r7, r8
   134c8:	movcs	r9, r7
   134cc:	movcc	r9, r8
   134d0:	mvn	r2, fp
   134d4:	cmp	r9, r2
   134d8:	bcs	13528 <__snprintf_chk@plt+0x21a0>
   134dc:	ldr	r2, [sp, #24]
   134e0:	cmp	r2, #0
   134e4:	beq	13594 <__snprintf_chk@plt+0x220c>
   134e8:	cmp	r7, r8
   134ec:	bls	1355c <__snprintf_chk@plt+0x21d4>
   134f0:	sub	r7, r7, r8
   134f4:	cmp	r5, #43	; 0x2b
   134f8:	cmpne	r5, #48	; 0x30
   134fc:	beq	13538 <__snprintf_chk@plt+0x21b0>
   13500:	cmp	r7, #0
   13504:	movne	r5, #0
   13508:	beq	1355c <__snprintf_chk@plt+0x21d4>
   1350c:	ldr	r1, [sp, #24]
   13510:	mov	r0, #32
   13514:	bl	1131c <fputc@plt>
   13518:	add	r5, r5, #1
   1351c:	cmp	r7, r5
   13520:	bne	1350c <__snprintf_chk@plt+0x2184>
   13524:	b	1355c <__snprintf_chk@plt+0x21d4>
   13528:	mov	r3, #34	; 0x22
   1352c:	ldr	r2, [sp, #36]	; 0x24
   13530:	str	r3, [r2]
   13534:	b	12c7c <__snprintf_chk@plt+0x18f4>
   13538:	cmp	r7, #0
   1353c:	beq	1355c <__snprintf_chk@plt+0x21d4>
   13540:	mov	r5, #0
   13544:	ldr	r1, [sp, #24]
   13548:	mov	r0, #48	; 0x30
   1354c:	bl	1131c <fputc@plt>
   13550:	add	r5, r5, #1
   13554:	cmp	r7, r5
   13558:	bne	13544 <__snprintf_chk@plt+0x21bc>
   1355c:	cmp	r6, #0
   13560:	bne	13584 <__snprintf_chk@plt+0x21fc>
   13564:	ldr	r3, [sp, #32]
   13568:	cmp	r3, #0
   1356c:	beq	1359c <__snprintf_chk@plt+0x2214>
   13570:	mov	r2, r8
   13574:	add	r1, sp, #89	; 0x59
   13578:	ldr	r0, [sp, #24]
   1357c:	bl	12b10 <__snprintf_chk@plt+0x1788>
   13580:	b	13594 <__snprintf_chk@plt+0x220c>
   13584:	mov	r2, r8
   13588:	add	r1, sp, #89	; 0x59
   1358c:	ldr	r0, [sp, #24]
   13590:	bl	12ad0 <__snprintf_chk@plt+0x1748>
   13594:	add	fp, fp, r9
   13598:	b	12c38 <__snprintf_chk@plt+0x18b0>
   1359c:	ldr	r3, [sp, #24]
   135a0:	mov	r2, #1
   135a4:	mov	r1, r8
   135a8:	add	r0, sp, #88	; 0x58
   135ac:	add	r0, r0, r2
   135b0:	bl	1113c <fwrite@plt>
   135b4:	b	13594 <__snprintf_chk@plt+0x220c>
   135b8:	cmp	r2, #69	; 0x45
   135bc:	beq	14508 <__snprintf_chk@plt+0x3180>
   135c0:	ldr	r3, [sp, #28]
   135c4:	ldr	r1, [r3, #20]
   135c8:	ldr	r3, [pc, #1400]	; 13b48 <__snprintf_chk@plt+0x27c0>
   135cc:	cmp	r1, r3
   135d0:	movge	r3, #0
   135d4:	movlt	r3, #1
   135d8:	str	r3, [sp, #44]	; 0x2c
   135dc:	add	r3, r1, #1888	; 0x760
   135e0:	add	r3, r3, #12
   135e4:	ldr	r0, [pc, #1352]	; 13b34 <__snprintf_chk@plt+0x27ac>
   135e8:	cmp	r3, r0
   135ec:	movhi	r3, #0
   135f0:	movls	r3, #1
   135f4:	mvn	r0, #98	; 0x62
   135f8:	mla	r3, r0, r3, r1
   135fc:	ldr	r1, [pc, #1352]	; 13b4c <__snprintf_chk@plt+0x27c4>
   13600:	smull	r0, r1, r1, r3
   13604:	asr	r3, r3, #31
   13608:	rsb	r3, r3, r1, asr #5
   1360c:	add	r3, r3, #19
   13610:	mov	lr, #2
   13614:	ldr	r1, [sp, #1152]	; 0x480
   13618:	cmp	r5, #0
   1361c:	moveq	r5, r1
   13620:	cmp	r5, #43	; 0x2b
   13624:	movne	r1, #0
   13628:	beq	1376c <__snprintf_chk@plt+0x23e4>
   1362c:	mov	r9, r1
   13630:	mov	r0, #0
   13634:	b	136a8 <__snprintf_chk@plt+0x2320>
   13638:	cmp	r2, #79	; 0x4f
   1363c:	beq	131bc <__snprintf_chk@plt+0x1e34>
   13640:	mov	r8, #120	; 0x78
   13644:	mov	r6, #0
   13648:	b	13458 <__snprintf_chk@plt+0x20d0>
   1364c:	cmp	r2, #0
   13650:	bne	131bc <__snprintf_chk@plt+0x1e34>
   13654:	mvn	r8, #0
   13658:	ldr	r3, [pc, #1240]	; 13b38 <__snprintf_chk@plt+0x27b0>
   1365c:	str	r3, [sp, #44]	; 0x2c
   13660:	b	130d8 <__snprintf_chk@plt+0x1d50>
   13664:	cmp	r2, #69	; 0x45
   13668:	beq	131bc <__snprintf_chk@plt+0x1e34>
   1366c:	ldr	r3, [sp, #28]
   13670:	ldr	r3, [r3, #12]
   13674:	mov	lr, #2
   13678:	b	13698 <__snprintf_chk@plt+0x2310>
   1367c:	cmp	r2, #69	; 0x45
   13680:	beq	131bc <__snprintf_chk@plt+0x1e34>
   13684:	ldr	r3, [sp, #28]
   13688:	ldr	r3, [r3, #12]
   1368c:	cmp	r5, #0
   13690:	mov	lr, #2
   13694:	moveq	r5, #95	; 0x5f
   13698:	lsr	r1, r3, #31
   1369c:	str	r1, [sp, #44]	; 0x2c
   136a0:	mov	r0, #0
   136a4:	mov	r9, r0
   136a8:	ldr	ip, [sp, #44]	; 0x2c
   136ac:	eor	r1, ip, #1
   136b0:	cmp	r2, #79	; 0x4f
   136b4:	movne	r1, #0
   136b8:	andeq	r1, r1, #1
   136bc:	cmp	r1, #0
   136c0:	bne	13454 <__snprintf_chk@plt+0x20cc>
   136c4:	mov	r1, ip
   136c8:	cmp	ip, #0
   136cc:	rsbne	r3, r3, #0
   136d0:	add	r6, sp, #86	; 0x56
   136d4:	mov	r8, #58	; 0x3a
   136d8:	mov	ip, r3
   136dc:	tst	r0, #1
   136e0:	subne	r1, r6, #1
   136e4:	strbne	r8, [r6, #-1]
   136e8:	moveq	r1, r6
   136ec:	sub	r6, r1, #1
   136f0:	ldr	r3, [pc, #1092]	; 13b3c <__snprintf_chk@plt+0x27b4>
   136f4:	umull	r3, r2, r3, ip
   136f8:	lsr	r2, r2, #3
   136fc:	add	r3, r2, r2, lsl #2
   13700:	sub	r3, ip, r3, lsl #1
   13704:	add	r3, r3, #48	; 0x30
   13708:	strb	r3, [r1, #-1]
   1370c:	mov	ip, r2
   13710:	asrs	r0, r0, #1
   13714:	movne	r3, #1
   13718:	moveq	r3, #0
   1371c:	cmp	r2, #0
   13720:	moveq	r2, r3
   13724:	orrne	r2, r3, #1
   13728:	cmp	r2, #0
   1372c:	bne	136dc <__snprintf_chk@plt+0x2354>
   13730:	cmp	r5, #0
   13734:	moveq	r5, #48	; 0x30
   13738:	cmp	r7, #0
   1373c:	movlt	r7, lr
   13740:	ldr	r3, [sp, #44]	; 0x2c
   13744:	cmp	r3, #0
   13748:	bne	14534 <__snprintf_chk@plt+0x31ac>
   1374c:	cmp	r9, #0
   13750:	bne	14618 <__snprintf_chk@plt+0x3290>
   13754:	add	r8, sp, #86	; 0x56
   13758:	sub	r3, r8, r6
   1375c:	str	r3, [sp, #44]	; 0x2c
   13760:	subs	r9, r5, #45	; 0x2d
   13764:	movne	r9, #1
   13768:	b	1459c <__snprintf_chk@plt+0x3214>
   1376c:	ldr	r0, [pc, #972]	; 13b40 <__snprintf_chk@plt+0x27b8>
   13770:	cmp	lr, #2
   13774:	moveq	r0, #99	; 0x63
   13778:	cmp	lr, r7
   1377c:	movge	r1, #0
   13780:	movlt	r1, #1
   13784:	cmp	r3, r0
   13788:	orrhi	r1, r1, #1
   1378c:	b	1362c <__snprintf_chk@plt+0x22a4>
   13790:	ldr	r3, [sp, #24]
   13794:	cmp	r3, #0
   13798:	beq	137d4 <__snprintf_chk@plt+0x244c>
   1379c:	str	r8, [sp, #68]	; 0x44
   137a0:	cmp	r8, #0
   137a4:	beq	137d4 <__snprintf_chk@plt+0x244c>
   137a8:	mov	r3, #0
   137ac:	str	r3, [sp, #60]	; 0x3c
   137b0:	ldr	r1, [sp, #24]
   137b4:	mov	r0, #32
   137b8:	bl	1131c <fputc@plt>
   137bc:	ldr	r3, [sp, #60]	; 0x3c
   137c0:	add	r3, r3, #1
   137c4:	str	r3, [sp, #60]	; 0x3c
   137c8:	ldr	r2, [sp, #68]	; 0x44
   137cc:	cmp	r3, r2
   137d0:	bne	137b0 <__snprintf_chk@plt+0x2428>
   137d4:	add	fp, fp, r8
   137d8:	sub	r7, r7, r8
   137dc:	b	14574 <__snprintf_chk@plt+0x31ec>
   137e0:	mov	r3, #34	; 0x22
   137e4:	ldr	r2, [sp, #36]	; 0x24
   137e8:	str	r3, [r2]
   137ec:	b	12c7c <__snprintf_chk@plt+0x18f4>
   137f0:	mov	r3, #34	; 0x22
   137f4:	ldr	r2, [sp, #36]	; 0x24
   137f8:	str	r3, [r2]
   137fc:	b	12c7c <__snprintf_chk@plt+0x18f4>
   13800:	cmp	r7, #0
   13804:	beq	13824 <__snprintf_chk@plt+0x249c>
   13808:	mov	r5, #0
   1380c:	ldr	r1, [sp, #24]
   13810:	mov	r0, #48	; 0x30
   13814:	bl	1131c <fputc@plt>
   13818:	add	r5, r5, #1
   1381c:	cmp	r7, r5
   13820:	bne	1380c <__snprintf_chk@plt+0x2484>
   13824:	ldr	r3, [sp, #32]
   13828:	cmp	r3, #0
   1382c:	beq	13848 <__snprintf_chk@plt+0x24c0>
   13830:	mov	r2, r8
   13834:	mov	r1, r6
   13838:	ldr	r0, [sp, #24]
   1383c:	bl	12b10 <__snprintf_chk@plt+0x1788>
   13840:	add	fp, fp, r9
   13844:	b	12c38 <__snprintf_chk@plt+0x18b0>
   13848:	ldr	r3, [sp, #24]
   1384c:	mov	r2, #1
   13850:	mov	r1, r8
   13854:	mov	r0, r6
   13858:	bl	1113c <fwrite@plt>
   1385c:	b	13840 <__snprintf_chk@plt+0x24b8>
   13860:	cmp	r2, #0
   13864:	bne	131bc <__snprintf_chk@plt+0x1e34>
   13868:	lsr	r3, r7, #31
   1386c:	cmp	r5, #0
   13870:	movne	r3, #0
   13874:	andeq	r3, r3, #1
   13878:	cmp	r3, #0
   1387c:	bne	133c8 <__snprintf_chk@plt+0x2040>
   13880:	sub	r8, r7, #6
   13884:	bic	r8, r8, r8, asr #31
   13888:	ldr	r3, [pc, #672]	; 13b30 <__snprintf_chk@plt+0x27a8>
   1388c:	str	r3, [sp, #44]	; 0x2c
   13890:	b	130d8 <__snprintf_chk@plt+0x1d50>
   13894:	cmp	r2, #69	; 0x45
   13898:	beq	131bc <__snprintf_chk@plt+0x1e34>
   1389c:	ldr	r3, [sp, #28]
   138a0:	ldr	r3, [r3, #8]
   138a4:	mov	lr, #2
   138a8:	b	13698 <__snprintf_chk@plt+0x2310>
   138ac:	cmp	r2, #69	; 0x45
   138b0:	beq	131bc <__snprintf_chk@plt+0x1e34>
   138b4:	ldr	r3, [sp, #40]	; 0x28
   138b8:	mov	lr, #2
   138bc:	b	13698 <__snprintf_chk@plt+0x2310>
   138c0:	cmp	r2, #69	; 0x45
   138c4:	beq	131bc <__snprintf_chk@plt+0x1e34>
   138c8:	ldr	r3, [sp, #28]
   138cc:	ldr	r3, [r3, #8]
   138d0:	b	1368c <__snprintf_chk@plt+0x2304>
   138d4:	cmp	r2, #69	; 0x45
   138d8:	beq	131bc <__snprintf_chk@plt+0x1e34>
   138dc:	ldr	r3, [sp, #40]	; 0x28
   138e0:	b	1368c <__snprintf_chk@plt+0x2304>
   138e4:	cmp	r2, #69	; 0x45
   138e8:	beq	131bc <__snprintf_chk@plt+0x1e34>
   138ec:	ldr	r3, [sp, #28]
   138f0:	ldr	r3, [r3, #28]
   138f4:	cmn	r3, #1
   138f8:	movge	r1, #0
   138fc:	movlt	r1, #1
   13900:	str	r1, [sp, #44]	; 0x2c
   13904:	add	r3, r3, #1
   13908:	mov	r0, #0
   1390c:	mov	r9, r0
   13910:	mov	lr, #3
   13914:	b	136a8 <__snprintf_chk@plt+0x2320>
   13918:	cmp	r2, #69	; 0x45
   1391c:	beq	131bc <__snprintf_chk@plt+0x1e34>
   13920:	ldr	r3, [sp, #28]
   13924:	ldr	r3, [r3, #4]
   13928:	mov	lr, #2
   1392c:	b	13698 <__snprintf_chk@plt+0x2310>
   13930:	cmp	r2, #69	; 0x45
   13934:	beq	131bc <__snprintf_chk@plt+0x1e34>
   13938:	ldr	r3, [sp, #28]
   1393c:	ldr	r3, [r3, #16]
   13940:	cmn	r3, #1
   13944:	movge	r1, #0
   13948:	movlt	r1, #1
   1394c:	str	r1, [sp, #44]	; 0x2c
   13950:	add	r3, r3, #1
   13954:	mov	r0, #0
   13958:	mov	r9, r0
   1395c:	mov	lr, #2
   13960:	b	136a8 <__snprintf_chk@plt+0x2320>
   13964:	cmp	r2, #69	; 0x45
   13968:	beq	131bc <__snprintf_chk@plt+0x1e34>
   1396c:	cmp	r7, #0
   13970:	movle	r7, #9
   13974:	ldr	r3, [sp, #1168]	; 0x490
   13978:	mov	r6, #9
   1397c:	b	13990 <__snprintf_chk@plt+0x2608>
   13980:	sub	r6, r6, #1
   13984:	smull	r1, r2, sl, r3
   13988:	asr	r3, r3, #31
   1398c:	rsb	r3, r3, r2, asr #2
   13990:	cmp	r6, r7
   13994:	bgt	13980 <__snprintf_chk@plt+0x25f8>
   13998:	cmp	r6, #1
   1399c:	ble	139b8 <__snprintf_chk@plt+0x2630>
   139a0:	smull	r2, r1, sl, r3
   139a4:	asr	r2, r3, #31
   139a8:	rsb	r2, r2, r1, asr #2
   139ac:	add	r2, r2, r2, lsl #2
   139b0:	cmp	r3, r2, lsl #1
   139b4:	beq	13980 <__snprintf_chk@plt+0x25f8>
   139b8:	cmp	r6, #0
   139bc:	ble	139f0 <__snprintf_chk@plt+0x2668>
   139c0:	add	r1, sp, #72	; 0x48
   139c4:	add	r0, r1, r6
   139c8:	smull	r2, ip, sl, r3
   139cc:	asr	r2, r3, #31
   139d0:	rsb	r2, r2, ip, asr #2
   139d4:	add	ip, r2, r2, lsl #2
   139d8:	sub	r3, r3, ip, lsl #1
   139dc:	add	r3, r3, #48	; 0x30
   139e0:	strb	r3, [r0, #-1]!
   139e4:	mov	r3, r2
   139e8:	cmp	r0, r1
   139ec:	bne	139c8 <__snprintf_chk@plt+0x2640>
   139f0:	cmp	r5, #0
   139f4:	moveq	r5, #48	; 0x30
   139f8:	mov	r1, r6
   139fc:	cmp	r6, #0
   13a00:	movcs	r8, r6
   13a04:	movcc	r8, #0
   13a08:	mvn	r3, fp
   13a0c:	cmp	r8, r3
   13a10:	bcs	13aa0 <__snprintf_chk@plt+0x2718>
   13a14:	ldr	r3, [sp, #24]
   13a18:	cmp	r3, #0
   13a1c:	beq	13a3c <__snprintf_chk@plt+0x26b4>
   13a20:	ldr	r2, [sp, #32]
   13a24:	cmp	r2, #0
   13a28:	beq	13ab0 <__snprintf_chk@plt+0x2728>
   13a2c:	mov	r2, r6
   13a30:	add	r1, sp, #72	; 0x48
   13a34:	mov	r0, r3
   13a38:	bl	12b10 <__snprintf_chk@plt+0x1788>
   13a3c:	add	r8, r8, fp
   13a40:	cmp	r5, #45	; 0x2d
   13a44:	beq	14624 <__snprintf_chk@plt+0x329c>
   13a48:	subs	r6, r7, r6
   13a4c:	bmi	14624 <__snprintf_chk@plt+0x329c>
   13a50:	mov	r7, r6
   13a54:	cmp	r6, #0
   13a58:	movcs	fp, r6
   13a5c:	movcc	fp, #0
   13a60:	mvn	r3, r8
   13a64:	cmp	fp, r3
   13a68:	bcs	13ac4 <__snprintf_chk@plt+0x273c>
   13a6c:	ldr	r3, [sp, #24]
   13a70:	cmp	r6, #0
   13a74:	cmpne	r3, #0
   13a78:	beq	13a98 <__snprintf_chk@plt+0x2710>
   13a7c:	cmp	r5, #43	; 0x2b
   13a80:	cmpne	r5, #48	; 0x30
   13a84:	beq	13ad4 <__snprintf_chk@plt+0x274c>
   13a88:	cmp	r6, #0
   13a8c:	movne	r5, #0
   13a90:	movne	r6, #32
   13a94:	bne	13b00 <__snprintf_chk@plt+0x2778>
   13a98:	add	fp, r8, fp
   13a9c:	b	12c38 <__snprintf_chk@plt+0x18b0>
   13aa0:	mov	r3, #34	; 0x22
   13aa4:	ldr	r2, [sp, #36]	; 0x24
   13aa8:	str	r3, [r2]
   13aac:	b	12c7c <__snprintf_chk@plt+0x18f4>
   13ab0:	ldr	r3, [sp, #24]
   13ab4:	mov	r2, #1
   13ab8:	add	r0, sp, #72	; 0x48
   13abc:	bl	1113c <fwrite@plt>
   13ac0:	b	13a3c <__snprintf_chk@plt+0x26b4>
   13ac4:	mov	r3, #34	; 0x22
   13ac8:	ldr	r2, [sp, #36]	; 0x24
   13acc:	str	r3, [r2]
   13ad0:	b	12c7c <__snprintf_chk@plt+0x18f4>
   13ad4:	cmp	r6, #0
   13ad8:	beq	13a98 <__snprintf_chk@plt+0x2710>
   13adc:	mov	r5, #0
   13ae0:	mov	r6, #48	; 0x30
   13ae4:	ldr	r1, [sp, #24]
   13ae8:	mov	r0, r6
   13aec:	bl	1131c <fputc@plt>
   13af0:	add	r5, r5, #1
   13af4:	cmp	r7, r5
   13af8:	bne	13ae4 <__snprintf_chk@plt+0x275c>
   13afc:	b	13a98 <__snprintf_chk@plt+0x2710>
   13b00:	ldr	r1, [sp, #24]
   13b04:	mov	r0, r6
   13b08:	bl	1131c <fputc@plt>
   13b0c:	add	r5, r5, #1
   13b10:	cmp	r7, r5
   13b14:	bne	13b00 <__snprintf_chk@plt+0x2778>
   13b18:	b	13a98 <__snprintf_chk@plt+0x2710>
   13b1c:	andeq	r3, r2, r8, asr r0
   13b20:	strbtvs	r6, [r6], -r7, ror #12
   13b24:	stcleq	12, cr12, [ip], {204}	; 0xcc
   13b28:	strdeq	r1, [r2], -r4
   13b2c:	andeq	r1, r2, r0, ror #17
   13b30:	andeq	r1, r2, r8, ror #17
   13b34:	andeq	r0, r0, fp, ror #14
   13b38:	andeq	r1, r2, r0, lsl #18
   13b3c:	stclgt	12, cr12, [ip], {205}	; 0xcd
   13b40:	andeq	r2, r0, pc, lsl #14
   13b44:	subls	r2, r9, #-1828716544	; 0x93000000
   13b48:			; <UNDEFINED> instruction: 0xfffff894
   13b4c:	mvnpl	r8, pc, lsl r5
   13b50:			; <UNDEFINED> instruction: 0x91a2b3c5
   13b54:	stmhi	r8, {r0, r3, r7, fp, pc}
   13b58:	andeq	r2, r0, r0, lsl r7
   13b5c:	mvn	r3, r7
   13b60:	lsr	r3, r3, #31
   13b64:	cmp	r5, #45	; 0x2d
   13b68:	moveq	r3, #0
   13b6c:	cmp	r3, #0
   13b70:	moveq	r7, #0
   13b74:	mov	r6, r7
   13b78:	cmp	r7, #1
   13b7c:	movcc	r7, #1
   13b80:	mvn	r3, fp
   13b84:	cmp	r7, r3
   13b88:	bcs	13bdc <__snprintf_chk@plt+0x2854>
   13b8c:	ldr	r3, [sp, #24]
   13b90:	cmp	r3, #0
   13b94:	beq	13c20 <__snprintf_chk@plt+0x2898>
   13b98:	cmp	r6, #1
   13b9c:	bls	13c14 <__snprintf_chk@plt+0x288c>
   13ba0:	sub	r6, r6, #1
   13ba4:	cmp	r5, #43	; 0x2b
   13ba8:	cmpne	r5, #48	; 0x30
   13bac:	beq	13bec <__snprintf_chk@plt+0x2864>
   13bb0:	cmp	r6, #0
   13bb4:	movne	r5, #0
   13bb8:	movne	r8, #32
   13bbc:	beq	13c14 <__snprintf_chk@plt+0x288c>
   13bc0:	ldr	r1, [sp, #24]
   13bc4:	mov	r0, r8
   13bc8:	bl	1131c <fputc@plt>
   13bcc:	add	r5, r5, #1
   13bd0:	cmp	r6, r5
   13bd4:	bne	13bc0 <__snprintf_chk@plt+0x2838>
   13bd8:	b	13c14 <__snprintf_chk@plt+0x288c>
   13bdc:	mov	r3, #34	; 0x22
   13be0:	ldr	r2, [sp, #36]	; 0x24
   13be4:	str	r3, [r2]
   13be8:	b	12c7c <__snprintf_chk@plt+0x18f4>
   13bec:	cmp	r6, #0
   13bf0:	beq	13c14 <__snprintf_chk@plt+0x288c>
   13bf4:	mov	r5, #0
   13bf8:	mov	r8, #48	; 0x30
   13bfc:	ldr	r1, [sp, #24]
   13c00:	mov	r0, r8
   13c04:	bl	1131c <fputc@plt>
   13c08:	add	r5, r5, #1
   13c0c:	cmp	r6, r5
   13c10:	bne	13bfc <__snprintf_chk@plt+0x2874>
   13c14:	ldr	r1, [sp, #24]
   13c18:	mov	r0, #10
   13c1c:	bl	1131c <fputc@plt>
   13c20:	add	fp, fp, r7
   13c24:	b	12c38 <__snprintf_chk@plt+0x18b0>
   13c28:	mov	r3, #1
   13c2c:	cmp	r6, #0
   13c30:	moveq	r6, r3
   13c34:	moveq	r8, #112	; 0x70
   13c38:	movne	r8, #112	; 0x70
   13c3c:	movne	r3, #0
   13c40:	strne	r3, [sp, #32]
   13c44:	b	13458 <__snprintf_chk@plt+0x20d0>
   13c48:	mov	r3, #0
   13c4c:	b	13c2c <__snprintf_chk@plt+0x28a4>
   13c50:	ldr	r3, [sp, #28]
   13c54:	ldr	r3, [r3, #16]
   13c58:	cmp	r2, #79	; 0x4f
   13c5c:	bne	13c7c <__snprintf_chk@plt+0x28f4>
   13c60:	mov	r3, #32
   13c64:	strb	r3, [sp, #72]	; 0x48
   13c68:	mov	r3, #37	; 0x25
   13c6c:	strb	r3, [sp, #73]	; 0x49
   13c70:	mov	r8, #113	; 0x71
   13c74:	mov	r6, #0
   13c78:	b	13478 <__snprintf_chk@plt+0x20f0>
   13c7c:	add	r2, r3, r3, lsl #2
   13c80:	add	r3, r3, r2, lsl #1
   13c84:	asr	r3, r3, #5
   13c88:	add	r3, r3, #1
   13c8c:	mov	r0, #0
   13c90:	mov	r9, r0
   13c94:	str	r0, [sp, #44]	; 0x2c
   13c98:	mov	lr, #1
   13c9c:	b	136d0 <__snprintf_chk@plt+0x2348>
   13ca0:	cmp	r2, #69	; 0x45
   13ca4:	beq	131bc <__snprintf_chk@plt+0x1e34>
   13ca8:	ldr	r3, [sp, #28]
   13cac:	ldr	r3, [r3]
   13cb0:	mov	lr, #2
   13cb4:	b	13698 <__snprintf_chk@plt+0x2310>
   13cb8:	add	ip, sp, #88	; 0x58
   13cbc:	ldr	lr, [sp, #28]
   13cc0:	ldm	lr!, {r0, r1, r2, r3}
   13cc4:	stmia	ip!, {r0, r1, r2, r3}
   13cc8:	ldm	lr!, {r0, r1, r2, r3}
   13ccc:	stmia	ip!, {r0, r1, r2, r3}
   13cd0:	ldm	lr, {r0, r1, r2}
   13cd4:	stm	ip, {r0, r1, r2}
   13cd8:	mvn	r3, #0
   13cdc:	str	r3, [sp, #116]	; 0x74
   13ce0:	add	r1, sp, #88	; 0x58
   13ce4:	ldr	r0, [sp, #1164]	; 0x48c
   13ce8:	bl	1ceac <__snprintf_chk@plt+0xbb24>
   13cec:	ldr	r3, [sp, #116]	; 0x74
   13cf0:	cmp	r3, #0
   13cf4:	blt	13d54 <__snprintf_chk@plt+0x29cc>
   13cf8:	lsr	r3, r0, #31
   13cfc:	str	r3, [sp, #44]	; 0x2c
   13d00:	add	r2, sp, #85	; 0x55
   13d04:	mov	r1, r0
   13d08:	smull	r3, ip, sl, r1
   13d0c:	asr	r3, r1, #31
   13d10:	rsb	r3, r3, ip, asr #2
   13d14:	mov	ip, r3
   13d18:	add	r3, r3, r3, lsl #2
   13d1c:	sub	r3, r1, r3, lsl #1
   13d20:	mov	r1, ip
   13d24:	mov	r6, r2
   13d28:	cmp	r0, #0
   13d2c:	rsblt	r3, r3, #48	; 0x30
   13d30:	addge	r3, r3, #48	; 0x30
   13d34:	uxtb	r3, r3
   13d38:	strb	r3, [r2]
   13d3c:	sub	r2, r2, #1
   13d40:	cmp	ip, #0
   13d44:	bne	13d08 <__snprintf_chk@plt+0x2980>
   13d48:	mov	r9, #0
   13d4c:	mov	lr, #1
   13d50:	b	13730 <__snprintf_chk@plt+0x23a8>
   13d54:	mov	r3, #75	; 0x4b
   13d58:	ldr	r2, [sp, #36]	; 0x24
   13d5c:	str	r3, [r2]
   13d60:	b	12c7c <__snprintf_chk@plt+0x18f4>
   13d64:	cmp	r2, #79	; 0x4f
   13d68:	beq	131bc <__snprintf_chk@plt+0x1e34>
   13d6c:	mov	r8, #88	; 0x58
   13d70:	mov	r6, #0
   13d74:	b	13458 <__snprintf_chk@plt+0x20d0>
   13d78:	subs	r3, r5, #45	; 0x2d
   13d7c:	movne	r3, #1
   13d80:	cmp	r7, #0
   13d84:	movlt	r3, #0
   13d88:	cmp	r3, #0
   13d8c:	moveq	r7, #0
   13d90:	mov	r6, r7
   13d94:	cmp	r7, #1
   13d98:	movcc	r7, #1
   13d9c:	mvn	r3, fp
   13da0:	cmp	r7, r3
   13da4:	bcs	13df8 <__snprintf_chk@plt+0x2a70>
   13da8:	ldr	r3, [sp, #24]
   13dac:	cmp	r3, #0
   13db0:	beq	13e3c <__snprintf_chk@plt+0x2ab4>
   13db4:	cmp	r6, #1
   13db8:	bls	13e30 <__snprintf_chk@plt+0x2aa8>
   13dbc:	sub	r6, r6, #1
   13dc0:	cmp	r5, #43	; 0x2b
   13dc4:	cmpne	r5, #48	; 0x30
   13dc8:	beq	13e08 <__snprintf_chk@plt+0x2a80>
   13dcc:	cmp	r6, #0
   13dd0:	movne	r5, #0
   13dd4:	movne	r8, #32
   13dd8:	beq	13e30 <__snprintf_chk@plt+0x2aa8>
   13ddc:	ldr	r1, [sp, #24]
   13de0:	mov	r0, r8
   13de4:	bl	1131c <fputc@plt>
   13de8:	add	r5, r5, #1
   13dec:	cmp	r6, r5
   13df0:	bne	13ddc <__snprintf_chk@plt+0x2a54>
   13df4:	b	13e30 <__snprintf_chk@plt+0x2aa8>
   13df8:	mov	r3, #34	; 0x22
   13dfc:	ldr	r2, [sp, #36]	; 0x24
   13e00:	str	r3, [r2]
   13e04:	b	12c7c <__snprintf_chk@plt+0x18f4>
   13e08:	cmp	r6, #0
   13e0c:	beq	13e30 <__snprintf_chk@plt+0x2aa8>
   13e10:	mov	r5, #0
   13e14:	mov	r8, #48	; 0x30
   13e18:	ldr	r1, [sp, #24]
   13e1c:	mov	r0, r8
   13e20:	bl	1131c <fputc@plt>
   13e24:	add	r5, r5, #1
   13e28:	cmp	r6, r5
   13e2c:	bne	13e18 <__snprintf_chk@plt+0x2a90>
   13e30:	ldr	r1, [sp, #24]
   13e34:	mov	r0, #9
   13e38:	bl	1131c <fputc@plt>
   13e3c:	add	fp, fp, r7
   13e40:	b	12c38 <__snprintf_chk@plt+0x18b0>
   13e44:	ldr	r3, [sp, #28]
   13e48:	ldr	r3, [r3, #24]
   13e4c:	add	r3, r3, #6
   13e50:	ldr	r1, [pc, #-788]	; 13b44 <__snprintf_chk@plt+0x27bc>
   13e54:	smull	r0, r1, r1, r3
   13e58:	add	r0, r1, r3
   13e5c:	asr	r1, r3, #31
   13e60:	rsb	r1, r1, r0, asr #2
   13e64:	rsb	r1, r1, r1, lsl #3
   13e68:	sub	r3, r3, r1
   13e6c:	add	r3, r3, #1
   13e70:	mov	lr, #1
   13e74:	b	13698 <__snprintf_chk@plt+0x2310>
   13e78:	cmp	r2, #69	; 0x45
   13e7c:	beq	131bc <__snprintf_chk@plt+0x1e34>
   13e80:	ldr	r1, [sp, #28]
   13e84:	ldr	r3, [r1, #28]
   13e88:	ldr	r1, [r1, #24]
   13e8c:	sub	r3, r3, r1
   13e90:	add	r3, r3, #7
   13e94:	ldr	r1, [pc, #-856]	; 13b44 <__snprintf_chk@plt+0x27bc>
   13e98:	smull	r0, r1, r1, r3
   13e9c:	add	r1, r1, r3
   13ea0:	asr	r3, r3, #31
   13ea4:	rsb	r3, r3, r1, asr #2
   13ea8:	mov	lr, #2
   13eac:	b	13698 <__snprintf_chk@plt+0x2310>
   13eb0:	cmp	r2, #69	; 0x45
   13eb4:	beq	131bc <__snprintf_chk@plt+0x1e34>
   13eb8:	ldr	r0, [sp, #28]
   13ebc:	mov	r3, r0
   13ec0:	ldr	r6, [r0, #20]
   13ec4:	cmp	r6, #0
   13ec8:	movlt	r3, #300	; 0x12c
   13ecc:	mvnge	r3, #99	; 0x63
   13ed0:	add	r3, r3, r6
   13ed4:	ldr	lr, [r0, #28]
   13ed8:	ldr	r0, [r0, #24]
   13edc:	str	r0, [sp, #44]	; 0x2c
   13ee0:	sub	r0, lr, r0
   13ee4:	add	r0, r0, #380	; 0x17c
   13ee8:	add	r0, r0, #2
   13eec:	ldr	ip, [pc, #-944]	; 13b44 <__snprintf_chk@plt+0x27bc>
   13ef0:	smull	r9, ip, ip, r0
   13ef4:	add	r9, ip, r0
   13ef8:	asr	ip, r0, #31
   13efc:	rsb	ip, ip, r9, asr #2
   13f00:	rsb	ip, ip, ip, lsl #3
   13f04:	sub	ip, r0, ip
   13f08:	sub	r9, lr, ip
   13f0c:	adds	r9, r9, #3
   13f10:	bmi	14034 <__snprintf_chk@plt+0x2cac>
   13f14:	tst	r3, #3
   13f18:	movne	r0, #0
   13f1c:	bne	13f68 <__snprintf_chk@plt+0x2be0>
   13f20:	ldr	r0, [pc, #-988]	; 13b4c <__snprintf_chk@plt+0x27c4>
   13f24:	smull	ip, r0, r0, r3
   13f28:	asr	ip, r3, #31
   13f2c:	rsb	r0, ip, r0, asr #5
   13f30:	mov	ip, #100	; 0x64
   13f34:	mul	r0, ip, r0
   13f38:	cmp	r3, r0
   13f3c:	movne	r0, #1
   13f40:	bne	13f68 <__snprintf_chk@plt+0x2be0>
   13f44:	ldr	r0, [pc, #-1024]	; 13b4c <__snprintf_chk@plt+0x27c4>
   13f48:	smull	ip, r0, r0, r3
   13f4c:	asr	ip, r3, #31
   13f50:	rsb	ip, ip, r0, asr #7
   13f54:	mov	r0, #400	; 0x190
   13f58:	mul	r0, r0, ip
   13f5c:	cmp	r3, r0
   13f60:	movne	r0, #0
   13f64:	moveq	r0, #1
   13f68:	add	r3, r0, #364	; 0x16c
   13f6c:	add	r3, r3, #1
   13f70:	sub	r3, lr, r3
   13f74:	ldr	r0, [sp, #44]	; 0x2c
   13f78:	sub	r0, r3, r0
   13f7c:	add	r0, r0, #380	; 0x17c
   13f80:	add	r0, r0, #2
   13f84:	ldr	ip, [pc, #-1096]	; 13b44 <__snprintf_chk@plt+0x27bc>
   13f88:	smull	ip, lr, ip, r0
   13f8c:	add	lr, lr, r0
   13f90:	asr	ip, r0, #31
   13f94:	rsb	ip, ip, lr, asr #2
   13f98:	rsb	ip, ip, ip, lsl #3
   13f9c:	sub	ip, r0, ip
   13fa0:	sub	r3, r3, ip
   13fa4:	add	r3, r3, #3
   13fa8:	cmp	r3, #0
   13fac:	movge	r9, r3
   13fb0:	mvn	lr, r3
   13fb4:	lsr	lr, lr, #31
   13fb8:	cmp	r1, #71	; 0x47
   13fbc:	beq	140d4 <__snprintf_chk@plt+0x2d4c>
   13fc0:	cmp	r1, #103	; 0x67
   13fc4:	bne	14100 <__snprintf_chk@plt+0x2d78>
   13fc8:	ldr	r3, [pc, #-1156]	; 13b4c <__snprintf_chk@plt+0x27c4>
   13fcc:	smull	r1, r3, r3, r6
   13fd0:	asr	r1, r6, #31
   13fd4:	rsb	r1, r1, r3, asr #5
   13fd8:	mov	r0, #100	; 0x64
   13fdc:	mul	r1, r0, r1
   13fe0:	sub	r1, r6, r1
   13fe4:	add	r1, r1, lr
   13fe8:	ldr	r3, [pc, #-1188]	; 13b4c <__snprintf_chk@plt+0x27c4>
   13fec:	smull	r3, ip, r3, r1
   13ff0:	asr	r3, r1, #31
   13ff4:	rsb	r3, r3, ip, asr #5
   13ff8:	mul	r3, r0, r3
   13ffc:	subs	r3, r1, r3
   14000:	movpl	r1, #0
   14004:	strpl	r1, [sp, #44]	; 0x2c
   14008:	movpl	lr, #2
   1400c:	bpl	13614 <__snprintf_chk@plt+0x228c>
   14010:	ldr	r1, [pc, #-1232]	; 13b48 <__snprintf_chk@plt+0x27c0>
   14014:	sub	r1, r1, lr
   14018:	cmp	r6, r1
   1401c:	rsblt	r3, r3, #0
   14020:	addge	r3, r3, #100	; 0x64
   14024:	mov	r1, #0
   14028:	str	r1, [sp, #44]	; 0x2c
   1402c:	mov	lr, #2
   14030:	b	13614 <__snprintf_chk@plt+0x228c>
   14034:	sub	r3, r3, #1
   14038:	tst	r3, #3
   1403c:	movne	r3, #0
   14040:	bne	1408c <__snprintf_chk@plt+0x2d04>
   14044:	ldr	r0, [pc, #-1280]	; 13b4c <__snprintf_chk@plt+0x27c4>
   14048:	smull	ip, r0, r0, r3
   1404c:	asr	ip, r3, #31
   14050:	rsb	r0, ip, r0, asr #5
   14054:	mov	ip, #100	; 0x64
   14058:	mul	r0, ip, r0
   1405c:	cmp	r3, r0
   14060:	movne	r3, #1
   14064:	bne	1408c <__snprintf_chk@plt+0x2d04>
   14068:	ldr	r0, [pc, #-1316]	; 13b4c <__snprintf_chk@plt+0x27c4>
   1406c:	smull	ip, r0, r0, r3
   14070:	asr	ip, r3, #31
   14074:	rsb	ip, ip, r0, asr #7
   14078:	mov	r0, #400	; 0x190
   1407c:	mul	r0, r0, ip
   14080:	cmp	r3, r0
   14084:	movne	r3, #0
   14088:	moveq	r3, #1
   1408c:	add	r3, r3, #364	; 0x16c
   14090:	add	r3, r3, #1
   14094:	add	r3, r3, lr
   14098:	ldr	r0, [sp, #44]	; 0x2c
   1409c:	sub	r0, r3, r0
   140a0:	add	r0, r0, #380	; 0x17c
   140a4:	add	r0, r0, #2
   140a8:	ldr	ip, [pc, #-1388]	; 13b44 <__snprintf_chk@plt+0x27bc>
   140ac:	smull	ip, lr, ip, r0
   140b0:	add	lr, lr, r0
   140b4:	asr	ip, r0, #31
   140b8:	rsb	ip, ip, lr, asr #2
   140bc:	rsb	ip, ip, ip, lsl #3
   140c0:	sub	ip, r0, ip
   140c4:	sub	ip, r3, ip
   140c8:	add	r9, ip, #3
   140cc:	mvn	lr, #0
   140d0:	b	13fb8 <__snprintf_chk@plt+0x2c30>
   140d4:	ldr	r3, [pc, #-1428]	; 13b48 <__snprintf_chk@plt+0x27c0>
   140d8:	sub	r3, r3, lr
   140dc:	cmp	r6, r3
   140e0:	movge	r3, #0
   140e4:	movlt	r3, #1
   140e8:	str	r3, [sp, #44]	; 0x2c
   140ec:	add	r3, r6, #1888	; 0x760
   140f0:	add	r3, r3, #12
   140f4:	add	r3, r3, lr
   140f8:	mov	lr, #4
   140fc:	b	13614 <__snprintf_chk@plt+0x228c>
   14100:	ldr	r3, [pc, #-1476]	; 13b44 <__snprintf_chk@plt+0x27bc>
   14104:	smull	r1, r3, r3, r9
   14108:	add	r1, r3, r9
   1410c:	asr	r3, r9, #31
   14110:	rsb	r3, r3, r1, asr #2
   14114:	add	r3, r3, #1
   14118:	mov	lr, #2
   1411c:	b	13698 <__snprintf_chk@plt+0x2310>
   14120:	cmp	r2, #69	; 0x45
   14124:	beq	131bc <__snprintf_chk@plt+0x1e34>
   14128:	ldr	ip, [sp, #28]
   1412c:	ldr	r3, [ip, #24]
   14130:	add	r3, r3, #6
   14134:	ldr	r1, [pc, #-1528]	; 13b44 <__snprintf_chk@plt+0x27bc>
   14138:	smull	r0, r1, r1, r3
   1413c:	add	r0, r1, r3
   14140:	asr	r1, r3, #31
   14144:	rsb	r1, r1, r0, asr #2
   14148:	rsb	r1, r1, r1, lsl #3
   1414c:	sub	r1, r3, r1
   14150:	ldr	r3, [ip, #28]
   14154:	sub	r3, r3, r1
   14158:	add	r3, r3, #7
   1415c:	ldr	r1, [pc, #-1568]	; 13b44 <__snprintf_chk@plt+0x27bc>
   14160:	smull	r0, r1, r1, r3
   14164:	add	r1, r1, r3
   14168:	asr	r3, r3, #31
   1416c:	rsb	r3, r3, r1, asr #2
   14170:	mov	lr, #2
   14174:	b	13698 <__snprintf_chk@plt+0x2310>
   14178:	cmp	r2, #69	; 0x45
   1417c:	beq	131bc <__snprintf_chk@plt+0x1e34>
   14180:	ldr	r3, [sp, #28]
   14184:	ldr	r3, [r3, #24]
   14188:	mov	lr, #1
   1418c:	b	13698 <__snprintf_chk@plt+0x2310>
   14190:	cmp	r2, #69	; 0x45
   14194:	beq	14524 <__snprintf_chk@plt+0x319c>
   14198:	cmp	r2, #79	; 0x4f
   1419c:	beq	131bc <__snprintf_chk@plt+0x1e34>
   141a0:	ldr	r3, [sp, #28]
   141a4:	ldr	r3, [r3, #20]
   141a8:	ldr	r1, [pc, #-1640]	; 13b48 <__snprintf_chk@plt+0x27c0>
   141ac:	cmp	r3, r1
   141b0:	movge	r1, #0
   141b4:	movlt	r1, #1
   141b8:	str	r1, [sp, #44]	; 0x2c
   141bc:	add	r3, r3, #1888	; 0x760
   141c0:	add	r3, r3, #12
   141c4:	mov	lr, #4
   141c8:	b	13614 <__snprintf_chk@plt+0x228c>
   141cc:	cmp	r2, #69	; 0x45
   141d0:	beq	1452c <__snprintf_chk@plt+0x31a4>
   141d4:	ldr	r3, [sp, #28]
   141d8:	ldr	r1, [r3, #20]
   141dc:	ldr	r3, [pc, #-1688]	; 13b4c <__snprintf_chk@plt+0x27c4>
   141e0:	smull	r3, r0, r3, r1
   141e4:	asr	r3, r1, #31
   141e8:	rsb	r3, r3, r0, asr #5
   141ec:	mov	r0, #100	; 0x64
   141f0:	mul	r3, r0, r3
   141f4:	subs	r3, r1, r3
   141f8:	bmi	1420c <__snprintf_chk@plt+0x2e84>
   141fc:	mov	r1, #0
   14200:	str	r1, [sp, #44]	; 0x2c
   14204:	mov	lr, #2
   14208:	b	13614 <__snprintf_chk@plt+0x228c>
   1420c:	sub	r0, r0, #2000	; 0x7d0
   14210:	cmp	r1, r0
   14214:	rsblt	r3, r3, #0
   14218:	addge	r3, r3, #100	; 0x64
   1421c:	b	141fc <__snprintf_chk@plt+0x2e74>
   14220:	ldr	r3, [sp, #32]
   14224:	cmp	r6, #0
   14228:	movne	r3, #0
   1422c:	str	r3, [sp, #32]
   14230:	ldr	r0, [sp, #52]	; 0x34
   14234:	bl	1122c <strlen@plt>
   14238:	mov	r8, r0
   1423c:	subs	r3, r5, #45	; 0x2d
   14240:	movne	r3, #1
   14244:	cmp	r7, #0
   14248:	movlt	r3, #0
   1424c:	cmp	r3, #0
   14250:	moveq	r7, #0
   14254:	cmp	r7, r0
   14258:	movcs	r9, r7
   1425c:	movcc	r9, r0
   14260:	mvn	r2, fp
   14264:	cmp	r9, r2
   14268:	bcs	142b8 <__snprintf_chk@plt+0x2f30>
   1426c:	ldr	r2, [sp, #24]
   14270:	cmp	r2, #0
   14274:	beq	14324 <__snprintf_chk@plt+0x2f9c>
   14278:	cmp	r7, r0
   1427c:	bls	142ec <__snprintf_chk@plt+0x2f64>
   14280:	sub	r7, r7, r0
   14284:	cmp	r5, #43	; 0x2b
   14288:	cmpne	r5, #48	; 0x30
   1428c:	beq	142c8 <__snprintf_chk@plt+0x2f40>
   14290:	cmp	r7, #0
   14294:	movne	r5, #0
   14298:	beq	142ec <__snprintf_chk@plt+0x2f64>
   1429c:	ldr	r1, [sp, #24]
   142a0:	mov	r0, #32
   142a4:	bl	1131c <fputc@plt>
   142a8:	add	r5, r5, #1
   142ac:	cmp	r7, r5
   142b0:	bne	1429c <__snprintf_chk@plt+0x2f14>
   142b4:	b	142ec <__snprintf_chk@plt+0x2f64>
   142b8:	mov	r3, #34	; 0x22
   142bc:	ldr	r2, [sp, #36]	; 0x24
   142c0:	str	r3, [r2]
   142c4:	b	12c7c <__snprintf_chk@plt+0x18f4>
   142c8:	cmp	r7, #0
   142cc:	beq	142ec <__snprintf_chk@plt+0x2f64>
   142d0:	mov	r5, #0
   142d4:	ldr	r1, [sp, #24]
   142d8:	mov	r0, #48	; 0x30
   142dc:	bl	1131c <fputc@plt>
   142e0:	add	r5, r5, #1
   142e4:	cmp	r7, r5
   142e8:	bne	142d4 <__snprintf_chk@plt+0x2f4c>
   142ec:	cmp	r6, #0
   142f0:	bne	14314 <__snprintf_chk@plt+0x2f8c>
   142f4:	ldr	r3, [sp, #32]
   142f8:	cmp	r3, #0
   142fc:	beq	1432c <__snprintf_chk@plt+0x2fa4>
   14300:	mov	r2, r8
   14304:	ldr	r1, [sp, #52]	; 0x34
   14308:	ldr	r0, [sp, #24]
   1430c:	bl	12b10 <__snprintf_chk@plt+0x1788>
   14310:	b	14324 <__snprintf_chk@plt+0x2f9c>
   14314:	mov	r2, r8
   14318:	ldr	r1, [sp, #52]	; 0x34
   1431c:	ldr	r0, [sp, #24]
   14320:	bl	12ad0 <__snprintf_chk@plt+0x1748>
   14324:	add	fp, fp, r9
   14328:	b	12c38 <__snprintf_chk@plt+0x18b0>
   1432c:	ldr	r3, [sp, #24]
   14330:	mov	r2, #1
   14334:	mov	r1, r8
   14338:	ldr	r0, [sp, #52]	; 0x34
   1433c:	bl	1113c <fwrite@plt>
   14340:	b	14324 <__snprintf_chk@plt+0x2f9c>
   14344:	add	r1, r4, #2
   14348:	mov	lr, #1
   1434c:	add	lr, lr, #1
   14350:	mov	r0, r1
   14354:	ldrb	r3, [r1], #1
   14358:	cmp	r3, #58	; 0x3a
   1435c:	bne	1319c <__snprintf_chk@plt+0x1e14>
   14360:	b	1434c <__snprintf_chk@plt+0x2fc4>
   14364:	mov	lr, #0
   14368:	ldr	r1, [sp, #28]
   1436c:	ldr	r3, [r1, #32]
   14370:	cmp	r3, #0
   14374:	blt	12c38 <__snprintf_chk@plt+0x18b0>
   14378:	mov	r3, r1
   1437c:	ldr	r1, [r1, #36]	; 0x24
   14380:	cmp	r1, #0
   14384:	movlt	r3, #1
   14388:	blt	143a8 <__snprintf_chk@plt+0x3020>
   1438c:	movne	r3, #0
   14390:	bne	143a8 <__snprintf_chk@plt+0x3020>
   14394:	ldr	r3, [sp, #52]	; 0x34
   14398:	ldrb	r3, [r3]
   1439c:	cmp	r3, #45	; 0x2d
   143a0:	movne	r3, #0
   143a4:	moveq	r3, #1
   143a8:	str	r3, [sp, #44]	; 0x2c
   143ac:	ldr	r3, [pc, #-2148]	; 13b50 <__snprintf_chk@plt+0x27c8>
   143b0:	smull	r0, r3, r3, r1
   143b4:	add	r3, r3, r1
   143b8:	asr	r0, r1, #31
   143bc:	rsb	r6, r0, r3, asr #11
   143c0:	ldr	r3, [pc, #-2164]	; 13b54 <__snprintf_chk@plt+0x27cc>
   143c4:	smull	ip, r3, r3, r1
   143c8:	add	r3, r3, r1
   143cc:	rsb	r3, r0, r3, asr #5
   143d0:	ldr	r0, [pc, #-2180]	; 13b54 <__snprintf_chk@plt+0x27cc>
   143d4:	smull	ip, r0, r0, r3
   143d8:	add	r0, r0, r3
   143dc:	asr	ip, r3, #31
   143e0:	rsb	r0, ip, r0, asr #5
   143e4:	rsb	r0, r0, r0, lsl #4
   143e8:	sub	r0, r3, r0, lsl #2
   143ec:	rsb	r3, r3, r3, lsl #4
   143f0:	sub	r3, r1, r3, lsl #2
   143f4:	cmp	lr, #3
   143f8:	ldrls	pc, [pc, lr, lsl #2]
   143fc:	b	131bc <__snprintf_chk@plt+0x1e34>
   14400:	andeq	r4, r1, r0, lsl r4
   14404:	andeq	r4, r1, r8, lsr #8
   14408:	andeq	r4, r1, r0, asr #8
   1440c:	andeq	r4, r1, r4, ror #8
   14410:	mov	r3, #100	; 0x64
   14414:	mla	r3, r3, r6, r0
   14418:	mov	r0, #0
   1441c:	mov	r9, #1
   14420:	mov	lr, #5
   14424:	b	136a8 <__snprintf_chk@plt+0x2320>
   14428:	mov	r3, #100	; 0x64
   1442c:	mla	r3, r3, r6, r0
   14430:	mov	r0, #4
   14434:	mov	r9, #1
   14438:	mov	lr, #6
   1443c:	b	136a8 <__snprintf_chk@plt+0x2320>
   14440:	mov	r1, #100	; 0x64
   14444:	mul	r0, r1, r0
   14448:	ldr	r1, [pc, #-2296]	; 13b58 <__snprintf_chk@plt+0x27d0>
   1444c:	mla	r0, r1, r6, r0
   14450:	add	r3, r0, r3
   14454:	mov	r0, #20
   14458:	mov	r9, #1
   1445c:	mov	lr, #9
   14460:	b	136a8 <__snprintf_chk@plt+0x2320>
   14464:	cmp	r3, #0
   14468:	bne	14440 <__snprintf_chk@plt+0x30b8>
   1446c:	cmp	r0, #0
   14470:	bne	14428 <__snprintf_chk@plt+0x30a0>
   14474:	mov	r3, r6
   14478:	mov	r9, #1
   1447c:	mov	lr, #3
   14480:	b	136a8 <__snprintf_chk@plt+0x2320>
   14484:	mov	r3, #34	; 0x22
   14488:	ldr	r2, [sp, #36]	; 0x24
   1448c:	str	r3, [r2]
   14490:	b	12c7c <__snprintf_chk@plt+0x18f4>
   14494:	cmp	r6, #0
   14498:	beq	144b8 <__snprintf_chk@plt+0x3130>
   1449c:	mov	r5, #0
   144a0:	ldr	r1, [sp, #24]
   144a4:	mov	r0, #48	; 0x30
   144a8:	bl	1131c <fputc@plt>
   144ac:	add	r5, r5, #1
   144b0:	cmp	r6, r5
   144b4:	bne	144a0 <__snprintf_chk@plt+0x3118>
   144b8:	ldr	r3, [sp, #32]
   144bc:	cmp	r3, #0
   144c0:	beq	144dc <__snprintf_chk@plt+0x3154>
   144c4:	mov	r2, r8
   144c8:	mov	r1, r9
   144cc:	ldr	r0, [sp, #24]
   144d0:	bl	12b10 <__snprintf_chk@plt+0x1788>
   144d4:	add	fp, fp, r7
   144d8:	b	12c38 <__snprintf_chk@plt+0x18b0>
   144dc:	ldr	r3, [sp, #24]
   144e0:	mov	r2, #1
   144e4:	mov	r1, r8
   144e8:	mov	r0, r9
   144ec:	bl	1113c <fwrite@plt>
   144f0:	b	144d4 <__snprintf_chk@plt+0x314c>
   144f4:	mov	fp, #0
   144f8:	ldr	r3, [sp, #36]	; 0x24
   144fc:	ldr	r2, [sp, #56]	; 0x38
   14500:	str	r2, [r3]
   14504:	b	12c80 <__snprintf_chk@plt+0x18f8>
   14508:	mov	r8, #67	; 0x43
   1450c:	mov	r3, #32
   14510:	strb	r3, [sp, #72]	; 0x48
   14514:	mov	r3, #37	; 0x25
   14518:	strb	r3, [sp, #73]	; 0x49
   1451c:	mov	r6, #0
   14520:	b	13478 <__snprintf_chk@plt+0x20f0>
   14524:	mov	r8, #89	; 0x59
   14528:	b	1450c <__snprintf_chk@plt+0x3184>
   1452c:	mov	r8, #121	; 0x79
   14530:	b	1450c <__snprintf_chk@plt+0x3184>
   14534:	mov	r3, #45	; 0x2d
   14538:	str	r3, [sp, #64]	; 0x40
   1453c:	add	r8, sp, #86	; 0x56
   14540:	sub	r3, r8, r6
   14544:	str	r3, [sp, #44]	; 0x2c
   14548:	sub	r8, r7, #1
   1454c:	sub	r8, r8, r3
   14550:	subs	r9, r5, #45	; 0x2d
   14554:	movne	r9, #1
   14558:	cmp	r8, #0
   1455c:	movle	r3, #0
   14560:	andgt	r3, r9, #1
   14564:	cmp	r3, #0
   14568:	moveq	r8, #0
   1456c:	cmp	r5, #95	; 0x5f
   14570:	beq	13790 <__snprintf_chk@plt+0x2408>
   14574:	cmn	fp, #3
   14578:	bhi	137e0 <__snprintf_chk@plt+0x2458>
   1457c:	ldr	r3, [sp, #24]
   14580:	cmp	r3, #0
   14584:	beq	14594 <__snprintf_chk@plt+0x320c>
   14588:	mov	r1, r3
   1458c:	ldr	r0, [sp, #64]	; 0x40
   14590:	bl	1131c <fputc@plt>
   14594:	add	fp, fp, #1
   14598:	sub	r7, r7, #1
   1459c:	ldr	r8, [sp, #44]	; 0x2c
   145a0:	cmp	r7, #0
   145a4:	movlt	r3, #0
   145a8:	andge	r3, r9, #1
   145ac:	cmp	r3, #0
   145b0:	moveq	r7, #0
   145b4:	cmp	r7, r8
   145b8:	movcs	r9, r7
   145bc:	movcc	r9, r8
   145c0:	mvn	r2, fp
   145c4:	cmp	r9, r2
   145c8:	bcs	137f0 <__snprintf_chk@plt+0x2468>
   145cc:	ldr	r2, [sp, #24]
   145d0:	cmp	r2, #0
   145d4:	beq	13840 <__snprintf_chk@plt+0x24b8>
   145d8:	cmp	r7, r8
   145dc:	bls	13824 <__snprintf_chk@plt+0x249c>
   145e0:	sub	r7, r7, r8
   145e4:	cmp	r5, #43	; 0x2b
   145e8:	cmpne	r5, #48	; 0x30
   145ec:	beq	13800 <__snprintf_chk@plt+0x2478>
   145f0:	cmp	r7, #0
   145f4:	movne	r5, #0
   145f8:	beq	13824 <__snprintf_chk@plt+0x249c>
   145fc:	ldr	r1, [sp, #24]
   14600:	mov	r0, #32
   14604:	bl	1131c <fputc@plt>
   14608:	add	r5, r5, #1
   1460c:	cmp	r7, r5
   14610:	bne	145fc <__snprintf_chk@plt+0x3274>
   14614:	b	13824 <__snprintf_chk@plt+0x249c>
   14618:	mov	r3, #43	; 0x2b
   1461c:	str	r3, [sp, #64]	; 0x40
   14620:	b	1453c <__snprintf_chk@plt+0x31b4>
   14624:	cmn	r8, #1
   14628:	beq	13ac4 <__snprintf_chk@plt+0x273c>
   1462c:	mov	fp, #0
   14630:	b	13a98 <__snprintf_chk@plt+0x2710>
   14634:	push	{r4, lr}
   14638:	sub	sp, sp, #32
   1463c:	mov	ip, #0
   14640:	add	lr, sp, #32
   14644:	strb	ip, [lr, #-1]!
   14648:	ldr	r4, [sp, #40]	; 0x28
   1464c:	str	r4, [sp, #16]
   14650:	str	r3, [sp, #12]
   14654:	str	lr, [sp, #8]
   14658:	mvn	r3, #0
   1465c:	str	r3, [sp, #4]
   14660:	str	ip, [sp]
   14664:	mov	r3, ip
   14668:	bl	12b50 <__snprintf_chk@plt+0x17c8>
   1466c:	add	sp, sp, #32
   14670:	pop	{r4, pc}
   14674:	push	{r4, r5, lr}
   14678:	sub	sp, sp, #12
   1467c:	mov	r5, r0
   14680:	bl	11250 <__errno_location@plt>
   14684:	mov	r4, r0
   14688:	ldr	r3, [r0]
   1468c:	str	r3, [sp]
   14690:	str	r3, [sp, #4]
   14694:	mov	r3, #0
   14698:	str	r3, [r0]
   1469c:	mov	r0, r5
   146a0:	bl	11094 <free@plt>
   146a4:	ldr	r3, [r4]
   146a8:	cmp	r3, #0
   146ac:	moveq	r3, #4
   146b0:	movne	r3, #0
   146b4:	add	r2, sp, #8
   146b8:	add	r3, r2, r3
   146bc:	ldr	r3, [r3, #-8]
   146c0:	str	r3, [r4]
   146c4:	add	sp, sp, #12
   146c8:	pop	{r4, r5, pc}
   146cc:	push	{r4, r5, r6, r7, lr}
   146d0:	sub	sp, sp, #12
   146d4:	mov	r4, r0
   146d8:	mov	r6, r2
   146dc:	mov	r7, r3
   146e0:	ldr	r5, [sp, #32]
   146e4:	ldr	r2, [r0, #8]
   146e8:	ldr	r3, [r0, #4]
   146ec:	cmp	r2, r3
   146f0:	beq	14710 <__snprintf_chk@plt+0x3388>
   146f4:	str	r5, [sp]
   146f8:	mov	r2, r6
   146fc:	mov	r3, r7
   14700:	mov	r0, r4
   14704:	bl	112d4 <fseeko64@plt>
   14708:	add	sp, sp, #12
   1470c:	pop	{r4, r5, r6, r7, pc}
   14710:	ldr	r2, [r0, #20]
   14714:	ldr	r3, [r0, #16]
   14718:	cmp	r2, r3
   1471c:	bne	146f4 <__snprintf_chk@plt+0x336c>
   14720:	ldr	r3, [r0, #36]	; 0x24
   14724:	cmp	r3, #0
   14728:	bne	146f4 <__snprintf_chk@plt+0x336c>
   1472c:	bl	112b0 <fileno@plt>
   14730:	str	r5, [sp]
   14734:	mov	r2, r6
   14738:	mov	r3, r7
   1473c:	bl	11148 <lseek64@plt>
   14740:	mvn	r2, #0
   14744:	mvn	r3, #0
   14748:	cmp	r1, r3
   1474c:	cmpeq	r0, r2
   14750:	beq	1476c <__snprintf_chk@plt+0x33e4>
   14754:	ldr	r3, [r4]
   14758:	bic	r3, r3, #16
   1475c:	str	r3, [r4]
   14760:	strd	r0, [r4, #80]	; 0x50
   14764:	mov	r0, #0
   14768:	b	14708 <__snprintf_chk@plt+0x3380>
   1476c:	mvn	r0, #0
   14770:	b	14708 <__snprintf_chk@plt+0x3380>
   14774:	push	{r4, lr}
   14778:	mov	r1, r0
   1477c:	mov	r0, #0
   14780:	bl	110a0 <clock_gettime@plt>
   14784:	pop	{r4, pc}
   14788:	push	{r4, r5, lr}
   1478c:	sub	sp, sp, #12
   14790:	mov	r4, r0
   14794:	mov	r0, sp
   14798:	bl	14774 <__snprintf_chk@plt+0x33ec>
   1479c:	ldm	sp, {r0, r1}
   147a0:	stm	r4, {r0, r1}
   147a4:	mov	r0, r4
   147a8:	add	sp, sp, #12
   147ac:	pop	{r4, r5, pc}
   147b0:	push	{r4, r5, r6, lr}
   147b4:	sub	sp, sp, #16
   147b8:	add	r1, sp, #8
   147bc:	mov	r0, #0
   147c0:	bl	11280 <clock_getres@plt>
   147c4:	ldr	r3, [sp, #12]
   147c8:	ldr	r2, [pc, #140]	; 1485c <__snprintf_chk@plt+0x34d4>
   147cc:	ldr	r4, [sp, #8]
   147d0:	mla	r4, r2, r4, r3
   147d4:	cmp	r4, #1
   147d8:	ble	14850 <__snprintf_chk@plt+0x34c8>
   147dc:	mov	r5, #0
   147e0:	mov	r6, r2
   147e4:	b	14820 <__snprintf_chk@plt+0x3498>
   147e8:	mov	r4, r1
   147ec:	mov	r1, r4
   147f0:	bl	1fc60 <__snprintf_chk@plt+0xe8d8>
   147f4:	mov	r0, r4
   147f8:	cmp	r1, #0
   147fc:	bne	147e8 <__snprintf_chk@plt+0x3460>
   14800:	add	r5, r5, #1
   14804:	cmp	r4, #1
   14808:	movle	r3, #0
   1480c:	movgt	r3, #1
   14810:	cmp	r5, #31
   14814:	movgt	r3, #0
   14818:	cmp	r3, #0
   1481c:	beq	14850 <__snprintf_chk@plt+0x34c8>
   14820:	mov	r0, sp
   14824:	bl	14788 <__snprintf_chk@plt+0x3400>
   14828:	ldr	r3, [sp, #4]
   1482c:	cmp	r3, #0
   14830:	bne	14844 <__snprintf_chk@plt+0x34bc>
   14834:	ldr	r3, [sp]
   14838:	mul	r3, r6, r3
   1483c:	cmp	r3, #0
   14840:	beq	14800 <__snprintf_chk@plt+0x3478>
   14844:	mov	r0, r4
   14848:	mov	r4, r3
   1484c:	b	147ec <__snprintf_chk@plt+0x3464>
   14850:	mov	r0, r4
   14854:	add	sp, sp, #16
   14858:	pop	{r4, r5, r6, pc}
   1485c:	blcc	fe6c7064 <optarg@@GLIBC_2.4+0xfe692ebc>
   14860:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   14864:	mov	r4, r0
   14868:	mov	r5, r1
   1486c:	add	r6, r2, #20
   14870:	mov	r3, #0
   14874:	strb	r3, [r2, #20]
   14878:	cmp	r0, #0
   1487c:	sbcs	r3, r1, #0
   14880:	movlt	r8, #10
   14884:	movlt	r9, #0
   14888:	blt	148e0 <__snprintf_chk@plt+0x3558>
   1488c:	mov	r8, #10
   14890:	mov	r9, #0
   14894:	mov	r2, r8
   14898:	mov	r3, r9
   1489c:	mov	r0, r4
   148a0:	mov	r1, r5
   148a4:	bl	1fc80 <__snprintf_chk@plt+0xe8f8>
   148a8:	add	r2, r2, #48	; 0x30
   148ac:	strb	r2, [r6, #-1]!
   148b0:	mov	r2, r8
   148b4:	mov	r3, r9
   148b8:	mov	r0, r4
   148bc:	mov	r1, r5
   148c0:	bl	1fc80 <__snprintf_chk@plt+0xe8f8>
   148c4:	mov	r4, r0
   148c8:	mov	r5, r1
   148cc:	orrs	r3, r4, r5
   148d0:	bne	14894 <__snprintf_chk@plt+0x350c>
   148d4:	mov	r0, r6
   148d8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   148dc:	mov	r6, r7
   148e0:	sub	r7, r6, #1
   148e4:	mov	r2, r8
   148e8:	mov	r3, r9
   148ec:	mov	r0, r4
   148f0:	mov	r1, r5
   148f4:	bl	1fc80 <__snprintf_chk@plt+0xe8f8>
   148f8:	rsb	r2, r2, #48	; 0x30
   148fc:	strb	r2, [r6, #-1]
   14900:	mov	r2, r8
   14904:	mov	r3, r9
   14908:	mov	r0, r4
   1490c:	mov	r1, r5
   14910:	bl	1fc80 <__snprintf_chk@plt+0xe8f8>
   14914:	mov	r4, r0
   14918:	mov	r5, r1
   1491c:	orrs	r3, r4, r5
   14920:	bne	148dc <__snprintf_chk@plt+0x3554>
   14924:	sub	r6, r6, #2
   14928:	mov	r3, #45	; 0x2d
   1492c:	strb	r3, [r7, #-1]
   14930:	b	148d4 <__snprintf_chk@plt+0x354c>
   14934:	andeq	r0, r0, r0
   14938:	sub	sp, sp, #8
   1493c:	push	{r4, r5, r6, r7, r8, lr}
   14940:	add	r1, sp, #20
   14944:	stmib	r1, {r2, r3}
   14948:	ldrd	r6, [sp, #32]
   1494c:	ldr	r5, [sp, #40]	; 0x28
   14950:	ldr	r3, [r0, #156]	; 0x9c
   14954:	cmp	r3, #0
   14958:	beq	14984 <__snprintf_chk@plt+0x35fc>
   1495c:	ldr	r2, [r0, #48]	; 0x30
   14960:	cmp	r2, #0
   14964:	bne	14984 <__snprintf_chk@plt+0x35fc>
   14968:	ldrb	r2, [r0, #153]	; 0x99
   1496c:	cmp	r2, #0
   14970:	bne	14984 <__snprintf_chk@plt+0x35fc>
   14974:	ldr	r2, [r0, #172]	; 0xac
   14978:	cmp	r5, #2
   1497c:	cmple	r2, #0
   14980:	bne	149d4 <__snprintf_chk@plt+0x364c>
   14984:	mov	r4, r0
   14988:	cmp	r5, #4
   1498c:	bgt	149f8 <__snprintf_chk@plt+0x3670>
   14990:	ldr	r3, [r0, #172]	; 0xac
   14994:	add	r3, r3, #1
   14998:	str	r3, [r0, #172]	; 0xac
   1499c:	cmp	r5, #2
   149a0:	bgt	14a60 <__snprintf_chk@plt+0x36d8>
   149a4:	strd	r6, [r0, #72]	; 0x48
   149a8:	mov	r2, #0
   149ac:	mov	r3, #0
   149b0:	strd	r2, [r0, #80]	; 0x50
   149b4:	mov	r3, #0
   149b8:	str	r3, [r4, #88]	; 0x58
   149bc:	str	r3, [r4, #92]	; 0x5c
   149c0:	mov	r3, #2
   149c4:	str	r3, [r4, #28]
   149c8:	pop	{r4, r5, r6, r7, r8, lr}
   149cc:	add	sp, sp, #8
   149d0:	bx	lr
   149d4:	mov	r3, #1
   149d8:	strb	r3, [r0, #180]	; 0xb4
   149dc:	add	r4, r0, #32
   149e0:	add	ip, sp, #24
   149e4:	ldm	ip!, {r0, r1, r2, r3}
   149e8:	stmia	r4!, {r0, r1, r2, r3}
   149ec:	ldm	ip, {r0, r1}
   149f0:	stm	r4, {r0, r1}
   149f4:	b	149c8 <__snprintf_chk@plt+0x3640>
   149f8:	add	r3, r3, #1
   149fc:	str	r3, [r0, #156]	; 0x9c
   14a00:	mov	r2, #100	; 0x64
   14a04:	mov	r3, #0
   14a08:	mov	r0, r6
   14a0c:	mov	r1, r7
   14a10:	bl	1fc80 <__snprintf_chk@plt+0xe8f8>
   14a14:	strd	r2, [r4, #64]	; 0x40
   14a18:	mov	r2, #100	; 0x64
   14a1c:	mov	r3, #0
   14a20:	mov	r0, r6
   14a24:	mov	r1, r7
   14a28:	bl	1fc80 <__snprintf_chk@plt+0xe8f8>
   14a2c:	mov	r2, #100	; 0x64
   14a30:	mov	r3, #0
   14a34:	bl	1fc80 <__snprintf_chk@plt+0xe8f8>
   14a38:	strd	r2, [r4, #56]	; 0x38
   14a3c:	ldr	r2, [pc, #80]	; 14a94 <__snprintf_chk@plt+0x370c>
   14a40:	mov	r3, #0
   14a44:	mov	r0, r6
   14a48:	mov	r1, r7
   14a4c:	bl	1fc80 <__snprintf_chk@plt+0xe8f8>
   14a50:	strd	r0, [r4, #40]	; 0x28
   14a54:	sub	r5, r5, #4
   14a58:	str	r5, [r4, #48]	; 0x30
   14a5c:	b	149c8 <__snprintf_chk@plt+0x3640>
   14a60:	mov	r2, #100	; 0x64
   14a64:	mov	r3, #0
   14a68:	mov	r0, r6
   14a6c:	mov	r1, r7
   14a70:	bl	1fc80 <__snprintf_chk@plt+0xe8f8>
   14a74:	strd	r0, [r4, #72]	; 0x48
   14a78:	mov	r2, #100	; 0x64
   14a7c:	mov	r3, #0
   14a80:	mov	r0, r6
   14a84:	mov	r1, r7
   14a88:	bl	1fc80 <__snprintf_chk@plt+0xe8f8>
   14a8c:	strd	r2, [r4, #80]	; 0x50
   14a90:	b	149b4 <__snprintf_chk@plt+0x362c>
   14a94:	andeq	r2, r0, r0, lsl r7
   14a98:	sub	sp, sp, #8
   14a9c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14aa0:	sub	sp, sp, #28
   14aa4:	add	r1, sp, #60	; 0x3c
   14aa8:	stmib	r1, {r2, r3}
   14aac:	ldrd	r6, [sp, #64]	; 0x40
   14ab0:	ldrd	r2, [sp, #72]	; 0x48
   14ab4:	strd	r2, [sp]
   14ab8:	ldrd	r2, [sp, #80]	; 0x50
   14abc:	strd	r2, [sp, #8]
   14ac0:	ldrd	r2, [sp, #88]	; 0x58
   14ac4:	strd	r2, [sp, #16]
   14ac8:	ldrd	sl, [sp, #96]	; 0x60
   14acc:	ldrd	r8, [sp, #104]	; 0x68
   14ad0:	ldr	ip, [sp, #112]	; 0x70
   14ad4:	ldr	r1, [sp, #120]	; 0x78
   14ad8:	cmp	r1, #0
   14adc:	blt	14da0 <__snprintf_chk@plt+0x3a18>
   14ae0:	cmp	ip, #0
   14ae4:	blt	1518c <__snprintf_chk@plt+0x3e04>
   14ae8:	ldr	lr, [r0, #144]	; 0x90
   14aec:	cmp	lr, #0
   14af0:	blt	151a4 <__snprintf_chk@plt+0x3e1c>
   14af4:	mvn	r1, #-2147483648	; 0x80000000
   14af8:	sub	r1, r1, ip
   14afc:	cmp	lr, r1
   14b00:	movle	r1, #0
   14b04:	movgt	r1, #1
   14b08:	cmp	r1, #0
   14b0c:	ldr	r1, [r0, #144]	; 0x90
   14b10:	add	ip, r1, ip
   14b14:	str	ip, [r0, #144]	; 0x90
   14b18:	movne	r1, #1
   14b1c:	moveq	r1, #0
   14b20:	cmp	r8, #0
   14b24:	sbcs	r3, r9, #0
   14b28:	blt	151b8 <__snprintf_chk@plt+0x3e30>
   14b2c:	ldrd	r4, [r0, #136]	; 0x88
   14b30:	cmp	r4, #0
   14b34:	sbcs	r3, r5, #0
   14b38:	blt	151e0 <__snprintf_chk@plt+0x3e58>
   14b3c:	mvn	r2, #0
   14b40:	mvn	r3, #-2147483648	; 0x80000000
   14b44:	subs	r2, r2, r8
   14b48:	sbc	r3, r3, r9
   14b4c:	cmp	r2, r4
   14b50:	sbcs	r3, r3, r5
   14b54:	movlt	ip, #1
   14b58:	movge	ip, #0
   14b5c:	cmp	ip, #0
   14b60:	beq	15208 <__snprintf_chk@plt+0x3e80>
   14b64:	ldrd	r4, [r0, #136]	; 0x88
   14b68:	adds	r2, r8, r4
   14b6c:	adc	r3, r9, r5
   14b70:	strd	r2, [r0, #136]	; 0x88
   14b74:	mov	r3, #1
   14b78:	orr	r1, r1, r3
   14b7c:	cmp	sl, #0
   14b80:	sbcs	r3, fp, #0
   14b84:	blt	15220 <__snprintf_chk@plt+0x3e98>
   14b88:	ldrd	r8, [r0, #128]	; 0x80
   14b8c:	cmp	r8, #0
   14b90:	sbcs	r3, r9, #0
   14b94:	blt	15248 <__snprintf_chk@plt+0x3ec0>
   14b98:	mvn	r4, #0
   14b9c:	mvn	r5, #-2147483648	; 0x80000000
   14ba0:	subs	r2, r4, sl
   14ba4:	sbc	r3, r5, fp
   14ba8:	cmp	r2, r8
   14bac:	sbcs	r3, r3, r9
   14bb0:	movlt	r3, #1
   14bb4:	movge	r3, #0
   14bb8:	cmp	r3, #0
   14bbc:	beq	1526c <__snprintf_chk@plt+0x3ee4>
   14bc0:	ldrd	r2, [r0, #128]	; 0x80
   14bc4:	adds	r8, sl, r2
   14bc8:	adc	r9, fp, r3
   14bcc:	strd	r8, [r0, #128]	; 0x80
   14bd0:	mov	r3, #1
   14bd4:	orr	r1, r3, r1
   14bd8:	ldrd	r2, [sp, #16]
   14bdc:	cmp	r2, #0
   14be0:	sbcs	r3, r3, #0
   14be4:	blt	15284 <__snprintf_chk@plt+0x3efc>
   14be8:	ldrd	r8, [r0, #120]	; 0x78
   14bec:	cmp	r8, #0
   14bf0:	sbcs	r3, r9, #0
   14bf4:	blt	152b0 <__snprintf_chk@plt+0x3f28>
   14bf8:	mvn	r4, #0
   14bfc:	mvn	r5, #-2147483648	; 0x80000000
   14c00:	ldrd	r2, [sp, #16]
   14c04:	subs	r2, r4, r2
   14c08:	sbc	r3, r5, r3
   14c0c:	cmp	r2, r8
   14c10:	sbcs	r3, r3, r9
   14c14:	movlt	r3, #1
   14c18:	movge	r3, #0
   14c1c:	cmp	r3, #0
   14c20:	beq	152d8 <__snprintf_chk@plt+0x3f50>
   14c24:	ldrd	r2, [r0, #120]	; 0x78
   14c28:	ldrd	sl, [sp, #16]
   14c2c:	adds	sl, sl, r2
   14c30:	adc	fp, fp, r3
   14c34:	strd	sl, [r0, #120]	; 0x78
   14c38:	mov	r3, #1
   14c3c:	orr	r1, r3, r1
   14c40:	ldrd	r2, [sp, #8]
   14c44:	cmp	r2, #0
   14c48:	sbcs	r3, r3, #0
   14c4c:	blt	152f4 <__snprintf_chk@plt+0x3f6c>
   14c50:	ldrd	r8, [r0, #112]	; 0x70
   14c54:	cmp	r8, #0
   14c58:	sbcs	r3, r9, #0
   14c5c:	blt	15328 <__snprintf_chk@plt+0x3fa0>
   14c60:	mvn	r4, #0
   14c64:	mvn	r5, #-2147483648	; 0x80000000
   14c68:	ldrd	r2, [sp, #8]
   14c6c:	subs	r2, r4, r2
   14c70:	sbc	r3, r5, r3
   14c74:	cmp	r2, r8
   14c78:	sbcs	r3, r3, r9
   14c7c:	movlt	r3, #1
   14c80:	movge	r3, #0
   14c84:	cmp	r3, #0
   14c88:	beq	15350 <__snprintf_chk@plt+0x3fc8>
   14c8c:	ldrd	r2, [r0, #112]	; 0x70
   14c90:	ldrd	r4, [sp, #8]
   14c94:	adds	r4, r4, r2
   14c98:	adc	r5, r5, r3
   14c9c:	mov	r2, r4
   14ca0:	mov	r3, r5
   14ca4:	strd	r2, [r0, #112]	; 0x70
   14ca8:	mov	r3, #1
   14cac:	orr	r1, r3, r1
   14cb0:	ldrd	r2, [sp]
   14cb4:	cmp	r2, #0
   14cb8:	sbcs	r3, r3, #0
   14cbc:	blt	15374 <__snprintf_chk@plt+0x3fec>
   14cc0:	ldrd	r8, [r0, #104]	; 0x68
   14cc4:	cmp	r8, #0
   14cc8:	sbcs	r3, r9, #0
   14ccc:	blt	153a8 <__snprintf_chk@plt+0x4020>
   14cd0:	mvn	r4, #0
   14cd4:	mvn	r5, #-2147483648	; 0x80000000
   14cd8:	ldrd	r2, [sp]
   14cdc:	subs	r2, r4, r2
   14ce0:	sbc	r3, r5, r3
   14ce4:	cmp	r2, r8
   14ce8:	sbcs	r3, r3, r9
   14cec:	movlt	r3, #1
   14cf0:	movge	r3, #0
   14cf4:	cmp	r3, #0
   14cf8:	beq	153d0 <__snprintf_chk@plt+0x4048>
   14cfc:	ldrd	r2, [r0, #104]	; 0x68
   14d00:	ldrd	r4, [sp]
   14d04:	adds	r4, r4, r2
   14d08:	adc	r5, r5, r3
   14d0c:	mov	r2, r4
   14d10:	mov	r3, r5
   14d14:	strd	r2, [r0, #104]	; 0x68
   14d18:	mov	ip, #1
   14d1c:	orr	ip, ip, r1
   14d20:	cmp	r6, #0
   14d24:	sbcs	r3, r7, #0
   14d28:	blt	153f4 <__snprintf_chk@plt+0x406c>
   14d2c:	ldrd	r8, [r0, #96]	; 0x60
   14d30:	cmp	r8, #0
   14d34:	sbcs	r3, r9, #0
   14d38:	blt	1541c <__snprintf_chk@plt+0x4094>
   14d3c:	mvn	r4, #0
   14d40:	mvn	r5, #-2147483648	; 0x80000000
   14d44:	subs	r2, r4, r6
   14d48:	sbc	r3, r5, r7
   14d4c:	cmp	r2, r8
   14d50:	sbcs	r3, r3, r9
   14d54:	movlt	r3, #1
   14d58:	movge	r3, #0
   14d5c:	cmp	r3, #0
   14d60:	beq	15440 <__snprintf_chk@plt+0x40b8>
   14d64:	ldrd	r2, [r0, #96]	; 0x60
   14d68:	adds	r4, r2, r6
   14d6c:	adc	r5, r3, r7
   14d70:	strd	r4, [r0, #96]	; 0x60
   14d74:	mov	r1, #1
   14d78:	orr	r1, r1, ip
   14d7c:	cmp	r1, #0
   14d80:	moveq	r3, #1
   14d84:	strbeq	r3, [r0, #153]	; 0x99
   14d88:	moveq	r0, r3
   14d8c:	movne	r0, #0
   14d90:	add	sp, sp, #28
   14d94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14d98:	add	sp, sp, #8
   14d9c:	bx	lr
   14da0:	ldr	r1, [r0, #144]	; 0x90
   14da4:	mvn	lr, r1
   14da8:	lsr	lr, lr, #31
   14dac:	cmp	lr, ip, lsr #31
   14db0:	beq	14dc4 <__snprintf_chk@plt+0x3a3c>
   14db4:	sub	ip, r1, ip
   14db8:	str	ip, [r0, #144]	; 0x90
   14dbc:	mov	r1, #0
   14dc0:	b	14df0 <__snprintf_chk@plt+0x3a68>
   14dc4:	cmp	r1, #0
   14dc8:	blt	14e18 <__snprintf_chk@plt+0x3a90>
   14dcc:	sub	lr, ip, #-2147483647	; 0x80000001
   14dd0:	cmp	r1, lr
   14dd4:	movle	lr, #0
   14dd8:	movgt	lr, #1
   14ddc:	cmp	lr, #0
   14de0:	beq	14db4 <__snprintf_chk@plt+0x3a2c>
   14de4:	sub	ip, r1, ip
   14de8:	str	ip, [r0, #144]	; 0x90
   14dec:	mov	r1, #1
   14df0:	ldrd	r4, [r0, #136]	; 0x88
   14df4:	mvn	ip, r5
   14df8:	lsr	ip, ip, #31
   14dfc:	cmp	ip, r9, lsr #31
   14e00:	beq	14e2c <__snprintf_chk@plt+0x3aa4>
   14e04:	subs	r2, r4, r8
   14e08:	sbc	r3, r5, r9
   14e0c:	strd	r2, [r0, #136]	; 0x88
   14e10:	mov	r3, #0
   14e14:	b	14e68 <__snprintf_chk@plt+0x3ae0>
   14e18:	add	lr, r1, #-2147483648	; 0x80000000
   14e1c:	cmp	lr, ip
   14e20:	movge	lr, #0
   14e24:	movlt	lr, #1
   14e28:	b	14ddc <__snprintf_chk@plt+0x3a54>
   14e2c:	cmp	r4, #0
   14e30:	sbcs	r3, r5, #0
   14e34:	blt	14e9c <__snprintf_chk@plt+0x3b14>
   14e38:	subs	r2, r8, #1
   14e3c:	sbc	r3, r9, #-2147483648	; 0x80000000
   14e40:	cmp	r2, r4
   14e44:	sbcs	r3, r3, r5
   14e48:	movlt	ip, #1
   14e4c:	movge	ip, #0
   14e50:	cmp	ip, #0
   14e54:	beq	14e04 <__snprintf_chk@plt+0x3a7c>
   14e58:	subs	r2, r4, r8
   14e5c:	sbc	r3, r5, r9
   14e60:	strd	r2, [r0, #136]	; 0x88
   14e64:	mov	r3, #1
   14e68:	orr	r1, r1, r3
   14e6c:	ldrd	r2, [r0, #128]	; 0x80
   14e70:	mvn	ip, r3
   14e74:	lsr	ip, ip, #31
   14e78:	cmp	ip, fp, lsr #31
   14e7c:	beq	14eb8 <__snprintf_chk@plt+0x3b30>
   14e80:	subs	r2, r2, sl
   14e84:	sbc	r3, r3, fp
   14e88:	mov	r8, r2
   14e8c:	mov	r9, r3
   14e90:	strd	r8, [r0, #128]	; 0x80
   14e94:	mov	r3, #0
   14e98:	b	14efc <__snprintf_chk@plt+0x3b74>
   14e9c:	adds	r2, r4, #0
   14ea0:	adc	r3, r5, #-2147483648	; 0x80000000
   14ea4:	cmp	r2, r8
   14ea8:	sbcs	r3, r3, r9
   14eac:	movlt	ip, #1
   14eb0:	movge	ip, #0
   14eb4:	b	14e50 <__snprintf_chk@plt+0x3ac8>
   14eb8:	cmp	r2, #0
   14ebc:	sbcs	ip, r3, #0
   14ec0:	blt	14f30 <__snprintf_chk@plt+0x3ba8>
   14ec4:	subs	r4, sl, #1
   14ec8:	sbc	r5, fp, #-2147483648	; 0x80000000
   14ecc:	cmp	r4, r2
   14ed0:	sbcs	ip, r5, r3
   14ed4:	movlt	ip, #1
   14ed8:	movge	ip, #0
   14edc:	cmp	ip, #0
   14ee0:	beq	14e80 <__snprintf_chk@plt+0x3af8>
   14ee4:	subs	r2, r2, sl
   14ee8:	sbc	r3, r3, fp
   14eec:	mov	r8, r2
   14ef0:	mov	r9, r3
   14ef4:	strd	r8, [r0, #128]	; 0x80
   14ef8:	mov	r3, #1
   14efc:	orr	r1, r3, r1
   14f00:	ldrd	r2, [r0, #120]	; 0x78
   14f04:	mvn	ip, r3
   14f08:	lsr	ip, ip, #31
   14f0c:	ldr	lr, [sp, #20]
   14f10:	cmp	ip, lr, lsr #31
   14f14:	beq	14f4c <__snprintf_chk@plt+0x3bc4>
   14f18:	ldrd	sl, [sp, #16]
   14f1c:	subs	sl, r2, sl
   14f20:	sbc	fp, r3, fp
   14f24:	strd	sl, [r0, #120]	; 0x78
   14f28:	mov	r3, #0
   14f2c:	b	14f90 <__snprintf_chk@plt+0x3c08>
   14f30:	adds	r4, r2, #0
   14f34:	adc	r5, r3, #-2147483648	; 0x80000000
   14f38:	cmp	r4, sl
   14f3c:	sbcs	ip, r5, fp
   14f40:	movlt	ip, #1
   14f44:	movge	ip, #0
   14f48:	b	14edc <__snprintf_chk@plt+0x3b54>
   14f4c:	cmp	r2, #0
   14f50:	sbcs	ip, r3, #0
   14f54:	blt	14fcc <__snprintf_chk@plt+0x3c44>
   14f58:	ldrd	r4, [sp, #16]
   14f5c:	subs	r4, r4, #1
   14f60:	sbc	r5, r5, #-2147483648	; 0x80000000
   14f64:	cmp	r4, r2
   14f68:	sbcs	ip, r5, r3
   14f6c:	movlt	ip, #1
   14f70:	movge	ip, #0
   14f74:	cmp	ip, #0
   14f78:	beq	14f18 <__snprintf_chk@plt+0x3b90>
   14f7c:	ldrd	sl, [sp, #16]
   14f80:	subs	sl, r2, sl
   14f84:	sbc	fp, r3, fp
   14f88:	strd	sl, [r0, #120]	; 0x78
   14f8c:	mov	r3, #1
   14f90:	orr	r1, r3, r1
   14f94:	ldrd	r2, [r0, #112]	; 0x70
   14f98:	mvn	ip, r3
   14f9c:	lsr	ip, ip, #31
   14fa0:	ldr	lr, [sp, #12]
   14fa4:	cmp	ip, lr, lsr #31
   14fa8:	beq	14fec <__snprintf_chk@plt+0x3c64>
   14fac:	ldrd	r4, [sp, #8]
   14fb0:	subs	r4, r2, r4
   14fb4:	sbc	r5, r3, r5
   14fb8:	mov	r2, r4
   14fbc:	mov	r3, r5
   14fc0:	strd	r2, [r0, #112]	; 0x70
   14fc4:	mov	ip, #0
   14fc8:	b	15038 <__snprintf_chk@plt+0x3cb0>
   14fcc:	adds	r4, r2, #0
   14fd0:	adc	r5, r3, #-2147483648	; 0x80000000
   14fd4:	ldrd	r8, [sp, #16]
   14fd8:	cmp	r4, r8
   14fdc:	sbcs	ip, r5, r9
   14fe0:	movlt	ip, #1
   14fe4:	movge	ip, #0
   14fe8:	b	14f74 <__snprintf_chk@plt+0x3bec>
   14fec:	cmp	r2, #0
   14ff0:	sbcs	ip, r3, #0
   14ff4:	blt	15074 <__snprintf_chk@plt+0x3cec>
   14ff8:	ldrd	r4, [sp, #8]
   14ffc:	subs	r4, r4, #1
   15000:	sbc	r5, r5, #-2147483648	; 0x80000000
   15004:	cmp	r4, r2
   15008:	sbcs	ip, r5, r3
   1500c:	movlt	ip, #1
   15010:	movge	ip, #0
   15014:	cmp	ip, #0
   15018:	beq	14fac <__snprintf_chk@plt+0x3c24>
   1501c:	ldrd	r4, [sp, #8]
   15020:	subs	r4, r2, r4
   15024:	sbc	r5, r3, r5
   15028:	mov	r2, r4
   1502c:	mov	r3, r5
   15030:	strd	r2, [r0, #112]	; 0x70
   15034:	mov	ip, #1
   15038:	orr	r1, ip, r1
   1503c:	ldrd	r2, [r0, #104]	; 0x68
   15040:	mvn	ip, r3
   15044:	lsr	ip, ip, #31
   15048:	ldr	lr, [sp, #4]
   1504c:	cmp	ip, lr, lsr #31
   15050:	beq	15094 <__snprintf_chk@plt+0x3d0c>
   15054:	ldrd	r4, [sp]
   15058:	subs	r4, r2, r4
   1505c:	sbc	r5, r3, r5
   15060:	mov	r2, r4
   15064:	mov	r3, r5
   15068:	strd	r2, [r0, #104]	; 0x68
   1506c:	mov	ip, #0
   15070:	b	150e0 <__snprintf_chk@plt+0x3d58>
   15074:	adds	r4, r2, #0
   15078:	adc	r5, r3, #-2147483648	; 0x80000000
   1507c:	ldrd	r8, [sp, #8]
   15080:	cmp	r4, r8
   15084:	sbcs	ip, r5, r9
   15088:	movlt	ip, #1
   1508c:	movge	ip, #0
   15090:	b	15014 <__snprintf_chk@plt+0x3c8c>
   15094:	cmp	r2, #0
   15098:	sbcs	ip, r3, #0
   1509c:	blt	1510c <__snprintf_chk@plt+0x3d84>
   150a0:	ldrd	r4, [sp]
   150a4:	subs	r4, r4, #1
   150a8:	sbc	r5, r5, #-2147483648	; 0x80000000
   150ac:	cmp	r4, r2
   150b0:	sbcs	ip, r5, r3
   150b4:	movlt	ip, #1
   150b8:	movge	ip, #0
   150bc:	cmp	ip, #0
   150c0:	beq	15054 <__snprintf_chk@plt+0x3ccc>
   150c4:	ldrd	r4, [sp]
   150c8:	subs	r4, r2, r4
   150cc:	sbc	r5, r3, r5
   150d0:	mov	r2, r4
   150d4:	mov	r3, r5
   150d8:	strd	r2, [r0, #104]	; 0x68
   150dc:	mov	ip, #1
   150e0:	orr	ip, ip, r1
   150e4:	ldrd	r8, [r0, #96]	; 0x60
   150e8:	mvn	r1, r9
   150ec:	lsr	r1, r1, #31
   150f0:	cmp	r1, r7, lsr #31
   150f4:	beq	1512c <__snprintf_chk@plt+0x3da4>
   150f8:	subs	r2, r8, r6
   150fc:	sbc	r3, r9, r7
   15100:	strd	r2, [r0, #96]	; 0x60
   15104:	mov	r1, #0
   15108:	b	15168 <__snprintf_chk@plt+0x3de0>
   1510c:	adds	r4, r2, #0
   15110:	adc	r5, r3, #-2147483648	; 0x80000000
   15114:	ldrd	r8, [sp]
   15118:	cmp	r4, r8
   1511c:	sbcs	ip, r5, r9
   15120:	movlt	ip, #1
   15124:	movge	ip, #0
   15128:	b	150bc <__snprintf_chk@plt+0x3d34>
   1512c:	cmp	r8, #0
   15130:	sbcs	r3, r9, #0
   15134:	blt	15170 <__snprintf_chk@plt+0x3de8>
   15138:	subs	r4, r6, #1
   1513c:	sbc	r5, r7, #-2147483648	; 0x80000000
   15140:	cmp	r4, r8
   15144:	sbcs	r3, r5, r9
   15148:	movlt	r1, #1
   1514c:	movge	r1, #0
   15150:	cmp	r1, #0
   15154:	beq	150f8 <__snprintf_chk@plt+0x3d70>
   15158:	subs	r2, r8, r6
   1515c:	sbc	r3, r9, r7
   15160:	strd	r2, [r0, #96]	; 0x60
   15164:	mov	r1, #1
   15168:	orr	r1, r1, ip
   1516c:	b	14d7c <__snprintf_chk@plt+0x39f4>
   15170:	adds	r4, r8, #0
   15174:	adc	r5, r9, #-2147483648	; 0x80000000
   15178:	cmp	r4, r6
   1517c:	sbcs	r3, r5, r7
   15180:	movlt	r1, #1
   15184:	movge	r1, #0
   15188:	b	15150 <__snprintf_chk@plt+0x3dc8>
   1518c:	rsb	r1, ip, #-2147483648	; 0x80000000
   15190:	ldr	lr, [r0, #144]	; 0x90
   15194:	cmp	lr, r1
   15198:	movge	r1, #0
   1519c:	movlt	r1, #1
   151a0:	b	14b08 <__snprintf_chk@plt+0x3780>
   151a4:	rsb	r1, lr, #-2147483648	; 0x80000000
   151a8:	cmp	ip, r1
   151ac:	movge	r1, #0
   151b0:	movlt	r1, #1
   151b4:	b	14b08 <__snprintf_chk@plt+0x3780>
   151b8:	mov	r4, #0
   151bc:	mov	r5, #-2147483648	; 0x80000000
   151c0:	subs	r4, r4, r8
   151c4:	sbc	r5, r5, r9
   151c8:	ldrd	r2, [r0, #136]	; 0x88
   151cc:	cmp	r2, r4
   151d0:	sbcs	r3, r3, r5
   151d4:	movlt	ip, #1
   151d8:	movge	ip, #0
   151dc:	b	14b5c <__snprintf_chk@plt+0x37d4>
   151e0:	mov	r2, #0
   151e4:	mov	r3, #-2147483648	; 0x80000000
   151e8:	subs	r2, r2, r4
   151ec:	sbc	r3, r3, r5
   151f0:	mov	r5, r3
   151f4:	cmp	r8, r2
   151f8:	sbcs	r3, r9, r5
   151fc:	movlt	ip, #1
   15200:	movge	ip, #0
   15204:	b	14b5c <__snprintf_chk@plt+0x37d4>
   15208:	ldrd	r4, [r0, #136]	; 0x88
   1520c:	adds	r2, r8, r4
   15210:	adc	r3, r9, r5
   15214:	strd	r2, [r0, #136]	; 0x88
   15218:	mov	r3, #0
   1521c:	b	14b78 <__snprintf_chk@plt+0x37f0>
   15220:	mov	r4, #0
   15224:	mov	r5, #-2147483648	; 0x80000000
   15228:	subs	r4, r4, sl
   1522c:	sbc	r5, r5, fp
   15230:	ldrd	r2, [r0, #128]	; 0x80
   15234:	cmp	r2, r4
   15238:	sbcs	r3, r3, r5
   1523c:	movlt	r3, #1
   15240:	movge	r3, #0
   15244:	b	14bb8 <__snprintf_chk@plt+0x3830>
   15248:	mov	r4, #0
   1524c:	mov	r5, #-2147483648	; 0x80000000
   15250:	subs	r2, r4, r8
   15254:	sbc	r3, r5, r9
   15258:	cmp	sl, r2
   1525c:	sbcs	r3, fp, r3
   15260:	movlt	r3, #1
   15264:	movge	r3, #0
   15268:	b	14bb8 <__snprintf_chk@plt+0x3830>
   1526c:	ldrd	r2, [r0, #128]	; 0x80
   15270:	adds	r8, sl, r2
   15274:	adc	r9, fp, r3
   15278:	strd	r8, [r0, #128]	; 0x80
   1527c:	mov	r3, #0
   15280:	b	14bd4 <__snprintf_chk@plt+0x384c>
   15284:	mov	r4, #0
   15288:	mov	r5, #-2147483648	; 0x80000000
   1528c:	ldrd	r8, [sp, #16]
   15290:	subs	r8, r4, r8
   15294:	sbc	r9, r5, r9
   15298:	ldrd	r2, [r0, #120]	; 0x78
   1529c:	cmp	r2, r8
   152a0:	sbcs	r3, r3, r9
   152a4:	movlt	r3, #1
   152a8:	movge	r3, #0
   152ac:	b	14c1c <__snprintf_chk@plt+0x3894>
   152b0:	mov	r4, #0
   152b4:	mov	r5, #-2147483648	; 0x80000000
   152b8:	subs	r2, r4, r8
   152bc:	sbc	r3, r5, r9
   152c0:	ldrd	r4, [sp, #16]
   152c4:	cmp	r4, r2
   152c8:	sbcs	r3, r5, r3
   152cc:	movlt	r3, #1
   152d0:	movge	r3, #0
   152d4:	b	14c1c <__snprintf_chk@plt+0x3894>
   152d8:	ldrd	r2, [r0, #120]	; 0x78
   152dc:	ldrd	sl, [sp, #16]
   152e0:	adds	sl, sl, r2
   152e4:	adc	fp, fp, r3
   152e8:	strd	sl, [r0, #120]	; 0x78
   152ec:	mov	r3, #0
   152f0:	b	14c3c <__snprintf_chk@plt+0x38b4>
   152f4:	mov	r4, #0
   152f8:	mov	r5, #-2147483648	; 0x80000000
   152fc:	ldrd	r2, [sp, #8]
   15300:	subs	r2, r4, r2
   15304:	sbc	r3, r5, r3
   15308:	mov	r4, r2
   1530c:	mov	r5, r3
   15310:	ldrd	r2, [r0, #112]	; 0x70
   15314:	cmp	r2, r4
   15318:	sbcs	r3, r3, r5
   1531c:	movlt	r3, #1
   15320:	movge	r3, #0
   15324:	b	14c84 <__snprintf_chk@plt+0x38fc>
   15328:	mov	r4, #0
   1532c:	mov	r5, #-2147483648	; 0x80000000
   15330:	subs	r2, r4, r8
   15334:	sbc	r3, r5, r9
   15338:	ldrd	r4, [sp, #8]
   1533c:	cmp	r4, r2
   15340:	sbcs	r3, r5, r3
   15344:	movlt	r3, #1
   15348:	movge	r3, #0
   1534c:	b	14c84 <__snprintf_chk@plt+0x38fc>
   15350:	ldrd	r2, [r0, #112]	; 0x70
   15354:	ldrd	r4, [sp, #8]
   15358:	adds	r4, r4, r2
   1535c:	adc	r5, r5, r3
   15360:	mov	r2, r4
   15364:	mov	r3, r5
   15368:	strd	r2, [r0, #112]	; 0x70
   1536c:	mov	r3, #0
   15370:	b	14cac <__snprintf_chk@plt+0x3924>
   15374:	mov	r4, #0
   15378:	mov	r5, #-2147483648	; 0x80000000
   1537c:	ldrd	r2, [sp]
   15380:	subs	r2, r4, r2
   15384:	sbc	r3, r5, r3
   15388:	mov	r4, r2
   1538c:	mov	r5, r3
   15390:	ldrd	r2, [r0, #104]	; 0x68
   15394:	cmp	r2, r4
   15398:	sbcs	r3, r3, r5
   1539c:	movlt	r3, #1
   153a0:	movge	r3, #0
   153a4:	b	14cf4 <__snprintf_chk@plt+0x396c>
   153a8:	mov	r4, #0
   153ac:	mov	r5, #-2147483648	; 0x80000000
   153b0:	subs	r2, r4, r8
   153b4:	sbc	r3, r5, r9
   153b8:	ldrd	r4, [sp]
   153bc:	cmp	r4, r2
   153c0:	sbcs	r3, r5, r3
   153c4:	movlt	r3, #1
   153c8:	movge	r3, #0
   153cc:	b	14cf4 <__snprintf_chk@plt+0x396c>
   153d0:	ldrd	r2, [r0, #104]	; 0x68
   153d4:	ldrd	r4, [sp]
   153d8:	adds	r4, r4, r2
   153dc:	adc	r5, r5, r3
   153e0:	mov	r2, r4
   153e4:	mov	r3, r5
   153e8:	strd	r2, [r0, #104]	; 0x68
   153ec:	mov	ip, #0
   153f0:	b	14d1c <__snprintf_chk@plt+0x3994>
   153f4:	mov	r4, #0
   153f8:	mov	r5, #-2147483648	; 0x80000000
   153fc:	subs	r4, r4, r6
   15400:	sbc	r5, r5, r7
   15404:	ldrd	r2, [r0, #96]	; 0x60
   15408:	cmp	r2, r4
   1540c:	sbcs	r3, r3, r5
   15410:	movlt	r3, #1
   15414:	movge	r3, #0
   15418:	b	14d5c <__snprintf_chk@plt+0x39d4>
   1541c:	mov	r4, #0
   15420:	mov	r5, #-2147483648	; 0x80000000
   15424:	subs	r2, r4, r8
   15428:	sbc	r3, r5, r9
   1542c:	cmp	r6, r2
   15430:	sbcs	r3, r7, r3
   15434:	movlt	r3, #1
   15438:	movge	r3, #0
   1543c:	b	14d5c <__snprintf_chk@plt+0x39d4>
   15440:	ldrd	r2, [r0, #96]	; 0x60
   15444:	adds	r4, r2, r6
   15448:	adc	r5, r3, r7
   1544c:	strd	r4, [r0, #96]	; 0x60
   15450:	mov	r1, #0
   15454:	b	14d78 <__snprintf_chk@plt+0x39f0>
   15458:	sub	sp, sp, #8
   1545c:	push	{r4, r5, r6, r7, r8, lr}
   15460:	mov	r8, r0
   15464:	add	r1, sp, #20
   15468:	stmib	r1, {r2, r3}
   1546c:	ldrd	r6, [sp, #48]	; 0x30
   15470:	ldrd	r4, [sp, #32]
   15474:	lsr	r3, r7, #31
   15478:	ldr	r2, [sp, #40]	; 0x28
   1547c:	cmp	r2, #2
   15480:	movgt	r3, #0
   15484:	andle	r3, r3, #1
   15488:	cmp	r3, #0
   1548c:	movne	r3, #100	; 0x64
   15490:	mulne	r2, r3, r5
   15494:	umullne	r4, r5, r4, r3
   15498:	addne	r5, r2, r5
   1549c:	cmp	r6, #0
   154a0:	sbcs	r3, r7, #0
   154a4:	blt	15558 <__snprintf_chk@plt+0x41d0>
   154a8:	cmp	r4, #0
   154ac:	sbcs	r3, r5, #0
   154b0:	blt	15598 <__snprintf_chk@plt+0x4210>
   154b4:	add	r3, pc, #420	; 0x1a4
   154b8:	ldrd	r2, [r3]
   154bc:	cmp	r2, r4
   154c0:	sbcs	r3, r3, r5
   154c4:	movlt	r3, #1
   154c8:	movge	r3, #0
   154cc:	cmp	r3, #0
   154d0:	mov	r1, #60	; 0x3c
   154d4:	umull	r2, r3, r4, r1
   154d8:	mla	r3, r1, r5, r3
   154dc:	movne	r1, #1
   154e0:	moveq	r1, #0
   154e4:	ldrb	r0, [sp, #24]
   154e8:	cmp	r0, #0
   154ec:	beq	155e8 <__snprintf_chk@plt+0x4260>
   154f0:	cmp	r2, #0
   154f4:	sbcs	r0, r3, #0
   154f8:	bge	155d8 <__snprintf_chk@plt+0x4250>
   154fc:	adds	r4, r2, #0
   15500:	adc	r5, r3, #-2147483648	; 0x80000000
   15504:	cmp	r4, r6
   15508:	sbcs	r0, r5, r7
   1550c:	bge	155d8 <__snprintf_chk@plt+0x4250>
   15510:	subs	r2, r2, r6
   15514:	sbc	r3, r3, r7
   15518:	mov	r0, #1
   1551c:	orrs	r1, r1, r0
   15520:	movne	r0, #0
   15524:	bne	1554c <__snprintf_chk@plt+0x41c4>
   15528:	adds	r0, r2, #1440	; 0x5a0
   1552c:	adc	r1, r3, #0
   15530:	cmp	r1, #0
   15534:	cmpeq	r0, #2880	; 0xb40
   15538:	rsbls	r2, r2, r2, lsl #4
   1553c:	lslls	r2, r2, #2
   15540:	strls	r2, [r8, #24]
   15544:	movls	r0, #1
   15548:	movhi	r0, #0
   1554c:	pop	{r4, r5, r6, r7, r8, lr}
   15550:	add	sp, sp, #8
   15554:	bx	lr
   15558:	mov	r2, #100	; 0x64
   1555c:	mov	r3, #0
   15560:	mov	r0, r4
   15564:	mov	r1, r5
   15568:	bl	1fc80 <__snprintf_chk@plt+0xe8f8>
   1556c:	mov	r3, #60	; 0x3c
   15570:	umull	r6, r7, r0, r3
   15574:	mla	r7, r3, r1, r7
   15578:	mov	r2, #100	; 0x64
   1557c:	mov	r3, #0
   15580:	mov	r0, r4
   15584:	mov	r1, r5
   15588:	bl	1fc80 <__snprintf_chk@plt+0xe8f8>
   1558c:	adds	r2, r2, r6
   15590:	adc	r3, r3, r7
   15594:	b	15528 <__snprintf_chk@plt+0x41a0>
   15598:	mvn	r2, #0
   1559c:	mvn	r3, #0
   155a0:	cmp	r5, r3
   155a4:	cmpeq	r4, r2
   155a8:	moveq	r3, #0
   155ac:	beq	154cc <__snprintf_chk@plt+0x4144>
   155b0:	mov	r2, r4
   155b4:	mov	r3, r5
   155b8:	mov	r0, #0
   155bc:	mov	r1, #-2147483648	; 0x80000000
   155c0:	bl	1fc80 <__snprintf_chk@plt+0xe8f8>
   155c4:	cmp	r0, #60	; 0x3c
   155c8:	sbcs	r3, r1, #0
   155cc:	movlt	r3, #1
   155d0:	movge	r3, #0
   155d4:	b	154cc <__snprintf_chk@plt+0x4144>
   155d8:	subs	r2, r2, r6
   155dc:	sbc	r3, r3, r7
   155e0:	mov	r0, #0
   155e4:	b	1551c <__snprintf_chk@plt+0x4194>
   155e8:	cmp	r2, #0
   155ec:	sbcs	r0, r3, #0
   155f0:	blt	1562c <__snprintf_chk@plt+0x42a4>
   155f4:	mvn	r4, #0
   155f8:	mvn	r5, #-2147483648	; 0x80000000
   155fc:	subs	r4, r4, r6
   15600:	sbc	r5, r5, r7
   15604:	cmp	r4, r2
   15608:	sbcs	r0, r5, r3
   1560c:	movlt	r0, #1
   15610:	movge	r0, #0
   15614:	cmp	r0, #0
   15618:	beq	15650 <__snprintf_chk@plt+0x42c8>
   1561c:	adds	r2, r2, r6
   15620:	adc	r3, r3, r7
   15624:	mov	r0, #1
   15628:	b	1551c <__snprintf_chk@plt+0x4194>
   1562c:	mov	r4, #0
   15630:	mov	r5, #-2147483648	; 0x80000000
   15634:	subs	r4, r4, r2
   15638:	sbc	r5, r5, r3
   1563c:	cmp	r6, r4
   15640:	sbcs	r0, r7, r5
   15644:	movlt	r0, #1
   15648:	movge	r0, #0
   1564c:	b	15614 <__snprintf_chk@plt+0x428c>
   15650:	adds	r2, r2, r6
   15654:	adc	r3, r3, r7
   15658:	mov	r0, #0
   1565c:	b	1551c <__snprintf_chk@plt+0x4194>
   15660:	eorcs	r2, r2, #536870914	; 0x20000002
   15664:	eoreq	r2, r2, #536870914	; 0x20000002
   15668:	ldr	r3, [r1, #24]
   1566c:	cmp	r3, #0
   15670:	blt	156dc <__snprintf_chk@plt+0x4354>
   15674:	ldr	r3, [r0]
   15678:	ldr	r2, [r1]
   1567c:	eor	r3, r3, r2
   15680:	ldr	r2, [r0, #4]
   15684:	ldr	ip, [r1, #4]
   15688:	eor	r2, r2, ip
   1568c:	orr	r3, r3, r2
   15690:	ldr	r2, [r0, #8]
   15694:	ldr	ip, [r1, #8]
   15698:	eor	r2, r2, ip
   1569c:	orr	r3, r3, r2
   156a0:	ldr	r2, [r0, #12]
   156a4:	ldr	ip, [r1, #12]
   156a8:	eor	r2, r2, ip
   156ac:	orr	r3, r3, r2
   156b0:	ldr	r2, [r0, #16]
   156b4:	ldr	ip, [r1, #16]
   156b8:	eor	r2, r2, ip
   156bc:	orr	r3, r3, r2
   156c0:	ldr	r2, [r0, #20]
   156c4:	ldr	r1, [r1, #20]
   156c8:	eor	r2, r2, r1
   156cc:	orrs	r3, r3, r2
   156d0:	moveq	r0, #1
   156d4:	movne	r0, #0
   156d8:	bx	lr
   156dc:	mov	r0, #0
   156e0:	bx	lr
   156e4:	push	{r4, r5, r6, r7, r8, lr}
   156e8:	mov	r7, r0
   156ec:	mov	r6, r1
   156f0:	ldr	r4, [pc, #132]	; 1577c <__snprintf_chk@plt+0x43f4>
   156f4:	ldr	r1, [pc, #132]	; 15780 <__snprintf_chk@plt+0x43f8>
   156f8:	mov	r5, r4
   156fc:	mov	r0, r6
   15700:	bl	11070 <strcmp@plt>
   15704:	cmp	r0, #0
   15708:	beq	15774 <__snprintf_chk@plt+0x43ec>
   1570c:	ldr	r1, [r4, #12]!
   15710:	cmp	r1, #0
   15714:	bne	156f8 <__snprintf_chk@plt+0x4370>
   15718:	add	r4, r7, #192	; 0xc0
   1571c:	ldr	r1, [r7, #192]	; 0xc0
   15720:	cmp	r1, #0
   15724:	beq	15748 <__snprintf_chk@plt+0x43c0>
   15728:	mov	r5, r4
   1572c:	mov	r0, r6
   15730:	bl	11070 <strcmp@plt>
   15734:	cmp	r0, #0
   15738:	beq	15774 <__snprintf_chk@plt+0x43ec>
   1573c:	ldr	r1, [r4, #12]!
   15740:	cmp	r1, #0
   15744:	bne	15728 <__snprintf_chk@plt+0x43a0>
   15748:	ldr	r4, [pc, #52]	; 15784 <__snprintf_chk@plt+0x43fc>
   1574c:	ldr	r1, [pc, #52]	; 15788 <__snprintf_chk@plt+0x4400>
   15750:	mov	r5, r4
   15754:	mov	r0, r6
   15758:	bl	11070 <strcmp@plt>
   1575c:	cmp	r0, #0
   15760:	beq	15774 <__snprintf_chk@plt+0x43ec>
   15764:	ldr	r1, [r4, #12]!
   15768:	cmp	r1, #0
   1576c:	bne	15750 <__snprintf_chk@plt+0x43c8>
   15770:	mov	r5, #0
   15774:	mov	r0, r5
   15778:	pop	{r4, r5, r6, r7, r8, pc}
   1577c:	andeq	r1, r2, ip, lsl #18
   15780:	andeq	r2, r2, r8, lsr r4
   15784:	andeq	r1, r2, ip, lsr r9
   15788:	andeq	r2, r2, ip, lsr r4
   1578c:	push	{r4, r5, r6, lr}
   15790:	sub	sp, sp, #16
   15794:	mov	r4, r0
   15798:	mov	r5, r1
   1579c:	mov	r6, r2
   157a0:	ldrb	r3, [r0, #188]	; 0xbc
   157a4:	cmp	r3, #0
   157a8:	moveq	r0, #0
   157ac:	strbeq	r0, [r1]
   157b0:	beq	157ec <__snprintf_chk@plt+0x4464>
   157b4:	ldrd	r2, [r4, #8]
   157b8:	adds	r0, r2, #1
   157bc:	adc	r1, r3, #0
   157c0:	cmp	r1, #0
   157c4:	cmpeq	r0, #13
   157c8:	bhi	1581c <__snprintf_chk@plt+0x4494>
   157cc:	add	r3, r0, r0, lsl #2
   157d0:	add	r2, r0, r3, lsl #1
   157d4:	ldr	r3, [pc, #152]	; 15874 <__snprintf_chk@plt+0x44ec>
   157d8:	add	r3, r3, r2
   157dc:	ldr	r2, [pc, #148]	; 15878 <__snprintf_chk@plt+0x44f0>
   157e0:	mov	r1, r6
   157e4:	mov	r0, r5
   157e8:	bl	11268 <snprintf@plt>
   157ec:	ldr	r3, [r4, #16]
   157f0:	cmp	r3, #6
   157f4:	bhi	15810 <__snprintf_chk@plt+0x4488>
   157f8:	mvn	r2, r0
   157fc:	lsr	r2, r2, #31
   15800:	cmp	r0, r6
   15804:	movge	r2, #0
   15808:	cmp	r2, #0
   1580c:	bne	15840 <__snprintf_chk@plt+0x44b8>
   15810:	mov	r0, r5
   15814:	add	sp, sp, #16
   15818:	pop	{r4, r5, r6, pc}
   1581c:	strd	r2, [sp, #8]
   15820:	ldr	r3, [pc, #84]	; 1587c <__snprintf_chk@plt+0x44f4>
   15824:	str	r3, [sp]
   15828:	mvn	r3, #0
   1582c:	mov	r2, #1
   15830:	mov	r1, r6
   15834:	mov	r0, r5
   15838:	bl	11388 <__snprintf_chk@plt>
   1583c:	b	157ec <__snprintf_chk@plt+0x4464>
   15840:	ldr	r2, [pc, #56]	; 15880 <__snprintf_chk@plt+0x44f8>
   15844:	add	r3, r2, r3, lsl #2
   15848:	str	r3, [sp, #4]
   1584c:	ldr	r3, [pc, #48]	; 15884 <__snprintf_chk@plt+0x44fc>
   15850:	cmp	r0, #0
   15854:	addeq	r3, r3, #1
   15858:	str	r3, [sp]
   1585c:	mvn	r3, #0
   15860:	mov	r2, #1
   15864:	sub	r1, r6, r0
   15868:	add	r0, r5, r0
   1586c:	bl	11388 <__snprintf_chk@plt>
   15870:	b	15810 <__snprintf_chk@plt+0x4488>
   15874:	andeq	r1, r2, ip, ror fp
   15878:	ldrdeq	r1, [r2], -ip
   1587c:	andeq	r2, r2, r0, asr #8
   15880:	andeq	r1, r2, r8, lsl ip
   15884:	andeq	r1, r2, r0, asr #17
   15888:	push	{r4, r5, r6, lr}
   1588c:	sub	sp, sp, #8
   15890:	mov	r5, r1
   15894:	subs	r4, r0, #0
   15898:	cmp	r0, #0
   1589c:	movlt	r2, #45	; 0x2d
   158a0:	movge	r2, #43	; 0x2b
   158a4:	ldr	r3, [pc, #248]	; 159a4 <__snprintf_chk@plt+0x461c>
   158a8:	smull	r1, r3, r3, r0
   158ac:	add	r3, r3, r0
   158b0:	asr	r6, r0, #31
   158b4:	rsb	r6, r6, r3, asr #11
   158b8:	eor	r3, r6, r6, asr #31
   158bc:	sub	r3, r3, r6, asr #31
   158c0:	str	r3, [sp, #4]
   158c4:	str	r2, [sp]
   158c8:	ldr	r3, [pc, #216]	; 159a8 <__snprintf_chk@plt+0x4620>
   158cc:	mvn	r2, #0
   158d0:	mov	r1, #1
   158d4:	mov	r0, r5
   158d8:	bl	1125c <__sprintf_chk@plt>
   158dc:	mov	r3, #3600	; 0xe10
   158e0:	mul	r3, r3, r6
   158e4:	subs	r4, r4, r3
   158e8:	beq	15998 <__snprintf_chk@plt+0x4610>
   158ec:	add	ip, r5, r0
   158f0:	cmp	r4, #0
   158f4:	rsblt	r4, r4, #0
   158f8:	ldr	r3, [pc, #172]	; 159ac <__snprintf_chk@plt+0x4624>
   158fc:	smull	r2, r3, r3, r4
   15900:	add	r3, r3, r4
   15904:	asr	r1, r4, #31
   15908:	rsb	r3, r1, r3, asr #5
   1590c:	mov	r2, r3
   15910:	rsb	r3, r3, r3, lsl #4
   15914:	mov	lr, #58	; 0x3a
   15918:	strb	lr, [r5, r0]
   1591c:	ldr	r0, [pc, #140]	; 159b0 <__snprintf_chk@plt+0x4628>
   15920:	smull	lr, r0, r0, r4
   15924:	rsb	r1, r1, r0, asr #6
   15928:	add	r1, r1, #48	; 0x30
   1592c:	strb	r1, [ip, #1]
   15930:	ldr	r1, [pc, #124]	; 159b4 <__snprintf_chk@plt+0x462c>
   15934:	smull	r1, r0, r1, r2
   15938:	asr	r1, r2, #31
   1593c:	rsb	r1, r1, r0, asr #2
   15940:	add	r1, r1, r1, lsl #2
   15944:	sub	r2, r2, r1, lsl #1
   15948:	add	r2, r2, #48	; 0x30
   1594c:	strb	r2, [ip, #2]
   15950:	subs	r3, r4, r3, lsl #2
   15954:	addeq	r1, ip, #3
   15958:	beq	15990 <__snprintf_chk@plt+0x4608>
   1595c:	mov	r2, #58	; 0x3a
   15960:	strb	r2, [ip, #3]
   15964:	ldr	r2, [pc, #72]	; 159b4 <__snprintf_chk@plt+0x462c>
   15968:	smull	r2, r1, r2, r3
   1596c:	asr	r2, r3, #31
   15970:	rsb	r2, r2, r1, asr #2
   15974:	add	r1, r2, #48	; 0x30
   15978:	strb	r1, [ip, #4]
   1597c:	add	r1, ip, #6
   15980:	add	r2, r2, r2, lsl #2
   15984:	sub	r3, r3, r2, lsl #1
   15988:	add	r3, r3, #48	; 0x30
   1598c:	strb	r3, [ip, #5]
   15990:	mov	r3, #0
   15994:	strb	r3, [r1]
   15998:	mov	r0, r5
   1599c:	add	sp, sp, #8
   159a0:	pop	{r4, r5, r6, pc}
   159a4:			; <UNDEFINED> instruction: 0x91a2b3c5
   159a8:	andeq	r2, r2, r8, asr #8
   159ac:	stmhi	r8, {r0, r3, r7, fp, pc}
   159b0:	blne	13b608c <optarg@@GLIBC_2.4+0x1381ee4>
   159b4:	strbtvs	r6, [r6], -r7, ror #12
   159b8:	push	{r4, r5, r6, lr}
   159bc:	sub	sp, sp, #8
   159c0:	mov	r6, r0
   159c4:	mov	r5, r1
   159c8:	ldr	r4, [pc, #88]	; 15a28 <__snprintf_chk@plt+0x46a0>
   159cc:	ldr	r3, [pc, #88]	; 15a2c <__snprintf_chk@plt+0x46a4>
   159d0:	cmp	r0, r3
   159d4:	addge	r4, r4, #1
   159d8:	mov	r1, #100	; 0x64
   159dc:	bl	1fc60 <__snprintf_chk@plt+0xe8d8>
   159e0:	cmp	r1, #0
   159e4:	rsblt	r1, r1, #0
   159e8:	str	r1, [sp, #4]
   159ec:	mov	r1, #100	; 0x64
   159f0:	mov	r0, r6
   159f4:	bl	1fa40 <__snprintf_chk@plt+0xe6b8>
   159f8:	add	r0, r0, #19
   159fc:	cmp	r0, #0
   15a00:	rsblt	r0, r0, #0
   15a04:	str	r0, [sp]
   15a08:	mov	r3, r4
   15a0c:	mvn	r2, #0
   15a10:	mov	r1, #1
   15a14:	mov	r0, r5
   15a18:	bl	1125c <__sprintf_chk@plt>
   15a1c:	mov	r0, r5
   15a20:	add	sp, sp, #8
   15a24:	pop	{r4, r5, r6, pc}
   15a28:	andeq	r2, r2, r0, asr r4
   15a2c:			; <UNDEFINED> instruction: 0xfffff894
   15a30:	push	{r4, r5, lr}
   15a34:	sub	sp, sp, #20
   15a38:	mov	r4, r2
   15a3c:	mov	r5, r3
   15a40:	orrs	r3, r4, r5
   15a44:	bne	15a50 <__snprintf_chk@plt+0x46c8>
   15a48:	add	sp, sp, #20
   15a4c:	pop	{r4, r5, pc}
   15a50:	eor	r3, r0, #1
   15a54:	ldr	r2, [pc, #36]	; 15a80 <__snprintf_chk@plt+0x46f8>
   15a58:	ldr	r0, [r2]
   15a5c:	ldr	r2, [sp, #32]
   15a60:	str	r2, [sp, #8]
   15a64:	strd	r4, [sp]
   15a68:	ldr	r2, [pc, #20]	; 15a84 <__snprintf_chk@plt+0x46fc>
   15a6c:	add	r2, r2, r3
   15a70:	mov	r1, #1
   15a74:	bl	112bc <__fprintf_chk@plt>
   15a78:	mov	r0, #1
   15a7c:	b	15a48 <__snprintf_chk@plt+0x46c0>
   15a80:	muleq	r3, r8, r1
   15a84:	andeq	r2, r2, ip, asr r4
   15a88:	push	{r0, r1, r2, r3}
   15a8c:	push	{r4, lr}
   15a90:	sub	sp, sp, #8
   15a94:	ldr	r4, [pc, #56]	; 15ad4 <__snprintf_chk@plt+0x474c>
   15a98:	ldr	r3, [r4]
   15a9c:	mov	r2, #6
   15aa0:	mov	r1, #1
   15aa4:	ldr	r0, [pc, #44]	; 15ad8 <__snprintf_chk@plt+0x4750>
   15aa8:	bl	1113c <fwrite@plt>
   15aac:	add	r3, sp, #20
   15ab0:	str	r3, [sp, #4]
   15ab4:	ldr	r2, [sp, #16]
   15ab8:	mov	r1, #1
   15abc:	ldr	r0, [r4]
   15ac0:	bl	111c0 <__vfprintf_chk@plt>
   15ac4:	add	sp, sp, #8
   15ac8:	pop	{r4, lr}
   15acc:	add	sp, sp, #16
   15ad0:	bx	lr
   15ad4:	muleq	r3, r8, r1
   15ad8:	andeq	r2, r2, r8, ror #8
   15adc:	push	{r4, r5, r6, r7, r8, lr}
   15ae0:	sub	sp, sp, #40	; 0x28
   15ae4:	mov	r6, r1
   15ae8:	mov	r4, r2
   15aec:	mov	r5, r3
   15af0:	mov	r3, #0
   15af4:	str	r3, [sp, #4]
   15af8:	str	r3, [sp]
   15afc:	mov	r3, r0
   15b00:	ldr	r2, [pc, #100]	; 15b6c <__snprintf_chk@plt+0x47e4>
   15b04:	mov	r1, r5
   15b08:	mov	r0, r4
   15b0c:	bl	1f69c <__snprintf_chk@plt+0xe314>
   15b10:	cmp	r6, #0
   15b14:	cmpne	r5, r0
   15b18:	ble	15b2c <__snprintf_chk@plt+0x47a4>
   15b1c:	mov	r7, r0
   15b20:	ldr	r3, [r6, #176]	; 0xb0
   15b24:	cmp	r3, #0
   15b28:	bne	15b38 <__snprintf_chk@plt+0x47b0>
   15b2c:	mov	r0, r4
   15b30:	add	sp, sp, #40	; 0x28
   15b34:	pop	{r4, r5, r6, r7, r8, pc}
   15b38:	add	r8, r4, r0
   15b3c:	add	r1, sp, #12
   15b40:	ldr	r0, [r6, #24]
   15b44:	bl	15888 <__snprintf_chk@plt+0x4500>
   15b48:	str	r0, [sp, #4]
   15b4c:	ldr	r3, [pc, #28]	; 15b70 <__snprintf_chk@plt+0x47e8>
   15b50:	str	r3, [sp]
   15b54:	mvn	r3, #0
   15b58:	mov	r2, #1
   15b5c:	sub	r1, r5, r7
   15b60:	mov	r0, r8
   15b64:	bl	11388 <__snprintf_chk@plt>
   15b68:	b	15b2c <__snprintf_chk@plt+0x47a4>
   15b6c:	andeq	r2, r2, r0, ror r4
   15b70:	andeq	r2, r2, ip, lsl #9
   15b74:	ldrb	r3, [r1, #181]	; 0xb5
   15b78:	cmp	r3, #0
   15b7c:	bxeq	lr
   15b80:	push	{r4, r5, lr}
   15b84:	sub	sp, sp, #12
   15b88:	mov	r4, r1
   15b8c:	mov	r5, r0
   15b90:	mov	r2, #5
   15b94:	ldr	r1, [pc, #268]	; 15ca8 <__snprintf_chk@plt+0x4920>
   15b98:	mov	r0, #0
   15b9c:	bl	110f4 <dcgettext@plt>
   15ba0:	mov	r1, r5
   15ba4:	bl	15a88 <__snprintf_chk@plt+0x4700>
   15ba8:	ldrd	r2, [r4, #96]	; 0x60
   15bac:	orrs	r1, r2, r3
   15bb0:	bne	15bfc <__snprintf_chk@plt+0x4874>
   15bb4:	ldrd	r0, [r4, #104]	; 0x68
   15bb8:	orrs	r1, r0, r1
   15bbc:	bne	15bfc <__snprintf_chk@plt+0x4874>
   15bc0:	ldrd	r0, [r4, #112]	; 0x70
   15bc4:	orrs	r1, r0, r1
   15bc8:	bne	15bfc <__snprintf_chk@plt+0x4874>
   15bcc:	ldrd	r0, [r4, #120]	; 0x78
   15bd0:	orrs	r1, r0, r1
   15bd4:	bne	15bfc <__snprintf_chk@plt+0x4874>
   15bd8:	ldrd	r0, [r4, #128]	; 0x80
   15bdc:	orrs	r1, r0, r1
   15be0:	bne	15bfc <__snprintf_chk@plt+0x4874>
   15be4:	ldrd	r0, [r4, #136]	; 0x88
   15be8:	orrs	r1, r0, r1
   15bec:	bne	15bfc <__snprintf_chk@plt+0x4874>
   15bf0:	ldr	r1, [r4, #144]	; 0x90
   15bf4:	cmp	r1, #0
   15bf8:	beq	15c88 <__snprintf_chk@plt+0x4900>
   15bfc:	ldr	r1, [pc, #168]	; 15cac <__snprintf_chk@plt+0x4924>
   15c00:	str	r1, [sp]
   15c04:	mov	r0, #0
   15c08:	bl	15a30 <__snprintf_chk@plt+0x46a8>
   15c0c:	ldr	r3, [pc, #156]	; 15cb0 <__snprintf_chk@plt+0x4928>
   15c10:	str	r3, [sp]
   15c14:	ldrd	r2, [r4, #104]	; 0x68
   15c18:	bl	15a30 <__snprintf_chk@plt+0x46a8>
   15c1c:	ldr	r3, [pc, #144]	; 15cb4 <__snprintf_chk@plt+0x492c>
   15c20:	str	r3, [sp]
   15c24:	ldrd	r2, [r4, #112]	; 0x70
   15c28:	bl	15a30 <__snprintf_chk@plt+0x46a8>
   15c2c:	ldr	r3, [pc, #132]	; 15cb8 <__snprintf_chk@plt+0x4930>
   15c30:	str	r3, [sp]
   15c34:	ldrd	r2, [r4, #120]	; 0x78
   15c38:	bl	15a30 <__snprintf_chk@plt+0x46a8>
   15c3c:	ldr	r3, [pc, #120]	; 15cbc <__snprintf_chk@plt+0x4934>
   15c40:	str	r3, [sp]
   15c44:	ldrd	r2, [r4, #128]	; 0x80
   15c48:	bl	15a30 <__snprintf_chk@plt+0x46a8>
   15c4c:	ldr	r3, [pc, #108]	; 15cc0 <__snprintf_chk@plt+0x4938>
   15c50:	str	r3, [sp]
   15c54:	ldrd	r2, [r4, #136]	; 0x88
   15c58:	bl	15a30 <__snprintf_chk@plt+0x46a8>
   15c5c:	ldr	r2, [r4, #144]	; 0x90
   15c60:	ldr	r3, [pc, #92]	; 15cc4 <__snprintf_chk@plt+0x493c>
   15c64:	str	r3, [sp]
   15c68:	asr	r3, r2, #31
   15c6c:	bl	15a30 <__snprintf_chk@plt+0x46a8>
   15c70:	ldr	r3, [pc, #80]	; 15cc8 <__snprintf_chk@plt+0x4940>
   15c74:	ldr	r1, [r3]
   15c78:	mov	r0, #10
   15c7c:	bl	1131c <fputc@plt>
   15c80:	add	sp, sp, #12
   15c84:	pop	{r4, r5, pc}
   15c88:	mov	r2, #5
   15c8c:	ldr	r1, [pc, #56]	; 15ccc <__snprintf_chk@plt+0x4944>
   15c90:	mov	r0, #0
   15c94:	bl	110f4 <dcgettext@plt>
   15c98:	ldr	r3, [pc, #40]	; 15cc8 <__snprintf_chk@plt+0x4940>
   15c9c:	ldr	r1, [r3]
   15ca0:	bl	11364 <fputs@plt>
   15ca4:	b	15c80 <__snprintf_chk@plt+0x48f8>
   15ca8:	muleq	r2, r4, r4
   15cac:			; <UNDEFINED> instruction: 0x000224b8
   15cb0:	andeq	r2, r2, r0, asr #9
   15cb4:	andeq	r2, r2, ip, asr #9
   15cb8:	ldrdeq	r2, [r2], -r4
   15cbc:	andeq	r1, r2, ip, asr #16
   15cc0:	andeq	r2, r2, r0, ror #9
   15cc4:	ldrdeq	r2, [r2], -ip
   15cc8:	muleq	r3, r8, r1
   15ccc:	andeq	r2, r2, r8, lsr #9
   15cd0:	push	{r4, r5, r6, r7, r8, r9, lr}
   15cd4:	sub	sp, sp, #132	; 0x84
   15cd8:	ldrb	r5, [r1, #181]	; 0xb5
   15cdc:	cmp	r5, #0
   15ce0:	bne	15cec <__snprintf_chk@plt+0x4964>
   15ce4:	add	sp, sp, #132	; 0x84
   15ce8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   15cec:	mov	r4, r1
   15cf0:	mov	r6, r0
   15cf4:	mov	r2, #5
   15cf8:	ldr	r1, [pc, #828]	; 1603c <__snprintf_chk@plt+0x4cb4>
   15cfc:	mov	r0, #0
   15d00:	bl	110f4 <dcgettext@plt>
   15d04:	mov	r1, r6
   15d08:	bl	15a88 <__snprintf_chk@plt+0x4700>
   15d0c:	ldr	r3, [r4, #156]	; 0x9c
   15d10:	cmp	r3, #0
   15d14:	beq	15d24 <__snprintf_chk@plt+0x499c>
   15d18:	ldrb	r3, [r4, #182]	; 0xb6
   15d1c:	cmp	r3, #0
   15d20:	beq	15ed8 <__snprintf_chk@plt+0x4b50>
   15d24:	ldrb	r2, [r4, #180]	; 0xb4
   15d28:	ldrb	r3, [r4, #187]	; 0xbb
   15d2c:	cmp	r2, r3
   15d30:	moveq	r6, #0
   15d34:	beq	15d74 <__snprintf_chk@plt+0x49ec>
   15d38:	ldr	r3, [pc, #768]	; 16040 <__snprintf_chk@plt+0x4cb8>
   15d3c:	ldr	r6, [r3]
   15d40:	mov	r2, #5
   15d44:	ldr	r1, [pc, #760]	; 16044 <__snprintf_chk@plt+0x4cbc>
   15d48:	mov	r0, #0
   15d4c:	bl	110f4 <dcgettext@plt>
   15d50:	ldrd	r2, [r4, #40]	; 0x28
   15d54:	strd	r2, [sp]
   15d58:	mov	r2, r0
   15d5c:	mov	r1, #1
   15d60:	mov	r0, r6
   15d64:	bl	112bc <__fprintf_chk@plt>
   15d68:	ldrb	r3, [r4, #180]	; 0xb4
   15d6c:	strb	r3, [r4, #187]	; 0xbb
   15d70:	mov	r6, r5
   15d74:	ldr	r3, [r4, #172]	; 0xac
   15d78:	cmp	r3, #0
   15d7c:	beq	15d8c <__snprintf_chk@plt+0x4a04>
   15d80:	ldrb	r3, [r4, #185]	; 0xb9
   15d84:	cmp	r3, #0
   15d88:	beq	15f34 <__snprintf_chk@plt+0x4bac>
   15d8c:	ldr	r3, [r4, #160]	; 0xa0
   15d90:	cmp	r3, #0
   15d94:	beq	15e08 <__snprintf_chk@plt+0x4a80>
   15d98:	ldrb	r3, [r4, #183]	; 0xb7
   15d9c:	cmp	r3, #0
   15da0:	bne	15e08 <__snprintf_chk@plt+0x4a80>
   15da4:	cmp	r6, #0
   15da8:	bne	15fc8 <__snprintf_chk@plt+0x4c40>
   15dac:	ldr	r3, [pc, #652]	; 16040 <__snprintf_chk@plt+0x4cb8>
   15db0:	ldr	r6, [r3]
   15db4:	mov	r2, #5
   15db8:	ldr	r1, [pc, #648]	; 16048 <__snprintf_chk@plt+0x4cc0>
   15dbc:	mov	r0, #0
   15dc0:	bl	110f4 <dcgettext@plt>
   15dc4:	mov	r7, r0
   15dc8:	mov	r2, #100	; 0x64
   15dcc:	add	r1, sp, #28
   15dd0:	mov	r0, r4
   15dd4:	bl	1578c <__snprintf_chk@plt+0x4404>
   15dd8:	ldr	r3, [r4, #16]
   15ddc:	str	r3, [sp, #8]
   15de0:	ldrd	r2, [r4, #8]
   15de4:	strd	r2, [sp]
   15de8:	mov	r3, r0
   15dec:	mov	r2, r7
   15df0:	mov	r1, #1
   15df4:	mov	r0, r6
   15df8:	bl	112bc <__fprintf_chk@plt>
   15dfc:	mov	r3, #1
   15e00:	strb	r3, [r4, #183]	; 0xb7
   15e04:	mov	r6, r5
   15e08:	ldr	r3, [r4, #164]	; 0xa4
   15e0c:	cmp	r3, #0
   15e10:	beq	15e64 <__snprintf_chk@plt+0x4adc>
   15e14:	ldrb	r3, [r4, #184]	; 0xb8
   15e18:	cmp	r3, #0
   15e1c:	bne	15e64 <__snprintf_chk@plt+0x4adc>
   15e20:	ldr	r3, [pc, #536]	; 16040 <__snprintf_chk@plt+0x4cb8>
   15e24:	ldr	r0, [r3]
   15e28:	eor	r6, r6, #1
   15e2c:	ldr	r1, [r4, #168]	; 0xa8
   15e30:	ldr	r2, [pc, #532]	; 1604c <__snprintf_chk@plt+0x4cc4>
   15e34:	ldr	r3, [pc, #532]	; 16050 <__snprintf_chk@plt+0x4cc8>
   15e38:	cmp	r1, #0
   15e3c:	moveq	r3, r2
   15e40:	str	r3, [sp]
   15e44:	ldr	r3, [r4, #20]
   15e48:	ldr	r2, [pc, #516]	; 16054 <__snprintf_chk@plt+0x4ccc>
   15e4c:	add	r2, r2, r6
   15e50:	mov	r1, #1
   15e54:	bl	112bc <__fprintf_chk@plt>
   15e58:	mov	r3, #1
   15e5c:	strb	r3, [r4, #184]	; 0xb8
   15e60:	mov	r6, r5
   15e64:	ldr	r3, [r4, #176]	; 0xb0
   15e68:	cmp	r3, #0
   15e6c:	beq	15e7c <__snprintf_chk@plt+0x4af4>
   15e70:	ldrb	r3, [r4, #186]	; 0xba
   15e74:	cmp	r3, #0
   15e78:	beq	15fdc <__snprintf_chk@plt+0x4c54>
   15e7c:	ldrb	r3, [r4, #152]	; 0x98
   15e80:	cmp	r3, #0
   15e84:	beq	15ec4 <__snprintf_chk@plt+0x4b3c>
   15e88:	ldr	r4, [r4, #88]	; 0x58
   15e8c:	asr	r5, r4, #31
   15e90:	cmp	r6, #0
   15e94:	bne	16028 <__snprintf_chk@plt+0x4ca0>
   15e98:	ldr	r3, [pc, #416]	; 16040 <__snprintf_chk@plt+0x4cb8>
   15e9c:	ldr	r6, [r3]
   15ea0:	mov	r2, #5
   15ea4:	ldr	r1, [pc, #428]	; 16058 <__snprintf_chk@plt+0x4cd0>
   15ea8:	mov	r0, #0
   15eac:	bl	110f4 <dcgettext@plt>
   15eb0:	strd	r4, [sp]
   15eb4:	mov	r2, r0
   15eb8:	mov	r1, #1
   15ebc:	mov	r0, r6
   15ec0:	bl	112bc <__fprintf_chk@plt>
   15ec4:	ldr	r3, [pc, #372]	; 16040 <__snprintf_chk@plt+0x4cb8>
   15ec8:	ldr	r1, [r3]
   15ecc:	mov	r0, #10
   15ed0:	bl	1131c <fputc@plt>
   15ed4:	b	15ce4 <__snprintf_chk@plt+0x495c>
   15ed8:	ldr	r3, [pc, #352]	; 16040 <__snprintf_chk@plt+0x4cb8>
   15edc:	ldr	r0, [r3]
   15ee0:	ldrd	r2, [r4, #64]	; 0x40
   15ee4:	strd	r2, [sp, #16]
   15ee8:	ldrd	r2, [r4, #56]	; 0x38
   15eec:	strd	r2, [sp, #8]
   15ef0:	ldrd	r2, [r4, #40]	; 0x28
   15ef4:	strd	r2, [sp]
   15ef8:	ldr	r2, [pc, #348]	; 1605c <__snprintf_chk@plt+0x4cd4>
   15efc:	mov	r1, #1
   15f00:	bl	112bc <__fprintf_chk@plt>
   15f04:	mov	r3, #1
   15f08:	strb	r3, [r4, #182]	; 0xb6
   15f0c:	ldrb	r2, [r4, #180]	; 0xb4
   15f10:	ldrb	r3, [r4, #187]	; 0xbb
   15f14:	cmp	r2, r3
   15f18:	moveq	r6, r5
   15f1c:	beq	15d74 <__snprintf_chk@plt+0x49ec>
   15f20:	ldr	r3, [pc, #280]	; 16040 <__snprintf_chk@plt+0x4cb8>
   15f24:	ldr	r1, [r3]
   15f28:	mov	r0, #32
   15f2c:	bl	1131c <fputc@plt>
   15f30:	b	15d38 <__snprintf_chk@plt+0x49b0>
   15f34:	eor	r6, r6, #1
   15f38:	ldr	r3, [pc, #256]	; 16040 <__snprintf_chk@plt+0x4cb8>
   15f3c:	ldr	r0, [r3]
   15f40:	ldr	r8, [r4, #88]	; 0x58
   15f44:	asr	r9, r8, #31
   15f48:	strd	r8, [sp, #16]
   15f4c:	ldrd	r8, [r4, #80]	; 0x50
   15f50:	strd	r8, [sp, #8]
   15f54:	ldrd	r8, [r4, #72]	; 0x48
   15f58:	strd	r8, [sp]
   15f5c:	ldr	r2, [pc, #252]	; 16060 <__snprintf_chk@plt+0x4cd8>
   15f60:	add	r2, r2, r6
   15f64:	mov	r1, #1
   15f68:	bl	112bc <__fprintf_chk@plt>
   15f6c:	ldr	r3, [r4, #92]	; 0x5c
   15f70:	cmp	r3, #0
   15f74:	bne	15f94 <__snprintf_chk@plt+0x4c0c>
   15f78:	ldr	r3, [r4, #28]
   15f7c:	cmp	r3, #1
   15f80:	beq	15fac <__snprintf_chk@plt+0x4c24>
   15f84:	mov	r3, #1
   15f88:	strb	r3, [r4, #185]	; 0xb9
   15f8c:	mov	r6, r5
   15f90:	b	15d8c <__snprintf_chk@plt+0x4a04>
   15f94:	ldr	r2, [pc, #200]	; 16064 <__snprintf_chk@plt+0x4cdc>
   15f98:	mov	r1, #1
   15f9c:	ldr	r0, [pc, #156]	; 16040 <__snprintf_chk@plt+0x4cb8>
   15fa0:	ldr	r0, [r0]
   15fa4:	bl	112bc <__fprintf_chk@plt>
   15fa8:	b	15f78 <__snprintf_chk@plt+0x4bf0>
   15fac:	ldr	r3, [pc, #140]	; 16040 <__snprintf_chk@plt+0x4cb8>
   15fb0:	ldr	r3, [r3]
   15fb4:	mov	r2, #2
   15fb8:	mov	r1, #1
   15fbc:	ldr	r0, [pc, #164]	; 16068 <__snprintf_chk@plt+0x4ce0>
   15fc0:	bl	1113c <fwrite@plt>
   15fc4:	b	15f84 <__snprintf_chk@plt+0x4bfc>
   15fc8:	ldr	r3, [pc, #112]	; 16040 <__snprintf_chk@plt+0x4cb8>
   15fcc:	ldr	r1, [r3]
   15fd0:	mov	r0, #32
   15fd4:	bl	1131c <fputc@plt>
   15fd8:	b	15dac <__snprintf_chk@plt+0x4a24>
   15fdc:	ldr	r3, [pc, #92]	; 16040 <__snprintf_chk@plt+0x4cb8>
   15fe0:	ldr	r5, [r3]
   15fe4:	add	r1, sp, #28
   15fe8:	ldr	r0, [r4, #24]
   15fec:	bl	15888 <__snprintf_chk@plt+0x4500>
   15ff0:	eor	r6, r6, #1
   15ff4:	mov	r3, r0
   15ff8:	ldr	r2, [pc, #108]	; 1606c <__snprintf_chk@plt+0x4ce4>
   15ffc:	add	r2, r2, r6
   16000:	mov	r1, #1
   16004:	mov	r0, r5
   16008:	bl	112bc <__fprintf_chk@plt>
   1600c:	mov	r3, #1
   16010:	strb	r3, [r4, #186]	; 0xba
   16014:	ldrb	r3, [r4, #152]	; 0x98
   16018:	cmp	r3, #0
   1601c:	beq	15ec4 <__snprintf_chk@plt+0x4b3c>
   16020:	ldr	r4, [r4, #88]	; 0x58
   16024:	asr	r5, r4, #31
   16028:	ldr	r3, [pc, #16]	; 16040 <__snprintf_chk@plt+0x4cb8>
   1602c:	ldr	r1, [r3]
   16030:	mov	r0, #32
   16034:	bl	1131c <fputc@plt>
   16038:	b	15e98 <__snprintf_chk@plt+0x4b10>
   1603c:	muleq	r2, r4, r4
   16040:	muleq	r3, r8, r1
   16044:	andeq	r2, r2, r0, lsl r5
   16048:	andeq	r2, r2, r4, asr #10
   1604c:	andeq	r3, r2, r8, asr r0
   16050:	andeq	r2, r2, r8, ror #9
   16054:	andeq	r2, r2, r4, ror #10
   16058:	andeq	r2, r2, r8, ror r5
   1605c:	strdeq	r2, [r2], -r0
   16060:	andeq	r2, r2, r0, lsr #10
   16064:	andeq	r2, r2, r8, lsr r5
   16068:	andeq	r2, r2, r0, asr #10
   1606c:	andeq	r2, r2, r0, ror r5
   16070:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16074:	sub	sp, sp, #1440	; 0x5a0
   16078:	sub	sp, sp, #4
   1607c:	str	r0, [sp, #60]	; 0x3c
   16080:	mov	r3, #0
   16084:	add	r2, sp, #1344	; 0x540
   16088:	strh	r3, [r2]
   1608c:	add	sl, sp, #224	; 0xe0
   16090:	mov	fp, r2
   16094:	str	r3, [sp, #100]	; 0x64
   16098:	mov	r8, r3
   1609c:	mvn	r7, #1
   160a0:	ldr	r9, [pc, #3900]	; 16fe4 <__snprintf_chk@plt+0x5c5c>
   160a4:	add	r3, r9, #1296	; 0x510
   160a8:	str	r3, [sp, #120]	; 0x78
   160ac:	b	168ec <__snprintf_chk@plt+0x5564>
   160b0:	add	r6, r6, #1
   160b4:	str	r6, [r0]
   160b8:	ldr	r6, [r0]
   160bc:	ldrb	r5, [r6]
   160c0:	cmp	r5, #9
   160c4:	bcc	160d8 <__snprintf_chk@plt+0x4d50>
   160c8:	cmp	r5, #13
   160cc:	bls	160b0 <__snprintf_chk@plt+0x4d28>
   160d0:	cmp	r5, #32
   160d4:	beq	160b0 <__snprintf_chk@plt+0x4d28>
   160d8:	sub	r3, r5, #48	; 0x30
   160dc:	cmp	r3, #9
   160e0:	bls	1611c <__snprintf_chk@plt+0x4d94>
   160e4:	sub	r3, r5, #43	; 0x2b
   160e8:	tst	r3, #253	; 0xfd
   160ec:	beq	183f4 <__snprintf_chk@plt+0x706c>
   160f0:	cmp	r5, #65	; 0x41
   160f4:	bcc	1610c <__snprintf_chk@plt+0x4d84>
   160f8:	cmp	r5, #90	; 0x5a
   160fc:	bls	163a4 <__snprintf_chk@plt+0x501c>
   16100:	sub	r3, r5, #97	; 0x61
   16104:	cmp	r3, #25
   16108:	bls	163a4 <__snprintf_chk@plt+0x501c>
   1610c:	cmp	r5, #40	; 0x28
   16110:	bne	166e8 <__snprintf_chk@plt+0x5360>
   16114:	mov	r1, #0
   16118:	b	16704 <__snprintf_chk@plt+0x537c>
   1611c:	cmp	r5, #45	; 0x2d
   16120:	movne	r3, #0
   16124:	moveq	r3, #1
   16128:	sub	r2, r5, #43	; 0x2b
   1612c:	tst	r2, #253	; 0xfd
   16130:	bne	16178 <__snprintf_chk@plt+0x4df0>
   16134:	cmp	r3, #0
   16138:	mvnne	r2, #0
   1613c:	moveq	r2, #1
   16140:	add	r6, r6, #1
   16144:	str	r6, [r0]
   16148:	ldrb	r5, [r6]
   1614c:	cmp	r5, #9
   16150:	bcc	16164 <__snprintf_chk@plt+0x4ddc>
   16154:	cmp	r5, #13
   16158:	bls	16140 <__snprintf_chk@plt+0x4db8>
   1615c:	cmp	r5, #32
   16160:	beq	16140 <__snprintf_chk@plt+0x4db8>
   16164:	sub	r3, r5, #48	; 0x30
   16168:	cmp	r3, #9
   1616c:	bhi	160b8 <__snprintf_chk@plt+0x4d30>
   16170:	str	r2, [sp, #64]	; 0x40
   16174:	b	16180 <__snprintf_chk@plt+0x4df8>
   16178:	mov	r3, #0
   1617c:	str	r3, [sp, #64]	; 0x40
   16180:	mov	r7, #0
   16184:	cmp	r7, #0
   16188:	blt	162d8 <__snprintf_chk@plt+0x4f50>
   1618c:	ldr	r3, [pc, #3668]	; 16fe8 <__snprintf_chk@plt+0x5c60>
   16190:	cmp	r7, r3
   16194:	movle	r0, #0
   16198:	movgt	r0, #1
   1619c:	cmp	r0, #0
   161a0:	bne	16734 <__snprintf_chk@plt+0x53ac>
   161a4:	add	r7, r7, r7, lsl #2
   161a8:	lsl	r7, r7, #1
   161ac:	ldr	r3, [sp, #64]	; 0x40
   161b0:	cmp	r3, #0
   161b4:	blt	16300 <__snprintf_chk@plt+0x4f78>
   161b8:	cmp	r5, #48	; 0x30
   161bc:	bpl	18414 <__snprintf_chk@plt+0x708c>
   161c0:	rsb	r3, r5, #-2147483600	; 0x80000030
   161c4:	cmp	r7, r3
   161c8:	movge	r3, #0
   161cc:	movlt	r3, #1
   161d0:	cmp	r3, #0
   161d4:	bne	1673c <__snprintf_chk@plt+0x53b4>
   161d8:	ldr	r3, [sp, #64]	; 0x40
   161dc:	cmp	r3, #0
   161e0:	rsblt	r5, r5, #48	; 0x30
   161e4:	subge	r5, r5, #48	; 0x30
   161e8:	add	r3, r7, r5
   161ec:	mov	r7, r3
   161f0:	ldrb	r5, [r6, #1]!
   161f4:	sub	r2, r5, #48	; 0x30
   161f8:	cmp	r2, #9
   161fc:	bls	16184 <__snprintf_chk@plt+0x4dfc>
   16200:	and	r5, r5, #253	; 0xfd
   16204:	cmp	r5, #44	; 0x2c
   16208:	bne	1635c <__snprintf_chk@plt+0x4fd4>
   1620c:	ldrb	r2, [r6, #1]
   16210:	sub	r1, r2, #48	; 0x30
   16214:	cmp	r1, #9
   16218:	bhi	1635c <__snprintf_chk@plt+0x4fd4>
   1621c:	add	r6, r6, #2
   16220:	mov	r2, r1
   16224:	mov	lr, #8
   16228:	add	r2, r2, r2, lsl #2
   1622c:	lsl	r0, r2, #1
   16230:	mov	r2, r0
   16234:	ldrb	r1, [r6]
   16238:	sub	ip, r1, #48	; 0x30
   1623c:	cmp	ip, #9
   16240:	addls	r6, r6, #1
   16244:	movls	r2, ip
   16248:	addls	r2, r0, r2
   1624c:	subs	lr, lr, #1
   16250:	bne	16228 <__snprintf_chk@plt+0x4ea0>
   16254:	ldr	r1, [sp, #64]	; 0x40
   16258:	cmp	r1, #0
   1625c:	movlt	r1, r6
   16260:	blt	16338 <__snprintf_chk@plt+0x4fb0>
   16264:	mov	r0, r6
   16268:	add	r6, r6, #1
   1626c:	ldrb	r1, [r0]
   16270:	sub	r1, r1, #48	; 0x30
   16274:	cmp	r1, #9
   16278:	bls	16264 <__snprintf_chk@plt+0x4edc>
   1627c:	adds	r1, r2, #0
   16280:	movne	r1, #1
   16284:	ldr	ip, [sp, #64]	; 0x40
   16288:	ands	r1, r1, ip, lsr #31
   1628c:	beq	162b4 <__snprintf_chk@plt+0x4f2c>
   16290:	cmp	r7, #0
   16294:	bge	162a4 <__snprintf_chk@plt+0x4f1c>
   16298:	add	r7, r7, #-2147483648	; 0x80000000
   1629c:	cmp	r7, #0
   162a0:	ble	16744 <__snprintf_chk@plt+0x53bc>
   162a4:	sub	r7, r3, #1
   162a8:	rsb	r2, r2, #998244352	; 0x3b800000
   162ac:	add	r2, r2, #1753088	; 0x1ac000
   162b0:	add	r2, r2, #2560	; 0xa00
   162b4:	str	r7, [sp, #1384]	; 0x568
   162b8:	str	r2, [sp, #1388]	; 0x56c
   162bc:	ldr	r3, [sp, #60]	; 0x3c
   162c0:	str	r0, [r3]
   162c4:	ldr	r7, [pc, #3360]	; 16fec <__snprintf_chk@plt+0x5c64>
   162c8:	ldr	r3, [sp, #64]	; 0x40
   162cc:	cmp	r3, #0
   162d0:	movne	r7, #276	; 0x114
   162d4:	b	16398 <__snprintf_chk@plt+0x5010>
   162d8:	cmn	r7, #1
   162dc:	moveq	r0, #0
   162e0:	beq	1619c <__snprintf_chk@plt+0x4e14>
   162e4:	mov	r1, r7
   162e8:	mov	r0, #-2147483648	; 0x80000000
   162ec:	bl	1fa40 <__snprintf_chk@plt+0xe6b8>
   162f0:	cmp	r0, #9
   162f4:	movgt	r0, #0
   162f8:	movle	r0, #1
   162fc:	b	1619c <__snprintf_chk@plt+0x4e14>
   16300:	rsbs	r3, r5, #48	; 0x30
   16304:	bmi	16318 <__snprintf_chk@plt+0x4f90>
   16308:	cmp	r7, #0
   1630c:	bge	1841c <__snprintf_chk@plt+0x7094>
   16310:	rsb	r2, r5, #48	; 0x30
   16314:	b	16324 <__snprintf_chk@plt+0x4f9c>
   16318:	rsb	r3, r3, #-2147483648	; 0x80000000
   1631c:	b	161c4 <__snprintf_chk@plt+0x4e3c>
   16320:	sub	r2, r5, #48	; 0x30
   16324:	rsb	r3, r7, #-2147483648	; 0x80000000
   16328:	cmp	r3, r2
   1632c:	movle	r3, #0
   16330:	movgt	r3, #1
   16334:	b	161d0 <__snprintf_chk@plt+0x4e48>
   16338:	mov	r6, r1
   1633c:	ldrb	r0, [r1], #1
   16340:	sub	ip, r0, #48	; 0x30
   16344:	cmp	ip, #9
   16348:	bhi	16264 <__snprintf_chk@plt+0x4edc>
   1634c:	cmp	r0, #48	; 0x30
   16350:	beq	16338 <__snprintf_chk@plt+0x4fb0>
   16354:	add	r2, r2, #1
   16358:	b	16264 <__snprintf_chk@plt+0x4edc>
   1635c:	ldr	r1, [sp, #64]	; 0x40
   16360:	lsr	r3, r1, #31
   16364:	strb	r3, [sp, #1384]	; 0x568
   16368:	mov	r2, r7
   1636c:	asr	r3, r7, #31
   16370:	strd	r2, [sp, #112]	; 0x70
   16374:	ldr	r2, [sp, #60]	; 0x3c
   16378:	ldr	r3, [r2]
   1637c:	sub	r3, r6, r3
   16380:	str	r3, [sp, #124]	; 0x7c
   16384:	str	r6, [r2]
   16388:	ldr	r7, [pc, #3168]	; 16ff0 <__snprintf_chk@plt+0x5c68>
   1638c:	ldr	r3, [pc, #3168]	; 16ff4 <__snprintf_chk@plt+0x5c6c>
   16390:	cmp	r1, #0
   16394:	movne	r7, r3
   16398:	add	r3, r9, r7
   1639c:	ldrb	r3, [r3, #1992]	; 0x7c8
   163a0:	b	16924 <__snprintf_chk@plt+0x559c>
   163a4:	add	r3, sp, #148	; 0x94
   163a8:	add	r2, sp, #167	; 0xa7
   163ac:	ldr	r0, [sp, #60]	; 0x3c
   163b0:	b	163bc <__snprintf_chk@plt+0x5034>
   163b4:	cmp	r5, #46	; 0x2e
   163b8:	bne	163f8 <__snprintf_chk@plt+0x5070>
   163bc:	cmp	r3, r2
   163c0:	strbcc	r5, [r3]
   163c4:	addcc	r3, r3, #1
   163c8:	ldr	r1, [r0]
   163cc:	add	ip, r1, #1
   163d0:	str	ip, [r0]
   163d4:	ldrb	r5, [r1, #1]
   163d8:	cmp	r5, #65	; 0x41
   163dc:	bcc	163b4 <__snprintf_chk@plt+0x502c>
   163e0:	cmp	r5, #90	; 0x5a
   163e4:	bls	163bc <__snprintf_chk@plt+0x5034>
   163e8:	sub	r1, r5, #97	; 0x61
   163ec:	cmp	r1, #25
   163f0:	bhi	163b4 <__snprintf_chk@plt+0x502c>
   163f4:	b	163bc <__snprintf_chk@plt+0x5034>
   163f8:	mov	r2, #0
   163fc:	strb	r2, [r3]
   16400:	ldrb	r3, [sp, #148]	; 0x94
   16404:	cmp	r3, r2
   16408:	beq	16430 <__snprintf_chk@plt+0x50a8>
   1640c:	add	r2, sp, #148	; 0x94
   16410:	mov	r1, r3
   16414:	sub	r0, r3, #97	; 0x61
   16418:	cmp	r0, #25
   1641c:	subls	r1, r3, #32
   16420:	strb	r1, [r2]
   16424:	ldrb	r3, [r2, #1]!
   16428:	cmp	r3, #0
   1642c:	bne	16410 <__snprintf_chk@plt+0x5088>
   16430:	add	r6, r9, #1248	; 0x4e0
   16434:	ldr	r1, [pc, #3004]	; 16ff8 <__snprintf_chk@plt+0x5c70>
   16438:	add	r3, sp, #148	; 0x94
   1643c:	str	r3, [sp, #64]	; 0x40
   16440:	mov	r5, r6
   16444:	ldr	r0, [sp, #64]	; 0x40
   16448:	bl	11070 <strcmp@plt>
   1644c:	cmp	r0, #0
   16450:	beq	16684 <__snprintf_chk@plt+0x52fc>
   16454:	ldr	r1, [r6, #12]!
   16458:	cmp	r1, #0
   1645c:	bne	16440 <__snprintf_chk@plt+0x50b8>
   16460:	add	r0, sp, #148	; 0x94
   16464:	bl	1122c <strlen@plt>
   16468:	mov	r3, r0
   1646c:	str	r0, [sp, #72]	; 0x48
   16470:	cmp	r0, #3
   16474:	moveq	r3, #1
   16478:	beq	16498 <__snprintf_chk@plt+0x5110>
   1647c:	cmp	r3, #4
   16480:	movne	r3, #0
   16484:	bne	16498 <__snprintf_chk@plt+0x5110>
   16488:	ldrb	r3, [sp, #151]	; 0x97
   1648c:	cmp	r3, #46	; 0x2e
   16490:	movne	r3, #0
   16494:	moveq	r3, #1
   16498:	str	r3, [sp, #64]	; 0x40
   1649c:	ldr	r3, [sp, #120]	; 0x78
   164a0:	add	r6, r3, #12
   164a4:	ldr	r1, [pc, #2896]	; 16ffc <__snprintf_chk@plt+0x5c74>
   164a8:	add	r3, sp, #148	; 0x94
   164ac:	mov	r7, r3
   164b0:	b	164d8 <__snprintf_chk@plt+0x5150>
   164b4:	mov	r0, r7
   164b8:	bl	11070 <strcmp@plt>
   164bc:	clz	r0, r0
   164c0:	lsr	r0, r0, #5
   164c4:	cmp	r0, #0
   164c8:	bne	16684 <__snprintf_chk@plt+0x52fc>
   164cc:	ldr	r1, [r6, #12]!
   164d0:	cmp	r1, #0
   164d4:	beq	16500 <__snprintf_chk@plt+0x5178>
   164d8:	mov	r5, r6
   164dc:	ldr	r3, [sp, #64]	; 0x40
   164e0:	cmp	r3, #0
   164e4:	beq	164b4 <__snprintf_chk@plt+0x512c>
   164e8:	mov	r2, #3
   164ec:	mov	r0, r7
   164f0:	bl	11370 <strncmp@plt>
   164f4:	clz	r0, r0
   164f8:	lsr	r0, r0, #5
   164fc:	b	164c4 <__snprintf_chk@plt+0x513c>
   16500:	mov	r7, r0
   16504:	add	r1, sp, #148	; 0x94
   16508:	ldr	r0, [sp, #60]	; 0x3c
   1650c:	bl	156e4 <__snprintf_chk@plt+0x435c>
   16510:	subs	r5, r0, #0
   16514:	bne	1668c <__snprintf_chk@plt+0x5304>
   16518:	ldr	r1, [pc, #2784]	; 17000 <__snprintf_chk@plt+0x5c78>
   1651c:	add	r0, sp, #148	; 0x94
   16520:	bl	11070 <strcmp@plt>
   16524:	cmp	r0, #0
   16528:	beq	18404 <__snprintf_chk@plt+0x707c>
   1652c:	add	r3, r9, #1600	; 0x640
   16530:	add	r3, r3, #8
   16534:	str	r3, [sp, #64]	; 0x40
   16538:	mov	r6, r3
   1653c:	ldr	r1, [pc, #2752]	; 17004 <__snprintf_chk@plt+0x5c7c>
   16540:	add	r3, sp, #148	; 0x94
   16544:	str	r3, [sp, #76]	; 0x4c
   16548:	mov	r5, r6
   1654c:	ldr	r0, [sp, #76]	; 0x4c
   16550:	bl	11070 <strcmp@plt>
   16554:	cmp	r0, #0
   16558:	beq	16684 <__snprintf_chk@plt+0x52fc>
   1655c:	ldr	r1, [r6, #12]!
   16560:	cmp	r1, #0
   16564:	bne	16548 <__snprintf_chk@plt+0x51c0>
   16568:	add	r6, sp, #148	; 0x94
   1656c:	ldr	r3, [sp, #72]	; 0x48
   16570:	sub	r3, r3, #1
   16574:	str	r3, [sp, #76]	; 0x4c
   16578:	ldrb	r3, [r6, r3]
   1657c:	cmp	r3, #83	; 0x53
   16580:	bne	165cc <__snprintf_chk@plt+0x5244>
   16584:	mov	r3, #0
   16588:	ldr	r2, [sp, #76]	; 0x4c
   1658c:	strb	r3, [r6, r2]
   16590:	ldr	r1, [pc, #2668]	; 17004 <__snprintf_chk@plt+0x5c7c>
   16594:	str	r6, [sp, #80]	; 0x50
   16598:	ldr	r5, [sp, #64]	; 0x40
   1659c:	ldr	r0, [sp, #80]	; 0x50
   165a0:	bl	11070 <strcmp@plt>
   165a4:	cmp	r0, #0
   165a8:	beq	16684 <__snprintf_chk@plt+0x52fc>
   165ac:	ldr	r3, [sp, #64]	; 0x40
   165b0:	ldr	r1, [r3, #12]!
   165b4:	str	r3, [sp, #64]	; 0x40
   165b8:	cmp	r1, #0
   165bc:	bne	16598 <__snprintf_chk@plt+0x5210>
   165c0:	mov	r3, #83	; 0x53
   165c4:	ldr	r2, [sp, #76]	; 0x4c
   165c8:	strb	r3, [r6, r2]
   165cc:	add	r6, r9, #1728	; 0x6c0
   165d0:	add	r6, r6, #12
   165d4:	ldr	r1, [pc, #2604]	; 17008 <__snprintf_chk@plt+0x5c80>
   165d8:	add	r3, sp, #148	; 0x94
   165dc:	str	r3, [sp, #64]	; 0x40
   165e0:	mov	r5, r6
   165e4:	ldr	r0, [sp, #64]	; 0x40
   165e8:	bl	11070 <strcmp@plt>
   165ec:	cmp	r0, #0
   165f0:	beq	16684 <__snprintf_chk@plt+0x52fc>
   165f4:	ldr	r1, [r6, #12]!
   165f8:	cmp	r1, #0
   165fc:	bne	165e0 <__snprintf_chk@plt+0x5258>
   16600:	ldr	r3, [sp, #72]	; 0x48
   16604:	cmp	r3, #1
   16608:	bne	16628 <__snprintf_chk@plt+0x52a0>
   1660c:	ldrb	r3, [sp, #148]	; 0x94
   16610:	cmp	r3, #65	; 0x41
   16614:	beq	1840c <__snprintf_chk@plt+0x7084>
   16618:	add	r5, r9, #808	; 0x328
   1661c:	ldr	r2, [r5, #12]!
   16620:	cmp	r2, #0
   16624:	bne	16678 <__snprintf_chk@plt+0x52f0>
   16628:	ldrb	r3, [sp, #148]	; 0x94
   1662c:	cmp	r3, #0
   16630:	addne	r3, sp, #160	; 0xa0
   16634:	addne	r3, sp, #148	; 0x94
   16638:	movne	r2, r3
   1663c:	movne	r0, #1
   16640:	bne	166a8 <__snprintf_chk@plt+0x5320>
   16644:	ldr	r3, [sp, #60]	; 0x3c
   16648:	ldrb	r3, [r3, #181]	; 0xb5
   1664c:	cmp	r3, #0
   16650:	moveq	r7, #63	; 0x3f
   16654:	beq	1690c <__snprintf_chk@plt+0x5584>
   16658:	mov	r2, #5
   1665c:	ldr	r1, [pc, #2472]	; 1700c <__snprintf_chk@plt+0x5c84>
   16660:	mov	r0, #0
   16664:	bl	110f4 <dcgettext@plt>
   16668:	add	r1, sp, #148	; 0x94
   1666c:	bl	15a88 <__snprintf_chk@plt+0x4700>
   16670:	mov	r7, #63	; 0x3f
   16674:	b	1690c <__snprintf_chk@plt+0x5584>
   16678:	ldrb	r2, [r2]
   1667c:	cmp	r2, r3
   16680:	bne	1661c <__snprintf_chk@plt+0x5294>
   16684:	cmp	r5, #0
   16688:	beq	16644 <__snprintf_chk@plt+0x52bc>
   1668c:	ldr	r2, [r5, #8]
   16690:	asr	r3, r2, #31
   16694:	add	r1, sp, #1376	; 0x560
   16698:	add	r1, r1, #8
   1669c:	strd	r2, [r1]
   166a0:	ldr	r7, [r5, #4]
   166a4:	b	1690c <__snprintf_chk@plt+0x5584>
   166a8:	ldrb	r1, [r2]
   166ac:	cmp	r1, #46	; 0x2e
   166b0:	addne	r3, r3, #1
   166b4:	moveq	r7, r0
   166b8:	ldrb	r1, [r2, #1]!
   166bc:	strb	r1, [r3]
   166c0:	cmp	r1, #0
   166c4:	bne	166a8 <__snprintf_chk@plt+0x5320>
   166c8:	cmp	r7, #0
   166cc:	beq	16644 <__snprintf_chk@plt+0x52bc>
   166d0:	add	r1, sp, #148	; 0x94
   166d4:	ldr	r0, [sp, #60]	; 0x3c
   166d8:	bl	156e4 <__snprintf_chk@plt+0x435c>
   166dc:	subs	r5, r0, #0
   166e0:	bne	1668c <__snprintf_chk@plt+0x5304>
   166e4:	b	16644 <__snprintf_chk@plt+0x52bc>
   166e8:	add	r3, r6, #1
   166ec:	ldr	r2, [sp, #60]	; 0x3c
   166f0:	str	r3, [r2]
   166f4:	ldrb	r7, [r6]
   166f8:	b	1690c <__snprintf_chk@plt+0x5584>
   166fc:	cmp	r1, #0
   16700:	beq	160b8 <__snprintf_chk@plt+0x4d30>
   16704:	ldr	r3, [r0]
   16708:	add	r2, r3, #1
   1670c:	str	r2, [r0]
   16710:	ldrb	r3, [r3]
   16714:	cmp	r3, #0
   16718:	beq	1674c <__snprintf_chk@plt+0x53c4>
   1671c:	cmp	r3, #40	; 0x28
   16720:	addeq	r1, r1, #1
   16724:	beq	166fc <__snprintf_chk@plt+0x5374>
   16728:	cmp	r3, #41	; 0x29
   1672c:	subeq	r1, r1, #1
   16730:	b	166fc <__snprintf_chk@plt+0x5374>
   16734:	mov	r7, #63	; 0x3f
   16738:	b	16914 <__snprintf_chk@plt+0x558c>
   1673c:	mov	r7, #63	; 0x3f
   16740:	b	16914 <__snprintf_chk@plt+0x558c>
   16744:	mov	r7, #63	; 0x3f
   16748:	b	16914 <__snprintf_chk@plt+0x558c>
   1674c:	mov	r3, #0
   16750:	mov	r7, r3
   16754:	b	16924 <__snprintf_chk@plt+0x559c>
   16758:	mov	r3, #0
   1675c:	mov	r7, r3
   16760:	b	16924 <__snprintf_chk@plt+0x559c>
   16764:	add	r4, r9, r4
   16768:	ldrb	r8, [r4, #2388]	; 0x954
   1676c:	cmp	r8, #0
   16770:	rsble	r6, r8, #0
   16774:	ble	16954 <__snprintf_chk@plt+0x55cc>
   16778:	ldr	r3, [sp, #100]	; 0x64
   1677c:	cmp	r3, #0
   16780:	subne	r3, r3, #1
   16784:	strne	r3, [sp, #100]	; 0x64
   16788:	add	sl, sl, #56	; 0x38
   1678c:	add	r1, sp, #1392	; 0x570
   16790:	ldrd	r2, [sp, #112]	; 0x70
   16794:	strd	r2, [r1]
   16798:	ldr	r3, [sp, #124]	; 0x7c
   1679c:	str	r3, [sp, #1400]	; 0x578
   167a0:	mov	ip, sl
   167a4:	add	lr, sp, #1376	; 0x560
   167a8:	add	lr, lr, #8
   167ac:	ldm	lr!, {r0, r1, r2, r3}
   167b0:	stmia	ip!, {r0, r1, r2, r3}
   167b4:	ldm	lr!, {r0, r1, r2, r3}
   167b8:	stmia	ip!, {r0, r1, r2, r3}
   167bc:	ldm	lr!, {r0, r1, r2, r3}
   167c0:	stmia	ip!, {r0, r1, r2, r3}
   167c4:	ldm	lr, {r0, r1}
   167c8:	stm	ip, {r0, r1}
   167cc:	mov	lr, fp
   167d0:	mvn	r7, #1
   167d4:	b	168cc <__snprintf_chk@plt+0x5544>
   167d8:	ldr	r2, [sp, #60]	; 0x3c
   167dc:	add	r3, r2, #88	; 0x58
   167e0:	ldm	sl, {r0, r1}
   167e4:	stm	r3, {r0, r1}
   167e8:	mov	r3, #1
   167ec:	strb	r3, [r2, #152]	; 0x98
   167f0:	mov	r2, #5
   167f4:	ldr	r1, [pc, #2068]	; 17010 <__snprintf_chk@plt+0x5c88>
   167f8:	mov	r0, #0
   167fc:	bl	110f4 <dcgettext@plt>
   16800:	ldr	r1, [sp, #60]	; 0x3c
   16804:	bl	15cd0 <__snprintf_chk@plt+0x4948>
   16808:	rsb	r3, r8, r8, lsl #3
   1680c:	sub	sl, sl, r3, lsl #3
   16810:	sub	lr, fp, r8, lsl #1
   16814:	add	sl, sl, #56	; 0x38
   16818:	ldr	r3, [sp, #76]	; 0x4c
   1681c:	str	r3, [sp, #176]	; 0xb0
   16820:	ldr	r3, [sp, #80]	; 0x50
   16824:	str	r3, [sp, #180]	; 0xb4
   16828:	ldrd	r2, [sp, #64]	; 0x40
   1682c:	strd	r2, [sp, #184]	; 0xb8
   16830:	ldr	r3, [sp, #92]	; 0x5c
   16834:	str	r3, [sp, #192]	; 0xc0
   16838:	ldr	r3, [sp, #96]	; 0x60
   1683c:	str	r3, [sp, #196]	; 0xc4
   16840:	ldr	r3, [sp, #84]	; 0x54
   16844:	str	r3, [sp, #200]	; 0xc8
   16848:	ldr	r3, [sp, #88]	; 0x58
   1684c:	str	r3, [sp, #204]	; 0xcc
   16850:	strd	r4, [sp, #208]	; 0xd0
   16854:	ldr	r3, [sp, #72]	; 0x48
   16858:	str	r3, [sp, #216]	; 0xd8
   1685c:	mov	r4, sl
   16860:	add	ip, sp, #168	; 0xa8
   16864:	ldm	ip!, {r0, r1, r2, r3}
   16868:	stmia	r4!, {r0, r1, r2, r3}
   1686c:	ldm	ip!, {r0, r1, r2, r3}
   16870:	stmia	r4!, {r0, r1, r2, r3}
   16874:	ldm	ip!, {r0, r1, r2, r3}
   16878:	stmia	r4!, {r0, r1, r2, r3}
   1687c:	ldm	ip, {r0, r1}
   16880:	stm	r4, {r0, r1}
   16884:	add	r6, r9, r6
   16888:	ldrb	r3, [r6, #2712]	; 0xa98
   1688c:	sub	r3, r3, #28
   16890:	ldrsh	r0, [lr]
   16894:	add	r2, r9, r3
   16898:	add	r2, r2, #2800	; 0xaf0
   1689c:	ldrsb	r2, [r2, #4]
   168a0:	add	r2, r2, r0
   168a4:	cmp	r2, #112	; 0x70
   168a8:	bhi	168c0 <__snprintf_chk@plt+0x5538>
   168ac:	add	r1, r9, r2
   168b0:	add	r1, r1, #2272	; 0x8e0
   168b4:	ldrsb	r1, [r1]
   168b8:	cmp	r1, r0
   168bc:	beq	1826c <__snprintf_chk@plt+0x6ee4>
   168c0:	add	r3, r9, r3
   168c4:	add	r3, r3, #2832	; 0xb10
   168c8:	ldrsb	r8, [r3]
   168cc:	add	fp, lr, #2
   168d0:	strh	r8, [lr, #2]
   168d4:	add	r3, sp, #1376	; 0x560
   168d8:	add	r3, r3, #6
   168dc:	cmp	fp, r3
   168e0:	bcs	1834c <__snprintf_chk@plt+0x6fc4>
   168e4:	cmp	r8, #12
   168e8:	beq	1839c <__snprintf_chk@plt+0x7014>
   168ec:	add	r3, r9, r8
   168f0:	add	r3, r3, #1120	; 0x460
   168f4:	ldrsb	r4, [r3, #12]
   168f8:	cmn	r4, #93	; 0x5d
   168fc:	beq	16944 <__snprintf_chk@plt+0x55bc>
   16900:	cmn	r7, #2
   16904:	ldreq	r0, [sp, #60]	; 0x3c
   16908:	beq	160b8 <__snprintf_chk@plt+0x4d30>
   1690c:	cmp	r7, #0
   16910:	ble	16758 <__snprintf_chk@plt+0x53d0>
   16914:	ldr	r3, [pc, #1744]	; 16fec <__snprintf_chk@plt+0x5c64>
   16918:	cmp	r7, r3
   1691c:	movhi	r3, #2
   16920:	bls	16398 <__snprintf_chk@plt+0x5010>
   16924:	add	r4, r3, r4
   16928:	cmp	r4, #112	; 0x70
   1692c:	bhi	16944 <__snprintf_chk@plt+0x55bc>
   16930:	add	r2, r9, r4
   16934:	add	r2, r2, #2272	; 0x8e0
   16938:	ldrsb	r2, [r2]
   1693c:	cmp	r3, r2
   16940:	beq	16764 <__snprintf_chk@plt+0x53dc>
   16944:	add	r3, r9, r8
   16948:	ldrb	r6, [r3, #2504]	; 0x9c8
   1694c:	cmp	r6, #0
   16950:	beq	18278 <__snprintf_chk@plt+0x6ef0>
   16954:	add	r3, r9, r6
   16958:	ldrb	r8, [r3, #2620]	; 0xa3c
   1695c:	str	r8, [sp, #104]	; 0x68
   16960:	rsb	lr, r8, #1
   16964:	rsb	lr, lr, lr, lsl #3
   16968:	add	lr, sl, lr, lsl #3
   1696c:	add	ip, sp, #168	; 0xa8
   16970:	mov	r4, lr
   16974:	ldm	r4!, {r0, r1, r2, r3}
   16978:	stmia	ip!, {r0, r1, r2, r3}
   1697c:	ldm	r4!, {r0, r1, r2, r3}
   16980:	stmia	ip!, {r0, r1, r2, r3}
   16984:	ldm	r4!, {r0, r1, r2, r3}
   16988:	stmia	ip!, {r0, r1, r2, r3}
   1698c:	ldm	r4, {r0, r1}
   16990:	stm	ip, {r0, r1}
   16994:	ldr	r3, [lr, #8]
   16998:	str	r3, [sp, #76]	; 0x4c
   1699c:	ldr	r3, [lr, #12]
   169a0:	str	r3, [sp, #80]	; 0x50
   169a4:	ldrd	r2, [lr, #16]
   169a8:	strd	r2, [sp, #64]	; 0x40
   169ac:	ldr	r3, [lr, #24]
   169b0:	str	r3, [sp, #92]	; 0x5c
   169b4:	ldr	r3, [lr, #28]
   169b8:	str	r3, [sp, #96]	; 0x60
   169bc:	ldr	r3, [lr, #32]
   169c0:	str	r3, [sp, #84]	; 0x54
   169c4:	ldr	r3, [lr, #36]	; 0x24
   169c8:	str	r3, [sp, #88]	; 0x58
   169cc:	ldrd	r4, [lr, #40]	; 0x28
   169d0:	ldr	r3, [lr, #48]	; 0x30
   169d4:	str	r3, [sp, #72]	; 0x48
   169d8:	sub	r3, r6, #4
   169dc:	cmp	r3, #87	; 0x57
   169e0:	ldrls	pc, [pc, r3, lsl #2]
   169e4:	b	16808 <__snprintf_chk@plt+0x5480>
   169e8:	ldrdeq	r6, [r1], -r8
   169ec:	andeq	r6, r1, r8, lsl #16
   169f0:	andeq	r6, r1, r8, lsl #16
   169f4:	andeq	r6, r1, r8, asr #22
   169f8:	andeq	r6, r1, r0, lsl #23
   169fc:	andeq	r6, r1, ip, lsr #23
   16a00:	ldrdeq	r6, [r1], -r8
   16a04:	andeq	r6, r1, r4, lsl #24
   16a08:	andeq	r6, r1, r0, lsr ip
   16a0c:	andeq	r6, r1, ip, asr ip
   16a10:	andeq	r6, r1, r8, ror ip
   16a14:	muleq	r1, r4, ip
   16a18:	andeq	r6, r1, r8, lsl #16
   16a1c:	andeq	r6, r1, r8, lsl #16
   16a20:			; <UNDEFINED> instruction: 0x00016cb0
   16a24:	andeq	r6, r1, r0, ror #25
   16a28:	andeq	r6, r1, ip, lsl #26
   16a2c:	andeq	r6, r1, r8, lsl #16
   16a30:	andeq	r6, r1, r8, asr #26
   16a34:	andeq	r6, r1, r8, ror sp
   16a38:	andeq	r6, r1, r4, lsr #27
   16a3c:	andeq	r6, r1, r8, lsl #16
   16a40:	andeq	r6, r1, r8, lsl #16
   16a44:	andeq	r6, r1, r0, ror #27
   16a48:	andeq	r6, r1, r4, lsr #28
   16a4c:	andeq	r6, r1, r4, lsr lr
   16a50:	andeq	r6, r1, r0, asr lr
   16a54:	andeq	r6, r1, r0, ror #28
   16a58:	andeq	r6, r1, r0, ror lr
   16a5c:	ldrdeq	r6, [r1], -r4
   16a60:	andeq	r6, r1, r8, lsr pc
   16a64:	andeq	r7, r1, r4, lsl #2
   16a68:	andeq	r7, r1, r8, lsl r1
   16a6c:	andeq	r7, r1, ip, lsr #2
   16a70:	andeq	r7, r1, r8, asr #2
   16a74:	andeq	r7, r1, r4, ror #2
   16a78:	andeq	r7, r1, r4, lsl #3
   16a7c:	andeq	r7, r1, r4, lsr #3
   16a80:			; <UNDEFINED> instruction: 0x000171bc
   16a84:	muleq	r1, ip, r2
   16a88:	andeq	r7, r1, r8, lsl #6
   16a8c:			; <UNDEFINED> instruction: 0x000173b8
   16a90:	ldrdeq	r7, [r1], -r0
   16a94:	andeq	r7, r1, r0, lsl #8
   16a98:	andeq	r7, r1, r8, lsl r4
   16a9c:	andeq	r6, r1, r8, lsl #16
   16aa0:	andeq	r7, r1, r8, asr #8
   16aa4:	andeq	r7, r1, r0, lsl #10
   16aa8:	andeq	r7, r1, r8, asr #10
   16aac:	andeq	r7, r1, ip, lsl #11
   16ab0:	ldrdeq	r7, [r1], -r0
   16ab4:	andeq	r7, r1, r8, lsl r6
   16ab8:	andeq	r7, r1, r0, ror #12
   16abc:	andeq	r7, r1, ip, lsr #13
   16ac0:	strdeq	r7, [r1], -r4
   16ac4:	andeq	r7, r1, ip, lsr r7
   16ac8:	andeq	r7, r1, r4, lsl #15
   16acc:	andeq	r7, r1, r8, lsr #18
   16ad0:	andeq	r7, r1, ip, asr #21
   16ad4:	andeq	r7, r1, r0, lsl fp
   16ad8:	andeq	r7, r1, r8, asr fp
   16adc:	andeq	r7, r1, r0, lsr #23
   16ae0:	andeq	r7, r1, r8, ror #23
   16ae4:	andeq	r7, r1, r0, lsr ip
   16ae8:	andeq	r7, r1, r8, ror ip
   16aec:	andeq	r7, r1, r0, asr #25
   16af0:	andeq	r7, r1, r0, lsl #26
   16af4:	andeq	r7, r1, r0, asr #26
   16af8:	andeq	r7, r1, ip, lsl #27
   16afc:	ldrdeq	r7, [r1], -r8
   16b00:	andeq	r6, r1, r8, lsl #16
   16b04:	andeq	r7, r1, ip, lsl lr
   16b08:	andeq	r7, r1, r4, ror #28
   16b0c:	andeq	r7, r1, ip, lsr #29
   16b10:	andeq	r8, r1, r0, asr r0
   16b14:	muleq	r1, r8, r0
   16b18:	andeq	r8, r1, r0, ror #1
   16b1c:	andeq	r8, r1, r0, lsr #2
   16b20:	andeq	r6, r1, r8, lsl #16
   16b24:	andeq	r6, r1, r8, lsl #16
   16b28:	andeq	r6, r1, r8, lsl #16
   16b2c:	andeq	r8, r1, r4, ror #2
   16b30:	andeq	r6, r1, r8, lsl #16
   16b34:	muleq	r1, ip, r1
   16b38:	ldrdeq	r8, [r1], -r4
   16b3c:	strdeq	r8, [r1], -r0
   16b40:	andeq	r8, r1, r0, asr r2
   16b44:	andeq	r8, r1, r0, ror #4
   16b48:	ldr	r2, [sp, #60]	; 0x3c
   16b4c:	ldr	r3, [r2, #172]	; 0xac
   16b50:	add	r3, r3, #1
   16b54:	str	r3, [r2, #172]	; 0xac
   16b58:	ldr	r3, [r2, #156]	; 0x9c
   16b5c:	add	r3, r3, #1
   16b60:	str	r3, [r2, #156]	; 0x9c
   16b64:	mov	r2, #5
   16b68:	ldr	r1, [pc, #1188]	; 17014 <__snprintf_chk@plt+0x5c8c>
   16b6c:	mov	r0, #0
   16b70:	bl	110f4 <dcgettext@plt>
   16b74:	ldr	r1, [sp, #60]	; 0x3c
   16b78:	bl	15cd0 <__snprintf_chk@plt+0x4948>
   16b7c:	b	16808 <__snprintf_chk@plt+0x5480>
   16b80:	ldr	r2, [sp, #60]	; 0x3c
   16b84:	ldr	r3, [r2, #172]	; 0xac
   16b88:	add	r3, r3, #1
   16b8c:	str	r3, [r2, #172]	; 0xac
   16b90:	mov	r2, #5
   16b94:	ldr	r1, [pc, #1148]	; 17018 <__snprintf_chk@plt+0x5c90>
   16b98:	mov	r0, #0
   16b9c:	bl	110f4 <dcgettext@plt>
   16ba0:	ldr	r1, [sp, #60]	; 0x3c
   16ba4:	bl	15cd0 <__snprintf_chk@plt+0x4948>
   16ba8:	b	16808 <__snprintf_chk@plt+0x5480>
   16bac:	ldr	r2, [sp, #60]	; 0x3c
   16bb0:	ldr	r3, [r2, #164]	; 0xa4
   16bb4:	add	r3, r3, #1
   16bb8:	str	r3, [r2, #164]	; 0xa4
   16bbc:	mov	r2, #5
   16bc0:	ldr	r1, [pc, #1108]	; 1701c <__snprintf_chk@plt+0x5c94>
   16bc4:	mov	r0, #0
   16bc8:	bl	110f4 <dcgettext@plt>
   16bcc:	ldr	r1, [sp, #60]	; 0x3c
   16bd0:	bl	15cd0 <__snprintf_chk@plt+0x4948>
   16bd4:	b	16808 <__snprintf_chk@plt+0x5480>
   16bd8:	ldr	r2, [sp, #60]	; 0x3c
   16bdc:	ldr	r3, [r2, #176]	; 0xb0
   16be0:	add	r3, r3, #1
   16be4:	str	r3, [r2, #176]	; 0xb0
   16be8:	mov	r2, #5
   16bec:	ldr	r1, [pc, #1068]	; 17020 <__snprintf_chk@plt+0x5c98>
   16bf0:	mov	r0, #0
   16bf4:	bl	110f4 <dcgettext@plt>
   16bf8:	ldr	r1, [sp, #60]	; 0x3c
   16bfc:	bl	15cd0 <__snprintf_chk@plt+0x4948>
   16c00:	b	16808 <__snprintf_chk@plt+0x5480>
   16c04:	ldr	r2, [sp, #60]	; 0x3c
   16c08:	ldr	r3, [r2, #156]	; 0x9c
   16c0c:	add	r3, r3, #1
   16c10:	str	r3, [r2, #156]	; 0x9c
   16c14:	mov	r2, #5
   16c18:	ldr	r1, [pc, #1028]	; 17024 <__snprintf_chk@plt+0x5c9c>
   16c1c:	mov	r0, #0
   16c20:	bl	110f4 <dcgettext@plt>
   16c24:	ldr	r1, [sp, #60]	; 0x3c
   16c28:	bl	15cd0 <__snprintf_chk@plt+0x4948>
   16c2c:	b	16808 <__snprintf_chk@plt+0x5480>
   16c30:	ldr	r2, [sp, #60]	; 0x3c
   16c34:	ldr	r3, [r2, #160]	; 0xa0
   16c38:	add	r3, r3, #1
   16c3c:	str	r3, [r2, #160]	; 0xa0
   16c40:	mov	r2, #5
   16c44:	ldr	r1, [pc, #988]	; 17028 <__snprintf_chk@plt+0x5ca0>
   16c48:	mov	r0, #0
   16c4c:	bl	110f4 <dcgettext@plt>
   16c50:	ldr	r1, [sp, #60]	; 0x3c
   16c54:	bl	15cd0 <__snprintf_chk@plt+0x4948>
   16c58:	b	16808 <__snprintf_chk@plt+0x5480>
   16c5c:	mov	r2, #5
   16c60:	ldr	r1, [pc, #964]	; 1702c <__snprintf_chk@plt+0x5ca4>
   16c64:	mov	r0, #0
   16c68:	bl	110f4 <dcgettext@plt>
   16c6c:	ldr	r1, [sp, #60]	; 0x3c
   16c70:	bl	15b74 <__snprintf_chk@plt+0x47ec>
   16c74:	b	16808 <__snprintf_chk@plt+0x5480>
   16c78:	mov	r2, #5
   16c7c:	ldr	r1, [pc, #940]	; 17030 <__snprintf_chk@plt+0x5ca8>
   16c80:	mov	r0, #0
   16c84:	bl	110f4 <dcgettext@plt>
   16c88:	ldr	r1, [sp, #60]	; 0x3c
   16c8c:	bl	15cd0 <__snprintf_chk@plt+0x4948>
   16c90:	b	16808 <__snprintf_chk@plt+0x5480>
   16c94:	mov	r2, #5
   16c98:	ldr	r1, [pc, #916]	; 17034 <__snprintf_chk@plt+0x5cac>
   16c9c:	mov	r0, #0
   16ca0:	bl	110f4 <dcgettext@plt>
   16ca4:	ldr	r1, [sp, #60]	; 0x3c
   16ca8:	bl	15b74 <__snprintf_chk@plt+0x47ec>
   16cac:	b	16808 <__snprintf_chk@plt+0x5480>
   16cb0:	ldrd	r2, [sl, #-48]	; 0xffffffd0
   16cb4:	ldr	r1, [sp, #60]	; 0x3c
   16cb8:	strd	r2, [r1, #72]	; 0x48
   16cbc:	mov	r2, #0
   16cc0:	mov	r3, #0
   16cc4:	strd	r2, [r1, #80]	; 0x50
   16cc8:	mov	r3, #0
   16ccc:	str	r3, [r1, #88]	; 0x58
   16cd0:	str	r3, [r1, #92]	; 0x5c
   16cd4:	ldr	r3, [sl]
   16cd8:	str	r3, [r1, #28]
   16cdc:	b	16808 <__snprintf_chk@plt+0x5480>
   16ce0:	ldrd	r0, [sl, #-48]	; 0xffffffd0
   16ce4:	ldrd	r2, [sl, #-160]	; 0xffffff60
   16ce8:	ldr	ip, [sp, #60]	; 0x3c
   16cec:	strd	r2, [ip, #72]	; 0x48
   16cf0:	strd	r0, [ip, #80]	; 0x50
   16cf4:	mov	r3, #0
   16cf8:	str	r3, [ip, #88]	; 0x58
   16cfc:	str	r3, [ip, #92]	; 0x5c
   16d00:	ldr	r3, [sl]
   16d04:	str	r3, [ip, #28]
   16d08:	b	16808 <__snprintf_chk@plt+0x5480>
   16d0c:	ldrd	r2, [sl, #-160]	; 0xffffff60
   16d10:	strd	r2, [sp, #104]	; 0x68
   16d14:	ldr	lr, [sl, #-56]	; 0xffffffc8
   16d18:	ldr	ip, [sl, #-52]	; 0xffffffcc
   16d1c:	sub	r3, sl, #272	; 0x110
   16d20:	ldrd	r2, [r3]
   16d24:	ldr	r1, [sp, #60]	; 0x3c
   16d28:	strd	r2, [r1, #72]	; 0x48
   16d2c:	ldrd	r2, [sp, #104]	; 0x68
   16d30:	strd	r2, [r1, #80]	; 0x50
   16d34:	str	lr, [r1, #88]	; 0x58
   16d38:	str	ip, [r1, #92]	; 0x5c
   16d3c:	ldr	r3, [sl]
   16d40:	str	r3, [r1, #28]
   16d44:	b	16808 <__snprintf_chk@plt+0x5480>
   16d48:	ldrd	r2, [sl, #-48]	; 0xffffffd0
   16d4c:	ldr	r1, [sp, #60]	; 0x3c
   16d50:	strd	r2, [r1, #72]	; 0x48
   16d54:	mov	r2, #0
   16d58:	mov	r3, #0
   16d5c:	strd	r2, [r1, #80]	; 0x50
   16d60:	mov	r3, #0
   16d64:	str	r3, [r1, #88]	; 0x58
   16d68:	str	r3, [r1, #92]	; 0x5c
   16d6c:	mov	r3, #2
   16d70:	str	r3, [r1, #28]
   16d74:	b	16808 <__snprintf_chk@plt+0x5480>
   16d78:	ldrd	r0, [sl, #-48]	; 0xffffffd0
   16d7c:	ldrd	r2, [sl, #-160]	; 0xffffff60
   16d80:	ldr	ip, [sp, #60]	; 0x3c
   16d84:	strd	r2, [ip, #72]	; 0x48
   16d88:	strd	r0, [ip, #80]	; 0x50
   16d8c:	mov	r3, #0
   16d90:	str	r3, [ip, #88]	; 0x58
   16d94:	str	r3, [ip, #92]	; 0x5c
   16d98:	mov	r3, #2
   16d9c:	str	r3, [ip, #28]
   16da0:	b	16808 <__snprintf_chk@plt+0x5480>
   16da4:	ldrd	r2, [sl, #-160]	; 0xffffff60
   16da8:	strd	r2, [sp, #104]	; 0x68
   16dac:	ldr	lr, [sl, #-56]	; 0xffffffc8
   16db0:	ldr	ip, [sl, #-52]	; 0xffffffcc
   16db4:	sub	r3, sl, #272	; 0x110
   16db8:	ldrd	r2, [r3]
   16dbc:	ldr	r1, [sp, #60]	; 0x3c
   16dc0:	strd	r2, [r1, #72]	; 0x48
   16dc4:	ldrd	r2, [sp, #104]	; 0x68
   16dc8:	strd	r2, [r1, #80]	; 0x50
   16dcc:	str	lr, [r1, #88]	; 0x58
   16dd0:	str	ip, [r1, #92]	; 0x5c
   16dd4:	mov	r3, #2
   16dd8:	str	r3, [r1, #28]
   16ddc:	b	16808 <__snprintf_chk@plt+0x5480>
   16de0:	ldr	ip, [sp, #60]	; 0x3c
   16de4:	ldr	r3, [ip, #176]	; 0xb0
   16de8:	add	r3, r3, #1
   16dec:	str	r3, [ip, #176]	; 0xb0
   16df0:	mov	r3, sl
   16df4:	ldrd	r0, [r3], #-48	; 0xffffffd0
   16df8:	strd	r0, [sp, #16]
   16dfc:	ldm	r3, {r0, r1, r2, r3}
   16e00:	stm	sp, {r0, r1, r2, r3}
   16e04:	sub	r3, sl, #56	; 0x38
   16e08:	ldm	r3, {r2, r3}
   16e0c:	mov	r0, ip
   16e10:	bl	15458 <__snprintf_chk@plt+0x40d0>
   16e14:	cmp	r0, #0
   16e18:	bne	16808 <__snprintf_chk@plt+0x5480>
   16e1c:	mov	r0, #1
   16e20:	b	18358 <__snprintf_chk@plt+0x6fd0>
   16e24:	ldr	r3, [sl]
   16e28:	ldr	r2, [sp, #60]	; 0x3c
   16e2c:	str	r3, [r2, #20]
   16e30:	b	16808 <__snprintf_chk@plt+0x5480>
   16e34:	mov	r3, #1
   16e38:	ldr	r2, [sp, #60]	; 0x3c
   16e3c:	str	r3, [r2, #20]
   16e40:	ldr	r3, [r2, #168]	; 0xa8
   16e44:	add	r3, r3, #1
   16e48:	str	r3, [r2, #168]	; 0xa8
   16e4c:	b	16808 <__snprintf_chk@plt+0x5480>
   16e50:	ldr	r3, [sl]
   16e54:	ldr	r2, [sp, #60]	; 0x3c
   16e58:	str	r3, [r2, #24]
   16e5c:	b	16808 <__snprintf_chk@plt+0x5480>
   16e60:	ldr	r3, [pc, #464]	; 17038 <__snprintf_chk@plt+0x5cb0>
   16e64:	ldr	r2, [sp, #60]	; 0x3c
   16e68:	str	r3, [r2, #24]
   16e6c:	b	16808 <__snprintf_chk@plt+0x5480>
   16e70:	ldr	r3, [sl, #-56]	; 0xffffffc8
   16e74:	ldr	r2, [sp, #60]	; 0x3c
   16e78:	str	r3, [r2, #24]
   16e7c:	mov	r3, #1
   16e80:	str	r3, [sp, #48]	; 0x30
   16e84:	mov	ip, sp
   16e88:	add	lr, sl, #8
   16e8c:	ldm	lr!, {r0, r1, r2, r3}
   16e90:	stmia	ip!, {r0, r1, r2, r3}
   16e94:	ldm	lr!, {r0, r1, r2, r3}
   16e98:	stmia	ip!, {r0, r1, r2, r3}
   16e9c:	ldm	lr, {r0, r1, r2, r3}
   16ea0:	stm	ip, {r0, r1, r2, r3}
   16ea4:	ldm	sl, {r2, r3}
   16ea8:	ldr	r0, [sp, #60]	; 0x3c
   16eac:	bl	14a98 <__snprintf_chk@plt+0x3710>
   16eb0:	cmp	r0, #0
   16eb4:	beq	183ac <__snprintf_chk@plt+0x7024>
   16eb8:	mov	r2, #5
   16ebc:	ldr	r1, [pc, #360]	; 1702c <__snprintf_chk@plt+0x5ca4>
   16ec0:	mov	r0, #0
   16ec4:	bl	110f4 <dcgettext@plt>
   16ec8:	ldr	r1, [sp, #60]	; 0x3c
   16ecc:	bl	15b74 <__snprintf_chk@plt+0x47ec>
   16ed0:	b	16808 <__snprintf_chk@plt+0x5480>
   16ed4:	ldr	r3, [pc, #348]	; 17038 <__snprintf_chk@plt+0x5cb0>
   16ed8:	ldr	r2, [sp, #60]	; 0x3c
   16edc:	str	r3, [r2, #24]
   16ee0:	mov	r3, #1
   16ee4:	str	r3, [sp, #48]	; 0x30
   16ee8:	mov	ip, sp
   16eec:	add	lr, sl, #8
   16ef0:	ldm	lr!, {r0, r1, r2, r3}
   16ef4:	stmia	ip!, {r0, r1, r2, r3}
   16ef8:	ldm	lr!, {r0, r1, r2, r3}
   16efc:	stmia	ip!, {r0, r1, r2, r3}
   16f00:	ldm	lr, {r0, r1, r2, r3}
   16f04:	stm	ip, {r0, r1, r2, r3}
   16f08:	ldm	sl, {r2, r3}
   16f0c:	ldr	r0, [sp, #60]	; 0x3c
   16f10:	bl	14a98 <__snprintf_chk@plt+0x3710>
   16f14:	cmp	r0, #0
   16f18:	beq	183b4 <__snprintf_chk@plt+0x702c>
   16f1c:	mov	r2, #5
   16f20:	ldr	r1, [pc, #260]	; 1702c <__snprintf_chk@plt+0x5ca4>
   16f24:	mov	r0, #0
   16f28:	bl	110f4 <dcgettext@plt>
   16f2c:	ldr	r1, [sp, #60]	; 0x3c
   16f30:	bl	15b74 <__snprintf_chk@plt+0x47ec>
   16f34:	b	16808 <__snprintf_chk@plt+0x5480>
   16f38:	mov	r3, sl
   16f3c:	ldrd	r0, [r3], #-48	; 0xffffffd0
   16f40:	strd	r0, [sp, #16]
   16f44:	ldm	r3, {r0, r1, r2, r3}
   16f48:	stm	sp, {r0, r1, r2, r3}
   16f4c:	sub	r3, sl, #56	; 0x38
   16f50:	ldm	r3, {r2, r3}
   16f54:	ldr	r0, [sp, #60]	; 0x3c
   16f58:	bl	15458 <__snprintf_chk@plt+0x40d0>
   16f5c:	cmp	r0, #0
   16f60:	beq	183bc <__snprintf_chk@plt+0x7034>
   16f64:	ldrd	r2, [sl, #-112]	; 0xffffff90
   16f68:	strd	r2, [sp, #128]	; 0x80
   16f6c:	cmp	r2, #0
   16f70:	sbcs	r3, r3, #0
   16f74:	blt	17044 <__snprintf_chk@plt+0x5cbc>
   16f78:	ldr	r3, [sp, #60]	; 0x3c
   16f7c:	ldr	ip, [r3, #24]
   16f80:	cmp	ip, #0
   16f84:	blt	170b4 <__snprintf_chk@plt+0x5d2c>
   16f88:	ldrd	r2, [sp, #128]	; 0x80
   16f8c:	cmp	r2, #-2147483648	; 0x80000000
   16f90:	sbcs	r1, r3, #0
   16f94:	bge	170e8 <__snprintf_chk@plt+0x5d60>
   16f98:	mvn	r0, #-2147483648	; 0x80000000
   16f9c:	mov	r1, #0
   16fa0:	subs	r2, r0, r2
   16fa4:	sbc	r3, r1, r3
   16fa8:	mov	r0, r2
   16fac:	mov	r1, r3
   16fb0:	asr	r3, ip, #31
   16fb4:	cmp	r0, ip
   16fb8:	sbcs	r3, r1, r3
   16fbc:	movlt	r3, #1
   16fc0:	movge	r3, #0
   16fc4:	cmp	r3, #0
   16fc8:	bne	170e8 <__snprintf_chk@plt+0x5d60>
   16fcc:	ldr	r2, [sp, #60]	; 0x3c
   16fd0:	ldr	r3, [r2, #24]
   16fd4:	ldr	r1, [sp, #128]	; 0x80
   16fd8:	add	r3, r3, r1
   16fdc:	str	r3, [r2, #24]
   16fe0:	b	16808 <__snprintf_chk@plt+0x5480>
   16fe4:	andeq	r1, r2, ip, lsl #18
   16fe8:	stcleq	12, cr12, [ip], {204}	; 0xcc
   16fec:	andeq	r0, r0, r5, lsl r1
   16ff0:	andeq	r0, r0, r3, lsl r1
   16ff4:	andeq	r0, r0, r2, lsl r1
   16ff8:	muleq	r2, r0, r5
   16ffc:	muleq	r2, r4, r5
   17000:			; <UNDEFINED> instruction: 0x000225b0
   17004:	muleq	r2, ip, r5
   17008:	andeq	r2, r2, r4, lsr #11
   1700c:			; <UNDEFINED> instruction: 0x000225b4
   17010:	ldrdeq	r2, [r2], -r0
   17014:	andeq	r2, r2, r4, ror #11
   17018:	andeq	r2, r2, r8, ror #11
   1701c:	strdeq	r2, [r2], -r0
   17020:	andeq	r2, r2, ip, asr #22
   17024:	andeq	r0, r2, r4, ror #3
   17028:	strdeq	r2, [r2], -ip
   1702c:	andeq	r2, r2, r0, lsl #12
   17030:	andeq	r2, r2, ip, lsl #12
   17034:	andeq	r2, r2, r4, lsl r6
   17038:			; <UNDEFINED> instruction: 0xffff9d90
   1703c:	andeq	r2, r2, ip, lsl r6
   17040:	andeq	r2, r2, r8, asr r6
   17044:	ldr	r3, [sp, #60]	; 0x3c
   17048:	ldr	ip, [r3, #24]
   1704c:	mov	r2, ip
   17050:	asr	r3, ip, #31
   17054:	strd	r2, [sp, #136]	; 0x88
   17058:	mov	r2, #-2147483648	; 0x80000000
   1705c:	mvn	r3, #0
   17060:	ldrd	r0, [sp, #128]	; 0x80
   17064:	subs	r0, r2, r0
   17068:	sbc	r1, r3, r1
   1706c:	mov	r2, r0
   17070:	mov	r3, r1
   17074:	ldrd	r0, [sp, #136]	; 0x88
   17078:	cmp	r0, r2
   1707c:	sbcs	r3, r1, r3
   17080:	movlt	r3, #1
   17084:	blt	16fc4 <__snprintf_chk@plt+0x5c3c>
   17088:	cmp	ip, #0
   1708c:	movlt	r3, #0
   17090:	blt	16fc4 <__snprintf_chk@plt+0x5c3c>
   17094:	ldrd	r2, [sp, #128]	; 0x80
   17098:	adds	r2, r2, r0
   1709c:	adc	r3, r3, r1
   170a0:	cmp	r2, #-2147483648	; 0x80000000
   170a4:	sbcs	r3, r3, #0
   170a8:	movge	r3, #1
   170ac:	movlt	r3, #0
   170b0:	b	16fc4 <__snprintf_chk@plt+0x5c3c>
   170b4:	rsb	r0, ip, #-2147483648	; 0x80000000
   170b8:	asr	r1, r0, #31
   170bc:	ldrd	r2, [sp, #128]	; 0x80
   170c0:	cmp	r2, r0
   170c4:	sbcs	r1, r3, r1
   170c8:	blt	170e8 <__snprintf_chk@plt+0x5d60>
   170cc:	adds	r2, r2, ip
   170d0:	adc	r3, r3, ip, asr #31
   170d4:	cmp	r2, #-2147483648	; 0x80000000
   170d8:	sbcs	r3, r3, #0
   170dc:	movge	r3, #1
   170e0:	movlt	r3, #0
   170e4:	b	16fc4 <__snprintf_chk@plt+0x5c3c>
   170e8:	ldr	r2, [sp, #60]	; 0x3c
   170ec:	ldr	r3, [r2, #24]
   170f0:	ldr	r1, [sp, #128]	; 0x80
   170f4:	add	r3, r3, r1
   170f8:	str	r3, [r2, #24]
   170fc:	mov	r0, #1
   17100:	b	18358 <__snprintf_chk@plt+0x6fd0>
   17104:	ldr	r3, [sl]
   17108:	add	r3, r3, #3600	; 0xe10
   1710c:	ldr	r2, [sp, #60]	; 0x3c
   17110:	str	r3, [r2, #24]
   17114:	b	16808 <__snprintf_chk@plt+0x5480>
   17118:	ldr	r3, [sl, #-56]	; 0xffffffc8
   1711c:	add	r3, r3, #3600	; 0xe10
   17120:	ldr	r2, [sp, #60]	; 0x3c
   17124:	str	r3, [r2, #24]
   17128:	b	16808 <__snprintf_chk@plt+0x5480>
   1712c:	mov	r2, #0
   17130:	mov	r3, #0
   17134:	ldr	r1, [sp, #60]	; 0x3c
   17138:	strd	r2, [r1, #8]
   1713c:	ldr	r3, [sl]
   17140:	str	r3, [r1, #16]
   17144:	b	16808 <__snprintf_chk@plt+0x5480>
   17148:	mov	r2, #0
   1714c:	mov	r3, #0
   17150:	ldr	r1, [sp, #60]	; 0x3c
   17154:	strd	r2, [r1, #8]
   17158:	ldr	r3, [sl, #-56]	; 0xffffffc8
   1715c:	str	r3, [r1, #16]
   17160:	b	16808 <__snprintf_chk@plt+0x5480>
   17164:	ldrd	r2, [sl, #-56]	; 0xffffffc8
   17168:	ldr	r1, [sp, #60]	; 0x3c
   1716c:	strd	r2, [r1, #8]
   17170:	ldr	r3, [sl]
   17174:	str	r3, [r1, #16]
   17178:	mov	r3, #1
   1717c:	strb	r3, [r1, #188]	; 0xbc
   17180:	b	16808 <__snprintf_chk@plt+0x5480>
   17184:	ldrd	r2, [sl, #-48]	; 0xffffffd0
   17188:	ldr	r1, [sp, #60]	; 0x3c
   1718c:	strd	r2, [r1, #8]
   17190:	ldr	r3, [sl]
   17194:	str	r3, [r1, #16]
   17198:	mov	r3, #1
   1719c:	strb	r3, [r1, #188]	; 0xbc
   171a0:	b	16808 <__snprintf_chk@plt+0x5480>
   171a4:	ldrd	r2, [sl, #-104]	; 0xffffff98
   171a8:	ldr	r1, [sp, #60]	; 0x3c
   171ac:	strd	r2, [r1, #56]	; 0x38
   171b0:	ldrd	r2, [sl, #8]
   171b4:	strd	r2, [r1, #64]	; 0x40
   171b8:	b	16808 <__snprintf_chk@plt+0x5480>
   171bc:	ldr	r3, [sl, #-208]	; 0xffffff30
   171c0:	str	r3, [sp, #104]	; 0x68
   171c4:	cmp	r3, #3
   171c8:	ble	17240 <__snprintf_chk@plt+0x5eb8>
   171cc:	ldr	r3, [sp, #60]	; 0x3c
   171d0:	ldrb	r3, [r3, #181]	; 0xb5
   171d4:	cmp	r3, #0
   171d8:	bne	17210 <__snprintf_chk@plt+0x5e88>
   171dc:	ldr	r3, [sp, #60]	; 0x3c
   171e0:	add	ip, r3, #32
   171e4:	sub	lr, sl, #224	; 0xe0
   171e8:	ldm	lr!, {r0, r1, r2, r3}
   171ec:	stmia	ip!, {r0, r1, r2, r3}
   171f0:	ldm	lr, {r0, r1}
   171f4:	stm	ip, {r0, r1}
   171f8:	ldrd	r2, [sl, #-104]	; 0xffffff98
   171fc:	ldr	r1, [sp, #60]	; 0x3c
   17200:	strd	r2, [r1, #56]	; 0x38
   17204:	ldrd	r2, [sl, #8]
   17208:	strd	r2, [r1, #64]	; 0x40
   1720c:	b	16808 <__snprintf_chk@plt+0x5480>
   17210:	mov	r2, #5
   17214:	ldr	r1, [pc, #-480]	; 1703c <__snprintf_chk@plt+0x5cb4>
   17218:	mov	r0, #0
   1721c:	bl	110f4 <dcgettext@plt>
   17220:	ldrd	r2, [sl, #-216]	; 0xffffff28
   17224:	strd	r2, [sp, #128]	; 0x80
   17228:	ldr	r2, [sp, #104]	; 0x68
   1722c:	asr	r3, r2, #31
   17230:	strd	r2, [sp]
   17234:	ldrd	r2, [sp, #128]	; 0x80
   17238:	bl	15a88 <__snprintf_chk@plt+0x4700>
   1723c:	b	171dc <__snprintf_chk@plt+0x5e54>
   17240:	ldr	r3, [sp, #60]	; 0x3c
   17244:	ldrb	r3, [r3, #181]	; 0xb5
   17248:	cmp	r3, #0
   1724c:	bne	17280 <__snprintf_chk@plt+0x5ef8>
   17250:	ldrd	r2, [sl, #-216]	; 0xffffff28
   17254:	ldr	r1, [sp, #60]	; 0x3c
   17258:	strd	r2, [r1, #56]	; 0x38
   1725c:	ldrd	r2, [sl, #-104]	; 0xffffff98
   17260:	strd	r2, [r1, #64]	; 0x40
   17264:	add	ip, r1, #32
   17268:	mov	lr, sl
   1726c:	ldm	lr!, {r0, r1, r2, r3}
   17270:	stmia	ip!, {r0, r1, r2, r3}
   17274:	ldm	lr, {r0, r1}
   17278:	stm	ip, {r0, r1}
   1727c:	b	16808 <__snprintf_chk@plt+0x5480>
   17280:	mov	r2, #5
   17284:	ldr	r1, [pc, #-588]	; 17040 <__snprintf_chk@plt+0x5cb8>
   17288:	mov	r0, #0
   1728c:	bl	110f4 <dcgettext@plt>
   17290:	ldrd	r2, [sl, #-216]	; 0xffffff28
   17294:	bl	15a88 <__snprintf_chk@plt+0x4700>
   17298:	b	17250 <__snprintf_chk@plt+0x5ec8>
   1729c:	ldrd	r2, [sl, #-104]	; 0xffffff98
   172a0:	ldr	r1, [sp, #60]	; 0x3c
   172a4:	strd	r2, [r1, #64]	; 0x40
   172a8:	ldrd	r2, [sl, #-56]	; 0xffffffc8
   172ac:	strd	r2, [r1, #56]	; 0x38
   172b0:	ldrd	r2, [sl, #8]
   172b4:	cmp	r2, #0
   172b8:	sbcs	r1, r3, #0
   172bc:	blt	172dc <__snprintf_chk@plt+0x5f54>
   172c0:	rsbs	r2, r2, #0
   172c4:	rsc	r3, r3, #0
   172c8:	ldr	r1, [sp, #60]	; 0x3c
   172cc:	strd	r2, [r1, #40]	; 0x28
   172d0:	ldr	r3, [sl, #16]
   172d4:	str	r3, [r1, #48]	; 0x30
   172d8:	b	16808 <__snprintf_chk@plt+0x5480>
   172dc:	subs	r0, r2, #1
   172e0:	sbc	r1, r3, #-2147483648	; 0x80000000
   172e4:	cmp	r0, #0
   172e8:	sbcs	r1, r1, #0
   172ec:	bge	172c0 <__snprintf_chk@plt+0x5f38>
   172f0:	rsbs	r2, r2, #0
   172f4:	rsc	r3, r3, #0
   172f8:	ldr	r1, [sp, #60]	; 0x3c
   172fc:	strd	r2, [r1, #40]	; 0x28
   17300:	mov	r0, #1
   17304:	b	18358 <__snprintf_chk@plt+0x6fd0>
   17308:	ldrd	r2, [sl, #-112]	; 0xffffff90
   1730c:	ldr	r1, [sp, #60]	; 0x3c
   17310:	strd	r2, [r1, #56]	; 0x38
   17314:	ldrd	r2, [sl, #-48]	; 0xffffffd0
   17318:	cmp	r2, #0
   1731c:	sbcs	r1, r3, #0
   17320:	blt	17360 <__snprintf_chk@plt+0x5fd8>
   17324:	rsbs	r2, r2, #0
   17328:	rsc	r3, r3, #0
   1732c:	ldr	r1, [sp, #60]	; 0x3c
   17330:	strd	r2, [r1, #64]	; 0x40
   17334:	ldrd	r2, [sl, #8]
   17338:	cmp	r2, #0
   1733c:	sbcs	r1, r3, #0
   17340:	blt	1738c <__snprintf_chk@plt+0x6004>
   17344:	rsbs	r2, r2, #0
   17348:	rsc	r3, r3, #0
   1734c:	ldr	r1, [sp, #60]	; 0x3c
   17350:	strd	r2, [r1, #40]	; 0x28
   17354:	ldr	r3, [sl, #16]
   17358:	str	r3, [r1, #48]	; 0x30
   1735c:	b	16808 <__snprintf_chk@plt+0x5480>
   17360:	subs	r0, r2, #1
   17364:	sbc	r1, r3, #-2147483648	; 0x80000000
   17368:	cmp	r0, #0
   1736c:	sbcs	r1, r1, #0
   17370:	bge	17324 <__snprintf_chk@plt+0x5f9c>
   17374:	rsbs	r2, r2, #0
   17378:	rsc	r3, r3, #0
   1737c:	ldr	r1, [sp, #60]	; 0x3c
   17380:	strd	r2, [r1, #64]	; 0x40
   17384:	mov	r0, #1
   17388:	b	18358 <__snprintf_chk@plt+0x6fd0>
   1738c:	subs	r0, r2, #1
   17390:	sbc	r1, r3, #-2147483648	; 0x80000000
   17394:	cmp	r0, #0
   17398:	sbcs	r1, r1, #0
   1739c:	bge	17344 <__snprintf_chk@plt+0x5fbc>
   173a0:	rsbs	r2, r2, #0
   173a4:	rsc	r3, r3, #0
   173a8:	ldr	r1, [sp, #60]	; 0x3c
   173ac:	strd	r2, [r1, #40]	; 0x28
   173b0:	mov	r0, #1
   173b4:	b	18358 <__snprintf_chk@plt+0x6fd0>
   173b8:	ldrd	r2, [sl, #-56]	; 0xffffffc8
   173bc:	ldr	r1, [sp, #60]	; 0x3c
   173c0:	strd	r2, [r1, #56]	; 0x38
   173c4:	ldrd	r2, [sl, #8]
   173c8:	strd	r2, [r1, #64]	; 0x40
   173cc:	b	16808 <__snprintf_chk@plt+0x5480>
   173d0:	ldrd	r2, [sl, #-168]	; 0xffffff58
   173d4:	ldr	r1, [sp, #60]	; 0x3c
   173d8:	strd	r2, [r1, #56]	; 0x38
   173dc:	ldrd	r2, [sl, #-104]	; 0xffffff98
   173e0:	strd	r2, [r1, #64]	; 0x40
   173e4:	add	ip, r1, #32
   173e8:	mov	lr, sl
   173ec:	ldm	lr!, {r0, r1, r2, r3}
   173f0:	stmia	ip!, {r0, r1, r2, r3}
   173f4:	ldm	lr, {r0, r1}
   173f8:	stm	ip, {r0, r1}
   173fc:	b	16808 <__snprintf_chk@plt+0x5480>
   17400:	ldrd	r2, [sl, #-48]	; 0xffffffd0
   17404:	ldr	r1, [sp, #60]	; 0x3c
   17408:	strd	r2, [r1, #64]	; 0x40
   1740c:	ldrd	r2, [sl]
   17410:	strd	r2, [r1, #56]	; 0x38
   17414:	b	16808 <__snprintf_chk@plt+0x5480>
   17418:	ldrd	r2, [sl, #-104]	; 0xffffff98
   1741c:	ldr	r1, [sp, #60]	; 0x3c
   17420:	strd	r2, [r1, #64]	; 0x40
   17424:	ldrd	r2, [sl, #-56]	; 0xffffffc8
   17428:	strd	r2, [r1, #56]	; 0x38
   1742c:	add	ip, r1, #32
   17430:	mov	lr, sl
   17434:	ldm	lr!, {r0, r1, r2, r3}
   17438:	stmia	ip!, {r0, r1, r2, r3}
   1743c:	ldm	lr, {r0, r1}
   17440:	stm	ip, {r0, r1}
   17444:	b	16808 <__snprintf_chk@plt+0x5480>
   17448:	ldr	r3, [sp, #60]	; 0x3c
   1744c:	add	ip, r3, #32
   17450:	sub	lr, sl, #112	; 0x70
   17454:	ldm	lr!, {r0, r1, r2, r3}
   17458:	stmia	ip!, {r0, r1, r2, r3}
   1745c:	ldm	lr, {r0, r1}
   17460:	stm	ip, {r0, r1}
   17464:	ldrd	r2, [sl, #-48]	; 0xffffffd0
   17468:	cmp	r2, #0
   1746c:	sbcs	r1, r3, #0
   17470:	blt	174a8 <__snprintf_chk@plt+0x6120>
   17474:	rsbs	r2, r2, #0
   17478:	rsc	r3, r3, #0
   1747c:	ldr	r1, [sp, #60]	; 0x3c
   17480:	strd	r2, [r1, #56]	; 0x38
   17484:	ldrd	r2, [sl, #8]
   17488:	cmp	r2, #0
   1748c:	sbcs	r1, r3, #0
   17490:	blt	174d4 <__snprintf_chk@plt+0x614c>
   17494:	rsbs	r2, r2, #0
   17498:	rsc	r3, r3, #0
   1749c:	ldr	r1, [sp, #60]	; 0x3c
   174a0:	strd	r2, [r1, #64]	; 0x40
   174a4:	b	16808 <__snprintf_chk@plt+0x5480>
   174a8:	subs	r0, r2, #1
   174ac:	sbc	r1, r3, #-2147483648	; 0x80000000
   174b0:	cmp	r0, #0
   174b4:	sbcs	r1, r1, #0
   174b8:	bge	17474 <__snprintf_chk@plt+0x60ec>
   174bc:	rsbs	r2, r2, #0
   174c0:	rsc	r3, r3, #0
   174c4:	ldr	r1, [sp, #60]	; 0x3c
   174c8:	strd	r2, [r1, #56]	; 0x38
   174cc:	mov	r0, #1
   174d0:	b	18358 <__snprintf_chk@plt+0x6fd0>
   174d4:	subs	r0, r2, #1
   174d8:	sbc	r1, r3, #-2147483648	; 0x80000000
   174dc:	cmp	r0, #0
   174e0:	sbcs	r1, r1, #0
   174e4:	bge	17494 <__snprintf_chk@plt+0x610c>
   174e8:	rsbs	r2, r2, #0
   174ec:	rsc	r3, r3, #0
   174f0:	ldr	r1, [sp, #60]	; 0x3c
   174f4:	strd	r2, [r1, #64]	; 0x40
   174f8:	mov	r0, #1
   174fc:	b	18358 <__snprintf_chk@plt+0x6fd0>
   17500:	mov	ip, sl
   17504:	ldr	r3, [ip], #-48	; 0xffffffd0
   17508:	str	r3, [sp, #48]	; 0x30
   1750c:	mov	lr, sp
   17510:	ldm	ip!, {r0, r1, r2, r3}
   17514:	stmia	lr!, {r0, r1, r2, r3}
   17518:	ldm	ip!, {r0, r1, r2, r3}
   1751c:	stmia	lr!, {r0, r1, r2, r3}
   17520:	ldm	ip, {r0, r1, r2, r3}
   17524:	stm	lr, {r0, r1, r2, r3}
   17528:	sub	r3, sl, #56	; 0x38
   1752c:	ldm	r3, {r2, r3}
   17530:	ldr	r0, [sp, #60]	; 0x3c
   17534:	bl	14a98 <__snprintf_chk@plt+0x3710>
   17538:	cmp	r0, #0
   1753c:	bne	16808 <__snprintf_chk@plt+0x5480>
   17540:	mov	r0, #1
   17544:	b	18358 <__snprintf_chk@plt+0x6fd0>
   17548:	mov	r3, #1
   1754c:	str	r3, [sp, #48]	; 0x30
   17550:	mov	ip, sp
   17554:	add	lr, sl, #8
   17558:	ldm	lr!, {r0, r1, r2, r3}
   1755c:	stmia	ip!, {r0, r1, r2, r3}
   17560:	ldm	lr!, {r0, r1, r2, r3}
   17564:	stmia	ip!, {r0, r1, r2, r3}
   17568:	ldm	lr, {r0, r1, r2, r3}
   1756c:	stm	ip, {r0, r1, r2, r3}
   17570:	ldm	sl, {r2, r3}
   17574:	ldr	r0, [sp, #60]	; 0x3c
   17578:	bl	14a98 <__snprintf_chk@plt+0x3710>
   1757c:	cmp	r0, #0
   17580:	bne	16808 <__snprintf_chk@plt+0x5480>
   17584:	mov	r0, #1
   17588:	b	18358 <__snprintf_chk@plt+0x6fd0>
   1758c:	mov	r3, #1
   17590:	str	r3, [sp, #48]	; 0x30
   17594:	mov	ip, sp
   17598:	add	lr, sl, #8
   1759c:	ldm	lr!, {r0, r1, r2, r3}
   175a0:	stmia	ip!, {r0, r1, r2, r3}
   175a4:	ldm	lr!, {r0, r1, r2, r3}
   175a8:	stmia	ip!, {r0, r1, r2, r3}
   175ac:	ldm	lr, {r0, r1, r2, r3}
   175b0:	stm	ip, {r0, r1, r2, r3}
   175b4:	ldm	sl, {r2, r3}
   175b8:	ldr	r0, [sp, #60]	; 0x3c
   175bc:	bl	14a98 <__snprintf_chk@plt+0x3710>
   175c0:	cmp	r0, #0
   175c4:	bne	16808 <__snprintf_chk@plt+0x5480>
   175c8:	mov	r0, #1
   175cc:	b	18358 <__snprintf_chk@plt+0x6fd0>
   175d0:	mov	r2, #56	; 0x38
   175d4:	mov	r1, #0
   175d8:	add	r0, sp, #168	; 0xa8
   175dc:	bl	1128c <memset@plt>
   175e0:	ldrd	r2, [sl, #-56]	; 0xffffffc8
   175e4:	strd	r2, [sp, #168]	; 0xa8
   175e8:	mov	r3, #0
   175ec:	str	r3, [sp, #72]	; 0x48
   175f0:	mov	r4, #0
   175f4:	mov	r5, #0
   175f8:	str	r4, [sp, #84]	; 0x54
   175fc:	str	r5, [sp, #88]	; 0x58
   17600:	str	r4, [sp, #92]	; 0x5c
   17604:	str	r5, [sp, #96]	; 0x60
   17608:	strd	r4, [sp, #64]	; 0x40
   1760c:	str	r4, [sp, #76]	; 0x4c
   17610:	str	r5, [sp, #80]	; 0x50
   17614:	b	16808 <__snprintf_chk@plt+0x5480>
   17618:	mov	r2, #56	; 0x38
   1761c:	mov	r1, #0
   17620:	add	r0, sp, #168	; 0xa8
   17624:	bl	1128c <memset@plt>
   17628:	ldrd	r2, [sl, #-48]	; 0xffffffd0
   1762c:	strd	r2, [sp, #168]	; 0xa8
   17630:	mov	r3, #0
   17634:	str	r3, [sp, #72]	; 0x48
   17638:	mov	r4, #0
   1763c:	mov	r5, #0
   17640:	str	r4, [sp, #84]	; 0x54
   17644:	str	r5, [sp, #88]	; 0x58
   17648:	str	r4, [sp, #92]	; 0x5c
   1764c:	str	r5, [sp, #96]	; 0x60
   17650:	strd	r4, [sp, #64]	; 0x40
   17654:	str	r4, [sp, #76]	; 0x4c
   17658:	str	r5, [sp, #80]	; 0x50
   1765c:	b	16808 <__snprintf_chk@plt+0x5480>
   17660:	mov	r2, #56	; 0x38
   17664:	mov	r1, #0
   17668:	add	r0, sp, #168	; 0xa8
   1766c:	bl	1128c <memset@plt>
   17670:	mov	r2, #1
   17674:	mov	r3, #0
   17678:	strd	r2, [sp, #168]	; 0xa8
   1767c:	mov	r3, #0
   17680:	str	r3, [sp, #72]	; 0x48
   17684:	mov	r4, #0
   17688:	mov	r5, #0
   1768c:	str	r4, [sp, #84]	; 0x54
   17690:	str	r5, [sp, #88]	; 0x58
   17694:	str	r4, [sp, #92]	; 0x5c
   17698:	str	r5, [sp, #96]	; 0x60
   1769c:	strd	r4, [sp, #64]	; 0x40
   176a0:	str	r4, [sp, #76]	; 0x4c
   176a4:	str	r5, [sp, #80]	; 0x50
   176a8:	b	16808 <__snprintf_chk@plt+0x5480>
   176ac:	mov	r2, #56	; 0x38
   176b0:	mov	r1, #0
   176b4:	add	r0, sp, #168	; 0xa8
   176b8:	bl	1128c <memset@plt>
   176bc:	ldr	r3, [sl, #-56]	; 0xffffffc8
   176c0:	str	r3, [sp, #76]	; 0x4c
   176c4:	ldr	r3, [sl, #-52]	; 0xffffffcc
   176c8:	str	r3, [sp, #80]	; 0x50
   176cc:	mov	r3, #0
   176d0:	str	r3, [sp, #72]	; 0x48
   176d4:	mov	r4, #0
   176d8:	mov	r5, #0
   176dc:	str	r4, [sp, #84]	; 0x54
   176e0:	str	r5, [sp, #88]	; 0x58
   176e4:	str	r4, [sp, #92]	; 0x5c
   176e8:	str	r5, [sp, #96]	; 0x60
   176ec:	strd	r4, [sp, #64]	; 0x40
   176f0:	b	16808 <__snprintf_chk@plt+0x5480>
   176f4:	mov	r2, #56	; 0x38
   176f8:	mov	r1, #0
   176fc:	add	r0, sp, #168	; 0xa8
   17700:	bl	1128c <memset@plt>
   17704:	ldr	r3, [sl, #-48]	; 0xffffffd0
   17708:	str	r3, [sp, #76]	; 0x4c
   1770c:	ldr	r3, [sl, #-44]	; 0xffffffd4
   17710:	str	r3, [sp, #80]	; 0x50
   17714:	mov	r3, #0
   17718:	str	r3, [sp, #72]	; 0x48
   1771c:	mov	r4, #0
   17720:	mov	r5, #0
   17724:	str	r4, [sp, #84]	; 0x54
   17728:	str	r5, [sp, #88]	; 0x58
   1772c:	str	r4, [sp, #92]	; 0x5c
   17730:	str	r5, [sp, #96]	; 0x60
   17734:	strd	r4, [sp, #64]	; 0x40
   17738:	b	16808 <__snprintf_chk@plt+0x5480>
   1773c:	mov	r2, #56	; 0x38
   17740:	mov	r1, #0
   17744:	add	r0, sp, #168	; 0xa8
   17748:	bl	1128c <memset@plt>
   1774c:	mov	r3, #0
   17750:	str	r3, [sp, #72]	; 0x48
   17754:	mov	r4, #0
   17758:	mov	r5, #0
   1775c:	str	r4, [sp, #84]	; 0x54
   17760:	str	r5, [sp, #88]	; 0x58
   17764:	str	r4, [sp, #92]	; 0x5c
   17768:	str	r5, [sp, #96]	; 0x60
   1776c:	strd	r4, [sp, #64]	; 0x40
   17770:	mov	r3, #1
   17774:	str	r3, [sp, #76]	; 0x4c
   17778:	mov	r3, #0
   1777c:	str	r3, [sp, #80]	; 0x50
   17780:	b	16808 <__snprintf_chk@plt+0x5480>
   17784:	mov	r2, #56	; 0x38
   17788:	mov	r1, #0
   1778c:	add	r0, sp, #168	; 0xa8
   17790:	bl	1128c <memset@plt>
   17794:	ldrd	r2, [sl]
   17798:	strd	r2, [sp, #64]	; 0x40
   1779c:	cmp	r2, #0
   177a0:	sbcs	r3, r3, #0
   177a4:	blt	1783c <__snprintf_chk@plt+0x64b4>
   177a8:	ldrd	r2, [sp, #64]	; 0x40
   177ac:	orrs	r3, r2, r3
   177b0:	beq	177ec <__snprintf_chk@plt+0x6464>
   177b4:	ldrd	r4, [sl, #-56]	; 0xffffffc8
   177b8:	cmp	r4, #0
   177bc:	sbcs	r3, r5, #0
   177c0:	blt	178c8 <__snprintf_chk@plt+0x6540>
   177c4:	ldrd	r2, [sp, #64]	; 0x40
   177c8:	mvn	r0, #0
   177cc:	mvn	r1, #-2147483648	; 0x80000000
   177d0:	bl	1fc80 <__snprintf_chk@plt+0xe8f8>
   177d4:	cmp	r0, r4
   177d8:	sbcs	r3, r1, r5
   177dc:	movlt	r3, #1
   177e0:	movge	r3, #0
   177e4:	cmp	r3, #0
   177e8:	bne	183c4 <__snprintf_chk@plt+0x703c>
   177ec:	ldr	r2, [sl, #-56]	; 0xffffffc8
   177f0:	ldr	r3, [sl, #-52]	; 0xffffffcc
   177f4:	ldrd	r0, [sp, #64]	; 0x40
   177f8:	mul	r3, r0, r3
   177fc:	mla	r3, r2, r1, r3
   17800:	umull	r0, r1, r2, r0
   17804:	strd	r0, [sp, #64]	; 0x40
   17808:	add	r3, r3, r1
   1780c:	str	r3, [sp, #68]	; 0x44
   17810:	mov	r3, #0
   17814:	str	r3, [sp, #72]	; 0x48
   17818:	mov	r4, #0
   1781c:	mov	r5, #0
   17820:	str	r4, [sp, #84]	; 0x54
   17824:	str	r5, [sp, #88]	; 0x58
   17828:	str	r4, [sp, #92]	; 0x5c
   1782c:	str	r5, [sp, #96]	; 0x60
   17830:	str	r4, [sp, #76]	; 0x4c
   17834:	str	r5, [sp, #80]	; 0x50
   17838:	b	16808 <__snprintf_chk@plt+0x5480>
   1783c:	ldrd	r4, [sl, #-56]	; 0xffffffc8
   17840:	cmp	r4, #0
   17844:	sbcs	r3, r5, #0
   17848:	bge	17870 <__snprintf_chk@plt+0x64e8>
   1784c:	ldrd	r2, [sp, #64]	; 0x40
   17850:	mvn	r0, #0
   17854:	mvn	r1, #-2147483648	; 0x80000000
   17858:	bl	1fc80 <__snprintf_chk@plt+0xe8f8>
   1785c:	cmp	r4, r0
   17860:	sbcs	r3, r5, r1
   17864:	movlt	r3, #1
   17868:	movge	r3, #0
   1786c:	b	177e4 <__snprintf_chk@plt+0x645c>
   17870:	mvn	r2, #0
   17874:	mvn	r3, #0
   17878:	ldrd	r0, [sp, #64]	; 0x40
   1787c:	cmp	r1, r3
   17880:	cmpeq	r0, r2
   17884:	beq	178ac <__snprintf_chk@plt+0x6524>
   17888:	ldrd	r2, [sp, #64]	; 0x40
   1788c:	mov	r0, #0
   17890:	mov	r1, #-2147483648	; 0x80000000
   17894:	bl	1fc80 <__snprintf_chk@plt+0xe8f8>
   17898:	cmp	r0, r4
   1789c:	sbcs	r3, r1, r5
   178a0:	movlt	r3, #1
   178a4:	movge	r3, #0
   178a8:	b	177e4 <__snprintf_chk@plt+0x645c>
   178ac:	adds	r4, r4, #0
   178b0:	adc	r5, r5, #-2147483648	; 0x80000000
   178b4:	cmp	r4, #1
   178b8:	sbcs	r3, r5, #0
   178bc:	movge	r3, #1
   178c0:	movlt	r3, #0
   178c4:	b	177e4 <__snprintf_chk@plt+0x645c>
   178c8:	mvn	r2, #0
   178cc:	mvn	r3, #0
   178d0:	cmp	r5, r3
   178d4:	cmpeq	r4, r2
   178d8:	beq	17908 <__snprintf_chk@plt+0x6580>
   178dc:	mov	r2, r4
   178e0:	mov	r3, r5
   178e4:	mov	r0, #0
   178e8:	mov	r1, #-2147483648	; 0x80000000
   178ec:	bl	1fc80 <__snprintf_chk@plt+0xe8f8>
   178f0:	ldrd	r2, [sp, #64]	; 0x40
   178f4:	cmp	r0, r2
   178f8:	sbcs	r3, r1, r3
   178fc:	movlt	r3, #1
   17900:	movge	r3, #0
   17904:	b	177e4 <__snprintf_chk@plt+0x645c>
   17908:	ldrd	r2, [sp, #64]	; 0x40
   1790c:	adds	r2, r2, #0
   17910:	adc	r3, r3, #-2147483648	; 0x80000000
   17914:	cmp	r2, #1
   17918:	sbcs	r3, r3, #0
   1791c:	movge	r3, #1
   17920:	movlt	r3, #0
   17924:	b	177e4 <__snprintf_chk@plt+0x645c>
   17928:	mov	r2, #56	; 0x38
   1792c:	mov	r1, #0
   17930:	add	r0, sp, #168	; 0xa8
   17934:	bl	1128c <memset@plt>
   17938:	ldrd	r2, [sl]
   1793c:	strd	r2, [sp, #64]	; 0x40
   17940:	cmp	r2, #0
   17944:	sbcs	r3, r3, #0
   17948:	blt	179e0 <__snprintf_chk@plt+0x6658>
   1794c:	ldrd	r2, [sp, #64]	; 0x40
   17950:	orrs	r3, r2, r3
   17954:	beq	17990 <__snprintf_chk@plt+0x6608>
   17958:	ldrd	r4, [sl, #-48]	; 0xffffffd0
   1795c:	cmp	r4, #0
   17960:	sbcs	r3, r5, #0
   17964:	blt	17a6c <__snprintf_chk@plt+0x66e4>
   17968:	ldrd	r2, [sp, #64]	; 0x40
   1796c:	mvn	r0, #0
   17970:	mvn	r1, #-2147483648	; 0x80000000
   17974:	bl	1fc80 <__snprintf_chk@plt+0xe8f8>
   17978:	cmp	r0, r4
   1797c:	sbcs	r3, r1, r5
   17980:	movlt	r3, #1
   17984:	movge	r3, #0
   17988:	cmp	r3, #0
   1798c:	bne	183cc <__snprintf_chk@plt+0x7044>
   17990:	ldr	r2, [sl, #-48]	; 0xffffffd0
   17994:	ldr	r3, [sl, #-44]	; 0xffffffd4
   17998:	ldrd	r0, [sp, #64]	; 0x40
   1799c:	mul	r3, r0, r3
   179a0:	mla	r3, r2, r1, r3
   179a4:	umull	r0, r1, r2, r0
   179a8:	strd	r0, [sp, #64]	; 0x40
   179ac:	add	r3, r3, r1
   179b0:	str	r3, [sp, #68]	; 0x44
   179b4:	mov	r3, #0
   179b8:	str	r3, [sp, #72]	; 0x48
   179bc:	mov	r4, #0
   179c0:	mov	r5, #0
   179c4:	str	r4, [sp, #84]	; 0x54
   179c8:	str	r5, [sp, #88]	; 0x58
   179cc:	str	r4, [sp, #92]	; 0x5c
   179d0:	str	r5, [sp, #96]	; 0x60
   179d4:	str	r4, [sp, #76]	; 0x4c
   179d8:	str	r5, [sp, #80]	; 0x50
   179dc:	b	16808 <__snprintf_chk@plt+0x5480>
   179e0:	ldrd	r4, [sl, #-48]	; 0xffffffd0
   179e4:	cmp	r4, #0
   179e8:	sbcs	r3, r5, #0
   179ec:	bge	17a14 <__snprintf_chk@plt+0x668c>
   179f0:	ldrd	r2, [sp, #64]	; 0x40
   179f4:	mvn	r0, #0
   179f8:	mvn	r1, #-2147483648	; 0x80000000
   179fc:	bl	1fc80 <__snprintf_chk@plt+0xe8f8>
   17a00:	cmp	r4, r0
   17a04:	sbcs	r3, r5, r1
   17a08:	movlt	r3, #1
   17a0c:	movge	r3, #0
   17a10:	b	17988 <__snprintf_chk@plt+0x6600>
   17a14:	mvn	r2, #0
   17a18:	mvn	r3, #0
   17a1c:	ldrd	r0, [sp, #64]	; 0x40
   17a20:	cmp	r1, r3
   17a24:	cmpeq	r0, r2
   17a28:	beq	17a50 <__snprintf_chk@plt+0x66c8>
   17a2c:	ldrd	r2, [sp, #64]	; 0x40
   17a30:	mov	r0, #0
   17a34:	mov	r1, #-2147483648	; 0x80000000
   17a38:	bl	1fc80 <__snprintf_chk@plt+0xe8f8>
   17a3c:	cmp	r0, r4
   17a40:	sbcs	r3, r1, r5
   17a44:	movlt	r3, #1
   17a48:	movge	r3, #0
   17a4c:	b	17988 <__snprintf_chk@plt+0x6600>
   17a50:	adds	r4, r4, #0
   17a54:	adc	r5, r5, #-2147483648	; 0x80000000
   17a58:	cmp	r4, #1
   17a5c:	sbcs	r3, r5, #0
   17a60:	movge	r3, #1
   17a64:	movlt	r3, #0
   17a68:	b	17988 <__snprintf_chk@plt+0x6600>
   17a6c:	mvn	r2, #0
   17a70:	mvn	r3, #0
   17a74:	cmp	r5, r3
   17a78:	cmpeq	r4, r2
   17a7c:	beq	17aac <__snprintf_chk@plt+0x6724>
   17a80:	mov	r2, r4
   17a84:	mov	r3, r5
   17a88:	mov	r0, #0
   17a8c:	mov	r1, #-2147483648	; 0x80000000
   17a90:	bl	1fc80 <__snprintf_chk@plt+0xe8f8>
   17a94:	ldrd	r2, [sp, #64]	; 0x40
   17a98:	cmp	r0, r2
   17a9c:	sbcs	r3, r1, r3
   17aa0:	movlt	r3, #1
   17aa4:	movge	r3, #0
   17aa8:	b	17988 <__snprintf_chk@plt+0x6600>
   17aac:	ldrd	r2, [sp, #64]	; 0x40
   17ab0:	adds	r2, r2, #0
   17ab4:	adc	r3, r3, #-2147483648	; 0x80000000
   17ab8:	cmp	r2, #1
   17abc:	sbcs	r3, r3, #0
   17ac0:	movge	r3, #1
   17ac4:	movlt	r3, #0
   17ac8:	b	17988 <__snprintf_chk@plt+0x6600>
   17acc:	mov	r2, #56	; 0x38
   17ad0:	mov	r1, #0
   17ad4:	add	r0, sp, #168	; 0xa8
   17ad8:	bl	1128c <memset@plt>
   17adc:	ldrd	r2, [sl]
   17ae0:	strd	r2, [sp, #64]	; 0x40
   17ae4:	mov	r3, #0
   17ae8:	str	r3, [sp, #72]	; 0x48
   17aec:	mov	r4, #0
   17af0:	mov	r5, #0
   17af4:	str	r4, [sp, #84]	; 0x54
   17af8:	str	r5, [sp, #88]	; 0x58
   17afc:	str	r4, [sp, #92]	; 0x5c
   17b00:	str	r5, [sp, #96]	; 0x60
   17b04:	str	r4, [sp, #76]	; 0x4c
   17b08:	str	r5, [sp, #80]	; 0x50
   17b0c:	b	16808 <__snprintf_chk@plt+0x5480>
   17b10:	mov	r2, #56	; 0x38
   17b14:	mov	r1, #0
   17b18:	add	r0, sp, #168	; 0xa8
   17b1c:	bl	1128c <memset@plt>
   17b20:	ldr	r3, [sl, #-56]	; 0xffffffc8
   17b24:	str	r3, [sp, #92]	; 0x5c
   17b28:	ldr	r3, [sl, #-52]	; 0xffffffcc
   17b2c:	str	r3, [sp, #96]	; 0x60
   17b30:	mov	r3, #0
   17b34:	str	r3, [sp, #72]	; 0x48
   17b38:	mov	r4, #0
   17b3c:	mov	r5, #0
   17b40:	str	r4, [sp, #84]	; 0x54
   17b44:	str	r5, [sp, #88]	; 0x58
   17b48:	strd	r4, [sp, #64]	; 0x40
   17b4c:	str	r4, [sp, #76]	; 0x4c
   17b50:	str	r5, [sp, #80]	; 0x50
   17b54:	b	16808 <__snprintf_chk@plt+0x5480>
   17b58:	mov	r2, #56	; 0x38
   17b5c:	mov	r1, #0
   17b60:	add	r0, sp, #168	; 0xa8
   17b64:	bl	1128c <memset@plt>
   17b68:	ldr	r3, [sl, #-48]	; 0xffffffd0
   17b6c:	str	r3, [sp, #92]	; 0x5c
   17b70:	ldr	r3, [sl, #-44]	; 0xffffffd4
   17b74:	str	r3, [sp, #96]	; 0x60
   17b78:	mov	r3, #0
   17b7c:	str	r3, [sp, #72]	; 0x48
   17b80:	mov	r4, #0
   17b84:	mov	r5, #0
   17b88:	str	r4, [sp, #84]	; 0x54
   17b8c:	str	r5, [sp, #88]	; 0x58
   17b90:	strd	r4, [sp, #64]	; 0x40
   17b94:	str	r4, [sp, #76]	; 0x4c
   17b98:	str	r5, [sp, #80]	; 0x50
   17b9c:	b	16808 <__snprintf_chk@plt+0x5480>
   17ba0:	mov	r2, #56	; 0x38
   17ba4:	mov	r1, #0
   17ba8:	add	r0, sp, #168	; 0xa8
   17bac:	bl	1128c <memset@plt>
   17bb0:	mov	r3, #0
   17bb4:	str	r3, [sp, #72]	; 0x48
   17bb8:	mov	r4, #0
   17bbc:	mov	r5, #0
   17bc0:	str	r4, [sp, #84]	; 0x54
   17bc4:	str	r5, [sp, #88]	; 0x58
   17bc8:	mov	r3, #1
   17bcc:	str	r3, [sp, #92]	; 0x5c
   17bd0:	mov	r3, #0
   17bd4:	str	r3, [sp, #96]	; 0x60
   17bd8:	strd	r4, [sp, #64]	; 0x40
   17bdc:	str	r4, [sp, #76]	; 0x4c
   17be0:	str	r5, [sp, #80]	; 0x50
   17be4:	b	16808 <__snprintf_chk@plt+0x5480>
   17be8:	mov	r2, #56	; 0x38
   17bec:	mov	r1, #0
   17bf0:	add	r0, sp, #168	; 0xa8
   17bf4:	bl	1128c <memset@plt>
   17bf8:	ldr	r3, [sl, #-56]	; 0xffffffc8
   17bfc:	str	r3, [sp, #84]	; 0x54
   17c00:	ldr	r3, [sl, #-52]	; 0xffffffcc
   17c04:	str	r3, [sp, #88]	; 0x58
   17c08:	mov	r3, #0
   17c0c:	str	r3, [sp, #72]	; 0x48
   17c10:	mov	r4, #0
   17c14:	mov	r5, #0
   17c18:	str	r4, [sp, #92]	; 0x5c
   17c1c:	str	r5, [sp, #96]	; 0x60
   17c20:	strd	r4, [sp, #64]	; 0x40
   17c24:	str	r4, [sp, #76]	; 0x4c
   17c28:	str	r5, [sp, #80]	; 0x50
   17c2c:	b	16808 <__snprintf_chk@plt+0x5480>
   17c30:	mov	r2, #56	; 0x38
   17c34:	mov	r1, #0
   17c38:	add	r0, sp, #168	; 0xa8
   17c3c:	bl	1128c <memset@plt>
   17c40:	ldr	r3, [sl, #-48]	; 0xffffffd0
   17c44:	str	r3, [sp, #84]	; 0x54
   17c48:	ldr	r3, [sl, #-44]	; 0xffffffd4
   17c4c:	str	r3, [sp, #88]	; 0x58
   17c50:	mov	r3, #0
   17c54:	str	r3, [sp, #72]	; 0x48
   17c58:	mov	r4, #0
   17c5c:	mov	r5, #0
   17c60:	str	r4, [sp, #92]	; 0x5c
   17c64:	str	r5, [sp, #96]	; 0x60
   17c68:	strd	r4, [sp, #64]	; 0x40
   17c6c:	str	r4, [sp, #76]	; 0x4c
   17c70:	str	r5, [sp, #80]	; 0x50
   17c74:	b	16808 <__snprintf_chk@plt+0x5480>
   17c78:	mov	r2, #56	; 0x38
   17c7c:	mov	r1, #0
   17c80:	add	r0, sp, #168	; 0xa8
   17c84:	bl	1128c <memset@plt>
   17c88:	mov	r3, #0
   17c8c:	str	r3, [sp, #72]	; 0x48
   17c90:	mov	r4, #0
   17c94:	mov	r5, #0
   17c98:	mov	r3, #1
   17c9c:	str	r3, [sp, #84]	; 0x54
   17ca0:	mov	r3, #0
   17ca4:	str	r3, [sp, #88]	; 0x58
   17ca8:	str	r4, [sp, #92]	; 0x5c
   17cac:	str	r5, [sp, #96]	; 0x60
   17cb0:	strd	r4, [sp, #64]	; 0x40
   17cb4:	str	r4, [sp, #76]	; 0x4c
   17cb8:	str	r5, [sp, #80]	; 0x50
   17cbc:	b	16808 <__snprintf_chk@plt+0x5480>
   17cc0:	mov	r2, #56	; 0x38
   17cc4:	mov	r1, #0
   17cc8:	add	r0, sp, #168	; 0xa8
   17ccc:	bl	1128c <memset@plt>
   17cd0:	ldrd	r4, [sl, #-56]	; 0xffffffc8
   17cd4:	mov	r3, #0
   17cd8:	str	r3, [sp, #72]	; 0x48
   17cdc:	str	r3, [sp, #84]	; 0x54
   17ce0:	str	r3, [sp, #88]	; 0x58
   17ce4:	str	r3, [sp, #92]	; 0x5c
   17ce8:	str	r3, [sp, #96]	; 0x60
   17cec:	str	r3, [sp, #64]	; 0x40
   17cf0:	str	r3, [sp, #68]	; 0x44
   17cf4:	str	r3, [sp, #76]	; 0x4c
   17cf8:	str	r3, [sp, #80]	; 0x50
   17cfc:	b	16808 <__snprintf_chk@plt+0x5480>
   17d00:	mov	r2, #56	; 0x38
   17d04:	mov	r1, #0
   17d08:	add	r0, sp, #168	; 0xa8
   17d0c:	bl	1128c <memset@plt>
   17d10:	ldrd	r4, [sl, #-48]	; 0xffffffd0
   17d14:	mov	r3, #0
   17d18:	str	r3, [sp, #72]	; 0x48
   17d1c:	str	r3, [sp, #84]	; 0x54
   17d20:	str	r3, [sp, #88]	; 0x58
   17d24:	str	r3, [sp, #92]	; 0x5c
   17d28:	str	r3, [sp, #96]	; 0x60
   17d2c:	str	r3, [sp, #64]	; 0x40
   17d30:	str	r3, [sp, #68]	; 0x44
   17d34:	str	r3, [sp, #76]	; 0x4c
   17d38:	str	r3, [sp, #80]	; 0x50
   17d3c:	b	16808 <__snprintf_chk@plt+0x5480>
   17d40:	mov	r2, #56	; 0x38
   17d44:	mov	r1, #0
   17d48:	add	r0, sp, #168	; 0xa8
   17d4c:	bl	1128c <memset@plt>
   17d50:	ldr	r3, [sl, #-56]	; 0xffffffc8
   17d54:	mov	r4, r3
   17d58:	asr	r5, r3, #31
   17d5c:	ldr	r3, [sl, #-52]	; 0xffffffcc
   17d60:	str	r3, [sp, #72]	; 0x48
   17d64:	mov	r3, #0
   17d68:	str	r3, [sp, #84]	; 0x54
   17d6c:	str	r3, [sp, #88]	; 0x58
   17d70:	str	r3, [sp, #92]	; 0x5c
   17d74:	str	r3, [sp, #96]	; 0x60
   17d78:	str	r3, [sp, #64]	; 0x40
   17d7c:	str	r3, [sp, #68]	; 0x44
   17d80:	str	r3, [sp, #76]	; 0x4c
   17d84:	str	r3, [sp, #80]	; 0x50
   17d88:	b	16808 <__snprintf_chk@plt+0x5480>
   17d8c:	mov	r2, #56	; 0x38
   17d90:	mov	r1, #0
   17d94:	add	r0, sp, #168	; 0xa8
   17d98:	bl	1128c <memset@plt>
   17d9c:	ldr	r3, [sl, #-56]	; 0xffffffc8
   17da0:	mov	r4, r3
   17da4:	asr	r5, r3, #31
   17da8:	ldr	r3, [sl, #-52]	; 0xffffffcc
   17dac:	str	r3, [sp, #72]	; 0x48
   17db0:	mov	r3, #0
   17db4:	str	r3, [sp, #84]	; 0x54
   17db8:	str	r3, [sp, #88]	; 0x58
   17dbc:	str	r3, [sp, #92]	; 0x5c
   17dc0:	str	r3, [sp, #96]	; 0x60
   17dc4:	str	r3, [sp, #64]	; 0x40
   17dc8:	str	r3, [sp, #68]	; 0x44
   17dcc:	str	r3, [sp, #76]	; 0x4c
   17dd0:	str	r3, [sp, #80]	; 0x50
   17dd4:	b	16808 <__snprintf_chk@plt+0x5480>
   17dd8:	mov	r2, #56	; 0x38
   17ddc:	mov	r1, #0
   17de0:	add	r0, sp, #168	; 0xa8
   17de4:	bl	1128c <memset@plt>
   17de8:	mov	r3, #0
   17dec:	str	r3, [sp, #72]	; 0x48
   17df0:	mov	r4, #1
   17df4:	mov	r5, #0
   17df8:	str	r3, [sp, #84]	; 0x54
   17dfc:	str	r3, [sp, #88]	; 0x58
   17e00:	str	r3, [sp, #92]	; 0x5c
   17e04:	str	r3, [sp, #96]	; 0x60
   17e08:	str	r3, [sp, #64]	; 0x40
   17e0c:	str	r3, [sp, #68]	; 0x44
   17e10:	str	r3, [sp, #76]	; 0x4c
   17e14:	str	r3, [sp, #80]	; 0x50
   17e18:	b	16808 <__snprintf_chk@plt+0x5480>
   17e1c:	mov	r2, #56	; 0x38
   17e20:	mov	r1, #0
   17e24:	add	r0, sp, #168	; 0xa8
   17e28:	bl	1128c <memset@plt>
   17e2c:	ldrd	r2, [sl, #-48]	; 0xffffffd0
   17e30:	strd	r2, [sp, #168]	; 0xa8
   17e34:	mov	r3, #0
   17e38:	str	r3, [sp, #72]	; 0x48
   17e3c:	mov	r4, #0
   17e40:	mov	r5, #0
   17e44:	str	r4, [sp, #84]	; 0x54
   17e48:	str	r5, [sp, #88]	; 0x58
   17e4c:	str	r4, [sp, #92]	; 0x5c
   17e50:	str	r5, [sp, #96]	; 0x60
   17e54:	strd	r4, [sp, #64]	; 0x40
   17e58:	str	r4, [sp, #76]	; 0x4c
   17e5c:	str	r5, [sp, #80]	; 0x50
   17e60:	b	16808 <__snprintf_chk@plt+0x5480>
   17e64:	mov	r2, #56	; 0x38
   17e68:	mov	r1, #0
   17e6c:	add	r0, sp, #168	; 0xa8
   17e70:	bl	1128c <memset@plt>
   17e74:	ldr	r3, [sl, #-48]	; 0xffffffd0
   17e78:	str	r3, [sp, #76]	; 0x4c
   17e7c:	ldr	r3, [sl, #-44]	; 0xffffffd4
   17e80:	str	r3, [sp, #80]	; 0x50
   17e84:	mov	r3, #0
   17e88:	str	r3, [sp, #72]	; 0x48
   17e8c:	mov	r4, #0
   17e90:	mov	r5, #0
   17e94:	str	r4, [sp, #84]	; 0x54
   17e98:	str	r5, [sp, #88]	; 0x58
   17e9c:	str	r4, [sp, #92]	; 0x5c
   17ea0:	str	r5, [sp, #96]	; 0x60
   17ea4:	strd	r4, [sp, #64]	; 0x40
   17ea8:	b	16808 <__snprintf_chk@plt+0x5480>
   17eac:	mov	r2, #56	; 0x38
   17eb0:	mov	r1, #0
   17eb4:	add	r0, sp, #168	; 0xa8
   17eb8:	bl	1128c <memset@plt>
   17ebc:	ldrd	r2, [sl]
   17ec0:	strd	r2, [sp, #64]	; 0x40
   17ec4:	cmp	r2, #0
   17ec8:	sbcs	r3, r3, #0
   17ecc:	blt	17f64 <__snprintf_chk@plt+0x6bdc>
   17ed0:	ldrd	r2, [sp, #64]	; 0x40
   17ed4:	orrs	r3, r2, r3
   17ed8:	beq	17f14 <__snprintf_chk@plt+0x6b8c>
   17edc:	ldrd	r4, [sl, #-48]	; 0xffffffd0
   17ee0:	cmp	r4, #0
   17ee4:	sbcs	r3, r5, #0
   17ee8:	blt	17ff0 <__snprintf_chk@plt+0x6c68>
   17eec:	ldrd	r2, [sp, #64]	; 0x40
   17ef0:	mvn	r0, #0
   17ef4:	mvn	r1, #-2147483648	; 0x80000000
   17ef8:	bl	1fc80 <__snprintf_chk@plt+0xe8f8>
   17efc:	cmp	r0, r4
   17f00:	sbcs	r3, r1, r5
   17f04:	movlt	r3, #1
   17f08:	movge	r3, #0
   17f0c:	cmp	r3, #0
   17f10:	bne	183d4 <__snprintf_chk@plt+0x704c>
   17f14:	ldr	r2, [sl, #-48]	; 0xffffffd0
   17f18:	ldr	r3, [sl, #-44]	; 0xffffffd4
   17f1c:	ldrd	r0, [sp, #64]	; 0x40
   17f20:	mul	r3, r0, r3
   17f24:	mla	r3, r2, r1, r3
   17f28:	umull	r0, r1, r2, r0
   17f2c:	strd	r0, [sp, #64]	; 0x40
   17f30:	add	r3, r3, r1
   17f34:	str	r3, [sp, #68]	; 0x44
   17f38:	mov	r3, #0
   17f3c:	str	r3, [sp, #72]	; 0x48
   17f40:	mov	r4, #0
   17f44:	mov	r5, #0
   17f48:	str	r4, [sp, #84]	; 0x54
   17f4c:	str	r5, [sp, #88]	; 0x58
   17f50:	str	r4, [sp, #92]	; 0x5c
   17f54:	str	r5, [sp, #96]	; 0x60
   17f58:	str	r4, [sp, #76]	; 0x4c
   17f5c:	str	r5, [sp, #80]	; 0x50
   17f60:	b	16808 <__snprintf_chk@plt+0x5480>
   17f64:	ldrd	r4, [sl, #-48]	; 0xffffffd0
   17f68:	cmp	r4, #0
   17f6c:	sbcs	r3, r5, #0
   17f70:	bge	17f98 <__snprintf_chk@plt+0x6c10>
   17f74:	ldrd	r2, [sp, #64]	; 0x40
   17f78:	mvn	r0, #0
   17f7c:	mvn	r1, #-2147483648	; 0x80000000
   17f80:	bl	1fc80 <__snprintf_chk@plt+0xe8f8>
   17f84:	cmp	r4, r0
   17f88:	sbcs	r3, r5, r1
   17f8c:	movlt	r3, #1
   17f90:	movge	r3, #0
   17f94:	b	17f0c <__snprintf_chk@plt+0x6b84>
   17f98:	mvn	r2, #0
   17f9c:	mvn	r3, #0
   17fa0:	ldrd	r0, [sp, #64]	; 0x40
   17fa4:	cmp	r1, r3
   17fa8:	cmpeq	r0, r2
   17fac:	beq	17fd4 <__snprintf_chk@plt+0x6c4c>
   17fb0:	ldrd	r2, [sp, #64]	; 0x40
   17fb4:	mov	r0, #0
   17fb8:	mov	r1, #-2147483648	; 0x80000000
   17fbc:	bl	1fc80 <__snprintf_chk@plt+0xe8f8>
   17fc0:	cmp	r0, r4
   17fc4:	sbcs	r3, r1, r5
   17fc8:	movlt	r3, #1
   17fcc:	movge	r3, #0
   17fd0:	b	17f0c <__snprintf_chk@plt+0x6b84>
   17fd4:	adds	r4, r4, #0
   17fd8:	adc	r5, r5, #-2147483648	; 0x80000000
   17fdc:	cmp	r4, #1
   17fe0:	sbcs	r3, r5, #0
   17fe4:	movge	r3, #1
   17fe8:	movlt	r3, #0
   17fec:	b	17f0c <__snprintf_chk@plt+0x6b84>
   17ff0:	mvn	r2, #0
   17ff4:	mvn	r3, #0
   17ff8:	cmp	r5, r3
   17ffc:	cmpeq	r4, r2
   18000:	beq	18030 <__snprintf_chk@plt+0x6ca8>
   18004:	mov	r2, r4
   18008:	mov	r3, r5
   1800c:	mov	r0, #0
   18010:	mov	r1, #-2147483648	; 0x80000000
   18014:	bl	1fc80 <__snprintf_chk@plt+0xe8f8>
   18018:	ldrd	r2, [sp, #64]	; 0x40
   1801c:	cmp	r0, r2
   18020:	sbcs	r3, r1, r3
   18024:	movlt	r3, #1
   18028:	movge	r3, #0
   1802c:	b	17f0c <__snprintf_chk@plt+0x6b84>
   18030:	ldrd	r2, [sp, #64]	; 0x40
   18034:	adds	r2, r2, #0
   18038:	adc	r3, r3, #-2147483648	; 0x80000000
   1803c:	cmp	r2, #1
   18040:	sbcs	r3, r3, #0
   18044:	movge	r3, #1
   18048:	movlt	r3, #0
   1804c:	b	17f0c <__snprintf_chk@plt+0x6b84>
   18050:	mov	r2, #56	; 0x38
   18054:	mov	r1, #0
   18058:	add	r0, sp, #168	; 0xa8
   1805c:	bl	1128c <memset@plt>
   18060:	ldr	r3, [sl, #-48]	; 0xffffffd0
   18064:	str	r3, [sp, #92]	; 0x5c
   18068:	ldr	r3, [sl, #-44]	; 0xffffffd4
   1806c:	str	r3, [sp, #96]	; 0x60
   18070:	mov	r3, #0
   18074:	str	r3, [sp, #72]	; 0x48
   18078:	mov	r4, #0
   1807c:	mov	r5, #0
   18080:	str	r4, [sp, #84]	; 0x54
   18084:	str	r5, [sp, #88]	; 0x58
   18088:	strd	r4, [sp, #64]	; 0x40
   1808c:	str	r4, [sp, #76]	; 0x4c
   18090:	str	r5, [sp, #80]	; 0x50
   18094:	b	16808 <__snprintf_chk@plt+0x5480>
   18098:	mov	r2, #56	; 0x38
   1809c:	mov	r1, #0
   180a0:	add	r0, sp, #168	; 0xa8
   180a4:	bl	1128c <memset@plt>
   180a8:	ldr	r3, [sl, #-48]	; 0xffffffd0
   180ac:	str	r3, [sp, #84]	; 0x54
   180b0:	ldr	r3, [sl, #-44]	; 0xffffffd4
   180b4:	str	r3, [sp, #88]	; 0x58
   180b8:	mov	r3, #0
   180bc:	str	r3, [sp, #72]	; 0x48
   180c0:	mov	r4, #0
   180c4:	mov	r5, #0
   180c8:	str	r4, [sp, #92]	; 0x5c
   180cc:	str	r5, [sp, #96]	; 0x60
   180d0:	strd	r4, [sp, #64]	; 0x40
   180d4:	str	r4, [sp, #76]	; 0x4c
   180d8:	str	r5, [sp, #80]	; 0x50
   180dc:	b	16808 <__snprintf_chk@plt+0x5480>
   180e0:	mov	r2, #56	; 0x38
   180e4:	mov	r1, #0
   180e8:	add	r0, sp, #168	; 0xa8
   180ec:	bl	1128c <memset@plt>
   180f0:	ldrd	r4, [sl, #-48]	; 0xffffffd0
   180f4:	mov	r3, #0
   180f8:	str	r3, [sp, #72]	; 0x48
   180fc:	str	r3, [sp, #84]	; 0x54
   18100:	str	r3, [sp, #88]	; 0x58
   18104:	str	r3, [sp, #92]	; 0x5c
   18108:	str	r3, [sp, #96]	; 0x60
   1810c:	str	r3, [sp, #64]	; 0x40
   18110:	str	r3, [sp, #68]	; 0x44
   18114:	str	r3, [sp, #76]	; 0x4c
   18118:	str	r3, [sp, #80]	; 0x50
   1811c:	b	16808 <__snprintf_chk@plt+0x5480>
   18120:	mov	r2, #56	; 0x38
   18124:	mov	r1, #0
   18128:	add	r0, sp, #168	; 0xa8
   1812c:	bl	1128c <memset@plt>
   18130:	ldrd	r2, [sl]
   18134:	strd	r2, [sp, #64]	; 0x40
   18138:	mov	r3, #0
   1813c:	str	r3, [sp, #72]	; 0x48
   18140:	mov	r4, #0
   18144:	mov	r5, #0
   18148:	str	r4, [sp, #84]	; 0x54
   1814c:	str	r5, [sp, #88]	; 0x58
   18150:	str	r4, [sp, #92]	; 0x5c
   18154:	str	r5, [sp, #96]	; 0x60
   18158:	str	r4, [sp, #76]	; 0x4c
   1815c:	str	r5, [sp, #80]	; 0x50
   18160:	b	16808 <__snprintf_chk@plt+0x5480>
   18164:	ldrd	r0, [sl, #8]
   18168:	strd	r0, [sp, #128]	; 0x80
   1816c:	adds	r0, r0, #-2147483648	; 0x80000000
   18170:	adc	r1, r1, #0
   18174:	mvn	r2, #0
   18178:	mov	r3, #0
   1817c:	cmp	r1, r3
   18180:	cmpeq	r0, r2
   18184:	bhi	183dc <__snprintf_chk@plt+0x7054>
   18188:	ldr	r3, [sp, #128]	; 0x80
   1818c:	str	r3, [sp, #168]	; 0xa8
   18190:	mov	r3, #0
   18194:	str	r3, [sp, #172]	; 0xac
   18198:	b	16808 <__snprintf_chk@plt+0x5480>
   1819c:	ldrd	r0, [sl, #8]
   181a0:	strd	r0, [sp, #128]	; 0x80
   181a4:	adds	r0, r0, #-2147483648	; 0x80000000
   181a8:	adc	r1, r1, #0
   181ac:	mvn	r2, #0
   181b0:	mov	r3, #0
   181b4:	cmp	r1, r3
   181b8:	cmpeq	r0, r2
   181bc:	bhi	183e4 <__snprintf_chk@plt+0x705c>
   181c0:	ldr	r3, [sp, #128]	; 0x80
   181c4:	str	r3, [sp, #168]	; 0xa8
   181c8:	mov	r3, #0
   181cc:	str	r3, [sp, #172]	; 0xac
   181d0:	b	16808 <__snprintf_chk@plt+0x5480>
   181d4:	add	r3, sl, #8
   181d8:	ldm	r3, {r0, r1, r2, r3}
   181dc:	stm	sp, {r0, r1, r2, r3}
   181e0:	ldm	sl, {r2, r3}
   181e4:	ldr	r0, [sp, #60]	; 0x3c
   181e8:	bl	14938 <__snprintf_chk@plt+0x35b0>
   181ec:	b	16808 <__snprintf_chk@plt+0x5480>
   181f0:	sub	r3, sl, #48	; 0x30
   181f4:	ldm	r3, {r0, r1, r2, r3}
   181f8:	stm	sp, {r0, r1, r2, r3}
   181fc:	sub	r3, sl, #56	; 0x38
   18200:	ldm	r3, {r2, r3}
   18204:	ldr	r0, [sp, #60]	; 0x3c
   18208:	bl	14938 <__snprintf_chk@plt+0x35b0>
   1820c:	mov	r3, #1
   18210:	str	r3, [sp, #48]	; 0x30
   18214:	mov	ip, sp
   18218:	add	lr, sl, #8
   1821c:	ldm	lr!, {r0, r1, r2, r3}
   18220:	stmia	ip!, {r0, r1, r2, r3}
   18224:	ldm	lr!, {r0, r1, r2, r3}
   18228:	stmia	ip!, {r0, r1, r2, r3}
   1822c:	ldm	lr, {r0, r1, r2, r3}
   18230:	stm	ip, {r0, r1, r2, r3}
   18234:	ldm	sl, {r2, r3}
   18238:	ldr	r0, [sp, #60]	; 0x3c
   1823c:	bl	14a98 <__snprintf_chk@plt+0x3710>
   18240:	cmp	r0, #0
   18244:	bne	16808 <__snprintf_chk@plt+0x5480>
   18248:	mov	r0, #1
   1824c:	b	18358 <__snprintf_chk@plt+0x6fd0>
   18250:	mvn	r2, #0
   18254:	mvn	r3, #0
   18258:	strd	r2, [sp, #168]	; 0xa8
   1825c:	b	16808 <__snprintf_chk@plt+0x5480>
   18260:	ldrd	r2, [sl, #8]
   18264:	strd	r2, [sp, #168]	; 0xa8
   18268:	b	16808 <__snprintf_chk@plt+0x5480>
   1826c:	add	r2, r9, r2
   18270:	ldrb	r8, [r2, #2388]	; 0x954
   18274:	b	168cc <__snprintf_chk@plt+0x5544>
   18278:	ldr	r3, [sp, #100]	; 0x64
   1827c:	cmp	r3, #3
   18280:	beq	1828c <__snprintf_chk@plt+0x6f04>
   18284:	add	r2, sp, #1344	; 0x540
   18288:	b	182b8 <__snprintf_chk@plt+0x6f30>
   1828c:	cmp	r7, #0
   18290:	mvngt	r7, #1
   18294:	bgt	18284 <__snprintf_chk@plt+0x6efc>
   18298:	bne	18284 <__snprintf_chk@plt+0x6efc>
   1829c:	str	r7, [sp, #104]	; 0x68
   182a0:	mov	r0, #1
   182a4:	b	18358 <__snprintf_chk@plt+0x6fd0>
   182a8:	cmp	fp, r2
   182ac:	beq	183ec <__snprintf_chk@plt+0x7064>
   182b0:	sub	sl, sl, #56	; 0x38
   182b4:	ldrsh	r8, [fp, #-2]!
   182b8:	add	r8, r9, r8
   182bc:	add	r8, r8, #1120	; 0x460
   182c0:	ldrsb	r3, [r8, #12]
   182c4:	cmn	r3, #93	; 0x5d
   182c8:	beq	182a8 <__snprintf_chk@plt+0x6f20>
   182cc:	add	r3, r3, #1
   182d0:	cmp	r3, #112	; 0x70
   182d4:	bhi	182a8 <__snprintf_chk@plt+0x6f20>
   182d8:	add	r1, r9, r3
   182dc:	ldrb	r1, [r1, #2272]	; 0x8e0
   182e0:	cmp	r1, #1
   182e4:	bne	182a8 <__snprintf_chk@plt+0x6f20>
   182e8:	add	r3, r9, r3
   182ec:	ldrb	r8, [r3, #2388]	; 0x954
   182f0:	cmp	r8, #0
   182f4:	ble	182a8 <__snprintf_chk@plt+0x6f20>
   182f8:	add	sl, sl, #56	; 0x38
   182fc:	add	r1, sp, #1392	; 0x570
   18300:	ldrd	r2, [sp, #112]	; 0x70
   18304:	strd	r2, [r1]
   18308:	ldr	r3, [sp, #124]	; 0x7c
   1830c:	str	r3, [sp, #1400]	; 0x578
   18310:	mov	ip, sl
   18314:	add	lr, sp, #1376	; 0x560
   18318:	add	lr, lr, #8
   1831c:	ldm	lr!, {r0, r1, r2, r3}
   18320:	stmia	ip!, {r0, r1, r2, r3}
   18324:	ldm	lr!, {r0, r1, r2, r3}
   18328:	stmia	ip!, {r0, r1, r2, r3}
   1832c:	ldm	lr!, {r0, r1, r2, r3}
   18330:	stmia	ip!, {r0, r1, r2, r3}
   18334:	ldm	lr, {r0, r1}
   18338:	stm	ip, {r0, r1}
   1833c:	mov	lr, fp
   18340:	mov	r3, #3
   18344:	str	r3, [sp, #100]	; 0x64
   18348:	b	168cc <__snprintf_chk@plt+0x5544>
   1834c:	mov	r3, #0
   18350:	str	r3, [sp, #104]	; 0x68
   18354:	mov	r0, #2
   18358:	ldr	r3, [sp, #104]	; 0x68
   1835c:	sub	r3, fp, r3, lsl #1
   18360:	add	r2, sp, #1344	; 0x540
   18364:	cmp	r3, r2
   18368:	beq	18390 <__snprintf_chk@plt+0x7008>
   1836c:	add	r2, sp, #1440	; 0x5a0
   18370:	sub	r3, r3, r2
   18374:	add	r3, r3, #94	; 0x5e
   18378:	lsr	r3, r3, #1
   1837c:	add	r3, r3, #1
   18380:	mov	r2, #0
   18384:	add	r2, r2, #1
   18388:	cmp	r2, r3
   1838c:	bne	18384 <__snprintf_chk@plt+0x6ffc>
   18390:	add	sp, sp, #1440	; 0x5a0
   18394:	add	sp, sp, #4
   18398:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1839c:	mov	r3, #0
   183a0:	str	r3, [sp, #104]	; 0x68
   183a4:	mov	r0, r3
   183a8:	b	18358 <__snprintf_chk@plt+0x6fd0>
   183ac:	mov	r0, #1
   183b0:	b	18358 <__snprintf_chk@plt+0x6fd0>
   183b4:	mov	r0, #1
   183b8:	b	18358 <__snprintf_chk@plt+0x6fd0>
   183bc:	mov	r0, #1
   183c0:	b	18358 <__snprintf_chk@plt+0x6fd0>
   183c4:	mov	r0, #1
   183c8:	b	18358 <__snprintf_chk@plt+0x6fd0>
   183cc:	mov	r0, #1
   183d0:	b	18358 <__snprintf_chk@plt+0x6fd0>
   183d4:	mov	r0, #1
   183d8:	b	18358 <__snprintf_chk@plt+0x6fd0>
   183dc:	mov	r0, #1
   183e0:	b	18358 <__snprintf_chk@plt+0x6fd0>
   183e4:	mov	r0, #1
   183e8:	b	18358 <__snprintf_chk@plt+0x6fd0>
   183ec:	mov	r0, #1
   183f0:	b	18390 <__snprintf_chk@plt+0x7008>
   183f4:	cmp	r5, #45	; 0x2d
   183f8:	movne	r3, #0
   183fc:	moveq	r3, #1
   18400:	b	16134 <__snprintf_chk@plt+0x4dac>
   18404:	add	r5, r9, #1120	; 0x460
   18408:	b	1668c <__snprintf_chk@plt+0x5304>
   1840c:	add	r5, r9, #808	; 0x328
   18410:	b	1668c <__snprintf_chk@plt+0x5304>
   18414:	cmp	r7, #0
   18418:	blt	16320 <__snprintf_chk@plt+0x4f98>
   1841c:	ldr	r3, [sp, #64]	; 0x40
   18420:	cmp	r3, #0
   18424:	sublt	r3, r5, #-2147483599	; 0x80000031
   18428:	subge	r3, r5, #48	; 0x30
   1842c:	rsbge	r3, r3, #2130706432	; 0x7f000000
   18430:	addge	r3, r3, #16711680	; 0xff0000
   18434:	addge	r3, r3, #65280	; 0xff00
   18438:	addge	r3, r3, #255	; 0xff
   1843c:	cmp	r7, r3
   18440:	movle	r3, #0
   18444:	movgt	r3, #1
   18448:	b	161d0 <__snprintf_chk@plt+0x4e48>
   1844c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18450:	sub	sp, sp, #908	; 0x38c
   18454:	str	r0, [sp, #36]	; 0x24
   18458:	mov	r9, r1
   1845c:	mov	r6, r2
   18460:	mov	r8, r3
   18464:	mov	r0, r1
   18468:	bl	1122c <strlen@plt>
   1846c:	str	r0, [sp, #40]	; 0x28
   18470:	cmp	r6, #0
   18474:	beq	184ec <__snprintf_chk@plt+0x7164>
   18478:	ldr	r7, [r6]
   1847c:	ldr	sl, [r6, #4]
   18480:	mov	r3, r9
   18484:	mov	r4, r3
   18488:	add	r3, r3, #1
   1848c:	ldrb	r2, [r4]
   18490:	cmp	r2, #9
   18494:	bcc	184a8 <__snprintf_chk@plt+0x7120>
   18498:	cmp	r2, #13
   1849c:	bls	18484 <__snprintf_chk@plt+0x70fc>
   184a0:	cmp	r2, #32
   184a4:	beq	18484 <__snprintf_chk@plt+0x70fc>
   184a8:	mov	r2, #56	; 0x38
   184ac:	mov	r1, #0
   184b0:	add	r0, sp, #520	; 0x208
   184b4:	bl	1128c <memset@plt>
   184b8:	mov	r2, #4
   184bc:	ldr	r1, [pc, #4036]	; 19488 <__snprintf_chk@plt+0x8100>
   184c0:	mov	r0, r4
   184c4:	bl	11370 <strncmp@plt>
   184c8:	cmp	r0, #0
   184cc:	bne	1a834 <__snprintf_chk@plt+0x94ac>
   184d0:	add	r5, r4, #4
   184d4:	ldrb	r3, [r4, #4]
   184d8:	cmp	r3, #0
   184dc:	beq	1a834 <__snprintf_chk@plt+0x94ac>
   184e0:	mov	r2, r5
   184e4:	mov	r0, #1
   184e8:	b	18524 <__snprintf_chk@plt+0x719c>
   184ec:	add	r0, sp, #580	; 0x244
   184f0:	bl	14774 <__snprintf_chk@plt+0x33ec>
   184f4:	add	r6, sp, #580	; 0x244
   184f8:	b	18478 <__snprintf_chk@plt+0x70f0>
   184fc:	add	r3, r2, #1
   18500:	ldrb	r2, [r2, #1]
   18504:	cmp	r2, #92	; 0x5c
   18508:	cmpne	r2, #34	; 0x22
   1850c:	bne	1a834 <__snprintf_chk@plt+0x94ac>
   18510:	add	r2, r3, #1
   18514:	add	r0, r0, #1
   18518:	ldrb	r3, [r3, #1]
   1851c:	cmp	r3, #0
   18520:	beq	1a834 <__snprintf_chk@plt+0x94ac>
   18524:	cmp	r3, #92	; 0x5c
   18528:	beq	184fc <__snprintf_chk@plt+0x7174>
   1852c:	cmp	r3, #34	; 0x22
   18530:	movne	r3, r2
   18534:	bne	18510 <__snprintf_chk@plt+0x7188>
   18538:	cmp	r0, #100	; 0x64
   1853c:	bgt	185a8 <__snprintf_chk@plt+0x7220>
   18540:	add	r3, sp, #588	; 0x24c
   18544:	str	r3, [sp, #48]	; 0x30
   18548:	mov	r3, #0
   1854c:	str	r3, [sp, #32]
   18550:	ldrb	r3, [r4, #4]
   18554:	cmp	r3, #34	; 0x22
   18558:	beq	185c0 <__snprintf_chk@plt+0x7238>
   1855c:	ldr	r1, [sp, #48]	; 0x30
   18560:	cmp	r3, #92	; 0x5c
   18564:	movne	r3, #0
   18568:	moveq	r3, #1
   1856c:	add	r2, r5, r3
   18570:	ldrb	r3, [r5, r3]
   18574:	strb	r3, [r1], #1
   18578:	add	r5, r2, #1
   1857c:	ldrb	r3, [r2, #1]
   18580:	cmp	r3, #34	; 0x22
   18584:	bne	18560 <__snprintf_chk@plt+0x71d8>
   18588:	mov	r3, #0
   1858c:	strb	r3, [r1]
   18590:	ldr	r0, [sp, #48]	; 0x30
   18594:	bl	1caf8 <__snprintf_chk@plt+0xb770>
   18598:	subs	fp, r0, #0
   1859c:	bne	185c8 <__snprintf_chk@plt+0x7240>
   185a0:	mov	r8, #0
   185a4:	b	18668 <__snprintf_chk@plt+0x72e0>
   185a8:	bl	1db58 <__snprintf_chk@plt+0xc7d0>
   185ac:	subs	r3, r0, #0
   185b0:	str	r3, [sp, #32]
   185b4:	strne	r3, [sp, #48]	; 0x30
   185b8:	bne	18550 <__snprintf_chk@plt+0x71c8>
   185bc:	b	185a0 <__snprintf_chk@plt+0x7218>
   185c0:	ldr	r1, [sp, #48]	; 0x30
   185c4:	b	18588 <__snprintf_chk@plt+0x7200>
   185c8:	add	r5, r5, #1
   185cc:	mov	r4, r5
   185d0:	add	r5, r5, #1
   185d4:	ldrb	r3, [r4]
   185d8:	cmp	r3, #9
   185dc:	bcc	185f0 <__snprintf_chk@plt+0x7268>
   185e0:	cmp	r3, #13
   185e4:	bls	185cc <__snprintf_chk@plt+0x7244>
   185e8:	cmp	r3, #32
   185ec:	beq	185cc <__snprintf_chk@plt+0x7244>
   185f0:	add	r2, sp, #476	; 0x1dc
   185f4:	mov	r1, r6
   185f8:	mov	r0, fp
   185fc:	bl	1ce18 <__snprintf_chk@plt+0xba90>
   18600:	cmp	r0, #0
   18604:	moveq	r8, #0
   18608:	beq	18654 <__snprintf_chk@plt+0x72cc>
   1860c:	ldr	r3, [sp, #48]	; 0x30
   18610:	str	r3, [sp, #948]	; 0x3b4
   18614:	b	1a858 <__snprintf_chk@plt+0x94d0>
   18618:	mov	r2, #0
   1861c:	mov	r3, #-2147483648	; 0x80000000
   18620:	subs	r4, r2, ip
   18624:	sbc	r5, r3, ip, asr #31
   18628:	ldr	r0, [pc, #3676]	; 1948c <__snprintf_chk@plt+0x8104>
   1862c:	mov	r1, #0
   18630:	cmp	r0, r4
   18634:	sbcs	r3, r1, r5
   18638:	bge	1a880 <__snprintf_chk@plt+0x94f8>
   1863c:	adds	r0, r0, ip
   18640:	adc	r1, r1, ip, asr #31
   18644:	add	r3, sp, #280	; 0x118
   18648:	strd	r0, [r3]
   1864c:	cmp	r8, #0
   18650:	bne	1867c <__snprintf_chk@plt+0x72f4>
   18654:	ldr	r3, [sp, #944]	; 0x3b0
   18658:	cmp	fp, r3
   1865c:	beq	18668 <__snprintf_chk@plt+0x72e0>
   18660:	mov	r0, fp
   18664:	bl	1ccd0 <__snprintf_chk@plt+0xb948>
   18668:	ldr	r0, [sp, #32]
   1866c:	bl	14674 <__snprintf_chk@plt+0x32ec>
   18670:	mov	r0, r8
   18674:	add	sp, sp, #908	; 0x38c
   18678:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1867c:	mov	r2, #5
   18680:	ldr	r1, [pc, #3592]	; 19490 <__snprintf_chk@plt+0x8108>
   18684:	mov	r0, #0
   18688:	bl	110f4 <dcgettext@plt>
   1868c:	bl	15a88 <__snprintf_chk@plt+0x4700>
   18690:	mov	r8, #0
   18694:	b	18654 <__snprintf_chk@plt+0x72cc>
   18698:	rsb	r3, r4, #-2147483648	; 0x80000000
   1869c:	cmp	r7, r3
   186a0:	movge	r3, #0
   186a4:	movlt	r3, #1
   186a8:	b	186f0 <__snprintf_chk@plt+0x7368>
   186ac:	cmp	r8, r4
   186b0:	movle	r3, #0
   186b4:	movgt	r3, #1
   186b8:	b	186f0 <__snprintf_chk@plt+0x7368>
   186bc:	add	r4, r4, #7733248	; 0x760000
   186c0:	add	r4, r4, #42752	; 0xa700
   186c4:	cmp	r4, r5
   186c8:	beq	1874c <__snprintf_chk@plt+0x73c4>
   186cc:	mov	r3, r4
   186d0:	cmp	r4, #0
   186d4:	blt	18698 <__snprintf_chk@plt+0x7310>
   186d8:	cmp	r7, #0
   186dc:	blt	186ac <__snprintf_chk@plt+0x7324>
   186e0:	sub	r3, r6, r4
   186e4:	cmp	r7, r3
   186e8:	movle	r3, #0
   186ec:	movgt	r3, #1
   186f0:	cmp	r3, #0
   186f4:	bne	1874c <__snprintf_chk@plt+0x73c4>
   186f8:	add	r3, r7, r4
   186fc:	str	r3, [sp, #96]	; 0x60
   18700:	add	r2, sp, #140	; 0x8c
   18704:	add	r1, sp, #96	; 0x60
   18708:	mov	r0, fp
   1870c:	bl	1ce18 <__snprintf_chk@plt+0xba90>
   18710:	cmp	r0, #0
   18714:	beq	186bc <__snprintf_chk@plt+0x7334>
   18718:	ldr	r3, [sp, #180]	; 0xb4
   1871c:	cmp	r3, #0
   18720:	beq	186bc <__snprintf_chk@plt+0x7334>
   18724:	ldr	r2, [sp, #172]	; 0xac
   18728:	ldr	r1, [sp, #440]	; 0x1b8
   1872c:	cmp	r2, r1
   18730:	beq	186bc <__snprintf_chk@plt+0x7334>
   18734:	str	r3, [sp, #444]	; 0x1bc
   18738:	ldr	r3, [pc, #3412]	; 19494 <__snprintf_chk@plt+0x810c>
   1873c:	str	r3, [sp, #448]	; 0x1c0
   18740:	str	r2, [sp, #452]	; 0x1c4
   18744:	mov	r3, #0
   18748:	str	r3, [sp, #456]	; 0x1c8
   1874c:	ldr	r0, [sp, #432]	; 0x1b0
   18750:	cmp	r0, #0
   18754:	beq	1877c <__snprintf_chk@plt+0x73f4>
   18758:	ldr	r1, [sp, #444]	; 0x1bc
   1875c:	cmp	r1, #0
   18760:	beq	1877c <__snprintf_chk@plt+0x73f4>
   18764:	bl	11070 <strcmp@plt>
   18768:	cmp	r0, #0
   1876c:	mvneq	r3, #0
   18770:	streq	r3, [sp, #440]	; 0x1b8
   18774:	moveq	r3, #0
   18778:	streq	r3, [sp, #444]	; 0x1bc
   1877c:	add	r0, sp, #240	; 0xf0
   18780:	bl	16070 <__snprintf_chk@plt+0x4ce8>
   18784:	subs	sl, r0, #0
   18788:	beq	187cc <__snprintf_chk@plt+0x7444>
   1878c:	ldrb	r8, [sp, #421]	; 0x1a5
   18790:	cmp	r8, #0
   18794:	beq	18654 <__snprintf_chk@plt+0x72cc>
   18798:	ldr	r3, [sp, #40]	; 0x28
   1879c:	add	r9, r9, r3
   187a0:	ldr	r3, [sp, #240]	; 0xf0
   187a4:	cmp	r3, r9
   187a8:	mov	r2, #5
   187ac:	ldrcs	r1, [pc, #3300]	; 19498 <__snprintf_chk@plt+0x8110>
   187b0:	ldrcc	r1, [pc, #3300]	; 1949c <__snprintf_chk@plt+0x8114>
   187b4:	mov	r0, #0
   187b8:	bl	110f4 <dcgettext@plt>
   187bc:	ldr	r1, [sp, #240]	; 0xf0
   187c0:	bl	15a88 <__snprintf_chk@plt+0x4700>
   187c4:	mov	r8, #0
   187c8:	b	18654 <__snprintf_chk@plt+0x72cc>
   187cc:	ldrb	r3, [sp, #421]	; 0x1a5
   187d0:	cmp	r3, #0
   187d4:	bne	18914 <__snprintf_chk@plt+0x758c>
   187d8:	ldrb	r8, [sp, #392]	; 0x188
   187dc:	cmp	r8, #0
   187e0:	beq	18afc <__snprintf_chk@plt+0x7774>
   187e4:	add	r3, sp, #328	; 0x148
   187e8:	ldm	r3, {r0, r1}
   187ec:	ldr	r3, [sp, #36]	; 0x24
   187f0:	stm	r3, {r0, r1}
   187f4:	ldrb	r8, [sp, #421]	; 0x1a5
   187f8:	cmp	r8, #0
   187fc:	moveq	r8, #1
   18800:	beq	18654 <__snprintf_chk@plt+0x72cc>
   18804:	ldr	r3, [sp, #948]	; 0x3b4
   18808:	cmp	r3, #0
   1880c:	beq	1a7f4 <__snprintf_chk@plt+0x946c>
   18810:	ldr	r1, [pc, #3208]	; 194a0 <__snprintf_chk@plt+0x8118>
   18814:	ldr	r0, [sp, #948]	; 0x3b4
   18818:	bl	11070 <strcmp@plt>
   1881c:	cmp	r0, #0
   18820:	bne	1a80c <__snprintf_chk@plt+0x9484>
   18824:	mov	r2, #5
   18828:	ldr	r1, [pc, #3188]	; 194a4 <__snprintf_chk@plt+0x811c>
   1882c:	bl	110f4 <dcgettext@plt>
   18830:	bl	15a88 <__snprintf_chk@plt+0x4700>
   18834:	ldr	r7, [sp, #36]	; 0x24
   18838:	ldr	r4, [r7]
   1883c:	asr	r5, r4, #31
   18840:	ldr	r6, [r7, #4]
   18844:	mov	r2, #5
   18848:	ldr	r1, [pc, #3160]	; 194a8 <__snprintf_chk@plt+0x8120>
   1884c:	mov	r0, #0
   18850:	bl	110f4 <dcgettext@plt>
   18854:	str	r6, [sp]
   18858:	mov	r2, r4
   1885c:	mov	r3, r5
   18860:	bl	15a88 <__snprintf_chk@plt+0x4700>
   18864:	add	r1, sp, #96	; 0x60
   18868:	mov	r0, r7
   1886c:	bl	11058 <gmtime_r@plt>
   18870:	cmp	r0, #0
   18874:	beq	188ac <__snprintf_chk@plt+0x7524>
   18878:	mov	r2, #5
   1887c:	ldr	r1, [pc, #3112]	; 194ac <__snprintf_chk@plt+0x8124>
   18880:	mov	r0, #0
   18884:	bl	110f4 <dcgettext@plt>
   18888:	mov	r4, r0
   1888c:	mov	r3, #100	; 0x64
   18890:	add	r2, sp, #688	; 0x2b0
   18894:	mov	r1, #0
   18898:	add	r0, sp, #96	; 0x60
   1889c:	bl	15adc <__snprintf_chk@plt+0x4754>
   188a0:	mov	r1, r0
   188a4:	mov	r0, r4
   188a8:	bl	15a88 <__snprintf_chk@plt+0x4700>
   188ac:	add	r2, sp, #140	; 0x8c
   188b0:	ldr	r1, [sp, #36]	; 0x24
   188b4:	mov	r0, fp
   188b8:	bl	1ce18 <__snprintf_chk@plt+0xba90>
   188bc:	cmp	r0, #0
   188c0:	beq	18654 <__snprintf_chk@plt+0x72cc>
   188c4:	ldr	r6, [sp, #176]	; 0xb0
   188c8:	mov	r2, #5
   188cc:	ldr	r1, [pc, #3036]	; 194b0 <__snprintf_chk@plt+0x8128>
   188d0:	mov	r0, #0
   188d4:	bl	110f4 <dcgettext@plt>
   188d8:	mov	r4, r0
   188dc:	mov	r3, #100	; 0x64
   188e0:	add	r2, sp, #688	; 0x2b0
   188e4:	mov	r1, #0
   188e8:	add	r0, sp, #140	; 0x8c
   188ec:	bl	15adc <__snprintf_chk@plt+0x4754>
   188f0:	mov	r5, r0
   188f4:	add	r1, sp, #788	; 0x314
   188f8:	mov	r0, r6
   188fc:	bl	15888 <__snprintf_chk@plt+0x4500>
   18900:	mov	r2, r0
   18904:	mov	r1, r5
   18908:	mov	r0, r4
   1890c:	bl	15a88 <__snprintf_chk@plt+0x4700>
   18910:	b	18654 <__snprintf_chk@plt+0x72cc>
   18914:	mov	r2, #5
   18918:	ldr	r1, [pc, #2964]	; 194b4 <__snprintf_chk@plt+0x812c>
   1891c:	mov	r0, #0
   18920:	bl	110f4 <dcgettext@plt>
   18924:	bl	15a88 <__snprintf_chk@plt+0x4700>
   18928:	ldrb	r3, [sp, #392]	; 0x188
   1892c:	cmp	r3, #0
   18930:	bne	189e0 <__snprintf_chk@plt+0x7658>
   18934:	ldr	r3, [sp, #416]	; 0x1a0
   18938:	cmp	r3, #0
   1893c:	bne	18a0c <__snprintf_chk@plt+0x7684>
   18940:	ldr	r3, [sp, #948]	; 0x3b4
   18944:	cmp	r3, #0
   18948:	beq	18aa4 <__snprintf_chk@plt+0x771c>
   1894c:	ldr	r3, [sp, #944]	; 0x3b0
   18950:	cmp	r3, fp
   18954:	beq	18a38 <__snprintf_chk@plt+0x76b0>
   18958:	ldr	r3, [pc, #2904]	; 194b8 <__snprintf_chk@plt+0x8130>
   1895c:	ldr	r4, [r3]
   18960:	mov	r2, #5
   18964:	ldr	r1, [pc, #2896]	; 194bc <__snprintf_chk@plt+0x8134>
   18968:	mov	r0, #0
   1896c:	bl	110f4 <dcgettext@plt>
   18970:	ldr	r3, [sp, #948]	; 0x3b4
   18974:	mov	r2, r0
   18978:	mov	r1, #1
   1897c:	mov	r0, r4
   18980:	bl	112bc <__fprintf_chk@plt>
   18984:	ldr	r3, [sp, #404]	; 0x194
   18988:	cmp	r3, #0
   1898c:	beq	189c0 <__snprintf_chk@plt+0x7638>
   18990:	ldr	r3, [sp, #416]	; 0x1a0
   18994:	cmp	r3, #0
   18998:	bne	18ad0 <__snprintf_chk@plt+0x7748>
   1899c:	ldr	r3, [sp, #260]	; 0x104
   189a0:	cmp	r3, #0
   189a4:	ble	189cc <__snprintf_chk@plt+0x7644>
   189a8:	ldr	r3, [pc, #2824]	; 194b8 <__snprintf_chk@plt+0x8130>
   189ac:	ldr	r3, [r3]
   189b0:	mov	r2, #5
   189b4:	mov	r1, #1
   189b8:	ldr	r0, [pc, #2816]	; 194c0 <__snprintf_chk@plt+0x8138>
   189bc:	bl	1113c <fwrite@plt>
   189c0:	ldr	r3, [sp, #416]	; 0x1a0
   189c4:	cmp	r3, #0
   189c8:	bne	18ad0 <__snprintf_chk@plt+0x7748>
   189cc:	ldr	r3, [pc, #2788]	; 194b8 <__snprintf_chk@plt+0x8130>
   189d0:	ldr	r1, [r3]
   189d4:	mov	r0, #10
   189d8:	bl	1131c <fputc@plt>
   189dc:	b	187d8 <__snprintf_chk@plt+0x7450>
   189e0:	ldr	r3, [pc, #2768]	; 194b8 <__snprintf_chk@plt+0x8130>
   189e4:	ldr	r4, [r3]
   189e8:	mov	r2, #5
   189ec:	ldr	r1, [pc, #2768]	; 194c4 <__snprintf_chk@plt+0x813c>
   189f0:	mov	r0, #0
   189f4:	bl	110f4 <dcgettext@plt>
   189f8:	mov	r2, r0
   189fc:	mov	r1, #1
   18a00:	mov	r0, r4
   18a04:	bl	112bc <__fprintf_chk@plt>
   18a08:	b	18984 <__snprintf_chk@plt+0x75fc>
   18a0c:	ldr	r3, [pc, #2724]	; 194b8 <__snprintf_chk@plt+0x8130>
   18a10:	ldr	r4, [r3]
   18a14:	mov	r2, #5
   18a18:	ldr	r1, [pc, #2728]	; 194c8 <__snprintf_chk@plt+0x8140>
   18a1c:	mov	r0, #0
   18a20:	bl	110f4 <dcgettext@plt>
   18a24:	mov	r2, r0
   18a28:	mov	r1, #1
   18a2c:	mov	r0, r4
   18a30:	bl	112bc <__fprintf_chk@plt>
   18a34:	b	18984 <__snprintf_chk@plt+0x75fc>
   18a38:	ldr	r1, [pc, #2656]	; 194a0 <__snprintf_chk@plt+0x8118>
   18a3c:	ldr	r0, [sp, #948]	; 0x3b4
   18a40:	bl	11070 <strcmp@plt>
   18a44:	cmp	r0, #0
   18a48:	bne	18a74 <__snprintf_chk@plt+0x76ec>
   18a4c:	ldr	r3, [pc, #2660]	; 194b8 <__snprintf_chk@plt+0x8130>
   18a50:	ldr	r4, [r3]
   18a54:	mov	r2, #5
   18a58:	ldr	r1, [pc, #2668]	; 194cc <__snprintf_chk@plt+0x8144>
   18a5c:	bl	110f4 <dcgettext@plt>
   18a60:	mov	r2, r0
   18a64:	mov	r1, #1
   18a68:	mov	r0, r4
   18a6c:	bl	112bc <__fprintf_chk@plt>
   18a70:	b	18984 <__snprintf_chk@plt+0x75fc>
   18a74:	ldr	r3, [pc, #2620]	; 194b8 <__snprintf_chk@plt+0x8130>
   18a78:	ldr	r4, [r3]
   18a7c:	mov	r2, #5
   18a80:	ldr	r1, [pc, #2632]	; 194d0 <__snprintf_chk@plt+0x8148>
   18a84:	mov	r0, #0
   18a88:	bl	110f4 <dcgettext@plt>
   18a8c:	ldr	r3, [sp, #948]	; 0x3b4
   18a90:	mov	r2, r0
   18a94:	mov	r1, #1
   18a98:	mov	r0, r4
   18a9c:	bl	112bc <__fprintf_chk@plt>
   18aa0:	b	18984 <__snprintf_chk@plt+0x75fc>
   18aa4:	ldr	r3, [pc, #2572]	; 194b8 <__snprintf_chk@plt+0x8130>
   18aa8:	ldr	r4, [r3]
   18aac:	mov	r2, #5
   18ab0:	ldr	r1, [pc, #2588]	; 194d4 <__snprintf_chk@plt+0x814c>
   18ab4:	mov	r0, #0
   18ab8:	bl	110f4 <dcgettext@plt>
   18abc:	mov	r2, r0
   18ac0:	mov	r1, #1
   18ac4:	mov	r0, r4
   18ac8:	bl	112bc <__fprintf_chk@plt>
   18acc:	b	18984 <__snprintf_chk@plt+0x75fc>
   18ad0:	ldr	r3, [pc, #2528]	; 194b8 <__snprintf_chk@plt+0x8130>
   18ad4:	ldr	r4, [r3]
   18ad8:	add	r1, sp, #788	; 0x314
   18adc:	ldr	r0, [sp, #264]	; 0x108
   18ae0:	bl	15888 <__snprintf_chk@plt+0x4500>
   18ae4:	mov	r3, r0
   18ae8:	ldr	r2, [pc, #2536]	; 194d8 <__snprintf_chk@plt+0x8150>
   18aec:	mov	r1, #1
   18af0:	mov	r0, r4
   18af4:	bl	112bc <__fprintf_chk@plt>
   18af8:	b	189cc <__snprintf_chk@plt+0x7644>
   18afc:	ldr	r1, [sp, #412]	; 0x19c
   18b00:	ldr	r3, [sp, #396]	; 0x18c
   18b04:	orr	r3, r1, r3
   18b08:	ldr	r2, [sp, #400]	; 0x190
   18b0c:	orr	r3, r3, r2
   18b10:	ldr	r2, [sp, #408]	; 0x198
   18b14:	orr	r3, r3, r2
   18b18:	ldr	r0, [sp, #416]	; 0x1a0
   18b1c:	ldr	r2, [sp, #404]	; 0x194
   18b20:	add	r2, r2, r0
   18b24:	orr	r3, r3, r2
   18b28:	cmp	r3, #1
   18b2c:	ble	18ba8 <__snprintf_chk@plt+0x7820>
   18b30:	ldrb	r3, [sp, #421]	; 0x1a5
   18b34:	cmp	r3, #0
   18b38:	beq	18654 <__snprintf_chk@plt+0x72cc>
   18b3c:	cmp	r1, #1
   18b40:	ble	18b4c <__snprintf_chk@plt+0x77c4>
   18b44:	ldr	r0, [pc, #2448]	; 194dc <__snprintf_chk@plt+0x8154>
   18b48:	bl	15a88 <__snprintf_chk@plt+0x4700>
   18b4c:	ldr	r3, [sp, #396]	; 0x18c
   18b50:	cmp	r3, #1
   18b54:	ble	18b60 <__snprintf_chk@plt+0x77d8>
   18b58:	ldr	r0, [pc, #2432]	; 194e0 <__snprintf_chk@plt+0x8158>
   18b5c:	bl	15a88 <__snprintf_chk@plt+0x4700>
   18b60:	ldr	r3, [sp, #400]	; 0x190
   18b64:	cmp	r3, #1
   18b68:	ble	18b74 <__snprintf_chk@plt+0x77ec>
   18b6c:	ldr	r0, [pc, #2416]	; 194e4 <__snprintf_chk@plt+0x815c>
   18b70:	bl	15a88 <__snprintf_chk@plt+0x4700>
   18b74:	ldr	r3, [sp, #408]	; 0x198
   18b78:	cmp	r3, #1
   18b7c:	ble	18b88 <__snprintf_chk@plt+0x7800>
   18b80:	ldr	r0, [pc, #2400]	; 194e8 <__snprintf_chk@plt+0x8160>
   18b84:	bl	15a88 <__snprintf_chk@plt+0x4700>
   18b88:	ldr	r2, [sp, #416]	; 0x1a0
   18b8c:	ldr	r3, [sp, #404]	; 0x194
   18b90:	add	r3, r3, r2
   18b94:	cmp	r3, #1
   18b98:	ble	18654 <__snprintf_chk@plt+0x72cc>
   18b9c:	ldr	r0, [pc, #2376]	; 194ec <__snprintf_chk@plt+0x8164>
   18ba0:	bl	15a88 <__snprintf_chk@plt+0x4700>
   18ba4:	b	18654 <__snprintf_chk@plt+0x72cc>
   18ba8:	ldrb	r9, [sp, #421]	; 0x1a5
   18bac:	add	r3, sp, #280	; 0x118
   18bb0:	ldrd	r4, [r3]
   18bb4:	cmp	r4, #0
   18bb8:	sbcs	r3, r5, #0
   18bbc:	blt	18cb0 <__snprintf_chk@plt+0x7928>
   18bc0:	ldr	r3, [sp, #288]	; 0x120
   18bc4:	cmp	r3, #2
   18bc8:	beq	18c3c <__snprintf_chk@plt+0x78b4>
   18bcc:	ldr	r2, [pc, #2332]	; 194f0 <__snprintf_chk@plt+0x8168>
   18bd0:	mov	r3, #0
   18bd4:	cmp	r2, r4
   18bd8:	sbcs	r3, r3, r5
   18bdc:	blt	18d40 <__snprintf_chk@plt+0x79b8>
   18be0:	ldr	r2, [pc, #2312]	; 194f0 <__snprintf_chk@plt+0x8168>
   18be4:	mov	r3, #0
   18be8:	subs	r2, r2, r4
   18bec:	sbc	r3, r3, r5
   18bf0:	cmp	r2, #-2147483648	; 0x80000000
   18bf4:	sbcs	r3, r3, #0
   18bf8:	movge	r3, #1
   18bfc:	movlt	r3, #0
   18c00:	cmp	r3, #0
   18c04:	beq	18d64 <__snprintf_chk@plt+0x79dc>
   18c08:	sub	r3, r4, #1888	; 0x760
   18c0c:	sub	r3, r3, #12
   18c10:	str	r3, [sp, #880]	; 0x370
   18c14:	cmp	r9, #0
   18c18:	beq	18db4 <__snprintf_chk@plt+0x7a2c>
   18c1c:	mov	r2, #5
   18c20:	ldr	r1, [pc, #2252]	; 194f4 <__snprintf_chk@plt+0x816c>
   18c24:	mov	r0, #0
   18c28:	bl	110f4 <dcgettext@plt>
   18c2c:	mov	r2, r4
   18c30:	mov	r3, r5
   18c34:	bl	15a88 <__snprintf_chk@plt+0x4700>
   18c38:	b	18db4 <__snprintf_chk@plt+0x7a2c>
   18c3c:	cmp	r4, #69	; 0x45
   18c40:	sbcs	r3, r5, #0
   18c44:	ldrge	r6, [pc, #2112]	; 1948c <__snprintf_chk@plt+0x8104>
   18c48:	movlt	r6, #2000	; 0x7d0
   18c4c:	mov	r7, #0
   18c50:	adds	r2, r6, r4
   18c54:	adc	r3, r7, r5
   18c58:	mov	r6, r2
   18c5c:	mov	r7, r3
   18c60:	cmp	r9, #0
   18c64:	beq	18c90 <__snprintf_chk@plt+0x7908>
   18c68:	mov	r2, #5
   18c6c:	ldr	r1, [pc, #2180]	; 194f8 <__snprintf_chk@plt+0x8170>
   18c70:	mov	r0, #0
   18c74:	bl	110f4 <dcgettext@plt>
   18c78:	mov	r2, r6
   18c7c:	mov	r3, r7
   18c80:	strd	r2, [sp]
   18c84:	mov	r2, r4
   18c88:	mov	r3, r5
   18c8c:	bl	15a88 <__snprintf_chk@plt+0x4700>
   18c90:	mov	r3, r7
   18c94:	cmp	r6, #0
   18c98:	sbcs	r3, r3, #0
   18c9c:	movge	r4, r6
   18ca0:	movge	r5, r7
   18ca4:	bge	18bcc <__snprintf_chk@plt+0x7844>
   18ca8:	mov	r4, r6
   18cac:	mov	r5, r7
   18cb0:	ldr	r2, [pc, #2116]	; 194fc <__snprintf_chk@plt+0x8174>
   18cb4:	mvn	r3, #0
   18cb8:	cmp	r4, r2
   18cbc:	sbcs	r3, r5, r3
   18cc0:	blt	18d04 <__snprintf_chk@plt+0x797c>
   18cc4:	ldr	r2, [pc, #2084]	; 194f0 <__snprintf_chk@plt+0x8168>
   18cc8:	mov	r3, #0
   18ccc:	adds	r0, r2, r4
   18cd0:	adc	r1, r3, r5
   18cd4:	cmp	r0, #-2147483648	; 0x80000000
   18cd8:	sbcs	r3, r1, #0
   18cdc:	movge	r3, #1
   18ce0:	movlt	r3, #0
   18ce4:	cmp	r3, #0
   18ce8:	beq	18d28 <__snprintf_chk@plt+0x79a0>
   18cec:	rsb	r3, r4, #-16777216	; 0xff000000
   18cf0:	add	r3, r3, #16711680	; 0xff0000
   18cf4:	add	r3, r3, #63488	; 0xf800
   18cf8:	add	r3, r3, #148	; 0x94
   18cfc:	str	r3, [sp, #880]	; 0x370
   18d00:	b	18c14 <__snprintf_chk@plt+0x788c>
   18d04:	ldr	r2, [pc, #2036]	; 19500 <__snprintf_chk@plt+0x8178>
   18d08:	mvn	r3, #0
   18d0c:	subs	r2, r2, r4
   18d10:	sbc	r3, r3, r5
   18d14:	cmp	r2, #-2147483648	; 0x80000000
   18d18:	sbcs	r3, r3, #0
   18d1c:	movge	r3, #1
   18d20:	movlt	r3, #0
   18d24:	b	18ce4 <__snprintf_chk@plt+0x795c>
   18d28:	rsb	r4, r4, #-16777216	; 0xff000000
   18d2c:	add	r4, r4, #16711680	; 0xff0000
   18d30:	add	r4, r4, #63488	; 0xf800
   18d34:	add	r4, r4, #148	; 0x94
   18d38:	str	r4, [sp, #880]	; 0x370
   18d3c:	b	18d70 <__snprintf_chk@plt+0x79e8>
   18d40:	ldr	r2, [pc, #1976]	; 19500 <__snprintf_chk@plt+0x8178>
   18d44:	mvn	r3, #0
   18d48:	adds	r0, r2, r4
   18d4c:	adc	r1, r3, r5
   18d50:	cmp	r0, #-2147483648	; 0x80000000
   18d54:	sbcs	r3, r1, #0
   18d58:	movge	r3, #1
   18d5c:	movlt	r3, #0
   18d60:	b	18c00 <__snprintf_chk@plt+0x7878>
   18d64:	sub	r3, r4, #1888	; 0x760
   18d68:	sub	r3, r3, #12
   18d6c:	str	r3, [sp, #880]	; 0x370
   18d70:	add	r3, sp, #296	; 0x128
   18d74:	ldrd	r0, [r3]
   18d78:	mov	r2, #-2147483647	; 0x80000001
   18d7c:	mvn	r3, #0
   18d80:	cmp	r0, r2
   18d84:	sbcs	r3, r1, r3
   18d88:	blt	18dac <__snprintf_chk@plt+0x7a24>
   18d8c:	cmp	r0, #0
   18d90:	sbcs	r3, r1, #0
   18d94:	blt	18dd8 <__snprintf_chk@plt+0x7a50>
   18d98:	subs	r2, r0, #1
   18d9c:	sbc	r3, r1, #0
   18da0:	cmp	r2, #-2147483648	; 0x80000000
   18da4:	sbcs	r3, r3, #0
   18da8:	blt	18dd8 <__snprintf_chk@plt+0x7a50>
   18dac:	sub	r0, r0, #1
   18db0:	str	r0, [sp, #876]	; 0x36c
   18db4:	ldrb	r3, [sp, #421]	; 0x1a5
   18db8:	cmp	r3, #0
   18dbc:	beq	18654 <__snprintf_chk@plt+0x72cc>
   18dc0:	mov	r2, #5
   18dc4:	ldr	r1, [pc, #1848]	; 19504 <__snprintf_chk@plt+0x817c>
   18dc8:	mov	r0, #0
   18dcc:	bl	110f4 <dcgettext@plt>
   18dd0:	bl	15a88 <__snprintf_chk@plt+0x4700>
   18dd4:	b	18654 <__snprintf_chk@plt+0x72cc>
   18dd8:	sub	r0, r0, #1
   18ddc:	str	r0, [sp, #876]	; 0x36c
   18de0:	add	r3, sp, #304	; 0x130
   18de4:	ldrd	r2, [r3]
   18de8:	cmp	r2, #0
   18dec:	sbcs	r1, r3, #0
   18df0:	blt	18ec0 <__snprintf_chk@plt+0x7b38>
   18df4:	cmp	r2, #-2147483648	; 0x80000000
   18df8:	sbcs	r1, r3, #0
   18dfc:	movge	r9, #1
   18e00:	movlt	r9, #0
   18e04:	cmp	r9, #0
   18e08:	strne	r2, [sp, #872]	; 0x368
   18e0c:	bne	18db4 <__snprintf_chk@plt+0x7a2c>
   18e10:	str	r2, [sp, #872]	; 0x368
   18e14:	ldr	ip, [sp, #412]	; 0x19c
   18e18:	cmp	ip, #0
   18e1c:	bne	18e44 <__snprintf_chk@plt+0x7abc>
   18e20:	ldrb	r3, [sp, #393]	; 0x189
   18e24:	cmp	r3, #0
   18e28:	beq	190f4 <__snprintf_chk@plt+0x7d6c>
   18e2c:	ldr	r3, [sp, #396]	; 0x18c
   18e30:	cmp	r3, #0
   18e34:	bne	190f4 <__snprintf_chk@plt+0x7d6c>
   18e38:	ldr	r3, [sp, #400]	; 0x190
   18e3c:	cmp	r3, #0
   18e40:	bne	1a990 <__snprintf_chk@plt+0x9608>
   18e44:	add	r3, sp, #312	; 0x138
   18e48:	ldrd	r2, [r3]
   18e4c:	ldr	r1, [sp, #268]	; 0x10c
   18e50:	cmp	r1, #0
   18e54:	beq	18ef4 <__snprintf_chk@plt+0x7b6c>
   18e58:	cmp	r1, #1
   18e5c:	beq	18f2c <__snprintf_chk@plt+0x7ba4>
   18e60:	cmp	r3, #0
   18e64:	cmpeq	r2, #23
   18e68:	bhi	1a984 <__snprintf_chk@plt+0x95fc>
   18e6c:	str	r2, [sp, #868]	; 0x364
   18e70:	cmp	r2, #0
   18e74:	bge	18f84 <__snprintf_chk@plt+0x7bfc>
   18e78:	cmp	r1, #0
   18e7c:	beq	18f7c <__snprintf_chk@plt+0x7bf4>
   18e80:	ldr	r3, [pc, #1664]	; 19508 <__snprintf_chk@plt+0x8180>
   18e84:	ldr	r4, [pc, #1664]	; 1950c <__snprintf_chk@plt+0x8184>
   18e88:	cmp	r1, #1
   18e8c:	movne	r4, r3
   18e90:	ldrb	r3, [sp, #421]	; 0x1a5
   18e94:	cmp	r3, #0
   18e98:	beq	18654 <__snprintf_chk@plt+0x72cc>
   18e9c:	mov	r2, #5
   18ea0:	ldr	r1, [pc, #1640]	; 19510 <__snprintf_chk@plt+0x8188>
   18ea4:	mov	r0, #0
   18ea8:	bl	110f4 <dcgettext@plt>
   18eac:	add	r3, sp, #312	; 0x138
   18eb0:	ldrd	r2, [r3]
   18eb4:	str	r4, [sp]
   18eb8:	bl	15a88 <__snprintf_chk@plt+0x4700>
   18ebc:	b	18654 <__snprintf_chk@plt+0x72cc>
   18ec0:	mov	r0, #-2147483648	; 0x80000000
   18ec4:	mvn	r1, #0
   18ec8:	subs	r0, r0, r2
   18ecc:	sbc	r1, r1, r3
   18ed0:	mov	r5, r1
   18ed4:	cmp	r0, #1
   18ed8:	sbcs	r1, r5, #0
   18edc:	movge	r9, #1
   18ee0:	movlt	r9, #0
   18ee4:	cmp	r2, #-2147483648	; 0x80000000
   18ee8:	sbcs	r1, r3, #0
   18eec:	orrge	r9, r9, #1
   18ef0:	b	18e04 <__snprintf_chk@plt+0x7a7c>
   18ef4:	subs	r0, r2, #1
   18ef8:	sbc	r1, r3, #0
   18efc:	cmp	r1, #0
   18f00:	cmpeq	r0, #10
   18f04:	bls	18f18 <__snprintf_chk@plt+0x7b90>
   18f08:	cmp	r3, #0
   18f0c:	cmpeq	r2, #12
   18f10:	mvnne	r2, #0
   18f14:	moveq	r2, #0
   18f18:	str	r2, [sp, #868]	; 0x364
   18f1c:	cmp	r2, #0
   18f20:	bge	18f84 <__snprintf_chk@plt+0x7bfc>
   18f24:	ldr	r4, [pc, #1512]	; 19514 <__snprintf_chk@plt+0x818c>
   18f28:	b	18e90 <__snprintf_chk@plt+0x7b08>
   18f2c:	subs	r0, r2, #1
   18f30:	sbc	r1, r3, #0
   18f34:	cmp	r1, #0
   18f38:	cmpeq	r0, #10
   18f3c:	bhi	18f58 <__snprintf_chk@plt+0x7bd0>
   18f40:	add	r2, r2, #12
   18f44:	str	r2, [sp, #868]	; 0x364
   18f48:	cmp	r2, #0
   18f4c:	bge	18f84 <__snprintf_chk@plt+0x7bfc>
   18f50:	ldr	r4, [pc, #1460]	; 1950c <__snprintf_chk@plt+0x8184>
   18f54:	b	18e90 <__snprintf_chk@plt+0x7b08>
   18f58:	cmp	r3, #0
   18f5c:	cmpeq	r2, #12
   18f60:	moveq	r3, #12
   18f64:	streq	r3, [sp, #868]	; 0x364
   18f68:	beq	18f84 <__snprintf_chk@plt+0x7bfc>
   18f6c:	mvn	r3, #0
   18f70:	str	r3, [sp, #868]	; 0x364
   18f74:	ldr	r4, [pc, #1424]	; 1950c <__snprintf_chk@plt+0x8184>
   18f78:	b	18e90 <__snprintf_chk@plt+0x7b08>
   18f7c:	ldr	r4, [pc, #1424]	; 19514 <__snprintf_chk@plt+0x818c>
   18f80:	b	18e90 <__snprintf_chk@plt+0x7b08>
   18f84:	ldr	r3, [sp, #320]	; 0x140
   18f88:	str	r3, [sp, #864]	; 0x360
   18f8c:	ldr	r3, [sp, #328]	; 0x148
   18f90:	str	r3, [sp, #860]	; 0x35c
   18f94:	ldrb	r3, [sp, #421]	; 0x1a5
   18f98:	cmp	r3, #0
   18f9c:	beq	18ffc <__snprintf_chk@plt+0x7c74>
   18fa0:	cmp	ip, #0
   18fa4:	mov	r2, #5
   18fa8:	ldrne	r1, [pc, #1384]	; 19518 <__snprintf_chk@plt+0x8190>
   18fac:	ldreq	r1, [pc, #1384]	; 1951c <__snprintf_chk@plt+0x8194>
   18fb0:	mov	r0, #0
   18fb4:	bl	110f4 <dcgettext@plt>
   18fb8:	mov	r4, r0
   18fbc:	ldr	r3, [sp, #860]	; 0x35c
   18fc0:	str	r3, [sp, #12]
   18fc4:	ldr	r3, [sp, #864]	; 0x360
   18fc8:	str	r3, [sp, #8]
   18fcc:	ldr	r3, [sp, #868]	; 0x364
   18fd0:	str	r3, [sp, #4]
   18fd4:	ldr	r3, [pc, #1348]	; 19520 <__snprintf_chk@plt+0x8198>
   18fd8:	str	r3, [sp]
   18fdc:	mov	r3, #100	; 0x64
   18fe0:	mov	r2, #1
   18fe4:	mov	r1, r3
   18fe8:	add	r0, sp, #688	; 0x2b0
   18fec:	bl	11388 <__snprintf_chk@plt>
   18ff0:	add	r1, sp, #688	; 0x2b0
   18ff4:	mov	r0, r4
   18ff8:	bl	15a88 <__snprintf_chk@plt+0x4700>
   18ffc:	ldr	r2, [sp, #400]	; 0x190
   19000:	ldr	r3, [sp, #396]	; 0x18c
   19004:	orr	r3, r3, r2
   19008:	ldr	r2, [sp, #412]	; 0x19c
   1900c:	orrs	r3, r3, r2
   19010:	beq	1901c <__snprintf_chk@plt+0x7c94>
   19014:	mvn	r3, #0
   19018:	str	r3, [sp, #892]	; 0x37c
   1901c:	ldr	r3, [sp, #404]	; 0x194
   19020:	cmp	r3, #0
   19024:	ldrne	r3, [sp, #260]	; 0x104
   19028:	strne	r3, [sp, #892]	; 0x37c
   1902c:	ldr	r3, [sp, #860]	; 0x35c
   19030:	str	r3, [sp, #816]	; 0x330
   19034:	ldr	r3, [sp, #864]	; 0x360
   19038:	str	r3, [sp, #820]	; 0x334
   1903c:	ldr	r3, [sp, #868]	; 0x364
   19040:	str	r3, [sp, #824]	; 0x338
   19044:	ldr	r3, [sp, #872]	; 0x368
   19048:	str	r3, [sp, #828]	; 0x33c
   1904c:	ldr	r3, [sp, #876]	; 0x36c
   19050:	str	r3, [sp, #832]	; 0x340
   19054:	ldr	r3, [sp, #880]	; 0x370
   19058:	str	r3, [sp, #836]	; 0x344
   1905c:	ldr	r3, [sp, #892]	; 0x37c
   19060:	str	r3, [sp, #848]	; 0x350
   19064:	mvn	r3, #0
   19068:	str	r3, [sp, #884]	; 0x374
   1906c:	add	r1, sp, #860	; 0x35c
   19070:	mov	r0, fp
   19074:	bl	1ceac <__snprintf_chk@plt+0xbb24>
   19078:	mov	r7, r0
   1907c:	add	r1, sp, #860	; 0x35c
   19080:	add	r0, sp, #816	; 0x330
   19084:	bl	15668 <__snprintf_chk@plt+0x42e0>
   19088:	cmp	r0, #0
   1908c:	bne	1956c <__snprintf_chk@plt+0x81e4>
   19090:	ldr	r3, [sp, #416]	; 0x1a0
   19094:	str	r3, [sp, #48]	; 0x30
   19098:	cmp	r3, #0
   1909c:	beq	19190 <__snprintf_chk@plt+0x7e08>
   190a0:	mov	r3, #88	; 0x58
   190a4:	strb	r3, [sp, #142]	; 0x8e
   190a8:	strb	r3, [sp, #141]	; 0x8d
   190ac:	add	r4, sp, #904	; 0x388
   190b0:	strb	r3, [r4, #-764]!	; 0xfffffd04
   190b4:	add	r1, r4, #3
   190b8:	ldr	r0, [sp, #264]	; 0x108
   190bc:	bl	15888 <__snprintf_chk@plt+0x4500>
   190c0:	mov	r0, r4
   190c4:	bl	1caf8 <__snprintf_chk@plt+0xb770>
   190c8:	subs	r4, r0, #0
   190cc:	bne	19120 <__snprintf_chk@plt+0x7d98>
   190d0:	ldrb	r3, [sp, #421]	; 0x1a5
   190d4:	cmp	r3, #0
   190d8:	beq	18654 <__snprintf_chk@plt+0x72cc>
   190dc:	mov	r2, #5
   190e0:	ldr	r1, [pc, #1084]	; 19524 <__snprintf_chk@plt+0x819c>
   190e4:	bl	110f4 <dcgettext@plt>
   190e8:	add	r1, sp, #140	; 0x8c
   190ec:	bl	15a88 <__snprintf_chk@plt+0x4700>
   190f0:	b	18654 <__snprintf_chk@plt+0x72cc>
   190f4:	mov	r3, #0
   190f8:	str	r3, [sp, #860]	; 0x35c
   190fc:	str	r3, [sp, #864]	; 0x360
   19100:	str	r3, [sp, #868]	; 0x364
   19104:	str	r3, [sp, #332]	; 0x14c
   19108:	ldrb	r3, [sp, #421]	; 0x1a5
   1910c:	cmp	r3, #0
   19110:	beq	18ffc <__snprintf_chk@plt+0x7c74>
   19114:	ldr	r0, [pc, #1036]	; 19528 <__snprintf_chk@plt+0x81a0>
   19118:	bl	15a88 <__snprintf_chk@plt+0x4700>
   1911c:	b	18ffc <__snprintf_chk@plt+0x7c74>
   19120:	ldr	r3, [sp, #816]	; 0x330
   19124:	str	r3, [sp, #860]	; 0x35c
   19128:	ldr	r3, [sp, #820]	; 0x334
   1912c:	str	r3, [sp, #864]	; 0x360
   19130:	ldr	r3, [sp, #824]	; 0x338
   19134:	str	r3, [sp, #868]	; 0x364
   19138:	ldr	r3, [sp, #828]	; 0x33c
   1913c:	str	r3, [sp, #872]	; 0x368
   19140:	ldr	r3, [sp, #832]	; 0x340
   19144:	str	r3, [sp, #876]	; 0x36c
   19148:	ldr	r3, [sp, #836]	; 0x344
   1914c:	str	r3, [sp, #880]	; 0x370
   19150:	ldr	r3, [sp, #848]	; 0x350
   19154:	str	r3, [sp, #892]	; 0x37c
   19158:	mvn	r3, #0
   1915c:	str	r3, [sp, #884]	; 0x374
   19160:	add	r1, sp, #860	; 0x35c
   19164:	mov	r0, r4
   19168:	bl	1ceac <__snprintf_chk@plt+0xbb24>
   1916c:	mov	r7, r0
   19170:	add	r1, sp, #860	; 0x35c
   19174:	add	r0, sp, #816	; 0x330
   19178:	bl	15668 <__snprintf_chk@plt+0x42e0>
   1917c:	mov	r5, r0
   19180:	mov	r0, r4
   19184:	bl	1ccd0 <__snprintf_chk@plt+0xb948>
   19188:	cmp	r5, #0
   1918c:	bne	1956c <__snprintf_chk@plt+0x81e4>
   19190:	ldr	r3, [sp, #816]	; 0x330
   19194:	mov	r0, r3
   19198:	str	r3, [sp, #56]	; 0x38
   1919c:	ldr	r3, [sp, #860]	; 0x35c
   191a0:	mov	ip, r3
   191a4:	str	r3, [sp, #64]	; 0x40
   191a8:	ldr	r3, [sp, #820]	; 0x334
   191ac:	mov	lr, r3
   191b0:	str	r3, [sp, #72]	; 0x48
   191b4:	ldr	r3, [sp, #864]	; 0x360
   191b8:	mov	r9, r3
   191bc:	str	r3, [sp, #80]	; 0x50
   191c0:	ldr	r3, [sp, #824]	; 0x338
   191c4:	str	r3, [sp, #36]	; 0x24
   191c8:	ldr	r2, [sp, #868]	; 0x364
   191cc:	str	r2, [sp, #40]	; 0x28
   191d0:	ldr	r7, [sp, #828]	; 0x33c
   191d4:	ldr	r6, [sp, #872]	; 0x368
   191d8:	cmp	r7, r6
   191dc:	movne	r3, #0
   191e0:	moveq	r3, #1
   191e4:	str	r3, [sp, #84]	; 0x54
   191e8:	ldr	r5, [sp, #832]	; 0x340
   191ec:	ldr	r4, [sp, #876]	; 0x36c
   191f0:	cmp	r5, r4
   191f4:	movne	r1, #0
   191f8:	moveq	r1, #1
   191fc:	ldr	r3, [sp, #836]	; 0x344
   19200:	str	r3, [sp, #88]	; 0x58
   19204:	ldr	r2, [sp, #880]	; 0x370
   19208:	str	r2, [sp, #92]	; 0x5c
   1920c:	cmp	r3, r2
   19210:	movne	r2, #0
   19214:	moveq	r2, #1
   19218:	cmp	r0, ip
   1921c:	cmpeq	lr, r9
   19220:	bne	19244 <__snprintf_chk@plt+0x7ebc>
   19224:	ldr	r0, [sp, #36]	; 0x24
   19228:	ldr	ip, [sp, #40]	; 0x28
   1922c:	ldr	r3, [sp, #84]	; 0x54
   19230:	cmp	r0, ip
   19234:	moveq	r3, #0
   19238:	andne	r3, r3, #1
   1923c:	cmp	r3, #0
   19240:	andne	sl, r1, r2
   19244:	and	sl, sl, #1
   19248:	ldrb	r3, [sp, #421]	; 0x1a5
   1924c:	cmp	r3, #0
   19250:	beq	18654 <__snprintf_chk@plt+0x72cc>
   19254:	mov	r2, #5
   19258:	ldr	r1, [pc, #716]	; 1952c <__snprintf_chk@plt+0x81a4>
   1925c:	mov	r0, #0
   19260:	bl	110f4 <dcgettext@plt>
   19264:	bl	15a88 <__snprintf_chk@plt+0x4700>
   19268:	mov	r2, #5
   1926c:	ldr	r1, [pc, #700]	; 19530 <__snprintf_chk@plt+0x81a8>
   19270:	mov	r0, #0
   19274:	bl	110f4 <dcgettext@plt>
   19278:	mov	r9, r0
   1927c:	mov	r3, #100	; 0x64
   19280:	add	r2, sp, #140	; 0x8c
   19284:	add	r1, sp, #240	; 0xf0
   19288:	add	r0, sp, #816	; 0x330
   1928c:	bl	15adc <__snprintf_chk@plt+0x4754>
   19290:	mov	r1, r0
   19294:	mov	r0, r9
   19298:	bl	15a88 <__snprintf_chk@plt+0x4700>
   1929c:	mov	r2, #5
   192a0:	ldr	r1, [pc, #652]	; 19534 <__snprintf_chk@plt+0x81ac>
   192a4:	mov	r0, #0
   192a8:	bl	110f4 <dcgettext@plt>
   192ac:	mov	r9, r0
   192b0:	mov	r3, #100	; 0x64
   192b4:	add	r2, sp, #140	; 0x8c
   192b8:	add	r1, sp, #240	; 0xf0
   192bc:	add	r0, sp, #860	; 0x35c
   192c0:	bl	15adc <__snprintf_chk@plt+0x4754>
   192c4:	mov	r1, r0
   192c8:	mov	r0, r9
   192cc:	bl	15a88 <__snprintf_chk@plt+0x4700>
   192d0:	ldr	r3, [pc, #608]	; 19538 <__snprintf_chk@plt+0x81b0>
   192d4:	ldr	r2, [pc, #556]	; 19508 <__snprintf_chk@plt+0x8180>
   192d8:	ldr	r1, [sp, #92]	; 0x5c
   192dc:	ldr	r0, [sp, #88]	; 0x58
   192e0:	cmp	r0, r1
   192e4:	moveq	r9, r2
   192e8:	movne	r9, r3
   192ec:	ldr	r3, [pc, #584]	; 1953c <__snprintf_chk@plt+0x81b4>
   192f0:	cmp	r5, r4
   192f4:	movne	r2, r3
   192f8:	str	r2, [sp, #8]
   192fc:	mov	r2, r3
   19300:	ldr	r1, [pc, #512]	; 19508 <__snprintf_chk@plt+0x8180>
   19304:	cmp	r7, r6
   19308:	movne	r1, r3
   1930c:	str	r1, [sp, #12]
   19310:	mov	r1, r3
   19314:	ldr	r0, [pc, #492]	; 19508 <__snprintf_chk@plt+0x8180>
   19318:	ldr	ip, [sp, #36]	; 0x24
   1931c:	ldr	lr, [sp, #40]	; 0x28
   19320:	cmp	ip, lr
   19324:	moveq	lr, r0
   19328:	movne	lr, r3
   1932c:	ldr	ip, [sp, #72]	; 0x48
   19330:	ldr	r3, [sp, #80]	; 0x50
   19334:	cmp	ip, r3
   19338:	moveq	r1, r0
   1933c:	mov	ip, r2
   19340:	ldr	r3, [sp, #56]	; 0x38
   19344:	ldr	r2, [sp, #64]	; 0x40
   19348:	cmp	r3, r2
   1934c:	movne	r0, ip
   19350:	str	r0, [sp, #24]
   19354:	str	r1, [sp, #20]
   19358:	str	lr, [sp, #16]
   1935c:	str	r9, [sp, #4]
   19360:	ldr	r3, [pc, #472]	; 19540 <__snprintf_chk@plt+0x81b8>
   19364:	str	r3, [sp]
   19368:	mov	r3, #100	; 0x64
   1936c:	mov	r2, #1
   19370:	mov	r1, r3
   19374:	add	r0, sp, #140	; 0x8c
   19378:	bl	11388 <__snprintf_chk@plt>
   1937c:	cmp	r0, #0
   19380:	blt	193a4 <__snprintf_chk@plt+0x801c>
   19384:	cmp	r0, #99	; 0x63
   19388:	bhi	19440 <__snprintf_chk@plt+0x80b8>
   1938c:	cmp	r0, #0
   19390:	bgt	19444 <__snprintf_chk@plt+0x80bc>
   19394:	add	r3, sp, #904	; 0x388
   19398:	add	r0, r3, r0
   1939c:	mov	r3, #0
   193a0:	strb	r3, [r0, #-764]	; 0xfffffd04
   193a4:	add	r1, sp, #140	; 0x8c
   193a8:	ldr	r0, [pc, #404]	; 19544 <__snprintf_chk@plt+0x81bc>
   193ac:	bl	15a88 <__snprintf_chk@plt+0x4700>
   193b0:	mov	r2, #5
   193b4:	ldr	r1, [pc, #396]	; 19548 <__snprintf_chk@plt+0x81c0>
   193b8:	mov	r0, #0
   193bc:	bl	110f4 <dcgettext@plt>
   193c0:	bl	15a88 <__snprintf_chk@plt+0x4700>
   193c4:	cmp	sl, #0
   193c8:	beq	193e0 <__snprintf_chk@plt+0x8058>
   193cc:	mov	r2, #5
   193d0:	ldr	r1, [pc, #372]	; 1954c <__snprintf_chk@plt+0x81c4>
   193d4:	mov	r0, #0
   193d8:	bl	110f4 <dcgettext@plt>
   193dc:	bl	15a88 <__snprintf_chk@plt+0x4700>
   193e0:	cmp	r7, r6
   193e4:	cmpne	r5, r4
   193e8:	beq	19400 <__snprintf_chk@plt+0x8078>
   193ec:	mov	r2, #5
   193f0:	ldr	r1, [pc, #344]	; 19550 <__snprintf_chk@plt+0x81c8>
   193f4:	mov	r0, #0
   193f8:	bl	110f4 <dcgettext@plt>
   193fc:	bl	15a88 <__snprintf_chk@plt+0x4700>
   19400:	mov	r2, #5
   19404:	ldr	r1, [pc, #328]	; 19554 <__snprintf_chk@plt+0x81cc>
   19408:	mov	r0, #0
   1940c:	bl	110f4 <dcgettext@plt>
   19410:	bl	15a88 <__snprintf_chk@plt+0x4700>
   19414:	ldr	r3, [sp, #48]	; 0x30
   19418:	cmp	r3, #0
   1941c:	mov	r2, #5
   19420:	ldrne	r1, [pc, #304]	; 19558 <__snprintf_chk@plt+0x81d0>
   19424:	ldreq	r1, [pc, #304]	; 1955c <__snprintf_chk@plt+0x81d4>
   19428:	mov	r0, #0
   1942c:	bl	110f4 <dcgettext@plt>
   19430:	mov	r1, r0
   19434:	ldr	r0, [pc, #292]	; 19560 <__snprintf_chk@plt+0x81d8>
   19438:	bl	15a88 <__snprintf_chk@plt+0x4700>
   1943c:	b	18654 <__snprintf_chk@plt+0x72cc>
   19440:	mov	r0, #99	; 0x63
   19444:	sub	r2, r0, #1
   19448:	add	r3, sp, #904	; 0x388
   1944c:	add	r3, r3, r2
   19450:	ldrb	r3, [r3, #-764]	; 0xfffffd04
   19454:	cmp	r3, #32
   19458:	bne	19394 <__snprintf_chk@plt+0x800c>
   1945c:	add	r1, sp, #140	; 0x8c
   19460:	add	r3, r1, r2
   19464:	mov	r0, r2
   19468:	cmp	r0, #0
   1946c:	ble	19394 <__snprintf_chk@plt+0x800c>
   19470:	sub	r2, r0, #1
   19474:	ldrb	r1, [r3, #-1]!
   19478:	cmp	r1, #32
   1947c:	bne	19394 <__snprintf_chk@plt+0x800c>
   19480:	mov	r0, r2
   19484:	b	19468 <__snprintf_chk@plt+0x80e0>
   19488:			; <UNDEFINED> instruction: 0x000226b0
   1948c:	andeq	r0, r0, ip, ror #14
   19490:			; <UNDEFINED> instruction: 0x000226b8
   19494:	andeq	r0, r0, sp, lsl #2
   19498:	ldrdeq	r2, [r2], -ip
   1949c:	strdeq	r2, [r2], -r4
   194a0:	andeq	r2, r2, ip, ror r7
   194a4:	andeq	r2, r2, r0, ror #31
   194a8:	andeq	r3, r2, r4, lsr #32
   194ac:	andeq	r3, r2, r8, asr #32
   194b0:	andeq	r3, r2, ip, asr r0
   194b4:	andeq	r2, r2, ip, lsl r7
   194b8:	muleq	r3, r8, r1
   194bc:	andeq	r2, r2, r4, ror #14
   194c0:	ldrdeq	r2, [r2], -r4
   194c4:	andeq	r2, r2, r0, lsr r7
   194c8:	andeq	r2, r2, ip, asr #14
   194cc:	andeq	r2, r2, r4, lsl #15
   194d0:	andeq	r2, r2, r8, lsr #15
   194d4:	andeq	r2, r2, r4, asr #15
   194d8:	ldrdeq	r2, [r2], -ip
   194dc:	andeq	r2, r2, r4, ror #15
   194e0:	andeq	r2, r2, r8, lsl #16
   194e4:	andeq	r2, r2, ip, lsr #16
   194e8:	andeq	r2, r2, r0, asr r8
   194ec:	andeq	r2, r2, ip, ror r8
   194f0:	andeq	r0, r0, fp, ror #14
   194f4:	ldrdeq	r2, [r2], -r0
   194f8:	andeq	r2, r2, r4, lsr #17
   194fc:			; <UNDEFINED> instruction: 0xfffff895
   19500:			; <UNDEFINED> instruction: 0xfffff894
   19504:	strdeq	r2, [r2], -r0
   19508:	andeq	r3, r2, r8, asr r0
   1950c:	andeq	r2, r2, r0, asr #10
   19510:	andeq	r2, r2, r8, lsl r9
   19514:	andeq	r2, r2, r0, lsr #13
   19518:	andeq	r2, r2, r4, lsr r9
   1951c:	andeq	r2, r2, r4, ror #18
   19520:	muleq	r2, r0, r9
   19524:	ldrdeq	r2, [r2], -r4
   19528:	andeq	r2, r2, r0, lsr #19
   1952c:	strdeq	r2, [r2], -r4
   19530:	andeq	r2, r2, r8, lsl sl
   19534:	andeq	r2, r2, r8, lsr sl
   19538:	andeq	r2, r2, r4, lsr #13
   1953c:	andeq	r2, r2, ip, lsr #13
   19540:	andeq	r2, r2, r8, asr sl
   19544:	andeq	r3, r2, r4, ror r4
   19548:	muleq	r2, r4, sl
   1954c:	andeq	r2, r2, ip, lsr #21
   19550:	andeq	r2, r2, r0, ror #21
   19554:	andeq	r2, r2, r8, lsl #22
   19558:	andeq	r2, r2, ip, lsr #22
   1955c:	andeq	r2, r2, r0, asr #22
   19560:	andeq	r2, r2, r4, asr fp
   19564:	subls	r2, r9, #-1828716544	; 0x93000000
   19568:	andeq	r2, r2, r0, ror #22
   1956c:	ldr	r3, [sp, #400]	; 0x190
   19570:	cmp	r3, #0
   19574:	beq	199e8 <__snprintf_chk@plt+0x8660>
   19578:	ldr	r3, [sp, #396]	; 0x18c
   1957c:	cmp	r3, #0
   19580:	bne	1aa48 <__snprintf_chk@plt+0x96c0>
   19584:	ldrd	r6, [sp, #248]	; 0xf8
   19588:	cmp	r6, #1
   1958c:	sbcs	r3, r7, #0
   19590:	blt	195a4 <__snprintf_chk@plt+0x821c>
   19594:	ldr	r3, [sp, #256]	; 0x100
   19598:	ldr	r2, [sp, #884]	; 0x374
   1959c:	cmp	r2, r3
   195a0:	bne	1a9b4 <__snprintf_chk@plt+0x962c>
   195a4:	cmp	r6, #0
   195a8:	sbcs	r3, r7, #0
   195ac:	bge	197e8 <__snprintf_chk@plt+0x8460>
   195b0:	cmp	r6, #1
   195b4:	sbcs	r3, r7, #0
   195b8:	blt	1aa28 <__snprintf_chk@plt+0x96a0>
   195bc:	ldr	r3, [sp, #256]	; 0x100
   195c0:	ldr	r2, [sp, #884]	; 0x374
   195c4:	cmp	r2, r3
   195c8:	bne	1a9cc <__snprintf_chk@plt+0x9644>
   195cc:	mvn	r2, #0
   195d0:	mvn	r3, #0
   195d4:	cmp	r7, r3
   195d8:	cmpeq	r6, r2
   195dc:	moveq	r3, sl
   195e0:	beq	19630 <__snprintf_chk@plt+0x82a8>
   195e4:	cmp	r6, #1
   195e8:	sbcs	r3, r7, #0
   195ec:	movlt	r2, sl
   195f0:	blt	19604 <__snprintf_chk@plt+0x827c>
   195f4:	ldr	r3, [sp, #256]	; 0x100
   195f8:	ldr	r2, [sp, #884]	; 0x374
   195fc:	subs	r2, r2, r3
   19600:	movne	r2, #1
   19604:	subs	r0, r6, r2
   19608:	sbc	r1, r7, r2, asr #31
   1960c:	mov	r2, r0
   19610:	mov	r3, r1
   19614:	mov	r0, #0
   19618:	mov	r1, #-2147483648	; 0x80000000
   1961c:	bl	1fc80 <__snprintf_chk@plt+0xe8f8>
   19620:	cmp	r0, #7
   19624:	sbcs	r3, r1, #0
   19628:	movlt	r3, #1
   1962c:	movge	r3, #0
   19630:	and	r3, r3, #1
   19634:	cmp	r3, #0
   19638:	bne	19778 <__snprintf_chk@plt+0x83f0>
   1963c:	cmp	r6, #1
   19640:	sbcs	r2, r7, #0
   19644:	blt	19658 <__snprintf_chk@plt+0x82d0>
   19648:	ldr	r2, [sp, #256]	; 0x100
   1964c:	ldr	r3, [sp, #884]	; 0x374
   19650:	subs	r3, r3, r2
   19654:	movne	r3, #1
   19658:	subs	r4, r6, r3
   1965c:	sbc	r5, r7, r3, asr #31
   19660:	lsl	r1, r5, #3
   19664:	lsl	r2, r4, #3
   19668:	orr	r3, r1, r4, lsr #29
   1966c:	subs	r2, r2, r4
   19670:	sbc	r3, r3, r5
   19674:	mov	r6, r2
   19678:	mov	r7, r3
   1967c:	cmp	r2, #0
   19680:	sbcs	r3, r7, #0
   19684:	bge	1982c <__snprintf_chk@plt+0x84a4>
   19688:	ldr	r0, [sp, #884]	; 0x374
   1968c:	ldr	r1, [sp, #256]	; 0x100
   19690:	sub	r1, r1, r0
   19694:	add	r1, r1, #7
   19698:	ldr	r0, [pc, #-316]	; 19564 <__snprintf_chk@plt+0x81dc>
   1969c:	smull	r3, r0, r0, r1
   196a0:	add	ip, r0, r1
   196a4:	asr	r0, r1, #31
   196a8:	rsb	r0, r0, ip, asr #2
   196ac:	rsb	r0, r0, r0, lsl #3
   196b0:	sub	r1, r1, r0
   196b4:	mov	r0, r1
   196b8:	asr	r1, r1, #31
   196bc:	mov	r4, #0
   196c0:	mov	r5, #-2147483648	; 0x80000000
   196c4:	subs	r2, r4, r6
   196c8:	sbc	r3, r5, r7
   196cc:	cmp	r0, r2
   196d0:	sbcs	r3, r1, r3
   196d4:	movlt	r1, #1
   196d8:	movge	r1, #0
   196dc:	cmp	r1, #0
   196e0:	bne	19778 <__snprintf_chk@plt+0x83f0>
   196e4:	ldr	r0, [sp, #884]	; 0x374
   196e8:	ldr	r1, [sp, #256]	; 0x100
   196ec:	sub	r1, r1, r0
   196f0:	add	r1, r1, #7
   196f4:	ldr	r0, [pc, #-408]	; 19564 <__snprintf_chk@plt+0x81dc>
   196f8:	smull	r3, r0, r0, r1
   196fc:	add	ip, r0, r1
   19700:	asr	r0, r1, #31
   19704:	rsb	r0, r0, ip, asr #2
   19708:	rsb	r0, r0, r0, lsl #3
   1970c:	sub	r1, r1, r0
   19710:	adds	r2, r6, r1
   19714:	adc	r3, r7, r1, asr #31
   19718:	ldr	ip, [sp, #872]	; 0x368
   1971c:	cmp	ip, #0
   19720:	bge	198a8 <__snprintf_chk@plt+0x8520>
   19724:	rsb	r0, ip, #-2147483648	; 0x80000000
   19728:	asr	r1, r0, #31
   1972c:	cmp	r2, r0
   19730:	sbcs	r1, r3, r1
   19734:	movlt	r1, #1
   19738:	blt	19764 <__snprintf_chk@plt+0x83dc>
   1973c:	cmp	r2, #0
   19740:	sbcs	r1, r3, #0
   19744:	movlt	r1, sl
   19748:	blt	19764 <__snprintf_chk@plt+0x83dc>
   1974c:	adds	r0, r2, ip
   19750:	adc	r1, r3, ip, asr #31
   19754:	cmp	r0, #-2147483648	; 0x80000000
   19758:	sbcs	r1, r1, #0
   1975c:	movge	r1, #1
   19760:	movlt	r1, #0
   19764:	and	r1, r1, #1
   19768:	cmp	r1, #0
   1976c:	beq	19968 <__snprintf_chk@plt+0x85e0>
   19770:	add	r2, ip, r2
   19774:	str	r2, [sp, #872]	; 0x368
   19778:	ldrb	r3, [sp, #421]	; 0x1a5
   1977c:	cmp	r3, #0
   19780:	beq	18654 <__snprintf_chk@plt+0x72cc>
   19784:	mov	r2, #5
   19788:	ldr	r1, [pc, #-552]	; 19568 <__snprintf_chk@plt+0x81e0>
   1978c:	mov	r0, #0
   19790:	bl	110f4 <dcgettext@plt>
   19794:	mov	r6, r0
   19798:	mov	r2, #100	; 0x64
   1979c:	add	r1, sp, #140	; 0x8c
   197a0:	add	r0, sp, #240	; 0xf0
   197a4:	bl	1578c <__snprintf_chk@plt+0x4404>
   197a8:	mov	r7, r0
   197ac:	ldrd	r4, [sp, #248]	; 0xf8
   197b0:	ldr	r9, [sp, #256]	; 0x100
   197b4:	mov	r3, #100	; 0x64
   197b8:	add	r2, sp, #688	; 0x2b0
   197bc:	add	r1, sp, #240	; 0xf0
   197c0:	add	r0, sp, #860	; 0x35c
   197c4:	bl	15adc <__snprintf_chk@plt+0x4754>
   197c8:	str	r0, [sp, #4]
   197cc:	str	r9, [sp]
   197d0:	mov	r2, r4
   197d4:	mov	r3, r5
   197d8:	mov	r1, r7
   197dc:	mov	r0, r6
   197e0:	bl	15a88 <__snprintf_chk@plt+0x4700>
   197e4:	b	18654 <__snprintf_chk@plt+0x72cc>
   197e8:	cmp	r6, #1
   197ec:	sbcs	r3, r7, #0
   197f0:	movlt	r3, sl
   197f4:	blt	19808 <__snprintf_chk@plt+0x8480>
   197f8:	ldr	r2, [sp, #256]	; 0x100
   197fc:	ldr	r3, [sp, #884]	; 0x374
   19800:	subs	r3, r3, r2
   19804:	movne	r3, #1
   19808:	subs	r0, r6, r3
   1980c:	sbc	r1, r7, r3, asr #31
   19810:	add	r3, pc, #248	; 0xf8
   19814:	ldrd	r2, [r3]
   19818:	cmp	r2, r0
   1981c:	sbcs	r3, r3, r1
   19820:	movlt	r3, #1
   19824:	movge	r3, #0
   19828:	b	19634 <__snprintf_chk@plt+0x82ac>
   1982c:	ldr	r0, [sp, #884]	; 0x374
   19830:	ldr	r1, [sp, #256]	; 0x100
   19834:	sub	r1, r1, r0
   19838:	add	r1, r1, #7
   1983c:	ldr	r0, [pc, #212]	; 19918 <__snprintf_chk@plt+0x8590>
   19840:	smull	r3, r0, r0, r1
   19844:	add	r0, r0, r1
   19848:	asr	ip, r1, #31
   1984c:	rsb	r0, ip, r0, asr #2
   19850:	rsb	r0, r0, r0, lsl #3
   19854:	subs	r0, r1, r0
   19858:	bpl	19880 <__snprintf_chk@plt+0x84f8>
   1985c:	mov	r4, #0
   19860:	mov	r5, #-2147483648	; 0x80000000
   19864:	subs	r2, r4, r0
   19868:	sbc	r3, r5, r0, asr #31
   1986c:	cmp	r6, r2
   19870:	sbcs	r3, r7, r3
   19874:	movlt	r1, #1
   19878:	movge	r1, #0
   1987c:	b	196dc <__snprintf_chk@plt+0x8354>
   19880:	mvn	r4, #0
   19884:	mvn	r5, #-2147483648	; 0x80000000
   19888:	subs	r2, r4, r6
   1988c:	sbc	r3, r5, r7
   19890:	asr	r1, r0, #31
   19894:	cmp	r2, r0
   19898:	sbcs	r3, r3, r1
   1989c:	movlt	r1, #1
   198a0:	movge	r1, #0
   198a4:	b	196dc <__snprintf_chk@plt+0x8354>
   198a8:	cmp	r2, #0
   198ac:	sbcs	r1, r3, #0
   198b0:	bge	198f0 <__snprintf_chk@plt+0x8568>
   198b4:	asr	r7, ip, #31
   198b8:	mov	r4, #-2147483648	; 0x80000000
   198bc:	mvn	r5, #0
   198c0:	subs	r0, r4, r2
   198c4:	sbc	r1, r5, r3
   198c8:	cmp	ip, r0
   198cc:	sbcs	r1, r7, r1
   198d0:	blt	19770 <__snprintf_chk@plt+0x83e8>
   198d4:	adds	r0, ip, r2
   198d8:	adc	r1, r7, r3
   198dc:	cmp	r0, #-2147483648	; 0x80000000
   198e0:	sbcs	r1, r1, #0
   198e4:	movge	r1, #1
   198e8:	movlt	r1, #0
   198ec:	b	19768 <__snprintf_chk@plt+0x83e0>
   198f0:	mvn	r0, #-2147483648	; 0x80000000
   198f4:	sub	r0, r0, ip
   198f8:	asr	r1, r0, #31
   198fc:	cmp	r0, r2
   19900:	sbcs	r1, r1, r3
   19904:	movlt	r1, #1
   19908:	movge	r1, #0
   1990c:	b	19768 <__snprintf_chk@plt+0x83e0>
   19910:	stmdbmi	r4!, {r0, r3, r6, r9, ip, pc}
   19914:	subne	r2, r9, #-1845493760	; 0x92000000
   19918:	subls	r2, r9, #-1828716544	; 0x93000000
   1991c:			; <UNDEFINED> instruction: 0x00022bb0
   19920:	ldrdeq	r2, [r2], -r0
   19924:	strdeq	r2, [r2], -ip
   19928:	andeq	r2, r2, r4, lsl ip
   1992c:	andeq	r2, r2, r0, asr ip
   19930:	andeq	r2, r2, ip, ror #24
   19934:	ldrdeq	r2, [r2], -r0
   19938:	andeq	r2, r2, ip, lsr sp
   1993c:	andeq	r2, r2, r8, lsl sp
   19940:	andeq	r0, r0, r5, ror #16
   19944:	andeq	r2, r2, r8, lsr #26
   19948:	andeq	r2, r2, ip, ror sp
   1994c:			; <UNDEFINED> instruction: 0x00022dbc
   19950:	ldrdeq	r2, [r2], -r8
   19954:	andeq	r2, r2, r8, lsl lr
   19958:	andeq	r2, r2, r4, asr lr
   1995c:	andeq	r2, r2, r8, ror lr
   19960:	muleq	r2, ip, lr
   19964:	andeq	r2, r2, r8, asr #29
   19968:	add	r2, ip, r2
   1996c:	str	r2, [sp, #872]	; 0x368
   19970:	mvn	r3, #0
   19974:	str	r3, [sp, #892]	; 0x37c
   19978:	add	r1, sp, #860	; 0x35c
   1997c:	mov	r0, fp
   19980:	bl	1ceac <__snprintf_chk@plt+0xbb24>
   19984:	mov	r7, r0
   19988:	cmn	r0, #1
   1998c:	beq	19778 <__snprintf_chk@plt+0x83f0>
   19990:	ldrb	r3, [sp, #421]	; 0x1a5
   19994:	cmp	r3, #0
   19998:	beq	1aa8c <__snprintf_chk@plt+0x9704>
   1999c:	mov	r2, #5
   199a0:	ldr	r1, [pc, #-140]	; 1991c <__snprintf_chk@plt+0x8594>
   199a4:	mov	r0, #0
   199a8:	bl	110f4 <dcgettext@plt>
   199ac:	mov	r4, r0
   199b0:	mov	r2, #100	; 0x64
   199b4:	add	r1, sp, #140	; 0x8c
   199b8:	add	r0, sp, #240	; 0xf0
   199bc:	bl	1578c <__snprintf_chk@plt+0x4404>
   199c0:	mov	r5, r0
   199c4:	mov	r3, #100	; 0x64
   199c8:	add	r2, sp, #688	; 0x2b0
   199cc:	add	r1, sp, #240	; 0xf0
   199d0:	add	r0, sp, #860	; 0x35c
   199d4:	bl	15adc <__snprintf_chk@plt+0x4754>
   199d8:	mov	r2, r0
   199dc:	mov	r1, r5
   199e0:	mov	r0, r4
   199e4:	bl	15a88 <__snprintf_chk@plt+0x4700>
   199e8:	ldrb	r3, [sp, #421]	; 0x1a5
   199ec:	cmp	r3, #0
   199f0:	beq	1aa54 <__snprintf_chk@plt+0x96cc>
   199f4:	ldr	r3, [sp, #396]	; 0x18c
   199f8:	cmp	r3, #0
   199fc:	bne	1a9e0 <__snprintf_chk@plt+0x9658>
   19a00:	ldr	r3, [sp, #400]	; 0x190
   19a04:	cmp	r3, #0
   19a08:	bne	19ab4 <__snprintf_chk@plt+0x872c>
   19a0c:	mov	r2, #5
   19a10:	ldr	r1, [pc, #-248]	; 19920 <__snprintf_chk@plt+0x8598>
   19a14:	mov	r0, #0
   19a18:	bl	110f4 <dcgettext@plt>
   19a1c:	mov	r4, r0
   19a20:	add	r1, sp, #96	; 0x60
   19a24:	ldr	r0, [sp, #880]	; 0x370
   19a28:	bl	159b8 <__snprintf_chk@plt+0x4630>
   19a2c:	ldr	r3, [sp, #872]	; 0x368
   19a30:	str	r3, [sp, #12]
   19a34:	ldr	r3, [sp, #876]	; 0x36c
   19a38:	add	r3, r3, #1
   19a3c:	str	r3, [sp, #8]
   19a40:	str	r0, [sp, #4]
   19a44:	ldr	r3, [pc, #-296]	; 19924 <__snprintf_chk@plt+0x859c>
   19a48:	str	r3, [sp]
   19a4c:	mov	r3, #100	; 0x64
   19a50:	mov	r2, #1
   19a54:	mov	r1, r3
   19a58:	add	r0, sp, #688	; 0x2b0
   19a5c:	bl	11388 <__snprintf_chk@plt>
   19a60:	add	r1, sp, #688	; 0x2b0
   19a64:	mov	r0, r4
   19a68:	bl	15a88 <__snprintf_chk@plt+0x4700>
   19a6c:	ldr	r3, [sp, #400]	; 0x190
   19a70:	cmp	r3, #0
   19a74:	beq	19ab4 <__snprintf_chk@plt+0x872c>
   19a78:	ldr	r3, [sp, #396]	; 0x18c
   19a7c:	cmp	r3, #0
   19a80:	beq	19ab4 <__snprintf_chk@plt+0x872c>
   19a84:	mov	r2, #5
   19a88:	ldr	r1, [pc, #-360]	; 19928 <__snprintf_chk@plt+0x85a0>
   19a8c:	mov	r0, #0
   19a90:	bl	110f4 <dcgettext@plt>
   19a94:	mov	r4, r0
   19a98:	mov	r2, #100	; 0x64
   19a9c:	add	r1, sp, #140	; 0x8c
   19aa0:	add	r0, sp, #240	; 0xf0
   19aa4:	bl	1578c <__snprintf_chk@plt+0x4404>
   19aa8:	mov	r1, r0
   19aac:	mov	r0, r4
   19ab0:	bl	15a88 <__snprintf_chk@plt+0x4700>
   19ab4:	mov	r2, #5
   19ab8:	ldr	r1, [pc, #-404]	; 1992c <__snprintf_chk@plt+0x85a4>
   19abc:	mov	r0, #0
   19ac0:	bl	110f4 <dcgettext@plt>
   19ac4:	mov	r4, r0
   19ac8:	mov	r3, #100	; 0x64
   19acc:	add	r2, sp, #688	; 0x2b0
   19ad0:	add	r1, sp, #240	; 0xf0
   19ad4:	add	r0, sp, #860	; 0x35c
   19ad8:	bl	15adc <__snprintf_chk@plt+0x4754>
   19adc:	mov	r1, r0
   19ae0:	mov	r0, r4
   19ae4:	bl	15a88 <__snprintf_chk@plt+0x4700>
   19ae8:	add	ip, sp, #248	; 0xf8
   19aec:	ldrd	r0, [ip, #88]	; 0x58
   19af0:	ldrd	r2, [ip, #96]	; 0x60
   19af4:	orr	r4, r2, r0
   19af8:	orr	r5, r3, r1
   19afc:	ldrd	r0, [ip, #104]	; 0x68
   19b00:	orr	r2, r0, r4
   19b04:	orr	r3, r1, r5
   19b08:	orrs	r3, r2, r3
   19b0c:	beq	1a044 <__snprintf_chk@plt+0x8cbc>
   19b10:	ldrb	r1, [sp, #421]	; 0x1a5
   19b14:	cmp	r1, #0
   19b18:	beq	19b74 <__snprintf_chk@plt+0x87ec>
   19b1c:	orrs	r3, r4, r5
   19b20:	beq	19b54 <__snprintf_chk@plt+0x87cc>
   19b24:	ldr	r3, [sp, #872]	; 0x368
   19b28:	cmp	r3, #15
   19b2c:	beq	19b44 <__snprintf_chk@plt+0x87bc>
   19b30:	mov	r2, #5
   19b34:	ldr	r1, [pc, #-524]	; 19930 <__snprintf_chk@plt+0x85a8>
   19b38:	mov	r0, #0
   19b3c:	bl	110f4 <dcgettext@plt>
   19b40:	bl	15a88 <__snprintf_chk@plt+0x4700>
   19b44:	add	r3, sp, #248	; 0xf8
   19b48:	ldrd	r2, [r3, #104]	; 0x68
   19b4c:	orrs	r3, r2, r3
   19b50:	beq	19b74 <__snprintf_chk@plt+0x87ec>
   19b54:	ldr	r3, [sp, #868]	; 0x364
   19b58:	cmp	r3, #12
   19b5c:	beq	19b74 <__snprintf_chk@plt+0x87ec>
   19b60:	mov	r2, #5
   19b64:	ldr	r1, [pc, #-568]	; 19934 <__snprintf_chk@plt+0x85ac>
   19b68:	mov	r0, #0
   19b6c:	bl	110f4 <dcgettext@plt>
   19b70:	bl	15a88 <__snprintf_chk@plt+0x4700>
   19b74:	add	r3, sp, #248	; 0xf8
   19b78:	ldrd	r6, [r3, #88]	; 0x58
   19b7c:	cmp	r6, #0
   19b80:	sbcs	r3, r7, #0
   19b84:	bge	19d70 <__snprintf_chk@plt+0x89e8>
   19b88:	ldr	ip, [sp, #880]	; 0x370
   19b8c:	asr	r1, ip, #31
   19b90:	mov	r4, #-2147483648	; 0x80000000
   19b94:	mvn	r5, #0
   19b98:	subs	r2, r4, r6
   19b9c:	sbc	r3, r5, r7
   19ba0:	cmp	ip, r2
   19ba4:	sbcs	r3, r1, r3
   19ba8:	movlt	r1, #1
   19bac:	blt	19bd4 <__snprintf_chk@plt+0x884c>
   19bb0:	cmp	ip, #0
   19bb4:	movlt	r1, sl
   19bb8:	blt	19bd4 <__snprintf_chk@plt+0x884c>
   19bbc:	adds	r0, ip, r6
   19bc0:	adc	r1, r1, r7
   19bc4:	cmp	r0, #-2147483648	; 0x80000000
   19bc8:	sbcs	r3, r1, #0
   19bcc:	movge	r1, #1
   19bd0:	movlt	r1, #0
   19bd4:	and	r1, r1, #1
   19bd8:	cmp	r1, #0
   19bdc:	bne	19ec0 <__snprintf_chk@plt+0x8b38>
   19be0:	ldr	r3, [sp, #880]	; 0x370
   19be4:	add	r3, r3, r6
   19be8:	str	r3, [sp, #40]	; 0x28
   19bec:	add	r3, sp, #248	; 0xf8
   19bf0:	ldrd	r6, [r3, #96]	; 0x60
   19bf4:	cmp	r6, #0
   19bf8:	sbcs	r3, r7, #0
   19bfc:	bge	19de0 <__snprintf_chk@plt+0x8a58>
   19c00:	ldr	ip, [sp, #876]	; 0x36c
   19c04:	asr	r5, ip, #31
   19c08:	mov	r0, #-2147483648	; 0x80000000
   19c0c:	mvn	r1, #0
   19c10:	subs	r2, r0, r6
   19c14:	sbc	r3, r1, r7
   19c18:	cmp	ip, r2
   19c1c:	sbcs	r3, r5, r3
   19c20:	movlt	r3, #1
   19c24:	blt	19c4c <__snprintf_chk@plt+0x88c4>
   19c28:	cmp	ip, #0
   19c2c:	movlt	r3, sl
   19c30:	blt	19c4c <__snprintf_chk@plt+0x88c4>
   19c34:	adds	r2, ip, r6
   19c38:	adc	r3, r5, r7
   19c3c:	cmp	r2, #-2147483648	; 0x80000000
   19c40:	sbcs	r3, r3, #0
   19c44:	movge	r3, #1
   19c48:	movlt	r3, #0
   19c4c:	and	r3, r3, #1
   19c50:	cmp	r3, #0
   19c54:	bne	19ec0 <__snprintf_chk@plt+0x8b38>
   19c58:	ldr	r3, [sp, #876]	; 0x36c
   19c5c:	add	r6, r3, r6
   19c60:	add	r3, sp, #248	; 0xf8
   19c64:	ldrd	r2, [r3, #104]	; 0x68
   19c68:	cmp	r2, #0
   19c6c:	sbcs	r1, r3, #0
   19c70:	bge	19e50 <__snprintf_chk@plt+0x8ac8>
   19c74:	ldr	ip, [sp, #872]	; 0x368
   19c78:	mov	r0, ip
   19c7c:	asr	r1, ip, #31
   19c80:	strd	r0, [sp, #48]	; 0x30
   19c84:	mov	r0, #-2147483648	; 0x80000000
   19c88:	mvn	r1, #0
   19c8c:	subs	r4, r0, r2
   19c90:	sbc	r5, r1, r3
   19c94:	ldrd	r0, [sp, #48]	; 0x30
   19c98:	cmp	r0, r4
   19c9c:	sbcs	r1, r1, r5
   19ca0:	movlt	r1, #1
   19ca4:	blt	19cd0 <__snprintf_chk@plt+0x8948>
   19ca8:	cmp	ip, #0
   19cac:	movlt	r1, sl
   19cb0:	blt	19cd0 <__snprintf_chk@plt+0x8948>
   19cb4:	ldrd	r4, [sp, #48]	; 0x30
   19cb8:	adds	r4, r4, r2
   19cbc:	adc	r5, r5, r3
   19cc0:	cmp	r4, #-2147483648	; 0x80000000
   19cc4:	sbcs	r1, r5, #0
   19cc8:	movge	r1, #1
   19ccc:	movlt	r1, #0
   19cd0:	and	r1, r1, #1
   19cd4:	cmp	r1, #0
   19cd8:	bne	19ec0 <__snprintf_chk@plt+0x8b38>
   19cdc:	ldr	r4, [sp, #872]	; 0x368
   19ce0:	add	r4, r4, r2
   19ce4:	ldr	r3, [sp, #40]	; 0x28
   19ce8:	str	r3, [sp, #880]	; 0x370
   19cec:	str	r6, [sp, #876]	; 0x36c
   19cf0:	str	r4, [sp, #872]	; 0x368
   19cf4:	ldr	r3, [sp, #824]	; 0x338
   19cf8:	str	r3, [sp, #868]	; 0x364
   19cfc:	ldr	r3, [sp, #820]	; 0x334
   19d00:	str	r3, [sp, #864]	; 0x360
   19d04:	ldr	r3, [sp, #816]	; 0x330
   19d08:	str	r3, [sp, #860]	; 0x35c
   19d0c:	ldr	r3, [sp, #848]	; 0x350
   19d10:	str	r3, [sp, #892]	; 0x37c
   19d14:	add	r1, sp, #860	; 0x35c
   19d18:	mov	r0, fp
   19d1c:	bl	1ceac <__snprintf_chk@plt+0xbb24>
   19d20:	mov	r7, r0
   19d24:	cmn	r0, #1
   19d28:	bne	19eec <__snprintf_chk@plt+0x8b64>
   19d2c:	ldrb	r3, [sp, #421]	; 0x1a5
   19d30:	cmp	r3, #0
   19d34:	beq	18654 <__snprintf_chk@plt+0x72cc>
   19d38:	mov	r2, #5
   19d3c:	ldr	r1, [pc, #-1036]	; 19938 <__snprintf_chk@plt+0x85b0>
   19d40:	mov	r0, #0
   19d44:	bl	110f4 <dcgettext@plt>
   19d48:	mov	r4, r0
   19d4c:	mov	r3, #100	; 0x64
   19d50:	add	r2, sp, #688	; 0x2b0
   19d54:	add	r1, sp, #240	; 0xf0
   19d58:	add	r0, sp, #860	; 0x35c
   19d5c:	bl	15adc <__snprintf_chk@plt+0x4754>
   19d60:	mov	r1, r0
   19d64:	mov	r0, r4
   19d68:	bl	15a88 <__snprintf_chk@plt+0x4700>
   19d6c:	b	18654 <__snprintf_chk@plt+0x72cc>
   19d70:	ldr	r0, [sp, #880]	; 0x370
   19d74:	cmp	r0, #0
   19d78:	bge	19dac <__snprintf_chk@plt+0x8a24>
   19d7c:	rsb	r4, r0, #-2147483648	; 0x80000000
   19d80:	asr	r5, r4, #31
   19d84:	cmp	r6, r4
   19d88:	sbcs	r3, r7, r5
   19d8c:	blt	19ec0 <__snprintf_chk@plt+0x8b38>
   19d90:	adds	r4, r6, r0
   19d94:	adc	r5, r7, r0, asr #31
   19d98:	cmp	r4, #-2147483648	; 0x80000000
   19d9c:	sbcs	r3, r5, #0
   19da0:	movge	r1, #1
   19da4:	movlt	r1, #0
   19da8:	b	19bd8 <__snprintf_chk@plt+0x8850>
   19dac:	cmp	r6, #-2147483648	; 0x80000000
   19db0:	sbcs	r3, r7, #0
   19db4:	bge	19ec0 <__snprintf_chk@plt+0x8b38>
   19db8:	mvn	r4, #-2147483648	; 0x80000000
   19dbc:	mov	r5, #0
   19dc0:	subs	r2, r4, r6
   19dc4:	sbc	r3, r5, r7
   19dc8:	asr	r1, r0, #31
   19dcc:	cmp	r2, r0
   19dd0:	sbcs	r3, r3, r1
   19dd4:	movlt	r1, #1
   19dd8:	movge	r1, #0
   19ddc:	b	19bd8 <__snprintf_chk@plt+0x8850>
   19de0:	ldr	r2, [sp, #876]	; 0x36c
   19de4:	cmp	r2, #0
   19de8:	bge	19e1c <__snprintf_chk@plt+0x8a94>
   19dec:	rsb	r0, r2, #-2147483648	; 0x80000000
   19df0:	asr	r1, r0, #31
   19df4:	cmp	r6, r0
   19df8:	sbcs	r3, r7, r1
   19dfc:	blt	19ec0 <__snprintf_chk@plt+0x8b38>
   19e00:	adds	r0, r6, r2
   19e04:	adc	r1, r7, r2, asr #31
   19e08:	cmp	r0, #-2147483648	; 0x80000000
   19e0c:	sbcs	r3, r1, #0
   19e10:	movge	r3, #1
   19e14:	movlt	r3, #0
   19e18:	b	19c50 <__snprintf_chk@plt+0x88c8>
   19e1c:	cmp	r6, #-2147483648	; 0x80000000
   19e20:	sbcs	r3, r7, #0
   19e24:	bge	19ec0 <__snprintf_chk@plt+0x8b38>
   19e28:	mvn	r0, #-2147483648	; 0x80000000
   19e2c:	mov	r1, #0
   19e30:	subs	r0, r0, r6
   19e34:	sbc	r1, r1, r7
   19e38:	asr	r3, r2, #31
   19e3c:	cmp	r0, r2
   19e40:	sbcs	r3, r1, r3
   19e44:	movlt	r3, #1
   19e48:	movge	r3, #0
   19e4c:	b	19c50 <__snprintf_chk@plt+0x88c8>
   19e50:	ldr	r0, [sp, #872]	; 0x368
   19e54:	cmp	r0, #0
   19e58:	bge	19e8c <__snprintf_chk@plt+0x8b04>
   19e5c:	rsb	r4, r0, #-2147483648	; 0x80000000
   19e60:	asr	r5, r4, #31
   19e64:	cmp	r2, r4
   19e68:	sbcs	r1, r3, r5
   19e6c:	blt	19ec0 <__snprintf_chk@plt+0x8b38>
   19e70:	adds	r4, r2, r0
   19e74:	adc	r5, r3, r0, asr #31
   19e78:	cmp	r4, #-2147483648	; 0x80000000
   19e7c:	sbcs	r1, r5, #0
   19e80:	movge	r1, #1
   19e84:	movlt	r1, #0
   19e88:	b	19cd4 <__snprintf_chk@plt+0x894c>
   19e8c:	cmp	r2, #-2147483648	; 0x80000000
   19e90:	sbcs	r1, r3, #0
   19e94:	bge	19ec0 <__snprintf_chk@plt+0x8b38>
   19e98:	mvn	r4, #-2147483648	; 0x80000000
   19e9c:	mov	r5, #0
   19ea0:	subs	r4, r4, r2
   19ea4:	sbc	r5, r5, r3
   19ea8:	asr	r1, r0, #31
   19eac:	cmp	r4, r0
   19eb0:	sbcs	r1, r5, r1
   19eb4:	movlt	r1, #1
   19eb8:	movge	r1, #0
   19ebc:	b	19cd4 <__snprintf_chk@plt+0x894c>
   19ec0:	ldrb	r3, [sp, #421]	; 0x1a5
   19ec4:	cmp	r3, #0
   19ec8:	beq	18654 <__snprintf_chk@plt+0x72cc>
   19ecc:	mov	r2, #5
   19ed0:	ldr	r1, [pc, #-1436]	; 1993c <__snprintf_chk@plt+0x85b4>
   19ed4:	mov	r0, #0
   19ed8:	bl	110f4 <dcgettext@plt>
   19edc:	ldr	r2, [pc, #-1444]	; 19940 <__snprintf_chk@plt+0x85b8>
   19ee0:	ldr	r1, [pc, #-1444]	; 19944 <__snprintf_chk@plt+0x85bc>
   19ee4:	bl	15a88 <__snprintf_chk@plt+0x4700>
   19ee8:	b	18654 <__snprintf_chk@plt+0x72cc>
   19eec:	ldrb	r3, [sp, #421]	; 0x1a5
   19ef0:	cmp	r3, #0
   19ef4:	beq	1a9f0 <__snprintf_chk@plt+0x9668>
   19ef8:	mov	r2, #5
   19efc:	ldr	r1, [pc, #-1468]	; 19948 <__snprintf_chk@plt+0x85c0>
   19f00:	mov	r0, #0
   19f04:	bl	110f4 <dcgettext@plt>
   19f08:	add	r1, sp, #248	; 0xf8
   19f0c:	ldrd	r2, [r1, #88]	; 0x58
   19f10:	strd	r2, [sp, #48]	; 0x30
   19f14:	ldrd	r2, [r1, #104]	; 0x68
   19f18:	strd	r2, [sp, #8]
   19f1c:	ldrd	r2, [r1, #96]	; 0x60
   19f20:	strd	r2, [sp]
   19f24:	ldrd	r2, [sp, #48]	; 0x30
   19f28:	bl	15a88 <__snprintf_chk@plt+0x4700>
   19f2c:	mov	r2, #5
   19f30:	ldr	r1, [pc, #-1516]	; 1994c <__snprintf_chk@plt+0x85c4>
   19f34:	mov	r0, #0
   19f38:	bl	110f4 <dcgettext@plt>
   19f3c:	mov	r5, r0
   19f40:	mov	r3, #100	; 0x64
   19f44:	add	r2, sp, #688	; 0x2b0
   19f48:	add	r1, sp, #240	; 0xf0
   19f4c:	add	r0, sp, #860	; 0x35c
   19f50:	bl	15adc <__snprintf_chk@plt+0x4754>
   19f54:	mov	r1, r0
   19f58:	mov	r0, r5
   19f5c:	bl	15a88 <__snprintf_chk@plt+0x4700>
   19f60:	ldr	r3, [sp, #848]	; 0x350
   19f64:	cmn	r3, #1
   19f68:	beq	19f8c <__snprintf_chk@plt+0x8c04>
   19f6c:	ldr	r2, [sp, #892]	; 0x37c
   19f70:	cmp	r3, r2
   19f74:	beq	19f8c <__snprintf_chk@plt+0x8c04>
   19f78:	mov	r2, #5
   19f7c:	ldr	r1, [pc, #-1588]	; 19950 <__snprintf_chk@plt+0x85c8>
   19f80:	mov	r0, #0
   19f84:	bl	110f4 <dcgettext@plt>
   19f88:	bl	15a88 <__snprintf_chk@plt+0x4700>
   19f8c:	add	r3, sp, #248	; 0xf8
   19f90:	ldrd	r2, [r3, #104]	; 0x68
   19f94:	orrs	r3, r2, r3
   19f98:	bne	1a044 <__snprintf_chk@plt+0x8cbc>
   19f9c:	ldr	r3, [sp, #872]	; 0x368
   19fa0:	cmp	r4, r3
   19fa4:	bne	19fc4 <__snprintf_chk@plt+0x8c3c>
   19fa8:	add	r3, sp, #248	; 0xf8
   19fac:	ldrd	r2, [r3, #96]	; 0x60
   19fb0:	orrs	r3, r2, r3
   19fb4:	bne	1a044 <__snprintf_chk@plt+0x8cbc>
   19fb8:	ldr	r3, [sp, #876]	; 0x36c
   19fbc:	cmp	r6, r3
   19fc0:	beq	1a044 <__snprintf_chk@plt+0x8cbc>
   19fc4:	mov	r2, #5
   19fc8:	ldr	r1, [pc, #-1660]	; 19954 <__snprintf_chk@plt+0x85cc>
   19fcc:	mov	r0, #0
   19fd0:	bl	110f4 <dcgettext@plt>
   19fd4:	bl	15a88 <__snprintf_chk@plt+0x4700>
   19fd8:	mov	r2, #5
   19fdc:	ldr	r1, [pc, #-1676]	; 19958 <__snprintf_chk@plt+0x85d0>
   19fe0:	mov	r0, #0
   19fe4:	bl	110f4 <dcgettext@plt>
   19fe8:	mov	r5, r0
   19fec:	add	r1, sp, #96	; 0x60
   19ff0:	ldr	r0, [sp, #40]	; 0x28
   19ff4:	bl	159b8 <__snprintf_chk@plt+0x4630>
   19ff8:	mov	r3, r4
   19ffc:	add	r2, r6, #1
   1a000:	mov	r1, r0
   1a004:	mov	r0, r5
   1a008:	bl	15a88 <__snprintf_chk@plt+0x4700>
   1a00c:	mov	r2, #5
   1a010:	ldr	r1, [pc, #-1724]	; 1995c <__snprintf_chk@plt+0x85d4>
   1a014:	mov	r0, #0
   1a018:	bl	110f4 <dcgettext@plt>
   1a01c:	mov	r4, r0
   1a020:	add	r1, sp, #96	; 0x60
   1a024:	ldr	r0, [sp, #880]	; 0x370
   1a028:	bl	159b8 <__snprintf_chk@plt+0x4630>
   1a02c:	ldr	r3, [sp, #872]	; 0x368
   1a030:	ldr	r2, [sp, #876]	; 0x36c
   1a034:	add	r2, r2, #1
   1a038:	mov	r1, r0
   1a03c:	mov	r0, r4
   1a040:	bl	15a88 <__snprintf_chk@plt+0x4700>
   1a044:	ldr	r3, [sp, #416]	; 0x1a0
   1a048:	cmp	r3, #0
   1a04c:	beq	1a1ec <__snprintf_chk@plt+0x8e64>
   1a050:	ldr	r0, [sp, #896]	; 0x380
   1a054:	ldr	r1, [sp, #264]	; 0x108
   1a058:	mvn	r3, r1
   1a05c:	lsr	r3, r3, #31
   1a060:	cmp	r3, r0, lsr #31
   1a064:	bne	1a168 <__snprintf_chk@plt+0x8de0>
   1a068:	cmp	r1, #0
   1a06c:	bge	1a144 <__snprintf_chk@plt+0x8dbc>
   1a070:	asr	r5, r1, #31
   1a074:	adds	r2, r1, #0
   1a078:	adc	r3, r5, #-2147483648	; 0x80000000
   1a07c:	asr	r5, r0, #31
   1a080:	cmp	r2, r0
   1a084:	sbcs	r3, r3, r5
   1a088:	movlt	r3, #1
   1a08c:	movge	r3, #0
   1a090:	cmp	r3, #0
   1a094:	beq	1a168 <__snprintf_chk@plt+0x8de0>
   1a098:	asr	r3, r0, #31
   1a09c:	subs	r4, r1, r0
   1a0a0:	rsc	r5, r3, r1, asr #31
   1a0a4:	strd	r4, [sp, #40]	; 0x28
   1a0a8:	mov	ip, #1
   1a0ac:	adds	ip, ip, #0
   1a0b0:	movne	ip, #1
   1a0b4:	mvn	r1, r7
   1a0b8:	lsr	r1, r1, #31
   1a0bc:	ldrd	r2, [sp, #40]	; 0x28
   1a0c0:	cmp	r1, r3, lsr #31
   1a0c4:	beq	1a1a0 <__snprintf_chk@plt+0x8e18>
   1a0c8:	asr	r5, r7, #31
   1a0cc:	mov	r0, r2
   1a0d0:	mov	r1, r3
   1a0d4:	cmp	r7, r2
   1a0d8:	sbcs	r3, r5, r3
   1a0dc:	bge	1a180 <__snprintf_chk@plt+0x8df8>
   1a0e0:	subs	r2, r0, r7
   1a0e4:	sbc	r3, r1, r5
   1a0e8:	subs	r0, r2, #1
   1a0ec:	sbc	r1, r3, #0
   1a0f0:	cmp	r0, #-2147483648	; 0x80000000
   1a0f4:	sbcs	r3, r1, #0
   1a0f8:	movge	r1, #1
   1a0fc:	movlt	r1, #0
   1a100:	cmp	r1, #0
   1a104:	ldr	r3, [sp, #40]	; 0x28
   1a108:	sub	r7, r7, r3
   1a10c:	movne	r3, #1
   1a110:	moveq	r3, sl
   1a114:	orrs	r3, ip, r3
   1a118:	beq	1a1ec <__snprintf_chk@plt+0x8e64>
   1a11c:	ldrb	r3, [sp, #421]	; 0x1a5
   1a120:	cmp	r3, #0
   1a124:	beq	18654 <__snprintf_chk@plt+0x72cc>
   1a128:	mov	r2, #5
   1a12c:	ldr	r1, [pc, #-2004]	; 19960 <__snprintf_chk@plt+0x85d8>
   1a130:	mov	r0, #0
   1a134:	bl	110f4 <dcgettext@plt>
   1a138:	ldr	r1, [sp, #264]	; 0x108
   1a13c:	bl	15a88 <__snprintf_chk@plt+0x4700>
   1a140:	b	18654 <__snprintf_chk@plt+0x72cc>
   1a144:	asr	r5, r0, #31
   1a148:	subs	r2, r0, #1
   1a14c:	sbc	r3, r5, #-2147483648	; 0x80000000
   1a150:	asr	r5, r1, #31
   1a154:	cmp	r2, r1
   1a158:	sbcs	r3, r3, r5
   1a15c:	movlt	r3, #1
   1a160:	movge	r3, #0
   1a164:	b	1a090 <__snprintf_chk@plt+0x8d08>
   1a168:	asr	r3, r0, #31
   1a16c:	subs	r4, r1, r0
   1a170:	rsc	r5, r3, r1, asr #31
   1a174:	strd	r4, [sp, #40]	; 0x28
   1a178:	mov	ip, sl
   1a17c:	b	1a0ac <__snprintf_chk@plt+0x8d24>
   1a180:	ldrd	r0, [sp, #40]	; 0x28
   1a184:	subs	r0, r7, r0
   1a188:	sbc	r1, r5, r1
   1a18c:	cmp	r0, #-2147483648	; 0x80000000
   1a190:	sbcs	r3, r1, #0
   1a194:	movge	r1, #1
   1a198:	movlt	r1, #0
   1a19c:	b	1a100 <__snprintf_chk@plt+0x8d78>
   1a1a0:	cmp	r7, #0
   1a1a4:	bge	1a1c8 <__snprintf_chk@plt+0x8e40>
   1a1a8:	add	r0, r7, #-2147483648	; 0x80000000
   1a1ac:	asr	r1, r0, #31
   1a1b0:	ldrd	r2, [sp, #40]	; 0x28
   1a1b4:	cmp	r0, r2
   1a1b8:	sbcs	r3, r1, r3
   1a1bc:	movlt	r1, #1
   1a1c0:	movge	r1, #0
   1a1c4:	b	1a100 <__snprintf_chk@plt+0x8d78>
   1a1c8:	ldrd	r4, [sp, #40]	; 0x28
   1a1cc:	subs	r4, r4, #-2147483647	; 0x80000001
   1a1d0:	adc	r5, r5, #0
   1a1d4:	asr	r1, r7, #31
   1a1d8:	cmp	r4, r7
   1a1dc:	sbcs	r3, r5, r1
   1a1e0:	movlt	r1, #1
   1a1e4:	movge	r1, #0
   1a1e8:	b	1a100 <__snprintf_chk@plt+0x8d78>
   1a1ec:	ldrb	r3, [sp, #421]	; 0x1a5
   1a1f0:	cmp	r3, #0
   1a1f4:	beq	1a234 <__snprintf_chk@plt+0x8eac>
   1a1f8:	mov	r2, #5
   1a1fc:	ldr	r1, [pc, #-2208]	; 19964 <__snprintf_chk@plt+0x85dc>
   1a200:	mov	r0, #0
   1a204:	bl	110f4 <dcgettext@plt>
   1a208:	mov	r4, r0
   1a20c:	mov	r3, #100	; 0x64
   1a210:	add	r2, sp, #688	; 0x2b0
   1a214:	add	r1, sp, #240	; 0xf0
   1a218:	add	r0, sp, #860	; 0x35c
   1a21c:	bl	15adc <__snprintf_chk@plt+0x4754>
   1a220:	mov	r2, r7
   1a224:	asr	r3, r7, #31
   1a228:	mov	r1, r0
   1a22c:	mov	r0, r4
   1a230:	bl	15a88 <__snprintf_chk@plt+0x4700>
   1a234:	ldr	r3, [sp, #384]	; 0x180
   1a238:	mov	r0, r3
   1a23c:	asr	r1, r3, #31
   1a240:	strd	r0, [sp, #72]	; 0x48
   1a244:	ldr	r3, [sp, #332]	; 0x14c
   1a248:	adds	r0, r0, r3
   1a24c:	adc	r1, r1, r3, asr #31
   1a250:	mov	r4, r0
   1a254:	mov	r5, r1
   1a258:	add	r3, pc, #880	; 0x370
   1a25c:	ldrd	r2, [r3]
   1a260:	bl	1fc80 <__snprintf_chk@plt+0xe8f8>
   1a264:	add	r1, pc, #868	; 0x364
   1a268:	ldrd	r0, [r1]
   1a26c:	adds	r0, r0, r2
   1a270:	adc	r1, r1, r3
   1a274:	add	r3, pc, #852	; 0x354
   1a278:	ldrd	r2, [r3]
   1a27c:	bl	1fc80 <__snprintf_chk@plt+0xe8f8>
   1a280:	mov	ip, r2
   1a284:	str	r2, [sp, #80]	; 0x50
   1a288:	add	r3, pc, #832	; 0x340
   1a28c:	ldrd	r2, [r3]
   1a290:	subs	r0, r4, ip
   1a294:	sbc	r1, r5, ip, asr #31
   1a298:	bl	1fc80 <__snprintf_chk@plt+0xe8f8>
   1a29c:	str	r0, [sp, #48]	; 0x30
   1a2a0:	add	r3, sp, #248	; 0xf8
   1a2a4:	ldrd	r2, [r3, #112]	; 0x70
   1a2a8:	strd	r2, [sp, #56]	; 0x38
   1a2ac:	cmp	r2, #0
   1a2b0:	sbcs	r3, r3, #0
   1a2b4:	bge	1a5b0 <__snprintf_chk@plt+0x9228>
   1a2b8:	mvn	r2, #0
   1a2bc:	mvn	r3, #0
   1a2c0:	ldrd	r0, [sp, #56]	; 0x38
   1a2c4:	cmp	r1, r3
   1a2c8:	cmpeq	r0, r2
   1a2cc:	beq	1a2f4 <__snprintf_chk@plt+0x8f6c>
   1a2d0:	mov	r2, r0
   1a2d4:	mov	r3, r1
   1a2d8:	mov	r0, #0
   1a2dc:	mov	r1, #-2147483648	; 0x80000000
   1a2e0:	bl	1fc80 <__snprintf_chk@plt+0xe8f8>
   1a2e4:	cmp	r0, #3600	; 0xe10
   1a2e8:	sbcs	r3, r1, #0
   1a2ec:	movlt	r9, #1
   1a2f0:	movge	r9, #0
   1a2f4:	cmp	r9, #0
   1a2f8:	bne	1a7d0 <__snprintf_chk@plt+0x9448>
   1a2fc:	mov	r3, #3600	; 0xe10
   1a300:	ldrd	r4, [sp, #56]	; 0x38
   1a304:	umull	r0, r1, r4, r3
   1a308:	mla	r1, r3, r5, r1
   1a30c:	strd	r0, [sp, #40]	; 0x28
   1a310:	cmp	r0, #0
   1a314:	sbcs	r3, r1, #0
   1a318:	bge	1a5ec <__snprintf_chk@plt+0x9264>
   1a31c:	mov	r2, #0
   1a320:	mov	r3, #-2147483648	; 0x80000000
   1a324:	subs	r2, r2, r0
   1a328:	sbc	r3, r3, r1
   1a32c:	mov	r4, r2
   1a330:	mov	r5, r3
   1a334:	asr	r3, r7, #31
   1a338:	cmp	r7, r4
   1a33c:	sbcs	r3, r3, r5
   1a340:	movlt	r3, #1
   1a344:	movge	r3, #0
   1a348:	cmp	r3, #0
   1a34c:	bne	1a7d0 <__snprintf_chk@plt+0x9448>
   1a350:	adds	r4, r0, r7
   1a354:	adc	r5, r1, r7, asr #31
   1a358:	strd	r4, [sp, #40]	; 0x28
   1a35c:	add	r2, sp, #248	; 0xf8
   1a360:	ldrd	r6, [r2, #120]	; 0x78
   1a364:	cmp	r6, #0
   1a368:	sbcs	r2, r7, #0
   1a36c:	bge	1a650 <__snprintf_chk@plt+0x92c8>
   1a370:	mvn	r0, #0
   1a374:	mvn	r1, #0
   1a378:	cmp	r7, r1
   1a37c:	cmpeq	r6, r0
   1a380:	beq	1a3a8 <__snprintf_chk@plt+0x9020>
   1a384:	mov	r2, r6
   1a388:	mov	r3, r7
   1a38c:	mov	r0, #0
   1a390:	mov	r1, #-2147483648	; 0x80000000
   1a394:	bl	1fc80 <__snprintf_chk@plt+0xe8f8>
   1a398:	cmp	r0, #60	; 0x3c
   1a39c:	sbcs	r3, r1, #0
   1a3a0:	movlt	r3, #1
   1a3a4:	movge	r3, #0
   1a3a8:	cmp	r3, #0
   1a3ac:	bne	1a7d0 <__snprintf_chk@plt+0x9448>
   1a3b0:	mov	r1, #60	; 0x3c
   1a3b4:	umull	r2, r3, r6, r1
   1a3b8:	mla	r3, r1, r7, r3
   1a3bc:	strd	r2, [sp, #64]	; 0x40
   1a3c0:	cmp	r2, #0
   1a3c4:	sbcs	r1, r3, #0
   1a3c8:	bge	1a66c <__snprintf_chk@plt+0x92e4>
   1a3cc:	mov	r0, #0
   1a3d0:	mov	r1, #-2147483648	; 0x80000000
   1a3d4:	subs	r0, r0, r2
   1a3d8:	sbc	r1, r1, r3
   1a3dc:	mov	r4, r0
   1a3e0:	mov	r5, r1
   1a3e4:	ldrd	r0, [sp, #40]	; 0x28
   1a3e8:	cmp	r0, r4
   1a3ec:	sbcs	r1, r1, r5
   1a3f0:	movlt	r1, #1
   1a3f4:	movge	r1, #0
   1a3f8:	cmp	r1, #0
   1a3fc:	bne	1a7d0 <__snprintf_chk@plt+0x9448>
   1a400:	ldrd	r0, [sp, #40]	; 0x28
   1a404:	adds	r0, r0, r2
   1a408:	adc	r1, r1, r3
   1a40c:	add	r3, sp, #248	; 0xf8
   1a410:	ldrd	r2, [r3, #128]	; 0x80
   1a414:	strd	r2, [sp, #40]	; 0x28
   1a418:	cmp	r2, #0
   1a41c:	sbcs	r3, r3, #0
   1a420:	bge	1a6e4 <__snprintf_chk@plt+0x935c>
   1a424:	mov	r2, #0
   1a428:	mov	r3, #-2147483648	; 0x80000000
   1a42c:	ldrd	r4, [sp, #40]	; 0x28
   1a430:	subs	r4, r2, r4
   1a434:	sbc	r5, r3, r5
   1a438:	cmp	r0, r4
   1a43c:	sbcs	r3, r1, r5
   1a440:	movlt	r3, #1
   1a444:	movge	r3, #0
   1a448:	cmp	r3, #0
   1a44c:	bne	1a7d0 <__snprintf_chk@plt+0x9448>
   1a450:	ldrd	r2, [sp, #40]	; 0x28
   1a454:	adds	r2, r2, r0
   1a458:	adc	r3, r3, r1
   1a45c:	ldr	r1, [sp, #48]	; 0x30
   1a460:	cmp	r1, #0
   1a464:	bge	1a748 <__snprintf_chk@plt+0x93c0>
   1a468:	mov	ip, r1
   1a46c:	rsb	r0, r1, #-2147483648	; 0x80000000
   1a470:	asr	r1, r0, #31
   1a474:	cmp	r2, r0
   1a478:	sbcs	r1, r3, r1
   1a47c:	movlt	sl, #1
   1a480:	blt	1a4a8 <__snprintf_chk@plt+0x9120>
   1a484:	cmp	r2, #0
   1a488:	sbcs	r1, r3, #0
   1a48c:	blt	1a4a8 <__snprintf_chk@plt+0x9120>
   1a490:	adds	r0, r2, ip
   1a494:	adc	r1, r3, ip, asr #31
   1a498:	cmp	r0, #-2147483648	; 0x80000000
   1a49c:	sbcs	r1, r1, #0
   1a4a0:	movge	sl, #1
   1a4a4:	movlt	sl, #0
   1a4a8:	and	r1, sl, #1
   1a4ac:	cmp	r1, #0
   1a4b0:	bne	1a7d0 <__snprintf_chk@plt+0x9448>
   1a4b4:	ldr	r1, [sp, #48]	; 0x30
   1a4b8:	add	r8, r2, r1
   1a4bc:	ldr	r3, [sp, #36]	; 0x24
   1a4c0:	str	r8, [r3]
   1a4c4:	ldr	r2, [sp, #80]	; 0x50
   1a4c8:	str	r2, [r3, #4]
   1a4cc:	ldrb	r3, [sp, #421]	; 0x1a5
   1a4d0:	cmp	r3, #0
   1a4d4:	beq	187f4 <__snprintf_chk@plt+0x746c>
   1a4d8:	ldrd	r2, [sp, #56]	; 0x38
   1a4dc:	orr	r2, r2, r6
   1a4e0:	orr	r3, r3, r7
   1a4e4:	ldrd	r0, [sp, #40]	; 0x28
   1a4e8:	orr	r0, r0, r2
   1a4ec:	orr	r1, r1, r3
   1a4f0:	mov	r2, r0
   1a4f4:	mov	r3, r1
   1a4f8:	ldrd	r0, [sp, #72]	; 0x48
   1a4fc:	orr	r0, r0, r2
   1a500:	orr	r1, r1, r3
   1a504:	mov	r2, r0
   1a508:	mov	r3, r1
   1a50c:	orrs	r3, r2, r3
   1a510:	beq	187f4 <__snprintf_chk@plt+0x746c>
   1a514:	mov	r2, #5
   1a518:	ldr	r1, [pc, #192]	; 1a5e0 <__snprintf_chk@plt+0x9258>
   1a51c:	mov	r0, #0
   1a520:	bl	110f4 <dcgettext@plt>
   1a524:	add	r1, sp, #248	; 0xf8
   1a528:	ldrd	r2, [r1, #112]	; 0x70
   1a52c:	ldr	ip, [sp, #384]	; 0x180
   1a530:	str	ip, [sp, #16]
   1a534:	ldrd	r4, [r1, #128]	; 0x80
   1a538:	strd	r4, [sp, #8]
   1a53c:	ldrd	r4, [r1, #120]	; 0x78
   1a540:	strd	r4, [sp]
   1a544:	bl	15a88 <__snprintf_chk@plt+0x4700>
   1a548:	mov	r2, #5
   1a54c:	ldr	r1, [pc, #144]	; 1a5e4 <__snprintf_chk@plt+0x925c>
   1a550:	mov	r0, #0
   1a554:	bl	110f4 <dcgettext@plt>
   1a558:	mov	r2, r8
   1a55c:	asr	r3, r8, #31
   1a560:	bl	15a88 <__snprintf_chk@plt+0x4700>
   1a564:	ldr	r3, [sp, #892]	; 0x37c
   1a568:	cmn	r3, #1
   1a56c:	beq	187f4 <__snprintf_chk@plt+0x746c>
   1a570:	add	r2, sp, #96	; 0x60
   1a574:	ldr	r1, [sp, #36]	; 0x24
   1a578:	mov	r0, fp
   1a57c:	bl	1ce18 <__snprintf_chk@plt+0xba90>
   1a580:	cmp	r0, #0
   1a584:	beq	187f4 <__snprintf_chk@plt+0x746c>
   1a588:	ldr	r3, [sp, #128]	; 0x80
   1a58c:	ldr	r2, [sp, #892]	; 0x37c
   1a590:	cmp	r2, r3
   1a594:	beq	187f4 <__snprintf_chk@plt+0x746c>
   1a598:	mov	r2, #5
   1a59c:	ldr	r1, [pc, #68]	; 1a5e8 <__snprintf_chk@plt+0x9260>
   1a5a0:	mov	r0, #0
   1a5a4:	bl	110f4 <dcgettext@plt>
   1a5a8:	bl	15a88 <__snprintf_chk@plt+0x4700>
   1a5ac:	b	187f4 <__snprintf_chk@plt+0x746c>
   1a5b0:	add	r3, pc, #32
   1a5b4:	ldrd	r2, [r3]
   1a5b8:	ldrd	r0, [sp, #56]	; 0x38
   1a5bc:	cmp	r2, r0
   1a5c0:	sbcs	r3, r3, r1
   1a5c4:	movlt	r9, #1
   1a5c8:	movge	r9, #0
   1a5cc:	b	1a2f4 <__snprintf_chk@plt+0x8f6c>
   1a5d0:	blcc	fe6ccdd8 <optarg@@GLIBC_2.4+0xfe698c30>
   1a5d4:	andeq	r0, r0, r0
   1a5d8:	mcrrcc	14, 6, r5, sp, cr15
   1a5dc:	andeq	r1, r9, fp, lsr #20
   1a5e0:	andeq	r2, r2, r4, lsl pc
   1a5e4:	andeq	r2, r2, r0, ror #30
   1a5e8:	andeq	r2, r2, r4, lsl #31
   1a5ec:	cmp	r7, #0
   1a5f0:	bge	1a61c <__snprintf_chk@plt+0x9294>
   1a5f4:	mov	r2, #0
   1a5f8:	mov	r3, #-2147483648	; 0x80000000
   1a5fc:	subs	r4, r2, r7
   1a600:	sbc	r5, r3, r7, asr #31
   1a604:	ldrd	r2, [sp, #40]	; 0x28
   1a608:	cmp	r2, r4
   1a60c:	sbcs	r3, r3, r5
   1a610:	movlt	r3, #1
   1a614:	movge	r3, #0
   1a618:	b	1a348 <__snprintf_chk@plt+0x8fc0>
   1a61c:	mvn	r2, #0
   1a620:	mvn	r3, #-2147483648	; 0x80000000
   1a624:	ldrd	r4, [sp, #40]	; 0x28
   1a628:	subs	r4, r2, r4
   1a62c:	sbc	r5, r3, r5
   1a630:	mov	r2, r4
   1a634:	mov	r3, r5
   1a638:	asr	r5, r7, #31
   1a63c:	cmp	r2, r7
   1a640:	sbcs	r3, r3, r5
   1a644:	movlt	r3, #1
   1a648:	movge	r3, #0
   1a64c:	b	1a348 <__snprintf_chk@plt+0x8fc0>
   1a650:	add	r3, pc, #936	; 0x3a8
   1a654:	ldrd	r2, [r3]
   1a658:	cmp	r2, r6
   1a65c:	sbcs	r3, r3, r7
   1a660:	movlt	r3, #1
   1a664:	movge	r3, #0
   1a668:	b	1a3a8 <__snprintf_chk@plt+0x9020>
   1a66c:	ldrd	r0, [sp, #40]	; 0x28
   1a670:	cmp	r0, #0
   1a674:	sbcs	r1, r1, #0
   1a678:	bge	1a6b0 <__snprintf_chk@plt+0x9328>
   1a67c:	mov	r0, #0
   1a680:	mov	r1, #-2147483648	; 0x80000000
   1a684:	ldrd	r4, [sp, #40]	; 0x28
   1a688:	subs	r4, r0, r4
   1a68c:	sbc	r5, r1, r5
   1a690:	mov	r0, r4
   1a694:	mov	r1, r5
   1a698:	ldrd	r4, [sp, #64]	; 0x40
   1a69c:	cmp	r4, r0
   1a6a0:	sbcs	r1, r5, r1
   1a6a4:	movlt	r1, #1
   1a6a8:	movge	r1, #0
   1a6ac:	b	1a3f8 <__snprintf_chk@plt+0x9070>
   1a6b0:	mvn	r0, #0
   1a6b4:	mvn	r1, #-2147483648	; 0x80000000
   1a6b8:	ldrd	r4, [sp, #64]	; 0x40
   1a6bc:	subs	r4, r0, r4
   1a6c0:	sbc	r5, r1, r5
   1a6c4:	mov	r0, r4
   1a6c8:	mov	r1, r5
   1a6cc:	ldrd	r4, [sp, #40]	; 0x28
   1a6d0:	cmp	r0, r4
   1a6d4:	sbcs	r1, r1, r5
   1a6d8:	movlt	r1, #1
   1a6dc:	movge	r1, #0
   1a6e0:	b	1a3f8 <__snprintf_chk@plt+0x9070>
   1a6e4:	cmp	r0, #0
   1a6e8:	sbcs	r3, r1, #0
   1a6ec:	bge	1a720 <__snprintf_chk@plt+0x9398>
   1a6f0:	mov	r2, #0
   1a6f4:	mov	r3, #-2147483648	; 0x80000000
   1a6f8:	subs	r2, r2, r0
   1a6fc:	sbc	r3, r3, r1
   1a700:	mov	r4, r2
   1a704:	mov	r5, r3
   1a708:	ldrd	r2, [sp, #40]	; 0x28
   1a70c:	cmp	r2, r4
   1a710:	sbcs	r3, r3, r5
   1a714:	movlt	r3, #1
   1a718:	movge	r3, #0
   1a71c:	b	1a448 <__snprintf_chk@plt+0x90c0>
   1a720:	mvn	r2, #0
   1a724:	mvn	r3, #-2147483648	; 0x80000000
   1a728:	ldrd	r4, [sp, #40]	; 0x28
   1a72c:	subs	r4, r2, r4
   1a730:	sbc	r5, r3, r5
   1a734:	cmp	r4, r0
   1a738:	sbcs	r3, r5, r1
   1a73c:	movlt	r3, #1
   1a740:	movge	r3, #0
   1a744:	b	1a448 <__snprintf_chk@plt+0x90c0>
   1a748:	cmp	r2, #0
   1a74c:	sbcs	r1, r3, #0
   1a750:	bge	1a7a4 <__snprintf_chk@plt+0x941c>
   1a754:	ldr	r0, [sp, #48]	; 0x30
   1a758:	asr	r1, r0, #31
   1a75c:	strd	r0, [sp, #64]	; 0x40
   1a760:	mov	r0, #-2147483648	; 0x80000000
   1a764:	mvn	r1, #0
   1a768:	subs	r0, r0, r2
   1a76c:	sbc	r1, r1, r3
   1a770:	mov	r4, r0
   1a774:	mov	r5, r1
   1a778:	ldrd	r0, [sp, #64]	; 0x40
   1a77c:	cmp	r0, r4
   1a780:	sbcs	ip, r1, r5
   1a784:	blt	1a7d0 <__snprintf_chk@plt+0x9448>
   1a788:	adds	r0, r0, r2
   1a78c:	adc	r1, r1, r3
   1a790:	cmp	r0, #-2147483648	; 0x80000000
   1a794:	sbcs	r1, r1, #0
   1a798:	movge	r1, #1
   1a79c:	movlt	r1, #0
   1a7a0:	b	1a4ac <__snprintf_chk@plt+0x9124>
   1a7a4:	ldr	r1, [sp, #48]	; 0x30
   1a7a8:	rsb	r0, r1, #2130706432	; 0x7f000000
   1a7ac:	add	r0, r0, #16711680	; 0xff0000
   1a7b0:	add	r0, r0, #65280	; 0xff00
   1a7b4:	add	r0, r0, #255	; 0xff
   1a7b8:	asr	r1, r0, #31
   1a7bc:	cmp	r0, r2
   1a7c0:	sbcs	r1, r1, r3
   1a7c4:	movlt	r1, #1
   1a7c8:	movge	r1, #0
   1a7cc:	b	1a4ac <__snprintf_chk@plt+0x9124>
   1a7d0:	ldrb	r3, [sp, #421]	; 0x1a5
   1a7d4:	cmp	r3, #0
   1a7d8:	beq	18654 <__snprintf_chk@plt+0x72cc>
   1a7dc:	mov	r2, #5
   1a7e0:	ldr	r1, [pc, #544]	; 1aa08 <__snprintf_chk@plt+0x9680>
   1a7e4:	mov	r0, #0
   1a7e8:	bl	110f4 <dcgettext@plt>
   1a7ec:	bl	15a88 <__snprintf_chk@plt+0x4700>
   1a7f0:	b	18654 <__snprintf_chk@plt+0x72cc>
   1a7f4:	mov	r2, #5
   1a7f8:	ldr	r1, [pc, #524]	; 1aa0c <__snprintf_chk@plt+0x9684>
   1a7fc:	mov	r0, #0
   1a800:	bl	110f4 <dcgettext@plt>
   1a804:	bl	15a88 <__snprintf_chk@plt+0x4700>
   1a808:	b	18834 <__snprintf_chk@plt+0x74ac>
   1a80c:	mov	r2, #5
   1a810:	ldr	r1, [pc, #504]	; 1aa10 <__snprintf_chk@plt+0x9688>
   1a814:	mov	r0, #0
   1a818:	bl	110f4 <dcgettext@plt>
   1a81c:	ldr	r1, [sp, #948]	; 0x3b4
   1a820:	bl	15a88 <__snprintf_chk@plt+0x4700>
   1a824:	b	18834 <__snprintf_chk@plt+0x74ac>
   1a828:	mov	r8, #0
   1a82c:	str	r8, [sp, #32]
   1a830:	b	18668 <__snprintf_chk@plt+0x72e0>
   1a834:	add	r2, sp, #476	; 0x1dc
   1a838:	mov	r1, r6
   1a83c:	ldr	r0, [sp, #944]	; 0x3b0
   1a840:	bl	1ce18 <__snprintf_chk@plt+0xba90>
   1a844:	cmp	r0, #0
   1a848:	beq	1a828 <__snprintf_chk@plt+0x94a0>
   1a84c:	ldr	fp, [sp, #944]	; 0x3b0
   1a850:	mov	r3, #0
   1a854:	str	r3, [sp, #32]
   1a858:	ldrb	r2, [r4]
   1a85c:	ldr	r3, [pc, #432]	; 1aa14 <__snprintf_chk@plt+0x968c>
   1a860:	cmp	r2, #0
   1a864:	moveq	r4, r3
   1a868:	str	r4, [sp, #240]	; 0xf0
   1a86c:	and	r8, r8, #1
   1a870:	strb	r8, [sp, #421]	; 0x1a5
   1a874:	ldr	ip, [sp, #496]	; 0x1f0
   1a878:	cmp	ip, #0
   1a87c:	blt	18618 <__snprintf_chk@plt+0x7290>
   1a880:	add	r1, sp, #248	; 0xf8
   1a884:	ldr	r2, [pc, #396]	; 1aa18 <__snprintf_chk@plt+0x9690>
   1a888:	mov	r3, #0
   1a88c:	adds	r4, r2, ip
   1a890:	adc	r5, r3, ip, asr #31
   1a894:	strd	r4, [r1, #32]
   1a898:	mov	r4, #0
   1a89c:	str	r4, [sp, #288]	; 0x120
   1a8a0:	ldr	r2, [sp, #492]	; 0x1ec
   1a8a4:	add	r2, r2, #1
   1a8a8:	asr	r3, r2, #31
   1a8ac:	strd	r2, [r1, #48]	; 0x30
   1a8b0:	ldr	r2, [sp, #488]	; 0x1e8
   1a8b4:	asr	r3, r2, #31
   1a8b8:	strd	r2, [r1, #56]	; 0x38
   1a8bc:	ldr	r2, [sp, #484]	; 0x1e4
   1a8c0:	asr	r3, r2, #31
   1a8c4:	strd	r2, [r1, #64]	; 0x40
   1a8c8:	ldr	r2, [sp, #480]	; 0x1e0
   1a8cc:	asr	r3, r2, #31
   1a8d0:	strd	r2, [r1, #72]	; 0x48
   1a8d4:	ldr	r3, [sp, #476]	; 0x1dc
   1a8d8:	str	r3, [sp, #328]	; 0x148
   1a8dc:	str	sl, [sp, #332]	; 0x14c
   1a8e0:	ldr	r5, [sp, #508]	; 0x1fc
   1a8e4:	str	r5, [sp, #892]	; 0x37c
   1a8e8:	mov	r3, #2
   1a8ec:	str	r3, [sp, #268]	; 0x10c
   1a8f0:	add	ip, sp, #336	; 0x150
   1a8f4:	add	lr, sp, #520	; 0x208
   1a8f8:	ldm	lr!, {r0, r1, r2, r3}
   1a8fc:	stmia	ip!, {r0, r1, r2, r3}
   1a900:	ldm	lr!, {r0, r1, r2, r3}
   1a904:	stmia	ip!, {r0, r1, r2, r3}
   1a908:	ldm	lr!, {r0, r1, r2, r3}
   1a90c:	stmia	ip!, {r0, r1, r2, r3}
   1a910:	ldm	lr, {r0, r1}
   1a914:	stm	ip, {r0, r1}
   1a918:	strb	r4, [sp, #392]	; 0x188
   1a91c:	strb	r4, [sp, #393]	; 0x189
   1a920:	str	r4, [sp, #396]	; 0x18c
   1a924:	str	r4, [sp, #400]	; 0x190
   1a928:	str	r4, [sp, #412]	; 0x19c
   1a92c:	str	r4, [sp, #404]	; 0x194
   1a930:	str	r4, [sp, #408]	; 0x198
   1a934:	str	r4, [sp, #416]	; 0x1a0
   1a938:	strb	r4, [sp, #420]	; 0x1a4
   1a93c:	strb	r4, [sp, #422]	; 0x1a6
   1a940:	strb	r4, [sp, #423]	; 0x1a7
   1a944:	strb	r4, [sp, #425]	; 0x1a9
   1a948:	strb	r4, [sp, #424]	; 0x1a8
   1a94c:	strb	r4, [sp, #426]	; 0x1aa
   1a950:	strb	r4, [sp, #427]	; 0x1ab
   1a954:	strb	r4, [sp, #428]	; 0x1ac
   1a958:	ldr	r3, [sp, #516]	; 0x204
   1a95c:	str	r3, [sp, #432]	; 0x1b0
   1a960:	ldr	r3, [pc, #180]	; 1aa1c <__snprintf_chk@plt+0x9694>
   1a964:	str	r3, [sp, #436]	; 0x1b4
   1a968:	str	r5, [sp, #440]	; 0x1b8
   1a96c:	str	r4, [sp, #444]	; 0x1bc
   1a970:	ldr	r4, [pc, #168]	; 1aa20 <__snprintf_chk@plt+0x9698>
   1a974:	mvn	r6, #-2147483648	; 0x80000000
   1a978:	rsb	r8, r7, #-2147483648	; 0x80000000
   1a97c:	ldr	r5, [pc, #160]	; 1aa24 <__snprintf_chk@plt+0x969c>
   1a980:	b	186cc <__snprintf_chk@plt+0x7344>
   1a984:	mvn	r3, #0
   1a988:	str	r3, [sp, #868]	; 0x364
   1a98c:	b	18e78 <__snprintf_chk@plt+0x7af0>
   1a990:	mov	r3, #0
   1a994:	str	r3, [sp, #860]	; 0x35c
   1a998:	str	r3, [sp, #864]	; 0x360
   1a99c:	str	r3, [sp, #868]	; 0x364
   1a9a0:	str	r3, [sp, #332]	; 0x14c
   1a9a4:	ldrb	r3, [sp, #421]	; 0x1a5
   1a9a8:	cmp	r3, #0
   1a9ac:	beq	19014 <__snprintf_chk@plt+0x7c8c>
   1a9b0:	b	19114 <__snprintf_chk@plt+0x7d8c>
   1a9b4:	subs	r2, r6, #1
   1a9b8:	sbc	r3, r7, #0
   1a9bc:	cmp	r2, #0
   1a9c0:	sbcs	r3, r3, #0
   1a9c4:	bge	197f8 <__snprintf_chk@plt+0x8470>
   1a9c8:	b	195f4 <__snprintf_chk@plt+0x826c>
   1a9cc:	orrs	r3, r6, r7
   1a9d0:	moveq	r3, sl
   1a9d4:	beq	19630 <__snprintf_chk@plt+0x82a8>
   1a9d8:	mov	r2, #1
   1a9dc:	b	19604 <__snprintf_chk@plt+0x827c>
   1a9e0:	ldr	r3, [sp, #400]	; 0x190
   1a9e4:	cmp	r3, #0
   1a9e8:	bne	19a84 <__snprintf_chk@plt+0x86fc>
   1a9ec:	b	19ab4 <__snprintf_chk@plt+0x872c>
   1a9f0:	ldr	r3, [sp, #416]	; 0x1a0
   1a9f4:	cmp	r3, #0
   1a9f8:	bne	1a050 <__snprintf_chk@plt+0x8cc8>
   1a9fc:	b	1a234 <__snprintf_chk@plt+0x8eac>
   1aa00:	eorcs	r2, r2, #536870914	; 0x20000002
   1aa04:	eoreq	r2, r2, #536870914	; 0x20000002
   1aa08:	andeq	r2, r2, r4, ror #29
   1aa0c:	andeq	r2, r2, r4, asr #31
   1aa10:	strdeq	r2, [r2], -ip
   1aa14:	muleq	r2, ip, r6
   1aa18:	andeq	r0, r0, ip, ror #14
   1aa1c:	andeq	r0, r0, sp, lsl #2
   1aa20:	rsbseq	sl, r6, r0, lsl #14
   1aa24:	bicseq	r9, sl, r0, lsl #24
   1aa28:	mvn	r2, #0
   1aa2c:	mvn	r3, #0
   1aa30:	cmp	r7, r3
   1aa34:	cmpeq	r6, r2
   1aa38:	moveq	r3, sl
   1aa3c:	beq	19630 <__snprintf_chk@plt+0x82a8>
   1aa40:	mov	r2, sl
   1aa44:	b	19604 <__snprintf_chk@plt+0x827c>
   1aa48:	ldrb	r3, [sp, #421]	; 0x1a5
   1aa4c:	cmp	r3, #0
   1aa50:	bne	1a9e0 <__snprintf_chk@plt+0x9658>
   1aa54:	add	ip, sp, #248	; 0xf8
   1aa58:	ldrd	r0, [ip, #88]	; 0x58
   1aa5c:	ldrd	r2, [ip, #96]	; 0x60
   1aa60:	orr	r4, r2, r0
   1aa64:	orr	r5, r3, r1
   1aa68:	ldrd	r0, [ip, #104]	; 0x68
   1aa6c:	orr	r2, r4, r0
   1aa70:	orr	r3, r5, r1
   1aa74:	orrs	r3, r2, r3
   1aa78:	bne	19b74 <__snprintf_chk@plt+0x87ec>
   1aa7c:	ldr	r3, [sp, #416]	; 0x1a0
   1aa80:	cmp	r3, #0
   1aa84:	bne	1a050 <__snprintf_chk@plt+0x8cc8>
   1aa88:	b	1a234 <__snprintf_chk@plt+0x8eac>
   1aa8c:	add	ip, sp, #248	; 0xf8
   1aa90:	ldrd	r0, [ip, #88]	; 0x58
   1aa94:	ldrd	r2, [ip, #96]	; 0x60
   1aa98:	orr	r4, r2, r0
   1aa9c:	orr	r5, r3, r1
   1aaa0:	ldrd	r0, [ip, #104]	; 0x68
   1aaa4:	orr	r2, r4, r0
   1aaa8:	orr	r3, r5, r1
   1aaac:	orrs	r3, r2, r3
   1aab0:	bne	19b74 <__snprintf_chk@plt+0x87ec>
   1aab4:	b	1a044 <__snprintf_chk@plt+0x8cbc>
   1aab8:	push	{lr}		; (str lr, [sp, #-4]!)
   1aabc:	sub	sp, sp, #12
   1aac0:	ldr	ip, [sp, #20]
   1aac4:	str	ip, [sp, #4]
   1aac8:	ldr	ip, [sp, #16]
   1aacc:	str	ip, [sp]
   1aad0:	bl	1844c <__snprintf_chk@plt+0x70c4>
   1aad4:	add	sp, sp, #12
   1aad8:	pop	{pc}		; (ldr pc, [sp], #4)
   1aadc:	push	{r4, r5, r6, r7, r8, lr}
   1aae0:	sub	sp, sp, #8
   1aae4:	mov	r5, r0
   1aae8:	mov	r6, r1
   1aaec:	mov	r7, r2
   1aaf0:	ldr	r0, [pc, #72]	; 1ab40 <__snprintf_chk@plt+0x97b8>
   1aaf4:	bl	11184 <getenv@plt>
   1aaf8:	mov	r8, r0
   1aafc:	bl	1caf8 <__snprintf_chk@plt+0xb770>
   1ab00:	subs	r4, r0, #0
   1ab04:	moveq	r5, #0
   1ab08:	beq	1ab34 <__snprintf_chk@plt+0x97ac>
   1ab0c:	str	r8, [sp, #4]
   1ab10:	str	r4, [sp]
   1ab14:	mov	r3, #0
   1ab18:	mov	r2, r7
   1ab1c:	mov	r1, r6
   1ab20:	mov	r0, r5
   1ab24:	bl	1844c <__snprintf_chk@plt+0x70c4>
   1ab28:	mov	r5, r0
   1ab2c:	mov	r0, r4
   1ab30:	bl	1ccd0 <__snprintf_chk@plt+0xb948>
   1ab34:	mov	r0, r5
   1ab38:	add	sp, sp, #8
   1ab3c:	pop	{r4, r5, r6, r7, r8, pc}
   1ab40:	andeq	r1, r2, r4, lsl r7
   1ab44:	cmp	r2, #1
   1ab48:	beq	1ab94 <__snprintf_chk@plt+0x980c>
   1ab4c:	cmp	r2, #2
   1ab50:	beq	1abc0 <__snprintf_chk@plt+0x9838>
   1ab54:	push	{r4, lr}
   1ab58:	sub	sp, sp, #8
   1ab5c:	mov	r4, r0
   1ab60:	mov	r0, #0
   1ab64:	bl	110d0 <time@plt>
   1ab68:	add	r3, sp, #8
   1ab6c:	str	r0, [r3, #-4]!
   1ab70:	mov	r0, r3
   1ab74:	bl	111d8 <localtime@plt>
   1ab78:	cmp	r0, #0
   1ab7c:	beq	1abec <__snprintf_chk@plt+0x9864>
   1ab80:	ldr	r3, [r0, #20]
   1ab84:	str	r3, [r4, #20]
   1ab88:	mov	r0, #1
   1ab8c:	add	sp, sp, #8
   1ab90:	pop	{r4, pc}
   1ab94:	ldr	r2, [r1]
   1ab98:	str	r2, [r0, #20]
   1ab9c:	ldr	r1, [r1]
   1aba0:	cmp	r1, #68	; 0x44
   1aba4:	bgt	1abf4 <__snprintf_chk@plt+0x986c>
   1aba8:	tst	r3, #8
   1abac:	bne	1abfc <__snprintf_chk@plt+0x9874>
   1abb0:	add	r2, r2, #100	; 0x64
   1abb4:	str	r2, [r0, #20]
   1abb8:	mov	r0, #1
   1abbc:	bx	lr
   1abc0:	tst	r3, #2
   1abc4:	beq	1ac04 <__snprintf_chk@plt+0x987c>
   1abc8:	ldr	r3, [r1]
   1abcc:	ldr	r2, [r1, #4]
   1abd0:	mov	r1, #100	; 0x64
   1abd4:	mla	r3, r1, r3, r2
   1abd8:	sub	r3, r3, #1888	; 0x760
   1abdc:	sub	r3, r3, #12
   1abe0:	str	r3, [r0, #20]
   1abe4:	mov	r0, #1
   1abe8:	bx	lr
   1abec:	mov	r0, #0
   1abf0:	b	1ab8c <__snprintf_chk@plt+0x9804>
   1abf4:	mov	r0, #1
   1abf8:	bx	lr
   1abfc:	mov	r0, #0
   1ac00:	bx	lr
   1ac04:	mov	r0, #0
   1ac08:	bx	lr
   1ac0c:	push	{r4, r5, r6, r7, r8, r9, lr}
   1ac10:	sub	sp, sp, #92	; 0x5c
   1ac14:	mov	r8, r0
   1ac18:	mov	r7, r1
   1ac1c:	mov	r5, r2
   1ac20:	mov	r0, r1
   1ac24:	bl	1122c <strlen@plt>
   1ac28:	mov	r4, r0
   1ac2c:	tst	r5, #4
   1ac30:	beq	1ac68 <__snprintf_chk@plt+0x98e0>
   1ac34:	mov	r9, r0
   1ac38:	mov	r1, #46	; 0x2e
   1ac3c:	mov	r0, r7
   1ac40:	bl	11238 <strchr@plt>
   1ac44:	subs	r6, r0, #0
   1ac48:	beq	1ac6c <__snprintf_chk@plt+0x98e4>
   1ac4c:	sub	r4, r6, r7
   1ac50:	sub	r9, r9, r4
   1ac54:	cmp	r9, #3
   1ac58:	beq	1ac6c <__snprintf_chk@plt+0x98e4>
   1ac5c:	mov	r0, #0
   1ac60:	add	sp, sp, #92	; 0x5c
   1ac64:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1ac68:	mov	r6, #0
   1ac6c:	sub	r2, r4, #8
   1ac70:	cmp	r2, #4
   1ac74:	bhi	1ac5c <__snprintf_chk@plt+0x98d4>
   1ac78:	tst	r4, #1
   1ac7c:	bne	1ac5c <__snprintf_chk@plt+0x98d4>
   1ac80:	cmp	r4, #0
   1ac84:	ble	1acb4 <__snprintf_chk@plt+0x992c>
   1ac88:	mov	r2, r7
   1ac8c:	add	r1, r7, r4
   1ac90:	b	1ac9c <__snprintf_chk@plt+0x9914>
   1ac94:	cmp	r1, r2
   1ac98:	beq	1acb4 <__snprintf_chk@plt+0x992c>
   1ac9c:	ldrb	r3, [r2], #1
   1aca0:	sub	r3, r3, #48	; 0x30
   1aca4:	cmp	r3, #9
   1aca8:	bls	1ac94 <__snprintf_chk@plt+0x990c>
   1acac:	mov	r0, #0
   1acb0:	b	1ac60 <__snprintf_chk@plt+0x98d8>
   1acb4:	add	r4, r4, r4, lsr #31
   1acb8:	asr	r4, r4, #1
   1acbc:	cmp	r4, #0
   1acc0:	ble	1acf8 <__snprintf_chk@plt+0x9970>
   1acc4:	mov	r1, r7
   1acc8:	sub	r0, sp, #4
   1accc:	add	r7, r7, r4, lsl #1
   1acd0:	ldrb	r3, [r1]
   1acd4:	sub	r3, r3, #48	; 0x30
   1acd8:	add	r3, r3, r3, lsl #2
   1acdc:	ldrb	r2, [r1, #1]
   1ace0:	add	r3, r2, r3, lsl #1
   1ace4:	sub	r3, r3, #48	; 0x30
   1ace8:	str	r3, [r0, #4]!
   1acec:	add	r1, r1, #2
   1acf0:	cmp	r1, r7
   1acf4:	bne	1acd0 <__snprintf_chk@plt+0x9948>
   1acf8:	tst	r5, #1
   1acfc:	beq	1ae54 <__snprintf_chk@plt+0x9acc>
   1ad00:	ldr	r3, [sp]
   1ad04:	sub	r3, r3, #1
   1ad08:	str	r3, [sp, #60]	; 0x3c
   1ad0c:	ldr	r3, [sp, #4]
   1ad10:	str	r3, [sp, #56]	; 0x38
   1ad14:	ldr	r3, [sp, #8]
   1ad18:	str	r3, [sp, #52]	; 0x34
   1ad1c:	ldr	r3, [sp, #12]
   1ad20:	str	r3, [sp, #48]	; 0x30
   1ad24:	mov	r3, r5
   1ad28:	sub	r2, r4, #4
   1ad2c:	add	r1, sp, #16
   1ad30:	add	r0, sp, #44	; 0x2c
   1ad34:	bl	1ab44 <__snprintf_chk@plt+0x97bc>
   1ad38:	cmp	r0, #0
   1ad3c:	beq	1ac5c <__snprintf_chk@plt+0x98d4>
   1ad40:	cmp	r6, #0
   1ad44:	moveq	r3, #0
   1ad48:	streq	r3, [sp, #44]	; 0x2c
   1ad4c:	beq	1ad84 <__snprintf_chk@plt+0x99fc>
   1ad50:	ldrb	r3, [r6, #1]
   1ad54:	sub	r2, r3, #48	; 0x30
   1ad58:	cmp	r2, #9
   1ad5c:	bhi	1acac <__snprintf_chk@plt+0x9924>
   1ad60:	ldrb	r2, [r6, #2]
   1ad64:	sub	r1, r2, #48	; 0x30
   1ad68:	cmp	r1, #9
   1ad6c:	bhi	1acac <__snprintf_chk@plt+0x9924>
   1ad70:	sub	r3, r3, #48	; 0x30
   1ad74:	add	r3, r3, r3, lsl #2
   1ad78:	add	r3, r2, r3, lsl #1
   1ad7c:	sub	r3, r3, #48	; 0x30
   1ad80:	str	r3, [sp, #44]	; 0x2c
   1ad84:	mov	r5, #0
   1ad88:	mvn	r4, #0
   1ad8c:	mov	r7, #59	; 0x3b
   1ad90:	mov	r6, #1
   1ad94:	ldr	r3, [sp, #44]	; 0x2c
   1ad98:	str	r3, [sp]
   1ad9c:	ldr	r3, [sp, #48]	; 0x30
   1ada0:	str	r3, [sp, #4]
   1ada4:	ldr	r3, [sp, #52]	; 0x34
   1ada8:	str	r3, [sp, #8]
   1adac:	ldr	r3, [sp, #56]	; 0x38
   1adb0:	str	r3, [sp, #12]
   1adb4:	ldr	r3, [sp, #60]	; 0x3c
   1adb8:	str	r3, [sp, #16]
   1adbc:	ldr	r3, [sp, #64]	; 0x40
   1adc0:	str	r3, [sp, #20]
   1adc4:	str	r4, [sp, #24]
   1adc8:	str	r4, [sp, #32]
   1adcc:	mov	r0, sp
   1add0:	bl	1107c <mktime@plt>
   1add4:	ldr	r3, [sp, #24]
   1add8:	cmp	r3, #0
   1addc:	blt	1aee8 <__snprintf_chk@plt+0x9b60>
   1ade0:	ldr	r1, [sp, #44]	; 0x2c
   1ade4:	ldr	r2, [sp, #20]
   1ade8:	ldr	r3, [sp, #64]	; 0x40
   1adec:	eor	r3, r3, r2
   1adf0:	ldr	ip, [sp, #16]
   1adf4:	ldr	r2, [sp, #60]	; 0x3c
   1adf8:	eor	r2, r2, ip
   1adfc:	orr	r3, r3, r2
   1ae00:	ldr	ip, [sp, #12]
   1ae04:	ldr	r2, [sp, #56]	; 0x38
   1ae08:	eor	r2, r2, ip
   1ae0c:	orr	r3, r3, r2
   1ae10:	ldr	ip, [sp, #8]
   1ae14:	ldr	r2, [sp, #52]	; 0x34
   1ae18:	eor	r2, r2, ip
   1ae1c:	orr	r3, r3, r2
   1ae20:	ldr	ip, [sp, #4]
   1ae24:	ldr	r2, [sp, #48]	; 0x30
   1ae28:	eor	r2, r2, ip
   1ae2c:	orr	r3, r3, r2
   1ae30:	ldr	r2, [sp]
   1ae34:	eor	r2, r2, r1
   1ae38:	orrs	r3, r3, r2
   1ae3c:	beq	1aea0 <__snprintf_chk@plt+0x9b18>
   1ae40:	cmp	r1, #60	; 0x3c
   1ae44:	bne	1aef0 <__snprintf_chk@plt+0x9b68>
   1ae48:	str	r7, [sp, #44]	; 0x2c
   1ae4c:	mov	r5, r6
   1ae50:	b	1ad94 <__snprintf_chk@plt+0x9a0c>
   1ae54:	mov	r3, r5
   1ae58:	sub	r2, r4, #4
   1ae5c:	mov	r1, sp
   1ae60:	add	r0, sp, #44	; 0x2c
   1ae64:	bl	1ab44 <__snprintf_chk@plt+0x97bc>
   1ae68:	cmp	r0, #0
   1ae6c:	beq	1ac5c <__snprintf_chk@plt+0x98d4>
   1ae70:	sub	r4, r4, #-1073741820	; 0xc0000004
   1ae74:	add	r3, sp, r4, lsl #2
   1ae78:	ldr	r2, [sp, r4, lsl #2]
   1ae7c:	sub	r2, r2, #1
   1ae80:	str	r2, [sp, #60]	; 0x3c
   1ae84:	ldr	r2, [r3, #4]
   1ae88:	str	r2, [sp, #56]	; 0x38
   1ae8c:	ldr	r2, [r3, #8]
   1ae90:	str	r2, [sp, #52]	; 0x34
   1ae94:	ldr	r3, [r3, #12]
   1ae98:	str	r3, [sp, #48]	; 0x30
   1ae9c:	b	1ad40 <__snprintf_chk@plt+0x99b8>
   1aea0:	cmp	r0, #0
   1aea4:	blt	1aed4 <__snprintf_chk@plt+0x9b4c>
   1aea8:	mvn	r3, #-2147483648	; 0x80000000
   1aeac:	sub	r3, r3, r5
   1aeb0:	cmp	r0, r3
   1aeb4:	movle	r3, #0
   1aeb8:	movgt	r3, #1
   1aebc:	cmp	r3, #0
   1aec0:	movne	r0, #0
   1aec4:	addeq	r0, r5, r0
   1aec8:	streq	r0, [r8]
   1aecc:	moveq	r0, #1
   1aed0:	b	1ac60 <__snprintf_chk@plt+0x98d8>
   1aed4:	rsb	r3, r0, #-2147483648	; 0x80000000
   1aed8:	cmp	r5, r3
   1aedc:	movge	r3, #0
   1aee0:	movlt	r3, #1
   1aee4:	b	1aebc <__snprintf_chk@plt+0x9b34>
   1aee8:	mov	r0, #0
   1aeec:	b	1ac60 <__snprintf_chk@plt+0x98d8>
   1aef0:	mov	r0, #0
   1aef4:	b	1ac60 <__snprintf_chk@plt+0x98d8>
   1aef8:	push	{r4, r5, r6, lr}
   1aefc:	subs	r4, r0, #0
   1af00:	beq	1af78 <__snprintf_chk@plt+0x9bf0>
   1af04:	mov	r1, #47	; 0x2f
   1af08:	mov	r0, r4
   1af0c:	bl	11304 <strrchr@plt>
   1af10:	cmp	r0, #0
   1af14:	addne	r5, r0, #1
   1af18:	moveq	r5, r4
   1af1c:	sub	r3, r5, r4
   1af20:	cmp	r3, #6
   1af24:	ble	1af64 <__snprintf_chk@plt+0x9bdc>
   1af28:	mov	r2, #7
   1af2c:	ldr	r1, [pc, #96]	; 1af94 <__snprintf_chk@plt+0x9c0c>
   1af30:	sub	r0, r5, #7
   1af34:	bl	11370 <strncmp@plt>
   1af38:	cmp	r0, #0
   1af3c:	bne	1af64 <__snprintf_chk@plt+0x9bdc>
   1af40:	mov	r2, #3
   1af44:	ldr	r1, [pc, #76]	; 1af98 <__snprintf_chk@plt+0x9c10>
   1af48:	mov	r0, r5
   1af4c:	bl	11370 <strncmp@plt>
   1af50:	cmp	r0, #0
   1af54:	addeq	r4, r5, #3
   1af58:	ldreq	r3, [pc, #60]	; 1af9c <__snprintf_chk@plt+0x9c14>
   1af5c:	streq	r4, [r3]
   1af60:	movne	r4, r5
   1af64:	ldr	r3, [pc, #52]	; 1afa0 <__snprintf_chk@plt+0x9c18>
   1af68:	str	r4, [r3]
   1af6c:	ldr	r3, [pc, #48]	; 1afa4 <__snprintf_chk@plt+0x9c1c>
   1af70:	str	r4, [r3]
   1af74:	pop	{r4, r5, r6, pc}
   1af78:	ldr	r3, [pc, #40]	; 1afa8 <__snprintf_chk@plt+0x9c20>
   1af7c:	ldr	r3, [r3]
   1af80:	mov	r2, #55	; 0x37
   1af84:	mov	r1, #1
   1af88:	ldr	r0, [pc, #28]	; 1afac <__snprintf_chk@plt+0x9c24>
   1af8c:	bl	1113c <fwrite@plt>
   1af90:	bl	1137c <abort@plt>
   1af94:	andeq	r3, r2, r8, lsl #7
   1af98:	muleq	r2, r0, r3
   1af9c:	andeq	r4, r3, r8, lsl #3
   1afa0:			; <UNDEFINED> instruction: 0x000341bc
   1afa4:	andeq	r4, r3, ip, lsl #3
   1afa8:	muleq	r3, r8, r1
   1afac:	andeq	r3, r2, r0, asr r3
   1afb0:	push	{r4, r5, r6, lr}
   1afb4:	mov	r5, r0
   1afb8:	mov	r4, r1
   1afbc:	mov	r2, #48	; 0x30
   1afc0:	mov	r1, #0
   1afc4:	bl	1128c <memset@plt>
   1afc8:	cmp	r4, #10
   1afcc:	beq	1afdc <__snprintf_chk@plt+0x9c54>
   1afd0:	str	r4, [r5]
   1afd4:	mov	r0, r5
   1afd8:	pop	{r4, r5, r6, pc}
   1afdc:	bl	1137c <abort@plt>
   1afe0:	push	{r4, r5, r6, lr}
   1afe4:	mov	r4, r0
   1afe8:	mov	r5, r1
   1afec:	mov	r2, #5
   1aff0:	mov	r1, r0
   1aff4:	mov	r0, #0
   1aff8:	bl	110f4 <dcgettext@plt>
   1affc:	cmp	r4, r0
   1b000:	popne	{r4, r5, r6, pc}
   1b004:	bl	1dc50 <__snprintf_chk@plt+0xc8c8>
   1b008:	ldrb	r3, [r0]
   1b00c:	bic	r3, r3, #32
   1b010:	cmp	r3, #85	; 0x55
   1b014:	beq	1b090 <__snprintf_chk@plt+0x9d08>
   1b018:	cmp	r3, #71	; 0x47
   1b01c:	bne	1b0ec <__snprintf_chk@plt+0x9d64>
   1b020:	ldrb	r3, [r0, #1]
   1b024:	bic	r3, r3, #32
   1b028:	cmp	r3, #66	; 0x42
   1b02c:	bne	1b0ec <__snprintf_chk@plt+0x9d64>
   1b030:	ldrb	r3, [r0, #2]
   1b034:	cmp	r3, #49	; 0x31
   1b038:	bne	1b0ec <__snprintf_chk@plt+0x9d64>
   1b03c:	ldrb	r3, [r0, #3]
   1b040:	cmp	r3, #56	; 0x38
   1b044:	bne	1b0ec <__snprintf_chk@plt+0x9d64>
   1b048:	ldrb	r3, [r0, #4]
   1b04c:	cmp	r3, #48	; 0x30
   1b050:	bne	1b0ec <__snprintf_chk@plt+0x9d64>
   1b054:	ldrb	r3, [r0, #5]
   1b058:	cmp	r3, #51	; 0x33
   1b05c:	bne	1b0ec <__snprintf_chk@plt+0x9d64>
   1b060:	ldrb	r3, [r0, #6]
   1b064:	cmp	r3, #48	; 0x30
   1b068:	bne	1b0ec <__snprintf_chk@plt+0x9d64>
   1b06c:	ldrb	r3, [r0, #7]
   1b070:	cmp	r3, #0
   1b074:	bne	1b0ec <__snprintf_chk@plt+0x9d64>
   1b078:	ldrb	r2, [r4]
   1b07c:	ldr	r3, [pc, #124]	; 1b100 <__snprintf_chk@plt+0x9d78>
   1b080:	ldr	r0, [pc, #124]	; 1b104 <__snprintf_chk@plt+0x9d7c>
   1b084:	cmp	r2, #96	; 0x60
   1b088:	movne	r0, r3
   1b08c:	pop	{r4, r5, r6, pc}
   1b090:	ldrb	r3, [r0, #1]
   1b094:	bic	r3, r3, #32
   1b098:	cmp	r3, #84	; 0x54
   1b09c:	bne	1b0ec <__snprintf_chk@plt+0x9d64>
   1b0a0:	ldrb	r3, [r0, #2]
   1b0a4:	bic	r3, r3, #32
   1b0a8:	cmp	r3, #70	; 0x46
   1b0ac:	bne	1b0ec <__snprintf_chk@plt+0x9d64>
   1b0b0:	ldrb	r3, [r0, #3]
   1b0b4:	cmp	r3, #45	; 0x2d
   1b0b8:	bne	1b0ec <__snprintf_chk@plt+0x9d64>
   1b0bc:	ldrb	r3, [r0, #4]
   1b0c0:	cmp	r3, #56	; 0x38
   1b0c4:	bne	1b0ec <__snprintf_chk@plt+0x9d64>
   1b0c8:	ldrb	r3, [r0, #5]
   1b0cc:	cmp	r3, #0
   1b0d0:	bne	1b0ec <__snprintf_chk@plt+0x9d64>
   1b0d4:	ldrb	r2, [r4]
   1b0d8:	ldr	r3, [pc, #40]	; 1b108 <__snprintf_chk@plt+0x9d80>
   1b0dc:	ldr	r0, [pc, #40]	; 1b10c <__snprintf_chk@plt+0x9d84>
   1b0e0:	cmp	r2, #96	; 0x60
   1b0e4:	movne	r0, r3
   1b0e8:	pop	{r4, r5, r6, pc}
   1b0ec:	ldr	r3, [pc, #28]	; 1b110 <__snprintf_chk@plt+0x9d88>
   1b0f0:	ldr	r0, [pc, #28]	; 1b114 <__snprintf_chk@plt+0x9d8c>
   1b0f4:	cmp	r5, #9
   1b0f8:	movne	r0, r3
   1b0fc:	pop	{r4, r5, r6, pc}
   1b100:	andeq	r3, r2, ip, ror #7
   1b104:	strdeq	r3, [r2], -r8
   1b108:	andeq	r3, r2, r8, ror #7
   1b10c:	strdeq	r3, [r2], -ip
   1b110:	strdeq	r3, [r2], -r0
   1b114:	strdeq	r3, [r2], -r4
   1b118:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b11c:	sub	sp, sp, #116	; 0x74
   1b120:	str	r0, [sp, #36]	; 0x24
   1b124:	mov	sl, r1
   1b128:	str	r2, [sp, #52]	; 0x34
   1b12c:	str	r3, [sp, #28]
   1b130:	ldr	r8, [sp, #152]	; 0x98
   1b134:	bl	11154 <__ctype_get_mb_cur_max@plt>
   1b138:	str	r0, [sp, #84]	; 0x54
   1b13c:	ldr	r3, [sp, #156]	; 0x9c
   1b140:	lsr	r3, r3, #1
   1b144:	and	r3, r3, #1
   1b148:	str	r3, [sp, #32]
   1b14c:	mov	r3, #1
   1b150:	str	r3, [sp, #40]	; 0x28
   1b154:	mov	r3, #0
   1b158:	str	r3, [sp, #80]	; 0x50
   1b15c:	str	r3, [sp, #44]	; 0x2c
   1b160:	str	r3, [sp, #48]	; 0x30
   1b164:	str	r3, [sp, #60]	; 0x3c
   1b168:	str	r3, [sp, #72]	; 0x48
   1b16c:	str	r3, [sp, #76]	; 0x4c
   1b170:	mov	r7, sl
   1b174:	mov	sl, r8
   1b178:	cmp	sl, #10
   1b17c:	ldrls	pc, [pc, sl, lsl #2]
   1b180:	b	1b338 <__snprintf_chk@plt+0x9fb0>
   1b184:	andeq	fp, r1, r8, ror #3
   1b188:			; <UNDEFINED> instruction: 0x0001b1b8
   1b18c:	andeq	fp, r1, r4, lsl r3
   1b190:			; <UNDEFINED> instruction: 0x0001b1b0
   1b194:	andeq	fp, r1, r8, asr #5
   1b198:	strdeq	fp, [r1], -r8
   1b19c:	andeq	ip, r1, r4, ror #4
   1b1a0:	andeq	fp, r1, ip, lsr r3
   1b1a4:	andeq	fp, r1, r4, lsr r2
   1b1a8:	andeq	fp, r1, r4, lsr r2
   1b1ac:	andeq	fp, r1, r4, lsr r2
   1b1b0:	mov	r3, #1
   1b1b4:	str	r3, [sp, #48]	; 0x30
   1b1b8:	mov	r3, #1
   1b1bc:	str	r3, [sp, #32]
   1b1c0:	str	r3, [sp, #60]	; 0x3c
   1b1c4:	ldr	r3, [pc, #4068]	; 1c1b0 <__snprintf_chk@plt+0xae28>
   1b1c8:	str	r3, [sp, #72]	; 0x48
   1b1cc:	mov	fp, #0
   1b1d0:	mov	sl, #2
   1b1d4:	mov	r6, #0
   1b1d8:	ldr	r3, [sp, #48]	; 0x30
   1b1dc:	eor	r3, r3, #1
   1b1e0:	str	r3, [sp, #68]	; 0x44
   1b1e4:	b	1bacc <__snprintf_chk@plt+0xa744>
   1b1e8:	mov	r3, #0
   1b1ec:	str	r3, [sp, #32]
   1b1f0:	mov	fp, r3
   1b1f4:	b	1b1d4 <__snprintf_chk@plt+0x9e4c>
   1b1f8:	ldr	r3, [sp, #32]
   1b1fc:	cmp	r3, #0
   1b200:	bne	1b354 <__snprintf_chk@plt+0x9fcc>
   1b204:	cmp	r7, #0
   1b208:	beq	1b374 <__snprintf_chk@plt+0x9fec>
   1b20c:	ldr	r3, [sp, #36]	; 0x24
   1b210:	mov	r2, #34	; 0x22
   1b214:	strb	r2, [r3]
   1b218:	mov	r3, #1
   1b21c:	str	r3, [sp, #48]	; 0x30
   1b220:	str	r3, [sp, #60]	; 0x3c
   1b224:	ldr	r3, [pc, #3980]	; 1c1b8 <__snprintf_chk@plt+0xae30>
   1b228:	str	r3, [sp, #72]	; 0x48
   1b22c:	mov	fp, #1
   1b230:	b	1b1d4 <__snprintf_chk@plt+0x9e4c>
   1b234:	cmp	sl, #10
   1b238:	beq	1b25c <__snprintf_chk@plt+0x9ed4>
   1b23c:	mov	r1, sl
   1b240:	ldr	r0, [pc, #3948]	; 1c1b4 <__snprintf_chk@plt+0xae2c>
   1b244:	bl	1afe0 <__snprintf_chk@plt+0x9c58>
   1b248:	str	r0, [sp, #164]	; 0xa4
   1b24c:	mov	r1, sl
   1b250:	ldr	r0, [pc, #3928]	; 1c1b0 <__snprintf_chk@plt+0xae28>
   1b254:	bl	1afe0 <__snprintf_chk@plt+0x9c58>
   1b258:	str	r0, [sp, #168]	; 0xa8
   1b25c:	ldr	r3, [sp, #32]
   1b260:	cmp	r3, #0
   1b264:	movne	fp, #0
   1b268:	bne	1b2a0 <__snprintf_chk@plt+0x9f18>
   1b26c:	ldr	r3, [sp, #164]	; 0xa4
   1b270:	ldrb	r3, [r3]
   1b274:	cmp	r3, #0
   1b278:	beq	1b2c0 <__snprintf_chk@plt+0x9f38>
   1b27c:	ldr	r2, [sp, #164]	; 0xa4
   1b280:	mov	fp, #0
   1b284:	ldr	r1, [sp, #36]	; 0x24
   1b288:	cmp	r7, fp
   1b28c:	strbhi	r3, [r1, fp]
   1b290:	add	fp, fp, #1
   1b294:	ldrb	r3, [r2, #1]!
   1b298:	cmp	r3, #0
   1b29c:	bne	1b288 <__snprintf_chk@plt+0x9f00>
   1b2a0:	ldr	r0, [sp, #168]	; 0xa8
   1b2a4:	bl	1122c <strlen@plt>
   1b2a8:	str	r0, [sp, #60]	; 0x3c
   1b2ac:	ldr	r3, [sp, #168]	; 0xa8
   1b2b0:	str	r3, [sp, #72]	; 0x48
   1b2b4:	mov	r3, #1
   1b2b8:	str	r3, [sp, #48]	; 0x30
   1b2bc:	b	1b1d4 <__snprintf_chk@plt+0x9e4c>
   1b2c0:	mov	fp, #0
   1b2c4:	b	1b2a0 <__snprintf_chk@plt+0x9f18>
   1b2c8:	ldr	r3, [sp, #32]
   1b2cc:	cmp	r3, #0
   1b2d0:	bne	1b390 <__snprintf_chk@plt+0xa008>
   1b2d4:	mov	r3, #1
   1b2d8:	str	r3, [sp, #48]	; 0x30
   1b2dc:	cmp	r7, #0
   1b2e0:	beq	1b3ac <__snprintf_chk@plt+0xa024>
   1b2e4:	ldr	r3, [sp, #36]	; 0x24
   1b2e8:	mov	r2, #39	; 0x27
   1b2ec:	strb	r2, [r3]
   1b2f0:	mov	r3, #0
   1b2f4:	str	r3, [sp, #32]
   1b2f8:	mov	r3, #1
   1b2fc:	str	r3, [sp, #60]	; 0x3c
   1b300:	ldr	r3, [pc, #3752]	; 1c1b0 <__snprintf_chk@plt+0xae28>
   1b304:	str	r3, [sp, #72]	; 0x48
   1b308:	mov	fp, #1
   1b30c:	mov	sl, #2
   1b310:	b	1b1d4 <__snprintf_chk@plt+0x9e4c>
   1b314:	ldr	r3, [sp, #32]
   1b318:	cmp	r3, #0
   1b31c:	beq	1b2dc <__snprintf_chk@plt+0x9f54>
   1b320:	mov	r3, #1
   1b324:	str	r3, [sp, #60]	; 0x3c
   1b328:	ldr	r3, [pc, #3712]	; 1c1b0 <__snprintf_chk@plt+0xae28>
   1b32c:	str	r3, [sp, #72]	; 0x48
   1b330:	mov	fp, #0
   1b334:	b	1b1d4 <__snprintf_chk@plt+0x9e4c>
   1b338:	bl	1137c <abort@plt>
   1b33c:	mov	r3, #0
   1b340:	str	r3, [sp, #32]
   1b344:	mov	r3, #1
   1b348:	str	r3, [sp, #48]	; 0x30
   1b34c:	mov	fp, #0
   1b350:	b	1b1d4 <__snprintf_chk@plt+0x9e4c>
   1b354:	ldr	r3, [sp, #32]
   1b358:	str	r3, [sp, #48]	; 0x30
   1b35c:	mov	r3, #1
   1b360:	str	r3, [sp, #60]	; 0x3c
   1b364:	ldr	r3, [pc, #3660]	; 1c1b8 <__snprintf_chk@plt+0xae30>
   1b368:	str	r3, [sp, #72]	; 0x48
   1b36c:	mov	fp, #0
   1b370:	b	1b1d4 <__snprintf_chk@plt+0x9e4c>
   1b374:	mov	r3, #1
   1b378:	str	r3, [sp, #48]	; 0x30
   1b37c:	str	r3, [sp, #60]	; 0x3c
   1b380:	ldr	r3, [pc, #3632]	; 1c1b8 <__snprintf_chk@plt+0xae30>
   1b384:	str	r3, [sp, #72]	; 0x48
   1b388:	mov	fp, #1
   1b38c:	b	1b1d4 <__snprintf_chk@plt+0x9e4c>
   1b390:	mov	r3, #1
   1b394:	str	r3, [sp, #60]	; 0x3c
   1b398:	ldr	r3, [pc, #3600]	; 1c1b0 <__snprintf_chk@plt+0xae28>
   1b39c:	str	r3, [sp, #72]	; 0x48
   1b3a0:	mov	fp, #0
   1b3a4:	mov	sl, #2
   1b3a8:	b	1b1d4 <__snprintf_chk@plt+0x9e4c>
   1b3ac:	mov	r3, #0
   1b3b0:	str	r3, [sp, #32]
   1b3b4:	mov	r3, #1
   1b3b8:	str	r3, [sp, #60]	; 0x3c
   1b3bc:	ldr	r3, [pc, #3564]	; 1c1b0 <__snprintf_chk@plt+0xae28>
   1b3c0:	str	r3, [sp, #72]	; 0x48
   1b3c4:	mov	fp, #1
   1b3c8:	mov	sl, #2
   1b3cc:	b	1b1d4 <__snprintf_chk@plt+0x9e4c>
   1b3d0:	mov	r3, #0
   1b3d4:	str	r3, [sp, #56]	; 0x38
   1b3d8:	ldr	r3, [sp, #52]	; 0x34
   1b3dc:	add	r2, r3, r6
   1b3e0:	str	r2, [sp, #64]	; 0x40
   1b3e4:	ldrb	r4, [r3, r6]
   1b3e8:	cmp	r4, #126	; 0x7e
   1b3ec:	ldrls	pc, [pc, r4, lsl #2]
   1b3f0:	b	1bc2c <__snprintf_chk@plt+0xa8a4>
   1b3f4:	andeq	fp, r1, ip, lsl #12
   1b3f8:	andeq	fp, r1, ip, lsr #24
   1b3fc:	andeq	fp, r1, ip, lsr #24
   1b400:	andeq	fp, r1, ip, lsr #24
   1b404:	andeq	fp, r1, ip, lsr #24
   1b408:	andeq	fp, r1, ip, lsr #24
   1b40c:	andeq	fp, r1, ip, lsr #24
   1b410:	andeq	fp, r1, r8, ror #18
   1b414:	andeq	fp, r1, r4, lsl #12
   1b418:	andeq	fp, r1, r0, lsr #18
   1b41c:	andeq	fp, r1, r8, lsl r9
   1b420:	andeq	fp, r1, r8, lsl #17
   1b424:	andeq	fp, r1, r0, lsl #17
   1b428:	strdeq	fp, [r1], -ip
   1b42c:	andeq	fp, r1, ip, lsr #24
   1b430:	andeq	fp, r1, ip, lsr #24
   1b434:	andeq	fp, r1, ip, lsr #24
   1b438:	andeq	fp, r1, ip, lsr #24
   1b43c:	andeq	fp, r1, ip, lsr #24
   1b440:	andeq	fp, r1, ip, lsr #24
   1b444:	andeq	fp, r1, ip, lsr #24
   1b448:	andeq	fp, r1, ip, lsr #24
   1b44c:	andeq	fp, r1, ip, lsr #24
   1b450:	andeq	fp, r1, ip, lsr #24
   1b454:	andeq	fp, r1, ip, lsr #24
   1b458:	andeq	fp, r1, ip, lsr #24
   1b45c:	andeq	fp, r1, ip, lsr #24
   1b460:	andeq	fp, r1, ip, lsr #24
   1b464:	andeq	fp, r1, ip, lsr #24
   1b468:	andeq	fp, r1, ip, lsr #24
   1b46c:	andeq	fp, r1, ip, lsr #24
   1b470:	andeq	fp, r1, ip, lsr #24
   1b474:			; <UNDEFINED> instruction: 0x0001b9bc
   1b478:			; <UNDEFINED> instruction: 0x0001b9b8
   1b47c:			; <UNDEFINED> instruction: 0x0001b9b8
   1b480:	muleq	r1, r0, r9
   1b484:			; <UNDEFINED> instruction: 0x0001b9b8
   1b488:	andeq	ip, r1, r0
   1b48c:			; <UNDEFINED> instruction: 0x0001b9b8
   1b490:	muleq	r1, r0, fp
   1b494:			; <UNDEFINED> instruction: 0x0001b9b8
   1b498:			; <UNDEFINED> instruction: 0x0001b9b8
   1b49c:			; <UNDEFINED> instruction: 0x0001b9b8
   1b4a0:	andeq	ip, r1, r0
   1b4a4:	andeq	ip, r1, r0
   1b4a8:	andeq	ip, r1, r0
   1b4ac:	andeq	ip, r1, r0
   1b4b0:	andeq	ip, r1, r0
   1b4b4:	andeq	ip, r1, r0
   1b4b8:	andeq	ip, r1, r0
   1b4bc:	andeq	ip, r1, r0
   1b4c0:	andeq	ip, r1, r0
   1b4c4:	andeq	ip, r1, r0
   1b4c8:	andeq	ip, r1, r0
   1b4cc:	andeq	ip, r1, r0
   1b4d0:	andeq	ip, r1, r0
   1b4d4:	andeq	ip, r1, r0
   1b4d8:	andeq	ip, r1, r0
   1b4dc:	andeq	ip, r1, r0
   1b4e0:			; <UNDEFINED> instruction: 0x0001b9b8
   1b4e4:			; <UNDEFINED> instruction: 0x0001b9b8
   1b4e8:			; <UNDEFINED> instruction: 0x0001b9b8
   1b4ec:			; <UNDEFINED> instruction: 0x0001b9b8
   1b4f0:	andeq	fp, r1, r4, lsl r7
   1b4f4:	andeq	fp, r1, ip, lsr #24
   1b4f8:	andeq	ip, r1, r0
   1b4fc:	andeq	ip, r1, r0
   1b500:	andeq	ip, r1, r0
   1b504:	andeq	ip, r1, r0
   1b508:	andeq	ip, r1, r0
   1b50c:	andeq	ip, r1, r0
   1b510:	andeq	ip, r1, r0
   1b514:	andeq	ip, r1, r0
   1b518:	andeq	ip, r1, r0
   1b51c:	andeq	ip, r1, r0
   1b520:	andeq	ip, r1, r0
   1b524:	andeq	ip, r1, r0
   1b528:	andeq	ip, r1, r0
   1b52c:	andeq	ip, r1, r0
   1b530:	andeq	ip, r1, r0
   1b534:	andeq	ip, r1, r0
   1b538:	andeq	ip, r1, r0
   1b53c:	andeq	ip, r1, r0
   1b540:	andeq	ip, r1, r0
   1b544:	andeq	ip, r1, r0
   1b548:	andeq	ip, r1, r0
   1b54c:	andeq	ip, r1, r0
   1b550:	andeq	ip, r1, r0
   1b554:	andeq	ip, r1, r0
   1b558:	andeq	ip, r1, r0
   1b55c:	andeq	ip, r1, r0
   1b560:			; <UNDEFINED> instruction: 0x0001b9b8
   1b564:	muleq	r1, r0, r8
   1b568:	andeq	ip, r1, r0
   1b56c:			; <UNDEFINED> instruction: 0x0001b9b8
   1b570:	andeq	ip, r1, r0
   1b574:			; <UNDEFINED> instruction: 0x0001b9b8
   1b578:	andeq	ip, r1, r0
   1b57c:	andeq	ip, r1, r0
   1b580:	andeq	ip, r1, r0
   1b584:	andeq	ip, r1, r0
   1b588:	andeq	ip, r1, r0
   1b58c:	andeq	ip, r1, r0
   1b590:	andeq	ip, r1, r0
   1b594:	andeq	ip, r1, r0
   1b598:	andeq	ip, r1, r0
   1b59c:	andeq	ip, r1, r0
   1b5a0:	andeq	ip, r1, r0
   1b5a4:	andeq	ip, r1, r0
   1b5a8:	andeq	ip, r1, r0
   1b5ac:	andeq	ip, r1, r0
   1b5b0:	andeq	ip, r1, r0
   1b5b4:	andeq	ip, r1, r0
   1b5b8:	andeq	ip, r1, r0
   1b5bc:	andeq	ip, r1, r0
   1b5c0:	andeq	ip, r1, r0
   1b5c4:	andeq	ip, r1, r0
   1b5c8:	andeq	ip, r1, r0
   1b5cc:	andeq	ip, r1, r0
   1b5d0:	andeq	ip, r1, r0
   1b5d4:	andeq	ip, r1, r0
   1b5d8:	andeq	ip, r1, r0
   1b5dc:	andeq	ip, r1, r0
   1b5e0:	andeq	fp, r1, r0, ror r9
   1b5e4:			; <UNDEFINED> instruction: 0x0001b9b8
   1b5e8:	andeq	fp, r1, r0, ror r9
   1b5ec:	muleq	r1, r0, r9
   1b5f0:	mov	r3, #0
   1b5f4:	str	r3, [sp, #56]	; 0x38
   1b5f8:	b	1b3d8 <__snprintf_chk@plt+0xa050>
   1b5fc:	mov	r3, #114	; 0x72
   1b600:	b	1b924 <__snprintf_chk@plt+0xa59c>
   1b604:	mov	r3, #98	; 0x62
   1b608:	b	1b93c <__snprintf_chk@plt+0xa5b4>
   1b60c:	ldr	r3, [sp, #48]	; 0x30
   1b610:	cmp	r3, #0
   1b614:	beq	1b6fc <__snprintf_chk@plt+0xa374>
   1b618:	ldr	r3, [sp, #32]
   1b61c:	cmp	r3, #0
   1b620:	bne	1c184 <__snprintf_chk@plt+0xadfc>
   1b624:	ldr	r3, [sp, #44]	; 0x2c
   1b628:	eor	r3, r3, #1
   1b62c:	cmp	sl, #2
   1b630:	movne	r3, #0
   1b634:	andeq	r3, r3, #1
   1b638:	cmp	r3, #0
   1b63c:	moveq	r2, fp
   1b640:	beq	1b684 <__snprintf_chk@plt+0xa2fc>
   1b644:	cmp	r7, fp
   1b648:	ldrhi	r2, [sp, #36]	; 0x24
   1b64c:	movhi	r1, #39	; 0x27
   1b650:	strbhi	r1, [r2, fp]
   1b654:	add	r2, fp, #1
   1b658:	cmp	r7, r2
   1b65c:	ldrhi	r1, [sp, #36]	; 0x24
   1b660:	movhi	r0, #36	; 0x24
   1b664:	strbhi	r0, [r1, r2]
   1b668:	add	r2, fp, #2
   1b66c:	cmp	r7, r2
   1b670:	ldrhi	r1, [sp, #36]	; 0x24
   1b674:	movhi	r0, #39	; 0x27
   1b678:	strbhi	r0, [r1, r2]
   1b67c:	add	r2, fp, #3
   1b680:	str	r3, [sp, #44]	; 0x2c
   1b684:	cmp	r7, r2
   1b688:	ldrhi	r3, [sp, #36]	; 0x24
   1b68c:	movhi	r1, #92	; 0x5c
   1b690:	strbhi	r1, [r3, r2]
   1b694:	add	fp, r2, #1
   1b698:	cmp	r5, #0
   1b69c:	beq	1c008 <__snprintf_chk@plt+0xac80>
   1b6a0:	add	r3, r6, #1
   1b6a4:	ldr	r1, [sp, #28]
   1b6a8:	cmp	r1, r3
   1b6ac:	bls	1c018 <__snprintf_chk@plt+0xac90>
   1b6b0:	ldr	r1, [sp, #52]	; 0x34
   1b6b4:	ldrb	r3, [r1, r3]
   1b6b8:	sub	r3, r3, #48	; 0x30
   1b6bc:	uxtb	r3, r3
   1b6c0:	cmp	r3, #9
   1b6c4:	bhi	1c024 <__snprintf_chk@plt+0xac9c>
   1b6c8:	cmp	r7, fp
   1b6cc:	movhi	r3, #48	; 0x30
   1b6d0:	ldrhi	r1, [sp, #36]	; 0x24
   1b6d4:	strbhi	r3, [r1, fp]
   1b6d8:	add	r3, r2, #2
   1b6dc:	cmp	r7, r3
   1b6e0:	movhi	r1, #48	; 0x30
   1b6e4:	ldrhi	r0, [sp, #36]	; 0x24
   1b6e8:	strbhi	r1, [r0, r3]
   1b6ec:	add	fp, r2, #3
   1b6f0:	ldr	r8, [sp, #32]
   1b6f4:	mov	r4, #48	; 0x30
   1b6f8:	b	1b9d4 <__snprintf_chk@plt+0xa64c>
   1b6fc:	ldr	r3, [sp, #156]	; 0x9c
   1b700:	tst	r3, #1
   1b704:	bne	1bac8 <__snprintf_chk@plt+0xa740>
   1b708:	ldr	r5, [sp, #48]	; 0x30
   1b70c:	mov	r8, r5
   1b710:	b	1b9d4 <__snprintf_chk@plt+0xa64c>
   1b714:	cmp	sl, #2
   1b718:	beq	1b730 <__snprintf_chk@plt+0xa3a8>
   1b71c:	cmp	sl, #5
   1b720:	beq	1b748 <__snprintf_chk@plt+0xa3c0>
   1b724:	mov	r8, #0
   1b728:	mov	r5, r8
   1b72c:	b	1b9d4 <__snprintf_chk@plt+0xa64c>
   1b730:	ldr	r3, [sp, #32]
   1b734:	cmp	r3, #0
   1b738:	bne	1c198 <__snprintf_chk@plt+0xae10>
   1b73c:	mov	r8, r3
   1b740:	mov	r5, r3
   1b744:	b	1b9d4 <__snprintf_chk@plt+0xa64c>
   1b748:	ldr	r3, [sp, #156]	; 0x9c
   1b74c:	tst	r3, #4
   1b750:	beq	1c030 <__snprintf_chk@plt+0xaca8>
   1b754:	add	r3, r6, #2
   1b758:	ldr	r2, [sp, #28]
   1b75c:	cmp	r2, r3
   1b760:	bls	1c03c <__snprintf_chk@plt+0xacb4>
   1b764:	ldr	r2, [sp, #52]	; 0x34
   1b768:	add	r2, r2, r6
   1b76c:	ldrb	r2, [r2, #1]
   1b770:	cmp	r2, #63	; 0x3f
   1b774:	movne	r8, #0
   1b778:	movne	r5, r8
   1b77c:	bne	1b9d4 <__snprintf_chk@plt+0xa64c>
   1b780:	ldr	r2, [sp, #52]	; 0x34
   1b784:	ldrb	r2, [r2, r3]
   1b788:	sub	r1, r2, #33	; 0x21
   1b78c:	cmp	r1, #29
   1b790:	ldrls	pc, [pc, r1, lsl #2]
   1b794:	b	1c048 <__snprintf_chk@plt+0xacc0>
   1b798:	andeq	fp, r1, r0, lsl r8
   1b79c:	andeq	ip, r1, r8, asr #32
   1b7a0:	andeq	ip, r1, r8, asr #32
   1b7a4:	andeq	ip, r1, r8, asr #32
   1b7a8:	andeq	ip, r1, r8, asr #32
   1b7ac:	andeq	ip, r1, r8, asr #32
   1b7b0:	andeq	fp, r1, r0, lsl r8
   1b7b4:	andeq	fp, r1, r0, lsl r8
   1b7b8:	andeq	fp, r1, r0, lsl r8
   1b7bc:	andeq	ip, r1, r8, asr #32
   1b7c0:	andeq	ip, r1, r8, asr #32
   1b7c4:	andeq	ip, r1, r8, asr #32
   1b7c8:	andeq	fp, r1, r0, lsl r8
   1b7cc:	andeq	ip, r1, r8, asr #32
   1b7d0:	andeq	fp, r1, r0, lsl r8
   1b7d4:	andeq	ip, r1, r8, asr #32
   1b7d8:	andeq	ip, r1, r8, asr #32
   1b7dc:	andeq	ip, r1, r8, asr #32
   1b7e0:	andeq	ip, r1, r8, asr #32
   1b7e4:	andeq	ip, r1, r8, asr #32
   1b7e8:	andeq	ip, r1, r8, asr #32
   1b7ec:	andeq	ip, r1, r8, asr #32
   1b7f0:	andeq	ip, r1, r8, asr #32
   1b7f4:	andeq	ip, r1, r8, asr #32
   1b7f8:	andeq	ip, r1, r8, asr #32
   1b7fc:	andeq	ip, r1, r8, asr #32
   1b800:	andeq	ip, r1, r8, asr #32
   1b804:	andeq	fp, r1, r0, lsl r8
   1b808:	andeq	fp, r1, r0, lsl r8
   1b80c:	andeq	fp, r1, r0, lsl r8
   1b810:	ldr	r1, [sp, #32]
   1b814:	cmp	r1, #0
   1b818:	bne	1c258 <__snprintf_chk@plt+0xaed0>
   1b81c:	cmp	r7, fp
   1b820:	movhi	r1, #63	; 0x3f
   1b824:	ldrhi	r0, [sp, #36]	; 0x24
   1b828:	strbhi	r1, [r0, fp]
   1b82c:	add	r1, fp, #1
   1b830:	cmp	r7, r1
   1b834:	ldrhi	r0, [sp, #36]	; 0x24
   1b838:	movhi	ip, #34	; 0x22
   1b83c:	strbhi	ip, [r0, r1]
   1b840:	add	r1, fp, #2
   1b844:	cmp	r7, r1
   1b848:	ldrhi	r0, [sp, #36]	; 0x24
   1b84c:	movhi	ip, #34	; 0x22
   1b850:	strbhi	ip, [r0, r1]
   1b854:	add	r1, fp, #3
   1b858:	cmp	r7, r1
   1b85c:	movhi	r0, #63	; 0x3f
   1b860:	ldrhi	ip, [sp, #36]	; 0x24
   1b864:	strbhi	r0, [ip, r1]
   1b868:	add	fp, fp, #4
   1b86c:	ldr	r5, [sp, #32]
   1b870:	mov	r8, r5
   1b874:	mov	r4, r2
   1b878:	mov	r6, r3
   1b87c:	b	1b9d4 <__snprintf_chk@plt+0xa64c>
   1b880:	mov	r3, #102	; 0x66
   1b884:	b	1b93c <__snprintf_chk@plt+0xa5b4>
   1b888:	mov	r3, #118	; 0x76
   1b88c:	b	1b93c <__snprintf_chk@plt+0xa5b4>
   1b890:	cmp	sl, #2
   1b894:	beq	1b900 <__snprintf_chk@plt+0xa578>
   1b898:	ldr	r3, [sp, #48]	; 0x30
   1b89c:	ldr	r2, [sp, #32]
   1b8a0:	and	r3, r3, r2
   1b8a4:	tst	r9, r3
   1b8a8:	moveq	r3, r4
   1b8ac:	beq	1b93c <__snprintf_chk@plt+0xa5b4>
   1b8b0:	mov	r8, #0
   1b8b4:	mov	r5, r8
   1b8b8:	eor	r5, r5, #1
   1b8bc:	ldr	r3, [sp, #44]	; 0x2c
   1b8c0:	and	r5, r5, r3
   1b8c4:	tst	r5, #255	; 0xff
   1b8c8:	beq	1baa8 <__snprintf_chk@plt+0xa720>
   1b8cc:	cmp	r7, fp
   1b8d0:	ldrhi	r3, [sp, #36]	; 0x24
   1b8d4:	movhi	r2, #39	; 0x27
   1b8d8:	strbhi	r2, [r3, fp]
   1b8dc:	add	r3, fp, #1
   1b8e0:	cmp	r7, r3
   1b8e4:	ldrhi	r2, [sp, #36]	; 0x24
   1b8e8:	movhi	r1, #39	; 0x27
   1b8ec:	strbhi	r1, [r2, r3]
   1b8f0:	add	fp, fp, #2
   1b8f4:	mov	r3, #0
   1b8f8:	str	r3, [sp, #44]	; 0x2c
   1b8fc:	b	1baa8 <__snprintf_chk@plt+0xa720>
   1b900:	ldr	r3, [sp, #32]
   1b904:	cmp	r3, #0
   1b908:	bne	1c1a4 <__snprintf_chk@plt+0xae1c>
   1b90c:	mov	r8, r3
   1b910:	mov	r5, r3
   1b914:	b	1b8b8 <__snprintf_chk@plt+0xa530>
   1b918:	mov	r3, #110	; 0x6e
   1b91c:	b	1b924 <__snprintf_chk@plt+0xa59c>
   1b920:	mov	r3, #116	; 0x74
   1b924:	ldr	r2, [sp, #32]
   1b928:	cmp	sl, #2
   1b92c:	movne	r2, #0
   1b930:	andeq	r2, r2, #1
   1b934:	cmp	r2, #0
   1b938:	bne	1b95c <__snprintf_chk@plt+0xa5d4>
   1b93c:	ldr	r2, [sp, #48]	; 0x30
   1b940:	cmp	r2, #0
   1b944:	moveq	r8, r2
   1b948:	moveq	r5, r2
   1b94c:	beq	1b9d4 <__snprintf_chk@plt+0xa64c>
   1b950:	mov	r4, r3
   1b954:	mov	r8, #0
   1b958:	b	1ba2c <__snprintf_chk@plt+0xa6a4>
   1b95c:	mov	r8, sl
   1b960:	mov	sl, r7
   1b964:	b	1c1d0 <__snprintf_chk@plt+0xae48>
   1b968:	mov	r3, #97	; 0x61
   1b96c:	b	1b93c <__snprintf_chk@plt+0xa5b4>
   1b970:	ldr	r3, [sp, #28]
   1b974:	cmn	r3, #1
   1b978:	beq	1b9a4 <__snprintf_chk@plt+0xa61c>
   1b97c:	ldr	r3, [sp, #28]
   1b980:	subs	r3, r3, #1
   1b984:	movne	r3, #1
   1b988:	cmp	r3, #0
   1b98c:	bne	1c054 <__snprintf_chk@plt+0xaccc>
   1b990:	cmp	r6, #0
   1b994:	beq	1b9bc <__snprintf_chk@plt+0xa634>
   1b998:	mov	r8, #0
   1b99c:	mov	r5, r8
   1b9a0:	b	1b9d4 <__snprintf_chk@plt+0xa64c>
   1b9a4:	ldr	r3, [sp, #52]	; 0x34
   1b9a8:	ldrb	r3, [r3, #1]
   1b9ac:	adds	r3, r3, #0
   1b9b0:	movne	r3, #1
   1b9b4:	b	1b988 <__snprintf_chk@plt+0xa600>
   1b9b8:	mov	r8, #0
   1b9bc:	ldr	r5, [sp, #32]
   1b9c0:	cmp	sl, #2
   1b9c4:	movne	r5, #0
   1b9c8:	andeq	r5, r5, #1
   1b9cc:	cmp	r5, #0
   1b9d0:	bne	1bb84 <__snprintf_chk@plt+0xa7fc>
   1b9d4:	ldr	r3, [sp, #68]	; 0x44
   1b9d8:	cmp	sl, #2
   1b9dc:	orreq	r3, r3, #1
   1b9e0:	eor	r3, r3, #1
   1b9e4:	ldr	r2, [sp, #32]
   1b9e8:	orr	r3, r2, r3
   1b9ec:	tst	r3, #255	; 0xff
   1b9f0:	beq	1ba20 <__snprintf_chk@plt+0xa698>
   1b9f4:	ldr	r3, [sp, #160]	; 0xa0
   1b9f8:	cmp	r3, #0
   1b9fc:	beq	1ba20 <__snprintf_chk@plt+0xa698>
   1ba00:	lsr	r2, r4, #5
   1ba04:	uxtb	r2, r2
   1ba08:	and	r3, r4, #31
   1ba0c:	ldr	r1, [sp, #160]	; 0xa0
   1ba10:	ldr	r2, [r1, r2, lsl #2]
   1ba14:	lsr	r3, r2, r3
   1ba18:	tst	r3, #1
   1ba1c:	bne	1ba2c <__snprintf_chk@plt+0xa6a4>
   1ba20:	ldr	r3, [sp, #56]	; 0x38
   1ba24:	cmp	r3, #0
   1ba28:	beq	1b8b8 <__snprintf_chk@plt+0xa530>
   1ba2c:	ldr	r3, [sp, #32]
   1ba30:	cmp	r3, #0
   1ba34:	bne	1c240 <__snprintf_chk@plt+0xaeb8>
   1ba38:	ldr	r3, [sp, #44]	; 0x2c
   1ba3c:	eor	r3, r3, #1
   1ba40:	cmp	sl, #2
   1ba44:	movne	r3, #0
   1ba48:	andeq	r3, r3, #1
   1ba4c:	cmp	r3, #0
   1ba50:	beq	1ba94 <__snprintf_chk@plt+0xa70c>
   1ba54:	cmp	r7, fp
   1ba58:	ldrhi	r2, [sp, #36]	; 0x24
   1ba5c:	movhi	r1, #39	; 0x27
   1ba60:	strbhi	r1, [r2, fp]
   1ba64:	add	r2, fp, #1
   1ba68:	cmp	r7, r2
   1ba6c:	ldrhi	r1, [sp, #36]	; 0x24
   1ba70:	movhi	r0, #36	; 0x24
   1ba74:	strbhi	r0, [r1, r2]
   1ba78:	add	r2, fp, #2
   1ba7c:	cmp	r7, r2
   1ba80:	ldrhi	r1, [sp, #36]	; 0x24
   1ba84:	movhi	r0, #39	; 0x27
   1ba88:	strbhi	r0, [r1, r2]
   1ba8c:	add	fp, fp, #3
   1ba90:	str	r3, [sp, #44]	; 0x2c
   1ba94:	cmp	r7, fp
   1ba98:	ldrhi	r3, [sp, #36]	; 0x24
   1ba9c:	movhi	r2, #92	; 0x5c
   1baa0:	strbhi	r2, [r3, fp]
   1baa4:	add	fp, fp, #1
   1baa8:	cmp	fp, r7
   1baac:	ldrcc	r3, [sp, #36]	; 0x24
   1bab0:	strbcc	r4, [r3, fp]
   1bab4:	add	fp, fp, #1
   1bab8:	ldr	r3, [sp, #40]	; 0x28
   1babc:	cmp	r8, #0
   1bac0:	moveq	r3, #0
   1bac4:	str	r3, [sp, #40]	; 0x28
   1bac8:	add	r6, r6, #1
   1bacc:	ldr	r3, [sp, #28]
   1bad0:	cmn	r3, #1
   1bad4:	beq	1c060 <__snprintf_chk@plt+0xacd8>
   1bad8:	ldr	r3, [sp, #28]
   1badc:	subs	r8, r3, r6
   1bae0:	movne	r8, #1
   1bae4:	cmp	r8, #0
   1bae8:	beq	1c074 <__snprintf_chk@plt+0xacec>
   1baec:	ldr	r5, [sp, #48]	; 0x30
   1baf0:	cmp	sl, #2
   1baf4:	moveq	r5, #0
   1baf8:	andne	r5, r5, #1
   1bafc:	ldr	r3, [sp, #60]	; 0x3c
   1bb00:	adds	r9, r3, #0
   1bb04:	movne	r9, #1
   1bb08:	ands	r2, r5, r9
   1bb0c:	str	r2, [sp, #56]	; 0x38
   1bb10:	beq	1b3d8 <__snprintf_chk@plt+0xa050>
   1bb14:	add	r4, r6, r3
   1bb18:	ldr	r2, [sp, #28]
   1bb1c:	cmp	r3, #1
   1bb20:	movls	r3, #0
   1bb24:	movhi	r3, #1
   1bb28:	cmn	r2, #1
   1bb2c:	movne	r3, #0
   1bb30:	cmp	r3, #0
   1bb34:	beq	1bb44 <__snprintf_chk@plt+0xa7bc>
   1bb38:	ldr	r0, [sp, #52]	; 0x34
   1bb3c:	bl	1122c <strlen@plt>
   1bb40:	str	r0, [sp, #28]
   1bb44:	ldr	r3, [sp, #28]
   1bb48:	cmp	r3, r4
   1bb4c:	bcc	1b3d0 <__snprintf_chk@plt+0xa048>
   1bb50:	ldr	r2, [sp, #60]	; 0x3c
   1bb54:	ldr	r1, [sp, #72]	; 0x48
   1bb58:	ldr	r3, [sp, #52]	; 0x34
   1bb5c:	add	r0, r3, r6
   1bb60:	bl	110dc <memcmp@plt>
   1bb64:	cmp	r0, #0
   1bb68:	bne	1b5f0 <__snprintf_chk@plt+0xa268>
   1bb6c:	ldr	r3, [sp, #32]
   1bb70:	cmp	r3, #0
   1bb74:	beq	1b3d8 <__snprintf_chk@plt+0xa050>
   1bb78:	mov	r8, sl
   1bb7c:	mov	sl, r7
   1bb80:	b	1c1d0 <__snprintf_chk@plt+0xae48>
   1bb84:	mov	r8, sl
   1bb88:	mov	sl, r7
   1bb8c:	b	1c1d0 <__snprintf_chk@plt+0xae48>
   1bb90:	cmp	sl, #2
   1bb94:	strne	r8, [sp, #80]	; 0x50
   1bb98:	movne	r5, #0
   1bb9c:	bne	1b9d4 <__snprintf_chk@plt+0xa64c>
   1bba0:	ldr	r3, [sp, #32]
   1bba4:	cmp	r3, #0
   1bba8:	bne	1c1bc <__snprintf_chk@plt+0xae34>
   1bbac:	ldr	r2, [sp, #76]	; 0x4c
   1bbb0:	adds	r3, r7, #0
   1bbb4:	movne	r3, #1
   1bbb8:	cmp	r2, #0
   1bbbc:	movne	r3, #0
   1bbc0:	cmp	r3, #0
   1bbc4:	movne	r3, #0
   1bbc8:	bne	1bbf8 <__snprintf_chk@plt+0xa870>
   1bbcc:	cmp	r7, fp
   1bbd0:	ldrhi	r3, [sp, #36]	; 0x24
   1bbd4:	movhi	r2, #39	; 0x27
   1bbd8:	strbhi	r2, [r3, fp]
   1bbdc:	add	r3, fp, #1
   1bbe0:	cmp	r7, r3
   1bbe4:	ldrhi	r2, [sp, #36]	; 0x24
   1bbe8:	movhi	r1, #92	; 0x5c
   1bbec:	strbhi	r1, [r2, r3]
   1bbf0:	mov	r3, r7
   1bbf4:	ldr	r7, [sp, #76]	; 0x4c
   1bbf8:	add	r2, fp, #2
   1bbfc:	cmp	r2, r3
   1bc00:	ldrcc	r1, [sp, #36]	; 0x24
   1bc04:	movcc	r0, #39	; 0x27
   1bc08:	strbcc	r0, [r1, r2]
   1bc0c:	add	fp, fp, #3
   1bc10:	ldr	r2, [sp, #32]
   1bc14:	mov	r5, r2
   1bc18:	str	r8, [sp, #80]	; 0x50
   1bc1c:	str	r2, [sp, #44]	; 0x2c
   1bc20:	str	r7, [sp, #76]	; 0x4c
   1bc24:	mov	r7, r3
   1bc28:	b	1b9d4 <__snprintf_chk@plt+0xa64c>
   1bc2c:	ldr	r5, [sp, #84]	; 0x54
   1bc30:	cmp	r5, #1
   1bc34:	beq	1bc64 <__snprintf_chk@plt+0xa8dc>
   1bc38:	mov	r3, #0
   1bc3c:	str	r3, [sp, #104]	; 0x68
   1bc40:	str	r3, [sp, #108]	; 0x6c
   1bc44:	ldr	r3, [sp, #28]
   1bc48:	cmn	r3, #1
   1bc4c:	beq	1bc98 <__snprintf_chk@plt+0xa910>
   1bc50:	mov	r3, #0
   1bc54:	str	r4, [sp, #88]	; 0x58
   1bc58:	str	fp, [sp, #92]	; 0x5c
   1bc5c:	mov	fp, r3
   1bc60:	b	1bdc0 <__snprintf_chk@plt+0xaa38>
   1bc64:	bl	11214 <__ctype_b_loc@plt>
   1bc68:	ldr	r2, [r0]
   1bc6c:	lsl	r3, r4, #1
   1bc70:	ldrh	r8, [r2, r3]
   1bc74:	lsr	r8, r8, #14
   1bc78:	and	r8, r8, #1
   1bc7c:	mov	r2, r5
   1bc80:	eor	r5, r8, #1
   1bc84:	ldr	r3, [sp, #48]	; 0x30
   1bc88:	and	r5, r5, r3
   1bc8c:	ands	r5, r5, #255	; 0xff
   1bc90:	beq	1b9d4 <__snprintf_chk@plt+0xa64c>
   1bc94:	b	1be58 <__snprintf_chk@plt+0xaad0>
   1bc98:	ldr	r0, [sp, #52]	; 0x34
   1bc9c:	bl	1122c <strlen@plt>
   1bca0:	str	r0, [sp, #28]
   1bca4:	b	1bc50 <__snprintf_chk@plt+0xa8c8>
   1bca8:	mov	r2, fp
   1bcac:	mov	r1, r4
   1bcb0:	ldr	r4, [sp, #88]	; 0x58
   1bcb4:	ldr	fp, [sp, #92]	; 0x5c
   1bcb8:	ldr	r0, [sp, #28]
   1bcbc:	cmp	r0, r5
   1bcc0:	bls	1be8c <__snprintf_chk@plt+0xab04>
   1bcc4:	ldrb	r3, [r1]
   1bcc8:	cmp	r3, #0
   1bccc:	beq	1be94 <__snprintf_chk@plt+0xab0c>
   1bcd0:	mov	r3, r1
   1bcd4:	add	r2, r2, #1
   1bcd8:	add	r1, r6, r2
   1bcdc:	cmp	r0, r1
   1bce0:	bls	1be9c <__snprintf_chk@plt+0xab14>
   1bce4:	ldrb	r1, [r3, #1]!
   1bce8:	cmp	r1, #0
   1bcec:	bne	1bcd4 <__snprintf_chk@plt+0xa94c>
   1bcf0:	mov	r8, #0
   1bcf4:	b	1be50 <__snprintf_chk@plt+0xaac8>
   1bcf8:	cmp	r4, r5
   1bcfc:	beq	1bd9c <__snprintf_chk@plt+0xaa14>
   1bd00:	ldrb	r3, [r4, #1]!
   1bd04:	sub	r3, r3, #91	; 0x5b
   1bd08:	cmp	r3, #33	; 0x21
   1bd0c:	ldrls	pc, [pc, r3, lsl #2]
   1bd10:	b	1bcf8 <__snprintf_chk@plt+0xa970>
   1bd14:	andeq	ip, r1, r8, asr #3
   1bd18:	andeq	ip, r1, r8, asr #3
   1bd1c:	strdeq	fp, [r1], -r8
   1bd20:	andeq	ip, r1, r8, asr #3
   1bd24:	strdeq	fp, [r1], -r8
   1bd28:	andeq	ip, r1, r8, asr #3
   1bd2c:	strdeq	fp, [r1], -r8
   1bd30:	strdeq	fp, [r1], -r8
   1bd34:	strdeq	fp, [r1], -r8
   1bd38:	strdeq	fp, [r1], -r8
   1bd3c:	strdeq	fp, [r1], -r8
   1bd40:	strdeq	fp, [r1], -r8
   1bd44:	strdeq	fp, [r1], -r8
   1bd48:	strdeq	fp, [r1], -r8
   1bd4c:	strdeq	fp, [r1], -r8
   1bd50:	strdeq	fp, [r1], -r8
   1bd54:	strdeq	fp, [r1], -r8
   1bd58:	strdeq	fp, [r1], -r8
   1bd5c:	strdeq	fp, [r1], -r8
   1bd60:	strdeq	fp, [r1], -r8
   1bd64:	strdeq	fp, [r1], -r8
   1bd68:	strdeq	fp, [r1], -r8
   1bd6c:	strdeq	fp, [r1], -r8
   1bd70:	strdeq	fp, [r1], -r8
   1bd74:	strdeq	fp, [r1], -r8
   1bd78:	strdeq	fp, [r1], -r8
   1bd7c:	strdeq	fp, [r1], -r8
   1bd80:	strdeq	fp, [r1], -r8
   1bd84:	strdeq	fp, [r1], -r8
   1bd88:	strdeq	fp, [r1], -r8
   1bd8c:	strdeq	fp, [r1], -r8
   1bd90:	strdeq	fp, [r1], -r8
   1bd94:	strdeq	fp, [r1], -r8
   1bd98:	andeq	ip, r1, r8, asr #3
   1bd9c:	ldr	r0, [sp, #100]	; 0x64
   1bda0:	bl	11124 <iswprint@plt>
   1bda4:	cmp	r0, #0
   1bda8:	moveq	r8, #0
   1bdac:	add	fp, fp, r9
   1bdb0:	add	r0, sp, #104	; 0x68
   1bdb4:	bl	110c4 <mbsinit@plt>
   1bdb8:	cmp	r0, #0
   1bdbc:	bne	1be30 <__snprintf_chk@plt+0xaaa8>
   1bdc0:	add	r5, r6, fp
   1bdc4:	ldr	r3, [sp, #52]	; 0x34
   1bdc8:	add	r4, r3, r5
   1bdcc:	add	r3, sp, #104	; 0x68
   1bdd0:	ldr	r2, [sp, #28]
   1bdd4:	sub	r2, r2, r5
   1bdd8:	mov	r1, r4
   1bddc:	add	r0, sp, #100	; 0x64
   1bde0:	bl	1dc84 <__snprintf_chk@plt+0xc8fc>
   1bde4:	subs	r9, r0, #0
   1bde8:	beq	1bea4 <__snprintf_chk@plt+0xab1c>
   1bdec:	cmn	r9, #1
   1bdf0:	beq	1be40 <__snprintf_chk@plt+0xaab8>
   1bdf4:	cmn	r9, #2
   1bdf8:	beq	1bca8 <__snprintf_chk@plt+0xa920>
   1bdfc:	ldr	r3, [sp, #32]
   1be00:	cmp	sl, #2
   1be04:	movne	r3, #0
   1be08:	andeq	r3, r3, #1
   1be0c:	cmp	r3, #0
   1be10:	beq	1bd9c <__snprintf_chk@plt+0xaa14>
   1be14:	cmp	r9, #1
   1be18:	bls	1bd9c <__snprintf_chk@plt+0xaa14>
   1be1c:	sub	r3, r9, #1
   1be20:	add	r5, r3, r5
   1be24:	ldr	r3, [sp, #52]	; 0x34
   1be28:	add	r5, r3, r5
   1be2c:	b	1bd00 <__snprintf_chk@plt+0xa978>
   1be30:	ldr	r4, [sp, #88]	; 0x58
   1be34:	mov	r2, fp
   1be38:	ldr	fp, [sp, #92]	; 0x5c
   1be3c:	b	1be50 <__snprintf_chk@plt+0xaac8>
   1be40:	ldr	r4, [sp, #88]	; 0x58
   1be44:	mov	r2, fp
   1be48:	ldr	fp, [sp, #92]	; 0x5c
   1be4c:	mov	r8, #0
   1be50:	cmp	r2, #1
   1be54:	bls	1bc80 <__snprintf_chk@plt+0xa8f8>
   1be58:	add	r1, r6, r2
   1be5c:	ldr	ip, [sp, #64]	; 0x40
   1be60:	mov	r5, #0
   1be64:	eor	r3, r8, #1
   1be68:	ldr	r2, [sp, #48]	; 0x30
   1be6c:	and	r3, r3, r2
   1be70:	uxtb	r3, r3
   1be74:	ldr	r9, [sp, #32]
   1be78:	ldr	lr, [sp, #44]	; 0x2c
   1be7c:	ldr	r2, [sp, #56]	; 0x38
   1be80:	str	r8, [sp, #56]	; 0x38
   1be84:	ldr	r0, [sp, #36]	; 0x24
   1be88:	b	1bf24 <__snprintf_chk@plt+0xab9c>
   1be8c:	mov	r8, #0
   1be90:	b	1be50 <__snprintf_chk@plt+0xaac8>
   1be94:	mov	r8, #0
   1be98:	b	1be50 <__snprintf_chk@plt+0xaac8>
   1be9c:	mov	r8, #0
   1bea0:	b	1be50 <__snprintf_chk@plt+0xaac8>
   1bea4:	ldr	r4, [sp, #88]	; 0x58
   1bea8:	mov	r2, fp
   1beac:	ldr	fp, [sp, #92]	; 0x5c
   1beb0:	b	1be50 <__snprintf_chk@plt+0xaac8>
   1beb4:	cmp	r2, #0
   1beb8:	beq	1becc <__snprintf_chk@plt+0xab44>
   1bebc:	cmp	r7, fp
   1bec0:	movhi	r2, #92	; 0x5c
   1bec4:	strbhi	r2, [r0, fp]
   1bec8:	add	fp, fp, #1
   1becc:	add	r8, r6, #1
   1bed0:	cmp	r1, r8
   1bed4:	bls	1bfdc <__snprintf_chk@plt+0xac54>
   1bed8:	eor	r2, r5, #1
   1bedc:	and	r2, r2, lr
   1bee0:	ands	r2, r2, #255	; 0xff
   1bee4:	beq	1bff8 <__snprintf_chk@plt+0xac70>
   1bee8:	cmp	r7, fp
   1beec:	movhi	r2, #39	; 0x27
   1bef0:	strbhi	r2, [r0, fp]
   1bef4:	add	r2, fp, #1
   1bef8:	cmp	r7, r2
   1befc:	movhi	lr, #39	; 0x27
   1bf00:	strbhi	lr, [r0, r2]
   1bf04:	add	fp, fp, #2
   1bf08:	mov	r6, r8
   1bf0c:	mov	r2, r3
   1bf10:	mov	lr, r3
   1bf14:	cmp	r7, fp
   1bf18:	strbhi	r4, [r0, fp]
   1bf1c:	add	fp, fp, #1
   1bf20:	ldrb	r4, [ip, #1]!
   1bf24:	cmp	r3, #0
   1bf28:	beq	1beb4 <__snprintf_chk@plt+0xab2c>
   1bf2c:	cmp	r9, #0
   1bf30:	bne	1c234 <__snprintf_chk@plt+0xaeac>
   1bf34:	eor	r5, lr, #1
   1bf38:	cmp	sl, #2
   1bf3c:	movne	r5, #0
   1bf40:	andeq	r5, r5, #1
   1bf44:	cmp	r5, #0
   1bf48:	beq	1bf80 <__snprintf_chk@plt+0xabf8>
   1bf4c:	cmp	r7, fp
   1bf50:	movhi	lr, #39	; 0x27
   1bf54:	strbhi	lr, [r0, fp]
   1bf58:	add	lr, fp, #1
   1bf5c:	cmp	r7, lr
   1bf60:	movhi	r8, #36	; 0x24
   1bf64:	strbhi	r8, [r0, lr]
   1bf68:	add	lr, fp, #2
   1bf6c:	cmp	r7, lr
   1bf70:	movhi	r8, #39	; 0x27
   1bf74:	strbhi	r8, [r0, lr]
   1bf78:	add	fp, fp, #3
   1bf7c:	mov	lr, r5
   1bf80:	cmp	r7, fp
   1bf84:	movhi	r5, #92	; 0x5c
   1bf88:	strbhi	r5, [r0, fp]
   1bf8c:	add	r5, fp, #1
   1bf90:	cmp	r7, r5
   1bf94:	lsrhi	r8, r4, #6
   1bf98:	addhi	r8, r8, #48	; 0x30
   1bf9c:	strbhi	r8, [r0, r5]
   1bfa0:	add	r8, fp, #2
   1bfa4:	cmp	r7, r8
   1bfa8:	lsrhi	r5, r4, #3
   1bfac:	andhi	r5, r5, #7
   1bfb0:	addhi	r5, r5, #48	; 0x30
   1bfb4:	strbhi	r5, [r0, r8]
   1bfb8:	add	fp, fp, #3
   1bfbc:	and	r4, r4, #7
   1bfc0:	add	r4, r4, #48	; 0x30
   1bfc4:	add	r5, r6, #1
   1bfc8:	cmp	r1, r5
   1bfcc:	bls	1bfe8 <__snprintf_chk@plt+0xac60>
   1bfd0:	mov	r6, r5
   1bfd4:	mov	r5, r3
   1bfd8:	b	1bf14 <__snprintf_chk@plt+0xab8c>
   1bfdc:	str	lr, [sp, #44]	; 0x2c
   1bfe0:	ldr	r8, [sp, #56]	; 0x38
   1bfe4:	b	1b8b8 <__snprintf_chk@plt+0xa530>
   1bfe8:	str	lr, [sp, #44]	; 0x2c
   1bfec:	ldr	r8, [sp, #56]	; 0x38
   1bff0:	mov	r5, r3
   1bff4:	b	1b8b8 <__snprintf_chk@plt+0xa530>
   1bff8:	mov	r6, r8
   1bffc:	b	1bf14 <__snprintf_chk@plt+0xab8c>
   1c000:	mov	r5, #0
   1c004:	b	1b9d4 <__snprintf_chk@plt+0xa64c>
   1c008:	mov	r8, r5
   1c00c:	ldr	r5, [sp, #48]	; 0x30
   1c010:	mov	r4, #48	; 0x30
   1c014:	b	1b9d4 <__snprintf_chk@plt+0xa64c>
   1c018:	ldr	r8, [sp, #32]
   1c01c:	mov	r4, #48	; 0x30
   1c020:	b	1b9d4 <__snprintf_chk@plt+0xa64c>
   1c024:	ldr	r8, [sp, #32]
   1c028:	mov	r4, #48	; 0x30
   1c02c:	b	1b9d4 <__snprintf_chk@plt+0xa64c>
   1c030:	mov	r8, #0
   1c034:	mov	r5, r8
   1c038:	b	1b9d4 <__snprintf_chk@plt+0xa64c>
   1c03c:	mov	r8, #0
   1c040:	mov	r5, r8
   1c044:	b	1b9d4 <__snprintf_chk@plt+0xa64c>
   1c048:	mov	r8, #0
   1c04c:	mov	r5, r8
   1c050:	b	1b9d4 <__snprintf_chk@plt+0xa64c>
   1c054:	mov	r8, #0
   1c058:	mov	r5, r8
   1c05c:	b	1b9d4 <__snprintf_chk@plt+0xa64c>
   1c060:	ldr	r3, [sp, #52]	; 0x34
   1c064:	ldrb	r8, [r3, r6]
   1c068:	adds	r8, r8, #0
   1c06c:	movne	r8, #1
   1c070:	b	1bae4 <__snprintf_chk@plt+0xa75c>
   1c074:	cmp	sl, #2
   1c078:	movne	r3, #0
   1c07c:	moveq	r3, #1
   1c080:	ldr	r1, [sp, #32]
   1c084:	mov	r2, r1
   1c088:	and	r2, r2, r3
   1c08c:	cmp	fp, #0
   1c090:	movne	r2, #0
   1c094:	andeq	r2, r2, #1
   1c098:	cmp	r2, #0
   1c09c:	bne	1c24c <__snprintf_chk@plt+0xaec4>
   1c0a0:	eor	r2, r1, #1
   1c0a4:	and	r3, r3, r2
   1c0a8:	ldr	r1, [sp, #80]	; 0x50
   1c0ac:	tst	r1, r3
   1c0b0:	beq	1c128 <__snprintf_chk@plt+0xada0>
   1c0b4:	ldr	r3, [sp, #40]	; 0x28
   1c0b8:	cmp	r3, #0
   1c0bc:	bne	1c0e4 <__snprintf_chk@plt+0xad5c>
   1c0c0:	ldr	r1, [sp, #76]	; 0x4c
   1c0c4:	clz	r3, r7
   1c0c8:	lsr	r3, r3, #5
   1c0cc:	cmp	r1, #0
   1c0d0:	moveq	r3, #0
   1c0d4:	cmp	r3, #0
   1c0d8:	beq	1c128 <__snprintf_chk@plt+0xada0>
   1c0dc:	ldr	r7, [sp, #76]	; 0x4c
   1c0e0:	b	1b178 <__snprintf_chk@plt+0x9df0>
   1c0e4:	ldr	r3, [sp, #168]	; 0xa8
   1c0e8:	str	r3, [sp, #16]
   1c0ec:	ldr	r3, [sp, #164]	; 0xa4
   1c0f0:	str	r3, [sp, #12]
   1c0f4:	ldr	r3, [sp, #160]	; 0xa0
   1c0f8:	str	r3, [sp, #8]
   1c0fc:	ldr	r3, [sp, #156]	; 0x9c
   1c100:	str	r3, [sp, #4]
   1c104:	mov	r3, #5
   1c108:	str	r3, [sp]
   1c10c:	ldr	r3, [sp, #28]
   1c110:	ldr	r2, [sp, #52]	; 0x34
   1c114:	ldr	r1, [sp, #76]	; 0x4c
   1c118:	ldr	r0, [sp, #36]	; 0x24
   1c11c:	bl	1b118 <__snprintf_chk@plt+0x9d90>
   1c120:	mov	fp, r0
   1c124:	b	1c228 <__snprintf_chk@plt+0xaea0>
   1c128:	mov	sl, r7
   1c12c:	ldr	r3, [sp, #72]	; 0x48
   1c130:	cmp	r3, #0
   1c134:	moveq	r2, #0
   1c138:	andne	r2, r2, #1
   1c13c:	cmp	r2, #0
   1c140:	beq	1c170 <__snprintf_chk@plt+0xade8>
   1c144:	mov	r2, r3
   1c148:	ldrb	r3, [r3]
   1c14c:	cmp	r3, #0
   1c150:	beq	1c170 <__snprintf_chk@plt+0xade8>
   1c154:	ldr	r1, [sp, #36]	; 0x24
   1c158:	cmp	sl, fp
   1c15c:	strbhi	r3, [r1, fp]
   1c160:	add	fp, fp, #1
   1c164:	ldrb	r3, [r2, #1]!
   1c168:	cmp	r3, #0
   1c16c:	bne	1c158 <__snprintf_chk@plt+0xadd0>
   1c170:	cmp	sl, fp
   1c174:	movhi	r3, #0
   1c178:	ldrhi	r2, [sp, #36]	; 0x24
   1c17c:	strbhi	r3, [r2, fp]
   1c180:	b	1c228 <__snprintf_chk@plt+0xaea0>
   1c184:	mov	r8, sl
   1c188:	mov	sl, r7
   1c18c:	ldr	r3, [sp, #32]
   1c190:	str	r3, [sp, #48]	; 0x30
   1c194:	b	1c1d0 <__snprintf_chk@plt+0xae48>
   1c198:	mov	r8, sl
   1c19c:	mov	sl, r7
   1c1a0:	b	1c1d0 <__snprintf_chk@plt+0xae48>
   1c1a4:	mov	r8, sl
   1c1a8:	mov	sl, r7
   1c1ac:	b	1c1d0 <__snprintf_chk@plt+0xae48>
   1c1b0:	strdeq	r3, [r2], -r0
   1c1b4:	andeq	r3, r2, r0, lsl #8
   1c1b8:	strdeq	r3, [r2], -r4
   1c1bc:	mov	r8, sl
   1c1c0:	mov	sl, r7
   1c1c4:	b	1c1d0 <__snprintf_chk@plt+0xae48>
   1c1c8:	mov	r8, sl
   1c1cc:	mov	sl, r7
   1c1d0:	ldr	r3, [sp, #48]	; 0x30
   1c1d4:	cmp	r8, #2
   1c1d8:	movne	r3, #0
   1c1dc:	andeq	r3, r3, #1
   1c1e0:	cmp	r3, #0
   1c1e4:	movne	r8, #4
   1c1e8:	ldr	r3, [sp, #168]	; 0xa8
   1c1ec:	str	r3, [sp, #16]
   1c1f0:	ldr	r3, [sp, #164]	; 0xa4
   1c1f4:	str	r3, [sp, #12]
   1c1f8:	mov	r3, #0
   1c1fc:	str	r3, [sp, #8]
   1c200:	ldr	r3, [sp, #156]	; 0x9c
   1c204:	bic	r3, r3, #2
   1c208:	str	r3, [sp, #4]
   1c20c:	str	r8, [sp]
   1c210:	ldr	r3, [sp, #28]
   1c214:	ldr	r2, [sp, #52]	; 0x34
   1c218:	mov	r1, sl
   1c21c:	ldr	r0, [sp, #36]	; 0x24
   1c220:	bl	1b118 <__snprintf_chk@plt+0x9d90>
   1c224:	mov	fp, r0
   1c228:	mov	r0, fp
   1c22c:	add	sp, sp, #116	; 0x74
   1c230:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c234:	mov	r8, sl
   1c238:	mov	sl, r7
   1c23c:	b	1c1d0 <__snprintf_chk@plt+0xae48>
   1c240:	mov	r8, sl
   1c244:	mov	sl, r7
   1c248:	b	1c1d0 <__snprintf_chk@plt+0xae48>
   1c24c:	mov	r8, sl
   1c250:	mov	sl, r7
   1c254:	b	1c1d0 <__snprintf_chk@plt+0xae48>
   1c258:	mov	r8, sl
   1c25c:	mov	sl, r7
   1c260:	b	1c1e8 <__snprintf_chk@plt+0xae60>
   1c264:	mov	r3, #1
   1c268:	str	r3, [sp, #32]
   1c26c:	str	r3, [sp, #48]	; 0x30
   1c270:	str	r3, [sp, #60]	; 0x3c
   1c274:	ldr	r3, [pc, #-196]	; 1c1b8 <__snprintf_chk@plt+0xae30>
   1c278:	str	r3, [sp, #72]	; 0x48
   1c27c:	mov	fp, #0
   1c280:	mov	sl, #5
   1c284:	b	1b1d4 <__snprintf_chk@plt+0x9e4c>
   1c288:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c28c:	sub	sp, sp, #52	; 0x34
   1c290:	mov	r5, r0
   1c294:	str	r1, [sp, #24]
   1c298:	str	r2, [sp, #28]
   1c29c:	mov	r4, r3
   1c2a0:	bl	11250 <__errno_location@plt>
   1c2a4:	str	r0, [sp, #32]
   1c2a8:	ldr	r3, [r0]
   1c2ac:	str	r3, [sp, #36]	; 0x24
   1c2b0:	ldr	r3, [pc, #396]	; 1c444 <__snprintf_chk@plt+0xb0bc>
   1c2b4:	ldr	r6, [r3]
   1c2b8:	cmn	r5, #-2147483647	; 0x80000001
   1c2bc:	movne	r3, #0
   1c2c0:	moveq	r3, #1
   1c2c4:	orrs	r3, r3, r5, lsr #31
   1c2c8:	bne	1c408 <__snprintf_chk@plt+0xb080>
   1c2cc:	ldr	r3, [pc, #368]	; 1c444 <__snprintf_chk@plt+0xb0bc>
   1c2d0:	ldr	r2, [r3, #4]
   1c2d4:	cmp	r5, r2
   1c2d8:	blt	1c340 <__snprintf_chk@plt+0xafb8>
   1c2dc:	str	r2, [sp, #44]	; 0x2c
   1c2e0:	add	r3, r3, #8
   1c2e4:	cmp	r6, r3
   1c2e8:	beq	1c40c <__snprintf_chk@plt+0xb084>
   1c2ec:	sub	r2, r5, r2
   1c2f0:	mov	r3, #8
   1c2f4:	str	r3, [sp]
   1c2f8:	mvn	r3, #-2147483648	; 0x80000000
   1c2fc:	add	r2, r2, #1
   1c300:	add	r1, sp, #44	; 0x2c
   1c304:	mov	r0, r6
   1c308:	bl	1d6d0 <__snprintf_chk@plt+0xc348>
   1c30c:	mov	r6, r0
   1c310:	ldr	r3, [pc, #300]	; 1c444 <__snprintf_chk@plt+0xb0bc>
   1c314:	str	r0, [r3]
   1c318:	ldr	r7, [pc, #292]	; 1c444 <__snprintf_chk@plt+0xb0bc>
   1c31c:	ldr	r0, [r7, #4]
   1c320:	ldr	r2, [sp, #44]	; 0x2c
   1c324:	sub	r2, r2, r0
   1c328:	lsl	r2, r2, #3
   1c32c:	mov	r1, #0
   1c330:	add	r0, r6, r0, lsl #3
   1c334:	bl	1128c <memset@plt>
   1c338:	ldr	r3, [sp, #44]	; 0x2c
   1c33c:	str	r3, [r7, #4]
   1c340:	add	fp, r6, r5, lsl #3
   1c344:	ldr	r8, [r6, r5, lsl #3]
   1c348:	ldr	r7, [fp, #4]
   1c34c:	ldr	r9, [r4, #4]
   1c350:	orr	r9, r9, #1
   1c354:	add	sl, r4, #8
   1c358:	ldr	r3, [r4, #44]	; 0x2c
   1c35c:	str	r3, [sp, #16]
   1c360:	ldr	r3, [r4, #40]	; 0x28
   1c364:	str	r3, [sp, #12]
   1c368:	str	sl, [sp, #8]
   1c36c:	str	r9, [sp, #4]
   1c370:	ldr	r3, [r4]
   1c374:	str	r3, [sp]
   1c378:	ldr	r3, [sp, #28]
   1c37c:	ldr	r2, [sp, #24]
   1c380:	mov	r1, r8
   1c384:	mov	r0, r7
   1c388:	bl	1b118 <__snprintf_chk@plt+0x9d90>
   1c38c:	cmp	r8, r0
   1c390:	bhi	1c3f0 <__snprintf_chk@plt+0xb068>
   1c394:	add	r8, r0, #1
   1c398:	str	r8, [r6, r5, lsl #3]
   1c39c:	ldr	r3, [pc, #164]	; 1c448 <__snprintf_chk@plt+0xb0c0>
   1c3a0:	cmp	r7, r3
   1c3a4:	beq	1c3b0 <__snprintf_chk@plt+0xb028>
   1c3a8:	mov	r0, r7
   1c3ac:	bl	14674 <__snprintf_chk@plt+0x32ec>
   1c3b0:	mov	r0, r8
   1c3b4:	bl	1d54c <__snprintf_chk@plt+0xc1c4>
   1c3b8:	mov	r7, r0
   1c3bc:	str	r0, [fp, #4]
   1c3c0:	ldr	r3, [r4, #44]	; 0x2c
   1c3c4:	str	r3, [sp, #16]
   1c3c8:	ldr	r3, [r4, #40]	; 0x28
   1c3cc:	str	r3, [sp, #12]
   1c3d0:	str	sl, [sp, #8]
   1c3d4:	str	r9, [sp, #4]
   1c3d8:	ldr	r3, [r4]
   1c3dc:	str	r3, [sp]
   1c3e0:	ldr	r3, [sp, #28]
   1c3e4:	ldr	r2, [sp, #24]
   1c3e8:	mov	r1, r8
   1c3ec:	bl	1b118 <__snprintf_chk@plt+0x9d90>
   1c3f0:	ldr	r3, [sp, #32]
   1c3f4:	ldr	r2, [sp, #36]	; 0x24
   1c3f8:	str	r2, [r3]
   1c3fc:	mov	r0, r7
   1c400:	add	sp, sp, #52	; 0x34
   1c404:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c408:	bl	1137c <abort@plt>
   1c40c:	sub	r2, r5, r2
   1c410:	mov	r3, #8
   1c414:	str	r3, [sp]
   1c418:	mvn	r3, #-2147483648	; 0x80000000
   1c41c:	add	r2, r2, #1
   1c420:	add	r1, sp, #44	; 0x2c
   1c424:	mov	r0, #0
   1c428:	bl	1d6d0 <__snprintf_chk@plt+0xc348>
   1c42c:	mov	r6, r0
   1c430:	ldr	r3, [pc, #12]	; 1c444 <__snprintf_chk@plt+0xb0bc>
   1c434:	str	r0, [r3], #8
   1c438:	ldm	r3, {r0, r1}
   1c43c:	stm	r6, {r0, r1}
   1c440:	b	1c318 <__snprintf_chk@plt+0xaf90>
   1c444:	andeq	r4, r3, r4, asr #2
   1c448:	andeq	r4, r3, r0, asr #3
   1c44c:	push	{r4, r5, r6, lr}
   1c450:	mov	r4, r0
   1c454:	bl	11250 <__errno_location@plt>
   1c458:	mov	r5, r0
   1c45c:	ldr	r6, [r0]
   1c460:	cmp	r4, #0
   1c464:	ldr	r3, [pc, #20]	; 1c480 <__snprintf_chk@plt+0xb0f8>
   1c468:	moveq	r4, r3
   1c46c:	mov	r1, #48	; 0x30
   1c470:	mov	r0, r4
   1c474:	bl	1da38 <__snprintf_chk@plt+0xc6b0>
   1c478:	str	r6, [r5]
   1c47c:	pop	{r4, r5, r6, pc}
   1c480:	andeq	r4, r3, r0, asr #5
   1c484:	subs	r3, r0, #0
   1c488:	ldr	r2, [pc, #8]	; 1c498 <__snprintf_chk@plt+0xb110>
   1c48c:	moveq	r3, r2
   1c490:	ldr	r0, [r3]
   1c494:	bx	lr
   1c498:	andeq	r4, r3, r0, asr #5
   1c49c:	subs	r3, r0, #0
   1c4a0:	ldr	r2, [pc, #8]	; 1c4b0 <__snprintf_chk@plt+0xb128>
   1c4a4:	moveq	r3, r2
   1c4a8:	str	r1, [r3]
   1c4ac:	bx	lr
   1c4b0:	andeq	r4, r3, r0, asr #5
   1c4b4:	push	{lr}		; (str lr, [sp, #-4]!)
   1c4b8:	subs	r3, r0, #0
   1c4bc:	ldr	r0, [pc, #44]	; 1c4f0 <__snprintf_chk@plt+0xb168>
   1c4c0:	moveq	r3, r0
   1c4c4:	add	r3, r3, #8
   1c4c8:	lsr	lr, r1, #5
   1c4cc:	and	r1, r1, #31
   1c4d0:	ldr	ip, [r3, lr, lsl #2]
   1c4d4:	lsr	r0, ip, r1
   1c4d8:	eor	r2, r2, r0
   1c4dc:	and	r2, r2, #1
   1c4e0:	eor	r1, ip, r2, lsl r1
   1c4e4:	str	r1, [r3, lr, lsl #2]
   1c4e8:	and	r0, r0, #1
   1c4ec:	pop	{pc}		; (ldr pc, [sp], #4)
   1c4f0:	andeq	r4, r3, r0, asr #5
   1c4f4:	subs	r3, r0, #0
   1c4f8:	ldr	r2, [pc, #12]	; 1c50c <__snprintf_chk@plt+0xb184>
   1c4fc:	moveq	r3, r2
   1c500:	ldr	r0, [r3, #4]
   1c504:	str	r1, [r3, #4]
   1c508:	bx	lr
   1c50c:	andeq	r4, r3, r0, asr #5
   1c510:	subs	r3, r0, #0
   1c514:	ldr	r0, [pc, #40]	; 1c544 <__snprintf_chk@plt+0xb1bc>
   1c518:	moveq	r3, r0
   1c51c:	mov	r0, #10
   1c520:	str	r0, [r3]
   1c524:	cmp	r2, #0
   1c528:	cmpne	r1, #0
   1c52c:	beq	1c53c <__snprintf_chk@plt+0xb1b4>
   1c530:	str	r1, [r3, #40]	; 0x28
   1c534:	str	r2, [r3, #44]	; 0x2c
   1c538:	bx	lr
   1c53c:	push	{r4, lr}
   1c540:	bl	1137c <abort@plt>
   1c544:	andeq	r4, r3, r0, asr #5
   1c548:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1c54c:	sub	sp, sp, #24
   1c550:	mov	r7, r0
   1c554:	mov	r8, r1
   1c558:	mov	r9, r2
   1c55c:	mov	sl, r3
   1c560:	ldr	r4, [sp, #56]	; 0x38
   1c564:	cmp	r4, #0
   1c568:	ldr	r3, [pc, #84]	; 1c5c4 <__snprintf_chk@plt+0xb23c>
   1c56c:	moveq	r4, r3
   1c570:	bl	11250 <__errno_location@plt>
   1c574:	mov	r5, r0
   1c578:	ldr	r6, [r0]
   1c57c:	ldr	r3, [r4, #44]	; 0x2c
   1c580:	str	r3, [sp, #16]
   1c584:	ldr	r3, [r4, #40]	; 0x28
   1c588:	str	r3, [sp, #12]
   1c58c:	add	r3, r4, #8
   1c590:	str	r3, [sp, #8]
   1c594:	ldr	r3, [r4, #4]
   1c598:	str	r3, [sp, #4]
   1c59c:	ldr	r3, [r4]
   1c5a0:	str	r3, [sp]
   1c5a4:	mov	r3, sl
   1c5a8:	mov	r2, r9
   1c5ac:	mov	r1, r8
   1c5b0:	mov	r0, r7
   1c5b4:	bl	1b118 <__snprintf_chk@plt+0x9d90>
   1c5b8:	str	r6, [r5]
   1c5bc:	add	sp, sp, #24
   1c5c0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c5c4:	andeq	r4, r3, r0, asr #5
   1c5c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c5cc:	sub	sp, sp, #44	; 0x2c
   1c5d0:	str	r0, [sp, #28]
   1c5d4:	str	r1, [sp, #32]
   1c5d8:	mov	r6, r2
   1c5dc:	subs	r4, r3, #0
   1c5e0:	ldr	r3, [pc, #172]	; 1c694 <__snprintf_chk@plt+0xb30c>
   1c5e4:	moveq	r4, r3
   1c5e8:	bl	11250 <__errno_location@plt>
   1c5ec:	mov	r7, r0
   1c5f0:	ldr	fp, [r0]
   1c5f4:	ldr	r5, [r4, #4]
   1c5f8:	cmp	r6, #0
   1c5fc:	orreq	r5, r5, #1
   1c600:	add	r9, r4, #8
   1c604:	ldr	r3, [r4, #44]	; 0x2c
   1c608:	str	r3, [sp, #16]
   1c60c:	ldr	r3, [r4, #40]	; 0x28
   1c610:	str	r3, [sp, #12]
   1c614:	str	r9, [sp, #8]
   1c618:	str	r5, [sp, #4]
   1c61c:	ldr	r3, [r4]
   1c620:	str	r3, [sp]
   1c624:	ldr	r3, [sp, #32]
   1c628:	ldr	r2, [sp, #28]
   1c62c:	mov	r1, #0
   1c630:	mov	r0, r1
   1c634:	bl	1b118 <__snprintf_chk@plt+0x9d90>
   1c638:	mov	sl, r0
   1c63c:	add	r8, r0, #1
   1c640:	mov	r0, r8
   1c644:	bl	1d54c <__snprintf_chk@plt+0xc1c4>
   1c648:	str	r0, [sp, #36]	; 0x24
   1c64c:	ldr	r3, [r4, #44]	; 0x2c
   1c650:	str	r3, [sp, #16]
   1c654:	ldr	r3, [r4, #40]	; 0x28
   1c658:	str	r3, [sp, #12]
   1c65c:	str	r9, [sp, #8]
   1c660:	str	r5, [sp, #4]
   1c664:	ldr	r3, [r4]
   1c668:	str	r3, [sp]
   1c66c:	ldr	r3, [sp, #32]
   1c670:	ldr	r2, [sp, #28]
   1c674:	mov	r1, r8
   1c678:	bl	1b118 <__snprintf_chk@plt+0x9d90>
   1c67c:	str	fp, [r7]
   1c680:	cmp	r6, #0
   1c684:	strne	sl, [r6]
   1c688:	ldr	r0, [sp, #36]	; 0x24
   1c68c:	add	sp, sp, #44	; 0x2c
   1c690:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c694:	andeq	r4, r3, r0, asr #5
   1c698:	push	{r4, lr}
   1c69c:	mov	r3, r2
   1c6a0:	mov	r2, #0
   1c6a4:	bl	1c5c8 <__snprintf_chk@plt+0xb240>
   1c6a8:	pop	{r4, pc}
   1c6ac:	push	{r4, r5, r6, r7, r8, lr}
   1c6b0:	ldr	r3, [pc, #140]	; 1c744 <__snprintf_chk@plt+0xb3bc>
   1c6b4:	ldr	r7, [r3]
   1c6b8:	ldr	r3, [r3, #4]
   1c6bc:	cmp	r3, #1
   1c6c0:	ble	1c6ec <__snprintf_chk@plt+0xb364>
   1c6c4:	mov	r5, r7
   1c6c8:	mov	r4, #1
   1c6cc:	ldr	r6, [pc, #112]	; 1c744 <__snprintf_chk@plt+0xb3bc>
   1c6d0:	ldr	r0, [r5, #12]
   1c6d4:	bl	14674 <__snprintf_chk@plt+0x32ec>
   1c6d8:	add	r4, r4, #1
   1c6dc:	add	r5, r5, #8
   1c6e0:	ldr	r3, [r6, #4]
   1c6e4:	cmp	r3, r4
   1c6e8:	bgt	1c6d0 <__snprintf_chk@plt+0xb348>
   1c6ec:	ldr	r0, [r7, #4]
   1c6f0:	ldr	r3, [pc, #80]	; 1c748 <__snprintf_chk@plt+0xb3c0>
   1c6f4:	cmp	r0, r3
   1c6f8:	beq	1c714 <__snprintf_chk@plt+0xb38c>
   1c6fc:	bl	14674 <__snprintf_chk@plt+0x32ec>
   1c700:	ldr	r3, [pc, #60]	; 1c744 <__snprintf_chk@plt+0xb3bc>
   1c704:	mov	r2, #256	; 0x100
   1c708:	str	r2, [r3, #8]
   1c70c:	ldr	r2, [pc, #52]	; 1c748 <__snprintf_chk@plt+0xb3c0>
   1c710:	str	r2, [r3, #12]
   1c714:	ldr	r3, [pc, #48]	; 1c74c <__snprintf_chk@plt+0xb3c4>
   1c718:	cmp	r7, r3
   1c71c:	beq	1c734 <__snprintf_chk@plt+0xb3ac>
   1c720:	mov	r0, r7
   1c724:	bl	14674 <__snprintf_chk@plt+0x32ec>
   1c728:	ldr	r3, [pc, #20]	; 1c744 <__snprintf_chk@plt+0xb3bc>
   1c72c:	add	r2, r3, #8
   1c730:	str	r2, [r3]
   1c734:	mov	r2, #1
   1c738:	ldr	r3, [pc, #4]	; 1c744 <__snprintf_chk@plt+0xb3bc>
   1c73c:	str	r2, [r3, #4]
   1c740:	pop	{r4, r5, r6, r7, r8, pc}
   1c744:	andeq	r4, r3, r4, asr #2
   1c748:	andeq	r4, r3, r0, asr #3
   1c74c:	andeq	r4, r3, ip, asr #2
   1c750:	push	{r4, lr}
   1c754:	ldr	r3, [pc, #8]	; 1c764 <__snprintf_chk@plt+0xb3dc>
   1c758:	mvn	r2, #0
   1c75c:	bl	1c288 <__snprintf_chk@plt+0xaf00>
   1c760:	pop	{r4, pc}
   1c764:	andeq	r4, r3, r0, asr #5
   1c768:	push	{r4, lr}
   1c76c:	ldr	r3, [pc, #4]	; 1c778 <__snprintf_chk@plt+0xb3f0>
   1c770:	bl	1c288 <__snprintf_chk@plt+0xaf00>
   1c774:	pop	{r4, pc}
   1c778:	andeq	r4, r3, r0, asr #5
   1c77c:	push	{r4, lr}
   1c780:	mov	r1, r0
   1c784:	mov	r0, #0
   1c788:	bl	1c750 <__snprintf_chk@plt+0xb3c8>
   1c78c:	pop	{r4, pc}
   1c790:	push	{r4, lr}
   1c794:	mov	r2, r1
   1c798:	mov	r1, r0
   1c79c:	mov	r0, #0
   1c7a0:	bl	1c768 <__snprintf_chk@plt+0xb3e0>
   1c7a4:	pop	{r4, pc}
   1c7a8:	push	{r4, r5, lr}
   1c7ac:	sub	sp, sp, #52	; 0x34
   1c7b0:	mov	r4, r0
   1c7b4:	mov	r5, r2
   1c7b8:	mov	r0, sp
   1c7bc:	bl	1afb0 <__snprintf_chk@plt+0x9c28>
   1c7c0:	mov	r3, sp
   1c7c4:	mvn	r2, #0
   1c7c8:	mov	r1, r5
   1c7cc:	mov	r0, r4
   1c7d0:	bl	1c288 <__snprintf_chk@plt+0xaf00>
   1c7d4:	add	sp, sp, #52	; 0x34
   1c7d8:	pop	{r4, r5, pc}
   1c7dc:	push	{r4, r5, r6, lr}
   1c7e0:	sub	sp, sp, #48	; 0x30
   1c7e4:	mov	r4, r0
   1c7e8:	mov	r5, r2
   1c7ec:	mov	r6, r3
   1c7f0:	mov	r0, sp
   1c7f4:	bl	1afb0 <__snprintf_chk@plt+0x9c28>
   1c7f8:	mov	r3, sp
   1c7fc:	mov	r2, r6
   1c800:	mov	r1, r5
   1c804:	mov	r0, r4
   1c808:	bl	1c288 <__snprintf_chk@plt+0xaf00>
   1c80c:	add	sp, sp, #48	; 0x30
   1c810:	pop	{r4, r5, r6, pc}
   1c814:	push	{r4, lr}
   1c818:	mov	r2, r1
   1c81c:	mov	r1, r0
   1c820:	mov	r0, #0
   1c824:	bl	1c7a8 <__snprintf_chk@plt+0xb420>
   1c828:	pop	{r4, pc}
   1c82c:	push	{r4, lr}
   1c830:	mov	r3, r2
   1c834:	mov	r2, r1
   1c838:	mov	r1, r0
   1c83c:	mov	r0, #0
   1c840:	bl	1c7dc <__snprintf_chk@plt+0xb454>
   1c844:	pop	{r4, pc}
   1c848:	push	{r4, r5, r6, lr}
   1c84c:	sub	sp, sp, #48	; 0x30
   1c850:	mov	r4, r0
   1c854:	mov	r5, r1
   1c858:	mov	r6, r2
   1c85c:	mov	ip, sp
   1c860:	ldr	lr, [pc, #64]	; 1c8a8 <__snprintf_chk@plt+0xb520>
   1c864:	ldm	lr!, {r0, r1, r2, r3}
   1c868:	stmia	ip!, {r0, r1, r2, r3}
   1c86c:	ldm	lr!, {r0, r1, r2, r3}
   1c870:	stmia	ip!, {r0, r1, r2, r3}
   1c874:	ldm	lr, {r0, r1, r2, r3}
   1c878:	stm	ip, {r0, r1, r2, r3}
   1c87c:	mov	r2, #1
   1c880:	mov	r1, r6
   1c884:	mov	r0, sp
   1c888:	bl	1c4b4 <__snprintf_chk@plt+0xb12c>
   1c88c:	mov	r3, sp
   1c890:	mov	r2, r5
   1c894:	mov	r1, r4
   1c898:	mov	r0, #0
   1c89c:	bl	1c288 <__snprintf_chk@plt+0xaf00>
   1c8a0:	add	sp, sp, #48	; 0x30
   1c8a4:	pop	{r4, r5, r6, pc}
   1c8a8:	andeq	r4, r3, r0, asr #5
   1c8ac:	push	{r4, lr}
   1c8b0:	mov	r2, r1
   1c8b4:	mvn	r1, #0
   1c8b8:	bl	1c848 <__snprintf_chk@plt+0xb4c0>
   1c8bc:	pop	{r4, pc}
   1c8c0:	push	{r4, lr}
   1c8c4:	mov	r1, #58	; 0x3a
   1c8c8:	bl	1c8ac <__snprintf_chk@plt+0xb524>
   1c8cc:	pop	{r4, pc}
   1c8d0:	push	{r4, lr}
   1c8d4:	mov	r2, #58	; 0x3a
   1c8d8:	bl	1c848 <__snprintf_chk@plt+0xb4c0>
   1c8dc:	pop	{r4, pc}
   1c8e0:	push	{r4, r5, lr}
   1c8e4:	sub	sp, sp, #100	; 0x64
   1c8e8:	mov	r4, r0
   1c8ec:	mov	r5, r2
   1c8f0:	mov	r0, sp
   1c8f4:	bl	1afb0 <__snprintf_chk@plt+0x9c28>
   1c8f8:	add	lr, sp, #48	; 0x30
   1c8fc:	mov	ip, sp
   1c900:	ldm	ip!, {r0, r1, r2, r3}
   1c904:	stmia	lr!, {r0, r1, r2, r3}
   1c908:	ldm	ip!, {r0, r1, r2, r3}
   1c90c:	stmia	lr!, {r0, r1, r2, r3}
   1c910:	ldm	ip, {r0, r1, r2, r3}
   1c914:	stm	lr, {r0, r1, r2, r3}
   1c918:	mov	r2, #1
   1c91c:	mov	r1, #58	; 0x3a
   1c920:	add	r0, sp, #48	; 0x30
   1c924:	bl	1c4b4 <__snprintf_chk@plt+0xb12c>
   1c928:	add	r3, sp, #48	; 0x30
   1c92c:	mvn	r2, #0
   1c930:	mov	r1, r5
   1c934:	mov	r0, r4
   1c938:	bl	1c288 <__snprintf_chk@plt+0xaf00>
   1c93c:	add	sp, sp, #100	; 0x64
   1c940:	pop	{r4, r5, pc}
   1c944:	push	{r4, r5, r6, r7, lr}
   1c948:	sub	sp, sp, #52	; 0x34
   1c94c:	mov	r4, r0
   1c950:	mov	r6, r1
   1c954:	mov	r7, r2
   1c958:	mov	r5, r3
   1c95c:	mov	ip, sp
   1c960:	ldr	lr, [pc, #64]	; 1c9a8 <__snprintf_chk@plt+0xb620>
   1c964:	ldm	lr!, {r0, r1, r2, r3}
   1c968:	stmia	ip!, {r0, r1, r2, r3}
   1c96c:	ldm	lr!, {r0, r1, r2, r3}
   1c970:	stmia	ip!, {r0, r1, r2, r3}
   1c974:	ldm	lr, {r0, r1, r2, r3}
   1c978:	stm	ip, {r0, r1, r2, r3}
   1c97c:	mov	r2, r7
   1c980:	mov	r1, r6
   1c984:	mov	r0, sp
   1c988:	bl	1c510 <__snprintf_chk@plt+0xb188>
   1c98c:	mov	r3, sp
   1c990:	ldr	r2, [sp, #72]	; 0x48
   1c994:	mov	r1, r5
   1c998:	mov	r0, r4
   1c99c:	bl	1c288 <__snprintf_chk@plt+0xaf00>
   1c9a0:	add	sp, sp, #52	; 0x34
   1c9a4:	pop	{r4, r5, r6, r7, pc}
   1c9a8:	andeq	r4, r3, r0, asr #5
   1c9ac:	push	{lr}		; (str lr, [sp, #-4]!)
   1c9b0:	sub	sp, sp, #12
   1c9b4:	mvn	ip, #0
   1c9b8:	str	ip, [sp]
   1c9bc:	bl	1c944 <__snprintf_chk@plt+0xb5bc>
   1c9c0:	add	sp, sp, #12
   1c9c4:	pop	{pc}		; (ldr pc, [sp], #4)
   1c9c8:	push	{r4, lr}
   1c9cc:	mov	r3, r2
   1c9d0:	mov	r2, r1
   1c9d4:	mov	r1, r0
   1c9d8:	mov	r0, #0
   1c9dc:	bl	1c9ac <__snprintf_chk@plt+0xb624>
   1c9e0:	pop	{r4, pc}
   1c9e4:	push	{lr}		; (str lr, [sp, #-4]!)
   1c9e8:	sub	sp, sp, #12
   1c9ec:	str	r3, [sp]
   1c9f0:	mov	r3, r2
   1c9f4:	mov	r2, r1
   1c9f8:	mov	r1, r0
   1c9fc:	mov	r0, #0
   1ca00:	bl	1c944 <__snprintf_chk@plt+0xb5bc>
   1ca04:	add	sp, sp, #12
   1ca08:	pop	{pc}		; (ldr pc, [sp], #4)
   1ca0c:	push	{r4, lr}
   1ca10:	ldr	r3, [pc, #4]	; 1ca1c <__snprintf_chk@plt+0xb694>
   1ca14:	bl	1c288 <__snprintf_chk@plt+0xaf00>
   1ca18:	pop	{r4, pc}
   1ca1c:	andeq	r4, r3, r4, asr r1
   1ca20:	push	{r4, lr}
   1ca24:	mov	r2, r1
   1ca28:	mov	r1, r0
   1ca2c:	mov	r0, #0
   1ca30:	bl	1ca0c <__snprintf_chk@plt+0xb684>
   1ca34:	pop	{r4, pc}
   1ca38:	push	{r4, lr}
   1ca3c:	mvn	r2, #0
   1ca40:	bl	1ca0c <__snprintf_chk@plt+0xb684>
   1ca44:	pop	{r4, pc}
   1ca48:	push	{r4, lr}
   1ca4c:	mov	r1, r0
   1ca50:	mov	r0, #0
   1ca54:	bl	1ca38 <__snprintf_chk@plt+0xb6b0>
   1ca58:	pop	{r4, pc}
   1ca5c:	push	{r4, r5, lr}
   1ca60:	sub	sp, sp, #12
   1ca64:	mov	r4, r0
   1ca68:	mov	r1, r0
   1ca6c:	mov	r0, #0
   1ca70:	bl	11298 <clock_settime@plt>
   1ca74:	subs	r5, r0, #0
   1ca78:	beq	1cabc <__snprintf_chk@plt+0xb734>
   1ca7c:	bl	11250 <__errno_location@plt>
   1ca80:	ldr	r3, [r0]
   1ca84:	cmp	r3, #1
   1ca88:	beq	1cabc <__snprintf_chk@plt+0xb734>
   1ca8c:	ldr	r3, [r4]
   1ca90:	str	r3, [sp]
   1ca94:	ldr	r3, [r4, #4]
   1ca98:	ldr	r2, [pc, #40]	; 1cac8 <__snprintf_chk@plt+0xb740>
   1ca9c:	smull	r1, r2, r2, r3
   1caa0:	asr	r3, r3, #31
   1caa4:	rsb	r3, r3, r2, asr #6
   1caa8:	str	r3, [sp, #4]
   1caac:	mov	r1, #0
   1cab0:	mov	r0, sp
   1cab4:	bl	1119c <settimeofday@plt>
   1cab8:	mov	r5, r0
   1cabc:	mov	r0, r5
   1cac0:	add	sp, sp, #12
   1cac4:	pop	{r4, r5, pc}
   1cac8:	ldrdne	r4, [r2], #-211	; 0xffffff2d	; <UNPREDICTABLE>
   1cacc:	push	{r4, lr}
   1cad0:	subs	r1, r0, #0
   1cad4:	beq	1cae8 <__snprintf_chk@plt+0xb760>
   1cad8:	mov	r2, #1
   1cadc:	ldr	r0, [pc, #16]	; 1caf4 <__snprintf_chk@plt+0xb76c>
   1cae0:	bl	11244 <setenv@plt>
   1cae4:	pop	{r4, pc}
   1cae8:	ldr	r0, [pc, #4]	; 1caf4 <__snprintf_chk@plt+0xb76c>
   1caec:	bl	11358 <unsetenv@plt>
   1caf0:	pop	{r4, pc}
   1caf4:	andeq	r1, r2, r4, lsl r7
   1caf8:	push	{r4, r5, r6, r7, r8, lr}
   1cafc:	subs	r6, r0, #0
   1cb00:	beq	1cb6c <__snprintf_chk@plt+0xb7e4>
   1cb04:	mov	r0, r6
   1cb08:	bl	1122c <strlen@plt>
   1cb0c:	add	r7, r0, #1
   1cb10:	cmp	r7, #58	; 0x3a
   1cb14:	addhi	r0, r0, #2
   1cb18:	bls	1cba4 <__snprintf_chk@plt+0xb81c>
   1cb1c:	add	r0, r0, #8
   1cb20:	bic	r0, r0, #3
   1cb24:	bl	1db58 <__snprintf_chk@plt+0xc7d0>
   1cb28:	subs	r4, r0, #0
   1cb2c:	beq	1cb64 <__snprintf_chk@plt+0xb7dc>
   1cb30:	mov	r3, #0
   1cb34:	str	r3, [r4]
   1cb38:	subs	r2, r6, r3
   1cb3c:	movne	r2, #1
   1cb40:	strb	r2, [r4, #4]
   1cb44:	strb	r3, [r4, #5]
   1cb48:	add	r5, r4, #5
   1cb4c:	mov	r2, r7
   1cb50:	mov	r1, r6
   1cb54:	mov	r0, r5
   1cb58:	bl	110b8 <memcpy@plt>
   1cb5c:	mov	r3, #0
   1cb60:	strb	r3, [r5, r7]
   1cb64:	mov	r0, r4
   1cb68:	pop	{r4, r5, r6, r7, r8, pc}
   1cb6c:	mov	r0, #64	; 0x40
   1cb70:	bl	1db58 <__snprintf_chk@plt+0xc7d0>
   1cb74:	subs	r4, r0, #0
   1cb78:	beq	1cb64 <__snprintf_chk@plt+0xb7dc>
   1cb7c:	mov	r3, #0
   1cb80:	str	r3, [r4]
   1cb84:	cmp	r6, r3
   1cb88:	movne	r2, #1
   1cb8c:	moveq	r2, r3
   1cb90:	strb	r2, [r4, #4]
   1cb94:	strb	r3, [r4, #5]
   1cb98:	beq	1cb64 <__snprintf_chk@plt+0xb7dc>
   1cb9c:	mov	r7, r3
   1cba0:	b	1cb48 <__snprintf_chk@plt+0xb7c0>
   1cba4:	mov	r0, #59	; 0x3b
   1cba8:	b	1cb1c <__snprintf_chk@plt+0xb794>
   1cbac:	push	{r4, r5, r6, r7, r8, lr}
   1cbb0:	ldr	r6, [r1, #40]	; 0x28
   1cbb4:	cmp	r6, #0
   1cbb8:	beq	1ccb4 <__snprintf_chk@plt+0xb92c>
   1cbbc:	mov	r5, r0
   1cbc0:	mov	r7, r1
   1cbc4:	cmp	r1, r6
   1cbc8:	bhi	1cbd8 <__snprintf_chk@plt+0xb850>
   1cbcc:	add	r3, r1, #44	; 0x2c
   1cbd0:	cmp	r6, r3
   1cbd4:	bcc	1ccbc <__snprintf_chk@plt+0xb934>
   1cbd8:	ldrb	r3, [r6]
   1cbdc:	cmp	r3, #0
   1cbe0:	addne	r4, r5, #5
   1cbe4:	bne	1cc44 <__snprintf_chk@plt+0xb8bc>
   1cbe8:	ldr	r4, [pc, #220]	; 1cccc <__snprintf_chk@plt+0xb944>
   1cbec:	str	r4, [r7, #40]	; 0x28
   1cbf0:	mov	r0, #1
   1cbf4:	pop	{r4, r5, r6, r7, r8, pc}
   1cbf8:	mov	r0, r6
   1cbfc:	bl	1caf8 <__snprintf_chk@plt+0xb770>
   1cc00:	str	r0, [r5]
   1cc04:	cmp	r0, #0
   1cc08:	beq	1ccc4 <__snprintf_chk@plt+0xb93c>
   1cc0c:	mov	r3, #0
   1cc10:	strb	r3, [r0, #4]
   1cc14:	add	r4, r0, #5
   1cc18:	b	1cbec <__snprintf_chk@plt+0xb864>
   1cc1c:	mov	r0, r4
   1cc20:	bl	1122c <strlen@plt>
   1cc24:	add	r0, r0, #1
   1cc28:	ldrb	r3, [r4, r0]!
   1cc2c:	cmp	r3, #0
   1cc30:	bne	1cc44 <__snprintf_chk@plt+0xb8bc>
   1cc34:	ldr	r3, [r5]
   1cc38:	cmp	r3, #0
   1cc3c:	addne	r4, r3, #5
   1cc40:	movne	r5, r3
   1cc44:	mov	r1, r6
   1cc48:	mov	r0, r4
   1cc4c:	bl	11070 <strcmp@plt>
   1cc50:	cmp	r0, #0
   1cc54:	beq	1cbec <__snprintf_chk@plt+0xb864>
   1cc58:	ldrb	r3, [r4]
   1cc5c:	cmp	r3, #0
   1cc60:	bne	1cc1c <__snprintf_chk@plt+0xb894>
   1cc64:	add	r3, r5, #5
   1cc68:	cmp	r4, r3
   1cc6c:	bne	1cc7c <__snprintf_chk@plt+0xb8f4>
   1cc70:	ldrb	r3, [r5, #4]
   1cc74:	cmp	r3, #0
   1cc78:	bne	1cc1c <__snprintf_chk@plt+0xb894>
   1cc7c:	mov	r0, r6
   1cc80:	bl	1122c <strlen@plt>
   1cc84:	add	r8, r0, #1
   1cc88:	add	r3, r5, #64	; 0x40
   1cc8c:	sub	r3, r3, r4
   1cc90:	cmp	r8, r3
   1cc94:	bge	1cbf8 <__snprintf_chk@plt+0xb870>
   1cc98:	mov	r2, r8
   1cc9c:	mov	r1, r6
   1cca0:	mov	r0, r4
   1cca4:	bl	110b8 <memcpy@plt>
   1cca8:	mov	r3, #0
   1ccac:	strb	r3, [r4, r8]
   1ccb0:	b	1cbec <__snprintf_chk@plt+0xb864>
   1ccb4:	mov	r0, #1
   1ccb8:	pop	{r4, r5, r6, r7, r8, pc}
   1ccbc:	mov	r0, #1
   1ccc0:	pop	{r4, r5, r6, r7, r8, pc}
   1ccc4:	mov	r0, #0
   1ccc8:	pop	{r4, r5, r6, r7, r8, pc}
   1cccc:	andeq	r3, r2, r8, asr r0
   1ccd0:	cmp	r0, #1
   1ccd4:	bxeq	lr
   1ccd8:	cmp	r0, #0
   1ccdc:	bxeq	lr
   1cce0:	push	{r4, lr}
   1cce4:	ldr	r4, [r0]
   1cce8:	bl	14674 <__snprintf_chk@plt+0x32ec>
   1ccec:	mov	r0, r4
   1ccf0:	cmp	r4, #0
   1ccf4:	bne	1cce4 <__snprintf_chk@plt+0xb95c>
   1ccf8:	pop	{r4, pc}
   1ccfc:	push	{r4, r5, r6, lr}
   1cd00:	mov	r4, r0
   1cd04:	ldr	r0, [pc, #164]	; 1cdb0 <__snprintf_chk@plt+0xba28>
   1cd08:	bl	11184 <getenv@plt>
   1cd0c:	subs	r5, r0, #0
   1cd10:	beq	1cd4c <__snprintf_chk@plt+0xb9c4>
   1cd14:	ldrb	r3, [r4, #4]
   1cd18:	cmp	r3, #0
   1cd1c:	moveq	r0, #0
   1cd20:	beq	1cd38 <__snprintf_chk@plt+0xb9b0>
   1cd24:	mov	r1, r5
   1cd28:	add	r0, r4, #5
   1cd2c:	bl	11070 <strcmp@plt>
   1cd30:	clz	r0, r0
   1cd34:	lsr	r0, r0, #5
   1cd38:	cmp	r0, #0
   1cd3c:	movne	r5, #1
   1cd40:	beq	1cd5c <__snprintf_chk@plt+0xb9d4>
   1cd44:	mov	r0, r5
   1cd48:	pop	{r4, r5, r6, pc}
   1cd4c:	ldrb	r0, [r4, #4]
   1cd50:	clz	r0, r0
   1cd54:	lsr	r0, r0, #5
   1cd58:	b	1cd38 <__snprintf_chk@plt+0xb9b0>
   1cd5c:	mov	r0, r5
   1cd60:	bl	1caf8 <__snprintf_chk@plt+0xb770>
   1cd64:	subs	r5, r0, #0
   1cd68:	beq	1cd44 <__snprintf_chk@plt+0xb9bc>
   1cd6c:	ldrb	r3, [r4, #4]
   1cd70:	cmp	r3, #0
   1cd74:	addne	r0, r4, #5
   1cd78:	moveq	r0, #0
   1cd7c:	bl	1cacc <__snprintf_chk@plt+0xb744>
   1cd80:	cmp	r0, #0
   1cd84:	beq	1cda8 <__snprintf_chk@plt+0xba20>
   1cd88:	bl	11250 <__errno_location@plt>
   1cd8c:	mov	r4, r0
   1cd90:	ldr	r6, [r0]
   1cd94:	mov	r0, r5
   1cd98:	bl	1ccd0 <__snprintf_chk@plt+0xb948>
   1cd9c:	str	r6, [r4]
   1cda0:	mov	r5, #0
   1cda4:	b	1cd44 <__snprintf_chk@plt+0xb9bc>
   1cda8:	bl	11130 <tzset@plt>
   1cdac:	b	1cd44 <__snprintf_chk@plt+0xb9bc>
   1cdb0:	andeq	r1, r2, r4, lsl r7
   1cdb4:	push	{r4, r5, r6, r7, r8, lr}
   1cdb8:	cmp	r0, #1
   1cdbc:	moveq	r7, #1
   1cdc0:	beq	1ce04 <__snprintf_chk@plt+0xba7c>
   1cdc4:	mov	r4, r0
   1cdc8:	bl	11250 <__errno_location@plt>
   1cdcc:	mov	r5, r0
   1cdd0:	ldr	r6, [r0]
   1cdd4:	ldrb	r3, [r4, #4]
   1cdd8:	cmp	r3, #0
   1cddc:	addne	r0, r4, #5
   1cde0:	moveq	r0, #0
   1cde4:	bl	1cacc <__snprintf_chk@plt+0xb744>
   1cde8:	cmp	r0, #0
   1cdec:	beq	1ce0c <__snprintf_chk@plt+0xba84>
   1cdf0:	ldr	r6, [r5]
   1cdf4:	mov	r7, #0
   1cdf8:	mov	r0, r4
   1cdfc:	bl	1ccd0 <__snprintf_chk@plt+0xb948>
   1ce00:	str	r6, [r5]
   1ce04:	mov	r0, r7
   1ce08:	pop	{r4, r5, r6, r7, r8, pc}
   1ce0c:	bl	11130 <tzset@plt>
   1ce10:	mov	r7, #1
   1ce14:	b	1cdf8 <__snprintf_chk@plt+0xba70>
   1ce18:	push	{r4, r5, r6, r7, r8, lr}
   1ce1c:	mov	r6, r1
   1ce20:	mov	r4, r2
   1ce24:	subs	r5, r0, #0
   1ce28:	beq	1ce80 <__snprintf_chk@plt+0xbaf8>
   1ce2c:	mov	r0, r5
   1ce30:	bl	1ccfc <__snprintf_chk@plt+0xb974>
   1ce34:	subs	r7, r0, #0
   1ce38:	beq	1ce94 <__snprintf_chk@plt+0xbb0c>
   1ce3c:	mov	r1, r4
   1ce40:	mov	r0, r6
   1ce44:	bl	1110c <localtime_r@plt>
   1ce48:	subs	r6, r0, #0
   1ce4c:	beq	1ce9c <__snprintf_chk@plt+0xbb14>
   1ce50:	mov	r1, r4
   1ce54:	mov	r0, r5
   1ce58:	bl	1cbac <__snprintf_chk@plt+0xb824>
   1ce5c:	mov	r5, r0
   1ce60:	mov	r0, r7
   1ce64:	bl	1cdb4 <__snprintf_chk@plt+0xba2c>
   1ce68:	and	r0, r0, r5
   1ce6c:	uxtb	r0, r0
   1ce70:	cmp	r0, #0
   1ce74:	moveq	r4, #0
   1ce78:	mov	r0, r4
   1ce7c:	pop	{r4, r5, r6, r7, r8, pc}
   1ce80:	mov	r1, r2
   1ce84:	mov	r0, r6
   1ce88:	bl	11058 <gmtime_r@plt>
   1ce8c:	mov	r4, r0
   1ce90:	b	1ce78 <__snprintf_chk@plt+0xbaf0>
   1ce94:	mov	r4, #0
   1ce98:	b	1ce78 <__snprintf_chk@plt+0xbaf0>
   1ce9c:	mov	r0, r7
   1cea0:	bl	1cdb4 <__snprintf_chk@plt+0xba2c>
   1cea4:	mov	r4, r6
   1cea8:	b	1ce78 <__snprintf_chk@plt+0xbaf0>
   1ceac:	push	{r4, r5, r6, r7, lr}
   1ceb0:	sub	sp, sp, #52	; 0x34
   1ceb4:	mov	r4, r1
   1ceb8:	subs	r5, r0, #0
   1cebc:	beq	1cf78 <__snprintf_chk@plt+0xbbf0>
   1cec0:	mov	r0, r5
   1cec4:	bl	1ccfc <__snprintf_chk@plt+0xb974>
   1cec8:	subs	r7, r0, #0
   1cecc:	beq	1cf88 <__snprintf_chk@plt+0xbc00>
   1ced0:	ldr	r3, [r4]
   1ced4:	str	r3, [sp, #4]
   1ced8:	ldr	r3, [r4, #4]
   1cedc:	str	r3, [sp, #8]
   1cee0:	ldr	r3, [r4, #8]
   1cee4:	str	r3, [sp, #12]
   1cee8:	ldr	r3, [r4, #12]
   1ceec:	str	r3, [sp, #16]
   1cef0:	ldr	r3, [r4, #16]
   1cef4:	str	r3, [sp, #20]
   1cef8:	ldr	r3, [r4, #20]
   1cefc:	str	r3, [sp, #24]
   1cf00:	mvn	r3, #0
   1cf04:	str	r3, [sp, #32]
   1cf08:	ldr	r3, [r4, #32]
   1cf0c:	str	r3, [sp, #36]	; 0x24
   1cf10:	add	r0, sp, #4
   1cf14:	bl	1107c <mktime@plt>
   1cf18:	mov	r6, r0
   1cf1c:	ldr	r3, [sp, #32]
   1cf20:	cmp	r3, #0
   1cf24:	blt	1cf90 <__snprintf_chk@plt+0xbc08>
   1cf28:	add	r1, sp, #4
   1cf2c:	mov	r0, r5
   1cf30:	bl	1cbac <__snprintf_chk@plt+0xb824>
   1cf34:	mov	r5, r0
   1cf38:	mov	r0, r7
   1cf3c:	bl	1cdb4 <__snprintf_chk@plt+0xba2c>
   1cf40:	and	r0, r0, r5
   1cf44:	tst	r0, #255	; 0xff
   1cf48:	beq	1cf98 <__snprintf_chk@plt+0xbc10>
   1cf4c:	mov	ip, r4
   1cf50:	add	lr, sp, #4
   1cf54:	ldm	lr!, {r0, r1, r2, r3}
   1cf58:	stmia	ip!, {r0, r1, r2, r3}
   1cf5c:	ldm	lr!, {r0, r1, r2, r3}
   1cf60:	stmia	ip!, {r0, r1, r2, r3}
   1cf64:	ldm	lr, {r0, r1, r2}
   1cf68:	stm	ip, {r0, r1, r2}
   1cf6c:	mov	r0, r6
   1cf70:	add	sp, sp, #52	; 0x34
   1cf74:	pop	{r4, r5, r6, r7, pc}
   1cf78:	mov	r0, r1
   1cf7c:	bl	11328 <timegm@plt>
   1cf80:	mov	r6, r0
   1cf84:	b	1cf6c <__snprintf_chk@plt+0xbbe4>
   1cf88:	mvn	r6, #0
   1cf8c:	b	1cf6c <__snprintf_chk@plt+0xbbe4>
   1cf90:	mov	r0, r7
   1cf94:	bl	1cdb4 <__snprintf_chk@plt+0xba2c>
   1cf98:	mvn	r6, #0
   1cf9c:	b	1cf6c <__snprintf_chk@plt+0xbbe4>
   1cfa0:	push	{r4, r5, r6, lr}
   1cfa4:	sub	sp, sp, #32
   1cfa8:	mov	r4, r0
   1cfac:	ldr	r5, [sp, #48]	; 0x30
   1cfb0:	ldr	r6, [sp, #52]	; 0x34
   1cfb4:	cmp	r1, #0
   1cfb8:	beq	1d070 <__snprintf_chk@plt+0xbce8>
   1cfbc:	str	r3, [sp, #4]
   1cfc0:	str	r2, [sp]
   1cfc4:	mov	r3, r1
   1cfc8:	ldr	r2, [pc, #940]	; 1d37c <__snprintf_chk@plt+0xbff4>
   1cfcc:	mov	r1, #1
   1cfd0:	bl	112bc <__fprintf_chk@plt>
   1cfd4:	mov	r2, #5
   1cfd8:	ldr	r1, [pc, #928]	; 1d380 <__snprintf_chk@plt+0xbff8>
   1cfdc:	mov	r0, #0
   1cfe0:	bl	110f4 <dcgettext@plt>
   1cfe4:	ldr	r3, [pc, #920]	; 1d384 <__snprintf_chk@plt+0xbffc>
   1cfe8:	str	r3, [sp]
   1cfec:	mov	r3, r0
   1cff0:	ldr	r2, [pc, #912]	; 1d388 <__snprintf_chk@plt+0xc000>
   1cff4:	mov	r1, #1
   1cff8:	mov	r0, r4
   1cffc:	bl	112bc <__fprintf_chk@plt>
   1d000:	mov	r1, r4
   1d004:	mov	r0, #10
   1d008:	bl	110e8 <fputc_unlocked@plt>
   1d00c:	mov	r2, #5
   1d010:	ldr	r1, [pc, #884]	; 1d38c <__snprintf_chk@plt+0xc004>
   1d014:	mov	r0, #0
   1d018:	bl	110f4 <dcgettext@plt>
   1d01c:	ldr	r3, [pc, #876]	; 1d390 <__snprintf_chk@plt+0xc008>
   1d020:	mov	r2, r0
   1d024:	mov	r1, #1
   1d028:	mov	r0, r4
   1d02c:	bl	112bc <__fprintf_chk@plt>
   1d030:	mov	r1, r4
   1d034:	mov	r0, #10
   1d038:	bl	110e8 <fputc_unlocked@plt>
   1d03c:	cmp	r6, #9
   1d040:	ldrls	pc, [pc, r6, lsl #2]
   1d044:	b	1d314 <__snprintf_chk@plt+0xbf8c>
   1d048:	andeq	sp, r1, ip, lsr #1
   1d04c:	andeq	sp, r1, r8, lsl #1
   1d050:	strheq	sp, [r1], -r4
   1d054:	andeq	sp, r1, r4, ror #1
   1d058:	andeq	sp, r1, ip, lsl r1
   1d05c:	andeq	sp, r1, ip, asr r1
   1d060:	andeq	sp, r1, r4, lsr #3
   1d064:	strdeq	sp, [r1], -r4
   1d068:	andeq	sp, r1, ip, asr #4
   1d06c:	andeq	sp, r1, ip, lsr #5
   1d070:	str	r3, [sp]
   1d074:	mov	r3, r2
   1d078:	ldr	r2, [pc, #788]	; 1d394 <__snprintf_chk@plt+0xc00c>
   1d07c:	mov	r1, #1
   1d080:	bl	112bc <__fprintf_chk@plt>
   1d084:	b	1cfd4 <__snprintf_chk@plt+0xbc4c>
   1d088:	mov	r2, #5
   1d08c:	ldr	r1, [pc, #772]	; 1d398 <__snprintf_chk@plt+0xc010>
   1d090:	mov	r0, #0
   1d094:	bl	110f4 <dcgettext@plt>
   1d098:	ldr	r3, [r5]
   1d09c:	mov	r2, r0
   1d0a0:	mov	r1, #1
   1d0a4:	mov	r0, r4
   1d0a8:	bl	112bc <__fprintf_chk@plt>
   1d0ac:	add	sp, sp, #32
   1d0b0:	pop	{r4, r5, r6, pc}
   1d0b4:	mov	r2, #5
   1d0b8:	ldr	r1, [pc, #732]	; 1d39c <__snprintf_chk@plt+0xc014>
   1d0bc:	mov	r0, #0
   1d0c0:	bl	110f4 <dcgettext@plt>
   1d0c4:	ldr	r3, [r5]
   1d0c8:	ldr	r2, [r5, #4]
   1d0cc:	str	r2, [sp]
   1d0d0:	mov	r2, r0
   1d0d4:	mov	r1, #1
   1d0d8:	mov	r0, r4
   1d0dc:	bl	112bc <__fprintf_chk@plt>
   1d0e0:	b	1d0ac <__snprintf_chk@plt+0xbd24>
   1d0e4:	mov	r2, #5
   1d0e8:	ldr	r1, [pc, #688]	; 1d3a0 <__snprintf_chk@plt+0xc018>
   1d0ec:	mov	r0, #0
   1d0f0:	bl	110f4 <dcgettext@plt>
   1d0f4:	ldr	r3, [r5]
   1d0f8:	ldr	r2, [r5, #8]
   1d0fc:	str	r2, [sp, #4]
   1d100:	ldr	r2, [r5, #4]
   1d104:	str	r2, [sp]
   1d108:	mov	r2, r0
   1d10c:	mov	r1, #1
   1d110:	mov	r0, r4
   1d114:	bl	112bc <__fprintf_chk@plt>
   1d118:	b	1d0ac <__snprintf_chk@plt+0xbd24>
   1d11c:	mov	r2, #5
   1d120:	ldr	r1, [pc, #636]	; 1d3a4 <__snprintf_chk@plt+0xc01c>
   1d124:	mov	r0, #0
   1d128:	bl	110f4 <dcgettext@plt>
   1d12c:	ldr	r3, [r5]
   1d130:	ldr	r2, [r5, #12]
   1d134:	str	r2, [sp, #8]
   1d138:	ldr	r2, [r5, #8]
   1d13c:	str	r2, [sp, #4]
   1d140:	ldr	r2, [r5, #4]
   1d144:	str	r2, [sp]
   1d148:	mov	r2, r0
   1d14c:	mov	r1, #1
   1d150:	mov	r0, r4
   1d154:	bl	112bc <__fprintf_chk@plt>
   1d158:	b	1d0ac <__snprintf_chk@plt+0xbd24>
   1d15c:	mov	r2, #5
   1d160:	ldr	r1, [pc, #576]	; 1d3a8 <__snprintf_chk@plt+0xc020>
   1d164:	mov	r0, #0
   1d168:	bl	110f4 <dcgettext@plt>
   1d16c:	ldr	r3, [r5]
   1d170:	ldr	r2, [r5, #16]
   1d174:	str	r2, [sp, #12]
   1d178:	ldr	r2, [r5, #12]
   1d17c:	str	r2, [sp, #8]
   1d180:	ldr	r2, [r5, #8]
   1d184:	str	r2, [sp, #4]
   1d188:	ldr	r2, [r5, #4]
   1d18c:	str	r2, [sp]
   1d190:	mov	r2, r0
   1d194:	mov	r1, #1
   1d198:	mov	r0, r4
   1d19c:	bl	112bc <__fprintf_chk@plt>
   1d1a0:	b	1d0ac <__snprintf_chk@plt+0xbd24>
   1d1a4:	mov	r2, #5
   1d1a8:	ldr	r1, [pc, #508]	; 1d3ac <__snprintf_chk@plt+0xc024>
   1d1ac:	mov	r0, #0
   1d1b0:	bl	110f4 <dcgettext@plt>
   1d1b4:	ldr	r3, [r5]
   1d1b8:	ldr	r2, [r5, #20]
   1d1bc:	str	r2, [sp, #16]
   1d1c0:	ldr	r2, [r5, #16]
   1d1c4:	str	r2, [sp, #12]
   1d1c8:	ldr	r2, [r5, #12]
   1d1cc:	str	r2, [sp, #8]
   1d1d0:	ldr	r2, [r5, #8]
   1d1d4:	str	r2, [sp, #4]
   1d1d8:	ldr	r2, [r5, #4]
   1d1dc:	str	r2, [sp]
   1d1e0:	mov	r2, r0
   1d1e4:	mov	r1, #1
   1d1e8:	mov	r0, r4
   1d1ec:	bl	112bc <__fprintf_chk@plt>
   1d1f0:	b	1d0ac <__snprintf_chk@plt+0xbd24>
   1d1f4:	mov	r2, #5
   1d1f8:	ldr	r1, [pc, #432]	; 1d3b0 <__snprintf_chk@plt+0xc028>
   1d1fc:	mov	r0, #0
   1d200:	bl	110f4 <dcgettext@plt>
   1d204:	ldr	r3, [r5]
   1d208:	ldr	r2, [r5, #24]
   1d20c:	str	r2, [sp, #20]
   1d210:	ldr	r2, [r5, #20]
   1d214:	str	r2, [sp, #16]
   1d218:	ldr	r2, [r5, #16]
   1d21c:	str	r2, [sp, #12]
   1d220:	ldr	r2, [r5, #12]
   1d224:	str	r2, [sp, #8]
   1d228:	ldr	r2, [r5, #8]
   1d22c:	str	r2, [sp, #4]
   1d230:	ldr	r2, [r5, #4]
   1d234:	str	r2, [sp]
   1d238:	mov	r2, r0
   1d23c:	mov	r1, #1
   1d240:	mov	r0, r4
   1d244:	bl	112bc <__fprintf_chk@plt>
   1d248:	b	1d0ac <__snprintf_chk@plt+0xbd24>
   1d24c:	mov	r2, #5
   1d250:	ldr	r1, [pc, #348]	; 1d3b4 <__snprintf_chk@plt+0xc02c>
   1d254:	mov	r0, #0
   1d258:	bl	110f4 <dcgettext@plt>
   1d25c:	ldr	r3, [r5]
   1d260:	ldr	r2, [r5, #28]
   1d264:	str	r2, [sp, #24]
   1d268:	ldr	r2, [r5, #24]
   1d26c:	str	r2, [sp, #20]
   1d270:	ldr	r2, [r5, #20]
   1d274:	str	r2, [sp, #16]
   1d278:	ldr	r2, [r5, #16]
   1d27c:	str	r2, [sp, #12]
   1d280:	ldr	r2, [r5, #12]
   1d284:	str	r2, [sp, #8]
   1d288:	ldr	r2, [r5, #8]
   1d28c:	str	r2, [sp, #4]
   1d290:	ldr	r2, [r5, #4]
   1d294:	str	r2, [sp]
   1d298:	mov	r2, r0
   1d29c:	mov	r1, #1
   1d2a0:	mov	r0, r4
   1d2a4:	bl	112bc <__fprintf_chk@plt>
   1d2a8:	b	1d0ac <__snprintf_chk@plt+0xbd24>
   1d2ac:	mov	r2, #5
   1d2b0:	ldr	r1, [pc, #256]	; 1d3b8 <__snprintf_chk@plt+0xc030>
   1d2b4:	mov	r0, #0
   1d2b8:	bl	110f4 <dcgettext@plt>
   1d2bc:	ldr	r3, [r5]
   1d2c0:	ldr	r2, [r5, #32]
   1d2c4:	str	r2, [sp, #28]
   1d2c8:	ldr	r2, [r5, #28]
   1d2cc:	str	r2, [sp, #24]
   1d2d0:	ldr	r2, [r5, #24]
   1d2d4:	str	r2, [sp, #20]
   1d2d8:	ldr	r2, [r5, #20]
   1d2dc:	str	r2, [sp, #16]
   1d2e0:	ldr	r2, [r5, #16]
   1d2e4:	str	r2, [sp, #12]
   1d2e8:	ldr	r2, [r5, #12]
   1d2ec:	str	r2, [sp, #8]
   1d2f0:	ldr	r2, [r5, #8]
   1d2f4:	str	r2, [sp, #4]
   1d2f8:	ldr	r2, [r5, #4]
   1d2fc:	str	r2, [sp]
   1d300:	mov	r2, r0
   1d304:	mov	r1, #1
   1d308:	mov	r0, r4
   1d30c:	bl	112bc <__fprintf_chk@plt>
   1d310:	b	1d0ac <__snprintf_chk@plt+0xbd24>
   1d314:	mov	r2, #5
   1d318:	ldr	r1, [pc, #156]	; 1d3bc <__snprintf_chk@plt+0xc034>
   1d31c:	mov	r0, #0
   1d320:	bl	110f4 <dcgettext@plt>
   1d324:	ldr	r3, [r5]
   1d328:	ldr	r2, [r5, #32]
   1d32c:	str	r2, [sp, #28]
   1d330:	ldr	r2, [r5, #28]
   1d334:	str	r2, [sp, #24]
   1d338:	ldr	r2, [r5, #24]
   1d33c:	str	r2, [sp, #20]
   1d340:	ldr	r2, [r5, #20]
   1d344:	str	r2, [sp, #16]
   1d348:	ldr	r2, [r5, #16]
   1d34c:	str	r2, [sp, #12]
   1d350:	ldr	r2, [r5, #12]
   1d354:	str	r2, [sp, #8]
   1d358:	ldr	r2, [r5, #8]
   1d35c:	str	r2, [sp, #4]
   1d360:	ldr	r2, [r5, #4]
   1d364:	str	r2, [sp]
   1d368:	mov	r2, r0
   1d36c:	mov	r1, #1
   1d370:	mov	r0, r4
   1d374:	bl	112bc <__fprintf_chk@plt>
   1d378:	b	1d0ac <__snprintf_chk@plt+0xbd24>
   1d37c:	andeq	r3, r2, ip, ror #8
   1d380:	andeq	r3, r2, r0, lsl #9
   1d384:	andeq	r0, r0, r6, ror #15
   1d388:	andeq	r3, r2, r8, asr r7
   1d38c:	andeq	r3, r2, r4, lsl #9
   1d390:	andeq	r3, r2, r0, lsr r5
   1d394:	andeq	r3, r2, r8, ror r4
   1d398:	andeq	r3, r2, r4, asr r5
   1d39c:	andeq	r3, r2, r4, ror #10
   1d3a0:	andeq	r3, r2, ip, ror r5
   1d3a4:	muleq	r2, r8, r5
   1d3a8:			; <UNDEFINED> instruction: 0x000235b8
   1d3ac:	ldrdeq	r3, [r2], -ip
   1d3b0:	andeq	r3, r2, r4, lsl #12
   1d3b4:	andeq	r3, r2, r0, lsr r6
   1d3b8:	andeq	r3, r2, r0, ror #12
   1d3bc:	muleq	r2, r4, r6
   1d3c0:	push	{r4, r5, lr}
   1d3c4:	sub	sp, sp, #12
   1d3c8:	ldr	r5, [sp, #24]
   1d3cc:	ldr	ip, [r5]
   1d3d0:	cmp	ip, #0
   1d3d4:	beq	1d404 <__snprintf_chk@plt+0xc07c>
   1d3d8:	mov	lr, r5
   1d3dc:	mov	ip, #0
   1d3e0:	add	ip, ip, #1
   1d3e4:	ldr	r4, [lr, #4]!
   1d3e8:	cmp	r4, #0
   1d3ec:	bne	1d3e0 <__snprintf_chk@plt+0xc058>
   1d3f0:	str	ip, [sp, #4]
   1d3f4:	str	r5, [sp]
   1d3f8:	bl	1cfa0 <__snprintf_chk@plt+0xbc18>
   1d3fc:	add	sp, sp, #12
   1d400:	pop	{r4, r5, pc}
   1d404:	mov	ip, #0
   1d408:	b	1d3f0 <__snprintf_chk@plt+0xc068>
   1d40c:	push	{r4, r5, lr}
   1d410:	sub	sp, sp, #52	; 0x34
   1d414:	ldr	r4, [sp, #64]	; 0x40
   1d418:	sub	r4, r4, #4
   1d41c:	add	r5, sp, #4
   1d420:	mov	ip, #0
   1d424:	ldr	lr, [r4, #4]!
   1d428:	str	lr, [r5, #4]!
   1d42c:	cmp	lr, #0
   1d430:	beq	1d440 <__snprintf_chk@plt+0xc0b8>
   1d434:	add	ip, ip, #1
   1d438:	cmp	ip, #10
   1d43c:	bne	1d424 <__snprintf_chk@plt+0xc09c>
   1d440:	str	ip, [sp, #4]
   1d444:	add	ip, sp, #8
   1d448:	str	ip, [sp]
   1d44c:	bl	1cfa0 <__snprintf_chk@plt+0xbc18>
   1d450:	add	sp, sp, #52	; 0x34
   1d454:	pop	{r4, r5, pc}
   1d458:	push	{r3}		; (str r3, [sp, #-4]!)
   1d45c:	push	{lr}		; (str lr, [sp, #-4]!)
   1d460:	sub	sp, sp, #16
   1d464:	add	r3, sp, #24
   1d468:	str	r3, [sp, #12]
   1d46c:	str	r3, [sp]
   1d470:	ldr	r3, [sp, #20]
   1d474:	bl	1d40c <__snprintf_chk@plt+0xc084>
   1d478:	add	sp, sp, #16
   1d47c:	pop	{lr}		; (ldr lr, [sp], #4)
   1d480:	add	sp, sp, #4
   1d484:	bx	lr
   1d488:	push	{r4, lr}
   1d48c:	ldr	r3, [pc, #112]	; 1d504 <__snprintf_chk@plt+0xc17c>
   1d490:	ldr	r1, [r3]
   1d494:	mov	r0, #10
   1d498:	bl	110e8 <fputc_unlocked@plt>
   1d49c:	mov	r2, #5
   1d4a0:	ldr	r1, [pc, #96]	; 1d508 <__snprintf_chk@plt+0xc180>
   1d4a4:	mov	r0, #0
   1d4a8:	bl	110f4 <dcgettext@plt>
   1d4ac:	ldr	r2, [pc, #88]	; 1d50c <__snprintf_chk@plt+0xc184>
   1d4b0:	mov	r1, r0
   1d4b4:	mov	r0, #1
   1d4b8:	bl	112a4 <__printf_chk@plt>
   1d4bc:	mov	r2, #5
   1d4c0:	ldr	r1, [pc, #72]	; 1d510 <__snprintf_chk@plt+0xc188>
   1d4c4:	mov	r0, #0
   1d4c8:	bl	110f4 <dcgettext@plt>
   1d4cc:	ldr	r3, [pc, #64]	; 1d514 <__snprintf_chk@plt+0xc18c>
   1d4d0:	ldr	r2, [pc, #64]	; 1d518 <__snprintf_chk@plt+0xc190>
   1d4d4:	mov	r1, r0
   1d4d8:	mov	r0, #1
   1d4dc:	bl	112a4 <__printf_chk@plt>
   1d4e0:	mov	r2, #5
   1d4e4:	ldr	r1, [pc, #48]	; 1d51c <__snprintf_chk@plt+0xc194>
   1d4e8:	mov	r0, #0
   1d4ec:	bl	110f4 <dcgettext@plt>
   1d4f0:	ldr	r2, [pc, #40]	; 1d520 <__snprintf_chk@plt+0xc198>
   1d4f4:	mov	r1, r0
   1d4f8:	mov	r0, #1
   1d4fc:	bl	112a4 <__printf_chk@plt>
   1d500:	pop	{r4, pc}
   1d504:	andeq	r4, r3, r4, lsr #3
   1d508:	ldrdeq	r3, [r2], -r0
   1d50c:	andeq	r3, r2, r4, ror #13
   1d510:	strdeq	r3, [r2], -ip
   1d514:	andeq	r1, r2, r8, lsl #9
   1d518:			; <UNDEFINED> instruction: 0x000214b0
   1d51c:	andeq	r3, r2, r0, lsl r7
   1d520:	andeq	r3, r2, r8, lsr r7
   1d524:	push	{r4, lr}
   1d528:	bl	1db58 <__snprintf_chk@plt+0xc7d0>
   1d52c:	cmp	r0, #0
   1d530:	popne	{r4, pc}
   1d534:	bl	1dac8 <__snprintf_chk@plt+0xc740>
   1d538:	push	{r4, lr}
   1d53c:	bl	1db58 <__snprintf_chk@plt+0xc7d0>
   1d540:	cmp	r0, #0
   1d544:	popne	{r4, pc}
   1d548:	bl	1dac8 <__snprintf_chk@plt+0xc740>
   1d54c:	push	{r4, lr}
   1d550:	bl	1d524 <__snprintf_chk@plt+0xc19c>
   1d554:	pop	{r4, pc}
   1d558:	push	{r4, r5, r6, lr}
   1d55c:	mov	r5, r0
   1d560:	mov	r4, r1
   1d564:	bl	1db88 <__snprintf_chk@plt+0xc800>
   1d568:	cmp	r0, #0
   1d56c:	popne	{r4, r5, r6, pc}
   1d570:	adds	r4, r4, #0
   1d574:	movne	r4, #1
   1d578:	cmp	r5, #0
   1d57c:	orreq	r4, r4, #1
   1d580:	cmp	r4, #0
   1d584:	popeq	{r4, r5, r6, pc}
   1d588:	bl	1dac8 <__snprintf_chk@plt+0xc740>
   1d58c:	push	{r4, lr}
   1d590:	cmp	r1, #0
   1d594:	orreq	r1, r1, #1
   1d598:	bl	1db88 <__snprintf_chk@plt+0xc800>
   1d59c:	cmp	r0, #0
   1d5a0:	popne	{r4, pc}
   1d5a4:	bl	1dac8 <__snprintf_chk@plt+0xc740>
   1d5a8:	push	{r4, r5, r6, lr}
   1d5ac:	mov	r6, r0
   1d5b0:	mov	r5, r1
   1d5b4:	mov	r4, r2
   1d5b8:	bl	1f6e0 <__snprintf_chk@plt+0xe358>
   1d5bc:	cmp	r0, #0
   1d5c0:	popne	{r4, r5, r6, pc}
   1d5c4:	cmp	r6, #0
   1d5c8:	beq	1d5d8 <__snprintf_chk@plt+0xc250>
   1d5cc:	cmp	r5, #0
   1d5d0:	cmpne	r4, #0
   1d5d4:	popeq	{r4, r5, r6, pc}
   1d5d8:	bl	1dac8 <__snprintf_chk@plt+0xc740>
   1d5dc:	push	{r4, lr}
   1d5e0:	bl	1d5a8 <__snprintf_chk@plt+0xc220>
   1d5e4:	pop	{r4, pc}
   1d5e8:	push	{r4, lr}
   1d5ec:	mov	ip, r1
   1d5f0:	mov	r3, r2
   1d5f4:	cmp	r2, #0
   1d5f8:	cmpne	r1, #0
   1d5fc:	moveq	r3, #1
   1d600:	moveq	ip, r3
   1d604:	mov	r2, r3
   1d608:	mov	r1, ip
   1d60c:	bl	1f6e0 <__snprintf_chk@plt+0xe358>
   1d610:	cmp	r0, #0
   1d614:	popne	{r4, pc}
   1d618:	bl	1dac8 <__snprintf_chk@plt+0xc740>
   1d61c:	push	{r4, lr}
   1d620:	mov	r2, r1
   1d624:	mov	r1, r0
   1d628:	mov	r0, #0
   1d62c:	bl	1d5a8 <__snprintf_chk@plt+0xc220>
   1d630:	pop	{r4, pc}
   1d634:	push	{r4, lr}
   1d638:	mov	r2, r1
   1d63c:	mov	r1, r0
   1d640:	mov	r0, #0
   1d644:	bl	1d5e8 <__snprintf_chk@plt+0xc260>
   1d648:	pop	{r4, pc}
   1d64c:	push	{r4, r5, r6, r7, r8, lr}
   1d650:	mov	r5, r1
   1d654:	mov	r6, r2
   1d658:	ldr	r4, [r1]
   1d65c:	subs	r7, r0, #0
   1d660:	beq	1d67c <__snprintf_chk@plt+0xc2f4>
   1d664:	lsr	r2, r4, #1
   1d668:	add	r3, r2, #1
   1d66c:	mvn	r3, r3
   1d670:	cmp	r4, r3
   1d674:	bls	1d6a0 <__snprintf_chk@plt+0xc318>
   1d678:	bl	1dac8 <__snprintf_chk@plt+0xc740>
   1d67c:	cmp	r4, #0
   1d680:	bne	1d6a8 <__snprintf_chk@plt+0xc320>
   1d684:	mov	r1, r2
   1d688:	mov	r0, #64	; 0x40
   1d68c:	bl	1f834 <__snprintf_chk@plt+0xe4ac>
   1d690:	cmp	r0, #0
   1d694:	movne	r4, r0
   1d698:	addeq	r4, r0, #1
   1d69c:	b	1d6a8 <__snprintf_chk@plt+0xc320>
   1d6a0:	add	r4, r4, #1
   1d6a4:	add	r4, r4, r2
   1d6a8:	mov	r2, r6
   1d6ac:	mov	r1, r4
   1d6b0:	mov	r0, r7
   1d6b4:	bl	1d5a8 <__snprintf_chk@plt+0xc220>
   1d6b8:	str	r4, [r5]
   1d6bc:	pop	{r4, r5, r6, r7, r8, pc}
   1d6c0:	push	{r4, lr}
   1d6c4:	mov	r2, #1
   1d6c8:	bl	1d64c <__snprintf_chk@plt+0xc2c4>
   1d6cc:	pop	{r4, pc}
   1d6d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d6d4:	sub	sp, sp, #12
   1d6d8:	mov	fp, r0
   1d6dc:	mov	sl, r1
   1d6e0:	mov	r9, r2
   1d6e4:	mov	r7, r3
   1d6e8:	ldr	r6, [sp, #48]	; 0x30
   1d6ec:	ldr	r5, [r1]
   1d6f0:	asrs	r4, r5, #1
   1d6f4:	bmi	1d850 <__snprintf_chk@plt+0xc4c8>
   1d6f8:	cmp	r5, #0
   1d6fc:	blt	1d864 <__snprintf_chk@plt+0xc4dc>
   1d700:	mvn	r3, #-2147483648	; 0x80000000
   1d704:	sub	r3, r3, r4
   1d708:	cmp	r5, r3
   1d70c:	movle	r3, #0
   1d710:	movgt	r3, #1
   1d714:	cmp	r3, #0
   1d718:	addeq	r4, r4, r5
   1d71c:	mvnne	r4, #-2147483648	; 0x80000000
   1d720:	mvn	r8, r7
   1d724:	lsr	r8, r8, #31
   1d728:	cmp	r7, r4
   1d72c:	movge	r3, #0
   1d730:	andlt	r3, r8, #1
   1d734:	cmp	r3, #0
   1d738:	movne	r4, r7
   1d73c:	cmp	r6, #0
   1d740:	blt	1d878 <__snprintf_chk@plt+0xc4f0>
   1d744:	cmp	r6, #0
   1d748:	beq	1d924 <__snprintf_chk@plt+0xc59c>
   1d74c:	cmp	r4, #0
   1d750:	blt	1d8d4 <__snprintf_chk@plt+0xc54c>
   1d754:	mov	r1, r6
   1d758:	mvn	r0, #-2147483648	; 0x80000000
   1d75c:	bl	1fa40 <__snprintf_chk@plt+0xe6b8>
   1d760:	cmp	r0, r4
   1d764:	movge	r0, #0
   1d768:	movlt	r0, #1
   1d76c:	cmp	r0, #0
   1d770:	mvnne	r3, #-2147483648	; 0x80000000
   1d774:	strne	r3, [sp, #4]
   1d778:	beq	1d90c <__snprintf_chk@plt+0xc584>
   1d77c:	mov	r1, r6
   1d780:	ldr	r0, [sp, #4]
   1d784:	bl	1fa40 <__snprintf_chk@plt+0xe6b8>
   1d788:	mov	r4, r0
   1d78c:	mov	r1, r6
   1d790:	ldr	r0, [sp, #4]
   1d794:	bl	1fc60 <__snprintf_chk@plt+0xe8d8>
   1d798:	ldr	r3, [sp, #4]
   1d79c:	sub	r1, r3, r1
   1d7a0:	cmp	fp, #0
   1d7a4:	moveq	r3, #0
   1d7a8:	streq	r3, [sl]
   1d7ac:	sub	r3, r4, r5
   1d7b0:	cmp	r3, r9
   1d7b4:	bge	1d83c <__snprintf_chk@plt+0xc4b4>
   1d7b8:	cmp	r9, #0
   1d7bc:	blt	1d930 <__snprintf_chk@plt+0xc5a8>
   1d7c0:	cmp	r5, #0
   1d7c4:	blt	1d944 <__snprintf_chk@plt+0xc5bc>
   1d7c8:	mvn	r3, #-2147483648	; 0x80000000
   1d7cc:	sub	r3, r3, r9
   1d7d0:	cmp	r5, r3
   1d7d4:	movle	r3, #0
   1d7d8:	movgt	r3, #1
   1d7dc:	cmp	r3, #0
   1d7e0:	bne	1d9ec <__snprintf_chk@plt+0xc664>
   1d7e4:	add	r5, r5, r9
   1d7e8:	mov	r4, r5
   1d7ec:	cmp	r7, r5
   1d7f0:	movge	r7, #0
   1d7f4:	andlt	r7, r8, #1
   1d7f8:	cmp	r7, #0
   1d7fc:	bne	1d9ec <__snprintf_chk@plt+0xc664>
   1d800:	cmp	r6, #0
   1d804:	blt	1d958 <__snprintf_chk@plt+0xc5d0>
   1d808:	cmp	r6, #0
   1d80c:	beq	1d838 <__snprintf_chk@plt+0xc4b0>
   1d810:	cmp	r5, #0
   1d814:	blt	1d9b4 <__snprintf_chk@plt+0xc62c>
   1d818:	mov	r1, r6
   1d81c:	mvn	r0, #-2147483648	; 0x80000000
   1d820:	bl	1fa40 <__snprintf_chk@plt+0xe6b8>
   1d824:	cmp	r5, r0
   1d828:	movle	r0, #0
   1d82c:	movgt	r0, #1
   1d830:	cmp	r0, #0
   1d834:	bne	1d9ec <__snprintf_chk@plt+0xc664>
   1d838:	mul	r1, r5, r6
   1d83c:	mov	r0, fp
   1d840:	bl	1d558 <__snprintf_chk@plt+0xc1d0>
   1d844:	str	r4, [sl]
   1d848:	add	sp, sp, #12
   1d84c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d850:	rsb	r3, r4, #-2147483648	; 0x80000000
   1d854:	cmp	r5, r3
   1d858:	movge	r3, #0
   1d85c:	movlt	r3, #1
   1d860:	b	1d714 <__snprintf_chk@plt+0xc38c>
   1d864:	rsb	r3, r5, #-2147483648	; 0x80000000
   1d868:	cmp	r4, r3
   1d86c:	movge	r3, #0
   1d870:	movlt	r3, #1
   1d874:	b	1d714 <__snprintf_chk@plt+0xc38c>
   1d878:	cmp	r4, #0
   1d87c:	blt	1d8a4 <__snprintf_chk@plt+0xc51c>
   1d880:	cmn	r6, #1
   1d884:	beq	1d8c0 <__snprintf_chk@plt+0xc538>
   1d888:	mov	r1, r6
   1d88c:	mov	r0, #-2147483648	; 0x80000000
   1d890:	bl	1fa40 <__snprintf_chk@plt+0xe6b8>
   1d894:	cmp	r0, r4
   1d898:	movge	r0, #0
   1d89c:	movlt	r0, #1
   1d8a0:	b	1d76c <__snprintf_chk@plt+0xc3e4>
   1d8a4:	mov	r1, r6
   1d8a8:	mvn	r0, #-2147483648	; 0x80000000
   1d8ac:	bl	1fa40 <__snprintf_chk@plt+0xe6b8>
   1d8b0:	cmp	r0, r4
   1d8b4:	movle	r0, #0
   1d8b8:	movgt	r0, #1
   1d8bc:	b	1d76c <__snprintf_chk@plt+0xc3e4>
   1d8c0:	add	r0, r4, #-2147483648	; 0x80000000
   1d8c4:	cmp	r0, #0
   1d8c8:	movle	r0, #0
   1d8cc:	movgt	r0, #1
   1d8d0:	b	1d76c <__snprintf_chk@plt+0xc3e4>
   1d8d4:	cmn	r4, #1
   1d8d8:	beq	1d8f8 <__snprintf_chk@plt+0xc570>
   1d8dc:	mov	r1, r4
   1d8e0:	mov	r0, #-2147483648	; 0x80000000
   1d8e4:	bl	1fa40 <__snprintf_chk@plt+0xe6b8>
   1d8e8:	cmp	r6, r0
   1d8ec:	movle	r0, #0
   1d8f0:	movgt	r0, #1
   1d8f4:	b	1d76c <__snprintf_chk@plt+0xc3e4>
   1d8f8:	add	r0, r6, #-2147483648	; 0x80000000
   1d8fc:	cmp	r0, #0
   1d900:	movle	r0, #0
   1d904:	movgt	r0, #1
   1d908:	b	1d76c <__snprintf_chk@plt+0xc3e4>
   1d90c:	mul	r1, r6, r4
   1d910:	cmp	r1, #63	; 0x3f
   1d914:	movle	r3, #64	; 0x40
   1d918:	strle	r3, [sp, #4]
   1d91c:	bgt	1d7a0 <__snprintf_chk@plt+0xc418>
   1d920:	b	1d77c <__snprintf_chk@plt+0xc3f4>
   1d924:	mov	r3, #64	; 0x40
   1d928:	str	r3, [sp, #4]
   1d92c:	b	1d77c <__snprintf_chk@plt+0xc3f4>
   1d930:	rsb	r3, r9, #-2147483648	; 0x80000000
   1d934:	cmp	r5, r3
   1d938:	movge	r3, #0
   1d93c:	movlt	r3, #1
   1d940:	b	1d7dc <__snprintf_chk@plt+0xc454>
   1d944:	rsb	r3, r5, #-2147483648	; 0x80000000
   1d948:	cmp	r9, r3
   1d94c:	movge	r3, #0
   1d950:	movlt	r3, #1
   1d954:	b	1d7dc <__snprintf_chk@plt+0xc454>
   1d958:	cmp	r5, #0
   1d95c:	blt	1d984 <__snprintf_chk@plt+0xc5fc>
   1d960:	cmn	r6, #1
   1d964:	beq	1d9a0 <__snprintf_chk@plt+0xc618>
   1d968:	mov	r1, r6
   1d96c:	mov	r0, #-2147483648	; 0x80000000
   1d970:	bl	1fa40 <__snprintf_chk@plt+0xe6b8>
   1d974:	cmp	r5, r0
   1d978:	movle	r0, #0
   1d97c:	movgt	r0, #1
   1d980:	b	1d830 <__snprintf_chk@plt+0xc4a8>
   1d984:	mov	r1, r6
   1d988:	mvn	r0, #-2147483648	; 0x80000000
   1d98c:	bl	1fa40 <__snprintf_chk@plt+0xe6b8>
   1d990:	cmp	r5, r0
   1d994:	movge	r0, #0
   1d998:	movlt	r0, #1
   1d99c:	b	1d830 <__snprintf_chk@plt+0xc4a8>
   1d9a0:	add	r0, r5, #-2147483648	; 0x80000000
   1d9a4:	cmp	r0, #0
   1d9a8:	movle	r0, #0
   1d9ac:	movgt	r0, #1
   1d9b0:	b	1d830 <__snprintf_chk@plt+0xc4a8>
   1d9b4:	cmn	r5, #1
   1d9b8:	beq	1d9d8 <__snprintf_chk@plt+0xc650>
   1d9bc:	mov	r1, r5
   1d9c0:	mov	r0, #-2147483648	; 0x80000000
   1d9c4:	bl	1fa40 <__snprintf_chk@plt+0xe6b8>
   1d9c8:	cmp	r6, r0
   1d9cc:	movle	r0, #0
   1d9d0:	movgt	r0, #1
   1d9d4:	b	1d830 <__snprintf_chk@plt+0xc4a8>
   1d9d8:	add	r0, r6, #-2147483648	; 0x80000000
   1d9dc:	cmp	r0, #0
   1d9e0:	movle	r0, #0
   1d9e4:	movgt	r0, #1
   1d9e8:	b	1d830 <__snprintf_chk@plt+0xc4a8>
   1d9ec:	bl	1dac8 <__snprintf_chk@plt+0xc740>
   1d9f0:	push	{r4, lr}
   1d9f4:	bl	1db08 <__snprintf_chk@plt+0xc780>
   1d9f8:	cmp	r0, #0
   1d9fc:	popne	{r4, pc}
   1da00:	bl	1dac8 <__snprintf_chk@plt+0xc740>
   1da04:	push	{r4, lr}
   1da08:	mov	r1, #1
   1da0c:	bl	1d9f0 <__snprintf_chk@plt+0xc668>
   1da10:	pop	{r4, pc}
   1da14:	push	{r4, lr}
   1da18:	bl	1db08 <__snprintf_chk@plt+0xc780>
   1da1c:	cmp	r0, #0
   1da20:	popne	{r4, pc}
   1da24:	bl	1dac8 <__snprintf_chk@plt+0xc740>
   1da28:	push	{r4, lr}
   1da2c:	mov	r1, #1
   1da30:	bl	1da14 <__snprintf_chk@plt+0xc68c>
   1da34:	pop	{r4, pc}
   1da38:	push	{r4, r5, r6, lr}
   1da3c:	mov	r5, r0
   1da40:	mov	r4, r1
   1da44:	mov	r0, r1
   1da48:	bl	1d524 <__snprintf_chk@plt+0xc19c>
   1da4c:	mov	r2, r4
   1da50:	mov	r1, r5
   1da54:	bl	110b8 <memcpy@plt>
   1da58:	pop	{r4, r5, r6, pc}
   1da5c:	push	{r4, r5, r6, lr}
   1da60:	mov	r5, r0
   1da64:	mov	r4, r1
   1da68:	mov	r0, r1
   1da6c:	bl	1d538 <__snprintf_chk@plt+0xc1b0>
   1da70:	mov	r2, r4
   1da74:	mov	r1, r5
   1da78:	bl	110b8 <memcpy@plt>
   1da7c:	pop	{r4, r5, r6, pc}
   1da80:	push	{r4, r5, r6, lr}
   1da84:	mov	r5, r0
   1da88:	mov	r4, r1
   1da8c:	add	r0, r1, #1
   1da90:	bl	1d538 <__snprintf_chk@plt+0xc1b0>
   1da94:	mov	r2, #0
   1da98:	strb	r2, [r0, r4]
   1da9c:	mov	r2, r4
   1daa0:	mov	r1, r5
   1daa4:	bl	110b8 <memcpy@plt>
   1daa8:	pop	{r4, r5, r6, pc}
   1daac:	push	{r4, lr}
   1dab0:	mov	r4, r0
   1dab4:	bl	1122c <strlen@plt>
   1dab8:	add	r1, r0, #1
   1dabc:	mov	r0, r4
   1dac0:	bl	1da38 <__snprintf_chk@plt+0xc6b0>
   1dac4:	pop	{r4, pc}
   1dac8:	push	{r4, lr}
   1dacc:	ldr	r3, [pc, #40]	; 1dafc <__snprintf_chk@plt+0xc774>
   1dad0:	ldr	r4, [r3]
   1dad4:	mov	r2, #5
   1dad8:	ldr	r1, [pc, #32]	; 1db00 <__snprintf_chk@plt+0xc778>
   1dadc:	mov	r0, #0
   1dae0:	bl	110f4 <dcgettext@plt>
   1dae4:	mov	r3, r0
   1dae8:	ldr	r2, [pc, #20]	; 1db04 <__snprintf_chk@plt+0xc77c>
   1daec:	mov	r1, #0
   1daf0:	mov	r0, r4
   1daf4:	bl	11178 <error@plt>
   1daf8:	bl	1137c <abort@plt>
   1dafc:	andeq	r4, r3, r0, asr #2
   1db00:	andeq	r3, r2, r8, lsl #15
   1db04:	ldrdeq	r1, [r2], -ip
   1db08:	push	{r4, lr}
   1db0c:	mov	r2, r0
   1db10:	mov	r3, r1
   1db14:	cmp	r1, #0
   1db18:	cmpne	r0, #0
   1db1c:	moveq	r3, #1
   1db20:	moveq	r2, r3
   1db24:	umull	r0, r1, r2, r3
   1db28:	cmp	r0, #0
   1db2c:	cmpge	r1, #0
   1db30:	bne	1db44 <__snprintf_chk@plt+0xc7bc>
   1db34:	mov	r1, r3
   1db38:	mov	r0, r2
   1db3c:	bl	11034 <calloc@plt>
   1db40:	pop	{r4, pc}
   1db44:	bl	11250 <__errno_location@plt>
   1db48:	mov	r3, #12
   1db4c:	str	r3, [r0]
   1db50:	mov	r0, #0
   1db54:	pop	{r4, pc}
   1db58:	push	{r4, lr}
   1db5c:	cmp	r0, #0
   1db60:	moveq	r0, #1
   1db64:	cmp	r0, #0
   1db68:	blt	1db74 <__snprintf_chk@plt+0xc7ec>
   1db6c:	bl	11190 <malloc@plt>
   1db70:	pop	{r4, pc}
   1db74:	bl	11250 <__errno_location@plt>
   1db78:	mov	r3, #12
   1db7c:	str	r3, [r0]
   1db80:	mov	r0, #0
   1db84:	pop	{r4, pc}
   1db88:	push	{r4, lr}
   1db8c:	cmp	r0, #0
   1db90:	beq	1dbac <__snprintf_chk@plt+0xc824>
   1db94:	cmp	r1, #0
   1db98:	beq	1dbb8 <__snprintf_chk@plt+0xc830>
   1db9c:	cmp	r1, #0
   1dba0:	blt	1dbc4 <__snprintf_chk@plt+0xc83c>
   1dba4:	bl	11100 <realloc@plt>
   1dba8:	pop	{r4, pc}
   1dbac:	mov	r0, r1
   1dbb0:	bl	1db58 <__snprintf_chk@plt+0xc7d0>
   1dbb4:	pop	{r4, pc}
   1dbb8:	bl	14674 <__snprintf_chk@plt+0x32ec>
   1dbbc:	mov	r0, #0
   1dbc0:	pop	{r4, pc}
   1dbc4:	bl	11250 <__errno_location@plt>
   1dbc8:	mov	r3, #12
   1dbcc:	str	r3, [r0]
   1dbd0:	mov	r0, #0
   1dbd4:	pop	{r4, pc}
   1dbd8:	push	{r4, r5, r6, lr}
   1dbdc:	mov	r5, r0
   1dbe0:	bl	11160 <__fpending@plt>
   1dbe4:	mov	r6, r0
   1dbe8:	ldr	r4, [r5]
   1dbec:	and	r4, r4, #32
   1dbf0:	mov	r0, r5
   1dbf4:	bl	129c4 <__snprintf_chk@plt+0x163c>
   1dbf8:	cmp	r4, #0
   1dbfc:	bne	1dc24 <__snprintf_chk@plt+0xc89c>
   1dc00:	cmp	r0, #0
   1dc04:	popeq	{r4, r5, r6, pc}
   1dc08:	cmp	r6, #0
   1dc0c:	bne	1dc40 <__snprintf_chk@plt+0xc8b8>
   1dc10:	bl	11250 <__errno_location@plt>
   1dc14:	ldr	r0, [r0]
   1dc18:	subs	r0, r0, #9
   1dc1c:	mvnne	r0, #0
   1dc20:	pop	{r4, r5, r6, pc}
   1dc24:	cmp	r0, #0
   1dc28:	bne	1dc48 <__snprintf_chk@plt+0xc8c0>
   1dc2c:	bl	11250 <__errno_location@plt>
   1dc30:	mov	r3, #0
   1dc34:	str	r3, [r0]
   1dc38:	mvn	r0, #0
   1dc3c:	pop	{r4, r5, r6, pc}
   1dc40:	mvn	r0, #0
   1dc44:	pop	{r4, r5, r6, pc}
   1dc48:	mvn	r0, #0
   1dc4c:	pop	{r4, r5, r6, pc}
   1dc50:	push	{r4, lr}
   1dc54:	mov	r0, #14
   1dc58:	bl	11310 <nl_langinfo@plt>
   1dc5c:	cmp	r0, #0
   1dc60:	beq	1dc78 <__snprintf_chk@plt+0xc8f0>
   1dc64:	ldrb	r2, [r0]
   1dc68:	ldr	r3, [pc, #16]	; 1dc80 <__snprintf_chk@plt+0xc8f8>
   1dc6c:	cmp	r2, #0
   1dc70:	moveq	r0, r3
   1dc74:	pop	{r4, pc}
   1dc78:	ldr	r0, [pc]	; 1dc80 <__snprintf_chk@plt+0xc8f8>
   1dc7c:	pop	{r4, pc}
   1dc80:	muleq	r2, ip, r7
   1dc84:	push	{r4, r5, r6, r7, lr}
   1dc88:	sub	sp, sp, #12
   1dc8c:	mov	r7, r1
   1dc90:	mov	r5, r2
   1dc94:	subs	r6, r0, #0
   1dc98:	addeq	r6, sp, #4
   1dc9c:	mov	r0, r6
   1dca0:	bl	1116c <mbrtowc@plt>
   1dca4:	mov	r4, r0
   1dca8:	cmp	r5, #0
   1dcac:	cmnne	r0, #3
   1dcb0:	bhi	1dcc0 <__snprintf_chk@plt+0xc938>
   1dcb4:	mov	r0, r4
   1dcb8:	add	sp, sp, #12
   1dcbc:	pop	{r4, r5, r6, r7, pc}
   1dcc0:	mov	r0, #0
   1dcc4:	bl	1f72c <__snprintf_chk@plt+0xe3a4>
   1dcc8:	cmp	r0, #0
   1dccc:	ldrbeq	r3, [r7]
   1dcd0:	streq	r3, [r6]
   1dcd4:	moveq	r4, #1
   1dcd8:	b	1dcb4 <__snprintf_chk@plt+0xc92c>
   1dcdc:	push	{r4, r5, r6, lr}
   1dce0:	mov	r5, r0
   1dce4:	subs	r4, r2, #0
   1dce8:	beq	1dd18 <__snprintf_chk@plt+0xc990>
   1dcec:	mov	r6, r1
   1dcf0:	bl	111e4 <__ctype_tolower_loc@plt>
   1dcf4:	add	r3, r6, r4
   1dcf8:	add	r2, r5, r4
   1dcfc:	mov	r1, r6
   1dd00:	ldrb	lr, [r3, #-1]!
   1dd04:	ldr	ip, [r0]
   1dd08:	ldr	ip, [ip, lr, lsl #2]
   1dd0c:	strb	ip, [r2, #-1]!
   1dd10:	cmp	r3, r1
   1dd14:	bne	1dd00 <__snprintf_chk@plt+0xc978>
   1dd18:	mov	r0, r5
   1dd1c:	pop	{r4, r5, r6, pc}
   1dd20:	push	{r4, r5, r6, lr}
   1dd24:	mov	r5, r0
   1dd28:	subs	r4, r2, #0
   1dd2c:	beq	1dd5c <__snprintf_chk@plt+0xc9d4>
   1dd30:	mov	r6, r1
   1dd34:	bl	111f0 <__ctype_toupper_loc@plt>
   1dd38:	add	r3, r6, r4
   1dd3c:	add	r2, r5, r4
   1dd40:	mov	r1, r6
   1dd44:	ldrb	lr, [r3, #-1]!
   1dd48:	ldr	ip, [r0]
   1dd4c:	ldr	ip, [ip, lr, lsl #2]
   1dd50:	strb	ip, [r2, #-1]!
   1dd54:	cmp	r3, r1
   1dd58:	bne	1dd44 <__snprintf_chk@plt+0xc9bc>
   1dd5c:	mov	r0, r5
   1dd60:	pop	{r4, r5, r6, pc}
   1dd64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1dd68:	sub	sp, sp, #1104	; 0x450
   1dd6c:	sub	sp, sp, #12
   1dd70:	mov	sl, r0
   1dd74:	str	r1, [sp, #32]
   1dd78:	mov	r9, r2
   1dd7c:	mov	r4, r3
   1dd80:	str	r3, [sp, #36]	; 0x24
   1dd84:	ldrb	r3, [sp, #1152]	; 0x480
   1dd88:	str	r3, [sp, #56]	; 0x38
   1dd8c:	ldr	r5, [sp, #1160]	; 0x488
   1dd90:	bl	11250 <__errno_location@plt>
   1dd94:	str	r0, [sp, #44]	; 0x2c
   1dd98:	ldr	r3, [r0]
   1dd9c:	str	r3, [sp, #64]	; 0x40
   1dda0:	ldr	r2, [r4, #8]
   1dda4:	mov	r0, r2
   1dda8:	str	r2, [sp, #48]	; 0x30
   1ddac:	ldr	r3, [r4, #40]	; 0x28
   1ddb0:	mov	r1, r3
   1ddb4:	ldr	r3, [pc, #4012]	; 1ed68 <__snprintf_chk@plt+0xd9e0>
   1ddb8:	mov	r2, r1
   1ddbc:	cmp	r1, #0
   1ddc0:	moveq	r2, r3
   1ddc4:	str	r2, [sp, #60]	; 0x3c
   1ddc8:	cmp	r0, #12
   1ddcc:	ble	1ddf0 <__snprintf_chk@plt+0xca68>
   1ddd0:	sub	r3, r0, #12
   1ddd4:	str	r3, [sp, #48]	; 0x30
   1ddd8:	ldrb	r3, [r9]
   1dddc:	cmp	r3, #0
   1dde0:	beq	1f52c <__snprintf_chk@plt+0xe1a4>
   1dde4:	mov	fp, #0
   1dde8:	ldr	r6, [pc, #3964]	; 1ed6c <__snprintf_chk@plt+0xd9e4>
   1ddec:	b	1de54 <__snprintf_chk@plt+0xcacc>
   1ddf0:	ldr	r2, [sp, #48]	; 0x30
   1ddf4:	mov	r3, r2
   1ddf8:	cmp	r2, #0
   1ddfc:	moveq	r3, #12
   1de00:	str	r3, [sp, #48]	; 0x30
   1de04:	b	1ddd8 <__snprintf_chk@plt+0xca50>
   1de08:	cmp	sl, #0
   1de0c:	beq	1de38 <__snprintf_chk@plt+0xcab0>
   1de10:	cmp	r5, #1
   1de14:	bls	1de30 <__snprintf_chk@plt+0xcaa8>
   1de18:	sub	r5, r5, #1
   1de1c:	mov	r2, r5
   1de20:	mov	r1, #32
   1de24:	mov	r0, sl
   1de28:	bl	1128c <memset@plt>
   1de2c:	add	sl, sl, r5
   1de30:	ldrb	r3, [r9]
   1de34:	strb	r3, [sl], #1
   1de38:	add	fp, fp, r4
   1de3c:	mov	r7, r9
   1de40:	add	r9, r7, #1
   1de44:	ldrb	r3, [r7, #1]
   1de48:	mvn	r5, #0
   1de4c:	cmp	r3, #0
   1de50:	beq	1f530 <__snprintf_chk@plt+0xe1a8>
   1de54:	cmp	r3, #37	; 0x25
   1de58:	beq	1dfb0 <__snprintf_chk@plt+0xcc28>
   1de5c:	bic	r5, r5, r5, asr #31
   1de60:	cmp	r5, #1
   1de64:	movcs	r4, r5
   1de68:	movcc	r4, #1
   1de6c:	ldr	r3, [sp, #32]
   1de70:	sub	r3, r3, fp
   1de74:	cmp	r4, r3
   1de78:	bcc	1de08 <__snprintf_chk@plt+0xca80>
   1de7c:	mov	r3, #34	; 0x22
   1de80:	ldr	r2, [sp, #44]	; 0x2c
   1de84:	str	r3, [r2]
   1de88:	mov	fp, #0
   1de8c:	mov	r0, fp
   1de90:	add	sp, sp, #1104	; 0x450
   1de94:	add	sp, sp, #12
   1de98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1de9c:	str	r3, [sp, #28]
   1dea0:	b	1dea8 <__snprintf_chk@plt+0xcb20>
   1dea4:	mov	r8, r1
   1dea8:	ldrb	r3, [r7, #1]!
   1deac:	sub	r2, r3, #35	; 0x23
   1deb0:	cmp	r2, #60	; 0x3c
   1deb4:	ldrls	pc, [pc, r2, lsl #2]
   1deb8:	b	1dfd8 <__snprintf_chk@plt+0xcc50>
   1debc:	andeq	sp, r1, r4, lsr #29
   1dec0:	ldrdeq	sp, [r1], -r8
   1dec4:	ldrdeq	sp, [r1], -r8
   1dec8:	ldrdeq	sp, [r1], -r8
   1decc:	ldrdeq	sp, [r1], -r8
   1ded0:	ldrdeq	sp, [r1], -r8
   1ded4:	ldrdeq	sp, [r1], -r8
   1ded8:	ldrdeq	sp, [r1], -r8
   1dedc:	muleq	r1, ip, lr
   1dee0:	ldrdeq	sp, [r1], -r8
   1dee4:	muleq	r1, ip, lr
   1dee8:	ldrdeq	sp, [r1], -r8
   1deec:	ldrdeq	sp, [r1], -r8
   1def0:	muleq	r1, ip, lr
   1def4:	ldrdeq	sp, [r1], -r8
   1def8:	ldrdeq	sp, [r1], -r8
   1defc:	ldrdeq	sp, [r1], -r8
   1df00:	ldrdeq	sp, [r1], -r8
   1df04:	ldrdeq	sp, [r1], -r8
   1df08:	ldrdeq	sp, [r1], -r8
   1df0c:	ldrdeq	sp, [r1], -r8
   1df10:	ldrdeq	sp, [r1], -r8
   1df14:	ldrdeq	sp, [r1], -r8
   1df18:	ldrdeq	sp, [r1], -r8
   1df1c:	ldrdeq	sp, [r1], -r8
   1df20:	ldrdeq	sp, [r1], -r8
   1df24:	ldrdeq	sp, [r1], -r8
   1df28:	ldrdeq	sp, [r1], -r8
   1df2c:	ldrdeq	sp, [r1], -r8
   1df30:	ldrdeq	sp, [r1], -r8
   1df34:	ldrdeq	sp, [r1], -r8
   1df38:	ldrdeq	sp, [r1], -r8
   1df3c:	ldrdeq	sp, [r1], -r8
   1df40:	ldrdeq	sp, [r1], -r8
   1df44:	ldrdeq	sp, [r1], -r8
   1df48:	ldrdeq	sp, [r1], -r8
   1df4c:	ldrdeq	sp, [r1], -r8
   1df50:	ldrdeq	sp, [r1], -r8
   1df54:	ldrdeq	sp, [r1], -r8
   1df58:	ldrdeq	sp, [r1], -r8
   1df5c:	ldrdeq	sp, [r1], -r8
   1df60:	ldrdeq	sp, [r1], -r8
   1df64:	ldrdeq	sp, [r1], -r8
   1df68:	ldrdeq	sp, [r1], -r8
   1df6c:	ldrdeq	sp, [r1], -r8
   1df70:	ldrdeq	sp, [r1], -r8
   1df74:	ldrdeq	sp, [r1], -r8
   1df78:	ldrdeq	sp, [r1], -r8
   1df7c:	ldrdeq	sp, [r1], -r8
   1df80:	ldrdeq	sp, [r1], -r8
   1df84:	ldrdeq	sp, [r1], -r8
   1df88:	ldrdeq	sp, [r1], -r8
   1df8c:	ldrdeq	sp, [r1], -r8
   1df90:	ldrdeq	sp, [r1], -r8
   1df94:	ldrdeq	sp, [r1], -r8
   1df98:	ldrdeq	sp, [r1], -r8
   1df9c:	ldrdeq	sp, [r1], -r8
   1dfa0:	ldrdeq	sp, [r1], -r8
   1dfa4:	ldrdeq	sp, [r1], -r8
   1dfa8:	andeq	sp, r1, ip, asr #31
   1dfac:	muleq	r1, ip, lr
   1dfb0:	ldr	r3, [sp, #56]	; 0x38
   1dfb4:	str	r3, [sp, #40]	; 0x28
   1dfb8:	mov	r7, r9
   1dfbc:	mov	r8, #0
   1dfc0:	str	r8, [sp, #28]
   1dfc4:	mov	r1, #1
   1dfc8:	b	1dea8 <__snprintf_chk@plt+0xcb20>
   1dfcc:	mov	r3, #1
   1dfd0:	str	r3, [sp, #40]	; 0x28
   1dfd4:	b	1dea8 <__snprintf_chk@plt+0xcb20>
   1dfd8:	sub	r3, r3, #48	; 0x30
   1dfdc:	cmp	r3, #9
   1dfe0:	bhi	1e0b8 <__snprintf_chk@plt+0xcd30>
   1dfe4:	mov	r5, #0
   1dfe8:	ldr	r4, [pc, #3456]	; 1ed70 <__snprintf_chk@plt+0xd9e8>
   1dfec:	b	1e048 <__snprintf_chk@plt+0xccc0>
   1dff0:	cmn	r5, #1
   1dff4:	moveq	r0, #0
   1dff8:	beq	1e05c <__snprintf_chk@plt+0xccd4>
   1dffc:	mov	r1, r5
   1e000:	mov	r0, #-2147483648	; 0x80000000
   1e004:	bl	1fa40 <__snprintf_chk@plt+0xe6b8>
   1e008:	cmp	r0, #9
   1e00c:	movgt	r0, #0
   1e010:	movle	r0, #1
   1e014:	b	1e05c <__snprintf_chk@plt+0xccd4>
   1e018:	rsb	r3, r2, #-2147483600	; 0x80000030
   1e01c:	cmp	r5, r3
   1e020:	movge	r3, #0
   1e024:	movlt	r3, #1
   1e028:	cmp	r3, #0
   1e02c:	addeq	r5, r2, r5
   1e030:	subeq	r5, r5, #48	; 0x30
   1e034:	mvnne	r5, #-2147483648	; 0x80000000
   1e038:	ldrb	r3, [r7, #1]!
   1e03c:	sub	r3, r3, #48	; 0x30
   1e040:	cmp	r3, #9
   1e044:	bhi	1e0b8 <__snprintf_chk@plt+0xcd30>
   1e048:	cmp	r5, #0
   1e04c:	blt	1dff0 <__snprintf_chk@plt+0xcc68>
   1e050:	cmp	r5, r4
   1e054:	movle	r0, #0
   1e058:	movgt	r0, #1
   1e05c:	cmp	r0, #0
   1e060:	mvnne	r5, #-2147483648	; 0x80000000
   1e064:	bne	1e038 <__snprintf_chk@plt+0xccb0>
   1e068:	add	r5, r5, r5, lsl #2
   1e06c:	lsl	r5, r5, #1
   1e070:	ldrb	r2, [r7]
   1e074:	subs	r3, r2, #48	; 0x30
   1e078:	bmi	1e018 <__snprintf_chk@plt+0xcc90>
   1e07c:	cmp	r5, #0
   1e080:	blt	1e0a4 <__snprintf_chk@plt+0xcd1c>
   1e084:	rsb	r3, r3, #2130706432	; 0x7f000000
   1e088:	add	r3, r3, #16711680	; 0xff0000
   1e08c:	add	r3, r3, #65280	; 0xff00
   1e090:	add	r3, r3, #255	; 0xff
   1e094:	cmp	r5, r3
   1e098:	movle	r3, #0
   1e09c:	movgt	r3, #1
   1e0a0:	b	1e028 <__snprintf_chk@plt+0xcca0>
   1e0a4:	rsb	r1, r5, #-2147483648	; 0x80000000
   1e0a8:	cmp	r3, r1
   1e0ac:	movge	r3, #0
   1e0b0:	movlt	r3, #1
   1e0b4:	b	1e028 <__snprintf_chk@plt+0xcca0>
   1e0b8:	ldrb	r2, [r7]
   1e0bc:	cmp	r2, #69	; 0x45
   1e0c0:	beq	1e2d0 <__snprintf_chk@plt+0xcf48>
   1e0c4:	cmp	r2, #79	; 0x4f
   1e0c8:	movne	r2, #0
   1e0cc:	beq	1e2d0 <__snprintf_chk@plt+0xcf48>
   1e0d0:	ldrb	r1, [r7]
   1e0d4:	mov	r4, r1
   1e0d8:	cmp	r1, #122	; 0x7a
   1e0dc:	ldrls	pc, [pc, r1, lsl #2]
   1e0e0:	b	1e418 <__snprintf_chk@plt+0xd090>
   1e0e4:	andeq	lr, r1, r4, lsl r4
   1e0e8:	andeq	lr, r1, r8, lsl r4
   1e0ec:	andeq	lr, r1, r8, lsl r4
   1e0f0:	andeq	lr, r1, r8, lsl r4
   1e0f4:	andeq	lr, r1, r8, lsl r4
   1e0f8:	andeq	lr, r1, r8, lsl r4
   1e0fc:	andeq	lr, r1, r8, lsl r4
   1e100:	andeq	lr, r1, r8, lsl r4
   1e104:	andeq	lr, r1, r8, lsl r4
   1e108:	andeq	lr, r1, r8, lsl r4
   1e10c:	andeq	lr, r1, r8, lsl r4
   1e110:	andeq	lr, r1, r8, lsl r4
   1e114:	andeq	lr, r1, r8, lsl r4
   1e118:	andeq	lr, r1, r8, lsl r4
   1e11c:	andeq	lr, r1, r8, lsl r4
   1e120:	andeq	lr, r1, r8, lsl r4
   1e124:	andeq	lr, r1, r8, lsl r4
   1e128:	andeq	lr, r1, r8, lsl r4
   1e12c:	andeq	lr, r1, r8, lsl r4
   1e130:	andeq	lr, r1, r8, lsl r4
   1e134:	andeq	lr, r1, r8, lsl r4
   1e138:	andeq	lr, r1, r8, lsl r4
   1e13c:	andeq	lr, r1, r8, lsl r4
   1e140:	andeq	lr, r1, r8, lsl r4
   1e144:	andeq	lr, r1, r8, lsl r4
   1e148:	andeq	lr, r1, r8, lsl r4
   1e14c:	andeq	lr, r1, r8, lsl r4
   1e150:	andeq	lr, r1, r8, lsl r4
   1e154:	andeq	lr, r1, r8, lsl r4
   1e158:	andeq	lr, r1, r8, lsl r4
   1e15c:	andeq	lr, r1, r8, lsl r4
   1e160:	andeq	lr, r1, r8, lsl r4
   1e164:	andeq	lr, r1, r8, lsl r4
   1e168:	andeq	lr, r1, r8, lsl r4
   1e16c:	andeq	lr, r1, r8, lsl r4
   1e170:	andeq	lr, r1, r8, lsl r4
   1e174:	andeq	lr, r1, r8, lsl r4
   1e178:	andeq	lr, r1, r8, lsl #8
   1e17c:	andeq	lr, r1, r8, lsl r4
   1e180:	andeq	lr, r1, r8, lsl r4
   1e184:	andeq	lr, r1, r8, lsl r4
   1e188:	andeq	lr, r1, r8, lsl r4
   1e18c:	andeq	lr, r1, r8, lsl r4
   1e190:	andeq	lr, r1, r8, lsl r4
   1e194:	andeq	lr, r1, r8, lsl r4
   1e198:	andeq	lr, r1, r8, lsl r4
   1e19c:	andeq	lr, r1, r8, lsl r4
   1e1a0:	andeq	lr, r1, r8, lsl r4
   1e1a4:	andeq	lr, r1, r8, lsl r4
   1e1a8:	andeq	lr, r1, r8, lsl r4
   1e1ac:	andeq	lr, r1, r8, lsl r4
   1e1b0:	andeq	lr, r1, r8, lsl r4
   1e1b4:	andeq	lr, r1, r8, lsl r4
   1e1b8:	andeq	lr, r1, r8, lsl r4
   1e1bc:	andeq	lr, r1, r8, lsl r4
   1e1c0:	andeq	lr, r1, r8, lsl r4
   1e1c4:	andeq	lr, r1, r8, lsl r4
   1e1c8:	andeq	lr, r1, r8, lsl r4
   1e1cc:	andeq	lr, r1, r4, ror #7
   1e1d0:	andeq	lr, r1, r8, lsl r4
   1e1d4:	andeq	lr, r1, r8, lsl r4
   1e1d8:	andeq	lr, r1, r8, lsl r4
   1e1dc:	andeq	lr, r1, r8, lsl r4
   1e1e0:	andeq	lr, r1, r8, lsl r4
   1e1e4:	andeq	lr, r1, r8, lsl r4
   1e1e8:	andeq	lr, r1, ip, ror r5
   1e1ec:			; <UNDEFINED> instruction: 0x0001e5bc
   1e1f0:	andeq	lr, r1, r0, ror #14
   1e1f4:	andeq	lr, r1, r0, lsl #16
   1e1f8:	andeq	lr, r1, r8, lsl r4
   1e1fc:			; <UNDEFINED> instruction: 0x0001e9b8
   1e200:	andeq	lr, r1, r4, ror #30
   1e204:	strdeq	lr, [r1], -r0
   1e208:	andeq	lr, r1, r8, lsl #20
   1e20c:	andeq	lr, r1, r8, lsl r4
   1e210:	andeq	lr, r1, r8, lsl r4
   1e214:	andeq	lr, r1, r8, lsl r4
   1e218:	andeq	lr, r1, r4, ror sl
   1e21c:	andeq	lr, r1, r0, asr #21
   1e220:	andeq	lr, r1, r8, lsl r4
   1e224:	ldrdeq	lr, [r1], -r8
   1e228:	andeq	lr, r1, r8, lsl r4
   1e22c:	strdeq	lr, [r1], -r0
   1e230:	andeq	lr, r1, r0, asr sp
   1e234:	ldrdeq	lr, [r1], -r8
   1e238:	andeq	lr, r1, ip, lsr #30
   1e23c:	andeq	lr, r1, r4, ror #30
   1e240:	ldrdeq	pc, [r1], -r4
   1e244:	andeq	lr, r1, r4, asr lr
   1e248:	andeq	pc, r1, r4, asr #4
   1e24c:	ldrdeq	pc, [r1], -r4
   1e250:	andeq	lr, r1, r8, lsl r4
   1e254:	andeq	lr, r1, r8, lsl r4
   1e258:	andeq	lr, r1, r8, lsl r4
   1e25c:	andeq	lr, r1, r8, lsl r4
   1e260:	andeq	lr, r1, r8, lsl r4
   1e264:	andeq	lr, r1, r8, lsl r4
   1e268:	andeq	lr, r1, r4, asr #10
   1e26c:	muleq	r1, ip, r5
   1e270:	ldrdeq	lr, [r1], -ip
   1e274:	andeq	lr, r1, r8, lsl r8
   1e278:	andeq	lr, r1, r0, lsr r8
   1e27c:	andeq	lr, r1, r8, lsl r4
   1e280:	andeq	lr, r1, r4, ror #30
   1e284:	muleq	r1, ip, r5
   1e288:	andeq	lr, r1, r8, lsl r4
   1e28c:	andeq	lr, r1, r0, asr #20
   1e290:	andeq	lr, r1, ip, lsl sl
   1e294:	andeq	lr, r1, r0, lsr sl
   1e298:	andeq	lr, r1, ip, lsl #21
   1e29c:	andeq	lr, r1, r8, asr #24
   1e2a0:	andeq	lr, r1, r8, lsl r4
   1e2a4:	strdeq	lr, [r1], -r8
   1e2a8:	andeq	lr, r1, r0, lsl #26
   1e2ac:	andeq	lr, r1, r8, lsr #12
   1e2b0:	andeq	lr, r1, r8, lsr #27
   1e2b4:	andeq	lr, r1, r8, ror #28
   1e2b8:	strdeq	lr, [r1], -r8
   1e2bc:	andeq	lr, r1, r8, lsl r4
   1e2c0:	andeq	pc, r1, ip, lsr #4
   1e2c4:	andeq	lr, r1, ip, ror #15
   1e2c8:	andeq	pc, r1, r0, lsl #5
   1e2cc:	andeq	pc, r1, r8, ror #7
   1e2d0:	add	r7, r7, #1
   1e2d4:	b	1e0d0 <__snprintf_chk@plt+0xcd48>
   1e2d8:	mvn	r8, #0
   1e2dc:	ldr	r3, [pc, #2704]	; 1ed74 <__snprintf_chk@plt+0xd9ec>
   1e2e0:	str	r3, [sp, #52]	; 0x34
   1e2e4:	ldr	r3, [sp, #1172]	; 0x494
   1e2e8:	str	r3, [sp, #20]
   1e2ec:	ldr	r3, [sp, #1168]	; 0x490
   1e2f0:	str	r3, [sp, #16]
   1e2f4:	ldr	r3, [sp, #1164]	; 0x48c
   1e2f8:	str	r3, [sp, #12]
   1e2fc:	str	r8, [sp, #8]
   1e300:	ldr	r4, [sp, #28]
   1e304:	str	r4, [sp, #4]
   1e308:	ldr	r3, [sp, #40]	; 0x28
   1e30c:	str	r3, [sp]
   1e310:	ldr	r3, [sp, #36]	; 0x24
   1e314:	ldr	r2, [sp, #52]	; 0x34
   1e318:	mvn	r1, #0
   1e31c:	mov	r0, #0
   1e320:	bl	1dd64 <__snprintf_chk@plt+0xc9dc>
   1e324:	mov	r9, r0
   1e328:	subs	r3, r4, #45	; 0x2d
   1e32c:	movne	r3, #1
   1e330:	cmp	r5, #0
   1e334:	movlt	r3, #0
   1e338:	cmp	r3, #0
   1e33c:	moveq	r5, #0
   1e340:	mov	r4, r5
   1e344:	cmp	r5, r0
   1e348:	movcc	r5, r0
   1e34c:	ldr	r3, [sp, #32]
   1e350:	sub	r3, r3, fp
   1e354:	str	r3, [sp, #68]	; 0x44
   1e358:	cmp	r5, r3
   1e35c:	bcs	1e618 <__snprintf_chk@plt+0xd290>
   1e360:	cmp	sl, #0
   1e364:	beq	1e3dc <__snprintf_chk@plt+0xd054>
   1e368:	cmp	r4, r0
   1e36c:	bls	1e398 <__snprintf_chk@plt+0xd010>
   1e370:	sub	r4, r4, r0
   1e374:	ldr	r3, [sp, #28]
   1e378:	cmp	r3, #43	; 0x2b
   1e37c:	cmpne	r3, #48	; 0x30
   1e380:	mov	r2, r4
   1e384:	moveq	r1, #48	; 0x30
   1e388:	movne	r1, #32
   1e38c:	mov	r0, sl
   1e390:	bl	1128c <memset@plt>
   1e394:	add	sl, sl, r4
   1e398:	ldr	r3, [sp, #1172]	; 0x494
   1e39c:	str	r3, [sp, #20]
   1e3a0:	ldr	r3, [sp, #1168]	; 0x490
   1e3a4:	str	r3, [sp, #16]
   1e3a8:	ldr	r3, [sp, #1164]	; 0x48c
   1e3ac:	str	r3, [sp, #12]
   1e3b0:	str	r8, [sp, #8]
   1e3b4:	ldr	r3, [sp, #28]
   1e3b8:	str	r3, [sp, #4]
   1e3bc:	ldr	r3, [sp, #40]	; 0x28
   1e3c0:	str	r3, [sp]
   1e3c4:	ldr	r3, [sp, #36]	; 0x24
   1e3c8:	ldr	r2, [sp, #52]	; 0x34
   1e3cc:	ldr	r1, [sp, #68]	; 0x44
   1e3d0:	mov	r0, sl
   1e3d4:	bl	1dd64 <__snprintf_chk@plt+0xc9dc>
   1e3d8:	add	sl, sl, r9
   1e3dc:	add	fp, fp, r5
   1e3e0:	b	1de40 <__snprintf_chk@plt+0xcab8>
   1e3e4:	add	r0, r7, #1
   1e3e8:	ldrb	r3, [r7, #1]
   1e3ec:	cmp	r3, #58	; 0x3a
   1e3f0:	movne	lr, #1
   1e3f4:	beq	1f3c8 <__snprintf_chk@plt+0xe040>
   1e3f8:	cmp	r3, #122	; 0x7a
   1e3fc:	moveq	r7, r0
   1e400:	bne	1e418 <__snprintf_chk@plt+0xd090>
   1e404:	b	1f3ec <__snprintf_chk@plt+0xe064>
   1e408:	sub	r3, r7, #1
   1e40c:	cmp	r9, r3
   1e410:	beq	1e4b8 <__snprintf_chk@plt+0xd130>
   1e414:	sub	r7, r7, #1
   1e418:	sub	r8, r7, r9
   1e41c:	add	r8, r8, #1
   1e420:	ldr	r3, [sp, #28]
   1e424:	subs	r3, r3, #45	; 0x2d
   1e428:	movne	r3, #1
   1e42c:	cmp	r5, #0
   1e430:	movlt	r3, #0
   1e434:	cmp	r3, #0
   1e438:	moveq	r5, #0
   1e43c:	mov	r4, r5
   1e440:	cmp	r5, r8
   1e444:	movcc	r5, r8
   1e448:	ldr	r3, [sp, #32]
   1e44c:	sub	r3, r3, fp
   1e450:	cmp	r5, r3
   1e454:	bcs	1f508 <__snprintf_chk@plt+0xe180>
   1e458:	cmp	sl, #0
   1e45c:	beq	1e4b0 <__snprintf_chk@plt+0xd128>
   1e460:	cmp	r4, r8
   1e464:	bls	1e490 <__snprintf_chk@plt+0xd108>
   1e468:	sub	r4, r4, r8
   1e46c:	ldr	r3, [sp, #28]
   1e470:	cmp	r3, #43	; 0x2b
   1e474:	cmpne	r3, #48	; 0x30
   1e478:	mov	r2, r4
   1e47c:	moveq	r1, #48	; 0x30
   1e480:	movne	r1, #32
   1e484:	mov	r0, sl
   1e488:	bl	1128c <memset@plt>
   1e48c:	add	sl, sl, r4
   1e490:	ldr	r3, [sp, #40]	; 0x28
   1e494:	cmp	r3, #0
   1e498:	beq	1f518 <__snprintf_chk@plt+0xe190>
   1e49c:	mov	r2, r8
   1e4a0:	mov	r1, r9
   1e4a4:	mov	r0, sl
   1e4a8:	bl	1dd20 <__snprintf_chk@plt+0xc998>
   1e4ac:	add	sl, sl, r8
   1e4b0:	add	fp, fp, r5
   1e4b4:	b	1de40 <__snprintf_chk@plt+0xcab8>
   1e4b8:	ldr	r3, [sp, #28]
   1e4bc:	subs	r3, r3, #45	; 0x2d
   1e4c0:	movne	r3, #1
   1e4c4:	cmp	r5, #0
   1e4c8:	movlt	r3, #0
   1e4cc:	cmp	r3, #0
   1e4d0:	moveq	r5, #0
   1e4d4:	mov	r4, r5
   1e4d8:	cmp	r5, #1
   1e4dc:	movcc	r5, #1
   1e4e0:	ldr	r3, [sp, #32]
   1e4e4:	sub	r3, r3, fp
   1e4e8:	cmp	r5, r3
   1e4ec:	movcs	r3, #34	; 0x22
   1e4f0:	ldrcs	r2, [sp, #44]	; 0x2c
   1e4f4:	strcs	r3, [r2]
   1e4f8:	bcs	1de88 <__snprintf_chk@plt+0xcb00>
   1e4fc:	cmp	sl, #0
   1e500:	beq	1e53c <__snprintf_chk@plt+0xd1b4>
   1e504:	cmp	r4, #1
   1e508:	bls	1e534 <__snprintf_chk@plt+0xd1ac>
   1e50c:	sub	r4, r4, #1
   1e510:	ldr	r3, [sp, #28]
   1e514:	cmp	r3, #43	; 0x2b
   1e518:	cmpne	r3, #48	; 0x30
   1e51c:	mov	r2, r4
   1e520:	moveq	r1, #48	; 0x30
   1e524:	movne	r1, #32
   1e528:	mov	r0, sl
   1e52c:	bl	1128c <memset@plt>
   1e530:	add	sl, sl, r4
   1e534:	ldrb	r3, [r7]
   1e538:	strb	r3, [sl], #1
   1e53c:	add	fp, fp, r5
   1e540:	b	1de40 <__snprintf_chk@plt+0xcab8>
   1e544:	cmp	r2, #0
   1e548:	bne	1e418 <__snprintf_chk@plt+0xd090>
   1e54c:	ldr	r3, [sp, #40]	; 0x28
   1e550:	cmp	r8, #0
   1e554:	movne	r3, r8
   1e558:	str	r3, [sp, #40]	; 0x28
   1e55c:	mov	r4, #97	; 0x61
   1e560:	mov	r3, #32
   1e564:	strb	r3, [sp, #72]	; 0x48
   1e568:	mov	r3, #37	; 0x25
   1e56c:	strb	r3, [sp, #73]	; 0x49
   1e570:	mov	r8, #0
   1e574:	add	r3, sp, #74	; 0x4a
   1e578:	b	1e65c <__snprintf_chk@plt+0xd2d4>
   1e57c:	cmp	r2, #0
   1e580:	bne	1e418 <__snprintf_chk@plt+0xd090>
   1e584:	ldr	r3, [sp, #40]	; 0x28
   1e588:	cmp	r8, #0
   1e58c:	movne	r3, r8
   1e590:	str	r3, [sp, #40]	; 0x28
   1e594:	mov	r4, #65	; 0x41
   1e598:	b	1e560 <__snprintf_chk@plt+0xd1d8>
   1e59c:	ldr	r3, [sp, #40]	; 0x28
   1e5a0:	cmp	r8, #0
   1e5a4:	movne	r3, r8
   1e5a8:	str	r3, [sp, #40]	; 0x28
   1e5ac:	cmp	r2, #69	; 0x45
   1e5b0:	movne	r8, #0
   1e5b4:	bne	1e634 <__snprintf_chk@plt+0xd2ac>
   1e5b8:	b	1e418 <__snprintf_chk@plt+0xd090>
   1e5bc:	cmp	r2, #69	; 0x45
   1e5c0:	beq	1e418 <__snprintf_chk@plt+0xd090>
   1e5c4:	cmp	r8, #0
   1e5c8:	moveq	r4, #66	; 0x42
   1e5cc:	strne	r8, [sp, #40]	; 0x28
   1e5d0:	movne	r4, #66	; 0x42
   1e5d4:	movne	r8, #0
   1e5d8:	b	1e634 <__snprintf_chk@plt+0xd2ac>
   1e5dc:	cmp	r2, #79	; 0x4f
   1e5e0:	beq	1e418 <__snprintf_chk@plt+0xd090>
   1e5e4:	mov	r4, #99	; 0x63
   1e5e8:	mov	r8, #0
   1e5ec:	b	1e634 <__snprintf_chk@plt+0xd2ac>
   1e5f0:	mvn	r8, #0
   1e5f4:	ldr	r3, [pc, #1916]	; 1ed78 <__snprintf_chk@plt+0xd9f0>
   1e5f8:	str	r3, [sp, #52]	; 0x34
   1e5fc:	b	1e2e4 <__snprintf_chk@plt+0xcf5c>
   1e600:	mov	r8, #4
   1e604:	ldr	r3, [pc, #1904]	; 1ed7c <__snprintf_chk@plt+0xd9f4>
   1e608:	str	r3, [sp, #52]	; 0x34
   1e60c:	mov	r3, #43	; 0x2b
   1e610:	str	r3, [sp, #28]
   1e614:	b	1e2e4 <__snprintf_chk@plt+0xcf5c>
   1e618:	mov	r3, #34	; 0x22
   1e61c:	ldr	r2, [sp, #44]	; 0x2c
   1e620:	str	r3, [r2]
   1e624:	b	1de88 <__snprintf_chk@plt+0xcb00>
   1e628:	mov	r8, #0
   1e62c:	b	1e634 <__snprintf_chk@plt+0xd2ac>
   1e630:	mov	r8, #0
   1e634:	mov	r3, #32
   1e638:	strb	r3, [sp, #72]	; 0x48
   1e63c:	mov	r3, #37	; 0x25
   1e640:	strb	r3, [sp, #73]	; 0x49
   1e644:	cmp	r2, #0
   1e648:	addeq	r3, sp, #72	; 0x48
   1e64c:	addeq	r3, sp, #74	; 0x4a
   1e650:	beq	1e65c <__snprintf_chk@plt+0xd2d4>
   1e654:	strb	r2, [sp, #74]	; 0x4a
   1e658:	add	r3, sp, #75	; 0x4b
   1e65c:	strb	r4, [r3]
   1e660:	mov	r2, #0
   1e664:	strb	r2, [r3, #1]
   1e668:	ldr	r3, [sp, #36]	; 0x24
   1e66c:	add	r2, sp, #72	; 0x48
   1e670:	mov	r1, #1024	; 0x400
   1e674:	add	r0, sp, #88	; 0x58
   1e678:	bl	111b4 <strftime@plt>
   1e67c:	cmp	r0, #0
   1e680:	beq	1de40 <__snprintf_chk@plt+0xcab8>
   1e684:	sub	r9, r0, #1
   1e688:	ldr	r3, [sp, #28]
   1e68c:	subs	r3, r3, #45	; 0x2d
   1e690:	movne	r3, #1
   1e694:	cmp	r5, #0
   1e698:	movlt	r3, #0
   1e69c:	cmp	r3, #0
   1e6a0:	moveq	r5, #0
   1e6a4:	mov	r4, r5
   1e6a8:	cmp	r5, r9
   1e6ac:	movcc	r5, r9
   1e6b0:	ldr	r3, [sp, #32]
   1e6b4:	sub	r3, r3, fp
   1e6b8:	cmp	r5, r3
   1e6bc:	bcs	1e720 <__snprintf_chk@plt+0xd398>
   1e6c0:	cmp	sl, #0
   1e6c4:	beq	1e744 <__snprintf_chk@plt+0xd3bc>
   1e6c8:	cmp	r4, r9
   1e6cc:	bls	1e6f8 <__snprintf_chk@plt+0xd370>
   1e6d0:	sub	r4, r4, r9
   1e6d4:	ldr	r3, [sp, #28]
   1e6d8:	cmp	r3, #43	; 0x2b
   1e6dc:	cmpne	r3, #48	; 0x30
   1e6e0:	mov	r2, r4
   1e6e4:	moveq	r1, #48	; 0x30
   1e6e8:	movne	r1, #32
   1e6ec:	mov	r0, sl
   1e6f0:	bl	1128c <memset@plt>
   1e6f4:	add	sl, sl, r4
   1e6f8:	cmp	r8, #0
   1e6fc:	bne	1e730 <__snprintf_chk@plt+0xd3a8>
   1e700:	ldr	r3, [sp, #40]	; 0x28
   1e704:	cmp	r3, #0
   1e708:	beq	1e74c <__snprintf_chk@plt+0xd3c4>
   1e70c:	mov	r2, r9
   1e710:	add	r1, sp, #89	; 0x59
   1e714:	mov	r0, sl
   1e718:	bl	1dd20 <__snprintf_chk@plt+0xc998>
   1e71c:	b	1e740 <__snprintf_chk@plt+0xd3b8>
   1e720:	mov	r3, #34	; 0x22
   1e724:	ldr	r2, [sp, #44]	; 0x2c
   1e728:	str	r3, [r2]
   1e72c:	b	1de88 <__snprintf_chk@plt+0xcb00>
   1e730:	mov	r2, r9
   1e734:	add	r1, sp, #89	; 0x59
   1e738:	mov	r0, sl
   1e73c:	bl	1dcdc <__snprintf_chk@plt+0xc954>
   1e740:	add	sl, sl, r9
   1e744:	add	fp, fp, r5
   1e748:	b	1de40 <__snprintf_chk@plt+0xcab8>
   1e74c:	mov	r2, r9
   1e750:	add	r1, sp, #89	; 0x59
   1e754:	mov	r0, sl
   1e758:	bl	110b8 <memcpy@plt>
   1e75c:	b	1e740 <__snprintf_chk@plt+0xd3b8>
   1e760:	cmp	r2, #69	; 0x45
   1e764:	beq	1f554 <__snprintf_chk@plt+0xe1cc>
   1e768:	ldr	r3, [sp, #36]	; 0x24
   1e76c:	ldr	r1, [r3, #20]
   1e770:	ldr	r3, [pc, #1564]	; 1ed94 <__snprintf_chk@plt+0xda0c>
   1e774:	cmp	r1, r3
   1e778:	movge	r3, #0
   1e77c:	movlt	r3, #1
   1e780:	str	r3, [sp, #52]	; 0x34
   1e784:	add	r3, r1, #1888	; 0x760
   1e788:	add	r3, r3, #12
   1e78c:	ldr	r0, [pc, #1516]	; 1ed80 <__snprintf_chk@plt+0xd9f8>
   1e790:	cmp	r3, r0
   1e794:	movhi	r3, #0
   1e798:	movls	r3, #1
   1e79c:	mvn	r0, #98	; 0x62
   1e7a0:	mla	r3, r0, r3, r1
   1e7a4:	ldr	r1, [pc, #1516]	; 1ed98 <__snprintf_chk@plt+0xda10>
   1e7a8:	smull	r0, r1, r1, r3
   1e7ac:	asr	r3, r3, #31
   1e7b0:	rsb	r3, r3, r1, asr #5
   1e7b4:	add	r3, r3, #19
   1e7b8:	mov	r8, #2
   1e7bc:	ldr	r0, [sp, #28]
   1e7c0:	mov	r1, r0
   1e7c4:	ldr	ip, [sp, #1156]	; 0x484
   1e7c8:	cmp	r0, #0
   1e7cc:	moveq	r1, ip
   1e7d0:	str	r1, [sp, #28]
   1e7d4:	cmp	r1, #43	; 0x2b
   1e7d8:	movne	r1, #0
   1e7dc:	beq	1e938 <__snprintf_chk@plt+0xd5b0>
   1e7e0:	mov	r9, r1
   1e7e4:	mov	r0, #0
   1e7e8:	b	1e864 <__snprintf_chk@plt+0xd4dc>
   1e7ec:	cmp	r2, #79	; 0x4f
   1e7f0:	beq	1e418 <__snprintf_chk@plt+0xd090>
   1e7f4:	mov	r4, #120	; 0x78
   1e7f8:	mov	r8, #0
   1e7fc:	b	1e634 <__snprintf_chk@plt+0xd2ac>
   1e800:	cmp	r2, #0
   1e804:	bne	1e418 <__snprintf_chk@plt+0xd090>
   1e808:	mvn	r8, #0
   1e80c:	ldr	r3, [pc, #1392]	; 1ed84 <__snprintf_chk@plt+0xd9fc>
   1e810:	str	r3, [sp, #52]	; 0x34
   1e814:	b	1e2e4 <__snprintf_chk@plt+0xcf5c>
   1e818:	cmp	r2, #69	; 0x45
   1e81c:	beq	1e418 <__snprintf_chk@plt+0xd090>
   1e820:	ldr	r3, [sp, #36]	; 0x24
   1e824:	ldr	r3, [r3, #12]
   1e828:	mov	r8, #2
   1e82c:	b	1e854 <__snprintf_chk@plt+0xd4cc>
   1e830:	cmp	r2, #69	; 0x45
   1e834:	beq	1e418 <__snprintf_chk@plt+0xd090>
   1e838:	ldr	r3, [sp, #36]	; 0x24
   1e83c:	ldr	r3, [r3, #12]
   1e840:	ldr	r1, [sp, #28]
   1e844:	cmp	r1, #0
   1e848:	mov	r8, #2
   1e84c:	moveq	r1, #95	; 0x5f
   1e850:	streq	r1, [sp, #28]
   1e854:	lsr	r1, r3, #31
   1e858:	str	r1, [sp, #52]	; 0x34
   1e85c:	mov	r0, #0
   1e860:	mov	r9, r0
   1e864:	ldr	ip, [sp, #52]	; 0x34
   1e868:	eor	r1, ip, #1
   1e86c:	cmp	r2, #79	; 0x4f
   1e870:	movne	r1, #0
   1e874:	andeq	r1, r1, #1
   1e878:	cmp	r1, #0
   1e87c:	bne	1e630 <__snprintf_chk@plt+0xd2a8>
   1e880:	mov	r1, ip
   1e884:	cmp	ip, #0
   1e888:	rsbne	r3, r3, #0
   1e88c:	add	r4, sp, #86	; 0x56
   1e890:	mov	lr, #58	; 0x3a
   1e894:	mov	ip, r3
   1e898:	tst	r0, #1
   1e89c:	subne	r1, r4, #1
   1e8a0:	strbne	lr, [r4, #-1]
   1e8a4:	moveq	r1, r4
   1e8a8:	sub	r4, r1, #1
   1e8ac:	ldr	r3, [pc, #1236]	; 1ed88 <__snprintf_chk@plt+0xda00>
   1e8b0:	umull	r3, r2, r3, ip
   1e8b4:	lsr	r2, r2, #3
   1e8b8:	add	r3, r2, r2, lsl #2
   1e8bc:	sub	r3, ip, r3, lsl #1
   1e8c0:	add	r3, r3, #48	; 0x30
   1e8c4:	strb	r3, [r1, #-1]
   1e8c8:	mov	ip, r2
   1e8cc:	asrs	r0, r0, #1
   1e8d0:	movne	r3, #1
   1e8d4:	moveq	r3, #0
   1e8d8:	cmp	r2, #0
   1e8dc:	moveq	r2, r3
   1e8e0:	orrne	r2, r3, #1
   1e8e4:	cmp	r2, #0
   1e8e8:	bne	1e898 <__snprintf_chk@plt+0xd510>
   1e8ec:	ldr	r2, [sp, #28]
   1e8f0:	mov	r3, r2
   1e8f4:	cmp	r2, #0
   1e8f8:	moveq	r3, #48	; 0x30
   1e8fc:	str	r3, [sp, #28]
   1e900:	cmp	r5, #0
   1e904:	movlt	r5, r8
   1e908:	ldr	r3, [sp, #52]	; 0x34
   1e90c:	cmp	r3, #0
   1e910:	bne	1f580 <__snprintf_chk@plt+0xe1f8>
   1e914:	cmp	r9, #0
   1e918:	bne	1f67c <__snprintf_chk@plt+0xe2f4>
   1e91c:	add	r8, sp, #86	; 0x56
   1e920:	sub	r3, r8, r4
   1e924:	str	r3, [sp, #68]	; 0x44
   1e928:	ldr	r3, [sp, #28]
   1e92c:	subs	r9, r3, #45	; 0x2d
   1e930:	movne	r9, #1
   1e934:	b	1f5e8 <__snprintf_chk@plt+0xe260>
   1e938:	ldr	r0, [pc, #1100]	; 1ed8c <__snprintf_chk@plt+0xda04>
   1e93c:	cmp	r8, #2
   1e940:	moveq	r0, #99	; 0x63
   1e944:	cmp	r8, r5
   1e948:	movge	r1, #0
   1e94c:	movlt	r1, #1
   1e950:	cmp	r3, r0
   1e954:	orrhi	r1, r1, #1
   1e958:	b	1e7e0 <__snprintf_chk@plt+0xd458>
   1e95c:	cmp	sl, #0
   1e960:	beq	1e978 <__snprintf_chk@plt+0xd5f0>
   1e964:	mov	r2, r8
   1e968:	mov	r1, #32
   1e96c:	mov	r0, sl
   1e970:	bl	1128c <memset@plt>
   1e974:	add	sl, sl, r8
   1e978:	add	fp, fp, r8
   1e97c:	sub	r5, r5, r8
   1e980:	b	1f5c4 <__snprintf_chk@plt+0xe23c>
   1e984:	mov	r3, #34	; 0x22
   1e988:	ldr	r2, [sp, #44]	; 0x2c
   1e98c:	str	r3, [r2]
   1e990:	b	1de88 <__snprintf_chk@plt+0xcb00>
   1e994:	mov	r3, #34	; 0x22
   1e998:	ldr	r2, [sp, #44]	; 0x2c
   1e99c:	str	r3, [r2]
   1e9a0:	b	1de88 <__snprintf_chk@plt+0xcb00>
   1e9a4:	mov	r2, r8
   1e9a8:	mov	r1, r4
   1e9ac:	mov	r0, sl
   1e9b0:	bl	110b8 <memcpy@plt>
   1e9b4:	b	1f670 <__snprintf_chk@plt+0xe2e8>
   1e9b8:	cmp	r2, #0
   1e9bc:	bne	1e418 <__snprintf_chk@plt+0xd090>
   1e9c0:	lsr	r3, r5, #31
   1e9c4:	ldr	r2, [sp, #28]
   1e9c8:	cmp	r2, #0
   1e9cc:	movne	r3, #0
   1e9d0:	andeq	r3, r3, #1
   1e9d4:	cmp	r3, #0
   1e9d8:	bne	1e600 <__snprintf_chk@plt+0xd278>
   1e9dc:	sub	r8, r5, #6
   1e9e0:	bic	r8, r8, r8, asr #31
   1e9e4:	ldr	r3, [pc, #912]	; 1ed7c <__snprintf_chk@plt+0xd9f4>
   1e9e8:	str	r3, [sp, #52]	; 0x34
   1e9ec:	b	1e2e4 <__snprintf_chk@plt+0xcf5c>
   1e9f0:	cmp	r2, #69	; 0x45
   1e9f4:	beq	1e418 <__snprintf_chk@plt+0xd090>
   1e9f8:	ldr	r3, [sp, #36]	; 0x24
   1e9fc:	ldr	r3, [r3, #8]
   1ea00:	mov	r8, #2
   1ea04:	b	1e854 <__snprintf_chk@plt+0xd4cc>
   1ea08:	cmp	r2, #69	; 0x45
   1ea0c:	beq	1e418 <__snprintf_chk@plt+0xd090>
   1ea10:	ldr	r3, [sp, #48]	; 0x30
   1ea14:	mov	r8, #2
   1ea18:	b	1e854 <__snprintf_chk@plt+0xd4cc>
   1ea1c:	cmp	r2, #69	; 0x45
   1ea20:	beq	1e418 <__snprintf_chk@plt+0xd090>
   1ea24:	ldr	r3, [sp, #36]	; 0x24
   1ea28:	ldr	r3, [r3, #8]
   1ea2c:	b	1e840 <__snprintf_chk@plt+0xd4b8>
   1ea30:	cmp	r2, #69	; 0x45
   1ea34:	beq	1e418 <__snprintf_chk@plt+0xd090>
   1ea38:	ldr	r3, [sp, #48]	; 0x30
   1ea3c:	b	1e840 <__snprintf_chk@plt+0xd4b8>
   1ea40:	cmp	r2, #69	; 0x45
   1ea44:	beq	1e418 <__snprintf_chk@plt+0xd090>
   1ea48:	ldr	r3, [sp, #36]	; 0x24
   1ea4c:	ldr	r3, [r3, #28]
   1ea50:	cmn	r3, #1
   1ea54:	movge	r1, #0
   1ea58:	movlt	r1, #1
   1ea5c:	str	r1, [sp, #52]	; 0x34
   1ea60:	add	r3, r3, #1
   1ea64:	mov	r0, #0
   1ea68:	mov	r9, r0
   1ea6c:	mov	r8, #3
   1ea70:	b	1e864 <__snprintf_chk@plt+0xd4dc>
   1ea74:	cmp	r2, #69	; 0x45
   1ea78:	beq	1e418 <__snprintf_chk@plt+0xd090>
   1ea7c:	ldr	r3, [sp, #36]	; 0x24
   1ea80:	ldr	r3, [r3, #4]
   1ea84:	mov	r8, #2
   1ea88:	b	1e854 <__snprintf_chk@plt+0xd4cc>
   1ea8c:	cmp	r2, #69	; 0x45
   1ea90:	beq	1e418 <__snprintf_chk@plt+0xd090>
   1ea94:	ldr	r3, [sp, #36]	; 0x24
   1ea98:	ldr	r3, [r3, #16]
   1ea9c:	cmn	r3, #1
   1eaa0:	movge	r1, #0
   1eaa4:	movlt	r1, #1
   1eaa8:	str	r1, [sp, #52]	; 0x34
   1eaac:	add	r3, r3, #1
   1eab0:	mov	r0, #0
   1eab4:	mov	r9, r0
   1eab8:	mov	r8, #2
   1eabc:	b	1e864 <__snprintf_chk@plt+0xd4dc>
   1eac0:	cmp	r2, #69	; 0x45
   1eac4:	beq	1e418 <__snprintf_chk@plt+0xd090>
   1eac8:	cmp	r5, #0
   1eacc:	movle	r5, #9
   1ead0:	ldr	r3, [sp, #1172]	; 0x494
   1ead4:	mov	r4, #9
   1ead8:	b	1eaec <__snprintf_chk@plt+0xd764>
   1eadc:	sub	r4, r4, #1
   1eae0:	smull	r1, r2, r6, r3
   1eae4:	asr	r3, r3, #31
   1eae8:	rsb	r3, r3, r2, asr #2
   1eaec:	cmp	r4, r5
   1eaf0:	bgt	1eadc <__snprintf_chk@plt+0xd754>
   1eaf4:	cmp	r4, #1
   1eaf8:	ble	1eb14 <__snprintf_chk@plt+0xd78c>
   1eafc:	smull	r2, r1, r6, r3
   1eb00:	asr	r2, r3, #31
   1eb04:	rsb	r2, r2, r1, asr #2
   1eb08:	add	r2, r2, r2, lsl #2
   1eb0c:	cmp	r3, r2, lsl #1
   1eb10:	beq	1eadc <__snprintf_chk@plt+0xd754>
   1eb14:	cmp	r4, #0
   1eb18:	ble	1eb4c <__snprintf_chk@plt+0xd7c4>
   1eb1c:	add	r1, sp, #72	; 0x48
   1eb20:	add	r0, r1, r4
   1eb24:	smull	r2, ip, r6, r3
   1eb28:	asr	r2, r3, #31
   1eb2c:	rsb	r2, r2, ip, asr #2
   1eb30:	add	ip, r2, r2, lsl #2
   1eb34:	sub	r3, r3, ip, lsl #1
   1eb38:	add	r3, r3, #48	; 0x30
   1eb3c:	strb	r3, [r0, #-1]!
   1eb40:	mov	r3, r2
   1eb44:	cmp	r0, r1
   1eb48:	bne	1eb24 <__snprintf_chk@plt+0xd79c>
   1eb4c:	ldr	r2, [sp, #28]
   1eb50:	mov	r3, r2
   1eb54:	cmp	r2, #0
   1eb58:	moveq	r3, #48	; 0x30
   1eb5c:	str	r3, [sp, #28]
   1eb60:	mov	r8, r4
   1eb64:	cmp	r4, #0
   1eb68:	movcs	r9, r4
   1eb6c:	movcc	r9, #0
   1eb70:	ldr	r3, [sp, #32]
   1eb74:	sub	r3, r3, fp
   1eb78:	cmp	r9, r3
   1eb7c:	bcs	1ec14 <__snprintf_chk@plt+0xd88c>
   1eb80:	cmp	sl, #0
   1eb84:	beq	1eba8 <__snprintf_chk@plt+0xd820>
   1eb88:	ldr	r3, [sp, #40]	; 0x28
   1eb8c:	cmp	r3, #0
   1eb90:	beq	1ec24 <__snprintf_chk@plt+0xd89c>
   1eb94:	mov	r2, r4
   1eb98:	add	r1, sp, #72	; 0x48
   1eb9c:	mov	r0, sl
   1eba0:	bl	1dd20 <__snprintf_chk@plt+0xc998>
   1eba4:	add	sl, sl, r8
   1eba8:	add	fp, r9, fp
   1ebac:	ldr	r3, [sp, #28]
   1ebb0:	cmp	r3, #45	; 0x2d
   1ebb4:	beq	1f688 <__snprintf_chk@plt+0xe300>
   1ebb8:	subs	r4, r5, r4
   1ebbc:	bmi	1f688 <__snprintf_chk@plt+0xe300>
   1ebc0:	cmp	r4, #0
   1ebc4:	movcs	r5, r4
   1ebc8:	movcc	r5, #0
   1ebcc:	ldr	r3, [sp, #32]
   1ebd0:	sub	r3, r3, fp
   1ebd4:	cmp	r5, r3
   1ebd8:	bcs	1ec38 <__snprintf_chk@plt+0xd8b0>
   1ebdc:	cmp	r4, #0
   1ebe0:	cmpne	sl, #0
   1ebe4:	beq	1ec0c <__snprintf_chk@plt+0xd884>
   1ebe8:	ldr	r3, [sp, #28]
   1ebec:	cmp	r3, #43	; 0x2b
   1ebf0:	cmpne	r3, #48	; 0x30
   1ebf4:	mov	r2, r4
   1ebf8:	moveq	r1, #48	; 0x30
   1ebfc:	movne	r1, #32
   1ec00:	mov	r0, sl
   1ec04:	bl	1128c <memset@plt>
   1ec08:	add	sl, sl, r4
   1ec0c:	add	fp, fp, r5
   1ec10:	b	1de40 <__snprintf_chk@plt+0xcab8>
   1ec14:	mov	r3, #34	; 0x22
   1ec18:	ldr	r2, [sp, #44]	; 0x2c
   1ec1c:	str	r3, [r2]
   1ec20:	b	1de88 <__snprintf_chk@plt+0xcb00>
   1ec24:	mov	r2, r4
   1ec28:	add	r1, sp, #72	; 0x48
   1ec2c:	mov	r0, sl
   1ec30:	bl	110b8 <memcpy@plt>
   1ec34:	b	1eba4 <__snprintf_chk@plt+0xd81c>
   1ec38:	mov	r3, #34	; 0x22
   1ec3c:	ldr	r2, [sp, #44]	; 0x2c
   1ec40:	str	r3, [r2]
   1ec44:	b	1de88 <__snprintf_chk@plt+0xcb00>
   1ec48:	ldr	r2, [sp, #28]
   1ec4c:	mvn	r3, r5
   1ec50:	lsr	r3, r3, #31
   1ec54:	cmp	r2, #45	; 0x2d
   1ec58:	moveq	r3, #0
   1ec5c:	cmp	r3, #0
   1ec60:	moveq	r5, #0
   1ec64:	mov	r4, r5
   1ec68:	cmp	r5, #1
   1ec6c:	movcc	r5, #1
   1ec70:	ldr	r3, [sp, #32]
   1ec74:	sub	r3, r3, fp
   1ec78:	cmp	r5, r3
   1ec7c:	bcs	1ecc8 <__snprintf_chk@plt+0xd940>
   1ec80:	cmp	sl, #0
   1ec84:	beq	1ecc0 <__snprintf_chk@plt+0xd938>
   1ec88:	cmp	r4, #1
   1ec8c:	bls	1ecb8 <__snprintf_chk@plt+0xd930>
   1ec90:	sub	r4, r4, #1
   1ec94:	ldr	r3, [sp, #28]
   1ec98:	cmp	r3, #43	; 0x2b
   1ec9c:	cmpne	r3, #48	; 0x30
   1eca0:	mov	r2, r4
   1eca4:	moveq	r1, #48	; 0x30
   1eca8:	movne	r1, #32
   1ecac:	mov	r0, sl
   1ecb0:	bl	1128c <memset@plt>
   1ecb4:	add	sl, sl, r4
   1ecb8:	mov	r3, #10
   1ecbc:	strb	r3, [sl], #1
   1ecc0:	add	fp, fp, r5
   1ecc4:	b	1de40 <__snprintf_chk@plt+0xcab8>
   1ecc8:	mov	r3, #34	; 0x22
   1eccc:	ldr	r2, [sp, #44]	; 0x2c
   1ecd0:	str	r3, [r2]
   1ecd4:	b	1de88 <__snprintf_chk@plt+0xcb00>
   1ecd8:	mov	r3, #1
   1ecdc:	cmp	r8, #0
   1ece0:	moveq	r8, r3
   1ece4:	moveq	r4, #112	; 0x70
   1ece8:	movne	r4, #112	; 0x70
   1ecec:	movne	r3, #0
   1ecf0:	strne	r3, [sp, #40]	; 0x28
   1ecf4:	b	1e634 <__snprintf_chk@plt+0xd2ac>
   1ecf8:	mov	r3, #0
   1ecfc:	b	1ecdc <__snprintf_chk@plt+0xd954>
   1ed00:	ldr	r3, [sp, #36]	; 0x24
   1ed04:	ldr	r3, [r3, #16]
   1ed08:	cmp	r2, #79	; 0x4f
   1ed0c:	bne	1ed2c <__snprintf_chk@plt+0xd9a4>
   1ed10:	mov	r3, #32
   1ed14:	strb	r3, [sp, #72]	; 0x48
   1ed18:	mov	r3, #37	; 0x25
   1ed1c:	strb	r3, [sp, #73]	; 0x49
   1ed20:	mov	r4, #113	; 0x71
   1ed24:	mov	r8, #0
   1ed28:	b	1e654 <__snprintf_chk@plt+0xd2cc>
   1ed2c:	add	r2, r3, r3, lsl #2
   1ed30:	add	r3, r3, r2, lsl #1
   1ed34:	asr	r3, r3, #5
   1ed38:	add	r3, r3, #1
   1ed3c:	mov	r0, #0
   1ed40:	mov	r9, r0
   1ed44:	str	r0, [sp, #52]	; 0x34
   1ed48:	mov	r8, #1
   1ed4c:	b	1e88c <__snprintf_chk@plt+0xd504>
   1ed50:	cmp	r2, #69	; 0x45
   1ed54:	beq	1e418 <__snprintf_chk@plt+0xd090>
   1ed58:	ldr	r3, [sp, #36]	; 0x24
   1ed5c:	ldr	r3, [r3]
   1ed60:	mov	r8, #2
   1ed64:	b	1e854 <__snprintf_chk@plt+0xd4cc>
   1ed68:	andeq	r3, r2, r8, asr r0
   1ed6c:	strbtvs	r6, [r6], -r7, ror #12
   1ed70:	stcleq	12, cr12, [ip], {204}	; 0xcc
   1ed74:	strdeq	r1, [r2], -r4
   1ed78:	andeq	r1, r2, r0, ror #17
   1ed7c:	andeq	r1, r2, r8, ror #17
   1ed80:	andeq	r0, r0, fp, ror #14
   1ed84:	andeq	r1, r2, r0, lsl #18
   1ed88:	stclgt	12, cr12, [ip], {205}	; 0xcd
   1ed8c:	andeq	r2, r0, pc, lsl #14
   1ed90:	subls	r2, r9, #-1828716544	; 0x93000000
   1ed94:			; <UNDEFINED> instruction: 0xfffff894
   1ed98:	mvnpl	r8, pc, lsl r5
   1ed9c:			; <UNDEFINED> instruction: 0x91a2b3c5
   1eda0:	stmhi	r8, {r0, r3, r7, fp, pc}
   1eda4:	andeq	r2, r0, r0, lsl r7
   1eda8:	add	ip, sp, #88	; 0x58
   1edac:	ldr	lr, [sp, #36]	; 0x24
   1edb0:	ldm	lr!, {r0, r1, r2, r3}
   1edb4:	stmia	ip!, {r0, r1, r2, r3}
   1edb8:	ldm	lr!, {r0, r1, r2, r3}
   1edbc:	stmia	ip!, {r0, r1, r2, r3}
   1edc0:	ldm	lr, {r0, r1, r2}
   1edc4:	stm	ip, {r0, r1, r2}
   1edc8:	mvn	r3, #0
   1edcc:	str	r3, [sp, #116]	; 0x74
   1edd0:	add	r1, sp, #88	; 0x58
   1edd4:	ldr	r0, [sp, #1168]	; 0x490
   1edd8:	bl	1ceac <__snprintf_chk@plt+0xbb24>
   1eddc:	ldr	r3, [sp, #116]	; 0x74
   1ede0:	cmp	r3, #0
   1ede4:	blt	1ee44 <__snprintf_chk@plt+0xdabc>
   1ede8:	lsr	r3, r0, #31
   1edec:	str	r3, [sp, #52]	; 0x34
   1edf0:	add	r2, sp, #85	; 0x55
   1edf4:	mov	r1, r0
   1edf8:	smull	r3, ip, r6, r1
   1edfc:	asr	r3, r1, #31
   1ee00:	rsb	r3, r3, ip, asr #2
   1ee04:	mov	ip, r3
   1ee08:	add	r3, r3, r3, lsl #2
   1ee0c:	sub	r3, r1, r3, lsl #1
   1ee10:	mov	r1, ip
   1ee14:	mov	r4, r2
   1ee18:	cmp	r0, #0
   1ee1c:	rsblt	r3, r3, #48	; 0x30
   1ee20:	addge	r3, r3, #48	; 0x30
   1ee24:	uxtb	r3, r3
   1ee28:	strb	r3, [r2]
   1ee2c:	sub	r2, r2, #1
   1ee30:	cmp	ip, #0
   1ee34:	bne	1edf8 <__snprintf_chk@plt+0xda70>
   1ee38:	mov	r9, #0
   1ee3c:	mov	r8, #1
   1ee40:	b	1e8ec <__snprintf_chk@plt+0xd564>
   1ee44:	mov	r3, #75	; 0x4b
   1ee48:	ldr	r2, [sp, #44]	; 0x2c
   1ee4c:	str	r3, [r2]
   1ee50:	b	1de88 <__snprintf_chk@plt+0xcb00>
   1ee54:	cmp	r2, #79	; 0x4f
   1ee58:	beq	1e418 <__snprintf_chk@plt+0xd090>
   1ee5c:	mov	r4, #88	; 0x58
   1ee60:	mov	r8, #0
   1ee64:	b	1e634 <__snprintf_chk@plt+0xd2ac>
   1ee68:	ldr	r3, [sp, #28]
   1ee6c:	subs	r3, r3, #45	; 0x2d
   1ee70:	movne	r3, #1
   1ee74:	cmp	r5, #0
   1ee78:	movlt	r3, #0
   1ee7c:	cmp	r3, #0
   1ee80:	moveq	r5, #0
   1ee84:	mov	r4, r5
   1ee88:	cmp	r5, #1
   1ee8c:	movcc	r5, #1
   1ee90:	ldr	r3, [sp, #32]
   1ee94:	sub	r3, r3, fp
   1ee98:	cmp	r5, r3
   1ee9c:	bcs	1eee8 <__snprintf_chk@plt+0xdb60>
   1eea0:	cmp	sl, #0
   1eea4:	beq	1eee0 <__snprintf_chk@plt+0xdb58>
   1eea8:	cmp	r4, #1
   1eeac:	bls	1eed8 <__snprintf_chk@plt+0xdb50>
   1eeb0:	sub	r4, r4, #1
   1eeb4:	ldr	r3, [sp, #28]
   1eeb8:	cmp	r3, #43	; 0x2b
   1eebc:	cmpne	r3, #48	; 0x30
   1eec0:	mov	r2, r4
   1eec4:	moveq	r1, #48	; 0x30
   1eec8:	movne	r1, #32
   1eecc:	mov	r0, sl
   1eed0:	bl	1128c <memset@plt>
   1eed4:	add	sl, sl, r4
   1eed8:	mov	r3, #9
   1eedc:	strb	r3, [sl], #1
   1eee0:	add	fp, fp, r5
   1eee4:	b	1de40 <__snprintf_chk@plt+0xcab8>
   1eee8:	mov	r3, #34	; 0x22
   1eeec:	ldr	r2, [sp, #44]	; 0x2c
   1eef0:	str	r3, [r2]
   1eef4:	b	1de88 <__snprintf_chk@plt+0xcb00>
   1eef8:	ldr	r3, [sp, #36]	; 0x24
   1eefc:	ldr	r3, [r3, #24]
   1ef00:	add	r3, r3, #6
   1ef04:	ldr	r1, [pc, #-380]	; 1ed90 <__snprintf_chk@plt+0xda08>
   1ef08:	smull	r0, r1, r1, r3
   1ef0c:	add	r0, r1, r3
   1ef10:	asr	r1, r3, #31
   1ef14:	rsb	r1, r1, r0, asr #2
   1ef18:	rsb	r1, r1, r1, lsl #3
   1ef1c:	sub	r3, r3, r1
   1ef20:	add	r3, r3, #1
   1ef24:	mov	r8, #1
   1ef28:	b	1e854 <__snprintf_chk@plt+0xd4cc>
   1ef2c:	cmp	r2, #69	; 0x45
   1ef30:	beq	1e418 <__snprintf_chk@plt+0xd090>
   1ef34:	ldr	r1, [sp, #36]	; 0x24
   1ef38:	ldr	r3, [r1, #28]
   1ef3c:	ldr	r1, [r1, #24]
   1ef40:	sub	r3, r3, r1
   1ef44:	add	r3, r3, #7
   1ef48:	ldr	r1, [pc, #-448]	; 1ed90 <__snprintf_chk@plt+0xda08>
   1ef4c:	smull	r0, r1, r1, r3
   1ef50:	add	r1, r1, r3
   1ef54:	asr	r3, r3, #31
   1ef58:	rsb	r3, r3, r1, asr #2
   1ef5c:	mov	r8, #2
   1ef60:	b	1e854 <__snprintf_chk@plt+0xd4cc>
   1ef64:	cmp	r2, #69	; 0x45
   1ef68:	beq	1e418 <__snprintf_chk@plt+0xd090>
   1ef6c:	ldr	r0, [sp, #36]	; 0x24
   1ef70:	mov	r3, r0
   1ef74:	ldr	r8, [r0, #20]
   1ef78:	cmp	r8, #0
   1ef7c:	movlt	r3, #300	; 0x12c
   1ef80:	mvnge	r3, #99	; 0x63
   1ef84:	add	r3, r3, r8
   1ef88:	ldr	lr, [r0, #28]
   1ef8c:	ldr	r0, [r0, #24]
   1ef90:	str	r0, [sp, #52]	; 0x34
   1ef94:	sub	r0, lr, r0
   1ef98:	add	r0, r0, #380	; 0x17c
   1ef9c:	add	r0, r0, #2
   1efa0:	ldr	ip, [pc, #-536]	; 1ed90 <__snprintf_chk@plt+0xda08>
   1efa4:	smull	r9, ip, ip, r0
   1efa8:	add	r9, ip, r0
   1efac:	asr	ip, r0, #31
   1efb0:	rsb	ip, ip, r9, asr #2
   1efb4:	rsb	ip, ip, ip, lsl #3
   1efb8:	sub	ip, r0, ip
   1efbc:	sub	r9, lr, ip
   1efc0:	adds	r9, r9, #3
   1efc4:	bmi	1f0e8 <__snprintf_chk@plt+0xdd60>
   1efc8:	tst	r3, #3
   1efcc:	movne	r0, #0
   1efd0:	bne	1f01c <__snprintf_chk@plt+0xdc94>
   1efd4:	ldr	r0, [pc, #-580]	; 1ed98 <__snprintf_chk@plt+0xda10>
   1efd8:	smull	ip, r0, r0, r3
   1efdc:	asr	ip, r3, #31
   1efe0:	rsb	r0, ip, r0, asr #5
   1efe4:	mov	ip, #100	; 0x64
   1efe8:	mul	r0, ip, r0
   1efec:	cmp	r3, r0
   1eff0:	movne	r0, #1
   1eff4:	bne	1f01c <__snprintf_chk@plt+0xdc94>
   1eff8:	ldr	r0, [pc, #-616]	; 1ed98 <__snprintf_chk@plt+0xda10>
   1effc:	smull	ip, r0, r0, r3
   1f000:	asr	ip, r3, #31
   1f004:	rsb	ip, ip, r0, asr #7
   1f008:	mov	r0, #400	; 0x190
   1f00c:	mul	r0, r0, ip
   1f010:	cmp	r3, r0
   1f014:	movne	r0, #0
   1f018:	moveq	r0, #1
   1f01c:	add	r3, r0, #364	; 0x16c
   1f020:	add	r3, r3, #1
   1f024:	sub	r3, lr, r3
   1f028:	ldr	r0, [sp, #52]	; 0x34
   1f02c:	sub	r0, r3, r0
   1f030:	add	r0, r0, #380	; 0x17c
   1f034:	add	r0, r0, #2
   1f038:	ldr	ip, [pc, #-688]	; 1ed90 <__snprintf_chk@plt+0xda08>
   1f03c:	smull	ip, lr, ip, r0
   1f040:	add	lr, lr, r0
   1f044:	asr	ip, r0, #31
   1f048:	rsb	ip, ip, lr, asr #2
   1f04c:	rsb	ip, ip, ip, lsl #3
   1f050:	sub	ip, r0, ip
   1f054:	sub	r3, r3, ip
   1f058:	add	r3, r3, #3
   1f05c:	cmp	r3, #0
   1f060:	movge	r9, r3
   1f064:	mvn	lr, r3
   1f068:	lsr	lr, lr, #31
   1f06c:	cmp	r1, #71	; 0x47
   1f070:	beq	1f188 <__snprintf_chk@plt+0xde00>
   1f074:	cmp	r1, #103	; 0x67
   1f078:	bne	1f1b4 <__snprintf_chk@plt+0xde2c>
   1f07c:	ldr	r3, [pc, #-748]	; 1ed98 <__snprintf_chk@plt+0xda10>
   1f080:	smull	r1, r3, r3, r8
   1f084:	asr	r1, r8, #31
   1f088:	rsb	r1, r1, r3, asr #5
   1f08c:	mov	r0, #100	; 0x64
   1f090:	mul	r1, r0, r1
   1f094:	sub	r1, r8, r1
   1f098:	add	r1, r1, lr
   1f09c:	ldr	r3, [pc, #-780]	; 1ed98 <__snprintf_chk@plt+0xda10>
   1f0a0:	smull	r3, ip, r3, r1
   1f0a4:	asr	r3, r1, #31
   1f0a8:	rsb	r3, r3, ip, asr #5
   1f0ac:	mul	r3, r0, r3
   1f0b0:	subs	r3, r1, r3
   1f0b4:	movpl	r1, #0
   1f0b8:	strpl	r1, [sp, #52]	; 0x34
   1f0bc:	movpl	r8, #2
   1f0c0:	bpl	1e7bc <__snprintf_chk@plt+0xd434>
   1f0c4:	ldr	r1, [pc, #-824]	; 1ed94 <__snprintf_chk@plt+0xda0c>
   1f0c8:	sub	r1, r1, lr
   1f0cc:	cmp	r8, r1
   1f0d0:	rsblt	r3, r3, #0
   1f0d4:	addge	r3, r3, #100	; 0x64
   1f0d8:	mov	r1, #0
   1f0dc:	str	r1, [sp, #52]	; 0x34
   1f0e0:	mov	r8, #2
   1f0e4:	b	1e7bc <__snprintf_chk@plt+0xd434>
   1f0e8:	sub	r3, r3, #1
   1f0ec:	tst	r3, #3
   1f0f0:	movne	r3, #0
   1f0f4:	bne	1f140 <__snprintf_chk@plt+0xddb8>
   1f0f8:	ldr	r0, [pc, #-872]	; 1ed98 <__snprintf_chk@plt+0xda10>
   1f0fc:	smull	ip, r0, r0, r3
   1f100:	asr	ip, r3, #31
   1f104:	rsb	r0, ip, r0, asr #5
   1f108:	mov	ip, #100	; 0x64
   1f10c:	mul	r0, ip, r0
   1f110:	cmp	r3, r0
   1f114:	movne	r3, #1
   1f118:	bne	1f140 <__snprintf_chk@plt+0xddb8>
   1f11c:	ldr	r0, [pc, #-908]	; 1ed98 <__snprintf_chk@plt+0xda10>
   1f120:	smull	ip, r0, r0, r3
   1f124:	asr	ip, r3, #31
   1f128:	rsb	ip, ip, r0, asr #7
   1f12c:	mov	r0, #400	; 0x190
   1f130:	mul	r0, r0, ip
   1f134:	cmp	r3, r0
   1f138:	movne	r3, #0
   1f13c:	moveq	r3, #1
   1f140:	add	r3, r3, #364	; 0x16c
   1f144:	add	r3, r3, #1
   1f148:	add	r3, r3, lr
   1f14c:	ldr	r0, [sp, #52]	; 0x34
   1f150:	sub	r0, r3, r0
   1f154:	add	r0, r0, #380	; 0x17c
   1f158:	add	r0, r0, #2
   1f15c:	ldr	ip, [pc, #-980]	; 1ed90 <__snprintf_chk@plt+0xda08>
   1f160:	smull	ip, lr, ip, r0
   1f164:	add	lr, lr, r0
   1f168:	asr	ip, r0, #31
   1f16c:	rsb	ip, ip, lr, asr #2
   1f170:	rsb	ip, ip, ip, lsl #3
   1f174:	sub	ip, r0, ip
   1f178:	sub	ip, r3, ip
   1f17c:	add	r9, ip, #3
   1f180:	mvn	lr, #0
   1f184:	b	1f06c <__snprintf_chk@plt+0xdce4>
   1f188:	ldr	r3, [pc, #-1020]	; 1ed94 <__snprintf_chk@plt+0xda0c>
   1f18c:	sub	r3, r3, lr
   1f190:	cmp	r8, r3
   1f194:	movge	r3, #0
   1f198:	movlt	r3, #1
   1f19c:	str	r3, [sp, #52]	; 0x34
   1f1a0:	add	r3, r8, #1888	; 0x760
   1f1a4:	add	r3, r3, #12
   1f1a8:	add	r3, r3, lr
   1f1ac:	mov	r8, #4
   1f1b0:	b	1e7bc <__snprintf_chk@plt+0xd434>
   1f1b4:	ldr	r3, [pc, #-1068]	; 1ed90 <__snprintf_chk@plt+0xda08>
   1f1b8:	smull	r1, r3, r3, r9
   1f1bc:	add	r1, r3, r9
   1f1c0:	asr	r3, r9, #31
   1f1c4:	rsb	r3, r3, r1, asr #2
   1f1c8:	add	r3, r3, #1
   1f1cc:	mov	r8, #2
   1f1d0:	b	1e854 <__snprintf_chk@plt+0xd4cc>
   1f1d4:	cmp	r2, #69	; 0x45
   1f1d8:	beq	1e418 <__snprintf_chk@plt+0xd090>
   1f1dc:	ldr	ip, [sp, #36]	; 0x24
   1f1e0:	ldr	r3, [ip, #24]
   1f1e4:	add	r3, r3, #6
   1f1e8:	ldr	r1, [pc, #-1120]	; 1ed90 <__snprintf_chk@plt+0xda08>
   1f1ec:	smull	r0, r1, r1, r3
   1f1f0:	add	r0, r1, r3
   1f1f4:	asr	r1, r3, #31
   1f1f8:	rsb	r1, r1, r0, asr #2
   1f1fc:	rsb	r1, r1, r1, lsl #3
   1f200:	sub	r1, r3, r1
   1f204:	ldr	r3, [ip, #28]
   1f208:	sub	r3, r3, r1
   1f20c:	add	r3, r3, #7
   1f210:	ldr	r1, [pc, #-1160]	; 1ed90 <__snprintf_chk@plt+0xda08>
   1f214:	smull	r0, r1, r1, r3
   1f218:	add	r1, r1, r3
   1f21c:	asr	r3, r3, #31
   1f220:	rsb	r3, r3, r1, asr #2
   1f224:	mov	r8, #2
   1f228:	b	1e854 <__snprintf_chk@plt+0xd4cc>
   1f22c:	cmp	r2, #69	; 0x45
   1f230:	beq	1e418 <__snprintf_chk@plt+0xd090>
   1f234:	ldr	r3, [sp, #36]	; 0x24
   1f238:	ldr	r3, [r3, #24]
   1f23c:	mov	r8, #1
   1f240:	b	1e854 <__snprintf_chk@plt+0xd4cc>
   1f244:	cmp	r2, #69	; 0x45
   1f248:	beq	1f570 <__snprintf_chk@plt+0xe1e8>
   1f24c:	cmp	r2, #79	; 0x4f
   1f250:	beq	1e418 <__snprintf_chk@plt+0xd090>
   1f254:	ldr	r3, [sp, #36]	; 0x24
   1f258:	ldr	r3, [r3, #20]
   1f25c:	ldr	r1, [pc, #-1232]	; 1ed94 <__snprintf_chk@plt+0xda0c>
   1f260:	cmp	r3, r1
   1f264:	movge	r1, #0
   1f268:	movlt	r1, #1
   1f26c:	str	r1, [sp, #52]	; 0x34
   1f270:	add	r3, r3, #1888	; 0x760
   1f274:	add	r3, r3, #12
   1f278:	mov	r8, #4
   1f27c:	b	1e7bc <__snprintf_chk@plt+0xd434>
   1f280:	cmp	r2, #69	; 0x45
   1f284:	beq	1f578 <__snprintf_chk@plt+0xe1f0>
   1f288:	ldr	r3, [sp, #36]	; 0x24
   1f28c:	ldr	r1, [r3, #20]
   1f290:	ldr	r3, [pc, #-1280]	; 1ed98 <__snprintf_chk@plt+0xda10>
   1f294:	smull	r3, r0, r3, r1
   1f298:	asr	r3, r1, #31
   1f29c:	rsb	r3, r3, r0, asr #5
   1f2a0:	mov	r0, #100	; 0x64
   1f2a4:	mul	r3, r0, r3
   1f2a8:	subs	r3, r1, r3
   1f2ac:	bmi	1f2c0 <__snprintf_chk@plt+0xdf38>
   1f2b0:	mov	r1, #0
   1f2b4:	str	r1, [sp, #52]	; 0x34
   1f2b8:	mov	r8, #2
   1f2bc:	b	1e7bc <__snprintf_chk@plt+0xd434>
   1f2c0:	sub	r0, r0, #2000	; 0x7d0
   1f2c4:	cmp	r1, r0
   1f2c8:	rsblt	r3, r3, #0
   1f2cc:	addge	r3, r3, #100	; 0x64
   1f2d0:	b	1f2b0 <__snprintf_chk@plt+0xdf28>
   1f2d4:	ldr	r3, [sp, #40]	; 0x28
   1f2d8:	cmp	r8, #0
   1f2dc:	movne	r3, #0
   1f2e0:	str	r3, [sp, #40]	; 0x28
   1f2e4:	ldr	r0, [sp, #60]	; 0x3c
   1f2e8:	bl	1122c <strlen@plt>
   1f2ec:	mov	r9, r0
   1f2f0:	ldr	r3, [sp, #28]
   1f2f4:	subs	r3, r3, #45	; 0x2d
   1f2f8:	movne	r3, #1
   1f2fc:	cmp	r5, #0
   1f300:	movlt	r3, #0
   1f304:	cmp	r3, #0
   1f308:	moveq	r5, #0
   1f30c:	mov	r4, r5
   1f310:	cmp	r5, r0
   1f314:	movcc	r5, r0
   1f318:	ldr	r3, [sp, #32]
   1f31c:	sub	r3, r3, fp
   1f320:	cmp	r5, r3
   1f324:	bcs	1f388 <__snprintf_chk@plt+0xe000>
   1f328:	cmp	sl, #0
   1f32c:	beq	1f3ac <__snprintf_chk@plt+0xe024>
   1f330:	cmp	r4, r0
   1f334:	bls	1f360 <__snprintf_chk@plt+0xdfd8>
   1f338:	sub	r4, r4, r0
   1f33c:	ldr	r3, [sp, #28]
   1f340:	cmp	r3, #43	; 0x2b
   1f344:	cmpne	r3, #48	; 0x30
   1f348:	mov	r2, r4
   1f34c:	moveq	r1, #48	; 0x30
   1f350:	movne	r1, #32
   1f354:	mov	r0, sl
   1f358:	bl	1128c <memset@plt>
   1f35c:	add	sl, sl, r4
   1f360:	cmp	r8, #0
   1f364:	bne	1f398 <__snprintf_chk@plt+0xe010>
   1f368:	ldr	r3, [sp, #40]	; 0x28
   1f36c:	cmp	r3, #0
   1f370:	beq	1f3b4 <__snprintf_chk@plt+0xe02c>
   1f374:	mov	r2, r9
   1f378:	ldr	r1, [sp, #60]	; 0x3c
   1f37c:	mov	r0, sl
   1f380:	bl	1dd20 <__snprintf_chk@plt+0xc998>
   1f384:	b	1f3a8 <__snprintf_chk@plt+0xe020>
   1f388:	mov	r3, #34	; 0x22
   1f38c:	ldr	r2, [sp, #44]	; 0x2c
   1f390:	str	r3, [r2]
   1f394:	b	1de88 <__snprintf_chk@plt+0xcb00>
   1f398:	mov	r2, r9
   1f39c:	ldr	r1, [sp, #60]	; 0x3c
   1f3a0:	mov	r0, sl
   1f3a4:	bl	1dcdc <__snprintf_chk@plt+0xc954>
   1f3a8:	add	sl, sl, r9
   1f3ac:	add	fp, fp, r5
   1f3b0:	b	1de40 <__snprintf_chk@plt+0xcab8>
   1f3b4:	mov	r2, r9
   1f3b8:	ldr	r1, [sp, #60]	; 0x3c
   1f3bc:	mov	r0, sl
   1f3c0:	bl	110b8 <memcpy@plt>
   1f3c4:	b	1f3a8 <__snprintf_chk@plt+0xe020>
   1f3c8:	add	r1, r7, #2
   1f3cc:	mov	lr, #1
   1f3d0:	add	lr, lr, #1
   1f3d4:	mov	r0, r1
   1f3d8:	ldrb	r3, [r1], #1
   1f3dc:	cmp	r3, #58	; 0x3a
   1f3e0:	bne	1e3f8 <__snprintf_chk@plt+0xd070>
   1f3e4:	b	1f3d0 <__snprintf_chk@plt+0xe048>
   1f3e8:	mov	lr, #0
   1f3ec:	ldr	r1, [sp, #36]	; 0x24
   1f3f0:	ldr	r3, [r1, #32]
   1f3f4:	cmp	r3, #0
   1f3f8:	blt	1de40 <__snprintf_chk@plt+0xcab8>
   1f3fc:	mov	r3, r1
   1f400:	ldr	r1, [r1, #36]	; 0x24
   1f404:	cmp	r1, #0
   1f408:	movlt	r3, #1
   1f40c:	blt	1f42c <__snprintf_chk@plt+0xe0a4>
   1f410:	movne	r3, #0
   1f414:	bne	1f42c <__snprintf_chk@plt+0xe0a4>
   1f418:	ldr	r3, [sp, #60]	; 0x3c
   1f41c:	ldrb	r3, [r3]
   1f420:	cmp	r3, #45	; 0x2d
   1f424:	movne	r3, #0
   1f428:	moveq	r3, #1
   1f42c:	str	r3, [sp, #52]	; 0x34
   1f430:	ldr	r3, [pc, #-1692]	; 1ed9c <__snprintf_chk@plt+0xda14>
   1f434:	smull	r0, r3, r3, r1
   1f438:	add	r3, r3, r1
   1f43c:	asr	r0, r1, #31
   1f440:	rsb	r8, r0, r3, asr #11
   1f444:	ldr	r3, [pc, #-1708]	; 1eda0 <__snprintf_chk@plt+0xda18>
   1f448:	smull	ip, r3, r3, r1
   1f44c:	add	r3, r3, r1
   1f450:	rsb	r3, r0, r3, asr #5
   1f454:	ldr	r0, [pc, #-1724]	; 1eda0 <__snprintf_chk@plt+0xda18>
   1f458:	smull	ip, r0, r0, r3
   1f45c:	add	r0, r0, r3
   1f460:	asr	ip, r3, #31
   1f464:	rsb	r0, ip, r0, asr #5
   1f468:	rsb	r0, r0, r0, lsl #4
   1f46c:	sub	r0, r3, r0, lsl #2
   1f470:	rsb	r3, r3, r3, lsl #4
   1f474:	sub	r3, r1, r3, lsl #2
   1f478:	cmp	lr, #3
   1f47c:	ldrls	pc, [pc, lr, lsl #2]
   1f480:	b	1e418 <__snprintf_chk@plt+0xd090>
   1f484:	muleq	r1, r4, r4
   1f488:	andeq	pc, r1, ip, lsr #9
   1f48c:	andeq	pc, r1, r4, asr #9
   1f490:	andeq	pc, r1, r8, ror #9
   1f494:	mov	r3, #100	; 0x64
   1f498:	mla	r3, r3, r8, r0
   1f49c:	mov	r0, #0
   1f4a0:	mov	r9, #1
   1f4a4:	mov	r8, #5
   1f4a8:	b	1e864 <__snprintf_chk@plt+0xd4dc>
   1f4ac:	mov	r3, #100	; 0x64
   1f4b0:	mla	r3, r3, r8, r0
   1f4b4:	mov	r0, #4
   1f4b8:	mov	r9, #1
   1f4bc:	mov	r8, #6
   1f4c0:	b	1e864 <__snprintf_chk@plt+0xd4dc>
   1f4c4:	mov	r1, #100	; 0x64
   1f4c8:	mul	r0, r1, r0
   1f4cc:	ldr	r1, [pc, #-1840]	; 1eda4 <__snprintf_chk@plt+0xda1c>
   1f4d0:	mla	r0, r1, r8, r0
   1f4d4:	add	r3, r0, r3
   1f4d8:	mov	r0, #20
   1f4dc:	mov	r9, #1
   1f4e0:	mov	r8, #9
   1f4e4:	b	1e864 <__snprintf_chk@plt+0xd4dc>
   1f4e8:	cmp	r3, #0
   1f4ec:	bne	1f4c4 <__snprintf_chk@plt+0xe13c>
   1f4f0:	cmp	r0, #0
   1f4f4:	bne	1f4ac <__snprintf_chk@plt+0xe124>
   1f4f8:	mov	r3, r8
   1f4fc:	mov	r9, #1
   1f500:	mov	r8, #3
   1f504:	b	1e864 <__snprintf_chk@plt+0xd4dc>
   1f508:	mov	r3, #34	; 0x22
   1f50c:	ldr	r2, [sp, #44]	; 0x2c
   1f510:	str	r3, [r2]
   1f514:	b	1de88 <__snprintf_chk@plt+0xcb00>
   1f518:	mov	r2, r8
   1f51c:	mov	r1, r9
   1f520:	mov	r0, sl
   1f524:	bl	110b8 <memcpy@plt>
   1f528:	b	1e4ac <__snprintf_chk@plt+0xd124>
   1f52c:	mov	fp, #0
   1f530:	ldr	r3, [sp, #32]
   1f534:	cmp	sl, #0
   1f538:	cmpne	r3, #0
   1f53c:	movne	r3, #0
   1f540:	strbne	r3, [sl]
   1f544:	ldr	r3, [sp, #44]	; 0x2c
   1f548:	ldr	r2, [sp, #64]	; 0x40
   1f54c:	str	r2, [r3]
   1f550:	b	1de8c <__snprintf_chk@plt+0xcb04>
   1f554:	mov	r4, #67	; 0x43
   1f558:	mov	r3, #32
   1f55c:	strb	r3, [sp, #72]	; 0x48
   1f560:	mov	r3, #37	; 0x25
   1f564:	strb	r3, [sp, #73]	; 0x49
   1f568:	mov	r8, #0
   1f56c:	b	1e654 <__snprintf_chk@plt+0xd2cc>
   1f570:	mov	r4, #89	; 0x59
   1f574:	b	1f558 <__snprintf_chk@plt+0xe1d0>
   1f578:	mov	r4, #121	; 0x79
   1f57c:	b	1f558 <__snprintf_chk@plt+0xe1d0>
   1f580:	mov	r3, #45	; 0x2d
   1f584:	str	r3, [sp, #52]	; 0x34
   1f588:	add	r8, sp, #86	; 0x56
   1f58c:	sub	r3, r8, r4
   1f590:	str	r3, [sp, #68]	; 0x44
   1f594:	sub	r8, r5, #1
   1f598:	sub	r8, r8, r3
   1f59c:	ldr	r2, [sp, #28]
   1f5a0:	subs	r9, r2, #45	; 0x2d
   1f5a4:	movne	r9, #1
   1f5a8:	cmp	r8, #0
   1f5ac:	movle	r3, #0
   1f5b0:	andgt	r3, r9, #1
   1f5b4:	cmp	r3, #0
   1f5b8:	moveq	r8, #0
   1f5bc:	cmp	r2, #95	; 0x5f
   1f5c0:	beq	1e95c <__snprintf_chk@plt+0xd5d4>
   1f5c4:	ldr	r3, [sp, #32]
   1f5c8:	sub	r3, r3, fp
   1f5cc:	cmp	r3, #1
   1f5d0:	bls	1e984 <__snprintf_chk@plt+0xd5fc>
   1f5d4:	cmp	sl, #0
   1f5d8:	ldrbne	r3, [sp, #52]	; 0x34
   1f5dc:	strbne	r3, [sl], #1
   1f5e0:	add	fp, fp, #1
   1f5e4:	sub	r5, r5, #1
   1f5e8:	ldr	r8, [sp, #68]	; 0x44
   1f5ec:	cmp	r5, #0
   1f5f0:	movlt	r9, #0
   1f5f4:	andge	r9, r9, #1
   1f5f8:	cmp	r9, #0
   1f5fc:	moveq	r5, #0
   1f600:	cmp	r5, r8
   1f604:	movcs	r9, r5
   1f608:	movcc	r9, r8
   1f60c:	ldr	r2, [sp, #32]
   1f610:	sub	r2, r2, fp
   1f614:	cmp	r9, r2
   1f618:	bcs	1e994 <__snprintf_chk@plt+0xd60c>
   1f61c:	cmp	sl, #0
   1f620:	beq	1f674 <__snprintf_chk@plt+0xe2ec>
   1f624:	cmp	r5, r8
   1f628:	bls	1f654 <__snprintf_chk@plt+0xe2cc>
   1f62c:	sub	r5, r5, r8
   1f630:	ldr	r3, [sp, #28]
   1f634:	cmp	r3, #43	; 0x2b
   1f638:	cmpne	r3, #48	; 0x30
   1f63c:	mov	r2, r5
   1f640:	moveq	r1, #48	; 0x30
   1f644:	movne	r1, #32
   1f648:	mov	r0, sl
   1f64c:	bl	1128c <memset@plt>
   1f650:	add	sl, sl, r5
   1f654:	ldr	r3, [sp, #40]	; 0x28
   1f658:	cmp	r3, #0
   1f65c:	beq	1e9a4 <__snprintf_chk@plt+0xd61c>
   1f660:	mov	r2, r8
   1f664:	mov	r1, r4
   1f668:	mov	r0, sl
   1f66c:	bl	1dd20 <__snprintf_chk@plt+0xc998>
   1f670:	add	sl, sl, r8
   1f674:	add	fp, fp, r9
   1f678:	b	1de40 <__snprintf_chk@plt+0xcab8>
   1f67c:	mov	r3, #43	; 0x2b
   1f680:	str	r3, [sp, #52]	; 0x34
   1f684:	b	1f588 <__snprintf_chk@plt+0xe200>
   1f688:	ldr	r3, [sp, #32]
   1f68c:	cmp	r3, fp
   1f690:	beq	1ec38 <__snprintf_chk@plt+0xd8b0>
   1f694:	mov	r5, #0
   1f698:	b	1ec0c <__snprintf_chk@plt+0xd884>
   1f69c:	push	{r4, lr}
   1f6a0:	sub	sp, sp, #32
   1f6a4:	mov	ip, #0
   1f6a8:	add	lr, sp, #32
   1f6ac:	strb	ip, [lr, #-1]!
   1f6b0:	ldr	r4, [sp, #44]	; 0x2c
   1f6b4:	str	r4, [sp, #20]
   1f6b8:	ldr	r4, [sp, #40]	; 0x28
   1f6bc:	str	r4, [sp, #16]
   1f6c0:	str	lr, [sp, #12]
   1f6c4:	mvn	lr, #0
   1f6c8:	str	lr, [sp, #8]
   1f6cc:	str	ip, [sp, #4]
   1f6d0:	str	ip, [sp]
   1f6d4:	bl	1dd64 <__snprintf_chk@plt+0xc9dc>
   1f6d8:	add	sp, sp, #32
   1f6dc:	pop	{r4, pc}
   1f6e0:	push	{r4, r5, r6, lr}
   1f6e4:	mov	r6, r0
   1f6e8:	mov	r5, r1
   1f6ec:	subs	r4, r2, #0
   1f6f0:	beq	1f71c <__snprintf_chk@plt+0xe394>
   1f6f4:	mov	r1, r4
   1f6f8:	mvn	r0, #0
   1f6fc:	bl	1f834 <__snprintf_chk@plt+0xe4ac>
   1f700:	cmp	r0, r5
   1f704:	bcs	1f71c <__snprintf_chk@plt+0xe394>
   1f708:	bl	11250 <__errno_location@plt>
   1f70c:	mov	r3, #12
   1f710:	str	r3, [r0]
   1f714:	mov	r0, #0
   1f718:	pop	{r4, r5, r6, pc}
   1f71c:	mul	r1, r5, r4
   1f720:	mov	r0, r6
   1f724:	bl	1db88 <__snprintf_chk@plt+0xc800>
   1f728:	pop	{r4, r5, r6, pc}
   1f72c:	push	{lr}		; (str lr, [sp, #-4]!)
   1f730:	sub	sp, sp, #268	; 0x10c
   1f734:	ldr	r2, [pc, #68]	; 1f780 <__snprintf_chk@plt+0xe3f8>
   1f738:	add	r1, sp, #4
   1f73c:	bl	1f78c <__snprintf_chk@plt+0xe404>
   1f740:	cmp	r0, #0
   1f744:	movne	r0, #0
   1f748:	bne	1f778 <__snprintf_chk@plt+0xe3f0>
   1f74c:	ldr	r1, [pc, #48]	; 1f784 <__snprintf_chk@plt+0xe3fc>
   1f750:	add	r0, sp, #4
   1f754:	bl	11070 <strcmp@plt>
   1f758:	cmp	r0, #0
   1f75c:	moveq	r0, #0
   1f760:	beq	1f778 <__snprintf_chk@plt+0xe3f0>
   1f764:	ldr	r1, [pc, #28]	; 1f788 <__snprintf_chk@plt+0xe400>
   1f768:	add	r0, sp, #4
   1f76c:	bl	11070 <strcmp@plt>
   1f770:	adds	r0, r0, #0
   1f774:	movne	r0, #1
   1f778:	add	sp, sp, #268	; 0x10c
   1f77c:	pop	{pc}		; (ldr pc, [sp], #4)
   1f780:	andeq	r0, r0, r1, lsl #2
   1f784:	andeq	r0, r2, r8, asr #3
   1f788:	andeq	r3, r2, r4, lsr #15
   1f78c:	push	{r4, r5, r6, lr}
   1f790:	mov	r6, r1
   1f794:	mov	r4, r2
   1f798:	mov	r1, #0
   1f79c:	bl	112ec <setlocale@plt>
   1f7a0:	subs	r5, r0, #0
   1f7a4:	beq	1f7c8 <__snprintf_chk@plt+0xe440>
   1f7a8:	mov	r0, r5
   1f7ac:	bl	1122c <strlen@plt>
   1f7b0:	cmp	r4, r0
   1f7b4:	bhi	1f7e0 <__snprintf_chk@plt+0xe458>
   1f7b8:	cmp	r4, #0
   1f7bc:	bne	1f7f8 <__snprintf_chk@plt+0xe470>
   1f7c0:	mov	r0, #34	; 0x22
   1f7c4:	pop	{r4, r5, r6, pc}
   1f7c8:	cmp	r4, #0
   1f7cc:	beq	1f81c <__snprintf_chk@plt+0xe494>
   1f7d0:	mov	r3, #0
   1f7d4:	strb	r3, [r6]
   1f7d8:	mov	r0, #22
   1f7dc:	pop	{r4, r5, r6, pc}
   1f7e0:	add	r2, r0, #1
   1f7e4:	mov	r1, r5
   1f7e8:	mov	r0, r6
   1f7ec:	bl	110b8 <memcpy@plt>
   1f7f0:	mov	r0, #0
   1f7f4:	pop	{r4, r5, r6, pc}
   1f7f8:	sub	r4, r4, #1
   1f7fc:	mov	r2, r4
   1f800:	mov	r1, r5
   1f804:	mov	r0, r6
   1f808:	bl	110b8 <memcpy@plt>
   1f80c:	mov	r3, #0
   1f810:	strb	r3, [r6, r4]
   1f814:	mov	r0, #34	; 0x22
   1f818:	pop	{r4, r5, r6, pc}
   1f81c:	mov	r0, #22
   1f820:	pop	{r4, r5, r6, pc}
   1f824:	push	{r4, lr}
   1f828:	mov	r1, #0
   1f82c:	bl	112ec <setlocale@plt>
   1f830:	pop	{r4, pc}
   1f834:	subs	r2, r1, #1
   1f838:	bxeq	lr
   1f83c:	bcc	1fa14 <__snprintf_chk@plt+0xe68c>
   1f840:	cmp	r0, r1
   1f844:	bls	1f9f8 <__snprintf_chk@plt+0xe670>
   1f848:	tst	r1, r2
   1f84c:	beq	1fa04 <__snprintf_chk@plt+0xe67c>
   1f850:	clz	r3, r0
   1f854:	clz	r2, r1
   1f858:	sub	r3, r2, r3
   1f85c:	rsbs	r3, r3, #31
   1f860:	addne	r3, r3, r3, lsl #1
   1f864:	mov	r2, #0
   1f868:	addne	pc, pc, r3, lsl #2
   1f86c:	nop			; (mov r0, r0)
   1f870:	cmp	r0, r1, lsl #31
   1f874:	adc	r2, r2, r2
   1f878:	subcs	r0, r0, r1, lsl #31
   1f87c:	cmp	r0, r1, lsl #30
   1f880:	adc	r2, r2, r2
   1f884:	subcs	r0, r0, r1, lsl #30
   1f888:	cmp	r0, r1, lsl #29
   1f88c:	adc	r2, r2, r2
   1f890:	subcs	r0, r0, r1, lsl #29
   1f894:	cmp	r0, r1, lsl #28
   1f898:	adc	r2, r2, r2
   1f89c:	subcs	r0, r0, r1, lsl #28
   1f8a0:	cmp	r0, r1, lsl #27
   1f8a4:	adc	r2, r2, r2
   1f8a8:	subcs	r0, r0, r1, lsl #27
   1f8ac:	cmp	r0, r1, lsl #26
   1f8b0:	adc	r2, r2, r2
   1f8b4:	subcs	r0, r0, r1, lsl #26
   1f8b8:	cmp	r0, r1, lsl #25
   1f8bc:	adc	r2, r2, r2
   1f8c0:	subcs	r0, r0, r1, lsl #25
   1f8c4:	cmp	r0, r1, lsl #24
   1f8c8:	adc	r2, r2, r2
   1f8cc:	subcs	r0, r0, r1, lsl #24
   1f8d0:	cmp	r0, r1, lsl #23
   1f8d4:	adc	r2, r2, r2
   1f8d8:	subcs	r0, r0, r1, lsl #23
   1f8dc:	cmp	r0, r1, lsl #22
   1f8e0:	adc	r2, r2, r2
   1f8e4:	subcs	r0, r0, r1, lsl #22
   1f8e8:	cmp	r0, r1, lsl #21
   1f8ec:	adc	r2, r2, r2
   1f8f0:	subcs	r0, r0, r1, lsl #21
   1f8f4:	cmp	r0, r1, lsl #20
   1f8f8:	adc	r2, r2, r2
   1f8fc:	subcs	r0, r0, r1, lsl #20
   1f900:	cmp	r0, r1, lsl #19
   1f904:	adc	r2, r2, r2
   1f908:	subcs	r0, r0, r1, lsl #19
   1f90c:	cmp	r0, r1, lsl #18
   1f910:	adc	r2, r2, r2
   1f914:	subcs	r0, r0, r1, lsl #18
   1f918:	cmp	r0, r1, lsl #17
   1f91c:	adc	r2, r2, r2
   1f920:	subcs	r0, r0, r1, lsl #17
   1f924:	cmp	r0, r1, lsl #16
   1f928:	adc	r2, r2, r2
   1f92c:	subcs	r0, r0, r1, lsl #16
   1f930:	cmp	r0, r1, lsl #15
   1f934:	adc	r2, r2, r2
   1f938:	subcs	r0, r0, r1, lsl #15
   1f93c:	cmp	r0, r1, lsl #14
   1f940:	adc	r2, r2, r2
   1f944:	subcs	r0, r0, r1, lsl #14
   1f948:	cmp	r0, r1, lsl #13
   1f94c:	adc	r2, r2, r2
   1f950:	subcs	r0, r0, r1, lsl #13
   1f954:	cmp	r0, r1, lsl #12
   1f958:	adc	r2, r2, r2
   1f95c:	subcs	r0, r0, r1, lsl #12
   1f960:	cmp	r0, r1, lsl #11
   1f964:	adc	r2, r2, r2
   1f968:	subcs	r0, r0, r1, lsl #11
   1f96c:	cmp	r0, r1, lsl #10
   1f970:	adc	r2, r2, r2
   1f974:	subcs	r0, r0, r1, lsl #10
   1f978:	cmp	r0, r1, lsl #9
   1f97c:	adc	r2, r2, r2
   1f980:	subcs	r0, r0, r1, lsl #9
   1f984:	cmp	r0, r1, lsl #8
   1f988:	adc	r2, r2, r2
   1f98c:	subcs	r0, r0, r1, lsl #8
   1f990:	cmp	r0, r1, lsl #7
   1f994:	adc	r2, r2, r2
   1f998:	subcs	r0, r0, r1, lsl #7
   1f99c:	cmp	r0, r1, lsl #6
   1f9a0:	adc	r2, r2, r2
   1f9a4:	subcs	r0, r0, r1, lsl #6
   1f9a8:	cmp	r0, r1, lsl #5
   1f9ac:	adc	r2, r2, r2
   1f9b0:	subcs	r0, r0, r1, lsl #5
   1f9b4:	cmp	r0, r1, lsl #4
   1f9b8:	adc	r2, r2, r2
   1f9bc:	subcs	r0, r0, r1, lsl #4
   1f9c0:	cmp	r0, r1, lsl #3
   1f9c4:	adc	r2, r2, r2
   1f9c8:	subcs	r0, r0, r1, lsl #3
   1f9cc:	cmp	r0, r1, lsl #2
   1f9d0:	adc	r2, r2, r2
   1f9d4:	subcs	r0, r0, r1, lsl #2
   1f9d8:	cmp	r0, r1, lsl #1
   1f9dc:	adc	r2, r2, r2
   1f9e0:	subcs	r0, r0, r1, lsl #1
   1f9e4:	cmp	r0, r1
   1f9e8:	adc	r2, r2, r2
   1f9ec:	subcs	r0, r0, r1
   1f9f0:	mov	r0, r2
   1f9f4:	bx	lr
   1f9f8:	moveq	r0, #1
   1f9fc:	movne	r0, #0
   1fa00:	bx	lr
   1fa04:	clz	r2, r1
   1fa08:	rsb	r2, r2, #31
   1fa0c:	lsr	r0, r0, r2
   1fa10:	bx	lr
   1fa14:	cmp	r0, #0
   1fa18:	mvnne	r0, #0
   1fa1c:	b	1fd54 <__snprintf_chk@plt+0xe9cc>
   1fa20:	cmp	r1, #0
   1fa24:	beq	1fa14 <__snprintf_chk@plt+0xe68c>
   1fa28:	push	{r0, r1, lr}
   1fa2c:	bl	1f834 <__snprintf_chk@plt+0xe4ac>
   1fa30:	pop	{r1, r2, lr}
   1fa34:	mul	r3, r2, r0
   1fa38:	sub	r1, r1, r3
   1fa3c:	bx	lr
   1fa40:	cmp	r1, #0
   1fa44:	beq	1fc50 <__snprintf_chk@plt+0xe8c8>
   1fa48:	eor	ip, r0, r1
   1fa4c:	rsbmi	r1, r1, #0
   1fa50:	subs	r2, r1, #1
   1fa54:	beq	1fc1c <__snprintf_chk@plt+0xe894>
   1fa58:	movs	r3, r0
   1fa5c:	rsbmi	r3, r0, #0
   1fa60:	cmp	r3, r1
   1fa64:	bls	1fc28 <__snprintf_chk@plt+0xe8a0>
   1fa68:	tst	r1, r2
   1fa6c:	beq	1fc38 <__snprintf_chk@plt+0xe8b0>
   1fa70:	clz	r2, r3
   1fa74:	clz	r0, r1
   1fa78:	sub	r2, r0, r2
   1fa7c:	rsbs	r2, r2, #31
   1fa80:	addne	r2, r2, r2, lsl #1
   1fa84:	mov	r0, #0
   1fa88:	addne	pc, pc, r2, lsl #2
   1fa8c:	nop			; (mov r0, r0)
   1fa90:	cmp	r3, r1, lsl #31
   1fa94:	adc	r0, r0, r0
   1fa98:	subcs	r3, r3, r1, lsl #31
   1fa9c:	cmp	r3, r1, lsl #30
   1faa0:	adc	r0, r0, r0
   1faa4:	subcs	r3, r3, r1, lsl #30
   1faa8:	cmp	r3, r1, lsl #29
   1faac:	adc	r0, r0, r0
   1fab0:	subcs	r3, r3, r1, lsl #29
   1fab4:	cmp	r3, r1, lsl #28
   1fab8:	adc	r0, r0, r0
   1fabc:	subcs	r3, r3, r1, lsl #28
   1fac0:	cmp	r3, r1, lsl #27
   1fac4:	adc	r0, r0, r0
   1fac8:	subcs	r3, r3, r1, lsl #27
   1facc:	cmp	r3, r1, lsl #26
   1fad0:	adc	r0, r0, r0
   1fad4:	subcs	r3, r3, r1, lsl #26
   1fad8:	cmp	r3, r1, lsl #25
   1fadc:	adc	r0, r0, r0
   1fae0:	subcs	r3, r3, r1, lsl #25
   1fae4:	cmp	r3, r1, lsl #24
   1fae8:	adc	r0, r0, r0
   1faec:	subcs	r3, r3, r1, lsl #24
   1faf0:	cmp	r3, r1, lsl #23
   1faf4:	adc	r0, r0, r0
   1faf8:	subcs	r3, r3, r1, lsl #23
   1fafc:	cmp	r3, r1, lsl #22
   1fb00:	adc	r0, r0, r0
   1fb04:	subcs	r3, r3, r1, lsl #22
   1fb08:	cmp	r3, r1, lsl #21
   1fb0c:	adc	r0, r0, r0
   1fb10:	subcs	r3, r3, r1, lsl #21
   1fb14:	cmp	r3, r1, lsl #20
   1fb18:	adc	r0, r0, r0
   1fb1c:	subcs	r3, r3, r1, lsl #20
   1fb20:	cmp	r3, r1, lsl #19
   1fb24:	adc	r0, r0, r0
   1fb28:	subcs	r3, r3, r1, lsl #19
   1fb2c:	cmp	r3, r1, lsl #18
   1fb30:	adc	r0, r0, r0
   1fb34:	subcs	r3, r3, r1, lsl #18
   1fb38:	cmp	r3, r1, lsl #17
   1fb3c:	adc	r0, r0, r0
   1fb40:	subcs	r3, r3, r1, lsl #17
   1fb44:	cmp	r3, r1, lsl #16
   1fb48:	adc	r0, r0, r0
   1fb4c:	subcs	r3, r3, r1, lsl #16
   1fb50:	cmp	r3, r1, lsl #15
   1fb54:	adc	r0, r0, r0
   1fb58:	subcs	r3, r3, r1, lsl #15
   1fb5c:	cmp	r3, r1, lsl #14
   1fb60:	adc	r0, r0, r0
   1fb64:	subcs	r3, r3, r1, lsl #14
   1fb68:	cmp	r3, r1, lsl #13
   1fb6c:	adc	r0, r0, r0
   1fb70:	subcs	r3, r3, r1, lsl #13
   1fb74:	cmp	r3, r1, lsl #12
   1fb78:	adc	r0, r0, r0
   1fb7c:	subcs	r3, r3, r1, lsl #12
   1fb80:	cmp	r3, r1, lsl #11
   1fb84:	adc	r0, r0, r0
   1fb88:	subcs	r3, r3, r1, lsl #11
   1fb8c:	cmp	r3, r1, lsl #10
   1fb90:	adc	r0, r0, r0
   1fb94:	subcs	r3, r3, r1, lsl #10
   1fb98:	cmp	r3, r1, lsl #9
   1fb9c:	adc	r0, r0, r0
   1fba0:	subcs	r3, r3, r1, lsl #9
   1fba4:	cmp	r3, r1, lsl #8
   1fba8:	adc	r0, r0, r0
   1fbac:	subcs	r3, r3, r1, lsl #8
   1fbb0:	cmp	r3, r1, lsl #7
   1fbb4:	adc	r0, r0, r0
   1fbb8:	subcs	r3, r3, r1, lsl #7
   1fbbc:	cmp	r3, r1, lsl #6
   1fbc0:	adc	r0, r0, r0
   1fbc4:	subcs	r3, r3, r1, lsl #6
   1fbc8:	cmp	r3, r1, lsl #5
   1fbcc:	adc	r0, r0, r0
   1fbd0:	subcs	r3, r3, r1, lsl #5
   1fbd4:	cmp	r3, r1, lsl #4
   1fbd8:	adc	r0, r0, r0
   1fbdc:	subcs	r3, r3, r1, lsl #4
   1fbe0:	cmp	r3, r1, lsl #3
   1fbe4:	adc	r0, r0, r0
   1fbe8:	subcs	r3, r3, r1, lsl #3
   1fbec:	cmp	r3, r1, lsl #2
   1fbf0:	adc	r0, r0, r0
   1fbf4:	subcs	r3, r3, r1, lsl #2
   1fbf8:	cmp	r3, r1, lsl #1
   1fbfc:	adc	r0, r0, r0
   1fc00:	subcs	r3, r3, r1, lsl #1
   1fc04:	cmp	r3, r1
   1fc08:	adc	r0, r0, r0
   1fc0c:	subcs	r3, r3, r1
   1fc10:	cmp	ip, #0
   1fc14:	rsbmi	r0, r0, #0
   1fc18:	bx	lr
   1fc1c:	teq	ip, r0
   1fc20:	rsbmi	r0, r0, #0
   1fc24:	bx	lr
   1fc28:	movcc	r0, #0
   1fc2c:	asreq	r0, ip, #31
   1fc30:	orreq	r0, r0, #1
   1fc34:	bx	lr
   1fc38:	clz	r2, r1
   1fc3c:	rsb	r2, r2, #31
   1fc40:	cmp	ip, #0
   1fc44:	lsr	r0, r3, r2
   1fc48:	rsbmi	r0, r0, #0
   1fc4c:	bx	lr
   1fc50:	cmp	r0, #0
   1fc54:	mvngt	r0, #-2147483648	; 0x80000000
   1fc58:	movlt	r0, #-2147483648	; 0x80000000
   1fc5c:	b	1fd54 <__snprintf_chk@plt+0xe9cc>
   1fc60:	cmp	r1, #0
   1fc64:	beq	1fc50 <__snprintf_chk@plt+0xe8c8>
   1fc68:	push	{r0, r1, lr}
   1fc6c:	bl	1fa48 <__snprintf_chk@plt+0xe6c0>
   1fc70:	pop	{r1, r2, lr}
   1fc74:	mul	r3, r2, r0
   1fc78:	sub	r1, r1, r3
   1fc7c:	bx	lr
   1fc80:	cmp	r3, #0
   1fc84:	cmpeq	r2, #0
   1fc88:	bne	1fcac <__snprintf_chk@plt+0xe924>
   1fc8c:	cmp	r1, #0
   1fc90:	movlt	r1, #-2147483648	; 0x80000000
   1fc94:	movlt	r0, #0
   1fc98:	blt	1fca8 <__snprintf_chk@plt+0xe920>
   1fc9c:	cmpeq	r0, #0
   1fca0:	mvnne	r1, #-2147483648	; 0x80000000
   1fca4:	mvnne	r0, #0
   1fca8:	b	1fd54 <__snprintf_chk@plt+0xe9cc>
   1fcac:	sub	sp, sp, #8
   1fcb0:	push	{sp, lr}
   1fcb4:	cmp	r1, #0
   1fcb8:	blt	1fcd8 <__snprintf_chk@plt+0xe950>
   1fcbc:	cmp	r3, #0
   1fcc0:	blt	1fd0c <__snprintf_chk@plt+0xe984>
   1fcc4:	bl	1fd64 <__snprintf_chk@plt+0xe9dc>
   1fcc8:	ldr	lr, [sp, #4]
   1fccc:	add	sp, sp, #8
   1fcd0:	pop	{r2, r3}
   1fcd4:	bx	lr
   1fcd8:	rsbs	r0, r0, #0
   1fcdc:	sbc	r1, r1, r1, lsl #1
   1fce0:	cmp	r3, #0
   1fce4:	blt	1fd30 <__snprintf_chk@plt+0xe9a8>
   1fce8:	bl	1fd64 <__snprintf_chk@plt+0xe9dc>
   1fcec:	ldr	lr, [sp, #4]
   1fcf0:	add	sp, sp, #8
   1fcf4:	pop	{r2, r3}
   1fcf8:	rsbs	r0, r0, #0
   1fcfc:	sbc	r1, r1, r1, lsl #1
   1fd00:	rsbs	r2, r2, #0
   1fd04:	sbc	r3, r3, r3, lsl #1
   1fd08:	bx	lr
   1fd0c:	rsbs	r2, r2, #0
   1fd10:	sbc	r3, r3, r3, lsl #1
   1fd14:	bl	1fd64 <__snprintf_chk@plt+0xe9dc>
   1fd18:	ldr	lr, [sp, #4]
   1fd1c:	add	sp, sp, #8
   1fd20:	pop	{r2, r3}
   1fd24:	rsbs	r0, r0, #0
   1fd28:	sbc	r1, r1, r1, lsl #1
   1fd2c:	bx	lr
   1fd30:	rsbs	r2, r2, #0
   1fd34:	sbc	r3, r3, r3, lsl #1
   1fd38:	bl	1fd64 <__snprintf_chk@plt+0xe9dc>
   1fd3c:	ldr	lr, [sp, #4]
   1fd40:	add	sp, sp, #8
   1fd44:	pop	{r2, r3}
   1fd48:	rsbs	r2, r2, #0
   1fd4c:	sbc	r3, r3, r3, lsl #1
   1fd50:	bx	lr
   1fd54:	push	{r1, lr}
   1fd58:	mov	r0, #8
   1fd5c:	bl	1104c <raise@plt>
   1fd60:	pop	{r1, pc}
   1fd64:	cmp	r1, r3
   1fd68:	push	{r4, r5, r6, r7, r8, r9, lr}
   1fd6c:	cmpeq	r0, r2
   1fd70:	mov	r4, r0
   1fd74:	mov	r5, r1
   1fd78:	ldr	r9, [sp, #28]
   1fd7c:	movcc	r0, #0
   1fd80:	movcc	r1, #0
   1fd84:	bcc	1fe7c <__snprintf_chk@plt+0xeaf4>
   1fd88:	cmp	r3, #0
   1fd8c:	clzeq	ip, r2
   1fd90:	clzne	ip, r3
   1fd94:	addeq	ip, ip, #32
   1fd98:	cmp	r5, #0
   1fd9c:	clzeq	r1, r4
   1fda0:	addeq	r1, r1, #32
   1fda4:	clzne	r1, r5
   1fda8:	sub	ip, ip, r1
   1fdac:	sub	lr, ip, #32
   1fdb0:	lsl	r7, r3, ip
   1fdb4:	rsb	r8, ip, #32
   1fdb8:	orr	r7, r7, r2, lsl lr
   1fdbc:	orr	r7, r7, r2, lsr r8
   1fdc0:	lsl	r6, r2, ip
   1fdc4:	cmp	r5, r7
   1fdc8:	cmpeq	r4, r6
   1fdcc:	movcc	r0, #0
   1fdd0:	movcc	r1, #0
   1fdd4:	bcc	1fdf0 <__snprintf_chk@plt+0xea68>
   1fdd8:	mov	r3, #1
   1fddc:	subs	r4, r4, r6
   1fde0:	lsl	r1, r3, lr
   1fde4:	lsl	r0, r3, ip
   1fde8:	orr	r1, r1, r3, lsr r8
   1fdec:	sbc	r5, r5, r7
   1fdf0:	cmp	ip, #0
   1fdf4:	beq	1fe7c <__snprintf_chk@plt+0xeaf4>
   1fdf8:	lsrs	r3, r7, #1
   1fdfc:	rrx	r2, r6
   1fe00:	mov	r6, ip
   1fe04:	b	1fe28 <__snprintf_chk@plt+0xeaa0>
   1fe08:	subs	r4, r4, r2
   1fe0c:	sbc	r5, r5, r3
   1fe10:	adds	r4, r4, r4
   1fe14:	adc	r5, r5, r5
   1fe18:	adds	r4, r4, #1
   1fe1c:	adc	r5, r5, #0
   1fe20:	subs	r6, r6, #1
   1fe24:	beq	1fe44 <__snprintf_chk@plt+0xeabc>
   1fe28:	cmp	r5, r3
   1fe2c:	cmpeq	r4, r2
   1fe30:	bcs	1fe08 <__snprintf_chk@plt+0xea80>
   1fe34:	adds	r4, r4, r4
   1fe38:	adc	r5, r5, r5
   1fe3c:	subs	r6, r6, #1
   1fe40:	bne	1fe28 <__snprintf_chk@plt+0xeaa0>
   1fe44:	lsr	r6, r4, ip
   1fe48:	lsr	r7, r5, ip
   1fe4c:	orr	r6, r6, r5, lsl r8
   1fe50:	adds	r2, r0, r4
   1fe54:	orr	r6, r6, r5, lsr lr
   1fe58:	adc	r3, r1, r5
   1fe5c:	lsl	r1, r7, ip
   1fe60:	orr	r1, r1, r6, lsl lr
   1fe64:	lsl	r0, r6, ip
   1fe68:	orr	r1, r1, r6, lsr r8
   1fe6c:	subs	r0, r2, r0
   1fe70:	mov	r4, r6
   1fe74:	mov	r5, r7
   1fe78:	sbc	r1, r3, r1
   1fe7c:	cmp	r9, #0
   1fe80:	popeq	{r4, r5, r6, r7, r8, r9, pc}
   1fe84:	strd	r4, [r9]
   1fe88:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1fe8c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1fe90:	mov	r7, r0
   1fe94:	ldr	r6, [pc, #72]	; 1fee4 <__snprintf_chk@plt+0xeb5c>
   1fe98:	ldr	r5, [pc, #72]	; 1fee8 <__snprintf_chk@plt+0xeb60>
   1fe9c:	add	r6, pc, r6
   1fea0:	add	r5, pc, r5
   1fea4:	sub	r6, r6, r5
   1fea8:	mov	r8, r1
   1feac:	mov	r9, r2
   1feb0:	bl	11014 <calloc@plt-0x20>
   1feb4:	asrs	r6, r6, #2
   1feb8:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1febc:	mov	r4, #0
   1fec0:	add	r4, r4, #1
   1fec4:	ldr	r3, [r5], #4
   1fec8:	mov	r2, r9
   1fecc:	mov	r1, r8
   1fed0:	mov	r0, r7
   1fed4:	blx	r3
   1fed8:	cmp	r6, r4
   1fedc:	bne	1fec0 <__snprintf_chk@plt+0xeb38>
   1fee0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1fee4:	andeq	r4, r1, ip, rrx
   1fee8:	andeq	r4, r1, r4, rrx
   1feec:	bx	lr
   1fef0:	ldr	r3, [pc, #12]	; 1ff04 <__snprintf_chk@plt+0xeb7c>
   1fef4:	mov	r1, #0
   1fef8:	add	r3, pc, r3
   1fefc:	ldr	r2, [r3]
   1ff00:	b	11274 <__cxa_atexit@plt>
   1ff04:	andeq	r4, r1, r4, lsr r2

Disassembly of section .fini:

0001ff08 <.fini>:
   1ff08:	push	{r3, lr}
   1ff0c:	pop	{r3, pc}
