#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Mar 12 13:00:03 2020
# Process ID: 1068
# Current directory: D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_3/Lab_3.runs/synth_1
# Command line: vivado.exe -log BCD.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source BCD.tcl
# Log file: D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_3/Lab_3.runs/synth_1/BCD.vds
# Journal file: D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_3/Lab_3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source BCD.tcl -notrace
Command: synth_design -top BCD -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17840 
WARNING: [Synth 8-2611] redeclaration of ansi port clkDiv is not allowed [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_2/Lab_2.srcs/sources_1/new/clockDivider.v:7]
WARNING: [Synth 8-2611] redeclaration of ansi port seg is not allowed [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_2/Lab_2.srcs/sources_1/new/segmentDec.v:28]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 443.574 ; gain = 110.613
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BCD' [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_3/Lab_3.srcs/sources_1/new/BCD.v:23]
INFO: [Synth 8-6157] synthesizing module 'DFlipFlop' [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_1/Lab_1.srcs/sources_1/new/DFlipFlop.v:23]
WARNING: [Synth 8-5788] Register st_reg in module DFlipFlop is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_1/Lab_1.srcs/sources_1/new/DFlipFlop.v:33]
INFO: [Synth 8-6155] done synthesizing module 'DFlipFlop' (1#1) [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_1/Lab_1.srcs/sources_1/new/DFlipFlop.v:23]
INFO: [Synth 8-6157] synthesizing module 'singlePulser' [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_3/Lab_3.srcs/sources_1/new/singlePulser.v:23]
INFO: [Synth 8-6155] done synthesizing module 'singlePulser' (2#1) [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_3/Lab_3.srcs/sources_1/new/singlePulser.v:23]
INFO: [Synth 8-6157] synthesizing module 'clockDivider' [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_2/Lab_2.srcs/sources_1/new/clockDivider.v:2]
INFO: [Synth 8-6155] done synthesizing module 'clockDivider' (3#1) [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_2/Lab_2.srcs/sources_1/new/clockDivider.v:2]
INFO: [Synth 8-6157] synthesizing module 'BCDcounter' [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_3/Lab_3.srcs/sources_1/new/BCDcounter.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_3/Lab_3.srcs/sources_1/new/BCDcounter.v:41]
INFO: [Synth 8-6155] done synthesizing module 'BCDcounter' (4#1) [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_3/Lab_3.srcs/sources_1/new/BCDcounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'quad2SevenSeg' [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_2/Lab_2.srcs/sources_1/new/quad2SevenSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'segmentDec' [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_2/Lab_2.srcs/sources_1/new/segmentDec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'segmentDec' (5#1) [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_2/Lab_2.srcs/sources_1/new/segmentDec.v:23]
WARNING: [Synth 8-567] referenced signal 'alwaysOn' should be on the sensitivity list [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_2/Lab_2.srcs/sources_1/new/quad2SevenSeg.v:51]
WARNING: [Synth 8-567] referenced signal 'num0' should be on the sensitivity list [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_2/Lab_2.srcs/sources_1/new/quad2SevenSeg.v:62]
WARNING: [Synth 8-567] referenced signal 'num1' should be on the sensitivity list [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_2/Lab_2.srcs/sources_1/new/quad2SevenSeg.v:62]
WARNING: [Synth 8-567] referenced signal 'num2' should be on the sensitivity list [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_2/Lab_2.srcs/sources_1/new/quad2SevenSeg.v:62]
WARNING: [Synth 8-567] referenced signal 'num3' should be on the sensitivity list [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_2/Lab_2.srcs/sources_1/new/quad2SevenSeg.v:62]
INFO: [Synth 8-6155] done synthesizing module 'quad2SevenSeg' (6#1) [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_2/Lab_2.srcs/sources_1/new/quad2SevenSeg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BCD' (7#1) [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_3/Lab_3.srcs/sources_1/new/BCD.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 476.598 ; gain = 143.637
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 476.598 ; gain = 143.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 476.598 ; gain = 143.637
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_3/constraint_Lab3.xdc]
Finished Parsing XDC File [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_3/constraint_Lab3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_3/constraint_Lab3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/BCD_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/BCD_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 819.063 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 819.063 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 819.063 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 819.063 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 819.063 ; gain = 486.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 819.063 ; gain = 486.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 819.063 ; gain = 486.102
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "overflow" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "borrow" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 819.063 ; gain = 486.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 66    
+---Muxes : 
	   5 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 40    
	   4 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DFlipFlop 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module singlePulser 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module BCDcounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
Module quad2SevenSeg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
Module clockDivider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design BCD has port dp driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].ff0/st_reg_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].ff0/st_reg_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[2].ff0/st_reg_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[3].ff0/st_reg_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[4].ff0/st_reg_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[5].ff0/st_reg_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[6].ff0/st_reg_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[7].ff0/st_reg_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ff_BC0/st_reg_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ff_BU0/st_reg_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].ff1/st_reg_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].ff1/st_reg_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[2].ff1/st_reg_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[3].ff1/st_reg_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[4].ff1/st_reg_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[5].ff1/st_reg_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[6].ff1/st_reg_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[7].ff1/st_reg_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ff_BC1/st_reg_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ff_BU1/st_reg_C )
WARNING: [Synth 8-3332] Sequential element (ff_BU0/st_reg_C) is unused and will be removed from module BCD.
WARNING: [Synth 8-3332] Sequential element (ff_BU1/st_reg_C) is unused and will be removed from module BCD.
WARNING: [Synth 8-3332] Sequential element (ff_BC0/st_reg_C) is unused and will be removed from module BCD.
WARNING: [Synth 8-3332] Sequential element (ff_BC1/st_reg_C) is unused and will be removed from module BCD.
WARNING: [Synth 8-3332] Sequential element (genblk1[0].ff0/st_reg_C) is unused and will be removed from module BCD.
WARNING: [Synth 8-3332] Sequential element (genblk1[0].ff1/st_reg_C) is unused and will be removed from module BCD.
WARNING: [Synth 8-3332] Sequential element (genblk1[1].ff0/st_reg_C) is unused and will be removed from module BCD.
WARNING: [Synth 8-3332] Sequential element (genblk1[1].ff1/st_reg_C) is unused and will be removed from module BCD.
WARNING: [Synth 8-3332] Sequential element (genblk1[2].ff0/st_reg_C) is unused and will be removed from module BCD.
WARNING: [Synth 8-3332] Sequential element (genblk1[2].ff1/st_reg_C) is unused and will be removed from module BCD.
WARNING: [Synth 8-3332] Sequential element (genblk1[3].ff0/st_reg_C) is unused and will be removed from module BCD.
WARNING: [Synth 8-3332] Sequential element (genblk1[3].ff1/st_reg_C) is unused and will be removed from module BCD.
WARNING: [Synth 8-3332] Sequential element (genblk1[4].ff0/st_reg_C) is unused and will be removed from module BCD.
WARNING: [Synth 8-3332] Sequential element (genblk1[4].ff1/st_reg_C) is unused and will be removed from module BCD.
WARNING: [Synth 8-3332] Sequential element (genblk1[5].ff0/st_reg_C) is unused and will be removed from module BCD.
WARNING: [Synth 8-3332] Sequential element (genblk1[5].ff1/st_reg_C) is unused and will be removed from module BCD.
WARNING: [Synth 8-3332] Sequential element (genblk1[6].ff0/st_reg_C) is unused and will be removed from module BCD.
WARNING: [Synth 8-3332] Sequential element (genblk1[6].ff1/st_reg_C) is unused and will be removed from module BCD.
WARNING: [Synth 8-3332] Sequential element (genblk1[7].ff0/st_reg_C) is unused and will be removed from module BCD.
WARNING: [Synth 8-3332] Sequential element (genblk1[7].ff1/st_reg_C) is unused and will be removed from module BCD.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 819.063 ; gain = 486.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 819.063 ; gain = 486.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 846.211 ; gain = 513.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 848.645 ; gain = 515.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 848.645 ; gain = 515.684
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 848.645 ; gain = 515.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 848.645 ; gain = 515.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 848.645 ; gain = 515.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 848.645 ; gain = 515.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 848.645 ; gain = 515.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |    11|
|2     |LUT1 |    29|
|3     |LUT2 |    37|
|4     |LUT3 |    13|
|5     |LUT4 |    23|
|6     |LUT5 |    14|
|7     |LUT6 |    20|
|8     |FDPE |    20|
|9     |FDRE |    62|
|10    |LDC  |    20|
|11    |IBUF |    11|
|12    |OBUF |    12|
+------+-----+------+

Report Instance Areas: 
+------+---------------------+----------------+------+
|      |Instance             |Module          |Cells |
+------+---------------------+----------------+------+
|1     |top                  |                |   272|
|2     |  Bcd0               |BCDcounter      |    18|
|3     |  Bcd1               |BCDcounter_0    |    15|
|4     |  Bcd2               |BCDcounter_1    |    14|
|5     |  Bcd3               |BCDcounter_2    |    19|
|6     |  ff_BC0             |DFlipFlop       |     5|
|7     |  ff_BC1             |DFlipFlop_3     |     4|
|8     |  ff_BU0             |DFlipFlop_4     |     5|
|9     |  ff_BU1             |DFlipFlop_5     |     4|
|10    |  \genblk1[0].ff0    |DFlipFlop_6     |     5|
|11    |  \genblk1[0].ff1    |DFlipFlop_7     |     4|
|12    |  \genblk1[0].sp     |singlePulser    |     2|
|13    |  \genblk1[1].ff0    |DFlipFlop_8     |     5|
|14    |  \genblk1[1].ff1    |DFlipFlop_9     |     4|
|15    |  \genblk1[1].sp     |singlePulser_10 |     2|
|16    |  \genblk1[2].ff0    |DFlipFlop_11    |     5|
|17    |  \genblk1[2].ff1    |DFlipFlop_12    |     4|
|18    |  \genblk1[2].sp     |singlePulser_13 |     4|
|19    |  \genblk1[3].ff0    |DFlipFlop_14    |     5|
|20    |  \genblk1[3].ff1    |DFlipFlop_15    |     4|
|21    |  \genblk1[3].sp     |singlePulser_16 |     5|
|22    |  \genblk1[4].ff0    |DFlipFlop_17    |     5|
|23    |  \genblk1[4].ff1    |DFlipFlop_18    |     4|
|24    |  \genblk1[4].sp     |singlePulser_19 |     4|
|25    |  \genblk1[5].ff0    |DFlipFlop_20    |     5|
|26    |  \genblk1[5].ff1    |DFlipFlop_21    |     4|
|27    |  \genblk1[5].sp     |singlePulser_22 |     2|
|28    |  \genblk1[6].ff0    |DFlipFlop_23    |     5|
|29    |  \genblk1[6].ff1    |DFlipFlop_24    |     4|
|30    |  \genblk1[6].sp     |singlePulser_25 |     2|
|31    |  \genblk1[7].ff0    |DFlipFlop_26    |     5|
|32    |  \genblk1[7].ff1    |DFlipFlop_27    |     4|
|33    |  \genblk1[7].sp     |singlePulser_28 |     2|
|34    |  \genblk2[0].fdiv   |clockDivider    |     2|
|35    |  \genblk2[10].fdiv  |clockDivider_29 |     2|
|36    |  \genblk2[11].fdiv  |clockDivider_30 |     2|
|37    |  \genblk2[12].fdiv  |clockDivider_31 |     2|
|38    |  \genblk2[13].fdiv  |clockDivider_32 |     2|
|39    |  \genblk2[14].fdiv  |clockDivider_33 |     2|
|40    |  \genblk2[15].fdiv  |clockDivider_34 |     2|
|41    |  \genblk2[16].fdiv  |clockDivider_35 |     2|
|42    |  \genblk2[17].fdiv  |clockDivider_36 |     2|
|43    |  \genblk2[1].fdiv   |clockDivider_37 |     2|
|44    |  \genblk2[2].fdiv   |clockDivider_38 |     2|
|45    |  \genblk2[3].fdiv   |clockDivider_39 |     2|
|46    |  \genblk2[4].fdiv   |clockDivider_40 |     2|
|47    |  \genblk2[5].fdiv   |clockDivider_41 |     2|
|48    |  \genblk2[6].fdiv   |clockDivider_42 |     2|
|49    |  \genblk2[7].fdiv   |clockDivider_43 |     2|
|50    |  \genblk2[8].fdiv   |clockDivider_44 |     2|
|51    |  \genblk2[9].fdiv   |clockDivider_45 |     2|
|52    |  seg47              |quad2SevenSeg   |    19|
|53    |  sp_BC              |singlePulser_46 |     2|
|54    |  sp_BU              |singlePulser_47 |     2|
+------+---------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 848.645 ; gain = 515.684
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 848.645 ; gain = 173.219
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 848.645 ; gain = 515.684
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 848.645 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  LDC => LDCE: 20 instances

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 848.645 ; gain = 528.500
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 848.645 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/ThammakornK/Documents/Chula/3_Junior/2/HW_Lab/Lab_3/Lab_3.runs/synth_1/BCD.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file BCD_utilization_synth.rpt -pb BCD_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 12 13:00:44 2020...
