// Seed: 1006425174
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input  tri1 id_0,
    input  wand id_1,
    output tri0 id_2,
    input  wand id_3,
    input  tri  id_4
);
  wand id_6 = 1 | id_3;
  module_0(
      id_6, id_6, id_6, id_6
  );
  supply0 id_7 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  generate
    assign id_4 = 1;
  endgenerate
  module_0(
      id_4, id_3, id_4, id_1
  );
endmodule
