@N|Running in 64-bit mode
@N:: Running Verilog Compiler in System Verilog mode
@N:: Running Verilog Compiler in Multiple File Compilation Unit mode
@N: CG364 :"D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab8\width_trans.v":5:7:5:17|Synthesizing module width_trans

