

================================================================
== Vitis HLS Report for 'systolic_array'
================================================================
* Date:           Mon Oct 28 14:11:55 2024

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        miniproject2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu5p-flva2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      197|      197|  1.970 us|  1.970 us|  198|  198|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                    |                                                         |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                              Instance                              |                          Module                         |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_systolic_array_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_732  |systolic_array_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2  |       18|       18|   0.180 us|   0.180 us|   18|   18|       no|
        |grp_systolic_array_Pipeline_VITIS_LOOP_27_5_fu_848                  |systolic_array_Pipeline_VITIS_LOOP_27_5                  |        8|        8|  80.000 ns|  80.000 ns|    8|    8|       no|
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_3_VITIS_LOOP_26_4  |      176|      176|        11|          -|          -|    16|        no|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      57|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     1|      553|    1609|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     208|    -|
|Register             |        -|     -|      306|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     1|      859|    1874|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1024|  1737|   600577|  300288|  235|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2048|  3474|  1201154|  600577|  470|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------+---------------------------------------------------------+---------+----+-----+------+-----+
    |                              Instance                              |                          Module                         | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------------------------------------------------+---------------------------------------------------------+---------+----+-----+------+-----+
    |mux_165_16_1_1_U122                                                 |mux_165_16_1_1                                           |        0|   0|    0|    65|    0|
    |grp_systolic_array_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_732  |systolic_array_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2  |        0|   0|  525|  1339|    0|
    |grp_systolic_array_Pipeline_VITIS_LOOP_27_5_fu_848                  |systolic_array_Pipeline_VITIS_LOOP_27_5                  |        0|   1|   28|   205|    0|
    +--------------------------------------------------------------------+---------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                               |                                                         |        0|   1|  553|  1609|    0|
    +--------------------------------------------------------------------+---------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln25_1_fu_1210_p2     |         +|   0|  0|  10|           3|           1|
    |add_ln25_fu_1136_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln26_fu_1384_p2       |         +|   0|  0|  10|           3|           1|
    |icmp_ln25_fu_1130_p2      |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln26_fu_1196_p2      |      icmp|   0|  0|   9|           3|           4|
    |select_ln25_1_fu_1216_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln25_fu_1202_p3    |    select|   0|  0|   3|           1|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  57|          21|          17|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  37|          7|    1|          7|
    |buffer_V_0_0_4_fu_168   |   9|          2|   16|         32|
    |buffer_V_0_1_4_fu_172   |   9|          2|   16|         32|
    |buffer_V_0_2_4_fu_176   |   9|          2|   16|         32|
    |buffer_V_0_3_4_fu_180   |   9|          2|   16|         32|
    |buffer_V_1_0_4_fu_184   |   9|          2|   16|         32|
    |buffer_V_1_1_4_fu_188   |   9|          2|   16|         32|
    |buffer_V_1_2_4_fu_192   |   9|          2|   16|         32|
    |buffer_V_1_3_4_fu_196   |   9|          2|   16|         32|
    |buffer_V_2_0_4_fu_200   |   9|          2|   16|         32|
    |buffer_V_2_1_4_fu_204   |   9|          2|   16|         32|
    |buffer_V_2_2_4_fu_208   |   9|          2|   16|         32|
    |buffer_V_2_3_4_fu_212   |   9|          2|   16|         32|
    |buffer_V_3_0_4_fu_216   |   9|          2|   16|         32|
    |buffer_V_3_1_4_fu_220   |   9|          2|   16|         32|
    |buffer_V_3_2_4_fu_224   |   9|          2|   16|         32|
    |buffer_V_3_3_4_fu_228   |   9|          2|   16|         32|
    |i_fu_160                |   9|          2|    3|          6|
    |indvar_flatten7_fu_164  |   9|          2|    5|         10|
    |j_fu_156                |   9|          2|    3|          6|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 208|         45|  268|        541|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                       Name                                      | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln25_reg_2088                                                                |   5|   0|    5|          0|
    |ap_CS_fsm                                                                        |   6|   0|    6|          0|
    |buffer_V_0_0_4_fu_168                                                            |  16|   0|   16|          0|
    |buffer_V_0_1_4_fu_172                                                            |  16|   0|   16|          0|
    |buffer_V_0_2_4_fu_176                                                            |  16|   0|   16|          0|
    |buffer_V_0_3_4_fu_180                                                            |  16|   0|   16|          0|
    |buffer_V_1_0_4_fu_184                                                            |  16|   0|   16|          0|
    |buffer_V_1_1_4_fu_188                                                            |  16|   0|   16|          0|
    |buffer_V_1_2_4_fu_192                                                            |  16|   0|   16|          0|
    |buffer_V_1_3_4_fu_196                                                            |  16|   0|   16|          0|
    |buffer_V_2_0_4_fu_200                                                            |  16|   0|   16|          0|
    |buffer_V_2_1_4_fu_204                                                            |  16|   0|   16|          0|
    |buffer_V_2_2_4_fu_208                                                            |  16|   0|   16|          0|
    |buffer_V_2_3_4_fu_212                                                            |  16|   0|   16|          0|
    |buffer_V_3_0_4_fu_216                                                            |  16|   0|   16|          0|
    |buffer_V_3_1_4_fu_220                                                            |  16|   0|   16|          0|
    |buffer_V_3_2_4_fu_224                                                            |  16|   0|   16|          0|
    |buffer_V_3_3_4_fu_228                                                            |  16|   0|   16|          0|
    |empty_10_reg_2108                                                                |   2|   0|    2|          0|
    |grp_systolic_array_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_732_ap_start_reg  |   1|   0|    1|          0|
    |grp_systolic_array_Pipeline_VITIS_LOOP_27_5_fu_848_ap_start_reg                  |   1|   0|    1|          0|
    |i_fu_160                                                                         |   3|   0|    3|          0|
    |indvar_flatten7_fu_164                                                           |   5|   0|    5|          0|
    |j_fu_156                                                                         |   3|   0|    3|          0|
    |select_ln25_1_reg_2098                                                           |   3|   0|    3|          0|
    |select_ln25_reg_2093                                                             |   3|   0|    3|          0|
    |tmp_reg_2113                                                                     |  16|   0|   16|          0|
    |trunc_ln25_reg_2103                                                              |   2|   0|    2|          0|
    +---------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                            | 306|   0|  306|          0|
    +---------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  systolic_array|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  systolic_array|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  systolic_array|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  systolic_array|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  systolic_array|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  systolic_array|  return value|
|A_0_0         |   in|   16|     ap_none|           A_0_0|       pointer|
|A_0_1         |   in|   16|     ap_none|           A_0_1|       pointer|
|A_0_2         |   in|   16|     ap_none|           A_0_2|       pointer|
|A_0_3         |   in|   16|     ap_none|           A_0_3|       pointer|
|A_1_0         |   in|   16|     ap_none|           A_1_0|       pointer|
|A_1_1         |   in|   16|     ap_none|           A_1_1|       pointer|
|A_1_2         |   in|   16|     ap_none|           A_1_2|       pointer|
|A_1_3         |   in|   16|     ap_none|           A_1_3|       pointer|
|A_2_0         |   in|   16|     ap_none|           A_2_0|       pointer|
|A_2_1         |   in|   16|     ap_none|           A_2_1|       pointer|
|A_2_2         |   in|   16|     ap_none|           A_2_2|       pointer|
|A_2_3         |   in|   16|     ap_none|           A_2_3|       pointer|
|A_3_0         |   in|   16|     ap_none|           A_3_0|       pointer|
|A_3_1         |   in|   16|     ap_none|           A_3_1|       pointer|
|A_3_2         |   in|   16|     ap_none|           A_3_2|       pointer|
|A_3_3         |   in|   16|     ap_none|           A_3_3|       pointer|
|B_0_0         |   in|   16|     ap_none|           B_0_0|       pointer|
|B_0_1         |   in|   16|     ap_none|           B_0_1|       pointer|
|B_0_2         |   in|   16|     ap_none|           B_0_2|       pointer|
|B_0_3         |   in|   16|     ap_none|           B_0_3|       pointer|
|B_1_0         |   in|   16|     ap_none|           B_1_0|       pointer|
|B_1_1         |   in|   16|     ap_none|           B_1_1|       pointer|
|B_1_2         |   in|   16|     ap_none|           B_1_2|       pointer|
|B_1_3         |   in|   16|     ap_none|           B_1_3|       pointer|
|B_2_0         |   in|   16|     ap_none|           B_2_0|       pointer|
|B_2_1         |   in|   16|     ap_none|           B_2_1|       pointer|
|B_2_2         |   in|   16|     ap_none|           B_2_2|       pointer|
|B_2_3         |   in|   16|     ap_none|           B_2_3|       pointer|
|B_3_0         |   in|   16|     ap_none|           B_3_0|       pointer|
|B_3_1         |   in|   16|     ap_none|           B_3_1|       pointer|
|B_3_2         |   in|   16|     ap_none|           B_3_2|       pointer|
|B_3_3         |   in|   16|     ap_none|           B_3_3|       pointer|
|C_0_0         |  out|   16|      ap_vld|           C_0_0|       pointer|
|C_0_0_ap_vld  |  out|    1|      ap_vld|           C_0_0|       pointer|
|C_0_1         |  out|   16|      ap_vld|           C_0_1|       pointer|
|C_0_1_ap_vld  |  out|    1|      ap_vld|           C_0_1|       pointer|
|C_0_2         |  out|   16|      ap_vld|           C_0_2|       pointer|
|C_0_2_ap_vld  |  out|    1|      ap_vld|           C_0_2|       pointer|
|C_0_3         |  out|   16|      ap_vld|           C_0_3|       pointer|
|C_0_3_ap_vld  |  out|    1|      ap_vld|           C_0_3|       pointer|
|C_1_0         |  out|   16|      ap_vld|           C_1_0|       pointer|
|C_1_0_ap_vld  |  out|    1|      ap_vld|           C_1_0|       pointer|
|C_1_1         |  out|   16|      ap_vld|           C_1_1|       pointer|
|C_1_1_ap_vld  |  out|    1|      ap_vld|           C_1_1|       pointer|
|C_1_2         |  out|   16|      ap_vld|           C_1_2|       pointer|
|C_1_2_ap_vld  |  out|    1|      ap_vld|           C_1_2|       pointer|
|C_1_3         |  out|   16|      ap_vld|           C_1_3|       pointer|
|C_1_3_ap_vld  |  out|    1|      ap_vld|           C_1_3|       pointer|
|C_2_0         |  out|   16|      ap_vld|           C_2_0|       pointer|
|C_2_0_ap_vld  |  out|    1|      ap_vld|           C_2_0|       pointer|
|C_2_1         |  out|   16|      ap_vld|           C_2_1|       pointer|
|C_2_1_ap_vld  |  out|    1|      ap_vld|           C_2_1|       pointer|
|C_2_2         |  out|   16|      ap_vld|           C_2_2|       pointer|
|C_2_2_ap_vld  |  out|    1|      ap_vld|           C_2_2|       pointer|
|C_2_3         |  out|   16|      ap_vld|           C_2_3|       pointer|
|C_2_3_ap_vld  |  out|    1|      ap_vld|           C_2_3|       pointer|
|C_3_0         |  out|   16|      ap_vld|           C_3_0|       pointer|
|C_3_0_ap_vld  |  out|    1|      ap_vld|           C_3_0|       pointer|
|C_3_1         |  out|   16|      ap_vld|           C_3_1|       pointer|
|C_3_1_ap_vld  |  out|    1|      ap_vld|           C_3_1|       pointer|
|C_3_2         |  out|   16|      ap_vld|           C_3_2|       pointer|
|C_3_2_ap_vld  |  out|    1|      ap_vld|           C_3_2|       pointer|
|C_3_3         |  out|   16|      ap_vld|           C_3_3|       pointer|
|C_3_3_ap_vld  |  out|    1|      ap_vld|           C_3_3|       pointer|
+--------------+-----+-----+------------+----------------+--------------+

