<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>mb89352reg.h source code [netbsd/sys/dev/ic/mb89352reg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ic/mb89352reg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='mb89352reg.h.html'>mb89352reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: mb89352reg.h,v 1.6 2005/12/11 12:21:27 christos Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td><i>/*	NecBSD: mb89352reg.h,v 1.3 1998/03/14 07:04:34 kmatsuda Exp 	*/</i></td></tr>
<tr><th id="3">3</th><td></td></tr>
<tr><th id="4">4</th><td><i>/*-</i></td></tr>
<tr><th id="5">5</th><td><i> * Copyright (c) 1996,97,98,99 The NetBSD Foundation, Inc.</i></td></tr>
<tr><th id="6">6</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="7">7</th><td><i> * Copyright (c) 1990, 1993</i></td></tr>
<tr><th id="8">8</th><td><i> *	The Regents of the University of California.  All rights reserved.</i></td></tr>
<tr><th id="9">9</th><td><i> *</i></td></tr>
<tr><th id="10">10</th><td><i> * This code is derived from software contributed to The NetBSD Foundation</i></td></tr>
<tr><th id="11">11</th><td><i> * by Charles M. Hannum, Masaru Oki and Kouichi Matsuda.</i></td></tr>
<tr><th id="12">12</th><td><i> *</i></td></tr>
<tr><th id="13">13</th><td><i> * This code is derived from software contributed to Berkeley by</i></td></tr>
<tr><th id="14">14</th><td><i> * Van Jacobson of Lawrence Berkeley Laboratory.</i></td></tr>
<tr><th id="15">15</th><td><i> *</i></td></tr>
<tr><th id="16">16</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="17">17</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="18">18</th><td><i> * are met:</i></td></tr>
<tr><th id="19">19</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="20">20</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="21">21</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="22">22</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="23">23</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="24">24</th><td><i> * 3. Neither the name of the University nor the names of its contributors</i></td></tr>
<tr><th id="25">25</th><td><i> *    may be used to endorse or promote products derived from this software</i></td></tr>
<tr><th id="26">26</th><td><i> *    without specific prior written permission.</i></td></tr>
<tr><th id="27">27</th><td><i> *</i></td></tr>
<tr><th id="28">28</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND</i></td></tr>
<tr><th id="29">29</th><td><i> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="30">30</th><td><i> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</i></td></tr>
<tr><th id="31">31</th><td><i> * ARE DISCLAIMED.  IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE</i></td></tr>
<tr><th id="32">32</th><td><i> * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL</i></td></tr>
<tr><th id="33">33</th><td><i> * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS</i></td></tr>
<tr><th id="34">34</th><td><i> * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</i></td></tr>
<tr><th id="35">35</th><td><i> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</i></td></tr>
<tr><th id="36">36</th><td><i> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY</i></td></tr>
<tr><th id="37">37</th><td><i> * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</i></td></tr>
<tr><th id="38">38</th><td><i> * SUCH DAMAGE.</i></td></tr>
<tr><th id="39">39</th><td><i> *</i></td></tr>
<tr><th id="40">40</th><td><i> *	@(#)scsireg.h	8.1 (Berkeley) 6/10/93</i></td></tr>
<tr><th id="41">41</th><td><i> */</i></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><i>/*</i></td></tr>
<tr><th id="44">44</th><td><i> * [NetBSD for NEC PC-98 series]</i></td></tr>
<tr><th id="45">45</th><td><i> *  Copyright (c) 1996, 1997, 1998</i></td></tr>
<tr><th id="46">46</th><td><i> *	NetBSD/pc98 porting staff. All rights reserved.</i></td></tr>
<tr><th id="47">47</th><td><i> *  Copyright (c) 1996, 1997, 1998</i></td></tr>
<tr><th id="48">48</th><td><i> *	Kouichi Matsuda. All rights reserved.</i></td></tr>
<tr><th id="49">49</th><td><i> */</i></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><i>/*</i></td></tr>
<tr><th id="52">52</th><td><i> * FUJITSU MB89352A SCSI Protocol Controller Hardware Description.</i></td></tr>
<tr><th id="53">53</th><td><i> */</i></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><i>/* Definitions, most of them has turned out to be unneccesary, but here they</i></td></tr>
<tr><th id="56">56</th><td><i> * are anyway.</i></td></tr>
<tr><th id="57">57</th><td><i> */</i></td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/BDID" data-ref="_M/BDID">BDID</dfn>		0x00	/* Bus Device ID (R/W) */</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/SCTL" data-ref="_M/SCTL">SCTL</dfn>		0x01	/* SPC Control register (R/W) */</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/SCMD" data-ref="_M/SCMD">SCMD</dfn>		0x02	/* Command Register (R/W) */</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/TMOD" data-ref="_M/TMOD">TMOD</dfn>		0x03	/* Transmit Mode Register (synch models) */</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/INTS" data-ref="_M/INTS">INTS</dfn>		0x04	/* Interrupt sense (R); Interrupt Reset (W) */</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/PSNS" data-ref="_M/PSNS">PSNS</dfn>		0x05	/* Phase Sence (R); SPC Diagnostic Control (W) */</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/SSTS" data-ref="_M/SSTS">SSTS</dfn>		0x06	/* SPC status (R/O) */</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/SERR" data-ref="_M/SERR">SERR</dfn>		0x07	/* SPC error status (R/O) */</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/PCTL" data-ref="_M/PCTL">PCTL</dfn>		0x08	/* Phase Control (R/W) */</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/MBC" data-ref="_M/MBC">MBC</dfn>		0x09	/* Modified Byte Counter (R/O) */</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/DREG" data-ref="_M/DREG">DREG</dfn>		0x0a	/* Data Register (R/W) */</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/TEMP" data-ref="_M/TEMP">TEMP</dfn>		0x0b	/* Temporary Register (R/W) */</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/TCH" data-ref="_M/TCH">TCH</dfn>		0x0c	/* Transfer Counter High (R/W) */</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/TCM" data-ref="_M/TCM">TCM</dfn>		0x0d	/* Transfer Counter Middle (R/W) */</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/TCL" data-ref="_M/TCL">TCL</dfn>		0x0e	/* Transfer Counter Low (R/W) */</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/EXBF" data-ref="_M/EXBF">EXBF</dfn>		0x0f	/* External Buffer (synch models) */</u></td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><i>/* What all the bits do */</i></td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><i>/* SCSI_BDID */</i></td></tr>
<tr><th id="79">79</th><td><i>/* SCSI selection/reselection ID (both target *and* initiator) */</i></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/SELID7" data-ref="_M/SELID7">SELID7</dfn>		0x80</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/SELID6" data-ref="_M/SELID6">SELID6</dfn>		0x40</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/SELID5" data-ref="_M/SELID5">SELID5</dfn>		0x20</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/SELID4" data-ref="_M/SELID4">SELID4</dfn>		0x10</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/SELID3" data-ref="_M/SELID3">SELID3</dfn>		0x08</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/SELID2" data-ref="_M/SELID2">SELID2</dfn>		0x04</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/SELID1" data-ref="_M/SELID1">SELID1</dfn>		0x02</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/SELID0" data-ref="_M/SELID0">SELID0</dfn>		0x01</u></td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><i>/* SCSI_SCTL */</i></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/SCTL_DISABLE" data-ref="_M/SCTL_DISABLE">SCTL_DISABLE</dfn>	0x80</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/SCTL_CTRLRST" data-ref="_M/SCTL_CTRLRST">SCTL_CTRLRST</dfn>	0x40</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/SCTL_DIAG" data-ref="_M/SCTL_DIAG">SCTL_DIAG</dfn>	0x20</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/SCTL_ABRT_ENAB" data-ref="_M/SCTL_ABRT_ENAB">SCTL_ABRT_ENAB</dfn>	0x10</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/SCTL_PARITY_ENAB" data-ref="_M/SCTL_PARITY_ENAB">SCTL_PARITY_ENAB</dfn> 0x08</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/SCTL_SEL_ENAB" data-ref="_M/SCTL_SEL_ENAB">SCTL_SEL_ENAB</dfn>	0x04</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/SCTL_RESEL_ENAB" data-ref="_M/SCTL_RESEL_ENAB">SCTL_RESEL_ENAB</dfn>	0x02</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/SCTL_INTR_ENAB" data-ref="_M/SCTL_INTR_ENAB">SCTL_INTR_ENAB</dfn>	0x01</u></td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><i>/* SCSI_SCMD */</i></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/SCMD_RST" data-ref="_M/SCMD_RST">SCMD_RST</dfn>	0x10</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/SCMD_ICPT_XFR" data-ref="_M/SCMD_ICPT_XFR">SCMD_ICPT_XFR</dfn>	0x08</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/SCMD_PROG_XFR" data-ref="_M/SCMD_PROG_XFR">SCMD_PROG_XFR</dfn>	0x04</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/SCMD_PAD" data-ref="_M/SCMD_PAD">SCMD_PAD</dfn>	0x01	/* if initiator */</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/SCMD_PERR_STOP" data-ref="_M/SCMD_PERR_STOP">SCMD_PERR_STOP</dfn>	0x01	/* if target */</u></td></tr>
<tr><th id="105">105</th><td>	<i>/* command codes */</i></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/SCMD_BUS_REL" data-ref="_M/SCMD_BUS_REL">SCMD_BUS_REL</dfn>	0x00</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/SCMD_SELECT" data-ref="_M/SCMD_SELECT">SCMD_SELECT</dfn>	0x20</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/SCMD_RST_ATN" data-ref="_M/SCMD_RST_ATN">SCMD_RST_ATN</dfn>	0x40</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/SCMD_SET_ATN" data-ref="_M/SCMD_SET_ATN">SCMD_SET_ATN</dfn>	0x60</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/SCMD_XFR" data-ref="_M/SCMD_XFR">SCMD_XFR</dfn>	0x80</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/SCMD_XFR_PAUSE" data-ref="_M/SCMD_XFR_PAUSE">SCMD_XFR_PAUSE</dfn>	0xa0</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/SCMD_RST_ACK" data-ref="_M/SCMD_RST_ACK">SCMD_RST_ACK</dfn>	0xc0</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/SCMD_SET_ACK" data-ref="_M/SCMD_SET_ACK">SCMD_SET_ACK</dfn>	0xe0</u></td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><i>/* SCSI_TMOD */</i></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/TMOD_SYNC" data-ref="_M/TMOD_SYNC">TMOD_SYNC</dfn>	0x80</u></td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><i>/* SCSI_INTS */</i></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/INTS_SEL" data-ref="_M/INTS_SEL">INTS_SEL</dfn>	0x80</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/INTS_RESEL" data-ref="_M/INTS_RESEL">INTS_RESEL</dfn>	0x40</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/INTS_DISCON" data-ref="_M/INTS_DISCON">INTS_DISCON</dfn>	0x20</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/INTS_CMD_DONE" data-ref="_M/INTS_CMD_DONE">INTS_CMD_DONE</dfn>	0x10</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/INTS_SRV_REQ" data-ref="_M/INTS_SRV_REQ">INTS_SRV_REQ</dfn>	0x08</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/INTS_TIMEOUT" data-ref="_M/INTS_TIMEOUT">INTS_TIMEOUT</dfn>	0x04</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/INTS_HARD_ERR" data-ref="_M/INTS_HARD_ERR">INTS_HARD_ERR</dfn>	0x02</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/INTS_RST" data-ref="_M/INTS_RST">INTS_RST</dfn>	0x01</u></td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td><i>/* SCSI_PSNS */</i></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/PSNS_REQ" data-ref="_M/PSNS_REQ">PSNS_REQ</dfn>	0x80</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/PSNS_ACK" data-ref="_M/PSNS_ACK">PSNS_ACK</dfn>	0x40</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/PSNS_ATN" data-ref="_M/PSNS_ATN">PSNS_ATN</dfn>	0x20</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/PSNS_SEL" data-ref="_M/PSNS_SEL">PSNS_SEL</dfn>	0x10</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/PSNS_BSY" data-ref="_M/PSNS_BSY">PSNS_BSY</dfn>	0x08</u></td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td><i>/* PSNS */</i></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/REQI" data-ref="_M/REQI">REQI</dfn>		0x80</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/ACKI" data-ref="_M/ACKI">ACKI</dfn>		0x40</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/ATNI" data-ref="_M/ATNI">ATNI</dfn>		0x20</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/SELI" data-ref="_M/SELI">SELI</dfn>		0x10</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/BSYI" data-ref="_M/BSYI">BSYI</dfn>		0x08</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/MSGI" data-ref="_M/MSGI">MSGI</dfn>		0x04</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/CDI" data-ref="_M/CDI">CDI</dfn>		0x02</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/IOI" data-ref="_M/IOI">IOI</dfn>		0x01</u></td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td><i>/* Important! The 3 most significant bits of this register, in initiator mode,</i></td></tr>
<tr><th id="146">146</th><td><i> * represents the "expected" SCSI bus phase and can be used to trigger phase</i></td></tr>
<tr><th id="147">147</th><td><i> * mismatch and phase change interrupts.  But more important:  If there is a</i></td></tr>
<tr><th id="148">148</th><td><i> * phase mismatch the chip will not transfer any data!  This is actually a nice</i></td></tr>
<tr><th id="149">149</th><td><i> * feature as it gives us a bit more control over what is happening when we are</i></td></tr>
<tr><th id="150">150</th><td><i> * bursting data (in) through the FIFOs and the phase suddenly changes from</i></td></tr>
<tr><th id="151">151</th><td><i> * DATA IN to STATUS or MESSAGE IN.  The transfer will stop and wait for the</i></td></tr>
<tr><th id="152">152</th><td><i> * proper phase to be set in this register instead of dumping the bits into the</i></td></tr>
<tr><th id="153">153</th><td><i> * FIFOs.</i></td></tr>
<tr><th id="154">154</th><td><i> */</i></td></tr>
<tr><th id="155">155</th><td><u>#<span data-ppcond="155">if</span> 0</u></td></tr>
<tr><th id="156">156</th><td><u>#define REQO		0x80</u></td></tr>
<tr><th id="157">157</th><td><u>#define ACKO		0x40</u></td></tr>
<tr><th id="158">158</th><td><u>#define ATNO		0x20</u></td></tr>
<tr><th id="159">159</th><td><u>#define SELO		0x10</u></td></tr>
<tr><th id="160">160</th><td><u>#define BSYO		0x08</u></td></tr>
<tr><th id="161">161</th><td><u>#<span data-ppcond="155">endif</span></u></td></tr>
<tr><th id="162">162</th><td><i>/* PCTL */</i></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/MSGO" data-ref="_M/MSGO">MSGO</dfn>		0x04</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/CDO" data-ref="_M/CDO">CDO</dfn>		0x02</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/IOO" data-ref="_M/IOO">IOO</dfn>		0x01</u></td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td><i>/* Information transfer phases */</i></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/PH_DATAOUT" data-ref="_M/PH_DATAOUT">PH_DATAOUT</dfn>	(0)</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/PH_DATAIN" data-ref="_M/PH_DATAIN">PH_DATAIN</dfn>	(IOI)</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/PH_CMD" data-ref="_M/PH_CMD">PH_CMD</dfn>		(CDI)</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/PH_STAT" data-ref="_M/PH_STAT">PH_STAT</dfn>		(CDI | IOI)</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/PH_MSGOUT" data-ref="_M/PH_MSGOUT">PH_MSGOUT</dfn>	(MSGI | CDI)</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/PH_MSGIN" data-ref="_M/PH_MSGIN">PH_MSGIN</dfn>	(MSGI | CDI | IOI)</u></td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/PH_MASK" data-ref="_M/PH_MASK">PH_MASK</dfn>		(MSGI | CDI | IOI)</u></td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/PH_INVALID" data-ref="_M/PH_INVALID">PH_INVALID</dfn>	0xff</u></td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td><i>/* SCSI_SSTS */</i></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/SSTS_INITIATOR" data-ref="_M/SSTS_INITIATOR">SSTS_INITIATOR</dfn>	0x80</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/SSTS_TARGET" data-ref="_M/SSTS_TARGET">SSTS_TARGET</dfn>	0x40</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/SSTS_BUSY" data-ref="_M/SSTS_BUSY">SSTS_BUSY</dfn>	0x20</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/SSTS_XFR" data-ref="_M/SSTS_XFR">SSTS_XFR</dfn>	0x10</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/SSTS_ACTIVE" data-ref="_M/SSTS_ACTIVE">SSTS_ACTIVE</dfn>	(SSTS_INITIATOR|SSTS_XFR)</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/SSTS_RST" data-ref="_M/SSTS_RST">SSTS_RST</dfn>	0x08</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/SSTS_TCZERO" data-ref="_M/SSTS_TCZERO">SSTS_TCZERO</dfn>	0x04</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/SSTS_DREG_FULL" data-ref="_M/SSTS_DREG_FULL">SSTS_DREG_FULL</dfn>	0x02</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/SSTS_DREG_EMPTY" data-ref="_M/SSTS_DREG_EMPTY">SSTS_DREG_EMPTY</dfn>	0x01</u></td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td><i>/* SCSI_SERR */</i></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/SERR_SCSI_PAR" data-ref="_M/SERR_SCSI_PAR">SERR_SCSI_PAR</dfn>	0x80</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/SERR_SPC_PAR" data-ref="_M/SERR_SPC_PAR">SERR_SPC_PAR</dfn>	0x40</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/SERR_TC_PAR" data-ref="_M/SERR_TC_PAR">SERR_TC_PAR</dfn>	0x08</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/SERR_PHASE_ERR" data-ref="_M/SERR_PHASE_ERR">SERR_PHASE_ERR</dfn>	0x04</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/SERR_SHORT_XFR" data-ref="_M/SERR_SHORT_XFR">SERR_SHORT_XFR</dfn>	0x02</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/SERR_OFFSET" data-ref="_M/SERR_OFFSET">SERR_OFFSET</dfn>	0x01</u></td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td><i>/* SCSI_PCTL */</i></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/PCTL_BFINT_ENAB" data-ref="_M/PCTL_BFINT_ENAB">PCTL_BFINT_ENAB</dfn>	0x80</u></td></tr>
<tr><th id="200">200</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='mb89352.c.html'>netbsd/sys/dev/ic/mb89352.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
