Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Sep 17 17:50:54 2024
| Host         : DIGITAL-11 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tx_top_timing_summary_routed.rpt -warn_on_violation
| Design       : tx_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (9)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: transmitter/FSM_sequential_cs_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: transmitter/FSM_sequential_cs_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: transmitter/FSM_sequential_cs_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.169        0.000                      0                   20        0.221        0.000                      0                   20        4.500        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.169        0.000                      0                   12        0.221        0.000                      0                   12        4.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              8.536        0.000                      0                    8        0.389        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.169ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.169ns  (required time - arrival time)
  Source:                 transmitter/bitNum_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/FSM_sequential_cs_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 0.968ns (27.760%)  route 2.519ns (72.240%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       1.723     5.326    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  transmitter/bitNum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  transmitter/bitNum_reg[2]/Q
                         net (fo=4, estimated)        1.026     6.808    transmitter/bitNum_reg[2]
    SLICE_X0Y89          LUT4 (Prop_lut4_I1_O)        0.152     6.960 r  transmitter/FSM_sequential_cs[0]_i_2/O
                         net (fo=2, estimated)        1.017     7.977    transmitter/bitDone__2
    SLICE_X1Y89          LUT5 (Prop_lut5_I3_O)        0.360     8.337 r  transmitter/FSM_sequential_cs[0]_i_1/O
                         net (fo=1, estimated)        0.476     8.813    transmitter/FSM_sequential_cs[0]_i_1_n_0
    SLICE_X1Y88          FDCE                                         r  transmitter/FSM_sequential_cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        1.924    13.335    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.426 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       1.602    15.028    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDCE                                         r  transmitter/FSM_sequential_cs_reg[0]/C
                         clock pessimism              0.272    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X1Y88          FDCE (Setup_fdce_C_D)       -0.283    14.981    transmitter/FSM_sequential_cs_reg[0]
  -------------------------------------------------------------------
                         required time                         14.981    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                  6.169    

Slack (MET) :             7.052ns  (required time - arrival time)
  Source:                 transmitter/bitNum_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/bitNum_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.940ns (35.035%)  route 1.743ns (64.965%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       1.723     5.326    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  transmitter/bitNum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.456     5.782 f  transmitter/bitNum_reg[2]/Q
                         net (fo=4, estimated)        1.026     6.808    transmitter/bitNum_reg[2]
    SLICE_X0Y89          LUT4 (Prop_lut4_I1_O)        0.152     6.960 f  transmitter/FSM_sequential_cs[0]_i_2/O
                         net (fo=2, estimated)        0.312     7.272    transmitter/bitDone__2
    SLICE_X1Y89          LUT5 (Prop_lut5_I4_O)        0.332     7.604 r  transmitter/bitNum[3]_i_1/O
                         net (fo=4, estimated)        0.405     8.009    transmitter/bitNum[3]_i_1_n_0
    SLICE_X0Y89          FDCE                                         r  transmitter/bitNum_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        1.924    13.335    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.426 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       1.603    15.029    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  transmitter/bitNum_reg[0]/C
                         clock pessimism              0.272    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y89          FDCE (Setup_fdce_C_CE)      -0.205    15.060    transmitter/bitNum_reg[0]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                  7.052    

Slack (MET) :             7.052ns  (required time - arrival time)
  Source:                 transmitter/bitNum_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/bitNum_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.940ns (35.035%)  route 1.743ns (64.965%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       1.723     5.326    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  transmitter/bitNum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.456     5.782 f  transmitter/bitNum_reg[2]/Q
                         net (fo=4, estimated)        1.026     6.808    transmitter/bitNum_reg[2]
    SLICE_X0Y89          LUT4 (Prop_lut4_I1_O)        0.152     6.960 f  transmitter/FSM_sequential_cs[0]_i_2/O
                         net (fo=2, estimated)        0.312     7.272    transmitter/bitDone__2
    SLICE_X1Y89          LUT5 (Prop_lut5_I4_O)        0.332     7.604 r  transmitter/bitNum[3]_i_1/O
                         net (fo=4, estimated)        0.405     8.009    transmitter/bitNum[3]_i_1_n_0
    SLICE_X0Y89          FDCE                                         r  transmitter/bitNum_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        1.924    13.335    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.426 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       1.603    15.029    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  transmitter/bitNum_reg[1]/C
                         clock pessimism              0.272    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y89          FDCE (Setup_fdce_C_CE)      -0.205    15.060    transmitter/bitNum_reg[1]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                  7.052    

Slack (MET) :             7.052ns  (required time - arrival time)
  Source:                 transmitter/bitNum_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/bitNum_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.940ns (35.035%)  route 1.743ns (64.965%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       1.723     5.326    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  transmitter/bitNum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.456     5.782 f  transmitter/bitNum_reg[2]/Q
                         net (fo=4, estimated)        1.026     6.808    transmitter/bitNum_reg[2]
    SLICE_X0Y89          LUT4 (Prop_lut4_I1_O)        0.152     6.960 f  transmitter/FSM_sequential_cs[0]_i_2/O
                         net (fo=2, estimated)        0.312     7.272    transmitter/bitDone__2
    SLICE_X1Y89          LUT5 (Prop_lut5_I4_O)        0.332     7.604 r  transmitter/bitNum[3]_i_1/O
                         net (fo=4, estimated)        0.405     8.009    transmitter/bitNum[3]_i_1_n_0
    SLICE_X0Y89          FDCE                                         r  transmitter/bitNum_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        1.924    13.335    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.426 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       1.603    15.029    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  transmitter/bitNum_reg[2]/C
                         clock pessimism              0.272    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y89          FDCE (Setup_fdce_C_CE)      -0.205    15.060    transmitter/bitNum_reg[2]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                  7.052    

Slack (MET) :             7.052ns  (required time - arrival time)
  Source:                 transmitter/bitNum_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/bitNum_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.940ns (35.035%)  route 1.743ns (64.965%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       1.723     5.326    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  transmitter/bitNum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.456     5.782 f  transmitter/bitNum_reg[2]/Q
                         net (fo=4, estimated)        1.026     6.808    transmitter/bitNum_reg[2]
    SLICE_X0Y89          LUT4 (Prop_lut4_I1_O)        0.152     6.960 f  transmitter/FSM_sequential_cs[0]_i_2/O
                         net (fo=2, estimated)        0.312     7.272    transmitter/bitDone__2
    SLICE_X1Y89          LUT5 (Prop_lut5_I4_O)        0.332     7.604 r  transmitter/bitNum[3]_i_1/O
                         net (fo=4, estimated)        0.405     8.009    transmitter/bitNum[3]_i_1_n_0
    SLICE_X0Y89          FDCE                                         r  transmitter/bitNum_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        1.924    13.335    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.426 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       1.603    15.029    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  transmitter/bitNum_reg[3]/C
                         clock pessimism              0.272    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y89          FDCE (Setup_fdce_C_CE)      -0.205    15.060    transmitter/bitNum_reg[3]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                  7.052    

Slack (MET) :             7.641ns  (required time - arrival time)
  Source:                 transmitter/FSM_sequential_cs_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/bitNum_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.842ns (36.122%)  route 1.489ns (63.878%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       1.722     5.325    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDCE                                         r  transmitter/FSM_sequential_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.419     5.744 r  transmitter/FSM_sequential_cs_reg[2]/Q
                         net (fo=8, estimated)        0.866     6.610    transmitter/cs[2]
    SLICE_X1Y89          LUT4 (Prop_lut4_I1_O)        0.299     6.909 f  transmitter/bitNum[3]_i_3/O
                         net (fo=2, estimated)        0.623     7.532    transmitter/bitNum[3]_i_3_n_0
    SLICE_X0Y89          LUT5 (Prop_lut5_I4_O)        0.124     7.656 r  transmitter/bitNum[3]_i_2/O
                         net (fo=1, routed)           0.000     7.656    transmitter/bitNum[3]_i_2_n_0
    SLICE_X0Y89          FDCE                                         r  transmitter/bitNum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        1.924    13.335    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.426 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       1.603    15.029    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  transmitter/bitNum_reg[3]/C
                         clock pessimism              0.272    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y89          FDCE (Setup_fdce_C_D)        0.031    15.296    transmitter/bitNum_reg[3]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -7.656    
  -------------------------------------------------------------------
                         slack                                  7.641    

Slack (MET) :             7.904ns  (required time - arrival time)
  Source:                 transmitter/FSM_sequential_cs_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/bitNum_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 0.842ns (40.716%)  route 1.226ns (59.284%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       1.722     5.325    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDCE                                         r  transmitter/FSM_sequential_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.419     5.744 r  transmitter/FSM_sequential_cs_reg[2]/Q
                         net (fo=8, estimated)        0.866     6.610    transmitter/cs[2]
    SLICE_X1Y89          LUT4 (Prop_lut4_I1_O)        0.299     6.909 f  transmitter/bitNum[3]_i_3/O
                         net (fo=2, estimated)        0.360     7.269    transmitter/bitNum[3]_i_3_n_0
    SLICE_X0Y89          LUT4 (Prop_lut4_I3_O)        0.124     7.393 r  transmitter/bitNum[2]_i_1/O
                         net (fo=1, routed)           0.000     7.393    transmitter/bitNum[2]_i_1_n_0
    SLICE_X0Y89          FDCE                                         r  transmitter/bitNum_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        1.924    13.335    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.426 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       1.603    15.029    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  transmitter/bitNum_reg[2]/C
                         clock pessimism              0.272    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y89          FDCE (Setup_fdce_C_D)        0.031    15.296    transmitter/bitNum_reg[2]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -7.393    
  -------------------------------------------------------------------
                         slack                                  7.904    

Slack (MET) :             8.385ns  (required time - arrival time)
  Source:                 transmitter/bitNum_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/bitNum_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.746ns (45.767%)  route 0.884ns (54.233%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       1.723     5.326    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  transmitter/bitNum_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.419     5.745 r  transmitter/bitNum_reg[1]/Q
                         net (fo=6, estimated)        0.884     6.629    transmitter/bitNum_reg[1]
    SLICE_X0Y89          LUT4 (Prop_lut4_I0_O)        0.327     6.956 r  transmitter/bitNum[1]_i_1/O
                         net (fo=1, routed)           0.000     6.956    transmitter/bitNum[1]_i_1_n_0
    SLICE_X0Y89          FDCE                                         r  transmitter/bitNum_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        1.924    13.335    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.426 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       1.603    15.029    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  transmitter/bitNum_reg[1]/C
                         clock pessimism              0.272    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y89          FDCE (Setup_fdce_C_D)        0.075    15.340    transmitter/bitNum_reg[1]
  -------------------------------------------------------------------
                         required time                         15.340    
                         arrival time                          -6.956    
  -------------------------------------------------------------------
                         slack                                  8.385    

Slack (MET) :             8.534ns  (required time - arrival time)
  Source:                 rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/FSM_sequential_cs_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.434ns  (logic 0.580ns (40.446%)  route 0.854ns (59.554%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       1.723     5.326    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  rst2_reg/Q
                         net (fo=14, estimated)       0.854     6.636    transmitter/rst2
    SLICE_X1Y88          LUT4 (Prop_lut4_I0_O)        0.124     6.760 r  transmitter/FSM_sequential_cs[1]_i_1/O
                         net (fo=1, routed)           0.000     6.760    transmitter/FSM_sequential_cs[1]_i_1_n_0
    SLICE_X1Y88          FDCE                                         r  transmitter/FSM_sequential_cs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        1.924    13.335    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.426 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       1.602    15.028    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDCE                                         r  transmitter/FSM_sequential_cs_reg[1]/C
                         clock pessimism              0.272    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X1Y88          FDCE (Setup_fdce_C_D)        0.029    15.293    transmitter/FSM_sequential_cs_reg[1]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -6.760    
  -------------------------------------------------------------------
                         slack                                  8.534    

Slack (MET) :             8.552ns  (required time - arrival time)
  Source:                 rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/FSM_sequential_cs_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.608ns (41.587%)  route 0.854ns (58.413%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       1.723     5.326    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  rst2_reg/Q
                         net (fo=14, estimated)       0.854     6.636    transmitter/rst2
    SLICE_X1Y88          LUT4 (Prop_lut4_I0_O)        0.152     6.788 r  transmitter/FSM_sequential_cs[2]_i_1/O
                         net (fo=1, routed)           0.000     6.788    transmitter/FSM_sequential_cs[2]_i_1_n_0
    SLICE_X1Y88          FDCE                                         r  transmitter/FSM_sequential_cs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        1.924    13.335    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.426 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       1.602    15.028    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDCE                                         r  transmitter/FSM_sequential_cs_reg[2]/C
                         clock pessimism              0.272    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X1Y88          FDCE (Setup_fdce_C_D)        0.075    15.339    transmitter/FSM_sequential_cs_reg[2]
  -------------------------------------------------------------------
                         required time                         15.339    
                         arrival time                          -6.788    
  -------------------------------------------------------------------
                         slack                                  8.552    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 rst1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.556%)  route 0.162ns (53.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       0.602     1.731    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     1.872 r  rst1_reg/Q
                         net (fo=1, estimated)        0.162     2.034    rst1
    SLICE_X0Y90          FDRE                                         r  rst2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       0.875     2.240    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  rst2_reg/C
                         clock pessimism             -0.493     1.747    
    SLICE_X0Y90          FDRE (Hold_fdre_C_D)         0.066     1.813    rst2_reg
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 transmitter/FSM_sequential_cs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/bitNum_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.189ns (49.198%)  route 0.195ns (50.802%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       0.601     1.730    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDCE                                         r  transmitter/FSM_sequential_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.141     1.871 r  transmitter/FSM_sequential_cs_reg[1]/Q
                         net (fo=10, estimated)       0.195     2.066    transmitter/cs[1]
    SLICE_X0Y89          LUT4 (Prop_lut4_I3_O)        0.048     2.114 r  transmitter/bitNum[1]_i_1/O
                         net (fo=1, routed)           0.000     2.114    transmitter/bitNum[1]_i_1_n_0
    SLICE_X0Y89          FDCE                                         r  transmitter/bitNum_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       0.874     2.239    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  transmitter/bitNum_reg[1]/C
                         clock pessimism             -0.493     1.746    
    SLICE_X0Y89          FDCE (Hold_fdce_C_D)         0.107     1.853    transmitter/bitNum_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 transmitter/FSM_sequential_cs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/bitNum_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.798%)  route 0.195ns (51.202%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       0.601     1.730    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDCE                                         r  transmitter/FSM_sequential_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.141     1.871 r  transmitter/FSM_sequential_cs_reg[1]/Q
                         net (fo=10, estimated)       0.195     2.066    transmitter/cs[1]
    SLICE_X0Y89          LUT3 (Prop_lut3_I2_O)        0.045     2.111 r  transmitter/bitNum[0]_i_1/O
                         net (fo=1, routed)           0.000     2.111    transmitter/bitNum[0]_i_1_n_0
    SLICE_X0Y89          FDCE                                         r  transmitter/bitNum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       0.874     2.239    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  transmitter/bitNum_reg[0]/C
                         clock pessimism             -0.493     1.746    
    SLICE_X0Y89          FDCE (Hold_fdce_C_D)         0.091     1.837    transmitter/bitNum_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 transmitter/FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/FSM_sequential_cs_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.189ns (47.479%)  route 0.209ns (52.521%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       0.601     1.730    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDCE                                         r  transmitter/FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.141     1.871 r  transmitter/FSM_sequential_cs_reg[0]/Q
                         net (fo=10, estimated)       0.209     2.080    transmitter/cs[0]
    SLICE_X1Y88          LUT4 (Prop_lut4_I3_O)        0.048     2.128 r  transmitter/FSM_sequential_cs[2]_i_1/O
                         net (fo=1, routed)           0.000     2.128    transmitter/FSM_sequential_cs[2]_i_1_n_0
    SLICE_X1Y88          FDCE                                         r  transmitter/FSM_sequential_cs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       0.874     2.239    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDCE                                         r  transmitter/FSM_sequential_cs_reg[2]/C
                         clock pessimism             -0.493     1.746    
    SLICE_X1Y88          FDCE (Hold_fdce_C_D)         0.107     1.853    transmitter/FSM_sequential_cs_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 transmitter/FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/FSM_sequential_cs_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.080%)  route 0.209ns (52.920%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       0.601     1.730    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDCE                                         r  transmitter/FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.141     1.871 r  transmitter/FSM_sequential_cs_reg[0]/Q
                         net (fo=10, estimated)       0.209     2.080    transmitter/cs[0]
    SLICE_X1Y88          LUT4 (Prop_lut4_I3_O)        0.045     2.125 r  transmitter/FSM_sequential_cs[1]_i_1/O
                         net (fo=1, routed)           0.000     2.125    transmitter/FSM_sequential_cs[1]_i_1_n_0
    SLICE_X1Y88          FDCE                                         r  transmitter/FSM_sequential_cs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       0.874     2.239    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDCE                                         r  transmitter/FSM_sequential_cs_reg[1]/C
                         clock pessimism             -0.493     1.746    
    SLICE_X1Y88          FDCE (Hold_fdce_C_D)         0.091     1.837    transmitter/FSM_sequential_cs_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 transmitter/bitNum_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/bitNum_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.015%)  route 0.227ns (54.985%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       0.601     1.730    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  transmitter/bitNum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.141     1.871 r  transmitter/bitNum_reg[0]/Q
                         net (fo=7, estimated)        0.227     2.098    transmitter/bitNum_reg[0]
    SLICE_X0Y89          LUT5 (Prop_lut5_I2_O)        0.045     2.143 r  transmitter/bitNum[3]_i_2/O
                         net (fo=1, routed)           0.000     2.143    transmitter/bitNum[3]_i_2_n_0
    SLICE_X0Y89          FDCE                                         r  transmitter/bitNum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       0.874     2.239    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  transmitter/bitNum_reg[3]/C
                         clock pessimism             -0.493     1.746    
    SLICE_X0Y89          FDCE (Hold_fdce_C_D)         0.092     1.838    transmitter/bitNum_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 transmitter/bitNum_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/bitNum_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.227ns (53.082%)  route 0.201ns (46.918%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       0.601     1.730    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  transmitter/bitNum_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.128     1.858 r  transmitter/bitNum_reg[1]/Q
                         net (fo=6, estimated)        0.201     2.059    transmitter/bitNum_reg[1]
    SLICE_X0Y89          LUT4 (Prop_lut4_I1_O)        0.099     2.158 r  transmitter/bitNum[2]_i_1/O
                         net (fo=1, routed)           0.000     2.158    transmitter/bitNum[2]_i_1_n_0
    SLICE_X0Y89          FDCE                                         r  transmitter/bitNum_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       0.874     2.239    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  transmitter/bitNum_reg[2]/C
                         clock pessimism             -0.493     1.746    
    SLICE_X0Y89          FDCE (Hold_fdce_C_D)         0.092     1.838    transmitter/bitNum_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/FSM_sequential_cs_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.189ns (29.491%)  route 0.452ns (70.509%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       0.602     1.731    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     1.872 f  rst2_reg/Q
                         net (fo=14, estimated)       0.251     2.123    transmitter/rst2
    SLICE_X1Y89          LUT5 (Prop_lut5_I0_O)        0.048     2.171 r  transmitter/FSM_sequential_cs[0]_i_1/O
                         net (fo=1, estimated)        0.201     2.372    transmitter/FSM_sequential_cs[0]_i_1_n_0
    SLICE_X1Y88          FDCE                                         r  transmitter/FSM_sequential_cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       0.874     2.239    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDCE                                         r  transmitter/FSM_sequential_cs_reg[0]/C
                         clock pessimism             -0.493     1.746    
    SLICE_X1Y88          FDCE (Hold_fdce_C_D)         0.004     1.750    transmitter/FSM_sequential_cs_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 transmitter/FSM_sequential_cs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/bitNum_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.186ns (30.723%)  route 0.419ns (69.277%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       0.601     1.730    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDCE                                         r  transmitter/FSM_sequential_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.141     1.871 r  transmitter/FSM_sequential_cs_reg[1]/Q
                         net (fo=10, estimated)       0.249     2.120    transmitter/cs[1]
    SLICE_X1Y89          LUT5 (Prop_lut5_I3_O)        0.045     2.165 r  transmitter/bitNum[3]_i_1/O
                         net (fo=4, estimated)        0.171     2.336    transmitter/bitNum[3]_i_1_n_0
    SLICE_X0Y89          FDCE                                         r  transmitter/bitNum_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       0.874     2.239    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  transmitter/bitNum_reg[0]/C
                         clock pessimism             -0.493     1.746    
    SLICE_X0Y89          FDCE (Hold_fdce_C_CE)       -0.039     1.707    transmitter/bitNum_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 transmitter/FSM_sequential_cs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/bitNum_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.186ns (30.723%)  route 0.419ns (69.277%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       0.601     1.730    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDCE                                         r  transmitter/FSM_sequential_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.141     1.871 r  transmitter/FSM_sequential_cs_reg[1]/Q
                         net (fo=10, estimated)       0.249     2.120    transmitter/cs[1]
    SLICE_X1Y89          LUT5 (Prop_lut5_I3_O)        0.045     2.165 r  transmitter/bitNum[3]_i_1/O
                         net (fo=4, estimated)        0.171     2.336    transmitter/bitNum[3]_i_1_n_0
    SLICE_X0Y89          FDCE                                         r  transmitter/bitNum_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       0.874     2.239    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  transmitter/bitNum_reg[1]/C
                         clock pessimism             -0.493     1.746    
    SLICE_X0Y89          FDCE (Hold_fdce_C_CE)       -0.039     1.707    transmitter/bitNum_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.628    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     SW_sync_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90     SW_sync_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y88     SW_sync_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y85     SW_sync_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y88     SW_sync_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y88     SW_sync_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y88     SW_sync_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y88     SW_sync_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90     rst1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     SW_sync_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     SW_sync_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     SW_sync_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     SW_sync_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     SW_sync_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     SW_sync_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     SW_sync_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     SW_sync_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     SW_sync_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     SW_sync_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     SW_sync_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     SW_sync_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     SW_sync_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     SW_sync_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     SW_sync_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     SW_sync_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     SW_sync_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     SW_sync_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     SW_sync_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     SW_sync_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.536ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.389ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.536ns  (required time - arrival time)
  Source:                 rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/FSM_sequential_cs_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.456ns (45.691%)  route 0.542ns (54.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       1.723     5.326    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  rst2_reg/Q
                         net (fo=14, estimated)       0.542     6.324    transmitter/rst2
    SLICE_X1Y88          FDCE                                         f  transmitter/FSM_sequential_cs_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        1.924    13.335    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.426 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       1.602    15.028    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDCE                                         r  transmitter/FSM_sequential_cs_reg[0]/C
                         clock pessimism              0.272    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X1Y88          FDCE (Recov_fdce_C_CLR)     -0.405    14.859    transmitter/FSM_sequential_cs_reg[0]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -6.324    
  -------------------------------------------------------------------
                         slack                                  8.536    

Slack (MET) :             8.536ns  (required time - arrival time)
  Source:                 rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/FSM_sequential_cs_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.456ns (45.691%)  route 0.542ns (54.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       1.723     5.326    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  rst2_reg/Q
                         net (fo=14, estimated)       0.542     6.324    transmitter/rst2
    SLICE_X1Y88          FDCE                                         f  transmitter/FSM_sequential_cs_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        1.924    13.335    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.426 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       1.602    15.028    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDCE                                         r  transmitter/FSM_sequential_cs_reg[1]/C
                         clock pessimism              0.272    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X1Y88          FDCE (Recov_fdce_C_CLR)     -0.405    14.859    transmitter/FSM_sequential_cs_reg[1]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -6.324    
  -------------------------------------------------------------------
                         slack                                  8.536    

Slack (MET) :             8.536ns  (required time - arrival time)
  Source:                 rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/FSM_sequential_cs_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.456ns (45.691%)  route 0.542ns (54.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       1.723     5.326    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  rst2_reg/Q
                         net (fo=14, estimated)       0.542     6.324    transmitter/rst2
    SLICE_X1Y88          FDCE                                         f  transmitter/FSM_sequential_cs_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        1.924    13.335    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.426 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       1.602    15.028    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDCE                                         r  transmitter/FSM_sequential_cs_reg[2]/C
                         clock pessimism              0.272    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X1Y88          FDCE (Recov_fdce_C_CLR)     -0.405    14.859    transmitter/FSM_sequential_cs_reg[2]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -6.324    
  -------------------------------------------------------------------
                         slack                                  8.536    

Slack (MET) :             8.674ns  (required time - arrival time)
  Source:                 rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/bitNum_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.456ns (52.962%)  route 0.405ns (47.038%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       1.723     5.326    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  rst2_reg/Q
                         net (fo=14, estimated)       0.405     6.187    transmitter/rst2
    SLICE_X0Y89          FDCE                                         f  transmitter/bitNum_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        1.924    13.335    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.426 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       1.603    15.029    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  transmitter/bitNum_reg[0]/C
                         clock pessimism              0.272    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y89          FDCE (Recov_fdce_C_CLR)     -0.405    14.860    transmitter/bitNum_reg[0]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                          -6.187    
  -------------------------------------------------------------------
                         slack                                  8.674    

Slack (MET) :             8.674ns  (required time - arrival time)
  Source:                 rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/bitNum_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.456ns (52.962%)  route 0.405ns (47.038%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       1.723     5.326    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  rst2_reg/Q
                         net (fo=14, estimated)       0.405     6.187    transmitter/rst2
    SLICE_X0Y89          FDCE                                         f  transmitter/bitNum_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        1.924    13.335    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.426 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       1.603    15.029    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  transmitter/bitNum_reg[1]/C
                         clock pessimism              0.272    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y89          FDCE (Recov_fdce_C_CLR)     -0.405    14.860    transmitter/bitNum_reg[1]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                          -6.187    
  -------------------------------------------------------------------
                         slack                                  8.674    

Slack (MET) :             8.674ns  (required time - arrival time)
  Source:                 rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/bitNum_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.456ns (52.962%)  route 0.405ns (47.038%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       1.723     5.326    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  rst2_reg/Q
                         net (fo=14, estimated)       0.405     6.187    transmitter/rst2
    SLICE_X0Y89          FDCE                                         f  transmitter/bitNum_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        1.924    13.335    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.426 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       1.603    15.029    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  transmitter/bitNum_reg[2]/C
                         clock pessimism              0.272    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y89          FDCE (Recov_fdce_C_CLR)     -0.405    14.860    transmitter/bitNum_reg[2]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                          -6.187    
  -------------------------------------------------------------------
                         slack                                  8.674    

Slack (MET) :             8.674ns  (required time - arrival time)
  Source:                 rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/bitNum_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.456ns (52.962%)  route 0.405ns (47.038%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       1.723     5.326    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  rst2_reg/Q
                         net (fo=14, estimated)       0.405     6.187    transmitter/rst2
    SLICE_X0Y89          FDCE                                         f  transmitter/bitNum_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        1.924    13.335    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.426 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       1.603    15.029    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  transmitter/bitNum_reg[3]/C
                         clock pessimism              0.272    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y89          FDCE (Recov_fdce_C_CLR)     -0.405    14.860    transmitter/bitNum_reg[3]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                          -6.187    
  -------------------------------------------------------------------
                         slack                                  8.674    

Slack (MET) :             8.684ns  (required time - arrival time)
  Source:                 rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/tx_out_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.456ns (50.836%)  route 0.441ns (49.164%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       1.723     5.326    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  rst2_reg/Q
                         net (fo=14, estimated)       0.441     6.223    transmitter/rst2
    SLICE_X1Y90          FDPE                                         f  transmitter/tx_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        1.924    13.335    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.426 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       1.603    15.029    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y90          FDPE                                         r  transmitter/tx_out_reg/C
                         clock pessimism              0.272    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y90          FDPE (Recov_fdpe_C_PRE)     -0.359    14.906    transmitter/tx_out_reg
  -------------------------------------------------------------------
                         required time                         14.906    
                         arrival time                          -6.223    
  -------------------------------------------------------------------
                         slack                                  8.684    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/bitNum_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.234%)  route 0.171ns (54.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       0.602     1.731    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     1.872 f  rst2_reg/Q
                         net (fo=14, estimated)       0.171     2.043    transmitter/rst2
    SLICE_X0Y89          FDCE                                         f  transmitter/bitNum_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       0.874     2.239    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  transmitter/bitNum_reg[0]/C
                         clock pessimism             -0.493     1.746    
    SLICE_X0Y89          FDCE (Remov_fdce_C_CLR)     -0.092     1.654    transmitter/bitNum_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/bitNum_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.234%)  route 0.171ns (54.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       0.602     1.731    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     1.872 f  rst2_reg/Q
                         net (fo=14, estimated)       0.171     2.043    transmitter/rst2
    SLICE_X0Y89          FDCE                                         f  transmitter/bitNum_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       0.874     2.239    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  transmitter/bitNum_reg[1]/C
                         clock pessimism             -0.493     1.746    
    SLICE_X0Y89          FDCE (Remov_fdce_C_CLR)     -0.092     1.654    transmitter/bitNum_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/bitNum_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.234%)  route 0.171ns (54.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       0.602     1.731    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     1.872 f  rst2_reg/Q
                         net (fo=14, estimated)       0.171     2.043    transmitter/rst2
    SLICE_X0Y89          FDCE                                         f  transmitter/bitNum_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       0.874     2.239    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  transmitter/bitNum_reg[2]/C
                         clock pessimism             -0.493     1.746    
    SLICE_X0Y89          FDCE (Remov_fdce_C_CLR)     -0.092     1.654    transmitter/bitNum_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/bitNum_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.234%)  route 0.171ns (54.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       0.602     1.731    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     1.872 f  rst2_reg/Q
                         net (fo=14, estimated)       0.171     2.043    transmitter/rst2
    SLICE_X0Y89          FDCE                                         f  transmitter/bitNum_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       0.874     2.239    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  transmitter/bitNum_reg[3]/C
                         clock pessimism             -0.493     1.746    
    SLICE_X0Y89          FDCE (Remov_fdce_C_CLR)     -0.092     1.654    transmitter/bitNum_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/tx_out_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.134%)  route 0.186ns (56.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       0.602     1.731    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     1.872 f  rst2_reg/Q
                         net (fo=14, estimated)       0.186     2.058    transmitter/rst2
    SLICE_X1Y90          FDPE                                         f  transmitter/tx_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       0.875     2.240    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y90          FDPE                                         r  transmitter/tx_out_reg/C
                         clock pessimism             -0.493     1.747    
    SLICE_X1Y90          FDPE (Remov_fdpe_C_PRE)     -0.095     1.652    transmitter/tx_out_reg
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/FSM_sequential_cs_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.163%)  route 0.228ns (61.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       0.602     1.731    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     1.872 f  rst2_reg/Q
                         net (fo=14, estimated)       0.228     2.101    transmitter/rst2
    SLICE_X1Y88          FDCE                                         f  transmitter/FSM_sequential_cs_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       0.874     2.239    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDCE                                         r  transmitter/FSM_sequential_cs_reg[0]/C
                         clock pessimism             -0.493     1.746    
    SLICE_X1Y88          FDCE (Remov_fdce_C_CLR)     -0.092     1.654    transmitter/FSM_sequential_cs_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/FSM_sequential_cs_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.163%)  route 0.228ns (61.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       0.602     1.731    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     1.872 f  rst2_reg/Q
                         net (fo=14, estimated)       0.228     2.101    transmitter/rst2
    SLICE_X1Y88          FDCE                                         f  transmitter/FSM_sequential_cs_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       0.874     2.239    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDCE                                         r  transmitter/FSM_sequential_cs_reg[1]/C
                         clock pessimism             -0.493     1.746    
    SLICE_X1Y88          FDCE (Remov_fdce_C_CLR)     -0.092     1.654    transmitter/FSM_sequential_cs_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/FSM_sequential_cs_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.163%)  route 0.228ns (61.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       0.602     1.731    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     1.872 f  rst2_reg/Q
                         net (fo=14, estimated)       0.228     2.101    transmitter/rst2
    SLICE_X1Y88          FDCE                                         f  transmitter/FSM_sequential_cs_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       0.874     2.239    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDCE                                         r  transmitter/FSM_sequential_cs_reg[2]/C
                         clock pessimism             -0.493     1.746    
    SLICE_X1Y88          FDCE (Remov_fdce_C_CLR)     -0.092     1.654    transmitter/FSM_sequential_cs_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.446    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.228ns  (logic 5.038ns (61.229%)  route 3.190ns (38.771%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  SW_IBUF[2]_inst/O
                         net (fo=2, estimated)        3.190     4.675    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     8.228 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.228    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.791ns  (logic 5.049ns (64.806%)  route 2.742ns (35.194%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  SW_IBUF[5]_inst/O
                         net (fo=2, estimated)        2.742     4.239    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552     7.791 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.791    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.687ns  (logic 5.063ns (65.865%)  route 2.624ns (34.135%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  SW_IBUF[7]_inst/O
                         net (fo=2, estimated)        2.624     4.132    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555     7.687 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.687    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.327ns  (logic 4.998ns (68.213%)  route 2.329ns (31.787%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=2, estimated)        2.329     3.807    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     7.327 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.327    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.290ns  (logic 5.015ns (68.792%)  route 2.275ns (31.208%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=2, estimated)        2.275     3.755    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     7.290 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.290    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.237ns  (logic 5.044ns (69.699%)  route 2.193ns (30.301%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  SW_IBUF[4]_inst/O
                         net (fo=2, estimated)        2.193     3.686    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552     7.237 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.237    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.221ns  (logic 5.028ns (69.629%)  route 2.193ns (30.371%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  SW_IBUF[3]_inst/O
                         net (fo=2, estimated)        2.193     3.670    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551     7.221 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.221    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.989ns  (logic 5.049ns (72.243%)  route 1.940ns (27.757%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  SW_IBUF[6]_inst/O
                         net (fo=2, estimated)        1.940     3.434    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555     6.989 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.989    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.335ns  (logic 1.517ns (64.982%)  route 0.818ns (35.018%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  SW_IBUF[6]_inst/O
                         net (fo=2, estimated)        0.818     1.080    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     2.335 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.335    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.421ns  (logic 1.496ns (61.812%)  route 0.924ns (38.188%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=2, estimated)        0.924     1.169    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.421 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.421    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.437ns  (logic 1.513ns (62.069%)  route 0.924ns (37.931%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SW_IBUF[4]_inst/O
                         net (fo=2, estimated)        0.924     1.185    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     2.437 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.437    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.442ns  (logic 1.484ns (60.739%)  route 0.959ns (39.261%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=2, estimated)        0.959     1.206    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     2.442 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.442    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.449ns  (logic 1.467ns (59.906%)  route 0.982ns (40.094%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=2, estimated)        0.982     1.227    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     2.449 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.449    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.637ns  (logic 1.531ns (58.063%)  route 1.106ns (41.937%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  SW_IBUF[7]_inst/O
                         net (fo=2, estimated)        1.106     1.382    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     2.637 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.637    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.673ns  (logic 1.518ns (56.765%)  route 1.156ns (43.235%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SW_IBUF[5]_inst/O
                         net (fo=2, estimated)        1.156     1.421    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     2.673 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.673    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.851ns  (logic 1.506ns (52.833%)  route 1.345ns (47.167%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SW_IBUF[2]_inst/O
                         net (fo=2, estimated)        1.345     1.598    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     2.851 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.851    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmitter/tx_out_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.654ns  (logic 4.011ns (46.350%)  route 4.643ns (53.650%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       1.723     5.326    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y90          FDPE                                         r  transmitter/tx_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDPE (Prop_fdpe_C_Q)         0.456     5.782 r  transmitter/tx_out_reg/Q
                         net (fo=1, estimated)        4.643    10.425    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    13.980 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    13.980    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/FSM_sequential_cs_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED16_B
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.014ns  (logic 4.521ns (64.459%)  route 2.493ns (35.541%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       1.722     5.325    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDCE                                         r  transmitter/FSM_sequential_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.419     5.744 r  transmitter/FSM_sequential_cs_reg[2]/Q
                         net (fo=8, estimated)        0.871     6.615    transmitter/cs[2]
    SLICE_X1Y89          LUT3 (Prop_lut3_I2_O)        0.327     6.942 r  transmitter/LED16_B_OBUF_inst_i_1/O
                         net (fo=1, estimated)        1.622     8.564    LED16_B_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.775    12.339 r  LED16_B_OBUF_inst/O
                         net (fo=0)                   0.000    12.339    LED16_B
    R12                                                               r  LED16_B (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW_sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/tx_out_int_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.014ns  (logic 1.091ns (36.198%)  route 1.923ns (63.802%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       1.720     5.323    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  SW_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  SW_sync_reg[3]/Q
                         net (fo=2, estimated)        1.107     6.886    transmitter/Q[3]
    SLICE_X0Y88          LUT6 (Prop_lut6_I0_O)        0.124     7.010 r  transmitter/tx_out_int_reg_i_6/O
                         net (fo=1, routed)           0.000     7.010    transmitter/tx_out_int_reg_i_6_n_0
    SLICE_X0Y88          MUXF7 (Prop_muxf7_I0_O)      0.212     7.222 r  transmitter/tx_out_int_reg_i_3/O
                         net (fo=1, estimated)        0.486     7.708    transmitter/tx_out_int_reg_i_3_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I2_O)        0.299     8.007 r  transmitter/tx_out_int_reg_i_1/O
                         net (fo=1, estimated)        0.330     8.337    transmitter/tx_out_int_reg_i_1_n_0
    SLICE_X1Y89          LDPE                                         r  transmitter/tx_out_int_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/tx_out_int_reg/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.857ns  (logic 0.456ns (53.209%)  route 0.401ns (46.791%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       1.723     5.326    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  rst2_reg/Q
                         net (fo=14, estimated)       0.401     6.183    transmitter/rst2
    SLICE_X1Y89          LDPE                                         f  transmitter/tx_out_int_reg/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/tx_out_int_reg/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.480%)  route 0.169ns (54.520%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       0.602     1.731    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     1.872 f  rst2_reg/Q
                         net (fo=14, estimated)       0.169     2.041    transmitter/rst2
    SLICE_X1Y89          LDPE                                         f  transmitter/tx_out_int_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/tx_out_int_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.697ns  (logic 0.186ns (26.690%)  route 0.511ns (73.310%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       0.601     1.730    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDCE                                         r  transmitter/FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.141     1.871 r  transmitter/FSM_sequential_cs_reg[0]/Q
                         net (fo=10, estimated)       0.372     2.243    transmitter/cs[0]
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.045     2.288 r  transmitter/tx_out_int_reg_i_1/O
                         net (fo=1, estimated)        0.139     2.427    transmitter/tx_out_int_reg_i_1_n_0
    SLICE_X1Y89          LDPE                                         r  transmitter/tx_out_int_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED16_B
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.476ns  (logic 1.525ns (61.582%)  route 0.951ns (38.418%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       0.601     1.730    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDCE                                         r  transmitter/FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.141     1.871 r  transmitter/FSM_sequential_cs_reg[0]/Q
                         net (fo=10, estimated)       0.268     2.139    transmitter/cs[0]
    SLICE_X1Y89          LUT3 (Prop_lut3_I1_O)        0.049     2.188 r  transmitter/LED16_B_OBUF_inst_i_1/O
                         net (fo=1, estimated)        0.684     2.872    LED16_B_OBUF
    R12                  OBUF (Prop_obuf_I_O)         1.335     4.207 r  LED16_B_OBUF_inst/O
                         net (fo=0)                   0.000     4.207    LED16_B
    R12                                                               r  LED16_B (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/tx_out_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.354ns  (logic 1.397ns (41.649%)  route 1.957ns (58.351%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       0.602     1.731    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y90          FDPE                                         r  transmitter/tx_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDPE (Prop_fdpe_C_Q)         0.141     1.872 r  transmitter/tx_out_reg/Q
                         net (fo=1, estimated)        1.957     3.829    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     5.085 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     5.085    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            rst1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.169ns  (logic 1.631ns (39.122%)  route 2.538ns (60.878%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=1, estimated)        2.538     4.045    CPU_RESETN_IBUF
    SLICE_X0Y90          LUT1 (Prop_lut1_I0_O)        0.124     4.169 r  rst1_i_1/O
                         net (fo=1, routed)           0.000     4.169    rst
    SLICE_X0Y90          FDRE                                         r  rst1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        1.924     3.335    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.426 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       1.603     5.029    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  rst1_reg/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            SW_sync_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.277ns  (logic 1.493ns (45.553%)  route 1.784ns (54.447%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  SW_IBUF[4]_inst/O
                         net (fo=2, estimated)        1.784     3.277    LED_OBUF[4]
    SLICE_X0Y88          FDRE                                         r  SW_sync_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        1.924     3.335    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.426 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       1.602     5.028    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  SW_sync_reg[4]/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            SW_sync_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.098ns  (logic 1.494ns (48.227%)  route 1.604ns (51.773%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  SW_IBUF[6]_inst/O
                         net (fo=2, estimated)        1.604     3.098    LED_OBUF[6]
    SLICE_X0Y88          FDRE                                         r  SW_sync_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        1.924     3.335    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.426 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       1.602     5.028    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  SW_sync_reg[6]/C

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            SW_sync_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.943ns  (logic 1.497ns (50.873%)  route 1.446ns (49.127%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  SW_IBUF[5]_inst/O
                         net (fo=2, estimated)        1.446     2.943    LED_OBUF[5]
    SLICE_X0Y88          FDRE                                         r  SW_sync_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        1.924     3.335    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.426 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       1.602     5.028    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  SW_sync_reg[5]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            SW_sync_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.637ns  (logic 1.477ns (56.013%)  route 1.160ns (43.987%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  SW_IBUF[3]_inst/O
                         net (fo=2, estimated)        1.160     2.637    LED_OBUF[3]
    SLICE_X0Y85          FDRE                                         r  SW_sync_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        1.924     3.335    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.426 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       1.600     5.026    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  SW_sync_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SW_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.597ns  (logic 1.478ns (56.905%)  route 1.119ns (43.095%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=2, estimated)        1.119     2.597    LED_OBUF[0]
    SLICE_X0Y93          FDRE                                         r  SW_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        1.924     3.335    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.426 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       1.605     5.031    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  SW_sync_reg[0]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            SW_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.452ns  (logic 1.480ns (60.352%)  route 0.972ns (39.648%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=2, estimated)        0.972     2.452    LED_OBUF[1]
    SLICE_X0Y90          FDRE                                         r  SW_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        1.924     3.335    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.426 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       1.603     5.029    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  SW_sync_reg[1]/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SW_sync_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.428ns  (logic 1.508ns (62.108%)  route 0.920ns (37.892%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  SW_IBUF[7]_inst/O
                         net (fo=2, estimated)        0.920     2.428    LED_OBUF[7]
    SLICE_X0Y88          FDRE                                         r  SW_sync_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        1.924     3.335    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.426 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       1.602     5.028    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  SW_sync_reg[7]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            SW_sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.395ns  (logic 1.485ns (62.006%)  route 0.910ns (37.994%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  SW_IBUF[2]_inst/O
                         net (fo=2, estimated)        0.910     2.395    LED_OBUF[2]
    SLICE_X0Y88          FDRE                                         r  SW_sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        1.924     3.335    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.426 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       1.602     5.028    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  SW_sync_reg[2]/C

Slack:                    inf
  Source:                 transmitter/tx_out_int_reg/G
                            (positive level-sensitive latch)
  Destination:            transmitter/tx_out_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.892ns  (logic 0.559ns (62.668%)  route 0.333ns (37.332%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          LDPE                         0.000     0.000 r  transmitter/tx_out_int_reg/G
    SLICE_X1Y89          LDPE (EnToQ_ldpe_G_Q)        0.559     0.559 r  transmitter/tx_out_int_reg/Q
                         net (fo=1, estimated)        0.333     0.892    transmitter/tx_out_int
    SLICE_X1Y90          FDPE                                         r  transmitter/tx_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        1.924     3.335    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.426 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       1.603     5.029    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y90          FDPE                                         r  transmitter/tx_out_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmitter/tx_out_int_reg/G
                            (positive level-sensitive latch)
  Destination:            transmitter/tx_out_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.158ns (52.955%)  route 0.140ns (47.045%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          LDPE                         0.000     0.000 r  transmitter/tx_out_int_reg/G
    SLICE_X1Y89          LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  transmitter/tx_out_int_reg/Q
                         net (fo=1, estimated)        0.140     0.298    transmitter/tx_out_int
    SLICE_X1Y90          FDPE                                         r  transmitter/tx_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       0.875     2.240    transmitter/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y90          FDPE                                         r  transmitter/tx_out_reg/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            SW_sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.637ns  (logic 0.253ns (39.737%)  route 0.384ns (60.263%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SW_IBUF[2]_inst/O
                         net (fo=2, estimated)        0.384     0.637    LED_OBUF[2]
    SLICE_X0Y88          FDRE                                         r  SW_sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       0.874     2.239    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  SW_sync_reg[2]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            SW_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.657ns  (logic 0.247ns (37.651%)  route 0.410ns (62.349%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=2, estimated)        0.410     0.657    LED_OBUF[1]
    SLICE_X0Y90          FDRE                                         r  SW_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       0.875     2.240    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  SW_sync_reg[1]/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SW_sync_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.663ns  (logic 0.275ns (41.534%)  route 0.388ns (58.466%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  SW_IBUF[7]_inst/O
                         net (fo=2, estimated)        0.388     0.663    LED_OBUF[7]
    SLICE_X0Y88          FDRE                                         r  SW_sync_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       0.874     2.239    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  SW_sync_reg[7]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SW_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.717ns  (logic 0.245ns (34.226%)  route 0.472ns (65.774%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=2, estimated)        0.472     0.717    LED_OBUF[0]
    SLICE_X0Y93          FDRE                                         r  SW_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       0.876     2.241    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  SW_sync_reg[0]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            SW_sync_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.734ns  (logic 0.245ns (33.383%)  route 0.489ns (66.617%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=2, estimated)        0.489     0.734    LED_OBUF[3]
    SLICE_X0Y85          FDRE                                         r  SW_sync_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       0.871     2.236    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  SW_sync_reg[3]/C

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            SW_sync_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.875ns  (logic 0.265ns (30.306%)  route 0.610ns (69.694%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SW_IBUF[5]_inst/O
                         net (fo=2, estimated)        0.610     0.875    LED_OBUF[5]
    SLICE_X0Y88          FDRE                                         r  SW_sync_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       0.874     2.239    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  SW_sync_reg[5]/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            SW_sync_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.938ns  (logic 0.262ns (27.914%)  route 0.676ns (72.086%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  SW_IBUF[6]_inst/O
                         net (fo=2, estimated)        0.676     0.938    LED_OBUF[6]
    SLICE_X0Y88          FDRE                                         r  SW_sync_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       0.874     2.239    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  SW_sync_reg[6]/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            SW_sync_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.012ns  (logic 0.260ns (25.712%)  route 0.752ns (74.288%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SW_IBUF[4]_inst/O
                         net (fo=2, estimated)        0.752     1.012    LED_OBUF[4]
    SLICE_X0Y88          FDRE                                         r  SW_sync_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       0.874     2.239    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  SW_sync_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            rst1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.389ns  (logic 0.320ns (23.002%)  route 1.070ns (76.998%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=1, estimated)        1.070     1.344    CPU_RESETN_IBUF
    SLICE_X0Y90          LUT1 (Prop_lut1_I0_O)        0.045     1.389 r  rst1_i_1/O
                         net (fo=1, routed)           0.000     1.389    rst
    SLICE_X0Y90          FDRE                                         r  rst1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, estimated)       0.875     2.240    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  rst1_reg/C





