{"vcs1":{"timestamp_begin":1739953398.919490653, "rt":3.38, "ut":3.17, "st":0.16}}
{"vcselab":{"timestamp_begin":1739953402.365283109, "rt":0.26, "ut":0.15, "st":0.10}}
{"link":{"timestamp_begin":1739953402.676414995, "rt":0.23, "ut":0.12, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739953398.644716562}
{"VCS_COMP_START_TIME": 1739953398.644716562}
{"VCS_COMP_END_TIME": 1739953402.971337574}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287708}}
{"vcselab": {"peak_mem": 150348}}
