{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638713062931 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638713062931 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 05 18:04:22 2021 " "Processing started: Sun Dec 05 18:04:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638713062931 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1638713062931 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1638713062931 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1638713063440 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1638713063440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_baseline.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_baseline.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_soc_baseline " "Found entity 1: de0_nano_soc_baseline" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/Users/user/Desktop/Verilog/lab4/de0_nano_soc_baseline.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638713076351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1638713076351 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "transmiter.v(12) " "Verilog HDL information at transmiter.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "transmiter.v" "" { Text "C:/Users/user/Desktop/Verilog/lab4/transmiter.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1638713076353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmiter.v 1 1 " "Found 1 design units, including 1 entities, in source file transmiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmiter " "Found entity 1: transmiter" {  } { { "transmiter.v" "" { Text "C:/Users/user/Desktop/Verilog/lab4/transmiter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638713076353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1638713076353 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "receiver.v(15) " "Verilog HDL information at receiver.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "receiver.v" "" { Text "C:/Users/user/Desktop/Verilog/lab4/receiver.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1638713076354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Found entity 1: receiver" {  } { { "receiver.v" "" { Text "C:/Users/user/Desktop/Verilog/lab4/receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638713076355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1638713076355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartclk.v 1 1 " "Found 1 design units, including 1 entities, in source file uartclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 uartclk " "Found entity 1: uartclk" {  } { { "uartclk.v" "" { Text "C:/Users/user/Desktop/Verilog/lab4/uartclk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638713076356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1638713076356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.v" "" { Text "C:/Users/user/Desktop/Verilog/lab4/tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638713076358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1638713076358 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uartPacketGenerator.v(17) " "Verilog HDL information at uartPacketGenerator.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "uartPacketGenerator.v" "" { Text "C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1638713076359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartpacketgenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file uartpacketgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 uartPacketGenerator " "Found entity 1: uartPacketGenerator" {  } { { "uartPacketGenerator.v" "" { Text "C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638713076359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1638713076359 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb " "Elaborating entity \"tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1638713076392 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk tb.v(16) " "Verilog HDL warning at tb.v(16): assignments to clk create a combinational loop" {  } { { "tb.v" "" { Text "C:/Users/user/Desktop/Verilog/lab4/tb.v" 16 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1638713076393 "|tb"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "btn tb.v(23) " "Verilog HDL warning at tb.v(23): initial value for variable btn should be constant" {  } { { "tb.v" "" { Text "C:/Users/user/Desktop/Verilog/lab4/tb.v" 23 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1638713076393 "|tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uartclk uartclk:uc " "Elaborating entity \"uartclk\" for hierarchy \"uartclk:uc\"" {  } { { "tb.v" "uc" { Text "C:/Users/user/Desktop/Verilog/lab4/tb.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1638713076393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receiver receiver:rr " "Elaborating entity \"receiver\" for hierarchy \"receiver:rr\"" {  } { { "tb.v" "rr" { Text "C:/Users/user/Desktop/Verilog/lab4/tb.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1638713076395 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 receiver.v(32) " "Verilog HDL assignment warning at receiver.v(32): truncated value with size 32 to match size of target (5)" {  } { { "receiver.v" "" { Text "C:/Users/user/Desktop/Verilog/lab4/receiver.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1638713076395 "|tb|receiver:rr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmiter transmiter:tr " "Elaborating entity \"transmiter\" for hierarchy \"transmiter:tr\"" {  } { { "tb.v" "tr" { Text "C:/Users/user/Desktop/Verilog/lab4/tb.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1638713076397 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 transmiter.v(26) " "Verilog HDL assignment warning at transmiter.v(26): truncated value with size 32 to match size of target (8)" {  } { { "transmiter.v" "" { Text "C:/Users/user/Desktop/Verilog/lab4/transmiter.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1638713076398 "|tb|transmiter:tr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uartPacketGenerator uartPacketGenerator:gen " "Elaborating entity \"uartPacketGenerator\" for hierarchy \"uartPacketGenerator:gen\"" {  } { { "tb.v" "gen" { Text "C:/Users/user/Desktop/Verilog/lab4/tb.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1638713076398 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uartPacketGenerator.v(53) " "Verilog HDL assignment warning at uartPacketGenerator.v(53): truncated value with size 32 to match size of target (4)" {  } { { "uartPacketGenerator.v" "" { Text "C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1638713076400 "|tb|uartPacketGenerator:gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uartPacketGenerator.v(56) " "Verilog HDL assignment warning at uartPacketGenerator.v(56): truncated value with size 32 to match size of target (4)" {  } { { "uartPacketGenerator.v" "" { Text "C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1638713076401 "|tb|uartPacketGenerator:gen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "uart_packet\[9\] uartPacketGenerator.v(7) " "Output port \"uart_packet\[9\]\" at uartPacketGenerator.v(7) has no driver" {  } { { "uartPacketGenerator.v" "" { Text "C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1638713076402 "|tb|uartPacketGenerator:gen"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Desktop/Verilog/lab4/output_files/lab4.map.smsg " "Generated suppressed messages file C:/Users/user/Desktop/Verilog/lab4/output_files/lab4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1638713076613 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638713076681 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 05 18:04:36 2021 " "Processing ended: Sun Dec 05 18:04:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638713076681 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638713076681 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638713076681 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1638713076681 ""}
