###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       189719   # Number of WRITE/WRITEP commands
num_reads_done                 =       884115   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       667836   # Number of read row buffer hits
num_read_cmds                  =       884114   # Number of READ/READP commands
num_writes_done                =       189719   # Number of read requests issued
num_write_row_hits             =       133927   # Number of write row buffer hits
num_act_cmds                   =       273682   # Number of ACT commands
num_pre_cmds                   =       273652   # Number of PRE commands
num_ondemand_pres              =       249894   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9428027   # Cyles of rank active rank.0
rank_active_cycles.1           =      9177680   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       571973   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       822320   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1017657   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        15272   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9737   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1763   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1152   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1622   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1396   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1540   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2845   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          795   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20055   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           12   # Write cmd latency (cycles)
write_latency[20-39]           =          150   # Write cmd latency (cycles)
write_latency[40-59]           =          199   # Write cmd latency (cycles)
write_latency[60-79]           =          334   # Write cmd latency (cycles)
write_latency[80-99]           =          776   # Write cmd latency (cycles)
write_latency[100-119]         =         1553   # Write cmd latency (cycles)
write_latency[120-139]         =         2794   # Write cmd latency (cycles)
write_latency[140-159]         =         4085   # Write cmd latency (cycles)
write_latency[160-179]         =         5299   # Write cmd latency (cycles)
write_latency[180-199]         =         6249   # Write cmd latency (cycles)
write_latency[200-]            =       168268   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       284171   # Read request latency (cycles)
read_latency[40-59]            =        94175   # Read request latency (cycles)
read_latency[60-79]            =       120397   # Read request latency (cycles)
read_latency[80-99]            =        60894   # Read request latency (cycles)
read_latency[100-119]          =        45970   # Read request latency (cycles)
read_latency[120-139]          =        37754   # Read request latency (cycles)
read_latency[140-159]          =        26023   # Read request latency (cycles)
read_latency[160-179]          =        20890   # Read request latency (cycles)
read_latency[180-199]          =        17321   # Read request latency (cycles)
read_latency[200-]             =       176519   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.47077e+08   # Write energy
read_energy                    =  3.56475e+09   # Read energy
act_energy                     =  7.48794e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.74547e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.94714e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.88309e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.72687e+09   # Active standby energy rank.1
average_read_latency           =      153.491   # Average read request latency (cycles)
average_interarrival           =      9.31213   # Average request interarrival latency (cycles)
total_energy                   =  1.82445e+10   # Total energy (pJ)
average_power                  =      1824.45   # Average power (mW)
average_bandwidth              =      9.16338   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       186397   # Number of WRITE/WRITEP commands
num_reads_done                 =       914735   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       685166   # Number of read row buffer hits
num_read_cmds                  =       914732   # Number of READ/READP commands
num_writes_done                =       186404   # Number of read requests issued
num_write_row_hits             =       130008   # Number of write row buffer hits
num_act_cmds                   =       287477   # Number of ACT commands
num_pre_cmds                   =       287445   # Number of PRE commands
num_ondemand_pres              =       263231   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9344896   # Cyles of rank active rank.0
rank_active_cycles.1           =      9263552   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       655104   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       736448   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1045034   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        15687   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9388   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1656   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1164   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1645   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1412   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1580   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2828   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          737   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20008   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           10   # Write cmd latency (cycles)
write_latency[20-39]           =          138   # Write cmd latency (cycles)
write_latency[40-59]           =          155   # Write cmd latency (cycles)
write_latency[60-79]           =          307   # Write cmd latency (cycles)
write_latency[80-99]           =          599   # Write cmd latency (cycles)
write_latency[100-119]         =         1211   # Write cmd latency (cycles)
write_latency[120-139]         =         2356   # Write cmd latency (cycles)
write_latency[140-159]         =         3487   # Write cmd latency (cycles)
write_latency[160-179]         =         4868   # Write cmd latency (cycles)
write_latency[180-199]         =         5816   # Write cmd latency (cycles)
write_latency[200-]            =       167450   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       285969   # Read request latency (cycles)
read_latency[40-59]            =        96530   # Read request latency (cycles)
read_latency[60-79]            =       125279   # Read request latency (cycles)
read_latency[80-99]            =        65360   # Read request latency (cycles)
read_latency[100-119]          =        49094   # Read request latency (cycles)
read_latency[120-139]          =        40294   # Read request latency (cycles)
read_latency[140-159]          =        28085   # Read request latency (cycles)
read_latency[160-179]          =        22207   # Read request latency (cycles)
read_latency[180-199]          =        18280   # Read request latency (cycles)
read_latency[200-]             =       183634   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.30494e+08   # Write energy
read_energy                    =   3.6882e+09   # Read energy
act_energy                     =  7.86537e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   3.1445e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.53495e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.83122e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.78046e+09   # Active standby energy rank.1
average_read_latency           =      154.704   # Average read request latency (cycles)
average_interarrival           =      9.08122   # Average request interarrival latency (cycles)
total_energy                   =  1.83895e+10   # Total energy (pJ)
average_power                  =      1838.95   # Average power (mW)
average_bandwidth              =      9.39639   # Average bandwidth
