<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="Pmod_AD2_UART_xbar_1_synth_1" LaunchDir="C:/Users/luisr/Desktop/FPGA/Arty A7-100T/Pmod_AD2/Pmod_AD2.runs/Pmod_AD2_UART_xbar_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Pmod_AD2_UART_axi_smc_0_synth_1" LaunchDir="C:/Users/luisr/Desktop/FPGA/Arty A7-100T/Pmod_AD2/Pmod_AD2.runs/Pmod_AD2_UART_axi_smc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Pmod_AD2_UART_clk_wiz_0_1_synth_1" LaunchDir="C:/Users/luisr/Desktop/FPGA/Arty A7-100T/Pmod_AD2/Pmod_AD2.runs/Pmod_AD2_UART_clk_wiz_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Pmod_AD2_UART_dlmb_v10_1_synth_1" LaunchDir="C:/Users/luisr/Desktop/FPGA/Arty A7-100T/Pmod_AD2/Pmod_AD2.runs/Pmod_AD2_UART_dlmb_v10_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Pmod_AD2_UART_dlmb_bram_if_cntlr_1_synth_1" LaunchDir="C:/Users/luisr/Desktop/FPGA/Arty A7-100T/Pmod_AD2/Pmod_AD2.runs/Pmod_AD2_UART_dlmb_bram_if_cntlr_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Pmod_AD2_UART_mig_7series_0_1_synth_1" LaunchDir="C:/Users/luisr/Desktop/FPGA/Arty A7-100T/Pmod_AD2/Pmod_AD2.runs/Pmod_AD2_UART_mig_7series_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Pmod_AD2_UART_lmb_bram_1_synth_1" LaunchDir="C:/Users/luisr/Desktop/FPGA/Arty A7-100T/Pmod_AD2/Pmod_AD2.runs/Pmod_AD2_UART_lmb_bram_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Pmod_AD2_UART_PmodAD2_0_1_synth_1" LaunchDir="C:/Users/luisr/Desktop/FPGA/Arty A7-100T/Pmod_AD2/Pmod_AD2.runs/Pmod_AD2_UART_PmodAD2_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Pmod_AD2_UART_microblaze_0_1_synth_1" LaunchDir="C:/Users/luisr/Desktop/FPGA/Arty A7-100T/Pmod_AD2/Pmod_AD2.runs/Pmod_AD2_UART_microblaze_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Pmod_AD2_UART_ilmb_v10_1_synth_1" LaunchDir="C:/Users/luisr/Desktop/FPGA/Arty A7-100T/Pmod_AD2/Pmod_AD2.runs/Pmod_AD2_UART_ilmb_v10_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="Pmod_AD2_UART_dlmb_v10_1_synth_1"/>
	</Run>
	<Run Id="Pmod_AD2_UART_ilmb_bram_if_cntlr_1_synth_1" LaunchDir="C:/Users/luisr/Desktop/FPGA/Arty A7-100T/Pmod_AD2/Pmod_AD2.runs/Pmod_AD2_UART_ilmb_bram_if_cntlr_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Pmod_AD2_UART_axi_uartlite_0_1_synth_1" LaunchDir="C:/Users/luisr/Desktop/FPGA/Arty A7-100T/Pmod_AD2/Pmod_AD2.runs/Pmod_AD2_UART_axi_uartlite_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/luisr/Desktop/FPGA/Arty A7-100T/Pmod_AD2/Pmod_AD2.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="Pmod_AD2_UART_xbar_1_synth_1"/>
		<Parent Id="Pmod_AD2_UART_axi_smc_0_synth_1"/>
		<Parent Id="Pmod_AD2_UART_clk_wiz_0_1_synth_1"/>
		<Parent Id="Pmod_AD2_UART_dlmb_v10_1_synth_1"/>
		<Parent Id="Pmod_AD2_UART_dlmb_bram_if_cntlr_1_synth_1"/>
		<Parent Id="Pmod_AD2_UART_mig_7series_0_1_synth_1"/>
		<Parent Id="Pmod_AD2_UART_lmb_bram_1_synth_1"/>
		<Parent Id="Pmod_AD2_UART_PmodAD2_0_1_synth_1"/>
		<Parent Id="Pmod_AD2_UART_microblaze_0_1_synth_1"/>
		<Parent Id="Pmod_AD2_UART_ilmb_v10_1_synth_1"/>
		<Parent Id="Pmod_AD2_UART_ilmb_bram_if_cntlr_1_synth_1"/>
		<Parent Id="Pmod_AD2_UART_axi_uartlite_0_1_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

